
H7-LQFP100-RTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00016990  080002a0  080002a0  000102a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000414  08016c30  08016c30  00026c30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08017044  08017044  00027044  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0801704c  0801704c  0002704c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08017050  08017050  00027050  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000108  24000000  08017054  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          0000590c  24000120  0801715c  00030120  2**5
                  ALLOC
  8 ._user_heap_stack 00000604  24005a2c  0801715c  00035a2c  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  00030108  2**0
                  CONTENTS, READONLY
 10 .debug_info   00032b10  00000000  00000000  00030136  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 000054af  00000000  00000000  00062c46  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00002648  00000000  00000000  000680f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_ranges 00002450  00000000  00000000  0006a740  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00007a96  00000000  00000000  0006cb90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00030a96  00000000  00000000  00074626  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00194681  00000000  00000000  000a50bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000050  00000000  00000000  0023973d  2**0
                  CONTENTS, READONLY
 18 .debug_frame  0000ac68  00000000  00000000  00239790  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	; (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	; (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	; (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000120 	.word	0x24000120
 80002bc:	00000000 	.word	0x00000000
 80002c0:	08016c18 	.word	0x08016c18

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	; (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	; (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	; (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24000124 	.word	0x24000124
 80002dc:	08016c18 	.word	0x08016c18

080002e0 <__aeabi_uldivmod>:
 80002e0:	b953      	cbnz	r3, 80002f8 <__aeabi_uldivmod+0x18>
 80002e2:	b94a      	cbnz	r2, 80002f8 <__aeabi_uldivmod+0x18>
 80002e4:	2900      	cmp	r1, #0
 80002e6:	bf08      	it	eq
 80002e8:	2800      	cmpeq	r0, #0
 80002ea:	bf1c      	itt	ne
 80002ec:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80002f0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80002f4:	f000 b974 	b.w	80005e0 <__aeabi_idiv0>
 80002f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000300:	f000 f806 	bl	8000310 <__udivmoddi4>
 8000304:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000308:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800030c:	b004      	add	sp, #16
 800030e:	4770      	bx	lr

08000310 <__udivmoddi4>:
 8000310:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000314:	9d08      	ldr	r5, [sp, #32]
 8000316:	4604      	mov	r4, r0
 8000318:	468e      	mov	lr, r1
 800031a:	2b00      	cmp	r3, #0
 800031c:	d14d      	bne.n	80003ba <__udivmoddi4+0xaa>
 800031e:	428a      	cmp	r2, r1
 8000320:	4694      	mov	ip, r2
 8000322:	d969      	bls.n	80003f8 <__udivmoddi4+0xe8>
 8000324:	fab2 f282 	clz	r2, r2
 8000328:	b152      	cbz	r2, 8000340 <__udivmoddi4+0x30>
 800032a:	fa01 f302 	lsl.w	r3, r1, r2
 800032e:	f1c2 0120 	rsb	r1, r2, #32
 8000332:	fa20 f101 	lsr.w	r1, r0, r1
 8000336:	fa0c fc02 	lsl.w	ip, ip, r2
 800033a:	ea41 0e03 	orr.w	lr, r1, r3
 800033e:	4094      	lsls	r4, r2
 8000340:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000344:	0c21      	lsrs	r1, r4, #16
 8000346:	fbbe f6f8 	udiv	r6, lr, r8
 800034a:	fa1f f78c 	uxth.w	r7, ip
 800034e:	fb08 e316 	mls	r3, r8, r6, lr
 8000352:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000356:	fb06 f107 	mul.w	r1, r6, r7
 800035a:	4299      	cmp	r1, r3
 800035c:	d90a      	bls.n	8000374 <__udivmoddi4+0x64>
 800035e:	eb1c 0303 	adds.w	r3, ip, r3
 8000362:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000366:	f080 811f 	bcs.w	80005a8 <__udivmoddi4+0x298>
 800036a:	4299      	cmp	r1, r3
 800036c:	f240 811c 	bls.w	80005a8 <__udivmoddi4+0x298>
 8000370:	3e02      	subs	r6, #2
 8000372:	4463      	add	r3, ip
 8000374:	1a5b      	subs	r3, r3, r1
 8000376:	b2a4      	uxth	r4, r4
 8000378:	fbb3 f0f8 	udiv	r0, r3, r8
 800037c:	fb08 3310 	mls	r3, r8, r0, r3
 8000380:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000384:	fb00 f707 	mul.w	r7, r0, r7
 8000388:	42a7      	cmp	r7, r4
 800038a:	d90a      	bls.n	80003a2 <__udivmoddi4+0x92>
 800038c:	eb1c 0404 	adds.w	r4, ip, r4
 8000390:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000394:	f080 810a 	bcs.w	80005ac <__udivmoddi4+0x29c>
 8000398:	42a7      	cmp	r7, r4
 800039a:	f240 8107 	bls.w	80005ac <__udivmoddi4+0x29c>
 800039e:	4464      	add	r4, ip
 80003a0:	3802      	subs	r0, #2
 80003a2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003a6:	1be4      	subs	r4, r4, r7
 80003a8:	2600      	movs	r6, #0
 80003aa:	b11d      	cbz	r5, 80003b4 <__udivmoddi4+0xa4>
 80003ac:	40d4      	lsrs	r4, r2
 80003ae:	2300      	movs	r3, #0
 80003b0:	e9c5 4300 	strd	r4, r3, [r5]
 80003b4:	4631      	mov	r1, r6
 80003b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ba:	428b      	cmp	r3, r1
 80003bc:	d909      	bls.n	80003d2 <__udivmoddi4+0xc2>
 80003be:	2d00      	cmp	r5, #0
 80003c0:	f000 80ef 	beq.w	80005a2 <__udivmoddi4+0x292>
 80003c4:	2600      	movs	r6, #0
 80003c6:	e9c5 0100 	strd	r0, r1, [r5]
 80003ca:	4630      	mov	r0, r6
 80003cc:	4631      	mov	r1, r6
 80003ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003d2:	fab3 f683 	clz	r6, r3
 80003d6:	2e00      	cmp	r6, #0
 80003d8:	d14a      	bne.n	8000470 <__udivmoddi4+0x160>
 80003da:	428b      	cmp	r3, r1
 80003dc:	d302      	bcc.n	80003e4 <__udivmoddi4+0xd4>
 80003de:	4282      	cmp	r2, r0
 80003e0:	f200 80f9 	bhi.w	80005d6 <__udivmoddi4+0x2c6>
 80003e4:	1a84      	subs	r4, r0, r2
 80003e6:	eb61 0303 	sbc.w	r3, r1, r3
 80003ea:	2001      	movs	r0, #1
 80003ec:	469e      	mov	lr, r3
 80003ee:	2d00      	cmp	r5, #0
 80003f0:	d0e0      	beq.n	80003b4 <__udivmoddi4+0xa4>
 80003f2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003f6:	e7dd      	b.n	80003b4 <__udivmoddi4+0xa4>
 80003f8:	b902      	cbnz	r2, 80003fc <__udivmoddi4+0xec>
 80003fa:	deff      	udf	#255	; 0xff
 80003fc:	fab2 f282 	clz	r2, r2
 8000400:	2a00      	cmp	r2, #0
 8000402:	f040 8092 	bne.w	800052a <__udivmoddi4+0x21a>
 8000406:	eba1 010c 	sub.w	r1, r1, ip
 800040a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800040e:	fa1f fe8c 	uxth.w	lr, ip
 8000412:	2601      	movs	r6, #1
 8000414:	0c20      	lsrs	r0, r4, #16
 8000416:	fbb1 f3f7 	udiv	r3, r1, r7
 800041a:	fb07 1113 	mls	r1, r7, r3, r1
 800041e:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000422:	fb0e f003 	mul.w	r0, lr, r3
 8000426:	4288      	cmp	r0, r1
 8000428:	d908      	bls.n	800043c <__udivmoddi4+0x12c>
 800042a:	eb1c 0101 	adds.w	r1, ip, r1
 800042e:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000432:	d202      	bcs.n	800043a <__udivmoddi4+0x12a>
 8000434:	4288      	cmp	r0, r1
 8000436:	f200 80cb 	bhi.w	80005d0 <__udivmoddi4+0x2c0>
 800043a:	4643      	mov	r3, r8
 800043c:	1a09      	subs	r1, r1, r0
 800043e:	b2a4      	uxth	r4, r4
 8000440:	fbb1 f0f7 	udiv	r0, r1, r7
 8000444:	fb07 1110 	mls	r1, r7, r0, r1
 8000448:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800044c:	fb0e fe00 	mul.w	lr, lr, r0
 8000450:	45a6      	cmp	lr, r4
 8000452:	d908      	bls.n	8000466 <__udivmoddi4+0x156>
 8000454:	eb1c 0404 	adds.w	r4, ip, r4
 8000458:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 800045c:	d202      	bcs.n	8000464 <__udivmoddi4+0x154>
 800045e:	45a6      	cmp	lr, r4
 8000460:	f200 80bb 	bhi.w	80005da <__udivmoddi4+0x2ca>
 8000464:	4608      	mov	r0, r1
 8000466:	eba4 040e 	sub.w	r4, r4, lr
 800046a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800046e:	e79c      	b.n	80003aa <__udivmoddi4+0x9a>
 8000470:	f1c6 0720 	rsb	r7, r6, #32
 8000474:	40b3      	lsls	r3, r6
 8000476:	fa22 fc07 	lsr.w	ip, r2, r7
 800047a:	ea4c 0c03 	orr.w	ip, ip, r3
 800047e:	fa20 f407 	lsr.w	r4, r0, r7
 8000482:	fa01 f306 	lsl.w	r3, r1, r6
 8000486:	431c      	orrs	r4, r3
 8000488:	40f9      	lsrs	r1, r7
 800048a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800048e:	fa00 f306 	lsl.w	r3, r0, r6
 8000492:	fbb1 f8f9 	udiv	r8, r1, r9
 8000496:	0c20      	lsrs	r0, r4, #16
 8000498:	fa1f fe8c 	uxth.w	lr, ip
 800049c:	fb09 1118 	mls	r1, r9, r8, r1
 80004a0:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80004a4:	fb08 f00e 	mul.w	r0, r8, lr
 80004a8:	4288      	cmp	r0, r1
 80004aa:	fa02 f206 	lsl.w	r2, r2, r6
 80004ae:	d90b      	bls.n	80004c8 <__udivmoddi4+0x1b8>
 80004b0:	eb1c 0101 	adds.w	r1, ip, r1
 80004b4:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 80004b8:	f080 8088 	bcs.w	80005cc <__udivmoddi4+0x2bc>
 80004bc:	4288      	cmp	r0, r1
 80004be:	f240 8085 	bls.w	80005cc <__udivmoddi4+0x2bc>
 80004c2:	f1a8 0802 	sub.w	r8, r8, #2
 80004c6:	4461      	add	r1, ip
 80004c8:	1a09      	subs	r1, r1, r0
 80004ca:	b2a4      	uxth	r4, r4
 80004cc:	fbb1 f0f9 	udiv	r0, r1, r9
 80004d0:	fb09 1110 	mls	r1, r9, r0, r1
 80004d4:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80004d8:	fb00 fe0e 	mul.w	lr, r0, lr
 80004dc:	458e      	cmp	lr, r1
 80004de:	d908      	bls.n	80004f2 <__udivmoddi4+0x1e2>
 80004e0:	eb1c 0101 	adds.w	r1, ip, r1
 80004e4:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 80004e8:	d26c      	bcs.n	80005c4 <__udivmoddi4+0x2b4>
 80004ea:	458e      	cmp	lr, r1
 80004ec:	d96a      	bls.n	80005c4 <__udivmoddi4+0x2b4>
 80004ee:	3802      	subs	r0, #2
 80004f0:	4461      	add	r1, ip
 80004f2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004f6:	fba0 9402 	umull	r9, r4, r0, r2
 80004fa:	eba1 010e 	sub.w	r1, r1, lr
 80004fe:	42a1      	cmp	r1, r4
 8000500:	46c8      	mov	r8, r9
 8000502:	46a6      	mov	lr, r4
 8000504:	d356      	bcc.n	80005b4 <__udivmoddi4+0x2a4>
 8000506:	d053      	beq.n	80005b0 <__udivmoddi4+0x2a0>
 8000508:	b15d      	cbz	r5, 8000522 <__udivmoddi4+0x212>
 800050a:	ebb3 0208 	subs.w	r2, r3, r8
 800050e:	eb61 010e 	sbc.w	r1, r1, lr
 8000512:	fa01 f707 	lsl.w	r7, r1, r7
 8000516:	fa22 f306 	lsr.w	r3, r2, r6
 800051a:	40f1      	lsrs	r1, r6
 800051c:	431f      	orrs	r7, r3
 800051e:	e9c5 7100 	strd	r7, r1, [r5]
 8000522:	2600      	movs	r6, #0
 8000524:	4631      	mov	r1, r6
 8000526:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800052a:	f1c2 0320 	rsb	r3, r2, #32
 800052e:	40d8      	lsrs	r0, r3
 8000530:	fa0c fc02 	lsl.w	ip, ip, r2
 8000534:	fa21 f303 	lsr.w	r3, r1, r3
 8000538:	4091      	lsls	r1, r2
 800053a:	4301      	orrs	r1, r0
 800053c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000540:	fa1f fe8c 	uxth.w	lr, ip
 8000544:	fbb3 f0f7 	udiv	r0, r3, r7
 8000548:	fb07 3610 	mls	r6, r7, r0, r3
 800054c:	0c0b      	lsrs	r3, r1, #16
 800054e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000552:	fb00 f60e 	mul.w	r6, r0, lr
 8000556:	429e      	cmp	r6, r3
 8000558:	fa04 f402 	lsl.w	r4, r4, r2
 800055c:	d908      	bls.n	8000570 <__udivmoddi4+0x260>
 800055e:	eb1c 0303 	adds.w	r3, ip, r3
 8000562:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000566:	d22f      	bcs.n	80005c8 <__udivmoddi4+0x2b8>
 8000568:	429e      	cmp	r6, r3
 800056a:	d92d      	bls.n	80005c8 <__udivmoddi4+0x2b8>
 800056c:	3802      	subs	r0, #2
 800056e:	4463      	add	r3, ip
 8000570:	1b9b      	subs	r3, r3, r6
 8000572:	b289      	uxth	r1, r1
 8000574:	fbb3 f6f7 	udiv	r6, r3, r7
 8000578:	fb07 3316 	mls	r3, r7, r6, r3
 800057c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000580:	fb06 f30e 	mul.w	r3, r6, lr
 8000584:	428b      	cmp	r3, r1
 8000586:	d908      	bls.n	800059a <__udivmoddi4+0x28a>
 8000588:	eb1c 0101 	adds.w	r1, ip, r1
 800058c:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000590:	d216      	bcs.n	80005c0 <__udivmoddi4+0x2b0>
 8000592:	428b      	cmp	r3, r1
 8000594:	d914      	bls.n	80005c0 <__udivmoddi4+0x2b0>
 8000596:	3e02      	subs	r6, #2
 8000598:	4461      	add	r1, ip
 800059a:	1ac9      	subs	r1, r1, r3
 800059c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 80005a0:	e738      	b.n	8000414 <__udivmoddi4+0x104>
 80005a2:	462e      	mov	r6, r5
 80005a4:	4628      	mov	r0, r5
 80005a6:	e705      	b.n	80003b4 <__udivmoddi4+0xa4>
 80005a8:	4606      	mov	r6, r0
 80005aa:	e6e3      	b.n	8000374 <__udivmoddi4+0x64>
 80005ac:	4618      	mov	r0, r3
 80005ae:	e6f8      	b.n	80003a2 <__udivmoddi4+0x92>
 80005b0:	454b      	cmp	r3, r9
 80005b2:	d2a9      	bcs.n	8000508 <__udivmoddi4+0x1f8>
 80005b4:	ebb9 0802 	subs.w	r8, r9, r2
 80005b8:	eb64 0e0c 	sbc.w	lr, r4, ip
 80005bc:	3801      	subs	r0, #1
 80005be:	e7a3      	b.n	8000508 <__udivmoddi4+0x1f8>
 80005c0:	4646      	mov	r6, r8
 80005c2:	e7ea      	b.n	800059a <__udivmoddi4+0x28a>
 80005c4:	4620      	mov	r0, r4
 80005c6:	e794      	b.n	80004f2 <__udivmoddi4+0x1e2>
 80005c8:	4640      	mov	r0, r8
 80005ca:	e7d1      	b.n	8000570 <__udivmoddi4+0x260>
 80005cc:	46d0      	mov	r8, sl
 80005ce:	e77b      	b.n	80004c8 <__udivmoddi4+0x1b8>
 80005d0:	3b02      	subs	r3, #2
 80005d2:	4461      	add	r1, ip
 80005d4:	e732      	b.n	800043c <__udivmoddi4+0x12c>
 80005d6:	4630      	mov	r0, r6
 80005d8:	e709      	b.n	80003ee <__udivmoddi4+0xde>
 80005da:	4464      	add	r4, ip
 80005dc:	3802      	subs	r0, #2
 80005de:	e742      	b.n	8000466 <__udivmoddi4+0x156>

080005e0 <__aeabi_idiv0>:
 80005e0:	4770      	bx	lr
 80005e2:	bf00      	nop

080005e4 <HAL_TIM_OC_DelayElapsedCallback>:
 *
 * @param htim Pointer to the timer handle structure.
 *             Supported timer instances are htim1, htim2, and htim3.
 */
void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80005e4:	b580      	push	{r7, lr}
 80005e6:	b082      	sub	sp, #8
 80005e8:	af00      	add	r7, sp, #0
 80005ea:	6078      	str	r0, [r7, #4]
	if (htim == &htim1)
 80005ec:	687b      	ldr	r3, [r7, #4]
 80005ee:	4a13      	ldr	r2, [pc, #76]	; (800063c <HAL_TIM_OC_DelayElapsedCallback+0x58>)
 80005f0:	4293      	cmp	r3, r2
 80005f2:	d106      	bne.n	8000602 <HAL_TIM_OC_DelayElapsedCallback+0x1e>
	{
		osEventFlagsSet(event_flags, PMT_FLAG_ID);
 80005f4:	4b12      	ldr	r3, [pc, #72]	; (8000640 <HAL_TIM_OC_DelayElapsedCallback+0x5c>)
 80005f6:	681b      	ldr	r3, [r3, #0]
 80005f8:	2101      	movs	r1, #1
 80005fa:	4618      	mov	r0, r3
 80005fc:	f012 faf0 	bl	8012be0 <osEventFlagsSet>
	}
	else
	{
		printf("Unknown Timer Interrupt\n");
	}
}
 8000600:	e018      	b.n	8000634 <HAL_TIM_OC_DelayElapsedCallback+0x50>
	else if (htim == &htim2)
 8000602:	687b      	ldr	r3, [r7, #4]
 8000604:	4a0f      	ldr	r2, [pc, #60]	; (8000644 <HAL_TIM_OC_DelayElapsedCallback+0x60>)
 8000606:	4293      	cmp	r3, r2
 8000608:	d106      	bne.n	8000618 <HAL_TIM_OC_DelayElapsedCallback+0x34>
		osEventFlagsSet(event_flags, ERPA_FLAG_ID);
 800060a:	4b0d      	ldr	r3, [pc, #52]	; (8000640 <HAL_TIM_OC_DelayElapsedCallback+0x5c>)
 800060c:	681b      	ldr	r3, [r3, #0]
 800060e:	2102      	movs	r1, #2
 8000610:	4618      	mov	r0, r3
 8000612:	f012 fae5 	bl	8012be0 <osEventFlagsSet>
}
 8000616:	e00d      	b.n	8000634 <HAL_TIM_OC_DelayElapsedCallback+0x50>
	else if (htim == &htim3)
 8000618:	687b      	ldr	r3, [r7, #4]
 800061a:	4a0b      	ldr	r2, [pc, #44]	; (8000648 <HAL_TIM_OC_DelayElapsedCallback+0x64>)
 800061c:	4293      	cmp	r3, r2
 800061e:	d106      	bne.n	800062e <HAL_TIM_OC_DelayElapsedCallback+0x4a>
		osEventFlagsSet(event_flags, HK_FLAG_ID);
 8000620:	4b07      	ldr	r3, [pc, #28]	; (8000640 <HAL_TIM_OC_DelayElapsedCallback+0x5c>)
 8000622:	681b      	ldr	r3, [r3, #0]
 8000624:	2104      	movs	r1, #4
 8000626:	4618      	mov	r0, r3
 8000628:	f012 fada 	bl	8012be0 <osEventFlagsSet>
}
 800062c:	e002      	b.n	8000634 <HAL_TIM_OC_DelayElapsedCallback+0x50>
		printf("Unknown Timer Interrupt\n");
 800062e:	4807      	ldr	r0, [pc, #28]	; (800064c <HAL_TIM_OC_DelayElapsedCallback+0x68>)
 8000630:	f015 ff42 	bl	80164b8 <puts>
}
 8000634:	bf00      	nop
 8000636:	3708      	adds	r7, #8
 8000638:	46bd      	mov	sp, r7
 800063a:	bd80      	pop	{r7, pc}
 800063c:	24000508 	.word	0x24000508
 8000640:	24000be8 	.word	0x24000be8
 8000644:	24000554 	.word	0x24000554
 8000648:	240005a0 	.word	0x240005a0
 800064c:	08016c90 	.word	0x08016c90

08000650 <HAL_UART_RxCpltCallback>:
 * toggling GPIO pins, starting or stopping timers, and other operations.
 *
 * @param huart Pointer to a UART_HandleTypeDef structure that contains
 *              the configuration information for the specified UART module.
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8000650:	b580      	push	{r7, lr}
 8000652:	b086      	sub	sp, #24
 8000654:	af02      	add	r7, sp, #8
 8000656:	6078      	str	r0, [r7, #4]
	HAL_UART_Receive_IT(&huart1, UART_RX_BUFFER, 1);
 8000658:	2201      	movs	r2, #1
 800065a:	49f2      	ldr	r1, [pc, #968]	; (8000a24 <HAL_UART_RxCpltCallback+0x3d4>)
 800065c:	48f2      	ldr	r0, [pc, #968]	; (8000a28 <HAL_UART_RxCpltCallback+0x3d8>)
 800065e:	f00f fc59 	bl	800ff14 <HAL_UART_Receive_IT>
	unsigned char key = UART_RX_BUFFER[0];
 8000662:	4bf0      	ldr	r3, [pc, #960]	; (8000a24 <HAL_UART_RxCpltCallback+0x3d4>)
 8000664:	781b      	ldrb	r3, [r3, #0]
 8000666:	73fb      	strb	r3, [r7, #15]

	switch (key) {
 8000668:	7bfb      	ldrb	r3, [r7, #15]
 800066a:	2be0      	cmp	r3, #224	; 0xe0
 800066c:	f200 83d6 	bhi.w	8000e1c <HAL_UART_RxCpltCallback+0x7cc>
 8000670:	a201      	add	r2, pc, #4	; (adr r2, 8000678 <HAL_UART_RxCpltCallback+0x28>)
 8000672:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000676:	bf00      	nop
 8000678:	08000a11 	.word	0x08000a11
 800067c:	08000a4d 	.word	0x08000a4d
 8000680:	08000ad3 	.word	0x08000ad3
 8000684:	08000afd 	.word	0x08000afd
 8000688:	08000b25 	.word	0x08000b25
 800068c:	08000b4f 	.word	0x08000b4f
 8000690:	08000b7b 	.word	0x08000b7b
 8000694:	08000ba7 	.word	0x08000ba7
 8000698:	08000bd1 	.word	0x08000bd1
 800069c:	08000c03 	.word	0x08000c03
 80006a0:	08000c2d 	.word	0x08000c2d
 80006a4:	08000c4f 	.word	0x08000c4f
 80006a8:	08000c71 	.word	0x08000c71
 80006ac:	08000cbb 	.word	0x08000cbb
 80006b0:	08000dc1 	.word	0x08000dc1
 80006b4:	08000df1 	.word	0x08000df1
 80006b8:	080009fd 	.word	0x080009fd
 80006bc:	08000a39 	.word	0x08000a39
 80006c0:	08000abd 	.word	0x08000abd
 80006c4:	08000ae9 	.word	0x08000ae9
 80006c8:	08000b11 	.word	0x08000b11
 80006cc:	08000b39 	.word	0x08000b39
 80006d0:	08000b65 	.word	0x08000b65
 80006d4:	08000b91 	.word	0x08000b91
 80006d8:	08000bbd 	.word	0x08000bbd
 80006dc:	08000be5 	.word	0x08000be5
 80006e0:	08000c19 	.word	0x08000c19
 80006e4:	08000c3b 	.word	0x08000c3b
 80006e8:	08000c5d 	.word	0x08000c5d
 80006ec:	08000c7f 	.word	0x08000c7f
 80006f0:	08000cf7 	.word	0x08000cf7
 80006f4:	08000de9 	.word	0x08000de9
 80006f8:	08000e1d 	.word	0x08000e1d
 80006fc:	08000e1d 	.word	0x08000e1d
 8000700:	08000e1d 	.word	0x08000e1d
 8000704:	08000e1d 	.word	0x08000e1d
 8000708:	08000e1d 	.word	0x08000e1d
 800070c:	08000e1d 	.word	0x08000e1d
 8000710:	08000e1d 	.word	0x08000e1d
 8000714:	08000e1d 	.word	0x08000e1d
 8000718:	08000e1d 	.word	0x08000e1d
 800071c:	08000e1d 	.word	0x08000e1d
 8000720:	08000e1d 	.word	0x08000e1d
 8000724:	08000e1d 	.word	0x08000e1d
 8000728:	08000e1d 	.word	0x08000e1d
 800072c:	08000e1d 	.word	0x08000e1d
 8000730:	08000e1d 	.word	0x08000e1d
 8000734:	08000e1d 	.word	0x08000e1d
 8000738:	08000e1d 	.word	0x08000e1d
 800073c:	08000e1d 	.word	0x08000e1d
 8000740:	08000e1d 	.word	0x08000e1d
 8000744:	08000e1d 	.word	0x08000e1d
 8000748:	08000e1d 	.word	0x08000e1d
 800074c:	08000e1d 	.word	0x08000e1d
 8000750:	08000e1d 	.word	0x08000e1d
 8000754:	08000e1d 	.word	0x08000e1d
 8000758:	08000e1d 	.word	0x08000e1d
 800075c:	08000e1d 	.word	0x08000e1d
 8000760:	08000e1d 	.word	0x08000e1d
 8000764:	08000e1d 	.word	0x08000e1d
 8000768:	08000e1d 	.word	0x08000e1d
 800076c:	08000e1d 	.word	0x08000e1d
 8000770:	08000e1d 	.word	0x08000e1d
 8000774:	08000e1d 	.word	0x08000e1d
 8000778:	08000e1d 	.word	0x08000e1d
 800077c:	08000e1d 	.word	0x08000e1d
 8000780:	08000e1d 	.word	0x08000e1d
 8000784:	08000e1d 	.word	0x08000e1d
 8000788:	08000e1d 	.word	0x08000e1d
 800078c:	08000e1d 	.word	0x08000e1d
 8000790:	08000e1d 	.word	0x08000e1d
 8000794:	08000e1d 	.word	0x08000e1d
 8000798:	08000e1d 	.word	0x08000e1d
 800079c:	08000e1d 	.word	0x08000e1d
 80007a0:	08000e1d 	.word	0x08000e1d
 80007a4:	08000e1d 	.word	0x08000e1d
 80007a8:	08000e1d 	.word	0x08000e1d
 80007ac:	08000e1d 	.word	0x08000e1d
 80007b0:	08000e1d 	.word	0x08000e1d
 80007b4:	08000e1d 	.word	0x08000e1d
 80007b8:	08000e1d 	.word	0x08000e1d
 80007bc:	08000e1d 	.word	0x08000e1d
 80007c0:	08000e1d 	.word	0x08000e1d
 80007c4:	08000e1d 	.word	0x08000e1d
 80007c8:	08000e1d 	.word	0x08000e1d
 80007cc:	08000e1d 	.word	0x08000e1d
 80007d0:	08000e1d 	.word	0x08000e1d
 80007d4:	08000e1d 	.word	0x08000e1d
 80007d8:	08000e1d 	.word	0x08000e1d
 80007dc:	08000e1d 	.word	0x08000e1d
 80007e0:	08000e1d 	.word	0x08000e1d
 80007e4:	08000e1d 	.word	0x08000e1d
 80007e8:	08000e1d 	.word	0x08000e1d
 80007ec:	08000e1d 	.word	0x08000e1d
 80007f0:	08000e1d 	.word	0x08000e1d
 80007f4:	08000e1d 	.word	0x08000e1d
 80007f8:	08000e1d 	.word	0x08000e1d
 80007fc:	08000e1d 	.word	0x08000e1d
 8000800:	08000e1d 	.word	0x08000e1d
 8000804:	08000e1d 	.word	0x08000e1d
 8000808:	08000e1d 	.word	0x08000e1d
 800080c:	08000e1d 	.word	0x08000e1d
 8000810:	08000e1d 	.word	0x08000e1d
 8000814:	08000e1d 	.word	0x08000e1d
 8000818:	08000e1d 	.word	0x08000e1d
 800081c:	08000e1d 	.word	0x08000e1d
 8000820:	08000e1d 	.word	0x08000e1d
 8000824:	08000e1d 	.word	0x08000e1d
 8000828:	08000e1d 	.word	0x08000e1d
 800082c:	08000e1d 	.word	0x08000e1d
 8000830:	08000e1d 	.word	0x08000e1d
 8000834:	08000e1d 	.word	0x08000e1d
 8000838:	08000e1d 	.word	0x08000e1d
 800083c:	08000e1d 	.word	0x08000e1d
 8000840:	08000e1d 	.word	0x08000e1d
 8000844:	08000e1d 	.word	0x08000e1d
 8000848:	08000e1d 	.word	0x08000e1d
 800084c:	08000e1d 	.word	0x08000e1d
 8000850:	08000e1d 	.word	0x08000e1d
 8000854:	08000e1d 	.word	0x08000e1d
 8000858:	08000e1d 	.word	0x08000e1d
 800085c:	08000e1d 	.word	0x08000e1d
 8000860:	08000e1d 	.word	0x08000e1d
 8000864:	08000e1d 	.word	0x08000e1d
 8000868:	08000e1d 	.word	0x08000e1d
 800086c:	08000e1d 	.word	0x08000e1d
 8000870:	08000e1d 	.word	0x08000e1d
 8000874:	08000e1d 	.word	0x08000e1d
 8000878:	08000e1d 	.word	0x08000e1d
 800087c:	08000e1d 	.word	0x08000e1d
 8000880:	08000e1d 	.word	0x08000e1d
 8000884:	08000e1d 	.word	0x08000e1d
 8000888:	08000e1d 	.word	0x08000e1d
 800088c:	08000e1d 	.word	0x08000e1d
 8000890:	08000e1d 	.word	0x08000e1d
 8000894:	08000e1d 	.word	0x08000e1d
 8000898:	08000e1d 	.word	0x08000e1d
 800089c:	08000e1d 	.word	0x08000e1d
 80008a0:	08000e1d 	.word	0x08000e1d
 80008a4:	08000e1d 	.word	0x08000e1d
 80008a8:	08000e1d 	.word	0x08000e1d
 80008ac:	08000e1d 	.word	0x08000e1d
 80008b0:	08000e1d 	.word	0x08000e1d
 80008b4:	08000e1d 	.word	0x08000e1d
 80008b8:	08000e1d 	.word	0x08000e1d
 80008bc:	08000e1d 	.word	0x08000e1d
 80008c0:	08000e1d 	.word	0x08000e1d
 80008c4:	08000e1d 	.word	0x08000e1d
 80008c8:	08000e1d 	.word	0x08000e1d
 80008cc:	08000e1d 	.word	0x08000e1d
 80008d0:	08000e1d 	.word	0x08000e1d
 80008d4:	08000e1d 	.word	0x08000e1d
 80008d8:	08000e1d 	.word	0x08000e1d
 80008dc:	08000e1d 	.word	0x08000e1d
 80008e0:	08000e1d 	.word	0x08000e1d
 80008e4:	08000e1d 	.word	0x08000e1d
 80008e8:	08000e1d 	.word	0x08000e1d
 80008ec:	08000e1d 	.word	0x08000e1d
 80008f0:	08000e1d 	.word	0x08000e1d
 80008f4:	08000e1d 	.word	0x08000e1d
 80008f8:	08000e1d 	.word	0x08000e1d
 80008fc:	08000e1d 	.word	0x08000e1d
 8000900:	08000e1d 	.word	0x08000e1d
 8000904:	08000e1d 	.word	0x08000e1d
 8000908:	08000e1d 	.word	0x08000e1d
 800090c:	08000e1d 	.word	0x08000e1d
 8000910:	08000e1d 	.word	0x08000e1d
 8000914:	08000e1d 	.word	0x08000e1d
 8000918:	08000e1d 	.word	0x08000e1d
 800091c:	08000e1d 	.word	0x08000e1d
 8000920:	08000e1d 	.word	0x08000e1d
 8000924:	08000e1d 	.word	0x08000e1d
 8000928:	08000e1d 	.word	0x08000e1d
 800092c:	08000e1d 	.word	0x08000e1d
 8000930:	08000e1d 	.word	0x08000e1d
 8000934:	08000e1d 	.word	0x08000e1d
 8000938:	08000e1d 	.word	0x08000e1d
 800093c:	08000e1d 	.word	0x08000e1d
 8000940:	08000e1d 	.word	0x08000e1d
 8000944:	08000e1d 	.word	0x08000e1d
 8000948:	08000e1d 	.word	0x08000e1d
 800094c:	08000e1d 	.word	0x08000e1d
 8000950:	08000e1d 	.word	0x08000e1d
 8000954:	08000e1d 	.word	0x08000e1d
 8000958:	08000e1d 	.word	0x08000e1d
 800095c:	08000e1d 	.word	0x08000e1d
 8000960:	08000e1d 	.word	0x08000e1d
 8000964:	08000e1d 	.word	0x08000e1d
 8000968:	08000e1d 	.word	0x08000e1d
 800096c:	08000e1d 	.word	0x08000e1d
 8000970:	08000e1d 	.word	0x08000e1d
 8000974:	08000e1d 	.word	0x08000e1d
 8000978:	08000e1d 	.word	0x08000e1d
 800097c:	08000e1d 	.word	0x08000e1d
 8000980:	08000e1d 	.word	0x08000e1d
 8000984:	08000e1d 	.word	0x08000e1d
 8000988:	08000e1d 	.word	0x08000e1d
 800098c:	08000e1d 	.word	0x08000e1d
 8000990:	08000e1d 	.word	0x08000e1d
 8000994:	08000e1d 	.word	0x08000e1d
 8000998:	08000e1d 	.word	0x08000e1d
 800099c:	08000e1d 	.word	0x08000e1d
 80009a0:	08000e1d 	.word	0x08000e1d
 80009a4:	08000e1d 	.word	0x08000e1d
 80009a8:	08000e1d 	.word	0x08000e1d
 80009ac:	08000e1d 	.word	0x08000e1d
 80009b0:	08000e1d 	.word	0x08000e1d
 80009b4:	08000e1d 	.word	0x08000e1d
 80009b8:	08000e0b 	.word	0x08000e0b
 80009bc:	08000e1d 	.word	0x08000e1d
 80009c0:	08000e1d 	.word	0x08000e1d
 80009c4:	08000e1d 	.word	0x08000e1d
 80009c8:	08000e1d 	.word	0x08000e1d
 80009cc:	08000e1d 	.word	0x08000e1d
 80009d0:	08000e1d 	.word	0x08000e1d
 80009d4:	08000e1d 	.word	0x08000e1d
 80009d8:	08000e1d 	.word	0x08000e1d
 80009dc:	08000e1d 	.word	0x08000e1d
 80009e0:	08000e1d 	.word	0x08000e1d
 80009e4:	08000e1d 	.word	0x08000e1d
 80009e8:	08000e1d 	.word	0x08000e1d
 80009ec:	08000e1d 	.word	0x08000e1d
 80009f0:	08000e1d 	.word	0x08000e1d
 80009f4:	08000e1d 	.word	0x08000e1d
 80009f8:	08000df9 	.word	0x08000df9
	case 0x10: {
		printf("SDN1 ON\n");
 80009fc:	480b      	ldr	r0, [pc, #44]	; (8000a2c <HAL_UART_RxCpltCallback+0x3dc>)
 80009fe:	f015 fd5b 	bl	80164b8 <puts>
		HAL_GPIO_WritePin(gpios[8].gpio, gpios[8].pin, GPIO_PIN_SET);
 8000a02:	4b0b      	ldr	r3, [pc, #44]	; (8000a30 <HAL_UART_RxCpltCallback+0x3e0>)
 8000a04:	2104      	movs	r1, #4
 8000a06:	2201      	movs	r2, #1
 8000a08:	4618      	mov	r0, r3
 8000a0a:	f008 f917 	bl	8008c3c <HAL_GPIO_WritePin>
		break;
 8000a0e:	e210      	b.n	8000e32 <HAL_UART_RxCpltCallback+0x7e2>
	}
	case 0x00: {
		printf("SDN1 OFF\n");
 8000a10:	4808      	ldr	r0, [pc, #32]	; (8000a34 <HAL_UART_RxCpltCallback+0x3e4>)
 8000a12:	f015 fd51 	bl	80164b8 <puts>
		HAL_GPIO_WritePin(gpios[8].gpio, gpios[8].pin, GPIO_PIN_RESET);
 8000a16:	4b06      	ldr	r3, [pc, #24]	; (8000a30 <HAL_UART_RxCpltCallback+0x3e0>)
 8000a18:	2104      	movs	r1, #4
 8000a1a:	2200      	movs	r2, #0
 8000a1c:	4618      	mov	r0, r3
 8000a1e:	f008 f90d 	bl	8008c3c <HAL_GPIO_WritePin>
		break;
 8000a22:	e206      	b.n	8000e32 <HAL_UART_RxCpltCallback+0x7e2>
 8000a24:	24000bec 	.word	0x24000bec
 8000a28:	240005ec 	.word	0x240005ec
 8000a2c:	08016ca8 	.word	0x08016ca8
 8000a30:	58020400 	.word	0x58020400
 8000a34:	08016cb0 	.word	0x08016cb0
	}
	case 0x11: {
		printf("SYS ON PB5\n");
 8000a38:	48b9      	ldr	r0, [pc, #740]	; (8000d20 <HAL_UART_RxCpltCallback+0x6d0>)
 8000a3a:	f015 fd3d 	bl	80164b8 <puts>
		HAL_GPIO_WritePin(gpios[0].gpio, gpios[0].pin, GPIO_PIN_SET);
 8000a3e:	4bb9      	ldr	r3, [pc, #740]	; (8000d24 <HAL_UART_RxCpltCallback+0x6d4>)
 8000a40:	2120      	movs	r1, #32
 8000a42:	2201      	movs	r2, #1
 8000a44:	4618      	mov	r0, r3
 8000a46:	f008 f8f9 	bl	8008c3c <HAL_GPIO_WritePin>

		break;
 8000a4a:	e1f2      	b.n	8000e32 <HAL_UART_RxCpltCallback+0x7e2>
	}
	case 0x01: {
		printf("SYS OFF PB5\n");
 8000a4c:	48b6      	ldr	r0, [pc, #728]	; (8000d28 <HAL_UART_RxCpltCallback+0x6d8>)
 8000a4e:	f015 fd33 	bl	80164b8 <puts>
		HAL_GPIO_WritePin(gpios[0].gpio, gpios[0].pin, GPIO_PIN_RESET); // turning off PB5 & ensuring all other enables are off
 8000a52:	4bb4      	ldr	r3, [pc, #720]	; (8000d24 <HAL_UART_RxCpltCallback+0x6d4>)
 8000a54:	2120      	movs	r1, #32
 8000a56:	2200      	movs	r2, #0
 8000a58:	4618      	mov	r0, r3
 8000a5a:	f008 f8ef 	bl	8008c3c <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(gpios[1].gpio, gpios[1].pin, GPIO_PIN_RESET);
 8000a5e:	4bb1      	ldr	r3, [pc, #708]	; (8000d24 <HAL_UART_RxCpltCallback+0x6d4>)
 8000a60:	2140      	movs	r1, #64	; 0x40
 8000a62:	2200      	movs	r2, #0
 8000a64:	4618      	mov	r0, r3
 8000a66:	f008 f8e9 	bl	8008c3c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(gpios[3].gpio, gpios[3].pin, GPIO_PIN_RESET);
 8000a6a:	4bb0      	ldr	r3, [pc, #704]	; (8000d2c <HAL_UART_RxCpltCallback+0x6dc>)
 8000a6c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000a70:	2200      	movs	r2, #0
 8000a72:	4618      	mov	r0, r3
 8000a74:	f008 f8e2 	bl	8008c3c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(gpios[6].gpio, gpios[6].pin, GPIO_PIN_RESET);
 8000a78:	4bac      	ldr	r3, [pc, #688]	; (8000d2c <HAL_UART_RxCpltCallback+0x6dc>)
 8000a7a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000a7e:	2200      	movs	r2, #0
 8000a80:	4618      	mov	r0, r3
 8000a82:	f008 f8db 	bl	8008c3c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(gpios[5].gpio, gpios[5].pin, GPIO_PIN_RESET);
 8000a86:	4ba9      	ldr	r3, [pc, #676]	; (8000d2c <HAL_UART_RxCpltCallback+0x6dc>)
 8000a88:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000a8c:	2200      	movs	r2, #0
 8000a8e:	4618      	mov	r0, r3
 8000a90:	f008 f8d4 	bl	8008c3c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(gpios[7].gpio, gpios[7].pin, GPIO_PIN_RESET);
 8000a94:	4ba5      	ldr	r3, [pc, #660]	; (8000d2c <HAL_UART_RxCpltCallback+0x6dc>)
 8000a96:	2140      	movs	r1, #64	; 0x40
 8000a98:	2200      	movs	r2, #0
 8000a9a:	4618      	mov	r0, r3
 8000a9c:	f008 f8ce 	bl	8008c3c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(gpios[2].gpio, gpios[2].pin, GPIO_PIN_RESET);
 8000aa0:	4ba2      	ldr	r3, [pc, #648]	; (8000d2c <HAL_UART_RxCpltCallback+0x6dc>)
 8000aa2:	2180      	movs	r1, #128	; 0x80
 8000aa4:	2200      	movs	r2, #0
 8000aa6:	4618      	mov	r0, r3
 8000aa8:	f008 f8c8 	bl	8008c3c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(gpios[4].gpio, gpios[4].pin, GPIO_PIN_RESET);
 8000aac:	4b9f      	ldr	r3, [pc, #636]	; (8000d2c <HAL_UART_RxCpltCallback+0x6dc>)
 8000aae:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000ab2:	2200      	movs	r2, #0
 8000ab4:	4618      	mov	r0, r3
 8000ab6:	f008 f8c1 	bl	8008c3c <HAL_GPIO_WritePin>

		break;
 8000aba:	e1ba      	b.n	8000e32 <HAL_UART_RxCpltCallback+0x7e2>
	}
	case 0x12: {
		printf("3v3 ON PC10\n");
 8000abc:	489c      	ldr	r0, [pc, #624]	; (8000d30 <HAL_UART_RxCpltCallback+0x6e0>)
 8000abe:	f015 fcfb 	bl	80164b8 <puts>
		HAL_GPIO_WritePin(gpios[4].gpio, gpios[4].pin, GPIO_PIN_SET);
 8000ac2:	4b9a      	ldr	r3, [pc, #616]	; (8000d2c <HAL_UART_RxCpltCallback+0x6dc>)
 8000ac4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000ac8:	2201      	movs	r2, #1
 8000aca:	4618      	mov	r0, r3
 8000acc:	f008 f8b6 	bl	8008c3c <HAL_GPIO_WritePin>
		break;
 8000ad0:	e1af      	b.n	8000e32 <HAL_UART_RxCpltCallback+0x7e2>
	}
	case 0x02: {
		printf("3v3 OFF PC10\n");
 8000ad2:	4898      	ldr	r0, [pc, #608]	; (8000d34 <HAL_UART_RxCpltCallback+0x6e4>)
 8000ad4:	f015 fcf0 	bl	80164b8 <puts>
		HAL_GPIO_WritePin(gpios[4].gpio, gpios[4].pin, GPIO_PIN_RESET);
 8000ad8:	4b94      	ldr	r3, [pc, #592]	; (8000d2c <HAL_UART_RxCpltCallback+0x6dc>)
 8000ada:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000ade:	2200      	movs	r2, #0
 8000ae0:	4618      	mov	r0, r3
 8000ae2:	f008 f8ab 	bl	8008c3c <HAL_GPIO_WritePin>
		break;
 8000ae6:	e1a4      	b.n	8000e32 <HAL_UART_RxCpltCallback+0x7e2>
	}
	case 0x13: {
		printf("5v ON PC7\n");
 8000ae8:	4893      	ldr	r0, [pc, #588]	; (8000d38 <HAL_UART_RxCpltCallback+0x6e8>)
 8000aea:	f015 fce5 	bl	80164b8 <puts>
		HAL_GPIO_WritePin(gpios[2].gpio, gpios[2].pin, GPIO_PIN_SET);
 8000aee:	4b8f      	ldr	r3, [pc, #572]	; (8000d2c <HAL_UART_RxCpltCallback+0x6dc>)
 8000af0:	2180      	movs	r1, #128	; 0x80
 8000af2:	2201      	movs	r2, #1
 8000af4:	4618      	mov	r0, r3
 8000af6:	f008 f8a1 	bl	8008c3c <HAL_GPIO_WritePin>
		break;
 8000afa:	e19a      	b.n	8000e32 <HAL_UART_RxCpltCallback+0x7e2>
	}
	case 0x03: {
		printf("5v OFF PC7\n");
 8000afc:	488f      	ldr	r0, [pc, #572]	; (8000d3c <HAL_UART_RxCpltCallback+0x6ec>)
 8000afe:	f015 fcdb 	bl	80164b8 <puts>
		HAL_GPIO_WritePin(gpios[2].gpio, gpios[2].pin, GPIO_PIN_RESET);
 8000b02:	4b8a      	ldr	r3, [pc, #552]	; (8000d2c <HAL_UART_RxCpltCallback+0x6dc>)
 8000b04:	2180      	movs	r1, #128	; 0x80
 8000b06:	2200      	movs	r2, #0
 8000b08:	4618      	mov	r0, r3
 8000b0a:	f008 f897 	bl	8008c3c <HAL_GPIO_WritePin>
		break;
 8000b0e:	e190      	b.n	8000e32 <HAL_UART_RxCpltCallback+0x7e2>
	}
	case 0x14: {
		printf("n3v3 ON PC6\n");
 8000b10:	488b      	ldr	r0, [pc, #556]	; (8000d40 <HAL_UART_RxCpltCallback+0x6f0>)
 8000b12:	f015 fcd1 	bl	80164b8 <puts>
		HAL_GPIO_WritePin(gpios[7].gpio, gpios[7].pin, GPIO_PIN_SET);
 8000b16:	4b85      	ldr	r3, [pc, #532]	; (8000d2c <HAL_UART_RxCpltCallback+0x6dc>)
 8000b18:	2140      	movs	r1, #64	; 0x40
 8000b1a:	2201      	movs	r2, #1
 8000b1c:	4618      	mov	r0, r3
 8000b1e:	f008 f88d 	bl	8008c3c <HAL_GPIO_WritePin>
		break;
 8000b22:	e186      	b.n	8000e32 <HAL_UART_RxCpltCallback+0x7e2>
	}
	case 0x04: {
		printf("n3v3 OFF PC6\n");
 8000b24:	4887      	ldr	r0, [pc, #540]	; (8000d44 <HAL_UART_RxCpltCallback+0x6f4>)
 8000b26:	f015 fcc7 	bl	80164b8 <puts>
		HAL_GPIO_WritePin(gpios[7].gpio, gpios[7].pin, GPIO_PIN_RESET);
 8000b2a:	4b80      	ldr	r3, [pc, #512]	; (8000d2c <HAL_UART_RxCpltCallback+0x6dc>)
 8000b2c:	2140      	movs	r1, #64	; 0x40
 8000b2e:	2200      	movs	r2, #0
 8000b30:	4618      	mov	r0, r3
 8000b32:	f008 f883 	bl	8008c3c <HAL_GPIO_WritePin>
		break;
 8000b36:	e17c      	b.n	8000e32 <HAL_UART_RxCpltCallback+0x7e2>
	}
	case 0x15: {
		printf("n5v ON PC8\n");
 8000b38:	4883      	ldr	r0, [pc, #524]	; (8000d48 <HAL_UART_RxCpltCallback+0x6f8>)
 8000b3a:	f015 fcbd 	bl	80164b8 <puts>
		HAL_GPIO_WritePin(gpios[5].gpio, gpios[5].pin, GPIO_PIN_SET);
 8000b3e:	4b7b      	ldr	r3, [pc, #492]	; (8000d2c <HAL_UART_RxCpltCallback+0x6dc>)
 8000b40:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000b44:	2201      	movs	r2, #1
 8000b46:	4618      	mov	r0, r3
 8000b48:	f008 f878 	bl	8008c3c <HAL_GPIO_WritePin>
		break;
 8000b4c:	e171      	b.n	8000e32 <HAL_UART_RxCpltCallback+0x7e2>
	}
	case 0x05: {
		printf("n5v OFF PC8\n");
 8000b4e:	487f      	ldr	r0, [pc, #508]	; (8000d4c <HAL_UART_RxCpltCallback+0x6fc>)
 8000b50:	f015 fcb2 	bl	80164b8 <puts>
		HAL_GPIO_WritePin(gpios[5].gpio, gpios[5].pin, GPIO_PIN_RESET);
 8000b54:	4b75      	ldr	r3, [pc, #468]	; (8000d2c <HAL_UART_RxCpltCallback+0x6dc>)
 8000b56:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000b5a:	2200      	movs	r2, #0
 8000b5c:	4618      	mov	r0, r3
 8000b5e:	f008 f86d 	bl	8008c3c <HAL_GPIO_WritePin>
		break;
 8000b62:	e166      	b.n	8000e32 <HAL_UART_RxCpltCallback+0x7e2>
	}
	case 0x16: {
		printf("15v ON PC9\n");
 8000b64:	487a      	ldr	r0, [pc, #488]	; (8000d50 <HAL_UART_RxCpltCallback+0x700>)
 8000b66:	f015 fca7 	bl	80164b8 <puts>
		HAL_GPIO_WritePin(gpios[6].gpio, gpios[6].pin, GPIO_PIN_SET);
 8000b6a:	4b70      	ldr	r3, [pc, #448]	; (8000d2c <HAL_UART_RxCpltCallback+0x6dc>)
 8000b6c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000b70:	2201      	movs	r2, #1
 8000b72:	4618      	mov	r0, r3
 8000b74:	f008 f862 	bl	8008c3c <HAL_GPIO_WritePin>
		break;
 8000b78:	e15b      	b.n	8000e32 <HAL_UART_RxCpltCallback+0x7e2>
	}
	case 0x06: {
		printf("15v OFF PC9\n");
 8000b7a:	4876      	ldr	r0, [pc, #472]	; (8000d54 <HAL_UART_RxCpltCallback+0x704>)
 8000b7c:	f015 fc9c 	bl	80164b8 <puts>
		HAL_GPIO_WritePin(gpios[6].gpio, gpios[6].pin, GPIO_PIN_RESET);
 8000b80:	4b6a      	ldr	r3, [pc, #424]	; (8000d2c <HAL_UART_RxCpltCallback+0x6dc>)
 8000b82:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000b86:	2200      	movs	r2, #0
 8000b88:	4618      	mov	r0, r3
 8000b8a:	f008 f857 	bl	8008c3c <HAL_GPIO_WritePin>
		break;
 8000b8e:	e150      	b.n	8000e32 <HAL_UART_RxCpltCallback+0x7e2>
	}
	case 0x17: {
		printf("n200v ON PC13\n");
 8000b90:	4871      	ldr	r0, [pc, #452]	; (8000d58 <HAL_UART_RxCpltCallback+0x708>)
 8000b92:	f015 fc91 	bl	80164b8 <puts>
	    HAL_GPIO_WritePin(gpios[3].gpio, gpios[3].pin, GPIO_PIN_SET);
 8000b96:	4b65      	ldr	r3, [pc, #404]	; (8000d2c <HAL_UART_RxCpltCallback+0x6dc>)
 8000b98:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000b9c:	2201      	movs	r2, #1
 8000b9e:	4618      	mov	r0, r3
 8000ba0:	f008 f84c 	bl	8008c3c <HAL_GPIO_WritePin>
		break;
 8000ba4:	e145      	b.n	8000e32 <HAL_UART_RxCpltCallback+0x7e2>
	}
	case 0x07: {
		printf("n200v OFF PC13\n");
 8000ba6:	486d      	ldr	r0, [pc, #436]	; (8000d5c <HAL_UART_RxCpltCallback+0x70c>)
 8000ba8:	f015 fc86 	bl	80164b8 <puts>
	    HAL_GPIO_WritePin(gpios[3].gpio, gpios[3].pin, GPIO_PIN_RESET);
 8000bac:	4b5f      	ldr	r3, [pc, #380]	; (8000d2c <HAL_UART_RxCpltCallback+0x6dc>)
 8000bae:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000bb2:	2200      	movs	r2, #0
 8000bb4:	4618      	mov	r0, r3
 8000bb6:	f008 f841 	bl	8008c3c <HAL_GPIO_WritePin>

		break;
 8000bba:	e13a      	b.n	8000e32 <HAL_UART_RxCpltCallback+0x7e2>
	}
	case 0x18: {
		printf("800v ON PB6\n");
 8000bbc:	4868      	ldr	r0, [pc, #416]	; (8000d60 <HAL_UART_RxCpltCallback+0x710>)
 8000bbe:	f015 fc7b 	bl	80164b8 <puts>
		HAL_GPIO_WritePin(gpios[1].gpio, gpios[1].pin, GPIO_PIN_SET);
 8000bc2:	4b58      	ldr	r3, [pc, #352]	; (8000d24 <HAL_UART_RxCpltCallback+0x6d4>)
 8000bc4:	2140      	movs	r1, #64	; 0x40
 8000bc6:	2201      	movs	r2, #1
 8000bc8:	4618      	mov	r0, r3
 8000bca:	f008 f837 	bl	8008c3c <HAL_GPIO_WritePin>
		break;
 8000bce:	e130      	b.n	8000e32 <HAL_UART_RxCpltCallback+0x7e2>
	}
	case 0x08: {
		printf("800v OFF PB6\n");
 8000bd0:	4864      	ldr	r0, [pc, #400]	; (8000d64 <HAL_UART_RxCpltCallback+0x714>)
 8000bd2:	f015 fc71 	bl	80164b8 <puts>
		HAL_GPIO_WritePin(gpios[1].gpio, gpios[1].pin, GPIO_PIN_RESET);
 8000bd6:	4b53      	ldr	r3, [pc, #332]	; (8000d24 <HAL_UART_RxCpltCallback+0x6d4>)
 8000bd8:	2140      	movs	r1, #64	; 0x40
 8000bda:	2200      	movs	r2, #0
 8000bdc:	4618      	mov	r0, r3
 8000bde:	f008 f82d 	bl	8008c3c <HAL_GPIO_WritePin>
		break;
 8000be2:	e126      	b.n	8000e32 <HAL_UART_RxCpltCallback+0x7e2>
	}
	case 0x19: {
		printf("AUTOSWEEP ON\n");
 8000be4:	4860      	ldr	r0, [pc, #384]	; (8000d68 <HAL_UART_RxCpltCallback+0x718>)
 8000be6:	f015 fc67 	bl	80164b8 <puts>
		HAL_TIM_Base_Start(&htim2);
 8000bea:	4860      	ldr	r0, [pc, #384]	; (8000d6c <HAL_UART_RxCpltCallback+0x71c>)
 8000bec:	f00d fb76 	bl	800e2dc <HAL_TIM_Base_Start>
		HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1, DAC_OUT, 32, DAC_ALIGN_12B_R);
 8000bf0:	2300      	movs	r3, #0
 8000bf2:	9300      	str	r3, [sp, #0]
 8000bf4:	2320      	movs	r3, #32
 8000bf6:	4a5e      	ldr	r2, [pc, #376]	; (8000d70 <HAL_UART_RxCpltCallback+0x720>)
 8000bf8:	2100      	movs	r1, #0
 8000bfa:	485e      	ldr	r0, [pc, #376]	; (8000d74 <HAL_UART_RxCpltCallback+0x724>)
 8000bfc:	f004 fc8e 	bl	800551c <HAL_DAC_Start_DMA>
		break;
 8000c00:	e117      	b.n	8000e32 <HAL_UART_RxCpltCallback+0x7e2>
	}
	case 0x09: {
		printf("AUTOSWEEP OFF\n");
 8000c02:	485d      	ldr	r0, [pc, #372]	; (8000d78 <HAL_UART_RxCpltCallback+0x728>)
 8000c04:	f015 fc58 	bl	80164b8 <puts>
		HAL_TIM_Base_Stop(&htim2);
 8000c08:	4858      	ldr	r0, [pc, #352]	; (8000d6c <HAL_UART_RxCpltCallback+0x71c>)
 8000c0a:	f00d fbd7 	bl	800e3bc <HAL_TIM_Base_Stop>
		HAL_DAC_Stop_DMA(&hdac1, DAC_CHANNEL_1);
 8000c0e:	2100      	movs	r1, #0
 8000c10:	4858      	ldr	r0, [pc, #352]	; (8000d74 <HAL_UART_RxCpltCallback+0x724>)
 8000c12:	f004 fd43 	bl	800569c <HAL_DAC_Stop_DMA>
		break;
 8000c16:	e10c      	b.n	8000e32 <HAL_UART_RxCpltCallback+0x7e2>
	}
	case 0x1A: {
		printf("ERPA ON\n");
 8000c18:	4858      	ldr	r0, [pc, #352]	; (8000d7c <HAL_UART_RxCpltCallback+0x72c>)
 8000c1a:	f015 fc4d 	bl	80164b8 <puts>
		ERPA_ON = 1;
 8000c1e:	4b58      	ldr	r3, [pc, #352]	; (8000d80 <HAL_UART_RxCpltCallback+0x730>)
 8000c20:	2201      	movs	r2, #1
 8000c22:	701a      	strb	r2, [r3, #0]
		erpa_seq = 0;
 8000c24:	4b57      	ldr	r3, [pc, #348]	; (8000d84 <HAL_UART_RxCpltCallback+0x734>)
 8000c26:	2200      	movs	r2, #0
 8000c28:	801a      	strh	r2, [r3, #0]
		break;
 8000c2a:	e102      	b.n	8000e32 <HAL_UART_RxCpltCallback+0x7e2>
	}
	case 0x0A: {
		printf("ERPA OFF\n");
 8000c2c:	4856      	ldr	r0, [pc, #344]	; (8000d88 <HAL_UART_RxCpltCallback+0x738>)
 8000c2e:	f015 fc43 	bl	80164b8 <puts>
		ERPA_ON = 0;
 8000c32:	4b53      	ldr	r3, [pc, #332]	; (8000d80 <HAL_UART_RxCpltCallback+0x730>)
 8000c34:	2200      	movs	r2, #0
 8000c36:	701a      	strb	r2, [r3, #0]
		break;
 8000c38:	e0fb      	b.n	8000e32 <HAL_UART_RxCpltCallback+0x7e2>
	}
	case 0x1B: {
		printf("PMT ON\n");
 8000c3a:	4854      	ldr	r0, [pc, #336]	; (8000d8c <HAL_UART_RxCpltCallback+0x73c>)
 8000c3c:	f015 fc3c 	bl	80164b8 <puts>
		PMT_ON = 1;
 8000c40:	4b53      	ldr	r3, [pc, #332]	; (8000d90 <HAL_UART_RxCpltCallback+0x740>)
 8000c42:	2201      	movs	r2, #1
 8000c44:	701a      	strb	r2, [r3, #0]
		pmt_seq = 0;
 8000c46:	4b53      	ldr	r3, [pc, #332]	; (8000d94 <HAL_UART_RxCpltCallback+0x744>)
 8000c48:	2200      	movs	r2, #0
 8000c4a:	801a      	strh	r2, [r3, #0]
		break;
 8000c4c:	e0f1      	b.n	8000e32 <HAL_UART_RxCpltCallback+0x7e2>
	}
	case 0x0B: {
		printf("PMT OFF\n");
 8000c4e:	4852      	ldr	r0, [pc, #328]	; (8000d98 <HAL_UART_RxCpltCallback+0x748>)
 8000c50:	f015 fc32 	bl	80164b8 <puts>
		PMT_ON = 0;
 8000c54:	4b4e      	ldr	r3, [pc, #312]	; (8000d90 <HAL_UART_RxCpltCallback+0x740>)
 8000c56:	2200      	movs	r2, #0
 8000c58:	701a      	strb	r2, [r3, #0]
		break;
 8000c5a:	e0ea      	b.n	8000e32 <HAL_UART_RxCpltCallback+0x7e2>
	}
	case 0x1C: {
		printf("HK ON \n");
 8000c5c:	484f      	ldr	r0, [pc, #316]	; (8000d9c <HAL_UART_RxCpltCallback+0x74c>)
 8000c5e:	f015 fc2b 	bl	80164b8 <puts>
		HK_ON = 1;
 8000c62:	4b4f      	ldr	r3, [pc, #316]	; (8000da0 <HAL_UART_RxCpltCallback+0x750>)
 8000c64:	2201      	movs	r2, #1
 8000c66:	701a      	strb	r2, [r3, #0]
		hk_seq = 0;
 8000c68:	4b4e      	ldr	r3, [pc, #312]	; (8000da4 <HAL_UART_RxCpltCallback+0x754>)
 8000c6a:	2200      	movs	r2, #0
 8000c6c:	801a      	strh	r2, [r3, #0]
		break;
 8000c6e:	e0e0      	b.n	8000e32 <HAL_UART_RxCpltCallback+0x7e2>
	}
	case 0x0C: {
		printf("HK OFF\n");
 8000c70:	484d      	ldr	r0, [pc, #308]	; (8000da8 <HAL_UART_RxCpltCallback+0x758>)
 8000c72:	f015 fc21 	bl	80164b8 <puts>
		HK_ON = 0;
 8000c76:	4b4a      	ldr	r3, [pc, #296]	; (8000da0 <HAL_UART_RxCpltCallback+0x750>)
 8000c78:	2200      	movs	r2, #0
 8000c7a:	701a      	strb	r2, [r3, #0]
		break;
 8000c7c:	e0d9      	b.n	8000e32 <HAL_UART_RxCpltCallback+0x7e2>
	}
	case 0x1D: {
		printf("Step Up\n");
 8000c7e:	484b      	ldr	r0, [pc, #300]	; (8000dac <HAL_UART_RxCpltCallback+0x75c>)
 8000c80:	f015 fc1a 	bl	80164b8 <puts>
		if (step < 17) {
 8000c84:	4b4a      	ldr	r3, [pc, #296]	; (8000db0 <HAL_UART_RxCpltCallback+0x760>)
 8000c86:	781b      	ldrb	r3, [r3, #0]
 8000c88:	2b10      	cmp	r3, #16
 8000c8a:	f200 80cb 	bhi.w	8000e24 <HAL_UART_RxCpltCallback+0x7d4>
			step+=2;
 8000c8e:	4b48      	ldr	r3, [pc, #288]	; (8000db0 <HAL_UART_RxCpltCallback+0x760>)
 8000c90:	781b      	ldrb	r3, [r3, #0]
 8000c92:	3302      	adds	r3, #2
 8000c94:	b2da      	uxtb	r2, r3
 8000c96:	4b46      	ldr	r3, [pc, #280]	; (8000db0 <HAL_UART_RxCpltCallback+0x760>)
 8000c98:	701a      	strb	r2, [r3, #0]
			HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, DAC_OUT[step]);
 8000c9a:	4b45      	ldr	r3, [pc, #276]	; (8000db0 <HAL_UART_RxCpltCallback+0x760>)
 8000c9c:	781b      	ldrb	r3, [r3, #0]
 8000c9e:	461a      	mov	r2, r3
 8000ca0:	4b33      	ldr	r3, [pc, #204]	; (8000d70 <HAL_UART_RxCpltCallback+0x720>)
 8000ca2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000ca6:	2200      	movs	r2, #0
 8000ca8:	2100      	movs	r1, #0
 8000caa:	4832      	ldr	r0, [pc, #200]	; (8000d74 <HAL_UART_RxCpltCallback+0x724>)
 8000cac:	f004 fd99 	bl	80057e2 <HAL_DAC_SetValue>
			HAL_DAC_Start(&hdac1, DAC_CHANNEL_1);
 8000cb0:	2100      	movs	r1, #0
 8000cb2:	4830      	ldr	r0, [pc, #192]	; (8000d74 <HAL_UART_RxCpltCallback+0x724>)
 8000cb4:	f004 fbda 	bl	800546c <HAL_DAC_Start>
		}
		break;
 8000cb8:	e0b4      	b.n	8000e24 <HAL_UART_RxCpltCallback+0x7d4>
	}
	case 0x0D: {
		printf("Step Down\n");
 8000cba:	483e      	ldr	r0, [pc, #248]	; (8000db4 <HAL_UART_RxCpltCallback+0x764>)
 8000cbc:	f015 fbfc 	bl	80164b8 <puts>
		if (step > 3) {
 8000cc0:	4b3b      	ldr	r3, [pc, #236]	; (8000db0 <HAL_UART_RxCpltCallback+0x760>)
 8000cc2:	781b      	ldrb	r3, [r3, #0]
 8000cc4:	2b03      	cmp	r3, #3
 8000cc6:	f240 80af 	bls.w	8000e28 <HAL_UART_RxCpltCallback+0x7d8>
			step-=2;
 8000cca:	4b39      	ldr	r3, [pc, #228]	; (8000db0 <HAL_UART_RxCpltCallback+0x760>)
 8000ccc:	781b      	ldrb	r3, [r3, #0]
 8000cce:	3b02      	subs	r3, #2
 8000cd0:	b2da      	uxtb	r2, r3
 8000cd2:	4b37      	ldr	r3, [pc, #220]	; (8000db0 <HAL_UART_RxCpltCallback+0x760>)
 8000cd4:	701a      	strb	r2, [r3, #0]
			HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, DAC_OUT[step]);
 8000cd6:	4b36      	ldr	r3, [pc, #216]	; (8000db0 <HAL_UART_RxCpltCallback+0x760>)
 8000cd8:	781b      	ldrb	r3, [r3, #0]
 8000cda:	461a      	mov	r2, r3
 8000cdc:	4b24      	ldr	r3, [pc, #144]	; (8000d70 <HAL_UART_RxCpltCallback+0x720>)
 8000cde:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000ce2:	2200      	movs	r2, #0
 8000ce4:	2100      	movs	r1, #0
 8000ce6:	4823      	ldr	r0, [pc, #140]	; (8000d74 <HAL_UART_RxCpltCallback+0x724>)
 8000ce8:	f004 fd7b 	bl	80057e2 <HAL_DAC_SetValue>
			HAL_DAC_Start(&hdac1, DAC_CHANNEL_1);
 8000cec:	2100      	movs	r1, #0
 8000cee:	4821      	ldr	r0, [pc, #132]	; (8000d74 <HAL_UART_RxCpltCallback+0x724>)
 8000cf0:	f004 fbbc 	bl	800546c <HAL_DAC_Start>
		}
		break;
 8000cf4:	e098      	b.n	8000e28 <HAL_UART_RxCpltCallback+0x7d8>
	}
	case 0x1E: {
		printf("Factor Up\n");
 8000cf6:	4830      	ldr	r0, [pc, #192]	; (8000db8 <HAL_UART_RxCpltCallback+0x768>)
 8000cf8:	f015 fbde 	bl	80164b8 <puts>
		if (cadence <= 50000){
 8000cfc:	4b2f      	ldr	r3, [pc, #188]	; (8000dbc <HAL_UART_RxCpltCallback+0x76c>)
 8000cfe:	681b      	ldr	r3, [r3, #0]
 8000d00:	f24c 3250 	movw	r2, #50000	; 0xc350
 8000d04:	4293      	cmp	r3, r2
 8000d06:	f200 8091 	bhi.w	8000e2c <HAL_UART_RxCpltCallback+0x7dc>
			cadence *= 2;
 8000d0a:	4b2c      	ldr	r3, [pc, #176]	; (8000dbc <HAL_UART_RxCpltCallback+0x76c>)
 8000d0c:	681b      	ldr	r3, [r3, #0]
 8000d0e:	005b      	lsls	r3, r3, #1
 8000d10:	4a2a      	ldr	r2, [pc, #168]	; (8000dbc <HAL_UART_RxCpltCallback+0x76c>)
 8000d12:	6013      	str	r3, [r2, #0]
			TIM2->ARR = cadence;
 8000d14:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000d18:	4b28      	ldr	r3, [pc, #160]	; (8000dbc <HAL_UART_RxCpltCallback+0x76c>)
 8000d1a:	681b      	ldr	r3, [r3, #0]
 8000d1c:	62d3      	str	r3, [r2, #44]	; 0x2c
		}
		break;
 8000d1e:	e085      	b.n	8000e2c <HAL_UART_RxCpltCallback+0x7dc>
 8000d20:	08016cbc 	.word	0x08016cbc
 8000d24:	58020400 	.word	0x58020400
 8000d28:	08016cc8 	.word	0x08016cc8
 8000d2c:	58020800 	.word	0x58020800
 8000d30:	08016cd4 	.word	0x08016cd4
 8000d34:	08016ce0 	.word	0x08016ce0
 8000d38:	08016cf0 	.word	0x08016cf0
 8000d3c:	08016cfc 	.word	0x08016cfc
 8000d40:	08016d08 	.word	0x08016d08
 8000d44:	08016d14 	.word	0x08016d14
 8000d48:	08016d24 	.word	0x08016d24
 8000d4c:	08016d30 	.word	0x08016d30
 8000d50:	08016d3c 	.word	0x08016d3c
 8000d54:	08016d48 	.word	0x08016d48
 8000d58:	08016d54 	.word	0x08016d54
 8000d5c:	08016d64 	.word	0x08016d64
 8000d60:	08016d74 	.word	0x08016d74
 8000d64:	08016d80 	.word	0x08016d80
 8000d68:	08016d90 	.word	0x08016d90
 8000d6c:	24000554 	.word	0x24000554
 8000d70:	24000010 	.word	0x24000010
 8000d74:	240002f4 	.word	0x240002f4
 8000d78:	08016da0 	.word	0x08016da0
 8000d7c:	08016db0 	.word	0x08016db0
 8000d80:	24000be3 	.word	0x24000be3
 8000d84:	24000bde 	.word	0x24000bde
 8000d88:	08016db8 	.word	0x08016db8
 8000d8c:	08016dc4 	.word	0x08016dc4
 8000d90:	24000be2 	.word	0x24000be2
 8000d94:	24000bdc 	.word	0x24000bdc
 8000d98:	08016dcc 	.word	0x08016dcc
 8000d9c:	08016dd4 	.word	0x08016dd4
 8000da0:	24000be4 	.word	0x24000be4
 8000da4:	24000be0 	.word	0x24000be0
 8000da8:	08016ddc 	.word	0x08016ddc
 8000dac:	08016de4 	.word	0x08016de4
 8000db0:	2400000c 	.word	0x2400000c
 8000db4:	08016dec 	.word	0x08016dec
 8000db8:	08016df8 	.word	0x08016df8
 8000dbc:	24000008 	.word	0x24000008
	}
	case 0x0E: {
		printf("Factor Down\n");
 8000dc0:	481e      	ldr	r0, [pc, #120]	; (8000e3c <HAL_UART_RxCpltCallback+0x7ec>)
 8000dc2:	f015 fb79 	bl	80164b8 <puts>
		if (cadence >= 6250){
 8000dc6:	4b1e      	ldr	r3, [pc, #120]	; (8000e40 <HAL_UART_RxCpltCallback+0x7f0>)
 8000dc8:	681b      	ldr	r3, [r3, #0]
 8000dca:	f641 0269 	movw	r2, #6249	; 0x1869
 8000dce:	4293      	cmp	r3, r2
 8000dd0:	d92e      	bls.n	8000e30 <HAL_UART_RxCpltCallback+0x7e0>
			cadence /= 2;
 8000dd2:	4b1b      	ldr	r3, [pc, #108]	; (8000e40 <HAL_UART_RxCpltCallback+0x7f0>)
 8000dd4:	681b      	ldr	r3, [r3, #0]
 8000dd6:	085b      	lsrs	r3, r3, #1
 8000dd8:	4a19      	ldr	r2, [pc, #100]	; (8000e40 <HAL_UART_RxCpltCallback+0x7f0>)
 8000dda:	6013      	str	r3, [r2, #0]
			TIM2->ARR = cadence;
 8000ddc:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000de0:	4b17      	ldr	r3, [pc, #92]	; (8000e40 <HAL_UART_RxCpltCallback+0x7f0>)
 8000de2:	681b      	ldr	r3, [r3, #0]
 8000de4:	62d3      	str	r3, [r2, #44]	; 0x2c
		}
		break;
 8000de6:	e023      	b.n	8000e30 <HAL_UART_RxCpltCallback+0x7e0>
	}
	case 0x1F: {
		printf("Exit STOP mode\n");
 8000de8:	4816      	ldr	r0, [pc, #88]	; (8000e44 <HAL_UART_RxCpltCallback+0x7f4>)
 8000dea:	f015 fb65 	bl	80164b8 <puts>
		// TODO: Exit stop mode
		break;
 8000dee:	e020      	b.n	8000e32 <HAL_UART_RxCpltCallback+0x7e2>
	}
	case 0x0F: {
		printf("Enter STOP mode\n");
 8000df0:	4815      	ldr	r0, [pc, #84]	; (8000e48 <HAL_UART_RxCpltCallback+0x7f8>)
 8000df2:	f015 fb61 	bl	80164b8 <puts>
		// TODO: Enter stop mode
		break;
 8000df6:	e01c      	b.n	8000e32 <HAL_UART_RxCpltCallback+0x7e2>
	}
	case 0xE0: {
		printf("Auto Init\n");
 8000df8:	4814      	ldr	r0, [pc, #80]	; (8000e4c <HAL_UART_RxCpltCallback+0x7fc>)
 8000dfa:	f015 fb5d 	bl	80164b8 <puts>
		xTaskResumeFromISR(GPIO_on_taskHandle);
 8000dfe:	4b14      	ldr	r3, [pc, #80]	; (8000e50 <HAL_UART_RxCpltCallback+0x800>)
 8000e00:	681b      	ldr	r3, [r3, #0]
 8000e02:	4618      	mov	r0, r3
 8000e04:	f013 fbc2 	bl	801458c <xTaskResumeFromISR>
		break;
 8000e08:	e013      	b.n	8000e32 <HAL_UART_RxCpltCallback+0x7e2>
	}
	case 0xD0: {
		printf("Auto Deinit\n");
 8000e0a:	4812      	ldr	r0, [pc, #72]	; (8000e54 <HAL_UART_RxCpltCallback+0x804>)
 8000e0c:	f015 fb54 	bl	80164b8 <puts>
		xTaskResumeFromISR(GPIO_off_taskHandle);
 8000e10:	4b11      	ldr	r3, [pc, #68]	; (8000e58 <HAL_UART_RxCpltCallback+0x808>)
 8000e12:	681b      	ldr	r3, [r3, #0]
 8000e14:	4618      	mov	r0, r3
 8000e16:	f013 fbb9 	bl	801458c <xTaskResumeFromISR>
		break;
 8000e1a:	e00a      	b.n	8000e32 <HAL_UART_RxCpltCallback+0x7e2>
	}
	default:{
		printf("Unknown Command\n");
 8000e1c:	480f      	ldr	r0, [pc, #60]	; (8000e5c <HAL_UART_RxCpltCallback+0x80c>)
 8000e1e:	f015 fb4b 	bl	80164b8 <puts>
		break;
 8000e22:	e006      	b.n	8000e32 <HAL_UART_RxCpltCallback+0x7e2>
		break;
 8000e24:	bf00      	nop
 8000e26:	e004      	b.n	8000e32 <HAL_UART_RxCpltCallback+0x7e2>
		break;
 8000e28:	bf00      	nop
 8000e2a:	e002      	b.n	8000e32 <HAL_UART_RxCpltCallback+0x7e2>
		break;
 8000e2c:	bf00      	nop
 8000e2e:	e000      	b.n	8000e32 <HAL_UART_RxCpltCallback+0x7e2>
		break;
 8000e30:	bf00      	nop
	}
	}
}
 8000e32:	bf00      	nop
 8000e34:	3710      	adds	r7, #16
 8000e36:	46bd      	mov	sp, r7
 8000e38:	bd80      	pop	{r7, pc}
 8000e3a:	bf00      	nop
 8000e3c:	08016e04 	.word	0x08016e04
 8000e40:	24000008 	.word	0x24000008
 8000e44:	08016e10 	.word	0x08016e10
 8000e48:	08016e20 	.word	0x08016e20
 8000e4c:	08016e30 	.word	0x08016e30
 8000e50:	24000708 	.word	0x24000708
 8000e54:	08016e3c 	.word	0x08016e3c
 8000e58:	24000968 	.word	0x24000968
 8000e5c:	08016e48 	.word	0x08016e48

08000e60 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000e60:	b580      	push	{r7, lr}
 8000e62:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000e64:	f002 fd6e 	bl	8003944 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000e68:	f000 f8b6 	bl	8000fd8 <SystemClock_Config>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8000e6c:	f000 f932 	bl	80010d4 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000e70:	f000 fe8c 	bl	8001b8c <MX_GPIO_Init>
  MX_DMA_Init();
 8000e74:	f000 fe52 	bl	8001b1c <MX_DMA_Init>
  MX_TIM3_Init();
 8000e78:	f000 fdb6 	bl	80019e8 <MX_TIM3_Init>
  MX_USART1_UART_Init();
 8000e7c:	f000 fe02 	bl	8001a84 <MX_USART1_UART_Init>
  MX_I2C1_Init();
 8000e80:	f000 fb3e 	bl	8001500 <MX_I2C1_Init>
  MX_SPI2_Init();
 8000e84:	f000 fc34 	bl	80016f0 <MX_SPI2_Init>
  MX_TIM2_Init();
 8000e88:	f000 fd38 	bl	80018fc <MX_TIM2_Init>
  MX_TIM1_Init();
 8000e8c:	f000 fc88 	bl	80017a0 <MX_TIM1_Init>
  MX_ADC3_Init();
 8000e90:	f000 fa72 	bl	8001378 <MX_ADC3_Init>
  MX_ADC1_Init();
 8000e94:	f000 f94e 	bl	8001134 <MX_ADC1_Init>
  MX_DAC1_Init();
 8000e98:	f000 fb00 	bl	800149c <MX_DAC1_Init>
  MX_SPI1_Init();
 8000e9c:	f000 fbd0 	bl	8001640 <MX_SPI1_Init>
  MX_RTC_Init();
 8000ea0:	f000 fb70 	bl	8001584 <MX_RTC_Init>
  /* USER CODE BEGIN 2 */
	if (!handshake())
 8000ea4:	f001 f866 	bl	8001f74 <handshake>
 8000ea8:	4603      	mov	r3, r0
 8000eaa:	2b00      	cmp	r3, #0
 8000eac:	d101      	bne.n	8000eb2 <main+0x52>
	{
		Error_Handler();
 8000eae:	f001 fe33 	bl	8002b18 <Error_Handler>
	}


	HAL_TIM_OC_Start_IT(&htim1, TIM_CHANNEL_1);
 8000eb2:	2100      	movs	r1, #0
 8000eb4:	482d      	ldr	r0, [pc, #180]	; (8000f6c <main+0x10c>)
 8000eb6:	f00d fb21 	bl	800e4fc <HAL_TIM_OC_Start_IT>
	HAL_TIM_OC_Start_IT(&htim2, TIM_CHANNEL_1);
 8000eba:	2100      	movs	r1, #0
 8000ebc:	482c      	ldr	r0, [pc, #176]	; (8000f70 <main+0x110>)
 8000ebe:	f00d fb1d 	bl	800e4fc <HAL_TIM_OC_Start_IT>
	HAL_TIM_OC_Start_IT(&htim3, TIM_CHANNEL_1);
 8000ec2:	2100      	movs	r1, #0
 8000ec4:	482b      	ldr	r0, [pc, #172]	; (8000f74 <main+0x114>)
 8000ec6:	f00d fb19 	bl	800e4fc <HAL_TIM_OC_Start_IT>


  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000eca:	f011 fd11 	bl	80128f0 <osKernelInitialize>
	/* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* USER CODE BEGIN RTOS_QUEUES */
	/* add queues, ... */
  mid_MsgQueue = osMessageQueueNew(MSGQUEUE_OBJECTS, sizeof(packet_t), NULL);
 8000ece:	2200      	movs	r2, #0
 8000ed0:	2108      	movs	r1, #8
 8000ed2:	2010      	movs	r0, #16
 8000ed4:	f011 ff2e 	bl	8012d34 <osMessageQueueNew>
 8000ed8:	4603      	mov	r3, r0
 8000eda:	4a27      	ldr	r2, [pc, #156]	; (8000f78 <main+0x118>)
 8000edc:	6013      	str	r3, [r2, #0]

  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of PMT_task */
  PMT_taskHandle = osThreadNew(PMT_init, NULL, &PMT_task_attributes);
 8000ede:	4a27      	ldr	r2, [pc, #156]	; (8000f7c <main+0x11c>)
 8000ee0:	2100      	movs	r1, #0
 8000ee2:	4827      	ldr	r0, [pc, #156]	; (8000f80 <main+0x120>)
 8000ee4:	f011 fd4e 	bl	8012984 <osThreadNew>
 8000ee8:	4603      	mov	r3, r0
 8000eea:	4a26      	ldr	r2, [pc, #152]	; (8000f84 <main+0x124>)
 8000eec:	6013      	str	r3, [r2, #0]

  /* creation of ERPA_task */
  ERPA_taskHandle = osThreadNew(ERPA_init, NULL, &ERPA_task_attributes);
 8000eee:	4a26      	ldr	r2, [pc, #152]	; (8000f88 <main+0x128>)
 8000ef0:	2100      	movs	r1, #0
 8000ef2:	4826      	ldr	r0, [pc, #152]	; (8000f8c <main+0x12c>)
 8000ef4:	f011 fd46 	bl	8012984 <osThreadNew>
 8000ef8:	4603      	mov	r3, r0
 8000efa:	4a25      	ldr	r2, [pc, #148]	; (8000f90 <main+0x130>)
 8000efc:	6013      	str	r3, [r2, #0]

  /* creation of HK_task */
  HK_taskHandle = osThreadNew(HK_init, NULL, &HK_task_attributes);
 8000efe:	4a25      	ldr	r2, [pc, #148]	; (8000f94 <main+0x134>)
 8000f00:	2100      	movs	r1, #0
 8000f02:	4825      	ldr	r0, [pc, #148]	; (8000f98 <main+0x138>)
 8000f04:	f011 fd3e 	bl	8012984 <osThreadNew>
 8000f08:	4603      	mov	r3, r0
 8000f0a:	4a24      	ldr	r2, [pc, #144]	; (8000f9c <main+0x13c>)
 8000f0c:	6013      	str	r3, [r2, #0]

  /* creation of UART_RX_task */
  UART_RX_taskHandle = osThreadNew(UART_RX_init, NULL, &UART_RX_task_attributes);
 8000f0e:	4a24      	ldr	r2, [pc, #144]	; (8000fa0 <main+0x140>)
 8000f10:	2100      	movs	r1, #0
 8000f12:	4824      	ldr	r0, [pc, #144]	; (8000fa4 <main+0x144>)
 8000f14:	f011 fd36 	bl	8012984 <osThreadNew>
 8000f18:	4603      	mov	r3, r0
 8000f1a:	4a23      	ldr	r2, [pc, #140]	; (8000fa8 <main+0x148>)
 8000f1c:	6013      	str	r3, [r2, #0]

  /* creation of GPIO_on_task */
  GPIO_on_taskHandle = osThreadNew(GPIO_on_init, NULL, &GPIO_on_task_attributes);
 8000f1e:	4a23      	ldr	r2, [pc, #140]	; (8000fac <main+0x14c>)
 8000f20:	2100      	movs	r1, #0
 8000f22:	4823      	ldr	r0, [pc, #140]	; (8000fb0 <main+0x150>)
 8000f24:	f011 fd2e 	bl	8012984 <osThreadNew>
 8000f28:	4603      	mov	r3, r0
 8000f2a:	4a22      	ldr	r2, [pc, #136]	; (8000fb4 <main+0x154>)
 8000f2c:	6013      	str	r3, [r2, #0]

  /* creation of GPIO_off_task */
  GPIO_off_taskHandle = osThreadNew(GPIO_off_init, NULL, &GPIO_off_task_attributes);
 8000f2e:	4a22      	ldr	r2, [pc, #136]	; (8000fb8 <main+0x158>)
 8000f30:	2100      	movs	r1, #0
 8000f32:	4822      	ldr	r0, [pc, #136]	; (8000fbc <main+0x15c>)
 8000f34:	f011 fd26 	bl	8012984 <osThreadNew>
 8000f38:	4603      	mov	r3, r0
 8000f3a:	4a21      	ldr	r2, [pc, #132]	; (8000fc0 <main+0x160>)
 8000f3c:	6013      	str	r3, [r2, #0]

  /* creation of UART_TX_task */
  UART_TX_taskHandle = osThreadNew(UART_TX_init, NULL, &UART_TX_task_attributes);
 8000f3e:	4a21      	ldr	r2, [pc, #132]	; (8000fc4 <main+0x164>)
 8000f40:	2100      	movs	r1, #0
 8000f42:	4821      	ldr	r0, [pc, #132]	; (8000fc8 <main+0x168>)
 8000f44:	f011 fd1e 	bl	8012984 <osThreadNew>
 8000f48:	4603      	mov	r3, r0
 8000f4a:	4a20      	ldr	r2, [pc, #128]	; (8000fcc <main+0x16c>)
 8000f4c:	6013      	str	r3, [r2, #0]
	/* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* USER CODE BEGIN RTOS_EVENTS */
	/* add events, ... */
	event_flags = osEventFlagsNew(NULL);
 8000f4e:	2000      	movs	r0, #0
 8000f50:	f011 fe06 	bl	8012b60 <osEventFlagsNew>
 8000f54:	4603      	mov	r3, r0
 8000f56:	4a1e      	ldr	r2, [pc, #120]	; (8000fd0 <main+0x170>)
 8000f58:	6013      	str	r3, [r2, #0]
	system_setup();
 8000f5a:	f001 f899 	bl	8002090 <system_setup>
	printf("Starting kernal...\n");
 8000f5e:	481d      	ldr	r0, [pc, #116]	; (8000fd4 <main+0x174>)
 8000f60:	f015 faaa 	bl	80164b8 <puts>

  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000f64:	f011 fce8 	bl	8012938 <osKernelStart>
  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
 8000f68:	e7fe      	b.n	8000f68 <main+0x108>
 8000f6a:	bf00      	nop
 8000f6c:	24000508 	.word	0x24000508
 8000f70:	24000554 	.word	0x24000554
 8000f74:	240005a0 	.word	0x240005a0
 8000f78:	24000bcc 	.word	0x24000bcc
 8000f7c:	08016ea4 	.word	0x08016ea4
 8000f80:	08002805 	.word	0x08002805
 8000f84:	240006f8 	.word	0x240006f8
 8000f88:	08016ec8 	.word	0x08016ec8
 8000f8c:	08002849 	.word	0x08002849
 8000f90:	240006fc 	.word	0x240006fc
 8000f94:	08016eec 	.word	0x08016eec
 8000f98:	0800288d 	.word	0x0800288d
 8000f9c:	24000700 	.word	0x24000700
 8000fa0:	08016f10 	.word	0x08016f10
 8000fa4:	080028d1 	.word	0x080028d1
 8000fa8:	24000704 	.word	0x24000704
 8000fac:	08016f34 	.word	0x08016f34
 8000fb0:	080028f5 	.word	0x080028f5
 8000fb4:	24000708 	.word	0x24000708
 8000fb8:	08016f58 	.word	0x08016f58
 8000fbc:	0800299d 	.word	0x0800299d
 8000fc0:	24000968 	.word	0x24000968
 8000fc4:	08016f7c 	.word	0x08016f7c
 8000fc8:	08002a45 	.word	0x08002a45
 8000fcc:	24000bc8 	.word	0x24000bc8
 8000fd0:	24000be8 	.word	0x24000be8
 8000fd4:	08016e58 	.word	0x08016e58

08000fd8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	b09c      	sub	sp, #112	; 0x70
 8000fdc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000fde:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000fe2:	224c      	movs	r2, #76	; 0x4c
 8000fe4:	2100      	movs	r1, #0
 8000fe6:	4618      	mov	r0, r3
 8000fe8:	f015 f910 	bl	801620c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000fec:	1d3b      	adds	r3, r7, #4
 8000fee:	2220      	movs	r2, #32
 8000ff0:	2100      	movs	r1, #0
 8000ff2:	4618      	mov	r0, r3
 8000ff4:	f015 f90a 	bl	801620c <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000ff8:	2002      	movs	r0, #2
 8000ffa:	f008 fc45 	bl	8009888 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000ffe:	2300      	movs	r3, #0
 8001000:	603b      	str	r3, [r7, #0]
 8001002:	4b32      	ldr	r3, [pc, #200]	; (80010cc <SystemClock_Config+0xf4>)
 8001004:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001006:	4a31      	ldr	r2, [pc, #196]	; (80010cc <SystemClock_Config+0xf4>)
 8001008:	f023 0301 	bic.w	r3, r3, #1
 800100c:	62d3      	str	r3, [r2, #44]	; 0x2c
 800100e:	4b2f      	ldr	r3, [pc, #188]	; (80010cc <SystemClock_Config+0xf4>)
 8001010:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001012:	f003 0301 	and.w	r3, r3, #1
 8001016:	603b      	str	r3, [r7, #0]
 8001018:	4b2d      	ldr	r3, [pc, #180]	; (80010d0 <SystemClock_Config+0xf8>)
 800101a:	699b      	ldr	r3, [r3, #24]
 800101c:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001020:	4a2b      	ldr	r2, [pc, #172]	; (80010d0 <SystemClock_Config+0xf8>)
 8001022:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001026:	6193      	str	r3, [r2, #24]
 8001028:	4b29      	ldr	r3, [pc, #164]	; (80010d0 <SystemClock_Config+0xf8>)
 800102a:	699b      	ldr	r3, [r3, #24]
 800102c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001030:	603b      	str	r3, [r7, #0]
 8001032:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8001034:	bf00      	nop
 8001036:	4b26      	ldr	r3, [pc, #152]	; (80010d0 <SystemClock_Config+0xf8>)
 8001038:	699b      	ldr	r3, [r3, #24]
 800103a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800103e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001042:	d1f8      	bne.n	8001036 <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8001044:	2309      	movs	r3, #9
 8001046:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001048:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800104c:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800104e:	2301      	movs	r3, #1
 8001050:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001052:	2302      	movs	r3, #2
 8001054:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001056:	2302      	movs	r3, #2
 8001058:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 800105a:	2304      	movs	r3, #4
 800105c:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 32;
 800105e:	2320      	movs	r3, #32
 8001060:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = 4;
 8001062:	2304      	movs	r3, #4
 8001064:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001066:	2304      	movs	r3, #4
 8001068:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 800106a:	2302      	movs	r3, #2
 800106c:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
 800106e:	2308      	movs	r3, #8
 8001070:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8001072:	2300      	movs	r3, #0
 8001074:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8001076:	2300      	movs	r3, #0
 8001078:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800107a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800107e:	4618      	mov	r0, r3
 8001080:	f008 fc3c 	bl	80098fc <HAL_RCC_OscConfig>
 8001084:	4603      	mov	r3, r0
 8001086:	2b00      	cmp	r3, #0
 8001088:	d001      	beq.n	800108e <SystemClock_Config+0xb6>
  {
    Error_Handler();
 800108a:	f001 fd45 	bl	8002b18 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800108e:	233f      	movs	r3, #63	; 0x3f
 8001090:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001092:	2303      	movs	r3, #3
 8001094:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8001096:	2300      	movs	r3, #0
 8001098:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 800109a:	2300      	movs	r3, #0
 800109c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 800109e:	2340      	movs	r3, #64	; 0x40
 80010a0:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 80010a2:	2340      	movs	r3, #64	; 0x40
 80010a4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 80010a6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80010aa:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 80010ac:	2340      	movs	r3, #64	; 0x40
 80010ae:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80010b0:	1d3b      	adds	r3, r7, #4
 80010b2:	2101      	movs	r1, #1
 80010b4:	4618      	mov	r0, r3
 80010b6:	f009 f87b 	bl	800a1b0 <HAL_RCC_ClockConfig>
 80010ba:	4603      	mov	r3, r0
 80010bc:	2b00      	cmp	r3, #0
 80010be:	d001      	beq.n	80010c4 <SystemClock_Config+0xec>
  {
    Error_Handler();
 80010c0:	f001 fd2a 	bl	8002b18 <Error_Handler>
  }
}
 80010c4:	bf00      	nop
 80010c6:	3770      	adds	r7, #112	; 0x70
 80010c8:	46bd      	mov	sp, r7
 80010ca:	bd80      	pop	{r7, pc}
 80010cc:	58000400 	.word	0x58000400
 80010d0:	58024800 	.word	0x58024800

080010d4 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 80010d4:	b580      	push	{r7, lr}
 80010d6:	b0b0      	sub	sp, #192	; 0xc0
 80010d8:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80010da:	463b      	mov	r3, r7
 80010dc:	22c0      	movs	r2, #192	; 0xc0
 80010de:	2100      	movs	r1, #0
 80010e0:	4618      	mov	r0, r3
 80010e2:	f015 f893 	bl	801620c <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80010e6:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 80010ea:	f04f 0300 	mov.w	r3, #0
 80010ee:	e9c7 2300 	strd	r2, r3, [r7]
  PeriphClkInitStruct.PLL2.PLL2M = 4;
 80010f2:	2304      	movs	r3, #4
 80010f4:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.PLL2.PLL2N = 32;
 80010f6:	2320      	movs	r3, #32
 80010f8:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLL2.PLL2P = 8;
 80010fa:	2308      	movs	r3, #8
 80010fc:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLL2.PLL2Q = 4;
 80010fe:	2304      	movs	r3, #4
 8001100:	617b      	str	r3, [r7, #20]
  PeriphClkInitStruct.PLL2.PLL2R = 2;
 8001102:	2302      	movs	r3, #2
 8001104:	61bb      	str	r3, [r7, #24]
  PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_2;
 8001106:	2380      	movs	r3, #128	; 0x80
 8001108:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
 800110a:	2300      	movs	r3, #0
 800110c:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 800110e:	2300      	movs	r3, #0
 8001110:	627b      	str	r3, [r7, #36]	; 0x24
  PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 8001112:	2300      	movs	r3, #0
 8001114:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001118:	463b      	mov	r3, r7
 800111a:	4618      	mov	r0, r3
 800111c:	f009 fc16 	bl	800a94c <HAL_RCCEx_PeriphCLKConfig>
 8001120:	4603      	mov	r3, r0
 8001122:	2b00      	cmp	r3, #0
 8001124:	d001      	beq.n	800112a <PeriphCommonClock_Config+0x56>
  {
    Error_Handler();
 8001126:	f001 fcf7 	bl	8002b18 <Error_Handler>
  }
}
 800112a:	bf00      	nop
 800112c:	37c0      	adds	r7, #192	; 0xc0
 800112e:	46bd      	mov	sp, r7
 8001130:	bd80      	pop	{r7, pc}
	...

08001134 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001134:	b580      	push	{r7, lr}
 8001136:	b08a      	sub	sp, #40	; 0x28
 8001138:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800113a:	f107 031c 	add.w	r3, r7, #28
 800113e:	2200      	movs	r2, #0
 8001140:	601a      	str	r2, [r3, #0]
 8001142:	605a      	str	r2, [r3, #4]
 8001144:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8001146:	463b      	mov	r3, r7
 8001148:	2200      	movs	r2, #0
 800114a:	601a      	str	r2, [r3, #0]
 800114c:	605a      	str	r2, [r3, #4]
 800114e:	609a      	str	r2, [r3, #8]
 8001150:	60da      	str	r2, [r3, #12]
 8001152:	611a      	str	r2, [r3, #16]
 8001154:	615a      	str	r2, [r3, #20]
 8001156:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001158:	4b7a      	ldr	r3, [pc, #488]	; (8001344 <MX_ADC1_Init+0x210>)
 800115a:	4a7b      	ldr	r2, [pc, #492]	; (8001348 <MX_ADC1_Init+0x214>)
 800115c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 800115e:	4b79      	ldr	r3, [pc, #484]	; (8001344 <MX_ADC1_Init+0x210>)
 8001160:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8001164:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001166:	4b77      	ldr	r3, [pc, #476]	; (8001344 <MX_ADC1_Init+0x210>)
 8001168:	2208      	movs	r2, #8
 800116a:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800116c:	4b75      	ldr	r3, [pc, #468]	; (8001344 <MX_ADC1_Init+0x210>)
 800116e:	2201      	movs	r2, #1
 8001170:	60da      	str	r2, [r3, #12]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001172:	4b74      	ldr	r3, [pc, #464]	; (8001344 <MX_ADC1_Init+0x210>)
 8001174:	2204      	movs	r2, #4
 8001176:	611a      	str	r2, [r3, #16]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001178:	4b72      	ldr	r3, [pc, #456]	; (8001344 <MX_ADC1_Init+0x210>)
 800117a:	2200      	movs	r2, #0
 800117c:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800117e:	4b71      	ldr	r3, [pc, #452]	; (8001344 <MX_ADC1_Init+0x210>)
 8001180:	2201      	movs	r2, #1
 8001182:	755a      	strb	r2, [r3, #21]
  hadc1.Init.NbrOfConversion = 11;
 8001184:	4b6f      	ldr	r3, [pc, #444]	; (8001344 <MX_ADC1_Init+0x210>)
 8001186:	220b      	movs	r2, #11
 8001188:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800118a:	4b6e      	ldr	r3, [pc, #440]	; (8001344 <MX_ADC1_Init+0x210>)
 800118c:	2200      	movs	r2, #0
 800118e:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001190:	4b6c      	ldr	r3, [pc, #432]	; (8001344 <MX_ADC1_Init+0x210>)
 8001192:	2200      	movs	r2, #0
 8001194:	625a      	str	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001196:	4b6b      	ldr	r3, [pc, #428]	; (8001344 <MX_ADC1_Init+0x210>)
 8001198:	2200      	movs	r2, #0
 800119a:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_CIRCULAR;
 800119c:	4b69      	ldr	r3, [pc, #420]	; (8001344 <MX_ADC1_Init+0x210>)
 800119e:	2203      	movs	r2, #3
 80011a0:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 80011a2:	4b68      	ldr	r3, [pc, #416]	; (8001344 <MX_ADC1_Init+0x210>)
 80011a4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80011a8:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 80011aa:	4b66      	ldr	r3, [pc, #408]	; (8001344 <MX_ADC1_Init+0x210>)
 80011ac:	2200      	movs	r2, #0
 80011ae:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 80011b0:	4b64      	ldr	r3, [pc, #400]	; (8001344 <MX_ADC1_Init+0x210>)
 80011b2:	2200      	movs	r2, #0
 80011b4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80011b8:	4862      	ldr	r0, [pc, #392]	; (8001344 <MX_ADC1_Init+0x210>)
 80011ba:	f002 fe4f 	bl	8003e5c <HAL_ADC_Init>
 80011be:	4603      	mov	r3, r0
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	d001      	beq.n	80011c8 <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 80011c4:	f001 fca8 	bl	8002b18 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80011c8:	2300      	movs	r3, #0
 80011ca:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80011cc:	f107 031c 	add.w	r3, r7, #28
 80011d0:	4619      	mov	r1, r3
 80011d2:	485c      	ldr	r0, [pc, #368]	; (8001344 <MX_ADC1_Init+0x210>)
 80011d4:	f003 ff6a 	bl	80050ac <HAL_ADCEx_MultiModeConfigChannel>
 80011d8:	4603      	mov	r3, r0
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d001      	beq.n	80011e2 <MX_ADC1_Init+0xae>
  {
    Error_Handler();
 80011de:	f001 fc9b 	bl	8002b18 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 80011e2:	4b5a      	ldr	r3, [pc, #360]	; (800134c <MX_ADC1_Init+0x218>)
 80011e4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80011e6:	2306      	movs	r3, #6
 80011e8:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_810CYCLES_5;
 80011ea:	2307      	movs	r3, #7
 80011ec:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80011ee:	f240 73ff 	movw	r3, #2047	; 0x7ff
 80011f2:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80011f4:	2304      	movs	r3, #4
 80011f6:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 80011f8:	2300      	movs	r3, #0
 80011fa:	617b      	str	r3, [r7, #20]
  sConfig.OffsetSignedSaturation = DISABLE;
 80011fc:	2300      	movs	r3, #0
 80011fe:	767b      	strb	r3, [r7, #25]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001200:	463b      	mov	r3, r7
 8001202:	4619      	mov	r1, r3
 8001204:	484f      	ldr	r0, [pc, #316]	; (8001344 <MX_ADC1_Init+0x210>)
 8001206:	f003 f8ad 	bl	8004364 <HAL_ADC_ConfigChannel>
 800120a:	4603      	mov	r3, r0
 800120c:	2b00      	cmp	r3, #0
 800120e:	d001      	beq.n	8001214 <MX_ADC1_Init+0xe0>
  {
    Error_Handler();
 8001210:	f001 fc82 	bl	8002b18 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8001214:	4b4e      	ldr	r3, [pc, #312]	; (8001350 <MX_ADC1_Init+0x21c>)
 8001216:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8001218:	230c      	movs	r3, #12
 800121a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800121c:	463b      	mov	r3, r7
 800121e:	4619      	mov	r1, r3
 8001220:	4848      	ldr	r0, [pc, #288]	; (8001344 <MX_ADC1_Init+0x210>)
 8001222:	f003 f89f 	bl	8004364 <HAL_ADC_ConfigChannel>
 8001226:	4603      	mov	r3, r0
 8001228:	2b00      	cmp	r3, #0
 800122a:	d001      	beq.n	8001230 <MX_ADC1_Init+0xfc>
  {
    Error_Handler();
 800122c:	f001 fc74 	bl	8002b18 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8001230:	4b48      	ldr	r3, [pc, #288]	; (8001354 <MX_ADC1_Init+0x220>)
 8001232:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8001234:	2312      	movs	r3, #18
 8001236:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001238:	463b      	mov	r3, r7
 800123a:	4619      	mov	r1, r3
 800123c:	4841      	ldr	r0, [pc, #260]	; (8001344 <MX_ADC1_Init+0x210>)
 800123e:	f003 f891 	bl	8004364 <HAL_ADC_ConfigChannel>
 8001242:	4603      	mov	r3, r0
 8001244:	2b00      	cmp	r3, #0
 8001246:	d001      	beq.n	800124c <MX_ADC1_Init+0x118>
  {
    Error_Handler();
 8001248:	f001 fc66 	bl	8002b18 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 800124c:	4b42      	ldr	r3, [pc, #264]	; (8001358 <MX_ADC1_Init+0x224>)
 800124e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8001250:	2318      	movs	r3, #24
 8001252:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001254:	463b      	mov	r3, r7
 8001256:	4619      	mov	r1, r3
 8001258:	483a      	ldr	r0, [pc, #232]	; (8001344 <MX_ADC1_Init+0x210>)
 800125a:	f003 f883 	bl	8004364 <HAL_ADC_ConfigChannel>
 800125e:	4603      	mov	r3, r0
 8001260:	2b00      	cmp	r3, #0
 8001262:	d001      	beq.n	8001268 <MX_ADC1_Init+0x134>
  {
    Error_Handler();
 8001264:	f001 fc58 	bl	8002b18 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8001268:	4b3c      	ldr	r3, [pc, #240]	; (800135c <MX_ADC1_Init+0x228>)
 800126a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 800126c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001270:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001272:	463b      	mov	r3, r7
 8001274:	4619      	mov	r1, r3
 8001276:	4833      	ldr	r0, [pc, #204]	; (8001344 <MX_ADC1_Init+0x210>)
 8001278:	f003 f874 	bl	8004364 <HAL_ADC_ConfigChannel>
 800127c:	4603      	mov	r3, r0
 800127e:	2b00      	cmp	r3, #0
 8001280:	d001      	beq.n	8001286 <MX_ADC1_Init+0x152>
  {
    Error_Handler();
 8001282:	f001 fc49 	bl	8002b18 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8001286:	4b36      	ldr	r3, [pc, #216]	; (8001360 <MX_ADC1_Init+0x22c>)
 8001288:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_6;
 800128a:	f44f 7383 	mov.w	r3, #262	; 0x106
 800128e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001290:	463b      	mov	r3, r7
 8001292:	4619      	mov	r1, r3
 8001294:	482b      	ldr	r0, [pc, #172]	; (8001344 <MX_ADC1_Init+0x210>)
 8001296:	f003 f865 	bl	8004364 <HAL_ADC_ConfigChannel>
 800129a:	4603      	mov	r3, r0
 800129c:	2b00      	cmp	r3, #0
 800129e:	d001      	beq.n	80012a4 <MX_ADC1_Init+0x170>
  {
    Error_Handler();
 80012a0:	f001 fc3a 	bl	8002b18 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_10;
 80012a4:	4b2f      	ldr	r3, [pc, #188]	; (8001364 <MX_ADC1_Init+0x230>)
 80012a6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_7;
 80012a8:	f44f 7386 	mov.w	r3, #268	; 0x10c
 80012ac:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80012ae:	463b      	mov	r3, r7
 80012b0:	4619      	mov	r1, r3
 80012b2:	4824      	ldr	r0, [pc, #144]	; (8001344 <MX_ADC1_Init+0x210>)
 80012b4:	f003 f856 	bl	8004364 <HAL_ADC_ConfigChannel>
 80012b8:	4603      	mov	r3, r0
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d001      	beq.n	80012c2 <MX_ADC1_Init+0x18e>
  {
    Error_Handler();
 80012be:	f001 fc2b 	bl	8002b18 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_11;
 80012c2:	4b29      	ldr	r3, [pc, #164]	; (8001368 <MX_ADC1_Init+0x234>)
 80012c4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_8;
 80012c6:	f44f 7389 	mov.w	r3, #274	; 0x112
 80012ca:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80012cc:	463b      	mov	r3, r7
 80012ce:	4619      	mov	r1, r3
 80012d0:	481c      	ldr	r0, [pc, #112]	; (8001344 <MX_ADC1_Init+0x210>)
 80012d2:	f003 f847 	bl	8004364 <HAL_ADC_ConfigChannel>
 80012d6:	4603      	mov	r3, r0
 80012d8:	2b00      	cmp	r3, #0
 80012da:	d001      	beq.n	80012e0 <MX_ADC1_Init+0x1ac>
  {
    Error_Handler();
 80012dc:	f001 fc1c 	bl	8002b18 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_14;
 80012e0:	4b22      	ldr	r3, [pc, #136]	; (800136c <MX_ADC1_Init+0x238>)
 80012e2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_9;
 80012e4:	f44f 738c 	mov.w	r3, #280	; 0x118
 80012e8:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80012ea:	463b      	mov	r3, r7
 80012ec:	4619      	mov	r1, r3
 80012ee:	4815      	ldr	r0, [pc, #84]	; (8001344 <MX_ADC1_Init+0x210>)
 80012f0:	f003 f838 	bl	8004364 <HAL_ADC_ConfigChannel>
 80012f4:	4603      	mov	r3, r0
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d001      	beq.n	80012fe <MX_ADC1_Init+0x1ca>
  {
    Error_Handler();
 80012fa:	f001 fc0d 	bl	8002b18 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_15;
 80012fe:	4b1c      	ldr	r3, [pc, #112]	; (8001370 <MX_ADC1_Init+0x23c>)
 8001300:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_10;
 8001302:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001306:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001308:	463b      	mov	r3, r7
 800130a:	4619      	mov	r1, r3
 800130c:	480d      	ldr	r0, [pc, #52]	; (8001344 <MX_ADC1_Init+0x210>)
 800130e:	f003 f829 	bl	8004364 <HAL_ADC_ConfigChannel>
 8001312:	4603      	mov	r3, r0
 8001314:	2b00      	cmp	r3, #0
 8001316:	d001      	beq.n	800131c <MX_ADC1_Init+0x1e8>
  {
    Error_Handler();
 8001318:	f001 fbfe 	bl	8002b18 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_17;
 800131c:	4b15      	ldr	r3, [pc, #84]	; (8001374 <MX_ADC1_Init+0x240>)
 800131e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_11;
 8001320:	f240 2306 	movw	r3, #518	; 0x206
 8001324:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001326:	463b      	mov	r3, r7
 8001328:	4619      	mov	r1, r3
 800132a:	4806      	ldr	r0, [pc, #24]	; (8001344 <MX_ADC1_Init+0x210>)
 800132c:	f003 f81a 	bl	8004364 <HAL_ADC_ConfigChannel>
 8001330:	4603      	mov	r3, r0
 8001332:	2b00      	cmp	r3, #0
 8001334:	d001      	beq.n	800133a <MX_ADC1_Init+0x206>
  {
    Error_Handler();
 8001336:	f001 fbef 	bl	8002b18 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800133a:	bf00      	nop
 800133c:	3728      	adds	r7, #40	; 0x28
 800133e:	46bd      	mov	sp, r7
 8001340:	bd80      	pop	{r7, pc}
 8001342:	bf00      	nop
 8001344:	2400013c 	.word	0x2400013c
 8001348:	40022000 	.word	0x40022000
 800134c:	0c900008 	.word	0x0c900008
 8001350:	10c00010 	.word	0x10c00010
 8001354:	14f00020 	.word	0x14f00020
 8001358:	1d500080 	.word	0x1d500080
 800135c:	21800100 	.word	0x21800100
 8001360:	25b00200 	.word	0x25b00200
 8001364:	2a000400 	.word	0x2a000400
 8001368:	2e300800 	.word	0x2e300800
 800136c:	3ac04000 	.word	0x3ac04000
 8001370:	3ef08000 	.word	0x3ef08000
 8001374:	47520000 	.word	0x47520000

08001378 <MX_ADC3_Init>:
  * @brief ADC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC3_Init(void)
{
 8001378:	b580      	push	{r7, lr}
 800137a:	b088      	sub	sp, #32
 800137c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800137e:	1d3b      	adds	r3, r7, #4
 8001380:	2200      	movs	r2, #0
 8001382:	601a      	str	r2, [r3, #0]
 8001384:	605a      	str	r2, [r3, #4]
 8001386:	609a      	str	r2, [r3, #8]
 8001388:	60da      	str	r2, [r3, #12]
 800138a:	611a      	str	r2, [r3, #16]
 800138c:	615a      	str	r2, [r3, #20]
 800138e:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC3_Init 1 */

  /** Common config
  */
  hadc3.Instance = ADC3;
 8001390:	4b3d      	ldr	r3, [pc, #244]	; (8001488 <MX_ADC3_Init+0x110>)
 8001392:	4a3e      	ldr	r2, [pc, #248]	; (800148c <MX_ADC3_Init+0x114>)
 8001394:	601a      	str	r2, [r3, #0]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 8001396:	4b3c      	ldr	r3, [pc, #240]	; (8001488 <MX_ADC3_Init+0x110>)
 8001398:	2208      	movs	r2, #8
 800139a:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800139c:	4b3a      	ldr	r3, [pc, #232]	; (8001488 <MX_ADC3_Init+0x110>)
 800139e:	2201      	movs	r2, #1
 80013a0:	60da      	str	r2, [r3, #12]
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80013a2:	4b39      	ldr	r3, [pc, #228]	; (8001488 <MX_ADC3_Init+0x110>)
 80013a4:	2204      	movs	r2, #4
 80013a6:	611a      	str	r2, [r3, #16]
  hadc3.Init.LowPowerAutoWait = DISABLE;
 80013a8:	4b37      	ldr	r3, [pc, #220]	; (8001488 <MX_ADC3_Init+0x110>)
 80013aa:	2200      	movs	r2, #0
 80013ac:	751a      	strb	r2, [r3, #20]
  hadc3.Init.ContinuousConvMode = ENABLE;
 80013ae:	4b36      	ldr	r3, [pc, #216]	; (8001488 <MX_ADC3_Init+0x110>)
 80013b0:	2201      	movs	r2, #1
 80013b2:	755a      	strb	r2, [r3, #21]
  hadc3.Init.NbrOfConversion = 4;
 80013b4:	4b34      	ldr	r3, [pc, #208]	; (8001488 <MX_ADC3_Init+0x110>)
 80013b6:	2204      	movs	r2, #4
 80013b8:	619a      	str	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 80013ba:	4b33      	ldr	r3, [pc, #204]	; (8001488 <MX_ADC3_Init+0x110>)
 80013bc:	2200      	movs	r2, #0
 80013be:	771a      	strb	r2, [r3, #28]
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80013c0:	4b31      	ldr	r3, [pc, #196]	; (8001488 <MX_ADC3_Init+0x110>)
 80013c2:	2200      	movs	r2, #0
 80013c4:	625a      	str	r2, [r3, #36]	; 0x24
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80013c6:	4b30      	ldr	r3, [pc, #192]	; (8001488 <MX_ADC3_Init+0x110>)
 80013c8:	2200      	movs	r2, #0
 80013ca:	629a      	str	r2, [r3, #40]	; 0x28
  hadc3.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_CIRCULAR;
 80013cc:	4b2e      	ldr	r3, [pc, #184]	; (8001488 <MX_ADC3_Init+0x110>)
 80013ce:	2203      	movs	r2, #3
 80013d0:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc3.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 80013d2:	4b2d      	ldr	r3, [pc, #180]	; (8001488 <MX_ADC3_Init+0x110>)
 80013d4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80013d8:	631a      	str	r2, [r3, #48]	; 0x30
  hadc3.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 80013da:	4b2b      	ldr	r3, [pc, #172]	; (8001488 <MX_ADC3_Init+0x110>)
 80013dc:	2200      	movs	r2, #0
 80013de:	635a      	str	r2, [r3, #52]	; 0x34
  hadc3.Init.OversamplingMode = DISABLE;
 80013e0:	4b29      	ldr	r3, [pc, #164]	; (8001488 <MX_ADC3_Init+0x110>)
 80013e2:	2200      	movs	r2, #0
 80013e4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 80013e8:	4827      	ldr	r0, [pc, #156]	; (8001488 <MX_ADC3_Init+0x110>)
 80013ea:	f002 fd37 	bl	8003e5c <HAL_ADC_Init>
 80013ee:	4603      	mov	r3, r0
 80013f0:	2b00      	cmp	r3, #0
 80013f2:	d001      	beq.n	80013f8 <MX_ADC3_Init+0x80>
  {
    Error_Handler();
 80013f4:	f001 fb90 	bl	8002b18 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 80013f8:	4b25      	ldr	r3, [pc, #148]	; (8001490 <MX_ADC3_Init+0x118>)
 80013fa:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80013fc:	2306      	movs	r3, #6
 80013fe:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_810CYCLES_5;
 8001400:	2307      	movs	r3, #7
 8001402:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001404:	f240 73ff 	movw	r3, #2047	; 0x7ff
 8001408:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800140a:	2304      	movs	r3, #4
 800140c:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 800140e:	2300      	movs	r3, #0
 8001410:	61bb      	str	r3, [r7, #24]
  sConfig.OffsetSignedSaturation = DISABLE;
 8001412:	2300      	movs	r3, #0
 8001414:	777b      	strb	r3, [r7, #29]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8001416:	1d3b      	adds	r3, r7, #4
 8001418:	4619      	mov	r1, r3
 800141a:	481b      	ldr	r0, [pc, #108]	; (8001488 <MX_ADC3_Init+0x110>)
 800141c:	f002 ffa2 	bl	8004364 <HAL_ADC_ConfigChannel>
 8001420:	4603      	mov	r3, r0
 8001422:	2b00      	cmp	r3, #0
 8001424:	d001      	beq.n	800142a <MX_ADC3_Init+0xb2>
  {
    Error_Handler();
 8001426:	f001 fb77 	bl	8002b18 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 800142a:	4b1a      	ldr	r3, [pc, #104]	; (8001494 <MX_ADC3_Init+0x11c>)
 800142c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 800142e:	230c      	movs	r3, #12
 8001430:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8001432:	1d3b      	adds	r3, r7, #4
 8001434:	4619      	mov	r1, r3
 8001436:	4814      	ldr	r0, [pc, #80]	; (8001488 <MX_ADC3_Init+0x110>)
 8001438:	f002 ff94 	bl	8004364 <HAL_ADC_ConfigChannel>
 800143c:	4603      	mov	r3, r0
 800143e:	2b00      	cmp	r3, #0
 8001440:	d001      	beq.n	8001446 <MX_ADC3_Init+0xce>
  {
    Error_Handler();
 8001442:	f001 fb69 	bl	8002b18 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001446:	2301      	movs	r3, #1
 8001448:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 800144a:	2312      	movs	r3, #18
 800144c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 800144e:	1d3b      	adds	r3, r7, #4
 8001450:	4619      	mov	r1, r3
 8001452:	480d      	ldr	r0, [pc, #52]	; (8001488 <MX_ADC3_Init+0x110>)
 8001454:	f002 ff86 	bl	8004364 <HAL_ADC_ConfigChannel>
 8001458:	4603      	mov	r3, r0
 800145a:	2b00      	cmp	r3, #0
 800145c:	d001      	beq.n	8001462 <MX_ADC3_Init+0xea>
  {
    Error_Handler();
 800145e:	f001 fb5b 	bl	8002b18 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001462:	4b0d      	ldr	r3, [pc, #52]	; (8001498 <MX_ADC3_Init+0x120>)
 8001464:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8001466:	2318      	movs	r3, #24
 8001468:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 800146a:	1d3b      	adds	r3, r7, #4
 800146c:	4619      	mov	r1, r3
 800146e:	4806      	ldr	r0, [pc, #24]	; (8001488 <MX_ADC3_Init+0x110>)
 8001470:	f002 ff78 	bl	8004364 <HAL_ADC_ConfigChannel>
 8001474:	4603      	mov	r3, r0
 8001476:	2b00      	cmp	r3, #0
 8001478:	d001      	beq.n	800147e <MX_ADC3_Init+0x106>
  {
    Error_Handler();
 800147a:	f001 fb4d 	bl	8002b18 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 800147e:	bf00      	nop
 8001480:	3720      	adds	r7, #32
 8001482:	46bd      	mov	sp, r7
 8001484:	bd80      	pop	{r7, pc}
 8001486:	bf00      	nop
 8001488:	240001a0 	.word	0x240001a0
 800148c:	58026000 	.word	0x58026000
 8001490:	cb840000 	.word	0xcb840000
 8001494:	cfb80000 	.word	0xcfb80000
 8001498:	04300002 	.word	0x04300002

0800149c <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 800149c:	b580      	push	{r7, lr}
 800149e:	b08a      	sub	sp, #40	; 0x28
 80014a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 80014a2:	1d3b      	adds	r3, r7, #4
 80014a4:	2224      	movs	r2, #36	; 0x24
 80014a6:	2100      	movs	r1, #0
 80014a8:	4618      	mov	r0, r3
 80014aa:	f014 feaf 	bl	801620c <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 80014ae:	4b12      	ldr	r3, [pc, #72]	; (80014f8 <MX_DAC1_Init+0x5c>)
 80014b0:	4a12      	ldr	r2, [pc, #72]	; (80014fc <MX_DAC1_Init+0x60>)
 80014b2:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 80014b4:	4810      	ldr	r0, [pc, #64]	; (80014f8 <MX_DAC1_Init+0x5c>)
 80014b6:	f003 ffb7 	bl	8005428 <HAL_DAC_Init>
 80014ba:	4603      	mov	r3, r0
 80014bc:	2b00      	cmp	r3, #0
 80014be:	d001      	beq.n	80014c4 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 80014c0:	f001 fb2a 	bl	8002b18 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 80014c4:	2300      	movs	r3, #0
 80014c6:	607b      	str	r3, [r7, #4]
  sConfig.DAC_Trigger = DAC_TRIGGER_T2_TRGO;
 80014c8:	230a      	movs	r3, #10
 80014ca:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 80014cc:	2300      	movs	r3, #0
 80014ce:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 80014d0:	2301      	movs	r3, #1
 80014d2:	613b      	str	r3, [r7, #16]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 80014d4:	2300      	movs	r3, #0
 80014d6:	617b      	str	r3, [r7, #20]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80014d8:	1d3b      	adds	r3, r7, #4
 80014da:	2200      	movs	r2, #0
 80014dc:	4619      	mov	r1, r3
 80014de:	4806      	ldr	r0, [pc, #24]	; (80014f8 <MX_DAC1_Init+0x5c>)
 80014e0:	f004 f9d2 	bl	8005888 <HAL_DAC_ConfigChannel>
 80014e4:	4603      	mov	r3, r0
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d001      	beq.n	80014ee <MX_DAC1_Init+0x52>
  {
    Error_Handler();
 80014ea:	f001 fb15 	bl	8002b18 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 80014ee:	bf00      	nop
 80014f0:	3728      	adds	r7, #40	; 0x28
 80014f2:	46bd      	mov	sp, r7
 80014f4:	bd80      	pop	{r7, pc}
 80014f6:	bf00      	nop
 80014f8:	240002f4 	.word	0x240002f4
 80014fc:	40007400 	.word	0x40007400

08001500 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001500:	b580      	push	{r7, lr}
 8001502:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001504:	4b1c      	ldr	r3, [pc, #112]	; (8001578 <MX_I2C1_Init+0x78>)
 8001506:	4a1d      	ldr	r2, [pc, #116]	; (800157c <MX_I2C1_Init+0x7c>)
 8001508:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x0010030E;
 800150a:	4b1b      	ldr	r3, [pc, #108]	; (8001578 <MX_I2C1_Init+0x78>)
 800150c:	4a1c      	ldr	r2, [pc, #112]	; (8001580 <MX_I2C1_Init+0x80>)
 800150e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001510:	4b19      	ldr	r3, [pc, #100]	; (8001578 <MX_I2C1_Init+0x78>)
 8001512:	2200      	movs	r2, #0
 8001514:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001516:	4b18      	ldr	r3, [pc, #96]	; (8001578 <MX_I2C1_Init+0x78>)
 8001518:	2201      	movs	r2, #1
 800151a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800151c:	4b16      	ldr	r3, [pc, #88]	; (8001578 <MX_I2C1_Init+0x78>)
 800151e:	2200      	movs	r2, #0
 8001520:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001522:	4b15      	ldr	r3, [pc, #84]	; (8001578 <MX_I2C1_Init+0x78>)
 8001524:	2200      	movs	r2, #0
 8001526:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001528:	4b13      	ldr	r3, [pc, #76]	; (8001578 <MX_I2C1_Init+0x78>)
 800152a:	2200      	movs	r2, #0
 800152c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800152e:	4b12      	ldr	r3, [pc, #72]	; (8001578 <MX_I2C1_Init+0x78>)
 8001530:	2200      	movs	r2, #0
 8001532:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001534:	4b10      	ldr	r3, [pc, #64]	; (8001578 <MX_I2C1_Init+0x78>)
 8001536:	2200      	movs	r2, #0
 8001538:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800153a:	480f      	ldr	r0, [pc, #60]	; (8001578 <MX_I2C1_Init+0x78>)
 800153c:	f007 fb98 	bl	8008c70 <HAL_I2C_Init>
 8001540:	4603      	mov	r3, r0
 8001542:	2b00      	cmp	r3, #0
 8001544:	d001      	beq.n	800154a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001546:	f001 fae7 	bl	8002b18 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800154a:	2100      	movs	r1, #0
 800154c:	480a      	ldr	r0, [pc, #40]	; (8001578 <MX_I2C1_Init+0x78>)
 800154e:	f008 f8df 	bl	8009710 <HAL_I2CEx_ConfigAnalogFilter>
 8001552:	4603      	mov	r3, r0
 8001554:	2b00      	cmp	r3, #0
 8001556:	d001      	beq.n	800155c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001558:	f001 fade 	bl	8002b18 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800155c:	2100      	movs	r1, #0
 800155e:	4806      	ldr	r0, [pc, #24]	; (8001578 <MX_I2C1_Init+0x78>)
 8001560:	f008 f921 	bl	80097a6 <HAL_I2CEx_ConfigDigitalFilter>
 8001564:	4603      	mov	r3, r0
 8001566:	2b00      	cmp	r3, #0
 8001568:	d001      	beq.n	800156e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800156a:	f001 fad5 	bl	8002b18 <Error_Handler>
  }

  /** I2C Enable Fast Mode Plus
  */
  HAL_I2CEx_EnableFastModePlus(I2C_FASTMODEPLUS_I2C1);
 800156e:	2001      	movs	r0, #1
 8001570:	f008 f966 	bl	8009840 <HAL_I2CEx_EnableFastModePlus>
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001574:	bf00      	nop
 8001576:	bd80      	pop	{r7, pc}
 8001578:	24000380 	.word	0x24000380
 800157c:	40005400 	.word	0x40005400
 8001580:	0010030e 	.word	0x0010030e

08001584 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8001584:	b580      	push	{r7, lr}
 8001586:	b086      	sub	sp, #24
 8001588:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 800158a:	1d3b      	adds	r3, r7, #4
 800158c:	2200      	movs	r2, #0
 800158e:	601a      	str	r2, [r3, #0]
 8001590:	605a      	str	r2, [r3, #4]
 8001592:	609a      	str	r2, [r3, #8]
 8001594:	60da      	str	r2, [r3, #12]
 8001596:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8001598:	2300      	movs	r3, #0
 800159a:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 800159c:	4b26      	ldr	r3, [pc, #152]	; (8001638 <MX_RTC_Init+0xb4>)
 800159e:	4a27      	ldr	r2, [pc, #156]	; (800163c <MX_RTC_Init+0xb8>)
 80015a0:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80015a2:	4b25      	ldr	r3, [pc, #148]	; (8001638 <MX_RTC_Init+0xb4>)
 80015a4:	2200      	movs	r2, #0
 80015a6:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 32;
 80015a8:	4b23      	ldr	r3, [pc, #140]	; (8001638 <MX_RTC_Init+0xb4>)
 80015aa:	2220      	movs	r2, #32
 80015ac:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 1000;
 80015ae:	4b22      	ldr	r3, [pc, #136]	; (8001638 <MX_RTC_Init+0xb4>)
 80015b0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80015b4:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80015b6:	4b20      	ldr	r3, [pc, #128]	; (8001638 <MX_RTC_Init+0xb4>)
 80015b8:	2200      	movs	r2, #0
 80015ba:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80015bc:	4b1e      	ldr	r3, [pc, #120]	; (8001638 <MX_RTC_Init+0xb4>)
 80015be:	2200      	movs	r2, #0
 80015c0:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80015c2:	4b1d      	ldr	r3, [pc, #116]	; (8001638 <MX_RTC_Init+0xb4>)
 80015c4:	2200      	movs	r2, #0
 80015c6:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 80015c8:	4b1b      	ldr	r3, [pc, #108]	; (8001638 <MX_RTC_Init+0xb4>)
 80015ca:	2200      	movs	r2, #0
 80015cc:	615a      	str	r2, [r3, #20]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80015ce:	481a      	ldr	r0, [pc, #104]	; (8001638 <MX_RTC_Init+0xb4>)
 80015d0:	f00b feba 	bl	800d348 <HAL_RTC_Init>
 80015d4:	4603      	mov	r3, r0
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d001      	beq.n	80015de <MX_RTC_Init+0x5a>
  {
    Error_Handler();
 80015da:	f001 fa9d 	bl	8002b18 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 80015de:	2300      	movs	r3, #0
 80015e0:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 80015e2:	2300      	movs	r3, #0
 80015e4:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 80015e6:	2300      	movs	r3, #0
 80015e8:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80015ea:	2300      	movs	r3, #0
 80015ec:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80015ee:	2300      	movs	r3, #0
 80015f0:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 80015f2:	1d3b      	adds	r3, r7, #4
 80015f4:	2201      	movs	r2, #1
 80015f6:	4619      	mov	r1, r3
 80015f8:	480f      	ldr	r0, [pc, #60]	; (8001638 <MX_RTC_Init+0xb4>)
 80015fa:	f00b ff27 	bl	800d44c <HAL_RTC_SetTime>
 80015fe:	4603      	mov	r3, r0
 8001600:	2b00      	cmp	r3, #0
 8001602:	d001      	beq.n	8001608 <MX_RTC_Init+0x84>
  {
    Error_Handler();
 8001604:	f001 fa88 	bl	8002b18 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8001608:	2301      	movs	r3, #1
 800160a:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 800160c:	2301      	movs	r3, #1
 800160e:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x1;
 8001610:	2301      	movs	r3, #1
 8001612:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x0;
 8001614:	2300      	movs	r3, #0
 8001616:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8001618:	463b      	mov	r3, r7
 800161a:	2201      	movs	r2, #1
 800161c:	4619      	mov	r1, r3
 800161e:	4806      	ldr	r0, [pc, #24]	; (8001638 <MX_RTC_Init+0xb4>)
 8001620:	f00c f80e 	bl	800d640 <HAL_RTC_SetDate>
 8001624:	4603      	mov	r3, r0
 8001626:	2b00      	cmp	r3, #0
 8001628:	d001      	beq.n	800162e <MX_RTC_Init+0xaa>
  {
    Error_Handler();
 800162a:	f001 fa75 	bl	8002b18 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 800162e:	bf00      	nop
 8001630:	3718      	adds	r7, #24
 8001632:	46bd      	mov	sp, r7
 8001634:	bd80      	pop	{r7, pc}
 8001636:	bf00      	nop
 8001638:	240003d4 	.word	0x240003d4
 800163c:	58004000 	.word	0x58004000

08001640 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001640:	b580      	push	{r7, lr}
 8001642:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001644:	4b28      	ldr	r3, [pc, #160]	; (80016e8 <MX_SPI1_Init+0xa8>)
 8001646:	4a29      	ldr	r2, [pc, #164]	; (80016ec <MX_SPI1_Init+0xac>)
 8001648:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800164a:	4b27      	ldr	r3, [pc, #156]	; (80016e8 <MX_SPI1_Init+0xa8>)
 800164c:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8001650:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES_RXONLY;
 8001652:	4b25      	ldr	r3, [pc, #148]	; (80016e8 <MX_SPI1_Init+0xa8>)
 8001654:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8001658:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 800165a:	4b23      	ldr	r3, [pc, #140]	; (80016e8 <MX_SPI1_Init+0xa8>)
 800165c:	220f      	movs	r2, #15
 800165e:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001660:	4b21      	ldr	r3, [pc, #132]	; (80016e8 <MX_SPI1_Init+0xa8>)
 8001662:	2200      	movs	r2, #0
 8001664:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001666:	4b20      	ldr	r3, [pc, #128]	; (80016e8 <MX_SPI1_Init+0xa8>)
 8001668:	2200      	movs	r2, #0
 800166a:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800166c:	4b1e      	ldr	r3, [pc, #120]	; (80016e8 <MX_SPI1_Init+0xa8>)
 800166e:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8001672:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8001674:	4b1c      	ldr	r3, [pc, #112]	; (80016e8 <MX_SPI1_Init+0xa8>)
 8001676:	f04f 42e0 	mov.w	r2, #1879048192	; 0x70000000
 800167a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800167c:	4b1a      	ldr	r3, [pc, #104]	; (80016e8 <MX_SPI1_Init+0xa8>)
 800167e:	2200      	movs	r2, #0
 8001680:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001682:	4b19      	ldr	r3, [pc, #100]	; (80016e8 <MX_SPI1_Init+0xa8>)
 8001684:	2200      	movs	r2, #0
 8001686:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001688:	4b17      	ldr	r3, [pc, #92]	; (80016e8 <MX_SPI1_Init+0xa8>)
 800168a:	2200      	movs	r2, #0
 800168c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 0x0;
 800168e:	4b16      	ldr	r3, [pc, #88]	; (80016e8 <MX_SPI1_Init+0xa8>)
 8001690:	2200      	movs	r2, #0
 8001692:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001694:	4b14      	ldr	r3, [pc, #80]	; (80016e8 <MX_SPI1_Init+0xa8>)
 8001696:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800169a:	635a      	str	r2, [r3, #52]	; 0x34
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 800169c:	4b12      	ldr	r3, [pc, #72]	; (80016e8 <MX_SPI1_Init+0xa8>)
 800169e:	2200      	movs	r2, #0
 80016a0:	639a      	str	r2, [r3, #56]	; 0x38
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 80016a2:	4b11      	ldr	r3, [pc, #68]	; (80016e8 <MX_SPI1_Init+0xa8>)
 80016a4:	2200      	movs	r2, #0
 80016a6:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80016a8:	4b0f      	ldr	r3, [pc, #60]	; (80016e8 <MX_SPI1_Init+0xa8>)
 80016aa:	2200      	movs	r2, #0
 80016ac:	641a      	str	r2, [r3, #64]	; 0x40
  hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80016ae:	4b0e      	ldr	r3, [pc, #56]	; (80016e8 <MX_SPI1_Init+0xa8>)
 80016b0:	2200      	movs	r2, #0
 80016b2:	645a      	str	r2, [r3, #68]	; 0x44
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 80016b4:	4b0c      	ldr	r3, [pc, #48]	; (80016e8 <MX_SPI1_Init+0xa8>)
 80016b6:	2200      	movs	r2, #0
 80016b8:	649a      	str	r2, [r3, #72]	; 0x48
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 80016ba:	4b0b      	ldr	r3, [pc, #44]	; (80016e8 <MX_SPI1_Init+0xa8>)
 80016bc:	2200      	movs	r2, #0
 80016be:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 80016c0:	4b09      	ldr	r3, [pc, #36]	; (80016e8 <MX_SPI1_Init+0xa8>)
 80016c2:	2200      	movs	r2, #0
 80016c4:	651a      	str	r2, [r3, #80]	; 0x50
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 80016c6:	4b08      	ldr	r3, [pc, #32]	; (80016e8 <MX_SPI1_Init+0xa8>)
 80016c8:	2200      	movs	r2, #0
 80016ca:	655a      	str	r2, [r3, #84]	; 0x54
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 80016cc:	4b06      	ldr	r3, [pc, #24]	; (80016e8 <MX_SPI1_Init+0xa8>)
 80016ce:	2200      	movs	r2, #0
 80016d0:	659a      	str	r2, [r3, #88]	; 0x58
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80016d2:	4805      	ldr	r0, [pc, #20]	; (80016e8 <MX_SPI1_Init+0xa8>)
 80016d4:	f00c f95a 	bl	800d98c <HAL_SPI_Init>
 80016d8:	4603      	mov	r3, r0
 80016da:	2b00      	cmp	r3, #0
 80016dc:	d001      	beq.n	80016e2 <MX_SPI1_Init+0xa2>
  {
    Error_Handler();
 80016de:	f001 fa1b 	bl	8002b18 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80016e2:	bf00      	nop
 80016e4:	bd80      	pop	{r7, pc}
 80016e6:	bf00      	nop
 80016e8:	240003f8 	.word	0x240003f8
 80016ec:	40013000 	.word	0x40013000

080016f0 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80016f0:	b580      	push	{r7, lr}
 80016f2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80016f4:	4b28      	ldr	r3, [pc, #160]	; (8001798 <MX_SPI2_Init+0xa8>)
 80016f6:	4a29      	ldr	r2, [pc, #164]	; (800179c <MX_SPI2_Init+0xac>)
 80016f8:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80016fa:	4b27      	ldr	r3, [pc, #156]	; (8001798 <MX_SPI2_Init+0xa8>)
 80016fc:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8001700:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES_RXONLY;
 8001702:	4b25      	ldr	r3, [pc, #148]	; (8001798 <MX_SPI2_Init+0xa8>)
 8001704:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8001708:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_16BIT;
 800170a:	4b23      	ldr	r3, [pc, #140]	; (8001798 <MX_SPI2_Init+0xa8>)
 800170c:	220f      	movs	r2, #15
 800170e:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001710:	4b21      	ldr	r3, [pc, #132]	; (8001798 <MX_SPI2_Init+0xa8>)
 8001712:	2200      	movs	r2, #0
 8001714:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001716:	4b20      	ldr	r3, [pc, #128]	; (8001798 <MX_SPI2_Init+0xa8>)
 8001718:	2200      	movs	r2, #0
 800171a:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800171c:	4b1e      	ldr	r3, [pc, #120]	; (8001798 <MX_SPI2_Init+0xa8>)
 800171e:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8001722:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8001724:	4b1c      	ldr	r3, [pc, #112]	; (8001798 <MX_SPI2_Init+0xa8>)
 8001726:	f04f 42e0 	mov.w	r2, #1879048192	; 0x70000000
 800172a:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800172c:	4b1a      	ldr	r3, [pc, #104]	; (8001798 <MX_SPI2_Init+0xa8>)
 800172e:	2200      	movs	r2, #0
 8001730:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001732:	4b19      	ldr	r3, [pc, #100]	; (8001798 <MX_SPI2_Init+0xa8>)
 8001734:	2200      	movs	r2, #0
 8001736:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001738:	4b17      	ldr	r3, [pc, #92]	; (8001798 <MX_SPI2_Init+0xa8>)
 800173a:	2200      	movs	r2, #0
 800173c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 0x0;
 800173e:	4b16      	ldr	r3, [pc, #88]	; (8001798 <MX_SPI2_Init+0xa8>)
 8001740:	2200      	movs	r2, #0
 8001742:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001744:	4b14      	ldr	r3, [pc, #80]	; (8001798 <MX_SPI2_Init+0xa8>)
 8001746:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800174a:	635a      	str	r2, [r3, #52]	; 0x34
  hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 800174c:	4b12      	ldr	r3, [pc, #72]	; (8001798 <MX_SPI2_Init+0xa8>)
 800174e:	2200      	movs	r2, #0
 8001750:	639a      	str	r2, [r3, #56]	; 0x38
  hspi2.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8001752:	4b11      	ldr	r3, [pc, #68]	; (8001798 <MX_SPI2_Init+0xa8>)
 8001754:	2200      	movs	r2, #0
 8001756:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi2.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8001758:	4b0f      	ldr	r3, [pc, #60]	; (8001798 <MX_SPI2_Init+0xa8>)
 800175a:	2200      	movs	r2, #0
 800175c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi2.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 800175e:	4b0e      	ldr	r3, [pc, #56]	; (8001798 <MX_SPI2_Init+0xa8>)
 8001760:	2200      	movs	r2, #0
 8001762:	645a      	str	r2, [r3, #68]	; 0x44
  hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8001764:	4b0c      	ldr	r3, [pc, #48]	; (8001798 <MX_SPI2_Init+0xa8>)
 8001766:	2200      	movs	r2, #0
 8001768:	649a      	str	r2, [r3, #72]	; 0x48
  hspi2.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 800176a:	4b0b      	ldr	r3, [pc, #44]	; (8001798 <MX_SPI2_Init+0xa8>)
 800176c:	2200      	movs	r2, #0
 800176e:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8001770:	4b09      	ldr	r3, [pc, #36]	; (8001798 <MX_SPI2_Init+0xa8>)
 8001772:	2200      	movs	r2, #0
 8001774:	651a      	str	r2, [r3, #80]	; 0x50
  hspi2.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8001776:	4b08      	ldr	r3, [pc, #32]	; (8001798 <MX_SPI2_Init+0xa8>)
 8001778:	2200      	movs	r2, #0
 800177a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 800177c:	4b06      	ldr	r3, [pc, #24]	; (8001798 <MX_SPI2_Init+0xa8>)
 800177e:	2200      	movs	r2, #0
 8001780:	659a      	str	r2, [r3, #88]	; 0x58
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001782:	4805      	ldr	r0, [pc, #20]	; (8001798 <MX_SPI2_Init+0xa8>)
 8001784:	f00c f902 	bl	800d98c <HAL_SPI_Init>
 8001788:	4603      	mov	r3, r0
 800178a:	2b00      	cmp	r3, #0
 800178c:	d001      	beq.n	8001792 <MX_SPI2_Init+0xa2>
  {
    Error_Handler();
 800178e:	f001 f9c3 	bl	8002b18 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001792:	bf00      	nop
 8001794:	bd80      	pop	{r7, pc}
 8001796:	bf00      	nop
 8001798:	24000480 	.word	0x24000480
 800179c:	40003800 	.word	0x40003800

080017a0 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80017a0:	b580      	push	{r7, lr}
 80017a2:	b09a      	sub	sp, #104	; 0x68
 80017a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80017a6:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80017aa:	2200      	movs	r2, #0
 80017ac:	601a      	str	r2, [r3, #0]
 80017ae:	605a      	str	r2, [r3, #4]
 80017b0:	609a      	str	r2, [r3, #8]
 80017b2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80017b4:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80017b8:	2200      	movs	r2, #0
 80017ba:	601a      	str	r2, [r3, #0]
 80017bc:	605a      	str	r2, [r3, #4]
 80017be:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80017c0:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80017c4:	2200      	movs	r2, #0
 80017c6:	601a      	str	r2, [r3, #0]
 80017c8:	605a      	str	r2, [r3, #4]
 80017ca:	609a      	str	r2, [r3, #8]
 80017cc:	60da      	str	r2, [r3, #12]
 80017ce:	611a      	str	r2, [r3, #16]
 80017d0:	615a      	str	r2, [r3, #20]
 80017d2:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80017d4:	1d3b      	adds	r3, r7, #4
 80017d6:	222c      	movs	r2, #44	; 0x2c
 80017d8:	2100      	movs	r1, #0
 80017da:	4618      	mov	r0, r3
 80017dc:	f014 fd16 	bl	801620c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80017e0:	4b44      	ldr	r3, [pc, #272]	; (80018f4 <MX_TIM1_Init+0x154>)
 80017e2:	4a45      	ldr	r2, [pc, #276]	; (80018f8 <MX_TIM1_Init+0x158>)
 80017e4:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 50-1;
 80017e6:	4b43      	ldr	r3, [pc, #268]	; (80018f4 <MX_TIM1_Init+0x154>)
 80017e8:	2231      	movs	r2, #49	; 0x31
 80017ea:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80017ec:	4b41      	ldr	r3, [pc, #260]	; (80018f4 <MX_TIM1_Init+0x154>)
 80017ee:	2200      	movs	r2, #0
 80017f0:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 62500-1;
 80017f2:	4b40      	ldr	r3, [pc, #256]	; (80018f4 <MX_TIM1_Init+0x154>)
 80017f4:	f24f 4223 	movw	r2, #62499	; 0xf423
 80017f8:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80017fa:	4b3e      	ldr	r3, [pc, #248]	; (80018f4 <MX_TIM1_Init+0x154>)
 80017fc:	2200      	movs	r2, #0
 80017fe:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001800:	4b3c      	ldr	r3, [pc, #240]	; (80018f4 <MX_TIM1_Init+0x154>)
 8001802:	2200      	movs	r2, #0
 8001804:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001806:	4b3b      	ldr	r3, [pc, #236]	; (80018f4 <MX_TIM1_Init+0x154>)
 8001808:	2200      	movs	r2, #0
 800180a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800180c:	4839      	ldr	r0, [pc, #228]	; (80018f4 <MX_TIM1_Init+0x154>)
 800180e:	f00c fd0e 	bl	800e22e <HAL_TIM_Base_Init>
 8001812:	4603      	mov	r3, r0
 8001814:	2b00      	cmp	r3, #0
 8001816:	d001      	beq.n	800181c <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8001818:	f001 f97e 	bl	8002b18 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800181c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001820:	65bb      	str	r3, [r7, #88]	; 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001822:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001826:	4619      	mov	r1, r3
 8001828:	4832      	ldr	r0, [pc, #200]	; (80018f4 <MX_TIM1_Init+0x154>)
 800182a:	f00d fb4d 	bl	800eec8 <HAL_TIM_ConfigClockSource>
 800182e:	4603      	mov	r3, r0
 8001830:	2b00      	cmp	r3, #0
 8001832:	d001      	beq.n	8001838 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8001834:	f001 f970 	bl	8002b18 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001838:	482e      	ldr	r0, [pc, #184]	; (80018f4 <MX_TIM1_Init+0x154>)
 800183a:	f00c ffb9 	bl	800e7b0 <HAL_TIM_PWM_Init>
 800183e:	4603      	mov	r3, r0
 8001840:	2b00      	cmp	r3, #0
 8001842:	d001      	beq.n	8001848 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8001844:	f001 f968 	bl	8002b18 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001848:	2300      	movs	r3, #0
 800184a:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800184c:	2300      	movs	r3, #0
 800184e:	653b      	str	r3, [r7, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001850:	2300      	movs	r3, #0
 8001852:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001854:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001858:	4619      	mov	r1, r3
 800185a:	4826      	ldr	r0, [pc, #152]	; (80018f4 <MX_TIM1_Init+0x154>)
 800185c:	f00e f88a 	bl	800f974 <HAL_TIMEx_MasterConfigSynchronization>
 8001860:	4603      	mov	r3, r0
 8001862:	2b00      	cmp	r3, #0
 8001864:	d001      	beq.n	800186a <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 8001866:	f001 f957 	bl	8002b18 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800186a:	2360      	movs	r3, #96	; 0x60
 800186c:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 480-1;
 800186e:	f240 13df 	movw	r3, #479	; 0x1df
 8001872:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001874:	2300      	movs	r3, #0
 8001876:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001878:	2300      	movs	r3, #0
 800187a:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800187c:	2300      	movs	r3, #0
 800187e:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001880:	2300      	movs	r3, #0
 8001882:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001884:	2300      	movs	r3, #0
 8001886:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001888:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800188c:	2200      	movs	r2, #0
 800188e:	4619      	mov	r1, r3
 8001890:	4818      	ldr	r0, [pc, #96]	; (80018f4 <MX_TIM1_Init+0x154>)
 8001892:	f00d fa05 	bl	800eca0 <HAL_TIM_PWM_ConfigChannel>
 8001896:	4603      	mov	r3, r0
 8001898:	2b00      	cmp	r3, #0
 800189a:	d001      	beq.n	80018a0 <MX_TIM1_Init+0x100>
  {
    Error_Handler();
 800189c:	f001 f93c 	bl	8002b18 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80018a0:	2300      	movs	r3, #0
 80018a2:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80018a4:	2300      	movs	r3, #0
 80018a6:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80018a8:	2300      	movs	r3, #0
 80018aa:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80018ac:	2300      	movs	r3, #0
 80018ae:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80018b0:	2300      	movs	r3, #0
 80018b2:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80018b4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80018b8:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80018ba:	2300      	movs	r3, #0
 80018bc:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80018be:	2300      	movs	r3, #0
 80018c0:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80018c2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80018c6:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 80018c8:	2300      	movs	r3, #0
 80018ca:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80018cc:	2300      	movs	r3, #0
 80018ce:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80018d0:	1d3b      	adds	r3, r7, #4
 80018d2:	4619      	mov	r1, r3
 80018d4:	4807      	ldr	r0, [pc, #28]	; (80018f4 <MX_TIM1_Init+0x154>)
 80018d6:	f00e f8db 	bl	800fa90 <HAL_TIMEx_ConfigBreakDeadTime>
 80018da:	4603      	mov	r3, r0
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d001      	beq.n	80018e4 <MX_TIM1_Init+0x144>
  {
    Error_Handler();
 80018e0:	f001 f91a 	bl	8002b18 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80018e4:	4803      	ldr	r0, [pc, #12]	; (80018f4 <MX_TIM1_Init+0x154>)
 80018e6:	f001 fca5 	bl	8003234 <HAL_TIM_MspPostInit>

}
 80018ea:	bf00      	nop
 80018ec:	3768      	adds	r7, #104	; 0x68
 80018ee:	46bd      	mov	sp, r7
 80018f0:	bd80      	pop	{r7, pc}
 80018f2:	bf00      	nop
 80018f4:	24000508 	.word	0x24000508
 80018f8:	40010000 	.word	0x40010000

080018fc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80018fc:	b580      	push	{r7, lr}
 80018fe:	b08e      	sub	sp, #56	; 0x38
 8001900:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001902:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001906:	2200      	movs	r2, #0
 8001908:	601a      	str	r2, [r3, #0]
 800190a:	605a      	str	r2, [r3, #4]
 800190c:	609a      	str	r2, [r3, #8]
 800190e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001910:	f107 031c 	add.w	r3, r7, #28
 8001914:	2200      	movs	r2, #0
 8001916:	601a      	str	r2, [r3, #0]
 8001918:	605a      	str	r2, [r3, #4]
 800191a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800191c:	463b      	mov	r3, r7
 800191e:	2200      	movs	r2, #0
 8001920:	601a      	str	r2, [r3, #0]
 8001922:	605a      	str	r2, [r3, #4]
 8001924:	609a      	str	r2, [r3, #8]
 8001926:	60da      	str	r2, [r3, #12]
 8001928:	611a      	str	r2, [r3, #16]
 800192a:	615a      	str	r2, [r3, #20]
 800192c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800192e:	4b2d      	ldr	r3, [pc, #180]	; (80019e4 <MX_TIM2_Init+0xe8>)
 8001930:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001934:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 50-1;
 8001936:	4b2b      	ldr	r3, [pc, #172]	; (80019e4 <MX_TIM2_Init+0xe8>)
 8001938:	2231      	movs	r2, #49	; 0x31
 800193a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800193c:	4b29      	ldr	r3, [pc, #164]	; (80019e4 <MX_TIM2_Init+0xe8>)
 800193e:	2200      	movs	r2, #0
 8001940:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 3125-1;
 8001942:	4b28      	ldr	r3, [pc, #160]	; (80019e4 <MX_TIM2_Init+0xe8>)
 8001944:	f640 4234 	movw	r2, #3124	; 0xc34
 8001948:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800194a:	4b26      	ldr	r3, [pc, #152]	; (80019e4 <MX_TIM2_Init+0xe8>)
 800194c:	2200      	movs	r2, #0
 800194e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001950:	4b24      	ldr	r3, [pc, #144]	; (80019e4 <MX_TIM2_Init+0xe8>)
 8001952:	2280      	movs	r2, #128	; 0x80
 8001954:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001956:	4823      	ldr	r0, [pc, #140]	; (80019e4 <MX_TIM2_Init+0xe8>)
 8001958:	f00c fc69 	bl	800e22e <HAL_TIM_Base_Init>
 800195c:	4603      	mov	r3, r0
 800195e:	2b00      	cmp	r3, #0
 8001960:	d001      	beq.n	8001966 <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 8001962:	f001 f8d9 	bl	8002b18 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001966:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800196a:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800196c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001970:	4619      	mov	r1, r3
 8001972:	481c      	ldr	r0, [pc, #112]	; (80019e4 <MX_TIM2_Init+0xe8>)
 8001974:	f00d faa8 	bl	800eec8 <HAL_TIM_ConfigClockSource>
 8001978:	4603      	mov	r3, r0
 800197a:	2b00      	cmp	r3, #0
 800197c:	d001      	beq.n	8001982 <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 800197e:	f001 f8cb 	bl	8002b18 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001982:	4818      	ldr	r0, [pc, #96]	; (80019e4 <MX_TIM2_Init+0xe8>)
 8001984:	f00c ff14 	bl	800e7b0 <HAL_TIM_PWM_Init>
 8001988:	4603      	mov	r3, r0
 800198a:	2b00      	cmp	r3, #0
 800198c:	d001      	beq.n	8001992 <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 800198e:	f001 f8c3 	bl	8002b18 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001992:	2320      	movs	r3, #32
 8001994:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001996:	2300      	movs	r3, #0
 8001998:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800199a:	f107 031c 	add.w	r3, r7, #28
 800199e:	4619      	mov	r1, r3
 80019a0:	4810      	ldr	r0, [pc, #64]	; (80019e4 <MX_TIM2_Init+0xe8>)
 80019a2:	f00d ffe7 	bl	800f974 <HAL_TIMEx_MasterConfigSynchronization>
 80019a6:	4603      	mov	r3, r0
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	d001      	beq.n	80019b0 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 80019ac:	f001 f8b4 	bl	8002b18 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80019b0:	2360      	movs	r3, #96	; 0x60
 80019b2:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80019b4:	2300      	movs	r3, #0
 80019b6:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80019b8:	2300      	movs	r3, #0
 80019ba:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80019bc:	2300      	movs	r3, #0
 80019be:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80019c0:	463b      	mov	r3, r7
 80019c2:	220c      	movs	r2, #12
 80019c4:	4619      	mov	r1, r3
 80019c6:	4807      	ldr	r0, [pc, #28]	; (80019e4 <MX_TIM2_Init+0xe8>)
 80019c8:	f00d f96a 	bl	800eca0 <HAL_TIM_PWM_ConfigChannel>
 80019cc:	4603      	mov	r3, r0
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d001      	beq.n	80019d6 <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 80019d2:	f001 f8a1 	bl	8002b18 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80019d6:	4803      	ldr	r0, [pc, #12]	; (80019e4 <MX_TIM2_Init+0xe8>)
 80019d8:	f001 fc2c 	bl	8003234 <HAL_TIM_MspPostInit>

}
 80019dc:	bf00      	nop
 80019de:	3738      	adds	r7, #56	; 0x38
 80019e0:	46bd      	mov	sp, r7
 80019e2:	bd80      	pop	{r7, pc}
 80019e4:	24000554 	.word	0x24000554

080019e8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80019e8:	b580      	push	{r7, lr}
 80019ea:	b088      	sub	sp, #32
 80019ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80019ee:	f107 0310 	add.w	r3, r7, #16
 80019f2:	2200      	movs	r2, #0
 80019f4:	601a      	str	r2, [r3, #0]
 80019f6:	605a      	str	r2, [r3, #4]
 80019f8:	609a      	str	r2, [r3, #8]
 80019fa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80019fc:	1d3b      	adds	r3, r7, #4
 80019fe:	2200      	movs	r2, #0
 8001a00:	601a      	str	r2, [r3, #0]
 8001a02:	605a      	str	r2, [r3, #4]
 8001a04:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001a06:	4b1d      	ldr	r3, [pc, #116]	; (8001a7c <MX_TIM3_Init+0x94>)
 8001a08:	4a1d      	ldr	r2, [pc, #116]	; (8001a80 <MX_TIM3_Init+0x98>)
 8001a0a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 50-1;
 8001a0c:	4b1b      	ldr	r3, [pc, #108]	; (8001a7c <MX_TIM3_Init+0x94>)
 8001a0e:	2231      	movs	r2, #49	; 0x31
 8001a10:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a12:	4b1a      	ldr	r3, [pc, #104]	; (8001a7c <MX_TIM3_Init+0x94>)
 8001a14:	2200      	movs	r2, #0
 8001a16:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000-1;
 8001a18:	4b18      	ldr	r3, [pc, #96]	; (8001a7c <MX_TIM3_Init+0x94>)
 8001a1a:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001a1e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a20:	4b16      	ldr	r3, [pc, #88]	; (8001a7c <MX_TIM3_Init+0x94>)
 8001a22:	2200      	movs	r2, #0
 8001a24:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a26:	4b15      	ldr	r3, [pc, #84]	; (8001a7c <MX_TIM3_Init+0x94>)
 8001a28:	2200      	movs	r2, #0
 8001a2a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001a2c:	4813      	ldr	r0, [pc, #76]	; (8001a7c <MX_TIM3_Init+0x94>)
 8001a2e:	f00c fbfe 	bl	800e22e <HAL_TIM_Base_Init>
 8001a32:	4603      	mov	r3, r0
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d001      	beq.n	8001a3c <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8001a38:	f001 f86e 	bl	8002b18 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001a3c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a40:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001a42:	f107 0310 	add.w	r3, r7, #16
 8001a46:	4619      	mov	r1, r3
 8001a48:	480c      	ldr	r0, [pc, #48]	; (8001a7c <MX_TIM3_Init+0x94>)
 8001a4a:	f00d fa3d 	bl	800eec8 <HAL_TIM_ConfigClockSource>
 8001a4e:	4603      	mov	r3, r0
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d001      	beq.n	8001a58 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8001a54:	f001 f860 	bl	8002b18 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a58:	2300      	movs	r3, #0
 8001a5a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a5c:	2300      	movs	r3, #0
 8001a5e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001a60:	1d3b      	adds	r3, r7, #4
 8001a62:	4619      	mov	r1, r3
 8001a64:	4805      	ldr	r0, [pc, #20]	; (8001a7c <MX_TIM3_Init+0x94>)
 8001a66:	f00d ff85 	bl	800f974 <HAL_TIMEx_MasterConfigSynchronization>
 8001a6a:	4603      	mov	r3, r0
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d001      	beq.n	8001a74 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8001a70:	f001 f852 	bl	8002b18 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001a74:	bf00      	nop
 8001a76:	3720      	adds	r7, #32
 8001a78:	46bd      	mov	sp, r7
 8001a7a:	bd80      	pop	{r7, pc}
 8001a7c:	240005a0 	.word	0x240005a0
 8001a80:	40000400 	.word	0x40000400

08001a84 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001a84:	b580      	push	{r7, lr}
 8001a86:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001a88:	4b22      	ldr	r3, [pc, #136]	; (8001b14 <MX_USART1_UART_Init+0x90>)
 8001a8a:	4a23      	ldr	r2, [pc, #140]	; (8001b18 <MX_USART1_UART_Init+0x94>)
 8001a8c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 460800;
 8001a8e:	4b21      	ldr	r3, [pc, #132]	; (8001b14 <MX_USART1_UART_Init+0x90>)
 8001a90:	f44f 22e1 	mov.w	r2, #460800	; 0x70800
 8001a94:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001a96:	4b1f      	ldr	r3, [pc, #124]	; (8001b14 <MX_USART1_UART_Init+0x90>)
 8001a98:	2200      	movs	r2, #0
 8001a9a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001a9c:	4b1d      	ldr	r3, [pc, #116]	; (8001b14 <MX_USART1_UART_Init+0x90>)
 8001a9e:	2200      	movs	r2, #0
 8001aa0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001aa2:	4b1c      	ldr	r3, [pc, #112]	; (8001b14 <MX_USART1_UART_Init+0x90>)
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001aa8:	4b1a      	ldr	r3, [pc, #104]	; (8001b14 <MX_USART1_UART_Init+0x90>)
 8001aaa:	220c      	movs	r2, #12
 8001aac:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001aae:	4b19      	ldr	r3, [pc, #100]	; (8001b14 <MX_USART1_UART_Init+0x90>)
 8001ab0:	2200      	movs	r2, #0
 8001ab2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001ab4:	4b17      	ldr	r3, [pc, #92]	; (8001b14 <MX_USART1_UART_Init+0x90>)
 8001ab6:	2200      	movs	r2, #0
 8001ab8:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001aba:	4b16      	ldr	r3, [pc, #88]	; (8001b14 <MX_USART1_UART_Init+0x90>)
 8001abc:	2200      	movs	r2, #0
 8001abe:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001ac0:	4b14      	ldr	r3, [pc, #80]	; (8001b14 <MX_USART1_UART_Init+0x90>)
 8001ac2:	2200      	movs	r2, #0
 8001ac4:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001ac6:	4b13      	ldr	r3, [pc, #76]	; (8001b14 <MX_USART1_UART_Init+0x90>)
 8001ac8:	2200      	movs	r2, #0
 8001aca:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001acc:	4811      	ldr	r0, [pc, #68]	; (8001b14 <MX_USART1_UART_Init+0x90>)
 8001ace:	f00e f87b 	bl	800fbc8 <HAL_UART_Init>
 8001ad2:	4603      	mov	r3, r0
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d001      	beq.n	8001adc <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8001ad8:	f001 f81e 	bl	8002b18 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001adc:	2100      	movs	r1, #0
 8001ade:	480d      	ldr	r0, [pc, #52]	; (8001b14 <MX_USART1_UART_Init+0x90>)
 8001ae0:	f010 fdf7 	bl	80126d2 <HAL_UARTEx_SetTxFifoThreshold>
 8001ae4:	4603      	mov	r3, r0
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d001      	beq.n	8001aee <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8001aea:	f001 f815 	bl	8002b18 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001aee:	2100      	movs	r1, #0
 8001af0:	4808      	ldr	r0, [pc, #32]	; (8001b14 <MX_USART1_UART_Init+0x90>)
 8001af2:	f010 fe2c 	bl	801274e <HAL_UARTEx_SetRxFifoThreshold>
 8001af6:	4603      	mov	r3, r0
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	d001      	beq.n	8001b00 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8001afc:	f001 f80c 	bl	8002b18 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8001b00:	4804      	ldr	r0, [pc, #16]	; (8001b14 <MX_USART1_UART_Init+0x90>)
 8001b02:	f010 fdad 	bl	8012660 <HAL_UARTEx_DisableFifoMode>
 8001b06:	4603      	mov	r3, r0
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	d001      	beq.n	8001b10 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8001b0c:	f001 f804 	bl	8002b18 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001b10:	bf00      	nop
 8001b12:	bd80      	pop	{r7, pc}
 8001b14:	240005ec 	.word	0x240005ec
 8001b18:	40011000 	.word	0x40011000

08001b1c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001b1c:	b580      	push	{r7, lr}
 8001b1e:	b082      	sub	sp, #8
 8001b20:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001b22:	4b19      	ldr	r3, [pc, #100]	; (8001b88 <MX_DMA_Init+0x6c>)
 8001b24:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8001b28:	4a17      	ldr	r2, [pc, #92]	; (8001b88 <MX_DMA_Init+0x6c>)
 8001b2a:	f043 0301 	orr.w	r3, r3, #1
 8001b2e:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8001b32:	4b15      	ldr	r3, [pc, #84]	; (8001b88 <MX_DMA_Init+0x6c>)
 8001b34:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8001b38:	f003 0301 	and.w	r3, r3, #1
 8001b3c:	607b      	str	r3, [r7, #4]
 8001b3e:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 5, 0);
 8001b40:	2200      	movs	r2, #0
 8001b42:	2105      	movs	r1, #5
 8001b44:	200b      	movs	r0, #11
 8001b46:	f003 fc47 	bl	80053d8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8001b4a:	200b      	movs	r0, #11
 8001b4c:	f003 fc5e 	bl	800540c <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 5, 0);
 8001b50:	2200      	movs	r2, #0
 8001b52:	2105      	movs	r1, #5
 8001b54:	200c      	movs	r0, #12
 8001b56:	f003 fc3f 	bl	80053d8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8001b5a:	200c      	movs	r0, #12
 8001b5c:	f003 fc56 	bl	800540c <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 5, 0);
 8001b60:	2200      	movs	r2, #0
 8001b62:	2105      	movs	r1, #5
 8001b64:	200d      	movs	r0, #13
 8001b66:	f003 fc37 	bl	80053d8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8001b6a:	200d      	movs	r0, #13
 8001b6c:	f003 fc4e 	bl	800540c <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 5, 0);
 8001b70:	2200      	movs	r2, #0
 8001b72:	2105      	movs	r1, #5
 8001b74:	2010      	movs	r0, #16
 8001b76:	f003 fc2f 	bl	80053d8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8001b7a:	2010      	movs	r0, #16
 8001b7c:	f003 fc46 	bl	800540c <HAL_NVIC_EnableIRQ>

}
 8001b80:	bf00      	nop
 8001b82:	3708      	adds	r7, #8
 8001b84:	46bd      	mov	sp, r7
 8001b86:	bd80      	pop	{r7, pc}
 8001b88:	58024400 	.word	0x58024400

08001b8c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001b8c:	b580      	push	{r7, lr}
 8001b8e:	b08a      	sub	sp, #40	; 0x28
 8001b90:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b92:	f107 0314 	add.w	r3, r7, #20
 8001b96:	2200      	movs	r2, #0
 8001b98:	601a      	str	r2, [r3, #0]
 8001b9a:	605a      	str	r2, [r3, #4]
 8001b9c:	609a      	str	r2, [r3, #8]
 8001b9e:	60da      	str	r2, [r3, #12]
 8001ba0:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001ba2:	4b34      	ldr	r3, [pc, #208]	; (8001c74 <MX_GPIO_Init+0xe8>)
 8001ba4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001ba8:	4a32      	ldr	r2, [pc, #200]	; (8001c74 <MX_GPIO_Init+0xe8>)
 8001baa:	f043 0304 	orr.w	r3, r3, #4
 8001bae:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001bb2:	4b30      	ldr	r3, [pc, #192]	; (8001c74 <MX_GPIO_Init+0xe8>)
 8001bb4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001bb8:	f003 0304 	and.w	r3, r3, #4
 8001bbc:	613b      	str	r3, [r7, #16]
 8001bbe:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001bc0:	4b2c      	ldr	r3, [pc, #176]	; (8001c74 <MX_GPIO_Init+0xe8>)
 8001bc2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001bc6:	4a2b      	ldr	r2, [pc, #172]	; (8001c74 <MX_GPIO_Init+0xe8>)
 8001bc8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001bcc:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001bd0:	4b28      	ldr	r3, [pc, #160]	; (8001c74 <MX_GPIO_Init+0xe8>)
 8001bd2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001bd6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001bda:	60fb      	str	r3, [r7, #12]
 8001bdc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bde:	4b25      	ldr	r3, [pc, #148]	; (8001c74 <MX_GPIO_Init+0xe8>)
 8001be0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001be4:	4a23      	ldr	r2, [pc, #140]	; (8001c74 <MX_GPIO_Init+0xe8>)
 8001be6:	f043 0301 	orr.w	r3, r3, #1
 8001bea:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001bee:	4b21      	ldr	r3, [pc, #132]	; (8001c74 <MX_GPIO_Init+0xe8>)
 8001bf0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001bf4:	f003 0301 	and.w	r3, r3, #1
 8001bf8:	60bb      	str	r3, [r7, #8]
 8001bfa:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001bfc:	4b1d      	ldr	r3, [pc, #116]	; (8001c74 <MX_GPIO_Init+0xe8>)
 8001bfe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001c02:	4a1c      	ldr	r2, [pc, #112]	; (8001c74 <MX_GPIO_Init+0xe8>)
 8001c04:	f043 0302 	orr.w	r3, r3, #2
 8001c08:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001c0c:	4b19      	ldr	r3, [pc, #100]	; (8001c74 <MX_GPIO_Init+0xe8>)
 8001c0e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001c12:	f003 0302 	and.w	r3, r3, #2
 8001c16:	607b      	str	r3, [r7, #4]
 8001c18:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8
 8001c1a:	2200      	movs	r2, #0
 8001c1c:	f44f 511f 	mov.w	r1, #10176	; 0x27c0
 8001c20:	4815      	ldr	r0, [pc, #84]	; (8001c78 <MX_GPIO_Init+0xec>)
 8001c22:	f007 f80b 	bl	8008c3c <HAL_GPIO_WritePin>
                          |GPIO_PIN_9|GPIO_PIN_10, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2|GPIO_PIN_5|GPIO_PIN_6, GPIO_PIN_RESET);
 8001c26:	2200      	movs	r2, #0
 8001c28:	2164      	movs	r1, #100	; 0x64
 8001c2a:	4814      	ldr	r0, [pc, #80]	; (8001c7c <MX_GPIO_Init+0xf0>)
 8001c2c:	f007 f806 	bl	8008c3c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 PC6 PC7 PC8
                           PC9 PC10 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8
 8001c30:	f44f 531f 	mov.w	r3, #10176	; 0x27c0
 8001c34:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_9|GPIO_PIN_10;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c36:	2301      	movs	r3, #1
 8001c38:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c3a:	2300      	movs	r3, #0
 8001c3c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c3e:	2300      	movs	r3, #0
 8001c40:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c42:	f107 0314 	add.w	r3, r7, #20
 8001c46:	4619      	mov	r1, r3
 8001c48:	480b      	ldr	r0, [pc, #44]	; (8001c78 <MX_GPIO_Init+0xec>)
 8001c4a:	f006 fe2f 	bl	80088ac <HAL_GPIO_Init>

  /*Configure GPIO pins : PB2 PB5 PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_5|GPIO_PIN_6;
 8001c4e:	2364      	movs	r3, #100	; 0x64
 8001c50:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c52:	2301      	movs	r3, #1
 8001c54:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c56:	2300      	movs	r3, #0
 8001c58:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c5a:	2300      	movs	r3, #0
 8001c5c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c5e:	f107 0314 	add.w	r3, r7, #20
 8001c62:	4619      	mov	r1, r3
 8001c64:	4805      	ldr	r0, [pc, #20]	; (8001c7c <MX_GPIO_Init+0xf0>)
 8001c66:	f006 fe21 	bl	80088ac <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001c6a:	bf00      	nop
 8001c6c:	3728      	adds	r7, #40	; 0x28
 8001c6e:	46bd      	mov	sp, r7
 8001c70:	bd80      	pop	{r7, pc}
 8001c72:	bf00      	nop
 8001c74:	58024400 	.word	0x58024400
 8001c78:	58020800 	.word	0x58020800
 8001c7c:	58020400 	.word	0x58020400

08001c80 <poll_i2c_sensor>:
 * and reads the temperature value.
 *
 * @param TEMP_ADDR The I2C address of the temperature sensor.
 * @return The temperature reading from the sensor, or an error code.
 */
int16_t poll_i2c_sensor(const uint8_t TEMP_ADDR) {
 8001c80:	b580      	push	{r7, lr}
 8001c82:	b086      	sub	sp, #24
 8001c84:	af02      	add	r7, sp, #8
 8001c86:	4603      	mov	r3, r0
 8001c88:	71fb      	strb	r3, [r7, #7]
	int16_t output;
	uint8_t buf[2];
	HAL_StatusTypeDef ret;
	buf[0] = REG_TEMP;
 8001c8a:	2300      	movs	r3, #0
 8001c8c:	723b      	strb	r3, [r7, #8]
	ret = HAL_I2C_Master_Transmit(&hi2c1, TEMP_ADDR, buf, 1, 1000);
 8001c8e:	79fb      	ldrb	r3, [r7, #7]
 8001c90:	b299      	uxth	r1, r3
 8001c92:	f107 0208 	add.w	r2, r7, #8
 8001c96:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001c9a:	9300      	str	r3, [sp, #0]
 8001c9c:	2301      	movs	r3, #1
 8001c9e:	4817      	ldr	r0, [pc, #92]	; (8001cfc <poll_i2c_sensor+0x7c>)
 8001ca0:	f007 f882 	bl	8008da8 <HAL_I2C_Master_Transmit>
 8001ca4:	4603      	mov	r3, r0
 8001ca6:	737b      	strb	r3, [r7, #13]
	if (ret != HAL_OK) {
 8001ca8:	7b7b      	ldrb	r3, [r7, #13]
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d003      	beq.n	8001cb6 <poll_i2c_sensor+0x36>
		printf("I2C TX Error\n");
 8001cae:	4814      	ldr	r0, [pc, #80]	; (8001d00 <poll_i2c_sensor+0x80>)
 8001cb0:	f014 fc02 	bl	80164b8 <puts>
 8001cb4:	e01c      	b.n	8001cf0 <poll_i2c_sensor+0x70>
	} else {
		/* Read 2 bytes from the temperature register */
		ret = HAL_I2C_Master_Receive(&hi2c1, TEMP_ADDR, buf, 2, 1000);
 8001cb6:	79fb      	ldrb	r3, [r7, #7]
 8001cb8:	b299      	uxth	r1, r3
 8001cba:	f107 0208 	add.w	r2, r7, #8
 8001cbe:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001cc2:	9300      	str	r3, [sp, #0]
 8001cc4:	2302      	movs	r3, #2
 8001cc6:	480d      	ldr	r0, [pc, #52]	; (8001cfc <poll_i2c_sensor+0x7c>)
 8001cc8:	f007 f986 	bl	8008fd8 <HAL_I2C_Master_Receive>
 8001ccc:	4603      	mov	r3, r0
 8001cce:	737b      	strb	r3, [r7, #13]
		if (ret != HAL_OK) {
 8001cd0:	7b7b      	ldrb	r3, [r7, #13]
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	d003      	beq.n	8001cde <poll_i2c_sensor+0x5e>
			printf("I2C RX Error\n");
 8001cd6:	480b      	ldr	r0, [pc, #44]	; (8001d04 <poll_i2c_sensor+0x84>)
 8001cd8:	f014 fbee 	bl	80164b8 <puts>
 8001cdc:	e008      	b.n	8001cf0 <poll_i2c_sensor+0x70>
		} else {
			output = (int16_t) (buf[0] << 8);
 8001cde:	7a3b      	ldrb	r3, [r7, #8]
 8001ce0:	021b      	lsls	r3, r3, #8
 8001ce2:	81fb      	strh	r3, [r7, #14]
			output = (output | buf[1]) >> 3;
 8001ce4:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001ce8:	7a7a      	ldrb	r2, [r7, #9]
 8001cea:	4313      	orrs	r3, r2
 8001cec:	10db      	asrs	r3, r3, #3
 8001cee:	81fb      	strh	r3, [r7, #14]
		}
	}
	return output;
 8001cf0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 8001cf4:	4618      	mov	r0, r3
 8001cf6:	3710      	adds	r7, #16
 8001cf8:	46bd      	mov	sp, r7
 8001cfa:	bd80      	pop	{r7, pc}
 8001cfc:	24000380 	.word	0x24000380
 8001d00:	08016e6c 	.word	0x08016e6c
 8001d04:	08016e7c 	.word	0x08016e7c

08001d08 <receive_pmt_spi>:
 *
 * @param spi_handle The handle to the SPI device.
 * @param buffer The buffer to store the received data.
 */
void receive_pmt_spi(uint8_t *buffer)
{
 8001d08:	b580      	push	{r7, lr}
 8001d0a:	b084      	sub	sp, #16
 8001d0c:	af00      	add	r7, sp, #0
 8001d0e:	6078      	str	r0, [r7, #4]
	uint8_t spi_raw_data[2];
	uint8_t spi_MSB;
	uint8_t spi_LSB;

	HAL_SPI_Receive(&hspi1, (uint8_t*) spi_raw_data, 1, 1);
 8001d10:	f107 010c 	add.w	r1, r7, #12
 8001d14:	2301      	movs	r3, #1
 8001d16:	2201      	movs	r2, #1
 8001d18:	480c      	ldr	r0, [pc, #48]	; (8001d4c <receive_pmt_spi+0x44>)
 8001d1a:	f00b ff5b 	bl	800dbd4 <HAL_SPI_Receive>

	spi_LSB = ((spi_raw_data[0] & 0xFF00) >> 8);
 8001d1e:	2300      	movs	r3, #0
 8001d20:	73fb      	strb	r3, [r7, #15]
	spi_MSB = (spi_raw_data[1] & 0xFF);
 8001d22:	7b7b      	ldrb	r3, [r7, #13]
 8001d24:	73bb      	strb	r3, [r7, #14]

	hspi1.Instance->CR1 |= 1 << 10;
 8001d26:	4b09      	ldr	r3, [pc, #36]	; (8001d4c <receive_pmt_spi+0x44>)
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	681a      	ldr	r2, [r3, #0]
 8001d2c:	4b07      	ldr	r3, [pc, #28]	; (8001d4c <receive_pmt_spi+0x44>)
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8001d34:	601a      	str	r2, [r3, #0]

	buffer[0] = spi_MSB;
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	7bba      	ldrb	r2, [r7, #14]
 8001d3a:	701a      	strb	r2, [r3, #0]
	buffer[1] = spi_LSB;
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	3301      	adds	r3, #1
 8001d40:	7bfa      	ldrb	r2, [r7, #15]
 8001d42:	701a      	strb	r2, [r3, #0]
}
 8001d44:	bf00      	nop
 8001d46:	3710      	adds	r7, #16
 8001d48:	46bd      	mov	sp, r7
 8001d4a:	bd80      	pop	{r7, pc}
 8001d4c:	240003f8 	.word	0x240003f8

08001d50 <receive_erpa_spi>:
 *
 * @param spi_handle The handle to the SPI device.
 * @param buffer The buffer to store the received data.
 */
void receive_erpa_spi(uint8_t *buffer)
{
 8001d50:	b580      	push	{r7, lr}
 8001d52:	b084      	sub	sp, #16
 8001d54:	af00      	add	r7, sp, #0
 8001d56:	6078      	str	r0, [r7, #4]
	uint8_t spi_raw_data[2];
	uint8_t spi_MSB;
	uint8_t spi_LSB;

	HAL_SPI_Receive(&hspi2, (uint8_t*) spi_raw_data, 1, 100);
 8001d58:	f107 010c 	add.w	r1, r7, #12
 8001d5c:	2364      	movs	r3, #100	; 0x64
 8001d5e:	2201      	movs	r2, #1
 8001d60:	480c      	ldr	r0, [pc, #48]	; (8001d94 <receive_erpa_spi+0x44>)
 8001d62:	f00b ff37 	bl	800dbd4 <HAL_SPI_Receive>

	spi_LSB = ((spi_raw_data[0] & 0xFF00) >> 8);
 8001d66:	2300      	movs	r3, #0
 8001d68:	73fb      	strb	r3, [r7, #15]
	spi_MSB = (spi_raw_data[1] & 0xFF);
 8001d6a:	7b7b      	ldrb	r3, [r7, #13]
 8001d6c:	73bb      	strb	r3, [r7, #14]

	hspi2.Instance->CR1 |= 1 << 10;
 8001d6e:	4b09      	ldr	r3, [pc, #36]	; (8001d94 <receive_erpa_spi+0x44>)
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	681a      	ldr	r2, [r3, #0]
 8001d74:	4b07      	ldr	r3, [pc, #28]	; (8001d94 <receive_erpa_spi+0x44>)
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8001d7c:	601a      	str	r2, [r3, #0]

	buffer[0] = spi_MSB;
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	7bba      	ldrb	r2, [r7, #14]
 8001d82:	701a      	strb	r2, [r3, #0]
	buffer[1] = spi_LSB;
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	3301      	adds	r3, #1
 8001d88:	7bfa      	ldrb	r2, [r7, #15]
 8001d8a:	701a      	strb	r2, [r3, #0]
}
 8001d8c:	bf00      	nop
 8001d8e:	3710      	adds	r7, #16
 8001d90:	46bd      	mov	sp, r7
 8001d92:	bd80      	pop	{r7, pc}
 8001d94:	24000480 	.word	0x24000480

08001d98 <receive_erpa_adc>:
 * in the provided buffer.
 *
 * @param buffer The buffer to store the received ADC data.
 */
void receive_erpa_adc(uint16_t *buffer)
{
 8001d98:	b480      	push	{r7}
 8001d9a:	b085      	sub	sp, #20
 8001d9c:	af00      	add	r7, sp, #0
 8001d9e:	6078      	str	r0, [r7, #4]
	uint16_t PC4 = ADC1_raw_data[1];	// SWPmon --
 8001da0:	4b09      	ldr	r3, [pc, #36]	; (8001dc8 <receive_erpa_adc+0x30>)
 8001da2:	885b      	ldrh	r3, [r3, #2]
 8001da4:	81fb      	strh	r3, [r7, #14]
	uint16_t PB0 = ADC1_raw_data[5]; 	// TEMP1 -- verified doesn't need to change
 8001da6:	4b08      	ldr	r3, [pc, #32]	; (8001dc8 <receive_erpa_adc+0x30>)
 8001da8:	895b      	ldrh	r3, [r3, #10]
 8001daa:	81bb      	strh	r3, [r7, #12]

	buffer[0] = PC4;
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	89fa      	ldrh	r2, [r7, #14]
 8001db0:	801a      	strh	r2, [r3, #0]
	buffer[1] = PB0;
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	3302      	adds	r3, #2
 8001db6:	89ba      	ldrh	r2, [r7, #12]
 8001db8:	801a      	strh	r2, [r3, #0]
}
 8001dba:	bf00      	nop
 8001dbc:	3714      	adds	r7, #20
 8001dbe:	46bd      	mov	sp, r7
 8001dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc4:	4770      	bx	lr
 8001dc6:	bf00      	nop
 8001dc8:	24000c60 	.word	0x24000c60

08001dcc <receive_hk_i2c>:
 * This function polls multiple I2C sensors and stores the results in the provided buffer.
 *
 * @param buffer The buffer to store the received I2C sensor data.
 */
void receive_hk_i2c(int16_t *buffer)
{
 8001dcc:	b580      	push	{r7, lr}
 8001dce:	b084      	sub	sp, #16
 8001dd0:	af00      	add	r7, sp, #0
 8001dd2:	6078      	str	r0, [r7, #4]
	int16_t output1 = poll_i2c_sensor(ADT7410_1);
 8001dd4:	2390      	movs	r3, #144	; 0x90
 8001dd6:	4618      	mov	r0, r3
 8001dd8:	f7ff ff52 	bl	8001c80 <poll_i2c_sensor>
 8001ddc:	4603      	mov	r3, r0
 8001dde:	81fb      	strh	r3, [r7, #14]
	int16_t output2 = poll_i2c_sensor(ADT7410_2);
 8001de0:	2394      	movs	r3, #148	; 0x94
 8001de2:	4618      	mov	r0, r3
 8001de4:	f7ff ff4c 	bl	8001c80 <poll_i2c_sensor>
 8001de8:	4603      	mov	r3, r0
 8001dea:	81bb      	strh	r3, [r7, #12]
	int16_t output3 = poll_i2c_sensor(ADT7410_3);
 8001dec:	2392      	movs	r3, #146	; 0x92
 8001dee:	4618      	mov	r0, r3
 8001df0:	f7ff ff46 	bl	8001c80 <poll_i2c_sensor>
 8001df4:	4603      	mov	r3, r0
 8001df6:	817b      	strh	r3, [r7, #10]
	int16_t output4 = poll_i2c_sensor(ADT7410_4);
 8001df8:	2396      	movs	r3, #150	; 0x96
 8001dfa:	4618      	mov	r0, r3
 8001dfc:	f7ff ff40 	bl	8001c80 <poll_i2c_sensor>
 8001e00:	4603      	mov	r3, r0
 8001e02:	813b      	strh	r3, [r7, #8]

	buffer[0] = output1;
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	89fa      	ldrh	r2, [r7, #14]
 8001e08:	801a      	strh	r2, [r3, #0]
	buffer[1] = output2;
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	3302      	adds	r3, #2
 8001e0e:	89ba      	ldrh	r2, [r7, #12]
 8001e10:	801a      	strh	r2, [r3, #0]
	buffer[2] = output3;
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	3304      	adds	r3, #4
 8001e16:	897a      	ldrh	r2, [r7, #10]
 8001e18:	801a      	strh	r2, [r3, #0]
	buffer[3] = output4;
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	3306      	adds	r3, #6
 8001e1e:	893a      	ldrh	r2, [r7, #8]
 8001e20:	801a      	strh	r2, [r3, #0]
}
 8001e22:	bf00      	nop
 8001e24:	3710      	adds	r7, #16
 8001e26:	46bd      	mov	sp, r7
 8001e28:	bd80      	pop	{r7, pc}
	...

08001e2c <receive_hk_adc1>:
 * This function retrieves multiple ADC1 sensor data and stores the results in the provided buffer.
 *
 * @param buffer The buffer to store the received ADC1 sensor data.
 */
void receive_hk_adc1(uint16_t *buffer)
{
 8001e2c:	b480      	push	{r7}
 8001e2e:	b089      	sub	sp, #36	; 0x24
 8001e30:	af00      	add	r7, sp, #0
 8001e32:	6078      	str	r0, [r7, #4]
	uint16_t PA1 = ADC1_raw_data[10];	// BUSVmon -- verified doesn't need to change
 8001e34:	4b21      	ldr	r3, [pc, #132]	; (8001ebc <receive_hk_adc1+0x90>)
 8001e36:	8a9b      	ldrh	r3, [r3, #20]
 8001e38:	83fb      	strh	r3, [r7, #30]
	uint16_t PA2 = ADC1_raw_data[8];	// BUSImon -- verified doesn't need to change
 8001e3a:	4b20      	ldr	r3, [pc, #128]	; (8001ebc <receive_hk_adc1+0x90>)
 8001e3c:	8a1b      	ldrh	r3, [r3, #16]
 8001e3e:	83bb      	strh	r3, [r7, #28]
	uint16_t PC0 = ADC1_raw_data[6];	// 2v5mon -- verified doesn't need to change
 8001e40:	4b1e      	ldr	r3, [pc, #120]	; (8001ebc <receive_hk_adc1+0x90>)
 8001e42:	899b      	ldrh	r3, [r3, #12]
 8001e44:	837b      	strh	r3, [r7, #26]
	uint16_t PA3 = ADC1_raw_data[9];	// n3v3mon --
 8001e46:	4b1d      	ldr	r3, [pc, #116]	; (8001ebc <receive_hk_adc1+0x90>)
 8001e48:	8a5b      	ldrh	r3, [r3, #18]
 8001e4a:	833b      	strh	r3, [r7, #24]
	uint16_t PB1 = ADC1_raw_data[2];	// n200v -- verified doesn't need to change
 8001e4c:	4b1b      	ldr	r3, [pc, #108]	; (8001ebc <receive_hk_adc1+0x90>)
 8001e4e:	889b      	ldrh	r3, [r3, #4]
 8001e50:	82fb      	strh	r3, [r7, #22]
	uint16_t PA7 = ADC1_raw_data[3];	// n800v --
 8001e52:	4b1a      	ldr	r3, [pc, #104]	; (8001ebc <receive_hk_adc1+0x90>)
 8001e54:	88db      	ldrh	r3, [r3, #6]
 8001e56:	82bb      	strh	r3, [r7, #20]
	uint16_t PC1 = ADC1_raw_data[7];	// 5vmon --
 8001e58:	4b18      	ldr	r3, [pc, #96]	; (8001ebc <receive_hk_adc1+0x90>)
 8001e5a:	89db      	ldrh	r3, [r3, #14]
 8001e5c:	827b      	strh	r3, [r7, #18]
	uint16_t PC5 = ADC1_raw_data[4];	// 15vmon -- verified doesn't need to change
 8001e5e:	4b17      	ldr	r3, [pc, #92]	; (8001ebc <receive_hk_adc1+0x90>)
 8001e60:	891b      	ldrh	r3, [r3, #8]
 8001e62:	823b      	strh	r3, [r7, #16]
	uint16_t PA6 = ADC1_raw_data[0];	// 5vrefmon --
 8001e64:	4b15      	ldr	r3, [pc, #84]	; (8001ebc <receive_hk_adc1+0x90>)
 8001e66:	881b      	ldrh	r3, [r3, #0]
 8001e68:	81fb      	strh	r3, [r7, #14]

	buffer[0] = PA1;
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	8bfa      	ldrh	r2, [r7, #30]
 8001e6e:	801a      	strh	r2, [r3, #0]
	buffer[1] = PA2;
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	3302      	adds	r3, #2
 8001e74:	8bba      	ldrh	r2, [r7, #28]
 8001e76:	801a      	strh	r2, [r3, #0]
	buffer[2] = PC0;
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	3304      	adds	r3, #4
 8001e7c:	8b7a      	ldrh	r2, [r7, #26]
 8001e7e:	801a      	strh	r2, [r3, #0]
	buffer[3] = PA3;
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	3306      	adds	r3, #6
 8001e84:	8b3a      	ldrh	r2, [r7, #24]
 8001e86:	801a      	strh	r2, [r3, #0]
	buffer[4] = PB1;
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	3308      	adds	r3, #8
 8001e8c:	8afa      	ldrh	r2, [r7, #22]
 8001e8e:	801a      	strh	r2, [r3, #0]
	buffer[5] = PA7;
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	330a      	adds	r3, #10
 8001e94:	8aba      	ldrh	r2, [r7, #20]
 8001e96:	801a      	strh	r2, [r3, #0]
	buffer[6] = PC1;
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	330c      	adds	r3, #12
 8001e9c:	8a7a      	ldrh	r2, [r7, #18]
 8001e9e:	801a      	strh	r2, [r3, #0]
	buffer[7] = PC5;
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	330e      	adds	r3, #14
 8001ea4:	8a3a      	ldrh	r2, [r7, #16]
 8001ea6:	801a      	strh	r2, [r3, #0]
	buffer[8] = PA6;
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	3310      	adds	r3, #16
 8001eac:	89fa      	ldrh	r2, [r7, #14]
 8001eae:	801a      	strh	r2, [r3, #0]
}
 8001eb0:	bf00      	nop
 8001eb2:	3724      	adds	r7, #36	; 0x24
 8001eb4:	46bd      	mov	sp, r7
 8001eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eba:	4770      	bx	lr
 8001ebc:	24000c60 	.word	0x24000c60

08001ec0 <receive_hk_adc3>:
 * This function retrieves specific ADC3 sensor data and stores the results in the provided buffer.
 *
 * @param buffer The buffer to store the received ADC3 sensor data.
 */
void receive_hk_adc3(uint16_t *buffer)
{
 8001ec0:	b480      	push	{r7}
 8001ec2:	b085      	sub	sp, #20
 8001ec4:	af00      	add	r7, sp, #0
 8001ec6:	6078      	str	r0, [r7, #4]
	uint16_t vrefint = ADC3_raw_data[0];
 8001ec8:	4b10      	ldr	r3, [pc, #64]	; (8001f0c <receive_hk_adc3+0x4c>)
 8001eca:	881b      	ldrh	r3, [r3, #0]
 8001ecc:	81fb      	strh	r3, [r7, #14]
	uint16_t vsense = ADC3_raw_data[1];
 8001ece:	4b0f      	ldr	r3, [pc, #60]	; (8001f0c <receive_hk_adc3+0x4c>)
 8001ed0:	885b      	ldrh	r3, [r3, #2]
 8001ed2:	81bb      	strh	r3, [r7, #12]
	uint16_t PC2 = ADC3_raw_data[2]; 		// n5vmon --
 8001ed4:	4b0d      	ldr	r3, [pc, #52]	; (8001f0c <receive_hk_adc3+0x4c>)
 8001ed6:	889b      	ldrh	r3, [r3, #4]
 8001ed8:	817b      	strh	r3, [r7, #10]
	uint16_t PC3 = ADC3_raw_data[3];		// 3v3mon --
 8001eda:	4b0c      	ldr	r3, [pc, #48]	; (8001f0c <receive_hk_adc3+0x4c>)
 8001edc:	88db      	ldrh	r3, [r3, #6]
 8001ede:	813b      	strh	r3, [r7, #8]

	buffer[0] = vrefint;
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	89fa      	ldrh	r2, [r7, #14]
 8001ee4:	801a      	strh	r2, [r3, #0]
	buffer[1] = vsense;
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	3302      	adds	r3, #2
 8001eea:	89ba      	ldrh	r2, [r7, #12]
 8001eec:	801a      	strh	r2, [r3, #0]
	buffer[2] = PC2;
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	3304      	adds	r3, #4
 8001ef2:	897a      	ldrh	r2, [r7, #10]
 8001ef4:	801a      	strh	r2, [r3, #0]
	buffer[3] = PC3;
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	3306      	adds	r3, #6
 8001efa:	893a      	ldrh	r2, [r7, #8]
 8001efc:	801a      	strh	r2, [r3, #0]
}
 8001efe:	bf00      	nop
 8001f00:	3714      	adds	r7, #20
 8001f02:	46bd      	mov	sp, r7
 8001f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f08:	4770      	bx	lr
 8001f0a:	bf00      	nop
 8001f0c:	24000c80 	.word	0x24000c80

08001f10 <HAL_UART_TxCpltCallback>:

// *********************************************************************************************************** HELPER FUNCTIONS
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8001f10:	b480      	push	{r7}
 8001f12:	b083      	sub	sp, #12
 8001f14:	af00      	add	r7, sp, #0
 8001f16:	6078      	str	r0, [r7, #4]
	tx_flag = 1;
 8001f18:	4b04      	ldr	r3, [pc, #16]	; (8001f2c <HAL_UART_TxCpltCallback+0x1c>)
 8001f1a:	2201      	movs	r2, #1
 8001f1c:	601a      	str	r2, [r3, #0]
}
 8001f1e:	bf00      	nop
 8001f20:	370c      	adds	r7, #12
 8001f22:	46bd      	mov	sp, r7
 8001f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f28:	4770      	bx	lr
 8001f2a:	bf00      	nop
 8001f2c:	24000000 	.word	0x24000000

08001f30 <create_packet>:

packet_t create_packet(const uint8_t* data, uint16_t size) {
 8001f30:	b580      	push	{r7, lr}
 8001f32:	b086      	sub	sp, #24
 8001f34:	af00      	add	r7, sp, #0
 8001f36:	60f8      	str	r0, [r7, #12]
 8001f38:	60b9      	str	r1, [r7, #8]
 8001f3a:	4613      	mov	r3, r2
 8001f3c:	80fb      	strh	r3, [r7, #6]
    packet_t packet;
    packet.array = (uint8_t*)malloc(size * sizeof(uint8_t)); // Allocate memory
 8001f3e:	88fb      	ldrh	r3, [r7, #6]
 8001f40:	4618      	mov	r0, r3
 8001f42:	f014 f945 	bl	80161d0 <malloc>
 8001f46:	4603      	mov	r3, r0
 8001f48:	613b      	str	r3, [r7, #16]
    if (packet.array == NULL) {
        // Memory allocation failed
        // Handle the error accordingly (e.g., return an error code or terminate the program)
    }
    memcpy(packet.array, data, size); // Copy the data into the packet array
 8001f4a:	693b      	ldr	r3, [r7, #16]
 8001f4c:	88fa      	ldrh	r2, [r7, #6]
 8001f4e:	68b9      	ldr	r1, [r7, #8]
 8001f50:	4618      	mov	r0, r3
 8001f52:	f014 f94d 	bl	80161f0 <memcpy>
    packet.size = size;
 8001f56:	88fb      	ldrh	r3, [r7, #6]
 8001f58:	82bb      	strh	r3, [r7, #20]
    return packet;
 8001f5a:	68fb      	ldr	r3, [r7, #12]
 8001f5c:	461a      	mov	r2, r3
 8001f5e:	f107 0310 	add.w	r3, r7, #16
 8001f62:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001f66:	e882 0003 	stmia.w	r2, {r0, r1}
}
 8001f6a:	68f8      	ldr	r0, [r7, #12]
 8001f6c:	3718      	adds	r7, #24
 8001f6e:	46bd      	mov	sp, r7
 8001f70:	bd80      	pop	{r7, pc}
	...

08001f74 <handshake>:

int handshake()
{
 8001f74:	b580      	push	{r7, lr}
 8001f76:	b090      	sub	sp, #64	; 0x40
 8001f78:	af00      	add	r7, sp, #0
	uint8_t tx_buffer[5];
	uint8_t rx_buffer[9];
	uint8_t key;
	int allowed_tries = 10;
 8001f7a:	230a      	movs	r3, #10
 8001f7c:	63bb      	str	r3, [r7, #56]	; 0x38

	// Wait for 0xFF to be received
	do
	{
		HAL_UART_Receive(&huart1, rx_buffer, 9, 100);
 8001f7e:	f107 011c 	add.w	r1, r7, #28
 8001f82:	2364      	movs	r3, #100	; 0x64
 8001f84:	2209      	movs	r2, #9
 8001f86:	4840      	ldr	r0, [pc, #256]	; (8002088 <handshake+0x114>)
 8001f88:	f00d fefc 	bl	800fd84 <HAL_UART_Receive>
		key = rx_buffer[0];
 8001f8c:	7f3b      	ldrb	r3, [r7, #28]
 8001f8e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	}while(key != 0xFF);
 8001f92:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8001f96:	2bff      	cmp	r3, #255	; 0xff
 8001f98:	d1f1      	bne.n	8001f7e <handshake+0xa>
	//    [0]     [1]     [2]     [3]     [4]     [5]     [6]     [7]     [8]
	//    0xFF    Year   Month    Day     Hour   Minute  Second  ms MSB  ms LSB

	RTC_DateTypeDef dateStruct;
	RTC_TimeTypeDef timeStruct;
	uint8_t year = rx_buffer[1];
 8001f9a:	7f7b      	ldrb	r3, [r7, #29]
 8001f9c:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
	uint8_t month = rx_buffer[2];
 8001fa0:	7fbb      	ldrb	r3, [r7, #30]
 8001fa2:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
	uint8_t day = rx_buffer[3];
 8001fa6:	7ffb      	ldrb	r3, [r7, #31]
 8001fa8:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
	uint8_t hour = rx_buffer[4];
 8001fac:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001fb0:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
	uint8_t minute = rx_buffer[5];
 8001fb4:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8001fb8:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
	uint8_t second = rx_buffer[6];
 8001fbc:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8001fc0:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
	uint16_t milliseconds = (rx_buffer[7] << 8) | rx_buffer[8]; // Combine MSB and LSB for milliseconds
 8001fc4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8001fc8:	021b      	lsls	r3, r3, #8
 8001fca:	b21a      	sxth	r2, r3
 8001fcc:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8001fd0:	b21b      	sxth	r3, r3
 8001fd2:	4313      	orrs	r3, r2
 8001fd4:	b21b      	sxth	r3, r3
 8001fd6:	85fb      	strh	r3, [r7, #46]	; 0x2e

	dateStruct.Year = year;
 8001fd8:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8001fdc:	76fb      	strb	r3, [r7, #27]
	dateStruct.Month = month;
 8001fde:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8001fe2:	767b      	strb	r3, [r7, #25]
	dateStruct.Date = day;
 8001fe4:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8001fe8:	76bb      	strb	r3, [r7, #26]

	timeStruct.Hours = hour;
 8001fea:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001fee:	713b      	strb	r3, [r7, #4]
	timeStruct.Minutes = minute;
 8001ff0:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8001ff4:	717b      	strb	r3, [r7, #5]
	timeStruct.Seconds = second;
 8001ff6:	f897 3031 	ldrb.w	r3, [r7, #49]	; 0x31
 8001ffa:	71bb      	strb	r3, [r7, #6]
	timeStruct.SubSeconds = milliseconds; // Set the milliseconds (if supported by your RTC)
 8001ffc:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8001ffe:	60bb      	str	r3, [r7, #8]

	HAL_StatusTypeDef status;

	status = HAL_RTC_SetDate(&hrtc, &dateStruct, RTC_FORMAT_BIN);
 8002000:	f107 0318 	add.w	r3, r7, #24
 8002004:	2200      	movs	r2, #0
 8002006:	4619      	mov	r1, r3
 8002008:	4820      	ldr	r0, [pc, #128]	; (800208c <handshake+0x118>)
 800200a:	f00b fb19 	bl	800d640 <HAL_RTC_SetDate>
 800200e:	4603      	mov	r3, r0
 8002010:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
	if (status != HAL_OK)
 8002014:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8002018:	2b00      	cmp	r3, #0
 800201a:	d001      	beq.n	8002020 <handshake+0xac>
	{
		Error_Handler();
 800201c:	f000 fd7c 	bl	8002b18 <Error_Handler>
	}

	status = HAL_RTC_SetTime(&hrtc, &timeStruct, RTC_FORMAT_BIN);
 8002020:	1d3b      	adds	r3, r7, #4
 8002022:	2200      	movs	r2, #0
 8002024:	4619      	mov	r1, r3
 8002026:	4819      	ldr	r0, [pc, #100]	; (800208c <handshake+0x118>)
 8002028:	f00b fa10 	bl	800d44c <HAL_RTC_SetTime>
 800202c:	4603      	mov	r3, r0
 800202e:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
	if (status != HAL_OK)
 8002032:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8002036:	2b00      	cmp	r3, #0
 8002038:	d001      	beq.n	800203e <handshake+0xca>
	{
		Error_Handler();
 800203a:	f000 fd6d 	bl	8002b18 <Error_Handler>
	}

	tx_buffer[0] = 0xFA;
 800203e:	23fa      	movs	r3, #250	; 0xfa
 8002040:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
	tx_buffer[1] = 1;
 8002044:	2301      	movs	r3, #1
 8002046:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
	tx_buffer[2] = 0;
 800204a:	2300      	movs	r3, #0
 800204c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
	tx_buffer[3] = 0;
 8002050:	2300      	movs	r3, #0
 8002052:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
	tx_buffer[4] = 2;
 8002056:	2302      	movs	r3, #2
 8002058:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c

	for(int i = 0; i < allowed_tries; i++)
 800205c:	2300      	movs	r3, #0
 800205e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002060:	e009      	b.n	8002076 <handshake+0x102>
	{
		HAL_UART_Transmit(&huart1, tx_buffer, 5 * sizeof(uint8_t), 100);
 8002062:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8002066:	2364      	movs	r3, #100	; 0x64
 8002068:	2205      	movs	r2, #5
 800206a:	4807      	ldr	r0, [pc, #28]	; (8002088 <handshake+0x114>)
 800206c:	f00d fdfc 	bl	800fc68 <HAL_UART_Transmit>
	for(int i = 0; i < allowed_tries; i++)
 8002070:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002072:	3301      	adds	r3, #1
 8002074:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002076:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002078:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800207a:	429a      	cmp	r2, r3
 800207c:	dbf1      	blt.n	8002062 <handshake+0xee>
	}

	return 1;
 800207e:	2301      	movs	r3, #1
}
 8002080:	4618      	mov	r0, r3
 8002082:	3740      	adds	r7, #64	; 0x40
 8002084:	46bd      	mov	sp, r7
 8002086:	bd80      	pop	{r7, pc}
 8002088:	240005ec 	.word	0x240005ec
 800208c:	240003d4 	.word	0x240003d4

08002090 <system_setup>:
 * This function initializes various system components including timers, ADC calibration, and DMA for ADC data acquisition.
 * It starts PWM for TIM2, performs ADC calibration for ADC1 and ADC3, and starts DMA for ADC data acquisition.
 * Any errors encountered during these initialization steps are handled by the Error_Handler function.
 */
void system_setup()
{
 8002090:	b580      	push	{r7, lr}
 8002092:	af00      	add	r7, sp, #0

	TIM2->CCR4 = 312;
 8002094:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002098:	f44f 729c 	mov.w	r2, #312	; 0x138
 800209c:	641a      	str	r2, [r3, #64]	; 0x40
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 800209e:	210c      	movs	r1, #12
 80020a0:	4818      	ldr	r0, [pc, #96]	; (8002104 <system_setup+0x74>)
 80020a2:	f00c fbe7 	bl	800e874 <HAL_TIM_PWM_Start>

	if (HAL_ADCEx_Calibration_Start(&hadc1, ADC_CALIB_OFFSET_LINEARITY,
 80020a6:	f240 72ff 	movw	r2, #2047	; 0x7ff
 80020aa:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80020ae:	4816      	ldr	r0, [pc, #88]	; (8002108 <system_setup+0x78>)
 80020b0:	f002 ff98 	bl	8004fe4 <HAL_ADCEx_Calibration_Start>
 80020b4:	4603      	mov	r3, r0
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d001      	beq.n	80020be <system_setup+0x2e>
			ADC_SINGLE_ENDED) != HAL_OK) {
		/* Calibration Error */
		Error_Handler();
 80020ba:	f000 fd2d 	bl	8002b18 <Error_Handler>
	}

	if (HAL_ADC_Start_DMA(&hadc1, (uint32_t*) ADC1_raw_data,
 80020be:	220b      	movs	r2, #11
 80020c0:	4912      	ldr	r1, [pc, #72]	; (800210c <system_setup+0x7c>)
 80020c2:	4811      	ldr	r0, [pc, #68]	; (8002108 <system_setup+0x78>)
 80020c4:	f002 f86c 	bl	80041a0 <HAL_ADC_Start_DMA>
 80020c8:	4603      	mov	r3, r0
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d001      	beq.n	80020d2 <system_setup+0x42>
			ADC1_NUM_CHANNELS) != HAL_OK) {
		Error_Handler();
 80020ce:	f000 fd23 	bl	8002b18 <Error_Handler>
	}

	if (HAL_ADCEx_Calibration_Start(&hadc3, ADC_CALIB_OFFSET_LINEARITY,
 80020d2:	f240 72ff 	movw	r2, #2047	; 0x7ff
 80020d6:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80020da:	480d      	ldr	r0, [pc, #52]	; (8002110 <system_setup+0x80>)
 80020dc:	f002 ff82 	bl	8004fe4 <HAL_ADCEx_Calibration_Start>
 80020e0:	4603      	mov	r3, r0
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d001      	beq.n	80020ea <system_setup+0x5a>
			ADC_SINGLE_ENDED) != HAL_OK) {
		/* Calibration Error */
		Error_Handler();
 80020e6:	f000 fd17 	bl	8002b18 <Error_Handler>
	}

	if (HAL_ADC_Start_DMA(&hadc3, (uint32_t*) ADC3_raw_data,
 80020ea:	2204      	movs	r2, #4
 80020ec:	4909      	ldr	r1, [pc, #36]	; (8002114 <system_setup+0x84>)
 80020ee:	4808      	ldr	r0, [pc, #32]	; (8002110 <system_setup+0x80>)
 80020f0:	f002 f856 	bl	80041a0 <HAL_ADC_Start_DMA>
 80020f4:	4603      	mov	r3, r0
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d001      	beq.n	80020fe <system_setup+0x6e>
			ADC3_NUM_CHANNELS) != HAL_OK) {
		Error_Handler();
 80020fa:	f000 fd0d 	bl	8002b18 <Error_Handler>
	}
}
 80020fe:	bf00      	nop
 8002100:	bd80      	pop	{r7, pc}
 8002102:	bf00      	nop
 8002104:	24000554 	.word	0x24000554
 8002108:	2400013c 	.word	0x2400013c
 800210c:	24000c60 	.word	0x24000c60
 8002110:	240001a0 	.word	0x240001a0
 8002114:	24000c80 	.word	0x24000c80

08002118 <getTimestamp>:


void getTimestamp(uint8_t *buffer)
{
 8002118:	b580      	push	{r7, lr}
 800211a:	b08a      	sub	sp, #40	; 0x28
 800211c:	af00      	add	r7, sp, #0
 800211e:	6078      	str	r0, [r7, #4]
	RTC_TimeTypeDef currentTime;
	RTC_DateTypeDef currentDate;

	HAL_RTC_GetTime(&hrtc, &currentTime, RTC_FORMAT_BIN);
 8002120:	f107 0310 	add.w	r3, r7, #16
 8002124:	2200      	movs	r2, #0
 8002126:	4619      	mov	r1, r3
 8002128:	481d      	ldr	r0, [pc, #116]	; (80021a0 <getTimestamp+0x88>)
 800212a:	f00b fa2d 	bl	800d588 <HAL_RTC_GetTime>
	HAL_RTC_GetDate(&hrtc, &currentDate, RTC_FORMAT_BIN);
 800212e:	f107 030c 	add.w	r3, r7, #12
 8002132:	2200      	movs	r2, #0
 8002134:	4619      	mov	r1, r3
 8002136:	481a      	ldr	r0, [pc, #104]	; (80021a0 <getTimestamp+0x88>)
 8002138:	f00b fb0a 	bl	800d750 <HAL_RTC_GetDate>
	uint32_t milliseconds = (1000 - (currentTime.SubSeconds * 1000) / hrtc.Init.SynchPrediv);
 800213c:	697b      	ldr	r3, [r7, #20]
 800213e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002142:	fb03 f202 	mul.w	r2, r3, r2
 8002146:	4b16      	ldr	r3, [pc, #88]	; (80021a0 <getTimestamp+0x88>)
 8002148:	68db      	ldr	r3, [r3, #12]
 800214a:	fbb2 f3f3 	udiv	r3, r2, r3
 800214e:	f5c3 737a 	rsb	r3, r3, #1000	; 0x3e8
 8002152:	627b      	str	r3, [r7, #36]	; 0x24

	//uint32_t milliseconds = currentTime.SubSeconds;


	buffer[0] = currentDate.Year;		// 0-99
 8002154:	7bfa      	ldrb	r2, [r7, #15]
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	701a      	strb	r2, [r3, #0]
	buffer[1] = currentDate.Month;		// 1-12
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	3301      	adds	r3, #1
 800215e:	7b7a      	ldrb	r2, [r7, #13]
 8002160:	701a      	strb	r2, [r3, #0]
	buffer[2] = currentDate.Date;		// 1-31
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	3302      	adds	r3, #2
 8002166:	7bba      	ldrb	r2, [r7, #14]
 8002168:	701a      	strb	r2, [r3, #0]
	buffer[3] = currentTime.Hours;		// 0-23
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	3303      	adds	r3, #3
 800216e:	7c3a      	ldrb	r2, [r7, #16]
 8002170:	701a      	strb	r2, [r3, #0]
	buffer[4] = currentTime.Minutes;	// 0-59
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	3304      	adds	r3, #4
 8002176:	7c7a      	ldrb	r2, [r7, #17]
 8002178:	701a      	strb	r2, [r3, #0]
	buffer[5] = currentTime.Seconds;	// 0-59
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	3305      	adds	r3, #5
 800217e:	7cba      	ldrb	r2, [r7, #18]
 8002180:	701a      	strb	r2, [r3, #0]
	buffer[6] = (milliseconds >> 8) & 0xFF;  // High byte of milliseconds
 8002182:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002184:	0a1a      	lsrs	r2, r3, #8
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	3306      	adds	r3, #6
 800218a:	b2d2      	uxtb	r2, r2
 800218c:	701a      	strb	r2, [r3, #0]
	buffer[7] = milliseconds & 0xFF;
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	3307      	adds	r3, #7
 8002192:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002194:	b2d2      	uxtb	r2, r2
 8002196:	701a      	strb	r2, [r3, #0]

}
 8002198:	bf00      	nop
 800219a:	3728      	adds	r7, #40	; 0x28
 800219c:	46bd      	mov	sp, r7
 800219e:	bd80      	pop	{r7, pc}
 80021a0:	240003d4 	.word	0x240003d4

080021a4 <sample_pmt>:
 * The sampled data is stored in the provided buffer.
 *
 * @param buffer Pointer to the buffer where sampled data will be stored.
 */
void sample_pmt()
{
 80021a4:	b580      	push	{r7, lr}
 80021a6:	b086      	sub	sp, #24
 80021a8:	af00      	add	r7, sp, #0
	while (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_8)) {
 80021aa:	bf00      	nop
 80021ac:	f44f 7180 	mov.w	r1, #256	; 0x100
 80021b0:	4840      	ldr	r0, [pc, #256]	; (80022b4 <sample_pmt+0x110>)
 80021b2:	f006 fd2b 	bl	8008c0c <HAL_GPIO_ReadPin>
 80021b6:	4603      	mov	r3, r0
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	d1f7      	bne.n	80021ac <sample_pmt+0x8>
	}
	uint8_t* buffer = (uint8_t*)malloc(PMT_DATA_SIZE * sizeof(uint8_t)); // Allocate memory for the buffer
 80021bc:	200e      	movs	r0, #14
 80021be:	f014 f807 	bl	80161d0 <malloc>
 80021c2:	4603      	mov	r3, r0
 80021c4:	617b      	str	r3, [r7, #20]
	uint8_t* pmt_spi = (uint8_t*)malloc(2 * sizeof(uint8_t));
 80021c6:	2002      	movs	r0, #2
 80021c8:	f014 f802 	bl	80161d0 <malloc>
 80021cc:	4603      	mov	r3, r0
 80021ce:	613b      	str	r3, [r7, #16]
	uint8_t* timestamp = (uint8_t*)malloc(8 * sizeof(uint8_t));
 80021d0:	2008      	movs	r0, #8
 80021d2:	f013 fffd 	bl	80161d0 <malloc>
 80021d6:	4603      	mov	r3, r0
 80021d8:	60fb      	str	r3, [r7, #12]
	getTimestamp(timestamp);
 80021da:	68f8      	ldr	r0, [r7, #12]
 80021dc:	f7ff ff9c 	bl	8002118 <getTimestamp>

#ifdef SIMULATE
	pmt_spi[0] = 0xE;
	pmt_spi[1] = 0xD;
#else
	receive_pmt_spi(pmt_spi);
 80021e0:	6938      	ldr	r0, [r7, #16]
 80021e2:	f7ff fd91 	bl	8001d08 <receive_pmt_spi>
#endif

	buffer[0] = PMT_SYNC;
 80021e6:	697b      	ldr	r3, [r7, #20]
 80021e8:	22bb      	movs	r2, #187	; 0xbb
 80021ea:	701a      	strb	r2, [r3, #0]
	buffer[1] = PMT_SYNC;
 80021ec:	697b      	ldr	r3, [r7, #20]
 80021ee:	3301      	adds	r3, #1
 80021f0:	22bb      	movs	r2, #187	; 0xbb
 80021f2:	701a      	strb	r2, [r3, #0]
	buffer[2] = ((pmt_seq & 0xFF00) >> 8);
 80021f4:	4b30      	ldr	r3, [pc, #192]	; (80022b8 <sample_pmt+0x114>)
 80021f6:	881b      	ldrh	r3, [r3, #0]
 80021f8:	0a1b      	lsrs	r3, r3, #8
 80021fa:	b29a      	uxth	r2, r3
 80021fc:	697b      	ldr	r3, [r7, #20]
 80021fe:	3302      	adds	r3, #2
 8002200:	b2d2      	uxtb	r2, r2
 8002202:	701a      	strb	r2, [r3, #0]
	buffer[3] = (pmt_seq & 0xFF);
 8002204:	4b2c      	ldr	r3, [pc, #176]	; (80022b8 <sample_pmt+0x114>)
 8002206:	881a      	ldrh	r2, [r3, #0]
 8002208:	697b      	ldr	r3, [r7, #20]
 800220a:	3303      	adds	r3, #3
 800220c:	b2d2      	uxtb	r2, r2
 800220e:	701a      	strb	r2, [r3, #0]
	buffer[4] = pmt_spi[0];
 8002210:	697b      	ldr	r3, [r7, #20]
 8002212:	3304      	adds	r3, #4
 8002214:	693a      	ldr	r2, [r7, #16]
 8002216:	7812      	ldrb	r2, [r2, #0]
 8002218:	701a      	strb	r2, [r3, #0]
	buffer[5] = pmt_spi[1];
 800221a:	697b      	ldr	r3, [r7, #20]
 800221c:	3305      	adds	r3, #5
 800221e:	693a      	ldr	r2, [r7, #16]
 8002220:	7852      	ldrb	r2, [r2, #1]
 8002222:	701a      	strb	r2, [r3, #0]
	buffer[6] = timestamp[0];
 8002224:	697b      	ldr	r3, [r7, #20]
 8002226:	3306      	adds	r3, #6
 8002228:	68fa      	ldr	r2, [r7, #12]
 800222a:	7812      	ldrb	r2, [r2, #0]
 800222c:	701a      	strb	r2, [r3, #0]
	buffer[7] = timestamp[1];
 800222e:	697b      	ldr	r3, [r7, #20]
 8002230:	3307      	adds	r3, #7
 8002232:	68fa      	ldr	r2, [r7, #12]
 8002234:	7852      	ldrb	r2, [r2, #1]
 8002236:	701a      	strb	r2, [r3, #0]
	buffer[8] = timestamp[2];
 8002238:	697b      	ldr	r3, [r7, #20]
 800223a:	3308      	adds	r3, #8
 800223c:	68fa      	ldr	r2, [r7, #12]
 800223e:	7892      	ldrb	r2, [r2, #2]
 8002240:	701a      	strb	r2, [r3, #0]
	buffer[9] = timestamp[3];
 8002242:	697b      	ldr	r3, [r7, #20]
 8002244:	3309      	adds	r3, #9
 8002246:	68fa      	ldr	r2, [r7, #12]
 8002248:	78d2      	ldrb	r2, [r2, #3]
 800224a:	701a      	strb	r2, [r3, #0]
	buffer[10] = timestamp[4];
 800224c:	697b      	ldr	r3, [r7, #20]
 800224e:	330a      	adds	r3, #10
 8002250:	68fa      	ldr	r2, [r7, #12]
 8002252:	7912      	ldrb	r2, [r2, #4]
 8002254:	701a      	strb	r2, [r3, #0]
	buffer[11] = timestamp[5];
 8002256:	697b      	ldr	r3, [r7, #20]
 8002258:	330b      	adds	r3, #11
 800225a:	68fa      	ldr	r2, [r7, #12]
 800225c:	7952      	ldrb	r2, [r2, #5]
 800225e:	701a      	strb	r2, [r3, #0]
	buffer[12] = timestamp[6];
 8002260:	697b      	ldr	r3, [r7, #20]
 8002262:	330c      	adds	r3, #12
 8002264:	68fa      	ldr	r2, [r7, #12]
 8002266:	7992      	ldrb	r2, [r2, #6]
 8002268:	701a      	strb	r2, [r3, #0]
	buffer[13] = timestamp[7];
 800226a:	697b      	ldr	r3, [r7, #20]
 800226c:	330d      	adds	r3, #13
 800226e:	68fa      	ldr	r2, [r7, #12]
 8002270:	79d2      	ldrb	r2, [r2, #7]
 8002272:	701a      	strb	r2, [r3, #0]

	packet_t pmt_packet = create_packet(buffer, PMT_DATA_SIZE);
 8002274:	1d3b      	adds	r3, r7, #4
 8002276:	220e      	movs	r2, #14
 8002278:	6979      	ldr	r1, [r7, #20]
 800227a:	4618      	mov	r0, r3
 800227c:	f7ff fe58 	bl	8001f30 <create_packet>
	osMessageQueuePut(mid_MsgQueue, &pmt_packet, 0U, 0U);
 8002280:	4b0e      	ldr	r3, [pc, #56]	; (80022bc <sample_pmt+0x118>)
 8002282:	6818      	ldr	r0, [r3, #0]
 8002284:	1d39      	adds	r1, r7, #4
 8002286:	2300      	movs	r3, #0
 8002288:	2200      	movs	r2, #0
 800228a:	f010 fdc7 	bl	8012e1c <osMessageQueuePut>
	available_msgs++;
 800228e:	4b0c      	ldr	r3, [pc, #48]	; (80022c0 <sample_pmt+0x11c>)
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	3301      	adds	r3, #1
 8002294:	4a0a      	ldr	r2, [pc, #40]	; (80022c0 <sample_pmt+0x11c>)
 8002296:	6013      	str	r3, [r2, #0]
	free(buffer);
 8002298:	6978      	ldr	r0, [r7, #20]
 800229a:	f013 ffa1 	bl	80161e0 <free>
	free(pmt_spi);
 800229e:	6938      	ldr	r0, [r7, #16]
 80022a0:	f013 ff9e 	bl	80161e0 <free>
	free(timestamp);
 80022a4:	68f8      	ldr	r0, [r7, #12]
 80022a6:	f013 ff9b 	bl	80161e0 <free>
}
 80022aa:	bf00      	nop
 80022ac:	3718      	adds	r7, #24
 80022ae:	46bd      	mov	sp, r7
 80022b0:	bd80      	pop	{r7, pc}
 80022b2:	bf00      	nop
 80022b4:	58020000 	.word	0x58020000
 80022b8:	24000bdc 	.word	0x24000bdc
 80022bc:	24000bcc 	.word	0x24000bcc
 80022c0:	24000bd8 	.word	0x24000bd8

080022c4 <sample_erpa>:
 * The sampled data is stored in the provided buffer.
 *
 * @param buffer Pointer to the buffer where sampled data will be stored.
 */
void sample_erpa()
{
 80022c4:	b580      	push	{r7, lr}
 80022c6:	b086      	sub	sp, #24
 80022c8:	af00      	add	r7, sp, #0
	while (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_11)) {
 80022ca:	bf00      	nop
 80022cc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80022d0:	4854      	ldr	r0, [pc, #336]	; (8002424 <sample_erpa+0x160>)
 80022d2:	f006 fc9b 	bl	8008c0c <HAL_GPIO_ReadPin>
 80022d6:	4603      	mov	r3, r0
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d1f7      	bne.n	80022cc <sample_erpa+0x8>
	}

	uint8_t* buffer = (uint8_t*)malloc(ERPA_DATA_SIZE * sizeof(uint8_t)); // Allocate memory for the buffer
 80022dc:	2012      	movs	r0, #18
 80022de:	f013 ff77 	bl	80161d0 <malloc>
 80022e2:	4603      	mov	r3, r0
 80022e4:	617b      	str	r3, [r7, #20]

	uint8_t* erpa_spi = (uint8_t*)malloc(2 * sizeof(uint8_t));
 80022e6:	2002      	movs	r0, #2
 80022e8:	f013 ff72 	bl	80161d0 <malloc>
 80022ec:	4603      	mov	r3, r0
 80022ee:	613b      	str	r3, [r7, #16]
	uint16_t* erpa_adc = (uint16_t*)malloc(2 * sizeof(uint16_t));
 80022f0:	2004      	movs	r0, #4
 80022f2:	f013 ff6d 	bl	80161d0 <malloc>
 80022f6:	4603      	mov	r3, r0
 80022f8:	60fb      	str	r3, [r7, #12]
	uint8_t* timestamp = (uint8_t*)malloc(8 * sizeof(uint8_t));
 80022fa:	2008      	movs	r0, #8
 80022fc:	f013 ff68 	bl	80161d0 <malloc>
 8002300:	4603      	mov	r3, r0
 8002302:	60bb      	str	r3, [r7, #8]
	getTimestamp(timestamp);
 8002304:	68b8      	ldr	r0, [r7, #8]
 8002306:	f7ff ff07 	bl	8002118 <getTimestamp>
	erpa_spi[1] = 0xD;

	erpa_adc[0] = 0xEE;
	erpa_adc[1] = 0xDD;
#else
	receive_erpa_spi(erpa_spi);
 800230a:	6938      	ldr	r0, [r7, #16]
 800230c:	f7ff fd20 	bl	8001d50 <receive_erpa_spi>
	receive_erpa_adc(erpa_adc);
 8002310:	68f8      	ldr	r0, [r7, #12]
 8002312:	f7ff fd41 	bl	8001d98 <receive_erpa_adc>
#endif

	buffer[0] = ERPA_SYNC;
 8002316:	697b      	ldr	r3, [r7, #20]
 8002318:	22aa      	movs	r2, #170	; 0xaa
 800231a:	701a      	strb	r2, [r3, #0]
	buffer[1] = ERPA_SYNC;
 800231c:	697b      	ldr	r3, [r7, #20]
 800231e:	3301      	adds	r3, #1
 8002320:	22aa      	movs	r2, #170	; 0xaa
 8002322:	701a      	strb	r2, [r3, #0]
	buffer[2] = ((erpa_seq & 0xFF00) >> 8);
 8002324:	4b40      	ldr	r3, [pc, #256]	; (8002428 <sample_erpa+0x164>)
 8002326:	881b      	ldrh	r3, [r3, #0]
 8002328:	0a1b      	lsrs	r3, r3, #8
 800232a:	b29a      	uxth	r2, r3
 800232c:	697b      	ldr	r3, [r7, #20]
 800232e:	3302      	adds	r3, #2
 8002330:	b2d2      	uxtb	r2, r2
 8002332:	701a      	strb	r2, [r3, #0]
	buffer[3] = (erpa_seq & 0xFF);
 8002334:	4b3c      	ldr	r3, [pc, #240]	; (8002428 <sample_erpa+0x164>)
 8002336:	881a      	ldrh	r2, [r3, #0]
 8002338:	697b      	ldr	r3, [r7, #20]
 800233a:	3303      	adds	r3, #3
 800233c:	b2d2      	uxtb	r2, r2
 800233e:	701a      	strb	r2, [r3, #0]
	buffer[4] = ((erpa_adc[0] & 0xFF00) >> 8);	// SWP Monitored MSB
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	881b      	ldrh	r3, [r3, #0]
 8002344:	0a1b      	lsrs	r3, r3, #8
 8002346:	b29a      	uxth	r2, r3
 8002348:	697b      	ldr	r3, [r7, #20]
 800234a:	3304      	adds	r3, #4
 800234c:	b2d2      	uxtb	r2, r2
 800234e:	701a      	strb	r2, [r3, #0]
	buffer[5] = (erpa_adc[0] & 0xFF);           // SWP Monitored LSB
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	881a      	ldrh	r2, [r3, #0]
 8002354:	697b      	ldr	r3, [r7, #20]
 8002356:	3305      	adds	r3, #5
 8002358:	b2d2      	uxtb	r2, r2
 800235a:	701a      	strb	r2, [r3, #0]
	buffer[6] = ((erpa_adc[1] & 0xFF00) >> 8);  // TEMPURATURE 1 MSB
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	3302      	adds	r3, #2
 8002360:	881b      	ldrh	r3, [r3, #0]
 8002362:	0a1b      	lsrs	r3, r3, #8
 8002364:	b29a      	uxth	r2, r3
 8002366:	697b      	ldr	r3, [r7, #20]
 8002368:	3306      	adds	r3, #6
 800236a:	b2d2      	uxtb	r2, r2
 800236c:	701a      	strb	r2, [r3, #0]
	buffer[7] = (erpa_adc[1] & 0xFF);           // TEMPURATURE 1 LSB
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	3302      	adds	r3, #2
 8002372:	881a      	ldrh	r2, [r3, #0]
 8002374:	697b      	ldr	r3, [r7, #20]
 8002376:	3307      	adds	r3, #7
 8002378:	b2d2      	uxtb	r2, r2
 800237a:	701a      	strb	r2, [r3, #0]
	buffer[8] = erpa_spi[0];					// ERPA eADC MSB
 800237c:	697b      	ldr	r3, [r7, #20]
 800237e:	3308      	adds	r3, #8
 8002380:	693a      	ldr	r2, [r7, #16]
 8002382:	7812      	ldrb	r2, [r2, #0]
 8002384:	701a      	strb	r2, [r3, #0]
	buffer[9] = erpa_spi[1];					// ERPA eADC LSB
 8002386:	697b      	ldr	r3, [r7, #20]
 8002388:	3309      	adds	r3, #9
 800238a:	693a      	ldr	r2, [r7, #16]
 800238c:	7852      	ldrb	r2, [r2, #1]
 800238e:	701a      	strb	r2, [r3, #0]
	buffer[10] = timestamp[0];
 8002390:	697b      	ldr	r3, [r7, #20]
 8002392:	330a      	adds	r3, #10
 8002394:	68ba      	ldr	r2, [r7, #8]
 8002396:	7812      	ldrb	r2, [r2, #0]
 8002398:	701a      	strb	r2, [r3, #0]
	buffer[11] = timestamp[1];
 800239a:	697b      	ldr	r3, [r7, #20]
 800239c:	330b      	adds	r3, #11
 800239e:	68ba      	ldr	r2, [r7, #8]
 80023a0:	7852      	ldrb	r2, [r2, #1]
 80023a2:	701a      	strb	r2, [r3, #0]
	buffer[12] = timestamp[2];
 80023a4:	697b      	ldr	r3, [r7, #20]
 80023a6:	330c      	adds	r3, #12
 80023a8:	68ba      	ldr	r2, [r7, #8]
 80023aa:	7892      	ldrb	r2, [r2, #2]
 80023ac:	701a      	strb	r2, [r3, #0]
	buffer[13] = timestamp[3];
 80023ae:	697b      	ldr	r3, [r7, #20]
 80023b0:	330d      	adds	r3, #13
 80023b2:	68ba      	ldr	r2, [r7, #8]
 80023b4:	78d2      	ldrb	r2, [r2, #3]
 80023b6:	701a      	strb	r2, [r3, #0]
	buffer[14] = timestamp[4];
 80023b8:	697b      	ldr	r3, [r7, #20]
 80023ba:	330e      	adds	r3, #14
 80023bc:	68ba      	ldr	r2, [r7, #8]
 80023be:	7912      	ldrb	r2, [r2, #4]
 80023c0:	701a      	strb	r2, [r3, #0]
	buffer[15] = timestamp[5];
 80023c2:	697b      	ldr	r3, [r7, #20]
 80023c4:	330f      	adds	r3, #15
 80023c6:	68ba      	ldr	r2, [r7, #8]
 80023c8:	7952      	ldrb	r2, [r2, #5]
 80023ca:	701a      	strb	r2, [r3, #0]
	buffer[16] = timestamp[6];
 80023cc:	697b      	ldr	r3, [r7, #20]
 80023ce:	3310      	adds	r3, #16
 80023d0:	68ba      	ldr	r2, [r7, #8]
 80023d2:	7992      	ldrb	r2, [r2, #6]
 80023d4:	701a      	strb	r2, [r3, #0]
	buffer[17] = timestamp[7];
 80023d6:	697b      	ldr	r3, [r7, #20]
 80023d8:	3311      	adds	r3, #17
 80023da:	68ba      	ldr	r2, [r7, #8]
 80023dc:	79d2      	ldrb	r2, [r2, #7]
 80023de:	701a      	strb	r2, [r3, #0]



	packet_t erpa_packet = create_packet(buffer, ERPA_DATA_SIZE);
 80023e0:	463b      	mov	r3, r7
 80023e2:	2212      	movs	r2, #18
 80023e4:	6979      	ldr	r1, [r7, #20]
 80023e6:	4618      	mov	r0, r3
 80023e8:	f7ff fda2 	bl	8001f30 <create_packet>
	osMessageQueuePut(mid_MsgQueue, &erpa_packet, 0U, 0U);
 80023ec:	4b0f      	ldr	r3, [pc, #60]	; (800242c <sample_erpa+0x168>)
 80023ee:	6818      	ldr	r0, [r3, #0]
 80023f0:	4639      	mov	r1, r7
 80023f2:	2300      	movs	r3, #0
 80023f4:	2200      	movs	r2, #0
 80023f6:	f010 fd11 	bl	8012e1c <osMessageQueuePut>
	available_msgs++;
 80023fa:	4b0d      	ldr	r3, [pc, #52]	; (8002430 <sample_erpa+0x16c>)
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	3301      	adds	r3, #1
 8002400:	4a0b      	ldr	r2, [pc, #44]	; (8002430 <sample_erpa+0x16c>)
 8002402:	6013      	str	r3, [r2, #0]
	free(buffer);
 8002404:	6978      	ldr	r0, [r7, #20]
 8002406:	f013 feeb 	bl	80161e0 <free>
	free(erpa_spi);
 800240a:	6938      	ldr	r0, [r7, #16]
 800240c:	f013 fee8 	bl	80161e0 <free>
	free(erpa_adc);
 8002410:	68f8      	ldr	r0, [r7, #12]
 8002412:	f013 fee5 	bl	80161e0 <free>
	free(timestamp);
 8002416:	68b8      	ldr	r0, [r7, #8]
 8002418:	f013 fee2 	bl	80161e0 <free>
}
 800241c:	bf00      	nop
 800241e:	3718      	adds	r7, #24
 8002420:	46bd      	mov	sp, r7
 8002422:	bd80      	pop	{r7, pc}
 8002424:	58020400 	.word	0x58020400
 8002428:	24000bde 	.word	0x24000bde
 800242c:	24000bcc 	.word	0x24000bcc
 8002430:	24000bd8 	.word	0x24000bd8

08002434 <sample_hk>:
 * The sampled data is stored in the provided buffer.
 *
 * @param buffer Pointer to the buffer where sampled data will be stored.
 */
void sample_hk()
{
 8002434:	b580      	push	{r7, lr}
 8002436:	b088      	sub	sp, #32
 8002438:	af00      	add	r7, sp, #0
	uint8_t* buffer = (uint8_t*)malloc(HK_DATA_SIZE * sizeof(uint8_t)); // Allocate memory for the buffer
 800243a:	202e      	movs	r0, #46	; 0x2e
 800243c:	f013 fec8 	bl	80161d0 <malloc>
 8002440:	4603      	mov	r3, r0
 8002442:	61fb      	str	r3, [r7, #28]

	static uint16_t last_i2c_reading[4];
	int16_t* hk_i2c = (int16_t*)malloc(4 * sizeof(int16_t));
 8002444:	2008      	movs	r0, #8
 8002446:	f013 fec3 	bl	80161d0 <malloc>
 800244a:	4603      	mov	r3, r0
 800244c:	61bb      	str	r3, [r7, #24]
	uint16_t* hk_adc1 = (uint16_t*)malloc(9 * sizeof(uint16_t));
 800244e:	2012      	movs	r0, #18
 8002450:	f013 febe 	bl	80161d0 <malloc>
 8002454:	4603      	mov	r3, r0
 8002456:	617b      	str	r3, [r7, #20]
	uint16_t* hk_adc3 = (uint16_t*)malloc(4 * sizeof(uint16_t));
 8002458:	2008      	movs	r0, #8
 800245a:	f013 feb9 	bl	80161d0 <malloc>
 800245e:	4603      	mov	r3, r0
 8002460:	613b      	str	r3, [r7, #16]
	uint8_t* timestamp = (uint8_t*)malloc(8 * sizeof(uint8_t));
 8002462:	2008      	movs	r0, #8
 8002464:	f013 feb4 	bl	80161d0 <malloc>
 8002468:	4603      	mov	r3, r0
 800246a:	60fb      	str	r3, [r7, #12]
	getTimestamp(timestamp);
 800246c:	68f8      	ldr	r0, [r7, #12]
 800246e:	f7ff fe53 	bl	8002118 <getTimestamp>
	hk_adc3[0] = 0xB0;
	hk_adc3[1] = 0xB1;
	hk_adc3[2] = 0xB2;
	hk_adc3[3] = 0xB3;
#else
	if (TEMPERATURE_COUNTER > 999){
 8002472:	4b13      	ldr	r3, [pc, #76]	; (80024c0 <sample_hk+0x8c>)
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800247a:	db25      	blt.n	80024c8 <sample_hk+0x94>
		receive_hk_i2c(hk_i2c);
 800247c:	69b8      	ldr	r0, [r7, #24]
 800247e:	f7ff fca5 	bl	8001dcc <receive_hk_i2c>
		last_i2c_reading[0] = hk_i2c[0];
 8002482:	69bb      	ldr	r3, [r7, #24]
 8002484:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002488:	b29a      	uxth	r2, r3
 800248a:	4b0e      	ldr	r3, [pc, #56]	; (80024c4 <sample_hk+0x90>)
 800248c:	801a      	strh	r2, [r3, #0]
		last_i2c_reading[1] = hk_i2c[1];
 800248e:	69bb      	ldr	r3, [r7, #24]
 8002490:	3302      	adds	r3, #2
 8002492:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002496:	b29a      	uxth	r2, r3
 8002498:	4b0a      	ldr	r3, [pc, #40]	; (80024c4 <sample_hk+0x90>)
 800249a:	805a      	strh	r2, [r3, #2]
		last_i2c_reading[2] = hk_i2c[2];
 800249c:	69bb      	ldr	r3, [r7, #24]
 800249e:	3304      	adds	r3, #4
 80024a0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80024a4:	b29a      	uxth	r2, r3
 80024a6:	4b07      	ldr	r3, [pc, #28]	; (80024c4 <sample_hk+0x90>)
 80024a8:	809a      	strh	r2, [r3, #4]
		last_i2c_reading[3] = hk_i2c[3];
 80024aa:	69bb      	ldr	r3, [r7, #24]
 80024ac:	3306      	adds	r3, #6
 80024ae:	f9b3 3000 	ldrsh.w	r3, [r3]
 80024b2:	b29a      	uxth	r2, r3
 80024b4:	4b03      	ldr	r3, [pc, #12]	; (80024c4 <sample_hk+0x90>)
 80024b6:	80da      	strh	r2, [r3, #6]
		TEMPERATURE_COUNTER = 0;
 80024b8:	4b01      	ldr	r3, [pc, #4]	; (80024c0 <sample_hk+0x8c>)
 80024ba:	2200      	movs	r2, #0
 80024bc:	601a      	str	r2, [r3, #0]
 80024be:	e01f      	b.n	8002500 <sample_hk+0xcc>
 80024c0:	24000004 	.word	0x24000004
 80024c4:	24000c88 	.word	0x24000c88
	}
	else{
		TEMPERATURE_COUNTER++;
 80024c8:	4ba4      	ldr	r3, [pc, #656]	; (800275c <sample_hk+0x328>)
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	3301      	adds	r3, #1
 80024ce:	4aa3      	ldr	r2, [pc, #652]	; (800275c <sample_hk+0x328>)
 80024d0:	6013      	str	r3, [r2, #0]
		hk_i2c[0] = last_i2c_reading[0];
 80024d2:	4ba3      	ldr	r3, [pc, #652]	; (8002760 <sample_hk+0x32c>)
 80024d4:	881b      	ldrh	r3, [r3, #0]
 80024d6:	b21a      	sxth	r2, r3
 80024d8:	69bb      	ldr	r3, [r7, #24]
 80024da:	801a      	strh	r2, [r3, #0]
		hk_i2c[1] = last_i2c_reading[1];
 80024dc:	4ba0      	ldr	r3, [pc, #640]	; (8002760 <sample_hk+0x32c>)
 80024de:	885a      	ldrh	r2, [r3, #2]
 80024e0:	69bb      	ldr	r3, [r7, #24]
 80024e2:	3302      	adds	r3, #2
 80024e4:	b212      	sxth	r2, r2
 80024e6:	801a      	strh	r2, [r3, #0]
		hk_i2c[2] = last_i2c_reading[2];
 80024e8:	4b9d      	ldr	r3, [pc, #628]	; (8002760 <sample_hk+0x32c>)
 80024ea:	889a      	ldrh	r2, [r3, #4]
 80024ec:	69bb      	ldr	r3, [r7, #24]
 80024ee:	3304      	adds	r3, #4
 80024f0:	b212      	sxth	r2, r2
 80024f2:	801a      	strh	r2, [r3, #0]
		hk_i2c[3] = last_i2c_reading[3];
 80024f4:	4b9a      	ldr	r3, [pc, #616]	; (8002760 <sample_hk+0x32c>)
 80024f6:	88da      	ldrh	r2, [r3, #6]
 80024f8:	69bb      	ldr	r3, [r7, #24]
 80024fa:	3306      	adds	r3, #6
 80024fc:	b212      	sxth	r2, r2
 80024fe:	801a      	strh	r2, [r3, #0]
	}
	receive_hk_adc1(hk_adc1);
 8002500:	6978      	ldr	r0, [r7, #20]
 8002502:	f7ff fc93 	bl	8001e2c <receive_hk_adc1>
	receive_hk_adc3(hk_adc3);
 8002506:	6938      	ldr	r0, [r7, #16]
 8002508:	f7ff fcda 	bl	8001ec0 <receive_hk_adc3>
#endif

	buffer[0] = HK_SYNC;                     	// HK SYNC 0xCC MSB
 800250c:	69fb      	ldr	r3, [r7, #28]
 800250e:	22cc      	movs	r2, #204	; 0xcc
 8002510:	701a      	strb	r2, [r3, #0]
	buffer[1] = HK_SYNC;                     	// HK SYNC 0xCC LSB
 8002512:	69fb      	ldr	r3, [r7, #28]
 8002514:	3301      	adds	r3, #1
 8002516:	22cc      	movs	r2, #204	; 0xcc
 8002518:	701a      	strb	r2, [r3, #0]
	buffer[2] = ((hk_seq & 0xFF00) >> 8);    	// HK SEQ # MSB
 800251a:	4b92      	ldr	r3, [pc, #584]	; (8002764 <sample_hk+0x330>)
 800251c:	881b      	ldrh	r3, [r3, #0]
 800251e:	0a1b      	lsrs	r3, r3, #8
 8002520:	b29a      	uxth	r2, r3
 8002522:	69fb      	ldr	r3, [r7, #28]
 8002524:	3302      	adds	r3, #2
 8002526:	b2d2      	uxtb	r2, r2
 8002528:	701a      	strb	r2, [r3, #0]
	buffer[3] = (hk_seq & 0xFF);             	// HK SEQ # LSB
 800252a:	4b8e      	ldr	r3, [pc, #568]	; (8002764 <sample_hk+0x330>)
 800252c:	881a      	ldrh	r2, [r3, #0]
 800252e:	69fb      	ldr	r3, [r7, #28]
 8002530:	3303      	adds	r3, #3
 8002532:	b2d2      	uxtb	r2, r2
 8002534:	701a      	strb	r2, [r3, #0]
	buffer[4] = ((hk_adc3[1] & 0xFF00) >> 8);	// HK vsense MSB
 8002536:	693b      	ldr	r3, [r7, #16]
 8002538:	3302      	adds	r3, #2
 800253a:	881b      	ldrh	r3, [r3, #0]
 800253c:	0a1b      	lsrs	r3, r3, #8
 800253e:	b29a      	uxth	r2, r3
 8002540:	69fb      	ldr	r3, [r7, #28]
 8002542:	3304      	adds	r3, #4
 8002544:	b2d2      	uxtb	r2, r2
 8002546:	701a      	strb	r2, [r3, #0]
	buffer[5] = (hk_adc3[1] & 0xFF);			// HK vsense LSB
 8002548:	693b      	ldr	r3, [r7, #16]
 800254a:	3302      	adds	r3, #2
 800254c:	881a      	ldrh	r2, [r3, #0]
 800254e:	69fb      	ldr	r3, [r7, #28]
 8002550:	3305      	adds	r3, #5
 8002552:	b2d2      	uxtb	r2, r2
 8002554:	701a      	strb	r2, [r3, #0]
	buffer[6] = ((hk_adc3[0] & 0xFF00) >> 8);	// HK vrefint MSB
 8002556:	693b      	ldr	r3, [r7, #16]
 8002558:	881b      	ldrh	r3, [r3, #0]
 800255a:	0a1b      	lsrs	r3, r3, #8
 800255c:	b29a      	uxth	r2, r3
 800255e:	69fb      	ldr	r3, [r7, #28]
 8002560:	3306      	adds	r3, #6
 8002562:	b2d2      	uxtb	r2, r2
 8002564:	701a      	strb	r2, [r3, #0]
	buffer[7] = (hk_adc3[0] & 0xFF);			// HK vrefint LSB
 8002566:	693b      	ldr	r3, [r7, #16]
 8002568:	881a      	ldrh	r2, [r3, #0]
 800256a:	69fb      	ldr	r3, [r7, #28]
 800256c:	3307      	adds	r3, #7
 800256e:	b2d2      	uxtb	r2, r2
 8002570:	701a      	strb	r2, [r3, #0]
	buffer[8] = ((hk_i2c[0] & 0xFF00) >> 8);	// HK TEMP1 MSB
 8002572:	69bb      	ldr	r3, [r7, #24]
 8002574:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002578:	121a      	asrs	r2, r3, #8
 800257a:	69fb      	ldr	r3, [r7, #28]
 800257c:	3308      	adds	r3, #8
 800257e:	b2d2      	uxtb	r2, r2
 8002580:	701a      	strb	r2, [r3, #0]
	buffer[9] = (hk_i2c[0] & 0xFF);				// HK TEMP1 LSB
 8002582:	69bb      	ldr	r3, [r7, #24]
 8002584:	f9b3 2000 	ldrsh.w	r2, [r3]
 8002588:	69fb      	ldr	r3, [r7, #28]
 800258a:	3309      	adds	r3, #9
 800258c:	b2d2      	uxtb	r2, r2
 800258e:	701a      	strb	r2, [r3, #0]
	buffer[10] = ((hk_i2c[1] & 0xFF00) >> 8);	// HK TEMP2 MSB
 8002590:	69bb      	ldr	r3, [r7, #24]
 8002592:	3302      	adds	r3, #2
 8002594:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002598:	121a      	asrs	r2, r3, #8
 800259a:	69fb      	ldr	r3, [r7, #28]
 800259c:	330a      	adds	r3, #10
 800259e:	b2d2      	uxtb	r2, r2
 80025a0:	701a      	strb	r2, [r3, #0]
	buffer[11] = (hk_i2c[1] & 0xFF);			// HK TEMP2 LSB
 80025a2:	69bb      	ldr	r3, [r7, #24]
 80025a4:	3302      	adds	r3, #2
 80025a6:	f9b3 2000 	ldrsh.w	r2, [r3]
 80025aa:	69fb      	ldr	r3, [r7, #28]
 80025ac:	330b      	adds	r3, #11
 80025ae:	b2d2      	uxtb	r2, r2
 80025b0:	701a      	strb	r2, [r3, #0]
	buffer[12] = ((hk_i2c[2] & 0xFF00) >> 8);	// HK TEMP3 MSB
 80025b2:	69bb      	ldr	r3, [r7, #24]
 80025b4:	3304      	adds	r3, #4
 80025b6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80025ba:	121a      	asrs	r2, r3, #8
 80025bc:	69fb      	ldr	r3, [r7, #28]
 80025be:	330c      	adds	r3, #12
 80025c0:	b2d2      	uxtb	r2, r2
 80025c2:	701a      	strb	r2, [r3, #0]
	buffer[13] = (hk_i2c[2] & 0xFF);			// HK TEMP3 LSB
 80025c4:	69bb      	ldr	r3, [r7, #24]
 80025c6:	3304      	adds	r3, #4
 80025c8:	f9b3 2000 	ldrsh.w	r2, [r3]
 80025cc:	69fb      	ldr	r3, [r7, #28]
 80025ce:	330d      	adds	r3, #13
 80025d0:	b2d2      	uxtb	r2, r2
 80025d2:	701a      	strb	r2, [r3, #0]
	buffer[14] = ((hk_i2c[3] & 0xFF00) >> 8);	// HK TEMP4 MSB
 80025d4:	69bb      	ldr	r3, [r7, #24]
 80025d6:	3306      	adds	r3, #6
 80025d8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80025dc:	121a      	asrs	r2, r3, #8
 80025de:	69fb      	ldr	r3, [r7, #28]
 80025e0:	330e      	adds	r3, #14
 80025e2:	b2d2      	uxtb	r2, r2
 80025e4:	701a      	strb	r2, [r3, #0]
	buffer[15] = (hk_i2c[3] & 0xFF);			// HK TEMP4 LSB
 80025e6:	69bb      	ldr	r3, [r7, #24]
 80025e8:	3306      	adds	r3, #6
 80025ea:	f9b3 2000 	ldrsh.w	r2, [r3]
 80025ee:	69fb      	ldr	r3, [r7, #28]
 80025f0:	330f      	adds	r3, #15
 80025f2:	b2d2      	uxtb	r2, r2
 80025f4:	701a      	strb	r2, [r3, #0]
	buffer[16] = ((hk_adc1[0] & 0xFF00) >> 8);	// HK BUSvmon MSB
 80025f6:	697b      	ldr	r3, [r7, #20]
 80025f8:	881b      	ldrh	r3, [r3, #0]
 80025fa:	0a1b      	lsrs	r3, r3, #8
 80025fc:	b29a      	uxth	r2, r3
 80025fe:	69fb      	ldr	r3, [r7, #28]
 8002600:	3310      	adds	r3, #16
 8002602:	b2d2      	uxtb	r2, r2
 8002604:	701a      	strb	r2, [r3, #0]
	buffer[17] = (hk_adc1[0] & 0xFF);			// HK BUSvmon LSB
 8002606:	697b      	ldr	r3, [r7, #20]
 8002608:	881a      	ldrh	r2, [r3, #0]
 800260a:	69fb      	ldr	r3, [r7, #28]
 800260c:	3311      	adds	r3, #17
 800260e:	b2d2      	uxtb	r2, r2
 8002610:	701a      	strb	r2, [r3, #0]
	buffer[18] = ((hk_adc1[1] & 0xFF00) >> 8);	// HK BUSimon MSB
 8002612:	697b      	ldr	r3, [r7, #20]
 8002614:	3302      	adds	r3, #2
 8002616:	881b      	ldrh	r3, [r3, #0]
 8002618:	0a1b      	lsrs	r3, r3, #8
 800261a:	b29a      	uxth	r2, r3
 800261c:	69fb      	ldr	r3, [r7, #28]
 800261e:	3312      	adds	r3, #18
 8002620:	b2d2      	uxtb	r2, r2
 8002622:	701a      	strb	r2, [r3, #0]
	buffer[19] = (hk_adc1[1] & 0xFF);			// HK BUSimon LSB
 8002624:	697b      	ldr	r3, [r7, #20]
 8002626:	3302      	adds	r3, #2
 8002628:	881a      	ldrh	r2, [r3, #0]
 800262a:	69fb      	ldr	r3, [r7, #28]
 800262c:	3313      	adds	r3, #19
 800262e:	b2d2      	uxtb	r2, r2
 8002630:	701a      	strb	r2, [r3, #0]
	buffer[20] = ((hk_adc1[2] & 0xFF00) >> 8);	// HK 2v5mon MSB
 8002632:	697b      	ldr	r3, [r7, #20]
 8002634:	3304      	adds	r3, #4
 8002636:	881b      	ldrh	r3, [r3, #0]
 8002638:	0a1b      	lsrs	r3, r3, #8
 800263a:	b29a      	uxth	r2, r3
 800263c:	69fb      	ldr	r3, [r7, #28]
 800263e:	3314      	adds	r3, #20
 8002640:	b2d2      	uxtb	r2, r2
 8002642:	701a      	strb	r2, [r3, #0]
	buffer[21] = (hk_adc1[2] & 0xFF);			// HK 2v5mon LSB
 8002644:	697b      	ldr	r3, [r7, #20]
 8002646:	3304      	adds	r3, #4
 8002648:	881a      	ldrh	r2, [r3, #0]
 800264a:	69fb      	ldr	r3, [r7, #28]
 800264c:	3315      	adds	r3, #21
 800264e:	b2d2      	uxtb	r2, r2
 8002650:	701a      	strb	r2, [r3, #0]
	buffer[22] = ((hk_adc3[3] & 0xFF00) >> 8);	// HK 3v3mon MSB
 8002652:	693b      	ldr	r3, [r7, #16]
 8002654:	3306      	adds	r3, #6
 8002656:	881b      	ldrh	r3, [r3, #0]
 8002658:	0a1b      	lsrs	r3, r3, #8
 800265a:	b29a      	uxth	r2, r3
 800265c:	69fb      	ldr	r3, [r7, #28]
 800265e:	3316      	adds	r3, #22
 8002660:	b2d2      	uxtb	r2, r2
 8002662:	701a      	strb	r2, [r3, #0]
	buffer[23] = (hk_adc3[3] & 0xFF);			// HK 3v3mon LSB
 8002664:	693b      	ldr	r3, [r7, #16]
 8002666:	3306      	adds	r3, #6
 8002668:	881a      	ldrh	r2, [r3, #0]
 800266a:	69fb      	ldr	r3, [r7, #28]
 800266c:	3317      	adds	r3, #23
 800266e:	b2d2      	uxtb	r2, r2
 8002670:	701a      	strb	r2, [r3, #0]
	buffer[24] = ((hk_adc1[6] & 0xFF00) >> 8);	// HK 5vmon MSB
 8002672:	697b      	ldr	r3, [r7, #20]
 8002674:	330c      	adds	r3, #12
 8002676:	881b      	ldrh	r3, [r3, #0]
 8002678:	0a1b      	lsrs	r3, r3, #8
 800267a:	b29a      	uxth	r2, r3
 800267c:	69fb      	ldr	r3, [r7, #28]
 800267e:	3318      	adds	r3, #24
 8002680:	b2d2      	uxtb	r2, r2
 8002682:	701a      	strb	r2, [r3, #0]
	buffer[25] = (hk_adc1[6] & 0xFF);			// HK 5vmon LSB
 8002684:	697b      	ldr	r3, [r7, #20]
 8002686:	330c      	adds	r3, #12
 8002688:	881a      	ldrh	r2, [r3, #0]
 800268a:	69fb      	ldr	r3, [r7, #28]
 800268c:	3319      	adds	r3, #25
 800268e:	b2d2      	uxtb	r2, r2
 8002690:	701a      	strb	r2, [r3, #0]
	buffer[26] = ((hk_adc1[3] & 0xFF00) >> 8);	// HK n3v3mon MSB
 8002692:	697b      	ldr	r3, [r7, #20]
 8002694:	3306      	adds	r3, #6
 8002696:	881b      	ldrh	r3, [r3, #0]
 8002698:	0a1b      	lsrs	r3, r3, #8
 800269a:	b29a      	uxth	r2, r3
 800269c:	69fb      	ldr	r3, [r7, #28]
 800269e:	331a      	adds	r3, #26
 80026a0:	b2d2      	uxtb	r2, r2
 80026a2:	701a      	strb	r2, [r3, #0]
	buffer[27] = (hk_adc1[3] & 0xFF);			// HK n3v3mon LSB
 80026a4:	697b      	ldr	r3, [r7, #20]
 80026a6:	3306      	adds	r3, #6
 80026a8:	881a      	ldrh	r2, [r3, #0]
 80026aa:	69fb      	ldr	r3, [r7, #28]
 80026ac:	331b      	adds	r3, #27
 80026ae:	b2d2      	uxtb	r2, r2
 80026b0:	701a      	strb	r2, [r3, #0]
	buffer[28] = ((hk_adc3[2] & 0xFF00) >> 8);	// HK n5vmon MSB
 80026b2:	693b      	ldr	r3, [r7, #16]
 80026b4:	3304      	adds	r3, #4
 80026b6:	881b      	ldrh	r3, [r3, #0]
 80026b8:	0a1b      	lsrs	r3, r3, #8
 80026ba:	b29a      	uxth	r2, r3
 80026bc:	69fb      	ldr	r3, [r7, #28]
 80026be:	331c      	adds	r3, #28
 80026c0:	b2d2      	uxtb	r2, r2
 80026c2:	701a      	strb	r2, [r3, #0]
	buffer[29] = (hk_adc3[2] & 0xFF);			// HK n5vmon LSB
 80026c4:	693b      	ldr	r3, [r7, #16]
 80026c6:	3304      	adds	r3, #4
 80026c8:	881a      	ldrh	r2, [r3, #0]
 80026ca:	69fb      	ldr	r3, [r7, #28]
 80026cc:	331d      	adds	r3, #29
 80026ce:	b2d2      	uxtb	r2, r2
 80026d0:	701a      	strb	r2, [r3, #0]
	buffer[30] = ((hk_adc1[7] & 0xFF00) >> 8);	// HK 15vmon MSB
 80026d2:	697b      	ldr	r3, [r7, #20]
 80026d4:	330e      	adds	r3, #14
 80026d6:	881b      	ldrh	r3, [r3, #0]
 80026d8:	0a1b      	lsrs	r3, r3, #8
 80026da:	b29a      	uxth	r2, r3
 80026dc:	69fb      	ldr	r3, [r7, #28]
 80026de:	331e      	adds	r3, #30
 80026e0:	b2d2      	uxtb	r2, r2
 80026e2:	701a      	strb	r2, [r3, #0]
	buffer[31] = (hk_adc1[7] & 0xFF);			// HK 15vmon LSB
 80026e4:	697b      	ldr	r3, [r7, #20]
 80026e6:	330e      	adds	r3, #14
 80026e8:	881a      	ldrh	r2, [r3, #0]
 80026ea:	69fb      	ldr	r3, [r7, #28]
 80026ec:	331f      	adds	r3, #31
 80026ee:	b2d2      	uxtb	r2, r2
 80026f0:	701a      	strb	r2, [r3, #0]
	buffer[32] = ((hk_adc1[8] & 0xFF00) >> 8);	// HK 5vrefmon MSB
 80026f2:	697b      	ldr	r3, [r7, #20]
 80026f4:	3310      	adds	r3, #16
 80026f6:	881b      	ldrh	r3, [r3, #0]
 80026f8:	0a1b      	lsrs	r3, r3, #8
 80026fa:	b29a      	uxth	r2, r3
 80026fc:	69fb      	ldr	r3, [r7, #28]
 80026fe:	3320      	adds	r3, #32
 8002700:	b2d2      	uxtb	r2, r2
 8002702:	701a      	strb	r2, [r3, #0]
	buffer[33] = (hk_adc1[8] & 0xFF);			// HK 5vrefmon LSB
 8002704:	697b      	ldr	r3, [r7, #20]
 8002706:	3310      	adds	r3, #16
 8002708:	881a      	ldrh	r2, [r3, #0]
 800270a:	69fb      	ldr	r3, [r7, #28]
 800270c:	3321      	adds	r3, #33	; 0x21
 800270e:	b2d2      	uxtb	r2, r2
 8002710:	701a      	strb	r2, [r3, #0]
	buffer[34] = ((hk_adc1[4] & 0xFF00) >> 8);	// HK n150vmon MSB
 8002712:	697b      	ldr	r3, [r7, #20]
 8002714:	3308      	adds	r3, #8
 8002716:	881b      	ldrh	r3, [r3, #0]
 8002718:	0a1b      	lsrs	r3, r3, #8
 800271a:	b29a      	uxth	r2, r3
 800271c:	69fb      	ldr	r3, [r7, #28]
 800271e:	3322      	adds	r3, #34	; 0x22
 8002720:	b2d2      	uxtb	r2, r2
 8002722:	701a      	strb	r2, [r3, #0]
	buffer[35] = (hk_adc1[4] & 0xFF);			// HK n150vmon LSB
 8002724:	697b      	ldr	r3, [r7, #20]
 8002726:	3308      	adds	r3, #8
 8002728:	881a      	ldrh	r2, [r3, #0]
 800272a:	69fb      	ldr	r3, [r7, #28]
 800272c:	3323      	adds	r3, #35	; 0x23
 800272e:	b2d2      	uxtb	r2, r2
 8002730:	701a      	strb	r2, [r3, #0]
	buffer[36] = ((hk_adc1[5] & 0xFF00) >> 8);	// HK n800vmon MSB
 8002732:	697b      	ldr	r3, [r7, #20]
 8002734:	330a      	adds	r3, #10
 8002736:	881b      	ldrh	r3, [r3, #0]
 8002738:	0a1b      	lsrs	r3, r3, #8
 800273a:	b29a      	uxth	r2, r3
 800273c:	69fb      	ldr	r3, [r7, #28]
 800273e:	3324      	adds	r3, #36	; 0x24
 8002740:	b2d2      	uxtb	r2, r2
 8002742:	701a      	strb	r2, [r3, #0]
	buffer[37] = (hk_adc1[5] & 0xFF);			// HK n800vmon LSB
 8002744:	697b      	ldr	r3, [r7, #20]
 8002746:	330a      	adds	r3, #10
 8002748:	881a      	ldrh	r2, [r3, #0]
 800274a:	69fb      	ldr	r3, [r7, #28]
 800274c:	3325      	adds	r3, #37	; 0x25
 800274e:	b2d2      	uxtb	r2, r2
 8002750:	701a      	strb	r2, [r3, #0]
	buffer[38] = timestamp[0];
 8002752:	69fb      	ldr	r3, [r7, #28]
 8002754:	3326      	adds	r3, #38	; 0x26
 8002756:	68fa      	ldr	r2, [r7, #12]
 8002758:	e006      	b.n	8002768 <sample_hk+0x334>
 800275a:	bf00      	nop
 800275c:	24000004 	.word	0x24000004
 8002760:	24000c88 	.word	0x24000c88
 8002764:	24000be0 	.word	0x24000be0
 8002768:	7812      	ldrb	r2, [r2, #0]
 800276a:	701a      	strb	r2, [r3, #0]
	buffer[39] = timestamp[1];
 800276c:	69fb      	ldr	r3, [r7, #28]
 800276e:	3327      	adds	r3, #39	; 0x27
 8002770:	68fa      	ldr	r2, [r7, #12]
 8002772:	7852      	ldrb	r2, [r2, #1]
 8002774:	701a      	strb	r2, [r3, #0]
	buffer[40] = timestamp[2];
 8002776:	69fb      	ldr	r3, [r7, #28]
 8002778:	3328      	adds	r3, #40	; 0x28
 800277a:	68fa      	ldr	r2, [r7, #12]
 800277c:	7892      	ldrb	r2, [r2, #2]
 800277e:	701a      	strb	r2, [r3, #0]
	buffer[41] = timestamp[3];
 8002780:	69fb      	ldr	r3, [r7, #28]
 8002782:	3329      	adds	r3, #41	; 0x29
 8002784:	68fa      	ldr	r2, [r7, #12]
 8002786:	78d2      	ldrb	r2, [r2, #3]
 8002788:	701a      	strb	r2, [r3, #0]
	buffer[42] = timestamp[4];
 800278a:	69fb      	ldr	r3, [r7, #28]
 800278c:	332a      	adds	r3, #42	; 0x2a
 800278e:	68fa      	ldr	r2, [r7, #12]
 8002790:	7912      	ldrb	r2, [r2, #4]
 8002792:	701a      	strb	r2, [r3, #0]
	buffer[43] = timestamp[5];
 8002794:	69fb      	ldr	r3, [r7, #28]
 8002796:	332b      	adds	r3, #43	; 0x2b
 8002798:	68fa      	ldr	r2, [r7, #12]
 800279a:	7952      	ldrb	r2, [r2, #5]
 800279c:	701a      	strb	r2, [r3, #0]
	buffer[44] = timestamp[6];
 800279e:	69fb      	ldr	r3, [r7, #28]
 80027a0:	332c      	adds	r3, #44	; 0x2c
 80027a2:	68fa      	ldr	r2, [r7, #12]
 80027a4:	7992      	ldrb	r2, [r2, #6]
 80027a6:	701a      	strb	r2, [r3, #0]
	buffer[45] = timestamp[7];
 80027a8:	69fb      	ldr	r3, [r7, #28]
 80027aa:	332d      	adds	r3, #45	; 0x2d
 80027ac:	68fa      	ldr	r2, [r7, #12]
 80027ae:	79d2      	ldrb	r2, [r2, #7]
 80027b0:	701a      	strb	r2, [r3, #0]

	packet_t hk_packet = create_packet(buffer, HK_DATA_SIZE);
 80027b2:	1d3b      	adds	r3, r7, #4
 80027b4:	222e      	movs	r2, #46	; 0x2e
 80027b6:	69f9      	ldr	r1, [r7, #28]
 80027b8:	4618      	mov	r0, r3
 80027ba:	f7ff fbb9 	bl	8001f30 <create_packet>
	osMessageQueuePut(mid_MsgQueue, &hk_packet, 0U, 0U);
 80027be:	4b0f      	ldr	r3, [pc, #60]	; (80027fc <sample_hk+0x3c8>)
 80027c0:	6818      	ldr	r0, [r3, #0]
 80027c2:	1d39      	adds	r1, r7, #4
 80027c4:	2300      	movs	r3, #0
 80027c6:	2200      	movs	r2, #0
 80027c8:	f010 fb28 	bl	8012e1c <osMessageQueuePut>
	available_msgs++;
 80027cc:	4b0c      	ldr	r3, [pc, #48]	; (8002800 <sample_hk+0x3cc>)
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	3301      	adds	r3, #1
 80027d2:	4a0b      	ldr	r2, [pc, #44]	; (8002800 <sample_hk+0x3cc>)
 80027d4:	6013      	str	r3, [r2, #0]

	free(buffer);
 80027d6:	69f8      	ldr	r0, [r7, #28]
 80027d8:	f013 fd02 	bl	80161e0 <free>
	free(hk_i2c);
 80027dc:	69b8      	ldr	r0, [r7, #24]
 80027de:	f013 fcff 	bl	80161e0 <free>
	free(hk_adc1);
 80027e2:	6978      	ldr	r0, [r7, #20]
 80027e4:	f013 fcfc 	bl	80161e0 <free>
	free(hk_adc3);
 80027e8:	6938      	ldr	r0, [r7, #16]
 80027ea:	f013 fcf9 	bl	80161e0 <free>
	free(timestamp);
 80027ee:	68f8      	ldr	r0, [r7, #12]
 80027f0:	f013 fcf6 	bl	80161e0 <free>
}
 80027f4:	bf00      	nop
 80027f6:	3720      	adds	r7, #32
 80027f8:	46bd      	mov	sp, r7
 80027fa:	bd80      	pop	{r7, pc}
 80027fc:	24000bcc 	.word	0x24000bcc
 8002800:	24000bd8 	.word	0x24000bd8

08002804 <PMT_init>:
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_PMT_init */
void PMT_init(void *argument)
{
 8002804:	b580      	push	{r7, lr}
 8002806:	b082      	sub	sp, #8
 8002808:	af00      	add	r7, sp, #0
 800280a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	/* Infinite loop */
	for (;;) {

		osEventFlagsWait(event_flags, PMT_FLAG_ID, osFlagsWaitAny, osWaitForever);
 800280c:	4b0b      	ldr	r3, [pc, #44]	; (800283c <PMT_init+0x38>)
 800280e:	6818      	ldr	r0, [r3, #0]
 8002810:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002814:	2200      	movs	r2, #0
 8002816:	2101      	movs	r1, #1
 8002818:	f010 fa26 	bl	8012c68 <osEventFlagsWait>
		if(PMT_ON){
 800281c:	4b08      	ldr	r3, [pc, #32]	; (8002840 <PMT_init+0x3c>)
 800281e:	781b      	ldrb	r3, [r3, #0]
 8002820:	2b00      	cmp	r3, #0
 8002822:	d007      	beq.n	8002834 <PMT_init+0x30>
			sample_pmt();
 8002824:	f7ff fcbe 	bl	80021a4 <sample_pmt>
			pmt_seq++;
 8002828:	4b06      	ldr	r3, [pc, #24]	; (8002844 <PMT_init+0x40>)
 800282a:	881b      	ldrh	r3, [r3, #0]
 800282c:	3301      	adds	r3, #1
 800282e:	b29a      	uxth	r2, r3
 8002830:	4b04      	ldr	r3, [pc, #16]	; (8002844 <PMT_init+0x40>)
 8002832:	801a      	strh	r2, [r3, #0]
		osThreadSuspend(PMT_taskHandle);
	}
#endif

		}
		osThreadYield();
 8002834:	f010 f938 	bl	8012aa8 <osThreadYield>
		osEventFlagsWait(event_flags, PMT_FLAG_ID, osFlagsWaitAny, osWaitForever);
 8002838:	e7e8      	b.n	800280c <PMT_init+0x8>
 800283a:	bf00      	nop
 800283c:	24000be8 	.word	0x24000be8
 8002840:	24000be2 	.word	0x24000be2
 8002844:	24000bdc 	.word	0x24000bdc

08002848 <ERPA_init>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_ERPA_init */
void ERPA_init(void *argument)
{
 8002848:	b580      	push	{r7, lr}
 800284a:	b082      	sub	sp, #8
 800284c:	af00      	add	r7, sp, #0
 800284e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN ERPA_init */

	/* Infinite loop */
	for(;;)
	{
		osEventFlagsWait(event_flags, ERPA_FLAG_ID, osFlagsWaitAny, osWaitForever);
 8002850:	4b0b      	ldr	r3, [pc, #44]	; (8002880 <ERPA_init+0x38>)
 8002852:	6818      	ldr	r0, [r3, #0]
 8002854:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002858:	2200      	movs	r2, #0
 800285a:	2102      	movs	r1, #2
 800285c:	f010 fa04 	bl	8012c68 <osEventFlagsWait>
		if (ERPA_ON)
 8002860:	4b08      	ldr	r3, [pc, #32]	; (8002884 <ERPA_init+0x3c>)
 8002862:	781b      	ldrb	r3, [r3, #0]
 8002864:	2b00      	cmp	r3, #0
 8002866:	d007      	beq.n	8002878 <ERPA_init+0x30>
		{
			sample_erpa();
 8002868:	f7ff fd2c 	bl	80022c4 <sample_erpa>
			erpa_seq++;
 800286c:	4b06      	ldr	r3, [pc, #24]	; (8002888 <ERPA_init+0x40>)
 800286e:	881b      	ldrh	r3, [r3, #0]
 8002870:	3301      	adds	r3, #1
 8002872:	b29a      	uxth	r2, r3
 8002874:	4b04      	ldr	r3, [pc, #16]	; (8002888 <ERPA_init+0x40>)
 8002876:	801a      	strh	r2, [r3, #0]
		osThreadSuspend(ERPA_taskHandle);
	}
#endif

		}
		osThreadYield();
 8002878:	f010 f916 	bl	8012aa8 <osThreadYield>
		osEventFlagsWait(event_flags, ERPA_FLAG_ID, osFlagsWaitAny, osWaitForever);
 800287c:	e7e8      	b.n	8002850 <ERPA_init+0x8>
 800287e:	bf00      	nop
 8002880:	24000be8 	.word	0x24000be8
 8002884:	24000be3 	.word	0x24000be3
 8002888:	24000bde 	.word	0x24000bde

0800288c <HK_init>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_HK_init */
void HK_init(void *argument)
{
 800288c:	b580      	push	{r7, lr}
 800288e:	b082      	sub	sp, #8
 8002890:	af00      	add	r7, sp, #0
 8002892:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HK_init */

	/* Infinite loop */
	for(;;)
	{
		osEventFlagsWait(event_flags, HK_FLAG_ID, osFlagsWaitAny, osWaitForever);
 8002894:	4b0b      	ldr	r3, [pc, #44]	; (80028c4 <HK_init+0x38>)
 8002896:	6818      	ldr	r0, [r3, #0]
 8002898:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800289c:	2200      	movs	r2, #0
 800289e:	2104      	movs	r1, #4
 80028a0:	f010 f9e2 	bl	8012c68 <osEventFlagsWait>
		if(HK_ON)
 80028a4:	4b08      	ldr	r3, [pc, #32]	; (80028c8 <HK_init+0x3c>)
 80028a6:	781b      	ldrb	r3, [r3, #0]
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d007      	beq.n	80028bc <HK_init+0x30>
		{
			sample_hk();
 80028ac:	f7ff fdc2 	bl	8002434 <sample_hk>
			hk_seq++;
 80028b0:	4b06      	ldr	r3, [pc, #24]	; (80028cc <HK_init+0x40>)
 80028b2:	881b      	ldrh	r3, [r3, #0]
 80028b4:	3301      	adds	r3, #1
 80028b6:	b29a      	uxth	r2, r3
 80028b8:	4b04      	ldr	r3, [pc, #16]	; (80028cc <HK_init+0x40>)
 80028ba:	801a      	strh	r2, [r3, #0]
	if (hk_seq >= HK_CAP){
		osThreadSuspend(HK_taskHandle);
	}
#endif
		}
		osThreadYield();
 80028bc:	f010 f8f4 	bl	8012aa8 <osThreadYield>
		osEventFlagsWait(event_flags, HK_FLAG_ID, osFlagsWaitAny, osWaitForever);
 80028c0:	e7e8      	b.n	8002894 <HK_init+0x8>
 80028c2:	bf00      	nop
 80028c4:	24000be8 	.word	0x24000be8
 80028c8:	24000be4 	.word	0x24000be4
 80028cc:	24000be0 	.word	0x24000be0

080028d0 <UART_RX_init>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_UART_RX_init */
void UART_RX_init(void *argument)
{
 80028d0:	b580      	push	{r7, lr}
 80028d2:	b082      	sub	sp, #8
 80028d4:	af00      	add	r7, sp, #0
 80028d6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN UART_RX_init */
	/* Infinite loop */
	for(;;)
	{
		HAL_UART_Receive_IT(&huart1, UART_RX_BUFFER, 1);
 80028d8:	2201      	movs	r2, #1
 80028da:	4904      	ldr	r1, [pc, #16]	; (80028ec <UART_RX_init+0x1c>)
 80028dc:	4804      	ldr	r0, [pc, #16]	; (80028f0 <UART_RX_init+0x20>)
 80028de:	f00d fb19 	bl	800ff14 <HAL_UART_Receive_IT>
		osDelay(5);
 80028e2:	2005      	movs	r0, #5
 80028e4:	f010 f921 	bl	8012b2a <osDelay>
		HAL_UART_Receive_IT(&huart1, UART_RX_BUFFER, 1);
 80028e8:	e7f6      	b.n	80028d8 <UART_RX_init+0x8>
 80028ea:	bf00      	nop
 80028ec:	24000bec 	.word	0x24000bec
 80028f0:	240005ec 	.word	0x240005ec

080028f4 <GPIO_on_init>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_GPIO_on_init */
void GPIO_on_init(void *argument)
{
 80028f4:	b580      	push	{r7, lr}
 80028f6:	b082      	sub	sp, #8
 80028f8:	af00      	add	r7, sp, #0
 80028fa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN GPIO_on_init */
	osThreadSuspend(GPIO_on_taskHandle);
 80028fc:	4b24      	ldr	r3, [pc, #144]	; (8002990 <GPIO_on_init+0x9c>)
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	4618      	mov	r0, r3
 8002902:	f010 f8f1 	bl	8012ae8 <osThreadSuspend>
	/* Infinite loop */
	for(;;)
	{
		HAL_GPIO_WritePin(gpios[8].gpio, gpios[8].pin, GPIO_PIN_SET); // sdn1
 8002906:	4b23      	ldr	r3, [pc, #140]	; (8002994 <GPIO_on_init+0xa0>)
 8002908:	2104      	movs	r1, #4
 800290a:	2201      	movs	r2, #1
 800290c:	4618      	mov	r0, r3
 800290e:	f006 f995 	bl	8008c3c <HAL_GPIO_WritePin>
		osDelay(100);
 8002912:	2064      	movs	r0, #100	; 0x64
 8002914:	f010 f909 	bl	8012b2a <osDelay>
		HAL_GPIO_WritePin(gpios[0].gpio, gpios[0].pin, GPIO_PIN_SET); // sys on pb5
 8002918:	4b1e      	ldr	r3, [pc, #120]	; (8002994 <GPIO_on_init+0xa0>)
 800291a:	2120      	movs	r1, #32
 800291c:	2201      	movs	r2, #1
 800291e:	4618      	mov	r0, r3
 8002920:	f006 f98c 	bl	8008c3c <HAL_GPIO_WritePin>
		osDelay(100);
 8002924:	2064      	movs	r0, #100	; 0x64
 8002926:	f010 f900 	bl	8012b2a <osDelay>
		HAL_GPIO_WritePin(gpios[4].gpio, gpios[4].pin, GPIO_PIN_SET); // 3v3 on pc1
 800292a:	4b1b      	ldr	r3, [pc, #108]	; (8002998 <GPIO_on_init+0xa4>)
 800292c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002930:	2201      	movs	r2, #1
 8002932:	4618      	mov	r0, r3
 8002934:	f006 f982 	bl	8008c3c <HAL_GPIO_WritePin>
		osDelay(100);
 8002938:	2064      	movs	r0, #100	; 0x64
 800293a:	f010 f8f6 	bl	8012b2a <osDelay>
		HAL_GPIO_WritePin(gpios[2].gpio, gpios[2].pin, GPIO_PIN_SET); // 5v on pc7
 800293e:	4b16      	ldr	r3, [pc, #88]	; (8002998 <GPIO_on_init+0xa4>)
 8002940:	2180      	movs	r1, #128	; 0x80
 8002942:	2201      	movs	r2, #1
 8002944:	4618      	mov	r0, r3
 8002946:	f006 f979 	bl	8008c3c <HAL_GPIO_WritePin>
		osDelay(100);
 800294a:	2064      	movs	r0, #100	; 0x64
 800294c:	f010 f8ed 	bl	8012b2a <osDelay>
		HAL_GPIO_WritePin(gpios[7].gpio, gpios[7].pin, GPIO_PIN_SET); // n3v3 on pc6
 8002950:	4b11      	ldr	r3, [pc, #68]	; (8002998 <GPIO_on_init+0xa4>)
 8002952:	2140      	movs	r1, #64	; 0x40
 8002954:	2201      	movs	r2, #1
 8002956:	4618      	mov	r0, r3
 8002958:	f006 f970 	bl	8008c3c <HAL_GPIO_WritePin>
		osDelay(100);
 800295c:	2064      	movs	r0, #100	; 0x64
 800295e:	f010 f8e4 	bl	8012b2a <osDelay>
		HAL_GPIO_WritePin(gpios[5].gpio, gpios[5].pin, GPIO_PIN_SET); // n5v on pc8
 8002962:	4b0d      	ldr	r3, [pc, #52]	; (8002998 <GPIO_on_init+0xa4>)
 8002964:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002968:	2201      	movs	r2, #1
 800296a:	4618      	mov	r0, r3
 800296c:	f006 f966 	bl	8008c3c <HAL_GPIO_WritePin>
		osDelay(100);
 8002970:	2064      	movs	r0, #100	; 0x64
 8002972:	f010 f8da 	bl	8012b2a <osDelay>
		HAL_GPIO_WritePin(gpios[6].gpio, gpios[6].pin, GPIO_PIN_SET); // 15v on pc9
 8002976:	4b08      	ldr	r3, [pc, #32]	; (8002998 <GPIO_on_init+0xa4>)
 8002978:	f44f 7100 	mov.w	r1, #512	; 0x200
 800297c:	2201      	movs	r2, #1
 800297e:	4618      	mov	r0, r3
 8002980:	f006 f95c 	bl	8008c3c <HAL_GPIO_WritePin>
		osThreadSuspend(GPIO_on_taskHandle);
 8002984:	4b02      	ldr	r3, [pc, #8]	; (8002990 <GPIO_on_init+0x9c>)
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	4618      	mov	r0, r3
 800298a:	f010 f8ad 	bl	8012ae8 <osThreadSuspend>
		HAL_GPIO_WritePin(gpios[8].gpio, gpios[8].pin, GPIO_PIN_SET); // sdn1
 800298e:	e7ba      	b.n	8002906 <GPIO_on_init+0x12>
 8002990:	24000708 	.word	0x24000708
 8002994:	58020400 	.word	0x58020400
 8002998:	58020800 	.word	0x58020800

0800299c <GPIO_off_init>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_GPIO_off_init */
void GPIO_off_init(void *argument)
{
 800299c:	b580      	push	{r7, lr}
 800299e:	b082      	sub	sp, #8
 80029a0:	af00      	add	r7, sp, #0
 80029a2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN GPIO_off_init */
	osThreadSuspend(GPIO_off_taskHandle);
 80029a4:	4b24      	ldr	r3, [pc, #144]	; (8002a38 <GPIO_off_init+0x9c>)
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	4618      	mov	r0, r3
 80029aa:	f010 f89d 	bl	8012ae8 <osThreadSuspend>
	/* Infinite loop */
	for(;;)
	{
		HAL_GPIO_WritePin(gpios[6].gpio, gpios[6].pin, GPIO_PIN_RESET); // 15v on pc9
 80029ae:	4b23      	ldr	r3, [pc, #140]	; (8002a3c <GPIO_off_init+0xa0>)
 80029b0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80029b4:	2200      	movs	r2, #0
 80029b6:	4618      	mov	r0, r3
 80029b8:	f006 f940 	bl	8008c3c <HAL_GPIO_WritePin>
		osDelay(100);
 80029bc:	2064      	movs	r0, #100	; 0x64
 80029be:	f010 f8b4 	bl	8012b2a <osDelay>
		HAL_GPIO_WritePin(gpios[5].gpio, gpios[5].pin, GPIO_PIN_RESET); // n5v on pc8
 80029c2:	4b1e      	ldr	r3, [pc, #120]	; (8002a3c <GPIO_off_init+0xa0>)
 80029c4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80029c8:	2200      	movs	r2, #0
 80029ca:	4618      	mov	r0, r3
 80029cc:	f006 f936 	bl	8008c3c <HAL_GPIO_WritePin>
		osDelay(100);
 80029d0:	2064      	movs	r0, #100	; 0x64
 80029d2:	f010 f8aa 	bl	8012b2a <osDelay>
		HAL_GPIO_WritePin(gpios[7].gpio, gpios[7].pin, GPIO_PIN_RESET); // n3v3 on pc6
 80029d6:	4b19      	ldr	r3, [pc, #100]	; (8002a3c <GPIO_off_init+0xa0>)
 80029d8:	2140      	movs	r1, #64	; 0x40
 80029da:	2200      	movs	r2, #0
 80029dc:	4618      	mov	r0, r3
 80029de:	f006 f92d 	bl	8008c3c <HAL_GPIO_WritePin>
		osDelay(100);
 80029e2:	2064      	movs	r0, #100	; 0x64
 80029e4:	f010 f8a1 	bl	8012b2a <osDelay>
		HAL_GPIO_WritePin(gpios[2].gpio, gpios[2].pin, GPIO_PIN_RESET); // 5v on pc7
 80029e8:	4b14      	ldr	r3, [pc, #80]	; (8002a3c <GPIO_off_init+0xa0>)
 80029ea:	2180      	movs	r1, #128	; 0x80
 80029ec:	2200      	movs	r2, #0
 80029ee:	4618      	mov	r0, r3
 80029f0:	f006 f924 	bl	8008c3c <HAL_GPIO_WritePin>
		osDelay(100);
 80029f4:	2064      	movs	r0, #100	; 0x64
 80029f6:	f010 f898 	bl	8012b2a <osDelay>
		HAL_GPIO_WritePin(gpios[4].gpio, gpios[4].pin, GPIO_PIN_RESET); // 3v3 on pc1
 80029fa:	4b10      	ldr	r3, [pc, #64]	; (8002a3c <GPIO_off_init+0xa0>)
 80029fc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002a00:	2200      	movs	r2, #0
 8002a02:	4618      	mov	r0, r3
 8002a04:	f006 f91a 	bl	8008c3c <HAL_GPIO_WritePin>
		osDelay(100);
 8002a08:	2064      	movs	r0, #100	; 0x64
 8002a0a:	f010 f88e 	bl	8012b2a <osDelay>
		HAL_GPIO_WritePin(gpios[0].gpio, gpios[0].pin, GPIO_PIN_RESET); // sys on pb5
 8002a0e:	4b0c      	ldr	r3, [pc, #48]	; (8002a40 <GPIO_off_init+0xa4>)
 8002a10:	2120      	movs	r1, #32
 8002a12:	2200      	movs	r2, #0
 8002a14:	4618      	mov	r0, r3
 8002a16:	f006 f911 	bl	8008c3c <HAL_GPIO_WritePin>
		osDelay(100);
 8002a1a:	2064      	movs	r0, #100	; 0x64
 8002a1c:	f010 f885 	bl	8012b2a <osDelay>
		HAL_GPIO_WritePin(gpios[8].gpio, gpios[8].pin, GPIO_PIN_RESET); // sdn1
 8002a20:	4b07      	ldr	r3, [pc, #28]	; (8002a40 <GPIO_off_init+0xa4>)
 8002a22:	2104      	movs	r1, #4
 8002a24:	2200      	movs	r2, #0
 8002a26:	4618      	mov	r0, r3
 8002a28:	f006 f908 	bl	8008c3c <HAL_GPIO_WritePin>
		osThreadSuspend(GPIO_off_taskHandle);
 8002a2c:	4b02      	ldr	r3, [pc, #8]	; (8002a38 <GPIO_off_init+0x9c>)
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	4618      	mov	r0, r3
 8002a32:	f010 f859 	bl	8012ae8 <osThreadSuspend>
		HAL_GPIO_WritePin(gpios[6].gpio, gpios[6].pin, GPIO_PIN_RESET); // 15v on pc9
 8002a36:	e7ba      	b.n	80029ae <GPIO_off_init+0x12>
 8002a38:	24000968 	.word	0x24000968
 8002a3c:	58020800 	.word	0x58020800
 8002a40:	58020400 	.word	0x58020400

08002a44 <UART_TX_init>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_UART_TX_init */
void UART_TX_init(void *argument)
{
 8002a44:	b580      	push	{r7, lr}
 8002a46:	b084      	sub	sp, #16
 8002a48:	af00      	add	r7, sp, #0
 8002a4a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN UART_TX_init */
  static uint8_t tx_buffer[1000];
  uint32_t total_size = 0;
 8002a4c:	2300      	movs	r3, #0
 8002a4e:	60fb      	str	r3, [r7, #12]
  osStatus_t status;

  while (1) {
    total_size = 0;
 8002a50:	2300      	movs	r3, #0
 8002a52:	60fb      	str	r3, [r7, #12]

    // Retrieve all messages from the queue and store them in tx_buffer
    do {
      status = osMessageQueueGet(mid_MsgQueue, &msg, NULL, osWaitForever);
 8002a54:	4b22      	ldr	r3, [pc, #136]	; (8002ae0 <UART_TX_init+0x9c>)
 8002a56:	6818      	ldr	r0, [r3, #0]
 8002a58:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002a5c:	2200      	movs	r2, #0
 8002a5e:	4921      	ldr	r1, [pc, #132]	; (8002ae4 <UART_TX_init+0xa0>)
 8002a60:	f010 fa3c 	bl	8012edc <osMessageQueueGet>
 8002a64:	60b8      	str	r0, [r7, #8]
      if (status == osOK) {
 8002a66:	68bb      	ldr	r3, [r7, #8]
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d11c      	bne.n	8002aa6 <UART_TX_init+0x62>
        if (total_size + msg.size <= 1000) {
 8002a6c:	4b1d      	ldr	r3, [pc, #116]	; (8002ae4 <UART_TX_init+0xa0>)
 8002a6e:	889b      	ldrh	r3, [r3, #4]
 8002a70:	461a      	mov	r2, r3
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	4413      	add	r3, r2
 8002a76:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002a7a:	d818      	bhi.n	8002aae <UART_TX_init+0x6a>
          memcpy(&tx_buffer[total_size], msg.array, msg.size);
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	4a1a      	ldr	r2, [pc, #104]	; (8002ae8 <UART_TX_init+0xa4>)
 8002a80:	4413      	add	r3, r2
 8002a82:	4a18      	ldr	r2, [pc, #96]	; (8002ae4 <UART_TX_init+0xa0>)
 8002a84:	6811      	ldr	r1, [r2, #0]
 8002a86:	4a17      	ldr	r2, [pc, #92]	; (8002ae4 <UART_TX_init+0xa0>)
 8002a88:	8892      	ldrh	r2, [r2, #4]
 8002a8a:	4618      	mov	r0, r3
 8002a8c:	f013 fbb0 	bl	80161f0 <memcpy>
          free(msg.array);
 8002a90:	4b14      	ldr	r3, [pc, #80]	; (8002ae4 <UART_TX_init+0xa0>)
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	4618      	mov	r0, r3
 8002a96:	f013 fba3 	bl	80161e0 <free>
          total_size += msg.size;
 8002a9a:	4b12      	ldr	r3, [pc, #72]	; (8002ae4 <UART_TX_init+0xa0>)
 8002a9c:	889b      	ldrh	r3, [r3, #4]
 8002a9e:	461a      	mov	r2, r3
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	4413      	add	r3, r2
 8002aa4:	60fb      	str	r3, [r7, #12]
        } else {

          break;
        }
      }
    } while (status == osOK);
 8002aa6:	68bb      	ldr	r3, [r7, #8]
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d0d3      	beq.n	8002a54 <UART_TX_init+0x10>
 8002aac:	e000      	b.n	8002ab0 <UART_TX_init+0x6c>
          break;
 8002aae:	bf00      	nop

    if (total_size > 0) {
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d010      	beq.n	8002ad8 <UART_TX_init+0x94>
      HAL_UART_Transmit_DMA(&huart1, tx_buffer, total_size);
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	b29b      	uxth	r3, r3
 8002aba:	461a      	mov	r2, r3
 8002abc:	490a      	ldr	r1, [pc, #40]	; (8002ae8 <UART_TX_init+0xa4>)
 8002abe:	480b      	ldr	r0, [pc, #44]	; (8002aec <UART_TX_init+0xa8>)
 8002ac0:	f00d fa74 	bl	800ffac <HAL_UART_Transmit_DMA>

      // Wait for transmission to complete
      while (tx_flag == 0) {
 8002ac4:	e001      	b.n	8002aca <UART_TX_init+0x86>
        osThreadYield();
 8002ac6:	f00f ffef 	bl	8012aa8 <osThreadYield>
      while (tx_flag == 0) {
 8002aca:	4b09      	ldr	r3, [pc, #36]	; (8002af0 <UART_TX_init+0xac>)
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d0f9      	beq.n	8002ac6 <UART_TX_init+0x82>
      }

      // Reset the flag
      tx_flag = 0;
 8002ad2:	4b07      	ldr	r3, [pc, #28]	; (8002af0 <UART_TX_init+0xac>)
 8002ad4:	2200      	movs	r2, #0
 8002ad6:	601a      	str	r2, [r3, #0]
    }

    // Yield thread control
    osThreadYield();
 8002ad8:	f00f ffe6 	bl	8012aa8 <osThreadYield>
    total_size = 0;
 8002adc:	e7b8      	b.n	8002a50 <UART_TX_init+0xc>
 8002ade:	bf00      	nop
 8002ae0:	24000bcc 	.word	0x24000bcc
 8002ae4:	24000bd0 	.word	0x24000bd0
 8002ae8:	24000c90 	.word	0x24000c90
 8002aec:	240005ec 	.word	0x240005ec
 8002af0:	24000000 	.word	0x24000000

08002af4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002af4:	b580      	push	{r7, lr}
 8002af6:	b082      	sub	sp, #8
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	4a04      	ldr	r2, [pc, #16]	; (8002b14 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8002b02:	4293      	cmp	r3, r2
 8002b04:	d101      	bne.n	8002b0a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8002b06:	f000 ff59 	bl	80039bc <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8002b0a:	bf00      	nop
 8002b0c:	3708      	adds	r7, #8
 8002b0e:	46bd      	mov	sp, r7
 8002b10:	bd80      	pop	{r7, pc}
 8002b12:	bf00      	nop
 8002b14:	40001000 	.word	0x40001000

08002b18 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002b18:	b480      	push	{r7}
 8002b1a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002b1c:	b672      	cpsid	i
}
 8002b1e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8002b20:	e7fe      	b.n	8002b20 <Error_Handler+0x8>
	...

08002b24 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002b24:	b580      	push	{r7, lr}
 8002b26:	b082      	sub	sp, #8
 8002b28:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002b2a:	4b0c      	ldr	r3, [pc, #48]	; (8002b5c <HAL_MspInit+0x38>)
 8002b2c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8002b30:	4a0a      	ldr	r2, [pc, #40]	; (8002b5c <HAL_MspInit+0x38>)
 8002b32:	f043 0302 	orr.w	r3, r3, #2
 8002b36:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8002b3a:	4b08      	ldr	r3, [pc, #32]	; (8002b5c <HAL_MspInit+0x38>)
 8002b3c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8002b40:	f003 0302 	and.w	r3, r3, #2
 8002b44:	607b      	str	r3, [r7, #4]
 8002b46:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002b48:	2200      	movs	r2, #0
 8002b4a:	210f      	movs	r1, #15
 8002b4c:	f06f 0001 	mvn.w	r0, #1
 8002b50:	f002 fc42 	bl	80053d8 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002b54:	bf00      	nop
 8002b56:	3708      	adds	r7, #8
 8002b58:	46bd      	mov	sp, r7
 8002b5a:	bd80      	pop	{r7, pc}
 8002b5c:	58024400 	.word	0x58024400

08002b60 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002b60:	b580      	push	{r7, lr}
 8002b62:	b08e      	sub	sp, #56	; 0x38
 8002b64:	af00      	add	r7, sp, #0
 8002b66:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b68:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002b6c:	2200      	movs	r2, #0
 8002b6e:	601a      	str	r2, [r3, #0]
 8002b70:	605a      	str	r2, [r3, #4]
 8002b72:	609a      	str	r2, [r3, #8]
 8002b74:	60da      	str	r2, [r3, #12]
 8002b76:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	4a7b      	ldr	r2, [pc, #492]	; (8002d6c <HAL_ADC_MspInit+0x20c>)
 8002b7e:	4293      	cmp	r3, r2
 8002b80:	f040 8091 	bne.w	8002ca6 <HAL_ADC_MspInit+0x146>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8002b84:	4b7a      	ldr	r3, [pc, #488]	; (8002d70 <HAL_ADC_MspInit+0x210>)
 8002b86:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8002b8a:	4a79      	ldr	r2, [pc, #484]	; (8002d70 <HAL_ADC_MspInit+0x210>)
 8002b8c:	f043 0320 	orr.w	r3, r3, #32
 8002b90:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8002b94:	4b76      	ldr	r3, [pc, #472]	; (8002d70 <HAL_ADC_MspInit+0x210>)
 8002b96:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8002b9a:	f003 0320 	and.w	r3, r3, #32
 8002b9e:	623b      	str	r3, [r7, #32]
 8002ba0:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002ba2:	4b73      	ldr	r3, [pc, #460]	; (8002d70 <HAL_ADC_MspInit+0x210>)
 8002ba4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002ba8:	4a71      	ldr	r2, [pc, #452]	; (8002d70 <HAL_ADC_MspInit+0x210>)
 8002baa:	f043 0304 	orr.w	r3, r3, #4
 8002bae:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002bb2:	4b6f      	ldr	r3, [pc, #444]	; (8002d70 <HAL_ADC_MspInit+0x210>)
 8002bb4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002bb8:	f003 0304 	and.w	r3, r3, #4
 8002bbc:	61fb      	str	r3, [r7, #28]
 8002bbe:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002bc0:	4b6b      	ldr	r3, [pc, #428]	; (8002d70 <HAL_ADC_MspInit+0x210>)
 8002bc2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002bc6:	4a6a      	ldr	r2, [pc, #424]	; (8002d70 <HAL_ADC_MspInit+0x210>)
 8002bc8:	f043 0301 	orr.w	r3, r3, #1
 8002bcc:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002bd0:	4b67      	ldr	r3, [pc, #412]	; (8002d70 <HAL_ADC_MspInit+0x210>)
 8002bd2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002bd6:	f003 0301 	and.w	r3, r3, #1
 8002bda:	61bb      	str	r3, [r7, #24]
 8002bdc:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002bde:	4b64      	ldr	r3, [pc, #400]	; (8002d70 <HAL_ADC_MspInit+0x210>)
 8002be0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002be4:	4a62      	ldr	r2, [pc, #392]	; (8002d70 <HAL_ADC_MspInit+0x210>)
 8002be6:	f043 0302 	orr.w	r3, r3, #2
 8002bea:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002bee:	4b60      	ldr	r3, [pc, #384]	; (8002d70 <HAL_ADC_MspInit+0x210>)
 8002bf0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002bf4:	f003 0302 	and.w	r3, r3, #2
 8002bf8:	617b      	str	r3, [r7, #20]
 8002bfa:	697b      	ldr	r3, [r7, #20]
    PC4     ------> ADC1_INP4
    PC5     ------> ADC1_INP8
    PB0     ------> ADC1_INP9
    PB1     ------> ADC1_INP5
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 8002bfc:	2333      	movs	r3, #51	; 0x33
 8002bfe:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002c00:	2303      	movs	r3, #3
 8002c02:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c04:	2300      	movs	r3, #0
 8002c06:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002c08:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002c0c:	4619      	mov	r1, r3
 8002c0e:	4859      	ldr	r0, [pc, #356]	; (8002d74 <HAL_ADC_MspInit+0x214>)
 8002c10:	f005 fe4c 	bl	80088ac <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_6
 8002c14:	23ce      	movs	r3, #206	; 0xce
 8002c16:	627b      	str	r3, [r7, #36]	; 0x24
                          |GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002c18:	2303      	movs	r3, #3
 8002c1a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c1c:	2300      	movs	r3, #0
 8002c1e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c20:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002c24:	4619      	mov	r1, r3
 8002c26:	4854      	ldr	r0, [pc, #336]	; (8002d78 <HAL_ADC_MspInit+0x218>)
 8002c28:	f005 fe40 	bl	80088ac <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002c2c:	2303      	movs	r3, #3
 8002c2e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002c30:	2303      	movs	r3, #3
 8002c32:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c34:	2300      	movs	r3, #0
 8002c36:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c38:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002c3c:	4619      	mov	r1, r3
 8002c3e:	484f      	ldr	r0, [pc, #316]	; (8002d7c <HAL_ADC_MspInit+0x21c>)
 8002c40:	f005 fe34 	bl	80088ac <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Stream0;
 8002c44:	4b4e      	ldr	r3, [pc, #312]	; (8002d80 <HAL_ADC_MspInit+0x220>)
 8002c46:	4a4f      	ldr	r2, [pc, #316]	; (8002d84 <HAL_ADC_MspInit+0x224>)
 8002c48:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8002c4a:	4b4d      	ldr	r3, [pc, #308]	; (8002d80 <HAL_ADC_MspInit+0x220>)
 8002c4c:	2209      	movs	r2, #9
 8002c4e:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002c50:	4b4b      	ldr	r3, [pc, #300]	; (8002d80 <HAL_ADC_MspInit+0x220>)
 8002c52:	2200      	movs	r2, #0
 8002c54:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002c56:	4b4a      	ldr	r3, [pc, #296]	; (8002d80 <HAL_ADC_MspInit+0x220>)
 8002c58:	2200      	movs	r2, #0
 8002c5a:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8002c5c:	4b48      	ldr	r3, [pc, #288]	; (8002d80 <HAL_ADC_MspInit+0x220>)
 8002c5e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002c62:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002c64:	4b46      	ldr	r3, [pc, #280]	; (8002d80 <HAL_ADC_MspInit+0x220>)
 8002c66:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002c6a:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002c6c:	4b44      	ldr	r3, [pc, #272]	; (8002d80 <HAL_ADC_MspInit+0x220>)
 8002c6e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002c72:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8002c74:	4b42      	ldr	r3, [pc, #264]	; (8002d80 <HAL_ADC_MspInit+0x220>)
 8002c76:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002c7a:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8002c7c:	4b40      	ldr	r3, [pc, #256]	; (8002d80 <HAL_ADC_MspInit+0x220>)
 8002c7e:	2200      	movs	r2, #0
 8002c80:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002c82:	4b3f      	ldr	r3, [pc, #252]	; (8002d80 <HAL_ADC_MspInit+0x220>)
 8002c84:	2200      	movs	r2, #0
 8002c86:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002c88:	483d      	ldr	r0, [pc, #244]	; (8002d80 <HAL_ADC_MspInit+0x220>)
 8002c8a:	f002 ffd3 	bl	8005c34 <HAL_DMA_Init>
 8002c8e:	4603      	mov	r3, r0
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d001      	beq.n	8002c98 <HAL_ADC_MspInit+0x138>
    {
      Error_Handler();
 8002c94:	f7ff ff40 	bl	8002b18 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	4a39      	ldr	r2, [pc, #228]	; (8002d80 <HAL_ADC_MspInit+0x220>)
 8002c9c:	64da      	str	r2, [r3, #76]	; 0x4c
 8002c9e:	4a38      	ldr	r2, [pc, #224]	; (8002d80 <HAL_ADC_MspInit+0x220>)
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }

}
 8002ca4:	e05e      	b.n	8002d64 <HAL_ADC_MspInit+0x204>
  else if(hadc->Instance==ADC3)
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	4a37      	ldr	r2, [pc, #220]	; (8002d88 <HAL_ADC_MspInit+0x228>)
 8002cac:	4293      	cmp	r3, r2
 8002cae:	d159      	bne.n	8002d64 <HAL_ADC_MspInit+0x204>
    __HAL_RCC_ADC3_CLK_ENABLE();
 8002cb0:	4b2f      	ldr	r3, [pc, #188]	; (8002d70 <HAL_ADC_MspInit+0x210>)
 8002cb2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002cb6:	4a2e      	ldr	r2, [pc, #184]	; (8002d70 <HAL_ADC_MspInit+0x210>)
 8002cb8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002cbc:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002cc0:	4b2b      	ldr	r3, [pc, #172]	; (8002d70 <HAL_ADC_MspInit+0x210>)
 8002cc2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002cc6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002cca:	613b      	str	r3, [r7, #16]
 8002ccc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002cce:	4b28      	ldr	r3, [pc, #160]	; (8002d70 <HAL_ADC_MspInit+0x210>)
 8002cd0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002cd4:	4a26      	ldr	r2, [pc, #152]	; (8002d70 <HAL_ADC_MspInit+0x210>)
 8002cd6:	f043 0304 	orr.w	r3, r3, #4
 8002cda:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002cde:	4b24      	ldr	r3, [pc, #144]	; (8002d70 <HAL_ADC_MspInit+0x210>)
 8002ce0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002ce4:	f003 0304 	and.w	r3, r3, #4
 8002ce8:	60fb      	str	r3, [r7, #12]
 8002cea:	68fb      	ldr	r3, [r7, #12]
    HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PC2, SYSCFG_SWITCH_PC2_OPEN);
 8002cec:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
 8002cf0:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 8002cf4:	f000 fe8e 	bl	8003a14 <HAL_SYSCFG_AnalogSwitchConfig>
    HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PC3, SYSCFG_SWITCH_PC3_OPEN);
 8002cf8:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
 8002cfc:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
 8002d00:	f000 fe88 	bl	8003a14 <HAL_SYSCFG_AnalogSwitchConfig>
    hdma_adc3.Instance = DMA1_Stream1;
 8002d04:	4b21      	ldr	r3, [pc, #132]	; (8002d8c <HAL_ADC_MspInit+0x22c>)
 8002d06:	4a22      	ldr	r2, [pc, #136]	; (8002d90 <HAL_ADC_MspInit+0x230>)
 8002d08:	601a      	str	r2, [r3, #0]
    hdma_adc3.Init.Request = DMA_REQUEST_ADC3;
 8002d0a:	4b20      	ldr	r3, [pc, #128]	; (8002d8c <HAL_ADC_MspInit+0x22c>)
 8002d0c:	2273      	movs	r2, #115	; 0x73
 8002d0e:	605a      	str	r2, [r3, #4]
    hdma_adc3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002d10:	4b1e      	ldr	r3, [pc, #120]	; (8002d8c <HAL_ADC_MspInit+0x22c>)
 8002d12:	2200      	movs	r2, #0
 8002d14:	609a      	str	r2, [r3, #8]
    hdma_adc3.Init.PeriphInc = DMA_PINC_DISABLE;
 8002d16:	4b1d      	ldr	r3, [pc, #116]	; (8002d8c <HAL_ADC_MspInit+0x22c>)
 8002d18:	2200      	movs	r2, #0
 8002d1a:	60da      	str	r2, [r3, #12]
    hdma_adc3.Init.MemInc = DMA_MINC_ENABLE;
 8002d1c:	4b1b      	ldr	r3, [pc, #108]	; (8002d8c <HAL_ADC_MspInit+0x22c>)
 8002d1e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002d22:	611a      	str	r2, [r3, #16]
    hdma_adc3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002d24:	4b19      	ldr	r3, [pc, #100]	; (8002d8c <HAL_ADC_MspInit+0x22c>)
 8002d26:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002d2a:	615a      	str	r2, [r3, #20]
    hdma_adc3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002d2c:	4b17      	ldr	r3, [pc, #92]	; (8002d8c <HAL_ADC_MspInit+0x22c>)
 8002d2e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002d32:	619a      	str	r2, [r3, #24]
    hdma_adc3.Init.Mode = DMA_CIRCULAR;
 8002d34:	4b15      	ldr	r3, [pc, #84]	; (8002d8c <HAL_ADC_MspInit+0x22c>)
 8002d36:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002d3a:	61da      	str	r2, [r3, #28]
    hdma_adc3.Init.Priority = DMA_PRIORITY_LOW;
 8002d3c:	4b13      	ldr	r3, [pc, #76]	; (8002d8c <HAL_ADC_MspInit+0x22c>)
 8002d3e:	2200      	movs	r2, #0
 8002d40:	621a      	str	r2, [r3, #32]
    hdma_adc3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002d42:	4b12      	ldr	r3, [pc, #72]	; (8002d8c <HAL_ADC_MspInit+0x22c>)
 8002d44:	2200      	movs	r2, #0
 8002d46:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc3) != HAL_OK)
 8002d48:	4810      	ldr	r0, [pc, #64]	; (8002d8c <HAL_ADC_MspInit+0x22c>)
 8002d4a:	f002 ff73 	bl	8005c34 <HAL_DMA_Init>
 8002d4e:	4603      	mov	r3, r0
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d001      	beq.n	8002d58 <HAL_ADC_MspInit+0x1f8>
      Error_Handler();
 8002d54:	f7ff fee0 	bl	8002b18 <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc3);
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	4a0c      	ldr	r2, [pc, #48]	; (8002d8c <HAL_ADC_MspInit+0x22c>)
 8002d5c:	64da      	str	r2, [r3, #76]	; 0x4c
 8002d5e:	4a0b      	ldr	r2, [pc, #44]	; (8002d8c <HAL_ADC_MspInit+0x22c>)
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	6393      	str	r3, [r2, #56]	; 0x38
}
 8002d64:	bf00      	nop
 8002d66:	3738      	adds	r7, #56	; 0x38
 8002d68:	46bd      	mov	sp, r7
 8002d6a:	bd80      	pop	{r7, pc}
 8002d6c:	40022000 	.word	0x40022000
 8002d70:	58024400 	.word	0x58024400
 8002d74:	58020800 	.word	0x58020800
 8002d78:	58020000 	.word	0x58020000
 8002d7c:	58020400 	.word	0x58020400
 8002d80:	24000204 	.word	0x24000204
 8002d84:	40020010 	.word	0x40020010
 8002d88:	58026000 	.word	0x58026000
 8002d8c:	2400027c 	.word	0x2400027c
 8002d90:	40020028 	.word	0x40020028

08002d94 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8002d94:	b580      	push	{r7, lr}
 8002d96:	b08a      	sub	sp, #40	; 0x28
 8002d98:	af00      	add	r7, sp, #0
 8002d9a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d9c:	f107 0314 	add.w	r3, r7, #20
 8002da0:	2200      	movs	r2, #0
 8002da2:	601a      	str	r2, [r3, #0]
 8002da4:	605a      	str	r2, [r3, #4]
 8002da6:	609a      	str	r2, [r3, #8]
 8002da8:	60da      	str	r2, [r3, #12]
 8002daa:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	4a34      	ldr	r2, [pc, #208]	; (8002e84 <HAL_DAC_MspInit+0xf0>)
 8002db2:	4293      	cmp	r3, r2
 8002db4:	d161      	bne.n	8002e7a <HAL_DAC_MspInit+0xe6>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC12_CLK_ENABLE();
 8002db6:	4b34      	ldr	r3, [pc, #208]	; (8002e88 <HAL_DAC_MspInit+0xf4>)
 8002db8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002dbc:	4a32      	ldr	r2, [pc, #200]	; (8002e88 <HAL_DAC_MspInit+0xf4>)
 8002dbe:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8002dc2:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8002dc6:	4b30      	ldr	r3, [pc, #192]	; (8002e88 <HAL_DAC_MspInit+0xf4>)
 8002dc8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002dcc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002dd0:	613b      	str	r3, [r7, #16]
 8002dd2:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002dd4:	4b2c      	ldr	r3, [pc, #176]	; (8002e88 <HAL_DAC_MspInit+0xf4>)
 8002dd6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002dda:	4a2b      	ldr	r2, [pc, #172]	; (8002e88 <HAL_DAC_MspInit+0xf4>)
 8002ddc:	f043 0301 	orr.w	r3, r3, #1
 8002de0:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002de4:	4b28      	ldr	r3, [pc, #160]	; (8002e88 <HAL_DAC_MspInit+0xf4>)
 8002de6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002dea:	f003 0301 	and.w	r3, r3, #1
 8002dee:	60fb      	str	r3, [r7, #12]
 8002df0:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8002df2:	2310      	movs	r3, #16
 8002df4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002df6:	2303      	movs	r3, #3
 8002df8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dfa:	2300      	movs	r3, #0
 8002dfc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002dfe:	f107 0314 	add.w	r3, r7, #20
 8002e02:	4619      	mov	r1, r3
 8002e04:	4821      	ldr	r0, [pc, #132]	; (8002e8c <HAL_DAC_MspInit+0xf8>)
 8002e06:	f005 fd51 	bl	80088ac <HAL_GPIO_Init>

    /* DAC1 DMA Init */
    /* DAC1_CH1 Init */
    hdma_dac1_ch1.Instance = DMA1_Stream5;
 8002e0a:	4b21      	ldr	r3, [pc, #132]	; (8002e90 <HAL_DAC_MspInit+0xfc>)
 8002e0c:	4a21      	ldr	r2, [pc, #132]	; (8002e94 <HAL_DAC_MspInit+0x100>)
 8002e0e:	601a      	str	r2, [r3, #0]
    hdma_dac1_ch1.Init.Request = DMA_REQUEST_DAC1;
 8002e10:	4b1f      	ldr	r3, [pc, #124]	; (8002e90 <HAL_DAC_MspInit+0xfc>)
 8002e12:	2243      	movs	r2, #67	; 0x43
 8002e14:	605a      	str	r2, [r3, #4]
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002e16:	4b1e      	ldr	r3, [pc, #120]	; (8002e90 <HAL_DAC_MspInit+0xfc>)
 8002e18:	2240      	movs	r2, #64	; 0x40
 8002e1a:	609a      	str	r2, [r3, #8]
    hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002e1c:	4b1c      	ldr	r3, [pc, #112]	; (8002e90 <HAL_DAC_MspInit+0xfc>)
 8002e1e:	2200      	movs	r2, #0
 8002e20:	60da      	str	r2, [r3, #12]
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8002e22:	4b1b      	ldr	r3, [pc, #108]	; (8002e90 <HAL_DAC_MspInit+0xfc>)
 8002e24:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002e28:	611a      	str	r2, [r3, #16]
    hdma_dac1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002e2a:	4b19      	ldr	r3, [pc, #100]	; (8002e90 <HAL_DAC_MspInit+0xfc>)
 8002e2c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002e30:	615a      	str	r2, [r3, #20]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8002e32:	4b17      	ldr	r3, [pc, #92]	; (8002e90 <HAL_DAC_MspInit+0xfc>)
 8002e34:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002e38:	619a      	str	r2, [r3, #24]
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
 8002e3a:	4b15      	ldr	r3, [pc, #84]	; (8002e90 <HAL_DAC_MspInit+0xfc>)
 8002e3c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002e40:	61da      	str	r2, [r3, #28]
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8002e42:	4b13      	ldr	r3, [pc, #76]	; (8002e90 <HAL_DAC_MspInit+0xfc>)
 8002e44:	2200      	movs	r2, #0
 8002e46:	621a      	str	r2, [r3, #32]
    hdma_dac1_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002e48:	4b11      	ldr	r3, [pc, #68]	; (8002e90 <HAL_DAC_MspInit+0xfc>)
 8002e4a:	2200      	movs	r2, #0
 8002e4c:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 8002e4e:	4810      	ldr	r0, [pc, #64]	; (8002e90 <HAL_DAC_MspInit+0xfc>)
 8002e50:	f002 fef0 	bl	8005c34 <HAL_DMA_Init>
 8002e54:	4603      	mov	r3, r0
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d001      	beq.n	8002e5e <HAL_DAC_MspInit+0xca>
    {
      Error_Handler();
 8002e5a:	f7ff fe5d 	bl	8002b18 <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1_ch1);
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	4a0b      	ldr	r2, [pc, #44]	; (8002e90 <HAL_DAC_MspInit+0xfc>)
 8002e62:	609a      	str	r2, [r3, #8]
 8002e64:	4a0a      	ldr	r2, [pc, #40]	; (8002e90 <HAL_DAC_MspInit+0xfc>)
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	6393      	str	r3, [r2, #56]	; 0x38

    /* DAC1 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 5, 0);
 8002e6a:	2200      	movs	r2, #0
 8002e6c:	2105      	movs	r1, #5
 8002e6e:	2036      	movs	r0, #54	; 0x36
 8002e70:	f002 fab2 	bl	80053d8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002e74:	2036      	movs	r0, #54	; 0x36
 8002e76:	f002 fac9 	bl	800540c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }

}
 8002e7a:	bf00      	nop
 8002e7c:	3728      	adds	r7, #40	; 0x28
 8002e7e:	46bd      	mov	sp, r7
 8002e80:	bd80      	pop	{r7, pc}
 8002e82:	bf00      	nop
 8002e84:	40007400 	.word	0x40007400
 8002e88:	58024400 	.word	0x58024400
 8002e8c:	58020000 	.word	0x58020000
 8002e90:	24000308 	.word	0x24000308
 8002e94:	40020088 	.word	0x40020088

08002e98 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002e98:	b580      	push	{r7, lr}
 8002e9a:	b0ba      	sub	sp, #232	; 0xe8
 8002e9c:	af00      	add	r7, sp, #0
 8002e9e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ea0:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8002ea4:	2200      	movs	r2, #0
 8002ea6:	601a      	str	r2, [r3, #0]
 8002ea8:	605a      	str	r2, [r3, #4]
 8002eaa:	609a      	str	r2, [r3, #8]
 8002eac:	60da      	str	r2, [r3, #12]
 8002eae:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002eb0:	f107 0310 	add.w	r3, r7, #16
 8002eb4:	22c0      	movs	r2, #192	; 0xc0
 8002eb6:	2100      	movs	r1, #0
 8002eb8:	4618      	mov	r0, r3
 8002eba:	f013 f9a7 	bl	801620c <memset>
  if(hi2c->Instance==I2C1)
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	4a27      	ldr	r2, [pc, #156]	; (8002f60 <HAL_I2C_MspInit+0xc8>)
 8002ec4:	4293      	cmp	r3, r2
 8002ec6:	d146      	bne.n	8002f56 <HAL_I2C_MspInit+0xbe>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8002ec8:	f04f 0208 	mov.w	r2, #8
 8002ecc:	f04f 0300 	mov.w	r3, #0
 8002ed0:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 8002ed4:	2300      	movs	r3, #0
 8002ed6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002eda:	f107 0310 	add.w	r3, r7, #16
 8002ede:	4618      	mov	r0, r3
 8002ee0:	f007 fd34 	bl	800a94c <HAL_RCCEx_PeriphCLKConfig>
 8002ee4:	4603      	mov	r3, r0
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d001      	beq.n	8002eee <HAL_I2C_MspInit+0x56>
    {
      Error_Handler();
 8002eea:	f7ff fe15 	bl	8002b18 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002eee:	4b1d      	ldr	r3, [pc, #116]	; (8002f64 <HAL_I2C_MspInit+0xcc>)
 8002ef0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002ef4:	4a1b      	ldr	r2, [pc, #108]	; (8002f64 <HAL_I2C_MspInit+0xcc>)
 8002ef6:	f043 0302 	orr.w	r3, r3, #2
 8002efa:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002efe:	4b19      	ldr	r3, [pc, #100]	; (8002f64 <HAL_I2C_MspInit+0xcc>)
 8002f00:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002f04:	f003 0302 	and.w	r3, r3, #2
 8002f08:	60fb      	str	r3, [r7, #12]
 8002f0a:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002f0c:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002f10:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002f14:	2312      	movs	r3, #18
 8002f16:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f1a:	2300      	movs	r3, #0
 8002f1c:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f20:	2300      	movs	r3, #0
 8002f22:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002f26:	2304      	movs	r3, #4
 8002f28:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002f2c:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8002f30:	4619      	mov	r1, r3
 8002f32:	480d      	ldr	r0, [pc, #52]	; (8002f68 <HAL_I2C_MspInit+0xd0>)
 8002f34:	f005 fcba 	bl	80088ac <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002f38:	4b0a      	ldr	r3, [pc, #40]	; (8002f64 <HAL_I2C_MspInit+0xcc>)
 8002f3a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002f3e:	4a09      	ldr	r2, [pc, #36]	; (8002f64 <HAL_I2C_MspInit+0xcc>)
 8002f40:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002f44:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8002f48:	4b06      	ldr	r3, [pc, #24]	; (8002f64 <HAL_I2C_MspInit+0xcc>)
 8002f4a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002f4e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002f52:	60bb      	str	r3, [r7, #8]
 8002f54:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8002f56:	bf00      	nop
 8002f58:	37e8      	adds	r7, #232	; 0xe8
 8002f5a:	46bd      	mov	sp, r7
 8002f5c:	bd80      	pop	{r7, pc}
 8002f5e:	bf00      	nop
 8002f60:	40005400 	.word	0x40005400
 8002f64:	58024400 	.word	0x58024400
 8002f68:	58020400 	.word	0x58020400

08002f6c <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8002f6c:	b580      	push	{r7, lr}
 8002f6e:	b0b2      	sub	sp, #200	; 0xc8
 8002f70:	af00      	add	r7, sp, #0
 8002f72:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002f74:	f107 0308 	add.w	r3, r7, #8
 8002f78:	22c0      	movs	r2, #192	; 0xc0
 8002f7a:	2100      	movs	r1, #0
 8002f7c:	4618      	mov	r0, r3
 8002f7e:	f013 f945 	bl	801620c <memset>
  if(hrtc->Instance==RTC)
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	4a10      	ldr	r2, [pc, #64]	; (8002fc8 <HAL_RTC_MspInit+0x5c>)
 8002f88:	4293      	cmp	r3, r2
 8002f8a:	d119      	bne.n	8002fc0 <HAL_RTC_MspInit+0x54>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8002f8c:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8002f90:	f04f 0300 	mov.w	r3, #0
 8002f94:	e9c7 2302 	strd	r2, r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8002f98:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002f9c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002fa0:	f107 0308 	add.w	r3, r7, #8
 8002fa4:	4618      	mov	r0, r3
 8002fa6:	f007 fcd1 	bl	800a94c <HAL_RCCEx_PeriphCLKConfig>
 8002faa:	4603      	mov	r3, r0
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d001      	beq.n	8002fb4 <HAL_RTC_MspInit+0x48>
    {
      Error_Handler();
 8002fb0:	f7ff fdb2 	bl	8002b18 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8002fb4:	4b05      	ldr	r3, [pc, #20]	; (8002fcc <HAL_RTC_MspInit+0x60>)
 8002fb6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002fb8:	4a04      	ldr	r2, [pc, #16]	; (8002fcc <HAL_RTC_MspInit+0x60>)
 8002fba:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002fbe:	6713      	str	r3, [r2, #112]	; 0x70
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8002fc0:	bf00      	nop
 8002fc2:	37c8      	adds	r7, #200	; 0xc8
 8002fc4:	46bd      	mov	sp, r7
 8002fc6:	bd80      	pop	{r7, pc}
 8002fc8:	58004000 	.word	0x58004000
 8002fcc:	58024400 	.word	0x58024400

08002fd0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002fd0:	b580      	push	{r7, lr}
 8002fd2:	b0bc      	sub	sp, #240	; 0xf0
 8002fd4:	af00      	add	r7, sp, #0
 8002fd6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002fd8:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8002fdc:	2200      	movs	r2, #0
 8002fde:	601a      	str	r2, [r3, #0]
 8002fe0:	605a      	str	r2, [r3, #4]
 8002fe2:	609a      	str	r2, [r3, #8]
 8002fe4:	60da      	str	r2, [r3, #12]
 8002fe6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002fe8:	f107 0318 	add.w	r3, r7, #24
 8002fec:	22c0      	movs	r2, #192	; 0xc0
 8002fee:	2100      	movs	r1, #0
 8002ff0:	4618      	mov	r0, r3
 8002ff2:	f013 f90b 	bl	801620c <memset>
  if(hspi->Instance==SPI1)
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	4a4c      	ldr	r2, [pc, #304]	; (800312c <HAL_SPI_MspInit+0x15c>)
 8002ffc:	4293      	cmp	r3, r2
 8002ffe:	d145      	bne.n	800308c <HAL_SPI_MspInit+0xbc>

  /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 8003000:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003004:	f04f 0300 	mov.w	r3, #0
 8003008:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 800300c:	2300      	movs	r3, #0
 800300e:	67bb      	str	r3, [r7, #120]	; 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003010:	f107 0318 	add.w	r3, r7, #24
 8003014:	4618      	mov	r0, r3
 8003016:	f007 fc99 	bl	800a94c <HAL_RCCEx_PeriphCLKConfig>
 800301a:	4603      	mov	r3, r0
 800301c:	2b00      	cmp	r3, #0
 800301e:	d001      	beq.n	8003024 <HAL_SPI_MspInit+0x54>
    {
      Error_Handler();
 8003020:	f7ff fd7a 	bl	8002b18 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003024:	4b42      	ldr	r3, [pc, #264]	; (8003130 <HAL_SPI_MspInit+0x160>)
 8003026:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800302a:	4a41      	ldr	r2, [pc, #260]	; (8003130 <HAL_SPI_MspInit+0x160>)
 800302c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003030:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8003034:	4b3e      	ldr	r3, [pc, #248]	; (8003130 <HAL_SPI_MspInit+0x160>)
 8003036:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800303a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800303e:	617b      	str	r3, [r7, #20]
 8003040:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003042:	4b3b      	ldr	r3, [pc, #236]	; (8003130 <HAL_SPI_MspInit+0x160>)
 8003044:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003048:	4a39      	ldr	r2, [pc, #228]	; (8003130 <HAL_SPI_MspInit+0x160>)
 800304a:	f043 0302 	orr.w	r3, r3, #2
 800304e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8003052:	4b37      	ldr	r3, [pc, #220]	; (8003130 <HAL_SPI_MspInit+0x160>)
 8003054:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003058:	f003 0302 	and.w	r3, r3, #2
 800305c:	613b      	str	r3, [r7, #16]
 800305e:	693b      	ldr	r3, [r7, #16]
    /**SPI1 GPIO Configuration
    PB3 (JTDO/TRACESWO)     ------> SPI1_SCK
    PB4 (NJTRST)     ------> SPI1_MISO
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 8003060:	2318      	movs	r3, #24
 8003062:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003066:	2302      	movs	r3, #2
 8003068:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800306c:	2300      	movs	r3, #0
 800306e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003072:	2300      	movs	r3, #0
 8003074:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003078:	2305      	movs	r3, #5
 800307a:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800307e:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8003082:	4619      	mov	r1, r3
 8003084:	482b      	ldr	r0, [pc, #172]	; (8003134 <HAL_SPI_MspInit+0x164>)
 8003086:	f005 fc11 	bl	80088ac <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 800308a:	e04a      	b.n	8003122 <HAL_SPI_MspInit+0x152>
  else if(hspi->Instance==SPI2)
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	4a29      	ldr	r2, [pc, #164]	; (8003138 <HAL_SPI_MspInit+0x168>)
 8003092:	4293      	cmp	r3, r2
 8003094:	d145      	bne.n	8003122 <HAL_SPI_MspInit+0x152>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI2;
 8003096:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800309a:	f04f 0300 	mov.w	r3, #0
 800309e:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 80030a2:	2300      	movs	r3, #0
 80030a4:	67bb      	str	r3, [r7, #120]	; 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80030a6:	f107 0318 	add.w	r3, r7, #24
 80030aa:	4618      	mov	r0, r3
 80030ac:	f007 fc4e 	bl	800a94c <HAL_RCCEx_PeriphCLKConfig>
 80030b0:	4603      	mov	r3, r0
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d001      	beq.n	80030ba <HAL_SPI_MspInit+0xea>
      Error_Handler();
 80030b6:	f7ff fd2f 	bl	8002b18 <Error_Handler>
    __HAL_RCC_SPI2_CLK_ENABLE();
 80030ba:	4b1d      	ldr	r3, [pc, #116]	; (8003130 <HAL_SPI_MspInit+0x160>)
 80030bc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80030c0:	4a1b      	ldr	r2, [pc, #108]	; (8003130 <HAL_SPI_MspInit+0x160>)
 80030c2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80030c6:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 80030ca:	4b19      	ldr	r3, [pc, #100]	; (8003130 <HAL_SPI_MspInit+0x160>)
 80030cc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80030d0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80030d4:	60fb      	str	r3, [r7, #12]
 80030d6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80030d8:	4b15      	ldr	r3, [pc, #84]	; (8003130 <HAL_SPI_MspInit+0x160>)
 80030da:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80030de:	4a14      	ldr	r2, [pc, #80]	; (8003130 <HAL_SPI_MspInit+0x160>)
 80030e0:	f043 0302 	orr.w	r3, r3, #2
 80030e4:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80030e8:	4b11      	ldr	r3, [pc, #68]	; (8003130 <HAL_SPI_MspInit+0x160>)
 80030ea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80030ee:	f003 0302 	and.w	r3, r3, #2
 80030f2:	60bb      	str	r3, [r7, #8]
 80030f4:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 80030f6:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 80030fa:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030fe:	2302      	movs	r3, #2
 8003100:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003104:	2300      	movs	r3, #0
 8003106:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800310a:	2300      	movs	r3, #0
 800310c:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8003110:	2305      	movs	r3, #5
 8003112:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003116:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 800311a:	4619      	mov	r1, r3
 800311c:	4805      	ldr	r0, [pc, #20]	; (8003134 <HAL_SPI_MspInit+0x164>)
 800311e:	f005 fbc5 	bl	80088ac <HAL_GPIO_Init>
}
 8003122:	bf00      	nop
 8003124:	37f0      	adds	r7, #240	; 0xf0
 8003126:	46bd      	mov	sp, r7
 8003128:	bd80      	pop	{r7, pc}
 800312a:	bf00      	nop
 800312c:	40013000 	.word	0x40013000
 8003130:	58024400 	.word	0x58024400
 8003134:	58020400 	.word	0x58020400
 8003138:	40003800 	.word	0x40003800

0800313c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800313c:	b580      	push	{r7, lr}
 800313e:	b086      	sub	sp, #24
 8003140:	af00      	add	r7, sp, #0
 8003142:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	4a37      	ldr	r2, [pc, #220]	; (8003228 <HAL_TIM_Base_MspInit+0xec>)
 800314a:	4293      	cmp	r3, r2
 800314c:	d12f      	bne.n	80031ae <HAL_TIM_Base_MspInit+0x72>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800314e:	4b37      	ldr	r3, [pc, #220]	; (800322c <HAL_TIM_Base_MspInit+0xf0>)
 8003150:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8003154:	4a35      	ldr	r2, [pc, #212]	; (800322c <HAL_TIM_Base_MspInit+0xf0>)
 8003156:	f043 0301 	orr.w	r3, r3, #1
 800315a:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 800315e:	4b33      	ldr	r3, [pc, #204]	; (800322c <HAL_TIM_Base_MspInit+0xf0>)
 8003160:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8003164:	f003 0301 	and.w	r3, r3, #1
 8003168:	617b      	str	r3, [r7, #20]
 800316a:	697b      	ldr	r3, [r7, #20]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_IRQn, 5, 0);
 800316c:	2200      	movs	r2, #0
 800316e:	2105      	movs	r1, #5
 8003170:	2018      	movs	r0, #24
 8003172:	f002 f931 	bl	80053d8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_IRQn);
 8003176:	2018      	movs	r0, #24
 8003178:	f002 f948 	bl	800540c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 5, 0);
 800317c:	2200      	movs	r2, #0
 800317e:	2105      	movs	r1, #5
 8003180:	2019      	movs	r0, #25
 8003182:	f002 f929 	bl	80053d8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8003186:	2019      	movs	r0, #25
 8003188:	f002 f940 	bl	800540c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_IRQn, 5, 0);
 800318c:	2200      	movs	r2, #0
 800318e:	2105      	movs	r1, #5
 8003190:	201a      	movs	r0, #26
 8003192:	f002 f921 	bl	80053d8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_IRQn);
 8003196:	201a      	movs	r0, #26
 8003198:	f002 f938 	bl	800540c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 5, 0);
 800319c:	2200      	movs	r2, #0
 800319e:	2105      	movs	r1, #5
 80031a0:	201b      	movs	r0, #27
 80031a2:	f002 f919 	bl	80053d8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 80031a6:	201b      	movs	r0, #27
 80031a8:	f002 f930 	bl	800540c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80031ac:	e038      	b.n	8003220 <HAL_TIM_Base_MspInit+0xe4>
  else if(htim_base->Instance==TIM2)
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80031b6:	d117      	bne.n	80031e8 <HAL_TIM_Base_MspInit+0xac>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80031b8:	4b1c      	ldr	r3, [pc, #112]	; (800322c <HAL_TIM_Base_MspInit+0xf0>)
 80031ba:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80031be:	4a1b      	ldr	r2, [pc, #108]	; (800322c <HAL_TIM_Base_MspInit+0xf0>)
 80031c0:	f043 0301 	orr.w	r3, r3, #1
 80031c4:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 80031c8:	4b18      	ldr	r3, [pc, #96]	; (800322c <HAL_TIM_Base_MspInit+0xf0>)
 80031ca:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80031ce:	f003 0301 	and.w	r3, r3, #1
 80031d2:	613b      	str	r3, [r7, #16]
 80031d4:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 80031d6:	2200      	movs	r2, #0
 80031d8:	2105      	movs	r1, #5
 80031da:	201c      	movs	r0, #28
 80031dc:	f002 f8fc 	bl	80053d8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80031e0:	201c      	movs	r0, #28
 80031e2:	f002 f913 	bl	800540c <HAL_NVIC_EnableIRQ>
}
 80031e6:	e01b      	b.n	8003220 <HAL_TIM_Base_MspInit+0xe4>
  else if(htim_base->Instance==TIM3)
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	4a10      	ldr	r2, [pc, #64]	; (8003230 <HAL_TIM_Base_MspInit+0xf4>)
 80031ee:	4293      	cmp	r3, r2
 80031f0:	d116      	bne.n	8003220 <HAL_TIM_Base_MspInit+0xe4>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80031f2:	4b0e      	ldr	r3, [pc, #56]	; (800322c <HAL_TIM_Base_MspInit+0xf0>)
 80031f4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80031f8:	4a0c      	ldr	r2, [pc, #48]	; (800322c <HAL_TIM_Base_MspInit+0xf0>)
 80031fa:	f043 0302 	orr.w	r3, r3, #2
 80031fe:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8003202:	4b0a      	ldr	r3, [pc, #40]	; (800322c <HAL_TIM_Base_MspInit+0xf0>)
 8003204:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003208:	f003 0302 	and.w	r3, r3, #2
 800320c:	60fb      	str	r3, [r7, #12]
 800320e:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 8003210:	2200      	movs	r2, #0
 8003212:	2105      	movs	r1, #5
 8003214:	201d      	movs	r0, #29
 8003216:	f002 f8df 	bl	80053d8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800321a:	201d      	movs	r0, #29
 800321c:	f002 f8f6 	bl	800540c <HAL_NVIC_EnableIRQ>
}
 8003220:	bf00      	nop
 8003222:	3718      	adds	r7, #24
 8003224:	46bd      	mov	sp, r7
 8003226:	bd80      	pop	{r7, pc}
 8003228:	40010000 	.word	0x40010000
 800322c:	58024400 	.word	0x58024400
 8003230:	40000400 	.word	0x40000400

08003234 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003234:	b580      	push	{r7, lr}
 8003236:	b08a      	sub	sp, #40	; 0x28
 8003238:	af00      	add	r7, sp, #0
 800323a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800323c:	f107 0314 	add.w	r3, r7, #20
 8003240:	2200      	movs	r2, #0
 8003242:	601a      	str	r2, [r3, #0]
 8003244:	605a      	str	r2, [r3, #4]
 8003246:	609a      	str	r2, [r3, #8]
 8003248:	60da      	str	r2, [r3, #12]
 800324a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	4a26      	ldr	r2, [pc, #152]	; (80032ec <HAL_TIM_MspPostInit+0xb8>)
 8003252:	4293      	cmp	r3, r2
 8003254:	d120      	bne.n	8003298 <HAL_TIM_MspPostInit+0x64>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003256:	4b26      	ldr	r3, [pc, #152]	; (80032f0 <HAL_TIM_MspPostInit+0xbc>)
 8003258:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800325c:	4a24      	ldr	r2, [pc, #144]	; (80032f0 <HAL_TIM_MspPostInit+0xbc>)
 800325e:	f043 0301 	orr.w	r3, r3, #1
 8003262:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8003266:	4b22      	ldr	r3, [pc, #136]	; (80032f0 <HAL_TIM_MspPostInit+0xbc>)
 8003268:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800326c:	f003 0301 	and.w	r3, r3, #1
 8003270:	613b      	str	r3, [r7, #16]
 8003272:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8003274:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003278:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800327a:	2302      	movs	r3, #2
 800327c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800327e:	2300      	movs	r3, #0
 8003280:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003282:	2300      	movs	r3, #0
 8003284:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8003286:	2301      	movs	r3, #1
 8003288:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800328a:	f107 0314 	add.w	r3, r7, #20
 800328e:	4619      	mov	r1, r3
 8003290:	4818      	ldr	r0, [pc, #96]	; (80032f4 <HAL_TIM_MspPostInit+0xc0>)
 8003292:	f005 fb0b 	bl	80088ac <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8003296:	e024      	b.n	80032e2 <HAL_TIM_MspPostInit+0xae>
  else if(htim->Instance==TIM2)
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80032a0:	d11f      	bne.n	80032e2 <HAL_TIM_MspPostInit+0xae>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80032a2:	4b13      	ldr	r3, [pc, #76]	; (80032f0 <HAL_TIM_MspPostInit+0xbc>)
 80032a4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80032a8:	4a11      	ldr	r2, [pc, #68]	; (80032f0 <HAL_TIM_MspPostInit+0xbc>)
 80032aa:	f043 0302 	orr.w	r3, r3, #2
 80032ae:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80032b2:	4b0f      	ldr	r3, [pc, #60]	; (80032f0 <HAL_TIM_MspPostInit+0xbc>)
 80032b4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80032b8:	f003 0302 	and.w	r3, r3, #2
 80032bc:	60fb      	str	r3, [r7, #12]
 80032be:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80032c0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80032c4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80032c6:	2302      	movs	r3, #2
 80032c8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80032ca:	2300      	movs	r3, #0
 80032cc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80032ce:	2300      	movs	r3, #0
 80032d0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80032d2:	2301      	movs	r3, #1
 80032d4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80032d6:	f107 0314 	add.w	r3, r7, #20
 80032da:	4619      	mov	r1, r3
 80032dc:	4806      	ldr	r0, [pc, #24]	; (80032f8 <HAL_TIM_MspPostInit+0xc4>)
 80032de:	f005 fae5 	bl	80088ac <HAL_GPIO_Init>
}
 80032e2:	bf00      	nop
 80032e4:	3728      	adds	r7, #40	; 0x28
 80032e6:	46bd      	mov	sp, r7
 80032e8:	bd80      	pop	{r7, pc}
 80032ea:	bf00      	nop
 80032ec:	40010000 	.word	0x40010000
 80032f0:	58024400 	.word	0x58024400
 80032f4:	58020000 	.word	0x58020000
 80032f8:	58020400 	.word	0x58020400

080032fc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80032fc:	b580      	push	{r7, lr}
 80032fe:	b0ba      	sub	sp, #232	; 0xe8
 8003300:	af00      	add	r7, sp, #0
 8003302:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003304:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8003308:	2200      	movs	r2, #0
 800330a:	601a      	str	r2, [r3, #0]
 800330c:	605a      	str	r2, [r3, #4]
 800330e:	609a      	str	r2, [r3, #8]
 8003310:	60da      	str	r2, [r3, #12]
 8003312:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003314:	f107 0310 	add.w	r3, r7, #16
 8003318:	22c0      	movs	r2, #192	; 0xc0
 800331a:	2100      	movs	r1, #0
 800331c:	4618      	mov	r0, r3
 800331e:	f012 ff75 	bl	801620c <memset>
  if(huart->Instance==USART1)
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	4a41      	ldr	r2, [pc, #260]	; (800342c <HAL_UART_MspInit+0x130>)
 8003328:	4293      	cmp	r3, r2
 800332a:	d17b      	bne.n	8003424 <HAL_UART_MspInit+0x128>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800332c:	f04f 0201 	mov.w	r2, #1
 8003330:	f04f 0300 	mov.w	r3, #0
 8003334:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_D2PCLK2;
 8003338:	2300      	movs	r3, #0
 800333a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800333e:	f107 0310 	add.w	r3, r7, #16
 8003342:	4618      	mov	r0, r3
 8003344:	f007 fb02 	bl	800a94c <HAL_RCCEx_PeriphCLKConfig>
 8003348:	4603      	mov	r3, r0
 800334a:	2b00      	cmp	r3, #0
 800334c:	d001      	beq.n	8003352 <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 800334e:	f7ff fbe3 	bl	8002b18 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003352:	4b37      	ldr	r3, [pc, #220]	; (8003430 <HAL_UART_MspInit+0x134>)
 8003354:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8003358:	4a35      	ldr	r2, [pc, #212]	; (8003430 <HAL_UART_MspInit+0x134>)
 800335a:	f043 0310 	orr.w	r3, r3, #16
 800335e:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8003362:	4b33      	ldr	r3, [pc, #204]	; (8003430 <HAL_UART_MspInit+0x134>)
 8003364:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8003368:	f003 0310 	and.w	r3, r3, #16
 800336c:	60fb      	str	r3, [r7, #12]
 800336e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003370:	4b2f      	ldr	r3, [pc, #188]	; (8003430 <HAL_UART_MspInit+0x134>)
 8003372:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003376:	4a2e      	ldr	r2, [pc, #184]	; (8003430 <HAL_UART_MspInit+0x134>)
 8003378:	f043 0301 	orr.w	r3, r3, #1
 800337c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8003380:	4b2b      	ldr	r3, [pc, #172]	; (8003430 <HAL_UART_MspInit+0x134>)
 8003382:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003386:	f003 0301 	and.w	r3, r3, #1
 800338a:	60bb      	str	r3, [r7, #8]
 800338c:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800338e:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8003392:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003396:	2302      	movs	r3, #2
 8003398:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800339c:	2300      	movs	r3, #0
 800339e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80033a2:	2300      	movs	r3, #0
 80033a4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80033a8:	2307      	movs	r3, #7
 80033aa:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80033ae:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 80033b2:	4619      	mov	r1, r3
 80033b4:	481f      	ldr	r0, [pc, #124]	; (8003434 <HAL_UART_MspInit+0x138>)
 80033b6:	f005 fa79 	bl	80088ac <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Stream2;
 80033ba:	4b1f      	ldr	r3, [pc, #124]	; (8003438 <HAL_UART_MspInit+0x13c>)
 80033bc:	4a1f      	ldr	r2, [pc, #124]	; (800343c <HAL_UART_MspInit+0x140>)
 80033be:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 80033c0:	4b1d      	ldr	r3, [pc, #116]	; (8003438 <HAL_UART_MspInit+0x13c>)
 80033c2:	222a      	movs	r2, #42	; 0x2a
 80033c4:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80033c6:	4b1c      	ldr	r3, [pc, #112]	; (8003438 <HAL_UART_MspInit+0x13c>)
 80033c8:	2240      	movs	r2, #64	; 0x40
 80033ca:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80033cc:	4b1a      	ldr	r3, [pc, #104]	; (8003438 <HAL_UART_MspInit+0x13c>)
 80033ce:	2200      	movs	r2, #0
 80033d0:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80033d2:	4b19      	ldr	r3, [pc, #100]	; (8003438 <HAL_UART_MspInit+0x13c>)
 80033d4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80033d8:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80033da:	4b17      	ldr	r3, [pc, #92]	; (8003438 <HAL_UART_MspInit+0x13c>)
 80033dc:	2200      	movs	r2, #0
 80033de:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80033e0:	4b15      	ldr	r3, [pc, #84]	; (8003438 <HAL_UART_MspInit+0x13c>)
 80033e2:	2200      	movs	r2, #0
 80033e4:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 80033e6:	4b14      	ldr	r3, [pc, #80]	; (8003438 <HAL_UART_MspInit+0x13c>)
 80033e8:	2200      	movs	r2, #0
 80033ea:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80033ec:	4b12      	ldr	r3, [pc, #72]	; (8003438 <HAL_UART_MspInit+0x13c>)
 80033ee:	2200      	movs	r2, #0
 80033f0:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80033f2:	4b11      	ldr	r3, [pc, #68]	; (8003438 <HAL_UART_MspInit+0x13c>)
 80033f4:	2200      	movs	r2, #0
 80033f6:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 80033f8:	480f      	ldr	r0, [pc, #60]	; (8003438 <HAL_UART_MspInit+0x13c>)
 80033fa:	f002 fc1b 	bl	8005c34 <HAL_DMA_Init>
 80033fe:	4603      	mov	r3, r0
 8003400:	2b00      	cmp	r3, #0
 8003402:	d001      	beq.n	8003408 <HAL_UART_MspInit+0x10c>
    {
      Error_Handler();
 8003404:	f7ff fb88 	bl	8002b18 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	4a0b      	ldr	r2, [pc, #44]	; (8003438 <HAL_UART_MspInit+0x13c>)
 800340c:	67da      	str	r2, [r3, #124]	; 0x7c
 800340e:	4a0a      	ldr	r2, [pc, #40]	; (8003438 <HAL_UART_MspInit+0x13c>)
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8003414:	2200      	movs	r2, #0
 8003416:	2105      	movs	r1, #5
 8003418:	2025      	movs	r0, #37	; 0x25
 800341a:	f001 ffdd 	bl	80053d8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800341e:	2025      	movs	r0, #37	; 0x25
 8003420:	f001 fff4 	bl	800540c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8003424:	bf00      	nop
 8003426:	37e8      	adds	r7, #232	; 0xe8
 8003428:	46bd      	mov	sp, r7
 800342a:	bd80      	pop	{r7, pc}
 800342c:	40011000 	.word	0x40011000
 8003430:	58024400 	.word	0x58024400
 8003434:	58020000 	.word	0x58020000
 8003438:	24000680 	.word	0x24000680
 800343c:	40020040 	.word	0x40020040

08003440 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003440:	b580      	push	{r7, lr}
 8003442:	b090      	sub	sp, #64	; 0x40
 8003444:	af00      	add	r7, sp, #0
 8003446:	6078      	str	r0, [r7, #4]
  uint32_t              uwTimclock, uwAPB1Prescaler;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
/*Configure the TIM6 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	2b0f      	cmp	r3, #15
 800344c:	d827      	bhi.n	800349e <HAL_InitTick+0x5e>
  {
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0U);
 800344e:	2200      	movs	r2, #0
 8003450:	6879      	ldr	r1, [r7, #4]
 8003452:	2036      	movs	r0, #54	; 0x36
 8003454:	f001 ffc0 	bl	80053d8 <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8003458:	2036      	movs	r0, #54	; 0x36
 800345a:	f001 ffd7 	bl	800540c <HAL_NVIC_EnableIRQ>
    uwTickPrio = TickPriority;
 800345e:	4a29      	ldr	r2, [pc, #164]	; (8003504 <HAL_InitTick+0xc4>)
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8003464:	4b28      	ldr	r3, [pc, #160]	; (8003508 <HAL_InitTick+0xc8>)
 8003466:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800346a:	4a27      	ldr	r2, [pc, #156]	; (8003508 <HAL_InitTick+0xc8>)
 800346c:	f043 0310 	orr.w	r3, r3, #16
 8003470:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8003474:	4b24      	ldr	r3, [pc, #144]	; (8003508 <HAL_InitTick+0xc8>)
 8003476:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800347a:	f003 0310 	and.w	r3, r3, #16
 800347e:	60fb      	str	r3, [r7, #12]
 8003480:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8003482:	f107 0210 	add.w	r2, r7, #16
 8003486:	f107 0314 	add.w	r3, r7, #20
 800348a:	4611      	mov	r1, r2
 800348c:	4618      	mov	r0, r3
 800348e:	f007 fa1b 	bl	800a8c8 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8003492:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003494:	63bb      	str	r3, [r7, #56]	; 0x38
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8003496:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003498:	2b00      	cmp	r3, #0
 800349a:	d106      	bne.n	80034aa <HAL_InitTick+0x6a>
 800349c:	e001      	b.n	80034a2 <HAL_InitTick+0x62>
    return HAL_ERROR;
 800349e:	2301      	movs	r3, #1
 80034a0:	e02b      	b.n	80034fa <HAL_InitTick+0xba>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80034a2:	f007 f9e5 	bl	800a870 <HAL_RCC_GetPCLK1Freq>
 80034a6:	63f8      	str	r0, [r7, #60]	; 0x3c
 80034a8:	e004      	b.n	80034b4 <HAL_InitTick+0x74>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80034aa:	f007 f9e1 	bl	800a870 <HAL_RCC_GetPCLK1Freq>
 80034ae:	4603      	mov	r3, r0
 80034b0:	005b      	lsls	r3, r3, #1
 80034b2:	63fb      	str	r3, [r7, #60]	; 0x3c
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80034b4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80034b6:	4a15      	ldr	r2, [pc, #84]	; (800350c <HAL_InitTick+0xcc>)
 80034b8:	fba2 2303 	umull	r2, r3, r2, r3
 80034bc:	0c9b      	lsrs	r3, r3, #18
 80034be:	3b01      	subs	r3, #1
 80034c0:	637b      	str	r3, [r7, #52]	; 0x34

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 80034c2:	4b13      	ldr	r3, [pc, #76]	; (8003510 <HAL_InitTick+0xd0>)
 80034c4:	4a13      	ldr	r2, [pc, #76]	; (8003514 <HAL_InitTick+0xd4>)
 80034c6:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 80034c8:	4b11      	ldr	r3, [pc, #68]	; (8003510 <HAL_InitTick+0xd0>)
 80034ca:	f240 32e7 	movw	r2, #999	; 0x3e7
 80034ce:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 80034d0:	4a0f      	ldr	r2, [pc, #60]	; (8003510 <HAL_InitTick+0xd0>)
 80034d2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80034d4:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 80034d6:	4b0e      	ldr	r3, [pc, #56]	; (8003510 <HAL_InitTick+0xd0>)
 80034d8:	2200      	movs	r2, #0
 80034da:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80034dc:	4b0c      	ldr	r3, [pc, #48]	; (8003510 <HAL_InitTick+0xd0>)
 80034de:	2200      	movs	r2, #0
 80034e0:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 80034e2:	480b      	ldr	r0, [pc, #44]	; (8003510 <HAL_InitTick+0xd0>)
 80034e4:	f00a fea3 	bl	800e22e <HAL_TIM_Base_Init>
 80034e8:	4603      	mov	r3, r0
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d104      	bne.n	80034f8 <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 80034ee:	4808      	ldr	r0, [pc, #32]	; (8003510 <HAL_InitTick+0xd0>)
 80034f0:	f00a ff8c 	bl	800e40c <HAL_TIM_Base_Start_IT>
 80034f4:	4603      	mov	r3, r0
 80034f6:	e000      	b.n	80034fa <HAL_InitTick+0xba>
  }

  /* Return function status */
  return HAL_ERROR;
 80034f8:	2301      	movs	r3, #1
}
 80034fa:	4618      	mov	r0, r3
 80034fc:	3740      	adds	r7, #64	; 0x40
 80034fe:	46bd      	mov	sp, r7
 8003500:	bd80      	pop	{r7, pc}
 8003502:	bf00      	nop
 8003504:	24000098 	.word	0x24000098
 8003508:	58024400 	.word	0x58024400
 800350c:	431bde83 	.word	0x431bde83
 8003510:	24001078 	.word	0x24001078
 8003514:	40001000 	.word	0x40001000

08003518 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003518:	b480      	push	{r7}
 800351a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
	while (1) {
 800351c:	e7fe      	b.n	800351c <NMI_Handler+0x4>

0800351e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800351e:	b480      	push	{r7}
 8003520:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003522:	e7fe      	b.n	8003522 <HardFault_Handler+0x4>

08003524 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003524:	b480      	push	{r7}
 8003526:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003528:	e7fe      	b.n	8003528 <MemManage_Handler+0x4>

0800352a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800352a:	b480      	push	{r7}
 800352c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800352e:	e7fe      	b.n	800352e <BusFault_Handler+0x4>

08003530 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003530:	b480      	push	{r7}
 8003532:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003534:	e7fe      	b.n	8003534 <UsageFault_Handler+0x4>

08003536 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003536:	b480      	push	{r7}
 8003538:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800353a:	bf00      	nop
 800353c:	46bd      	mov	sp, r7
 800353e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003542:	4770      	bx	lr

08003544 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8003544:	b580      	push	{r7, lr}
 8003546:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8003548:	4802      	ldr	r0, [pc, #8]	; (8003554 <DMA1_Stream0_IRQHandler+0x10>)
 800354a:	f003 fe9d 	bl	8007288 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 800354e:	bf00      	nop
 8003550:	bd80      	pop	{r7, pc}
 8003552:	bf00      	nop
 8003554:	24000204 	.word	0x24000204

08003558 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8003558:	b580      	push	{r7, lr}
 800355a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc3);
 800355c:	4802      	ldr	r0, [pc, #8]	; (8003568 <DMA1_Stream1_IRQHandler+0x10>)
 800355e:	f003 fe93 	bl	8007288 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8003562:	bf00      	nop
 8003564:	bd80      	pop	{r7, pc}
 8003566:	bf00      	nop
 8003568:	2400027c 	.word	0x2400027c

0800356c <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 800356c:	b580      	push	{r7, lr}
 800356e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8003570:	4802      	ldr	r0, [pc, #8]	; (800357c <DMA1_Stream2_IRQHandler+0x10>)
 8003572:	f003 fe89 	bl	8007288 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 8003576:	bf00      	nop
 8003578:	bd80      	pop	{r7, pc}
 800357a:	bf00      	nop
 800357c:	24000680 	.word	0x24000680

08003580 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8003580:	b580      	push	{r7, lr}
 8003582:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1_ch1);
 8003584:	4802      	ldr	r0, [pc, #8]	; (8003590 <DMA1_Stream5_IRQHandler+0x10>)
 8003586:	f003 fe7f 	bl	8007288 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 800358a:	bf00      	nop
 800358c:	bd80      	pop	{r7, pc}
 800358e:	bf00      	nop
 8003590:	24000308 	.word	0x24000308

08003594 <TIM1_BRK_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt.
  */
void TIM1_BRK_IRQHandler(void)
{
 8003594:	b580      	push	{r7, lr}
 8003596:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_IRQn 0 */

  /* USER CODE END TIM1_BRK_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8003598:	4802      	ldr	r0, [pc, #8]	; (80035a4 <TIM1_BRK_IRQHandler+0x10>)
 800359a:	f00b fa79 	bl	800ea90 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_IRQn 1 */

  /* USER CODE END TIM1_BRK_IRQn 1 */
}
 800359e:	bf00      	nop
 80035a0:	bd80      	pop	{r7, pc}
 80035a2:	bf00      	nop
 80035a4:	24000508 	.word	0x24000508

080035a8 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 80035a8:	b580      	push	{r7, lr}
 80035aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80035ac:	4802      	ldr	r0, [pc, #8]	; (80035b8 <TIM1_UP_IRQHandler+0x10>)
 80035ae:	f00b fa6f 	bl	800ea90 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 80035b2:	bf00      	nop
 80035b4:	bd80      	pop	{r7, pc}
 80035b6:	bf00      	nop
 80035b8:	24000508 	.word	0x24000508

080035bc <TIM1_TRG_COM_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts.
  */
void TIM1_TRG_COM_IRQHandler(void)
{
 80035bc:	b580      	push	{r7, lr}
 80035be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80035c0:	4802      	ldr	r0, [pc, #8]	; (80035cc <TIM1_TRG_COM_IRQHandler+0x10>)
 80035c2:	f00b fa65 	bl	800ea90 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_IRQn 1 */
}
 80035c6:	bf00      	nop
 80035c8:	bd80      	pop	{r7, pc}
 80035ca:	bf00      	nop
 80035cc:	24000508 	.word	0x24000508

080035d0 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 80035d0:	b580      	push	{r7, lr}
 80035d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80035d4:	4802      	ldr	r0, [pc, #8]	; (80035e0 <TIM1_CC_IRQHandler+0x10>)
 80035d6:	f00b fa5b 	bl	800ea90 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 80035da:	bf00      	nop
 80035dc:	bd80      	pop	{r7, pc}
 80035de:	bf00      	nop
 80035e0:	24000508 	.word	0x24000508

080035e4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80035e4:	b580      	push	{r7, lr}
 80035e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80035e8:	4802      	ldr	r0, [pc, #8]	; (80035f4 <TIM2_IRQHandler+0x10>)
 80035ea:	f00b fa51 	bl	800ea90 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80035ee:	bf00      	nop
 80035f0:	bd80      	pop	{r7, pc}
 80035f2:	bf00      	nop
 80035f4:	24000554 	.word	0x24000554

080035f8 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80035f8:	b580      	push	{r7, lr}
 80035fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80035fc:	4802      	ldr	r0, [pc, #8]	; (8003608 <TIM3_IRQHandler+0x10>)
 80035fe:	f00b fa47 	bl	800ea90 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8003602:	bf00      	nop
 8003604:	bd80      	pop	{r7, pc}
 8003606:	bf00      	nop
 8003608:	240005a0 	.word	0x240005a0

0800360c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 800360c:	b580      	push	{r7, lr}
 800360e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8003610:	4802      	ldr	r0, [pc, #8]	; (800361c <USART1_IRQHandler+0x10>)
 8003612:	f00c fd4b 	bl	80100ac <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8003616:	bf00      	nop
 8003618:	bd80      	pop	{r7, pc}
 800361a:	bf00      	nop
 800361c:	240005ec 	.word	0x240005ec

08003620 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1_CH1 and DAC1_CH2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8003620:	b580      	push	{r7, lr}
 8003622:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  if (hdac1.State != HAL_DAC_STATE_RESET) {
 8003624:	4b06      	ldr	r3, [pc, #24]	; (8003640 <TIM6_DAC_IRQHandler+0x20>)
 8003626:	791b      	ldrb	r3, [r3, #4]
 8003628:	b2db      	uxtb	r3, r3
 800362a:	2b00      	cmp	r3, #0
 800362c:	d002      	beq.n	8003634 <TIM6_DAC_IRQHandler+0x14>
    HAL_DAC_IRQHandler(&hdac1);
 800362e:	4804      	ldr	r0, [pc, #16]	; (8003640 <TIM6_DAC_IRQHandler+0x20>)
 8003630:	f002 f881 	bl	8005736 <HAL_DAC_IRQHandler>
  }
  HAL_TIM_IRQHandler(&htim6);
 8003634:	4803      	ldr	r0, [pc, #12]	; (8003644 <TIM6_DAC_IRQHandler+0x24>)
 8003636:	f00b fa2b 	bl	800ea90 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800363a:	bf00      	nop
 800363c:	bd80      	pop	{r7, pc}
 800363e:	bf00      	nop
 8003640:	240002f4 	.word	0x240002f4
 8003644:	24001078 	.word	0x24001078

08003648 <ITM_SendChar>:
 8003648:	b480      	push	{r7}
 800364a:	b083      	sub	sp, #12
 800364c:	af00      	add	r7, sp, #0
 800364e:	4603      	mov	r3, r0
 8003650:	71fb      	strb	r3, [r7, #7]
 8003652:	4b0f      	ldr	r3, [pc, #60]	; (8003690 <ITM_SendChar+0x48>)
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	4a0e      	ldr	r2, [pc, #56]	; (8003690 <ITM_SendChar+0x48>)
 8003658:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800365c:	6013      	str	r3, [r2, #0]
 800365e:	4b0d      	ldr	r3, [pc, #52]	; (8003694 <ITM_SendChar+0x4c>)
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	4a0c      	ldr	r2, [pc, #48]	; (8003694 <ITM_SendChar+0x4c>)
 8003664:	f043 0301 	orr.w	r3, r3, #1
 8003668:	6013      	str	r3, [r2, #0]
 800366a:	bf00      	nop
 800366c:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	f003 0301 	and.w	r3, r3, #1
 8003676:	2b00      	cmp	r3, #0
 8003678:	d0f8      	beq.n	800366c <ITM_SendChar+0x24>
 800367a:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 800367e:	79fb      	ldrb	r3, [r7, #7]
 8003680:	6013      	str	r3, [r2, #0]
 8003682:	bf00      	nop
 8003684:	370c      	adds	r7, #12
 8003686:	46bd      	mov	sp, r7
 8003688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800368c:	4770      	bx	lr
 800368e:	bf00      	nop
 8003690:	e000edfc 	.word	0xe000edfc
 8003694:	e0000e00 	.word	0xe0000e00

08003698 <_read>:
 8003698:	b580      	push	{r7, lr}
 800369a:	b086      	sub	sp, #24
 800369c:	af00      	add	r7, sp, #0
 800369e:	60f8      	str	r0, [r7, #12]
 80036a0:	60b9      	str	r1, [r7, #8]
 80036a2:	607a      	str	r2, [r7, #4]
 80036a4:	2300      	movs	r3, #0
 80036a6:	617b      	str	r3, [r7, #20]
 80036a8:	e00a      	b.n	80036c0 <_read+0x28>
 80036aa:	f3af 8000 	nop.w
 80036ae:	4601      	mov	r1, r0
 80036b0:	68bb      	ldr	r3, [r7, #8]
 80036b2:	1c5a      	adds	r2, r3, #1
 80036b4:	60ba      	str	r2, [r7, #8]
 80036b6:	b2ca      	uxtb	r2, r1
 80036b8:	701a      	strb	r2, [r3, #0]
 80036ba:	697b      	ldr	r3, [r7, #20]
 80036bc:	3301      	adds	r3, #1
 80036be:	617b      	str	r3, [r7, #20]
 80036c0:	697a      	ldr	r2, [r7, #20]
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	429a      	cmp	r2, r3
 80036c6:	dbf0      	blt.n	80036aa <_read+0x12>
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	4618      	mov	r0, r3
 80036cc:	3718      	adds	r7, #24
 80036ce:	46bd      	mov	sp, r7
 80036d0:	bd80      	pop	{r7, pc}

080036d2 <_write>:
 80036d2:	b580      	push	{r7, lr}
 80036d4:	b086      	sub	sp, #24
 80036d6:	af00      	add	r7, sp, #0
 80036d8:	60f8      	str	r0, [r7, #12]
 80036da:	60b9      	str	r1, [r7, #8]
 80036dc:	607a      	str	r2, [r7, #4]
 80036de:	2300      	movs	r3, #0
 80036e0:	617b      	str	r3, [r7, #20]
 80036e2:	e009      	b.n	80036f8 <_write+0x26>
 80036e4:	68bb      	ldr	r3, [r7, #8]
 80036e6:	1c5a      	adds	r2, r3, #1
 80036e8:	60ba      	str	r2, [r7, #8]
 80036ea:	781b      	ldrb	r3, [r3, #0]
 80036ec:	4618      	mov	r0, r3
 80036ee:	f7ff ffab 	bl	8003648 <ITM_SendChar>
 80036f2:	697b      	ldr	r3, [r7, #20]
 80036f4:	3301      	adds	r3, #1
 80036f6:	617b      	str	r3, [r7, #20]
 80036f8:	697a      	ldr	r2, [r7, #20]
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	429a      	cmp	r2, r3
 80036fe:	dbf1      	blt.n	80036e4 <_write+0x12>
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	4618      	mov	r0, r3
 8003704:	3718      	adds	r7, #24
 8003706:	46bd      	mov	sp, r7
 8003708:	bd80      	pop	{r7, pc}

0800370a <_close>:
 800370a:	b480      	push	{r7}
 800370c:	b083      	sub	sp, #12
 800370e:	af00      	add	r7, sp, #0
 8003710:	6078      	str	r0, [r7, #4]
 8003712:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003716:	4618      	mov	r0, r3
 8003718:	370c      	adds	r7, #12
 800371a:	46bd      	mov	sp, r7
 800371c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003720:	4770      	bx	lr

08003722 <_fstat>:
 8003722:	b480      	push	{r7}
 8003724:	b083      	sub	sp, #12
 8003726:	af00      	add	r7, sp, #0
 8003728:	6078      	str	r0, [r7, #4]
 800372a:	6039      	str	r1, [r7, #0]
 800372c:	683b      	ldr	r3, [r7, #0]
 800372e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003732:	605a      	str	r2, [r3, #4]
 8003734:	2300      	movs	r3, #0
 8003736:	4618      	mov	r0, r3
 8003738:	370c      	adds	r7, #12
 800373a:	46bd      	mov	sp, r7
 800373c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003740:	4770      	bx	lr

08003742 <_isatty>:
 8003742:	b480      	push	{r7}
 8003744:	b083      	sub	sp, #12
 8003746:	af00      	add	r7, sp, #0
 8003748:	6078      	str	r0, [r7, #4]
 800374a:	2301      	movs	r3, #1
 800374c:	4618      	mov	r0, r3
 800374e:	370c      	adds	r7, #12
 8003750:	46bd      	mov	sp, r7
 8003752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003756:	4770      	bx	lr

08003758 <_lseek>:
 8003758:	b480      	push	{r7}
 800375a:	b085      	sub	sp, #20
 800375c:	af00      	add	r7, sp, #0
 800375e:	60f8      	str	r0, [r7, #12]
 8003760:	60b9      	str	r1, [r7, #8]
 8003762:	607a      	str	r2, [r7, #4]
 8003764:	2300      	movs	r3, #0
 8003766:	4618      	mov	r0, r3
 8003768:	3714      	adds	r7, #20
 800376a:	46bd      	mov	sp, r7
 800376c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003770:	4770      	bx	lr
	...

08003774 <_sbrk>:
 8003774:	b580      	push	{r7, lr}
 8003776:	b086      	sub	sp, #24
 8003778:	af00      	add	r7, sp, #0
 800377a:	6078      	str	r0, [r7, #4]
 800377c:	4a14      	ldr	r2, [pc, #80]	; (80037d0 <_sbrk+0x5c>)
 800377e:	4b15      	ldr	r3, [pc, #84]	; (80037d4 <_sbrk+0x60>)
 8003780:	1ad3      	subs	r3, r2, r3
 8003782:	617b      	str	r3, [r7, #20]
 8003784:	697b      	ldr	r3, [r7, #20]
 8003786:	613b      	str	r3, [r7, #16]
 8003788:	4b13      	ldr	r3, [pc, #76]	; (80037d8 <_sbrk+0x64>)
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	2b00      	cmp	r3, #0
 800378e:	d102      	bne.n	8003796 <_sbrk+0x22>
 8003790:	4b11      	ldr	r3, [pc, #68]	; (80037d8 <_sbrk+0x64>)
 8003792:	4a12      	ldr	r2, [pc, #72]	; (80037dc <_sbrk+0x68>)
 8003794:	601a      	str	r2, [r3, #0]
 8003796:	4b10      	ldr	r3, [pc, #64]	; (80037d8 <_sbrk+0x64>)
 8003798:	681a      	ldr	r2, [r3, #0]
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	4413      	add	r3, r2
 800379e:	693a      	ldr	r2, [r7, #16]
 80037a0:	429a      	cmp	r2, r3
 80037a2:	d207      	bcs.n	80037b4 <_sbrk+0x40>
 80037a4:	f012 fcea 	bl	801617c <__errno>
 80037a8:	4603      	mov	r3, r0
 80037aa:	220c      	movs	r2, #12
 80037ac:	601a      	str	r2, [r3, #0]
 80037ae:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80037b2:	e009      	b.n	80037c8 <_sbrk+0x54>
 80037b4:	4b08      	ldr	r3, [pc, #32]	; (80037d8 <_sbrk+0x64>)
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	60fb      	str	r3, [r7, #12]
 80037ba:	4b07      	ldr	r3, [pc, #28]	; (80037d8 <_sbrk+0x64>)
 80037bc:	681a      	ldr	r2, [r3, #0]
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	4413      	add	r3, r2
 80037c2:	4a05      	ldr	r2, [pc, #20]	; (80037d8 <_sbrk+0x64>)
 80037c4:	6013      	str	r3, [r2, #0]
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	4618      	mov	r0, r3
 80037ca:	3718      	adds	r7, #24
 80037cc:	46bd      	mov	sp, r7
 80037ce:	bd80      	pop	{r7, pc}
 80037d0:	24080000 	.word	0x24080000
 80037d4:	00000400 	.word	0x00000400
 80037d8:	240010c4 	.word	0x240010c4
 80037dc:	24005a30 	.word	0x24005a30

080037e0 <SystemInit>:
 *         Initialize the FPU setting and  vector table location
 *         configuration.
 * @param  None
 * @retval None
 */
void SystemInit(void) {
 80037e0:	b480      	push	{r7}
 80037e2:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

	/* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
	SCB->CPACR |= ((3UL << (10 * 2)) | (3UL << (11 * 2))); /* set CP10 and CP11 Full Access */
 80037e4:	4b37      	ldr	r3, [pc, #220]	; (80038c4 <SystemInit+0xe4>)
 80037e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80037ea:	4a36      	ldr	r2, [pc, #216]	; (80038c4 <SystemInit+0xe4>)
 80037ec:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80037f0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
	/* Reset the RCC clock configuration to the default reset state ------------*/

	/* Increasing the CPU frequency */
	if (FLASH_LATENCY_DEFAULT > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY))) {
 80037f4:	4b34      	ldr	r3, [pc, #208]	; (80038c8 <SystemInit+0xe8>)
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	f003 030f 	and.w	r3, r3, #15
 80037fc:	2b06      	cmp	r3, #6
 80037fe:	d807      	bhi.n	8003810 <SystemInit+0x30>
		/* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
		MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY,
 8003800:	4b31      	ldr	r3, [pc, #196]	; (80038c8 <SystemInit+0xe8>)
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	f023 030f 	bic.w	r3, r3, #15
 8003808:	4a2f      	ldr	r2, [pc, #188]	; (80038c8 <SystemInit+0xe8>)
 800380a:	f043 0307 	orr.w	r3, r3, #7
 800380e:	6013      	str	r3, [r2, #0]
				(uint32_t)(FLASH_LATENCY_DEFAULT));
	}

	/* Set HSION bit */
	RCC->CR |= RCC_CR_HSION;
 8003810:	4b2e      	ldr	r3, [pc, #184]	; (80038cc <SystemInit+0xec>)
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	4a2d      	ldr	r2, [pc, #180]	; (80038cc <SystemInit+0xec>)
 8003816:	f043 0301 	orr.w	r3, r3, #1
 800381a:	6013      	str	r3, [r2, #0]

	/* Reset CFGR register */
	RCC->CFGR = 0x00000000;
 800381c:	4b2b      	ldr	r3, [pc, #172]	; (80038cc <SystemInit+0xec>)
 800381e:	2200      	movs	r2, #0
 8003820:	611a      	str	r2, [r3, #16]

	/* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
	RCC->CR &= 0xEAF6ED7FU;
 8003822:	4b2a      	ldr	r3, [pc, #168]	; (80038cc <SystemInit+0xec>)
 8003824:	681a      	ldr	r2, [r3, #0]
 8003826:	4929      	ldr	r1, [pc, #164]	; (80038cc <SystemInit+0xec>)
 8003828:	4b29      	ldr	r3, [pc, #164]	; (80038d0 <SystemInit+0xf0>)
 800382a:	4013      	ands	r3, r2
 800382c:	600b      	str	r3, [r1, #0]

	/* Decreasing the number of wait states because of lower CPU frequency */
	if (FLASH_LATENCY_DEFAULT < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY))) {
 800382e:	4b26      	ldr	r3, [pc, #152]	; (80038c8 <SystemInit+0xe8>)
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	f003 0308 	and.w	r3, r3, #8
 8003836:	2b00      	cmp	r3, #0
 8003838:	d007      	beq.n	800384a <SystemInit+0x6a>
		/* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
		MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY,
 800383a:	4b23      	ldr	r3, [pc, #140]	; (80038c8 <SystemInit+0xe8>)
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	f023 030f 	bic.w	r3, r3, #15
 8003842:	4a21      	ldr	r2, [pc, #132]	; (80038c8 <SystemInit+0xe8>)
 8003844:	f043 0307 	orr.w	r3, r3, #7
 8003848:	6013      	str	r3, [r2, #0]
				(uint32_t)(FLASH_LATENCY_DEFAULT));
	}

#if defined(D3_SRAM_BASE)
	/* Reset D1CFGR register */
	RCC->D1CFGR = 0x00000000;
 800384a:	4b20      	ldr	r3, [pc, #128]	; (80038cc <SystemInit+0xec>)
 800384c:	2200      	movs	r2, #0
 800384e:	619a      	str	r2, [r3, #24]

	/* Reset D2CFGR register */
	RCC->D2CFGR = 0x00000000;
 8003850:	4b1e      	ldr	r3, [pc, #120]	; (80038cc <SystemInit+0xec>)
 8003852:	2200      	movs	r2, #0
 8003854:	61da      	str	r2, [r3, #28]

	/* Reset D3CFGR register */
	RCC->D3CFGR = 0x00000000;
 8003856:	4b1d      	ldr	r3, [pc, #116]	; (80038cc <SystemInit+0xec>)
 8003858:	2200      	movs	r2, #0
 800385a:	621a      	str	r2, [r3, #32]

	/* Reset SRDCFGR register */
	RCC->SRDCFGR = 0x00000000;
#endif
	/* Reset PLLCKSELR register */
	RCC->PLLCKSELR = 0x02020200;
 800385c:	4b1b      	ldr	r3, [pc, #108]	; (80038cc <SystemInit+0xec>)
 800385e:	4a1d      	ldr	r2, [pc, #116]	; (80038d4 <SystemInit+0xf4>)
 8003860:	629a      	str	r2, [r3, #40]	; 0x28

	/* Reset PLLCFGR register */
	RCC->PLLCFGR = 0x01FF0000;
 8003862:	4b1a      	ldr	r3, [pc, #104]	; (80038cc <SystemInit+0xec>)
 8003864:	4a1c      	ldr	r2, [pc, #112]	; (80038d8 <SystemInit+0xf8>)
 8003866:	62da      	str	r2, [r3, #44]	; 0x2c
	/* Reset PLL1DIVR register */
	RCC->PLL1DIVR = 0x01010280;
 8003868:	4b18      	ldr	r3, [pc, #96]	; (80038cc <SystemInit+0xec>)
 800386a:	4a1c      	ldr	r2, [pc, #112]	; (80038dc <SystemInit+0xfc>)
 800386c:	631a      	str	r2, [r3, #48]	; 0x30
	/* Reset PLL1FRACR register */
	RCC->PLL1FRACR = 0x00000000;
 800386e:	4b17      	ldr	r3, [pc, #92]	; (80038cc <SystemInit+0xec>)
 8003870:	2200      	movs	r2, #0
 8003872:	635a      	str	r2, [r3, #52]	; 0x34

	/* Reset PLL2DIVR register */
	RCC->PLL2DIVR = 0x01010280;
 8003874:	4b15      	ldr	r3, [pc, #84]	; (80038cc <SystemInit+0xec>)
 8003876:	4a19      	ldr	r2, [pc, #100]	; (80038dc <SystemInit+0xfc>)
 8003878:	639a      	str	r2, [r3, #56]	; 0x38

	/* Reset PLL2FRACR register */

	RCC->PLL2FRACR = 0x00000000;
 800387a:	4b14      	ldr	r3, [pc, #80]	; (80038cc <SystemInit+0xec>)
 800387c:	2200      	movs	r2, #0
 800387e:	63da      	str	r2, [r3, #60]	; 0x3c
	/* Reset PLL3DIVR register */
	RCC->PLL3DIVR = 0x01010280;
 8003880:	4b12      	ldr	r3, [pc, #72]	; (80038cc <SystemInit+0xec>)
 8003882:	4a16      	ldr	r2, [pc, #88]	; (80038dc <SystemInit+0xfc>)
 8003884:	641a      	str	r2, [r3, #64]	; 0x40

	/* Reset PLL3FRACR register */
	RCC->PLL3FRACR = 0x00000000;
 8003886:	4b11      	ldr	r3, [pc, #68]	; (80038cc <SystemInit+0xec>)
 8003888:	2200      	movs	r2, #0
 800388a:	645a      	str	r2, [r3, #68]	; 0x44

	/* Reset HSEBYP bit */
	RCC->CR &= 0xFFFBFFFFU;
 800388c:	4b0f      	ldr	r3, [pc, #60]	; (80038cc <SystemInit+0xec>)
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	4a0e      	ldr	r2, [pc, #56]	; (80038cc <SystemInit+0xec>)
 8003892:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003896:	6013      	str	r3, [r2, #0]

	/* Disable all interrupts */
	RCC->CIER = 0x00000000;
 8003898:	4b0c      	ldr	r3, [pc, #48]	; (80038cc <SystemInit+0xec>)
 800389a:	2200      	movs	r2, #0
 800389c:	661a      	str	r2, [r3, #96]	; 0x60

#if (STM32H7_DEV_ID == 0x450UL)
	/* dual core CM7 or single core line */
	if ((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U) {
 800389e:	4b10      	ldr	r3, [pc, #64]	; (80038e0 <SystemInit+0x100>)
 80038a0:	681a      	ldr	r2, [r3, #0]
 80038a2:	4b10      	ldr	r3, [pc, #64]	; (80038e4 <SystemInit+0x104>)
 80038a4:	4013      	ands	r3, r2
 80038a6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80038aa:	d202      	bcs.n	80038b2 <SystemInit+0xd2>
		/* if stm32h7 revY*/
		/* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
		*((__IO uint32_t*) 0x51008108) = 0x000000001U;
 80038ac:	4b0e      	ldr	r3, [pc, #56]	; (80038e8 <SystemInit+0x108>)
 80038ae:	2201      	movs	r2, #1
 80038b0:	601a      	str	r2, [r3, #0]
	/*
	 * Disable the FMC bank1 (enabled after reset).
	 * This, prevents CPU speculation access on this bank which blocks the use of FMC during
	 * 24us. During this time the others FMC master (such as LTDC) cannot use it!
	 */
	FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80038b2:	4b0e      	ldr	r3, [pc, #56]	; (80038ec <SystemInit+0x10c>)
 80038b4:	f243 02d2 	movw	r2, #12498	; 0x30d2
 80038b8:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 80038ba:	bf00      	nop
 80038bc:	46bd      	mov	sp, r7
 80038be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038c2:	4770      	bx	lr
 80038c4:	e000ed00 	.word	0xe000ed00
 80038c8:	52002000 	.word	0x52002000
 80038cc:	58024400 	.word	0x58024400
 80038d0:	eaf6ed7f 	.word	0xeaf6ed7f
 80038d4:	02020200 	.word	0x02020200
 80038d8:	01ff0000 	.word	0x01ff0000
 80038dc:	01010280 	.word	0x01010280
 80038e0:	5c001000 	.word	0x5c001000
 80038e4:	ffff0000 	.word	0xffff0000
 80038e8:	51008108 	.word	0x51008108
 80038ec:	52004000 	.word	0x52004000

080038f0 <Reset_Handler>:
 80038f0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003928 <LoopFillZerobss+0xe>
 80038f4:	f7ff ff74 	bl	80037e0 <SystemInit>
 80038f8:	480c      	ldr	r0, [pc, #48]	; (800392c <LoopFillZerobss+0x12>)
 80038fa:	490d      	ldr	r1, [pc, #52]	; (8003930 <LoopFillZerobss+0x16>)
 80038fc:	4a0d      	ldr	r2, [pc, #52]	; (8003934 <LoopFillZerobss+0x1a>)
 80038fe:	2300      	movs	r3, #0
 8003900:	e002      	b.n	8003908 <LoopCopyDataInit>

08003902 <CopyDataInit>:
 8003902:	58d4      	ldr	r4, [r2, r3]
 8003904:	50c4      	str	r4, [r0, r3]
 8003906:	3304      	adds	r3, #4

08003908 <LoopCopyDataInit>:
 8003908:	18c4      	adds	r4, r0, r3
 800390a:	428c      	cmp	r4, r1
 800390c:	d3f9      	bcc.n	8003902 <CopyDataInit>
 800390e:	4a0a      	ldr	r2, [pc, #40]	; (8003938 <LoopFillZerobss+0x1e>)
 8003910:	4c0a      	ldr	r4, [pc, #40]	; (800393c <LoopFillZerobss+0x22>)
 8003912:	2300      	movs	r3, #0
 8003914:	e001      	b.n	800391a <LoopFillZerobss>

08003916 <FillZerobss>:
 8003916:	6013      	str	r3, [r2, #0]
 8003918:	3204      	adds	r2, #4

0800391a <LoopFillZerobss>:
 800391a:	42a2      	cmp	r2, r4
 800391c:	d3fb      	bcc.n	8003916 <FillZerobss>
 800391e:	f012 fc33 	bl	8016188 <__libc_init_array>
 8003922:	f7fd fa9d 	bl	8000e60 <main>
 8003926:	4770      	bx	lr
 8003928:	24080000 	.word	0x24080000
 800392c:	24000000 	.word	0x24000000
 8003930:	24000108 	.word	0x24000108
 8003934:	08017054 	.word	0x08017054
 8003938:	24000120 	.word	0x24000120
 800393c:	24005a2c 	.word	0x24005a2c

08003940 <ADC3_IRQHandler>:
 8003940:	e7fe      	b.n	8003940 <ADC3_IRQHandler>
	...

08003944 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003944:	b580      	push	{r7, lr}
 8003946:	b082      	sub	sp, #8
 8003948:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800394a:	2003      	movs	r0, #3
 800394c:	f001 fd39 	bl	80053c2 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8003950:	f006 fde4 	bl	800a51c <HAL_RCC_GetSysClockFreq>
 8003954:	4602      	mov	r2, r0
 8003956:	4b15      	ldr	r3, [pc, #84]	; (80039ac <HAL_Init+0x68>)
 8003958:	699b      	ldr	r3, [r3, #24]
 800395a:	0a1b      	lsrs	r3, r3, #8
 800395c:	f003 030f 	and.w	r3, r3, #15
 8003960:	4913      	ldr	r1, [pc, #76]	; (80039b0 <HAL_Init+0x6c>)
 8003962:	5ccb      	ldrb	r3, [r1, r3]
 8003964:	f003 031f 	and.w	r3, r3, #31
 8003968:	fa22 f303 	lsr.w	r3, r2, r3
 800396c:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800396e:	4b0f      	ldr	r3, [pc, #60]	; (80039ac <HAL_Init+0x68>)
 8003970:	699b      	ldr	r3, [r3, #24]
 8003972:	f003 030f 	and.w	r3, r3, #15
 8003976:	4a0e      	ldr	r2, [pc, #56]	; (80039b0 <HAL_Init+0x6c>)
 8003978:	5cd3      	ldrb	r3, [r2, r3]
 800397a:	f003 031f 	and.w	r3, r3, #31
 800397e:	687a      	ldr	r2, [r7, #4]
 8003980:	fa22 f303 	lsr.w	r3, r2, r3
 8003984:	4a0b      	ldr	r2, [pc, #44]	; (80039b4 <HAL_Init+0x70>)
 8003986:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003988:	4a0b      	ldr	r2, [pc, #44]	; (80039b8 <HAL_Init+0x74>)
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800398e:	2005      	movs	r0, #5
 8003990:	f7ff fd56 	bl	8003440 <HAL_InitTick>
 8003994:	4603      	mov	r3, r0
 8003996:	2b00      	cmp	r3, #0
 8003998:	d001      	beq.n	800399e <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 800399a:	2301      	movs	r3, #1
 800399c:	e002      	b.n	80039a4 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800399e:	f7ff f8c1 	bl	8002b24 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80039a2:	2300      	movs	r3, #0
}
 80039a4:	4618      	mov	r0, r3
 80039a6:	3708      	adds	r7, #8
 80039a8:	46bd      	mov	sp, r7
 80039aa:	bd80      	pop	{r7, pc}
 80039ac:	58024400 	.word	0x58024400
 80039b0:	08016fa0 	.word	0x08016fa0
 80039b4:	24000094 	.word	0x24000094
 80039b8:	24000090 	.word	0x24000090

080039bc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80039bc:	b480      	push	{r7}
 80039be:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80039c0:	4b06      	ldr	r3, [pc, #24]	; (80039dc <HAL_IncTick+0x20>)
 80039c2:	781b      	ldrb	r3, [r3, #0]
 80039c4:	461a      	mov	r2, r3
 80039c6:	4b06      	ldr	r3, [pc, #24]	; (80039e0 <HAL_IncTick+0x24>)
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	4413      	add	r3, r2
 80039cc:	4a04      	ldr	r2, [pc, #16]	; (80039e0 <HAL_IncTick+0x24>)
 80039ce:	6013      	str	r3, [r2, #0]
}
 80039d0:	bf00      	nop
 80039d2:	46bd      	mov	sp, r7
 80039d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039d8:	4770      	bx	lr
 80039da:	bf00      	nop
 80039dc:	2400009c 	.word	0x2400009c
 80039e0:	240010c8 	.word	0x240010c8

080039e4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80039e4:	b480      	push	{r7}
 80039e6:	af00      	add	r7, sp, #0
  return uwTick;
 80039e8:	4b03      	ldr	r3, [pc, #12]	; (80039f8 <HAL_GetTick+0x14>)
 80039ea:	681b      	ldr	r3, [r3, #0]
}
 80039ec:	4618      	mov	r0, r3
 80039ee:	46bd      	mov	sp, r7
 80039f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039f4:	4770      	bx	lr
 80039f6:	bf00      	nop
 80039f8:	240010c8 	.word	0x240010c8

080039fc <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 80039fc:	b480      	push	{r7}
 80039fe:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8003a00:	4b03      	ldr	r3, [pc, #12]	; (8003a10 <HAL_GetREVID+0x14>)
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	0c1b      	lsrs	r3, r3, #16
}
 8003a06:	4618      	mov	r0, r3
 8003a08:	46bd      	mov	sp, r7
 8003a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a0e:	4770      	bx	lr
 8003a10:	5c001000 	.word	0x5c001000

08003a14 <HAL_SYSCFG_AnalogSwitchConfig>:
  *   @arg SYSCFG_SWITCH_PC3_CLOSE
  * @retval None
  */

void HAL_SYSCFG_AnalogSwitchConfig(uint32_t SYSCFG_AnalogSwitch , uint32_t SYSCFG_SwitchState )
{
 8003a14:	b480      	push	{r7}
 8003a16:	b083      	sub	sp, #12
 8003a18:	af00      	add	r7, sp, #0
 8003a1a:	6078      	str	r0, [r7, #4]
 8003a1c:	6039      	str	r1, [r7, #0]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ANALOG_SWITCH(SYSCFG_AnalogSwitch));
  assert_param(IS_SYSCFG_SWITCH_STATE(SYSCFG_SwitchState));

  MODIFY_REG(SYSCFG->PMCR, (uint32_t) SYSCFG_AnalogSwitch, (uint32_t)(SYSCFG_SwitchState));
 8003a1e:	4b07      	ldr	r3, [pc, #28]	; (8003a3c <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 8003a20:	685a      	ldr	r2, [r3, #4]
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	43db      	mvns	r3, r3
 8003a26:	401a      	ands	r2, r3
 8003a28:	4904      	ldr	r1, [pc, #16]	; (8003a3c <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 8003a2a:	683b      	ldr	r3, [r7, #0]
 8003a2c:	4313      	orrs	r3, r2
 8003a2e:	604b      	str	r3, [r1, #4]
}
 8003a30:	bf00      	nop
 8003a32:	370c      	adds	r7, #12
 8003a34:	46bd      	mov	sp, r7
 8003a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a3a:	4770      	bx	lr
 8003a3c:	58000400 	.word	0x58000400

08003a40 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8003a40:	b480      	push	{r7}
 8003a42:	b083      	sub	sp, #12
 8003a44:	af00      	add	r7, sp, #0
 8003a46:	6078      	str	r0, [r7, #4]
 8003a48:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	689b      	ldr	r3, [r3, #8]
 8003a4e:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8003a52:	683b      	ldr	r3, [r7, #0]
 8003a54:	431a      	orrs	r2, r3
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	609a      	str	r2, [r3, #8]
}
 8003a5a:	bf00      	nop
 8003a5c:	370c      	adds	r7, #12
 8003a5e:	46bd      	mov	sp, r7
 8003a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a64:	4770      	bx	lr

08003a66 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8003a66:	b480      	push	{r7}
 8003a68:	b083      	sub	sp, #12
 8003a6a:	af00      	add	r7, sp, #0
 8003a6c:	6078      	str	r0, [r7, #4]
 8003a6e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	689b      	ldr	r3, [r3, #8]
 8003a74:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8003a78:	683b      	ldr	r3, [r7, #0]
 8003a7a:	431a      	orrs	r2, r3
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	609a      	str	r2, [r3, #8]
}
 8003a80:	bf00      	nop
 8003a82:	370c      	adds	r7, #12
 8003a84:	46bd      	mov	sp, r7
 8003a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a8a:	4770      	bx	lr

08003a8c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003a8c:	b480      	push	{r7}
 8003a8e:	b083      	sub	sp, #12
 8003a90:	af00      	add	r7, sp, #0
 8003a92:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	689b      	ldr	r3, [r3, #8]
 8003a98:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8003a9c:	4618      	mov	r0, r3
 8003a9e:	370c      	adds	r7, #12
 8003aa0:	46bd      	mov	sp, r7
 8003aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa6:	4770      	bx	lr

08003aa8 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8003aa8:	b480      	push	{r7}
 8003aaa:	b087      	sub	sp, #28
 8003aac:	af00      	add	r7, sp, #0
 8003aae:	60f8      	str	r0, [r7, #12]
 8003ab0:	60b9      	str	r1, [r7, #8]
 8003ab2:	607a      	str	r2, [r7, #4]
 8003ab4:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	3360      	adds	r3, #96	; 0x60
 8003aba:	461a      	mov	r2, r3
 8003abc:	68bb      	ldr	r3, [r7, #8]
 8003abe:	009b      	lsls	r3, r3, #2
 8003ac0:	4413      	add	r3, r2
 8003ac2:	617b      	str	r3, [r7, #20]
               ADC3_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
  else
#endif /* ADC_VER_V5_V90 */
  {
    MODIFY_REG(*preg,
 8003ac4:	697b      	ldr	r3, [r7, #20]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	f003 4200 	and.w	r2, r3, #2147483648	; 0x80000000
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	f003 41f8 	and.w	r1, r3, #2080374784	; 0x7c000000
 8003ad2:	683b      	ldr	r3, [r7, #0]
 8003ad4:	430b      	orrs	r3, r1
 8003ad6:	431a      	orrs	r2, r3
 8003ad8:	697b      	ldr	r3, [r7, #20]
 8003ada:	601a      	str	r2, [r3, #0]
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 8003adc:	bf00      	nop
 8003ade:	371c      	adds	r7, #28
 8003ae0:	46bd      	mov	sp, r7
 8003ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ae6:	4770      	bx	lr

08003ae8 <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 8003ae8:	b480      	push	{r7}
 8003aea:	b085      	sub	sp, #20
 8003aec:	af00      	add	r7, sp, #0
 8003aee:	60f8      	str	r0, [r7, #12]
 8003af0:	60b9      	str	r1, [r7, #8]
 8003af2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	691b      	ldr	r3, [r3, #16]
 8003af8:	f423 42f0 	bic.w	r2, r3, #30720	; 0x7800
 8003afc:	68bb      	ldr	r3, [r7, #8]
 8003afe:	f003 031f 	and.w	r3, r3, #31
 8003b02:	6879      	ldr	r1, [r7, #4]
 8003b04:	fa01 f303 	lsl.w	r3, r1, r3
 8003b08:	431a      	orrs	r2, r3
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	611a      	str	r2, [r3, #16]
}
 8003b0e:	bf00      	nop
 8003b10:	3714      	adds	r7, #20
 8003b12:	46bd      	mov	sp, r7
 8003b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b18:	4770      	bx	lr

08003b1a <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 8003b1a:	b480      	push	{r7}
 8003b1c:	b087      	sub	sp, #28
 8003b1e:	af00      	add	r7, sp, #0
 8003b20:	60f8      	str	r0, [r7, #12]
 8003b22:	60b9      	str	r1, [r7, #8]
 8003b24:	607a      	str	r2, [r7, #4]
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	3360      	adds	r3, #96	; 0x60
 8003b2a:	461a      	mov	r2, r3
 8003b2c:	68bb      	ldr	r3, [r7, #8]
 8003b2e:	009b      	lsls	r3, r3, #2
 8003b30:	4413      	add	r3, r2
 8003b32:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 8003b34:	697b      	ldr	r3, [r7, #20]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	431a      	orrs	r2, r3
 8003b40:	697b      	ldr	r3, [r7, #20]
 8003b42:	601a      	str	r2, [r3, #0]
  }
}
 8003b44:	bf00      	nop
 8003b46:	371c      	adds	r7, #28
 8003b48:	46bd      	mov	sp, r7
 8003b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b4e:	4770      	bx	lr

08003b50 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8003b50:	b480      	push	{r7}
 8003b52:	b083      	sub	sp, #12
 8003b54:	af00      	add	r7, sp, #0
 8003b56:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	68db      	ldr	r3, [r3, #12]
 8003b5c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d101      	bne.n	8003b68 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8003b64:	2301      	movs	r3, #1
 8003b66:	e000      	b.n	8003b6a <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8003b68:	2300      	movs	r3, #0
}
 8003b6a:	4618      	mov	r0, r3
 8003b6c:	370c      	adds	r7, #12
 8003b6e:	46bd      	mov	sp, r7
 8003b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b74:	4770      	bx	lr

08003b76 <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8003b76:	b480      	push	{r7}
 8003b78:	b087      	sub	sp, #28
 8003b7a:	af00      	add	r7, sp, #0
 8003b7c:	60f8      	str	r0, [r7, #12]
 8003b7e:	60b9      	str	r1, [r7, #8]
 8003b80:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	3330      	adds	r3, #48	; 0x30
 8003b86:	461a      	mov	r2, r3
 8003b88:	68bb      	ldr	r3, [r7, #8]
 8003b8a:	0a1b      	lsrs	r3, r3, #8
 8003b8c:	009b      	lsls	r3, r3, #2
 8003b8e:	f003 030c 	and.w	r3, r3, #12
 8003b92:	4413      	add	r3, r2
 8003b94:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003b96:	697b      	ldr	r3, [r7, #20]
 8003b98:	681a      	ldr	r2, [r3, #0]
 8003b9a:	68bb      	ldr	r3, [r7, #8]
 8003b9c:	f003 031f 	and.w	r3, r3, #31
 8003ba0:	211f      	movs	r1, #31
 8003ba2:	fa01 f303 	lsl.w	r3, r1, r3
 8003ba6:	43db      	mvns	r3, r3
 8003ba8:	401a      	ands	r2, r3
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	0e9b      	lsrs	r3, r3, #26
 8003bae:	f003 011f 	and.w	r1, r3, #31
 8003bb2:	68bb      	ldr	r3, [r7, #8]
 8003bb4:	f003 031f 	and.w	r3, r3, #31
 8003bb8:	fa01 f303 	lsl.w	r3, r1, r3
 8003bbc:	431a      	orrs	r2, r3
 8003bbe:	697b      	ldr	r3, [r7, #20]
 8003bc0:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8003bc2:	bf00      	nop
 8003bc4:	371c      	adds	r7, #28
 8003bc6:	46bd      	mov	sp, r7
 8003bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bcc:	4770      	bx	lr

08003bce <LL_ADC_REG_SetDataTransferMode>:
  * @param  ADCx ADC instance
  * @param  DataTransferMode Select Data Management configuration
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetDataTransferMode(ADC_TypeDef *ADCx, uint32_t DataTransferMode)
{
 8003bce:	b480      	push	{r7}
 8003bd0:	b083      	sub	sp, #12
 8003bd2:	af00      	add	r7, sp, #0
 8003bd4:	6078      	str	r0, [r7, #4]
 8003bd6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_DMNGT, DataTransferMode);
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	68db      	ldr	r3, [r3, #12]
 8003bdc:	f023 0203 	bic.w	r2, r3, #3
 8003be0:	683b      	ldr	r3, [r7, #0]
 8003be2:	431a      	orrs	r2, r3
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	60da      	str	r2, [r3, #12]
}
 8003be8:	bf00      	nop
 8003bea:	370c      	adds	r7, #12
 8003bec:	46bd      	mov	sp, r7
 8003bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bf2:	4770      	bx	lr

08003bf4 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8003bf4:	b480      	push	{r7}
 8003bf6:	b087      	sub	sp, #28
 8003bf8:	af00      	add	r7, sp, #0
 8003bfa:	60f8      	str	r0, [r7, #12]
 8003bfc:	60b9      	str	r1, [r7, #8]
 8003bfe:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	3314      	adds	r3, #20
 8003c04:	461a      	mov	r2, r3
 8003c06:	68bb      	ldr	r3, [r7, #8]
 8003c08:	0e5b      	lsrs	r3, r3, #25
 8003c0a:	009b      	lsls	r3, r3, #2
 8003c0c:	f003 0304 	and.w	r3, r3, #4
 8003c10:	4413      	add	r3, r2
 8003c12:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003c14:	697b      	ldr	r3, [r7, #20]
 8003c16:	681a      	ldr	r2, [r3, #0]
 8003c18:	68bb      	ldr	r3, [r7, #8]
 8003c1a:	0d1b      	lsrs	r3, r3, #20
 8003c1c:	f003 031f 	and.w	r3, r3, #31
 8003c20:	2107      	movs	r1, #7
 8003c22:	fa01 f303 	lsl.w	r3, r1, r3
 8003c26:	43db      	mvns	r3, r3
 8003c28:	401a      	ands	r2, r3
 8003c2a:	68bb      	ldr	r3, [r7, #8]
 8003c2c:	0d1b      	lsrs	r3, r3, #20
 8003c2e:	f003 031f 	and.w	r3, r3, #31
 8003c32:	6879      	ldr	r1, [r7, #4]
 8003c34:	fa01 f303 	lsl.w	r3, r1, r3
 8003c38:	431a      	orrs	r2, r3
 8003c3a:	697b      	ldr	r3, [r7, #20]
 8003c3c:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8003c3e:	bf00      	nop
 8003c40:	371c      	adds	r7, #28
 8003c42:	46bd      	mov	sp, r7
 8003c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c48:	4770      	bx	lr
	...

08003c4c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8003c4c:	b480      	push	{r7}
 8003c4e:	b085      	sub	sp, #20
 8003c50:	af00      	add	r7, sp, #0
 8003c52:	60f8      	str	r0, [r7, #12]
 8003c54:	60b9      	str	r1, [r7, #8]
 8003c56:	607a      	str	r2, [r7, #4]
  }
#else  /* ADC_VER_V5_V90 */
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 8003c5e:	68bb      	ldr	r3, [r7, #8]
 8003c60:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003c64:	43db      	mvns	r3, r3
 8003c66:	401a      	ands	r2, r3
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	f003 0318 	and.w	r3, r3, #24
 8003c6e:	4908      	ldr	r1, [pc, #32]	; (8003c90 <LL_ADC_SetChannelSingleDiff+0x44>)
 8003c70:	40d9      	lsrs	r1, r3
 8003c72:	68bb      	ldr	r3, [r7, #8]
 8003c74:	400b      	ands	r3, r1
 8003c76:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003c7a:	431a      	orrs	r2, r3
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 8003c82:	bf00      	nop
 8003c84:	3714      	adds	r7, #20
 8003c86:	46bd      	mov	sp, r7
 8003c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c8c:	4770      	bx	lr
 8003c8e:	bf00      	nop
 8003c90:	000fffff 	.word	0x000fffff

08003c94 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003c94:	b480      	push	{r7}
 8003c96:	b083      	sub	sp, #12
 8003c98:	af00      	add	r7, sp, #0
 8003c9a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	689b      	ldr	r3, [r3, #8]
 8003ca0:	f003 031f 	and.w	r3, r3, #31
}
 8003ca4:	4618      	mov	r0, r3
 8003ca6:	370c      	adds	r7, #12
 8003ca8:	46bd      	mov	sp, r7
 8003caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cae:	4770      	bx	lr

08003cb0 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8003cb0:	b480      	push	{r7}
 8003cb2:	b083      	sub	sp, #12
 8003cb4:	af00      	add	r7, sp, #0
 8003cb6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	689a      	ldr	r2, [r3, #8]
 8003cbc:	4b04      	ldr	r3, [pc, #16]	; (8003cd0 <LL_ADC_DisableDeepPowerDown+0x20>)
 8003cbe:	4013      	ands	r3, r2
 8003cc0:	687a      	ldr	r2, [r7, #4]
 8003cc2:	6093      	str	r3, [r2, #8]
}
 8003cc4:	bf00      	nop
 8003cc6:	370c      	adds	r7, #12
 8003cc8:	46bd      	mov	sp, r7
 8003cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cce:	4770      	bx	lr
 8003cd0:	5fffffc0 	.word	0x5fffffc0

08003cd4 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8003cd4:	b480      	push	{r7}
 8003cd6:	b083      	sub	sp, #12
 8003cd8:	af00      	add	r7, sp, #0
 8003cda:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	689b      	ldr	r3, [r3, #8]
 8003ce0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003ce4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003ce8:	d101      	bne.n	8003cee <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8003cea:	2301      	movs	r3, #1
 8003cec:	e000      	b.n	8003cf0 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8003cee:	2300      	movs	r3, #0
}
 8003cf0:	4618      	mov	r0, r3
 8003cf2:	370c      	adds	r7, #12
 8003cf4:	46bd      	mov	sp, r7
 8003cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cfa:	4770      	bx	lr

08003cfc <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8003cfc:	b480      	push	{r7}
 8003cfe:	b083      	sub	sp, #12
 8003d00:	af00      	add	r7, sp, #0
 8003d02:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	689a      	ldr	r2, [r3, #8]
 8003d08:	4b05      	ldr	r3, [pc, #20]	; (8003d20 <LL_ADC_EnableInternalRegulator+0x24>)
 8003d0a:	4013      	ands	r3, r2
 8003d0c:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8003d14:	bf00      	nop
 8003d16:	370c      	adds	r7, #12
 8003d18:	46bd      	mov	sp, r7
 8003d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d1e:	4770      	bx	lr
 8003d20:	6fffffc0 	.word	0x6fffffc0

08003d24 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8003d24:	b480      	push	{r7}
 8003d26:	b083      	sub	sp, #12
 8003d28:	af00      	add	r7, sp, #0
 8003d2a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	689b      	ldr	r3, [r3, #8]
 8003d30:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003d34:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003d38:	d101      	bne.n	8003d3e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8003d3a:	2301      	movs	r3, #1
 8003d3c:	e000      	b.n	8003d40 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8003d3e:	2300      	movs	r3, #0
}
 8003d40:	4618      	mov	r0, r3
 8003d42:	370c      	adds	r7, #12
 8003d44:	46bd      	mov	sp, r7
 8003d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d4a:	4770      	bx	lr

08003d4c <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8003d4c:	b480      	push	{r7}
 8003d4e:	b083      	sub	sp, #12
 8003d50:	af00      	add	r7, sp, #0
 8003d52:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	689a      	ldr	r2, [r3, #8]
 8003d58:	4b05      	ldr	r3, [pc, #20]	; (8003d70 <LL_ADC_Enable+0x24>)
 8003d5a:	4013      	ands	r3, r2
 8003d5c:	f043 0201 	orr.w	r2, r3, #1
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8003d64:	bf00      	nop
 8003d66:	370c      	adds	r7, #12
 8003d68:	46bd      	mov	sp, r7
 8003d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d6e:	4770      	bx	lr
 8003d70:	7fffffc0 	.word	0x7fffffc0

08003d74 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8003d74:	b480      	push	{r7}
 8003d76:	b083      	sub	sp, #12
 8003d78:	af00      	add	r7, sp, #0
 8003d7a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	689a      	ldr	r2, [r3, #8]
 8003d80:	4b05      	ldr	r3, [pc, #20]	; (8003d98 <LL_ADC_Disable+0x24>)
 8003d82:	4013      	ands	r3, r2
 8003d84:	f043 0202 	orr.w	r2, r3, #2
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8003d8c:	bf00      	nop
 8003d8e:	370c      	adds	r7, #12
 8003d90:	46bd      	mov	sp, r7
 8003d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d96:	4770      	bx	lr
 8003d98:	7fffffc0 	.word	0x7fffffc0

08003d9c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8003d9c:	b480      	push	{r7}
 8003d9e:	b083      	sub	sp, #12
 8003da0:	af00      	add	r7, sp, #0
 8003da2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	689b      	ldr	r3, [r3, #8]
 8003da8:	f003 0301 	and.w	r3, r3, #1
 8003dac:	2b01      	cmp	r3, #1
 8003dae:	d101      	bne.n	8003db4 <LL_ADC_IsEnabled+0x18>
 8003db0:	2301      	movs	r3, #1
 8003db2:	e000      	b.n	8003db6 <LL_ADC_IsEnabled+0x1a>
 8003db4:	2300      	movs	r3, #0
}
 8003db6:	4618      	mov	r0, r3
 8003db8:	370c      	adds	r7, #12
 8003dba:	46bd      	mov	sp, r7
 8003dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dc0:	4770      	bx	lr

08003dc2 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 8003dc2:	b480      	push	{r7}
 8003dc4:	b083      	sub	sp, #12
 8003dc6:	af00      	add	r7, sp, #0
 8003dc8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	689b      	ldr	r3, [r3, #8]
 8003dce:	f003 0302 	and.w	r3, r3, #2
 8003dd2:	2b02      	cmp	r3, #2
 8003dd4:	d101      	bne.n	8003dda <LL_ADC_IsDisableOngoing+0x18>
 8003dd6:	2301      	movs	r3, #1
 8003dd8:	e000      	b.n	8003ddc <LL_ADC_IsDisableOngoing+0x1a>
 8003dda:	2300      	movs	r3, #0
}
 8003ddc:	4618      	mov	r0, r3
 8003dde:	370c      	adds	r7, #12
 8003de0:	46bd      	mov	sp, r7
 8003de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003de6:	4770      	bx	lr

08003de8 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8003de8:	b480      	push	{r7}
 8003dea:	b083      	sub	sp, #12
 8003dec:	af00      	add	r7, sp, #0
 8003dee:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	689a      	ldr	r2, [r3, #8]
 8003df4:	4b05      	ldr	r3, [pc, #20]	; (8003e0c <LL_ADC_REG_StartConversion+0x24>)
 8003df6:	4013      	ands	r3, r2
 8003df8:	f043 0204 	orr.w	r2, r3, #4
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8003e00:	bf00      	nop
 8003e02:	370c      	adds	r7, #12
 8003e04:	46bd      	mov	sp, r7
 8003e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e0a:	4770      	bx	lr
 8003e0c:	7fffffc0 	.word	0x7fffffc0

08003e10 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8003e10:	b480      	push	{r7}
 8003e12:	b083      	sub	sp, #12
 8003e14:	af00      	add	r7, sp, #0
 8003e16:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	689b      	ldr	r3, [r3, #8]
 8003e1c:	f003 0304 	and.w	r3, r3, #4
 8003e20:	2b04      	cmp	r3, #4
 8003e22:	d101      	bne.n	8003e28 <LL_ADC_REG_IsConversionOngoing+0x18>
 8003e24:	2301      	movs	r3, #1
 8003e26:	e000      	b.n	8003e2a <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003e28:	2300      	movs	r3, #0
}
 8003e2a:	4618      	mov	r0, r3
 8003e2c:	370c      	adds	r7, #12
 8003e2e:	46bd      	mov	sp, r7
 8003e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e34:	4770      	bx	lr

08003e36 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8003e36:	b480      	push	{r7}
 8003e38:	b083      	sub	sp, #12
 8003e3a:	af00      	add	r7, sp, #0
 8003e3c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	689b      	ldr	r3, [r3, #8]
 8003e42:	f003 0308 	and.w	r3, r3, #8
 8003e46:	2b08      	cmp	r3, #8
 8003e48:	d101      	bne.n	8003e4e <LL_ADC_INJ_IsConversionOngoing+0x18>
 8003e4a:	2301      	movs	r3, #1
 8003e4c:	e000      	b.n	8003e50 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8003e4e:	2300      	movs	r3, #0
}
 8003e50:	4618      	mov	r0, r3
 8003e52:	370c      	adds	r7, #12
 8003e54:	46bd      	mov	sp, r7
 8003e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e5a:	4770      	bx	lr

08003e5c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003e5c:	b590      	push	{r4, r7, lr}
 8003e5e:	b089      	sub	sp, #36	; 0x24
 8003e60:	af00      	add	r7, sp, #0
 8003e62:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003e64:	2300      	movs	r3, #0
 8003e66:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8003e68:	2300      	movs	r3, #0
 8003e6a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d101      	bne.n	8003e76 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8003e72:	2301      	movs	r3, #1
 8003e74:	e18f      	b.n	8004196 <HAL_ADC_Init+0x33a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	68db      	ldr	r3, [r3, #12]
 8003e7a:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d109      	bne.n	8003e98 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003e84:	6878      	ldr	r0, [r7, #4]
 8003e86:	f7fe fe6b 	bl	8002b60 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	2200      	movs	r2, #0
 8003e8e:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	2200      	movs	r2, #0
 8003e94:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	4618      	mov	r0, r3
 8003e9e:	f7ff ff19 	bl	8003cd4 <LL_ADC_IsDeepPowerDownEnabled>
 8003ea2:	4603      	mov	r3, r0
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d004      	beq.n	8003eb2 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	4618      	mov	r0, r3
 8003eae:	f7ff feff 	bl	8003cb0 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	4618      	mov	r0, r3
 8003eb8:	f7ff ff34 	bl	8003d24 <LL_ADC_IsInternalRegulatorEnabled>
 8003ebc:	4603      	mov	r3, r0
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d114      	bne.n	8003eec <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	4618      	mov	r0, r3
 8003ec8:	f7ff ff18 	bl	8003cfc <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003ecc:	4b87      	ldr	r3, [pc, #540]	; (80040ec <HAL_ADC_Init+0x290>)
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	099b      	lsrs	r3, r3, #6
 8003ed2:	4a87      	ldr	r2, [pc, #540]	; (80040f0 <HAL_ADC_Init+0x294>)
 8003ed4:	fba2 2303 	umull	r2, r3, r2, r3
 8003ed8:	099b      	lsrs	r3, r3, #6
 8003eda:	3301      	adds	r3, #1
 8003edc:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8003ede:	e002      	b.n	8003ee6 <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 8003ee0:	68bb      	ldr	r3, [r7, #8]
 8003ee2:	3b01      	subs	r3, #1
 8003ee4:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8003ee6:	68bb      	ldr	r3, [r7, #8]
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d1f9      	bne.n	8003ee0 <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	4618      	mov	r0, r3
 8003ef2:	f7ff ff17 	bl	8003d24 <LL_ADC_IsInternalRegulatorEnabled>
 8003ef6:	4603      	mov	r3, r0
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d10d      	bne.n	8003f18 <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f00:	f043 0210 	orr.w	r2, r3, #16
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f0c:	f043 0201 	orr.w	r2, r3, #1
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8003f14:	2301      	movs	r3, #1
 8003f16:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	4618      	mov	r0, r3
 8003f1e:	f7ff ff77 	bl	8003e10 <LL_ADC_REG_IsConversionOngoing>
 8003f22:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f28:	f003 0310 	and.w	r3, r3, #16
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	f040 8129 	bne.w	8004184 <HAL_ADC_Init+0x328>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8003f32:	697b      	ldr	r3, [r7, #20]
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	f040 8125 	bne.w	8004184 <HAL_ADC_Init+0x328>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f3e:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8003f42:	f043 0202 	orr.w	r2, r3, #2
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	4618      	mov	r0, r3
 8003f50:	f7ff ff24 	bl	8003d9c <LL_ADC_IsEnabled>
 8003f54:	4603      	mov	r3, r0
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d136      	bne.n	8003fc8 <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	4a65      	ldr	r2, [pc, #404]	; (80040f4 <HAL_ADC_Init+0x298>)
 8003f60:	4293      	cmp	r3, r2
 8003f62:	d004      	beq.n	8003f6e <HAL_ADC_Init+0x112>
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	4a63      	ldr	r2, [pc, #396]	; (80040f8 <HAL_ADC_Init+0x29c>)
 8003f6a:	4293      	cmp	r3, r2
 8003f6c:	d10e      	bne.n	8003f8c <HAL_ADC_Init+0x130>
 8003f6e:	4861      	ldr	r0, [pc, #388]	; (80040f4 <HAL_ADC_Init+0x298>)
 8003f70:	f7ff ff14 	bl	8003d9c <LL_ADC_IsEnabled>
 8003f74:	4604      	mov	r4, r0
 8003f76:	4860      	ldr	r0, [pc, #384]	; (80040f8 <HAL_ADC_Init+0x29c>)
 8003f78:	f7ff ff10 	bl	8003d9c <LL_ADC_IsEnabled>
 8003f7c:	4603      	mov	r3, r0
 8003f7e:	4323      	orrs	r3, r4
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	bf0c      	ite	eq
 8003f84:	2301      	moveq	r3, #1
 8003f86:	2300      	movne	r3, #0
 8003f88:	b2db      	uxtb	r3, r3
 8003f8a:	e008      	b.n	8003f9e <HAL_ADC_Init+0x142>
 8003f8c:	485b      	ldr	r0, [pc, #364]	; (80040fc <HAL_ADC_Init+0x2a0>)
 8003f8e:	f7ff ff05 	bl	8003d9c <LL_ADC_IsEnabled>
 8003f92:	4603      	mov	r3, r0
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	bf0c      	ite	eq
 8003f98:	2301      	moveq	r3, #1
 8003f9a:	2300      	movne	r3, #0
 8003f9c:	b2db      	uxtb	r3, r3
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d012      	beq.n	8003fc8 <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	4a53      	ldr	r2, [pc, #332]	; (80040f4 <HAL_ADC_Init+0x298>)
 8003fa8:	4293      	cmp	r3, r2
 8003faa:	d004      	beq.n	8003fb6 <HAL_ADC_Init+0x15a>
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	4a51      	ldr	r2, [pc, #324]	; (80040f8 <HAL_ADC_Init+0x29c>)
 8003fb2:	4293      	cmp	r3, r2
 8003fb4:	d101      	bne.n	8003fba <HAL_ADC_Init+0x15e>
 8003fb6:	4a52      	ldr	r2, [pc, #328]	; (8004100 <HAL_ADC_Init+0x2a4>)
 8003fb8:	e000      	b.n	8003fbc <HAL_ADC_Init+0x160>
 8003fba:	4a52      	ldr	r2, [pc, #328]	; (8004104 <HAL_ADC_Init+0x2a8>)
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	685b      	ldr	r3, [r3, #4]
 8003fc0:	4619      	mov	r1, r3
 8003fc2:	4610      	mov	r0, r2
 8003fc4:	f7ff fd3c 	bl	8003a40 <LL_ADC_SetCommonClock>
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#else

    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 8003fc8:	f7ff fd18 	bl	80039fc <HAL_GetREVID>
 8003fcc:	4603      	mov	r3, r0
 8003fce:	f241 0203 	movw	r2, #4099	; 0x1003
 8003fd2:	4293      	cmp	r3, r2
 8003fd4:	d914      	bls.n	8004000 <HAL_ADC_Init+0x1a4>
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	689b      	ldr	r3, [r3, #8]
 8003fda:	2b10      	cmp	r3, #16
 8003fdc:	d110      	bne.n	8004000 <HAL_ADC_Init+0x1a4>
    {
      /* for STM32H7 silicon rev.B and above , ADC_CFGR_RES value for 8bits resolution is : b111 */
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	7d5b      	ldrb	r3, [r3, #21]
 8003fe2:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8003fe8:	431a      	orrs	r2, r3
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8003fee:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	7f1b      	ldrb	r3, [r3, #28]
 8003ff4:	041b      	lsls	r3, r3, #16
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 8003ff6:	4313      	orrs	r3, r2
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8003ff8:	f043 030c 	orr.w	r3, r3, #12
 8003ffc:	61bb      	str	r3, [r7, #24]
 8003ffe:	e00d      	b.n	800401c <HAL_ADC_Init+0x1c0>
    }
    else
    {

      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	7d5b      	ldrb	r3, [r3, #21]
 8004004:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	6b1b      	ldr	r3, [r3, #48]	; 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 800400a:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8004010:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	7f1b      	ldrb	r3, [r3, #28]
 8004016:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8004018:	4313      	orrs	r3, r2
 800401a:	61bb      	str	r3, [r7, #24]
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	7f1b      	ldrb	r3, [r3, #28]
 8004020:	2b01      	cmp	r3, #1
 8004022:	d106      	bne.n	8004032 <HAL_ADC_Init+0x1d6>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	6a1b      	ldr	r3, [r3, #32]
 8004028:	3b01      	subs	r3, #1
 800402a:	045b      	lsls	r3, r3, #17
 800402c:	69ba      	ldr	r2, [r7, #24]
 800402e:	4313      	orrs	r3, r2
 8004030:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004036:	2b00      	cmp	r3, #0
 8004038:	d009      	beq.n	800404e <HAL_ADC_Init+0x1f2>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800403e:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004046:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8004048:	69ba      	ldr	r2, [r7, #24]
 800404a:	4313      	orrs	r3, r2
 800404c:	61bb      	str	r3, [r7, #24]
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
    }
#else
    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	68da      	ldr	r2, [r3, #12]
 8004054:	4b2c      	ldr	r3, [pc, #176]	; (8004108 <HAL_ADC_Init+0x2ac>)
 8004056:	4013      	ands	r3, r2
 8004058:	687a      	ldr	r2, [r7, #4]
 800405a:	6812      	ldr	r2, [r2, #0]
 800405c:	69b9      	ldr	r1, [r7, #24]
 800405e:	430b      	orrs	r3, r1
 8004060:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	4618      	mov	r0, r3
 8004068:	f7ff fed2 	bl	8003e10 <LL_ADC_REG_IsConversionOngoing>
 800406c:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	4618      	mov	r0, r3
 8004074:	f7ff fedf 	bl	8003e36 <LL_ADC_INJ_IsConversionOngoing>
 8004078:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800407a:	693b      	ldr	r3, [r7, #16]
 800407c:	2b00      	cmp	r3, #0
 800407e:	d15f      	bne.n	8004140 <HAL_ADC_Init+0x2e4>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	2b00      	cmp	r3, #0
 8004084:	d15c      	bne.n	8004140 <HAL_ADC_Init+0x2e4>
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
      }
#else
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	7d1b      	ldrb	r3, [r3, #20]
 800408a:	039a      	lsls	r2, r3, #14
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
      tmpCFGR = (
 8004090:	4313      	orrs	r3, r2
 8004092:	61bb      	str	r3, [r7, #24]
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	68da      	ldr	r2, [r3, #12]
 800409a:	4b1c      	ldr	r3, [pc, #112]	; (800410c <HAL_ADC_Init+0x2b0>)
 800409c:	4013      	ands	r3, r2
 800409e:	687a      	ldr	r2, [r7, #4]
 80040a0:	6812      	ldr	r2, [r2, #0]
 80040a2:	69b9      	ldr	r1, [r7, #24]
 80040a4:	430b      	orrs	r3, r1
 80040a6:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80040ae:	2b01      	cmp	r3, #1
 80040b0:	d130      	bne.n	8004114 <HAL_ADC_Init+0x2b8>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040b6:	2b00      	cmp	r3, #0
        /*  - Oversampling Ratio                                               */
        /*  - Right bit shift                                                  */
        /*  - Left bit shift                                                   */
        /*  - Triggered mode                                                   */
        /*  - Oversampling mode (continued/resumed)                            */
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	691a      	ldr	r2, [r3, #16]
 80040be:	4b14      	ldr	r3, [pc, #80]	; (8004110 <HAL_ADC_Init+0x2b4>)
 80040c0:	4013      	ands	r3, r2
 80040c2:	687a      	ldr	r2, [r7, #4]
 80040c4:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80040c6:	3a01      	subs	r2, #1
 80040c8:	0411      	lsls	r1, r2, #16
 80040ca:	687a      	ldr	r2, [r7, #4]
 80040cc:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80040ce:	4311      	orrs	r1, r2
 80040d0:	687a      	ldr	r2, [r7, #4]
 80040d2:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80040d4:	4311      	orrs	r1, r2
 80040d6:	687a      	ldr	r2, [r7, #4]
 80040d8:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80040da:	430a      	orrs	r2, r1
 80040dc:	431a      	orrs	r2, r3
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	f042 0201 	orr.w	r2, r2, #1
 80040e6:	611a      	str	r2, [r3, #16]
 80040e8:	e01c      	b.n	8004124 <HAL_ADC_Init+0x2c8>
 80040ea:	bf00      	nop
 80040ec:	24000090 	.word	0x24000090
 80040f0:	053e2d63 	.word	0x053e2d63
 80040f4:	40022000 	.word	0x40022000
 80040f8:	40022100 	.word	0x40022100
 80040fc:	58026000 	.word	0x58026000
 8004100:	40022300 	.word	0x40022300
 8004104:	58026300 	.word	0x58026300
 8004108:	fff0c003 	.word	0xfff0c003
 800410c:	ffffbffc 	.word	0xffffbffc
 8004110:	fc00f81e 	.word	0xfc00f81e

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	691a      	ldr	r2, [r3, #16]
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	f022 0201 	bic.w	r2, r2, #1
 8004122:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	691b      	ldr	r3, [r3, #16]
 800412a:	f023 4170 	bic.w	r1, r3, #4026531840	; 0xf0000000
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	430a      	orrs	r2, r1
 8004138:	611a      	str	r2, [r3, #16]
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
      }
#else
      /* Configure the BOOST Mode */
      ADC_ConfigureBoostMode(hadc);
 800413a:	6878      	ldr	r0, [r7, #4]
 800413c:	f000 fdec 	bl	8004d18 <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	68db      	ldr	r3, [r3, #12]
 8004144:	2b01      	cmp	r3, #1
 8004146:	d10c      	bne.n	8004162 <HAL_ADC_Init+0x306>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800414e:	f023 010f 	bic.w	r1, r3, #15
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	699b      	ldr	r3, [r3, #24]
 8004156:	1e5a      	subs	r2, r3, #1
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	430a      	orrs	r2, r1
 800415e:	631a      	str	r2, [r3, #48]	; 0x30
 8004160:	e007      	b.n	8004172 <HAL_ADC_Init+0x316>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	f022 020f 	bic.w	r2, r2, #15
 8004170:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004176:	f023 0303 	bic.w	r3, r3, #3
 800417a:	f043 0201 	orr.w	r2, r3, #1
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	655a      	str	r2, [r3, #84]	; 0x54
 8004182:	e007      	b.n	8004194 <HAL_ADC_Init+0x338>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004188:	f043 0210 	orr.w	r2, r3, #16
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8004190:	2301      	movs	r3, #1
 8004192:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8004194:	7ffb      	ldrb	r3, [r7, #31]
}
 8004196:	4618      	mov	r0, r3
 8004198:	3724      	adds	r7, #36	; 0x24
 800419a:	46bd      	mov	sp, r7
 800419c:	bd90      	pop	{r4, r7, pc}
 800419e:	bf00      	nop

080041a0 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 80041a0:	b580      	push	{r7, lr}
 80041a2:	b086      	sub	sp, #24
 80041a4:	af00      	add	r7, sp, #0
 80041a6:	60f8      	str	r0, [r7, #12]
 80041a8:	60b9      	str	r1, [r7, #8]
 80041aa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	4a55      	ldr	r2, [pc, #340]	; (8004308 <HAL_ADC_Start_DMA+0x168>)
 80041b2:	4293      	cmp	r3, r2
 80041b4:	d004      	beq.n	80041c0 <HAL_ADC_Start_DMA+0x20>
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	4a54      	ldr	r2, [pc, #336]	; (800430c <HAL_ADC_Start_DMA+0x16c>)
 80041bc:	4293      	cmp	r3, r2
 80041be:	d101      	bne.n	80041c4 <HAL_ADC_Start_DMA+0x24>
 80041c0:	4b53      	ldr	r3, [pc, #332]	; (8004310 <HAL_ADC_Start_DMA+0x170>)
 80041c2:	e000      	b.n	80041c6 <HAL_ADC_Start_DMA+0x26>
 80041c4:	4b53      	ldr	r3, [pc, #332]	; (8004314 <HAL_ADC_Start_DMA+0x174>)
 80041c6:	4618      	mov	r0, r3
 80041c8:	f7ff fd64 	bl	8003c94 <LL_ADC_GetMultimode>
 80041cc:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	4618      	mov	r0, r3
 80041d4:	f7ff fe1c 	bl	8003e10 <LL_ADC_REG_IsConversionOngoing>
 80041d8:	4603      	mov	r3, r0
 80041da:	2b00      	cmp	r3, #0
 80041dc:	f040 808c 	bne.w	80042f8 <HAL_ADC_Start_DMA+0x158>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80041e6:	2b01      	cmp	r3, #1
 80041e8:	d101      	bne.n	80041ee <HAL_ADC_Start_DMA+0x4e>
 80041ea:	2302      	movs	r3, #2
 80041ec:	e087      	b.n	80042fe <HAL_ADC_Start_DMA+0x15e>
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	2201      	movs	r2, #1
 80041f2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80041f6:	693b      	ldr	r3, [r7, #16]
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d005      	beq.n	8004208 <HAL_ADC_Start_DMA+0x68>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80041fc:	693b      	ldr	r3, [r7, #16]
 80041fe:	2b05      	cmp	r3, #5
 8004200:	d002      	beq.n	8004208 <HAL_ADC_Start_DMA+0x68>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8004202:	693b      	ldr	r3, [r7, #16]
 8004204:	2b09      	cmp	r3, #9
 8004206:	d170      	bne.n	80042ea <HAL_ADC_Start_DMA+0x14a>
       )
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8004208:	68f8      	ldr	r0, [r7, #12]
 800420a:	f000 fc07 	bl	8004a1c <ADC_Enable>
 800420e:	4603      	mov	r3, r0
 8004210:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8004212:	7dfb      	ldrb	r3, [r7, #23]
 8004214:	2b00      	cmp	r3, #0
 8004216:	d163      	bne.n	80042e0 <HAL_ADC_Start_DMA+0x140>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800421c:	4b3e      	ldr	r3, [pc, #248]	; (8004318 <HAL_ADC_Start_DMA+0x178>)
 800421e:	4013      	ands	r3, r2
 8004220:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	655a      	str	r2, [r3, #84]	; 0x54
                          HAL_ADC_STATE_REG_BUSY);

        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	4a37      	ldr	r2, [pc, #220]	; (800430c <HAL_ADC_Start_DMA+0x16c>)
 800422e:	4293      	cmp	r3, r2
 8004230:	d002      	beq.n	8004238 <HAL_ADC_Start_DMA+0x98>
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	e000      	b.n	800423a <HAL_ADC_Start_DMA+0x9a>
 8004238:	4b33      	ldr	r3, [pc, #204]	; (8004308 <HAL_ADC_Start_DMA+0x168>)
 800423a:	68fa      	ldr	r2, [r7, #12]
 800423c:	6812      	ldr	r2, [r2, #0]
 800423e:	4293      	cmp	r3, r2
 8004240:	d002      	beq.n	8004248 <HAL_ADC_Start_DMA+0xa8>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004242:	693b      	ldr	r3, [r7, #16]
 8004244:	2b00      	cmp	r3, #0
 8004246:	d105      	bne.n	8004254 <HAL_ADC_Start_DMA+0xb4>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800424c:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	655a      	str	r2, [r3, #84]	; 0x54
        }

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004258:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800425c:	2b00      	cmp	r3, #0
 800425e:	d006      	beq.n	800426e <HAL_ADC_Start_DMA+0xce>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004264:	f023 0206 	bic.w	r2, r3, #6
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	659a      	str	r2, [r3, #88]	; 0x58
 800426c:	e002      	b.n	8004274 <HAL_ADC_Start_DMA+0xd4>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	2200      	movs	r2, #0
 8004272:	659a      	str	r2, [r3, #88]	; 0x58
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004278:	4a28      	ldr	r2, [pc, #160]	; (800431c <HAL_ADC_Start_DMA+0x17c>)
 800427a:	63da      	str	r2, [r3, #60]	; 0x3c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004280:	4a27      	ldr	r2, [pc, #156]	; (8004320 <HAL_ADC_Start_DMA+0x180>)
 8004282:	641a      	str	r2, [r3, #64]	; 0x40

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004288:	4a26      	ldr	r2, [pc, #152]	; (8004324 <HAL_ADC_Start_DMA+0x184>)
 800428a:	64da      	str	r2, [r3, #76]	; 0x4c
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	221c      	movs	r2, #28
 8004292:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	2200      	movs	r2, #0
 8004298:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	685a      	ldr	r2, [r3, #4]
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	f042 0210 	orr.w	r2, r2, #16
 80042aa:	605a      	str	r2, [r3, #4]
        {
          LL_ADC_REG_SetDataTransferMode(hadc->Instance, ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
        }

#else
        LL_ADC_REG_SetDataTransferMode(hadc->Instance, (uint32_t)hadc->Init.ConversionDataManagement);
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	681a      	ldr	r2, [r3, #0]
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042b4:	4619      	mov	r1, r3
 80042b6:	4610      	mov	r0, r2
 80042b8:	f7ff fc89 	bl	8003bce <LL_ADC_REG_SetDataTransferMode>
#endif


        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	3340      	adds	r3, #64	; 0x40
 80042c6:	4619      	mov	r1, r3
 80042c8:	68ba      	ldr	r2, [r7, #8]
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	f002 f80e 	bl	80062ec <HAL_DMA_Start_IT>
 80042d0:	4603      	mov	r3, r0
 80042d2:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	4618      	mov	r0, r3
 80042da:	f7ff fd85 	bl	8003de8 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 80042de:	e00d      	b.n	80042fc <HAL_ADC_Start_DMA+0x15c>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	2200      	movs	r2, #0
 80042e4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      if (tmp_hal_status == HAL_OK)
 80042e8:	e008      	b.n	80042fc <HAL_ADC_Start_DMA+0x15c>
      }

    }
    else
    {
      tmp_hal_status = HAL_ERROR;
 80042ea:	2301      	movs	r3, #1
 80042ec:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	2200      	movs	r2, #0
 80042f2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 80042f6:	e001      	b.n	80042fc <HAL_ADC_Start_DMA+0x15c>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80042f8:	2302      	movs	r3, #2
 80042fa:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 80042fc:	7dfb      	ldrb	r3, [r7, #23]
}
 80042fe:	4618      	mov	r0, r3
 8004300:	3718      	adds	r7, #24
 8004302:	46bd      	mov	sp, r7
 8004304:	bd80      	pop	{r7, pc}
 8004306:	bf00      	nop
 8004308:	40022000 	.word	0x40022000
 800430c:	40022100 	.word	0x40022100
 8004310:	40022300 	.word	0x40022300
 8004314:	58026300 	.word	0x58026300
 8004318:	fffff0fe 	.word	0xfffff0fe
 800431c:	08004bef 	.word	0x08004bef
 8004320:	08004cc7 	.word	0x08004cc7
 8004324:	08004ce3 	.word	0x08004ce3

08004328 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8004328:	b480      	push	{r7}
 800432a:	b083      	sub	sp, #12
 800432c:	af00      	add	r7, sp, #0
 800432e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8004330:	bf00      	nop
 8004332:	370c      	adds	r7, #12
 8004334:	46bd      	mov	sp, r7
 8004336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800433a:	4770      	bx	lr

0800433c <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 800433c:	b480      	push	{r7}
 800433e:	b083      	sub	sp, #12
 8004340:	af00      	add	r7, sp, #0
 8004342:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8004344:	bf00      	nop
 8004346:	370c      	adds	r7, #12
 8004348:	46bd      	mov	sp, r7
 800434a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800434e:	4770      	bx	lr

08004350 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8004350:	b480      	push	{r7}
 8004352:	b083      	sub	sp, #12
 8004354:	af00      	add	r7, sp, #0
 8004356:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8004358:	bf00      	nop
 800435a:	370c      	adds	r7, #12
 800435c:	46bd      	mov	sp, r7
 800435e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004362:	4770      	bx	lr

08004364 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8004364:	b590      	push	{r4, r7, lr}
 8004366:	b0a1      	sub	sp, #132	; 0x84
 8004368:	af00      	add	r7, sp, #0
 800436a:	6078      	str	r0, [r7, #4]
 800436c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800436e:	2300      	movs	r3, #0
 8004370:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8004374:	2300      	movs	r3, #0
 8004376:	60bb      	str	r3, [r7, #8]
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8004378:	683b      	ldr	r3, [r7, #0]
 800437a:	68db      	ldr	r3, [r3, #12]
 800437c:	4a65      	ldr	r2, [pc, #404]	; (8004514 <HAL_ADC_ConfigChannel+0x1b0>)
 800437e:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004386:	2b01      	cmp	r3, #1
 8004388:	d101      	bne.n	800438e <HAL_ADC_ConfigChannel+0x2a>
 800438a:	2302      	movs	r3, #2
 800438c:	e32e      	b.n	80049ec <HAL_ADC_ConfigChannel+0x688>
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	2201      	movs	r2, #1
 8004392:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	4618      	mov	r0, r3
 800439c:	f7ff fd38 	bl	8003e10 <LL_ADC_REG_IsConversionOngoing>
 80043a0:	4603      	mov	r3, r0
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	f040 8313 	bne.w	80049ce <HAL_ADC_ConfigChannel+0x66a>
  {
    if (!(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel)))
 80043a8:	683b      	ldr	r3, [r7, #0]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	db2c      	blt.n	800440a <HAL_ADC_ConfigChannel+0xa6>
        /* ADC channels preselection */
        hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
      }
#else
      /* ADC channels preselection */
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 80043b0:	683b      	ldr	r3, [r7, #0]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d108      	bne.n	80043ce <HAL_ADC_ConfigChannel+0x6a>
 80043bc:	683b      	ldr	r3, [r7, #0]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	0e9b      	lsrs	r3, r3, #26
 80043c2:	f003 031f 	and.w	r3, r3, #31
 80043c6:	2201      	movs	r2, #1
 80043c8:	fa02 f303 	lsl.w	r3, r2, r3
 80043cc:	e016      	b.n	80043fc <HAL_ADC_ConfigChannel+0x98>
 80043ce:	683b      	ldr	r3, [r7, #0]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	667b      	str	r3, [r7, #100]	; 0x64
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80043d4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80043d6:	fa93 f3a3 	rbit	r3, r3
 80043da:	663b      	str	r3, [r7, #96]	; 0x60
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80043dc:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80043de:	66bb      	str	r3, [r7, #104]	; 0x68
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80043e0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d101      	bne.n	80043ea <HAL_ADC_ConfigChannel+0x86>
  {
    return 32U;
 80043e6:	2320      	movs	r3, #32
 80043e8:	e003      	b.n	80043f2 <HAL_ADC_ConfigChannel+0x8e>
  }
  return __builtin_clz(value);
 80043ea:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80043ec:	fab3 f383 	clz	r3, r3
 80043f0:	b2db      	uxtb	r3, r3
 80043f2:	f003 031f 	and.w	r3, r3, #31
 80043f6:	2201      	movs	r2, #1
 80043f8:	fa02 f303 	lsl.w	r3, r2, r3
 80043fc:	687a      	ldr	r2, [r7, #4]
 80043fe:	6812      	ldr	r2, [r2, #0]
 8004400:	69d1      	ldr	r1, [r2, #28]
 8004402:	687a      	ldr	r2, [r7, #4]
 8004404:	6812      	ldr	r2, [r2, #0]
 8004406:	430b      	orrs	r3, r1
 8004408:	61d3      	str	r3, [r2, #28]
#endif /* ADC_VER_V5_V90 */
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	6818      	ldr	r0, [r3, #0]
 800440e:	683b      	ldr	r3, [r7, #0]
 8004410:	6859      	ldr	r1, [r3, #4]
 8004412:	683b      	ldr	r3, [r7, #0]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	461a      	mov	r2, r3
 8004418:	f7ff fbad 	bl	8003b76 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	4618      	mov	r0, r3
 8004422:	f7ff fcf5 	bl	8003e10 <LL_ADC_REG_IsConversionOngoing>
 8004426:	67b8      	str	r0, [r7, #120]	; 0x78
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	4618      	mov	r0, r3
 800442e:	f7ff fd02 	bl	8003e36 <LL_ADC_INJ_IsConversionOngoing>
 8004432:	6778      	str	r0, [r7, #116]	; 0x74
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8004434:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004436:	2b00      	cmp	r3, #0
 8004438:	f040 80b8 	bne.w	80045ac <HAL_ADC_ConfigChannel+0x248>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800443c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800443e:	2b00      	cmp	r3, #0
 8004440:	f040 80b4 	bne.w	80045ac <HAL_ADC_ConfigChannel+0x248>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	6818      	ldr	r0, [r3, #0]
 8004448:	683b      	ldr	r3, [r7, #0]
 800444a:	6819      	ldr	r1, [r3, #0]
 800444c:	683b      	ldr	r3, [r7, #0]
 800444e:	689b      	ldr	r3, [r3, #8]
 8004450:	461a      	mov	r2, r3
 8004452:	f7ff fbcf 	bl	8003bf4 <LL_ADC_SetChannelSamplingTime>
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8004456:	4b30      	ldr	r3, [pc, #192]	; (8004518 <HAL_ADC_ConfigChannel+0x1b4>)
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800445e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004462:	d10b      	bne.n	800447c <HAL_ADC_ConfigChannel+0x118>
 8004464:	683b      	ldr	r3, [r7, #0]
 8004466:	695a      	ldr	r2, [r3, #20]
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	68db      	ldr	r3, [r3, #12]
 800446e:	089b      	lsrs	r3, r3, #2
 8004470:	f003 0307 	and.w	r3, r3, #7
 8004474:	005b      	lsls	r3, r3, #1
 8004476:	fa02 f303 	lsl.w	r3, r2, r3
 800447a:	e01d      	b.n	80044b8 <HAL_ADC_ConfigChannel+0x154>
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	68db      	ldr	r3, [r3, #12]
 8004482:	f003 0310 	and.w	r3, r3, #16
 8004486:	2b00      	cmp	r3, #0
 8004488:	d10b      	bne.n	80044a2 <HAL_ADC_ConfigChannel+0x13e>
 800448a:	683b      	ldr	r3, [r7, #0]
 800448c:	695a      	ldr	r2, [r3, #20]
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	68db      	ldr	r3, [r3, #12]
 8004494:	089b      	lsrs	r3, r3, #2
 8004496:	f003 0307 	and.w	r3, r3, #7
 800449a:	005b      	lsls	r3, r3, #1
 800449c:	fa02 f303 	lsl.w	r3, r2, r3
 80044a0:	e00a      	b.n	80044b8 <HAL_ADC_ConfigChannel+0x154>
 80044a2:	683b      	ldr	r3, [r7, #0]
 80044a4:	695a      	ldr	r2, [r3, #20]
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	68db      	ldr	r3, [r3, #12]
 80044ac:	089b      	lsrs	r3, r3, #2
 80044ae:	f003 0304 	and.w	r3, r3, #4
 80044b2:	005b      	lsls	r3, r3, #1
 80044b4:	fa02 f303 	lsl.w	r3, r2, r3
 80044b8:	673b      	str	r3, [r7, #112]	; 0x70
      }
      
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 80044ba:	683b      	ldr	r3, [r7, #0]
 80044bc:	691b      	ldr	r3, [r3, #16]
 80044be:	2b04      	cmp	r3, #4
 80044c0:	d02c      	beq.n	800451c <HAL_ADC_ConfigChannel+0x1b8>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	6818      	ldr	r0, [r3, #0]
 80044c6:	683b      	ldr	r3, [r7, #0]
 80044c8:	6919      	ldr	r1, [r3, #16]
 80044ca:	683b      	ldr	r3, [r7, #0]
 80044cc:	681a      	ldr	r2, [r3, #0]
 80044ce:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80044d0:	f7ff faea 	bl	8003aa8 <LL_ADC_SetOffset>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	6818      	ldr	r0, [r3, #0]
 80044d8:	683b      	ldr	r3, [r7, #0]
 80044da:	6919      	ldr	r1, [r3, #16]
 80044dc:	683b      	ldr	r3, [r7, #0]
 80044de:	7e5b      	ldrb	r3, [r3, #25]
 80044e0:	2b01      	cmp	r3, #1
 80044e2:	d102      	bne.n	80044ea <HAL_ADC_ConfigChannel+0x186>
 80044e4:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80044e8:	e000      	b.n	80044ec <HAL_ADC_ConfigChannel+0x188>
 80044ea:	2300      	movs	r3, #0
 80044ec:	461a      	mov	r2, r3
 80044ee:	f7ff fb14 	bl	8003b1a <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	6818      	ldr	r0, [r3, #0]
 80044f6:	683b      	ldr	r3, [r7, #0]
 80044f8:	6919      	ldr	r1, [r3, #16]
 80044fa:	683b      	ldr	r3, [r7, #0]
 80044fc:	7e1b      	ldrb	r3, [r3, #24]
 80044fe:	2b01      	cmp	r3, #1
 8004500:	d102      	bne.n	8004508 <HAL_ADC_ConfigChannel+0x1a4>
 8004502:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8004506:	e000      	b.n	800450a <HAL_ADC_ConfigChannel+0x1a6>
 8004508:	2300      	movs	r3, #0
 800450a:	461a      	mov	r2, r3
 800450c:	f7ff faec 	bl	8003ae8 <LL_ADC_SetDataRightShift>
 8004510:	e04c      	b.n	80045ac <HAL_ADC_ConfigChannel+0x248>
 8004512:	bf00      	nop
 8004514:	47ff0000 	.word	0x47ff0000
 8004518:	5c001000 	.word	0x5c001000
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004522:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004526:	683b      	ldr	r3, [r7, #0]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	069b      	lsls	r3, r3, #26
 800452c:	429a      	cmp	r2, r3
 800452e:	d107      	bne.n	8004540 <HAL_ADC_ConfigChannel+0x1dc>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800453e:	661a      	str	r2, [r3, #96]	; 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004546:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800454a:	683b      	ldr	r3, [r7, #0]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	069b      	lsls	r3, r3, #26
 8004550:	429a      	cmp	r2, r3
 8004552:	d107      	bne.n	8004564 <HAL_ADC_ConfigChannel+0x200>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8004562:	665a      	str	r2, [r3, #100]	; 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800456a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800456e:	683b      	ldr	r3, [r7, #0]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	069b      	lsls	r3, r3, #26
 8004574:	429a      	cmp	r2, r3
 8004576:	d107      	bne.n	8004588 <HAL_ADC_ConfigChannel+0x224>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8004586:	669a      	str	r2, [r3, #104]	; 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800458e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004592:	683b      	ldr	r3, [r7, #0]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	069b      	lsls	r3, r3, #26
 8004598:	429a      	cmp	r2, r3
 800459a:	d107      	bne.n	80045ac <HAL_ADC_ConfigChannel+0x248>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80045aa:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	4618      	mov	r0, r3
 80045b2:	f7ff fbf3 	bl	8003d9c <LL_ADC_IsEnabled>
 80045b6:	4603      	mov	r3, r0
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	f040 8211 	bne.w	80049e0 <HAL_ADC_ConfigChannel+0x67c>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	6818      	ldr	r0, [r3, #0]
 80045c2:	683b      	ldr	r3, [r7, #0]
 80045c4:	6819      	ldr	r1, [r3, #0]
 80045c6:	683b      	ldr	r3, [r7, #0]
 80045c8:	68db      	ldr	r3, [r3, #12]
 80045ca:	461a      	mov	r2, r3
 80045cc:	f7ff fb3e 	bl	8003c4c <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80045d0:	683b      	ldr	r3, [r7, #0]
 80045d2:	68db      	ldr	r3, [r3, #12]
 80045d4:	4aa1      	ldr	r2, [pc, #644]	; (800485c <HAL_ADC_ConfigChannel+0x4f8>)
 80045d6:	4293      	cmp	r3, r2
 80045d8:	f040 812e 	bne.w	8004838 <HAL_ADC_ConfigChannel+0x4d4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80045e0:	683b      	ldr	r3, [r7, #0]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d10b      	bne.n	8004604 <HAL_ADC_ConfigChannel+0x2a0>
 80045ec:	683b      	ldr	r3, [r7, #0]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	0e9b      	lsrs	r3, r3, #26
 80045f2:	3301      	adds	r3, #1
 80045f4:	f003 031f 	and.w	r3, r3, #31
 80045f8:	2b09      	cmp	r3, #9
 80045fa:	bf94      	ite	ls
 80045fc:	2301      	movls	r3, #1
 80045fe:	2300      	movhi	r3, #0
 8004600:	b2db      	uxtb	r3, r3
 8004602:	e019      	b.n	8004638 <HAL_ADC_ConfigChannel+0x2d4>
 8004604:	683b      	ldr	r3, [r7, #0]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800460a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800460c:	fa93 f3a3 	rbit	r3, r3
 8004610:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 8004612:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004614:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (value == 0U)
 8004616:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004618:	2b00      	cmp	r3, #0
 800461a:	d101      	bne.n	8004620 <HAL_ADC_ConfigChannel+0x2bc>
    return 32U;
 800461c:	2320      	movs	r3, #32
 800461e:	e003      	b.n	8004628 <HAL_ADC_ConfigChannel+0x2c4>
  return __builtin_clz(value);
 8004620:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004622:	fab3 f383 	clz	r3, r3
 8004626:	b2db      	uxtb	r3, r3
 8004628:	3301      	adds	r3, #1
 800462a:	f003 031f 	and.w	r3, r3, #31
 800462e:	2b09      	cmp	r3, #9
 8004630:	bf94      	ite	ls
 8004632:	2301      	movls	r3, #1
 8004634:	2300      	movhi	r3, #0
 8004636:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004638:	2b00      	cmp	r3, #0
 800463a:	d079      	beq.n	8004730 <HAL_ADC_ConfigChannel+0x3cc>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800463c:	683b      	ldr	r3, [r7, #0]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004644:	2b00      	cmp	r3, #0
 8004646:	d107      	bne.n	8004658 <HAL_ADC_ConfigChannel+0x2f4>
 8004648:	683b      	ldr	r3, [r7, #0]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	0e9b      	lsrs	r3, r3, #26
 800464e:	3301      	adds	r3, #1
 8004650:	069b      	lsls	r3, r3, #26
 8004652:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004656:	e015      	b.n	8004684 <HAL_ADC_ConfigChannel+0x320>
 8004658:	683b      	ldr	r3, [r7, #0]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800465e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004660:	fa93 f3a3 	rbit	r3, r3
 8004664:	64bb      	str	r3, [r7, #72]	; 0x48
  return result;
 8004666:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004668:	653b      	str	r3, [r7, #80]	; 0x50
  if (value == 0U)
 800466a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800466c:	2b00      	cmp	r3, #0
 800466e:	d101      	bne.n	8004674 <HAL_ADC_ConfigChannel+0x310>
    return 32U;
 8004670:	2320      	movs	r3, #32
 8004672:	e003      	b.n	800467c <HAL_ADC_ConfigChannel+0x318>
  return __builtin_clz(value);
 8004674:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004676:	fab3 f383 	clz	r3, r3
 800467a:	b2db      	uxtb	r3, r3
 800467c:	3301      	adds	r3, #1
 800467e:	069b      	lsls	r3, r3, #26
 8004680:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004684:	683b      	ldr	r3, [r7, #0]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800468c:	2b00      	cmp	r3, #0
 800468e:	d109      	bne.n	80046a4 <HAL_ADC_ConfigChannel+0x340>
 8004690:	683b      	ldr	r3, [r7, #0]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	0e9b      	lsrs	r3, r3, #26
 8004696:	3301      	adds	r3, #1
 8004698:	f003 031f 	and.w	r3, r3, #31
 800469c:	2101      	movs	r1, #1
 800469e:	fa01 f303 	lsl.w	r3, r1, r3
 80046a2:	e017      	b.n	80046d4 <HAL_ADC_ConfigChannel+0x370>
 80046a4:	683b      	ldr	r3, [r7, #0]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80046aa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80046ac:	fa93 f3a3 	rbit	r3, r3
 80046b0:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 80046b2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80046b4:	647b      	str	r3, [r7, #68]	; 0x44
  if (value == 0U)
 80046b6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d101      	bne.n	80046c0 <HAL_ADC_ConfigChannel+0x35c>
    return 32U;
 80046bc:	2320      	movs	r3, #32
 80046be:	e003      	b.n	80046c8 <HAL_ADC_ConfigChannel+0x364>
  return __builtin_clz(value);
 80046c0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80046c2:	fab3 f383 	clz	r3, r3
 80046c6:	b2db      	uxtb	r3, r3
 80046c8:	3301      	adds	r3, #1
 80046ca:	f003 031f 	and.w	r3, r3, #31
 80046ce:	2101      	movs	r1, #1
 80046d0:	fa01 f303 	lsl.w	r3, r1, r3
 80046d4:	ea42 0103 	orr.w	r1, r2, r3
 80046d8:	683b      	ldr	r3, [r7, #0]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d10a      	bne.n	80046fa <HAL_ADC_ConfigChannel+0x396>
 80046e4:	683b      	ldr	r3, [r7, #0]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	0e9b      	lsrs	r3, r3, #26
 80046ea:	3301      	adds	r3, #1
 80046ec:	f003 021f 	and.w	r2, r3, #31
 80046f0:	4613      	mov	r3, r2
 80046f2:	005b      	lsls	r3, r3, #1
 80046f4:	4413      	add	r3, r2
 80046f6:	051b      	lsls	r3, r3, #20
 80046f8:	e018      	b.n	800472c <HAL_ADC_ConfigChannel+0x3c8>
 80046fa:	683b      	ldr	r3, [r7, #0]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004700:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004702:	fa93 f3a3 	rbit	r3, r3
 8004706:	633b      	str	r3, [r7, #48]	; 0x30
  return result;
 8004708:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800470a:	63bb      	str	r3, [r7, #56]	; 0x38
  if (value == 0U)
 800470c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800470e:	2b00      	cmp	r3, #0
 8004710:	d101      	bne.n	8004716 <HAL_ADC_ConfigChannel+0x3b2>
    return 32U;
 8004712:	2320      	movs	r3, #32
 8004714:	e003      	b.n	800471e <HAL_ADC_ConfigChannel+0x3ba>
  return __builtin_clz(value);
 8004716:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004718:	fab3 f383 	clz	r3, r3
 800471c:	b2db      	uxtb	r3, r3
 800471e:	3301      	adds	r3, #1
 8004720:	f003 021f 	and.w	r2, r3, #31
 8004724:	4613      	mov	r3, r2
 8004726:	005b      	lsls	r3, r3, #1
 8004728:	4413      	add	r3, r2
 800472a:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800472c:	430b      	orrs	r3, r1
 800472e:	e07e      	b.n	800482e <HAL_ADC_ConfigChannel+0x4ca>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004730:	683b      	ldr	r3, [r7, #0]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004738:	2b00      	cmp	r3, #0
 800473a:	d107      	bne.n	800474c <HAL_ADC_ConfigChannel+0x3e8>
 800473c:	683b      	ldr	r3, [r7, #0]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	0e9b      	lsrs	r3, r3, #26
 8004742:	3301      	adds	r3, #1
 8004744:	069b      	lsls	r3, r3, #26
 8004746:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800474a:	e015      	b.n	8004778 <HAL_ADC_ConfigChannel+0x414>
 800474c:	683b      	ldr	r3, [r7, #0]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004752:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004754:	fa93 f3a3 	rbit	r3, r3
 8004758:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 800475a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800475c:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (value == 0U)
 800475e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004760:	2b00      	cmp	r3, #0
 8004762:	d101      	bne.n	8004768 <HAL_ADC_ConfigChannel+0x404>
    return 32U;
 8004764:	2320      	movs	r3, #32
 8004766:	e003      	b.n	8004770 <HAL_ADC_ConfigChannel+0x40c>
  return __builtin_clz(value);
 8004768:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800476a:	fab3 f383 	clz	r3, r3
 800476e:	b2db      	uxtb	r3, r3
 8004770:	3301      	adds	r3, #1
 8004772:	069b      	lsls	r3, r3, #26
 8004774:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004778:	683b      	ldr	r3, [r7, #0]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004780:	2b00      	cmp	r3, #0
 8004782:	d109      	bne.n	8004798 <HAL_ADC_ConfigChannel+0x434>
 8004784:	683b      	ldr	r3, [r7, #0]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	0e9b      	lsrs	r3, r3, #26
 800478a:	3301      	adds	r3, #1
 800478c:	f003 031f 	and.w	r3, r3, #31
 8004790:	2101      	movs	r1, #1
 8004792:	fa01 f303 	lsl.w	r3, r1, r3
 8004796:	e017      	b.n	80047c8 <HAL_ADC_ConfigChannel+0x464>
 8004798:	683b      	ldr	r3, [r7, #0]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800479e:	69fb      	ldr	r3, [r7, #28]
 80047a0:	fa93 f3a3 	rbit	r3, r3
 80047a4:	61bb      	str	r3, [r7, #24]
  return result;
 80047a6:	69bb      	ldr	r3, [r7, #24]
 80047a8:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 80047aa:	6a3b      	ldr	r3, [r7, #32]
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	d101      	bne.n	80047b4 <HAL_ADC_ConfigChannel+0x450>
    return 32U;
 80047b0:	2320      	movs	r3, #32
 80047b2:	e003      	b.n	80047bc <HAL_ADC_ConfigChannel+0x458>
  return __builtin_clz(value);
 80047b4:	6a3b      	ldr	r3, [r7, #32]
 80047b6:	fab3 f383 	clz	r3, r3
 80047ba:	b2db      	uxtb	r3, r3
 80047bc:	3301      	adds	r3, #1
 80047be:	f003 031f 	and.w	r3, r3, #31
 80047c2:	2101      	movs	r1, #1
 80047c4:	fa01 f303 	lsl.w	r3, r1, r3
 80047c8:	ea42 0103 	orr.w	r1, r2, r3
 80047cc:	683b      	ldr	r3, [r7, #0]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d10d      	bne.n	80047f4 <HAL_ADC_ConfigChannel+0x490>
 80047d8:	683b      	ldr	r3, [r7, #0]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	0e9b      	lsrs	r3, r3, #26
 80047de:	3301      	adds	r3, #1
 80047e0:	f003 021f 	and.w	r2, r3, #31
 80047e4:	4613      	mov	r3, r2
 80047e6:	005b      	lsls	r3, r3, #1
 80047e8:	4413      	add	r3, r2
 80047ea:	3b1e      	subs	r3, #30
 80047ec:	051b      	lsls	r3, r3, #20
 80047ee:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80047f2:	e01b      	b.n	800482c <HAL_ADC_ConfigChannel+0x4c8>
 80047f4:	683b      	ldr	r3, [r7, #0]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80047fa:	693b      	ldr	r3, [r7, #16]
 80047fc:	fa93 f3a3 	rbit	r3, r3
 8004800:	60fb      	str	r3, [r7, #12]
  return result;
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8004806:	697b      	ldr	r3, [r7, #20]
 8004808:	2b00      	cmp	r3, #0
 800480a:	d101      	bne.n	8004810 <HAL_ADC_ConfigChannel+0x4ac>
    return 32U;
 800480c:	2320      	movs	r3, #32
 800480e:	e003      	b.n	8004818 <HAL_ADC_ConfigChannel+0x4b4>
  return __builtin_clz(value);
 8004810:	697b      	ldr	r3, [r7, #20]
 8004812:	fab3 f383 	clz	r3, r3
 8004816:	b2db      	uxtb	r3, r3
 8004818:	3301      	adds	r3, #1
 800481a:	f003 021f 	and.w	r2, r3, #31
 800481e:	4613      	mov	r3, r2
 8004820:	005b      	lsls	r3, r3, #1
 8004822:	4413      	add	r3, r2
 8004824:	3b1e      	subs	r3, #30
 8004826:	051b      	lsls	r3, r3, #20
 8004828:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800482c:	430b      	orrs	r3, r1
 800482e:	683a      	ldr	r2, [r7, #0]
 8004830:	6892      	ldr	r2, [r2, #8]
 8004832:	4619      	mov	r1, r3
 8004834:	f7ff f9de 	bl	8003bf4 <LL_ADC_SetChannelSamplingTime>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8004838:	683b      	ldr	r3, [r7, #0]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	2b00      	cmp	r3, #0
 800483e:	f280 80cf 	bge.w	80049e0 <HAL_ADC_ConfigChannel+0x67c>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	4a06      	ldr	r2, [pc, #24]	; (8004860 <HAL_ADC_ConfigChannel+0x4fc>)
 8004848:	4293      	cmp	r3, r2
 800484a:	d004      	beq.n	8004856 <HAL_ADC_ConfigChannel+0x4f2>
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	4a04      	ldr	r2, [pc, #16]	; (8004864 <HAL_ADC_ConfigChannel+0x500>)
 8004852:	4293      	cmp	r3, r2
 8004854:	d10a      	bne.n	800486c <HAL_ADC_ConfigChannel+0x508>
 8004856:	4b04      	ldr	r3, [pc, #16]	; (8004868 <HAL_ADC_ConfigChannel+0x504>)
 8004858:	e009      	b.n	800486e <HAL_ADC_ConfigChannel+0x50a>
 800485a:	bf00      	nop
 800485c:	47ff0000 	.word	0x47ff0000
 8004860:	40022000 	.word	0x40022000
 8004864:	40022100 	.word	0x40022100
 8004868:	40022300 	.word	0x40022300
 800486c:	4b61      	ldr	r3, [pc, #388]	; (80049f4 <HAL_ADC_ConfigChannel+0x690>)
 800486e:	4618      	mov	r0, r3
 8004870:	f7ff f90c 	bl	8003a8c <LL_ADC_GetCommonPathInternalCh>
 8004874:	66f8      	str	r0, [r7, #108]	; 0x6c

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	4a5f      	ldr	r2, [pc, #380]	; (80049f8 <HAL_ADC_ConfigChannel+0x694>)
 800487c:	4293      	cmp	r3, r2
 800487e:	d004      	beq.n	800488a <HAL_ADC_ConfigChannel+0x526>
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	4a5d      	ldr	r2, [pc, #372]	; (80049fc <HAL_ADC_ConfigChannel+0x698>)
 8004886:	4293      	cmp	r3, r2
 8004888:	d10e      	bne.n	80048a8 <HAL_ADC_ConfigChannel+0x544>
 800488a:	485b      	ldr	r0, [pc, #364]	; (80049f8 <HAL_ADC_ConfigChannel+0x694>)
 800488c:	f7ff fa86 	bl	8003d9c <LL_ADC_IsEnabled>
 8004890:	4604      	mov	r4, r0
 8004892:	485a      	ldr	r0, [pc, #360]	; (80049fc <HAL_ADC_ConfigChannel+0x698>)
 8004894:	f7ff fa82 	bl	8003d9c <LL_ADC_IsEnabled>
 8004898:	4603      	mov	r3, r0
 800489a:	4323      	orrs	r3, r4
 800489c:	2b00      	cmp	r3, #0
 800489e:	bf0c      	ite	eq
 80048a0:	2301      	moveq	r3, #1
 80048a2:	2300      	movne	r3, #0
 80048a4:	b2db      	uxtb	r3, r3
 80048a6:	e008      	b.n	80048ba <HAL_ADC_ConfigChannel+0x556>
 80048a8:	4855      	ldr	r0, [pc, #340]	; (8004a00 <HAL_ADC_ConfigChannel+0x69c>)
 80048aa:	f7ff fa77 	bl	8003d9c <LL_ADC_IsEnabled>
 80048ae:	4603      	mov	r3, r0
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	bf0c      	ite	eq
 80048b4:	2301      	moveq	r3, #1
 80048b6:	2300      	movne	r3, #0
 80048b8:	b2db      	uxtb	r3, r3
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d07d      	beq.n	80049ba <HAL_ADC_ConfigChannel+0x656>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80048be:	683b      	ldr	r3, [r7, #0]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	4a50      	ldr	r2, [pc, #320]	; (8004a04 <HAL_ADC_ConfigChannel+0x6a0>)
 80048c4:	4293      	cmp	r3, r2
 80048c6:	d130      	bne.n	800492a <HAL_ADC_ConfigChannel+0x5c6>
 80048c8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80048ca:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d12b      	bne.n	800492a <HAL_ADC_ConfigChannel+0x5c6>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	4a4a      	ldr	r2, [pc, #296]	; (8004a00 <HAL_ADC_ConfigChannel+0x69c>)
 80048d8:	4293      	cmp	r3, r2
 80048da:	f040 8081 	bne.w	80049e0 <HAL_ADC_ConfigChannel+0x67c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	4a45      	ldr	r2, [pc, #276]	; (80049f8 <HAL_ADC_ConfigChannel+0x694>)
 80048e4:	4293      	cmp	r3, r2
 80048e6:	d004      	beq.n	80048f2 <HAL_ADC_ConfigChannel+0x58e>
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	4a43      	ldr	r2, [pc, #268]	; (80049fc <HAL_ADC_ConfigChannel+0x698>)
 80048ee:	4293      	cmp	r3, r2
 80048f0:	d101      	bne.n	80048f6 <HAL_ADC_ConfigChannel+0x592>
 80048f2:	4a45      	ldr	r2, [pc, #276]	; (8004a08 <HAL_ADC_ConfigChannel+0x6a4>)
 80048f4:	e000      	b.n	80048f8 <HAL_ADC_ConfigChannel+0x594>
 80048f6:	4a3f      	ldr	r2, [pc, #252]	; (80049f4 <HAL_ADC_ConfigChannel+0x690>)
 80048f8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80048fa:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80048fe:	4619      	mov	r1, r3
 8004900:	4610      	mov	r0, r2
 8004902:	f7ff f8b0 	bl	8003a66 <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004906:	4b41      	ldr	r3, [pc, #260]	; (8004a0c <HAL_ADC_ConfigChannel+0x6a8>)
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	099b      	lsrs	r3, r3, #6
 800490c:	4a40      	ldr	r2, [pc, #256]	; (8004a10 <HAL_ADC_ConfigChannel+0x6ac>)
 800490e:	fba2 2303 	umull	r2, r3, r2, r3
 8004912:	099b      	lsrs	r3, r3, #6
 8004914:	3301      	adds	r3, #1
 8004916:	005b      	lsls	r3, r3, #1
 8004918:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 800491a:	e002      	b.n	8004922 <HAL_ADC_ConfigChannel+0x5be>
              {
                wait_loop_index--;
 800491c:	68bb      	ldr	r3, [r7, #8]
 800491e:	3b01      	subs	r3, #1
 8004920:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 8004922:	68bb      	ldr	r3, [r7, #8]
 8004924:	2b00      	cmp	r3, #0
 8004926:	d1f9      	bne.n	800491c <HAL_ADC_ConfigChannel+0x5b8>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004928:	e05a      	b.n	80049e0 <HAL_ADC_ConfigChannel+0x67c>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800492a:	683b      	ldr	r3, [r7, #0]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	4a39      	ldr	r2, [pc, #228]	; (8004a14 <HAL_ADC_ConfigChannel+0x6b0>)
 8004930:	4293      	cmp	r3, r2
 8004932:	d11e      	bne.n	8004972 <HAL_ADC_ConfigChannel+0x60e>
 8004934:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004936:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800493a:	2b00      	cmp	r3, #0
 800493c:	d119      	bne.n	8004972 <HAL_ADC_ConfigChannel+0x60e>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	4a2f      	ldr	r2, [pc, #188]	; (8004a00 <HAL_ADC_ConfigChannel+0x69c>)
 8004944:	4293      	cmp	r3, r2
 8004946:	d14b      	bne.n	80049e0 <HAL_ADC_ConfigChannel+0x67c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	4a2a      	ldr	r2, [pc, #168]	; (80049f8 <HAL_ADC_ConfigChannel+0x694>)
 800494e:	4293      	cmp	r3, r2
 8004950:	d004      	beq.n	800495c <HAL_ADC_ConfigChannel+0x5f8>
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	4a29      	ldr	r2, [pc, #164]	; (80049fc <HAL_ADC_ConfigChannel+0x698>)
 8004958:	4293      	cmp	r3, r2
 800495a:	d101      	bne.n	8004960 <HAL_ADC_ConfigChannel+0x5fc>
 800495c:	4a2a      	ldr	r2, [pc, #168]	; (8004a08 <HAL_ADC_ConfigChannel+0x6a4>)
 800495e:	e000      	b.n	8004962 <HAL_ADC_ConfigChannel+0x5fe>
 8004960:	4a24      	ldr	r2, [pc, #144]	; (80049f4 <HAL_ADC_ConfigChannel+0x690>)
 8004962:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004964:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004968:	4619      	mov	r1, r3
 800496a:	4610      	mov	r0, r2
 800496c:	f7ff f87b 	bl	8003a66 <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004970:	e036      	b.n	80049e0 <HAL_ADC_ConfigChannel+0x67c>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8004972:	683b      	ldr	r3, [r7, #0]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	4a28      	ldr	r2, [pc, #160]	; (8004a18 <HAL_ADC_ConfigChannel+0x6b4>)
 8004978:	4293      	cmp	r3, r2
 800497a:	d131      	bne.n	80049e0 <HAL_ADC_ConfigChannel+0x67c>
 800497c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800497e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004982:	2b00      	cmp	r3, #0
 8004984:	d12c      	bne.n	80049e0 <HAL_ADC_ConfigChannel+0x67c>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	4a1d      	ldr	r2, [pc, #116]	; (8004a00 <HAL_ADC_ConfigChannel+0x69c>)
 800498c:	4293      	cmp	r3, r2
 800498e:	d127      	bne.n	80049e0 <HAL_ADC_ConfigChannel+0x67c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	4a18      	ldr	r2, [pc, #96]	; (80049f8 <HAL_ADC_ConfigChannel+0x694>)
 8004996:	4293      	cmp	r3, r2
 8004998:	d004      	beq.n	80049a4 <HAL_ADC_ConfigChannel+0x640>
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	4a17      	ldr	r2, [pc, #92]	; (80049fc <HAL_ADC_ConfigChannel+0x698>)
 80049a0:	4293      	cmp	r3, r2
 80049a2:	d101      	bne.n	80049a8 <HAL_ADC_ConfigChannel+0x644>
 80049a4:	4a18      	ldr	r2, [pc, #96]	; (8004a08 <HAL_ADC_ConfigChannel+0x6a4>)
 80049a6:	e000      	b.n	80049aa <HAL_ADC_ConfigChannel+0x646>
 80049a8:	4a12      	ldr	r2, [pc, #72]	; (80049f4 <HAL_ADC_ConfigChannel+0x690>)
 80049aa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80049ac:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80049b0:	4619      	mov	r1, r3
 80049b2:	4610      	mov	r0, r2
 80049b4:	f7ff f857 	bl	8003a66 <LL_ADC_SetCommonPathInternalCh>
 80049b8:	e012      	b.n	80049e0 <HAL_ADC_ConfigChannel+0x67c>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80049be:	f043 0220 	orr.w	r2, r3, #32
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	655a      	str	r2, [r3, #84]	; 0x54

          tmp_hal_status = HAL_ERROR;
 80049c6:	2301      	movs	r3, #1
 80049c8:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 80049cc:	e008      	b.n	80049e0 <HAL_ADC_ConfigChannel+0x67c>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80049d2:	f043 0220 	orr.w	r2, r3, #32
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 80049da:	2301      	movs	r3, #1
 80049dc:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	2200      	movs	r2, #0
 80049e4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 80049e8:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 80049ec:	4618      	mov	r0, r3
 80049ee:	3784      	adds	r7, #132	; 0x84
 80049f0:	46bd      	mov	sp, r7
 80049f2:	bd90      	pop	{r4, r7, pc}
 80049f4:	58026300 	.word	0x58026300
 80049f8:	40022000 	.word	0x40022000
 80049fc:	40022100 	.word	0x40022100
 8004a00:	58026000 	.word	0x58026000
 8004a04:	cb840000 	.word	0xcb840000
 8004a08:	40022300 	.word	0x40022300
 8004a0c:	24000090 	.word	0x24000090
 8004a10:	053e2d63 	.word	0x053e2d63
 8004a14:	c7520000 	.word	0xc7520000
 8004a18:	cfb80000 	.word	0xcfb80000

08004a1c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8004a1c:	b580      	push	{r7, lr}
 8004a1e:	b084      	sub	sp, #16
 8004a20:	af00      	add	r7, sp, #0
 8004a22:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	4618      	mov	r0, r3
 8004a2a:	f7ff f9b7 	bl	8003d9c <LL_ADC_IsEnabled>
 8004a2e:	4603      	mov	r3, r0
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	d16e      	bne.n	8004b12 <ADC_Enable+0xf6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	689a      	ldr	r2, [r3, #8]
 8004a3a:	4b38      	ldr	r3, [pc, #224]	; (8004b1c <ADC_Enable+0x100>)
 8004a3c:	4013      	ands	r3, r2
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d00d      	beq.n	8004a5e <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a46:	f043 0210 	orr.w	r2, r3, #16
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a52:	f043 0201 	orr.w	r2, r3, #1
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 8004a5a:	2301      	movs	r3, #1
 8004a5c:	e05a      	b.n	8004b14 <ADC_Enable+0xf8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	4618      	mov	r0, r3
 8004a64:	f7ff f972 	bl	8003d4c <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8004a68:	f7fe ffbc 	bl	80039e4 <HAL_GetTick>
 8004a6c:	60f8      	str	r0, [r7, #12]

    /* Poll for ADC ready flag raised except case of multimode enabled
       and ADC slave selected. */
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	4a2b      	ldr	r2, [pc, #172]	; (8004b20 <ADC_Enable+0x104>)
 8004a74:	4293      	cmp	r3, r2
 8004a76:	d004      	beq.n	8004a82 <ADC_Enable+0x66>
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	4a29      	ldr	r2, [pc, #164]	; (8004b24 <ADC_Enable+0x108>)
 8004a7e:	4293      	cmp	r3, r2
 8004a80:	d101      	bne.n	8004a86 <ADC_Enable+0x6a>
 8004a82:	4b29      	ldr	r3, [pc, #164]	; (8004b28 <ADC_Enable+0x10c>)
 8004a84:	e000      	b.n	8004a88 <ADC_Enable+0x6c>
 8004a86:	4b29      	ldr	r3, [pc, #164]	; (8004b2c <ADC_Enable+0x110>)
 8004a88:	4618      	mov	r0, r3
 8004a8a:	f7ff f903 	bl	8003c94 <LL_ADC_GetMultimode>
 8004a8e:	60b8      	str	r0, [r7, #8]
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	4a23      	ldr	r2, [pc, #140]	; (8004b24 <ADC_Enable+0x108>)
 8004a96:	4293      	cmp	r3, r2
 8004a98:	d002      	beq.n	8004aa0 <ADC_Enable+0x84>
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	e000      	b.n	8004aa2 <ADC_Enable+0x86>
 8004aa0:	4b1f      	ldr	r3, [pc, #124]	; (8004b20 <ADC_Enable+0x104>)
 8004aa2:	687a      	ldr	r2, [r7, #4]
 8004aa4:	6812      	ldr	r2, [r2, #0]
 8004aa6:	4293      	cmp	r3, r2
 8004aa8:	d02c      	beq.n	8004b04 <ADC_Enable+0xe8>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004aaa:	68bb      	ldr	r3, [r7, #8]
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d130      	bne.n	8004b12 <ADC_Enable+0xf6>
       )
    {
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004ab0:	e028      	b.n	8004b04 <ADC_Enable+0xe8>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	4618      	mov	r0, r3
 8004ab8:	f7ff f970 	bl	8003d9c <LL_ADC_IsEnabled>
 8004abc:	4603      	mov	r3, r0
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d104      	bne.n	8004acc <ADC_Enable+0xb0>
        {
          LL_ADC_Enable(hadc->Instance);
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	4618      	mov	r0, r3
 8004ac8:	f7ff f940 	bl	8003d4c <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8004acc:	f7fe ff8a 	bl	80039e4 <HAL_GetTick>
 8004ad0:	4602      	mov	r2, r0
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	1ad3      	subs	r3, r2, r3
 8004ad6:	2b02      	cmp	r3, #2
 8004ad8:	d914      	bls.n	8004b04 <ADC_Enable+0xe8>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	f003 0301 	and.w	r3, r3, #1
 8004ae4:	2b01      	cmp	r3, #1
 8004ae6:	d00d      	beq.n	8004b04 <ADC_Enable+0xe8>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004aec:	f043 0210 	orr.w	r2, r3, #16
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	655a      	str	r2, [r3, #84]	; 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004af8:	f043 0201 	orr.w	r2, r3, #1
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	659a      	str	r2, [r3, #88]	; 0x58

            return HAL_ERROR;
 8004b00:	2301      	movs	r3, #1
 8004b02:	e007      	b.n	8004b14 <ADC_Enable+0xf8>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	f003 0301 	and.w	r3, r3, #1
 8004b0e:	2b01      	cmp	r3, #1
 8004b10:	d1cf      	bne.n	8004ab2 <ADC_Enable+0x96>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8004b12:	2300      	movs	r3, #0
}
 8004b14:	4618      	mov	r0, r3
 8004b16:	3710      	adds	r7, #16
 8004b18:	46bd      	mov	sp, r7
 8004b1a:	bd80      	pop	{r7, pc}
 8004b1c:	8000003f 	.word	0x8000003f
 8004b20:	40022000 	.word	0x40022000
 8004b24:	40022100 	.word	0x40022100
 8004b28:	40022300 	.word	0x40022300
 8004b2c:	58026300 	.word	0x58026300

08004b30 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8004b30:	b580      	push	{r7, lr}
 8004b32:	b084      	sub	sp, #16
 8004b34:	af00      	add	r7, sp, #0
 8004b36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	4618      	mov	r0, r3
 8004b3e:	f7ff f940 	bl	8003dc2 <LL_ADC_IsDisableOngoing>
 8004b42:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	4618      	mov	r0, r3
 8004b4a:	f7ff f927 	bl	8003d9c <LL_ADC_IsEnabled>
 8004b4e:	4603      	mov	r3, r0
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	d047      	beq.n	8004be4 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d144      	bne.n	8004be4 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	689b      	ldr	r3, [r3, #8]
 8004b60:	f003 030d 	and.w	r3, r3, #13
 8004b64:	2b01      	cmp	r3, #1
 8004b66:	d10c      	bne.n	8004b82 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	4618      	mov	r0, r3
 8004b6e:	f7ff f901 	bl	8003d74 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	2203      	movs	r2, #3
 8004b78:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8004b7a:	f7fe ff33 	bl	80039e4 <HAL_GetTick>
 8004b7e:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004b80:	e029      	b.n	8004bd6 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b86:	f043 0210 	orr.w	r2, r3, #16
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	655a      	str	r2, [r3, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004b92:	f043 0201 	orr.w	r2, r3, #1
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	659a      	str	r2, [r3, #88]	; 0x58
      return HAL_ERROR;
 8004b9a:	2301      	movs	r3, #1
 8004b9c:	e023      	b.n	8004be6 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8004b9e:	f7fe ff21 	bl	80039e4 <HAL_GetTick>
 8004ba2:	4602      	mov	r2, r0
 8004ba4:	68bb      	ldr	r3, [r7, #8]
 8004ba6:	1ad3      	subs	r3, r2, r3
 8004ba8:	2b02      	cmp	r3, #2
 8004baa:	d914      	bls.n	8004bd6 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	689b      	ldr	r3, [r3, #8]
 8004bb2:	f003 0301 	and.w	r3, r3, #1
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d00d      	beq.n	8004bd6 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004bbe:	f043 0210 	orr.w	r2, r3, #16
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004bca:	f043 0201 	orr.w	r2, r3, #1
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 8004bd2:	2301      	movs	r3, #1
 8004bd4:	e007      	b.n	8004be6 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	689b      	ldr	r3, [r3, #8]
 8004bdc:	f003 0301 	and.w	r3, r3, #1
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d1dc      	bne.n	8004b9e <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8004be4:	2300      	movs	r3, #0
}
 8004be6:	4618      	mov	r0, r3
 8004be8:	3710      	adds	r7, #16
 8004bea:	46bd      	mov	sp, r7
 8004bec:	bd80      	pop	{r7, pc}

08004bee <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8004bee:	b580      	push	{r7, lr}
 8004bf0:	b084      	sub	sp, #16
 8004bf2:	af00      	add	r7, sp, #0
 8004bf4:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004bfa:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c00:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	d14b      	bne.n	8004ca0 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c0c:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	655a      	str	r2, [r3, #84]	; 0x54

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	f003 0308 	and.w	r3, r3, #8
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d021      	beq.n	8004c66 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	4618      	mov	r0, r3
 8004c28:	f7fe ff92 	bl	8003b50 <LL_ADC_REG_IsTriggerSourceSWStart>
 8004c2c:	4603      	mov	r3, r0
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d032      	beq.n	8004c98 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	68db      	ldr	r3, [r3, #12]
 8004c38:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	d12b      	bne.n	8004c98 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c44:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	655a      	str	r2, [r3, #84]	; 0x54
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c50:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	d11f      	bne.n	8004c98 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c5c:	f043 0201 	orr.w	r2, r3, #1
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	655a      	str	r2, [r3, #84]	; 0x54
 8004c64:	e018      	b.n	8004c98 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT) == 0UL)
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	68db      	ldr	r3, [r3, #12]
 8004c6c:	f003 0303 	and.w	r3, r3, #3
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	d111      	bne.n	8004c98 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c78:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	655a      	str	r2, [r3, #84]	; 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c84:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d105      	bne.n	8004c98 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c90:	f043 0201 	orr.w	r2, r3, #1
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	655a      	str	r2, [r3, #84]	; 0x54

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8004c98:	68f8      	ldr	r0, [r7, #12]
 8004c9a:	f7ff fb45 	bl	8004328 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8004c9e:	e00e      	b.n	8004cbe <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ca4:	f003 0310 	and.w	r3, r3, #16
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d003      	beq.n	8004cb4 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8004cac:	68f8      	ldr	r0, [r7, #12]
 8004cae:	f7ff fb4f 	bl	8004350 <HAL_ADC_ErrorCallback>
}
 8004cb2:	e004      	b.n	8004cbe <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004cb8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004cba:	6878      	ldr	r0, [r7, #4]
 8004cbc:	4798      	blx	r3
}
 8004cbe:	bf00      	nop
 8004cc0:	3710      	adds	r7, #16
 8004cc2:	46bd      	mov	sp, r7
 8004cc4:	bd80      	pop	{r7, pc}

08004cc6 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8004cc6:	b580      	push	{r7, lr}
 8004cc8:	b084      	sub	sp, #16
 8004cca:	af00      	add	r7, sp, #0
 8004ccc:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004cd2:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8004cd4:	68f8      	ldr	r0, [r7, #12]
 8004cd6:	f7ff fb31 	bl	800433c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004cda:	bf00      	nop
 8004cdc:	3710      	adds	r7, #16
 8004cde:	46bd      	mov	sp, r7
 8004ce0:	bd80      	pop	{r7, pc}

08004ce2 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8004ce2:	b580      	push	{r7, lr}
 8004ce4:	b084      	sub	sp, #16
 8004ce6:	af00      	add	r7, sp, #0
 8004ce8:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004cee:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004cf4:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d00:	f043 0204 	orr.w	r2, r3, #4
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	659a      	str	r2, [r3, #88]	; 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8004d08:	68f8      	ldr	r0, [r7, #12]
 8004d0a:	f7ff fb21 	bl	8004350 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004d0e:	bf00      	nop
 8004d10:	3710      	adds	r7, #16
 8004d12:	46bd      	mov	sp, r7
 8004d14:	bd80      	pop	{r7, pc}
	...

08004d18 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 8004d18:	b580      	push	{r7, lr}
 8004d1a:	b084      	sub	sp, #16
 8004d1c:	af00      	add	r7, sp, #0
 8004d1e:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	4a7a      	ldr	r2, [pc, #488]	; (8004f10 <ADC_ConfigureBoostMode+0x1f8>)
 8004d26:	4293      	cmp	r3, r2
 8004d28:	d004      	beq.n	8004d34 <ADC_ConfigureBoostMode+0x1c>
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	4a79      	ldr	r2, [pc, #484]	; (8004f14 <ADC_ConfigureBoostMode+0x1fc>)
 8004d30:	4293      	cmp	r3, r2
 8004d32:	d109      	bne.n	8004d48 <ADC_ConfigureBoostMode+0x30>
 8004d34:	4b78      	ldr	r3, [pc, #480]	; (8004f18 <ADC_ConfigureBoostMode+0x200>)
 8004d36:	689b      	ldr	r3, [r3, #8]
 8004d38:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	bf14      	ite	ne
 8004d40:	2301      	movne	r3, #1
 8004d42:	2300      	moveq	r3, #0
 8004d44:	b2db      	uxtb	r3, r3
 8004d46:	e008      	b.n	8004d5a <ADC_ConfigureBoostMode+0x42>
 8004d48:	4b74      	ldr	r3, [pc, #464]	; (8004f1c <ADC_ConfigureBoostMode+0x204>)
 8004d4a:	689b      	ldr	r3, [r3, #8]
 8004d4c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	bf14      	ite	ne
 8004d54:	2301      	movne	r3, #1
 8004d56:	2300      	moveq	r3, #0
 8004d58:	b2db      	uxtb	r3, r3
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d01c      	beq.n	8004d98 <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 8004d5e:	f005 fd57 	bl	800a810 <HAL_RCC_GetHCLKFreq>
 8004d62:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	685b      	ldr	r3, [r3, #4]
 8004d68:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8004d6c:	d010      	beq.n	8004d90 <ADC_ConfigureBoostMode+0x78>
 8004d6e:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8004d72:	d873      	bhi.n	8004e5c <ADC_ConfigureBoostMode+0x144>
 8004d74:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004d78:	d002      	beq.n	8004d80 <ADC_ConfigureBoostMode+0x68>
 8004d7a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004d7e:	d16d      	bne.n	8004e5c <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	685b      	ldr	r3, [r3, #4]
 8004d84:	0c1b      	lsrs	r3, r3, #16
 8004d86:	68fa      	ldr	r2, [r7, #12]
 8004d88:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d8c:	60fb      	str	r3, [r7, #12]
        break;
 8004d8e:	e068      	b.n	8004e62 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	089b      	lsrs	r3, r3, #2
 8004d94:	60fb      	str	r3, [r7, #12]
        break;
 8004d96:	e064      	b.n	8004e62 <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8004d98:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8004d9c:	f04f 0100 	mov.w	r1, #0
 8004da0:	f006 ffde 	bl	800bd60 <HAL_RCCEx_GetPeriphCLKFreq>
 8004da4:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	685b      	ldr	r3, [r3, #4]
 8004daa:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 8004dae:	d051      	beq.n	8004e54 <ADC_ConfigureBoostMode+0x13c>
 8004db0:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 8004db4:	d854      	bhi.n	8004e60 <ADC_ConfigureBoostMode+0x148>
 8004db6:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 8004dba:	d047      	beq.n	8004e4c <ADC_ConfigureBoostMode+0x134>
 8004dbc:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 8004dc0:	d84e      	bhi.n	8004e60 <ADC_ConfigureBoostMode+0x148>
 8004dc2:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 8004dc6:	d03d      	beq.n	8004e44 <ADC_ConfigureBoostMode+0x12c>
 8004dc8:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 8004dcc:	d848      	bhi.n	8004e60 <ADC_ConfigureBoostMode+0x148>
 8004dce:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004dd2:	d033      	beq.n	8004e3c <ADC_ConfigureBoostMode+0x124>
 8004dd4:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004dd8:	d842      	bhi.n	8004e60 <ADC_ConfigureBoostMode+0x148>
 8004dda:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 8004dde:	d029      	beq.n	8004e34 <ADC_ConfigureBoostMode+0x11c>
 8004de0:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 8004de4:	d83c      	bhi.n	8004e60 <ADC_ConfigureBoostMode+0x148>
 8004de6:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 8004dea:	d01a      	beq.n	8004e22 <ADC_ConfigureBoostMode+0x10a>
 8004dec:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 8004df0:	d836      	bhi.n	8004e60 <ADC_ConfigureBoostMode+0x148>
 8004df2:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 8004df6:	d014      	beq.n	8004e22 <ADC_ConfigureBoostMode+0x10a>
 8004df8:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 8004dfc:	d830      	bhi.n	8004e60 <ADC_ConfigureBoostMode+0x148>
 8004dfe:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004e02:	d00e      	beq.n	8004e22 <ADC_ConfigureBoostMode+0x10a>
 8004e04:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004e08:	d82a      	bhi.n	8004e60 <ADC_ConfigureBoostMode+0x148>
 8004e0a:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8004e0e:	d008      	beq.n	8004e22 <ADC_ConfigureBoostMode+0x10a>
 8004e10:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8004e14:	d824      	bhi.n	8004e60 <ADC_ConfigureBoostMode+0x148>
 8004e16:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8004e1a:	d002      	beq.n	8004e22 <ADC_ConfigureBoostMode+0x10a>
 8004e1c:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8004e20:	d11e      	bne.n	8004e60 <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	685b      	ldr	r3, [r3, #4]
 8004e26:	0c9b      	lsrs	r3, r3, #18
 8004e28:	005b      	lsls	r3, r3, #1
 8004e2a:	68fa      	ldr	r2, [r7, #12]
 8004e2c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e30:	60fb      	str	r3, [r7, #12]
        break;
 8004e32:	e016      	b.n	8004e62 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	091b      	lsrs	r3, r3, #4
 8004e38:	60fb      	str	r3, [r7, #12]
        break;
 8004e3a:	e012      	b.n	8004e62 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	095b      	lsrs	r3, r3, #5
 8004e40:	60fb      	str	r3, [r7, #12]
        break;
 8004e42:	e00e      	b.n	8004e62 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	099b      	lsrs	r3, r3, #6
 8004e48:	60fb      	str	r3, [r7, #12]
        break;
 8004e4a:	e00a      	b.n	8004e62 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	09db      	lsrs	r3, r3, #7
 8004e50:	60fb      	str	r3, [r7, #12]
        break;
 8004e52:	e006      	b.n	8004e62 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	0a1b      	lsrs	r3, r3, #8
 8004e58:	60fb      	str	r3, [r7, #12]
        break;
 8004e5a:	e002      	b.n	8004e62 <ADC_ConfigureBoostMode+0x14a>
        break;
 8004e5c:	bf00      	nop
 8004e5e:	e000      	b.n	8004e62 <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 8004e60:	bf00      	nop
  else /* if(freq > 25000000UL) */
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
  }
#else
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 8004e62:	f7fe fdcb 	bl	80039fc <HAL_GetREVID>
 8004e66:	4603      	mov	r3, r0
 8004e68:	f241 0203 	movw	r2, #4099	; 0x1003
 8004e6c:	4293      	cmp	r3, r2
 8004e6e:	d815      	bhi.n	8004e9c <ADC_ConfigureBoostMode+0x184>
  {
    if (freq > 20000000UL)
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	4a2b      	ldr	r2, [pc, #172]	; (8004f20 <ADC_ConfigureBoostMode+0x208>)
 8004e74:	4293      	cmp	r3, r2
 8004e76:	d908      	bls.n	8004e8a <ADC_ConfigureBoostMode+0x172>
    {
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	689a      	ldr	r2, [r3, #8]
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004e86:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 8004e88:	e03e      	b.n	8004f08 <ADC_ConfigureBoostMode+0x1f0>
      CLEAR_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	689a      	ldr	r2, [r3, #8]
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004e98:	609a      	str	r2, [r3, #8]
}
 8004e9a:	e035      	b.n	8004f08 <ADC_ConfigureBoostMode+0x1f0>
    freq /= 2U; /* divider by 2 for Rev.V */
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	085b      	lsrs	r3, r3, #1
 8004ea0:	60fb      	str	r3, [r7, #12]
    if (freq <= 6250000UL)
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	4a1f      	ldr	r2, [pc, #124]	; (8004f24 <ADC_ConfigureBoostMode+0x20c>)
 8004ea6:	4293      	cmp	r3, r2
 8004ea8:	d808      	bhi.n	8004ebc <ADC_ConfigureBoostMode+0x1a4>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	689a      	ldr	r2, [r3, #8]
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8004eb8:	609a      	str	r2, [r3, #8]
}
 8004eba:	e025      	b.n	8004f08 <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 12500000UL)
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	4a1a      	ldr	r2, [pc, #104]	; (8004f28 <ADC_ConfigureBoostMode+0x210>)
 8004ec0:	4293      	cmp	r3, r2
 8004ec2:	d80a      	bhi.n	8004eda <ADC_ConfigureBoostMode+0x1c2>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	689b      	ldr	r3, [r3, #8]
 8004eca:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004ed6:	609a      	str	r2, [r3, #8]
}
 8004ed8:	e016      	b.n	8004f08 <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 25000000UL)
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	4a13      	ldr	r2, [pc, #76]	; (8004f2c <ADC_ConfigureBoostMode+0x214>)
 8004ede:	4293      	cmp	r3, r2
 8004ee0:	d80a      	bhi.n	8004ef8 <ADC_ConfigureBoostMode+0x1e0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	689b      	ldr	r3, [r3, #8]
 8004ee8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004ef4:	609a      	str	r2, [r3, #8]
}
 8004ef6:	e007      	b.n	8004f08 <ADC_ConfigureBoostMode+0x1f0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	689a      	ldr	r2, [r3, #8]
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 8004f06:	609a      	str	r2, [r3, #8]
}
 8004f08:	bf00      	nop
 8004f0a:	3710      	adds	r7, #16
 8004f0c:	46bd      	mov	sp, r7
 8004f0e:	bd80      	pop	{r7, pc}
 8004f10:	40022000 	.word	0x40022000
 8004f14:	40022100 	.word	0x40022100
 8004f18:	40022300 	.word	0x40022300
 8004f1c:	58026300 	.word	0x58026300
 8004f20:	01312d00 	.word	0x01312d00
 8004f24:	005f5e10 	.word	0x005f5e10
 8004f28:	00bebc20 	.word	0x00bebc20
 8004f2c:	017d7840 	.word	0x017d7840

08004f30 <LL_ADC_IsEnabled>:
{
 8004f30:	b480      	push	{r7}
 8004f32:	b083      	sub	sp, #12
 8004f34:	af00      	add	r7, sp, #0
 8004f36:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	689b      	ldr	r3, [r3, #8]
 8004f3c:	f003 0301 	and.w	r3, r3, #1
 8004f40:	2b01      	cmp	r3, #1
 8004f42:	d101      	bne.n	8004f48 <LL_ADC_IsEnabled+0x18>
 8004f44:	2301      	movs	r3, #1
 8004f46:	e000      	b.n	8004f4a <LL_ADC_IsEnabled+0x1a>
 8004f48:	2300      	movs	r3, #0
}
 8004f4a:	4618      	mov	r0, r3
 8004f4c:	370c      	adds	r7, #12
 8004f4e:	46bd      	mov	sp, r7
 8004f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f54:	4770      	bx	lr
	...

08004f58 <LL_ADC_StartCalibration>:
{
 8004f58:	b480      	push	{r7}
 8004f5a:	b085      	sub	sp, #20
 8004f5c:	af00      	add	r7, sp, #0
 8004f5e:	60f8      	str	r0, [r7, #12]
 8004f60:	60b9      	str	r1, [r7, #8]
 8004f62:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	689a      	ldr	r2, [r3, #8]
 8004f68:	4b09      	ldr	r3, [pc, #36]	; (8004f90 <LL_ADC_StartCalibration+0x38>)
 8004f6a:	4013      	ands	r3, r2
 8004f6c:	68ba      	ldr	r2, [r7, #8]
 8004f6e:	f402 3180 	and.w	r1, r2, #65536	; 0x10000
 8004f72:	687a      	ldr	r2, [r7, #4]
 8004f74:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8004f78:	430a      	orrs	r2, r1
 8004f7a:	4313      	orrs	r3, r2
 8004f7c:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	609a      	str	r2, [r3, #8]
}
 8004f84:	bf00      	nop
 8004f86:	3714      	adds	r7, #20
 8004f88:	46bd      	mov	sp, r7
 8004f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f8e:	4770      	bx	lr
 8004f90:	3ffeffc0 	.word	0x3ffeffc0

08004f94 <LL_ADC_IsCalibrationOnGoing>:
{
 8004f94:	b480      	push	{r7}
 8004f96:	b083      	sub	sp, #12
 8004f98:	af00      	add	r7, sp, #0
 8004f9a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	689b      	ldr	r3, [r3, #8]
 8004fa0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004fa4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004fa8:	d101      	bne.n	8004fae <LL_ADC_IsCalibrationOnGoing+0x1a>
 8004faa:	2301      	movs	r3, #1
 8004fac:	e000      	b.n	8004fb0 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8004fae:	2300      	movs	r3, #0
}
 8004fb0:	4618      	mov	r0, r3
 8004fb2:	370c      	adds	r7, #12
 8004fb4:	46bd      	mov	sp, r7
 8004fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fba:	4770      	bx	lr

08004fbc <LL_ADC_REG_IsConversionOngoing>:
{
 8004fbc:	b480      	push	{r7}
 8004fbe:	b083      	sub	sp, #12
 8004fc0:	af00      	add	r7, sp, #0
 8004fc2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	689b      	ldr	r3, [r3, #8]
 8004fc8:	f003 0304 	and.w	r3, r3, #4
 8004fcc:	2b04      	cmp	r3, #4
 8004fce:	d101      	bne.n	8004fd4 <LL_ADC_REG_IsConversionOngoing+0x18>
 8004fd0:	2301      	movs	r3, #1
 8004fd2:	e000      	b.n	8004fd6 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8004fd4:	2300      	movs	r3, #0
}
 8004fd6:	4618      	mov	r0, r3
 8004fd8:	370c      	adds	r7, #12
 8004fda:	46bd      	mov	sp, r7
 8004fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fe0:	4770      	bx	lr
	...

08004fe4 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t CalibrationMode, uint32_t SingleDiff)
{
 8004fe4:	b580      	push	{r7, lr}
 8004fe6:	b086      	sub	sp, #24
 8004fe8:	af00      	add	r7, sp, #0
 8004fea:	60f8      	str	r0, [r7, #12]
 8004fec:	60b9      	str	r1, [r7, #8]
 8004fee:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8004ff0:	2300      	movs	r3, #0
 8004ff2:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004ffa:	2b01      	cmp	r3, #1
 8004ffc:	d101      	bne.n	8005002 <HAL_ADCEx_Calibration_Start+0x1e>
 8004ffe:	2302      	movs	r3, #2
 8005000:	e04c      	b.n	800509c <HAL_ADCEx_Calibration_Start+0xb8>
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	2201      	movs	r2, #1
 8005006:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 800500a:	68f8      	ldr	r0, [r7, #12]
 800500c:	f7ff fd90 	bl	8004b30 <ADC_Disable>
 8005010:	4603      	mov	r3, r0
 8005012:	75fb      	strb	r3, [r7, #23]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8005014:	7dfb      	ldrb	r3, [r7, #23]
 8005016:	2b00      	cmp	r3, #0
 8005018:	d135      	bne.n	8005086 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800501e:	4b21      	ldr	r3, [pc, #132]	; (80050a4 <HAL_ADCEx_Calibration_Start+0xc0>)
 8005020:	4013      	ands	r3, r2
 8005022:	f043 0202 	orr.w	r2, r3, #2
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	655a      	str	r2, [r3, #84]	; 0x54
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, CalibrationMode, SingleDiff);
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	687a      	ldr	r2, [r7, #4]
 8005030:	68b9      	ldr	r1, [r7, #8]
 8005032:	4618      	mov	r0, r3
 8005034:	f7ff ff90 	bl	8004f58 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8005038:	e014      	b.n	8005064 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 800503a:	693b      	ldr	r3, [r7, #16]
 800503c:	3301      	adds	r3, #1
 800503e:	613b      	str	r3, [r7, #16]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8005040:	693b      	ldr	r3, [r7, #16]
 8005042:	4a19      	ldr	r2, [pc, #100]	; (80050a8 <HAL_ADCEx_Calibration_Start+0xc4>)
 8005044:	4293      	cmp	r3, r2
 8005046:	d30d      	bcc.n	8005064 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800504c:	f023 0312 	bic.w	r3, r3, #18
 8005050:	f043 0210 	orr.w	r2, r3, #16
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	655a      	str	r2, [r3, #84]	; 0x54
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	2200      	movs	r2, #0
 800505c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_ERROR;
 8005060:	2301      	movs	r3, #1
 8005062:	e01b      	b.n	800509c <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	4618      	mov	r0, r3
 800506a:	f7ff ff93 	bl	8004f94 <LL_ADC_IsCalibrationOnGoing>
 800506e:	4603      	mov	r3, r0
 8005070:	2b00      	cmp	r3, #0
 8005072:	d1e2      	bne.n	800503a <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005078:	f023 0303 	bic.w	r3, r3, #3
 800507c:	f043 0201 	orr.w	r2, r3, #1
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	655a      	str	r2, [r3, #84]	; 0x54
 8005084:	e005      	b.n	8005092 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800508a:	f043 0210 	orr.w	r2, r3, #16
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	655a      	str	r2, [r3, #84]	; 0x54
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	2200      	movs	r2, #0
 8005096:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 800509a:	7dfb      	ldrb	r3, [r7, #23]
}
 800509c:	4618      	mov	r0, r3
 800509e:	3718      	adds	r7, #24
 80050a0:	46bd      	mov	sp, r7
 80050a2:	bd80      	pop	{r7, pc}
 80050a4:	ffffeefd 	.word	0xffffeefd
 80050a8:	25c3f800 	.word	0x25c3f800

080050ac <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 80050ac:	b590      	push	{r4, r7, lr}
 80050ae:	b09f      	sub	sp, #124	; 0x7c
 80050b0:	af00      	add	r7, sp, #0
 80050b2:	6078      	str	r0, [r7, #4]
 80050b4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80050b6:	2300      	movs	r3, #0
 80050b8:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80050c2:	2b01      	cmp	r3, #1
 80050c4:	d101      	bne.n	80050ca <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 80050c6:	2302      	movs	r3, #2
 80050c8:	e0be      	b.n	8005248 <HAL_ADCEx_MultiModeConfigChannel+0x19c>
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	2201      	movs	r2, #1
 80050ce:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 80050d2:	2300      	movs	r3, #0
 80050d4:	65fb      	str	r3, [r7, #92]	; 0x5c
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 80050d6:	2300      	movs	r3, #0
 80050d8:	663b      	str	r3, [r7, #96]	; 0x60

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	4a5c      	ldr	r2, [pc, #368]	; (8005250 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 80050e0:	4293      	cmp	r3, r2
 80050e2:	d102      	bne.n	80050ea <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80050e4:	4b5b      	ldr	r3, [pc, #364]	; (8005254 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 80050e6:	60bb      	str	r3, [r7, #8]
 80050e8:	e001      	b.n	80050ee <HAL_ADCEx_MultiModeConfigChannel+0x42>
 80050ea:	2300      	movs	r3, #0
 80050ec:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 80050ee:	68bb      	ldr	r3, [r7, #8]
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	d10b      	bne.n	800510c <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80050f8:	f043 0220 	orr.w	r2, r3, #32
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	2200      	movs	r2, #0
 8005104:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    return HAL_ERROR;
 8005108:	2301      	movs	r3, #1
 800510a:	e09d      	b.n	8005248 <HAL_ADCEx_MultiModeConfigChannel+0x19c>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 800510c:	68bb      	ldr	r3, [r7, #8]
 800510e:	4618      	mov	r0, r3
 8005110:	f7ff ff54 	bl	8004fbc <LL_ADC_REG_IsConversionOngoing>
 8005114:	6738      	str	r0, [r7, #112]	; 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	4618      	mov	r0, r3
 800511c:	f7ff ff4e 	bl	8004fbc <LL_ADC_REG_IsConversionOngoing>
 8005120:	4603      	mov	r3, r0
 8005122:	2b00      	cmp	r3, #0
 8005124:	d17f      	bne.n	8005226 <HAL_ADCEx_MultiModeConfigChannel+0x17a>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8005126:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005128:	2b00      	cmp	r3, #0
 800512a:	d17c      	bne.n	8005226 <HAL_ADCEx_MultiModeConfigChannel+0x17a>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	4a47      	ldr	r2, [pc, #284]	; (8005250 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8005132:	4293      	cmp	r3, r2
 8005134:	d004      	beq.n	8005140 <HAL_ADCEx_MultiModeConfigChannel+0x94>
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	4a46      	ldr	r2, [pc, #280]	; (8005254 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 800513c:	4293      	cmp	r3, r2
 800513e:	d101      	bne.n	8005144 <HAL_ADCEx_MultiModeConfigChannel+0x98>
 8005140:	4b45      	ldr	r3, [pc, #276]	; (8005258 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8005142:	e000      	b.n	8005146 <HAL_ADCEx_MultiModeConfigChannel+0x9a>
 8005144:	4b45      	ldr	r3, [pc, #276]	; (800525c <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8005146:	66fb      	str	r3, [r7, #108]	; 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8005148:	683b      	ldr	r3, [r7, #0]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	2b00      	cmp	r3, #0
 800514e:	d039      	beq.n	80051c4 <HAL_ADCEx_MultiModeConfigChannel+0x118>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 8005150:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005152:	689b      	ldr	r3, [r3, #8]
 8005154:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8005158:	683b      	ldr	r3, [r7, #0]
 800515a:	685b      	ldr	r3, [r3, #4]
 800515c:	431a      	orrs	r2, r3
 800515e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005160:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	4a3a      	ldr	r2, [pc, #232]	; (8005250 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8005168:	4293      	cmp	r3, r2
 800516a:	d004      	beq.n	8005176 <HAL_ADCEx_MultiModeConfigChannel+0xca>
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	4a38      	ldr	r2, [pc, #224]	; (8005254 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8005172:	4293      	cmp	r3, r2
 8005174:	d10e      	bne.n	8005194 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 8005176:	4836      	ldr	r0, [pc, #216]	; (8005250 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8005178:	f7ff feda 	bl	8004f30 <LL_ADC_IsEnabled>
 800517c:	4604      	mov	r4, r0
 800517e:	4835      	ldr	r0, [pc, #212]	; (8005254 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8005180:	f7ff fed6 	bl	8004f30 <LL_ADC_IsEnabled>
 8005184:	4603      	mov	r3, r0
 8005186:	4323      	orrs	r3, r4
 8005188:	2b00      	cmp	r3, #0
 800518a:	bf0c      	ite	eq
 800518c:	2301      	moveq	r3, #1
 800518e:	2300      	movne	r3, #0
 8005190:	b2db      	uxtb	r3, r3
 8005192:	e008      	b.n	80051a6 <HAL_ADCEx_MultiModeConfigChannel+0xfa>
 8005194:	4832      	ldr	r0, [pc, #200]	; (8005260 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8005196:	f7ff fecb 	bl	8004f30 <LL_ADC_IsEnabled>
 800519a:	4603      	mov	r3, r0
 800519c:	2b00      	cmp	r3, #0
 800519e:	bf0c      	ite	eq
 80051a0:	2301      	moveq	r3, #1
 80051a2:	2300      	movne	r3, #0
 80051a4:	b2db      	uxtb	r3, r3
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d047      	beq.n	800523a <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 80051aa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80051ac:	689a      	ldr	r2, [r3, #8]
 80051ae:	4b2d      	ldr	r3, [pc, #180]	; (8005264 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 80051b0:	4013      	ands	r3, r2
 80051b2:	683a      	ldr	r2, [r7, #0]
 80051b4:	6811      	ldr	r1, [r2, #0]
 80051b6:	683a      	ldr	r2, [r7, #0]
 80051b8:	6892      	ldr	r2, [r2, #8]
 80051ba:	430a      	orrs	r2, r1
 80051bc:	431a      	orrs	r2, r3
 80051be:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80051c0:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80051c2:	e03a      	b.n	800523a <HAL_ADCEx_MultiModeConfigChannel+0x18e>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 80051c4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80051c6:	689b      	ldr	r3, [r3, #8]
 80051c8:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80051cc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80051ce:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	4a1e      	ldr	r2, [pc, #120]	; (8005250 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 80051d6:	4293      	cmp	r3, r2
 80051d8:	d004      	beq.n	80051e4 <HAL_ADCEx_MultiModeConfigChannel+0x138>
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	4a1d      	ldr	r2, [pc, #116]	; (8005254 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 80051e0:	4293      	cmp	r3, r2
 80051e2:	d10e      	bne.n	8005202 <HAL_ADCEx_MultiModeConfigChannel+0x156>
 80051e4:	481a      	ldr	r0, [pc, #104]	; (8005250 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 80051e6:	f7ff fea3 	bl	8004f30 <LL_ADC_IsEnabled>
 80051ea:	4604      	mov	r4, r0
 80051ec:	4819      	ldr	r0, [pc, #100]	; (8005254 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 80051ee:	f7ff fe9f 	bl	8004f30 <LL_ADC_IsEnabled>
 80051f2:	4603      	mov	r3, r0
 80051f4:	4323      	orrs	r3, r4
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	bf0c      	ite	eq
 80051fa:	2301      	moveq	r3, #1
 80051fc:	2300      	movne	r3, #0
 80051fe:	b2db      	uxtb	r3, r3
 8005200:	e008      	b.n	8005214 <HAL_ADCEx_MultiModeConfigChannel+0x168>
 8005202:	4817      	ldr	r0, [pc, #92]	; (8005260 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8005204:	f7ff fe94 	bl	8004f30 <LL_ADC_IsEnabled>
 8005208:	4603      	mov	r3, r0
 800520a:	2b00      	cmp	r3, #0
 800520c:	bf0c      	ite	eq
 800520e:	2301      	moveq	r3, #1
 8005210:	2300      	movne	r3, #0
 8005212:	b2db      	uxtb	r3, r3
 8005214:	2b00      	cmp	r3, #0
 8005216:	d010      	beq.n	800523a <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8005218:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800521a:	689a      	ldr	r2, [r3, #8]
 800521c:	4b11      	ldr	r3, [pc, #68]	; (8005264 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 800521e:	4013      	ands	r3, r2
 8005220:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8005222:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8005224:	e009      	b.n	800523a <HAL_ADCEx_MultiModeConfigChannel+0x18e>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800522a:	f043 0220 	orr.w	r2, r3, #32
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8005232:	2301      	movs	r3, #1
 8005234:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 8005238:	e000      	b.n	800523c <HAL_ADCEx_MultiModeConfigChannel+0x190>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800523a:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	2200      	movs	r2, #0
 8005240:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8005244:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 8005248:	4618      	mov	r0, r3
 800524a:	377c      	adds	r7, #124	; 0x7c
 800524c:	46bd      	mov	sp, r7
 800524e:	bd90      	pop	{r4, r7, pc}
 8005250:	40022000 	.word	0x40022000
 8005254:	40022100 	.word	0x40022100
 8005258:	40022300 	.word	0x40022300
 800525c:	58026300 	.word	0x58026300
 8005260:	58026000 	.word	0x58026000
 8005264:	fffff0e0 	.word	0xfffff0e0

08005268 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005268:	b480      	push	{r7}
 800526a:	b085      	sub	sp, #20
 800526c:	af00      	add	r7, sp, #0
 800526e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	f003 0307 	and.w	r3, r3, #7
 8005276:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005278:	4b0b      	ldr	r3, [pc, #44]	; (80052a8 <__NVIC_SetPriorityGrouping+0x40>)
 800527a:	68db      	ldr	r3, [r3, #12]
 800527c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800527e:	68ba      	ldr	r2, [r7, #8]
 8005280:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005284:	4013      	ands	r3, r2
 8005286:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800528c:	68bb      	ldr	r3, [r7, #8]
 800528e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8005290:	4b06      	ldr	r3, [pc, #24]	; (80052ac <__NVIC_SetPriorityGrouping+0x44>)
 8005292:	4313      	orrs	r3, r2
 8005294:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005296:	4a04      	ldr	r2, [pc, #16]	; (80052a8 <__NVIC_SetPriorityGrouping+0x40>)
 8005298:	68bb      	ldr	r3, [r7, #8]
 800529a:	60d3      	str	r3, [r2, #12]
}
 800529c:	bf00      	nop
 800529e:	3714      	adds	r7, #20
 80052a0:	46bd      	mov	sp, r7
 80052a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052a6:	4770      	bx	lr
 80052a8:	e000ed00 	.word	0xe000ed00
 80052ac:	05fa0000 	.word	0x05fa0000

080052b0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80052b0:	b480      	push	{r7}
 80052b2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80052b4:	4b04      	ldr	r3, [pc, #16]	; (80052c8 <__NVIC_GetPriorityGrouping+0x18>)
 80052b6:	68db      	ldr	r3, [r3, #12]
 80052b8:	0a1b      	lsrs	r3, r3, #8
 80052ba:	f003 0307 	and.w	r3, r3, #7
}
 80052be:	4618      	mov	r0, r3
 80052c0:	46bd      	mov	sp, r7
 80052c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052c6:	4770      	bx	lr
 80052c8:	e000ed00 	.word	0xe000ed00

080052cc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80052cc:	b480      	push	{r7}
 80052ce:	b083      	sub	sp, #12
 80052d0:	af00      	add	r7, sp, #0
 80052d2:	4603      	mov	r3, r0
 80052d4:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80052d6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80052da:	2b00      	cmp	r3, #0
 80052dc:	db0b      	blt.n	80052f6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80052de:	88fb      	ldrh	r3, [r7, #6]
 80052e0:	f003 021f 	and.w	r2, r3, #31
 80052e4:	4907      	ldr	r1, [pc, #28]	; (8005304 <__NVIC_EnableIRQ+0x38>)
 80052e6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80052ea:	095b      	lsrs	r3, r3, #5
 80052ec:	2001      	movs	r0, #1
 80052ee:	fa00 f202 	lsl.w	r2, r0, r2
 80052f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80052f6:	bf00      	nop
 80052f8:	370c      	adds	r7, #12
 80052fa:	46bd      	mov	sp, r7
 80052fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005300:	4770      	bx	lr
 8005302:	bf00      	nop
 8005304:	e000e100 	.word	0xe000e100

08005308 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005308:	b480      	push	{r7}
 800530a:	b083      	sub	sp, #12
 800530c:	af00      	add	r7, sp, #0
 800530e:	4603      	mov	r3, r0
 8005310:	6039      	str	r1, [r7, #0]
 8005312:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8005314:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005318:	2b00      	cmp	r3, #0
 800531a:	db0a      	blt.n	8005332 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800531c:	683b      	ldr	r3, [r7, #0]
 800531e:	b2da      	uxtb	r2, r3
 8005320:	490c      	ldr	r1, [pc, #48]	; (8005354 <__NVIC_SetPriority+0x4c>)
 8005322:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005326:	0112      	lsls	r2, r2, #4
 8005328:	b2d2      	uxtb	r2, r2
 800532a:	440b      	add	r3, r1
 800532c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005330:	e00a      	b.n	8005348 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005332:	683b      	ldr	r3, [r7, #0]
 8005334:	b2da      	uxtb	r2, r3
 8005336:	4908      	ldr	r1, [pc, #32]	; (8005358 <__NVIC_SetPriority+0x50>)
 8005338:	88fb      	ldrh	r3, [r7, #6]
 800533a:	f003 030f 	and.w	r3, r3, #15
 800533e:	3b04      	subs	r3, #4
 8005340:	0112      	lsls	r2, r2, #4
 8005342:	b2d2      	uxtb	r2, r2
 8005344:	440b      	add	r3, r1
 8005346:	761a      	strb	r2, [r3, #24]
}
 8005348:	bf00      	nop
 800534a:	370c      	adds	r7, #12
 800534c:	46bd      	mov	sp, r7
 800534e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005352:	4770      	bx	lr
 8005354:	e000e100 	.word	0xe000e100
 8005358:	e000ed00 	.word	0xe000ed00

0800535c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800535c:	b480      	push	{r7}
 800535e:	b089      	sub	sp, #36	; 0x24
 8005360:	af00      	add	r7, sp, #0
 8005362:	60f8      	str	r0, [r7, #12]
 8005364:	60b9      	str	r1, [r7, #8]
 8005366:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	f003 0307 	and.w	r3, r3, #7
 800536e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005370:	69fb      	ldr	r3, [r7, #28]
 8005372:	f1c3 0307 	rsb	r3, r3, #7
 8005376:	2b04      	cmp	r3, #4
 8005378:	bf28      	it	cs
 800537a:	2304      	movcs	r3, #4
 800537c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800537e:	69fb      	ldr	r3, [r7, #28]
 8005380:	3304      	adds	r3, #4
 8005382:	2b06      	cmp	r3, #6
 8005384:	d902      	bls.n	800538c <NVIC_EncodePriority+0x30>
 8005386:	69fb      	ldr	r3, [r7, #28]
 8005388:	3b03      	subs	r3, #3
 800538a:	e000      	b.n	800538e <NVIC_EncodePriority+0x32>
 800538c:	2300      	movs	r3, #0
 800538e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005390:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005394:	69bb      	ldr	r3, [r7, #24]
 8005396:	fa02 f303 	lsl.w	r3, r2, r3
 800539a:	43da      	mvns	r2, r3
 800539c:	68bb      	ldr	r3, [r7, #8]
 800539e:	401a      	ands	r2, r3
 80053a0:	697b      	ldr	r3, [r7, #20]
 80053a2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80053a4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80053a8:	697b      	ldr	r3, [r7, #20]
 80053aa:	fa01 f303 	lsl.w	r3, r1, r3
 80053ae:	43d9      	mvns	r1, r3
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80053b4:	4313      	orrs	r3, r2
         );
}
 80053b6:	4618      	mov	r0, r3
 80053b8:	3724      	adds	r7, #36	; 0x24
 80053ba:	46bd      	mov	sp, r7
 80053bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053c0:	4770      	bx	lr

080053c2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80053c2:	b580      	push	{r7, lr}
 80053c4:	b082      	sub	sp, #8
 80053c6:	af00      	add	r7, sp, #0
 80053c8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80053ca:	6878      	ldr	r0, [r7, #4]
 80053cc:	f7ff ff4c 	bl	8005268 <__NVIC_SetPriorityGrouping>
}
 80053d0:	bf00      	nop
 80053d2:	3708      	adds	r7, #8
 80053d4:	46bd      	mov	sp, r7
 80053d6:	bd80      	pop	{r7, pc}

080053d8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80053d8:	b580      	push	{r7, lr}
 80053da:	b086      	sub	sp, #24
 80053dc:	af00      	add	r7, sp, #0
 80053de:	4603      	mov	r3, r0
 80053e0:	60b9      	str	r1, [r7, #8]
 80053e2:	607a      	str	r2, [r7, #4]
 80053e4:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80053e6:	f7ff ff63 	bl	80052b0 <__NVIC_GetPriorityGrouping>
 80053ea:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80053ec:	687a      	ldr	r2, [r7, #4]
 80053ee:	68b9      	ldr	r1, [r7, #8]
 80053f0:	6978      	ldr	r0, [r7, #20]
 80053f2:	f7ff ffb3 	bl	800535c <NVIC_EncodePriority>
 80053f6:	4602      	mov	r2, r0
 80053f8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80053fc:	4611      	mov	r1, r2
 80053fe:	4618      	mov	r0, r3
 8005400:	f7ff ff82 	bl	8005308 <__NVIC_SetPriority>
}
 8005404:	bf00      	nop
 8005406:	3718      	adds	r7, #24
 8005408:	46bd      	mov	sp, r7
 800540a:	bd80      	pop	{r7, pc}

0800540c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800540c:	b580      	push	{r7, lr}
 800540e:	b082      	sub	sp, #8
 8005410:	af00      	add	r7, sp, #0
 8005412:	4603      	mov	r3, r0
 8005414:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005416:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800541a:	4618      	mov	r0, r3
 800541c:	f7ff ff56 	bl	80052cc <__NVIC_EnableIRQ>
}
 8005420:	bf00      	nop
 8005422:	3708      	adds	r7, #8
 8005424:	46bd      	mov	sp, r7
 8005426:	bd80      	pop	{r7, pc}

08005428 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8005428:	b580      	push	{r7, lr}
 800542a:	b082      	sub	sp, #8
 800542c:	af00      	add	r7, sp, #0
 800542e:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	2b00      	cmp	r3, #0
 8005434:	d101      	bne.n	800543a <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8005436:	2301      	movs	r3, #1
 8005438:	e014      	b.n	8005464 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	791b      	ldrb	r3, [r3, #4]
 800543e:	b2db      	uxtb	r3, r3
 8005440:	2b00      	cmp	r3, #0
 8005442:	d105      	bne.n	8005450 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	2200      	movs	r2, #0
 8005448:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 800544a:	6878      	ldr	r0, [r7, #4]
 800544c:	f7fd fca2 	bl	8002d94 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	2202      	movs	r2, #2
 8005454:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	2200      	movs	r2, #0
 800545a:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	2201      	movs	r2, #1
 8005460:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8005462:	2300      	movs	r3, #0
}
 8005464:	4618      	mov	r0, r3
 8005466:	3708      	adds	r7, #8
 8005468:	46bd      	mov	sp, r7
 800546a:	bd80      	pop	{r7, pc}

0800546c <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 800546c:	b480      	push	{r7}
 800546e:	b083      	sub	sp, #12
 8005470:	af00      	add	r7, sp, #0
 8005472:	6078      	str	r0, [r7, #4]
 8005474:	6039      	str	r1, [r7, #0]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	2b00      	cmp	r3, #0
 800547a:	d101      	bne.n	8005480 <HAL_DAC_Start+0x14>
  {
    return HAL_ERROR;
 800547c:	2301      	movs	r3, #1
 800547e:	e046      	b.n	800550e <HAL_DAC_Start+0xa2>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	795b      	ldrb	r3, [r3, #5]
 8005484:	2b01      	cmp	r3, #1
 8005486:	d101      	bne.n	800548c <HAL_DAC_Start+0x20>
 8005488:	2302      	movs	r3, #2
 800548a:	e040      	b.n	800550e <HAL_DAC_Start+0xa2>
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	2201      	movs	r2, #1
 8005490:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	2202      	movs	r2, #2
 8005496:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	6819      	ldr	r1, [r3, #0]
 800549e:	683b      	ldr	r3, [r7, #0]
 80054a0:	f003 0310 	and.w	r3, r3, #16
 80054a4:	2201      	movs	r2, #1
 80054a6:	409a      	lsls	r2, r3
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	430a      	orrs	r2, r1
 80054ae:	601a      	str	r2, [r3, #0]

  if (Channel == DAC_CHANNEL_1)
 80054b0:	683b      	ldr	r3, [r7, #0]
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	d10f      	bne.n	80054d6 <HAL_DAC_Start+0x6a>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 80054c0:	2b02      	cmp	r3, #2
 80054c2:	d11d      	bne.n	8005500 <HAL_DAC_Start+0x94>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	685a      	ldr	r2, [r3, #4]
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	f042 0201 	orr.w	r2, r2, #1
 80054d2:	605a      	str	r2, [r3, #4]
 80054d4:	e014      	b.n	8005500 <HAL_DAC_Start+0x94>
  }

  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	f403 1278 	and.w	r2, r3, #4063232	; 0x3e0000
 80054e0:	683b      	ldr	r3, [r7, #0]
 80054e2:	f003 0310 	and.w	r3, r3, #16
 80054e6:	2102      	movs	r1, #2
 80054e8:	fa01 f303 	lsl.w	r3, r1, r3
 80054ec:	429a      	cmp	r2, r3
 80054ee:	d107      	bne.n	8005500 <HAL_DAC_Start+0x94>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	685a      	ldr	r2, [r3, #4]
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	f042 0202 	orr.w	r2, r2, #2
 80054fe:	605a      	str	r2, [r3, #4]
    }
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	2201      	movs	r2, #1
 8005504:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	2200      	movs	r2, #0
 800550a:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 800550c:	2300      	movs	r3, #0
}
 800550e:	4618      	mov	r0, r3
 8005510:	370c      	adds	r7, #12
 8005512:	46bd      	mov	sp, r7
 8005514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005518:	4770      	bx	lr
	...

0800551c <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, const uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 800551c:	b580      	push	{r7, lr}
 800551e:	b086      	sub	sp, #24
 8005520:	af00      	add	r7, sp, #0
 8005522:	60f8      	str	r0, [r7, #12]
 8005524:	60b9      	str	r1, [r7, #8]
 8005526:	607a      	str	r2, [r7, #4]
 8005528:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tmpreg;

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	2b00      	cmp	r3, #0
 800552e:	d101      	bne.n	8005534 <HAL_DAC_Start_DMA+0x18>
  {
    return HAL_ERROR;
 8005530:	2301      	movs	r3, #1
 8005532:	e0a2      	b.n	800567a <HAL_DAC_Start_DMA+0x15e>
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	795b      	ldrb	r3, [r3, #5]
 8005538:	2b01      	cmp	r3, #1
 800553a:	d101      	bne.n	8005540 <HAL_DAC_Start_DMA+0x24>
 800553c:	2302      	movs	r3, #2
 800553e:	e09c      	b.n	800567a <HAL_DAC_Start_DMA+0x15e>
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	2201      	movs	r2, #1
 8005544:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	2202      	movs	r2, #2
 800554a:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 800554c:	68bb      	ldr	r3, [r7, #8]
 800554e:	2b00      	cmp	r3, #0
 8005550:	d129      	bne.n	80055a6 <HAL_DAC_Start_DMA+0x8a>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	689b      	ldr	r3, [r3, #8]
 8005556:	4a4b      	ldr	r2, [pc, #300]	; (8005684 <HAL_DAC_Start_DMA+0x168>)
 8005558:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	689b      	ldr	r3, [r3, #8]
 800555e:	4a4a      	ldr	r2, [pc, #296]	; (8005688 <HAL_DAC_Start_DMA+0x16c>)
 8005560:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	689b      	ldr	r3, [r3, #8]
 8005566:	4a49      	ldr	r2, [pc, #292]	; (800568c <HAL_DAC_Start_DMA+0x170>)
 8005568:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	681a      	ldr	r2, [r3, #0]
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005578:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 800557a:	6a3b      	ldr	r3, [r7, #32]
 800557c:	2b00      	cmp	r3, #0
 800557e:	d003      	beq.n	8005588 <HAL_DAC_Start_DMA+0x6c>
 8005580:	6a3b      	ldr	r3, [r7, #32]
 8005582:	2b04      	cmp	r3, #4
 8005584:	d005      	beq.n	8005592 <HAL_DAC_Start_DMA+0x76>
 8005586:	e009      	b.n	800559c <HAL_DAC_Start_DMA+0x80>
    {
      case DAC_ALIGN_12B_R:
        /* Get DHR12R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	3308      	adds	r3, #8
 800558e:	613b      	str	r3, [r7, #16]
        break;
 8005590:	e033      	b.n	80055fa <HAL_DAC_Start_DMA+0xde>
      case DAC_ALIGN_12B_L:
        /* Get DHR12L1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	330c      	adds	r3, #12
 8005598:	613b      	str	r3, [r7, #16]
        break;
 800559a:	e02e      	b.n	80055fa <HAL_DAC_Start_DMA+0xde>
      default: /* case DAC_ALIGN_8B_R */
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	3310      	adds	r3, #16
 80055a2:	613b      	str	r3, [r7, #16]
        break;
 80055a4:	e029      	b.n	80055fa <HAL_DAC_Start_DMA+0xde>
  }

  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	68db      	ldr	r3, [r3, #12]
 80055aa:	4a39      	ldr	r2, [pc, #228]	; (8005690 <HAL_DAC_Start_DMA+0x174>)
 80055ac:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	68db      	ldr	r3, [r3, #12]
 80055b2:	4a38      	ldr	r2, [pc, #224]	; (8005694 <HAL_DAC_Start_DMA+0x178>)
 80055b4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 80055b6:	68fb      	ldr	r3, [r7, #12]
 80055b8:	68db      	ldr	r3, [r3, #12]
 80055ba:	4a37      	ldr	r2, [pc, #220]	; (8005698 <HAL_DAC_Start_DMA+0x17c>)
 80055bc:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	681a      	ldr	r2, [r3, #0]
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80055cc:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 80055ce:	6a3b      	ldr	r3, [r7, #32]
 80055d0:	2b00      	cmp	r3, #0
 80055d2:	d003      	beq.n	80055dc <HAL_DAC_Start_DMA+0xc0>
 80055d4:	6a3b      	ldr	r3, [r7, #32]
 80055d6:	2b04      	cmp	r3, #4
 80055d8:	d005      	beq.n	80055e6 <HAL_DAC_Start_DMA+0xca>
 80055da:	e009      	b.n	80055f0 <HAL_DAC_Start_DMA+0xd4>
    {
      case DAC_ALIGN_12B_R:
        /* Get DHR12R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	3314      	adds	r3, #20
 80055e2:	613b      	str	r3, [r7, #16]
        break;
 80055e4:	e009      	b.n	80055fa <HAL_DAC_Start_DMA+0xde>
      case DAC_ALIGN_12B_L:
        /* Get DHR12L2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	3318      	adds	r3, #24
 80055ec:	613b      	str	r3, [r7, #16]
        break;
 80055ee:	e004      	b.n	80055fa <HAL_DAC_Start_DMA+0xde>
      default: /* case DAC_ALIGN_8B_R */
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	331c      	adds	r3, #28
 80055f6:	613b      	str	r3, [r7, #16]
        break;
 80055f8:	bf00      	nop
    }
  }

  if (Channel == DAC_CHANNEL_1)
 80055fa:	68bb      	ldr	r3, [r7, #8]
 80055fc:	2b00      	cmp	r3, #0
 80055fe:	d111      	bne.n	8005624 <HAL_DAC_Start_DMA+0x108>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	681a      	ldr	r2, [r3, #0]
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800560e:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	6898      	ldr	r0, [r3, #8]
 8005614:	6879      	ldr	r1, [r7, #4]
 8005616:	683b      	ldr	r3, [r7, #0]
 8005618:	693a      	ldr	r2, [r7, #16]
 800561a:	f000 fe67 	bl	80062ec <HAL_DMA_Start_IT>
 800561e:	4603      	mov	r3, r0
 8005620:	75fb      	strb	r3, [r7, #23]
 8005622:	e010      	b.n	8005646 <HAL_DAC_Start_DMA+0x12a>
  }

  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	681a      	ldr	r2, [r3, #0]
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8005632:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	68d8      	ldr	r0, [r3, #12]
 8005638:	6879      	ldr	r1, [r7, #4]
 800563a:	683b      	ldr	r3, [r7, #0]
 800563c:	693a      	ldr	r2, [r7, #16]
 800563e:	f000 fe55 	bl	80062ec <HAL_DMA_Start_IT>
 8005642:	4603      	mov	r3, r0
 8005644:	75fb      	strb	r3, [r7, #23]
  }


  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	2200      	movs	r2, #0
 800564a:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 800564c:	7dfb      	ldrb	r3, [r7, #23]
 800564e:	2b00      	cmp	r3, #0
 8005650:	d10c      	bne.n	800566c <HAL_DAC_Start_DMA+0x150>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	6819      	ldr	r1, [r3, #0]
 8005658:	68bb      	ldr	r3, [r7, #8]
 800565a:	f003 0310 	and.w	r3, r3, #16
 800565e:	2201      	movs	r2, #1
 8005660:	409a      	lsls	r2, r3
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	430a      	orrs	r2, r1
 8005668:	601a      	str	r2, [r3, #0]
 800566a:	e005      	b.n	8005678 <HAL_DAC_Start_DMA+0x15c>
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	691b      	ldr	r3, [r3, #16]
 8005670:	f043 0204 	orr.w	r2, r3, #4
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 8005678:	7dfb      	ldrb	r3, [r7, #23]
}
 800567a:	4618      	mov	r0, r3
 800567c:	3718      	adds	r7, #24
 800567e:	46bd      	mov	sp, r7
 8005680:	bd80      	pop	{r7, pc}
 8005682:	bf00      	nop
 8005684:	08005b0d 	.word	0x08005b0d
 8005688:	08005b2f 	.word	0x08005b2f
 800568c:	08005b4b 	.word	0x08005b4b
 8005690:	08005bc9 	.word	0x08005bc9
 8005694:	08005beb 	.word	0x08005beb
 8005698:	08005c07 	.word	0x08005c07

0800569c <HAL_DAC_Stop_DMA>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Stop_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 800569c:	b580      	push	{r7, lr}
 800569e:	b082      	sub	sp, #8
 80056a0:	af00      	add	r7, sp, #0
 80056a2:	6078      	str	r0, [r7, #4]
 80056a4:	6039      	str	r1, [r7, #0]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	d101      	bne.n	80056b0 <HAL_DAC_Stop_DMA+0x14>
  {
    return HAL_ERROR;
 80056ac:	2301      	movs	r3, #1
 80056ae:	e03e      	b.n	800572e <HAL_DAC_Stop_DMA+0x92>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Disable the selected DAC channel DMA request */
  hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << (Channel & 0x10UL));
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	6819      	ldr	r1, [r3, #0]
 80056b6:	683b      	ldr	r3, [r7, #0]
 80056b8:	f003 0310 	and.w	r3, r3, #16
 80056bc:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80056c0:	fa02 f303 	lsl.w	r3, r2, r3
 80056c4:	43da      	mvns	r2, r3
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	400a      	ands	r2, r1
 80056cc:	601a      	str	r2, [r3, #0]

  /* Disable the Peripheral */
  __HAL_DAC_DISABLE(hdac, Channel);
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	6819      	ldr	r1, [r3, #0]
 80056d4:	683b      	ldr	r3, [r7, #0]
 80056d6:	f003 0310 	and.w	r3, r3, #16
 80056da:	2201      	movs	r2, #1
 80056dc:	fa02 f303 	lsl.w	r3, r2, r3
 80056e0:	43da      	mvns	r2, r3
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	400a      	ands	r2, r1
 80056e8:	601a      	str	r2, [r3, #0]

  /* Disable the DMA Stream */

  /* Channel1 is used */
  if (Channel == DAC_CHANNEL_1)
 80056ea:	683b      	ldr	r3, [r7, #0]
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	d10d      	bne.n	800570c <HAL_DAC_Stop_DMA+0x70>
  {
    /* Disable the DMA Stream */
    (void)HAL_DMA_Abort(hdac->DMA_Handle1);
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	689b      	ldr	r3, [r3, #8]
 80056f4:	4618      	mov	r0, r3
 80056f6:	f001 f863 	bl	80067c0 <HAL_DMA_Abort>

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR1);
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	681a      	ldr	r2, [r3, #0]
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005708:	601a      	str	r2, [r3, #0]
 800570a:	e00c      	b.n	8005726 <HAL_DAC_Stop_DMA+0x8a>
  }

  else /* Channel2 is used for */
  {
    /* Disable the DMA Stream */
    (void)HAL_DMA_Abort(hdac->DMA_Handle2);
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	68db      	ldr	r3, [r3, #12]
 8005710:	4618      	mov	r0, r3
 8005712:	f001 f855 	bl	80067c0 <HAL_DMA_Abort>

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR2);
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	681a      	ldr	r2, [r3, #0]
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 8005724:	601a      	str	r2, [r3, #0]
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	2201      	movs	r2, #1
 800572a:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 800572c:	2300      	movs	r3, #0
}
 800572e:	4618      	mov	r0, r3
 8005730:	3708      	adds	r7, #8
 8005732:	46bd      	mov	sp, r7
 8005734:	bd80      	pop	{r7, pc}

08005736 <HAL_DAC_IRQHandler>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
void HAL_DAC_IRQHandler(DAC_HandleTypeDef *hdac)
{
 8005736:	b580      	push	{r7, lr}
 8005738:	b084      	sub	sp, #16
 800573a:	af00      	add	r7, sp, #0
 800573c:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hdac->Instance->CR;
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = hdac->Instance->SR;
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800574c:	60bb      	str	r3, [r7, #8]

  if ((itsource & DAC_IT_DMAUDR1) == DAC_IT_DMAUDR1)
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005754:	2b00      	cmp	r3, #0
 8005756:	d01d      	beq.n	8005794 <HAL_DAC_IRQHandler+0x5e>
  {
    /* Check underrun flag of DAC channel 1 */
    if ((itflag & DAC_FLAG_DMAUDR1) == DAC_FLAG_DMAUDR1)
 8005758:	68bb      	ldr	r3, [r7, #8]
 800575a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800575e:	2b00      	cmp	r3, #0
 8005760:	d018      	beq.n	8005794 <HAL_DAC_IRQHandler+0x5e>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	2204      	movs	r2, #4
 8005766:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel1 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH1);
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	691b      	ldr	r3, [r3, #16]
 800576c:	f043 0201 	orr.w	r2, r3, #1
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800577c:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the selected DAC channel1 DMA request */
      __HAL_DAC_DISABLE_IT(hdac, DAC_CR_DMAEN1);
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	681a      	ldr	r2, [r3, #0]
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800578c:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh1(hdac);
#else
      HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 800578e:	6878      	ldr	r0, [r7, #4]
 8005790:	f000 f86f 	bl	8005872 <HAL_DAC_DMAUnderrunCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    }
  }


  if ((itsource & DAC_IT_DMAUDR2) == DAC_IT_DMAUDR2)
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800579a:	2b00      	cmp	r3, #0
 800579c:	d01d      	beq.n	80057da <HAL_DAC_IRQHandler+0xa4>
  {
    /* Check underrun flag of DAC channel 2 */
    if ((itflag & DAC_FLAG_DMAUDR2) == DAC_FLAG_DMAUDR2)
 800579e:	68bb      	ldr	r3, [r7, #8]
 80057a0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d018      	beq.n	80057da <HAL_DAC_IRQHandler+0xa4>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	2204      	movs	r2, #4
 80057ac:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel2 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH2);
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	691b      	ldr	r3, [r3, #16]
 80057b2:	f043 0202 	orr.w	r2, r3, #2
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 80057c2:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the selected DAC channel2 DMA request */
      __HAL_DAC_DISABLE_IT(hdac, DAC_CR_DMAEN2);
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	681a      	ldr	r2, [r3, #0]
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 80057d2:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh2(hdac);
#else
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 80057d4:	6878      	ldr	r0, [r7, #4]
 80057d6:	f000 f9ed 	bl	8005bb4 <HAL_DACEx_DMAUnderrunCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    }
  }

}
 80057da:	bf00      	nop
 80057dc:	3710      	adds	r7, #16
 80057de:	46bd      	mov	sp, r7
 80057e0:	bd80      	pop	{r7, pc}

080057e2 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 80057e2:	b480      	push	{r7}
 80057e4:	b087      	sub	sp, #28
 80057e6:	af00      	add	r7, sp, #0
 80057e8:	60f8      	str	r0, [r7, #12]
 80057ea:	60b9      	str	r1, [r7, #8]
 80057ec:	607a      	str	r2, [r7, #4]
 80057ee:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 80057f0:	2300      	movs	r3, #0
 80057f2:	617b      	str	r3, [r7, #20]

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d101      	bne.n	80057fe <HAL_DAC_SetValue+0x1c>
  {
    return HAL_ERROR;
 80057fa:	2301      	movs	r3, #1
 80057fc:	e015      	b.n	800582a <HAL_DAC_SetValue+0x48>
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));

  tmp = (uint32_t)hdac->Instance;
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 8005804:	68bb      	ldr	r3, [r7, #8]
 8005806:	2b00      	cmp	r3, #0
 8005808:	d105      	bne.n	8005816 <HAL_DAC_SetValue+0x34>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 800580a:	697a      	ldr	r2, [r7, #20]
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	4413      	add	r3, r2
 8005810:	3308      	adds	r3, #8
 8005812:	617b      	str	r3, [r7, #20]
 8005814:	e004      	b.n	8005820 <HAL_DAC_SetValue+0x3e>
  }

  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8005816:	697a      	ldr	r2, [r7, #20]
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	4413      	add	r3, r2
 800581c:	3314      	adds	r3, #20
 800581e:	617b      	str	r3, [r7, #20]
  }


  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8005820:	697b      	ldr	r3, [r7, #20]
 8005822:	461a      	mov	r2, r3
 8005824:	683b      	ldr	r3, [r7, #0]
 8005826:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8005828:	2300      	movs	r3, #0
}
 800582a:	4618      	mov	r0, r3
 800582c:	371c      	adds	r7, #28
 800582e:	46bd      	mov	sp, r7
 8005830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005834:	4770      	bx	lr

08005836 <HAL_DAC_ConvCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8005836:	b480      	push	{r7}
 8005838:	b083      	sub	sp, #12
 800583a:	af00      	add	r7, sp, #0
 800583c:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallbackCh1 could be implemented in the user file
   */
}
 800583e:	bf00      	nop
 8005840:	370c      	adds	r7, #12
 8005842:	46bd      	mov	sp, r7
 8005844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005848:	4770      	bx	lr

0800584a <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 800584a:	b480      	push	{r7}
 800584c:	b083      	sub	sp, #12
 800584e:	af00      	add	r7, sp, #0
 8005850:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 8005852:	bf00      	nop
 8005854:	370c      	adds	r7, #12
 8005856:	46bd      	mov	sp, r7
 8005858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800585c:	4770      	bx	lr

0800585e <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 800585e:	b480      	push	{r7}
 8005860:	b083      	sub	sp, #12
 8005862:	af00      	add	r7, sp, #0
 8005864:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 8005866:	bf00      	nop
 8005868:	370c      	adds	r7, #12
 800586a:	46bd      	mov	sp, r7
 800586c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005870:	4770      	bx	lr

08005872 <HAL_DAC_DMAUnderrunCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8005872:	b480      	push	{r7}
 8005874:	b083      	sub	sp, #12
 8005876:	af00      	add	r7, sp, #0
 8005878:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh1 could be implemented in the user file
   */
}
 800587a:	bf00      	nop
 800587c:	370c      	adds	r7, #12
 800587e:	46bd      	mov	sp, r7
 8005880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005884:	4770      	bx	lr
	...

08005888 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8005888:	b580      	push	{r7, lr}
 800588a:	b08a      	sub	sp, #40	; 0x28
 800588c:	af00      	add	r7, sp, #0
 800588e:	60f8      	str	r0, [r7, #12]
 8005890:	60b9      	str	r1, [r7, #8]
 8005892:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005894:	2300      	movs	r3, #0
 8005896:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  uint32_t tmpreg2;
  uint32_t tickstart;
  uint32_t connectOnChip;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	2b00      	cmp	r3, #0
 800589e:	d002      	beq.n	80058a6 <HAL_DAC_ConfigChannel+0x1e>
 80058a0:	68bb      	ldr	r3, [r7, #8]
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	d101      	bne.n	80058aa <HAL_DAC_ConfigChannel+0x22>
  {
    return HAL_ERROR;
 80058a6:	2301      	movs	r3, #1
 80058a8:	e12a      	b.n	8005b00 <HAL_DAC_ConfigChannel+0x278>
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	795b      	ldrb	r3, [r3, #5]
 80058ae:	2b01      	cmp	r3, #1
 80058b0:	d101      	bne.n	80058b6 <HAL_DAC_ConfigChannel+0x2e>
 80058b2:	2302      	movs	r3, #2
 80058b4:	e124      	b.n	8005b00 <HAL_DAC_ConfigChannel+0x278>
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	2201      	movs	r2, #1
 80058ba:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	2202      	movs	r2, #2
 80058c0:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 80058c2:	68bb      	ldr	r3, [r7, #8]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	2b04      	cmp	r3, #4
 80058c8:	d17a      	bne.n	80059c0 <HAL_DAC_ConfigChannel+0x138>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 80058ca:	f7fe f88b 	bl	80039e4 <HAL_GetTick>
 80058ce:	61f8      	str	r0, [r7, #28]

    if (Channel == DAC_CHANNEL_1)
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	d13d      	bne.n	8005952 <HAL_DAC_ConfigChannel+0xca>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80058d6:	e018      	b.n	800590a <HAL_DAC_ConfigChannel+0x82>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80058d8:	f7fe f884 	bl	80039e4 <HAL_GetTick>
 80058dc:	4602      	mov	r2, r0
 80058de:	69fb      	ldr	r3, [r7, #28]
 80058e0:	1ad3      	subs	r3, r2, r3
 80058e2:	2b01      	cmp	r3, #1
 80058e4:	d911      	bls.n	800590a <HAL_DAC_ConfigChannel+0x82>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80058ec:	4b86      	ldr	r3, [pc, #536]	; (8005b08 <HAL_DAC_ConfigChannel+0x280>)
 80058ee:	4013      	ands	r3, r2
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	d00a      	beq.n	800590a <HAL_DAC_ConfigChannel+0x82>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	691b      	ldr	r3, [r3, #16]
 80058f8:	f043 0208 	orr.w	r2, r3, #8
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	2203      	movs	r2, #3
 8005904:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8005906:	2303      	movs	r3, #3
 8005908:	e0fa      	b.n	8005b00 <HAL_DAC_ConfigChannel+0x278>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005910:	4b7d      	ldr	r3, [pc, #500]	; (8005b08 <HAL_DAC_ConfigChannel+0x280>)
 8005912:	4013      	ands	r3, r2
 8005914:	2b00      	cmp	r3, #0
 8005916:	d1df      	bne.n	80058d8 <HAL_DAC_ConfigChannel+0x50>
          }
        }
      }
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	68ba      	ldr	r2, [r7, #8]
 800591e:	6992      	ldr	r2, [r2, #24]
 8005920:	641a      	str	r2, [r3, #64]	; 0x40
 8005922:	e020      	b.n	8005966 <HAL_DAC_ConfigChannel+0xde>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8005924:	f7fe f85e 	bl	80039e4 <HAL_GetTick>
 8005928:	4602      	mov	r2, r0
 800592a:	69fb      	ldr	r3, [r7, #28]
 800592c:	1ad3      	subs	r3, r2, r3
 800592e:	2b01      	cmp	r3, #1
 8005930:	d90f      	bls.n	8005952 <HAL_DAC_ConfigChannel+0xca>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005938:	2b00      	cmp	r3, #0
 800593a:	da0a      	bge.n	8005952 <HAL_DAC_ConfigChannel+0xca>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	691b      	ldr	r3, [r3, #16]
 8005940:	f043 0208 	orr.w	r2, r3, #8
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	2203      	movs	r2, #3
 800594c:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 800594e:	2303      	movs	r3, #3
 8005950:	e0d6      	b.n	8005b00 <HAL_DAC_ConfigChannel+0x278>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005958:	2b00      	cmp	r3, #0
 800595a:	dbe3      	blt.n	8005924 <HAL_DAC_ConfigChannel+0x9c>
          }
        }
      }
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	68ba      	ldr	r2, [r7, #8]
 8005962:	6992      	ldr	r2, [r2, #24]
 8005964:	645a      	str	r2, [r3, #68]	; 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	f003 0310 	and.w	r3, r3, #16
 8005972:	f240 31ff 	movw	r1, #1023	; 0x3ff
 8005976:	fa01 f303 	lsl.w	r3, r1, r3
 800597a:	43db      	mvns	r3, r3
 800597c:	ea02 0103 	and.w	r1, r2, r3
 8005980:	68bb      	ldr	r3, [r7, #8]
 8005982:	69da      	ldr	r2, [r3, #28]
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	f003 0310 	and.w	r3, r3, #16
 800598a:	409a      	lsls	r2, r3
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	430a      	orrs	r2, r1
 8005992:	649a      	str	r2, [r3, #72]	; 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	f003 0310 	and.w	r3, r3, #16
 80059a0:	21ff      	movs	r1, #255	; 0xff
 80059a2:	fa01 f303 	lsl.w	r3, r1, r3
 80059a6:	43db      	mvns	r3, r3
 80059a8:	ea02 0103 	and.w	r1, r2, r3
 80059ac:	68bb      	ldr	r3, [r7, #8]
 80059ae:	6a1a      	ldr	r2, [r3, #32]
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	f003 0310 	and.w	r3, r3, #16
 80059b6:	409a      	lsls	r2, r3
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	430a      	orrs	r2, r1
 80059be:	64da      	str	r2, [r3, #76]	; 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 80059c0:	68bb      	ldr	r3, [r7, #8]
 80059c2:	691b      	ldr	r3, [r3, #16]
 80059c4:	2b01      	cmp	r3, #1
 80059c6:	d11d      	bne.n	8005a04 <HAL_DAC_ConfigChannel+0x17c>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059ce:	61bb      	str	r3, [r7, #24]
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	f003 0310 	and.w	r3, r3, #16
 80059d6:	221f      	movs	r2, #31
 80059d8:	fa02 f303 	lsl.w	r3, r2, r3
 80059dc:	43db      	mvns	r3, r3
 80059de:	69ba      	ldr	r2, [r7, #24]
 80059e0:	4013      	ands	r3, r2
 80059e2:	61bb      	str	r3, [r7, #24]
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 80059e4:	68bb      	ldr	r3, [r7, #8]
 80059e6:	695b      	ldr	r3, [r3, #20]
 80059e8:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	f003 0310 	and.w	r3, r3, #16
 80059f0:	697a      	ldr	r2, [r7, #20]
 80059f2:	fa02 f303 	lsl.w	r3, r2, r3
 80059f6:	69ba      	ldr	r2, [r7, #24]
 80059f8:	4313      	orrs	r3, r2
 80059fa:	61bb      	str	r3, [r7, #24]
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	69ba      	ldr	r2, [r7, #24]
 8005a02:	639a      	str	r2, [r3, #56]	; 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005a0a:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	f003 0310 	and.w	r3, r3, #16
 8005a12:	2207      	movs	r2, #7
 8005a14:	fa02 f303 	lsl.w	r3, r2, r3
 8005a18:	43db      	mvns	r3, r3
 8005a1a:	69ba      	ldr	r2, [r7, #24]
 8005a1c:	4013      	ands	r3, r2
 8005a1e:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */


  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 8005a20:	68bb      	ldr	r3, [r7, #8]
 8005a22:	68db      	ldr	r3, [r3, #12]
 8005a24:	2b01      	cmp	r3, #1
 8005a26:	d102      	bne.n	8005a2e <HAL_DAC_ConfigChannel+0x1a6>
  {
    connectOnChip = 0x00000000UL;
 8005a28:	2300      	movs	r3, #0
 8005a2a:	627b      	str	r3, [r7, #36]	; 0x24
 8005a2c:	e00f      	b.n	8005a4e <HAL_DAC_ConfigChannel+0x1c6>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 8005a2e:	68bb      	ldr	r3, [r7, #8]
 8005a30:	68db      	ldr	r3, [r3, #12]
 8005a32:	2b02      	cmp	r3, #2
 8005a34:	d102      	bne.n	8005a3c <HAL_DAC_ConfigChannel+0x1b4>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 8005a36:	2301      	movs	r3, #1
 8005a38:	627b      	str	r3, [r7, #36]	; 0x24
 8005a3a:	e008      	b.n	8005a4e <HAL_DAC_ConfigChannel+0x1c6>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8005a3c:	68bb      	ldr	r3, [r7, #8]
 8005a3e:	689b      	ldr	r3, [r3, #8]
 8005a40:	2b00      	cmp	r3, #0
 8005a42:	d102      	bne.n	8005a4a <HAL_DAC_ConfigChannel+0x1c2>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 8005a44:	2301      	movs	r3, #1
 8005a46:	627b      	str	r3, [r7, #36]	; 0x24
 8005a48:	e001      	b.n	8005a4e <HAL_DAC_ConfigChannel+0x1c6>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 8005a4a:	2300      	movs	r3, #0
 8005a4c:	627b      	str	r3, [r7, #36]	; 0x24
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8005a4e:	68bb      	ldr	r3, [r7, #8]
 8005a50:	681a      	ldr	r2, [r3, #0]
 8005a52:	68bb      	ldr	r3, [r7, #8]
 8005a54:	689b      	ldr	r3, [r3, #8]
 8005a56:	4313      	orrs	r3, r2
 8005a58:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005a5a:	4313      	orrs	r3, r2
 8005a5c:	617b      	str	r3, [r7, #20]
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	f003 0310 	and.w	r3, r3, #16
 8005a64:	697a      	ldr	r2, [r7, #20]
 8005a66:	fa02 f303 	lsl.w	r3, r2, r3
 8005a6a:	69ba      	ldr	r2, [r7, #24]
 8005a6c:	4313      	orrs	r3, r2
 8005a6e:	61bb      	str	r3, [r7, #24]
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	69ba      	ldr	r2, [r7, #24]
 8005a76:	63da      	str	r2, [r3, #60]	; 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	6819      	ldr	r1, [r3, #0]
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	f003 0310 	and.w	r3, r3, #16
 8005a84:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8005a88:	fa02 f303 	lsl.w	r3, r2, r3
 8005a8c:	43da      	mvns	r2, r3
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	400a      	ands	r2, r1
 8005a94:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	61bb      	str	r3, [r7, #24]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	f003 0310 	and.w	r3, r3, #16
 8005aa4:	f640 72fe 	movw	r2, #4094	; 0xffe
 8005aa8:	fa02 f303 	lsl.w	r3, r2, r3
 8005aac:	43db      	mvns	r3, r3
 8005aae:	69ba      	ldr	r2, [r7, #24]
 8005ab0:	4013      	ands	r3, r2
 8005ab2:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8005ab4:	68bb      	ldr	r3, [r7, #8]
 8005ab6:	685b      	ldr	r3, [r3, #4]
 8005ab8:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	f003 0310 	and.w	r3, r3, #16
 8005ac0:	697a      	ldr	r2, [r7, #20]
 8005ac2:	fa02 f303 	lsl.w	r3, r2, r3
 8005ac6:	69ba      	ldr	r2, [r7, #24]
 8005ac8:	4313      	orrs	r3, r2
 8005aca:	61bb      	str	r3, [r7, #24]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	69ba      	ldr	r2, [r7, #24]
 8005ad2:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	6819      	ldr	r1, [r3, #0]
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	f003 0310 	and.w	r3, r3, #16
 8005ae0:	22c0      	movs	r2, #192	; 0xc0
 8005ae2:	fa02 f303 	lsl.w	r3, r2, r3
 8005ae6:	43da      	mvns	r2, r3
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	400a      	ands	r2, r1
 8005aee:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	2201      	movs	r2, #1
 8005af4:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	2200      	movs	r2, #0
 8005afa:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 8005afc:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8005b00:	4618      	mov	r0, r3
 8005b02:	3728      	adds	r7, #40	; 0x28
 8005b04:	46bd      	mov	sp, r7
 8005b06:	bd80      	pop	{r7, pc}
 8005b08:	20008000 	.word	0x20008000

08005b0c <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8005b0c:	b580      	push	{r7, lr}
 8005b0e:	b084      	sub	sp, #16
 8005b10:	af00      	add	r7, sp, #0
 8005b12:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b18:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 8005b1a:	68f8      	ldr	r0, [r7, #12]
 8005b1c:	f7ff fe8b 	bl	8005836 <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	2201      	movs	r2, #1
 8005b24:	711a      	strb	r2, [r3, #4]
}
 8005b26:	bf00      	nop
 8005b28:	3710      	adds	r7, #16
 8005b2a:	46bd      	mov	sp, r7
 8005b2c:	bd80      	pop	{r7, pc}

08005b2e <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8005b2e:	b580      	push	{r7, lr}
 8005b30:	b084      	sub	sp, #16
 8005b32:	af00      	add	r7, sp, #0
 8005b34:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b3a:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 8005b3c:	68f8      	ldr	r0, [r7, #12]
 8005b3e:	f7ff fe84 	bl	800584a <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8005b42:	bf00      	nop
 8005b44:	3710      	adds	r7, #16
 8005b46:	46bd      	mov	sp, r7
 8005b48:	bd80      	pop	{r7, pc}

08005b4a <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 8005b4a:	b580      	push	{r7, lr}
 8005b4c:	b084      	sub	sp, #16
 8005b4e:	af00      	add	r7, sp, #0
 8005b50:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b56:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	691b      	ldr	r3, [r3, #16]
 8005b5c:	f043 0204 	orr.w	r2, r3, #4
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 8005b64:	68f8      	ldr	r0, [r7, #12]
 8005b66:	f7ff fe7a 	bl	800585e <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	2201      	movs	r2, #1
 8005b6e:	711a      	strb	r2, [r3, #4]
}
 8005b70:	bf00      	nop
 8005b72:	3710      	adds	r7, #16
 8005b74:	46bd      	mov	sp, r7
 8005b76:	bd80      	pop	{r7, pc}

08005b78 <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8005b78:	b480      	push	{r7}
 8005b7a:	b083      	sub	sp, #12
 8005b7c:	af00      	add	r7, sp, #0
 8005b7e:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 8005b80:	bf00      	nop
 8005b82:	370c      	adds	r7, #12
 8005b84:	46bd      	mov	sp, r7
 8005b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b8a:	4770      	bx	lr

08005b8c <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8005b8c:	b480      	push	{r7}
 8005b8e:	b083      	sub	sp, #12
 8005b90:	af00      	add	r7, sp, #0
 8005b92:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 8005b94:	bf00      	nop
 8005b96:	370c      	adds	r7, #12
 8005b98:	46bd      	mov	sp, r7
 8005b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b9e:	4770      	bx	lr

08005ba0 <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8005ba0:	b480      	push	{r7}
 8005ba2:	b083      	sub	sp, #12
 8005ba4:	af00      	add	r7, sp, #0
 8005ba6:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 8005ba8:	bf00      	nop
 8005baa:	370c      	adds	r7, #12
 8005bac:	46bd      	mov	sp, r7
 8005bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bb2:	4770      	bx	lr

08005bb4 <HAL_DACEx_DMAUnderrunCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_DMAUnderrunCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8005bb4:	b480      	push	{r7}
 8005bb6:	b083      	sub	sp, #12
 8005bb8:	af00      	add	r7, sp, #0
 8005bba:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_DMAUnderrunCallbackCh2 could be implemented in the user file
   */
}
 8005bbc:	bf00      	nop
 8005bbe:	370c      	adds	r7, #12
 8005bc0:	46bd      	mov	sp, r7
 8005bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bc6:	4770      	bx	lr

08005bc8 <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8005bc8:	b580      	push	{r7, lr}
 8005bca:	b084      	sub	sp, #16
 8005bcc:	af00      	add	r7, sp, #0
 8005bce:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005bd4:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 8005bd6:	68f8      	ldr	r0, [r7, #12]
 8005bd8:	f7ff ffce 	bl	8005b78 <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	2201      	movs	r2, #1
 8005be0:	711a      	strb	r2, [r3, #4]
}
 8005be2:	bf00      	nop
 8005be4:	3710      	adds	r7, #16
 8005be6:	46bd      	mov	sp, r7
 8005be8:	bd80      	pop	{r7, pc}

08005bea <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8005bea:	b580      	push	{r7, lr}
 8005bec:	b084      	sub	sp, #16
 8005bee:	af00      	add	r7, sp, #0
 8005bf0:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005bf6:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 8005bf8:	68f8      	ldr	r0, [r7, #12]
 8005bfa:	f7ff ffc7 	bl	8005b8c <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8005bfe:	bf00      	nop
 8005c00:	3710      	adds	r7, #16
 8005c02:	46bd      	mov	sp, r7
 8005c04:	bd80      	pop	{r7, pc}

08005c06 <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 8005c06:	b580      	push	{r7, lr}
 8005c08:	b084      	sub	sp, #16
 8005c0a:	af00      	add	r7, sp, #0
 8005c0c:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c12:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	691b      	ldr	r3, [r3, #16]
 8005c18:	f043 0204 	orr.w	r2, r3, #4
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 8005c20:	68f8      	ldr	r0, [r7, #12]
 8005c22:	f7ff ffbd 	bl	8005ba0 <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	2201      	movs	r2, #1
 8005c2a:	711a      	strb	r2, [r3, #4]
}
 8005c2c:	bf00      	nop
 8005c2e:	3710      	adds	r7, #16
 8005c30:	46bd      	mov	sp, r7
 8005c32:	bd80      	pop	{r7, pc}

08005c34 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005c34:	b580      	push	{r7, lr}
 8005c36:	b086      	sub	sp, #24
 8005c38:	af00      	add	r7, sp, #0
 8005c3a:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8005c3c:	f7fd fed2 	bl	80039e4 <HAL_GetTick>
 8005c40:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	2b00      	cmp	r3, #0
 8005c46:	d101      	bne.n	8005c4c <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8005c48:	2301      	movs	r3, #1
 8005c4a:	e316      	b.n	800627a <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	4a66      	ldr	r2, [pc, #408]	; (8005dec <HAL_DMA_Init+0x1b8>)
 8005c52:	4293      	cmp	r3, r2
 8005c54:	d04a      	beq.n	8005cec <HAL_DMA_Init+0xb8>
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	4a65      	ldr	r2, [pc, #404]	; (8005df0 <HAL_DMA_Init+0x1bc>)
 8005c5c:	4293      	cmp	r3, r2
 8005c5e:	d045      	beq.n	8005cec <HAL_DMA_Init+0xb8>
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	4a63      	ldr	r2, [pc, #396]	; (8005df4 <HAL_DMA_Init+0x1c0>)
 8005c66:	4293      	cmp	r3, r2
 8005c68:	d040      	beq.n	8005cec <HAL_DMA_Init+0xb8>
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	4a62      	ldr	r2, [pc, #392]	; (8005df8 <HAL_DMA_Init+0x1c4>)
 8005c70:	4293      	cmp	r3, r2
 8005c72:	d03b      	beq.n	8005cec <HAL_DMA_Init+0xb8>
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	4a60      	ldr	r2, [pc, #384]	; (8005dfc <HAL_DMA_Init+0x1c8>)
 8005c7a:	4293      	cmp	r3, r2
 8005c7c:	d036      	beq.n	8005cec <HAL_DMA_Init+0xb8>
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	4a5f      	ldr	r2, [pc, #380]	; (8005e00 <HAL_DMA_Init+0x1cc>)
 8005c84:	4293      	cmp	r3, r2
 8005c86:	d031      	beq.n	8005cec <HAL_DMA_Init+0xb8>
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	4a5d      	ldr	r2, [pc, #372]	; (8005e04 <HAL_DMA_Init+0x1d0>)
 8005c8e:	4293      	cmp	r3, r2
 8005c90:	d02c      	beq.n	8005cec <HAL_DMA_Init+0xb8>
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	4a5c      	ldr	r2, [pc, #368]	; (8005e08 <HAL_DMA_Init+0x1d4>)
 8005c98:	4293      	cmp	r3, r2
 8005c9a:	d027      	beq.n	8005cec <HAL_DMA_Init+0xb8>
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	4a5a      	ldr	r2, [pc, #360]	; (8005e0c <HAL_DMA_Init+0x1d8>)
 8005ca2:	4293      	cmp	r3, r2
 8005ca4:	d022      	beq.n	8005cec <HAL_DMA_Init+0xb8>
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	4a59      	ldr	r2, [pc, #356]	; (8005e10 <HAL_DMA_Init+0x1dc>)
 8005cac:	4293      	cmp	r3, r2
 8005cae:	d01d      	beq.n	8005cec <HAL_DMA_Init+0xb8>
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	4a57      	ldr	r2, [pc, #348]	; (8005e14 <HAL_DMA_Init+0x1e0>)
 8005cb6:	4293      	cmp	r3, r2
 8005cb8:	d018      	beq.n	8005cec <HAL_DMA_Init+0xb8>
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	4a56      	ldr	r2, [pc, #344]	; (8005e18 <HAL_DMA_Init+0x1e4>)
 8005cc0:	4293      	cmp	r3, r2
 8005cc2:	d013      	beq.n	8005cec <HAL_DMA_Init+0xb8>
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	4a54      	ldr	r2, [pc, #336]	; (8005e1c <HAL_DMA_Init+0x1e8>)
 8005cca:	4293      	cmp	r3, r2
 8005ccc:	d00e      	beq.n	8005cec <HAL_DMA_Init+0xb8>
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	4a53      	ldr	r2, [pc, #332]	; (8005e20 <HAL_DMA_Init+0x1ec>)
 8005cd4:	4293      	cmp	r3, r2
 8005cd6:	d009      	beq.n	8005cec <HAL_DMA_Init+0xb8>
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	4a51      	ldr	r2, [pc, #324]	; (8005e24 <HAL_DMA_Init+0x1f0>)
 8005cde:	4293      	cmp	r3, r2
 8005ce0:	d004      	beq.n	8005cec <HAL_DMA_Init+0xb8>
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	4a50      	ldr	r2, [pc, #320]	; (8005e28 <HAL_DMA_Init+0x1f4>)
 8005ce8:	4293      	cmp	r3, r2
 8005cea:	d101      	bne.n	8005cf0 <HAL_DMA_Init+0xbc>
 8005cec:	2301      	movs	r3, #1
 8005cee:	e000      	b.n	8005cf2 <HAL_DMA_Init+0xbe>
 8005cf0:	2300      	movs	r3, #0
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	f000 813b 	beq.w	8005f6e <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	2202      	movs	r2, #2
 8005cfc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	2200      	movs	r2, #0
 8005d04:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	4a37      	ldr	r2, [pc, #220]	; (8005dec <HAL_DMA_Init+0x1b8>)
 8005d0e:	4293      	cmp	r3, r2
 8005d10:	d04a      	beq.n	8005da8 <HAL_DMA_Init+0x174>
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	4a36      	ldr	r2, [pc, #216]	; (8005df0 <HAL_DMA_Init+0x1bc>)
 8005d18:	4293      	cmp	r3, r2
 8005d1a:	d045      	beq.n	8005da8 <HAL_DMA_Init+0x174>
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	4a34      	ldr	r2, [pc, #208]	; (8005df4 <HAL_DMA_Init+0x1c0>)
 8005d22:	4293      	cmp	r3, r2
 8005d24:	d040      	beq.n	8005da8 <HAL_DMA_Init+0x174>
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	4a33      	ldr	r2, [pc, #204]	; (8005df8 <HAL_DMA_Init+0x1c4>)
 8005d2c:	4293      	cmp	r3, r2
 8005d2e:	d03b      	beq.n	8005da8 <HAL_DMA_Init+0x174>
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	4a31      	ldr	r2, [pc, #196]	; (8005dfc <HAL_DMA_Init+0x1c8>)
 8005d36:	4293      	cmp	r3, r2
 8005d38:	d036      	beq.n	8005da8 <HAL_DMA_Init+0x174>
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	4a30      	ldr	r2, [pc, #192]	; (8005e00 <HAL_DMA_Init+0x1cc>)
 8005d40:	4293      	cmp	r3, r2
 8005d42:	d031      	beq.n	8005da8 <HAL_DMA_Init+0x174>
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	4a2e      	ldr	r2, [pc, #184]	; (8005e04 <HAL_DMA_Init+0x1d0>)
 8005d4a:	4293      	cmp	r3, r2
 8005d4c:	d02c      	beq.n	8005da8 <HAL_DMA_Init+0x174>
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	4a2d      	ldr	r2, [pc, #180]	; (8005e08 <HAL_DMA_Init+0x1d4>)
 8005d54:	4293      	cmp	r3, r2
 8005d56:	d027      	beq.n	8005da8 <HAL_DMA_Init+0x174>
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	4a2b      	ldr	r2, [pc, #172]	; (8005e0c <HAL_DMA_Init+0x1d8>)
 8005d5e:	4293      	cmp	r3, r2
 8005d60:	d022      	beq.n	8005da8 <HAL_DMA_Init+0x174>
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	4a2a      	ldr	r2, [pc, #168]	; (8005e10 <HAL_DMA_Init+0x1dc>)
 8005d68:	4293      	cmp	r3, r2
 8005d6a:	d01d      	beq.n	8005da8 <HAL_DMA_Init+0x174>
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	4a28      	ldr	r2, [pc, #160]	; (8005e14 <HAL_DMA_Init+0x1e0>)
 8005d72:	4293      	cmp	r3, r2
 8005d74:	d018      	beq.n	8005da8 <HAL_DMA_Init+0x174>
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	4a27      	ldr	r2, [pc, #156]	; (8005e18 <HAL_DMA_Init+0x1e4>)
 8005d7c:	4293      	cmp	r3, r2
 8005d7e:	d013      	beq.n	8005da8 <HAL_DMA_Init+0x174>
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	4a25      	ldr	r2, [pc, #148]	; (8005e1c <HAL_DMA_Init+0x1e8>)
 8005d86:	4293      	cmp	r3, r2
 8005d88:	d00e      	beq.n	8005da8 <HAL_DMA_Init+0x174>
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	4a24      	ldr	r2, [pc, #144]	; (8005e20 <HAL_DMA_Init+0x1ec>)
 8005d90:	4293      	cmp	r3, r2
 8005d92:	d009      	beq.n	8005da8 <HAL_DMA_Init+0x174>
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	4a22      	ldr	r2, [pc, #136]	; (8005e24 <HAL_DMA_Init+0x1f0>)
 8005d9a:	4293      	cmp	r3, r2
 8005d9c:	d004      	beq.n	8005da8 <HAL_DMA_Init+0x174>
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	4a21      	ldr	r2, [pc, #132]	; (8005e28 <HAL_DMA_Init+0x1f4>)
 8005da4:	4293      	cmp	r3, r2
 8005da6:	d108      	bne.n	8005dba <HAL_DMA_Init+0x186>
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	681a      	ldr	r2, [r3, #0]
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	f022 0201 	bic.w	r2, r2, #1
 8005db6:	601a      	str	r2, [r3, #0]
 8005db8:	e007      	b.n	8005dca <HAL_DMA_Init+0x196>
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	681a      	ldr	r2, [r3, #0]
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	f022 0201 	bic.w	r2, r2, #1
 8005dc8:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8005dca:	e02f      	b.n	8005e2c <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005dcc:	f7fd fe0a 	bl	80039e4 <HAL_GetTick>
 8005dd0:	4602      	mov	r2, r0
 8005dd2:	693b      	ldr	r3, [r7, #16]
 8005dd4:	1ad3      	subs	r3, r2, r3
 8005dd6:	2b05      	cmp	r3, #5
 8005dd8:	d928      	bls.n	8005e2c <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	2220      	movs	r2, #32
 8005dde:	655a      	str	r2, [r3, #84]	; 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	2203      	movs	r2, #3
 8005de4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        return HAL_ERROR;
 8005de8:	2301      	movs	r3, #1
 8005dea:	e246      	b.n	800627a <HAL_DMA_Init+0x646>
 8005dec:	40020010 	.word	0x40020010
 8005df0:	40020028 	.word	0x40020028
 8005df4:	40020040 	.word	0x40020040
 8005df8:	40020058 	.word	0x40020058
 8005dfc:	40020070 	.word	0x40020070
 8005e00:	40020088 	.word	0x40020088
 8005e04:	400200a0 	.word	0x400200a0
 8005e08:	400200b8 	.word	0x400200b8
 8005e0c:	40020410 	.word	0x40020410
 8005e10:	40020428 	.word	0x40020428
 8005e14:	40020440 	.word	0x40020440
 8005e18:	40020458 	.word	0x40020458
 8005e1c:	40020470 	.word	0x40020470
 8005e20:	40020488 	.word	0x40020488
 8005e24:	400204a0 	.word	0x400204a0
 8005e28:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	f003 0301 	and.w	r3, r3, #1
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	d1c8      	bne.n	8005dcc <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8005e42:	697a      	ldr	r2, [r7, #20]
 8005e44:	4b83      	ldr	r3, [pc, #524]	; (8006054 <HAL_DMA_Init+0x420>)
 8005e46:	4013      	ands	r3, r2
 8005e48:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 8005e52:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	691b      	ldr	r3, [r3, #16]
 8005e58:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005e5e:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	699b      	ldr	r3, [r3, #24]
 8005e64:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005e6a:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	6a1b      	ldr	r3, [r3, #32]
 8005e70:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 8005e72:	697a      	ldr	r2, [r7, #20]
 8005e74:	4313      	orrs	r3, r2
 8005e76:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e7c:	2b04      	cmp	r3, #4
 8005e7e:	d107      	bne.n	8005e90 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e88:	4313      	orrs	r3, r2
 8005e8a:	697a      	ldr	r2, [r7, #20]
 8005e8c:	4313      	orrs	r3, r2
 8005e8e:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8005e90:	4b71      	ldr	r3, [pc, #452]	; (8006058 <HAL_DMA_Init+0x424>)
 8005e92:	681a      	ldr	r2, [r3, #0]
 8005e94:	4b71      	ldr	r3, [pc, #452]	; (800605c <HAL_DMA_Init+0x428>)
 8005e96:	4013      	ands	r3, r2
 8005e98:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005e9c:	d328      	bcc.n	8005ef0 <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	685b      	ldr	r3, [r3, #4]
 8005ea2:	2b28      	cmp	r3, #40	; 0x28
 8005ea4:	d903      	bls.n	8005eae <HAL_DMA_Init+0x27a>
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	685b      	ldr	r3, [r3, #4]
 8005eaa:	2b2e      	cmp	r3, #46	; 0x2e
 8005eac:	d917      	bls.n	8005ede <HAL_DMA_Init+0x2aa>
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	685b      	ldr	r3, [r3, #4]
 8005eb2:	2b3e      	cmp	r3, #62	; 0x3e
 8005eb4:	d903      	bls.n	8005ebe <HAL_DMA_Init+0x28a>
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	685b      	ldr	r3, [r3, #4]
 8005eba:	2b42      	cmp	r3, #66	; 0x42
 8005ebc:	d90f      	bls.n	8005ede <HAL_DMA_Init+0x2aa>
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	685b      	ldr	r3, [r3, #4]
 8005ec2:	2b46      	cmp	r3, #70	; 0x46
 8005ec4:	d903      	bls.n	8005ece <HAL_DMA_Init+0x29a>
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	685b      	ldr	r3, [r3, #4]
 8005eca:	2b48      	cmp	r3, #72	; 0x48
 8005ecc:	d907      	bls.n	8005ede <HAL_DMA_Init+0x2aa>
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	685b      	ldr	r3, [r3, #4]
 8005ed2:	2b4e      	cmp	r3, #78	; 0x4e
 8005ed4:	d905      	bls.n	8005ee2 <HAL_DMA_Init+0x2ae>
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	685b      	ldr	r3, [r3, #4]
 8005eda:	2b52      	cmp	r3, #82	; 0x52
 8005edc:	d801      	bhi.n	8005ee2 <HAL_DMA_Init+0x2ae>
 8005ede:	2301      	movs	r3, #1
 8005ee0:	e000      	b.n	8005ee4 <HAL_DMA_Init+0x2b0>
 8005ee2:	2300      	movs	r3, #0
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	d003      	beq.n	8005ef0 <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8005ee8:	697b      	ldr	r3, [r7, #20]
 8005eea:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005eee:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	697a      	ldr	r2, [r7, #20]
 8005ef6:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	695b      	ldr	r3, [r3, #20]
 8005efe:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8005f00:	697b      	ldr	r3, [r7, #20]
 8005f02:	f023 0307 	bic.w	r3, r3, #7
 8005f06:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f0c:	697a      	ldr	r2, [r7, #20]
 8005f0e:	4313      	orrs	r3, r2
 8005f10:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f16:	2b04      	cmp	r3, #4
 8005f18:	d117      	bne.n	8005f4a <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f1e:	697a      	ldr	r2, [r7, #20]
 8005f20:	4313      	orrs	r3, r2
 8005f22:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	d00e      	beq.n	8005f4a <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8005f2c:	6878      	ldr	r0, [r7, #4]
 8005f2e:	f002 fb33 	bl	8008598 <DMA_CheckFifoParam>
 8005f32:	4603      	mov	r3, r0
 8005f34:	2b00      	cmp	r3, #0
 8005f36:	d008      	beq.n	8005f4a <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	2240      	movs	r2, #64	; 0x40
 8005f3c:	655a      	str	r2, [r3, #84]	; 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	2201      	movs	r2, #1
 8005f42:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          return HAL_ERROR;
 8005f46:	2301      	movs	r3, #1
 8005f48:	e197      	b.n	800627a <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	697a      	ldr	r2, [r7, #20]
 8005f50:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8005f52:	6878      	ldr	r0, [r7, #4]
 8005f54:	f002 fa6e 	bl	8008434 <DMA_CalcBaseAndBitshift>
 8005f58:	4603      	mov	r3, r0
 8005f5a:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005f60:	f003 031f 	and.w	r3, r3, #31
 8005f64:	223f      	movs	r2, #63	; 0x3f
 8005f66:	409a      	lsls	r2, r3
 8005f68:	68bb      	ldr	r3, [r7, #8]
 8005f6a:	609a      	str	r2, [r3, #8]
 8005f6c:	e0cd      	b.n	800610a <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	4a3b      	ldr	r2, [pc, #236]	; (8006060 <HAL_DMA_Init+0x42c>)
 8005f74:	4293      	cmp	r3, r2
 8005f76:	d022      	beq.n	8005fbe <HAL_DMA_Init+0x38a>
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	4a39      	ldr	r2, [pc, #228]	; (8006064 <HAL_DMA_Init+0x430>)
 8005f7e:	4293      	cmp	r3, r2
 8005f80:	d01d      	beq.n	8005fbe <HAL_DMA_Init+0x38a>
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	4a38      	ldr	r2, [pc, #224]	; (8006068 <HAL_DMA_Init+0x434>)
 8005f88:	4293      	cmp	r3, r2
 8005f8a:	d018      	beq.n	8005fbe <HAL_DMA_Init+0x38a>
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	4a36      	ldr	r2, [pc, #216]	; (800606c <HAL_DMA_Init+0x438>)
 8005f92:	4293      	cmp	r3, r2
 8005f94:	d013      	beq.n	8005fbe <HAL_DMA_Init+0x38a>
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	4a35      	ldr	r2, [pc, #212]	; (8006070 <HAL_DMA_Init+0x43c>)
 8005f9c:	4293      	cmp	r3, r2
 8005f9e:	d00e      	beq.n	8005fbe <HAL_DMA_Init+0x38a>
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	4a33      	ldr	r2, [pc, #204]	; (8006074 <HAL_DMA_Init+0x440>)
 8005fa6:	4293      	cmp	r3, r2
 8005fa8:	d009      	beq.n	8005fbe <HAL_DMA_Init+0x38a>
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	4a32      	ldr	r2, [pc, #200]	; (8006078 <HAL_DMA_Init+0x444>)
 8005fb0:	4293      	cmp	r3, r2
 8005fb2:	d004      	beq.n	8005fbe <HAL_DMA_Init+0x38a>
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	4a30      	ldr	r2, [pc, #192]	; (800607c <HAL_DMA_Init+0x448>)
 8005fba:	4293      	cmp	r3, r2
 8005fbc:	d101      	bne.n	8005fc2 <HAL_DMA_Init+0x38e>
 8005fbe:	2301      	movs	r3, #1
 8005fc0:	e000      	b.n	8005fc4 <HAL_DMA_Init+0x390>
 8005fc2:	2300      	movs	r3, #0
 8005fc4:	2b00      	cmp	r3, #0
 8005fc6:	f000 8097 	beq.w	80060f8 <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	4a24      	ldr	r2, [pc, #144]	; (8006060 <HAL_DMA_Init+0x42c>)
 8005fd0:	4293      	cmp	r3, r2
 8005fd2:	d021      	beq.n	8006018 <HAL_DMA_Init+0x3e4>
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	4a22      	ldr	r2, [pc, #136]	; (8006064 <HAL_DMA_Init+0x430>)
 8005fda:	4293      	cmp	r3, r2
 8005fdc:	d01c      	beq.n	8006018 <HAL_DMA_Init+0x3e4>
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	4a21      	ldr	r2, [pc, #132]	; (8006068 <HAL_DMA_Init+0x434>)
 8005fe4:	4293      	cmp	r3, r2
 8005fe6:	d017      	beq.n	8006018 <HAL_DMA_Init+0x3e4>
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	4a1f      	ldr	r2, [pc, #124]	; (800606c <HAL_DMA_Init+0x438>)
 8005fee:	4293      	cmp	r3, r2
 8005ff0:	d012      	beq.n	8006018 <HAL_DMA_Init+0x3e4>
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	4a1e      	ldr	r2, [pc, #120]	; (8006070 <HAL_DMA_Init+0x43c>)
 8005ff8:	4293      	cmp	r3, r2
 8005ffa:	d00d      	beq.n	8006018 <HAL_DMA_Init+0x3e4>
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	4a1c      	ldr	r2, [pc, #112]	; (8006074 <HAL_DMA_Init+0x440>)
 8006002:	4293      	cmp	r3, r2
 8006004:	d008      	beq.n	8006018 <HAL_DMA_Init+0x3e4>
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	4a1b      	ldr	r2, [pc, #108]	; (8006078 <HAL_DMA_Init+0x444>)
 800600c:	4293      	cmp	r3, r2
 800600e:	d003      	beq.n	8006018 <HAL_DMA_Init+0x3e4>
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	4a19      	ldr	r2, [pc, #100]	; (800607c <HAL_DMA_Init+0x448>)
 8006016:	4293      	cmp	r3, r2
 8006018:	bf00      	nop
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	2202      	movs	r2, #2
 800601e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	2200      	movs	r2, #0
 8006026:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8006032:	697a      	ldr	r2, [r7, #20]
 8006034:	4b12      	ldr	r3, [pc, #72]	; (8006080 <HAL_DMA_Init+0x44c>)
 8006036:	4013      	ands	r3, r2
 8006038:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	689b      	ldr	r3, [r3, #8]
 800603e:	2b40      	cmp	r3, #64	; 0x40
 8006040:	d020      	beq.n	8006084 <HAL_DMA_Init+0x450>
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	689b      	ldr	r3, [r3, #8]
 8006046:	2b80      	cmp	r3, #128	; 0x80
 8006048:	d102      	bne.n	8006050 <HAL_DMA_Init+0x41c>
 800604a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800604e:	e01a      	b.n	8006086 <HAL_DMA_Init+0x452>
 8006050:	2300      	movs	r3, #0
 8006052:	e018      	b.n	8006086 <HAL_DMA_Init+0x452>
 8006054:	fe10803f 	.word	0xfe10803f
 8006058:	5c001000 	.word	0x5c001000
 800605c:	ffff0000 	.word	0xffff0000
 8006060:	58025408 	.word	0x58025408
 8006064:	5802541c 	.word	0x5802541c
 8006068:	58025430 	.word	0x58025430
 800606c:	58025444 	.word	0x58025444
 8006070:	58025458 	.word	0x58025458
 8006074:	5802546c 	.word	0x5802546c
 8006078:	58025480 	.word	0x58025480
 800607c:	58025494 	.word	0x58025494
 8006080:	fffe000f 	.word	0xfffe000f
 8006084:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8006086:	687a      	ldr	r2, [r7, #4]
 8006088:	68d2      	ldr	r2, [r2, #12]
 800608a:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 800608c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	691b      	ldr	r3, [r3, #16]
 8006092:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8006094:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	695b      	ldr	r3, [r3, #20]
 800609a:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 800609c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	699b      	ldr	r3, [r3, #24]
 80060a2:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 80060a4:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	69db      	ldr	r3, [r3, #28]
 80060aa:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 80060ac:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	6a1b      	ldr	r3, [r3, #32]
 80060b2:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 80060b4:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80060b6:	697a      	ldr	r2, [r7, #20]
 80060b8:	4313      	orrs	r3, r2
 80060ba:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	697a      	ldr	r2, [r7, #20]
 80060c2:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	461a      	mov	r2, r3
 80060ca:	4b6e      	ldr	r3, [pc, #440]	; (8006284 <HAL_DMA_Init+0x650>)
 80060cc:	4413      	add	r3, r2
 80060ce:	4a6e      	ldr	r2, [pc, #440]	; (8006288 <HAL_DMA_Init+0x654>)
 80060d0:	fba2 2303 	umull	r2, r3, r2, r3
 80060d4:	091b      	lsrs	r3, r3, #4
 80060d6:	009a      	lsls	r2, r3, #2
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80060dc:	6878      	ldr	r0, [r7, #4]
 80060de:	f002 f9a9 	bl	8008434 <DMA_CalcBaseAndBitshift>
 80060e2:	4603      	mov	r3, r0
 80060e4:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80060ea:	f003 031f 	and.w	r3, r3, #31
 80060ee:	2201      	movs	r2, #1
 80060f0:	409a      	lsls	r2, r3
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	605a      	str	r2, [r3, #4]
 80060f6:	e008      	b.n	800610a <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	2240      	movs	r2, #64	; 0x40
 80060fc:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	2203      	movs	r2, #3
 8006102:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    return HAL_ERROR;
 8006106:	2301      	movs	r3, #1
 8006108:	e0b7      	b.n	800627a <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	4a5f      	ldr	r2, [pc, #380]	; (800628c <HAL_DMA_Init+0x658>)
 8006110:	4293      	cmp	r3, r2
 8006112:	d072      	beq.n	80061fa <HAL_DMA_Init+0x5c6>
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	4a5d      	ldr	r2, [pc, #372]	; (8006290 <HAL_DMA_Init+0x65c>)
 800611a:	4293      	cmp	r3, r2
 800611c:	d06d      	beq.n	80061fa <HAL_DMA_Init+0x5c6>
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	4a5c      	ldr	r2, [pc, #368]	; (8006294 <HAL_DMA_Init+0x660>)
 8006124:	4293      	cmp	r3, r2
 8006126:	d068      	beq.n	80061fa <HAL_DMA_Init+0x5c6>
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	4a5a      	ldr	r2, [pc, #360]	; (8006298 <HAL_DMA_Init+0x664>)
 800612e:	4293      	cmp	r3, r2
 8006130:	d063      	beq.n	80061fa <HAL_DMA_Init+0x5c6>
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	4a59      	ldr	r2, [pc, #356]	; (800629c <HAL_DMA_Init+0x668>)
 8006138:	4293      	cmp	r3, r2
 800613a:	d05e      	beq.n	80061fa <HAL_DMA_Init+0x5c6>
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	4a57      	ldr	r2, [pc, #348]	; (80062a0 <HAL_DMA_Init+0x66c>)
 8006142:	4293      	cmp	r3, r2
 8006144:	d059      	beq.n	80061fa <HAL_DMA_Init+0x5c6>
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	4a56      	ldr	r2, [pc, #344]	; (80062a4 <HAL_DMA_Init+0x670>)
 800614c:	4293      	cmp	r3, r2
 800614e:	d054      	beq.n	80061fa <HAL_DMA_Init+0x5c6>
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	4a54      	ldr	r2, [pc, #336]	; (80062a8 <HAL_DMA_Init+0x674>)
 8006156:	4293      	cmp	r3, r2
 8006158:	d04f      	beq.n	80061fa <HAL_DMA_Init+0x5c6>
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	4a53      	ldr	r2, [pc, #332]	; (80062ac <HAL_DMA_Init+0x678>)
 8006160:	4293      	cmp	r3, r2
 8006162:	d04a      	beq.n	80061fa <HAL_DMA_Init+0x5c6>
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	4a51      	ldr	r2, [pc, #324]	; (80062b0 <HAL_DMA_Init+0x67c>)
 800616a:	4293      	cmp	r3, r2
 800616c:	d045      	beq.n	80061fa <HAL_DMA_Init+0x5c6>
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	4a50      	ldr	r2, [pc, #320]	; (80062b4 <HAL_DMA_Init+0x680>)
 8006174:	4293      	cmp	r3, r2
 8006176:	d040      	beq.n	80061fa <HAL_DMA_Init+0x5c6>
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	4a4e      	ldr	r2, [pc, #312]	; (80062b8 <HAL_DMA_Init+0x684>)
 800617e:	4293      	cmp	r3, r2
 8006180:	d03b      	beq.n	80061fa <HAL_DMA_Init+0x5c6>
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	4a4d      	ldr	r2, [pc, #308]	; (80062bc <HAL_DMA_Init+0x688>)
 8006188:	4293      	cmp	r3, r2
 800618a:	d036      	beq.n	80061fa <HAL_DMA_Init+0x5c6>
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	4a4b      	ldr	r2, [pc, #300]	; (80062c0 <HAL_DMA_Init+0x68c>)
 8006192:	4293      	cmp	r3, r2
 8006194:	d031      	beq.n	80061fa <HAL_DMA_Init+0x5c6>
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	4a4a      	ldr	r2, [pc, #296]	; (80062c4 <HAL_DMA_Init+0x690>)
 800619c:	4293      	cmp	r3, r2
 800619e:	d02c      	beq.n	80061fa <HAL_DMA_Init+0x5c6>
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	4a48      	ldr	r2, [pc, #288]	; (80062c8 <HAL_DMA_Init+0x694>)
 80061a6:	4293      	cmp	r3, r2
 80061a8:	d027      	beq.n	80061fa <HAL_DMA_Init+0x5c6>
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	4a47      	ldr	r2, [pc, #284]	; (80062cc <HAL_DMA_Init+0x698>)
 80061b0:	4293      	cmp	r3, r2
 80061b2:	d022      	beq.n	80061fa <HAL_DMA_Init+0x5c6>
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	4a45      	ldr	r2, [pc, #276]	; (80062d0 <HAL_DMA_Init+0x69c>)
 80061ba:	4293      	cmp	r3, r2
 80061bc:	d01d      	beq.n	80061fa <HAL_DMA_Init+0x5c6>
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	4a44      	ldr	r2, [pc, #272]	; (80062d4 <HAL_DMA_Init+0x6a0>)
 80061c4:	4293      	cmp	r3, r2
 80061c6:	d018      	beq.n	80061fa <HAL_DMA_Init+0x5c6>
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	4a42      	ldr	r2, [pc, #264]	; (80062d8 <HAL_DMA_Init+0x6a4>)
 80061ce:	4293      	cmp	r3, r2
 80061d0:	d013      	beq.n	80061fa <HAL_DMA_Init+0x5c6>
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	4a41      	ldr	r2, [pc, #260]	; (80062dc <HAL_DMA_Init+0x6a8>)
 80061d8:	4293      	cmp	r3, r2
 80061da:	d00e      	beq.n	80061fa <HAL_DMA_Init+0x5c6>
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	4a3f      	ldr	r2, [pc, #252]	; (80062e0 <HAL_DMA_Init+0x6ac>)
 80061e2:	4293      	cmp	r3, r2
 80061e4:	d009      	beq.n	80061fa <HAL_DMA_Init+0x5c6>
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	4a3e      	ldr	r2, [pc, #248]	; (80062e4 <HAL_DMA_Init+0x6b0>)
 80061ec:	4293      	cmp	r3, r2
 80061ee:	d004      	beq.n	80061fa <HAL_DMA_Init+0x5c6>
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	4a3c      	ldr	r2, [pc, #240]	; (80062e8 <HAL_DMA_Init+0x6b4>)
 80061f6:	4293      	cmp	r3, r2
 80061f8:	d101      	bne.n	80061fe <HAL_DMA_Init+0x5ca>
 80061fa:	2301      	movs	r3, #1
 80061fc:	e000      	b.n	8006200 <HAL_DMA_Init+0x5cc>
 80061fe:	2300      	movs	r3, #0
 8006200:	2b00      	cmp	r3, #0
 8006202:	d032      	beq.n	800626a <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8006204:	6878      	ldr	r0, [r7, #4]
 8006206:	f002 fa43 	bl	8008690 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	689b      	ldr	r3, [r3, #8]
 800620e:	2b80      	cmp	r3, #128	; 0x80
 8006210:	d102      	bne.n	8006218 <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	2200      	movs	r2, #0
 8006216:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	685a      	ldr	r2, [r3, #4]
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006220:	b2d2      	uxtb	r2, r2
 8006222:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006228:	687a      	ldr	r2, [r7, #4]
 800622a:	6e92      	ldr	r2, [r2, #104]	; 0x68
 800622c:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	685b      	ldr	r3, [r3, #4]
 8006232:	2b00      	cmp	r3, #0
 8006234:	d010      	beq.n	8006258 <HAL_DMA_Init+0x624>
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	685b      	ldr	r3, [r3, #4]
 800623a:	2b08      	cmp	r3, #8
 800623c:	d80c      	bhi.n	8006258 <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800623e:	6878      	ldr	r0, [r7, #4]
 8006240:	f002 fac0 	bl	80087c4 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006248:	2200      	movs	r2, #0
 800624a:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006250:	687a      	ldr	r2, [r7, #4]
 8006252:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8006254:	605a      	str	r2, [r3, #4]
 8006256:	e008      	b.n	800626a <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	2200      	movs	r2, #0
 800625c:	66da      	str	r2, [r3, #108]	; 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	2200      	movs	r2, #0
 8006262:	671a      	str	r2, [r3, #112]	; 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	2200      	movs	r2, #0
 8006268:	675a      	str	r2, [r3, #116]	; 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	2200      	movs	r2, #0
 800626e:	655a      	str	r2, [r3, #84]	; 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	2201      	movs	r2, #1
 8006274:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8006278:	2300      	movs	r3, #0
}
 800627a:	4618      	mov	r0, r3
 800627c:	3718      	adds	r7, #24
 800627e:	46bd      	mov	sp, r7
 8006280:	bd80      	pop	{r7, pc}
 8006282:	bf00      	nop
 8006284:	a7fdabf8 	.word	0xa7fdabf8
 8006288:	cccccccd 	.word	0xcccccccd
 800628c:	40020010 	.word	0x40020010
 8006290:	40020028 	.word	0x40020028
 8006294:	40020040 	.word	0x40020040
 8006298:	40020058 	.word	0x40020058
 800629c:	40020070 	.word	0x40020070
 80062a0:	40020088 	.word	0x40020088
 80062a4:	400200a0 	.word	0x400200a0
 80062a8:	400200b8 	.word	0x400200b8
 80062ac:	40020410 	.word	0x40020410
 80062b0:	40020428 	.word	0x40020428
 80062b4:	40020440 	.word	0x40020440
 80062b8:	40020458 	.word	0x40020458
 80062bc:	40020470 	.word	0x40020470
 80062c0:	40020488 	.word	0x40020488
 80062c4:	400204a0 	.word	0x400204a0
 80062c8:	400204b8 	.word	0x400204b8
 80062cc:	58025408 	.word	0x58025408
 80062d0:	5802541c 	.word	0x5802541c
 80062d4:	58025430 	.word	0x58025430
 80062d8:	58025444 	.word	0x58025444
 80062dc:	58025458 	.word	0x58025458
 80062e0:	5802546c 	.word	0x5802546c
 80062e4:	58025480 	.word	0x58025480
 80062e8:	58025494 	.word	0x58025494

080062ec <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80062ec:	b580      	push	{r7, lr}
 80062ee:	b086      	sub	sp, #24
 80062f0:	af00      	add	r7, sp, #0
 80062f2:	60f8      	str	r0, [r7, #12]
 80062f4:	60b9      	str	r1, [r7, #8]
 80062f6:	607a      	str	r2, [r7, #4]
 80062f8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80062fa:	2300      	movs	r3, #0
 80062fc:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	2b00      	cmp	r3, #0
 8006302:	d101      	bne.n	8006308 <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 8006304:	2301      	movs	r3, #1
 8006306:	e226      	b.n	8006756 <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800630e:	2b01      	cmp	r3, #1
 8006310:	d101      	bne.n	8006316 <HAL_DMA_Start_IT+0x2a>
 8006312:	2302      	movs	r3, #2
 8006314:	e21f      	b.n	8006756 <HAL_DMA_Start_IT+0x46a>
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	2201      	movs	r2, #1
 800631a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006324:	b2db      	uxtb	r3, r3
 8006326:	2b01      	cmp	r3, #1
 8006328:	f040 820a 	bne.w	8006740 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	2202      	movs	r2, #2
 8006330:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	2200      	movs	r2, #0
 8006338:	655a      	str	r2, [r3, #84]	; 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	4a68      	ldr	r2, [pc, #416]	; (80064e0 <HAL_DMA_Start_IT+0x1f4>)
 8006340:	4293      	cmp	r3, r2
 8006342:	d04a      	beq.n	80063da <HAL_DMA_Start_IT+0xee>
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	4a66      	ldr	r2, [pc, #408]	; (80064e4 <HAL_DMA_Start_IT+0x1f8>)
 800634a:	4293      	cmp	r3, r2
 800634c:	d045      	beq.n	80063da <HAL_DMA_Start_IT+0xee>
 800634e:	68fb      	ldr	r3, [r7, #12]
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	4a65      	ldr	r2, [pc, #404]	; (80064e8 <HAL_DMA_Start_IT+0x1fc>)
 8006354:	4293      	cmp	r3, r2
 8006356:	d040      	beq.n	80063da <HAL_DMA_Start_IT+0xee>
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	4a63      	ldr	r2, [pc, #396]	; (80064ec <HAL_DMA_Start_IT+0x200>)
 800635e:	4293      	cmp	r3, r2
 8006360:	d03b      	beq.n	80063da <HAL_DMA_Start_IT+0xee>
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	4a62      	ldr	r2, [pc, #392]	; (80064f0 <HAL_DMA_Start_IT+0x204>)
 8006368:	4293      	cmp	r3, r2
 800636a:	d036      	beq.n	80063da <HAL_DMA_Start_IT+0xee>
 800636c:	68fb      	ldr	r3, [r7, #12]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	4a60      	ldr	r2, [pc, #384]	; (80064f4 <HAL_DMA_Start_IT+0x208>)
 8006372:	4293      	cmp	r3, r2
 8006374:	d031      	beq.n	80063da <HAL_DMA_Start_IT+0xee>
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	4a5f      	ldr	r2, [pc, #380]	; (80064f8 <HAL_DMA_Start_IT+0x20c>)
 800637c:	4293      	cmp	r3, r2
 800637e:	d02c      	beq.n	80063da <HAL_DMA_Start_IT+0xee>
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	4a5d      	ldr	r2, [pc, #372]	; (80064fc <HAL_DMA_Start_IT+0x210>)
 8006386:	4293      	cmp	r3, r2
 8006388:	d027      	beq.n	80063da <HAL_DMA_Start_IT+0xee>
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	4a5c      	ldr	r2, [pc, #368]	; (8006500 <HAL_DMA_Start_IT+0x214>)
 8006390:	4293      	cmp	r3, r2
 8006392:	d022      	beq.n	80063da <HAL_DMA_Start_IT+0xee>
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	4a5a      	ldr	r2, [pc, #360]	; (8006504 <HAL_DMA_Start_IT+0x218>)
 800639a:	4293      	cmp	r3, r2
 800639c:	d01d      	beq.n	80063da <HAL_DMA_Start_IT+0xee>
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	4a59      	ldr	r2, [pc, #356]	; (8006508 <HAL_DMA_Start_IT+0x21c>)
 80063a4:	4293      	cmp	r3, r2
 80063a6:	d018      	beq.n	80063da <HAL_DMA_Start_IT+0xee>
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	4a57      	ldr	r2, [pc, #348]	; (800650c <HAL_DMA_Start_IT+0x220>)
 80063ae:	4293      	cmp	r3, r2
 80063b0:	d013      	beq.n	80063da <HAL_DMA_Start_IT+0xee>
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	4a56      	ldr	r2, [pc, #344]	; (8006510 <HAL_DMA_Start_IT+0x224>)
 80063b8:	4293      	cmp	r3, r2
 80063ba:	d00e      	beq.n	80063da <HAL_DMA_Start_IT+0xee>
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	4a54      	ldr	r2, [pc, #336]	; (8006514 <HAL_DMA_Start_IT+0x228>)
 80063c2:	4293      	cmp	r3, r2
 80063c4:	d009      	beq.n	80063da <HAL_DMA_Start_IT+0xee>
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	4a53      	ldr	r2, [pc, #332]	; (8006518 <HAL_DMA_Start_IT+0x22c>)
 80063cc:	4293      	cmp	r3, r2
 80063ce:	d004      	beq.n	80063da <HAL_DMA_Start_IT+0xee>
 80063d0:	68fb      	ldr	r3, [r7, #12]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	4a51      	ldr	r2, [pc, #324]	; (800651c <HAL_DMA_Start_IT+0x230>)
 80063d6:	4293      	cmp	r3, r2
 80063d8:	d108      	bne.n	80063ec <HAL_DMA_Start_IT+0x100>
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	681a      	ldr	r2, [r3, #0]
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	f022 0201 	bic.w	r2, r2, #1
 80063e8:	601a      	str	r2, [r3, #0]
 80063ea:	e007      	b.n	80063fc <HAL_DMA_Start_IT+0x110>
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	681a      	ldr	r2, [r3, #0]
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	f022 0201 	bic.w	r2, r2, #1
 80063fa:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80063fc:	683b      	ldr	r3, [r7, #0]
 80063fe:	687a      	ldr	r2, [r7, #4]
 8006400:	68b9      	ldr	r1, [r7, #8]
 8006402:	68f8      	ldr	r0, [r7, #12]
 8006404:	f001 fe6a 	bl	80080dc <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	4a34      	ldr	r2, [pc, #208]	; (80064e0 <HAL_DMA_Start_IT+0x1f4>)
 800640e:	4293      	cmp	r3, r2
 8006410:	d04a      	beq.n	80064a8 <HAL_DMA_Start_IT+0x1bc>
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	4a33      	ldr	r2, [pc, #204]	; (80064e4 <HAL_DMA_Start_IT+0x1f8>)
 8006418:	4293      	cmp	r3, r2
 800641a:	d045      	beq.n	80064a8 <HAL_DMA_Start_IT+0x1bc>
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	4a31      	ldr	r2, [pc, #196]	; (80064e8 <HAL_DMA_Start_IT+0x1fc>)
 8006422:	4293      	cmp	r3, r2
 8006424:	d040      	beq.n	80064a8 <HAL_DMA_Start_IT+0x1bc>
 8006426:	68fb      	ldr	r3, [r7, #12]
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	4a30      	ldr	r2, [pc, #192]	; (80064ec <HAL_DMA_Start_IT+0x200>)
 800642c:	4293      	cmp	r3, r2
 800642e:	d03b      	beq.n	80064a8 <HAL_DMA_Start_IT+0x1bc>
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	4a2e      	ldr	r2, [pc, #184]	; (80064f0 <HAL_DMA_Start_IT+0x204>)
 8006436:	4293      	cmp	r3, r2
 8006438:	d036      	beq.n	80064a8 <HAL_DMA_Start_IT+0x1bc>
 800643a:	68fb      	ldr	r3, [r7, #12]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	4a2d      	ldr	r2, [pc, #180]	; (80064f4 <HAL_DMA_Start_IT+0x208>)
 8006440:	4293      	cmp	r3, r2
 8006442:	d031      	beq.n	80064a8 <HAL_DMA_Start_IT+0x1bc>
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	4a2b      	ldr	r2, [pc, #172]	; (80064f8 <HAL_DMA_Start_IT+0x20c>)
 800644a:	4293      	cmp	r3, r2
 800644c:	d02c      	beq.n	80064a8 <HAL_DMA_Start_IT+0x1bc>
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	4a2a      	ldr	r2, [pc, #168]	; (80064fc <HAL_DMA_Start_IT+0x210>)
 8006454:	4293      	cmp	r3, r2
 8006456:	d027      	beq.n	80064a8 <HAL_DMA_Start_IT+0x1bc>
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	4a28      	ldr	r2, [pc, #160]	; (8006500 <HAL_DMA_Start_IT+0x214>)
 800645e:	4293      	cmp	r3, r2
 8006460:	d022      	beq.n	80064a8 <HAL_DMA_Start_IT+0x1bc>
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	4a27      	ldr	r2, [pc, #156]	; (8006504 <HAL_DMA_Start_IT+0x218>)
 8006468:	4293      	cmp	r3, r2
 800646a:	d01d      	beq.n	80064a8 <HAL_DMA_Start_IT+0x1bc>
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	4a25      	ldr	r2, [pc, #148]	; (8006508 <HAL_DMA_Start_IT+0x21c>)
 8006472:	4293      	cmp	r3, r2
 8006474:	d018      	beq.n	80064a8 <HAL_DMA_Start_IT+0x1bc>
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	4a24      	ldr	r2, [pc, #144]	; (800650c <HAL_DMA_Start_IT+0x220>)
 800647c:	4293      	cmp	r3, r2
 800647e:	d013      	beq.n	80064a8 <HAL_DMA_Start_IT+0x1bc>
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	4a22      	ldr	r2, [pc, #136]	; (8006510 <HAL_DMA_Start_IT+0x224>)
 8006486:	4293      	cmp	r3, r2
 8006488:	d00e      	beq.n	80064a8 <HAL_DMA_Start_IT+0x1bc>
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	4a21      	ldr	r2, [pc, #132]	; (8006514 <HAL_DMA_Start_IT+0x228>)
 8006490:	4293      	cmp	r3, r2
 8006492:	d009      	beq.n	80064a8 <HAL_DMA_Start_IT+0x1bc>
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	4a1f      	ldr	r2, [pc, #124]	; (8006518 <HAL_DMA_Start_IT+0x22c>)
 800649a:	4293      	cmp	r3, r2
 800649c:	d004      	beq.n	80064a8 <HAL_DMA_Start_IT+0x1bc>
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	4a1e      	ldr	r2, [pc, #120]	; (800651c <HAL_DMA_Start_IT+0x230>)
 80064a4:	4293      	cmp	r3, r2
 80064a6:	d101      	bne.n	80064ac <HAL_DMA_Start_IT+0x1c0>
 80064a8:	2301      	movs	r3, #1
 80064aa:	e000      	b.n	80064ae <HAL_DMA_Start_IT+0x1c2>
 80064ac:	2300      	movs	r3, #0
 80064ae:	2b00      	cmp	r3, #0
 80064b0:	d036      	beq.n	8006520 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 80064b2:	68fb      	ldr	r3, [r7, #12]
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	f023 021e 	bic.w	r2, r3, #30
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	f042 0216 	orr.w	r2, r2, #22
 80064c4:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 80064c6:	68fb      	ldr	r3, [r7, #12]
 80064c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	d03e      	beq.n	800654c <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	681a      	ldr	r2, [r3, #0]
 80064d4:	68fb      	ldr	r3, [r7, #12]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	f042 0208 	orr.w	r2, r2, #8
 80064dc:	601a      	str	r2, [r3, #0]
 80064de:	e035      	b.n	800654c <HAL_DMA_Start_IT+0x260>
 80064e0:	40020010 	.word	0x40020010
 80064e4:	40020028 	.word	0x40020028
 80064e8:	40020040 	.word	0x40020040
 80064ec:	40020058 	.word	0x40020058
 80064f0:	40020070 	.word	0x40020070
 80064f4:	40020088 	.word	0x40020088
 80064f8:	400200a0 	.word	0x400200a0
 80064fc:	400200b8 	.word	0x400200b8
 8006500:	40020410 	.word	0x40020410
 8006504:	40020428 	.word	0x40020428
 8006508:	40020440 	.word	0x40020440
 800650c:	40020458 	.word	0x40020458
 8006510:	40020470 	.word	0x40020470
 8006514:	40020488 	.word	0x40020488
 8006518:	400204a0 	.word	0x400204a0
 800651c:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8006520:	68fb      	ldr	r3, [r7, #12]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	f023 020e 	bic.w	r2, r3, #14
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	f042 020a 	orr.w	r2, r2, #10
 8006532:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006538:	2b00      	cmp	r3, #0
 800653a:	d007      	beq.n	800654c <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	681a      	ldr	r2, [r3, #0]
 8006542:	68fb      	ldr	r3, [r7, #12]
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	f042 0204 	orr.w	r2, r2, #4
 800654a:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	4a83      	ldr	r2, [pc, #524]	; (8006760 <HAL_DMA_Start_IT+0x474>)
 8006552:	4293      	cmp	r3, r2
 8006554:	d072      	beq.n	800663c <HAL_DMA_Start_IT+0x350>
 8006556:	68fb      	ldr	r3, [r7, #12]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	4a82      	ldr	r2, [pc, #520]	; (8006764 <HAL_DMA_Start_IT+0x478>)
 800655c:	4293      	cmp	r3, r2
 800655e:	d06d      	beq.n	800663c <HAL_DMA_Start_IT+0x350>
 8006560:	68fb      	ldr	r3, [r7, #12]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	4a80      	ldr	r2, [pc, #512]	; (8006768 <HAL_DMA_Start_IT+0x47c>)
 8006566:	4293      	cmp	r3, r2
 8006568:	d068      	beq.n	800663c <HAL_DMA_Start_IT+0x350>
 800656a:	68fb      	ldr	r3, [r7, #12]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	4a7f      	ldr	r2, [pc, #508]	; (800676c <HAL_DMA_Start_IT+0x480>)
 8006570:	4293      	cmp	r3, r2
 8006572:	d063      	beq.n	800663c <HAL_DMA_Start_IT+0x350>
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	4a7d      	ldr	r2, [pc, #500]	; (8006770 <HAL_DMA_Start_IT+0x484>)
 800657a:	4293      	cmp	r3, r2
 800657c:	d05e      	beq.n	800663c <HAL_DMA_Start_IT+0x350>
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	4a7c      	ldr	r2, [pc, #496]	; (8006774 <HAL_DMA_Start_IT+0x488>)
 8006584:	4293      	cmp	r3, r2
 8006586:	d059      	beq.n	800663c <HAL_DMA_Start_IT+0x350>
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	4a7a      	ldr	r2, [pc, #488]	; (8006778 <HAL_DMA_Start_IT+0x48c>)
 800658e:	4293      	cmp	r3, r2
 8006590:	d054      	beq.n	800663c <HAL_DMA_Start_IT+0x350>
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	4a79      	ldr	r2, [pc, #484]	; (800677c <HAL_DMA_Start_IT+0x490>)
 8006598:	4293      	cmp	r3, r2
 800659a:	d04f      	beq.n	800663c <HAL_DMA_Start_IT+0x350>
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	4a77      	ldr	r2, [pc, #476]	; (8006780 <HAL_DMA_Start_IT+0x494>)
 80065a2:	4293      	cmp	r3, r2
 80065a4:	d04a      	beq.n	800663c <HAL_DMA_Start_IT+0x350>
 80065a6:	68fb      	ldr	r3, [r7, #12]
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	4a76      	ldr	r2, [pc, #472]	; (8006784 <HAL_DMA_Start_IT+0x498>)
 80065ac:	4293      	cmp	r3, r2
 80065ae:	d045      	beq.n	800663c <HAL_DMA_Start_IT+0x350>
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	4a74      	ldr	r2, [pc, #464]	; (8006788 <HAL_DMA_Start_IT+0x49c>)
 80065b6:	4293      	cmp	r3, r2
 80065b8:	d040      	beq.n	800663c <HAL_DMA_Start_IT+0x350>
 80065ba:	68fb      	ldr	r3, [r7, #12]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	4a73      	ldr	r2, [pc, #460]	; (800678c <HAL_DMA_Start_IT+0x4a0>)
 80065c0:	4293      	cmp	r3, r2
 80065c2:	d03b      	beq.n	800663c <HAL_DMA_Start_IT+0x350>
 80065c4:	68fb      	ldr	r3, [r7, #12]
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	4a71      	ldr	r2, [pc, #452]	; (8006790 <HAL_DMA_Start_IT+0x4a4>)
 80065ca:	4293      	cmp	r3, r2
 80065cc:	d036      	beq.n	800663c <HAL_DMA_Start_IT+0x350>
 80065ce:	68fb      	ldr	r3, [r7, #12]
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	4a70      	ldr	r2, [pc, #448]	; (8006794 <HAL_DMA_Start_IT+0x4a8>)
 80065d4:	4293      	cmp	r3, r2
 80065d6:	d031      	beq.n	800663c <HAL_DMA_Start_IT+0x350>
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	4a6e      	ldr	r2, [pc, #440]	; (8006798 <HAL_DMA_Start_IT+0x4ac>)
 80065de:	4293      	cmp	r3, r2
 80065e0:	d02c      	beq.n	800663c <HAL_DMA_Start_IT+0x350>
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	4a6d      	ldr	r2, [pc, #436]	; (800679c <HAL_DMA_Start_IT+0x4b0>)
 80065e8:	4293      	cmp	r3, r2
 80065ea:	d027      	beq.n	800663c <HAL_DMA_Start_IT+0x350>
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	4a6b      	ldr	r2, [pc, #428]	; (80067a0 <HAL_DMA_Start_IT+0x4b4>)
 80065f2:	4293      	cmp	r3, r2
 80065f4:	d022      	beq.n	800663c <HAL_DMA_Start_IT+0x350>
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	4a6a      	ldr	r2, [pc, #424]	; (80067a4 <HAL_DMA_Start_IT+0x4b8>)
 80065fc:	4293      	cmp	r3, r2
 80065fe:	d01d      	beq.n	800663c <HAL_DMA_Start_IT+0x350>
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	4a68      	ldr	r2, [pc, #416]	; (80067a8 <HAL_DMA_Start_IT+0x4bc>)
 8006606:	4293      	cmp	r3, r2
 8006608:	d018      	beq.n	800663c <HAL_DMA_Start_IT+0x350>
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	4a67      	ldr	r2, [pc, #412]	; (80067ac <HAL_DMA_Start_IT+0x4c0>)
 8006610:	4293      	cmp	r3, r2
 8006612:	d013      	beq.n	800663c <HAL_DMA_Start_IT+0x350>
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	4a65      	ldr	r2, [pc, #404]	; (80067b0 <HAL_DMA_Start_IT+0x4c4>)
 800661a:	4293      	cmp	r3, r2
 800661c:	d00e      	beq.n	800663c <HAL_DMA_Start_IT+0x350>
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	4a64      	ldr	r2, [pc, #400]	; (80067b4 <HAL_DMA_Start_IT+0x4c8>)
 8006624:	4293      	cmp	r3, r2
 8006626:	d009      	beq.n	800663c <HAL_DMA_Start_IT+0x350>
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	4a62      	ldr	r2, [pc, #392]	; (80067b8 <HAL_DMA_Start_IT+0x4cc>)
 800662e:	4293      	cmp	r3, r2
 8006630:	d004      	beq.n	800663c <HAL_DMA_Start_IT+0x350>
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	4a61      	ldr	r2, [pc, #388]	; (80067bc <HAL_DMA_Start_IT+0x4d0>)
 8006638:	4293      	cmp	r3, r2
 800663a:	d101      	bne.n	8006640 <HAL_DMA_Start_IT+0x354>
 800663c:	2301      	movs	r3, #1
 800663e:	e000      	b.n	8006642 <HAL_DMA_Start_IT+0x356>
 8006640:	2300      	movs	r3, #0
 8006642:	2b00      	cmp	r3, #0
 8006644:	d01a      	beq.n	800667c <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006650:	2b00      	cmp	r3, #0
 8006652:	d007      	beq.n	8006664 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006658:	681a      	ldr	r2, [r3, #0]
 800665a:	68fb      	ldr	r3, [r7, #12]
 800665c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800665e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006662:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 8006664:	68fb      	ldr	r3, [r7, #12]
 8006666:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006668:	2b00      	cmp	r3, #0
 800666a:	d007      	beq.n	800667c <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006670:	681a      	ldr	r2, [r3, #0]
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006676:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800667a:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	4a37      	ldr	r2, [pc, #220]	; (8006760 <HAL_DMA_Start_IT+0x474>)
 8006682:	4293      	cmp	r3, r2
 8006684:	d04a      	beq.n	800671c <HAL_DMA_Start_IT+0x430>
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	4a36      	ldr	r2, [pc, #216]	; (8006764 <HAL_DMA_Start_IT+0x478>)
 800668c:	4293      	cmp	r3, r2
 800668e:	d045      	beq.n	800671c <HAL_DMA_Start_IT+0x430>
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	4a34      	ldr	r2, [pc, #208]	; (8006768 <HAL_DMA_Start_IT+0x47c>)
 8006696:	4293      	cmp	r3, r2
 8006698:	d040      	beq.n	800671c <HAL_DMA_Start_IT+0x430>
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	4a33      	ldr	r2, [pc, #204]	; (800676c <HAL_DMA_Start_IT+0x480>)
 80066a0:	4293      	cmp	r3, r2
 80066a2:	d03b      	beq.n	800671c <HAL_DMA_Start_IT+0x430>
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	4a31      	ldr	r2, [pc, #196]	; (8006770 <HAL_DMA_Start_IT+0x484>)
 80066aa:	4293      	cmp	r3, r2
 80066ac:	d036      	beq.n	800671c <HAL_DMA_Start_IT+0x430>
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	4a30      	ldr	r2, [pc, #192]	; (8006774 <HAL_DMA_Start_IT+0x488>)
 80066b4:	4293      	cmp	r3, r2
 80066b6:	d031      	beq.n	800671c <HAL_DMA_Start_IT+0x430>
 80066b8:	68fb      	ldr	r3, [r7, #12]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	4a2e      	ldr	r2, [pc, #184]	; (8006778 <HAL_DMA_Start_IT+0x48c>)
 80066be:	4293      	cmp	r3, r2
 80066c0:	d02c      	beq.n	800671c <HAL_DMA_Start_IT+0x430>
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	4a2d      	ldr	r2, [pc, #180]	; (800677c <HAL_DMA_Start_IT+0x490>)
 80066c8:	4293      	cmp	r3, r2
 80066ca:	d027      	beq.n	800671c <HAL_DMA_Start_IT+0x430>
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	4a2b      	ldr	r2, [pc, #172]	; (8006780 <HAL_DMA_Start_IT+0x494>)
 80066d2:	4293      	cmp	r3, r2
 80066d4:	d022      	beq.n	800671c <HAL_DMA_Start_IT+0x430>
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	4a2a      	ldr	r2, [pc, #168]	; (8006784 <HAL_DMA_Start_IT+0x498>)
 80066dc:	4293      	cmp	r3, r2
 80066de:	d01d      	beq.n	800671c <HAL_DMA_Start_IT+0x430>
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	4a28      	ldr	r2, [pc, #160]	; (8006788 <HAL_DMA_Start_IT+0x49c>)
 80066e6:	4293      	cmp	r3, r2
 80066e8:	d018      	beq.n	800671c <HAL_DMA_Start_IT+0x430>
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	4a27      	ldr	r2, [pc, #156]	; (800678c <HAL_DMA_Start_IT+0x4a0>)
 80066f0:	4293      	cmp	r3, r2
 80066f2:	d013      	beq.n	800671c <HAL_DMA_Start_IT+0x430>
 80066f4:	68fb      	ldr	r3, [r7, #12]
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	4a25      	ldr	r2, [pc, #148]	; (8006790 <HAL_DMA_Start_IT+0x4a4>)
 80066fa:	4293      	cmp	r3, r2
 80066fc:	d00e      	beq.n	800671c <HAL_DMA_Start_IT+0x430>
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	4a24      	ldr	r2, [pc, #144]	; (8006794 <HAL_DMA_Start_IT+0x4a8>)
 8006704:	4293      	cmp	r3, r2
 8006706:	d009      	beq.n	800671c <HAL_DMA_Start_IT+0x430>
 8006708:	68fb      	ldr	r3, [r7, #12]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	4a22      	ldr	r2, [pc, #136]	; (8006798 <HAL_DMA_Start_IT+0x4ac>)
 800670e:	4293      	cmp	r3, r2
 8006710:	d004      	beq.n	800671c <HAL_DMA_Start_IT+0x430>
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	4a21      	ldr	r2, [pc, #132]	; (800679c <HAL_DMA_Start_IT+0x4b0>)
 8006718:	4293      	cmp	r3, r2
 800671a:	d108      	bne.n	800672e <HAL_DMA_Start_IT+0x442>
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	681a      	ldr	r2, [r3, #0]
 8006722:	68fb      	ldr	r3, [r7, #12]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	f042 0201 	orr.w	r2, r2, #1
 800672a:	601a      	str	r2, [r3, #0]
 800672c:	e012      	b.n	8006754 <HAL_DMA_Start_IT+0x468>
 800672e:	68fb      	ldr	r3, [r7, #12]
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	681a      	ldr	r2, [r3, #0]
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	f042 0201 	orr.w	r2, r2, #1
 800673c:	601a      	str	r2, [r3, #0]
 800673e:	e009      	b.n	8006754 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006746:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8006748:	68fb      	ldr	r3, [r7, #12]
 800674a:	2200      	movs	r2, #0
 800674c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Return error status */
    status = HAL_ERROR;
 8006750:	2301      	movs	r3, #1
 8006752:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8006754:	7dfb      	ldrb	r3, [r7, #23]
}
 8006756:	4618      	mov	r0, r3
 8006758:	3718      	adds	r7, #24
 800675a:	46bd      	mov	sp, r7
 800675c:	bd80      	pop	{r7, pc}
 800675e:	bf00      	nop
 8006760:	40020010 	.word	0x40020010
 8006764:	40020028 	.word	0x40020028
 8006768:	40020040 	.word	0x40020040
 800676c:	40020058 	.word	0x40020058
 8006770:	40020070 	.word	0x40020070
 8006774:	40020088 	.word	0x40020088
 8006778:	400200a0 	.word	0x400200a0
 800677c:	400200b8 	.word	0x400200b8
 8006780:	40020410 	.word	0x40020410
 8006784:	40020428 	.word	0x40020428
 8006788:	40020440 	.word	0x40020440
 800678c:	40020458 	.word	0x40020458
 8006790:	40020470 	.word	0x40020470
 8006794:	40020488 	.word	0x40020488
 8006798:	400204a0 	.word	0x400204a0
 800679c:	400204b8 	.word	0x400204b8
 80067a0:	58025408 	.word	0x58025408
 80067a4:	5802541c 	.word	0x5802541c
 80067a8:	58025430 	.word	0x58025430
 80067ac:	58025444 	.word	0x58025444
 80067b0:	58025458 	.word	0x58025458
 80067b4:	5802546c 	.word	0x5802546c
 80067b8:	58025480 	.word	0x58025480
 80067bc:	58025494 	.word	0x58025494

080067c0 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80067c0:	b580      	push	{r7, lr}
 80067c2:	b086      	sub	sp, #24
 80067c4:	af00      	add	r7, sp, #0
 80067c6:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 80067c8:	f7fd f90c 	bl	80039e4 <HAL_GetTick>
 80067cc:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	2b00      	cmp	r3, #0
 80067d2:	d101      	bne.n	80067d8 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 80067d4:	2301      	movs	r3, #1
 80067d6:	e2dc      	b.n	8006d92 <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80067de:	b2db      	uxtb	r3, r3
 80067e0:	2b02      	cmp	r3, #2
 80067e2:	d008      	beq.n	80067f6 <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	2280      	movs	r2, #128	; 0x80
 80067e8:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	2200      	movs	r2, #0
 80067ee:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_ERROR;
 80067f2:	2301      	movs	r3, #1
 80067f4:	e2cd      	b.n	8006d92 <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	4a76      	ldr	r2, [pc, #472]	; (80069d4 <HAL_DMA_Abort+0x214>)
 80067fc:	4293      	cmp	r3, r2
 80067fe:	d04a      	beq.n	8006896 <HAL_DMA_Abort+0xd6>
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	4a74      	ldr	r2, [pc, #464]	; (80069d8 <HAL_DMA_Abort+0x218>)
 8006806:	4293      	cmp	r3, r2
 8006808:	d045      	beq.n	8006896 <HAL_DMA_Abort+0xd6>
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	4a73      	ldr	r2, [pc, #460]	; (80069dc <HAL_DMA_Abort+0x21c>)
 8006810:	4293      	cmp	r3, r2
 8006812:	d040      	beq.n	8006896 <HAL_DMA_Abort+0xd6>
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	4a71      	ldr	r2, [pc, #452]	; (80069e0 <HAL_DMA_Abort+0x220>)
 800681a:	4293      	cmp	r3, r2
 800681c:	d03b      	beq.n	8006896 <HAL_DMA_Abort+0xd6>
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	4a70      	ldr	r2, [pc, #448]	; (80069e4 <HAL_DMA_Abort+0x224>)
 8006824:	4293      	cmp	r3, r2
 8006826:	d036      	beq.n	8006896 <HAL_DMA_Abort+0xd6>
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	4a6e      	ldr	r2, [pc, #440]	; (80069e8 <HAL_DMA_Abort+0x228>)
 800682e:	4293      	cmp	r3, r2
 8006830:	d031      	beq.n	8006896 <HAL_DMA_Abort+0xd6>
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	4a6d      	ldr	r2, [pc, #436]	; (80069ec <HAL_DMA_Abort+0x22c>)
 8006838:	4293      	cmp	r3, r2
 800683a:	d02c      	beq.n	8006896 <HAL_DMA_Abort+0xd6>
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	4a6b      	ldr	r2, [pc, #428]	; (80069f0 <HAL_DMA_Abort+0x230>)
 8006842:	4293      	cmp	r3, r2
 8006844:	d027      	beq.n	8006896 <HAL_DMA_Abort+0xd6>
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	4a6a      	ldr	r2, [pc, #424]	; (80069f4 <HAL_DMA_Abort+0x234>)
 800684c:	4293      	cmp	r3, r2
 800684e:	d022      	beq.n	8006896 <HAL_DMA_Abort+0xd6>
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	4a68      	ldr	r2, [pc, #416]	; (80069f8 <HAL_DMA_Abort+0x238>)
 8006856:	4293      	cmp	r3, r2
 8006858:	d01d      	beq.n	8006896 <HAL_DMA_Abort+0xd6>
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	4a67      	ldr	r2, [pc, #412]	; (80069fc <HAL_DMA_Abort+0x23c>)
 8006860:	4293      	cmp	r3, r2
 8006862:	d018      	beq.n	8006896 <HAL_DMA_Abort+0xd6>
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	4a65      	ldr	r2, [pc, #404]	; (8006a00 <HAL_DMA_Abort+0x240>)
 800686a:	4293      	cmp	r3, r2
 800686c:	d013      	beq.n	8006896 <HAL_DMA_Abort+0xd6>
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	4a64      	ldr	r2, [pc, #400]	; (8006a04 <HAL_DMA_Abort+0x244>)
 8006874:	4293      	cmp	r3, r2
 8006876:	d00e      	beq.n	8006896 <HAL_DMA_Abort+0xd6>
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	4a62      	ldr	r2, [pc, #392]	; (8006a08 <HAL_DMA_Abort+0x248>)
 800687e:	4293      	cmp	r3, r2
 8006880:	d009      	beq.n	8006896 <HAL_DMA_Abort+0xd6>
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	4a61      	ldr	r2, [pc, #388]	; (8006a0c <HAL_DMA_Abort+0x24c>)
 8006888:	4293      	cmp	r3, r2
 800688a:	d004      	beq.n	8006896 <HAL_DMA_Abort+0xd6>
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	4a5f      	ldr	r2, [pc, #380]	; (8006a10 <HAL_DMA_Abort+0x250>)
 8006892:	4293      	cmp	r3, r2
 8006894:	d101      	bne.n	800689a <HAL_DMA_Abort+0xda>
 8006896:	2301      	movs	r3, #1
 8006898:	e000      	b.n	800689c <HAL_DMA_Abort+0xdc>
 800689a:	2300      	movs	r3, #0
 800689c:	2b00      	cmp	r3, #0
 800689e:	d013      	beq.n	80068c8 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	681a      	ldr	r2, [r3, #0]
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	f022 021e 	bic.w	r2, r2, #30
 80068ae:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	695a      	ldr	r2, [r3, #20]
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80068be:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	617b      	str	r3, [r7, #20]
 80068c6:	e00a      	b.n	80068de <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	681a      	ldr	r2, [r3, #0]
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	f022 020e 	bic.w	r2, r2, #14
 80068d6:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	4a3c      	ldr	r2, [pc, #240]	; (80069d4 <HAL_DMA_Abort+0x214>)
 80068e4:	4293      	cmp	r3, r2
 80068e6:	d072      	beq.n	80069ce <HAL_DMA_Abort+0x20e>
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	4a3a      	ldr	r2, [pc, #232]	; (80069d8 <HAL_DMA_Abort+0x218>)
 80068ee:	4293      	cmp	r3, r2
 80068f0:	d06d      	beq.n	80069ce <HAL_DMA_Abort+0x20e>
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	4a39      	ldr	r2, [pc, #228]	; (80069dc <HAL_DMA_Abort+0x21c>)
 80068f8:	4293      	cmp	r3, r2
 80068fa:	d068      	beq.n	80069ce <HAL_DMA_Abort+0x20e>
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	4a37      	ldr	r2, [pc, #220]	; (80069e0 <HAL_DMA_Abort+0x220>)
 8006902:	4293      	cmp	r3, r2
 8006904:	d063      	beq.n	80069ce <HAL_DMA_Abort+0x20e>
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	4a36      	ldr	r2, [pc, #216]	; (80069e4 <HAL_DMA_Abort+0x224>)
 800690c:	4293      	cmp	r3, r2
 800690e:	d05e      	beq.n	80069ce <HAL_DMA_Abort+0x20e>
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	4a34      	ldr	r2, [pc, #208]	; (80069e8 <HAL_DMA_Abort+0x228>)
 8006916:	4293      	cmp	r3, r2
 8006918:	d059      	beq.n	80069ce <HAL_DMA_Abort+0x20e>
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	4a33      	ldr	r2, [pc, #204]	; (80069ec <HAL_DMA_Abort+0x22c>)
 8006920:	4293      	cmp	r3, r2
 8006922:	d054      	beq.n	80069ce <HAL_DMA_Abort+0x20e>
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	4a31      	ldr	r2, [pc, #196]	; (80069f0 <HAL_DMA_Abort+0x230>)
 800692a:	4293      	cmp	r3, r2
 800692c:	d04f      	beq.n	80069ce <HAL_DMA_Abort+0x20e>
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	4a30      	ldr	r2, [pc, #192]	; (80069f4 <HAL_DMA_Abort+0x234>)
 8006934:	4293      	cmp	r3, r2
 8006936:	d04a      	beq.n	80069ce <HAL_DMA_Abort+0x20e>
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	4a2e      	ldr	r2, [pc, #184]	; (80069f8 <HAL_DMA_Abort+0x238>)
 800693e:	4293      	cmp	r3, r2
 8006940:	d045      	beq.n	80069ce <HAL_DMA_Abort+0x20e>
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	4a2d      	ldr	r2, [pc, #180]	; (80069fc <HAL_DMA_Abort+0x23c>)
 8006948:	4293      	cmp	r3, r2
 800694a:	d040      	beq.n	80069ce <HAL_DMA_Abort+0x20e>
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	4a2b      	ldr	r2, [pc, #172]	; (8006a00 <HAL_DMA_Abort+0x240>)
 8006952:	4293      	cmp	r3, r2
 8006954:	d03b      	beq.n	80069ce <HAL_DMA_Abort+0x20e>
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	4a2a      	ldr	r2, [pc, #168]	; (8006a04 <HAL_DMA_Abort+0x244>)
 800695c:	4293      	cmp	r3, r2
 800695e:	d036      	beq.n	80069ce <HAL_DMA_Abort+0x20e>
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	4a28      	ldr	r2, [pc, #160]	; (8006a08 <HAL_DMA_Abort+0x248>)
 8006966:	4293      	cmp	r3, r2
 8006968:	d031      	beq.n	80069ce <HAL_DMA_Abort+0x20e>
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	4a27      	ldr	r2, [pc, #156]	; (8006a0c <HAL_DMA_Abort+0x24c>)
 8006970:	4293      	cmp	r3, r2
 8006972:	d02c      	beq.n	80069ce <HAL_DMA_Abort+0x20e>
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	4a25      	ldr	r2, [pc, #148]	; (8006a10 <HAL_DMA_Abort+0x250>)
 800697a:	4293      	cmp	r3, r2
 800697c:	d027      	beq.n	80069ce <HAL_DMA_Abort+0x20e>
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	4a24      	ldr	r2, [pc, #144]	; (8006a14 <HAL_DMA_Abort+0x254>)
 8006984:	4293      	cmp	r3, r2
 8006986:	d022      	beq.n	80069ce <HAL_DMA_Abort+0x20e>
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	4a22      	ldr	r2, [pc, #136]	; (8006a18 <HAL_DMA_Abort+0x258>)
 800698e:	4293      	cmp	r3, r2
 8006990:	d01d      	beq.n	80069ce <HAL_DMA_Abort+0x20e>
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	4a21      	ldr	r2, [pc, #132]	; (8006a1c <HAL_DMA_Abort+0x25c>)
 8006998:	4293      	cmp	r3, r2
 800699a:	d018      	beq.n	80069ce <HAL_DMA_Abort+0x20e>
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	4a1f      	ldr	r2, [pc, #124]	; (8006a20 <HAL_DMA_Abort+0x260>)
 80069a2:	4293      	cmp	r3, r2
 80069a4:	d013      	beq.n	80069ce <HAL_DMA_Abort+0x20e>
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	4a1e      	ldr	r2, [pc, #120]	; (8006a24 <HAL_DMA_Abort+0x264>)
 80069ac:	4293      	cmp	r3, r2
 80069ae:	d00e      	beq.n	80069ce <HAL_DMA_Abort+0x20e>
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	4a1c      	ldr	r2, [pc, #112]	; (8006a28 <HAL_DMA_Abort+0x268>)
 80069b6:	4293      	cmp	r3, r2
 80069b8:	d009      	beq.n	80069ce <HAL_DMA_Abort+0x20e>
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	4a1b      	ldr	r2, [pc, #108]	; (8006a2c <HAL_DMA_Abort+0x26c>)
 80069c0:	4293      	cmp	r3, r2
 80069c2:	d004      	beq.n	80069ce <HAL_DMA_Abort+0x20e>
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	4a19      	ldr	r2, [pc, #100]	; (8006a30 <HAL_DMA_Abort+0x270>)
 80069ca:	4293      	cmp	r3, r2
 80069cc:	d132      	bne.n	8006a34 <HAL_DMA_Abort+0x274>
 80069ce:	2301      	movs	r3, #1
 80069d0:	e031      	b.n	8006a36 <HAL_DMA_Abort+0x276>
 80069d2:	bf00      	nop
 80069d4:	40020010 	.word	0x40020010
 80069d8:	40020028 	.word	0x40020028
 80069dc:	40020040 	.word	0x40020040
 80069e0:	40020058 	.word	0x40020058
 80069e4:	40020070 	.word	0x40020070
 80069e8:	40020088 	.word	0x40020088
 80069ec:	400200a0 	.word	0x400200a0
 80069f0:	400200b8 	.word	0x400200b8
 80069f4:	40020410 	.word	0x40020410
 80069f8:	40020428 	.word	0x40020428
 80069fc:	40020440 	.word	0x40020440
 8006a00:	40020458 	.word	0x40020458
 8006a04:	40020470 	.word	0x40020470
 8006a08:	40020488 	.word	0x40020488
 8006a0c:	400204a0 	.word	0x400204a0
 8006a10:	400204b8 	.word	0x400204b8
 8006a14:	58025408 	.word	0x58025408
 8006a18:	5802541c 	.word	0x5802541c
 8006a1c:	58025430 	.word	0x58025430
 8006a20:	58025444 	.word	0x58025444
 8006a24:	58025458 	.word	0x58025458
 8006a28:	5802546c 	.word	0x5802546c
 8006a2c:	58025480 	.word	0x58025480
 8006a30:	58025494 	.word	0x58025494
 8006a34:	2300      	movs	r3, #0
 8006a36:	2b00      	cmp	r3, #0
 8006a38:	d007      	beq.n	8006a4a <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006a3e:	681a      	ldr	r2, [r3, #0]
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006a44:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006a48:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	4a6d      	ldr	r2, [pc, #436]	; (8006c04 <HAL_DMA_Abort+0x444>)
 8006a50:	4293      	cmp	r3, r2
 8006a52:	d04a      	beq.n	8006aea <HAL_DMA_Abort+0x32a>
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	4a6b      	ldr	r2, [pc, #428]	; (8006c08 <HAL_DMA_Abort+0x448>)
 8006a5a:	4293      	cmp	r3, r2
 8006a5c:	d045      	beq.n	8006aea <HAL_DMA_Abort+0x32a>
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	4a6a      	ldr	r2, [pc, #424]	; (8006c0c <HAL_DMA_Abort+0x44c>)
 8006a64:	4293      	cmp	r3, r2
 8006a66:	d040      	beq.n	8006aea <HAL_DMA_Abort+0x32a>
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	4a68      	ldr	r2, [pc, #416]	; (8006c10 <HAL_DMA_Abort+0x450>)
 8006a6e:	4293      	cmp	r3, r2
 8006a70:	d03b      	beq.n	8006aea <HAL_DMA_Abort+0x32a>
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	4a67      	ldr	r2, [pc, #412]	; (8006c14 <HAL_DMA_Abort+0x454>)
 8006a78:	4293      	cmp	r3, r2
 8006a7a:	d036      	beq.n	8006aea <HAL_DMA_Abort+0x32a>
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	4a65      	ldr	r2, [pc, #404]	; (8006c18 <HAL_DMA_Abort+0x458>)
 8006a82:	4293      	cmp	r3, r2
 8006a84:	d031      	beq.n	8006aea <HAL_DMA_Abort+0x32a>
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	4a64      	ldr	r2, [pc, #400]	; (8006c1c <HAL_DMA_Abort+0x45c>)
 8006a8c:	4293      	cmp	r3, r2
 8006a8e:	d02c      	beq.n	8006aea <HAL_DMA_Abort+0x32a>
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	4a62      	ldr	r2, [pc, #392]	; (8006c20 <HAL_DMA_Abort+0x460>)
 8006a96:	4293      	cmp	r3, r2
 8006a98:	d027      	beq.n	8006aea <HAL_DMA_Abort+0x32a>
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	4a61      	ldr	r2, [pc, #388]	; (8006c24 <HAL_DMA_Abort+0x464>)
 8006aa0:	4293      	cmp	r3, r2
 8006aa2:	d022      	beq.n	8006aea <HAL_DMA_Abort+0x32a>
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	4a5f      	ldr	r2, [pc, #380]	; (8006c28 <HAL_DMA_Abort+0x468>)
 8006aaa:	4293      	cmp	r3, r2
 8006aac:	d01d      	beq.n	8006aea <HAL_DMA_Abort+0x32a>
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	4a5e      	ldr	r2, [pc, #376]	; (8006c2c <HAL_DMA_Abort+0x46c>)
 8006ab4:	4293      	cmp	r3, r2
 8006ab6:	d018      	beq.n	8006aea <HAL_DMA_Abort+0x32a>
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	4a5c      	ldr	r2, [pc, #368]	; (8006c30 <HAL_DMA_Abort+0x470>)
 8006abe:	4293      	cmp	r3, r2
 8006ac0:	d013      	beq.n	8006aea <HAL_DMA_Abort+0x32a>
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	4a5b      	ldr	r2, [pc, #364]	; (8006c34 <HAL_DMA_Abort+0x474>)
 8006ac8:	4293      	cmp	r3, r2
 8006aca:	d00e      	beq.n	8006aea <HAL_DMA_Abort+0x32a>
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	4a59      	ldr	r2, [pc, #356]	; (8006c38 <HAL_DMA_Abort+0x478>)
 8006ad2:	4293      	cmp	r3, r2
 8006ad4:	d009      	beq.n	8006aea <HAL_DMA_Abort+0x32a>
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	4a58      	ldr	r2, [pc, #352]	; (8006c3c <HAL_DMA_Abort+0x47c>)
 8006adc:	4293      	cmp	r3, r2
 8006ade:	d004      	beq.n	8006aea <HAL_DMA_Abort+0x32a>
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	4a56      	ldr	r2, [pc, #344]	; (8006c40 <HAL_DMA_Abort+0x480>)
 8006ae6:	4293      	cmp	r3, r2
 8006ae8:	d108      	bne.n	8006afc <HAL_DMA_Abort+0x33c>
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	681a      	ldr	r2, [r3, #0]
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	f022 0201 	bic.w	r2, r2, #1
 8006af8:	601a      	str	r2, [r3, #0]
 8006afa:	e007      	b.n	8006b0c <HAL_DMA_Abort+0x34c>
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	681a      	ldr	r2, [r3, #0]
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	f022 0201 	bic.w	r2, r2, #1
 8006b0a:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8006b0c:	e013      	b.n	8006b36 <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8006b0e:	f7fc ff69 	bl	80039e4 <HAL_GetTick>
 8006b12:	4602      	mov	r2, r0
 8006b14:	693b      	ldr	r3, [r7, #16]
 8006b16:	1ad3      	subs	r3, r2, r3
 8006b18:	2b05      	cmp	r3, #5
 8006b1a:	d90c      	bls.n	8006b36 <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	2220      	movs	r2, #32
 8006b20:	655a      	str	r2, [r3, #84]	; 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	2203      	movs	r2, #3
 8006b26:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	2200      	movs	r2, #0
 8006b2e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_ERROR;
 8006b32:	2301      	movs	r3, #1
 8006b34:	e12d      	b.n	8006d92 <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8006b36:	697b      	ldr	r3, [r7, #20]
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	f003 0301 	and.w	r3, r3, #1
 8006b3e:	2b00      	cmp	r3, #0
 8006b40:	d1e5      	bne.n	8006b0e <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	4a2f      	ldr	r2, [pc, #188]	; (8006c04 <HAL_DMA_Abort+0x444>)
 8006b48:	4293      	cmp	r3, r2
 8006b4a:	d04a      	beq.n	8006be2 <HAL_DMA_Abort+0x422>
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	4a2d      	ldr	r2, [pc, #180]	; (8006c08 <HAL_DMA_Abort+0x448>)
 8006b52:	4293      	cmp	r3, r2
 8006b54:	d045      	beq.n	8006be2 <HAL_DMA_Abort+0x422>
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	4a2c      	ldr	r2, [pc, #176]	; (8006c0c <HAL_DMA_Abort+0x44c>)
 8006b5c:	4293      	cmp	r3, r2
 8006b5e:	d040      	beq.n	8006be2 <HAL_DMA_Abort+0x422>
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	4a2a      	ldr	r2, [pc, #168]	; (8006c10 <HAL_DMA_Abort+0x450>)
 8006b66:	4293      	cmp	r3, r2
 8006b68:	d03b      	beq.n	8006be2 <HAL_DMA_Abort+0x422>
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	4a29      	ldr	r2, [pc, #164]	; (8006c14 <HAL_DMA_Abort+0x454>)
 8006b70:	4293      	cmp	r3, r2
 8006b72:	d036      	beq.n	8006be2 <HAL_DMA_Abort+0x422>
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	4a27      	ldr	r2, [pc, #156]	; (8006c18 <HAL_DMA_Abort+0x458>)
 8006b7a:	4293      	cmp	r3, r2
 8006b7c:	d031      	beq.n	8006be2 <HAL_DMA_Abort+0x422>
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	4a26      	ldr	r2, [pc, #152]	; (8006c1c <HAL_DMA_Abort+0x45c>)
 8006b84:	4293      	cmp	r3, r2
 8006b86:	d02c      	beq.n	8006be2 <HAL_DMA_Abort+0x422>
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	4a24      	ldr	r2, [pc, #144]	; (8006c20 <HAL_DMA_Abort+0x460>)
 8006b8e:	4293      	cmp	r3, r2
 8006b90:	d027      	beq.n	8006be2 <HAL_DMA_Abort+0x422>
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	4a23      	ldr	r2, [pc, #140]	; (8006c24 <HAL_DMA_Abort+0x464>)
 8006b98:	4293      	cmp	r3, r2
 8006b9a:	d022      	beq.n	8006be2 <HAL_DMA_Abort+0x422>
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	4a21      	ldr	r2, [pc, #132]	; (8006c28 <HAL_DMA_Abort+0x468>)
 8006ba2:	4293      	cmp	r3, r2
 8006ba4:	d01d      	beq.n	8006be2 <HAL_DMA_Abort+0x422>
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	4a20      	ldr	r2, [pc, #128]	; (8006c2c <HAL_DMA_Abort+0x46c>)
 8006bac:	4293      	cmp	r3, r2
 8006bae:	d018      	beq.n	8006be2 <HAL_DMA_Abort+0x422>
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	4a1e      	ldr	r2, [pc, #120]	; (8006c30 <HAL_DMA_Abort+0x470>)
 8006bb6:	4293      	cmp	r3, r2
 8006bb8:	d013      	beq.n	8006be2 <HAL_DMA_Abort+0x422>
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	4a1d      	ldr	r2, [pc, #116]	; (8006c34 <HAL_DMA_Abort+0x474>)
 8006bc0:	4293      	cmp	r3, r2
 8006bc2:	d00e      	beq.n	8006be2 <HAL_DMA_Abort+0x422>
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	4a1b      	ldr	r2, [pc, #108]	; (8006c38 <HAL_DMA_Abort+0x478>)
 8006bca:	4293      	cmp	r3, r2
 8006bcc:	d009      	beq.n	8006be2 <HAL_DMA_Abort+0x422>
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	4a1a      	ldr	r2, [pc, #104]	; (8006c3c <HAL_DMA_Abort+0x47c>)
 8006bd4:	4293      	cmp	r3, r2
 8006bd6:	d004      	beq.n	8006be2 <HAL_DMA_Abort+0x422>
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	4a18      	ldr	r2, [pc, #96]	; (8006c40 <HAL_DMA_Abort+0x480>)
 8006bde:	4293      	cmp	r3, r2
 8006be0:	d101      	bne.n	8006be6 <HAL_DMA_Abort+0x426>
 8006be2:	2301      	movs	r3, #1
 8006be4:	e000      	b.n	8006be8 <HAL_DMA_Abort+0x428>
 8006be6:	2300      	movs	r3, #0
 8006be8:	2b00      	cmp	r3, #0
 8006bea:	d02b      	beq.n	8006c44 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006bf0:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006bf6:	f003 031f 	and.w	r3, r3, #31
 8006bfa:	223f      	movs	r2, #63	; 0x3f
 8006bfc:	409a      	lsls	r2, r3
 8006bfe:	68bb      	ldr	r3, [r7, #8]
 8006c00:	609a      	str	r2, [r3, #8]
 8006c02:	e02a      	b.n	8006c5a <HAL_DMA_Abort+0x49a>
 8006c04:	40020010 	.word	0x40020010
 8006c08:	40020028 	.word	0x40020028
 8006c0c:	40020040 	.word	0x40020040
 8006c10:	40020058 	.word	0x40020058
 8006c14:	40020070 	.word	0x40020070
 8006c18:	40020088 	.word	0x40020088
 8006c1c:	400200a0 	.word	0x400200a0
 8006c20:	400200b8 	.word	0x400200b8
 8006c24:	40020410 	.word	0x40020410
 8006c28:	40020428 	.word	0x40020428
 8006c2c:	40020440 	.word	0x40020440
 8006c30:	40020458 	.word	0x40020458
 8006c34:	40020470 	.word	0x40020470
 8006c38:	40020488 	.word	0x40020488
 8006c3c:	400204a0 	.word	0x400204a0
 8006c40:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006c48:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006c4e:	f003 031f 	and.w	r3, r3, #31
 8006c52:	2201      	movs	r2, #1
 8006c54:	409a      	lsls	r2, r3
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	4a4f      	ldr	r2, [pc, #316]	; (8006d9c <HAL_DMA_Abort+0x5dc>)
 8006c60:	4293      	cmp	r3, r2
 8006c62:	d072      	beq.n	8006d4a <HAL_DMA_Abort+0x58a>
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	4a4d      	ldr	r2, [pc, #308]	; (8006da0 <HAL_DMA_Abort+0x5e0>)
 8006c6a:	4293      	cmp	r3, r2
 8006c6c:	d06d      	beq.n	8006d4a <HAL_DMA_Abort+0x58a>
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	4a4c      	ldr	r2, [pc, #304]	; (8006da4 <HAL_DMA_Abort+0x5e4>)
 8006c74:	4293      	cmp	r3, r2
 8006c76:	d068      	beq.n	8006d4a <HAL_DMA_Abort+0x58a>
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	4a4a      	ldr	r2, [pc, #296]	; (8006da8 <HAL_DMA_Abort+0x5e8>)
 8006c7e:	4293      	cmp	r3, r2
 8006c80:	d063      	beq.n	8006d4a <HAL_DMA_Abort+0x58a>
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	4a49      	ldr	r2, [pc, #292]	; (8006dac <HAL_DMA_Abort+0x5ec>)
 8006c88:	4293      	cmp	r3, r2
 8006c8a:	d05e      	beq.n	8006d4a <HAL_DMA_Abort+0x58a>
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	4a47      	ldr	r2, [pc, #284]	; (8006db0 <HAL_DMA_Abort+0x5f0>)
 8006c92:	4293      	cmp	r3, r2
 8006c94:	d059      	beq.n	8006d4a <HAL_DMA_Abort+0x58a>
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	4a46      	ldr	r2, [pc, #280]	; (8006db4 <HAL_DMA_Abort+0x5f4>)
 8006c9c:	4293      	cmp	r3, r2
 8006c9e:	d054      	beq.n	8006d4a <HAL_DMA_Abort+0x58a>
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	4a44      	ldr	r2, [pc, #272]	; (8006db8 <HAL_DMA_Abort+0x5f8>)
 8006ca6:	4293      	cmp	r3, r2
 8006ca8:	d04f      	beq.n	8006d4a <HAL_DMA_Abort+0x58a>
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	4a43      	ldr	r2, [pc, #268]	; (8006dbc <HAL_DMA_Abort+0x5fc>)
 8006cb0:	4293      	cmp	r3, r2
 8006cb2:	d04a      	beq.n	8006d4a <HAL_DMA_Abort+0x58a>
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	4a41      	ldr	r2, [pc, #260]	; (8006dc0 <HAL_DMA_Abort+0x600>)
 8006cba:	4293      	cmp	r3, r2
 8006cbc:	d045      	beq.n	8006d4a <HAL_DMA_Abort+0x58a>
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	4a40      	ldr	r2, [pc, #256]	; (8006dc4 <HAL_DMA_Abort+0x604>)
 8006cc4:	4293      	cmp	r3, r2
 8006cc6:	d040      	beq.n	8006d4a <HAL_DMA_Abort+0x58a>
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	4a3e      	ldr	r2, [pc, #248]	; (8006dc8 <HAL_DMA_Abort+0x608>)
 8006cce:	4293      	cmp	r3, r2
 8006cd0:	d03b      	beq.n	8006d4a <HAL_DMA_Abort+0x58a>
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	4a3d      	ldr	r2, [pc, #244]	; (8006dcc <HAL_DMA_Abort+0x60c>)
 8006cd8:	4293      	cmp	r3, r2
 8006cda:	d036      	beq.n	8006d4a <HAL_DMA_Abort+0x58a>
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	4a3b      	ldr	r2, [pc, #236]	; (8006dd0 <HAL_DMA_Abort+0x610>)
 8006ce2:	4293      	cmp	r3, r2
 8006ce4:	d031      	beq.n	8006d4a <HAL_DMA_Abort+0x58a>
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	4a3a      	ldr	r2, [pc, #232]	; (8006dd4 <HAL_DMA_Abort+0x614>)
 8006cec:	4293      	cmp	r3, r2
 8006cee:	d02c      	beq.n	8006d4a <HAL_DMA_Abort+0x58a>
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	4a38      	ldr	r2, [pc, #224]	; (8006dd8 <HAL_DMA_Abort+0x618>)
 8006cf6:	4293      	cmp	r3, r2
 8006cf8:	d027      	beq.n	8006d4a <HAL_DMA_Abort+0x58a>
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	4a37      	ldr	r2, [pc, #220]	; (8006ddc <HAL_DMA_Abort+0x61c>)
 8006d00:	4293      	cmp	r3, r2
 8006d02:	d022      	beq.n	8006d4a <HAL_DMA_Abort+0x58a>
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	4a35      	ldr	r2, [pc, #212]	; (8006de0 <HAL_DMA_Abort+0x620>)
 8006d0a:	4293      	cmp	r3, r2
 8006d0c:	d01d      	beq.n	8006d4a <HAL_DMA_Abort+0x58a>
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	4a34      	ldr	r2, [pc, #208]	; (8006de4 <HAL_DMA_Abort+0x624>)
 8006d14:	4293      	cmp	r3, r2
 8006d16:	d018      	beq.n	8006d4a <HAL_DMA_Abort+0x58a>
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	4a32      	ldr	r2, [pc, #200]	; (8006de8 <HAL_DMA_Abort+0x628>)
 8006d1e:	4293      	cmp	r3, r2
 8006d20:	d013      	beq.n	8006d4a <HAL_DMA_Abort+0x58a>
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	4a31      	ldr	r2, [pc, #196]	; (8006dec <HAL_DMA_Abort+0x62c>)
 8006d28:	4293      	cmp	r3, r2
 8006d2a:	d00e      	beq.n	8006d4a <HAL_DMA_Abort+0x58a>
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	4a2f      	ldr	r2, [pc, #188]	; (8006df0 <HAL_DMA_Abort+0x630>)
 8006d32:	4293      	cmp	r3, r2
 8006d34:	d009      	beq.n	8006d4a <HAL_DMA_Abort+0x58a>
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	4a2e      	ldr	r2, [pc, #184]	; (8006df4 <HAL_DMA_Abort+0x634>)
 8006d3c:	4293      	cmp	r3, r2
 8006d3e:	d004      	beq.n	8006d4a <HAL_DMA_Abort+0x58a>
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	4a2c      	ldr	r2, [pc, #176]	; (8006df8 <HAL_DMA_Abort+0x638>)
 8006d46:	4293      	cmp	r3, r2
 8006d48:	d101      	bne.n	8006d4e <HAL_DMA_Abort+0x58e>
 8006d4a:	2301      	movs	r3, #1
 8006d4c:	e000      	b.n	8006d50 <HAL_DMA_Abort+0x590>
 8006d4e:	2300      	movs	r3, #0
 8006d50:	2b00      	cmp	r3, #0
 8006d52:	d015      	beq.n	8006d80 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006d58:	687a      	ldr	r2, [r7, #4]
 8006d5a:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8006d5c:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006d62:	2b00      	cmp	r3, #0
 8006d64:	d00c      	beq.n	8006d80 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006d6a:	681a      	ldr	r2, [r3, #0]
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006d70:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006d74:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006d7a:	687a      	ldr	r2, [r7, #4]
 8006d7c:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8006d7e:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	2201      	movs	r2, #1
 8006d84:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	2200      	movs	r2, #0
 8006d8c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }

  return HAL_OK;
 8006d90:	2300      	movs	r3, #0
}
 8006d92:	4618      	mov	r0, r3
 8006d94:	3718      	adds	r7, #24
 8006d96:	46bd      	mov	sp, r7
 8006d98:	bd80      	pop	{r7, pc}
 8006d9a:	bf00      	nop
 8006d9c:	40020010 	.word	0x40020010
 8006da0:	40020028 	.word	0x40020028
 8006da4:	40020040 	.word	0x40020040
 8006da8:	40020058 	.word	0x40020058
 8006dac:	40020070 	.word	0x40020070
 8006db0:	40020088 	.word	0x40020088
 8006db4:	400200a0 	.word	0x400200a0
 8006db8:	400200b8 	.word	0x400200b8
 8006dbc:	40020410 	.word	0x40020410
 8006dc0:	40020428 	.word	0x40020428
 8006dc4:	40020440 	.word	0x40020440
 8006dc8:	40020458 	.word	0x40020458
 8006dcc:	40020470 	.word	0x40020470
 8006dd0:	40020488 	.word	0x40020488
 8006dd4:	400204a0 	.word	0x400204a0
 8006dd8:	400204b8 	.word	0x400204b8
 8006ddc:	58025408 	.word	0x58025408
 8006de0:	5802541c 	.word	0x5802541c
 8006de4:	58025430 	.word	0x58025430
 8006de8:	58025444 	.word	0x58025444
 8006dec:	58025458 	.word	0x58025458
 8006df0:	5802546c 	.word	0x5802546c
 8006df4:	58025480 	.word	0x58025480
 8006df8:	58025494 	.word	0x58025494

08006dfc <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8006dfc:	b580      	push	{r7, lr}
 8006dfe:	b084      	sub	sp, #16
 8006e00:	af00      	add	r7, sp, #0
 8006e02:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	2b00      	cmp	r3, #0
 8006e08:	d101      	bne.n	8006e0e <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8006e0a:	2301      	movs	r3, #1
 8006e0c:	e237      	b.n	800727e <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006e14:	b2db      	uxtb	r3, r3
 8006e16:	2b02      	cmp	r3, #2
 8006e18:	d004      	beq.n	8006e24 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	2280      	movs	r2, #128	; 0x80
 8006e1e:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8006e20:	2301      	movs	r3, #1
 8006e22:	e22c      	b.n	800727e <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	4a5c      	ldr	r2, [pc, #368]	; (8006f9c <HAL_DMA_Abort_IT+0x1a0>)
 8006e2a:	4293      	cmp	r3, r2
 8006e2c:	d04a      	beq.n	8006ec4 <HAL_DMA_Abort_IT+0xc8>
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	4a5b      	ldr	r2, [pc, #364]	; (8006fa0 <HAL_DMA_Abort_IT+0x1a4>)
 8006e34:	4293      	cmp	r3, r2
 8006e36:	d045      	beq.n	8006ec4 <HAL_DMA_Abort_IT+0xc8>
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	4a59      	ldr	r2, [pc, #356]	; (8006fa4 <HAL_DMA_Abort_IT+0x1a8>)
 8006e3e:	4293      	cmp	r3, r2
 8006e40:	d040      	beq.n	8006ec4 <HAL_DMA_Abort_IT+0xc8>
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	4a58      	ldr	r2, [pc, #352]	; (8006fa8 <HAL_DMA_Abort_IT+0x1ac>)
 8006e48:	4293      	cmp	r3, r2
 8006e4a:	d03b      	beq.n	8006ec4 <HAL_DMA_Abort_IT+0xc8>
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	4a56      	ldr	r2, [pc, #344]	; (8006fac <HAL_DMA_Abort_IT+0x1b0>)
 8006e52:	4293      	cmp	r3, r2
 8006e54:	d036      	beq.n	8006ec4 <HAL_DMA_Abort_IT+0xc8>
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	4a55      	ldr	r2, [pc, #340]	; (8006fb0 <HAL_DMA_Abort_IT+0x1b4>)
 8006e5c:	4293      	cmp	r3, r2
 8006e5e:	d031      	beq.n	8006ec4 <HAL_DMA_Abort_IT+0xc8>
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	4a53      	ldr	r2, [pc, #332]	; (8006fb4 <HAL_DMA_Abort_IT+0x1b8>)
 8006e66:	4293      	cmp	r3, r2
 8006e68:	d02c      	beq.n	8006ec4 <HAL_DMA_Abort_IT+0xc8>
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	4a52      	ldr	r2, [pc, #328]	; (8006fb8 <HAL_DMA_Abort_IT+0x1bc>)
 8006e70:	4293      	cmp	r3, r2
 8006e72:	d027      	beq.n	8006ec4 <HAL_DMA_Abort_IT+0xc8>
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	4a50      	ldr	r2, [pc, #320]	; (8006fbc <HAL_DMA_Abort_IT+0x1c0>)
 8006e7a:	4293      	cmp	r3, r2
 8006e7c:	d022      	beq.n	8006ec4 <HAL_DMA_Abort_IT+0xc8>
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	4a4f      	ldr	r2, [pc, #316]	; (8006fc0 <HAL_DMA_Abort_IT+0x1c4>)
 8006e84:	4293      	cmp	r3, r2
 8006e86:	d01d      	beq.n	8006ec4 <HAL_DMA_Abort_IT+0xc8>
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	4a4d      	ldr	r2, [pc, #308]	; (8006fc4 <HAL_DMA_Abort_IT+0x1c8>)
 8006e8e:	4293      	cmp	r3, r2
 8006e90:	d018      	beq.n	8006ec4 <HAL_DMA_Abort_IT+0xc8>
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	4a4c      	ldr	r2, [pc, #304]	; (8006fc8 <HAL_DMA_Abort_IT+0x1cc>)
 8006e98:	4293      	cmp	r3, r2
 8006e9a:	d013      	beq.n	8006ec4 <HAL_DMA_Abort_IT+0xc8>
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	4a4a      	ldr	r2, [pc, #296]	; (8006fcc <HAL_DMA_Abort_IT+0x1d0>)
 8006ea2:	4293      	cmp	r3, r2
 8006ea4:	d00e      	beq.n	8006ec4 <HAL_DMA_Abort_IT+0xc8>
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	4a49      	ldr	r2, [pc, #292]	; (8006fd0 <HAL_DMA_Abort_IT+0x1d4>)
 8006eac:	4293      	cmp	r3, r2
 8006eae:	d009      	beq.n	8006ec4 <HAL_DMA_Abort_IT+0xc8>
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	4a47      	ldr	r2, [pc, #284]	; (8006fd4 <HAL_DMA_Abort_IT+0x1d8>)
 8006eb6:	4293      	cmp	r3, r2
 8006eb8:	d004      	beq.n	8006ec4 <HAL_DMA_Abort_IT+0xc8>
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	681b      	ldr	r3, [r3, #0]
 8006ebe:	4a46      	ldr	r2, [pc, #280]	; (8006fd8 <HAL_DMA_Abort_IT+0x1dc>)
 8006ec0:	4293      	cmp	r3, r2
 8006ec2:	d101      	bne.n	8006ec8 <HAL_DMA_Abort_IT+0xcc>
 8006ec4:	2301      	movs	r3, #1
 8006ec6:	e000      	b.n	8006eca <HAL_DMA_Abort_IT+0xce>
 8006ec8:	2300      	movs	r3, #0
 8006eca:	2b00      	cmp	r3, #0
 8006ecc:	f000 8086 	beq.w	8006fdc <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	2204      	movs	r2, #4
 8006ed4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	4a2f      	ldr	r2, [pc, #188]	; (8006f9c <HAL_DMA_Abort_IT+0x1a0>)
 8006ede:	4293      	cmp	r3, r2
 8006ee0:	d04a      	beq.n	8006f78 <HAL_DMA_Abort_IT+0x17c>
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	4a2e      	ldr	r2, [pc, #184]	; (8006fa0 <HAL_DMA_Abort_IT+0x1a4>)
 8006ee8:	4293      	cmp	r3, r2
 8006eea:	d045      	beq.n	8006f78 <HAL_DMA_Abort_IT+0x17c>
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	4a2c      	ldr	r2, [pc, #176]	; (8006fa4 <HAL_DMA_Abort_IT+0x1a8>)
 8006ef2:	4293      	cmp	r3, r2
 8006ef4:	d040      	beq.n	8006f78 <HAL_DMA_Abort_IT+0x17c>
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	4a2b      	ldr	r2, [pc, #172]	; (8006fa8 <HAL_DMA_Abort_IT+0x1ac>)
 8006efc:	4293      	cmp	r3, r2
 8006efe:	d03b      	beq.n	8006f78 <HAL_DMA_Abort_IT+0x17c>
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	4a29      	ldr	r2, [pc, #164]	; (8006fac <HAL_DMA_Abort_IT+0x1b0>)
 8006f06:	4293      	cmp	r3, r2
 8006f08:	d036      	beq.n	8006f78 <HAL_DMA_Abort_IT+0x17c>
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	4a28      	ldr	r2, [pc, #160]	; (8006fb0 <HAL_DMA_Abort_IT+0x1b4>)
 8006f10:	4293      	cmp	r3, r2
 8006f12:	d031      	beq.n	8006f78 <HAL_DMA_Abort_IT+0x17c>
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	4a26      	ldr	r2, [pc, #152]	; (8006fb4 <HAL_DMA_Abort_IT+0x1b8>)
 8006f1a:	4293      	cmp	r3, r2
 8006f1c:	d02c      	beq.n	8006f78 <HAL_DMA_Abort_IT+0x17c>
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	681b      	ldr	r3, [r3, #0]
 8006f22:	4a25      	ldr	r2, [pc, #148]	; (8006fb8 <HAL_DMA_Abort_IT+0x1bc>)
 8006f24:	4293      	cmp	r3, r2
 8006f26:	d027      	beq.n	8006f78 <HAL_DMA_Abort_IT+0x17c>
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	4a23      	ldr	r2, [pc, #140]	; (8006fbc <HAL_DMA_Abort_IT+0x1c0>)
 8006f2e:	4293      	cmp	r3, r2
 8006f30:	d022      	beq.n	8006f78 <HAL_DMA_Abort_IT+0x17c>
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	4a22      	ldr	r2, [pc, #136]	; (8006fc0 <HAL_DMA_Abort_IT+0x1c4>)
 8006f38:	4293      	cmp	r3, r2
 8006f3a:	d01d      	beq.n	8006f78 <HAL_DMA_Abort_IT+0x17c>
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	4a20      	ldr	r2, [pc, #128]	; (8006fc4 <HAL_DMA_Abort_IT+0x1c8>)
 8006f42:	4293      	cmp	r3, r2
 8006f44:	d018      	beq.n	8006f78 <HAL_DMA_Abort_IT+0x17c>
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	4a1f      	ldr	r2, [pc, #124]	; (8006fc8 <HAL_DMA_Abort_IT+0x1cc>)
 8006f4c:	4293      	cmp	r3, r2
 8006f4e:	d013      	beq.n	8006f78 <HAL_DMA_Abort_IT+0x17c>
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	4a1d      	ldr	r2, [pc, #116]	; (8006fcc <HAL_DMA_Abort_IT+0x1d0>)
 8006f56:	4293      	cmp	r3, r2
 8006f58:	d00e      	beq.n	8006f78 <HAL_DMA_Abort_IT+0x17c>
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	4a1c      	ldr	r2, [pc, #112]	; (8006fd0 <HAL_DMA_Abort_IT+0x1d4>)
 8006f60:	4293      	cmp	r3, r2
 8006f62:	d009      	beq.n	8006f78 <HAL_DMA_Abort_IT+0x17c>
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	4a1a      	ldr	r2, [pc, #104]	; (8006fd4 <HAL_DMA_Abort_IT+0x1d8>)
 8006f6a:	4293      	cmp	r3, r2
 8006f6c:	d004      	beq.n	8006f78 <HAL_DMA_Abort_IT+0x17c>
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	4a19      	ldr	r2, [pc, #100]	; (8006fd8 <HAL_DMA_Abort_IT+0x1dc>)
 8006f74:	4293      	cmp	r3, r2
 8006f76:	d108      	bne.n	8006f8a <HAL_DMA_Abort_IT+0x18e>
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	681a      	ldr	r2, [r3, #0]
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	f022 0201 	bic.w	r2, r2, #1
 8006f86:	601a      	str	r2, [r3, #0]
 8006f88:	e178      	b.n	800727c <HAL_DMA_Abort_IT+0x480>
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	681a      	ldr	r2, [r3, #0]
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	f022 0201 	bic.w	r2, r2, #1
 8006f98:	601a      	str	r2, [r3, #0]
 8006f9a:	e16f      	b.n	800727c <HAL_DMA_Abort_IT+0x480>
 8006f9c:	40020010 	.word	0x40020010
 8006fa0:	40020028 	.word	0x40020028
 8006fa4:	40020040 	.word	0x40020040
 8006fa8:	40020058 	.word	0x40020058
 8006fac:	40020070 	.word	0x40020070
 8006fb0:	40020088 	.word	0x40020088
 8006fb4:	400200a0 	.word	0x400200a0
 8006fb8:	400200b8 	.word	0x400200b8
 8006fbc:	40020410 	.word	0x40020410
 8006fc0:	40020428 	.word	0x40020428
 8006fc4:	40020440 	.word	0x40020440
 8006fc8:	40020458 	.word	0x40020458
 8006fcc:	40020470 	.word	0x40020470
 8006fd0:	40020488 	.word	0x40020488
 8006fd4:	400204a0 	.word	0x400204a0
 8006fd8:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	681a      	ldr	r2, [r3, #0]
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	f022 020e 	bic.w	r2, r2, #14
 8006fea:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	4a6c      	ldr	r2, [pc, #432]	; (80071a4 <HAL_DMA_Abort_IT+0x3a8>)
 8006ff2:	4293      	cmp	r3, r2
 8006ff4:	d04a      	beq.n	800708c <HAL_DMA_Abort_IT+0x290>
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	4a6b      	ldr	r2, [pc, #428]	; (80071a8 <HAL_DMA_Abort_IT+0x3ac>)
 8006ffc:	4293      	cmp	r3, r2
 8006ffe:	d045      	beq.n	800708c <HAL_DMA_Abort_IT+0x290>
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	4a69      	ldr	r2, [pc, #420]	; (80071ac <HAL_DMA_Abort_IT+0x3b0>)
 8007006:	4293      	cmp	r3, r2
 8007008:	d040      	beq.n	800708c <HAL_DMA_Abort_IT+0x290>
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	681b      	ldr	r3, [r3, #0]
 800700e:	4a68      	ldr	r2, [pc, #416]	; (80071b0 <HAL_DMA_Abort_IT+0x3b4>)
 8007010:	4293      	cmp	r3, r2
 8007012:	d03b      	beq.n	800708c <HAL_DMA_Abort_IT+0x290>
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	4a66      	ldr	r2, [pc, #408]	; (80071b4 <HAL_DMA_Abort_IT+0x3b8>)
 800701a:	4293      	cmp	r3, r2
 800701c:	d036      	beq.n	800708c <HAL_DMA_Abort_IT+0x290>
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	681b      	ldr	r3, [r3, #0]
 8007022:	4a65      	ldr	r2, [pc, #404]	; (80071b8 <HAL_DMA_Abort_IT+0x3bc>)
 8007024:	4293      	cmp	r3, r2
 8007026:	d031      	beq.n	800708c <HAL_DMA_Abort_IT+0x290>
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	4a63      	ldr	r2, [pc, #396]	; (80071bc <HAL_DMA_Abort_IT+0x3c0>)
 800702e:	4293      	cmp	r3, r2
 8007030:	d02c      	beq.n	800708c <HAL_DMA_Abort_IT+0x290>
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	4a62      	ldr	r2, [pc, #392]	; (80071c0 <HAL_DMA_Abort_IT+0x3c4>)
 8007038:	4293      	cmp	r3, r2
 800703a:	d027      	beq.n	800708c <HAL_DMA_Abort_IT+0x290>
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	4a60      	ldr	r2, [pc, #384]	; (80071c4 <HAL_DMA_Abort_IT+0x3c8>)
 8007042:	4293      	cmp	r3, r2
 8007044:	d022      	beq.n	800708c <HAL_DMA_Abort_IT+0x290>
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	4a5f      	ldr	r2, [pc, #380]	; (80071c8 <HAL_DMA_Abort_IT+0x3cc>)
 800704c:	4293      	cmp	r3, r2
 800704e:	d01d      	beq.n	800708c <HAL_DMA_Abort_IT+0x290>
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	4a5d      	ldr	r2, [pc, #372]	; (80071cc <HAL_DMA_Abort_IT+0x3d0>)
 8007056:	4293      	cmp	r3, r2
 8007058:	d018      	beq.n	800708c <HAL_DMA_Abort_IT+0x290>
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	4a5c      	ldr	r2, [pc, #368]	; (80071d0 <HAL_DMA_Abort_IT+0x3d4>)
 8007060:	4293      	cmp	r3, r2
 8007062:	d013      	beq.n	800708c <HAL_DMA_Abort_IT+0x290>
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	4a5a      	ldr	r2, [pc, #360]	; (80071d4 <HAL_DMA_Abort_IT+0x3d8>)
 800706a:	4293      	cmp	r3, r2
 800706c:	d00e      	beq.n	800708c <HAL_DMA_Abort_IT+0x290>
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	4a59      	ldr	r2, [pc, #356]	; (80071d8 <HAL_DMA_Abort_IT+0x3dc>)
 8007074:	4293      	cmp	r3, r2
 8007076:	d009      	beq.n	800708c <HAL_DMA_Abort_IT+0x290>
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	4a57      	ldr	r2, [pc, #348]	; (80071dc <HAL_DMA_Abort_IT+0x3e0>)
 800707e:	4293      	cmp	r3, r2
 8007080:	d004      	beq.n	800708c <HAL_DMA_Abort_IT+0x290>
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	4a56      	ldr	r2, [pc, #344]	; (80071e0 <HAL_DMA_Abort_IT+0x3e4>)
 8007088:	4293      	cmp	r3, r2
 800708a:	d108      	bne.n	800709e <HAL_DMA_Abort_IT+0x2a2>
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	681a      	ldr	r2, [r3, #0]
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	f022 0201 	bic.w	r2, r2, #1
 800709a:	601a      	str	r2, [r3, #0]
 800709c:	e007      	b.n	80070ae <HAL_DMA_Abort_IT+0x2b2>
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	681a      	ldr	r2, [r3, #0]
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	f022 0201 	bic.w	r2, r2, #1
 80070ac:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	4a3c      	ldr	r2, [pc, #240]	; (80071a4 <HAL_DMA_Abort_IT+0x3a8>)
 80070b4:	4293      	cmp	r3, r2
 80070b6:	d072      	beq.n	800719e <HAL_DMA_Abort_IT+0x3a2>
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	4a3a      	ldr	r2, [pc, #232]	; (80071a8 <HAL_DMA_Abort_IT+0x3ac>)
 80070be:	4293      	cmp	r3, r2
 80070c0:	d06d      	beq.n	800719e <HAL_DMA_Abort_IT+0x3a2>
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	4a39      	ldr	r2, [pc, #228]	; (80071ac <HAL_DMA_Abort_IT+0x3b0>)
 80070c8:	4293      	cmp	r3, r2
 80070ca:	d068      	beq.n	800719e <HAL_DMA_Abort_IT+0x3a2>
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	4a37      	ldr	r2, [pc, #220]	; (80071b0 <HAL_DMA_Abort_IT+0x3b4>)
 80070d2:	4293      	cmp	r3, r2
 80070d4:	d063      	beq.n	800719e <HAL_DMA_Abort_IT+0x3a2>
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	4a36      	ldr	r2, [pc, #216]	; (80071b4 <HAL_DMA_Abort_IT+0x3b8>)
 80070dc:	4293      	cmp	r3, r2
 80070de:	d05e      	beq.n	800719e <HAL_DMA_Abort_IT+0x3a2>
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	4a34      	ldr	r2, [pc, #208]	; (80071b8 <HAL_DMA_Abort_IT+0x3bc>)
 80070e6:	4293      	cmp	r3, r2
 80070e8:	d059      	beq.n	800719e <HAL_DMA_Abort_IT+0x3a2>
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	4a33      	ldr	r2, [pc, #204]	; (80071bc <HAL_DMA_Abort_IT+0x3c0>)
 80070f0:	4293      	cmp	r3, r2
 80070f2:	d054      	beq.n	800719e <HAL_DMA_Abort_IT+0x3a2>
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	4a31      	ldr	r2, [pc, #196]	; (80071c0 <HAL_DMA_Abort_IT+0x3c4>)
 80070fa:	4293      	cmp	r3, r2
 80070fc:	d04f      	beq.n	800719e <HAL_DMA_Abort_IT+0x3a2>
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	4a30      	ldr	r2, [pc, #192]	; (80071c4 <HAL_DMA_Abort_IT+0x3c8>)
 8007104:	4293      	cmp	r3, r2
 8007106:	d04a      	beq.n	800719e <HAL_DMA_Abort_IT+0x3a2>
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	4a2e      	ldr	r2, [pc, #184]	; (80071c8 <HAL_DMA_Abort_IT+0x3cc>)
 800710e:	4293      	cmp	r3, r2
 8007110:	d045      	beq.n	800719e <HAL_DMA_Abort_IT+0x3a2>
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	4a2d      	ldr	r2, [pc, #180]	; (80071cc <HAL_DMA_Abort_IT+0x3d0>)
 8007118:	4293      	cmp	r3, r2
 800711a:	d040      	beq.n	800719e <HAL_DMA_Abort_IT+0x3a2>
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	4a2b      	ldr	r2, [pc, #172]	; (80071d0 <HAL_DMA_Abort_IT+0x3d4>)
 8007122:	4293      	cmp	r3, r2
 8007124:	d03b      	beq.n	800719e <HAL_DMA_Abort_IT+0x3a2>
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	681b      	ldr	r3, [r3, #0]
 800712a:	4a2a      	ldr	r2, [pc, #168]	; (80071d4 <HAL_DMA_Abort_IT+0x3d8>)
 800712c:	4293      	cmp	r3, r2
 800712e:	d036      	beq.n	800719e <HAL_DMA_Abort_IT+0x3a2>
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	4a28      	ldr	r2, [pc, #160]	; (80071d8 <HAL_DMA_Abort_IT+0x3dc>)
 8007136:	4293      	cmp	r3, r2
 8007138:	d031      	beq.n	800719e <HAL_DMA_Abort_IT+0x3a2>
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	681b      	ldr	r3, [r3, #0]
 800713e:	4a27      	ldr	r2, [pc, #156]	; (80071dc <HAL_DMA_Abort_IT+0x3e0>)
 8007140:	4293      	cmp	r3, r2
 8007142:	d02c      	beq.n	800719e <HAL_DMA_Abort_IT+0x3a2>
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	4a25      	ldr	r2, [pc, #148]	; (80071e0 <HAL_DMA_Abort_IT+0x3e4>)
 800714a:	4293      	cmp	r3, r2
 800714c:	d027      	beq.n	800719e <HAL_DMA_Abort_IT+0x3a2>
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	4a24      	ldr	r2, [pc, #144]	; (80071e4 <HAL_DMA_Abort_IT+0x3e8>)
 8007154:	4293      	cmp	r3, r2
 8007156:	d022      	beq.n	800719e <HAL_DMA_Abort_IT+0x3a2>
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	4a22      	ldr	r2, [pc, #136]	; (80071e8 <HAL_DMA_Abort_IT+0x3ec>)
 800715e:	4293      	cmp	r3, r2
 8007160:	d01d      	beq.n	800719e <HAL_DMA_Abort_IT+0x3a2>
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	4a21      	ldr	r2, [pc, #132]	; (80071ec <HAL_DMA_Abort_IT+0x3f0>)
 8007168:	4293      	cmp	r3, r2
 800716a:	d018      	beq.n	800719e <HAL_DMA_Abort_IT+0x3a2>
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	4a1f      	ldr	r2, [pc, #124]	; (80071f0 <HAL_DMA_Abort_IT+0x3f4>)
 8007172:	4293      	cmp	r3, r2
 8007174:	d013      	beq.n	800719e <HAL_DMA_Abort_IT+0x3a2>
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	4a1e      	ldr	r2, [pc, #120]	; (80071f4 <HAL_DMA_Abort_IT+0x3f8>)
 800717c:	4293      	cmp	r3, r2
 800717e:	d00e      	beq.n	800719e <HAL_DMA_Abort_IT+0x3a2>
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	4a1c      	ldr	r2, [pc, #112]	; (80071f8 <HAL_DMA_Abort_IT+0x3fc>)
 8007186:	4293      	cmp	r3, r2
 8007188:	d009      	beq.n	800719e <HAL_DMA_Abort_IT+0x3a2>
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	4a1b      	ldr	r2, [pc, #108]	; (80071fc <HAL_DMA_Abort_IT+0x400>)
 8007190:	4293      	cmp	r3, r2
 8007192:	d004      	beq.n	800719e <HAL_DMA_Abort_IT+0x3a2>
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	4a19      	ldr	r2, [pc, #100]	; (8007200 <HAL_DMA_Abort_IT+0x404>)
 800719a:	4293      	cmp	r3, r2
 800719c:	d132      	bne.n	8007204 <HAL_DMA_Abort_IT+0x408>
 800719e:	2301      	movs	r3, #1
 80071a0:	e031      	b.n	8007206 <HAL_DMA_Abort_IT+0x40a>
 80071a2:	bf00      	nop
 80071a4:	40020010 	.word	0x40020010
 80071a8:	40020028 	.word	0x40020028
 80071ac:	40020040 	.word	0x40020040
 80071b0:	40020058 	.word	0x40020058
 80071b4:	40020070 	.word	0x40020070
 80071b8:	40020088 	.word	0x40020088
 80071bc:	400200a0 	.word	0x400200a0
 80071c0:	400200b8 	.word	0x400200b8
 80071c4:	40020410 	.word	0x40020410
 80071c8:	40020428 	.word	0x40020428
 80071cc:	40020440 	.word	0x40020440
 80071d0:	40020458 	.word	0x40020458
 80071d4:	40020470 	.word	0x40020470
 80071d8:	40020488 	.word	0x40020488
 80071dc:	400204a0 	.word	0x400204a0
 80071e0:	400204b8 	.word	0x400204b8
 80071e4:	58025408 	.word	0x58025408
 80071e8:	5802541c 	.word	0x5802541c
 80071ec:	58025430 	.word	0x58025430
 80071f0:	58025444 	.word	0x58025444
 80071f4:	58025458 	.word	0x58025458
 80071f8:	5802546c 	.word	0x5802546c
 80071fc:	58025480 	.word	0x58025480
 8007200:	58025494 	.word	0x58025494
 8007204:	2300      	movs	r3, #0
 8007206:	2b00      	cmp	r3, #0
 8007208:	d028      	beq.n	800725c <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800720e:	681a      	ldr	r2, [r3, #0]
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007214:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007218:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800721e:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007224:	f003 031f 	and.w	r3, r3, #31
 8007228:	2201      	movs	r2, #1
 800722a:	409a      	lsls	r2, r3
 800722c:	68fb      	ldr	r3, [r7, #12]
 800722e:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007234:	687a      	ldr	r2, [r7, #4]
 8007236:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8007238:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800723e:	2b00      	cmp	r3, #0
 8007240:	d00c      	beq.n	800725c <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007246:	681a      	ldr	r2, [r3, #0]
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800724c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007250:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007256:	687a      	ldr	r2, [r7, #4]
 8007258:	6f52      	ldr	r2, [r2, #116]	; 0x74
 800725a:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	2201      	movs	r2, #1
 8007260:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	2200      	movs	r2, #0
 8007268:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007270:	2b00      	cmp	r3, #0
 8007272:	d003      	beq.n	800727c <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007278:	6878      	ldr	r0, [r7, #4]
 800727a:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 800727c:	2300      	movs	r3, #0
}
 800727e:	4618      	mov	r0, r3
 8007280:	3710      	adds	r7, #16
 8007282:	46bd      	mov	sp, r7
 8007284:	bd80      	pop	{r7, pc}
 8007286:	bf00      	nop

08007288 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8007288:	b580      	push	{r7, lr}
 800728a:	b08a      	sub	sp, #40	; 0x28
 800728c:	af00      	add	r7, sp, #0
 800728e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8007290:	2300      	movs	r3, #0
 8007292:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8007294:	4b67      	ldr	r3, [pc, #412]	; (8007434 <HAL_DMA_IRQHandler+0x1ac>)
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	4a67      	ldr	r2, [pc, #412]	; (8007438 <HAL_DMA_IRQHandler+0x1b0>)
 800729a:	fba2 2303 	umull	r2, r3, r2, r3
 800729e:	0a9b      	lsrs	r3, r3, #10
 80072a0:	627b      	str	r3, [r7, #36]	; 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80072a6:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80072ac:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 80072ae:	6a3b      	ldr	r3, [r7, #32]
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 80072b4:	69fb      	ldr	r3, [r7, #28]
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	4a5f      	ldr	r2, [pc, #380]	; (800743c <HAL_DMA_IRQHandler+0x1b4>)
 80072c0:	4293      	cmp	r3, r2
 80072c2:	d04a      	beq.n	800735a <HAL_DMA_IRQHandler+0xd2>
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	4a5d      	ldr	r2, [pc, #372]	; (8007440 <HAL_DMA_IRQHandler+0x1b8>)
 80072ca:	4293      	cmp	r3, r2
 80072cc:	d045      	beq.n	800735a <HAL_DMA_IRQHandler+0xd2>
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	4a5c      	ldr	r2, [pc, #368]	; (8007444 <HAL_DMA_IRQHandler+0x1bc>)
 80072d4:	4293      	cmp	r3, r2
 80072d6:	d040      	beq.n	800735a <HAL_DMA_IRQHandler+0xd2>
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	4a5a      	ldr	r2, [pc, #360]	; (8007448 <HAL_DMA_IRQHandler+0x1c0>)
 80072de:	4293      	cmp	r3, r2
 80072e0:	d03b      	beq.n	800735a <HAL_DMA_IRQHandler+0xd2>
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	4a59      	ldr	r2, [pc, #356]	; (800744c <HAL_DMA_IRQHandler+0x1c4>)
 80072e8:	4293      	cmp	r3, r2
 80072ea:	d036      	beq.n	800735a <HAL_DMA_IRQHandler+0xd2>
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	4a57      	ldr	r2, [pc, #348]	; (8007450 <HAL_DMA_IRQHandler+0x1c8>)
 80072f2:	4293      	cmp	r3, r2
 80072f4:	d031      	beq.n	800735a <HAL_DMA_IRQHandler+0xd2>
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	4a56      	ldr	r2, [pc, #344]	; (8007454 <HAL_DMA_IRQHandler+0x1cc>)
 80072fc:	4293      	cmp	r3, r2
 80072fe:	d02c      	beq.n	800735a <HAL_DMA_IRQHandler+0xd2>
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	4a54      	ldr	r2, [pc, #336]	; (8007458 <HAL_DMA_IRQHandler+0x1d0>)
 8007306:	4293      	cmp	r3, r2
 8007308:	d027      	beq.n	800735a <HAL_DMA_IRQHandler+0xd2>
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	681b      	ldr	r3, [r3, #0]
 800730e:	4a53      	ldr	r2, [pc, #332]	; (800745c <HAL_DMA_IRQHandler+0x1d4>)
 8007310:	4293      	cmp	r3, r2
 8007312:	d022      	beq.n	800735a <HAL_DMA_IRQHandler+0xd2>
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	4a51      	ldr	r2, [pc, #324]	; (8007460 <HAL_DMA_IRQHandler+0x1d8>)
 800731a:	4293      	cmp	r3, r2
 800731c:	d01d      	beq.n	800735a <HAL_DMA_IRQHandler+0xd2>
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	681b      	ldr	r3, [r3, #0]
 8007322:	4a50      	ldr	r2, [pc, #320]	; (8007464 <HAL_DMA_IRQHandler+0x1dc>)
 8007324:	4293      	cmp	r3, r2
 8007326:	d018      	beq.n	800735a <HAL_DMA_IRQHandler+0xd2>
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	4a4e      	ldr	r2, [pc, #312]	; (8007468 <HAL_DMA_IRQHandler+0x1e0>)
 800732e:	4293      	cmp	r3, r2
 8007330:	d013      	beq.n	800735a <HAL_DMA_IRQHandler+0xd2>
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	4a4d      	ldr	r2, [pc, #308]	; (800746c <HAL_DMA_IRQHandler+0x1e4>)
 8007338:	4293      	cmp	r3, r2
 800733a:	d00e      	beq.n	800735a <HAL_DMA_IRQHandler+0xd2>
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	4a4b      	ldr	r2, [pc, #300]	; (8007470 <HAL_DMA_IRQHandler+0x1e8>)
 8007342:	4293      	cmp	r3, r2
 8007344:	d009      	beq.n	800735a <HAL_DMA_IRQHandler+0xd2>
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	4a4a      	ldr	r2, [pc, #296]	; (8007474 <HAL_DMA_IRQHandler+0x1ec>)
 800734c:	4293      	cmp	r3, r2
 800734e:	d004      	beq.n	800735a <HAL_DMA_IRQHandler+0xd2>
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	4a48      	ldr	r2, [pc, #288]	; (8007478 <HAL_DMA_IRQHandler+0x1f0>)
 8007356:	4293      	cmp	r3, r2
 8007358:	d101      	bne.n	800735e <HAL_DMA_IRQHandler+0xd6>
 800735a:	2301      	movs	r3, #1
 800735c:	e000      	b.n	8007360 <HAL_DMA_IRQHandler+0xd8>
 800735e:	2300      	movs	r3, #0
 8007360:	2b00      	cmp	r3, #0
 8007362:	f000 842b 	beq.w	8007bbc <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800736a:	f003 031f 	and.w	r3, r3, #31
 800736e:	2208      	movs	r2, #8
 8007370:	409a      	lsls	r2, r3
 8007372:	69bb      	ldr	r3, [r7, #24]
 8007374:	4013      	ands	r3, r2
 8007376:	2b00      	cmp	r3, #0
 8007378:	f000 80a2 	beq.w	80074c0 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	4a2e      	ldr	r2, [pc, #184]	; (800743c <HAL_DMA_IRQHandler+0x1b4>)
 8007382:	4293      	cmp	r3, r2
 8007384:	d04a      	beq.n	800741c <HAL_DMA_IRQHandler+0x194>
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	4a2d      	ldr	r2, [pc, #180]	; (8007440 <HAL_DMA_IRQHandler+0x1b8>)
 800738c:	4293      	cmp	r3, r2
 800738e:	d045      	beq.n	800741c <HAL_DMA_IRQHandler+0x194>
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	4a2b      	ldr	r2, [pc, #172]	; (8007444 <HAL_DMA_IRQHandler+0x1bc>)
 8007396:	4293      	cmp	r3, r2
 8007398:	d040      	beq.n	800741c <HAL_DMA_IRQHandler+0x194>
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	4a2a      	ldr	r2, [pc, #168]	; (8007448 <HAL_DMA_IRQHandler+0x1c0>)
 80073a0:	4293      	cmp	r3, r2
 80073a2:	d03b      	beq.n	800741c <HAL_DMA_IRQHandler+0x194>
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	4a28      	ldr	r2, [pc, #160]	; (800744c <HAL_DMA_IRQHandler+0x1c4>)
 80073aa:	4293      	cmp	r3, r2
 80073ac:	d036      	beq.n	800741c <HAL_DMA_IRQHandler+0x194>
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	4a27      	ldr	r2, [pc, #156]	; (8007450 <HAL_DMA_IRQHandler+0x1c8>)
 80073b4:	4293      	cmp	r3, r2
 80073b6:	d031      	beq.n	800741c <HAL_DMA_IRQHandler+0x194>
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	4a25      	ldr	r2, [pc, #148]	; (8007454 <HAL_DMA_IRQHandler+0x1cc>)
 80073be:	4293      	cmp	r3, r2
 80073c0:	d02c      	beq.n	800741c <HAL_DMA_IRQHandler+0x194>
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	4a24      	ldr	r2, [pc, #144]	; (8007458 <HAL_DMA_IRQHandler+0x1d0>)
 80073c8:	4293      	cmp	r3, r2
 80073ca:	d027      	beq.n	800741c <HAL_DMA_IRQHandler+0x194>
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	4a22      	ldr	r2, [pc, #136]	; (800745c <HAL_DMA_IRQHandler+0x1d4>)
 80073d2:	4293      	cmp	r3, r2
 80073d4:	d022      	beq.n	800741c <HAL_DMA_IRQHandler+0x194>
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	4a21      	ldr	r2, [pc, #132]	; (8007460 <HAL_DMA_IRQHandler+0x1d8>)
 80073dc:	4293      	cmp	r3, r2
 80073de:	d01d      	beq.n	800741c <HAL_DMA_IRQHandler+0x194>
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	4a1f      	ldr	r2, [pc, #124]	; (8007464 <HAL_DMA_IRQHandler+0x1dc>)
 80073e6:	4293      	cmp	r3, r2
 80073e8:	d018      	beq.n	800741c <HAL_DMA_IRQHandler+0x194>
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	4a1e      	ldr	r2, [pc, #120]	; (8007468 <HAL_DMA_IRQHandler+0x1e0>)
 80073f0:	4293      	cmp	r3, r2
 80073f2:	d013      	beq.n	800741c <HAL_DMA_IRQHandler+0x194>
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	4a1c      	ldr	r2, [pc, #112]	; (800746c <HAL_DMA_IRQHandler+0x1e4>)
 80073fa:	4293      	cmp	r3, r2
 80073fc:	d00e      	beq.n	800741c <HAL_DMA_IRQHandler+0x194>
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	4a1b      	ldr	r2, [pc, #108]	; (8007470 <HAL_DMA_IRQHandler+0x1e8>)
 8007404:	4293      	cmp	r3, r2
 8007406:	d009      	beq.n	800741c <HAL_DMA_IRQHandler+0x194>
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	4a19      	ldr	r2, [pc, #100]	; (8007474 <HAL_DMA_IRQHandler+0x1ec>)
 800740e:	4293      	cmp	r3, r2
 8007410:	d004      	beq.n	800741c <HAL_DMA_IRQHandler+0x194>
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	4a18      	ldr	r2, [pc, #96]	; (8007478 <HAL_DMA_IRQHandler+0x1f0>)
 8007418:	4293      	cmp	r3, r2
 800741a:	d12f      	bne.n	800747c <HAL_DMA_IRQHandler+0x1f4>
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	f003 0304 	and.w	r3, r3, #4
 8007426:	2b00      	cmp	r3, #0
 8007428:	bf14      	ite	ne
 800742a:	2301      	movne	r3, #1
 800742c:	2300      	moveq	r3, #0
 800742e:	b2db      	uxtb	r3, r3
 8007430:	e02e      	b.n	8007490 <HAL_DMA_IRQHandler+0x208>
 8007432:	bf00      	nop
 8007434:	24000090 	.word	0x24000090
 8007438:	1b4e81b5 	.word	0x1b4e81b5
 800743c:	40020010 	.word	0x40020010
 8007440:	40020028 	.word	0x40020028
 8007444:	40020040 	.word	0x40020040
 8007448:	40020058 	.word	0x40020058
 800744c:	40020070 	.word	0x40020070
 8007450:	40020088 	.word	0x40020088
 8007454:	400200a0 	.word	0x400200a0
 8007458:	400200b8 	.word	0x400200b8
 800745c:	40020410 	.word	0x40020410
 8007460:	40020428 	.word	0x40020428
 8007464:	40020440 	.word	0x40020440
 8007468:	40020458 	.word	0x40020458
 800746c:	40020470 	.word	0x40020470
 8007470:	40020488 	.word	0x40020488
 8007474:	400204a0 	.word	0x400204a0
 8007478:	400204b8 	.word	0x400204b8
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	681b      	ldr	r3, [r3, #0]
 8007482:	f003 0308 	and.w	r3, r3, #8
 8007486:	2b00      	cmp	r3, #0
 8007488:	bf14      	ite	ne
 800748a:	2301      	movne	r3, #1
 800748c:	2300      	moveq	r3, #0
 800748e:	b2db      	uxtb	r3, r3
 8007490:	2b00      	cmp	r3, #0
 8007492:	d015      	beq.n	80074c0 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	681a      	ldr	r2, [r3, #0]
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	f022 0204 	bic.w	r2, r2, #4
 80074a2:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80074a8:	f003 031f 	and.w	r3, r3, #31
 80074ac:	2208      	movs	r2, #8
 80074ae:	409a      	lsls	r2, r3
 80074b0:	6a3b      	ldr	r3, [r7, #32]
 80074b2:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80074b8:	f043 0201 	orr.w	r2, r3, #1
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80074c4:	f003 031f 	and.w	r3, r3, #31
 80074c8:	69ba      	ldr	r2, [r7, #24]
 80074ca:	fa22 f303 	lsr.w	r3, r2, r3
 80074ce:	f003 0301 	and.w	r3, r3, #1
 80074d2:	2b00      	cmp	r3, #0
 80074d4:	d06e      	beq.n	80075b4 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	4a69      	ldr	r2, [pc, #420]	; (8007680 <HAL_DMA_IRQHandler+0x3f8>)
 80074dc:	4293      	cmp	r3, r2
 80074de:	d04a      	beq.n	8007576 <HAL_DMA_IRQHandler+0x2ee>
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	4a67      	ldr	r2, [pc, #412]	; (8007684 <HAL_DMA_IRQHandler+0x3fc>)
 80074e6:	4293      	cmp	r3, r2
 80074e8:	d045      	beq.n	8007576 <HAL_DMA_IRQHandler+0x2ee>
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	4a66      	ldr	r2, [pc, #408]	; (8007688 <HAL_DMA_IRQHandler+0x400>)
 80074f0:	4293      	cmp	r3, r2
 80074f2:	d040      	beq.n	8007576 <HAL_DMA_IRQHandler+0x2ee>
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	4a64      	ldr	r2, [pc, #400]	; (800768c <HAL_DMA_IRQHandler+0x404>)
 80074fa:	4293      	cmp	r3, r2
 80074fc:	d03b      	beq.n	8007576 <HAL_DMA_IRQHandler+0x2ee>
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	4a63      	ldr	r2, [pc, #396]	; (8007690 <HAL_DMA_IRQHandler+0x408>)
 8007504:	4293      	cmp	r3, r2
 8007506:	d036      	beq.n	8007576 <HAL_DMA_IRQHandler+0x2ee>
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	4a61      	ldr	r2, [pc, #388]	; (8007694 <HAL_DMA_IRQHandler+0x40c>)
 800750e:	4293      	cmp	r3, r2
 8007510:	d031      	beq.n	8007576 <HAL_DMA_IRQHandler+0x2ee>
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	4a60      	ldr	r2, [pc, #384]	; (8007698 <HAL_DMA_IRQHandler+0x410>)
 8007518:	4293      	cmp	r3, r2
 800751a:	d02c      	beq.n	8007576 <HAL_DMA_IRQHandler+0x2ee>
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	4a5e      	ldr	r2, [pc, #376]	; (800769c <HAL_DMA_IRQHandler+0x414>)
 8007522:	4293      	cmp	r3, r2
 8007524:	d027      	beq.n	8007576 <HAL_DMA_IRQHandler+0x2ee>
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	681b      	ldr	r3, [r3, #0]
 800752a:	4a5d      	ldr	r2, [pc, #372]	; (80076a0 <HAL_DMA_IRQHandler+0x418>)
 800752c:	4293      	cmp	r3, r2
 800752e:	d022      	beq.n	8007576 <HAL_DMA_IRQHandler+0x2ee>
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	4a5b      	ldr	r2, [pc, #364]	; (80076a4 <HAL_DMA_IRQHandler+0x41c>)
 8007536:	4293      	cmp	r3, r2
 8007538:	d01d      	beq.n	8007576 <HAL_DMA_IRQHandler+0x2ee>
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	4a5a      	ldr	r2, [pc, #360]	; (80076a8 <HAL_DMA_IRQHandler+0x420>)
 8007540:	4293      	cmp	r3, r2
 8007542:	d018      	beq.n	8007576 <HAL_DMA_IRQHandler+0x2ee>
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	681b      	ldr	r3, [r3, #0]
 8007548:	4a58      	ldr	r2, [pc, #352]	; (80076ac <HAL_DMA_IRQHandler+0x424>)
 800754a:	4293      	cmp	r3, r2
 800754c:	d013      	beq.n	8007576 <HAL_DMA_IRQHandler+0x2ee>
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	4a57      	ldr	r2, [pc, #348]	; (80076b0 <HAL_DMA_IRQHandler+0x428>)
 8007554:	4293      	cmp	r3, r2
 8007556:	d00e      	beq.n	8007576 <HAL_DMA_IRQHandler+0x2ee>
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	4a55      	ldr	r2, [pc, #340]	; (80076b4 <HAL_DMA_IRQHandler+0x42c>)
 800755e:	4293      	cmp	r3, r2
 8007560:	d009      	beq.n	8007576 <HAL_DMA_IRQHandler+0x2ee>
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	4a54      	ldr	r2, [pc, #336]	; (80076b8 <HAL_DMA_IRQHandler+0x430>)
 8007568:	4293      	cmp	r3, r2
 800756a:	d004      	beq.n	8007576 <HAL_DMA_IRQHandler+0x2ee>
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	4a52      	ldr	r2, [pc, #328]	; (80076bc <HAL_DMA_IRQHandler+0x434>)
 8007572:	4293      	cmp	r3, r2
 8007574:	d10a      	bne.n	800758c <HAL_DMA_IRQHandler+0x304>
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	695b      	ldr	r3, [r3, #20]
 800757c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007580:	2b00      	cmp	r3, #0
 8007582:	bf14      	ite	ne
 8007584:	2301      	movne	r3, #1
 8007586:	2300      	moveq	r3, #0
 8007588:	b2db      	uxtb	r3, r3
 800758a:	e003      	b.n	8007594 <HAL_DMA_IRQHandler+0x30c>
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	681b      	ldr	r3, [r3, #0]
 8007592:	2300      	movs	r3, #0
 8007594:	2b00      	cmp	r3, #0
 8007596:	d00d      	beq.n	80075b4 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800759c:	f003 031f 	and.w	r3, r3, #31
 80075a0:	2201      	movs	r2, #1
 80075a2:	409a      	lsls	r2, r3
 80075a4:	6a3b      	ldr	r3, [r7, #32]
 80075a6:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80075ac:	f043 0202 	orr.w	r2, r3, #2
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80075b8:	f003 031f 	and.w	r3, r3, #31
 80075bc:	2204      	movs	r2, #4
 80075be:	409a      	lsls	r2, r3
 80075c0:	69bb      	ldr	r3, [r7, #24]
 80075c2:	4013      	ands	r3, r2
 80075c4:	2b00      	cmp	r3, #0
 80075c6:	f000 808f 	beq.w	80076e8 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	681b      	ldr	r3, [r3, #0]
 80075ce:	4a2c      	ldr	r2, [pc, #176]	; (8007680 <HAL_DMA_IRQHandler+0x3f8>)
 80075d0:	4293      	cmp	r3, r2
 80075d2:	d04a      	beq.n	800766a <HAL_DMA_IRQHandler+0x3e2>
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	4a2a      	ldr	r2, [pc, #168]	; (8007684 <HAL_DMA_IRQHandler+0x3fc>)
 80075da:	4293      	cmp	r3, r2
 80075dc:	d045      	beq.n	800766a <HAL_DMA_IRQHandler+0x3e2>
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	4a29      	ldr	r2, [pc, #164]	; (8007688 <HAL_DMA_IRQHandler+0x400>)
 80075e4:	4293      	cmp	r3, r2
 80075e6:	d040      	beq.n	800766a <HAL_DMA_IRQHandler+0x3e2>
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	4a27      	ldr	r2, [pc, #156]	; (800768c <HAL_DMA_IRQHandler+0x404>)
 80075ee:	4293      	cmp	r3, r2
 80075f0:	d03b      	beq.n	800766a <HAL_DMA_IRQHandler+0x3e2>
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	4a26      	ldr	r2, [pc, #152]	; (8007690 <HAL_DMA_IRQHandler+0x408>)
 80075f8:	4293      	cmp	r3, r2
 80075fa:	d036      	beq.n	800766a <HAL_DMA_IRQHandler+0x3e2>
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	681b      	ldr	r3, [r3, #0]
 8007600:	4a24      	ldr	r2, [pc, #144]	; (8007694 <HAL_DMA_IRQHandler+0x40c>)
 8007602:	4293      	cmp	r3, r2
 8007604:	d031      	beq.n	800766a <HAL_DMA_IRQHandler+0x3e2>
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	4a23      	ldr	r2, [pc, #140]	; (8007698 <HAL_DMA_IRQHandler+0x410>)
 800760c:	4293      	cmp	r3, r2
 800760e:	d02c      	beq.n	800766a <HAL_DMA_IRQHandler+0x3e2>
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	4a21      	ldr	r2, [pc, #132]	; (800769c <HAL_DMA_IRQHandler+0x414>)
 8007616:	4293      	cmp	r3, r2
 8007618:	d027      	beq.n	800766a <HAL_DMA_IRQHandler+0x3e2>
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	4a20      	ldr	r2, [pc, #128]	; (80076a0 <HAL_DMA_IRQHandler+0x418>)
 8007620:	4293      	cmp	r3, r2
 8007622:	d022      	beq.n	800766a <HAL_DMA_IRQHandler+0x3e2>
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	4a1e      	ldr	r2, [pc, #120]	; (80076a4 <HAL_DMA_IRQHandler+0x41c>)
 800762a:	4293      	cmp	r3, r2
 800762c:	d01d      	beq.n	800766a <HAL_DMA_IRQHandler+0x3e2>
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	681b      	ldr	r3, [r3, #0]
 8007632:	4a1d      	ldr	r2, [pc, #116]	; (80076a8 <HAL_DMA_IRQHandler+0x420>)
 8007634:	4293      	cmp	r3, r2
 8007636:	d018      	beq.n	800766a <HAL_DMA_IRQHandler+0x3e2>
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	4a1b      	ldr	r2, [pc, #108]	; (80076ac <HAL_DMA_IRQHandler+0x424>)
 800763e:	4293      	cmp	r3, r2
 8007640:	d013      	beq.n	800766a <HAL_DMA_IRQHandler+0x3e2>
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	4a1a      	ldr	r2, [pc, #104]	; (80076b0 <HAL_DMA_IRQHandler+0x428>)
 8007648:	4293      	cmp	r3, r2
 800764a:	d00e      	beq.n	800766a <HAL_DMA_IRQHandler+0x3e2>
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	4a18      	ldr	r2, [pc, #96]	; (80076b4 <HAL_DMA_IRQHandler+0x42c>)
 8007652:	4293      	cmp	r3, r2
 8007654:	d009      	beq.n	800766a <HAL_DMA_IRQHandler+0x3e2>
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	681b      	ldr	r3, [r3, #0]
 800765a:	4a17      	ldr	r2, [pc, #92]	; (80076b8 <HAL_DMA_IRQHandler+0x430>)
 800765c:	4293      	cmp	r3, r2
 800765e:	d004      	beq.n	800766a <HAL_DMA_IRQHandler+0x3e2>
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	681b      	ldr	r3, [r3, #0]
 8007664:	4a15      	ldr	r2, [pc, #84]	; (80076bc <HAL_DMA_IRQHandler+0x434>)
 8007666:	4293      	cmp	r3, r2
 8007668:	d12a      	bne.n	80076c0 <HAL_DMA_IRQHandler+0x438>
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	f003 0302 	and.w	r3, r3, #2
 8007674:	2b00      	cmp	r3, #0
 8007676:	bf14      	ite	ne
 8007678:	2301      	movne	r3, #1
 800767a:	2300      	moveq	r3, #0
 800767c:	b2db      	uxtb	r3, r3
 800767e:	e023      	b.n	80076c8 <HAL_DMA_IRQHandler+0x440>
 8007680:	40020010 	.word	0x40020010
 8007684:	40020028 	.word	0x40020028
 8007688:	40020040 	.word	0x40020040
 800768c:	40020058 	.word	0x40020058
 8007690:	40020070 	.word	0x40020070
 8007694:	40020088 	.word	0x40020088
 8007698:	400200a0 	.word	0x400200a0
 800769c:	400200b8 	.word	0x400200b8
 80076a0:	40020410 	.word	0x40020410
 80076a4:	40020428 	.word	0x40020428
 80076a8:	40020440 	.word	0x40020440
 80076ac:	40020458 	.word	0x40020458
 80076b0:	40020470 	.word	0x40020470
 80076b4:	40020488 	.word	0x40020488
 80076b8:	400204a0 	.word	0x400204a0
 80076bc:	400204b8 	.word	0x400204b8
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	681b      	ldr	r3, [r3, #0]
 80076c6:	2300      	movs	r3, #0
 80076c8:	2b00      	cmp	r3, #0
 80076ca:	d00d      	beq.n	80076e8 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80076d0:	f003 031f 	and.w	r3, r3, #31
 80076d4:	2204      	movs	r2, #4
 80076d6:	409a      	lsls	r2, r3
 80076d8:	6a3b      	ldr	r3, [r7, #32]
 80076da:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80076e0:	f043 0204 	orr.w	r2, r3, #4
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80076ec:	f003 031f 	and.w	r3, r3, #31
 80076f0:	2210      	movs	r2, #16
 80076f2:	409a      	lsls	r2, r3
 80076f4:	69bb      	ldr	r3, [r7, #24]
 80076f6:	4013      	ands	r3, r2
 80076f8:	2b00      	cmp	r3, #0
 80076fa:	f000 80a6 	beq.w	800784a <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	681b      	ldr	r3, [r3, #0]
 8007702:	4a85      	ldr	r2, [pc, #532]	; (8007918 <HAL_DMA_IRQHandler+0x690>)
 8007704:	4293      	cmp	r3, r2
 8007706:	d04a      	beq.n	800779e <HAL_DMA_IRQHandler+0x516>
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	4a83      	ldr	r2, [pc, #524]	; (800791c <HAL_DMA_IRQHandler+0x694>)
 800770e:	4293      	cmp	r3, r2
 8007710:	d045      	beq.n	800779e <HAL_DMA_IRQHandler+0x516>
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	681b      	ldr	r3, [r3, #0]
 8007716:	4a82      	ldr	r2, [pc, #520]	; (8007920 <HAL_DMA_IRQHandler+0x698>)
 8007718:	4293      	cmp	r3, r2
 800771a:	d040      	beq.n	800779e <HAL_DMA_IRQHandler+0x516>
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	4a80      	ldr	r2, [pc, #512]	; (8007924 <HAL_DMA_IRQHandler+0x69c>)
 8007722:	4293      	cmp	r3, r2
 8007724:	d03b      	beq.n	800779e <HAL_DMA_IRQHandler+0x516>
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	681b      	ldr	r3, [r3, #0]
 800772a:	4a7f      	ldr	r2, [pc, #508]	; (8007928 <HAL_DMA_IRQHandler+0x6a0>)
 800772c:	4293      	cmp	r3, r2
 800772e:	d036      	beq.n	800779e <HAL_DMA_IRQHandler+0x516>
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	681b      	ldr	r3, [r3, #0]
 8007734:	4a7d      	ldr	r2, [pc, #500]	; (800792c <HAL_DMA_IRQHandler+0x6a4>)
 8007736:	4293      	cmp	r3, r2
 8007738:	d031      	beq.n	800779e <HAL_DMA_IRQHandler+0x516>
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	4a7c      	ldr	r2, [pc, #496]	; (8007930 <HAL_DMA_IRQHandler+0x6a8>)
 8007740:	4293      	cmp	r3, r2
 8007742:	d02c      	beq.n	800779e <HAL_DMA_IRQHandler+0x516>
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	4a7a      	ldr	r2, [pc, #488]	; (8007934 <HAL_DMA_IRQHandler+0x6ac>)
 800774a:	4293      	cmp	r3, r2
 800774c:	d027      	beq.n	800779e <HAL_DMA_IRQHandler+0x516>
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	4a79      	ldr	r2, [pc, #484]	; (8007938 <HAL_DMA_IRQHandler+0x6b0>)
 8007754:	4293      	cmp	r3, r2
 8007756:	d022      	beq.n	800779e <HAL_DMA_IRQHandler+0x516>
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	4a77      	ldr	r2, [pc, #476]	; (800793c <HAL_DMA_IRQHandler+0x6b4>)
 800775e:	4293      	cmp	r3, r2
 8007760:	d01d      	beq.n	800779e <HAL_DMA_IRQHandler+0x516>
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	4a76      	ldr	r2, [pc, #472]	; (8007940 <HAL_DMA_IRQHandler+0x6b8>)
 8007768:	4293      	cmp	r3, r2
 800776a:	d018      	beq.n	800779e <HAL_DMA_IRQHandler+0x516>
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	681b      	ldr	r3, [r3, #0]
 8007770:	4a74      	ldr	r2, [pc, #464]	; (8007944 <HAL_DMA_IRQHandler+0x6bc>)
 8007772:	4293      	cmp	r3, r2
 8007774:	d013      	beq.n	800779e <HAL_DMA_IRQHandler+0x516>
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	4a73      	ldr	r2, [pc, #460]	; (8007948 <HAL_DMA_IRQHandler+0x6c0>)
 800777c:	4293      	cmp	r3, r2
 800777e:	d00e      	beq.n	800779e <HAL_DMA_IRQHandler+0x516>
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	4a71      	ldr	r2, [pc, #452]	; (800794c <HAL_DMA_IRQHandler+0x6c4>)
 8007786:	4293      	cmp	r3, r2
 8007788:	d009      	beq.n	800779e <HAL_DMA_IRQHandler+0x516>
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	4a70      	ldr	r2, [pc, #448]	; (8007950 <HAL_DMA_IRQHandler+0x6c8>)
 8007790:	4293      	cmp	r3, r2
 8007792:	d004      	beq.n	800779e <HAL_DMA_IRQHandler+0x516>
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	681b      	ldr	r3, [r3, #0]
 8007798:	4a6e      	ldr	r2, [pc, #440]	; (8007954 <HAL_DMA_IRQHandler+0x6cc>)
 800779a:	4293      	cmp	r3, r2
 800779c:	d10a      	bne.n	80077b4 <HAL_DMA_IRQHandler+0x52c>
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	681b      	ldr	r3, [r3, #0]
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	f003 0308 	and.w	r3, r3, #8
 80077a8:	2b00      	cmp	r3, #0
 80077aa:	bf14      	ite	ne
 80077ac:	2301      	movne	r3, #1
 80077ae:	2300      	moveq	r3, #0
 80077b0:	b2db      	uxtb	r3, r3
 80077b2:	e009      	b.n	80077c8 <HAL_DMA_IRQHandler+0x540>
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	681b      	ldr	r3, [r3, #0]
 80077ba:	f003 0304 	and.w	r3, r3, #4
 80077be:	2b00      	cmp	r3, #0
 80077c0:	bf14      	ite	ne
 80077c2:	2301      	movne	r3, #1
 80077c4:	2300      	moveq	r3, #0
 80077c6:	b2db      	uxtb	r3, r3
 80077c8:	2b00      	cmp	r3, #0
 80077ca:	d03e      	beq.n	800784a <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80077d0:	f003 031f 	and.w	r3, r3, #31
 80077d4:	2210      	movs	r2, #16
 80077d6:	409a      	lsls	r2, r3
 80077d8:	6a3b      	ldr	r3, [r7, #32]
 80077da:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	681b      	ldr	r3, [r3, #0]
 80077e2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80077e6:	2b00      	cmp	r3, #0
 80077e8:	d018      	beq.n	800781c <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	681b      	ldr	r3, [r3, #0]
 80077f0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80077f4:	2b00      	cmp	r3, #0
 80077f6:	d108      	bne.n	800780a <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80077fc:	2b00      	cmp	r3, #0
 80077fe:	d024      	beq.n	800784a <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007804:	6878      	ldr	r0, [r7, #4]
 8007806:	4798      	blx	r3
 8007808:	e01f      	b.n	800784a <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800780e:	2b00      	cmp	r3, #0
 8007810:	d01b      	beq.n	800784a <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007816:	6878      	ldr	r0, [r7, #4]
 8007818:	4798      	blx	r3
 800781a:	e016      	b.n	800784a <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007826:	2b00      	cmp	r3, #0
 8007828:	d107      	bne.n	800783a <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	681b      	ldr	r3, [r3, #0]
 800782e:	681a      	ldr	r2, [r3, #0]
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	681b      	ldr	r3, [r3, #0]
 8007834:	f022 0208 	bic.w	r2, r2, #8
 8007838:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800783e:	2b00      	cmp	r3, #0
 8007840:	d003      	beq.n	800784a <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007846:	6878      	ldr	r0, [r7, #4]
 8007848:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800784e:	f003 031f 	and.w	r3, r3, #31
 8007852:	2220      	movs	r2, #32
 8007854:	409a      	lsls	r2, r3
 8007856:	69bb      	ldr	r3, [r7, #24]
 8007858:	4013      	ands	r3, r2
 800785a:	2b00      	cmp	r3, #0
 800785c:	f000 8110 	beq.w	8007a80 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	681b      	ldr	r3, [r3, #0]
 8007864:	4a2c      	ldr	r2, [pc, #176]	; (8007918 <HAL_DMA_IRQHandler+0x690>)
 8007866:	4293      	cmp	r3, r2
 8007868:	d04a      	beq.n	8007900 <HAL_DMA_IRQHandler+0x678>
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	681b      	ldr	r3, [r3, #0]
 800786e:	4a2b      	ldr	r2, [pc, #172]	; (800791c <HAL_DMA_IRQHandler+0x694>)
 8007870:	4293      	cmp	r3, r2
 8007872:	d045      	beq.n	8007900 <HAL_DMA_IRQHandler+0x678>
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	4a29      	ldr	r2, [pc, #164]	; (8007920 <HAL_DMA_IRQHandler+0x698>)
 800787a:	4293      	cmp	r3, r2
 800787c:	d040      	beq.n	8007900 <HAL_DMA_IRQHandler+0x678>
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	681b      	ldr	r3, [r3, #0]
 8007882:	4a28      	ldr	r2, [pc, #160]	; (8007924 <HAL_DMA_IRQHandler+0x69c>)
 8007884:	4293      	cmp	r3, r2
 8007886:	d03b      	beq.n	8007900 <HAL_DMA_IRQHandler+0x678>
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	4a26      	ldr	r2, [pc, #152]	; (8007928 <HAL_DMA_IRQHandler+0x6a0>)
 800788e:	4293      	cmp	r3, r2
 8007890:	d036      	beq.n	8007900 <HAL_DMA_IRQHandler+0x678>
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	681b      	ldr	r3, [r3, #0]
 8007896:	4a25      	ldr	r2, [pc, #148]	; (800792c <HAL_DMA_IRQHandler+0x6a4>)
 8007898:	4293      	cmp	r3, r2
 800789a:	d031      	beq.n	8007900 <HAL_DMA_IRQHandler+0x678>
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	681b      	ldr	r3, [r3, #0]
 80078a0:	4a23      	ldr	r2, [pc, #140]	; (8007930 <HAL_DMA_IRQHandler+0x6a8>)
 80078a2:	4293      	cmp	r3, r2
 80078a4:	d02c      	beq.n	8007900 <HAL_DMA_IRQHandler+0x678>
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	681b      	ldr	r3, [r3, #0]
 80078aa:	4a22      	ldr	r2, [pc, #136]	; (8007934 <HAL_DMA_IRQHandler+0x6ac>)
 80078ac:	4293      	cmp	r3, r2
 80078ae:	d027      	beq.n	8007900 <HAL_DMA_IRQHandler+0x678>
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	681b      	ldr	r3, [r3, #0]
 80078b4:	4a20      	ldr	r2, [pc, #128]	; (8007938 <HAL_DMA_IRQHandler+0x6b0>)
 80078b6:	4293      	cmp	r3, r2
 80078b8:	d022      	beq.n	8007900 <HAL_DMA_IRQHandler+0x678>
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	681b      	ldr	r3, [r3, #0]
 80078be:	4a1f      	ldr	r2, [pc, #124]	; (800793c <HAL_DMA_IRQHandler+0x6b4>)
 80078c0:	4293      	cmp	r3, r2
 80078c2:	d01d      	beq.n	8007900 <HAL_DMA_IRQHandler+0x678>
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	4a1d      	ldr	r2, [pc, #116]	; (8007940 <HAL_DMA_IRQHandler+0x6b8>)
 80078ca:	4293      	cmp	r3, r2
 80078cc:	d018      	beq.n	8007900 <HAL_DMA_IRQHandler+0x678>
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	681b      	ldr	r3, [r3, #0]
 80078d2:	4a1c      	ldr	r2, [pc, #112]	; (8007944 <HAL_DMA_IRQHandler+0x6bc>)
 80078d4:	4293      	cmp	r3, r2
 80078d6:	d013      	beq.n	8007900 <HAL_DMA_IRQHandler+0x678>
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	4a1a      	ldr	r2, [pc, #104]	; (8007948 <HAL_DMA_IRQHandler+0x6c0>)
 80078de:	4293      	cmp	r3, r2
 80078e0:	d00e      	beq.n	8007900 <HAL_DMA_IRQHandler+0x678>
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	681b      	ldr	r3, [r3, #0]
 80078e6:	4a19      	ldr	r2, [pc, #100]	; (800794c <HAL_DMA_IRQHandler+0x6c4>)
 80078e8:	4293      	cmp	r3, r2
 80078ea:	d009      	beq.n	8007900 <HAL_DMA_IRQHandler+0x678>
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	681b      	ldr	r3, [r3, #0]
 80078f0:	4a17      	ldr	r2, [pc, #92]	; (8007950 <HAL_DMA_IRQHandler+0x6c8>)
 80078f2:	4293      	cmp	r3, r2
 80078f4:	d004      	beq.n	8007900 <HAL_DMA_IRQHandler+0x678>
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	4a16      	ldr	r2, [pc, #88]	; (8007954 <HAL_DMA_IRQHandler+0x6cc>)
 80078fc:	4293      	cmp	r3, r2
 80078fe:	d12b      	bne.n	8007958 <HAL_DMA_IRQHandler+0x6d0>
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	681b      	ldr	r3, [r3, #0]
 8007906:	f003 0310 	and.w	r3, r3, #16
 800790a:	2b00      	cmp	r3, #0
 800790c:	bf14      	ite	ne
 800790e:	2301      	movne	r3, #1
 8007910:	2300      	moveq	r3, #0
 8007912:	b2db      	uxtb	r3, r3
 8007914:	e02a      	b.n	800796c <HAL_DMA_IRQHandler+0x6e4>
 8007916:	bf00      	nop
 8007918:	40020010 	.word	0x40020010
 800791c:	40020028 	.word	0x40020028
 8007920:	40020040 	.word	0x40020040
 8007924:	40020058 	.word	0x40020058
 8007928:	40020070 	.word	0x40020070
 800792c:	40020088 	.word	0x40020088
 8007930:	400200a0 	.word	0x400200a0
 8007934:	400200b8 	.word	0x400200b8
 8007938:	40020410 	.word	0x40020410
 800793c:	40020428 	.word	0x40020428
 8007940:	40020440 	.word	0x40020440
 8007944:	40020458 	.word	0x40020458
 8007948:	40020470 	.word	0x40020470
 800794c:	40020488 	.word	0x40020488
 8007950:	400204a0 	.word	0x400204a0
 8007954:	400204b8 	.word	0x400204b8
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	681b      	ldr	r3, [r3, #0]
 800795e:	f003 0302 	and.w	r3, r3, #2
 8007962:	2b00      	cmp	r3, #0
 8007964:	bf14      	ite	ne
 8007966:	2301      	movne	r3, #1
 8007968:	2300      	moveq	r3, #0
 800796a:	b2db      	uxtb	r3, r3
 800796c:	2b00      	cmp	r3, #0
 800796e:	f000 8087 	beq.w	8007a80 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007976:	f003 031f 	and.w	r3, r3, #31
 800797a:	2220      	movs	r2, #32
 800797c:	409a      	lsls	r2, r3
 800797e:	6a3b      	ldr	r3, [r7, #32]
 8007980:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8007988:	b2db      	uxtb	r3, r3
 800798a:	2b04      	cmp	r3, #4
 800798c:	d139      	bne.n	8007a02 <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	681b      	ldr	r3, [r3, #0]
 8007992:	681a      	ldr	r2, [r3, #0]
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	681b      	ldr	r3, [r3, #0]
 8007998:	f022 0216 	bic.w	r2, r2, #22
 800799c:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	695a      	ldr	r2, [r3, #20]
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	681b      	ldr	r3, [r3, #0]
 80079a8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80079ac:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80079b2:	2b00      	cmp	r3, #0
 80079b4:	d103      	bne.n	80079be <HAL_DMA_IRQHandler+0x736>
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80079ba:	2b00      	cmp	r3, #0
 80079bc:	d007      	beq.n	80079ce <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	681b      	ldr	r3, [r3, #0]
 80079c2:	681a      	ldr	r2, [r3, #0]
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	681b      	ldr	r3, [r3, #0]
 80079c8:	f022 0208 	bic.w	r2, r2, #8
 80079cc:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80079d2:	f003 031f 	and.w	r3, r3, #31
 80079d6:	223f      	movs	r2, #63	; 0x3f
 80079d8:	409a      	lsls	r2, r3
 80079da:	6a3b      	ldr	r3, [r7, #32]
 80079dc:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	2201      	movs	r2, #1
 80079e2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	2200      	movs	r2, #0
 80079ea:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          if(hdma->XferAbortCallback != NULL)
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80079f2:	2b00      	cmp	r3, #0
 80079f4:	f000 834a 	beq.w	800808c <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80079fc:	6878      	ldr	r0, [r7, #4]
 80079fe:	4798      	blx	r3
          }
          return;
 8007a00:	e344      	b.n	800808c <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	681b      	ldr	r3, [r3, #0]
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007a0c:	2b00      	cmp	r3, #0
 8007a0e:	d018      	beq.n	8007a42 <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	681b      	ldr	r3, [r3, #0]
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007a1a:	2b00      	cmp	r3, #0
 8007a1c:	d108      	bne.n	8007a30 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007a22:	2b00      	cmp	r3, #0
 8007a24:	d02c      	beq.n	8007a80 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007a2a:	6878      	ldr	r0, [r7, #4]
 8007a2c:	4798      	blx	r3
 8007a2e:	e027      	b.n	8007a80 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007a34:	2b00      	cmp	r3, #0
 8007a36:	d023      	beq.n	8007a80 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007a3c:	6878      	ldr	r0, [r7, #4]
 8007a3e:	4798      	blx	r3
 8007a40:	e01e      	b.n	8007a80 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	681b      	ldr	r3, [r3, #0]
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007a4c:	2b00      	cmp	r3, #0
 8007a4e:	d10f      	bne.n	8007a70 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	681b      	ldr	r3, [r3, #0]
 8007a54:	681a      	ldr	r2, [r3, #0]
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	681b      	ldr	r3, [r3, #0]
 8007a5a:	f022 0210 	bic.w	r2, r2, #16
 8007a5e:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	2201      	movs	r2, #1
 8007a64:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	2200      	movs	r2, #0
 8007a6c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007a74:	2b00      	cmp	r3, #0
 8007a76:	d003      	beq.n	8007a80 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007a7c:	6878      	ldr	r0, [r7, #4]
 8007a7e:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007a84:	2b00      	cmp	r3, #0
 8007a86:	f000 8306 	beq.w	8008096 <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007a8e:	f003 0301 	and.w	r3, r3, #1
 8007a92:	2b00      	cmp	r3, #0
 8007a94:	f000 8088 	beq.w	8007ba8 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	2204      	movs	r2, #4
 8007a9c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	681b      	ldr	r3, [r3, #0]
 8007aa4:	4a7a      	ldr	r2, [pc, #488]	; (8007c90 <HAL_DMA_IRQHandler+0xa08>)
 8007aa6:	4293      	cmp	r3, r2
 8007aa8:	d04a      	beq.n	8007b40 <HAL_DMA_IRQHandler+0x8b8>
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	681b      	ldr	r3, [r3, #0]
 8007aae:	4a79      	ldr	r2, [pc, #484]	; (8007c94 <HAL_DMA_IRQHandler+0xa0c>)
 8007ab0:	4293      	cmp	r3, r2
 8007ab2:	d045      	beq.n	8007b40 <HAL_DMA_IRQHandler+0x8b8>
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	681b      	ldr	r3, [r3, #0]
 8007ab8:	4a77      	ldr	r2, [pc, #476]	; (8007c98 <HAL_DMA_IRQHandler+0xa10>)
 8007aba:	4293      	cmp	r3, r2
 8007abc:	d040      	beq.n	8007b40 <HAL_DMA_IRQHandler+0x8b8>
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	4a76      	ldr	r2, [pc, #472]	; (8007c9c <HAL_DMA_IRQHandler+0xa14>)
 8007ac4:	4293      	cmp	r3, r2
 8007ac6:	d03b      	beq.n	8007b40 <HAL_DMA_IRQHandler+0x8b8>
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	4a74      	ldr	r2, [pc, #464]	; (8007ca0 <HAL_DMA_IRQHandler+0xa18>)
 8007ace:	4293      	cmp	r3, r2
 8007ad0:	d036      	beq.n	8007b40 <HAL_DMA_IRQHandler+0x8b8>
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	4a73      	ldr	r2, [pc, #460]	; (8007ca4 <HAL_DMA_IRQHandler+0xa1c>)
 8007ad8:	4293      	cmp	r3, r2
 8007ada:	d031      	beq.n	8007b40 <HAL_DMA_IRQHandler+0x8b8>
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	681b      	ldr	r3, [r3, #0]
 8007ae0:	4a71      	ldr	r2, [pc, #452]	; (8007ca8 <HAL_DMA_IRQHandler+0xa20>)
 8007ae2:	4293      	cmp	r3, r2
 8007ae4:	d02c      	beq.n	8007b40 <HAL_DMA_IRQHandler+0x8b8>
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	681b      	ldr	r3, [r3, #0]
 8007aea:	4a70      	ldr	r2, [pc, #448]	; (8007cac <HAL_DMA_IRQHandler+0xa24>)
 8007aec:	4293      	cmp	r3, r2
 8007aee:	d027      	beq.n	8007b40 <HAL_DMA_IRQHandler+0x8b8>
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	681b      	ldr	r3, [r3, #0]
 8007af4:	4a6e      	ldr	r2, [pc, #440]	; (8007cb0 <HAL_DMA_IRQHandler+0xa28>)
 8007af6:	4293      	cmp	r3, r2
 8007af8:	d022      	beq.n	8007b40 <HAL_DMA_IRQHandler+0x8b8>
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	681b      	ldr	r3, [r3, #0]
 8007afe:	4a6d      	ldr	r2, [pc, #436]	; (8007cb4 <HAL_DMA_IRQHandler+0xa2c>)
 8007b00:	4293      	cmp	r3, r2
 8007b02:	d01d      	beq.n	8007b40 <HAL_DMA_IRQHandler+0x8b8>
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	681b      	ldr	r3, [r3, #0]
 8007b08:	4a6b      	ldr	r2, [pc, #428]	; (8007cb8 <HAL_DMA_IRQHandler+0xa30>)
 8007b0a:	4293      	cmp	r3, r2
 8007b0c:	d018      	beq.n	8007b40 <HAL_DMA_IRQHandler+0x8b8>
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	681b      	ldr	r3, [r3, #0]
 8007b12:	4a6a      	ldr	r2, [pc, #424]	; (8007cbc <HAL_DMA_IRQHandler+0xa34>)
 8007b14:	4293      	cmp	r3, r2
 8007b16:	d013      	beq.n	8007b40 <HAL_DMA_IRQHandler+0x8b8>
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	681b      	ldr	r3, [r3, #0]
 8007b1c:	4a68      	ldr	r2, [pc, #416]	; (8007cc0 <HAL_DMA_IRQHandler+0xa38>)
 8007b1e:	4293      	cmp	r3, r2
 8007b20:	d00e      	beq.n	8007b40 <HAL_DMA_IRQHandler+0x8b8>
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	681b      	ldr	r3, [r3, #0]
 8007b26:	4a67      	ldr	r2, [pc, #412]	; (8007cc4 <HAL_DMA_IRQHandler+0xa3c>)
 8007b28:	4293      	cmp	r3, r2
 8007b2a:	d009      	beq.n	8007b40 <HAL_DMA_IRQHandler+0x8b8>
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	681b      	ldr	r3, [r3, #0]
 8007b30:	4a65      	ldr	r2, [pc, #404]	; (8007cc8 <HAL_DMA_IRQHandler+0xa40>)
 8007b32:	4293      	cmp	r3, r2
 8007b34:	d004      	beq.n	8007b40 <HAL_DMA_IRQHandler+0x8b8>
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	681b      	ldr	r3, [r3, #0]
 8007b3a:	4a64      	ldr	r2, [pc, #400]	; (8007ccc <HAL_DMA_IRQHandler+0xa44>)
 8007b3c:	4293      	cmp	r3, r2
 8007b3e:	d108      	bne.n	8007b52 <HAL_DMA_IRQHandler+0x8ca>
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	681b      	ldr	r3, [r3, #0]
 8007b44:	681a      	ldr	r2, [r3, #0]
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	681b      	ldr	r3, [r3, #0]
 8007b4a:	f022 0201 	bic.w	r2, r2, #1
 8007b4e:	601a      	str	r2, [r3, #0]
 8007b50:	e007      	b.n	8007b62 <HAL_DMA_IRQHandler+0x8da>
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	681b      	ldr	r3, [r3, #0]
 8007b56:	681a      	ldr	r2, [r3, #0]
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	681b      	ldr	r3, [r3, #0]
 8007b5c:	f022 0201 	bic.w	r2, r2, #1
 8007b60:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 8007b62:	68fb      	ldr	r3, [r7, #12]
 8007b64:	3301      	adds	r3, #1
 8007b66:	60fb      	str	r3, [r7, #12]
 8007b68:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007b6a:	429a      	cmp	r2, r3
 8007b6c:	d307      	bcc.n	8007b7e <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	681b      	ldr	r3, [r3, #0]
 8007b72:	681b      	ldr	r3, [r3, #0]
 8007b74:	f003 0301 	and.w	r3, r3, #1
 8007b78:	2b00      	cmp	r3, #0
 8007b7a:	d1f2      	bne.n	8007b62 <HAL_DMA_IRQHandler+0x8da>
 8007b7c:	e000      	b.n	8007b80 <HAL_DMA_IRQHandler+0x8f8>
            break;
 8007b7e:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	681b      	ldr	r3, [r3, #0]
 8007b84:	681b      	ldr	r3, [r3, #0]
 8007b86:	f003 0301 	and.w	r3, r3, #1
 8007b8a:	2b00      	cmp	r3, #0
 8007b8c:	d004      	beq.n	8007b98 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	2203      	movs	r2, #3
 8007b92:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 8007b96:	e003      	b.n	8007ba0 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	2201      	movs	r2, #1
 8007b9c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	2200      	movs	r2, #0
 8007ba4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007bac:	2b00      	cmp	r3, #0
 8007bae:	f000 8272 	beq.w	8008096 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007bb6:	6878      	ldr	r0, [r7, #4]
 8007bb8:	4798      	blx	r3
 8007bba:	e26c      	b.n	8008096 <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	681b      	ldr	r3, [r3, #0]
 8007bc0:	4a43      	ldr	r2, [pc, #268]	; (8007cd0 <HAL_DMA_IRQHandler+0xa48>)
 8007bc2:	4293      	cmp	r3, r2
 8007bc4:	d022      	beq.n	8007c0c <HAL_DMA_IRQHandler+0x984>
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	4a42      	ldr	r2, [pc, #264]	; (8007cd4 <HAL_DMA_IRQHandler+0xa4c>)
 8007bcc:	4293      	cmp	r3, r2
 8007bce:	d01d      	beq.n	8007c0c <HAL_DMA_IRQHandler+0x984>
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	681b      	ldr	r3, [r3, #0]
 8007bd4:	4a40      	ldr	r2, [pc, #256]	; (8007cd8 <HAL_DMA_IRQHandler+0xa50>)
 8007bd6:	4293      	cmp	r3, r2
 8007bd8:	d018      	beq.n	8007c0c <HAL_DMA_IRQHandler+0x984>
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	681b      	ldr	r3, [r3, #0]
 8007bde:	4a3f      	ldr	r2, [pc, #252]	; (8007cdc <HAL_DMA_IRQHandler+0xa54>)
 8007be0:	4293      	cmp	r3, r2
 8007be2:	d013      	beq.n	8007c0c <HAL_DMA_IRQHandler+0x984>
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	681b      	ldr	r3, [r3, #0]
 8007be8:	4a3d      	ldr	r2, [pc, #244]	; (8007ce0 <HAL_DMA_IRQHandler+0xa58>)
 8007bea:	4293      	cmp	r3, r2
 8007bec:	d00e      	beq.n	8007c0c <HAL_DMA_IRQHandler+0x984>
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	4a3c      	ldr	r2, [pc, #240]	; (8007ce4 <HAL_DMA_IRQHandler+0xa5c>)
 8007bf4:	4293      	cmp	r3, r2
 8007bf6:	d009      	beq.n	8007c0c <HAL_DMA_IRQHandler+0x984>
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	681b      	ldr	r3, [r3, #0]
 8007bfc:	4a3a      	ldr	r2, [pc, #232]	; (8007ce8 <HAL_DMA_IRQHandler+0xa60>)
 8007bfe:	4293      	cmp	r3, r2
 8007c00:	d004      	beq.n	8007c0c <HAL_DMA_IRQHandler+0x984>
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	681b      	ldr	r3, [r3, #0]
 8007c06:	4a39      	ldr	r2, [pc, #228]	; (8007cec <HAL_DMA_IRQHandler+0xa64>)
 8007c08:	4293      	cmp	r3, r2
 8007c0a:	d101      	bne.n	8007c10 <HAL_DMA_IRQHandler+0x988>
 8007c0c:	2301      	movs	r3, #1
 8007c0e:	e000      	b.n	8007c12 <HAL_DMA_IRQHandler+0x98a>
 8007c10:	2300      	movs	r3, #0
 8007c12:	2b00      	cmp	r3, #0
 8007c14:	f000 823f 	beq.w	8008096 <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	681b      	ldr	r3, [r3, #0]
 8007c1c:	681b      	ldr	r3, [r3, #0]
 8007c1e:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007c24:	f003 031f 	and.w	r3, r3, #31
 8007c28:	2204      	movs	r2, #4
 8007c2a:	409a      	lsls	r2, r3
 8007c2c:	697b      	ldr	r3, [r7, #20]
 8007c2e:	4013      	ands	r3, r2
 8007c30:	2b00      	cmp	r3, #0
 8007c32:	f000 80cd 	beq.w	8007dd0 <HAL_DMA_IRQHandler+0xb48>
 8007c36:	693b      	ldr	r3, [r7, #16]
 8007c38:	f003 0304 	and.w	r3, r3, #4
 8007c3c:	2b00      	cmp	r3, #0
 8007c3e:	f000 80c7 	beq.w	8007dd0 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007c46:	f003 031f 	and.w	r3, r3, #31
 8007c4a:	2204      	movs	r2, #4
 8007c4c:	409a      	lsls	r2, r3
 8007c4e:	69fb      	ldr	r3, [r7, #28]
 8007c50:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007c52:	693b      	ldr	r3, [r7, #16]
 8007c54:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007c58:	2b00      	cmp	r3, #0
 8007c5a:	d049      	beq.n	8007cf0 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8007c5c:	693b      	ldr	r3, [r7, #16]
 8007c5e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007c62:	2b00      	cmp	r3, #0
 8007c64:	d109      	bne.n	8007c7a <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007c6a:	2b00      	cmp	r3, #0
 8007c6c:	f000 8210 	beq.w	8008090 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007c74:	6878      	ldr	r0, [r7, #4]
 8007c76:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007c78:	e20a      	b.n	8008090 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c7e:	2b00      	cmp	r3, #0
 8007c80:	f000 8206 	beq.w	8008090 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c88:	6878      	ldr	r0, [r7, #4]
 8007c8a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007c8c:	e200      	b.n	8008090 <HAL_DMA_IRQHandler+0xe08>
 8007c8e:	bf00      	nop
 8007c90:	40020010 	.word	0x40020010
 8007c94:	40020028 	.word	0x40020028
 8007c98:	40020040 	.word	0x40020040
 8007c9c:	40020058 	.word	0x40020058
 8007ca0:	40020070 	.word	0x40020070
 8007ca4:	40020088 	.word	0x40020088
 8007ca8:	400200a0 	.word	0x400200a0
 8007cac:	400200b8 	.word	0x400200b8
 8007cb0:	40020410 	.word	0x40020410
 8007cb4:	40020428 	.word	0x40020428
 8007cb8:	40020440 	.word	0x40020440
 8007cbc:	40020458 	.word	0x40020458
 8007cc0:	40020470 	.word	0x40020470
 8007cc4:	40020488 	.word	0x40020488
 8007cc8:	400204a0 	.word	0x400204a0
 8007ccc:	400204b8 	.word	0x400204b8
 8007cd0:	58025408 	.word	0x58025408
 8007cd4:	5802541c 	.word	0x5802541c
 8007cd8:	58025430 	.word	0x58025430
 8007cdc:	58025444 	.word	0x58025444
 8007ce0:	58025458 	.word	0x58025458
 8007ce4:	5802546c 	.word	0x5802546c
 8007ce8:	58025480 	.word	0x58025480
 8007cec:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8007cf0:	693b      	ldr	r3, [r7, #16]
 8007cf2:	f003 0320 	and.w	r3, r3, #32
 8007cf6:	2b00      	cmp	r3, #0
 8007cf8:	d160      	bne.n	8007dbc <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	681b      	ldr	r3, [r3, #0]
 8007cfe:	4a7f      	ldr	r2, [pc, #508]	; (8007efc <HAL_DMA_IRQHandler+0xc74>)
 8007d00:	4293      	cmp	r3, r2
 8007d02:	d04a      	beq.n	8007d9a <HAL_DMA_IRQHandler+0xb12>
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	681b      	ldr	r3, [r3, #0]
 8007d08:	4a7d      	ldr	r2, [pc, #500]	; (8007f00 <HAL_DMA_IRQHandler+0xc78>)
 8007d0a:	4293      	cmp	r3, r2
 8007d0c:	d045      	beq.n	8007d9a <HAL_DMA_IRQHandler+0xb12>
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	681b      	ldr	r3, [r3, #0]
 8007d12:	4a7c      	ldr	r2, [pc, #496]	; (8007f04 <HAL_DMA_IRQHandler+0xc7c>)
 8007d14:	4293      	cmp	r3, r2
 8007d16:	d040      	beq.n	8007d9a <HAL_DMA_IRQHandler+0xb12>
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	4a7a      	ldr	r2, [pc, #488]	; (8007f08 <HAL_DMA_IRQHandler+0xc80>)
 8007d1e:	4293      	cmp	r3, r2
 8007d20:	d03b      	beq.n	8007d9a <HAL_DMA_IRQHandler+0xb12>
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	4a79      	ldr	r2, [pc, #484]	; (8007f0c <HAL_DMA_IRQHandler+0xc84>)
 8007d28:	4293      	cmp	r3, r2
 8007d2a:	d036      	beq.n	8007d9a <HAL_DMA_IRQHandler+0xb12>
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	4a77      	ldr	r2, [pc, #476]	; (8007f10 <HAL_DMA_IRQHandler+0xc88>)
 8007d32:	4293      	cmp	r3, r2
 8007d34:	d031      	beq.n	8007d9a <HAL_DMA_IRQHandler+0xb12>
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	681b      	ldr	r3, [r3, #0]
 8007d3a:	4a76      	ldr	r2, [pc, #472]	; (8007f14 <HAL_DMA_IRQHandler+0xc8c>)
 8007d3c:	4293      	cmp	r3, r2
 8007d3e:	d02c      	beq.n	8007d9a <HAL_DMA_IRQHandler+0xb12>
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	4a74      	ldr	r2, [pc, #464]	; (8007f18 <HAL_DMA_IRQHandler+0xc90>)
 8007d46:	4293      	cmp	r3, r2
 8007d48:	d027      	beq.n	8007d9a <HAL_DMA_IRQHandler+0xb12>
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	4a73      	ldr	r2, [pc, #460]	; (8007f1c <HAL_DMA_IRQHandler+0xc94>)
 8007d50:	4293      	cmp	r3, r2
 8007d52:	d022      	beq.n	8007d9a <HAL_DMA_IRQHandler+0xb12>
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	681b      	ldr	r3, [r3, #0]
 8007d58:	4a71      	ldr	r2, [pc, #452]	; (8007f20 <HAL_DMA_IRQHandler+0xc98>)
 8007d5a:	4293      	cmp	r3, r2
 8007d5c:	d01d      	beq.n	8007d9a <HAL_DMA_IRQHandler+0xb12>
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	681b      	ldr	r3, [r3, #0]
 8007d62:	4a70      	ldr	r2, [pc, #448]	; (8007f24 <HAL_DMA_IRQHandler+0xc9c>)
 8007d64:	4293      	cmp	r3, r2
 8007d66:	d018      	beq.n	8007d9a <HAL_DMA_IRQHandler+0xb12>
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	4a6e      	ldr	r2, [pc, #440]	; (8007f28 <HAL_DMA_IRQHandler+0xca0>)
 8007d6e:	4293      	cmp	r3, r2
 8007d70:	d013      	beq.n	8007d9a <HAL_DMA_IRQHandler+0xb12>
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	681b      	ldr	r3, [r3, #0]
 8007d76:	4a6d      	ldr	r2, [pc, #436]	; (8007f2c <HAL_DMA_IRQHandler+0xca4>)
 8007d78:	4293      	cmp	r3, r2
 8007d7a:	d00e      	beq.n	8007d9a <HAL_DMA_IRQHandler+0xb12>
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	681b      	ldr	r3, [r3, #0]
 8007d80:	4a6b      	ldr	r2, [pc, #428]	; (8007f30 <HAL_DMA_IRQHandler+0xca8>)
 8007d82:	4293      	cmp	r3, r2
 8007d84:	d009      	beq.n	8007d9a <HAL_DMA_IRQHandler+0xb12>
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	681b      	ldr	r3, [r3, #0]
 8007d8a:	4a6a      	ldr	r2, [pc, #424]	; (8007f34 <HAL_DMA_IRQHandler+0xcac>)
 8007d8c:	4293      	cmp	r3, r2
 8007d8e:	d004      	beq.n	8007d9a <HAL_DMA_IRQHandler+0xb12>
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	681b      	ldr	r3, [r3, #0]
 8007d94:	4a68      	ldr	r2, [pc, #416]	; (8007f38 <HAL_DMA_IRQHandler+0xcb0>)
 8007d96:	4293      	cmp	r3, r2
 8007d98:	d108      	bne.n	8007dac <HAL_DMA_IRQHandler+0xb24>
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	681b      	ldr	r3, [r3, #0]
 8007d9e:	681a      	ldr	r2, [r3, #0]
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	681b      	ldr	r3, [r3, #0]
 8007da4:	f022 0208 	bic.w	r2, r2, #8
 8007da8:	601a      	str	r2, [r3, #0]
 8007daa:	e007      	b.n	8007dbc <HAL_DMA_IRQHandler+0xb34>
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	681a      	ldr	r2, [r3, #0]
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	681b      	ldr	r3, [r3, #0]
 8007db6:	f022 0204 	bic.w	r2, r2, #4
 8007dba:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007dc0:	2b00      	cmp	r3, #0
 8007dc2:	f000 8165 	beq.w	8008090 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007dca:	6878      	ldr	r0, [r7, #4]
 8007dcc:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007dce:	e15f      	b.n	8008090 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007dd4:	f003 031f 	and.w	r3, r3, #31
 8007dd8:	2202      	movs	r2, #2
 8007dda:	409a      	lsls	r2, r3
 8007ddc:	697b      	ldr	r3, [r7, #20]
 8007dde:	4013      	ands	r3, r2
 8007de0:	2b00      	cmp	r3, #0
 8007de2:	f000 80c5 	beq.w	8007f70 <HAL_DMA_IRQHandler+0xce8>
 8007de6:	693b      	ldr	r3, [r7, #16]
 8007de8:	f003 0302 	and.w	r3, r3, #2
 8007dec:	2b00      	cmp	r3, #0
 8007dee:	f000 80bf 	beq.w	8007f70 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007df6:	f003 031f 	and.w	r3, r3, #31
 8007dfa:	2202      	movs	r2, #2
 8007dfc:	409a      	lsls	r2, r3
 8007dfe:	69fb      	ldr	r3, [r7, #28]
 8007e00:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007e02:	693b      	ldr	r3, [r7, #16]
 8007e04:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007e08:	2b00      	cmp	r3, #0
 8007e0a:	d018      	beq.n	8007e3e <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8007e0c:	693b      	ldr	r3, [r7, #16]
 8007e0e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007e12:	2b00      	cmp	r3, #0
 8007e14:	d109      	bne.n	8007e2a <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007e1a:	2b00      	cmp	r3, #0
 8007e1c:	f000 813a 	beq.w	8008094 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007e24:	6878      	ldr	r0, [r7, #4]
 8007e26:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007e28:	e134      	b.n	8008094 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007e2e:	2b00      	cmp	r3, #0
 8007e30:	f000 8130 	beq.w	8008094 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007e38:	6878      	ldr	r0, [r7, #4]
 8007e3a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007e3c:	e12a      	b.n	8008094 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8007e3e:	693b      	ldr	r3, [r7, #16]
 8007e40:	f003 0320 	and.w	r3, r3, #32
 8007e44:	2b00      	cmp	r3, #0
 8007e46:	f040 8089 	bne.w	8007f5c <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	681b      	ldr	r3, [r3, #0]
 8007e4e:	4a2b      	ldr	r2, [pc, #172]	; (8007efc <HAL_DMA_IRQHandler+0xc74>)
 8007e50:	4293      	cmp	r3, r2
 8007e52:	d04a      	beq.n	8007eea <HAL_DMA_IRQHandler+0xc62>
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	681b      	ldr	r3, [r3, #0]
 8007e58:	4a29      	ldr	r2, [pc, #164]	; (8007f00 <HAL_DMA_IRQHandler+0xc78>)
 8007e5a:	4293      	cmp	r3, r2
 8007e5c:	d045      	beq.n	8007eea <HAL_DMA_IRQHandler+0xc62>
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	681b      	ldr	r3, [r3, #0]
 8007e62:	4a28      	ldr	r2, [pc, #160]	; (8007f04 <HAL_DMA_IRQHandler+0xc7c>)
 8007e64:	4293      	cmp	r3, r2
 8007e66:	d040      	beq.n	8007eea <HAL_DMA_IRQHandler+0xc62>
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	681b      	ldr	r3, [r3, #0]
 8007e6c:	4a26      	ldr	r2, [pc, #152]	; (8007f08 <HAL_DMA_IRQHandler+0xc80>)
 8007e6e:	4293      	cmp	r3, r2
 8007e70:	d03b      	beq.n	8007eea <HAL_DMA_IRQHandler+0xc62>
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	681b      	ldr	r3, [r3, #0]
 8007e76:	4a25      	ldr	r2, [pc, #148]	; (8007f0c <HAL_DMA_IRQHandler+0xc84>)
 8007e78:	4293      	cmp	r3, r2
 8007e7a:	d036      	beq.n	8007eea <HAL_DMA_IRQHandler+0xc62>
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	681b      	ldr	r3, [r3, #0]
 8007e80:	4a23      	ldr	r2, [pc, #140]	; (8007f10 <HAL_DMA_IRQHandler+0xc88>)
 8007e82:	4293      	cmp	r3, r2
 8007e84:	d031      	beq.n	8007eea <HAL_DMA_IRQHandler+0xc62>
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	681b      	ldr	r3, [r3, #0]
 8007e8a:	4a22      	ldr	r2, [pc, #136]	; (8007f14 <HAL_DMA_IRQHandler+0xc8c>)
 8007e8c:	4293      	cmp	r3, r2
 8007e8e:	d02c      	beq.n	8007eea <HAL_DMA_IRQHandler+0xc62>
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	681b      	ldr	r3, [r3, #0]
 8007e94:	4a20      	ldr	r2, [pc, #128]	; (8007f18 <HAL_DMA_IRQHandler+0xc90>)
 8007e96:	4293      	cmp	r3, r2
 8007e98:	d027      	beq.n	8007eea <HAL_DMA_IRQHandler+0xc62>
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	681b      	ldr	r3, [r3, #0]
 8007e9e:	4a1f      	ldr	r2, [pc, #124]	; (8007f1c <HAL_DMA_IRQHandler+0xc94>)
 8007ea0:	4293      	cmp	r3, r2
 8007ea2:	d022      	beq.n	8007eea <HAL_DMA_IRQHandler+0xc62>
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	681b      	ldr	r3, [r3, #0]
 8007ea8:	4a1d      	ldr	r2, [pc, #116]	; (8007f20 <HAL_DMA_IRQHandler+0xc98>)
 8007eaa:	4293      	cmp	r3, r2
 8007eac:	d01d      	beq.n	8007eea <HAL_DMA_IRQHandler+0xc62>
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	681b      	ldr	r3, [r3, #0]
 8007eb2:	4a1c      	ldr	r2, [pc, #112]	; (8007f24 <HAL_DMA_IRQHandler+0xc9c>)
 8007eb4:	4293      	cmp	r3, r2
 8007eb6:	d018      	beq.n	8007eea <HAL_DMA_IRQHandler+0xc62>
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	681b      	ldr	r3, [r3, #0]
 8007ebc:	4a1a      	ldr	r2, [pc, #104]	; (8007f28 <HAL_DMA_IRQHandler+0xca0>)
 8007ebe:	4293      	cmp	r3, r2
 8007ec0:	d013      	beq.n	8007eea <HAL_DMA_IRQHandler+0xc62>
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	681b      	ldr	r3, [r3, #0]
 8007ec6:	4a19      	ldr	r2, [pc, #100]	; (8007f2c <HAL_DMA_IRQHandler+0xca4>)
 8007ec8:	4293      	cmp	r3, r2
 8007eca:	d00e      	beq.n	8007eea <HAL_DMA_IRQHandler+0xc62>
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	681b      	ldr	r3, [r3, #0]
 8007ed0:	4a17      	ldr	r2, [pc, #92]	; (8007f30 <HAL_DMA_IRQHandler+0xca8>)
 8007ed2:	4293      	cmp	r3, r2
 8007ed4:	d009      	beq.n	8007eea <HAL_DMA_IRQHandler+0xc62>
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	681b      	ldr	r3, [r3, #0]
 8007eda:	4a16      	ldr	r2, [pc, #88]	; (8007f34 <HAL_DMA_IRQHandler+0xcac>)
 8007edc:	4293      	cmp	r3, r2
 8007ede:	d004      	beq.n	8007eea <HAL_DMA_IRQHandler+0xc62>
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	681b      	ldr	r3, [r3, #0]
 8007ee4:	4a14      	ldr	r2, [pc, #80]	; (8007f38 <HAL_DMA_IRQHandler+0xcb0>)
 8007ee6:	4293      	cmp	r3, r2
 8007ee8:	d128      	bne.n	8007f3c <HAL_DMA_IRQHandler+0xcb4>
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	681b      	ldr	r3, [r3, #0]
 8007eee:	681a      	ldr	r2, [r3, #0]
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	681b      	ldr	r3, [r3, #0]
 8007ef4:	f022 0214 	bic.w	r2, r2, #20
 8007ef8:	601a      	str	r2, [r3, #0]
 8007efa:	e027      	b.n	8007f4c <HAL_DMA_IRQHandler+0xcc4>
 8007efc:	40020010 	.word	0x40020010
 8007f00:	40020028 	.word	0x40020028
 8007f04:	40020040 	.word	0x40020040
 8007f08:	40020058 	.word	0x40020058
 8007f0c:	40020070 	.word	0x40020070
 8007f10:	40020088 	.word	0x40020088
 8007f14:	400200a0 	.word	0x400200a0
 8007f18:	400200b8 	.word	0x400200b8
 8007f1c:	40020410 	.word	0x40020410
 8007f20:	40020428 	.word	0x40020428
 8007f24:	40020440 	.word	0x40020440
 8007f28:	40020458 	.word	0x40020458
 8007f2c:	40020470 	.word	0x40020470
 8007f30:	40020488 	.word	0x40020488
 8007f34:	400204a0 	.word	0x400204a0
 8007f38:	400204b8 	.word	0x400204b8
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	681b      	ldr	r3, [r3, #0]
 8007f40:	681a      	ldr	r2, [r3, #0]
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	681b      	ldr	r3, [r3, #0]
 8007f46:	f022 020a 	bic.w	r2, r2, #10
 8007f4a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	2201      	movs	r2, #1
 8007f50:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	2200      	movs	r2, #0
 8007f58:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007f60:	2b00      	cmp	r3, #0
 8007f62:	f000 8097 	beq.w	8008094 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007f6a:	6878      	ldr	r0, [r7, #4]
 8007f6c:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007f6e:	e091      	b.n	8008094 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007f74:	f003 031f 	and.w	r3, r3, #31
 8007f78:	2208      	movs	r2, #8
 8007f7a:	409a      	lsls	r2, r3
 8007f7c:	697b      	ldr	r3, [r7, #20]
 8007f7e:	4013      	ands	r3, r2
 8007f80:	2b00      	cmp	r3, #0
 8007f82:	f000 8088 	beq.w	8008096 <HAL_DMA_IRQHandler+0xe0e>
 8007f86:	693b      	ldr	r3, [r7, #16]
 8007f88:	f003 0308 	and.w	r3, r3, #8
 8007f8c:	2b00      	cmp	r3, #0
 8007f8e:	f000 8082 	beq.w	8008096 <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	681b      	ldr	r3, [r3, #0]
 8007f96:	4a41      	ldr	r2, [pc, #260]	; (800809c <HAL_DMA_IRQHandler+0xe14>)
 8007f98:	4293      	cmp	r3, r2
 8007f9a:	d04a      	beq.n	8008032 <HAL_DMA_IRQHandler+0xdaa>
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	681b      	ldr	r3, [r3, #0]
 8007fa0:	4a3f      	ldr	r2, [pc, #252]	; (80080a0 <HAL_DMA_IRQHandler+0xe18>)
 8007fa2:	4293      	cmp	r3, r2
 8007fa4:	d045      	beq.n	8008032 <HAL_DMA_IRQHandler+0xdaa>
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	681b      	ldr	r3, [r3, #0]
 8007faa:	4a3e      	ldr	r2, [pc, #248]	; (80080a4 <HAL_DMA_IRQHandler+0xe1c>)
 8007fac:	4293      	cmp	r3, r2
 8007fae:	d040      	beq.n	8008032 <HAL_DMA_IRQHandler+0xdaa>
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	681b      	ldr	r3, [r3, #0]
 8007fb4:	4a3c      	ldr	r2, [pc, #240]	; (80080a8 <HAL_DMA_IRQHandler+0xe20>)
 8007fb6:	4293      	cmp	r3, r2
 8007fb8:	d03b      	beq.n	8008032 <HAL_DMA_IRQHandler+0xdaa>
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	681b      	ldr	r3, [r3, #0]
 8007fbe:	4a3b      	ldr	r2, [pc, #236]	; (80080ac <HAL_DMA_IRQHandler+0xe24>)
 8007fc0:	4293      	cmp	r3, r2
 8007fc2:	d036      	beq.n	8008032 <HAL_DMA_IRQHandler+0xdaa>
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	681b      	ldr	r3, [r3, #0]
 8007fc8:	4a39      	ldr	r2, [pc, #228]	; (80080b0 <HAL_DMA_IRQHandler+0xe28>)
 8007fca:	4293      	cmp	r3, r2
 8007fcc:	d031      	beq.n	8008032 <HAL_DMA_IRQHandler+0xdaa>
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	681b      	ldr	r3, [r3, #0]
 8007fd2:	4a38      	ldr	r2, [pc, #224]	; (80080b4 <HAL_DMA_IRQHandler+0xe2c>)
 8007fd4:	4293      	cmp	r3, r2
 8007fd6:	d02c      	beq.n	8008032 <HAL_DMA_IRQHandler+0xdaa>
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	681b      	ldr	r3, [r3, #0]
 8007fdc:	4a36      	ldr	r2, [pc, #216]	; (80080b8 <HAL_DMA_IRQHandler+0xe30>)
 8007fde:	4293      	cmp	r3, r2
 8007fe0:	d027      	beq.n	8008032 <HAL_DMA_IRQHandler+0xdaa>
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	681b      	ldr	r3, [r3, #0]
 8007fe6:	4a35      	ldr	r2, [pc, #212]	; (80080bc <HAL_DMA_IRQHandler+0xe34>)
 8007fe8:	4293      	cmp	r3, r2
 8007fea:	d022      	beq.n	8008032 <HAL_DMA_IRQHandler+0xdaa>
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	4a33      	ldr	r2, [pc, #204]	; (80080c0 <HAL_DMA_IRQHandler+0xe38>)
 8007ff2:	4293      	cmp	r3, r2
 8007ff4:	d01d      	beq.n	8008032 <HAL_DMA_IRQHandler+0xdaa>
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	681b      	ldr	r3, [r3, #0]
 8007ffa:	4a32      	ldr	r2, [pc, #200]	; (80080c4 <HAL_DMA_IRQHandler+0xe3c>)
 8007ffc:	4293      	cmp	r3, r2
 8007ffe:	d018      	beq.n	8008032 <HAL_DMA_IRQHandler+0xdaa>
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	681b      	ldr	r3, [r3, #0]
 8008004:	4a30      	ldr	r2, [pc, #192]	; (80080c8 <HAL_DMA_IRQHandler+0xe40>)
 8008006:	4293      	cmp	r3, r2
 8008008:	d013      	beq.n	8008032 <HAL_DMA_IRQHandler+0xdaa>
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	681b      	ldr	r3, [r3, #0]
 800800e:	4a2f      	ldr	r2, [pc, #188]	; (80080cc <HAL_DMA_IRQHandler+0xe44>)
 8008010:	4293      	cmp	r3, r2
 8008012:	d00e      	beq.n	8008032 <HAL_DMA_IRQHandler+0xdaa>
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	681b      	ldr	r3, [r3, #0]
 8008018:	4a2d      	ldr	r2, [pc, #180]	; (80080d0 <HAL_DMA_IRQHandler+0xe48>)
 800801a:	4293      	cmp	r3, r2
 800801c:	d009      	beq.n	8008032 <HAL_DMA_IRQHandler+0xdaa>
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	681b      	ldr	r3, [r3, #0]
 8008022:	4a2c      	ldr	r2, [pc, #176]	; (80080d4 <HAL_DMA_IRQHandler+0xe4c>)
 8008024:	4293      	cmp	r3, r2
 8008026:	d004      	beq.n	8008032 <HAL_DMA_IRQHandler+0xdaa>
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	681b      	ldr	r3, [r3, #0]
 800802c:	4a2a      	ldr	r2, [pc, #168]	; (80080d8 <HAL_DMA_IRQHandler+0xe50>)
 800802e:	4293      	cmp	r3, r2
 8008030:	d108      	bne.n	8008044 <HAL_DMA_IRQHandler+0xdbc>
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	681b      	ldr	r3, [r3, #0]
 8008036:	681a      	ldr	r2, [r3, #0]
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	681b      	ldr	r3, [r3, #0]
 800803c:	f022 021c 	bic.w	r2, r2, #28
 8008040:	601a      	str	r2, [r3, #0]
 8008042:	e007      	b.n	8008054 <HAL_DMA_IRQHandler+0xdcc>
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	681b      	ldr	r3, [r3, #0]
 8008048:	681a      	ldr	r2, [r3, #0]
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	681b      	ldr	r3, [r3, #0]
 800804e:	f022 020e 	bic.w	r2, r2, #14
 8008052:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008058:	f003 031f 	and.w	r3, r3, #31
 800805c:	2201      	movs	r2, #1
 800805e:	409a      	lsls	r2, r3
 8008060:	69fb      	ldr	r3, [r7, #28]
 8008062:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	2201      	movs	r2, #1
 8008068:	655a      	str	r2, [r3, #84]	; 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	2201      	movs	r2, #1
 800806e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	2200      	movs	r2, #0
 8008076:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      if (hdma->XferErrorCallback != NULL)
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800807e:	2b00      	cmp	r3, #0
 8008080:	d009      	beq.n	8008096 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008086:	6878      	ldr	r0, [r7, #4]
 8008088:	4798      	blx	r3
 800808a:	e004      	b.n	8008096 <HAL_DMA_IRQHandler+0xe0e>
          return;
 800808c:	bf00      	nop
 800808e:	e002      	b.n	8008096 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8008090:	bf00      	nop
 8008092:	e000      	b.n	8008096 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8008094:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 8008096:	3728      	adds	r7, #40	; 0x28
 8008098:	46bd      	mov	sp, r7
 800809a:	bd80      	pop	{r7, pc}
 800809c:	40020010 	.word	0x40020010
 80080a0:	40020028 	.word	0x40020028
 80080a4:	40020040 	.word	0x40020040
 80080a8:	40020058 	.word	0x40020058
 80080ac:	40020070 	.word	0x40020070
 80080b0:	40020088 	.word	0x40020088
 80080b4:	400200a0 	.word	0x400200a0
 80080b8:	400200b8 	.word	0x400200b8
 80080bc:	40020410 	.word	0x40020410
 80080c0:	40020428 	.word	0x40020428
 80080c4:	40020440 	.word	0x40020440
 80080c8:	40020458 	.word	0x40020458
 80080cc:	40020470 	.word	0x40020470
 80080d0:	40020488 	.word	0x40020488
 80080d4:	400204a0 	.word	0x400204a0
 80080d8:	400204b8 	.word	0x400204b8

080080dc <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80080dc:	b480      	push	{r7}
 80080de:	b087      	sub	sp, #28
 80080e0:	af00      	add	r7, sp, #0
 80080e2:	60f8      	str	r0, [r7, #12]
 80080e4:	60b9      	str	r1, [r7, #8]
 80080e6:	607a      	str	r2, [r7, #4]
 80080e8:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80080ea:	68fb      	ldr	r3, [r7, #12]
 80080ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80080ee:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80080f0:	68fb      	ldr	r3, [r7, #12]
 80080f2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80080f4:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80080f6:	68fb      	ldr	r3, [r7, #12]
 80080f8:	681b      	ldr	r3, [r3, #0]
 80080fa:	4a7f      	ldr	r2, [pc, #508]	; (80082f8 <DMA_SetConfig+0x21c>)
 80080fc:	4293      	cmp	r3, r2
 80080fe:	d072      	beq.n	80081e6 <DMA_SetConfig+0x10a>
 8008100:	68fb      	ldr	r3, [r7, #12]
 8008102:	681b      	ldr	r3, [r3, #0]
 8008104:	4a7d      	ldr	r2, [pc, #500]	; (80082fc <DMA_SetConfig+0x220>)
 8008106:	4293      	cmp	r3, r2
 8008108:	d06d      	beq.n	80081e6 <DMA_SetConfig+0x10a>
 800810a:	68fb      	ldr	r3, [r7, #12]
 800810c:	681b      	ldr	r3, [r3, #0]
 800810e:	4a7c      	ldr	r2, [pc, #496]	; (8008300 <DMA_SetConfig+0x224>)
 8008110:	4293      	cmp	r3, r2
 8008112:	d068      	beq.n	80081e6 <DMA_SetConfig+0x10a>
 8008114:	68fb      	ldr	r3, [r7, #12]
 8008116:	681b      	ldr	r3, [r3, #0]
 8008118:	4a7a      	ldr	r2, [pc, #488]	; (8008304 <DMA_SetConfig+0x228>)
 800811a:	4293      	cmp	r3, r2
 800811c:	d063      	beq.n	80081e6 <DMA_SetConfig+0x10a>
 800811e:	68fb      	ldr	r3, [r7, #12]
 8008120:	681b      	ldr	r3, [r3, #0]
 8008122:	4a79      	ldr	r2, [pc, #484]	; (8008308 <DMA_SetConfig+0x22c>)
 8008124:	4293      	cmp	r3, r2
 8008126:	d05e      	beq.n	80081e6 <DMA_SetConfig+0x10a>
 8008128:	68fb      	ldr	r3, [r7, #12]
 800812a:	681b      	ldr	r3, [r3, #0]
 800812c:	4a77      	ldr	r2, [pc, #476]	; (800830c <DMA_SetConfig+0x230>)
 800812e:	4293      	cmp	r3, r2
 8008130:	d059      	beq.n	80081e6 <DMA_SetConfig+0x10a>
 8008132:	68fb      	ldr	r3, [r7, #12]
 8008134:	681b      	ldr	r3, [r3, #0]
 8008136:	4a76      	ldr	r2, [pc, #472]	; (8008310 <DMA_SetConfig+0x234>)
 8008138:	4293      	cmp	r3, r2
 800813a:	d054      	beq.n	80081e6 <DMA_SetConfig+0x10a>
 800813c:	68fb      	ldr	r3, [r7, #12]
 800813e:	681b      	ldr	r3, [r3, #0]
 8008140:	4a74      	ldr	r2, [pc, #464]	; (8008314 <DMA_SetConfig+0x238>)
 8008142:	4293      	cmp	r3, r2
 8008144:	d04f      	beq.n	80081e6 <DMA_SetConfig+0x10a>
 8008146:	68fb      	ldr	r3, [r7, #12]
 8008148:	681b      	ldr	r3, [r3, #0]
 800814a:	4a73      	ldr	r2, [pc, #460]	; (8008318 <DMA_SetConfig+0x23c>)
 800814c:	4293      	cmp	r3, r2
 800814e:	d04a      	beq.n	80081e6 <DMA_SetConfig+0x10a>
 8008150:	68fb      	ldr	r3, [r7, #12]
 8008152:	681b      	ldr	r3, [r3, #0]
 8008154:	4a71      	ldr	r2, [pc, #452]	; (800831c <DMA_SetConfig+0x240>)
 8008156:	4293      	cmp	r3, r2
 8008158:	d045      	beq.n	80081e6 <DMA_SetConfig+0x10a>
 800815a:	68fb      	ldr	r3, [r7, #12]
 800815c:	681b      	ldr	r3, [r3, #0]
 800815e:	4a70      	ldr	r2, [pc, #448]	; (8008320 <DMA_SetConfig+0x244>)
 8008160:	4293      	cmp	r3, r2
 8008162:	d040      	beq.n	80081e6 <DMA_SetConfig+0x10a>
 8008164:	68fb      	ldr	r3, [r7, #12]
 8008166:	681b      	ldr	r3, [r3, #0]
 8008168:	4a6e      	ldr	r2, [pc, #440]	; (8008324 <DMA_SetConfig+0x248>)
 800816a:	4293      	cmp	r3, r2
 800816c:	d03b      	beq.n	80081e6 <DMA_SetConfig+0x10a>
 800816e:	68fb      	ldr	r3, [r7, #12]
 8008170:	681b      	ldr	r3, [r3, #0]
 8008172:	4a6d      	ldr	r2, [pc, #436]	; (8008328 <DMA_SetConfig+0x24c>)
 8008174:	4293      	cmp	r3, r2
 8008176:	d036      	beq.n	80081e6 <DMA_SetConfig+0x10a>
 8008178:	68fb      	ldr	r3, [r7, #12]
 800817a:	681b      	ldr	r3, [r3, #0]
 800817c:	4a6b      	ldr	r2, [pc, #428]	; (800832c <DMA_SetConfig+0x250>)
 800817e:	4293      	cmp	r3, r2
 8008180:	d031      	beq.n	80081e6 <DMA_SetConfig+0x10a>
 8008182:	68fb      	ldr	r3, [r7, #12]
 8008184:	681b      	ldr	r3, [r3, #0]
 8008186:	4a6a      	ldr	r2, [pc, #424]	; (8008330 <DMA_SetConfig+0x254>)
 8008188:	4293      	cmp	r3, r2
 800818a:	d02c      	beq.n	80081e6 <DMA_SetConfig+0x10a>
 800818c:	68fb      	ldr	r3, [r7, #12]
 800818e:	681b      	ldr	r3, [r3, #0]
 8008190:	4a68      	ldr	r2, [pc, #416]	; (8008334 <DMA_SetConfig+0x258>)
 8008192:	4293      	cmp	r3, r2
 8008194:	d027      	beq.n	80081e6 <DMA_SetConfig+0x10a>
 8008196:	68fb      	ldr	r3, [r7, #12]
 8008198:	681b      	ldr	r3, [r3, #0]
 800819a:	4a67      	ldr	r2, [pc, #412]	; (8008338 <DMA_SetConfig+0x25c>)
 800819c:	4293      	cmp	r3, r2
 800819e:	d022      	beq.n	80081e6 <DMA_SetConfig+0x10a>
 80081a0:	68fb      	ldr	r3, [r7, #12]
 80081a2:	681b      	ldr	r3, [r3, #0]
 80081a4:	4a65      	ldr	r2, [pc, #404]	; (800833c <DMA_SetConfig+0x260>)
 80081a6:	4293      	cmp	r3, r2
 80081a8:	d01d      	beq.n	80081e6 <DMA_SetConfig+0x10a>
 80081aa:	68fb      	ldr	r3, [r7, #12]
 80081ac:	681b      	ldr	r3, [r3, #0]
 80081ae:	4a64      	ldr	r2, [pc, #400]	; (8008340 <DMA_SetConfig+0x264>)
 80081b0:	4293      	cmp	r3, r2
 80081b2:	d018      	beq.n	80081e6 <DMA_SetConfig+0x10a>
 80081b4:	68fb      	ldr	r3, [r7, #12]
 80081b6:	681b      	ldr	r3, [r3, #0]
 80081b8:	4a62      	ldr	r2, [pc, #392]	; (8008344 <DMA_SetConfig+0x268>)
 80081ba:	4293      	cmp	r3, r2
 80081bc:	d013      	beq.n	80081e6 <DMA_SetConfig+0x10a>
 80081be:	68fb      	ldr	r3, [r7, #12]
 80081c0:	681b      	ldr	r3, [r3, #0]
 80081c2:	4a61      	ldr	r2, [pc, #388]	; (8008348 <DMA_SetConfig+0x26c>)
 80081c4:	4293      	cmp	r3, r2
 80081c6:	d00e      	beq.n	80081e6 <DMA_SetConfig+0x10a>
 80081c8:	68fb      	ldr	r3, [r7, #12]
 80081ca:	681b      	ldr	r3, [r3, #0]
 80081cc:	4a5f      	ldr	r2, [pc, #380]	; (800834c <DMA_SetConfig+0x270>)
 80081ce:	4293      	cmp	r3, r2
 80081d0:	d009      	beq.n	80081e6 <DMA_SetConfig+0x10a>
 80081d2:	68fb      	ldr	r3, [r7, #12]
 80081d4:	681b      	ldr	r3, [r3, #0]
 80081d6:	4a5e      	ldr	r2, [pc, #376]	; (8008350 <DMA_SetConfig+0x274>)
 80081d8:	4293      	cmp	r3, r2
 80081da:	d004      	beq.n	80081e6 <DMA_SetConfig+0x10a>
 80081dc:	68fb      	ldr	r3, [r7, #12]
 80081de:	681b      	ldr	r3, [r3, #0]
 80081e0:	4a5c      	ldr	r2, [pc, #368]	; (8008354 <DMA_SetConfig+0x278>)
 80081e2:	4293      	cmp	r3, r2
 80081e4:	d101      	bne.n	80081ea <DMA_SetConfig+0x10e>
 80081e6:	2301      	movs	r3, #1
 80081e8:	e000      	b.n	80081ec <DMA_SetConfig+0x110>
 80081ea:	2300      	movs	r3, #0
 80081ec:	2b00      	cmp	r3, #0
 80081ee:	d00d      	beq.n	800820c <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80081f0:	68fb      	ldr	r3, [r7, #12]
 80081f2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80081f4:	68fa      	ldr	r2, [r7, #12]
 80081f6:	6e92      	ldr	r2, [r2, #104]	; 0x68
 80081f8:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 80081fa:	68fb      	ldr	r3, [r7, #12]
 80081fc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80081fe:	2b00      	cmp	r3, #0
 8008200:	d004      	beq.n	800820c <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8008202:	68fb      	ldr	r3, [r7, #12]
 8008204:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008206:	68fa      	ldr	r2, [r7, #12]
 8008208:	6f52      	ldr	r2, [r2, #116]	; 0x74
 800820a:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800820c:	68fb      	ldr	r3, [r7, #12]
 800820e:	681b      	ldr	r3, [r3, #0]
 8008210:	4a39      	ldr	r2, [pc, #228]	; (80082f8 <DMA_SetConfig+0x21c>)
 8008212:	4293      	cmp	r3, r2
 8008214:	d04a      	beq.n	80082ac <DMA_SetConfig+0x1d0>
 8008216:	68fb      	ldr	r3, [r7, #12]
 8008218:	681b      	ldr	r3, [r3, #0]
 800821a:	4a38      	ldr	r2, [pc, #224]	; (80082fc <DMA_SetConfig+0x220>)
 800821c:	4293      	cmp	r3, r2
 800821e:	d045      	beq.n	80082ac <DMA_SetConfig+0x1d0>
 8008220:	68fb      	ldr	r3, [r7, #12]
 8008222:	681b      	ldr	r3, [r3, #0]
 8008224:	4a36      	ldr	r2, [pc, #216]	; (8008300 <DMA_SetConfig+0x224>)
 8008226:	4293      	cmp	r3, r2
 8008228:	d040      	beq.n	80082ac <DMA_SetConfig+0x1d0>
 800822a:	68fb      	ldr	r3, [r7, #12]
 800822c:	681b      	ldr	r3, [r3, #0]
 800822e:	4a35      	ldr	r2, [pc, #212]	; (8008304 <DMA_SetConfig+0x228>)
 8008230:	4293      	cmp	r3, r2
 8008232:	d03b      	beq.n	80082ac <DMA_SetConfig+0x1d0>
 8008234:	68fb      	ldr	r3, [r7, #12]
 8008236:	681b      	ldr	r3, [r3, #0]
 8008238:	4a33      	ldr	r2, [pc, #204]	; (8008308 <DMA_SetConfig+0x22c>)
 800823a:	4293      	cmp	r3, r2
 800823c:	d036      	beq.n	80082ac <DMA_SetConfig+0x1d0>
 800823e:	68fb      	ldr	r3, [r7, #12]
 8008240:	681b      	ldr	r3, [r3, #0]
 8008242:	4a32      	ldr	r2, [pc, #200]	; (800830c <DMA_SetConfig+0x230>)
 8008244:	4293      	cmp	r3, r2
 8008246:	d031      	beq.n	80082ac <DMA_SetConfig+0x1d0>
 8008248:	68fb      	ldr	r3, [r7, #12]
 800824a:	681b      	ldr	r3, [r3, #0]
 800824c:	4a30      	ldr	r2, [pc, #192]	; (8008310 <DMA_SetConfig+0x234>)
 800824e:	4293      	cmp	r3, r2
 8008250:	d02c      	beq.n	80082ac <DMA_SetConfig+0x1d0>
 8008252:	68fb      	ldr	r3, [r7, #12]
 8008254:	681b      	ldr	r3, [r3, #0]
 8008256:	4a2f      	ldr	r2, [pc, #188]	; (8008314 <DMA_SetConfig+0x238>)
 8008258:	4293      	cmp	r3, r2
 800825a:	d027      	beq.n	80082ac <DMA_SetConfig+0x1d0>
 800825c:	68fb      	ldr	r3, [r7, #12]
 800825e:	681b      	ldr	r3, [r3, #0]
 8008260:	4a2d      	ldr	r2, [pc, #180]	; (8008318 <DMA_SetConfig+0x23c>)
 8008262:	4293      	cmp	r3, r2
 8008264:	d022      	beq.n	80082ac <DMA_SetConfig+0x1d0>
 8008266:	68fb      	ldr	r3, [r7, #12]
 8008268:	681b      	ldr	r3, [r3, #0]
 800826a:	4a2c      	ldr	r2, [pc, #176]	; (800831c <DMA_SetConfig+0x240>)
 800826c:	4293      	cmp	r3, r2
 800826e:	d01d      	beq.n	80082ac <DMA_SetConfig+0x1d0>
 8008270:	68fb      	ldr	r3, [r7, #12]
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	4a2a      	ldr	r2, [pc, #168]	; (8008320 <DMA_SetConfig+0x244>)
 8008276:	4293      	cmp	r3, r2
 8008278:	d018      	beq.n	80082ac <DMA_SetConfig+0x1d0>
 800827a:	68fb      	ldr	r3, [r7, #12]
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	4a29      	ldr	r2, [pc, #164]	; (8008324 <DMA_SetConfig+0x248>)
 8008280:	4293      	cmp	r3, r2
 8008282:	d013      	beq.n	80082ac <DMA_SetConfig+0x1d0>
 8008284:	68fb      	ldr	r3, [r7, #12]
 8008286:	681b      	ldr	r3, [r3, #0]
 8008288:	4a27      	ldr	r2, [pc, #156]	; (8008328 <DMA_SetConfig+0x24c>)
 800828a:	4293      	cmp	r3, r2
 800828c:	d00e      	beq.n	80082ac <DMA_SetConfig+0x1d0>
 800828e:	68fb      	ldr	r3, [r7, #12]
 8008290:	681b      	ldr	r3, [r3, #0]
 8008292:	4a26      	ldr	r2, [pc, #152]	; (800832c <DMA_SetConfig+0x250>)
 8008294:	4293      	cmp	r3, r2
 8008296:	d009      	beq.n	80082ac <DMA_SetConfig+0x1d0>
 8008298:	68fb      	ldr	r3, [r7, #12]
 800829a:	681b      	ldr	r3, [r3, #0]
 800829c:	4a24      	ldr	r2, [pc, #144]	; (8008330 <DMA_SetConfig+0x254>)
 800829e:	4293      	cmp	r3, r2
 80082a0:	d004      	beq.n	80082ac <DMA_SetConfig+0x1d0>
 80082a2:	68fb      	ldr	r3, [r7, #12]
 80082a4:	681b      	ldr	r3, [r3, #0]
 80082a6:	4a23      	ldr	r2, [pc, #140]	; (8008334 <DMA_SetConfig+0x258>)
 80082a8:	4293      	cmp	r3, r2
 80082aa:	d101      	bne.n	80082b0 <DMA_SetConfig+0x1d4>
 80082ac:	2301      	movs	r3, #1
 80082ae:	e000      	b.n	80082b2 <DMA_SetConfig+0x1d6>
 80082b0:	2300      	movs	r3, #0
 80082b2:	2b00      	cmp	r3, #0
 80082b4:	d059      	beq.n	800836a <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80082b6:	68fb      	ldr	r3, [r7, #12]
 80082b8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80082ba:	f003 031f 	and.w	r3, r3, #31
 80082be:	223f      	movs	r2, #63	; 0x3f
 80082c0:	409a      	lsls	r2, r3
 80082c2:	697b      	ldr	r3, [r7, #20]
 80082c4:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80082c6:	68fb      	ldr	r3, [r7, #12]
 80082c8:	681b      	ldr	r3, [r3, #0]
 80082ca:	681a      	ldr	r2, [r3, #0]
 80082cc:	68fb      	ldr	r3, [r7, #12]
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80082d4:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 80082d6:	68fb      	ldr	r3, [r7, #12]
 80082d8:	681b      	ldr	r3, [r3, #0]
 80082da:	683a      	ldr	r2, [r7, #0]
 80082dc:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80082de:	68fb      	ldr	r3, [r7, #12]
 80082e0:	689b      	ldr	r3, [r3, #8]
 80082e2:	2b40      	cmp	r3, #64	; 0x40
 80082e4:	d138      	bne.n	8008358 <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 80082e6:	68fb      	ldr	r3, [r7, #12]
 80082e8:	681b      	ldr	r3, [r3, #0]
 80082ea:	687a      	ldr	r2, [r7, #4]
 80082ec:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 80082ee:	68fb      	ldr	r3, [r7, #12]
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	68ba      	ldr	r2, [r7, #8]
 80082f4:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 80082f6:	e086      	b.n	8008406 <DMA_SetConfig+0x32a>
 80082f8:	40020010 	.word	0x40020010
 80082fc:	40020028 	.word	0x40020028
 8008300:	40020040 	.word	0x40020040
 8008304:	40020058 	.word	0x40020058
 8008308:	40020070 	.word	0x40020070
 800830c:	40020088 	.word	0x40020088
 8008310:	400200a0 	.word	0x400200a0
 8008314:	400200b8 	.word	0x400200b8
 8008318:	40020410 	.word	0x40020410
 800831c:	40020428 	.word	0x40020428
 8008320:	40020440 	.word	0x40020440
 8008324:	40020458 	.word	0x40020458
 8008328:	40020470 	.word	0x40020470
 800832c:	40020488 	.word	0x40020488
 8008330:	400204a0 	.word	0x400204a0
 8008334:	400204b8 	.word	0x400204b8
 8008338:	58025408 	.word	0x58025408
 800833c:	5802541c 	.word	0x5802541c
 8008340:	58025430 	.word	0x58025430
 8008344:	58025444 	.word	0x58025444
 8008348:	58025458 	.word	0x58025458
 800834c:	5802546c 	.word	0x5802546c
 8008350:	58025480 	.word	0x58025480
 8008354:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 8008358:	68fb      	ldr	r3, [r7, #12]
 800835a:	681b      	ldr	r3, [r3, #0]
 800835c:	68ba      	ldr	r2, [r7, #8]
 800835e:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 8008360:	68fb      	ldr	r3, [r7, #12]
 8008362:	681b      	ldr	r3, [r3, #0]
 8008364:	687a      	ldr	r2, [r7, #4]
 8008366:	60da      	str	r2, [r3, #12]
}
 8008368:	e04d      	b.n	8008406 <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 800836a:	68fb      	ldr	r3, [r7, #12]
 800836c:	681b      	ldr	r3, [r3, #0]
 800836e:	4a29      	ldr	r2, [pc, #164]	; (8008414 <DMA_SetConfig+0x338>)
 8008370:	4293      	cmp	r3, r2
 8008372:	d022      	beq.n	80083ba <DMA_SetConfig+0x2de>
 8008374:	68fb      	ldr	r3, [r7, #12]
 8008376:	681b      	ldr	r3, [r3, #0]
 8008378:	4a27      	ldr	r2, [pc, #156]	; (8008418 <DMA_SetConfig+0x33c>)
 800837a:	4293      	cmp	r3, r2
 800837c:	d01d      	beq.n	80083ba <DMA_SetConfig+0x2de>
 800837e:	68fb      	ldr	r3, [r7, #12]
 8008380:	681b      	ldr	r3, [r3, #0]
 8008382:	4a26      	ldr	r2, [pc, #152]	; (800841c <DMA_SetConfig+0x340>)
 8008384:	4293      	cmp	r3, r2
 8008386:	d018      	beq.n	80083ba <DMA_SetConfig+0x2de>
 8008388:	68fb      	ldr	r3, [r7, #12]
 800838a:	681b      	ldr	r3, [r3, #0]
 800838c:	4a24      	ldr	r2, [pc, #144]	; (8008420 <DMA_SetConfig+0x344>)
 800838e:	4293      	cmp	r3, r2
 8008390:	d013      	beq.n	80083ba <DMA_SetConfig+0x2de>
 8008392:	68fb      	ldr	r3, [r7, #12]
 8008394:	681b      	ldr	r3, [r3, #0]
 8008396:	4a23      	ldr	r2, [pc, #140]	; (8008424 <DMA_SetConfig+0x348>)
 8008398:	4293      	cmp	r3, r2
 800839a:	d00e      	beq.n	80083ba <DMA_SetConfig+0x2de>
 800839c:	68fb      	ldr	r3, [r7, #12]
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	4a21      	ldr	r2, [pc, #132]	; (8008428 <DMA_SetConfig+0x34c>)
 80083a2:	4293      	cmp	r3, r2
 80083a4:	d009      	beq.n	80083ba <DMA_SetConfig+0x2de>
 80083a6:	68fb      	ldr	r3, [r7, #12]
 80083a8:	681b      	ldr	r3, [r3, #0]
 80083aa:	4a20      	ldr	r2, [pc, #128]	; (800842c <DMA_SetConfig+0x350>)
 80083ac:	4293      	cmp	r3, r2
 80083ae:	d004      	beq.n	80083ba <DMA_SetConfig+0x2de>
 80083b0:	68fb      	ldr	r3, [r7, #12]
 80083b2:	681b      	ldr	r3, [r3, #0]
 80083b4:	4a1e      	ldr	r2, [pc, #120]	; (8008430 <DMA_SetConfig+0x354>)
 80083b6:	4293      	cmp	r3, r2
 80083b8:	d101      	bne.n	80083be <DMA_SetConfig+0x2e2>
 80083ba:	2301      	movs	r3, #1
 80083bc:	e000      	b.n	80083c0 <DMA_SetConfig+0x2e4>
 80083be:	2300      	movs	r3, #0
 80083c0:	2b00      	cmp	r3, #0
 80083c2:	d020      	beq.n	8008406 <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 80083c4:	68fb      	ldr	r3, [r7, #12]
 80083c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80083c8:	f003 031f 	and.w	r3, r3, #31
 80083cc:	2201      	movs	r2, #1
 80083ce:	409a      	lsls	r2, r3
 80083d0:	693b      	ldr	r3, [r7, #16]
 80083d2:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 80083d4:	68fb      	ldr	r3, [r7, #12]
 80083d6:	681b      	ldr	r3, [r3, #0]
 80083d8:	683a      	ldr	r2, [r7, #0]
 80083da:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80083dc:	68fb      	ldr	r3, [r7, #12]
 80083de:	689b      	ldr	r3, [r3, #8]
 80083e0:	2b40      	cmp	r3, #64	; 0x40
 80083e2:	d108      	bne.n	80083f6 <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 80083e4:	68fb      	ldr	r3, [r7, #12]
 80083e6:	681b      	ldr	r3, [r3, #0]
 80083e8:	687a      	ldr	r2, [r7, #4]
 80083ea:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 80083ec:	68fb      	ldr	r3, [r7, #12]
 80083ee:	681b      	ldr	r3, [r3, #0]
 80083f0:	68ba      	ldr	r2, [r7, #8]
 80083f2:	60da      	str	r2, [r3, #12]
}
 80083f4:	e007      	b.n	8008406 <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 80083f6:	68fb      	ldr	r3, [r7, #12]
 80083f8:	681b      	ldr	r3, [r3, #0]
 80083fa:	68ba      	ldr	r2, [r7, #8]
 80083fc:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 80083fe:	68fb      	ldr	r3, [r7, #12]
 8008400:	681b      	ldr	r3, [r3, #0]
 8008402:	687a      	ldr	r2, [r7, #4]
 8008404:	60da      	str	r2, [r3, #12]
}
 8008406:	bf00      	nop
 8008408:	371c      	adds	r7, #28
 800840a:	46bd      	mov	sp, r7
 800840c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008410:	4770      	bx	lr
 8008412:	bf00      	nop
 8008414:	58025408 	.word	0x58025408
 8008418:	5802541c 	.word	0x5802541c
 800841c:	58025430 	.word	0x58025430
 8008420:	58025444 	.word	0x58025444
 8008424:	58025458 	.word	0x58025458
 8008428:	5802546c 	.word	0x5802546c
 800842c:	58025480 	.word	0x58025480
 8008430:	58025494 	.word	0x58025494

08008434 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8008434:	b480      	push	{r7}
 8008436:	b085      	sub	sp, #20
 8008438:	af00      	add	r7, sp, #0
 800843a:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	681b      	ldr	r3, [r3, #0]
 8008440:	4a42      	ldr	r2, [pc, #264]	; (800854c <DMA_CalcBaseAndBitshift+0x118>)
 8008442:	4293      	cmp	r3, r2
 8008444:	d04a      	beq.n	80084dc <DMA_CalcBaseAndBitshift+0xa8>
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	681b      	ldr	r3, [r3, #0]
 800844a:	4a41      	ldr	r2, [pc, #260]	; (8008550 <DMA_CalcBaseAndBitshift+0x11c>)
 800844c:	4293      	cmp	r3, r2
 800844e:	d045      	beq.n	80084dc <DMA_CalcBaseAndBitshift+0xa8>
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	681b      	ldr	r3, [r3, #0]
 8008454:	4a3f      	ldr	r2, [pc, #252]	; (8008554 <DMA_CalcBaseAndBitshift+0x120>)
 8008456:	4293      	cmp	r3, r2
 8008458:	d040      	beq.n	80084dc <DMA_CalcBaseAndBitshift+0xa8>
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	681b      	ldr	r3, [r3, #0]
 800845e:	4a3e      	ldr	r2, [pc, #248]	; (8008558 <DMA_CalcBaseAndBitshift+0x124>)
 8008460:	4293      	cmp	r3, r2
 8008462:	d03b      	beq.n	80084dc <DMA_CalcBaseAndBitshift+0xa8>
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	681b      	ldr	r3, [r3, #0]
 8008468:	4a3c      	ldr	r2, [pc, #240]	; (800855c <DMA_CalcBaseAndBitshift+0x128>)
 800846a:	4293      	cmp	r3, r2
 800846c:	d036      	beq.n	80084dc <DMA_CalcBaseAndBitshift+0xa8>
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	681b      	ldr	r3, [r3, #0]
 8008472:	4a3b      	ldr	r2, [pc, #236]	; (8008560 <DMA_CalcBaseAndBitshift+0x12c>)
 8008474:	4293      	cmp	r3, r2
 8008476:	d031      	beq.n	80084dc <DMA_CalcBaseAndBitshift+0xa8>
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	681b      	ldr	r3, [r3, #0]
 800847c:	4a39      	ldr	r2, [pc, #228]	; (8008564 <DMA_CalcBaseAndBitshift+0x130>)
 800847e:	4293      	cmp	r3, r2
 8008480:	d02c      	beq.n	80084dc <DMA_CalcBaseAndBitshift+0xa8>
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	681b      	ldr	r3, [r3, #0]
 8008486:	4a38      	ldr	r2, [pc, #224]	; (8008568 <DMA_CalcBaseAndBitshift+0x134>)
 8008488:	4293      	cmp	r3, r2
 800848a:	d027      	beq.n	80084dc <DMA_CalcBaseAndBitshift+0xa8>
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	4a36      	ldr	r2, [pc, #216]	; (800856c <DMA_CalcBaseAndBitshift+0x138>)
 8008492:	4293      	cmp	r3, r2
 8008494:	d022      	beq.n	80084dc <DMA_CalcBaseAndBitshift+0xa8>
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	681b      	ldr	r3, [r3, #0]
 800849a:	4a35      	ldr	r2, [pc, #212]	; (8008570 <DMA_CalcBaseAndBitshift+0x13c>)
 800849c:	4293      	cmp	r3, r2
 800849e:	d01d      	beq.n	80084dc <DMA_CalcBaseAndBitshift+0xa8>
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	681b      	ldr	r3, [r3, #0]
 80084a4:	4a33      	ldr	r2, [pc, #204]	; (8008574 <DMA_CalcBaseAndBitshift+0x140>)
 80084a6:	4293      	cmp	r3, r2
 80084a8:	d018      	beq.n	80084dc <DMA_CalcBaseAndBitshift+0xa8>
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	681b      	ldr	r3, [r3, #0]
 80084ae:	4a32      	ldr	r2, [pc, #200]	; (8008578 <DMA_CalcBaseAndBitshift+0x144>)
 80084b0:	4293      	cmp	r3, r2
 80084b2:	d013      	beq.n	80084dc <DMA_CalcBaseAndBitshift+0xa8>
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	681b      	ldr	r3, [r3, #0]
 80084b8:	4a30      	ldr	r2, [pc, #192]	; (800857c <DMA_CalcBaseAndBitshift+0x148>)
 80084ba:	4293      	cmp	r3, r2
 80084bc:	d00e      	beq.n	80084dc <DMA_CalcBaseAndBitshift+0xa8>
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	681b      	ldr	r3, [r3, #0]
 80084c2:	4a2f      	ldr	r2, [pc, #188]	; (8008580 <DMA_CalcBaseAndBitshift+0x14c>)
 80084c4:	4293      	cmp	r3, r2
 80084c6:	d009      	beq.n	80084dc <DMA_CalcBaseAndBitshift+0xa8>
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	681b      	ldr	r3, [r3, #0]
 80084cc:	4a2d      	ldr	r2, [pc, #180]	; (8008584 <DMA_CalcBaseAndBitshift+0x150>)
 80084ce:	4293      	cmp	r3, r2
 80084d0:	d004      	beq.n	80084dc <DMA_CalcBaseAndBitshift+0xa8>
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	681b      	ldr	r3, [r3, #0]
 80084d6:	4a2c      	ldr	r2, [pc, #176]	; (8008588 <DMA_CalcBaseAndBitshift+0x154>)
 80084d8:	4293      	cmp	r3, r2
 80084da:	d101      	bne.n	80084e0 <DMA_CalcBaseAndBitshift+0xac>
 80084dc:	2301      	movs	r3, #1
 80084de:	e000      	b.n	80084e2 <DMA_CalcBaseAndBitshift+0xae>
 80084e0:	2300      	movs	r3, #0
 80084e2:	2b00      	cmp	r3, #0
 80084e4:	d024      	beq.n	8008530 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	681b      	ldr	r3, [r3, #0]
 80084ea:	b2db      	uxtb	r3, r3
 80084ec:	3b10      	subs	r3, #16
 80084ee:	4a27      	ldr	r2, [pc, #156]	; (800858c <DMA_CalcBaseAndBitshift+0x158>)
 80084f0:	fba2 2303 	umull	r2, r3, r2, r3
 80084f4:	091b      	lsrs	r3, r3, #4
 80084f6:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 80084f8:	68fb      	ldr	r3, [r7, #12]
 80084fa:	f003 0307 	and.w	r3, r3, #7
 80084fe:	4a24      	ldr	r2, [pc, #144]	; (8008590 <DMA_CalcBaseAndBitshift+0x15c>)
 8008500:	5cd3      	ldrb	r3, [r2, r3]
 8008502:	461a      	mov	r2, r3
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	65da      	str	r2, [r3, #92]	; 0x5c

    if (stream_number > 3U)
 8008508:	68fb      	ldr	r3, [r7, #12]
 800850a:	2b03      	cmp	r3, #3
 800850c:	d908      	bls.n	8008520 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	681b      	ldr	r3, [r3, #0]
 8008512:	461a      	mov	r2, r3
 8008514:	4b1f      	ldr	r3, [pc, #124]	; (8008594 <DMA_CalcBaseAndBitshift+0x160>)
 8008516:	4013      	ands	r3, r2
 8008518:	1d1a      	adds	r2, r3, #4
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	659a      	str	r2, [r3, #88]	; 0x58
 800851e:	e00d      	b.n	800853c <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	681b      	ldr	r3, [r3, #0]
 8008524:	461a      	mov	r2, r3
 8008526:	4b1b      	ldr	r3, [pc, #108]	; (8008594 <DMA_CalcBaseAndBitshift+0x160>)
 8008528:	4013      	ands	r3, r2
 800852a:	687a      	ldr	r2, [r7, #4]
 800852c:	6593      	str	r3, [r2, #88]	; 0x58
 800852e:	e005      	b.n	800853c <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	681b      	ldr	r3, [r3, #0]
 8008534:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	659a      	str	r2, [r3, #88]	; 0x58
  }

  return hdma->StreamBaseAddress;
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8008540:	4618      	mov	r0, r3
 8008542:	3714      	adds	r7, #20
 8008544:	46bd      	mov	sp, r7
 8008546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800854a:	4770      	bx	lr
 800854c:	40020010 	.word	0x40020010
 8008550:	40020028 	.word	0x40020028
 8008554:	40020040 	.word	0x40020040
 8008558:	40020058 	.word	0x40020058
 800855c:	40020070 	.word	0x40020070
 8008560:	40020088 	.word	0x40020088
 8008564:	400200a0 	.word	0x400200a0
 8008568:	400200b8 	.word	0x400200b8
 800856c:	40020410 	.word	0x40020410
 8008570:	40020428 	.word	0x40020428
 8008574:	40020440 	.word	0x40020440
 8008578:	40020458 	.word	0x40020458
 800857c:	40020470 	.word	0x40020470
 8008580:	40020488 	.word	0x40020488
 8008584:	400204a0 	.word	0x400204a0
 8008588:	400204b8 	.word	0x400204b8
 800858c:	aaaaaaab 	.word	0xaaaaaaab
 8008590:	08016fb0 	.word	0x08016fb0
 8008594:	fffffc00 	.word	0xfffffc00

08008598 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8008598:	b480      	push	{r7}
 800859a:	b085      	sub	sp, #20
 800859c:	af00      	add	r7, sp, #0
 800859e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80085a0:	2300      	movs	r3, #0
 80085a2:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	699b      	ldr	r3, [r3, #24]
 80085a8:	2b00      	cmp	r3, #0
 80085aa:	d120      	bne.n	80085ee <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80085b0:	2b03      	cmp	r3, #3
 80085b2:	d858      	bhi.n	8008666 <DMA_CheckFifoParam+0xce>
 80085b4:	a201      	add	r2, pc, #4	; (adr r2, 80085bc <DMA_CheckFifoParam+0x24>)
 80085b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80085ba:	bf00      	nop
 80085bc:	080085cd 	.word	0x080085cd
 80085c0:	080085df 	.word	0x080085df
 80085c4:	080085cd 	.word	0x080085cd
 80085c8:	08008667 	.word	0x08008667
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80085d0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80085d4:	2b00      	cmp	r3, #0
 80085d6:	d048      	beq.n	800866a <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 80085d8:	2301      	movs	r3, #1
 80085da:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80085dc:	e045      	b.n	800866a <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80085e2:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80085e6:	d142      	bne.n	800866e <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 80085e8:	2301      	movs	r3, #1
 80085ea:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80085ec:	e03f      	b.n	800866e <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	699b      	ldr	r3, [r3, #24]
 80085f2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80085f6:	d123      	bne.n	8008640 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80085fc:	2b03      	cmp	r3, #3
 80085fe:	d838      	bhi.n	8008672 <DMA_CheckFifoParam+0xda>
 8008600:	a201      	add	r2, pc, #4	; (adr r2, 8008608 <DMA_CheckFifoParam+0x70>)
 8008602:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008606:	bf00      	nop
 8008608:	08008619 	.word	0x08008619
 800860c:	0800861f 	.word	0x0800861f
 8008610:	08008619 	.word	0x08008619
 8008614:	08008631 	.word	0x08008631
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8008618:	2301      	movs	r3, #1
 800861a:	73fb      	strb	r3, [r7, #15]
        break;
 800861c:	e030      	b.n	8008680 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008622:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8008626:	2b00      	cmp	r3, #0
 8008628:	d025      	beq.n	8008676 <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 800862a:	2301      	movs	r3, #1
 800862c:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800862e:	e022      	b.n	8008676 <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008634:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8008638:	d11f      	bne.n	800867a <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 800863a:	2301      	movs	r3, #1
 800863c:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800863e:	e01c      	b.n	800867a <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008644:	2b02      	cmp	r3, #2
 8008646:	d902      	bls.n	800864e <DMA_CheckFifoParam+0xb6>
 8008648:	2b03      	cmp	r3, #3
 800864a:	d003      	beq.n	8008654 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 800864c:	e018      	b.n	8008680 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 800864e:	2301      	movs	r3, #1
 8008650:	73fb      	strb	r3, [r7, #15]
        break;
 8008652:	e015      	b.n	8008680 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008658:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800865c:	2b00      	cmp	r3, #0
 800865e:	d00e      	beq.n	800867e <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8008660:	2301      	movs	r3, #1
 8008662:	73fb      	strb	r3, [r7, #15]
    break;
 8008664:	e00b      	b.n	800867e <DMA_CheckFifoParam+0xe6>
        break;
 8008666:	bf00      	nop
 8008668:	e00a      	b.n	8008680 <DMA_CheckFifoParam+0xe8>
        break;
 800866a:	bf00      	nop
 800866c:	e008      	b.n	8008680 <DMA_CheckFifoParam+0xe8>
        break;
 800866e:	bf00      	nop
 8008670:	e006      	b.n	8008680 <DMA_CheckFifoParam+0xe8>
        break;
 8008672:	bf00      	nop
 8008674:	e004      	b.n	8008680 <DMA_CheckFifoParam+0xe8>
        break;
 8008676:	bf00      	nop
 8008678:	e002      	b.n	8008680 <DMA_CheckFifoParam+0xe8>
        break;
 800867a:	bf00      	nop
 800867c:	e000      	b.n	8008680 <DMA_CheckFifoParam+0xe8>
    break;
 800867e:	bf00      	nop
    }
  }

  return status;
 8008680:	7bfb      	ldrb	r3, [r7, #15]
}
 8008682:	4618      	mov	r0, r3
 8008684:	3714      	adds	r7, #20
 8008686:	46bd      	mov	sp, r7
 8008688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800868c:	4770      	bx	lr
 800868e:	bf00      	nop

08008690 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8008690:	b480      	push	{r7}
 8008692:	b085      	sub	sp, #20
 8008694:	af00      	add	r7, sp, #0
 8008696:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	681b      	ldr	r3, [r3, #0]
 800869c:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	681b      	ldr	r3, [r3, #0]
 80086a2:	4a38      	ldr	r2, [pc, #224]	; (8008784 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 80086a4:	4293      	cmp	r3, r2
 80086a6:	d022      	beq.n	80086ee <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	681b      	ldr	r3, [r3, #0]
 80086ac:	4a36      	ldr	r2, [pc, #216]	; (8008788 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 80086ae:	4293      	cmp	r3, r2
 80086b0:	d01d      	beq.n	80086ee <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	681b      	ldr	r3, [r3, #0]
 80086b6:	4a35      	ldr	r2, [pc, #212]	; (800878c <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 80086b8:	4293      	cmp	r3, r2
 80086ba:	d018      	beq.n	80086ee <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	681b      	ldr	r3, [r3, #0]
 80086c0:	4a33      	ldr	r2, [pc, #204]	; (8008790 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 80086c2:	4293      	cmp	r3, r2
 80086c4:	d013      	beq.n	80086ee <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	681b      	ldr	r3, [r3, #0]
 80086ca:	4a32      	ldr	r2, [pc, #200]	; (8008794 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 80086cc:	4293      	cmp	r3, r2
 80086ce:	d00e      	beq.n	80086ee <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	4a30      	ldr	r2, [pc, #192]	; (8008798 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 80086d6:	4293      	cmp	r3, r2
 80086d8:	d009      	beq.n	80086ee <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	681b      	ldr	r3, [r3, #0]
 80086de:	4a2f      	ldr	r2, [pc, #188]	; (800879c <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 80086e0:	4293      	cmp	r3, r2
 80086e2:	d004      	beq.n	80086ee <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	681b      	ldr	r3, [r3, #0]
 80086e8:	4a2d      	ldr	r2, [pc, #180]	; (80087a0 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 80086ea:	4293      	cmp	r3, r2
 80086ec:	d101      	bne.n	80086f2 <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 80086ee:	2301      	movs	r3, #1
 80086f0:	e000      	b.n	80086f4 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 80086f2:	2300      	movs	r3, #0
 80086f4:	2b00      	cmp	r3, #0
 80086f6:	d01a      	beq.n	800872e <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	681b      	ldr	r3, [r3, #0]
 80086fc:	b2db      	uxtb	r3, r3
 80086fe:	3b08      	subs	r3, #8
 8008700:	4a28      	ldr	r2, [pc, #160]	; (80087a4 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8008702:	fba2 2303 	umull	r2, r3, r2, r3
 8008706:	091b      	lsrs	r3, r3, #4
 8008708:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 800870a:	68fa      	ldr	r2, [r7, #12]
 800870c:	4b26      	ldr	r3, [pc, #152]	; (80087a8 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 800870e:	4413      	add	r3, r2
 8008710:	009b      	lsls	r3, r3, #2
 8008712:	461a      	mov	r2, r3
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	4a24      	ldr	r2, [pc, #144]	; (80087ac <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 800871c:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800871e:	68fb      	ldr	r3, [r7, #12]
 8008720:	f003 031f 	and.w	r3, r3, #31
 8008724:	2201      	movs	r2, #1
 8008726:	409a      	lsls	r2, r3
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	669a      	str	r2, [r3, #104]	; 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 800872c:	e024      	b.n	8008778 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	681b      	ldr	r3, [r3, #0]
 8008732:	b2db      	uxtb	r3, r3
 8008734:	3b10      	subs	r3, #16
 8008736:	4a1e      	ldr	r2, [pc, #120]	; (80087b0 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8008738:	fba2 2303 	umull	r2, r3, r2, r3
 800873c:	091b      	lsrs	r3, r3, #4
 800873e:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8008740:	68bb      	ldr	r3, [r7, #8]
 8008742:	4a1c      	ldr	r2, [pc, #112]	; (80087b4 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8008744:	4293      	cmp	r3, r2
 8008746:	d806      	bhi.n	8008756 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 8008748:	68bb      	ldr	r3, [r7, #8]
 800874a:	4a1b      	ldr	r2, [pc, #108]	; (80087b8 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 800874c:	4293      	cmp	r3, r2
 800874e:	d902      	bls.n	8008756 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8008750:	68fb      	ldr	r3, [r7, #12]
 8008752:	3308      	adds	r3, #8
 8008754:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8008756:	68fa      	ldr	r2, [r7, #12]
 8008758:	4b18      	ldr	r3, [pc, #96]	; (80087bc <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 800875a:	4413      	add	r3, r2
 800875c:	009b      	lsls	r3, r3, #2
 800875e:	461a      	mov	r2, r3
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	4a16      	ldr	r2, [pc, #88]	; (80087c0 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8008768:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800876a:	68fb      	ldr	r3, [r7, #12]
 800876c:	f003 031f 	and.w	r3, r3, #31
 8008770:	2201      	movs	r2, #1
 8008772:	409a      	lsls	r2, r3
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	669a      	str	r2, [r3, #104]	; 0x68
}
 8008778:	bf00      	nop
 800877a:	3714      	adds	r7, #20
 800877c:	46bd      	mov	sp, r7
 800877e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008782:	4770      	bx	lr
 8008784:	58025408 	.word	0x58025408
 8008788:	5802541c 	.word	0x5802541c
 800878c:	58025430 	.word	0x58025430
 8008790:	58025444 	.word	0x58025444
 8008794:	58025458 	.word	0x58025458
 8008798:	5802546c 	.word	0x5802546c
 800879c:	58025480 	.word	0x58025480
 80087a0:	58025494 	.word	0x58025494
 80087a4:	cccccccd 	.word	0xcccccccd
 80087a8:	16009600 	.word	0x16009600
 80087ac:	58025880 	.word	0x58025880
 80087b0:	aaaaaaab 	.word	0xaaaaaaab
 80087b4:	400204b8 	.word	0x400204b8
 80087b8:	4002040f 	.word	0x4002040f
 80087bc:	10008200 	.word	0x10008200
 80087c0:	40020880 	.word	0x40020880

080087c4 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80087c4:	b480      	push	{r7}
 80087c6:	b085      	sub	sp, #20
 80087c8:	af00      	add	r7, sp, #0
 80087ca:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	685b      	ldr	r3, [r3, #4]
 80087d0:	b2db      	uxtb	r3, r3
 80087d2:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 80087d4:	68fb      	ldr	r3, [r7, #12]
 80087d6:	2b00      	cmp	r3, #0
 80087d8:	d04a      	beq.n	8008870 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 80087da:	68fb      	ldr	r3, [r7, #12]
 80087dc:	2b08      	cmp	r3, #8
 80087de:	d847      	bhi.n	8008870 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	681b      	ldr	r3, [r3, #0]
 80087e4:	4a25      	ldr	r2, [pc, #148]	; (800887c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 80087e6:	4293      	cmp	r3, r2
 80087e8:	d022      	beq.n	8008830 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	681b      	ldr	r3, [r3, #0]
 80087ee:	4a24      	ldr	r2, [pc, #144]	; (8008880 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 80087f0:	4293      	cmp	r3, r2
 80087f2:	d01d      	beq.n	8008830 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	681b      	ldr	r3, [r3, #0]
 80087f8:	4a22      	ldr	r2, [pc, #136]	; (8008884 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 80087fa:	4293      	cmp	r3, r2
 80087fc:	d018      	beq.n	8008830 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	681b      	ldr	r3, [r3, #0]
 8008802:	4a21      	ldr	r2, [pc, #132]	; (8008888 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8008804:	4293      	cmp	r3, r2
 8008806:	d013      	beq.n	8008830 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	681b      	ldr	r3, [r3, #0]
 800880c:	4a1f      	ldr	r2, [pc, #124]	; (800888c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 800880e:	4293      	cmp	r3, r2
 8008810:	d00e      	beq.n	8008830 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	681b      	ldr	r3, [r3, #0]
 8008816:	4a1e      	ldr	r2, [pc, #120]	; (8008890 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8008818:	4293      	cmp	r3, r2
 800881a:	d009      	beq.n	8008830 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	681b      	ldr	r3, [r3, #0]
 8008820:	4a1c      	ldr	r2, [pc, #112]	; (8008894 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 8008822:	4293      	cmp	r3, r2
 8008824:	d004      	beq.n	8008830 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	681b      	ldr	r3, [r3, #0]
 800882a:	4a1b      	ldr	r2, [pc, #108]	; (8008898 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 800882c:	4293      	cmp	r3, r2
 800882e:	d101      	bne.n	8008834 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8008830:	2301      	movs	r3, #1
 8008832:	e000      	b.n	8008836 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8008834:	2300      	movs	r3, #0
 8008836:	2b00      	cmp	r3, #0
 8008838:	d00a      	beq.n	8008850 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 800883a:	68fa      	ldr	r2, [r7, #12]
 800883c:	4b17      	ldr	r3, [pc, #92]	; (800889c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 800883e:	4413      	add	r3, r2
 8008840:	009b      	lsls	r3, r3, #2
 8008842:	461a      	mov	r2, r3
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	4a15      	ldr	r2, [pc, #84]	; (80088a0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 800884c:	671a      	str	r2, [r3, #112]	; 0x70
 800884e:	e009      	b.n	8008864 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8008850:	68fa      	ldr	r2, [r7, #12]
 8008852:	4b14      	ldr	r3, [pc, #80]	; (80088a4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8008854:	4413      	add	r3, r2
 8008856:	009b      	lsls	r3, r3, #2
 8008858:	461a      	mov	r2, r3
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	4a11      	ldr	r2, [pc, #68]	; (80088a8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 8008862:	671a      	str	r2, [r3, #112]	; 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8008864:	68fb      	ldr	r3, [r7, #12]
 8008866:	3b01      	subs	r3, #1
 8008868:	2201      	movs	r2, #1
 800886a:	409a      	lsls	r2, r3
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	675a      	str	r2, [r3, #116]	; 0x74
  }
}
 8008870:	bf00      	nop
 8008872:	3714      	adds	r7, #20
 8008874:	46bd      	mov	sp, r7
 8008876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800887a:	4770      	bx	lr
 800887c:	58025408 	.word	0x58025408
 8008880:	5802541c 	.word	0x5802541c
 8008884:	58025430 	.word	0x58025430
 8008888:	58025444 	.word	0x58025444
 800888c:	58025458 	.word	0x58025458
 8008890:	5802546c 	.word	0x5802546c
 8008894:	58025480 	.word	0x58025480
 8008898:	58025494 	.word	0x58025494
 800889c:	1600963f 	.word	0x1600963f
 80088a0:	58025940 	.word	0x58025940
 80088a4:	1000823f 	.word	0x1000823f
 80088a8:	40020940 	.word	0x40020940

080088ac <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80088ac:	b480      	push	{r7}
 80088ae:	b089      	sub	sp, #36	; 0x24
 80088b0:	af00      	add	r7, sp, #0
 80088b2:	6078      	str	r0, [r7, #4]
 80088b4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80088b6:	2300      	movs	r3, #0
 80088b8:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 80088ba:	4b89      	ldr	r3, [pc, #548]	; (8008ae0 <HAL_GPIO_Init+0x234>)
 80088bc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80088be:	e194      	b.n	8008bea <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80088c0:	683b      	ldr	r3, [r7, #0]
 80088c2:	681a      	ldr	r2, [r3, #0]
 80088c4:	2101      	movs	r1, #1
 80088c6:	69fb      	ldr	r3, [r7, #28]
 80088c8:	fa01 f303 	lsl.w	r3, r1, r3
 80088cc:	4013      	ands	r3, r2
 80088ce:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 80088d0:	693b      	ldr	r3, [r7, #16]
 80088d2:	2b00      	cmp	r3, #0
 80088d4:	f000 8186 	beq.w	8008be4 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80088d8:	683b      	ldr	r3, [r7, #0]
 80088da:	685b      	ldr	r3, [r3, #4]
 80088dc:	f003 0303 	and.w	r3, r3, #3
 80088e0:	2b01      	cmp	r3, #1
 80088e2:	d005      	beq.n	80088f0 <HAL_GPIO_Init+0x44>
 80088e4:	683b      	ldr	r3, [r7, #0]
 80088e6:	685b      	ldr	r3, [r3, #4]
 80088e8:	f003 0303 	and.w	r3, r3, #3
 80088ec:	2b02      	cmp	r3, #2
 80088ee:	d130      	bne.n	8008952 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	689b      	ldr	r3, [r3, #8]
 80088f4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80088f6:	69fb      	ldr	r3, [r7, #28]
 80088f8:	005b      	lsls	r3, r3, #1
 80088fa:	2203      	movs	r2, #3
 80088fc:	fa02 f303 	lsl.w	r3, r2, r3
 8008900:	43db      	mvns	r3, r3
 8008902:	69ba      	ldr	r2, [r7, #24]
 8008904:	4013      	ands	r3, r2
 8008906:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8008908:	683b      	ldr	r3, [r7, #0]
 800890a:	68da      	ldr	r2, [r3, #12]
 800890c:	69fb      	ldr	r3, [r7, #28]
 800890e:	005b      	lsls	r3, r3, #1
 8008910:	fa02 f303 	lsl.w	r3, r2, r3
 8008914:	69ba      	ldr	r2, [r7, #24]
 8008916:	4313      	orrs	r3, r2
 8008918:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	69ba      	ldr	r2, [r7, #24]
 800891e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	685b      	ldr	r3, [r3, #4]
 8008924:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8008926:	2201      	movs	r2, #1
 8008928:	69fb      	ldr	r3, [r7, #28]
 800892a:	fa02 f303 	lsl.w	r3, r2, r3
 800892e:	43db      	mvns	r3, r3
 8008930:	69ba      	ldr	r2, [r7, #24]
 8008932:	4013      	ands	r3, r2
 8008934:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8008936:	683b      	ldr	r3, [r7, #0]
 8008938:	685b      	ldr	r3, [r3, #4]
 800893a:	091b      	lsrs	r3, r3, #4
 800893c:	f003 0201 	and.w	r2, r3, #1
 8008940:	69fb      	ldr	r3, [r7, #28]
 8008942:	fa02 f303 	lsl.w	r3, r2, r3
 8008946:	69ba      	ldr	r2, [r7, #24]
 8008948:	4313      	orrs	r3, r2
 800894a:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	69ba      	ldr	r2, [r7, #24]
 8008950:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8008952:	683b      	ldr	r3, [r7, #0]
 8008954:	685b      	ldr	r3, [r3, #4]
 8008956:	f003 0303 	and.w	r3, r3, #3
 800895a:	2b03      	cmp	r3, #3
 800895c:	d017      	beq.n	800898e <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	68db      	ldr	r3, [r3, #12]
 8008962:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8008964:	69fb      	ldr	r3, [r7, #28]
 8008966:	005b      	lsls	r3, r3, #1
 8008968:	2203      	movs	r2, #3
 800896a:	fa02 f303 	lsl.w	r3, r2, r3
 800896e:	43db      	mvns	r3, r3
 8008970:	69ba      	ldr	r2, [r7, #24]
 8008972:	4013      	ands	r3, r2
 8008974:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8008976:	683b      	ldr	r3, [r7, #0]
 8008978:	689a      	ldr	r2, [r3, #8]
 800897a:	69fb      	ldr	r3, [r7, #28]
 800897c:	005b      	lsls	r3, r3, #1
 800897e:	fa02 f303 	lsl.w	r3, r2, r3
 8008982:	69ba      	ldr	r2, [r7, #24]
 8008984:	4313      	orrs	r3, r2
 8008986:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	69ba      	ldr	r2, [r7, #24]
 800898c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800898e:	683b      	ldr	r3, [r7, #0]
 8008990:	685b      	ldr	r3, [r3, #4]
 8008992:	f003 0303 	and.w	r3, r3, #3
 8008996:	2b02      	cmp	r3, #2
 8008998:	d123      	bne.n	80089e2 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800899a:	69fb      	ldr	r3, [r7, #28]
 800899c:	08da      	lsrs	r2, r3, #3
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	3208      	adds	r2, #8
 80089a2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80089a6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80089a8:	69fb      	ldr	r3, [r7, #28]
 80089aa:	f003 0307 	and.w	r3, r3, #7
 80089ae:	009b      	lsls	r3, r3, #2
 80089b0:	220f      	movs	r2, #15
 80089b2:	fa02 f303 	lsl.w	r3, r2, r3
 80089b6:	43db      	mvns	r3, r3
 80089b8:	69ba      	ldr	r2, [r7, #24]
 80089ba:	4013      	ands	r3, r2
 80089bc:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80089be:	683b      	ldr	r3, [r7, #0]
 80089c0:	691a      	ldr	r2, [r3, #16]
 80089c2:	69fb      	ldr	r3, [r7, #28]
 80089c4:	f003 0307 	and.w	r3, r3, #7
 80089c8:	009b      	lsls	r3, r3, #2
 80089ca:	fa02 f303 	lsl.w	r3, r2, r3
 80089ce:	69ba      	ldr	r2, [r7, #24]
 80089d0:	4313      	orrs	r3, r2
 80089d2:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80089d4:	69fb      	ldr	r3, [r7, #28]
 80089d6:	08da      	lsrs	r2, r3, #3
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	3208      	adds	r2, #8
 80089dc:	69b9      	ldr	r1, [r7, #24]
 80089de:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	681b      	ldr	r3, [r3, #0]
 80089e6:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80089e8:	69fb      	ldr	r3, [r7, #28]
 80089ea:	005b      	lsls	r3, r3, #1
 80089ec:	2203      	movs	r2, #3
 80089ee:	fa02 f303 	lsl.w	r3, r2, r3
 80089f2:	43db      	mvns	r3, r3
 80089f4:	69ba      	ldr	r2, [r7, #24]
 80089f6:	4013      	ands	r3, r2
 80089f8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80089fa:	683b      	ldr	r3, [r7, #0]
 80089fc:	685b      	ldr	r3, [r3, #4]
 80089fe:	f003 0203 	and.w	r2, r3, #3
 8008a02:	69fb      	ldr	r3, [r7, #28]
 8008a04:	005b      	lsls	r3, r3, #1
 8008a06:	fa02 f303 	lsl.w	r3, r2, r3
 8008a0a:	69ba      	ldr	r2, [r7, #24]
 8008a0c:	4313      	orrs	r3, r2
 8008a0e:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	69ba      	ldr	r2, [r7, #24]
 8008a14:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8008a16:	683b      	ldr	r3, [r7, #0]
 8008a18:	685b      	ldr	r3, [r3, #4]
 8008a1a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8008a1e:	2b00      	cmp	r3, #0
 8008a20:	f000 80e0 	beq.w	8008be4 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8008a24:	4b2f      	ldr	r3, [pc, #188]	; (8008ae4 <HAL_GPIO_Init+0x238>)
 8008a26:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8008a2a:	4a2e      	ldr	r2, [pc, #184]	; (8008ae4 <HAL_GPIO_Init+0x238>)
 8008a2c:	f043 0302 	orr.w	r3, r3, #2
 8008a30:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8008a34:	4b2b      	ldr	r3, [pc, #172]	; (8008ae4 <HAL_GPIO_Init+0x238>)
 8008a36:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8008a3a:	f003 0302 	and.w	r3, r3, #2
 8008a3e:	60fb      	str	r3, [r7, #12]
 8008a40:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8008a42:	4a29      	ldr	r2, [pc, #164]	; (8008ae8 <HAL_GPIO_Init+0x23c>)
 8008a44:	69fb      	ldr	r3, [r7, #28]
 8008a46:	089b      	lsrs	r3, r3, #2
 8008a48:	3302      	adds	r3, #2
 8008a4a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008a4e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8008a50:	69fb      	ldr	r3, [r7, #28]
 8008a52:	f003 0303 	and.w	r3, r3, #3
 8008a56:	009b      	lsls	r3, r3, #2
 8008a58:	220f      	movs	r2, #15
 8008a5a:	fa02 f303 	lsl.w	r3, r2, r3
 8008a5e:	43db      	mvns	r3, r3
 8008a60:	69ba      	ldr	r2, [r7, #24]
 8008a62:	4013      	ands	r3, r2
 8008a64:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	4a20      	ldr	r2, [pc, #128]	; (8008aec <HAL_GPIO_Init+0x240>)
 8008a6a:	4293      	cmp	r3, r2
 8008a6c:	d052      	beq.n	8008b14 <HAL_GPIO_Init+0x268>
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	4a1f      	ldr	r2, [pc, #124]	; (8008af0 <HAL_GPIO_Init+0x244>)
 8008a72:	4293      	cmp	r3, r2
 8008a74:	d031      	beq.n	8008ada <HAL_GPIO_Init+0x22e>
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	4a1e      	ldr	r2, [pc, #120]	; (8008af4 <HAL_GPIO_Init+0x248>)
 8008a7a:	4293      	cmp	r3, r2
 8008a7c:	d02b      	beq.n	8008ad6 <HAL_GPIO_Init+0x22a>
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	4a1d      	ldr	r2, [pc, #116]	; (8008af8 <HAL_GPIO_Init+0x24c>)
 8008a82:	4293      	cmp	r3, r2
 8008a84:	d025      	beq.n	8008ad2 <HAL_GPIO_Init+0x226>
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	4a1c      	ldr	r2, [pc, #112]	; (8008afc <HAL_GPIO_Init+0x250>)
 8008a8a:	4293      	cmp	r3, r2
 8008a8c:	d01f      	beq.n	8008ace <HAL_GPIO_Init+0x222>
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	4a1b      	ldr	r2, [pc, #108]	; (8008b00 <HAL_GPIO_Init+0x254>)
 8008a92:	4293      	cmp	r3, r2
 8008a94:	d019      	beq.n	8008aca <HAL_GPIO_Init+0x21e>
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	4a1a      	ldr	r2, [pc, #104]	; (8008b04 <HAL_GPIO_Init+0x258>)
 8008a9a:	4293      	cmp	r3, r2
 8008a9c:	d013      	beq.n	8008ac6 <HAL_GPIO_Init+0x21a>
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	4a19      	ldr	r2, [pc, #100]	; (8008b08 <HAL_GPIO_Init+0x25c>)
 8008aa2:	4293      	cmp	r3, r2
 8008aa4:	d00d      	beq.n	8008ac2 <HAL_GPIO_Init+0x216>
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	4a18      	ldr	r2, [pc, #96]	; (8008b0c <HAL_GPIO_Init+0x260>)
 8008aaa:	4293      	cmp	r3, r2
 8008aac:	d007      	beq.n	8008abe <HAL_GPIO_Init+0x212>
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	4a17      	ldr	r2, [pc, #92]	; (8008b10 <HAL_GPIO_Init+0x264>)
 8008ab2:	4293      	cmp	r3, r2
 8008ab4:	d101      	bne.n	8008aba <HAL_GPIO_Init+0x20e>
 8008ab6:	2309      	movs	r3, #9
 8008ab8:	e02d      	b.n	8008b16 <HAL_GPIO_Init+0x26a>
 8008aba:	230a      	movs	r3, #10
 8008abc:	e02b      	b.n	8008b16 <HAL_GPIO_Init+0x26a>
 8008abe:	2308      	movs	r3, #8
 8008ac0:	e029      	b.n	8008b16 <HAL_GPIO_Init+0x26a>
 8008ac2:	2307      	movs	r3, #7
 8008ac4:	e027      	b.n	8008b16 <HAL_GPIO_Init+0x26a>
 8008ac6:	2306      	movs	r3, #6
 8008ac8:	e025      	b.n	8008b16 <HAL_GPIO_Init+0x26a>
 8008aca:	2305      	movs	r3, #5
 8008acc:	e023      	b.n	8008b16 <HAL_GPIO_Init+0x26a>
 8008ace:	2304      	movs	r3, #4
 8008ad0:	e021      	b.n	8008b16 <HAL_GPIO_Init+0x26a>
 8008ad2:	2303      	movs	r3, #3
 8008ad4:	e01f      	b.n	8008b16 <HAL_GPIO_Init+0x26a>
 8008ad6:	2302      	movs	r3, #2
 8008ad8:	e01d      	b.n	8008b16 <HAL_GPIO_Init+0x26a>
 8008ada:	2301      	movs	r3, #1
 8008adc:	e01b      	b.n	8008b16 <HAL_GPIO_Init+0x26a>
 8008ade:	bf00      	nop
 8008ae0:	58000080 	.word	0x58000080
 8008ae4:	58024400 	.word	0x58024400
 8008ae8:	58000400 	.word	0x58000400
 8008aec:	58020000 	.word	0x58020000
 8008af0:	58020400 	.word	0x58020400
 8008af4:	58020800 	.word	0x58020800
 8008af8:	58020c00 	.word	0x58020c00
 8008afc:	58021000 	.word	0x58021000
 8008b00:	58021400 	.word	0x58021400
 8008b04:	58021800 	.word	0x58021800
 8008b08:	58021c00 	.word	0x58021c00
 8008b0c:	58022000 	.word	0x58022000
 8008b10:	58022400 	.word	0x58022400
 8008b14:	2300      	movs	r3, #0
 8008b16:	69fa      	ldr	r2, [r7, #28]
 8008b18:	f002 0203 	and.w	r2, r2, #3
 8008b1c:	0092      	lsls	r2, r2, #2
 8008b1e:	4093      	lsls	r3, r2
 8008b20:	69ba      	ldr	r2, [r7, #24]
 8008b22:	4313      	orrs	r3, r2
 8008b24:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8008b26:	4938      	ldr	r1, [pc, #224]	; (8008c08 <HAL_GPIO_Init+0x35c>)
 8008b28:	69fb      	ldr	r3, [r7, #28]
 8008b2a:	089b      	lsrs	r3, r3, #2
 8008b2c:	3302      	adds	r3, #2
 8008b2e:	69ba      	ldr	r2, [r7, #24]
 8008b30:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8008b34:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008b38:	681b      	ldr	r3, [r3, #0]
 8008b3a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8008b3c:	693b      	ldr	r3, [r7, #16]
 8008b3e:	43db      	mvns	r3, r3
 8008b40:	69ba      	ldr	r2, [r7, #24]
 8008b42:	4013      	ands	r3, r2
 8008b44:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8008b46:	683b      	ldr	r3, [r7, #0]
 8008b48:	685b      	ldr	r3, [r3, #4]
 8008b4a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008b4e:	2b00      	cmp	r3, #0
 8008b50:	d003      	beq.n	8008b5a <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8008b52:	69ba      	ldr	r2, [r7, #24]
 8008b54:	693b      	ldr	r3, [r7, #16]
 8008b56:	4313      	orrs	r3, r2
 8008b58:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8008b5a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8008b5e:	69bb      	ldr	r3, [r7, #24]
 8008b60:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8008b62:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008b66:	685b      	ldr	r3, [r3, #4]
 8008b68:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8008b6a:	693b      	ldr	r3, [r7, #16]
 8008b6c:	43db      	mvns	r3, r3
 8008b6e:	69ba      	ldr	r2, [r7, #24]
 8008b70:	4013      	ands	r3, r2
 8008b72:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8008b74:	683b      	ldr	r3, [r7, #0]
 8008b76:	685b      	ldr	r3, [r3, #4]
 8008b78:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008b7c:	2b00      	cmp	r3, #0
 8008b7e:	d003      	beq.n	8008b88 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8008b80:	69ba      	ldr	r2, [r7, #24]
 8008b82:	693b      	ldr	r3, [r7, #16]
 8008b84:	4313      	orrs	r3, r2
 8008b86:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8008b88:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8008b8c:	69bb      	ldr	r3, [r7, #24]
 8008b8e:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8008b90:	697b      	ldr	r3, [r7, #20]
 8008b92:	685b      	ldr	r3, [r3, #4]
 8008b94:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8008b96:	693b      	ldr	r3, [r7, #16]
 8008b98:	43db      	mvns	r3, r3
 8008b9a:	69ba      	ldr	r2, [r7, #24]
 8008b9c:	4013      	ands	r3, r2
 8008b9e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8008ba0:	683b      	ldr	r3, [r7, #0]
 8008ba2:	685b      	ldr	r3, [r3, #4]
 8008ba4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008ba8:	2b00      	cmp	r3, #0
 8008baa:	d003      	beq.n	8008bb4 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8008bac:	69ba      	ldr	r2, [r7, #24]
 8008bae:	693b      	ldr	r3, [r7, #16]
 8008bb0:	4313      	orrs	r3, r2
 8008bb2:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8008bb4:	697b      	ldr	r3, [r7, #20]
 8008bb6:	69ba      	ldr	r2, [r7, #24]
 8008bb8:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8008bba:	697b      	ldr	r3, [r7, #20]
 8008bbc:	681b      	ldr	r3, [r3, #0]
 8008bbe:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8008bc0:	693b      	ldr	r3, [r7, #16]
 8008bc2:	43db      	mvns	r3, r3
 8008bc4:	69ba      	ldr	r2, [r7, #24]
 8008bc6:	4013      	ands	r3, r2
 8008bc8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8008bca:	683b      	ldr	r3, [r7, #0]
 8008bcc:	685b      	ldr	r3, [r3, #4]
 8008bce:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008bd2:	2b00      	cmp	r3, #0
 8008bd4:	d003      	beq.n	8008bde <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8008bd6:	69ba      	ldr	r2, [r7, #24]
 8008bd8:	693b      	ldr	r3, [r7, #16]
 8008bda:	4313      	orrs	r3, r2
 8008bdc:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8008bde:	697b      	ldr	r3, [r7, #20]
 8008be0:	69ba      	ldr	r2, [r7, #24]
 8008be2:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8008be4:	69fb      	ldr	r3, [r7, #28]
 8008be6:	3301      	adds	r3, #1
 8008be8:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8008bea:	683b      	ldr	r3, [r7, #0]
 8008bec:	681a      	ldr	r2, [r3, #0]
 8008bee:	69fb      	ldr	r3, [r7, #28]
 8008bf0:	fa22 f303 	lsr.w	r3, r2, r3
 8008bf4:	2b00      	cmp	r3, #0
 8008bf6:	f47f ae63 	bne.w	80088c0 <HAL_GPIO_Init+0x14>
  }
}
 8008bfa:	bf00      	nop
 8008bfc:	bf00      	nop
 8008bfe:	3724      	adds	r7, #36	; 0x24
 8008c00:	46bd      	mov	sp, r7
 8008c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c06:	4770      	bx	lr
 8008c08:	58000400 	.word	0x58000400

08008c0c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8008c0c:	b480      	push	{r7}
 8008c0e:	b085      	sub	sp, #20
 8008c10:	af00      	add	r7, sp, #0
 8008c12:	6078      	str	r0, [r7, #4]
 8008c14:	460b      	mov	r3, r1
 8008c16:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	691a      	ldr	r2, [r3, #16]
 8008c1c:	887b      	ldrh	r3, [r7, #2]
 8008c1e:	4013      	ands	r3, r2
 8008c20:	2b00      	cmp	r3, #0
 8008c22:	d002      	beq.n	8008c2a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8008c24:	2301      	movs	r3, #1
 8008c26:	73fb      	strb	r3, [r7, #15]
 8008c28:	e001      	b.n	8008c2e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8008c2a:	2300      	movs	r3, #0
 8008c2c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8008c2e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008c30:	4618      	mov	r0, r3
 8008c32:	3714      	adds	r7, #20
 8008c34:	46bd      	mov	sp, r7
 8008c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c3a:	4770      	bx	lr

08008c3c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8008c3c:	b480      	push	{r7}
 8008c3e:	b083      	sub	sp, #12
 8008c40:	af00      	add	r7, sp, #0
 8008c42:	6078      	str	r0, [r7, #4]
 8008c44:	460b      	mov	r3, r1
 8008c46:	807b      	strh	r3, [r7, #2]
 8008c48:	4613      	mov	r3, r2
 8008c4a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8008c4c:	787b      	ldrb	r3, [r7, #1]
 8008c4e:	2b00      	cmp	r3, #0
 8008c50:	d003      	beq.n	8008c5a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8008c52:	887a      	ldrh	r2, [r7, #2]
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8008c58:	e003      	b.n	8008c62 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8008c5a:	887b      	ldrh	r3, [r7, #2]
 8008c5c:	041a      	lsls	r2, r3, #16
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	619a      	str	r2, [r3, #24]
}
 8008c62:	bf00      	nop
 8008c64:	370c      	adds	r7, #12
 8008c66:	46bd      	mov	sp, r7
 8008c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c6c:	4770      	bx	lr
	...

08008c70 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8008c70:	b580      	push	{r7, lr}
 8008c72:	b082      	sub	sp, #8
 8008c74:	af00      	add	r7, sp, #0
 8008c76:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	2b00      	cmp	r3, #0
 8008c7c:	d101      	bne.n	8008c82 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8008c7e:	2301      	movs	r3, #1
 8008c80:	e08b      	b.n	8008d9a <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008c88:	b2db      	uxtb	r3, r3
 8008c8a:	2b00      	cmp	r3, #0
 8008c8c:	d106      	bne.n	8008c9c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	2200      	movs	r2, #0
 8008c92:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8008c96:	6878      	ldr	r0, [r7, #4]
 8008c98:	f7fa f8fe 	bl	8002e98 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	2224      	movs	r2, #36	; 0x24
 8008ca0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	681b      	ldr	r3, [r3, #0]
 8008ca8:	681a      	ldr	r2, [r3, #0]
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	681b      	ldr	r3, [r3, #0]
 8008cae:	f022 0201 	bic.w	r2, r2, #1
 8008cb2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	685a      	ldr	r2, [r3, #4]
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	681b      	ldr	r3, [r3, #0]
 8008cbc:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8008cc0:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	681b      	ldr	r3, [r3, #0]
 8008cc6:	689a      	ldr	r2, [r3, #8]
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	681b      	ldr	r3, [r3, #0]
 8008ccc:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8008cd0:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	68db      	ldr	r3, [r3, #12]
 8008cd6:	2b01      	cmp	r3, #1
 8008cd8:	d107      	bne.n	8008cea <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	689a      	ldr	r2, [r3, #8]
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	681b      	ldr	r3, [r3, #0]
 8008ce2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008ce6:	609a      	str	r2, [r3, #8]
 8008ce8:	e006      	b.n	8008cf8 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	689a      	ldr	r2, [r3, #8]
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	681b      	ldr	r3, [r3, #0]
 8008cf2:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8008cf6:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	68db      	ldr	r3, [r3, #12]
 8008cfc:	2b02      	cmp	r3, #2
 8008cfe:	d108      	bne.n	8008d12 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	681b      	ldr	r3, [r3, #0]
 8008d04:	685a      	ldr	r2, [r3, #4]
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	681b      	ldr	r3, [r3, #0]
 8008d0a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008d0e:	605a      	str	r2, [r3, #4]
 8008d10:	e007      	b.n	8008d22 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8008d12:	687b      	ldr	r3, [r7, #4]
 8008d14:	681b      	ldr	r3, [r3, #0]
 8008d16:	685a      	ldr	r2, [r3, #4]
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	681b      	ldr	r3, [r3, #0]
 8008d1c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008d20:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	681b      	ldr	r3, [r3, #0]
 8008d26:	6859      	ldr	r1, [r3, #4]
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	681a      	ldr	r2, [r3, #0]
 8008d2c:	4b1d      	ldr	r3, [pc, #116]	; (8008da4 <HAL_I2C_Init+0x134>)
 8008d2e:	430b      	orrs	r3, r1
 8008d30:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	681b      	ldr	r3, [r3, #0]
 8008d36:	68da      	ldr	r2, [r3, #12]
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	681b      	ldr	r3, [r3, #0]
 8008d3c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8008d40:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	691a      	ldr	r2, [r3, #16]
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	695b      	ldr	r3, [r3, #20]
 8008d4a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	699b      	ldr	r3, [r3, #24]
 8008d52:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	681b      	ldr	r3, [r3, #0]
 8008d58:	430a      	orrs	r2, r1
 8008d5a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	69d9      	ldr	r1, [r3, #28]
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	6a1a      	ldr	r2, [r3, #32]
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	681b      	ldr	r3, [r3, #0]
 8008d68:	430a      	orrs	r2, r1
 8008d6a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	681b      	ldr	r3, [r3, #0]
 8008d70:	681a      	ldr	r2, [r3, #0]
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	681b      	ldr	r3, [r3, #0]
 8008d76:	f042 0201 	orr.w	r2, r2, #1
 8008d7a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	2200      	movs	r2, #0
 8008d80:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	2220      	movs	r2, #32
 8008d86:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	2200      	movs	r2, #0
 8008d8e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	2200      	movs	r2, #0
 8008d94:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8008d98:	2300      	movs	r3, #0
}
 8008d9a:	4618      	mov	r0, r3
 8008d9c:	3708      	adds	r7, #8
 8008d9e:	46bd      	mov	sp, r7
 8008da0:	bd80      	pop	{r7, pc}
 8008da2:	bf00      	nop
 8008da4:	02008000 	.word	0x02008000

08008da8 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8008da8:	b580      	push	{r7, lr}
 8008daa:	b088      	sub	sp, #32
 8008dac:	af02      	add	r7, sp, #8
 8008dae:	60f8      	str	r0, [r7, #12]
 8008db0:	607a      	str	r2, [r7, #4]
 8008db2:	461a      	mov	r2, r3
 8008db4:	460b      	mov	r3, r1
 8008db6:	817b      	strh	r3, [r7, #10]
 8008db8:	4613      	mov	r3, r2
 8008dba:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008dbc:	68fb      	ldr	r3, [r7, #12]
 8008dbe:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008dc2:	b2db      	uxtb	r3, r3
 8008dc4:	2b20      	cmp	r3, #32
 8008dc6:	f040 80fd 	bne.w	8008fc4 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008dca:	68fb      	ldr	r3, [r7, #12]
 8008dcc:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008dd0:	2b01      	cmp	r3, #1
 8008dd2:	d101      	bne.n	8008dd8 <HAL_I2C_Master_Transmit+0x30>
 8008dd4:	2302      	movs	r3, #2
 8008dd6:	e0f6      	b.n	8008fc6 <HAL_I2C_Master_Transmit+0x21e>
 8008dd8:	68fb      	ldr	r3, [r7, #12]
 8008dda:	2201      	movs	r2, #1
 8008ddc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8008de0:	f7fa fe00 	bl	80039e4 <HAL_GetTick>
 8008de4:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8008de6:	693b      	ldr	r3, [r7, #16]
 8008de8:	9300      	str	r3, [sp, #0]
 8008dea:	2319      	movs	r3, #25
 8008dec:	2201      	movs	r2, #1
 8008dee:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8008df2:	68f8      	ldr	r0, [r7, #12]
 8008df4:	f000 fa0a 	bl	800920c <I2C_WaitOnFlagUntilTimeout>
 8008df8:	4603      	mov	r3, r0
 8008dfa:	2b00      	cmp	r3, #0
 8008dfc:	d001      	beq.n	8008e02 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8008dfe:	2301      	movs	r3, #1
 8008e00:	e0e1      	b.n	8008fc6 <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8008e02:	68fb      	ldr	r3, [r7, #12]
 8008e04:	2221      	movs	r2, #33	; 0x21
 8008e06:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8008e0a:	68fb      	ldr	r3, [r7, #12]
 8008e0c:	2210      	movs	r2, #16
 8008e0e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008e12:	68fb      	ldr	r3, [r7, #12]
 8008e14:	2200      	movs	r2, #0
 8008e16:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8008e18:	68fb      	ldr	r3, [r7, #12]
 8008e1a:	687a      	ldr	r2, [r7, #4]
 8008e1c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8008e1e:	68fb      	ldr	r3, [r7, #12]
 8008e20:	893a      	ldrh	r2, [r7, #8]
 8008e22:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8008e24:	68fb      	ldr	r3, [r7, #12]
 8008e26:	2200      	movs	r2, #0
 8008e28:	635a      	str	r2, [r3, #52]	; 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008e2a:	68fb      	ldr	r3, [r7, #12]
 8008e2c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008e2e:	b29b      	uxth	r3, r3
 8008e30:	2bff      	cmp	r3, #255	; 0xff
 8008e32:	d906      	bls.n	8008e42 <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8008e34:	68fb      	ldr	r3, [r7, #12]
 8008e36:	22ff      	movs	r2, #255	; 0xff
 8008e38:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_RELOAD_MODE;
 8008e3a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8008e3e:	617b      	str	r3, [r7, #20]
 8008e40:	e007      	b.n	8008e52 <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8008e42:	68fb      	ldr	r3, [r7, #12]
 8008e44:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008e46:	b29a      	uxth	r2, r3
 8008e48:	68fb      	ldr	r3, [r7, #12]
 8008e4a:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_AUTOEND_MODE;
 8008e4c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8008e50:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8008e52:	68fb      	ldr	r3, [r7, #12]
 8008e54:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008e56:	2b00      	cmp	r3, #0
 8008e58:	d024      	beq.n	8008ea4 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8008e5a:	68fb      	ldr	r3, [r7, #12]
 8008e5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e5e:	781a      	ldrb	r2, [r3, #0]
 8008e60:	68fb      	ldr	r3, [r7, #12]
 8008e62:	681b      	ldr	r3, [r3, #0]
 8008e64:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008e66:	68fb      	ldr	r3, [r7, #12]
 8008e68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e6a:	1c5a      	adds	r2, r3, #1
 8008e6c:	68fb      	ldr	r3, [r7, #12]
 8008e6e:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8008e70:	68fb      	ldr	r3, [r7, #12]
 8008e72:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008e74:	b29b      	uxth	r3, r3
 8008e76:	3b01      	subs	r3, #1
 8008e78:	b29a      	uxth	r2, r3
 8008e7a:	68fb      	ldr	r3, [r7, #12]
 8008e7c:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8008e7e:	68fb      	ldr	r3, [r7, #12]
 8008e80:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008e82:	3b01      	subs	r3, #1
 8008e84:	b29a      	uxth	r2, r3
 8008e86:	68fb      	ldr	r3, [r7, #12]
 8008e88:	851a      	strh	r2, [r3, #40]	; 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8008e8a:	68fb      	ldr	r3, [r7, #12]
 8008e8c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008e8e:	b2db      	uxtb	r3, r3
 8008e90:	3301      	adds	r3, #1
 8008e92:	b2da      	uxtb	r2, r3
 8008e94:	8979      	ldrh	r1, [r7, #10]
 8008e96:	4b4e      	ldr	r3, [pc, #312]	; (8008fd0 <HAL_I2C_Master_Transmit+0x228>)
 8008e98:	9300      	str	r3, [sp, #0]
 8008e9a:	697b      	ldr	r3, [r7, #20]
 8008e9c:	68f8      	ldr	r0, [r7, #12]
 8008e9e:	f000 fc05 	bl	80096ac <I2C_TransferConfig>
 8008ea2:	e066      	b.n	8008f72 <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8008ea4:	68fb      	ldr	r3, [r7, #12]
 8008ea6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008ea8:	b2da      	uxtb	r2, r3
 8008eaa:	8979      	ldrh	r1, [r7, #10]
 8008eac:	4b48      	ldr	r3, [pc, #288]	; (8008fd0 <HAL_I2C_Master_Transmit+0x228>)
 8008eae:	9300      	str	r3, [sp, #0]
 8008eb0:	697b      	ldr	r3, [r7, #20]
 8008eb2:	68f8      	ldr	r0, [r7, #12]
 8008eb4:	f000 fbfa 	bl	80096ac <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8008eb8:	e05b      	b.n	8008f72 <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008eba:	693a      	ldr	r2, [r7, #16]
 8008ebc:	6a39      	ldr	r1, [r7, #32]
 8008ebe:	68f8      	ldr	r0, [r7, #12]
 8008ec0:	f000 f9fd 	bl	80092be <I2C_WaitOnTXISFlagUntilTimeout>
 8008ec4:	4603      	mov	r3, r0
 8008ec6:	2b00      	cmp	r3, #0
 8008ec8:	d001      	beq.n	8008ece <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 8008eca:	2301      	movs	r3, #1
 8008ecc:	e07b      	b.n	8008fc6 <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8008ece:	68fb      	ldr	r3, [r7, #12]
 8008ed0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ed2:	781a      	ldrb	r2, [r3, #0]
 8008ed4:	68fb      	ldr	r3, [r7, #12]
 8008ed6:	681b      	ldr	r3, [r3, #0]
 8008ed8:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008eda:	68fb      	ldr	r3, [r7, #12]
 8008edc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ede:	1c5a      	adds	r2, r3, #1
 8008ee0:	68fb      	ldr	r3, [r7, #12]
 8008ee2:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8008ee4:	68fb      	ldr	r3, [r7, #12]
 8008ee6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008ee8:	b29b      	uxth	r3, r3
 8008eea:	3b01      	subs	r3, #1
 8008eec:	b29a      	uxth	r2, r3
 8008eee:	68fb      	ldr	r3, [r7, #12]
 8008ef0:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8008ef2:	68fb      	ldr	r3, [r7, #12]
 8008ef4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008ef6:	3b01      	subs	r3, #1
 8008ef8:	b29a      	uxth	r2, r3
 8008efa:	68fb      	ldr	r3, [r7, #12]
 8008efc:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8008efe:	68fb      	ldr	r3, [r7, #12]
 8008f00:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008f02:	b29b      	uxth	r3, r3
 8008f04:	2b00      	cmp	r3, #0
 8008f06:	d034      	beq.n	8008f72 <HAL_I2C_Master_Transmit+0x1ca>
 8008f08:	68fb      	ldr	r3, [r7, #12]
 8008f0a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008f0c:	2b00      	cmp	r3, #0
 8008f0e:	d130      	bne.n	8008f72 <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8008f10:	693b      	ldr	r3, [r7, #16]
 8008f12:	9300      	str	r3, [sp, #0]
 8008f14:	6a3b      	ldr	r3, [r7, #32]
 8008f16:	2200      	movs	r2, #0
 8008f18:	2180      	movs	r1, #128	; 0x80
 8008f1a:	68f8      	ldr	r0, [r7, #12]
 8008f1c:	f000 f976 	bl	800920c <I2C_WaitOnFlagUntilTimeout>
 8008f20:	4603      	mov	r3, r0
 8008f22:	2b00      	cmp	r3, #0
 8008f24:	d001      	beq.n	8008f2a <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 8008f26:	2301      	movs	r3, #1
 8008f28:	e04d      	b.n	8008fc6 <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008f2a:	68fb      	ldr	r3, [r7, #12]
 8008f2c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008f2e:	b29b      	uxth	r3, r3
 8008f30:	2bff      	cmp	r3, #255	; 0xff
 8008f32:	d90e      	bls.n	8008f52 <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8008f34:	68fb      	ldr	r3, [r7, #12]
 8008f36:	22ff      	movs	r2, #255	; 0xff
 8008f38:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8008f3a:	68fb      	ldr	r3, [r7, #12]
 8008f3c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008f3e:	b2da      	uxtb	r2, r3
 8008f40:	8979      	ldrh	r1, [r7, #10]
 8008f42:	2300      	movs	r3, #0
 8008f44:	9300      	str	r3, [sp, #0]
 8008f46:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8008f4a:	68f8      	ldr	r0, [r7, #12]
 8008f4c:	f000 fbae 	bl	80096ac <I2C_TransferConfig>
 8008f50:	e00f      	b.n	8008f72 <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8008f52:	68fb      	ldr	r3, [r7, #12]
 8008f54:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008f56:	b29a      	uxth	r2, r3
 8008f58:	68fb      	ldr	r3, [r7, #12]
 8008f5a:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8008f5c:	68fb      	ldr	r3, [r7, #12]
 8008f5e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008f60:	b2da      	uxtb	r2, r3
 8008f62:	8979      	ldrh	r1, [r7, #10]
 8008f64:	2300      	movs	r3, #0
 8008f66:	9300      	str	r3, [sp, #0]
 8008f68:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8008f6c:	68f8      	ldr	r0, [r7, #12]
 8008f6e:	f000 fb9d 	bl	80096ac <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8008f72:	68fb      	ldr	r3, [r7, #12]
 8008f74:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008f76:	b29b      	uxth	r3, r3
 8008f78:	2b00      	cmp	r3, #0
 8008f7a:	d19e      	bne.n	8008eba <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008f7c:	693a      	ldr	r2, [r7, #16]
 8008f7e:	6a39      	ldr	r1, [r7, #32]
 8008f80:	68f8      	ldr	r0, [r7, #12]
 8008f82:	f000 f9e3 	bl	800934c <I2C_WaitOnSTOPFlagUntilTimeout>
 8008f86:	4603      	mov	r3, r0
 8008f88:	2b00      	cmp	r3, #0
 8008f8a:	d001      	beq.n	8008f90 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 8008f8c:	2301      	movs	r3, #1
 8008f8e:	e01a      	b.n	8008fc6 <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008f90:	68fb      	ldr	r3, [r7, #12]
 8008f92:	681b      	ldr	r3, [r3, #0]
 8008f94:	2220      	movs	r2, #32
 8008f96:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8008f98:	68fb      	ldr	r3, [r7, #12]
 8008f9a:	681b      	ldr	r3, [r3, #0]
 8008f9c:	6859      	ldr	r1, [r3, #4]
 8008f9e:	68fb      	ldr	r3, [r7, #12]
 8008fa0:	681a      	ldr	r2, [r3, #0]
 8008fa2:	4b0c      	ldr	r3, [pc, #48]	; (8008fd4 <HAL_I2C_Master_Transmit+0x22c>)
 8008fa4:	400b      	ands	r3, r1
 8008fa6:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8008fa8:	68fb      	ldr	r3, [r7, #12]
 8008faa:	2220      	movs	r2, #32
 8008fac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8008fb0:	68fb      	ldr	r3, [r7, #12]
 8008fb2:	2200      	movs	r2, #0
 8008fb4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008fb8:	68fb      	ldr	r3, [r7, #12]
 8008fba:	2200      	movs	r2, #0
 8008fbc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8008fc0:	2300      	movs	r3, #0
 8008fc2:	e000      	b.n	8008fc6 <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 8008fc4:	2302      	movs	r3, #2
  }
}
 8008fc6:	4618      	mov	r0, r3
 8008fc8:	3718      	adds	r7, #24
 8008fca:	46bd      	mov	sp, r7
 8008fcc:	bd80      	pop	{r7, pc}
 8008fce:	bf00      	nop
 8008fd0:	80002000 	.word	0x80002000
 8008fd4:	fe00e800 	.word	0xfe00e800

08008fd8 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8008fd8:	b580      	push	{r7, lr}
 8008fda:	b088      	sub	sp, #32
 8008fdc:	af02      	add	r7, sp, #8
 8008fde:	60f8      	str	r0, [r7, #12]
 8008fe0:	607a      	str	r2, [r7, #4]
 8008fe2:	461a      	mov	r2, r3
 8008fe4:	460b      	mov	r3, r1
 8008fe6:	817b      	strh	r3, [r7, #10]
 8008fe8:	4613      	mov	r3, r2
 8008fea:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008fec:	68fb      	ldr	r3, [r7, #12]
 8008fee:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008ff2:	b2db      	uxtb	r3, r3
 8008ff4:	2b20      	cmp	r3, #32
 8008ff6:	f040 80db 	bne.w	80091b0 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008ffa:	68fb      	ldr	r3, [r7, #12]
 8008ffc:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8009000:	2b01      	cmp	r3, #1
 8009002:	d101      	bne.n	8009008 <HAL_I2C_Master_Receive+0x30>
 8009004:	2302      	movs	r3, #2
 8009006:	e0d4      	b.n	80091b2 <HAL_I2C_Master_Receive+0x1da>
 8009008:	68fb      	ldr	r3, [r7, #12]
 800900a:	2201      	movs	r2, #1
 800900c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8009010:	f7fa fce8 	bl	80039e4 <HAL_GetTick>
 8009014:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8009016:	697b      	ldr	r3, [r7, #20]
 8009018:	9300      	str	r3, [sp, #0]
 800901a:	2319      	movs	r3, #25
 800901c:	2201      	movs	r2, #1
 800901e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8009022:	68f8      	ldr	r0, [r7, #12]
 8009024:	f000 f8f2 	bl	800920c <I2C_WaitOnFlagUntilTimeout>
 8009028:	4603      	mov	r3, r0
 800902a:	2b00      	cmp	r3, #0
 800902c:	d001      	beq.n	8009032 <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 800902e:	2301      	movs	r3, #1
 8009030:	e0bf      	b.n	80091b2 <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8009032:	68fb      	ldr	r3, [r7, #12]
 8009034:	2222      	movs	r2, #34	; 0x22
 8009036:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800903a:	68fb      	ldr	r3, [r7, #12]
 800903c:	2210      	movs	r2, #16
 800903e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009042:	68fb      	ldr	r3, [r7, #12]
 8009044:	2200      	movs	r2, #0
 8009046:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8009048:	68fb      	ldr	r3, [r7, #12]
 800904a:	687a      	ldr	r2, [r7, #4]
 800904c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800904e:	68fb      	ldr	r3, [r7, #12]
 8009050:	893a      	ldrh	r2, [r7, #8]
 8009052:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8009054:	68fb      	ldr	r3, [r7, #12]
 8009056:	2200      	movs	r2, #0
 8009058:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800905a:	68fb      	ldr	r3, [r7, #12]
 800905c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800905e:	b29b      	uxth	r3, r3
 8009060:	2bff      	cmp	r3, #255	; 0xff
 8009062:	d90e      	bls.n	8009082 <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8009064:	68fb      	ldr	r3, [r7, #12]
 8009066:	22ff      	movs	r2, #255	; 0xff
 8009068:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800906a:	68fb      	ldr	r3, [r7, #12]
 800906c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800906e:	b2da      	uxtb	r2, r3
 8009070:	8979      	ldrh	r1, [r7, #10]
 8009072:	4b52      	ldr	r3, [pc, #328]	; (80091bc <HAL_I2C_Master_Receive+0x1e4>)
 8009074:	9300      	str	r3, [sp, #0]
 8009076:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800907a:	68f8      	ldr	r0, [r7, #12]
 800907c:	f000 fb16 	bl	80096ac <I2C_TransferConfig>
 8009080:	e06d      	b.n	800915e <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8009082:	68fb      	ldr	r3, [r7, #12]
 8009084:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009086:	b29a      	uxth	r2, r3
 8009088:	68fb      	ldr	r3, [r7, #12]
 800908a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800908c:	68fb      	ldr	r3, [r7, #12]
 800908e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009090:	b2da      	uxtb	r2, r3
 8009092:	8979      	ldrh	r1, [r7, #10]
 8009094:	4b49      	ldr	r3, [pc, #292]	; (80091bc <HAL_I2C_Master_Receive+0x1e4>)
 8009096:	9300      	str	r3, [sp, #0]
 8009098:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800909c:	68f8      	ldr	r0, [r7, #12]
 800909e:	f000 fb05 	bl	80096ac <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 80090a2:	e05c      	b.n	800915e <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80090a4:	697a      	ldr	r2, [r7, #20]
 80090a6:	6a39      	ldr	r1, [r7, #32]
 80090a8:	68f8      	ldr	r0, [r7, #12]
 80090aa:	f000 f993 	bl	80093d4 <I2C_WaitOnRXNEFlagUntilTimeout>
 80090ae:	4603      	mov	r3, r0
 80090b0:	2b00      	cmp	r3, #0
 80090b2:	d001      	beq.n	80090b8 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 80090b4:	2301      	movs	r3, #1
 80090b6:	e07c      	b.n	80091b2 <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80090b8:	68fb      	ldr	r3, [r7, #12]
 80090ba:	681b      	ldr	r3, [r3, #0]
 80090bc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80090be:	68fb      	ldr	r3, [r7, #12]
 80090c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80090c2:	b2d2      	uxtb	r2, r2
 80090c4:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80090c6:	68fb      	ldr	r3, [r7, #12]
 80090c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80090ca:	1c5a      	adds	r2, r3, #1
 80090cc:	68fb      	ldr	r3, [r7, #12]
 80090ce:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80090d0:	68fb      	ldr	r3, [r7, #12]
 80090d2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80090d4:	3b01      	subs	r3, #1
 80090d6:	b29a      	uxth	r2, r3
 80090d8:	68fb      	ldr	r3, [r7, #12]
 80090da:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80090dc:	68fb      	ldr	r3, [r7, #12]
 80090de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80090e0:	b29b      	uxth	r3, r3
 80090e2:	3b01      	subs	r3, #1
 80090e4:	b29a      	uxth	r2, r3
 80090e6:	68fb      	ldr	r3, [r7, #12]
 80090e8:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80090ea:	68fb      	ldr	r3, [r7, #12]
 80090ec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80090ee:	b29b      	uxth	r3, r3
 80090f0:	2b00      	cmp	r3, #0
 80090f2:	d034      	beq.n	800915e <HAL_I2C_Master_Receive+0x186>
 80090f4:	68fb      	ldr	r3, [r7, #12]
 80090f6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80090f8:	2b00      	cmp	r3, #0
 80090fa:	d130      	bne.n	800915e <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80090fc:	697b      	ldr	r3, [r7, #20]
 80090fe:	9300      	str	r3, [sp, #0]
 8009100:	6a3b      	ldr	r3, [r7, #32]
 8009102:	2200      	movs	r2, #0
 8009104:	2180      	movs	r1, #128	; 0x80
 8009106:	68f8      	ldr	r0, [r7, #12]
 8009108:	f000 f880 	bl	800920c <I2C_WaitOnFlagUntilTimeout>
 800910c:	4603      	mov	r3, r0
 800910e:	2b00      	cmp	r3, #0
 8009110:	d001      	beq.n	8009116 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8009112:	2301      	movs	r3, #1
 8009114:	e04d      	b.n	80091b2 <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009116:	68fb      	ldr	r3, [r7, #12]
 8009118:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800911a:	b29b      	uxth	r3, r3
 800911c:	2bff      	cmp	r3, #255	; 0xff
 800911e:	d90e      	bls.n	800913e <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8009120:	68fb      	ldr	r3, [r7, #12]
 8009122:	22ff      	movs	r2, #255	; 0xff
 8009124:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8009126:	68fb      	ldr	r3, [r7, #12]
 8009128:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800912a:	b2da      	uxtb	r2, r3
 800912c:	8979      	ldrh	r1, [r7, #10]
 800912e:	2300      	movs	r3, #0
 8009130:	9300      	str	r3, [sp, #0]
 8009132:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8009136:	68f8      	ldr	r0, [r7, #12]
 8009138:	f000 fab8 	bl	80096ac <I2C_TransferConfig>
 800913c:	e00f      	b.n	800915e <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800913e:	68fb      	ldr	r3, [r7, #12]
 8009140:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009142:	b29a      	uxth	r2, r3
 8009144:	68fb      	ldr	r3, [r7, #12]
 8009146:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8009148:	68fb      	ldr	r3, [r7, #12]
 800914a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800914c:	b2da      	uxtb	r2, r3
 800914e:	8979      	ldrh	r1, [r7, #10]
 8009150:	2300      	movs	r3, #0
 8009152:	9300      	str	r3, [sp, #0]
 8009154:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8009158:	68f8      	ldr	r0, [r7, #12]
 800915a:	f000 faa7 	bl	80096ac <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800915e:	68fb      	ldr	r3, [r7, #12]
 8009160:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009162:	b29b      	uxth	r3, r3
 8009164:	2b00      	cmp	r3, #0
 8009166:	d19d      	bne.n	80090a4 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009168:	697a      	ldr	r2, [r7, #20]
 800916a:	6a39      	ldr	r1, [r7, #32]
 800916c:	68f8      	ldr	r0, [r7, #12]
 800916e:	f000 f8ed 	bl	800934c <I2C_WaitOnSTOPFlagUntilTimeout>
 8009172:	4603      	mov	r3, r0
 8009174:	2b00      	cmp	r3, #0
 8009176:	d001      	beq.n	800917c <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8009178:	2301      	movs	r3, #1
 800917a:	e01a      	b.n	80091b2 <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800917c:	68fb      	ldr	r3, [r7, #12]
 800917e:	681b      	ldr	r3, [r3, #0]
 8009180:	2220      	movs	r2, #32
 8009182:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8009184:	68fb      	ldr	r3, [r7, #12]
 8009186:	681b      	ldr	r3, [r3, #0]
 8009188:	6859      	ldr	r1, [r3, #4]
 800918a:	68fb      	ldr	r3, [r7, #12]
 800918c:	681a      	ldr	r2, [r3, #0]
 800918e:	4b0c      	ldr	r3, [pc, #48]	; (80091c0 <HAL_I2C_Master_Receive+0x1e8>)
 8009190:	400b      	ands	r3, r1
 8009192:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8009194:	68fb      	ldr	r3, [r7, #12]
 8009196:	2220      	movs	r2, #32
 8009198:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800919c:	68fb      	ldr	r3, [r7, #12]
 800919e:	2200      	movs	r2, #0
 80091a0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80091a4:	68fb      	ldr	r3, [r7, #12]
 80091a6:	2200      	movs	r2, #0
 80091a8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80091ac:	2300      	movs	r3, #0
 80091ae:	e000      	b.n	80091b2 <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 80091b0:	2302      	movs	r3, #2
  }
}
 80091b2:	4618      	mov	r0, r3
 80091b4:	3718      	adds	r7, #24
 80091b6:	46bd      	mov	sp, r7
 80091b8:	bd80      	pop	{r7, pc}
 80091ba:	bf00      	nop
 80091bc:	80002400 	.word	0x80002400
 80091c0:	fe00e800 	.word	0xfe00e800

080091c4 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80091c4:	b480      	push	{r7}
 80091c6:	b083      	sub	sp, #12
 80091c8:	af00      	add	r7, sp, #0
 80091ca:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	681b      	ldr	r3, [r3, #0]
 80091d0:	699b      	ldr	r3, [r3, #24]
 80091d2:	f003 0302 	and.w	r3, r3, #2
 80091d6:	2b02      	cmp	r3, #2
 80091d8:	d103      	bne.n	80091e2 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	681b      	ldr	r3, [r3, #0]
 80091de:	2200      	movs	r2, #0
 80091e0:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	681b      	ldr	r3, [r3, #0]
 80091e6:	699b      	ldr	r3, [r3, #24]
 80091e8:	f003 0301 	and.w	r3, r3, #1
 80091ec:	2b01      	cmp	r3, #1
 80091ee:	d007      	beq.n	8009200 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	681b      	ldr	r3, [r3, #0]
 80091f4:	699a      	ldr	r2, [r3, #24]
 80091f6:	687b      	ldr	r3, [r7, #4]
 80091f8:	681b      	ldr	r3, [r3, #0]
 80091fa:	f042 0201 	orr.w	r2, r2, #1
 80091fe:	619a      	str	r2, [r3, #24]
  }
}
 8009200:	bf00      	nop
 8009202:	370c      	adds	r7, #12
 8009204:	46bd      	mov	sp, r7
 8009206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800920a:	4770      	bx	lr

0800920c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800920c:	b580      	push	{r7, lr}
 800920e:	b084      	sub	sp, #16
 8009210:	af00      	add	r7, sp, #0
 8009212:	60f8      	str	r0, [r7, #12]
 8009214:	60b9      	str	r1, [r7, #8]
 8009216:	603b      	str	r3, [r7, #0]
 8009218:	4613      	mov	r3, r2
 800921a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800921c:	e03b      	b.n	8009296 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800921e:	69ba      	ldr	r2, [r7, #24]
 8009220:	6839      	ldr	r1, [r7, #0]
 8009222:	68f8      	ldr	r0, [r7, #12]
 8009224:	f000 f962 	bl	80094ec <I2C_IsErrorOccurred>
 8009228:	4603      	mov	r3, r0
 800922a:	2b00      	cmp	r3, #0
 800922c:	d001      	beq.n	8009232 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800922e:	2301      	movs	r3, #1
 8009230:	e041      	b.n	80092b6 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009232:	683b      	ldr	r3, [r7, #0]
 8009234:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009238:	d02d      	beq.n	8009296 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800923a:	f7fa fbd3 	bl	80039e4 <HAL_GetTick>
 800923e:	4602      	mov	r2, r0
 8009240:	69bb      	ldr	r3, [r7, #24]
 8009242:	1ad3      	subs	r3, r2, r3
 8009244:	683a      	ldr	r2, [r7, #0]
 8009246:	429a      	cmp	r2, r3
 8009248:	d302      	bcc.n	8009250 <I2C_WaitOnFlagUntilTimeout+0x44>
 800924a:	683b      	ldr	r3, [r7, #0]
 800924c:	2b00      	cmp	r3, #0
 800924e:	d122      	bne.n	8009296 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8009250:	68fb      	ldr	r3, [r7, #12]
 8009252:	681b      	ldr	r3, [r3, #0]
 8009254:	699a      	ldr	r2, [r3, #24]
 8009256:	68bb      	ldr	r3, [r7, #8]
 8009258:	4013      	ands	r3, r2
 800925a:	68ba      	ldr	r2, [r7, #8]
 800925c:	429a      	cmp	r2, r3
 800925e:	bf0c      	ite	eq
 8009260:	2301      	moveq	r3, #1
 8009262:	2300      	movne	r3, #0
 8009264:	b2db      	uxtb	r3, r3
 8009266:	461a      	mov	r2, r3
 8009268:	79fb      	ldrb	r3, [r7, #7]
 800926a:	429a      	cmp	r2, r3
 800926c:	d113      	bne.n	8009296 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800926e:	68fb      	ldr	r3, [r7, #12]
 8009270:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009272:	f043 0220 	orr.w	r2, r3, #32
 8009276:	68fb      	ldr	r3, [r7, #12]
 8009278:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800927a:	68fb      	ldr	r3, [r7, #12]
 800927c:	2220      	movs	r2, #32
 800927e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8009282:	68fb      	ldr	r3, [r7, #12]
 8009284:	2200      	movs	r2, #0
 8009286:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800928a:	68fb      	ldr	r3, [r7, #12]
 800928c:	2200      	movs	r2, #0
 800928e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
          return HAL_ERROR;
 8009292:	2301      	movs	r3, #1
 8009294:	e00f      	b.n	80092b6 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8009296:	68fb      	ldr	r3, [r7, #12]
 8009298:	681b      	ldr	r3, [r3, #0]
 800929a:	699a      	ldr	r2, [r3, #24]
 800929c:	68bb      	ldr	r3, [r7, #8]
 800929e:	4013      	ands	r3, r2
 80092a0:	68ba      	ldr	r2, [r7, #8]
 80092a2:	429a      	cmp	r2, r3
 80092a4:	bf0c      	ite	eq
 80092a6:	2301      	moveq	r3, #1
 80092a8:	2300      	movne	r3, #0
 80092aa:	b2db      	uxtb	r3, r3
 80092ac:	461a      	mov	r2, r3
 80092ae:	79fb      	ldrb	r3, [r7, #7]
 80092b0:	429a      	cmp	r2, r3
 80092b2:	d0b4      	beq.n	800921e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80092b4:	2300      	movs	r3, #0
}
 80092b6:	4618      	mov	r0, r3
 80092b8:	3710      	adds	r7, #16
 80092ba:	46bd      	mov	sp, r7
 80092bc:	bd80      	pop	{r7, pc}

080092be <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80092be:	b580      	push	{r7, lr}
 80092c0:	b084      	sub	sp, #16
 80092c2:	af00      	add	r7, sp, #0
 80092c4:	60f8      	str	r0, [r7, #12]
 80092c6:	60b9      	str	r1, [r7, #8]
 80092c8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80092ca:	e033      	b.n	8009334 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80092cc:	687a      	ldr	r2, [r7, #4]
 80092ce:	68b9      	ldr	r1, [r7, #8]
 80092d0:	68f8      	ldr	r0, [r7, #12]
 80092d2:	f000 f90b 	bl	80094ec <I2C_IsErrorOccurred>
 80092d6:	4603      	mov	r3, r0
 80092d8:	2b00      	cmp	r3, #0
 80092da:	d001      	beq.n	80092e0 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80092dc:	2301      	movs	r3, #1
 80092de:	e031      	b.n	8009344 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80092e0:	68bb      	ldr	r3, [r7, #8]
 80092e2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80092e6:	d025      	beq.n	8009334 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80092e8:	f7fa fb7c 	bl	80039e4 <HAL_GetTick>
 80092ec:	4602      	mov	r2, r0
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	1ad3      	subs	r3, r2, r3
 80092f2:	68ba      	ldr	r2, [r7, #8]
 80092f4:	429a      	cmp	r2, r3
 80092f6:	d302      	bcc.n	80092fe <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80092f8:	68bb      	ldr	r3, [r7, #8]
 80092fa:	2b00      	cmp	r3, #0
 80092fc:	d11a      	bne.n	8009334 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80092fe:	68fb      	ldr	r3, [r7, #12]
 8009300:	681b      	ldr	r3, [r3, #0]
 8009302:	699b      	ldr	r3, [r3, #24]
 8009304:	f003 0302 	and.w	r3, r3, #2
 8009308:	2b02      	cmp	r3, #2
 800930a:	d013      	beq.n	8009334 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800930c:	68fb      	ldr	r3, [r7, #12]
 800930e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009310:	f043 0220 	orr.w	r2, r3, #32
 8009314:	68fb      	ldr	r3, [r7, #12]
 8009316:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8009318:	68fb      	ldr	r3, [r7, #12]
 800931a:	2220      	movs	r2, #32
 800931c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8009320:	68fb      	ldr	r3, [r7, #12]
 8009322:	2200      	movs	r2, #0
 8009324:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8009328:	68fb      	ldr	r3, [r7, #12]
 800932a:	2200      	movs	r2, #0
 800932c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8009330:	2301      	movs	r3, #1
 8009332:	e007      	b.n	8009344 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8009334:	68fb      	ldr	r3, [r7, #12]
 8009336:	681b      	ldr	r3, [r3, #0]
 8009338:	699b      	ldr	r3, [r3, #24]
 800933a:	f003 0302 	and.w	r3, r3, #2
 800933e:	2b02      	cmp	r3, #2
 8009340:	d1c4      	bne.n	80092cc <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8009342:	2300      	movs	r3, #0
}
 8009344:	4618      	mov	r0, r3
 8009346:	3710      	adds	r7, #16
 8009348:	46bd      	mov	sp, r7
 800934a:	bd80      	pop	{r7, pc}

0800934c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800934c:	b580      	push	{r7, lr}
 800934e:	b084      	sub	sp, #16
 8009350:	af00      	add	r7, sp, #0
 8009352:	60f8      	str	r0, [r7, #12]
 8009354:	60b9      	str	r1, [r7, #8]
 8009356:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8009358:	e02f      	b.n	80093ba <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800935a:	687a      	ldr	r2, [r7, #4]
 800935c:	68b9      	ldr	r1, [r7, #8]
 800935e:	68f8      	ldr	r0, [r7, #12]
 8009360:	f000 f8c4 	bl	80094ec <I2C_IsErrorOccurred>
 8009364:	4603      	mov	r3, r0
 8009366:	2b00      	cmp	r3, #0
 8009368:	d001      	beq.n	800936e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800936a:	2301      	movs	r3, #1
 800936c:	e02d      	b.n	80093ca <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800936e:	f7fa fb39 	bl	80039e4 <HAL_GetTick>
 8009372:	4602      	mov	r2, r0
 8009374:	687b      	ldr	r3, [r7, #4]
 8009376:	1ad3      	subs	r3, r2, r3
 8009378:	68ba      	ldr	r2, [r7, #8]
 800937a:	429a      	cmp	r2, r3
 800937c:	d302      	bcc.n	8009384 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800937e:	68bb      	ldr	r3, [r7, #8]
 8009380:	2b00      	cmp	r3, #0
 8009382:	d11a      	bne.n	80093ba <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8009384:	68fb      	ldr	r3, [r7, #12]
 8009386:	681b      	ldr	r3, [r3, #0]
 8009388:	699b      	ldr	r3, [r3, #24]
 800938a:	f003 0320 	and.w	r3, r3, #32
 800938e:	2b20      	cmp	r3, #32
 8009390:	d013      	beq.n	80093ba <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009392:	68fb      	ldr	r3, [r7, #12]
 8009394:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009396:	f043 0220 	orr.w	r2, r3, #32
 800939a:	68fb      	ldr	r3, [r7, #12]
 800939c:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800939e:	68fb      	ldr	r3, [r7, #12]
 80093a0:	2220      	movs	r2, #32
 80093a2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80093a6:	68fb      	ldr	r3, [r7, #12]
 80093a8:	2200      	movs	r2, #0
 80093aa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80093ae:	68fb      	ldr	r3, [r7, #12]
 80093b0:	2200      	movs	r2, #0
 80093b2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 80093b6:	2301      	movs	r3, #1
 80093b8:	e007      	b.n	80093ca <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80093ba:	68fb      	ldr	r3, [r7, #12]
 80093bc:	681b      	ldr	r3, [r3, #0]
 80093be:	699b      	ldr	r3, [r3, #24]
 80093c0:	f003 0320 	and.w	r3, r3, #32
 80093c4:	2b20      	cmp	r3, #32
 80093c6:	d1c8      	bne.n	800935a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80093c8:	2300      	movs	r3, #0
}
 80093ca:	4618      	mov	r0, r3
 80093cc:	3710      	adds	r7, #16
 80093ce:	46bd      	mov	sp, r7
 80093d0:	bd80      	pop	{r7, pc}
	...

080093d4 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80093d4:	b580      	push	{r7, lr}
 80093d6:	b086      	sub	sp, #24
 80093d8:	af00      	add	r7, sp, #0
 80093da:	60f8      	str	r0, [r7, #12]
 80093dc:	60b9      	str	r1, [r7, #8]
 80093de:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80093e0:	2300      	movs	r3, #0
 80093e2:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 80093e4:	e071      	b.n	80094ca <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80093e6:	687a      	ldr	r2, [r7, #4]
 80093e8:	68b9      	ldr	r1, [r7, #8]
 80093ea:	68f8      	ldr	r0, [r7, #12]
 80093ec:	f000 f87e 	bl	80094ec <I2C_IsErrorOccurred>
 80093f0:	4603      	mov	r3, r0
 80093f2:	2b00      	cmp	r3, #0
 80093f4:	d001      	beq.n	80093fa <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 80093f6:	2301      	movs	r3, #1
 80093f8:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 80093fa:	68fb      	ldr	r3, [r7, #12]
 80093fc:	681b      	ldr	r3, [r3, #0]
 80093fe:	699b      	ldr	r3, [r3, #24]
 8009400:	f003 0320 	and.w	r3, r3, #32
 8009404:	2b20      	cmp	r3, #32
 8009406:	d13b      	bne.n	8009480 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 8009408:	7dfb      	ldrb	r3, [r7, #23]
 800940a:	2b00      	cmp	r3, #0
 800940c:	d138      	bne.n	8009480 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 800940e:	68fb      	ldr	r3, [r7, #12]
 8009410:	681b      	ldr	r3, [r3, #0]
 8009412:	699b      	ldr	r3, [r3, #24]
 8009414:	f003 0304 	and.w	r3, r3, #4
 8009418:	2b04      	cmp	r3, #4
 800941a:	d105      	bne.n	8009428 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 800941c:	68fb      	ldr	r3, [r7, #12]
 800941e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009420:	2b00      	cmp	r3, #0
 8009422:	d001      	beq.n	8009428 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 8009424:	2300      	movs	r3, #0
 8009426:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8009428:	68fb      	ldr	r3, [r7, #12]
 800942a:	681b      	ldr	r3, [r3, #0]
 800942c:	699b      	ldr	r3, [r3, #24]
 800942e:	f003 0310 	and.w	r3, r3, #16
 8009432:	2b10      	cmp	r3, #16
 8009434:	d121      	bne.n	800947a <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009436:	68fb      	ldr	r3, [r7, #12]
 8009438:	681b      	ldr	r3, [r3, #0]
 800943a:	2210      	movs	r2, #16
 800943c:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 800943e:	68fb      	ldr	r3, [r7, #12]
 8009440:	2204      	movs	r2, #4
 8009442:	645a      	str	r2, [r3, #68]	; 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009444:	68fb      	ldr	r3, [r7, #12]
 8009446:	681b      	ldr	r3, [r3, #0]
 8009448:	2220      	movs	r2, #32
 800944a:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 800944c:	68fb      	ldr	r3, [r7, #12]
 800944e:	681b      	ldr	r3, [r3, #0]
 8009450:	6859      	ldr	r1, [r3, #4]
 8009452:	68fb      	ldr	r3, [r7, #12]
 8009454:	681a      	ldr	r2, [r3, #0]
 8009456:	4b24      	ldr	r3, [pc, #144]	; (80094e8 <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 8009458:	400b      	ands	r3, r1
 800945a:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 800945c:	68fb      	ldr	r3, [r7, #12]
 800945e:	2220      	movs	r2, #32
 8009460:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8009464:	68fb      	ldr	r3, [r7, #12]
 8009466:	2200      	movs	r2, #0
 8009468:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800946c:	68fb      	ldr	r3, [r7, #12]
 800946e:	2200      	movs	r2, #0
 8009470:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        status = HAL_ERROR;
 8009474:	2301      	movs	r3, #1
 8009476:	75fb      	strb	r3, [r7, #23]
 8009478:	e002      	b.n	8009480 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800947a:	68fb      	ldr	r3, [r7, #12]
 800947c:	2200      	movs	r2, #0
 800947e:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 8009480:	f7fa fab0 	bl	80039e4 <HAL_GetTick>
 8009484:	4602      	mov	r2, r0
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	1ad3      	subs	r3, r2, r3
 800948a:	68ba      	ldr	r2, [r7, #8]
 800948c:	429a      	cmp	r2, r3
 800948e:	d302      	bcc.n	8009496 <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 8009490:	68bb      	ldr	r3, [r7, #8]
 8009492:	2b00      	cmp	r3, #0
 8009494:	d119      	bne.n	80094ca <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 8009496:	7dfb      	ldrb	r3, [r7, #23]
 8009498:	2b00      	cmp	r3, #0
 800949a:	d116      	bne.n	80094ca <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800949c:	68fb      	ldr	r3, [r7, #12]
 800949e:	681b      	ldr	r3, [r3, #0]
 80094a0:	699b      	ldr	r3, [r3, #24]
 80094a2:	f003 0304 	and.w	r3, r3, #4
 80094a6:	2b04      	cmp	r3, #4
 80094a8:	d00f      	beq.n	80094ca <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80094aa:	68fb      	ldr	r3, [r7, #12]
 80094ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80094ae:	f043 0220 	orr.w	r2, r3, #32
 80094b2:	68fb      	ldr	r3, [r7, #12]
 80094b4:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80094b6:	68fb      	ldr	r3, [r7, #12]
 80094b8:	2220      	movs	r2, #32
 80094ba:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80094be:	68fb      	ldr	r3, [r7, #12]
 80094c0:	2200      	movs	r2, #0
 80094c2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        status = HAL_ERROR;
 80094c6:	2301      	movs	r3, #1
 80094c8:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 80094ca:	68fb      	ldr	r3, [r7, #12]
 80094cc:	681b      	ldr	r3, [r3, #0]
 80094ce:	699b      	ldr	r3, [r3, #24]
 80094d0:	f003 0304 	and.w	r3, r3, #4
 80094d4:	2b04      	cmp	r3, #4
 80094d6:	d002      	beq.n	80094de <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 80094d8:	7dfb      	ldrb	r3, [r7, #23]
 80094da:	2b00      	cmp	r3, #0
 80094dc:	d083      	beq.n	80093e6 <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 80094de:	7dfb      	ldrb	r3, [r7, #23]
}
 80094e0:	4618      	mov	r0, r3
 80094e2:	3718      	adds	r7, #24
 80094e4:	46bd      	mov	sp, r7
 80094e6:	bd80      	pop	{r7, pc}
 80094e8:	fe00e800 	.word	0xfe00e800

080094ec <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80094ec:	b580      	push	{r7, lr}
 80094ee:	b08a      	sub	sp, #40	; 0x28
 80094f0:	af00      	add	r7, sp, #0
 80094f2:	60f8      	str	r0, [r7, #12]
 80094f4:	60b9      	str	r1, [r7, #8]
 80094f6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80094f8:	2300      	movs	r3, #0
 80094fa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80094fe:	68fb      	ldr	r3, [r7, #12]
 8009500:	681b      	ldr	r3, [r3, #0]
 8009502:	699b      	ldr	r3, [r3, #24]
 8009504:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8009506:	2300      	movs	r3, #0
 8009508:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800950e:	69bb      	ldr	r3, [r7, #24]
 8009510:	f003 0310 	and.w	r3, r3, #16
 8009514:	2b00      	cmp	r3, #0
 8009516:	d068      	beq.n	80095ea <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009518:	68fb      	ldr	r3, [r7, #12]
 800951a:	681b      	ldr	r3, [r3, #0]
 800951c:	2210      	movs	r2, #16
 800951e:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8009520:	e049      	b.n	80095b6 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8009522:	68bb      	ldr	r3, [r7, #8]
 8009524:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009528:	d045      	beq.n	80095b6 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800952a:	f7fa fa5b 	bl	80039e4 <HAL_GetTick>
 800952e:	4602      	mov	r2, r0
 8009530:	69fb      	ldr	r3, [r7, #28]
 8009532:	1ad3      	subs	r3, r2, r3
 8009534:	68ba      	ldr	r2, [r7, #8]
 8009536:	429a      	cmp	r2, r3
 8009538:	d302      	bcc.n	8009540 <I2C_IsErrorOccurred+0x54>
 800953a:	68bb      	ldr	r3, [r7, #8]
 800953c:	2b00      	cmp	r3, #0
 800953e:	d13a      	bne.n	80095b6 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8009540:	68fb      	ldr	r3, [r7, #12]
 8009542:	681b      	ldr	r3, [r3, #0]
 8009544:	685b      	ldr	r3, [r3, #4]
 8009546:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800954a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800954c:	68fb      	ldr	r3, [r7, #12]
 800954e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8009552:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8009554:	68fb      	ldr	r3, [r7, #12]
 8009556:	681b      	ldr	r3, [r3, #0]
 8009558:	699b      	ldr	r3, [r3, #24]
 800955a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800955e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009562:	d121      	bne.n	80095a8 <I2C_IsErrorOccurred+0xbc>
 8009564:	697b      	ldr	r3, [r7, #20]
 8009566:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800956a:	d01d      	beq.n	80095a8 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 800956c:	7cfb      	ldrb	r3, [r7, #19]
 800956e:	2b20      	cmp	r3, #32
 8009570:	d01a      	beq.n	80095a8 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8009572:	68fb      	ldr	r3, [r7, #12]
 8009574:	681b      	ldr	r3, [r3, #0]
 8009576:	685a      	ldr	r2, [r3, #4]
 8009578:	68fb      	ldr	r3, [r7, #12]
 800957a:	681b      	ldr	r3, [r3, #0]
 800957c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8009580:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8009582:	f7fa fa2f 	bl	80039e4 <HAL_GetTick>
 8009586:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8009588:	e00e      	b.n	80095a8 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800958a:	f7fa fa2b 	bl	80039e4 <HAL_GetTick>
 800958e:	4602      	mov	r2, r0
 8009590:	69fb      	ldr	r3, [r7, #28]
 8009592:	1ad3      	subs	r3, r2, r3
 8009594:	2b19      	cmp	r3, #25
 8009596:	d907      	bls.n	80095a8 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8009598:	6a3b      	ldr	r3, [r7, #32]
 800959a:	f043 0320 	orr.w	r3, r3, #32
 800959e:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80095a0:	2301      	movs	r3, #1
 80095a2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 80095a6:	e006      	b.n	80095b6 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80095a8:	68fb      	ldr	r3, [r7, #12]
 80095aa:	681b      	ldr	r3, [r3, #0]
 80095ac:	699b      	ldr	r3, [r3, #24]
 80095ae:	f003 0320 	and.w	r3, r3, #32
 80095b2:	2b20      	cmp	r3, #32
 80095b4:	d1e9      	bne.n	800958a <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80095b6:	68fb      	ldr	r3, [r7, #12]
 80095b8:	681b      	ldr	r3, [r3, #0]
 80095ba:	699b      	ldr	r3, [r3, #24]
 80095bc:	f003 0320 	and.w	r3, r3, #32
 80095c0:	2b20      	cmp	r3, #32
 80095c2:	d003      	beq.n	80095cc <I2C_IsErrorOccurred+0xe0>
 80095c4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80095c8:	2b00      	cmp	r3, #0
 80095ca:	d0aa      	beq.n	8009522 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80095cc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80095d0:	2b00      	cmp	r3, #0
 80095d2:	d103      	bne.n	80095dc <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80095d4:	68fb      	ldr	r3, [r7, #12]
 80095d6:	681b      	ldr	r3, [r3, #0]
 80095d8:	2220      	movs	r2, #32
 80095da:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80095dc:	6a3b      	ldr	r3, [r7, #32]
 80095de:	f043 0304 	orr.w	r3, r3, #4
 80095e2:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80095e4:	2301      	movs	r3, #1
 80095e6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80095ea:	68fb      	ldr	r3, [r7, #12]
 80095ec:	681b      	ldr	r3, [r3, #0]
 80095ee:	699b      	ldr	r3, [r3, #24]
 80095f0:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80095f2:	69bb      	ldr	r3, [r7, #24]
 80095f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80095f8:	2b00      	cmp	r3, #0
 80095fa:	d00b      	beq.n	8009614 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80095fc:	6a3b      	ldr	r3, [r7, #32]
 80095fe:	f043 0301 	orr.w	r3, r3, #1
 8009602:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8009604:	68fb      	ldr	r3, [r7, #12]
 8009606:	681b      	ldr	r3, [r3, #0]
 8009608:	f44f 7280 	mov.w	r2, #256	; 0x100
 800960c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800960e:	2301      	movs	r3, #1
 8009610:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8009614:	69bb      	ldr	r3, [r7, #24]
 8009616:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800961a:	2b00      	cmp	r3, #0
 800961c:	d00b      	beq.n	8009636 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800961e:	6a3b      	ldr	r3, [r7, #32]
 8009620:	f043 0308 	orr.w	r3, r3, #8
 8009624:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8009626:	68fb      	ldr	r3, [r7, #12]
 8009628:	681b      	ldr	r3, [r3, #0]
 800962a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800962e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8009630:	2301      	movs	r3, #1
 8009632:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8009636:	69bb      	ldr	r3, [r7, #24]
 8009638:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800963c:	2b00      	cmp	r3, #0
 800963e:	d00b      	beq.n	8009658 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8009640:	6a3b      	ldr	r3, [r7, #32]
 8009642:	f043 0302 	orr.w	r3, r3, #2
 8009646:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8009648:	68fb      	ldr	r3, [r7, #12]
 800964a:	681b      	ldr	r3, [r3, #0]
 800964c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009650:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8009652:	2301      	movs	r3, #1
 8009654:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8009658:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800965c:	2b00      	cmp	r3, #0
 800965e:	d01c      	beq.n	800969a <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8009660:	68f8      	ldr	r0, [r7, #12]
 8009662:	f7ff fdaf 	bl	80091c4 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8009666:	68fb      	ldr	r3, [r7, #12]
 8009668:	681b      	ldr	r3, [r3, #0]
 800966a:	6859      	ldr	r1, [r3, #4]
 800966c:	68fb      	ldr	r3, [r7, #12]
 800966e:	681a      	ldr	r2, [r3, #0]
 8009670:	4b0d      	ldr	r3, [pc, #52]	; (80096a8 <I2C_IsErrorOccurred+0x1bc>)
 8009672:	400b      	ands	r3, r1
 8009674:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8009676:	68fb      	ldr	r3, [r7, #12]
 8009678:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800967a:	6a3b      	ldr	r3, [r7, #32]
 800967c:	431a      	orrs	r2, r3
 800967e:	68fb      	ldr	r3, [r7, #12]
 8009680:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8009682:	68fb      	ldr	r3, [r7, #12]
 8009684:	2220      	movs	r2, #32
 8009686:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800968a:	68fb      	ldr	r3, [r7, #12]
 800968c:	2200      	movs	r2, #0
 800968e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009692:	68fb      	ldr	r3, [r7, #12]
 8009694:	2200      	movs	r2, #0
 8009696:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 800969a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800969e:	4618      	mov	r0, r3
 80096a0:	3728      	adds	r7, #40	; 0x28
 80096a2:	46bd      	mov	sp, r7
 80096a4:	bd80      	pop	{r7, pc}
 80096a6:	bf00      	nop
 80096a8:	fe00e800 	.word	0xfe00e800

080096ac <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80096ac:	b480      	push	{r7}
 80096ae:	b087      	sub	sp, #28
 80096b0:	af00      	add	r7, sp, #0
 80096b2:	60f8      	str	r0, [r7, #12]
 80096b4:	607b      	str	r3, [r7, #4]
 80096b6:	460b      	mov	r3, r1
 80096b8:	817b      	strh	r3, [r7, #10]
 80096ba:	4613      	mov	r3, r2
 80096bc:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80096be:	897b      	ldrh	r3, [r7, #10]
 80096c0:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80096c4:	7a7b      	ldrb	r3, [r7, #9]
 80096c6:	041b      	lsls	r3, r3, #16
 80096c8:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80096cc:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80096ce:	687b      	ldr	r3, [r7, #4]
 80096d0:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80096d2:	6a3b      	ldr	r3, [r7, #32]
 80096d4:	4313      	orrs	r3, r2
 80096d6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80096da:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80096dc:	68fb      	ldr	r3, [r7, #12]
 80096de:	681b      	ldr	r3, [r3, #0]
 80096e0:	685a      	ldr	r2, [r3, #4]
 80096e2:	6a3b      	ldr	r3, [r7, #32]
 80096e4:	0d5b      	lsrs	r3, r3, #21
 80096e6:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 80096ea:	4b08      	ldr	r3, [pc, #32]	; (800970c <I2C_TransferConfig+0x60>)
 80096ec:	430b      	orrs	r3, r1
 80096ee:	43db      	mvns	r3, r3
 80096f0:	ea02 0103 	and.w	r1, r2, r3
 80096f4:	68fb      	ldr	r3, [r7, #12]
 80096f6:	681b      	ldr	r3, [r3, #0]
 80096f8:	697a      	ldr	r2, [r7, #20]
 80096fa:	430a      	orrs	r2, r1
 80096fc:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80096fe:	bf00      	nop
 8009700:	371c      	adds	r7, #28
 8009702:	46bd      	mov	sp, r7
 8009704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009708:	4770      	bx	lr
 800970a:	bf00      	nop
 800970c:	03ff63ff 	.word	0x03ff63ff

08009710 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8009710:	b480      	push	{r7}
 8009712:	b083      	sub	sp, #12
 8009714:	af00      	add	r7, sp, #0
 8009716:	6078      	str	r0, [r7, #4]
 8009718:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800971a:	687b      	ldr	r3, [r7, #4]
 800971c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009720:	b2db      	uxtb	r3, r3
 8009722:	2b20      	cmp	r3, #32
 8009724:	d138      	bne.n	8009798 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800972c:	2b01      	cmp	r3, #1
 800972e:	d101      	bne.n	8009734 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8009730:	2302      	movs	r3, #2
 8009732:	e032      	b.n	800979a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	2201      	movs	r2, #1
 8009738:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800973c:	687b      	ldr	r3, [r7, #4]
 800973e:	2224      	movs	r2, #36	; 0x24
 8009740:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	681b      	ldr	r3, [r3, #0]
 8009748:	681a      	ldr	r2, [r3, #0]
 800974a:	687b      	ldr	r3, [r7, #4]
 800974c:	681b      	ldr	r3, [r3, #0]
 800974e:	f022 0201 	bic.w	r2, r2, #1
 8009752:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	681b      	ldr	r3, [r3, #0]
 8009758:	681a      	ldr	r2, [r3, #0]
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	681b      	ldr	r3, [r3, #0]
 800975e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8009762:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8009764:	687b      	ldr	r3, [r7, #4]
 8009766:	681b      	ldr	r3, [r3, #0]
 8009768:	6819      	ldr	r1, [r3, #0]
 800976a:	687b      	ldr	r3, [r7, #4]
 800976c:	681b      	ldr	r3, [r3, #0]
 800976e:	683a      	ldr	r2, [r7, #0]
 8009770:	430a      	orrs	r2, r1
 8009772:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8009774:	687b      	ldr	r3, [r7, #4]
 8009776:	681b      	ldr	r3, [r3, #0]
 8009778:	681a      	ldr	r2, [r3, #0]
 800977a:	687b      	ldr	r3, [r7, #4]
 800977c:	681b      	ldr	r3, [r3, #0]
 800977e:	f042 0201 	orr.w	r2, r2, #1
 8009782:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8009784:	687b      	ldr	r3, [r7, #4]
 8009786:	2220      	movs	r2, #32
 8009788:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	2200      	movs	r2, #0
 8009790:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8009794:	2300      	movs	r3, #0
 8009796:	e000      	b.n	800979a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8009798:	2302      	movs	r3, #2
  }
}
 800979a:	4618      	mov	r0, r3
 800979c:	370c      	adds	r7, #12
 800979e:	46bd      	mov	sp, r7
 80097a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097a4:	4770      	bx	lr

080097a6 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80097a6:	b480      	push	{r7}
 80097a8:	b085      	sub	sp, #20
 80097aa:	af00      	add	r7, sp, #0
 80097ac:	6078      	str	r0, [r7, #4]
 80097ae:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80097b0:	687b      	ldr	r3, [r7, #4]
 80097b2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80097b6:	b2db      	uxtb	r3, r3
 80097b8:	2b20      	cmp	r3, #32
 80097ba:	d139      	bne.n	8009830 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80097bc:	687b      	ldr	r3, [r7, #4]
 80097be:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80097c2:	2b01      	cmp	r3, #1
 80097c4:	d101      	bne.n	80097ca <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80097c6:	2302      	movs	r3, #2
 80097c8:	e033      	b.n	8009832 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80097ca:	687b      	ldr	r3, [r7, #4]
 80097cc:	2201      	movs	r2, #1
 80097ce:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80097d2:	687b      	ldr	r3, [r7, #4]
 80097d4:	2224      	movs	r2, #36	; 0x24
 80097d6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80097da:	687b      	ldr	r3, [r7, #4]
 80097dc:	681b      	ldr	r3, [r3, #0]
 80097de:	681a      	ldr	r2, [r3, #0]
 80097e0:	687b      	ldr	r3, [r7, #4]
 80097e2:	681b      	ldr	r3, [r3, #0]
 80097e4:	f022 0201 	bic.w	r2, r2, #1
 80097e8:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80097ea:	687b      	ldr	r3, [r7, #4]
 80097ec:	681b      	ldr	r3, [r3, #0]
 80097ee:	681b      	ldr	r3, [r3, #0]
 80097f0:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80097f2:	68fb      	ldr	r3, [r7, #12]
 80097f4:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80097f8:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80097fa:	683b      	ldr	r3, [r7, #0]
 80097fc:	021b      	lsls	r3, r3, #8
 80097fe:	68fa      	ldr	r2, [r7, #12]
 8009800:	4313      	orrs	r3, r2
 8009802:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8009804:	687b      	ldr	r3, [r7, #4]
 8009806:	681b      	ldr	r3, [r3, #0]
 8009808:	68fa      	ldr	r2, [r7, #12]
 800980a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	681b      	ldr	r3, [r3, #0]
 8009810:	681a      	ldr	r2, [r3, #0]
 8009812:	687b      	ldr	r3, [r7, #4]
 8009814:	681b      	ldr	r3, [r3, #0]
 8009816:	f042 0201 	orr.w	r2, r2, #1
 800981a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800981c:	687b      	ldr	r3, [r7, #4]
 800981e:	2220      	movs	r2, #32
 8009820:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	2200      	movs	r2, #0
 8009828:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800982c:	2300      	movs	r3, #0
 800982e:	e000      	b.n	8009832 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8009830:	2302      	movs	r3, #2
  }
}
 8009832:	4618      	mov	r0, r3
 8009834:	3714      	adds	r7, #20
 8009836:	46bd      	mov	sp, r7
 8009838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800983c:	4770      	bx	lr
	...

08009840 <HAL_I2CEx_EnableFastModePlus>:
  * @note  For all I2C5 pins fast mode plus driving capability can be enabled
  *        only by using I2C_FASTMODEPLUS_I2C5 parameter.
  * @retval None
  */
void HAL_I2CEx_EnableFastModePlus(uint32_t ConfigFastModePlus)
{
 8009840:	b480      	push	{r7}
 8009842:	b085      	sub	sp, #20
 8009844:	af00      	add	r7, sp, #0
 8009846:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_I2C_FASTMODEPLUS(ConfigFastModePlus));

  /* Enable SYSCFG clock */
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8009848:	4b0d      	ldr	r3, [pc, #52]	; (8009880 <HAL_I2CEx_EnableFastModePlus+0x40>)
 800984a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800984e:	4a0c      	ldr	r2, [pc, #48]	; (8009880 <HAL_I2CEx_EnableFastModePlus+0x40>)
 8009850:	f043 0302 	orr.w	r3, r3, #2
 8009854:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8009858:	4b09      	ldr	r3, [pc, #36]	; (8009880 <HAL_I2CEx_EnableFastModePlus+0x40>)
 800985a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800985e:	f003 0302 	and.w	r3, r3, #2
 8009862:	60fb      	str	r3, [r7, #12]
 8009864:	68fb      	ldr	r3, [r7, #12]

  /* Enable fast mode plus driving capability for selected pin */
  SET_BIT(SYSCFG->PMCR, (uint32_t)ConfigFastModePlus);
 8009866:	4b07      	ldr	r3, [pc, #28]	; (8009884 <HAL_I2CEx_EnableFastModePlus+0x44>)
 8009868:	685a      	ldr	r2, [r3, #4]
 800986a:	4906      	ldr	r1, [pc, #24]	; (8009884 <HAL_I2CEx_EnableFastModePlus+0x44>)
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	4313      	orrs	r3, r2
 8009870:	604b      	str	r3, [r1, #4]
}
 8009872:	bf00      	nop
 8009874:	3714      	adds	r7, #20
 8009876:	46bd      	mov	sp, r7
 8009878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800987c:	4770      	bx	lr
 800987e:	bf00      	nop
 8009880:	58024400 	.word	0x58024400
 8009884:	58000400 	.word	0x58000400

08009888 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8009888:	b580      	push	{r7, lr}
 800988a:	b084      	sub	sp, #16
 800988c:	af00      	add	r7, sp, #0
 800988e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8009890:	4b19      	ldr	r3, [pc, #100]	; (80098f8 <HAL_PWREx_ConfigSupply+0x70>)
 8009892:	68db      	ldr	r3, [r3, #12]
 8009894:	f003 0304 	and.w	r3, r3, #4
 8009898:	2b04      	cmp	r3, #4
 800989a:	d00a      	beq.n	80098b2 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800989c:	4b16      	ldr	r3, [pc, #88]	; (80098f8 <HAL_PWREx_ConfigSupply+0x70>)
 800989e:	68db      	ldr	r3, [r3, #12]
 80098a0:	f003 0307 	and.w	r3, r3, #7
 80098a4:	687a      	ldr	r2, [r7, #4]
 80098a6:	429a      	cmp	r2, r3
 80098a8:	d001      	beq.n	80098ae <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 80098aa:	2301      	movs	r3, #1
 80098ac:	e01f      	b.n	80098ee <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 80098ae:	2300      	movs	r3, #0
 80098b0:	e01d      	b.n	80098ee <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 80098b2:	4b11      	ldr	r3, [pc, #68]	; (80098f8 <HAL_PWREx_ConfigSupply+0x70>)
 80098b4:	68db      	ldr	r3, [r3, #12]
 80098b6:	f023 0207 	bic.w	r2, r3, #7
 80098ba:	490f      	ldr	r1, [pc, #60]	; (80098f8 <HAL_PWREx_ConfigSupply+0x70>)
 80098bc:	687b      	ldr	r3, [r7, #4]
 80098be:	4313      	orrs	r3, r2
 80098c0:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 80098c2:	f7fa f88f 	bl	80039e4 <HAL_GetTick>
 80098c6:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80098c8:	e009      	b.n	80098de <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80098ca:	f7fa f88b 	bl	80039e4 <HAL_GetTick>
 80098ce:	4602      	mov	r2, r0
 80098d0:	68fb      	ldr	r3, [r7, #12]
 80098d2:	1ad3      	subs	r3, r2, r3
 80098d4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80098d8:	d901      	bls.n	80098de <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 80098da:	2301      	movs	r3, #1
 80098dc:	e007      	b.n	80098ee <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80098de:	4b06      	ldr	r3, [pc, #24]	; (80098f8 <HAL_PWREx_ConfigSupply+0x70>)
 80098e0:	685b      	ldr	r3, [r3, #4]
 80098e2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80098e6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80098ea:	d1ee      	bne.n	80098ca <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 80098ec:	2300      	movs	r3, #0
}
 80098ee:	4618      	mov	r0, r3
 80098f0:	3710      	adds	r7, #16
 80098f2:	46bd      	mov	sp, r7
 80098f4:	bd80      	pop	{r7, pc}
 80098f6:	bf00      	nop
 80098f8:	58024800 	.word	0x58024800

080098fc <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80098fc:	b580      	push	{r7, lr}
 80098fe:	b08c      	sub	sp, #48	; 0x30
 8009900:	af00      	add	r7, sp, #0
 8009902:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8009904:	687b      	ldr	r3, [r7, #4]
 8009906:	2b00      	cmp	r3, #0
 8009908:	d102      	bne.n	8009910 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800990a:	2301      	movs	r3, #1
 800990c:	f000 bc48 	b.w	800a1a0 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8009910:	687b      	ldr	r3, [r7, #4]
 8009912:	681b      	ldr	r3, [r3, #0]
 8009914:	f003 0301 	and.w	r3, r3, #1
 8009918:	2b00      	cmp	r3, #0
 800991a:	f000 8088 	beq.w	8009a2e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800991e:	4b99      	ldr	r3, [pc, #612]	; (8009b84 <HAL_RCC_OscConfig+0x288>)
 8009920:	691b      	ldr	r3, [r3, #16]
 8009922:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8009926:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8009928:	4b96      	ldr	r3, [pc, #600]	; (8009b84 <HAL_RCC_OscConfig+0x288>)
 800992a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800992c:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800992e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009930:	2b10      	cmp	r3, #16
 8009932:	d007      	beq.n	8009944 <HAL_RCC_OscConfig+0x48>
 8009934:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009936:	2b18      	cmp	r3, #24
 8009938:	d111      	bne.n	800995e <HAL_RCC_OscConfig+0x62>
 800993a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800993c:	f003 0303 	and.w	r3, r3, #3
 8009940:	2b02      	cmp	r3, #2
 8009942:	d10c      	bne.n	800995e <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009944:	4b8f      	ldr	r3, [pc, #572]	; (8009b84 <HAL_RCC_OscConfig+0x288>)
 8009946:	681b      	ldr	r3, [r3, #0]
 8009948:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800994c:	2b00      	cmp	r3, #0
 800994e:	d06d      	beq.n	8009a2c <HAL_RCC_OscConfig+0x130>
 8009950:	687b      	ldr	r3, [r7, #4]
 8009952:	685b      	ldr	r3, [r3, #4]
 8009954:	2b00      	cmp	r3, #0
 8009956:	d169      	bne.n	8009a2c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8009958:	2301      	movs	r3, #1
 800995a:	f000 bc21 	b.w	800a1a0 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800995e:	687b      	ldr	r3, [r7, #4]
 8009960:	685b      	ldr	r3, [r3, #4]
 8009962:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009966:	d106      	bne.n	8009976 <HAL_RCC_OscConfig+0x7a>
 8009968:	4b86      	ldr	r3, [pc, #536]	; (8009b84 <HAL_RCC_OscConfig+0x288>)
 800996a:	681b      	ldr	r3, [r3, #0]
 800996c:	4a85      	ldr	r2, [pc, #532]	; (8009b84 <HAL_RCC_OscConfig+0x288>)
 800996e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009972:	6013      	str	r3, [r2, #0]
 8009974:	e02e      	b.n	80099d4 <HAL_RCC_OscConfig+0xd8>
 8009976:	687b      	ldr	r3, [r7, #4]
 8009978:	685b      	ldr	r3, [r3, #4]
 800997a:	2b00      	cmp	r3, #0
 800997c:	d10c      	bne.n	8009998 <HAL_RCC_OscConfig+0x9c>
 800997e:	4b81      	ldr	r3, [pc, #516]	; (8009b84 <HAL_RCC_OscConfig+0x288>)
 8009980:	681b      	ldr	r3, [r3, #0]
 8009982:	4a80      	ldr	r2, [pc, #512]	; (8009b84 <HAL_RCC_OscConfig+0x288>)
 8009984:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009988:	6013      	str	r3, [r2, #0]
 800998a:	4b7e      	ldr	r3, [pc, #504]	; (8009b84 <HAL_RCC_OscConfig+0x288>)
 800998c:	681b      	ldr	r3, [r3, #0]
 800998e:	4a7d      	ldr	r2, [pc, #500]	; (8009b84 <HAL_RCC_OscConfig+0x288>)
 8009990:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8009994:	6013      	str	r3, [r2, #0]
 8009996:	e01d      	b.n	80099d4 <HAL_RCC_OscConfig+0xd8>
 8009998:	687b      	ldr	r3, [r7, #4]
 800999a:	685b      	ldr	r3, [r3, #4]
 800999c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80099a0:	d10c      	bne.n	80099bc <HAL_RCC_OscConfig+0xc0>
 80099a2:	4b78      	ldr	r3, [pc, #480]	; (8009b84 <HAL_RCC_OscConfig+0x288>)
 80099a4:	681b      	ldr	r3, [r3, #0]
 80099a6:	4a77      	ldr	r2, [pc, #476]	; (8009b84 <HAL_RCC_OscConfig+0x288>)
 80099a8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80099ac:	6013      	str	r3, [r2, #0]
 80099ae:	4b75      	ldr	r3, [pc, #468]	; (8009b84 <HAL_RCC_OscConfig+0x288>)
 80099b0:	681b      	ldr	r3, [r3, #0]
 80099b2:	4a74      	ldr	r2, [pc, #464]	; (8009b84 <HAL_RCC_OscConfig+0x288>)
 80099b4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80099b8:	6013      	str	r3, [r2, #0]
 80099ba:	e00b      	b.n	80099d4 <HAL_RCC_OscConfig+0xd8>
 80099bc:	4b71      	ldr	r3, [pc, #452]	; (8009b84 <HAL_RCC_OscConfig+0x288>)
 80099be:	681b      	ldr	r3, [r3, #0]
 80099c0:	4a70      	ldr	r2, [pc, #448]	; (8009b84 <HAL_RCC_OscConfig+0x288>)
 80099c2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80099c6:	6013      	str	r3, [r2, #0]
 80099c8:	4b6e      	ldr	r3, [pc, #440]	; (8009b84 <HAL_RCC_OscConfig+0x288>)
 80099ca:	681b      	ldr	r3, [r3, #0]
 80099cc:	4a6d      	ldr	r2, [pc, #436]	; (8009b84 <HAL_RCC_OscConfig+0x288>)
 80099ce:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80099d2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80099d4:	687b      	ldr	r3, [r7, #4]
 80099d6:	685b      	ldr	r3, [r3, #4]
 80099d8:	2b00      	cmp	r3, #0
 80099da:	d013      	beq.n	8009a04 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80099dc:	f7fa f802 	bl	80039e4 <HAL_GetTick>
 80099e0:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80099e2:	e008      	b.n	80099f6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80099e4:	f7f9 fffe 	bl	80039e4 <HAL_GetTick>
 80099e8:	4602      	mov	r2, r0
 80099ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80099ec:	1ad3      	subs	r3, r2, r3
 80099ee:	2b64      	cmp	r3, #100	; 0x64
 80099f0:	d901      	bls.n	80099f6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80099f2:	2303      	movs	r3, #3
 80099f4:	e3d4      	b.n	800a1a0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80099f6:	4b63      	ldr	r3, [pc, #396]	; (8009b84 <HAL_RCC_OscConfig+0x288>)
 80099f8:	681b      	ldr	r3, [r3, #0]
 80099fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80099fe:	2b00      	cmp	r3, #0
 8009a00:	d0f0      	beq.n	80099e4 <HAL_RCC_OscConfig+0xe8>
 8009a02:	e014      	b.n	8009a2e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009a04:	f7f9 ffee 	bl	80039e4 <HAL_GetTick>
 8009a08:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8009a0a:	e008      	b.n	8009a1e <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009a0c:	f7f9 ffea 	bl	80039e4 <HAL_GetTick>
 8009a10:	4602      	mov	r2, r0
 8009a12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a14:	1ad3      	subs	r3, r2, r3
 8009a16:	2b64      	cmp	r3, #100	; 0x64
 8009a18:	d901      	bls.n	8009a1e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8009a1a:	2303      	movs	r3, #3
 8009a1c:	e3c0      	b.n	800a1a0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8009a1e:	4b59      	ldr	r3, [pc, #356]	; (8009b84 <HAL_RCC_OscConfig+0x288>)
 8009a20:	681b      	ldr	r3, [r3, #0]
 8009a22:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009a26:	2b00      	cmp	r3, #0
 8009a28:	d1f0      	bne.n	8009a0c <HAL_RCC_OscConfig+0x110>
 8009a2a:	e000      	b.n	8009a2e <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009a2c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8009a2e:	687b      	ldr	r3, [r7, #4]
 8009a30:	681b      	ldr	r3, [r3, #0]
 8009a32:	f003 0302 	and.w	r3, r3, #2
 8009a36:	2b00      	cmp	r3, #0
 8009a38:	f000 80ca 	beq.w	8009bd0 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8009a3c:	4b51      	ldr	r3, [pc, #324]	; (8009b84 <HAL_RCC_OscConfig+0x288>)
 8009a3e:	691b      	ldr	r3, [r3, #16]
 8009a40:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8009a44:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8009a46:	4b4f      	ldr	r3, [pc, #316]	; (8009b84 <HAL_RCC_OscConfig+0x288>)
 8009a48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009a4a:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8009a4c:	6a3b      	ldr	r3, [r7, #32]
 8009a4e:	2b00      	cmp	r3, #0
 8009a50:	d007      	beq.n	8009a62 <HAL_RCC_OscConfig+0x166>
 8009a52:	6a3b      	ldr	r3, [r7, #32]
 8009a54:	2b18      	cmp	r3, #24
 8009a56:	d156      	bne.n	8009b06 <HAL_RCC_OscConfig+0x20a>
 8009a58:	69fb      	ldr	r3, [r7, #28]
 8009a5a:	f003 0303 	and.w	r3, r3, #3
 8009a5e:	2b00      	cmp	r3, #0
 8009a60:	d151      	bne.n	8009b06 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8009a62:	4b48      	ldr	r3, [pc, #288]	; (8009b84 <HAL_RCC_OscConfig+0x288>)
 8009a64:	681b      	ldr	r3, [r3, #0]
 8009a66:	f003 0304 	and.w	r3, r3, #4
 8009a6a:	2b00      	cmp	r3, #0
 8009a6c:	d005      	beq.n	8009a7a <HAL_RCC_OscConfig+0x17e>
 8009a6e:	687b      	ldr	r3, [r7, #4]
 8009a70:	68db      	ldr	r3, [r3, #12]
 8009a72:	2b00      	cmp	r3, #0
 8009a74:	d101      	bne.n	8009a7a <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8009a76:	2301      	movs	r3, #1
 8009a78:	e392      	b.n	800a1a0 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8009a7a:	4b42      	ldr	r3, [pc, #264]	; (8009b84 <HAL_RCC_OscConfig+0x288>)
 8009a7c:	681b      	ldr	r3, [r3, #0]
 8009a7e:	f023 0219 	bic.w	r2, r3, #25
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	68db      	ldr	r3, [r3, #12]
 8009a86:	493f      	ldr	r1, [pc, #252]	; (8009b84 <HAL_RCC_OscConfig+0x288>)
 8009a88:	4313      	orrs	r3, r2
 8009a8a:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009a8c:	f7f9 ffaa 	bl	80039e4 <HAL_GetTick>
 8009a90:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8009a92:	e008      	b.n	8009aa6 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009a94:	f7f9 ffa6 	bl	80039e4 <HAL_GetTick>
 8009a98:	4602      	mov	r2, r0
 8009a9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a9c:	1ad3      	subs	r3, r2, r3
 8009a9e:	2b02      	cmp	r3, #2
 8009aa0:	d901      	bls.n	8009aa6 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8009aa2:	2303      	movs	r3, #3
 8009aa4:	e37c      	b.n	800a1a0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8009aa6:	4b37      	ldr	r3, [pc, #220]	; (8009b84 <HAL_RCC_OscConfig+0x288>)
 8009aa8:	681b      	ldr	r3, [r3, #0]
 8009aaa:	f003 0304 	and.w	r3, r3, #4
 8009aae:	2b00      	cmp	r3, #0
 8009ab0:	d0f0      	beq.n	8009a94 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009ab2:	f7f9 ffa3 	bl	80039fc <HAL_GetREVID>
 8009ab6:	4603      	mov	r3, r0
 8009ab8:	f241 0203 	movw	r2, #4099	; 0x1003
 8009abc:	4293      	cmp	r3, r2
 8009abe:	d817      	bhi.n	8009af0 <HAL_RCC_OscConfig+0x1f4>
 8009ac0:	687b      	ldr	r3, [r7, #4]
 8009ac2:	691b      	ldr	r3, [r3, #16]
 8009ac4:	2b40      	cmp	r3, #64	; 0x40
 8009ac6:	d108      	bne.n	8009ada <HAL_RCC_OscConfig+0x1de>
 8009ac8:	4b2e      	ldr	r3, [pc, #184]	; (8009b84 <HAL_RCC_OscConfig+0x288>)
 8009aca:	685b      	ldr	r3, [r3, #4]
 8009acc:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8009ad0:	4a2c      	ldr	r2, [pc, #176]	; (8009b84 <HAL_RCC_OscConfig+0x288>)
 8009ad2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8009ad6:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8009ad8:	e07a      	b.n	8009bd0 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009ada:	4b2a      	ldr	r3, [pc, #168]	; (8009b84 <HAL_RCC_OscConfig+0x288>)
 8009adc:	685b      	ldr	r3, [r3, #4]
 8009ade:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8009ae2:	687b      	ldr	r3, [r7, #4]
 8009ae4:	691b      	ldr	r3, [r3, #16]
 8009ae6:	031b      	lsls	r3, r3, #12
 8009ae8:	4926      	ldr	r1, [pc, #152]	; (8009b84 <HAL_RCC_OscConfig+0x288>)
 8009aea:	4313      	orrs	r3, r2
 8009aec:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8009aee:	e06f      	b.n	8009bd0 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009af0:	4b24      	ldr	r3, [pc, #144]	; (8009b84 <HAL_RCC_OscConfig+0x288>)
 8009af2:	685b      	ldr	r3, [r3, #4]
 8009af4:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8009af8:	687b      	ldr	r3, [r7, #4]
 8009afa:	691b      	ldr	r3, [r3, #16]
 8009afc:	061b      	lsls	r3, r3, #24
 8009afe:	4921      	ldr	r1, [pc, #132]	; (8009b84 <HAL_RCC_OscConfig+0x288>)
 8009b00:	4313      	orrs	r3, r2
 8009b02:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8009b04:	e064      	b.n	8009bd0 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8009b06:	687b      	ldr	r3, [r7, #4]
 8009b08:	68db      	ldr	r3, [r3, #12]
 8009b0a:	2b00      	cmp	r3, #0
 8009b0c:	d047      	beq.n	8009b9e <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8009b0e:	4b1d      	ldr	r3, [pc, #116]	; (8009b84 <HAL_RCC_OscConfig+0x288>)
 8009b10:	681b      	ldr	r3, [r3, #0]
 8009b12:	f023 0219 	bic.w	r2, r3, #25
 8009b16:	687b      	ldr	r3, [r7, #4]
 8009b18:	68db      	ldr	r3, [r3, #12]
 8009b1a:	491a      	ldr	r1, [pc, #104]	; (8009b84 <HAL_RCC_OscConfig+0x288>)
 8009b1c:	4313      	orrs	r3, r2
 8009b1e:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009b20:	f7f9 ff60 	bl	80039e4 <HAL_GetTick>
 8009b24:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8009b26:	e008      	b.n	8009b3a <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009b28:	f7f9 ff5c 	bl	80039e4 <HAL_GetTick>
 8009b2c:	4602      	mov	r2, r0
 8009b2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b30:	1ad3      	subs	r3, r2, r3
 8009b32:	2b02      	cmp	r3, #2
 8009b34:	d901      	bls.n	8009b3a <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8009b36:	2303      	movs	r3, #3
 8009b38:	e332      	b.n	800a1a0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8009b3a:	4b12      	ldr	r3, [pc, #72]	; (8009b84 <HAL_RCC_OscConfig+0x288>)
 8009b3c:	681b      	ldr	r3, [r3, #0]
 8009b3e:	f003 0304 	and.w	r3, r3, #4
 8009b42:	2b00      	cmp	r3, #0
 8009b44:	d0f0      	beq.n	8009b28 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009b46:	f7f9 ff59 	bl	80039fc <HAL_GetREVID>
 8009b4a:	4603      	mov	r3, r0
 8009b4c:	f241 0203 	movw	r2, #4099	; 0x1003
 8009b50:	4293      	cmp	r3, r2
 8009b52:	d819      	bhi.n	8009b88 <HAL_RCC_OscConfig+0x28c>
 8009b54:	687b      	ldr	r3, [r7, #4]
 8009b56:	691b      	ldr	r3, [r3, #16]
 8009b58:	2b40      	cmp	r3, #64	; 0x40
 8009b5a:	d108      	bne.n	8009b6e <HAL_RCC_OscConfig+0x272>
 8009b5c:	4b09      	ldr	r3, [pc, #36]	; (8009b84 <HAL_RCC_OscConfig+0x288>)
 8009b5e:	685b      	ldr	r3, [r3, #4]
 8009b60:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8009b64:	4a07      	ldr	r2, [pc, #28]	; (8009b84 <HAL_RCC_OscConfig+0x288>)
 8009b66:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8009b6a:	6053      	str	r3, [r2, #4]
 8009b6c:	e030      	b.n	8009bd0 <HAL_RCC_OscConfig+0x2d4>
 8009b6e:	4b05      	ldr	r3, [pc, #20]	; (8009b84 <HAL_RCC_OscConfig+0x288>)
 8009b70:	685b      	ldr	r3, [r3, #4]
 8009b72:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8009b76:	687b      	ldr	r3, [r7, #4]
 8009b78:	691b      	ldr	r3, [r3, #16]
 8009b7a:	031b      	lsls	r3, r3, #12
 8009b7c:	4901      	ldr	r1, [pc, #4]	; (8009b84 <HAL_RCC_OscConfig+0x288>)
 8009b7e:	4313      	orrs	r3, r2
 8009b80:	604b      	str	r3, [r1, #4]
 8009b82:	e025      	b.n	8009bd0 <HAL_RCC_OscConfig+0x2d4>
 8009b84:	58024400 	.word	0x58024400
 8009b88:	4b9a      	ldr	r3, [pc, #616]	; (8009df4 <HAL_RCC_OscConfig+0x4f8>)
 8009b8a:	685b      	ldr	r3, [r3, #4]
 8009b8c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8009b90:	687b      	ldr	r3, [r7, #4]
 8009b92:	691b      	ldr	r3, [r3, #16]
 8009b94:	061b      	lsls	r3, r3, #24
 8009b96:	4997      	ldr	r1, [pc, #604]	; (8009df4 <HAL_RCC_OscConfig+0x4f8>)
 8009b98:	4313      	orrs	r3, r2
 8009b9a:	604b      	str	r3, [r1, #4]
 8009b9c:	e018      	b.n	8009bd0 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8009b9e:	4b95      	ldr	r3, [pc, #596]	; (8009df4 <HAL_RCC_OscConfig+0x4f8>)
 8009ba0:	681b      	ldr	r3, [r3, #0]
 8009ba2:	4a94      	ldr	r2, [pc, #592]	; (8009df4 <HAL_RCC_OscConfig+0x4f8>)
 8009ba4:	f023 0301 	bic.w	r3, r3, #1
 8009ba8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009baa:	f7f9 ff1b 	bl	80039e4 <HAL_GetTick>
 8009bae:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8009bb0:	e008      	b.n	8009bc4 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009bb2:	f7f9 ff17 	bl	80039e4 <HAL_GetTick>
 8009bb6:	4602      	mov	r2, r0
 8009bb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009bba:	1ad3      	subs	r3, r2, r3
 8009bbc:	2b02      	cmp	r3, #2
 8009bbe:	d901      	bls.n	8009bc4 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8009bc0:	2303      	movs	r3, #3
 8009bc2:	e2ed      	b.n	800a1a0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8009bc4:	4b8b      	ldr	r3, [pc, #556]	; (8009df4 <HAL_RCC_OscConfig+0x4f8>)
 8009bc6:	681b      	ldr	r3, [r3, #0]
 8009bc8:	f003 0304 	and.w	r3, r3, #4
 8009bcc:	2b00      	cmp	r3, #0
 8009bce:	d1f0      	bne.n	8009bb2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8009bd0:	687b      	ldr	r3, [r7, #4]
 8009bd2:	681b      	ldr	r3, [r3, #0]
 8009bd4:	f003 0310 	and.w	r3, r3, #16
 8009bd8:	2b00      	cmp	r3, #0
 8009bda:	f000 80a9 	beq.w	8009d30 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8009bde:	4b85      	ldr	r3, [pc, #532]	; (8009df4 <HAL_RCC_OscConfig+0x4f8>)
 8009be0:	691b      	ldr	r3, [r3, #16]
 8009be2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8009be6:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8009be8:	4b82      	ldr	r3, [pc, #520]	; (8009df4 <HAL_RCC_OscConfig+0x4f8>)
 8009bea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009bec:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8009bee:	69bb      	ldr	r3, [r7, #24]
 8009bf0:	2b08      	cmp	r3, #8
 8009bf2:	d007      	beq.n	8009c04 <HAL_RCC_OscConfig+0x308>
 8009bf4:	69bb      	ldr	r3, [r7, #24]
 8009bf6:	2b18      	cmp	r3, #24
 8009bf8:	d13a      	bne.n	8009c70 <HAL_RCC_OscConfig+0x374>
 8009bfa:	697b      	ldr	r3, [r7, #20]
 8009bfc:	f003 0303 	and.w	r3, r3, #3
 8009c00:	2b01      	cmp	r3, #1
 8009c02:	d135      	bne.n	8009c70 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8009c04:	4b7b      	ldr	r3, [pc, #492]	; (8009df4 <HAL_RCC_OscConfig+0x4f8>)
 8009c06:	681b      	ldr	r3, [r3, #0]
 8009c08:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009c0c:	2b00      	cmp	r3, #0
 8009c0e:	d005      	beq.n	8009c1c <HAL_RCC_OscConfig+0x320>
 8009c10:	687b      	ldr	r3, [r7, #4]
 8009c12:	69db      	ldr	r3, [r3, #28]
 8009c14:	2b80      	cmp	r3, #128	; 0x80
 8009c16:	d001      	beq.n	8009c1c <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8009c18:	2301      	movs	r3, #1
 8009c1a:	e2c1      	b.n	800a1a0 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8009c1c:	f7f9 feee 	bl	80039fc <HAL_GetREVID>
 8009c20:	4603      	mov	r3, r0
 8009c22:	f241 0203 	movw	r2, #4099	; 0x1003
 8009c26:	4293      	cmp	r3, r2
 8009c28:	d817      	bhi.n	8009c5a <HAL_RCC_OscConfig+0x35e>
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	6a1b      	ldr	r3, [r3, #32]
 8009c2e:	2b20      	cmp	r3, #32
 8009c30:	d108      	bne.n	8009c44 <HAL_RCC_OscConfig+0x348>
 8009c32:	4b70      	ldr	r3, [pc, #448]	; (8009df4 <HAL_RCC_OscConfig+0x4f8>)
 8009c34:	685b      	ldr	r3, [r3, #4]
 8009c36:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8009c3a:	4a6e      	ldr	r2, [pc, #440]	; (8009df4 <HAL_RCC_OscConfig+0x4f8>)
 8009c3c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8009c40:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8009c42:	e075      	b.n	8009d30 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8009c44:	4b6b      	ldr	r3, [pc, #428]	; (8009df4 <HAL_RCC_OscConfig+0x4f8>)
 8009c46:	685b      	ldr	r3, [r3, #4]
 8009c48:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8009c4c:	687b      	ldr	r3, [r7, #4]
 8009c4e:	6a1b      	ldr	r3, [r3, #32]
 8009c50:	069b      	lsls	r3, r3, #26
 8009c52:	4968      	ldr	r1, [pc, #416]	; (8009df4 <HAL_RCC_OscConfig+0x4f8>)
 8009c54:	4313      	orrs	r3, r2
 8009c56:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8009c58:	e06a      	b.n	8009d30 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8009c5a:	4b66      	ldr	r3, [pc, #408]	; (8009df4 <HAL_RCC_OscConfig+0x4f8>)
 8009c5c:	68db      	ldr	r3, [r3, #12]
 8009c5e:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8009c62:	687b      	ldr	r3, [r7, #4]
 8009c64:	6a1b      	ldr	r3, [r3, #32]
 8009c66:	061b      	lsls	r3, r3, #24
 8009c68:	4962      	ldr	r1, [pc, #392]	; (8009df4 <HAL_RCC_OscConfig+0x4f8>)
 8009c6a:	4313      	orrs	r3, r2
 8009c6c:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8009c6e:	e05f      	b.n	8009d30 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8009c70:	687b      	ldr	r3, [r7, #4]
 8009c72:	69db      	ldr	r3, [r3, #28]
 8009c74:	2b00      	cmp	r3, #0
 8009c76:	d042      	beq.n	8009cfe <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8009c78:	4b5e      	ldr	r3, [pc, #376]	; (8009df4 <HAL_RCC_OscConfig+0x4f8>)
 8009c7a:	681b      	ldr	r3, [r3, #0]
 8009c7c:	4a5d      	ldr	r2, [pc, #372]	; (8009df4 <HAL_RCC_OscConfig+0x4f8>)
 8009c7e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009c82:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009c84:	f7f9 feae 	bl	80039e4 <HAL_GetTick>
 8009c88:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8009c8a:	e008      	b.n	8009c9e <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8009c8c:	f7f9 feaa 	bl	80039e4 <HAL_GetTick>
 8009c90:	4602      	mov	r2, r0
 8009c92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c94:	1ad3      	subs	r3, r2, r3
 8009c96:	2b02      	cmp	r3, #2
 8009c98:	d901      	bls.n	8009c9e <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8009c9a:	2303      	movs	r3, #3
 8009c9c:	e280      	b.n	800a1a0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8009c9e:	4b55      	ldr	r3, [pc, #340]	; (8009df4 <HAL_RCC_OscConfig+0x4f8>)
 8009ca0:	681b      	ldr	r3, [r3, #0]
 8009ca2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009ca6:	2b00      	cmp	r3, #0
 8009ca8:	d0f0      	beq.n	8009c8c <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8009caa:	f7f9 fea7 	bl	80039fc <HAL_GetREVID>
 8009cae:	4603      	mov	r3, r0
 8009cb0:	f241 0203 	movw	r2, #4099	; 0x1003
 8009cb4:	4293      	cmp	r3, r2
 8009cb6:	d817      	bhi.n	8009ce8 <HAL_RCC_OscConfig+0x3ec>
 8009cb8:	687b      	ldr	r3, [r7, #4]
 8009cba:	6a1b      	ldr	r3, [r3, #32]
 8009cbc:	2b20      	cmp	r3, #32
 8009cbe:	d108      	bne.n	8009cd2 <HAL_RCC_OscConfig+0x3d6>
 8009cc0:	4b4c      	ldr	r3, [pc, #304]	; (8009df4 <HAL_RCC_OscConfig+0x4f8>)
 8009cc2:	685b      	ldr	r3, [r3, #4]
 8009cc4:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8009cc8:	4a4a      	ldr	r2, [pc, #296]	; (8009df4 <HAL_RCC_OscConfig+0x4f8>)
 8009cca:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8009cce:	6053      	str	r3, [r2, #4]
 8009cd0:	e02e      	b.n	8009d30 <HAL_RCC_OscConfig+0x434>
 8009cd2:	4b48      	ldr	r3, [pc, #288]	; (8009df4 <HAL_RCC_OscConfig+0x4f8>)
 8009cd4:	685b      	ldr	r3, [r3, #4]
 8009cd6:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8009cda:	687b      	ldr	r3, [r7, #4]
 8009cdc:	6a1b      	ldr	r3, [r3, #32]
 8009cde:	069b      	lsls	r3, r3, #26
 8009ce0:	4944      	ldr	r1, [pc, #272]	; (8009df4 <HAL_RCC_OscConfig+0x4f8>)
 8009ce2:	4313      	orrs	r3, r2
 8009ce4:	604b      	str	r3, [r1, #4]
 8009ce6:	e023      	b.n	8009d30 <HAL_RCC_OscConfig+0x434>
 8009ce8:	4b42      	ldr	r3, [pc, #264]	; (8009df4 <HAL_RCC_OscConfig+0x4f8>)
 8009cea:	68db      	ldr	r3, [r3, #12]
 8009cec:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8009cf0:	687b      	ldr	r3, [r7, #4]
 8009cf2:	6a1b      	ldr	r3, [r3, #32]
 8009cf4:	061b      	lsls	r3, r3, #24
 8009cf6:	493f      	ldr	r1, [pc, #252]	; (8009df4 <HAL_RCC_OscConfig+0x4f8>)
 8009cf8:	4313      	orrs	r3, r2
 8009cfa:	60cb      	str	r3, [r1, #12]
 8009cfc:	e018      	b.n	8009d30 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8009cfe:	4b3d      	ldr	r3, [pc, #244]	; (8009df4 <HAL_RCC_OscConfig+0x4f8>)
 8009d00:	681b      	ldr	r3, [r3, #0]
 8009d02:	4a3c      	ldr	r2, [pc, #240]	; (8009df4 <HAL_RCC_OscConfig+0x4f8>)
 8009d04:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009d08:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009d0a:	f7f9 fe6b 	bl	80039e4 <HAL_GetTick>
 8009d0e:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8009d10:	e008      	b.n	8009d24 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8009d12:	f7f9 fe67 	bl	80039e4 <HAL_GetTick>
 8009d16:	4602      	mov	r2, r0
 8009d18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d1a:	1ad3      	subs	r3, r2, r3
 8009d1c:	2b02      	cmp	r3, #2
 8009d1e:	d901      	bls.n	8009d24 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8009d20:	2303      	movs	r3, #3
 8009d22:	e23d      	b.n	800a1a0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8009d24:	4b33      	ldr	r3, [pc, #204]	; (8009df4 <HAL_RCC_OscConfig+0x4f8>)
 8009d26:	681b      	ldr	r3, [r3, #0]
 8009d28:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009d2c:	2b00      	cmp	r3, #0
 8009d2e:	d1f0      	bne.n	8009d12 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8009d30:	687b      	ldr	r3, [r7, #4]
 8009d32:	681b      	ldr	r3, [r3, #0]
 8009d34:	f003 0308 	and.w	r3, r3, #8
 8009d38:	2b00      	cmp	r3, #0
 8009d3a:	d036      	beq.n	8009daa <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8009d3c:	687b      	ldr	r3, [r7, #4]
 8009d3e:	695b      	ldr	r3, [r3, #20]
 8009d40:	2b00      	cmp	r3, #0
 8009d42:	d019      	beq.n	8009d78 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8009d44:	4b2b      	ldr	r3, [pc, #172]	; (8009df4 <HAL_RCC_OscConfig+0x4f8>)
 8009d46:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009d48:	4a2a      	ldr	r2, [pc, #168]	; (8009df4 <HAL_RCC_OscConfig+0x4f8>)
 8009d4a:	f043 0301 	orr.w	r3, r3, #1
 8009d4e:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009d50:	f7f9 fe48 	bl	80039e4 <HAL_GetTick>
 8009d54:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8009d56:	e008      	b.n	8009d6a <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009d58:	f7f9 fe44 	bl	80039e4 <HAL_GetTick>
 8009d5c:	4602      	mov	r2, r0
 8009d5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d60:	1ad3      	subs	r3, r2, r3
 8009d62:	2b02      	cmp	r3, #2
 8009d64:	d901      	bls.n	8009d6a <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8009d66:	2303      	movs	r3, #3
 8009d68:	e21a      	b.n	800a1a0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8009d6a:	4b22      	ldr	r3, [pc, #136]	; (8009df4 <HAL_RCC_OscConfig+0x4f8>)
 8009d6c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009d6e:	f003 0302 	and.w	r3, r3, #2
 8009d72:	2b00      	cmp	r3, #0
 8009d74:	d0f0      	beq.n	8009d58 <HAL_RCC_OscConfig+0x45c>
 8009d76:	e018      	b.n	8009daa <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8009d78:	4b1e      	ldr	r3, [pc, #120]	; (8009df4 <HAL_RCC_OscConfig+0x4f8>)
 8009d7a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009d7c:	4a1d      	ldr	r2, [pc, #116]	; (8009df4 <HAL_RCC_OscConfig+0x4f8>)
 8009d7e:	f023 0301 	bic.w	r3, r3, #1
 8009d82:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009d84:	f7f9 fe2e 	bl	80039e4 <HAL_GetTick>
 8009d88:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8009d8a:	e008      	b.n	8009d9e <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009d8c:	f7f9 fe2a 	bl	80039e4 <HAL_GetTick>
 8009d90:	4602      	mov	r2, r0
 8009d92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d94:	1ad3      	subs	r3, r2, r3
 8009d96:	2b02      	cmp	r3, #2
 8009d98:	d901      	bls.n	8009d9e <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8009d9a:	2303      	movs	r3, #3
 8009d9c:	e200      	b.n	800a1a0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8009d9e:	4b15      	ldr	r3, [pc, #84]	; (8009df4 <HAL_RCC_OscConfig+0x4f8>)
 8009da0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009da2:	f003 0302 	and.w	r3, r3, #2
 8009da6:	2b00      	cmp	r3, #0
 8009da8:	d1f0      	bne.n	8009d8c <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8009daa:	687b      	ldr	r3, [r7, #4]
 8009dac:	681b      	ldr	r3, [r3, #0]
 8009dae:	f003 0320 	and.w	r3, r3, #32
 8009db2:	2b00      	cmp	r3, #0
 8009db4:	d039      	beq.n	8009e2a <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8009db6:	687b      	ldr	r3, [r7, #4]
 8009db8:	699b      	ldr	r3, [r3, #24]
 8009dba:	2b00      	cmp	r3, #0
 8009dbc:	d01c      	beq.n	8009df8 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8009dbe:	4b0d      	ldr	r3, [pc, #52]	; (8009df4 <HAL_RCC_OscConfig+0x4f8>)
 8009dc0:	681b      	ldr	r3, [r3, #0]
 8009dc2:	4a0c      	ldr	r2, [pc, #48]	; (8009df4 <HAL_RCC_OscConfig+0x4f8>)
 8009dc4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8009dc8:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8009dca:	f7f9 fe0b 	bl	80039e4 <HAL_GetTick>
 8009dce:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8009dd0:	e008      	b.n	8009de4 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8009dd2:	f7f9 fe07 	bl	80039e4 <HAL_GetTick>
 8009dd6:	4602      	mov	r2, r0
 8009dd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009dda:	1ad3      	subs	r3, r2, r3
 8009ddc:	2b02      	cmp	r3, #2
 8009dde:	d901      	bls.n	8009de4 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8009de0:	2303      	movs	r3, #3
 8009de2:	e1dd      	b.n	800a1a0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8009de4:	4b03      	ldr	r3, [pc, #12]	; (8009df4 <HAL_RCC_OscConfig+0x4f8>)
 8009de6:	681b      	ldr	r3, [r3, #0]
 8009de8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8009dec:	2b00      	cmp	r3, #0
 8009dee:	d0f0      	beq.n	8009dd2 <HAL_RCC_OscConfig+0x4d6>
 8009df0:	e01b      	b.n	8009e2a <HAL_RCC_OscConfig+0x52e>
 8009df2:	bf00      	nop
 8009df4:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8009df8:	4b9b      	ldr	r3, [pc, #620]	; (800a068 <HAL_RCC_OscConfig+0x76c>)
 8009dfa:	681b      	ldr	r3, [r3, #0]
 8009dfc:	4a9a      	ldr	r2, [pc, #616]	; (800a068 <HAL_RCC_OscConfig+0x76c>)
 8009dfe:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009e02:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8009e04:	f7f9 fdee 	bl	80039e4 <HAL_GetTick>
 8009e08:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8009e0a:	e008      	b.n	8009e1e <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8009e0c:	f7f9 fdea 	bl	80039e4 <HAL_GetTick>
 8009e10:	4602      	mov	r2, r0
 8009e12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e14:	1ad3      	subs	r3, r2, r3
 8009e16:	2b02      	cmp	r3, #2
 8009e18:	d901      	bls.n	8009e1e <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8009e1a:	2303      	movs	r3, #3
 8009e1c:	e1c0      	b.n	800a1a0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8009e1e:	4b92      	ldr	r3, [pc, #584]	; (800a068 <HAL_RCC_OscConfig+0x76c>)
 8009e20:	681b      	ldr	r3, [r3, #0]
 8009e22:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8009e26:	2b00      	cmp	r3, #0
 8009e28:	d1f0      	bne.n	8009e0c <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8009e2a:	687b      	ldr	r3, [r7, #4]
 8009e2c:	681b      	ldr	r3, [r3, #0]
 8009e2e:	f003 0304 	and.w	r3, r3, #4
 8009e32:	2b00      	cmp	r3, #0
 8009e34:	f000 8081 	beq.w	8009f3a <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8009e38:	4b8c      	ldr	r3, [pc, #560]	; (800a06c <HAL_RCC_OscConfig+0x770>)
 8009e3a:	681b      	ldr	r3, [r3, #0]
 8009e3c:	4a8b      	ldr	r2, [pc, #556]	; (800a06c <HAL_RCC_OscConfig+0x770>)
 8009e3e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009e42:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8009e44:	f7f9 fdce 	bl	80039e4 <HAL_GetTick>
 8009e48:	6278      	str	r0, [r7, #36]	; 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8009e4a:	e008      	b.n	8009e5e <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009e4c:	f7f9 fdca 	bl	80039e4 <HAL_GetTick>
 8009e50:	4602      	mov	r2, r0
 8009e52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e54:	1ad3      	subs	r3, r2, r3
 8009e56:	2b64      	cmp	r3, #100	; 0x64
 8009e58:	d901      	bls.n	8009e5e <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8009e5a:	2303      	movs	r3, #3
 8009e5c:	e1a0      	b.n	800a1a0 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8009e5e:	4b83      	ldr	r3, [pc, #524]	; (800a06c <HAL_RCC_OscConfig+0x770>)
 8009e60:	681b      	ldr	r3, [r3, #0]
 8009e62:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009e66:	2b00      	cmp	r3, #0
 8009e68:	d0f0      	beq.n	8009e4c <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009e6a:	687b      	ldr	r3, [r7, #4]
 8009e6c:	689b      	ldr	r3, [r3, #8]
 8009e6e:	2b01      	cmp	r3, #1
 8009e70:	d106      	bne.n	8009e80 <HAL_RCC_OscConfig+0x584>
 8009e72:	4b7d      	ldr	r3, [pc, #500]	; (800a068 <HAL_RCC_OscConfig+0x76c>)
 8009e74:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009e76:	4a7c      	ldr	r2, [pc, #496]	; (800a068 <HAL_RCC_OscConfig+0x76c>)
 8009e78:	f043 0301 	orr.w	r3, r3, #1
 8009e7c:	6713      	str	r3, [r2, #112]	; 0x70
 8009e7e:	e02d      	b.n	8009edc <HAL_RCC_OscConfig+0x5e0>
 8009e80:	687b      	ldr	r3, [r7, #4]
 8009e82:	689b      	ldr	r3, [r3, #8]
 8009e84:	2b00      	cmp	r3, #0
 8009e86:	d10c      	bne.n	8009ea2 <HAL_RCC_OscConfig+0x5a6>
 8009e88:	4b77      	ldr	r3, [pc, #476]	; (800a068 <HAL_RCC_OscConfig+0x76c>)
 8009e8a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009e8c:	4a76      	ldr	r2, [pc, #472]	; (800a068 <HAL_RCC_OscConfig+0x76c>)
 8009e8e:	f023 0301 	bic.w	r3, r3, #1
 8009e92:	6713      	str	r3, [r2, #112]	; 0x70
 8009e94:	4b74      	ldr	r3, [pc, #464]	; (800a068 <HAL_RCC_OscConfig+0x76c>)
 8009e96:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009e98:	4a73      	ldr	r2, [pc, #460]	; (800a068 <HAL_RCC_OscConfig+0x76c>)
 8009e9a:	f023 0304 	bic.w	r3, r3, #4
 8009e9e:	6713      	str	r3, [r2, #112]	; 0x70
 8009ea0:	e01c      	b.n	8009edc <HAL_RCC_OscConfig+0x5e0>
 8009ea2:	687b      	ldr	r3, [r7, #4]
 8009ea4:	689b      	ldr	r3, [r3, #8]
 8009ea6:	2b05      	cmp	r3, #5
 8009ea8:	d10c      	bne.n	8009ec4 <HAL_RCC_OscConfig+0x5c8>
 8009eaa:	4b6f      	ldr	r3, [pc, #444]	; (800a068 <HAL_RCC_OscConfig+0x76c>)
 8009eac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009eae:	4a6e      	ldr	r2, [pc, #440]	; (800a068 <HAL_RCC_OscConfig+0x76c>)
 8009eb0:	f043 0304 	orr.w	r3, r3, #4
 8009eb4:	6713      	str	r3, [r2, #112]	; 0x70
 8009eb6:	4b6c      	ldr	r3, [pc, #432]	; (800a068 <HAL_RCC_OscConfig+0x76c>)
 8009eb8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009eba:	4a6b      	ldr	r2, [pc, #428]	; (800a068 <HAL_RCC_OscConfig+0x76c>)
 8009ebc:	f043 0301 	orr.w	r3, r3, #1
 8009ec0:	6713      	str	r3, [r2, #112]	; 0x70
 8009ec2:	e00b      	b.n	8009edc <HAL_RCC_OscConfig+0x5e0>
 8009ec4:	4b68      	ldr	r3, [pc, #416]	; (800a068 <HAL_RCC_OscConfig+0x76c>)
 8009ec6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009ec8:	4a67      	ldr	r2, [pc, #412]	; (800a068 <HAL_RCC_OscConfig+0x76c>)
 8009eca:	f023 0301 	bic.w	r3, r3, #1
 8009ece:	6713      	str	r3, [r2, #112]	; 0x70
 8009ed0:	4b65      	ldr	r3, [pc, #404]	; (800a068 <HAL_RCC_OscConfig+0x76c>)
 8009ed2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009ed4:	4a64      	ldr	r2, [pc, #400]	; (800a068 <HAL_RCC_OscConfig+0x76c>)
 8009ed6:	f023 0304 	bic.w	r3, r3, #4
 8009eda:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8009edc:	687b      	ldr	r3, [r7, #4]
 8009ede:	689b      	ldr	r3, [r3, #8]
 8009ee0:	2b00      	cmp	r3, #0
 8009ee2:	d015      	beq.n	8009f10 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009ee4:	f7f9 fd7e 	bl	80039e4 <HAL_GetTick>
 8009ee8:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8009eea:	e00a      	b.n	8009f02 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009eec:	f7f9 fd7a 	bl	80039e4 <HAL_GetTick>
 8009ef0:	4602      	mov	r2, r0
 8009ef2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ef4:	1ad3      	subs	r3, r2, r3
 8009ef6:	f241 3288 	movw	r2, #5000	; 0x1388
 8009efa:	4293      	cmp	r3, r2
 8009efc:	d901      	bls.n	8009f02 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8009efe:	2303      	movs	r3, #3
 8009f00:	e14e      	b.n	800a1a0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8009f02:	4b59      	ldr	r3, [pc, #356]	; (800a068 <HAL_RCC_OscConfig+0x76c>)
 8009f04:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009f06:	f003 0302 	and.w	r3, r3, #2
 8009f0a:	2b00      	cmp	r3, #0
 8009f0c:	d0ee      	beq.n	8009eec <HAL_RCC_OscConfig+0x5f0>
 8009f0e:	e014      	b.n	8009f3a <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009f10:	f7f9 fd68 	bl	80039e4 <HAL_GetTick>
 8009f14:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8009f16:	e00a      	b.n	8009f2e <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009f18:	f7f9 fd64 	bl	80039e4 <HAL_GetTick>
 8009f1c:	4602      	mov	r2, r0
 8009f1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f20:	1ad3      	subs	r3, r2, r3
 8009f22:	f241 3288 	movw	r2, #5000	; 0x1388
 8009f26:	4293      	cmp	r3, r2
 8009f28:	d901      	bls.n	8009f2e <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8009f2a:	2303      	movs	r3, #3
 8009f2c:	e138      	b.n	800a1a0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8009f2e:	4b4e      	ldr	r3, [pc, #312]	; (800a068 <HAL_RCC_OscConfig+0x76c>)
 8009f30:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009f32:	f003 0302 	and.w	r3, r3, #2
 8009f36:	2b00      	cmp	r3, #0
 8009f38:	d1ee      	bne.n	8009f18 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8009f3a:	687b      	ldr	r3, [r7, #4]
 8009f3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009f3e:	2b00      	cmp	r3, #0
 8009f40:	f000 812d 	beq.w	800a19e <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8009f44:	4b48      	ldr	r3, [pc, #288]	; (800a068 <HAL_RCC_OscConfig+0x76c>)
 8009f46:	691b      	ldr	r3, [r3, #16]
 8009f48:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8009f4c:	2b18      	cmp	r3, #24
 8009f4e:	f000 80bd 	beq.w	800a0cc <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8009f52:	687b      	ldr	r3, [r7, #4]
 8009f54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009f56:	2b02      	cmp	r3, #2
 8009f58:	f040 809e 	bne.w	800a098 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009f5c:	4b42      	ldr	r3, [pc, #264]	; (800a068 <HAL_RCC_OscConfig+0x76c>)
 8009f5e:	681b      	ldr	r3, [r3, #0]
 8009f60:	4a41      	ldr	r2, [pc, #260]	; (800a068 <HAL_RCC_OscConfig+0x76c>)
 8009f62:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8009f66:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009f68:	f7f9 fd3c 	bl	80039e4 <HAL_GetTick>
 8009f6c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8009f6e:	e008      	b.n	8009f82 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009f70:	f7f9 fd38 	bl	80039e4 <HAL_GetTick>
 8009f74:	4602      	mov	r2, r0
 8009f76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f78:	1ad3      	subs	r3, r2, r3
 8009f7a:	2b02      	cmp	r3, #2
 8009f7c:	d901      	bls.n	8009f82 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8009f7e:	2303      	movs	r3, #3
 8009f80:	e10e      	b.n	800a1a0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8009f82:	4b39      	ldr	r3, [pc, #228]	; (800a068 <HAL_RCC_OscConfig+0x76c>)
 8009f84:	681b      	ldr	r3, [r3, #0]
 8009f86:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009f8a:	2b00      	cmp	r3, #0
 8009f8c:	d1f0      	bne.n	8009f70 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8009f8e:	4b36      	ldr	r3, [pc, #216]	; (800a068 <HAL_RCC_OscConfig+0x76c>)
 8009f90:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8009f92:	4b37      	ldr	r3, [pc, #220]	; (800a070 <HAL_RCC_OscConfig+0x774>)
 8009f94:	4013      	ands	r3, r2
 8009f96:	687a      	ldr	r2, [r7, #4]
 8009f98:	6a91      	ldr	r1, [r2, #40]	; 0x28
 8009f9a:	687a      	ldr	r2, [r7, #4]
 8009f9c:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8009f9e:	0112      	lsls	r2, r2, #4
 8009fa0:	430a      	orrs	r2, r1
 8009fa2:	4931      	ldr	r1, [pc, #196]	; (800a068 <HAL_RCC_OscConfig+0x76c>)
 8009fa4:	4313      	orrs	r3, r2
 8009fa6:	628b      	str	r3, [r1, #40]	; 0x28
 8009fa8:	687b      	ldr	r3, [r7, #4]
 8009faa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009fac:	3b01      	subs	r3, #1
 8009fae:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8009fb2:	687b      	ldr	r3, [r7, #4]
 8009fb4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009fb6:	3b01      	subs	r3, #1
 8009fb8:	025b      	lsls	r3, r3, #9
 8009fba:	b29b      	uxth	r3, r3
 8009fbc:	431a      	orrs	r2, r3
 8009fbe:	687b      	ldr	r3, [r7, #4]
 8009fc0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009fc2:	3b01      	subs	r3, #1
 8009fc4:	041b      	lsls	r3, r3, #16
 8009fc6:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8009fca:	431a      	orrs	r2, r3
 8009fcc:	687b      	ldr	r3, [r7, #4]
 8009fce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009fd0:	3b01      	subs	r3, #1
 8009fd2:	061b      	lsls	r3, r3, #24
 8009fd4:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8009fd8:	4923      	ldr	r1, [pc, #140]	; (800a068 <HAL_RCC_OscConfig+0x76c>)
 8009fda:	4313      	orrs	r3, r2
 8009fdc:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8009fde:	4b22      	ldr	r3, [pc, #136]	; (800a068 <HAL_RCC_OscConfig+0x76c>)
 8009fe0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009fe2:	4a21      	ldr	r2, [pc, #132]	; (800a068 <HAL_RCC_OscConfig+0x76c>)
 8009fe4:	f023 0301 	bic.w	r3, r3, #1
 8009fe8:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8009fea:	4b1f      	ldr	r3, [pc, #124]	; (800a068 <HAL_RCC_OscConfig+0x76c>)
 8009fec:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009fee:	4b21      	ldr	r3, [pc, #132]	; (800a074 <HAL_RCC_OscConfig+0x778>)
 8009ff0:	4013      	ands	r3, r2
 8009ff2:	687a      	ldr	r2, [r7, #4]
 8009ff4:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8009ff6:	00d2      	lsls	r2, r2, #3
 8009ff8:	491b      	ldr	r1, [pc, #108]	; (800a068 <HAL_RCC_OscConfig+0x76c>)
 8009ffa:	4313      	orrs	r3, r2
 8009ffc:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8009ffe:	4b1a      	ldr	r3, [pc, #104]	; (800a068 <HAL_RCC_OscConfig+0x76c>)
 800a000:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a002:	f023 020c 	bic.w	r2, r3, #12
 800a006:	687b      	ldr	r3, [r7, #4]
 800a008:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a00a:	4917      	ldr	r1, [pc, #92]	; (800a068 <HAL_RCC_OscConfig+0x76c>)
 800a00c:	4313      	orrs	r3, r2
 800a00e:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800a010:	4b15      	ldr	r3, [pc, #84]	; (800a068 <HAL_RCC_OscConfig+0x76c>)
 800a012:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a014:	f023 0202 	bic.w	r2, r3, #2
 800a018:	687b      	ldr	r3, [r7, #4]
 800a01a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a01c:	4912      	ldr	r1, [pc, #72]	; (800a068 <HAL_RCC_OscConfig+0x76c>)
 800a01e:	4313      	orrs	r3, r2
 800a020:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800a022:	4b11      	ldr	r3, [pc, #68]	; (800a068 <HAL_RCC_OscConfig+0x76c>)
 800a024:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a026:	4a10      	ldr	r2, [pc, #64]	; (800a068 <HAL_RCC_OscConfig+0x76c>)
 800a028:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a02c:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a02e:	4b0e      	ldr	r3, [pc, #56]	; (800a068 <HAL_RCC_OscConfig+0x76c>)
 800a030:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a032:	4a0d      	ldr	r2, [pc, #52]	; (800a068 <HAL_RCC_OscConfig+0x76c>)
 800a034:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800a038:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800a03a:	4b0b      	ldr	r3, [pc, #44]	; (800a068 <HAL_RCC_OscConfig+0x76c>)
 800a03c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a03e:	4a0a      	ldr	r2, [pc, #40]	; (800a068 <HAL_RCC_OscConfig+0x76c>)
 800a040:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800a044:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 800a046:	4b08      	ldr	r3, [pc, #32]	; (800a068 <HAL_RCC_OscConfig+0x76c>)
 800a048:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a04a:	4a07      	ldr	r2, [pc, #28]	; (800a068 <HAL_RCC_OscConfig+0x76c>)
 800a04c:	f043 0301 	orr.w	r3, r3, #1
 800a050:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800a052:	4b05      	ldr	r3, [pc, #20]	; (800a068 <HAL_RCC_OscConfig+0x76c>)
 800a054:	681b      	ldr	r3, [r3, #0]
 800a056:	4a04      	ldr	r2, [pc, #16]	; (800a068 <HAL_RCC_OscConfig+0x76c>)
 800a058:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800a05c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a05e:	f7f9 fcc1 	bl	80039e4 <HAL_GetTick>
 800a062:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800a064:	e011      	b.n	800a08a <HAL_RCC_OscConfig+0x78e>
 800a066:	bf00      	nop
 800a068:	58024400 	.word	0x58024400
 800a06c:	58024800 	.word	0x58024800
 800a070:	fffffc0c 	.word	0xfffffc0c
 800a074:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a078:	f7f9 fcb4 	bl	80039e4 <HAL_GetTick>
 800a07c:	4602      	mov	r2, r0
 800a07e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a080:	1ad3      	subs	r3, r2, r3
 800a082:	2b02      	cmp	r3, #2
 800a084:	d901      	bls.n	800a08a <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 800a086:	2303      	movs	r3, #3
 800a088:	e08a      	b.n	800a1a0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800a08a:	4b47      	ldr	r3, [pc, #284]	; (800a1a8 <HAL_RCC_OscConfig+0x8ac>)
 800a08c:	681b      	ldr	r3, [r3, #0]
 800a08e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a092:	2b00      	cmp	r3, #0
 800a094:	d0f0      	beq.n	800a078 <HAL_RCC_OscConfig+0x77c>
 800a096:	e082      	b.n	800a19e <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a098:	4b43      	ldr	r3, [pc, #268]	; (800a1a8 <HAL_RCC_OscConfig+0x8ac>)
 800a09a:	681b      	ldr	r3, [r3, #0]
 800a09c:	4a42      	ldr	r2, [pc, #264]	; (800a1a8 <HAL_RCC_OscConfig+0x8ac>)
 800a09e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800a0a2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a0a4:	f7f9 fc9e 	bl	80039e4 <HAL_GetTick>
 800a0a8:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800a0aa:	e008      	b.n	800a0be <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a0ac:	f7f9 fc9a 	bl	80039e4 <HAL_GetTick>
 800a0b0:	4602      	mov	r2, r0
 800a0b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a0b4:	1ad3      	subs	r3, r2, r3
 800a0b6:	2b02      	cmp	r3, #2
 800a0b8:	d901      	bls.n	800a0be <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 800a0ba:	2303      	movs	r3, #3
 800a0bc:	e070      	b.n	800a1a0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800a0be:	4b3a      	ldr	r3, [pc, #232]	; (800a1a8 <HAL_RCC_OscConfig+0x8ac>)
 800a0c0:	681b      	ldr	r3, [r3, #0]
 800a0c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a0c6:	2b00      	cmp	r3, #0
 800a0c8:	d1f0      	bne.n	800a0ac <HAL_RCC_OscConfig+0x7b0>
 800a0ca:	e068      	b.n	800a19e <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 800a0cc:	4b36      	ldr	r3, [pc, #216]	; (800a1a8 <HAL_RCC_OscConfig+0x8ac>)
 800a0ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a0d0:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800a0d2:	4b35      	ldr	r3, [pc, #212]	; (800a1a8 <HAL_RCC_OscConfig+0x8ac>)
 800a0d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a0d6:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800a0d8:	687b      	ldr	r3, [r7, #4]
 800a0da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a0dc:	2b01      	cmp	r3, #1
 800a0de:	d031      	beq.n	800a144 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800a0e0:	693b      	ldr	r3, [r7, #16]
 800a0e2:	f003 0203 	and.w	r2, r3, #3
 800a0e6:	687b      	ldr	r3, [r7, #4]
 800a0e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800a0ea:	429a      	cmp	r2, r3
 800a0ec:	d12a      	bne.n	800a144 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800a0ee:	693b      	ldr	r3, [r7, #16]
 800a0f0:	091b      	lsrs	r3, r3, #4
 800a0f2:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800a0f6:	687b      	ldr	r3, [r7, #4]
 800a0f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800a0fa:	429a      	cmp	r2, r3
 800a0fc:	d122      	bne.n	800a144 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800a0fe:	68fb      	ldr	r3, [r7, #12]
 800a100:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800a104:	687b      	ldr	r3, [r7, #4]
 800a106:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a108:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800a10a:	429a      	cmp	r2, r3
 800a10c:	d11a      	bne.n	800a144 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800a10e:	68fb      	ldr	r3, [r7, #12]
 800a110:	0a5b      	lsrs	r3, r3, #9
 800a112:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800a116:	687b      	ldr	r3, [r7, #4]
 800a118:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a11a:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800a11c:	429a      	cmp	r2, r3
 800a11e:	d111      	bne.n	800a144 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800a120:	68fb      	ldr	r3, [r7, #12]
 800a122:	0c1b      	lsrs	r3, r3, #16
 800a124:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800a128:	687b      	ldr	r3, [r7, #4]
 800a12a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a12c:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800a12e:	429a      	cmp	r2, r3
 800a130:	d108      	bne.n	800a144 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800a132:	68fb      	ldr	r3, [r7, #12]
 800a134:	0e1b      	lsrs	r3, r3, #24
 800a136:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800a13a:	687b      	ldr	r3, [r7, #4]
 800a13c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a13e:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800a140:	429a      	cmp	r2, r3
 800a142:	d001      	beq.n	800a148 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 800a144:	2301      	movs	r3, #1
 800a146:	e02b      	b.n	800a1a0 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 800a148:	4b17      	ldr	r3, [pc, #92]	; (800a1a8 <HAL_RCC_OscConfig+0x8ac>)
 800a14a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a14c:	08db      	lsrs	r3, r3, #3
 800a14e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800a152:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 800a154:	687b      	ldr	r3, [r7, #4]
 800a156:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a158:	693a      	ldr	r2, [r7, #16]
 800a15a:	429a      	cmp	r2, r3
 800a15c:	d01f      	beq.n	800a19e <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 800a15e:	4b12      	ldr	r3, [pc, #72]	; (800a1a8 <HAL_RCC_OscConfig+0x8ac>)
 800a160:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a162:	4a11      	ldr	r2, [pc, #68]	; (800a1a8 <HAL_RCC_OscConfig+0x8ac>)
 800a164:	f023 0301 	bic.w	r3, r3, #1
 800a168:	62d3      	str	r3, [r2, #44]	; 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800a16a:	f7f9 fc3b 	bl	80039e4 <HAL_GetTick>
 800a16e:	6278      	str	r0, [r7, #36]	; 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 800a170:	bf00      	nop
 800a172:	f7f9 fc37 	bl	80039e4 <HAL_GetTick>
 800a176:	4602      	mov	r2, r0
 800a178:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a17a:	4293      	cmp	r3, r2
 800a17c:	d0f9      	beq.n	800a172 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800a17e:	4b0a      	ldr	r3, [pc, #40]	; (800a1a8 <HAL_RCC_OscConfig+0x8ac>)
 800a180:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a182:	4b0a      	ldr	r3, [pc, #40]	; (800a1ac <HAL_RCC_OscConfig+0x8b0>)
 800a184:	4013      	ands	r3, r2
 800a186:	687a      	ldr	r2, [r7, #4]
 800a188:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800a18a:	00d2      	lsls	r2, r2, #3
 800a18c:	4906      	ldr	r1, [pc, #24]	; (800a1a8 <HAL_RCC_OscConfig+0x8ac>)
 800a18e:	4313      	orrs	r3, r2
 800a190:	634b      	str	r3, [r1, #52]	; 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 800a192:	4b05      	ldr	r3, [pc, #20]	; (800a1a8 <HAL_RCC_OscConfig+0x8ac>)
 800a194:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a196:	4a04      	ldr	r2, [pc, #16]	; (800a1a8 <HAL_RCC_OscConfig+0x8ac>)
 800a198:	f043 0301 	orr.w	r3, r3, #1
 800a19c:	62d3      	str	r3, [r2, #44]	; 0x2c
        }
      }
    }
  }
  return HAL_OK;
 800a19e:	2300      	movs	r3, #0
}
 800a1a0:	4618      	mov	r0, r3
 800a1a2:	3730      	adds	r7, #48	; 0x30
 800a1a4:	46bd      	mov	sp, r7
 800a1a6:	bd80      	pop	{r7, pc}
 800a1a8:	58024400 	.word	0x58024400
 800a1ac:	ffff0007 	.word	0xffff0007

0800a1b0 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800a1b0:	b580      	push	{r7, lr}
 800a1b2:	b086      	sub	sp, #24
 800a1b4:	af00      	add	r7, sp, #0
 800a1b6:	6078      	str	r0, [r7, #4]
 800a1b8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800a1ba:	687b      	ldr	r3, [r7, #4]
 800a1bc:	2b00      	cmp	r3, #0
 800a1be:	d101      	bne.n	800a1c4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800a1c0:	2301      	movs	r3, #1
 800a1c2:	e19c      	b.n	800a4fe <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800a1c4:	4b8a      	ldr	r3, [pc, #552]	; (800a3f0 <HAL_RCC_ClockConfig+0x240>)
 800a1c6:	681b      	ldr	r3, [r3, #0]
 800a1c8:	f003 030f 	and.w	r3, r3, #15
 800a1cc:	683a      	ldr	r2, [r7, #0]
 800a1ce:	429a      	cmp	r2, r3
 800a1d0:	d910      	bls.n	800a1f4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a1d2:	4b87      	ldr	r3, [pc, #540]	; (800a3f0 <HAL_RCC_ClockConfig+0x240>)
 800a1d4:	681b      	ldr	r3, [r3, #0]
 800a1d6:	f023 020f 	bic.w	r2, r3, #15
 800a1da:	4985      	ldr	r1, [pc, #532]	; (800a3f0 <HAL_RCC_ClockConfig+0x240>)
 800a1dc:	683b      	ldr	r3, [r7, #0]
 800a1de:	4313      	orrs	r3, r2
 800a1e0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800a1e2:	4b83      	ldr	r3, [pc, #524]	; (800a3f0 <HAL_RCC_ClockConfig+0x240>)
 800a1e4:	681b      	ldr	r3, [r3, #0]
 800a1e6:	f003 030f 	and.w	r3, r3, #15
 800a1ea:	683a      	ldr	r2, [r7, #0]
 800a1ec:	429a      	cmp	r2, r3
 800a1ee:	d001      	beq.n	800a1f4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800a1f0:	2301      	movs	r3, #1
 800a1f2:	e184      	b.n	800a4fe <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800a1f4:	687b      	ldr	r3, [r7, #4]
 800a1f6:	681b      	ldr	r3, [r3, #0]
 800a1f8:	f003 0304 	and.w	r3, r3, #4
 800a1fc:	2b00      	cmp	r3, #0
 800a1fe:	d010      	beq.n	800a222 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800a200:	687b      	ldr	r3, [r7, #4]
 800a202:	691a      	ldr	r2, [r3, #16]
 800a204:	4b7b      	ldr	r3, [pc, #492]	; (800a3f4 <HAL_RCC_ClockConfig+0x244>)
 800a206:	699b      	ldr	r3, [r3, #24]
 800a208:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800a20c:	429a      	cmp	r2, r3
 800a20e:	d908      	bls.n	800a222 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800a210:	4b78      	ldr	r3, [pc, #480]	; (800a3f4 <HAL_RCC_ClockConfig+0x244>)
 800a212:	699b      	ldr	r3, [r3, #24]
 800a214:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800a218:	687b      	ldr	r3, [r7, #4]
 800a21a:	691b      	ldr	r3, [r3, #16]
 800a21c:	4975      	ldr	r1, [pc, #468]	; (800a3f4 <HAL_RCC_ClockConfig+0x244>)
 800a21e:	4313      	orrs	r3, r2
 800a220:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a222:	687b      	ldr	r3, [r7, #4]
 800a224:	681b      	ldr	r3, [r3, #0]
 800a226:	f003 0308 	and.w	r3, r3, #8
 800a22a:	2b00      	cmp	r3, #0
 800a22c:	d010      	beq.n	800a250 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800a22e:	687b      	ldr	r3, [r7, #4]
 800a230:	695a      	ldr	r2, [r3, #20]
 800a232:	4b70      	ldr	r3, [pc, #448]	; (800a3f4 <HAL_RCC_ClockConfig+0x244>)
 800a234:	69db      	ldr	r3, [r3, #28]
 800a236:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800a23a:	429a      	cmp	r2, r3
 800a23c:	d908      	bls.n	800a250 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800a23e:	4b6d      	ldr	r3, [pc, #436]	; (800a3f4 <HAL_RCC_ClockConfig+0x244>)
 800a240:	69db      	ldr	r3, [r3, #28]
 800a242:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800a246:	687b      	ldr	r3, [r7, #4]
 800a248:	695b      	ldr	r3, [r3, #20]
 800a24a:	496a      	ldr	r1, [pc, #424]	; (800a3f4 <HAL_RCC_ClockConfig+0x244>)
 800a24c:	4313      	orrs	r3, r2
 800a24e:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a250:	687b      	ldr	r3, [r7, #4]
 800a252:	681b      	ldr	r3, [r3, #0]
 800a254:	f003 0310 	and.w	r3, r3, #16
 800a258:	2b00      	cmp	r3, #0
 800a25a:	d010      	beq.n	800a27e <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800a25c:	687b      	ldr	r3, [r7, #4]
 800a25e:	699a      	ldr	r2, [r3, #24]
 800a260:	4b64      	ldr	r3, [pc, #400]	; (800a3f4 <HAL_RCC_ClockConfig+0x244>)
 800a262:	69db      	ldr	r3, [r3, #28]
 800a264:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800a268:	429a      	cmp	r2, r3
 800a26a:	d908      	bls.n	800a27e <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800a26c:	4b61      	ldr	r3, [pc, #388]	; (800a3f4 <HAL_RCC_ClockConfig+0x244>)
 800a26e:	69db      	ldr	r3, [r3, #28]
 800a270:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800a274:	687b      	ldr	r3, [r7, #4]
 800a276:	699b      	ldr	r3, [r3, #24]
 800a278:	495e      	ldr	r1, [pc, #376]	; (800a3f4 <HAL_RCC_ClockConfig+0x244>)
 800a27a:	4313      	orrs	r3, r2
 800a27c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800a27e:	687b      	ldr	r3, [r7, #4]
 800a280:	681b      	ldr	r3, [r3, #0]
 800a282:	f003 0320 	and.w	r3, r3, #32
 800a286:	2b00      	cmp	r3, #0
 800a288:	d010      	beq.n	800a2ac <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800a28a:	687b      	ldr	r3, [r7, #4]
 800a28c:	69da      	ldr	r2, [r3, #28]
 800a28e:	4b59      	ldr	r3, [pc, #356]	; (800a3f4 <HAL_RCC_ClockConfig+0x244>)
 800a290:	6a1b      	ldr	r3, [r3, #32]
 800a292:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800a296:	429a      	cmp	r2, r3
 800a298:	d908      	bls.n	800a2ac <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800a29a:	4b56      	ldr	r3, [pc, #344]	; (800a3f4 <HAL_RCC_ClockConfig+0x244>)
 800a29c:	6a1b      	ldr	r3, [r3, #32]
 800a29e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800a2a2:	687b      	ldr	r3, [r7, #4]
 800a2a4:	69db      	ldr	r3, [r3, #28]
 800a2a6:	4953      	ldr	r1, [pc, #332]	; (800a3f4 <HAL_RCC_ClockConfig+0x244>)
 800a2a8:	4313      	orrs	r3, r2
 800a2aa:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800a2ac:	687b      	ldr	r3, [r7, #4]
 800a2ae:	681b      	ldr	r3, [r3, #0]
 800a2b0:	f003 0302 	and.w	r3, r3, #2
 800a2b4:	2b00      	cmp	r3, #0
 800a2b6:	d010      	beq.n	800a2da <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800a2b8:	687b      	ldr	r3, [r7, #4]
 800a2ba:	68da      	ldr	r2, [r3, #12]
 800a2bc:	4b4d      	ldr	r3, [pc, #308]	; (800a3f4 <HAL_RCC_ClockConfig+0x244>)
 800a2be:	699b      	ldr	r3, [r3, #24]
 800a2c0:	f003 030f 	and.w	r3, r3, #15
 800a2c4:	429a      	cmp	r2, r3
 800a2c6:	d908      	bls.n	800a2da <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800a2c8:	4b4a      	ldr	r3, [pc, #296]	; (800a3f4 <HAL_RCC_ClockConfig+0x244>)
 800a2ca:	699b      	ldr	r3, [r3, #24]
 800a2cc:	f023 020f 	bic.w	r2, r3, #15
 800a2d0:	687b      	ldr	r3, [r7, #4]
 800a2d2:	68db      	ldr	r3, [r3, #12]
 800a2d4:	4947      	ldr	r1, [pc, #284]	; (800a3f4 <HAL_RCC_ClockConfig+0x244>)
 800a2d6:	4313      	orrs	r3, r2
 800a2d8:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800a2da:	687b      	ldr	r3, [r7, #4]
 800a2dc:	681b      	ldr	r3, [r3, #0]
 800a2de:	f003 0301 	and.w	r3, r3, #1
 800a2e2:	2b00      	cmp	r3, #0
 800a2e4:	d055      	beq.n	800a392 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800a2e6:	4b43      	ldr	r3, [pc, #268]	; (800a3f4 <HAL_RCC_ClockConfig+0x244>)
 800a2e8:	699b      	ldr	r3, [r3, #24]
 800a2ea:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 800a2ee:	687b      	ldr	r3, [r7, #4]
 800a2f0:	689b      	ldr	r3, [r3, #8]
 800a2f2:	4940      	ldr	r1, [pc, #256]	; (800a3f4 <HAL_RCC_ClockConfig+0x244>)
 800a2f4:	4313      	orrs	r3, r2
 800a2f6:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800a2f8:	687b      	ldr	r3, [r7, #4]
 800a2fa:	685b      	ldr	r3, [r3, #4]
 800a2fc:	2b02      	cmp	r3, #2
 800a2fe:	d107      	bne.n	800a310 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800a300:	4b3c      	ldr	r3, [pc, #240]	; (800a3f4 <HAL_RCC_ClockConfig+0x244>)
 800a302:	681b      	ldr	r3, [r3, #0]
 800a304:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a308:	2b00      	cmp	r3, #0
 800a30a:	d121      	bne.n	800a350 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800a30c:	2301      	movs	r3, #1
 800a30e:	e0f6      	b.n	800a4fe <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800a310:	687b      	ldr	r3, [r7, #4]
 800a312:	685b      	ldr	r3, [r3, #4]
 800a314:	2b03      	cmp	r3, #3
 800a316:	d107      	bne.n	800a328 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800a318:	4b36      	ldr	r3, [pc, #216]	; (800a3f4 <HAL_RCC_ClockConfig+0x244>)
 800a31a:	681b      	ldr	r3, [r3, #0]
 800a31c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a320:	2b00      	cmp	r3, #0
 800a322:	d115      	bne.n	800a350 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800a324:	2301      	movs	r3, #1
 800a326:	e0ea      	b.n	800a4fe <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800a328:	687b      	ldr	r3, [r7, #4]
 800a32a:	685b      	ldr	r3, [r3, #4]
 800a32c:	2b01      	cmp	r3, #1
 800a32e:	d107      	bne.n	800a340 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800a330:	4b30      	ldr	r3, [pc, #192]	; (800a3f4 <HAL_RCC_ClockConfig+0x244>)
 800a332:	681b      	ldr	r3, [r3, #0]
 800a334:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a338:	2b00      	cmp	r3, #0
 800a33a:	d109      	bne.n	800a350 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800a33c:	2301      	movs	r3, #1
 800a33e:	e0de      	b.n	800a4fe <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800a340:	4b2c      	ldr	r3, [pc, #176]	; (800a3f4 <HAL_RCC_ClockConfig+0x244>)
 800a342:	681b      	ldr	r3, [r3, #0]
 800a344:	f003 0304 	and.w	r3, r3, #4
 800a348:	2b00      	cmp	r3, #0
 800a34a:	d101      	bne.n	800a350 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800a34c:	2301      	movs	r3, #1
 800a34e:	e0d6      	b.n	800a4fe <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800a350:	4b28      	ldr	r3, [pc, #160]	; (800a3f4 <HAL_RCC_ClockConfig+0x244>)
 800a352:	691b      	ldr	r3, [r3, #16]
 800a354:	f023 0207 	bic.w	r2, r3, #7
 800a358:	687b      	ldr	r3, [r7, #4]
 800a35a:	685b      	ldr	r3, [r3, #4]
 800a35c:	4925      	ldr	r1, [pc, #148]	; (800a3f4 <HAL_RCC_ClockConfig+0x244>)
 800a35e:	4313      	orrs	r3, r2
 800a360:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a362:	f7f9 fb3f 	bl	80039e4 <HAL_GetTick>
 800a366:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a368:	e00a      	b.n	800a380 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800a36a:	f7f9 fb3b 	bl	80039e4 <HAL_GetTick>
 800a36e:	4602      	mov	r2, r0
 800a370:	697b      	ldr	r3, [r7, #20]
 800a372:	1ad3      	subs	r3, r2, r3
 800a374:	f241 3288 	movw	r2, #5000	; 0x1388
 800a378:	4293      	cmp	r3, r2
 800a37a:	d901      	bls.n	800a380 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 800a37c:	2303      	movs	r3, #3
 800a37e:	e0be      	b.n	800a4fe <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a380:	4b1c      	ldr	r3, [pc, #112]	; (800a3f4 <HAL_RCC_ClockConfig+0x244>)
 800a382:	691b      	ldr	r3, [r3, #16]
 800a384:	f003 0238 	and.w	r2, r3, #56	; 0x38
 800a388:	687b      	ldr	r3, [r7, #4]
 800a38a:	685b      	ldr	r3, [r3, #4]
 800a38c:	00db      	lsls	r3, r3, #3
 800a38e:	429a      	cmp	r2, r3
 800a390:	d1eb      	bne.n	800a36a <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800a392:	687b      	ldr	r3, [r7, #4]
 800a394:	681b      	ldr	r3, [r3, #0]
 800a396:	f003 0302 	and.w	r3, r3, #2
 800a39a:	2b00      	cmp	r3, #0
 800a39c:	d010      	beq.n	800a3c0 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800a39e:	687b      	ldr	r3, [r7, #4]
 800a3a0:	68da      	ldr	r2, [r3, #12]
 800a3a2:	4b14      	ldr	r3, [pc, #80]	; (800a3f4 <HAL_RCC_ClockConfig+0x244>)
 800a3a4:	699b      	ldr	r3, [r3, #24]
 800a3a6:	f003 030f 	and.w	r3, r3, #15
 800a3aa:	429a      	cmp	r2, r3
 800a3ac:	d208      	bcs.n	800a3c0 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800a3ae:	4b11      	ldr	r3, [pc, #68]	; (800a3f4 <HAL_RCC_ClockConfig+0x244>)
 800a3b0:	699b      	ldr	r3, [r3, #24]
 800a3b2:	f023 020f 	bic.w	r2, r3, #15
 800a3b6:	687b      	ldr	r3, [r7, #4]
 800a3b8:	68db      	ldr	r3, [r3, #12]
 800a3ba:	490e      	ldr	r1, [pc, #56]	; (800a3f4 <HAL_RCC_ClockConfig+0x244>)
 800a3bc:	4313      	orrs	r3, r2
 800a3be:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800a3c0:	4b0b      	ldr	r3, [pc, #44]	; (800a3f0 <HAL_RCC_ClockConfig+0x240>)
 800a3c2:	681b      	ldr	r3, [r3, #0]
 800a3c4:	f003 030f 	and.w	r3, r3, #15
 800a3c8:	683a      	ldr	r2, [r7, #0]
 800a3ca:	429a      	cmp	r2, r3
 800a3cc:	d214      	bcs.n	800a3f8 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a3ce:	4b08      	ldr	r3, [pc, #32]	; (800a3f0 <HAL_RCC_ClockConfig+0x240>)
 800a3d0:	681b      	ldr	r3, [r3, #0]
 800a3d2:	f023 020f 	bic.w	r2, r3, #15
 800a3d6:	4906      	ldr	r1, [pc, #24]	; (800a3f0 <HAL_RCC_ClockConfig+0x240>)
 800a3d8:	683b      	ldr	r3, [r7, #0]
 800a3da:	4313      	orrs	r3, r2
 800a3dc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800a3de:	4b04      	ldr	r3, [pc, #16]	; (800a3f0 <HAL_RCC_ClockConfig+0x240>)
 800a3e0:	681b      	ldr	r3, [r3, #0]
 800a3e2:	f003 030f 	and.w	r3, r3, #15
 800a3e6:	683a      	ldr	r2, [r7, #0]
 800a3e8:	429a      	cmp	r2, r3
 800a3ea:	d005      	beq.n	800a3f8 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800a3ec:	2301      	movs	r3, #1
 800a3ee:	e086      	b.n	800a4fe <HAL_RCC_ClockConfig+0x34e>
 800a3f0:	52002000 	.word	0x52002000
 800a3f4:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800a3f8:	687b      	ldr	r3, [r7, #4]
 800a3fa:	681b      	ldr	r3, [r3, #0]
 800a3fc:	f003 0304 	and.w	r3, r3, #4
 800a400:	2b00      	cmp	r3, #0
 800a402:	d010      	beq.n	800a426 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800a404:	687b      	ldr	r3, [r7, #4]
 800a406:	691a      	ldr	r2, [r3, #16]
 800a408:	4b3f      	ldr	r3, [pc, #252]	; (800a508 <HAL_RCC_ClockConfig+0x358>)
 800a40a:	699b      	ldr	r3, [r3, #24]
 800a40c:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800a410:	429a      	cmp	r2, r3
 800a412:	d208      	bcs.n	800a426 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800a414:	4b3c      	ldr	r3, [pc, #240]	; (800a508 <HAL_RCC_ClockConfig+0x358>)
 800a416:	699b      	ldr	r3, [r3, #24]
 800a418:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800a41c:	687b      	ldr	r3, [r7, #4]
 800a41e:	691b      	ldr	r3, [r3, #16]
 800a420:	4939      	ldr	r1, [pc, #228]	; (800a508 <HAL_RCC_ClockConfig+0x358>)
 800a422:	4313      	orrs	r3, r2
 800a424:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a426:	687b      	ldr	r3, [r7, #4]
 800a428:	681b      	ldr	r3, [r3, #0]
 800a42a:	f003 0308 	and.w	r3, r3, #8
 800a42e:	2b00      	cmp	r3, #0
 800a430:	d010      	beq.n	800a454 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800a432:	687b      	ldr	r3, [r7, #4]
 800a434:	695a      	ldr	r2, [r3, #20]
 800a436:	4b34      	ldr	r3, [pc, #208]	; (800a508 <HAL_RCC_ClockConfig+0x358>)
 800a438:	69db      	ldr	r3, [r3, #28]
 800a43a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800a43e:	429a      	cmp	r2, r3
 800a440:	d208      	bcs.n	800a454 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800a442:	4b31      	ldr	r3, [pc, #196]	; (800a508 <HAL_RCC_ClockConfig+0x358>)
 800a444:	69db      	ldr	r3, [r3, #28]
 800a446:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800a44a:	687b      	ldr	r3, [r7, #4]
 800a44c:	695b      	ldr	r3, [r3, #20]
 800a44e:	492e      	ldr	r1, [pc, #184]	; (800a508 <HAL_RCC_ClockConfig+0x358>)
 800a450:	4313      	orrs	r3, r2
 800a452:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a454:	687b      	ldr	r3, [r7, #4]
 800a456:	681b      	ldr	r3, [r3, #0]
 800a458:	f003 0310 	and.w	r3, r3, #16
 800a45c:	2b00      	cmp	r3, #0
 800a45e:	d010      	beq.n	800a482 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800a460:	687b      	ldr	r3, [r7, #4]
 800a462:	699a      	ldr	r2, [r3, #24]
 800a464:	4b28      	ldr	r3, [pc, #160]	; (800a508 <HAL_RCC_ClockConfig+0x358>)
 800a466:	69db      	ldr	r3, [r3, #28]
 800a468:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800a46c:	429a      	cmp	r2, r3
 800a46e:	d208      	bcs.n	800a482 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800a470:	4b25      	ldr	r3, [pc, #148]	; (800a508 <HAL_RCC_ClockConfig+0x358>)
 800a472:	69db      	ldr	r3, [r3, #28]
 800a474:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800a478:	687b      	ldr	r3, [r7, #4]
 800a47a:	699b      	ldr	r3, [r3, #24]
 800a47c:	4922      	ldr	r1, [pc, #136]	; (800a508 <HAL_RCC_ClockConfig+0x358>)
 800a47e:	4313      	orrs	r3, r2
 800a480:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800a482:	687b      	ldr	r3, [r7, #4]
 800a484:	681b      	ldr	r3, [r3, #0]
 800a486:	f003 0320 	and.w	r3, r3, #32
 800a48a:	2b00      	cmp	r3, #0
 800a48c:	d010      	beq.n	800a4b0 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800a48e:	687b      	ldr	r3, [r7, #4]
 800a490:	69da      	ldr	r2, [r3, #28]
 800a492:	4b1d      	ldr	r3, [pc, #116]	; (800a508 <HAL_RCC_ClockConfig+0x358>)
 800a494:	6a1b      	ldr	r3, [r3, #32]
 800a496:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800a49a:	429a      	cmp	r2, r3
 800a49c:	d208      	bcs.n	800a4b0 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800a49e:	4b1a      	ldr	r3, [pc, #104]	; (800a508 <HAL_RCC_ClockConfig+0x358>)
 800a4a0:	6a1b      	ldr	r3, [r3, #32]
 800a4a2:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800a4a6:	687b      	ldr	r3, [r7, #4]
 800a4a8:	69db      	ldr	r3, [r3, #28]
 800a4aa:	4917      	ldr	r1, [pc, #92]	; (800a508 <HAL_RCC_ClockConfig+0x358>)
 800a4ac:	4313      	orrs	r3, r2
 800a4ae:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800a4b0:	f000 f834 	bl	800a51c <HAL_RCC_GetSysClockFreq>
 800a4b4:	4602      	mov	r2, r0
 800a4b6:	4b14      	ldr	r3, [pc, #80]	; (800a508 <HAL_RCC_ClockConfig+0x358>)
 800a4b8:	699b      	ldr	r3, [r3, #24]
 800a4ba:	0a1b      	lsrs	r3, r3, #8
 800a4bc:	f003 030f 	and.w	r3, r3, #15
 800a4c0:	4912      	ldr	r1, [pc, #72]	; (800a50c <HAL_RCC_ClockConfig+0x35c>)
 800a4c2:	5ccb      	ldrb	r3, [r1, r3]
 800a4c4:	f003 031f 	and.w	r3, r3, #31
 800a4c8:	fa22 f303 	lsr.w	r3, r2, r3
 800a4cc:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800a4ce:	4b0e      	ldr	r3, [pc, #56]	; (800a508 <HAL_RCC_ClockConfig+0x358>)
 800a4d0:	699b      	ldr	r3, [r3, #24]
 800a4d2:	f003 030f 	and.w	r3, r3, #15
 800a4d6:	4a0d      	ldr	r2, [pc, #52]	; (800a50c <HAL_RCC_ClockConfig+0x35c>)
 800a4d8:	5cd3      	ldrb	r3, [r2, r3]
 800a4da:	f003 031f 	and.w	r3, r3, #31
 800a4de:	693a      	ldr	r2, [r7, #16]
 800a4e0:	fa22 f303 	lsr.w	r3, r2, r3
 800a4e4:	4a0a      	ldr	r2, [pc, #40]	; (800a510 <HAL_RCC_ClockConfig+0x360>)
 800a4e6:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800a4e8:	4a0a      	ldr	r2, [pc, #40]	; (800a514 <HAL_RCC_ClockConfig+0x364>)
 800a4ea:	693b      	ldr	r3, [r7, #16]
 800a4ec:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800a4ee:	4b0a      	ldr	r3, [pc, #40]	; (800a518 <HAL_RCC_ClockConfig+0x368>)
 800a4f0:	681b      	ldr	r3, [r3, #0]
 800a4f2:	4618      	mov	r0, r3
 800a4f4:	f7f8 ffa4 	bl	8003440 <HAL_InitTick>
 800a4f8:	4603      	mov	r3, r0
 800a4fa:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 800a4fc:	7bfb      	ldrb	r3, [r7, #15]
}
 800a4fe:	4618      	mov	r0, r3
 800a500:	3718      	adds	r7, #24
 800a502:	46bd      	mov	sp, r7
 800a504:	bd80      	pop	{r7, pc}
 800a506:	bf00      	nop
 800a508:	58024400 	.word	0x58024400
 800a50c:	08016fa0 	.word	0x08016fa0
 800a510:	24000094 	.word	0x24000094
 800a514:	24000090 	.word	0x24000090
 800a518:	24000098 	.word	0x24000098

0800a51c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800a51c:	b480      	push	{r7}
 800a51e:	b089      	sub	sp, #36	; 0x24
 800a520:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800a522:	4bb3      	ldr	r3, [pc, #716]	; (800a7f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a524:	691b      	ldr	r3, [r3, #16]
 800a526:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800a52a:	2b18      	cmp	r3, #24
 800a52c:	f200 8155 	bhi.w	800a7da <HAL_RCC_GetSysClockFreq+0x2be>
 800a530:	a201      	add	r2, pc, #4	; (adr r2, 800a538 <HAL_RCC_GetSysClockFreq+0x1c>)
 800a532:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a536:	bf00      	nop
 800a538:	0800a59d 	.word	0x0800a59d
 800a53c:	0800a7db 	.word	0x0800a7db
 800a540:	0800a7db 	.word	0x0800a7db
 800a544:	0800a7db 	.word	0x0800a7db
 800a548:	0800a7db 	.word	0x0800a7db
 800a54c:	0800a7db 	.word	0x0800a7db
 800a550:	0800a7db 	.word	0x0800a7db
 800a554:	0800a7db 	.word	0x0800a7db
 800a558:	0800a5c3 	.word	0x0800a5c3
 800a55c:	0800a7db 	.word	0x0800a7db
 800a560:	0800a7db 	.word	0x0800a7db
 800a564:	0800a7db 	.word	0x0800a7db
 800a568:	0800a7db 	.word	0x0800a7db
 800a56c:	0800a7db 	.word	0x0800a7db
 800a570:	0800a7db 	.word	0x0800a7db
 800a574:	0800a7db 	.word	0x0800a7db
 800a578:	0800a5c9 	.word	0x0800a5c9
 800a57c:	0800a7db 	.word	0x0800a7db
 800a580:	0800a7db 	.word	0x0800a7db
 800a584:	0800a7db 	.word	0x0800a7db
 800a588:	0800a7db 	.word	0x0800a7db
 800a58c:	0800a7db 	.word	0x0800a7db
 800a590:	0800a7db 	.word	0x0800a7db
 800a594:	0800a7db 	.word	0x0800a7db
 800a598:	0800a5cf 	.word	0x0800a5cf
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a59c:	4b94      	ldr	r3, [pc, #592]	; (800a7f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a59e:	681b      	ldr	r3, [r3, #0]
 800a5a0:	f003 0320 	and.w	r3, r3, #32
 800a5a4:	2b00      	cmp	r3, #0
 800a5a6:	d009      	beq.n	800a5bc <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a5a8:	4b91      	ldr	r3, [pc, #580]	; (800a7f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a5aa:	681b      	ldr	r3, [r3, #0]
 800a5ac:	08db      	lsrs	r3, r3, #3
 800a5ae:	f003 0303 	and.w	r3, r3, #3
 800a5b2:	4a90      	ldr	r2, [pc, #576]	; (800a7f4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800a5b4:	fa22 f303 	lsr.w	r3, r2, r3
 800a5b8:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 800a5ba:	e111      	b.n	800a7e0 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800a5bc:	4b8d      	ldr	r3, [pc, #564]	; (800a7f4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800a5be:	61bb      	str	r3, [r7, #24]
      break;
 800a5c0:	e10e      	b.n	800a7e0 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800a5c2:	4b8d      	ldr	r3, [pc, #564]	; (800a7f8 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800a5c4:	61bb      	str	r3, [r7, #24]
      break;
 800a5c6:	e10b      	b.n	800a7e0 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 800a5c8:	4b8c      	ldr	r3, [pc, #560]	; (800a7fc <HAL_RCC_GetSysClockFreq+0x2e0>)
 800a5ca:	61bb      	str	r3, [r7, #24]
      break;
 800a5cc:	e108      	b.n	800a7e0 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800a5ce:	4b88      	ldr	r3, [pc, #544]	; (800a7f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a5d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a5d2:	f003 0303 	and.w	r3, r3, #3
 800a5d6:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800a5d8:	4b85      	ldr	r3, [pc, #532]	; (800a7f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a5da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a5dc:	091b      	lsrs	r3, r3, #4
 800a5de:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800a5e2:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800a5e4:	4b82      	ldr	r3, [pc, #520]	; (800a7f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a5e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a5e8:	f003 0301 	and.w	r3, r3, #1
 800a5ec:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800a5ee:	4b80      	ldr	r3, [pc, #512]	; (800a7f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a5f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a5f2:	08db      	lsrs	r3, r3, #3
 800a5f4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800a5f8:	68fa      	ldr	r2, [r7, #12]
 800a5fa:	fb02 f303 	mul.w	r3, r2, r3
 800a5fe:	ee07 3a90 	vmov	s15, r3
 800a602:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a606:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 800a60a:	693b      	ldr	r3, [r7, #16]
 800a60c:	2b00      	cmp	r3, #0
 800a60e:	f000 80e1 	beq.w	800a7d4 <HAL_RCC_GetSysClockFreq+0x2b8>
 800a612:	697b      	ldr	r3, [r7, #20]
 800a614:	2b02      	cmp	r3, #2
 800a616:	f000 8083 	beq.w	800a720 <HAL_RCC_GetSysClockFreq+0x204>
 800a61a:	697b      	ldr	r3, [r7, #20]
 800a61c:	2b02      	cmp	r3, #2
 800a61e:	f200 80a1 	bhi.w	800a764 <HAL_RCC_GetSysClockFreq+0x248>
 800a622:	697b      	ldr	r3, [r7, #20]
 800a624:	2b00      	cmp	r3, #0
 800a626:	d003      	beq.n	800a630 <HAL_RCC_GetSysClockFreq+0x114>
 800a628:	697b      	ldr	r3, [r7, #20]
 800a62a:	2b01      	cmp	r3, #1
 800a62c:	d056      	beq.n	800a6dc <HAL_RCC_GetSysClockFreq+0x1c0>
 800a62e:	e099      	b.n	800a764 <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a630:	4b6f      	ldr	r3, [pc, #444]	; (800a7f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a632:	681b      	ldr	r3, [r3, #0]
 800a634:	f003 0320 	and.w	r3, r3, #32
 800a638:	2b00      	cmp	r3, #0
 800a63a:	d02d      	beq.n	800a698 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a63c:	4b6c      	ldr	r3, [pc, #432]	; (800a7f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a63e:	681b      	ldr	r3, [r3, #0]
 800a640:	08db      	lsrs	r3, r3, #3
 800a642:	f003 0303 	and.w	r3, r3, #3
 800a646:	4a6b      	ldr	r2, [pc, #428]	; (800a7f4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800a648:	fa22 f303 	lsr.w	r3, r2, r3
 800a64c:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a64e:	687b      	ldr	r3, [r7, #4]
 800a650:	ee07 3a90 	vmov	s15, r3
 800a654:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a658:	693b      	ldr	r3, [r7, #16]
 800a65a:	ee07 3a90 	vmov	s15, r3
 800a65e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a662:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a666:	4b62      	ldr	r3, [pc, #392]	; (800a7f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a668:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a66a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a66e:	ee07 3a90 	vmov	s15, r3
 800a672:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a676:	ed97 6a02 	vldr	s12, [r7, #8]
 800a67a:	eddf 5a61 	vldr	s11, [pc, #388]	; 800a800 <HAL_RCC_GetSysClockFreq+0x2e4>
 800a67e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a682:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a686:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800a68a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a68e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a692:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800a696:	e087      	b.n	800a7a8 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a698:	693b      	ldr	r3, [r7, #16]
 800a69a:	ee07 3a90 	vmov	s15, r3
 800a69e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a6a2:	eddf 6a58 	vldr	s13, [pc, #352]	; 800a804 <HAL_RCC_GetSysClockFreq+0x2e8>
 800a6a6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a6aa:	4b51      	ldr	r3, [pc, #324]	; (800a7f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a6ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a6ae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a6b2:	ee07 3a90 	vmov	s15, r3
 800a6b6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a6ba:	ed97 6a02 	vldr	s12, [r7, #8]
 800a6be:	eddf 5a50 	vldr	s11, [pc, #320]	; 800a800 <HAL_RCC_GetSysClockFreq+0x2e4>
 800a6c2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a6c6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a6ca:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800a6ce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a6d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a6d6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800a6da:	e065      	b.n	800a7a8 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a6dc:	693b      	ldr	r3, [r7, #16]
 800a6de:	ee07 3a90 	vmov	s15, r3
 800a6e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a6e6:	eddf 6a48 	vldr	s13, [pc, #288]	; 800a808 <HAL_RCC_GetSysClockFreq+0x2ec>
 800a6ea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a6ee:	4b40      	ldr	r3, [pc, #256]	; (800a7f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a6f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a6f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a6f6:	ee07 3a90 	vmov	s15, r3
 800a6fa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a6fe:	ed97 6a02 	vldr	s12, [r7, #8]
 800a702:	eddf 5a3f 	vldr	s11, [pc, #252]	; 800a800 <HAL_RCC_GetSysClockFreq+0x2e4>
 800a706:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a70a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a70e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800a712:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a716:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a71a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800a71e:	e043      	b.n	800a7a8 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a720:	693b      	ldr	r3, [r7, #16]
 800a722:	ee07 3a90 	vmov	s15, r3
 800a726:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a72a:	eddf 6a38 	vldr	s13, [pc, #224]	; 800a80c <HAL_RCC_GetSysClockFreq+0x2f0>
 800a72e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a732:	4b2f      	ldr	r3, [pc, #188]	; (800a7f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a734:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a736:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a73a:	ee07 3a90 	vmov	s15, r3
 800a73e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a742:	ed97 6a02 	vldr	s12, [r7, #8]
 800a746:	eddf 5a2e 	vldr	s11, [pc, #184]	; 800a800 <HAL_RCC_GetSysClockFreq+0x2e4>
 800a74a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a74e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a752:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800a756:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a75a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a75e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800a762:	e021      	b.n	800a7a8 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a764:	693b      	ldr	r3, [r7, #16]
 800a766:	ee07 3a90 	vmov	s15, r3
 800a76a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a76e:	eddf 6a26 	vldr	s13, [pc, #152]	; 800a808 <HAL_RCC_GetSysClockFreq+0x2ec>
 800a772:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a776:	4b1e      	ldr	r3, [pc, #120]	; (800a7f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a778:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a77a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a77e:	ee07 3a90 	vmov	s15, r3
 800a782:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a786:	ed97 6a02 	vldr	s12, [r7, #8]
 800a78a:	eddf 5a1d 	vldr	s11, [pc, #116]	; 800a800 <HAL_RCC_GetSysClockFreq+0x2e4>
 800a78e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a792:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a796:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800a79a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a79e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a7a2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800a7a6:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 800a7a8:	4b11      	ldr	r3, [pc, #68]	; (800a7f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a7aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a7ac:	0a5b      	lsrs	r3, r3, #9
 800a7ae:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a7b2:	3301      	adds	r3, #1
 800a7b4:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800a7b6:	683b      	ldr	r3, [r7, #0]
 800a7b8:	ee07 3a90 	vmov	s15, r3
 800a7bc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800a7c0:	edd7 6a07 	vldr	s13, [r7, #28]
 800a7c4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a7c8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a7cc:	ee17 3a90 	vmov	r3, s15
 800a7d0:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800a7d2:	e005      	b.n	800a7e0 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 800a7d4:	2300      	movs	r3, #0
 800a7d6:	61bb      	str	r3, [r7, #24]
      break;
 800a7d8:	e002      	b.n	800a7e0 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800a7da:	4b07      	ldr	r3, [pc, #28]	; (800a7f8 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800a7dc:	61bb      	str	r3, [r7, #24]
      break;
 800a7de:	bf00      	nop
  }

  return sysclockfreq;
 800a7e0:	69bb      	ldr	r3, [r7, #24]
}
 800a7e2:	4618      	mov	r0, r3
 800a7e4:	3724      	adds	r7, #36	; 0x24
 800a7e6:	46bd      	mov	sp, r7
 800a7e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7ec:	4770      	bx	lr
 800a7ee:	bf00      	nop
 800a7f0:	58024400 	.word	0x58024400
 800a7f4:	03d09000 	.word	0x03d09000
 800a7f8:	003d0900 	.word	0x003d0900
 800a7fc:	017d7840 	.word	0x017d7840
 800a800:	46000000 	.word	0x46000000
 800a804:	4c742400 	.word	0x4c742400
 800a808:	4a742400 	.word	0x4a742400
 800a80c:	4bbebc20 	.word	0x4bbebc20

0800a810 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800a810:	b580      	push	{r7, lr}
 800a812:	b082      	sub	sp, #8
 800a814:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800a816:	f7ff fe81 	bl	800a51c <HAL_RCC_GetSysClockFreq>
 800a81a:	4602      	mov	r2, r0
 800a81c:	4b10      	ldr	r3, [pc, #64]	; (800a860 <HAL_RCC_GetHCLKFreq+0x50>)
 800a81e:	699b      	ldr	r3, [r3, #24]
 800a820:	0a1b      	lsrs	r3, r3, #8
 800a822:	f003 030f 	and.w	r3, r3, #15
 800a826:	490f      	ldr	r1, [pc, #60]	; (800a864 <HAL_RCC_GetHCLKFreq+0x54>)
 800a828:	5ccb      	ldrb	r3, [r1, r3]
 800a82a:	f003 031f 	and.w	r3, r3, #31
 800a82e:	fa22 f303 	lsr.w	r3, r2, r3
 800a832:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800a834:	4b0a      	ldr	r3, [pc, #40]	; (800a860 <HAL_RCC_GetHCLKFreq+0x50>)
 800a836:	699b      	ldr	r3, [r3, #24]
 800a838:	f003 030f 	and.w	r3, r3, #15
 800a83c:	4a09      	ldr	r2, [pc, #36]	; (800a864 <HAL_RCC_GetHCLKFreq+0x54>)
 800a83e:	5cd3      	ldrb	r3, [r2, r3]
 800a840:	f003 031f 	and.w	r3, r3, #31
 800a844:	687a      	ldr	r2, [r7, #4]
 800a846:	fa22 f303 	lsr.w	r3, r2, r3
 800a84a:	4a07      	ldr	r2, [pc, #28]	; (800a868 <HAL_RCC_GetHCLKFreq+0x58>)
 800a84c:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800a84e:	4a07      	ldr	r2, [pc, #28]	; (800a86c <HAL_RCC_GetHCLKFreq+0x5c>)
 800a850:	687b      	ldr	r3, [r7, #4]
 800a852:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 800a854:	4b04      	ldr	r3, [pc, #16]	; (800a868 <HAL_RCC_GetHCLKFreq+0x58>)
 800a856:	681b      	ldr	r3, [r3, #0]
}
 800a858:	4618      	mov	r0, r3
 800a85a:	3708      	adds	r7, #8
 800a85c:	46bd      	mov	sp, r7
 800a85e:	bd80      	pop	{r7, pc}
 800a860:	58024400 	.word	0x58024400
 800a864:	08016fa0 	.word	0x08016fa0
 800a868:	24000094 	.word	0x24000094
 800a86c:	24000090 	.word	0x24000090

0800a870 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800a870:	b580      	push	{r7, lr}
 800a872:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 800a874:	f7ff ffcc 	bl	800a810 <HAL_RCC_GetHCLKFreq>
 800a878:	4602      	mov	r2, r0
 800a87a:	4b06      	ldr	r3, [pc, #24]	; (800a894 <HAL_RCC_GetPCLK1Freq+0x24>)
 800a87c:	69db      	ldr	r3, [r3, #28]
 800a87e:	091b      	lsrs	r3, r3, #4
 800a880:	f003 0307 	and.w	r3, r3, #7
 800a884:	4904      	ldr	r1, [pc, #16]	; (800a898 <HAL_RCC_GetPCLK1Freq+0x28>)
 800a886:	5ccb      	ldrb	r3, [r1, r3]
 800a888:	f003 031f 	and.w	r3, r3, #31
 800a88c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 800a890:	4618      	mov	r0, r3
 800a892:	bd80      	pop	{r7, pc}
 800a894:	58024400 	.word	0x58024400
 800a898:	08016fa0 	.word	0x08016fa0

0800a89c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800a89c:	b580      	push	{r7, lr}
 800a89e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 800a8a0:	f7ff ffb6 	bl	800a810 <HAL_RCC_GetHCLKFreq>
 800a8a4:	4602      	mov	r2, r0
 800a8a6:	4b06      	ldr	r3, [pc, #24]	; (800a8c0 <HAL_RCC_GetPCLK2Freq+0x24>)
 800a8a8:	69db      	ldr	r3, [r3, #28]
 800a8aa:	0a1b      	lsrs	r3, r3, #8
 800a8ac:	f003 0307 	and.w	r3, r3, #7
 800a8b0:	4904      	ldr	r1, [pc, #16]	; (800a8c4 <HAL_RCC_GetPCLK2Freq+0x28>)
 800a8b2:	5ccb      	ldrb	r3, [r1, r3]
 800a8b4:	f003 031f 	and.w	r3, r3, #31
 800a8b8:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 800a8bc:	4618      	mov	r0, r3
 800a8be:	bd80      	pop	{r7, pc}
 800a8c0:	58024400 	.word	0x58024400
 800a8c4:	08016fa0 	.word	0x08016fa0

0800a8c8 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800a8c8:	b480      	push	{r7}
 800a8ca:	b083      	sub	sp, #12
 800a8cc:	af00      	add	r7, sp, #0
 800a8ce:	6078      	str	r0, [r7, #4]
 800a8d0:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 800a8d2:	687b      	ldr	r3, [r7, #4]
 800a8d4:	223f      	movs	r2, #63	; 0x3f
 800a8d6:	601a      	str	r2, [r3, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800a8d8:	4b1a      	ldr	r3, [pc, #104]	; (800a944 <HAL_RCC_GetClockConfig+0x7c>)
 800a8da:	691b      	ldr	r3, [r3, #16]
 800a8dc:	f003 0207 	and.w	r2, r3, #7
 800a8e0:	687b      	ldr	r3, [r7, #4]
 800a8e2:	605a      	str	r2, [r3, #4]

#if defined(RCC_D1CFGR_D1CPRE)
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE);
 800a8e4:	4b17      	ldr	r3, [pc, #92]	; (800a944 <HAL_RCC_GetClockConfig+0x7c>)
 800a8e6:	699b      	ldr	r3, [r3, #24]
 800a8e8:	f403 6270 	and.w	r2, r3, #3840	; 0xf00
 800a8ec:	687b      	ldr	r3, [r7, #4]
 800a8ee:	609a      	str	r2, [r3, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE);
 800a8f0:	4b14      	ldr	r3, [pc, #80]	; (800a944 <HAL_RCC_GetClockConfig+0x7c>)
 800a8f2:	699b      	ldr	r3, [r3, #24]
 800a8f4:	f003 020f 	and.w	r2, r3, #15
 800a8f8:	687b      	ldr	r3, [r7, #4]
 800a8fa:	60da      	str	r2, [r3, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE);
 800a8fc:	4b11      	ldr	r3, [pc, #68]	; (800a944 <HAL_RCC_GetClockConfig+0x7c>)
 800a8fe:	699b      	ldr	r3, [r3, #24]
 800a900:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800a904:	687b      	ldr	r3, [r7, #4]
 800a906:	611a      	str	r2, [r3, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1);
 800a908:	4b0e      	ldr	r3, [pc, #56]	; (800a944 <HAL_RCC_GetClockConfig+0x7c>)
 800a90a:	69db      	ldr	r3, [r3, #28]
 800a90c:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800a910:	687b      	ldr	r3, [r7, #4]
 800a912:	615a      	str	r2, [r3, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2);
 800a914:	4b0b      	ldr	r3, [pc, #44]	; (800a944 <HAL_RCC_GetClockConfig+0x7c>)
 800a916:	69db      	ldr	r3, [r3, #28]
 800a918:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800a91c:	687b      	ldr	r3, [r7, #4]
 800a91e:	619a      	str	r2, [r3, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 800a920:	4b08      	ldr	r3, [pc, #32]	; (800a944 <HAL_RCC_GetClockConfig+0x7c>)
 800a922:	6a1b      	ldr	r3, [r3, #32]
 800a924:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800a928:	687b      	ldr	r3, [r7, #4]
 800a92a:	61da      	str	r2, [r3, #28]
  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800a92c:	4b06      	ldr	r3, [pc, #24]	; (800a948 <HAL_RCC_GetClockConfig+0x80>)
 800a92e:	681b      	ldr	r3, [r3, #0]
 800a930:	f003 020f 	and.w	r2, r3, #15
 800a934:	683b      	ldr	r3, [r7, #0]
 800a936:	601a      	str	r2, [r3, #0]
}
 800a938:	bf00      	nop
 800a93a:	370c      	adds	r7, #12
 800a93c:	46bd      	mov	sp, r7
 800a93e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a942:	4770      	bx	lr
 800a944:	58024400 	.word	0x58024400
 800a948:	52002000 	.word	0x52002000

0800a94c <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800a94c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a950:	b0ca      	sub	sp, #296	; 0x128
 800a952:	af00      	add	r7, sp, #0
 800a954:	f8c7 0114 	str.w	r0, [r7, #276]	; 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800a958:	2300      	movs	r3, #0
 800a95a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800a95e:	2300      	movs	r3, #0
 800a960:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800a964:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a968:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a96c:	f002 6400 	and.w	r4, r2, #134217728	; 0x8000000
 800a970:	2500      	movs	r5, #0
 800a972:	ea54 0305 	orrs.w	r3, r4, r5
 800a976:	d049      	beq.n	800aa0c <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 800a978:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a97c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800a97e:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800a982:	d02f      	beq.n	800a9e4 <HAL_RCCEx_PeriphCLKConfig+0x98>
 800a984:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800a988:	d828      	bhi.n	800a9dc <HAL_RCCEx_PeriphCLKConfig+0x90>
 800a98a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800a98e:	d01a      	beq.n	800a9c6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800a990:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800a994:	d822      	bhi.n	800a9dc <HAL_RCCEx_PeriphCLKConfig+0x90>
 800a996:	2b00      	cmp	r3, #0
 800a998:	d003      	beq.n	800a9a2 <HAL_RCCEx_PeriphCLKConfig+0x56>
 800a99a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a99e:	d007      	beq.n	800a9b0 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800a9a0:	e01c      	b.n	800a9dc <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a9a2:	4bb8      	ldr	r3, [pc, #736]	; (800ac84 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800a9a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a9a6:	4ab7      	ldr	r2, [pc, #732]	; (800ac84 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800a9a8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800a9ac:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800a9ae:	e01a      	b.n	800a9e6 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800a9b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a9b4:	3308      	adds	r3, #8
 800a9b6:	2102      	movs	r1, #2
 800a9b8:	4618      	mov	r0, r3
 800a9ba:	f002 fb61 	bl	800d080 <RCCEx_PLL2_Config>
 800a9be:	4603      	mov	r3, r0
 800a9c0:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800a9c4:	e00f      	b.n	800a9e6 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800a9c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a9ca:	3328      	adds	r3, #40	; 0x28
 800a9cc:	2102      	movs	r1, #2
 800a9ce:	4618      	mov	r0, r3
 800a9d0:	f002 fc08 	bl	800d1e4 <RCCEx_PLL3_Config>
 800a9d4:	4603      	mov	r3, r0
 800a9d6:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800a9da:	e004      	b.n	800a9e6 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a9dc:	2301      	movs	r3, #1
 800a9de:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800a9e2:	e000      	b.n	800a9e6 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 800a9e4:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a9e6:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800a9ea:	2b00      	cmp	r3, #0
 800a9ec:	d10a      	bne.n	800aa04 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800a9ee:	4ba5      	ldr	r3, [pc, #660]	; (800ac84 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800a9f0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a9f2:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 800a9f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a9fa:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800a9fc:	4aa1      	ldr	r2, [pc, #644]	; (800ac84 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800a9fe:	430b      	orrs	r3, r1
 800aa00:	6513      	str	r3, [r2, #80]	; 0x50
 800aa02:	e003      	b.n	800aa0c <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800aa04:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800aa08:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800aa0c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800aa10:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa14:	f402 7880 	and.w	r8, r2, #256	; 0x100
 800aa18:	f04f 0900 	mov.w	r9, #0
 800aa1c:	ea58 0309 	orrs.w	r3, r8, r9
 800aa20:	d047      	beq.n	800aab2 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800aa22:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800aa26:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800aa28:	2b04      	cmp	r3, #4
 800aa2a:	d82a      	bhi.n	800aa82 <HAL_RCCEx_PeriphCLKConfig+0x136>
 800aa2c:	a201      	add	r2, pc, #4	; (adr r2, 800aa34 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800aa2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aa32:	bf00      	nop
 800aa34:	0800aa49 	.word	0x0800aa49
 800aa38:	0800aa57 	.word	0x0800aa57
 800aa3c:	0800aa6d 	.word	0x0800aa6d
 800aa40:	0800aa8b 	.word	0x0800aa8b
 800aa44:	0800aa8b 	.word	0x0800aa8b
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800aa48:	4b8e      	ldr	r3, [pc, #568]	; (800ac84 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800aa4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aa4c:	4a8d      	ldr	r2, [pc, #564]	; (800ac84 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800aa4e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800aa52:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800aa54:	e01a      	b.n	800aa8c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800aa56:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800aa5a:	3308      	adds	r3, #8
 800aa5c:	2100      	movs	r1, #0
 800aa5e:	4618      	mov	r0, r3
 800aa60:	f002 fb0e 	bl	800d080 <RCCEx_PLL2_Config>
 800aa64:	4603      	mov	r3, r0
 800aa66:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800aa6a:	e00f      	b.n	800aa8c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800aa6c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800aa70:	3328      	adds	r3, #40	; 0x28
 800aa72:	2100      	movs	r1, #0
 800aa74:	4618      	mov	r0, r3
 800aa76:	f002 fbb5 	bl	800d1e4 <RCCEx_PLL3_Config>
 800aa7a:	4603      	mov	r3, r0
 800aa7c:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800aa80:	e004      	b.n	800aa8c <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800aa82:	2301      	movs	r3, #1
 800aa84:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800aa88:	e000      	b.n	800aa8c <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800aa8a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800aa8c:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800aa90:	2b00      	cmp	r3, #0
 800aa92:	d10a      	bne.n	800aaaa <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800aa94:	4b7b      	ldr	r3, [pc, #492]	; (800ac84 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800aa96:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800aa98:	f023 0107 	bic.w	r1, r3, #7
 800aa9c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800aaa0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800aaa2:	4a78      	ldr	r2, [pc, #480]	; (800ac84 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800aaa4:	430b      	orrs	r3, r1
 800aaa6:	6513      	str	r3, [r2, #80]	; 0x50
 800aaa8:	e003      	b.n	800aab2 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800aaaa:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800aaae:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 800aab2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800aab6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aaba:	f402 7a00 	and.w	sl, r2, #512	; 0x200
 800aabe:	f04f 0b00 	mov.w	fp, #0
 800aac2:	ea5a 030b 	orrs.w	r3, sl, fp
 800aac6:	d04c      	beq.n	800ab62 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 800aac8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800aacc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800aace:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800aad2:	d030      	beq.n	800ab36 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 800aad4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800aad8:	d829      	bhi.n	800ab2e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800aada:	2bc0      	cmp	r3, #192	; 0xc0
 800aadc:	d02d      	beq.n	800ab3a <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 800aade:	2bc0      	cmp	r3, #192	; 0xc0
 800aae0:	d825      	bhi.n	800ab2e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800aae2:	2b80      	cmp	r3, #128	; 0x80
 800aae4:	d018      	beq.n	800ab18 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 800aae6:	2b80      	cmp	r3, #128	; 0x80
 800aae8:	d821      	bhi.n	800ab2e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800aaea:	2b00      	cmp	r3, #0
 800aaec:	d002      	beq.n	800aaf4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 800aaee:	2b40      	cmp	r3, #64	; 0x40
 800aaf0:	d007      	beq.n	800ab02 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 800aaf2:	e01c      	b.n	800ab2e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800aaf4:	4b63      	ldr	r3, [pc, #396]	; (800ac84 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800aaf6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aaf8:	4a62      	ldr	r2, [pc, #392]	; (800ac84 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800aafa:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800aafe:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800ab00:	e01c      	b.n	800ab3c <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800ab02:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800ab06:	3308      	adds	r3, #8
 800ab08:	2100      	movs	r1, #0
 800ab0a:	4618      	mov	r0, r3
 800ab0c:	f002 fab8 	bl	800d080 <RCCEx_PLL2_Config>
 800ab10:	4603      	mov	r3, r0
 800ab12:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800ab16:	e011      	b.n	800ab3c <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800ab18:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800ab1c:	3328      	adds	r3, #40	; 0x28
 800ab1e:	2100      	movs	r1, #0
 800ab20:	4618      	mov	r0, r3
 800ab22:	f002 fb5f 	bl	800d1e4 <RCCEx_PLL3_Config>
 800ab26:	4603      	mov	r3, r0
 800ab28:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800ab2c:	e006      	b.n	800ab3c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800ab2e:	2301      	movs	r3, #1
 800ab30:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800ab34:	e002      	b.n	800ab3c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800ab36:	bf00      	nop
 800ab38:	e000      	b.n	800ab3c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800ab3a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ab3c:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800ab40:	2b00      	cmp	r3, #0
 800ab42:	d10a      	bne.n	800ab5a <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 800ab44:	4b4f      	ldr	r3, [pc, #316]	; (800ac84 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800ab46:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ab48:	f423 71e0 	bic.w	r1, r3, #448	; 0x1c0
 800ab4c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800ab50:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ab52:	4a4c      	ldr	r2, [pc, #304]	; (800ac84 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800ab54:	430b      	orrs	r3, r1
 800ab56:	6513      	str	r3, [r2, #80]	; 0x50
 800ab58:	e003      	b.n	800ab62 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ab5a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800ab5e:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800ab62:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800ab66:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab6a:	f402 6380 	and.w	r3, r2, #1024	; 0x400
 800ab6e:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 800ab72:	2300      	movs	r3, #0
 800ab74:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 800ab78:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	; 0x108
 800ab7c:	460b      	mov	r3, r1
 800ab7e:	4313      	orrs	r3, r2
 800ab80:	d053      	beq.n	800ac2a <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 800ab82:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800ab86:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800ab8a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800ab8e:	d035      	beq.n	800abfc <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 800ab90:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800ab94:	d82e      	bhi.n	800abf4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800ab96:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800ab9a:	d031      	beq.n	800ac00 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 800ab9c:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800aba0:	d828      	bhi.n	800abf4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800aba2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800aba6:	d01a      	beq.n	800abde <HAL_RCCEx_PeriphCLKConfig+0x292>
 800aba8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800abac:	d822      	bhi.n	800abf4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800abae:	2b00      	cmp	r3, #0
 800abb0:	d003      	beq.n	800abba <HAL_RCCEx_PeriphCLKConfig+0x26e>
 800abb2:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800abb6:	d007      	beq.n	800abc8 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 800abb8:	e01c      	b.n	800abf4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800abba:	4b32      	ldr	r3, [pc, #200]	; (800ac84 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800abbc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800abbe:	4a31      	ldr	r2, [pc, #196]	; (800ac84 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800abc0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800abc4:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800abc6:	e01c      	b.n	800ac02 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800abc8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800abcc:	3308      	adds	r3, #8
 800abce:	2100      	movs	r1, #0
 800abd0:	4618      	mov	r0, r3
 800abd2:	f002 fa55 	bl	800d080 <RCCEx_PLL2_Config>
 800abd6:	4603      	mov	r3, r0
 800abd8:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800abdc:	e011      	b.n	800ac02 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800abde:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800abe2:	3328      	adds	r3, #40	; 0x28
 800abe4:	2100      	movs	r1, #0
 800abe6:	4618      	mov	r0, r3
 800abe8:	f002 fafc 	bl	800d1e4 <RCCEx_PLL3_Config>
 800abec:	4603      	mov	r3, r0
 800abee:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800abf2:	e006      	b.n	800ac02 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800abf4:	2301      	movs	r3, #1
 800abf6:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800abfa:	e002      	b.n	800ac02 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 800abfc:	bf00      	nop
 800abfe:	e000      	b.n	800ac02 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 800ac00:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ac02:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800ac06:	2b00      	cmp	r3, #0
 800ac08:	d10b      	bne.n	800ac22 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800ac0a:	4b1e      	ldr	r3, [pc, #120]	; (800ac84 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800ac0c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ac0e:	f423 0160 	bic.w	r1, r3, #14680064	; 0xe00000
 800ac12:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800ac16:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800ac1a:	4a1a      	ldr	r2, [pc, #104]	; (800ac84 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800ac1c:	430b      	orrs	r3, r1
 800ac1e:	6593      	str	r3, [r2, #88]	; 0x58
 800ac20:	e003      	b.n	800ac2a <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ac22:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800ac26:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800ac2a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800ac2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac32:	f402 6300 	and.w	r3, r2, #2048	; 0x800
 800ac36:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800ac3a:	2300      	movs	r3, #0
 800ac3c:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800ac40:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	; 0x100
 800ac44:	460b      	mov	r3, r1
 800ac46:	4313      	orrs	r3, r2
 800ac48:	d056      	beq.n	800acf8 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 800ac4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800ac4e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800ac52:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800ac56:	d038      	beq.n	800acca <HAL_RCCEx_PeriphCLKConfig+0x37e>
 800ac58:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800ac5c:	d831      	bhi.n	800acc2 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800ac5e:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800ac62:	d034      	beq.n	800acce <HAL_RCCEx_PeriphCLKConfig+0x382>
 800ac64:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800ac68:	d82b      	bhi.n	800acc2 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800ac6a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800ac6e:	d01d      	beq.n	800acac <HAL_RCCEx_PeriphCLKConfig+0x360>
 800ac70:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800ac74:	d825      	bhi.n	800acc2 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800ac76:	2b00      	cmp	r3, #0
 800ac78:	d006      	beq.n	800ac88 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 800ac7a:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800ac7e:	d00a      	beq.n	800ac96 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 800ac80:	e01f      	b.n	800acc2 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800ac82:	bf00      	nop
 800ac84:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800ac88:	4ba2      	ldr	r3, [pc, #648]	; (800af14 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800ac8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ac8c:	4aa1      	ldr	r2, [pc, #644]	; (800af14 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800ac8e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800ac92:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800ac94:	e01c      	b.n	800acd0 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800ac96:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800ac9a:	3308      	adds	r3, #8
 800ac9c:	2100      	movs	r1, #0
 800ac9e:	4618      	mov	r0, r3
 800aca0:	f002 f9ee 	bl	800d080 <RCCEx_PLL2_Config>
 800aca4:	4603      	mov	r3, r0
 800aca6:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800acaa:	e011      	b.n	800acd0 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800acac:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800acb0:	3328      	adds	r3, #40	; 0x28
 800acb2:	2100      	movs	r1, #0
 800acb4:	4618      	mov	r0, r3
 800acb6:	f002 fa95 	bl	800d1e4 <RCCEx_PLL3_Config>
 800acba:	4603      	mov	r3, r0
 800acbc:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800acc0:	e006      	b.n	800acd0 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800acc2:	2301      	movs	r3, #1
 800acc4:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800acc8:	e002      	b.n	800acd0 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800acca:	bf00      	nop
 800accc:	e000      	b.n	800acd0 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800acce:	bf00      	nop
    }

    if (ret == HAL_OK)
 800acd0:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800acd4:	2b00      	cmp	r3, #0
 800acd6:	d10b      	bne.n	800acf0 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 800acd8:	4b8e      	ldr	r3, [pc, #568]	; (800af14 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800acda:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800acdc:	f023 61e0 	bic.w	r1, r3, #117440512	; 0x7000000
 800ace0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800ace4:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800ace8:	4a8a      	ldr	r2, [pc, #552]	; (800af14 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800acea:	430b      	orrs	r3, r1
 800acec:	6593      	str	r3, [r2, #88]	; 0x58
 800acee:	e003      	b.n	800acf8 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800acf0:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800acf4:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800acf8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800acfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad00:	f002 7300 	and.w	r3, r2, #33554432	; 0x2000000
 800ad04:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800ad08:	2300      	movs	r3, #0
 800ad0a:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800ad0e:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	; 0xf8
 800ad12:	460b      	mov	r3, r1
 800ad14:	4313      	orrs	r3, r2
 800ad16:	d03a      	beq.n	800ad8e <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 800ad18:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800ad1c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ad1e:	2b30      	cmp	r3, #48	; 0x30
 800ad20:	d01f      	beq.n	800ad62 <HAL_RCCEx_PeriphCLKConfig+0x416>
 800ad22:	2b30      	cmp	r3, #48	; 0x30
 800ad24:	d819      	bhi.n	800ad5a <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800ad26:	2b20      	cmp	r3, #32
 800ad28:	d00c      	beq.n	800ad44 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 800ad2a:	2b20      	cmp	r3, #32
 800ad2c:	d815      	bhi.n	800ad5a <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800ad2e:	2b00      	cmp	r3, #0
 800ad30:	d019      	beq.n	800ad66 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 800ad32:	2b10      	cmp	r3, #16
 800ad34:	d111      	bne.n	800ad5a <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800ad36:	4b77      	ldr	r3, [pc, #476]	; (800af14 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800ad38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ad3a:	4a76      	ldr	r2, [pc, #472]	; (800af14 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800ad3c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800ad40:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800ad42:	e011      	b.n	800ad68 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800ad44:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800ad48:	3308      	adds	r3, #8
 800ad4a:	2102      	movs	r1, #2
 800ad4c:	4618      	mov	r0, r3
 800ad4e:	f002 f997 	bl	800d080 <RCCEx_PLL2_Config>
 800ad52:	4603      	mov	r3, r0
 800ad54:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800ad58:	e006      	b.n	800ad68 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800ad5a:	2301      	movs	r3, #1
 800ad5c:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800ad60:	e002      	b.n	800ad68 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800ad62:	bf00      	nop
 800ad64:	e000      	b.n	800ad68 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800ad66:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ad68:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800ad6c:	2b00      	cmp	r3, #0
 800ad6e:	d10a      	bne.n	800ad86 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800ad70:	4b68      	ldr	r3, [pc, #416]	; (800af14 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800ad72:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ad74:	f023 0130 	bic.w	r1, r3, #48	; 0x30
 800ad78:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800ad7c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ad7e:	4a65      	ldr	r2, [pc, #404]	; (800af14 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800ad80:	430b      	orrs	r3, r1
 800ad82:	64d3      	str	r3, [r2, #76]	; 0x4c
 800ad84:	e003      	b.n	800ad8e <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ad86:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800ad8a:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800ad8e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800ad92:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad96:	f402 5380 	and.w	r3, r2, #4096	; 0x1000
 800ad9a:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 800ad9e:	2300      	movs	r3, #0
 800ada0:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 800ada4:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	; 0xf0
 800ada8:	460b      	mov	r3, r1
 800adaa:	4313      	orrs	r3, r2
 800adac:	d051      	beq.n	800ae52 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800adae:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800adb2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800adb4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800adb8:	d035      	beq.n	800ae26 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 800adba:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800adbe:	d82e      	bhi.n	800ae1e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800adc0:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800adc4:	d031      	beq.n	800ae2a <HAL_RCCEx_PeriphCLKConfig+0x4de>
 800adc6:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800adca:	d828      	bhi.n	800ae1e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800adcc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800add0:	d01a      	beq.n	800ae08 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 800add2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800add6:	d822      	bhi.n	800ae1e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800add8:	2b00      	cmp	r3, #0
 800adda:	d003      	beq.n	800ade4 <HAL_RCCEx_PeriphCLKConfig+0x498>
 800addc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ade0:	d007      	beq.n	800adf2 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 800ade2:	e01c      	b.n	800ae1e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800ade4:	4b4b      	ldr	r3, [pc, #300]	; (800af14 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800ade6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ade8:	4a4a      	ldr	r2, [pc, #296]	; (800af14 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800adea:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800adee:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800adf0:	e01c      	b.n	800ae2c <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800adf2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800adf6:	3308      	adds	r3, #8
 800adf8:	2100      	movs	r1, #0
 800adfa:	4618      	mov	r0, r3
 800adfc:	f002 f940 	bl	800d080 <RCCEx_PLL2_Config>
 800ae00:	4603      	mov	r3, r0
 800ae02:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800ae06:	e011      	b.n	800ae2c <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800ae08:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800ae0c:	3328      	adds	r3, #40	; 0x28
 800ae0e:	2100      	movs	r1, #0
 800ae10:	4618      	mov	r0, r3
 800ae12:	f002 f9e7 	bl	800d1e4 <RCCEx_PLL3_Config>
 800ae16:	4603      	mov	r3, r0
 800ae18:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800ae1c:	e006      	b.n	800ae2c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800ae1e:	2301      	movs	r3, #1
 800ae20:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800ae24:	e002      	b.n	800ae2c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800ae26:	bf00      	nop
 800ae28:	e000      	b.n	800ae2c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800ae2a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ae2c:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800ae30:	2b00      	cmp	r3, #0
 800ae32:	d10a      	bne.n	800ae4a <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800ae34:	4b37      	ldr	r3, [pc, #220]	; (800af14 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800ae36:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ae38:	f423 41e0 	bic.w	r1, r3, #28672	; 0x7000
 800ae3c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800ae40:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800ae42:	4a34      	ldr	r2, [pc, #208]	; (800af14 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800ae44:	430b      	orrs	r3, r1
 800ae46:	6513      	str	r3, [r2, #80]	; 0x50
 800ae48:	e003      	b.n	800ae52 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ae4a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800ae4e:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800ae52:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800ae56:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae5a:	f402 5300 	and.w	r3, r2, #8192	; 0x2000
 800ae5e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800ae62:	2300      	movs	r3, #0
 800ae64:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800ae68:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	; 0xe8
 800ae6c:	460b      	mov	r3, r1
 800ae6e:	4313      	orrs	r3, r2
 800ae70:	d056      	beq.n	800af20 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800ae72:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800ae76:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800ae78:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800ae7c:	d033      	beq.n	800aee6 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 800ae7e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800ae82:	d82c      	bhi.n	800aede <HAL_RCCEx_PeriphCLKConfig+0x592>
 800ae84:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800ae88:	d02f      	beq.n	800aeea <HAL_RCCEx_PeriphCLKConfig+0x59e>
 800ae8a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800ae8e:	d826      	bhi.n	800aede <HAL_RCCEx_PeriphCLKConfig+0x592>
 800ae90:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800ae94:	d02b      	beq.n	800aeee <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 800ae96:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800ae9a:	d820      	bhi.n	800aede <HAL_RCCEx_PeriphCLKConfig+0x592>
 800ae9c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800aea0:	d012      	beq.n	800aec8 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 800aea2:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800aea6:	d81a      	bhi.n	800aede <HAL_RCCEx_PeriphCLKConfig+0x592>
 800aea8:	2b00      	cmp	r3, #0
 800aeaa:	d022      	beq.n	800aef2 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 800aeac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800aeb0:	d115      	bne.n	800aede <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800aeb2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800aeb6:	3308      	adds	r3, #8
 800aeb8:	2101      	movs	r1, #1
 800aeba:	4618      	mov	r0, r3
 800aebc:	f002 f8e0 	bl	800d080 <RCCEx_PLL2_Config>
 800aec0:	4603      	mov	r3, r0
 800aec2:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800aec6:	e015      	b.n	800aef4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800aec8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800aecc:	3328      	adds	r3, #40	; 0x28
 800aece:	2101      	movs	r1, #1
 800aed0:	4618      	mov	r0, r3
 800aed2:	f002 f987 	bl	800d1e4 <RCCEx_PLL3_Config>
 800aed6:	4603      	mov	r3, r0
 800aed8:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800aedc:	e00a      	b.n	800aef4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800aede:	2301      	movs	r3, #1
 800aee0:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800aee4:	e006      	b.n	800aef4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800aee6:	bf00      	nop
 800aee8:	e004      	b.n	800aef4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800aeea:	bf00      	nop
 800aeec:	e002      	b.n	800aef4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800aeee:	bf00      	nop
 800aef0:	e000      	b.n	800aef4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800aef2:	bf00      	nop
    }

    if (ret == HAL_OK)
 800aef4:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800aef8:	2b00      	cmp	r3, #0
 800aefa:	d10d      	bne.n	800af18 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800aefc:	4b05      	ldr	r3, [pc, #20]	; (800af14 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800aefe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800af00:	f423 21e0 	bic.w	r1, r3, #458752	; 0x70000
 800af04:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800af08:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800af0a:	4a02      	ldr	r2, [pc, #8]	; (800af14 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800af0c:	430b      	orrs	r3, r1
 800af0e:	6513      	str	r3, [r2, #80]	; 0x50
 800af10:	e006      	b.n	800af20 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 800af12:	bf00      	nop
 800af14:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800af18:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800af1c:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800af20:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800af24:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af28:	f402 4380 	and.w	r3, r2, #16384	; 0x4000
 800af2c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800af30:	2300      	movs	r3, #0
 800af32:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800af36:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	; 0xe0
 800af3a:	460b      	mov	r3, r1
 800af3c:	4313      	orrs	r3, r2
 800af3e:	d055      	beq.n	800afec <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 800af40:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800af44:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800af48:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800af4c:	d033      	beq.n	800afb6 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 800af4e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800af52:	d82c      	bhi.n	800afae <HAL_RCCEx_PeriphCLKConfig+0x662>
 800af54:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800af58:	d02f      	beq.n	800afba <HAL_RCCEx_PeriphCLKConfig+0x66e>
 800af5a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800af5e:	d826      	bhi.n	800afae <HAL_RCCEx_PeriphCLKConfig+0x662>
 800af60:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800af64:	d02b      	beq.n	800afbe <HAL_RCCEx_PeriphCLKConfig+0x672>
 800af66:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800af6a:	d820      	bhi.n	800afae <HAL_RCCEx_PeriphCLKConfig+0x662>
 800af6c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800af70:	d012      	beq.n	800af98 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 800af72:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800af76:	d81a      	bhi.n	800afae <HAL_RCCEx_PeriphCLKConfig+0x662>
 800af78:	2b00      	cmp	r3, #0
 800af7a:	d022      	beq.n	800afc2 <HAL_RCCEx_PeriphCLKConfig+0x676>
 800af7c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800af80:	d115      	bne.n	800afae <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800af82:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800af86:	3308      	adds	r3, #8
 800af88:	2101      	movs	r1, #1
 800af8a:	4618      	mov	r0, r3
 800af8c:	f002 f878 	bl	800d080 <RCCEx_PLL2_Config>
 800af90:	4603      	mov	r3, r0
 800af92:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800af96:	e015      	b.n	800afc4 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800af98:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800af9c:	3328      	adds	r3, #40	; 0x28
 800af9e:	2101      	movs	r1, #1
 800afa0:	4618      	mov	r0, r3
 800afa2:	f002 f91f 	bl	800d1e4 <RCCEx_PLL3_Config>
 800afa6:	4603      	mov	r3, r0
 800afa8:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800afac:	e00a      	b.n	800afc4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800afae:	2301      	movs	r3, #1
 800afb0:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800afb4:	e006      	b.n	800afc4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800afb6:	bf00      	nop
 800afb8:	e004      	b.n	800afc4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800afba:	bf00      	nop
 800afbc:	e002      	b.n	800afc4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800afbe:	bf00      	nop
 800afc0:	e000      	b.n	800afc4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800afc2:	bf00      	nop
    }

    if (ret == HAL_OK)
 800afc4:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800afc8:	2b00      	cmp	r3, #0
 800afca:	d10b      	bne.n	800afe4 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800afcc:	4ba3      	ldr	r3, [pc, #652]	; (800b25c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800afce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800afd0:	f023 41e0 	bic.w	r1, r3, #1879048192	; 0x70000000
 800afd4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800afd8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800afdc:	4a9f      	ldr	r2, [pc, #636]	; (800b25c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800afde:	430b      	orrs	r3, r1
 800afe0:	6593      	str	r3, [r2, #88]	; 0x58
 800afe2:	e003      	b.n	800afec <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800afe4:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800afe8:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800afec:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800aff0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aff4:	f402 4300 	and.w	r3, r2, #32768	; 0x8000
 800aff8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800affc:	2300      	movs	r3, #0
 800affe:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800b002:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800b006:	460b      	mov	r3, r1
 800b008:	4313      	orrs	r3, r2
 800b00a:	d037      	beq.n	800b07c <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 800b00c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b010:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b012:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800b016:	d00e      	beq.n	800b036 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 800b018:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800b01c:	d816      	bhi.n	800b04c <HAL_RCCEx_PeriphCLKConfig+0x700>
 800b01e:	2b00      	cmp	r3, #0
 800b020:	d018      	beq.n	800b054 <HAL_RCCEx_PeriphCLKConfig+0x708>
 800b022:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800b026:	d111      	bne.n	800b04c <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b028:	4b8c      	ldr	r3, [pc, #560]	; (800b25c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b02a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b02c:	4a8b      	ldr	r2, [pc, #556]	; (800b25c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b02e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800b032:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800b034:	e00f      	b.n	800b056 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800b036:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b03a:	3308      	adds	r3, #8
 800b03c:	2101      	movs	r1, #1
 800b03e:	4618      	mov	r0, r3
 800b040:	f002 f81e 	bl	800d080 <RCCEx_PLL2_Config>
 800b044:	4603      	mov	r3, r0
 800b046:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800b04a:	e004      	b.n	800b056 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b04c:	2301      	movs	r3, #1
 800b04e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800b052:	e000      	b.n	800b056 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 800b054:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b056:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b05a:	2b00      	cmp	r3, #0
 800b05c:	d10a      	bne.n	800b074 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800b05e:	4b7f      	ldr	r3, [pc, #508]	; (800b25c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b060:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b062:	f023 5140 	bic.w	r1, r3, #805306368	; 0x30000000
 800b066:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b06a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b06c:	4a7b      	ldr	r2, [pc, #492]	; (800b25c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b06e:	430b      	orrs	r3, r1
 800b070:	6513      	str	r3, [r2, #80]	; 0x50
 800b072:	e003      	b.n	800b07c <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b074:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b078:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800b07c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b080:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b084:	f002 7380 	and.w	r3, r2, #16777216	; 0x1000000
 800b088:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800b08c:	2300      	movs	r3, #0
 800b08e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 800b092:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	; 0xd0
 800b096:	460b      	mov	r3, r1
 800b098:	4313      	orrs	r3, r2
 800b09a:	d039      	beq.n	800b110 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 800b09c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b0a0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b0a2:	2b03      	cmp	r3, #3
 800b0a4:	d81c      	bhi.n	800b0e0 <HAL_RCCEx_PeriphCLKConfig+0x794>
 800b0a6:	a201      	add	r2, pc, #4	; (adr r2, 800b0ac <HAL_RCCEx_PeriphCLKConfig+0x760>)
 800b0a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b0ac:	0800b0e9 	.word	0x0800b0e9
 800b0b0:	0800b0bd 	.word	0x0800b0bd
 800b0b4:	0800b0cb 	.word	0x0800b0cb
 800b0b8:	0800b0e9 	.word	0x0800b0e9
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b0bc:	4b67      	ldr	r3, [pc, #412]	; (800b25c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b0be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b0c0:	4a66      	ldr	r2, [pc, #408]	; (800b25c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b0c2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800b0c6:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 800b0c8:	e00f      	b.n	800b0ea <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800b0ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b0ce:	3308      	adds	r3, #8
 800b0d0:	2102      	movs	r1, #2
 800b0d2:	4618      	mov	r0, r3
 800b0d4:	f001 ffd4 	bl	800d080 <RCCEx_PLL2_Config>
 800b0d8:	4603      	mov	r3, r0
 800b0da:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 800b0de:	e004      	b.n	800b0ea <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800b0e0:	2301      	movs	r3, #1
 800b0e2:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800b0e6:	e000      	b.n	800b0ea <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 800b0e8:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b0ea:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b0ee:	2b00      	cmp	r3, #0
 800b0f0:	d10a      	bne.n	800b108 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800b0f2:	4b5a      	ldr	r3, [pc, #360]	; (800b25c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b0f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b0f6:	f023 0103 	bic.w	r1, r3, #3
 800b0fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b0fe:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b100:	4a56      	ldr	r2, [pc, #344]	; (800b25c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b102:	430b      	orrs	r3, r1
 800b104:	64d3      	str	r3, [r2, #76]	; 0x4c
 800b106:	e003      	b.n	800b110 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b108:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b10c:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800b110:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b114:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b118:	f402 0380 	and.w	r3, r2, #4194304	; 0x400000
 800b11c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800b120:	2300      	movs	r3, #0
 800b122:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800b126:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	; 0xc8
 800b12a:	460b      	mov	r3, r1
 800b12c:	4313      	orrs	r3, r2
 800b12e:	f000 809f 	beq.w	800b270 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800b132:	4b4b      	ldr	r3, [pc, #300]	; (800b260 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800b134:	681b      	ldr	r3, [r3, #0]
 800b136:	4a4a      	ldr	r2, [pc, #296]	; (800b260 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800b138:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b13c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800b13e:	f7f8 fc51 	bl	80039e4 <HAL_GetTick>
 800b142:	f8c7 0120 	str.w	r0, [r7, #288]	; 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800b146:	e00b      	b.n	800b160 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800b148:	f7f8 fc4c 	bl	80039e4 <HAL_GetTick>
 800b14c:	4602      	mov	r2, r0
 800b14e:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 800b152:	1ad3      	subs	r3, r2, r3
 800b154:	2b64      	cmp	r3, #100	; 0x64
 800b156:	d903      	bls.n	800b160 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 800b158:	2303      	movs	r3, #3
 800b15a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800b15e:	e005      	b.n	800b16c <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800b160:	4b3f      	ldr	r3, [pc, #252]	; (800b260 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800b162:	681b      	ldr	r3, [r3, #0]
 800b164:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b168:	2b00      	cmp	r3, #0
 800b16a:	d0ed      	beq.n	800b148 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 800b16c:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b170:	2b00      	cmp	r3, #0
 800b172:	d179      	bne.n	800b268 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800b174:	4b39      	ldr	r3, [pc, #228]	; (800b25c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b176:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800b178:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b17c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800b180:	4053      	eors	r3, r2
 800b182:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800b186:	2b00      	cmp	r3, #0
 800b188:	d015      	beq.n	800b1b6 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800b18a:	4b34      	ldr	r3, [pc, #208]	; (800b25c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b18c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b18e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b192:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800b196:	4b31      	ldr	r3, [pc, #196]	; (800b25c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b198:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b19a:	4a30      	ldr	r2, [pc, #192]	; (800b25c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b19c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800b1a0:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800b1a2:	4b2e      	ldr	r3, [pc, #184]	; (800b25c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b1a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b1a6:	4a2d      	ldr	r2, [pc, #180]	; (800b25c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b1a8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800b1ac:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800b1ae:	4a2b      	ldr	r2, [pc, #172]	; (800b25c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b1b0:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 800b1b4:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800b1b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b1ba:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800b1be:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b1c2:	d118      	bne.n	800b1f6 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b1c4:	f7f8 fc0e 	bl	80039e4 <HAL_GetTick>
 800b1c8:	f8c7 0120 	str.w	r0, [r7, #288]	; 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800b1cc:	e00d      	b.n	800b1ea <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b1ce:	f7f8 fc09 	bl	80039e4 <HAL_GetTick>
 800b1d2:	4602      	mov	r2, r0
 800b1d4:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 800b1d8:	1ad2      	subs	r2, r2, r3
 800b1da:	f241 3388 	movw	r3, #5000	; 0x1388
 800b1de:	429a      	cmp	r2, r3
 800b1e0:	d903      	bls.n	800b1ea <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 800b1e2:	2303      	movs	r3, #3
 800b1e4:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
            break;
 800b1e8:	e005      	b.n	800b1f6 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800b1ea:	4b1c      	ldr	r3, [pc, #112]	; (800b25c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b1ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b1ee:	f003 0302 	and.w	r3, r3, #2
 800b1f2:	2b00      	cmp	r3, #0
 800b1f4:	d0eb      	beq.n	800b1ce <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 800b1f6:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b1fa:	2b00      	cmp	r3, #0
 800b1fc:	d129      	bne.n	800b252 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800b1fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b202:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800b206:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800b20a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800b20e:	d10e      	bne.n	800b22e <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 800b210:	4b12      	ldr	r3, [pc, #72]	; (800b25c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b212:	691b      	ldr	r3, [r3, #16]
 800b214:	f423 517c 	bic.w	r1, r3, #16128	; 0x3f00
 800b218:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b21c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800b220:	091a      	lsrs	r2, r3, #4
 800b222:	4b10      	ldr	r3, [pc, #64]	; (800b264 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 800b224:	4013      	ands	r3, r2
 800b226:	4a0d      	ldr	r2, [pc, #52]	; (800b25c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b228:	430b      	orrs	r3, r1
 800b22a:	6113      	str	r3, [r2, #16]
 800b22c:	e005      	b.n	800b23a <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 800b22e:	4b0b      	ldr	r3, [pc, #44]	; (800b25c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b230:	691b      	ldr	r3, [r3, #16]
 800b232:	4a0a      	ldr	r2, [pc, #40]	; (800b25c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b234:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800b238:	6113      	str	r3, [r2, #16]
 800b23a:	4b08      	ldr	r3, [pc, #32]	; (800b25c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b23c:	6f19      	ldr	r1, [r3, #112]	; 0x70
 800b23e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b242:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800b246:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800b24a:	4a04      	ldr	r2, [pc, #16]	; (800b25c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b24c:	430b      	orrs	r3, r1
 800b24e:	6713      	str	r3, [r2, #112]	; 0x70
 800b250:	e00e      	b.n	800b270 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800b252:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b256:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
 800b25a:	e009      	b.n	800b270 <HAL_RCCEx_PeriphCLKConfig+0x924>
 800b25c:	58024400 	.word	0x58024400
 800b260:	58024800 	.word	0x58024800
 800b264:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b268:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b26c:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800b270:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b274:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b278:	f002 0301 	and.w	r3, r2, #1
 800b27c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800b280:	2300      	movs	r3, #0
 800b282:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800b286:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800b28a:	460b      	mov	r3, r1
 800b28c:	4313      	orrs	r3, r2
 800b28e:	f000 8089 	beq.w	800b3a4 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800b292:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b296:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b298:	2b28      	cmp	r3, #40	; 0x28
 800b29a:	d86b      	bhi.n	800b374 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 800b29c:	a201      	add	r2, pc, #4	; (adr r2, 800b2a4 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800b29e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b2a2:	bf00      	nop
 800b2a4:	0800b37d 	.word	0x0800b37d
 800b2a8:	0800b375 	.word	0x0800b375
 800b2ac:	0800b375 	.word	0x0800b375
 800b2b0:	0800b375 	.word	0x0800b375
 800b2b4:	0800b375 	.word	0x0800b375
 800b2b8:	0800b375 	.word	0x0800b375
 800b2bc:	0800b375 	.word	0x0800b375
 800b2c0:	0800b375 	.word	0x0800b375
 800b2c4:	0800b349 	.word	0x0800b349
 800b2c8:	0800b375 	.word	0x0800b375
 800b2cc:	0800b375 	.word	0x0800b375
 800b2d0:	0800b375 	.word	0x0800b375
 800b2d4:	0800b375 	.word	0x0800b375
 800b2d8:	0800b375 	.word	0x0800b375
 800b2dc:	0800b375 	.word	0x0800b375
 800b2e0:	0800b375 	.word	0x0800b375
 800b2e4:	0800b35f 	.word	0x0800b35f
 800b2e8:	0800b375 	.word	0x0800b375
 800b2ec:	0800b375 	.word	0x0800b375
 800b2f0:	0800b375 	.word	0x0800b375
 800b2f4:	0800b375 	.word	0x0800b375
 800b2f8:	0800b375 	.word	0x0800b375
 800b2fc:	0800b375 	.word	0x0800b375
 800b300:	0800b375 	.word	0x0800b375
 800b304:	0800b37d 	.word	0x0800b37d
 800b308:	0800b375 	.word	0x0800b375
 800b30c:	0800b375 	.word	0x0800b375
 800b310:	0800b375 	.word	0x0800b375
 800b314:	0800b375 	.word	0x0800b375
 800b318:	0800b375 	.word	0x0800b375
 800b31c:	0800b375 	.word	0x0800b375
 800b320:	0800b375 	.word	0x0800b375
 800b324:	0800b37d 	.word	0x0800b37d
 800b328:	0800b375 	.word	0x0800b375
 800b32c:	0800b375 	.word	0x0800b375
 800b330:	0800b375 	.word	0x0800b375
 800b334:	0800b375 	.word	0x0800b375
 800b338:	0800b375 	.word	0x0800b375
 800b33c:	0800b375 	.word	0x0800b375
 800b340:	0800b375 	.word	0x0800b375
 800b344:	0800b37d 	.word	0x0800b37d
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800b348:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b34c:	3308      	adds	r3, #8
 800b34e:	2101      	movs	r1, #1
 800b350:	4618      	mov	r0, r3
 800b352:	f001 fe95 	bl	800d080 <RCCEx_PLL2_Config>
 800b356:	4603      	mov	r3, r0
 800b358:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800b35c:	e00f      	b.n	800b37e <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800b35e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b362:	3328      	adds	r3, #40	; 0x28
 800b364:	2101      	movs	r1, #1
 800b366:	4618      	mov	r0, r3
 800b368:	f001 ff3c 	bl	800d1e4 <RCCEx_PLL3_Config>
 800b36c:	4603      	mov	r3, r0
 800b36e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800b372:	e004      	b.n	800b37e <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b374:	2301      	movs	r3, #1
 800b376:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800b37a:	e000      	b.n	800b37e <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 800b37c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b37e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b382:	2b00      	cmp	r3, #0
 800b384:	d10a      	bne.n	800b39c <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800b386:	4bbf      	ldr	r3, [pc, #764]	; (800b684 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800b388:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b38a:	f023 0138 	bic.w	r1, r3, #56	; 0x38
 800b38e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b392:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b394:	4abb      	ldr	r2, [pc, #748]	; (800b684 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800b396:	430b      	orrs	r3, r1
 800b398:	6553      	str	r3, [r2, #84]	; 0x54
 800b39a:	e003      	b.n	800b3a4 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b39c:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b3a0:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800b3a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b3a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b3ac:	f002 0302 	and.w	r3, r2, #2
 800b3b0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800b3b4:	2300      	movs	r3, #0
 800b3b6:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 800b3ba:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	; 0xb8
 800b3be:	460b      	mov	r3, r1
 800b3c0:	4313      	orrs	r3, r2
 800b3c2:	d041      	beq.n	800b448 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 800b3c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b3c8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800b3ca:	2b05      	cmp	r3, #5
 800b3cc:	d824      	bhi.n	800b418 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 800b3ce:	a201      	add	r2, pc, #4	; (adr r2, 800b3d4 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 800b3d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b3d4:	0800b421 	.word	0x0800b421
 800b3d8:	0800b3ed 	.word	0x0800b3ed
 800b3dc:	0800b403 	.word	0x0800b403
 800b3e0:	0800b421 	.word	0x0800b421
 800b3e4:	0800b421 	.word	0x0800b421
 800b3e8:	0800b421 	.word	0x0800b421
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800b3ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b3f0:	3308      	adds	r3, #8
 800b3f2:	2101      	movs	r1, #1
 800b3f4:	4618      	mov	r0, r3
 800b3f6:	f001 fe43 	bl	800d080 <RCCEx_PLL2_Config>
 800b3fa:	4603      	mov	r3, r0
 800b3fc:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800b400:	e00f      	b.n	800b422 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800b402:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b406:	3328      	adds	r3, #40	; 0x28
 800b408:	2101      	movs	r1, #1
 800b40a:	4618      	mov	r0, r3
 800b40c:	f001 feea 	bl	800d1e4 <RCCEx_PLL3_Config>
 800b410:	4603      	mov	r3, r0
 800b412:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800b416:	e004      	b.n	800b422 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b418:	2301      	movs	r3, #1
 800b41a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800b41e:	e000      	b.n	800b422 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 800b420:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b422:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b426:	2b00      	cmp	r3, #0
 800b428:	d10a      	bne.n	800b440 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800b42a:	4b96      	ldr	r3, [pc, #600]	; (800b684 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800b42c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b42e:	f023 0107 	bic.w	r1, r3, #7
 800b432:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b436:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800b438:	4a92      	ldr	r2, [pc, #584]	; (800b684 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800b43a:	430b      	orrs	r3, r1
 800b43c:	6553      	str	r3, [r2, #84]	; 0x54
 800b43e:	e003      	b.n	800b448 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b440:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b444:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800b448:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b44c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b450:	f002 0304 	and.w	r3, r2, #4
 800b454:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800b458:	2300      	movs	r3, #0
 800b45a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800b45e:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	; 0xb0
 800b462:	460b      	mov	r3, r1
 800b464:	4313      	orrs	r3, r2
 800b466:	d044      	beq.n	800b4f2 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 800b468:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b46c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800b470:	2b05      	cmp	r3, #5
 800b472:	d825      	bhi.n	800b4c0 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 800b474:	a201      	add	r2, pc, #4	; (adr r2, 800b47c <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 800b476:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b47a:	bf00      	nop
 800b47c:	0800b4c9 	.word	0x0800b4c9
 800b480:	0800b495 	.word	0x0800b495
 800b484:	0800b4ab 	.word	0x0800b4ab
 800b488:	0800b4c9 	.word	0x0800b4c9
 800b48c:	0800b4c9 	.word	0x0800b4c9
 800b490:	0800b4c9 	.word	0x0800b4c9
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800b494:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b498:	3308      	adds	r3, #8
 800b49a:	2101      	movs	r1, #1
 800b49c:	4618      	mov	r0, r3
 800b49e:	f001 fdef 	bl	800d080 <RCCEx_PLL2_Config>
 800b4a2:	4603      	mov	r3, r0
 800b4a4:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800b4a8:	e00f      	b.n	800b4ca <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800b4aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b4ae:	3328      	adds	r3, #40	; 0x28
 800b4b0:	2101      	movs	r1, #1
 800b4b2:	4618      	mov	r0, r3
 800b4b4:	f001 fe96 	bl	800d1e4 <RCCEx_PLL3_Config>
 800b4b8:	4603      	mov	r3, r0
 800b4ba:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800b4be:	e004      	b.n	800b4ca <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b4c0:	2301      	movs	r3, #1
 800b4c2:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800b4c6:	e000      	b.n	800b4ca <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 800b4c8:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b4ca:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b4ce:	2b00      	cmp	r3, #0
 800b4d0:	d10b      	bne.n	800b4ea <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800b4d2:	4b6c      	ldr	r3, [pc, #432]	; (800b684 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800b4d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b4d6:	f023 0107 	bic.w	r1, r3, #7
 800b4da:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b4de:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800b4e2:	4a68      	ldr	r2, [pc, #416]	; (800b684 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800b4e4:	430b      	orrs	r3, r1
 800b4e6:	6593      	str	r3, [r2, #88]	; 0x58
 800b4e8:	e003      	b.n	800b4f2 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b4ea:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b4ee:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800b4f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b4f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b4fa:	f002 0320 	and.w	r3, r2, #32
 800b4fe:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800b502:	2300      	movs	r3, #0
 800b504:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800b508:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800b50c:	460b      	mov	r3, r1
 800b50e:	4313      	orrs	r3, r2
 800b510:	d055      	beq.n	800b5be <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800b512:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b516:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b51a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800b51e:	d033      	beq.n	800b588 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 800b520:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800b524:	d82c      	bhi.n	800b580 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800b526:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b52a:	d02f      	beq.n	800b58c <HAL_RCCEx_PeriphCLKConfig+0xc40>
 800b52c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b530:	d826      	bhi.n	800b580 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800b532:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800b536:	d02b      	beq.n	800b590 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 800b538:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800b53c:	d820      	bhi.n	800b580 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800b53e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800b542:	d012      	beq.n	800b56a <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 800b544:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800b548:	d81a      	bhi.n	800b580 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800b54a:	2b00      	cmp	r3, #0
 800b54c:	d022      	beq.n	800b594 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 800b54e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800b552:	d115      	bne.n	800b580 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b554:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b558:	3308      	adds	r3, #8
 800b55a:	2100      	movs	r1, #0
 800b55c:	4618      	mov	r0, r3
 800b55e:	f001 fd8f 	bl	800d080 <RCCEx_PLL2_Config>
 800b562:	4603      	mov	r3, r0
 800b564:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800b568:	e015      	b.n	800b596 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800b56a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b56e:	3328      	adds	r3, #40	; 0x28
 800b570:	2102      	movs	r1, #2
 800b572:	4618      	mov	r0, r3
 800b574:	f001 fe36 	bl	800d1e4 <RCCEx_PLL3_Config>
 800b578:	4603      	mov	r3, r0
 800b57a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800b57e:	e00a      	b.n	800b596 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b580:	2301      	movs	r3, #1
 800b582:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800b586:	e006      	b.n	800b596 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800b588:	bf00      	nop
 800b58a:	e004      	b.n	800b596 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800b58c:	bf00      	nop
 800b58e:	e002      	b.n	800b596 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800b590:	bf00      	nop
 800b592:	e000      	b.n	800b596 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800b594:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b596:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b59a:	2b00      	cmp	r3, #0
 800b59c:	d10b      	bne.n	800b5b6 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800b59e:	4b39      	ldr	r3, [pc, #228]	; (800b684 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800b5a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b5a2:	f023 41e0 	bic.w	r1, r3, #1879048192	; 0x70000000
 800b5a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b5aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b5ae:	4a35      	ldr	r2, [pc, #212]	; (800b684 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800b5b0:	430b      	orrs	r3, r1
 800b5b2:	6553      	str	r3, [r2, #84]	; 0x54
 800b5b4:	e003      	b.n	800b5be <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b5b6:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b5ba:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800b5be:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b5c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b5c6:	f002 0340 	and.w	r3, r2, #64	; 0x40
 800b5ca:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800b5ce:	2300      	movs	r3, #0
 800b5d0:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 800b5d4:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	; 0xa0
 800b5d8:	460b      	mov	r3, r1
 800b5da:	4313      	orrs	r3, r2
 800b5dc:	d058      	beq.n	800b690 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800b5de:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b5e2:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800b5e6:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 800b5ea:	d033      	beq.n	800b654 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 800b5ec:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 800b5f0:	d82c      	bhi.n	800b64c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800b5f2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b5f6:	d02f      	beq.n	800b658 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 800b5f8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b5fc:	d826      	bhi.n	800b64c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800b5fe:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800b602:	d02b      	beq.n	800b65c <HAL_RCCEx_PeriphCLKConfig+0xd10>
 800b604:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800b608:	d820      	bhi.n	800b64c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800b60a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800b60e:	d012      	beq.n	800b636 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 800b610:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800b614:	d81a      	bhi.n	800b64c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800b616:	2b00      	cmp	r3, #0
 800b618:	d022      	beq.n	800b660 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 800b61a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b61e:	d115      	bne.n	800b64c <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b620:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b624:	3308      	adds	r3, #8
 800b626:	2100      	movs	r1, #0
 800b628:	4618      	mov	r0, r3
 800b62a:	f001 fd29 	bl	800d080 <RCCEx_PLL2_Config>
 800b62e:	4603      	mov	r3, r0
 800b630:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800b634:	e015      	b.n	800b662 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800b636:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b63a:	3328      	adds	r3, #40	; 0x28
 800b63c:	2102      	movs	r1, #2
 800b63e:	4618      	mov	r0, r3
 800b640:	f001 fdd0 	bl	800d1e4 <RCCEx_PLL3_Config>
 800b644:	4603      	mov	r3, r0
 800b646:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800b64a:	e00a      	b.n	800b662 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b64c:	2301      	movs	r3, #1
 800b64e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800b652:	e006      	b.n	800b662 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800b654:	bf00      	nop
 800b656:	e004      	b.n	800b662 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800b658:	bf00      	nop
 800b65a:	e002      	b.n	800b662 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800b65c:	bf00      	nop
 800b65e:	e000      	b.n	800b662 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800b660:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b662:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b666:	2b00      	cmp	r3, #0
 800b668:	d10e      	bne.n	800b688 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800b66a:	4b06      	ldr	r3, [pc, #24]	; (800b684 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800b66c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b66e:	f423 51e0 	bic.w	r1, r3, #7168	; 0x1c00
 800b672:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b676:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800b67a:	4a02      	ldr	r2, [pc, #8]	; (800b684 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800b67c:	430b      	orrs	r3, r1
 800b67e:	6593      	str	r3, [r2, #88]	; 0x58
 800b680:	e006      	b.n	800b690 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 800b682:	bf00      	nop
 800b684:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b688:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b68c:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800b690:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b694:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b698:	f002 0380 	and.w	r3, r2, #128	; 0x80
 800b69c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800b6a0:	2300      	movs	r3, #0
 800b6a2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800b6a6:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	; 0x98
 800b6aa:	460b      	mov	r3, r1
 800b6ac:	4313      	orrs	r3, r2
 800b6ae:	d055      	beq.n	800b75c <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 800b6b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b6b4:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800b6b8:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 800b6bc:	d033      	beq.n	800b726 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 800b6be:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 800b6c2:	d82c      	bhi.n	800b71e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800b6c4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b6c8:	d02f      	beq.n	800b72a <HAL_RCCEx_PeriphCLKConfig+0xdde>
 800b6ca:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b6ce:	d826      	bhi.n	800b71e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800b6d0:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 800b6d4:	d02b      	beq.n	800b72e <HAL_RCCEx_PeriphCLKConfig+0xde2>
 800b6d6:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 800b6da:	d820      	bhi.n	800b71e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800b6dc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800b6e0:	d012      	beq.n	800b708 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 800b6e2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800b6e6:	d81a      	bhi.n	800b71e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800b6e8:	2b00      	cmp	r3, #0
 800b6ea:	d022      	beq.n	800b732 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 800b6ec:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b6f0:	d115      	bne.n	800b71e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b6f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b6f6:	3308      	adds	r3, #8
 800b6f8:	2100      	movs	r1, #0
 800b6fa:	4618      	mov	r0, r3
 800b6fc:	f001 fcc0 	bl	800d080 <RCCEx_PLL2_Config>
 800b700:	4603      	mov	r3, r0
 800b702:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800b706:	e015      	b.n	800b734 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800b708:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b70c:	3328      	adds	r3, #40	; 0x28
 800b70e:	2102      	movs	r1, #2
 800b710:	4618      	mov	r0, r3
 800b712:	f001 fd67 	bl	800d1e4 <RCCEx_PLL3_Config>
 800b716:	4603      	mov	r3, r0
 800b718:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800b71c:	e00a      	b.n	800b734 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b71e:	2301      	movs	r3, #1
 800b720:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800b724:	e006      	b.n	800b734 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800b726:	bf00      	nop
 800b728:	e004      	b.n	800b734 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800b72a:	bf00      	nop
 800b72c:	e002      	b.n	800b734 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800b72e:	bf00      	nop
 800b730:	e000      	b.n	800b734 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800b732:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b734:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b738:	2b00      	cmp	r3, #0
 800b73a:	d10b      	bne.n	800b754 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800b73c:	4ba1      	ldr	r3, [pc, #644]	; (800b9c4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800b73e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b740:	f423 4160 	bic.w	r1, r3, #57344	; 0xe000
 800b744:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b748:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800b74c:	4a9d      	ldr	r2, [pc, #628]	; (800b9c4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800b74e:	430b      	orrs	r3, r1
 800b750:	6593      	str	r3, [r2, #88]	; 0x58
 800b752:	e003      	b.n	800b75c <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b754:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b758:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800b75c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b760:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b764:	f002 0308 	and.w	r3, r2, #8
 800b768:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800b76c:	2300      	movs	r3, #0
 800b76e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800b772:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	; 0x90
 800b776:	460b      	mov	r3, r1
 800b778:	4313      	orrs	r3, r2
 800b77a:	d01e      	beq.n	800b7ba <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 800b77c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b780:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800b784:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b788:	d10c      	bne.n	800b7a4 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800b78a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b78e:	3328      	adds	r3, #40	; 0x28
 800b790:	2102      	movs	r1, #2
 800b792:	4618      	mov	r0, r3
 800b794:	f001 fd26 	bl	800d1e4 <RCCEx_PLL3_Config>
 800b798:	4603      	mov	r3, r0
 800b79a:	2b00      	cmp	r3, #0
 800b79c:	d002      	beq.n	800b7a4 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 800b79e:	2301      	movs	r3, #1
 800b7a0:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 800b7a4:	4b87      	ldr	r3, [pc, #540]	; (800b9c4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800b7a6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b7a8:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800b7ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b7b0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800b7b4:	4a83      	ldr	r2, [pc, #524]	; (800b9c4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800b7b6:	430b      	orrs	r3, r1
 800b7b8:	6553      	str	r3, [r2, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800b7ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b7be:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b7c2:	f002 0310 	and.w	r3, r2, #16
 800b7c6:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800b7ca:	2300      	movs	r3, #0
 800b7cc:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800b7d0:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	; 0x88
 800b7d4:	460b      	mov	r3, r1
 800b7d6:	4313      	orrs	r3, r2
 800b7d8:	d01e      	beq.n	800b818 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800b7da:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b7de:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800b7e2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b7e6:	d10c      	bne.n	800b802 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800b7e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b7ec:	3328      	adds	r3, #40	; 0x28
 800b7ee:	2102      	movs	r1, #2
 800b7f0:	4618      	mov	r0, r3
 800b7f2:	f001 fcf7 	bl	800d1e4 <RCCEx_PLL3_Config>
 800b7f6:	4603      	mov	r3, r0
 800b7f8:	2b00      	cmp	r3, #0
 800b7fa:	d002      	beq.n	800b802 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 800b7fc:	2301      	movs	r3, #1
 800b7fe:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800b802:	4b70      	ldr	r3, [pc, #448]	; (800b9c4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800b804:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b806:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800b80a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b80e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800b812:	4a6c      	ldr	r2, [pc, #432]	; (800b9c4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800b814:	430b      	orrs	r3, r1
 800b816:	6593      	str	r3, [r2, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800b818:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b81c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b820:	f402 2300 	and.w	r3, r2, #524288	; 0x80000
 800b824:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800b828:	2300      	movs	r3, #0
 800b82a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800b82e:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	; 0x80
 800b832:	460b      	mov	r3, r1
 800b834:	4313      	orrs	r3, r2
 800b836:	d03e      	beq.n	800b8b6 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 800b838:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b83c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800b840:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800b844:	d022      	beq.n	800b88c <HAL_RCCEx_PeriphCLKConfig+0xf40>
 800b846:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800b84a:	d81b      	bhi.n	800b884 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 800b84c:	2b00      	cmp	r3, #0
 800b84e:	d003      	beq.n	800b858 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 800b850:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b854:	d00b      	beq.n	800b86e <HAL_RCCEx_PeriphCLKConfig+0xf22>
 800b856:	e015      	b.n	800b884 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b858:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b85c:	3308      	adds	r3, #8
 800b85e:	2100      	movs	r1, #0
 800b860:	4618      	mov	r0, r3
 800b862:	f001 fc0d 	bl	800d080 <RCCEx_PLL2_Config>
 800b866:	4603      	mov	r3, r0
 800b868:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800b86c:	e00f      	b.n	800b88e <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800b86e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b872:	3328      	adds	r3, #40	; 0x28
 800b874:	2102      	movs	r1, #2
 800b876:	4618      	mov	r0, r3
 800b878:	f001 fcb4 	bl	800d1e4 <RCCEx_PLL3_Config>
 800b87c:	4603      	mov	r3, r0
 800b87e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800b882:	e004      	b.n	800b88e <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b884:	2301      	movs	r3, #1
 800b886:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800b88a:	e000      	b.n	800b88e <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 800b88c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b88e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b892:	2b00      	cmp	r3, #0
 800b894:	d10b      	bne.n	800b8ae <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800b896:	4b4b      	ldr	r3, [pc, #300]	; (800b9c4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800b898:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b89a:	f423 3140 	bic.w	r1, r3, #196608	; 0x30000
 800b89e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b8a2:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800b8a6:	4a47      	ldr	r2, [pc, #284]	; (800b9c4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800b8a8:	430b      	orrs	r3, r1
 800b8aa:	6593      	str	r3, [r2, #88]	; 0x58
 800b8ac:	e003      	b.n	800b8b6 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b8ae:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b8b2:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800b8b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b8ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b8be:	f402 2380 	and.w	r3, r2, #262144	; 0x40000
 800b8c2:	67bb      	str	r3, [r7, #120]	; 0x78
 800b8c4:	2300      	movs	r3, #0
 800b8c6:	67fb      	str	r3, [r7, #124]	; 0x7c
 800b8c8:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	; 0x78
 800b8cc:	460b      	mov	r3, r1
 800b8ce:	4313      	orrs	r3, r2
 800b8d0:	d03b      	beq.n	800b94a <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 800b8d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b8d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b8da:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800b8de:	d01f      	beq.n	800b920 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 800b8e0:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800b8e4:	d818      	bhi.n	800b918 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 800b8e6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800b8ea:	d003      	beq.n	800b8f4 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 800b8ec:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800b8f0:	d007      	beq.n	800b902 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 800b8f2:	e011      	b.n	800b918 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b8f4:	4b33      	ldr	r3, [pc, #204]	; (800b9c4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800b8f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b8f8:	4a32      	ldr	r2, [pc, #200]	; (800b9c4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800b8fa:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800b8fe:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 800b900:	e00f      	b.n	800b922 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800b902:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b906:	3328      	adds	r3, #40	; 0x28
 800b908:	2101      	movs	r1, #1
 800b90a:	4618      	mov	r0, r3
 800b90c:	f001 fc6a 	bl	800d1e4 <RCCEx_PLL3_Config>
 800b910:	4603      	mov	r3, r0
 800b912:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 800b916:	e004      	b.n	800b922 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b918:	2301      	movs	r3, #1
 800b91a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800b91e:	e000      	b.n	800b922 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 800b920:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b922:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b926:	2b00      	cmp	r3, #0
 800b928:	d10b      	bne.n	800b942 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800b92a:	4b26      	ldr	r3, [pc, #152]	; (800b9c4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800b92c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b92e:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 800b932:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b936:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b93a:	4a22      	ldr	r2, [pc, #136]	; (800b9c4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800b93c:	430b      	orrs	r3, r1
 800b93e:	6553      	str	r3, [r2, #84]	; 0x54
 800b940:	e003      	b.n	800b94a <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b942:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b946:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800b94a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b94e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b952:	f402 3380 	and.w	r3, r2, #65536	; 0x10000
 800b956:	673b      	str	r3, [r7, #112]	; 0x70
 800b958:	2300      	movs	r3, #0
 800b95a:	677b      	str	r3, [r7, #116]	; 0x74
 800b95c:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	; 0x70
 800b960:	460b      	mov	r3, r1
 800b962:	4313      	orrs	r3, r2
 800b964:	d034      	beq.n	800b9d0 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800b966:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b96a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b96c:	2b00      	cmp	r3, #0
 800b96e:	d003      	beq.n	800b978 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 800b970:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b974:	d007      	beq.n	800b986 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 800b976:	e011      	b.n	800b99c <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b978:	4b12      	ldr	r3, [pc, #72]	; (800b9c4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800b97a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b97c:	4a11      	ldr	r2, [pc, #68]	; (800b9c4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800b97e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800b982:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800b984:	e00e      	b.n	800b9a4 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800b986:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b98a:	3308      	adds	r3, #8
 800b98c:	2102      	movs	r1, #2
 800b98e:	4618      	mov	r0, r3
 800b990:	f001 fb76 	bl	800d080 <RCCEx_PLL2_Config>
 800b994:	4603      	mov	r3, r0
 800b996:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800b99a:	e003      	b.n	800b9a4 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 800b99c:	2301      	movs	r3, #1
 800b99e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800b9a2:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b9a4:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b9a8:	2b00      	cmp	r3, #0
 800b9aa:	d10d      	bne.n	800b9c8 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800b9ac:	4b05      	ldr	r3, [pc, #20]	; (800b9c4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800b9ae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b9b0:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800b9b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b9b8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b9ba:	4a02      	ldr	r2, [pc, #8]	; (800b9c4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800b9bc:	430b      	orrs	r3, r1
 800b9be:	64d3      	str	r3, [r2, #76]	; 0x4c
 800b9c0:	e006      	b.n	800b9d0 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 800b9c2:	bf00      	nop
 800b9c4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b9c8:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b9cc:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800b9d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b9d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9d8:	f002 5300 	and.w	r3, r2, #536870912	; 0x20000000
 800b9dc:	66bb      	str	r3, [r7, #104]	; 0x68
 800b9de:	2300      	movs	r3, #0
 800b9e0:	66fb      	str	r3, [r7, #108]	; 0x6c
 800b9e2:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	; 0x68
 800b9e6:	460b      	mov	r3, r1
 800b9e8:	4313      	orrs	r3, r2
 800b9ea:	d00c      	beq.n	800ba06 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800b9ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b9f0:	3328      	adds	r3, #40	; 0x28
 800b9f2:	2102      	movs	r1, #2
 800b9f4:	4618      	mov	r0, r3
 800b9f6:	f001 fbf5 	bl	800d1e4 <RCCEx_PLL3_Config>
 800b9fa:	4603      	mov	r3, r0
 800b9fc:	2b00      	cmp	r3, #0
 800b9fe:	d002      	beq.n	800ba06 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 800ba00:	2301      	movs	r3, #1
 800ba02:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800ba06:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800ba0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba0e:	f402 3300 	and.w	r3, r2, #131072	; 0x20000
 800ba12:	663b      	str	r3, [r7, #96]	; 0x60
 800ba14:	2300      	movs	r3, #0
 800ba16:	667b      	str	r3, [r7, #100]	; 0x64
 800ba18:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	; 0x60
 800ba1c:	460b      	mov	r3, r1
 800ba1e:	4313      	orrs	r3, r2
 800ba20:	d038      	beq.n	800ba94 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 800ba22:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800ba26:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800ba2a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800ba2e:	d018      	beq.n	800ba62 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 800ba30:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800ba34:	d811      	bhi.n	800ba5a <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800ba36:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800ba3a:	d014      	beq.n	800ba66 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 800ba3c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800ba40:	d80b      	bhi.n	800ba5a <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800ba42:	2b00      	cmp	r3, #0
 800ba44:	d011      	beq.n	800ba6a <HAL_RCCEx_PeriphCLKConfig+0x111e>
 800ba46:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800ba4a:	d106      	bne.n	800ba5a <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800ba4c:	4bc3      	ldr	r3, [pc, #780]	; (800bd5c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800ba4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ba50:	4ac2      	ldr	r2, [pc, #776]	; (800bd5c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800ba52:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800ba56:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 800ba58:	e008      	b.n	800ba6c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800ba5a:	2301      	movs	r3, #1
 800ba5c:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800ba60:	e004      	b.n	800ba6c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800ba62:	bf00      	nop
 800ba64:	e002      	b.n	800ba6c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800ba66:	bf00      	nop
 800ba68:	e000      	b.n	800ba6c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800ba6a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ba6c:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800ba70:	2b00      	cmp	r3, #0
 800ba72:	d10b      	bne.n	800ba8c <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800ba74:	4bb9      	ldr	r3, [pc, #740]	; (800bd5c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800ba76:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ba78:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800ba7c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800ba80:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800ba84:	4ab5      	ldr	r2, [pc, #724]	; (800bd5c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800ba86:	430b      	orrs	r3, r1
 800ba88:	6553      	str	r3, [r2, #84]	; 0x54
 800ba8a:	e003      	b.n	800ba94 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ba8c:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800ba90:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800ba94:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800ba98:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba9c:	f402 1380 	and.w	r3, r2, #1048576	; 0x100000
 800baa0:	65bb      	str	r3, [r7, #88]	; 0x58
 800baa2:	2300      	movs	r3, #0
 800baa4:	65fb      	str	r3, [r7, #92]	; 0x5c
 800baa6:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	; 0x58
 800baaa:	460b      	mov	r3, r1
 800baac:	4313      	orrs	r3, r2
 800baae:	d009      	beq.n	800bac4 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800bab0:	4baa      	ldr	r3, [pc, #680]	; (800bd5c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800bab2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bab4:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800bab8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800babc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800babe:	4aa7      	ldr	r2, [pc, #668]	; (800bd5c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800bac0:	430b      	orrs	r3, r1
 800bac2:	6513      	str	r3, [r2, #80]	; 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 800bac4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bac8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bacc:	f002 5380 	and.w	r3, r2, #268435456	; 0x10000000
 800bad0:	653b      	str	r3, [r7, #80]	; 0x50
 800bad2:	2300      	movs	r3, #0
 800bad4:	657b      	str	r3, [r7, #84]	; 0x54
 800bad6:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	; 0x50
 800bada:	460b      	mov	r3, r1
 800badc:	4313      	orrs	r3, r2
 800bade:	d00a      	beq.n	800baf6 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 800bae0:	4b9e      	ldr	r3, [pc, #632]	; (800bd5c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800bae2:	691b      	ldr	r3, [r3, #16]
 800bae4:	f423 4180 	bic.w	r1, r3, #16384	; 0x4000
 800bae8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800baec:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 800baf0:	4a9a      	ldr	r2, [pc, #616]	; (800bd5c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800baf2:	430b      	orrs	r3, r1
 800baf4:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800baf6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bafa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bafe:	f402 1300 	and.w	r3, r2, #2097152	; 0x200000
 800bb02:	64bb      	str	r3, [r7, #72]	; 0x48
 800bb04:	2300      	movs	r3, #0
 800bb06:	64fb      	str	r3, [r7, #76]	; 0x4c
 800bb08:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	; 0x48
 800bb0c:	460b      	mov	r3, r1
 800bb0e:	4313      	orrs	r3, r2
 800bb10:	d009      	beq.n	800bb26 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800bb12:	4b92      	ldr	r3, [pc, #584]	; (800bd5c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800bb14:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bb16:	f023 7180 	bic.w	r1, r3, #16777216	; 0x1000000
 800bb1a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bb1e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800bb20:	4a8e      	ldr	r2, [pc, #568]	; (800bd5c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800bb22:	430b      	orrs	r3, r1
 800bb24:	6513      	str	r3, [r2, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800bb26:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bb2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb2e:	f002 4380 	and.w	r3, r2, #1073741824	; 0x40000000
 800bb32:	643b      	str	r3, [r7, #64]	; 0x40
 800bb34:	2300      	movs	r3, #0
 800bb36:	647b      	str	r3, [r7, #68]	; 0x44
 800bb38:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	; 0x40
 800bb3c:	460b      	mov	r3, r1
 800bb3e:	4313      	orrs	r3, r2
 800bb40:	d00e      	beq.n	800bb60 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800bb42:	4b86      	ldr	r3, [pc, #536]	; (800bd5c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800bb44:	691b      	ldr	r3, [r3, #16]
 800bb46:	4a85      	ldr	r2, [pc, #532]	; (800bd5c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800bb48:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800bb4c:	6113      	str	r3, [r2, #16]
 800bb4e:	4b83      	ldr	r3, [pc, #524]	; (800bd5c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800bb50:	6919      	ldr	r1, [r3, #16]
 800bb52:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bb56:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 800bb5a:	4a80      	ldr	r2, [pc, #512]	; (800bd5c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800bb5c:	430b      	orrs	r3, r1
 800bb5e:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800bb60:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bb64:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb68:	f002 4300 	and.w	r3, r2, #2147483648	; 0x80000000
 800bb6c:	63bb      	str	r3, [r7, #56]	; 0x38
 800bb6e:	2300      	movs	r3, #0
 800bb70:	63fb      	str	r3, [r7, #60]	; 0x3c
 800bb72:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	; 0x38
 800bb76:	460b      	mov	r3, r1
 800bb78:	4313      	orrs	r3, r2
 800bb7a:	d009      	beq.n	800bb90 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800bb7c:	4b77      	ldr	r3, [pc, #476]	; (800bd5c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800bb7e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bb80:	f023 5140 	bic.w	r1, r3, #805306368	; 0x30000000
 800bb84:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bb88:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bb8a:	4a74      	ldr	r2, [pc, #464]	; (800bd5c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800bb8c:	430b      	orrs	r3, r1
 800bb8e:	64d3      	str	r3, [r2, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800bb90:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bb94:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb98:	f402 0300 	and.w	r3, r2, #8388608	; 0x800000
 800bb9c:	633b      	str	r3, [r7, #48]	; 0x30
 800bb9e:	2300      	movs	r3, #0
 800bba0:	637b      	str	r3, [r7, #52]	; 0x34
 800bba2:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	; 0x30
 800bba6:	460b      	mov	r3, r1
 800bba8:	4313      	orrs	r3, r2
 800bbaa:	d00a      	beq.n	800bbc2 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800bbac:	4b6b      	ldr	r3, [pc, #428]	; (800bd5c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800bbae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bbb0:	f423 0140 	bic.w	r1, r3, #12582912	; 0xc00000
 800bbb4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bbb8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800bbbc:	4a67      	ldr	r2, [pc, #412]	; (800bd5c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800bbbe:	430b      	orrs	r3, r1
 800bbc0:	6553      	str	r3, [r2, #84]	; 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800bbc2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bbc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbca:	2100      	movs	r1, #0
 800bbcc:	62b9      	str	r1, [r7, #40]	; 0x28
 800bbce:	f003 0301 	and.w	r3, r3, #1
 800bbd2:	62fb      	str	r3, [r7, #44]	; 0x2c
 800bbd4:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	; 0x28
 800bbd8:	460b      	mov	r3, r1
 800bbda:	4313      	orrs	r3, r2
 800bbdc:	d011      	beq.n	800bc02 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800bbde:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bbe2:	3308      	adds	r3, #8
 800bbe4:	2100      	movs	r1, #0
 800bbe6:	4618      	mov	r0, r3
 800bbe8:	f001 fa4a 	bl	800d080 <RCCEx_PLL2_Config>
 800bbec:	4603      	mov	r3, r0
 800bbee:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 800bbf2:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800bbf6:	2b00      	cmp	r3, #0
 800bbf8:	d003      	beq.n	800bc02 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bbfa:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800bbfe:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800bc02:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bc06:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc0a:	2100      	movs	r1, #0
 800bc0c:	6239      	str	r1, [r7, #32]
 800bc0e:	f003 0302 	and.w	r3, r3, #2
 800bc12:	627b      	str	r3, [r7, #36]	; 0x24
 800bc14:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800bc18:	460b      	mov	r3, r1
 800bc1a:	4313      	orrs	r3, r2
 800bc1c:	d011      	beq.n	800bc42 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800bc1e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bc22:	3308      	adds	r3, #8
 800bc24:	2101      	movs	r1, #1
 800bc26:	4618      	mov	r0, r3
 800bc28:	f001 fa2a 	bl	800d080 <RCCEx_PLL2_Config>
 800bc2c:	4603      	mov	r3, r0
 800bc2e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 800bc32:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800bc36:	2b00      	cmp	r3, #0
 800bc38:	d003      	beq.n	800bc42 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bc3a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800bc3e:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800bc42:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bc46:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc4a:	2100      	movs	r1, #0
 800bc4c:	61b9      	str	r1, [r7, #24]
 800bc4e:	f003 0304 	and.w	r3, r3, #4
 800bc52:	61fb      	str	r3, [r7, #28]
 800bc54:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800bc58:	460b      	mov	r3, r1
 800bc5a:	4313      	orrs	r3, r2
 800bc5c:	d011      	beq.n	800bc82 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800bc5e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bc62:	3308      	adds	r3, #8
 800bc64:	2102      	movs	r1, #2
 800bc66:	4618      	mov	r0, r3
 800bc68:	f001 fa0a 	bl	800d080 <RCCEx_PLL2_Config>
 800bc6c:	4603      	mov	r3, r0
 800bc6e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 800bc72:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800bc76:	2b00      	cmp	r3, #0
 800bc78:	d003      	beq.n	800bc82 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bc7a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800bc7e:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800bc82:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bc86:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc8a:	2100      	movs	r1, #0
 800bc8c:	6139      	str	r1, [r7, #16]
 800bc8e:	f003 0308 	and.w	r3, r3, #8
 800bc92:	617b      	str	r3, [r7, #20]
 800bc94:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800bc98:	460b      	mov	r3, r1
 800bc9a:	4313      	orrs	r3, r2
 800bc9c:	d011      	beq.n	800bcc2 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800bc9e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bca2:	3328      	adds	r3, #40	; 0x28
 800bca4:	2100      	movs	r1, #0
 800bca6:	4618      	mov	r0, r3
 800bca8:	f001 fa9c 	bl	800d1e4 <RCCEx_PLL3_Config>
 800bcac:	4603      	mov	r3, r0
 800bcae:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
  
    if (ret == HAL_OK)
 800bcb2:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800bcb6:	2b00      	cmp	r3, #0
 800bcb8:	d003      	beq.n	800bcc2 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bcba:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800bcbe:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800bcc2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bcc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bcca:	2100      	movs	r1, #0
 800bccc:	60b9      	str	r1, [r7, #8]
 800bcce:	f003 0310 	and.w	r3, r3, #16
 800bcd2:	60fb      	str	r3, [r7, #12]
 800bcd4:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800bcd8:	460b      	mov	r3, r1
 800bcda:	4313      	orrs	r3, r2
 800bcdc:	d011      	beq.n	800bd02 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800bcde:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bce2:	3328      	adds	r3, #40	; 0x28
 800bce4:	2101      	movs	r1, #1
 800bce6:	4618      	mov	r0, r3
 800bce8:	f001 fa7c 	bl	800d1e4 <RCCEx_PLL3_Config>
 800bcec:	4603      	mov	r3, r0
 800bcee:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 800bcf2:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800bcf6:	2b00      	cmp	r3, #0
 800bcf8:	d003      	beq.n	800bd02 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bcfa:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800bcfe:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800bd02:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bd06:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd0a:	2100      	movs	r1, #0
 800bd0c:	6039      	str	r1, [r7, #0]
 800bd0e:	f003 0320 	and.w	r3, r3, #32
 800bd12:	607b      	str	r3, [r7, #4]
 800bd14:	e9d7 1200 	ldrd	r1, r2, [r7]
 800bd18:	460b      	mov	r3, r1
 800bd1a:	4313      	orrs	r3, r2
 800bd1c:	d011      	beq.n	800bd42 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800bd1e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bd22:	3328      	adds	r3, #40	; 0x28
 800bd24:	2102      	movs	r1, #2
 800bd26:	4618      	mov	r0, r3
 800bd28:	f001 fa5c 	bl	800d1e4 <RCCEx_PLL3_Config>
 800bd2c:	4603      	mov	r3, r0
 800bd2e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 800bd32:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800bd36:	2b00      	cmp	r3, #0
 800bd38:	d003      	beq.n	800bd42 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bd3a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800bd3e:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    } 
  }

  if (status == HAL_OK)
 800bd42:	f897 3126 	ldrb.w	r3, [r7, #294]	; 0x126
 800bd46:	2b00      	cmp	r3, #0
 800bd48:	d101      	bne.n	800bd4e <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 800bd4a:	2300      	movs	r3, #0
 800bd4c:	e000      	b.n	800bd50 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 800bd4e:	2301      	movs	r3, #1
}
 800bd50:	4618      	mov	r0, r3
 800bd52:	f507 7794 	add.w	r7, r7, #296	; 0x128
 800bd56:	46bd      	mov	sp, r7
 800bd58:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800bd5c:	58024400 	.word	0x58024400

0800bd60 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 800bd60:	b580      	push	{r7, lr}
 800bd62:	b090      	sub	sp, #64	; 0x40
 800bd64:	af00      	add	r7, sp, #0
 800bd66:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800bd6a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bd6e:	f5a2 7180 	sub.w	r1, r2, #256	; 0x100
 800bd72:	430b      	orrs	r3, r1
 800bd74:	f040 8094 	bne.w	800bea0 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 800bd78:	4b9e      	ldr	r3, [pc, #632]	; (800bff4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800bd7a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bd7c:	f003 0307 	and.w	r3, r3, #7
 800bd80:	633b      	str	r3, [r7, #48]	; 0x30

    switch (saiclocksource)
 800bd82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bd84:	2b04      	cmp	r3, #4
 800bd86:	f200 8087 	bhi.w	800be98 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 800bd8a:	a201      	add	r2, pc, #4	; (adr r2, 800bd90 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 800bd8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bd90:	0800bda5 	.word	0x0800bda5
 800bd94:	0800bdcd 	.word	0x0800bdcd
 800bd98:	0800bdf5 	.word	0x0800bdf5
 800bd9c:	0800be91 	.word	0x0800be91
 800bda0:	0800be1d 	.word	0x0800be1d
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800bda4:	4b93      	ldr	r3, [pc, #588]	; (800bff4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800bda6:	681b      	ldr	r3, [r3, #0]
 800bda8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800bdac:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800bdb0:	d108      	bne.n	800bdc4 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800bdb2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800bdb6:	4618      	mov	r0, r3
 800bdb8:	f001 f810 	bl	800cddc <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800bdbc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bdbe:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bdc0:	f000 bd45 	b.w	800c84e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800bdc4:	2300      	movs	r3, #0
 800bdc6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800bdc8:	f000 bd41 	b.w	800c84e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800bdcc:	4b89      	ldr	r3, [pc, #548]	; (800bff4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800bdce:	681b      	ldr	r3, [r3, #0]
 800bdd0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800bdd4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800bdd8:	d108      	bne.n	800bdec <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800bdda:	f107 0318 	add.w	r3, r7, #24
 800bdde:	4618      	mov	r0, r3
 800bde0:	f000 fd54 	bl	800c88c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800bde4:	69bb      	ldr	r3, [r7, #24]
 800bde6:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bde8:	f000 bd31 	b.w	800c84e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800bdec:	2300      	movs	r3, #0
 800bdee:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800bdf0:	f000 bd2d 	b.w	800c84e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800bdf4:	4b7f      	ldr	r3, [pc, #508]	; (800bff4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800bdf6:	681b      	ldr	r3, [r3, #0]
 800bdf8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800bdfc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800be00:	d108      	bne.n	800be14 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800be02:	f107 030c 	add.w	r3, r7, #12
 800be06:	4618      	mov	r0, r3
 800be08:	f000 fe94 	bl	800cb34 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800be0c:	68fb      	ldr	r3, [r7, #12]
 800be0e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800be10:	f000 bd1d 	b.w	800c84e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800be14:	2300      	movs	r3, #0
 800be16:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800be18:	f000 bd19 	b.w	800c84e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800be1c:	4b75      	ldr	r3, [pc, #468]	; (800bff4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800be1e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800be20:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800be24:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800be26:	4b73      	ldr	r3, [pc, #460]	; (800bff4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800be28:	681b      	ldr	r3, [r3, #0]
 800be2a:	f003 0304 	and.w	r3, r3, #4
 800be2e:	2b04      	cmp	r3, #4
 800be30:	d10c      	bne.n	800be4c <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 800be32:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800be34:	2b00      	cmp	r3, #0
 800be36:	d109      	bne.n	800be4c <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800be38:	4b6e      	ldr	r3, [pc, #440]	; (800bff4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800be3a:	681b      	ldr	r3, [r3, #0]
 800be3c:	08db      	lsrs	r3, r3, #3
 800be3e:	f003 0303 	and.w	r3, r3, #3
 800be42:	4a6d      	ldr	r2, [pc, #436]	; (800bff8 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800be44:	fa22 f303 	lsr.w	r3, r2, r3
 800be48:	63fb      	str	r3, [r7, #60]	; 0x3c
 800be4a:	e01f      	b.n	800be8c <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800be4c:	4b69      	ldr	r3, [pc, #420]	; (800bff4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800be4e:	681b      	ldr	r3, [r3, #0]
 800be50:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800be54:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800be58:	d106      	bne.n	800be68 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 800be5a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800be5c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800be60:	d102      	bne.n	800be68 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800be62:	4b66      	ldr	r3, [pc, #408]	; (800bffc <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 800be64:	63fb      	str	r3, [r7, #60]	; 0x3c
 800be66:	e011      	b.n	800be8c <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800be68:	4b62      	ldr	r3, [pc, #392]	; (800bff4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800be6a:	681b      	ldr	r3, [r3, #0]
 800be6c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800be70:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800be74:	d106      	bne.n	800be84 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 800be76:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800be78:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800be7c:	d102      	bne.n	800be84 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800be7e:	4b60      	ldr	r3, [pc, #384]	; (800c000 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 800be80:	63fb      	str	r3, [r7, #60]	; 0x3c
 800be82:	e003      	b.n	800be8c <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800be84:	2300      	movs	r3, #0
 800be86:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 800be88:	f000 bce1 	b.w	800c84e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800be8c:	f000 bcdf 	b.w	800c84e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800be90:	4b5c      	ldr	r3, [pc, #368]	; (800c004 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 800be92:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800be94:	f000 bcdb 	b.w	800c84e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800be98:	2300      	movs	r3, #0
 800be9a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800be9c:	f000 bcd7 	b.w	800c84e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 800bea0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bea4:	f5a2 7100 	sub.w	r1, r2, #512	; 0x200
 800bea8:	430b      	orrs	r3, r1
 800beaa:	f040 80ad 	bne.w	800c008 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
  {

    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 800beae:	4b51      	ldr	r3, [pc, #324]	; (800bff4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800beb0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800beb2:	f403 73e0 	and.w	r3, r3, #448	; 0x1c0
 800beb6:	633b      	str	r3, [r7, #48]	; 0x30

    switch (saiclocksource)
 800beb8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800beba:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800bebe:	d056      	beq.n	800bf6e <HAL_RCCEx_GetPeriphCLKFreq+0x20e>
 800bec0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bec2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800bec6:	f200 8090 	bhi.w	800bfea <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800beca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800becc:	2bc0      	cmp	r3, #192	; 0xc0
 800bece:	f000 8088 	beq.w	800bfe2 <HAL_RCCEx_GetPeriphCLKFreq+0x282>
 800bed2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bed4:	2bc0      	cmp	r3, #192	; 0xc0
 800bed6:	f200 8088 	bhi.w	800bfea <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800beda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bedc:	2b80      	cmp	r3, #128	; 0x80
 800bede:	d032      	beq.n	800bf46 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 800bee0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bee2:	2b80      	cmp	r3, #128	; 0x80
 800bee4:	f200 8081 	bhi.w	800bfea <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800bee8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800beea:	2b00      	cmp	r3, #0
 800beec:	d003      	beq.n	800bef6 <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 800beee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bef0:	2b40      	cmp	r3, #64	; 0x40
 800bef2:	d014      	beq.n	800bf1e <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 800bef4:	e079      	b.n	800bfea <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
    {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800bef6:	4b3f      	ldr	r3, [pc, #252]	; (800bff4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800bef8:	681b      	ldr	r3, [r3, #0]
 800befa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800befe:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800bf02:	d108      	bne.n	800bf16 <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800bf04:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800bf08:	4618      	mov	r0, r3
 800bf0a:	f000 ff67 	bl	800cddc <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800bf0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bf10:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bf12:	f000 bc9c 	b.w	800c84e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800bf16:	2300      	movs	r3, #0
 800bf18:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800bf1a:	f000 bc98 	b.w	800c84e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800bf1e:	4b35      	ldr	r3, [pc, #212]	; (800bff4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800bf20:	681b      	ldr	r3, [r3, #0]
 800bf22:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800bf26:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800bf2a:	d108      	bne.n	800bf3e <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800bf2c:	f107 0318 	add.w	r3, r7, #24
 800bf30:	4618      	mov	r0, r3
 800bf32:	f000 fcab 	bl	800c88c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800bf36:	69bb      	ldr	r3, [r7, #24]
 800bf38:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bf3a:	f000 bc88 	b.w	800c84e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800bf3e:	2300      	movs	r3, #0
 800bf40:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800bf42:	f000 bc84 	b.w	800c84e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800bf46:	4b2b      	ldr	r3, [pc, #172]	; (800bff4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800bf48:	681b      	ldr	r3, [r3, #0]
 800bf4a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800bf4e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800bf52:	d108      	bne.n	800bf66 <HAL_RCCEx_GetPeriphCLKFreq+0x206>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800bf54:	f107 030c 	add.w	r3, r7, #12
 800bf58:	4618      	mov	r0, r3
 800bf5a:	f000 fdeb 	bl	800cb34 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800bf5e:	68fb      	ldr	r3, [r7, #12]
 800bf60:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bf62:	f000 bc74 	b.w	800c84e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800bf66:	2300      	movs	r3, #0
 800bf68:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800bf6a:	f000 bc70 	b.w	800c84e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800bf6e:	4b21      	ldr	r3, [pc, #132]	; (800bff4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800bf70:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bf72:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800bf76:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800bf78:	4b1e      	ldr	r3, [pc, #120]	; (800bff4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800bf7a:	681b      	ldr	r3, [r3, #0]
 800bf7c:	f003 0304 	and.w	r3, r3, #4
 800bf80:	2b04      	cmp	r3, #4
 800bf82:	d10c      	bne.n	800bf9e <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
 800bf84:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bf86:	2b00      	cmp	r3, #0
 800bf88:	d109      	bne.n	800bf9e <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800bf8a:	4b1a      	ldr	r3, [pc, #104]	; (800bff4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800bf8c:	681b      	ldr	r3, [r3, #0]
 800bf8e:	08db      	lsrs	r3, r3, #3
 800bf90:	f003 0303 	and.w	r3, r3, #3
 800bf94:	4a18      	ldr	r2, [pc, #96]	; (800bff8 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800bf96:	fa22 f303 	lsr.w	r3, r2, r3
 800bf9a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800bf9c:	e01f      	b.n	800bfde <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800bf9e:	4b15      	ldr	r3, [pc, #84]	; (800bff4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800bfa0:	681b      	ldr	r3, [r3, #0]
 800bfa2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800bfa6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800bfaa:	d106      	bne.n	800bfba <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 800bfac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bfae:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800bfb2:	d102      	bne.n	800bfba <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800bfb4:	4b11      	ldr	r3, [pc, #68]	; (800bffc <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 800bfb6:	63fb      	str	r3, [r7, #60]	; 0x3c
 800bfb8:	e011      	b.n	800bfde <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800bfba:	4b0e      	ldr	r3, [pc, #56]	; (800bff4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800bfbc:	681b      	ldr	r3, [r3, #0]
 800bfbe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800bfc2:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800bfc6:	d106      	bne.n	800bfd6 <HAL_RCCEx_GetPeriphCLKFreq+0x276>
 800bfc8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bfca:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800bfce:	d102      	bne.n	800bfd6 <HAL_RCCEx_GetPeriphCLKFreq+0x276>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800bfd0:	4b0b      	ldr	r3, [pc, #44]	; (800c000 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 800bfd2:	63fb      	str	r3, [r7, #60]	; 0x3c
 800bfd4:	e003      	b.n	800bfde <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800bfd6:	2300      	movs	r3, #0
 800bfd8:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 800bfda:	f000 bc38 	b.w	800c84e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800bfde:	f000 bc36 	b.w	800c84e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800bfe2:	4b08      	ldr	r3, [pc, #32]	; (800c004 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 800bfe4:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800bfe6:	f000 bc32 	b.w	800c84e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800bfea:	2300      	movs	r3, #0
 800bfec:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800bfee:	f000 bc2e 	b.w	800c84e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800bff2:	bf00      	nop
 800bff4:	58024400 	.word	0x58024400
 800bff8:	03d09000 	.word	0x03d09000
 800bffc:	003d0900 	.word	0x003d0900
 800c000:	017d7840 	.word	0x017d7840
 800c004:	00bb8000 	.word	0x00bb8000
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 800c008:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c00c:	f5a2 6180 	sub.w	r1, r2, #1024	; 0x400
 800c010:	430b      	orrs	r3, r1
 800c012:	f040 809c 	bne.w	800c14e <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 800c016:	4b9e      	ldr	r3, [pc, #632]	; (800c290 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c018:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c01a:	f403 0360 	and.w	r3, r3, #14680064	; 0xe00000
 800c01e:	633b      	str	r3, [r7, #48]	; 0x30

    switch (saiclocksource)
 800c020:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c022:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800c026:	d054      	beq.n	800c0d2 <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 800c028:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c02a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800c02e:	f200 808b 	bhi.w	800c148 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800c032:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c034:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800c038:	f000 8083 	beq.w	800c142 <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 800c03c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c03e:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800c042:	f200 8081 	bhi.w	800c148 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800c046:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c048:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800c04c:	d02f      	beq.n	800c0ae <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
 800c04e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c050:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800c054:	d878      	bhi.n	800c148 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800c056:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c058:	2b00      	cmp	r3, #0
 800c05a:	d004      	beq.n	800c066 <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 800c05c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c05e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800c062:	d012      	beq.n	800c08a <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 800c064:	e070      	b.n	800c148 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800c066:	4b8a      	ldr	r3, [pc, #552]	; (800c290 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c068:	681b      	ldr	r3, [r3, #0]
 800c06a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800c06e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800c072:	d107      	bne.n	800c084 <HAL_RCCEx_GetPeriphCLKFreq+0x324>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800c074:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800c078:	4618      	mov	r0, r3
 800c07a:	f000 feaf 	bl	800cddc <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800c07e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c080:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c082:	e3e4      	b.n	800c84e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c084:	2300      	movs	r3, #0
 800c086:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c088:	e3e1      	b.n	800c84e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800c08a:	4b81      	ldr	r3, [pc, #516]	; (800c290 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c08c:	681b      	ldr	r3, [r3, #0]
 800c08e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c092:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800c096:	d107      	bne.n	800c0a8 <HAL_RCCEx_GetPeriphCLKFreq+0x348>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c098:	f107 0318 	add.w	r3, r7, #24
 800c09c:	4618      	mov	r0, r3
 800c09e:	f000 fbf5 	bl	800c88c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800c0a2:	69bb      	ldr	r3, [r7, #24]
 800c0a4:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c0a6:	e3d2      	b.n	800c84e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c0a8:	2300      	movs	r3, #0
 800c0aa:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c0ac:	e3cf      	b.n	800c84e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800c0ae:	4b78      	ldr	r3, [pc, #480]	; (800c290 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c0b0:	681b      	ldr	r3, [r3, #0]
 800c0b2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800c0b6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c0ba:	d107      	bne.n	800c0cc <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c0bc:	f107 030c 	add.w	r3, r7, #12
 800c0c0:	4618      	mov	r0, r3
 800c0c2:	f000 fd37 	bl	800cb34 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800c0c6:	68fb      	ldr	r3, [r7, #12]
 800c0c8:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c0ca:	e3c0      	b.n	800c84e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c0cc:	2300      	movs	r3, #0
 800c0ce:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c0d0:	e3bd      	b.n	800c84e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800c0d2:	4b6f      	ldr	r3, [pc, #444]	; (800c290 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c0d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c0d6:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800c0da:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800c0dc:	4b6c      	ldr	r3, [pc, #432]	; (800c290 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c0de:	681b      	ldr	r3, [r3, #0]
 800c0e0:	f003 0304 	and.w	r3, r3, #4
 800c0e4:	2b04      	cmp	r3, #4
 800c0e6:	d10c      	bne.n	800c102 <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 800c0e8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c0ea:	2b00      	cmp	r3, #0
 800c0ec:	d109      	bne.n	800c102 <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c0ee:	4b68      	ldr	r3, [pc, #416]	; (800c290 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c0f0:	681b      	ldr	r3, [r3, #0]
 800c0f2:	08db      	lsrs	r3, r3, #3
 800c0f4:	f003 0303 	and.w	r3, r3, #3
 800c0f8:	4a66      	ldr	r2, [pc, #408]	; (800c294 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800c0fa:	fa22 f303 	lsr.w	r3, r2, r3
 800c0fe:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c100:	e01e      	b.n	800c140 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800c102:	4b63      	ldr	r3, [pc, #396]	; (800c290 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c104:	681b      	ldr	r3, [r3, #0]
 800c106:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c10a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c10e:	d106      	bne.n	800c11e <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 800c110:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c112:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800c116:	d102      	bne.n	800c11e <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800c118:	4b5f      	ldr	r3, [pc, #380]	; (800c298 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 800c11a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c11c:	e010      	b.n	800c140 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800c11e:	4b5c      	ldr	r3, [pc, #368]	; (800c290 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c120:	681b      	ldr	r3, [r3, #0]
 800c122:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c126:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c12a:	d106      	bne.n	800c13a <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
 800c12c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c12e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c132:	d102      	bne.n	800c13a <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800c134:	4b59      	ldr	r3, [pc, #356]	; (800c29c <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 800c136:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c138:	e002      	b.n	800c140 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800c13a:	2300      	movs	r3, #0
 800c13c:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 800c13e:	e386      	b.n	800c84e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800c140:	e385      	b.n	800c84e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800c142:	4b57      	ldr	r3, [pc, #348]	; (800c2a0 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 800c144:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c146:	e382      	b.n	800c84e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800c148:	2300      	movs	r3, #0
 800c14a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c14c:	e37f      	b.n	800c84e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 800c14e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c152:	f5a2 6100 	sub.w	r1, r2, #2048	; 0x800
 800c156:	430b      	orrs	r3, r1
 800c158:	f040 80a7 	bne.w	800c2aa <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 800c15c:	4b4c      	ldr	r3, [pc, #304]	; (800c290 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c15e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c160:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
 800c164:	633b      	str	r3, [r7, #48]	; 0x30

    switch (saiclocksource)
 800c166:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c168:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800c16c:	d055      	beq.n	800c21a <HAL_RCCEx_GetPeriphCLKFreq+0x4ba>
 800c16e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c170:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800c174:	f200 8096 	bhi.w	800c2a4 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800c178:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c17a:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800c17e:	f000 8084 	beq.w	800c28a <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 800c182:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c184:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800c188:	f200 808c 	bhi.w	800c2a4 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800c18c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c18e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800c192:	d030      	beq.n	800c1f6 <HAL_RCCEx_GetPeriphCLKFreq+0x496>
 800c194:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c196:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800c19a:	f200 8083 	bhi.w	800c2a4 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800c19e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c1a0:	2b00      	cmp	r3, #0
 800c1a2:	d004      	beq.n	800c1ae <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 800c1a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c1a6:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800c1aa:	d012      	beq.n	800c1d2 <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 800c1ac:	e07a      	b.n	800c2a4 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800c1ae:	4b38      	ldr	r3, [pc, #224]	; (800c290 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c1b0:	681b      	ldr	r3, [r3, #0]
 800c1b2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800c1b6:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800c1ba:	d107      	bne.n	800c1cc <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800c1bc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800c1c0:	4618      	mov	r0, r3
 800c1c2:	f000 fe0b 	bl	800cddc <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800c1c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c1c8:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c1ca:	e340      	b.n	800c84e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c1cc:	2300      	movs	r3, #0
 800c1ce:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c1d0:	e33d      	b.n	800c84e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800c1d2:	4b2f      	ldr	r3, [pc, #188]	; (800c290 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c1d4:	681b      	ldr	r3, [r3, #0]
 800c1d6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c1da:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800c1de:	d107      	bne.n	800c1f0 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c1e0:	f107 0318 	add.w	r3, r7, #24
 800c1e4:	4618      	mov	r0, r3
 800c1e6:	f000 fb51 	bl	800c88c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800c1ea:	69bb      	ldr	r3, [r7, #24]
 800c1ec:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c1ee:	e32e      	b.n	800c84e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c1f0:	2300      	movs	r3, #0
 800c1f2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c1f4:	e32b      	b.n	800c84e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800c1f6:	4b26      	ldr	r3, [pc, #152]	; (800c290 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c1f8:	681b      	ldr	r3, [r3, #0]
 800c1fa:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800c1fe:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c202:	d107      	bne.n	800c214 <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c204:	f107 030c 	add.w	r3, r7, #12
 800c208:	4618      	mov	r0, r3
 800c20a:	f000 fc93 	bl	800cb34 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800c20e:	68fb      	ldr	r3, [r7, #12]
 800c210:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c212:	e31c      	b.n	800c84e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c214:	2300      	movs	r3, #0
 800c216:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c218:	e319      	b.n	800c84e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800c21a:	4b1d      	ldr	r3, [pc, #116]	; (800c290 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c21c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c21e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800c222:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800c224:	4b1a      	ldr	r3, [pc, #104]	; (800c290 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c226:	681b      	ldr	r3, [r3, #0]
 800c228:	f003 0304 	and.w	r3, r3, #4
 800c22c:	2b04      	cmp	r3, #4
 800c22e:	d10c      	bne.n	800c24a <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 800c230:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c232:	2b00      	cmp	r3, #0
 800c234:	d109      	bne.n	800c24a <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c236:	4b16      	ldr	r3, [pc, #88]	; (800c290 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c238:	681b      	ldr	r3, [r3, #0]
 800c23a:	08db      	lsrs	r3, r3, #3
 800c23c:	f003 0303 	and.w	r3, r3, #3
 800c240:	4a14      	ldr	r2, [pc, #80]	; (800c294 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800c242:	fa22 f303 	lsr.w	r3, r2, r3
 800c246:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c248:	e01e      	b.n	800c288 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800c24a:	4b11      	ldr	r3, [pc, #68]	; (800c290 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c24c:	681b      	ldr	r3, [r3, #0]
 800c24e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c252:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c256:	d106      	bne.n	800c266 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 800c258:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c25a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800c25e:	d102      	bne.n	800c266 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800c260:	4b0d      	ldr	r3, [pc, #52]	; (800c298 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 800c262:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c264:	e010      	b.n	800c288 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800c266:	4b0a      	ldr	r3, [pc, #40]	; (800c290 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c268:	681b      	ldr	r3, [r3, #0]
 800c26a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c26e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c272:	d106      	bne.n	800c282 <HAL_RCCEx_GetPeriphCLKFreq+0x522>
 800c274:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c276:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c27a:	d102      	bne.n	800c282 <HAL_RCCEx_GetPeriphCLKFreq+0x522>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800c27c:	4b07      	ldr	r3, [pc, #28]	; (800c29c <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 800c27e:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c280:	e002      	b.n	800c288 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800c282:	2300      	movs	r3, #0
 800c284:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 800c286:	e2e2      	b.n	800c84e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800c288:	e2e1      	b.n	800c84e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800c28a:	4b05      	ldr	r3, [pc, #20]	; (800c2a0 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 800c28c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c28e:	e2de      	b.n	800c84e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800c290:	58024400 	.word	0x58024400
 800c294:	03d09000 	.word	0x03d09000
 800c298:	003d0900 	.word	0x003d0900
 800c29c:	017d7840 	.word	0x017d7840
 800c2a0:	00bb8000 	.word	0x00bb8000
      }

      default :
      {
        frequency = 0;
 800c2a4:	2300      	movs	r3, #0
 800c2a6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c2a8:	e2d1      	b.n	800c84e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 800c2aa:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c2ae:	f5a2 5180 	sub.w	r1, r2, #4096	; 0x1000
 800c2b2:	430b      	orrs	r3, r1
 800c2b4:	f040 809c 	bne.w	800c3f0 <HAL_RCCEx_GetPeriphCLKFreq+0x690>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 800c2b8:	4b93      	ldr	r3, [pc, #588]	; (800c508 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800c2ba:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c2bc:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 800c2c0:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 800c2c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c2c4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800c2c8:	d054      	beq.n	800c374 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 800c2ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c2cc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800c2d0:	f200 808b 	bhi.w	800c3ea <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800c2d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c2d6:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800c2da:	f000 8083 	beq.w	800c3e4 <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 800c2de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c2e0:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800c2e4:	f200 8081 	bhi.w	800c3ea <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800c2e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c2ea:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800c2ee:	d02f      	beq.n	800c350 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
 800c2f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c2f2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800c2f6:	d878      	bhi.n	800c3ea <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800c2f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c2fa:	2b00      	cmp	r3, #0
 800c2fc:	d004      	beq.n	800c308 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 800c2fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c300:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c304:	d012      	beq.n	800c32c <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 800c306:	e070      	b.n	800c3ea <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800c308:	4b7f      	ldr	r3, [pc, #508]	; (800c508 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800c30a:	681b      	ldr	r3, [r3, #0]
 800c30c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800c310:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800c314:	d107      	bne.n	800c326 <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800c316:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800c31a:	4618      	mov	r0, r3
 800c31c:	f000 fd5e 	bl	800cddc <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800c320:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c322:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c324:	e293      	b.n	800c84e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c326:	2300      	movs	r3, #0
 800c328:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c32a:	e290      	b.n	800c84e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800c32c:	4b76      	ldr	r3, [pc, #472]	; (800c508 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800c32e:	681b      	ldr	r3, [r3, #0]
 800c330:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c334:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800c338:	d107      	bne.n	800c34a <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c33a:	f107 0318 	add.w	r3, r7, #24
 800c33e:	4618      	mov	r0, r3
 800c340:	f000 faa4 	bl	800c88c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800c344:	69bb      	ldr	r3, [r7, #24]
 800c346:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c348:	e281      	b.n	800c84e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c34a:	2300      	movs	r3, #0
 800c34c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c34e:	e27e      	b.n	800c84e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800c350:	4b6d      	ldr	r3, [pc, #436]	; (800c508 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800c352:	681b      	ldr	r3, [r3, #0]
 800c354:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800c358:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c35c:	d107      	bne.n	800c36e <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c35e:	f107 030c 	add.w	r3, r7, #12
 800c362:	4618      	mov	r0, r3
 800c364:	f000 fbe6 	bl	800cb34 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800c368:	68fb      	ldr	r3, [r7, #12]
 800c36a:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c36c:	e26f      	b.n	800c84e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c36e:	2300      	movs	r3, #0
 800c370:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c372:	e26c      	b.n	800c84e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800c374:	4b64      	ldr	r3, [pc, #400]	; (800c508 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800c376:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c378:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800c37c:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800c37e:	4b62      	ldr	r3, [pc, #392]	; (800c508 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800c380:	681b      	ldr	r3, [r3, #0]
 800c382:	f003 0304 	and.w	r3, r3, #4
 800c386:	2b04      	cmp	r3, #4
 800c388:	d10c      	bne.n	800c3a4 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
 800c38a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c38c:	2b00      	cmp	r3, #0
 800c38e:	d109      	bne.n	800c3a4 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c390:	4b5d      	ldr	r3, [pc, #372]	; (800c508 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800c392:	681b      	ldr	r3, [r3, #0]
 800c394:	08db      	lsrs	r3, r3, #3
 800c396:	f003 0303 	and.w	r3, r3, #3
 800c39a:	4a5c      	ldr	r2, [pc, #368]	; (800c50c <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 800c39c:	fa22 f303 	lsr.w	r3, r2, r3
 800c3a0:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c3a2:	e01e      	b.n	800c3e2 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800c3a4:	4b58      	ldr	r3, [pc, #352]	; (800c508 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800c3a6:	681b      	ldr	r3, [r3, #0]
 800c3a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c3ac:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c3b0:	d106      	bne.n	800c3c0 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 800c3b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c3b4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800c3b8:	d102      	bne.n	800c3c0 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800c3ba:	4b55      	ldr	r3, [pc, #340]	; (800c510 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 800c3bc:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c3be:	e010      	b.n	800c3e2 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800c3c0:	4b51      	ldr	r3, [pc, #324]	; (800c508 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800c3c2:	681b      	ldr	r3, [r3, #0]
 800c3c4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c3c8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c3cc:	d106      	bne.n	800c3dc <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 800c3ce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c3d0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c3d4:	d102      	bne.n	800c3dc <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800c3d6:	4b4f      	ldr	r3, [pc, #316]	; (800c514 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 800c3d8:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c3da:	e002      	b.n	800c3e2 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800c3dc:	2300      	movs	r3, #0
 800c3de:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 800c3e0:	e235      	b.n	800c84e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800c3e2:	e234      	b.n	800c84e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800c3e4:	4b4c      	ldr	r3, [pc, #304]	; (800c518 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>)
 800c3e6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c3e8:	e231      	b.n	800c84e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800c3ea:	2300      	movs	r3, #0
 800c3ec:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c3ee:	e22e      	b.n	800c84e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 800c3f0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c3f4:	f5a2 5100 	sub.w	r1, r2, #8192	; 0x2000
 800c3f8:	430b      	orrs	r3, r1
 800c3fa:	f040 808f 	bne.w	800c51c <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 800c3fe:	4b42      	ldr	r3, [pc, #264]	; (800c508 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800c400:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c402:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
 800c406:	63bb      	str	r3, [r7, #56]	; 0x38
    switch (srcclk)
 800c408:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c40a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800c40e:	d06b      	beq.n	800c4e8 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 800c410:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c412:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800c416:	d874      	bhi.n	800c502 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800c418:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c41a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800c41e:	d056      	beq.n	800c4ce <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 800c420:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c422:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800c426:	d86c      	bhi.n	800c502 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800c428:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c42a:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800c42e:	d03b      	beq.n	800c4a8 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
 800c430:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c432:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800c436:	d864      	bhi.n	800c502 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800c438:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c43a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c43e:	d021      	beq.n	800c484 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 800c440:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c442:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c446:	d85c      	bhi.n	800c502 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800c448:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c44a:	2b00      	cmp	r3, #0
 800c44c:	d004      	beq.n	800c458 <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
 800c44e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c450:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c454:	d004      	beq.n	800c460 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
 800c456:	e054      	b.n	800c502 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 800c458:	f7fe fa0a 	bl	800a870 <HAL_RCC_GetPCLK1Freq>
 800c45c:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800c45e:	e1f6      	b.n	800c84e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800c460:	4b29      	ldr	r3, [pc, #164]	; (800c508 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800c462:	681b      	ldr	r3, [r3, #0]
 800c464:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c468:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800c46c:	d107      	bne.n	800c47e <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c46e:	f107 0318 	add.w	r3, r7, #24
 800c472:	4618      	mov	r0, r3
 800c474:	f000 fa0a 	bl	800c88c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800c478:	69fb      	ldr	r3, [r7, #28]
 800c47a:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c47c:	e1e7      	b.n	800c84e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c47e:	2300      	movs	r3, #0
 800c480:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c482:	e1e4      	b.n	800c84e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800c484:	4b20      	ldr	r3, [pc, #128]	; (800c508 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800c486:	681b      	ldr	r3, [r3, #0]
 800c488:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800c48c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c490:	d107      	bne.n	800c4a2 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c492:	f107 030c 	add.w	r3, r7, #12
 800c496:	4618      	mov	r0, r3
 800c498:	f000 fb4c 	bl	800cb34 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800c49c:	693b      	ldr	r3, [r7, #16]
 800c49e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c4a0:	e1d5      	b.n	800c84e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c4a2:	2300      	movs	r3, #0
 800c4a4:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c4a6:	e1d2      	b.n	800c84e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800c4a8:	4b17      	ldr	r3, [pc, #92]	; (800c508 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800c4aa:	681b      	ldr	r3, [r3, #0]
 800c4ac:	f003 0304 	and.w	r3, r3, #4
 800c4b0:	2b04      	cmp	r3, #4
 800c4b2:	d109      	bne.n	800c4c8 <HAL_RCCEx_GetPeriphCLKFreq+0x768>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c4b4:	4b14      	ldr	r3, [pc, #80]	; (800c508 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800c4b6:	681b      	ldr	r3, [r3, #0]
 800c4b8:	08db      	lsrs	r3, r3, #3
 800c4ba:	f003 0303 	and.w	r3, r3, #3
 800c4be:	4a13      	ldr	r2, [pc, #76]	; (800c50c <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 800c4c0:	fa22 f303 	lsr.w	r3, r2, r3
 800c4c4:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c4c6:	e1c2      	b.n	800c84e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c4c8:	2300      	movs	r3, #0
 800c4ca:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c4cc:	e1bf      	b.n	800c84e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800c4ce:	4b0e      	ldr	r3, [pc, #56]	; (800c508 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800c4d0:	681b      	ldr	r3, [r3, #0]
 800c4d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c4d6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c4da:	d102      	bne.n	800c4e2 <HAL_RCCEx_GetPeriphCLKFreq+0x782>
        {
          frequency = CSI_VALUE;
 800c4dc:	4b0c      	ldr	r3, [pc, #48]	; (800c510 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 800c4de:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c4e0:	e1b5      	b.n	800c84e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c4e2:	2300      	movs	r3, #0
 800c4e4:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c4e6:	e1b2      	b.n	800c84e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800c4e8:	4b07      	ldr	r3, [pc, #28]	; (800c508 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800c4ea:	681b      	ldr	r3, [r3, #0]
 800c4ec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c4f0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c4f4:	d102      	bne.n	800c4fc <HAL_RCCEx_GetPeriphCLKFreq+0x79c>
        {
          frequency = HSE_VALUE;
 800c4f6:	4b07      	ldr	r3, [pc, #28]	; (800c514 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 800c4f8:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c4fa:	e1a8      	b.n	800c84e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c4fc:	2300      	movs	r3, #0
 800c4fe:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c500:	e1a5      	b.n	800c84e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800c502:	2300      	movs	r3, #0
 800c504:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c506:	e1a2      	b.n	800c84e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800c508:	58024400 	.word	0x58024400
 800c50c:	03d09000 	.word	0x03d09000
 800c510:	003d0900 	.word	0x003d0900
 800c514:	017d7840 	.word	0x017d7840
 800c518:	00bb8000 	.word	0x00bb8000
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 800c51c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c520:	f5a2 2100 	sub.w	r1, r2, #524288	; 0x80000
 800c524:	430b      	orrs	r3, r1
 800c526:	d173      	bne.n	800c610 <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 800c528:	4b9c      	ldr	r3, [pc, #624]	; (800c79c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800c52a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c52c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800c530:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 800c532:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c534:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c538:	d02f      	beq.n	800c59a <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 800c53a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c53c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c540:	d863      	bhi.n	800c60a <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
 800c542:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c544:	2b00      	cmp	r3, #0
 800c546:	d004      	beq.n	800c552 <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
 800c548:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c54a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c54e:	d012      	beq.n	800c576 <HAL_RCCEx_GetPeriphCLKFreq+0x816>
 800c550:	e05b      	b.n	800c60a <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800c552:	4b92      	ldr	r3, [pc, #584]	; (800c79c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800c554:	681b      	ldr	r3, [r3, #0]
 800c556:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c55a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800c55e:	d107      	bne.n	800c570 <HAL_RCCEx_GetPeriphCLKFreq+0x810>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c560:	f107 0318 	add.w	r3, r7, #24
 800c564:	4618      	mov	r0, r3
 800c566:	f000 f991 	bl	800c88c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800c56a:	69bb      	ldr	r3, [r7, #24]
 800c56c:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c56e:	e16e      	b.n	800c84e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c570:	2300      	movs	r3, #0
 800c572:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c574:	e16b      	b.n	800c84e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800c576:	4b89      	ldr	r3, [pc, #548]	; (800c79c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800c578:	681b      	ldr	r3, [r3, #0]
 800c57a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800c57e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c582:	d107      	bne.n	800c594 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c584:	f107 030c 	add.w	r3, r7, #12
 800c588:	4618      	mov	r0, r3
 800c58a:	f000 fad3 	bl	800cb34 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800c58e:	697b      	ldr	r3, [r7, #20]
 800c590:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c592:	e15c      	b.n	800c84e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c594:	2300      	movs	r3, #0
 800c596:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c598:	e159      	b.n	800c84e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800c59a:	4b80      	ldr	r3, [pc, #512]	; (800c79c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800c59c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c59e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800c5a2:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800c5a4:	4b7d      	ldr	r3, [pc, #500]	; (800c79c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800c5a6:	681b      	ldr	r3, [r3, #0]
 800c5a8:	f003 0304 	and.w	r3, r3, #4
 800c5ac:	2b04      	cmp	r3, #4
 800c5ae:	d10c      	bne.n	800c5ca <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 800c5b0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c5b2:	2b00      	cmp	r3, #0
 800c5b4:	d109      	bne.n	800c5ca <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c5b6:	4b79      	ldr	r3, [pc, #484]	; (800c79c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800c5b8:	681b      	ldr	r3, [r3, #0]
 800c5ba:	08db      	lsrs	r3, r3, #3
 800c5bc:	f003 0303 	and.w	r3, r3, #3
 800c5c0:	4a77      	ldr	r2, [pc, #476]	; (800c7a0 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 800c5c2:	fa22 f303 	lsr.w	r3, r2, r3
 800c5c6:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c5c8:	e01e      	b.n	800c608 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800c5ca:	4b74      	ldr	r3, [pc, #464]	; (800c79c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800c5cc:	681b      	ldr	r3, [r3, #0]
 800c5ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c5d2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c5d6:	d106      	bne.n	800c5e6 <HAL_RCCEx_GetPeriphCLKFreq+0x886>
 800c5d8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c5da:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800c5de:	d102      	bne.n	800c5e6 <HAL_RCCEx_GetPeriphCLKFreq+0x886>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800c5e0:	4b70      	ldr	r3, [pc, #448]	; (800c7a4 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 800c5e2:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c5e4:	e010      	b.n	800c608 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800c5e6:	4b6d      	ldr	r3, [pc, #436]	; (800c79c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800c5e8:	681b      	ldr	r3, [r3, #0]
 800c5ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c5ee:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c5f2:	d106      	bne.n	800c602 <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
 800c5f4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c5f6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c5fa:	d102      	bne.n	800c602 <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800c5fc:	4b6a      	ldr	r3, [pc, #424]	; (800c7a8 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 800c5fe:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c600:	e002      	b.n	800c608 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800c602:	2300      	movs	r3, #0
 800c604:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 800c606:	e122      	b.n	800c84e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800c608:	e121      	b.n	800c84e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800c60a:	2300      	movs	r3, #0
 800c60c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c60e:	e11e      	b.n	800c84e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 800c610:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c614:	f5a2 3180 	sub.w	r1, r2, #65536	; 0x10000
 800c618:	430b      	orrs	r3, r1
 800c61a:	d133      	bne.n	800c684 <HAL_RCCEx_GetPeriphCLKFreq+0x924>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 800c61c:	4b5f      	ldr	r3, [pc, #380]	; (800c79c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800c61e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c620:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800c624:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 800c626:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c628:	2b00      	cmp	r3, #0
 800c62a:	d004      	beq.n	800c636 <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 800c62c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c62e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c632:	d012      	beq.n	800c65a <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
 800c634:	e023      	b.n	800c67e <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800c636:	4b59      	ldr	r3, [pc, #356]	; (800c79c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800c638:	681b      	ldr	r3, [r3, #0]
 800c63a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800c63e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800c642:	d107      	bne.n	800c654 <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800c644:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800c648:	4618      	mov	r0, r3
 800c64a:	f000 fbc7 	bl	800cddc <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800c64e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c650:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c652:	e0fc      	b.n	800c84e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c654:	2300      	movs	r3, #0
 800c656:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c658:	e0f9      	b.n	800c84e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800c65a:	4b50      	ldr	r3, [pc, #320]	; (800c79c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800c65c:	681b      	ldr	r3, [r3, #0]
 800c65e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c662:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800c666:	d107      	bne.n	800c678 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c668:	f107 0318 	add.w	r3, r7, #24
 800c66c:	4618      	mov	r0, r3
 800c66e:	f000 f90d 	bl	800c88c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800c672:	6a3b      	ldr	r3, [r7, #32]
 800c674:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c676:	e0ea      	b.n	800c84e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c678:	2300      	movs	r3, #0
 800c67a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c67c:	e0e7      	b.n	800c84e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800c67e:	2300      	movs	r3, #0
 800c680:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c682:	e0e4      	b.n	800c84e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 800c684:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c688:	f5a2 4180 	sub.w	r1, r2, #16384	; 0x4000
 800c68c:	430b      	orrs	r3, r1
 800c68e:	f040 808d 	bne.w	800c7ac <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 800c692:	4b42      	ldr	r3, [pc, #264]	; (800c79c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800c694:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c696:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
 800c69a:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 800c69c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c69e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800c6a2:	d06b      	beq.n	800c77c <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 800c6a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c6a6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800c6aa:	d874      	bhi.n	800c796 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800c6ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c6ae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c6b2:	d056      	beq.n	800c762 <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 800c6b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c6b6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c6ba:	d86c      	bhi.n	800c796 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800c6bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c6be:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800c6c2:	d03b      	beq.n	800c73c <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
 800c6c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c6c6:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800c6ca:	d864      	bhi.n	800c796 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800c6cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c6ce:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c6d2:	d021      	beq.n	800c718 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 800c6d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c6d6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c6da:	d85c      	bhi.n	800c796 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800c6dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c6de:	2b00      	cmp	r3, #0
 800c6e0:	d004      	beq.n	800c6ec <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
 800c6e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c6e4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800c6e8:	d004      	beq.n	800c6f4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>
 800c6ea:	e054      	b.n	800c796 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 800c6ec:	f000 f8b8 	bl	800c860 <HAL_RCCEx_GetD3PCLK1Freq>
 800c6f0:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800c6f2:	e0ac      	b.n	800c84e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800c6f4:	4b29      	ldr	r3, [pc, #164]	; (800c79c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800c6f6:	681b      	ldr	r3, [r3, #0]
 800c6f8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c6fc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800c700:	d107      	bne.n	800c712 <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c702:	f107 0318 	add.w	r3, r7, #24
 800c706:	4618      	mov	r0, r3
 800c708:	f000 f8c0 	bl	800c88c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800c70c:	69fb      	ldr	r3, [r7, #28]
 800c70e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c710:	e09d      	b.n	800c84e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c712:	2300      	movs	r3, #0
 800c714:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c716:	e09a      	b.n	800c84e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800c718:	4b20      	ldr	r3, [pc, #128]	; (800c79c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800c71a:	681b      	ldr	r3, [r3, #0]
 800c71c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800c720:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c724:	d107      	bne.n	800c736 <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c726:	f107 030c 	add.w	r3, r7, #12
 800c72a:	4618      	mov	r0, r3
 800c72c:	f000 fa02 	bl	800cb34 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800c730:	693b      	ldr	r3, [r7, #16]
 800c732:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c734:	e08b      	b.n	800c84e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c736:	2300      	movs	r3, #0
 800c738:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c73a:	e088      	b.n	800c84e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800c73c:	4b17      	ldr	r3, [pc, #92]	; (800c79c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800c73e:	681b      	ldr	r3, [r3, #0]
 800c740:	f003 0304 	and.w	r3, r3, #4
 800c744:	2b04      	cmp	r3, #4
 800c746:	d109      	bne.n	800c75c <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c748:	4b14      	ldr	r3, [pc, #80]	; (800c79c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800c74a:	681b      	ldr	r3, [r3, #0]
 800c74c:	08db      	lsrs	r3, r3, #3
 800c74e:	f003 0303 	and.w	r3, r3, #3
 800c752:	4a13      	ldr	r2, [pc, #76]	; (800c7a0 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 800c754:	fa22 f303 	lsr.w	r3, r2, r3
 800c758:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c75a:	e078      	b.n	800c84e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c75c:	2300      	movs	r3, #0
 800c75e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c760:	e075      	b.n	800c84e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800c762:	4b0e      	ldr	r3, [pc, #56]	; (800c79c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800c764:	681b      	ldr	r3, [r3, #0]
 800c766:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c76a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c76e:	d102      	bne.n	800c776 <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
        {
          frequency = CSI_VALUE;
 800c770:	4b0c      	ldr	r3, [pc, #48]	; (800c7a4 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 800c772:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c774:	e06b      	b.n	800c84e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c776:	2300      	movs	r3, #0
 800c778:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c77a:	e068      	b.n	800c84e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800c77c:	4b07      	ldr	r3, [pc, #28]	; (800c79c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800c77e:	681b      	ldr	r3, [r3, #0]
 800c780:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c784:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c788:	d102      	bne.n	800c790 <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
        {
          frequency = HSE_VALUE;
 800c78a:	4b07      	ldr	r3, [pc, #28]	; (800c7a8 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 800c78c:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c78e:	e05e      	b.n	800c84e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c790:	2300      	movs	r3, #0
 800c792:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c794:	e05b      	b.n	800c84e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 800c796:	2300      	movs	r3, #0
 800c798:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c79a:	e058      	b.n	800c84e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800c79c:	58024400 	.word	0x58024400
 800c7a0:	03d09000 	.word	0x03d09000
 800c7a4:	003d0900 	.word	0x003d0900
 800c7a8:	017d7840 	.word	0x017d7840
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 800c7ac:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c7b0:	f5a2 4100 	sub.w	r1, r2, #32768	; 0x8000
 800c7b4:	430b      	orrs	r3, r1
 800c7b6:	d148      	bne.n	800c84a <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 800c7b8:	4b27      	ldr	r3, [pc, #156]	; (800c858 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800c7ba:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c7bc:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800c7c0:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 800c7c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c7c4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c7c8:	d02a      	beq.n	800c820 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
 800c7ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c7cc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c7d0:	d838      	bhi.n	800c844 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 800c7d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c7d4:	2b00      	cmp	r3, #0
 800c7d6:	d004      	beq.n	800c7e2 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 800c7d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c7da:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800c7de:	d00d      	beq.n	800c7fc <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 800c7e0:	e030      	b.n	800c844 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800c7e2:	4b1d      	ldr	r3, [pc, #116]	; (800c858 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800c7e4:	681b      	ldr	r3, [r3, #0]
 800c7e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c7ea:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c7ee:	d102      	bne.n	800c7f6 <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
        {
          frequency = HSE_VALUE;
 800c7f0:	4b1a      	ldr	r3, [pc, #104]	; (800c85c <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 800c7f2:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c7f4:	e02b      	b.n	800c84e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c7f6:	2300      	movs	r3, #0
 800c7f8:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c7fa:	e028      	b.n	800c84e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800c7fc:	4b16      	ldr	r3, [pc, #88]	; (800c858 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800c7fe:	681b      	ldr	r3, [r3, #0]
 800c800:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800c804:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800c808:	d107      	bne.n	800c81a <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800c80a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800c80e:	4618      	mov	r0, r3
 800c810:	f000 fae4 	bl	800cddc <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800c814:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c816:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c818:	e019      	b.n	800c84e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c81a:	2300      	movs	r3, #0
 800c81c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c81e:	e016      	b.n	800c84e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800c820:	4b0d      	ldr	r3, [pc, #52]	; (800c858 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800c822:	681b      	ldr	r3, [r3, #0]
 800c824:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c828:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800c82c:	d107      	bne.n	800c83e <HAL_RCCEx_GetPeriphCLKFreq+0xade>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c82e:	f107 0318 	add.w	r3, r7, #24
 800c832:	4618      	mov	r0, r3
 800c834:	f000 f82a 	bl	800c88c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800c838:	69fb      	ldr	r3, [r7, #28]
 800c83a:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c83c:	e007      	b.n	800c84e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c83e:	2300      	movs	r3, #0
 800c840:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c842:	e004      	b.n	800c84e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800c844:	2300      	movs	r3, #0
 800c846:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c848:	e001      	b.n	800c84e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else
  {
    frequency = 0;
 800c84a:	2300      	movs	r3, #0
 800c84c:	63fb      	str	r3, [r7, #60]	; 0x3c
  }

  return frequency;
 800c84e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800c850:	4618      	mov	r0, r3
 800c852:	3740      	adds	r7, #64	; 0x40
 800c854:	46bd      	mov	sp, r7
 800c856:	bd80      	pop	{r7, pc}
 800c858:	58024400 	.word	0x58024400
 800c85c:	017d7840 	.word	0x017d7840

0800c860 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800c860:	b580      	push	{r7, lr}
 800c862:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800c864:	f7fd ffd4 	bl	800a810 <HAL_RCC_GetHCLKFreq>
 800c868:	4602      	mov	r2, r0
 800c86a:	4b06      	ldr	r3, [pc, #24]	; (800c884 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800c86c:	6a1b      	ldr	r3, [r3, #32]
 800c86e:	091b      	lsrs	r3, r3, #4
 800c870:	f003 0307 	and.w	r3, r3, #7
 800c874:	4904      	ldr	r1, [pc, #16]	; (800c888 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800c876:	5ccb      	ldrb	r3, [r1, r3]
 800c878:	f003 031f 	and.w	r3, r3, #31
 800c87c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 800c880:	4618      	mov	r0, r3
 800c882:	bd80      	pop	{r7, pc}
 800c884:	58024400 	.word	0x58024400
 800c888:	08016fa0 	.word	0x08016fa0

0800c88c <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 800c88c:	b480      	push	{r7}
 800c88e:	b089      	sub	sp, #36	; 0x24
 800c890:	af00      	add	r7, sp, #0
 800c892:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800c894:	4ba1      	ldr	r3, [pc, #644]	; (800cb1c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c896:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c898:	f003 0303 	and.w	r3, r3, #3
 800c89c:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800c89e:	4b9f      	ldr	r3, [pc, #636]	; (800cb1c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c8a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c8a2:	0b1b      	lsrs	r3, r3, #12
 800c8a4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800c8a8:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800c8aa:	4b9c      	ldr	r3, [pc, #624]	; (800cb1c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c8ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c8ae:	091b      	lsrs	r3, r3, #4
 800c8b0:	f003 0301 	and.w	r3, r3, #1
 800c8b4:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800c8b6:	4b99      	ldr	r3, [pc, #612]	; (800cb1c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c8b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c8ba:	08db      	lsrs	r3, r3, #3
 800c8bc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800c8c0:	693a      	ldr	r2, [r7, #16]
 800c8c2:	fb02 f303 	mul.w	r3, r2, r3
 800c8c6:	ee07 3a90 	vmov	s15, r3
 800c8ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c8ce:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800c8d2:	697b      	ldr	r3, [r7, #20]
 800c8d4:	2b00      	cmp	r3, #0
 800c8d6:	f000 8111 	beq.w	800cafc <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800c8da:	69bb      	ldr	r3, [r7, #24]
 800c8dc:	2b02      	cmp	r3, #2
 800c8de:	f000 8083 	beq.w	800c9e8 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800c8e2:	69bb      	ldr	r3, [r7, #24]
 800c8e4:	2b02      	cmp	r3, #2
 800c8e6:	f200 80a1 	bhi.w	800ca2c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800c8ea:	69bb      	ldr	r3, [r7, #24]
 800c8ec:	2b00      	cmp	r3, #0
 800c8ee:	d003      	beq.n	800c8f8 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 800c8f0:	69bb      	ldr	r3, [r7, #24]
 800c8f2:	2b01      	cmp	r3, #1
 800c8f4:	d056      	beq.n	800c9a4 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800c8f6:	e099      	b.n	800ca2c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800c8f8:	4b88      	ldr	r3, [pc, #544]	; (800cb1c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c8fa:	681b      	ldr	r3, [r3, #0]
 800c8fc:	f003 0320 	and.w	r3, r3, #32
 800c900:	2b00      	cmp	r3, #0
 800c902:	d02d      	beq.n	800c960 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c904:	4b85      	ldr	r3, [pc, #532]	; (800cb1c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c906:	681b      	ldr	r3, [r3, #0]
 800c908:	08db      	lsrs	r3, r3, #3
 800c90a:	f003 0303 	and.w	r3, r3, #3
 800c90e:	4a84      	ldr	r2, [pc, #528]	; (800cb20 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800c910:	fa22 f303 	lsr.w	r3, r2, r3
 800c914:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800c916:	68bb      	ldr	r3, [r7, #8]
 800c918:	ee07 3a90 	vmov	s15, r3
 800c91c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c920:	697b      	ldr	r3, [r7, #20]
 800c922:	ee07 3a90 	vmov	s15, r3
 800c926:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c92a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c92e:	4b7b      	ldr	r3, [pc, #492]	; (800cb1c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c930:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c932:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c936:	ee07 3a90 	vmov	s15, r3
 800c93a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c93e:	ed97 6a03 	vldr	s12, [r7, #12]
 800c942:	eddf 5a78 	vldr	s11, [pc, #480]	; 800cb24 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800c946:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c94a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c94e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800c952:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c956:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c95a:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800c95e:	e087      	b.n	800ca70 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800c960:	697b      	ldr	r3, [r7, #20]
 800c962:	ee07 3a90 	vmov	s15, r3
 800c966:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c96a:	eddf 6a6f 	vldr	s13, [pc, #444]	; 800cb28 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800c96e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c972:	4b6a      	ldr	r3, [pc, #424]	; (800cb1c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c974:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c976:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c97a:	ee07 3a90 	vmov	s15, r3
 800c97e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c982:	ed97 6a03 	vldr	s12, [r7, #12]
 800c986:	eddf 5a67 	vldr	s11, [pc, #412]	; 800cb24 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800c98a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c98e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c992:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800c996:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c99a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c99e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800c9a2:	e065      	b.n	800ca70 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800c9a4:	697b      	ldr	r3, [r7, #20]
 800c9a6:	ee07 3a90 	vmov	s15, r3
 800c9aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c9ae:	eddf 6a5f 	vldr	s13, [pc, #380]	; 800cb2c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800c9b2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c9b6:	4b59      	ldr	r3, [pc, #356]	; (800cb1c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c9b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c9ba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c9be:	ee07 3a90 	vmov	s15, r3
 800c9c2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c9c6:	ed97 6a03 	vldr	s12, [r7, #12]
 800c9ca:	eddf 5a56 	vldr	s11, [pc, #344]	; 800cb24 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800c9ce:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c9d2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c9d6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800c9da:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c9de:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c9e2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800c9e6:	e043      	b.n	800ca70 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800c9e8:	697b      	ldr	r3, [r7, #20]
 800c9ea:	ee07 3a90 	vmov	s15, r3
 800c9ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c9f2:	eddf 6a4f 	vldr	s13, [pc, #316]	; 800cb30 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800c9f6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c9fa:	4b48      	ldr	r3, [pc, #288]	; (800cb1c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c9fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c9fe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ca02:	ee07 3a90 	vmov	s15, r3
 800ca06:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ca0a:	ed97 6a03 	vldr	s12, [r7, #12]
 800ca0e:	eddf 5a45 	vldr	s11, [pc, #276]	; 800cb24 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800ca12:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ca16:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ca1a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800ca1e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ca22:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ca26:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800ca2a:	e021      	b.n	800ca70 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800ca2c:	697b      	ldr	r3, [r7, #20]
 800ca2e:	ee07 3a90 	vmov	s15, r3
 800ca32:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ca36:	eddf 6a3d 	vldr	s13, [pc, #244]	; 800cb2c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800ca3a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ca3e:	4b37      	ldr	r3, [pc, #220]	; (800cb1c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ca40:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ca42:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ca46:	ee07 3a90 	vmov	s15, r3
 800ca4a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ca4e:	ed97 6a03 	vldr	s12, [r7, #12]
 800ca52:	eddf 5a34 	vldr	s11, [pc, #208]	; 800cb24 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800ca56:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ca5a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ca5e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800ca62:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ca66:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ca6a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800ca6e:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 800ca70:	4b2a      	ldr	r3, [pc, #168]	; (800cb1c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ca72:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ca74:	0a5b      	lsrs	r3, r3, #9
 800ca76:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ca7a:	ee07 3a90 	vmov	s15, r3
 800ca7e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ca82:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800ca86:	ee37 7a87 	vadd.f32	s14, s15, s14
 800ca8a:	edd7 6a07 	vldr	s13, [r7, #28]
 800ca8e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ca92:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800ca96:	ee17 2a90 	vmov	r2, s15
 800ca9a:	687b      	ldr	r3, [r7, #4]
 800ca9c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800ca9e:	4b1f      	ldr	r3, [pc, #124]	; (800cb1c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800caa0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800caa2:	0c1b      	lsrs	r3, r3, #16
 800caa4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800caa8:	ee07 3a90 	vmov	s15, r3
 800caac:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cab0:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800cab4:	ee37 7a87 	vadd.f32	s14, s15, s14
 800cab8:	edd7 6a07 	vldr	s13, [r7, #28]
 800cabc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800cac0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800cac4:	ee17 2a90 	vmov	r2, s15
 800cac8:	687b      	ldr	r3, [r7, #4]
 800caca:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800cacc:	4b13      	ldr	r3, [pc, #76]	; (800cb1c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800cace:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cad0:	0e1b      	lsrs	r3, r3, #24
 800cad2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800cad6:	ee07 3a90 	vmov	s15, r3
 800cada:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cade:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800cae2:	ee37 7a87 	vadd.f32	s14, s15, s14
 800cae6:	edd7 6a07 	vldr	s13, [r7, #28]
 800caea:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800caee:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800caf2:	ee17 2a90 	vmov	r2, s15
 800caf6:	687b      	ldr	r3, [r7, #4]
 800caf8:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800cafa:	e008      	b.n	800cb0e <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800cafc:	687b      	ldr	r3, [r7, #4]
 800cafe:	2200      	movs	r2, #0
 800cb00:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800cb02:	687b      	ldr	r3, [r7, #4]
 800cb04:	2200      	movs	r2, #0
 800cb06:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800cb08:	687b      	ldr	r3, [r7, #4]
 800cb0a:	2200      	movs	r2, #0
 800cb0c:	609a      	str	r2, [r3, #8]
}
 800cb0e:	bf00      	nop
 800cb10:	3724      	adds	r7, #36	; 0x24
 800cb12:	46bd      	mov	sp, r7
 800cb14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb18:	4770      	bx	lr
 800cb1a:	bf00      	nop
 800cb1c:	58024400 	.word	0x58024400
 800cb20:	03d09000 	.word	0x03d09000
 800cb24:	46000000 	.word	0x46000000
 800cb28:	4c742400 	.word	0x4c742400
 800cb2c:	4a742400 	.word	0x4a742400
 800cb30:	4bbebc20 	.word	0x4bbebc20

0800cb34 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 800cb34:	b480      	push	{r7}
 800cb36:	b089      	sub	sp, #36	; 0x24
 800cb38:	af00      	add	r7, sp, #0
 800cb3a:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800cb3c:	4ba1      	ldr	r3, [pc, #644]	; (800cdc4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800cb3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cb40:	f003 0303 	and.w	r3, r3, #3
 800cb44:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800cb46:	4b9f      	ldr	r3, [pc, #636]	; (800cdc4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800cb48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cb4a:	0d1b      	lsrs	r3, r3, #20
 800cb4c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800cb50:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800cb52:	4b9c      	ldr	r3, [pc, #624]	; (800cdc4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800cb54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cb56:	0a1b      	lsrs	r3, r3, #8
 800cb58:	f003 0301 	and.w	r3, r3, #1
 800cb5c:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800cb5e:	4b99      	ldr	r3, [pc, #612]	; (800cdc4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800cb60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800cb62:	08db      	lsrs	r3, r3, #3
 800cb64:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800cb68:	693a      	ldr	r2, [r7, #16]
 800cb6a:	fb02 f303 	mul.w	r3, r2, r3
 800cb6e:	ee07 3a90 	vmov	s15, r3
 800cb72:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cb76:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800cb7a:	697b      	ldr	r3, [r7, #20]
 800cb7c:	2b00      	cmp	r3, #0
 800cb7e:	f000 8111 	beq.w	800cda4 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800cb82:	69bb      	ldr	r3, [r7, #24]
 800cb84:	2b02      	cmp	r3, #2
 800cb86:	f000 8083 	beq.w	800cc90 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800cb8a:	69bb      	ldr	r3, [r7, #24]
 800cb8c:	2b02      	cmp	r3, #2
 800cb8e:	f200 80a1 	bhi.w	800ccd4 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800cb92:	69bb      	ldr	r3, [r7, #24]
 800cb94:	2b00      	cmp	r3, #0
 800cb96:	d003      	beq.n	800cba0 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800cb98:	69bb      	ldr	r3, [r7, #24]
 800cb9a:	2b01      	cmp	r3, #1
 800cb9c:	d056      	beq.n	800cc4c <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800cb9e:	e099      	b.n	800ccd4 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800cba0:	4b88      	ldr	r3, [pc, #544]	; (800cdc4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800cba2:	681b      	ldr	r3, [r3, #0]
 800cba4:	f003 0320 	and.w	r3, r3, #32
 800cba8:	2b00      	cmp	r3, #0
 800cbaa:	d02d      	beq.n	800cc08 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800cbac:	4b85      	ldr	r3, [pc, #532]	; (800cdc4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800cbae:	681b      	ldr	r3, [r3, #0]
 800cbb0:	08db      	lsrs	r3, r3, #3
 800cbb2:	f003 0303 	and.w	r3, r3, #3
 800cbb6:	4a84      	ldr	r2, [pc, #528]	; (800cdc8 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800cbb8:	fa22 f303 	lsr.w	r3, r2, r3
 800cbbc:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800cbbe:	68bb      	ldr	r3, [r7, #8]
 800cbc0:	ee07 3a90 	vmov	s15, r3
 800cbc4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800cbc8:	697b      	ldr	r3, [r7, #20]
 800cbca:	ee07 3a90 	vmov	s15, r3
 800cbce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cbd2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800cbd6:	4b7b      	ldr	r3, [pc, #492]	; (800cdc4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800cbd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cbda:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cbde:	ee07 3a90 	vmov	s15, r3
 800cbe2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800cbe6:	ed97 6a03 	vldr	s12, [r7, #12]
 800cbea:	eddf 5a78 	vldr	s11, [pc, #480]	; 800cdcc <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800cbee:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800cbf2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800cbf6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800cbfa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800cbfe:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cc02:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800cc06:	e087      	b.n	800cd18 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800cc08:	697b      	ldr	r3, [r7, #20]
 800cc0a:	ee07 3a90 	vmov	s15, r3
 800cc0e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cc12:	eddf 6a6f 	vldr	s13, [pc, #444]	; 800cdd0 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800cc16:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800cc1a:	4b6a      	ldr	r3, [pc, #424]	; (800cdc4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800cc1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cc1e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cc22:	ee07 3a90 	vmov	s15, r3
 800cc26:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800cc2a:	ed97 6a03 	vldr	s12, [r7, #12]
 800cc2e:	eddf 5a67 	vldr	s11, [pc, #412]	; 800cdcc <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800cc32:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800cc36:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800cc3a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800cc3e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800cc42:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cc46:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800cc4a:	e065      	b.n	800cd18 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800cc4c:	697b      	ldr	r3, [r7, #20]
 800cc4e:	ee07 3a90 	vmov	s15, r3
 800cc52:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cc56:	eddf 6a5f 	vldr	s13, [pc, #380]	; 800cdd4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800cc5a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800cc5e:	4b59      	ldr	r3, [pc, #356]	; (800cdc4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800cc60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cc62:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cc66:	ee07 3a90 	vmov	s15, r3
 800cc6a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800cc6e:	ed97 6a03 	vldr	s12, [r7, #12]
 800cc72:	eddf 5a56 	vldr	s11, [pc, #344]	; 800cdcc <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800cc76:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800cc7a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800cc7e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800cc82:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800cc86:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cc8a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800cc8e:	e043      	b.n	800cd18 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800cc90:	697b      	ldr	r3, [r7, #20]
 800cc92:	ee07 3a90 	vmov	s15, r3
 800cc96:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cc9a:	eddf 6a4f 	vldr	s13, [pc, #316]	; 800cdd8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800cc9e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800cca2:	4b48      	ldr	r3, [pc, #288]	; (800cdc4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800cca4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cca6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ccaa:	ee07 3a90 	vmov	s15, r3
 800ccae:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ccb2:	ed97 6a03 	vldr	s12, [r7, #12]
 800ccb6:	eddf 5a45 	vldr	s11, [pc, #276]	; 800cdcc <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800ccba:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ccbe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ccc2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800ccc6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ccca:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ccce:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800ccd2:	e021      	b.n	800cd18 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800ccd4:	697b      	ldr	r3, [r7, #20]
 800ccd6:	ee07 3a90 	vmov	s15, r3
 800ccda:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ccde:	eddf 6a3d 	vldr	s13, [pc, #244]	; 800cdd4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800cce2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800cce6:	4b37      	ldr	r3, [pc, #220]	; (800cdc4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800cce8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ccea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ccee:	ee07 3a90 	vmov	s15, r3
 800ccf2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ccf6:	ed97 6a03 	vldr	s12, [r7, #12]
 800ccfa:	eddf 5a34 	vldr	s11, [pc, #208]	; 800cdcc <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800ccfe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800cd02:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800cd06:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800cd0a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800cd0e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cd12:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800cd16:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 800cd18:	4b2a      	ldr	r3, [pc, #168]	; (800cdc4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800cd1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cd1c:	0a5b      	lsrs	r3, r3, #9
 800cd1e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800cd22:	ee07 3a90 	vmov	s15, r3
 800cd26:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cd2a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800cd2e:	ee37 7a87 	vadd.f32	s14, s15, s14
 800cd32:	edd7 6a07 	vldr	s13, [r7, #28]
 800cd36:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800cd3a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800cd3e:	ee17 2a90 	vmov	r2, s15
 800cd42:	687b      	ldr	r3, [r7, #4]
 800cd44:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800cd46:	4b1f      	ldr	r3, [pc, #124]	; (800cdc4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800cd48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cd4a:	0c1b      	lsrs	r3, r3, #16
 800cd4c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800cd50:	ee07 3a90 	vmov	s15, r3
 800cd54:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cd58:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800cd5c:	ee37 7a87 	vadd.f32	s14, s15, s14
 800cd60:	edd7 6a07 	vldr	s13, [r7, #28]
 800cd64:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800cd68:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800cd6c:	ee17 2a90 	vmov	r2, s15
 800cd70:	687b      	ldr	r3, [r7, #4]
 800cd72:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800cd74:	4b13      	ldr	r3, [pc, #76]	; (800cdc4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800cd76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cd78:	0e1b      	lsrs	r3, r3, #24
 800cd7a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800cd7e:	ee07 3a90 	vmov	s15, r3
 800cd82:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cd86:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800cd8a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800cd8e:	edd7 6a07 	vldr	s13, [r7, #28]
 800cd92:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800cd96:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800cd9a:	ee17 2a90 	vmov	r2, s15
 800cd9e:	687b      	ldr	r3, [r7, #4]
 800cda0:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800cda2:	e008      	b.n	800cdb6 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800cda4:	687b      	ldr	r3, [r7, #4]
 800cda6:	2200      	movs	r2, #0
 800cda8:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800cdaa:	687b      	ldr	r3, [r7, #4]
 800cdac:	2200      	movs	r2, #0
 800cdae:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800cdb0:	687b      	ldr	r3, [r7, #4]
 800cdb2:	2200      	movs	r2, #0
 800cdb4:	609a      	str	r2, [r3, #8]
}
 800cdb6:	bf00      	nop
 800cdb8:	3724      	adds	r7, #36	; 0x24
 800cdba:	46bd      	mov	sp, r7
 800cdbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdc0:	4770      	bx	lr
 800cdc2:	bf00      	nop
 800cdc4:	58024400 	.word	0x58024400
 800cdc8:	03d09000 	.word	0x03d09000
 800cdcc:	46000000 	.word	0x46000000
 800cdd0:	4c742400 	.word	0x4c742400
 800cdd4:	4a742400 	.word	0x4a742400
 800cdd8:	4bbebc20 	.word	0x4bbebc20

0800cddc <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 800cddc:	b480      	push	{r7}
 800cdde:	b089      	sub	sp, #36	; 0x24
 800cde0:	af00      	add	r7, sp, #0
 800cde2:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800cde4:	4ba0      	ldr	r3, [pc, #640]	; (800d068 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800cde6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cde8:	f003 0303 	and.w	r3, r3, #3
 800cdec:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 800cdee:	4b9e      	ldr	r3, [pc, #632]	; (800d068 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800cdf0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cdf2:	091b      	lsrs	r3, r3, #4
 800cdf4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800cdf8:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 800cdfa:	4b9b      	ldr	r3, [pc, #620]	; (800d068 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800cdfc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cdfe:	f003 0301 	and.w	r3, r3, #1
 800ce02:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800ce04:	4b98      	ldr	r3, [pc, #608]	; (800d068 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800ce06:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ce08:	08db      	lsrs	r3, r3, #3
 800ce0a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800ce0e:	693a      	ldr	r2, [r7, #16]
 800ce10:	fb02 f303 	mul.w	r3, r2, r3
 800ce14:	ee07 3a90 	vmov	s15, r3
 800ce18:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ce1c:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 800ce20:	697b      	ldr	r3, [r7, #20]
 800ce22:	2b00      	cmp	r3, #0
 800ce24:	f000 8111 	beq.w	800d04a <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 800ce28:	69bb      	ldr	r3, [r7, #24]
 800ce2a:	2b02      	cmp	r3, #2
 800ce2c:	f000 8083 	beq.w	800cf36 <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 800ce30:	69bb      	ldr	r3, [r7, #24]
 800ce32:	2b02      	cmp	r3, #2
 800ce34:	f200 80a1 	bhi.w	800cf7a <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 800ce38:	69bb      	ldr	r3, [r7, #24]
 800ce3a:	2b00      	cmp	r3, #0
 800ce3c:	d003      	beq.n	800ce46 <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 800ce3e:	69bb      	ldr	r3, [r7, #24]
 800ce40:	2b01      	cmp	r3, #1
 800ce42:	d056      	beq.n	800cef2 <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 800ce44:	e099      	b.n	800cf7a <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800ce46:	4b88      	ldr	r3, [pc, #544]	; (800d068 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800ce48:	681b      	ldr	r3, [r3, #0]
 800ce4a:	f003 0320 	and.w	r3, r3, #32
 800ce4e:	2b00      	cmp	r3, #0
 800ce50:	d02d      	beq.n	800ceae <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800ce52:	4b85      	ldr	r3, [pc, #532]	; (800d068 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800ce54:	681b      	ldr	r3, [r3, #0]
 800ce56:	08db      	lsrs	r3, r3, #3
 800ce58:	f003 0303 	and.w	r3, r3, #3
 800ce5c:	4a83      	ldr	r2, [pc, #524]	; (800d06c <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 800ce5e:	fa22 f303 	lsr.w	r3, r2, r3
 800ce62:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800ce64:	68bb      	ldr	r3, [r7, #8]
 800ce66:	ee07 3a90 	vmov	s15, r3
 800ce6a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ce6e:	697b      	ldr	r3, [r7, #20]
 800ce70:	ee07 3a90 	vmov	s15, r3
 800ce74:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ce78:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ce7c:	4b7a      	ldr	r3, [pc, #488]	; (800d068 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800ce7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ce80:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ce84:	ee07 3a90 	vmov	s15, r3
 800ce88:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ce8c:	ed97 6a03 	vldr	s12, [r7, #12]
 800ce90:	eddf 5a77 	vldr	s11, [pc, #476]	; 800d070 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800ce94:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ce98:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ce9c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800cea0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800cea4:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cea8:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800ceac:	e087      	b.n	800cfbe <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800ceae:	697b      	ldr	r3, [r7, #20]
 800ceb0:	ee07 3a90 	vmov	s15, r3
 800ceb4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ceb8:	eddf 6a6e 	vldr	s13, [pc, #440]	; 800d074 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800cebc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800cec0:	4b69      	ldr	r3, [pc, #420]	; (800d068 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800cec2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cec4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cec8:	ee07 3a90 	vmov	s15, r3
 800cecc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ced0:	ed97 6a03 	vldr	s12, [r7, #12]
 800ced4:	eddf 5a66 	vldr	s11, [pc, #408]	; 800d070 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800ced8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800cedc:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800cee0:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800cee4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800cee8:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ceec:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800cef0:	e065      	b.n	800cfbe <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800cef2:	697b      	ldr	r3, [r7, #20]
 800cef4:	ee07 3a90 	vmov	s15, r3
 800cef8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cefc:	eddf 6a5e 	vldr	s13, [pc, #376]	; 800d078 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 800cf00:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800cf04:	4b58      	ldr	r3, [pc, #352]	; (800d068 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800cf06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cf08:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cf0c:	ee07 3a90 	vmov	s15, r3
 800cf10:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800cf14:	ed97 6a03 	vldr	s12, [r7, #12]
 800cf18:	eddf 5a55 	vldr	s11, [pc, #340]	; 800d070 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800cf1c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800cf20:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800cf24:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800cf28:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800cf2c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cf30:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800cf34:	e043      	b.n	800cfbe <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800cf36:	697b      	ldr	r3, [r7, #20]
 800cf38:	ee07 3a90 	vmov	s15, r3
 800cf3c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cf40:	eddf 6a4e 	vldr	s13, [pc, #312]	; 800d07c <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 800cf44:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800cf48:	4b47      	ldr	r3, [pc, #284]	; (800d068 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800cf4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cf4c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cf50:	ee07 3a90 	vmov	s15, r3
 800cf54:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800cf58:	ed97 6a03 	vldr	s12, [r7, #12]
 800cf5c:	eddf 5a44 	vldr	s11, [pc, #272]	; 800d070 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800cf60:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800cf64:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800cf68:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800cf6c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800cf70:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cf74:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800cf78:	e021      	b.n	800cfbe <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800cf7a:	697b      	ldr	r3, [r7, #20]
 800cf7c:	ee07 3a90 	vmov	s15, r3
 800cf80:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cf84:	eddf 6a3b 	vldr	s13, [pc, #236]	; 800d074 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800cf88:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800cf8c:	4b36      	ldr	r3, [pc, #216]	; (800d068 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800cf8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cf90:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cf94:	ee07 3a90 	vmov	s15, r3
 800cf98:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800cf9c:	ed97 6a03 	vldr	s12, [r7, #12]
 800cfa0:	eddf 5a33 	vldr	s11, [pc, #204]	; 800d070 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800cfa4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800cfa8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800cfac:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800cfb0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800cfb4:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cfb8:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800cfbc:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 800cfbe:	4b2a      	ldr	r3, [pc, #168]	; (800d068 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800cfc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cfc2:	0a5b      	lsrs	r3, r3, #9
 800cfc4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800cfc8:	ee07 3a90 	vmov	s15, r3
 800cfcc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cfd0:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800cfd4:	ee37 7a87 	vadd.f32	s14, s15, s14
 800cfd8:	edd7 6a07 	vldr	s13, [r7, #28]
 800cfdc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800cfe0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800cfe4:	ee17 2a90 	vmov	r2, s15
 800cfe8:	687b      	ldr	r3, [r7, #4]
 800cfea:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 800cfec:	4b1e      	ldr	r3, [pc, #120]	; (800d068 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800cfee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cff0:	0c1b      	lsrs	r3, r3, #16
 800cff2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800cff6:	ee07 3a90 	vmov	s15, r3
 800cffa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cffe:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800d002:	ee37 7a87 	vadd.f32	s14, s15, s14
 800d006:	edd7 6a07 	vldr	s13, [r7, #28]
 800d00a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d00e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d012:	ee17 2a90 	vmov	r2, s15
 800d016:	687b      	ldr	r3, [r7, #4]
 800d018:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 800d01a:	4b13      	ldr	r3, [pc, #76]	; (800d068 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d01c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d01e:	0e1b      	lsrs	r3, r3, #24
 800d020:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d024:	ee07 3a90 	vmov	s15, r3
 800d028:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d02c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800d030:	ee37 7a87 	vadd.f32	s14, s15, s14
 800d034:	edd7 6a07 	vldr	s13, [r7, #28]
 800d038:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d03c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d040:	ee17 2a90 	vmov	r2, s15
 800d044:	687b      	ldr	r3, [r7, #4]
 800d046:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 800d048:	e008      	b.n	800d05c <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 800d04a:	687b      	ldr	r3, [r7, #4]
 800d04c:	2200      	movs	r2, #0
 800d04e:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 800d050:	687b      	ldr	r3, [r7, #4]
 800d052:	2200      	movs	r2, #0
 800d054:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 800d056:	687b      	ldr	r3, [r7, #4]
 800d058:	2200      	movs	r2, #0
 800d05a:	609a      	str	r2, [r3, #8]
}
 800d05c:	bf00      	nop
 800d05e:	3724      	adds	r7, #36	; 0x24
 800d060:	46bd      	mov	sp, r7
 800d062:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d066:	4770      	bx	lr
 800d068:	58024400 	.word	0x58024400
 800d06c:	03d09000 	.word	0x03d09000
 800d070:	46000000 	.word	0x46000000
 800d074:	4c742400 	.word	0x4c742400
 800d078:	4a742400 	.word	0x4a742400
 800d07c:	4bbebc20 	.word	0x4bbebc20

0800d080 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800d080:	b580      	push	{r7, lr}
 800d082:	b084      	sub	sp, #16
 800d084:	af00      	add	r7, sp, #0
 800d086:	6078      	str	r0, [r7, #4]
 800d088:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800d08a:	2300      	movs	r3, #0
 800d08c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800d08e:	4b53      	ldr	r3, [pc, #332]	; (800d1dc <RCCEx_PLL2_Config+0x15c>)
 800d090:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d092:	f003 0303 	and.w	r3, r3, #3
 800d096:	2b03      	cmp	r3, #3
 800d098:	d101      	bne.n	800d09e <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800d09a:	2301      	movs	r3, #1
 800d09c:	e099      	b.n	800d1d2 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800d09e:	4b4f      	ldr	r3, [pc, #316]	; (800d1dc <RCCEx_PLL2_Config+0x15c>)
 800d0a0:	681b      	ldr	r3, [r3, #0]
 800d0a2:	4a4e      	ldr	r2, [pc, #312]	; (800d1dc <RCCEx_PLL2_Config+0x15c>)
 800d0a4:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800d0a8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800d0aa:	f7f6 fc9b 	bl	80039e4 <HAL_GetTick>
 800d0ae:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800d0b0:	e008      	b.n	800d0c4 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800d0b2:	f7f6 fc97 	bl	80039e4 <HAL_GetTick>
 800d0b6:	4602      	mov	r2, r0
 800d0b8:	68bb      	ldr	r3, [r7, #8]
 800d0ba:	1ad3      	subs	r3, r2, r3
 800d0bc:	2b02      	cmp	r3, #2
 800d0be:	d901      	bls.n	800d0c4 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800d0c0:	2303      	movs	r3, #3
 800d0c2:	e086      	b.n	800d1d2 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800d0c4:	4b45      	ldr	r3, [pc, #276]	; (800d1dc <RCCEx_PLL2_Config+0x15c>)
 800d0c6:	681b      	ldr	r3, [r3, #0]
 800d0c8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800d0cc:	2b00      	cmp	r3, #0
 800d0ce:	d1f0      	bne.n	800d0b2 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800d0d0:	4b42      	ldr	r3, [pc, #264]	; (800d1dc <RCCEx_PLL2_Config+0x15c>)
 800d0d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d0d4:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 800d0d8:	687b      	ldr	r3, [r7, #4]
 800d0da:	681b      	ldr	r3, [r3, #0]
 800d0dc:	031b      	lsls	r3, r3, #12
 800d0de:	493f      	ldr	r1, [pc, #252]	; (800d1dc <RCCEx_PLL2_Config+0x15c>)
 800d0e0:	4313      	orrs	r3, r2
 800d0e2:	628b      	str	r3, [r1, #40]	; 0x28
 800d0e4:	687b      	ldr	r3, [r7, #4]
 800d0e6:	685b      	ldr	r3, [r3, #4]
 800d0e8:	3b01      	subs	r3, #1
 800d0ea:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800d0ee:	687b      	ldr	r3, [r7, #4]
 800d0f0:	689b      	ldr	r3, [r3, #8]
 800d0f2:	3b01      	subs	r3, #1
 800d0f4:	025b      	lsls	r3, r3, #9
 800d0f6:	b29b      	uxth	r3, r3
 800d0f8:	431a      	orrs	r2, r3
 800d0fa:	687b      	ldr	r3, [r7, #4]
 800d0fc:	68db      	ldr	r3, [r3, #12]
 800d0fe:	3b01      	subs	r3, #1
 800d100:	041b      	lsls	r3, r3, #16
 800d102:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800d106:	431a      	orrs	r2, r3
 800d108:	687b      	ldr	r3, [r7, #4]
 800d10a:	691b      	ldr	r3, [r3, #16]
 800d10c:	3b01      	subs	r3, #1
 800d10e:	061b      	lsls	r3, r3, #24
 800d110:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800d114:	4931      	ldr	r1, [pc, #196]	; (800d1dc <RCCEx_PLL2_Config+0x15c>)
 800d116:	4313      	orrs	r3, r2
 800d118:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800d11a:	4b30      	ldr	r3, [pc, #192]	; (800d1dc <RCCEx_PLL2_Config+0x15c>)
 800d11c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d11e:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800d122:	687b      	ldr	r3, [r7, #4]
 800d124:	695b      	ldr	r3, [r3, #20]
 800d126:	492d      	ldr	r1, [pc, #180]	; (800d1dc <RCCEx_PLL2_Config+0x15c>)
 800d128:	4313      	orrs	r3, r2
 800d12a:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800d12c:	4b2b      	ldr	r3, [pc, #172]	; (800d1dc <RCCEx_PLL2_Config+0x15c>)
 800d12e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d130:	f023 0220 	bic.w	r2, r3, #32
 800d134:	687b      	ldr	r3, [r7, #4]
 800d136:	699b      	ldr	r3, [r3, #24]
 800d138:	4928      	ldr	r1, [pc, #160]	; (800d1dc <RCCEx_PLL2_Config+0x15c>)
 800d13a:	4313      	orrs	r3, r2
 800d13c:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800d13e:	4b27      	ldr	r3, [pc, #156]	; (800d1dc <RCCEx_PLL2_Config+0x15c>)
 800d140:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d142:	4a26      	ldr	r2, [pc, #152]	; (800d1dc <RCCEx_PLL2_Config+0x15c>)
 800d144:	f023 0310 	bic.w	r3, r3, #16
 800d148:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800d14a:	4b24      	ldr	r3, [pc, #144]	; (800d1dc <RCCEx_PLL2_Config+0x15c>)
 800d14c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800d14e:	4b24      	ldr	r3, [pc, #144]	; (800d1e0 <RCCEx_PLL2_Config+0x160>)
 800d150:	4013      	ands	r3, r2
 800d152:	687a      	ldr	r2, [r7, #4]
 800d154:	69d2      	ldr	r2, [r2, #28]
 800d156:	00d2      	lsls	r2, r2, #3
 800d158:	4920      	ldr	r1, [pc, #128]	; (800d1dc <RCCEx_PLL2_Config+0x15c>)
 800d15a:	4313      	orrs	r3, r2
 800d15c:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800d15e:	4b1f      	ldr	r3, [pc, #124]	; (800d1dc <RCCEx_PLL2_Config+0x15c>)
 800d160:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d162:	4a1e      	ldr	r2, [pc, #120]	; (800d1dc <RCCEx_PLL2_Config+0x15c>)
 800d164:	f043 0310 	orr.w	r3, r3, #16
 800d168:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800d16a:	683b      	ldr	r3, [r7, #0]
 800d16c:	2b00      	cmp	r3, #0
 800d16e:	d106      	bne.n	800d17e <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800d170:	4b1a      	ldr	r3, [pc, #104]	; (800d1dc <RCCEx_PLL2_Config+0x15c>)
 800d172:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d174:	4a19      	ldr	r2, [pc, #100]	; (800d1dc <RCCEx_PLL2_Config+0x15c>)
 800d176:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800d17a:	62d3      	str	r3, [r2, #44]	; 0x2c
 800d17c:	e00f      	b.n	800d19e <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800d17e:	683b      	ldr	r3, [r7, #0]
 800d180:	2b01      	cmp	r3, #1
 800d182:	d106      	bne.n	800d192 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800d184:	4b15      	ldr	r3, [pc, #84]	; (800d1dc <RCCEx_PLL2_Config+0x15c>)
 800d186:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d188:	4a14      	ldr	r2, [pc, #80]	; (800d1dc <RCCEx_PLL2_Config+0x15c>)
 800d18a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800d18e:	62d3      	str	r3, [r2, #44]	; 0x2c
 800d190:	e005      	b.n	800d19e <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800d192:	4b12      	ldr	r3, [pc, #72]	; (800d1dc <RCCEx_PLL2_Config+0x15c>)
 800d194:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d196:	4a11      	ldr	r2, [pc, #68]	; (800d1dc <RCCEx_PLL2_Config+0x15c>)
 800d198:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800d19c:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800d19e:	4b0f      	ldr	r3, [pc, #60]	; (800d1dc <RCCEx_PLL2_Config+0x15c>)
 800d1a0:	681b      	ldr	r3, [r3, #0]
 800d1a2:	4a0e      	ldr	r2, [pc, #56]	; (800d1dc <RCCEx_PLL2_Config+0x15c>)
 800d1a4:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800d1a8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800d1aa:	f7f6 fc1b 	bl	80039e4 <HAL_GetTick>
 800d1ae:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800d1b0:	e008      	b.n	800d1c4 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800d1b2:	f7f6 fc17 	bl	80039e4 <HAL_GetTick>
 800d1b6:	4602      	mov	r2, r0
 800d1b8:	68bb      	ldr	r3, [r7, #8]
 800d1ba:	1ad3      	subs	r3, r2, r3
 800d1bc:	2b02      	cmp	r3, #2
 800d1be:	d901      	bls.n	800d1c4 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800d1c0:	2303      	movs	r3, #3
 800d1c2:	e006      	b.n	800d1d2 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800d1c4:	4b05      	ldr	r3, [pc, #20]	; (800d1dc <RCCEx_PLL2_Config+0x15c>)
 800d1c6:	681b      	ldr	r3, [r3, #0]
 800d1c8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800d1cc:	2b00      	cmp	r3, #0
 800d1ce:	d0f0      	beq.n	800d1b2 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800d1d0:	7bfb      	ldrb	r3, [r7, #15]
}
 800d1d2:	4618      	mov	r0, r3
 800d1d4:	3710      	adds	r7, #16
 800d1d6:	46bd      	mov	sp, r7
 800d1d8:	bd80      	pop	{r7, pc}
 800d1da:	bf00      	nop
 800d1dc:	58024400 	.word	0x58024400
 800d1e0:	ffff0007 	.word	0xffff0007

0800d1e4 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800d1e4:	b580      	push	{r7, lr}
 800d1e6:	b084      	sub	sp, #16
 800d1e8:	af00      	add	r7, sp, #0
 800d1ea:	6078      	str	r0, [r7, #4]
 800d1ec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800d1ee:	2300      	movs	r3, #0
 800d1f0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800d1f2:	4b53      	ldr	r3, [pc, #332]	; (800d340 <RCCEx_PLL3_Config+0x15c>)
 800d1f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d1f6:	f003 0303 	and.w	r3, r3, #3
 800d1fa:	2b03      	cmp	r3, #3
 800d1fc:	d101      	bne.n	800d202 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800d1fe:	2301      	movs	r3, #1
 800d200:	e099      	b.n	800d336 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800d202:	4b4f      	ldr	r3, [pc, #316]	; (800d340 <RCCEx_PLL3_Config+0x15c>)
 800d204:	681b      	ldr	r3, [r3, #0]
 800d206:	4a4e      	ldr	r2, [pc, #312]	; (800d340 <RCCEx_PLL3_Config+0x15c>)
 800d208:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800d20c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800d20e:	f7f6 fbe9 	bl	80039e4 <HAL_GetTick>
 800d212:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800d214:	e008      	b.n	800d228 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800d216:	f7f6 fbe5 	bl	80039e4 <HAL_GetTick>
 800d21a:	4602      	mov	r2, r0
 800d21c:	68bb      	ldr	r3, [r7, #8]
 800d21e:	1ad3      	subs	r3, r2, r3
 800d220:	2b02      	cmp	r3, #2
 800d222:	d901      	bls.n	800d228 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800d224:	2303      	movs	r3, #3
 800d226:	e086      	b.n	800d336 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800d228:	4b45      	ldr	r3, [pc, #276]	; (800d340 <RCCEx_PLL3_Config+0x15c>)
 800d22a:	681b      	ldr	r3, [r3, #0]
 800d22c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800d230:	2b00      	cmp	r3, #0
 800d232:	d1f0      	bne.n	800d216 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800d234:	4b42      	ldr	r3, [pc, #264]	; (800d340 <RCCEx_PLL3_Config+0x15c>)
 800d236:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d238:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 800d23c:	687b      	ldr	r3, [r7, #4]
 800d23e:	681b      	ldr	r3, [r3, #0]
 800d240:	051b      	lsls	r3, r3, #20
 800d242:	493f      	ldr	r1, [pc, #252]	; (800d340 <RCCEx_PLL3_Config+0x15c>)
 800d244:	4313      	orrs	r3, r2
 800d246:	628b      	str	r3, [r1, #40]	; 0x28
 800d248:	687b      	ldr	r3, [r7, #4]
 800d24a:	685b      	ldr	r3, [r3, #4]
 800d24c:	3b01      	subs	r3, #1
 800d24e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800d252:	687b      	ldr	r3, [r7, #4]
 800d254:	689b      	ldr	r3, [r3, #8]
 800d256:	3b01      	subs	r3, #1
 800d258:	025b      	lsls	r3, r3, #9
 800d25a:	b29b      	uxth	r3, r3
 800d25c:	431a      	orrs	r2, r3
 800d25e:	687b      	ldr	r3, [r7, #4]
 800d260:	68db      	ldr	r3, [r3, #12]
 800d262:	3b01      	subs	r3, #1
 800d264:	041b      	lsls	r3, r3, #16
 800d266:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800d26a:	431a      	orrs	r2, r3
 800d26c:	687b      	ldr	r3, [r7, #4]
 800d26e:	691b      	ldr	r3, [r3, #16]
 800d270:	3b01      	subs	r3, #1
 800d272:	061b      	lsls	r3, r3, #24
 800d274:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800d278:	4931      	ldr	r1, [pc, #196]	; (800d340 <RCCEx_PLL3_Config+0x15c>)
 800d27a:	4313      	orrs	r3, r2
 800d27c:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800d27e:	4b30      	ldr	r3, [pc, #192]	; (800d340 <RCCEx_PLL3_Config+0x15c>)
 800d280:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d282:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800d286:	687b      	ldr	r3, [r7, #4]
 800d288:	695b      	ldr	r3, [r3, #20]
 800d28a:	492d      	ldr	r1, [pc, #180]	; (800d340 <RCCEx_PLL3_Config+0x15c>)
 800d28c:	4313      	orrs	r3, r2
 800d28e:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800d290:	4b2b      	ldr	r3, [pc, #172]	; (800d340 <RCCEx_PLL3_Config+0x15c>)
 800d292:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d294:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 800d298:	687b      	ldr	r3, [r7, #4]
 800d29a:	699b      	ldr	r3, [r3, #24]
 800d29c:	4928      	ldr	r1, [pc, #160]	; (800d340 <RCCEx_PLL3_Config+0x15c>)
 800d29e:	4313      	orrs	r3, r2
 800d2a0:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800d2a2:	4b27      	ldr	r3, [pc, #156]	; (800d340 <RCCEx_PLL3_Config+0x15c>)
 800d2a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d2a6:	4a26      	ldr	r2, [pc, #152]	; (800d340 <RCCEx_PLL3_Config+0x15c>)
 800d2a8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800d2ac:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800d2ae:	4b24      	ldr	r3, [pc, #144]	; (800d340 <RCCEx_PLL3_Config+0x15c>)
 800d2b0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800d2b2:	4b24      	ldr	r3, [pc, #144]	; (800d344 <RCCEx_PLL3_Config+0x160>)
 800d2b4:	4013      	ands	r3, r2
 800d2b6:	687a      	ldr	r2, [r7, #4]
 800d2b8:	69d2      	ldr	r2, [r2, #28]
 800d2ba:	00d2      	lsls	r2, r2, #3
 800d2bc:	4920      	ldr	r1, [pc, #128]	; (800d340 <RCCEx_PLL3_Config+0x15c>)
 800d2be:	4313      	orrs	r3, r2
 800d2c0:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800d2c2:	4b1f      	ldr	r3, [pc, #124]	; (800d340 <RCCEx_PLL3_Config+0x15c>)
 800d2c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d2c6:	4a1e      	ldr	r2, [pc, #120]	; (800d340 <RCCEx_PLL3_Config+0x15c>)
 800d2c8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800d2cc:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800d2ce:	683b      	ldr	r3, [r7, #0]
 800d2d0:	2b00      	cmp	r3, #0
 800d2d2:	d106      	bne.n	800d2e2 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800d2d4:	4b1a      	ldr	r3, [pc, #104]	; (800d340 <RCCEx_PLL3_Config+0x15c>)
 800d2d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d2d8:	4a19      	ldr	r2, [pc, #100]	; (800d340 <RCCEx_PLL3_Config+0x15c>)
 800d2da:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800d2de:	62d3      	str	r3, [r2, #44]	; 0x2c
 800d2e0:	e00f      	b.n	800d302 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800d2e2:	683b      	ldr	r3, [r7, #0]
 800d2e4:	2b01      	cmp	r3, #1
 800d2e6:	d106      	bne.n	800d2f6 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800d2e8:	4b15      	ldr	r3, [pc, #84]	; (800d340 <RCCEx_PLL3_Config+0x15c>)
 800d2ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d2ec:	4a14      	ldr	r2, [pc, #80]	; (800d340 <RCCEx_PLL3_Config+0x15c>)
 800d2ee:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800d2f2:	62d3      	str	r3, [r2, #44]	; 0x2c
 800d2f4:	e005      	b.n	800d302 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800d2f6:	4b12      	ldr	r3, [pc, #72]	; (800d340 <RCCEx_PLL3_Config+0x15c>)
 800d2f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d2fa:	4a11      	ldr	r2, [pc, #68]	; (800d340 <RCCEx_PLL3_Config+0x15c>)
 800d2fc:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800d300:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800d302:	4b0f      	ldr	r3, [pc, #60]	; (800d340 <RCCEx_PLL3_Config+0x15c>)
 800d304:	681b      	ldr	r3, [r3, #0]
 800d306:	4a0e      	ldr	r2, [pc, #56]	; (800d340 <RCCEx_PLL3_Config+0x15c>)
 800d308:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800d30c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800d30e:	f7f6 fb69 	bl	80039e4 <HAL_GetTick>
 800d312:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800d314:	e008      	b.n	800d328 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800d316:	f7f6 fb65 	bl	80039e4 <HAL_GetTick>
 800d31a:	4602      	mov	r2, r0
 800d31c:	68bb      	ldr	r3, [r7, #8]
 800d31e:	1ad3      	subs	r3, r2, r3
 800d320:	2b02      	cmp	r3, #2
 800d322:	d901      	bls.n	800d328 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800d324:	2303      	movs	r3, #3
 800d326:	e006      	b.n	800d336 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800d328:	4b05      	ldr	r3, [pc, #20]	; (800d340 <RCCEx_PLL3_Config+0x15c>)
 800d32a:	681b      	ldr	r3, [r3, #0]
 800d32c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800d330:	2b00      	cmp	r3, #0
 800d332:	d0f0      	beq.n	800d316 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800d334:	7bfb      	ldrb	r3, [r7, #15]
}
 800d336:	4618      	mov	r0, r3
 800d338:	3710      	adds	r7, #16
 800d33a:	46bd      	mov	sp, r7
 800d33c:	bd80      	pop	{r7, pc}
 800d33e:	bf00      	nop
 800d340:	58024400 	.word	0x58024400
 800d344:	ffff0007 	.word	0xffff0007

0800d348 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800d348:	b580      	push	{r7, lr}
 800d34a:	b084      	sub	sp, #16
 800d34c:	af00      	add	r7, sp, #0
 800d34e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 800d350:	2301      	movs	r3, #1
 800d352:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler */
  if(hrtc != NULL)
 800d354:	687b      	ldr	r3, [r7, #4]
 800d356:	2b00      	cmp	r3, #0
 800d358:	d071      	beq.n	800d43e <HAL_RTC_Init+0xf6>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else /*  (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */
    if(hrtc->State == HAL_RTC_STATE_RESET)
 800d35a:	687b      	ldr	r3, [r7, #4]
 800d35c:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800d360:	b2db      	uxtb	r3, r3
 800d362:	2b00      	cmp	r3, #0
 800d364:	d106      	bne.n	800d374 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 800d366:	687b      	ldr	r3, [r7, #4]
 800d368:	2200      	movs	r2, #0
 800d36a:	f883 2020 	strb.w	r2, [r3, #32]

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 800d36e:	6878      	ldr	r0, [r7, #4]
 800d370:	f7f5 fdfc 	bl	8002f6c <HAL_RTC_MspInit>
    }
#endif /*  (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 800d374:	687b      	ldr	r3, [r7, #4]
 800d376:	2202      	movs	r2, #2
 800d378:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 800d37c:	687b      	ldr	r3, [r7, #4]
 800d37e:	681b      	ldr	r3, [r3, #0]
 800d380:	68db      	ldr	r3, [r3, #12]
 800d382:	f003 0310 	and.w	r3, r3, #16
 800d386:	2b10      	cmp	r3, #16
 800d388:	d050      	beq.n	800d42c <HAL_RTC_Init+0xe4>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800d38a:	687b      	ldr	r3, [r7, #4]
 800d38c:	681b      	ldr	r3, [r3, #0]
 800d38e:	22ca      	movs	r2, #202	; 0xca
 800d390:	625a      	str	r2, [r3, #36]	; 0x24
 800d392:	687b      	ldr	r3, [r7, #4]
 800d394:	681b      	ldr	r3, [r3, #0]
 800d396:	2253      	movs	r2, #83	; 0x53
 800d398:	625a      	str	r2, [r3, #36]	; 0x24

     /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 800d39a:	6878      	ldr	r0, [r7, #4]
 800d39c:	f000 fa4a 	bl	800d834 <RTC_EnterInitMode>
 800d3a0:	4603      	mov	r3, r0
 800d3a2:	73fb      	strb	r3, [r7, #15]
      if (status == HAL_OK)
 800d3a4:	7bfb      	ldrb	r3, [r7, #15]
 800d3a6:	2b00      	cmp	r3, #0
 800d3a8:	d124      	bne.n	800d3f4 <HAL_RTC_Init+0xac>
#if defined(TAMP)
        /* Clear RTC_CR FMT, OSEL, POL and TAMPOE Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
#else
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 800d3aa:	687b      	ldr	r3, [r7, #4]
 800d3ac:	681b      	ldr	r3, [r3, #0]
 800d3ae:	6899      	ldr	r1, [r3, #8]
 800d3b0:	687b      	ldr	r3, [r7, #4]
 800d3b2:	681a      	ldr	r2, [r3, #0]
 800d3b4:	4b24      	ldr	r3, [pc, #144]	; (800d448 <HAL_RTC_Init+0x100>)
 800d3b6:	400b      	ands	r3, r1
 800d3b8:	6093      	str	r3, [r2, #8]
#endif /* TAMP */

        /* Set RTC_CR register */
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800d3ba:	687b      	ldr	r3, [r7, #4]
 800d3bc:	681b      	ldr	r3, [r3, #0]
 800d3be:	6899      	ldr	r1, [r3, #8]
 800d3c0:	687b      	ldr	r3, [r7, #4]
 800d3c2:	685a      	ldr	r2, [r3, #4]
 800d3c4:	687b      	ldr	r3, [r7, #4]
 800d3c6:	691b      	ldr	r3, [r3, #16]
 800d3c8:	431a      	orrs	r2, r3
 800d3ca:	687b      	ldr	r3, [r7, #4]
 800d3cc:	699b      	ldr	r3, [r3, #24]
 800d3ce:	431a      	orrs	r2, r3
 800d3d0:	687b      	ldr	r3, [r7, #4]
 800d3d2:	681b      	ldr	r3, [r3, #0]
 800d3d4:	430a      	orrs	r2, r1
 800d3d6:	609a      	str	r2, [r3, #8]

        /* Configure the RTC PRER */
        hrtc->Instance->PRER = (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos) | (hrtc->Init.SynchPrediv << RTC_PRER_PREDIV_S_Pos);
 800d3d8:	687b      	ldr	r3, [r7, #4]
 800d3da:	689b      	ldr	r3, [r3, #8]
 800d3dc:	0419      	lsls	r1, r3, #16
 800d3de:	687b      	ldr	r3, [r7, #4]
 800d3e0:	68da      	ldr	r2, [r3, #12]
 800d3e2:	687b      	ldr	r3, [r7, #4]
 800d3e4:	681b      	ldr	r3, [r3, #0]
 800d3e6:	430a      	orrs	r2, r1
 800d3e8:	611a      	str	r2, [r3, #16]

        /* Exit Initialization mode */
        status = RTC_ExitInitMode(hrtc);
 800d3ea:	6878      	ldr	r0, [r7, #4]
 800d3ec:	f000 fa56 	bl	800d89c <RTC_ExitInitMode>
 800d3f0:	4603      	mov	r3, r0
 800d3f2:	73fb      	strb	r3, [r7, #15]
      }
      if(status == HAL_OK)
 800d3f4:	7bfb      	ldrb	r3, [r7, #15]
 800d3f6:	2b00      	cmp	r3, #0
 800d3f8:	d113      	bne.n	800d422 <HAL_RTC_Init+0xda>
      {
#if defined(TAMP)
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
#else
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 800d3fa:	687b      	ldr	r3, [r7, #4]
 800d3fc:	681b      	ldr	r3, [r3, #0]
 800d3fe:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800d400:	687b      	ldr	r3, [r7, #4]
 800d402:	681b      	ldr	r3, [r3, #0]
 800d404:	f022 0203 	bic.w	r2, r2, #3
 800d408:	64da      	str	r2, [r3, #76]	; 0x4c
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 800d40a:	687b      	ldr	r3, [r7, #4]
 800d40c:	681b      	ldr	r3, [r3, #0]
 800d40e:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 800d410:	687b      	ldr	r3, [r7, #4]
 800d412:	69da      	ldr	r2, [r3, #28]
 800d414:	687b      	ldr	r3, [r7, #4]
 800d416:	695b      	ldr	r3, [r3, #20]
 800d418:	431a      	orrs	r2, r3
 800d41a:	687b      	ldr	r3, [r7, #4]
 800d41c:	681b      	ldr	r3, [r3, #0]
 800d41e:	430a      	orrs	r2, r1
 800d420:	64da      	str	r2, [r3, #76]	; 0x4c
#endif /* TAMP */
      }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800d422:	687b      	ldr	r3, [r7, #4]
 800d424:	681b      	ldr	r3, [r3, #0]
 800d426:	22ff      	movs	r2, #255	; 0xff
 800d428:	625a      	str	r2, [r3, #36]	; 0x24
 800d42a:	e001      	b.n	800d430 <HAL_RTC_Init+0xe8>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 800d42c:	2300      	movs	r3, #0
 800d42e:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 800d430:	7bfb      	ldrb	r3, [r7, #15]
 800d432:	2b00      	cmp	r3, #0
 800d434:	d103      	bne.n	800d43e <HAL_RTC_Init+0xf6>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_READY;
 800d436:	687b      	ldr	r3, [r7, #4]
 800d438:	2201      	movs	r2, #1
 800d43a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
  }

  /* return status */
  return status;
 800d43e:	7bfb      	ldrb	r3, [r7, #15]
}
 800d440:	4618      	mov	r0, r3
 800d442:	3710      	adds	r7, #16
 800d444:	46bd      	mov	sp, r7
 800d446:	bd80      	pop	{r7, pc}
 800d448:	ff8fffbf 	.word	0xff8fffbf

0800d44c <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800d44c:	b590      	push	{r4, r7, lr}
 800d44e:	b087      	sub	sp, #28
 800d450:	af00      	add	r7, sp, #0
 800d452:	60f8      	str	r0, [r7, #12]
 800d454:	60b9      	str	r1, [r7, #8]
 800d456:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800d458:	68fb      	ldr	r3, [r7, #12]
 800d45a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800d45e:	2b01      	cmp	r3, #1
 800d460:	d101      	bne.n	800d466 <HAL_RTC_SetTime+0x1a>
 800d462:	2302      	movs	r3, #2
 800d464:	e089      	b.n	800d57a <HAL_RTC_SetTime+0x12e>
 800d466:	68fb      	ldr	r3, [r7, #12]
 800d468:	2201      	movs	r2, #1
 800d46a:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800d46e:	68fb      	ldr	r3, [r7, #12]
 800d470:	2202      	movs	r2, #2
 800d472:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800d476:	68fb      	ldr	r3, [r7, #12]
 800d478:	681b      	ldr	r3, [r3, #0]
 800d47a:	22ca      	movs	r2, #202	; 0xca
 800d47c:	625a      	str	r2, [r3, #36]	; 0x24
 800d47e:	68fb      	ldr	r3, [r7, #12]
 800d480:	681b      	ldr	r3, [r3, #0]
 800d482:	2253      	movs	r2, #83	; 0x53
 800d484:	625a      	str	r2, [r3, #36]	; 0x24
 /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800d486:	68f8      	ldr	r0, [r7, #12]
 800d488:	f000 f9d4 	bl	800d834 <RTC_EnterInitMode>
 800d48c:	4603      	mov	r3, r0
 800d48e:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 800d490:	7cfb      	ldrb	r3, [r7, #19]
 800d492:	2b00      	cmp	r3, #0
 800d494:	d161      	bne.n	800d55a <HAL_RTC_SetTime+0x10e>
  {
    if(Format == RTC_FORMAT_BIN)
 800d496:	687b      	ldr	r3, [r7, #4]
 800d498:	2b00      	cmp	r3, #0
 800d49a:	d126      	bne.n	800d4ea <HAL_RTC_SetTime+0x9e>
    {
      if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800d49c:	68fb      	ldr	r3, [r7, #12]
 800d49e:	681b      	ldr	r3, [r3, #0]
 800d4a0:	689b      	ldr	r3, [r3, #8]
 800d4a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d4a6:	2b00      	cmp	r3, #0
 800d4a8:	d102      	bne.n	800d4b0 <HAL_RTC_SetTime+0x64>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 800d4aa:	68bb      	ldr	r3, [r7, #8]
 800d4ac:	2200      	movs	r2, #0
 800d4ae:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800d4b0:	68bb      	ldr	r3, [r7, #8]
 800d4b2:	781b      	ldrb	r3, [r3, #0]
 800d4b4:	4618      	mov	r0, r3
 800d4b6:	f000 fa2f 	bl	800d918 <RTC_ByteToBcd2>
 800d4ba:	4603      	mov	r3, r0
 800d4bc:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800d4be:	68bb      	ldr	r3, [r7, #8]
 800d4c0:	785b      	ldrb	r3, [r3, #1]
 800d4c2:	4618      	mov	r0, r3
 800d4c4:	f000 fa28 	bl	800d918 <RTC_ByteToBcd2>
 800d4c8:	4603      	mov	r3, r0
 800d4ca:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800d4cc:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos)  | \
 800d4ce:	68bb      	ldr	r3, [r7, #8]
 800d4d0:	789b      	ldrb	r3, [r3, #2]
 800d4d2:	4618      	mov	r0, r3
 800d4d4:	f000 fa20 	bl	800d918 <RTC_ByteToBcd2>
 800d4d8:	4603      	mov	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800d4da:	ea44 0203 	orr.w	r2, r4, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 800d4de:	68bb      	ldr	r3, [r7, #8]
 800d4e0:	78db      	ldrb	r3, [r3, #3]
 800d4e2:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800d4e4:	4313      	orrs	r3, r2
 800d4e6:	617b      	str	r3, [r7, #20]
 800d4e8:	e018      	b.n	800d51c <HAL_RTC_SetTime+0xd0>
    }
    else
    {
      if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800d4ea:	68fb      	ldr	r3, [r7, #12]
 800d4ec:	681b      	ldr	r3, [r3, #0]
 800d4ee:	689b      	ldr	r3, [r3, #8]
 800d4f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d4f4:	2b00      	cmp	r3, #0
 800d4f6:	d102      	bne.n	800d4fe <HAL_RTC_SetTime+0xb2>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 800d4f8:	68bb      	ldr	r3, [r7, #8]
 800d4fa:	2200      	movs	r2, #0
 800d4fc:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800d4fe:	68bb      	ldr	r3, [r7, #8]
 800d500:	781b      	ldrb	r3, [r3, #0]
 800d502:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800d504:	68bb      	ldr	r3, [r7, #8]
 800d506:	785b      	ldrb	r3, [r3, #1]
 800d508:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800d50a:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos)  | \
 800d50c:	68ba      	ldr	r2, [r7, #8]
 800d50e:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800d510:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 800d512:	68bb      	ldr	r3, [r7, #8]
 800d514:	78db      	ldrb	r3, [r3, #3]
 800d516:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800d518:	4313      	orrs	r3, r2
 800d51a:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 800d51c:	68fb      	ldr	r3, [r7, #12]
 800d51e:	681a      	ldr	r2, [r3, #0]
 800d520:	6979      	ldr	r1, [r7, #20]
 800d522:	4b18      	ldr	r3, [pc, #96]	; (800d584 <HAL_RTC_SetTime+0x138>)
 800d524:	400b      	ands	r3, r1
 800d526:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 800d528:	68fb      	ldr	r3, [r7, #12]
 800d52a:	681b      	ldr	r3, [r3, #0]
 800d52c:	689a      	ldr	r2, [r3, #8]
 800d52e:	68fb      	ldr	r3, [r7, #12]
 800d530:	681b      	ldr	r3, [r3, #0]
 800d532:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800d536:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800d538:	68fb      	ldr	r3, [r7, #12]
 800d53a:	681b      	ldr	r3, [r3, #0]
 800d53c:	6899      	ldr	r1, [r3, #8]
 800d53e:	68bb      	ldr	r3, [r7, #8]
 800d540:	68da      	ldr	r2, [r3, #12]
 800d542:	68bb      	ldr	r3, [r7, #8]
 800d544:	691b      	ldr	r3, [r3, #16]
 800d546:	431a      	orrs	r2, r3
 800d548:	68fb      	ldr	r3, [r7, #12]
 800d54a:	681b      	ldr	r3, [r3, #0]
 800d54c:	430a      	orrs	r2, r1
 800d54e:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800d550:	68f8      	ldr	r0, [r7, #12]
 800d552:	f000 f9a3 	bl	800d89c <RTC_ExitInitMode>
 800d556:	4603      	mov	r3, r0
 800d558:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800d55a:	68fb      	ldr	r3, [r7, #12]
 800d55c:	681b      	ldr	r3, [r3, #0]
 800d55e:	22ff      	movs	r2, #255	; 0xff
 800d560:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 800d562:	7cfb      	ldrb	r3, [r7, #19]
 800d564:	2b00      	cmp	r3, #0
 800d566:	d103      	bne.n	800d570 <HAL_RTC_SetTime+0x124>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800d568:	68fb      	ldr	r3, [r7, #12]
 800d56a:	2201      	movs	r2, #1
 800d56c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800d570:	68fb      	ldr	r3, [r7, #12]
 800d572:	2200      	movs	r2, #0
 800d574:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 800d578:	7cfb      	ldrb	r3, [r7, #19]
}
 800d57a:	4618      	mov	r0, r3
 800d57c:	371c      	adds	r7, #28
 800d57e:	46bd      	mov	sp, r7
 800d580:	bd90      	pop	{r4, r7, pc}
 800d582:	bf00      	nop
 800d584:	007f7f7f 	.word	0x007f7f7f

0800d588 <HAL_RTC_GetTime>:
  *        Reading RTC current time locks the values in calendar shadow registers until Current date is read
  *        to ensure consistency between the time and date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800d588:	b580      	push	{r7, lr}
 800d58a:	b086      	sub	sp, #24
 800d58c:	af00      	add	r7, sp, #0
 800d58e:	60f8      	str	r0, [r7, #12]
 800d590:	60b9      	str	r1, [r7, #8]
 800d592:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 800d594:	68fb      	ldr	r3, [r7, #12]
 800d596:	681b      	ldr	r3, [r3, #0]
 800d598:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800d59a:	68bb      	ldr	r3, [r7, #8]
 800d59c:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 800d59e:	68fb      	ldr	r3, [r7, #12]
 800d5a0:	681b      	ldr	r3, [r3, #0]
 800d5a2:	691b      	ldr	r3, [r3, #16]
 800d5a4:	f3c3 020e 	ubfx	r2, r3, #0, #15
 800d5a8:	68bb      	ldr	r3, [r7, #8]
 800d5aa:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 800d5ac:	68fb      	ldr	r3, [r7, #12]
 800d5ae:	681b      	ldr	r3, [r3, #0]
 800d5b0:	681a      	ldr	r2, [r3, #0]
 800d5b2:	4b22      	ldr	r3, [pc, #136]	; (800d63c <HAL_RTC_GetTime+0xb4>)
 800d5b4:	4013      	ands	r3, r2
 800d5b6:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 800d5b8:	697b      	ldr	r3, [r7, #20]
 800d5ba:	0c1b      	lsrs	r3, r3, #16
 800d5bc:	b2db      	uxtb	r3, r3
 800d5be:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800d5c2:	b2da      	uxtb	r2, r3
 800d5c4:	68bb      	ldr	r3, [r7, #8]
 800d5c6:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 800d5c8:	697b      	ldr	r3, [r7, #20]
 800d5ca:	0a1b      	lsrs	r3, r3, #8
 800d5cc:	b2db      	uxtb	r3, r3
 800d5ce:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d5d2:	b2da      	uxtb	r2, r3
 800d5d4:	68bb      	ldr	r3, [r7, #8]
 800d5d6:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)((tmpreg & (RTC_TR_ST  | RTC_TR_SU))  >> RTC_TR_SU_Pos);
 800d5d8:	697b      	ldr	r3, [r7, #20]
 800d5da:	b2db      	uxtb	r3, r3
 800d5dc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d5e0:	b2da      	uxtb	r2, r3
 800d5e2:	68bb      	ldr	r3, [r7, #8]
 800d5e4:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 800d5e6:	697b      	ldr	r3, [r7, #20]
 800d5e8:	0d9b      	lsrs	r3, r3, #22
 800d5ea:	b2db      	uxtb	r3, r3
 800d5ec:	f003 0301 	and.w	r3, r3, #1
 800d5f0:	b2da      	uxtb	r2, r3
 800d5f2:	68bb      	ldr	r3, [r7, #8]
 800d5f4:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 800d5f6:	687b      	ldr	r3, [r7, #4]
 800d5f8:	2b00      	cmp	r3, #0
 800d5fa:	d11a      	bne.n	800d632 <HAL_RTC_GetTime+0xaa>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours   = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 800d5fc:	68bb      	ldr	r3, [r7, #8]
 800d5fe:	781b      	ldrb	r3, [r3, #0]
 800d600:	4618      	mov	r0, r3
 800d602:	f000 f9a9 	bl	800d958 <RTC_Bcd2ToByte>
 800d606:	4603      	mov	r3, r0
 800d608:	461a      	mov	r2, r3
 800d60a:	68bb      	ldr	r3, [r7, #8]
 800d60c:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 800d60e:	68bb      	ldr	r3, [r7, #8]
 800d610:	785b      	ldrb	r3, [r3, #1]
 800d612:	4618      	mov	r0, r3
 800d614:	f000 f9a0 	bl	800d958 <RTC_Bcd2ToByte>
 800d618:	4603      	mov	r3, r0
 800d61a:	461a      	mov	r2, r3
 800d61c:	68bb      	ldr	r3, [r7, #8]
 800d61e:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 800d620:	68bb      	ldr	r3, [r7, #8]
 800d622:	789b      	ldrb	r3, [r3, #2]
 800d624:	4618      	mov	r0, r3
 800d626:	f000 f997 	bl	800d958 <RTC_Bcd2ToByte>
 800d62a:	4603      	mov	r3, r0
 800d62c:	461a      	mov	r2, r3
 800d62e:	68bb      	ldr	r3, [r7, #8]
 800d630:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 800d632:	2300      	movs	r3, #0
}
 800d634:	4618      	mov	r0, r3
 800d636:	3718      	adds	r7, #24
 800d638:	46bd      	mov	sp, r7
 800d63a:	bd80      	pop	{r7, pc}
 800d63c:	007f7f7f 	.word	0x007f7f7f

0800d640 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800d640:	b590      	push	{r4, r7, lr}
 800d642:	b087      	sub	sp, #28
 800d644:	af00      	add	r7, sp, #0
 800d646:	60f8      	str	r0, [r7, #12]
 800d648:	60b9      	str	r1, [r7, #8]
 800d64a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800d64c:	68fb      	ldr	r3, [r7, #12]
 800d64e:	f893 3020 	ldrb.w	r3, [r3, #32]
 800d652:	2b01      	cmp	r3, #1
 800d654:	d101      	bne.n	800d65a <HAL_RTC_SetDate+0x1a>
 800d656:	2302      	movs	r3, #2
 800d658:	e073      	b.n	800d742 <HAL_RTC_SetDate+0x102>
 800d65a:	68fb      	ldr	r3, [r7, #12]
 800d65c:	2201      	movs	r2, #1
 800d65e:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800d662:	68fb      	ldr	r3, [r7, #12]
 800d664:	2202      	movs	r2, #2
 800d666:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800d66a:	687b      	ldr	r3, [r7, #4]
 800d66c:	2b00      	cmp	r3, #0
 800d66e:	d10e      	bne.n	800d68e <HAL_RTC_SetDate+0x4e>
 800d670:	68bb      	ldr	r3, [r7, #8]
 800d672:	785b      	ldrb	r3, [r3, #1]
 800d674:	f003 0310 	and.w	r3, r3, #16
 800d678:	2b00      	cmp	r3, #0
 800d67a:	d008      	beq.n	800d68e <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800d67c:	68bb      	ldr	r3, [r7, #8]
 800d67e:	785b      	ldrb	r3, [r3, #1]
 800d680:	f023 0310 	bic.w	r3, r3, #16
 800d684:	b2db      	uxtb	r3, r3
 800d686:	330a      	adds	r3, #10
 800d688:	b2da      	uxtb	r2, r3
 800d68a:	68bb      	ldr	r3, [r7, #8]
 800d68c:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 800d68e:	687b      	ldr	r3, [r7, #4]
 800d690:	2b00      	cmp	r3, #0
 800d692:	d11c      	bne.n	800d6ce <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800d694:	68bb      	ldr	r3, [r7, #8]
 800d696:	78db      	ldrb	r3, [r3, #3]
 800d698:	4618      	mov	r0, r3
 800d69a:	f000 f93d 	bl	800d918 <RTC_ByteToBcd2>
 800d69e:	4603      	mov	r3, r0
 800d6a0:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800d6a2:	68bb      	ldr	r3, [r7, #8]
 800d6a4:	785b      	ldrb	r3, [r3, #1]
 800d6a6:	4618      	mov	r0, r3
 800d6a8:	f000 f936 	bl	800d918 <RTC_ByteToBcd2>
 800d6ac:	4603      	mov	r3, r0
 800d6ae:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800d6b0:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date)  << RTC_DR_DU_Pos) | \
 800d6b2:	68bb      	ldr	r3, [r7, #8]
 800d6b4:	789b      	ldrb	r3, [r3, #2]
 800d6b6:	4618      	mov	r0, r3
 800d6b8:	f000 f92e 	bl	800d918 <RTC_ByteToBcd2>
 800d6bc:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800d6be:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 800d6c2:	68bb      	ldr	r3, [r7, #8]
 800d6c4:	781b      	ldrb	r3, [r3, #0]
 800d6c6:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800d6c8:	4313      	orrs	r3, r2
 800d6ca:	617b      	str	r3, [r7, #20]
 800d6cc:	e00e      	b.n	800d6ec <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800d6ce:	68bb      	ldr	r3, [r7, #8]
 800d6d0:	78db      	ldrb	r3, [r3, #3]
 800d6d2:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 800d6d4:	68bb      	ldr	r3, [r7, #8]
 800d6d6:	785b      	ldrb	r3, [r3, #1]
 800d6d8:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800d6da:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date)    << RTC_DR_DU_Pos) | \
 800d6dc:	68ba      	ldr	r2, [r7, #8]
 800d6de:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 800d6e0:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 800d6e2:	68bb      	ldr	r3, [r7, #8]
 800d6e4:	781b      	ldrb	r3, [r3, #0]
 800d6e6:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800d6e8:	4313      	orrs	r3, r2
 800d6ea:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800d6ec:	68fb      	ldr	r3, [r7, #12]
 800d6ee:	681b      	ldr	r3, [r3, #0]
 800d6f0:	22ca      	movs	r2, #202	; 0xca
 800d6f2:	625a      	str	r2, [r3, #36]	; 0x24
 800d6f4:	68fb      	ldr	r3, [r7, #12]
 800d6f6:	681b      	ldr	r3, [r3, #0]
 800d6f8:	2253      	movs	r2, #83	; 0x53
 800d6fa:	625a      	str	r2, [r3, #36]	; 0x24


  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800d6fc:	68f8      	ldr	r0, [r7, #12]
 800d6fe:	f000 f899 	bl	800d834 <RTC_EnterInitMode>
 800d702:	4603      	mov	r3, r0
 800d704:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 800d706:	7cfb      	ldrb	r3, [r7, #19]
 800d708:	2b00      	cmp	r3, #0
 800d70a:	d10a      	bne.n	800d722 <HAL_RTC_SetDate+0xe2>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800d70c:	68fb      	ldr	r3, [r7, #12]
 800d70e:	681a      	ldr	r2, [r3, #0]
 800d710:	6979      	ldr	r1, [r7, #20]
 800d712:	4b0e      	ldr	r3, [pc, #56]	; (800d74c <HAL_RTC_SetDate+0x10c>)
 800d714:	400b      	ands	r3, r1
 800d716:	6053      	str	r3, [r2, #4]


    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800d718:	68f8      	ldr	r0, [r7, #12]
 800d71a:	f000 f8bf 	bl	800d89c <RTC_ExitInitMode>
 800d71e:	4603      	mov	r3, r0
 800d720:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800d722:	68fb      	ldr	r3, [r7, #12]
 800d724:	681b      	ldr	r3, [r3, #0]
 800d726:	22ff      	movs	r2, #255	; 0xff
 800d728:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 800d72a:	7cfb      	ldrb	r3, [r7, #19]
 800d72c:	2b00      	cmp	r3, #0
 800d72e:	d103      	bne.n	800d738 <HAL_RTC_SetDate+0xf8>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800d730:	68fb      	ldr	r3, [r7, #12]
 800d732:	2201      	movs	r2, #1
 800d734:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800d738:	68fb      	ldr	r3, [r7, #12]
 800d73a:	2200      	movs	r2, #0
 800d73c:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 800d740:	7cfb      	ldrb	r3, [r7, #19]


}
 800d742:	4618      	mov	r0, r3
 800d744:	371c      	adds	r7, #28
 800d746:	46bd      	mov	sp, r7
 800d748:	bd90      	pop	{r4, r7, pc}
 800d74a:	bf00      	nop
 800d74c:	00ffff3f 	.word	0x00ffff3f

0800d750 <HAL_RTC_GetDate>:
  *        in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  *        Reading RTC current time locks the values in calendar shadow registers until Current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800d750:	b580      	push	{r7, lr}
 800d752:	b086      	sub	sp, #24
 800d754:	af00      	add	r7, sp, #0
 800d756:	60f8      	str	r0, [r7, #12]
 800d758:	60b9      	str	r1, [r7, #8]
 800d75a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 800d75c:	68fb      	ldr	r3, [r7, #12]
 800d75e:	681b      	ldr	r3, [r3, #0]
 800d760:	685a      	ldr	r2, [r3, #4]
 800d762:	4b21      	ldr	r3, [pc, #132]	; (800d7e8 <HAL_RTC_GetDate+0x98>)
 800d764:	4013      	ands	r3, r2
 800d766:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 800d768:	697b      	ldr	r3, [r7, #20]
 800d76a:	0c1b      	lsrs	r3, r3, #16
 800d76c:	b2da      	uxtb	r2, r3
 800d76e:	68bb      	ldr	r3, [r7, #8]
 800d770:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 800d772:	697b      	ldr	r3, [r7, #20]
 800d774:	0a1b      	lsrs	r3, r3, #8
 800d776:	b2db      	uxtb	r3, r3
 800d778:	f003 031f 	and.w	r3, r3, #31
 800d77c:	b2da      	uxtb	r2, r3
 800d77e:	68bb      	ldr	r3, [r7, #8]
 800d780:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t)((datetmpreg & (RTC_DR_DT | RTC_DR_DU)) >> RTC_DR_DU_Pos);
 800d782:	697b      	ldr	r3, [r7, #20]
 800d784:	b2db      	uxtb	r3, r3
 800d786:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800d78a:	b2da      	uxtb	r2, r3
 800d78c:	68bb      	ldr	r3, [r7, #8]
 800d78e:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 800d790:	697b      	ldr	r3, [r7, #20]
 800d792:	0b5b      	lsrs	r3, r3, #13
 800d794:	b2db      	uxtb	r3, r3
 800d796:	f003 0307 	and.w	r3, r3, #7
 800d79a:	b2da      	uxtb	r2, r3
 800d79c:	68bb      	ldr	r3, [r7, #8]
 800d79e:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 800d7a0:	687b      	ldr	r3, [r7, #4]
 800d7a2:	2b00      	cmp	r3, #0
 800d7a4:	d11a      	bne.n	800d7dc <HAL_RTC_GetDate+0x8c>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 800d7a6:	68bb      	ldr	r3, [r7, #8]
 800d7a8:	78db      	ldrb	r3, [r3, #3]
 800d7aa:	4618      	mov	r0, r3
 800d7ac:	f000 f8d4 	bl	800d958 <RTC_Bcd2ToByte>
 800d7b0:	4603      	mov	r3, r0
 800d7b2:	461a      	mov	r2, r3
 800d7b4:	68bb      	ldr	r3, [r7, #8]
 800d7b6:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 800d7b8:	68bb      	ldr	r3, [r7, #8]
 800d7ba:	785b      	ldrb	r3, [r3, #1]
 800d7bc:	4618      	mov	r0, r3
 800d7be:	f000 f8cb 	bl	800d958 <RTC_Bcd2ToByte>
 800d7c2:	4603      	mov	r3, r0
 800d7c4:	461a      	mov	r2, r3
 800d7c6:	68bb      	ldr	r3, [r7, #8]
 800d7c8:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 800d7ca:	68bb      	ldr	r3, [r7, #8]
 800d7cc:	789b      	ldrb	r3, [r3, #2]
 800d7ce:	4618      	mov	r0, r3
 800d7d0:	f000 f8c2 	bl	800d958 <RTC_Bcd2ToByte>
 800d7d4:	4603      	mov	r3, r0
 800d7d6:	461a      	mov	r2, r3
 800d7d8:	68bb      	ldr	r3, [r7, #8]
 800d7da:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 800d7dc:	2300      	movs	r3, #0
}
 800d7de:	4618      	mov	r0, r3
 800d7e0:	3718      	adds	r7, #24
 800d7e2:	46bd      	mov	sp, r7
 800d7e4:	bd80      	pop	{r7, pc}
 800d7e6:	bf00      	nop
 800d7e8:	00ffff3f 	.word	0x00ffff3f

0800d7ec <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800d7ec:	b580      	push	{r7, lr}
 800d7ee:	b084      	sub	sp, #16
 800d7f0:	af00      	add	r7, sp, #0
 800d7f2:	6078      	str	r0, [r7, #4]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
#if defined(TAMP)
  hrtc->Instance->ICSR = ((uint32_t)(RTC_RSF_MASK & RTC_ICSR_RESERVED_MASK));
#else
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 800d7f4:	687b      	ldr	r3, [r7, #4]
 800d7f6:	681b      	ldr	r3, [r3, #0]
 800d7f8:	4a0d      	ldr	r2, [pc, #52]	; (800d830 <HAL_RTC_WaitForSynchro+0x44>)
 800d7fa:	60da      	str	r2, [r3, #12]
#endif /* TAMP */

  tickstart = HAL_GetTick();
 800d7fc:	f7f6 f8f2 	bl	80039e4 <HAL_GetTick>
 800d800:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
#if defined(TAMP)
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
#else
    while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800d802:	e009      	b.n	800d818 <HAL_RTC_WaitForSynchro+0x2c>
#endif /* TAMP */
    {
      if((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800d804:	f7f6 f8ee 	bl	80039e4 <HAL_GetTick>
 800d808:	4602      	mov	r2, r0
 800d80a:	68fb      	ldr	r3, [r7, #12]
 800d80c:	1ad3      	subs	r3, r2, r3
 800d80e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800d812:	d901      	bls.n	800d818 <HAL_RTC_WaitForSynchro+0x2c>
      {
        return HAL_TIMEOUT;
 800d814:	2303      	movs	r3, #3
 800d816:	e007      	b.n	800d828 <HAL_RTC_WaitForSynchro+0x3c>
    while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800d818:	687b      	ldr	r3, [r7, #4]
 800d81a:	681b      	ldr	r3, [r3, #0]
 800d81c:	68db      	ldr	r3, [r3, #12]
 800d81e:	f003 0320 	and.w	r3, r3, #32
 800d822:	2b00      	cmp	r3, #0
 800d824:	d0ee      	beq.n	800d804 <HAL_RTC_WaitForSynchro+0x18>
      }
    }

  return HAL_OK;
 800d826:	2300      	movs	r3, #0
}
 800d828:	4618      	mov	r0, r3
 800d82a:	3710      	adds	r7, #16
 800d82c:	46bd      	mov	sp, r7
 800d82e:	bd80      	pop	{r7, pc}
 800d830:	0003ff5f 	.word	0x0003ff5f

0800d834 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800d834:	b580      	push	{r7, lr}
 800d836:	b084      	sub	sp, #16
 800d838:	af00      	add	r7, sp, #0
 800d83a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800d83c:	2300      	movs	r3, #0
 800d83e:	73fb      	strb	r3, [r7, #15]
    tickstart = HAL_GetTick();

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while (((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
#else
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 800d840:	687b      	ldr	r3, [r7, #4]
 800d842:	681b      	ldr	r3, [r3, #0]
 800d844:	68db      	ldr	r3, [r3, #12]
 800d846:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d84a:	2b00      	cmp	r3, #0
 800d84c:	d120      	bne.n	800d890 <RTC_EnterInitMode+0x5c>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 800d84e:	687b      	ldr	r3, [r7, #4]
 800d850:	681b      	ldr	r3, [r3, #0]
 800d852:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800d856:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 800d858:	f7f6 f8c4 	bl	80039e4 <HAL_GetTick>
 800d85c:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while (((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800d85e:	e00d      	b.n	800d87c <RTC_EnterInitMode+0x48>
#endif /* TAMP */
    {
      if((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 800d860:	f7f6 f8c0 	bl	80039e4 <HAL_GetTick>
 800d864:	4602      	mov	r2, r0
 800d866:	68bb      	ldr	r3, [r7, #8]
 800d868:	1ad3      	subs	r3, r2, r3
 800d86a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800d86e:	d905      	bls.n	800d87c <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 800d870:	2303      	movs	r3, #3
 800d872:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800d874:	687b      	ldr	r3, [r7, #4]
 800d876:	2203      	movs	r2, #3
 800d878:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    while (((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800d87c:	687b      	ldr	r3, [r7, #4]
 800d87e:	681b      	ldr	r3, [r3, #0]
 800d880:	68db      	ldr	r3, [r3, #12]
 800d882:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d886:	2b00      	cmp	r3, #0
 800d888:	d102      	bne.n	800d890 <RTC_EnterInitMode+0x5c>
 800d88a:	7bfb      	ldrb	r3, [r7, #15]
 800d88c:	2b03      	cmp	r3, #3
 800d88e:	d1e7      	bne.n	800d860 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return status;
 800d890:	7bfb      	ldrb	r3, [r7, #15]
}
 800d892:	4618      	mov	r0, r3
 800d894:	3710      	adds	r7, #16
 800d896:	46bd      	mov	sp, r7
 800d898:	bd80      	pop	{r7, pc}
	...

0800d89c <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800d89c:	b580      	push	{r7, lr}
 800d89e:	b084      	sub	sp, #16
 800d8a0:	af00      	add	r7, sp, #0
 800d8a2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800d8a4:	2300      	movs	r3, #0
 800d8a6:	73fb      	strb	r3, [r7, #15]

  /* Exit Initialization mode */
#if defined(TAMP)
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
#else
  CLEAR_BIT(RTC->ISR, RTC_ISR_INIT);
 800d8a8:	4b1a      	ldr	r3, [pc, #104]	; (800d914 <RTC_ExitInitMode+0x78>)
 800d8aa:	68db      	ldr	r3, [r3, #12]
 800d8ac:	4a19      	ldr	r2, [pc, #100]	; (800d914 <RTC_ExitInitMode+0x78>)
 800d8ae:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800d8b2:	60d3      	str	r3, [r2, #12]
#endif /* TAMP */

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 800d8b4:	4b17      	ldr	r3, [pc, #92]	; (800d914 <RTC_ExitInitMode+0x78>)
 800d8b6:	689b      	ldr	r3, [r3, #8]
 800d8b8:	f003 0320 	and.w	r3, r3, #32
 800d8bc:	2b00      	cmp	r3, #0
 800d8be:	d10c      	bne.n	800d8da <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800d8c0:	6878      	ldr	r0, [r7, #4]
 800d8c2:	f7ff ff93 	bl	800d7ec <HAL_RTC_WaitForSynchro>
 800d8c6:	4603      	mov	r3, r0
 800d8c8:	2b00      	cmp	r3, #0
 800d8ca:	d01e      	beq.n	800d90a <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800d8cc:	687b      	ldr	r3, [r7, #4]
 800d8ce:	2203      	movs	r2, #3
 800d8d0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 800d8d4:	2303      	movs	r3, #3
 800d8d6:	73fb      	strb	r3, [r7, #15]
 800d8d8:	e017      	b.n	800d90a <RTC_ExitInitMode+0x6e>
    }
  }
  else
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800d8da:	4b0e      	ldr	r3, [pc, #56]	; (800d914 <RTC_ExitInitMode+0x78>)
 800d8dc:	689b      	ldr	r3, [r3, #8]
 800d8de:	4a0d      	ldr	r2, [pc, #52]	; (800d914 <RTC_ExitInitMode+0x78>)
 800d8e0:	f023 0320 	bic.w	r3, r3, #32
 800d8e4:	6093      	str	r3, [r2, #8]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800d8e6:	6878      	ldr	r0, [r7, #4]
 800d8e8:	f7ff ff80 	bl	800d7ec <HAL_RTC_WaitForSynchro>
 800d8ec:	4603      	mov	r3, r0
 800d8ee:	2b00      	cmp	r3, #0
 800d8f0:	d005      	beq.n	800d8fe <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800d8f2:	687b      	ldr	r3, [r7, #4]
 800d8f4:	2203      	movs	r2, #3
 800d8f6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 800d8fa:	2303      	movs	r3, #3
 800d8fc:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800d8fe:	4b05      	ldr	r3, [pc, #20]	; (800d914 <RTC_ExitInitMode+0x78>)
 800d900:	689b      	ldr	r3, [r3, #8]
 800d902:	4a04      	ldr	r2, [pc, #16]	; (800d914 <RTC_ExitInitMode+0x78>)
 800d904:	f043 0320 	orr.w	r3, r3, #32
 800d908:	6093      	str	r3, [r2, #8]
  }

  return status;
 800d90a:	7bfb      	ldrb	r3, [r7, #15]
}
 800d90c:	4618      	mov	r0, r3
 800d90e:	3710      	adds	r7, #16
 800d910:	46bd      	mov	sp, r7
 800d912:	bd80      	pop	{r7, pc}
 800d914:	58004000 	.word	0x58004000

0800d918 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 800d918:	b480      	push	{r7}
 800d91a:	b085      	sub	sp, #20
 800d91c:	af00      	add	r7, sp, #0
 800d91e:	4603      	mov	r3, r0
 800d920:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800d922:	2300      	movs	r3, #0
 800d924:	60fb      	str	r3, [r7, #12]
  uint8_t  bcdlow  = Value;
 800d926:	79fb      	ldrb	r3, [r7, #7]
 800d928:	72fb      	strb	r3, [r7, #11]

  while (bcdlow >= 10U)
 800d92a:	e005      	b.n	800d938 <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 800d92c:	68fb      	ldr	r3, [r7, #12]
 800d92e:	3301      	adds	r3, #1
 800d930:	60fb      	str	r3, [r7, #12]
    bcdlow -= 10U;
 800d932:	7afb      	ldrb	r3, [r7, #11]
 800d934:	3b0a      	subs	r3, #10
 800d936:	72fb      	strb	r3, [r7, #11]
  while (bcdlow >= 10U)
 800d938:	7afb      	ldrb	r3, [r7, #11]
 800d93a:	2b09      	cmp	r3, #9
 800d93c:	d8f6      	bhi.n	800d92c <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | bcdlow);
 800d93e:	68fb      	ldr	r3, [r7, #12]
 800d940:	b2db      	uxtb	r3, r3
 800d942:	011b      	lsls	r3, r3, #4
 800d944:	b2da      	uxtb	r2, r3
 800d946:	7afb      	ldrb	r3, [r7, #11]
 800d948:	4313      	orrs	r3, r2
 800d94a:	b2db      	uxtb	r3, r3
}
 800d94c:	4618      	mov	r0, r3
 800d94e:	3714      	adds	r7, #20
 800d950:	46bd      	mov	sp, r7
 800d952:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d956:	4770      	bx	lr

0800d958 <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 800d958:	b480      	push	{r7}
 800d95a:	b085      	sub	sp, #20
 800d95c:	af00      	add	r7, sp, #0
 800d95e:	4603      	mov	r3, r0
 800d960:	71fb      	strb	r3, [r7, #7]
  uint8_t tmp;
  tmp = ((Value & 0xF0U) >> 4U) * 10U;
 800d962:	79fb      	ldrb	r3, [r7, #7]
 800d964:	091b      	lsrs	r3, r3, #4
 800d966:	b2db      	uxtb	r3, r3
 800d968:	461a      	mov	r2, r3
 800d96a:	0092      	lsls	r2, r2, #2
 800d96c:	4413      	add	r3, r2
 800d96e:	005b      	lsls	r3, r3, #1
 800d970:	73fb      	strb	r3, [r7, #15]
  return (tmp + (Value & 0x0FU));
 800d972:	79fb      	ldrb	r3, [r7, #7]
 800d974:	f003 030f 	and.w	r3, r3, #15
 800d978:	b2da      	uxtb	r2, r3
 800d97a:	7bfb      	ldrb	r3, [r7, #15]
 800d97c:	4413      	add	r3, r2
 800d97e:	b2db      	uxtb	r3, r3
}
 800d980:	4618      	mov	r0, r3
 800d982:	3714      	adds	r7, #20
 800d984:	46bd      	mov	sp, r7
 800d986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d98a:	4770      	bx	lr

0800d98c <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800d98c:	b580      	push	{r7, lr}
 800d98e:	b084      	sub	sp, #16
 800d990:	af00      	add	r7, sp, #0
 800d992:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800d994:	687b      	ldr	r3, [r7, #4]
 800d996:	2b00      	cmp	r3, #0
 800d998:	d101      	bne.n	800d99e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800d99a:	2301      	movs	r3, #1
 800d99c:	e10f      	b.n	800dbbe <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800d99e:	687b      	ldr	r3, [r7, #4]
 800d9a0:	2200      	movs	r2, #0
 800d9a2:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 800d9a4:	687b      	ldr	r3, [r7, #4]
 800d9a6:	681b      	ldr	r3, [r3, #0]
 800d9a8:	4a87      	ldr	r2, [pc, #540]	; (800dbc8 <HAL_SPI_Init+0x23c>)
 800d9aa:	4293      	cmp	r3, r2
 800d9ac:	d00f      	beq.n	800d9ce <HAL_SPI_Init+0x42>
 800d9ae:	687b      	ldr	r3, [r7, #4]
 800d9b0:	681b      	ldr	r3, [r3, #0]
 800d9b2:	4a86      	ldr	r2, [pc, #536]	; (800dbcc <HAL_SPI_Init+0x240>)
 800d9b4:	4293      	cmp	r3, r2
 800d9b6:	d00a      	beq.n	800d9ce <HAL_SPI_Init+0x42>
 800d9b8:	687b      	ldr	r3, [r7, #4]
 800d9ba:	681b      	ldr	r3, [r3, #0]
 800d9bc:	4a84      	ldr	r2, [pc, #528]	; (800dbd0 <HAL_SPI_Init+0x244>)
 800d9be:	4293      	cmp	r3, r2
 800d9c0:	d005      	beq.n	800d9ce <HAL_SPI_Init+0x42>
 800d9c2:	687b      	ldr	r3, [r7, #4]
 800d9c4:	68db      	ldr	r3, [r3, #12]
 800d9c6:	2b0f      	cmp	r3, #15
 800d9c8:	d901      	bls.n	800d9ce <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 800d9ca:	2301      	movs	r3, #1
 800d9cc:	e0f7      	b.n	800dbbe <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 800d9ce:	6878      	ldr	r0, [r7, #4]
 800d9d0:	f000 fc12 	bl	800e1f8 <SPI_GetPacketSize>
 800d9d4:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800d9d6:	687b      	ldr	r3, [r7, #4]
 800d9d8:	681b      	ldr	r3, [r3, #0]
 800d9da:	4a7b      	ldr	r2, [pc, #492]	; (800dbc8 <HAL_SPI_Init+0x23c>)
 800d9dc:	4293      	cmp	r3, r2
 800d9de:	d00c      	beq.n	800d9fa <HAL_SPI_Init+0x6e>
 800d9e0:	687b      	ldr	r3, [r7, #4]
 800d9e2:	681b      	ldr	r3, [r3, #0]
 800d9e4:	4a79      	ldr	r2, [pc, #484]	; (800dbcc <HAL_SPI_Init+0x240>)
 800d9e6:	4293      	cmp	r3, r2
 800d9e8:	d007      	beq.n	800d9fa <HAL_SPI_Init+0x6e>
 800d9ea:	687b      	ldr	r3, [r7, #4]
 800d9ec:	681b      	ldr	r3, [r3, #0]
 800d9ee:	4a78      	ldr	r2, [pc, #480]	; (800dbd0 <HAL_SPI_Init+0x244>)
 800d9f0:	4293      	cmp	r3, r2
 800d9f2:	d002      	beq.n	800d9fa <HAL_SPI_Init+0x6e>
 800d9f4:	68fb      	ldr	r3, [r7, #12]
 800d9f6:	2b08      	cmp	r3, #8
 800d9f8:	d811      	bhi.n	800da1e <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800d9fa:	687b      	ldr	r3, [r7, #4]
 800d9fc:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800d9fe:	4a72      	ldr	r2, [pc, #456]	; (800dbc8 <HAL_SPI_Init+0x23c>)
 800da00:	4293      	cmp	r3, r2
 800da02:	d009      	beq.n	800da18 <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800da04:	687b      	ldr	r3, [r7, #4]
 800da06:	681b      	ldr	r3, [r3, #0]
 800da08:	4a70      	ldr	r2, [pc, #448]	; (800dbcc <HAL_SPI_Init+0x240>)
 800da0a:	4293      	cmp	r3, r2
 800da0c:	d004      	beq.n	800da18 <HAL_SPI_Init+0x8c>
 800da0e:	687b      	ldr	r3, [r7, #4]
 800da10:	681b      	ldr	r3, [r3, #0]
 800da12:	4a6f      	ldr	r2, [pc, #444]	; (800dbd0 <HAL_SPI_Init+0x244>)
 800da14:	4293      	cmp	r3, r2
 800da16:	d104      	bne.n	800da22 <HAL_SPI_Init+0x96>
 800da18:	68fb      	ldr	r3, [r7, #12]
 800da1a:	2b10      	cmp	r3, #16
 800da1c:	d901      	bls.n	800da22 <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 800da1e:	2301      	movs	r3, #1
 800da20:	e0cd      	b.n	800dbbe <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800da22:	687b      	ldr	r3, [r7, #4]
 800da24:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800da28:	b2db      	uxtb	r3, r3
 800da2a:	2b00      	cmp	r3, #0
 800da2c:	d106      	bne.n	800da3c <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800da2e:	687b      	ldr	r3, [r7, #4]
 800da30:	2200      	movs	r2, #0
 800da32:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800da36:	6878      	ldr	r0, [r7, #4]
 800da38:	f7f5 faca 	bl	8002fd0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800da3c:	687b      	ldr	r3, [r7, #4]
 800da3e:	2202      	movs	r2, #2
 800da40:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800da44:	687b      	ldr	r3, [r7, #4]
 800da46:	681b      	ldr	r3, [r3, #0]
 800da48:	681a      	ldr	r2, [r3, #0]
 800da4a:	687b      	ldr	r3, [r7, #4]
 800da4c:	681b      	ldr	r3, [r3, #0]
 800da4e:	f022 0201 	bic.w	r2, r2, #1
 800da52:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 800da54:	687b      	ldr	r3, [r7, #4]
 800da56:	681b      	ldr	r3, [r3, #0]
 800da58:	689b      	ldr	r3, [r3, #8]
 800da5a:	f403 13f8 	and.w	r3, r3, #2031616	; 0x1f0000
 800da5e:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800da60:	687b      	ldr	r3, [r7, #4]
 800da62:	699b      	ldr	r3, [r3, #24]
 800da64:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800da68:	d119      	bne.n	800da9e <HAL_SPI_Init+0x112>
 800da6a:	687b      	ldr	r3, [r7, #4]
 800da6c:	685b      	ldr	r3, [r3, #4]
 800da6e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800da72:	d103      	bne.n	800da7c <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800da74:	687b      	ldr	r3, [r7, #4]
 800da76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800da78:	2b00      	cmp	r3, #0
 800da7a:	d008      	beq.n	800da8e <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800da7c:	687b      	ldr	r3, [r7, #4]
 800da7e:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800da80:	2b00      	cmp	r3, #0
 800da82:	d10c      	bne.n	800da9e <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 800da84:	687b      	ldr	r3, [r7, #4]
 800da86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800da88:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800da8c:	d107      	bne.n	800da9e <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 800da8e:	687b      	ldr	r3, [r7, #4]
 800da90:	681b      	ldr	r3, [r3, #0]
 800da92:	681a      	ldr	r2, [r3, #0]
 800da94:	687b      	ldr	r3, [r7, #4]
 800da96:	681b      	ldr	r3, [r3, #0]
 800da98:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800da9c:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 800da9e:	687b      	ldr	r3, [r7, #4]
 800daa0:	685b      	ldr	r3, [r3, #4]
 800daa2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800daa6:	2b00      	cmp	r3, #0
 800daa8:	d00f      	beq.n	800daca <HAL_SPI_Init+0x13e>
 800daaa:	687b      	ldr	r3, [r7, #4]
 800daac:	68db      	ldr	r3, [r3, #12]
 800daae:	2b06      	cmp	r3, #6
 800dab0:	d90b      	bls.n	800daca <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 800dab2:	687b      	ldr	r3, [r7, #4]
 800dab4:	681b      	ldr	r3, [r3, #0]
 800dab6:	681b      	ldr	r3, [r3, #0]
 800dab8:	f423 7180 	bic.w	r1, r3, #256	; 0x100
 800dabc:	687b      	ldr	r3, [r7, #4]
 800dabe:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800dac0:	687b      	ldr	r3, [r7, #4]
 800dac2:	681b      	ldr	r3, [r3, #0]
 800dac4:	430a      	orrs	r2, r1
 800dac6:	601a      	str	r2, [r3, #0]
 800dac8:	e007      	b.n	800dada <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 800daca:	687b      	ldr	r3, [r7, #4]
 800dacc:	681b      	ldr	r3, [r3, #0]
 800dace:	681a      	ldr	r2, [r3, #0]
 800dad0:	687b      	ldr	r3, [r7, #4]
 800dad2:	681b      	ldr	r3, [r3, #0]
 800dad4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800dad8:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 800dada:	687b      	ldr	r3, [r7, #4]
 800dadc:	69da      	ldr	r2, [r3, #28]
 800dade:	687b      	ldr	r3, [r7, #4]
 800dae0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800dae2:	431a      	orrs	r2, r3
 800dae4:	68bb      	ldr	r3, [r7, #8]
 800dae6:	431a      	orrs	r2, r3
 800dae8:	687b      	ldr	r3, [r7, #4]
 800daea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800daec:	ea42 0103 	orr.w	r1, r2, r3
 800daf0:	687b      	ldr	r3, [r7, #4]
 800daf2:	68da      	ldr	r2, [r3, #12]
 800daf4:	687b      	ldr	r3, [r7, #4]
 800daf6:	681b      	ldr	r3, [r3, #0]
 800daf8:	430a      	orrs	r2, r1
 800dafa:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 800dafc:	687b      	ldr	r3, [r7, #4]
 800dafe:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800db00:	687b      	ldr	r3, [r7, #4]
 800db02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800db04:	431a      	orrs	r2, r3
 800db06:	687b      	ldr	r3, [r7, #4]
 800db08:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800db0a:	431a      	orrs	r2, r3
 800db0c:	687b      	ldr	r3, [r7, #4]
 800db0e:	699b      	ldr	r3, [r3, #24]
 800db10:	431a      	orrs	r2, r3
 800db12:	687b      	ldr	r3, [r7, #4]
 800db14:	691b      	ldr	r3, [r3, #16]
 800db16:	431a      	orrs	r2, r3
 800db18:	687b      	ldr	r3, [r7, #4]
 800db1a:	695b      	ldr	r3, [r3, #20]
 800db1c:	431a      	orrs	r2, r3
 800db1e:	687b      	ldr	r3, [r7, #4]
 800db20:	6a1b      	ldr	r3, [r3, #32]
 800db22:	431a      	orrs	r2, r3
 800db24:	687b      	ldr	r3, [r7, #4]
 800db26:	685b      	ldr	r3, [r3, #4]
 800db28:	431a      	orrs	r2, r3
 800db2a:	687b      	ldr	r3, [r7, #4]
 800db2c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800db2e:	431a      	orrs	r2, r3
 800db30:	687b      	ldr	r3, [r7, #4]
 800db32:	689b      	ldr	r3, [r3, #8]
 800db34:	431a      	orrs	r2, r3
 800db36:	687b      	ldr	r3, [r7, #4]
 800db38:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800db3a:	ea42 0103 	orr.w	r1, r2, r3
 800db3e:	687b      	ldr	r3, [r7, #4]
 800db40:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800db42:	687b      	ldr	r3, [r7, #4]
 800db44:	681b      	ldr	r3, [r3, #0]
 800db46:	430a      	orrs	r2, r1
 800db48:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 800db4a:	687b      	ldr	r3, [r7, #4]
 800db4c:	685b      	ldr	r3, [r3, #4]
 800db4e:	2b00      	cmp	r3, #0
 800db50:	d113      	bne.n	800db7a <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 800db52:	687b      	ldr	r3, [r7, #4]
 800db54:	681b      	ldr	r3, [r3, #0]
 800db56:	689b      	ldr	r3, [r3, #8]
 800db58:	f423 52c0 	bic.w	r2, r3, #6144	; 0x1800
 800db5c:	687b      	ldr	r3, [r7, #4]
 800db5e:	681b      	ldr	r3, [r3, #0]
 800db60:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800db64:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 800db66:	687b      	ldr	r3, [r7, #4]
 800db68:	681b      	ldr	r3, [r3, #0]
 800db6a:	689b      	ldr	r3, [r3, #8]
 800db6c:	f423 62c0 	bic.w	r2, r3, #1536	; 0x600
 800db70:	687b      	ldr	r3, [r7, #4]
 800db72:	681b      	ldr	r3, [r3, #0]
 800db74:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800db78:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800db7a:	687b      	ldr	r3, [r7, #4]
 800db7c:	681b      	ldr	r3, [r3, #0]
 800db7e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800db80:	687b      	ldr	r3, [r7, #4]
 800db82:	681b      	ldr	r3, [r3, #0]
 800db84:	f022 0201 	bic.w	r2, r2, #1
 800db88:	651a      	str	r2, [r3, #80]	; 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 800db8a:	687b      	ldr	r3, [r7, #4]
 800db8c:	685b      	ldr	r3, [r3, #4]
 800db8e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800db92:	2b00      	cmp	r3, #0
 800db94:	d00a      	beq.n	800dbac <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 800db96:	687b      	ldr	r3, [r7, #4]
 800db98:	681b      	ldr	r3, [r3, #0]
 800db9a:	68db      	ldr	r3, [r3, #12]
 800db9c:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800dba0:	687b      	ldr	r3, [r7, #4]
 800dba2:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800dba4:	687b      	ldr	r3, [r7, #4]
 800dba6:	681b      	ldr	r3, [r3, #0]
 800dba8:	430a      	orrs	r2, r1
 800dbaa:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800dbac:	687b      	ldr	r3, [r7, #4]
 800dbae:	2200      	movs	r2, #0
 800dbb0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 800dbb4:	687b      	ldr	r3, [r7, #4]
 800dbb6:	2201      	movs	r2, #1
 800dbb8:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  return HAL_OK;
 800dbbc:	2300      	movs	r3, #0
}
 800dbbe:	4618      	mov	r0, r3
 800dbc0:	3710      	adds	r7, #16
 800dbc2:	46bd      	mov	sp, r7
 800dbc4:	bd80      	pop	{r7, pc}
 800dbc6:	bf00      	nop
 800dbc8:	40013000 	.word	0x40013000
 800dbcc:	40003800 	.word	0x40003800
 800dbd0:	40003c00 	.word	0x40003c00

0800dbd4 <HAL_SPI_Receive>:
  * @param  Size   : amount of data to be received
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800dbd4:	b580      	push	{r7, lr}
 800dbd6:	b088      	sub	sp, #32
 800dbd8:	af00      	add	r7, sp, #0
 800dbda:	60f8      	str	r0, [r7, #12]
 800dbdc:	60b9      	str	r1, [r7, #8]
 800dbde:	603b      	str	r3, [r7, #0]
 800dbe0:	4613      	mov	r3, r2
 800dbe2:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  uint32_t temp_sr_reg;
  uint16_t init_max_data_in_fifo;
  init_max_data_in_fifo = (((uint16_t)(hspi->Init.FifoThreshold >> 5U) + 1U));
 800dbe4:	68fb      	ldr	r3, [r7, #12]
 800dbe6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800dbe8:	095b      	lsrs	r3, r3, #5
 800dbea:	b29b      	uxth	r3, r3
 800dbec:	3301      	adds	r3, #1
 800dbee:	83fb      	strh	r3, [r7, #30]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 800dbf0:	68fb      	ldr	r3, [r7, #12]
 800dbf2:	681b      	ldr	r3, [r3, #0]
 800dbf4:	3330      	adds	r3, #48	; 0x30
 800dbf6:	61bb      	str	r3, [r7, #24]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_RXONLY(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800dbf8:	f7f5 fef4 	bl	80039e4 <HAL_GetTick>
 800dbfc:	6178      	str	r0, [r7, #20]

  if (hspi->State != HAL_SPI_STATE_READY)
 800dbfe:	68fb      	ldr	r3, [r7, #12]
 800dc00:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800dc04:	b2db      	uxtb	r3, r3
 800dc06:	2b01      	cmp	r3, #1
 800dc08:	d001      	beq.n	800dc0e <HAL_SPI_Receive+0x3a>
  {
    return HAL_BUSY;
 800dc0a:	2302      	movs	r3, #2
 800dc0c:	e250      	b.n	800e0b0 <HAL_SPI_Receive+0x4dc>
  }

  if ((pData == NULL) || (Size == 0UL))
 800dc0e:	68bb      	ldr	r3, [r7, #8]
 800dc10:	2b00      	cmp	r3, #0
 800dc12:	d002      	beq.n	800dc1a <HAL_SPI_Receive+0x46>
 800dc14:	88fb      	ldrh	r3, [r7, #6]
 800dc16:	2b00      	cmp	r3, #0
 800dc18:	d101      	bne.n	800dc1e <HAL_SPI_Receive+0x4a>
  {
    return HAL_ERROR;
 800dc1a:	2301      	movs	r3, #1
 800dc1c:	e248      	b.n	800e0b0 <HAL_SPI_Receive+0x4dc>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 800dc1e:	68fb      	ldr	r3, [r7, #12]
 800dc20:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800dc24:	2b01      	cmp	r3, #1
 800dc26:	d101      	bne.n	800dc2c <HAL_SPI_Receive+0x58>
 800dc28:	2302      	movs	r3, #2
 800dc2a:	e241      	b.n	800e0b0 <HAL_SPI_Receive+0x4dc>
 800dc2c:	68fb      	ldr	r3, [r7, #12]
 800dc2e:	2201      	movs	r2, #1
 800dc30:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800dc34:	68fb      	ldr	r3, [r7, #12]
 800dc36:	2204      	movs	r2, #4
 800dc38:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800dc3c:	68fb      	ldr	r3, [r7, #12]
 800dc3e:	2200      	movs	r2, #0
 800dc40:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800dc44:	68fb      	ldr	r3, [r7, #12]
 800dc46:	68ba      	ldr	r2, [r7, #8]
 800dc48:	665a      	str	r2, [r3, #100]	; 0x64
  hspi->RxXferSize  = Size;
 800dc4a:	68fb      	ldr	r3, [r7, #12]
 800dc4c:	88fa      	ldrh	r2, [r7, #6]
 800dc4e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  hspi->RxXferCount = Size;
 800dc52:	68fb      	ldr	r3, [r7, #12]
 800dc54:	88fa      	ldrh	r2, [r7, #6]
 800dc56:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = NULL;
 800dc5a:	68fb      	ldr	r3, [r7, #12]
 800dc5c:	2200      	movs	r2, #0
 800dc5e:	65da      	str	r2, [r3, #92]	; 0x5c
  hspi->TxXferSize  = (uint16_t) 0UL;
 800dc60:	68fb      	ldr	r3, [r7, #12]
 800dc62:	2200      	movs	r2, #0
 800dc64:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
  hspi->TxXferCount = (uint16_t) 0UL;
 800dc68:	68fb      	ldr	r3, [r7, #12]
 800dc6a:	2200      	movs	r2, #0
 800dc6c:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
  hspi->RxISR       = NULL;
 800dc70:	68fb      	ldr	r3, [r7, #12]
 800dc72:	2200      	movs	r2, #0
 800dc74:	671a      	str	r2, [r3, #112]	; 0x70
  hspi->TxISR       = NULL;
 800dc76:	68fb      	ldr	r3, [r7, #12]
 800dc78:	2200      	movs	r2, #0
 800dc7a:	675a      	str	r2, [r3, #116]	; 0x74

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800dc7c:	68fb      	ldr	r3, [r7, #12]
 800dc7e:	689b      	ldr	r3, [r3, #8]
 800dc80:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
 800dc84:	d108      	bne.n	800dc98 <HAL_SPI_Receive+0xc4>
  {
    SPI_1LINE_RX(hspi);
 800dc86:	68fb      	ldr	r3, [r7, #12]
 800dc88:	681b      	ldr	r3, [r3, #0]
 800dc8a:	681a      	ldr	r2, [r3, #0]
 800dc8c:	68fb      	ldr	r3, [r7, #12]
 800dc8e:	681b      	ldr	r3, [r3, #0]
 800dc90:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800dc94:	601a      	str	r2, [r3, #0]
 800dc96:	e009      	b.n	800dcac <HAL_SPI_Receive+0xd8>
  }
  else
  {
    SPI_2LINES_RX(hspi);
 800dc98:	68fb      	ldr	r3, [r7, #12]
 800dc9a:	681b      	ldr	r3, [r3, #0]
 800dc9c:	68db      	ldr	r3, [r3, #12]
 800dc9e:	f423 22c0 	bic.w	r2, r3, #393216	; 0x60000
 800dca2:	68fb      	ldr	r3, [r7, #12]
 800dca4:	681b      	ldr	r3, [r3, #0]
 800dca6:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 800dcaa:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800dcac:	68fb      	ldr	r3, [r7, #12]
 800dcae:	681b      	ldr	r3, [r3, #0]
 800dcb0:	685a      	ldr	r2, [r3, #4]
 800dcb2:	4b95      	ldr	r3, [pc, #596]	; (800df08 <HAL_SPI_Receive+0x334>)
 800dcb4:	4013      	ands	r3, r2
 800dcb6:	88f9      	ldrh	r1, [r7, #6]
 800dcb8:	68fa      	ldr	r2, [r7, #12]
 800dcba:	6812      	ldr	r2, [r2, #0]
 800dcbc:	430b      	orrs	r3, r1
 800dcbe:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 800dcc0:	68fb      	ldr	r3, [r7, #12]
 800dcc2:	681b      	ldr	r3, [r3, #0]
 800dcc4:	681a      	ldr	r2, [r3, #0]
 800dcc6:	68fb      	ldr	r3, [r7, #12]
 800dcc8:	681b      	ldr	r3, [r3, #0]
 800dcca:	f042 0201 	orr.w	r2, r2, #1
 800dcce:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800dcd0:	68fb      	ldr	r3, [r7, #12]
 800dcd2:	685b      	ldr	r3, [r3, #4]
 800dcd4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800dcd8:	d107      	bne.n	800dcea <HAL_SPI_Receive+0x116>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800dcda:	68fb      	ldr	r3, [r7, #12]
 800dcdc:	681b      	ldr	r3, [r3, #0]
 800dcde:	681a      	ldr	r2, [r3, #0]
 800dce0:	68fb      	ldr	r3, [r7, #12]
 800dce2:	681b      	ldr	r3, [r3, #0]
 800dce4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800dce8:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800dcea:	68fb      	ldr	r3, [r7, #12]
 800dcec:	68db      	ldr	r3, [r3, #12]
 800dcee:	2b0f      	cmp	r3, #15
 800dcf0:	d96c      	bls.n	800ddcc <HAL_SPI_Receive+0x1f8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 800dcf2:	e064      	b.n	800ddbe <HAL_SPI_Receive+0x1ea>
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 800dcf4:	68fb      	ldr	r3, [r7, #12]
 800dcf6:	681b      	ldr	r3, [r3, #0]
 800dcf8:	695b      	ldr	r3, [r3, #20]
 800dcfa:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800dcfc:	68fb      	ldr	r3, [r7, #12]
 800dcfe:	681b      	ldr	r3, [r3, #0]
 800dd00:	695b      	ldr	r3, [r3, #20]
 800dd02:	f003 0301 	and.w	r3, r3, #1
 800dd06:	2b01      	cmp	r3, #1
 800dd08:	d114      	bne.n	800dd34 <HAL_SPI_Receive+0x160>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800dd0a:	68fb      	ldr	r3, [r7, #12]
 800dd0c:	681a      	ldr	r2, [r3, #0]
 800dd0e:	68fb      	ldr	r3, [r7, #12]
 800dd10:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800dd12:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800dd14:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 800dd16:	68fb      	ldr	r3, [r7, #12]
 800dd18:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800dd1a:	1d1a      	adds	r2, r3, #4
 800dd1c:	68fb      	ldr	r3, [r7, #12]
 800dd1e:	665a      	str	r2, [r3, #100]	; 0x64
        hspi->RxXferCount--;
 800dd20:	68fb      	ldr	r3, [r7, #12]
 800dd22:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800dd26:	b29b      	uxth	r3, r3
 800dd28:	3b01      	subs	r3, #1
 800dd2a:	b29a      	uxth	r2, r3
 800dd2c:	68fb      	ldr	r3, [r7, #12]
 800dd2e:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 800dd32:	e044      	b.n	800ddbe <HAL_SPI_Receive+0x1ea>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 800dd34:	68fb      	ldr	r3, [r7, #12]
 800dd36:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800dd3a:	b29b      	uxth	r3, r3
 800dd3c:	8bfa      	ldrh	r2, [r7, #30]
 800dd3e:	429a      	cmp	r2, r3
 800dd40:	d919      	bls.n	800dd76 <HAL_SPI_Receive+0x1a2>
 800dd42:	693b      	ldr	r3, [r7, #16]
 800dd44:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800dd48:	2b00      	cmp	r3, #0
 800dd4a:	d014      	beq.n	800dd76 <HAL_SPI_Receive+0x1a2>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800dd4c:	68fb      	ldr	r3, [r7, #12]
 800dd4e:	681a      	ldr	r2, [r3, #0]
 800dd50:	68fb      	ldr	r3, [r7, #12]
 800dd52:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800dd54:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800dd56:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 800dd58:	68fb      	ldr	r3, [r7, #12]
 800dd5a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800dd5c:	1d1a      	adds	r2, r3, #4
 800dd5e:	68fb      	ldr	r3, [r7, #12]
 800dd60:	665a      	str	r2, [r3, #100]	; 0x64
        hspi->RxXferCount--;
 800dd62:	68fb      	ldr	r3, [r7, #12]
 800dd64:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800dd68:	b29b      	uxth	r3, r3
 800dd6a:	3b01      	subs	r3, #1
 800dd6c:	b29a      	uxth	r2, r3
 800dd6e:	68fb      	ldr	r3, [r7, #12]
 800dd70:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 800dd74:	e023      	b.n	800ddbe <HAL_SPI_Receive+0x1ea>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800dd76:	f7f5 fe35 	bl	80039e4 <HAL_GetTick>
 800dd7a:	4602      	mov	r2, r0
 800dd7c:	697b      	ldr	r3, [r7, #20]
 800dd7e:	1ad3      	subs	r3, r2, r3
 800dd80:	683a      	ldr	r2, [r7, #0]
 800dd82:	429a      	cmp	r2, r3
 800dd84:	d803      	bhi.n	800dd8e <HAL_SPI_Receive+0x1ba>
 800dd86:	683b      	ldr	r3, [r7, #0]
 800dd88:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800dd8c:	d102      	bne.n	800dd94 <HAL_SPI_Receive+0x1c0>
 800dd8e:	683b      	ldr	r3, [r7, #0]
 800dd90:	2b00      	cmp	r3, #0
 800dd92:	d114      	bne.n	800ddbe <HAL_SPI_Receive+0x1ea>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800dd94:	68f8      	ldr	r0, [r7, #12]
 800dd96:	f000 f98f 	bl	800e0b8 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800dd9a:	68fb      	ldr	r3, [r7, #12]
 800dd9c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800dda0:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800dda4:	68fb      	ldr	r3, [r7, #12]
 800dda6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800ddaa:	68fb      	ldr	r3, [r7, #12]
 800ddac:	2201      	movs	r2, #1
 800ddae:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800ddb2:	68fb      	ldr	r3, [r7, #12]
 800ddb4:	2200      	movs	r2, #0
 800ddb6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 800ddba:	2303      	movs	r3, #3
 800ddbc:	e178      	b.n	800e0b0 <HAL_SPI_Receive+0x4dc>
    while (hspi->RxXferCount > 0UL)
 800ddbe:	68fb      	ldr	r3, [r7, #12]
 800ddc0:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800ddc4:	b29b      	uxth	r3, r3
 800ddc6:	2b00      	cmp	r3, #0
 800ddc8:	d194      	bne.n	800dcf4 <HAL_SPI_Receive+0x120>
 800ddca:	e15e      	b.n	800e08a <HAL_SPI_Receive+0x4b6>
        }
      }
    }
  }
  /* Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800ddcc:	68fb      	ldr	r3, [r7, #12]
 800ddce:	68db      	ldr	r3, [r3, #12]
 800ddd0:	2b07      	cmp	r3, #7
 800ddd2:	f240 8153 	bls.w	800e07c <HAL_SPI_Receive+0x4a8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 800ddd6:	e08f      	b.n	800def8 <HAL_SPI_Receive+0x324>
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 800ddd8:	68fb      	ldr	r3, [r7, #12]
 800ddda:	681b      	ldr	r3, [r3, #0]
 800dddc:	695b      	ldr	r3, [r3, #20]
 800ddde:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800dde0:	68fb      	ldr	r3, [r7, #12]
 800dde2:	681b      	ldr	r3, [r3, #0]
 800dde4:	695b      	ldr	r3, [r3, #20]
 800dde6:	f003 0301 	and.w	r3, r3, #1
 800ddea:	2b01      	cmp	r3, #1
 800ddec:	d114      	bne.n	800de18 <HAL_SPI_Receive+0x244>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800ddee:	68fb      	ldr	r3, [r7, #12]
 800ddf0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800ddf2:	69ba      	ldr	r2, [r7, #24]
 800ddf4:	8812      	ldrh	r2, [r2, #0]
 800ddf6:	b292      	uxth	r2, r2
 800ddf8:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800ddfa:	68fb      	ldr	r3, [r7, #12]
 800ddfc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800ddfe:	1c9a      	adds	r2, r3, #2
 800de00:	68fb      	ldr	r3, [r7, #12]
 800de02:	665a      	str	r2, [r3, #100]	; 0x64
        hspi->RxXferCount--;
 800de04:	68fb      	ldr	r3, [r7, #12]
 800de06:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800de0a:	b29b      	uxth	r3, r3
 800de0c:	3b01      	subs	r3, #1
 800de0e:	b29a      	uxth	r2, r3
 800de10:	68fb      	ldr	r3, [r7, #12]
 800de12:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 800de16:	e06f      	b.n	800def8 <HAL_SPI_Receive+0x324>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 800de18:	68fb      	ldr	r3, [r7, #12]
 800de1a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800de1e:	b29b      	uxth	r3, r3
 800de20:	8bfa      	ldrh	r2, [r7, #30]
 800de22:	429a      	cmp	r2, r3
 800de24:	d924      	bls.n	800de70 <HAL_SPI_Receive+0x29c>
 800de26:	693b      	ldr	r3, [r7, #16]
 800de28:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800de2c:	2b00      	cmp	r3, #0
 800de2e:	d01f      	beq.n	800de70 <HAL_SPI_Receive+0x29c>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800de30:	68fb      	ldr	r3, [r7, #12]
 800de32:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800de34:	69ba      	ldr	r2, [r7, #24]
 800de36:	8812      	ldrh	r2, [r2, #0]
 800de38:	b292      	uxth	r2, r2
 800de3a:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800de3c:	68fb      	ldr	r3, [r7, #12]
 800de3e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800de40:	1c9a      	adds	r2, r3, #2
 800de42:	68fb      	ldr	r3, [r7, #12]
 800de44:	665a      	str	r2, [r3, #100]	; 0x64
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800de46:	68fb      	ldr	r3, [r7, #12]
 800de48:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800de4a:	69ba      	ldr	r2, [r7, #24]
 800de4c:	8812      	ldrh	r2, [r2, #0]
 800de4e:	b292      	uxth	r2, r2
 800de50:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800de52:	68fb      	ldr	r3, [r7, #12]
 800de54:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800de56:	1c9a      	adds	r2, r3, #2
 800de58:	68fb      	ldr	r3, [r7, #12]
 800de5a:	665a      	str	r2, [r3, #100]	; 0x64
        hspi->RxXferCount -= (uint16_t)2UL;
 800de5c:	68fb      	ldr	r3, [r7, #12]
 800de5e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800de62:	b29b      	uxth	r3, r3
 800de64:	3b02      	subs	r3, #2
 800de66:	b29a      	uxth	r2, r3
 800de68:	68fb      	ldr	r3, [r7, #12]
 800de6a:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 800de6e:	e043      	b.n	800def8 <HAL_SPI_Receive+0x324>
      }
      /* Check RXPLVL flags when RXWNE cannot be reached */
      else if ((hspi->RxXferCount == 1UL) && ((temp_sr_reg & SPI_SR_RXPLVL_0) != 0UL))
 800de70:	68fb      	ldr	r3, [r7, #12]
 800de72:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800de76:	b29b      	uxth	r3, r3
 800de78:	2b01      	cmp	r3, #1
 800de7a:	d119      	bne.n	800deb0 <HAL_SPI_Receive+0x2dc>
 800de7c:	693b      	ldr	r3, [r7, #16]
 800de7e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800de82:	2b00      	cmp	r3, #0
 800de84:	d014      	beq.n	800deb0 <HAL_SPI_Receive+0x2dc>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800de86:	68fb      	ldr	r3, [r7, #12]
 800de88:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800de8a:	69ba      	ldr	r2, [r7, #24]
 800de8c:	8812      	ldrh	r2, [r2, #0]
 800de8e:	b292      	uxth	r2, r2
 800de90:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800de92:	68fb      	ldr	r3, [r7, #12]
 800de94:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800de96:	1c9a      	adds	r2, r3, #2
 800de98:	68fb      	ldr	r3, [r7, #12]
 800de9a:	665a      	str	r2, [r3, #100]	; 0x64
        hspi->RxXferCount--;
 800de9c:	68fb      	ldr	r3, [r7, #12]
 800de9e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800dea2:	b29b      	uxth	r3, r3
 800dea4:	3b01      	subs	r3, #1
 800dea6:	b29a      	uxth	r2, r3
 800dea8:	68fb      	ldr	r3, [r7, #12]
 800deaa:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 800deae:	e023      	b.n	800def8 <HAL_SPI_Receive+0x324>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800deb0:	f7f5 fd98 	bl	80039e4 <HAL_GetTick>
 800deb4:	4602      	mov	r2, r0
 800deb6:	697b      	ldr	r3, [r7, #20]
 800deb8:	1ad3      	subs	r3, r2, r3
 800deba:	683a      	ldr	r2, [r7, #0]
 800debc:	429a      	cmp	r2, r3
 800debe:	d803      	bhi.n	800dec8 <HAL_SPI_Receive+0x2f4>
 800dec0:	683b      	ldr	r3, [r7, #0]
 800dec2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800dec6:	d102      	bne.n	800dece <HAL_SPI_Receive+0x2fa>
 800dec8:	683b      	ldr	r3, [r7, #0]
 800deca:	2b00      	cmp	r3, #0
 800decc:	d114      	bne.n	800def8 <HAL_SPI_Receive+0x324>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800dece:	68f8      	ldr	r0, [r7, #12]
 800ded0:	f000 f8f2 	bl	800e0b8 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800ded4:	68fb      	ldr	r3, [r7, #12]
 800ded6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800deda:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800dede:	68fb      	ldr	r3, [r7, #12]
 800dee0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800dee4:	68fb      	ldr	r3, [r7, #12]
 800dee6:	2201      	movs	r2, #1
 800dee8:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800deec:	68fb      	ldr	r3, [r7, #12]
 800deee:	2200      	movs	r2, #0
 800def0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 800def4:	2303      	movs	r3, #3
 800def6:	e0db      	b.n	800e0b0 <HAL_SPI_Receive+0x4dc>
    while (hspi->RxXferCount > 0UL)
 800def8:	68fb      	ldr	r3, [r7, #12]
 800defa:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800defe:	b29b      	uxth	r3, r3
 800df00:	2b00      	cmp	r3, #0
 800df02:	f47f af69 	bne.w	800ddd8 <HAL_SPI_Receive+0x204>
 800df06:	e0c0      	b.n	800e08a <HAL_SPI_Receive+0x4b6>
 800df08:	ffff0000 	.word	0xffff0000
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 800df0c:	68fb      	ldr	r3, [r7, #12]
 800df0e:	681b      	ldr	r3, [r3, #0]
 800df10:	695b      	ldr	r3, [r3, #20]
 800df12:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800df14:	68fb      	ldr	r3, [r7, #12]
 800df16:	681b      	ldr	r3, [r3, #0]
 800df18:	695b      	ldr	r3, [r3, #20]
 800df1a:	f003 0301 	and.w	r3, r3, #1
 800df1e:	2b01      	cmp	r3, #1
 800df20:	d117      	bne.n	800df52 <HAL_SPI_Receive+0x37e>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800df22:	68fb      	ldr	r3, [r7, #12]
 800df24:	681b      	ldr	r3, [r3, #0]
 800df26:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800df2a:	68fb      	ldr	r3, [r7, #12]
 800df2c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800df2e:	7812      	ldrb	r2, [r2, #0]
 800df30:	b2d2      	uxtb	r2, r2
 800df32:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800df34:	68fb      	ldr	r3, [r7, #12]
 800df36:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800df38:	1c5a      	adds	r2, r3, #1
 800df3a:	68fb      	ldr	r3, [r7, #12]
 800df3c:	665a      	str	r2, [r3, #100]	; 0x64
        hspi->RxXferCount--;
 800df3e:	68fb      	ldr	r3, [r7, #12]
 800df40:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800df44:	b29b      	uxth	r3, r3
 800df46:	3b01      	subs	r3, #1
 800df48:	b29a      	uxth	r2, r3
 800df4a:	68fb      	ldr	r3, [r7, #12]
 800df4c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 800df50:	e094      	b.n	800e07c <HAL_SPI_Receive+0x4a8>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 800df52:	68fb      	ldr	r3, [r7, #12]
 800df54:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800df58:	b29b      	uxth	r3, r3
 800df5a:	8bfa      	ldrh	r2, [r7, #30]
 800df5c:	429a      	cmp	r2, r3
 800df5e:	d946      	bls.n	800dfee <HAL_SPI_Receive+0x41a>
 800df60:	693b      	ldr	r3, [r7, #16]
 800df62:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800df66:	2b00      	cmp	r3, #0
 800df68:	d041      	beq.n	800dfee <HAL_SPI_Receive+0x41a>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800df6a:	68fb      	ldr	r3, [r7, #12]
 800df6c:	681b      	ldr	r3, [r3, #0]
 800df6e:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800df72:	68fb      	ldr	r3, [r7, #12]
 800df74:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800df76:	7812      	ldrb	r2, [r2, #0]
 800df78:	b2d2      	uxtb	r2, r2
 800df7a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800df7c:	68fb      	ldr	r3, [r7, #12]
 800df7e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800df80:	1c5a      	adds	r2, r3, #1
 800df82:	68fb      	ldr	r3, [r7, #12]
 800df84:	665a      	str	r2, [r3, #100]	; 0x64
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800df86:	68fb      	ldr	r3, [r7, #12]
 800df88:	681b      	ldr	r3, [r3, #0]
 800df8a:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800df8e:	68fb      	ldr	r3, [r7, #12]
 800df90:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800df92:	7812      	ldrb	r2, [r2, #0]
 800df94:	b2d2      	uxtb	r2, r2
 800df96:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800df98:	68fb      	ldr	r3, [r7, #12]
 800df9a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800df9c:	1c5a      	adds	r2, r3, #1
 800df9e:	68fb      	ldr	r3, [r7, #12]
 800dfa0:	665a      	str	r2, [r3, #100]	; 0x64
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800dfa2:	68fb      	ldr	r3, [r7, #12]
 800dfa4:	681b      	ldr	r3, [r3, #0]
 800dfa6:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800dfaa:	68fb      	ldr	r3, [r7, #12]
 800dfac:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800dfae:	7812      	ldrb	r2, [r2, #0]
 800dfb0:	b2d2      	uxtb	r2, r2
 800dfb2:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800dfb4:	68fb      	ldr	r3, [r7, #12]
 800dfb6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800dfb8:	1c5a      	adds	r2, r3, #1
 800dfba:	68fb      	ldr	r3, [r7, #12]
 800dfbc:	665a      	str	r2, [r3, #100]	; 0x64
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800dfbe:	68fb      	ldr	r3, [r7, #12]
 800dfc0:	681b      	ldr	r3, [r3, #0]
 800dfc2:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800dfc6:	68fb      	ldr	r3, [r7, #12]
 800dfc8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800dfca:	7812      	ldrb	r2, [r2, #0]
 800dfcc:	b2d2      	uxtb	r2, r2
 800dfce:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800dfd0:	68fb      	ldr	r3, [r7, #12]
 800dfd2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800dfd4:	1c5a      	adds	r2, r3, #1
 800dfd6:	68fb      	ldr	r3, [r7, #12]
 800dfd8:	665a      	str	r2, [r3, #100]	; 0x64
        hspi->RxXferCount -= (uint16_t)4UL;
 800dfda:	68fb      	ldr	r3, [r7, #12]
 800dfdc:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800dfe0:	b29b      	uxth	r3, r3
 800dfe2:	3b04      	subs	r3, #4
 800dfe4:	b29a      	uxth	r2, r3
 800dfe6:	68fb      	ldr	r3, [r7, #12]
 800dfe8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 800dfec:	e046      	b.n	800e07c <HAL_SPI_Receive+0x4a8>
      }
      /* Check RXPLVL flags when RXWNE cannot be reached */
      else if ((hspi->RxXferCount < 4UL) && ((temp_sr_reg & SPI_SR_RXPLVL_Msk) != 0UL))
 800dfee:	68fb      	ldr	r3, [r7, #12]
 800dff0:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800dff4:	b29b      	uxth	r3, r3
 800dff6:	2b03      	cmp	r3, #3
 800dff8:	d81c      	bhi.n	800e034 <HAL_SPI_Receive+0x460>
 800dffa:	693b      	ldr	r3, [r7, #16]
 800dffc:	f403 43c0 	and.w	r3, r3, #24576	; 0x6000
 800e000:	2b00      	cmp	r3, #0
 800e002:	d017      	beq.n	800e034 <HAL_SPI_Receive+0x460>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800e004:	68fb      	ldr	r3, [r7, #12]
 800e006:	681b      	ldr	r3, [r3, #0]
 800e008:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800e00c:	68fb      	ldr	r3, [r7, #12]
 800e00e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e010:	7812      	ldrb	r2, [r2, #0]
 800e012:	b2d2      	uxtb	r2, r2
 800e014:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800e016:	68fb      	ldr	r3, [r7, #12]
 800e018:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e01a:	1c5a      	adds	r2, r3, #1
 800e01c:	68fb      	ldr	r3, [r7, #12]
 800e01e:	665a      	str	r2, [r3, #100]	; 0x64
        hspi->RxXferCount--;
 800e020:	68fb      	ldr	r3, [r7, #12]
 800e022:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800e026:	b29b      	uxth	r3, r3
 800e028:	3b01      	subs	r3, #1
 800e02a:	b29a      	uxth	r2, r3
 800e02c:	68fb      	ldr	r3, [r7, #12]
 800e02e:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 800e032:	e023      	b.n	800e07c <HAL_SPI_Receive+0x4a8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800e034:	f7f5 fcd6 	bl	80039e4 <HAL_GetTick>
 800e038:	4602      	mov	r2, r0
 800e03a:	697b      	ldr	r3, [r7, #20]
 800e03c:	1ad3      	subs	r3, r2, r3
 800e03e:	683a      	ldr	r2, [r7, #0]
 800e040:	429a      	cmp	r2, r3
 800e042:	d803      	bhi.n	800e04c <HAL_SPI_Receive+0x478>
 800e044:	683b      	ldr	r3, [r7, #0]
 800e046:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800e04a:	d102      	bne.n	800e052 <HAL_SPI_Receive+0x47e>
 800e04c:	683b      	ldr	r3, [r7, #0]
 800e04e:	2b00      	cmp	r3, #0
 800e050:	d114      	bne.n	800e07c <HAL_SPI_Receive+0x4a8>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800e052:	68f8      	ldr	r0, [r7, #12]
 800e054:	f000 f830 	bl	800e0b8 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800e058:	68fb      	ldr	r3, [r7, #12]
 800e05a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800e05e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800e062:	68fb      	ldr	r3, [r7, #12]
 800e064:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800e068:	68fb      	ldr	r3, [r7, #12]
 800e06a:	2201      	movs	r2, #1
 800e06c:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800e070:	68fb      	ldr	r3, [r7, #12]
 800e072:	2200      	movs	r2, #0
 800e074:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 800e078:	2303      	movs	r3, #3
 800e07a:	e019      	b.n	800e0b0 <HAL_SPI_Receive+0x4dc>
    while (hspi->RxXferCount > 0UL)
 800e07c:	68fb      	ldr	r3, [r7, #12]
 800e07e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800e082:	b29b      	uxth	r3, r3
 800e084:	2b00      	cmp	r3, #0
 800e086:	f47f af41 	bne.w	800df0c <HAL_SPI_Receive+0x338>
    }
  }
#endif /* USE_SPI_CRC */

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 800e08a:	68f8      	ldr	r0, [r7, #12]
 800e08c:	f000 f814 	bl	800e0b8 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 800e090:	68fb      	ldr	r3, [r7, #12]
 800e092:	2201      	movs	r2, #1
 800e094:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800e098:	68fb      	ldr	r3, [r7, #12]
 800e09a:	2200      	movs	r2, #0
 800e09c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80


  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800e0a0:	68fb      	ldr	r3, [r7, #12]
 800e0a2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800e0a6:	2b00      	cmp	r3, #0
 800e0a8:	d001      	beq.n	800e0ae <HAL_SPI_Receive+0x4da>
  {
    return HAL_ERROR;
 800e0aa:	2301      	movs	r3, #1
 800e0ac:	e000      	b.n	800e0b0 <HAL_SPI_Receive+0x4dc>
  }
  else
  {
    return HAL_OK;
 800e0ae:	2300      	movs	r3, #0
  }
}
 800e0b0:	4618      	mov	r0, r3
 800e0b2:	3720      	adds	r7, #32
 800e0b4:	46bd      	mov	sp, r7
 800e0b6:	bd80      	pop	{r7, pc}

0800e0b8 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 800e0b8:	b480      	push	{r7}
 800e0ba:	b085      	sub	sp, #20
 800e0bc:	af00      	add	r7, sp, #0
 800e0be:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 800e0c0:	687b      	ldr	r3, [r7, #4]
 800e0c2:	681b      	ldr	r3, [r3, #0]
 800e0c4:	695b      	ldr	r3, [r3, #20]
 800e0c6:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 800e0c8:	687b      	ldr	r3, [r7, #4]
 800e0ca:	681b      	ldr	r3, [r3, #0]
 800e0cc:	699a      	ldr	r2, [r3, #24]
 800e0ce:	687b      	ldr	r3, [r7, #4]
 800e0d0:	681b      	ldr	r3, [r3, #0]
 800e0d2:	f042 0208 	orr.w	r2, r2, #8
 800e0d6:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 800e0d8:	687b      	ldr	r3, [r7, #4]
 800e0da:	681b      	ldr	r3, [r3, #0]
 800e0dc:	699a      	ldr	r2, [r3, #24]
 800e0de:	687b      	ldr	r3, [r7, #4]
 800e0e0:	681b      	ldr	r3, [r3, #0]
 800e0e2:	f042 0210 	orr.w	r2, r2, #16
 800e0e6:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800e0e8:	687b      	ldr	r3, [r7, #4]
 800e0ea:	681b      	ldr	r3, [r3, #0]
 800e0ec:	681a      	ldr	r2, [r3, #0]
 800e0ee:	687b      	ldr	r3, [r7, #4]
 800e0f0:	681b      	ldr	r3, [r3, #0]
 800e0f2:	f022 0201 	bic.w	r2, r2, #1
 800e0f6:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 800e0f8:	687b      	ldr	r3, [r7, #4]
 800e0fa:	681b      	ldr	r3, [r3, #0]
 800e0fc:	6919      	ldr	r1, [r3, #16]
 800e0fe:	687b      	ldr	r3, [r7, #4]
 800e100:	681a      	ldr	r2, [r3, #0]
 800e102:	4b3c      	ldr	r3, [pc, #240]	; (800e1f4 <SPI_CloseTransfer+0x13c>)
 800e104:	400b      	ands	r3, r1
 800e106:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 800e108:	687b      	ldr	r3, [r7, #4]
 800e10a:	681b      	ldr	r3, [r3, #0]
 800e10c:	689a      	ldr	r2, [r3, #8]
 800e10e:	687b      	ldr	r3, [r7, #4]
 800e110:	681b      	ldr	r3, [r3, #0]
 800e112:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 800e116:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800e118:	687b      	ldr	r3, [r7, #4]
 800e11a:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800e11e:	b2db      	uxtb	r3, r3
 800e120:	2b04      	cmp	r3, #4
 800e122:	d014      	beq.n	800e14e <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 800e124:	68fb      	ldr	r3, [r7, #12]
 800e126:	f003 0320 	and.w	r3, r3, #32
 800e12a:	2b00      	cmp	r3, #0
 800e12c:	d00f      	beq.n	800e14e <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 800e12e:	687b      	ldr	r3, [r7, #4]
 800e130:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800e134:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800e138:	687b      	ldr	r3, [r7, #4]
 800e13a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 800e13e:	687b      	ldr	r3, [r7, #4]
 800e140:	681b      	ldr	r3, [r3, #0]
 800e142:	699a      	ldr	r2, [r3, #24]
 800e144:	687b      	ldr	r3, [r7, #4]
 800e146:	681b      	ldr	r3, [r3, #0]
 800e148:	f042 0220 	orr.w	r2, r2, #32
 800e14c:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800e14e:	687b      	ldr	r3, [r7, #4]
 800e150:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800e154:	b2db      	uxtb	r3, r3
 800e156:	2b03      	cmp	r3, #3
 800e158:	d014      	beq.n	800e184 <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 800e15a:	68fb      	ldr	r3, [r7, #12]
 800e15c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e160:	2b00      	cmp	r3, #0
 800e162:	d00f      	beq.n	800e184 <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800e164:	687b      	ldr	r3, [r7, #4]
 800e166:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800e16a:	f043 0204 	orr.w	r2, r3, #4
 800e16e:	687b      	ldr	r3, [r7, #4]
 800e170:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800e174:	687b      	ldr	r3, [r7, #4]
 800e176:	681b      	ldr	r3, [r3, #0]
 800e178:	699a      	ldr	r2, [r3, #24]
 800e17a:	687b      	ldr	r3, [r7, #4]
 800e17c:	681b      	ldr	r3, [r3, #0]
 800e17e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800e182:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 800e184:	68fb      	ldr	r3, [r7, #12]
 800e186:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800e18a:	2b00      	cmp	r3, #0
 800e18c:	d00f      	beq.n	800e1ae <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800e18e:	687b      	ldr	r3, [r7, #4]
 800e190:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800e194:	f043 0201 	orr.w	r2, r3, #1
 800e198:	687b      	ldr	r3, [r7, #4]
 800e19a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800e19e:	687b      	ldr	r3, [r7, #4]
 800e1a0:	681b      	ldr	r3, [r3, #0]
 800e1a2:	699a      	ldr	r2, [r3, #24]
 800e1a4:	687b      	ldr	r3, [r7, #4]
 800e1a6:	681b      	ldr	r3, [r3, #0]
 800e1a8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800e1ac:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 800e1ae:	68fb      	ldr	r3, [r7, #12]
 800e1b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800e1b4:	2b00      	cmp	r3, #0
 800e1b6:	d00f      	beq.n	800e1d8 <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800e1b8:	687b      	ldr	r3, [r7, #4]
 800e1ba:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800e1be:	f043 0208 	orr.w	r2, r3, #8
 800e1c2:	687b      	ldr	r3, [r7, #4]
 800e1c4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 800e1c8:	687b      	ldr	r3, [r7, #4]
 800e1ca:	681b      	ldr	r3, [r3, #0]
 800e1cc:	699a      	ldr	r2, [r3, #24]
 800e1ce:	687b      	ldr	r3, [r7, #4]
 800e1d0:	681b      	ldr	r3, [r3, #0]
 800e1d2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800e1d6:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 800e1d8:	687b      	ldr	r3, [r7, #4]
 800e1da:	2200      	movs	r2, #0
 800e1dc:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 800e1e0:	687b      	ldr	r3, [r7, #4]
 800e1e2:	2200      	movs	r2, #0
 800e1e4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
}
 800e1e8:	bf00      	nop
 800e1ea:	3714      	adds	r7, #20
 800e1ec:	46bd      	mov	sp, r7
 800e1ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1f2:	4770      	bx	lr
 800e1f4:	fffffc90 	.word	0xfffffc90

0800e1f8 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 800e1f8:	b480      	push	{r7}
 800e1fa:	b085      	sub	sp, #20
 800e1fc:	af00      	add	r7, sp, #0
 800e1fe:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 800e200:	687b      	ldr	r3, [r7, #4]
 800e202:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e204:	095b      	lsrs	r3, r3, #5
 800e206:	3301      	adds	r3, #1
 800e208:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 800e20a:	687b      	ldr	r3, [r7, #4]
 800e20c:	68db      	ldr	r3, [r3, #12]
 800e20e:	3301      	adds	r3, #1
 800e210:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 800e212:	68bb      	ldr	r3, [r7, #8]
 800e214:	3307      	adds	r3, #7
 800e216:	08db      	lsrs	r3, r3, #3
 800e218:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 800e21a:	68bb      	ldr	r3, [r7, #8]
 800e21c:	68fa      	ldr	r2, [r7, #12]
 800e21e:	fb02 f303 	mul.w	r3, r2, r3
}
 800e222:	4618      	mov	r0, r3
 800e224:	3714      	adds	r7, #20
 800e226:	46bd      	mov	sp, r7
 800e228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e22c:	4770      	bx	lr

0800e22e <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800e22e:	b580      	push	{r7, lr}
 800e230:	b082      	sub	sp, #8
 800e232:	af00      	add	r7, sp, #0
 800e234:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800e236:	687b      	ldr	r3, [r7, #4]
 800e238:	2b00      	cmp	r3, #0
 800e23a:	d101      	bne.n	800e240 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800e23c:	2301      	movs	r3, #1
 800e23e:	e049      	b.n	800e2d4 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800e240:	687b      	ldr	r3, [r7, #4]
 800e242:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800e246:	b2db      	uxtb	r3, r3
 800e248:	2b00      	cmp	r3, #0
 800e24a:	d106      	bne.n	800e25a <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800e24c:	687b      	ldr	r3, [r7, #4]
 800e24e:	2200      	movs	r2, #0
 800e250:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800e254:	6878      	ldr	r0, [r7, #4]
 800e256:	f7f4 ff71 	bl	800313c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800e25a:	687b      	ldr	r3, [r7, #4]
 800e25c:	2202      	movs	r2, #2
 800e25e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800e262:	687b      	ldr	r3, [r7, #4]
 800e264:	681a      	ldr	r2, [r3, #0]
 800e266:	687b      	ldr	r3, [r7, #4]
 800e268:	3304      	adds	r3, #4
 800e26a:	4619      	mov	r1, r3
 800e26c:	4610      	mov	r0, r2
 800e26e:	f000 ff41 	bl	800f0f4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800e272:	687b      	ldr	r3, [r7, #4]
 800e274:	2201      	movs	r2, #1
 800e276:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800e27a:	687b      	ldr	r3, [r7, #4]
 800e27c:	2201      	movs	r2, #1
 800e27e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800e282:	687b      	ldr	r3, [r7, #4]
 800e284:	2201      	movs	r2, #1
 800e286:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800e28a:	687b      	ldr	r3, [r7, #4]
 800e28c:	2201      	movs	r2, #1
 800e28e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800e292:	687b      	ldr	r3, [r7, #4]
 800e294:	2201      	movs	r2, #1
 800e296:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800e29a:	687b      	ldr	r3, [r7, #4]
 800e29c:	2201      	movs	r2, #1
 800e29e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800e2a2:	687b      	ldr	r3, [r7, #4]
 800e2a4:	2201      	movs	r2, #1
 800e2a6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800e2aa:	687b      	ldr	r3, [r7, #4]
 800e2ac:	2201      	movs	r2, #1
 800e2ae:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800e2b2:	687b      	ldr	r3, [r7, #4]
 800e2b4:	2201      	movs	r2, #1
 800e2b6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800e2ba:	687b      	ldr	r3, [r7, #4]
 800e2bc:	2201      	movs	r2, #1
 800e2be:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800e2c2:	687b      	ldr	r3, [r7, #4]
 800e2c4:	2201      	movs	r2, #1
 800e2c6:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800e2ca:	687b      	ldr	r3, [r7, #4]
 800e2cc:	2201      	movs	r2, #1
 800e2ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800e2d2:	2300      	movs	r3, #0
}
 800e2d4:	4618      	mov	r0, r3
 800e2d6:	3708      	adds	r7, #8
 800e2d8:	46bd      	mov	sp, r7
 800e2da:	bd80      	pop	{r7, pc}

0800e2dc <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800e2dc:	b480      	push	{r7}
 800e2de:	b085      	sub	sp, #20
 800e2e0:	af00      	add	r7, sp, #0
 800e2e2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800e2e4:	687b      	ldr	r3, [r7, #4]
 800e2e6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800e2ea:	b2db      	uxtb	r3, r3
 800e2ec:	2b01      	cmp	r3, #1
 800e2ee:	d001      	beq.n	800e2f4 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800e2f0:	2301      	movs	r3, #1
 800e2f2:	e04c      	b.n	800e38e <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800e2f4:	687b      	ldr	r3, [r7, #4]
 800e2f6:	2202      	movs	r2, #2
 800e2f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800e2fc:	687b      	ldr	r3, [r7, #4]
 800e2fe:	681b      	ldr	r3, [r3, #0]
 800e300:	4a26      	ldr	r2, [pc, #152]	; (800e39c <HAL_TIM_Base_Start+0xc0>)
 800e302:	4293      	cmp	r3, r2
 800e304:	d022      	beq.n	800e34c <HAL_TIM_Base_Start+0x70>
 800e306:	687b      	ldr	r3, [r7, #4]
 800e308:	681b      	ldr	r3, [r3, #0]
 800e30a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800e30e:	d01d      	beq.n	800e34c <HAL_TIM_Base_Start+0x70>
 800e310:	687b      	ldr	r3, [r7, #4]
 800e312:	681b      	ldr	r3, [r3, #0]
 800e314:	4a22      	ldr	r2, [pc, #136]	; (800e3a0 <HAL_TIM_Base_Start+0xc4>)
 800e316:	4293      	cmp	r3, r2
 800e318:	d018      	beq.n	800e34c <HAL_TIM_Base_Start+0x70>
 800e31a:	687b      	ldr	r3, [r7, #4]
 800e31c:	681b      	ldr	r3, [r3, #0]
 800e31e:	4a21      	ldr	r2, [pc, #132]	; (800e3a4 <HAL_TIM_Base_Start+0xc8>)
 800e320:	4293      	cmp	r3, r2
 800e322:	d013      	beq.n	800e34c <HAL_TIM_Base_Start+0x70>
 800e324:	687b      	ldr	r3, [r7, #4]
 800e326:	681b      	ldr	r3, [r3, #0]
 800e328:	4a1f      	ldr	r2, [pc, #124]	; (800e3a8 <HAL_TIM_Base_Start+0xcc>)
 800e32a:	4293      	cmp	r3, r2
 800e32c:	d00e      	beq.n	800e34c <HAL_TIM_Base_Start+0x70>
 800e32e:	687b      	ldr	r3, [r7, #4]
 800e330:	681b      	ldr	r3, [r3, #0]
 800e332:	4a1e      	ldr	r2, [pc, #120]	; (800e3ac <HAL_TIM_Base_Start+0xd0>)
 800e334:	4293      	cmp	r3, r2
 800e336:	d009      	beq.n	800e34c <HAL_TIM_Base_Start+0x70>
 800e338:	687b      	ldr	r3, [r7, #4]
 800e33a:	681b      	ldr	r3, [r3, #0]
 800e33c:	4a1c      	ldr	r2, [pc, #112]	; (800e3b0 <HAL_TIM_Base_Start+0xd4>)
 800e33e:	4293      	cmp	r3, r2
 800e340:	d004      	beq.n	800e34c <HAL_TIM_Base_Start+0x70>
 800e342:	687b      	ldr	r3, [r7, #4]
 800e344:	681b      	ldr	r3, [r3, #0]
 800e346:	4a1b      	ldr	r2, [pc, #108]	; (800e3b4 <HAL_TIM_Base_Start+0xd8>)
 800e348:	4293      	cmp	r3, r2
 800e34a:	d115      	bne.n	800e378 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800e34c:	687b      	ldr	r3, [r7, #4]
 800e34e:	681b      	ldr	r3, [r3, #0]
 800e350:	689a      	ldr	r2, [r3, #8]
 800e352:	4b19      	ldr	r3, [pc, #100]	; (800e3b8 <HAL_TIM_Base_Start+0xdc>)
 800e354:	4013      	ands	r3, r2
 800e356:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e358:	68fb      	ldr	r3, [r7, #12]
 800e35a:	2b06      	cmp	r3, #6
 800e35c:	d015      	beq.n	800e38a <HAL_TIM_Base_Start+0xae>
 800e35e:	68fb      	ldr	r3, [r7, #12]
 800e360:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800e364:	d011      	beq.n	800e38a <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 800e366:	687b      	ldr	r3, [r7, #4]
 800e368:	681b      	ldr	r3, [r3, #0]
 800e36a:	681a      	ldr	r2, [r3, #0]
 800e36c:	687b      	ldr	r3, [r7, #4]
 800e36e:	681b      	ldr	r3, [r3, #0]
 800e370:	f042 0201 	orr.w	r2, r2, #1
 800e374:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e376:	e008      	b.n	800e38a <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800e378:	687b      	ldr	r3, [r7, #4]
 800e37a:	681b      	ldr	r3, [r3, #0]
 800e37c:	681a      	ldr	r2, [r3, #0]
 800e37e:	687b      	ldr	r3, [r7, #4]
 800e380:	681b      	ldr	r3, [r3, #0]
 800e382:	f042 0201 	orr.w	r2, r2, #1
 800e386:	601a      	str	r2, [r3, #0]
 800e388:	e000      	b.n	800e38c <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e38a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800e38c:	2300      	movs	r3, #0
}
 800e38e:	4618      	mov	r0, r3
 800e390:	3714      	adds	r7, #20
 800e392:	46bd      	mov	sp, r7
 800e394:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e398:	4770      	bx	lr
 800e39a:	bf00      	nop
 800e39c:	40010000 	.word	0x40010000
 800e3a0:	40000400 	.word	0x40000400
 800e3a4:	40000800 	.word	0x40000800
 800e3a8:	40000c00 	.word	0x40000c00
 800e3ac:	40010400 	.word	0x40010400
 800e3b0:	40001800 	.word	0x40001800
 800e3b4:	40014000 	.word	0x40014000
 800e3b8:	00010007 	.word	0x00010007

0800e3bc <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 800e3bc:	b480      	push	{r7}
 800e3be:	b083      	sub	sp, #12
 800e3c0:	af00      	add	r7, sp, #0
 800e3c2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800e3c4:	687b      	ldr	r3, [r7, #4]
 800e3c6:	681b      	ldr	r3, [r3, #0]
 800e3c8:	6a1a      	ldr	r2, [r3, #32]
 800e3ca:	f241 1311 	movw	r3, #4369	; 0x1111
 800e3ce:	4013      	ands	r3, r2
 800e3d0:	2b00      	cmp	r3, #0
 800e3d2:	d10f      	bne.n	800e3f4 <HAL_TIM_Base_Stop+0x38>
 800e3d4:	687b      	ldr	r3, [r7, #4]
 800e3d6:	681b      	ldr	r3, [r3, #0]
 800e3d8:	6a1a      	ldr	r2, [r3, #32]
 800e3da:	f240 4344 	movw	r3, #1092	; 0x444
 800e3de:	4013      	ands	r3, r2
 800e3e0:	2b00      	cmp	r3, #0
 800e3e2:	d107      	bne.n	800e3f4 <HAL_TIM_Base_Stop+0x38>
 800e3e4:	687b      	ldr	r3, [r7, #4]
 800e3e6:	681b      	ldr	r3, [r3, #0]
 800e3e8:	681a      	ldr	r2, [r3, #0]
 800e3ea:	687b      	ldr	r3, [r7, #4]
 800e3ec:	681b      	ldr	r3, [r3, #0]
 800e3ee:	f022 0201 	bic.w	r2, r2, #1
 800e3f2:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800e3f4:	687b      	ldr	r3, [r7, #4]
 800e3f6:	2201      	movs	r2, #1
 800e3f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 800e3fc:	2300      	movs	r3, #0
}
 800e3fe:	4618      	mov	r0, r3
 800e400:	370c      	adds	r7, #12
 800e402:	46bd      	mov	sp, r7
 800e404:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e408:	4770      	bx	lr
	...

0800e40c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800e40c:	b480      	push	{r7}
 800e40e:	b085      	sub	sp, #20
 800e410:	af00      	add	r7, sp, #0
 800e412:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800e414:	687b      	ldr	r3, [r7, #4]
 800e416:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800e41a:	b2db      	uxtb	r3, r3
 800e41c:	2b01      	cmp	r3, #1
 800e41e:	d001      	beq.n	800e424 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800e420:	2301      	movs	r3, #1
 800e422:	e054      	b.n	800e4ce <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800e424:	687b      	ldr	r3, [r7, #4]
 800e426:	2202      	movs	r2, #2
 800e428:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800e42c:	687b      	ldr	r3, [r7, #4]
 800e42e:	681b      	ldr	r3, [r3, #0]
 800e430:	68da      	ldr	r2, [r3, #12]
 800e432:	687b      	ldr	r3, [r7, #4]
 800e434:	681b      	ldr	r3, [r3, #0]
 800e436:	f042 0201 	orr.w	r2, r2, #1
 800e43a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800e43c:	687b      	ldr	r3, [r7, #4]
 800e43e:	681b      	ldr	r3, [r3, #0]
 800e440:	4a26      	ldr	r2, [pc, #152]	; (800e4dc <HAL_TIM_Base_Start_IT+0xd0>)
 800e442:	4293      	cmp	r3, r2
 800e444:	d022      	beq.n	800e48c <HAL_TIM_Base_Start_IT+0x80>
 800e446:	687b      	ldr	r3, [r7, #4]
 800e448:	681b      	ldr	r3, [r3, #0]
 800e44a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800e44e:	d01d      	beq.n	800e48c <HAL_TIM_Base_Start_IT+0x80>
 800e450:	687b      	ldr	r3, [r7, #4]
 800e452:	681b      	ldr	r3, [r3, #0]
 800e454:	4a22      	ldr	r2, [pc, #136]	; (800e4e0 <HAL_TIM_Base_Start_IT+0xd4>)
 800e456:	4293      	cmp	r3, r2
 800e458:	d018      	beq.n	800e48c <HAL_TIM_Base_Start_IT+0x80>
 800e45a:	687b      	ldr	r3, [r7, #4]
 800e45c:	681b      	ldr	r3, [r3, #0]
 800e45e:	4a21      	ldr	r2, [pc, #132]	; (800e4e4 <HAL_TIM_Base_Start_IT+0xd8>)
 800e460:	4293      	cmp	r3, r2
 800e462:	d013      	beq.n	800e48c <HAL_TIM_Base_Start_IT+0x80>
 800e464:	687b      	ldr	r3, [r7, #4]
 800e466:	681b      	ldr	r3, [r3, #0]
 800e468:	4a1f      	ldr	r2, [pc, #124]	; (800e4e8 <HAL_TIM_Base_Start_IT+0xdc>)
 800e46a:	4293      	cmp	r3, r2
 800e46c:	d00e      	beq.n	800e48c <HAL_TIM_Base_Start_IT+0x80>
 800e46e:	687b      	ldr	r3, [r7, #4]
 800e470:	681b      	ldr	r3, [r3, #0]
 800e472:	4a1e      	ldr	r2, [pc, #120]	; (800e4ec <HAL_TIM_Base_Start_IT+0xe0>)
 800e474:	4293      	cmp	r3, r2
 800e476:	d009      	beq.n	800e48c <HAL_TIM_Base_Start_IT+0x80>
 800e478:	687b      	ldr	r3, [r7, #4]
 800e47a:	681b      	ldr	r3, [r3, #0]
 800e47c:	4a1c      	ldr	r2, [pc, #112]	; (800e4f0 <HAL_TIM_Base_Start_IT+0xe4>)
 800e47e:	4293      	cmp	r3, r2
 800e480:	d004      	beq.n	800e48c <HAL_TIM_Base_Start_IT+0x80>
 800e482:	687b      	ldr	r3, [r7, #4]
 800e484:	681b      	ldr	r3, [r3, #0]
 800e486:	4a1b      	ldr	r2, [pc, #108]	; (800e4f4 <HAL_TIM_Base_Start_IT+0xe8>)
 800e488:	4293      	cmp	r3, r2
 800e48a:	d115      	bne.n	800e4b8 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800e48c:	687b      	ldr	r3, [r7, #4]
 800e48e:	681b      	ldr	r3, [r3, #0]
 800e490:	689a      	ldr	r2, [r3, #8]
 800e492:	4b19      	ldr	r3, [pc, #100]	; (800e4f8 <HAL_TIM_Base_Start_IT+0xec>)
 800e494:	4013      	ands	r3, r2
 800e496:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e498:	68fb      	ldr	r3, [r7, #12]
 800e49a:	2b06      	cmp	r3, #6
 800e49c:	d015      	beq.n	800e4ca <HAL_TIM_Base_Start_IT+0xbe>
 800e49e:	68fb      	ldr	r3, [r7, #12]
 800e4a0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800e4a4:	d011      	beq.n	800e4ca <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800e4a6:	687b      	ldr	r3, [r7, #4]
 800e4a8:	681b      	ldr	r3, [r3, #0]
 800e4aa:	681a      	ldr	r2, [r3, #0]
 800e4ac:	687b      	ldr	r3, [r7, #4]
 800e4ae:	681b      	ldr	r3, [r3, #0]
 800e4b0:	f042 0201 	orr.w	r2, r2, #1
 800e4b4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e4b6:	e008      	b.n	800e4ca <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800e4b8:	687b      	ldr	r3, [r7, #4]
 800e4ba:	681b      	ldr	r3, [r3, #0]
 800e4bc:	681a      	ldr	r2, [r3, #0]
 800e4be:	687b      	ldr	r3, [r7, #4]
 800e4c0:	681b      	ldr	r3, [r3, #0]
 800e4c2:	f042 0201 	orr.w	r2, r2, #1
 800e4c6:	601a      	str	r2, [r3, #0]
 800e4c8:	e000      	b.n	800e4cc <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e4ca:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800e4cc:	2300      	movs	r3, #0
}
 800e4ce:	4618      	mov	r0, r3
 800e4d0:	3714      	adds	r7, #20
 800e4d2:	46bd      	mov	sp, r7
 800e4d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e4d8:	4770      	bx	lr
 800e4da:	bf00      	nop
 800e4dc:	40010000 	.word	0x40010000
 800e4e0:	40000400 	.word	0x40000400
 800e4e4:	40000800 	.word	0x40000800
 800e4e8:	40000c00 	.word	0x40000c00
 800e4ec:	40010400 	.word	0x40010400
 800e4f0:	40001800 	.word	0x40001800
 800e4f4:	40014000 	.word	0x40014000
 800e4f8:	00010007 	.word	0x00010007

0800e4fc <HAL_TIM_OC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800e4fc:	b580      	push	{r7, lr}
 800e4fe:	b084      	sub	sp, #16
 800e500:	af00      	add	r7, sp, #0
 800e502:	6078      	str	r0, [r7, #4]
 800e504:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800e506:	2300      	movs	r3, #0
 800e508:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800e50a:	683b      	ldr	r3, [r7, #0]
 800e50c:	2b00      	cmp	r3, #0
 800e50e:	d109      	bne.n	800e524 <HAL_TIM_OC_Start_IT+0x28>
 800e510:	687b      	ldr	r3, [r7, #4]
 800e512:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800e516:	b2db      	uxtb	r3, r3
 800e518:	2b01      	cmp	r3, #1
 800e51a:	bf14      	ite	ne
 800e51c:	2301      	movne	r3, #1
 800e51e:	2300      	moveq	r3, #0
 800e520:	b2db      	uxtb	r3, r3
 800e522:	e03c      	b.n	800e59e <HAL_TIM_OC_Start_IT+0xa2>
 800e524:	683b      	ldr	r3, [r7, #0]
 800e526:	2b04      	cmp	r3, #4
 800e528:	d109      	bne.n	800e53e <HAL_TIM_OC_Start_IT+0x42>
 800e52a:	687b      	ldr	r3, [r7, #4]
 800e52c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800e530:	b2db      	uxtb	r3, r3
 800e532:	2b01      	cmp	r3, #1
 800e534:	bf14      	ite	ne
 800e536:	2301      	movne	r3, #1
 800e538:	2300      	moveq	r3, #0
 800e53a:	b2db      	uxtb	r3, r3
 800e53c:	e02f      	b.n	800e59e <HAL_TIM_OC_Start_IT+0xa2>
 800e53e:	683b      	ldr	r3, [r7, #0]
 800e540:	2b08      	cmp	r3, #8
 800e542:	d109      	bne.n	800e558 <HAL_TIM_OC_Start_IT+0x5c>
 800e544:	687b      	ldr	r3, [r7, #4]
 800e546:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800e54a:	b2db      	uxtb	r3, r3
 800e54c:	2b01      	cmp	r3, #1
 800e54e:	bf14      	ite	ne
 800e550:	2301      	movne	r3, #1
 800e552:	2300      	moveq	r3, #0
 800e554:	b2db      	uxtb	r3, r3
 800e556:	e022      	b.n	800e59e <HAL_TIM_OC_Start_IT+0xa2>
 800e558:	683b      	ldr	r3, [r7, #0]
 800e55a:	2b0c      	cmp	r3, #12
 800e55c:	d109      	bne.n	800e572 <HAL_TIM_OC_Start_IT+0x76>
 800e55e:	687b      	ldr	r3, [r7, #4]
 800e560:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800e564:	b2db      	uxtb	r3, r3
 800e566:	2b01      	cmp	r3, #1
 800e568:	bf14      	ite	ne
 800e56a:	2301      	movne	r3, #1
 800e56c:	2300      	moveq	r3, #0
 800e56e:	b2db      	uxtb	r3, r3
 800e570:	e015      	b.n	800e59e <HAL_TIM_OC_Start_IT+0xa2>
 800e572:	683b      	ldr	r3, [r7, #0]
 800e574:	2b10      	cmp	r3, #16
 800e576:	d109      	bne.n	800e58c <HAL_TIM_OC_Start_IT+0x90>
 800e578:	687b      	ldr	r3, [r7, #4]
 800e57a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800e57e:	b2db      	uxtb	r3, r3
 800e580:	2b01      	cmp	r3, #1
 800e582:	bf14      	ite	ne
 800e584:	2301      	movne	r3, #1
 800e586:	2300      	moveq	r3, #0
 800e588:	b2db      	uxtb	r3, r3
 800e58a:	e008      	b.n	800e59e <HAL_TIM_OC_Start_IT+0xa2>
 800e58c:	687b      	ldr	r3, [r7, #4]
 800e58e:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800e592:	b2db      	uxtb	r3, r3
 800e594:	2b01      	cmp	r3, #1
 800e596:	bf14      	ite	ne
 800e598:	2301      	movne	r3, #1
 800e59a:	2300      	moveq	r3, #0
 800e59c:	b2db      	uxtb	r3, r3
 800e59e:	2b00      	cmp	r3, #0
 800e5a0:	d001      	beq.n	800e5a6 <HAL_TIM_OC_Start_IT+0xaa>
  {
    return HAL_ERROR;
 800e5a2:	2301      	movs	r3, #1
 800e5a4:	e0ec      	b.n	800e780 <HAL_TIM_OC_Start_IT+0x284>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800e5a6:	683b      	ldr	r3, [r7, #0]
 800e5a8:	2b00      	cmp	r3, #0
 800e5aa:	d104      	bne.n	800e5b6 <HAL_TIM_OC_Start_IT+0xba>
 800e5ac:	687b      	ldr	r3, [r7, #4]
 800e5ae:	2202      	movs	r2, #2
 800e5b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800e5b4:	e023      	b.n	800e5fe <HAL_TIM_OC_Start_IT+0x102>
 800e5b6:	683b      	ldr	r3, [r7, #0]
 800e5b8:	2b04      	cmp	r3, #4
 800e5ba:	d104      	bne.n	800e5c6 <HAL_TIM_OC_Start_IT+0xca>
 800e5bc:	687b      	ldr	r3, [r7, #4]
 800e5be:	2202      	movs	r2, #2
 800e5c0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800e5c4:	e01b      	b.n	800e5fe <HAL_TIM_OC_Start_IT+0x102>
 800e5c6:	683b      	ldr	r3, [r7, #0]
 800e5c8:	2b08      	cmp	r3, #8
 800e5ca:	d104      	bne.n	800e5d6 <HAL_TIM_OC_Start_IT+0xda>
 800e5cc:	687b      	ldr	r3, [r7, #4]
 800e5ce:	2202      	movs	r2, #2
 800e5d0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800e5d4:	e013      	b.n	800e5fe <HAL_TIM_OC_Start_IT+0x102>
 800e5d6:	683b      	ldr	r3, [r7, #0]
 800e5d8:	2b0c      	cmp	r3, #12
 800e5da:	d104      	bne.n	800e5e6 <HAL_TIM_OC_Start_IT+0xea>
 800e5dc:	687b      	ldr	r3, [r7, #4]
 800e5de:	2202      	movs	r2, #2
 800e5e0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800e5e4:	e00b      	b.n	800e5fe <HAL_TIM_OC_Start_IT+0x102>
 800e5e6:	683b      	ldr	r3, [r7, #0]
 800e5e8:	2b10      	cmp	r3, #16
 800e5ea:	d104      	bne.n	800e5f6 <HAL_TIM_OC_Start_IT+0xfa>
 800e5ec:	687b      	ldr	r3, [r7, #4]
 800e5ee:	2202      	movs	r2, #2
 800e5f0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800e5f4:	e003      	b.n	800e5fe <HAL_TIM_OC_Start_IT+0x102>
 800e5f6:	687b      	ldr	r3, [r7, #4]
 800e5f8:	2202      	movs	r2, #2
 800e5fa:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  switch (Channel)
 800e5fe:	683b      	ldr	r3, [r7, #0]
 800e600:	2b0c      	cmp	r3, #12
 800e602:	d841      	bhi.n	800e688 <HAL_TIM_OC_Start_IT+0x18c>
 800e604:	a201      	add	r2, pc, #4	; (adr r2, 800e60c <HAL_TIM_OC_Start_IT+0x110>)
 800e606:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e60a:	bf00      	nop
 800e60c:	0800e641 	.word	0x0800e641
 800e610:	0800e689 	.word	0x0800e689
 800e614:	0800e689 	.word	0x0800e689
 800e618:	0800e689 	.word	0x0800e689
 800e61c:	0800e653 	.word	0x0800e653
 800e620:	0800e689 	.word	0x0800e689
 800e624:	0800e689 	.word	0x0800e689
 800e628:	0800e689 	.word	0x0800e689
 800e62c:	0800e665 	.word	0x0800e665
 800e630:	0800e689 	.word	0x0800e689
 800e634:	0800e689 	.word	0x0800e689
 800e638:	0800e689 	.word	0x0800e689
 800e63c:	0800e677 	.word	0x0800e677
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800e640:	687b      	ldr	r3, [r7, #4]
 800e642:	681b      	ldr	r3, [r3, #0]
 800e644:	68da      	ldr	r2, [r3, #12]
 800e646:	687b      	ldr	r3, [r7, #4]
 800e648:	681b      	ldr	r3, [r3, #0]
 800e64a:	f042 0202 	orr.w	r2, r2, #2
 800e64e:	60da      	str	r2, [r3, #12]
      break;
 800e650:	e01d      	b.n	800e68e <HAL_TIM_OC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800e652:	687b      	ldr	r3, [r7, #4]
 800e654:	681b      	ldr	r3, [r3, #0]
 800e656:	68da      	ldr	r2, [r3, #12]
 800e658:	687b      	ldr	r3, [r7, #4]
 800e65a:	681b      	ldr	r3, [r3, #0]
 800e65c:	f042 0204 	orr.w	r2, r2, #4
 800e660:	60da      	str	r2, [r3, #12]
      break;
 800e662:	e014      	b.n	800e68e <HAL_TIM_OC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800e664:	687b      	ldr	r3, [r7, #4]
 800e666:	681b      	ldr	r3, [r3, #0]
 800e668:	68da      	ldr	r2, [r3, #12]
 800e66a:	687b      	ldr	r3, [r7, #4]
 800e66c:	681b      	ldr	r3, [r3, #0]
 800e66e:	f042 0208 	orr.w	r2, r2, #8
 800e672:	60da      	str	r2, [r3, #12]
      break;
 800e674:	e00b      	b.n	800e68e <HAL_TIM_OC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800e676:	687b      	ldr	r3, [r7, #4]
 800e678:	681b      	ldr	r3, [r3, #0]
 800e67a:	68da      	ldr	r2, [r3, #12]
 800e67c:	687b      	ldr	r3, [r7, #4]
 800e67e:	681b      	ldr	r3, [r3, #0]
 800e680:	f042 0210 	orr.w	r2, r2, #16
 800e684:	60da      	str	r2, [r3, #12]
      break;
 800e686:	e002      	b.n	800e68e <HAL_TIM_OC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 800e688:	2301      	movs	r3, #1
 800e68a:	73fb      	strb	r3, [r7, #15]
      break;
 800e68c:	bf00      	nop
  }

  if (status == HAL_OK)
 800e68e:	7bfb      	ldrb	r3, [r7, #15]
 800e690:	2b00      	cmp	r3, #0
 800e692:	d174      	bne.n	800e77e <HAL_TIM_OC_Start_IT+0x282>
  {
    /* Enable the Output compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800e694:	687b      	ldr	r3, [r7, #4]
 800e696:	681b      	ldr	r3, [r3, #0]
 800e698:	2201      	movs	r2, #1
 800e69a:	6839      	ldr	r1, [r7, #0]
 800e69c:	4618      	mov	r0, r3
 800e69e:	f001 f943 	bl	800f928 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800e6a2:	687b      	ldr	r3, [r7, #4]
 800e6a4:	681b      	ldr	r3, [r3, #0]
 800e6a6:	4a38      	ldr	r2, [pc, #224]	; (800e788 <HAL_TIM_OC_Start_IT+0x28c>)
 800e6a8:	4293      	cmp	r3, r2
 800e6aa:	d013      	beq.n	800e6d4 <HAL_TIM_OC_Start_IT+0x1d8>
 800e6ac:	687b      	ldr	r3, [r7, #4]
 800e6ae:	681b      	ldr	r3, [r3, #0]
 800e6b0:	4a36      	ldr	r2, [pc, #216]	; (800e78c <HAL_TIM_OC_Start_IT+0x290>)
 800e6b2:	4293      	cmp	r3, r2
 800e6b4:	d00e      	beq.n	800e6d4 <HAL_TIM_OC_Start_IT+0x1d8>
 800e6b6:	687b      	ldr	r3, [r7, #4]
 800e6b8:	681b      	ldr	r3, [r3, #0]
 800e6ba:	4a35      	ldr	r2, [pc, #212]	; (800e790 <HAL_TIM_OC_Start_IT+0x294>)
 800e6bc:	4293      	cmp	r3, r2
 800e6be:	d009      	beq.n	800e6d4 <HAL_TIM_OC_Start_IT+0x1d8>
 800e6c0:	687b      	ldr	r3, [r7, #4]
 800e6c2:	681b      	ldr	r3, [r3, #0]
 800e6c4:	4a33      	ldr	r2, [pc, #204]	; (800e794 <HAL_TIM_OC_Start_IT+0x298>)
 800e6c6:	4293      	cmp	r3, r2
 800e6c8:	d004      	beq.n	800e6d4 <HAL_TIM_OC_Start_IT+0x1d8>
 800e6ca:	687b      	ldr	r3, [r7, #4]
 800e6cc:	681b      	ldr	r3, [r3, #0]
 800e6ce:	4a32      	ldr	r2, [pc, #200]	; (800e798 <HAL_TIM_OC_Start_IT+0x29c>)
 800e6d0:	4293      	cmp	r3, r2
 800e6d2:	d101      	bne.n	800e6d8 <HAL_TIM_OC_Start_IT+0x1dc>
 800e6d4:	2301      	movs	r3, #1
 800e6d6:	e000      	b.n	800e6da <HAL_TIM_OC_Start_IT+0x1de>
 800e6d8:	2300      	movs	r3, #0
 800e6da:	2b00      	cmp	r3, #0
 800e6dc:	d007      	beq.n	800e6ee <HAL_TIM_OC_Start_IT+0x1f2>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 800e6de:	687b      	ldr	r3, [r7, #4]
 800e6e0:	681b      	ldr	r3, [r3, #0]
 800e6e2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800e6e4:	687b      	ldr	r3, [r7, #4]
 800e6e6:	681b      	ldr	r3, [r3, #0]
 800e6e8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800e6ec:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800e6ee:	687b      	ldr	r3, [r7, #4]
 800e6f0:	681b      	ldr	r3, [r3, #0]
 800e6f2:	4a25      	ldr	r2, [pc, #148]	; (800e788 <HAL_TIM_OC_Start_IT+0x28c>)
 800e6f4:	4293      	cmp	r3, r2
 800e6f6:	d022      	beq.n	800e73e <HAL_TIM_OC_Start_IT+0x242>
 800e6f8:	687b      	ldr	r3, [r7, #4]
 800e6fa:	681b      	ldr	r3, [r3, #0]
 800e6fc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800e700:	d01d      	beq.n	800e73e <HAL_TIM_OC_Start_IT+0x242>
 800e702:	687b      	ldr	r3, [r7, #4]
 800e704:	681b      	ldr	r3, [r3, #0]
 800e706:	4a25      	ldr	r2, [pc, #148]	; (800e79c <HAL_TIM_OC_Start_IT+0x2a0>)
 800e708:	4293      	cmp	r3, r2
 800e70a:	d018      	beq.n	800e73e <HAL_TIM_OC_Start_IT+0x242>
 800e70c:	687b      	ldr	r3, [r7, #4]
 800e70e:	681b      	ldr	r3, [r3, #0]
 800e710:	4a23      	ldr	r2, [pc, #140]	; (800e7a0 <HAL_TIM_OC_Start_IT+0x2a4>)
 800e712:	4293      	cmp	r3, r2
 800e714:	d013      	beq.n	800e73e <HAL_TIM_OC_Start_IT+0x242>
 800e716:	687b      	ldr	r3, [r7, #4]
 800e718:	681b      	ldr	r3, [r3, #0]
 800e71a:	4a22      	ldr	r2, [pc, #136]	; (800e7a4 <HAL_TIM_OC_Start_IT+0x2a8>)
 800e71c:	4293      	cmp	r3, r2
 800e71e:	d00e      	beq.n	800e73e <HAL_TIM_OC_Start_IT+0x242>
 800e720:	687b      	ldr	r3, [r7, #4]
 800e722:	681b      	ldr	r3, [r3, #0]
 800e724:	4a19      	ldr	r2, [pc, #100]	; (800e78c <HAL_TIM_OC_Start_IT+0x290>)
 800e726:	4293      	cmp	r3, r2
 800e728:	d009      	beq.n	800e73e <HAL_TIM_OC_Start_IT+0x242>
 800e72a:	687b      	ldr	r3, [r7, #4]
 800e72c:	681b      	ldr	r3, [r3, #0]
 800e72e:	4a1e      	ldr	r2, [pc, #120]	; (800e7a8 <HAL_TIM_OC_Start_IT+0x2ac>)
 800e730:	4293      	cmp	r3, r2
 800e732:	d004      	beq.n	800e73e <HAL_TIM_OC_Start_IT+0x242>
 800e734:	687b      	ldr	r3, [r7, #4]
 800e736:	681b      	ldr	r3, [r3, #0]
 800e738:	4a15      	ldr	r2, [pc, #84]	; (800e790 <HAL_TIM_OC_Start_IT+0x294>)
 800e73a:	4293      	cmp	r3, r2
 800e73c:	d115      	bne.n	800e76a <HAL_TIM_OC_Start_IT+0x26e>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800e73e:	687b      	ldr	r3, [r7, #4]
 800e740:	681b      	ldr	r3, [r3, #0]
 800e742:	689a      	ldr	r2, [r3, #8]
 800e744:	4b19      	ldr	r3, [pc, #100]	; (800e7ac <HAL_TIM_OC_Start_IT+0x2b0>)
 800e746:	4013      	ands	r3, r2
 800e748:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e74a:	68bb      	ldr	r3, [r7, #8]
 800e74c:	2b06      	cmp	r3, #6
 800e74e:	d015      	beq.n	800e77c <HAL_TIM_OC_Start_IT+0x280>
 800e750:	68bb      	ldr	r3, [r7, #8]
 800e752:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800e756:	d011      	beq.n	800e77c <HAL_TIM_OC_Start_IT+0x280>
      {
        __HAL_TIM_ENABLE(htim);
 800e758:	687b      	ldr	r3, [r7, #4]
 800e75a:	681b      	ldr	r3, [r3, #0]
 800e75c:	681a      	ldr	r2, [r3, #0]
 800e75e:	687b      	ldr	r3, [r7, #4]
 800e760:	681b      	ldr	r3, [r3, #0]
 800e762:	f042 0201 	orr.w	r2, r2, #1
 800e766:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e768:	e008      	b.n	800e77c <HAL_TIM_OC_Start_IT+0x280>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800e76a:	687b      	ldr	r3, [r7, #4]
 800e76c:	681b      	ldr	r3, [r3, #0]
 800e76e:	681a      	ldr	r2, [r3, #0]
 800e770:	687b      	ldr	r3, [r7, #4]
 800e772:	681b      	ldr	r3, [r3, #0]
 800e774:	f042 0201 	orr.w	r2, r2, #1
 800e778:	601a      	str	r2, [r3, #0]
 800e77a:	e000      	b.n	800e77e <HAL_TIM_OC_Start_IT+0x282>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e77c:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 800e77e:	7bfb      	ldrb	r3, [r7, #15]
}
 800e780:	4618      	mov	r0, r3
 800e782:	3710      	adds	r7, #16
 800e784:	46bd      	mov	sp, r7
 800e786:	bd80      	pop	{r7, pc}
 800e788:	40010000 	.word	0x40010000
 800e78c:	40010400 	.word	0x40010400
 800e790:	40014000 	.word	0x40014000
 800e794:	40014400 	.word	0x40014400
 800e798:	40014800 	.word	0x40014800
 800e79c:	40000400 	.word	0x40000400
 800e7a0:	40000800 	.word	0x40000800
 800e7a4:	40000c00 	.word	0x40000c00
 800e7a8:	40001800 	.word	0x40001800
 800e7ac:	00010007 	.word	0x00010007

0800e7b0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800e7b0:	b580      	push	{r7, lr}
 800e7b2:	b082      	sub	sp, #8
 800e7b4:	af00      	add	r7, sp, #0
 800e7b6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800e7b8:	687b      	ldr	r3, [r7, #4]
 800e7ba:	2b00      	cmp	r3, #0
 800e7bc:	d101      	bne.n	800e7c2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800e7be:	2301      	movs	r3, #1
 800e7c0:	e049      	b.n	800e856 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800e7c2:	687b      	ldr	r3, [r7, #4]
 800e7c4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800e7c8:	b2db      	uxtb	r3, r3
 800e7ca:	2b00      	cmp	r3, #0
 800e7cc:	d106      	bne.n	800e7dc <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800e7ce:	687b      	ldr	r3, [r7, #4]
 800e7d0:	2200      	movs	r2, #0
 800e7d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800e7d6:	6878      	ldr	r0, [r7, #4]
 800e7d8:	f000 f841 	bl	800e85e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800e7dc:	687b      	ldr	r3, [r7, #4]
 800e7de:	2202      	movs	r2, #2
 800e7e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800e7e4:	687b      	ldr	r3, [r7, #4]
 800e7e6:	681a      	ldr	r2, [r3, #0]
 800e7e8:	687b      	ldr	r3, [r7, #4]
 800e7ea:	3304      	adds	r3, #4
 800e7ec:	4619      	mov	r1, r3
 800e7ee:	4610      	mov	r0, r2
 800e7f0:	f000 fc80 	bl	800f0f4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800e7f4:	687b      	ldr	r3, [r7, #4]
 800e7f6:	2201      	movs	r2, #1
 800e7f8:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800e7fc:	687b      	ldr	r3, [r7, #4]
 800e7fe:	2201      	movs	r2, #1
 800e800:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800e804:	687b      	ldr	r3, [r7, #4]
 800e806:	2201      	movs	r2, #1
 800e808:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800e80c:	687b      	ldr	r3, [r7, #4]
 800e80e:	2201      	movs	r2, #1
 800e810:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800e814:	687b      	ldr	r3, [r7, #4]
 800e816:	2201      	movs	r2, #1
 800e818:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800e81c:	687b      	ldr	r3, [r7, #4]
 800e81e:	2201      	movs	r2, #1
 800e820:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800e824:	687b      	ldr	r3, [r7, #4]
 800e826:	2201      	movs	r2, #1
 800e828:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800e82c:	687b      	ldr	r3, [r7, #4]
 800e82e:	2201      	movs	r2, #1
 800e830:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800e834:	687b      	ldr	r3, [r7, #4]
 800e836:	2201      	movs	r2, #1
 800e838:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800e83c:	687b      	ldr	r3, [r7, #4]
 800e83e:	2201      	movs	r2, #1
 800e840:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800e844:	687b      	ldr	r3, [r7, #4]
 800e846:	2201      	movs	r2, #1
 800e848:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800e84c:	687b      	ldr	r3, [r7, #4]
 800e84e:	2201      	movs	r2, #1
 800e850:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800e854:	2300      	movs	r3, #0
}
 800e856:	4618      	mov	r0, r3
 800e858:	3708      	adds	r7, #8
 800e85a:	46bd      	mov	sp, r7
 800e85c:	bd80      	pop	{r7, pc}

0800e85e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800e85e:	b480      	push	{r7}
 800e860:	b083      	sub	sp, #12
 800e862:	af00      	add	r7, sp, #0
 800e864:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800e866:	bf00      	nop
 800e868:	370c      	adds	r7, #12
 800e86a:	46bd      	mov	sp, r7
 800e86c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e870:	4770      	bx	lr
	...

0800e874 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800e874:	b580      	push	{r7, lr}
 800e876:	b084      	sub	sp, #16
 800e878:	af00      	add	r7, sp, #0
 800e87a:	6078      	str	r0, [r7, #4]
 800e87c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800e87e:	683b      	ldr	r3, [r7, #0]
 800e880:	2b00      	cmp	r3, #0
 800e882:	d109      	bne.n	800e898 <HAL_TIM_PWM_Start+0x24>
 800e884:	687b      	ldr	r3, [r7, #4]
 800e886:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800e88a:	b2db      	uxtb	r3, r3
 800e88c:	2b01      	cmp	r3, #1
 800e88e:	bf14      	ite	ne
 800e890:	2301      	movne	r3, #1
 800e892:	2300      	moveq	r3, #0
 800e894:	b2db      	uxtb	r3, r3
 800e896:	e03c      	b.n	800e912 <HAL_TIM_PWM_Start+0x9e>
 800e898:	683b      	ldr	r3, [r7, #0]
 800e89a:	2b04      	cmp	r3, #4
 800e89c:	d109      	bne.n	800e8b2 <HAL_TIM_PWM_Start+0x3e>
 800e89e:	687b      	ldr	r3, [r7, #4]
 800e8a0:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800e8a4:	b2db      	uxtb	r3, r3
 800e8a6:	2b01      	cmp	r3, #1
 800e8a8:	bf14      	ite	ne
 800e8aa:	2301      	movne	r3, #1
 800e8ac:	2300      	moveq	r3, #0
 800e8ae:	b2db      	uxtb	r3, r3
 800e8b0:	e02f      	b.n	800e912 <HAL_TIM_PWM_Start+0x9e>
 800e8b2:	683b      	ldr	r3, [r7, #0]
 800e8b4:	2b08      	cmp	r3, #8
 800e8b6:	d109      	bne.n	800e8cc <HAL_TIM_PWM_Start+0x58>
 800e8b8:	687b      	ldr	r3, [r7, #4]
 800e8ba:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800e8be:	b2db      	uxtb	r3, r3
 800e8c0:	2b01      	cmp	r3, #1
 800e8c2:	bf14      	ite	ne
 800e8c4:	2301      	movne	r3, #1
 800e8c6:	2300      	moveq	r3, #0
 800e8c8:	b2db      	uxtb	r3, r3
 800e8ca:	e022      	b.n	800e912 <HAL_TIM_PWM_Start+0x9e>
 800e8cc:	683b      	ldr	r3, [r7, #0]
 800e8ce:	2b0c      	cmp	r3, #12
 800e8d0:	d109      	bne.n	800e8e6 <HAL_TIM_PWM_Start+0x72>
 800e8d2:	687b      	ldr	r3, [r7, #4]
 800e8d4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800e8d8:	b2db      	uxtb	r3, r3
 800e8da:	2b01      	cmp	r3, #1
 800e8dc:	bf14      	ite	ne
 800e8de:	2301      	movne	r3, #1
 800e8e0:	2300      	moveq	r3, #0
 800e8e2:	b2db      	uxtb	r3, r3
 800e8e4:	e015      	b.n	800e912 <HAL_TIM_PWM_Start+0x9e>
 800e8e6:	683b      	ldr	r3, [r7, #0]
 800e8e8:	2b10      	cmp	r3, #16
 800e8ea:	d109      	bne.n	800e900 <HAL_TIM_PWM_Start+0x8c>
 800e8ec:	687b      	ldr	r3, [r7, #4]
 800e8ee:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800e8f2:	b2db      	uxtb	r3, r3
 800e8f4:	2b01      	cmp	r3, #1
 800e8f6:	bf14      	ite	ne
 800e8f8:	2301      	movne	r3, #1
 800e8fa:	2300      	moveq	r3, #0
 800e8fc:	b2db      	uxtb	r3, r3
 800e8fe:	e008      	b.n	800e912 <HAL_TIM_PWM_Start+0x9e>
 800e900:	687b      	ldr	r3, [r7, #4]
 800e902:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800e906:	b2db      	uxtb	r3, r3
 800e908:	2b01      	cmp	r3, #1
 800e90a:	bf14      	ite	ne
 800e90c:	2301      	movne	r3, #1
 800e90e:	2300      	moveq	r3, #0
 800e910:	b2db      	uxtb	r3, r3
 800e912:	2b00      	cmp	r3, #0
 800e914:	d001      	beq.n	800e91a <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800e916:	2301      	movs	r3, #1
 800e918:	e0a1      	b.n	800ea5e <HAL_TIM_PWM_Start+0x1ea>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800e91a:	683b      	ldr	r3, [r7, #0]
 800e91c:	2b00      	cmp	r3, #0
 800e91e:	d104      	bne.n	800e92a <HAL_TIM_PWM_Start+0xb6>
 800e920:	687b      	ldr	r3, [r7, #4]
 800e922:	2202      	movs	r2, #2
 800e924:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800e928:	e023      	b.n	800e972 <HAL_TIM_PWM_Start+0xfe>
 800e92a:	683b      	ldr	r3, [r7, #0]
 800e92c:	2b04      	cmp	r3, #4
 800e92e:	d104      	bne.n	800e93a <HAL_TIM_PWM_Start+0xc6>
 800e930:	687b      	ldr	r3, [r7, #4]
 800e932:	2202      	movs	r2, #2
 800e934:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800e938:	e01b      	b.n	800e972 <HAL_TIM_PWM_Start+0xfe>
 800e93a:	683b      	ldr	r3, [r7, #0]
 800e93c:	2b08      	cmp	r3, #8
 800e93e:	d104      	bne.n	800e94a <HAL_TIM_PWM_Start+0xd6>
 800e940:	687b      	ldr	r3, [r7, #4]
 800e942:	2202      	movs	r2, #2
 800e944:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800e948:	e013      	b.n	800e972 <HAL_TIM_PWM_Start+0xfe>
 800e94a:	683b      	ldr	r3, [r7, #0]
 800e94c:	2b0c      	cmp	r3, #12
 800e94e:	d104      	bne.n	800e95a <HAL_TIM_PWM_Start+0xe6>
 800e950:	687b      	ldr	r3, [r7, #4]
 800e952:	2202      	movs	r2, #2
 800e954:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800e958:	e00b      	b.n	800e972 <HAL_TIM_PWM_Start+0xfe>
 800e95a:	683b      	ldr	r3, [r7, #0]
 800e95c:	2b10      	cmp	r3, #16
 800e95e:	d104      	bne.n	800e96a <HAL_TIM_PWM_Start+0xf6>
 800e960:	687b      	ldr	r3, [r7, #4]
 800e962:	2202      	movs	r2, #2
 800e964:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800e968:	e003      	b.n	800e972 <HAL_TIM_PWM_Start+0xfe>
 800e96a:	687b      	ldr	r3, [r7, #4]
 800e96c:	2202      	movs	r2, #2
 800e96e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800e972:	687b      	ldr	r3, [r7, #4]
 800e974:	681b      	ldr	r3, [r3, #0]
 800e976:	2201      	movs	r2, #1
 800e978:	6839      	ldr	r1, [r7, #0]
 800e97a:	4618      	mov	r0, r3
 800e97c:	f000 ffd4 	bl	800f928 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800e980:	687b      	ldr	r3, [r7, #4]
 800e982:	681b      	ldr	r3, [r3, #0]
 800e984:	4a38      	ldr	r2, [pc, #224]	; (800ea68 <HAL_TIM_PWM_Start+0x1f4>)
 800e986:	4293      	cmp	r3, r2
 800e988:	d013      	beq.n	800e9b2 <HAL_TIM_PWM_Start+0x13e>
 800e98a:	687b      	ldr	r3, [r7, #4]
 800e98c:	681b      	ldr	r3, [r3, #0]
 800e98e:	4a37      	ldr	r2, [pc, #220]	; (800ea6c <HAL_TIM_PWM_Start+0x1f8>)
 800e990:	4293      	cmp	r3, r2
 800e992:	d00e      	beq.n	800e9b2 <HAL_TIM_PWM_Start+0x13e>
 800e994:	687b      	ldr	r3, [r7, #4]
 800e996:	681b      	ldr	r3, [r3, #0]
 800e998:	4a35      	ldr	r2, [pc, #212]	; (800ea70 <HAL_TIM_PWM_Start+0x1fc>)
 800e99a:	4293      	cmp	r3, r2
 800e99c:	d009      	beq.n	800e9b2 <HAL_TIM_PWM_Start+0x13e>
 800e99e:	687b      	ldr	r3, [r7, #4]
 800e9a0:	681b      	ldr	r3, [r3, #0]
 800e9a2:	4a34      	ldr	r2, [pc, #208]	; (800ea74 <HAL_TIM_PWM_Start+0x200>)
 800e9a4:	4293      	cmp	r3, r2
 800e9a6:	d004      	beq.n	800e9b2 <HAL_TIM_PWM_Start+0x13e>
 800e9a8:	687b      	ldr	r3, [r7, #4]
 800e9aa:	681b      	ldr	r3, [r3, #0]
 800e9ac:	4a32      	ldr	r2, [pc, #200]	; (800ea78 <HAL_TIM_PWM_Start+0x204>)
 800e9ae:	4293      	cmp	r3, r2
 800e9b0:	d101      	bne.n	800e9b6 <HAL_TIM_PWM_Start+0x142>
 800e9b2:	2301      	movs	r3, #1
 800e9b4:	e000      	b.n	800e9b8 <HAL_TIM_PWM_Start+0x144>
 800e9b6:	2300      	movs	r3, #0
 800e9b8:	2b00      	cmp	r3, #0
 800e9ba:	d007      	beq.n	800e9cc <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800e9bc:	687b      	ldr	r3, [r7, #4]
 800e9be:	681b      	ldr	r3, [r3, #0]
 800e9c0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800e9c2:	687b      	ldr	r3, [r7, #4]
 800e9c4:	681b      	ldr	r3, [r3, #0]
 800e9c6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800e9ca:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800e9cc:	687b      	ldr	r3, [r7, #4]
 800e9ce:	681b      	ldr	r3, [r3, #0]
 800e9d0:	4a25      	ldr	r2, [pc, #148]	; (800ea68 <HAL_TIM_PWM_Start+0x1f4>)
 800e9d2:	4293      	cmp	r3, r2
 800e9d4:	d022      	beq.n	800ea1c <HAL_TIM_PWM_Start+0x1a8>
 800e9d6:	687b      	ldr	r3, [r7, #4]
 800e9d8:	681b      	ldr	r3, [r3, #0]
 800e9da:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800e9de:	d01d      	beq.n	800ea1c <HAL_TIM_PWM_Start+0x1a8>
 800e9e0:	687b      	ldr	r3, [r7, #4]
 800e9e2:	681b      	ldr	r3, [r3, #0]
 800e9e4:	4a25      	ldr	r2, [pc, #148]	; (800ea7c <HAL_TIM_PWM_Start+0x208>)
 800e9e6:	4293      	cmp	r3, r2
 800e9e8:	d018      	beq.n	800ea1c <HAL_TIM_PWM_Start+0x1a8>
 800e9ea:	687b      	ldr	r3, [r7, #4]
 800e9ec:	681b      	ldr	r3, [r3, #0]
 800e9ee:	4a24      	ldr	r2, [pc, #144]	; (800ea80 <HAL_TIM_PWM_Start+0x20c>)
 800e9f0:	4293      	cmp	r3, r2
 800e9f2:	d013      	beq.n	800ea1c <HAL_TIM_PWM_Start+0x1a8>
 800e9f4:	687b      	ldr	r3, [r7, #4]
 800e9f6:	681b      	ldr	r3, [r3, #0]
 800e9f8:	4a22      	ldr	r2, [pc, #136]	; (800ea84 <HAL_TIM_PWM_Start+0x210>)
 800e9fa:	4293      	cmp	r3, r2
 800e9fc:	d00e      	beq.n	800ea1c <HAL_TIM_PWM_Start+0x1a8>
 800e9fe:	687b      	ldr	r3, [r7, #4]
 800ea00:	681b      	ldr	r3, [r3, #0]
 800ea02:	4a1a      	ldr	r2, [pc, #104]	; (800ea6c <HAL_TIM_PWM_Start+0x1f8>)
 800ea04:	4293      	cmp	r3, r2
 800ea06:	d009      	beq.n	800ea1c <HAL_TIM_PWM_Start+0x1a8>
 800ea08:	687b      	ldr	r3, [r7, #4]
 800ea0a:	681b      	ldr	r3, [r3, #0]
 800ea0c:	4a1e      	ldr	r2, [pc, #120]	; (800ea88 <HAL_TIM_PWM_Start+0x214>)
 800ea0e:	4293      	cmp	r3, r2
 800ea10:	d004      	beq.n	800ea1c <HAL_TIM_PWM_Start+0x1a8>
 800ea12:	687b      	ldr	r3, [r7, #4]
 800ea14:	681b      	ldr	r3, [r3, #0]
 800ea16:	4a16      	ldr	r2, [pc, #88]	; (800ea70 <HAL_TIM_PWM_Start+0x1fc>)
 800ea18:	4293      	cmp	r3, r2
 800ea1a:	d115      	bne.n	800ea48 <HAL_TIM_PWM_Start+0x1d4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800ea1c:	687b      	ldr	r3, [r7, #4]
 800ea1e:	681b      	ldr	r3, [r3, #0]
 800ea20:	689a      	ldr	r2, [r3, #8]
 800ea22:	4b1a      	ldr	r3, [pc, #104]	; (800ea8c <HAL_TIM_PWM_Start+0x218>)
 800ea24:	4013      	ands	r3, r2
 800ea26:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ea28:	68fb      	ldr	r3, [r7, #12]
 800ea2a:	2b06      	cmp	r3, #6
 800ea2c:	d015      	beq.n	800ea5a <HAL_TIM_PWM_Start+0x1e6>
 800ea2e:	68fb      	ldr	r3, [r7, #12]
 800ea30:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800ea34:	d011      	beq.n	800ea5a <HAL_TIM_PWM_Start+0x1e6>
    {
      __HAL_TIM_ENABLE(htim);
 800ea36:	687b      	ldr	r3, [r7, #4]
 800ea38:	681b      	ldr	r3, [r3, #0]
 800ea3a:	681a      	ldr	r2, [r3, #0]
 800ea3c:	687b      	ldr	r3, [r7, #4]
 800ea3e:	681b      	ldr	r3, [r3, #0]
 800ea40:	f042 0201 	orr.w	r2, r2, #1
 800ea44:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ea46:	e008      	b.n	800ea5a <HAL_TIM_PWM_Start+0x1e6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800ea48:	687b      	ldr	r3, [r7, #4]
 800ea4a:	681b      	ldr	r3, [r3, #0]
 800ea4c:	681a      	ldr	r2, [r3, #0]
 800ea4e:	687b      	ldr	r3, [r7, #4]
 800ea50:	681b      	ldr	r3, [r3, #0]
 800ea52:	f042 0201 	orr.w	r2, r2, #1
 800ea56:	601a      	str	r2, [r3, #0]
 800ea58:	e000      	b.n	800ea5c <HAL_TIM_PWM_Start+0x1e8>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ea5a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800ea5c:	2300      	movs	r3, #0
}
 800ea5e:	4618      	mov	r0, r3
 800ea60:	3710      	adds	r7, #16
 800ea62:	46bd      	mov	sp, r7
 800ea64:	bd80      	pop	{r7, pc}
 800ea66:	bf00      	nop
 800ea68:	40010000 	.word	0x40010000
 800ea6c:	40010400 	.word	0x40010400
 800ea70:	40014000 	.word	0x40014000
 800ea74:	40014400 	.word	0x40014400
 800ea78:	40014800 	.word	0x40014800
 800ea7c:	40000400 	.word	0x40000400
 800ea80:	40000800 	.word	0x40000800
 800ea84:	40000c00 	.word	0x40000c00
 800ea88:	40001800 	.word	0x40001800
 800ea8c:	00010007 	.word	0x00010007

0800ea90 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800ea90:	b580      	push	{r7, lr}
 800ea92:	b084      	sub	sp, #16
 800ea94:	af00      	add	r7, sp, #0
 800ea96:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800ea98:	687b      	ldr	r3, [r7, #4]
 800ea9a:	681b      	ldr	r3, [r3, #0]
 800ea9c:	68db      	ldr	r3, [r3, #12]
 800ea9e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800eaa0:	687b      	ldr	r3, [r7, #4]
 800eaa2:	681b      	ldr	r3, [r3, #0]
 800eaa4:	691b      	ldr	r3, [r3, #16]
 800eaa6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800eaa8:	68bb      	ldr	r3, [r7, #8]
 800eaaa:	f003 0302 	and.w	r3, r3, #2
 800eaae:	2b00      	cmp	r3, #0
 800eab0:	d020      	beq.n	800eaf4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800eab2:	68fb      	ldr	r3, [r7, #12]
 800eab4:	f003 0302 	and.w	r3, r3, #2
 800eab8:	2b00      	cmp	r3, #0
 800eaba:	d01b      	beq.n	800eaf4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800eabc:	687b      	ldr	r3, [r7, #4]
 800eabe:	681b      	ldr	r3, [r3, #0]
 800eac0:	f06f 0202 	mvn.w	r2, #2
 800eac4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800eac6:	687b      	ldr	r3, [r7, #4]
 800eac8:	2201      	movs	r2, #1
 800eaca:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800eacc:	687b      	ldr	r3, [r7, #4]
 800eace:	681b      	ldr	r3, [r3, #0]
 800ead0:	699b      	ldr	r3, [r3, #24]
 800ead2:	f003 0303 	and.w	r3, r3, #3
 800ead6:	2b00      	cmp	r3, #0
 800ead8:	d003      	beq.n	800eae2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800eada:	6878      	ldr	r0, [r7, #4]
 800eadc:	f000 faec 	bl	800f0b8 <HAL_TIM_IC_CaptureCallback>
 800eae0:	e005      	b.n	800eaee <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800eae2:	6878      	ldr	r0, [r7, #4]
 800eae4:	f7f1 fd7e 	bl	80005e4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800eae8:	6878      	ldr	r0, [r7, #4]
 800eaea:	f000 faef 	bl	800f0cc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800eaee:	687b      	ldr	r3, [r7, #4]
 800eaf0:	2200      	movs	r2, #0
 800eaf2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800eaf4:	68bb      	ldr	r3, [r7, #8]
 800eaf6:	f003 0304 	and.w	r3, r3, #4
 800eafa:	2b00      	cmp	r3, #0
 800eafc:	d020      	beq.n	800eb40 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800eafe:	68fb      	ldr	r3, [r7, #12]
 800eb00:	f003 0304 	and.w	r3, r3, #4
 800eb04:	2b00      	cmp	r3, #0
 800eb06:	d01b      	beq.n	800eb40 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800eb08:	687b      	ldr	r3, [r7, #4]
 800eb0a:	681b      	ldr	r3, [r3, #0]
 800eb0c:	f06f 0204 	mvn.w	r2, #4
 800eb10:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800eb12:	687b      	ldr	r3, [r7, #4]
 800eb14:	2202      	movs	r2, #2
 800eb16:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800eb18:	687b      	ldr	r3, [r7, #4]
 800eb1a:	681b      	ldr	r3, [r3, #0]
 800eb1c:	699b      	ldr	r3, [r3, #24]
 800eb1e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800eb22:	2b00      	cmp	r3, #0
 800eb24:	d003      	beq.n	800eb2e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800eb26:	6878      	ldr	r0, [r7, #4]
 800eb28:	f000 fac6 	bl	800f0b8 <HAL_TIM_IC_CaptureCallback>
 800eb2c:	e005      	b.n	800eb3a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800eb2e:	6878      	ldr	r0, [r7, #4]
 800eb30:	f7f1 fd58 	bl	80005e4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800eb34:	6878      	ldr	r0, [r7, #4]
 800eb36:	f000 fac9 	bl	800f0cc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800eb3a:	687b      	ldr	r3, [r7, #4]
 800eb3c:	2200      	movs	r2, #0
 800eb3e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800eb40:	68bb      	ldr	r3, [r7, #8]
 800eb42:	f003 0308 	and.w	r3, r3, #8
 800eb46:	2b00      	cmp	r3, #0
 800eb48:	d020      	beq.n	800eb8c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800eb4a:	68fb      	ldr	r3, [r7, #12]
 800eb4c:	f003 0308 	and.w	r3, r3, #8
 800eb50:	2b00      	cmp	r3, #0
 800eb52:	d01b      	beq.n	800eb8c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800eb54:	687b      	ldr	r3, [r7, #4]
 800eb56:	681b      	ldr	r3, [r3, #0]
 800eb58:	f06f 0208 	mvn.w	r2, #8
 800eb5c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800eb5e:	687b      	ldr	r3, [r7, #4]
 800eb60:	2204      	movs	r2, #4
 800eb62:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800eb64:	687b      	ldr	r3, [r7, #4]
 800eb66:	681b      	ldr	r3, [r3, #0]
 800eb68:	69db      	ldr	r3, [r3, #28]
 800eb6a:	f003 0303 	and.w	r3, r3, #3
 800eb6e:	2b00      	cmp	r3, #0
 800eb70:	d003      	beq.n	800eb7a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800eb72:	6878      	ldr	r0, [r7, #4]
 800eb74:	f000 faa0 	bl	800f0b8 <HAL_TIM_IC_CaptureCallback>
 800eb78:	e005      	b.n	800eb86 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800eb7a:	6878      	ldr	r0, [r7, #4]
 800eb7c:	f7f1 fd32 	bl	80005e4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800eb80:	6878      	ldr	r0, [r7, #4]
 800eb82:	f000 faa3 	bl	800f0cc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800eb86:	687b      	ldr	r3, [r7, #4]
 800eb88:	2200      	movs	r2, #0
 800eb8a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800eb8c:	68bb      	ldr	r3, [r7, #8]
 800eb8e:	f003 0310 	and.w	r3, r3, #16
 800eb92:	2b00      	cmp	r3, #0
 800eb94:	d020      	beq.n	800ebd8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800eb96:	68fb      	ldr	r3, [r7, #12]
 800eb98:	f003 0310 	and.w	r3, r3, #16
 800eb9c:	2b00      	cmp	r3, #0
 800eb9e:	d01b      	beq.n	800ebd8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800eba0:	687b      	ldr	r3, [r7, #4]
 800eba2:	681b      	ldr	r3, [r3, #0]
 800eba4:	f06f 0210 	mvn.w	r2, #16
 800eba8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800ebaa:	687b      	ldr	r3, [r7, #4]
 800ebac:	2208      	movs	r2, #8
 800ebae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800ebb0:	687b      	ldr	r3, [r7, #4]
 800ebb2:	681b      	ldr	r3, [r3, #0]
 800ebb4:	69db      	ldr	r3, [r3, #28]
 800ebb6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800ebba:	2b00      	cmp	r3, #0
 800ebbc:	d003      	beq.n	800ebc6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ebbe:	6878      	ldr	r0, [r7, #4]
 800ebc0:	f000 fa7a 	bl	800f0b8 <HAL_TIM_IC_CaptureCallback>
 800ebc4:	e005      	b.n	800ebd2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ebc6:	6878      	ldr	r0, [r7, #4]
 800ebc8:	f7f1 fd0c 	bl	80005e4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ebcc:	6878      	ldr	r0, [r7, #4]
 800ebce:	f000 fa7d 	bl	800f0cc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ebd2:	687b      	ldr	r3, [r7, #4]
 800ebd4:	2200      	movs	r2, #0
 800ebd6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800ebd8:	68bb      	ldr	r3, [r7, #8]
 800ebda:	f003 0301 	and.w	r3, r3, #1
 800ebde:	2b00      	cmp	r3, #0
 800ebe0:	d00c      	beq.n	800ebfc <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800ebe2:	68fb      	ldr	r3, [r7, #12]
 800ebe4:	f003 0301 	and.w	r3, r3, #1
 800ebe8:	2b00      	cmp	r3, #0
 800ebea:	d007      	beq.n	800ebfc <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800ebec:	687b      	ldr	r3, [r7, #4]
 800ebee:	681b      	ldr	r3, [r3, #0]
 800ebf0:	f06f 0201 	mvn.w	r2, #1
 800ebf4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800ebf6:	6878      	ldr	r0, [r7, #4]
 800ebf8:	f7f3 ff7c 	bl	8002af4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800ebfc:	68bb      	ldr	r3, [r7, #8]
 800ebfe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ec02:	2b00      	cmp	r3, #0
 800ec04:	d104      	bne.n	800ec10 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800ec06:	68bb      	ldr	r3, [r7, #8]
 800ec08:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800ec0c:	2b00      	cmp	r3, #0
 800ec0e:	d00c      	beq.n	800ec2a <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800ec10:	68fb      	ldr	r3, [r7, #12]
 800ec12:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ec16:	2b00      	cmp	r3, #0
 800ec18:	d007      	beq.n	800ec2a <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800ec1a:	687b      	ldr	r3, [r7, #4]
 800ec1c:	681b      	ldr	r3, [r3, #0]
 800ec1e:	f46f 5202 	mvn.w	r2, #8320	; 0x2080
 800ec22:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800ec24:	6878      	ldr	r0, [r7, #4]
 800ec26:	f000 ffbb 	bl	800fba0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800ec2a:	68bb      	ldr	r3, [r7, #8]
 800ec2c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ec30:	2b00      	cmp	r3, #0
 800ec32:	d00c      	beq.n	800ec4e <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800ec34:	68fb      	ldr	r3, [r7, #12]
 800ec36:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ec3a:	2b00      	cmp	r3, #0
 800ec3c:	d007      	beq.n	800ec4e <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800ec3e:	687b      	ldr	r3, [r7, #4]
 800ec40:	681b      	ldr	r3, [r3, #0]
 800ec42:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800ec46:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800ec48:	6878      	ldr	r0, [r7, #4]
 800ec4a:	f000 ffb3 	bl	800fbb4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800ec4e:	68bb      	ldr	r3, [r7, #8]
 800ec50:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ec54:	2b00      	cmp	r3, #0
 800ec56:	d00c      	beq.n	800ec72 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800ec58:	68fb      	ldr	r3, [r7, #12]
 800ec5a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ec5e:	2b00      	cmp	r3, #0
 800ec60:	d007      	beq.n	800ec72 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800ec62:	687b      	ldr	r3, [r7, #4]
 800ec64:	681b      	ldr	r3, [r3, #0]
 800ec66:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800ec6a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800ec6c:	6878      	ldr	r0, [r7, #4]
 800ec6e:	f000 fa37 	bl	800f0e0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800ec72:	68bb      	ldr	r3, [r7, #8]
 800ec74:	f003 0320 	and.w	r3, r3, #32
 800ec78:	2b00      	cmp	r3, #0
 800ec7a:	d00c      	beq.n	800ec96 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800ec7c:	68fb      	ldr	r3, [r7, #12]
 800ec7e:	f003 0320 	and.w	r3, r3, #32
 800ec82:	2b00      	cmp	r3, #0
 800ec84:	d007      	beq.n	800ec96 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800ec86:	687b      	ldr	r3, [r7, #4]
 800ec88:	681b      	ldr	r3, [r3, #0]
 800ec8a:	f06f 0220 	mvn.w	r2, #32
 800ec8e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800ec90:	6878      	ldr	r0, [r7, #4]
 800ec92:	f000 ff7b 	bl	800fb8c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800ec96:	bf00      	nop
 800ec98:	3710      	adds	r7, #16
 800ec9a:	46bd      	mov	sp, r7
 800ec9c:	bd80      	pop	{r7, pc}
	...

0800eca0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800eca0:	b580      	push	{r7, lr}
 800eca2:	b086      	sub	sp, #24
 800eca4:	af00      	add	r7, sp, #0
 800eca6:	60f8      	str	r0, [r7, #12]
 800eca8:	60b9      	str	r1, [r7, #8]
 800ecaa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800ecac:	2300      	movs	r3, #0
 800ecae:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800ecb0:	68fb      	ldr	r3, [r7, #12]
 800ecb2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800ecb6:	2b01      	cmp	r3, #1
 800ecb8:	d101      	bne.n	800ecbe <HAL_TIM_PWM_ConfigChannel+0x1e>
 800ecba:	2302      	movs	r3, #2
 800ecbc:	e0ff      	b.n	800eebe <HAL_TIM_PWM_ConfigChannel+0x21e>
 800ecbe:	68fb      	ldr	r3, [r7, #12]
 800ecc0:	2201      	movs	r2, #1
 800ecc2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800ecc6:	687b      	ldr	r3, [r7, #4]
 800ecc8:	2b14      	cmp	r3, #20
 800ecca:	f200 80f0 	bhi.w	800eeae <HAL_TIM_PWM_ConfigChannel+0x20e>
 800ecce:	a201      	add	r2, pc, #4	; (adr r2, 800ecd4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800ecd0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ecd4:	0800ed29 	.word	0x0800ed29
 800ecd8:	0800eeaf 	.word	0x0800eeaf
 800ecdc:	0800eeaf 	.word	0x0800eeaf
 800ece0:	0800eeaf 	.word	0x0800eeaf
 800ece4:	0800ed69 	.word	0x0800ed69
 800ece8:	0800eeaf 	.word	0x0800eeaf
 800ecec:	0800eeaf 	.word	0x0800eeaf
 800ecf0:	0800eeaf 	.word	0x0800eeaf
 800ecf4:	0800edab 	.word	0x0800edab
 800ecf8:	0800eeaf 	.word	0x0800eeaf
 800ecfc:	0800eeaf 	.word	0x0800eeaf
 800ed00:	0800eeaf 	.word	0x0800eeaf
 800ed04:	0800edeb 	.word	0x0800edeb
 800ed08:	0800eeaf 	.word	0x0800eeaf
 800ed0c:	0800eeaf 	.word	0x0800eeaf
 800ed10:	0800eeaf 	.word	0x0800eeaf
 800ed14:	0800ee2d 	.word	0x0800ee2d
 800ed18:	0800eeaf 	.word	0x0800eeaf
 800ed1c:	0800eeaf 	.word	0x0800eeaf
 800ed20:	0800eeaf 	.word	0x0800eeaf
 800ed24:	0800ee6d 	.word	0x0800ee6d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800ed28:	68fb      	ldr	r3, [r7, #12]
 800ed2a:	681b      	ldr	r3, [r3, #0]
 800ed2c:	68b9      	ldr	r1, [r7, #8]
 800ed2e:	4618      	mov	r0, r3
 800ed30:	f000 fa86 	bl	800f240 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800ed34:	68fb      	ldr	r3, [r7, #12]
 800ed36:	681b      	ldr	r3, [r3, #0]
 800ed38:	699a      	ldr	r2, [r3, #24]
 800ed3a:	68fb      	ldr	r3, [r7, #12]
 800ed3c:	681b      	ldr	r3, [r3, #0]
 800ed3e:	f042 0208 	orr.w	r2, r2, #8
 800ed42:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800ed44:	68fb      	ldr	r3, [r7, #12]
 800ed46:	681b      	ldr	r3, [r3, #0]
 800ed48:	699a      	ldr	r2, [r3, #24]
 800ed4a:	68fb      	ldr	r3, [r7, #12]
 800ed4c:	681b      	ldr	r3, [r3, #0]
 800ed4e:	f022 0204 	bic.w	r2, r2, #4
 800ed52:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800ed54:	68fb      	ldr	r3, [r7, #12]
 800ed56:	681b      	ldr	r3, [r3, #0]
 800ed58:	6999      	ldr	r1, [r3, #24]
 800ed5a:	68bb      	ldr	r3, [r7, #8]
 800ed5c:	691a      	ldr	r2, [r3, #16]
 800ed5e:	68fb      	ldr	r3, [r7, #12]
 800ed60:	681b      	ldr	r3, [r3, #0]
 800ed62:	430a      	orrs	r2, r1
 800ed64:	619a      	str	r2, [r3, #24]
      break;
 800ed66:	e0a5      	b.n	800eeb4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800ed68:	68fb      	ldr	r3, [r7, #12]
 800ed6a:	681b      	ldr	r3, [r3, #0]
 800ed6c:	68b9      	ldr	r1, [r7, #8]
 800ed6e:	4618      	mov	r0, r3
 800ed70:	f000 faf6 	bl	800f360 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800ed74:	68fb      	ldr	r3, [r7, #12]
 800ed76:	681b      	ldr	r3, [r3, #0]
 800ed78:	699a      	ldr	r2, [r3, #24]
 800ed7a:	68fb      	ldr	r3, [r7, #12]
 800ed7c:	681b      	ldr	r3, [r3, #0]
 800ed7e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800ed82:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800ed84:	68fb      	ldr	r3, [r7, #12]
 800ed86:	681b      	ldr	r3, [r3, #0]
 800ed88:	699a      	ldr	r2, [r3, #24]
 800ed8a:	68fb      	ldr	r3, [r7, #12]
 800ed8c:	681b      	ldr	r3, [r3, #0]
 800ed8e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800ed92:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800ed94:	68fb      	ldr	r3, [r7, #12]
 800ed96:	681b      	ldr	r3, [r3, #0]
 800ed98:	6999      	ldr	r1, [r3, #24]
 800ed9a:	68bb      	ldr	r3, [r7, #8]
 800ed9c:	691b      	ldr	r3, [r3, #16]
 800ed9e:	021a      	lsls	r2, r3, #8
 800eda0:	68fb      	ldr	r3, [r7, #12]
 800eda2:	681b      	ldr	r3, [r3, #0]
 800eda4:	430a      	orrs	r2, r1
 800eda6:	619a      	str	r2, [r3, #24]
      break;
 800eda8:	e084      	b.n	800eeb4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800edaa:	68fb      	ldr	r3, [r7, #12]
 800edac:	681b      	ldr	r3, [r3, #0]
 800edae:	68b9      	ldr	r1, [r7, #8]
 800edb0:	4618      	mov	r0, r3
 800edb2:	f000 fb5f 	bl	800f474 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800edb6:	68fb      	ldr	r3, [r7, #12]
 800edb8:	681b      	ldr	r3, [r3, #0]
 800edba:	69da      	ldr	r2, [r3, #28]
 800edbc:	68fb      	ldr	r3, [r7, #12]
 800edbe:	681b      	ldr	r3, [r3, #0]
 800edc0:	f042 0208 	orr.w	r2, r2, #8
 800edc4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800edc6:	68fb      	ldr	r3, [r7, #12]
 800edc8:	681b      	ldr	r3, [r3, #0]
 800edca:	69da      	ldr	r2, [r3, #28]
 800edcc:	68fb      	ldr	r3, [r7, #12]
 800edce:	681b      	ldr	r3, [r3, #0]
 800edd0:	f022 0204 	bic.w	r2, r2, #4
 800edd4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800edd6:	68fb      	ldr	r3, [r7, #12]
 800edd8:	681b      	ldr	r3, [r3, #0]
 800edda:	69d9      	ldr	r1, [r3, #28]
 800eddc:	68bb      	ldr	r3, [r7, #8]
 800edde:	691a      	ldr	r2, [r3, #16]
 800ede0:	68fb      	ldr	r3, [r7, #12]
 800ede2:	681b      	ldr	r3, [r3, #0]
 800ede4:	430a      	orrs	r2, r1
 800ede6:	61da      	str	r2, [r3, #28]
      break;
 800ede8:	e064      	b.n	800eeb4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800edea:	68fb      	ldr	r3, [r7, #12]
 800edec:	681b      	ldr	r3, [r3, #0]
 800edee:	68b9      	ldr	r1, [r7, #8]
 800edf0:	4618      	mov	r0, r3
 800edf2:	f000 fbc7 	bl	800f584 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800edf6:	68fb      	ldr	r3, [r7, #12]
 800edf8:	681b      	ldr	r3, [r3, #0]
 800edfa:	69da      	ldr	r2, [r3, #28]
 800edfc:	68fb      	ldr	r3, [r7, #12]
 800edfe:	681b      	ldr	r3, [r3, #0]
 800ee00:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800ee04:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800ee06:	68fb      	ldr	r3, [r7, #12]
 800ee08:	681b      	ldr	r3, [r3, #0]
 800ee0a:	69da      	ldr	r2, [r3, #28]
 800ee0c:	68fb      	ldr	r3, [r7, #12]
 800ee0e:	681b      	ldr	r3, [r3, #0]
 800ee10:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800ee14:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800ee16:	68fb      	ldr	r3, [r7, #12]
 800ee18:	681b      	ldr	r3, [r3, #0]
 800ee1a:	69d9      	ldr	r1, [r3, #28]
 800ee1c:	68bb      	ldr	r3, [r7, #8]
 800ee1e:	691b      	ldr	r3, [r3, #16]
 800ee20:	021a      	lsls	r2, r3, #8
 800ee22:	68fb      	ldr	r3, [r7, #12]
 800ee24:	681b      	ldr	r3, [r3, #0]
 800ee26:	430a      	orrs	r2, r1
 800ee28:	61da      	str	r2, [r3, #28]
      break;
 800ee2a:	e043      	b.n	800eeb4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800ee2c:	68fb      	ldr	r3, [r7, #12]
 800ee2e:	681b      	ldr	r3, [r3, #0]
 800ee30:	68b9      	ldr	r1, [r7, #8]
 800ee32:	4618      	mov	r0, r3
 800ee34:	f000 fc10 	bl	800f658 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800ee38:	68fb      	ldr	r3, [r7, #12]
 800ee3a:	681b      	ldr	r3, [r3, #0]
 800ee3c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800ee3e:	68fb      	ldr	r3, [r7, #12]
 800ee40:	681b      	ldr	r3, [r3, #0]
 800ee42:	f042 0208 	orr.w	r2, r2, #8
 800ee46:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800ee48:	68fb      	ldr	r3, [r7, #12]
 800ee4a:	681b      	ldr	r3, [r3, #0]
 800ee4c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800ee4e:	68fb      	ldr	r3, [r7, #12]
 800ee50:	681b      	ldr	r3, [r3, #0]
 800ee52:	f022 0204 	bic.w	r2, r2, #4
 800ee56:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800ee58:	68fb      	ldr	r3, [r7, #12]
 800ee5a:	681b      	ldr	r3, [r3, #0]
 800ee5c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800ee5e:	68bb      	ldr	r3, [r7, #8]
 800ee60:	691a      	ldr	r2, [r3, #16]
 800ee62:	68fb      	ldr	r3, [r7, #12]
 800ee64:	681b      	ldr	r3, [r3, #0]
 800ee66:	430a      	orrs	r2, r1
 800ee68:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800ee6a:	e023      	b.n	800eeb4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800ee6c:	68fb      	ldr	r3, [r7, #12]
 800ee6e:	681b      	ldr	r3, [r3, #0]
 800ee70:	68b9      	ldr	r1, [r7, #8]
 800ee72:	4618      	mov	r0, r3
 800ee74:	f000 fc54 	bl	800f720 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800ee78:	68fb      	ldr	r3, [r7, #12]
 800ee7a:	681b      	ldr	r3, [r3, #0]
 800ee7c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800ee7e:	68fb      	ldr	r3, [r7, #12]
 800ee80:	681b      	ldr	r3, [r3, #0]
 800ee82:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800ee86:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800ee88:	68fb      	ldr	r3, [r7, #12]
 800ee8a:	681b      	ldr	r3, [r3, #0]
 800ee8c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800ee8e:	68fb      	ldr	r3, [r7, #12]
 800ee90:	681b      	ldr	r3, [r3, #0]
 800ee92:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800ee96:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800ee98:	68fb      	ldr	r3, [r7, #12]
 800ee9a:	681b      	ldr	r3, [r3, #0]
 800ee9c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800ee9e:	68bb      	ldr	r3, [r7, #8]
 800eea0:	691b      	ldr	r3, [r3, #16]
 800eea2:	021a      	lsls	r2, r3, #8
 800eea4:	68fb      	ldr	r3, [r7, #12]
 800eea6:	681b      	ldr	r3, [r3, #0]
 800eea8:	430a      	orrs	r2, r1
 800eeaa:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800eeac:	e002      	b.n	800eeb4 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800eeae:	2301      	movs	r3, #1
 800eeb0:	75fb      	strb	r3, [r7, #23]
      break;
 800eeb2:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800eeb4:	68fb      	ldr	r3, [r7, #12]
 800eeb6:	2200      	movs	r2, #0
 800eeb8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800eebc:	7dfb      	ldrb	r3, [r7, #23]
}
 800eebe:	4618      	mov	r0, r3
 800eec0:	3718      	adds	r7, #24
 800eec2:	46bd      	mov	sp, r7
 800eec4:	bd80      	pop	{r7, pc}
 800eec6:	bf00      	nop

0800eec8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800eec8:	b580      	push	{r7, lr}
 800eeca:	b084      	sub	sp, #16
 800eecc:	af00      	add	r7, sp, #0
 800eece:	6078      	str	r0, [r7, #4]
 800eed0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800eed2:	2300      	movs	r3, #0
 800eed4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800eed6:	687b      	ldr	r3, [r7, #4]
 800eed8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800eedc:	2b01      	cmp	r3, #1
 800eede:	d101      	bne.n	800eee4 <HAL_TIM_ConfigClockSource+0x1c>
 800eee0:	2302      	movs	r3, #2
 800eee2:	e0dc      	b.n	800f09e <HAL_TIM_ConfigClockSource+0x1d6>
 800eee4:	687b      	ldr	r3, [r7, #4]
 800eee6:	2201      	movs	r2, #1
 800eee8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800eeec:	687b      	ldr	r3, [r7, #4]
 800eeee:	2202      	movs	r2, #2
 800eef0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800eef4:	687b      	ldr	r3, [r7, #4]
 800eef6:	681b      	ldr	r3, [r3, #0]
 800eef8:	689b      	ldr	r3, [r3, #8]
 800eefa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800eefc:	68ba      	ldr	r2, [r7, #8]
 800eefe:	4b6a      	ldr	r3, [pc, #424]	; (800f0a8 <HAL_TIM_ConfigClockSource+0x1e0>)
 800ef00:	4013      	ands	r3, r2
 800ef02:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800ef04:	68bb      	ldr	r3, [r7, #8]
 800ef06:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800ef0a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800ef0c:	687b      	ldr	r3, [r7, #4]
 800ef0e:	681b      	ldr	r3, [r3, #0]
 800ef10:	68ba      	ldr	r2, [r7, #8]
 800ef12:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800ef14:	683b      	ldr	r3, [r7, #0]
 800ef16:	681b      	ldr	r3, [r3, #0]
 800ef18:	4a64      	ldr	r2, [pc, #400]	; (800f0ac <HAL_TIM_ConfigClockSource+0x1e4>)
 800ef1a:	4293      	cmp	r3, r2
 800ef1c:	f000 80a9 	beq.w	800f072 <HAL_TIM_ConfigClockSource+0x1aa>
 800ef20:	4a62      	ldr	r2, [pc, #392]	; (800f0ac <HAL_TIM_ConfigClockSource+0x1e4>)
 800ef22:	4293      	cmp	r3, r2
 800ef24:	f200 80ae 	bhi.w	800f084 <HAL_TIM_ConfigClockSource+0x1bc>
 800ef28:	4a61      	ldr	r2, [pc, #388]	; (800f0b0 <HAL_TIM_ConfigClockSource+0x1e8>)
 800ef2a:	4293      	cmp	r3, r2
 800ef2c:	f000 80a1 	beq.w	800f072 <HAL_TIM_ConfigClockSource+0x1aa>
 800ef30:	4a5f      	ldr	r2, [pc, #380]	; (800f0b0 <HAL_TIM_ConfigClockSource+0x1e8>)
 800ef32:	4293      	cmp	r3, r2
 800ef34:	f200 80a6 	bhi.w	800f084 <HAL_TIM_ConfigClockSource+0x1bc>
 800ef38:	4a5e      	ldr	r2, [pc, #376]	; (800f0b4 <HAL_TIM_ConfigClockSource+0x1ec>)
 800ef3a:	4293      	cmp	r3, r2
 800ef3c:	f000 8099 	beq.w	800f072 <HAL_TIM_ConfigClockSource+0x1aa>
 800ef40:	4a5c      	ldr	r2, [pc, #368]	; (800f0b4 <HAL_TIM_ConfigClockSource+0x1ec>)
 800ef42:	4293      	cmp	r3, r2
 800ef44:	f200 809e 	bhi.w	800f084 <HAL_TIM_ConfigClockSource+0x1bc>
 800ef48:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800ef4c:	f000 8091 	beq.w	800f072 <HAL_TIM_ConfigClockSource+0x1aa>
 800ef50:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800ef54:	f200 8096 	bhi.w	800f084 <HAL_TIM_ConfigClockSource+0x1bc>
 800ef58:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800ef5c:	f000 8089 	beq.w	800f072 <HAL_TIM_ConfigClockSource+0x1aa>
 800ef60:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800ef64:	f200 808e 	bhi.w	800f084 <HAL_TIM_ConfigClockSource+0x1bc>
 800ef68:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800ef6c:	d03e      	beq.n	800efec <HAL_TIM_ConfigClockSource+0x124>
 800ef6e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800ef72:	f200 8087 	bhi.w	800f084 <HAL_TIM_ConfigClockSource+0x1bc>
 800ef76:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ef7a:	f000 8086 	beq.w	800f08a <HAL_TIM_ConfigClockSource+0x1c2>
 800ef7e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ef82:	d87f      	bhi.n	800f084 <HAL_TIM_ConfigClockSource+0x1bc>
 800ef84:	2b70      	cmp	r3, #112	; 0x70
 800ef86:	d01a      	beq.n	800efbe <HAL_TIM_ConfigClockSource+0xf6>
 800ef88:	2b70      	cmp	r3, #112	; 0x70
 800ef8a:	d87b      	bhi.n	800f084 <HAL_TIM_ConfigClockSource+0x1bc>
 800ef8c:	2b60      	cmp	r3, #96	; 0x60
 800ef8e:	d050      	beq.n	800f032 <HAL_TIM_ConfigClockSource+0x16a>
 800ef90:	2b60      	cmp	r3, #96	; 0x60
 800ef92:	d877      	bhi.n	800f084 <HAL_TIM_ConfigClockSource+0x1bc>
 800ef94:	2b50      	cmp	r3, #80	; 0x50
 800ef96:	d03c      	beq.n	800f012 <HAL_TIM_ConfigClockSource+0x14a>
 800ef98:	2b50      	cmp	r3, #80	; 0x50
 800ef9a:	d873      	bhi.n	800f084 <HAL_TIM_ConfigClockSource+0x1bc>
 800ef9c:	2b40      	cmp	r3, #64	; 0x40
 800ef9e:	d058      	beq.n	800f052 <HAL_TIM_ConfigClockSource+0x18a>
 800efa0:	2b40      	cmp	r3, #64	; 0x40
 800efa2:	d86f      	bhi.n	800f084 <HAL_TIM_ConfigClockSource+0x1bc>
 800efa4:	2b30      	cmp	r3, #48	; 0x30
 800efa6:	d064      	beq.n	800f072 <HAL_TIM_ConfigClockSource+0x1aa>
 800efa8:	2b30      	cmp	r3, #48	; 0x30
 800efaa:	d86b      	bhi.n	800f084 <HAL_TIM_ConfigClockSource+0x1bc>
 800efac:	2b20      	cmp	r3, #32
 800efae:	d060      	beq.n	800f072 <HAL_TIM_ConfigClockSource+0x1aa>
 800efb0:	2b20      	cmp	r3, #32
 800efb2:	d867      	bhi.n	800f084 <HAL_TIM_ConfigClockSource+0x1bc>
 800efb4:	2b00      	cmp	r3, #0
 800efb6:	d05c      	beq.n	800f072 <HAL_TIM_ConfigClockSource+0x1aa>
 800efb8:	2b10      	cmp	r3, #16
 800efba:	d05a      	beq.n	800f072 <HAL_TIM_ConfigClockSource+0x1aa>
 800efbc:	e062      	b.n	800f084 <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800efbe:	687b      	ldr	r3, [r7, #4]
 800efc0:	6818      	ldr	r0, [r3, #0]
 800efc2:	683b      	ldr	r3, [r7, #0]
 800efc4:	6899      	ldr	r1, [r3, #8]
 800efc6:	683b      	ldr	r3, [r7, #0]
 800efc8:	685a      	ldr	r2, [r3, #4]
 800efca:	683b      	ldr	r3, [r7, #0]
 800efcc:	68db      	ldr	r3, [r3, #12]
 800efce:	f000 fc8b 	bl	800f8e8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800efd2:	687b      	ldr	r3, [r7, #4]
 800efd4:	681b      	ldr	r3, [r3, #0]
 800efd6:	689b      	ldr	r3, [r3, #8]
 800efd8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800efda:	68bb      	ldr	r3, [r7, #8]
 800efdc:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800efe0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800efe2:	687b      	ldr	r3, [r7, #4]
 800efe4:	681b      	ldr	r3, [r3, #0]
 800efe6:	68ba      	ldr	r2, [r7, #8]
 800efe8:	609a      	str	r2, [r3, #8]
      break;
 800efea:	e04f      	b.n	800f08c <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800efec:	687b      	ldr	r3, [r7, #4]
 800efee:	6818      	ldr	r0, [r3, #0]
 800eff0:	683b      	ldr	r3, [r7, #0]
 800eff2:	6899      	ldr	r1, [r3, #8]
 800eff4:	683b      	ldr	r3, [r7, #0]
 800eff6:	685a      	ldr	r2, [r3, #4]
 800eff8:	683b      	ldr	r3, [r7, #0]
 800effa:	68db      	ldr	r3, [r3, #12]
 800effc:	f000 fc74 	bl	800f8e8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800f000:	687b      	ldr	r3, [r7, #4]
 800f002:	681b      	ldr	r3, [r3, #0]
 800f004:	689a      	ldr	r2, [r3, #8]
 800f006:	687b      	ldr	r3, [r7, #4]
 800f008:	681b      	ldr	r3, [r3, #0]
 800f00a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800f00e:	609a      	str	r2, [r3, #8]
      break;
 800f010:	e03c      	b.n	800f08c <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800f012:	687b      	ldr	r3, [r7, #4]
 800f014:	6818      	ldr	r0, [r3, #0]
 800f016:	683b      	ldr	r3, [r7, #0]
 800f018:	6859      	ldr	r1, [r3, #4]
 800f01a:	683b      	ldr	r3, [r7, #0]
 800f01c:	68db      	ldr	r3, [r3, #12]
 800f01e:	461a      	mov	r2, r3
 800f020:	f000 fbe4 	bl	800f7ec <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800f024:	687b      	ldr	r3, [r7, #4]
 800f026:	681b      	ldr	r3, [r3, #0]
 800f028:	2150      	movs	r1, #80	; 0x50
 800f02a:	4618      	mov	r0, r3
 800f02c:	f000 fc3e 	bl	800f8ac <TIM_ITRx_SetConfig>
      break;
 800f030:	e02c      	b.n	800f08c <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800f032:	687b      	ldr	r3, [r7, #4]
 800f034:	6818      	ldr	r0, [r3, #0]
 800f036:	683b      	ldr	r3, [r7, #0]
 800f038:	6859      	ldr	r1, [r3, #4]
 800f03a:	683b      	ldr	r3, [r7, #0]
 800f03c:	68db      	ldr	r3, [r3, #12]
 800f03e:	461a      	mov	r2, r3
 800f040:	f000 fc03 	bl	800f84a <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800f044:	687b      	ldr	r3, [r7, #4]
 800f046:	681b      	ldr	r3, [r3, #0]
 800f048:	2160      	movs	r1, #96	; 0x60
 800f04a:	4618      	mov	r0, r3
 800f04c:	f000 fc2e 	bl	800f8ac <TIM_ITRx_SetConfig>
      break;
 800f050:	e01c      	b.n	800f08c <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800f052:	687b      	ldr	r3, [r7, #4]
 800f054:	6818      	ldr	r0, [r3, #0]
 800f056:	683b      	ldr	r3, [r7, #0]
 800f058:	6859      	ldr	r1, [r3, #4]
 800f05a:	683b      	ldr	r3, [r7, #0]
 800f05c:	68db      	ldr	r3, [r3, #12]
 800f05e:	461a      	mov	r2, r3
 800f060:	f000 fbc4 	bl	800f7ec <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800f064:	687b      	ldr	r3, [r7, #4]
 800f066:	681b      	ldr	r3, [r3, #0]
 800f068:	2140      	movs	r1, #64	; 0x40
 800f06a:	4618      	mov	r0, r3
 800f06c:	f000 fc1e 	bl	800f8ac <TIM_ITRx_SetConfig>
      break;
 800f070:	e00c      	b.n	800f08c <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800f072:	687b      	ldr	r3, [r7, #4]
 800f074:	681a      	ldr	r2, [r3, #0]
 800f076:	683b      	ldr	r3, [r7, #0]
 800f078:	681b      	ldr	r3, [r3, #0]
 800f07a:	4619      	mov	r1, r3
 800f07c:	4610      	mov	r0, r2
 800f07e:	f000 fc15 	bl	800f8ac <TIM_ITRx_SetConfig>
      break;
 800f082:	e003      	b.n	800f08c <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 800f084:	2301      	movs	r3, #1
 800f086:	73fb      	strb	r3, [r7, #15]
      break;
 800f088:	e000      	b.n	800f08c <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 800f08a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800f08c:	687b      	ldr	r3, [r7, #4]
 800f08e:	2201      	movs	r2, #1
 800f090:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800f094:	687b      	ldr	r3, [r7, #4]
 800f096:	2200      	movs	r2, #0
 800f098:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800f09c:	7bfb      	ldrb	r3, [r7, #15]
}
 800f09e:	4618      	mov	r0, r3
 800f0a0:	3710      	adds	r7, #16
 800f0a2:	46bd      	mov	sp, r7
 800f0a4:	bd80      	pop	{r7, pc}
 800f0a6:	bf00      	nop
 800f0a8:	ffceff88 	.word	0xffceff88
 800f0ac:	00100040 	.word	0x00100040
 800f0b0:	00100030 	.word	0x00100030
 800f0b4:	00100020 	.word	0x00100020

0800f0b8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800f0b8:	b480      	push	{r7}
 800f0ba:	b083      	sub	sp, #12
 800f0bc:	af00      	add	r7, sp, #0
 800f0be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800f0c0:	bf00      	nop
 800f0c2:	370c      	adds	r7, #12
 800f0c4:	46bd      	mov	sp, r7
 800f0c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f0ca:	4770      	bx	lr

0800f0cc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800f0cc:	b480      	push	{r7}
 800f0ce:	b083      	sub	sp, #12
 800f0d0:	af00      	add	r7, sp, #0
 800f0d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800f0d4:	bf00      	nop
 800f0d6:	370c      	adds	r7, #12
 800f0d8:	46bd      	mov	sp, r7
 800f0da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f0de:	4770      	bx	lr

0800f0e0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800f0e0:	b480      	push	{r7}
 800f0e2:	b083      	sub	sp, #12
 800f0e4:	af00      	add	r7, sp, #0
 800f0e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800f0e8:	bf00      	nop
 800f0ea:	370c      	adds	r7, #12
 800f0ec:	46bd      	mov	sp, r7
 800f0ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f0f2:	4770      	bx	lr

0800f0f4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800f0f4:	b480      	push	{r7}
 800f0f6:	b085      	sub	sp, #20
 800f0f8:	af00      	add	r7, sp, #0
 800f0fa:	6078      	str	r0, [r7, #4]
 800f0fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800f0fe:	687b      	ldr	r3, [r7, #4]
 800f100:	681b      	ldr	r3, [r3, #0]
 800f102:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800f104:	687b      	ldr	r3, [r7, #4]
 800f106:	4a46      	ldr	r2, [pc, #280]	; (800f220 <TIM_Base_SetConfig+0x12c>)
 800f108:	4293      	cmp	r3, r2
 800f10a:	d013      	beq.n	800f134 <TIM_Base_SetConfig+0x40>
 800f10c:	687b      	ldr	r3, [r7, #4]
 800f10e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800f112:	d00f      	beq.n	800f134 <TIM_Base_SetConfig+0x40>
 800f114:	687b      	ldr	r3, [r7, #4]
 800f116:	4a43      	ldr	r2, [pc, #268]	; (800f224 <TIM_Base_SetConfig+0x130>)
 800f118:	4293      	cmp	r3, r2
 800f11a:	d00b      	beq.n	800f134 <TIM_Base_SetConfig+0x40>
 800f11c:	687b      	ldr	r3, [r7, #4]
 800f11e:	4a42      	ldr	r2, [pc, #264]	; (800f228 <TIM_Base_SetConfig+0x134>)
 800f120:	4293      	cmp	r3, r2
 800f122:	d007      	beq.n	800f134 <TIM_Base_SetConfig+0x40>
 800f124:	687b      	ldr	r3, [r7, #4]
 800f126:	4a41      	ldr	r2, [pc, #260]	; (800f22c <TIM_Base_SetConfig+0x138>)
 800f128:	4293      	cmp	r3, r2
 800f12a:	d003      	beq.n	800f134 <TIM_Base_SetConfig+0x40>
 800f12c:	687b      	ldr	r3, [r7, #4]
 800f12e:	4a40      	ldr	r2, [pc, #256]	; (800f230 <TIM_Base_SetConfig+0x13c>)
 800f130:	4293      	cmp	r3, r2
 800f132:	d108      	bne.n	800f146 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800f134:	68fb      	ldr	r3, [r7, #12]
 800f136:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800f13a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800f13c:	683b      	ldr	r3, [r7, #0]
 800f13e:	685b      	ldr	r3, [r3, #4]
 800f140:	68fa      	ldr	r2, [r7, #12]
 800f142:	4313      	orrs	r3, r2
 800f144:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800f146:	687b      	ldr	r3, [r7, #4]
 800f148:	4a35      	ldr	r2, [pc, #212]	; (800f220 <TIM_Base_SetConfig+0x12c>)
 800f14a:	4293      	cmp	r3, r2
 800f14c:	d01f      	beq.n	800f18e <TIM_Base_SetConfig+0x9a>
 800f14e:	687b      	ldr	r3, [r7, #4]
 800f150:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800f154:	d01b      	beq.n	800f18e <TIM_Base_SetConfig+0x9a>
 800f156:	687b      	ldr	r3, [r7, #4]
 800f158:	4a32      	ldr	r2, [pc, #200]	; (800f224 <TIM_Base_SetConfig+0x130>)
 800f15a:	4293      	cmp	r3, r2
 800f15c:	d017      	beq.n	800f18e <TIM_Base_SetConfig+0x9a>
 800f15e:	687b      	ldr	r3, [r7, #4]
 800f160:	4a31      	ldr	r2, [pc, #196]	; (800f228 <TIM_Base_SetConfig+0x134>)
 800f162:	4293      	cmp	r3, r2
 800f164:	d013      	beq.n	800f18e <TIM_Base_SetConfig+0x9a>
 800f166:	687b      	ldr	r3, [r7, #4]
 800f168:	4a30      	ldr	r2, [pc, #192]	; (800f22c <TIM_Base_SetConfig+0x138>)
 800f16a:	4293      	cmp	r3, r2
 800f16c:	d00f      	beq.n	800f18e <TIM_Base_SetConfig+0x9a>
 800f16e:	687b      	ldr	r3, [r7, #4]
 800f170:	4a2f      	ldr	r2, [pc, #188]	; (800f230 <TIM_Base_SetConfig+0x13c>)
 800f172:	4293      	cmp	r3, r2
 800f174:	d00b      	beq.n	800f18e <TIM_Base_SetConfig+0x9a>
 800f176:	687b      	ldr	r3, [r7, #4]
 800f178:	4a2e      	ldr	r2, [pc, #184]	; (800f234 <TIM_Base_SetConfig+0x140>)
 800f17a:	4293      	cmp	r3, r2
 800f17c:	d007      	beq.n	800f18e <TIM_Base_SetConfig+0x9a>
 800f17e:	687b      	ldr	r3, [r7, #4]
 800f180:	4a2d      	ldr	r2, [pc, #180]	; (800f238 <TIM_Base_SetConfig+0x144>)
 800f182:	4293      	cmp	r3, r2
 800f184:	d003      	beq.n	800f18e <TIM_Base_SetConfig+0x9a>
 800f186:	687b      	ldr	r3, [r7, #4]
 800f188:	4a2c      	ldr	r2, [pc, #176]	; (800f23c <TIM_Base_SetConfig+0x148>)
 800f18a:	4293      	cmp	r3, r2
 800f18c:	d108      	bne.n	800f1a0 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800f18e:	68fb      	ldr	r3, [r7, #12]
 800f190:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800f194:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800f196:	683b      	ldr	r3, [r7, #0]
 800f198:	68db      	ldr	r3, [r3, #12]
 800f19a:	68fa      	ldr	r2, [r7, #12]
 800f19c:	4313      	orrs	r3, r2
 800f19e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800f1a0:	68fb      	ldr	r3, [r7, #12]
 800f1a2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800f1a6:	683b      	ldr	r3, [r7, #0]
 800f1a8:	695b      	ldr	r3, [r3, #20]
 800f1aa:	4313      	orrs	r3, r2
 800f1ac:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800f1ae:	687b      	ldr	r3, [r7, #4]
 800f1b0:	68fa      	ldr	r2, [r7, #12]
 800f1b2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800f1b4:	683b      	ldr	r3, [r7, #0]
 800f1b6:	689a      	ldr	r2, [r3, #8]
 800f1b8:	687b      	ldr	r3, [r7, #4]
 800f1ba:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800f1bc:	683b      	ldr	r3, [r7, #0]
 800f1be:	681a      	ldr	r2, [r3, #0]
 800f1c0:	687b      	ldr	r3, [r7, #4]
 800f1c2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800f1c4:	687b      	ldr	r3, [r7, #4]
 800f1c6:	4a16      	ldr	r2, [pc, #88]	; (800f220 <TIM_Base_SetConfig+0x12c>)
 800f1c8:	4293      	cmp	r3, r2
 800f1ca:	d00f      	beq.n	800f1ec <TIM_Base_SetConfig+0xf8>
 800f1cc:	687b      	ldr	r3, [r7, #4]
 800f1ce:	4a18      	ldr	r2, [pc, #96]	; (800f230 <TIM_Base_SetConfig+0x13c>)
 800f1d0:	4293      	cmp	r3, r2
 800f1d2:	d00b      	beq.n	800f1ec <TIM_Base_SetConfig+0xf8>
 800f1d4:	687b      	ldr	r3, [r7, #4]
 800f1d6:	4a17      	ldr	r2, [pc, #92]	; (800f234 <TIM_Base_SetConfig+0x140>)
 800f1d8:	4293      	cmp	r3, r2
 800f1da:	d007      	beq.n	800f1ec <TIM_Base_SetConfig+0xf8>
 800f1dc:	687b      	ldr	r3, [r7, #4]
 800f1de:	4a16      	ldr	r2, [pc, #88]	; (800f238 <TIM_Base_SetConfig+0x144>)
 800f1e0:	4293      	cmp	r3, r2
 800f1e2:	d003      	beq.n	800f1ec <TIM_Base_SetConfig+0xf8>
 800f1e4:	687b      	ldr	r3, [r7, #4]
 800f1e6:	4a15      	ldr	r2, [pc, #84]	; (800f23c <TIM_Base_SetConfig+0x148>)
 800f1e8:	4293      	cmp	r3, r2
 800f1ea:	d103      	bne.n	800f1f4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800f1ec:	683b      	ldr	r3, [r7, #0]
 800f1ee:	691a      	ldr	r2, [r3, #16]
 800f1f0:	687b      	ldr	r3, [r7, #4]
 800f1f2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800f1f4:	687b      	ldr	r3, [r7, #4]
 800f1f6:	2201      	movs	r2, #1
 800f1f8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800f1fa:	687b      	ldr	r3, [r7, #4]
 800f1fc:	691b      	ldr	r3, [r3, #16]
 800f1fe:	f003 0301 	and.w	r3, r3, #1
 800f202:	2b01      	cmp	r3, #1
 800f204:	d105      	bne.n	800f212 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800f206:	687b      	ldr	r3, [r7, #4]
 800f208:	691b      	ldr	r3, [r3, #16]
 800f20a:	f023 0201 	bic.w	r2, r3, #1
 800f20e:	687b      	ldr	r3, [r7, #4]
 800f210:	611a      	str	r2, [r3, #16]
  }
}
 800f212:	bf00      	nop
 800f214:	3714      	adds	r7, #20
 800f216:	46bd      	mov	sp, r7
 800f218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f21c:	4770      	bx	lr
 800f21e:	bf00      	nop
 800f220:	40010000 	.word	0x40010000
 800f224:	40000400 	.word	0x40000400
 800f228:	40000800 	.word	0x40000800
 800f22c:	40000c00 	.word	0x40000c00
 800f230:	40010400 	.word	0x40010400
 800f234:	40014000 	.word	0x40014000
 800f238:	40014400 	.word	0x40014400
 800f23c:	40014800 	.word	0x40014800

0800f240 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800f240:	b480      	push	{r7}
 800f242:	b087      	sub	sp, #28
 800f244:	af00      	add	r7, sp, #0
 800f246:	6078      	str	r0, [r7, #4]
 800f248:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f24a:	687b      	ldr	r3, [r7, #4]
 800f24c:	6a1b      	ldr	r3, [r3, #32]
 800f24e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800f250:	687b      	ldr	r3, [r7, #4]
 800f252:	6a1b      	ldr	r3, [r3, #32]
 800f254:	f023 0201 	bic.w	r2, r3, #1
 800f258:	687b      	ldr	r3, [r7, #4]
 800f25a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f25c:	687b      	ldr	r3, [r7, #4]
 800f25e:	685b      	ldr	r3, [r3, #4]
 800f260:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800f262:	687b      	ldr	r3, [r7, #4]
 800f264:	699b      	ldr	r3, [r3, #24]
 800f266:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800f268:	68fa      	ldr	r2, [r7, #12]
 800f26a:	4b37      	ldr	r3, [pc, #220]	; (800f348 <TIM_OC1_SetConfig+0x108>)
 800f26c:	4013      	ands	r3, r2
 800f26e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800f270:	68fb      	ldr	r3, [r7, #12]
 800f272:	f023 0303 	bic.w	r3, r3, #3
 800f276:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800f278:	683b      	ldr	r3, [r7, #0]
 800f27a:	681b      	ldr	r3, [r3, #0]
 800f27c:	68fa      	ldr	r2, [r7, #12]
 800f27e:	4313      	orrs	r3, r2
 800f280:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800f282:	697b      	ldr	r3, [r7, #20]
 800f284:	f023 0302 	bic.w	r3, r3, #2
 800f288:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800f28a:	683b      	ldr	r3, [r7, #0]
 800f28c:	689b      	ldr	r3, [r3, #8]
 800f28e:	697a      	ldr	r2, [r7, #20]
 800f290:	4313      	orrs	r3, r2
 800f292:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800f294:	687b      	ldr	r3, [r7, #4]
 800f296:	4a2d      	ldr	r2, [pc, #180]	; (800f34c <TIM_OC1_SetConfig+0x10c>)
 800f298:	4293      	cmp	r3, r2
 800f29a:	d00f      	beq.n	800f2bc <TIM_OC1_SetConfig+0x7c>
 800f29c:	687b      	ldr	r3, [r7, #4]
 800f29e:	4a2c      	ldr	r2, [pc, #176]	; (800f350 <TIM_OC1_SetConfig+0x110>)
 800f2a0:	4293      	cmp	r3, r2
 800f2a2:	d00b      	beq.n	800f2bc <TIM_OC1_SetConfig+0x7c>
 800f2a4:	687b      	ldr	r3, [r7, #4]
 800f2a6:	4a2b      	ldr	r2, [pc, #172]	; (800f354 <TIM_OC1_SetConfig+0x114>)
 800f2a8:	4293      	cmp	r3, r2
 800f2aa:	d007      	beq.n	800f2bc <TIM_OC1_SetConfig+0x7c>
 800f2ac:	687b      	ldr	r3, [r7, #4]
 800f2ae:	4a2a      	ldr	r2, [pc, #168]	; (800f358 <TIM_OC1_SetConfig+0x118>)
 800f2b0:	4293      	cmp	r3, r2
 800f2b2:	d003      	beq.n	800f2bc <TIM_OC1_SetConfig+0x7c>
 800f2b4:	687b      	ldr	r3, [r7, #4]
 800f2b6:	4a29      	ldr	r2, [pc, #164]	; (800f35c <TIM_OC1_SetConfig+0x11c>)
 800f2b8:	4293      	cmp	r3, r2
 800f2ba:	d10c      	bne.n	800f2d6 <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800f2bc:	697b      	ldr	r3, [r7, #20]
 800f2be:	f023 0308 	bic.w	r3, r3, #8
 800f2c2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800f2c4:	683b      	ldr	r3, [r7, #0]
 800f2c6:	68db      	ldr	r3, [r3, #12]
 800f2c8:	697a      	ldr	r2, [r7, #20]
 800f2ca:	4313      	orrs	r3, r2
 800f2cc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800f2ce:	697b      	ldr	r3, [r7, #20]
 800f2d0:	f023 0304 	bic.w	r3, r3, #4
 800f2d4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f2d6:	687b      	ldr	r3, [r7, #4]
 800f2d8:	4a1c      	ldr	r2, [pc, #112]	; (800f34c <TIM_OC1_SetConfig+0x10c>)
 800f2da:	4293      	cmp	r3, r2
 800f2dc:	d00f      	beq.n	800f2fe <TIM_OC1_SetConfig+0xbe>
 800f2de:	687b      	ldr	r3, [r7, #4]
 800f2e0:	4a1b      	ldr	r2, [pc, #108]	; (800f350 <TIM_OC1_SetConfig+0x110>)
 800f2e2:	4293      	cmp	r3, r2
 800f2e4:	d00b      	beq.n	800f2fe <TIM_OC1_SetConfig+0xbe>
 800f2e6:	687b      	ldr	r3, [r7, #4]
 800f2e8:	4a1a      	ldr	r2, [pc, #104]	; (800f354 <TIM_OC1_SetConfig+0x114>)
 800f2ea:	4293      	cmp	r3, r2
 800f2ec:	d007      	beq.n	800f2fe <TIM_OC1_SetConfig+0xbe>
 800f2ee:	687b      	ldr	r3, [r7, #4]
 800f2f0:	4a19      	ldr	r2, [pc, #100]	; (800f358 <TIM_OC1_SetConfig+0x118>)
 800f2f2:	4293      	cmp	r3, r2
 800f2f4:	d003      	beq.n	800f2fe <TIM_OC1_SetConfig+0xbe>
 800f2f6:	687b      	ldr	r3, [r7, #4]
 800f2f8:	4a18      	ldr	r2, [pc, #96]	; (800f35c <TIM_OC1_SetConfig+0x11c>)
 800f2fa:	4293      	cmp	r3, r2
 800f2fc:	d111      	bne.n	800f322 <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800f2fe:	693b      	ldr	r3, [r7, #16]
 800f300:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800f304:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800f306:	693b      	ldr	r3, [r7, #16]
 800f308:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800f30c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800f30e:	683b      	ldr	r3, [r7, #0]
 800f310:	695b      	ldr	r3, [r3, #20]
 800f312:	693a      	ldr	r2, [r7, #16]
 800f314:	4313      	orrs	r3, r2
 800f316:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800f318:	683b      	ldr	r3, [r7, #0]
 800f31a:	699b      	ldr	r3, [r3, #24]
 800f31c:	693a      	ldr	r2, [r7, #16]
 800f31e:	4313      	orrs	r3, r2
 800f320:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f322:	687b      	ldr	r3, [r7, #4]
 800f324:	693a      	ldr	r2, [r7, #16]
 800f326:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800f328:	687b      	ldr	r3, [r7, #4]
 800f32a:	68fa      	ldr	r2, [r7, #12]
 800f32c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800f32e:	683b      	ldr	r3, [r7, #0]
 800f330:	685a      	ldr	r2, [r3, #4]
 800f332:	687b      	ldr	r3, [r7, #4]
 800f334:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f336:	687b      	ldr	r3, [r7, #4]
 800f338:	697a      	ldr	r2, [r7, #20]
 800f33a:	621a      	str	r2, [r3, #32]
}
 800f33c:	bf00      	nop
 800f33e:	371c      	adds	r7, #28
 800f340:	46bd      	mov	sp, r7
 800f342:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f346:	4770      	bx	lr
 800f348:	fffeff8f 	.word	0xfffeff8f
 800f34c:	40010000 	.word	0x40010000
 800f350:	40010400 	.word	0x40010400
 800f354:	40014000 	.word	0x40014000
 800f358:	40014400 	.word	0x40014400
 800f35c:	40014800 	.word	0x40014800

0800f360 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800f360:	b480      	push	{r7}
 800f362:	b087      	sub	sp, #28
 800f364:	af00      	add	r7, sp, #0
 800f366:	6078      	str	r0, [r7, #4]
 800f368:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f36a:	687b      	ldr	r3, [r7, #4]
 800f36c:	6a1b      	ldr	r3, [r3, #32]
 800f36e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800f370:	687b      	ldr	r3, [r7, #4]
 800f372:	6a1b      	ldr	r3, [r3, #32]
 800f374:	f023 0210 	bic.w	r2, r3, #16
 800f378:	687b      	ldr	r3, [r7, #4]
 800f37a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f37c:	687b      	ldr	r3, [r7, #4]
 800f37e:	685b      	ldr	r3, [r3, #4]
 800f380:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800f382:	687b      	ldr	r3, [r7, #4]
 800f384:	699b      	ldr	r3, [r3, #24]
 800f386:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800f388:	68fa      	ldr	r2, [r7, #12]
 800f38a:	4b34      	ldr	r3, [pc, #208]	; (800f45c <TIM_OC2_SetConfig+0xfc>)
 800f38c:	4013      	ands	r3, r2
 800f38e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800f390:	68fb      	ldr	r3, [r7, #12]
 800f392:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800f396:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800f398:	683b      	ldr	r3, [r7, #0]
 800f39a:	681b      	ldr	r3, [r3, #0]
 800f39c:	021b      	lsls	r3, r3, #8
 800f39e:	68fa      	ldr	r2, [r7, #12]
 800f3a0:	4313      	orrs	r3, r2
 800f3a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800f3a4:	697b      	ldr	r3, [r7, #20]
 800f3a6:	f023 0320 	bic.w	r3, r3, #32
 800f3aa:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800f3ac:	683b      	ldr	r3, [r7, #0]
 800f3ae:	689b      	ldr	r3, [r3, #8]
 800f3b0:	011b      	lsls	r3, r3, #4
 800f3b2:	697a      	ldr	r2, [r7, #20]
 800f3b4:	4313      	orrs	r3, r2
 800f3b6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800f3b8:	687b      	ldr	r3, [r7, #4]
 800f3ba:	4a29      	ldr	r2, [pc, #164]	; (800f460 <TIM_OC2_SetConfig+0x100>)
 800f3bc:	4293      	cmp	r3, r2
 800f3be:	d003      	beq.n	800f3c8 <TIM_OC2_SetConfig+0x68>
 800f3c0:	687b      	ldr	r3, [r7, #4]
 800f3c2:	4a28      	ldr	r2, [pc, #160]	; (800f464 <TIM_OC2_SetConfig+0x104>)
 800f3c4:	4293      	cmp	r3, r2
 800f3c6:	d10d      	bne.n	800f3e4 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800f3c8:	697b      	ldr	r3, [r7, #20]
 800f3ca:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800f3ce:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800f3d0:	683b      	ldr	r3, [r7, #0]
 800f3d2:	68db      	ldr	r3, [r3, #12]
 800f3d4:	011b      	lsls	r3, r3, #4
 800f3d6:	697a      	ldr	r2, [r7, #20]
 800f3d8:	4313      	orrs	r3, r2
 800f3da:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800f3dc:	697b      	ldr	r3, [r7, #20]
 800f3de:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800f3e2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f3e4:	687b      	ldr	r3, [r7, #4]
 800f3e6:	4a1e      	ldr	r2, [pc, #120]	; (800f460 <TIM_OC2_SetConfig+0x100>)
 800f3e8:	4293      	cmp	r3, r2
 800f3ea:	d00f      	beq.n	800f40c <TIM_OC2_SetConfig+0xac>
 800f3ec:	687b      	ldr	r3, [r7, #4]
 800f3ee:	4a1d      	ldr	r2, [pc, #116]	; (800f464 <TIM_OC2_SetConfig+0x104>)
 800f3f0:	4293      	cmp	r3, r2
 800f3f2:	d00b      	beq.n	800f40c <TIM_OC2_SetConfig+0xac>
 800f3f4:	687b      	ldr	r3, [r7, #4]
 800f3f6:	4a1c      	ldr	r2, [pc, #112]	; (800f468 <TIM_OC2_SetConfig+0x108>)
 800f3f8:	4293      	cmp	r3, r2
 800f3fa:	d007      	beq.n	800f40c <TIM_OC2_SetConfig+0xac>
 800f3fc:	687b      	ldr	r3, [r7, #4]
 800f3fe:	4a1b      	ldr	r2, [pc, #108]	; (800f46c <TIM_OC2_SetConfig+0x10c>)
 800f400:	4293      	cmp	r3, r2
 800f402:	d003      	beq.n	800f40c <TIM_OC2_SetConfig+0xac>
 800f404:	687b      	ldr	r3, [r7, #4]
 800f406:	4a1a      	ldr	r2, [pc, #104]	; (800f470 <TIM_OC2_SetConfig+0x110>)
 800f408:	4293      	cmp	r3, r2
 800f40a:	d113      	bne.n	800f434 <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800f40c:	693b      	ldr	r3, [r7, #16]
 800f40e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800f412:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800f414:	693b      	ldr	r3, [r7, #16]
 800f416:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800f41a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800f41c:	683b      	ldr	r3, [r7, #0]
 800f41e:	695b      	ldr	r3, [r3, #20]
 800f420:	009b      	lsls	r3, r3, #2
 800f422:	693a      	ldr	r2, [r7, #16]
 800f424:	4313      	orrs	r3, r2
 800f426:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800f428:	683b      	ldr	r3, [r7, #0]
 800f42a:	699b      	ldr	r3, [r3, #24]
 800f42c:	009b      	lsls	r3, r3, #2
 800f42e:	693a      	ldr	r2, [r7, #16]
 800f430:	4313      	orrs	r3, r2
 800f432:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f434:	687b      	ldr	r3, [r7, #4]
 800f436:	693a      	ldr	r2, [r7, #16]
 800f438:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800f43a:	687b      	ldr	r3, [r7, #4]
 800f43c:	68fa      	ldr	r2, [r7, #12]
 800f43e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800f440:	683b      	ldr	r3, [r7, #0]
 800f442:	685a      	ldr	r2, [r3, #4]
 800f444:	687b      	ldr	r3, [r7, #4]
 800f446:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f448:	687b      	ldr	r3, [r7, #4]
 800f44a:	697a      	ldr	r2, [r7, #20]
 800f44c:	621a      	str	r2, [r3, #32]
}
 800f44e:	bf00      	nop
 800f450:	371c      	adds	r7, #28
 800f452:	46bd      	mov	sp, r7
 800f454:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f458:	4770      	bx	lr
 800f45a:	bf00      	nop
 800f45c:	feff8fff 	.word	0xfeff8fff
 800f460:	40010000 	.word	0x40010000
 800f464:	40010400 	.word	0x40010400
 800f468:	40014000 	.word	0x40014000
 800f46c:	40014400 	.word	0x40014400
 800f470:	40014800 	.word	0x40014800

0800f474 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800f474:	b480      	push	{r7}
 800f476:	b087      	sub	sp, #28
 800f478:	af00      	add	r7, sp, #0
 800f47a:	6078      	str	r0, [r7, #4]
 800f47c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f47e:	687b      	ldr	r3, [r7, #4]
 800f480:	6a1b      	ldr	r3, [r3, #32]
 800f482:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800f484:	687b      	ldr	r3, [r7, #4]
 800f486:	6a1b      	ldr	r3, [r3, #32]
 800f488:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800f48c:	687b      	ldr	r3, [r7, #4]
 800f48e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f490:	687b      	ldr	r3, [r7, #4]
 800f492:	685b      	ldr	r3, [r3, #4]
 800f494:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800f496:	687b      	ldr	r3, [r7, #4]
 800f498:	69db      	ldr	r3, [r3, #28]
 800f49a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800f49c:	68fa      	ldr	r2, [r7, #12]
 800f49e:	4b33      	ldr	r3, [pc, #204]	; (800f56c <TIM_OC3_SetConfig+0xf8>)
 800f4a0:	4013      	ands	r3, r2
 800f4a2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800f4a4:	68fb      	ldr	r3, [r7, #12]
 800f4a6:	f023 0303 	bic.w	r3, r3, #3
 800f4aa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800f4ac:	683b      	ldr	r3, [r7, #0]
 800f4ae:	681b      	ldr	r3, [r3, #0]
 800f4b0:	68fa      	ldr	r2, [r7, #12]
 800f4b2:	4313      	orrs	r3, r2
 800f4b4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800f4b6:	697b      	ldr	r3, [r7, #20]
 800f4b8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800f4bc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800f4be:	683b      	ldr	r3, [r7, #0]
 800f4c0:	689b      	ldr	r3, [r3, #8]
 800f4c2:	021b      	lsls	r3, r3, #8
 800f4c4:	697a      	ldr	r2, [r7, #20]
 800f4c6:	4313      	orrs	r3, r2
 800f4c8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800f4ca:	687b      	ldr	r3, [r7, #4]
 800f4cc:	4a28      	ldr	r2, [pc, #160]	; (800f570 <TIM_OC3_SetConfig+0xfc>)
 800f4ce:	4293      	cmp	r3, r2
 800f4d0:	d003      	beq.n	800f4da <TIM_OC3_SetConfig+0x66>
 800f4d2:	687b      	ldr	r3, [r7, #4]
 800f4d4:	4a27      	ldr	r2, [pc, #156]	; (800f574 <TIM_OC3_SetConfig+0x100>)
 800f4d6:	4293      	cmp	r3, r2
 800f4d8:	d10d      	bne.n	800f4f6 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800f4da:	697b      	ldr	r3, [r7, #20]
 800f4dc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800f4e0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800f4e2:	683b      	ldr	r3, [r7, #0]
 800f4e4:	68db      	ldr	r3, [r3, #12]
 800f4e6:	021b      	lsls	r3, r3, #8
 800f4e8:	697a      	ldr	r2, [r7, #20]
 800f4ea:	4313      	orrs	r3, r2
 800f4ec:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800f4ee:	697b      	ldr	r3, [r7, #20]
 800f4f0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800f4f4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f4f6:	687b      	ldr	r3, [r7, #4]
 800f4f8:	4a1d      	ldr	r2, [pc, #116]	; (800f570 <TIM_OC3_SetConfig+0xfc>)
 800f4fa:	4293      	cmp	r3, r2
 800f4fc:	d00f      	beq.n	800f51e <TIM_OC3_SetConfig+0xaa>
 800f4fe:	687b      	ldr	r3, [r7, #4]
 800f500:	4a1c      	ldr	r2, [pc, #112]	; (800f574 <TIM_OC3_SetConfig+0x100>)
 800f502:	4293      	cmp	r3, r2
 800f504:	d00b      	beq.n	800f51e <TIM_OC3_SetConfig+0xaa>
 800f506:	687b      	ldr	r3, [r7, #4]
 800f508:	4a1b      	ldr	r2, [pc, #108]	; (800f578 <TIM_OC3_SetConfig+0x104>)
 800f50a:	4293      	cmp	r3, r2
 800f50c:	d007      	beq.n	800f51e <TIM_OC3_SetConfig+0xaa>
 800f50e:	687b      	ldr	r3, [r7, #4]
 800f510:	4a1a      	ldr	r2, [pc, #104]	; (800f57c <TIM_OC3_SetConfig+0x108>)
 800f512:	4293      	cmp	r3, r2
 800f514:	d003      	beq.n	800f51e <TIM_OC3_SetConfig+0xaa>
 800f516:	687b      	ldr	r3, [r7, #4]
 800f518:	4a19      	ldr	r2, [pc, #100]	; (800f580 <TIM_OC3_SetConfig+0x10c>)
 800f51a:	4293      	cmp	r3, r2
 800f51c:	d113      	bne.n	800f546 <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800f51e:	693b      	ldr	r3, [r7, #16]
 800f520:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800f524:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800f526:	693b      	ldr	r3, [r7, #16]
 800f528:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800f52c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800f52e:	683b      	ldr	r3, [r7, #0]
 800f530:	695b      	ldr	r3, [r3, #20]
 800f532:	011b      	lsls	r3, r3, #4
 800f534:	693a      	ldr	r2, [r7, #16]
 800f536:	4313      	orrs	r3, r2
 800f538:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800f53a:	683b      	ldr	r3, [r7, #0]
 800f53c:	699b      	ldr	r3, [r3, #24]
 800f53e:	011b      	lsls	r3, r3, #4
 800f540:	693a      	ldr	r2, [r7, #16]
 800f542:	4313      	orrs	r3, r2
 800f544:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f546:	687b      	ldr	r3, [r7, #4]
 800f548:	693a      	ldr	r2, [r7, #16]
 800f54a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800f54c:	687b      	ldr	r3, [r7, #4]
 800f54e:	68fa      	ldr	r2, [r7, #12]
 800f550:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800f552:	683b      	ldr	r3, [r7, #0]
 800f554:	685a      	ldr	r2, [r3, #4]
 800f556:	687b      	ldr	r3, [r7, #4]
 800f558:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f55a:	687b      	ldr	r3, [r7, #4]
 800f55c:	697a      	ldr	r2, [r7, #20]
 800f55e:	621a      	str	r2, [r3, #32]
}
 800f560:	bf00      	nop
 800f562:	371c      	adds	r7, #28
 800f564:	46bd      	mov	sp, r7
 800f566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f56a:	4770      	bx	lr
 800f56c:	fffeff8f 	.word	0xfffeff8f
 800f570:	40010000 	.word	0x40010000
 800f574:	40010400 	.word	0x40010400
 800f578:	40014000 	.word	0x40014000
 800f57c:	40014400 	.word	0x40014400
 800f580:	40014800 	.word	0x40014800

0800f584 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800f584:	b480      	push	{r7}
 800f586:	b087      	sub	sp, #28
 800f588:	af00      	add	r7, sp, #0
 800f58a:	6078      	str	r0, [r7, #4]
 800f58c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f58e:	687b      	ldr	r3, [r7, #4]
 800f590:	6a1b      	ldr	r3, [r3, #32]
 800f592:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800f594:	687b      	ldr	r3, [r7, #4]
 800f596:	6a1b      	ldr	r3, [r3, #32]
 800f598:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800f59c:	687b      	ldr	r3, [r7, #4]
 800f59e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f5a0:	687b      	ldr	r3, [r7, #4]
 800f5a2:	685b      	ldr	r3, [r3, #4]
 800f5a4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800f5a6:	687b      	ldr	r3, [r7, #4]
 800f5a8:	69db      	ldr	r3, [r3, #28]
 800f5aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800f5ac:	68fa      	ldr	r2, [r7, #12]
 800f5ae:	4b24      	ldr	r3, [pc, #144]	; (800f640 <TIM_OC4_SetConfig+0xbc>)
 800f5b0:	4013      	ands	r3, r2
 800f5b2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800f5b4:	68fb      	ldr	r3, [r7, #12]
 800f5b6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800f5ba:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800f5bc:	683b      	ldr	r3, [r7, #0]
 800f5be:	681b      	ldr	r3, [r3, #0]
 800f5c0:	021b      	lsls	r3, r3, #8
 800f5c2:	68fa      	ldr	r2, [r7, #12]
 800f5c4:	4313      	orrs	r3, r2
 800f5c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800f5c8:	693b      	ldr	r3, [r7, #16]
 800f5ca:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800f5ce:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800f5d0:	683b      	ldr	r3, [r7, #0]
 800f5d2:	689b      	ldr	r3, [r3, #8]
 800f5d4:	031b      	lsls	r3, r3, #12
 800f5d6:	693a      	ldr	r2, [r7, #16]
 800f5d8:	4313      	orrs	r3, r2
 800f5da:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f5dc:	687b      	ldr	r3, [r7, #4]
 800f5de:	4a19      	ldr	r2, [pc, #100]	; (800f644 <TIM_OC4_SetConfig+0xc0>)
 800f5e0:	4293      	cmp	r3, r2
 800f5e2:	d00f      	beq.n	800f604 <TIM_OC4_SetConfig+0x80>
 800f5e4:	687b      	ldr	r3, [r7, #4]
 800f5e6:	4a18      	ldr	r2, [pc, #96]	; (800f648 <TIM_OC4_SetConfig+0xc4>)
 800f5e8:	4293      	cmp	r3, r2
 800f5ea:	d00b      	beq.n	800f604 <TIM_OC4_SetConfig+0x80>
 800f5ec:	687b      	ldr	r3, [r7, #4]
 800f5ee:	4a17      	ldr	r2, [pc, #92]	; (800f64c <TIM_OC4_SetConfig+0xc8>)
 800f5f0:	4293      	cmp	r3, r2
 800f5f2:	d007      	beq.n	800f604 <TIM_OC4_SetConfig+0x80>
 800f5f4:	687b      	ldr	r3, [r7, #4]
 800f5f6:	4a16      	ldr	r2, [pc, #88]	; (800f650 <TIM_OC4_SetConfig+0xcc>)
 800f5f8:	4293      	cmp	r3, r2
 800f5fa:	d003      	beq.n	800f604 <TIM_OC4_SetConfig+0x80>
 800f5fc:	687b      	ldr	r3, [r7, #4]
 800f5fe:	4a15      	ldr	r2, [pc, #84]	; (800f654 <TIM_OC4_SetConfig+0xd0>)
 800f600:	4293      	cmp	r3, r2
 800f602:	d109      	bne.n	800f618 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800f604:	697b      	ldr	r3, [r7, #20]
 800f606:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800f60a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800f60c:	683b      	ldr	r3, [r7, #0]
 800f60e:	695b      	ldr	r3, [r3, #20]
 800f610:	019b      	lsls	r3, r3, #6
 800f612:	697a      	ldr	r2, [r7, #20]
 800f614:	4313      	orrs	r3, r2
 800f616:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f618:	687b      	ldr	r3, [r7, #4]
 800f61a:	697a      	ldr	r2, [r7, #20]
 800f61c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800f61e:	687b      	ldr	r3, [r7, #4]
 800f620:	68fa      	ldr	r2, [r7, #12]
 800f622:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800f624:	683b      	ldr	r3, [r7, #0]
 800f626:	685a      	ldr	r2, [r3, #4]
 800f628:	687b      	ldr	r3, [r7, #4]
 800f62a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f62c:	687b      	ldr	r3, [r7, #4]
 800f62e:	693a      	ldr	r2, [r7, #16]
 800f630:	621a      	str	r2, [r3, #32]
}
 800f632:	bf00      	nop
 800f634:	371c      	adds	r7, #28
 800f636:	46bd      	mov	sp, r7
 800f638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f63c:	4770      	bx	lr
 800f63e:	bf00      	nop
 800f640:	feff8fff 	.word	0xfeff8fff
 800f644:	40010000 	.word	0x40010000
 800f648:	40010400 	.word	0x40010400
 800f64c:	40014000 	.word	0x40014000
 800f650:	40014400 	.word	0x40014400
 800f654:	40014800 	.word	0x40014800

0800f658 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800f658:	b480      	push	{r7}
 800f65a:	b087      	sub	sp, #28
 800f65c:	af00      	add	r7, sp, #0
 800f65e:	6078      	str	r0, [r7, #4]
 800f660:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f662:	687b      	ldr	r3, [r7, #4]
 800f664:	6a1b      	ldr	r3, [r3, #32]
 800f666:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800f668:	687b      	ldr	r3, [r7, #4]
 800f66a:	6a1b      	ldr	r3, [r3, #32]
 800f66c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800f670:	687b      	ldr	r3, [r7, #4]
 800f672:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f674:	687b      	ldr	r3, [r7, #4]
 800f676:	685b      	ldr	r3, [r3, #4]
 800f678:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800f67a:	687b      	ldr	r3, [r7, #4]
 800f67c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800f67e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800f680:	68fa      	ldr	r2, [r7, #12]
 800f682:	4b21      	ldr	r3, [pc, #132]	; (800f708 <TIM_OC5_SetConfig+0xb0>)
 800f684:	4013      	ands	r3, r2
 800f686:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800f688:	683b      	ldr	r3, [r7, #0]
 800f68a:	681b      	ldr	r3, [r3, #0]
 800f68c:	68fa      	ldr	r2, [r7, #12]
 800f68e:	4313      	orrs	r3, r2
 800f690:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800f692:	693b      	ldr	r3, [r7, #16]
 800f694:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800f698:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800f69a:	683b      	ldr	r3, [r7, #0]
 800f69c:	689b      	ldr	r3, [r3, #8]
 800f69e:	041b      	lsls	r3, r3, #16
 800f6a0:	693a      	ldr	r2, [r7, #16]
 800f6a2:	4313      	orrs	r3, r2
 800f6a4:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f6a6:	687b      	ldr	r3, [r7, #4]
 800f6a8:	4a18      	ldr	r2, [pc, #96]	; (800f70c <TIM_OC5_SetConfig+0xb4>)
 800f6aa:	4293      	cmp	r3, r2
 800f6ac:	d00f      	beq.n	800f6ce <TIM_OC5_SetConfig+0x76>
 800f6ae:	687b      	ldr	r3, [r7, #4]
 800f6b0:	4a17      	ldr	r2, [pc, #92]	; (800f710 <TIM_OC5_SetConfig+0xb8>)
 800f6b2:	4293      	cmp	r3, r2
 800f6b4:	d00b      	beq.n	800f6ce <TIM_OC5_SetConfig+0x76>
 800f6b6:	687b      	ldr	r3, [r7, #4]
 800f6b8:	4a16      	ldr	r2, [pc, #88]	; (800f714 <TIM_OC5_SetConfig+0xbc>)
 800f6ba:	4293      	cmp	r3, r2
 800f6bc:	d007      	beq.n	800f6ce <TIM_OC5_SetConfig+0x76>
 800f6be:	687b      	ldr	r3, [r7, #4]
 800f6c0:	4a15      	ldr	r2, [pc, #84]	; (800f718 <TIM_OC5_SetConfig+0xc0>)
 800f6c2:	4293      	cmp	r3, r2
 800f6c4:	d003      	beq.n	800f6ce <TIM_OC5_SetConfig+0x76>
 800f6c6:	687b      	ldr	r3, [r7, #4]
 800f6c8:	4a14      	ldr	r2, [pc, #80]	; (800f71c <TIM_OC5_SetConfig+0xc4>)
 800f6ca:	4293      	cmp	r3, r2
 800f6cc:	d109      	bne.n	800f6e2 <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800f6ce:	697b      	ldr	r3, [r7, #20]
 800f6d0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800f6d4:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800f6d6:	683b      	ldr	r3, [r7, #0]
 800f6d8:	695b      	ldr	r3, [r3, #20]
 800f6da:	021b      	lsls	r3, r3, #8
 800f6dc:	697a      	ldr	r2, [r7, #20]
 800f6de:	4313      	orrs	r3, r2
 800f6e0:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f6e2:	687b      	ldr	r3, [r7, #4]
 800f6e4:	697a      	ldr	r2, [r7, #20]
 800f6e6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800f6e8:	687b      	ldr	r3, [r7, #4]
 800f6ea:	68fa      	ldr	r2, [r7, #12]
 800f6ec:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800f6ee:	683b      	ldr	r3, [r7, #0]
 800f6f0:	685a      	ldr	r2, [r3, #4]
 800f6f2:	687b      	ldr	r3, [r7, #4]
 800f6f4:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f6f6:	687b      	ldr	r3, [r7, #4]
 800f6f8:	693a      	ldr	r2, [r7, #16]
 800f6fa:	621a      	str	r2, [r3, #32]
}
 800f6fc:	bf00      	nop
 800f6fe:	371c      	adds	r7, #28
 800f700:	46bd      	mov	sp, r7
 800f702:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f706:	4770      	bx	lr
 800f708:	fffeff8f 	.word	0xfffeff8f
 800f70c:	40010000 	.word	0x40010000
 800f710:	40010400 	.word	0x40010400
 800f714:	40014000 	.word	0x40014000
 800f718:	40014400 	.word	0x40014400
 800f71c:	40014800 	.word	0x40014800

0800f720 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800f720:	b480      	push	{r7}
 800f722:	b087      	sub	sp, #28
 800f724:	af00      	add	r7, sp, #0
 800f726:	6078      	str	r0, [r7, #4]
 800f728:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f72a:	687b      	ldr	r3, [r7, #4]
 800f72c:	6a1b      	ldr	r3, [r3, #32]
 800f72e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800f730:	687b      	ldr	r3, [r7, #4]
 800f732:	6a1b      	ldr	r3, [r3, #32]
 800f734:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800f738:	687b      	ldr	r3, [r7, #4]
 800f73a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f73c:	687b      	ldr	r3, [r7, #4]
 800f73e:	685b      	ldr	r3, [r3, #4]
 800f740:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800f742:	687b      	ldr	r3, [r7, #4]
 800f744:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800f746:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800f748:	68fa      	ldr	r2, [r7, #12]
 800f74a:	4b22      	ldr	r3, [pc, #136]	; (800f7d4 <TIM_OC6_SetConfig+0xb4>)
 800f74c:	4013      	ands	r3, r2
 800f74e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800f750:	683b      	ldr	r3, [r7, #0]
 800f752:	681b      	ldr	r3, [r3, #0]
 800f754:	021b      	lsls	r3, r3, #8
 800f756:	68fa      	ldr	r2, [r7, #12]
 800f758:	4313      	orrs	r3, r2
 800f75a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800f75c:	693b      	ldr	r3, [r7, #16]
 800f75e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800f762:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800f764:	683b      	ldr	r3, [r7, #0]
 800f766:	689b      	ldr	r3, [r3, #8]
 800f768:	051b      	lsls	r3, r3, #20
 800f76a:	693a      	ldr	r2, [r7, #16]
 800f76c:	4313      	orrs	r3, r2
 800f76e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f770:	687b      	ldr	r3, [r7, #4]
 800f772:	4a19      	ldr	r2, [pc, #100]	; (800f7d8 <TIM_OC6_SetConfig+0xb8>)
 800f774:	4293      	cmp	r3, r2
 800f776:	d00f      	beq.n	800f798 <TIM_OC6_SetConfig+0x78>
 800f778:	687b      	ldr	r3, [r7, #4]
 800f77a:	4a18      	ldr	r2, [pc, #96]	; (800f7dc <TIM_OC6_SetConfig+0xbc>)
 800f77c:	4293      	cmp	r3, r2
 800f77e:	d00b      	beq.n	800f798 <TIM_OC6_SetConfig+0x78>
 800f780:	687b      	ldr	r3, [r7, #4]
 800f782:	4a17      	ldr	r2, [pc, #92]	; (800f7e0 <TIM_OC6_SetConfig+0xc0>)
 800f784:	4293      	cmp	r3, r2
 800f786:	d007      	beq.n	800f798 <TIM_OC6_SetConfig+0x78>
 800f788:	687b      	ldr	r3, [r7, #4]
 800f78a:	4a16      	ldr	r2, [pc, #88]	; (800f7e4 <TIM_OC6_SetConfig+0xc4>)
 800f78c:	4293      	cmp	r3, r2
 800f78e:	d003      	beq.n	800f798 <TIM_OC6_SetConfig+0x78>
 800f790:	687b      	ldr	r3, [r7, #4]
 800f792:	4a15      	ldr	r2, [pc, #84]	; (800f7e8 <TIM_OC6_SetConfig+0xc8>)
 800f794:	4293      	cmp	r3, r2
 800f796:	d109      	bne.n	800f7ac <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800f798:	697b      	ldr	r3, [r7, #20]
 800f79a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800f79e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800f7a0:	683b      	ldr	r3, [r7, #0]
 800f7a2:	695b      	ldr	r3, [r3, #20]
 800f7a4:	029b      	lsls	r3, r3, #10
 800f7a6:	697a      	ldr	r2, [r7, #20]
 800f7a8:	4313      	orrs	r3, r2
 800f7aa:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f7ac:	687b      	ldr	r3, [r7, #4]
 800f7ae:	697a      	ldr	r2, [r7, #20]
 800f7b0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800f7b2:	687b      	ldr	r3, [r7, #4]
 800f7b4:	68fa      	ldr	r2, [r7, #12]
 800f7b6:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800f7b8:	683b      	ldr	r3, [r7, #0]
 800f7ba:	685a      	ldr	r2, [r3, #4]
 800f7bc:	687b      	ldr	r3, [r7, #4]
 800f7be:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f7c0:	687b      	ldr	r3, [r7, #4]
 800f7c2:	693a      	ldr	r2, [r7, #16]
 800f7c4:	621a      	str	r2, [r3, #32]
}
 800f7c6:	bf00      	nop
 800f7c8:	371c      	adds	r7, #28
 800f7ca:	46bd      	mov	sp, r7
 800f7cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7d0:	4770      	bx	lr
 800f7d2:	bf00      	nop
 800f7d4:	feff8fff 	.word	0xfeff8fff
 800f7d8:	40010000 	.word	0x40010000
 800f7dc:	40010400 	.word	0x40010400
 800f7e0:	40014000 	.word	0x40014000
 800f7e4:	40014400 	.word	0x40014400
 800f7e8:	40014800 	.word	0x40014800

0800f7ec <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800f7ec:	b480      	push	{r7}
 800f7ee:	b087      	sub	sp, #28
 800f7f0:	af00      	add	r7, sp, #0
 800f7f2:	60f8      	str	r0, [r7, #12]
 800f7f4:	60b9      	str	r1, [r7, #8]
 800f7f6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800f7f8:	68fb      	ldr	r3, [r7, #12]
 800f7fa:	6a1b      	ldr	r3, [r3, #32]
 800f7fc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800f7fe:	68fb      	ldr	r3, [r7, #12]
 800f800:	6a1b      	ldr	r3, [r3, #32]
 800f802:	f023 0201 	bic.w	r2, r3, #1
 800f806:	68fb      	ldr	r3, [r7, #12]
 800f808:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800f80a:	68fb      	ldr	r3, [r7, #12]
 800f80c:	699b      	ldr	r3, [r3, #24]
 800f80e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800f810:	693b      	ldr	r3, [r7, #16]
 800f812:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800f816:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800f818:	687b      	ldr	r3, [r7, #4]
 800f81a:	011b      	lsls	r3, r3, #4
 800f81c:	693a      	ldr	r2, [r7, #16]
 800f81e:	4313      	orrs	r3, r2
 800f820:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800f822:	697b      	ldr	r3, [r7, #20]
 800f824:	f023 030a 	bic.w	r3, r3, #10
 800f828:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800f82a:	697a      	ldr	r2, [r7, #20]
 800f82c:	68bb      	ldr	r3, [r7, #8]
 800f82e:	4313      	orrs	r3, r2
 800f830:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800f832:	68fb      	ldr	r3, [r7, #12]
 800f834:	693a      	ldr	r2, [r7, #16]
 800f836:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800f838:	68fb      	ldr	r3, [r7, #12]
 800f83a:	697a      	ldr	r2, [r7, #20]
 800f83c:	621a      	str	r2, [r3, #32]
}
 800f83e:	bf00      	nop
 800f840:	371c      	adds	r7, #28
 800f842:	46bd      	mov	sp, r7
 800f844:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f848:	4770      	bx	lr

0800f84a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800f84a:	b480      	push	{r7}
 800f84c:	b087      	sub	sp, #28
 800f84e:	af00      	add	r7, sp, #0
 800f850:	60f8      	str	r0, [r7, #12]
 800f852:	60b9      	str	r1, [r7, #8]
 800f854:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800f856:	68fb      	ldr	r3, [r7, #12]
 800f858:	6a1b      	ldr	r3, [r3, #32]
 800f85a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800f85c:	68fb      	ldr	r3, [r7, #12]
 800f85e:	6a1b      	ldr	r3, [r3, #32]
 800f860:	f023 0210 	bic.w	r2, r3, #16
 800f864:	68fb      	ldr	r3, [r7, #12]
 800f866:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800f868:	68fb      	ldr	r3, [r7, #12]
 800f86a:	699b      	ldr	r3, [r3, #24]
 800f86c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800f86e:	693b      	ldr	r3, [r7, #16]
 800f870:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800f874:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800f876:	687b      	ldr	r3, [r7, #4]
 800f878:	031b      	lsls	r3, r3, #12
 800f87a:	693a      	ldr	r2, [r7, #16]
 800f87c:	4313      	orrs	r3, r2
 800f87e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800f880:	697b      	ldr	r3, [r7, #20]
 800f882:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800f886:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800f888:	68bb      	ldr	r3, [r7, #8]
 800f88a:	011b      	lsls	r3, r3, #4
 800f88c:	697a      	ldr	r2, [r7, #20]
 800f88e:	4313      	orrs	r3, r2
 800f890:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800f892:	68fb      	ldr	r3, [r7, #12]
 800f894:	693a      	ldr	r2, [r7, #16]
 800f896:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800f898:	68fb      	ldr	r3, [r7, #12]
 800f89a:	697a      	ldr	r2, [r7, #20]
 800f89c:	621a      	str	r2, [r3, #32]
}
 800f89e:	bf00      	nop
 800f8a0:	371c      	adds	r7, #28
 800f8a2:	46bd      	mov	sp, r7
 800f8a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8a8:	4770      	bx	lr
	...

0800f8ac <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800f8ac:	b480      	push	{r7}
 800f8ae:	b085      	sub	sp, #20
 800f8b0:	af00      	add	r7, sp, #0
 800f8b2:	6078      	str	r0, [r7, #4]
 800f8b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800f8b6:	687b      	ldr	r3, [r7, #4]
 800f8b8:	689b      	ldr	r3, [r3, #8]
 800f8ba:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800f8bc:	68fa      	ldr	r2, [r7, #12]
 800f8be:	4b09      	ldr	r3, [pc, #36]	; (800f8e4 <TIM_ITRx_SetConfig+0x38>)
 800f8c0:	4013      	ands	r3, r2
 800f8c2:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800f8c4:	683a      	ldr	r2, [r7, #0]
 800f8c6:	68fb      	ldr	r3, [r7, #12]
 800f8c8:	4313      	orrs	r3, r2
 800f8ca:	f043 0307 	orr.w	r3, r3, #7
 800f8ce:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800f8d0:	687b      	ldr	r3, [r7, #4]
 800f8d2:	68fa      	ldr	r2, [r7, #12]
 800f8d4:	609a      	str	r2, [r3, #8]
}
 800f8d6:	bf00      	nop
 800f8d8:	3714      	adds	r7, #20
 800f8da:	46bd      	mov	sp, r7
 800f8dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8e0:	4770      	bx	lr
 800f8e2:	bf00      	nop
 800f8e4:	ffcfff8f 	.word	0xffcfff8f

0800f8e8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800f8e8:	b480      	push	{r7}
 800f8ea:	b087      	sub	sp, #28
 800f8ec:	af00      	add	r7, sp, #0
 800f8ee:	60f8      	str	r0, [r7, #12]
 800f8f0:	60b9      	str	r1, [r7, #8]
 800f8f2:	607a      	str	r2, [r7, #4]
 800f8f4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800f8f6:	68fb      	ldr	r3, [r7, #12]
 800f8f8:	689b      	ldr	r3, [r3, #8]
 800f8fa:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800f8fc:	697b      	ldr	r3, [r7, #20]
 800f8fe:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800f902:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800f904:	683b      	ldr	r3, [r7, #0]
 800f906:	021a      	lsls	r2, r3, #8
 800f908:	687b      	ldr	r3, [r7, #4]
 800f90a:	431a      	orrs	r2, r3
 800f90c:	68bb      	ldr	r3, [r7, #8]
 800f90e:	4313      	orrs	r3, r2
 800f910:	697a      	ldr	r2, [r7, #20]
 800f912:	4313      	orrs	r3, r2
 800f914:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800f916:	68fb      	ldr	r3, [r7, #12]
 800f918:	697a      	ldr	r2, [r7, #20]
 800f91a:	609a      	str	r2, [r3, #8]
}
 800f91c:	bf00      	nop
 800f91e:	371c      	adds	r7, #28
 800f920:	46bd      	mov	sp, r7
 800f922:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f926:	4770      	bx	lr

0800f928 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800f928:	b480      	push	{r7}
 800f92a:	b087      	sub	sp, #28
 800f92c:	af00      	add	r7, sp, #0
 800f92e:	60f8      	str	r0, [r7, #12]
 800f930:	60b9      	str	r1, [r7, #8]
 800f932:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800f934:	68bb      	ldr	r3, [r7, #8]
 800f936:	f003 031f 	and.w	r3, r3, #31
 800f93a:	2201      	movs	r2, #1
 800f93c:	fa02 f303 	lsl.w	r3, r2, r3
 800f940:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800f942:	68fb      	ldr	r3, [r7, #12]
 800f944:	6a1a      	ldr	r2, [r3, #32]
 800f946:	697b      	ldr	r3, [r7, #20]
 800f948:	43db      	mvns	r3, r3
 800f94a:	401a      	ands	r2, r3
 800f94c:	68fb      	ldr	r3, [r7, #12]
 800f94e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800f950:	68fb      	ldr	r3, [r7, #12]
 800f952:	6a1a      	ldr	r2, [r3, #32]
 800f954:	68bb      	ldr	r3, [r7, #8]
 800f956:	f003 031f 	and.w	r3, r3, #31
 800f95a:	6879      	ldr	r1, [r7, #4]
 800f95c:	fa01 f303 	lsl.w	r3, r1, r3
 800f960:	431a      	orrs	r2, r3
 800f962:	68fb      	ldr	r3, [r7, #12]
 800f964:	621a      	str	r2, [r3, #32]
}
 800f966:	bf00      	nop
 800f968:	371c      	adds	r7, #28
 800f96a:	46bd      	mov	sp, r7
 800f96c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f970:	4770      	bx	lr
	...

0800f974 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800f974:	b480      	push	{r7}
 800f976:	b085      	sub	sp, #20
 800f978:	af00      	add	r7, sp, #0
 800f97a:	6078      	str	r0, [r7, #4]
 800f97c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800f97e:	687b      	ldr	r3, [r7, #4]
 800f980:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800f984:	2b01      	cmp	r3, #1
 800f986:	d101      	bne.n	800f98c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800f988:	2302      	movs	r3, #2
 800f98a:	e06d      	b.n	800fa68 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800f98c:	687b      	ldr	r3, [r7, #4]
 800f98e:	2201      	movs	r2, #1
 800f990:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800f994:	687b      	ldr	r3, [r7, #4]
 800f996:	2202      	movs	r2, #2
 800f998:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800f99c:	687b      	ldr	r3, [r7, #4]
 800f99e:	681b      	ldr	r3, [r3, #0]
 800f9a0:	685b      	ldr	r3, [r3, #4]
 800f9a2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800f9a4:	687b      	ldr	r3, [r7, #4]
 800f9a6:	681b      	ldr	r3, [r3, #0]
 800f9a8:	689b      	ldr	r3, [r3, #8]
 800f9aa:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800f9ac:	687b      	ldr	r3, [r7, #4]
 800f9ae:	681b      	ldr	r3, [r3, #0]
 800f9b0:	4a30      	ldr	r2, [pc, #192]	; (800fa74 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800f9b2:	4293      	cmp	r3, r2
 800f9b4:	d004      	beq.n	800f9c0 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800f9b6:	687b      	ldr	r3, [r7, #4]
 800f9b8:	681b      	ldr	r3, [r3, #0]
 800f9ba:	4a2f      	ldr	r2, [pc, #188]	; (800fa78 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800f9bc:	4293      	cmp	r3, r2
 800f9be:	d108      	bne.n	800f9d2 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800f9c0:	68fb      	ldr	r3, [r7, #12]
 800f9c2:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800f9c6:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800f9c8:	683b      	ldr	r3, [r7, #0]
 800f9ca:	685b      	ldr	r3, [r3, #4]
 800f9cc:	68fa      	ldr	r2, [r7, #12]
 800f9ce:	4313      	orrs	r3, r2
 800f9d0:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800f9d2:	68fb      	ldr	r3, [r7, #12]
 800f9d4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800f9d8:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800f9da:	683b      	ldr	r3, [r7, #0]
 800f9dc:	681b      	ldr	r3, [r3, #0]
 800f9de:	68fa      	ldr	r2, [r7, #12]
 800f9e0:	4313      	orrs	r3, r2
 800f9e2:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800f9e4:	687b      	ldr	r3, [r7, #4]
 800f9e6:	681b      	ldr	r3, [r3, #0]
 800f9e8:	68fa      	ldr	r2, [r7, #12]
 800f9ea:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800f9ec:	687b      	ldr	r3, [r7, #4]
 800f9ee:	681b      	ldr	r3, [r3, #0]
 800f9f0:	4a20      	ldr	r2, [pc, #128]	; (800fa74 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800f9f2:	4293      	cmp	r3, r2
 800f9f4:	d022      	beq.n	800fa3c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800f9f6:	687b      	ldr	r3, [r7, #4]
 800f9f8:	681b      	ldr	r3, [r3, #0]
 800f9fa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800f9fe:	d01d      	beq.n	800fa3c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800fa00:	687b      	ldr	r3, [r7, #4]
 800fa02:	681b      	ldr	r3, [r3, #0]
 800fa04:	4a1d      	ldr	r2, [pc, #116]	; (800fa7c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800fa06:	4293      	cmp	r3, r2
 800fa08:	d018      	beq.n	800fa3c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800fa0a:	687b      	ldr	r3, [r7, #4]
 800fa0c:	681b      	ldr	r3, [r3, #0]
 800fa0e:	4a1c      	ldr	r2, [pc, #112]	; (800fa80 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800fa10:	4293      	cmp	r3, r2
 800fa12:	d013      	beq.n	800fa3c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800fa14:	687b      	ldr	r3, [r7, #4]
 800fa16:	681b      	ldr	r3, [r3, #0]
 800fa18:	4a1a      	ldr	r2, [pc, #104]	; (800fa84 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800fa1a:	4293      	cmp	r3, r2
 800fa1c:	d00e      	beq.n	800fa3c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800fa1e:	687b      	ldr	r3, [r7, #4]
 800fa20:	681b      	ldr	r3, [r3, #0]
 800fa22:	4a15      	ldr	r2, [pc, #84]	; (800fa78 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800fa24:	4293      	cmp	r3, r2
 800fa26:	d009      	beq.n	800fa3c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800fa28:	687b      	ldr	r3, [r7, #4]
 800fa2a:	681b      	ldr	r3, [r3, #0]
 800fa2c:	4a16      	ldr	r2, [pc, #88]	; (800fa88 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800fa2e:	4293      	cmp	r3, r2
 800fa30:	d004      	beq.n	800fa3c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800fa32:	687b      	ldr	r3, [r7, #4]
 800fa34:	681b      	ldr	r3, [r3, #0]
 800fa36:	4a15      	ldr	r2, [pc, #84]	; (800fa8c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800fa38:	4293      	cmp	r3, r2
 800fa3a:	d10c      	bne.n	800fa56 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800fa3c:	68bb      	ldr	r3, [r7, #8]
 800fa3e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800fa42:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800fa44:	683b      	ldr	r3, [r7, #0]
 800fa46:	689b      	ldr	r3, [r3, #8]
 800fa48:	68ba      	ldr	r2, [r7, #8]
 800fa4a:	4313      	orrs	r3, r2
 800fa4c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800fa4e:	687b      	ldr	r3, [r7, #4]
 800fa50:	681b      	ldr	r3, [r3, #0]
 800fa52:	68ba      	ldr	r2, [r7, #8]
 800fa54:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800fa56:	687b      	ldr	r3, [r7, #4]
 800fa58:	2201      	movs	r2, #1
 800fa5a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800fa5e:	687b      	ldr	r3, [r7, #4]
 800fa60:	2200      	movs	r2, #0
 800fa62:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800fa66:	2300      	movs	r3, #0
}
 800fa68:	4618      	mov	r0, r3
 800fa6a:	3714      	adds	r7, #20
 800fa6c:	46bd      	mov	sp, r7
 800fa6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa72:	4770      	bx	lr
 800fa74:	40010000 	.word	0x40010000
 800fa78:	40010400 	.word	0x40010400
 800fa7c:	40000400 	.word	0x40000400
 800fa80:	40000800 	.word	0x40000800
 800fa84:	40000c00 	.word	0x40000c00
 800fa88:	40001800 	.word	0x40001800
 800fa8c:	40014000 	.word	0x40014000

0800fa90 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800fa90:	b480      	push	{r7}
 800fa92:	b085      	sub	sp, #20
 800fa94:	af00      	add	r7, sp, #0
 800fa96:	6078      	str	r0, [r7, #4]
 800fa98:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800fa9a:	2300      	movs	r3, #0
 800fa9c:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));
#endif /* TIM_BDTR_BKBID */

  /* Check input state */
  __HAL_LOCK(htim);
 800fa9e:	687b      	ldr	r3, [r7, #4]
 800faa0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800faa4:	2b01      	cmp	r3, #1
 800faa6:	d101      	bne.n	800faac <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800faa8:	2302      	movs	r3, #2
 800faaa:	e065      	b.n	800fb78 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 800faac:	687b      	ldr	r3, [r7, #4]
 800faae:	2201      	movs	r2, #1
 800fab0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800fab4:	68fb      	ldr	r3, [r7, #12]
 800fab6:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800faba:	683b      	ldr	r3, [r7, #0]
 800fabc:	68db      	ldr	r3, [r3, #12]
 800fabe:	4313      	orrs	r3, r2
 800fac0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800fac2:	68fb      	ldr	r3, [r7, #12]
 800fac4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800fac8:	683b      	ldr	r3, [r7, #0]
 800faca:	689b      	ldr	r3, [r3, #8]
 800facc:	4313      	orrs	r3, r2
 800face:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800fad0:	68fb      	ldr	r3, [r7, #12]
 800fad2:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800fad6:	683b      	ldr	r3, [r7, #0]
 800fad8:	685b      	ldr	r3, [r3, #4]
 800fada:	4313      	orrs	r3, r2
 800fadc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800fade:	68fb      	ldr	r3, [r7, #12]
 800fae0:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800fae4:	683b      	ldr	r3, [r7, #0]
 800fae6:	681b      	ldr	r3, [r3, #0]
 800fae8:	4313      	orrs	r3, r2
 800faea:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800faec:	68fb      	ldr	r3, [r7, #12]
 800faee:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800faf2:	683b      	ldr	r3, [r7, #0]
 800faf4:	691b      	ldr	r3, [r3, #16]
 800faf6:	4313      	orrs	r3, r2
 800faf8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800fafa:	68fb      	ldr	r3, [r7, #12]
 800fafc:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800fb00:	683b      	ldr	r3, [r7, #0]
 800fb02:	695b      	ldr	r3, [r3, #20]
 800fb04:	4313      	orrs	r3, r2
 800fb06:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800fb08:	68fb      	ldr	r3, [r7, #12]
 800fb0a:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800fb0e:	683b      	ldr	r3, [r7, #0]
 800fb10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800fb12:	4313      	orrs	r3, r2
 800fb14:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800fb16:	68fb      	ldr	r3, [r7, #12]
 800fb18:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 800fb1c:	683b      	ldr	r3, [r7, #0]
 800fb1e:	699b      	ldr	r3, [r3, #24]
 800fb20:	041b      	lsls	r3, r3, #16
 800fb22:	4313      	orrs	r3, r2
 800fb24:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
#endif /* TIM_BDTR_BKBID */

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800fb26:	687b      	ldr	r3, [r7, #4]
 800fb28:	681b      	ldr	r3, [r3, #0]
 800fb2a:	4a16      	ldr	r2, [pc, #88]	; (800fb84 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 800fb2c:	4293      	cmp	r3, r2
 800fb2e:	d004      	beq.n	800fb3a <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 800fb30:	687b      	ldr	r3, [r7, #4]
 800fb32:	681b      	ldr	r3, [r3, #0]
 800fb34:	4a14      	ldr	r2, [pc, #80]	; (800fb88 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 800fb36:	4293      	cmp	r3, r2
 800fb38:	d115      	bne.n	800fb66 <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
#if defined(TIM_BDTR_BKBID)
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));
#endif /* TIM_BDTR_BKBID */

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800fb3a:	68fb      	ldr	r3, [r7, #12]
 800fb3c:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 800fb40:	683b      	ldr	r3, [r7, #0]
 800fb42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fb44:	051b      	lsls	r3, r3, #20
 800fb46:	4313      	orrs	r3, r2
 800fb48:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800fb4a:	68fb      	ldr	r3, [r7, #12]
 800fb4c:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800fb50:	683b      	ldr	r3, [r7, #0]
 800fb52:	69db      	ldr	r3, [r3, #28]
 800fb54:	4313      	orrs	r3, r2
 800fb56:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800fb58:	68fb      	ldr	r3, [r7, #12]
 800fb5a:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800fb5e:	683b      	ldr	r3, [r7, #0]
 800fb60:	6a1b      	ldr	r3, [r3, #32]
 800fb62:	4313      	orrs	r3, r2
 800fb64:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
#endif /* TIM_BDTR_BKBID */
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800fb66:	687b      	ldr	r3, [r7, #4]
 800fb68:	681b      	ldr	r3, [r3, #0]
 800fb6a:	68fa      	ldr	r2, [r7, #12]
 800fb6c:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800fb6e:	687b      	ldr	r3, [r7, #4]
 800fb70:	2200      	movs	r2, #0
 800fb72:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800fb76:	2300      	movs	r3, #0
}
 800fb78:	4618      	mov	r0, r3
 800fb7a:	3714      	adds	r7, #20
 800fb7c:	46bd      	mov	sp, r7
 800fb7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb82:	4770      	bx	lr
 800fb84:	40010000 	.word	0x40010000
 800fb88:	40010400 	.word	0x40010400

0800fb8c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800fb8c:	b480      	push	{r7}
 800fb8e:	b083      	sub	sp, #12
 800fb90:	af00      	add	r7, sp, #0
 800fb92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800fb94:	bf00      	nop
 800fb96:	370c      	adds	r7, #12
 800fb98:	46bd      	mov	sp, r7
 800fb9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb9e:	4770      	bx	lr

0800fba0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800fba0:	b480      	push	{r7}
 800fba2:	b083      	sub	sp, #12
 800fba4:	af00      	add	r7, sp, #0
 800fba6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800fba8:	bf00      	nop
 800fbaa:	370c      	adds	r7, #12
 800fbac:	46bd      	mov	sp, r7
 800fbae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fbb2:	4770      	bx	lr

0800fbb4 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800fbb4:	b480      	push	{r7}
 800fbb6:	b083      	sub	sp, #12
 800fbb8:	af00      	add	r7, sp, #0
 800fbba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800fbbc:	bf00      	nop
 800fbbe:	370c      	adds	r7, #12
 800fbc0:	46bd      	mov	sp, r7
 800fbc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fbc6:	4770      	bx	lr

0800fbc8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800fbc8:	b580      	push	{r7, lr}
 800fbca:	b082      	sub	sp, #8
 800fbcc:	af00      	add	r7, sp, #0
 800fbce:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800fbd0:	687b      	ldr	r3, [r7, #4]
 800fbd2:	2b00      	cmp	r3, #0
 800fbd4:	d101      	bne.n	800fbda <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800fbd6:	2301      	movs	r3, #1
 800fbd8:	e042      	b.n	800fc60 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800fbda:	687b      	ldr	r3, [r7, #4]
 800fbdc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800fbe0:	2b00      	cmp	r3, #0
 800fbe2:	d106      	bne.n	800fbf2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800fbe4:	687b      	ldr	r3, [r7, #4]
 800fbe6:	2200      	movs	r2, #0
 800fbe8:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800fbec:	6878      	ldr	r0, [r7, #4]
 800fbee:	f7f3 fb85 	bl	80032fc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800fbf2:	687b      	ldr	r3, [r7, #4]
 800fbf4:	2224      	movs	r2, #36	; 0x24
 800fbf6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 800fbfa:	687b      	ldr	r3, [r7, #4]
 800fbfc:	681b      	ldr	r3, [r3, #0]
 800fbfe:	681a      	ldr	r2, [r3, #0]
 800fc00:	687b      	ldr	r3, [r7, #4]
 800fc02:	681b      	ldr	r3, [r3, #0]
 800fc04:	f022 0201 	bic.w	r2, r2, #1
 800fc08:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800fc0a:	687b      	ldr	r3, [r7, #4]
 800fc0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800fc0e:	2b00      	cmp	r3, #0
 800fc10:	d002      	beq.n	800fc18 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800fc12:	6878      	ldr	r0, [r7, #4]
 800fc14:	f001 fb8c 	bl	8011330 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800fc18:	6878      	ldr	r0, [r7, #4]
 800fc1a:	f000 fe21 	bl	8010860 <UART_SetConfig>
 800fc1e:	4603      	mov	r3, r0
 800fc20:	2b01      	cmp	r3, #1
 800fc22:	d101      	bne.n	800fc28 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800fc24:	2301      	movs	r3, #1
 800fc26:	e01b      	b.n	800fc60 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800fc28:	687b      	ldr	r3, [r7, #4]
 800fc2a:	681b      	ldr	r3, [r3, #0]
 800fc2c:	685a      	ldr	r2, [r3, #4]
 800fc2e:	687b      	ldr	r3, [r7, #4]
 800fc30:	681b      	ldr	r3, [r3, #0]
 800fc32:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800fc36:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800fc38:	687b      	ldr	r3, [r7, #4]
 800fc3a:	681b      	ldr	r3, [r3, #0]
 800fc3c:	689a      	ldr	r2, [r3, #8]
 800fc3e:	687b      	ldr	r3, [r7, #4]
 800fc40:	681b      	ldr	r3, [r3, #0]
 800fc42:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800fc46:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800fc48:	687b      	ldr	r3, [r7, #4]
 800fc4a:	681b      	ldr	r3, [r3, #0]
 800fc4c:	681a      	ldr	r2, [r3, #0]
 800fc4e:	687b      	ldr	r3, [r7, #4]
 800fc50:	681b      	ldr	r3, [r3, #0]
 800fc52:	f042 0201 	orr.w	r2, r2, #1
 800fc56:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800fc58:	6878      	ldr	r0, [r7, #4]
 800fc5a:	f001 fc0b 	bl	8011474 <UART_CheckIdleState>
 800fc5e:	4603      	mov	r3, r0
}
 800fc60:	4618      	mov	r0, r3
 800fc62:	3708      	adds	r7, #8
 800fc64:	46bd      	mov	sp, r7
 800fc66:	bd80      	pop	{r7, pc}

0800fc68 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800fc68:	b580      	push	{r7, lr}
 800fc6a:	b08a      	sub	sp, #40	; 0x28
 800fc6c:	af02      	add	r7, sp, #8
 800fc6e:	60f8      	str	r0, [r7, #12]
 800fc70:	60b9      	str	r1, [r7, #8]
 800fc72:	603b      	str	r3, [r7, #0]
 800fc74:	4613      	mov	r3, r2
 800fc76:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800fc78:	68fb      	ldr	r3, [r7, #12]
 800fc7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800fc7e:	2b20      	cmp	r3, #32
 800fc80:	d17b      	bne.n	800fd7a <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800fc82:	68bb      	ldr	r3, [r7, #8]
 800fc84:	2b00      	cmp	r3, #0
 800fc86:	d002      	beq.n	800fc8e <HAL_UART_Transmit+0x26>
 800fc88:	88fb      	ldrh	r3, [r7, #6]
 800fc8a:	2b00      	cmp	r3, #0
 800fc8c:	d101      	bne.n	800fc92 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800fc8e:	2301      	movs	r3, #1
 800fc90:	e074      	b.n	800fd7c <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800fc92:	68fb      	ldr	r3, [r7, #12]
 800fc94:	2200      	movs	r2, #0
 800fc96:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800fc9a:	68fb      	ldr	r3, [r7, #12]
 800fc9c:	2221      	movs	r2, #33	; 0x21
 800fc9e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800fca2:	f7f3 fe9f 	bl	80039e4 <HAL_GetTick>
 800fca6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800fca8:	68fb      	ldr	r3, [r7, #12]
 800fcaa:	88fa      	ldrh	r2, [r7, #6]
 800fcac:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 800fcb0:	68fb      	ldr	r3, [r7, #12]
 800fcb2:	88fa      	ldrh	r2, [r7, #6]
 800fcb4:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800fcb8:	68fb      	ldr	r3, [r7, #12]
 800fcba:	689b      	ldr	r3, [r3, #8]
 800fcbc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800fcc0:	d108      	bne.n	800fcd4 <HAL_UART_Transmit+0x6c>
 800fcc2:	68fb      	ldr	r3, [r7, #12]
 800fcc4:	691b      	ldr	r3, [r3, #16]
 800fcc6:	2b00      	cmp	r3, #0
 800fcc8:	d104      	bne.n	800fcd4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800fcca:	2300      	movs	r3, #0
 800fccc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800fcce:	68bb      	ldr	r3, [r7, #8]
 800fcd0:	61bb      	str	r3, [r7, #24]
 800fcd2:	e003      	b.n	800fcdc <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800fcd4:	68bb      	ldr	r3, [r7, #8]
 800fcd6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800fcd8:	2300      	movs	r3, #0
 800fcda:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800fcdc:	e030      	b.n	800fd40 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800fcde:	683b      	ldr	r3, [r7, #0]
 800fce0:	9300      	str	r3, [sp, #0]
 800fce2:	697b      	ldr	r3, [r7, #20]
 800fce4:	2200      	movs	r2, #0
 800fce6:	2180      	movs	r1, #128	; 0x80
 800fce8:	68f8      	ldr	r0, [r7, #12]
 800fcea:	f001 fc6d 	bl	80115c8 <UART_WaitOnFlagUntilTimeout>
 800fcee:	4603      	mov	r3, r0
 800fcf0:	2b00      	cmp	r3, #0
 800fcf2:	d005      	beq.n	800fd00 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800fcf4:	68fb      	ldr	r3, [r7, #12]
 800fcf6:	2220      	movs	r2, #32
 800fcf8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        return HAL_TIMEOUT;
 800fcfc:	2303      	movs	r3, #3
 800fcfe:	e03d      	b.n	800fd7c <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800fd00:	69fb      	ldr	r3, [r7, #28]
 800fd02:	2b00      	cmp	r3, #0
 800fd04:	d10b      	bne.n	800fd1e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800fd06:	69bb      	ldr	r3, [r7, #24]
 800fd08:	881b      	ldrh	r3, [r3, #0]
 800fd0a:	461a      	mov	r2, r3
 800fd0c:	68fb      	ldr	r3, [r7, #12]
 800fd0e:	681b      	ldr	r3, [r3, #0]
 800fd10:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800fd14:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800fd16:	69bb      	ldr	r3, [r7, #24]
 800fd18:	3302      	adds	r3, #2
 800fd1a:	61bb      	str	r3, [r7, #24]
 800fd1c:	e007      	b.n	800fd2e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800fd1e:	69fb      	ldr	r3, [r7, #28]
 800fd20:	781a      	ldrb	r2, [r3, #0]
 800fd22:	68fb      	ldr	r3, [r7, #12]
 800fd24:	681b      	ldr	r3, [r3, #0]
 800fd26:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800fd28:	69fb      	ldr	r3, [r7, #28]
 800fd2a:	3301      	adds	r3, #1
 800fd2c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800fd2e:	68fb      	ldr	r3, [r7, #12]
 800fd30:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800fd34:	b29b      	uxth	r3, r3
 800fd36:	3b01      	subs	r3, #1
 800fd38:	b29a      	uxth	r2, r3
 800fd3a:	68fb      	ldr	r3, [r7, #12]
 800fd3c:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 800fd40:	68fb      	ldr	r3, [r7, #12]
 800fd42:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800fd46:	b29b      	uxth	r3, r3
 800fd48:	2b00      	cmp	r3, #0
 800fd4a:	d1c8      	bne.n	800fcde <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800fd4c:	683b      	ldr	r3, [r7, #0]
 800fd4e:	9300      	str	r3, [sp, #0]
 800fd50:	697b      	ldr	r3, [r7, #20]
 800fd52:	2200      	movs	r2, #0
 800fd54:	2140      	movs	r1, #64	; 0x40
 800fd56:	68f8      	ldr	r0, [r7, #12]
 800fd58:	f001 fc36 	bl	80115c8 <UART_WaitOnFlagUntilTimeout>
 800fd5c:	4603      	mov	r3, r0
 800fd5e:	2b00      	cmp	r3, #0
 800fd60:	d005      	beq.n	800fd6e <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800fd62:	68fb      	ldr	r3, [r7, #12]
 800fd64:	2220      	movs	r2, #32
 800fd66:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      return HAL_TIMEOUT;
 800fd6a:	2303      	movs	r3, #3
 800fd6c:	e006      	b.n	800fd7c <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800fd6e:	68fb      	ldr	r3, [r7, #12]
 800fd70:	2220      	movs	r2, #32
 800fd72:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    return HAL_OK;
 800fd76:	2300      	movs	r3, #0
 800fd78:	e000      	b.n	800fd7c <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800fd7a:	2302      	movs	r3, #2
  }
}
 800fd7c:	4618      	mov	r0, r3
 800fd7e:	3720      	adds	r7, #32
 800fd80:	46bd      	mov	sp, r7
 800fd82:	bd80      	pop	{r7, pc}

0800fd84 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800fd84:	b580      	push	{r7, lr}
 800fd86:	b08a      	sub	sp, #40	; 0x28
 800fd88:	af02      	add	r7, sp, #8
 800fd8a:	60f8      	str	r0, [r7, #12]
 800fd8c:	60b9      	str	r1, [r7, #8]
 800fd8e:	603b      	str	r3, [r7, #0]
 800fd90:	4613      	mov	r3, r2
 800fd92:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800fd94:	68fb      	ldr	r3, [r7, #12]
 800fd96:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800fd9a:	2b20      	cmp	r3, #32
 800fd9c:	f040 80b5 	bne.w	800ff0a <HAL_UART_Receive+0x186>
  {
    if ((pData == NULL) || (Size == 0U))
 800fda0:	68bb      	ldr	r3, [r7, #8]
 800fda2:	2b00      	cmp	r3, #0
 800fda4:	d002      	beq.n	800fdac <HAL_UART_Receive+0x28>
 800fda6:	88fb      	ldrh	r3, [r7, #6]
 800fda8:	2b00      	cmp	r3, #0
 800fdaa:	d101      	bne.n	800fdb0 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 800fdac:	2301      	movs	r3, #1
 800fdae:	e0ad      	b.n	800ff0c <HAL_UART_Receive+0x188>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800fdb0:	68fb      	ldr	r3, [r7, #12]
 800fdb2:	2200      	movs	r2, #0
 800fdb4:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800fdb8:	68fb      	ldr	r3, [r7, #12]
 800fdba:	2222      	movs	r2, #34	; 0x22
 800fdbc:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800fdc0:	68fb      	ldr	r3, [r7, #12]
 800fdc2:	2200      	movs	r2, #0
 800fdc4:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800fdc6:	f7f3 fe0d 	bl	80039e4 <HAL_GetTick>
 800fdca:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 800fdcc:	68fb      	ldr	r3, [r7, #12]
 800fdce:	88fa      	ldrh	r2, [r7, #6]
 800fdd0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    huart->RxXferCount = Size;
 800fdd4:	68fb      	ldr	r3, [r7, #12]
 800fdd6:	88fa      	ldrh	r2, [r7, #6]
 800fdd8:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 800fddc:	68fb      	ldr	r3, [r7, #12]
 800fdde:	689b      	ldr	r3, [r3, #8]
 800fde0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800fde4:	d10e      	bne.n	800fe04 <HAL_UART_Receive+0x80>
 800fde6:	68fb      	ldr	r3, [r7, #12]
 800fde8:	691b      	ldr	r3, [r3, #16]
 800fdea:	2b00      	cmp	r3, #0
 800fdec:	d105      	bne.n	800fdfa <HAL_UART_Receive+0x76>
 800fdee:	68fb      	ldr	r3, [r7, #12]
 800fdf0:	f240 12ff 	movw	r2, #511	; 0x1ff
 800fdf4:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800fdf8:	e02d      	b.n	800fe56 <HAL_UART_Receive+0xd2>
 800fdfa:	68fb      	ldr	r3, [r7, #12]
 800fdfc:	22ff      	movs	r2, #255	; 0xff
 800fdfe:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800fe02:	e028      	b.n	800fe56 <HAL_UART_Receive+0xd2>
 800fe04:	68fb      	ldr	r3, [r7, #12]
 800fe06:	689b      	ldr	r3, [r3, #8]
 800fe08:	2b00      	cmp	r3, #0
 800fe0a:	d10d      	bne.n	800fe28 <HAL_UART_Receive+0xa4>
 800fe0c:	68fb      	ldr	r3, [r7, #12]
 800fe0e:	691b      	ldr	r3, [r3, #16]
 800fe10:	2b00      	cmp	r3, #0
 800fe12:	d104      	bne.n	800fe1e <HAL_UART_Receive+0x9a>
 800fe14:	68fb      	ldr	r3, [r7, #12]
 800fe16:	22ff      	movs	r2, #255	; 0xff
 800fe18:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800fe1c:	e01b      	b.n	800fe56 <HAL_UART_Receive+0xd2>
 800fe1e:	68fb      	ldr	r3, [r7, #12]
 800fe20:	227f      	movs	r2, #127	; 0x7f
 800fe22:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800fe26:	e016      	b.n	800fe56 <HAL_UART_Receive+0xd2>
 800fe28:	68fb      	ldr	r3, [r7, #12]
 800fe2a:	689b      	ldr	r3, [r3, #8]
 800fe2c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800fe30:	d10d      	bne.n	800fe4e <HAL_UART_Receive+0xca>
 800fe32:	68fb      	ldr	r3, [r7, #12]
 800fe34:	691b      	ldr	r3, [r3, #16]
 800fe36:	2b00      	cmp	r3, #0
 800fe38:	d104      	bne.n	800fe44 <HAL_UART_Receive+0xc0>
 800fe3a:	68fb      	ldr	r3, [r7, #12]
 800fe3c:	227f      	movs	r2, #127	; 0x7f
 800fe3e:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800fe42:	e008      	b.n	800fe56 <HAL_UART_Receive+0xd2>
 800fe44:	68fb      	ldr	r3, [r7, #12]
 800fe46:	223f      	movs	r2, #63	; 0x3f
 800fe48:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800fe4c:	e003      	b.n	800fe56 <HAL_UART_Receive+0xd2>
 800fe4e:	68fb      	ldr	r3, [r7, #12]
 800fe50:	2200      	movs	r2, #0
 800fe52:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
    uhMask = huart->Mask;
 800fe56:	68fb      	ldr	r3, [r7, #12]
 800fe58:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800fe5c:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800fe5e:	68fb      	ldr	r3, [r7, #12]
 800fe60:	689b      	ldr	r3, [r3, #8]
 800fe62:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800fe66:	d108      	bne.n	800fe7a <HAL_UART_Receive+0xf6>
 800fe68:	68fb      	ldr	r3, [r7, #12]
 800fe6a:	691b      	ldr	r3, [r3, #16]
 800fe6c:	2b00      	cmp	r3, #0
 800fe6e:	d104      	bne.n	800fe7a <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 800fe70:	2300      	movs	r3, #0
 800fe72:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800fe74:	68bb      	ldr	r3, [r7, #8]
 800fe76:	61bb      	str	r3, [r7, #24]
 800fe78:	e003      	b.n	800fe82 <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 800fe7a:	68bb      	ldr	r3, [r7, #8]
 800fe7c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800fe7e:	2300      	movs	r3, #0
 800fe80:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 800fe82:	e036      	b.n	800fef2 <HAL_UART_Receive+0x16e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800fe84:	683b      	ldr	r3, [r7, #0]
 800fe86:	9300      	str	r3, [sp, #0]
 800fe88:	697b      	ldr	r3, [r7, #20]
 800fe8a:	2200      	movs	r2, #0
 800fe8c:	2120      	movs	r1, #32
 800fe8e:	68f8      	ldr	r0, [r7, #12]
 800fe90:	f001 fb9a 	bl	80115c8 <UART_WaitOnFlagUntilTimeout>
 800fe94:	4603      	mov	r3, r0
 800fe96:	2b00      	cmp	r3, #0
 800fe98:	d005      	beq.n	800fea6 <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 800fe9a:	68fb      	ldr	r3, [r7, #12]
 800fe9c:	2220      	movs	r2, #32
 800fe9e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

        return HAL_TIMEOUT;
 800fea2:	2303      	movs	r3, #3
 800fea4:	e032      	b.n	800ff0c <HAL_UART_Receive+0x188>
      }
      if (pdata8bits == NULL)
 800fea6:	69fb      	ldr	r3, [r7, #28]
 800fea8:	2b00      	cmp	r3, #0
 800feaa:	d10c      	bne.n	800fec6 <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 800feac:	68fb      	ldr	r3, [r7, #12]
 800feae:	681b      	ldr	r3, [r3, #0]
 800feb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800feb2:	b29a      	uxth	r2, r3
 800feb4:	8a7b      	ldrh	r3, [r7, #18]
 800feb6:	4013      	ands	r3, r2
 800feb8:	b29a      	uxth	r2, r3
 800feba:	69bb      	ldr	r3, [r7, #24]
 800febc:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800febe:	69bb      	ldr	r3, [r7, #24]
 800fec0:	3302      	adds	r3, #2
 800fec2:	61bb      	str	r3, [r7, #24]
 800fec4:	e00c      	b.n	800fee0 <HAL_UART_Receive+0x15c>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 800fec6:	68fb      	ldr	r3, [r7, #12]
 800fec8:	681b      	ldr	r3, [r3, #0]
 800feca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fecc:	b2da      	uxtb	r2, r3
 800fece:	8a7b      	ldrh	r3, [r7, #18]
 800fed0:	b2db      	uxtb	r3, r3
 800fed2:	4013      	ands	r3, r2
 800fed4:	b2da      	uxtb	r2, r3
 800fed6:	69fb      	ldr	r3, [r7, #28]
 800fed8:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 800feda:	69fb      	ldr	r3, [r7, #28]
 800fedc:	3301      	adds	r3, #1
 800fede:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800fee0:	68fb      	ldr	r3, [r7, #12]
 800fee2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800fee6:	b29b      	uxth	r3, r3
 800fee8:	3b01      	subs	r3, #1
 800feea:	b29a      	uxth	r2, r3
 800feec:	68fb      	ldr	r3, [r7, #12]
 800feee:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    while (huart->RxXferCount > 0U)
 800fef2:	68fb      	ldr	r3, [r7, #12]
 800fef4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800fef8:	b29b      	uxth	r3, r3
 800fefa:	2b00      	cmp	r3, #0
 800fefc:	d1c2      	bne.n	800fe84 <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800fefe:	68fb      	ldr	r3, [r7, #12]
 800ff00:	2220      	movs	r2, #32
 800ff02:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

    return HAL_OK;
 800ff06:	2300      	movs	r3, #0
 800ff08:	e000      	b.n	800ff0c <HAL_UART_Receive+0x188>
  }
  else
  {
    return HAL_BUSY;
 800ff0a:	2302      	movs	r3, #2
  }
}
 800ff0c:	4618      	mov	r0, r3
 800ff0e:	3720      	adds	r7, #32
 800ff10:	46bd      	mov	sp, r7
 800ff12:	bd80      	pop	{r7, pc}

0800ff14 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800ff14:	b580      	push	{r7, lr}
 800ff16:	b08a      	sub	sp, #40	; 0x28
 800ff18:	af00      	add	r7, sp, #0
 800ff1a:	60f8      	str	r0, [r7, #12]
 800ff1c:	60b9      	str	r1, [r7, #8]
 800ff1e:	4613      	mov	r3, r2
 800ff20:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800ff22:	68fb      	ldr	r3, [r7, #12]
 800ff24:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800ff28:	2b20      	cmp	r3, #32
 800ff2a:	d137      	bne.n	800ff9c <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 800ff2c:	68bb      	ldr	r3, [r7, #8]
 800ff2e:	2b00      	cmp	r3, #0
 800ff30:	d002      	beq.n	800ff38 <HAL_UART_Receive_IT+0x24>
 800ff32:	88fb      	ldrh	r3, [r7, #6]
 800ff34:	2b00      	cmp	r3, #0
 800ff36:	d101      	bne.n	800ff3c <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800ff38:	2301      	movs	r3, #1
 800ff3a:	e030      	b.n	800ff9e <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ff3c:	68fb      	ldr	r3, [r7, #12]
 800ff3e:	2200      	movs	r2, #0
 800ff40:	66da      	str	r2, [r3, #108]	; 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800ff42:	68fb      	ldr	r3, [r7, #12]
 800ff44:	681b      	ldr	r3, [r3, #0]
 800ff46:	4a18      	ldr	r2, [pc, #96]	; (800ffa8 <HAL_UART_Receive_IT+0x94>)
 800ff48:	4293      	cmp	r3, r2
 800ff4a:	d01f      	beq.n	800ff8c <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800ff4c:	68fb      	ldr	r3, [r7, #12]
 800ff4e:	681b      	ldr	r3, [r3, #0]
 800ff50:	685b      	ldr	r3, [r3, #4]
 800ff52:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800ff56:	2b00      	cmp	r3, #0
 800ff58:	d018      	beq.n	800ff8c <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800ff5a:	68fb      	ldr	r3, [r7, #12]
 800ff5c:	681b      	ldr	r3, [r3, #0]
 800ff5e:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ff60:	697b      	ldr	r3, [r7, #20]
 800ff62:	e853 3f00 	ldrex	r3, [r3]
 800ff66:	613b      	str	r3, [r7, #16]
   return(result);
 800ff68:	693b      	ldr	r3, [r7, #16]
 800ff6a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800ff6e:	627b      	str	r3, [r7, #36]	; 0x24
 800ff70:	68fb      	ldr	r3, [r7, #12]
 800ff72:	681b      	ldr	r3, [r3, #0]
 800ff74:	461a      	mov	r2, r3
 800ff76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ff78:	623b      	str	r3, [r7, #32]
 800ff7a:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ff7c:	69f9      	ldr	r1, [r7, #28]
 800ff7e:	6a3a      	ldr	r2, [r7, #32]
 800ff80:	e841 2300 	strex	r3, r2, [r1]
 800ff84:	61bb      	str	r3, [r7, #24]
   return(result);
 800ff86:	69bb      	ldr	r3, [r7, #24]
 800ff88:	2b00      	cmp	r3, #0
 800ff8a:	d1e6      	bne.n	800ff5a <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800ff8c:	88fb      	ldrh	r3, [r7, #6]
 800ff8e:	461a      	mov	r2, r3
 800ff90:	68b9      	ldr	r1, [r7, #8]
 800ff92:	68f8      	ldr	r0, [r7, #12]
 800ff94:	f001 fb86 	bl	80116a4 <UART_Start_Receive_IT>
 800ff98:	4603      	mov	r3, r0
 800ff9a:	e000      	b.n	800ff9e <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800ff9c:	2302      	movs	r3, #2
  }
}
 800ff9e:	4618      	mov	r0, r3
 800ffa0:	3728      	adds	r7, #40	; 0x28
 800ffa2:	46bd      	mov	sp, r7
 800ffa4:	bd80      	pop	{r7, pc}
 800ffa6:	bf00      	nop
 800ffa8:	58000c00 	.word	0x58000c00

0800ffac <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800ffac:	b580      	push	{r7, lr}
 800ffae:	b08a      	sub	sp, #40	; 0x28
 800ffb0:	af00      	add	r7, sp, #0
 800ffb2:	60f8      	str	r0, [r7, #12]
 800ffb4:	60b9      	str	r1, [r7, #8]
 800ffb6:	4613      	mov	r3, r2
 800ffb8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800ffba:	68fb      	ldr	r3, [r7, #12]
 800ffbc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ffc0:	2b20      	cmp	r3, #32
 800ffc2:	d167      	bne.n	8010094 <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 800ffc4:	68bb      	ldr	r3, [r7, #8]
 800ffc6:	2b00      	cmp	r3, #0
 800ffc8:	d002      	beq.n	800ffd0 <HAL_UART_Transmit_DMA+0x24>
 800ffca:	88fb      	ldrh	r3, [r7, #6]
 800ffcc:	2b00      	cmp	r3, #0
 800ffce:	d101      	bne.n	800ffd4 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 800ffd0:	2301      	movs	r3, #1
 800ffd2:	e060      	b.n	8010096 <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 800ffd4:	68fb      	ldr	r3, [r7, #12]
 800ffd6:	68ba      	ldr	r2, [r7, #8]
 800ffd8:	651a      	str	r2, [r3, #80]	; 0x50
    huart->TxXferSize  = Size;
 800ffda:	68fb      	ldr	r3, [r7, #12]
 800ffdc:	88fa      	ldrh	r2, [r7, #6]
 800ffde:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 800ffe2:	68fb      	ldr	r3, [r7, #12]
 800ffe4:	88fa      	ldrh	r2, [r7, #6]
 800ffe6:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ffea:	68fb      	ldr	r3, [r7, #12]
 800ffec:	2200      	movs	r2, #0
 800ffee:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800fff2:	68fb      	ldr	r3, [r7, #12]
 800fff4:	2221      	movs	r2, #33	; 0x21
 800fff6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    if (huart->hdmatx != NULL)
 800fffa:	68fb      	ldr	r3, [r7, #12]
 800fffc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800fffe:	2b00      	cmp	r3, #0
 8010000:	d028      	beq.n	8010054 <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8010002:	68fb      	ldr	r3, [r7, #12]
 8010004:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8010006:	4a26      	ldr	r2, [pc, #152]	; (80100a0 <HAL_UART_Transmit_DMA+0xf4>)
 8010008:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 801000a:	68fb      	ldr	r3, [r7, #12]
 801000c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 801000e:	4a25      	ldr	r2, [pc, #148]	; (80100a4 <HAL_UART_Transmit_DMA+0xf8>)
 8010010:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8010012:	68fb      	ldr	r3, [r7, #12]
 8010014:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8010016:	4a24      	ldr	r2, [pc, #144]	; (80100a8 <HAL_UART_Transmit_DMA+0xfc>)
 8010018:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 801001a:	68fb      	ldr	r3, [r7, #12]
 801001c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 801001e:	2200      	movs	r2, #0
 8010020:	651a      	str	r2, [r3, #80]	; 0x50

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8010022:	68fb      	ldr	r3, [r7, #12]
 8010024:	6fd8      	ldr	r0, [r3, #124]	; 0x7c
 8010026:	68fb      	ldr	r3, [r7, #12]
 8010028:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 801002a:	4619      	mov	r1, r3
 801002c:	68fb      	ldr	r3, [r7, #12]
 801002e:	681b      	ldr	r3, [r3, #0]
 8010030:	3328      	adds	r3, #40	; 0x28
 8010032:	461a      	mov	r2, r3
 8010034:	88fb      	ldrh	r3, [r7, #6]
 8010036:	f7f6 f959 	bl	80062ec <HAL_DMA_Start_IT>
 801003a:	4603      	mov	r3, r0
 801003c:	2b00      	cmp	r3, #0
 801003e:	d009      	beq.n	8010054 <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8010040:	68fb      	ldr	r3, [r7, #12]
 8010042:	2210      	movs	r2, #16
 8010044:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8010048:	68fb      	ldr	r3, [r7, #12]
 801004a:	2220      	movs	r2, #32
 801004c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        return HAL_ERROR;
 8010050:	2301      	movs	r3, #1
 8010052:	e020      	b.n	8010096 <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8010054:	68fb      	ldr	r3, [r7, #12]
 8010056:	681b      	ldr	r3, [r3, #0]
 8010058:	2240      	movs	r2, #64	; 0x40
 801005a:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 801005c:	68fb      	ldr	r3, [r7, #12]
 801005e:	681b      	ldr	r3, [r3, #0]
 8010060:	3308      	adds	r3, #8
 8010062:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010064:	697b      	ldr	r3, [r7, #20]
 8010066:	e853 3f00 	ldrex	r3, [r3]
 801006a:	613b      	str	r3, [r7, #16]
   return(result);
 801006c:	693b      	ldr	r3, [r7, #16]
 801006e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010072:	627b      	str	r3, [r7, #36]	; 0x24
 8010074:	68fb      	ldr	r3, [r7, #12]
 8010076:	681b      	ldr	r3, [r3, #0]
 8010078:	3308      	adds	r3, #8
 801007a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801007c:	623a      	str	r2, [r7, #32]
 801007e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010080:	69f9      	ldr	r1, [r7, #28]
 8010082:	6a3a      	ldr	r2, [r7, #32]
 8010084:	e841 2300 	strex	r3, r2, [r1]
 8010088:	61bb      	str	r3, [r7, #24]
   return(result);
 801008a:	69bb      	ldr	r3, [r7, #24]
 801008c:	2b00      	cmp	r3, #0
 801008e:	d1e5      	bne.n	801005c <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 8010090:	2300      	movs	r3, #0
 8010092:	e000      	b.n	8010096 <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 8010094:	2302      	movs	r3, #2
  }
}
 8010096:	4618      	mov	r0, r3
 8010098:	3728      	adds	r7, #40	; 0x28
 801009a:	46bd      	mov	sp, r7
 801009c:	bd80      	pop	{r7, pc}
 801009e:	bf00      	nop
 80100a0:	08011a39 	.word	0x08011a39
 80100a4:	08011acf 	.word	0x08011acf
 80100a8:	08011aeb 	.word	0x08011aeb

080100ac <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80100ac:	b580      	push	{r7, lr}
 80100ae:	b0ba      	sub	sp, #232	; 0xe8
 80100b0:	af00      	add	r7, sp, #0
 80100b2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80100b4:	687b      	ldr	r3, [r7, #4]
 80100b6:	681b      	ldr	r3, [r3, #0]
 80100b8:	69db      	ldr	r3, [r3, #28]
 80100ba:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80100be:	687b      	ldr	r3, [r7, #4]
 80100c0:	681b      	ldr	r3, [r3, #0]
 80100c2:	681b      	ldr	r3, [r3, #0]
 80100c4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80100c8:	687b      	ldr	r3, [r7, #4]
 80100ca:	681b      	ldr	r3, [r3, #0]
 80100cc:	689b      	ldr	r3, [r3, #8]
 80100ce:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80100d2:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 80100d6:	f640 030f 	movw	r3, #2063	; 0x80f
 80100da:	4013      	ands	r3, r2
 80100dc:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 80100e0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80100e4:	2b00      	cmp	r3, #0
 80100e6:	d11b      	bne.n	8010120 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80100e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80100ec:	f003 0320 	and.w	r3, r3, #32
 80100f0:	2b00      	cmp	r3, #0
 80100f2:	d015      	beq.n	8010120 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80100f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80100f8:	f003 0320 	and.w	r3, r3, #32
 80100fc:	2b00      	cmp	r3, #0
 80100fe:	d105      	bne.n	801010c <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8010100:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8010104:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8010108:	2b00      	cmp	r3, #0
 801010a:	d009      	beq.n	8010120 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 801010c:	687b      	ldr	r3, [r7, #4]
 801010e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8010110:	2b00      	cmp	r3, #0
 8010112:	f000 8377 	beq.w	8010804 <HAL_UART_IRQHandler+0x758>
      {
        huart->RxISR(huart);
 8010116:	687b      	ldr	r3, [r7, #4]
 8010118:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801011a:	6878      	ldr	r0, [r7, #4]
 801011c:	4798      	blx	r3
      }
      return;
 801011e:	e371      	b.n	8010804 <HAL_UART_IRQHandler+0x758>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8010120:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8010124:	2b00      	cmp	r3, #0
 8010126:	f000 8123 	beq.w	8010370 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 801012a:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 801012e:	4b8d      	ldr	r3, [pc, #564]	; (8010364 <HAL_UART_IRQHandler+0x2b8>)
 8010130:	4013      	ands	r3, r2
 8010132:	2b00      	cmp	r3, #0
 8010134:	d106      	bne.n	8010144 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8010136:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 801013a:	4b8b      	ldr	r3, [pc, #556]	; (8010368 <HAL_UART_IRQHandler+0x2bc>)
 801013c:	4013      	ands	r3, r2
 801013e:	2b00      	cmp	r3, #0
 8010140:	f000 8116 	beq.w	8010370 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8010144:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8010148:	f003 0301 	and.w	r3, r3, #1
 801014c:	2b00      	cmp	r3, #0
 801014e:	d011      	beq.n	8010174 <HAL_UART_IRQHandler+0xc8>
 8010150:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8010154:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8010158:	2b00      	cmp	r3, #0
 801015a:	d00b      	beq.n	8010174 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 801015c:	687b      	ldr	r3, [r7, #4]
 801015e:	681b      	ldr	r3, [r3, #0]
 8010160:	2201      	movs	r2, #1
 8010162:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8010164:	687b      	ldr	r3, [r7, #4]
 8010166:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 801016a:	f043 0201 	orr.w	r2, r3, #1
 801016e:	687b      	ldr	r3, [r7, #4]
 8010170:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8010174:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8010178:	f003 0302 	and.w	r3, r3, #2
 801017c:	2b00      	cmp	r3, #0
 801017e:	d011      	beq.n	80101a4 <HAL_UART_IRQHandler+0xf8>
 8010180:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8010184:	f003 0301 	and.w	r3, r3, #1
 8010188:	2b00      	cmp	r3, #0
 801018a:	d00b      	beq.n	80101a4 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 801018c:	687b      	ldr	r3, [r7, #4]
 801018e:	681b      	ldr	r3, [r3, #0]
 8010190:	2202      	movs	r2, #2
 8010192:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8010194:	687b      	ldr	r3, [r7, #4]
 8010196:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 801019a:	f043 0204 	orr.w	r2, r3, #4
 801019e:	687b      	ldr	r3, [r7, #4]
 80101a0:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80101a4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80101a8:	f003 0304 	and.w	r3, r3, #4
 80101ac:	2b00      	cmp	r3, #0
 80101ae:	d011      	beq.n	80101d4 <HAL_UART_IRQHandler+0x128>
 80101b0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80101b4:	f003 0301 	and.w	r3, r3, #1
 80101b8:	2b00      	cmp	r3, #0
 80101ba:	d00b      	beq.n	80101d4 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80101bc:	687b      	ldr	r3, [r7, #4]
 80101be:	681b      	ldr	r3, [r3, #0]
 80101c0:	2204      	movs	r2, #4
 80101c2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80101c4:	687b      	ldr	r3, [r7, #4]
 80101c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80101ca:	f043 0202 	orr.w	r2, r3, #2
 80101ce:	687b      	ldr	r3, [r7, #4]
 80101d0:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80101d4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80101d8:	f003 0308 	and.w	r3, r3, #8
 80101dc:	2b00      	cmp	r3, #0
 80101de:	d017      	beq.n	8010210 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80101e0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80101e4:	f003 0320 	and.w	r3, r3, #32
 80101e8:	2b00      	cmp	r3, #0
 80101ea:	d105      	bne.n	80101f8 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 80101ec:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 80101f0:	4b5c      	ldr	r3, [pc, #368]	; (8010364 <HAL_UART_IRQHandler+0x2b8>)
 80101f2:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80101f4:	2b00      	cmp	r3, #0
 80101f6:	d00b      	beq.n	8010210 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80101f8:	687b      	ldr	r3, [r7, #4]
 80101fa:	681b      	ldr	r3, [r3, #0]
 80101fc:	2208      	movs	r2, #8
 80101fe:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8010200:	687b      	ldr	r3, [r7, #4]
 8010202:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8010206:	f043 0208 	orr.w	r2, r3, #8
 801020a:	687b      	ldr	r3, [r7, #4]
 801020c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8010210:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8010214:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8010218:	2b00      	cmp	r3, #0
 801021a:	d012      	beq.n	8010242 <HAL_UART_IRQHandler+0x196>
 801021c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8010220:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8010224:	2b00      	cmp	r3, #0
 8010226:	d00c      	beq.n	8010242 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8010228:	687b      	ldr	r3, [r7, #4]
 801022a:	681b      	ldr	r3, [r3, #0]
 801022c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8010230:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8010232:	687b      	ldr	r3, [r7, #4]
 8010234:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8010238:	f043 0220 	orr.w	r2, r3, #32
 801023c:	687b      	ldr	r3, [r7, #4]
 801023e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8010242:	687b      	ldr	r3, [r7, #4]
 8010244:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8010248:	2b00      	cmp	r3, #0
 801024a:	f000 82dd 	beq.w	8010808 <HAL_UART_IRQHandler+0x75c>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 801024e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8010252:	f003 0320 	and.w	r3, r3, #32
 8010256:	2b00      	cmp	r3, #0
 8010258:	d013      	beq.n	8010282 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 801025a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 801025e:	f003 0320 	and.w	r3, r3, #32
 8010262:	2b00      	cmp	r3, #0
 8010264:	d105      	bne.n	8010272 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8010266:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 801026a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 801026e:	2b00      	cmp	r3, #0
 8010270:	d007      	beq.n	8010282 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8010272:	687b      	ldr	r3, [r7, #4]
 8010274:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8010276:	2b00      	cmp	r3, #0
 8010278:	d003      	beq.n	8010282 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 801027a:	687b      	ldr	r3, [r7, #4]
 801027c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801027e:	6878      	ldr	r0, [r7, #4]
 8010280:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8010282:	687b      	ldr	r3, [r7, #4]
 8010284:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8010288:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 801028c:	687b      	ldr	r3, [r7, #4]
 801028e:	681b      	ldr	r3, [r3, #0]
 8010290:	689b      	ldr	r3, [r3, #8]
 8010292:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010296:	2b40      	cmp	r3, #64	; 0x40
 8010298:	d005      	beq.n	80102a6 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 801029a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 801029e:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80102a2:	2b00      	cmp	r3, #0
 80102a4:	d054      	beq.n	8010350 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80102a6:	6878      	ldr	r0, [r7, #4]
 80102a8:	f001 fb60 	bl	801196c <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80102ac:	687b      	ldr	r3, [r7, #4]
 80102ae:	681b      	ldr	r3, [r3, #0]
 80102b0:	689b      	ldr	r3, [r3, #8]
 80102b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80102b6:	2b40      	cmp	r3, #64	; 0x40
 80102b8:	d146      	bne.n	8010348 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80102ba:	687b      	ldr	r3, [r7, #4]
 80102bc:	681b      	ldr	r3, [r3, #0]
 80102be:	3308      	adds	r3, #8
 80102c0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80102c4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80102c8:	e853 3f00 	ldrex	r3, [r3]
 80102cc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80102d0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80102d4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80102d8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80102dc:	687b      	ldr	r3, [r7, #4]
 80102de:	681b      	ldr	r3, [r3, #0]
 80102e0:	3308      	adds	r3, #8
 80102e2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80102e6:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80102ea:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80102ee:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80102f2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80102f6:	e841 2300 	strex	r3, r2, [r1]
 80102fa:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80102fe:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8010302:	2b00      	cmp	r3, #0
 8010304:	d1d9      	bne.n	80102ba <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8010306:	687b      	ldr	r3, [r7, #4]
 8010308:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 801030c:	2b00      	cmp	r3, #0
 801030e:	d017      	beq.n	8010340 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8010310:	687b      	ldr	r3, [r7, #4]
 8010312:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8010316:	4a15      	ldr	r2, [pc, #84]	; (801036c <HAL_UART_IRQHandler+0x2c0>)
 8010318:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 801031a:	687b      	ldr	r3, [r7, #4]
 801031c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8010320:	4618      	mov	r0, r3
 8010322:	f7f6 fd6b 	bl	8006dfc <HAL_DMA_Abort_IT>
 8010326:	4603      	mov	r3, r0
 8010328:	2b00      	cmp	r3, #0
 801032a:	d019      	beq.n	8010360 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 801032c:	687b      	ldr	r3, [r7, #4]
 801032e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8010332:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8010334:	687a      	ldr	r2, [r7, #4]
 8010336:	f8d2 2080 	ldr.w	r2, [r2, #128]	; 0x80
 801033a:	4610      	mov	r0, r2
 801033c:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 801033e:	e00f      	b.n	8010360 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8010340:	6878      	ldr	r0, [r7, #4]
 8010342:	f000 fa77 	bl	8010834 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8010346:	e00b      	b.n	8010360 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8010348:	6878      	ldr	r0, [r7, #4]
 801034a:	f000 fa73 	bl	8010834 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 801034e:	e007      	b.n	8010360 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8010350:	6878      	ldr	r0, [r7, #4]
 8010352:	f000 fa6f 	bl	8010834 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010356:	687b      	ldr	r3, [r7, #4]
 8010358:	2200      	movs	r2, #0
 801035a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
      }
    }
    return;
 801035e:	e253      	b.n	8010808 <HAL_UART_IRQHandler+0x75c>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8010360:	bf00      	nop
    return;
 8010362:	e251      	b.n	8010808 <HAL_UART_IRQHandler+0x75c>
 8010364:	10000001 	.word	0x10000001
 8010368:	04000120 	.word	0x04000120
 801036c:	08011b6b 	.word	0x08011b6b

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8010370:	687b      	ldr	r3, [r7, #4]
 8010372:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8010374:	2b01      	cmp	r3, #1
 8010376:	f040 81e7 	bne.w	8010748 <HAL_UART_IRQHandler+0x69c>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 801037a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 801037e:	f003 0310 	and.w	r3, r3, #16
 8010382:	2b00      	cmp	r3, #0
 8010384:	f000 81e0 	beq.w	8010748 <HAL_UART_IRQHandler+0x69c>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8010388:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 801038c:	f003 0310 	and.w	r3, r3, #16
 8010390:	2b00      	cmp	r3, #0
 8010392:	f000 81d9 	beq.w	8010748 <HAL_UART_IRQHandler+0x69c>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8010396:	687b      	ldr	r3, [r7, #4]
 8010398:	681b      	ldr	r3, [r3, #0]
 801039a:	2210      	movs	r2, #16
 801039c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 801039e:	687b      	ldr	r3, [r7, #4]
 80103a0:	681b      	ldr	r3, [r3, #0]
 80103a2:	689b      	ldr	r3, [r3, #8]
 80103a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80103a8:	2b40      	cmp	r3, #64	; 0x40
 80103aa:	f040 8151 	bne.w	8010650 <HAL_UART_IRQHandler+0x5a4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80103ae:	687b      	ldr	r3, [r7, #4]
 80103b0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80103b4:	681b      	ldr	r3, [r3, #0]
 80103b6:	4a96      	ldr	r2, [pc, #600]	; (8010610 <HAL_UART_IRQHandler+0x564>)
 80103b8:	4293      	cmp	r3, r2
 80103ba:	d068      	beq.n	801048e <HAL_UART_IRQHandler+0x3e2>
 80103bc:	687b      	ldr	r3, [r7, #4]
 80103be:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80103c2:	681b      	ldr	r3, [r3, #0]
 80103c4:	4a93      	ldr	r2, [pc, #588]	; (8010614 <HAL_UART_IRQHandler+0x568>)
 80103c6:	4293      	cmp	r3, r2
 80103c8:	d061      	beq.n	801048e <HAL_UART_IRQHandler+0x3e2>
 80103ca:	687b      	ldr	r3, [r7, #4]
 80103cc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80103d0:	681b      	ldr	r3, [r3, #0]
 80103d2:	4a91      	ldr	r2, [pc, #580]	; (8010618 <HAL_UART_IRQHandler+0x56c>)
 80103d4:	4293      	cmp	r3, r2
 80103d6:	d05a      	beq.n	801048e <HAL_UART_IRQHandler+0x3e2>
 80103d8:	687b      	ldr	r3, [r7, #4]
 80103da:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80103de:	681b      	ldr	r3, [r3, #0]
 80103e0:	4a8e      	ldr	r2, [pc, #568]	; (801061c <HAL_UART_IRQHandler+0x570>)
 80103e2:	4293      	cmp	r3, r2
 80103e4:	d053      	beq.n	801048e <HAL_UART_IRQHandler+0x3e2>
 80103e6:	687b      	ldr	r3, [r7, #4]
 80103e8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80103ec:	681b      	ldr	r3, [r3, #0]
 80103ee:	4a8c      	ldr	r2, [pc, #560]	; (8010620 <HAL_UART_IRQHandler+0x574>)
 80103f0:	4293      	cmp	r3, r2
 80103f2:	d04c      	beq.n	801048e <HAL_UART_IRQHandler+0x3e2>
 80103f4:	687b      	ldr	r3, [r7, #4]
 80103f6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80103fa:	681b      	ldr	r3, [r3, #0]
 80103fc:	4a89      	ldr	r2, [pc, #548]	; (8010624 <HAL_UART_IRQHandler+0x578>)
 80103fe:	4293      	cmp	r3, r2
 8010400:	d045      	beq.n	801048e <HAL_UART_IRQHandler+0x3e2>
 8010402:	687b      	ldr	r3, [r7, #4]
 8010404:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8010408:	681b      	ldr	r3, [r3, #0]
 801040a:	4a87      	ldr	r2, [pc, #540]	; (8010628 <HAL_UART_IRQHandler+0x57c>)
 801040c:	4293      	cmp	r3, r2
 801040e:	d03e      	beq.n	801048e <HAL_UART_IRQHandler+0x3e2>
 8010410:	687b      	ldr	r3, [r7, #4]
 8010412:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8010416:	681b      	ldr	r3, [r3, #0]
 8010418:	4a84      	ldr	r2, [pc, #528]	; (801062c <HAL_UART_IRQHandler+0x580>)
 801041a:	4293      	cmp	r3, r2
 801041c:	d037      	beq.n	801048e <HAL_UART_IRQHandler+0x3e2>
 801041e:	687b      	ldr	r3, [r7, #4]
 8010420:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8010424:	681b      	ldr	r3, [r3, #0]
 8010426:	4a82      	ldr	r2, [pc, #520]	; (8010630 <HAL_UART_IRQHandler+0x584>)
 8010428:	4293      	cmp	r3, r2
 801042a:	d030      	beq.n	801048e <HAL_UART_IRQHandler+0x3e2>
 801042c:	687b      	ldr	r3, [r7, #4]
 801042e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8010432:	681b      	ldr	r3, [r3, #0]
 8010434:	4a7f      	ldr	r2, [pc, #508]	; (8010634 <HAL_UART_IRQHandler+0x588>)
 8010436:	4293      	cmp	r3, r2
 8010438:	d029      	beq.n	801048e <HAL_UART_IRQHandler+0x3e2>
 801043a:	687b      	ldr	r3, [r7, #4]
 801043c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8010440:	681b      	ldr	r3, [r3, #0]
 8010442:	4a7d      	ldr	r2, [pc, #500]	; (8010638 <HAL_UART_IRQHandler+0x58c>)
 8010444:	4293      	cmp	r3, r2
 8010446:	d022      	beq.n	801048e <HAL_UART_IRQHandler+0x3e2>
 8010448:	687b      	ldr	r3, [r7, #4]
 801044a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 801044e:	681b      	ldr	r3, [r3, #0]
 8010450:	4a7a      	ldr	r2, [pc, #488]	; (801063c <HAL_UART_IRQHandler+0x590>)
 8010452:	4293      	cmp	r3, r2
 8010454:	d01b      	beq.n	801048e <HAL_UART_IRQHandler+0x3e2>
 8010456:	687b      	ldr	r3, [r7, #4]
 8010458:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 801045c:	681b      	ldr	r3, [r3, #0]
 801045e:	4a78      	ldr	r2, [pc, #480]	; (8010640 <HAL_UART_IRQHandler+0x594>)
 8010460:	4293      	cmp	r3, r2
 8010462:	d014      	beq.n	801048e <HAL_UART_IRQHandler+0x3e2>
 8010464:	687b      	ldr	r3, [r7, #4]
 8010466:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 801046a:	681b      	ldr	r3, [r3, #0]
 801046c:	4a75      	ldr	r2, [pc, #468]	; (8010644 <HAL_UART_IRQHandler+0x598>)
 801046e:	4293      	cmp	r3, r2
 8010470:	d00d      	beq.n	801048e <HAL_UART_IRQHandler+0x3e2>
 8010472:	687b      	ldr	r3, [r7, #4]
 8010474:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8010478:	681b      	ldr	r3, [r3, #0]
 801047a:	4a73      	ldr	r2, [pc, #460]	; (8010648 <HAL_UART_IRQHandler+0x59c>)
 801047c:	4293      	cmp	r3, r2
 801047e:	d006      	beq.n	801048e <HAL_UART_IRQHandler+0x3e2>
 8010480:	687b      	ldr	r3, [r7, #4]
 8010482:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8010486:	681b      	ldr	r3, [r3, #0]
 8010488:	4a70      	ldr	r2, [pc, #448]	; (801064c <HAL_UART_IRQHandler+0x5a0>)
 801048a:	4293      	cmp	r3, r2
 801048c:	d106      	bne.n	801049c <HAL_UART_IRQHandler+0x3f0>
 801048e:	687b      	ldr	r3, [r7, #4]
 8010490:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8010494:	681b      	ldr	r3, [r3, #0]
 8010496:	685b      	ldr	r3, [r3, #4]
 8010498:	b29b      	uxth	r3, r3
 801049a:	e005      	b.n	80104a8 <HAL_UART_IRQHandler+0x3fc>
 801049c:	687b      	ldr	r3, [r7, #4]
 801049e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80104a2:	681b      	ldr	r3, [r3, #0]
 80104a4:	685b      	ldr	r3, [r3, #4]
 80104a6:	b29b      	uxth	r3, r3
 80104a8:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80104ac:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80104b0:	2b00      	cmp	r3, #0
 80104b2:	f000 81ab 	beq.w	801080c <HAL_UART_IRQHandler+0x760>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80104b6:	687b      	ldr	r3, [r7, #4]
 80104b8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80104bc:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80104c0:	429a      	cmp	r2, r3
 80104c2:	f080 81a3 	bcs.w	801080c <HAL_UART_IRQHandler+0x760>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80104c6:	687b      	ldr	r3, [r7, #4]
 80104c8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80104cc:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80104d0:	687b      	ldr	r3, [r7, #4]
 80104d2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80104d6:	69db      	ldr	r3, [r3, #28]
 80104d8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80104dc:	f000 8087 	beq.w	80105ee <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80104e0:	687b      	ldr	r3, [r7, #4]
 80104e2:	681b      	ldr	r3, [r3, #0]
 80104e4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80104e8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80104ec:	e853 3f00 	ldrex	r3, [r3]
 80104f0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80104f4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80104f8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80104fc:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8010500:	687b      	ldr	r3, [r7, #4]
 8010502:	681b      	ldr	r3, [r3, #0]
 8010504:	461a      	mov	r2, r3
 8010506:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 801050a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 801050e:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010512:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8010516:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 801051a:	e841 2300 	strex	r3, r2, [r1]
 801051e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8010522:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8010526:	2b00      	cmp	r3, #0
 8010528:	d1da      	bne.n	80104e0 <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801052a:	687b      	ldr	r3, [r7, #4]
 801052c:	681b      	ldr	r3, [r3, #0]
 801052e:	3308      	adds	r3, #8
 8010530:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010532:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8010534:	e853 3f00 	ldrex	r3, [r3]
 8010538:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 801053a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 801053c:	f023 0301 	bic.w	r3, r3, #1
 8010540:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8010544:	687b      	ldr	r3, [r7, #4]
 8010546:	681b      	ldr	r3, [r3, #0]
 8010548:	3308      	adds	r3, #8
 801054a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 801054e:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8010552:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010554:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8010556:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 801055a:	e841 2300 	strex	r3, r2, [r1]
 801055e:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8010560:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8010562:	2b00      	cmp	r3, #0
 8010564:	d1e1      	bne.n	801052a <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8010566:	687b      	ldr	r3, [r7, #4]
 8010568:	681b      	ldr	r3, [r3, #0]
 801056a:	3308      	adds	r3, #8
 801056c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801056e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8010570:	e853 3f00 	ldrex	r3, [r3]
 8010574:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8010576:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8010578:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 801057c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8010580:	687b      	ldr	r3, [r7, #4]
 8010582:	681b      	ldr	r3, [r3, #0]
 8010584:	3308      	adds	r3, #8
 8010586:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 801058a:	66fa      	str	r2, [r7, #108]	; 0x6c
 801058c:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801058e:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8010590:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8010592:	e841 2300 	strex	r3, r2, [r1]
 8010596:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8010598:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 801059a:	2b00      	cmp	r3, #0
 801059c:	d1e3      	bne.n	8010566 <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 801059e:	687b      	ldr	r3, [r7, #4]
 80105a0:	2220      	movs	r2, #32
 80105a2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80105a6:	687b      	ldr	r3, [r7, #4]
 80105a8:	2200      	movs	r2, #0
 80105aa:	66da      	str	r2, [r3, #108]	; 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80105ac:	687b      	ldr	r3, [r7, #4]
 80105ae:	681b      	ldr	r3, [r3, #0]
 80105b0:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80105b2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80105b4:	e853 3f00 	ldrex	r3, [r3]
 80105b8:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80105ba:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80105bc:	f023 0310 	bic.w	r3, r3, #16
 80105c0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80105c4:	687b      	ldr	r3, [r7, #4]
 80105c6:	681b      	ldr	r3, [r3, #0]
 80105c8:	461a      	mov	r2, r3
 80105ca:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80105ce:	65bb      	str	r3, [r7, #88]	; 0x58
 80105d0:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80105d2:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80105d4:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80105d6:	e841 2300 	strex	r3, r2, [r1]
 80105da:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80105dc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80105de:	2b00      	cmp	r3, #0
 80105e0:	d1e4      	bne.n	80105ac <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80105e2:	687b      	ldr	r3, [r7, #4]
 80105e4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80105e8:	4618      	mov	r0, r3
 80105ea:	f7f6 f8e9 	bl	80067c0 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80105ee:	687b      	ldr	r3, [r7, #4]
 80105f0:	2202      	movs	r2, #2
 80105f2:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80105f4:	687b      	ldr	r3, [r7, #4]
 80105f6:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 80105fa:	687b      	ldr	r3, [r7, #4]
 80105fc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8010600:	b29b      	uxth	r3, r3
 8010602:	1ad3      	subs	r3, r2, r3
 8010604:	b29b      	uxth	r3, r3
 8010606:	4619      	mov	r1, r3
 8010608:	6878      	ldr	r0, [r7, #4]
 801060a:	f000 f91d 	bl	8010848 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 801060e:	e0fd      	b.n	801080c <HAL_UART_IRQHandler+0x760>
 8010610:	40020010 	.word	0x40020010
 8010614:	40020028 	.word	0x40020028
 8010618:	40020040 	.word	0x40020040
 801061c:	40020058 	.word	0x40020058
 8010620:	40020070 	.word	0x40020070
 8010624:	40020088 	.word	0x40020088
 8010628:	400200a0 	.word	0x400200a0
 801062c:	400200b8 	.word	0x400200b8
 8010630:	40020410 	.word	0x40020410
 8010634:	40020428 	.word	0x40020428
 8010638:	40020440 	.word	0x40020440
 801063c:	40020458 	.word	0x40020458
 8010640:	40020470 	.word	0x40020470
 8010644:	40020488 	.word	0x40020488
 8010648:	400204a0 	.word	0x400204a0
 801064c:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8010650:	687b      	ldr	r3, [r7, #4]
 8010652:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8010656:	687b      	ldr	r3, [r7, #4]
 8010658:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 801065c:	b29b      	uxth	r3, r3
 801065e:	1ad3      	subs	r3, r2, r3
 8010660:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8010664:	687b      	ldr	r3, [r7, #4]
 8010666:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 801066a:	b29b      	uxth	r3, r3
 801066c:	2b00      	cmp	r3, #0
 801066e:	f000 80cf 	beq.w	8010810 <HAL_UART_IRQHandler+0x764>
          && (nb_rx_data > 0U))
 8010672:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8010676:	2b00      	cmp	r3, #0
 8010678:	f000 80ca 	beq.w	8010810 <HAL_UART_IRQHandler+0x764>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 801067c:	687b      	ldr	r3, [r7, #4]
 801067e:	681b      	ldr	r3, [r3, #0]
 8010680:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010682:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010684:	e853 3f00 	ldrex	r3, [r3]
 8010688:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 801068a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801068c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8010690:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8010694:	687b      	ldr	r3, [r7, #4]
 8010696:	681b      	ldr	r3, [r3, #0]
 8010698:	461a      	mov	r2, r3
 801069a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 801069e:	647b      	str	r3, [r7, #68]	; 0x44
 80106a0:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80106a2:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80106a4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80106a6:	e841 2300 	strex	r3, r2, [r1]
 80106aa:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80106ac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80106ae:	2b00      	cmp	r3, #0
 80106b0:	d1e4      	bne.n	801067c <HAL_UART_IRQHandler+0x5d0>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80106b2:	687b      	ldr	r3, [r7, #4]
 80106b4:	681b      	ldr	r3, [r3, #0]
 80106b6:	3308      	adds	r3, #8
 80106b8:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80106ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80106bc:	e853 3f00 	ldrex	r3, [r3]
 80106c0:	623b      	str	r3, [r7, #32]
   return(result);
 80106c2:	6a3a      	ldr	r2, [r7, #32]
 80106c4:	4b55      	ldr	r3, [pc, #340]	; (801081c <HAL_UART_IRQHandler+0x770>)
 80106c6:	4013      	ands	r3, r2
 80106c8:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80106cc:	687b      	ldr	r3, [r7, #4]
 80106ce:	681b      	ldr	r3, [r3, #0]
 80106d0:	3308      	adds	r3, #8
 80106d2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80106d6:	633a      	str	r2, [r7, #48]	; 0x30
 80106d8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80106da:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80106dc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80106de:	e841 2300 	strex	r3, r2, [r1]
 80106e2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80106e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80106e6:	2b00      	cmp	r3, #0
 80106e8:	d1e3      	bne.n	80106b2 <HAL_UART_IRQHandler+0x606>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80106ea:	687b      	ldr	r3, [r7, #4]
 80106ec:	2220      	movs	r2, #32
 80106ee:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80106f2:	687b      	ldr	r3, [r7, #4]
 80106f4:	2200      	movs	r2, #0
 80106f6:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80106f8:	687b      	ldr	r3, [r7, #4]
 80106fa:	2200      	movs	r2, #0
 80106fc:	675a      	str	r2, [r3, #116]	; 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80106fe:	687b      	ldr	r3, [r7, #4]
 8010700:	681b      	ldr	r3, [r3, #0]
 8010702:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010704:	693b      	ldr	r3, [r7, #16]
 8010706:	e853 3f00 	ldrex	r3, [r3]
 801070a:	60fb      	str	r3, [r7, #12]
   return(result);
 801070c:	68fb      	ldr	r3, [r7, #12]
 801070e:	f023 0310 	bic.w	r3, r3, #16
 8010712:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8010716:	687b      	ldr	r3, [r7, #4]
 8010718:	681b      	ldr	r3, [r3, #0]
 801071a:	461a      	mov	r2, r3
 801071c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8010720:	61fb      	str	r3, [r7, #28]
 8010722:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010724:	69b9      	ldr	r1, [r7, #24]
 8010726:	69fa      	ldr	r2, [r7, #28]
 8010728:	e841 2300 	strex	r3, r2, [r1]
 801072c:	617b      	str	r3, [r7, #20]
   return(result);
 801072e:	697b      	ldr	r3, [r7, #20]
 8010730:	2b00      	cmp	r3, #0
 8010732:	d1e4      	bne.n	80106fe <HAL_UART_IRQHandler+0x652>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8010734:	687b      	ldr	r3, [r7, #4]
 8010736:	2202      	movs	r2, #2
 8010738:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 801073a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 801073e:	4619      	mov	r1, r3
 8010740:	6878      	ldr	r0, [r7, #4]
 8010742:	f000 f881 	bl	8010848 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8010746:	e063      	b.n	8010810 <HAL_UART_IRQHandler+0x764>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8010748:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 801074c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8010750:	2b00      	cmp	r3, #0
 8010752:	d00e      	beq.n	8010772 <HAL_UART_IRQHandler+0x6c6>
 8010754:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8010758:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 801075c:	2b00      	cmp	r3, #0
 801075e:	d008      	beq.n	8010772 <HAL_UART_IRQHandler+0x6c6>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8010760:	687b      	ldr	r3, [r7, #4]
 8010762:	681b      	ldr	r3, [r3, #0]
 8010764:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8010768:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 801076a:	6878      	ldr	r0, [r7, #4]
 801076c:	f001 ff5a 	bl	8012624 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8010770:	e051      	b.n	8010816 <HAL_UART_IRQHandler+0x76a>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8010772:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8010776:	f003 0380 	and.w	r3, r3, #128	; 0x80
 801077a:	2b00      	cmp	r3, #0
 801077c:	d014      	beq.n	80107a8 <HAL_UART_IRQHandler+0x6fc>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 801077e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8010782:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8010786:	2b00      	cmp	r3, #0
 8010788:	d105      	bne.n	8010796 <HAL_UART_IRQHandler+0x6ea>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 801078a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 801078e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8010792:	2b00      	cmp	r3, #0
 8010794:	d008      	beq.n	80107a8 <HAL_UART_IRQHandler+0x6fc>
  {
    if (huart->TxISR != NULL)
 8010796:	687b      	ldr	r3, [r7, #4]
 8010798:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 801079a:	2b00      	cmp	r3, #0
 801079c:	d03a      	beq.n	8010814 <HAL_UART_IRQHandler+0x768>
    {
      huart->TxISR(huart);
 801079e:	687b      	ldr	r3, [r7, #4]
 80107a0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80107a2:	6878      	ldr	r0, [r7, #4]
 80107a4:	4798      	blx	r3
    }
    return;
 80107a6:	e035      	b.n	8010814 <HAL_UART_IRQHandler+0x768>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80107a8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80107ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80107b0:	2b00      	cmp	r3, #0
 80107b2:	d009      	beq.n	80107c8 <HAL_UART_IRQHandler+0x71c>
 80107b4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80107b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80107bc:	2b00      	cmp	r3, #0
 80107be:	d003      	beq.n	80107c8 <HAL_UART_IRQHandler+0x71c>
  {
    UART_EndTransmit_IT(huart);
 80107c0:	6878      	ldr	r0, [r7, #4]
 80107c2:	f001 f9e8 	bl	8011b96 <UART_EndTransmit_IT>
    return;
 80107c6:	e026      	b.n	8010816 <HAL_UART_IRQHandler+0x76a>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 80107c8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80107cc:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80107d0:	2b00      	cmp	r3, #0
 80107d2:	d009      	beq.n	80107e8 <HAL_UART_IRQHandler+0x73c>
 80107d4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80107d8:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80107dc:	2b00      	cmp	r3, #0
 80107de:	d003      	beq.n	80107e8 <HAL_UART_IRQHandler+0x73c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 80107e0:	6878      	ldr	r0, [r7, #4]
 80107e2:	f001 ff33 	bl	801264c <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80107e6:	e016      	b.n	8010816 <HAL_UART_IRQHandler+0x76a>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 80107e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80107ec:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80107f0:	2b00      	cmp	r3, #0
 80107f2:	d010      	beq.n	8010816 <HAL_UART_IRQHandler+0x76a>
 80107f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80107f8:	2b00      	cmp	r3, #0
 80107fa:	da0c      	bge.n	8010816 <HAL_UART_IRQHandler+0x76a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 80107fc:	6878      	ldr	r0, [r7, #4]
 80107fe:	f001 ff1b 	bl	8012638 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8010802:	e008      	b.n	8010816 <HAL_UART_IRQHandler+0x76a>
      return;
 8010804:	bf00      	nop
 8010806:	e006      	b.n	8010816 <HAL_UART_IRQHandler+0x76a>
    return;
 8010808:	bf00      	nop
 801080a:	e004      	b.n	8010816 <HAL_UART_IRQHandler+0x76a>
      return;
 801080c:	bf00      	nop
 801080e:	e002      	b.n	8010816 <HAL_UART_IRQHandler+0x76a>
      return;
 8010810:	bf00      	nop
 8010812:	e000      	b.n	8010816 <HAL_UART_IRQHandler+0x76a>
    return;
 8010814:	bf00      	nop
  }
}
 8010816:	37e8      	adds	r7, #232	; 0xe8
 8010818:	46bd      	mov	sp, r7
 801081a:	bd80      	pop	{r7, pc}
 801081c:	effffffe 	.word	0xeffffffe

08010820 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8010820:	b480      	push	{r7}
 8010822:	b083      	sub	sp, #12
 8010824:	af00      	add	r7, sp, #0
 8010826:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8010828:	bf00      	nop
 801082a:	370c      	adds	r7, #12
 801082c:	46bd      	mov	sp, r7
 801082e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010832:	4770      	bx	lr

08010834 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8010834:	b480      	push	{r7}
 8010836:	b083      	sub	sp, #12
 8010838:	af00      	add	r7, sp, #0
 801083a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 801083c:	bf00      	nop
 801083e:	370c      	adds	r7, #12
 8010840:	46bd      	mov	sp, r7
 8010842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010846:	4770      	bx	lr

08010848 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8010848:	b480      	push	{r7}
 801084a:	b083      	sub	sp, #12
 801084c:	af00      	add	r7, sp, #0
 801084e:	6078      	str	r0, [r7, #4]
 8010850:	460b      	mov	r3, r1
 8010852:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8010854:	bf00      	nop
 8010856:	370c      	adds	r7, #12
 8010858:	46bd      	mov	sp, r7
 801085a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801085e:	4770      	bx	lr

08010860 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8010860:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8010864:	b092      	sub	sp, #72	; 0x48
 8010866:	af00      	add	r7, sp, #0
 8010868:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 801086a:	2300      	movs	r3, #0
 801086c:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8010870:	697b      	ldr	r3, [r7, #20]
 8010872:	689a      	ldr	r2, [r3, #8]
 8010874:	697b      	ldr	r3, [r7, #20]
 8010876:	691b      	ldr	r3, [r3, #16]
 8010878:	431a      	orrs	r2, r3
 801087a:	697b      	ldr	r3, [r7, #20]
 801087c:	695b      	ldr	r3, [r3, #20]
 801087e:	431a      	orrs	r2, r3
 8010880:	697b      	ldr	r3, [r7, #20]
 8010882:	69db      	ldr	r3, [r3, #28]
 8010884:	4313      	orrs	r3, r2
 8010886:	647b      	str	r3, [r7, #68]	; 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8010888:	697b      	ldr	r3, [r7, #20]
 801088a:	681b      	ldr	r3, [r3, #0]
 801088c:	681a      	ldr	r2, [r3, #0]
 801088e:	4bbe      	ldr	r3, [pc, #760]	; (8010b88 <UART_SetConfig+0x328>)
 8010890:	4013      	ands	r3, r2
 8010892:	697a      	ldr	r2, [r7, #20]
 8010894:	6812      	ldr	r2, [r2, #0]
 8010896:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8010898:	430b      	orrs	r3, r1
 801089a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 801089c:	697b      	ldr	r3, [r7, #20]
 801089e:	681b      	ldr	r3, [r3, #0]
 80108a0:	685b      	ldr	r3, [r3, #4]
 80108a2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80108a6:	697b      	ldr	r3, [r7, #20]
 80108a8:	68da      	ldr	r2, [r3, #12]
 80108aa:	697b      	ldr	r3, [r7, #20]
 80108ac:	681b      	ldr	r3, [r3, #0]
 80108ae:	430a      	orrs	r2, r1
 80108b0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80108b2:	697b      	ldr	r3, [r7, #20]
 80108b4:	699b      	ldr	r3, [r3, #24]
 80108b6:	647b      	str	r3, [r7, #68]	; 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80108b8:	697b      	ldr	r3, [r7, #20]
 80108ba:	681b      	ldr	r3, [r3, #0]
 80108bc:	4ab3      	ldr	r2, [pc, #716]	; (8010b8c <UART_SetConfig+0x32c>)
 80108be:	4293      	cmp	r3, r2
 80108c0:	d004      	beq.n	80108cc <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80108c2:	697b      	ldr	r3, [r7, #20]
 80108c4:	6a1b      	ldr	r3, [r3, #32]
 80108c6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80108c8:	4313      	orrs	r3, r2
 80108ca:	647b      	str	r3, [r7, #68]	; 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80108cc:	697b      	ldr	r3, [r7, #20]
 80108ce:	681b      	ldr	r3, [r3, #0]
 80108d0:	689a      	ldr	r2, [r3, #8]
 80108d2:	4baf      	ldr	r3, [pc, #700]	; (8010b90 <UART_SetConfig+0x330>)
 80108d4:	4013      	ands	r3, r2
 80108d6:	697a      	ldr	r2, [r7, #20]
 80108d8:	6812      	ldr	r2, [r2, #0]
 80108da:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80108dc:	430b      	orrs	r3, r1
 80108de:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80108e0:	697b      	ldr	r3, [r7, #20]
 80108e2:	681b      	ldr	r3, [r3, #0]
 80108e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80108e6:	f023 010f 	bic.w	r1, r3, #15
 80108ea:	697b      	ldr	r3, [r7, #20]
 80108ec:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80108ee:	697b      	ldr	r3, [r7, #20]
 80108f0:	681b      	ldr	r3, [r3, #0]
 80108f2:	430a      	orrs	r2, r1
 80108f4:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80108f6:	697b      	ldr	r3, [r7, #20]
 80108f8:	681b      	ldr	r3, [r3, #0]
 80108fa:	4aa6      	ldr	r2, [pc, #664]	; (8010b94 <UART_SetConfig+0x334>)
 80108fc:	4293      	cmp	r3, r2
 80108fe:	d177      	bne.n	80109f0 <UART_SetConfig+0x190>
 8010900:	4ba5      	ldr	r3, [pc, #660]	; (8010b98 <UART_SetConfig+0x338>)
 8010902:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8010904:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8010908:	2b28      	cmp	r3, #40	; 0x28
 801090a:	d86d      	bhi.n	80109e8 <UART_SetConfig+0x188>
 801090c:	a201      	add	r2, pc, #4	; (adr r2, 8010914 <UART_SetConfig+0xb4>)
 801090e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010912:	bf00      	nop
 8010914:	080109b9 	.word	0x080109b9
 8010918:	080109e9 	.word	0x080109e9
 801091c:	080109e9 	.word	0x080109e9
 8010920:	080109e9 	.word	0x080109e9
 8010924:	080109e9 	.word	0x080109e9
 8010928:	080109e9 	.word	0x080109e9
 801092c:	080109e9 	.word	0x080109e9
 8010930:	080109e9 	.word	0x080109e9
 8010934:	080109c1 	.word	0x080109c1
 8010938:	080109e9 	.word	0x080109e9
 801093c:	080109e9 	.word	0x080109e9
 8010940:	080109e9 	.word	0x080109e9
 8010944:	080109e9 	.word	0x080109e9
 8010948:	080109e9 	.word	0x080109e9
 801094c:	080109e9 	.word	0x080109e9
 8010950:	080109e9 	.word	0x080109e9
 8010954:	080109c9 	.word	0x080109c9
 8010958:	080109e9 	.word	0x080109e9
 801095c:	080109e9 	.word	0x080109e9
 8010960:	080109e9 	.word	0x080109e9
 8010964:	080109e9 	.word	0x080109e9
 8010968:	080109e9 	.word	0x080109e9
 801096c:	080109e9 	.word	0x080109e9
 8010970:	080109e9 	.word	0x080109e9
 8010974:	080109d1 	.word	0x080109d1
 8010978:	080109e9 	.word	0x080109e9
 801097c:	080109e9 	.word	0x080109e9
 8010980:	080109e9 	.word	0x080109e9
 8010984:	080109e9 	.word	0x080109e9
 8010988:	080109e9 	.word	0x080109e9
 801098c:	080109e9 	.word	0x080109e9
 8010990:	080109e9 	.word	0x080109e9
 8010994:	080109d9 	.word	0x080109d9
 8010998:	080109e9 	.word	0x080109e9
 801099c:	080109e9 	.word	0x080109e9
 80109a0:	080109e9 	.word	0x080109e9
 80109a4:	080109e9 	.word	0x080109e9
 80109a8:	080109e9 	.word	0x080109e9
 80109ac:	080109e9 	.word	0x080109e9
 80109b0:	080109e9 	.word	0x080109e9
 80109b4:	080109e1 	.word	0x080109e1
 80109b8:	2301      	movs	r3, #1
 80109ba:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80109be:	e222      	b.n	8010e06 <UART_SetConfig+0x5a6>
 80109c0:	2304      	movs	r3, #4
 80109c2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80109c6:	e21e      	b.n	8010e06 <UART_SetConfig+0x5a6>
 80109c8:	2308      	movs	r3, #8
 80109ca:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80109ce:	e21a      	b.n	8010e06 <UART_SetConfig+0x5a6>
 80109d0:	2310      	movs	r3, #16
 80109d2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80109d6:	e216      	b.n	8010e06 <UART_SetConfig+0x5a6>
 80109d8:	2320      	movs	r3, #32
 80109da:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80109de:	e212      	b.n	8010e06 <UART_SetConfig+0x5a6>
 80109e0:	2340      	movs	r3, #64	; 0x40
 80109e2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80109e6:	e20e      	b.n	8010e06 <UART_SetConfig+0x5a6>
 80109e8:	2380      	movs	r3, #128	; 0x80
 80109ea:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80109ee:	e20a      	b.n	8010e06 <UART_SetConfig+0x5a6>
 80109f0:	697b      	ldr	r3, [r7, #20]
 80109f2:	681b      	ldr	r3, [r3, #0]
 80109f4:	4a69      	ldr	r2, [pc, #420]	; (8010b9c <UART_SetConfig+0x33c>)
 80109f6:	4293      	cmp	r3, r2
 80109f8:	d130      	bne.n	8010a5c <UART_SetConfig+0x1fc>
 80109fa:	4b67      	ldr	r3, [pc, #412]	; (8010b98 <UART_SetConfig+0x338>)
 80109fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80109fe:	f003 0307 	and.w	r3, r3, #7
 8010a02:	2b05      	cmp	r3, #5
 8010a04:	d826      	bhi.n	8010a54 <UART_SetConfig+0x1f4>
 8010a06:	a201      	add	r2, pc, #4	; (adr r2, 8010a0c <UART_SetConfig+0x1ac>)
 8010a08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010a0c:	08010a25 	.word	0x08010a25
 8010a10:	08010a2d 	.word	0x08010a2d
 8010a14:	08010a35 	.word	0x08010a35
 8010a18:	08010a3d 	.word	0x08010a3d
 8010a1c:	08010a45 	.word	0x08010a45
 8010a20:	08010a4d 	.word	0x08010a4d
 8010a24:	2300      	movs	r3, #0
 8010a26:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010a2a:	e1ec      	b.n	8010e06 <UART_SetConfig+0x5a6>
 8010a2c:	2304      	movs	r3, #4
 8010a2e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010a32:	e1e8      	b.n	8010e06 <UART_SetConfig+0x5a6>
 8010a34:	2308      	movs	r3, #8
 8010a36:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010a3a:	e1e4      	b.n	8010e06 <UART_SetConfig+0x5a6>
 8010a3c:	2310      	movs	r3, #16
 8010a3e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010a42:	e1e0      	b.n	8010e06 <UART_SetConfig+0x5a6>
 8010a44:	2320      	movs	r3, #32
 8010a46:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010a4a:	e1dc      	b.n	8010e06 <UART_SetConfig+0x5a6>
 8010a4c:	2340      	movs	r3, #64	; 0x40
 8010a4e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010a52:	e1d8      	b.n	8010e06 <UART_SetConfig+0x5a6>
 8010a54:	2380      	movs	r3, #128	; 0x80
 8010a56:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010a5a:	e1d4      	b.n	8010e06 <UART_SetConfig+0x5a6>
 8010a5c:	697b      	ldr	r3, [r7, #20]
 8010a5e:	681b      	ldr	r3, [r3, #0]
 8010a60:	4a4f      	ldr	r2, [pc, #316]	; (8010ba0 <UART_SetConfig+0x340>)
 8010a62:	4293      	cmp	r3, r2
 8010a64:	d130      	bne.n	8010ac8 <UART_SetConfig+0x268>
 8010a66:	4b4c      	ldr	r3, [pc, #304]	; (8010b98 <UART_SetConfig+0x338>)
 8010a68:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8010a6a:	f003 0307 	and.w	r3, r3, #7
 8010a6e:	2b05      	cmp	r3, #5
 8010a70:	d826      	bhi.n	8010ac0 <UART_SetConfig+0x260>
 8010a72:	a201      	add	r2, pc, #4	; (adr r2, 8010a78 <UART_SetConfig+0x218>)
 8010a74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010a78:	08010a91 	.word	0x08010a91
 8010a7c:	08010a99 	.word	0x08010a99
 8010a80:	08010aa1 	.word	0x08010aa1
 8010a84:	08010aa9 	.word	0x08010aa9
 8010a88:	08010ab1 	.word	0x08010ab1
 8010a8c:	08010ab9 	.word	0x08010ab9
 8010a90:	2300      	movs	r3, #0
 8010a92:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010a96:	e1b6      	b.n	8010e06 <UART_SetConfig+0x5a6>
 8010a98:	2304      	movs	r3, #4
 8010a9a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010a9e:	e1b2      	b.n	8010e06 <UART_SetConfig+0x5a6>
 8010aa0:	2308      	movs	r3, #8
 8010aa2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010aa6:	e1ae      	b.n	8010e06 <UART_SetConfig+0x5a6>
 8010aa8:	2310      	movs	r3, #16
 8010aaa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010aae:	e1aa      	b.n	8010e06 <UART_SetConfig+0x5a6>
 8010ab0:	2320      	movs	r3, #32
 8010ab2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010ab6:	e1a6      	b.n	8010e06 <UART_SetConfig+0x5a6>
 8010ab8:	2340      	movs	r3, #64	; 0x40
 8010aba:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010abe:	e1a2      	b.n	8010e06 <UART_SetConfig+0x5a6>
 8010ac0:	2380      	movs	r3, #128	; 0x80
 8010ac2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010ac6:	e19e      	b.n	8010e06 <UART_SetConfig+0x5a6>
 8010ac8:	697b      	ldr	r3, [r7, #20]
 8010aca:	681b      	ldr	r3, [r3, #0]
 8010acc:	4a35      	ldr	r2, [pc, #212]	; (8010ba4 <UART_SetConfig+0x344>)
 8010ace:	4293      	cmp	r3, r2
 8010ad0:	d130      	bne.n	8010b34 <UART_SetConfig+0x2d4>
 8010ad2:	4b31      	ldr	r3, [pc, #196]	; (8010b98 <UART_SetConfig+0x338>)
 8010ad4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8010ad6:	f003 0307 	and.w	r3, r3, #7
 8010ada:	2b05      	cmp	r3, #5
 8010adc:	d826      	bhi.n	8010b2c <UART_SetConfig+0x2cc>
 8010ade:	a201      	add	r2, pc, #4	; (adr r2, 8010ae4 <UART_SetConfig+0x284>)
 8010ae0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010ae4:	08010afd 	.word	0x08010afd
 8010ae8:	08010b05 	.word	0x08010b05
 8010aec:	08010b0d 	.word	0x08010b0d
 8010af0:	08010b15 	.word	0x08010b15
 8010af4:	08010b1d 	.word	0x08010b1d
 8010af8:	08010b25 	.word	0x08010b25
 8010afc:	2300      	movs	r3, #0
 8010afe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010b02:	e180      	b.n	8010e06 <UART_SetConfig+0x5a6>
 8010b04:	2304      	movs	r3, #4
 8010b06:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010b0a:	e17c      	b.n	8010e06 <UART_SetConfig+0x5a6>
 8010b0c:	2308      	movs	r3, #8
 8010b0e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010b12:	e178      	b.n	8010e06 <UART_SetConfig+0x5a6>
 8010b14:	2310      	movs	r3, #16
 8010b16:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010b1a:	e174      	b.n	8010e06 <UART_SetConfig+0x5a6>
 8010b1c:	2320      	movs	r3, #32
 8010b1e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010b22:	e170      	b.n	8010e06 <UART_SetConfig+0x5a6>
 8010b24:	2340      	movs	r3, #64	; 0x40
 8010b26:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010b2a:	e16c      	b.n	8010e06 <UART_SetConfig+0x5a6>
 8010b2c:	2380      	movs	r3, #128	; 0x80
 8010b2e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010b32:	e168      	b.n	8010e06 <UART_SetConfig+0x5a6>
 8010b34:	697b      	ldr	r3, [r7, #20]
 8010b36:	681b      	ldr	r3, [r3, #0]
 8010b38:	4a1b      	ldr	r2, [pc, #108]	; (8010ba8 <UART_SetConfig+0x348>)
 8010b3a:	4293      	cmp	r3, r2
 8010b3c:	d142      	bne.n	8010bc4 <UART_SetConfig+0x364>
 8010b3e:	4b16      	ldr	r3, [pc, #88]	; (8010b98 <UART_SetConfig+0x338>)
 8010b40:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8010b42:	f003 0307 	and.w	r3, r3, #7
 8010b46:	2b05      	cmp	r3, #5
 8010b48:	d838      	bhi.n	8010bbc <UART_SetConfig+0x35c>
 8010b4a:	a201      	add	r2, pc, #4	; (adr r2, 8010b50 <UART_SetConfig+0x2f0>)
 8010b4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010b50:	08010b69 	.word	0x08010b69
 8010b54:	08010b71 	.word	0x08010b71
 8010b58:	08010b79 	.word	0x08010b79
 8010b5c:	08010b81 	.word	0x08010b81
 8010b60:	08010bad 	.word	0x08010bad
 8010b64:	08010bb5 	.word	0x08010bb5
 8010b68:	2300      	movs	r3, #0
 8010b6a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010b6e:	e14a      	b.n	8010e06 <UART_SetConfig+0x5a6>
 8010b70:	2304      	movs	r3, #4
 8010b72:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010b76:	e146      	b.n	8010e06 <UART_SetConfig+0x5a6>
 8010b78:	2308      	movs	r3, #8
 8010b7a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010b7e:	e142      	b.n	8010e06 <UART_SetConfig+0x5a6>
 8010b80:	2310      	movs	r3, #16
 8010b82:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010b86:	e13e      	b.n	8010e06 <UART_SetConfig+0x5a6>
 8010b88:	cfff69f3 	.word	0xcfff69f3
 8010b8c:	58000c00 	.word	0x58000c00
 8010b90:	11fff4ff 	.word	0x11fff4ff
 8010b94:	40011000 	.word	0x40011000
 8010b98:	58024400 	.word	0x58024400
 8010b9c:	40004400 	.word	0x40004400
 8010ba0:	40004800 	.word	0x40004800
 8010ba4:	40004c00 	.word	0x40004c00
 8010ba8:	40005000 	.word	0x40005000
 8010bac:	2320      	movs	r3, #32
 8010bae:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010bb2:	e128      	b.n	8010e06 <UART_SetConfig+0x5a6>
 8010bb4:	2340      	movs	r3, #64	; 0x40
 8010bb6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010bba:	e124      	b.n	8010e06 <UART_SetConfig+0x5a6>
 8010bbc:	2380      	movs	r3, #128	; 0x80
 8010bbe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010bc2:	e120      	b.n	8010e06 <UART_SetConfig+0x5a6>
 8010bc4:	697b      	ldr	r3, [r7, #20]
 8010bc6:	681b      	ldr	r3, [r3, #0]
 8010bc8:	4acb      	ldr	r2, [pc, #812]	; (8010ef8 <UART_SetConfig+0x698>)
 8010bca:	4293      	cmp	r3, r2
 8010bcc:	d176      	bne.n	8010cbc <UART_SetConfig+0x45c>
 8010bce:	4bcb      	ldr	r3, [pc, #812]	; (8010efc <UART_SetConfig+0x69c>)
 8010bd0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8010bd2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8010bd6:	2b28      	cmp	r3, #40	; 0x28
 8010bd8:	d86c      	bhi.n	8010cb4 <UART_SetConfig+0x454>
 8010bda:	a201      	add	r2, pc, #4	; (adr r2, 8010be0 <UART_SetConfig+0x380>)
 8010bdc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010be0:	08010c85 	.word	0x08010c85
 8010be4:	08010cb5 	.word	0x08010cb5
 8010be8:	08010cb5 	.word	0x08010cb5
 8010bec:	08010cb5 	.word	0x08010cb5
 8010bf0:	08010cb5 	.word	0x08010cb5
 8010bf4:	08010cb5 	.word	0x08010cb5
 8010bf8:	08010cb5 	.word	0x08010cb5
 8010bfc:	08010cb5 	.word	0x08010cb5
 8010c00:	08010c8d 	.word	0x08010c8d
 8010c04:	08010cb5 	.word	0x08010cb5
 8010c08:	08010cb5 	.word	0x08010cb5
 8010c0c:	08010cb5 	.word	0x08010cb5
 8010c10:	08010cb5 	.word	0x08010cb5
 8010c14:	08010cb5 	.word	0x08010cb5
 8010c18:	08010cb5 	.word	0x08010cb5
 8010c1c:	08010cb5 	.word	0x08010cb5
 8010c20:	08010c95 	.word	0x08010c95
 8010c24:	08010cb5 	.word	0x08010cb5
 8010c28:	08010cb5 	.word	0x08010cb5
 8010c2c:	08010cb5 	.word	0x08010cb5
 8010c30:	08010cb5 	.word	0x08010cb5
 8010c34:	08010cb5 	.word	0x08010cb5
 8010c38:	08010cb5 	.word	0x08010cb5
 8010c3c:	08010cb5 	.word	0x08010cb5
 8010c40:	08010c9d 	.word	0x08010c9d
 8010c44:	08010cb5 	.word	0x08010cb5
 8010c48:	08010cb5 	.word	0x08010cb5
 8010c4c:	08010cb5 	.word	0x08010cb5
 8010c50:	08010cb5 	.word	0x08010cb5
 8010c54:	08010cb5 	.word	0x08010cb5
 8010c58:	08010cb5 	.word	0x08010cb5
 8010c5c:	08010cb5 	.word	0x08010cb5
 8010c60:	08010ca5 	.word	0x08010ca5
 8010c64:	08010cb5 	.word	0x08010cb5
 8010c68:	08010cb5 	.word	0x08010cb5
 8010c6c:	08010cb5 	.word	0x08010cb5
 8010c70:	08010cb5 	.word	0x08010cb5
 8010c74:	08010cb5 	.word	0x08010cb5
 8010c78:	08010cb5 	.word	0x08010cb5
 8010c7c:	08010cb5 	.word	0x08010cb5
 8010c80:	08010cad 	.word	0x08010cad
 8010c84:	2301      	movs	r3, #1
 8010c86:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010c8a:	e0bc      	b.n	8010e06 <UART_SetConfig+0x5a6>
 8010c8c:	2304      	movs	r3, #4
 8010c8e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010c92:	e0b8      	b.n	8010e06 <UART_SetConfig+0x5a6>
 8010c94:	2308      	movs	r3, #8
 8010c96:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010c9a:	e0b4      	b.n	8010e06 <UART_SetConfig+0x5a6>
 8010c9c:	2310      	movs	r3, #16
 8010c9e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010ca2:	e0b0      	b.n	8010e06 <UART_SetConfig+0x5a6>
 8010ca4:	2320      	movs	r3, #32
 8010ca6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010caa:	e0ac      	b.n	8010e06 <UART_SetConfig+0x5a6>
 8010cac:	2340      	movs	r3, #64	; 0x40
 8010cae:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010cb2:	e0a8      	b.n	8010e06 <UART_SetConfig+0x5a6>
 8010cb4:	2380      	movs	r3, #128	; 0x80
 8010cb6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010cba:	e0a4      	b.n	8010e06 <UART_SetConfig+0x5a6>
 8010cbc:	697b      	ldr	r3, [r7, #20]
 8010cbe:	681b      	ldr	r3, [r3, #0]
 8010cc0:	4a8f      	ldr	r2, [pc, #572]	; (8010f00 <UART_SetConfig+0x6a0>)
 8010cc2:	4293      	cmp	r3, r2
 8010cc4:	d130      	bne.n	8010d28 <UART_SetConfig+0x4c8>
 8010cc6:	4b8d      	ldr	r3, [pc, #564]	; (8010efc <UART_SetConfig+0x69c>)
 8010cc8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8010cca:	f003 0307 	and.w	r3, r3, #7
 8010cce:	2b05      	cmp	r3, #5
 8010cd0:	d826      	bhi.n	8010d20 <UART_SetConfig+0x4c0>
 8010cd2:	a201      	add	r2, pc, #4	; (adr r2, 8010cd8 <UART_SetConfig+0x478>)
 8010cd4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010cd8:	08010cf1 	.word	0x08010cf1
 8010cdc:	08010cf9 	.word	0x08010cf9
 8010ce0:	08010d01 	.word	0x08010d01
 8010ce4:	08010d09 	.word	0x08010d09
 8010ce8:	08010d11 	.word	0x08010d11
 8010cec:	08010d19 	.word	0x08010d19
 8010cf0:	2300      	movs	r3, #0
 8010cf2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010cf6:	e086      	b.n	8010e06 <UART_SetConfig+0x5a6>
 8010cf8:	2304      	movs	r3, #4
 8010cfa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010cfe:	e082      	b.n	8010e06 <UART_SetConfig+0x5a6>
 8010d00:	2308      	movs	r3, #8
 8010d02:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010d06:	e07e      	b.n	8010e06 <UART_SetConfig+0x5a6>
 8010d08:	2310      	movs	r3, #16
 8010d0a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010d0e:	e07a      	b.n	8010e06 <UART_SetConfig+0x5a6>
 8010d10:	2320      	movs	r3, #32
 8010d12:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010d16:	e076      	b.n	8010e06 <UART_SetConfig+0x5a6>
 8010d18:	2340      	movs	r3, #64	; 0x40
 8010d1a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010d1e:	e072      	b.n	8010e06 <UART_SetConfig+0x5a6>
 8010d20:	2380      	movs	r3, #128	; 0x80
 8010d22:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010d26:	e06e      	b.n	8010e06 <UART_SetConfig+0x5a6>
 8010d28:	697b      	ldr	r3, [r7, #20]
 8010d2a:	681b      	ldr	r3, [r3, #0]
 8010d2c:	4a75      	ldr	r2, [pc, #468]	; (8010f04 <UART_SetConfig+0x6a4>)
 8010d2e:	4293      	cmp	r3, r2
 8010d30:	d130      	bne.n	8010d94 <UART_SetConfig+0x534>
 8010d32:	4b72      	ldr	r3, [pc, #456]	; (8010efc <UART_SetConfig+0x69c>)
 8010d34:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8010d36:	f003 0307 	and.w	r3, r3, #7
 8010d3a:	2b05      	cmp	r3, #5
 8010d3c:	d826      	bhi.n	8010d8c <UART_SetConfig+0x52c>
 8010d3e:	a201      	add	r2, pc, #4	; (adr r2, 8010d44 <UART_SetConfig+0x4e4>)
 8010d40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010d44:	08010d5d 	.word	0x08010d5d
 8010d48:	08010d65 	.word	0x08010d65
 8010d4c:	08010d6d 	.word	0x08010d6d
 8010d50:	08010d75 	.word	0x08010d75
 8010d54:	08010d7d 	.word	0x08010d7d
 8010d58:	08010d85 	.word	0x08010d85
 8010d5c:	2300      	movs	r3, #0
 8010d5e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010d62:	e050      	b.n	8010e06 <UART_SetConfig+0x5a6>
 8010d64:	2304      	movs	r3, #4
 8010d66:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010d6a:	e04c      	b.n	8010e06 <UART_SetConfig+0x5a6>
 8010d6c:	2308      	movs	r3, #8
 8010d6e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010d72:	e048      	b.n	8010e06 <UART_SetConfig+0x5a6>
 8010d74:	2310      	movs	r3, #16
 8010d76:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010d7a:	e044      	b.n	8010e06 <UART_SetConfig+0x5a6>
 8010d7c:	2320      	movs	r3, #32
 8010d7e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010d82:	e040      	b.n	8010e06 <UART_SetConfig+0x5a6>
 8010d84:	2340      	movs	r3, #64	; 0x40
 8010d86:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010d8a:	e03c      	b.n	8010e06 <UART_SetConfig+0x5a6>
 8010d8c:	2380      	movs	r3, #128	; 0x80
 8010d8e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010d92:	e038      	b.n	8010e06 <UART_SetConfig+0x5a6>
 8010d94:	697b      	ldr	r3, [r7, #20]
 8010d96:	681b      	ldr	r3, [r3, #0]
 8010d98:	4a5b      	ldr	r2, [pc, #364]	; (8010f08 <UART_SetConfig+0x6a8>)
 8010d9a:	4293      	cmp	r3, r2
 8010d9c:	d130      	bne.n	8010e00 <UART_SetConfig+0x5a0>
 8010d9e:	4b57      	ldr	r3, [pc, #348]	; (8010efc <UART_SetConfig+0x69c>)
 8010da0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8010da2:	f003 0307 	and.w	r3, r3, #7
 8010da6:	2b05      	cmp	r3, #5
 8010da8:	d826      	bhi.n	8010df8 <UART_SetConfig+0x598>
 8010daa:	a201      	add	r2, pc, #4	; (adr r2, 8010db0 <UART_SetConfig+0x550>)
 8010dac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010db0:	08010dc9 	.word	0x08010dc9
 8010db4:	08010dd1 	.word	0x08010dd1
 8010db8:	08010dd9 	.word	0x08010dd9
 8010dbc:	08010de1 	.word	0x08010de1
 8010dc0:	08010de9 	.word	0x08010de9
 8010dc4:	08010df1 	.word	0x08010df1
 8010dc8:	2302      	movs	r3, #2
 8010dca:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010dce:	e01a      	b.n	8010e06 <UART_SetConfig+0x5a6>
 8010dd0:	2304      	movs	r3, #4
 8010dd2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010dd6:	e016      	b.n	8010e06 <UART_SetConfig+0x5a6>
 8010dd8:	2308      	movs	r3, #8
 8010dda:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010dde:	e012      	b.n	8010e06 <UART_SetConfig+0x5a6>
 8010de0:	2310      	movs	r3, #16
 8010de2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010de6:	e00e      	b.n	8010e06 <UART_SetConfig+0x5a6>
 8010de8:	2320      	movs	r3, #32
 8010dea:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010dee:	e00a      	b.n	8010e06 <UART_SetConfig+0x5a6>
 8010df0:	2340      	movs	r3, #64	; 0x40
 8010df2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010df6:	e006      	b.n	8010e06 <UART_SetConfig+0x5a6>
 8010df8:	2380      	movs	r3, #128	; 0x80
 8010dfa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010dfe:	e002      	b.n	8010e06 <UART_SetConfig+0x5a6>
 8010e00:	2380      	movs	r3, #128	; 0x80
 8010e02:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8010e06:	697b      	ldr	r3, [r7, #20]
 8010e08:	681b      	ldr	r3, [r3, #0]
 8010e0a:	4a3f      	ldr	r2, [pc, #252]	; (8010f08 <UART_SetConfig+0x6a8>)
 8010e0c:	4293      	cmp	r3, r2
 8010e0e:	f040 80f8 	bne.w	8011002 <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8010e12:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8010e16:	2b20      	cmp	r3, #32
 8010e18:	dc46      	bgt.n	8010ea8 <UART_SetConfig+0x648>
 8010e1a:	2b02      	cmp	r3, #2
 8010e1c:	f2c0 8082 	blt.w	8010f24 <UART_SetConfig+0x6c4>
 8010e20:	3b02      	subs	r3, #2
 8010e22:	2b1e      	cmp	r3, #30
 8010e24:	d87e      	bhi.n	8010f24 <UART_SetConfig+0x6c4>
 8010e26:	a201      	add	r2, pc, #4	; (adr r2, 8010e2c <UART_SetConfig+0x5cc>)
 8010e28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010e2c:	08010eaf 	.word	0x08010eaf
 8010e30:	08010f25 	.word	0x08010f25
 8010e34:	08010eb7 	.word	0x08010eb7
 8010e38:	08010f25 	.word	0x08010f25
 8010e3c:	08010f25 	.word	0x08010f25
 8010e40:	08010f25 	.word	0x08010f25
 8010e44:	08010ec7 	.word	0x08010ec7
 8010e48:	08010f25 	.word	0x08010f25
 8010e4c:	08010f25 	.word	0x08010f25
 8010e50:	08010f25 	.word	0x08010f25
 8010e54:	08010f25 	.word	0x08010f25
 8010e58:	08010f25 	.word	0x08010f25
 8010e5c:	08010f25 	.word	0x08010f25
 8010e60:	08010f25 	.word	0x08010f25
 8010e64:	08010ed7 	.word	0x08010ed7
 8010e68:	08010f25 	.word	0x08010f25
 8010e6c:	08010f25 	.word	0x08010f25
 8010e70:	08010f25 	.word	0x08010f25
 8010e74:	08010f25 	.word	0x08010f25
 8010e78:	08010f25 	.word	0x08010f25
 8010e7c:	08010f25 	.word	0x08010f25
 8010e80:	08010f25 	.word	0x08010f25
 8010e84:	08010f25 	.word	0x08010f25
 8010e88:	08010f25 	.word	0x08010f25
 8010e8c:	08010f25 	.word	0x08010f25
 8010e90:	08010f25 	.word	0x08010f25
 8010e94:	08010f25 	.word	0x08010f25
 8010e98:	08010f25 	.word	0x08010f25
 8010e9c:	08010f25 	.word	0x08010f25
 8010ea0:	08010f25 	.word	0x08010f25
 8010ea4:	08010f17 	.word	0x08010f17
 8010ea8:	2b40      	cmp	r3, #64	; 0x40
 8010eaa:	d037      	beq.n	8010f1c <UART_SetConfig+0x6bc>
 8010eac:	e03a      	b.n	8010f24 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8010eae:	f7fb fcd7 	bl	800c860 <HAL_RCCEx_GetD3PCLK1Freq>
 8010eb2:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8010eb4:	e03c      	b.n	8010f30 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8010eb6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8010eba:	4618      	mov	r0, r3
 8010ebc:	f7fb fce6 	bl	800c88c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8010ec0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010ec2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8010ec4:	e034      	b.n	8010f30 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8010ec6:	f107 0318 	add.w	r3, r7, #24
 8010eca:	4618      	mov	r0, r3
 8010ecc:	f7fb fe32 	bl	800cb34 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8010ed0:	69fb      	ldr	r3, [r7, #28]
 8010ed2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8010ed4:	e02c      	b.n	8010f30 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8010ed6:	4b09      	ldr	r3, [pc, #36]	; (8010efc <UART_SetConfig+0x69c>)
 8010ed8:	681b      	ldr	r3, [r3, #0]
 8010eda:	f003 0320 	and.w	r3, r3, #32
 8010ede:	2b00      	cmp	r3, #0
 8010ee0:	d016      	beq.n	8010f10 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8010ee2:	4b06      	ldr	r3, [pc, #24]	; (8010efc <UART_SetConfig+0x69c>)
 8010ee4:	681b      	ldr	r3, [r3, #0]
 8010ee6:	08db      	lsrs	r3, r3, #3
 8010ee8:	f003 0303 	and.w	r3, r3, #3
 8010eec:	4a07      	ldr	r2, [pc, #28]	; (8010f0c <UART_SetConfig+0x6ac>)
 8010eee:	fa22 f303 	lsr.w	r3, r2, r3
 8010ef2:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8010ef4:	e01c      	b.n	8010f30 <UART_SetConfig+0x6d0>
 8010ef6:	bf00      	nop
 8010ef8:	40011400 	.word	0x40011400
 8010efc:	58024400 	.word	0x58024400
 8010f00:	40007800 	.word	0x40007800
 8010f04:	40007c00 	.word	0x40007c00
 8010f08:	58000c00 	.word	0x58000c00
 8010f0c:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 8010f10:	4b9d      	ldr	r3, [pc, #628]	; (8011188 <UART_SetConfig+0x928>)
 8010f12:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8010f14:	e00c      	b.n	8010f30 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8010f16:	4b9d      	ldr	r3, [pc, #628]	; (801118c <UART_SetConfig+0x92c>)
 8010f18:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8010f1a:	e009      	b.n	8010f30 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8010f1c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8010f20:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8010f22:	e005      	b.n	8010f30 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 8010f24:	2300      	movs	r3, #0
 8010f26:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 8010f28:	2301      	movs	r3, #1
 8010f2a:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 8010f2e:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8010f30:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8010f32:	2b00      	cmp	r3, #0
 8010f34:	f000 81de 	beq.w	80112f4 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8010f38:	697b      	ldr	r3, [r7, #20]
 8010f3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010f3c:	4a94      	ldr	r2, [pc, #592]	; (8011190 <UART_SetConfig+0x930>)
 8010f3e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8010f42:	461a      	mov	r2, r3
 8010f44:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8010f46:	fbb3 f3f2 	udiv	r3, r3, r2
 8010f4a:	633b      	str	r3, [r7, #48]	; 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8010f4c:	697b      	ldr	r3, [r7, #20]
 8010f4e:	685a      	ldr	r2, [r3, #4]
 8010f50:	4613      	mov	r3, r2
 8010f52:	005b      	lsls	r3, r3, #1
 8010f54:	4413      	add	r3, r2
 8010f56:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8010f58:	429a      	cmp	r2, r3
 8010f5a:	d305      	bcc.n	8010f68 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8010f5c:	697b      	ldr	r3, [r7, #20]
 8010f5e:	685b      	ldr	r3, [r3, #4]
 8010f60:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8010f62:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8010f64:	429a      	cmp	r2, r3
 8010f66:	d903      	bls.n	8010f70 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 8010f68:	2301      	movs	r3, #1
 8010f6a:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 8010f6e:	e1c1      	b.n	80112f4 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8010f70:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8010f72:	2200      	movs	r2, #0
 8010f74:	60bb      	str	r3, [r7, #8]
 8010f76:	60fa      	str	r2, [r7, #12]
 8010f78:	697b      	ldr	r3, [r7, #20]
 8010f7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010f7c:	4a84      	ldr	r2, [pc, #528]	; (8011190 <UART_SetConfig+0x930>)
 8010f7e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8010f82:	b29b      	uxth	r3, r3
 8010f84:	2200      	movs	r2, #0
 8010f86:	603b      	str	r3, [r7, #0]
 8010f88:	607a      	str	r2, [r7, #4]
 8010f8a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8010f8e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8010f92:	f7ef f9a5 	bl	80002e0 <__aeabi_uldivmod>
 8010f96:	4602      	mov	r2, r0
 8010f98:	460b      	mov	r3, r1
 8010f9a:	4610      	mov	r0, r2
 8010f9c:	4619      	mov	r1, r3
 8010f9e:	f04f 0200 	mov.w	r2, #0
 8010fa2:	f04f 0300 	mov.w	r3, #0
 8010fa6:	020b      	lsls	r3, r1, #8
 8010fa8:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8010fac:	0202      	lsls	r2, r0, #8
 8010fae:	6979      	ldr	r1, [r7, #20]
 8010fb0:	6849      	ldr	r1, [r1, #4]
 8010fb2:	0849      	lsrs	r1, r1, #1
 8010fb4:	2000      	movs	r0, #0
 8010fb6:	460c      	mov	r4, r1
 8010fb8:	4605      	mov	r5, r0
 8010fba:	eb12 0804 	adds.w	r8, r2, r4
 8010fbe:	eb43 0905 	adc.w	r9, r3, r5
 8010fc2:	697b      	ldr	r3, [r7, #20]
 8010fc4:	685b      	ldr	r3, [r3, #4]
 8010fc6:	2200      	movs	r2, #0
 8010fc8:	469a      	mov	sl, r3
 8010fca:	4693      	mov	fp, r2
 8010fcc:	4652      	mov	r2, sl
 8010fce:	465b      	mov	r3, fp
 8010fd0:	4640      	mov	r0, r8
 8010fd2:	4649      	mov	r1, r9
 8010fd4:	f7ef f984 	bl	80002e0 <__aeabi_uldivmod>
 8010fd8:	4602      	mov	r2, r0
 8010fda:	460b      	mov	r3, r1
 8010fdc:	4613      	mov	r3, r2
 8010fde:	63bb      	str	r3, [r7, #56]	; 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8010fe0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010fe2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8010fe6:	d308      	bcc.n	8010ffa <UART_SetConfig+0x79a>
 8010fe8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010fea:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8010fee:	d204      	bcs.n	8010ffa <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 8010ff0:	697b      	ldr	r3, [r7, #20]
 8010ff2:	681b      	ldr	r3, [r3, #0]
 8010ff4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8010ff6:	60da      	str	r2, [r3, #12]
 8010ff8:	e17c      	b.n	80112f4 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 8010ffa:	2301      	movs	r3, #1
 8010ffc:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 8011000:	e178      	b.n	80112f4 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8011002:	697b      	ldr	r3, [r7, #20]
 8011004:	69db      	ldr	r3, [r3, #28]
 8011006:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 801100a:	f040 80c5 	bne.w	8011198 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 801100e:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8011012:	2b20      	cmp	r3, #32
 8011014:	dc48      	bgt.n	80110a8 <UART_SetConfig+0x848>
 8011016:	2b00      	cmp	r3, #0
 8011018:	db7b      	blt.n	8011112 <UART_SetConfig+0x8b2>
 801101a:	2b20      	cmp	r3, #32
 801101c:	d879      	bhi.n	8011112 <UART_SetConfig+0x8b2>
 801101e:	a201      	add	r2, pc, #4	; (adr r2, 8011024 <UART_SetConfig+0x7c4>)
 8011020:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011024:	080110af 	.word	0x080110af
 8011028:	080110b7 	.word	0x080110b7
 801102c:	08011113 	.word	0x08011113
 8011030:	08011113 	.word	0x08011113
 8011034:	080110bf 	.word	0x080110bf
 8011038:	08011113 	.word	0x08011113
 801103c:	08011113 	.word	0x08011113
 8011040:	08011113 	.word	0x08011113
 8011044:	080110cf 	.word	0x080110cf
 8011048:	08011113 	.word	0x08011113
 801104c:	08011113 	.word	0x08011113
 8011050:	08011113 	.word	0x08011113
 8011054:	08011113 	.word	0x08011113
 8011058:	08011113 	.word	0x08011113
 801105c:	08011113 	.word	0x08011113
 8011060:	08011113 	.word	0x08011113
 8011064:	080110df 	.word	0x080110df
 8011068:	08011113 	.word	0x08011113
 801106c:	08011113 	.word	0x08011113
 8011070:	08011113 	.word	0x08011113
 8011074:	08011113 	.word	0x08011113
 8011078:	08011113 	.word	0x08011113
 801107c:	08011113 	.word	0x08011113
 8011080:	08011113 	.word	0x08011113
 8011084:	08011113 	.word	0x08011113
 8011088:	08011113 	.word	0x08011113
 801108c:	08011113 	.word	0x08011113
 8011090:	08011113 	.word	0x08011113
 8011094:	08011113 	.word	0x08011113
 8011098:	08011113 	.word	0x08011113
 801109c:	08011113 	.word	0x08011113
 80110a0:	08011113 	.word	0x08011113
 80110a4:	08011105 	.word	0x08011105
 80110a8:	2b40      	cmp	r3, #64	; 0x40
 80110aa:	d02e      	beq.n	801110a <UART_SetConfig+0x8aa>
 80110ac:	e031      	b.n	8011112 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80110ae:	f7f9 fbdf 	bl	800a870 <HAL_RCC_GetPCLK1Freq>
 80110b2:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 80110b4:	e033      	b.n	801111e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80110b6:	f7f9 fbf1 	bl	800a89c <HAL_RCC_GetPCLK2Freq>
 80110ba:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 80110bc:	e02f      	b.n	801111e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80110be:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80110c2:	4618      	mov	r0, r3
 80110c4:	f7fb fbe2 	bl	800c88c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80110c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80110ca:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80110cc:	e027      	b.n	801111e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80110ce:	f107 0318 	add.w	r3, r7, #24
 80110d2:	4618      	mov	r0, r3
 80110d4:	f7fb fd2e 	bl	800cb34 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80110d8:	69fb      	ldr	r3, [r7, #28]
 80110da:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80110dc:	e01f      	b.n	801111e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80110de:	4b2d      	ldr	r3, [pc, #180]	; (8011194 <UART_SetConfig+0x934>)
 80110e0:	681b      	ldr	r3, [r3, #0]
 80110e2:	f003 0320 	and.w	r3, r3, #32
 80110e6:	2b00      	cmp	r3, #0
 80110e8:	d009      	beq.n	80110fe <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80110ea:	4b2a      	ldr	r3, [pc, #168]	; (8011194 <UART_SetConfig+0x934>)
 80110ec:	681b      	ldr	r3, [r3, #0]
 80110ee:	08db      	lsrs	r3, r3, #3
 80110f0:	f003 0303 	and.w	r3, r3, #3
 80110f4:	4a24      	ldr	r2, [pc, #144]	; (8011188 <UART_SetConfig+0x928>)
 80110f6:	fa22 f303 	lsr.w	r3, r2, r3
 80110fa:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80110fc:	e00f      	b.n	801111e <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 80110fe:	4b22      	ldr	r3, [pc, #136]	; (8011188 <UART_SetConfig+0x928>)
 8011100:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8011102:	e00c      	b.n	801111e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8011104:	4b21      	ldr	r3, [pc, #132]	; (801118c <UART_SetConfig+0x92c>)
 8011106:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8011108:	e009      	b.n	801111e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 801110a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 801110e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8011110:	e005      	b.n	801111e <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8011112:	2300      	movs	r3, #0
 8011114:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 8011116:	2301      	movs	r3, #1
 8011118:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 801111c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 801111e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011120:	2b00      	cmp	r3, #0
 8011122:	f000 80e7 	beq.w	80112f4 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8011126:	697b      	ldr	r3, [r7, #20]
 8011128:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801112a:	4a19      	ldr	r2, [pc, #100]	; (8011190 <UART_SetConfig+0x930>)
 801112c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8011130:	461a      	mov	r2, r3
 8011132:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011134:	fbb3 f3f2 	udiv	r3, r3, r2
 8011138:	005a      	lsls	r2, r3, #1
 801113a:	697b      	ldr	r3, [r7, #20]
 801113c:	685b      	ldr	r3, [r3, #4]
 801113e:	085b      	lsrs	r3, r3, #1
 8011140:	441a      	add	r2, r3
 8011142:	697b      	ldr	r3, [r7, #20]
 8011144:	685b      	ldr	r3, [r3, #4]
 8011146:	fbb2 f3f3 	udiv	r3, r2, r3
 801114a:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 801114c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801114e:	2b0f      	cmp	r3, #15
 8011150:	d916      	bls.n	8011180 <UART_SetConfig+0x920>
 8011152:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011154:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8011158:	d212      	bcs.n	8011180 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 801115a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801115c:	b29b      	uxth	r3, r3
 801115e:	f023 030f 	bic.w	r3, r3, #15
 8011162:	86fb      	strh	r3, [r7, #54]	; 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8011164:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011166:	085b      	lsrs	r3, r3, #1
 8011168:	b29b      	uxth	r3, r3
 801116a:	f003 0307 	and.w	r3, r3, #7
 801116e:	b29a      	uxth	r2, r3
 8011170:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8011172:	4313      	orrs	r3, r2
 8011174:	86fb      	strh	r3, [r7, #54]	; 0x36
        huart->Instance->BRR = brrtemp;
 8011176:	697b      	ldr	r3, [r7, #20]
 8011178:	681b      	ldr	r3, [r3, #0]
 801117a:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 801117c:	60da      	str	r2, [r3, #12]
 801117e:	e0b9      	b.n	80112f4 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8011180:	2301      	movs	r3, #1
 8011182:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 8011186:	e0b5      	b.n	80112f4 <UART_SetConfig+0xa94>
 8011188:	03d09000 	.word	0x03d09000
 801118c:	003d0900 	.word	0x003d0900
 8011190:	08016fb8 	.word	0x08016fb8
 8011194:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 8011198:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 801119c:	2b20      	cmp	r3, #32
 801119e:	dc49      	bgt.n	8011234 <UART_SetConfig+0x9d4>
 80111a0:	2b00      	cmp	r3, #0
 80111a2:	db7c      	blt.n	801129e <UART_SetConfig+0xa3e>
 80111a4:	2b20      	cmp	r3, #32
 80111a6:	d87a      	bhi.n	801129e <UART_SetConfig+0xa3e>
 80111a8:	a201      	add	r2, pc, #4	; (adr r2, 80111b0 <UART_SetConfig+0x950>)
 80111aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80111ae:	bf00      	nop
 80111b0:	0801123b 	.word	0x0801123b
 80111b4:	08011243 	.word	0x08011243
 80111b8:	0801129f 	.word	0x0801129f
 80111bc:	0801129f 	.word	0x0801129f
 80111c0:	0801124b 	.word	0x0801124b
 80111c4:	0801129f 	.word	0x0801129f
 80111c8:	0801129f 	.word	0x0801129f
 80111cc:	0801129f 	.word	0x0801129f
 80111d0:	0801125b 	.word	0x0801125b
 80111d4:	0801129f 	.word	0x0801129f
 80111d8:	0801129f 	.word	0x0801129f
 80111dc:	0801129f 	.word	0x0801129f
 80111e0:	0801129f 	.word	0x0801129f
 80111e4:	0801129f 	.word	0x0801129f
 80111e8:	0801129f 	.word	0x0801129f
 80111ec:	0801129f 	.word	0x0801129f
 80111f0:	0801126b 	.word	0x0801126b
 80111f4:	0801129f 	.word	0x0801129f
 80111f8:	0801129f 	.word	0x0801129f
 80111fc:	0801129f 	.word	0x0801129f
 8011200:	0801129f 	.word	0x0801129f
 8011204:	0801129f 	.word	0x0801129f
 8011208:	0801129f 	.word	0x0801129f
 801120c:	0801129f 	.word	0x0801129f
 8011210:	0801129f 	.word	0x0801129f
 8011214:	0801129f 	.word	0x0801129f
 8011218:	0801129f 	.word	0x0801129f
 801121c:	0801129f 	.word	0x0801129f
 8011220:	0801129f 	.word	0x0801129f
 8011224:	0801129f 	.word	0x0801129f
 8011228:	0801129f 	.word	0x0801129f
 801122c:	0801129f 	.word	0x0801129f
 8011230:	08011291 	.word	0x08011291
 8011234:	2b40      	cmp	r3, #64	; 0x40
 8011236:	d02e      	beq.n	8011296 <UART_SetConfig+0xa36>
 8011238:	e031      	b.n	801129e <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 801123a:	f7f9 fb19 	bl	800a870 <HAL_RCC_GetPCLK1Freq>
 801123e:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8011240:	e033      	b.n	80112aa <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8011242:	f7f9 fb2b 	bl	800a89c <HAL_RCC_GetPCLK2Freq>
 8011246:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8011248:	e02f      	b.n	80112aa <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 801124a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 801124e:	4618      	mov	r0, r3
 8011250:	f7fb fb1c 	bl	800c88c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8011254:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011256:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8011258:	e027      	b.n	80112aa <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 801125a:	f107 0318 	add.w	r3, r7, #24
 801125e:	4618      	mov	r0, r3
 8011260:	f7fb fc68 	bl	800cb34 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8011264:	69fb      	ldr	r3, [r7, #28]
 8011266:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8011268:	e01f      	b.n	80112aa <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 801126a:	4b2d      	ldr	r3, [pc, #180]	; (8011320 <UART_SetConfig+0xac0>)
 801126c:	681b      	ldr	r3, [r3, #0]
 801126e:	f003 0320 	and.w	r3, r3, #32
 8011272:	2b00      	cmp	r3, #0
 8011274:	d009      	beq.n	801128a <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8011276:	4b2a      	ldr	r3, [pc, #168]	; (8011320 <UART_SetConfig+0xac0>)
 8011278:	681b      	ldr	r3, [r3, #0]
 801127a:	08db      	lsrs	r3, r3, #3
 801127c:	f003 0303 	and.w	r3, r3, #3
 8011280:	4a28      	ldr	r2, [pc, #160]	; (8011324 <UART_SetConfig+0xac4>)
 8011282:	fa22 f303 	lsr.w	r3, r2, r3
 8011286:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8011288:	e00f      	b.n	80112aa <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 801128a:	4b26      	ldr	r3, [pc, #152]	; (8011324 <UART_SetConfig+0xac4>)
 801128c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 801128e:	e00c      	b.n	80112aa <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8011290:	4b25      	ldr	r3, [pc, #148]	; (8011328 <UART_SetConfig+0xac8>)
 8011292:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8011294:	e009      	b.n	80112aa <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8011296:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 801129a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 801129c:	e005      	b.n	80112aa <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 801129e:	2300      	movs	r3, #0
 80112a0:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 80112a2:	2301      	movs	r3, #1
 80112a4:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 80112a8:	bf00      	nop
    }

    if (pclk != 0U)
 80112aa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80112ac:	2b00      	cmp	r3, #0
 80112ae:	d021      	beq.n	80112f4 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80112b0:	697b      	ldr	r3, [r7, #20]
 80112b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80112b4:	4a1d      	ldr	r2, [pc, #116]	; (801132c <UART_SetConfig+0xacc>)
 80112b6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80112ba:	461a      	mov	r2, r3
 80112bc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80112be:	fbb3 f2f2 	udiv	r2, r3, r2
 80112c2:	697b      	ldr	r3, [r7, #20]
 80112c4:	685b      	ldr	r3, [r3, #4]
 80112c6:	085b      	lsrs	r3, r3, #1
 80112c8:	441a      	add	r2, r3
 80112ca:	697b      	ldr	r3, [r7, #20]
 80112cc:	685b      	ldr	r3, [r3, #4]
 80112ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80112d2:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80112d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80112d6:	2b0f      	cmp	r3, #15
 80112d8:	d909      	bls.n	80112ee <UART_SetConfig+0xa8e>
 80112da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80112dc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80112e0:	d205      	bcs.n	80112ee <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80112e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80112e4:	b29a      	uxth	r2, r3
 80112e6:	697b      	ldr	r3, [r7, #20]
 80112e8:	681b      	ldr	r3, [r3, #0]
 80112ea:	60da      	str	r2, [r3, #12]
 80112ec:	e002      	b.n	80112f4 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 80112ee:	2301      	movs	r3, #1
 80112f0:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80112f4:	697b      	ldr	r3, [r7, #20]
 80112f6:	2201      	movs	r2, #1
 80112f8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 80112fc:	697b      	ldr	r3, [r7, #20]
 80112fe:	2201      	movs	r2, #1
 8011300:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8011304:	697b      	ldr	r3, [r7, #20]
 8011306:	2200      	movs	r2, #0
 8011308:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 801130a:	697b      	ldr	r3, [r7, #20]
 801130c:	2200      	movs	r2, #0
 801130e:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 8011310:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
}
 8011314:	4618      	mov	r0, r3
 8011316:	3748      	adds	r7, #72	; 0x48
 8011318:	46bd      	mov	sp, r7
 801131a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 801131e:	bf00      	nop
 8011320:	58024400 	.word	0x58024400
 8011324:	03d09000 	.word	0x03d09000
 8011328:	003d0900 	.word	0x003d0900
 801132c:	08016fb8 	.word	0x08016fb8

08011330 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8011330:	b480      	push	{r7}
 8011332:	b083      	sub	sp, #12
 8011334:	af00      	add	r7, sp, #0
 8011336:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8011338:	687b      	ldr	r3, [r7, #4]
 801133a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801133c:	f003 0308 	and.w	r3, r3, #8
 8011340:	2b00      	cmp	r3, #0
 8011342:	d00a      	beq.n	801135a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8011344:	687b      	ldr	r3, [r7, #4]
 8011346:	681b      	ldr	r3, [r3, #0]
 8011348:	685b      	ldr	r3, [r3, #4]
 801134a:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 801134e:	687b      	ldr	r3, [r7, #4]
 8011350:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8011352:	687b      	ldr	r3, [r7, #4]
 8011354:	681b      	ldr	r3, [r3, #0]
 8011356:	430a      	orrs	r2, r1
 8011358:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 801135a:	687b      	ldr	r3, [r7, #4]
 801135c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801135e:	f003 0301 	and.w	r3, r3, #1
 8011362:	2b00      	cmp	r3, #0
 8011364:	d00a      	beq.n	801137c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8011366:	687b      	ldr	r3, [r7, #4]
 8011368:	681b      	ldr	r3, [r3, #0]
 801136a:	685b      	ldr	r3, [r3, #4]
 801136c:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8011370:	687b      	ldr	r3, [r7, #4]
 8011372:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011374:	687b      	ldr	r3, [r7, #4]
 8011376:	681b      	ldr	r3, [r3, #0]
 8011378:	430a      	orrs	r2, r1
 801137a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 801137c:	687b      	ldr	r3, [r7, #4]
 801137e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011380:	f003 0302 	and.w	r3, r3, #2
 8011384:	2b00      	cmp	r3, #0
 8011386:	d00a      	beq.n	801139e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8011388:	687b      	ldr	r3, [r7, #4]
 801138a:	681b      	ldr	r3, [r3, #0]
 801138c:	685b      	ldr	r3, [r3, #4]
 801138e:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8011392:	687b      	ldr	r3, [r7, #4]
 8011394:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8011396:	687b      	ldr	r3, [r7, #4]
 8011398:	681b      	ldr	r3, [r3, #0]
 801139a:	430a      	orrs	r2, r1
 801139c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 801139e:	687b      	ldr	r3, [r7, #4]
 80113a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80113a2:	f003 0304 	and.w	r3, r3, #4
 80113a6:	2b00      	cmp	r3, #0
 80113a8:	d00a      	beq.n	80113c0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80113aa:	687b      	ldr	r3, [r7, #4]
 80113ac:	681b      	ldr	r3, [r3, #0]
 80113ae:	685b      	ldr	r3, [r3, #4]
 80113b0:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80113b4:	687b      	ldr	r3, [r7, #4]
 80113b6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80113b8:	687b      	ldr	r3, [r7, #4]
 80113ba:	681b      	ldr	r3, [r3, #0]
 80113bc:	430a      	orrs	r2, r1
 80113be:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80113c0:	687b      	ldr	r3, [r7, #4]
 80113c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80113c4:	f003 0310 	and.w	r3, r3, #16
 80113c8:	2b00      	cmp	r3, #0
 80113ca:	d00a      	beq.n	80113e2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80113cc:	687b      	ldr	r3, [r7, #4]
 80113ce:	681b      	ldr	r3, [r3, #0]
 80113d0:	689b      	ldr	r3, [r3, #8]
 80113d2:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80113d6:	687b      	ldr	r3, [r7, #4]
 80113d8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80113da:	687b      	ldr	r3, [r7, #4]
 80113dc:	681b      	ldr	r3, [r3, #0]
 80113de:	430a      	orrs	r2, r1
 80113e0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80113e2:	687b      	ldr	r3, [r7, #4]
 80113e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80113e6:	f003 0320 	and.w	r3, r3, #32
 80113ea:	2b00      	cmp	r3, #0
 80113ec:	d00a      	beq.n	8011404 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80113ee:	687b      	ldr	r3, [r7, #4]
 80113f0:	681b      	ldr	r3, [r3, #0]
 80113f2:	689b      	ldr	r3, [r3, #8]
 80113f4:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80113f8:	687b      	ldr	r3, [r7, #4]
 80113fa:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80113fc:	687b      	ldr	r3, [r7, #4]
 80113fe:	681b      	ldr	r3, [r3, #0]
 8011400:	430a      	orrs	r2, r1
 8011402:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8011404:	687b      	ldr	r3, [r7, #4]
 8011406:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011408:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801140c:	2b00      	cmp	r3, #0
 801140e:	d01a      	beq.n	8011446 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8011410:	687b      	ldr	r3, [r7, #4]
 8011412:	681b      	ldr	r3, [r3, #0]
 8011414:	685b      	ldr	r3, [r3, #4]
 8011416:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 801141a:	687b      	ldr	r3, [r7, #4]
 801141c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 801141e:	687b      	ldr	r3, [r7, #4]
 8011420:	681b      	ldr	r3, [r3, #0]
 8011422:	430a      	orrs	r2, r1
 8011424:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8011426:	687b      	ldr	r3, [r7, #4]
 8011428:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801142a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 801142e:	d10a      	bne.n	8011446 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8011430:	687b      	ldr	r3, [r7, #4]
 8011432:	681b      	ldr	r3, [r3, #0]
 8011434:	685b      	ldr	r3, [r3, #4]
 8011436:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 801143a:	687b      	ldr	r3, [r7, #4]
 801143c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 801143e:	687b      	ldr	r3, [r7, #4]
 8011440:	681b      	ldr	r3, [r3, #0]
 8011442:	430a      	orrs	r2, r1
 8011444:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8011446:	687b      	ldr	r3, [r7, #4]
 8011448:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801144a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 801144e:	2b00      	cmp	r3, #0
 8011450:	d00a      	beq.n	8011468 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8011452:	687b      	ldr	r3, [r7, #4]
 8011454:	681b      	ldr	r3, [r3, #0]
 8011456:	685b      	ldr	r3, [r3, #4]
 8011458:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 801145c:	687b      	ldr	r3, [r7, #4]
 801145e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8011460:	687b      	ldr	r3, [r7, #4]
 8011462:	681b      	ldr	r3, [r3, #0]
 8011464:	430a      	orrs	r2, r1
 8011466:	605a      	str	r2, [r3, #4]
  }
}
 8011468:	bf00      	nop
 801146a:	370c      	adds	r7, #12
 801146c:	46bd      	mov	sp, r7
 801146e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011472:	4770      	bx	lr

08011474 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8011474:	b580      	push	{r7, lr}
 8011476:	b098      	sub	sp, #96	; 0x60
 8011478:	af02      	add	r7, sp, #8
 801147a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 801147c:	687b      	ldr	r3, [r7, #4]
 801147e:	2200      	movs	r2, #0
 8011480:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8011484:	f7f2 faae 	bl	80039e4 <HAL_GetTick>
 8011488:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 801148a:	687b      	ldr	r3, [r7, #4]
 801148c:	681b      	ldr	r3, [r3, #0]
 801148e:	681b      	ldr	r3, [r3, #0]
 8011490:	f003 0308 	and.w	r3, r3, #8
 8011494:	2b08      	cmp	r3, #8
 8011496:	d12f      	bne.n	80114f8 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8011498:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 801149c:	9300      	str	r3, [sp, #0]
 801149e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80114a0:	2200      	movs	r2, #0
 80114a2:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80114a6:	6878      	ldr	r0, [r7, #4]
 80114a8:	f000 f88e 	bl	80115c8 <UART_WaitOnFlagUntilTimeout>
 80114ac:	4603      	mov	r3, r0
 80114ae:	2b00      	cmp	r3, #0
 80114b0:	d022      	beq.n	80114f8 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80114b2:	687b      	ldr	r3, [r7, #4]
 80114b4:	681b      	ldr	r3, [r3, #0]
 80114b6:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80114b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80114ba:	e853 3f00 	ldrex	r3, [r3]
 80114be:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80114c0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80114c2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80114c6:	653b      	str	r3, [r7, #80]	; 0x50
 80114c8:	687b      	ldr	r3, [r7, #4]
 80114ca:	681b      	ldr	r3, [r3, #0]
 80114cc:	461a      	mov	r2, r3
 80114ce:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80114d0:	647b      	str	r3, [r7, #68]	; 0x44
 80114d2:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80114d4:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80114d6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80114d8:	e841 2300 	strex	r3, r2, [r1]
 80114dc:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80114de:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80114e0:	2b00      	cmp	r3, #0
 80114e2:	d1e6      	bne.n	80114b2 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80114e4:	687b      	ldr	r3, [r7, #4]
 80114e6:	2220      	movs	r2, #32
 80114e8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      __HAL_UNLOCK(huart);
 80114ec:	687b      	ldr	r3, [r7, #4]
 80114ee:	2200      	movs	r2, #0
 80114f0:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80114f4:	2303      	movs	r3, #3
 80114f6:	e063      	b.n	80115c0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80114f8:	687b      	ldr	r3, [r7, #4]
 80114fa:	681b      	ldr	r3, [r3, #0]
 80114fc:	681b      	ldr	r3, [r3, #0]
 80114fe:	f003 0304 	and.w	r3, r3, #4
 8011502:	2b04      	cmp	r3, #4
 8011504:	d149      	bne.n	801159a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8011506:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 801150a:	9300      	str	r3, [sp, #0]
 801150c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801150e:	2200      	movs	r2, #0
 8011510:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8011514:	6878      	ldr	r0, [r7, #4]
 8011516:	f000 f857 	bl	80115c8 <UART_WaitOnFlagUntilTimeout>
 801151a:	4603      	mov	r3, r0
 801151c:	2b00      	cmp	r3, #0
 801151e:	d03c      	beq.n	801159a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8011520:	687b      	ldr	r3, [r7, #4]
 8011522:	681b      	ldr	r3, [r3, #0]
 8011524:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011526:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011528:	e853 3f00 	ldrex	r3, [r3]
 801152c:	623b      	str	r3, [r7, #32]
   return(result);
 801152e:	6a3b      	ldr	r3, [r7, #32]
 8011530:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8011534:	64fb      	str	r3, [r7, #76]	; 0x4c
 8011536:	687b      	ldr	r3, [r7, #4]
 8011538:	681b      	ldr	r3, [r3, #0]
 801153a:	461a      	mov	r2, r3
 801153c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801153e:	633b      	str	r3, [r7, #48]	; 0x30
 8011540:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011542:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8011544:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8011546:	e841 2300 	strex	r3, r2, [r1]
 801154a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 801154c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801154e:	2b00      	cmp	r3, #0
 8011550:	d1e6      	bne.n	8011520 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8011552:	687b      	ldr	r3, [r7, #4]
 8011554:	681b      	ldr	r3, [r3, #0]
 8011556:	3308      	adds	r3, #8
 8011558:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801155a:	693b      	ldr	r3, [r7, #16]
 801155c:	e853 3f00 	ldrex	r3, [r3]
 8011560:	60fb      	str	r3, [r7, #12]
   return(result);
 8011562:	68fb      	ldr	r3, [r7, #12]
 8011564:	f023 0301 	bic.w	r3, r3, #1
 8011568:	64bb      	str	r3, [r7, #72]	; 0x48
 801156a:	687b      	ldr	r3, [r7, #4]
 801156c:	681b      	ldr	r3, [r3, #0]
 801156e:	3308      	adds	r3, #8
 8011570:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8011572:	61fa      	str	r2, [r7, #28]
 8011574:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011576:	69b9      	ldr	r1, [r7, #24]
 8011578:	69fa      	ldr	r2, [r7, #28]
 801157a:	e841 2300 	strex	r3, r2, [r1]
 801157e:	617b      	str	r3, [r7, #20]
   return(result);
 8011580:	697b      	ldr	r3, [r7, #20]
 8011582:	2b00      	cmp	r3, #0
 8011584:	d1e5      	bne.n	8011552 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8011586:	687b      	ldr	r3, [r7, #4]
 8011588:	2220      	movs	r2, #32
 801158a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 801158e:	687b      	ldr	r3, [r7, #4]
 8011590:	2200      	movs	r2, #0
 8011592:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8011596:	2303      	movs	r3, #3
 8011598:	e012      	b.n	80115c0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 801159a:	687b      	ldr	r3, [r7, #4]
 801159c:	2220      	movs	r2, #32
 801159e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80115a2:	687b      	ldr	r3, [r7, #4]
 80115a4:	2220      	movs	r2, #32
 80115a6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80115aa:	687b      	ldr	r3, [r7, #4]
 80115ac:	2200      	movs	r2, #0
 80115ae:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80115b0:	687b      	ldr	r3, [r7, #4]
 80115b2:	2200      	movs	r2, #0
 80115b4:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 80115b6:	687b      	ldr	r3, [r7, #4]
 80115b8:	2200      	movs	r2, #0
 80115ba:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 80115be:	2300      	movs	r3, #0
}
 80115c0:	4618      	mov	r0, r3
 80115c2:	3758      	adds	r7, #88	; 0x58
 80115c4:	46bd      	mov	sp, r7
 80115c6:	bd80      	pop	{r7, pc}

080115c8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80115c8:	b580      	push	{r7, lr}
 80115ca:	b084      	sub	sp, #16
 80115cc:	af00      	add	r7, sp, #0
 80115ce:	60f8      	str	r0, [r7, #12]
 80115d0:	60b9      	str	r1, [r7, #8]
 80115d2:	603b      	str	r3, [r7, #0]
 80115d4:	4613      	mov	r3, r2
 80115d6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80115d8:	e04f      	b.n	801167a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80115da:	69bb      	ldr	r3, [r7, #24]
 80115dc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80115e0:	d04b      	beq.n	801167a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80115e2:	f7f2 f9ff 	bl	80039e4 <HAL_GetTick>
 80115e6:	4602      	mov	r2, r0
 80115e8:	683b      	ldr	r3, [r7, #0]
 80115ea:	1ad3      	subs	r3, r2, r3
 80115ec:	69ba      	ldr	r2, [r7, #24]
 80115ee:	429a      	cmp	r2, r3
 80115f0:	d302      	bcc.n	80115f8 <UART_WaitOnFlagUntilTimeout+0x30>
 80115f2:	69bb      	ldr	r3, [r7, #24]
 80115f4:	2b00      	cmp	r3, #0
 80115f6:	d101      	bne.n	80115fc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80115f8:	2303      	movs	r3, #3
 80115fa:	e04e      	b.n	801169a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80115fc:	68fb      	ldr	r3, [r7, #12]
 80115fe:	681b      	ldr	r3, [r3, #0]
 8011600:	681b      	ldr	r3, [r3, #0]
 8011602:	f003 0304 	and.w	r3, r3, #4
 8011606:	2b00      	cmp	r3, #0
 8011608:	d037      	beq.n	801167a <UART_WaitOnFlagUntilTimeout+0xb2>
 801160a:	68bb      	ldr	r3, [r7, #8]
 801160c:	2b80      	cmp	r3, #128	; 0x80
 801160e:	d034      	beq.n	801167a <UART_WaitOnFlagUntilTimeout+0xb2>
 8011610:	68bb      	ldr	r3, [r7, #8]
 8011612:	2b40      	cmp	r3, #64	; 0x40
 8011614:	d031      	beq.n	801167a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8011616:	68fb      	ldr	r3, [r7, #12]
 8011618:	681b      	ldr	r3, [r3, #0]
 801161a:	69db      	ldr	r3, [r3, #28]
 801161c:	f003 0308 	and.w	r3, r3, #8
 8011620:	2b08      	cmp	r3, #8
 8011622:	d110      	bne.n	8011646 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8011624:	68fb      	ldr	r3, [r7, #12]
 8011626:	681b      	ldr	r3, [r3, #0]
 8011628:	2208      	movs	r2, #8
 801162a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 801162c:	68f8      	ldr	r0, [r7, #12]
 801162e:	f000 f99d 	bl	801196c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8011632:	68fb      	ldr	r3, [r7, #12]
 8011634:	2208      	movs	r2, #8
 8011636:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 801163a:	68fb      	ldr	r3, [r7, #12]
 801163c:	2200      	movs	r2, #0
 801163e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_ERROR;
 8011642:	2301      	movs	r3, #1
 8011644:	e029      	b.n	801169a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8011646:	68fb      	ldr	r3, [r7, #12]
 8011648:	681b      	ldr	r3, [r3, #0]
 801164a:	69db      	ldr	r3, [r3, #28]
 801164c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8011650:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8011654:	d111      	bne.n	801167a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8011656:	68fb      	ldr	r3, [r7, #12]
 8011658:	681b      	ldr	r3, [r3, #0]
 801165a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 801165e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8011660:	68f8      	ldr	r0, [r7, #12]
 8011662:	f000 f983 	bl	801196c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8011666:	68fb      	ldr	r3, [r7, #12]
 8011668:	2220      	movs	r2, #32
 801166a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 801166e:	68fb      	ldr	r3, [r7, #12]
 8011670:	2200      	movs	r2, #0
 8011672:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 8011676:	2303      	movs	r3, #3
 8011678:	e00f      	b.n	801169a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 801167a:	68fb      	ldr	r3, [r7, #12]
 801167c:	681b      	ldr	r3, [r3, #0]
 801167e:	69da      	ldr	r2, [r3, #28]
 8011680:	68bb      	ldr	r3, [r7, #8]
 8011682:	4013      	ands	r3, r2
 8011684:	68ba      	ldr	r2, [r7, #8]
 8011686:	429a      	cmp	r2, r3
 8011688:	bf0c      	ite	eq
 801168a:	2301      	moveq	r3, #1
 801168c:	2300      	movne	r3, #0
 801168e:	b2db      	uxtb	r3, r3
 8011690:	461a      	mov	r2, r3
 8011692:	79fb      	ldrb	r3, [r7, #7]
 8011694:	429a      	cmp	r2, r3
 8011696:	d0a0      	beq.n	80115da <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8011698:	2300      	movs	r3, #0
}
 801169a:	4618      	mov	r0, r3
 801169c:	3710      	adds	r7, #16
 801169e:	46bd      	mov	sp, r7
 80116a0:	bd80      	pop	{r7, pc}
	...

080116a4 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80116a4:	b480      	push	{r7}
 80116a6:	b0a3      	sub	sp, #140	; 0x8c
 80116a8:	af00      	add	r7, sp, #0
 80116aa:	60f8      	str	r0, [r7, #12]
 80116ac:	60b9      	str	r1, [r7, #8]
 80116ae:	4613      	mov	r3, r2
 80116b0:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 80116b2:	68fb      	ldr	r3, [r7, #12]
 80116b4:	68ba      	ldr	r2, [r7, #8]
 80116b6:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize  = Size;
 80116b8:	68fb      	ldr	r3, [r7, #12]
 80116ba:	88fa      	ldrh	r2, [r7, #6]
 80116bc:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
  huart->RxXferCount = Size;
 80116c0:	68fb      	ldr	r3, [r7, #12]
 80116c2:	88fa      	ldrh	r2, [r7, #6]
 80116c4:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->RxISR       = NULL;
 80116c8:	68fb      	ldr	r3, [r7, #12]
 80116ca:	2200      	movs	r2, #0
 80116cc:	675a      	str	r2, [r3, #116]	; 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80116ce:	68fb      	ldr	r3, [r7, #12]
 80116d0:	689b      	ldr	r3, [r3, #8]
 80116d2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80116d6:	d10e      	bne.n	80116f6 <UART_Start_Receive_IT+0x52>
 80116d8:	68fb      	ldr	r3, [r7, #12]
 80116da:	691b      	ldr	r3, [r3, #16]
 80116dc:	2b00      	cmp	r3, #0
 80116de:	d105      	bne.n	80116ec <UART_Start_Receive_IT+0x48>
 80116e0:	68fb      	ldr	r3, [r7, #12]
 80116e2:	f240 12ff 	movw	r2, #511	; 0x1ff
 80116e6:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80116ea:	e02d      	b.n	8011748 <UART_Start_Receive_IT+0xa4>
 80116ec:	68fb      	ldr	r3, [r7, #12]
 80116ee:	22ff      	movs	r2, #255	; 0xff
 80116f0:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80116f4:	e028      	b.n	8011748 <UART_Start_Receive_IT+0xa4>
 80116f6:	68fb      	ldr	r3, [r7, #12]
 80116f8:	689b      	ldr	r3, [r3, #8]
 80116fa:	2b00      	cmp	r3, #0
 80116fc:	d10d      	bne.n	801171a <UART_Start_Receive_IT+0x76>
 80116fe:	68fb      	ldr	r3, [r7, #12]
 8011700:	691b      	ldr	r3, [r3, #16]
 8011702:	2b00      	cmp	r3, #0
 8011704:	d104      	bne.n	8011710 <UART_Start_Receive_IT+0x6c>
 8011706:	68fb      	ldr	r3, [r7, #12]
 8011708:	22ff      	movs	r2, #255	; 0xff
 801170a:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 801170e:	e01b      	b.n	8011748 <UART_Start_Receive_IT+0xa4>
 8011710:	68fb      	ldr	r3, [r7, #12]
 8011712:	227f      	movs	r2, #127	; 0x7f
 8011714:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8011718:	e016      	b.n	8011748 <UART_Start_Receive_IT+0xa4>
 801171a:	68fb      	ldr	r3, [r7, #12]
 801171c:	689b      	ldr	r3, [r3, #8]
 801171e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8011722:	d10d      	bne.n	8011740 <UART_Start_Receive_IT+0x9c>
 8011724:	68fb      	ldr	r3, [r7, #12]
 8011726:	691b      	ldr	r3, [r3, #16]
 8011728:	2b00      	cmp	r3, #0
 801172a:	d104      	bne.n	8011736 <UART_Start_Receive_IT+0x92>
 801172c:	68fb      	ldr	r3, [r7, #12]
 801172e:	227f      	movs	r2, #127	; 0x7f
 8011730:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8011734:	e008      	b.n	8011748 <UART_Start_Receive_IT+0xa4>
 8011736:	68fb      	ldr	r3, [r7, #12]
 8011738:	223f      	movs	r2, #63	; 0x3f
 801173a:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 801173e:	e003      	b.n	8011748 <UART_Start_Receive_IT+0xa4>
 8011740:	68fb      	ldr	r3, [r7, #12]
 8011742:	2200      	movs	r2, #0
 8011744:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8011748:	68fb      	ldr	r3, [r7, #12]
 801174a:	2200      	movs	r2, #0
 801174c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8011750:	68fb      	ldr	r3, [r7, #12]
 8011752:	2222      	movs	r2, #34	; 0x22
 8011754:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8011758:	68fb      	ldr	r3, [r7, #12]
 801175a:	681b      	ldr	r3, [r3, #0]
 801175c:	3308      	adds	r3, #8
 801175e:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011760:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8011762:	e853 3f00 	ldrex	r3, [r3]
 8011766:	663b      	str	r3, [r7, #96]	; 0x60
   return(result);
 8011768:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 801176a:	f043 0301 	orr.w	r3, r3, #1
 801176e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8011772:	68fb      	ldr	r3, [r7, #12]
 8011774:	681b      	ldr	r3, [r3, #0]
 8011776:	3308      	adds	r3, #8
 8011778:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 801177c:	673a      	str	r2, [r7, #112]	; 0x70
 801177e:	66fb      	str	r3, [r7, #108]	; 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011780:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 8011782:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8011784:	e841 2300 	strex	r3, r2, [r1]
 8011788:	66bb      	str	r3, [r7, #104]	; 0x68
   return(result);
 801178a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 801178c:	2b00      	cmp	r3, #0
 801178e:	d1e3      	bne.n	8011758 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8011790:	68fb      	ldr	r3, [r7, #12]
 8011792:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8011794:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8011798:	d14f      	bne.n	801183a <UART_Start_Receive_IT+0x196>
 801179a:	68fb      	ldr	r3, [r7, #12]
 801179c:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 80117a0:	88fa      	ldrh	r2, [r7, #6]
 80117a2:	429a      	cmp	r2, r3
 80117a4:	d349      	bcc.n	801183a <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80117a6:	68fb      	ldr	r3, [r7, #12]
 80117a8:	689b      	ldr	r3, [r3, #8]
 80117aa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80117ae:	d107      	bne.n	80117c0 <UART_Start_Receive_IT+0x11c>
 80117b0:	68fb      	ldr	r3, [r7, #12]
 80117b2:	691b      	ldr	r3, [r3, #16]
 80117b4:	2b00      	cmp	r3, #0
 80117b6:	d103      	bne.n	80117c0 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 80117b8:	68fb      	ldr	r3, [r7, #12]
 80117ba:	4a47      	ldr	r2, [pc, #284]	; (80118d8 <UART_Start_Receive_IT+0x234>)
 80117bc:	675a      	str	r2, [r3, #116]	; 0x74
 80117be:	e002      	b.n	80117c6 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 80117c0:	68fb      	ldr	r3, [r7, #12]
 80117c2:	4a46      	ldr	r2, [pc, #280]	; (80118dc <UART_Start_Receive_IT+0x238>)
 80117c4:	675a      	str	r2, [r3, #116]	; 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 80117c6:	68fb      	ldr	r3, [r7, #12]
 80117c8:	691b      	ldr	r3, [r3, #16]
 80117ca:	2b00      	cmp	r3, #0
 80117cc:	d01a      	beq.n	8011804 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80117ce:	68fb      	ldr	r3, [r7, #12]
 80117d0:	681b      	ldr	r3, [r3, #0]
 80117d2:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80117d4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80117d6:	e853 3f00 	ldrex	r3, [r3]
 80117da:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80117dc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80117de:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80117e2:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80117e6:	68fb      	ldr	r3, [r7, #12]
 80117e8:	681b      	ldr	r3, [r3, #0]
 80117ea:	461a      	mov	r2, r3
 80117ec:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80117f0:	65fb      	str	r3, [r7, #92]	; 0x5c
 80117f2:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80117f4:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80117f6:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80117f8:	e841 2300 	strex	r3, r2, [r1]
 80117fc:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 80117fe:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8011800:	2b00      	cmp	r3, #0
 8011802:	d1e4      	bne.n	80117ce <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8011804:	68fb      	ldr	r3, [r7, #12]
 8011806:	681b      	ldr	r3, [r3, #0]
 8011808:	3308      	adds	r3, #8
 801180a:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801180c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801180e:	e853 3f00 	ldrex	r3, [r3]
 8011812:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8011814:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011816:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 801181a:	67fb      	str	r3, [r7, #124]	; 0x7c
 801181c:	68fb      	ldr	r3, [r7, #12]
 801181e:	681b      	ldr	r3, [r3, #0]
 8011820:	3308      	adds	r3, #8
 8011822:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8011824:	64ba      	str	r2, [r7, #72]	; 0x48
 8011826:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011828:	6c79      	ldr	r1, [r7, #68]	; 0x44
 801182a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 801182c:	e841 2300 	strex	r3, r2, [r1]
 8011830:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8011832:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8011834:	2b00      	cmp	r3, #0
 8011836:	d1e5      	bne.n	8011804 <UART_Start_Receive_IT+0x160>
 8011838:	e046      	b.n	80118c8 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 801183a:	68fb      	ldr	r3, [r7, #12]
 801183c:	689b      	ldr	r3, [r3, #8]
 801183e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8011842:	d107      	bne.n	8011854 <UART_Start_Receive_IT+0x1b0>
 8011844:	68fb      	ldr	r3, [r7, #12]
 8011846:	691b      	ldr	r3, [r3, #16]
 8011848:	2b00      	cmp	r3, #0
 801184a:	d103      	bne.n	8011854 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 801184c:	68fb      	ldr	r3, [r7, #12]
 801184e:	4a24      	ldr	r2, [pc, #144]	; (80118e0 <UART_Start_Receive_IT+0x23c>)
 8011850:	675a      	str	r2, [r3, #116]	; 0x74
 8011852:	e002      	b.n	801185a <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8011854:	68fb      	ldr	r3, [r7, #12]
 8011856:	4a23      	ldr	r2, [pc, #140]	; (80118e4 <UART_Start_Receive_IT+0x240>)
 8011858:	675a      	str	r2, [r3, #116]	; 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 801185a:	68fb      	ldr	r3, [r7, #12]
 801185c:	691b      	ldr	r3, [r3, #16]
 801185e:	2b00      	cmp	r3, #0
 8011860:	d019      	beq.n	8011896 <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8011862:	68fb      	ldr	r3, [r7, #12]
 8011864:	681b      	ldr	r3, [r3, #0]
 8011866:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011868:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801186a:	e853 3f00 	ldrex	r3, [r3]
 801186e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8011870:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011872:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 8011876:	677b      	str	r3, [r7, #116]	; 0x74
 8011878:	68fb      	ldr	r3, [r7, #12]
 801187a:	681b      	ldr	r3, [r3, #0]
 801187c:	461a      	mov	r2, r3
 801187e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8011880:	637b      	str	r3, [r7, #52]	; 0x34
 8011882:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011884:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8011886:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8011888:	e841 2300 	strex	r3, r2, [r1]
 801188c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 801188e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011890:	2b00      	cmp	r3, #0
 8011892:	d1e6      	bne.n	8011862 <UART_Start_Receive_IT+0x1be>
 8011894:	e018      	b.n	80118c8 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8011896:	68fb      	ldr	r3, [r7, #12]
 8011898:	681b      	ldr	r3, [r3, #0]
 801189a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801189c:	697b      	ldr	r3, [r7, #20]
 801189e:	e853 3f00 	ldrex	r3, [r3]
 80118a2:	613b      	str	r3, [r7, #16]
   return(result);
 80118a4:	693b      	ldr	r3, [r7, #16]
 80118a6:	f043 0320 	orr.w	r3, r3, #32
 80118aa:	67bb      	str	r3, [r7, #120]	; 0x78
 80118ac:	68fb      	ldr	r3, [r7, #12]
 80118ae:	681b      	ldr	r3, [r3, #0]
 80118b0:	461a      	mov	r2, r3
 80118b2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80118b4:	623b      	str	r3, [r7, #32]
 80118b6:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80118b8:	69f9      	ldr	r1, [r7, #28]
 80118ba:	6a3a      	ldr	r2, [r7, #32]
 80118bc:	e841 2300 	strex	r3, r2, [r1]
 80118c0:	61bb      	str	r3, [r7, #24]
   return(result);
 80118c2:	69bb      	ldr	r3, [r7, #24]
 80118c4:	2b00      	cmp	r3, #0
 80118c6:	d1e6      	bne.n	8011896 <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 80118c8:	2300      	movs	r3, #0
}
 80118ca:	4618      	mov	r0, r3
 80118cc:	378c      	adds	r7, #140	; 0x8c
 80118ce:	46bd      	mov	sp, r7
 80118d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80118d4:	4770      	bx	lr
 80118d6:	bf00      	nop
 80118d8:	080122bd 	.word	0x080122bd
 80118dc:	08011f5d 	.word	0x08011f5d
 80118e0:	08011da5 	.word	0x08011da5
 80118e4:	08011bed 	.word	0x08011bed

080118e8 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80118e8:	b480      	push	{r7}
 80118ea:	b08f      	sub	sp, #60	; 0x3c
 80118ec:	af00      	add	r7, sp, #0
 80118ee:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 80118f0:	687b      	ldr	r3, [r7, #4]
 80118f2:	681b      	ldr	r3, [r3, #0]
 80118f4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80118f6:	6a3b      	ldr	r3, [r7, #32]
 80118f8:	e853 3f00 	ldrex	r3, [r3]
 80118fc:	61fb      	str	r3, [r7, #28]
   return(result);
 80118fe:	69fb      	ldr	r3, [r7, #28]
 8011900:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8011904:	637b      	str	r3, [r7, #52]	; 0x34
 8011906:	687b      	ldr	r3, [r7, #4]
 8011908:	681b      	ldr	r3, [r3, #0]
 801190a:	461a      	mov	r2, r3
 801190c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801190e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8011910:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011912:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8011914:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8011916:	e841 2300 	strex	r3, r2, [r1]
 801191a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 801191c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801191e:	2b00      	cmp	r3, #0
 8011920:	d1e6      	bne.n	80118f0 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8011922:	687b      	ldr	r3, [r7, #4]
 8011924:	681b      	ldr	r3, [r3, #0]
 8011926:	3308      	adds	r3, #8
 8011928:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801192a:	68fb      	ldr	r3, [r7, #12]
 801192c:	e853 3f00 	ldrex	r3, [r3]
 8011930:	60bb      	str	r3, [r7, #8]
   return(result);
 8011932:	68bb      	ldr	r3, [r7, #8]
 8011934:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8011938:	633b      	str	r3, [r7, #48]	; 0x30
 801193a:	687b      	ldr	r3, [r7, #4]
 801193c:	681b      	ldr	r3, [r3, #0]
 801193e:	3308      	adds	r3, #8
 8011940:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8011942:	61ba      	str	r2, [r7, #24]
 8011944:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011946:	6979      	ldr	r1, [r7, #20]
 8011948:	69ba      	ldr	r2, [r7, #24]
 801194a:	e841 2300 	strex	r3, r2, [r1]
 801194e:	613b      	str	r3, [r7, #16]
   return(result);
 8011950:	693b      	ldr	r3, [r7, #16]
 8011952:	2b00      	cmp	r3, #0
 8011954:	d1e5      	bne.n	8011922 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8011956:	687b      	ldr	r3, [r7, #4]
 8011958:	2220      	movs	r2, #32
 801195a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
}
 801195e:	bf00      	nop
 8011960:	373c      	adds	r7, #60	; 0x3c
 8011962:	46bd      	mov	sp, r7
 8011964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011968:	4770      	bx	lr
	...

0801196c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 801196c:	b480      	push	{r7}
 801196e:	b095      	sub	sp, #84	; 0x54
 8011970:	af00      	add	r7, sp, #0
 8011972:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8011974:	687b      	ldr	r3, [r7, #4]
 8011976:	681b      	ldr	r3, [r3, #0]
 8011978:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801197a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801197c:	e853 3f00 	ldrex	r3, [r3]
 8011980:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8011982:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011984:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8011988:	64fb      	str	r3, [r7, #76]	; 0x4c
 801198a:	687b      	ldr	r3, [r7, #4]
 801198c:	681b      	ldr	r3, [r3, #0]
 801198e:	461a      	mov	r2, r3
 8011990:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8011992:	643b      	str	r3, [r7, #64]	; 0x40
 8011994:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011996:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8011998:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 801199a:	e841 2300 	strex	r3, r2, [r1]
 801199e:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80119a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80119a2:	2b00      	cmp	r3, #0
 80119a4:	d1e6      	bne.n	8011974 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80119a6:	687b      	ldr	r3, [r7, #4]
 80119a8:	681b      	ldr	r3, [r3, #0]
 80119aa:	3308      	adds	r3, #8
 80119ac:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80119ae:	6a3b      	ldr	r3, [r7, #32]
 80119b0:	e853 3f00 	ldrex	r3, [r3]
 80119b4:	61fb      	str	r3, [r7, #28]
   return(result);
 80119b6:	69fa      	ldr	r2, [r7, #28]
 80119b8:	4b1e      	ldr	r3, [pc, #120]	; (8011a34 <UART_EndRxTransfer+0xc8>)
 80119ba:	4013      	ands	r3, r2
 80119bc:	64bb      	str	r3, [r7, #72]	; 0x48
 80119be:	687b      	ldr	r3, [r7, #4]
 80119c0:	681b      	ldr	r3, [r3, #0]
 80119c2:	3308      	adds	r3, #8
 80119c4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80119c6:	62fa      	str	r2, [r7, #44]	; 0x2c
 80119c8:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80119ca:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80119cc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80119ce:	e841 2300 	strex	r3, r2, [r1]
 80119d2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80119d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80119d6:	2b00      	cmp	r3, #0
 80119d8:	d1e5      	bne.n	80119a6 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80119da:	687b      	ldr	r3, [r7, #4]
 80119dc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80119de:	2b01      	cmp	r3, #1
 80119e0:	d118      	bne.n	8011a14 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80119e2:	687b      	ldr	r3, [r7, #4]
 80119e4:	681b      	ldr	r3, [r3, #0]
 80119e6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80119e8:	68fb      	ldr	r3, [r7, #12]
 80119ea:	e853 3f00 	ldrex	r3, [r3]
 80119ee:	60bb      	str	r3, [r7, #8]
   return(result);
 80119f0:	68bb      	ldr	r3, [r7, #8]
 80119f2:	f023 0310 	bic.w	r3, r3, #16
 80119f6:	647b      	str	r3, [r7, #68]	; 0x44
 80119f8:	687b      	ldr	r3, [r7, #4]
 80119fa:	681b      	ldr	r3, [r3, #0]
 80119fc:	461a      	mov	r2, r3
 80119fe:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8011a00:	61bb      	str	r3, [r7, #24]
 8011a02:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011a04:	6979      	ldr	r1, [r7, #20]
 8011a06:	69ba      	ldr	r2, [r7, #24]
 8011a08:	e841 2300 	strex	r3, r2, [r1]
 8011a0c:	613b      	str	r3, [r7, #16]
   return(result);
 8011a0e:	693b      	ldr	r3, [r7, #16]
 8011a10:	2b00      	cmp	r3, #0
 8011a12:	d1e6      	bne.n	80119e2 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8011a14:	687b      	ldr	r3, [r7, #4]
 8011a16:	2220      	movs	r2, #32
 8011a18:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8011a1c:	687b      	ldr	r3, [r7, #4]
 8011a1e:	2200      	movs	r2, #0
 8011a20:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8011a22:	687b      	ldr	r3, [r7, #4]
 8011a24:	2200      	movs	r2, #0
 8011a26:	675a      	str	r2, [r3, #116]	; 0x74
}
 8011a28:	bf00      	nop
 8011a2a:	3754      	adds	r7, #84	; 0x54
 8011a2c:	46bd      	mov	sp, r7
 8011a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011a32:	4770      	bx	lr
 8011a34:	effffffe 	.word	0xeffffffe

08011a38 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8011a38:	b580      	push	{r7, lr}
 8011a3a:	b090      	sub	sp, #64	; 0x40
 8011a3c:	af00      	add	r7, sp, #0
 8011a3e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8011a40:	687b      	ldr	r3, [r7, #4]
 8011a42:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011a44:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 8011a46:	687b      	ldr	r3, [r7, #4]
 8011a48:	69db      	ldr	r3, [r3, #28]
 8011a4a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8011a4e:	d037      	beq.n	8011ac0 <UART_DMATransmitCplt+0x88>
  {
    huart->TxXferCount = 0U;
 8011a50:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011a52:	2200      	movs	r2, #0
 8011a54:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8011a58:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011a5a:	681b      	ldr	r3, [r3, #0]
 8011a5c:	3308      	adds	r3, #8
 8011a5e:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011a60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011a62:	e853 3f00 	ldrex	r3, [r3]
 8011a66:	623b      	str	r3, [r7, #32]
   return(result);
 8011a68:	6a3b      	ldr	r3, [r7, #32]
 8011a6a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8011a6e:	63bb      	str	r3, [r7, #56]	; 0x38
 8011a70:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011a72:	681b      	ldr	r3, [r3, #0]
 8011a74:	3308      	adds	r3, #8
 8011a76:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8011a78:	633a      	str	r2, [r7, #48]	; 0x30
 8011a7a:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011a7c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8011a7e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8011a80:	e841 2300 	strex	r3, r2, [r1]
 8011a84:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8011a86:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011a88:	2b00      	cmp	r3, #0
 8011a8a:	d1e5      	bne.n	8011a58 <UART_DMATransmitCplt+0x20>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8011a8c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011a8e:	681b      	ldr	r3, [r3, #0]
 8011a90:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011a92:	693b      	ldr	r3, [r7, #16]
 8011a94:	e853 3f00 	ldrex	r3, [r3]
 8011a98:	60fb      	str	r3, [r7, #12]
   return(result);
 8011a9a:	68fb      	ldr	r3, [r7, #12]
 8011a9c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011aa0:	637b      	str	r3, [r7, #52]	; 0x34
 8011aa2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011aa4:	681b      	ldr	r3, [r3, #0]
 8011aa6:	461a      	mov	r2, r3
 8011aa8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011aaa:	61fb      	str	r3, [r7, #28]
 8011aac:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011aae:	69b9      	ldr	r1, [r7, #24]
 8011ab0:	69fa      	ldr	r2, [r7, #28]
 8011ab2:	e841 2300 	strex	r3, r2, [r1]
 8011ab6:	617b      	str	r3, [r7, #20]
   return(result);
 8011ab8:	697b      	ldr	r3, [r7, #20]
 8011aba:	2b00      	cmp	r3, #0
 8011abc:	d1e6      	bne.n	8011a8c <UART_DMATransmitCplt+0x54>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8011abe:	e002      	b.n	8011ac6 <UART_DMATransmitCplt+0x8e>
    HAL_UART_TxCpltCallback(huart);
 8011ac0:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8011ac2:	f7f0 fa25 	bl	8001f10 <HAL_UART_TxCpltCallback>
}
 8011ac6:	bf00      	nop
 8011ac8:	3740      	adds	r7, #64	; 0x40
 8011aca:	46bd      	mov	sp, r7
 8011acc:	bd80      	pop	{r7, pc}

08011ace <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8011ace:	b580      	push	{r7, lr}
 8011ad0:	b084      	sub	sp, #16
 8011ad2:	af00      	add	r7, sp, #0
 8011ad4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8011ad6:	687b      	ldr	r3, [r7, #4]
 8011ad8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011ada:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8011adc:	68f8      	ldr	r0, [r7, #12]
 8011ade:	f7fe fe9f 	bl	8010820 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8011ae2:	bf00      	nop
 8011ae4:	3710      	adds	r7, #16
 8011ae6:	46bd      	mov	sp, r7
 8011ae8:	bd80      	pop	{r7, pc}

08011aea <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8011aea:	b580      	push	{r7, lr}
 8011aec:	b086      	sub	sp, #24
 8011aee:	af00      	add	r7, sp, #0
 8011af0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8011af2:	687b      	ldr	r3, [r7, #4]
 8011af4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011af6:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8011af8:	697b      	ldr	r3, [r7, #20]
 8011afa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8011afe:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8011b00:	697b      	ldr	r3, [r7, #20]
 8011b02:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8011b06:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8011b08:	697b      	ldr	r3, [r7, #20]
 8011b0a:	681b      	ldr	r3, [r3, #0]
 8011b0c:	689b      	ldr	r3, [r3, #8]
 8011b0e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8011b12:	2b80      	cmp	r3, #128	; 0x80
 8011b14:	d109      	bne.n	8011b2a <UART_DMAError+0x40>
 8011b16:	693b      	ldr	r3, [r7, #16]
 8011b18:	2b21      	cmp	r3, #33	; 0x21
 8011b1a:	d106      	bne.n	8011b2a <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8011b1c:	697b      	ldr	r3, [r7, #20]
 8011b1e:	2200      	movs	r2, #0
 8011b20:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    UART_EndTxTransfer(huart);
 8011b24:	6978      	ldr	r0, [r7, #20]
 8011b26:	f7ff fedf 	bl	80118e8 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8011b2a:	697b      	ldr	r3, [r7, #20]
 8011b2c:	681b      	ldr	r3, [r3, #0]
 8011b2e:	689b      	ldr	r3, [r3, #8]
 8011b30:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8011b34:	2b40      	cmp	r3, #64	; 0x40
 8011b36:	d109      	bne.n	8011b4c <UART_DMAError+0x62>
 8011b38:	68fb      	ldr	r3, [r7, #12]
 8011b3a:	2b22      	cmp	r3, #34	; 0x22
 8011b3c:	d106      	bne.n	8011b4c <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8011b3e:	697b      	ldr	r3, [r7, #20]
 8011b40:	2200      	movs	r2, #0
 8011b42:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    UART_EndRxTransfer(huart);
 8011b46:	6978      	ldr	r0, [r7, #20]
 8011b48:	f7ff ff10 	bl	801196c <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8011b4c:	697b      	ldr	r3, [r7, #20]
 8011b4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8011b52:	f043 0210 	orr.w	r2, r3, #16
 8011b56:	697b      	ldr	r3, [r7, #20]
 8011b58:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8011b5c:	6978      	ldr	r0, [r7, #20]
 8011b5e:	f7fe fe69 	bl	8010834 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8011b62:	bf00      	nop
 8011b64:	3718      	adds	r7, #24
 8011b66:	46bd      	mov	sp, r7
 8011b68:	bd80      	pop	{r7, pc}

08011b6a <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8011b6a:	b580      	push	{r7, lr}
 8011b6c:	b084      	sub	sp, #16
 8011b6e:	af00      	add	r7, sp, #0
 8011b70:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8011b72:	687b      	ldr	r3, [r7, #4]
 8011b74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011b76:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8011b78:	68fb      	ldr	r3, [r7, #12]
 8011b7a:	2200      	movs	r2, #0
 8011b7c:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 8011b80:	68fb      	ldr	r3, [r7, #12]
 8011b82:	2200      	movs	r2, #0
 8011b84:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8011b88:	68f8      	ldr	r0, [r7, #12]
 8011b8a:	f7fe fe53 	bl	8010834 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8011b8e:	bf00      	nop
 8011b90:	3710      	adds	r7, #16
 8011b92:	46bd      	mov	sp, r7
 8011b94:	bd80      	pop	{r7, pc}

08011b96 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8011b96:	b580      	push	{r7, lr}
 8011b98:	b088      	sub	sp, #32
 8011b9a:	af00      	add	r7, sp, #0
 8011b9c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8011b9e:	687b      	ldr	r3, [r7, #4]
 8011ba0:	681b      	ldr	r3, [r3, #0]
 8011ba2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011ba4:	68fb      	ldr	r3, [r7, #12]
 8011ba6:	e853 3f00 	ldrex	r3, [r3]
 8011baa:	60bb      	str	r3, [r7, #8]
   return(result);
 8011bac:	68bb      	ldr	r3, [r7, #8]
 8011bae:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8011bb2:	61fb      	str	r3, [r7, #28]
 8011bb4:	687b      	ldr	r3, [r7, #4]
 8011bb6:	681b      	ldr	r3, [r3, #0]
 8011bb8:	461a      	mov	r2, r3
 8011bba:	69fb      	ldr	r3, [r7, #28]
 8011bbc:	61bb      	str	r3, [r7, #24]
 8011bbe:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011bc0:	6979      	ldr	r1, [r7, #20]
 8011bc2:	69ba      	ldr	r2, [r7, #24]
 8011bc4:	e841 2300 	strex	r3, r2, [r1]
 8011bc8:	613b      	str	r3, [r7, #16]
   return(result);
 8011bca:	693b      	ldr	r3, [r7, #16]
 8011bcc:	2b00      	cmp	r3, #0
 8011bce:	d1e6      	bne.n	8011b9e <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8011bd0:	687b      	ldr	r3, [r7, #4]
 8011bd2:	2220      	movs	r2, #32
 8011bd4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8011bd8:	687b      	ldr	r3, [r7, #4]
 8011bda:	2200      	movs	r2, #0
 8011bdc:	679a      	str	r2, [r3, #120]	; 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8011bde:	6878      	ldr	r0, [r7, #4]
 8011be0:	f7f0 f996 	bl	8001f10 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8011be4:	bf00      	nop
 8011be6:	3720      	adds	r7, #32
 8011be8:	46bd      	mov	sp, r7
 8011bea:	bd80      	pop	{r7, pc}

08011bec <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8011bec:	b580      	push	{r7, lr}
 8011bee:	b09c      	sub	sp, #112	; 0x70
 8011bf0:	af00      	add	r7, sp, #0
 8011bf2:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8011bf4:	687b      	ldr	r3, [r7, #4]
 8011bf6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8011bfa:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8011bfe:	687b      	ldr	r3, [r7, #4]
 8011c00:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8011c04:	2b22      	cmp	r3, #34	; 0x22
 8011c06:	f040 80be 	bne.w	8011d86 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8011c0a:	687b      	ldr	r3, [r7, #4]
 8011c0c:	681b      	ldr	r3, [r3, #0]
 8011c0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011c10:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8011c14:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 8011c18:	b2d9      	uxtb	r1, r3
 8011c1a:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 8011c1e:	b2da      	uxtb	r2, r3
 8011c20:	687b      	ldr	r3, [r7, #4]
 8011c22:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8011c24:	400a      	ands	r2, r1
 8011c26:	b2d2      	uxtb	r2, r2
 8011c28:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8011c2a:	687b      	ldr	r3, [r7, #4]
 8011c2c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8011c2e:	1c5a      	adds	r2, r3, #1
 8011c30:	687b      	ldr	r3, [r7, #4]
 8011c32:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 8011c34:	687b      	ldr	r3, [r7, #4]
 8011c36:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8011c3a:	b29b      	uxth	r3, r3
 8011c3c:	3b01      	subs	r3, #1
 8011c3e:	b29a      	uxth	r2, r3
 8011c40:	687b      	ldr	r3, [r7, #4]
 8011c42:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 8011c46:	687b      	ldr	r3, [r7, #4]
 8011c48:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8011c4c:	b29b      	uxth	r3, r3
 8011c4e:	2b00      	cmp	r3, #0
 8011c50:	f040 80a1 	bne.w	8011d96 <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8011c54:	687b      	ldr	r3, [r7, #4]
 8011c56:	681b      	ldr	r3, [r3, #0]
 8011c58:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011c5a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8011c5c:	e853 3f00 	ldrex	r3, [r3]
 8011c60:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8011c62:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8011c64:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8011c68:	66bb      	str	r3, [r7, #104]	; 0x68
 8011c6a:	687b      	ldr	r3, [r7, #4]
 8011c6c:	681b      	ldr	r3, [r3, #0]
 8011c6e:	461a      	mov	r2, r3
 8011c70:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8011c72:	65bb      	str	r3, [r7, #88]	; 0x58
 8011c74:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011c76:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8011c78:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8011c7a:	e841 2300 	strex	r3, r2, [r1]
 8011c7e:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8011c80:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8011c82:	2b00      	cmp	r3, #0
 8011c84:	d1e6      	bne.n	8011c54 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8011c86:	687b      	ldr	r3, [r7, #4]
 8011c88:	681b      	ldr	r3, [r3, #0]
 8011c8a:	3308      	adds	r3, #8
 8011c8c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011c8e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011c90:	e853 3f00 	ldrex	r3, [r3]
 8011c94:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8011c96:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011c98:	f023 0301 	bic.w	r3, r3, #1
 8011c9c:	667b      	str	r3, [r7, #100]	; 0x64
 8011c9e:	687b      	ldr	r3, [r7, #4]
 8011ca0:	681b      	ldr	r3, [r3, #0]
 8011ca2:	3308      	adds	r3, #8
 8011ca4:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8011ca6:	647a      	str	r2, [r7, #68]	; 0x44
 8011ca8:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011caa:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8011cac:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8011cae:	e841 2300 	strex	r3, r2, [r1]
 8011cb2:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8011cb4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011cb6:	2b00      	cmp	r3, #0
 8011cb8:	d1e5      	bne.n	8011c86 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8011cba:	687b      	ldr	r3, [r7, #4]
 8011cbc:	2220      	movs	r2, #32
 8011cbe:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8011cc2:	687b      	ldr	r3, [r7, #4]
 8011cc4:	2200      	movs	r2, #0
 8011cc6:	675a      	str	r2, [r3, #116]	; 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8011cc8:	687b      	ldr	r3, [r7, #4]
 8011cca:	2200      	movs	r2, #0
 8011ccc:	671a      	str	r2, [r3, #112]	; 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8011cce:	687b      	ldr	r3, [r7, #4]
 8011cd0:	681b      	ldr	r3, [r3, #0]
 8011cd2:	4a33      	ldr	r2, [pc, #204]	; (8011da0 <UART_RxISR_8BIT+0x1b4>)
 8011cd4:	4293      	cmp	r3, r2
 8011cd6:	d01f      	beq.n	8011d18 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8011cd8:	687b      	ldr	r3, [r7, #4]
 8011cda:	681b      	ldr	r3, [r3, #0]
 8011cdc:	685b      	ldr	r3, [r3, #4]
 8011cde:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8011ce2:	2b00      	cmp	r3, #0
 8011ce4:	d018      	beq.n	8011d18 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8011ce6:	687b      	ldr	r3, [r7, #4]
 8011ce8:	681b      	ldr	r3, [r3, #0]
 8011cea:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011cec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011cee:	e853 3f00 	ldrex	r3, [r3]
 8011cf2:	623b      	str	r3, [r7, #32]
   return(result);
 8011cf4:	6a3b      	ldr	r3, [r7, #32]
 8011cf6:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8011cfa:	663b      	str	r3, [r7, #96]	; 0x60
 8011cfc:	687b      	ldr	r3, [r7, #4]
 8011cfe:	681b      	ldr	r3, [r3, #0]
 8011d00:	461a      	mov	r2, r3
 8011d02:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8011d04:	633b      	str	r3, [r7, #48]	; 0x30
 8011d06:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011d08:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8011d0a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8011d0c:	e841 2300 	strex	r3, r2, [r1]
 8011d10:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8011d12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011d14:	2b00      	cmp	r3, #0
 8011d16:	d1e6      	bne.n	8011ce6 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8011d18:	687b      	ldr	r3, [r7, #4]
 8011d1a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8011d1c:	2b01      	cmp	r3, #1
 8011d1e:	d12e      	bne.n	8011d7e <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8011d20:	687b      	ldr	r3, [r7, #4]
 8011d22:	2200      	movs	r2, #0
 8011d24:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8011d26:	687b      	ldr	r3, [r7, #4]
 8011d28:	681b      	ldr	r3, [r3, #0]
 8011d2a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011d2c:	693b      	ldr	r3, [r7, #16]
 8011d2e:	e853 3f00 	ldrex	r3, [r3]
 8011d32:	60fb      	str	r3, [r7, #12]
   return(result);
 8011d34:	68fb      	ldr	r3, [r7, #12]
 8011d36:	f023 0310 	bic.w	r3, r3, #16
 8011d3a:	65fb      	str	r3, [r7, #92]	; 0x5c
 8011d3c:	687b      	ldr	r3, [r7, #4]
 8011d3e:	681b      	ldr	r3, [r3, #0]
 8011d40:	461a      	mov	r2, r3
 8011d42:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8011d44:	61fb      	str	r3, [r7, #28]
 8011d46:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011d48:	69b9      	ldr	r1, [r7, #24]
 8011d4a:	69fa      	ldr	r2, [r7, #28]
 8011d4c:	e841 2300 	strex	r3, r2, [r1]
 8011d50:	617b      	str	r3, [r7, #20]
   return(result);
 8011d52:	697b      	ldr	r3, [r7, #20]
 8011d54:	2b00      	cmp	r3, #0
 8011d56:	d1e6      	bne.n	8011d26 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8011d58:	687b      	ldr	r3, [r7, #4]
 8011d5a:	681b      	ldr	r3, [r3, #0]
 8011d5c:	69db      	ldr	r3, [r3, #28]
 8011d5e:	f003 0310 	and.w	r3, r3, #16
 8011d62:	2b10      	cmp	r3, #16
 8011d64:	d103      	bne.n	8011d6e <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8011d66:	687b      	ldr	r3, [r7, #4]
 8011d68:	681b      	ldr	r3, [r3, #0]
 8011d6a:	2210      	movs	r2, #16
 8011d6c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8011d6e:	687b      	ldr	r3, [r7, #4]
 8011d70:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8011d74:	4619      	mov	r1, r3
 8011d76:	6878      	ldr	r0, [r7, #4]
 8011d78:	f7fe fd66 	bl	8010848 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8011d7c:	e00b      	b.n	8011d96 <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8011d7e:	6878      	ldr	r0, [r7, #4]
 8011d80:	f7ee fc66 	bl	8000650 <HAL_UART_RxCpltCallback>
}
 8011d84:	e007      	b.n	8011d96 <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8011d86:	687b      	ldr	r3, [r7, #4]
 8011d88:	681b      	ldr	r3, [r3, #0]
 8011d8a:	699a      	ldr	r2, [r3, #24]
 8011d8c:	687b      	ldr	r3, [r7, #4]
 8011d8e:	681b      	ldr	r3, [r3, #0]
 8011d90:	f042 0208 	orr.w	r2, r2, #8
 8011d94:	619a      	str	r2, [r3, #24]
}
 8011d96:	bf00      	nop
 8011d98:	3770      	adds	r7, #112	; 0x70
 8011d9a:	46bd      	mov	sp, r7
 8011d9c:	bd80      	pop	{r7, pc}
 8011d9e:	bf00      	nop
 8011da0:	58000c00 	.word	0x58000c00

08011da4 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8011da4:	b580      	push	{r7, lr}
 8011da6:	b09c      	sub	sp, #112	; 0x70
 8011da8:	af00      	add	r7, sp, #0
 8011daa:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8011dac:	687b      	ldr	r3, [r7, #4]
 8011dae:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8011db2:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8011db6:	687b      	ldr	r3, [r7, #4]
 8011db8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8011dbc:	2b22      	cmp	r3, #34	; 0x22
 8011dbe:	f040 80be 	bne.w	8011f3e <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8011dc2:	687b      	ldr	r3, [r7, #4]
 8011dc4:	681b      	ldr	r3, [r3, #0]
 8011dc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011dc8:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8011dcc:	687b      	ldr	r3, [r7, #4]
 8011dce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8011dd0:	66bb      	str	r3, [r7, #104]	; 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8011dd2:	f8b7 206c 	ldrh.w	r2, [r7, #108]	; 0x6c
 8011dd6:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 8011dda:	4013      	ands	r3, r2
 8011ddc:	b29a      	uxth	r2, r3
 8011dde:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8011de0:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8011de2:	687b      	ldr	r3, [r7, #4]
 8011de4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8011de6:	1c9a      	adds	r2, r3, #2
 8011de8:	687b      	ldr	r3, [r7, #4]
 8011dea:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 8011dec:	687b      	ldr	r3, [r7, #4]
 8011dee:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8011df2:	b29b      	uxth	r3, r3
 8011df4:	3b01      	subs	r3, #1
 8011df6:	b29a      	uxth	r2, r3
 8011df8:	687b      	ldr	r3, [r7, #4]
 8011dfa:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 8011dfe:	687b      	ldr	r3, [r7, #4]
 8011e00:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8011e04:	b29b      	uxth	r3, r3
 8011e06:	2b00      	cmp	r3, #0
 8011e08:	f040 80a1 	bne.w	8011f4e <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8011e0c:	687b      	ldr	r3, [r7, #4]
 8011e0e:	681b      	ldr	r3, [r3, #0]
 8011e10:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011e12:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8011e14:	e853 3f00 	ldrex	r3, [r3]
 8011e18:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8011e1a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8011e1c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8011e20:	667b      	str	r3, [r7, #100]	; 0x64
 8011e22:	687b      	ldr	r3, [r7, #4]
 8011e24:	681b      	ldr	r3, [r3, #0]
 8011e26:	461a      	mov	r2, r3
 8011e28:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8011e2a:	657b      	str	r3, [r7, #84]	; 0x54
 8011e2c:	653a      	str	r2, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011e2e:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8011e30:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8011e32:	e841 2300 	strex	r3, r2, [r1]
 8011e36:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8011e38:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8011e3a:	2b00      	cmp	r3, #0
 8011e3c:	d1e6      	bne.n	8011e0c <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8011e3e:	687b      	ldr	r3, [r7, #4]
 8011e40:	681b      	ldr	r3, [r3, #0]
 8011e42:	3308      	adds	r3, #8
 8011e44:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011e46:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011e48:	e853 3f00 	ldrex	r3, [r3]
 8011e4c:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8011e4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011e50:	f023 0301 	bic.w	r3, r3, #1
 8011e54:	663b      	str	r3, [r7, #96]	; 0x60
 8011e56:	687b      	ldr	r3, [r7, #4]
 8011e58:	681b      	ldr	r3, [r3, #0]
 8011e5a:	3308      	adds	r3, #8
 8011e5c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8011e5e:	643a      	str	r2, [r7, #64]	; 0x40
 8011e60:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011e62:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8011e64:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8011e66:	e841 2300 	strex	r3, r2, [r1]
 8011e6a:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8011e6c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011e6e:	2b00      	cmp	r3, #0
 8011e70:	d1e5      	bne.n	8011e3e <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8011e72:	687b      	ldr	r3, [r7, #4]
 8011e74:	2220      	movs	r2, #32
 8011e76:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8011e7a:	687b      	ldr	r3, [r7, #4]
 8011e7c:	2200      	movs	r2, #0
 8011e7e:	675a      	str	r2, [r3, #116]	; 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8011e80:	687b      	ldr	r3, [r7, #4]
 8011e82:	2200      	movs	r2, #0
 8011e84:	671a      	str	r2, [r3, #112]	; 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8011e86:	687b      	ldr	r3, [r7, #4]
 8011e88:	681b      	ldr	r3, [r3, #0]
 8011e8a:	4a33      	ldr	r2, [pc, #204]	; (8011f58 <UART_RxISR_16BIT+0x1b4>)
 8011e8c:	4293      	cmp	r3, r2
 8011e8e:	d01f      	beq.n	8011ed0 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8011e90:	687b      	ldr	r3, [r7, #4]
 8011e92:	681b      	ldr	r3, [r3, #0]
 8011e94:	685b      	ldr	r3, [r3, #4]
 8011e96:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8011e9a:	2b00      	cmp	r3, #0
 8011e9c:	d018      	beq.n	8011ed0 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8011e9e:	687b      	ldr	r3, [r7, #4]
 8011ea0:	681b      	ldr	r3, [r3, #0]
 8011ea2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011ea4:	6a3b      	ldr	r3, [r7, #32]
 8011ea6:	e853 3f00 	ldrex	r3, [r3]
 8011eaa:	61fb      	str	r3, [r7, #28]
   return(result);
 8011eac:	69fb      	ldr	r3, [r7, #28]
 8011eae:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8011eb2:	65fb      	str	r3, [r7, #92]	; 0x5c
 8011eb4:	687b      	ldr	r3, [r7, #4]
 8011eb6:	681b      	ldr	r3, [r3, #0]
 8011eb8:	461a      	mov	r2, r3
 8011eba:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8011ebc:	62fb      	str	r3, [r7, #44]	; 0x2c
 8011ebe:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011ec0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8011ec2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8011ec4:	e841 2300 	strex	r3, r2, [r1]
 8011ec8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8011eca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011ecc:	2b00      	cmp	r3, #0
 8011ece:	d1e6      	bne.n	8011e9e <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8011ed0:	687b      	ldr	r3, [r7, #4]
 8011ed2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8011ed4:	2b01      	cmp	r3, #1
 8011ed6:	d12e      	bne.n	8011f36 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8011ed8:	687b      	ldr	r3, [r7, #4]
 8011eda:	2200      	movs	r2, #0
 8011edc:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8011ede:	687b      	ldr	r3, [r7, #4]
 8011ee0:	681b      	ldr	r3, [r3, #0]
 8011ee2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011ee4:	68fb      	ldr	r3, [r7, #12]
 8011ee6:	e853 3f00 	ldrex	r3, [r3]
 8011eea:	60bb      	str	r3, [r7, #8]
   return(result);
 8011eec:	68bb      	ldr	r3, [r7, #8]
 8011eee:	f023 0310 	bic.w	r3, r3, #16
 8011ef2:	65bb      	str	r3, [r7, #88]	; 0x58
 8011ef4:	687b      	ldr	r3, [r7, #4]
 8011ef6:	681b      	ldr	r3, [r3, #0]
 8011ef8:	461a      	mov	r2, r3
 8011efa:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8011efc:	61bb      	str	r3, [r7, #24]
 8011efe:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011f00:	6979      	ldr	r1, [r7, #20]
 8011f02:	69ba      	ldr	r2, [r7, #24]
 8011f04:	e841 2300 	strex	r3, r2, [r1]
 8011f08:	613b      	str	r3, [r7, #16]
   return(result);
 8011f0a:	693b      	ldr	r3, [r7, #16]
 8011f0c:	2b00      	cmp	r3, #0
 8011f0e:	d1e6      	bne.n	8011ede <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8011f10:	687b      	ldr	r3, [r7, #4]
 8011f12:	681b      	ldr	r3, [r3, #0]
 8011f14:	69db      	ldr	r3, [r3, #28]
 8011f16:	f003 0310 	and.w	r3, r3, #16
 8011f1a:	2b10      	cmp	r3, #16
 8011f1c:	d103      	bne.n	8011f26 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8011f1e:	687b      	ldr	r3, [r7, #4]
 8011f20:	681b      	ldr	r3, [r3, #0]
 8011f22:	2210      	movs	r2, #16
 8011f24:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8011f26:	687b      	ldr	r3, [r7, #4]
 8011f28:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8011f2c:	4619      	mov	r1, r3
 8011f2e:	6878      	ldr	r0, [r7, #4]
 8011f30:	f7fe fc8a 	bl	8010848 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8011f34:	e00b      	b.n	8011f4e <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8011f36:	6878      	ldr	r0, [r7, #4]
 8011f38:	f7ee fb8a 	bl	8000650 <HAL_UART_RxCpltCallback>
}
 8011f3c:	e007      	b.n	8011f4e <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8011f3e:	687b      	ldr	r3, [r7, #4]
 8011f40:	681b      	ldr	r3, [r3, #0]
 8011f42:	699a      	ldr	r2, [r3, #24]
 8011f44:	687b      	ldr	r3, [r7, #4]
 8011f46:	681b      	ldr	r3, [r3, #0]
 8011f48:	f042 0208 	orr.w	r2, r2, #8
 8011f4c:	619a      	str	r2, [r3, #24]
}
 8011f4e:	bf00      	nop
 8011f50:	3770      	adds	r7, #112	; 0x70
 8011f52:	46bd      	mov	sp, r7
 8011f54:	bd80      	pop	{r7, pc}
 8011f56:	bf00      	nop
 8011f58:	58000c00 	.word	0x58000c00

08011f5c <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8011f5c:	b580      	push	{r7, lr}
 8011f5e:	b0ac      	sub	sp, #176	; 0xb0
 8011f60:	af00      	add	r7, sp, #0
 8011f62:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8011f64:	687b      	ldr	r3, [r7, #4]
 8011f66:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8011f6a:	f8a7 30aa 	strh.w	r3, [r7, #170]	; 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8011f6e:	687b      	ldr	r3, [r7, #4]
 8011f70:	681b      	ldr	r3, [r3, #0]
 8011f72:	69db      	ldr	r3, [r3, #28]
 8011f74:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8011f78:	687b      	ldr	r3, [r7, #4]
 8011f7a:	681b      	ldr	r3, [r3, #0]
 8011f7c:	681b      	ldr	r3, [r3, #0]
 8011f7e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8011f82:	687b      	ldr	r3, [r7, #4]
 8011f84:	681b      	ldr	r3, [r3, #0]
 8011f86:	689b      	ldr	r3, [r3, #8]
 8011f88:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8011f8c:	687b      	ldr	r3, [r7, #4]
 8011f8e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8011f92:	2b22      	cmp	r3, #34	; 0x22
 8011f94:	f040 8180 	bne.w	8012298 <UART_RxISR_8BIT_FIFOEN+0x33c>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8011f98:	687b      	ldr	r3, [r7, #4]
 8011f9a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8011f9e:	f8a7 309e 	strh.w	r3, [r7, #158]	; 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8011fa2:	e123      	b.n	80121ec <UART_RxISR_8BIT_FIFOEN+0x290>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8011fa4:	687b      	ldr	r3, [r7, #4]
 8011fa6:	681b      	ldr	r3, [r3, #0]
 8011fa8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011faa:	f8a7 309c 	strh.w	r3, [r7, #156]	; 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8011fae:	f8b7 309c 	ldrh.w	r3, [r7, #156]	; 0x9c
 8011fb2:	b2d9      	uxtb	r1, r3
 8011fb4:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 8011fb8:	b2da      	uxtb	r2, r3
 8011fba:	687b      	ldr	r3, [r7, #4]
 8011fbc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8011fbe:	400a      	ands	r2, r1
 8011fc0:	b2d2      	uxtb	r2, r2
 8011fc2:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8011fc4:	687b      	ldr	r3, [r7, #4]
 8011fc6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8011fc8:	1c5a      	adds	r2, r3, #1
 8011fca:	687b      	ldr	r3, [r7, #4]
 8011fcc:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 8011fce:	687b      	ldr	r3, [r7, #4]
 8011fd0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8011fd4:	b29b      	uxth	r3, r3
 8011fd6:	3b01      	subs	r3, #1
 8011fd8:	b29a      	uxth	r2, r3
 8011fda:	687b      	ldr	r3, [r7, #4]
 8011fdc:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8011fe0:	687b      	ldr	r3, [r7, #4]
 8011fe2:	681b      	ldr	r3, [r3, #0]
 8011fe4:	69db      	ldr	r3, [r3, #28]
 8011fe6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8011fea:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8011fee:	f003 0307 	and.w	r3, r3, #7
 8011ff2:	2b00      	cmp	r3, #0
 8011ff4:	d053      	beq.n	801209e <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8011ff6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8011ffa:	f003 0301 	and.w	r3, r3, #1
 8011ffe:	2b00      	cmp	r3, #0
 8012000:	d011      	beq.n	8012026 <UART_RxISR_8BIT_FIFOEN+0xca>
 8012002:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8012006:	f403 7380 	and.w	r3, r3, #256	; 0x100
 801200a:	2b00      	cmp	r3, #0
 801200c:	d00b      	beq.n	8012026 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 801200e:	687b      	ldr	r3, [r7, #4]
 8012010:	681b      	ldr	r3, [r3, #0]
 8012012:	2201      	movs	r2, #1
 8012014:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8012016:	687b      	ldr	r3, [r7, #4]
 8012018:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 801201c:	f043 0201 	orr.w	r2, r3, #1
 8012020:	687b      	ldr	r3, [r7, #4]
 8012022:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8012026:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 801202a:	f003 0302 	and.w	r3, r3, #2
 801202e:	2b00      	cmp	r3, #0
 8012030:	d011      	beq.n	8012056 <UART_RxISR_8BIT_FIFOEN+0xfa>
 8012032:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8012036:	f003 0301 	and.w	r3, r3, #1
 801203a:	2b00      	cmp	r3, #0
 801203c:	d00b      	beq.n	8012056 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 801203e:	687b      	ldr	r3, [r7, #4]
 8012040:	681b      	ldr	r3, [r3, #0]
 8012042:	2202      	movs	r2, #2
 8012044:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8012046:	687b      	ldr	r3, [r7, #4]
 8012048:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 801204c:	f043 0204 	orr.w	r2, r3, #4
 8012050:	687b      	ldr	r3, [r7, #4]
 8012052:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8012056:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 801205a:	f003 0304 	and.w	r3, r3, #4
 801205e:	2b00      	cmp	r3, #0
 8012060:	d011      	beq.n	8012086 <UART_RxISR_8BIT_FIFOEN+0x12a>
 8012062:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8012066:	f003 0301 	and.w	r3, r3, #1
 801206a:	2b00      	cmp	r3, #0
 801206c:	d00b      	beq.n	8012086 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 801206e:	687b      	ldr	r3, [r7, #4]
 8012070:	681b      	ldr	r3, [r3, #0]
 8012072:	2204      	movs	r2, #4
 8012074:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8012076:	687b      	ldr	r3, [r7, #4]
 8012078:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 801207c:	f043 0202 	orr.w	r2, r3, #2
 8012080:	687b      	ldr	r3, [r7, #4]
 8012082:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8012086:	687b      	ldr	r3, [r7, #4]
 8012088:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 801208c:	2b00      	cmp	r3, #0
 801208e:	d006      	beq.n	801209e <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8012090:	6878      	ldr	r0, [r7, #4]
 8012092:	f7fe fbcf 	bl	8010834 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8012096:	687b      	ldr	r3, [r7, #4]
 8012098:	2200      	movs	r2, #0
 801209a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 801209e:	687b      	ldr	r3, [r7, #4]
 80120a0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80120a4:	b29b      	uxth	r3, r3
 80120a6:	2b00      	cmp	r3, #0
 80120a8:	f040 80a0 	bne.w	80121ec <UART_RxISR_8BIT_FIFOEN+0x290>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80120ac:	687b      	ldr	r3, [r7, #4]
 80120ae:	681b      	ldr	r3, [r3, #0]
 80120b0:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80120b2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80120b4:	e853 3f00 	ldrex	r3, [r3]
 80120b8:	66fb      	str	r3, [r7, #108]	; 0x6c
   return(result);
 80120ba:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80120bc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80120c0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80120c4:	687b      	ldr	r3, [r7, #4]
 80120c6:	681b      	ldr	r3, [r3, #0]
 80120c8:	461a      	mov	r2, r3
 80120ca:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80120ce:	67fb      	str	r3, [r7, #124]	; 0x7c
 80120d0:	67ba      	str	r2, [r7, #120]	; 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80120d2:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 80120d4:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 80120d6:	e841 2300 	strex	r3, r2, [r1]
 80120da:	677b      	str	r3, [r7, #116]	; 0x74
   return(result);
 80120dc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80120de:	2b00      	cmp	r3, #0
 80120e0:	d1e4      	bne.n	80120ac <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80120e2:	687b      	ldr	r3, [r7, #4]
 80120e4:	681b      	ldr	r3, [r3, #0]
 80120e6:	3308      	adds	r3, #8
 80120e8:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80120ea:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80120ec:	e853 3f00 	ldrex	r3, [r3]
 80120f0:	65bb      	str	r3, [r7, #88]	; 0x58
   return(result);
 80120f2:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80120f4:	4b6e      	ldr	r3, [pc, #440]	; (80122b0 <UART_RxISR_8BIT_FIFOEN+0x354>)
 80120f6:	4013      	ands	r3, r2
 80120f8:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80120fc:	687b      	ldr	r3, [r7, #4]
 80120fe:	681b      	ldr	r3, [r3, #0]
 8012100:	3308      	adds	r3, #8
 8012102:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8012106:	66ba      	str	r2, [r7, #104]	; 0x68
 8012108:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801210a:	6e79      	ldr	r1, [r7, #100]	; 0x64
 801210c:	6eba      	ldr	r2, [r7, #104]	; 0x68
 801210e:	e841 2300 	strex	r3, r2, [r1]
 8012112:	663b      	str	r3, [r7, #96]	; 0x60
   return(result);
 8012114:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8012116:	2b00      	cmp	r3, #0
 8012118:	d1e3      	bne.n	80120e2 <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 801211a:	687b      	ldr	r3, [r7, #4]
 801211c:	2220      	movs	r2, #32
 801211e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8012122:	687b      	ldr	r3, [r7, #4]
 8012124:	2200      	movs	r2, #0
 8012126:	675a      	str	r2, [r3, #116]	; 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8012128:	687b      	ldr	r3, [r7, #4]
 801212a:	2200      	movs	r2, #0
 801212c:	671a      	str	r2, [r3, #112]	; 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 801212e:	687b      	ldr	r3, [r7, #4]
 8012130:	681b      	ldr	r3, [r3, #0]
 8012132:	4a60      	ldr	r2, [pc, #384]	; (80122b4 <UART_RxISR_8BIT_FIFOEN+0x358>)
 8012134:	4293      	cmp	r3, r2
 8012136:	d021      	beq.n	801217c <UART_RxISR_8BIT_FIFOEN+0x220>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8012138:	687b      	ldr	r3, [r7, #4]
 801213a:	681b      	ldr	r3, [r3, #0]
 801213c:	685b      	ldr	r3, [r3, #4]
 801213e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8012142:	2b00      	cmp	r3, #0
 8012144:	d01a      	beq.n	801217c <UART_RxISR_8BIT_FIFOEN+0x220>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8012146:	687b      	ldr	r3, [r7, #4]
 8012148:	681b      	ldr	r3, [r3, #0]
 801214a:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801214c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 801214e:	e853 3f00 	ldrex	r3, [r3]
 8012152:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8012154:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8012156:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 801215a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 801215e:	687b      	ldr	r3, [r7, #4]
 8012160:	681b      	ldr	r3, [r3, #0]
 8012162:	461a      	mov	r2, r3
 8012164:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8012168:	657b      	str	r3, [r7, #84]	; 0x54
 801216a:	653a      	str	r2, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801216c:	6d39      	ldr	r1, [r7, #80]	; 0x50
 801216e:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8012170:	e841 2300 	strex	r3, r2, [r1]
 8012174:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8012176:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8012178:	2b00      	cmp	r3, #0
 801217a:	d1e4      	bne.n	8012146 <UART_RxISR_8BIT_FIFOEN+0x1ea>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801217c:	687b      	ldr	r3, [r7, #4]
 801217e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8012180:	2b01      	cmp	r3, #1
 8012182:	d130      	bne.n	80121e6 <UART_RxISR_8BIT_FIFOEN+0x28a>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8012184:	687b      	ldr	r3, [r7, #4]
 8012186:	2200      	movs	r2, #0
 8012188:	66da      	str	r2, [r3, #108]	; 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 801218a:	687b      	ldr	r3, [r7, #4]
 801218c:	681b      	ldr	r3, [r3, #0]
 801218e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012190:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8012192:	e853 3f00 	ldrex	r3, [r3]
 8012196:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8012198:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801219a:	f023 0310 	bic.w	r3, r3, #16
 801219e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 80121a2:	687b      	ldr	r3, [r7, #4]
 80121a4:	681b      	ldr	r3, [r3, #0]
 80121a6:	461a      	mov	r2, r3
 80121a8:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80121ac:	643b      	str	r3, [r7, #64]	; 0x40
 80121ae:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80121b0:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80121b2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80121b4:	e841 2300 	strex	r3, r2, [r1]
 80121b8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80121ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80121bc:	2b00      	cmp	r3, #0
 80121be:	d1e4      	bne.n	801218a <UART_RxISR_8BIT_FIFOEN+0x22e>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80121c0:	687b      	ldr	r3, [r7, #4]
 80121c2:	681b      	ldr	r3, [r3, #0]
 80121c4:	69db      	ldr	r3, [r3, #28]
 80121c6:	f003 0310 	and.w	r3, r3, #16
 80121ca:	2b10      	cmp	r3, #16
 80121cc:	d103      	bne.n	80121d6 <UART_RxISR_8BIT_FIFOEN+0x27a>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80121ce:	687b      	ldr	r3, [r7, #4]
 80121d0:	681b      	ldr	r3, [r3, #0]
 80121d2:	2210      	movs	r2, #16
 80121d4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80121d6:	687b      	ldr	r3, [r7, #4]
 80121d8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80121dc:	4619      	mov	r1, r3
 80121de:	6878      	ldr	r0, [r7, #4]
 80121e0:	f7fe fb32 	bl	8010848 <HAL_UARTEx_RxEventCallback>
 80121e4:	e002      	b.n	80121ec <UART_RxISR_8BIT_FIFOEN+0x290>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 80121e6:	6878      	ldr	r0, [r7, #4]
 80121e8:	f7ee fa32 	bl	8000650 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80121ec:	f8b7 309e 	ldrh.w	r3, [r7, #158]	; 0x9e
 80121f0:	2b00      	cmp	r3, #0
 80121f2:	d006      	beq.n	8012202 <UART_RxISR_8BIT_FIFOEN+0x2a6>
 80121f4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80121f8:	f003 0320 	and.w	r3, r3, #32
 80121fc:	2b00      	cmp	r3, #0
 80121fe:	f47f aed1 	bne.w	8011fa4 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8012202:	687b      	ldr	r3, [r7, #4]
 8012204:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8012208:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 801220c:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 8012210:	2b00      	cmp	r3, #0
 8012212:	d049      	beq.n	80122a8 <UART_RxISR_8BIT_FIFOEN+0x34c>
 8012214:	687b      	ldr	r3, [r7, #4]
 8012216:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 801221a:	f8b7 208a 	ldrh.w	r2, [r7, #138]	; 0x8a
 801221e:	429a      	cmp	r2, r3
 8012220:	d242      	bcs.n	80122a8 <UART_RxISR_8BIT_FIFOEN+0x34c>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8012222:	687b      	ldr	r3, [r7, #4]
 8012224:	681b      	ldr	r3, [r3, #0]
 8012226:	3308      	adds	r3, #8
 8012228:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801222a:	6a3b      	ldr	r3, [r7, #32]
 801222c:	e853 3f00 	ldrex	r3, [r3]
 8012230:	61fb      	str	r3, [r7, #28]
   return(result);
 8012232:	69fb      	ldr	r3, [r7, #28]
 8012234:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8012238:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 801223c:	687b      	ldr	r3, [r7, #4]
 801223e:	681b      	ldr	r3, [r3, #0]
 8012240:	3308      	adds	r3, #8
 8012242:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8012246:	62fa      	str	r2, [r7, #44]	; 0x2c
 8012248:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801224a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 801224c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801224e:	e841 2300 	strex	r3, r2, [r1]
 8012252:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8012254:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012256:	2b00      	cmp	r3, #0
 8012258:	d1e3      	bne.n	8012222 <UART_RxISR_8BIT_FIFOEN+0x2c6>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 801225a:	687b      	ldr	r3, [r7, #4]
 801225c:	4a16      	ldr	r2, [pc, #88]	; (80122b8 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 801225e:	675a      	str	r2, [r3, #116]	; 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8012260:	687b      	ldr	r3, [r7, #4]
 8012262:	681b      	ldr	r3, [r3, #0]
 8012264:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012266:	68fb      	ldr	r3, [r7, #12]
 8012268:	e853 3f00 	ldrex	r3, [r3]
 801226c:	60bb      	str	r3, [r7, #8]
   return(result);
 801226e:	68bb      	ldr	r3, [r7, #8]
 8012270:	f043 0320 	orr.w	r3, r3, #32
 8012274:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8012278:	687b      	ldr	r3, [r7, #4]
 801227a:	681b      	ldr	r3, [r3, #0]
 801227c:	461a      	mov	r2, r3
 801227e:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8012282:	61bb      	str	r3, [r7, #24]
 8012284:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012286:	6979      	ldr	r1, [r7, #20]
 8012288:	69ba      	ldr	r2, [r7, #24]
 801228a:	e841 2300 	strex	r3, r2, [r1]
 801228e:	613b      	str	r3, [r7, #16]
   return(result);
 8012290:	693b      	ldr	r3, [r7, #16]
 8012292:	2b00      	cmp	r3, #0
 8012294:	d1e4      	bne.n	8012260 <UART_RxISR_8BIT_FIFOEN+0x304>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8012296:	e007      	b.n	80122a8 <UART_RxISR_8BIT_FIFOEN+0x34c>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8012298:	687b      	ldr	r3, [r7, #4]
 801229a:	681b      	ldr	r3, [r3, #0]
 801229c:	699a      	ldr	r2, [r3, #24]
 801229e:	687b      	ldr	r3, [r7, #4]
 80122a0:	681b      	ldr	r3, [r3, #0]
 80122a2:	f042 0208 	orr.w	r2, r2, #8
 80122a6:	619a      	str	r2, [r3, #24]
}
 80122a8:	bf00      	nop
 80122aa:	37b0      	adds	r7, #176	; 0xb0
 80122ac:	46bd      	mov	sp, r7
 80122ae:	bd80      	pop	{r7, pc}
 80122b0:	effffffe 	.word	0xeffffffe
 80122b4:	58000c00 	.word	0x58000c00
 80122b8:	08011bed 	.word	0x08011bed

080122bc <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 80122bc:	b580      	push	{r7, lr}
 80122be:	b0ae      	sub	sp, #184	; 0xb8
 80122c0:	af00      	add	r7, sp, #0
 80122c2:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 80122c4:	687b      	ldr	r3, [r7, #4]
 80122c6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 80122ca:	f8a7 30b2 	strh.w	r3, [r7, #178]	; 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 80122ce:	687b      	ldr	r3, [r7, #4]
 80122d0:	681b      	ldr	r3, [r3, #0]
 80122d2:	69db      	ldr	r3, [r3, #28]
 80122d4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 80122d8:	687b      	ldr	r3, [r7, #4]
 80122da:	681b      	ldr	r3, [r3, #0]
 80122dc:	681b      	ldr	r3, [r3, #0]
 80122de:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 80122e2:	687b      	ldr	r3, [r7, #4]
 80122e4:	681b      	ldr	r3, [r3, #0]
 80122e6:	689b      	ldr	r3, [r3, #8]
 80122e8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80122ec:	687b      	ldr	r3, [r7, #4]
 80122ee:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80122f2:	2b22      	cmp	r3, #34	; 0x22
 80122f4:	f040 8184 	bne.w	8012600 <UART_RxISR_16BIT_FIFOEN+0x344>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 80122f8:	687b      	ldr	r3, [r7, #4]
 80122fa:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 80122fe:	f8a7 30a6 	strh.w	r3, [r7, #166]	; 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8012302:	e127      	b.n	8012554 <UART_RxISR_16BIT_FIFOEN+0x298>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8012304:	687b      	ldr	r3, [r7, #4]
 8012306:	681b      	ldr	r3, [r3, #0]
 8012308:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801230a:	f8a7 30a4 	strh.w	r3, [r7, #164]	; 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 801230e:	687b      	ldr	r3, [r7, #4]
 8012310:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8012312:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 8012316:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	; 0xa4
 801231a:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	; 0xb2
 801231e:	4013      	ands	r3, r2
 8012320:	b29a      	uxth	r2, r3
 8012322:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8012326:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8012328:	687b      	ldr	r3, [r7, #4]
 801232a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 801232c:	1c9a      	adds	r2, r3, #2
 801232e:	687b      	ldr	r3, [r7, #4]
 8012330:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 8012332:	687b      	ldr	r3, [r7, #4]
 8012334:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8012338:	b29b      	uxth	r3, r3
 801233a:	3b01      	subs	r3, #1
 801233c:	b29a      	uxth	r2, r3
 801233e:	687b      	ldr	r3, [r7, #4]
 8012340:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8012344:	687b      	ldr	r3, [r7, #4]
 8012346:	681b      	ldr	r3, [r3, #0]
 8012348:	69db      	ldr	r3, [r3, #28]
 801234a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 801234e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8012352:	f003 0307 	and.w	r3, r3, #7
 8012356:	2b00      	cmp	r3, #0
 8012358:	d053      	beq.n	8012402 <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 801235a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 801235e:	f003 0301 	and.w	r3, r3, #1
 8012362:	2b00      	cmp	r3, #0
 8012364:	d011      	beq.n	801238a <UART_RxISR_16BIT_FIFOEN+0xce>
 8012366:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 801236a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 801236e:	2b00      	cmp	r3, #0
 8012370:	d00b      	beq.n	801238a <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8012372:	687b      	ldr	r3, [r7, #4]
 8012374:	681b      	ldr	r3, [r3, #0]
 8012376:	2201      	movs	r2, #1
 8012378:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 801237a:	687b      	ldr	r3, [r7, #4]
 801237c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8012380:	f043 0201 	orr.w	r2, r3, #1
 8012384:	687b      	ldr	r3, [r7, #4]
 8012386:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 801238a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 801238e:	f003 0302 	and.w	r3, r3, #2
 8012392:	2b00      	cmp	r3, #0
 8012394:	d011      	beq.n	80123ba <UART_RxISR_16BIT_FIFOEN+0xfe>
 8012396:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 801239a:	f003 0301 	and.w	r3, r3, #1
 801239e:	2b00      	cmp	r3, #0
 80123a0:	d00b      	beq.n	80123ba <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80123a2:	687b      	ldr	r3, [r7, #4]
 80123a4:	681b      	ldr	r3, [r3, #0]
 80123a6:	2202      	movs	r2, #2
 80123a8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 80123aa:	687b      	ldr	r3, [r7, #4]
 80123ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80123b0:	f043 0204 	orr.w	r2, r3, #4
 80123b4:	687b      	ldr	r3, [r7, #4]
 80123b6:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80123ba:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80123be:	f003 0304 	and.w	r3, r3, #4
 80123c2:	2b00      	cmp	r3, #0
 80123c4:	d011      	beq.n	80123ea <UART_RxISR_16BIT_FIFOEN+0x12e>
 80123c6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80123ca:	f003 0301 	and.w	r3, r3, #1
 80123ce:	2b00      	cmp	r3, #0
 80123d0:	d00b      	beq.n	80123ea <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80123d2:	687b      	ldr	r3, [r7, #4]
 80123d4:	681b      	ldr	r3, [r3, #0]
 80123d6:	2204      	movs	r2, #4
 80123d8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 80123da:	687b      	ldr	r3, [r7, #4]
 80123dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80123e0:	f043 0202 	orr.w	r2, r3, #2
 80123e4:	687b      	ldr	r3, [r7, #4]
 80123e6:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80123ea:	687b      	ldr	r3, [r7, #4]
 80123ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80123f0:	2b00      	cmp	r3, #0
 80123f2:	d006      	beq.n	8012402 <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80123f4:	6878      	ldr	r0, [r7, #4]
 80123f6:	f7fe fa1d 	bl	8010834 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 80123fa:	687b      	ldr	r3, [r7, #4]
 80123fc:	2200      	movs	r2, #0
 80123fe:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8012402:	687b      	ldr	r3, [r7, #4]
 8012404:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8012408:	b29b      	uxth	r3, r3
 801240a:	2b00      	cmp	r3, #0
 801240c:	f040 80a2 	bne.w	8012554 <UART_RxISR_16BIT_FIFOEN+0x298>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8012410:	687b      	ldr	r3, [r7, #4]
 8012412:	681b      	ldr	r3, [r3, #0]
 8012414:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012416:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8012418:	e853 3f00 	ldrex	r3, [r3]
 801241c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 801241e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8012420:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8012424:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8012428:	687b      	ldr	r3, [r7, #4]
 801242a:	681b      	ldr	r3, [r3, #0]
 801242c:	461a      	mov	r2, r3
 801242e:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8012432:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8012436:	67fa      	str	r2, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012438:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 801243a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 801243e:	e841 2300 	strex	r3, r2, [r1]
 8012442:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8012444:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8012446:	2b00      	cmp	r3, #0
 8012448:	d1e2      	bne.n	8012410 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 801244a:	687b      	ldr	r3, [r7, #4]
 801244c:	681b      	ldr	r3, [r3, #0]
 801244e:	3308      	adds	r3, #8
 8012450:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012452:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8012454:	e853 3f00 	ldrex	r3, [r3]
 8012458:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 801245a:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 801245c:	4b6e      	ldr	r3, [pc, #440]	; (8012618 <UART_RxISR_16BIT_FIFOEN+0x35c>)
 801245e:	4013      	ands	r3, r2
 8012460:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8012464:	687b      	ldr	r3, [r7, #4]
 8012466:	681b      	ldr	r3, [r3, #0]
 8012468:	3308      	adds	r3, #8
 801246a:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 801246e:	66fa      	str	r2, [r7, #108]	; 0x6c
 8012470:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012472:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8012474:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8012476:	e841 2300 	strex	r3, r2, [r1]
 801247a:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 801247c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 801247e:	2b00      	cmp	r3, #0
 8012480:	d1e3      	bne.n	801244a <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8012482:	687b      	ldr	r3, [r7, #4]
 8012484:	2220      	movs	r2, #32
 8012486:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 801248a:	687b      	ldr	r3, [r7, #4]
 801248c:	2200      	movs	r2, #0
 801248e:	675a      	str	r2, [r3, #116]	; 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8012490:	687b      	ldr	r3, [r7, #4]
 8012492:	2200      	movs	r2, #0
 8012494:	671a      	str	r2, [r3, #112]	; 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8012496:	687b      	ldr	r3, [r7, #4]
 8012498:	681b      	ldr	r3, [r3, #0]
 801249a:	4a60      	ldr	r2, [pc, #384]	; (801261c <UART_RxISR_16BIT_FIFOEN+0x360>)
 801249c:	4293      	cmp	r3, r2
 801249e:	d021      	beq.n	80124e4 <UART_RxISR_16BIT_FIFOEN+0x228>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80124a0:	687b      	ldr	r3, [r7, #4]
 80124a2:	681b      	ldr	r3, [r3, #0]
 80124a4:	685b      	ldr	r3, [r3, #4]
 80124a6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80124aa:	2b00      	cmp	r3, #0
 80124ac:	d01a      	beq.n	80124e4 <UART_RxISR_16BIT_FIFOEN+0x228>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80124ae:	687b      	ldr	r3, [r7, #4]
 80124b0:	681b      	ldr	r3, [r3, #0]
 80124b2:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80124b4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80124b6:	e853 3f00 	ldrex	r3, [r3]
 80124ba:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80124bc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80124be:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80124c2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80124c6:	687b      	ldr	r3, [r7, #4]
 80124c8:	681b      	ldr	r3, [r3, #0]
 80124ca:	461a      	mov	r2, r3
 80124cc:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80124d0:	65bb      	str	r3, [r7, #88]	; 0x58
 80124d2:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80124d4:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80124d6:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80124d8:	e841 2300 	strex	r3, r2, [r1]
 80124dc:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80124de:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80124e0:	2b00      	cmp	r3, #0
 80124e2:	d1e4      	bne.n	80124ae <UART_RxISR_16BIT_FIFOEN+0x1f2>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80124e4:	687b      	ldr	r3, [r7, #4]
 80124e6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80124e8:	2b01      	cmp	r3, #1
 80124ea:	d130      	bne.n	801254e <UART_RxISR_16BIT_FIFOEN+0x292>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80124ec:	687b      	ldr	r3, [r7, #4]
 80124ee:	2200      	movs	r2, #0
 80124f0:	66da      	str	r2, [r3, #108]	; 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80124f2:	687b      	ldr	r3, [r7, #4]
 80124f4:	681b      	ldr	r3, [r3, #0]
 80124f6:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80124f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80124fa:	e853 3f00 	ldrex	r3, [r3]
 80124fe:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8012500:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8012502:	f023 0310 	bic.w	r3, r3, #16
 8012506:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 801250a:	687b      	ldr	r3, [r7, #4]
 801250c:	681b      	ldr	r3, [r3, #0]
 801250e:	461a      	mov	r2, r3
 8012510:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8012514:	647b      	str	r3, [r7, #68]	; 0x44
 8012516:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012518:	6c39      	ldr	r1, [r7, #64]	; 0x40
 801251a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 801251c:	e841 2300 	strex	r3, r2, [r1]
 8012520:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8012522:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8012524:	2b00      	cmp	r3, #0
 8012526:	d1e4      	bne.n	80124f2 <UART_RxISR_16BIT_FIFOEN+0x236>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8012528:	687b      	ldr	r3, [r7, #4]
 801252a:	681b      	ldr	r3, [r3, #0]
 801252c:	69db      	ldr	r3, [r3, #28]
 801252e:	f003 0310 	and.w	r3, r3, #16
 8012532:	2b10      	cmp	r3, #16
 8012534:	d103      	bne.n	801253e <UART_RxISR_16BIT_FIFOEN+0x282>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8012536:	687b      	ldr	r3, [r7, #4]
 8012538:	681b      	ldr	r3, [r3, #0]
 801253a:	2210      	movs	r2, #16
 801253c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 801253e:	687b      	ldr	r3, [r7, #4]
 8012540:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8012544:	4619      	mov	r1, r3
 8012546:	6878      	ldr	r0, [r7, #4]
 8012548:	f7fe f97e 	bl	8010848 <HAL_UARTEx_RxEventCallback>
 801254c:	e002      	b.n	8012554 <UART_RxISR_16BIT_FIFOEN+0x298>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 801254e:	6878      	ldr	r0, [r7, #4]
 8012550:	f7ee f87e 	bl	8000650 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8012554:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	; 0xa6
 8012558:	2b00      	cmp	r3, #0
 801255a:	d006      	beq.n	801256a <UART_RxISR_16BIT_FIFOEN+0x2ae>
 801255c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8012560:	f003 0320 	and.w	r3, r3, #32
 8012564:	2b00      	cmp	r3, #0
 8012566:	f47f aecd 	bne.w	8012304 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 801256a:	687b      	ldr	r3, [r7, #4]
 801256c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8012570:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8012574:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 8012578:	2b00      	cmp	r3, #0
 801257a:	d049      	beq.n	8012610 <UART_RxISR_16BIT_FIFOEN+0x354>
 801257c:	687b      	ldr	r3, [r7, #4]
 801257e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8012582:	f8b7 208e 	ldrh.w	r2, [r7, #142]	; 0x8e
 8012586:	429a      	cmp	r2, r3
 8012588:	d242      	bcs.n	8012610 <UART_RxISR_16BIT_FIFOEN+0x354>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 801258a:	687b      	ldr	r3, [r7, #4]
 801258c:	681b      	ldr	r3, [r3, #0]
 801258e:	3308      	adds	r3, #8
 8012590:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012592:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012594:	e853 3f00 	ldrex	r3, [r3]
 8012598:	623b      	str	r3, [r7, #32]
   return(result);
 801259a:	6a3b      	ldr	r3, [r7, #32]
 801259c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80125a0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80125a4:	687b      	ldr	r3, [r7, #4]
 80125a6:	681b      	ldr	r3, [r3, #0]
 80125a8:	3308      	adds	r3, #8
 80125aa:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 80125ae:	633a      	str	r2, [r7, #48]	; 0x30
 80125b0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80125b2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80125b4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80125b6:	e841 2300 	strex	r3, r2, [r1]
 80125ba:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80125bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80125be:	2b00      	cmp	r3, #0
 80125c0:	d1e3      	bne.n	801258a <UART_RxISR_16BIT_FIFOEN+0x2ce>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 80125c2:	687b      	ldr	r3, [r7, #4]
 80125c4:	4a16      	ldr	r2, [pc, #88]	; (8012620 <UART_RxISR_16BIT_FIFOEN+0x364>)
 80125c6:	675a      	str	r2, [r3, #116]	; 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80125c8:	687b      	ldr	r3, [r7, #4]
 80125ca:	681b      	ldr	r3, [r3, #0]
 80125cc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80125ce:	693b      	ldr	r3, [r7, #16]
 80125d0:	e853 3f00 	ldrex	r3, [r3]
 80125d4:	60fb      	str	r3, [r7, #12]
   return(result);
 80125d6:	68fb      	ldr	r3, [r7, #12]
 80125d8:	f043 0320 	orr.w	r3, r3, #32
 80125dc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80125e0:	687b      	ldr	r3, [r7, #4]
 80125e2:	681b      	ldr	r3, [r3, #0]
 80125e4:	461a      	mov	r2, r3
 80125e6:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80125ea:	61fb      	str	r3, [r7, #28]
 80125ec:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80125ee:	69b9      	ldr	r1, [r7, #24]
 80125f0:	69fa      	ldr	r2, [r7, #28]
 80125f2:	e841 2300 	strex	r3, r2, [r1]
 80125f6:	617b      	str	r3, [r7, #20]
   return(result);
 80125f8:	697b      	ldr	r3, [r7, #20]
 80125fa:	2b00      	cmp	r3, #0
 80125fc:	d1e4      	bne.n	80125c8 <UART_RxISR_16BIT_FIFOEN+0x30c>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80125fe:	e007      	b.n	8012610 <UART_RxISR_16BIT_FIFOEN+0x354>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8012600:	687b      	ldr	r3, [r7, #4]
 8012602:	681b      	ldr	r3, [r3, #0]
 8012604:	699a      	ldr	r2, [r3, #24]
 8012606:	687b      	ldr	r3, [r7, #4]
 8012608:	681b      	ldr	r3, [r3, #0]
 801260a:	f042 0208 	orr.w	r2, r2, #8
 801260e:	619a      	str	r2, [r3, #24]
}
 8012610:	bf00      	nop
 8012612:	37b8      	adds	r7, #184	; 0xb8
 8012614:	46bd      	mov	sp, r7
 8012616:	bd80      	pop	{r7, pc}
 8012618:	effffffe 	.word	0xeffffffe
 801261c:	58000c00 	.word	0x58000c00
 8012620:	08011da5 	.word	0x08011da5

08012624 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8012624:	b480      	push	{r7}
 8012626:	b083      	sub	sp, #12
 8012628:	af00      	add	r7, sp, #0
 801262a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 801262c:	bf00      	nop
 801262e:	370c      	adds	r7, #12
 8012630:	46bd      	mov	sp, r7
 8012632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012636:	4770      	bx	lr

08012638 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8012638:	b480      	push	{r7}
 801263a:	b083      	sub	sp, #12
 801263c:	af00      	add	r7, sp, #0
 801263e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8012640:	bf00      	nop
 8012642:	370c      	adds	r7, #12
 8012644:	46bd      	mov	sp, r7
 8012646:	f85d 7b04 	ldr.w	r7, [sp], #4
 801264a:	4770      	bx	lr

0801264c <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 801264c:	b480      	push	{r7}
 801264e:	b083      	sub	sp, #12
 8012650:	af00      	add	r7, sp, #0
 8012652:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8012654:	bf00      	nop
 8012656:	370c      	adds	r7, #12
 8012658:	46bd      	mov	sp, r7
 801265a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801265e:	4770      	bx	lr

08012660 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8012660:	b480      	push	{r7}
 8012662:	b085      	sub	sp, #20
 8012664:	af00      	add	r7, sp, #0
 8012666:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8012668:	687b      	ldr	r3, [r7, #4]
 801266a:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 801266e:	2b01      	cmp	r3, #1
 8012670:	d101      	bne.n	8012676 <HAL_UARTEx_DisableFifoMode+0x16>
 8012672:	2302      	movs	r3, #2
 8012674:	e027      	b.n	80126c6 <HAL_UARTEx_DisableFifoMode+0x66>
 8012676:	687b      	ldr	r3, [r7, #4]
 8012678:	2201      	movs	r2, #1
 801267a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 801267e:	687b      	ldr	r3, [r7, #4]
 8012680:	2224      	movs	r2, #36	; 0x24
 8012682:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8012686:	687b      	ldr	r3, [r7, #4]
 8012688:	681b      	ldr	r3, [r3, #0]
 801268a:	681b      	ldr	r3, [r3, #0]
 801268c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 801268e:	687b      	ldr	r3, [r7, #4]
 8012690:	681b      	ldr	r3, [r3, #0]
 8012692:	681a      	ldr	r2, [r3, #0]
 8012694:	687b      	ldr	r3, [r7, #4]
 8012696:	681b      	ldr	r3, [r3, #0]
 8012698:	f022 0201 	bic.w	r2, r2, #1
 801269c:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 801269e:	68fb      	ldr	r3, [r7, #12]
 80126a0:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 80126a4:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80126a6:	687b      	ldr	r3, [r7, #4]
 80126a8:	2200      	movs	r2, #0
 80126aa:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80126ac:	687b      	ldr	r3, [r7, #4]
 80126ae:	681b      	ldr	r3, [r3, #0]
 80126b0:	68fa      	ldr	r2, [r7, #12]
 80126b2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80126b4:	687b      	ldr	r3, [r7, #4]
 80126b6:	2220      	movs	r2, #32
 80126b8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80126bc:	687b      	ldr	r3, [r7, #4]
 80126be:	2200      	movs	r2, #0
 80126c0:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 80126c4:	2300      	movs	r3, #0
}
 80126c6:	4618      	mov	r0, r3
 80126c8:	3714      	adds	r7, #20
 80126ca:	46bd      	mov	sp, r7
 80126cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80126d0:	4770      	bx	lr

080126d2 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80126d2:	b580      	push	{r7, lr}
 80126d4:	b084      	sub	sp, #16
 80126d6:	af00      	add	r7, sp, #0
 80126d8:	6078      	str	r0, [r7, #4]
 80126da:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80126dc:	687b      	ldr	r3, [r7, #4]
 80126de:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80126e2:	2b01      	cmp	r3, #1
 80126e4:	d101      	bne.n	80126ea <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80126e6:	2302      	movs	r3, #2
 80126e8:	e02d      	b.n	8012746 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80126ea:	687b      	ldr	r3, [r7, #4]
 80126ec:	2201      	movs	r2, #1
 80126ee:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80126f2:	687b      	ldr	r3, [r7, #4]
 80126f4:	2224      	movs	r2, #36	; 0x24
 80126f6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80126fa:	687b      	ldr	r3, [r7, #4]
 80126fc:	681b      	ldr	r3, [r3, #0]
 80126fe:	681b      	ldr	r3, [r3, #0]
 8012700:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8012702:	687b      	ldr	r3, [r7, #4]
 8012704:	681b      	ldr	r3, [r3, #0]
 8012706:	681a      	ldr	r2, [r3, #0]
 8012708:	687b      	ldr	r3, [r7, #4]
 801270a:	681b      	ldr	r3, [r3, #0]
 801270c:	f022 0201 	bic.w	r2, r2, #1
 8012710:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8012712:	687b      	ldr	r3, [r7, #4]
 8012714:	681b      	ldr	r3, [r3, #0]
 8012716:	689b      	ldr	r3, [r3, #8]
 8012718:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 801271c:	687b      	ldr	r3, [r7, #4]
 801271e:	681b      	ldr	r3, [r3, #0]
 8012720:	683a      	ldr	r2, [r7, #0]
 8012722:	430a      	orrs	r2, r1
 8012724:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8012726:	6878      	ldr	r0, [r7, #4]
 8012728:	f000 f850 	bl	80127cc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 801272c:	687b      	ldr	r3, [r7, #4]
 801272e:	681b      	ldr	r3, [r3, #0]
 8012730:	68fa      	ldr	r2, [r7, #12]
 8012732:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8012734:	687b      	ldr	r3, [r7, #4]
 8012736:	2220      	movs	r2, #32
 8012738:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 801273c:	687b      	ldr	r3, [r7, #4]
 801273e:	2200      	movs	r2, #0
 8012740:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8012744:	2300      	movs	r3, #0
}
 8012746:	4618      	mov	r0, r3
 8012748:	3710      	adds	r7, #16
 801274a:	46bd      	mov	sp, r7
 801274c:	bd80      	pop	{r7, pc}

0801274e <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 801274e:	b580      	push	{r7, lr}
 8012750:	b084      	sub	sp, #16
 8012752:	af00      	add	r7, sp, #0
 8012754:	6078      	str	r0, [r7, #4]
 8012756:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8012758:	687b      	ldr	r3, [r7, #4]
 801275a:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 801275e:	2b01      	cmp	r3, #1
 8012760:	d101      	bne.n	8012766 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8012762:	2302      	movs	r3, #2
 8012764:	e02d      	b.n	80127c2 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8012766:	687b      	ldr	r3, [r7, #4]
 8012768:	2201      	movs	r2, #1
 801276a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 801276e:	687b      	ldr	r3, [r7, #4]
 8012770:	2224      	movs	r2, #36	; 0x24
 8012772:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8012776:	687b      	ldr	r3, [r7, #4]
 8012778:	681b      	ldr	r3, [r3, #0]
 801277a:	681b      	ldr	r3, [r3, #0]
 801277c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 801277e:	687b      	ldr	r3, [r7, #4]
 8012780:	681b      	ldr	r3, [r3, #0]
 8012782:	681a      	ldr	r2, [r3, #0]
 8012784:	687b      	ldr	r3, [r7, #4]
 8012786:	681b      	ldr	r3, [r3, #0]
 8012788:	f022 0201 	bic.w	r2, r2, #1
 801278c:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 801278e:	687b      	ldr	r3, [r7, #4]
 8012790:	681b      	ldr	r3, [r3, #0]
 8012792:	689b      	ldr	r3, [r3, #8]
 8012794:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8012798:	687b      	ldr	r3, [r7, #4]
 801279a:	681b      	ldr	r3, [r3, #0]
 801279c:	683a      	ldr	r2, [r7, #0]
 801279e:	430a      	orrs	r2, r1
 80127a0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80127a2:	6878      	ldr	r0, [r7, #4]
 80127a4:	f000 f812 	bl	80127cc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80127a8:	687b      	ldr	r3, [r7, #4]
 80127aa:	681b      	ldr	r3, [r3, #0]
 80127ac:	68fa      	ldr	r2, [r7, #12]
 80127ae:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80127b0:	687b      	ldr	r3, [r7, #4]
 80127b2:	2220      	movs	r2, #32
 80127b4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80127b8:	687b      	ldr	r3, [r7, #4]
 80127ba:	2200      	movs	r2, #0
 80127bc:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 80127c0:	2300      	movs	r3, #0
}
 80127c2:	4618      	mov	r0, r3
 80127c4:	3710      	adds	r7, #16
 80127c6:	46bd      	mov	sp, r7
 80127c8:	bd80      	pop	{r7, pc}
	...

080127cc <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80127cc:	b480      	push	{r7}
 80127ce:	b085      	sub	sp, #20
 80127d0:	af00      	add	r7, sp, #0
 80127d2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80127d4:	687b      	ldr	r3, [r7, #4]
 80127d6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80127d8:	2b00      	cmp	r3, #0
 80127da:	d108      	bne.n	80127ee <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80127dc:	687b      	ldr	r3, [r7, #4]
 80127de:	2201      	movs	r2, #1
 80127e0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 80127e4:	687b      	ldr	r3, [r7, #4]
 80127e6:	2201      	movs	r2, #1
 80127e8:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80127ec:	e031      	b.n	8012852 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80127ee:	2310      	movs	r3, #16
 80127f0:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80127f2:	2310      	movs	r3, #16
 80127f4:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80127f6:	687b      	ldr	r3, [r7, #4]
 80127f8:	681b      	ldr	r3, [r3, #0]
 80127fa:	689b      	ldr	r3, [r3, #8]
 80127fc:	0e5b      	lsrs	r3, r3, #25
 80127fe:	b2db      	uxtb	r3, r3
 8012800:	f003 0307 	and.w	r3, r3, #7
 8012804:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8012806:	687b      	ldr	r3, [r7, #4]
 8012808:	681b      	ldr	r3, [r3, #0]
 801280a:	689b      	ldr	r3, [r3, #8]
 801280c:	0f5b      	lsrs	r3, r3, #29
 801280e:	b2db      	uxtb	r3, r3
 8012810:	f003 0307 	and.w	r3, r3, #7
 8012814:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8012816:	7bbb      	ldrb	r3, [r7, #14]
 8012818:	7b3a      	ldrb	r2, [r7, #12]
 801281a:	4911      	ldr	r1, [pc, #68]	; (8012860 <UARTEx_SetNbDataToProcess+0x94>)
 801281c:	5c8a      	ldrb	r2, [r1, r2]
 801281e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8012822:	7b3a      	ldrb	r2, [r7, #12]
 8012824:	490f      	ldr	r1, [pc, #60]	; (8012864 <UARTEx_SetNbDataToProcess+0x98>)
 8012826:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8012828:	fb93 f3f2 	sdiv	r3, r3, r2
 801282c:	b29a      	uxth	r2, r3
 801282e:	687b      	ldr	r3, [r7, #4]
 8012830:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8012834:	7bfb      	ldrb	r3, [r7, #15]
 8012836:	7b7a      	ldrb	r2, [r7, #13]
 8012838:	4909      	ldr	r1, [pc, #36]	; (8012860 <UARTEx_SetNbDataToProcess+0x94>)
 801283a:	5c8a      	ldrb	r2, [r1, r2]
 801283c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8012840:	7b7a      	ldrb	r2, [r7, #13]
 8012842:	4908      	ldr	r1, [pc, #32]	; (8012864 <UARTEx_SetNbDataToProcess+0x98>)
 8012844:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8012846:	fb93 f3f2 	sdiv	r3, r3, r2
 801284a:	b29a      	uxth	r2, r3
 801284c:	687b      	ldr	r3, [r7, #4]
 801284e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8012852:	bf00      	nop
 8012854:	3714      	adds	r7, #20
 8012856:	46bd      	mov	sp, r7
 8012858:	f85d 7b04 	ldr.w	r7, [sp], #4
 801285c:	4770      	bx	lr
 801285e:	bf00      	nop
 8012860:	08016fd0 	.word	0x08016fd0
 8012864:	08016fd8 	.word	0x08016fd8

08012868 <__NVIC_SetPriority>:
{
 8012868:	b480      	push	{r7}
 801286a:	b083      	sub	sp, #12
 801286c:	af00      	add	r7, sp, #0
 801286e:	4603      	mov	r3, r0
 8012870:	6039      	str	r1, [r7, #0]
 8012872:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8012874:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8012878:	2b00      	cmp	r3, #0
 801287a:	db0a      	blt.n	8012892 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 801287c:	683b      	ldr	r3, [r7, #0]
 801287e:	b2da      	uxtb	r2, r3
 8012880:	490c      	ldr	r1, [pc, #48]	; (80128b4 <__NVIC_SetPriority+0x4c>)
 8012882:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8012886:	0112      	lsls	r2, r2, #4
 8012888:	b2d2      	uxtb	r2, r2
 801288a:	440b      	add	r3, r1
 801288c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8012890:	e00a      	b.n	80128a8 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8012892:	683b      	ldr	r3, [r7, #0]
 8012894:	b2da      	uxtb	r2, r3
 8012896:	4908      	ldr	r1, [pc, #32]	; (80128b8 <__NVIC_SetPriority+0x50>)
 8012898:	88fb      	ldrh	r3, [r7, #6]
 801289a:	f003 030f 	and.w	r3, r3, #15
 801289e:	3b04      	subs	r3, #4
 80128a0:	0112      	lsls	r2, r2, #4
 80128a2:	b2d2      	uxtb	r2, r2
 80128a4:	440b      	add	r3, r1
 80128a6:	761a      	strb	r2, [r3, #24]
}
 80128a8:	bf00      	nop
 80128aa:	370c      	adds	r7, #12
 80128ac:	46bd      	mov	sp, r7
 80128ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80128b2:	4770      	bx	lr
 80128b4:	e000e100 	.word	0xe000e100
 80128b8:	e000ed00 	.word	0xe000ed00

080128bc <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80128bc:	b580      	push	{r7, lr}
 80128be:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 80128c0:	4b05      	ldr	r3, [pc, #20]	; (80128d8 <SysTick_Handler+0x1c>)
 80128c2:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80128c4:	f002 fbba 	bl	801503c <xTaskGetSchedulerState>
 80128c8:	4603      	mov	r3, r0
 80128ca:	2b01      	cmp	r3, #1
 80128cc:	d001      	beq.n	80128d2 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 80128ce:	f003 f9db 	bl	8015c88 <xPortSysTickHandler>
  }
}
 80128d2:	bf00      	nop
 80128d4:	bd80      	pop	{r7, pc}
 80128d6:	bf00      	nop
 80128d8:	e000e010 	.word	0xe000e010

080128dc <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80128dc:	b580      	push	{r7, lr}
 80128de:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 80128e0:	2100      	movs	r1, #0
 80128e2:	f06f 0004 	mvn.w	r0, #4
 80128e6:	f7ff ffbf 	bl	8012868 <__NVIC_SetPriority>
#endif
}
 80128ea:	bf00      	nop
 80128ec:	bd80      	pop	{r7, pc}
	...

080128f0 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80128f0:	b480      	push	{r7}
 80128f2:	b083      	sub	sp, #12
 80128f4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80128f6:	f3ef 8305 	mrs	r3, IPSR
 80128fa:	603b      	str	r3, [r7, #0]
  return(result);
 80128fc:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80128fe:	2b00      	cmp	r3, #0
 8012900:	d003      	beq.n	801290a <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8012902:	f06f 0305 	mvn.w	r3, #5
 8012906:	607b      	str	r3, [r7, #4]
 8012908:	e00c      	b.n	8012924 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 801290a:	4b0a      	ldr	r3, [pc, #40]	; (8012934 <osKernelInitialize+0x44>)
 801290c:	681b      	ldr	r3, [r3, #0]
 801290e:	2b00      	cmp	r3, #0
 8012910:	d105      	bne.n	801291e <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8012912:	4b08      	ldr	r3, [pc, #32]	; (8012934 <osKernelInitialize+0x44>)
 8012914:	2201      	movs	r2, #1
 8012916:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8012918:	2300      	movs	r3, #0
 801291a:	607b      	str	r3, [r7, #4]
 801291c:	e002      	b.n	8012924 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 801291e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8012922:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8012924:	687b      	ldr	r3, [r7, #4]
}
 8012926:	4618      	mov	r0, r3
 8012928:	370c      	adds	r7, #12
 801292a:	46bd      	mov	sp, r7
 801292c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012930:	4770      	bx	lr
 8012932:	bf00      	nop
 8012934:	240010cc 	.word	0x240010cc

08012938 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8012938:	b580      	push	{r7, lr}
 801293a:	b082      	sub	sp, #8
 801293c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 801293e:	f3ef 8305 	mrs	r3, IPSR
 8012942:	603b      	str	r3, [r7, #0]
  return(result);
 8012944:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8012946:	2b00      	cmp	r3, #0
 8012948:	d003      	beq.n	8012952 <osKernelStart+0x1a>
    stat = osErrorISR;
 801294a:	f06f 0305 	mvn.w	r3, #5
 801294e:	607b      	str	r3, [r7, #4]
 8012950:	e010      	b.n	8012974 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8012952:	4b0b      	ldr	r3, [pc, #44]	; (8012980 <osKernelStart+0x48>)
 8012954:	681b      	ldr	r3, [r3, #0]
 8012956:	2b01      	cmp	r3, #1
 8012958:	d109      	bne.n	801296e <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 801295a:	f7ff ffbf 	bl	80128dc <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 801295e:	4b08      	ldr	r3, [pc, #32]	; (8012980 <osKernelStart+0x48>)
 8012960:	2202      	movs	r2, #2
 8012962:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8012964:	f001 fe84 	bl	8014670 <vTaskStartScheduler>
      stat = osOK;
 8012968:	2300      	movs	r3, #0
 801296a:	607b      	str	r3, [r7, #4]
 801296c:	e002      	b.n	8012974 <osKernelStart+0x3c>
    } else {
      stat = osError;
 801296e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8012972:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8012974:	687b      	ldr	r3, [r7, #4]
}
 8012976:	4618      	mov	r0, r3
 8012978:	3708      	adds	r7, #8
 801297a:	46bd      	mov	sp, r7
 801297c:	bd80      	pop	{r7, pc}
 801297e:	bf00      	nop
 8012980:	240010cc 	.word	0x240010cc

08012984 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8012984:	b580      	push	{r7, lr}
 8012986:	b08e      	sub	sp, #56	; 0x38
 8012988:	af04      	add	r7, sp, #16
 801298a:	60f8      	str	r0, [r7, #12]
 801298c:	60b9      	str	r1, [r7, #8]
 801298e:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8012990:	2300      	movs	r3, #0
 8012992:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8012994:	f3ef 8305 	mrs	r3, IPSR
 8012998:	617b      	str	r3, [r7, #20]
  return(result);
 801299a:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 801299c:	2b00      	cmp	r3, #0
 801299e:	d17e      	bne.n	8012a9e <osThreadNew+0x11a>
 80129a0:	68fb      	ldr	r3, [r7, #12]
 80129a2:	2b00      	cmp	r3, #0
 80129a4:	d07b      	beq.n	8012a9e <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 80129a6:	2380      	movs	r3, #128	; 0x80
 80129a8:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 80129aa:	2318      	movs	r3, #24
 80129ac:	61fb      	str	r3, [r7, #28]

    name = NULL;
 80129ae:	2300      	movs	r3, #0
 80129b0:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 80129b2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80129b6:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80129b8:	687b      	ldr	r3, [r7, #4]
 80129ba:	2b00      	cmp	r3, #0
 80129bc:	d045      	beq.n	8012a4a <osThreadNew+0xc6>
      if (attr->name != NULL) {
 80129be:	687b      	ldr	r3, [r7, #4]
 80129c0:	681b      	ldr	r3, [r3, #0]
 80129c2:	2b00      	cmp	r3, #0
 80129c4:	d002      	beq.n	80129cc <osThreadNew+0x48>
        name = attr->name;
 80129c6:	687b      	ldr	r3, [r7, #4]
 80129c8:	681b      	ldr	r3, [r3, #0]
 80129ca:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 80129cc:	687b      	ldr	r3, [r7, #4]
 80129ce:	699b      	ldr	r3, [r3, #24]
 80129d0:	2b00      	cmp	r3, #0
 80129d2:	d002      	beq.n	80129da <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 80129d4:	687b      	ldr	r3, [r7, #4]
 80129d6:	699b      	ldr	r3, [r3, #24]
 80129d8:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80129da:	69fb      	ldr	r3, [r7, #28]
 80129dc:	2b00      	cmp	r3, #0
 80129de:	d008      	beq.n	80129f2 <osThreadNew+0x6e>
 80129e0:	69fb      	ldr	r3, [r7, #28]
 80129e2:	2b38      	cmp	r3, #56	; 0x38
 80129e4:	d805      	bhi.n	80129f2 <osThreadNew+0x6e>
 80129e6:	687b      	ldr	r3, [r7, #4]
 80129e8:	685b      	ldr	r3, [r3, #4]
 80129ea:	f003 0301 	and.w	r3, r3, #1
 80129ee:	2b00      	cmp	r3, #0
 80129f0:	d001      	beq.n	80129f6 <osThreadNew+0x72>
        return (NULL);
 80129f2:	2300      	movs	r3, #0
 80129f4:	e054      	b.n	8012aa0 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 80129f6:	687b      	ldr	r3, [r7, #4]
 80129f8:	695b      	ldr	r3, [r3, #20]
 80129fa:	2b00      	cmp	r3, #0
 80129fc:	d003      	beq.n	8012a06 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80129fe:	687b      	ldr	r3, [r7, #4]
 8012a00:	695b      	ldr	r3, [r3, #20]
 8012a02:	089b      	lsrs	r3, r3, #2
 8012a04:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8012a06:	687b      	ldr	r3, [r7, #4]
 8012a08:	689b      	ldr	r3, [r3, #8]
 8012a0a:	2b00      	cmp	r3, #0
 8012a0c:	d00e      	beq.n	8012a2c <osThreadNew+0xa8>
 8012a0e:	687b      	ldr	r3, [r7, #4]
 8012a10:	68db      	ldr	r3, [r3, #12]
 8012a12:	2b5b      	cmp	r3, #91	; 0x5b
 8012a14:	d90a      	bls.n	8012a2c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8012a16:	687b      	ldr	r3, [r7, #4]
 8012a18:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8012a1a:	2b00      	cmp	r3, #0
 8012a1c:	d006      	beq.n	8012a2c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8012a1e:	687b      	ldr	r3, [r7, #4]
 8012a20:	695b      	ldr	r3, [r3, #20]
 8012a22:	2b00      	cmp	r3, #0
 8012a24:	d002      	beq.n	8012a2c <osThreadNew+0xa8>
        mem = 1;
 8012a26:	2301      	movs	r3, #1
 8012a28:	61bb      	str	r3, [r7, #24]
 8012a2a:	e010      	b.n	8012a4e <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8012a2c:	687b      	ldr	r3, [r7, #4]
 8012a2e:	689b      	ldr	r3, [r3, #8]
 8012a30:	2b00      	cmp	r3, #0
 8012a32:	d10c      	bne.n	8012a4e <osThreadNew+0xca>
 8012a34:	687b      	ldr	r3, [r7, #4]
 8012a36:	68db      	ldr	r3, [r3, #12]
 8012a38:	2b00      	cmp	r3, #0
 8012a3a:	d108      	bne.n	8012a4e <osThreadNew+0xca>
 8012a3c:	687b      	ldr	r3, [r7, #4]
 8012a3e:	691b      	ldr	r3, [r3, #16]
 8012a40:	2b00      	cmp	r3, #0
 8012a42:	d104      	bne.n	8012a4e <osThreadNew+0xca>
          mem = 0;
 8012a44:	2300      	movs	r3, #0
 8012a46:	61bb      	str	r3, [r7, #24]
 8012a48:	e001      	b.n	8012a4e <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8012a4a:	2300      	movs	r3, #0
 8012a4c:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8012a4e:	69bb      	ldr	r3, [r7, #24]
 8012a50:	2b01      	cmp	r3, #1
 8012a52:	d110      	bne.n	8012a76 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8012a54:	687b      	ldr	r3, [r7, #4]
 8012a56:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8012a58:	687a      	ldr	r2, [r7, #4]
 8012a5a:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8012a5c:	9202      	str	r2, [sp, #8]
 8012a5e:	9301      	str	r3, [sp, #4]
 8012a60:	69fb      	ldr	r3, [r7, #28]
 8012a62:	9300      	str	r3, [sp, #0]
 8012a64:	68bb      	ldr	r3, [r7, #8]
 8012a66:	6a3a      	ldr	r2, [r7, #32]
 8012a68:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8012a6a:	68f8      	ldr	r0, [r7, #12]
 8012a6c:	f001 fb10 	bl	8014090 <xTaskCreateStatic>
 8012a70:	4603      	mov	r3, r0
 8012a72:	613b      	str	r3, [r7, #16]
 8012a74:	e013      	b.n	8012a9e <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8012a76:	69bb      	ldr	r3, [r7, #24]
 8012a78:	2b00      	cmp	r3, #0
 8012a7a:	d110      	bne.n	8012a9e <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8012a7c:	6a3b      	ldr	r3, [r7, #32]
 8012a7e:	b29a      	uxth	r2, r3
 8012a80:	f107 0310 	add.w	r3, r7, #16
 8012a84:	9301      	str	r3, [sp, #4]
 8012a86:	69fb      	ldr	r3, [r7, #28]
 8012a88:	9300      	str	r3, [sp, #0]
 8012a8a:	68bb      	ldr	r3, [r7, #8]
 8012a8c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8012a8e:	68f8      	ldr	r0, [r7, #12]
 8012a90:	f001 fb5b 	bl	801414a <xTaskCreate>
 8012a94:	4603      	mov	r3, r0
 8012a96:	2b01      	cmp	r3, #1
 8012a98:	d001      	beq.n	8012a9e <osThreadNew+0x11a>
            hTask = NULL;
 8012a9a:	2300      	movs	r3, #0
 8012a9c:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8012a9e:	693b      	ldr	r3, [r7, #16]
}
 8012aa0:	4618      	mov	r0, r3
 8012aa2:	3728      	adds	r7, #40	; 0x28
 8012aa4:	46bd      	mov	sp, r7
 8012aa6:	bd80      	pop	{r7, pc}

08012aa8 <osThreadYield>:
  }

  return (prio);
}

osStatus_t osThreadYield (void) {
 8012aa8:	b480      	push	{r7}
 8012aaa:	b083      	sub	sp, #12
 8012aac:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8012aae:	f3ef 8305 	mrs	r3, IPSR
 8012ab2:	603b      	str	r3, [r7, #0]
  return(result);
 8012ab4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8012ab6:	2b00      	cmp	r3, #0
 8012ab8:	d003      	beq.n	8012ac2 <osThreadYield+0x1a>
    stat = osErrorISR;
 8012aba:	f06f 0305 	mvn.w	r3, #5
 8012abe:	607b      	str	r3, [r7, #4]
 8012ac0:	e009      	b.n	8012ad6 <osThreadYield+0x2e>
  } else {
    stat = osOK;
 8012ac2:	2300      	movs	r3, #0
 8012ac4:	607b      	str	r3, [r7, #4]
    taskYIELD();
 8012ac6:	4b07      	ldr	r3, [pc, #28]	; (8012ae4 <osThreadYield+0x3c>)
 8012ac8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8012acc:	601a      	str	r2, [r3, #0]
 8012ace:	f3bf 8f4f 	dsb	sy
 8012ad2:	f3bf 8f6f 	isb	sy
  }

  return (stat);
 8012ad6:	687b      	ldr	r3, [r7, #4]
}
 8012ad8:	4618      	mov	r0, r3
 8012ada:	370c      	adds	r7, #12
 8012adc:	46bd      	mov	sp, r7
 8012ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012ae2:	4770      	bx	lr
 8012ae4:	e000ed04 	.word	0xe000ed04

08012ae8 <osThreadSuspend>:

#if (configUSE_OS2_THREAD_SUSPEND_RESUME == 1)
osStatus_t osThreadSuspend (osThreadId_t thread_id) {
 8012ae8:	b580      	push	{r7, lr}
 8012aea:	b086      	sub	sp, #24
 8012aec:	af00      	add	r7, sp, #0
 8012aee:	6078      	str	r0, [r7, #4]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 8012af0:	687b      	ldr	r3, [r7, #4]
 8012af2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8012af4:	f3ef 8305 	mrs	r3, IPSR
 8012af8:	60fb      	str	r3, [r7, #12]
  return(result);
 8012afa:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

  if (IS_IRQ()) {
 8012afc:	2b00      	cmp	r3, #0
 8012afe:	d003      	beq.n	8012b08 <osThreadSuspend+0x20>
    stat = osErrorISR;
 8012b00:	f06f 0305 	mvn.w	r3, #5
 8012b04:	617b      	str	r3, [r7, #20]
 8012b06:	e00b      	b.n	8012b20 <osThreadSuspend+0x38>
  }
  else if (hTask == NULL) {
 8012b08:	693b      	ldr	r3, [r7, #16]
 8012b0a:	2b00      	cmp	r3, #0
 8012b0c:	d103      	bne.n	8012b16 <osThreadSuspend+0x2e>
    stat = osErrorParameter;
 8012b0e:	f06f 0303 	mvn.w	r3, #3
 8012b12:	617b      	str	r3, [r7, #20]
 8012b14:	e004      	b.n	8012b20 <osThreadSuspend+0x38>
  }
  else {
    stat = osOK;
 8012b16:	2300      	movs	r3, #0
 8012b18:	617b      	str	r3, [r7, #20]
    vTaskSuspend (hTask);
 8012b1a:	6938      	ldr	r0, [r7, #16]
 8012b1c:	f001 fc8e 	bl	801443c <vTaskSuspend>
  }

  return (stat);
 8012b20:	697b      	ldr	r3, [r7, #20]
}
 8012b22:	4618      	mov	r0, r3
 8012b24:	3718      	adds	r7, #24
 8012b26:	46bd      	mov	sp, r7
 8012b28:	bd80      	pop	{r7, pc}

08012b2a <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8012b2a:	b580      	push	{r7, lr}
 8012b2c:	b084      	sub	sp, #16
 8012b2e:	af00      	add	r7, sp, #0
 8012b30:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8012b32:	f3ef 8305 	mrs	r3, IPSR
 8012b36:	60bb      	str	r3, [r7, #8]
  return(result);
 8012b38:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8012b3a:	2b00      	cmp	r3, #0
 8012b3c:	d003      	beq.n	8012b46 <osDelay+0x1c>
    stat = osErrorISR;
 8012b3e:	f06f 0305 	mvn.w	r3, #5
 8012b42:	60fb      	str	r3, [r7, #12]
 8012b44:	e007      	b.n	8012b56 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8012b46:	2300      	movs	r3, #0
 8012b48:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8012b4a:	687b      	ldr	r3, [r7, #4]
 8012b4c:	2b00      	cmp	r3, #0
 8012b4e:	d002      	beq.n	8012b56 <osDelay+0x2c>
      vTaskDelay(ticks);
 8012b50:	6878      	ldr	r0, [r7, #4]
 8012b52:	f001 fc3f 	bl	80143d4 <vTaskDelay>
    }
  }

  return (stat);
 8012b56:	68fb      	ldr	r3, [r7, #12]
}
 8012b58:	4618      	mov	r0, r3
 8012b5a:	3710      	adds	r7, #16
 8012b5c:	46bd      	mov	sp, r7
 8012b5e:	bd80      	pop	{r7, pc}

08012b60 <osEventFlagsNew>:
}
#endif /* (configUSE_OS2_TIMER == 1) */

/*---------------------------------------------------------------------------*/

osEventFlagsId_t osEventFlagsNew (const osEventFlagsAttr_t *attr) {
 8012b60:	b580      	push	{r7, lr}
 8012b62:	b086      	sub	sp, #24
 8012b64:	af00      	add	r7, sp, #0
 8012b66:	6078      	str	r0, [r7, #4]
  EventGroupHandle_t hEventGroup;
  int32_t mem;

  hEventGroup = NULL;
 8012b68:	2300      	movs	r3, #0
 8012b6a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8012b6c:	f3ef 8305 	mrs	r3, IPSR
 8012b70:	60fb      	str	r3, [r7, #12]
  return(result);
 8012b72:	68fb      	ldr	r3, [r7, #12]

  if (!IS_IRQ()) {
 8012b74:	2b00      	cmp	r3, #0
 8012b76:	d12d      	bne.n	8012bd4 <osEventFlagsNew+0x74>
    mem = -1;
 8012b78:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8012b7c:	613b      	str	r3, [r7, #16]

    if (attr != NULL) {
 8012b7e:	687b      	ldr	r3, [r7, #4]
 8012b80:	2b00      	cmp	r3, #0
 8012b82:	d015      	beq.n	8012bb0 <osEventFlagsNew+0x50>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticEventGroup_t))) {
 8012b84:	687b      	ldr	r3, [r7, #4]
 8012b86:	689b      	ldr	r3, [r3, #8]
 8012b88:	2b00      	cmp	r3, #0
 8012b8a:	d006      	beq.n	8012b9a <osEventFlagsNew+0x3a>
 8012b8c:	687b      	ldr	r3, [r7, #4]
 8012b8e:	68db      	ldr	r3, [r3, #12]
 8012b90:	2b1f      	cmp	r3, #31
 8012b92:	d902      	bls.n	8012b9a <osEventFlagsNew+0x3a>
        mem = 1;
 8012b94:	2301      	movs	r3, #1
 8012b96:	613b      	str	r3, [r7, #16]
 8012b98:	e00c      	b.n	8012bb4 <osEventFlagsNew+0x54>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8012b9a:	687b      	ldr	r3, [r7, #4]
 8012b9c:	689b      	ldr	r3, [r3, #8]
 8012b9e:	2b00      	cmp	r3, #0
 8012ba0:	d108      	bne.n	8012bb4 <osEventFlagsNew+0x54>
 8012ba2:	687b      	ldr	r3, [r7, #4]
 8012ba4:	68db      	ldr	r3, [r3, #12]
 8012ba6:	2b00      	cmp	r3, #0
 8012ba8:	d104      	bne.n	8012bb4 <osEventFlagsNew+0x54>
          mem = 0;
 8012baa:	2300      	movs	r3, #0
 8012bac:	613b      	str	r3, [r7, #16]
 8012bae:	e001      	b.n	8012bb4 <osEventFlagsNew+0x54>
        }
      }
    }
    else {
      mem = 0;
 8012bb0:	2300      	movs	r3, #0
 8012bb2:	613b      	str	r3, [r7, #16]
    }

    if (mem == 1) {
 8012bb4:	693b      	ldr	r3, [r7, #16]
 8012bb6:	2b01      	cmp	r3, #1
 8012bb8:	d106      	bne.n	8012bc8 <osEventFlagsNew+0x68>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
      hEventGroup = xEventGroupCreateStatic (attr->cb_mem);
 8012bba:	687b      	ldr	r3, [r7, #4]
 8012bbc:	689b      	ldr	r3, [r3, #8]
 8012bbe:	4618      	mov	r0, r3
 8012bc0:	f000 fa1e 	bl	8013000 <xEventGroupCreateStatic>
 8012bc4:	6178      	str	r0, [r7, #20]
 8012bc6:	e005      	b.n	8012bd4 <osEventFlagsNew+0x74>
      #endif
    }
    else {
      if (mem == 0) {
 8012bc8:	693b      	ldr	r3, [r7, #16]
 8012bca:	2b00      	cmp	r3, #0
 8012bcc:	d102      	bne.n	8012bd4 <osEventFlagsNew+0x74>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hEventGroup = xEventGroupCreate();
 8012bce:	f000 fa4e 	bl	801306e <xEventGroupCreate>
 8012bd2:	6178      	str	r0, [r7, #20]
        #endif
      }
    }
  }

  return ((osEventFlagsId_t)hEventGroup);
 8012bd4:	697b      	ldr	r3, [r7, #20]
}
 8012bd6:	4618      	mov	r0, r3
 8012bd8:	3718      	adds	r7, #24
 8012bda:	46bd      	mov	sp, r7
 8012bdc:	bd80      	pop	{r7, pc}
	...

08012be0 <osEventFlagsSet>:

uint32_t osEventFlagsSet (osEventFlagsId_t ef_id, uint32_t flags) {
 8012be0:	b580      	push	{r7, lr}
 8012be2:	b086      	sub	sp, #24
 8012be4:	af00      	add	r7, sp, #0
 8012be6:	6078      	str	r0, [r7, #4]
 8012be8:	6039      	str	r1, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 8012bea:	687b      	ldr	r3, [r7, #4]
 8012bec:	613b      	str	r3, [r7, #16]
  uint32_t rflags;
  BaseType_t yield;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 8012bee:	693b      	ldr	r3, [r7, #16]
 8012bf0:	2b00      	cmp	r3, #0
 8012bf2:	d004      	beq.n	8012bfe <osEventFlagsSet+0x1e>
 8012bf4:	683b      	ldr	r3, [r7, #0]
 8012bf6:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8012bfa:	2b00      	cmp	r3, #0
 8012bfc:	d003      	beq.n	8012c06 <osEventFlagsSet+0x26>
    rflags = (uint32_t)osErrorParameter;
 8012bfe:	f06f 0303 	mvn.w	r3, #3
 8012c02:	617b      	str	r3, [r7, #20]
 8012c04:	e028      	b.n	8012c58 <osEventFlagsSet+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8012c06:	f3ef 8305 	mrs	r3, IPSR
 8012c0a:	60fb      	str	r3, [r7, #12]
  return(result);
 8012c0c:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8012c0e:	2b00      	cmp	r3, #0
 8012c10:	d01d      	beq.n	8012c4e <osEventFlagsSet+0x6e>
  #if (configUSE_OS2_EVENTFLAGS_FROM_ISR == 0)
    (void)yield;
    /* Enable timers and xTimerPendFunctionCall function to support osEventFlagsSet from ISR */
    rflags = (uint32_t)osErrorResource;
  #else
    yield = pdFALSE;
 8012c12:	2300      	movs	r3, #0
 8012c14:	60bb      	str	r3, [r7, #8]

    if (xEventGroupSetBitsFromISR (hEventGroup, (EventBits_t)flags, &yield) == pdFAIL) {
 8012c16:	f107 0308 	add.w	r3, r7, #8
 8012c1a:	461a      	mov	r2, r3
 8012c1c:	6839      	ldr	r1, [r7, #0]
 8012c1e:	6938      	ldr	r0, [r7, #16]
 8012c20:	f000 fbc8 	bl	80133b4 <xEventGroupSetBitsFromISR>
 8012c24:	4603      	mov	r3, r0
 8012c26:	2b00      	cmp	r3, #0
 8012c28:	d103      	bne.n	8012c32 <osEventFlagsSet+0x52>
      rflags = (uint32_t)osErrorResource;
 8012c2a:	f06f 0302 	mvn.w	r3, #2
 8012c2e:	617b      	str	r3, [r7, #20]
 8012c30:	e012      	b.n	8012c58 <osEventFlagsSet+0x78>
    } else {
      rflags = flags;
 8012c32:	683b      	ldr	r3, [r7, #0]
 8012c34:	617b      	str	r3, [r7, #20]
      portYIELD_FROM_ISR (yield);
 8012c36:	68bb      	ldr	r3, [r7, #8]
 8012c38:	2b00      	cmp	r3, #0
 8012c3a:	d00d      	beq.n	8012c58 <osEventFlagsSet+0x78>
 8012c3c:	4b09      	ldr	r3, [pc, #36]	; (8012c64 <osEventFlagsSet+0x84>)
 8012c3e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8012c42:	601a      	str	r2, [r3, #0]
 8012c44:	f3bf 8f4f 	dsb	sy
 8012c48:	f3bf 8f6f 	isb	sy
 8012c4c:	e004      	b.n	8012c58 <osEventFlagsSet+0x78>
    }
  #endif
  }
  else {
    rflags = xEventGroupSetBits (hEventGroup, (EventBits_t)flags);
 8012c4e:	6839      	ldr	r1, [r7, #0]
 8012c50:	6938      	ldr	r0, [r7, #16]
 8012c52:	f000 faf5 	bl	8013240 <xEventGroupSetBits>
 8012c56:	6178      	str	r0, [r7, #20]
  }

  return (rflags);
 8012c58:	697b      	ldr	r3, [r7, #20]
}
 8012c5a:	4618      	mov	r0, r3
 8012c5c:	3718      	adds	r7, #24
 8012c5e:	46bd      	mov	sp, r7
 8012c60:	bd80      	pop	{r7, pc}
 8012c62:	bf00      	nop
 8012c64:	e000ed04 	.word	0xe000ed04

08012c68 <osEventFlagsWait>:
  }

  return (rflags);
}

uint32_t osEventFlagsWait (osEventFlagsId_t ef_id, uint32_t flags, uint32_t options, uint32_t timeout) {
 8012c68:	b580      	push	{r7, lr}
 8012c6a:	b08c      	sub	sp, #48	; 0x30
 8012c6c:	af02      	add	r7, sp, #8
 8012c6e:	60f8      	str	r0, [r7, #12]
 8012c70:	60b9      	str	r1, [r7, #8]
 8012c72:	607a      	str	r2, [r7, #4]
 8012c74:	603b      	str	r3, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 8012c76:	68fb      	ldr	r3, [r7, #12]
 8012c78:	61bb      	str	r3, [r7, #24]
  BaseType_t wait_all;
  BaseType_t exit_clr;
  uint32_t rflags;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 8012c7a:	69bb      	ldr	r3, [r7, #24]
 8012c7c:	2b00      	cmp	r3, #0
 8012c7e:	d004      	beq.n	8012c8a <osEventFlagsWait+0x22>
 8012c80:	68bb      	ldr	r3, [r7, #8]
 8012c82:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8012c86:	2b00      	cmp	r3, #0
 8012c88:	d003      	beq.n	8012c92 <osEventFlagsWait+0x2a>
    rflags = (uint32_t)osErrorParameter;
 8012c8a:	f06f 0303 	mvn.w	r3, #3
 8012c8e:	61fb      	str	r3, [r7, #28]
 8012c90:	e04b      	b.n	8012d2a <osEventFlagsWait+0xc2>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8012c92:	f3ef 8305 	mrs	r3, IPSR
 8012c96:	617b      	str	r3, [r7, #20]
  return(result);
 8012c98:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 8012c9a:	2b00      	cmp	r3, #0
 8012c9c:	d003      	beq.n	8012ca6 <osEventFlagsWait+0x3e>
    rflags = (uint32_t)osErrorISR;
 8012c9e:	f06f 0305 	mvn.w	r3, #5
 8012ca2:	61fb      	str	r3, [r7, #28]
 8012ca4:	e041      	b.n	8012d2a <osEventFlagsWait+0xc2>
  }
  else {
    if (options & osFlagsWaitAll) {
 8012ca6:	687b      	ldr	r3, [r7, #4]
 8012ca8:	f003 0301 	and.w	r3, r3, #1
 8012cac:	2b00      	cmp	r3, #0
 8012cae:	d002      	beq.n	8012cb6 <osEventFlagsWait+0x4e>
      wait_all = pdTRUE;
 8012cb0:	2301      	movs	r3, #1
 8012cb2:	627b      	str	r3, [r7, #36]	; 0x24
 8012cb4:	e001      	b.n	8012cba <osEventFlagsWait+0x52>
    } else {
      wait_all = pdFAIL;
 8012cb6:	2300      	movs	r3, #0
 8012cb8:	627b      	str	r3, [r7, #36]	; 0x24
    }

    if (options & osFlagsNoClear) {
 8012cba:	687b      	ldr	r3, [r7, #4]
 8012cbc:	f003 0302 	and.w	r3, r3, #2
 8012cc0:	2b00      	cmp	r3, #0
 8012cc2:	d002      	beq.n	8012cca <osEventFlagsWait+0x62>
      exit_clr = pdFAIL;
 8012cc4:	2300      	movs	r3, #0
 8012cc6:	623b      	str	r3, [r7, #32]
 8012cc8:	e001      	b.n	8012cce <osEventFlagsWait+0x66>
    } else {
      exit_clr = pdTRUE;
 8012cca:	2301      	movs	r3, #1
 8012ccc:	623b      	str	r3, [r7, #32]
    }

    rflags = xEventGroupWaitBits (hEventGroup, (EventBits_t)flags, exit_clr, wait_all, (TickType_t)timeout);
 8012cce:	683b      	ldr	r3, [r7, #0]
 8012cd0:	9300      	str	r3, [sp, #0]
 8012cd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012cd4:	6a3a      	ldr	r2, [r7, #32]
 8012cd6:	68b9      	ldr	r1, [r7, #8]
 8012cd8:	69b8      	ldr	r0, [r7, #24]
 8012cda:	f000 f9e3 	bl	80130a4 <xEventGroupWaitBits>
 8012cde:	61f8      	str	r0, [r7, #28]

    if (options & osFlagsWaitAll) {
 8012ce0:	687b      	ldr	r3, [r7, #4]
 8012ce2:	f003 0301 	and.w	r3, r3, #1
 8012ce6:	2b00      	cmp	r3, #0
 8012ce8:	d010      	beq.n	8012d0c <osEventFlagsWait+0xa4>
      if ((flags & rflags) != flags) {
 8012cea:	68ba      	ldr	r2, [r7, #8]
 8012cec:	69fb      	ldr	r3, [r7, #28]
 8012cee:	4013      	ands	r3, r2
 8012cf0:	68ba      	ldr	r2, [r7, #8]
 8012cf2:	429a      	cmp	r2, r3
 8012cf4:	d019      	beq.n	8012d2a <osEventFlagsWait+0xc2>
        if (timeout > 0U) {
 8012cf6:	683b      	ldr	r3, [r7, #0]
 8012cf8:	2b00      	cmp	r3, #0
 8012cfa:	d003      	beq.n	8012d04 <osEventFlagsWait+0x9c>
          rflags = (uint32_t)osErrorTimeout;
 8012cfc:	f06f 0301 	mvn.w	r3, #1
 8012d00:	61fb      	str	r3, [r7, #28]
 8012d02:	e012      	b.n	8012d2a <osEventFlagsWait+0xc2>
        } else {
          rflags = (uint32_t)osErrorResource;
 8012d04:	f06f 0302 	mvn.w	r3, #2
 8012d08:	61fb      	str	r3, [r7, #28]
 8012d0a:	e00e      	b.n	8012d2a <osEventFlagsWait+0xc2>
        }
      }
    }
    else {
      if ((flags & rflags) == 0U) {
 8012d0c:	68ba      	ldr	r2, [r7, #8]
 8012d0e:	69fb      	ldr	r3, [r7, #28]
 8012d10:	4013      	ands	r3, r2
 8012d12:	2b00      	cmp	r3, #0
 8012d14:	d109      	bne.n	8012d2a <osEventFlagsWait+0xc2>
        if (timeout > 0U) {
 8012d16:	683b      	ldr	r3, [r7, #0]
 8012d18:	2b00      	cmp	r3, #0
 8012d1a:	d003      	beq.n	8012d24 <osEventFlagsWait+0xbc>
          rflags = (uint32_t)osErrorTimeout;
 8012d1c:	f06f 0301 	mvn.w	r3, #1
 8012d20:	61fb      	str	r3, [r7, #28]
 8012d22:	e002      	b.n	8012d2a <osEventFlagsWait+0xc2>
        } else {
          rflags = (uint32_t)osErrorResource;
 8012d24:	f06f 0302 	mvn.w	r3, #2
 8012d28:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (rflags);
 8012d2a:	69fb      	ldr	r3, [r7, #28]
}
 8012d2c:	4618      	mov	r0, r3
 8012d2e:	3728      	adds	r7, #40	; 0x28
 8012d30:	46bd      	mov	sp, r7
 8012d32:	bd80      	pop	{r7, pc}

08012d34 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8012d34:	b580      	push	{r7, lr}
 8012d36:	b08a      	sub	sp, #40	; 0x28
 8012d38:	af02      	add	r7, sp, #8
 8012d3a:	60f8      	str	r0, [r7, #12]
 8012d3c:	60b9      	str	r1, [r7, #8]
 8012d3e:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8012d40:	2300      	movs	r3, #0
 8012d42:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8012d44:	f3ef 8305 	mrs	r3, IPSR
 8012d48:	613b      	str	r3, [r7, #16]
  return(result);
 8012d4a:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8012d4c:	2b00      	cmp	r3, #0
 8012d4e:	d15f      	bne.n	8012e10 <osMessageQueueNew+0xdc>
 8012d50:	68fb      	ldr	r3, [r7, #12]
 8012d52:	2b00      	cmp	r3, #0
 8012d54:	d05c      	beq.n	8012e10 <osMessageQueueNew+0xdc>
 8012d56:	68bb      	ldr	r3, [r7, #8]
 8012d58:	2b00      	cmp	r3, #0
 8012d5a:	d059      	beq.n	8012e10 <osMessageQueueNew+0xdc>
    mem = -1;
 8012d5c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8012d60:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8012d62:	687b      	ldr	r3, [r7, #4]
 8012d64:	2b00      	cmp	r3, #0
 8012d66:	d029      	beq.n	8012dbc <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8012d68:	687b      	ldr	r3, [r7, #4]
 8012d6a:	689b      	ldr	r3, [r3, #8]
 8012d6c:	2b00      	cmp	r3, #0
 8012d6e:	d012      	beq.n	8012d96 <osMessageQueueNew+0x62>
 8012d70:	687b      	ldr	r3, [r7, #4]
 8012d72:	68db      	ldr	r3, [r3, #12]
 8012d74:	2b4f      	cmp	r3, #79	; 0x4f
 8012d76:	d90e      	bls.n	8012d96 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8012d78:	687b      	ldr	r3, [r7, #4]
 8012d7a:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8012d7c:	2b00      	cmp	r3, #0
 8012d7e:	d00a      	beq.n	8012d96 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8012d80:	687b      	ldr	r3, [r7, #4]
 8012d82:	695a      	ldr	r2, [r3, #20]
 8012d84:	68fb      	ldr	r3, [r7, #12]
 8012d86:	68b9      	ldr	r1, [r7, #8]
 8012d88:	fb01 f303 	mul.w	r3, r1, r3
 8012d8c:	429a      	cmp	r2, r3
 8012d8e:	d302      	bcc.n	8012d96 <osMessageQueueNew+0x62>
        mem = 1;
 8012d90:	2301      	movs	r3, #1
 8012d92:	61bb      	str	r3, [r7, #24]
 8012d94:	e014      	b.n	8012dc0 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8012d96:	687b      	ldr	r3, [r7, #4]
 8012d98:	689b      	ldr	r3, [r3, #8]
 8012d9a:	2b00      	cmp	r3, #0
 8012d9c:	d110      	bne.n	8012dc0 <osMessageQueueNew+0x8c>
 8012d9e:	687b      	ldr	r3, [r7, #4]
 8012da0:	68db      	ldr	r3, [r3, #12]
 8012da2:	2b00      	cmp	r3, #0
 8012da4:	d10c      	bne.n	8012dc0 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8012da6:	687b      	ldr	r3, [r7, #4]
 8012da8:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8012daa:	2b00      	cmp	r3, #0
 8012dac:	d108      	bne.n	8012dc0 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8012dae:	687b      	ldr	r3, [r7, #4]
 8012db0:	695b      	ldr	r3, [r3, #20]
 8012db2:	2b00      	cmp	r3, #0
 8012db4:	d104      	bne.n	8012dc0 <osMessageQueueNew+0x8c>
          mem = 0;
 8012db6:	2300      	movs	r3, #0
 8012db8:	61bb      	str	r3, [r7, #24]
 8012dba:	e001      	b.n	8012dc0 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 8012dbc:	2300      	movs	r3, #0
 8012dbe:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8012dc0:	69bb      	ldr	r3, [r7, #24]
 8012dc2:	2b01      	cmp	r3, #1
 8012dc4:	d10b      	bne.n	8012dde <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8012dc6:	687b      	ldr	r3, [r7, #4]
 8012dc8:	691a      	ldr	r2, [r3, #16]
 8012dca:	687b      	ldr	r3, [r7, #4]
 8012dcc:	689b      	ldr	r3, [r3, #8]
 8012dce:	2100      	movs	r1, #0
 8012dd0:	9100      	str	r1, [sp, #0]
 8012dd2:	68b9      	ldr	r1, [r7, #8]
 8012dd4:	68f8      	ldr	r0, [r7, #12]
 8012dd6:	f000 fc1d 	bl	8013614 <xQueueGenericCreateStatic>
 8012dda:	61f8      	str	r0, [r7, #28]
 8012ddc:	e008      	b.n	8012df0 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 8012dde:	69bb      	ldr	r3, [r7, #24]
 8012de0:	2b00      	cmp	r3, #0
 8012de2:	d105      	bne.n	8012df0 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 8012de4:	2200      	movs	r2, #0
 8012de6:	68b9      	ldr	r1, [r7, #8]
 8012de8:	68f8      	ldr	r0, [r7, #12]
 8012dea:	f000 fc8b 	bl	8013704 <xQueueGenericCreate>
 8012dee:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8012df0:	69fb      	ldr	r3, [r7, #28]
 8012df2:	2b00      	cmp	r3, #0
 8012df4:	d00c      	beq.n	8012e10 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 8012df6:	687b      	ldr	r3, [r7, #4]
 8012df8:	2b00      	cmp	r3, #0
 8012dfa:	d003      	beq.n	8012e04 <osMessageQueueNew+0xd0>
        name = attr->name;
 8012dfc:	687b      	ldr	r3, [r7, #4]
 8012dfe:	681b      	ldr	r3, [r3, #0]
 8012e00:	617b      	str	r3, [r7, #20]
 8012e02:	e001      	b.n	8012e08 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 8012e04:	2300      	movs	r3, #0
 8012e06:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 8012e08:	6979      	ldr	r1, [r7, #20]
 8012e0a:	69f8      	ldr	r0, [r7, #28]
 8012e0c:	f001 f8e2 	bl	8013fd4 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8012e10:	69fb      	ldr	r3, [r7, #28]
}
 8012e12:	4618      	mov	r0, r3
 8012e14:	3720      	adds	r7, #32
 8012e16:	46bd      	mov	sp, r7
 8012e18:	bd80      	pop	{r7, pc}
	...

08012e1c <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8012e1c:	b580      	push	{r7, lr}
 8012e1e:	b088      	sub	sp, #32
 8012e20:	af00      	add	r7, sp, #0
 8012e22:	60f8      	str	r0, [r7, #12]
 8012e24:	60b9      	str	r1, [r7, #8]
 8012e26:	603b      	str	r3, [r7, #0]
 8012e28:	4613      	mov	r3, r2
 8012e2a:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8012e2c:	68fb      	ldr	r3, [r7, #12]
 8012e2e:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8012e30:	2300      	movs	r3, #0
 8012e32:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8012e34:	f3ef 8305 	mrs	r3, IPSR
 8012e38:	617b      	str	r3, [r7, #20]
  return(result);
 8012e3a:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8012e3c:	2b00      	cmp	r3, #0
 8012e3e:	d028      	beq.n	8012e92 <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8012e40:	69bb      	ldr	r3, [r7, #24]
 8012e42:	2b00      	cmp	r3, #0
 8012e44:	d005      	beq.n	8012e52 <osMessageQueuePut+0x36>
 8012e46:	68bb      	ldr	r3, [r7, #8]
 8012e48:	2b00      	cmp	r3, #0
 8012e4a:	d002      	beq.n	8012e52 <osMessageQueuePut+0x36>
 8012e4c:	683b      	ldr	r3, [r7, #0]
 8012e4e:	2b00      	cmp	r3, #0
 8012e50:	d003      	beq.n	8012e5a <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 8012e52:	f06f 0303 	mvn.w	r3, #3
 8012e56:	61fb      	str	r3, [r7, #28]
 8012e58:	e038      	b.n	8012ecc <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 8012e5a:	2300      	movs	r3, #0
 8012e5c:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 8012e5e:	f107 0210 	add.w	r2, r7, #16
 8012e62:	2300      	movs	r3, #0
 8012e64:	68b9      	ldr	r1, [r7, #8]
 8012e66:	69b8      	ldr	r0, [r7, #24]
 8012e68:	f000 fda8 	bl	80139bc <xQueueGenericSendFromISR>
 8012e6c:	4603      	mov	r3, r0
 8012e6e:	2b01      	cmp	r3, #1
 8012e70:	d003      	beq.n	8012e7a <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 8012e72:	f06f 0302 	mvn.w	r3, #2
 8012e76:	61fb      	str	r3, [r7, #28]
 8012e78:	e028      	b.n	8012ecc <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 8012e7a:	693b      	ldr	r3, [r7, #16]
 8012e7c:	2b00      	cmp	r3, #0
 8012e7e:	d025      	beq.n	8012ecc <osMessageQueuePut+0xb0>
 8012e80:	4b15      	ldr	r3, [pc, #84]	; (8012ed8 <osMessageQueuePut+0xbc>)
 8012e82:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8012e86:	601a      	str	r2, [r3, #0]
 8012e88:	f3bf 8f4f 	dsb	sy
 8012e8c:	f3bf 8f6f 	isb	sy
 8012e90:	e01c      	b.n	8012ecc <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8012e92:	69bb      	ldr	r3, [r7, #24]
 8012e94:	2b00      	cmp	r3, #0
 8012e96:	d002      	beq.n	8012e9e <osMessageQueuePut+0x82>
 8012e98:	68bb      	ldr	r3, [r7, #8]
 8012e9a:	2b00      	cmp	r3, #0
 8012e9c:	d103      	bne.n	8012ea6 <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 8012e9e:	f06f 0303 	mvn.w	r3, #3
 8012ea2:	61fb      	str	r3, [r7, #28]
 8012ea4:	e012      	b.n	8012ecc <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8012ea6:	2300      	movs	r3, #0
 8012ea8:	683a      	ldr	r2, [r7, #0]
 8012eaa:	68b9      	ldr	r1, [r7, #8]
 8012eac:	69b8      	ldr	r0, [r7, #24]
 8012eae:	f000 fc87 	bl	80137c0 <xQueueGenericSend>
 8012eb2:	4603      	mov	r3, r0
 8012eb4:	2b01      	cmp	r3, #1
 8012eb6:	d009      	beq.n	8012ecc <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 8012eb8:	683b      	ldr	r3, [r7, #0]
 8012eba:	2b00      	cmp	r3, #0
 8012ebc:	d003      	beq.n	8012ec6 <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 8012ebe:	f06f 0301 	mvn.w	r3, #1
 8012ec2:	61fb      	str	r3, [r7, #28]
 8012ec4:	e002      	b.n	8012ecc <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 8012ec6:	f06f 0302 	mvn.w	r3, #2
 8012eca:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8012ecc:	69fb      	ldr	r3, [r7, #28]
}
 8012ece:	4618      	mov	r0, r3
 8012ed0:	3720      	adds	r7, #32
 8012ed2:	46bd      	mov	sp, r7
 8012ed4:	bd80      	pop	{r7, pc}
 8012ed6:	bf00      	nop
 8012ed8:	e000ed04 	.word	0xe000ed04

08012edc <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 8012edc:	b580      	push	{r7, lr}
 8012ede:	b088      	sub	sp, #32
 8012ee0:	af00      	add	r7, sp, #0
 8012ee2:	60f8      	str	r0, [r7, #12]
 8012ee4:	60b9      	str	r1, [r7, #8]
 8012ee6:	607a      	str	r2, [r7, #4]
 8012ee8:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8012eea:	68fb      	ldr	r3, [r7, #12]
 8012eec:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8012eee:	2300      	movs	r3, #0
 8012ef0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8012ef2:	f3ef 8305 	mrs	r3, IPSR
 8012ef6:	617b      	str	r3, [r7, #20]
  return(result);
 8012ef8:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8012efa:	2b00      	cmp	r3, #0
 8012efc:	d028      	beq.n	8012f50 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8012efe:	69bb      	ldr	r3, [r7, #24]
 8012f00:	2b00      	cmp	r3, #0
 8012f02:	d005      	beq.n	8012f10 <osMessageQueueGet+0x34>
 8012f04:	68bb      	ldr	r3, [r7, #8]
 8012f06:	2b00      	cmp	r3, #0
 8012f08:	d002      	beq.n	8012f10 <osMessageQueueGet+0x34>
 8012f0a:	683b      	ldr	r3, [r7, #0]
 8012f0c:	2b00      	cmp	r3, #0
 8012f0e:	d003      	beq.n	8012f18 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 8012f10:	f06f 0303 	mvn.w	r3, #3
 8012f14:	61fb      	str	r3, [r7, #28]
 8012f16:	e037      	b.n	8012f88 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 8012f18:	2300      	movs	r3, #0
 8012f1a:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 8012f1c:	f107 0310 	add.w	r3, r7, #16
 8012f20:	461a      	mov	r2, r3
 8012f22:	68b9      	ldr	r1, [r7, #8]
 8012f24:	69b8      	ldr	r0, [r7, #24]
 8012f26:	f000 fec5 	bl	8013cb4 <xQueueReceiveFromISR>
 8012f2a:	4603      	mov	r3, r0
 8012f2c:	2b01      	cmp	r3, #1
 8012f2e:	d003      	beq.n	8012f38 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 8012f30:	f06f 0302 	mvn.w	r3, #2
 8012f34:	61fb      	str	r3, [r7, #28]
 8012f36:	e027      	b.n	8012f88 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 8012f38:	693b      	ldr	r3, [r7, #16]
 8012f3a:	2b00      	cmp	r3, #0
 8012f3c:	d024      	beq.n	8012f88 <osMessageQueueGet+0xac>
 8012f3e:	4b15      	ldr	r3, [pc, #84]	; (8012f94 <osMessageQueueGet+0xb8>)
 8012f40:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8012f44:	601a      	str	r2, [r3, #0]
 8012f46:	f3bf 8f4f 	dsb	sy
 8012f4a:	f3bf 8f6f 	isb	sy
 8012f4e:	e01b      	b.n	8012f88 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8012f50:	69bb      	ldr	r3, [r7, #24]
 8012f52:	2b00      	cmp	r3, #0
 8012f54:	d002      	beq.n	8012f5c <osMessageQueueGet+0x80>
 8012f56:	68bb      	ldr	r3, [r7, #8]
 8012f58:	2b00      	cmp	r3, #0
 8012f5a:	d103      	bne.n	8012f64 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 8012f5c:	f06f 0303 	mvn.w	r3, #3
 8012f60:	61fb      	str	r3, [r7, #28]
 8012f62:	e011      	b.n	8012f88 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8012f64:	683a      	ldr	r2, [r7, #0]
 8012f66:	68b9      	ldr	r1, [r7, #8]
 8012f68:	69b8      	ldr	r0, [r7, #24]
 8012f6a:	f000 fdc3 	bl	8013af4 <xQueueReceive>
 8012f6e:	4603      	mov	r3, r0
 8012f70:	2b01      	cmp	r3, #1
 8012f72:	d009      	beq.n	8012f88 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 8012f74:	683b      	ldr	r3, [r7, #0]
 8012f76:	2b00      	cmp	r3, #0
 8012f78:	d003      	beq.n	8012f82 <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 8012f7a:	f06f 0301 	mvn.w	r3, #1
 8012f7e:	61fb      	str	r3, [r7, #28]
 8012f80:	e002      	b.n	8012f88 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 8012f82:	f06f 0302 	mvn.w	r3, #2
 8012f86:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8012f88:	69fb      	ldr	r3, [r7, #28]
}
 8012f8a:	4618      	mov	r0, r3
 8012f8c:	3720      	adds	r7, #32
 8012f8e:	46bd      	mov	sp, r7
 8012f90:	bd80      	pop	{r7, pc}
 8012f92:	bf00      	nop
 8012f94:	e000ed04 	.word	0xe000ed04

08012f98 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8012f98:	b480      	push	{r7}
 8012f9a:	b085      	sub	sp, #20
 8012f9c:	af00      	add	r7, sp, #0
 8012f9e:	60f8      	str	r0, [r7, #12]
 8012fa0:	60b9      	str	r1, [r7, #8]
 8012fa2:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8012fa4:	68fb      	ldr	r3, [r7, #12]
 8012fa6:	4a07      	ldr	r2, [pc, #28]	; (8012fc4 <vApplicationGetIdleTaskMemory+0x2c>)
 8012fa8:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8012faa:	68bb      	ldr	r3, [r7, #8]
 8012fac:	4a06      	ldr	r2, [pc, #24]	; (8012fc8 <vApplicationGetIdleTaskMemory+0x30>)
 8012fae:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8012fb0:	687b      	ldr	r3, [r7, #4]
 8012fb2:	2280      	movs	r2, #128	; 0x80
 8012fb4:	601a      	str	r2, [r3, #0]
}
 8012fb6:	bf00      	nop
 8012fb8:	3714      	adds	r7, #20
 8012fba:	46bd      	mov	sp, r7
 8012fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012fc0:	4770      	bx	lr
 8012fc2:	bf00      	nop
 8012fc4:	240010d0 	.word	0x240010d0
 8012fc8:	2400112c 	.word	0x2400112c

08012fcc <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8012fcc:	b480      	push	{r7}
 8012fce:	b085      	sub	sp, #20
 8012fd0:	af00      	add	r7, sp, #0
 8012fd2:	60f8      	str	r0, [r7, #12]
 8012fd4:	60b9      	str	r1, [r7, #8]
 8012fd6:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8012fd8:	68fb      	ldr	r3, [r7, #12]
 8012fda:	4a07      	ldr	r2, [pc, #28]	; (8012ff8 <vApplicationGetTimerTaskMemory+0x2c>)
 8012fdc:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8012fde:	68bb      	ldr	r3, [r7, #8]
 8012fe0:	4a06      	ldr	r2, [pc, #24]	; (8012ffc <vApplicationGetTimerTaskMemory+0x30>)
 8012fe2:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8012fe4:	687b      	ldr	r3, [r7, #4]
 8012fe6:	f44f 7280 	mov.w	r2, #256	; 0x100
 8012fea:	601a      	str	r2, [r3, #0]
}
 8012fec:	bf00      	nop
 8012fee:	3714      	adds	r7, #20
 8012ff0:	46bd      	mov	sp, r7
 8012ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012ff6:	4770      	bx	lr
 8012ff8:	2400132c 	.word	0x2400132c
 8012ffc:	24001388 	.word	0x24001388

08013000 <xEventGroupCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreateStatic( StaticEventGroup_t *pxEventGroupBuffer )
	{
 8013000:	b580      	push	{r7, lr}
 8013002:	b086      	sub	sp, #24
 8013004:	af00      	add	r7, sp, #0
 8013006:	6078      	str	r0, [r7, #4]
	EventGroup_t *pxEventBits;

		/* A StaticEventGroup_t object must be provided. */
		configASSERT( pxEventGroupBuffer );
 8013008:	687b      	ldr	r3, [r7, #4]
 801300a:	2b00      	cmp	r3, #0
 801300c:	d10a      	bne.n	8013024 <xEventGroupCreateStatic+0x24>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 801300e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013012:	f383 8811 	msr	BASEPRI, r3
 8013016:	f3bf 8f6f 	isb	sy
 801301a:	f3bf 8f4f 	dsb	sy
 801301e:	613b      	str	r3, [r7, #16]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8013020:	bf00      	nop
 8013022:	e7fe      	b.n	8013022 <xEventGroupCreateStatic+0x22>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticEventGroup_t equals the size of the real
			event group structure. */
			volatile size_t xSize = sizeof( StaticEventGroup_t );
 8013024:	2320      	movs	r3, #32
 8013026:	60bb      	str	r3, [r7, #8]
			configASSERT( xSize == sizeof( EventGroup_t ) );
 8013028:	68bb      	ldr	r3, [r7, #8]
 801302a:	2b20      	cmp	r3, #32
 801302c:	d00a      	beq.n	8013044 <xEventGroupCreateStatic+0x44>
	__asm volatile
 801302e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013032:	f383 8811 	msr	BASEPRI, r3
 8013036:	f3bf 8f6f 	isb	sy
 801303a:	f3bf 8f4f 	dsb	sy
 801303e:	60fb      	str	r3, [r7, #12]
}
 8013040:	bf00      	nop
 8013042:	e7fe      	b.n	8013042 <xEventGroupCreateStatic+0x42>
		} /*lint !e529 xSize is referenced if configASSERT() is defined. */
		#endif /* configASSERT_DEFINED */

		/* The user has provided a statically allocated event group - use it. */
		pxEventBits = ( EventGroup_t * ) pxEventGroupBuffer; /*lint !e740 !e9087 EventGroup_t and StaticEventGroup_t are deliberately aliased for data hiding purposes and guaranteed to have the same size and alignment requirement - checked by configASSERT(). */
 8013044:	687b      	ldr	r3, [r7, #4]
 8013046:	617b      	str	r3, [r7, #20]

		if( pxEventBits != NULL )
 8013048:	697b      	ldr	r3, [r7, #20]
 801304a:	2b00      	cmp	r3, #0
 801304c:	d00a      	beq.n	8013064 <xEventGroupCreateStatic+0x64>
		{
			pxEventBits->uxEventBits = 0;
 801304e:	697b      	ldr	r3, [r7, #20]
 8013050:	2200      	movs	r2, #0
 8013052:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 8013054:	697b      	ldr	r3, [r7, #20]
 8013056:	3304      	adds	r3, #4
 8013058:	4618      	mov	r0, r3
 801305a:	f000 f9bf 	bl	80133dc <vListInitialise>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note that
				this event group was created statically in case the event group
				is later deleted. */
				pxEventBits->ucStaticallyAllocated = pdTRUE;
 801305e:	697b      	ldr	r3, [r7, #20]
 8013060:	2201      	movs	r2, #1
 8013062:	771a      	strb	r2, [r3, #28]
			pxEventGroupBuffer pointing to a pre-allocated (compile time
			allocated) StaticEventGroup_t variable. */
			traceEVENT_GROUP_CREATE_FAILED();
		}

		return pxEventBits;
 8013064:	697b      	ldr	r3, [r7, #20]
	}
 8013066:	4618      	mov	r0, r3
 8013068:	3718      	adds	r7, #24
 801306a:	46bd      	mov	sp, r7
 801306c:	bd80      	pop	{r7, pc}

0801306e <xEventGroupCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreate( void )
	{
 801306e:	b580      	push	{r7, lr}
 8013070:	b082      	sub	sp, #8
 8013072:	af00      	add	r7, sp, #0
		TickType_t alignment requirements the cast is safe.  In other cases,
		where the natural word size of the architecture is less than
		sizeof( TickType_t ), the TickType_t variables will be accessed in two
		or more reads operations, and the alignment requirements is only that
		of each individual read. */
		pxEventBits = ( EventGroup_t * ) pvPortMalloc( sizeof( EventGroup_t ) ); /*lint !e9087 !e9079 see comment above. */
 8013074:	2020      	movs	r0, #32
 8013076:	f002 fe97 	bl	8015da8 <pvPortMalloc>
 801307a:	6078      	str	r0, [r7, #4]

		if( pxEventBits != NULL )
 801307c:	687b      	ldr	r3, [r7, #4]
 801307e:	2b00      	cmp	r3, #0
 8013080:	d00a      	beq.n	8013098 <xEventGroupCreate+0x2a>
		{
			pxEventBits->uxEventBits = 0;
 8013082:	687b      	ldr	r3, [r7, #4]
 8013084:	2200      	movs	r2, #0
 8013086:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 8013088:	687b      	ldr	r3, [r7, #4]
 801308a:	3304      	adds	r3, #4
 801308c:	4618      	mov	r0, r3
 801308e:	f000 f9a5 	bl	80133dc <vListInitialise>
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note this
				event group was allocated statically in case the event group is
				later deleted. */
				pxEventBits->ucStaticallyAllocated = pdFALSE;
 8013092:	687b      	ldr	r3, [r7, #4]
 8013094:	2200      	movs	r2, #0
 8013096:	771a      	strb	r2, [r3, #28]
		else
		{
			traceEVENT_GROUP_CREATE_FAILED(); /*lint !e9063 Else branch only exists to allow tracing and does not generate code if trace macros are not defined. */
		}

		return pxEventBits;
 8013098:	687b      	ldr	r3, [r7, #4]
	}
 801309a:	4618      	mov	r0, r3
 801309c:	3708      	adds	r7, #8
 801309e:	46bd      	mov	sp, r7
 80130a0:	bd80      	pop	{r7, pc}
	...

080130a4 <xEventGroupWaitBits>:
	return uxReturn;
}
/*-----------------------------------------------------------*/

EventBits_t xEventGroupWaitBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToWaitFor, const BaseType_t xClearOnExit, const BaseType_t xWaitForAllBits, TickType_t xTicksToWait )
{
 80130a4:	b580      	push	{r7, lr}
 80130a6:	b090      	sub	sp, #64	; 0x40
 80130a8:	af00      	add	r7, sp, #0
 80130aa:	60f8      	str	r0, [r7, #12]
 80130ac:	60b9      	str	r1, [r7, #8]
 80130ae:	607a      	str	r2, [r7, #4]
 80130b0:	603b      	str	r3, [r7, #0]
EventGroup_t *pxEventBits = xEventGroup;
 80130b2:	68fb      	ldr	r3, [r7, #12]
 80130b4:	637b      	str	r3, [r7, #52]	; 0x34
EventBits_t uxReturn, uxControlBits = 0;
 80130b6:	2300      	movs	r3, #0
 80130b8:	63bb      	str	r3, [r7, #56]	; 0x38
BaseType_t xWaitConditionMet, xAlreadyYielded;
BaseType_t xTimeoutOccurred = pdFALSE;
 80130ba:	2300      	movs	r3, #0
 80130bc:	633b      	str	r3, [r7, #48]	; 0x30

	/* Check the user is not attempting to wait on the bits used by the kernel
	itself, and that at least one bit is being requested. */
	configASSERT( xEventGroup );
 80130be:	68fb      	ldr	r3, [r7, #12]
 80130c0:	2b00      	cmp	r3, #0
 80130c2:	d10a      	bne.n	80130da <xEventGroupWaitBits+0x36>
	__asm volatile
 80130c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80130c8:	f383 8811 	msr	BASEPRI, r3
 80130cc:	f3bf 8f6f 	isb	sy
 80130d0:	f3bf 8f4f 	dsb	sy
 80130d4:	623b      	str	r3, [r7, #32]
}
 80130d6:	bf00      	nop
 80130d8:	e7fe      	b.n	80130d8 <xEventGroupWaitBits+0x34>
	configASSERT( ( uxBitsToWaitFor & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 80130da:	68bb      	ldr	r3, [r7, #8]
 80130dc:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 80130e0:	2b00      	cmp	r3, #0
 80130e2:	d00a      	beq.n	80130fa <xEventGroupWaitBits+0x56>
	__asm volatile
 80130e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80130e8:	f383 8811 	msr	BASEPRI, r3
 80130ec:	f3bf 8f6f 	isb	sy
 80130f0:	f3bf 8f4f 	dsb	sy
 80130f4:	61fb      	str	r3, [r7, #28]
}
 80130f6:	bf00      	nop
 80130f8:	e7fe      	b.n	80130f8 <xEventGroupWaitBits+0x54>
	configASSERT( uxBitsToWaitFor != 0 );
 80130fa:	68bb      	ldr	r3, [r7, #8]
 80130fc:	2b00      	cmp	r3, #0
 80130fe:	d10a      	bne.n	8013116 <xEventGroupWaitBits+0x72>
	__asm volatile
 8013100:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013104:	f383 8811 	msr	BASEPRI, r3
 8013108:	f3bf 8f6f 	isb	sy
 801310c:	f3bf 8f4f 	dsb	sy
 8013110:	61bb      	str	r3, [r7, #24]
}
 8013112:	bf00      	nop
 8013114:	e7fe      	b.n	8013114 <xEventGroupWaitBits+0x70>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8013116:	f001 ff91 	bl	801503c <xTaskGetSchedulerState>
 801311a:	4603      	mov	r3, r0
 801311c:	2b00      	cmp	r3, #0
 801311e:	d102      	bne.n	8013126 <xEventGroupWaitBits+0x82>
 8013120:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8013122:	2b00      	cmp	r3, #0
 8013124:	d101      	bne.n	801312a <xEventGroupWaitBits+0x86>
 8013126:	2301      	movs	r3, #1
 8013128:	e000      	b.n	801312c <xEventGroupWaitBits+0x88>
 801312a:	2300      	movs	r3, #0
 801312c:	2b00      	cmp	r3, #0
 801312e:	d10a      	bne.n	8013146 <xEventGroupWaitBits+0xa2>
	__asm volatile
 8013130:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013134:	f383 8811 	msr	BASEPRI, r3
 8013138:	f3bf 8f6f 	isb	sy
 801313c:	f3bf 8f4f 	dsb	sy
 8013140:	617b      	str	r3, [r7, #20]
}
 8013142:	bf00      	nop
 8013144:	e7fe      	b.n	8013144 <xEventGroupWaitBits+0xa0>
	}
	#endif

	vTaskSuspendAll();
 8013146:	f001 faf9 	bl	801473c <vTaskSuspendAll>
	{
		const EventBits_t uxCurrentEventBits = pxEventBits->uxEventBits;
 801314a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801314c:	681b      	ldr	r3, [r3, #0]
 801314e:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* Check to see if the wait condition is already met or not. */
		xWaitConditionMet = prvTestWaitCondition( uxCurrentEventBits, uxBitsToWaitFor, xWaitForAllBits );
 8013150:	683a      	ldr	r2, [r7, #0]
 8013152:	68b9      	ldr	r1, [r7, #8]
 8013154:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8013156:	f000 f90b 	bl	8013370 <prvTestWaitCondition>
 801315a:	62b8      	str	r0, [r7, #40]	; 0x28

		if( xWaitConditionMet != pdFALSE )
 801315c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801315e:	2b00      	cmp	r3, #0
 8013160:	d00e      	beq.n	8013180 <xEventGroupWaitBits+0xdc>
		{
			/* The wait condition has already been met so there is no need to
			block. */
			uxReturn = uxCurrentEventBits;
 8013162:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013164:	63fb      	str	r3, [r7, #60]	; 0x3c
			xTicksToWait = ( TickType_t ) 0;
 8013166:	2300      	movs	r3, #0
 8013168:	64bb      	str	r3, [r7, #72]	; 0x48

			/* Clear the wait bits if requested to do so. */
			if( xClearOnExit != pdFALSE )
 801316a:	687b      	ldr	r3, [r7, #4]
 801316c:	2b00      	cmp	r3, #0
 801316e:	d028      	beq.n	80131c2 <xEventGroupWaitBits+0x11e>
			{
				pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 8013170:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8013172:	681a      	ldr	r2, [r3, #0]
 8013174:	68bb      	ldr	r3, [r7, #8]
 8013176:	43db      	mvns	r3, r3
 8013178:	401a      	ands	r2, r3
 801317a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801317c:	601a      	str	r2, [r3, #0]
 801317e:	e020      	b.n	80131c2 <xEventGroupWaitBits+0x11e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		else if( xTicksToWait == ( TickType_t ) 0 )
 8013180:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8013182:	2b00      	cmp	r3, #0
 8013184:	d104      	bne.n	8013190 <xEventGroupWaitBits+0xec>
		{
			/* The wait condition has not been met, but no block time was
			specified, so just return the current value. */
			uxReturn = uxCurrentEventBits;
 8013186:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013188:	63fb      	str	r3, [r7, #60]	; 0x3c
			xTimeoutOccurred = pdTRUE;
 801318a:	2301      	movs	r3, #1
 801318c:	633b      	str	r3, [r7, #48]	; 0x30
 801318e:	e018      	b.n	80131c2 <xEventGroupWaitBits+0x11e>
		{
			/* The task is going to block to wait for its required bits to be
			set.  uxControlBits are used to remember the specified behaviour of
			this call to xEventGroupWaitBits() - for use when the event bits
			unblock the task. */
			if( xClearOnExit != pdFALSE )
 8013190:	687b      	ldr	r3, [r7, #4]
 8013192:	2b00      	cmp	r3, #0
 8013194:	d003      	beq.n	801319e <xEventGroupWaitBits+0xfa>
			{
				uxControlBits |= eventCLEAR_EVENTS_ON_EXIT_BIT;
 8013196:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013198:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 801319c:	63bb      	str	r3, [r7, #56]	; 0x38
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( xWaitForAllBits != pdFALSE )
 801319e:	683b      	ldr	r3, [r7, #0]
 80131a0:	2b00      	cmp	r3, #0
 80131a2:	d003      	beq.n	80131ac <xEventGroupWaitBits+0x108>
			{
				uxControlBits |= eventWAIT_FOR_ALL_BITS;
 80131a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80131a6:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80131aa:	63bb      	str	r3, [r7, #56]	; 0x38
			}

			/* Store the bits that the calling task is waiting for in the
			task's event list item so the kernel knows when a match is
			found.  Then enter the blocked state. */
			vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | uxControlBits ), xTicksToWait );
 80131ac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80131ae:	1d18      	adds	r0, r3, #4
 80131b0:	68ba      	ldr	r2, [r7, #8]
 80131b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80131b4:	4313      	orrs	r3, r2
 80131b6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80131b8:	4619      	mov	r1, r3
 80131ba:	f001 fcb7 	bl	8014b2c <vTaskPlaceOnUnorderedEventList>

			/* This is obsolete as it will get set after the task unblocks, but
			some compilers mistakenly generate a warning about the variable
			being returned without being set if it is not done. */
			uxReturn = 0;
 80131be:	2300      	movs	r3, #0
 80131c0:	63fb      	str	r3, [r7, #60]	; 0x3c

			traceEVENT_GROUP_WAIT_BITS_BLOCK( xEventGroup, uxBitsToWaitFor );
		}
	}
	xAlreadyYielded = xTaskResumeAll();
 80131c2:	f001 fac9 	bl	8014758 <xTaskResumeAll>
 80131c6:	6278      	str	r0, [r7, #36]	; 0x24

	if( xTicksToWait != ( TickType_t ) 0 )
 80131c8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80131ca:	2b00      	cmp	r3, #0
 80131cc:	d031      	beq.n	8013232 <xEventGroupWaitBits+0x18e>
	{
		if( xAlreadyYielded == pdFALSE )
 80131ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80131d0:	2b00      	cmp	r3, #0
 80131d2:	d107      	bne.n	80131e4 <xEventGroupWaitBits+0x140>
		{
			portYIELD_WITHIN_API();
 80131d4:	4b19      	ldr	r3, [pc, #100]	; (801323c <xEventGroupWaitBits+0x198>)
 80131d6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80131da:	601a      	str	r2, [r3, #0]
 80131dc:	f3bf 8f4f 	dsb	sy
 80131e0:	f3bf 8f6f 	isb	sy

		/* The task blocked to wait for its required bits to be set - at this
		point either the required bits were set or the block time expired.  If
		the required bits were set they will have been stored in the task's
		event list item, and they should now be retrieved then cleared. */
		uxReturn = uxTaskResetEventItemValue();
 80131e4:	f001 ffb6 	bl	8015154 <uxTaskResetEventItemValue>
 80131e8:	63f8      	str	r0, [r7, #60]	; 0x3c

		if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
 80131ea:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80131ec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80131f0:	2b00      	cmp	r3, #0
 80131f2:	d11a      	bne.n	801322a <xEventGroupWaitBits+0x186>
		{
			taskENTER_CRITICAL();
 80131f4:	f002 fcb6 	bl	8015b64 <vPortEnterCritical>
			{
				/* The task timed out, just return the current event bit value. */
				uxReturn = pxEventBits->uxEventBits;
 80131f8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80131fa:	681b      	ldr	r3, [r3, #0]
 80131fc:	63fb      	str	r3, [r7, #60]	; 0x3c

				/* It is possible that the event bits were updated between this
				task leaving the Blocked state and running again. */
				if( prvTestWaitCondition( uxReturn, uxBitsToWaitFor, xWaitForAllBits ) != pdFALSE )
 80131fe:	683a      	ldr	r2, [r7, #0]
 8013200:	68b9      	ldr	r1, [r7, #8]
 8013202:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8013204:	f000 f8b4 	bl	8013370 <prvTestWaitCondition>
 8013208:	4603      	mov	r3, r0
 801320a:	2b00      	cmp	r3, #0
 801320c:	d009      	beq.n	8013222 <xEventGroupWaitBits+0x17e>
				{
					if( xClearOnExit != pdFALSE )
 801320e:	687b      	ldr	r3, [r7, #4]
 8013210:	2b00      	cmp	r3, #0
 8013212:	d006      	beq.n	8013222 <xEventGroupWaitBits+0x17e>
					{
						pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 8013214:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8013216:	681a      	ldr	r2, [r3, #0]
 8013218:	68bb      	ldr	r3, [r7, #8]
 801321a:	43db      	mvns	r3, r3
 801321c:	401a      	ands	r2, r3
 801321e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8013220:	601a      	str	r2, [r3, #0]
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				xTimeoutOccurred = pdTRUE;
 8013222:	2301      	movs	r3, #1
 8013224:	633b      	str	r3, [r7, #48]	; 0x30
			}
			taskEXIT_CRITICAL();
 8013226:	f002 fccd 	bl	8015bc4 <vPortExitCritical>
		{
			/* The task unblocked because the bits were set. */
		}

		/* The task blocked so control bits may have been set. */
		uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
 801322a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801322c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8013230:	63fb      	str	r3, [r7, #60]	; 0x3c
	traceEVENT_GROUP_WAIT_BITS_END( xEventGroup, uxBitsToWaitFor, xTimeoutOccurred );

	/* Prevent compiler warnings when trace macros are not used. */
	( void ) xTimeoutOccurred;

	return uxReturn;
 8013232:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8013234:	4618      	mov	r0, r3
 8013236:	3740      	adds	r7, #64	; 0x40
 8013238:	46bd      	mov	sp, r7
 801323a:	bd80      	pop	{r7, pc}
 801323c:	e000ed04 	.word	0xe000ed04

08013240 <xEventGroupSetBits>:
	return uxReturn;
} /*lint !e818 EventGroupHandle_t is a typedef used in other functions to so can't be pointer to const. */
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSetBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet )
{
 8013240:	b580      	push	{r7, lr}
 8013242:	b08e      	sub	sp, #56	; 0x38
 8013244:	af00      	add	r7, sp, #0
 8013246:	6078      	str	r0, [r7, #4]
 8013248:	6039      	str	r1, [r7, #0]
ListItem_t *pxListItem, *pxNext;
ListItem_t const *pxListEnd;
List_t const * pxList;
EventBits_t uxBitsToClear = 0, uxBitsWaitedFor, uxControlBits;
 801324a:	2300      	movs	r3, #0
 801324c:	633b      	str	r3, [r7, #48]	; 0x30
EventGroup_t *pxEventBits = xEventGroup;
 801324e:	687b      	ldr	r3, [r7, #4]
 8013250:	62bb      	str	r3, [r7, #40]	; 0x28
BaseType_t xMatchFound = pdFALSE;
 8013252:	2300      	movs	r3, #0
 8013254:	62fb      	str	r3, [r7, #44]	; 0x2c

	/* Check the user is not attempting to set the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 8013256:	687b      	ldr	r3, [r7, #4]
 8013258:	2b00      	cmp	r3, #0
 801325a:	d10a      	bne.n	8013272 <xEventGroupSetBits+0x32>
	__asm volatile
 801325c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013260:	f383 8811 	msr	BASEPRI, r3
 8013264:	f3bf 8f6f 	isb	sy
 8013268:	f3bf 8f4f 	dsb	sy
 801326c:	613b      	str	r3, [r7, #16]
}
 801326e:	bf00      	nop
 8013270:	e7fe      	b.n	8013270 <xEventGroupSetBits+0x30>
	configASSERT( ( uxBitsToSet & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8013272:	683b      	ldr	r3, [r7, #0]
 8013274:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8013278:	2b00      	cmp	r3, #0
 801327a:	d00a      	beq.n	8013292 <xEventGroupSetBits+0x52>
	__asm volatile
 801327c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013280:	f383 8811 	msr	BASEPRI, r3
 8013284:	f3bf 8f6f 	isb	sy
 8013288:	f3bf 8f4f 	dsb	sy
 801328c:	60fb      	str	r3, [r7, #12]
}
 801328e:	bf00      	nop
 8013290:	e7fe      	b.n	8013290 <xEventGroupSetBits+0x50>

	pxList = &( pxEventBits->xTasksWaitingForBits );
 8013292:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013294:	3304      	adds	r3, #4
 8013296:	627b      	str	r3, [r7, #36]	; 0x24
	pxListEnd = listGET_END_MARKER( pxList ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8013298:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801329a:	3308      	adds	r3, #8
 801329c:	623b      	str	r3, [r7, #32]
	vTaskSuspendAll();
 801329e:	f001 fa4d 	bl	801473c <vTaskSuspendAll>
	{
		traceEVENT_GROUP_SET_BITS( xEventGroup, uxBitsToSet );

		pxListItem = listGET_HEAD_ENTRY( pxList );
 80132a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80132a4:	68db      	ldr	r3, [r3, #12]
 80132a6:	637b      	str	r3, [r7, #52]	; 0x34

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;
 80132a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80132aa:	681a      	ldr	r2, [r3, #0]
 80132ac:	683b      	ldr	r3, [r7, #0]
 80132ae:	431a      	orrs	r2, r3
 80132b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80132b2:	601a      	str	r2, [r3, #0]

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
 80132b4:	e03c      	b.n	8013330 <xEventGroupSetBits+0xf0>
		{
			pxNext = listGET_NEXT( pxListItem );
 80132b6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80132b8:	685b      	ldr	r3, [r3, #4]
 80132ba:	61fb      	str	r3, [r7, #28]
			uxBitsWaitedFor = listGET_LIST_ITEM_VALUE( pxListItem );
 80132bc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80132be:	681b      	ldr	r3, [r3, #0]
 80132c0:	61bb      	str	r3, [r7, #24]
			xMatchFound = pdFALSE;
 80132c2:	2300      	movs	r3, #0
 80132c4:	62fb      	str	r3, [r7, #44]	; 0x2c

			/* Split the bits waited for from the control bits. */
			uxControlBits = uxBitsWaitedFor & eventEVENT_BITS_CONTROL_BYTES;
 80132c6:	69bb      	ldr	r3, [r7, #24]
 80132c8:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 80132cc:	617b      	str	r3, [r7, #20]
			uxBitsWaitedFor &= ~eventEVENT_BITS_CONTROL_BYTES;
 80132ce:	69bb      	ldr	r3, [r7, #24]
 80132d0:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80132d4:	61bb      	str	r3, [r7, #24]

			if( ( uxControlBits & eventWAIT_FOR_ALL_BITS ) == ( EventBits_t ) 0 )
 80132d6:	697b      	ldr	r3, [r7, #20]
 80132d8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80132dc:	2b00      	cmp	r3, #0
 80132de:	d108      	bne.n	80132f2 <xEventGroupSetBits+0xb2>
			{
				/* Just looking for single bit being set. */
				if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) != ( EventBits_t ) 0 )
 80132e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80132e2:	681a      	ldr	r2, [r3, #0]
 80132e4:	69bb      	ldr	r3, [r7, #24]
 80132e6:	4013      	ands	r3, r2
 80132e8:	2b00      	cmp	r3, #0
 80132ea:	d00b      	beq.n	8013304 <xEventGroupSetBits+0xc4>
				{
					xMatchFound = pdTRUE;
 80132ec:	2301      	movs	r3, #1
 80132ee:	62fb      	str	r3, [r7, #44]	; 0x2c
 80132f0:	e008      	b.n	8013304 <xEventGroupSetBits+0xc4>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) == uxBitsWaitedFor )
 80132f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80132f4:	681a      	ldr	r2, [r3, #0]
 80132f6:	69bb      	ldr	r3, [r7, #24]
 80132f8:	4013      	ands	r3, r2
 80132fa:	69ba      	ldr	r2, [r7, #24]
 80132fc:	429a      	cmp	r2, r3
 80132fe:	d101      	bne.n	8013304 <xEventGroupSetBits+0xc4>
			{
				/* All bits are set. */
				xMatchFound = pdTRUE;
 8013300:	2301      	movs	r3, #1
 8013302:	62fb      	str	r3, [r7, #44]	; 0x2c
			else
			{
				/* Need all bits to be set, but not all the bits were set. */
			}

			if( xMatchFound != pdFALSE )
 8013304:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013306:	2b00      	cmp	r3, #0
 8013308:	d010      	beq.n	801332c <xEventGroupSetBits+0xec>
			{
				/* The bits match.  Should the bits be cleared on exit? */
				if( ( uxControlBits & eventCLEAR_EVENTS_ON_EXIT_BIT ) != ( EventBits_t ) 0 )
 801330a:	697b      	ldr	r3, [r7, #20]
 801330c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8013310:	2b00      	cmp	r3, #0
 8013312:	d003      	beq.n	801331c <xEventGroupSetBits+0xdc>
				{
					uxBitsToClear |= uxBitsWaitedFor;
 8013314:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8013316:	69bb      	ldr	r3, [r7, #24]
 8013318:	4313      	orrs	r3, r2
 801331a:	633b      	str	r3, [r7, #48]	; 0x30
				/* Store the actual event flag value in the task's event list
				item before removing the task from the event list.  The
				eventUNBLOCKED_DUE_TO_BIT_SET bit is set so the task knows
				that is was unblocked due to its required bits matching, rather
				than because it timed out. */
				vTaskRemoveFromUnorderedEventList( pxListItem, pxEventBits->uxEventBits | eventUNBLOCKED_DUE_TO_BIT_SET );
 801331c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801331e:	681b      	ldr	r3, [r3, #0]
 8013320:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8013324:	4619      	mov	r1, r3
 8013326:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8013328:	f001 fccc 	bl	8014cc4 <vTaskRemoveFromUnorderedEventList>
			}

			/* Move onto the next list item.  Note pxListItem->pxNext is not
			used here as the list item may have been removed from the event list
			and inserted into the ready/pending reading list. */
			pxListItem = pxNext;
 801332c:	69fb      	ldr	r3, [r7, #28]
 801332e:	637b      	str	r3, [r7, #52]	; 0x34
		while( pxListItem != pxListEnd )
 8013330:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8013332:	6a3b      	ldr	r3, [r7, #32]
 8013334:	429a      	cmp	r2, r3
 8013336:	d1be      	bne.n	80132b6 <xEventGroupSetBits+0x76>
		}

		/* Clear any bits that matched when the eventCLEAR_EVENTS_ON_EXIT_BIT
		bit was set in the control word. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 8013338:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801333a:	681a      	ldr	r2, [r3, #0]
 801333c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801333e:	43db      	mvns	r3, r3
 8013340:	401a      	ands	r2, r3
 8013342:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013344:	601a      	str	r2, [r3, #0]
	}
	( void ) xTaskResumeAll();
 8013346:	f001 fa07 	bl	8014758 <xTaskResumeAll>

	return pxEventBits->uxEventBits;
 801334a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801334c:	681b      	ldr	r3, [r3, #0]
}
 801334e:	4618      	mov	r0, r3
 8013350:	3738      	adds	r7, #56	; 0x38
 8013352:	46bd      	mov	sp, r7
 8013354:	bd80      	pop	{r7, pc}

08013356 <vEventGroupSetBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'set bits' command that was pended from
an interrupt. */
void vEventGroupSetBitsCallback( void *pvEventGroup, const uint32_t ulBitsToSet )
{
 8013356:	b580      	push	{r7, lr}
 8013358:	b082      	sub	sp, #8
 801335a:	af00      	add	r7, sp, #0
 801335c:	6078      	str	r0, [r7, #4]
 801335e:	6039      	str	r1, [r7, #0]
	( void ) xEventGroupSetBits( pvEventGroup, ( EventBits_t ) ulBitsToSet ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
 8013360:	6839      	ldr	r1, [r7, #0]
 8013362:	6878      	ldr	r0, [r7, #4]
 8013364:	f7ff ff6c 	bl	8013240 <xEventGroupSetBits>
}
 8013368:	bf00      	nop
 801336a:	3708      	adds	r7, #8
 801336c:	46bd      	mov	sp, r7
 801336e:	bd80      	pop	{r7, pc}

08013370 <prvTestWaitCondition>:
	( void ) xEventGroupClearBits( pvEventGroup, ( EventBits_t ) ulBitsToClear ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
}
/*-----------------------------------------------------------*/

static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits, const EventBits_t uxBitsToWaitFor, const BaseType_t xWaitForAllBits )
{
 8013370:	b480      	push	{r7}
 8013372:	b087      	sub	sp, #28
 8013374:	af00      	add	r7, sp, #0
 8013376:	60f8      	str	r0, [r7, #12]
 8013378:	60b9      	str	r1, [r7, #8]
 801337a:	607a      	str	r2, [r7, #4]
BaseType_t xWaitConditionMet = pdFALSE;
 801337c:	2300      	movs	r3, #0
 801337e:	617b      	str	r3, [r7, #20]

	if( xWaitForAllBits == pdFALSE )
 8013380:	687b      	ldr	r3, [r7, #4]
 8013382:	2b00      	cmp	r3, #0
 8013384:	d107      	bne.n	8013396 <prvTestWaitCondition+0x26>
	{
		/* Task only has to wait for one bit within uxBitsToWaitFor to be
		set.  Is one already set? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) != ( EventBits_t ) 0 )
 8013386:	68fa      	ldr	r2, [r7, #12]
 8013388:	68bb      	ldr	r3, [r7, #8]
 801338a:	4013      	ands	r3, r2
 801338c:	2b00      	cmp	r3, #0
 801338e:	d00a      	beq.n	80133a6 <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 8013390:	2301      	movs	r3, #1
 8013392:	617b      	str	r3, [r7, #20]
 8013394:	e007      	b.n	80133a6 <prvTestWaitCondition+0x36>
	}
	else
	{
		/* Task has to wait for all the bits in uxBitsToWaitFor to be set.
		Are they set already? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) == uxBitsToWaitFor )
 8013396:	68fa      	ldr	r2, [r7, #12]
 8013398:	68bb      	ldr	r3, [r7, #8]
 801339a:	4013      	ands	r3, r2
 801339c:	68ba      	ldr	r2, [r7, #8]
 801339e:	429a      	cmp	r2, r3
 80133a0:	d101      	bne.n	80133a6 <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 80133a2:	2301      	movs	r3, #1
 80133a4:	617b      	str	r3, [r7, #20]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xWaitConditionMet;
 80133a6:	697b      	ldr	r3, [r7, #20]
}
 80133a8:	4618      	mov	r0, r3
 80133aa:	371c      	adds	r7, #28
 80133ac:	46bd      	mov	sp, r7
 80133ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80133b2:	4770      	bx	lr

080133b4 <xEventGroupSetBitsFromISR>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( INCLUDE_xTimerPendFunctionCall == 1 ) && ( configUSE_TIMERS == 1 ) )

	BaseType_t xEventGroupSetBitsFromISR( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet, BaseType_t *pxHigherPriorityTaskWoken )
	{
 80133b4:	b580      	push	{r7, lr}
 80133b6:	b086      	sub	sp, #24
 80133b8:	af00      	add	r7, sp, #0
 80133ba:	60f8      	str	r0, [r7, #12]
 80133bc:	60b9      	str	r1, [r7, #8]
 80133be:	607a      	str	r2, [r7, #4]
	BaseType_t xReturn;

		traceEVENT_GROUP_SET_BITS_FROM_ISR( xEventGroup, uxBitsToSet );
		xReturn = xTimerPendFunctionCallFromISR( vEventGroupSetBitsCallback, ( void * ) xEventGroup, ( uint32_t ) uxBitsToSet, pxHigherPriorityTaskWoken ); /*lint !e9087 Can't avoid cast to void* as a generic callback function not specific to this use case. Callback casts back to original type so safe. */
 80133c0:	687b      	ldr	r3, [r7, #4]
 80133c2:	68ba      	ldr	r2, [r7, #8]
 80133c4:	68f9      	ldr	r1, [r7, #12]
 80133c6:	4804      	ldr	r0, [pc, #16]	; (80133d8 <xEventGroupSetBitsFromISR+0x24>)
 80133c8:	f002 fa7e 	bl	80158c8 <xTimerPendFunctionCallFromISR>
 80133cc:	6178      	str	r0, [r7, #20]

		return xReturn;
 80133ce:	697b      	ldr	r3, [r7, #20]
	}
 80133d0:	4618      	mov	r0, r3
 80133d2:	3718      	adds	r7, #24
 80133d4:	46bd      	mov	sp, r7
 80133d6:	bd80      	pop	{r7, pc}
 80133d8:	08013357 	.word	0x08013357

080133dc <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80133dc:	b480      	push	{r7}
 80133de:	b083      	sub	sp, #12
 80133e0:	af00      	add	r7, sp, #0
 80133e2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80133e4:	687b      	ldr	r3, [r7, #4]
 80133e6:	f103 0208 	add.w	r2, r3, #8
 80133ea:	687b      	ldr	r3, [r7, #4]
 80133ec:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80133ee:	687b      	ldr	r3, [r7, #4]
 80133f0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80133f4:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80133f6:	687b      	ldr	r3, [r7, #4]
 80133f8:	f103 0208 	add.w	r2, r3, #8
 80133fc:	687b      	ldr	r3, [r7, #4]
 80133fe:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8013400:	687b      	ldr	r3, [r7, #4]
 8013402:	f103 0208 	add.w	r2, r3, #8
 8013406:	687b      	ldr	r3, [r7, #4]
 8013408:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 801340a:	687b      	ldr	r3, [r7, #4]
 801340c:	2200      	movs	r2, #0
 801340e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8013410:	bf00      	nop
 8013412:	370c      	adds	r7, #12
 8013414:	46bd      	mov	sp, r7
 8013416:	f85d 7b04 	ldr.w	r7, [sp], #4
 801341a:	4770      	bx	lr

0801341c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 801341c:	b480      	push	{r7}
 801341e:	b083      	sub	sp, #12
 8013420:	af00      	add	r7, sp, #0
 8013422:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8013424:	687b      	ldr	r3, [r7, #4]
 8013426:	2200      	movs	r2, #0
 8013428:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 801342a:	bf00      	nop
 801342c:	370c      	adds	r7, #12
 801342e:	46bd      	mov	sp, r7
 8013430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013434:	4770      	bx	lr

08013436 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8013436:	b480      	push	{r7}
 8013438:	b085      	sub	sp, #20
 801343a:	af00      	add	r7, sp, #0
 801343c:	6078      	str	r0, [r7, #4]
 801343e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8013440:	687b      	ldr	r3, [r7, #4]
 8013442:	685b      	ldr	r3, [r3, #4]
 8013444:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8013446:	683b      	ldr	r3, [r7, #0]
 8013448:	68fa      	ldr	r2, [r7, #12]
 801344a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 801344c:	68fb      	ldr	r3, [r7, #12]
 801344e:	689a      	ldr	r2, [r3, #8]
 8013450:	683b      	ldr	r3, [r7, #0]
 8013452:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8013454:	68fb      	ldr	r3, [r7, #12]
 8013456:	689b      	ldr	r3, [r3, #8]
 8013458:	683a      	ldr	r2, [r7, #0]
 801345a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 801345c:	68fb      	ldr	r3, [r7, #12]
 801345e:	683a      	ldr	r2, [r7, #0]
 8013460:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8013462:	683b      	ldr	r3, [r7, #0]
 8013464:	687a      	ldr	r2, [r7, #4]
 8013466:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8013468:	687b      	ldr	r3, [r7, #4]
 801346a:	681b      	ldr	r3, [r3, #0]
 801346c:	1c5a      	adds	r2, r3, #1
 801346e:	687b      	ldr	r3, [r7, #4]
 8013470:	601a      	str	r2, [r3, #0]
}
 8013472:	bf00      	nop
 8013474:	3714      	adds	r7, #20
 8013476:	46bd      	mov	sp, r7
 8013478:	f85d 7b04 	ldr.w	r7, [sp], #4
 801347c:	4770      	bx	lr

0801347e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 801347e:	b480      	push	{r7}
 8013480:	b085      	sub	sp, #20
 8013482:	af00      	add	r7, sp, #0
 8013484:	6078      	str	r0, [r7, #4]
 8013486:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8013488:	683b      	ldr	r3, [r7, #0]
 801348a:	681b      	ldr	r3, [r3, #0]
 801348c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 801348e:	68bb      	ldr	r3, [r7, #8]
 8013490:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8013494:	d103      	bne.n	801349e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8013496:	687b      	ldr	r3, [r7, #4]
 8013498:	691b      	ldr	r3, [r3, #16]
 801349a:	60fb      	str	r3, [r7, #12]
 801349c:	e00c      	b.n	80134b8 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 801349e:	687b      	ldr	r3, [r7, #4]
 80134a0:	3308      	adds	r3, #8
 80134a2:	60fb      	str	r3, [r7, #12]
 80134a4:	e002      	b.n	80134ac <vListInsert+0x2e>
 80134a6:	68fb      	ldr	r3, [r7, #12]
 80134a8:	685b      	ldr	r3, [r3, #4]
 80134aa:	60fb      	str	r3, [r7, #12]
 80134ac:	68fb      	ldr	r3, [r7, #12]
 80134ae:	685b      	ldr	r3, [r3, #4]
 80134b0:	681b      	ldr	r3, [r3, #0]
 80134b2:	68ba      	ldr	r2, [r7, #8]
 80134b4:	429a      	cmp	r2, r3
 80134b6:	d2f6      	bcs.n	80134a6 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80134b8:	68fb      	ldr	r3, [r7, #12]
 80134ba:	685a      	ldr	r2, [r3, #4]
 80134bc:	683b      	ldr	r3, [r7, #0]
 80134be:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80134c0:	683b      	ldr	r3, [r7, #0]
 80134c2:	685b      	ldr	r3, [r3, #4]
 80134c4:	683a      	ldr	r2, [r7, #0]
 80134c6:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80134c8:	683b      	ldr	r3, [r7, #0]
 80134ca:	68fa      	ldr	r2, [r7, #12]
 80134cc:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80134ce:	68fb      	ldr	r3, [r7, #12]
 80134d0:	683a      	ldr	r2, [r7, #0]
 80134d2:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80134d4:	683b      	ldr	r3, [r7, #0]
 80134d6:	687a      	ldr	r2, [r7, #4]
 80134d8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80134da:	687b      	ldr	r3, [r7, #4]
 80134dc:	681b      	ldr	r3, [r3, #0]
 80134de:	1c5a      	adds	r2, r3, #1
 80134e0:	687b      	ldr	r3, [r7, #4]
 80134e2:	601a      	str	r2, [r3, #0]
}
 80134e4:	bf00      	nop
 80134e6:	3714      	adds	r7, #20
 80134e8:	46bd      	mov	sp, r7
 80134ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80134ee:	4770      	bx	lr

080134f0 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80134f0:	b480      	push	{r7}
 80134f2:	b085      	sub	sp, #20
 80134f4:	af00      	add	r7, sp, #0
 80134f6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80134f8:	687b      	ldr	r3, [r7, #4]
 80134fa:	691b      	ldr	r3, [r3, #16]
 80134fc:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80134fe:	687b      	ldr	r3, [r7, #4]
 8013500:	685b      	ldr	r3, [r3, #4]
 8013502:	687a      	ldr	r2, [r7, #4]
 8013504:	6892      	ldr	r2, [r2, #8]
 8013506:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8013508:	687b      	ldr	r3, [r7, #4]
 801350a:	689b      	ldr	r3, [r3, #8]
 801350c:	687a      	ldr	r2, [r7, #4]
 801350e:	6852      	ldr	r2, [r2, #4]
 8013510:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8013512:	68fb      	ldr	r3, [r7, #12]
 8013514:	685b      	ldr	r3, [r3, #4]
 8013516:	687a      	ldr	r2, [r7, #4]
 8013518:	429a      	cmp	r2, r3
 801351a:	d103      	bne.n	8013524 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 801351c:	687b      	ldr	r3, [r7, #4]
 801351e:	689a      	ldr	r2, [r3, #8]
 8013520:	68fb      	ldr	r3, [r7, #12]
 8013522:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8013524:	687b      	ldr	r3, [r7, #4]
 8013526:	2200      	movs	r2, #0
 8013528:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 801352a:	68fb      	ldr	r3, [r7, #12]
 801352c:	681b      	ldr	r3, [r3, #0]
 801352e:	1e5a      	subs	r2, r3, #1
 8013530:	68fb      	ldr	r3, [r7, #12]
 8013532:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8013534:	68fb      	ldr	r3, [r7, #12]
 8013536:	681b      	ldr	r3, [r3, #0]
}
 8013538:	4618      	mov	r0, r3
 801353a:	3714      	adds	r7, #20
 801353c:	46bd      	mov	sp, r7
 801353e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013542:	4770      	bx	lr

08013544 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8013544:	b580      	push	{r7, lr}
 8013546:	b084      	sub	sp, #16
 8013548:	af00      	add	r7, sp, #0
 801354a:	6078      	str	r0, [r7, #4]
 801354c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 801354e:	687b      	ldr	r3, [r7, #4]
 8013550:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8013552:	68fb      	ldr	r3, [r7, #12]
 8013554:	2b00      	cmp	r3, #0
 8013556:	d10a      	bne.n	801356e <xQueueGenericReset+0x2a>
	__asm volatile
 8013558:	f04f 0350 	mov.w	r3, #80	; 0x50
 801355c:	f383 8811 	msr	BASEPRI, r3
 8013560:	f3bf 8f6f 	isb	sy
 8013564:	f3bf 8f4f 	dsb	sy
 8013568:	60bb      	str	r3, [r7, #8]
}
 801356a:	bf00      	nop
 801356c:	e7fe      	b.n	801356c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 801356e:	f002 faf9 	bl	8015b64 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8013572:	68fb      	ldr	r3, [r7, #12]
 8013574:	681a      	ldr	r2, [r3, #0]
 8013576:	68fb      	ldr	r3, [r7, #12]
 8013578:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801357a:	68f9      	ldr	r1, [r7, #12]
 801357c:	6c09      	ldr	r1, [r1, #64]	; 0x40
 801357e:	fb01 f303 	mul.w	r3, r1, r3
 8013582:	441a      	add	r2, r3
 8013584:	68fb      	ldr	r3, [r7, #12]
 8013586:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8013588:	68fb      	ldr	r3, [r7, #12]
 801358a:	2200      	movs	r2, #0
 801358c:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 801358e:	68fb      	ldr	r3, [r7, #12]
 8013590:	681a      	ldr	r2, [r3, #0]
 8013592:	68fb      	ldr	r3, [r7, #12]
 8013594:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8013596:	68fb      	ldr	r3, [r7, #12]
 8013598:	681a      	ldr	r2, [r3, #0]
 801359a:	68fb      	ldr	r3, [r7, #12]
 801359c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801359e:	3b01      	subs	r3, #1
 80135a0:	68f9      	ldr	r1, [r7, #12]
 80135a2:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80135a4:	fb01 f303 	mul.w	r3, r1, r3
 80135a8:	441a      	add	r2, r3
 80135aa:	68fb      	ldr	r3, [r7, #12]
 80135ac:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80135ae:	68fb      	ldr	r3, [r7, #12]
 80135b0:	22ff      	movs	r2, #255	; 0xff
 80135b2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80135b6:	68fb      	ldr	r3, [r7, #12]
 80135b8:	22ff      	movs	r2, #255	; 0xff
 80135ba:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 80135be:	683b      	ldr	r3, [r7, #0]
 80135c0:	2b00      	cmp	r3, #0
 80135c2:	d114      	bne.n	80135ee <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80135c4:	68fb      	ldr	r3, [r7, #12]
 80135c6:	691b      	ldr	r3, [r3, #16]
 80135c8:	2b00      	cmp	r3, #0
 80135ca:	d01a      	beq.n	8013602 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80135cc:	68fb      	ldr	r3, [r7, #12]
 80135ce:	3310      	adds	r3, #16
 80135d0:	4618      	mov	r0, r3
 80135d2:	f001 fb13 	bl	8014bfc <xTaskRemoveFromEventList>
 80135d6:	4603      	mov	r3, r0
 80135d8:	2b00      	cmp	r3, #0
 80135da:	d012      	beq.n	8013602 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80135dc:	4b0c      	ldr	r3, [pc, #48]	; (8013610 <xQueueGenericReset+0xcc>)
 80135de:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80135e2:	601a      	str	r2, [r3, #0]
 80135e4:	f3bf 8f4f 	dsb	sy
 80135e8:	f3bf 8f6f 	isb	sy
 80135ec:	e009      	b.n	8013602 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80135ee:	68fb      	ldr	r3, [r7, #12]
 80135f0:	3310      	adds	r3, #16
 80135f2:	4618      	mov	r0, r3
 80135f4:	f7ff fef2 	bl	80133dc <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80135f8:	68fb      	ldr	r3, [r7, #12]
 80135fa:	3324      	adds	r3, #36	; 0x24
 80135fc:	4618      	mov	r0, r3
 80135fe:	f7ff feed 	bl	80133dc <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8013602:	f002 fadf 	bl	8015bc4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8013606:	2301      	movs	r3, #1
}
 8013608:	4618      	mov	r0, r3
 801360a:	3710      	adds	r7, #16
 801360c:	46bd      	mov	sp, r7
 801360e:	bd80      	pop	{r7, pc}
 8013610:	e000ed04 	.word	0xe000ed04

08013614 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8013614:	b580      	push	{r7, lr}
 8013616:	b08e      	sub	sp, #56	; 0x38
 8013618:	af02      	add	r7, sp, #8
 801361a:	60f8      	str	r0, [r7, #12]
 801361c:	60b9      	str	r1, [r7, #8]
 801361e:	607a      	str	r2, [r7, #4]
 8013620:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8013622:	68fb      	ldr	r3, [r7, #12]
 8013624:	2b00      	cmp	r3, #0
 8013626:	d10a      	bne.n	801363e <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8013628:	f04f 0350 	mov.w	r3, #80	; 0x50
 801362c:	f383 8811 	msr	BASEPRI, r3
 8013630:	f3bf 8f6f 	isb	sy
 8013634:	f3bf 8f4f 	dsb	sy
 8013638:	62bb      	str	r3, [r7, #40]	; 0x28
}
 801363a:	bf00      	nop
 801363c:	e7fe      	b.n	801363c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 801363e:	683b      	ldr	r3, [r7, #0]
 8013640:	2b00      	cmp	r3, #0
 8013642:	d10a      	bne.n	801365a <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8013644:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013648:	f383 8811 	msr	BASEPRI, r3
 801364c:	f3bf 8f6f 	isb	sy
 8013650:	f3bf 8f4f 	dsb	sy
 8013654:	627b      	str	r3, [r7, #36]	; 0x24
}
 8013656:	bf00      	nop
 8013658:	e7fe      	b.n	8013658 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 801365a:	687b      	ldr	r3, [r7, #4]
 801365c:	2b00      	cmp	r3, #0
 801365e:	d002      	beq.n	8013666 <xQueueGenericCreateStatic+0x52>
 8013660:	68bb      	ldr	r3, [r7, #8]
 8013662:	2b00      	cmp	r3, #0
 8013664:	d001      	beq.n	801366a <xQueueGenericCreateStatic+0x56>
 8013666:	2301      	movs	r3, #1
 8013668:	e000      	b.n	801366c <xQueueGenericCreateStatic+0x58>
 801366a:	2300      	movs	r3, #0
 801366c:	2b00      	cmp	r3, #0
 801366e:	d10a      	bne.n	8013686 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8013670:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013674:	f383 8811 	msr	BASEPRI, r3
 8013678:	f3bf 8f6f 	isb	sy
 801367c:	f3bf 8f4f 	dsb	sy
 8013680:	623b      	str	r3, [r7, #32]
}
 8013682:	bf00      	nop
 8013684:	e7fe      	b.n	8013684 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8013686:	687b      	ldr	r3, [r7, #4]
 8013688:	2b00      	cmp	r3, #0
 801368a:	d102      	bne.n	8013692 <xQueueGenericCreateStatic+0x7e>
 801368c:	68bb      	ldr	r3, [r7, #8]
 801368e:	2b00      	cmp	r3, #0
 8013690:	d101      	bne.n	8013696 <xQueueGenericCreateStatic+0x82>
 8013692:	2301      	movs	r3, #1
 8013694:	e000      	b.n	8013698 <xQueueGenericCreateStatic+0x84>
 8013696:	2300      	movs	r3, #0
 8013698:	2b00      	cmp	r3, #0
 801369a:	d10a      	bne.n	80136b2 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 801369c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80136a0:	f383 8811 	msr	BASEPRI, r3
 80136a4:	f3bf 8f6f 	isb	sy
 80136a8:	f3bf 8f4f 	dsb	sy
 80136ac:	61fb      	str	r3, [r7, #28]
}
 80136ae:	bf00      	nop
 80136b0:	e7fe      	b.n	80136b0 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80136b2:	2350      	movs	r3, #80	; 0x50
 80136b4:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80136b6:	697b      	ldr	r3, [r7, #20]
 80136b8:	2b50      	cmp	r3, #80	; 0x50
 80136ba:	d00a      	beq.n	80136d2 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 80136bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80136c0:	f383 8811 	msr	BASEPRI, r3
 80136c4:	f3bf 8f6f 	isb	sy
 80136c8:	f3bf 8f4f 	dsb	sy
 80136cc:	61bb      	str	r3, [r7, #24]
}
 80136ce:	bf00      	nop
 80136d0:	e7fe      	b.n	80136d0 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80136d2:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80136d4:	683b      	ldr	r3, [r7, #0]
 80136d6:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 80136d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80136da:	2b00      	cmp	r3, #0
 80136dc:	d00d      	beq.n	80136fa <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80136de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80136e0:	2201      	movs	r2, #1
 80136e2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80136e6:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 80136ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80136ec:	9300      	str	r3, [sp, #0]
 80136ee:	4613      	mov	r3, r2
 80136f0:	687a      	ldr	r2, [r7, #4]
 80136f2:	68b9      	ldr	r1, [r7, #8]
 80136f4:	68f8      	ldr	r0, [r7, #12]
 80136f6:	f000 f83f 	bl	8013778 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80136fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 80136fc:	4618      	mov	r0, r3
 80136fe:	3730      	adds	r7, #48	; 0x30
 8013700:	46bd      	mov	sp, r7
 8013702:	bd80      	pop	{r7, pc}

08013704 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8013704:	b580      	push	{r7, lr}
 8013706:	b08a      	sub	sp, #40	; 0x28
 8013708:	af02      	add	r7, sp, #8
 801370a:	60f8      	str	r0, [r7, #12]
 801370c:	60b9      	str	r1, [r7, #8]
 801370e:	4613      	mov	r3, r2
 8013710:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8013712:	68fb      	ldr	r3, [r7, #12]
 8013714:	2b00      	cmp	r3, #0
 8013716:	d10a      	bne.n	801372e <xQueueGenericCreate+0x2a>
	__asm volatile
 8013718:	f04f 0350 	mov.w	r3, #80	; 0x50
 801371c:	f383 8811 	msr	BASEPRI, r3
 8013720:	f3bf 8f6f 	isb	sy
 8013724:	f3bf 8f4f 	dsb	sy
 8013728:	613b      	str	r3, [r7, #16]
}
 801372a:	bf00      	nop
 801372c:	e7fe      	b.n	801372c <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801372e:	68fb      	ldr	r3, [r7, #12]
 8013730:	68ba      	ldr	r2, [r7, #8]
 8013732:	fb02 f303 	mul.w	r3, r2, r3
 8013736:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8013738:	69fb      	ldr	r3, [r7, #28]
 801373a:	3350      	adds	r3, #80	; 0x50
 801373c:	4618      	mov	r0, r3
 801373e:	f002 fb33 	bl	8015da8 <pvPortMalloc>
 8013742:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8013744:	69bb      	ldr	r3, [r7, #24]
 8013746:	2b00      	cmp	r3, #0
 8013748:	d011      	beq.n	801376e <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 801374a:	69bb      	ldr	r3, [r7, #24]
 801374c:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 801374e:	697b      	ldr	r3, [r7, #20]
 8013750:	3350      	adds	r3, #80	; 0x50
 8013752:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8013754:	69bb      	ldr	r3, [r7, #24]
 8013756:	2200      	movs	r2, #0
 8013758:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 801375c:	79fa      	ldrb	r2, [r7, #7]
 801375e:	69bb      	ldr	r3, [r7, #24]
 8013760:	9300      	str	r3, [sp, #0]
 8013762:	4613      	mov	r3, r2
 8013764:	697a      	ldr	r2, [r7, #20]
 8013766:	68b9      	ldr	r1, [r7, #8]
 8013768:	68f8      	ldr	r0, [r7, #12]
 801376a:	f000 f805 	bl	8013778 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 801376e:	69bb      	ldr	r3, [r7, #24]
	}
 8013770:	4618      	mov	r0, r3
 8013772:	3720      	adds	r7, #32
 8013774:	46bd      	mov	sp, r7
 8013776:	bd80      	pop	{r7, pc}

08013778 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8013778:	b580      	push	{r7, lr}
 801377a:	b084      	sub	sp, #16
 801377c:	af00      	add	r7, sp, #0
 801377e:	60f8      	str	r0, [r7, #12]
 8013780:	60b9      	str	r1, [r7, #8]
 8013782:	607a      	str	r2, [r7, #4]
 8013784:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8013786:	68bb      	ldr	r3, [r7, #8]
 8013788:	2b00      	cmp	r3, #0
 801378a:	d103      	bne.n	8013794 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 801378c:	69bb      	ldr	r3, [r7, #24]
 801378e:	69ba      	ldr	r2, [r7, #24]
 8013790:	601a      	str	r2, [r3, #0]
 8013792:	e002      	b.n	801379a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8013794:	69bb      	ldr	r3, [r7, #24]
 8013796:	687a      	ldr	r2, [r7, #4]
 8013798:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 801379a:	69bb      	ldr	r3, [r7, #24]
 801379c:	68fa      	ldr	r2, [r7, #12]
 801379e:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80137a0:	69bb      	ldr	r3, [r7, #24]
 80137a2:	68ba      	ldr	r2, [r7, #8]
 80137a4:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80137a6:	2101      	movs	r1, #1
 80137a8:	69b8      	ldr	r0, [r7, #24]
 80137aa:	f7ff fecb 	bl	8013544 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80137ae:	69bb      	ldr	r3, [r7, #24]
 80137b0:	78fa      	ldrb	r2, [r7, #3]
 80137b2:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80137b6:	bf00      	nop
 80137b8:	3710      	adds	r7, #16
 80137ba:	46bd      	mov	sp, r7
 80137bc:	bd80      	pop	{r7, pc}
	...

080137c0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80137c0:	b580      	push	{r7, lr}
 80137c2:	b08e      	sub	sp, #56	; 0x38
 80137c4:	af00      	add	r7, sp, #0
 80137c6:	60f8      	str	r0, [r7, #12]
 80137c8:	60b9      	str	r1, [r7, #8]
 80137ca:	607a      	str	r2, [r7, #4]
 80137cc:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80137ce:	2300      	movs	r3, #0
 80137d0:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80137d2:	68fb      	ldr	r3, [r7, #12]
 80137d4:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80137d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80137d8:	2b00      	cmp	r3, #0
 80137da:	d10a      	bne.n	80137f2 <xQueueGenericSend+0x32>
	__asm volatile
 80137dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80137e0:	f383 8811 	msr	BASEPRI, r3
 80137e4:	f3bf 8f6f 	isb	sy
 80137e8:	f3bf 8f4f 	dsb	sy
 80137ec:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80137ee:	bf00      	nop
 80137f0:	e7fe      	b.n	80137f0 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80137f2:	68bb      	ldr	r3, [r7, #8]
 80137f4:	2b00      	cmp	r3, #0
 80137f6:	d103      	bne.n	8013800 <xQueueGenericSend+0x40>
 80137f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80137fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80137fc:	2b00      	cmp	r3, #0
 80137fe:	d101      	bne.n	8013804 <xQueueGenericSend+0x44>
 8013800:	2301      	movs	r3, #1
 8013802:	e000      	b.n	8013806 <xQueueGenericSend+0x46>
 8013804:	2300      	movs	r3, #0
 8013806:	2b00      	cmp	r3, #0
 8013808:	d10a      	bne.n	8013820 <xQueueGenericSend+0x60>
	__asm volatile
 801380a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801380e:	f383 8811 	msr	BASEPRI, r3
 8013812:	f3bf 8f6f 	isb	sy
 8013816:	f3bf 8f4f 	dsb	sy
 801381a:	627b      	str	r3, [r7, #36]	; 0x24
}
 801381c:	bf00      	nop
 801381e:	e7fe      	b.n	801381e <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8013820:	683b      	ldr	r3, [r7, #0]
 8013822:	2b02      	cmp	r3, #2
 8013824:	d103      	bne.n	801382e <xQueueGenericSend+0x6e>
 8013826:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013828:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801382a:	2b01      	cmp	r3, #1
 801382c:	d101      	bne.n	8013832 <xQueueGenericSend+0x72>
 801382e:	2301      	movs	r3, #1
 8013830:	e000      	b.n	8013834 <xQueueGenericSend+0x74>
 8013832:	2300      	movs	r3, #0
 8013834:	2b00      	cmp	r3, #0
 8013836:	d10a      	bne.n	801384e <xQueueGenericSend+0x8e>
	__asm volatile
 8013838:	f04f 0350 	mov.w	r3, #80	; 0x50
 801383c:	f383 8811 	msr	BASEPRI, r3
 8013840:	f3bf 8f6f 	isb	sy
 8013844:	f3bf 8f4f 	dsb	sy
 8013848:	623b      	str	r3, [r7, #32]
}
 801384a:	bf00      	nop
 801384c:	e7fe      	b.n	801384c <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 801384e:	f001 fbf5 	bl	801503c <xTaskGetSchedulerState>
 8013852:	4603      	mov	r3, r0
 8013854:	2b00      	cmp	r3, #0
 8013856:	d102      	bne.n	801385e <xQueueGenericSend+0x9e>
 8013858:	687b      	ldr	r3, [r7, #4]
 801385a:	2b00      	cmp	r3, #0
 801385c:	d101      	bne.n	8013862 <xQueueGenericSend+0xa2>
 801385e:	2301      	movs	r3, #1
 8013860:	e000      	b.n	8013864 <xQueueGenericSend+0xa4>
 8013862:	2300      	movs	r3, #0
 8013864:	2b00      	cmp	r3, #0
 8013866:	d10a      	bne.n	801387e <xQueueGenericSend+0xbe>
	__asm volatile
 8013868:	f04f 0350 	mov.w	r3, #80	; 0x50
 801386c:	f383 8811 	msr	BASEPRI, r3
 8013870:	f3bf 8f6f 	isb	sy
 8013874:	f3bf 8f4f 	dsb	sy
 8013878:	61fb      	str	r3, [r7, #28]
}
 801387a:	bf00      	nop
 801387c:	e7fe      	b.n	801387c <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 801387e:	f002 f971 	bl	8015b64 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8013882:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013884:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8013886:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013888:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801388a:	429a      	cmp	r2, r3
 801388c:	d302      	bcc.n	8013894 <xQueueGenericSend+0xd4>
 801388e:	683b      	ldr	r3, [r7, #0]
 8013890:	2b02      	cmp	r3, #2
 8013892:	d129      	bne.n	80138e8 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8013894:	683a      	ldr	r2, [r7, #0]
 8013896:	68b9      	ldr	r1, [r7, #8]
 8013898:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801389a:	f000 fa8b 	bl	8013db4 <prvCopyDataToQueue>
 801389e:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80138a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80138a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80138a4:	2b00      	cmp	r3, #0
 80138a6:	d010      	beq.n	80138ca <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80138a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80138aa:	3324      	adds	r3, #36	; 0x24
 80138ac:	4618      	mov	r0, r3
 80138ae:	f001 f9a5 	bl	8014bfc <xTaskRemoveFromEventList>
 80138b2:	4603      	mov	r3, r0
 80138b4:	2b00      	cmp	r3, #0
 80138b6:	d013      	beq.n	80138e0 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80138b8:	4b3f      	ldr	r3, [pc, #252]	; (80139b8 <xQueueGenericSend+0x1f8>)
 80138ba:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80138be:	601a      	str	r2, [r3, #0]
 80138c0:	f3bf 8f4f 	dsb	sy
 80138c4:	f3bf 8f6f 	isb	sy
 80138c8:	e00a      	b.n	80138e0 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80138ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80138cc:	2b00      	cmp	r3, #0
 80138ce:	d007      	beq.n	80138e0 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80138d0:	4b39      	ldr	r3, [pc, #228]	; (80139b8 <xQueueGenericSend+0x1f8>)
 80138d2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80138d6:	601a      	str	r2, [r3, #0]
 80138d8:	f3bf 8f4f 	dsb	sy
 80138dc:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80138e0:	f002 f970 	bl	8015bc4 <vPortExitCritical>
				return pdPASS;
 80138e4:	2301      	movs	r3, #1
 80138e6:	e063      	b.n	80139b0 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80138e8:	687b      	ldr	r3, [r7, #4]
 80138ea:	2b00      	cmp	r3, #0
 80138ec:	d103      	bne.n	80138f6 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80138ee:	f002 f969 	bl	8015bc4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80138f2:	2300      	movs	r3, #0
 80138f4:	e05c      	b.n	80139b0 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 80138f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80138f8:	2b00      	cmp	r3, #0
 80138fa:	d106      	bne.n	801390a <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80138fc:	f107 0314 	add.w	r3, r7, #20
 8013900:	4618      	mov	r0, r3
 8013902:	f001 fa41 	bl	8014d88 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8013906:	2301      	movs	r3, #1
 8013908:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 801390a:	f002 f95b 	bl	8015bc4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 801390e:	f000 ff15 	bl	801473c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8013912:	f002 f927 	bl	8015b64 <vPortEnterCritical>
 8013916:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013918:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 801391c:	b25b      	sxtb	r3, r3
 801391e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8013922:	d103      	bne.n	801392c <xQueueGenericSend+0x16c>
 8013924:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013926:	2200      	movs	r2, #0
 8013928:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 801392c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801392e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8013932:	b25b      	sxtb	r3, r3
 8013934:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8013938:	d103      	bne.n	8013942 <xQueueGenericSend+0x182>
 801393a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801393c:	2200      	movs	r2, #0
 801393e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8013942:	f002 f93f 	bl	8015bc4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8013946:	1d3a      	adds	r2, r7, #4
 8013948:	f107 0314 	add.w	r3, r7, #20
 801394c:	4611      	mov	r1, r2
 801394e:	4618      	mov	r0, r3
 8013950:	f001 fa30 	bl	8014db4 <xTaskCheckForTimeOut>
 8013954:	4603      	mov	r3, r0
 8013956:	2b00      	cmp	r3, #0
 8013958:	d124      	bne.n	80139a4 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 801395a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801395c:	f000 fb22 	bl	8013fa4 <prvIsQueueFull>
 8013960:	4603      	mov	r3, r0
 8013962:	2b00      	cmp	r3, #0
 8013964:	d018      	beq.n	8013998 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8013966:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013968:	3310      	adds	r3, #16
 801396a:	687a      	ldr	r2, [r7, #4]
 801396c:	4611      	mov	r1, r2
 801396e:	4618      	mov	r0, r3
 8013970:	f001 f8b8 	bl	8014ae4 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8013974:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8013976:	f000 faad 	bl	8013ed4 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 801397a:	f000 feed 	bl	8014758 <xTaskResumeAll>
 801397e:	4603      	mov	r3, r0
 8013980:	2b00      	cmp	r3, #0
 8013982:	f47f af7c 	bne.w	801387e <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8013986:	4b0c      	ldr	r3, [pc, #48]	; (80139b8 <xQueueGenericSend+0x1f8>)
 8013988:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801398c:	601a      	str	r2, [r3, #0]
 801398e:	f3bf 8f4f 	dsb	sy
 8013992:	f3bf 8f6f 	isb	sy
 8013996:	e772      	b.n	801387e <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8013998:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801399a:	f000 fa9b 	bl	8013ed4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 801399e:	f000 fedb 	bl	8014758 <xTaskResumeAll>
 80139a2:	e76c      	b.n	801387e <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80139a4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80139a6:	f000 fa95 	bl	8013ed4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80139aa:	f000 fed5 	bl	8014758 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80139ae:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80139b0:	4618      	mov	r0, r3
 80139b2:	3738      	adds	r7, #56	; 0x38
 80139b4:	46bd      	mov	sp, r7
 80139b6:	bd80      	pop	{r7, pc}
 80139b8:	e000ed04 	.word	0xe000ed04

080139bc <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80139bc:	b580      	push	{r7, lr}
 80139be:	b090      	sub	sp, #64	; 0x40
 80139c0:	af00      	add	r7, sp, #0
 80139c2:	60f8      	str	r0, [r7, #12]
 80139c4:	60b9      	str	r1, [r7, #8]
 80139c6:	607a      	str	r2, [r7, #4]
 80139c8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80139ca:	68fb      	ldr	r3, [r7, #12]
 80139cc:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 80139ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80139d0:	2b00      	cmp	r3, #0
 80139d2:	d10a      	bne.n	80139ea <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 80139d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80139d8:	f383 8811 	msr	BASEPRI, r3
 80139dc:	f3bf 8f6f 	isb	sy
 80139e0:	f3bf 8f4f 	dsb	sy
 80139e4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80139e6:	bf00      	nop
 80139e8:	e7fe      	b.n	80139e8 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80139ea:	68bb      	ldr	r3, [r7, #8]
 80139ec:	2b00      	cmp	r3, #0
 80139ee:	d103      	bne.n	80139f8 <xQueueGenericSendFromISR+0x3c>
 80139f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80139f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80139f4:	2b00      	cmp	r3, #0
 80139f6:	d101      	bne.n	80139fc <xQueueGenericSendFromISR+0x40>
 80139f8:	2301      	movs	r3, #1
 80139fa:	e000      	b.n	80139fe <xQueueGenericSendFromISR+0x42>
 80139fc:	2300      	movs	r3, #0
 80139fe:	2b00      	cmp	r3, #0
 8013a00:	d10a      	bne.n	8013a18 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8013a02:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013a06:	f383 8811 	msr	BASEPRI, r3
 8013a0a:	f3bf 8f6f 	isb	sy
 8013a0e:	f3bf 8f4f 	dsb	sy
 8013a12:	627b      	str	r3, [r7, #36]	; 0x24
}
 8013a14:	bf00      	nop
 8013a16:	e7fe      	b.n	8013a16 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8013a18:	683b      	ldr	r3, [r7, #0]
 8013a1a:	2b02      	cmp	r3, #2
 8013a1c:	d103      	bne.n	8013a26 <xQueueGenericSendFromISR+0x6a>
 8013a1e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013a20:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8013a22:	2b01      	cmp	r3, #1
 8013a24:	d101      	bne.n	8013a2a <xQueueGenericSendFromISR+0x6e>
 8013a26:	2301      	movs	r3, #1
 8013a28:	e000      	b.n	8013a2c <xQueueGenericSendFromISR+0x70>
 8013a2a:	2300      	movs	r3, #0
 8013a2c:	2b00      	cmp	r3, #0
 8013a2e:	d10a      	bne.n	8013a46 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8013a30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013a34:	f383 8811 	msr	BASEPRI, r3
 8013a38:	f3bf 8f6f 	isb	sy
 8013a3c:	f3bf 8f4f 	dsb	sy
 8013a40:	623b      	str	r3, [r7, #32]
}
 8013a42:	bf00      	nop
 8013a44:	e7fe      	b.n	8013a44 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8013a46:	f002 f96f 	bl	8015d28 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8013a4a:	f3ef 8211 	mrs	r2, BASEPRI
 8013a4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013a52:	f383 8811 	msr	BASEPRI, r3
 8013a56:	f3bf 8f6f 	isb	sy
 8013a5a:	f3bf 8f4f 	dsb	sy
 8013a5e:	61fa      	str	r2, [r7, #28]
 8013a60:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8013a62:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8013a64:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8013a66:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013a68:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8013a6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013a6c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8013a6e:	429a      	cmp	r2, r3
 8013a70:	d302      	bcc.n	8013a78 <xQueueGenericSendFromISR+0xbc>
 8013a72:	683b      	ldr	r3, [r7, #0]
 8013a74:	2b02      	cmp	r3, #2
 8013a76:	d12f      	bne.n	8013ad8 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8013a78:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013a7a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8013a7e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8013a82:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013a84:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8013a86:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8013a88:	683a      	ldr	r2, [r7, #0]
 8013a8a:	68b9      	ldr	r1, [r7, #8]
 8013a8c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8013a8e:	f000 f991 	bl	8013db4 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8013a92:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8013a96:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8013a9a:	d112      	bne.n	8013ac2 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8013a9c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013a9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013aa0:	2b00      	cmp	r3, #0
 8013aa2:	d016      	beq.n	8013ad2 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8013aa4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013aa6:	3324      	adds	r3, #36	; 0x24
 8013aa8:	4618      	mov	r0, r3
 8013aaa:	f001 f8a7 	bl	8014bfc <xTaskRemoveFromEventList>
 8013aae:	4603      	mov	r3, r0
 8013ab0:	2b00      	cmp	r3, #0
 8013ab2:	d00e      	beq.n	8013ad2 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8013ab4:	687b      	ldr	r3, [r7, #4]
 8013ab6:	2b00      	cmp	r3, #0
 8013ab8:	d00b      	beq.n	8013ad2 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8013aba:	687b      	ldr	r3, [r7, #4]
 8013abc:	2201      	movs	r2, #1
 8013abe:	601a      	str	r2, [r3, #0]
 8013ac0:	e007      	b.n	8013ad2 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8013ac2:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8013ac6:	3301      	adds	r3, #1
 8013ac8:	b2db      	uxtb	r3, r3
 8013aca:	b25a      	sxtb	r2, r3
 8013acc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013ace:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8013ad2:	2301      	movs	r3, #1
 8013ad4:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8013ad6:	e001      	b.n	8013adc <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8013ad8:	2300      	movs	r3, #0
 8013ada:	63fb      	str	r3, [r7, #60]	; 0x3c
 8013adc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8013ade:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8013ae0:	697b      	ldr	r3, [r7, #20]
 8013ae2:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8013ae6:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8013ae8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8013aea:	4618      	mov	r0, r3
 8013aec:	3740      	adds	r7, #64	; 0x40
 8013aee:	46bd      	mov	sp, r7
 8013af0:	bd80      	pop	{r7, pc}
	...

08013af4 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8013af4:	b580      	push	{r7, lr}
 8013af6:	b08c      	sub	sp, #48	; 0x30
 8013af8:	af00      	add	r7, sp, #0
 8013afa:	60f8      	str	r0, [r7, #12]
 8013afc:	60b9      	str	r1, [r7, #8]
 8013afe:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8013b00:	2300      	movs	r3, #0
 8013b02:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8013b04:	68fb      	ldr	r3, [r7, #12]
 8013b06:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8013b08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013b0a:	2b00      	cmp	r3, #0
 8013b0c:	d10a      	bne.n	8013b24 <xQueueReceive+0x30>
	__asm volatile
 8013b0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013b12:	f383 8811 	msr	BASEPRI, r3
 8013b16:	f3bf 8f6f 	isb	sy
 8013b1a:	f3bf 8f4f 	dsb	sy
 8013b1e:	623b      	str	r3, [r7, #32]
}
 8013b20:	bf00      	nop
 8013b22:	e7fe      	b.n	8013b22 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8013b24:	68bb      	ldr	r3, [r7, #8]
 8013b26:	2b00      	cmp	r3, #0
 8013b28:	d103      	bne.n	8013b32 <xQueueReceive+0x3e>
 8013b2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013b2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8013b2e:	2b00      	cmp	r3, #0
 8013b30:	d101      	bne.n	8013b36 <xQueueReceive+0x42>
 8013b32:	2301      	movs	r3, #1
 8013b34:	e000      	b.n	8013b38 <xQueueReceive+0x44>
 8013b36:	2300      	movs	r3, #0
 8013b38:	2b00      	cmp	r3, #0
 8013b3a:	d10a      	bne.n	8013b52 <xQueueReceive+0x5e>
	__asm volatile
 8013b3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013b40:	f383 8811 	msr	BASEPRI, r3
 8013b44:	f3bf 8f6f 	isb	sy
 8013b48:	f3bf 8f4f 	dsb	sy
 8013b4c:	61fb      	str	r3, [r7, #28]
}
 8013b4e:	bf00      	nop
 8013b50:	e7fe      	b.n	8013b50 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8013b52:	f001 fa73 	bl	801503c <xTaskGetSchedulerState>
 8013b56:	4603      	mov	r3, r0
 8013b58:	2b00      	cmp	r3, #0
 8013b5a:	d102      	bne.n	8013b62 <xQueueReceive+0x6e>
 8013b5c:	687b      	ldr	r3, [r7, #4]
 8013b5e:	2b00      	cmp	r3, #0
 8013b60:	d101      	bne.n	8013b66 <xQueueReceive+0x72>
 8013b62:	2301      	movs	r3, #1
 8013b64:	e000      	b.n	8013b68 <xQueueReceive+0x74>
 8013b66:	2300      	movs	r3, #0
 8013b68:	2b00      	cmp	r3, #0
 8013b6a:	d10a      	bne.n	8013b82 <xQueueReceive+0x8e>
	__asm volatile
 8013b6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013b70:	f383 8811 	msr	BASEPRI, r3
 8013b74:	f3bf 8f6f 	isb	sy
 8013b78:	f3bf 8f4f 	dsb	sy
 8013b7c:	61bb      	str	r3, [r7, #24]
}
 8013b7e:	bf00      	nop
 8013b80:	e7fe      	b.n	8013b80 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8013b82:	f001 ffef 	bl	8015b64 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8013b86:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013b88:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8013b8a:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8013b8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013b8e:	2b00      	cmp	r3, #0
 8013b90:	d01f      	beq.n	8013bd2 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8013b92:	68b9      	ldr	r1, [r7, #8]
 8013b94:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8013b96:	f000 f977 	bl	8013e88 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8013b9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013b9c:	1e5a      	subs	r2, r3, #1
 8013b9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013ba0:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8013ba2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013ba4:	691b      	ldr	r3, [r3, #16]
 8013ba6:	2b00      	cmp	r3, #0
 8013ba8:	d00f      	beq.n	8013bca <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8013baa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013bac:	3310      	adds	r3, #16
 8013bae:	4618      	mov	r0, r3
 8013bb0:	f001 f824 	bl	8014bfc <xTaskRemoveFromEventList>
 8013bb4:	4603      	mov	r3, r0
 8013bb6:	2b00      	cmp	r3, #0
 8013bb8:	d007      	beq.n	8013bca <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8013bba:	4b3d      	ldr	r3, [pc, #244]	; (8013cb0 <xQueueReceive+0x1bc>)
 8013bbc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8013bc0:	601a      	str	r2, [r3, #0]
 8013bc2:	f3bf 8f4f 	dsb	sy
 8013bc6:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8013bca:	f001 fffb 	bl	8015bc4 <vPortExitCritical>
				return pdPASS;
 8013bce:	2301      	movs	r3, #1
 8013bd0:	e069      	b.n	8013ca6 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8013bd2:	687b      	ldr	r3, [r7, #4]
 8013bd4:	2b00      	cmp	r3, #0
 8013bd6:	d103      	bne.n	8013be0 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8013bd8:	f001 fff4 	bl	8015bc4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8013bdc:	2300      	movs	r3, #0
 8013bde:	e062      	b.n	8013ca6 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8013be0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013be2:	2b00      	cmp	r3, #0
 8013be4:	d106      	bne.n	8013bf4 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8013be6:	f107 0310 	add.w	r3, r7, #16
 8013bea:	4618      	mov	r0, r3
 8013bec:	f001 f8cc 	bl	8014d88 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8013bf0:	2301      	movs	r3, #1
 8013bf2:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8013bf4:	f001 ffe6 	bl	8015bc4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8013bf8:	f000 fda0 	bl	801473c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8013bfc:	f001 ffb2 	bl	8015b64 <vPortEnterCritical>
 8013c00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013c02:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8013c06:	b25b      	sxtb	r3, r3
 8013c08:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8013c0c:	d103      	bne.n	8013c16 <xQueueReceive+0x122>
 8013c0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013c10:	2200      	movs	r2, #0
 8013c12:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8013c16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013c18:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8013c1c:	b25b      	sxtb	r3, r3
 8013c1e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8013c22:	d103      	bne.n	8013c2c <xQueueReceive+0x138>
 8013c24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013c26:	2200      	movs	r2, #0
 8013c28:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8013c2c:	f001 ffca 	bl	8015bc4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8013c30:	1d3a      	adds	r2, r7, #4
 8013c32:	f107 0310 	add.w	r3, r7, #16
 8013c36:	4611      	mov	r1, r2
 8013c38:	4618      	mov	r0, r3
 8013c3a:	f001 f8bb 	bl	8014db4 <xTaskCheckForTimeOut>
 8013c3e:	4603      	mov	r3, r0
 8013c40:	2b00      	cmp	r3, #0
 8013c42:	d123      	bne.n	8013c8c <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8013c44:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8013c46:	f000 f997 	bl	8013f78 <prvIsQueueEmpty>
 8013c4a:	4603      	mov	r3, r0
 8013c4c:	2b00      	cmp	r3, #0
 8013c4e:	d017      	beq.n	8013c80 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8013c50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013c52:	3324      	adds	r3, #36	; 0x24
 8013c54:	687a      	ldr	r2, [r7, #4]
 8013c56:	4611      	mov	r1, r2
 8013c58:	4618      	mov	r0, r3
 8013c5a:	f000 ff43 	bl	8014ae4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8013c5e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8013c60:	f000 f938 	bl	8013ed4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8013c64:	f000 fd78 	bl	8014758 <xTaskResumeAll>
 8013c68:	4603      	mov	r3, r0
 8013c6a:	2b00      	cmp	r3, #0
 8013c6c:	d189      	bne.n	8013b82 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8013c6e:	4b10      	ldr	r3, [pc, #64]	; (8013cb0 <xQueueReceive+0x1bc>)
 8013c70:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8013c74:	601a      	str	r2, [r3, #0]
 8013c76:	f3bf 8f4f 	dsb	sy
 8013c7a:	f3bf 8f6f 	isb	sy
 8013c7e:	e780      	b.n	8013b82 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8013c80:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8013c82:	f000 f927 	bl	8013ed4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8013c86:	f000 fd67 	bl	8014758 <xTaskResumeAll>
 8013c8a:	e77a      	b.n	8013b82 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8013c8c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8013c8e:	f000 f921 	bl	8013ed4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8013c92:	f000 fd61 	bl	8014758 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8013c96:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8013c98:	f000 f96e 	bl	8013f78 <prvIsQueueEmpty>
 8013c9c:	4603      	mov	r3, r0
 8013c9e:	2b00      	cmp	r3, #0
 8013ca0:	f43f af6f 	beq.w	8013b82 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8013ca4:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8013ca6:	4618      	mov	r0, r3
 8013ca8:	3730      	adds	r7, #48	; 0x30
 8013caa:	46bd      	mov	sp, r7
 8013cac:	bd80      	pop	{r7, pc}
 8013cae:	bf00      	nop
 8013cb0:	e000ed04 	.word	0xe000ed04

08013cb4 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8013cb4:	b580      	push	{r7, lr}
 8013cb6:	b08e      	sub	sp, #56	; 0x38
 8013cb8:	af00      	add	r7, sp, #0
 8013cba:	60f8      	str	r0, [r7, #12]
 8013cbc:	60b9      	str	r1, [r7, #8]
 8013cbe:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8013cc0:	68fb      	ldr	r3, [r7, #12]
 8013cc2:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8013cc4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013cc6:	2b00      	cmp	r3, #0
 8013cc8:	d10a      	bne.n	8013ce0 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 8013cca:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013cce:	f383 8811 	msr	BASEPRI, r3
 8013cd2:	f3bf 8f6f 	isb	sy
 8013cd6:	f3bf 8f4f 	dsb	sy
 8013cda:	623b      	str	r3, [r7, #32]
}
 8013cdc:	bf00      	nop
 8013cde:	e7fe      	b.n	8013cde <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8013ce0:	68bb      	ldr	r3, [r7, #8]
 8013ce2:	2b00      	cmp	r3, #0
 8013ce4:	d103      	bne.n	8013cee <xQueueReceiveFromISR+0x3a>
 8013ce6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013ce8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8013cea:	2b00      	cmp	r3, #0
 8013cec:	d101      	bne.n	8013cf2 <xQueueReceiveFromISR+0x3e>
 8013cee:	2301      	movs	r3, #1
 8013cf0:	e000      	b.n	8013cf4 <xQueueReceiveFromISR+0x40>
 8013cf2:	2300      	movs	r3, #0
 8013cf4:	2b00      	cmp	r3, #0
 8013cf6:	d10a      	bne.n	8013d0e <xQueueReceiveFromISR+0x5a>
	__asm volatile
 8013cf8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013cfc:	f383 8811 	msr	BASEPRI, r3
 8013d00:	f3bf 8f6f 	isb	sy
 8013d04:	f3bf 8f4f 	dsb	sy
 8013d08:	61fb      	str	r3, [r7, #28]
}
 8013d0a:	bf00      	nop
 8013d0c:	e7fe      	b.n	8013d0c <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8013d0e:	f002 f80b 	bl	8015d28 <vPortValidateInterruptPriority>
	__asm volatile
 8013d12:	f3ef 8211 	mrs	r2, BASEPRI
 8013d16:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013d1a:	f383 8811 	msr	BASEPRI, r3
 8013d1e:	f3bf 8f6f 	isb	sy
 8013d22:	f3bf 8f4f 	dsb	sy
 8013d26:	61ba      	str	r2, [r7, #24]
 8013d28:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8013d2a:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8013d2c:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8013d2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013d30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8013d32:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8013d34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013d36:	2b00      	cmp	r3, #0
 8013d38:	d02f      	beq.n	8013d9a <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8013d3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013d3c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8013d40:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8013d44:	68b9      	ldr	r1, [r7, #8]
 8013d46:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8013d48:	f000 f89e 	bl	8013e88 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8013d4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013d4e:	1e5a      	subs	r2, r3, #1
 8013d50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013d52:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8013d54:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8013d58:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8013d5c:	d112      	bne.n	8013d84 <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8013d5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013d60:	691b      	ldr	r3, [r3, #16]
 8013d62:	2b00      	cmp	r3, #0
 8013d64:	d016      	beq.n	8013d94 <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8013d66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013d68:	3310      	adds	r3, #16
 8013d6a:	4618      	mov	r0, r3
 8013d6c:	f000 ff46 	bl	8014bfc <xTaskRemoveFromEventList>
 8013d70:	4603      	mov	r3, r0
 8013d72:	2b00      	cmp	r3, #0
 8013d74:	d00e      	beq.n	8013d94 <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8013d76:	687b      	ldr	r3, [r7, #4]
 8013d78:	2b00      	cmp	r3, #0
 8013d7a:	d00b      	beq.n	8013d94 <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8013d7c:	687b      	ldr	r3, [r7, #4]
 8013d7e:	2201      	movs	r2, #1
 8013d80:	601a      	str	r2, [r3, #0]
 8013d82:	e007      	b.n	8013d94 <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8013d84:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8013d88:	3301      	adds	r3, #1
 8013d8a:	b2db      	uxtb	r3, r3
 8013d8c:	b25a      	sxtb	r2, r3
 8013d8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013d90:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 8013d94:	2301      	movs	r3, #1
 8013d96:	637b      	str	r3, [r7, #52]	; 0x34
 8013d98:	e001      	b.n	8013d9e <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 8013d9a:	2300      	movs	r3, #0
 8013d9c:	637b      	str	r3, [r7, #52]	; 0x34
 8013d9e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013da0:	613b      	str	r3, [r7, #16]
	__asm volatile
 8013da2:	693b      	ldr	r3, [r7, #16]
 8013da4:	f383 8811 	msr	BASEPRI, r3
}
 8013da8:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8013daa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8013dac:	4618      	mov	r0, r3
 8013dae:	3738      	adds	r7, #56	; 0x38
 8013db0:	46bd      	mov	sp, r7
 8013db2:	bd80      	pop	{r7, pc}

08013db4 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8013db4:	b580      	push	{r7, lr}
 8013db6:	b086      	sub	sp, #24
 8013db8:	af00      	add	r7, sp, #0
 8013dba:	60f8      	str	r0, [r7, #12]
 8013dbc:	60b9      	str	r1, [r7, #8]
 8013dbe:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8013dc0:	2300      	movs	r3, #0
 8013dc2:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8013dc4:	68fb      	ldr	r3, [r7, #12]
 8013dc6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8013dc8:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8013dca:	68fb      	ldr	r3, [r7, #12]
 8013dcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8013dce:	2b00      	cmp	r3, #0
 8013dd0:	d10d      	bne.n	8013dee <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8013dd2:	68fb      	ldr	r3, [r7, #12]
 8013dd4:	681b      	ldr	r3, [r3, #0]
 8013dd6:	2b00      	cmp	r3, #0
 8013dd8:	d14d      	bne.n	8013e76 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8013dda:	68fb      	ldr	r3, [r7, #12]
 8013ddc:	689b      	ldr	r3, [r3, #8]
 8013dde:	4618      	mov	r0, r3
 8013de0:	f001 f94a 	bl	8015078 <xTaskPriorityDisinherit>
 8013de4:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8013de6:	68fb      	ldr	r3, [r7, #12]
 8013de8:	2200      	movs	r2, #0
 8013dea:	609a      	str	r2, [r3, #8]
 8013dec:	e043      	b.n	8013e76 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8013dee:	687b      	ldr	r3, [r7, #4]
 8013df0:	2b00      	cmp	r3, #0
 8013df2:	d119      	bne.n	8013e28 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8013df4:	68fb      	ldr	r3, [r7, #12]
 8013df6:	6858      	ldr	r0, [r3, #4]
 8013df8:	68fb      	ldr	r3, [r7, #12]
 8013dfa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8013dfc:	461a      	mov	r2, r3
 8013dfe:	68b9      	ldr	r1, [r7, #8]
 8013e00:	f002 f9f6 	bl	80161f0 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8013e04:	68fb      	ldr	r3, [r7, #12]
 8013e06:	685a      	ldr	r2, [r3, #4]
 8013e08:	68fb      	ldr	r3, [r7, #12]
 8013e0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8013e0c:	441a      	add	r2, r3
 8013e0e:	68fb      	ldr	r3, [r7, #12]
 8013e10:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8013e12:	68fb      	ldr	r3, [r7, #12]
 8013e14:	685a      	ldr	r2, [r3, #4]
 8013e16:	68fb      	ldr	r3, [r7, #12]
 8013e18:	689b      	ldr	r3, [r3, #8]
 8013e1a:	429a      	cmp	r2, r3
 8013e1c:	d32b      	bcc.n	8013e76 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8013e1e:	68fb      	ldr	r3, [r7, #12]
 8013e20:	681a      	ldr	r2, [r3, #0]
 8013e22:	68fb      	ldr	r3, [r7, #12]
 8013e24:	605a      	str	r2, [r3, #4]
 8013e26:	e026      	b.n	8013e76 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8013e28:	68fb      	ldr	r3, [r7, #12]
 8013e2a:	68d8      	ldr	r0, [r3, #12]
 8013e2c:	68fb      	ldr	r3, [r7, #12]
 8013e2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8013e30:	461a      	mov	r2, r3
 8013e32:	68b9      	ldr	r1, [r7, #8]
 8013e34:	f002 f9dc 	bl	80161f0 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8013e38:	68fb      	ldr	r3, [r7, #12]
 8013e3a:	68da      	ldr	r2, [r3, #12]
 8013e3c:	68fb      	ldr	r3, [r7, #12]
 8013e3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8013e40:	425b      	negs	r3, r3
 8013e42:	441a      	add	r2, r3
 8013e44:	68fb      	ldr	r3, [r7, #12]
 8013e46:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8013e48:	68fb      	ldr	r3, [r7, #12]
 8013e4a:	68da      	ldr	r2, [r3, #12]
 8013e4c:	68fb      	ldr	r3, [r7, #12]
 8013e4e:	681b      	ldr	r3, [r3, #0]
 8013e50:	429a      	cmp	r2, r3
 8013e52:	d207      	bcs.n	8013e64 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8013e54:	68fb      	ldr	r3, [r7, #12]
 8013e56:	689a      	ldr	r2, [r3, #8]
 8013e58:	68fb      	ldr	r3, [r7, #12]
 8013e5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8013e5c:	425b      	negs	r3, r3
 8013e5e:	441a      	add	r2, r3
 8013e60:	68fb      	ldr	r3, [r7, #12]
 8013e62:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8013e64:	687b      	ldr	r3, [r7, #4]
 8013e66:	2b02      	cmp	r3, #2
 8013e68:	d105      	bne.n	8013e76 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8013e6a:	693b      	ldr	r3, [r7, #16]
 8013e6c:	2b00      	cmp	r3, #0
 8013e6e:	d002      	beq.n	8013e76 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8013e70:	693b      	ldr	r3, [r7, #16]
 8013e72:	3b01      	subs	r3, #1
 8013e74:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8013e76:	693b      	ldr	r3, [r7, #16]
 8013e78:	1c5a      	adds	r2, r3, #1
 8013e7a:	68fb      	ldr	r3, [r7, #12]
 8013e7c:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8013e7e:	697b      	ldr	r3, [r7, #20]
}
 8013e80:	4618      	mov	r0, r3
 8013e82:	3718      	adds	r7, #24
 8013e84:	46bd      	mov	sp, r7
 8013e86:	bd80      	pop	{r7, pc}

08013e88 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8013e88:	b580      	push	{r7, lr}
 8013e8a:	b082      	sub	sp, #8
 8013e8c:	af00      	add	r7, sp, #0
 8013e8e:	6078      	str	r0, [r7, #4]
 8013e90:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8013e92:	687b      	ldr	r3, [r7, #4]
 8013e94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8013e96:	2b00      	cmp	r3, #0
 8013e98:	d018      	beq.n	8013ecc <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8013e9a:	687b      	ldr	r3, [r7, #4]
 8013e9c:	68da      	ldr	r2, [r3, #12]
 8013e9e:	687b      	ldr	r3, [r7, #4]
 8013ea0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8013ea2:	441a      	add	r2, r3
 8013ea4:	687b      	ldr	r3, [r7, #4]
 8013ea6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8013ea8:	687b      	ldr	r3, [r7, #4]
 8013eaa:	68da      	ldr	r2, [r3, #12]
 8013eac:	687b      	ldr	r3, [r7, #4]
 8013eae:	689b      	ldr	r3, [r3, #8]
 8013eb0:	429a      	cmp	r2, r3
 8013eb2:	d303      	bcc.n	8013ebc <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8013eb4:	687b      	ldr	r3, [r7, #4]
 8013eb6:	681a      	ldr	r2, [r3, #0]
 8013eb8:	687b      	ldr	r3, [r7, #4]
 8013eba:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8013ebc:	687b      	ldr	r3, [r7, #4]
 8013ebe:	68d9      	ldr	r1, [r3, #12]
 8013ec0:	687b      	ldr	r3, [r7, #4]
 8013ec2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8013ec4:	461a      	mov	r2, r3
 8013ec6:	6838      	ldr	r0, [r7, #0]
 8013ec8:	f002 f992 	bl	80161f0 <memcpy>
	}
}
 8013ecc:	bf00      	nop
 8013ece:	3708      	adds	r7, #8
 8013ed0:	46bd      	mov	sp, r7
 8013ed2:	bd80      	pop	{r7, pc}

08013ed4 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8013ed4:	b580      	push	{r7, lr}
 8013ed6:	b084      	sub	sp, #16
 8013ed8:	af00      	add	r7, sp, #0
 8013eda:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8013edc:	f001 fe42 	bl	8015b64 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8013ee0:	687b      	ldr	r3, [r7, #4]
 8013ee2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8013ee6:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8013ee8:	e011      	b.n	8013f0e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8013eea:	687b      	ldr	r3, [r7, #4]
 8013eec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013eee:	2b00      	cmp	r3, #0
 8013ef0:	d012      	beq.n	8013f18 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8013ef2:	687b      	ldr	r3, [r7, #4]
 8013ef4:	3324      	adds	r3, #36	; 0x24
 8013ef6:	4618      	mov	r0, r3
 8013ef8:	f000 fe80 	bl	8014bfc <xTaskRemoveFromEventList>
 8013efc:	4603      	mov	r3, r0
 8013efe:	2b00      	cmp	r3, #0
 8013f00:	d001      	beq.n	8013f06 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8013f02:	f000 ffb9 	bl	8014e78 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8013f06:	7bfb      	ldrb	r3, [r7, #15]
 8013f08:	3b01      	subs	r3, #1
 8013f0a:	b2db      	uxtb	r3, r3
 8013f0c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8013f0e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8013f12:	2b00      	cmp	r3, #0
 8013f14:	dce9      	bgt.n	8013eea <prvUnlockQueue+0x16>
 8013f16:	e000      	b.n	8013f1a <prvUnlockQueue+0x46>
					break;
 8013f18:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8013f1a:	687b      	ldr	r3, [r7, #4]
 8013f1c:	22ff      	movs	r2, #255	; 0xff
 8013f1e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8013f22:	f001 fe4f 	bl	8015bc4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8013f26:	f001 fe1d 	bl	8015b64 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8013f2a:	687b      	ldr	r3, [r7, #4]
 8013f2c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8013f30:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8013f32:	e011      	b.n	8013f58 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8013f34:	687b      	ldr	r3, [r7, #4]
 8013f36:	691b      	ldr	r3, [r3, #16]
 8013f38:	2b00      	cmp	r3, #0
 8013f3a:	d012      	beq.n	8013f62 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8013f3c:	687b      	ldr	r3, [r7, #4]
 8013f3e:	3310      	adds	r3, #16
 8013f40:	4618      	mov	r0, r3
 8013f42:	f000 fe5b 	bl	8014bfc <xTaskRemoveFromEventList>
 8013f46:	4603      	mov	r3, r0
 8013f48:	2b00      	cmp	r3, #0
 8013f4a:	d001      	beq.n	8013f50 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8013f4c:	f000 ff94 	bl	8014e78 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8013f50:	7bbb      	ldrb	r3, [r7, #14]
 8013f52:	3b01      	subs	r3, #1
 8013f54:	b2db      	uxtb	r3, r3
 8013f56:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8013f58:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8013f5c:	2b00      	cmp	r3, #0
 8013f5e:	dce9      	bgt.n	8013f34 <prvUnlockQueue+0x60>
 8013f60:	e000      	b.n	8013f64 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8013f62:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8013f64:	687b      	ldr	r3, [r7, #4]
 8013f66:	22ff      	movs	r2, #255	; 0xff
 8013f68:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8013f6c:	f001 fe2a 	bl	8015bc4 <vPortExitCritical>
}
 8013f70:	bf00      	nop
 8013f72:	3710      	adds	r7, #16
 8013f74:	46bd      	mov	sp, r7
 8013f76:	bd80      	pop	{r7, pc}

08013f78 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8013f78:	b580      	push	{r7, lr}
 8013f7a:	b084      	sub	sp, #16
 8013f7c:	af00      	add	r7, sp, #0
 8013f7e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8013f80:	f001 fdf0 	bl	8015b64 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8013f84:	687b      	ldr	r3, [r7, #4]
 8013f86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8013f88:	2b00      	cmp	r3, #0
 8013f8a:	d102      	bne.n	8013f92 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8013f8c:	2301      	movs	r3, #1
 8013f8e:	60fb      	str	r3, [r7, #12]
 8013f90:	e001      	b.n	8013f96 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8013f92:	2300      	movs	r3, #0
 8013f94:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8013f96:	f001 fe15 	bl	8015bc4 <vPortExitCritical>

	return xReturn;
 8013f9a:	68fb      	ldr	r3, [r7, #12]
}
 8013f9c:	4618      	mov	r0, r3
 8013f9e:	3710      	adds	r7, #16
 8013fa0:	46bd      	mov	sp, r7
 8013fa2:	bd80      	pop	{r7, pc}

08013fa4 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8013fa4:	b580      	push	{r7, lr}
 8013fa6:	b084      	sub	sp, #16
 8013fa8:	af00      	add	r7, sp, #0
 8013faa:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8013fac:	f001 fdda 	bl	8015b64 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8013fb0:	687b      	ldr	r3, [r7, #4]
 8013fb2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8013fb4:	687b      	ldr	r3, [r7, #4]
 8013fb6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8013fb8:	429a      	cmp	r2, r3
 8013fba:	d102      	bne.n	8013fc2 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8013fbc:	2301      	movs	r3, #1
 8013fbe:	60fb      	str	r3, [r7, #12]
 8013fc0:	e001      	b.n	8013fc6 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8013fc2:	2300      	movs	r3, #0
 8013fc4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8013fc6:	f001 fdfd 	bl	8015bc4 <vPortExitCritical>

	return xReturn;
 8013fca:	68fb      	ldr	r3, [r7, #12]
}
 8013fcc:	4618      	mov	r0, r3
 8013fce:	3710      	adds	r7, #16
 8013fd0:	46bd      	mov	sp, r7
 8013fd2:	bd80      	pop	{r7, pc}

08013fd4 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8013fd4:	b480      	push	{r7}
 8013fd6:	b085      	sub	sp, #20
 8013fd8:	af00      	add	r7, sp, #0
 8013fda:	6078      	str	r0, [r7, #4]
 8013fdc:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8013fde:	2300      	movs	r3, #0
 8013fe0:	60fb      	str	r3, [r7, #12]
 8013fe2:	e014      	b.n	801400e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8013fe4:	4a0f      	ldr	r2, [pc, #60]	; (8014024 <vQueueAddToRegistry+0x50>)
 8013fe6:	68fb      	ldr	r3, [r7, #12]
 8013fe8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8013fec:	2b00      	cmp	r3, #0
 8013fee:	d10b      	bne.n	8014008 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8013ff0:	490c      	ldr	r1, [pc, #48]	; (8014024 <vQueueAddToRegistry+0x50>)
 8013ff2:	68fb      	ldr	r3, [r7, #12]
 8013ff4:	683a      	ldr	r2, [r7, #0]
 8013ff6:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8013ffa:	4a0a      	ldr	r2, [pc, #40]	; (8014024 <vQueueAddToRegistry+0x50>)
 8013ffc:	68fb      	ldr	r3, [r7, #12]
 8013ffe:	00db      	lsls	r3, r3, #3
 8014000:	4413      	add	r3, r2
 8014002:	687a      	ldr	r2, [r7, #4]
 8014004:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8014006:	e006      	b.n	8014016 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8014008:	68fb      	ldr	r3, [r7, #12]
 801400a:	3301      	adds	r3, #1
 801400c:	60fb      	str	r3, [r7, #12]
 801400e:	68fb      	ldr	r3, [r7, #12]
 8014010:	2b07      	cmp	r3, #7
 8014012:	d9e7      	bls.n	8013fe4 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8014014:	bf00      	nop
 8014016:	bf00      	nop
 8014018:	3714      	adds	r7, #20
 801401a:	46bd      	mov	sp, r7
 801401c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014020:	4770      	bx	lr
 8014022:	bf00      	nop
 8014024:	24001788 	.word	0x24001788

08014028 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8014028:	b580      	push	{r7, lr}
 801402a:	b086      	sub	sp, #24
 801402c:	af00      	add	r7, sp, #0
 801402e:	60f8      	str	r0, [r7, #12]
 8014030:	60b9      	str	r1, [r7, #8]
 8014032:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8014034:	68fb      	ldr	r3, [r7, #12]
 8014036:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8014038:	f001 fd94 	bl	8015b64 <vPortEnterCritical>
 801403c:	697b      	ldr	r3, [r7, #20]
 801403e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8014042:	b25b      	sxtb	r3, r3
 8014044:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8014048:	d103      	bne.n	8014052 <vQueueWaitForMessageRestricted+0x2a>
 801404a:	697b      	ldr	r3, [r7, #20]
 801404c:	2200      	movs	r2, #0
 801404e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8014052:	697b      	ldr	r3, [r7, #20]
 8014054:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8014058:	b25b      	sxtb	r3, r3
 801405a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 801405e:	d103      	bne.n	8014068 <vQueueWaitForMessageRestricted+0x40>
 8014060:	697b      	ldr	r3, [r7, #20]
 8014062:	2200      	movs	r2, #0
 8014064:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8014068:	f001 fdac 	bl	8015bc4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 801406c:	697b      	ldr	r3, [r7, #20]
 801406e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8014070:	2b00      	cmp	r3, #0
 8014072:	d106      	bne.n	8014082 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8014074:	697b      	ldr	r3, [r7, #20]
 8014076:	3324      	adds	r3, #36	; 0x24
 8014078:	687a      	ldr	r2, [r7, #4]
 801407a:	68b9      	ldr	r1, [r7, #8]
 801407c:	4618      	mov	r0, r3
 801407e:	f000 fd91 	bl	8014ba4 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8014082:	6978      	ldr	r0, [r7, #20]
 8014084:	f7ff ff26 	bl	8013ed4 <prvUnlockQueue>
	}
 8014088:	bf00      	nop
 801408a:	3718      	adds	r7, #24
 801408c:	46bd      	mov	sp, r7
 801408e:	bd80      	pop	{r7, pc}

08014090 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8014090:	b580      	push	{r7, lr}
 8014092:	b08e      	sub	sp, #56	; 0x38
 8014094:	af04      	add	r7, sp, #16
 8014096:	60f8      	str	r0, [r7, #12]
 8014098:	60b9      	str	r1, [r7, #8]
 801409a:	607a      	str	r2, [r7, #4]
 801409c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 801409e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80140a0:	2b00      	cmp	r3, #0
 80140a2:	d10a      	bne.n	80140ba <xTaskCreateStatic+0x2a>
	__asm volatile
 80140a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80140a8:	f383 8811 	msr	BASEPRI, r3
 80140ac:	f3bf 8f6f 	isb	sy
 80140b0:	f3bf 8f4f 	dsb	sy
 80140b4:	623b      	str	r3, [r7, #32]
}
 80140b6:	bf00      	nop
 80140b8:	e7fe      	b.n	80140b8 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80140ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80140bc:	2b00      	cmp	r3, #0
 80140be:	d10a      	bne.n	80140d6 <xTaskCreateStatic+0x46>
	__asm volatile
 80140c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80140c4:	f383 8811 	msr	BASEPRI, r3
 80140c8:	f3bf 8f6f 	isb	sy
 80140cc:	f3bf 8f4f 	dsb	sy
 80140d0:	61fb      	str	r3, [r7, #28]
}
 80140d2:	bf00      	nop
 80140d4:	e7fe      	b.n	80140d4 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80140d6:	235c      	movs	r3, #92	; 0x5c
 80140d8:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80140da:	693b      	ldr	r3, [r7, #16]
 80140dc:	2b5c      	cmp	r3, #92	; 0x5c
 80140de:	d00a      	beq.n	80140f6 <xTaskCreateStatic+0x66>
	__asm volatile
 80140e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80140e4:	f383 8811 	msr	BASEPRI, r3
 80140e8:	f3bf 8f6f 	isb	sy
 80140ec:	f3bf 8f4f 	dsb	sy
 80140f0:	61bb      	str	r3, [r7, #24]
}
 80140f2:	bf00      	nop
 80140f4:	e7fe      	b.n	80140f4 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80140f6:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80140f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80140fa:	2b00      	cmp	r3, #0
 80140fc:	d01e      	beq.n	801413c <xTaskCreateStatic+0xac>
 80140fe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014100:	2b00      	cmp	r3, #0
 8014102:	d01b      	beq.n	801413c <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8014104:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014106:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8014108:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801410a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 801410c:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 801410e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014110:	2202      	movs	r2, #2
 8014112:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8014116:	2300      	movs	r3, #0
 8014118:	9303      	str	r3, [sp, #12]
 801411a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801411c:	9302      	str	r3, [sp, #8]
 801411e:	f107 0314 	add.w	r3, r7, #20
 8014122:	9301      	str	r3, [sp, #4]
 8014124:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014126:	9300      	str	r3, [sp, #0]
 8014128:	683b      	ldr	r3, [r7, #0]
 801412a:	687a      	ldr	r2, [r7, #4]
 801412c:	68b9      	ldr	r1, [r7, #8]
 801412e:	68f8      	ldr	r0, [r7, #12]
 8014130:	f000 f850 	bl	80141d4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8014134:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8014136:	f000 f8dd 	bl	80142f4 <prvAddNewTaskToReadyList>
 801413a:	e001      	b.n	8014140 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 801413c:	2300      	movs	r3, #0
 801413e:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8014140:	697b      	ldr	r3, [r7, #20]
	}
 8014142:	4618      	mov	r0, r3
 8014144:	3728      	adds	r7, #40	; 0x28
 8014146:	46bd      	mov	sp, r7
 8014148:	bd80      	pop	{r7, pc}

0801414a <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 801414a:	b580      	push	{r7, lr}
 801414c:	b08c      	sub	sp, #48	; 0x30
 801414e:	af04      	add	r7, sp, #16
 8014150:	60f8      	str	r0, [r7, #12]
 8014152:	60b9      	str	r1, [r7, #8]
 8014154:	603b      	str	r3, [r7, #0]
 8014156:	4613      	mov	r3, r2
 8014158:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 801415a:	88fb      	ldrh	r3, [r7, #6]
 801415c:	009b      	lsls	r3, r3, #2
 801415e:	4618      	mov	r0, r3
 8014160:	f001 fe22 	bl	8015da8 <pvPortMalloc>
 8014164:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8014166:	697b      	ldr	r3, [r7, #20]
 8014168:	2b00      	cmp	r3, #0
 801416a:	d00e      	beq.n	801418a <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 801416c:	205c      	movs	r0, #92	; 0x5c
 801416e:	f001 fe1b 	bl	8015da8 <pvPortMalloc>
 8014172:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8014174:	69fb      	ldr	r3, [r7, #28]
 8014176:	2b00      	cmp	r3, #0
 8014178:	d003      	beq.n	8014182 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 801417a:	69fb      	ldr	r3, [r7, #28]
 801417c:	697a      	ldr	r2, [r7, #20]
 801417e:	631a      	str	r2, [r3, #48]	; 0x30
 8014180:	e005      	b.n	801418e <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8014182:	6978      	ldr	r0, [r7, #20]
 8014184:	f001 fedc 	bl	8015f40 <vPortFree>
 8014188:	e001      	b.n	801418e <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 801418a:	2300      	movs	r3, #0
 801418c:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 801418e:	69fb      	ldr	r3, [r7, #28]
 8014190:	2b00      	cmp	r3, #0
 8014192:	d017      	beq.n	80141c4 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8014194:	69fb      	ldr	r3, [r7, #28]
 8014196:	2200      	movs	r2, #0
 8014198:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 801419c:	88fa      	ldrh	r2, [r7, #6]
 801419e:	2300      	movs	r3, #0
 80141a0:	9303      	str	r3, [sp, #12]
 80141a2:	69fb      	ldr	r3, [r7, #28]
 80141a4:	9302      	str	r3, [sp, #8]
 80141a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80141a8:	9301      	str	r3, [sp, #4]
 80141aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80141ac:	9300      	str	r3, [sp, #0]
 80141ae:	683b      	ldr	r3, [r7, #0]
 80141b0:	68b9      	ldr	r1, [r7, #8]
 80141b2:	68f8      	ldr	r0, [r7, #12]
 80141b4:	f000 f80e 	bl	80141d4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80141b8:	69f8      	ldr	r0, [r7, #28]
 80141ba:	f000 f89b 	bl	80142f4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80141be:	2301      	movs	r3, #1
 80141c0:	61bb      	str	r3, [r7, #24]
 80141c2:	e002      	b.n	80141ca <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80141c4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80141c8:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80141ca:	69bb      	ldr	r3, [r7, #24]
	}
 80141cc:	4618      	mov	r0, r3
 80141ce:	3720      	adds	r7, #32
 80141d0:	46bd      	mov	sp, r7
 80141d2:	bd80      	pop	{r7, pc}

080141d4 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80141d4:	b580      	push	{r7, lr}
 80141d6:	b088      	sub	sp, #32
 80141d8:	af00      	add	r7, sp, #0
 80141da:	60f8      	str	r0, [r7, #12]
 80141dc:	60b9      	str	r1, [r7, #8]
 80141de:	607a      	str	r2, [r7, #4]
 80141e0:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80141e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80141e4:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80141e6:	687b      	ldr	r3, [r7, #4]
 80141e8:	009b      	lsls	r3, r3, #2
 80141ea:	461a      	mov	r2, r3
 80141ec:	21a5      	movs	r1, #165	; 0xa5
 80141ee:	f002 f80d 	bl	801620c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80141f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80141f4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80141f6:	6879      	ldr	r1, [r7, #4]
 80141f8:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 80141fc:	440b      	add	r3, r1
 80141fe:	009b      	lsls	r3, r3, #2
 8014200:	4413      	add	r3, r2
 8014202:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8014204:	69bb      	ldr	r3, [r7, #24]
 8014206:	f023 0307 	bic.w	r3, r3, #7
 801420a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 801420c:	69bb      	ldr	r3, [r7, #24]
 801420e:	f003 0307 	and.w	r3, r3, #7
 8014212:	2b00      	cmp	r3, #0
 8014214:	d00a      	beq.n	801422c <prvInitialiseNewTask+0x58>
	__asm volatile
 8014216:	f04f 0350 	mov.w	r3, #80	; 0x50
 801421a:	f383 8811 	msr	BASEPRI, r3
 801421e:	f3bf 8f6f 	isb	sy
 8014222:	f3bf 8f4f 	dsb	sy
 8014226:	617b      	str	r3, [r7, #20]
}
 8014228:	bf00      	nop
 801422a:	e7fe      	b.n	801422a <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 801422c:	68bb      	ldr	r3, [r7, #8]
 801422e:	2b00      	cmp	r3, #0
 8014230:	d01f      	beq.n	8014272 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8014232:	2300      	movs	r3, #0
 8014234:	61fb      	str	r3, [r7, #28]
 8014236:	e012      	b.n	801425e <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8014238:	68ba      	ldr	r2, [r7, #8]
 801423a:	69fb      	ldr	r3, [r7, #28]
 801423c:	4413      	add	r3, r2
 801423e:	7819      	ldrb	r1, [r3, #0]
 8014240:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8014242:	69fb      	ldr	r3, [r7, #28]
 8014244:	4413      	add	r3, r2
 8014246:	3334      	adds	r3, #52	; 0x34
 8014248:	460a      	mov	r2, r1
 801424a:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 801424c:	68ba      	ldr	r2, [r7, #8]
 801424e:	69fb      	ldr	r3, [r7, #28]
 8014250:	4413      	add	r3, r2
 8014252:	781b      	ldrb	r3, [r3, #0]
 8014254:	2b00      	cmp	r3, #0
 8014256:	d006      	beq.n	8014266 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8014258:	69fb      	ldr	r3, [r7, #28]
 801425a:	3301      	adds	r3, #1
 801425c:	61fb      	str	r3, [r7, #28]
 801425e:	69fb      	ldr	r3, [r7, #28]
 8014260:	2b0f      	cmp	r3, #15
 8014262:	d9e9      	bls.n	8014238 <prvInitialiseNewTask+0x64>
 8014264:	e000      	b.n	8014268 <prvInitialiseNewTask+0x94>
			{
				break;
 8014266:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8014268:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801426a:	2200      	movs	r2, #0
 801426c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8014270:	e003      	b.n	801427a <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8014272:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014274:	2200      	movs	r2, #0
 8014276:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 801427a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801427c:	2b37      	cmp	r3, #55	; 0x37
 801427e:	d901      	bls.n	8014284 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8014280:	2337      	movs	r3, #55	; 0x37
 8014282:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8014284:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014286:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8014288:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 801428a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801428c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801428e:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8014290:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014292:	2200      	movs	r2, #0
 8014294:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8014296:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014298:	3304      	adds	r3, #4
 801429a:	4618      	mov	r0, r3
 801429c:	f7ff f8be 	bl	801341c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80142a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80142a2:	3318      	adds	r3, #24
 80142a4:	4618      	mov	r0, r3
 80142a6:	f7ff f8b9 	bl	801341c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80142aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80142ac:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80142ae:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80142b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80142b2:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80142b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80142b8:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80142ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80142bc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80142be:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80142c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80142c2:	2200      	movs	r2, #0
 80142c4:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80142c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80142c8:	2200      	movs	r2, #0
 80142ca:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80142ce:	683a      	ldr	r2, [r7, #0]
 80142d0:	68f9      	ldr	r1, [r7, #12]
 80142d2:	69b8      	ldr	r0, [r7, #24]
 80142d4:	f001 fb18 	bl	8015908 <pxPortInitialiseStack>
 80142d8:	4602      	mov	r2, r0
 80142da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80142dc:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80142de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80142e0:	2b00      	cmp	r3, #0
 80142e2:	d002      	beq.n	80142ea <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80142e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80142e6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80142e8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80142ea:	bf00      	nop
 80142ec:	3720      	adds	r7, #32
 80142ee:	46bd      	mov	sp, r7
 80142f0:	bd80      	pop	{r7, pc}
	...

080142f4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80142f4:	b580      	push	{r7, lr}
 80142f6:	b082      	sub	sp, #8
 80142f8:	af00      	add	r7, sp, #0
 80142fa:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80142fc:	f001 fc32 	bl	8015b64 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8014300:	4b2d      	ldr	r3, [pc, #180]	; (80143b8 <prvAddNewTaskToReadyList+0xc4>)
 8014302:	681b      	ldr	r3, [r3, #0]
 8014304:	3301      	adds	r3, #1
 8014306:	4a2c      	ldr	r2, [pc, #176]	; (80143b8 <prvAddNewTaskToReadyList+0xc4>)
 8014308:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 801430a:	4b2c      	ldr	r3, [pc, #176]	; (80143bc <prvAddNewTaskToReadyList+0xc8>)
 801430c:	681b      	ldr	r3, [r3, #0]
 801430e:	2b00      	cmp	r3, #0
 8014310:	d109      	bne.n	8014326 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8014312:	4a2a      	ldr	r2, [pc, #168]	; (80143bc <prvAddNewTaskToReadyList+0xc8>)
 8014314:	687b      	ldr	r3, [r7, #4]
 8014316:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8014318:	4b27      	ldr	r3, [pc, #156]	; (80143b8 <prvAddNewTaskToReadyList+0xc4>)
 801431a:	681b      	ldr	r3, [r3, #0]
 801431c:	2b01      	cmp	r3, #1
 801431e:	d110      	bne.n	8014342 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8014320:	f000 fdce 	bl	8014ec0 <prvInitialiseTaskLists>
 8014324:	e00d      	b.n	8014342 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8014326:	4b26      	ldr	r3, [pc, #152]	; (80143c0 <prvAddNewTaskToReadyList+0xcc>)
 8014328:	681b      	ldr	r3, [r3, #0]
 801432a:	2b00      	cmp	r3, #0
 801432c:	d109      	bne.n	8014342 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 801432e:	4b23      	ldr	r3, [pc, #140]	; (80143bc <prvAddNewTaskToReadyList+0xc8>)
 8014330:	681b      	ldr	r3, [r3, #0]
 8014332:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014334:	687b      	ldr	r3, [r7, #4]
 8014336:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014338:	429a      	cmp	r2, r3
 801433a:	d802      	bhi.n	8014342 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 801433c:	4a1f      	ldr	r2, [pc, #124]	; (80143bc <prvAddNewTaskToReadyList+0xc8>)
 801433e:	687b      	ldr	r3, [r7, #4]
 8014340:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8014342:	4b20      	ldr	r3, [pc, #128]	; (80143c4 <prvAddNewTaskToReadyList+0xd0>)
 8014344:	681b      	ldr	r3, [r3, #0]
 8014346:	3301      	adds	r3, #1
 8014348:	4a1e      	ldr	r2, [pc, #120]	; (80143c4 <prvAddNewTaskToReadyList+0xd0>)
 801434a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 801434c:	4b1d      	ldr	r3, [pc, #116]	; (80143c4 <prvAddNewTaskToReadyList+0xd0>)
 801434e:	681a      	ldr	r2, [r3, #0]
 8014350:	687b      	ldr	r3, [r7, #4]
 8014352:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8014354:	687b      	ldr	r3, [r7, #4]
 8014356:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014358:	4b1b      	ldr	r3, [pc, #108]	; (80143c8 <prvAddNewTaskToReadyList+0xd4>)
 801435a:	681b      	ldr	r3, [r3, #0]
 801435c:	429a      	cmp	r2, r3
 801435e:	d903      	bls.n	8014368 <prvAddNewTaskToReadyList+0x74>
 8014360:	687b      	ldr	r3, [r7, #4]
 8014362:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014364:	4a18      	ldr	r2, [pc, #96]	; (80143c8 <prvAddNewTaskToReadyList+0xd4>)
 8014366:	6013      	str	r3, [r2, #0]
 8014368:	687b      	ldr	r3, [r7, #4]
 801436a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801436c:	4613      	mov	r3, r2
 801436e:	009b      	lsls	r3, r3, #2
 8014370:	4413      	add	r3, r2
 8014372:	009b      	lsls	r3, r3, #2
 8014374:	4a15      	ldr	r2, [pc, #84]	; (80143cc <prvAddNewTaskToReadyList+0xd8>)
 8014376:	441a      	add	r2, r3
 8014378:	687b      	ldr	r3, [r7, #4]
 801437a:	3304      	adds	r3, #4
 801437c:	4619      	mov	r1, r3
 801437e:	4610      	mov	r0, r2
 8014380:	f7ff f859 	bl	8013436 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8014384:	f001 fc1e 	bl	8015bc4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8014388:	4b0d      	ldr	r3, [pc, #52]	; (80143c0 <prvAddNewTaskToReadyList+0xcc>)
 801438a:	681b      	ldr	r3, [r3, #0]
 801438c:	2b00      	cmp	r3, #0
 801438e:	d00e      	beq.n	80143ae <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8014390:	4b0a      	ldr	r3, [pc, #40]	; (80143bc <prvAddNewTaskToReadyList+0xc8>)
 8014392:	681b      	ldr	r3, [r3, #0]
 8014394:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014396:	687b      	ldr	r3, [r7, #4]
 8014398:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801439a:	429a      	cmp	r2, r3
 801439c:	d207      	bcs.n	80143ae <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 801439e:	4b0c      	ldr	r3, [pc, #48]	; (80143d0 <prvAddNewTaskToReadyList+0xdc>)
 80143a0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80143a4:	601a      	str	r2, [r3, #0]
 80143a6:	f3bf 8f4f 	dsb	sy
 80143aa:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80143ae:	bf00      	nop
 80143b0:	3708      	adds	r7, #8
 80143b2:	46bd      	mov	sp, r7
 80143b4:	bd80      	pop	{r7, pc}
 80143b6:	bf00      	nop
 80143b8:	24001c9c 	.word	0x24001c9c
 80143bc:	240017c8 	.word	0x240017c8
 80143c0:	24001ca8 	.word	0x24001ca8
 80143c4:	24001cb8 	.word	0x24001cb8
 80143c8:	24001ca4 	.word	0x24001ca4
 80143cc:	240017cc 	.word	0x240017cc
 80143d0:	e000ed04 	.word	0xe000ed04

080143d4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80143d4:	b580      	push	{r7, lr}
 80143d6:	b084      	sub	sp, #16
 80143d8:	af00      	add	r7, sp, #0
 80143da:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80143dc:	2300      	movs	r3, #0
 80143de:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80143e0:	687b      	ldr	r3, [r7, #4]
 80143e2:	2b00      	cmp	r3, #0
 80143e4:	d017      	beq.n	8014416 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80143e6:	4b13      	ldr	r3, [pc, #76]	; (8014434 <vTaskDelay+0x60>)
 80143e8:	681b      	ldr	r3, [r3, #0]
 80143ea:	2b00      	cmp	r3, #0
 80143ec:	d00a      	beq.n	8014404 <vTaskDelay+0x30>
	__asm volatile
 80143ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80143f2:	f383 8811 	msr	BASEPRI, r3
 80143f6:	f3bf 8f6f 	isb	sy
 80143fa:	f3bf 8f4f 	dsb	sy
 80143fe:	60bb      	str	r3, [r7, #8]
}
 8014400:	bf00      	nop
 8014402:	e7fe      	b.n	8014402 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8014404:	f000 f99a 	bl	801473c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8014408:	2100      	movs	r1, #0
 801440a:	6878      	ldr	r0, [r7, #4]
 801440c:	f000 feba 	bl	8015184 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8014410:	f000 f9a2 	bl	8014758 <xTaskResumeAll>
 8014414:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8014416:	68fb      	ldr	r3, [r7, #12]
 8014418:	2b00      	cmp	r3, #0
 801441a:	d107      	bne.n	801442c <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 801441c:	4b06      	ldr	r3, [pc, #24]	; (8014438 <vTaskDelay+0x64>)
 801441e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8014422:	601a      	str	r2, [r3, #0]
 8014424:	f3bf 8f4f 	dsb	sy
 8014428:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 801442c:	bf00      	nop
 801442e:	3710      	adds	r7, #16
 8014430:	46bd      	mov	sp, r7
 8014432:	bd80      	pop	{r7, pc}
 8014434:	24001cc4 	.word	0x24001cc4
 8014438:	e000ed04 	.word	0xe000ed04

0801443c <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskSuspend( TaskHandle_t xTaskToSuspend )
	{
 801443c:	b580      	push	{r7, lr}
 801443e:	b084      	sub	sp, #16
 8014440:	af00      	add	r7, sp, #0
 8014442:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 8014444:	f001 fb8e 	bl	8015b64 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the running task that is
			being suspended. */
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
 8014448:	687b      	ldr	r3, [r7, #4]
 801444a:	2b00      	cmp	r3, #0
 801444c:	d102      	bne.n	8014454 <vTaskSuspend+0x18>
 801444e:	4b30      	ldr	r3, [pc, #192]	; (8014510 <vTaskSuspend+0xd4>)
 8014450:	681b      	ldr	r3, [r3, #0]
 8014452:	e000      	b.n	8014456 <vTaskSuspend+0x1a>
 8014454:	687b      	ldr	r3, [r7, #4]
 8014456:	60fb      	str	r3, [r7, #12]

			traceTASK_SUSPEND( pxTCB );

			/* Remove task from the ready/delayed list and place in the
			suspended list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8014458:	68fb      	ldr	r3, [r7, #12]
 801445a:	3304      	adds	r3, #4
 801445c:	4618      	mov	r0, r3
 801445e:	f7ff f847 	bl	80134f0 <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8014462:	68fb      	ldr	r3, [r7, #12]
 8014464:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8014466:	2b00      	cmp	r3, #0
 8014468:	d004      	beq.n	8014474 <vTaskSuspend+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 801446a:	68fb      	ldr	r3, [r7, #12]
 801446c:	3318      	adds	r3, #24
 801446e:	4618      	mov	r0, r3
 8014470:	f7ff f83e 	bl	80134f0 <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
 8014474:	68fb      	ldr	r3, [r7, #12]
 8014476:	3304      	adds	r3, #4
 8014478:	4619      	mov	r1, r3
 801447a:	4826      	ldr	r0, [pc, #152]	; (8014514 <vTaskSuspend+0xd8>)
 801447c:	f7fe ffdb 	bl	8013436 <vListInsertEnd>

			#if( configUSE_TASK_NOTIFICATIONS == 1 )
			{
				if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 8014480:	68fb      	ldr	r3, [r7, #12]
 8014482:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8014486:	b2db      	uxtb	r3, r3
 8014488:	2b01      	cmp	r3, #1
 801448a:	d103      	bne.n	8014494 <vTaskSuspend+0x58>
				{
					/* The task was blocked to wait for a notification, but is
					now suspended, so no notification was received. */
					pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 801448c:	68fb      	ldr	r3, [r7, #12]
 801448e:	2200      	movs	r2, #0
 8014490:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
				}
			}
			#endif
		}
		taskEXIT_CRITICAL();
 8014494:	f001 fb96 	bl	8015bc4 <vPortExitCritical>

		if( xSchedulerRunning != pdFALSE )
 8014498:	4b1f      	ldr	r3, [pc, #124]	; (8014518 <vTaskSuspend+0xdc>)
 801449a:	681b      	ldr	r3, [r3, #0]
 801449c:	2b00      	cmp	r3, #0
 801449e:	d005      	beq.n	80144ac <vTaskSuspend+0x70>
		{
			/* Reset the next expected unblock time in case it referred to the
			task that is now in the Suspended state. */
			taskENTER_CRITICAL();
 80144a0:	f001 fb60 	bl	8015b64 <vPortEnterCritical>
			{
				prvResetNextTaskUnblockTime();
 80144a4:	f000 fdaa 	bl	8014ffc <prvResetNextTaskUnblockTime>
			}
			taskEXIT_CRITICAL();
 80144a8:	f001 fb8c 	bl	8015bc4 <vPortExitCritical>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( pxTCB == pxCurrentTCB )
 80144ac:	4b18      	ldr	r3, [pc, #96]	; (8014510 <vTaskSuspend+0xd4>)
 80144ae:	681b      	ldr	r3, [r3, #0]
 80144b0:	68fa      	ldr	r2, [r7, #12]
 80144b2:	429a      	cmp	r2, r3
 80144b4:	d127      	bne.n	8014506 <vTaskSuspend+0xca>
		{
			if( xSchedulerRunning != pdFALSE )
 80144b6:	4b18      	ldr	r3, [pc, #96]	; (8014518 <vTaskSuspend+0xdc>)
 80144b8:	681b      	ldr	r3, [r3, #0]
 80144ba:	2b00      	cmp	r3, #0
 80144bc:	d017      	beq.n	80144ee <vTaskSuspend+0xb2>
			{
				/* The current task has just been suspended. */
				configASSERT( uxSchedulerSuspended == 0 );
 80144be:	4b17      	ldr	r3, [pc, #92]	; (801451c <vTaskSuspend+0xe0>)
 80144c0:	681b      	ldr	r3, [r3, #0]
 80144c2:	2b00      	cmp	r3, #0
 80144c4:	d00a      	beq.n	80144dc <vTaskSuspend+0xa0>
	__asm volatile
 80144c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80144ca:	f383 8811 	msr	BASEPRI, r3
 80144ce:	f3bf 8f6f 	isb	sy
 80144d2:	f3bf 8f4f 	dsb	sy
 80144d6:	60bb      	str	r3, [r7, #8]
}
 80144d8:	bf00      	nop
 80144da:	e7fe      	b.n	80144da <vTaskSuspend+0x9e>
				portYIELD_WITHIN_API();
 80144dc:	4b10      	ldr	r3, [pc, #64]	; (8014520 <vTaskSuspend+0xe4>)
 80144de:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80144e2:	601a      	str	r2, [r3, #0]
 80144e4:	f3bf 8f4f 	dsb	sy
 80144e8:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80144ec:	e00b      	b.n	8014506 <vTaskSuspend+0xca>
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks ) /*lint !e931 Right has no side effect, just volatile. */
 80144ee:	4b09      	ldr	r3, [pc, #36]	; (8014514 <vTaskSuspend+0xd8>)
 80144f0:	681a      	ldr	r2, [r3, #0]
 80144f2:	4b0c      	ldr	r3, [pc, #48]	; (8014524 <vTaskSuspend+0xe8>)
 80144f4:	681b      	ldr	r3, [r3, #0]
 80144f6:	429a      	cmp	r2, r3
 80144f8:	d103      	bne.n	8014502 <vTaskSuspend+0xc6>
					pxCurrentTCB = NULL;
 80144fa:	4b05      	ldr	r3, [pc, #20]	; (8014510 <vTaskSuspend+0xd4>)
 80144fc:	2200      	movs	r2, #0
 80144fe:	601a      	str	r2, [r3, #0]
	}
 8014500:	e001      	b.n	8014506 <vTaskSuspend+0xca>
					vTaskSwitchContext();
 8014502:	f000 fa91 	bl	8014a28 <vTaskSwitchContext>
	}
 8014506:	bf00      	nop
 8014508:	3710      	adds	r7, #16
 801450a:	46bd      	mov	sp, r7
 801450c:	bd80      	pop	{r7, pc}
 801450e:	bf00      	nop
 8014510:	240017c8 	.word	0x240017c8
 8014514:	24001c88 	.word	0x24001c88
 8014518:	24001ca8 	.word	0x24001ca8
 801451c:	24001cc4 	.word	0x24001cc4
 8014520:	e000ed04 	.word	0xe000ed04
 8014524:	24001c9c 	.word	0x24001c9c

08014528 <prvTaskIsTaskSuspended>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	static BaseType_t prvTaskIsTaskSuspended( const TaskHandle_t xTask )
	{
 8014528:	b480      	push	{r7}
 801452a:	b087      	sub	sp, #28
 801452c:	af00      	add	r7, sp, #0
 801452e:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn = pdFALSE;
 8014530:	2300      	movs	r3, #0
 8014532:	617b      	str	r3, [r7, #20]
	const TCB_t * const pxTCB = xTask;
 8014534:	687b      	ldr	r3, [r7, #4]
 8014536:	613b      	str	r3, [r7, #16]

		/* Accesses xPendingReadyList so must be called from a critical
		section. */

		/* It does not make sense to check if the calling task is suspended. */
		configASSERT( xTask );
 8014538:	687b      	ldr	r3, [r7, #4]
 801453a:	2b00      	cmp	r3, #0
 801453c:	d10a      	bne.n	8014554 <prvTaskIsTaskSuspended+0x2c>
	__asm volatile
 801453e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014542:	f383 8811 	msr	BASEPRI, r3
 8014546:	f3bf 8f6f 	isb	sy
 801454a:	f3bf 8f4f 	dsb	sy
 801454e:	60fb      	str	r3, [r7, #12]
}
 8014550:	bf00      	nop
 8014552:	e7fe      	b.n	8014552 <prvTaskIsTaskSuspended+0x2a>

		/* Is the task being resumed actually in the suspended list? */
		if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xStateListItem ) ) != pdFALSE )
 8014554:	693b      	ldr	r3, [r7, #16]
 8014556:	695b      	ldr	r3, [r3, #20]
 8014558:	4a0a      	ldr	r2, [pc, #40]	; (8014584 <prvTaskIsTaskSuspended+0x5c>)
 801455a:	4293      	cmp	r3, r2
 801455c:	d10a      	bne.n	8014574 <prvTaskIsTaskSuspended+0x4c>
		{
			/* Has the task already been resumed from within an ISR? */
			if( listIS_CONTAINED_WITHIN( &xPendingReadyList, &( pxTCB->xEventListItem ) ) == pdFALSE )
 801455e:	693b      	ldr	r3, [r7, #16]
 8014560:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8014562:	4a09      	ldr	r2, [pc, #36]	; (8014588 <prvTaskIsTaskSuspended+0x60>)
 8014564:	4293      	cmp	r3, r2
 8014566:	d005      	beq.n	8014574 <prvTaskIsTaskSuspended+0x4c>
			{
				/* Is it in the suspended list because it is in the	Suspended
				state, or because is is blocked with no timeout? */
				if( listIS_CONTAINED_WITHIN( NULL, &( pxTCB->xEventListItem ) ) != pdFALSE ) /*lint !e961.  The cast is only redundant when NULL is used. */
 8014568:	693b      	ldr	r3, [r7, #16]
 801456a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801456c:	2b00      	cmp	r3, #0
 801456e:	d101      	bne.n	8014574 <prvTaskIsTaskSuspended+0x4c>
				{
					xReturn = pdTRUE;
 8014570:	2301      	movs	r3, #1
 8014572:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8014574:	697b      	ldr	r3, [r7, #20]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 8014576:	4618      	mov	r0, r3
 8014578:	371c      	adds	r7, #28
 801457a:	46bd      	mov	sp, r7
 801457c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014580:	4770      	bx	lr
 8014582:	bf00      	nop
 8014584:	24001c88 	.word	0x24001c88
 8014588:	24001c5c 	.word	0x24001c5c

0801458c <xTaskResumeFromISR>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) )

	BaseType_t xTaskResumeFromISR( TaskHandle_t xTaskToResume )
	{
 801458c:	b580      	push	{r7, lr}
 801458e:	b08a      	sub	sp, #40	; 0x28
 8014590:	af00      	add	r7, sp, #0
 8014592:	6078      	str	r0, [r7, #4]
	BaseType_t xYieldRequired = pdFALSE;
 8014594:	2300      	movs	r3, #0
 8014596:	627b      	str	r3, [r7, #36]	; 0x24
	TCB_t * const pxTCB = xTaskToResume;
 8014598:	687b      	ldr	r3, [r7, #4]
 801459a:	623b      	str	r3, [r7, #32]
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToResume );
 801459c:	687b      	ldr	r3, [r7, #4]
 801459e:	2b00      	cmp	r3, #0
 80145a0:	d10a      	bne.n	80145b8 <xTaskResumeFromISR+0x2c>
	__asm volatile
 80145a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80145a6:	f383 8811 	msr	BASEPRI, r3
 80145aa:	f3bf 8f6f 	isb	sy
 80145ae:	f3bf 8f4f 	dsb	sy
 80145b2:	61bb      	str	r3, [r7, #24]
}
 80145b4:	bf00      	nop
 80145b6:	e7fe      	b.n	80145b6 <xTaskResumeFromISR+0x2a>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		https://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80145b8:	f001 fbb6 	bl	8015d28 <vPortValidateInterruptPriority>
	__asm volatile
 80145bc:	f3ef 8211 	mrs	r2, BASEPRI
 80145c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80145c4:	f383 8811 	msr	BASEPRI, r3
 80145c8:	f3bf 8f6f 	isb	sy
 80145cc:	f3bf 8f4f 	dsb	sy
 80145d0:	617a      	str	r2, [r7, #20]
 80145d2:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 80145d4:	697b      	ldr	r3, [r7, #20]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80145d6:	61fb      	str	r3, [r7, #28]
		{
			if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
 80145d8:	6a38      	ldr	r0, [r7, #32]
 80145da:	f7ff ffa5 	bl	8014528 <prvTaskIsTaskSuspended>
 80145de:	4603      	mov	r3, r0
 80145e0:	2b00      	cmp	r3, #0
 80145e2:	d030      	beq.n	8014646 <xTaskResumeFromISR+0xba>
			{
				traceTASK_RESUME_FROM_ISR( pxTCB );

				/* Check the ready lists can be accessed. */
				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80145e4:	4b1d      	ldr	r3, [pc, #116]	; (801465c <xTaskResumeFromISR+0xd0>)
 80145e6:	681b      	ldr	r3, [r3, #0]
 80145e8:	2b00      	cmp	r3, #0
 80145ea:	d126      	bne.n	801463a <xTaskResumeFromISR+0xae>
				{
					/* Ready lists can be accessed so move the task from the
					suspended list to the ready list directly. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80145ec:	6a3b      	ldr	r3, [r7, #32]
 80145ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80145f0:	4b1b      	ldr	r3, [pc, #108]	; (8014660 <xTaskResumeFromISR+0xd4>)
 80145f2:	681b      	ldr	r3, [r3, #0]
 80145f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80145f6:	429a      	cmp	r2, r3
 80145f8:	d301      	bcc.n	80145fe <xTaskResumeFromISR+0x72>
					{
						xYieldRequired = pdTRUE;
 80145fa:	2301      	movs	r3, #1
 80145fc:	627b      	str	r3, [r7, #36]	; 0x24
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80145fe:	6a3b      	ldr	r3, [r7, #32]
 8014600:	3304      	adds	r3, #4
 8014602:	4618      	mov	r0, r3
 8014604:	f7fe ff74 	bl	80134f0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8014608:	6a3b      	ldr	r3, [r7, #32]
 801460a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801460c:	4b15      	ldr	r3, [pc, #84]	; (8014664 <xTaskResumeFromISR+0xd8>)
 801460e:	681b      	ldr	r3, [r3, #0]
 8014610:	429a      	cmp	r2, r3
 8014612:	d903      	bls.n	801461c <xTaskResumeFromISR+0x90>
 8014614:	6a3b      	ldr	r3, [r7, #32]
 8014616:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014618:	4a12      	ldr	r2, [pc, #72]	; (8014664 <xTaskResumeFromISR+0xd8>)
 801461a:	6013      	str	r3, [r2, #0]
 801461c:	6a3b      	ldr	r3, [r7, #32]
 801461e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014620:	4613      	mov	r3, r2
 8014622:	009b      	lsls	r3, r3, #2
 8014624:	4413      	add	r3, r2
 8014626:	009b      	lsls	r3, r3, #2
 8014628:	4a0f      	ldr	r2, [pc, #60]	; (8014668 <xTaskResumeFromISR+0xdc>)
 801462a:	441a      	add	r2, r3
 801462c:	6a3b      	ldr	r3, [r7, #32]
 801462e:	3304      	adds	r3, #4
 8014630:	4619      	mov	r1, r3
 8014632:	4610      	mov	r0, r2
 8014634:	f7fe feff 	bl	8013436 <vListInsertEnd>
 8014638:	e005      	b.n	8014646 <xTaskResumeFromISR+0xba>
				else
				{
					/* The delayed or ready lists cannot be accessed so the task
					is held in the pending ready list until the scheduler is
					unsuspended. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 801463a:	6a3b      	ldr	r3, [r7, #32]
 801463c:	3318      	adds	r3, #24
 801463e:	4619      	mov	r1, r3
 8014640:	480a      	ldr	r0, [pc, #40]	; (801466c <xTaskResumeFromISR+0xe0>)
 8014642:	f7fe fef8 	bl	8013436 <vListInsertEnd>
 8014646:	69fb      	ldr	r3, [r7, #28]
 8014648:	60fb      	str	r3, [r7, #12]
	__asm volatile
 801464a:	68fb      	ldr	r3, [r7, #12]
 801464c:	f383 8811 	msr	BASEPRI, r3
}
 8014650:	bf00      	nop
				mtCOVERAGE_TEST_MARKER();
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xYieldRequired;
 8014652:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 8014654:	4618      	mov	r0, r3
 8014656:	3728      	adds	r7, #40	; 0x28
 8014658:	46bd      	mov	sp, r7
 801465a:	bd80      	pop	{r7, pc}
 801465c:	24001cc4 	.word	0x24001cc4
 8014660:	240017c8 	.word	0x240017c8
 8014664:	24001ca4 	.word	0x24001ca4
 8014668:	240017cc 	.word	0x240017cc
 801466c:	24001c5c 	.word	0x24001c5c

08014670 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8014670:	b580      	push	{r7, lr}
 8014672:	b08a      	sub	sp, #40	; 0x28
 8014674:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8014676:	2300      	movs	r3, #0
 8014678:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 801467a:	2300      	movs	r3, #0
 801467c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 801467e:	463a      	mov	r2, r7
 8014680:	1d39      	adds	r1, r7, #4
 8014682:	f107 0308 	add.w	r3, r7, #8
 8014686:	4618      	mov	r0, r3
 8014688:	f7fe fc86 	bl	8012f98 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 801468c:	6839      	ldr	r1, [r7, #0]
 801468e:	687b      	ldr	r3, [r7, #4]
 8014690:	68ba      	ldr	r2, [r7, #8]
 8014692:	9202      	str	r2, [sp, #8]
 8014694:	9301      	str	r3, [sp, #4]
 8014696:	2300      	movs	r3, #0
 8014698:	9300      	str	r3, [sp, #0]
 801469a:	2300      	movs	r3, #0
 801469c:	460a      	mov	r2, r1
 801469e:	4921      	ldr	r1, [pc, #132]	; (8014724 <vTaskStartScheduler+0xb4>)
 80146a0:	4821      	ldr	r0, [pc, #132]	; (8014728 <vTaskStartScheduler+0xb8>)
 80146a2:	f7ff fcf5 	bl	8014090 <xTaskCreateStatic>
 80146a6:	4603      	mov	r3, r0
 80146a8:	4a20      	ldr	r2, [pc, #128]	; (801472c <vTaskStartScheduler+0xbc>)
 80146aa:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80146ac:	4b1f      	ldr	r3, [pc, #124]	; (801472c <vTaskStartScheduler+0xbc>)
 80146ae:	681b      	ldr	r3, [r3, #0]
 80146b0:	2b00      	cmp	r3, #0
 80146b2:	d002      	beq.n	80146ba <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80146b4:	2301      	movs	r3, #1
 80146b6:	617b      	str	r3, [r7, #20]
 80146b8:	e001      	b.n	80146be <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80146ba:	2300      	movs	r3, #0
 80146bc:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80146be:	697b      	ldr	r3, [r7, #20]
 80146c0:	2b01      	cmp	r3, #1
 80146c2:	d102      	bne.n	80146ca <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80146c4:	f000 fdb2 	bl	801522c <xTimerCreateTimerTask>
 80146c8:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80146ca:	697b      	ldr	r3, [r7, #20]
 80146cc:	2b01      	cmp	r3, #1
 80146ce:	d116      	bne.n	80146fe <vTaskStartScheduler+0x8e>
	__asm volatile
 80146d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80146d4:	f383 8811 	msr	BASEPRI, r3
 80146d8:	f3bf 8f6f 	isb	sy
 80146dc:	f3bf 8f4f 	dsb	sy
 80146e0:	613b      	str	r3, [r7, #16]
}
 80146e2:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80146e4:	4b12      	ldr	r3, [pc, #72]	; (8014730 <vTaskStartScheduler+0xc0>)
 80146e6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80146ea:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80146ec:	4b11      	ldr	r3, [pc, #68]	; (8014734 <vTaskStartScheduler+0xc4>)
 80146ee:	2201      	movs	r2, #1
 80146f0:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80146f2:	4b11      	ldr	r3, [pc, #68]	; (8014738 <vTaskStartScheduler+0xc8>)
 80146f4:	2200      	movs	r2, #0
 80146f6:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80146f8:	f001 f992 	bl	8015a20 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80146fc:	e00e      	b.n	801471c <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80146fe:	697b      	ldr	r3, [r7, #20]
 8014700:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8014704:	d10a      	bne.n	801471c <vTaskStartScheduler+0xac>
	__asm volatile
 8014706:	f04f 0350 	mov.w	r3, #80	; 0x50
 801470a:	f383 8811 	msr	BASEPRI, r3
 801470e:	f3bf 8f6f 	isb	sy
 8014712:	f3bf 8f4f 	dsb	sy
 8014716:	60fb      	str	r3, [r7, #12]
}
 8014718:	bf00      	nop
 801471a:	e7fe      	b.n	801471a <vTaskStartScheduler+0xaa>
}
 801471c:	bf00      	nop
 801471e:	3718      	adds	r7, #24
 8014720:	46bd      	mov	sp, r7
 8014722:	bd80      	pop	{r7, pc}
 8014724:	08016e8c 	.word	0x08016e8c
 8014728:	08014e91 	.word	0x08014e91
 801472c:	24001cc0 	.word	0x24001cc0
 8014730:	24001cbc 	.word	0x24001cbc
 8014734:	24001ca8 	.word	0x24001ca8
 8014738:	24001ca0 	.word	0x24001ca0

0801473c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 801473c:	b480      	push	{r7}
 801473e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8014740:	4b04      	ldr	r3, [pc, #16]	; (8014754 <vTaskSuspendAll+0x18>)
 8014742:	681b      	ldr	r3, [r3, #0]
 8014744:	3301      	adds	r3, #1
 8014746:	4a03      	ldr	r2, [pc, #12]	; (8014754 <vTaskSuspendAll+0x18>)
 8014748:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 801474a:	bf00      	nop
 801474c:	46bd      	mov	sp, r7
 801474e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014752:	4770      	bx	lr
 8014754:	24001cc4 	.word	0x24001cc4

08014758 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8014758:	b580      	push	{r7, lr}
 801475a:	b084      	sub	sp, #16
 801475c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 801475e:	2300      	movs	r3, #0
 8014760:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8014762:	2300      	movs	r3, #0
 8014764:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8014766:	4b42      	ldr	r3, [pc, #264]	; (8014870 <xTaskResumeAll+0x118>)
 8014768:	681b      	ldr	r3, [r3, #0]
 801476a:	2b00      	cmp	r3, #0
 801476c:	d10a      	bne.n	8014784 <xTaskResumeAll+0x2c>
	__asm volatile
 801476e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014772:	f383 8811 	msr	BASEPRI, r3
 8014776:	f3bf 8f6f 	isb	sy
 801477a:	f3bf 8f4f 	dsb	sy
 801477e:	603b      	str	r3, [r7, #0]
}
 8014780:	bf00      	nop
 8014782:	e7fe      	b.n	8014782 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8014784:	f001 f9ee 	bl	8015b64 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8014788:	4b39      	ldr	r3, [pc, #228]	; (8014870 <xTaskResumeAll+0x118>)
 801478a:	681b      	ldr	r3, [r3, #0]
 801478c:	3b01      	subs	r3, #1
 801478e:	4a38      	ldr	r2, [pc, #224]	; (8014870 <xTaskResumeAll+0x118>)
 8014790:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8014792:	4b37      	ldr	r3, [pc, #220]	; (8014870 <xTaskResumeAll+0x118>)
 8014794:	681b      	ldr	r3, [r3, #0]
 8014796:	2b00      	cmp	r3, #0
 8014798:	d162      	bne.n	8014860 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 801479a:	4b36      	ldr	r3, [pc, #216]	; (8014874 <xTaskResumeAll+0x11c>)
 801479c:	681b      	ldr	r3, [r3, #0]
 801479e:	2b00      	cmp	r3, #0
 80147a0:	d05e      	beq.n	8014860 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80147a2:	e02f      	b.n	8014804 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80147a4:	4b34      	ldr	r3, [pc, #208]	; (8014878 <xTaskResumeAll+0x120>)
 80147a6:	68db      	ldr	r3, [r3, #12]
 80147a8:	68db      	ldr	r3, [r3, #12]
 80147aa:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80147ac:	68fb      	ldr	r3, [r7, #12]
 80147ae:	3318      	adds	r3, #24
 80147b0:	4618      	mov	r0, r3
 80147b2:	f7fe fe9d 	bl	80134f0 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80147b6:	68fb      	ldr	r3, [r7, #12]
 80147b8:	3304      	adds	r3, #4
 80147ba:	4618      	mov	r0, r3
 80147bc:	f7fe fe98 	bl	80134f0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80147c0:	68fb      	ldr	r3, [r7, #12]
 80147c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80147c4:	4b2d      	ldr	r3, [pc, #180]	; (801487c <xTaskResumeAll+0x124>)
 80147c6:	681b      	ldr	r3, [r3, #0]
 80147c8:	429a      	cmp	r2, r3
 80147ca:	d903      	bls.n	80147d4 <xTaskResumeAll+0x7c>
 80147cc:	68fb      	ldr	r3, [r7, #12]
 80147ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80147d0:	4a2a      	ldr	r2, [pc, #168]	; (801487c <xTaskResumeAll+0x124>)
 80147d2:	6013      	str	r3, [r2, #0]
 80147d4:	68fb      	ldr	r3, [r7, #12]
 80147d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80147d8:	4613      	mov	r3, r2
 80147da:	009b      	lsls	r3, r3, #2
 80147dc:	4413      	add	r3, r2
 80147de:	009b      	lsls	r3, r3, #2
 80147e0:	4a27      	ldr	r2, [pc, #156]	; (8014880 <xTaskResumeAll+0x128>)
 80147e2:	441a      	add	r2, r3
 80147e4:	68fb      	ldr	r3, [r7, #12]
 80147e6:	3304      	adds	r3, #4
 80147e8:	4619      	mov	r1, r3
 80147ea:	4610      	mov	r0, r2
 80147ec:	f7fe fe23 	bl	8013436 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80147f0:	68fb      	ldr	r3, [r7, #12]
 80147f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80147f4:	4b23      	ldr	r3, [pc, #140]	; (8014884 <xTaskResumeAll+0x12c>)
 80147f6:	681b      	ldr	r3, [r3, #0]
 80147f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80147fa:	429a      	cmp	r2, r3
 80147fc:	d302      	bcc.n	8014804 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 80147fe:	4b22      	ldr	r3, [pc, #136]	; (8014888 <xTaskResumeAll+0x130>)
 8014800:	2201      	movs	r2, #1
 8014802:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8014804:	4b1c      	ldr	r3, [pc, #112]	; (8014878 <xTaskResumeAll+0x120>)
 8014806:	681b      	ldr	r3, [r3, #0]
 8014808:	2b00      	cmp	r3, #0
 801480a:	d1cb      	bne.n	80147a4 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 801480c:	68fb      	ldr	r3, [r7, #12]
 801480e:	2b00      	cmp	r3, #0
 8014810:	d001      	beq.n	8014816 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8014812:	f000 fbf3 	bl	8014ffc <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8014816:	4b1d      	ldr	r3, [pc, #116]	; (801488c <xTaskResumeAll+0x134>)
 8014818:	681b      	ldr	r3, [r3, #0]
 801481a:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 801481c:	687b      	ldr	r3, [r7, #4]
 801481e:	2b00      	cmp	r3, #0
 8014820:	d010      	beq.n	8014844 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8014822:	f000 f847 	bl	80148b4 <xTaskIncrementTick>
 8014826:	4603      	mov	r3, r0
 8014828:	2b00      	cmp	r3, #0
 801482a:	d002      	beq.n	8014832 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 801482c:	4b16      	ldr	r3, [pc, #88]	; (8014888 <xTaskResumeAll+0x130>)
 801482e:	2201      	movs	r2, #1
 8014830:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8014832:	687b      	ldr	r3, [r7, #4]
 8014834:	3b01      	subs	r3, #1
 8014836:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8014838:	687b      	ldr	r3, [r7, #4]
 801483a:	2b00      	cmp	r3, #0
 801483c:	d1f1      	bne.n	8014822 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 801483e:	4b13      	ldr	r3, [pc, #76]	; (801488c <xTaskResumeAll+0x134>)
 8014840:	2200      	movs	r2, #0
 8014842:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8014844:	4b10      	ldr	r3, [pc, #64]	; (8014888 <xTaskResumeAll+0x130>)
 8014846:	681b      	ldr	r3, [r3, #0]
 8014848:	2b00      	cmp	r3, #0
 801484a:	d009      	beq.n	8014860 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 801484c:	2301      	movs	r3, #1
 801484e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8014850:	4b0f      	ldr	r3, [pc, #60]	; (8014890 <xTaskResumeAll+0x138>)
 8014852:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8014856:	601a      	str	r2, [r3, #0]
 8014858:	f3bf 8f4f 	dsb	sy
 801485c:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8014860:	f001 f9b0 	bl	8015bc4 <vPortExitCritical>

	return xAlreadyYielded;
 8014864:	68bb      	ldr	r3, [r7, #8]
}
 8014866:	4618      	mov	r0, r3
 8014868:	3710      	adds	r7, #16
 801486a:	46bd      	mov	sp, r7
 801486c:	bd80      	pop	{r7, pc}
 801486e:	bf00      	nop
 8014870:	24001cc4 	.word	0x24001cc4
 8014874:	24001c9c 	.word	0x24001c9c
 8014878:	24001c5c 	.word	0x24001c5c
 801487c:	24001ca4 	.word	0x24001ca4
 8014880:	240017cc 	.word	0x240017cc
 8014884:	240017c8 	.word	0x240017c8
 8014888:	24001cb0 	.word	0x24001cb0
 801488c:	24001cac 	.word	0x24001cac
 8014890:	e000ed04 	.word	0xe000ed04

08014894 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8014894:	b480      	push	{r7}
 8014896:	b083      	sub	sp, #12
 8014898:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 801489a:	4b05      	ldr	r3, [pc, #20]	; (80148b0 <xTaskGetTickCount+0x1c>)
 801489c:	681b      	ldr	r3, [r3, #0]
 801489e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80148a0:	687b      	ldr	r3, [r7, #4]
}
 80148a2:	4618      	mov	r0, r3
 80148a4:	370c      	adds	r7, #12
 80148a6:	46bd      	mov	sp, r7
 80148a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80148ac:	4770      	bx	lr
 80148ae:	bf00      	nop
 80148b0:	24001ca0 	.word	0x24001ca0

080148b4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80148b4:	b580      	push	{r7, lr}
 80148b6:	b086      	sub	sp, #24
 80148b8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80148ba:	2300      	movs	r3, #0
 80148bc:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80148be:	4b4f      	ldr	r3, [pc, #316]	; (80149fc <xTaskIncrementTick+0x148>)
 80148c0:	681b      	ldr	r3, [r3, #0]
 80148c2:	2b00      	cmp	r3, #0
 80148c4:	f040 808f 	bne.w	80149e6 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80148c8:	4b4d      	ldr	r3, [pc, #308]	; (8014a00 <xTaskIncrementTick+0x14c>)
 80148ca:	681b      	ldr	r3, [r3, #0]
 80148cc:	3301      	adds	r3, #1
 80148ce:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80148d0:	4a4b      	ldr	r2, [pc, #300]	; (8014a00 <xTaskIncrementTick+0x14c>)
 80148d2:	693b      	ldr	r3, [r7, #16]
 80148d4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80148d6:	693b      	ldr	r3, [r7, #16]
 80148d8:	2b00      	cmp	r3, #0
 80148da:	d120      	bne.n	801491e <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 80148dc:	4b49      	ldr	r3, [pc, #292]	; (8014a04 <xTaskIncrementTick+0x150>)
 80148de:	681b      	ldr	r3, [r3, #0]
 80148e0:	681b      	ldr	r3, [r3, #0]
 80148e2:	2b00      	cmp	r3, #0
 80148e4:	d00a      	beq.n	80148fc <xTaskIncrementTick+0x48>
	__asm volatile
 80148e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80148ea:	f383 8811 	msr	BASEPRI, r3
 80148ee:	f3bf 8f6f 	isb	sy
 80148f2:	f3bf 8f4f 	dsb	sy
 80148f6:	603b      	str	r3, [r7, #0]
}
 80148f8:	bf00      	nop
 80148fa:	e7fe      	b.n	80148fa <xTaskIncrementTick+0x46>
 80148fc:	4b41      	ldr	r3, [pc, #260]	; (8014a04 <xTaskIncrementTick+0x150>)
 80148fe:	681b      	ldr	r3, [r3, #0]
 8014900:	60fb      	str	r3, [r7, #12]
 8014902:	4b41      	ldr	r3, [pc, #260]	; (8014a08 <xTaskIncrementTick+0x154>)
 8014904:	681b      	ldr	r3, [r3, #0]
 8014906:	4a3f      	ldr	r2, [pc, #252]	; (8014a04 <xTaskIncrementTick+0x150>)
 8014908:	6013      	str	r3, [r2, #0]
 801490a:	4a3f      	ldr	r2, [pc, #252]	; (8014a08 <xTaskIncrementTick+0x154>)
 801490c:	68fb      	ldr	r3, [r7, #12]
 801490e:	6013      	str	r3, [r2, #0]
 8014910:	4b3e      	ldr	r3, [pc, #248]	; (8014a0c <xTaskIncrementTick+0x158>)
 8014912:	681b      	ldr	r3, [r3, #0]
 8014914:	3301      	adds	r3, #1
 8014916:	4a3d      	ldr	r2, [pc, #244]	; (8014a0c <xTaskIncrementTick+0x158>)
 8014918:	6013      	str	r3, [r2, #0]
 801491a:	f000 fb6f 	bl	8014ffc <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 801491e:	4b3c      	ldr	r3, [pc, #240]	; (8014a10 <xTaskIncrementTick+0x15c>)
 8014920:	681b      	ldr	r3, [r3, #0]
 8014922:	693a      	ldr	r2, [r7, #16]
 8014924:	429a      	cmp	r2, r3
 8014926:	d349      	bcc.n	80149bc <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8014928:	4b36      	ldr	r3, [pc, #216]	; (8014a04 <xTaskIncrementTick+0x150>)
 801492a:	681b      	ldr	r3, [r3, #0]
 801492c:	681b      	ldr	r3, [r3, #0]
 801492e:	2b00      	cmp	r3, #0
 8014930:	d104      	bne.n	801493c <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8014932:	4b37      	ldr	r3, [pc, #220]	; (8014a10 <xTaskIncrementTick+0x15c>)
 8014934:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8014938:	601a      	str	r2, [r3, #0]
					break;
 801493a:	e03f      	b.n	80149bc <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801493c:	4b31      	ldr	r3, [pc, #196]	; (8014a04 <xTaskIncrementTick+0x150>)
 801493e:	681b      	ldr	r3, [r3, #0]
 8014940:	68db      	ldr	r3, [r3, #12]
 8014942:	68db      	ldr	r3, [r3, #12]
 8014944:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8014946:	68bb      	ldr	r3, [r7, #8]
 8014948:	685b      	ldr	r3, [r3, #4]
 801494a:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 801494c:	693a      	ldr	r2, [r7, #16]
 801494e:	687b      	ldr	r3, [r7, #4]
 8014950:	429a      	cmp	r2, r3
 8014952:	d203      	bcs.n	801495c <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8014954:	4a2e      	ldr	r2, [pc, #184]	; (8014a10 <xTaskIncrementTick+0x15c>)
 8014956:	687b      	ldr	r3, [r7, #4]
 8014958:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 801495a:	e02f      	b.n	80149bc <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 801495c:	68bb      	ldr	r3, [r7, #8]
 801495e:	3304      	adds	r3, #4
 8014960:	4618      	mov	r0, r3
 8014962:	f7fe fdc5 	bl	80134f0 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8014966:	68bb      	ldr	r3, [r7, #8]
 8014968:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801496a:	2b00      	cmp	r3, #0
 801496c:	d004      	beq.n	8014978 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 801496e:	68bb      	ldr	r3, [r7, #8]
 8014970:	3318      	adds	r3, #24
 8014972:	4618      	mov	r0, r3
 8014974:	f7fe fdbc 	bl	80134f0 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8014978:	68bb      	ldr	r3, [r7, #8]
 801497a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801497c:	4b25      	ldr	r3, [pc, #148]	; (8014a14 <xTaskIncrementTick+0x160>)
 801497e:	681b      	ldr	r3, [r3, #0]
 8014980:	429a      	cmp	r2, r3
 8014982:	d903      	bls.n	801498c <xTaskIncrementTick+0xd8>
 8014984:	68bb      	ldr	r3, [r7, #8]
 8014986:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014988:	4a22      	ldr	r2, [pc, #136]	; (8014a14 <xTaskIncrementTick+0x160>)
 801498a:	6013      	str	r3, [r2, #0]
 801498c:	68bb      	ldr	r3, [r7, #8]
 801498e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014990:	4613      	mov	r3, r2
 8014992:	009b      	lsls	r3, r3, #2
 8014994:	4413      	add	r3, r2
 8014996:	009b      	lsls	r3, r3, #2
 8014998:	4a1f      	ldr	r2, [pc, #124]	; (8014a18 <xTaskIncrementTick+0x164>)
 801499a:	441a      	add	r2, r3
 801499c:	68bb      	ldr	r3, [r7, #8]
 801499e:	3304      	adds	r3, #4
 80149a0:	4619      	mov	r1, r3
 80149a2:	4610      	mov	r0, r2
 80149a4:	f7fe fd47 	bl	8013436 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80149a8:	68bb      	ldr	r3, [r7, #8]
 80149aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80149ac:	4b1b      	ldr	r3, [pc, #108]	; (8014a1c <xTaskIncrementTick+0x168>)
 80149ae:	681b      	ldr	r3, [r3, #0]
 80149b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80149b2:	429a      	cmp	r2, r3
 80149b4:	d3b8      	bcc.n	8014928 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 80149b6:	2301      	movs	r3, #1
 80149b8:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80149ba:	e7b5      	b.n	8014928 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80149bc:	4b17      	ldr	r3, [pc, #92]	; (8014a1c <xTaskIncrementTick+0x168>)
 80149be:	681b      	ldr	r3, [r3, #0]
 80149c0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80149c2:	4915      	ldr	r1, [pc, #84]	; (8014a18 <xTaskIncrementTick+0x164>)
 80149c4:	4613      	mov	r3, r2
 80149c6:	009b      	lsls	r3, r3, #2
 80149c8:	4413      	add	r3, r2
 80149ca:	009b      	lsls	r3, r3, #2
 80149cc:	440b      	add	r3, r1
 80149ce:	681b      	ldr	r3, [r3, #0]
 80149d0:	2b01      	cmp	r3, #1
 80149d2:	d901      	bls.n	80149d8 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 80149d4:	2301      	movs	r3, #1
 80149d6:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80149d8:	4b11      	ldr	r3, [pc, #68]	; (8014a20 <xTaskIncrementTick+0x16c>)
 80149da:	681b      	ldr	r3, [r3, #0]
 80149dc:	2b00      	cmp	r3, #0
 80149de:	d007      	beq.n	80149f0 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 80149e0:	2301      	movs	r3, #1
 80149e2:	617b      	str	r3, [r7, #20]
 80149e4:	e004      	b.n	80149f0 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80149e6:	4b0f      	ldr	r3, [pc, #60]	; (8014a24 <xTaskIncrementTick+0x170>)
 80149e8:	681b      	ldr	r3, [r3, #0]
 80149ea:	3301      	adds	r3, #1
 80149ec:	4a0d      	ldr	r2, [pc, #52]	; (8014a24 <xTaskIncrementTick+0x170>)
 80149ee:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80149f0:	697b      	ldr	r3, [r7, #20]
}
 80149f2:	4618      	mov	r0, r3
 80149f4:	3718      	adds	r7, #24
 80149f6:	46bd      	mov	sp, r7
 80149f8:	bd80      	pop	{r7, pc}
 80149fa:	bf00      	nop
 80149fc:	24001cc4 	.word	0x24001cc4
 8014a00:	24001ca0 	.word	0x24001ca0
 8014a04:	24001c54 	.word	0x24001c54
 8014a08:	24001c58 	.word	0x24001c58
 8014a0c:	24001cb4 	.word	0x24001cb4
 8014a10:	24001cbc 	.word	0x24001cbc
 8014a14:	24001ca4 	.word	0x24001ca4
 8014a18:	240017cc 	.word	0x240017cc
 8014a1c:	240017c8 	.word	0x240017c8
 8014a20:	24001cb0 	.word	0x24001cb0
 8014a24:	24001cac 	.word	0x24001cac

08014a28 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8014a28:	b480      	push	{r7}
 8014a2a:	b085      	sub	sp, #20
 8014a2c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8014a2e:	4b28      	ldr	r3, [pc, #160]	; (8014ad0 <vTaskSwitchContext+0xa8>)
 8014a30:	681b      	ldr	r3, [r3, #0]
 8014a32:	2b00      	cmp	r3, #0
 8014a34:	d003      	beq.n	8014a3e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8014a36:	4b27      	ldr	r3, [pc, #156]	; (8014ad4 <vTaskSwitchContext+0xac>)
 8014a38:	2201      	movs	r2, #1
 8014a3a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8014a3c:	e041      	b.n	8014ac2 <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 8014a3e:	4b25      	ldr	r3, [pc, #148]	; (8014ad4 <vTaskSwitchContext+0xac>)
 8014a40:	2200      	movs	r2, #0
 8014a42:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8014a44:	4b24      	ldr	r3, [pc, #144]	; (8014ad8 <vTaskSwitchContext+0xb0>)
 8014a46:	681b      	ldr	r3, [r3, #0]
 8014a48:	60fb      	str	r3, [r7, #12]
 8014a4a:	e010      	b.n	8014a6e <vTaskSwitchContext+0x46>
 8014a4c:	68fb      	ldr	r3, [r7, #12]
 8014a4e:	2b00      	cmp	r3, #0
 8014a50:	d10a      	bne.n	8014a68 <vTaskSwitchContext+0x40>
	__asm volatile
 8014a52:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014a56:	f383 8811 	msr	BASEPRI, r3
 8014a5a:	f3bf 8f6f 	isb	sy
 8014a5e:	f3bf 8f4f 	dsb	sy
 8014a62:	607b      	str	r3, [r7, #4]
}
 8014a64:	bf00      	nop
 8014a66:	e7fe      	b.n	8014a66 <vTaskSwitchContext+0x3e>
 8014a68:	68fb      	ldr	r3, [r7, #12]
 8014a6a:	3b01      	subs	r3, #1
 8014a6c:	60fb      	str	r3, [r7, #12]
 8014a6e:	491b      	ldr	r1, [pc, #108]	; (8014adc <vTaskSwitchContext+0xb4>)
 8014a70:	68fa      	ldr	r2, [r7, #12]
 8014a72:	4613      	mov	r3, r2
 8014a74:	009b      	lsls	r3, r3, #2
 8014a76:	4413      	add	r3, r2
 8014a78:	009b      	lsls	r3, r3, #2
 8014a7a:	440b      	add	r3, r1
 8014a7c:	681b      	ldr	r3, [r3, #0]
 8014a7e:	2b00      	cmp	r3, #0
 8014a80:	d0e4      	beq.n	8014a4c <vTaskSwitchContext+0x24>
 8014a82:	68fa      	ldr	r2, [r7, #12]
 8014a84:	4613      	mov	r3, r2
 8014a86:	009b      	lsls	r3, r3, #2
 8014a88:	4413      	add	r3, r2
 8014a8a:	009b      	lsls	r3, r3, #2
 8014a8c:	4a13      	ldr	r2, [pc, #76]	; (8014adc <vTaskSwitchContext+0xb4>)
 8014a8e:	4413      	add	r3, r2
 8014a90:	60bb      	str	r3, [r7, #8]
 8014a92:	68bb      	ldr	r3, [r7, #8]
 8014a94:	685b      	ldr	r3, [r3, #4]
 8014a96:	685a      	ldr	r2, [r3, #4]
 8014a98:	68bb      	ldr	r3, [r7, #8]
 8014a9a:	605a      	str	r2, [r3, #4]
 8014a9c:	68bb      	ldr	r3, [r7, #8]
 8014a9e:	685a      	ldr	r2, [r3, #4]
 8014aa0:	68bb      	ldr	r3, [r7, #8]
 8014aa2:	3308      	adds	r3, #8
 8014aa4:	429a      	cmp	r2, r3
 8014aa6:	d104      	bne.n	8014ab2 <vTaskSwitchContext+0x8a>
 8014aa8:	68bb      	ldr	r3, [r7, #8]
 8014aaa:	685b      	ldr	r3, [r3, #4]
 8014aac:	685a      	ldr	r2, [r3, #4]
 8014aae:	68bb      	ldr	r3, [r7, #8]
 8014ab0:	605a      	str	r2, [r3, #4]
 8014ab2:	68bb      	ldr	r3, [r7, #8]
 8014ab4:	685b      	ldr	r3, [r3, #4]
 8014ab6:	68db      	ldr	r3, [r3, #12]
 8014ab8:	4a09      	ldr	r2, [pc, #36]	; (8014ae0 <vTaskSwitchContext+0xb8>)
 8014aba:	6013      	str	r3, [r2, #0]
 8014abc:	4a06      	ldr	r2, [pc, #24]	; (8014ad8 <vTaskSwitchContext+0xb0>)
 8014abe:	68fb      	ldr	r3, [r7, #12]
 8014ac0:	6013      	str	r3, [r2, #0]
}
 8014ac2:	bf00      	nop
 8014ac4:	3714      	adds	r7, #20
 8014ac6:	46bd      	mov	sp, r7
 8014ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014acc:	4770      	bx	lr
 8014ace:	bf00      	nop
 8014ad0:	24001cc4 	.word	0x24001cc4
 8014ad4:	24001cb0 	.word	0x24001cb0
 8014ad8:	24001ca4 	.word	0x24001ca4
 8014adc:	240017cc 	.word	0x240017cc
 8014ae0:	240017c8 	.word	0x240017c8

08014ae4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8014ae4:	b580      	push	{r7, lr}
 8014ae6:	b084      	sub	sp, #16
 8014ae8:	af00      	add	r7, sp, #0
 8014aea:	6078      	str	r0, [r7, #4]
 8014aec:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8014aee:	687b      	ldr	r3, [r7, #4]
 8014af0:	2b00      	cmp	r3, #0
 8014af2:	d10a      	bne.n	8014b0a <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8014af4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014af8:	f383 8811 	msr	BASEPRI, r3
 8014afc:	f3bf 8f6f 	isb	sy
 8014b00:	f3bf 8f4f 	dsb	sy
 8014b04:	60fb      	str	r3, [r7, #12]
}
 8014b06:	bf00      	nop
 8014b08:	e7fe      	b.n	8014b08 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8014b0a:	4b07      	ldr	r3, [pc, #28]	; (8014b28 <vTaskPlaceOnEventList+0x44>)
 8014b0c:	681b      	ldr	r3, [r3, #0]
 8014b0e:	3318      	adds	r3, #24
 8014b10:	4619      	mov	r1, r3
 8014b12:	6878      	ldr	r0, [r7, #4]
 8014b14:	f7fe fcb3 	bl	801347e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8014b18:	2101      	movs	r1, #1
 8014b1a:	6838      	ldr	r0, [r7, #0]
 8014b1c:	f000 fb32 	bl	8015184 <prvAddCurrentTaskToDelayedList>
}
 8014b20:	bf00      	nop
 8014b22:	3710      	adds	r7, #16
 8014b24:	46bd      	mov	sp, r7
 8014b26:	bd80      	pop	{r7, pc}
 8014b28:	240017c8 	.word	0x240017c8

08014b2c <vTaskPlaceOnUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnUnorderedEventList( List_t * pxEventList, const TickType_t xItemValue, const TickType_t xTicksToWait )
{
 8014b2c:	b580      	push	{r7, lr}
 8014b2e:	b086      	sub	sp, #24
 8014b30:	af00      	add	r7, sp, #0
 8014b32:	60f8      	str	r0, [r7, #12]
 8014b34:	60b9      	str	r1, [r7, #8]
 8014b36:	607a      	str	r2, [r7, #4]
	configASSERT( pxEventList );
 8014b38:	68fb      	ldr	r3, [r7, #12]
 8014b3a:	2b00      	cmp	r3, #0
 8014b3c:	d10a      	bne.n	8014b54 <vTaskPlaceOnUnorderedEventList+0x28>
	__asm volatile
 8014b3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014b42:	f383 8811 	msr	BASEPRI, r3
 8014b46:	f3bf 8f6f 	isb	sy
 8014b4a:	f3bf 8f4f 	dsb	sy
 8014b4e:	617b      	str	r3, [r7, #20]
}
 8014b50:	bf00      	nop
 8014b52:	e7fe      	b.n	8014b52 <vTaskPlaceOnUnorderedEventList+0x26>

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event groups implementation. */
	configASSERT( uxSchedulerSuspended != 0 );
 8014b54:	4b11      	ldr	r3, [pc, #68]	; (8014b9c <vTaskPlaceOnUnorderedEventList+0x70>)
 8014b56:	681b      	ldr	r3, [r3, #0]
 8014b58:	2b00      	cmp	r3, #0
 8014b5a:	d10a      	bne.n	8014b72 <vTaskPlaceOnUnorderedEventList+0x46>
	__asm volatile
 8014b5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014b60:	f383 8811 	msr	BASEPRI, r3
 8014b64:	f3bf 8f6f 	isb	sy
 8014b68:	f3bf 8f4f 	dsb	sy
 8014b6c:	613b      	str	r3, [r7, #16]
}
 8014b6e:	bf00      	nop
 8014b70:	e7fe      	b.n	8014b70 <vTaskPlaceOnUnorderedEventList+0x44>

	/* Store the item value in the event list item.  It is safe to access the
	event list item here as interrupts won't access the event list item of a
	task that is not in the Blocked state. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 8014b72:	4b0b      	ldr	r3, [pc, #44]	; (8014ba0 <vTaskPlaceOnUnorderedEventList+0x74>)
 8014b74:	681b      	ldr	r3, [r3, #0]
 8014b76:	68ba      	ldr	r2, [r7, #8]
 8014b78:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8014b7c:	619a      	str	r2, [r3, #24]
	/* Place the event list item of the TCB at the end of the appropriate event
	list.  It is safe to access the event list here because it is part of an
	event group implementation - and interrupts don't access event groups
	directly (instead they access them indirectly by pending function calls to
	the task level). */
	vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8014b7e:	4b08      	ldr	r3, [pc, #32]	; (8014ba0 <vTaskPlaceOnUnorderedEventList+0x74>)
 8014b80:	681b      	ldr	r3, [r3, #0]
 8014b82:	3318      	adds	r3, #24
 8014b84:	4619      	mov	r1, r3
 8014b86:	68f8      	ldr	r0, [r7, #12]
 8014b88:	f7fe fc55 	bl	8013436 <vListInsertEnd>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8014b8c:	2101      	movs	r1, #1
 8014b8e:	6878      	ldr	r0, [r7, #4]
 8014b90:	f000 faf8 	bl	8015184 <prvAddCurrentTaskToDelayedList>
}
 8014b94:	bf00      	nop
 8014b96:	3718      	adds	r7, #24
 8014b98:	46bd      	mov	sp, r7
 8014b9a:	bd80      	pop	{r7, pc}
 8014b9c:	24001cc4 	.word	0x24001cc4
 8014ba0:	240017c8 	.word	0x240017c8

08014ba4 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8014ba4:	b580      	push	{r7, lr}
 8014ba6:	b086      	sub	sp, #24
 8014ba8:	af00      	add	r7, sp, #0
 8014baa:	60f8      	str	r0, [r7, #12]
 8014bac:	60b9      	str	r1, [r7, #8]
 8014bae:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8014bb0:	68fb      	ldr	r3, [r7, #12]
 8014bb2:	2b00      	cmp	r3, #0
 8014bb4:	d10a      	bne.n	8014bcc <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8014bb6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014bba:	f383 8811 	msr	BASEPRI, r3
 8014bbe:	f3bf 8f6f 	isb	sy
 8014bc2:	f3bf 8f4f 	dsb	sy
 8014bc6:	617b      	str	r3, [r7, #20]
}
 8014bc8:	bf00      	nop
 8014bca:	e7fe      	b.n	8014bca <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8014bcc:	4b0a      	ldr	r3, [pc, #40]	; (8014bf8 <vTaskPlaceOnEventListRestricted+0x54>)
 8014bce:	681b      	ldr	r3, [r3, #0]
 8014bd0:	3318      	adds	r3, #24
 8014bd2:	4619      	mov	r1, r3
 8014bd4:	68f8      	ldr	r0, [r7, #12]
 8014bd6:	f7fe fc2e 	bl	8013436 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8014bda:	687b      	ldr	r3, [r7, #4]
 8014bdc:	2b00      	cmp	r3, #0
 8014bde:	d002      	beq.n	8014be6 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8014be0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8014be4:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8014be6:	6879      	ldr	r1, [r7, #4]
 8014be8:	68b8      	ldr	r0, [r7, #8]
 8014bea:	f000 facb 	bl	8015184 <prvAddCurrentTaskToDelayedList>
	}
 8014bee:	bf00      	nop
 8014bf0:	3718      	adds	r7, #24
 8014bf2:	46bd      	mov	sp, r7
 8014bf4:	bd80      	pop	{r7, pc}
 8014bf6:	bf00      	nop
 8014bf8:	240017c8 	.word	0x240017c8

08014bfc <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8014bfc:	b580      	push	{r7, lr}
 8014bfe:	b086      	sub	sp, #24
 8014c00:	af00      	add	r7, sp, #0
 8014c02:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8014c04:	687b      	ldr	r3, [r7, #4]
 8014c06:	68db      	ldr	r3, [r3, #12]
 8014c08:	68db      	ldr	r3, [r3, #12]
 8014c0a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8014c0c:	693b      	ldr	r3, [r7, #16]
 8014c0e:	2b00      	cmp	r3, #0
 8014c10:	d10a      	bne.n	8014c28 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8014c12:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014c16:	f383 8811 	msr	BASEPRI, r3
 8014c1a:	f3bf 8f6f 	isb	sy
 8014c1e:	f3bf 8f4f 	dsb	sy
 8014c22:	60fb      	str	r3, [r7, #12]
}
 8014c24:	bf00      	nop
 8014c26:	e7fe      	b.n	8014c26 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8014c28:	693b      	ldr	r3, [r7, #16]
 8014c2a:	3318      	adds	r3, #24
 8014c2c:	4618      	mov	r0, r3
 8014c2e:	f7fe fc5f 	bl	80134f0 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8014c32:	4b1e      	ldr	r3, [pc, #120]	; (8014cac <xTaskRemoveFromEventList+0xb0>)
 8014c34:	681b      	ldr	r3, [r3, #0]
 8014c36:	2b00      	cmp	r3, #0
 8014c38:	d11d      	bne.n	8014c76 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8014c3a:	693b      	ldr	r3, [r7, #16]
 8014c3c:	3304      	adds	r3, #4
 8014c3e:	4618      	mov	r0, r3
 8014c40:	f7fe fc56 	bl	80134f0 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8014c44:	693b      	ldr	r3, [r7, #16]
 8014c46:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014c48:	4b19      	ldr	r3, [pc, #100]	; (8014cb0 <xTaskRemoveFromEventList+0xb4>)
 8014c4a:	681b      	ldr	r3, [r3, #0]
 8014c4c:	429a      	cmp	r2, r3
 8014c4e:	d903      	bls.n	8014c58 <xTaskRemoveFromEventList+0x5c>
 8014c50:	693b      	ldr	r3, [r7, #16]
 8014c52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014c54:	4a16      	ldr	r2, [pc, #88]	; (8014cb0 <xTaskRemoveFromEventList+0xb4>)
 8014c56:	6013      	str	r3, [r2, #0]
 8014c58:	693b      	ldr	r3, [r7, #16]
 8014c5a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014c5c:	4613      	mov	r3, r2
 8014c5e:	009b      	lsls	r3, r3, #2
 8014c60:	4413      	add	r3, r2
 8014c62:	009b      	lsls	r3, r3, #2
 8014c64:	4a13      	ldr	r2, [pc, #76]	; (8014cb4 <xTaskRemoveFromEventList+0xb8>)
 8014c66:	441a      	add	r2, r3
 8014c68:	693b      	ldr	r3, [r7, #16]
 8014c6a:	3304      	adds	r3, #4
 8014c6c:	4619      	mov	r1, r3
 8014c6e:	4610      	mov	r0, r2
 8014c70:	f7fe fbe1 	bl	8013436 <vListInsertEnd>
 8014c74:	e005      	b.n	8014c82 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8014c76:	693b      	ldr	r3, [r7, #16]
 8014c78:	3318      	adds	r3, #24
 8014c7a:	4619      	mov	r1, r3
 8014c7c:	480e      	ldr	r0, [pc, #56]	; (8014cb8 <xTaskRemoveFromEventList+0xbc>)
 8014c7e:	f7fe fbda 	bl	8013436 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8014c82:	693b      	ldr	r3, [r7, #16]
 8014c84:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014c86:	4b0d      	ldr	r3, [pc, #52]	; (8014cbc <xTaskRemoveFromEventList+0xc0>)
 8014c88:	681b      	ldr	r3, [r3, #0]
 8014c8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014c8c:	429a      	cmp	r2, r3
 8014c8e:	d905      	bls.n	8014c9c <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8014c90:	2301      	movs	r3, #1
 8014c92:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8014c94:	4b0a      	ldr	r3, [pc, #40]	; (8014cc0 <xTaskRemoveFromEventList+0xc4>)
 8014c96:	2201      	movs	r2, #1
 8014c98:	601a      	str	r2, [r3, #0]
 8014c9a:	e001      	b.n	8014ca0 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8014c9c:	2300      	movs	r3, #0
 8014c9e:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8014ca0:	697b      	ldr	r3, [r7, #20]
}
 8014ca2:	4618      	mov	r0, r3
 8014ca4:	3718      	adds	r7, #24
 8014ca6:	46bd      	mov	sp, r7
 8014ca8:	bd80      	pop	{r7, pc}
 8014caa:	bf00      	nop
 8014cac:	24001cc4 	.word	0x24001cc4
 8014cb0:	24001ca4 	.word	0x24001ca4
 8014cb4:	240017cc 	.word	0x240017cc
 8014cb8:	24001c5c 	.word	0x24001c5c
 8014cbc:	240017c8 	.word	0x240017c8
 8014cc0:	24001cb0 	.word	0x24001cb0

08014cc4 <vTaskRemoveFromUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem, const TickType_t xItemValue )
{
 8014cc4:	b580      	push	{r7, lr}
 8014cc6:	b086      	sub	sp, #24
 8014cc8:	af00      	add	r7, sp, #0
 8014cca:	6078      	str	r0, [r7, #4]
 8014ccc:	6039      	str	r1, [r7, #0]
TCB_t *pxUnblockedTCB;

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event flags implementation. */
	configASSERT( uxSchedulerSuspended != pdFALSE );
 8014cce:	4b29      	ldr	r3, [pc, #164]	; (8014d74 <vTaskRemoveFromUnorderedEventList+0xb0>)
 8014cd0:	681b      	ldr	r3, [r3, #0]
 8014cd2:	2b00      	cmp	r3, #0
 8014cd4:	d10a      	bne.n	8014cec <vTaskRemoveFromUnorderedEventList+0x28>
	__asm volatile
 8014cd6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014cda:	f383 8811 	msr	BASEPRI, r3
 8014cde:	f3bf 8f6f 	isb	sy
 8014ce2:	f3bf 8f4f 	dsb	sy
 8014ce6:	613b      	str	r3, [r7, #16]
}
 8014ce8:	bf00      	nop
 8014cea:	e7fe      	b.n	8014cea <vTaskRemoveFromUnorderedEventList+0x26>

	/* Store the new item value in the event list. */
	listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 8014cec:	683b      	ldr	r3, [r7, #0]
 8014cee:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8014cf2:	687b      	ldr	r3, [r7, #4]
 8014cf4:	601a      	str	r2, [r3, #0]

	/* Remove the event list form the event flag.  Interrupts do not access
	event flags. */
	pxUnblockedTCB = listGET_LIST_ITEM_OWNER( pxEventListItem ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8014cf6:	687b      	ldr	r3, [r7, #4]
 8014cf8:	68db      	ldr	r3, [r3, #12]
 8014cfa:	617b      	str	r3, [r7, #20]
	configASSERT( pxUnblockedTCB );
 8014cfc:	697b      	ldr	r3, [r7, #20]
 8014cfe:	2b00      	cmp	r3, #0
 8014d00:	d10a      	bne.n	8014d18 <vTaskRemoveFromUnorderedEventList+0x54>
	__asm volatile
 8014d02:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014d06:	f383 8811 	msr	BASEPRI, r3
 8014d0a:	f3bf 8f6f 	isb	sy
 8014d0e:	f3bf 8f4f 	dsb	sy
 8014d12:	60fb      	str	r3, [r7, #12]
}
 8014d14:	bf00      	nop
 8014d16:	e7fe      	b.n	8014d16 <vTaskRemoveFromUnorderedEventList+0x52>
	( void ) uxListRemove( pxEventListItem );
 8014d18:	6878      	ldr	r0, [r7, #4]
 8014d1a:	f7fe fbe9 	bl	80134f0 <uxListRemove>
	#endif

	/* Remove the task from the delayed list and add it to the ready list.  The
	scheduler is suspended so interrupts will not be accessing the ready
	lists. */
	( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8014d1e:	697b      	ldr	r3, [r7, #20]
 8014d20:	3304      	adds	r3, #4
 8014d22:	4618      	mov	r0, r3
 8014d24:	f7fe fbe4 	bl	80134f0 <uxListRemove>
	prvAddTaskToReadyList( pxUnblockedTCB );
 8014d28:	697b      	ldr	r3, [r7, #20]
 8014d2a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014d2c:	4b12      	ldr	r3, [pc, #72]	; (8014d78 <vTaskRemoveFromUnorderedEventList+0xb4>)
 8014d2e:	681b      	ldr	r3, [r3, #0]
 8014d30:	429a      	cmp	r2, r3
 8014d32:	d903      	bls.n	8014d3c <vTaskRemoveFromUnorderedEventList+0x78>
 8014d34:	697b      	ldr	r3, [r7, #20]
 8014d36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014d38:	4a0f      	ldr	r2, [pc, #60]	; (8014d78 <vTaskRemoveFromUnorderedEventList+0xb4>)
 8014d3a:	6013      	str	r3, [r2, #0]
 8014d3c:	697b      	ldr	r3, [r7, #20]
 8014d3e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014d40:	4613      	mov	r3, r2
 8014d42:	009b      	lsls	r3, r3, #2
 8014d44:	4413      	add	r3, r2
 8014d46:	009b      	lsls	r3, r3, #2
 8014d48:	4a0c      	ldr	r2, [pc, #48]	; (8014d7c <vTaskRemoveFromUnorderedEventList+0xb8>)
 8014d4a:	441a      	add	r2, r3
 8014d4c:	697b      	ldr	r3, [r7, #20]
 8014d4e:	3304      	adds	r3, #4
 8014d50:	4619      	mov	r1, r3
 8014d52:	4610      	mov	r0, r2
 8014d54:	f7fe fb6f 	bl	8013436 <vListInsertEnd>

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8014d58:	697b      	ldr	r3, [r7, #20]
 8014d5a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014d5c:	4b08      	ldr	r3, [pc, #32]	; (8014d80 <vTaskRemoveFromUnorderedEventList+0xbc>)
 8014d5e:	681b      	ldr	r3, [r3, #0]
 8014d60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014d62:	429a      	cmp	r2, r3
 8014d64:	d902      	bls.n	8014d6c <vTaskRemoveFromUnorderedEventList+0xa8>
	{
		/* The unblocked task has a priority above that of the calling task, so
		a context switch is required.  This function is called with the
		scheduler suspended so xYieldPending is set so the context switch
		occurs immediately that the scheduler is resumed (unsuspended). */
		xYieldPending = pdTRUE;
 8014d66:	4b07      	ldr	r3, [pc, #28]	; (8014d84 <vTaskRemoveFromUnorderedEventList+0xc0>)
 8014d68:	2201      	movs	r2, #1
 8014d6a:	601a      	str	r2, [r3, #0]
	}
}
 8014d6c:	bf00      	nop
 8014d6e:	3718      	adds	r7, #24
 8014d70:	46bd      	mov	sp, r7
 8014d72:	bd80      	pop	{r7, pc}
 8014d74:	24001cc4 	.word	0x24001cc4
 8014d78:	24001ca4 	.word	0x24001ca4
 8014d7c:	240017cc 	.word	0x240017cc
 8014d80:	240017c8 	.word	0x240017c8
 8014d84:	24001cb0 	.word	0x24001cb0

08014d88 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8014d88:	b480      	push	{r7}
 8014d8a:	b083      	sub	sp, #12
 8014d8c:	af00      	add	r7, sp, #0
 8014d8e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8014d90:	4b06      	ldr	r3, [pc, #24]	; (8014dac <vTaskInternalSetTimeOutState+0x24>)
 8014d92:	681a      	ldr	r2, [r3, #0]
 8014d94:	687b      	ldr	r3, [r7, #4]
 8014d96:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8014d98:	4b05      	ldr	r3, [pc, #20]	; (8014db0 <vTaskInternalSetTimeOutState+0x28>)
 8014d9a:	681a      	ldr	r2, [r3, #0]
 8014d9c:	687b      	ldr	r3, [r7, #4]
 8014d9e:	605a      	str	r2, [r3, #4]
}
 8014da0:	bf00      	nop
 8014da2:	370c      	adds	r7, #12
 8014da4:	46bd      	mov	sp, r7
 8014da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014daa:	4770      	bx	lr
 8014dac:	24001cb4 	.word	0x24001cb4
 8014db0:	24001ca0 	.word	0x24001ca0

08014db4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8014db4:	b580      	push	{r7, lr}
 8014db6:	b088      	sub	sp, #32
 8014db8:	af00      	add	r7, sp, #0
 8014dba:	6078      	str	r0, [r7, #4]
 8014dbc:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8014dbe:	687b      	ldr	r3, [r7, #4]
 8014dc0:	2b00      	cmp	r3, #0
 8014dc2:	d10a      	bne.n	8014dda <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8014dc4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014dc8:	f383 8811 	msr	BASEPRI, r3
 8014dcc:	f3bf 8f6f 	isb	sy
 8014dd0:	f3bf 8f4f 	dsb	sy
 8014dd4:	613b      	str	r3, [r7, #16]
}
 8014dd6:	bf00      	nop
 8014dd8:	e7fe      	b.n	8014dd8 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8014dda:	683b      	ldr	r3, [r7, #0]
 8014ddc:	2b00      	cmp	r3, #0
 8014dde:	d10a      	bne.n	8014df6 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8014de0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014de4:	f383 8811 	msr	BASEPRI, r3
 8014de8:	f3bf 8f6f 	isb	sy
 8014dec:	f3bf 8f4f 	dsb	sy
 8014df0:	60fb      	str	r3, [r7, #12]
}
 8014df2:	bf00      	nop
 8014df4:	e7fe      	b.n	8014df4 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8014df6:	f000 feb5 	bl	8015b64 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8014dfa:	4b1d      	ldr	r3, [pc, #116]	; (8014e70 <xTaskCheckForTimeOut+0xbc>)
 8014dfc:	681b      	ldr	r3, [r3, #0]
 8014dfe:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8014e00:	687b      	ldr	r3, [r7, #4]
 8014e02:	685b      	ldr	r3, [r3, #4]
 8014e04:	69ba      	ldr	r2, [r7, #24]
 8014e06:	1ad3      	subs	r3, r2, r3
 8014e08:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8014e0a:	683b      	ldr	r3, [r7, #0]
 8014e0c:	681b      	ldr	r3, [r3, #0]
 8014e0e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8014e12:	d102      	bne.n	8014e1a <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8014e14:	2300      	movs	r3, #0
 8014e16:	61fb      	str	r3, [r7, #28]
 8014e18:	e023      	b.n	8014e62 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8014e1a:	687b      	ldr	r3, [r7, #4]
 8014e1c:	681a      	ldr	r2, [r3, #0]
 8014e1e:	4b15      	ldr	r3, [pc, #84]	; (8014e74 <xTaskCheckForTimeOut+0xc0>)
 8014e20:	681b      	ldr	r3, [r3, #0]
 8014e22:	429a      	cmp	r2, r3
 8014e24:	d007      	beq.n	8014e36 <xTaskCheckForTimeOut+0x82>
 8014e26:	687b      	ldr	r3, [r7, #4]
 8014e28:	685b      	ldr	r3, [r3, #4]
 8014e2a:	69ba      	ldr	r2, [r7, #24]
 8014e2c:	429a      	cmp	r2, r3
 8014e2e:	d302      	bcc.n	8014e36 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8014e30:	2301      	movs	r3, #1
 8014e32:	61fb      	str	r3, [r7, #28]
 8014e34:	e015      	b.n	8014e62 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8014e36:	683b      	ldr	r3, [r7, #0]
 8014e38:	681b      	ldr	r3, [r3, #0]
 8014e3a:	697a      	ldr	r2, [r7, #20]
 8014e3c:	429a      	cmp	r2, r3
 8014e3e:	d20b      	bcs.n	8014e58 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8014e40:	683b      	ldr	r3, [r7, #0]
 8014e42:	681a      	ldr	r2, [r3, #0]
 8014e44:	697b      	ldr	r3, [r7, #20]
 8014e46:	1ad2      	subs	r2, r2, r3
 8014e48:	683b      	ldr	r3, [r7, #0]
 8014e4a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8014e4c:	6878      	ldr	r0, [r7, #4]
 8014e4e:	f7ff ff9b 	bl	8014d88 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8014e52:	2300      	movs	r3, #0
 8014e54:	61fb      	str	r3, [r7, #28]
 8014e56:	e004      	b.n	8014e62 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8014e58:	683b      	ldr	r3, [r7, #0]
 8014e5a:	2200      	movs	r2, #0
 8014e5c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8014e5e:	2301      	movs	r3, #1
 8014e60:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8014e62:	f000 feaf 	bl	8015bc4 <vPortExitCritical>

	return xReturn;
 8014e66:	69fb      	ldr	r3, [r7, #28]
}
 8014e68:	4618      	mov	r0, r3
 8014e6a:	3720      	adds	r7, #32
 8014e6c:	46bd      	mov	sp, r7
 8014e6e:	bd80      	pop	{r7, pc}
 8014e70:	24001ca0 	.word	0x24001ca0
 8014e74:	24001cb4 	.word	0x24001cb4

08014e78 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8014e78:	b480      	push	{r7}
 8014e7a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8014e7c:	4b03      	ldr	r3, [pc, #12]	; (8014e8c <vTaskMissedYield+0x14>)
 8014e7e:	2201      	movs	r2, #1
 8014e80:	601a      	str	r2, [r3, #0]
}
 8014e82:	bf00      	nop
 8014e84:	46bd      	mov	sp, r7
 8014e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014e8a:	4770      	bx	lr
 8014e8c:	24001cb0 	.word	0x24001cb0

08014e90 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8014e90:	b580      	push	{r7, lr}
 8014e92:	b082      	sub	sp, #8
 8014e94:	af00      	add	r7, sp, #0
 8014e96:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8014e98:	f000 f852 	bl	8014f40 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8014e9c:	4b06      	ldr	r3, [pc, #24]	; (8014eb8 <prvIdleTask+0x28>)
 8014e9e:	681b      	ldr	r3, [r3, #0]
 8014ea0:	2b01      	cmp	r3, #1
 8014ea2:	d9f9      	bls.n	8014e98 <prvIdleTask+0x8>
			{
				taskYIELD();
 8014ea4:	4b05      	ldr	r3, [pc, #20]	; (8014ebc <prvIdleTask+0x2c>)
 8014ea6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8014eaa:	601a      	str	r2, [r3, #0]
 8014eac:	f3bf 8f4f 	dsb	sy
 8014eb0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8014eb4:	e7f0      	b.n	8014e98 <prvIdleTask+0x8>
 8014eb6:	bf00      	nop
 8014eb8:	240017cc 	.word	0x240017cc
 8014ebc:	e000ed04 	.word	0xe000ed04

08014ec0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8014ec0:	b580      	push	{r7, lr}
 8014ec2:	b082      	sub	sp, #8
 8014ec4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8014ec6:	2300      	movs	r3, #0
 8014ec8:	607b      	str	r3, [r7, #4]
 8014eca:	e00c      	b.n	8014ee6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8014ecc:	687a      	ldr	r2, [r7, #4]
 8014ece:	4613      	mov	r3, r2
 8014ed0:	009b      	lsls	r3, r3, #2
 8014ed2:	4413      	add	r3, r2
 8014ed4:	009b      	lsls	r3, r3, #2
 8014ed6:	4a12      	ldr	r2, [pc, #72]	; (8014f20 <prvInitialiseTaskLists+0x60>)
 8014ed8:	4413      	add	r3, r2
 8014eda:	4618      	mov	r0, r3
 8014edc:	f7fe fa7e 	bl	80133dc <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8014ee0:	687b      	ldr	r3, [r7, #4]
 8014ee2:	3301      	adds	r3, #1
 8014ee4:	607b      	str	r3, [r7, #4]
 8014ee6:	687b      	ldr	r3, [r7, #4]
 8014ee8:	2b37      	cmp	r3, #55	; 0x37
 8014eea:	d9ef      	bls.n	8014ecc <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8014eec:	480d      	ldr	r0, [pc, #52]	; (8014f24 <prvInitialiseTaskLists+0x64>)
 8014eee:	f7fe fa75 	bl	80133dc <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8014ef2:	480d      	ldr	r0, [pc, #52]	; (8014f28 <prvInitialiseTaskLists+0x68>)
 8014ef4:	f7fe fa72 	bl	80133dc <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8014ef8:	480c      	ldr	r0, [pc, #48]	; (8014f2c <prvInitialiseTaskLists+0x6c>)
 8014efa:	f7fe fa6f 	bl	80133dc <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8014efe:	480c      	ldr	r0, [pc, #48]	; (8014f30 <prvInitialiseTaskLists+0x70>)
 8014f00:	f7fe fa6c 	bl	80133dc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8014f04:	480b      	ldr	r0, [pc, #44]	; (8014f34 <prvInitialiseTaskLists+0x74>)
 8014f06:	f7fe fa69 	bl	80133dc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8014f0a:	4b0b      	ldr	r3, [pc, #44]	; (8014f38 <prvInitialiseTaskLists+0x78>)
 8014f0c:	4a05      	ldr	r2, [pc, #20]	; (8014f24 <prvInitialiseTaskLists+0x64>)
 8014f0e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8014f10:	4b0a      	ldr	r3, [pc, #40]	; (8014f3c <prvInitialiseTaskLists+0x7c>)
 8014f12:	4a05      	ldr	r2, [pc, #20]	; (8014f28 <prvInitialiseTaskLists+0x68>)
 8014f14:	601a      	str	r2, [r3, #0]
}
 8014f16:	bf00      	nop
 8014f18:	3708      	adds	r7, #8
 8014f1a:	46bd      	mov	sp, r7
 8014f1c:	bd80      	pop	{r7, pc}
 8014f1e:	bf00      	nop
 8014f20:	240017cc 	.word	0x240017cc
 8014f24:	24001c2c 	.word	0x24001c2c
 8014f28:	24001c40 	.word	0x24001c40
 8014f2c:	24001c5c 	.word	0x24001c5c
 8014f30:	24001c70 	.word	0x24001c70
 8014f34:	24001c88 	.word	0x24001c88
 8014f38:	24001c54 	.word	0x24001c54
 8014f3c:	24001c58 	.word	0x24001c58

08014f40 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8014f40:	b580      	push	{r7, lr}
 8014f42:	b082      	sub	sp, #8
 8014f44:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8014f46:	e019      	b.n	8014f7c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8014f48:	f000 fe0c 	bl	8015b64 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8014f4c:	4b10      	ldr	r3, [pc, #64]	; (8014f90 <prvCheckTasksWaitingTermination+0x50>)
 8014f4e:	68db      	ldr	r3, [r3, #12]
 8014f50:	68db      	ldr	r3, [r3, #12]
 8014f52:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8014f54:	687b      	ldr	r3, [r7, #4]
 8014f56:	3304      	adds	r3, #4
 8014f58:	4618      	mov	r0, r3
 8014f5a:	f7fe fac9 	bl	80134f0 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8014f5e:	4b0d      	ldr	r3, [pc, #52]	; (8014f94 <prvCheckTasksWaitingTermination+0x54>)
 8014f60:	681b      	ldr	r3, [r3, #0]
 8014f62:	3b01      	subs	r3, #1
 8014f64:	4a0b      	ldr	r2, [pc, #44]	; (8014f94 <prvCheckTasksWaitingTermination+0x54>)
 8014f66:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8014f68:	4b0b      	ldr	r3, [pc, #44]	; (8014f98 <prvCheckTasksWaitingTermination+0x58>)
 8014f6a:	681b      	ldr	r3, [r3, #0]
 8014f6c:	3b01      	subs	r3, #1
 8014f6e:	4a0a      	ldr	r2, [pc, #40]	; (8014f98 <prvCheckTasksWaitingTermination+0x58>)
 8014f70:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8014f72:	f000 fe27 	bl	8015bc4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8014f76:	6878      	ldr	r0, [r7, #4]
 8014f78:	f000 f810 	bl	8014f9c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8014f7c:	4b06      	ldr	r3, [pc, #24]	; (8014f98 <prvCheckTasksWaitingTermination+0x58>)
 8014f7e:	681b      	ldr	r3, [r3, #0]
 8014f80:	2b00      	cmp	r3, #0
 8014f82:	d1e1      	bne.n	8014f48 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8014f84:	bf00      	nop
 8014f86:	bf00      	nop
 8014f88:	3708      	adds	r7, #8
 8014f8a:	46bd      	mov	sp, r7
 8014f8c:	bd80      	pop	{r7, pc}
 8014f8e:	bf00      	nop
 8014f90:	24001c70 	.word	0x24001c70
 8014f94:	24001c9c 	.word	0x24001c9c
 8014f98:	24001c84 	.word	0x24001c84

08014f9c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8014f9c:	b580      	push	{r7, lr}
 8014f9e:	b084      	sub	sp, #16
 8014fa0:	af00      	add	r7, sp, #0
 8014fa2:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8014fa4:	687b      	ldr	r3, [r7, #4]
 8014fa6:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8014faa:	2b00      	cmp	r3, #0
 8014fac:	d108      	bne.n	8014fc0 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8014fae:	687b      	ldr	r3, [r7, #4]
 8014fb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8014fb2:	4618      	mov	r0, r3
 8014fb4:	f000 ffc4 	bl	8015f40 <vPortFree>
				vPortFree( pxTCB );
 8014fb8:	6878      	ldr	r0, [r7, #4]
 8014fba:	f000 ffc1 	bl	8015f40 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8014fbe:	e018      	b.n	8014ff2 <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8014fc0:	687b      	ldr	r3, [r7, #4]
 8014fc2:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8014fc6:	2b01      	cmp	r3, #1
 8014fc8:	d103      	bne.n	8014fd2 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8014fca:	6878      	ldr	r0, [r7, #4]
 8014fcc:	f000 ffb8 	bl	8015f40 <vPortFree>
	}
 8014fd0:	e00f      	b.n	8014ff2 <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8014fd2:	687b      	ldr	r3, [r7, #4]
 8014fd4:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8014fd8:	2b02      	cmp	r3, #2
 8014fda:	d00a      	beq.n	8014ff2 <prvDeleteTCB+0x56>
	__asm volatile
 8014fdc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014fe0:	f383 8811 	msr	BASEPRI, r3
 8014fe4:	f3bf 8f6f 	isb	sy
 8014fe8:	f3bf 8f4f 	dsb	sy
 8014fec:	60fb      	str	r3, [r7, #12]
}
 8014fee:	bf00      	nop
 8014ff0:	e7fe      	b.n	8014ff0 <prvDeleteTCB+0x54>
	}
 8014ff2:	bf00      	nop
 8014ff4:	3710      	adds	r7, #16
 8014ff6:	46bd      	mov	sp, r7
 8014ff8:	bd80      	pop	{r7, pc}
	...

08014ffc <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8014ffc:	b480      	push	{r7}
 8014ffe:	b083      	sub	sp, #12
 8015000:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8015002:	4b0c      	ldr	r3, [pc, #48]	; (8015034 <prvResetNextTaskUnblockTime+0x38>)
 8015004:	681b      	ldr	r3, [r3, #0]
 8015006:	681b      	ldr	r3, [r3, #0]
 8015008:	2b00      	cmp	r3, #0
 801500a:	d104      	bne.n	8015016 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 801500c:	4b0a      	ldr	r3, [pc, #40]	; (8015038 <prvResetNextTaskUnblockTime+0x3c>)
 801500e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8015012:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8015014:	e008      	b.n	8015028 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8015016:	4b07      	ldr	r3, [pc, #28]	; (8015034 <prvResetNextTaskUnblockTime+0x38>)
 8015018:	681b      	ldr	r3, [r3, #0]
 801501a:	68db      	ldr	r3, [r3, #12]
 801501c:	68db      	ldr	r3, [r3, #12]
 801501e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8015020:	687b      	ldr	r3, [r7, #4]
 8015022:	685b      	ldr	r3, [r3, #4]
 8015024:	4a04      	ldr	r2, [pc, #16]	; (8015038 <prvResetNextTaskUnblockTime+0x3c>)
 8015026:	6013      	str	r3, [r2, #0]
}
 8015028:	bf00      	nop
 801502a:	370c      	adds	r7, #12
 801502c:	46bd      	mov	sp, r7
 801502e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015032:	4770      	bx	lr
 8015034:	24001c54 	.word	0x24001c54
 8015038:	24001cbc 	.word	0x24001cbc

0801503c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 801503c:	b480      	push	{r7}
 801503e:	b083      	sub	sp, #12
 8015040:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8015042:	4b0b      	ldr	r3, [pc, #44]	; (8015070 <xTaskGetSchedulerState+0x34>)
 8015044:	681b      	ldr	r3, [r3, #0]
 8015046:	2b00      	cmp	r3, #0
 8015048:	d102      	bne.n	8015050 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 801504a:	2301      	movs	r3, #1
 801504c:	607b      	str	r3, [r7, #4]
 801504e:	e008      	b.n	8015062 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8015050:	4b08      	ldr	r3, [pc, #32]	; (8015074 <xTaskGetSchedulerState+0x38>)
 8015052:	681b      	ldr	r3, [r3, #0]
 8015054:	2b00      	cmp	r3, #0
 8015056:	d102      	bne.n	801505e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8015058:	2302      	movs	r3, #2
 801505a:	607b      	str	r3, [r7, #4]
 801505c:	e001      	b.n	8015062 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 801505e:	2300      	movs	r3, #0
 8015060:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8015062:	687b      	ldr	r3, [r7, #4]
	}
 8015064:	4618      	mov	r0, r3
 8015066:	370c      	adds	r7, #12
 8015068:	46bd      	mov	sp, r7
 801506a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801506e:	4770      	bx	lr
 8015070:	24001ca8 	.word	0x24001ca8
 8015074:	24001cc4 	.word	0x24001cc4

08015078 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8015078:	b580      	push	{r7, lr}
 801507a:	b086      	sub	sp, #24
 801507c:	af00      	add	r7, sp, #0
 801507e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8015080:	687b      	ldr	r3, [r7, #4]
 8015082:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8015084:	2300      	movs	r3, #0
 8015086:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8015088:	687b      	ldr	r3, [r7, #4]
 801508a:	2b00      	cmp	r3, #0
 801508c:	d056      	beq.n	801513c <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 801508e:	4b2e      	ldr	r3, [pc, #184]	; (8015148 <xTaskPriorityDisinherit+0xd0>)
 8015090:	681b      	ldr	r3, [r3, #0]
 8015092:	693a      	ldr	r2, [r7, #16]
 8015094:	429a      	cmp	r2, r3
 8015096:	d00a      	beq.n	80150ae <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8015098:	f04f 0350 	mov.w	r3, #80	; 0x50
 801509c:	f383 8811 	msr	BASEPRI, r3
 80150a0:	f3bf 8f6f 	isb	sy
 80150a4:	f3bf 8f4f 	dsb	sy
 80150a8:	60fb      	str	r3, [r7, #12]
}
 80150aa:	bf00      	nop
 80150ac:	e7fe      	b.n	80150ac <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80150ae:	693b      	ldr	r3, [r7, #16]
 80150b0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80150b2:	2b00      	cmp	r3, #0
 80150b4:	d10a      	bne.n	80150cc <xTaskPriorityDisinherit+0x54>
	__asm volatile
 80150b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80150ba:	f383 8811 	msr	BASEPRI, r3
 80150be:	f3bf 8f6f 	isb	sy
 80150c2:	f3bf 8f4f 	dsb	sy
 80150c6:	60bb      	str	r3, [r7, #8]
}
 80150c8:	bf00      	nop
 80150ca:	e7fe      	b.n	80150ca <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 80150cc:	693b      	ldr	r3, [r7, #16]
 80150ce:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80150d0:	1e5a      	subs	r2, r3, #1
 80150d2:	693b      	ldr	r3, [r7, #16]
 80150d4:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80150d6:	693b      	ldr	r3, [r7, #16]
 80150d8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80150da:	693b      	ldr	r3, [r7, #16]
 80150dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80150de:	429a      	cmp	r2, r3
 80150e0:	d02c      	beq.n	801513c <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80150e2:	693b      	ldr	r3, [r7, #16]
 80150e4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80150e6:	2b00      	cmp	r3, #0
 80150e8:	d128      	bne.n	801513c <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80150ea:	693b      	ldr	r3, [r7, #16]
 80150ec:	3304      	adds	r3, #4
 80150ee:	4618      	mov	r0, r3
 80150f0:	f7fe f9fe 	bl	80134f0 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80150f4:	693b      	ldr	r3, [r7, #16]
 80150f6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80150f8:	693b      	ldr	r3, [r7, #16]
 80150fa:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80150fc:	693b      	ldr	r3, [r7, #16]
 80150fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8015100:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8015104:	693b      	ldr	r3, [r7, #16]
 8015106:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8015108:	693b      	ldr	r3, [r7, #16]
 801510a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801510c:	4b0f      	ldr	r3, [pc, #60]	; (801514c <xTaskPriorityDisinherit+0xd4>)
 801510e:	681b      	ldr	r3, [r3, #0]
 8015110:	429a      	cmp	r2, r3
 8015112:	d903      	bls.n	801511c <xTaskPriorityDisinherit+0xa4>
 8015114:	693b      	ldr	r3, [r7, #16]
 8015116:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8015118:	4a0c      	ldr	r2, [pc, #48]	; (801514c <xTaskPriorityDisinherit+0xd4>)
 801511a:	6013      	str	r3, [r2, #0]
 801511c:	693b      	ldr	r3, [r7, #16]
 801511e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8015120:	4613      	mov	r3, r2
 8015122:	009b      	lsls	r3, r3, #2
 8015124:	4413      	add	r3, r2
 8015126:	009b      	lsls	r3, r3, #2
 8015128:	4a09      	ldr	r2, [pc, #36]	; (8015150 <xTaskPriorityDisinherit+0xd8>)
 801512a:	441a      	add	r2, r3
 801512c:	693b      	ldr	r3, [r7, #16]
 801512e:	3304      	adds	r3, #4
 8015130:	4619      	mov	r1, r3
 8015132:	4610      	mov	r0, r2
 8015134:	f7fe f97f 	bl	8013436 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8015138:	2301      	movs	r3, #1
 801513a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 801513c:	697b      	ldr	r3, [r7, #20]
	}
 801513e:	4618      	mov	r0, r3
 8015140:	3718      	adds	r7, #24
 8015142:	46bd      	mov	sp, r7
 8015144:	bd80      	pop	{r7, pc}
 8015146:	bf00      	nop
 8015148:	240017c8 	.word	0x240017c8
 801514c:	24001ca4 	.word	0x24001ca4
 8015150:	240017cc 	.word	0x240017cc

08015154 <uxTaskResetEventItemValue>:

#endif /* ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

TickType_t uxTaskResetEventItemValue( void )
{
 8015154:	b480      	push	{r7}
 8015156:	b083      	sub	sp, #12
 8015158:	af00      	add	r7, sp, #0
TickType_t uxReturn;

	uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ) );
 801515a:	4b09      	ldr	r3, [pc, #36]	; (8015180 <uxTaskResetEventItemValue+0x2c>)
 801515c:	681b      	ldr	r3, [r3, #0]
 801515e:	699b      	ldr	r3, [r3, #24]
 8015160:	607b      	str	r3, [r7, #4]

	/* Reset the event list item to its normal value - so it can be used with
	queues and semaphores. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8015162:	4b07      	ldr	r3, [pc, #28]	; (8015180 <uxTaskResetEventItemValue+0x2c>)
 8015164:	681b      	ldr	r3, [r3, #0]
 8015166:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8015168:	4b05      	ldr	r3, [pc, #20]	; (8015180 <uxTaskResetEventItemValue+0x2c>)
 801516a:	681b      	ldr	r3, [r3, #0]
 801516c:	f1c2 0238 	rsb	r2, r2, #56	; 0x38
 8015170:	619a      	str	r2, [r3, #24]

	return uxReturn;
 8015172:	687b      	ldr	r3, [r7, #4]
}
 8015174:	4618      	mov	r0, r3
 8015176:	370c      	adds	r7, #12
 8015178:	46bd      	mov	sp, r7
 801517a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801517e:	4770      	bx	lr
 8015180:	240017c8 	.word	0x240017c8

08015184 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8015184:	b580      	push	{r7, lr}
 8015186:	b084      	sub	sp, #16
 8015188:	af00      	add	r7, sp, #0
 801518a:	6078      	str	r0, [r7, #4]
 801518c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 801518e:	4b21      	ldr	r3, [pc, #132]	; (8015214 <prvAddCurrentTaskToDelayedList+0x90>)
 8015190:	681b      	ldr	r3, [r3, #0]
 8015192:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8015194:	4b20      	ldr	r3, [pc, #128]	; (8015218 <prvAddCurrentTaskToDelayedList+0x94>)
 8015196:	681b      	ldr	r3, [r3, #0]
 8015198:	3304      	adds	r3, #4
 801519a:	4618      	mov	r0, r3
 801519c:	f7fe f9a8 	bl	80134f0 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80151a0:	687b      	ldr	r3, [r7, #4]
 80151a2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80151a6:	d10a      	bne.n	80151be <prvAddCurrentTaskToDelayedList+0x3a>
 80151a8:	683b      	ldr	r3, [r7, #0]
 80151aa:	2b00      	cmp	r3, #0
 80151ac:	d007      	beq.n	80151be <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80151ae:	4b1a      	ldr	r3, [pc, #104]	; (8015218 <prvAddCurrentTaskToDelayedList+0x94>)
 80151b0:	681b      	ldr	r3, [r3, #0]
 80151b2:	3304      	adds	r3, #4
 80151b4:	4619      	mov	r1, r3
 80151b6:	4819      	ldr	r0, [pc, #100]	; (801521c <prvAddCurrentTaskToDelayedList+0x98>)
 80151b8:	f7fe f93d 	bl	8013436 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80151bc:	e026      	b.n	801520c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80151be:	68fa      	ldr	r2, [r7, #12]
 80151c0:	687b      	ldr	r3, [r7, #4]
 80151c2:	4413      	add	r3, r2
 80151c4:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80151c6:	4b14      	ldr	r3, [pc, #80]	; (8015218 <prvAddCurrentTaskToDelayedList+0x94>)
 80151c8:	681b      	ldr	r3, [r3, #0]
 80151ca:	68ba      	ldr	r2, [r7, #8]
 80151cc:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80151ce:	68ba      	ldr	r2, [r7, #8]
 80151d0:	68fb      	ldr	r3, [r7, #12]
 80151d2:	429a      	cmp	r2, r3
 80151d4:	d209      	bcs.n	80151ea <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80151d6:	4b12      	ldr	r3, [pc, #72]	; (8015220 <prvAddCurrentTaskToDelayedList+0x9c>)
 80151d8:	681a      	ldr	r2, [r3, #0]
 80151da:	4b0f      	ldr	r3, [pc, #60]	; (8015218 <prvAddCurrentTaskToDelayedList+0x94>)
 80151dc:	681b      	ldr	r3, [r3, #0]
 80151de:	3304      	adds	r3, #4
 80151e0:	4619      	mov	r1, r3
 80151e2:	4610      	mov	r0, r2
 80151e4:	f7fe f94b 	bl	801347e <vListInsert>
}
 80151e8:	e010      	b.n	801520c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80151ea:	4b0e      	ldr	r3, [pc, #56]	; (8015224 <prvAddCurrentTaskToDelayedList+0xa0>)
 80151ec:	681a      	ldr	r2, [r3, #0]
 80151ee:	4b0a      	ldr	r3, [pc, #40]	; (8015218 <prvAddCurrentTaskToDelayedList+0x94>)
 80151f0:	681b      	ldr	r3, [r3, #0]
 80151f2:	3304      	adds	r3, #4
 80151f4:	4619      	mov	r1, r3
 80151f6:	4610      	mov	r0, r2
 80151f8:	f7fe f941 	bl	801347e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80151fc:	4b0a      	ldr	r3, [pc, #40]	; (8015228 <prvAddCurrentTaskToDelayedList+0xa4>)
 80151fe:	681b      	ldr	r3, [r3, #0]
 8015200:	68ba      	ldr	r2, [r7, #8]
 8015202:	429a      	cmp	r2, r3
 8015204:	d202      	bcs.n	801520c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8015206:	4a08      	ldr	r2, [pc, #32]	; (8015228 <prvAddCurrentTaskToDelayedList+0xa4>)
 8015208:	68bb      	ldr	r3, [r7, #8]
 801520a:	6013      	str	r3, [r2, #0]
}
 801520c:	bf00      	nop
 801520e:	3710      	adds	r7, #16
 8015210:	46bd      	mov	sp, r7
 8015212:	bd80      	pop	{r7, pc}
 8015214:	24001ca0 	.word	0x24001ca0
 8015218:	240017c8 	.word	0x240017c8
 801521c:	24001c88 	.word	0x24001c88
 8015220:	24001c58 	.word	0x24001c58
 8015224:	24001c54 	.word	0x24001c54
 8015228:	24001cbc 	.word	0x24001cbc

0801522c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 801522c:	b580      	push	{r7, lr}
 801522e:	b08a      	sub	sp, #40	; 0x28
 8015230:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8015232:	2300      	movs	r3, #0
 8015234:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8015236:	f000 fb07 	bl	8015848 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 801523a:	4b1c      	ldr	r3, [pc, #112]	; (80152ac <xTimerCreateTimerTask+0x80>)
 801523c:	681b      	ldr	r3, [r3, #0]
 801523e:	2b00      	cmp	r3, #0
 8015240:	d021      	beq.n	8015286 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8015242:	2300      	movs	r3, #0
 8015244:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8015246:	2300      	movs	r3, #0
 8015248:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 801524a:	1d3a      	adds	r2, r7, #4
 801524c:	f107 0108 	add.w	r1, r7, #8
 8015250:	f107 030c 	add.w	r3, r7, #12
 8015254:	4618      	mov	r0, r3
 8015256:	f7fd feb9 	bl	8012fcc <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 801525a:	6879      	ldr	r1, [r7, #4]
 801525c:	68bb      	ldr	r3, [r7, #8]
 801525e:	68fa      	ldr	r2, [r7, #12]
 8015260:	9202      	str	r2, [sp, #8]
 8015262:	9301      	str	r3, [sp, #4]
 8015264:	2302      	movs	r3, #2
 8015266:	9300      	str	r3, [sp, #0]
 8015268:	2300      	movs	r3, #0
 801526a:	460a      	mov	r2, r1
 801526c:	4910      	ldr	r1, [pc, #64]	; (80152b0 <xTimerCreateTimerTask+0x84>)
 801526e:	4811      	ldr	r0, [pc, #68]	; (80152b4 <xTimerCreateTimerTask+0x88>)
 8015270:	f7fe ff0e 	bl	8014090 <xTaskCreateStatic>
 8015274:	4603      	mov	r3, r0
 8015276:	4a10      	ldr	r2, [pc, #64]	; (80152b8 <xTimerCreateTimerTask+0x8c>)
 8015278:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 801527a:	4b0f      	ldr	r3, [pc, #60]	; (80152b8 <xTimerCreateTimerTask+0x8c>)
 801527c:	681b      	ldr	r3, [r3, #0]
 801527e:	2b00      	cmp	r3, #0
 8015280:	d001      	beq.n	8015286 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8015282:	2301      	movs	r3, #1
 8015284:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8015286:	697b      	ldr	r3, [r7, #20]
 8015288:	2b00      	cmp	r3, #0
 801528a:	d10a      	bne.n	80152a2 <xTimerCreateTimerTask+0x76>
	__asm volatile
 801528c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015290:	f383 8811 	msr	BASEPRI, r3
 8015294:	f3bf 8f6f 	isb	sy
 8015298:	f3bf 8f4f 	dsb	sy
 801529c:	613b      	str	r3, [r7, #16]
}
 801529e:	bf00      	nop
 80152a0:	e7fe      	b.n	80152a0 <xTimerCreateTimerTask+0x74>
	return xReturn;
 80152a2:	697b      	ldr	r3, [r7, #20]
}
 80152a4:	4618      	mov	r0, r3
 80152a6:	3718      	adds	r7, #24
 80152a8:	46bd      	mov	sp, r7
 80152aa:	bd80      	pop	{r7, pc}
 80152ac:	24001cf8 	.word	0x24001cf8
 80152b0:	08016e94 	.word	0x08016e94
 80152b4:	080153f1 	.word	0x080153f1
 80152b8:	24001cfc 	.word	0x24001cfc

080152bc <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80152bc:	b580      	push	{r7, lr}
 80152be:	b08a      	sub	sp, #40	; 0x28
 80152c0:	af00      	add	r7, sp, #0
 80152c2:	60f8      	str	r0, [r7, #12]
 80152c4:	60b9      	str	r1, [r7, #8]
 80152c6:	607a      	str	r2, [r7, #4]
 80152c8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80152ca:	2300      	movs	r3, #0
 80152cc:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80152ce:	68fb      	ldr	r3, [r7, #12]
 80152d0:	2b00      	cmp	r3, #0
 80152d2:	d10a      	bne.n	80152ea <xTimerGenericCommand+0x2e>
	__asm volatile
 80152d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80152d8:	f383 8811 	msr	BASEPRI, r3
 80152dc:	f3bf 8f6f 	isb	sy
 80152e0:	f3bf 8f4f 	dsb	sy
 80152e4:	623b      	str	r3, [r7, #32]
}
 80152e6:	bf00      	nop
 80152e8:	e7fe      	b.n	80152e8 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80152ea:	4b1a      	ldr	r3, [pc, #104]	; (8015354 <xTimerGenericCommand+0x98>)
 80152ec:	681b      	ldr	r3, [r3, #0]
 80152ee:	2b00      	cmp	r3, #0
 80152f0:	d02a      	beq.n	8015348 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80152f2:	68bb      	ldr	r3, [r7, #8]
 80152f4:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80152f6:	687b      	ldr	r3, [r7, #4]
 80152f8:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80152fa:	68fb      	ldr	r3, [r7, #12]
 80152fc:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80152fe:	68bb      	ldr	r3, [r7, #8]
 8015300:	2b05      	cmp	r3, #5
 8015302:	dc18      	bgt.n	8015336 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8015304:	f7ff fe9a 	bl	801503c <xTaskGetSchedulerState>
 8015308:	4603      	mov	r3, r0
 801530a:	2b02      	cmp	r3, #2
 801530c:	d109      	bne.n	8015322 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 801530e:	4b11      	ldr	r3, [pc, #68]	; (8015354 <xTimerGenericCommand+0x98>)
 8015310:	6818      	ldr	r0, [r3, #0]
 8015312:	f107 0110 	add.w	r1, r7, #16
 8015316:	2300      	movs	r3, #0
 8015318:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801531a:	f7fe fa51 	bl	80137c0 <xQueueGenericSend>
 801531e:	6278      	str	r0, [r7, #36]	; 0x24
 8015320:	e012      	b.n	8015348 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8015322:	4b0c      	ldr	r3, [pc, #48]	; (8015354 <xTimerGenericCommand+0x98>)
 8015324:	6818      	ldr	r0, [r3, #0]
 8015326:	f107 0110 	add.w	r1, r7, #16
 801532a:	2300      	movs	r3, #0
 801532c:	2200      	movs	r2, #0
 801532e:	f7fe fa47 	bl	80137c0 <xQueueGenericSend>
 8015332:	6278      	str	r0, [r7, #36]	; 0x24
 8015334:	e008      	b.n	8015348 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8015336:	4b07      	ldr	r3, [pc, #28]	; (8015354 <xTimerGenericCommand+0x98>)
 8015338:	6818      	ldr	r0, [r3, #0]
 801533a:	f107 0110 	add.w	r1, r7, #16
 801533e:	2300      	movs	r3, #0
 8015340:	683a      	ldr	r2, [r7, #0]
 8015342:	f7fe fb3b 	bl	80139bc <xQueueGenericSendFromISR>
 8015346:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8015348:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 801534a:	4618      	mov	r0, r3
 801534c:	3728      	adds	r7, #40	; 0x28
 801534e:	46bd      	mov	sp, r7
 8015350:	bd80      	pop	{r7, pc}
 8015352:	bf00      	nop
 8015354:	24001cf8 	.word	0x24001cf8

08015358 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8015358:	b580      	push	{r7, lr}
 801535a:	b088      	sub	sp, #32
 801535c:	af02      	add	r7, sp, #8
 801535e:	6078      	str	r0, [r7, #4]
 8015360:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8015362:	4b22      	ldr	r3, [pc, #136]	; (80153ec <prvProcessExpiredTimer+0x94>)
 8015364:	681b      	ldr	r3, [r3, #0]
 8015366:	68db      	ldr	r3, [r3, #12]
 8015368:	68db      	ldr	r3, [r3, #12]
 801536a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 801536c:	697b      	ldr	r3, [r7, #20]
 801536e:	3304      	adds	r3, #4
 8015370:	4618      	mov	r0, r3
 8015372:	f7fe f8bd 	bl	80134f0 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8015376:	697b      	ldr	r3, [r7, #20]
 8015378:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 801537c:	f003 0304 	and.w	r3, r3, #4
 8015380:	2b00      	cmp	r3, #0
 8015382:	d022      	beq.n	80153ca <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8015384:	697b      	ldr	r3, [r7, #20]
 8015386:	699a      	ldr	r2, [r3, #24]
 8015388:	687b      	ldr	r3, [r7, #4]
 801538a:	18d1      	adds	r1, r2, r3
 801538c:	687b      	ldr	r3, [r7, #4]
 801538e:	683a      	ldr	r2, [r7, #0]
 8015390:	6978      	ldr	r0, [r7, #20]
 8015392:	f000 f8d1 	bl	8015538 <prvInsertTimerInActiveList>
 8015396:	4603      	mov	r3, r0
 8015398:	2b00      	cmp	r3, #0
 801539a:	d01f      	beq.n	80153dc <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 801539c:	2300      	movs	r3, #0
 801539e:	9300      	str	r3, [sp, #0]
 80153a0:	2300      	movs	r3, #0
 80153a2:	687a      	ldr	r2, [r7, #4]
 80153a4:	2100      	movs	r1, #0
 80153a6:	6978      	ldr	r0, [r7, #20]
 80153a8:	f7ff ff88 	bl	80152bc <xTimerGenericCommand>
 80153ac:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80153ae:	693b      	ldr	r3, [r7, #16]
 80153b0:	2b00      	cmp	r3, #0
 80153b2:	d113      	bne.n	80153dc <prvProcessExpiredTimer+0x84>
	__asm volatile
 80153b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80153b8:	f383 8811 	msr	BASEPRI, r3
 80153bc:	f3bf 8f6f 	isb	sy
 80153c0:	f3bf 8f4f 	dsb	sy
 80153c4:	60fb      	str	r3, [r7, #12]
}
 80153c6:	bf00      	nop
 80153c8:	e7fe      	b.n	80153c8 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80153ca:	697b      	ldr	r3, [r7, #20]
 80153cc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80153d0:	f023 0301 	bic.w	r3, r3, #1
 80153d4:	b2da      	uxtb	r2, r3
 80153d6:	697b      	ldr	r3, [r7, #20]
 80153d8:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80153dc:	697b      	ldr	r3, [r7, #20]
 80153de:	6a1b      	ldr	r3, [r3, #32]
 80153e0:	6978      	ldr	r0, [r7, #20]
 80153e2:	4798      	blx	r3
}
 80153e4:	bf00      	nop
 80153e6:	3718      	adds	r7, #24
 80153e8:	46bd      	mov	sp, r7
 80153ea:	bd80      	pop	{r7, pc}
 80153ec:	24001cf0 	.word	0x24001cf0

080153f0 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80153f0:	b580      	push	{r7, lr}
 80153f2:	b084      	sub	sp, #16
 80153f4:	af00      	add	r7, sp, #0
 80153f6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80153f8:	f107 0308 	add.w	r3, r7, #8
 80153fc:	4618      	mov	r0, r3
 80153fe:	f000 f857 	bl	80154b0 <prvGetNextExpireTime>
 8015402:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8015404:	68bb      	ldr	r3, [r7, #8]
 8015406:	4619      	mov	r1, r3
 8015408:	68f8      	ldr	r0, [r7, #12]
 801540a:	f000 f803 	bl	8015414 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 801540e:	f000 f8d5 	bl	80155bc <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8015412:	e7f1      	b.n	80153f8 <prvTimerTask+0x8>

08015414 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8015414:	b580      	push	{r7, lr}
 8015416:	b084      	sub	sp, #16
 8015418:	af00      	add	r7, sp, #0
 801541a:	6078      	str	r0, [r7, #4]
 801541c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 801541e:	f7ff f98d 	bl	801473c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8015422:	f107 0308 	add.w	r3, r7, #8
 8015426:	4618      	mov	r0, r3
 8015428:	f000 f866 	bl	80154f8 <prvSampleTimeNow>
 801542c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 801542e:	68bb      	ldr	r3, [r7, #8]
 8015430:	2b00      	cmp	r3, #0
 8015432:	d130      	bne.n	8015496 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8015434:	683b      	ldr	r3, [r7, #0]
 8015436:	2b00      	cmp	r3, #0
 8015438:	d10a      	bne.n	8015450 <prvProcessTimerOrBlockTask+0x3c>
 801543a:	687a      	ldr	r2, [r7, #4]
 801543c:	68fb      	ldr	r3, [r7, #12]
 801543e:	429a      	cmp	r2, r3
 8015440:	d806      	bhi.n	8015450 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8015442:	f7ff f989 	bl	8014758 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8015446:	68f9      	ldr	r1, [r7, #12]
 8015448:	6878      	ldr	r0, [r7, #4]
 801544a:	f7ff ff85 	bl	8015358 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 801544e:	e024      	b.n	801549a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8015450:	683b      	ldr	r3, [r7, #0]
 8015452:	2b00      	cmp	r3, #0
 8015454:	d008      	beq.n	8015468 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8015456:	4b13      	ldr	r3, [pc, #76]	; (80154a4 <prvProcessTimerOrBlockTask+0x90>)
 8015458:	681b      	ldr	r3, [r3, #0]
 801545a:	681b      	ldr	r3, [r3, #0]
 801545c:	2b00      	cmp	r3, #0
 801545e:	d101      	bne.n	8015464 <prvProcessTimerOrBlockTask+0x50>
 8015460:	2301      	movs	r3, #1
 8015462:	e000      	b.n	8015466 <prvProcessTimerOrBlockTask+0x52>
 8015464:	2300      	movs	r3, #0
 8015466:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8015468:	4b0f      	ldr	r3, [pc, #60]	; (80154a8 <prvProcessTimerOrBlockTask+0x94>)
 801546a:	6818      	ldr	r0, [r3, #0]
 801546c:	687a      	ldr	r2, [r7, #4]
 801546e:	68fb      	ldr	r3, [r7, #12]
 8015470:	1ad3      	subs	r3, r2, r3
 8015472:	683a      	ldr	r2, [r7, #0]
 8015474:	4619      	mov	r1, r3
 8015476:	f7fe fdd7 	bl	8014028 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 801547a:	f7ff f96d 	bl	8014758 <xTaskResumeAll>
 801547e:	4603      	mov	r3, r0
 8015480:	2b00      	cmp	r3, #0
 8015482:	d10a      	bne.n	801549a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8015484:	4b09      	ldr	r3, [pc, #36]	; (80154ac <prvProcessTimerOrBlockTask+0x98>)
 8015486:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801548a:	601a      	str	r2, [r3, #0]
 801548c:	f3bf 8f4f 	dsb	sy
 8015490:	f3bf 8f6f 	isb	sy
}
 8015494:	e001      	b.n	801549a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8015496:	f7ff f95f 	bl	8014758 <xTaskResumeAll>
}
 801549a:	bf00      	nop
 801549c:	3710      	adds	r7, #16
 801549e:	46bd      	mov	sp, r7
 80154a0:	bd80      	pop	{r7, pc}
 80154a2:	bf00      	nop
 80154a4:	24001cf4 	.word	0x24001cf4
 80154a8:	24001cf8 	.word	0x24001cf8
 80154ac:	e000ed04 	.word	0xe000ed04

080154b0 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80154b0:	b480      	push	{r7}
 80154b2:	b085      	sub	sp, #20
 80154b4:	af00      	add	r7, sp, #0
 80154b6:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80154b8:	4b0e      	ldr	r3, [pc, #56]	; (80154f4 <prvGetNextExpireTime+0x44>)
 80154ba:	681b      	ldr	r3, [r3, #0]
 80154bc:	681b      	ldr	r3, [r3, #0]
 80154be:	2b00      	cmp	r3, #0
 80154c0:	d101      	bne.n	80154c6 <prvGetNextExpireTime+0x16>
 80154c2:	2201      	movs	r2, #1
 80154c4:	e000      	b.n	80154c8 <prvGetNextExpireTime+0x18>
 80154c6:	2200      	movs	r2, #0
 80154c8:	687b      	ldr	r3, [r7, #4]
 80154ca:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80154cc:	687b      	ldr	r3, [r7, #4]
 80154ce:	681b      	ldr	r3, [r3, #0]
 80154d0:	2b00      	cmp	r3, #0
 80154d2:	d105      	bne.n	80154e0 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80154d4:	4b07      	ldr	r3, [pc, #28]	; (80154f4 <prvGetNextExpireTime+0x44>)
 80154d6:	681b      	ldr	r3, [r3, #0]
 80154d8:	68db      	ldr	r3, [r3, #12]
 80154da:	681b      	ldr	r3, [r3, #0]
 80154dc:	60fb      	str	r3, [r7, #12]
 80154de:	e001      	b.n	80154e4 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80154e0:	2300      	movs	r3, #0
 80154e2:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80154e4:	68fb      	ldr	r3, [r7, #12]
}
 80154e6:	4618      	mov	r0, r3
 80154e8:	3714      	adds	r7, #20
 80154ea:	46bd      	mov	sp, r7
 80154ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80154f0:	4770      	bx	lr
 80154f2:	bf00      	nop
 80154f4:	24001cf0 	.word	0x24001cf0

080154f8 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80154f8:	b580      	push	{r7, lr}
 80154fa:	b084      	sub	sp, #16
 80154fc:	af00      	add	r7, sp, #0
 80154fe:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8015500:	f7ff f9c8 	bl	8014894 <xTaskGetTickCount>
 8015504:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8015506:	4b0b      	ldr	r3, [pc, #44]	; (8015534 <prvSampleTimeNow+0x3c>)
 8015508:	681b      	ldr	r3, [r3, #0]
 801550a:	68fa      	ldr	r2, [r7, #12]
 801550c:	429a      	cmp	r2, r3
 801550e:	d205      	bcs.n	801551c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8015510:	f000 f936 	bl	8015780 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8015514:	687b      	ldr	r3, [r7, #4]
 8015516:	2201      	movs	r2, #1
 8015518:	601a      	str	r2, [r3, #0]
 801551a:	e002      	b.n	8015522 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 801551c:	687b      	ldr	r3, [r7, #4]
 801551e:	2200      	movs	r2, #0
 8015520:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8015522:	4a04      	ldr	r2, [pc, #16]	; (8015534 <prvSampleTimeNow+0x3c>)
 8015524:	68fb      	ldr	r3, [r7, #12]
 8015526:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8015528:	68fb      	ldr	r3, [r7, #12]
}
 801552a:	4618      	mov	r0, r3
 801552c:	3710      	adds	r7, #16
 801552e:	46bd      	mov	sp, r7
 8015530:	bd80      	pop	{r7, pc}
 8015532:	bf00      	nop
 8015534:	24001d00 	.word	0x24001d00

08015538 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8015538:	b580      	push	{r7, lr}
 801553a:	b086      	sub	sp, #24
 801553c:	af00      	add	r7, sp, #0
 801553e:	60f8      	str	r0, [r7, #12]
 8015540:	60b9      	str	r1, [r7, #8]
 8015542:	607a      	str	r2, [r7, #4]
 8015544:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8015546:	2300      	movs	r3, #0
 8015548:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 801554a:	68fb      	ldr	r3, [r7, #12]
 801554c:	68ba      	ldr	r2, [r7, #8]
 801554e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8015550:	68fb      	ldr	r3, [r7, #12]
 8015552:	68fa      	ldr	r2, [r7, #12]
 8015554:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8015556:	68ba      	ldr	r2, [r7, #8]
 8015558:	687b      	ldr	r3, [r7, #4]
 801555a:	429a      	cmp	r2, r3
 801555c:	d812      	bhi.n	8015584 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801555e:	687a      	ldr	r2, [r7, #4]
 8015560:	683b      	ldr	r3, [r7, #0]
 8015562:	1ad2      	subs	r2, r2, r3
 8015564:	68fb      	ldr	r3, [r7, #12]
 8015566:	699b      	ldr	r3, [r3, #24]
 8015568:	429a      	cmp	r2, r3
 801556a:	d302      	bcc.n	8015572 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 801556c:	2301      	movs	r3, #1
 801556e:	617b      	str	r3, [r7, #20]
 8015570:	e01b      	b.n	80155aa <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8015572:	4b10      	ldr	r3, [pc, #64]	; (80155b4 <prvInsertTimerInActiveList+0x7c>)
 8015574:	681a      	ldr	r2, [r3, #0]
 8015576:	68fb      	ldr	r3, [r7, #12]
 8015578:	3304      	adds	r3, #4
 801557a:	4619      	mov	r1, r3
 801557c:	4610      	mov	r0, r2
 801557e:	f7fd ff7e 	bl	801347e <vListInsert>
 8015582:	e012      	b.n	80155aa <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8015584:	687a      	ldr	r2, [r7, #4]
 8015586:	683b      	ldr	r3, [r7, #0]
 8015588:	429a      	cmp	r2, r3
 801558a:	d206      	bcs.n	801559a <prvInsertTimerInActiveList+0x62>
 801558c:	68ba      	ldr	r2, [r7, #8]
 801558e:	683b      	ldr	r3, [r7, #0]
 8015590:	429a      	cmp	r2, r3
 8015592:	d302      	bcc.n	801559a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8015594:	2301      	movs	r3, #1
 8015596:	617b      	str	r3, [r7, #20]
 8015598:	e007      	b.n	80155aa <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 801559a:	4b07      	ldr	r3, [pc, #28]	; (80155b8 <prvInsertTimerInActiveList+0x80>)
 801559c:	681a      	ldr	r2, [r3, #0]
 801559e:	68fb      	ldr	r3, [r7, #12]
 80155a0:	3304      	adds	r3, #4
 80155a2:	4619      	mov	r1, r3
 80155a4:	4610      	mov	r0, r2
 80155a6:	f7fd ff6a 	bl	801347e <vListInsert>
		}
	}

	return xProcessTimerNow;
 80155aa:	697b      	ldr	r3, [r7, #20]
}
 80155ac:	4618      	mov	r0, r3
 80155ae:	3718      	adds	r7, #24
 80155b0:	46bd      	mov	sp, r7
 80155b2:	bd80      	pop	{r7, pc}
 80155b4:	24001cf4 	.word	0x24001cf4
 80155b8:	24001cf0 	.word	0x24001cf0

080155bc <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80155bc:	b580      	push	{r7, lr}
 80155be:	b08e      	sub	sp, #56	; 0x38
 80155c0:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80155c2:	e0ca      	b.n	801575a <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80155c4:	687b      	ldr	r3, [r7, #4]
 80155c6:	2b00      	cmp	r3, #0
 80155c8:	da18      	bge.n	80155fc <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80155ca:	1d3b      	adds	r3, r7, #4
 80155cc:	3304      	adds	r3, #4
 80155ce:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80155d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80155d2:	2b00      	cmp	r3, #0
 80155d4:	d10a      	bne.n	80155ec <prvProcessReceivedCommands+0x30>
	__asm volatile
 80155d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80155da:	f383 8811 	msr	BASEPRI, r3
 80155de:	f3bf 8f6f 	isb	sy
 80155e2:	f3bf 8f4f 	dsb	sy
 80155e6:	61fb      	str	r3, [r7, #28]
}
 80155e8:	bf00      	nop
 80155ea:	e7fe      	b.n	80155ea <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80155ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80155ee:	681b      	ldr	r3, [r3, #0]
 80155f0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80155f2:	6850      	ldr	r0, [r2, #4]
 80155f4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80155f6:	6892      	ldr	r2, [r2, #8]
 80155f8:	4611      	mov	r1, r2
 80155fa:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80155fc:	687b      	ldr	r3, [r7, #4]
 80155fe:	2b00      	cmp	r3, #0
 8015600:	f2c0 80aa 	blt.w	8015758 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8015604:	68fb      	ldr	r3, [r7, #12]
 8015606:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8015608:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801560a:	695b      	ldr	r3, [r3, #20]
 801560c:	2b00      	cmp	r3, #0
 801560e:	d004      	beq.n	801561a <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8015610:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015612:	3304      	adds	r3, #4
 8015614:	4618      	mov	r0, r3
 8015616:	f7fd ff6b 	bl	80134f0 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 801561a:	463b      	mov	r3, r7
 801561c:	4618      	mov	r0, r3
 801561e:	f7ff ff6b 	bl	80154f8 <prvSampleTimeNow>
 8015622:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8015624:	687b      	ldr	r3, [r7, #4]
 8015626:	2b09      	cmp	r3, #9
 8015628:	f200 8097 	bhi.w	801575a <prvProcessReceivedCommands+0x19e>
 801562c:	a201      	add	r2, pc, #4	; (adr r2, 8015634 <prvProcessReceivedCommands+0x78>)
 801562e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015632:	bf00      	nop
 8015634:	0801565d 	.word	0x0801565d
 8015638:	0801565d 	.word	0x0801565d
 801563c:	0801565d 	.word	0x0801565d
 8015640:	080156d1 	.word	0x080156d1
 8015644:	080156e5 	.word	0x080156e5
 8015648:	0801572f 	.word	0x0801572f
 801564c:	0801565d 	.word	0x0801565d
 8015650:	0801565d 	.word	0x0801565d
 8015654:	080156d1 	.word	0x080156d1
 8015658:	080156e5 	.word	0x080156e5
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 801565c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801565e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8015662:	f043 0301 	orr.w	r3, r3, #1
 8015666:	b2da      	uxtb	r2, r3
 8015668:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801566a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 801566e:	68ba      	ldr	r2, [r7, #8]
 8015670:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015672:	699b      	ldr	r3, [r3, #24]
 8015674:	18d1      	adds	r1, r2, r3
 8015676:	68bb      	ldr	r3, [r7, #8]
 8015678:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801567a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801567c:	f7ff ff5c 	bl	8015538 <prvInsertTimerInActiveList>
 8015680:	4603      	mov	r3, r0
 8015682:	2b00      	cmp	r3, #0
 8015684:	d069      	beq.n	801575a <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8015686:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015688:	6a1b      	ldr	r3, [r3, #32]
 801568a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801568c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 801568e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015690:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8015694:	f003 0304 	and.w	r3, r3, #4
 8015698:	2b00      	cmp	r3, #0
 801569a:	d05e      	beq.n	801575a <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 801569c:	68ba      	ldr	r2, [r7, #8]
 801569e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80156a0:	699b      	ldr	r3, [r3, #24]
 80156a2:	441a      	add	r2, r3
 80156a4:	2300      	movs	r3, #0
 80156a6:	9300      	str	r3, [sp, #0]
 80156a8:	2300      	movs	r3, #0
 80156aa:	2100      	movs	r1, #0
 80156ac:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80156ae:	f7ff fe05 	bl	80152bc <xTimerGenericCommand>
 80156b2:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80156b4:	6a3b      	ldr	r3, [r7, #32]
 80156b6:	2b00      	cmp	r3, #0
 80156b8:	d14f      	bne.n	801575a <prvProcessReceivedCommands+0x19e>
	__asm volatile
 80156ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80156be:	f383 8811 	msr	BASEPRI, r3
 80156c2:	f3bf 8f6f 	isb	sy
 80156c6:	f3bf 8f4f 	dsb	sy
 80156ca:	61bb      	str	r3, [r7, #24]
}
 80156cc:	bf00      	nop
 80156ce:	e7fe      	b.n	80156ce <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80156d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80156d2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80156d6:	f023 0301 	bic.w	r3, r3, #1
 80156da:	b2da      	uxtb	r2, r3
 80156dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80156de:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 80156e2:	e03a      	b.n	801575a <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80156e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80156e6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80156ea:	f043 0301 	orr.w	r3, r3, #1
 80156ee:	b2da      	uxtb	r2, r3
 80156f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80156f2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80156f6:	68ba      	ldr	r2, [r7, #8]
 80156f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80156fa:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80156fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80156fe:	699b      	ldr	r3, [r3, #24]
 8015700:	2b00      	cmp	r3, #0
 8015702:	d10a      	bne.n	801571a <prvProcessReceivedCommands+0x15e>
	__asm volatile
 8015704:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015708:	f383 8811 	msr	BASEPRI, r3
 801570c:	f3bf 8f6f 	isb	sy
 8015710:	f3bf 8f4f 	dsb	sy
 8015714:	617b      	str	r3, [r7, #20]
}
 8015716:	bf00      	nop
 8015718:	e7fe      	b.n	8015718 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 801571a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801571c:	699a      	ldr	r2, [r3, #24]
 801571e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015720:	18d1      	adds	r1, r2, r3
 8015722:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015724:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8015726:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8015728:	f7ff ff06 	bl	8015538 <prvInsertTimerInActiveList>
					break;
 801572c:	e015      	b.n	801575a <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 801572e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015730:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8015734:	f003 0302 	and.w	r3, r3, #2
 8015738:	2b00      	cmp	r3, #0
 801573a:	d103      	bne.n	8015744 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 801573c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801573e:	f000 fbff 	bl	8015f40 <vPortFree>
 8015742:	e00a      	b.n	801575a <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8015744:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015746:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 801574a:	f023 0301 	bic.w	r3, r3, #1
 801574e:	b2da      	uxtb	r2, r3
 8015750:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015752:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8015756:	e000      	b.n	801575a <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8015758:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 801575a:	4b08      	ldr	r3, [pc, #32]	; (801577c <prvProcessReceivedCommands+0x1c0>)
 801575c:	681b      	ldr	r3, [r3, #0]
 801575e:	1d39      	adds	r1, r7, #4
 8015760:	2200      	movs	r2, #0
 8015762:	4618      	mov	r0, r3
 8015764:	f7fe f9c6 	bl	8013af4 <xQueueReceive>
 8015768:	4603      	mov	r3, r0
 801576a:	2b00      	cmp	r3, #0
 801576c:	f47f af2a 	bne.w	80155c4 <prvProcessReceivedCommands+0x8>
	}
}
 8015770:	bf00      	nop
 8015772:	bf00      	nop
 8015774:	3730      	adds	r7, #48	; 0x30
 8015776:	46bd      	mov	sp, r7
 8015778:	bd80      	pop	{r7, pc}
 801577a:	bf00      	nop
 801577c:	24001cf8 	.word	0x24001cf8

08015780 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8015780:	b580      	push	{r7, lr}
 8015782:	b088      	sub	sp, #32
 8015784:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8015786:	e048      	b.n	801581a <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8015788:	4b2d      	ldr	r3, [pc, #180]	; (8015840 <prvSwitchTimerLists+0xc0>)
 801578a:	681b      	ldr	r3, [r3, #0]
 801578c:	68db      	ldr	r3, [r3, #12]
 801578e:	681b      	ldr	r3, [r3, #0]
 8015790:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8015792:	4b2b      	ldr	r3, [pc, #172]	; (8015840 <prvSwitchTimerLists+0xc0>)
 8015794:	681b      	ldr	r3, [r3, #0]
 8015796:	68db      	ldr	r3, [r3, #12]
 8015798:	68db      	ldr	r3, [r3, #12]
 801579a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 801579c:	68fb      	ldr	r3, [r7, #12]
 801579e:	3304      	adds	r3, #4
 80157a0:	4618      	mov	r0, r3
 80157a2:	f7fd fea5 	bl	80134f0 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80157a6:	68fb      	ldr	r3, [r7, #12]
 80157a8:	6a1b      	ldr	r3, [r3, #32]
 80157aa:	68f8      	ldr	r0, [r7, #12]
 80157ac:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80157ae:	68fb      	ldr	r3, [r7, #12]
 80157b0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80157b4:	f003 0304 	and.w	r3, r3, #4
 80157b8:	2b00      	cmp	r3, #0
 80157ba:	d02e      	beq.n	801581a <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80157bc:	68fb      	ldr	r3, [r7, #12]
 80157be:	699b      	ldr	r3, [r3, #24]
 80157c0:	693a      	ldr	r2, [r7, #16]
 80157c2:	4413      	add	r3, r2
 80157c4:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80157c6:	68ba      	ldr	r2, [r7, #8]
 80157c8:	693b      	ldr	r3, [r7, #16]
 80157ca:	429a      	cmp	r2, r3
 80157cc:	d90e      	bls.n	80157ec <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80157ce:	68fb      	ldr	r3, [r7, #12]
 80157d0:	68ba      	ldr	r2, [r7, #8]
 80157d2:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80157d4:	68fb      	ldr	r3, [r7, #12]
 80157d6:	68fa      	ldr	r2, [r7, #12]
 80157d8:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80157da:	4b19      	ldr	r3, [pc, #100]	; (8015840 <prvSwitchTimerLists+0xc0>)
 80157dc:	681a      	ldr	r2, [r3, #0]
 80157de:	68fb      	ldr	r3, [r7, #12]
 80157e0:	3304      	adds	r3, #4
 80157e2:	4619      	mov	r1, r3
 80157e4:	4610      	mov	r0, r2
 80157e6:	f7fd fe4a 	bl	801347e <vListInsert>
 80157ea:	e016      	b.n	801581a <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80157ec:	2300      	movs	r3, #0
 80157ee:	9300      	str	r3, [sp, #0]
 80157f0:	2300      	movs	r3, #0
 80157f2:	693a      	ldr	r2, [r7, #16]
 80157f4:	2100      	movs	r1, #0
 80157f6:	68f8      	ldr	r0, [r7, #12]
 80157f8:	f7ff fd60 	bl	80152bc <xTimerGenericCommand>
 80157fc:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80157fe:	687b      	ldr	r3, [r7, #4]
 8015800:	2b00      	cmp	r3, #0
 8015802:	d10a      	bne.n	801581a <prvSwitchTimerLists+0x9a>
	__asm volatile
 8015804:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015808:	f383 8811 	msr	BASEPRI, r3
 801580c:	f3bf 8f6f 	isb	sy
 8015810:	f3bf 8f4f 	dsb	sy
 8015814:	603b      	str	r3, [r7, #0]
}
 8015816:	bf00      	nop
 8015818:	e7fe      	b.n	8015818 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 801581a:	4b09      	ldr	r3, [pc, #36]	; (8015840 <prvSwitchTimerLists+0xc0>)
 801581c:	681b      	ldr	r3, [r3, #0]
 801581e:	681b      	ldr	r3, [r3, #0]
 8015820:	2b00      	cmp	r3, #0
 8015822:	d1b1      	bne.n	8015788 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8015824:	4b06      	ldr	r3, [pc, #24]	; (8015840 <prvSwitchTimerLists+0xc0>)
 8015826:	681b      	ldr	r3, [r3, #0]
 8015828:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 801582a:	4b06      	ldr	r3, [pc, #24]	; (8015844 <prvSwitchTimerLists+0xc4>)
 801582c:	681b      	ldr	r3, [r3, #0]
 801582e:	4a04      	ldr	r2, [pc, #16]	; (8015840 <prvSwitchTimerLists+0xc0>)
 8015830:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8015832:	4a04      	ldr	r2, [pc, #16]	; (8015844 <prvSwitchTimerLists+0xc4>)
 8015834:	697b      	ldr	r3, [r7, #20]
 8015836:	6013      	str	r3, [r2, #0]
}
 8015838:	bf00      	nop
 801583a:	3718      	adds	r7, #24
 801583c:	46bd      	mov	sp, r7
 801583e:	bd80      	pop	{r7, pc}
 8015840:	24001cf0 	.word	0x24001cf0
 8015844:	24001cf4 	.word	0x24001cf4

08015848 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8015848:	b580      	push	{r7, lr}
 801584a:	b082      	sub	sp, #8
 801584c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 801584e:	f000 f989 	bl	8015b64 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8015852:	4b15      	ldr	r3, [pc, #84]	; (80158a8 <prvCheckForValidListAndQueue+0x60>)
 8015854:	681b      	ldr	r3, [r3, #0]
 8015856:	2b00      	cmp	r3, #0
 8015858:	d120      	bne.n	801589c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 801585a:	4814      	ldr	r0, [pc, #80]	; (80158ac <prvCheckForValidListAndQueue+0x64>)
 801585c:	f7fd fdbe 	bl	80133dc <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8015860:	4813      	ldr	r0, [pc, #76]	; (80158b0 <prvCheckForValidListAndQueue+0x68>)
 8015862:	f7fd fdbb 	bl	80133dc <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8015866:	4b13      	ldr	r3, [pc, #76]	; (80158b4 <prvCheckForValidListAndQueue+0x6c>)
 8015868:	4a10      	ldr	r2, [pc, #64]	; (80158ac <prvCheckForValidListAndQueue+0x64>)
 801586a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 801586c:	4b12      	ldr	r3, [pc, #72]	; (80158b8 <prvCheckForValidListAndQueue+0x70>)
 801586e:	4a10      	ldr	r2, [pc, #64]	; (80158b0 <prvCheckForValidListAndQueue+0x68>)
 8015870:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8015872:	2300      	movs	r3, #0
 8015874:	9300      	str	r3, [sp, #0]
 8015876:	4b11      	ldr	r3, [pc, #68]	; (80158bc <prvCheckForValidListAndQueue+0x74>)
 8015878:	4a11      	ldr	r2, [pc, #68]	; (80158c0 <prvCheckForValidListAndQueue+0x78>)
 801587a:	2110      	movs	r1, #16
 801587c:	200a      	movs	r0, #10
 801587e:	f7fd fec9 	bl	8013614 <xQueueGenericCreateStatic>
 8015882:	4603      	mov	r3, r0
 8015884:	4a08      	ldr	r2, [pc, #32]	; (80158a8 <prvCheckForValidListAndQueue+0x60>)
 8015886:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8015888:	4b07      	ldr	r3, [pc, #28]	; (80158a8 <prvCheckForValidListAndQueue+0x60>)
 801588a:	681b      	ldr	r3, [r3, #0]
 801588c:	2b00      	cmp	r3, #0
 801588e:	d005      	beq.n	801589c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8015890:	4b05      	ldr	r3, [pc, #20]	; (80158a8 <prvCheckForValidListAndQueue+0x60>)
 8015892:	681b      	ldr	r3, [r3, #0]
 8015894:	490b      	ldr	r1, [pc, #44]	; (80158c4 <prvCheckForValidListAndQueue+0x7c>)
 8015896:	4618      	mov	r0, r3
 8015898:	f7fe fb9c 	bl	8013fd4 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 801589c:	f000 f992 	bl	8015bc4 <vPortExitCritical>
}
 80158a0:	bf00      	nop
 80158a2:	46bd      	mov	sp, r7
 80158a4:	bd80      	pop	{r7, pc}
 80158a6:	bf00      	nop
 80158a8:	24001cf8 	.word	0x24001cf8
 80158ac:	24001cc8 	.word	0x24001cc8
 80158b0:	24001cdc 	.word	0x24001cdc
 80158b4:	24001cf0 	.word	0x24001cf0
 80158b8:	24001cf4 	.word	0x24001cf4
 80158bc:	24001da4 	.word	0x24001da4
 80158c0:	24001d04 	.word	0x24001d04
 80158c4:	08016e9c 	.word	0x08016e9c

080158c8 <xTimerPendFunctionCallFromISR>:
/*-----------------------------------------------------------*/

#if( INCLUDE_xTimerPendFunctionCall == 1 )

	BaseType_t xTimerPendFunctionCallFromISR( PendedFunction_t xFunctionToPend, void *pvParameter1, uint32_t ulParameter2, BaseType_t *pxHigherPriorityTaskWoken )
	{
 80158c8:	b580      	push	{r7, lr}
 80158ca:	b08a      	sub	sp, #40	; 0x28
 80158cc:	af00      	add	r7, sp, #0
 80158ce:	60f8      	str	r0, [r7, #12]
 80158d0:	60b9      	str	r1, [r7, #8]
 80158d2:	607a      	str	r2, [r7, #4]
 80158d4:	603b      	str	r3, [r7, #0]
	DaemonTaskMessage_t xMessage;
	BaseType_t xReturn;

		/* Complete the message with the function parameters and post it to the
		daemon task. */
		xMessage.xMessageID = tmrCOMMAND_EXECUTE_CALLBACK_FROM_ISR;
 80158d6:	f06f 0301 	mvn.w	r3, #1
 80158da:	617b      	str	r3, [r7, #20]
		xMessage.u.xCallbackParameters.pxCallbackFunction = xFunctionToPend;
 80158dc:	68fb      	ldr	r3, [r7, #12]
 80158de:	61bb      	str	r3, [r7, #24]
		xMessage.u.xCallbackParameters.pvParameter1 = pvParameter1;
 80158e0:	68bb      	ldr	r3, [r7, #8]
 80158e2:	61fb      	str	r3, [r7, #28]
		xMessage.u.xCallbackParameters.ulParameter2 = ulParameter2;
 80158e4:	687b      	ldr	r3, [r7, #4]
 80158e6:	623b      	str	r3, [r7, #32]

		xReturn = xQueueSendFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80158e8:	4b06      	ldr	r3, [pc, #24]	; (8015904 <xTimerPendFunctionCallFromISR+0x3c>)
 80158ea:	6818      	ldr	r0, [r3, #0]
 80158ec:	f107 0114 	add.w	r1, r7, #20
 80158f0:	2300      	movs	r3, #0
 80158f2:	683a      	ldr	r2, [r7, #0]
 80158f4:	f7fe f862 	bl	80139bc <xQueueGenericSendFromISR>
 80158f8:	6278      	str	r0, [r7, #36]	; 0x24

		tracePEND_FUNC_CALL_FROM_ISR( xFunctionToPend, pvParameter1, ulParameter2, xReturn );

		return xReturn;
 80158fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 80158fc:	4618      	mov	r0, r3
 80158fe:	3728      	adds	r7, #40	; 0x28
 8015900:	46bd      	mov	sp, r7
 8015902:	bd80      	pop	{r7, pc}
 8015904:	24001cf8 	.word	0x24001cf8

08015908 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8015908:	b480      	push	{r7}
 801590a:	b085      	sub	sp, #20
 801590c:	af00      	add	r7, sp, #0
 801590e:	60f8      	str	r0, [r7, #12]
 8015910:	60b9      	str	r1, [r7, #8]
 8015912:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8015914:	68fb      	ldr	r3, [r7, #12]
 8015916:	3b04      	subs	r3, #4
 8015918:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 801591a:	68fb      	ldr	r3, [r7, #12]
 801591c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8015920:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8015922:	68fb      	ldr	r3, [r7, #12]
 8015924:	3b04      	subs	r3, #4
 8015926:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8015928:	68bb      	ldr	r3, [r7, #8]
 801592a:	f023 0201 	bic.w	r2, r3, #1
 801592e:	68fb      	ldr	r3, [r7, #12]
 8015930:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8015932:	68fb      	ldr	r3, [r7, #12]
 8015934:	3b04      	subs	r3, #4
 8015936:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8015938:	4a0c      	ldr	r2, [pc, #48]	; (801596c <pxPortInitialiseStack+0x64>)
 801593a:	68fb      	ldr	r3, [r7, #12]
 801593c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 801593e:	68fb      	ldr	r3, [r7, #12]
 8015940:	3b14      	subs	r3, #20
 8015942:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8015944:	687a      	ldr	r2, [r7, #4]
 8015946:	68fb      	ldr	r3, [r7, #12]
 8015948:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 801594a:	68fb      	ldr	r3, [r7, #12]
 801594c:	3b04      	subs	r3, #4
 801594e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8015950:	68fb      	ldr	r3, [r7, #12]
 8015952:	f06f 0202 	mvn.w	r2, #2
 8015956:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8015958:	68fb      	ldr	r3, [r7, #12]
 801595a:	3b20      	subs	r3, #32
 801595c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 801595e:	68fb      	ldr	r3, [r7, #12]
}
 8015960:	4618      	mov	r0, r3
 8015962:	3714      	adds	r7, #20
 8015964:	46bd      	mov	sp, r7
 8015966:	f85d 7b04 	ldr.w	r7, [sp], #4
 801596a:	4770      	bx	lr
 801596c:	08015971 	.word	0x08015971

08015970 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8015970:	b480      	push	{r7}
 8015972:	b085      	sub	sp, #20
 8015974:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8015976:	2300      	movs	r3, #0
 8015978:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 801597a:	4b12      	ldr	r3, [pc, #72]	; (80159c4 <prvTaskExitError+0x54>)
 801597c:	681b      	ldr	r3, [r3, #0]
 801597e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8015982:	d00a      	beq.n	801599a <prvTaskExitError+0x2a>
	__asm volatile
 8015984:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015988:	f383 8811 	msr	BASEPRI, r3
 801598c:	f3bf 8f6f 	isb	sy
 8015990:	f3bf 8f4f 	dsb	sy
 8015994:	60fb      	str	r3, [r7, #12]
}
 8015996:	bf00      	nop
 8015998:	e7fe      	b.n	8015998 <prvTaskExitError+0x28>
	__asm volatile
 801599a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801599e:	f383 8811 	msr	BASEPRI, r3
 80159a2:	f3bf 8f6f 	isb	sy
 80159a6:	f3bf 8f4f 	dsb	sy
 80159aa:	60bb      	str	r3, [r7, #8]
}
 80159ac:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80159ae:	bf00      	nop
 80159b0:	687b      	ldr	r3, [r7, #4]
 80159b2:	2b00      	cmp	r3, #0
 80159b4:	d0fc      	beq.n	80159b0 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80159b6:	bf00      	nop
 80159b8:	bf00      	nop
 80159ba:	3714      	adds	r7, #20
 80159bc:	46bd      	mov	sp, r7
 80159be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80159c2:	4770      	bx	lr
 80159c4:	240000a0 	.word	0x240000a0
	...

080159d0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80159d0:	4b07      	ldr	r3, [pc, #28]	; (80159f0 <pxCurrentTCBConst2>)
 80159d2:	6819      	ldr	r1, [r3, #0]
 80159d4:	6808      	ldr	r0, [r1, #0]
 80159d6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80159da:	f380 8809 	msr	PSP, r0
 80159de:	f3bf 8f6f 	isb	sy
 80159e2:	f04f 0000 	mov.w	r0, #0
 80159e6:	f380 8811 	msr	BASEPRI, r0
 80159ea:	4770      	bx	lr
 80159ec:	f3af 8000 	nop.w

080159f0 <pxCurrentTCBConst2>:
 80159f0:	240017c8 	.word	0x240017c8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80159f4:	bf00      	nop
 80159f6:	bf00      	nop

080159f8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80159f8:	4808      	ldr	r0, [pc, #32]	; (8015a1c <prvPortStartFirstTask+0x24>)
 80159fa:	6800      	ldr	r0, [r0, #0]
 80159fc:	6800      	ldr	r0, [r0, #0]
 80159fe:	f380 8808 	msr	MSP, r0
 8015a02:	f04f 0000 	mov.w	r0, #0
 8015a06:	f380 8814 	msr	CONTROL, r0
 8015a0a:	b662      	cpsie	i
 8015a0c:	b661      	cpsie	f
 8015a0e:	f3bf 8f4f 	dsb	sy
 8015a12:	f3bf 8f6f 	isb	sy
 8015a16:	df00      	svc	0
 8015a18:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8015a1a:	bf00      	nop
 8015a1c:	e000ed08 	.word	0xe000ed08

08015a20 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8015a20:	b580      	push	{r7, lr}
 8015a22:	b086      	sub	sp, #24
 8015a24:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8015a26:	4b46      	ldr	r3, [pc, #280]	; (8015b40 <xPortStartScheduler+0x120>)
 8015a28:	681b      	ldr	r3, [r3, #0]
 8015a2a:	4a46      	ldr	r2, [pc, #280]	; (8015b44 <xPortStartScheduler+0x124>)
 8015a2c:	4293      	cmp	r3, r2
 8015a2e:	d10a      	bne.n	8015a46 <xPortStartScheduler+0x26>
	__asm volatile
 8015a30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015a34:	f383 8811 	msr	BASEPRI, r3
 8015a38:	f3bf 8f6f 	isb	sy
 8015a3c:	f3bf 8f4f 	dsb	sy
 8015a40:	613b      	str	r3, [r7, #16]
}
 8015a42:	bf00      	nop
 8015a44:	e7fe      	b.n	8015a44 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8015a46:	4b3e      	ldr	r3, [pc, #248]	; (8015b40 <xPortStartScheduler+0x120>)
 8015a48:	681b      	ldr	r3, [r3, #0]
 8015a4a:	4a3f      	ldr	r2, [pc, #252]	; (8015b48 <xPortStartScheduler+0x128>)
 8015a4c:	4293      	cmp	r3, r2
 8015a4e:	d10a      	bne.n	8015a66 <xPortStartScheduler+0x46>
	__asm volatile
 8015a50:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015a54:	f383 8811 	msr	BASEPRI, r3
 8015a58:	f3bf 8f6f 	isb	sy
 8015a5c:	f3bf 8f4f 	dsb	sy
 8015a60:	60fb      	str	r3, [r7, #12]
}
 8015a62:	bf00      	nop
 8015a64:	e7fe      	b.n	8015a64 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8015a66:	4b39      	ldr	r3, [pc, #228]	; (8015b4c <xPortStartScheduler+0x12c>)
 8015a68:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8015a6a:	697b      	ldr	r3, [r7, #20]
 8015a6c:	781b      	ldrb	r3, [r3, #0]
 8015a6e:	b2db      	uxtb	r3, r3
 8015a70:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8015a72:	697b      	ldr	r3, [r7, #20]
 8015a74:	22ff      	movs	r2, #255	; 0xff
 8015a76:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8015a78:	697b      	ldr	r3, [r7, #20]
 8015a7a:	781b      	ldrb	r3, [r3, #0]
 8015a7c:	b2db      	uxtb	r3, r3
 8015a7e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8015a80:	78fb      	ldrb	r3, [r7, #3]
 8015a82:	b2db      	uxtb	r3, r3
 8015a84:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8015a88:	b2da      	uxtb	r2, r3
 8015a8a:	4b31      	ldr	r3, [pc, #196]	; (8015b50 <xPortStartScheduler+0x130>)
 8015a8c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8015a8e:	4b31      	ldr	r3, [pc, #196]	; (8015b54 <xPortStartScheduler+0x134>)
 8015a90:	2207      	movs	r2, #7
 8015a92:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8015a94:	e009      	b.n	8015aaa <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8015a96:	4b2f      	ldr	r3, [pc, #188]	; (8015b54 <xPortStartScheduler+0x134>)
 8015a98:	681b      	ldr	r3, [r3, #0]
 8015a9a:	3b01      	subs	r3, #1
 8015a9c:	4a2d      	ldr	r2, [pc, #180]	; (8015b54 <xPortStartScheduler+0x134>)
 8015a9e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8015aa0:	78fb      	ldrb	r3, [r7, #3]
 8015aa2:	b2db      	uxtb	r3, r3
 8015aa4:	005b      	lsls	r3, r3, #1
 8015aa6:	b2db      	uxtb	r3, r3
 8015aa8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8015aaa:	78fb      	ldrb	r3, [r7, #3]
 8015aac:	b2db      	uxtb	r3, r3
 8015aae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8015ab2:	2b80      	cmp	r3, #128	; 0x80
 8015ab4:	d0ef      	beq.n	8015a96 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8015ab6:	4b27      	ldr	r3, [pc, #156]	; (8015b54 <xPortStartScheduler+0x134>)
 8015ab8:	681b      	ldr	r3, [r3, #0]
 8015aba:	f1c3 0307 	rsb	r3, r3, #7
 8015abe:	2b04      	cmp	r3, #4
 8015ac0:	d00a      	beq.n	8015ad8 <xPortStartScheduler+0xb8>
	__asm volatile
 8015ac2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015ac6:	f383 8811 	msr	BASEPRI, r3
 8015aca:	f3bf 8f6f 	isb	sy
 8015ace:	f3bf 8f4f 	dsb	sy
 8015ad2:	60bb      	str	r3, [r7, #8]
}
 8015ad4:	bf00      	nop
 8015ad6:	e7fe      	b.n	8015ad6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8015ad8:	4b1e      	ldr	r3, [pc, #120]	; (8015b54 <xPortStartScheduler+0x134>)
 8015ada:	681b      	ldr	r3, [r3, #0]
 8015adc:	021b      	lsls	r3, r3, #8
 8015ade:	4a1d      	ldr	r2, [pc, #116]	; (8015b54 <xPortStartScheduler+0x134>)
 8015ae0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8015ae2:	4b1c      	ldr	r3, [pc, #112]	; (8015b54 <xPortStartScheduler+0x134>)
 8015ae4:	681b      	ldr	r3, [r3, #0]
 8015ae6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8015aea:	4a1a      	ldr	r2, [pc, #104]	; (8015b54 <xPortStartScheduler+0x134>)
 8015aec:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8015aee:	687b      	ldr	r3, [r7, #4]
 8015af0:	b2da      	uxtb	r2, r3
 8015af2:	697b      	ldr	r3, [r7, #20]
 8015af4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8015af6:	4b18      	ldr	r3, [pc, #96]	; (8015b58 <xPortStartScheduler+0x138>)
 8015af8:	681b      	ldr	r3, [r3, #0]
 8015afa:	4a17      	ldr	r2, [pc, #92]	; (8015b58 <xPortStartScheduler+0x138>)
 8015afc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8015b00:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8015b02:	4b15      	ldr	r3, [pc, #84]	; (8015b58 <xPortStartScheduler+0x138>)
 8015b04:	681b      	ldr	r3, [r3, #0]
 8015b06:	4a14      	ldr	r2, [pc, #80]	; (8015b58 <xPortStartScheduler+0x138>)
 8015b08:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8015b0c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8015b0e:	f000 f8dd 	bl	8015ccc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8015b12:	4b12      	ldr	r3, [pc, #72]	; (8015b5c <xPortStartScheduler+0x13c>)
 8015b14:	2200      	movs	r2, #0
 8015b16:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8015b18:	f000 f8fc 	bl	8015d14 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8015b1c:	4b10      	ldr	r3, [pc, #64]	; (8015b60 <xPortStartScheduler+0x140>)
 8015b1e:	681b      	ldr	r3, [r3, #0]
 8015b20:	4a0f      	ldr	r2, [pc, #60]	; (8015b60 <xPortStartScheduler+0x140>)
 8015b22:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8015b26:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8015b28:	f7ff ff66 	bl	80159f8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8015b2c:	f7fe ff7c 	bl	8014a28 <vTaskSwitchContext>
	prvTaskExitError();
 8015b30:	f7ff ff1e 	bl	8015970 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8015b34:	2300      	movs	r3, #0
}
 8015b36:	4618      	mov	r0, r3
 8015b38:	3718      	adds	r7, #24
 8015b3a:	46bd      	mov	sp, r7
 8015b3c:	bd80      	pop	{r7, pc}
 8015b3e:	bf00      	nop
 8015b40:	e000ed00 	.word	0xe000ed00
 8015b44:	410fc271 	.word	0x410fc271
 8015b48:	410fc270 	.word	0x410fc270
 8015b4c:	e000e400 	.word	0xe000e400
 8015b50:	24001df4 	.word	0x24001df4
 8015b54:	24001df8 	.word	0x24001df8
 8015b58:	e000ed20 	.word	0xe000ed20
 8015b5c:	240000a0 	.word	0x240000a0
 8015b60:	e000ef34 	.word	0xe000ef34

08015b64 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8015b64:	b480      	push	{r7}
 8015b66:	b083      	sub	sp, #12
 8015b68:	af00      	add	r7, sp, #0
	__asm volatile
 8015b6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015b6e:	f383 8811 	msr	BASEPRI, r3
 8015b72:	f3bf 8f6f 	isb	sy
 8015b76:	f3bf 8f4f 	dsb	sy
 8015b7a:	607b      	str	r3, [r7, #4]
}
 8015b7c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8015b7e:	4b0f      	ldr	r3, [pc, #60]	; (8015bbc <vPortEnterCritical+0x58>)
 8015b80:	681b      	ldr	r3, [r3, #0]
 8015b82:	3301      	adds	r3, #1
 8015b84:	4a0d      	ldr	r2, [pc, #52]	; (8015bbc <vPortEnterCritical+0x58>)
 8015b86:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8015b88:	4b0c      	ldr	r3, [pc, #48]	; (8015bbc <vPortEnterCritical+0x58>)
 8015b8a:	681b      	ldr	r3, [r3, #0]
 8015b8c:	2b01      	cmp	r3, #1
 8015b8e:	d10f      	bne.n	8015bb0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8015b90:	4b0b      	ldr	r3, [pc, #44]	; (8015bc0 <vPortEnterCritical+0x5c>)
 8015b92:	681b      	ldr	r3, [r3, #0]
 8015b94:	b2db      	uxtb	r3, r3
 8015b96:	2b00      	cmp	r3, #0
 8015b98:	d00a      	beq.n	8015bb0 <vPortEnterCritical+0x4c>
	__asm volatile
 8015b9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015b9e:	f383 8811 	msr	BASEPRI, r3
 8015ba2:	f3bf 8f6f 	isb	sy
 8015ba6:	f3bf 8f4f 	dsb	sy
 8015baa:	603b      	str	r3, [r7, #0]
}
 8015bac:	bf00      	nop
 8015bae:	e7fe      	b.n	8015bae <vPortEnterCritical+0x4a>
	}
}
 8015bb0:	bf00      	nop
 8015bb2:	370c      	adds	r7, #12
 8015bb4:	46bd      	mov	sp, r7
 8015bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015bba:	4770      	bx	lr
 8015bbc:	240000a0 	.word	0x240000a0
 8015bc0:	e000ed04 	.word	0xe000ed04

08015bc4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8015bc4:	b480      	push	{r7}
 8015bc6:	b083      	sub	sp, #12
 8015bc8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8015bca:	4b12      	ldr	r3, [pc, #72]	; (8015c14 <vPortExitCritical+0x50>)
 8015bcc:	681b      	ldr	r3, [r3, #0]
 8015bce:	2b00      	cmp	r3, #0
 8015bd0:	d10a      	bne.n	8015be8 <vPortExitCritical+0x24>
	__asm volatile
 8015bd2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015bd6:	f383 8811 	msr	BASEPRI, r3
 8015bda:	f3bf 8f6f 	isb	sy
 8015bde:	f3bf 8f4f 	dsb	sy
 8015be2:	607b      	str	r3, [r7, #4]
}
 8015be4:	bf00      	nop
 8015be6:	e7fe      	b.n	8015be6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8015be8:	4b0a      	ldr	r3, [pc, #40]	; (8015c14 <vPortExitCritical+0x50>)
 8015bea:	681b      	ldr	r3, [r3, #0]
 8015bec:	3b01      	subs	r3, #1
 8015bee:	4a09      	ldr	r2, [pc, #36]	; (8015c14 <vPortExitCritical+0x50>)
 8015bf0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8015bf2:	4b08      	ldr	r3, [pc, #32]	; (8015c14 <vPortExitCritical+0x50>)
 8015bf4:	681b      	ldr	r3, [r3, #0]
 8015bf6:	2b00      	cmp	r3, #0
 8015bf8:	d105      	bne.n	8015c06 <vPortExitCritical+0x42>
 8015bfa:	2300      	movs	r3, #0
 8015bfc:	603b      	str	r3, [r7, #0]
	__asm volatile
 8015bfe:	683b      	ldr	r3, [r7, #0]
 8015c00:	f383 8811 	msr	BASEPRI, r3
}
 8015c04:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8015c06:	bf00      	nop
 8015c08:	370c      	adds	r7, #12
 8015c0a:	46bd      	mov	sp, r7
 8015c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015c10:	4770      	bx	lr
 8015c12:	bf00      	nop
 8015c14:	240000a0 	.word	0x240000a0
	...

08015c20 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8015c20:	f3ef 8009 	mrs	r0, PSP
 8015c24:	f3bf 8f6f 	isb	sy
 8015c28:	4b15      	ldr	r3, [pc, #84]	; (8015c80 <pxCurrentTCBConst>)
 8015c2a:	681a      	ldr	r2, [r3, #0]
 8015c2c:	f01e 0f10 	tst.w	lr, #16
 8015c30:	bf08      	it	eq
 8015c32:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8015c36:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015c3a:	6010      	str	r0, [r2, #0]
 8015c3c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8015c40:	f04f 0050 	mov.w	r0, #80	; 0x50
 8015c44:	f380 8811 	msr	BASEPRI, r0
 8015c48:	f3bf 8f4f 	dsb	sy
 8015c4c:	f3bf 8f6f 	isb	sy
 8015c50:	f7fe feea 	bl	8014a28 <vTaskSwitchContext>
 8015c54:	f04f 0000 	mov.w	r0, #0
 8015c58:	f380 8811 	msr	BASEPRI, r0
 8015c5c:	bc09      	pop	{r0, r3}
 8015c5e:	6819      	ldr	r1, [r3, #0]
 8015c60:	6808      	ldr	r0, [r1, #0]
 8015c62:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015c66:	f01e 0f10 	tst.w	lr, #16
 8015c6a:	bf08      	it	eq
 8015c6c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8015c70:	f380 8809 	msr	PSP, r0
 8015c74:	f3bf 8f6f 	isb	sy
 8015c78:	4770      	bx	lr
 8015c7a:	bf00      	nop
 8015c7c:	f3af 8000 	nop.w

08015c80 <pxCurrentTCBConst>:
 8015c80:	240017c8 	.word	0x240017c8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8015c84:	bf00      	nop
 8015c86:	bf00      	nop

08015c88 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8015c88:	b580      	push	{r7, lr}
 8015c8a:	b082      	sub	sp, #8
 8015c8c:	af00      	add	r7, sp, #0
	__asm volatile
 8015c8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015c92:	f383 8811 	msr	BASEPRI, r3
 8015c96:	f3bf 8f6f 	isb	sy
 8015c9a:	f3bf 8f4f 	dsb	sy
 8015c9e:	607b      	str	r3, [r7, #4]
}
 8015ca0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8015ca2:	f7fe fe07 	bl	80148b4 <xTaskIncrementTick>
 8015ca6:	4603      	mov	r3, r0
 8015ca8:	2b00      	cmp	r3, #0
 8015caa:	d003      	beq.n	8015cb4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8015cac:	4b06      	ldr	r3, [pc, #24]	; (8015cc8 <xPortSysTickHandler+0x40>)
 8015cae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8015cb2:	601a      	str	r2, [r3, #0]
 8015cb4:	2300      	movs	r3, #0
 8015cb6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8015cb8:	683b      	ldr	r3, [r7, #0]
 8015cba:	f383 8811 	msr	BASEPRI, r3
}
 8015cbe:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8015cc0:	bf00      	nop
 8015cc2:	3708      	adds	r7, #8
 8015cc4:	46bd      	mov	sp, r7
 8015cc6:	bd80      	pop	{r7, pc}
 8015cc8:	e000ed04 	.word	0xe000ed04

08015ccc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8015ccc:	b480      	push	{r7}
 8015cce:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8015cd0:	4b0b      	ldr	r3, [pc, #44]	; (8015d00 <vPortSetupTimerInterrupt+0x34>)
 8015cd2:	2200      	movs	r2, #0
 8015cd4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8015cd6:	4b0b      	ldr	r3, [pc, #44]	; (8015d04 <vPortSetupTimerInterrupt+0x38>)
 8015cd8:	2200      	movs	r2, #0
 8015cda:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8015cdc:	4b0a      	ldr	r3, [pc, #40]	; (8015d08 <vPortSetupTimerInterrupt+0x3c>)
 8015cde:	681b      	ldr	r3, [r3, #0]
 8015ce0:	4a0a      	ldr	r2, [pc, #40]	; (8015d0c <vPortSetupTimerInterrupt+0x40>)
 8015ce2:	fba2 2303 	umull	r2, r3, r2, r3
 8015ce6:	099b      	lsrs	r3, r3, #6
 8015ce8:	4a09      	ldr	r2, [pc, #36]	; (8015d10 <vPortSetupTimerInterrupt+0x44>)
 8015cea:	3b01      	subs	r3, #1
 8015cec:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8015cee:	4b04      	ldr	r3, [pc, #16]	; (8015d00 <vPortSetupTimerInterrupt+0x34>)
 8015cf0:	2207      	movs	r2, #7
 8015cf2:	601a      	str	r2, [r3, #0]
}
 8015cf4:	bf00      	nop
 8015cf6:	46bd      	mov	sp, r7
 8015cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015cfc:	4770      	bx	lr
 8015cfe:	bf00      	nop
 8015d00:	e000e010 	.word	0xe000e010
 8015d04:	e000e018 	.word	0xe000e018
 8015d08:	24000090 	.word	0x24000090
 8015d0c:	10624dd3 	.word	0x10624dd3
 8015d10:	e000e014 	.word	0xe000e014

08015d14 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8015d14:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8015d24 <vPortEnableVFP+0x10>
 8015d18:	6801      	ldr	r1, [r0, #0]
 8015d1a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8015d1e:	6001      	str	r1, [r0, #0]
 8015d20:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8015d22:	bf00      	nop
 8015d24:	e000ed88 	.word	0xe000ed88

08015d28 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8015d28:	b480      	push	{r7}
 8015d2a:	b085      	sub	sp, #20
 8015d2c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8015d2e:	f3ef 8305 	mrs	r3, IPSR
 8015d32:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8015d34:	68fb      	ldr	r3, [r7, #12]
 8015d36:	2b0f      	cmp	r3, #15
 8015d38:	d914      	bls.n	8015d64 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8015d3a:	4a17      	ldr	r2, [pc, #92]	; (8015d98 <vPortValidateInterruptPriority+0x70>)
 8015d3c:	68fb      	ldr	r3, [r7, #12]
 8015d3e:	4413      	add	r3, r2
 8015d40:	781b      	ldrb	r3, [r3, #0]
 8015d42:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8015d44:	4b15      	ldr	r3, [pc, #84]	; (8015d9c <vPortValidateInterruptPriority+0x74>)
 8015d46:	781b      	ldrb	r3, [r3, #0]
 8015d48:	7afa      	ldrb	r2, [r7, #11]
 8015d4a:	429a      	cmp	r2, r3
 8015d4c:	d20a      	bcs.n	8015d64 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 8015d4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015d52:	f383 8811 	msr	BASEPRI, r3
 8015d56:	f3bf 8f6f 	isb	sy
 8015d5a:	f3bf 8f4f 	dsb	sy
 8015d5e:	607b      	str	r3, [r7, #4]
}
 8015d60:	bf00      	nop
 8015d62:	e7fe      	b.n	8015d62 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8015d64:	4b0e      	ldr	r3, [pc, #56]	; (8015da0 <vPortValidateInterruptPriority+0x78>)
 8015d66:	681b      	ldr	r3, [r3, #0]
 8015d68:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8015d6c:	4b0d      	ldr	r3, [pc, #52]	; (8015da4 <vPortValidateInterruptPriority+0x7c>)
 8015d6e:	681b      	ldr	r3, [r3, #0]
 8015d70:	429a      	cmp	r2, r3
 8015d72:	d90a      	bls.n	8015d8a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8015d74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015d78:	f383 8811 	msr	BASEPRI, r3
 8015d7c:	f3bf 8f6f 	isb	sy
 8015d80:	f3bf 8f4f 	dsb	sy
 8015d84:	603b      	str	r3, [r7, #0]
}
 8015d86:	bf00      	nop
 8015d88:	e7fe      	b.n	8015d88 <vPortValidateInterruptPriority+0x60>
	}
 8015d8a:	bf00      	nop
 8015d8c:	3714      	adds	r7, #20
 8015d8e:	46bd      	mov	sp, r7
 8015d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015d94:	4770      	bx	lr
 8015d96:	bf00      	nop
 8015d98:	e000e3f0 	.word	0xe000e3f0
 8015d9c:	24001df4 	.word	0x24001df4
 8015da0:	e000ed0c 	.word	0xe000ed0c
 8015da4:	24001df8 	.word	0x24001df8

08015da8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8015da8:	b580      	push	{r7, lr}
 8015daa:	b08a      	sub	sp, #40	; 0x28
 8015dac:	af00      	add	r7, sp, #0
 8015dae:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8015db0:	2300      	movs	r3, #0
 8015db2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8015db4:	f7fe fcc2 	bl	801473c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8015db8:	4b5b      	ldr	r3, [pc, #364]	; (8015f28 <pvPortMalloc+0x180>)
 8015dba:	681b      	ldr	r3, [r3, #0]
 8015dbc:	2b00      	cmp	r3, #0
 8015dbe:	d101      	bne.n	8015dc4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8015dc0:	f000 f920 	bl	8016004 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8015dc4:	4b59      	ldr	r3, [pc, #356]	; (8015f2c <pvPortMalloc+0x184>)
 8015dc6:	681a      	ldr	r2, [r3, #0]
 8015dc8:	687b      	ldr	r3, [r7, #4]
 8015dca:	4013      	ands	r3, r2
 8015dcc:	2b00      	cmp	r3, #0
 8015dce:	f040 8093 	bne.w	8015ef8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8015dd2:	687b      	ldr	r3, [r7, #4]
 8015dd4:	2b00      	cmp	r3, #0
 8015dd6:	d01d      	beq.n	8015e14 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8015dd8:	2208      	movs	r2, #8
 8015dda:	687b      	ldr	r3, [r7, #4]
 8015ddc:	4413      	add	r3, r2
 8015dde:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8015de0:	687b      	ldr	r3, [r7, #4]
 8015de2:	f003 0307 	and.w	r3, r3, #7
 8015de6:	2b00      	cmp	r3, #0
 8015de8:	d014      	beq.n	8015e14 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8015dea:	687b      	ldr	r3, [r7, #4]
 8015dec:	f023 0307 	bic.w	r3, r3, #7
 8015df0:	3308      	adds	r3, #8
 8015df2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8015df4:	687b      	ldr	r3, [r7, #4]
 8015df6:	f003 0307 	and.w	r3, r3, #7
 8015dfa:	2b00      	cmp	r3, #0
 8015dfc:	d00a      	beq.n	8015e14 <pvPortMalloc+0x6c>
	__asm volatile
 8015dfe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015e02:	f383 8811 	msr	BASEPRI, r3
 8015e06:	f3bf 8f6f 	isb	sy
 8015e0a:	f3bf 8f4f 	dsb	sy
 8015e0e:	617b      	str	r3, [r7, #20]
}
 8015e10:	bf00      	nop
 8015e12:	e7fe      	b.n	8015e12 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8015e14:	687b      	ldr	r3, [r7, #4]
 8015e16:	2b00      	cmp	r3, #0
 8015e18:	d06e      	beq.n	8015ef8 <pvPortMalloc+0x150>
 8015e1a:	4b45      	ldr	r3, [pc, #276]	; (8015f30 <pvPortMalloc+0x188>)
 8015e1c:	681b      	ldr	r3, [r3, #0]
 8015e1e:	687a      	ldr	r2, [r7, #4]
 8015e20:	429a      	cmp	r2, r3
 8015e22:	d869      	bhi.n	8015ef8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8015e24:	4b43      	ldr	r3, [pc, #268]	; (8015f34 <pvPortMalloc+0x18c>)
 8015e26:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8015e28:	4b42      	ldr	r3, [pc, #264]	; (8015f34 <pvPortMalloc+0x18c>)
 8015e2a:	681b      	ldr	r3, [r3, #0]
 8015e2c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8015e2e:	e004      	b.n	8015e3a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8015e30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015e32:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8015e34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015e36:	681b      	ldr	r3, [r3, #0]
 8015e38:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8015e3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015e3c:	685b      	ldr	r3, [r3, #4]
 8015e3e:	687a      	ldr	r2, [r7, #4]
 8015e40:	429a      	cmp	r2, r3
 8015e42:	d903      	bls.n	8015e4c <pvPortMalloc+0xa4>
 8015e44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015e46:	681b      	ldr	r3, [r3, #0]
 8015e48:	2b00      	cmp	r3, #0
 8015e4a:	d1f1      	bne.n	8015e30 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8015e4c:	4b36      	ldr	r3, [pc, #216]	; (8015f28 <pvPortMalloc+0x180>)
 8015e4e:	681b      	ldr	r3, [r3, #0]
 8015e50:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8015e52:	429a      	cmp	r2, r3
 8015e54:	d050      	beq.n	8015ef8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8015e56:	6a3b      	ldr	r3, [r7, #32]
 8015e58:	681b      	ldr	r3, [r3, #0]
 8015e5a:	2208      	movs	r2, #8
 8015e5c:	4413      	add	r3, r2
 8015e5e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8015e60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015e62:	681a      	ldr	r2, [r3, #0]
 8015e64:	6a3b      	ldr	r3, [r7, #32]
 8015e66:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8015e68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015e6a:	685a      	ldr	r2, [r3, #4]
 8015e6c:	687b      	ldr	r3, [r7, #4]
 8015e6e:	1ad2      	subs	r2, r2, r3
 8015e70:	2308      	movs	r3, #8
 8015e72:	005b      	lsls	r3, r3, #1
 8015e74:	429a      	cmp	r2, r3
 8015e76:	d91f      	bls.n	8015eb8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8015e78:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8015e7a:	687b      	ldr	r3, [r7, #4]
 8015e7c:	4413      	add	r3, r2
 8015e7e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8015e80:	69bb      	ldr	r3, [r7, #24]
 8015e82:	f003 0307 	and.w	r3, r3, #7
 8015e86:	2b00      	cmp	r3, #0
 8015e88:	d00a      	beq.n	8015ea0 <pvPortMalloc+0xf8>
	__asm volatile
 8015e8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015e8e:	f383 8811 	msr	BASEPRI, r3
 8015e92:	f3bf 8f6f 	isb	sy
 8015e96:	f3bf 8f4f 	dsb	sy
 8015e9a:	613b      	str	r3, [r7, #16]
}
 8015e9c:	bf00      	nop
 8015e9e:	e7fe      	b.n	8015e9e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8015ea0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015ea2:	685a      	ldr	r2, [r3, #4]
 8015ea4:	687b      	ldr	r3, [r7, #4]
 8015ea6:	1ad2      	subs	r2, r2, r3
 8015ea8:	69bb      	ldr	r3, [r7, #24]
 8015eaa:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8015eac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015eae:	687a      	ldr	r2, [r7, #4]
 8015eb0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8015eb2:	69b8      	ldr	r0, [r7, #24]
 8015eb4:	f000 f908 	bl	80160c8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8015eb8:	4b1d      	ldr	r3, [pc, #116]	; (8015f30 <pvPortMalloc+0x188>)
 8015eba:	681a      	ldr	r2, [r3, #0]
 8015ebc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015ebe:	685b      	ldr	r3, [r3, #4]
 8015ec0:	1ad3      	subs	r3, r2, r3
 8015ec2:	4a1b      	ldr	r2, [pc, #108]	; (8015f30 <pvPortMalloc+0x188>)
 8015ec4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8015ec6:	4b1a      	ldr	r3, [pc, #104]	; (8015f30 <pvPortMalloc+0x188>)
 8015ec8:	681a      	ldr	r2, [r3, #0]
 8015eca:	4b1b      	ldr	r3, [pc, #108]	; (8015f38 <pvPortMalloc+0x190>)
 8015ecc:	681b      	ldr	r3, [r3, #0]
 8015ece:	429a      	cmp	r2, r3
 8015ed0:	d203      	bcs.n	8015eda <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8015ed2:	4b17      	ldr	r3, [pc, #92]	; (8015f30 <pvPortMalloc+0x188>)
 8015ed4:	681b      	ldr	r3, [r3, #0]
 8015ed6:	4a18      	ldr	r2, [pc, #96]	; (8015f38 <pvPortMalloc+0x190>)
 8015ed8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8015eda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015edc:	685a      	ldr	r2, [r3, #4]
 8015ede:	4b13      	ldr	r3, [pc, #76]	; (8015f2c <pvPortMalloc+0x184>)
 8015ee0:	681b      	ldr	r3, [r3, #0]
 8015ee2:	431a      	orrs	r2, r3
 8015ee4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015ee6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8015ee8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015eea:	2200      	movs	r2, #0
 8015eec:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8015eee:	4b13      	ldr	r3, [pc, #76]	; (8015f3c <pvPortMalloc+0x194>)
 8015ef0:	681b      	ldr	r3, [r3, #0]
 8015ef2:	3301      	adds	r3, #1
 8015ef4:	4a11      	ldr	r2, [pc, #68]	; (8015f3c <pvPortMalloc+0x194>)
 8015ef6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8015ef8:	f7fe fc2e 	bl	8014758 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8015efc:	69fb      	ldr	r3, [r7, #28]
 8015efe:	f003 0307 	and.w	r3, r3, #7
 8015f02:	2b00      	cmp	r3, #0
 8015f04:	d00a      	beq.n	8015f1c <pvPortMalloc+0x174>
	__asm volatile
 8015f06:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015f0a:	f383 8811 	msr	BASEPRI, r3
 8015f0e:	f3bf 8f6f 	isb	sy
 8015f12:	f3bf 8f4f 	dsb	sy
 8015f16:	60fb      	str	r3, [r7, #12]
}
 8015f18:	bf00      	nop
 8015f1a:	e7fe      	b.n	8015f1a <pvPortMalloc+0x172>
	return pvReturn;
 8015f1c:	69fb      	ldr	r3, [r7, #28]
}
 8015f1e:	4618      	mov	r0, r3
 8015f20:	3728      	adds	r7, #40	; 0x28
 8015f22:	46bd      	mov	sp, r7
 8015f24:	bd80      	pop	{r7, pc}
 8015f26:	bf00      	nop
 8015f28:	24005a04 	.word	0x24005a04
 8015f2c:	24005a18 	.word	0x24005a18
 8015f30:	24005a08 	.word	0x24005a08
 8015f34:	240059fc 	.word	0x240059fc
 8015f38:	24005a0c 	.word	0x24005a0c
 8015f3c:	24005a10 	.word	0x24005a10

08015f40 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8015f40:	b580      	push	{r7, lr}
 8015f42:	b086      	sub	sp, #24
 8015f44:	af00      	add	r7, sp, #0
 8015f46:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8015f48:	687b      	ldr	r3, [r7, #4]
 8015f4a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8015f4c:	687b      	ldr	r3, [r7, #4]
 8015f4e:	2b00      	cmp	r3, #0
 8015f50:	d04d      	beq.n	8015fee <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8015f52:	2308      	movs	r3, #8
 8015f54:	425b      	negs	r3, r3
 8015f56:	697a      	ldr	r2, [r7, #20]
 8015f58:	4413      	add	r3, r2
 8015f5a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8015f5c:	697b      	ldr	r3, [r7, #20]
 8015f5e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8015f60:	693b      	ldr	r3, [r7, #16]
 8015f62:	685a      	ldr	r2, [r3, #4]
 8015f64:	4b24      	ldr	r3, [pc, #144]	; (8015ff8 <vPortFree+0xb8>)
 8015f66:	681b      	ldr	r3, [r3, #0]
 8015f68:	4013      	ands	r3, r2
 8015f6a:	2b00      	cmp	r3, #0
 8015f6c:	d10a      	bne.n	8015f84 <vPortFree+0x44>
	__asm volatile
 8015f6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015f72:	f383 8811 	msr	BASEPRI, r3
 8015f76:	f3bf 8f6f 	isb	sy
 8015f7a:	f3bf 8f4f 	dsb	sy
 8015f7e:	60fb      	str	r3, [r7, #12]
}
 8015f80:	bf00      	nop
 8015f82:	e7fe      	b.n	8015f82 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8015f84:	693b      	ldr	r3, [r7, #16]
 8015f86:	681b      	ldr	r3, [r3, #0]
 8015f88:	2b00      	cmp	r3, #0
 8015f8a:	d00a      	beq.n	8015fa2 <vPortFree+0x62>
	__asm volatile
 8015f8c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015f90:	f383 8811 	msr	BASEPRI, r3
 8015f94:	f3bf 8f6f 	isb	sy
 8015f98:	f3bf 8f4f 	dsb	sy
 8015f9c:	60bb      	str	r3, [r7, #8]
}
 8015f9e:	bf00      	nop
 8015fa0:	e7fe      	b.n	8015fa0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8015fa2:	693b      	ldr	r3, [r7, #16]
 8015fa4:	685a      	ldr	r2, [r3, #4]
 8015fa6:	4b14      	ldr	r3, [pc, #80]	; (8015ff8 <vPortFree+0xb8>)
 8015fa8:	681b      	ldr	r3, [r3, #0]
 8015faa:	4013      	ands	r3, r2
 8015fac:	2b00      	cmp	r3, #0
 8015fae:	d01e      	beq.n	8015fee <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8015fb0:	693b      	ldr	r3, [r7, #16]
 8015fb2:	681b      	ldr	r3, [r3, #0]
 8015fb4:	2b00      	cmp	r3, #0
 8015fb6:	d11a      	bne.n	8015fee <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8015fb8:	693b      	ldr	r3, [r7, #16]
 8015fba:	685a      	ldr	r2, [r3, #4]
 8015fbc:	4b0e      	ldr	r3, [pc, #56]	; (8015ff8 <vPortFree+0xb8>)
 8015fbe:	681b      	ldr	r3, [r3, #0]
 8015fc0:	43db      	mvns	r3, r3
 8015fc2:	401a      	ands	r2, r3
 8015fc4:	693b      	ldr	r3, [r7, #16]
 8015fc6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8015fc8:	f7fe fbb8 	bl	801473c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8015fcc:	693b      	ldr	r3, [r7, #16]
 8015fce:	685a      	ldr	r2, [r3, #4]
 8015fd0:	4b0a      	ldr	r3, [pc, #40]	; (8015ffc <vPortFree+0xbc>)
 8015fd2:	681b      	ldr	r3, [r3, #0]
 8015fd4:	4413      	add	r3, r2
 8015fd6:	4a09      	ldr	r2, [pc, #36]	; (8015ffc <vPortFree+0xbc>)
 8015fd8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8015fda:	6938      	ldr	r0, [r7, #16]
 8015fdc:	f000 f874 	bl	80160c8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8015fe0:	4b07      	ldr	r3, [pc, #28]	; (8016000 <vPortFree+0xc0>)
 8015fe2:	681b      	ldr	r3, [r3, #0]
 8015fe4:	3301      	adds	r3, #1
 8015fe6:	4a06      	ldr	r2, [pc, #24]	; (8016000 <vPortFree+0xc0>)
 8015fe8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8015fea:	f7fe fbb5 	bl	8014758 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8015fee:	bf00      	nop
 8015ff0:	3718      	adds	r7, #24
 8015ff2:	46bd      	mov	sp, r7
 8015ff4:	bd80      	pop	{r7, pc}
 8015ff6:	bf00      	nop
 8015ff8:	24005a18 	.word	0x24005a18
 8015ffc:	24005a08 	.word	0x24005a08
 8016000:	24005a14 	.word	0x24005a14

08016004 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8016004:	b480      	push	{r7}
 8016006:	b085      	sub	sp, #20
 8016008:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 801600a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 801600e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8016010:	4b27      	ldr	r3, [pc, #156]	; (80160b0 <prvHeapInit+0xac>)
 8016012:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8016014:	68fb      	ldr	r3, [r7, #12]
 8016016:	f003 0307 	and.w	r3, r3, #7
 801601a:	2b00      	cmp	r3, #0
 801601c:	d00c      	beq.n	8016038 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 801601e:	68fb      	ldr	r3, [r7, #12]
 8016020:	3307      	adds	r3, #7
 8016022:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8016024:	68fb      	ldr	r3, [r7, #12]
 8016026:	f023 0307 	bic.w	r3, r3, #7
 801602a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 801602c:	68ba      	ldr	r2, [r7, #8]
 801602e:	68fb      	ldr	r3, [r7, #12]
 8016030:	1ad3      	subs	r3, r2, r3
 8016032:	4a1f      	ldr	r2, [pc, #124]	; (80160b0 <prvHeapInit+0xac>)
 8016034:	4413      	add	r3, r2
 8016036:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8016038:	68fb      	ldr	r3, [r7, #12]
 801603a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 801603c:	4a1d      	ldr	r2, [pc, #116]	; (80160b4 <prvHeapInit+0xb0>)
 801603e:	687b      	ldr	r3, [r7, #4]
 8016040:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8016042:	4b1c      	ldr	r3, [pc, #112]	; (80160b4 <prvHeapInit+0xb0>)
 8016044:	2200      	movs	r2, #0
 8016046:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8016048:	687b      	ldr	r3, [r7, #4]
 801604a:	68ba      	ldr	r2, [r7, #8]
 801604c:	4413      	add	r3, r2
 801604e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8016050:	2208      	movs	r2, #8
 8016052:	68fb      	ldr	r3, [r7, #12]
 8016054:	1a9b      	subs	r3, r3, r2
 8016056:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8016058:	68fb      	ldr	r3, [r7, #12]
 801605a:	f023 0307 	bic.w	r3, r3, #7
 801605e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8016060:	68fb      	ldr	r3, [r7, #12]
 8016062:	4a15      	ldr	r2, [pc, #84]	; (80160b8 <prvHeapInit+0xb4>)
 8016064:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8016066:	4b14      	ldr	r3, [pc, #80]	; (80160b8 <prvHeapInit+0xb4>)
 8016068:	681b      	ldr	r3, [r3, #0]
 801606a:	2200      	movs	r2, #0
 801606c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 801606e:	4b12      	ldr	r3, [pc, #72]	; (80160b8 <prvHeapInit+0xb4>)
 8016070:	681b      	ldr	r3, [r3, #0]
 8016072:	2200      	movs	r2, #0
 8016074:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8016076:	687b      	ldr	r3, [r7, #4]
 8016078:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 801607a:	683b      	ldr	r3, [r7, #0]
 801607c:	68fa      	ldr	r2, [r7, #12]
 801607e:	1ad2      	subs	r2, r2, r3
 8016080:	683b      	ldr	r3, [r7, #0]
 8016082:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8016084:	4b0c      	ldr	r3, [pc, #48]	; (80160b8 <prvHeapInit+0xb4>)
 8016086:	681a      	ldr	r2, [r3, #0]
 8016088:	683b      	ldr	r3, [r7, #0]
 801608a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 801608c:	683b      	ldr	r3, [r7, #0]
 801608e:	685b      	ldr	r3, [r3, #4]
 8016090:	4a0a      	ldr	r2, [pc, #40]	; (80160bc <prvHeapInit+0xb8>)
 8016092:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8016094:	683b      	ldr	r3, [r7, #0]
 8016096:	685b      	ldr	r3, [r3, #4]
 8016098:	4a09      	ldr	r2, [pc, #36]	; (80160c0 <prvHeapInit+0xbc>)
 801609a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 801609c:	4b09      	ldr	r3, [pc, #36]	; (80160c4 <prvHeapInit+0xc0>)
 801609e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80160a2:	601a      	str	r2, [r3, #0]
}
 80160a4:	bf00      	nop
 80160a6:	3714      	adds	r7, #20
 80160a8:	46bd      	mov	sp, r7
 80160aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80160ae:	4770      	bx	lr
 80160b0:	24001dfc 	.word	0x24001dfc
 80160b4:	240059fc 	.word	0x240059fc
 80160b8:	24005a04 	.word	0x24005a04
 80160bc:	24005a0c 	.word	0x24005a0c
 80160c0:	24005a08 	.word	0x24005a08
 80160c4:	24005a18 	.word	0x24005a18

080160c8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80160c8:	b480      	push	{r7}
 80160ca:	b085      	sub	sp, #20
 80160cc:	af00      	add	r7, sp, #0
 80160ce:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80160d0:	4b28      	ldr	r3, [pc, #160]	; (8016174 <prvInsertBlockIntoFreeList+0xac>)
 80160d2:	60fb      	str	r3, [r7, #12]
 80160d4:	e002      	b.n	80160dc <prvInsertBlockIntoFreeList+0x14>
 80160d6:	68fb      	ldr	r3, [r7, #12]
 80160d8:	681b      	ldr	r3, [r3, #0]
 80160da:	60fb      	str	r3, [r7, #12]
 80160dc:	68fb      	ldr	r3, [r7, #12]
 80160de:	681b      	ldr	r3, [r3, #0]
 80160e0:	687a      	ldr	r2, [r7, #4]
 80160e2:	429a      	cmp	r2, r3
 80160e4:	d8f7      	bhi.n	80160d6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80160e6:	68fb      	ldr	r3, [r7, #12]
 80160e8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80160ea:	68fb      	ldr	r3, [r7, #12]
 80160ec:	685b      	ldr	r3, [r3, #4]
 80160ee:	68ba      	ldr	r2, [r7, #8]
 80160f0:	4413      	add	r3, r2
 80160f2:	687a      	ldr	r2, [r7, #4]
 80160f4:	429a      	cmp	r2, r3
 80160f6:	d108      	bne.n	801610a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80160f8:	68fb      	ldr	r3, [r7, #12]
 80160fa:	685a      	ldr	r2, [r3, #4]
 80160fc:	687b      	ldr	r3, [r7, #4]
 80160fe:	685b      	ldr	r3, [r3, #4]
 8016100:	441a      	add	r2, r3
 8016102:	68fb      	ldr	r3, [r7, #12]
 8016104:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8016106:	68fb      	ldr	r3, [r7, #12]
 8016108:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 801610a:	687b      	ldr	r3, [r7, #4]
 801610c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 801610e:	687b      	ldr	r3, [r7, #4]
 8016110:	685b      	ldr	r3, [r3, #4]
 8016112:	68ba      	ldr	r2, [r7, #8]
 8016114:	441a      	add	r2, r3
 8016116:	68fb      	ldr	r3, [r7, #12]
 8016118:	681b      	ldr	r3, [r3, #0]
 801611a:	429a      	cmp	r2, r3
 801611c:	d118      	bne.n	8016150 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 801611e:	68fb      	ldr	r3, [r7, #12]
 8016120:	681a      	ldr	r2, [r3, #0]
 8016122:	4b15      	ldr	r3, [pc, #84]	; (8016178 <prvInsertBlockIntoFreeList+0xb0>)
 8016124:	681b      	ldr	r3, [r3, #0]
 8016126:	429a      	cmp	r2, r3
 8016128:	d00d      	beq.n	8016146 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 801612a:	687b      	ldr	r3, [r7, #4]
 801612c:	685a      	ldr	r2, [r3, #4]
 801612e:	68fb      	ldr	r3, [r7, #12]
 8016130:	681b      	ldr	r3, [r3, #0]
 8016132:	685b      	ldr	r3, [r3, #4]
 8016134:	441a      	add	r2, r3
 8016136:	687b      	ldr	r3, [r7, #4]
 8016138:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 801613a:	68fb      	ldr	r3, [r7, #12]
 801613c:	681b      	ldr	r3, [r3, #0]
 801613e:	681a      	ldr	r2, [r3, #0]
 8016140:	687b      	ldr	r3, [r7, #4]
 8016142:	601a      	str	r2, [r3, #0]
 8016144:	e008      	b.n	8016158 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8016146:	4b0c      	ldr	r3, [pc, #48]	; (8016178 <prvInsertBlockIntoFreeList+0xb0>)
 8016148:	681a      	ldr	r2, [r3, #0]
 801614a:	687b      	ldr	r3, [r7, #4]
 801614c:	601a      	str	r2, [r3, #0]
 801614e:	e003      	b.n	8016158 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8016150:	68fb      	ldr	r3, [r7, #12]
 8016152:	681a      	ldr	r2, [r3, #0]
 8016154:	687b      	ldr	r3, [r7, #4]
 8016156:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8016158:	68fa      	ldr	r2, [r7, #12]
 801615a:	687b      	ldr	r3, [r7, #4]
 801615c:	429a      	cmp	r2, r3
 801615e:	d002      	beq.n	8016166 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8016160:	68fb      	ldr	r3, [r7, #12]
 8016162:	687a      	ldr	r2, [r7, #4]
 8016164:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8016166:	bf00      	nop
 8016168:	3714      	adds	r7, #20
 801616a:	46bd      	mov	sp, r7
 801616c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016170:	4770      	bx	lr
 8016172:	bf00      	nop
 8016174:	240059fc 	.word	0x240059fc
 8016178:	24005a04 	.word	0x24005a04

0801617c <__errno>:
 801617c:	4b01      	ldr	r3, [pc, #4]	; (8016184 <__errno+0x8>)
 801617e:	6818      	ldr	r0, [r3, #0]
 8016180:	4770      	bx	lr
 8016182:	bf00      	nop
 8016184:	240000a4 	.word	0x240000a4

08016188 <__libc_init_array>:
 8016188:	b570      	push	{r4, r5, r6, lr}
 801618a:	4d0d      	ldr	r5, [pc, #52]	; (80161c0 <__libc_init_array+0x38>)
 801618c:	4c0d      	ldr	r4, [pc, #52]	; (80161c4 <__libc_init_array+0x3c>)
 801618e:	1b64      	subs	r4, r4, r5
 8016190:	10a4      	asrs	r4, r4, #2
 8016192:	2600      	movs	r6, #0
 8016194:	42a6      	cmp	r6, r4
 8016196:	d109      	bne.n	80161ac <__libc_init_array+0x24>
 8016198:	4d0b      	ldr	r5, [pc, #44]	; (80161c8 <__libc_init_array+0x40>)
 801619a:	4c0c      	ldr	r4, [pc, #48]	; (80161cc <__libc_init_array+0x44>)
 801619c:	f000 fd3c 	bl	8016c18 <_init>
 80161a0:	1b64      	subs	r4, r4, r5
 80161a2:	10a4      	asrs	r4, r4, #2
 80161a4:	2600      	movs	r6, #0
 80161a6:	42a6      	cmp	r6, r4
 80161a8:	d105      	bne.n	80161b6 <__libc_init_array+0x2e>
 80161aa:	bd70      	pop	{r4, r5, r6, pc}
 80161ac:	f855 3b04 	ldr.w	r3, [r5], #4
 80161b0:	4798      	blx	r3
 80161b2:	3601      	adds	r6, #1
 80161b4:	e7ee      	b.n	8016194 <__libc_init_array+0xc>
 80161b6:	f855 3b04 	ldr.w	r3, [r5], #4
 80161ba:	4798      	blx	r3
 80161bc:	3601      	adds	r6, #1
 80161be:	e7f2      	b.n	80161a6 <__libc_init_array+0x1e>
 80161c0:	0801704c 	.word	0x0801704c
 80161c4:	0801704c 	.word	0x0801704c
 80161c8:	0801704c 	.word	0x0801704c
 80161cc:	08017050 	.word	0x08017050

080161d0 <malloc>:
 80161d0:	4b02      	ldr	r3, [pc, #8]	; (80161dc <malloc+0xc>)
 80161d2:	4601      	mov	r1, r0
 80161d4:	6818      	ldr	r0, [r3, #0]
 80161d6:	f000 b88d 	b.w	80162f4 <_malloc_r>
 80161da:	bf00      	nop
 80161dc:	240000a4 	.word	0x240000a4

080161e0 <free>:
 80161e0:	4b02      	ldr	r3, [pc, #8]	; (80161ec <free+0xc>)
 80161e2:	4601      	mov	r1, r0
 80161e4:	6818      	ldr	r0, [r3, #0]
 80161e6:	f000 b819 	b.w	801621c <_free_r>
 80161ea:	bf00      	nop
 80161ec:	240000a4 	.word	0x240000a4

080161f0 <memcpy>:
 80161f0:	440a      	add	r2, r1
 80161f2:	4291      	cmp	r1, r2
 80161f4:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80161f8:	d100      	bne.n	80161fc <memcpy+0xc>
 80161fa:	4770      	bx	lr
 80161fc:	b510      	push	{r4, lr}
 80161fe:	f811 4b01 	ldrb.w	r4, [r1], #1
 8016202:	f803 4f01 	strb.w	r4, [r3, #1]!
 8016206:	4291      	cmp	r1, r2
 8016208:	d1f9      	bne.n	80161fe <memcpy+0xe>
 801620a:	bd10      	pop	{r4, pc}

0801620c <memset>:
 801620c:	4402      	add	r2, r0
 801620e:	4603      	mov	r3, r0
 8016210:	4293      	cmp	r3, r2
 8016212:	d100      	bne.n	8016216 <memset+0xa>
 8016214:	4770      	bx	lr
 8016216:	f803 1b01 	strb.w	r1, [r3], #1
 801621a:	e7f9      	b.n	8016210 <memset+0x4>

0801621c <_free_r>:
 801621c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801621e:	2900      	cmp	r1, #0
 8016220:	d044      	beq.n	80162ac <_free_r+0x90>
 8016222:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8016226:	9001      	str	r0, [sp, #4]
 8016228:	2b00      	cmp	r3, #0
 801622a:	f1a1 0404 	sub.w	r4, r1, #4
 801622e:	bfb8      	it	lt
 8016230:	18e4      	addlt	r4, r4, r3
 8016232:	f000 fc39 	bl	8016aa8 <__malloc_lock>
 8016236:	4a1e      	ldr	r2, [pc, #120]	; (80162b0 <_free_r+0x94>)
 8016238:	9801      	ldr	r0, [sp, #4]
 801623a:	6813      	ldr	r3, [r2, #0]
 801623c:	b933      	cbnz	r3, 801624c <_free_r+0x30>
 801623e:	6063      	str	r3, [r4, #4]
 8016240:	6014      	str	r4, [r2, #0]
 8016242:	b003      	add	sp, #12
 8016244:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8016248:	f000 bc34 	b.w	8016ab4 <__malloc_unlock>
 801624c:	42a3      	cmp	r3, r4
 801624e:	d908      	bls.n	8016262 <_free_r+0x46>
 8016250:	6825      	ldr	r5, [r4, #0]
 8016252:	1961      	adds	r1, r4, r5
 8016254:	428b      	cmp	r3, r1
 8016256:	bf01      	itttt	eq
 8016258:	6819      	ldreq	r1, [r3, #0]
 801625a:	685b      	ldreq	r3, [r3, #4]
 801625c:	1949      	addeq	r1, r1, r5
 801625e:	6021      	streq	r1, [r4, #0]
 8016260:	e7ed      	b.n	801623e <_free_r+0x22>
 8016262:	461a      	mov	r2, r3
 8016264:	685b      	ldr	r3, [r3, #4]
 8016266:	b10b      	cbz	r3, 801626c <_free_r+0x50>
 8016268:	42a3      	cmp	r3, r4
 801626a:	d9fa      	bls.n	8016262 <_free_r+0x46>
 801626c:	6811      	ldr	r1, [r2, #0]
 801626e:	1855      	adds	r5, r2, r1
 8016270:	42a5      	cmp	r5, r4
 8016272:	d10b      	bne.n	801628c <_free_r+0x70>
 8016274:	6824      	ldr	r4, [r4, #0]
 8016276:	4421      	add	r1, r4
 8016278:	1854      	adds	r4, r2, r1
 801627a:	42a3      	cmp	r3, r4
 801627c:	6011      	str	r1, [r2, #0]
 801627e:	d1e0      	bne.n	8016242 <_free_r+0x26>
 8016280:	681c      	ldr	r4, [r3, #0]
 8016282:	685b      	ldr	r3, [r3, #4]
 8016284:	6053      	str	r3, [r2, #4]
 8016286:	4421      	add	r1, r4
 8016288:	6011      	str	r1, [r2, #0]
 801628a:	e7da      	b.n	8016242 <_free_r+0x26>
 801628c:	d902      	bls.n	8016294 <_free_r+0x78>
 801628e:	230c      	movs	r3, #12
 8016290:	6003      	str	r3, [r0, #0]
 8016292:	e7d6      	b.n	8016242 <_free_r+0x26>
 8016294:	6825      	ldr	r5, [r4, #0]
 8016296:	1961      	adds	r1, r4, r5
 8016298:	428b      	cmp	r3, r1
 801629a:	bf04      	itt	eq
 801629c:	6819      	ldreq	r1, [r3, #0]
 801629e:	685b      	ldreq	r3, [r3, #4]
 80162a0:	6063      	str	r3, [r4, #4]
 80162a2:	bf04      	itt	eq
 80162a4:	1949      	addeq	r1, r1, r5
 80162a6:	6021      	streq	r1, [r4, #0]
 80162a8:	6054      	str	r4, [r2, #4]
 80162aa:	e7ca      	b.n	8016242 <_free_r+0x26>
 80162ac:	b003      	add	sp, #12
 80162ae:	bd30      	pop	{r4, r5, pc}
 80162b0:	24005a1c 	.word	0x24005a1c

080162b4 <sbrk_aligned>:
 80162b4:	b570      	push	{r4, r5, r6, lr}
 80162b6:	4e0e      	ldr	r6, [pc, #56]	; (80162f0 <sbrk_aligned+0x3c>)
 80162b8:	460c      	mov	r4, r1
 80162ba:	6831      	ldr	r1, [r6, #0]
 80162bc:	4605      	mov	r5, r0
 80162be:	b911      	cbnz	r1, 80162c6 <sbrk_aligned+0x12>
 80162c0:	f000 f902 	bl	80164c8 <_sbrk_r>
 80162c4:	6030      	str	r0, [r6, #0]
 80162c6:	4621      	mov	r1, r4
 80162c8:	4628      	mov	r0, r5
 80162ca:	f000 f8fd 	bl	80164c8 <_sbrk_r>
 80162ce:	1c43      	adds	r3, r0, #1
 80162d0:	d00a      	beq.n	80162e8 <sbrk_aligned+0x34>
 80162d2:	1cc4      	adds	r4, r0, #3
 80162d4:	f024 0403 	bic.w	r4, r4, #3
 80162d8:	42a0      	cmp	r0, r4
 80162da:	d007      	beq.n	80162ec <sbrk_aligned+0x38>
 80162dc:	1a21      	subs	r1, r4, r0
 80162de:	4628      	mov	r0, r5
 80162e0:	f000 f8f2 	bl	80164c8 <_sbrk_r>
 80162e4:	3001      	adds	r0, #1
 80162e6:	d101      	bne.n	80162ec <sbrk_aligned+0x38>
 80162e8:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 80162ec:	4620      	mov	r0, r4
 80162ee:	bd70      	pop	{r4, r5, r6, pc}
 80162f0:	24005a20 	.word	0x24005a20

080162f4 <_malloc_r>:
 80162f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80162f8:	1ccd      	adds	r5, r1, #3
 80162fa:	f025 0503 	bic.w	r5, r5, #3
 80162fe:	3508      	adds	r5, #8
 8016300:	2d0c      	cmp	r5, #12
 8016302:	bf38      	it	cc
 8016304:	250c      	movcc	r5, #12
 8016306:	2d00      	cmp	r5, #0
 8016308:	4607      	mov	r7, r0
 801630a:	db01      	blt.n	8016310 <_malloc_r+0x1c>
 801630c:	42a9      	cmp	r1, r5
 801630e:	d905      	bls.n	801631c <_malloc_r+0x28>
 8016310:	230c      	movs	r3, #12
 8016312:	603b      	str	r3, [r7, #0]
 8016314:	2600      	movs	r6, #0
 8016316:	4630      	mov	r0, r6
 8016318:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801631c:	4e2e      	ldr	r6, [pc, #184]	; (80163d8 <_malloc_r+0xe4>)
 801631e:	f000 fbc3 	bl	8016aa8 <__malloc_lock>
 8016322:	6833      	ldr	r3, [r6, #0]
 8016324:	461c      	mov	r4, r3
 8016326:	bb34      	cbnz	r4, 8016376 <_malloc_r+0x82>
 8016328:	4629      	mov	r1, r5
 801632a:	4638      	mov	r0, r7
 801632c:	f7ff ffc2 	bl	80162b4 <sbrk_aligned>
 8016330:	1c43      	adds	r3, r0, #1
 8016332:	4604      	mov	r4, r0
 8016334:	d14d      	bne.n	80163d2 <_malloc_r+0xde>
 8016336:	6834      	ldr	r4, [r6, #0]
 8016338:	4626      	mov	r6, r4
 801633a:	2e00      	cmp	r6, #0
 801633c:	d140      	bne.n	80163c0 <_malloc_r+0xcc>
 801633e:	6823      	ldr	r3, [r4, #0]
 8016340:	4631      	mov	r1, r6
 8016342:	4638      	mov	r0, r7
 8016344:	eb04 0803 	add.w	r8, r4, r3
 8016348:	f000 f8be 	bl	80164c8 <_sbrk_r>
 801634c:	4580      	cmp	r8, r0
 801634e:	d13a      	bne.n	80163c6 <_malloc_r+0xd2>
 8016350:	6821      	ldr	r1, [r4, #0]
 8016352:	3503      	adds	r5, #3
 8016354:	1a6d      	subs	r5, r5, r1
 8016356:	f025 0503 	bic.w	r5, r5, #3
 801635a:	3508      	adds	r5, #8
 801635c:	2d0c      	cmp	r5, #12
 801635e:	bf38      	it	cc
 8016360:	250c      	movcc	r5, #12
 8016362:	4629      	mov	r1, r5
 8016364:	4638      	mov	r0, r7
 8016366:	f7ff ffa5 	bl	80162b4 <sbrk_aligned>
 801636a:	3001      	adds	r0, #1
 801636c:	d02b      	beq.n	80163c6 <_malloc_r+0xd2>
 801636e:	6823      	ldr	r3, [r4, #0]
 8016370:	442b      	add	r3, r5
 8016372:	6023      	str	r3, [r4, #0]
 8016374:	e00e      	b.n	8016394 <_malloc_r+0xa0>
 8016376:	6822      	ldr	r2, [r4, #0]
 8016378:	1b52      	subs	r2, r2, r5
 801637a:	d41e      	bmi.n	80163ba <_malloc_r+0xc6>
 801637c:	2a0b      	cmp	r2, #11
 801637e:	d916      	bls.n	80163ae <_malloc_r+0xba>
 8016380:	1961      	adds	r1, r4, r5
 8016382:	42a3      	cmp	r3, r4
 8016384:	6025      	str	r5, [r4, #0]
 8016386:	bf18      	it	ne
 8016388:	6059      	strne	r1, [r3, #4]
 801638a:	6863      	ldr	r3, [r4, #4]
 801638c:	bf08      	it	eq
 801638e:	6031      	streq	r1, [r6, #0]
 8016390:	5162      	str	r2, [r4, r5]
 8016392:	604b      	str	r3, [r1, #4]
 8016394:	4638      	mov	r0, r7
 8016396:	f104 060b 	add.w	r6, r4, #11
 801639a:	f000 fb8b 	bl	8016ab4 <__malloc_unlock>
 801639e:	f026 0607 	bic.w	r6, r6, #7
 80163a2:	1d23      	adds	r3, r4, #4
 80163a4:	1af2      	subs	r2, r6, r3
 80163a6:	d0b6      	beq.n	8016316 <_malloc_r+0x22>
 80163a8:	1b9b      	subs	r3, r3, r6
 80163aa:	50a3      	str	r3, [r4, r2]
 80163ac:	e7b3      	b.n	8016316 <_malloc_r+0x22>
 80163ae:	6862      	ldr	r2, [r4, #4]
 80163b0:	42a3      	cmp	r3, r4
 80163b2:	bf0c      	ite	eq
 80163b4:	6032      	streq	r2, [r6, #0]
 80163b6:	605a      	strne	r2, [r3, #4]
 80163b8:	e7ec      	b.n	8016394 <_malloc_r+0xa0>
 80163ba:	4623      	mov	r3, r4
 80163bc:	6864      	ldr	r4, [r4, #4]
 80163be:	e7b2      	b.n	8016326 <_malloc_r+0x32>
 80163c0:	4634      	mov	r4, r6
 80163c2:	6876      	ldr	r6, [r6, #4]
 80163c4:	e7b9      	b.n	801633a <_malloc_r+0x46>
 80163c6:	230c      	movs	r3, #12
 80163c8:	603b      	str	r3, [r7, #0]
 80163ca:	4638      	mov	r0, r7
 80163cc:	f000 fb72 	bl	8016ab4 <__malloc_unlock>
 80163d0:	e7a1      	b.n	8016316 <_malloc_r+0x22>
 80163d2:	6025      	str	r5, [r4, #0]
 80163d4:	e7de      	b.n	8016394 <_malloc_r+0xa0>
 80163d6:	bf00      	nop
 80163d8:	24005a1c 	.word	0x24005a1c

080163dc <_puts_r>:
 80163dc:	b570      	push	{r4, r5, r6, lr}
 80163de:	460e      	mov	r6, r1
 80163e0:	4605      	mov	r5, r0
 80163e2:	b118      	cbz	r0, 80163ec <_puts_r+0x10>
 80163e4:	6983      	ldr	r3, [r0, #24]
 80163e6:	b90b      	cbnz	r3, 80163ec <_puts_r+0x10>
 80163e8:	f000 fa58 	bl	801689c <__sinit>
 80163ec:	69ab      	ldr	r3, [r5, #24]
 80163ee:	68ac      	ldr	r4, [r5, #8]
 80163f0:	b913      	cbnz	r3, 80163f8 <_puts_r+0x1c>
 80163f2:	4628      	mov	r0, r5
 80163f4:	f000 fa52 	bl	801689c <__sinit>
 80163f8:	4b2c      	ldr	r3, [pc, #176]	; (80164ac <_puts_r+0xd0>)
 80163fa:	429c      	cmp	r4, r3
 80163fc:	d120      	bne.n	8016440 <_puts_r+0x64>
 80163fe:	686c      	ldr	r4, [r5, #4]
 8016400:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8016402:	07db      	lsls	r3, r3, #31
 8016404:	d405      	bmi.n	8016412 <_puts_r+0x36>
 8016406:	89a3      	ldrh	r3, [r4, #12]
 8016408:	0598      	lsls	r0, r3, #22
 801640a:	d402      	bmi.n	8016412 <_puts_r+0x36>
 801640c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801640e:	f000 fae3 	bl	80169d8 <__retarget_lock_acquire_recursive>
 8016412:	89a3      	ldrh	r3, [r4, #12]
 8016414:	0719      	lsls	r1, r3, #28
 8016416:	d51d      	bpl.n	8016454 <_puts_r+0x78>
 8016418:	6923      	ldr	r3, [r4, #16]
 801641a:	b1db      	cbz	r3, 8016454 <_puts_r+0x78>
 801641c:	3e01      	subs	r6, #1
 801641e:	68a3      	ldr	r3, [r4, #8]
 8016420:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8016424:	3b01      	subs	r3, #1
 8016426:	60a3      	str	r3, [r4, #8]
 8016428:	bb39      	cbnz	r1, 801647a <_puts_r+0x9e>
 801642a:	2b00      	cmp	r3, #0
 801642c:	da38      	bge.n	80164a0 <_puts_r+0xc4>
 801642e:	4622      	mov	r2, r4
 8016430:	210a      	movs	r1, #10
 8016432:	4628      	mov	r0, r5
 8016434:	f000 f858 	bl	80164e8 <__swbuf_r>
 8016438:	3001      	adds	r0, #1
 801643a:	d011      	beq.n	8016460 <_puts_r+0x84>
 801643c:	250a      	movs	r5, #10
 801643e:	e011      	b.n	8016464 <_puts_r+0x88>
 8016440:	4b1b      	ldr	r3, [pc, #108]	; (80164b0 <_puts_r+0xd4>)
 8016442:	429c      	cmp	r4, r3
 8016444:	d101      	bne.n	801644a <_puts_r+0x6e>
 8016446:	68ac      	ldr	r4, [r5, #8]
 8016448:	e7da      	b.n	8016400 <_puts_r+0x24>
 801644a:	4b1a      	ldr	r3, [pc, #104]	; (80164b4 <_puts_r+0xd8>)
 801644c:	429c      	cmp	r4, r3
 801644e:	bf08      	it	eq
 8016450:	68ec      	ldreq	r4, [r5, #12]
 8016452:	e7d5      	b.n	8016400 <_puts_r+0x24>
 8016454:	4621      	mov	r1, r4
 8016456:	4628      	mov	r0, r5
 8016458:	f000 f898 	bl	801658c <__swsetup_r>
 801645c:	2800      	cmp	r0, #0
 801645e:	d0dd      	beq.n	801641c <_puts_r+0x40>
 8016460:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8016464:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8016466:	07da      	lsls	r2, r3, #31
 8016468:	d405      	bmi.n	8016476 <_puts_r+0x9a>
 801646a:	89a3      	ldrh	r3, [r4, #12]
 801646c:	059b      	lsls	r3, r3, #22
 801646e:	d402      	bmi.n	8016476 <_puts_r+0x9a>
 8016470:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8016472:	f000 fab2 	bl	80169da <__retarget_lock_release_recursive>
 8016476:	4628      	mov	r0, r5
 8016478:	bd70      	pop	{r4, r5, r6, pc}
 801647a:	2b00      	cmp	r3, #0
 801647c:	da04      	bge.n	8016488 <_puts_r+0xac>
 801647e:	69a2      	ldr	r2, [r4, #24]
 8016480:	429a      	cmp	r2, r3
 8016482:	dc06      	bgt.n	8016492 <_puts_r+0xb6>
 8016484:	290a      	cmp	r1, #10
 8016486:	d004      	beq.n	8016492 <_puts_r+0xb6>
 8016488:	6823      	ldr	r3, [r4, #0]
 801648a:	1c5a      	adds	r2, r3, #1
 801648c:	6022      	str	r2, [r4, #0]
 801648e:	7019      	strb	r1, [r3, #0]
 8016490:	e7c5      	b.n	801641e <_puts_r+0x42>
 8016492:	4622      	mov	r2, r4
 8016494:	4628      	mov	r0, r5
 8016496:	f000 f827 	bl	80164e8 <__swbuf_r>
 801649a:	3001      	adds	r0, #1
 801649c:	d1bf      	bne.n	801641e <_puts_r+0x42>
 801649e:	e7df      	b.n	8016460 <_puts_r+0x84>
 80164a0:	6823      	ldr	r3, [r4, #0]
 80164a2:	250a      	movs	r5, #10
 80164a4:	1c5a      	adds	r2, r3, #1
 80164a6:	6022      	str	r2, [r4, #0]
 80164a8:	701d      	strb	r5, [r3, #0]
 80164aa:	e7db      	b.n	8016464 <_puts_r+0x88>
 80164ac:	08017004 	.word	0x08017004
 80164b0:	08017024 	.word	0x08017024
 80164b4:	08016fe4 	.word	0x08016fe4

080164b8 <puts>:
 80164b8:	4b02      	ldr	r3, [pc, #8]	; (80164c4 <puts+0xc>)
 80164ba:	4601      	mov	r1, r0
 80164bc:	6818      	ldr	r0, [r3, #0]
 80164be:	f7ff bf8d 	b.w	80163dc <_puts_r>
 80164c2:	bf00      	nop
 80164c4:	240000a4 	.word	0x240000a4

080164c8 <_sbrk_r>:
 80164c8:	b538      	push	{r3, r4, r5, lr}
 80164ca:	4d06      	ldr	r5, [pc, #24]	; (80164e4 <_sbrk_r+0x1c>)
 80164cc:	2300      	movs	r3, #0
 80164ce:	4604      	mov	r4, r0
 80164d0:	4608      	mov	r0, r1
 80164d2:	602b      	str	r3, [r5, #0]
 80164d4:	f7ed f94e 	bl	8003774 <_sbrk>
 80164d8:	1c43      	adds	r3, r0, #1
 80164da:	d102      	bne.n	80164e2 <_sbrk_r+0x1a>
 80164dc:	682b      	ldr	r3, [r5, #0]
 80164de:	b103      	cbz	r3, 80164e2 <_sbrk_r+0x1a>
 80164e0:	6023      	str	r3, [r4, #0]
 80164e2:	bd38      	pop	{r3, r4, r5, pc}
 80164e4:	24005a28 	.word	0x24005a28

080164e8 <__swbuf_r>:
 80164e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80164ea:	460e      	mov	r6, r1
 80164ec:	4614      	mov	r4, r2
 80164ee:	4605      	mov	r5, r0
 80164f0:	b118      	cbz	r0, 80164fa <__swbuf_r+0x12>
 80164f2:	6983      	ldr	r3, [r0, #24]
 80164f4:	b90b      	cbnz	r3, 80164fa <__swbuf_r+0x12>
 80164f6:	f000 f9d1 	bl	801689c <__sinit>
 80164fa:	4b21      	ldr	r3, [pc, #132]	; (8016580 <__swbuf_r+0x98>)
 80164fc:	429c      	cmp	r4, r3
 80164fe:	d12b      	bne.n	8016558 <__swbuf_r+0x70>
 8016500:	686c      	ldr	r4, [r5, #4]
 8016502:	69a3      	ldr	r3, [r4, #24]
 8016504:	60a3      	str	r3, [r4, #8]
 8016506:	89a3      	ldrh	r3, [r4, #12]
 8016508:	071a      	lsls	r2, r3, #28
 801650a:	d52f      	bpl.n	801656c <__swbuf_r+0x84>
 801650c:	6923      	ldr	r3, [r4, #16]
 801650e:	b36b      	cbz	r3, 801656c <__swbuf_r+0x84>
 8016510:	6923      	ldr	r3, [r4, #16]
 8016512:	6820      	ldr	r0, [r4, #0]
 8016514:	1ac0      	subs	r0, r0, r3
 8016516:	6963      	ldr	r3, [r4, #20]
 8016518:	b2f6      	uxtb	r6, r6
 801651a:	4283      	cmp	r3, r0
 801651c:	4637      	mov	r7, r6
 801651e:	dc04      	bgt.n	801652a <__swbuf_r+0x42>
 8016520:	4621      	mov	r1, r4
 8016522:	4628      	mov	r0, r5
 8016524:	f000 f926 	bl	8016774 <_fflush_r>
 8016528:	bb30      	cbnz	r0, 8016578 <__swbuf_r+0x90>
 801652a:	68a3      	ldr	r3, [r4, #8]
 801652c:	3b01      	subs	r3, #1
 801652e:	60a3      	str	r3, [r4, #8]
 8016530:	6823      	ldr	r3, [r4, #0]
 8016532:	1c5a      	adds	r2, r3, #1
 8016534:	6022      	str	r2, [r4, #0]
 8016536:	701e      	strb	r6, [r3, #0]
 8016538:	6963      	ldr	r3, [r4, #20]
 801653a:	3001      	adds	r0, #1
 801653c:	4283      	cmp	r3, r0
 801653e:	d004      	beq.n	801654a <__swbuf_r+0x62>
 8016540:	89a3      	ldrh	r3, [r4, #12]
 8016542:	07db      	lsls	r3, r3, #31
 8016544:	d506      	bpl.n	8016554 <__swbuf_r+0x6c>
 8016546:	2e0a      	cmp	r6, #10
 8016548:	d104      	bne.n	8016554 <__swbuf_r+0x6c>
 801654a:	4621      	mov	r1, r4
 801654c:	4628      	mov	r0, r5
 801654e:	f000 f911 	bl	8016774 <_fflush_r>
 8016552:	b988      	cbnz	r0, 8016578 <__swbuf_r+0x90>
 8016554:	4638      	mov	r0, r7
 8016556:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8016558:	4b0a      	ldr	r3, [pc, #40]	; (8016584 <__swbuf_r+0x9c>)
 801655a:	429c      	cmp	r4, r3
 801655c:	d101      	bne.n	8016562 <__swbuf_r+0x7a>
 801655e:	68ac      	ldr	r4, [r5, #8]
 8016560:	e7cf      	b.n	8016502 <__swbuf_r+0x1a>
 8016562:	4b09      	ldr	r3, [pc, #36]	; (8016588 <__swbuf_r+0xa0>)
 8016564:	429c      	cmp	r4, r3
 8016566:	bf08      	it	eq
 8016568:	68ec      	ldreq	r4, [r5, #12]
 801656a:	e7ca      	b.n	8016502 <__swbuf_r+0x1a>
 801656c:	4621      	mov	r1, r4
 801656e:	4628      	mov	r0, r5
 8016570:	f000 f80c 	bl	801658c <__swsetup_r>
 8016574:	2800      	cmp	r0, #0
 8016576:	d0cb      	beq.n	8016510 <__swbuf_r+0x28>
 8016578:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 801657c:	e7ea      	b.n	8016554 <__swbuf_r+0x6c>
 801657e:	bf00      	nop
 8016580:	08017004 	.word	0x08017004
 8016584:	08017024 	.word	0x08017024
 8016588:	08016fe4 	.word	0x08016fe4

0801658c <__swsetup_r>:
 801658c:	4b32      	ldr	r3, [pc, #200]	; (8016658 <__swsetup_r+0xcc>)
 801658e:	b570      	push	{r4, r5, r6, lr}
 8016590:	681d      	ldr	r5, [r3, #0]
 8016592:	4606      	mov	r6, r0
 8016594:	460c      	mov	r4, r1
 8016596:	b125      	cbz	r5, 80165a2 <__swsetup_r+0x16>
 8016598:	69ab      	ldr	r3, [r5, #24]
 801659a:	b913      	cbnz	r3, 80165a2 <__swsetup_r+0x16>
 801659c:	4628      	mov	r0, r5
 801659e:	f000 f97d 	bl	801689c <__sinit>
 80165a2:	4b2e      	ldr	r3, [pc, #184]	; (801665c <__swsetup_r+0xd0>)
 80165a4:	429c      	cmp	r4, r3
 80165a6:	d10f      	bne.n	80165c8 <__swsetup_r+0x3c>
 80165a8:	686c      	ldr	r4, [r5, #4]
 80165aa:	89a3      	ldrh	r3, [r4, #12]
 80165ac:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80165b0:	0719      	lsls	r1, r3, #28
 80165b2:	d42c      	bmi.n	801660e <__swsetup_r+0x82>
 80165b4:	06dd      	lsls	r5, r3, #27
 80165b6:	d411      	bmi.n	80165dc <__swsetup_r+0x50>
 80165b8:	2309      	movs	r3, #9
 80165ba:	6033      	str	r3, [r6, #0]
 80165bc:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80165c0:	81a3      	strh	r3, [r4, #12]
 80165c2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80165c6:	e03e      	b.n	8016646 <__swsetup_r+0xba>
 80165c8:	4b25      	ldr	r3, [pc, #148]	; (8016660 <__swsetup_r+0xd4>)
 80165ca:	429c      	cmp	r4, r3
 80165cc:	d101      	bne.n	80165d2 <__swsetup_r+0x46>
 80165ce:	68ac      	ldr	r4, [r5, #8]
 80165d0:	e7eb      	b.n	80165aa <__swsetup_r+0x1e>
 80165d2:	4b24      	ldr	r3, [pc, #144]	; (8016664 <__swsetup_r+0xd8>)
 80165d4:	429c      	cmp	r4, r3
 80165d6:	bf08      	it	eq
 80165d8:	68ec      	ldreq	r4, [r5, #12]
 80165da:	e7e6      	b.n	80165aa <__swsetup_r+0x1e>
 80165dc:	0758      	lsls	r0, r3, #29
 80165de:	d512      	bpl.n	8016606 <__swsetup_r+0x7a>
 80165e0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80165e2:	b141      	cbz	r1, 80165f6 <__swsetup_r+0x6a>
 80165e4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80165e8:	4299      	cmp	r1, r3
 80165ea:	d002      	beq.n	80165f2 <__swsetup_r+0x66>
 80165ec:	4630      	mov	r0, r6
 80165ee:	f7ff fe15 	bl	801621c <_free_r>
 80165f2:	2300      	movs	r3, #0
 80165f4:	6363      	str	r3, [r4, #52]	; 0x34
 80165f6:	89a3      	ldrh	r3, [r4, #12]
 80165f8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80165fc:	81a3      	strh	r3, [r4, #12]
 80165fe:	2300      	movs	r3, #0
 8016600:	6063      	str	r3, [r4, #4]
 8016602:	6923      	ldr	r3, [r4, #16]
 8016604:	6023      	str	r3, [r4, #0]
 8016606:	89a3      	ldrh	r3, [r4, #12]
 8016608:	f043 0308 	orr.w	r3, r3, #8
 801660c:	81a3      	strh	r3, [r4, #12]
 801660e:	6923      	ldr	r3, [r4, #16]
 8016610:	b94b      	cbnz	r3, 8016626 <__swsetup_r+0x9a>
 8016612:	89a3      	ldrh	r3, [r4, #12]
 8016614:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8016618:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801661c:	d003      	beq.n	8016626 <__swsetup_r+0x9a>
 801661e:	4621      	mov	r1, r4
 8016620:	4630      	mov	r0, r6
 8016622:	f000 fa01 	bl	8016a28 <__smakebuf_r>
 8016626:	89a0      	ldrh	r0, [r4, #12]
 8016628:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801662c:	f010 0301 	ands.w	r3, r0, #1
 8016630:	d00a      	beq.n	8016648 <__swsetup_r+0xbc>
 8016632:	2300      	movs	r3, #0
 8016634:	60a3      	str	r3, [r4, #8]
 8016636:	6963      	ldr	r3, [r4, #20]
 8016638:	425b      	negs	r3, r3
 801663a:	61a3      	str	r3, [r4, #24]
 801663c:	6923      	ldr	r3, [r4, #16]
 801663e:	b943      	cbnz	r3, 8016652 <__swsetup_r+0xc6>
 8016640:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8016644:	d1ba      	bne.n	80165bc <__swsetup_r+0x30>
 8016646:	bd70      	pop	{r4, r5, r6, pc}
 8016648:	0781      	lsls	r1, r0, #30
 801664a:	bf58      	it	pl
 801664c:	6963      	ldrpl	r3, [r4, #20]
 801664e:	60a3      	str	r3, [r4, #8]
 8016650:	e7f4      	b.n	801663c <__swsetup_r+0xb0>
 8016652:	2000      	movs	r0, #0
 8016654:	e7f7      	b.n	8016646 <__swsetup_r+0xba>
 8016656:	bf00      	nop
 8016658:	240000a4 	.word	0x240000a4
 801665c:	08017004 	.word	0x08017004
 8016660:	08017024 	.word	0x08017024
 8016664:	08016fe4 	.word	0x08016fe4

08016668 <__sflush_r>:
 8016668:	898a      	ldrh	r2, [r1, #12]
 801666a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801666e:	4605      	mov	r5, r0
 8016670:	0710      	lsls	r0, r2, #28
 8016672:	460c      	mov	r4, r1
 8016674:	d458      	bmi.n	8016728 <__sflush_r+0xc0>
 8016676:	684b      	ldr	r3, [r1, #4]
 8016678:	2b00      	cmp	r3, #0
 801667a:	dc05      	bgt.n	8016688 <__sflush_r+0x20>
 801667c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 801667e:	2b00      	cmp	r3, #0
 8016680:	dc02      	bgt.n	8016688 <__sflush_r+0x20>
 8016682:	2000      	movs	r0, #0
 8016684:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016688:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801668a:	2e00      	cmp	r6, #0
 801668c:	d0f9      	beq.n	8016682 <__sflush_r+0x1a>
 801668e:	2300      	movs	r3, #0
 8016690:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8016694:	682f      	ldr	r7, [r5, #0]
 8016696:	602b      	str	r3, [r5, #0]
 8016698:	d032      	beq.n	8016700 <__sflush_r+0x98>
 801669a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 801669c:	89a3      	ldrh	r3, [r4, #12]
 801669e:	075a      	lsls	r2, r3, #29
 80166a0:	d505      	bpl.n	80166ae <__sflush_r+0x46>
 80166a2:	6863      	ldr	r3, [r4, #4]
 80166a4:	1ac0      	subs	r0, r0, r3
 80166a6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80166a8:	b10b      	cbz	r3, 80166ae <__sflush_r+0x46>
 80166aa:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80166ac:	1ac0      	subs	r0, r0, r3
 80166ae:	2300      	movs	r3, #0
 80166b0:	4602      	mov	r2, r0
 80166b2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80166b4:	6a21      	ldr	r1, [r4, #32]
 80166b6:	4628      	mov	r0, r5
 80166b8:	47b0      	blx	r6
 80166ba:	1c43      	adds	r3, r0, #1
 80166bc:	89a3      	ldrh	r3, [r4, #12]
 80166be:	d106      	bne.n	80166ce <__sflush_r+0x66>
 80166c0:	6829      	ldr	r1, [r5, #0]
 80166c2:	291d      	cmp	r1, #29
 80166c4:	d82c      	bhi.n	8016720 <__sflush_r+0xb8>
 80166c6:	4a2a      	ldr	r2, [pc, #168]	; (8016770 <__sflush_r+0x108>)
 80166c8:	40ca      	lsrs	r2, r1
 80166ca:	07d6      	lsls	r6, r2, #31
 80166cc:	d528      	bpl.n	8016720 <__sflush_r+0xb8>
 80166ce:	2200      	movs	r2, #0
 80166d0:	6062      	str	r2, [r4, #4]
 80166d2:	04d9      	lsls	r1, r3, #19
 80166d4:	6922      	ldr	r2, [r4, #16]
 80166d6:	6022      	str	r2, [r4, #0]
 80166d8:	d504      	bpl.n	80166e4 <__sflush_r+0x7c>
 80166da:	1c42      	adds	r2, r0, #1
 80166dc:	d101      	bne.n	80166e2 <__sflush_r+0x7a>
 80166de:	682b      	ldr	r3, [r5, #0]
 80166e0:	b903      	cbnz	r3, 80166e4 <__sflush_r+0x7c>
 80166e2:	6560      	str	r0, [r4, #84]	; 0x54
 80166e4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80166e6:	602f      	str	r7, [r5, #0]
 80166e8:	2900      	cmp	r1, #0
 80166ea:	d0ca      	beq.n	8016682 <__sflush_r+0x1a>
 80166ec:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80166f0:	4299      	cmp	r1, r3
 80166f2:	d002      	beq.n	80166fa <__sflush_r+0x92>
 80166f4:	4628      	mov	r0, r5
 80166f6:	f7ff fd91 	bl	801621c <_free_r>
 80166fa:	2000      	movs	r0, #0
 80166fc:	6360      	str	r0, [r4, #52]	; 0x34
 80166fe:	e7c1      	b.n	8016684 <__sflush_r+0x1c>
 8016700:	6a21      	ldr	r1, [r4, #32]
 8016702:	2301      	movs	r3, #1
 8016704:	4628      	mov	r0, r5
 8016706:	47b0      	blx	r6
 8016708:	1c41      	adds	r1, r0, #1
 801670a:	d1c7      	bne.n	801669c <__sflush_r+0x34>
 801670c:	682b      	ldr	r3, [r5, #0]
 801670e:	2b00      	cmp	r3, #0
 8016710:	d0c4      	beq.n	801669c <__sflush_r+0x34>
 8016712:	2b1d      	cmp	r3, #29
 8016714:	d001      	beq.n	801671a <__sflush_r+0xb2>
 8016716:	2b16      	cmp	r3, #22
 8016718:	d101      	bne.n	801671e <__sflush_r+0xb6>
 801671a:	602f      	str	r7, [r5, #0]
 801671c:	e7b1      	b.n	8016682 <__sflush_r+0x1a>
 801671e:	89a3      	ldrh	r3, [r4, #12]
 8016720:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8016724:	81a3      	strh	r3, [r4, #12]
 8016726:	e7ad      	b.n	8016684 <__sflush_r+0x1c>
 8016728:	690f      	ldr	r7, [r1, #16]
 801672a:	2f00      	cmp	r7, #0
 801672c:	d0a9      	beq.n	8016682 <__sflush_r+0x1a>
 801672e:	0793      	lsls	r3, r2, #30
 8016730:	680e      	ldr	r6, [r1, #0]
 8016732:	bf08      	it	eq
 8016734:	694b      	ldreq	r3, [r1, #20]
 8016736:	600f      	str	r7, [r1, #0]
 8016738:	bf18      	it	ne
 801673a:	2300      	movne	r3, #0
 801673c:	eba6 0807 	sub.w	r8, r6, r7
 8016740:	608b      	str	r3, [r1, #8]
 8016742:	f1b8 0f00 	cmp.w	r8, #0
 8016746:	dd9c      	ble.n	8016682 <__sflush_r+0x1a>
 8016748:	6a21      	ldr	r1, [r4, #32]
 801674a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 801674c:	4643      	mov	r3, r8
 801674e:	463a      	mov	r2, r7
 8016750:	4628      	mov	r0, r5
 8016752:	47b0      	blx	r6
 8016754:	2800      	cmp	r0, #0
 8016756:	dc06      	bgt.n	8016766 <__sflush_r+0xfe>
 8016758:	89a3      	ldrh	r3, [r4, #12]
 801675a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801675e:	81a3      	strh	r3, [r4, #12]
 8016760:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8016764:	e78e      	b.n	8016684 <__sflush_r+0x1c>
 8016766:	4407      	add	r7, r0
 8016768:	eba8 0800 	sub.w	r8, r8, r0
 801676c:	e7e9      	b.n	8016742 <__sflush_r+0xda>
 801676e:	bf00      	nop
 8016770:	20400001 	.word	0x20400001

08016774 <_fflush_r>:
 8016774:	b538      	push	{r3, r4, r5, lr}
 8016776:	690b      	ldr	r3, [r1, #16]
 8016778:	4605      	mov	r5, r0
 801677a:	460c      	mov	r4, r1
 801677c:	b913      	cbnz	r3, 8016784 <_fflush_r+0x10>
 801677e:	2500      	movs	r5, #0
 8016780:	4628      	mov	r0, r5
 8016782:	bd38      	pop	{r3, r4, r5, pc}
 8016784:	b118      	cbz	r0, 801678e <_fflush_r+0x1a>
 8016786:	6983      	ldr	r3, [r0, #24]
 8016788:	b90b      	cbnz	r3, 801678e <_fflush_r+0x1a>
 801678a:	f000 f887 	bl	801689c <__sinit>
 801678e:	4b14      	ldr	r3, [pc, #80]	; (80167e0 <_fflush_r+0x6c>)
 8016790:	429c      	cmp	r4, r3
 8016792:	d11b      	bne.n	80167cc <_fflush_r+0x58>
 8016794:	686c      	ldr	r4, [r5, #4]
 8016796:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801679a:	2b00      	cmp	r3, #0
 801679c:	d0ef      	beq.n	801677e <_fflush_r+0xa>
 801679e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80167a0:	07d0      	lsls	r0, r2, #31
 80167a2:	d404      	bmi.n	80167ae <_fflush_r+0x3a>
 80167a4:	0599      	lsls	r1, r3, #22
 80167a6:	d402      	bmi.n	80167ae <_fflush_r+0x3a>
 80167a8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80167aa:	f000 f915 	bl	80169d8 <__retarget_lock_acquire_recursive>
 80167ae:	4628      	mov	r0, r5
 80167b0:	4621      	mov	r1, r4
 80167b2:	f7ff ff59 	bl	8016668 <__sflush_r>
 80167b6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80167b8:	07da      	lsls	r2, r3, #31
 80167ba:	4605      	mov	r5, r0
 80167bc:	d4e0      	bmi.n	8016780 <_fflush_r+0xc>
 80167be:	89a3      	ldrh	r3, [r4, #12]
 80167c0:	059b      	lsls	r3, r3, #22
 80167c2:	d4dd      	bmi.n	8016780 <_fflush_r+0xc>
 80167c4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80167c6:	f000 f908 	bl	80169da <__retarget_lock_release_recursive>
 80167ca:	e7d9      	b.n	8016780 <_fflush_r+0xc>
 80167cc:	4b05      	ldr	r3, [pc, #20]	; (80167e4 <_fflush_r+0x70>)
 80167ce:	429c      	cmp	r4, r3
 80167d0:	d101      	bne.n	80167d6 <_fflush_r+0x62>
 80167d2:	68ac      	ldr	r4, [r5, #8]
 80167d4:	e7df      	b.n	8016796 <_fflush_r+0x22>
 80167d6:	4b04      	ldr	r3, [pc, #16]	; (80167e8 <_fflush_r+0x74>)
 80167d8:	429c      	cmp	r4, r3
 80167da:	bf08      	it	eq
 80167dc:	68ec      	ldreq	r4, [r5, #12]
 80167de:	e7da      	b.n	8016796 <_fflush_r+0x22>
 80167e0:	08017004 	.word	0x08017004
 80167e4:	08017024 	.word	0x08017024
 80167e8:	08016fe4 	.word	0x08016fe4

080167ec <std>:
 80167ec:	2300      	movs	r3, #0
 80167ee:	b510      	push	{r4, lr}
 80167f0:	4604      	mov	r4, r0
 80167f2:	e9c0 3300 	strd	r3, r3, [r0]
 80167f6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80167fa:	6083      	str	r3, [r0, #8]
 80167fc:	8181      	strh	r1, [r0, #12]
 80167fe:	6643      	str	r3, [r0, #100]	; 0x64
 8016800:	81c2      	strh	r2, [r0, #14]
 8016802:	6183      	str	r3, [r0, #24]
 8016804:	4619      	mov	r1, r3
 8016806:	2208      	movs	r2, #8
 8016808:	305c      	adds	r0, #92	; 0x5c
 801680a:	f7ff fcff 	bl	801620c <memset>
 801680e:	4b05      	ldr	r3, [pc, #20]	; (8016824 <std+0x38>)
 8016810:	6263      	str	r3, [r4, #36]	; 0x24
 8016812:	4b05      	ldr	r3, [pc, #20]	; (8016828 <std+0x3c>)
 8016814:	62a3      	str	r3, [r4, #40]	; 0x28
 8016816:	4b05      	ldr	r3, [pc, #20]	; (801682c <std+0x40>)
 8016818:	62e3      	str	r3, [r4, #44]	; 0x2c
 801681a:	4b05      	ldr	r3, [pc, #20]	; (8016830 <std+0x44>)
 801681c:	6224      	str	r4, [r4, #32]
 801681e:	6323      	str	r3, [r4, #48]	; 0x30
 8016820:	bd10      	pop	{r4, pc}
 8016822:	bf00      	nop
 8016824:	08016ac1 	.word	0x08016ac1
 8016828:	08016ae3 	.word	0x08016ae3
 801682c:	08016b1b 	.word	0x08016b1b
 8016830:	08016b3f 	.word	0x08016b3f

08016834 <_cleanup_r>:
 8016834:	4901      	ldr	r1, [pc, #4]	; (801683c <_cleanup_r+0x8>)
 8016836:	f000 b8af 	b.w	8016998 <_fwalk_reent>
 801683a:	bf00      	nop
 801683c:	08016775 	.word	0x08016775

08016840 <__sfmoreglue>:
 8016840:	b570      	push	{r4, r5, r6, lr}
 8016842:	2268      	movs	r2, #104	; 0x68
 8016844:	1e4d      	subs	r5, r1, #1
 8016846:	4355      	muls	r5, r2
 8016848:	460e      	mov	r6, r1
 801684a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 801684e:	f7ff fd51 	bl	80162f4 <_malloc_r>
 8016852:	4604      	mov	r4, r0
 8016854:	b140      	cbz	r0, 8016868 <__sfmoreglue+0x28>
 8016856:	2100      	movs	r1, #0
 8016858:	e9c0 1600 	strd	r1, r6, [r0]
 801685c:	300c      	adds	r0, #12
 801685e:	60a0      	str	r0, [r4, #8]
 8016860:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8016864:	f7ff fcd2 	bl	801620c <memset>
 8016868:	4620      	mov	r0, r4
 801686a:	bd70      	pop	{r4, r5, r6, pc}

0801686c <__sfp_lock_acquire>:
 801686c:	4801      	ldr	r0, [pc, #4]	; (8016874 <__sfp_lock_acquire+0x8>)
 801686e:	f000 b8b3 	b.w	80169d8 <__retarget_lock_acquire_recursive>
 8016872:	bf00      	nop
 8016874:	24005a25 	.word	0x24005a25

08016878 <__sfp_lock_release>:
 8016878:	4801      	ldr	r0, [pc, #4]	; (8016880 <__sfp_lock_release+0x8>)
 801687a:	f000 b8ae 	b.w	80169da <__retarget_lock_release_recursive>
 801687e:	bf00      	nop
 8016880:	24005a25 	.word	0x24005a25

08016884 <__sinit_lock_acquire>:
 8016884:	4801      	ldr	r0, [pc, #4]	; (801688c <__sinit_lock_acquire+0x8>)
 8016886:	f000 b8a7 	b.w	80169d8 <__retarget_lock_acquire_recursive>
 801688a:	bf00      	nop
 801688c:	24005a26 	.word	0x24005a26

08016890 <__sinit_lock_release>:
 8016890:	4801      	ldr	r0, [pc, #4]	; (8016898 <__sinit_lock_release+0x8>)
 8016892:	f000 b8a2 	b.w	80169da <__retarget_lock_release_recursive>
 8016896:	bf00      	nop
 8016898:	24005a26 	.word	0x24005a26

0801689c <__sinit>:
 801689c:	b510      	push	{r4, lr}
 801689e:	4604      	mov	r4, r0
 80168a0:	f7ff fff0 	bl	8016884 <__sinit_lock_acquire>
 80168a4:	69a3      	ldr	r3, [r4, #24]
 80168a6:	b11b      	cbz	r3, 80168b0 <__sinit+0x14>
 80168a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80168ac:	f7ff bff0 	b.w	8016890 <__sinit_lock_release>
 80168b0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80168b4:	6523      	str	r3, [r4, #80]	; 0x50
 80168b6:	4b13      	ldr	r3, [pc, #76]	; (8016904 <__sinit+0x68>)
 80168b8:	4a13      	ldr	r2, [pc, #76]	; (8016908 <__sinit+0x6c>)
 80168ba:	681b      	ldr	r3, [r3, #0]
 80168bc:	62a2      	str	r2, [r4, #40]	; 0x28
 80168be:	42a3      	cmp	r3, r4
 80168c0:	bf04      	itt	eq
 80168c2:	2301      	moveq	r3, #1
 80168c4:	61a3      	streq	r3, [r4, #24]
 80168c6:	4620      	mov	r0, r4
 80168c8:	f000 f820 	bl	801690c <__sfp>
 80168cc:	6060      	str	r0, [r4, #4]
 80168ce:	4620      	mov	r0, r4
 80168d0:	f000 f81c 	bl	801690c <__sfp>
 80168d4:	60a0      	str	r0, [r4, #8]
 80168d6:	4620      	mov	r0, r4
 80168d8:	f000 f818 	bl	801690c <__sfp>
 80168dc:	2200      	movs	r2, #0
 80168de:	60e0      	str	r0, [r4, #12]
 80168e0:	2104      	movs	r1, #4
 80168e2:	6860      	ldr	r0, [r4, #4]
 80168e4:	f7ff ff82 	bl	80167ec <std>
 80168e8:	68a0      	ldr	r0, [r4, #8]
 80168ea:	2201      	movs	r2, #1
 80168ec:	2109      	movs	r1, #9
 80168ee:	f7ff ff7d 	bl	80167ec <std>
 80168f2:	68e0      	ldr	r0, [r4, #12]
 80168f4:	2202      	movs	r2, #2
 80168f6:	2112      	movs	r1, #18
 80168f8:	f7ff ff78 	bl	80167ec <std>
 80168fc:	2301      	movs	r3, #1
 80168fe:	61a3      	str	r3, [r4, #24]
 8016900:	e7d2      	b.n	80168a8 <__sinit+0xc>
 8016902:	bf00      	nop
 8016904:	08016fe0 	.word	0x08016fe0
 8016908:	08016835 	.word	0x08016835

0801690c <__sfp>:
 801690c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801690e:	4607      	mov	r7, r0
 8016910:	f7ff ffac 	bl	801686c <__sfp_lock_acquire>
 8016914:	4b1e      	ldr	r3, [pc, #120]	; (8016990 <__sfp+0x84>)
 8016916:	681e      	ldr	r6, [r3, #0]
 8016918:	69b3      	ldr	r3, [r6, #24]
 801691a:	b913      	cbnz	r3, 8016922 <__sfp+0x16>
 801691c:	4630      	mov	r0, r6
 801691e:	f7ff ffbd 	bl	801689c <__sinit>
 8016922:	3648      	adds	r6, #72	; 0x48
 8016924:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8016928:	3b01      	subs	r3, #1
 801692a:	d503      	bpl.n	8016934 <__sfp+0x28>
 801692c:	6833      	ldr	r3, [r6, #0]
 801692e:	b30b      	cbz	r3, 8016974 <__sfp+0x68>
 8016930:	6836      	ldr	r6, [r6, #0]
 8016932:	e7f7      	b.n	8016924 <__sfp+0x18>
 8016934:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8016938:	b9d5      	cbnz	r5, 8016970 <__sfp+0x64>
 801693a:	4b16      	ldr	r3, [pc, #88]	; (8016994 <__sfp+0x88>)
 801693c:	60e3      	str	r3, [r4, #12]
 801693e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8016942:	6665      	str	r5, [r4, #100]	; 0x64
 8016944:	f000 f847 	bl	80169d6 <__retarget_lock_init_recursive>
 8016948:	f7ff ff96 	bl	8016878 <__sfp_lock_release>
 801694c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8016950:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8016954:	6025      	str	r5, [r4, #0]
 8016956:	61a5      	str	r5, [r4, #24]
 8016958:	2208      	movs	r2, #8
 801695a:	4629      	mov	r1, r5
 801695c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8016960:	f7ff fc54 	bl	801620c <memset>
 8016964:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8016968:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 801696c:	4620      	mov	r0, r4
 801696e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8016970:	3468      	adds	r4, #104	; 0x68
 8016972:	e7d9      	b.n	8016928 <__sfp+0x1c>
 8016974:	2104      	movs	r1, #4
 8016976:	4638      	mov	r0, r7
 8016978:	f7ff ff62 	bl	8016840 <__sfmoreglue>
 801697c:	4604      	mov	r4, r0
 801697e:	6030      	str	r0, [r6, #0]
 8016980:	2800      	cmp	r0, #0
 8016982:	d1d5      	bne.n	8016930 <__sfp+0x24>
 8016984:	f7ff ff78 	bl	8016878 <__sfp_lock_release>
 8016988:	230c      	movs	r3, #12
 801698a:	603b      	str	r3, [r7, #0]
 801698c:	e7ee      	b.n	801696c <__sfp+0x60>
 801698e:	bf00      	nop
 8016990:	08016fe0 	.word	0x08016fe0
 8016994:	ffff0001 	.word	0xffff0001

08016998 <_fwalk_reent>:
 8016998:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801699c:	4606      	mov	r6, r0
 801699e:	4688      	mov	r8, r1
 80169a0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80169a4:	2700      	movs	r7, #0
 80169a6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80169aa:	f1b9 0901 	subs.w	r9, r9, #1
 80169ae:	d505      	bpl.n	80169bc <_fwalk_reent+0x24>
 80169b0:	6824      	ldr	r4, [r4, #0]
 80169b2:	2c00      	cmp	r4, #0
 80169b4:	d1f7      	bne.n	80169a6 <_fwalk_reent+0xe>
 80169b6:	4638      	mov	r0, r7
 80169b8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80169bc:	89ab      	ldrh	r3, [r5, #12]
 80169be:	2b01      	cmp	r3, #1
 80169c0:	d907      	bls.n	80169d2 <_fwalk_reent+0x3a>
 80169c2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80169c6:	3301      	adds	r3, #1
 80169c8:	d003      	beq.n	80169d2 <_fwalk_reent+0x3a>
 80169ca:	4629      	mov	r1, r5
 80169cc:	4630      	mov	r0, r6
 80169ce:	47c0      	blx	r8
 80169d0:	4307      	orrs	r7, r0
 80169d2:	3568      	adds	r5, #104	; 0x68
 80169d4:	e7e9      	b.n	80169aa <_fwalk_reent+0x12>

080169d6 <__retarget_lock_init_recursive>:
 80169d6:	4770      	bx	lr

080169d8 <__retarget_lock_acquire_recursive>:
 80169d8:	4770      	bx	lr

080169da <__retarget_lock_release_recursive>:
 80169da:	4770      	bx	lr

080169dc <__swhatbuf_r>:
 80169dc:	b570      	push	{r4, r5, r6, lr}
 80169de:	460e      	mov	r6, r1
 80169e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80169e4:	2900      	cmp	r1, #0
 80169e6:	b096      	sub	sp, #88	; 0x58
 80169e8:	4614      	mov	r4, r2
 80169ea:	461d      	mov	r5, r3
 80169ec:	da08      	bge.n	8016a00 <__swhatbuf_r+0x24>
 80169ee:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80169f2:	2200      	movs	r2, #0
 80169f4:	602a      	str	r2, [r5, #0]
 80169f6:	061a      	lsls	r2, r3, #24
 80169f8:	d410      	bmi.n	8016a1c <__swhatbuf_r+0x40>
 80169fa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80169fe:	e00e      	b.n	8016a1e <__swhatbuf_r+0x42>
 8016a00:	466a      	mov	r2, sp
 8016a02:	f000 f8c3 	bl	8016b8c <_fstat_r>
 8016a06:	2800      	cmp	r0, #0
 8016a08:	dbf1      	blt.n	80169ee <__swhatbuf_r+0x12>
 8016a0a:	9a01      	ldr	r2, [sp, #4]
 8016a0c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8016a10:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8016a14:	425a      	negs	r2, r3
 8016a16:	415a      	adcs	r2, r3
 8016a18:	602a      	str	r2, [r5, #0]
 8016a1a:	e7ee      	b.n	80169fa <__swhatbuf_r+0x1e>
 8016a1c:	2340      	movs	r3, #64	; 0x40
 8016a1e:	2000      	movs	r0, #0
 8016a20:	6023      	str	r3, [r4, #0]
 8016a22:	b016      	add	sp, #88	; 0x58
 8016a24:	bd70      	pop	{r4, r5, r6, pc}
	...

08016a28 <__smakebuf_r>:
 8016a28:	898b      	ldrh	r3, [r1, #12]
 8016a2a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8016a2c:	079d      	lsls	r5, r3, #30
 8016a2e:	4606      	mov	r6, r0
 8016a30:	460c      	mov	r4, r1
 8016a32:	d507      	bpl.n	8016a44 <__smakebuf_r+0x1c>
 8016a34:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8016a38:	6023      	str	r3, [r4, #0]
 8016a3a:	6123      	str	r3, [r4, #16]
 8016a3c:	2301      	movs	r3, #1
 8016a3e:	6163      	str	r3, [r4, #20]
 8016a40:	b002      	add	sp, #8
 8016a42:	bd70      	pop	{r4, r5, r6, pc}
 8016a44:	ab01      	add	r3, sp, #4
 8016a46:	466a      	mov	r2, sp
 8016a48:	f7ff ffc8 	bl	80169dc <__swhatbuf_r>
 8016a4c:	9900      	ldr	r1, [sp, #0]
 8016a4e:	4605      	mov	r5, r0
 8016a50:	4630      	mov	r0, r6
 8016a52:	f7ff fc4f 	bl	80162f4 <_malloc_r>
 8016a56:	b948      	cbnz	r0, 8016a6c <__smakebuf_r+0x44>
 8016a58:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8016a5c:	059a      	lsls	r2, r3, #22
 8016a5e:	d4ef      	bmi.n	8016a40 <__smakebuf_r+0x18>
 8016a60:	f023 0303 	bic.w	r3, r3, #3
 8016a64:	f043 0302 	orr.w	r3, r3, #2
 8016a68:	81a3      	strh	r3, [r4, #12]
 8016a6a:	e7e3      	b.n	8016a34 <__smakebuf_r+0xc>
 8016a6c:	4b0d      	ldr	r3, [pc, #52]	; (8016aa4 <__smakebuf_r+0x7c>)
 8016a6e:	62b3      	str	r3, [r6, #40]	; 0x28
 8016a70:	89a3      	ldrh	r3, [r4, #12]
 8016a72:	6020      	str	r0, [r4, #0]
 8016a74:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8016a78:	81a3      	strh	r3, [r4, #12]
 8016a7a:	9b00      	ldr	r3, [sp, #0]
 8016a7c:	6163      	str	r3, [r4, #20]
 8016a7e:	9b01      	ldr	r3, [sp, #4]
 8016a80:	6120      	str	r0, [r4, #16]
 8016a82:	b15b      	cbz	r3, 8016a9c <__smakebuf_r+0x74>
 8016a84:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8016a88:	4630      	mov	r0, r6
 8016a8a:	f000 f891 	bl	8016bb0 <_isatty_r>
 8016a8e:	b128      	cbz	r0, 8016a9c <__smakebuf_r+0x74>
 8016a90:	89a3      	ldrh	r3, [r4, #12]
 8016a92:	f023 0303 	bic.w	r3, r3, #3
 8016a96:	f043 0301 	orr.w	r3, r3, #1
 8016a9a:	81a3      	strh	r3, [r4, #12]
 8016a9c:	89a0      	ldrh	r0, [r4, #12]
 8016a9e:	4305      	orrs	r5, r0
 8016aa0:	81a5      	strh	r5, [r4, #12]
 8016aa2:	e7cd      	b.n	8016a40 <__smakebuf_r+0x18>
 8016aa4:	08016835 	.word	0x08016835

08016aa8 <__malloc_lock>:
 8016aa8:	4801      	ldr	r0, [pc, #4]	; (8016ab0 <__malloc_lock+0x8>)
 8016aaa:	f7ff bf95 	b.w	80169d8 <__retarget_lock_acquire_recursive>
 8016aae:	bf00      	nop
 8016ab0:	24005a24 	.word	0x24005a24

08016ab4 <__malloc_unlock>:
 8016ab4:	4801      	ldr	r0, [pc, #4]	; (8016abc <__malloc_unlock+0x8>)
 8016ab6:	f7ff bf90 	b.w	80169da <__retarget_lock_release_recursive>
 8016aba:	bf00      	nop
 8016abc:	24005a24 	.word	0x24005a24

08016ac0 <__sread>:
 8016ac0:	b510      	push	{r4, lr}
 8016ac2:	460c      	mov	r4, r1
 8016ac4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8016ac8:	f000 f894 	bl	8016bf4 <_read_r>
 8016acc:	2800      	cmp	r0, #0
 8016ace:	bfab      	itete	ge
 8016ad0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8016ad2:	89a3      	ldrhlt	r3, [r4, #12]
 8016ad4:	181b      	addge	r3, r3, r0
 8016ad6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8016ada:	bfac      	ite	ge
 8016adc:	6563      	strge	r3, [r4, #84]	; 0x54
 8016ade:	81a3      	strhlt	r3, [r4, #12]
 8016ae0:	bd10      	pop	{r4, pc}

08016ae2 <__swrite>:
 8016ae2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016ae6:	461f      	mov	r7, r3
 8016ae8:	898b      	ldrh	r3, [r1, #12]
 8016aea:	05db      	lsls	r3, r3, #23
 8016aec:	4605      	mov	r5, r0
 8016aee:	460c      	mov	r4, r1
 8016af0:	4616      	mov	r6, r2
 8016af2:	d505      	bpl.n	8016b00 <__swrite+0x1e>
 8016af4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8016af8:	2302      	movs	r3, #2
 8016afa:	2200      	movs	r2, #0
 8016afc:	f000 f868 	bl	8016bd0 <_lseek_r>
 8016b00:	89a3      	ldrh	r3, [r4, #12]
 8016b02:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8016b06:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8016b0a:	81a3      	strh	r3, [r4, #12]
 8016b0c:	4632      	mov	r2, r6
 8016b0e:	463b      	mov	r3, r7
 8016b10:	4628      	mov	r0, r5
 8016b12:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8016b16:	f000 b817 	b.w	8016b48 <_write_r>

08016b1a <__sseek>:
 8016b1a:	b510      	push	{r4, lr}
 8016b1c:	460c      	mov	r4, r1
 8016b1e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8016b22:	f000 f855 	bl	8016bd0 <_lseek_r>
 8016b26:	1c43      	adds	r3, r0, #1
 8016b28:	89a3      	ldrh	r3, [r4, #12]
 8016b2a:	bf15      	itete	ne
 8016b2c:	6560      	strne	r0, [r4, #84]	; 0x54
 8016b2e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8016b32:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8016b36:	81a3      	strheq	r3, [r4, #12]
 8016b38:	bf18      	it	ne
 8016b3a:	81a3      	strhne	r3, [r4, #12]
 8016b3c:	bd10      	pop	{r4, pc}

08016b3e <__sclose>:
 8016b3e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8016b42:	f000 b813 	b.w	8016b6c <_close_r>
	...

08016b48 <_write_r>:
 8016b48:	b538      	push	{r3, r4, r5, lr}
 8016b4a:	4d07      	ldr	r5, [pc, #28]	; (8016b68 <_write_r+0x20>)
 8016b4c:	4604      	mov	r4, r0
 8016b4e:	4608      	mov	r0, r1
 8016b50:	4611      	mov	r1, r2
 8016b52:	2200      	movs	r2, #0
 8016b54:	602a      	str	r2, [r5, #0]
 8016b56:	461a      	mov	r2, r3
 8016b58:	f7ec fdbb 	bl	80036d2 <_write>
 8016b5c:	1c43      	adds	r3, r0, #1
 8016b5e:	d102      	bne.n	8016b66 <_write_r+0x1e>
 8016b60:	682b      	ldr	r3, [r5, #0]
 8016b62:	b103      	cbz	r3, 8016b66 <_write_r+0x1e>
 8016b64:	6023      	str	r3, [r4, #0]
 8016b66:	bd38      	pop	{r3, r4, r5, pc}
 8016b68:	24005a28 	.word	0x24005a28

08016b6c <_close_r>:
 8016b6c:	b538      	push	{r3, r4, r5, lr}
 8016b6e:	4d06      	ldr	r5, [pc, #24]	; (8016b88 <_close_r+0x1c>)
 8016b70:	2300      	movs	r3, #0
 8016b72:	4604      	mov	r4, r0
 8016b74:	4608      	mov	r0, r1
 8016b76:	602b      	str	r3, [r5, #0]
 8016b78:	f7ec fdc7 	bl	800370a <_close>
 8016b7c:	1c43      	adds	r3, r0, #1
 8016b7e:	d102      	bne.n	8016b86 <_close_r+0x1a>
 8016b80:	682b      	ldr	r3, [r5, #0]
 8016b82:	b103      	cbz	r3, 8016b86 <_close_r+0x1a>
 8016b84:	6023      	str	r3, [r4, #0]
 8016b86:	bd38      	pop	{r3, r4, r5, pc}
 8016b88:	24005a28 	.word	0x24005a28

08016b8c <_fstat_r>:
 8016b8c:	b538      	push	{r3, r4, r5, lr}
 8016b8e:	4d07      	ldr	r5, [pc, #28]	; (8016bac <_fstat_r+0x20>)
 8016b90:	2300      	movs	r3, #0
 8016b92:	4604      	mov	r4, r0
 8016b94:	4608      	mov	r0, r1
 8016b96:	4611      	mov	r1, r2
 8016b98:	602b      	str	r3, [r5, #0]
 8016b9a:	f7ec fdc2 	bl	8003722 <_fstat>
 8016b9e:	1c43      	adds	r3, r0, #1
 8016ba0:	d102      	bne.n	8016ba8 <_fstat_r+0x1c>
 8016ba2:	682b      	ldr	r3, [r5, #0]
 8016ba4:	b103      	cbz	r3, 8016ba8 <_fstat_r+0x1c>
 8016ba6:	6023      	str	r3, [r4, #0]
 8016ba8:	bd38      	pop	{r3, r4, r5, pc}
 8016baa:	bf00      	nop
 8016bac:	24005a28 	.word	0x24005a28

08016bb0 <_isatty_r>:
 8016bb0:	b538      	push	{r3, r4, r5, lr}
 8016bb2:	4d06      	ldr	r5, [pc, #24]	; (8016bcc <_isatty_r+0x1c>)
 8016bb4:	2300      	movs	r3, #0
 8016bb6:	4604      	mov	r4, r0
 8016bb8:	4608      	mov	r0, r1
 8016bba:	602b      	str	r3, [r5, #0]
 8016bbc:	f7ec fdc1 	bl	8003742 <_isatty>
 8016bc0:	1c43      	adds	r3, r0, #1
 8016bc2:	d102      	bne.n	8016bca <_isatty_r+0x1a>
 8016bc4:	682b      	ldr	r3, [r5, #0]
 8016bc6:	b103      	cbz	r3, 8016bca <_isatty_r+0x1a>
 8016bc8:	6023      	str	r3, [r4, #0]
 8016bca:	bd38      	pop	{r3, r4, r5, pc}
 8016bcc:	24005a28 	.word	0x24005a28

08016bd0 <_lseek_r>:
 8016bd0:	b538      	push	{r3, r4, r5, lr}
 8016bd2:	4d07      	ldr	r5, [pc, #28]	; (8016bf0 <_lseek_r+0x20>)
 8016bd4:	4604      	mov	r4, r0
 8016bd6:	4608      	mov	r0, r1
 8016bd8:	4611      	mov	r1, r2
 8016bda:	2200      	movs	r2, #0
 8016bdc:	602a      	str	r2, [r5, #0]
 8016bde:	461a      	mov	r2, r3
 8016be0:	f7ec fdba 	bl	8003758 <_lseek>
 8016be4:	1c43      	adds	r3, r0, #1
 8016be6:	d102      	bne.n	8016bee <_lseek_r+0x1e>
 8016be8:	682b      	ldr	r3, [r5, #0]
 8016bea:	b103      	cbz	r3, 8016bee <_lseek_r+0x1e>
 8016bec:	6023      	str	r3, [r4, #0]
 8016bee:	bd38      	pop	{r3, r4, r5, pc}
 8016bf0:	24005a28 	.word	0x24005a28

08016bf4 <_read_r>:
 8016bf4:	b538      	push	{r3, r4, r5, lr}
 8016bf6:	4d07      	ldr	r5, [pc, #28]	; (8016c14 <_read_r+0x20>)
 8016bf8:	4604      	mov	r4, r0
 8016bfa:	4608      	mov	r0, r1
 8016bfc:	4611      	mov	r1, r2
 8016bfe:	2200      	movs	r2, #0
 8016c00:	602a      	str	r2, [r5, #0]
 8016c02:	461a      	mov	r2, r3
 8016c04:	f7ec fd48 	bl	8003698 <_read>
 8016c08:	1c43      	adds	r3, r0, #1
 8016c0a:	d102      	bne.n	8016c12 <_read_r+0x1e>
 8016c0c:	682b      	ldr	r3, [r5, #0]
 8016c0e:	b103      	cbz	r3, 8016c12 <_read_r+0x1e>
 8016c10:	6023      	str	r3, [r4, #0]
 8016c12:	bd38      	pop	{r3, r4, r5, pc}
 8016c14:	24005a28 	.word	0x24005a28

08016c18 <_init>:
 8016c18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016c1a:	bf00      	nop
 8016c1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8016c1e:	bc08      	pop	{r3}
 8016c20:	469e      	mov	lr, r3
 8016c22:	4770      	bx	lr

08016c24 <_fini>:
 8016c24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016c26:	bf00      	nop
 8016c28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8016c2a:	bc08      	pop	{r3}
 8016c2c:	469e      	mov	lr, r3
 8016c2e:	4770      	bx	lr
