module SIPO_ShiftRegister(
  input wire clk,x,       // Clock input
  output reg [3:0] q // Parallel output (accessible only for the last bit)
);
 initial q=4'b0000;
  always @(posedge clk) begin
    q<=q<<1;
    q[0]<=x;
  end
endmodule
