###############################################################
#  Generated by:      Cadence Encounter 09.12-s159_1
#  OS:                Linux x86_64(Host ID eecad41)
#  Generated on:      Wed Feb 11 23:17:39 2015
#  Command:           timeDesign -postCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix adder_postCTS11 -outDir timingReports
###############################################################
Path 1: MET Setup Check with Pin \out_reg[14] /CLK 
Endpoint:   \out_reg[14] /D  (^) checked with  leading edge of 'clk'
Beginpoint: \a_reg_reg[0] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.032
- Setup                         0.290
+ Path Delay                    1.500
= Required Time                 1.242
- Arrival Time                  1.138
= Slack Time                    0.104
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                   |              |             |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                                   | clk ^        |             | 0.000 |       |   0.000 |    0.104 | 
     | clk__L1_I0                        | A ^ -> Y v   | INVCLKx10   | 0.007 | 0.007 |   0.007 |    0.111 | 
     | clk__L2_I0                        | A v -> Y ^   | INVCLKx10   | 0.053 | 0.020 |   0.026 |    0.130 | 
     | \a_reg_reg[0]                     | CLK ^ -> Q ^ | DFFASx02    | 0.048 | 0.128 |   0.154 |    0.258 | 
     | add_16_26/FE_OCPUNCOC150_a_reg_0_ | A ^ -> Y ^   | BUFNIx08    | 0.022 | 0.023 |   0.178 |    0.282 | 
     | add_16_26/FE_OCPUNCOC149_a_reg_0_ | A ^ -> Y ^   | BUFNICLKx08 | 0.019 | 0.020 |   0.198 |    0.302 | 
     | add_16_26/g1129                   | B ^ -> Y v   | NAND2CLKx06 | 0.029 | 0.007 |   0.205 |    0.309 | 
     | add_16_26/g1335                   | B v -> Y v   | OR2x04      | 0.036 | 0.040 |   0.244 |    0.348 | 
     | add_16_26/g1103                   | A v -> Y ^   | NAND2CLKx06 | 0.036 | 0.016 |   0.260 |    0.364 | 
     | add_16_26/FE_OCPUNCOC151_n_116    | A ^ -> Y ^   | BUFNIx08    | 0.023 | 0.024 |   0.284 |    0.388 | 
     | add_16_26/drc1270                 | A ^ -> Y v   | INVx07      | 0.024 | 0.003 |   0.288 |    0.392 | 
     | add_16_26/drc1268                 | A v -> Y ^   | INVx04      | 0.020 | 0.011 |   0.298 |    0.402 | 
     | add_16_26/g1099                   | A ^ -> Y v   | AOI22x01    | 0.052 | 0.013 |   0.311 |    0.415 | 
     | add_16_26/FE_OCPUNCOC152_n_28     | A v -> Y v   | BUFNIx04    | 0.039 | 0.038 |   0.349 |    0.453 | 
     | add_16_26/g1333                   | A v -> Y v   | OR2CLKx07   | 0.033 | 0.034 |   0.383 |    0.487 | 
     | add_16_26/g1094                   | A v -> Y ^   | NAND2CLKx08 | 0.032 | 0.014 |   0.397 |    0.501 | 
     | add_16_26/g1091                   | A ^ -> Y v   | AOI22x01    | 0.048 | 0.013 |   0.410 |    0.514 | 
     | add_16_26/FE_OCPUNCOC153_n_21     | A v -> Y v   | BUFNIx03    | 0.033 | 0.035 |   0.445 |    0.549 | 
     | add_16_26/FE_OCPUNCOC162_n_21     | A v -> Y v   | BUFNIx08    | 0.020 | 0.023 |   0.469 |    0.573 | 
     | add_16_26/g1332                   | A v -> Y v   | OR2CLKx06   | 0.033 | 0.035 |   0.503 |    0.607 | 
     | add_16_26/g1086                   | A v -> Y ^   | NAND2CLKx08 | 0.030 | 0.013 |   0.517 |    0.621 | 
     | add_16_26/g1083                   | A ^ -> Y v   | AOI22x01    | 0.059 | 0.013 |   0.530 |    0.634 | 
     | add_16_26/FE_OCPUNCOC164_n_22     | A v -> Y v   | BUFNIx04    | 0.034 | 0.035 |   0.564 |    0.668 | 
     | add_16_26/FE_OCPUNCOC163_n_22     | A v -> Y v   | BUFNICLKx08 | 0.023 | 0.024 |   0.589 |    0.693 | 
     | add_16_26/FE_RC_7_0               | A v -> Y ^   | NOR2x07     | 0.032 | 0.014 |   0.603 |    0.707 | 
     | add_16_26/g1079                   | A ^ -> Y v   | NOR2x07     | 0.027 | 0.011 |   0.614 |    0.718 | 
     | add_16_26/FE_OCPUNCOC165_n_128    | A v -> Y v   | BUFNIx04    | 0.034 | 0.032 |   0.646 |    0.750 | 
     | add_16_26/drc1188                 | A v -> Y ^   | INVx07      | 0.024 | 0.014 |   0.660 |    0.764 | 
     | add_16_26/drc1186                 | A ^ -> Y v   | INVx07      | 0.025 | 0.003 |   0.663 |    0.767 | 
     | add_16_26/g1073                   | A v -> Y ^   | NOR3x02     | 0.036 | 0.026 |   0.689 |    0.793 | 
     | add_16_26/FE_OCPUNCOC166_n_63     | A ^ -> Y ^   | BUFNIx04    | 0.024 | 0.026 |   0.715 |    0.819 | 
     | add_16_26/g1072                   | D ^ -> Y v   | AOI211x01   | 0.069 | 0.022 |   0.737 |    0.841 | 
     | add_16_26/FE_OCPUNCOC167_n_26     | A v -> Y v   | BUFNIx04    | 0.043 | 0.041 |   0.777 |    0.881 | 
     | add_16_26/g1331                   | A v -> Y v   | OR2CLKx06   | 0.035 | 0.039 |   0.816 |    0.920 | 
     | add_16_26/g1066                   | A v -> Y ^   | NAND2CLKx08 | 0.032 | 0.014 |   0.830 |    0.934 | 
     | add_16_26/drc1258                 | A ^ -> Y v   | INVx05      | 0.033 | 0.004 |   0.834 |    0.938 | 
     | add_16_26/drc1256                 | A v -> Y ^   | INVx04      | 0.027 | 0.012 |   0.846 |    0.950 | 
     | add_16_26/g1063                   | A ^ -> Y v   | AOI22x01    | 0.058 | 0.013 |   0.859 |    0.963 | 
     | add_16_26/FE_OCPUNCOC169_n_23     | A v -> Y v   | BUFNIx04    | 0.034 | 0.034 |   0.893 |    0.997 | 
     | add_16_26/FE_OCPUNCOC168_n_23     | A v -> Y v   | BUFNICLKx08 | 0.020 | 0.022 |   0.916 |    1.020 | 
     | add_16_26/g2                      | A v -> Y v   | OR2CLKx06   | 0.026 | 0.030 |   0.945 |    1.049 | 
     | add_16_26/g1058                   | A v -> Y ^   | NAND2CLKx06 | 0.027 | 0.014 |   0.959 |    1.063 | 
     | add_16_26/FE_OCPUNCOC170_n_138    | A ^ -> Y ^   | BUFNIx08    | 0.021 | 0.021 |   0.980 |    1.084 | 
     | add_16_26/drc1262                 | A ^ -> Y v   | INVx07      | 0.024 | 0.005 |   0.985 |    1.089 | 
     | add_16_26/drc1260                 | A v -> Y ^   | INVx07      | 0.017 | 0.009 |   0.994 |    1.098 | 
     | add_16_26/g1055                   | A ^ -> Y v   | AOI22x01    | 0.054 | 0.012 |   1.006 |    1.110 | 
     | add_16_26/FE_OCPUNCOC172_n_24     | A v -> Y v   | BUFNIx04    | 0.032 | 0.033 |   1.039 |    1.143 | 
     | add_16_26/FE_OCPUNCOC171_n_24     | A v -> Y v   | BUFNICLKx08 | 0.022 | 0.024 |   1.063 |    1.167 | 
     | add_16_26/drc1192                 | A v -> Y ^   | INVx02      | 0.022 | 0.013 |   1.075 |    1.179 | 
     | add_16_26/g1052                   | B ^ -> Y ^   | MUX21Dx01   | 0.036 | 0.035 |   1.111 |    1.215 | 
     | add_16_26/FE_OFCC99_add_out_14_   | A ^ -> Y ^   | BUFNIx04    | 0.026 | 0.027 |   1.138 |    1.242 | 
     | \out_reg[14]                      | D ^          | DFFARSx04   | 0.026 | 0.000 |   1.138 |    1.242 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |              |            |           |       |       |  Time   |   Time   | 
     |--------------+------------+-----------+-------+-------+---------+----------| 
     |              | clk ^      |           | 0.000 |       |   0.000 |   -0.104 | 
     | clk__L1_I0   | A ^ -> Y v | INVCLKx10 | 0.007 | 0.007 |   0.007 |   -0.097 | 
     | clk__L2_I0   | A v -> Y ^ | INVCLKx10 | 0.053 | 0.020 |   0.026 |   -0.078 | 
     | \out_reg[14] | CLK ^      | DFFARSx04 | 0.053 | 0.005 |   0.032 |   -0.072 | 
     +----------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin \out_reg[15] /CLK 
Endpoint:   \out_reg[15] /D  (^) checked with  leading edge of 'clk'
Beginpoint: \a_reg_reg[0] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.032
- Setup                         0.283
+ Path Delay                    1.500
= Required Time                 1.248
- Arrival Time                  1.139
= Slack Time                    0.109
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                   |              |             |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                                   | clk ^        |             | 0.000 |       |   0.000 |    0.109 | 
     | clk__L1_I0                        | A ^ -> Y v   | INVCLKx10   | 0.007 | 0.007 |   0.007 |    0.116 | 
     | clk__L2_I0                        | A v -> Y ^   | INVCLKx10   | 0.053 | 0.020 |   0.026 |    0.135 | 
     | \a_reg_reg[0]                     | CLK ^ -> Q ^ | DFFASx02    | 0.048 | 0.128 |   0.154 |    0.264 | 
     | add_16_26/FE_OCPUNCOC150_a_reg_0_ | A ^ -> Y ^   | BUFNIx08    | 0.022 | 0.023 |   0.178 |    0.287 | 
     | add_16_26/FE_OCPUNCOC149_a_reg_0_ | A ^ -> Y ^   | BUFNICLKx08 | 0.019 | 0.020 |   0.198 |    0.307 | 
     | add_16_26/g1129                   | B ^ -> Y v   | NAND2CLKx06 | 0.029 | 0.007 |   0.205 |    0.314 | 
     | add_16_26/g1335                   | B v -> Y v   | OR2x04      | 0.036 | 0.040 |   0.244 |    0.353 | 
     | add_16_26/g1103                   | A v -> Y ^   | NAND2CLKx06 | 0.036 | 0.016 |   0.260 |    0.370 | 
     | add_16_26/FE_OCPUNCOC151_n_116    | A ^ -> Y ^   | BUFNIx08    | 0.023 | 0.024 |   0.284 |    0.393 | 
     | add_16_26/drc1270                 | A ^ -> Y v   | INVx07      | 0.024 | 0.003 |   0.288 |    0.397 | 
     | add_16_26/drc1268                 | A v -> Y ^   | INVx04      | 0.020 | 0.011 |   0.298 |    0.407 | 
     | add_16_26/g1099                   | A ^ -> Y v   | AOI22x01    | 0.052 | 0.013 |   0.311 |    0.420 | 
     | add_16_26/FE_OCPUNCOC152_n_28     | A v -> Y v   | BUFNIx04    | 0.039 | 0.038 |   0.349 |    0.458 | 
     | add_16_26/g1333                   | A v -> Y v   | OR2CLKx07   | 0.033 | 0.034 |   0.383 |    0.492 | 
     | add_16_26/g1094                   | A v -> Y ^   | NAND2CLKx08 | 0.032 | 0.014 |   0.397 |    0.506 | 
     | add_16_26/g1091                   | A ^ -> Y v   | AOI22x01    | 0.048 | 0.013 |   0.410 |    0.519 | 
     | add_16_26/FE_OCPUNCOC153_n_21     | A v -> Y v   | BUFNIx03    | 0.033 | 0.035 |   0.445 |    0.555 | 
     | add_16_26/FE_OCPUNCOC162_n_21     | A v -> Y v   | BUFNIx08    | 0.020 | 0.023 |   0.469 |    0.578 | 
     | add_16_26/g1332                   | A v -> Y v   | OR2CLKx06   | 0.033 | 0.035 |   0.503 |    0.613 | 
     | add_16_26/g1086                   | A v -> Y ^   | NAND2CLKx08 | 0.030 | 0.013 |   0.517 |    0.626 | 
     | add_16_26/g1083                   | A ^ -> Y v   | AOI22x01    | 0.059 | 0.013 |   0.530 |    0.639 | 
     | add_16_26/FE_OCPUNCOC164_n_22     | A v -> Y v   | BUFNIx04    | 0.034 | 0.035 |   0.564 |    0.674 | 
     | add_16_26/FE_OCPUNCOC163_n_22     | A v -> Y v   | BUFNICLKx08 | 0.023 | 0.024 |   0.589 |    0.698 | 
     | add_16_26/FE_RC_7_0               | A v -> Y ^   | NOR2x07     | 0.032 | 0.014 |   0.603 |    0.712 | 
     | add_16_26/g1079                   | A ^ -> Y v   | NOR2x07     | 0.027 | 0.011 |   0.614 |    0.723 | 
     | add_16_26/FE_OCPUNCOC165_n_128    | A v -> Y v   | BUFNIx04    | 0.034 | 0.032 |   0.646 |    0.755 | 
     | add_16_26/drc1188                 | A v -> Y ^   | INVx07      | 0.024 | 0.014 |   0.660 |    0.769 | 
     | add_16_26/drc1186                 | A ^ -> Y v   | INVx07      | 0.025 | 0.003 |   0.663 |    0.772 | 
     | add_16_26/g1073                   | A v -> Y ^   | NOR3x02     | 0.036 | 0.026 |   0.689 |    0.798 | 
     | add_16_26/FE_OCPUNCOC166_n_63     | A ^ -> Y ^   | BUFNIx04    | 0.024 | 0.026 |   0.715 |    0.824 | 
     | add_16_26/g1072                   | D ^ -> Y v   | AOI211x01   | 0.069 | 0.022 |   0.737 |    0.846 | 
     | add_16_26/FE_OCPUNCOC167_n_26     | A v -> Y v   | BUFNIx04    | 0.043 | 0.041 |   0.777 |    0.887 | 
     | add_16_26/g1331                   | A v -> Y v   | OR2CLKx06   | 0.035 | 0.039 |   0.816 |    0.925 | 
     | add_16_26/g1066                   | A v -> Y ^   | NAND2CLKx08 | 0.032 | 0.014 |   0.830 |    0.939 | 
     | add_16_26/drc1258                 | A ^ -> Y v   | INVx05      | 0.033 | 0.004 |   0.834 |    0.943 | 
     | add_16_26/drc1256                 | A v -> Y ^   | INVx04      | 0.027 | 0.012 |   0.846 |    0.955 | 
     | add_16_26/g1063                   | A ^ -> Y v   | AOI22x01    | 0.058 | 0.013 |   0.859 |    0.968 | 
     | add_16_26/FE_OCPUNCOC169_n_23     | A v -> Y v   | BUFNIx04    | 0.034 | 0.034 |   0.893 |    1.003 | 
     | add_16_26/FE_OCPUNCOC168_n_23     | A v -> Y v   | BUFNICLKx08 | 0.020 | 0.022 |   0.916 |    1.025 | 
     | add_16_26/g2                      | A v -> Y v   | OR2CLKx06   | 0.026 | 0.030 |   0.945 |    1.054 | 
     | add_16_26/g1058                   | A v -> Y ^   | NAND2CLKx06 | 0.027 | 0.014 |   0.959 |    1.068 | 
     | add_16_26/FE_OCPUNCOC170_n_138    | A ^ -> Y ^   | BUFNIx08    | 0.021 | 0.021 |   0.980 |    1.089 | 
     | add_16_26/drc1262                 | A ^ -> Y v   | INVx07      | 0.024 | 0.005 |   0.985 |    1.094 | 
     | add_16_26/drc1260                 | A v -> Y ^   | INVx07      | 0.017 | 0.009 |   0.994 |    1.103 | 
     | add_16_26/g1055                   | A ^ -> Y v   | AOI22x01    | 0.054 | 0.012 |   1.006 |    1.115 | 
     | add_16_26/FE_OCPUNCOC172_n_24     | A v -> Y v   | BUFNIx04    | 0.032 | 0.033 |   1.039 |    1.148 | 
     | add_16_26/FE_OCPUNCOC171_n_24     | A v -> Y v   | BUFNICLKx08 | 0.022 | 0.024 |   1.063 |    1.172 | 
     | add_16_26/g1053                   | A v -> Y ^   | NOR2x07     | 0.033 | 0.014 |   1.077 |    1.186 | 
     | add_16_26/g1051                   | A ^ -> Y v   | NOR2x07     | 0.023 | 0.008 |   1.085 |    1.194 | 
     | add_16_26/g1050                   | A v -> Y ^   | INVx02      | 0.022 | 0.012 |   1.096 |    1.206 | 
     | add_16_26/g1049                   | B ^ -> Y ^   | MUX21Dx01   | 0.045 | 0.043 |   1.139 |    1.248 | 
     | \out_reg[15]                      | D ^          | DFFARSx04   | 0.045 | 0.000 |   1.139 |    1.248 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |              |            |           |       |       |  Time   |   Time   | 
     |--------------+------------+-----------+-------+-------+---------+----------| 
     |              | clk ^      |           | 0.000 |       |   0.000 |   -0.109 | 
     | clk__L1_I0   | A ^ -> Y v | INVCLKx10 | 0.007 | 0.007 |   0.007 |   -0.102 | 
     | clk__L2_I0   | A v -> Y ^ | INVCLKx10 | 0.053 | 0.020 |   0.026 |   -0.083 | 
     | \out_reg[15] | CLK ^      | DFFARSx04 | 0.053 | 0.005 |   0.032 |   -0.077 | 
     +----------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin \out_reg[13] /CLK 
Endpoint:   \out_reg[13] /D  (^) checked with  leading edge of 'clk'
Beginpoint: \a_reg_reg[0] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.032
- Setup                         0.291
+ Path Delay                    1.500
= Required Time                 1.240
- Arrival Time                  1.054
= Slack Time                    0.186
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                   |              |             |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                                   | clk ^        |             | 0.000 |       |   0.000 |    0.186 | 
     | clk__L1_I0                        | A ^ -> Y v   | INVCLKx10   | 0.007 | 0.007 |   0.007 |    0.193 | 
     | clk__L2_I0                        | A v -> Y ^   | INVCLKx10   | 0.053 | 0.020 |   0.026 |    0.212 | 
     | \a_reg_reg[0]                     | CLK ^ -> Q v | DFFASx02    | 0.046 | 0.134 |   0.161 |    0.347 | 
     | add_16_26/FE_OCPUNCOC150_a_reg_0_ | A v -> Y v   | BUFNIx08    | 0.023 | 0.026 |   0.186 |    0.372 | 
     | add_16_26/FE_OCPUNCOC149_a_reg_0_ | A v -> Y v   | BUFNICLKx08 | 0.018 | 0.020 |   0.207 |    0.393 | 
     | add_16_26/g1129                   | B v -> Y ^   | NAND2CLKx06 | 0.025 | 0.010 |   0.217 |    0.403 | 
     | add_16_26/g1335                   | B ^ -> Y ^   | OR2x04      | 0.038 | 0.036 |   0.253 |    0.439 | 
     | add_16_26/g1103                   | A ^ -> Y v   | NAND2CLKx06 | 0.041 | 0.006 |   0.259 |    0.445 | 
     | add_16_26/FE_OCPUNCOC151_n_116    | A v -> Y v   | BUFNIx08    | 0.024 | 0.026 |   0.285 |    0.471 | 
     | add_16_26/drc1270                 | A v -> Y ^   | INVx07      | 0.017 | 0.010 |   0.295 |    0.481 | 
     | add_16_26/drc1268                 | A ^ -> Y v   | INVx04      | 0.020 | 0.005 |   0.300 |    0.486 | 
     | add_16_26/g1099                   | A v -> Y ^   | AOI22x01    | 0.050 | 0.019 |   0.319 |    0.505 | 
     | add_16_26/FE_OCPUNCOC152_n_28     | A ^ -> Y ^   | BUFNIx04    | 0.041 | 0.035 |   0.354 |    0.540 | 
     | add_16_26/g1333                   | A ^ -> Y ^   | OR2CLKx07   | 0.035 | 0.034 |   0.388 |    0.574 | 
     | add_16_26/g1094                   | A ^ -> Y v   | NAND2CLKx08 | 0.037 | 0.007 |   0.395 |    0.581 | 
     | add_16_26/g1091                   | A v -> Y ^   | AOI22x01    | 0.044 | 0.021 |   0.416 |    0.602 | 
     | add_16_26/FE_OCPUNCOC153_n_21     | A ^ -> Y ^   | BUFNIx03    | 0.032 | 0.032 |   0.448 |    0.634 | 
     | add_16_26/FE_OCPUNCOC162_n_21     | A ^ -> Y ^   | BUFNIx08    | 0.021 | 0.022 |   0.470 |    0.656 | 
     | add_16_26/g1332                   | A ^ -> Y ^   | OR2CLKx06   | 0.036 | 0.035 |   0.505 |    0.691 | 
     | add_16_26/g1086                   | A ^ -> Y v   | NAND2CLKx08 | 0.033 | 0.007 |   0.512 |    0.698 | 
     | add_16_26/g1083                   | A v -> Y ^   | AOI22x01    | 0.050 | 0.021 |   0.533 |    0.719 | 
     | add_16_26/FE_OCPUNCOC164_n_22     | A ^ -> Y ^   | BUFNIx04    | 0.030 | 0.030 |   0.563 |    0.749 | 
     | add_16_26/FE_OCPUNCOC163_n_22     | A ^ -> Y ^   | BUFNICLKx08 | 0.024 | 0.022 |   0.586 |    0.772 | 
     | add_16_26/FE_RC_7_0               | A ^ -> Y v   | NOR2x07     | 0.035 | 0.011 |   0.596 |    0.782 | 
     | add_16_26/g1079                   | A v -> Y ^   | NOR2x07     | 0.040 | 0.016 |   0.612 |    0.798 | 
     | add_16_26/FE_OCPUNCOC165_n_128    | A ^ -> Y ^   | BUFNIx04    | 0.041 | 0.034 |   0.646 |    0.832 | 
     | add_16_26/drc1188                 | A ^ -> Y v   | INVx07      | 0.041 | 0.003 |   0.649 |    0.835 | 
     | add_16_26/drc1186                 | A v -> Y ^   | INVx07      | 0.024 | 0.013 |   0.662 |    0.848 | 
     | add_16_26/g1073                   | A ^ -> Y v   | NOR3x02     | 0.043 | 0.017 |   0.678 |    0.864 | 
     | add_16_26/FE_OCPUNCOC166_n_63     | A v -> Y v   | BUFNIx04    | 0.027 | 0.029 |   0.708 |    0.894 | 
     | add_16_26/g1072                   | D v -> Y ^   | AOI211x01   | 0.067 | 0.027 |   0.735 |    0.921 | 
     | add_16_26/FE_OCPUNCOC167_n_26     | A ^ -> Y ^   | BUFNIx04    | 0.040 | 0.036 |   0.772 |    0.958 | 
     | add_16_26/g1331                   | A ^ -> Y ^   | OR2CLKx06   | 0.040 | 0.037 |   0.809 |    0.995 | 
     | add_16_26/g1066                   | A ^ -> Y v   | NAND2CLKx08 | 0.037 | 0.006 |   0.815 |    1.001 | 
     | add_16_26/drc1258                 | A v -> Y ^   | INVx05      | 0.034 | 0.013 |   0.828 |    1.014 | 
     | add_16_26/drc1256                 | A ^ -> Y v   | INVx04      | 0.033 | 0.002 |   0.831 |    1.017 | 
     | add_16_26/g1063                   | A v -> Y ^   | AOI22x01    | 0.048 | 0.022 |   0.852 |    1.038 | 
     | add_16_26/FE_OCPUNCOC169_n_23     | A ^ -> Y ^   | BUFNIx04    | 0.029 | 0.030 |   0.882 |    1.068 | 
     | add_16_26/FE_OCPUNCOC168_n_23     | A ^ -> Y ^   | BUFNICLKx08 | 0.020 | 0.021 |   0.903 |    1.089 | 
     | add_16_26/g2                      | A ^ -> Y ^   | OR2CLKx06   | 0.026 | 0.030 |   0.933 |    1.119 | 
     | add_16_26/g1058                   | A ^ -> Y v   | NAND2CLKx06 | 0.031 | 0.008 |   0.941 |    1.127 | 
     | add_16_26/FE_OCPUNCOC170_n_138    | A v -> Y v   | BUFNIx08    | 0.020 | 0.023 |   0.965 |    1.151 | 
     | add_16_26/drc1262                 | A v -> Y ^   | INVx07      | 0.018 | 0.011 |   0.975 |    1.161 | 
     | add_16_26/g1056                   | A ^ -> Y ^   | MUX21Dx01   | 0.040 | 0.050 |   1.025 |    1.211 | 
     | add_16_26/FE_OFCC78_add_out_13_   | A ^ -> Y ^   | BUFNIx03    | 0.028 | 0.029 |   1.054 |    1.240 | 
     | \out_reg[13]                      | D ^          | DFFARSx04   | 0.028 | 0.000 |   1.054 |    1.240 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |              |            |           |       |       |  Time   |   Time   | 
     |--------------+------------+-----------+-------+-------+---------+----------| 
     |              | clk ^      |           | 0.000 |       |   0.000 |   -0.186 | 
     | clk__L1_I0   | A ^ -> Y v | INVCLKx10 | 0.007 | 0.007 |   0.007 |   -0.179 | 
     | clk__L2_I0   | A v -> Y ^ | INVCLKx10 | 0.053 | 0.020 |   0.026 |   -0.160 | 
     | \out_reg[13] | CLK ^      | DFFARSx04 | 0.053 | 0.005 |   0.031 |   -0.154 | 
     +----------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin \out_reg[12] /CLK 
Endpoint:   \out_reg[12] /D  (^) checked with  leading edge of 'clk'
Beginpoint: \a_reg_reg[0] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.031
- Setup                         0.291
+ Path Delay                    1.500
= Required Time                 1.241
- Arrival Time                  0.987
= Slack Time                    0.254
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                   |              |             |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                                   | clk ^        |             | 0.000 |       |   0.000 |    0.254 | 
     | clk__L1_I0                        | A ^ -> Y v   | INVCLKx10   | 0.007 | 0.007 |   0.007 |    0.261 | 
     | clk__L2_I0                        | A v -> Y ^   | INVCLKx10   | 0.053 | 0.020 |   0.026 |    0.280 | 
     | \a_reg_reg[0]                     | CLK ^ -> Q ^ | DFFASx02    | 0.048 | 0.128 |   0.154 |    0.408 | 
     | add_16_26/FE_OCPUNCOC150_a_reg_0_ | A ^ -> Y ^   | BUFNIx08    | 0.022 | 0.023 |   0.178 |    0.431 | 
     | add_16_26/FE_OCPUNCOC149_a_reg_0_ | A ^ -> Y ^   | BUFNICLKx08 | 0.019 | 0.020 |   0.198 |    0.452 | 
     | add_16_26/g1129                   | B ^ -> Y v   | NAND2CLKx06 | 0.029 | 0.007 |   0.205 |    0.458 | 
     | add_16_26/g1335                   | B v -> Y v   | OR2x04      | 0.036 | 0.040 |   0.244 |    0.498 | 
     | add_16_26/g1103                   | A v -> Y ^   | NAND2CLKx06 | 0.036 | 0.016 |   0.260 |    0.514 | 
     | add_16_26/FE_OCPUNCOC151_n_116    | A ^ -> Y ^   | BUFNIx08    | 0.023 | 0.024 |   0.284 |    0.538 | 
     | add_16_26/drc1270                 | A ^ -> Y v   | INVx07      | 0.024 | 0.003 |   0.288 |    0.541 | 
     | add_16_26/drc1268                 | A v -> Y ^   | INVx04      | 0.020 | 0.011 |   0.298 |    0.552 | 
     | add_16_26/g1099                   | A ^ -> Y v   | AOI22x01    | 0.052 | 0.013 |   0.311 |    0.565 | 
     | add_16_26/FE_OCPUNCOC152_n_28     | A v -> Y v   | BUFNIx04    | 0.039 | 0.038 |   0.349 |    0.603 | 
     | add_16_26/g1333                   | A v -> Y v   | OR2CLKx07   | 0.033 | 0.034 |   0.383 |    0.637 | 
     | add_16_26/g1094                   | A v -> Y ^   | NAND2CLKx08 | 0.032 | 0.014 |   0.397 |    0.651 | 
     | add_16_26/g1091                   | A ^ -> Y v   | AOI22x01    | 0.048 | 0.013 |   0.410 |    0.664 | 
     | add_16_26/FE_OCPUNCOC153_n_21     | A v -> Y v   | BUFNIx03    | 0.033 | 0.035 |   0.445 |    0.699 | 
     | add_16_26/FE_OCPUNCOC162_n_21     | A v -> Y v   | BUFNIx08    | 0.020 | 0.023 |   0.469 |    0.723 | 
     | add_16_26/g1332                   | A v -> Y v   | OR2CLKx06   | 0.033 | 0.035 |   0.503 |    0.757 | 
     | add_16_26/g1086                   | A v -> Y ^   | NAND2CLKx08 | 0.030 | 0.013 |   0.517 |    0.771 | 
     | add_16_26/g1083                   | A ^ -> Y v   | AOI22x01    | 0.059 | 0.013 |   0.530 |    0.784 | 
     | add_16_26/FE_OCPUNCOC164_n_22     | A v -> Y v   | BUFNIx04    | 0.034 | 0.035 |   0.564 |    0.818 | 
     | add_16_26/FE_OCPUNCOC163_n_22     | A v -> Y v   | BUFNICLKx08 | 0.023 | 0.024 |   0.589 |    0.842 | 
     | add_16_26/FE_RC_7_0               | A v -> Y ^   | NOR2x07     | 0.032 | 0.014 |   0.603 |    0.857 | 
     | add_16_26/g1079                   | A ^ -> Y v   | NOR2x07     | 0.027 | 0.011 |   0.614 |    0.868 | 
     | add_16_26/FE_OCPUNCOC165_n_128    | A v -> Y v   | BUFNIx04    | 0.034 | 0.032 |   0.646 |    0.900 | 
     | add_16_26/drc1188                 | A v -> Y ^   | INVx07      | 0.024 | 0.014 |   0.660 |    0.914 | 
     | add_16_26/drc1186                 | A ^ -> Y v   | INVx07      | 0.025 | 0.003 |   0.663 |    0.917 | 
     | add_16_26/g1073                   | A v -> Y ^   | NOR3x02     | 0.036 | 0.026 |   0.689 |    0.943 | 
     | add_16_26/FE_OCPUNCOC166_n_63     | A ^ -> Y ^   | BUFNIx04    | 0.024 | 0.026 |   0.715 |    0.969 | 
     | add_16_26/g1072                   | D ^ -> Y v   | AOI211x01   | 0.069 | 0.022 |   0.737 |    0.990 | 
     | add_16_26/FE_OCPUNCOC167_n_26     | A v -> Y v   | BUFNIx04    | 0.043 | 0.041 |   0.777 |    1.031 | 
     | add_16_26/g1331                   | A v -> Y v   | OR2CLKx06   | 0.035 | 0.039 |   0.816 |    1.070 | 
     | add_16_26/g1066                   | A v -> Y ^   | NAND2CLKx08 | 0.032 | 0.014 |   0.830 |    1.084 | 
     | add_16_26/drc1258                 | A ^ -> Y v   | INVx05      | 0.033 | 0.004 |   0.834 |    1.088 | 
     | add_16_26/drc1256                 | A v -> Y ^   | INVx04      | 0.027 | 0.012 |   0.846 |    1.099 | 
     | add_16_26/g1063                   | A ^ -> Y v   | AOI22x01    | 0.058 | 0.013 |   0.859 |    1.113 | 
     | add_16_26/FE_OCPUNCOC169_n_23     | A v -> Y v   | BUFNIx04    | 0.034 | 0.034 |   0.893 |    1.147 | 
     | add_16_26/FE_OCPUNCOC168_n_23     | A v -> Y v   | BUFNICLKx08 | 0.020 | 0.022 |   0.916 |    1.169 | 
     | add_16_26/drc1184                 | A v -> Y ^   | INVx02      | 0.021 | 0.012 |   0.927 |    1.181 | 
     | add_16_26/g1059                   | B ^ -> Y ^   | MUX21Dx01   | 0.032 | 0.032 |   0.959 |    1.213 | 
     | add_16_26/FE_OFCC79_add_out_12_   | A ^ -> Y ^   | BUFNIx03    | 0.028 | 0.027 |   0.987 |    1.241 | 
     | \out_reg[12]                      | D ^          | DFFARSx04   | 0.028 | 0.000 |   0.987 |    1.241 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |              |            |           |       |       |  Time   |   Time   | 
     |--------------+------------+-----------+-------+-------+---------+----------| 
     |              | clk ^      |           | 0.000 |       |   0.000 |   -0.254 | 
     | clk__L1_I0   | A ^ -> Y v | INVCLKx10 | 0.007 | 0.007 |   0.007 |   -0.247 | 
     | clk__L2_I0   | A v -> Y ^ | INVCLKx10 | 0.053 | 0.020 |   0.026 |   -0.227 | 
     | \out_reg[12] | CLK ^      | DFFARSx04 | 0.053 | 0.005 |   0.031 |   -0.222 | 
     +----------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin \out_reg[11] /CLK 
Endpoint:   \out_reg[11] /D  (^) checked with  leading edge of 'clk'
Beginpoint: \a_reg_reg[0] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.031
- Setup                         0.291
+ Path Delay                    1.500
= Required Time                 1.240
- Arrival Time                  0.907
= Slack Time                    0.333
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                   |              |             |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                                   | clk ^        |             | 0.000 |       |   0.000 |    0.333 | 
     | clk__L1_I0                        | A ^ -> Y v   | INVCLKx10   | 0.007 | 0.007 |   0.007 |    0.340 | 
     | clk__L2_I0                        | A v -> Y ^   | INVCLKx10   | 0.053 | 0.020 |   0.026 |    0.359 | 
     | \a_reg_reg[0]                     | CLK ^ -> Q v | DFFASx02    | 0.046 | 0.134 |   0.161 |    0.494 | 
     | add_16_26/FE_OCPUNCOC150_a_reg_0_ | A v -> Y v   | BUFNIx08    | 0.023 | 0.026 |   0.186 |    0.519 | 
     | add_16_26/FE_OCPUNCOC149_a_reg_0_ | A v -> Y v   | BUFNICLKx08 | 0.018 | 0.020 |   0.207 |    0.540 | 
     | add_16_26/g1129                   | B v -> Y ^   | NAND2CLKx06 | 0.025 | 0.010 |   0.217 |    0.550 | 
     | add_16_26/g1335                   | B ^ -> Y ^   | OR2x04      | 0.038 | 0.036 |   0.253 |    0.586 | 
     | add_16_26/g1103                   | A ^ -> Y v   | NAND2CLKx06 | 0.041 | 0.006 |   0.259 |    0.592 | 
     | add_16_26/FE_OCPUNCOC151_n_116    | A v -> Y v   | BUFNIx08    | 0.024 | 0.026 |   0.285 |    0.618 | 
     | add_16_26/drc1270                 | A v -> Y ^   | INVx07      | 0.017 | 0.010 |   0.295 |    0.628 | 
     | add_16_26/drc1268                 | A ^ -> Y v   | INVx04      | 0.020 | 0.005 |   0.300 |    0.633 | 
     | add_16_26/g1099                   | A v -> Y ^   | AOI22x01    | 0.050 | 0.019 |   0.319 |    0.652 | 
     | add_16_26/FE_OCPUNCOC152_n_28     | A ^ -> Y ^   | BUFNIx04    | 0.041 | 0.035 |   0.354 |    0.687 | 
     | add_16_26/g1333                   | A ^ -> Y ^   | OR2CLKx07   | 0.035 | 0.034 |   0.388 |    0.721 | 
     | add_16_26/g1094                   | A ^ -> Y v   | NAND2CLKx08 | 0.037 | 0.007 |   0.395 |    0.728 | 
     | add_16_26/g1091                   | A v -> Y ^   | AOI22x01    | 0.044 | 0.021 |   0.416 |    0.749 | 
     | add_16_26/FE_OCPUNCOC153_n_21     | A ^ -> Y ^   | BUFNIx03    | 0.032 | 0.032 |   0.448 |    0.781 | 
     | add_16_26/FE_OCPUNCOC162_n_21     | A ^ -> Y ^   | BUFNIx08    | 0.021 | 0.022 |   0.470 |    0.803 | 
     | add_16_26/g1332                   | A ^ -> Y ^   | OR2CLKx06   | 0.036 | 0.035 |   0.505 |    0.838 | 
     | add_16_26/g1086                   | A ^ -> Y v   | NAND2CLKx08 | 0.033 | 0.007 |   0.512 |    0.845 | 
     | add_16_26/g1083                   | A v -> Y ^   | AOI22x01    | 0.050 | 0.021 |   0.533 |    0.866 | 
     | add_16_26/FE_OCPUNCOC164_n_22     | A ^ -> Y ^   | BUFNIx04    | 0.030 | 0.030 |   0.563 |    0.896 | 
     | add_16_26/FE_OCPUNCOC163_n_22     | A ^ -> Y ^   | BUFNICLKx08 | 0.024 | 0.022 |   0.586 |    0.919 | 
     | add_16_26/FE_RC_7_0               | A ^ -> Y v   | NOR2x07     | 0.035 | 0.011 |   0.596 |    0.929 | 
     | add_16_26/g1079                   | A v -> Y ^   | NOR2x07     | 0.040 | 0.016 |   0.612 |    0.945 | 
     | add_16_26/FE_OCPUNCOC165_n_128    | A ^ -> Y ^   | BUFNIx04    | 0.041 | 0.034 |   0.646 |    0.979 | 
     | add_16_26/drc1188                 | A ^ -> Y v   | INVx07      | 0.041 | 0.003 |   0.649 |    0.982 | 
     | add_16_26/drc1186                 | A v -> Y ^   | INVx07      | 0.024 | 0.013 |   0.662 |    0.995 | 
     | add_16_26/g1073                   | A ^ -> Y v   | NOR3x02     | 0.043 | 0.017 |   0.678 |    1.011 | 
     | add_16_26/FE_OCPUNCOC166_n_63     | A v -> Y v   | BUFNIx04    | 0.027 | 0.029 |   0.708 |    1.041 | 
     | add_16_26/g1072                   | D v -> Y ^   | AOI211x01   | 0.067 | 0.027 |   0.735 |    1.068 | 
     | add_16_26/FE_OCPUNCOC167_n_26     | A ^ -> Y ^   | BUFNIx04    | 0.040 | 0.036 |   0.772 |    1.105 | 
     | add_16_26/g1331                   | A ^ -> Y ^   | OR2CLKx06   | 0.040 | 0.037 |   0.809 |    1.142 | 
     | add_16_26/g1066                   | A ^ -> Y v   | NAND2CLKx08 | 0.037 | 0.006 |   0.815 |    1.148 | 
     | add_16_26/drc1258                 | A v -> Y ^   | INVx05      | 0.034 | 0.013 |   0.828 |    1.161 | 
     | add_16_26/g1064                   | A ^ -> Y ^   | MUX21Dx01   | 0.038 | 0.050 |   0.878 |    1.211 | 
     | add_16_26/FE_OFCC76_add_out_11_   | A ^ -> Y ^   | BUFNIx03    | 0.028 | 0.029 |   0.907 |    1.240 | 
     | \out_reg[11]                      | D ^          | DFFARSx04   | 0.028 | 0.000 |   0.907 |    1.240 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |              |            |           |       |       |  Time   |   Time   | 
     |--------------+------------+-----------+-------+-------+---------+----------| 
     |              | clk ^      |           | 0.000 |       |   0.000 |   -0.333 | 
     | clk__L1_I0   | A ^ -> Y v | INVCLKx10 | 0.007 | 0.007 |   0.007 |   -0.326 | 
     | clk__L2_I0   | A v -> Y ^ | INVCLKx10 | 0.053 | 0.020 |   0.026 |   -0.307 | 
     | \out_reg[11] | CLK ^      | DFFARSx04 | 0.053 | 0.005 |   0.031 |   -0.302 | 
     +----------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin \out_reg[10] /CLK 
Endpoint:   \out_reg[10] /D  (^) checked with  leading edge of 'clk'
Beginpoint: \a_reg_reg[0] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.031
- Setup                         0.291
+ Path Delay                    1.500
= Required Time                 1.240
- Arrival Time                  0.879
= Slack Time                    0.361
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                   |              |             |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                                   | clk ^        |             | 0.000 |       |   0.000 |    0.361 | 
     | clk__L1_I0                        | A ^ -> Y v   | INVCLKx10   | 0.007 | 0.007 |   0.007 |    0.368 | 
     | clk__L2_I0                        | A v -> Y ^   | INVCLKx10   | 0.053 | 0.020 |   0.026 |    0.387 | 
     | \a_reg_reg[0]                     | CLK ^ -> Q ^ | DFFASx02    | 0.048 | 0.128 |   0.154 |    0.515 | 
     | add_16_26/FE_OCPUNCOC150_a_reg_0_ | A ^ -> Y ^   | BUFNIx08    | 0.022 | 0.023 |   0.178 |    0.538 | 
     | add_16_26/FE_OCPUNCOC149_a_reg_0_ | A ^ -> Y ^   | BUFNICLKx08 | 0.019 | 0.020 |   0.198 |    0.559 | 
     | add_16_26/g1129                   | B ^ -> Y v   | NAND2CLKx06 | 0.029 | 0.007 |   0.205 |    0.565 | 
     | add_16_26/g1335                   | B v -> Y v   | OR2x04      | 0.036 | 0.040 |   0.244 |    0.605 | 
     | add_16_26/g1103                   | A v -> Y ^   | NAND2CLKx06 | 0.036 | 0.016 |   0.260 |    0.621 | 
     | add_16_26/FE_OCPUNCOC151_n_116    | A ^ -> Y ^   | BUFNIx08    | 0.023 | 0.024 |   0.284 |    0.645 | 
     | add_16_26/drc1270                 | A ^ -> Y v   | INVx07      | 0.024 | 0.003 |   0.288 |    0.648 | 
     | add_16_26/drc1268                 | A v -> Y ^   | INVx04      | 0.020 | 0.011 |   0.298 |    0.659 | 
     | add_16_26/g1099                   | A ^ -> Y v   | AOI22x01    | 0.052 | 0.013 |   0.311 |    0.672 | 
     | add_16_26/FE_OCPUNCOC152_n_28     | A v -> Y v   | BUFNIx04    | 0.039 | 0.038 |   0.349 |    0.710 | 
     | add_16_26/g1333                   | A v -> Y v   | OR2CLKx07   | 0.033 | 0.034 |   0.383 |    0.744 | 
     | add_16_26/g1094                   | A v -> Y ^   | NAND2CLKx08 | 0.032 | 0.014 |   0.397 |    0.758 | 
     | add_16_26/g1091                   | A ^ -> Y v   | AOI22x01    | 0.048 | 0.013 |   0.410 |    0.771 | 
     | add_16_26/FE_OCPUNCOC153_n_21     | A v -> Y v   | BUFNIx03    | 0.033 | 0.035 |   0.445 |    0.806 | 
     | add_16_26/FE_OCPUNCOC162_n_21     | A v -> Y v   | BUFNIx08    | 0.020 | 0.023 |   0.469 |    0.830 | 
     | add_16_26/g1332                   | A v -> Y v   | OR2CLKx06   | 0.033 | 0.035 |   0.503 |    0.864 | 
     | add_16_26/g1086                   | A v -> Y ^   | NAND2CLKx08 | 0.030 | 0.013 |   0.517 |    0.878 | 
     | add_16_26/g1083                   | A ^ -> Y v   | AOI22x01    | 0.059 | 0.013 |   0.530 |    0.891 | 
     | add_16_26/FE_OCPUNCOC164_n_22     | A v -> Y v   | BUFNIx04    | 0.034 | 0.035 |   0.564 |    0.925 | 
     | add_16_26/FE_OCPUNCOC163_n_22     | A v -> Y v   | BUFNICLKx08 | 0.023 | 0.024 |   0.589 |    0.949 | 
     | add_16_26/FE_RC_7_0               | A v -> Y ^   | NOR2x07     | 0.032 | 0.014 |   0.603 |    0.964 | 
     | add_16_26/g1079                   | A ^ -> Y v   | NOR2x07     | 0.027 | 0.011 |   0.614 |    0.975 | 
     | add_16_26/FE_OCPUNCOC165_n_128    | A v -> Y v   | BUFNIx04    | 0.034 | 0.032 |   0.646 |    1.007 | 
     | add_16_26/drc1188                 | A v -> Y ^   | INVx07      | 0.024 | 0.014 |   0.660 |    1.021 | 
     | add_16_26/drc1186                 | A ^ -> Y v   | INVx07      | 0.025 | 0.003 |   0.663 |    1.024 | 
     | add_16_26/g1073                   | A v -> Y ^   | NOR3x02     | 0.036 | 0.026 |   0.689 |    1.050 | 
     | add_16_26/FE_OCPUNCOC166_n_63     | A ^ -> Y ^   | BUFNIx04    | 0.024 | 0.026 |   0.715 |    1.076 | 
     | add_16_26/g1072                   | D ^ -> Y v   | AOI211x01   | 0.069 | 0.022 |   0.737 |    1.097 | 
     | add_16_26/FE_OCPUNCOC167_n_26     | A v -> Y v   | BUFNIx04    | 0.043 | 0.041 |   0.777 |    1.138 | 
     | add_16_26/drc1168                 | A v -> Y ^   | INVx04      | 0.038 | 0.013 |   0.790 |    1.151 | 
     | add_16_26/FE_OFCC67_n_72          | A ^ -> Y ^   | BUFNIx03    | 0.026 | 0.028 |   0.818 |    1.179 | 
     | add_16_26/g1067                   | B ^ -> Y ^   | MUX21Dx01   | 0.034 | 0.033 |   0.851 |    1.212 | 
     | add_16_26/FE_OFCC74_add_out_10_   | A ^ -> Y ^   | BUFNIx03    | 0.029 | 0.028 |   0.879 |    1.240 | 
     | \out_reg[10]                      | D ^          | DFFARSx04   | 0.029 | 0.000 |   0.879 |    1.240 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |              |            |           |       |       |  Time   |   Time   | 
     |--------------+------------+-----------+-------+-------+---------+----------| 
     |              | clk ^      |           | 0.000 |       |   0.000 |   -0.361 | 
     | clk__L1_I0   | A ^ -> Y v | INVCLKx10 | 0.007 | 0.007 |   0.007 |   -0.354 | 
     | clk__L2_I0   | A v -> Y ^ | INVCLKx10 | 0.053 | 0.020 |   0.026 |   -0.334 | 
     | \out_reg[10] | CLK ^      | DFFARSx04 | 0.053 | 0.004 |   0.031 |   -0.330 | 
     +----------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin \out_reg[9] /CLK 
Endpoint:   \out_reg[9] /D   (^) checked with  leading edge of 'clk'
Beginpoint: \a_reg_reg[0] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.031
- Setup                         0.289
+ Path Delay                    1.500
= Required Time                 1.242
- Arrival Time                  0.752
= Slack Time                    0.490
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                   |              |             |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                                   | clk ^        |             | 0.000 |       |   0.000 |    0.490 | 
     | clk__L1_I0                        | A ^ -> Y v   | INVCLKx10   | 0.007 | 0.007 |   0.007 |    0.497 | 
     | clk__L2_I0                        | A v -> Y ^   | INVCLKx10   | 0.053 | 0.020 |   0.026 |    0.517 | 
     | \a_reg_reg[0]                     | CLK ^ -> Q ^ | DFFASx02    | 0.048 | 0.128 |   0.154 |    0.645 | 
     | add_16_26/FE_OCPUNCOC150_a_reg_0_ | A ^ -> Y ^   | BUFNIx08    | 0.022 | 0.023 |   0.178 |    0.668 | 
     | add_16_26/FE_OCPUNCOC149_a_reg_0_ | A ^ -> Y ^   | BUFNICLKx08 | 0.019 | 0.020 |   0.198 |    0.688 | 
     | add_16_26/g1129                   | B ^ -> Y v   | NAND2CLKx06 | 0.029 | 0.007 |   0.205 |    0.695 | 
     | add_16_26/g1335                   | B v -> Y v   | OR2x04      | 0.036 | 0.040 |   0.244 |    0.734 | 
     | add_16_26/g1103                   | A v -> Y ^   | NAND2CLKx06 | 0.036 | 0.016 |   0.260 |    0.751 | 
     | add_16_26/FE_OCPUNCOC151_n_116    | A ^ -> Y ^   | BUFNIx08    | 0.023 | 0.024 |   0.284 |    0.774 | 
     | add_16_26/drc1270                 | A ^ -> Y v   | INVx07      | 0.024 | 0.003 |   0.288 |    0.778 | 
     | add_16_26/drc1268                 | A v -> Y ^   | INVx04      | 0.020 | 0.011 |   0.298 |    0.788 | 
     | add_16_26/g1099                   | A ^ -> Y v   | AOI22x01    | 0.052 | 0.013 |   0.311 |    0.801 | 
     | add_16_26/FE_OCPUNCOC152_n_28     | A v -> Y v   | BUFNIx04    | 0.039 | 0.038 |   0.349 |    0.839 | 
     | add_16_26/g1333                   | A v -> Y v   | OR2CLKx07   | 0.033 | 0.034 |   0.383 |    0.873 | 
     | add_16_26/g1094                   | A v -> Y ^   | NAND2CLKx08 | 0.032 | 0.014 |   0.397 |    0.887 | 
     | add_16_26/g1091                   | A ^ -> Y v   | AOI22x01    | 0.048 | 0.013 |   0.410 |    0.900 | 
     | add_16_26/FE_OCPUNCOC153_n_21     | A v -> Y v   | BUFNIx03    | 0.033 | 0.035 |   0.445 |    0.936 | 
     | add_16_26/FE_OCPUNCOC162_n_21     | A v -> Y v   | BUFNIx08    | 0.020 | 0.023 |   0.469 |    0.959 | 
     | add_16_26/g1332                   | A v -> Y v   | OR2CLKx06   | 0.033 | 0.035 |   0.503 |    0.994 | 
     | add_16_26/g1086                   | A v -> Y ^   | NAND2CLKx08 | 0.030 | 0.013 |   0.517 |    1.007 | 
     | add_16_26/g1083                   | A ^ -> Y v   | AOI22x01    | 0.059 | 0.013 |   0.530 |    1.020 | 
     | add_16_26/FE_OCPUNCOC164_n_22     | A v -> Y v   | BUFNIx04    | 0.034 | 0.035 |   0.564 |    1.055 | 
     | add_16_26/FE_OCPUNCOC163_n_22     | A v -> Y v   | BUFNICLKx08 | 0.023 | 0.024 |   0.589 |    1.079 | 
     | add_16_26/FE_RC_7_0               | A v -> Y ^   | NOR2x07     | 0.032 | 0.014 |   0.603 |    1.093 | 
     | add_16_26/g1079                   | A ^ -> Y v   | NOR2x07     | 0.027 | 0.011 |   0.614 |    1.104 | 
     | add_16_26/g1077                   | A v -> Y ^   | NOR2x07     | 0.029 | 0.012 |   0.625 |    1.116 | 
     | add_16_26/FE_OFC82_n_129          | A ^ -> Y ^   | BUFNIx08    | 0.023 | 0.022 |   0.647 |    1.137 | 
     | add_16_26/g1075                   | A ^ -> Y v   | NOR2x07     | 0.029 | 0.008 |   0.655 |    1.145 | 
     | add_16_26/g1074                   | A v -> Y ^   | INVCLKx02   | 0.023 | 0.011 |   0.666 |    1.156 | 
     | add_16_26/g1070                   | A ^ -> Y ^   | MUX21Dx01   | 0.042 | 0.053 |   0.719 |    1.209 | 
     | add_16_26/FE_OFCC69_add_out_9_    | A ^ -> Y ^   | BUFNIx03    | 0.034 | 0.033 |   0.752 |    1.242 | 
     | \out_reg[9]                       | D ^          | DFFARSx04   | 0.034 | 0.000 |   0.752 |    1.242 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |             |            |           |       |       |  Time   |   Time   | 
     |-------------+------------+-----------+-------+-------+---------+----------| 
     |             | clk ^      |           | 0.000 |       |   0.000 |   -0.490 | 
     | clk__L1_I0  | A ^ -> Y v | INVCLKx10 | 0.007 | 0.007 |   0.007 |   -0.483 | 
     | clk__L2_I0  | A v -> Y ^ | INVCLKx10 | 0.053 | 0.020 |   0.026 |   -0.464 | 
     | \out_reg[9] | CLK ^      | DFFARSx04 | 0.053 | 0.004 |   0.031 |   -0.459 | 
     +---------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin \out_reg[8] /CLK 
Endpoint:   \out_reg[8] /D   (^) checked with  leading edge of 'clk'
Beginpoint: \a_reg_reg[0] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.031
- Setup                         0.289
+ Path Delay                    1.500
= Required Time                 1.242
- Arrival Time                  0.748
= Slack Time                    0.494
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                   |              |             |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                                   | clk ^        |             | 0.000 |       |   0.000 |    0.494 | 
     | clk__L1_I0                        | A ^ -> Y v   | INVCLKx10   | 0.007 | 0.007 |   0.007 |    0.501 | 
     | clk__L2_I0                        | A v -> Y ^   | INVCLKx10   | 0.053 | 0.020 |   0.026 |    0.520 | 
     | \a_reg_reg[0]                     | CLK ^ -> Q ^ | DFFASx02    | 0.048 | 0.128 |   0.154 |    0.649 | 
     | add_16_26/FE_OCPUNCOC150_a_reg_0_ | A ^ -> Y ^   | BUFNIx08    | 0.022 | 0.023 |   0.178 |    0.672 | 
     | add_16_26/FE_OCPUNCOC149_a_reg_0_ | A ^ -> Y ^   | BUFNICLKx08 | 0.019 | 0.020 |   0.198 |    0.692 | 
     | add_16_26/g1129                   | B ^ -> Y v   | NAND2CLKx06 | 0.029 | 0.007 |   0.205 |    0.699 | 
     | add_16_26/g1335                   | B v -> Y v   | OR2x04      | 0.036 | 0.040 |   0.244 |    0.738 | 
     | add_16_26/g1103                   | A v -> Y ^   | NAND2CLKx06 | 0.036 | 0.016 |   0.261 |    0.755 | 
     | add_16_26/FE_OCPUNCOC151_n_116    | A ^ -> Y ^   | BUFNIx08    | 0.023 | 0.024 |   0.284 |    0.778 | 
     | add_16_26/drc1270                 | A ^ -> Y v   | INVx07      | 0.024 | 0.003 |   0.288 |    0.782 | 
     | add_16_26/drc1268                 | A v -> Y ^   | INVx04      | 0.020 | 0.011 |   0.298 |    0.792 | 
     | add_16_26/g1099                   | A ^ -> Y v   | AOI22x01    | 0.052 | 0.013 |   0.311 |    0.805 | 
     | add_16_26/FE_OCPUNCOC152_n_28     | A v -> Y v   | BUFNIx04    | 0.039 | 0.038 |   0.349 |    0.843 | 
     | add_16_26/g1333                   | A v -> Y v   | OR2CLKx07   | 0.033 | 0.034 |   0.383 |    0.877 | 
     | add_16_26/g1094                   | A v -> Y ^   | NAND2CLKx08 | 0.032 | 0.014 |   0.397 |    0.891 | 
     | add_16_26/g1091                   | A ^ -> Y v   | AOI22x01    | 0.048 | 0.013 |   0.410 |    0.904 | 
     | add_16_26/FE_OCPUNCOC153_n_21     | A v -> Y v   | BUFNIx03    | 0.033 | 0.035 |   0.445 |    0.940 | 
     | add_16_26/FE_OCPUNCOC162_n_21     | A v -> Y v   | BUFNIx08    | 0.020 | 0.023 |   0.469 |    0.963 | 
     | add_16_26/g1332                   | A v -> Y v   | OR2CLKx06   | 0.033 | 0.035 |   0.504 |    0.998 | 
     | add_16_26/g1086                   | A v -> Y ^   | NAND2CLKx08 | 0.030 | 0.013 |   0.517 |    1.011 | 
     | add_16_26/g1083                   | A ^ -> Y v   | AOI22x01    | 0.059 | 0.013 |   0.530 |    1.024 | 
     | add_16_26/FE_OCPUNCOC164_n_22     | A v -> Y v   | BUFNIx04    | 0.034 | 0.035 |   0.564 |    1.059 | 
     | add_16_26/FE_OCPUNCOC163_n_22     | A v -> Y v   | BUFNICLKx08 | 0.023 | 0.024 |   0.589 |    1.083 | 
     | add_16_26/FE_RC_7_0               | A v -> Y ^   | NOR2x07     | 0.032 | 0.014 |   0.603 |    1.097 | 
     | add_16_26/g1079                   | A ^ -> Y v   | NOR2x07     | 0.027 | 0.011 |   0.614 |    1.108 | 
     | add_16_26/FE_OCPUNCOC165_n_128    | A v -> Y v   | BUFNIx04    | 0.034 | 0.032 |   0.646 |    1.140 | 
     | add_16_26/drc1188                 | A v -> Y ^   | INVx07      | 0.024 | 0.014 |   0.660 |    1.154 | 
     | add_16_26/g1076                   | A ^ -> Y ^   | MUX21Dx01   | 0.045 | 0.054 |   0.714 |    1.208 | 
     | add_16_26/FE_OFCC68_add_out_8_    | A ^ -> Y ^   | BUFNIx03    | 0.035 | 0.034 |   0.748 |    1.242 | 
     | \out_reg[8]                       | D ^          | DFFARSx04   | 0.035 | 0.000 |   0.748 |    1.242 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |             |            |           |       |       |  Time   |   Time   | 
     |-------------+------------+-----------+-------+-------+---------+----------| 
     |             | clk ^      |           | 0.000 |       |   0.000 |   -0.494 | 
     | clk__L1_I0  | A ^ -> Y v | INVCLKx10 | 0.007 | 0.007 |   0.007 |   -0.487 | 
     | clk__L2_I0  | A v -> Y ^ | INVCLKx10 | 0.053 | 0.020 |   0.026 |   -0.468 | 
     | \out_reg[8] | CLK ^      | DFFARSx04 | 0.053 | 0.005 |   0.031 |   -0.463 | 
     +---------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin \out_reg[7] /CLK 
Endpoint:   \out_reg[7] /D   (^) checked with  leading edge of 'clk'
Beginpoint: \a_reg_reg[0] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.032
- Setup                         0.283
+ Path Delay                    1.500
= Required Time                 1.249
- Arrival Time                  0.658
= Slack Time                    0.591
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                   |              |             |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                                   | clk ^        |             | 0.000 |       |   0.000 |    0.591 | 
     | clk__L1_I0                        | A ^ -> Y v   | INVCLKx10   | 0.007 | 0.007 |   0.007 |    0.598 | 
     | clk__L2_I0                        | A v -> Y ^   | INVCLKx10   | 0.053 | 0.020 |   0.026 |    0.617 | 
     | \a_reg_reg[0]                     | CLK ^ -> Q ^ | DFFASx02    | 0.048 | 0.128 |   0.154 |    0.745 | 
     | add_16_26/FE_OCPUNCOC150_a_reg_0_ | A ^ -> Y ^   | BUFNIx08    | 0.022 | 0.023 |   0.178 |    0.769 | 
     | add_16_26/FE_OCPUNCOC149_a_reg_0_ | A ^ -> Y ^   | BUFNICLKx08 | 0.019 | 0.020 |   0.198 |    0.789 | 
     | add_16_26/g1129                   | B ^ -> Y v   | NAND2CLKx06 | 0.029 | 0.007 |   0.205 |    0.796 | 
     | add_16_26/g1335                   | B v -> Y v   | OR2x04      | 0.036 | 0.040 |   0.244 |    0.835 | 
     | add_16_26/g1103                   | A v -> Y ^   | NAND2CLKx06 | 0.036 | 0.016 |   0.260 |    0.852 | 
     | add_16_26/FE_OCPUNCOC151_n_116    | A ^ -> Y ^   | BUFNIx08    | 0.023 | 0.024 |   0.284 |    0.875 | 
     | add_16_26/drc1270                 | A ^ -> Y v   | INVx07      | 0.024 | 0.003 |   0.288 |    0.879 | 
     | add_16_26/drc1268                 | A v -> Y ^   | INVx04      | 0.020 | 0.011 |   0.298 |    0.889 | 
     | add_16_26/g1099                   | A ^ -> Y v   | AOI22x01    | 0.052 | 0.013 |   0.311 |    0.902 | 
     | add_16_26/FE_OCPUNCOC152_n_28     | A v -> Y v   | BUFNIx04    | 0.039 | 0.038 |   0.349 |    0.940 | 
     | add_16_26/g1333                   | A v -> Y v   | OR2CLKx07   | 0.033 | 0.034 |   0.383 |    0.974 | 
     | add_16_26/g1094                   | A v -> Y ^   | NAND2CLKx08 | 0.032 | 0.014 |   0.397 |    0.988 | 
     | add_16_26/g1091                   | A ^ -> Y v   | AOI22x01    | 0.048 | 0.013 |   0.410 |    1.001 | 
     | add_16_26/FE_OCPUNCOC153_n_21     | A v -> Y v   | BUFNIx03    | 0.033 | 0.035 |   0.445 |    1.036 | 
     | add_16_26/FE_OCPUNCOC162_n_21     | A v -> Y v   | BUFNIx08    | 0.020 | 0.023 |   0.469 |    1.060 | 
     | add_16_26/g1332                   | A v -> Y v   | OR2CLKx06   | 0.033 | 0.035 |   0.503 |    1.095 | 
     | add_16_26/g1086                   | A v -> Y ^   | NAND2CLKx08 | 0.030 | 0.013 |   0.517 |    1.108 | 
     | add_16_26/g1083                   | A ^ -> Y v   | AOI22x01    | 0.059 | 0.013 |   0.530 |    1.121 | 
     | add_16_26/FE_OCPUNCOC164_n_22     | A v -> Y v   | BUFNIx04    | 0.034 | 0.035 |   0.564 |    1.155 | 
     | add_16_26/FE_OCPUNCOC163_n_22     | A v -> Y v   | BUFNICLKx08 | 0.023 | 0.024 |   0.589 |    1.180 | 
     | add_16_26/drc1180                 | A v -> Y ^   | INVx02      | 0.022 | 0.012 |   0.601 |    1.192 | 
     | add_16_26/g1080                   | A ^ -> Y ^   | MUX21Dx01   | 0.052 | 0.057 |   0.658 |    1.249 | 
     | \out_reg[7]                       | D ^          | DFFARSx04   | 0.052 | 0.000 |   0.658 |    1.249 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |             |            |           |       |       |  Time   |   Time   | 
     |-------------+------------+-----------+-------+-------+---------+----------| 
     |             | clk ^      |           | 0.000 |       |   0.000 |   -0.591 | 
     | clk__L1_I0  | A ^ -> Y v | INVCLKx10 | 0.007 | 0.007 |   0.007 |   -0.584 | 
     | clk__L2_I0  | A v -> Y ^ | INVCLKx10 | 0.053 | 0.020 |   0.026 |   -0.565 | 
     | \out_reg[7] | CLK ^      | DFFARSx04 | 0.053 | 0.005 |   0.032 |   -0.559 | 
     +---------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin \out_reg[6] /CLK 
Endpoint:   \out_reg[6] /D   (^) checked with  leading edge of 'clk'
Beginpoint: \a_reg_reg[0] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.032
- Setup                         0.292
+ Path Delay                    1.500
= Required Time                 1.240
- Arrival Time                  0.595
= Slack Time                    0.645
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                   |              |             |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                                   | clk ^        |             | 0.000 |       |   0.000 |    0.645 | 
     | clk__L1_I0                        | A ^ -> Y v   | INVCLKx10   | 0.007 | 0.007 |   0.007 |    0.652 | 
     | clk__L2_I0                        | A v -> Y ^   | INVCLKx10   | 0.053 | 0.020 |   0.026 |    0.672 | 
     | \a_reg_reg[0]                     | CLK ^ -> Q ^ | DFFASx02    | 0.048 | 0.128 |   0.154 |    0.800 | 
     | add_16_26/FE_OCPUNCOC150_a_reg_0_ | A ^ -> Y ^   | BUFNIx08    | 0.022 | 0.023 |   0.178 |    0.823 | 
     | add_16_26/FE_OCPUNCOC149_a_reg_0_ | A ^ -> Y ^   | BUFNICLKx08 | 0.019 | 0.020 |   0.198 |    0.843 | 
     | add_16_26/g1129                   | B ^ -> Y v   | NAND2CLKx06 | 0.029 | 0.007 |   0.205 |    0.850 | 
     | add_16_26/g1335                   | B v -> Y v   | OR2x04      | 0.036 | 0.040 |   0.244 |    0.890 | 
     | add_16_26/g1103                   | A v -> Y ^   | NAND2CLKx06 | 0.036 | 0.016 |   0.260 |    0.906 | 
     | add_16_26/FE_OCPUNCOC151_n_116    | A ^ -> Y ^   | BUFNIx08    | 0.023 | 0.024 |   0.284 |    0.929 | 
     | add_16_26/drc1270                 | A ^ -> Y v   | INVx07      | 0.024 | 0.003 |   0.288 |    0.933 | 
     | add_16_26/drc1268                 | A v -> Y ^   | INVx04      | 0.020 | 0.011 |   0.298 |    0.944 | 
     | add_16_26/g1099                   | A ^ -> Y v   | AOI22x01    | 0.052 | 0.013 |   0.311 |    0.956 | 
     | add_16_26/FE_OCPUNCOC152_n_28     | A v -> Y v   | BUFNIx04    | 0.039 | 0.038 |   0.349 |    0.994 | 
     | add_16_26/g1333                   | A v -> Y v   | OR2CLKx07   | 0.033 | 0.034 |   0.383 |    1.028 | 
     | add_16_26/g1094                   | A v -> Y ^   | NAND2CLKx08 | 0.032 | 0.014 |   0.397 |    1.042 | 
     | add_16_26/g1091                   | A ^ -> Y v   | AOI22x01    | 0.048 | 0.013 |   0.410 |    1.055 | 
     | add_16_26/FE_OCPUNCOC153_n_21     | A v -> Y v   | BUFNIx03    | 0.033 | 0.035 |   0.445 |    1.091 | 
     | add_16_26/FE_OCPUNCOC162_n_21     | A v -> Y v   | BUFNIx08    | 0.020 | 0.023 |   0.469 |    1.114 | 
     | add_16_26/g1332                   | A v -> Y v   | OR2CLKx06   | 0.033 | 0.035 |   0.503 |    1.149 | 
     | add_16_26/g1086                   | A v -> Y ^   | NAND2CLKx08 | 0.030 | 0.013 |   0.517 |    1.162 | 
     | add_16_26/g1084                   | A ^ -> Y ^   | MUX21Dx01   | 0.039 | 0.050 |   0.567 |    1.212 | 
     | add_16_26/FE_OFCC64_add_out_6_    | A ^ -> Y ^   | BUFNIx04    | 0.026 | 0.028 |   0.595 |    1.240 | 
     | \out_reg[6]                       | D ^          | DFFARSx04   | 0.026 | 0.000 |   0.595 |    1.240 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |             |            |           |       |       |  Time   |   Time   | 
     |-------------+------------+-----------+-------+-------+---------+----------| 
     |             | clk ^      |           | 0.000 |       |   0.000 |   -0.645 | 
     | clk__L1_I0  | A ^ -> Y v | INVCLKx10 | 0.007 | 0.007 |   0.007 |   -0.638 | 
     | clk__L2_I0  | A v -> Y ^ | INVCLKx10 | 0.053 | 0.020 |   0.026 |   -0.619 | 
     | \out_reg[6] | CLK ^      | DFFARSx04 | 0.053 | 0.005 |   0.032 |   -0.613 | 
     +---------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin \out_reg[5] /CLK 
Endpoint:   \out_reg[5] /D   (^) checked with  leading edge of 'clk'
Beginpoint: \a_reg_reg[0] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.032
- Setup                         0.290
+ Path Delay                    1.500
= Required Time                 1.242
- Arrival Time                  0.560
= Slack Time                    0.683
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                   |              |             |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                                   | clk ^        |             | 0.000 |       |   0.000 |    0.682 | 
     | clk__L1_I0                        | A ^ -> Y v   | INVCLKx10   | 0.007 | 0.007 |   0.007 |    0.689 | 
     | clk__L2_I0                        | A v -> Y ^   | INVCLKx10   | 0.053 | 0.020 |   0.026 |    0.709 | 
     | \a_reg_reg[0]                     | CLK ^ -> Q ^ | DFFASx02    | 0.048 | 0.128 |   0.154 |    0.837 | 
     | add_16_26/FE_OCPUNCOC150_a_reg_0_ | A ^ -> Y ^   | BUFNIx08    | 0.022 | 0.023 |   0.178 |    0.860 | 
     | add_16_26/FE_OCPUNCOC149_a_reg_0_ | A ^ -> Y ^   | BUFNICLKx08 | 0.019 | 0.020 |   0.198 |    0.880 | 
     | add_16_26/g1129                   | B ^ -> Y v   | NAND2CLKx06 | 0.029 | 0.007 |   0.205 |    0.887 | 
     | add_16_26/g1335                   | B v -> Y v   | OR2x04      | 0.036 | 0.040 |   0.244 |    0.927 | 
     | add_16_26/g1103                   | A v -> Y ^   | NAND2CLKx06 | 0.036 | 0.016 |   0.260 |    0.943 | 
     | add_16_26/FE_OCPUNCOC151_n_116    | A ^ -> Y ^   | BUFNIx08    | 0.023 | 0.024 |   0.284 |    0.967 | 
     | add_16_26/drc1270                 | A ^ -> Y v   | INVx07      | 0.024 | 0.003 |   0.288 |    0.970 | 
     | add_16_26/drc1268                 | A v -> Y ^   | INVx04      | 0.020 | 0.011 |   0.298 |    0.981 | 
     | add_16_26/g1099                   | A ^ -> Y v   | AOI22x01    | 0.052 | 0.013 |   0.311 |    0.993 | 
     | add_16_26/FE_OCPUNCOC152_n_28     | A v -> Y v   | BUFNIx04    | 0.039 | 0.038 |   0.349 |    1.031 | 
     | add_16_26/g1333                   | A v -> Y v   | OR2CLKx07   | 0.033 | 0.034 |   0.383 |    1.066 | 
     | add_16_26/g1094                   | A v -> Y ^   | NAND2CLKx08 | 0.032 | 0.014 |   0.397 |    1.080 | 
     | add_16_26/g1091                   | A ^ -> Y v   | AOI22x01    | 0.048 | 0.013 |   0.410 |    1.093 | 
     | add_16_26/FE_OCPUNCOC153_n_21     | A v -> Y v   | BUFNIx03    | 0.033 | 0.035 |   0.445 |    1.128 | 
     | add_16_26/FE_OCPUNCOC162_n_21     | A v -> Y v   | BUFNIx08    | 0.020 | 0.023 |   0.469 |    1.151 | 
     | add_16_26/drc1172                 | A v -> Y ^   | INVx02      | 0.020 | 0.011 |   0.480 |    1.162 | 
     | add_16_26/g1087                   | A ^ -> Y ^   | MUX21Dx01   | 0.038 | 0.049 |   0.529 |    1.212 | 
     | add_16_26/FE_OFCC70_add_out_5_    | A ^ -> Y ^   | BUFNIx03    | 0.030 | 0.030 |   0.560 |    1.242 | 
     | \out_reg[5]                       | D ^          | DFFARSx04   | 0.030 | 0.000 |   0.560 |    1.242 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |             |            |           |       |       |  Time   |   Time   | 
     |-------------+------------+-----------+-------+-------+---------+----------| 
     |             | clk ^      |           | 0.000 |       |   0.000 |   -0.683 | 
     | clk__L1_I0  | A ^ -> Y v | INVCLKx10 | 0.007 | 0.007 |   0.007 |   -0.676 | 
     | clk__L2_I0  | A v -> Y ^ | INVCLKx10 | 0.053 | 0.020 |   0.026 |   -0.656 | 
     | \out_reg[5] | CLK ^      | DFFARSx04 | 0.053 | 0.006 |   0.032 |   -0.650 | 
     +---------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin \out_reg[4] /CLK 
Endpoint:   \out_reg[4] /D   (^) checked with  leading edge of 'clk'
Beginpoint: \a_reg_reg[0] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.032
- Setup                         0.289
+ Path Delay                    1.500
= Required Time                 1.243
- Arrival Time                  0.483
= Slack Time                    0.760
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                   |              |             |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                                   | clk ^        |             | 0.000 |       |   0.000 |    0.760 | 
     | clk__L1_I0                        | A ^ -> Y v   | INVCLKx10   | 0.007 | 0.007 |   0.007 |    0.767 | 
     | clk__L2_I0                        | A v -> Y ^   | INVCLKx10   | 0.053 | 0.020 |   0.026 |    0.787 | 
     | \a_reg_reg[0]                     | CLK ^ -> Q ^ | DFFASx02    | 0.048 | 0.128 |   0.155 |    0.915 | 
     | add_16_26/FE_OCPUNCOC150_a_reg_0_ | A ^ -> Y ^   | BUFNIx08    | 0.022 | 0.023 |   0.178 |    0.938 | 
     | add_16_26/FE_OCPUNCOC149_a_reg_0_ | A ^ -> Y ^   | BUFNICLKx08 | 0.019 | 0.020 |   0.198 |    0.958 | 
     | add_16_26/g1129                   | B ^ -> Y v   | NAND2CLKx06 | 0.029 | 0.007 |   0.205 |    0.965 | 
     | add_16_26/g1335                   | B v -> Y v   | OR2x04      | 0.036 | 0.040 |   0.244 |    1.005 | 
     | add_16_26/g1103                   | A v -> Y ^   | NAND2CLKx06 | 0.036 | 0.016 |   0.261 |    1.021 | 
     | add_16_26/FE_OCPUNCOC151_n_116    | A ^ -> Y ^   | BUFNIx08    | 0.023 | 0.024 |   0.284 |    1.044 | 
     | add_16_26/drc1270                 | A ^ -> Y v   | INVx07      | 0.024 | 0.003 |   0.288 |    1.048 | 
     | add_16_26/drc1268                 | A v -> Y ^   | INVx04      | 0.020 | 0.011 |   0.298 |    1.059 | 
     | add_16_26/g1099                   | A ^ -> Y v   | AOI22x01    | 0.052 | 0.013 |   0.311 |    1.071 | 
     | add_16_26/FE_OCPUNCOC152_n_28     | A v -> Y v   | BUFNIx04    | 0.039 | 0.038 |   0.349 |    1.109 | 
     | add_16_26/g1333                   | A v -> Y v   | OR2CLKx07   | 0.033 | 0.034 |   0.383 |    1.143 | 
     | add_16_26/g1094                   | A v -> Y ^   | NAND2CLKx08 | 0.032 | 0.014 |   0.397 |    1.157 | 
     | add_16_26/g1092                   | A ^ -> Y ^   | MUX21Dx01   | 0.043 | 0.055 |   0.452 |    1.212 | 
     | add_16_26/FE_OFCC62_add_out_4_    | A ^ -> Y ^   | BUFNIx03    | 0.031 | 0.031 |   0.483 |    1.243 | 
     | \out_reg[4]                       | D ^          | DFFARSx04   | 0.031 | 0.000 |   0.483 |    1.243 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |             |            |           |       |       |  Time   |   Time   | 
     |-------------+------------+-----------+-------+-------+---------+----------| 
     |             | clk ^      |           | 0.000 |       |   0.000 |   -0.760 | 
     | clk__L1_I0  | A ^ -> Y v | INVCLKx10 | 0.007 | 0.007 |   0.007 |   -0.753 | 
     | clk__L2_I0  | A v -> Y ^ | INVCLKx10 | 0.053 | 0.020 |   0.026 |   -0.734 | 
     | \out_reg[4] | CLK ^      | DFFARSx04 | 0.053 | 0.006 |   0.032 |   -0.728 | 
     +---------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin \out_reg[3] /CLK 
Endpoint:   \out_reg[3] /D   (^) checked with  leading edge of 'clk'
Beginpoint: \a_reg_reg[0] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.033
- Setup                         0.289
+ Path Delay                    1.500
= Required Time                 1.244
- Arrival Time                  0.470
= Slack Time                    0.774
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                   |              |             |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                                   | clk ^        |             | 0.000 |       |   0.000 |    0.774 | 
     | clk__L1_I0                        | A ^ -> Y v   | INVCLKx10   | 0.007 | 0.007 |   0.007 |    0.781 | 
     | clk__L2_I0                        | A v -> Y ^   | INVCLKx10   | 0.053 | 0.020 |   0.026 |    0.800 | 
     | \a_reg_reg[0]                     | CLK ^ -> Q ^ | DFFASx02    | 0.048 | 0.128 |   0.154 |    0.928 | 
     | add_16_26/FE_OCPUNCOC150_a_reg_0_ | A ^ -> Y ^   | BUFNIx08    | 0.022 | 0.023 |   0.178 |    0.951 | 
     | add_16_26/FE_OCPUNCOC149_a_reg_0_ | A ^ -> Y ^   | BUFNICLKx08 | 0.019 | 0.020 |   0.198 |    0.971 | 
     | add_16_26/g1129                   | B ^ -> Y v   | NAND2CLKx06 | 0.029 | 0.007 |   0.205 |    0.978 | 
     | add_16_26/g1335                   | B v -> Y v   | OR2x04      | 0.036 | 0.040 |   0.244 |    1.018 | 
     | add_16_26/g1103                   | A v -> Y ^   | NAND2CLKx06 | 0.036 | 0.016 |   0.260 |    1.034 | 
     | add_16_26/FE_OCPUNCOC151_n_116    | A ^ -> Y ^   | BUFNIx08    | 0.023 | 0.024 |   0.284 |    1.058 | 
     | add_16_26/drc1270                 | A ^ -> Y v   | INVx07      | 0.024 | 0.003 |   0.288 |    1.061 | 
     | add_16_26/drc1268                 | A v -> Y ^   | INVx04      | 0.020 | 0.011 |   0.298 |    1.072 | 
     | add_16_26/g1099                   | A ^ -> Y v   | AOI22x01    | 0.052 | 0.013 |   0.311 |    1.085 | 
     | add_16_26/FE_OCPUNCOC152_n_28     | A v -> Y v   | BUFNIx04    | 0.039 | 0.038 |   0.349 |    1.122 | 
     | add_16_26/drc1176                 | A v -> Y ^   | INVx02      | 0.035 | 0.016 |   0.365 |    1.139 | 
     | add_16_26/FE_OFCC71_n_70          | A ^ -> Y ^   | BUFNIx03    | 0.030 | 0.030 |   0.394 |    1.168 | 
     | add_16_26/g1095                   | A ^ -> Y ^   | MUX21Dx01   | 0.034 | 0.045 |   0.440 |    1.213 | 
     | add_16_26/FE_OFCC72_add_out_3_    | A ^ -> Y ^   | BUFNIx03    | 0.031 | 0.030 |   0.470 |    1.243 | 
     | \out_reg[3]                       | D ^          | DFFARSx04   | 0.031 | 0.000 |   0.470 |    1.244 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |             |            |           |       |       |  Time   |   Time   | 
     |-------------+------------+-----------+-------+-------+---------+----------| 
     |             | clk ^      |           | 0.000 |       |   0.000 |   -0.774 | 
     | clk__L1_I0  | A ^ -> Y v | INVCLKx10 | 0.007 | 0.007 |   0.007 |   -0.767 | 
     | clk__L2_I0  | A v -> Y ^ | INVCLKx10 | 0.053 | 0.020 |   0.026 |   -0.747 | 
     | \out_reg[3] | CLK ^      | DFFARSx04 | 0.053 | 0.006 |   0.033 |   -0.741 | 
     +---------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin \out_reg[2] /CLK 
Endpoint:   \out_reg[2] /D   (^) checked with  leading edge of 'clk'
Beginpoint: \a_reg_reg[0] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.033
- Setup                         0.288
+ Path Delay                    1.500
= Required Time                 1.245
- Arrival Time                  0.359
= Slack Time                    0.886
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                   |              |             |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                                   | clk ^        |             | 0.000 |       |   0.000 |    0.886 | 
     | clk__L1_I0                        | A ^ -> Y v   | INVCLKx10   | 0.007 | 0.007 |   0.007 |    0.893 | 
     | clk__L2_I0                        | A v -> Y ^   | INVCLKx10   | 0.053 | 0.020 |   0.026 |    0.912 | 
     | \a_reg_reg[0]                     | CLK ^ -> Q v | DFFASx02    | 0.046 | 0.134 |   0.161 |    1.047 | 
     | add_16_26/FE_OCPUNCOC150_a_reg_0_ | A v -> Y v   | BUFNIx08    | 0.023 | 0.026 |   0.186 |    1.072 | 
     | add_16_26/FE_OCPUNCOC149_a_reg_0_ | A v -> Y v   | BUFNICLKx08 | 0.018 | 0.020 |   0.207 |    1.093 | 
     | add_16_26/g1129                   | B v -> Y ^   | NAND2CLKx06 | 0.025 | 0.010 |   0.217 |    1.103 | 
     | add_16_26/g1335                   | B ^ -> Y ^   | OR2x04      | 0.038 | 0.036 |   0.253 |    1.139 | 
     | add_16_26/g1103                   | A ^ -> Y v   | NAND2CLKx06 | 0.041 | 0.006 |   0.259 |    1.145 | 
     | add_16_26/FE_OCPUNCOC151_n_116    | A v -> Y v   | BUFNIx08    | 0.024 | 0.026 |   0.285 |    1.171 | 
     | add_16_26/drc1270                 | A v -> Y ^   | INVx07      | 0.017 | 0.010 |   0.295 |    1.181 | 
     | add_16_26/g1100                   | B ^ -> Y ^   | MUX21Dx01   | 0.032 | 0.032 |   0.328 |    1.214 | 
     | add_16_26/FE_OFCC73_add_out_2_    | A ^ -> Y ^   | BUFNIx03    | 0.035 | 0.031 |   0.359 |    1.245 | 
     | \out_reg[2]                       | D ^          | DFFARSx04   | 0.035 | 0.000 |   0.359 |    1.245 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |             |            |           |       |       |  Time   |   Time   | 
     |-------------+------------+-----------+-------+-------+---------+----------| 
     |             | clk ^      |           | 0.000 |       |   0.000 |   -0.886 | 
     | clk__L1_I0  | A ^ -> Y v | INVCLKx10 | 0.007 | 0.007 |   0.007 |   -0.879 | 
     | clk__L2_I0  | A v -> Y ^ | INVCLKx10 | 0.053 | 0.020 |   0.026 |   -0.859 | 
     | \out_reg[2] | CLK ^      | DFFARSx04 | 0.053 | 0.006 |   0.033 |   -0.853 | 
     +---------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin \out_reg[1] /CLK 
Endpoint:   \out_reg[1] /D   (^) checked with  leading edge of 'clk'
Beginpoint: \b_reg_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.033
- Setup                         0.284
+ Path Delay                    1.500
= Required Time                 1.249
- Arrival Time                  0.317
= Slack Time                    0.933
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                             |              |             |       |       |  Time   |   Time   | 
     |-----------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                             | clk ^        |             | 0.000 |       |   0.000 |    0.933 | 
     | clk__L1_I0                  | A ^ -> Y v   | INVCLKx10   | 0.007 | 0.007 |   0.007 |    0.939 | 
     | clk__L2_I0                  | A v -> Y ^   | INVCLKx10   | 0.053 | 0.020 |   0.026 |    0.959 | 
     | \b_reg_reg[1]               | CLK ^ -> Q v | DFFASx02    | 0.043 | 0.132 |   0.159 |    1.091 | 
     | add_16_26/FE_OFC49_b_reg_1_ | A v -> Y v   | BUFNIx08    | 0.025 | 0.028 |   0.186 |    1.119 | 
     | add_16_26/FE_OFC20_b_reg_1_ | A v -> Y v   | BUFNIx08    | 0.019 | 0.022 |   0.208 |    1.141 | 
     | add_16_26/g1128             | A v -> Y ^   | NAND2CLKx06 | 0.026 | 0.013 |   0.221 |    1.154 | 
     | add_16_26/FE_OFC86_n_98     | A ^ -> Y ^   | BUFNIx04    | 0.040 | 0.032 |   0.254 |    1.186 | 
     | add_16_26/g1110             | B ^ -> Y v   | NAND2CLKx06 | 0.041 | 0.003 |   0.257 |    1.190 | 
     | add_16_26/g1109             | A v -> Y ^   | INVx02      | 0.036 | 0.015 |   0.272 |    1.204 | 
     | add_16_26/g1101             | B ^ -> Y ^   | MUX21Dx01   | 0.046 | 0.045 |   0.317 |    1.249 | 
     | \out_reg[1]                 | D ^          | DFFARSx04   | 0.046 | 0.000 |   0.317 |    1.249 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |             |            |           |       |       |  Time   |   Time   | 
     |-------------+------------+-----------+-------+-------+---------+----------| 
     |             | clk ^      |           | 0.000 |       |   0.000 |   -0.933 | 
     | clk__L1_I0  | A ^ -> Y v | INVCLKx10 | 0.007 | 0.007 |   0.007 |   -0.926 | 
     | clk__L2_I0  | A v -> Y ^ | INVCLKx10 | 0.053 | 0.020 |   0.026 |   -0.906 | 
     | \out_reg[1] | CLK ^      | DFFARSx04 | 0.053 | 0.007 |   0.033 |   -0.900 | 
     +---------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin \out_reg[0] /CLK 
Endpoint:   \out_reg[0] /D   (^) checked with  leading edge of 'clk'
Beginpoint: \b_reg_reg[0] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.033
- Setup                         0.290
+ Path Delay                    1.500
= Required Time                 1.243
- Arrival Time                  0.300
= Slack Time                    0.943
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |              |           |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                | clk ^        |           | 0.000 |       |   0.000 |    0.943 | 
     | clk__L1_I0                     | A ^ -> Y v   | INVCLKx10 | 0.007 | 0.007 |   0.007 |    0.950 | 
     | clk__L2_I0                     | A v -> Y ^   | INVCLKx10 | 0.053 | 0.020 |   0.026 |    0.969 | 
     | \b_reg_reg[0]                  | CLK ^ -> Q v | DFFASx02  | 0.040 | 0.130 |   0.156 |    1.099 | 
     | add_16_26/FE_OFC30_b_reg_0_    | A v -> Y v   | BUFNIx08  | 0.024 | 0.026 |   0.183 |    1.125 | 
     | add_16_26/g1164                | A v -> Y ^   | INVx02    | 0.023 | 0.013 |   0.195 |    1.138 | 
     | add_16_26/g1124                | B ^ -> Y ^   | MUX21Dx01 | 0.058 | 0.049 |   0.244 |    1.187 | 
     | add_16_26/FE_OFCC94_add_out_0_ | A ^ -> Y ^   | BUFNIx03  | 0.028 | 0.029 |   0.274 |    1.216 | 
     | add_16_26/FE_OFCC60_add_out_0_ | A ^ -> Y ^   | BUFNIx03  | 0.028 | 0.026 |   0.300 |    1.243 | 
     | \out_reg[0]                    | D ^          | DFFARSx04 | 0.028 | 0.000 |   0.300 |    1.243 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |             |            |           |       |       |  Time   |   Time   | 
     |-------------+------------+-----------+-------+-------+---------+----------| 
     |             | clk ^      |           | 0.000 |       |   0.000 |   -0.943 | 
     | clk__L1_I0  | A ^ -> Y v | INVCLKx10 | 0.007 | 0.007 |   0.007 |   -0.936 | 
     | clk__L2_I0  | A v -> Y ^ | INVCLKx10 | 0.053 | 0.020 |   0.026 |   -0.916 | 
     | \out_reg[0] | CLK ^      | DFFARSx04 | 0.053 | 0.007 |   0.033 |   -0.910 | 
     +---------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin \b_reg_reg[0] /CLK 
Endpoint:   \b_reg_reg[0] /D (v) checked with  leading edge of 'clk'
Beginpoint: b[0]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.031
- Setup                         0.301
+ Path Delay                    1.500
= Required Time                 1.229
- Arrival Time                  0.228
= Slack Time                    1.001
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                |            |          |       |       |  Time   |   Time   | 
     |----------------+------------+----------+-------+-------+---------+----------| 
     |                | b[0] v     |          | 0.000 |       |   0.100 |    1.101 | 
     | FE_PHC193_b_0_ | A v -> Y v | BUFNIx08 | 0.014 | 0.015 |   0.115 |    1.116 | 
     | FE_PHC284_b_0_ | A v -> Y v | BUFNIx04 | 0.017 | 0.021 |   0.136 |    1.137 | 
     | FE_PHC311_b_0_ | A v -> Y v | BUFNIx04 | 0.018 | 0.022 |   0.159 |    1.160 | 
     | FE_PHC247_b_0_ | A v -> Y v | BUFNIx04 | 0.022 | 0.025 |   0.183 |    1.184 | 
     | FE_PHC217_b_0_ | A v -> Y v | BUFNIx08 | 0.018 | 0.021 |   0.204 |    1.205 | 
     | FE_PHC176_b_0_ | A v -> Y v | BUFNIx03 | 0.019 | 0.024 |   0.228 |    1.229 | 
     | \b_reg_reg[0]  | D v        | DFFASx02 | 0.019 | 0.000 |   0.228 |    1.229 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |            |           |       |       |  Time   |   Time   | 
     |---------------+------------+-----------+-------+-------+---------+----------| 
     |               | clk ^      |           | 0.000 |       |   0.000 |   -1.001 | 
     | clk__L1_I0    | A ^ -> Y v | INVCLKx10 | 0.007 | 0.007 |   0.007 |   -0.994 | 
     | clk__L2_I0    | A v -> Y ^ | INVCLKx10 | 0.053 | 0.020 |   0.026 |   -0.975 | 
     | \b_reg_reg[0] | CLK ^      | DFFASx02  | 0.053 | 0.004 |   0.031 |   -0.970 | 
     +-----------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin \a_reg_reg[5] /CLK 
Endpoint:   \a_reg_reg[5] /D (v) checked with  leading edge of 'clk'
Beginpoint: a[5]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.031
- Setup                         0.302
+ Path Delay                    1.500
= Required Time                 1.229
- Arrival Time                  0.227
= Slack Time                    1.001
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                |            |          |       |       |  Time   |   Time   | 
     |----------------+------------+----------+-------+-------+---------+----------| 
     |                | a[5] v     |          | 0.000 |       |   0.100 |    1.101 | 
     | FE_PHC209_a_5_ | A v -> Y v | BUFNIx08 | 0.015 | 0.015 |   0.115 |    1.117 | 
     | FE_PHC318_a_5_ | A v -> Y v | BUFNIx04 | 0.017 | 0.021 |   0.136 |    1.138 | 
     | FE_PHC333_a_5_ | A v -> Y v | BUFNIx04 | 0.018 | 0.022 |   0.159 |    1.160 | 
     | FE_PHC293_a_5_ | A v -> Y v | BUFNIx04 | 0.019 | 0.023 |   0.182 |    1.183 | 
     | FE_PHC263_a_5_ | A v -> Y v | BUFNIx04 | 0.021 | 0.024 |   0.206 |    1.207 | 
     | FE_PHC233_a_5_ | A v -> Y v | BUFNIx08 | 0.018 | 0.021 |   0.227 |    1.228 | 
     | \a_reg_reg[5]  | D v        | DFFASx02 | 0.018 | 0.000 |   0.227 |    1.229 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |            |           |       |       |  Time   |   Time   | 
     |---------------+------------+-----------+-------+-------+---------+----------| 
     |               | clk ^      |           | 0.000 |       |   0.000 |   -1.001 | 
     | clk__L1_I0    | A ^ -> Y v | INVCLKx10 | 0.007 | 0.007 |   0.007 |   -0.994 | 
     | clk__L2_I0    | A v -> Y ^ | INVCLKx10 | 0.053 | 0.020 |   0.026 |   -0.975 | 
     | \a_reg_reg[5] | CLK ^      | DFFASx02  | 0.053 | 0.004 |   0.031 |   -0.971 | 
     +-----------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin \a_reg_reg[12] /CLK 
Endpoint:   \a_reg_reg[12] /D (v) checked with  leading edge of 'clk'
Beginpoint: a[12]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.031
- Setup                         0.302
+ Path Delay                    1.500
= Required Time                 1.229
- Arrival Time                  0.227
= Slack Time                    1.002
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                 |            |          |       |       |  Time   |   Time   | 
     |-----------------+------------+----------+-------+-------+---------+----------| 
     |                 | a[12] v    |          | 0.000 |       |   0.100 |    1.102 | 
     | FE_PHC241_a_12_ | A v -> Y v | BUFNIx08 | 0.015 | 0.015 |   0.115 |    1.117 | 
     | FE_PHC349_a_12_ | A v -> Y v | BUFNIx04 | 0.017 | 0.022 |   0.137 |    1.139 | 
     | FE_PHC339_a_12_ | A v -> Y v | BUFNIx04 | 0.018 | 0.022 |   0.159 |    1.161 | 
     | FE_PHC325_a_12_ | A v -> Y v | BUFNIx04 | 0.018 | 0.022 |   0.182 |    1.183 | 
     | FE_PHC301_a_12_ | A v -> Y v | BUFNIx04 | 0.022 | 0.025 |   0.206 |    1.208 | 
     | FE_PHC272_a_12_ | A v -> Y v | BUFNIx08 | 0.017 | 0.021 |   0.227 |    1.229 | 
     | \a_reg_reg[12]  | D v        | DFFASx02 | 0.017 | 0.000 |   0.227 |    1.229 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                |            |           |       |       |  Time   |   Time   | 
     |----------------+------------+-----------+-------+-------+---------+----------| 
     |                | clk ^      |           | 0.000 |       |   0.000 |   -1.002 | 
     | clk__L1_I0     | A ^ -> Y v | INVCLKx10 | 0.007 | 0.007 |   0.007 |   -0.995 | 
     | clk__L2_I0     | A v -> Y ^ | INVCLKx10 | 0.053 | 0.020 |   0.026 |   -0.975 | 
     | \a_reg_reg[12] | CLK ^      | DFFASx02  | 0.053 | 0.005 |   0.031 |   -0.971 | 
     +------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin \a_reg_reg[13] /CLK 
Endpoint:   \a_reg_reg[13] /D (v) checked with  leading edge of 'clk'
Beginpoint: a[13]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.031
- Setup                         0.302
+ Path Delay                    1.500
= Required Time                 1.229
- Arrival Time                  0.227
= Slack Time                    1.002
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                 |            |          |       |       |  Time   |   Time   | 
     |-----------------+------------+----------+-------+-------+---------+----------| 
     |                 | a[13] v    |          | 0.000 |       |   0.100 |    1.102 | 
     | FE_PHC242_a_13_ | A v -> Y v | BUFNIx08 | 0.015 | 0.015 |   0.115 |    1.117 | 
     | FE_PHC347_a_13_ | A v -> Y v | BUFNIx04 | 0.018 | 0.022 |   0.137 |    1.139 | 
     | FE_PHC337_a_13_ | A v -> Y v | BUFNIx04 | 0.018 | 0.022 |   0.159 |    1.161 | 
     | FE_PHC324_a_13_ | A v -> Y v | BUFNIx04 | 0.018 | 0.023 |   0.182 |    1.184 | 
     | FE_PHC300_a_13_ | A v -> Y v | BUFNIx04 | 0.022 | 0.025 |   0.207 |    1.209 | 
     | FE_PHC271_a_13_ | A v -> Y v | BUFNIx08 | 0.017 | 0.020 |   0.227 |    1.229 | 
     | \a_reg_reg[13]  | D v        | DFFASx02 | 0.017 | 0.000 |   0.227 |    1.229 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                |            |           |       |       |  Time   |   Time   | 
     |----------------+------------+-----------+-------+-------+---------+----------| 
     |                | clk ^      |           | 0.000 |       |   0.000 |   -1.002 | 
     | clk__L1_I0     | A ^ -> Y v | INVCLKx10 | 0.007 | 0.007 |   0.007 |   -0.995 | 
     | clk__L2_I0     | A v -> Y ^ | INVCLKx10 | 0.053 | 0.020 |   0.026 |   -0.976 | 
     | \a_reg_reg[13] | CLK ^      | DFFASx02  | 0.053 | 0.005 |   0.031 |   -0.971 | 
     +------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin \b_reg_reg[7] /CLK 
Endpoint:   \b_reg_reg[7] /D (v) checked with  leading edge of 'clk'
Beginpoint: b[7]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.030
- Setup                         0.302
+ Path Delay                    1.500
= Required Time                 1.228
- Arrival Time                  0.226
= Slack Time                    1.003
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                |            |          |       |       |  Time   |   Time   | 
     |----------------+------------+----------+-------+-------+---------+----------| 
     |                | b[7] v     |          | 0.000 |       |   0.100 |    1.103 | 
     | FE_PHC211_b_7_ | A v -> Y v | BUFNIx08 | 0.014 | 0.015 |   0.115 |    1.118 | 
     | FE_PHC297_b_7_ | A v -> Y v | BUFNIx04 | 0.021 | 0.024 |   0.139 |    1.141 | 
     | FE_PHC336_b_7_ | A v -> Y v | BUFNIx08 | 0.016 | 0.019 |   0.158 |    1.161 | 
     | FE_PHC317_b_7_ | A v -> Y v | BUFNIx04 | 0.018 | 0.022 |   0.180 |    1.183 | 
     | FE_PHC267_b_7_ | A v -> Y v | BUFNIx04 | 0.022 | 0.024 |   0.205 |    1.207 | 
     | FE_PHC236_b_7_ | A v -> Y v | BUFNIx08 | 0.018 | 0.021 |   0.225 |    1.228 | 
     | \b_reg_reg[7]  | D v        | DFFASx02 | 0.018 | 0.000 |   0.226 |    1.228 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |            |           |       |       |  Time   |   Time   | 
     |---------------+------------+-----------+-------+-------+---------+----------| 
     |               | clk ^      |           | 0.000 |       |   0.000 |   -1.003 | 
     | clk__L1_I0    | A ^ -> Y v | INVCLKx10 | 0.007 | 0.007 |   0.007 |   -0.996 | 
     | clk__L2_I0    | A v -> Y ^ | INVCLKx10 | 0.053 | 0.020 |   0.026 |   -0.976 | 
     | \b_reg_reg[7] | CLK ^      | DFFASx02  | 0.053 | 0.004 |   0.030 |   -0.972 | 
     +-----------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin \b_reg_reg[8] /CLK 
Endpoint:   \b_reg_reg[8] /D (v) checked with  leading edge of 'clk'
Beginpoint: b[8]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.030
- Setup                         0.302
+ Path Delay                    1.500
= Required Time                 1.229
- Arrival Time                  0.226
= Slack Time                    1.003
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                |            |          |       |       |  Time   |   Time   | 
     |----------------+------------+----------+-------+-------+---------+----------| 
     |                | b[8] v     |          | 0.000 |       |   0.100 |    1.103 | 
     | FE_PHC212_b_8_ | A v -> Y v | BUFNIx08 | 0.014 | 0.015 |   0.115 |    1.118 | 
     | FE_PHC295_b_8_ | A v -> Y v | BUFNIx04 | 0.021 | 0.024 |   0.139 |    1.142 | 
     | FE_PHC335_b_8_ | A v -> Y v | BUFNIx08 | 0.016 | 0.019 |   0.158 |    1.161 | 
     | FE_PHC316_b_8_ | A v -> Y v | BUFNIx04 | 0.018 | 0.022 |   0.180 |    1.183 | 
     | FE_PHC262_b_8_ | A v -> Y v | BUFNIx04 | 0.022 | 0.024 |   0.204 |    1.207 | 
     | FE_PHC231_b_8_ | A v -> Y v | BUFNIx08 | 0.018 | 0.021 |   0.225 |    1.228 | 
     | \b_reg_reg[8]  | D v        | DFFASx02 | 0.018 | 0.000 |   0.226 |    1.229 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |            |           |       |       |  Time   |   Time   | 
     |---------------+------------+-----------+-------+-------+---------+----------| 
     |               | clk ^      |           | 0.000 |       |   0.000 |   -1.003 | 
     | clk__L1_I0    | A ^ -> Y v | INVCLKx10 | 0.007 | 0.007 |   0.007 |   -0.996 | 
     | clk__L2_I0    | A v -> Y ^ | INVCLKx10 | 0.053 | 0.020 |   0.026 |   -0.977 | 
     | \b_reg_reg[8] | CLK ^      | DFFASx02  | 0.053 | 0.004 |   0.030 |   -0.973 | 
     +-----------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin \b_reg_reg[15] /CLK 
Endpoint:   \b_reg_reg[15] /D (v) checked with  leading edge of 'clk'
Beginpoint: b[15]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.031
- Setup                         0.302
+ Path Delay                    1.500
= Required Time                 1.229
- Arrival Time                  0.226
= Slack Time                    1.003
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                 |            |          |       |       |  Time   |   Time   | 
     |-----------------+------------+----------+-------+-------+---------+----------| 
     |                 | b[15] v    |          | 0.000 |       |   0.100 |    1.103 | 
     | FE_PHC289_b_15_ | A v -> Y v | BUFNIx08 | 0.015 | 0.016 |   0.116 |    1.119 | 
     | FE_PHC312_b_15_ | A v -> Y v | BUFNIx08 | 0.015 | 0.019 |   0.134 |    1.137 | 
     | FE_PHC174_b_15_ | A v -> Y v | BUFNIx03 | 0.020 | 0.024 |   0.158 |    1.161 | 
     | FE_PHC192_b_15_ | A v -> Y v | BUFNIx04 | 0.019 | 0.023 |   0.181 |    1.184 | 
     | FE_PHC256_b_15_ | A v -> Y v | BUFNIx04 | 0.018 | 0.023 |   0.204 |    1.207 | 
     | FE_PHC221_b_15_ | A v -> Y v | BUFNIx04 | 0.017 | 0.022 |   0.226 |    1.229 | 
     | \b_reg_reg[15]  | D v        | DFFASx02 | 0.017 | 0.000 |   0.226 |    1.229 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                |            |           |       |       |  Time   |   Time   | 
     |----------------+------------+-----------+-------+-------+---------+----------| 
     |                | clk ^      |           | 0.000 |       |   0.000 |   -1.003 | 
     | clk__L1_I0     | A ^ -> Y v | INVCLKx10 | 0.007 | 0.007 |   0.007 |   -0.996 | 
     | clk__L2_I0     | A v -> Y ^ | INVCLKx10 | 0.053 | 0.020 |   0.026 |   -0.977 | 
     | \b_reg_reg[15] | CLK ^      | DFFASx02  | 0.053 | 0.005 |   0.031 |   -0.972 | 
     +------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin \b_reg_reg[11] /CLK 
Endpoint:   \b_reg_reg[11] /D (v) checked with  leading edge of 'clk'
Beginpoint: b[11]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.031
- Setup                         0.301
+ Path Delay                    1.500
= Required Time                 1.230
- Arrival Time                  0.226
= Slack Time                    1.004
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                 |            |          |       |       |  Time   |   Time   | 
     |-----------------+------------+----------+-------+-------+---------+----------| 
     |                 | b[11] v    |          | 0.000 |       |   0.100 |    1.104 | 
     | FE_PHC200_b_11_ | A v -> Y v | BUFNIx08 | 0.015 | 0.016 |   0.116 |    1.120 | 
     | FE_PHC219_b_11_ | A v -> Y v | BUFNIx08 | 0.015 | 0.019 |   0.134 |    1.139 | 
     | FE_PHC313_b_11_ | A v -> Y v | BUFNIx04 | 0.018 | 0.022 |   0.156 |    1.161 | 
     | FE_PHC279_b_11_ | A v -> Y v | BUFNIx04 | 0.022 | 0.024 |   0.181 |    1.185 | 
     | FE_PHC249_b_11_ | A v -> Y v | BUFNIx08 | 0.017 | 0.020 |   0.201 |    1.206 | 
     | FE_PHC178_b_11_ | A v -> Y v | BUFNIx03 | 0.021 | 0.025 |   0.226 |    1.230 | 
     | \b_reg_reg[11]  | D v        | DFFASx02 | 0.021 | 0.000 |   0.226 |    1.230 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                |            |           |       |       |  Time   |   Time   | 
     |----------------+------------+-----------+-------+-------+---------+----------| 
     |                | clk ^      |           | 0.000 |       |   0.000 |   -1.004 | 
     | clk__L1_I0     | A ^ -> Y v | INVCLKx10 | 0.007 | 0.007 |   0.007 |   -0.998 | 
     | clk__L2_I0     | A v -> Y ^ | INVCLKx10 | 0.053 | 0.020 |   0.026 |   -0.978 | 
     | \b_reg_reg[11] | CLK ^      | DFFASx02  | 0.053 | 0.004 |   0.031 |   -0.974 | 
     +------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin \a_reg_reg[10] /CLK 
Endpoint:   \a_reg_reg[10] /D (v) checked with  leading edge of 'clk'
Beginpoint: a[10]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.031
- Setup                         0.300
+ Path Delay                    1.500
= Required Time                 1.231
- Arrival Time                  0.226
= Slack Time                    1.005
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                 |            |          |       |       |  Time   |   Time   | 
     |-----------------+------------+----------+-------+-------+---------+----------| 
     |                 | a[10] v    |          | 0.000 |       |   0.100 |    1.105 | 
     | FE_PHC306_a_10_ | A v -> Y v | BUFNIx08 | 0.015 | 0.016 |   0.116 |    1.122 | 
     | FE_PHC327_a_10_ | A v -> Y v | BUFNIx08 | 0.014 | 0.018 |   0.135 |    1.140 | 
     | FE_PHC348_a_10_ | A v -> Y v | BUFNIx04 | 0.021 | 0.023 |   0.158 |    1.163 | 
     | FE_PHC342_a_10_ | A v -> Y v | BUFNIx08 | 0.016 | 0.020 |   0.178 |    1.183 | 
     | FE_PHC237_a_10_ | A v -> Y v | BUFNIx04 | 0.019 | 0.023 |   0.201 |    1.206 | 
     | FE_PHC210_a_10_ | A v -> Y v | BUFNIx04 | 0.022 | 0.025 |   0.226 |    1.231 | 
     | \a_reg_reg[10]  | D v        | DFFASx02 | 0.022 | 0.000 |   0.226 |    1.231 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                |            |           |       |       |  Time   |   Time   | 
     |----------------+------------+-----------+-------+-------+---------+----------| 
     |                | clk ^      |           | 0.000 |       |   0.000 |   -1.005 | 
     | clk__L1_I0     | A ^ -> Y v | INVCLKx10 | 0.007 | 0.007 |   0.007 |   -0.998 | 
     | clk__L2_I0     | A v -> Y ^ | INVCLKx10 | 0.053 | 0.020 |   0.026 |   -0.979 | 
     | \a_reg_reg[10] | CLK ^      | DFFASx02  | 0.053 | 0.004 |   0.031 |   -0.974 | 
     +------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin \b_reg_reg[4] /CLK 
Endpoint:   \b_reg_reg[4] /D (v) checked with  leading edge of 'clk'
Beginpoint: b[4]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.031
- Setup                         0.302
+ Path Delay                    1.500
= Required Time                 1.229
- Arrival Time                  0.223
= Slack Time                    1.006
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                |            |          |       |       |  Time   |   Time   | 
     |----------------+------------+----------+-------+-------+---------+----------| 
     |                | b[4] v     |          | 0.000 |       |   0.100 |    1.106 | 
     | FE_PHC205_b_4_ | A v -> Y v | BUFNIx08 | 0.016 | 0.016 |   0.116 |    1.122 | 
     | FE_PHC345_b_4_ | A v -> Y v | BUFNIx08 | 0.014 | 0.018 |   0.134 |    1.140 | 
     | FE_PHC351_b_4_ | A v -> Y v | BUFNIx04 | 0.021 | 0.023 |   0.158 |    1.164 | 
     | FE_PHC350_b_4_ | A v -> Y v | BUFNIx08 | 0.016 | 0.019 |   0.177 |    1.183 | 
     | FE_PHC266_b_4_ | A v -> Y v | BUFNIx04 | 0.022 | 0.024 |   0.201 |    1.207 | 
     | FE_PHC230_b_4_ | A v -> Y v | BUFNIx08 | 0.018 | 0.021 |   0.223 |    1.228 | 
     | \b_reg_reg[4]  | D v        | DFFASx02 | 0.018 | 0.000 |   0.223 |    1.229 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |            |           |       |       |  Time   |   Time   | 
     |---------------+------------+-----------+-------+-------+---------+----------| 
     |               | clk ^      |           | 0.000 |       |   0.000 |   -1.006 | 
     | clk__L1_I0    | A ^ -> Y v | INVCLKx10 | 0.007 | 0.007 |   0.007 |   -0.999 | 
     | clk__L2_I0    | A v -> Y ^ | INVCLKx10 | 0.053 | 0.020 |   0.026 |   -0.979 | 
     | \b_reg_reg[4] | CLK ^      | DFFASx02  | 0.053 | 0.004 |   0.031 |   -0.975 | 
     +-----------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin \a_reg_reg[14] /CLK 
Endpoint:   \a_reg_reg[14] /D (v) checked with  leading edge of 'clk'
Beginpoint: a[14]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.031
- Setup                         0.299
+ Path Delay                    1.500
= Required Time                 1.232
- Arrival Time                  0.226
= Slack Time                    1.006
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                 |            |          |       |       |  Time   |   Time   | 
     |-----------------+------------+----------+-------+-------+---------+----------| 
     |                 | a[14] v    |          | 0.000 |       |   0.100 |    1.106 | 
     | FE_PHC228_a_14_ | A v -> Y v | BUFNIx08 | 0.015 | 0.015 |   0.115 |    1.121 | 
     | FE_PHC254_a_14_ | A v -> Y v | BUFNIx08 | 0.015 | 0.018 |   0.134 |    1.139 | 
     | FE_PHC309_a_14_ | A v -> Y v | BUFNIx04 | 0.021 | 0.024 |   0.157 |    1.163 | 
     | FE_PHC282_a_14_ | A v -> Y v | BUFNIx08 | 0.016 | 0.019 |   0.177 |    1.182 | 
     | FE_PHC203_a_14_ | A v -> Y v | BUFNIx03 | 0.018 | 0.023 |   0.200 |    1.205 | 
     | FE_PHC184_a_14_ | A v -> Y v | BUFNIx03 | 0.023 | 0.026 |   0.226 |    1.232 | 
     | \a_reg_reg[14]  | D v        | DFFASx02 | 0.023 | 0.000 |   0.226 |    1.232 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                |            |           |       |       |  Time   |   Time   | 
     |----------------+------------+-----------+-------+-------+---------+----------| 
     |                | clk ^      |           | 0.000 |       |   0.000 |   -1.006 | 
     | clk__L1_I0     | A ^ -> Y v | INVCLKx10 | 0.007 | 0.007 |   0.007 |   -0.999 | 
     | clk__L2_I0     | A v -> Y ^ | INVCLKx10 | 0.053 | 0.020 |   0.026 |   -0.980 | 
     | \a_reg_reg[14] | CLK ^      | DFFASx02  | 0.053 | 0.005 |   0.031 |   -0.975 | 
     +------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin \b_reg_reg[13] /CLK 
Endpoint:   \b_reg_reg[13] /D (v) checked with  leading edge of 'clk'
Beginpoint: b[13]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.031
- Setup                         0.300
+ Path Delay                    1.500
= Required Time                 1.231
- Arrival Time                  0.225
= Slack Time                    1.006
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                 |            |          |       |       |  Time   |   Time   | 
     |-----------------+------------+----------+-------+-------+---------+----------| 
     |                 | b[13] v    |          | 0.000 |       |   0.100 |    1.106 | 
     | FE_PHC239_b_13_ | A v -> Y v | BUFNIx08 | 0.015 | 0.015 |   0.115 |    1.122 | 
     | FE_PHC269_b_13_ | A v -> Y v | BUFNIx08 | 0.014 | 0.018 |   0.133 |    1.139 | 
     | FE_PHC334_b_13_ | A v -> Y v | BUFNIx04 | 0.018 | 0.022 |   0.154 |    1.161 | 
     | FE_PHC315_b_13_ | A v -> Y v | BUFNIx04 | 0.022 | 0.024 |   0.179 |    1.185 | 
     | FE_PHC294_b_13_ | A v -> Y v | BUFNIx08 | 0.017 | 0.020 |   0.199 |    1.206 | 
     | FE_PHC180_b_13_ | A v -> Y v | BUFNIx03 | 0.022 | 0.025 |   0.225 |    1.231 | 
     | \b_reg_reg[13]  | D v        | DFFASx02 | 0.022 | 0.000 |   0.225 |    1.231 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                |            |           |       |       |  Time   |   Time   | 
     |----------------+------------+-----------+-------+-------+---------+----------| 
     |                | clk ^      |           | 0.000 |       |   0.000 |   -1.006 | 
     | clk__L1_I0     | A ^ -> Y v | INVCLKx10 | 0.007 | 0.007 |   0.007 |   -1.000 | 
     | clk__L2_I0     | A v -> Y ^ | INVCLKx10 | 0.053 | 0.020 |   0.026 |   -0.980 | 
     | \b_reg_reg[13] | CLK ^      | DFFASx02  | 0.053 | 0.005 |   0.031 |   -0.975 | 
     +------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin \b_reg_reg[6] /CLK 
Endpoint:   \b_reg_reg[6] /D (v) checked with  leading edge of 'clk'
Beginpoint: b[6]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.031
- Setup                         0.302
+ Path Delay                    1.500
= Required Time                 1.228
- Arrival Time                  0.222
= Slack Time                    1.007
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                |            |          |       |       |  Time   |   Time   | 
     |----------------+------------+----------+-------+-------+---------+----------| 
     |                | b[6] v     |          | 0.000 |       |   0.100 |    1.107 | 
     | FE_PHC206_b_6_ | A v -> Y v | BUFNIx08 | 0.015 | 0.016 |   0.116 |    1.123 | 
     | FE_PHC323_b_6_ | A v -> Y v | BUFNIx08 | 0.014 | 0.018 |   0.134 |    1.140 | 
     | FE_PHC346_b_6_ | A v -> Y v | BUFNIx04 | 0.021 | 0.024 |   0.157 |    1.164 | 
     | FE_PHC341_b_6_ | A v -> Y v | BUFNIx08 | 0.016 | 0.020 |   0.177 |    1.183 | 
     | FE_PHC261_b_6_ | A v -> Y v | BUFNIx04 | 0.021 | 0.024 |   0.201 |    1.208 | 
     | FE_PHC229_b_6_ | A v -> Y v | BUFNIx08 | 0.017 | 0.021 |   0.222 |    1.228 | 
     | \b_reg_reg[6]  | D v        | DFFASx02 | 0.017 | 0.000 |   0.222 |    1.228 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |            |           |       |       |  Time   |   Time   | 
     |---------------+------------+-----------+-------+-------+---------+----------| 
     |               | clk ^      |           | 0.000 |       |   0.000 |   -1.007 | 
     | clk__L1_I0    | A ^ -> Y v | INVCLKx10 | 0.007 | 0.007 |   0.007 |   -1.000 | 
     | clk__L2_I0    | A v -> Y ^ | INVCLKx10 | 0.053 | 0.020 |   0.026 |   -0.980 | 
     | \b_reg_reg[6] | CLK ^      | DFFASx02  | 0.053 | 0.004 |   0.031 |   -0.976 | 
     +-----------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin \b_reg_reg[9] /CLK 
Endpoint:   \b_reg_reg[9] /D (v) checked with  leading edge of 'clk'
Beginpoint: b[9]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.031
- Setup                         0.301
+ Path Delay                    1.500
= Required Time                 1.230
- Arrival Time                  0.222
= Slack Time                    1.007
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                |            |          |       |       |  Time   |   Time   | 
     |----------------+------------+----------+-------+-------+---------+----------| 
     |                | b[9] v     |          | 0.000 |       |   0.100 |    1.107 | 
     | FE_PHC199_b_9_ | A v -> Y v | BUFNIx08 | 0.016 | 0.016 |   0.116 |    1.124 | 
     | FE_PHC253_b_9_ | A v -> Y v | BUFNIx08 | 0.014 | 0.018 |   0.134 |    1.141 | 
     | FE_PHC308_b_9_ | A v -> Y v | BUFNIx04 | 0.022 | 0.024 |   0.158 |    1.166 | 
     | FE_PHC280_b_9_ | A v -> Y v | BUFNIx08 | 0.017 | 0.020 |   0.178 |    1.186 | 
     | FE_PHC218_b_9_ | A v -> Y v | BUFNIx08 | 0.016 | 0.020 |   0.198 |    1.205 | 
     | FE_PHC187_b_9_ | A v -> Y v | BUFNIx03 | 0.021 | 0.025 |   0.222 |    1.230 | 
     | \b_reg_reg[9]  | D v        | DFFASx02 | 0.021 | 0.000 |   0.222 |    1.230 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |            |           |       |       |  Time   |   Time   | 
     |---------------+------------+-----------+-------+-------+---------+----------| 
     |               | clk ^      |           | 0.000 |       |   0.000 |   -1.007 | 
     | clk__L1_I0    | A ^ -> Y v | INVCLKx10 | 0.007 | 0.007 |   0.007 |   -1.001 | 
     | clk__L2_I0    | A v -> Y ^ | INVCLKx10 | 0.053 | 0.020 |   0.026 |   -0.981 | 
     | \b_reg_reg[9] | CLK ^      | DFFASx02  | 0.053 | 0.004 |   0.030 |   -0.977 | 
     +-----------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin \a_reg_reg[4] /CLK 
Endpoint:   \a_reg_reg[4] /D (v) checked with  leading edge of 'clk'
Beginpoint: a[4]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.031
- Setup                         0.302
+ Path Delay                    1.500
= Required Time                 1.228
- Arrival Time                  0.220
= Slack Time                    1.008
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                |            |          |       |       |  Time   |   Time   | 
     |----------------+------------+----------+-------+-------+---------+----------| 
     |                | a[4] v     |          | 0.000 |       |   0.100 |    1.108 | 
     | FE_PHC208_a_4_ | A v -> Y v | BUFNIx08 | 0.015 | 0.016 |   0.116 |    1.124 | 
     | FE_PHC264_a_4_ | A v -> Y v | BUFNIx08 | 0.014 | 0.018 |   0.134 |    1.142 | 
     | FE_PHC330_a_4_ | A v -> Y v | BUFNIx04 | 0.018 | 0.022 |   0.155 |    1.164 | 
     | FE_PHC314_a_4_ | A v -> Y v | BUFNIx04 | 0.021 | 0.024 |   0.179 |    1.188 | 
     | FE_PHC292_a_4_ | A v -> Y v | BUFNIx08 | 0.016 | 0.020 |   0.199 |    1.208 | 
     | FE_PHC232_a_4_ | A v -> Y v | BUFNIx08 | 0.016 | 0.020 |   0.219 |    1.228 | 
     | \a_reg_reg[4]  | D v        | DFFASx02 | 0.016 | 0.000 |   0.220 |    1.228 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |            |           |       |       |  Time   |   Time   | 
     |---------------+------------+-----------+-------+-------+---------+----------| 
     |               | clk ^      |           | 0.000 |       |   0.000 |   -1.008 | 
     | clk__L1_I0    | A ^ -> Y v | INVCLKx10 | 0.007 | 0.007 |   0.007 |   -1.001 | 
     | clk__L2_I0    | A v -> Y ^ | INVCLKx10 | 0.053 | 0.020 |   0.026 |   -0.982 | 
     | \a_reg_reg[4] | CLK ^      | DFFASx02  | 0.053 | 0.004 |   0.031 |   -0.978 | 
     +-----------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin \a_reg_reg[15] /CLK 
Endpoint:   \a_reg_reg[15] /D (v) checked with  leading edge of 'clk'
Beginpoint: a[15]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.031
- Setup                         0.301
+ Path Delay                    1.500
= Required Time                 1.230
- Arrival Time                  0.220
= Slack Time                    1.010
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                 |            |          |       |       |  Time   |   Time   | 
     |-----------------+------------+----------+-------+-------+---------+----------| 
     |                 | a[15] v    |          | 0.000 |       |   0.100 |    1.110 | 
     | FE_PHC196_a_15_ | A v -> Y v | BUFNIx08 | 0.015 | 0.016 |   0.116 |    1.126 | 
     | FE_PHC215_a_15_ | A v -> Y v | BUFNIx08 | 0.015 | 0.019 |   0.134 |    1.144 | 
     | FE_PHC331_a_15_ | A v -> Y v | BUFNIx08 | 0.014 | 0.018 |   0.152 |    1.163 | 
     | FE_PHC278_a_15_ | A v -> Y v | BUFNIx04 | 0.021 | 0.024 |   0.176 |    1.186 | 
     | FE_PHC248_a_15_ | A v -> Y v | BUFNIx08 | 0.016 | 0.020 |   0.196 |    1.206 | 
     | FE_PHC175_a_15_ | A v -> Y v | BUFNIx03 | 0.020 | 0.024 |   0.220 |    1.230 | 
     | \a_reg_reg[15]  | D v        | DFFASx02 | 0.020 | 0.000 |   0.220 |    1.230 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                |            |           |       |       |  Time   |   Time   | 
     |----------------+------------+-----------+-------+-------+---------+----------| 
     |                | clk ^      |           | 0.000 |       |   0.000 |   -1.010 | 
     | clk__L1_I0     | A ^ -> Y v | INVCLKx10 | 0.007 | 0.007 |   0.007 |   -1.003 | 
     | clk__L2_I0     | A v -> Y ^ | INVCLKx10 | 0.053 | 0.020 |   0.026 |   -0.984 | 
     | \a_reg_reg[15] | CLK ^      | DFFASx02  | 0.053 | 0.005 |   0.031 |   -0.979 | 
     +------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin \a_reg_reg[0] /CLK 
Endpoint:   \a_reg_reg[0] /D (v) checked with  leading edge of 'clk'
Beginpoint: a[0]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.031
- Setup                         0.301
+ Path Delay                    1.500
= Required Time                 1.230
- Arrival Time                  0.219
= Slack Time                    1.010
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                |            |          |       |       |  Time   |   Time   | 
     |----------------+------------+----------+-------+-------+---------+----------| 
     |                | a[0] v     |          | 0.000 |       |   0.100 |    1.110 | 
     | FE_PHC224_a_0_ | A v -> Y v | BUFNIx08 | 0.015 | 0.016 |   0.116 |    1.127 | 
     | FE_PHC283_a_0_ | A v -> Y v | BUFNIx08 | 0.014 | 0.018 |   0.134 |    1.145 | 
     | FE_PHC310_a_0_ | A v -> Y v | BUFNIx08 | 0.015 | 0.018 |   0.153 |    1.163 | 
     | FE_PHC255_a_0_ | A v -> Y v | BUFNIx08 | 0.016 | 0.020 |   0.172 |    1.183 | 
     | FE_PHC195_a_0_ | A v -> Y v | BUFNIx04 | 0.018 | 0.023 |   0.195 |    1.205 | 
     | FE_PHC181_a_0_ | A v -> Y v | BUFNIx03 | 0.020 | 0.025 |   0.219 |    1.230 | 
     | \a_reg_reg[0]  | D v        | DFFASx02 | 0.020 | 0.000 |   0.219 |    1.230 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |            |           |       |       |  Time   |   Time   | 
     |---------------+------------+-----------+-------+-------+---------+----------| 
     |               | clk ^      |           | 0.000 |       |   0.000 |   -1.010 | 
     | clk__L1_I0    | A ^ -> Y v | INVCLKx10 | 0.007 | 0.007 |   0.007 |   -1.004 | 
     | clk__L2_I0    | A v -> Y ^ | INVCLKx10 | 0.053 | 0.020 |   0.026 |   -0.984 | 
     | \a_reg_reg[0] | CLK ^      | DFFASx02  | 0.053 | 0.004 |   0.031 |   -0.980 | 
     +-----------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin \b_reg_reg[14] /CLK 
Endpoint:   \b_reg_reg[14] /D (v) checked with  leading edge of 'clk'
Beginpoint: b[14]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.031
- Setup                         0.301
+ Path Delay                    1.500
= Required Time                 1.230
- Arrival Time                  0.219
= Slack Time                    1.011
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                 |            |          |       |       |  Time   |   Time   | 
     |-----------------+------------+----------+-------+-------+---------+----------| 
     |                 | b[14] v    |          | 0.000 |       |   0.100 |    1.111 | 
     | FE_PHC194_b_14_ | A v -> Y v | BUFNIx08 | 0.015 | 0.016 |   0.115 |    1.126 | 
     | FE_PHC214_b_14_ | A v -> Y v | BUFNIx08 | 0.014 | 0.018 |   0.133 |    1.144 | 
     | FE_PHC307_b_14_ | A v -> Y v | BUFNIx04 | 0.021 | 0.024 |   0.157 |    1.168 | 
     | FE_PHC277_b_14_ | A v -> Y v | BUFNIx08 | 0.016 | 0.020 |   0.177 |    1.188 | 
     | FE_PHC246_b_14_ | A v -> Y v | BUFNIx08 | 0.015 | 0.019 |   0.196 |    1.207 | 
     | FE_PHC173_b_14_ | A v -> Y v | BUFNIx03 | 0.019 | 0.023 |   0.219 |    1.230 | 
     | \b_reg_reg[14]  | D v        | DFFASx02 | 0.019 | 0.000 |   0.219 |    1.230 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                |            |           |       |       |  Time   |   Time   | 
     |----------------+------------+-----------+-------+-------+---------+----------| 
     |                | clk ^      |           | 0.000 |       |   0.000 |   -1.011 | 
     | clk__L1_I0     | A ^ -> Y v | INVCLKx10 | 0.007 | 0.007 |   0.007 |   -1.004 | 
     | clk__L2_I0     | A v -> Y ^ | INVCLKx10 | 0.053 | 0.020 |   0.026 |   -0.984 | 
     | \b_reg_reg[14] | CLK ^      | DFFASx02  | 0.053 | 0.005 |   0.031 |   -0.979 | 
     +------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin \a_reg_reg[3] /CLK 
Endpoint:   \a_reg_reg[3] /D (v) checked with  leading edge of 'clk'
Beginpoint: a[3]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.031
- Setup                         0.302
+ Path Delay                    1.500
= Required Time                 1.229
- Arrival Time                  0.215
= Slack Time                    1.013
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                |            |          |       |       |  Time   |   Time   | 
     |----------------+------------+----------+-------+-------+---------+----------| 
     |                | a[3] v     |          | 0.000 |       |   0.100 |    1.113 | 
     | FE_PHC207_a_3_ | A v -> Y v | BUFNIx08 | 0.015 | 0.016 |   0.116 |    1.129 | 
     | FE_PHC296_a_3_ | A v -> Y v | BUFNIx08 | 0.015 | 0.018 |   0.135 |    1.148 | 
     | FE_PHC319_a_3_ | A v -> Y v | BUFNIx08 | 0.014 | 0.018 |   0.153 |    1.166 | 
     | FE_PHC332_a_3_ | A v -> Y v | BUFNIx08 | 0.015 | 0.018 |   0.171 |    1.184 | 
     | FE_PHC265_a_3_ | A v -> Y v | BUFNIx04 | 0.020 | 0.023 |   0.194 |    1.208 | 
     | FE_PHC235_a_3_ | A v -> Y v | BUFNIx08 | 0.018 | 0.021 |   0.215 |    1.228 | 
     | \a_reg_reg[3]  | D v        | DFFASx02 | 0.018 | 0.000 |   0.215 |    1.229 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |            |           |       |       |  Time   |   Time   | 
     |---------------+------------+-----------+-------+-------+---------+----------| 
     |               | clk ^      |           | 0.000 |       |   0.000 |   -1.013 | 
     | clk__L1_I0    | A ^ -> Y v | INVCLKx10 | 0.007 | 0.007 |   0.007 |   -1.006 | 
     | clk__L2_I0    | A v -> Y ^ | INVCLKx10 | 0.053 | 0.020 |   0.026 |   -0.987 | 
     | \a_reg_reg[3] | CLK ^      | DFFASx02  | 0.053 | 0.004 |   0.031 |   -0.982 | 
     +-----------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin \b_reg_reg[2] /CLK 
Endpoint:   \b_reg_reg[2] /D (v) checked with  leading edge of 'clk'
Beginpoint: b[2]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.031
- Setup                         0.299
+ Path Delay                    1.500
= Required Time                 1.231
- Arrival Time                  0.211
= Slack Time                    1.020
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                |            |          |       |       |  Time   |   Time   | 
     |----------------+------------+----------+-------+-------+---------+----------| 
     |                | b[2] v     |          | 0.000 |       |   0.100 |    1.120 | 
     | FE_PHC238_b_2_ | A v -> Y v | BUFNIx08 | 0.015 | 0.016 |   0.116 |    1.136 | 
     | FE_PHC321_b_2_ | A v -> Y v | BUFNIx04 | 0.018 | 0.022 |   0.138 |    1.158 | 
     | FE_PHC299_b_2_ | A v -> Y v | BUFNIx04 | 0.022 | 0.025 |   0.163 |    1.183 | 
     | FE_PHC270_b_2_ | A v -> Y v | BUFNIx08 | 0.018 | 0.021 |   0.184 |    1.205 | 
     | FE_PHC185_b_2_ | A v -> Y v | BUFNIx03 | 0.023 | 0.027 |   0.211 |    1.231 | 
     | \b_reg_reg[2]  | D v        | DFFASx02 | 0.023 | 0.000 |   0.211 |    1.231 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |            |           |       |       |  Time   |   Time   | 
     |---------------+------------+-----------+-------+-------+---------+----------| 
     |               | clk ^      |           | 0.000 |       |   0.000 |   -1.020 | 
     | clk__L1_I0    | A ^ -> Y v | INVCLKx10 | 0.007 | 0.007 |   0.007 |   -1.013 | 
     | clk__L2_I0    | A v -> Y ^ | INVCLKx10 | 0.053 | 0.020 |   0.026 |   -0.994 | 
     | \b_reg_reg[2] | CLK ^      | DFFASx02  | 0.053 | 0.004 |   0.031 |   -0.990 | 
     +-----------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin \a_reg_reg[1] /CLK 
Endpoint:   \a_reg_reg[1] /D (v) checked with  leading edge of 'clk'
Beginpoint: a[1]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.031
- Setup                         0.300
+ Path Delay                    1.500
= Required Time                 1.231
- Arrival Time                  0.209
= Slack Time                    1.022
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                |            |          |       |       |  Time   |   Time   | 
     |----------------+------------+----------+-------+-------+---------+----------| 
     |                | a[1] v     |          | 0.000 |       |   0.100 |    1.122 | 
     | FE_PHC226_a_1_ | A v -> Y v | BUFNIx08 | 0.015 | 0.016 |   0.115 |    1.137 | 
     | FE_PHC287_a_1_ | A v -> Y v | BUFNIx04 | 0.022 | 0.024 |   0.139 |    1.161 | 
     | FE_PHC257_a_1_ | A v -> Y v | BUFNIx08 | 0.018 | 0.021 |   0.160 |    1.182 | 
     | FE_PHC202_a_1_ | A v -> Y v | BUFNIx04 | 0.019 | 0.023 |   0.184 |    1.205 | 
     | FE_PHC182_a_1_ | A v -> Y v | BUFNIx03 | 0.022 | 0.026 |   0.209 |    1.231 | 
     | \a_reg_reg[1]  | D v        | DFFASx02 | 0.022 | 0.000 |   0.209 |    1.231 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |            |           |       |       |  Time   |   Time   | 
     |---------------+------------+-----------+-------+-------+---------+----------| 
     |               | clk ^      |           | 0.000 |       |   0.000 |   -1.022 | 
     | clk__L1_I0    | A ^ -> Y v | INVCLKx10 | 0.007 | 0.007 |   0.007 |   -1.015 | 
     | clk__L2_I0    | A v -> Y ^ | INVCLKx10 | 0.053 | 0.020 |   0.026 |   -0.995 | 
     | \a_reg_reg[1] | CLK ^      | DFFASx02  | 0.053 | 0.004 |   0.031 |   -0.991 | 
     +-----------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin \a_reg_reg[11] /CLK 
Endpoint:   \a_reg_reg[11] /D (v) checked with  leading edge of 'clk'
Beginpoint: a[11]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.031
- Setup                         0.301
+ Path Delay                    1.500
= Required Time                 1.230
- Arrival Time                  0.209
= Slack Time                    1.022
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                 |            |          |       |       |  Time   |   Time   | 
     |-----------------+------------+----------+-------+-------+---------+----------| 
     |                 | a[11] v    |          | 0.000 |       |   0.100 |    1.122 | 
     | FE_PHC290_a_11_ | A v -> Y v | BUFNIx08 | 0.015 | 0.016 |   0.116 |    1.138 | 
     | FE_PHC225_a_11_ | A v -> Y v | BUFNIx04 | 0.017 | 0.021 |   0.138 |    1.159 | 
     | FE_PHC258_a_11_ | A v -> Y v | BUFNIx04 | 0.020 | 0.023 |   0.161 |    1.182 | 
     | FE_PHC198_a_11_ | A v -> Y v | BUFNIx04 | 0.018 | 0.023 |   0.184 |    1.205 | 
     | FE_PHC183_a_11_ | A v -> Y v | BUFNIx03 | 0.021 | 0.025 |   0.209 |    1.230 | 
     | \a_reg_reg[11]  | D v        | DFFASx02 | 0.021 | 0.000 |   0.209 |    1.230 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                |            |           |       |       |  Time   |   Time   | 
     |----------------+------------+-----------+-------+-------+---------+----------| 
     |                | clk ^      |           | 0.000 |       |   0.000 |   -1.022 | 
     | clk__L1_I0     | A ^ -> Y v | INVCLKx10 | 0.007 | 0.007 |   0.007 |   -1.015 | 
     | clk__L2_I0     | A v -> Y ^ | INVCLKx10 | 0.053 | 0.020 |   0.026 |   -0.995 | 
     | \a_reg_reg[11] | CLK ^      | DFFASx02  | 0.053 | 0.004 |   0.031 |   -0.991 | 
     +------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin \b_reg_reg[5] /CLK 
Endpoint:   \b_reg_reg[5] /D (v) checked with  leading edge of 'clk'
Beginpoint: b[5]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.031
- Setup                         0.302
+ Path Delay                    1.500
= Required Time                 1.228
- Arrival Time                  0.207
= Slack Time                    1.022
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                |            |          |       |       |  Time   |   Time   | 
     |----------------+------------+----------+-------+-------+---------+----------| 
     |                | b[5] v     |          | 0.000 |       |   0.100 |    1.122 | 
     | FE_PHC186_b_5_ | A v -> Y v | BUFNIx08 | 0.015 | 0.016 |   0.116 |    1.138 | 
     | FE_PHC291_b_5_ | A v -> Y v | BUFNIx04 | 0.019 | 0.023 |   0.139 |    1.161 | 
     | FE_PHC259_b_5_ | A v -> Y v | BUFNIx04 | 0.018 | 0.023 |   0.161 |    1.183 | 
     | FE_PHC220_b_5_ | A v -> Y v | BUFNIx04 | 0.021 | 0.024 |   0.186 |    1.208 | 
     | FE_PHC191_b_5_ | A v -> Y v | BUFNIx08 | 0.017 | 0.021 |   0.206 |    1.228 | 
     | \b_reg_reg[5]  | D v        | DFFASx02 | 0.017 | 0.000 |   0.207 |    1.228 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |            |           |       |       |  Time   |   Time   | 
     |---------------+------------+-----------+-------+-------+---------+----------| 
     |               | clk ^      |           | 0.000 |       |   0.000 |   -1.022 | 
     | clk__L1_I0    | A ^ -> Y v | INVCLKx10 | 0.007 | 0.007 |   0.007 |   -1.015 | 
     | clk__L2_I0    | A v -> Y ^ | INVCLKx10 | 0.053 | 0.020 |   0.026 |   -0.995 | 
     | \b_reg_reg[5] | CLK ^      | DFFASx02  | 0.053 | 0.004 |   0.030 |   -0.991 | 
     +-----------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin \b_reg_reg[3] /CLK 
Endpoint:   \b_reg_reg[3] /D (v) checked with  leading edge of 'clk'
Beginpoint: b[3]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.031
- Setup                         0.301
+ Path Delay                    1.500
= Required Time                 1.229
- Arrival Time                  0.207
= Slack Time                    1.022
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                |            |          |       |       |  Time   |   Time   | 
     |----------------+------------+----------+-------+-------+---------+----------| 
     |                | b[3] v     |          | 0.000 |       |   0.100 |    1.122 | 
     | FE_PHC243_b_3_ | A v -> Y v | BUFNIx08 | 0.015 | 0.016 |   0.116 |    1.138 | 
     | FE_PHC329_b_3_ | A v -> Y v | BUFNIx04 | 0.018 | 0.022 |   0.138 |    1.160 | 
     | FE_PHC344_b_3_ | A v -> Y v | BUFNIx04 | 0.018 | 0.023 |   0.161 |    1.183 | 
     | FE_PHC305_b_3_ | A v -> Y v | BUFNIx04 | 0.022 | 0.025 |   0.185 |    1.207 | 
     | FE_PHC276_b_3_ | A v -> Y v | BUFNIx08 | 0.019 | 0.022 |   0.207 |    1.229 | 
     | \b_reg_reg[3]  | D v        | DFFASx02 | 0.019 | 0.000 |   0.207 |    1.229 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |            |           |       |       |  Time   |   Time   | 
     |---------------+------------+-----------+-------+-------+---------+----------| 
     |               | clk ^      |           | 0.000 |       |   0.000 |   -1.022 | 
     | clk__L1_I0    | A ^ -> Y v | INVCLKx10 | 0.007 | 0.007 |   0.007 |   -1.015 | 
     | clk__L2_I0    | A v -> Y ^ | INVCLKx10 | 0.053 | 0.020 |   0.026 |   -0.995 | 
     | \b_reg_reg[3] | CLK ^      | DFFASx02  | 0.053 | 0.004 |   0.031 |   -0.991 | 
     +-----------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin \a_reg_reg[2] /CLK 
Endpoint:   \a_reg_reg[2] /D (v) checked with  leading edge of 'clk'
Beginpoint: a[2]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.031
- Setup                         0.302
+ Path Delay                    1.500
= Required Time                 1.229
- Arrival Time                  0.206
= Slack Time                    1.023
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                |            |          |       |       |  Time   |   Time   | 
     |----------------+------------+----------+-------+-------+---------+----------| 
     |                | a[2] v     |          | 0.000 |       |   0.100 |    1.123 | 
     | FE_PHC240_a_2_ | A v -> Y v | BUFNIx08 | 0.015 | 0.016 |   0.116 |    1.138 | 
     | FE_PHC328_a_2_ | A v -> Y v | BUFNIx04 | 0.018 | 0.022 |   0.137 |    1.160 | 
     | FE_PHC343_a_2_ | A v -> Y v | BUFNIx04 | 0.018 | 0.022 |   0.160 |    1.183 | 
     | FE_PHC304_a_2_ | A v -> Y v | BUFNIx04 | 0.021 | 0.024 |   0.184 |    1.207 | 
     | FE_PHC275_a_2_ | A v -> Y v | BUFNIx08 | 0.018 | 0.022 |   0.206 |    1.229 | 
     | \a_reg_reg[2]  | D v        | DFFASx02 | 0.018 | 0.000 |   0.206 |    1.229 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |            |           |       |       |  Time   |   Time   | 
     |---------------+------------+-----------+-------+-------+---------+----------| 
     |               | clk ^      |           | 0.000 |       |   0.000 |   -1.023 | 
     | clk__L1_I0    | A ^ -> Y v | INVCLKx10 | 0.007 | 0.007 |   0.007 |   -1.016 | 
     | clk__L2_I0    | A v -> Y ^ | INVCLKx10 | 0.053 | 0.020 |   0.026 |   -0.996 | 
     | \a_reg_reg[2] | CLK ^      | DFFASx02  | 0.053 | 0.004 |   0.031 |   -0.992 | 
     +-----------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin \b_reg_reg[10] /CLK 
Endpoint:   \b_reg_reg[10] /D (v) checked with  leading edge of 'clk'
Beginpoint: b[10]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.031
- Setup                         0.302
+ Path Delay                    1.500
= Required Time                 1.229
- Arrival Time                  0.206
= Slack Time                    1.023
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                 |            |          |       |       |  Time   |   Time   | 
     |-----------------+------------+----------+-------+-------+---------+----------| 
     |                 | b[10] v    |          | 0.000 |       |   0.100 |    1.123 | 
     | FE_PHC244_b_10_ | A v -> Y v | BUFNIx08 | 0.014 | 0.015 |   0.115 |    1.138 | 
     | FE_PHC326_b_10_ | A v -> Y v | BUFNIx04 | 0.018 | 0.022 |   0.137 |    1.160 | 
     | FE_PHC340_b_10_ | A v -> Y v | BUFNIx04 | 0.019 | 0.023 |   0.160 |    1.183 | 
     | FE_PHC302_b_10_ | A v -> Y v | BUFNIx04 | 0.022 | 0.025 |   0.185 |    1.208 | 
     | FE_PHC273_b_10_ | A v -> Y v | BUFNIx08 | 0.017 | 0.021 |   0.205 |    1.228 | 
     | \b_reg_reg[10]  | D v        | DFFASx02 | 0.017 | 0.000 |   0.206 |    1.229 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                |            |           |       |       |  Time   |   Time   | 
     |----------------+------------+-----------+-------+-------+---------+----------| 
     |                | clk ^      |           | 0.000 |       |   0.000 |   -1.023 | 
     | clk__L1_I0     | A ^ -> Y v | INVCLKx10 | 0.007 | 0.007 |   0.007 |   -1.016 | 
     | clk__L2_I0     | A v -> Y ^ | INVCLKx10 | 0.053 | 0.020 |   0.026 |   -0.997 | 
     | \b_reg_reg[10] | CLK ^      | DFFASx02  | 0.053 | 0.004 |   0.031 |   -0.992 | 
     +------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin \a_reg_reg[6] /CLK 
Endpoint:   \a_reg_reg[6] /D (v) checked with  leading edge of 'clk'
Beginpoint: a[6]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.030
- Setup                         0.302
+ Path Delay                    1.500
= Required Time                 1.228
- Arrival Time                  0.205
= Slack Time                    1.023
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                |            |          |       |       |  Time   |   Time   | 
     |----------------+------------+----------+-------+-------+---------+----------| 
     |                | a[6] v     |          | 0.000 |       |   0.100 |    1.123 | 
     | FE_PHC188_a_6_ | A v -> Y v | BUFNIx08 | 0.016 | 0.017 |   0.117 |    1.140 | 
     | FE_PHC190_a_6_ | A v -> Y v | BUFNIx08 | 0.016 | 0.020 |   0.136 |    1.160 | 
     | FE_PHC288_a_6_ | A v -> Y v | BUFNIx04 | 0.019 | 0.023 |   0.159 |    1.183 | 
     | FE_PHC251_a_6_ | A v -> Y v | BUFNIx04 | 0.022 | 0.025 |   0.184 |    1.207 | 
     | FE_PHC216_a_6_ | A v -> Y v | BUFNIx08 | 0.017 | 0.021 |   0.205 |    1.228 | 
     | \a_reg_reg[6]  | D v        | DFFASx02 | 0.017 | 0.000 |   0.205 |    1.228 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |            |           |       |       |  Time   |   Time   | 
     |---------------+------------+-----------+-------+-------+---------+----------| 
     |               | clk ^      |           | 0.000 |       |   0.000 |   -1.023 | 
     | clk__L1_I0    | A ^ -> Y v | INVCLKx10 | 0.007 | 0.007 |   0.007 |   -1.017 | 
     | clk__L2_I0    | A v -> Y ^ | INVCLKx10 | 0.053 | 0.020 |   0.026 |   -0.997 | 
     | \a_reg_reg[6] | CLK ^      | DFFASx02  | 0.053 | 0.004 |   0.030 |   -0.993 | 
     +-----------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin \a_reg_reg[8] /CLK 
Endpoint:   \a_reg_reg[8] /D (v) checked with  leading edge of 'clk'
Beginpoint: a[8]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.030
- Setup                         0.302
+ Path Delay                    1.500
= Required Time                 1.228
- Arrival Time                  0.203
= Slack Time                    1.025
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                |            |          |       |       |  Time   |   Time   | 
     |----------------+------------+----------+-------+-------+---------+----------| 
     |                | a[8] v     |          | 0.000 |       |   0.100 |    1.125 | 
     | FE_PHC213_a_8_ | A v -> Y v | BUFNIx08 | 0.014 | 0.015 |   0.115 |    1.140 | 
     | FE_PHC298_a_8_ | A v -> Y v | BUFNIx04 | 0.021 | 0.024 |   0.139 |    1.164 | 
     | FE_PHC320_a_8_ | A v -> Y v | BUFNIx08 | 0.016 | 0.019 |   0.158 |    1.183 | 
     | FE_PHC268_a_8_ | A v -> Y v | BUFNIx04 | 0.021 | 0.024 |   0.182 |    1.207 | 
     | FE_PHC234_a_8_ | A v -> Y v | BUFNIx08 | 0.018 | 0.021 |   0.203 |    1.228 | 
     | \a_reg_reg[8]  | D v        | DFFASx02 | 0.018 | 0.000 |   0.203 |    1.228 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |            |           |       |       |  Time   |   Time   | 
     |---------------+------------+-----------+-------+-------+---------+----------| 
     |               | clk ^      |           | 0.000 |       |   0.000 |   -1.025 | 
     | clk__L1_I0    | A ^ -> Y v | INVCLKx10 | 0.007 | 0.007 |   0.007 |   -1.018 | 
     | clk__L2_I0    | A v -> Y ^ | INVCLKx10 | 0.053 | 0.020 |   0.026 |   -0.999 | 
     | \a_reg_reg[8] | CLK ^      | DFFASx02  | 0.053 | 0.004 |   0.030 |   -0.995 | 
     +-----------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin \b_reg_reg[12] /CLK 
Endpoint:   \b_reg_reg[12] /D (v) checked with  leading edge of 'clk'
Beginpoint: b[12]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.031
- Setup                         0.299
+ Path Delay                    1.500
= Required Time                 1.232
- Arrival Time                  0.207
= Slack Time                    1.025
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                 |            |          |       |       |  Time   |   Time   | 
     |-----------------+------------+----------+-------+-------+---------+----------| 
     |                 | b[12] v    |          | 0.000 |       |   0.100 |    1.125 | 
     | FE_PHC260_b_12_ | A v -> Y v | BUFNIx08 | 0.015 | 0.016 |   0.116 |    1.142 | 
     | FE_PHC286_b_12_ | A v -> Y v | BUFNIx08 | 0.015 | 0.018 |   0.135 |    1.160 | 
     | FE_PHC204_b_12_ | A v -> Y v | BUFNIx04 | 0.018 | 0.022 |   0.156 |    1.182 | 
     | FE_PHC227_b_12_ | A v -> Y v | BUFNIx04 | 0.020 | 0.023 |   0.180 |    1.205 | 
     | FE_PHC179_b_12_ | A v -> Y v | BUFNIx03 | 0.023 | 0.027 |   0.207 |    1.232 | 
     | \b_reg_reg[12]  | D v        | DFFASx02 | 0.023 | 0.000 |   0.207 |    1.232 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                |            |           |       |       |  Time   |   Time   | 
     |----------------+------------+-----------+-------+-------+---------+----------| 
     |                | clk ^      |           | 0.000 |       |   0.000 |   -1.025 | 
     | clk__L1_I0     | A ^ -> Y v | INVCLKx10 | 0.007 | 0.007 |   0.007 |   -1.018 | 
     | clk__L2_I0     | A v -> Y ^ | INVCLKx10 | 0.053 | 0.020 |   0.026 |   -0.999 | 
     | \b_reg_reg[12] | CLK ^      | DFFASx02  | 0.053 | 0.005 |   0.031 |   -0.994 | 
     +------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin \b_reg_reg[1] /CLK 
Endpoint:   \b_reg_reg[1] /D (v) checked with  leading edge of 'clk'
Beginpoint: b[1]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.031
- Setup                         0.300
+ Path Delay                    1.500
= Required Time                 1.230
- Arrival Time                  0.205
= Slack Time                    1.026
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                |            |          |       |       |  Time   |   Time   | 
     |----------------+------------+----------+-------+-------+---------+----------| 
     |                | b[1] v     |          | 0.000 |       |   0.100 |    1.126 | 
     | FE_PHC197_b_1_ | A v -> Y v | BUFNIx08 | 0.015 | 0.016 |   0.116 |    1.142 | 
     | FE_PHC285_b_1_ | A v -> Y v | BUFNIx08 | 0.014 | 0.018 |   0.135 |    1.160 | 
     | FE_PHC250_b_1_ | A v -> Y v | BUFNIx04 | 0.021 | 0.024 |   0.159 |    1.184 | 
     | FE_PHC222_b_1_ | A v -> Y v | BUFNIx08 | 0.017 | 0.021 |   0.179 |    1.205 | 
     | FE_PHC177_b_1_ | A v -> Y v | BUFNIx03 | 0.021 | 0.025 |   0.205 |    1.230 | 
     | \b_reg_reg[1]  | D v        | DFFASx02 | 0.021 | 0.000 |   0.205 |    1.230 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |            |           |       |       |  Time   |   Time   | 
     |---------------+------------+-----------+-------+-------+---------+----------| 
     |               | clk ^      |           | 0.000 |       |   0.000 |   -1.026 | 
     | clk__L1_I0    | A ^ -> Y v | INVCLKx10 | 0.007 | 0.007 |   0.007 |   -1.019 | 
     | clk__L2_I0    | A v -> Y ^ | INVCLKx10 | 0.053 | 0.020 |   0.026 |   -0.999 | 
     | \b_reg_reg[1] | CLK ^      | DFFASx02  | 0.053 | 0.004 |   0.031 |   -0.995 | 
     +-----------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin \a_reg_reg[9] /CLK 
Endpoint:   \a_reg_reg[9] /D (v) checked with  leading edge of 'clk'
Beginpoint: a[9]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.031
- Setup                         0.302
+ Path Delay                    1.500
= Required Time                 1.229
- Arrival Time                  0.202
= Slack Time                    1.026
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                |            |          |       |       |  Time   |   Time   | 
     |----------------+------------+----------+-------+-------+---------+----------| 
     |                | a[9] v     |          | 0.000 |       |   0.100 |    1.126 | 
     | FE_PHC245_a_9_ | A v -> Y v | BUFNIx08 | 0.014 | 0.015 |   0.115 |    1.141 | 
     | FE_PHC322_a_9_ | A v -> Y v | BUFNIx04 | 0.021 | 0.024 |   0.138 |    1.165 | 
     | FE_PHC338_a_9_ | A v -> Y v | BUFNIx08 | 0.016 | 0.019 |   0.158 |    1.184 | 
     | FE_PHC303_a_9_ | A v -> Y v | BUFNIx04 | 0.021 | 0.024 |   0.181 |    1.208 | 
     | FE_PHC274_a_9_ | A v -> Y v | BUFNIx08 | 0.018 | 0.021 |   0.202 |    1.228 | 
     | \a_reg_reg[9]  | D v        | DFFASx02 | 0.018 | 0.000 |   0.202 |    1.229 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |            |           |       |       |  Time   |   Time   | 
     |---------------+------------+-----------+-------+-------+---------+----------| 
     |               | clk ^      |           | 0.000 |       |   0.000 |   -1.026 | 
     | clk__L1_I0    | A ^ -> Y v | INVCLKx10 | 0.007 | 0.007 |   0.007 |   -1.020 | 
     | clk__L2_I0    | A v -> Y ^ | INVCLKx10 | 0.053 | 0.020 |   0.026 |   -1.000 | 
     | \a_reg_reg[9] | CLK ^      | DFFASx02  | 0.053 | 0.004 |   0.031 |   -0.996 | 
     +-----------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin \a_reg_reg[7] /CLK 
Endpoint:   \a_reg_reg[7] /D (v) checked with  leading edge of 'clk'
Beginpoint: a[7]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.030
- Setup                         0.300
+ Path Delay                    1.500
= Required Time                 1.230
- Arrival Time                  0.202
= Slack Time                    1.028
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                |            |          |       |       |  Time   |   Time   | 
     |----------------+------------+----------+-------+-------+---------+----------| 
     |                | a[7] v     |          | 0.000 |       |   0.100 |    1.128 | 
     | FE_PHC201_a_7_ | A v -> Y v | BUFNIx08 | 0.015 | 0.016 |   0.116 |    1.144 | 
     | FE_PHC223_a_7_ | A v -> Y v | BUFNIx08 | 0.014 | 0.018 |   0.134 |    1.161 | 
     | FE_PHC281_a_7_ | A v -> Y v | BUFNIx04 | 0.021 | 0.024 |   0.157 |    1.185 | 
     | FE_PHC252_a_7_ | A v -> Y v | BUFNIx08 | 0.017 | 0.021 |   0.178 |    1.206 | 
     | FE_PHC189_a_7_ | A v -> Y v | BUFNIx04 | 0.021 | 0.024 |   0.202 |    1.230 | 
     | \a_reg_reg[7]  | D v        | DFFASx02 | 0.021 | 0.000 |   0.202 |    1.230 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |            |           |       |       |  Time   |   Time   | 
     |---------------+------------+-----------+-------+-------+---------+----------| 
     |               | clk ^      |           | 0.000 |       |   0.000 |   -1.028 | 
     | clk__L1_I0    | A ^ -> Y v | INVCLKx10 | 0.007 | 0.007 |   0.007 |   -1.021 | 
     | clk__L2_I0    | A v -> Y ^ | INVCLKx10 | 0.053 | 0.020 |   0.026 |   -1.001 | 
     | \a_reg_reg[7] | CLK ^      | DFFASx02  | 0.053 | 0.004 |   0.030 |   -0.997 | 
     +-----------------------------------------------------------------------------+ 
Path 49: MET Late External Delay Assertion 
Endpoint:   out[13]         (v) checked with  leading edge of 'clk'
Beginpoint: \out_reg[13] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.100
+ Path Delay                    1.500
= Required Time                 1.400
- Arrival Time                  0.202
= Slack Time                    1.198
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------+ 
     |   Instance    |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |              |           |       |       |  Time   |   Time   | 
     |---------------+--------------+-----------+-------+-------+---------+----------| 
     |               | clk ^        |           | 0.000 |       |   0.000 |    1.198 | 
     | clk__L1_I0    | A ^ -> Y v   | INVCLKx10 | 0.007 | 0.007 |   0.007 |    1.205 | 
     | clk__L2_I0    | A v -> Y ^   | INVCLKx10 | 0.053 | 0.020 |   0.026 |    1.224 | 
     | \out_reg[13]  | CLK ^ -> Q v | DFFARSx04 | 0.034 | 0.118 |   0.144 |    1.342 | 
     | FE_OFC37_n_54 | A v -> Y v   | BUFNIx04  | 0.031 | 0.031 |   0.176 |    1.373 | 
     | drc103        | A v -> Y v   | BUFNIx08  | 0.025 | 0.027 |   0.202 |    1.400 | 
     |               | out[13] v    |           | 0.025 | 0.000 |   0.202 |    1.400 | 
     +-------------------------------------------------------------------------------+ 
Path 50: MET Late External Delay Assertion 
Endpoint:   out[14]         (v) checked with  leading edge of 'clk'
Beginpoint: \out_reg[14] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.100
+ Path Delay                    1.500
= Required Time                 1.400
- Arrival Time                  0.180
= Slack Time                    1.220
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |              |              |           |       |       |  Time   |   Time   | 
     |--------------+--------------+-----------+-------+-------+---------+----------| 
     |              | clk ^        |           | 0.000 |       |   0.000 |    1.220 | 
     | clk__L1_I0   | A ^ -> Y v   | INVCLKx10 | 0.007 | 0.007 |   0.007 |    1.227 | 
     | clk__L2_I0   | A v -> Y ^   | INVCLKx10 | 0.053 | 0.020 |   0.026 |    1.246 | 
     | \out_reg[14] | CLK ^ -> Q v | DFFARSx04 | 0.042 | 0.125 |   0.151 |    1.371 | 
     | drc114       | A v -> Y v   | BUFNIx08  | 0.027 | 0.029 |   0.180 |    1.400 | 
     |              | out[14] v    |           | 0.027 | 0.000 |   0.180 |    1.400 | 
     +------------------------------------------------------------------------------+ 

