$comment
	File created using the following command:
		vcd file lab08.msim.vcd -direction
$end
$date
	Fri Nov 29 14:55:15 2019
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module lab08_vlg_vec_tst $end
$var reg 8 ! A [7:0] $end
$var reg 1 " L $end
$var reg 1 # S $end
$var reg 1 $ clk $end
$var wire 1 % out [7] $end
$var wire 1 & out [6] $end
$var wire 1 ' out [5] $end
$var wire 1 ( out [4] $end
$var wire 1 ) out [3] $end
$var wire 1 * out [2] $end
$var wire 1 + out [1] $end
$var wire 1 , out [0] $end

$scope module i1 $end
$var wire 1 - gnd $end
$var wire 1 . vcc $end
$var wire 1 / unknown $end
$var tri1 1 0 devclrn $end
$var tri1 1 1 devpor $end
$var tri1 1 2 devoe $end
$var wire 1 3 out[0]~output_o $end
$var wire 1 4 out[1]~output_o $end
$var wire 1 5 out[2]~output_o $end
$var wire 1 6 out[3]~output_o $end
$var wire 1 7 out[4]~output_o $end
$var wire 1 8 out[5]~output_o $end
$var wire 1 9 out[6]~output_o $end
$var wire 1 : out[7]~output_o $end
$var wire 1 ; clk~input_o $end
$var wire 1 < clk~inputclkctrl_outclk $end
$var wire 1 = A[0]~input_o $end
$var wire 1 > Reg|d[0]~8_combout $end
$var wire 1 ? S~input_o $end
$var wire 1 @ L~input_o $end
$var wire 1 A A[1]~input_o $end
$var wire 1 B Reg|d[0]~9 $end
$var wire 1 C Reg|d[1]~10_combout $end
$var wire 1 D A[2]~input_o $end
$var wire 1 E Reg|d[1]~11 $end
$var wire 1 F Reg|d[2]~12_combout $end
$var wire 1 G A[3]~input_o $end
$var wire 1 H Reg|d[2]~13 $end
$var wire 1 I Reg|d[3]~14_combout $end
$var wire 1 J A[4]~input_o $end
$var wire 1 K Reg|d[3]~15 $end
$var wire 1 L Reg|d[4]~16_combout $end
$var wire 1 M A[5]~input_o $end
$var wire 1 N Reg|d[4]~17 $end
$var wire 1 O Reg|d[5]~18_combout $end
$var wire 1 P A[6]~input_o $end
$var wire 1 Q Reg|d[5]~19 $end
$var wire 1 R Reg|d[6]~20_combout $end
$var wire 1 S A[7]~input_o $end
$var wire 1 T Reg|d[6]~21 $end
$var wire 1 U Reg|d[7]~22_combout $end
$var wire 1 V Reg|d [7] $end
$var wire 1 W Reg|d [6] $end
$var wire 1 X Reg|d [5] $end
$var wire 1 Y Reg|d [4] $end
$var wire 1 Z Reg|d [3] $end
$var wire 1 [ Reg|d [2] $end
$var wire 1 \ Reg|d [1] $end
$var wire 1 ] Reg|d [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10010 !
0"
0#
0$
0,
0+
0*
0)
0(
0'
0&
0%
0-
1.
x/
10
11
12
03
04
05
06
07
08
09
0:
0;
0<
0=
0>
0?
0@
1A
0B
1C
0D
1E
0F
0G
0H
0I
1J
1K
1L
0M
0N
0O
0P
1Q
0R
0S
0T
0U
0]
0\
0[
0Z
0Y
0X
0W
0V
$end
#50000
1$
1;
1<
#100000
0$
0;
0<
#140000
1#
1?
#150000
1$
1;
1<
#200000
0#
0$
0?
0;
0<
#240000
1"
1@
#250000
1$
1;
1<
#300000
0$
0;
0<
#340000
1#
1?
#350000
1$
1;
1<
1Y
1\
14
17
1N
0E
1(
1+
0L
0C
1O
1F
#400000
0"
0#
0$
0@
0?
0;
0<
#450000
1$
1;
1<
#500000
0$
0;
0<
#550000
1$
1;
1<
#600000
0$
0;
0<
#650000
1$
1;
1<
#700000
0$
0;
0<
#750000
1$
1;
1<
#800000
0$
0;
0<
#850000
1$
1;
1<
#900000
0$
0;
0<
#950000
1$
1;
1<
#1000000
