Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon May 19 00:38:02 2025
| Host         : Garretts-Surface-Book-3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file SH2_CPU_timing_summary_routed.rpt -pb SH2_CPU_timing_summary_routed.pb -rpx SH2_CPU_timing_summary_routed.rpx -warn_on_violation
| Design       : SH2_CPU
| Device       : 7a25t-cpg238
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-16  Warning   Large setup violation          148         
TIMING-18  Warning   Missing input or output delay  105         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (33)
6. checking no_output_delay (72)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (33)
-------------------------------
 There are 33 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (72)
--------------------------------
 There are 72 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -8.766     -493.552                    206                 1610        0.189        0.000                      0                 1610        0.000        0.000                       0                   812  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clock  {0.000 0.500}      20.210          49.480          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock              -8.766     -493.552                    206                 1610        0.189        0.000                      0                 1610        0.000        0.000                       0                   812  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clock                       
(none)                      clock         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :          206  Failing Endpoints,  Worst Slack       -8.766ns,  Total Violation     -493.552ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.766ns  (required time - arrival time)
  Source:                 SH2_CU/IR_reg[8]_replica/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@0.500ns period=20.210ns})
  Destination:            SH2_DTU/RE0_reg/D
                            (falling edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@0.500ns period=20.210ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (clock fall@0.500ns - clock rise@0.000ns)
  Data Path Delay:        9.218ns  (logic 2.239ns (24.288%)  route 6.979ns (75.712%))
  Logic Levels:           12  (LUT4=1 LUT5=3 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.186ns = ( 4.686 - 0.500 ) 
    Source Clock Delay      (SCD):    4.552ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.896    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.992 r  clock_IBUF_BUFG_inst/O
                         net (fo=811, routed)         1.559     4.552    SH2_CU/clock_IBUF_BUFG
    SLICE_X9Y10          FDRE                                         r  SH2_CU/IR_reg[8]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.456     5.008 r  SH2_CU/IR_reg[8]_replica/Q
                         net (fo=13, routed)          0.740     5.748    SH2_CU/IR[8]_repN
    SLICE_X11Y11         LUT4 (Prop_lut4_I0_O)        0.124     5.872 r  SH2_CU/CurrentState[3]_i_4/O
                         net (fo=8, routed)           1.213     7.085    SH2_CU/CurrentState[3]_i_4_n_0
    SLICE_X7Y12          LUT6 (Prop_lut6_I0_O)        0.124     7.209 f  SH2_CU/AB_OBUF[0]_inst_i_61/O
                         net (fo=2, routed)           0.420     7.629    SH2_CU/AB_OBUF[0]_inst_i_61_n_0
    SLICE_X7Y13          LUT6 (Prop_lut6_I5_O)        0.124     7.753 f  SH2_CU/GBR[31]_i_16/O
                         net (fo=2, routed)           0.831     8.584    SH2_CU/GBR[31]_i_16_n_0
    SLICE_X11Y14         LUT5 (Prop_lut5_I4_O)        0.124     8.708 r  SH2_CU/AB_OBUF[0]_inst_i_27/O
                         net (fo=4, routed)           0.627     9.336    SH2_CU/AB_OBUF[0]_inst_i_27_n_0
    SLICE_X10Y15         LUT6 (Prop_lut6_I1_O)        0.124     9.460 r  SH2_CU/AB_OBUF[0]_inst_i_53/O
                         net (fo=128, routed)         0.731    10.191    SH2_RegArray/Generic_RegArray/RegA1Sel[0]
    SLICE_X11Y15         LUT6 (Prop_lut6_I4_O)        0.124    10.315 r  SH2_RegArray/Generic_RegArray/PR[1]_i_6/O
                         net (fo=1, routed)           0.000    10.315    SH2_RegArray/Generic_RegArray/PR[1]_i_6_n_0
    SLICE_X11Y15         MUXF7 (Prop_muxf7_I1_O)      0.245    10.560 r  SH2_RegArray/Generic_RegArray/PR_reg[1]_i_3/O
                         net (fo=2, routed)           0.734    11.293    SH2_CU/AB_OBUF[1]_inst_i_7_0
    SLICE_X10Y16         LUT6 (Prop_lut6_I1_O)        0.298    11.591 r  SH2_CU/AB_OBUF[1]_inst_i_9/O
                         net (fo=4, routed)           0.442    12.034    SH2_CU/AB_OBUF[1]_inst_i_9_n_0
    SLICE_X10Y17         LUT6 (Prop_lut6_I1_O)        0.124    12.158 r  SH2_CU/AB_OBUF[1]_inst_i_7/O
                         net (fo=2, routed)           0.511    12.669    SH2_CU/AB_OBUF[1]_inst_i_7_n_0
    SLICE_X11Y17         LUT6 (Prop_lut6_I4_O)        0.124    12.793 r  SH2_CU/AB_OBUF[1]_inst_i_5/O
                         net (fo=5, routed)           0.192    12.985    SH2_CU/DAU_DataAddr[0]
    SLICE_X11Y17         LUT5 (Prop_lut5_I4_O)        0.124    13.109 r  SH2_CU/AB_OBUF[1]_inst_i_1/O
                         net (fo=31, routed)          0.538    13.646    SH2_CU/AB_OBUF[1]
    SLICE_X13Y16         LUT5 (Prop_lut5_I1_O)        0.124    13.770 r  SH2_CU/RE0_i_1/O
                         net (fo=1, routed)           0.000    13.770    SH2_DTU/RE[0]
    SLICE_X13Y16         FDRE                                         r  SH2_DTU/RE0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock fall edge)      0.500     0.500 f  
    K18                                               0.000     0.500 f  clock (IN)
                         net (fo=0)                   0.000     0.500    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.798     1.298 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.160    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.251 f  clock_IBUF_BUFG_inst/O
                         net (fo=811, routed)         1.435     4.686    SH2_DTU/clock_IBUF_BUFG
    SLICE_X13Y16         FDRE                                         r  SH2_DTU/RE0_reg/C  (IS_INVERTED)
                         clock pessimism              0.322     5.008    
                         clock uncertainty           -0.035     4.972    
    SLICE_X13Y16         FDRE (Setup_fdre_C_D)        0.032     5.004    SH2_DTU/RE0_reg
  -------------------------------------------------------------------
                         required time                          5.004    
                         arrival time                         -13.770    
  -------------------------------------------------------------------
                         slack                                 -8.766    

Slack (VIOLATED) :        -8.761ns  (required time - arrival time)
  Source:                 SH2_CU/IR_reg[8]_replica/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@0.500ns period=20.210ns})
  Destination:            SH2_DTU/WE0_reg/D
                            (falling edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@0.500ns period=20.210ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (clock fall@0.500ns - clock rise@0.000ns)
  Data Path Delay:        9.215ns  (logic 2.239ns (24.296%)  route 6.976ns (75.704%))
  Logic Levels:           12  (LUT4=1 LUT5=3 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.186ns = ( 4.686 - 0.500 ) 
    Source Clock Delay      (SCD):    4.552ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.896    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.992 r  clock_IBUF_BUFG_inst/O
                         net (fo=811, routed)         1.559     4.552    SH2_CU/clock_IBUF_BUFG
    SLICE_X9Y10          FDRE                                         r  SH2_CU/IR_reg[8]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.456     5.008 r  SH2_CU/IR_reg[8]_replica/Q
                         net (fo=13, routed)          0.740     5.748    SH2_CU/IR[8]_repN
    SLICE_X11Y11         LUT4 (Prop_lut4_I0_O)        0.124     5.872 r  SH2_CU/CurrentState[3]_i_4/O
                         net (fo=8, routed)           1.213     7.085    SH2_CU/CurrentState[3]_i_4_n_0
    SLICE_X7Y12          LUT6 (Prop_lut6_I0_O)        0.124     7.209 f  SH2_CU/AB_OBUF[0]_inst_i_61/O
                         net (fo=2, routed)           0.420     7.629    SH2_CU/AB_OBUF[0]_inst_i_61_n_0
    SLICE_X7Y13          LUT6 (Prop_lut6_I5_O)        0.124     7.753 f  SH2_CU/GBR[31]_i_16/O
                         net (fo=2, routed)           0.831     8.584    SH2_CU/GBR[31]_i_16_n_0
    SLICE_X11Y14         LUT5 (Prop_lut5_I4_O)        0.124     8.708 r  SH2_CU/AB_OBUF[0]_inst_i_27/O
                         net (fo=4, routed)           0.627     9.336    SH2_CU/AB_OBUF[0]_inst_i_27_n_0
    SLICE_X10Y15         LUT6 (Prop_lut6_I1_O)        0.124     9.460 r  SH2_CU/AB_OBUF[0]_inst_i_53/O
                         net (fo=128, routed)         0.731    10.191    SH2_RegArray/Generic_RegArray/RegA1Sel[0]
    SLICE_X11Y15         LUT6 (Prop_lut6_I4_O)        0.124    10.315 r  SH2_RegArray/Generic_RegArray/PR[1]_i_6/O
                         net (fo=1, routed)           0.000    10.315    SH2_RegArray/Generic_RegArray/PR[1]_i_6_n_0
    SLICE_X11Y15         MUXF7 (Prop_muxf7_I1_O)      0.245    10.560 r  SH2_RegArray/Generic_RegArray/PR_reg[1]_i_3/O
                         net (fo=2, routed)           0.734    11.293    SH2_CU/AB_OBUF[1]_inst_i_7_0
    SLICE_X10Y16         LUT6 (Prop_lut6_I1_O)        0.298    11.591 r  SH2_CU/AB_OBUF[1]_inst_i_9/O
                         net (fo=4, routed)           0.442    12.034    SH2_CU/AB_OBUF[1]_inst_i_9_n_0
    SLICE_X10Y17         LUT6 (Prop_lut6_I1_O)        0.124    12.158 r  SH2_CU/AB_OBUF[1]_inst_i_7/O
                         net (fo=2, routed)           0.511    12.669    SH2_CU/AB_OBUF[1]_inst_i_7_n_0
    SLICE_X11Y17         LUT6 (Prop_lut6_I4_O)        0.124    12.793 r  SH2_CU/AB_OBUF[1]_inst_i_5/O
                         net (fo=5, routed)           0.192    12.985    SH2_CU/DAU_DataAddr[0]
    SLICE_X11Y17         LUT5 (Prop_lut5_I4_O)        0.124    13.109 r  SH2_CU/AB_OBUF[1]_inst_i_1/O
                         net (fo=31, routed)          0.535    13.643    SH2_CU/AB_OBUF[1]
    SLICE_X13Y16         LUT5 (Prop_lut5_I1_O)        0.124    13.767 r  SH2_CU/WE0_i_1/O
                         net (fo=1, routed)           0.000    13.767    SH2_DTU/WE[0]
    SLICE_X13Y16         FDRE                                         r  SH2_DTU/WE0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock fall edge)      0.500     0.500 f  
    K18                                               0.000     0.500 f  clock (IN)
                         net (fo=0)                   0.000     0.500    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.798     1.298 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.160    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.251 f  clock_IBUF_BUFG_inst/O
                         net (fo=811, routed)         1.435     4.686    SH2_DTU/clock_IBUF_BUFG
    SLICE_X13Y16         FDRE                                         r  SH2_DTU/WE0_reg/C  (IS_INVERTED)
                         clock pessimism              0.322     5.008    
                         clock uncertainty           -0.035     4.972    
    SLICE_X13Y16         FDRE (Setup_fdre_C_D)        0.034     5.006    SH2_DTU/WE0_reg
  -------------------------------------------------------------------
                         required time                          5.006    
                         arrival time                         -13.767    
  -------------------------------------------------------------------
                         slack                                 -8.761    

Slack (VIOLATED) :        -8.712ns  (required time - arrival time)
  Source:                 SH2_CU/IR_reg[8]_replica/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@0.500ns period=20.210ns})
  Destination:            SH2_DTU/WE1_reg/D
                            (falling edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@0.500ns period=20.210ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (clock fall@0.500ns - clock rise@0.000ns)
  Data Path Delay:        9.165ns  (logic 2.239ns (24.431%)  route 6.926ns (75.569%))
  Logic Levels:           12  (LUT4=1 LUT5=3 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.184ns = ( 4.684 - 0.500 ) 
    Source Clock Delay      (SCD):    4.552ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.896    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.992 r  clock_IBUF_BUFG_inst/O
                         net (fo=811, routed)         1.559     4.552    SH2_CU/clock_IBUF_BUFG
    SLICE_X9Y10          FDRE                                         r  SH2_CU/IR_reg[8]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.456     5.008 r  SH2_CU/IR_reg[8]_replica/Q
                         net (fo=13, routed)          0.740     5.748    SH2_CU/IR[8]_repN
    SLICE_X11Y11         LUT4 (Prop_lut4_I0_O)        0.124     5.872 r  SH2_CU/CurrentState[3]_i_4/O
                         net (fo=8, routed)           1.213     7.085    SH2_CU/CurrentState[3]_i_4_n_0
    SLICE_X7Y12          LUT6 (Prop_lut6_I0_O)        0.124     7.209 f  SH2_CU/AB_OBUF[0]_inst_i_61/O
                         net (fo=2, routed)           0.420     7.629    SH2_CU/AB_OBUF[0]_inst_i_61_n_0
    SLICE_X7Y13          LUT6 (Prop_lut6_I5_O)        0.124     7.753 f  SH2_CU/GBR[31]_i_16/O
                         net (fo=2, routed)           0.831     8.584    SH2_CU/GBR[31]_i_16_n_0
    SLICE_X11Y14         LUT5 (Prop_lut5_I4_O)        0.124     8.708 r  SH2_CU/AB_OBUF[0]_inst_i_27/O
                         net (fo=4, routed)           0.627     9.336    SH2_CU/AB_OBUF[0]_inst_i_27_n_0
    SLICE_X10Y15         LUT6 (Prop_lut6_I1_O)        0.124     9.460 r  SH2_CU/AB_OBUF[0]_inst_i_53/O
                         net (fo=128, routed)         0.731    10.191    SH2_RegArray/Generic_RegArray/RegA1Sel[0]
    SLICE_X11Y15         LUT6 (Prop_lut6_I4_O)        0.124    10.315 r  SH2_RegArray/Generic_RegArray/PR[1]_i_6/O
                         net (fo=1, routed)           0.000    10.315    SH2_RegArray/Generic_RegArray/PR[1]_i_6_n_0
    SLICE_X11Y15         MUXF7 (Prop_muxf7_I1_O)      0.245    10.560 r  SH2_RegArray/Generic_RegArray/PR_reg[1]_i_3/O
                         net (fo=2, routed)           0.734    11.293    SH2_CU/AB_OBUF[1]_inst_i_7_0
    SLICE_X10Y16         LUT6 (Prop_lut6_I1_O)        0.298    11.591 r  SH2_CU/AB_OBUF[1]_inst_i_9/O
                         net (fo=4, routed)           0.442    12.034    SH2_CU/AB_OBUF[1]_inst_i_9_n_0
    SLICE_X10Y17         LUT6 (Prop_lut6_I1_O)        0.124    12.158 r  SH2_CU/AB_OBUF[1]_inst_i_7/O
                         net (fo=2, routed)           0.511    12.669    SH2_CU/AB_OBUF[1]_inst_i_7_n_0
    SLICE_X11Y17         LUT6 (Prop_lut6_I4_O)        0.124    12.793 r  SH2_CU/AB_OBUF[1]_inst_i_5/O
                         net (fo=5, routed)           0.192    12.985    SH2_CU/DAU_DataAddr[0]
    SLICE_X11Y17         LUT5 (Prop_lut5_I4_O)        0.124    13.109 r  SH2_CU/AB_OBUF[1]_inst_i_1/O
                         net (fo=31, routed)          0.484    13.592    SH2_CU/AB_OBUF[1]
    SLICE_X11Y18         LUT5 (Prop_lut5_I0_O)        0.124    13.716 r  SH2_CU/WE1_i_1/O
                         net (fo=1, routed)           0.000    13.716    SH2_DTU/WE[1]
    SLICE_X11Y18         FDRE                                         r  SH2_DTU/WE1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock fall edge)      0.500     0.500 f  
    K18                                               0.000     0.500 f  clock (IN)
                         net (fo=0)                   0.000     0.500    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.798     1.298 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.160    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.251 f  clock_IBUF_BUFG_inst/O
                         net (fo=811, routed)         1.433     4.684    SH2_DTU/clock_IBUF_BUFG
    SLICE_X11Y18         FDRE                                         r  SH2_DTU/WE1_reg/C  (IS_INVERTED)
                         clock pessimism              0.322     5.006    
                         clock uncertainty           -0.035     4.970    
    SLICE_X11Y18         FDRE (Setup_fdre_C_D)        0.034     5.004    SH2_DTU/WE1_reg
  -------------------------------------------------------------------
                         required time                          5.004    
                         arrival time                         -13.716    
  -------------------------------------------------------------------
                         slack                                 -8.712    

Slack (VIOLATED) :        -8.706ns  (required time - arrival time)
  Source:                 SH2_CU/IR_reg[8]_replica/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@0.500ns period=20.210ns})
  Destination:            SH2_DTU/RE3_reg/D
                            (falling edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@0.500ns period=20.210ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (clock fall@0.500ns - clock rise@0.000ns)
  Data Path Delay:        9.176ns  (logic 2.239ns (24.401%)  route 6.937ns (75.599%))
  Logic Levels:           12  (LUT4=1 LUT5=3 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.186ns = ( 4.686 - 0.500 ) 
    Source Clock Delay      (SCD):    4.552ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.896    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.992 r  clock_IBUF_BUFG_inst/O
                         net (fo=811, routed)         1.559     4.552    SH2_CU/clock_IBUF_BUFG
    SLICE_X9Y10          FDRE                                         r  SH2_CU/IR_reg[8]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.456     5.008 r  SH2_CU/IR_reg[8]_replica/Q
                         net (fo=13, routed)          0.740     5.748    SH2_CU/IR[8]_repN
    SLICE_X11Y11         LUT4 (Prop_lut4_I0_O)        0.124     5.872 r  SH2_CU/CurrentState[3]_i_4/O
                         net (fo=8, routed)           1.213     7.085    SH2_CU/CurrentState[3]_i_4_n_0
    SLICE_X7Y12          LUT6 (Prop_lut6_I0_O)        0.124     7.209 f  SH2_CU/AB_OBUF[0]_inst_i_61/O
                         net (fo=2, routed)           0.420     7.629    SH2_CU/AB_OBUF[0]_inst_i_61_n_0
    SLICE_X7Y13          LUT6 (Prop_lut6_I5_O)        0.124     7.753 f  SH2_CU/GBR[31]_i_16/O
                         net (fo=2, routed)           0.831     8.584    SH2_CU/GBR[31]_i_16_n_0
    SLICE_X11Y14         LUT5 (Prop_lut5_I4_O)        0.124     8.708 r  SH2_CU/AB_OBUF[0]_inst_i_27/O
                         net (fo=4, routed)           0.627     9.336    SH2_CU/AB_OBUF[0]_inst_i_27_n_0
    SLICE_X10Y15         LUT6 (Prop_lut6_I1_O)        0.124     9.460 r  SH2_CU/AB_OBUF[0]_inst_i_53/O
                         net (fo=128, routed)         0.731    10.191    SH2_RegArray/Generic_RegArray/RegA1Sel[0]
    SLICE_X11Y15         LUT6 (Prop_lut6_I4_O)        0.124    10.315 r  SH2_RegArray/Generic_RegArray/PR[1]_i_6/O
                         net (fo=1, routed)           0.000    10.315    SH2_RegArray/Generic_RegArray/PR[1]_i_6_n_0
    SLICE_X11Y15         MUXF7 (Prop_muxf7_I1_O)      0.245    10.560 r  SH2_RegArray/Generic_RegArray/PR_reg[1]_i_3/O
                         net (fo=2, routed)           0.734    11.293    SH2_CU/AB_OBUF[1]_inst_i_7_0
    SLICE_X10Y16         LUT6 (Prop_lut6_I1_O)        0.298    11.591 r  SH2_CU/AB_OBUF[1]_inst_i_9/O
                         net (fo=4, routed)           0.442    12.034    SH2_CU/AB_OBUF[1]_inst_i_9_n_0
    SLICE_X10Y17         LUT6 (Prop_lut6_I1_O)        0.124    12.158 r  SH2_CU/AB_OBUF[1]_inst_i_7/O
                         net (fo=2, routed)           0.511    12.669    SH2_CU/AB_OBUF[1]_inst_i_7_n_0
    SLICE_X11Y17         LUT6 (Prop_lut6_I4_O)        0.124    12.793 r  SH2_CU/AB_OBUF[1]_inst_i_5/O
                         net (fo=5, routed)           0.192    12.985    SH2_CU/DAU_DataAddr[0]
    SLICE_X11Y17         LUT5 (Prop_lut5_I4_O)        0.124    13.109 r  SH2_CU/AB_OBUF[1]_inst_i_1/O
                         net (fo=31, routed)          0.495    13.603    SH2_CU/AB_OBUF[1]
    SLICE_X9Y16          LUT5 (Prop_lut5_I3_O)        0.124    13.727 r  SH2_CU/RE3_i_1/O
                         net (fo=1, routed)           0.000    13.727    SH2_DTU/RE[3]
    SLICE_X9Y16          FDRE                                         r  SH2_DTU/RE3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock fall edge)      0.500     0.500 f  
    K18                                               0.000     0.500 f  clock (IN)
                         net (fo=0)                   0.000     0.500    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.798     1.298 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.160    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.251 f  clock_IBUF_BUFG_inst/O
                         net (fo=811, routed)         1.435     4.686    SH2_DTU/clock_IBUF_BUFG
    SLICE_X9Y16          FDRE                                         r  SH2_DTU/RE3_reg/C  (IS_INVERTED)
                         clock pessimism              0.336     5.022    
                         clock uncertainty           -0.035     4.986    
    SLICE_X9Y16          FDRE (Setup_fdre_C_D)        0.035     5.021    SH2_DTU/RE3_reg
  -------------------------------------------------------------------
                         required time                          5.021    
                         arrival time                         -13.727    
  -------------------------------------------------------------------
                         slack                                 -8.706    

Slack (VIOLATED) :        -8.701ns  (required time - arrival time)
  Source:                 SH2_CU/IR_reg[8]_replica/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@0.500ns period=20.210ns})
  Destination:            SH2_DTU/RE2_reg/D
                            (falling edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@0.500ns period=20.210ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (clock fall@0.500ns - clock rise@0.000ns)
  Data Path Delay:        9.205ns  (logic 2.239ns (24.325%)  route 6.966ns (75.675%))
  Logic Levels:           12  (LUT4=1 LUT5=2 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.183ns = ( 4.683 - 0.500 ) 
    Source Clock Delay      (SCD):    4.552ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.896    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.992 r  clock_IBUF_BUFG_inst/O
                         net (fo=811, routed)         1.559     4.552    SH2_CU/clock_IBUF_BUFG
    SLICE_X9Y10          FDRE                                         r  SH2_CU/IR_reg[8]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.456     5.008 r  SH2_CU/IR_reg[8]_replica/Q
                         net (fo=13, routed)          0.740     5.748    SH2_CU/IR[8]_repN
    SLICE_X11Y11         LUT4 (Prop_lut4_I0_O)        0.124     5.872 r  SH2_CU/CurrentState[3]_i_4/O
                         net (fo=8, routed)           1.213     7.085    SH2_CU/CurrentState[3]_i_4_n_0
    SLICE_X7Y12          LUT6 (Prop_lut6_I0_O)        0.124     7.209 f  SH2_CU/AB_OBUF[0]_inst_i_61/O
                         net (fo=2, routed)           0.420     7.629    SH2_CU/AB_OBUF[0]_inst_i_61_n_0
    SLICE_X7Y13          LUT6 (Prop_lut6_I5_O)        0.124     7.753 f  SH2_CU/GBR[31]_i_16/O
                         net (fo=2, routed)           0.831     8.584    SH2_CU/GBR[31]_i_16_n_0
    SLICE_X11Y14         LUT5 (Prop_lut5_I4_O)        0.124     8.708 r  SH2_CU/AB_OBUF[0]_inst_i_27/O
                         net (fo=4, routed)           0.627     9.336    SH2_CU/AB_OBUF[0]_inst_i_27_n_0
    SLICE_X10Y15         LUT6 (Prop_lut6_I1_O)        0.124     9.460 r  SH2_CU/AB_OBUF[0]_inst_i_53/O
                         net (fo=128, routed)         0.731    10.191    SH2_RegArray/Generic_RegArray/RegA1Sel[0]
    SLICE_X11Y15         LUT6 (Prop_lut6_I4_O)        0.124    10.315 r  SH2_RegArray/Generic_RegArray/PR[1]_i_6/O
                         net (fo=1, routed)           0.000    10.315    SH2_RegArray/Generic_RegArray/PR[1]_i_6_n_0
    SLICE_X11Y15         MUXF7 (Prop_muxf7_I1_O)      0.245    10.560 r  SH2_RegArray/Generic_RegArray/PR_reg[1]_i_3/O
                         net (fo=2, routed)           0.734    11.293    SH2_CU/AB_OBUF[1]_inst_i_7_0
    SLICE_X10Y16         LUT6 (Prop_lut6_I1_O)        0.298    11.591 r  SH2_CU/AB_OBUF[1]_inst_i_9/O
                         net (fo=4, routed)           0.442    12.034    SH2_CU/AB_OBUF[1]_inst_i_9_n_0
    SLICE_X10Y17         LUT6 (Prop_lut6_I1_O)        0.124    12.158 r  SH2_CU/AB_OBUF[1]_inst_i_7/O
                         net (fo=2, routed)           0.511    12.669    SH2_CU/AB_OBUF[1]_inst_i_7_n_0
    SLICE_X11Y17         LUT6 (Prop_lut6_I4_O)        0.124    12.793 r  SH2_CU/AB_OBUF[1]_inst_i_5/O
                         net (fo=5, routed)           0.192    12.985    SH2_CU/DAU_DataAddr[0]
    SLICE_X11Y17         LUT5 (Prop_lut5_I4_O)        0.124    13.109 r  SH2_CU/AB_OBUF[1]_inst_i_1/O
                         net (fo=31, routed)          0.524    13.632    SH2_CU/AB_OBUF[1]
    SLICE_X12Y18         LUT6 (Prop_lut6_I5_O)        0.124    13.756 r  SH2_CU/RE2_i_1/O
                         net (fo=1, routed)           0.000    13.756    SH2_DTU/RE[2]
    SLICE_X12Y18         FDRE                                         r  SH2_DTU/RE2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock fall edge)      0.500     0.500 f  
    K18                                               0.000     0.500 f  clock (IN)
                         net (fo=0)                   0.000     0.500    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.798     1.298 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.160    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.251 f  clock_IBUF_BUFG_inst/O
                         net (fo=811, routed)         1.432     4.683    SH2_DTU/clock_IBUF_BUFG
    SLICE_X12Y18         FDRE                                         r  SH2_DTU/RE2_reg/C  (IS_INVERTED)
                         clock pessimism              0.322     5.005    
                         clock uncertainty           -0.035     4.969    
    SLICE_X12Y18         FDRE (Setup_fdre_C_D)        0.086     5.055    SH2_DTU/RE2_reg
  -------------------------------------------------------------------
                         required time                          5.055    
                         arrival time                         -13.756    
  -------------------------------------------------------------------
                         slack                                 -8.701    

Slack (VIOLATED) :        -8.560ns  (required time - arrival time)
  Source:                 SH2_CU/IR_reg[8]_replica/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@0.500ns period=20.210ns})
  Destination:            SH2_DTU/WE3_reg/D
                            (falling edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@0.500ns period=20.210ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (clock fall@0.500ns - clock rise@0.000ns)
  Data Path Delay:        9.015ns  (logic 2.239ns (24.838%)  route 6.776ns (75.162%))
  Logic Levels:           12  (LUT4=1 LUT5=3 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.186ns = ( 4.686 - 0.500 ) 
    Source Clock Delay      (SCD):    4.552ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.896    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.992 r  clock_IBUF_BUFG_inst/O
                         net (fo=811, routed)         1.559     4.552    SH2_CU/clock_IBUF_BUFG
    SLICE_X9Y10          FDRE                                         r  SH2_CU/IR_reg[8]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.456     5.008 r  SH2_CU/IR_reg[8]_replica/Q
                         net (fo=13, routed)          0.740     5.748    SH2_CU/IR[8]_repN
    SLICE_X11Y11         LUT4 (Prop_lut4_I0_O)        0.124     5.872 r  SH2_CU/CurrentState[3]_i_4/O
                         net (fo=8, routed)           1.213     7.085    SH2_CU/CurrentState[3]_i_4_n_0
    SLICE_X7Y12          LUT6 (Prop_lut6_I0_O)        0.124     7.209 f  SH2_CU/AB_OBUF[0]_inst_i_61/O
                         net (fo=2, routed)           0.420     7.629    SH2_CU/AB_OBUF[0]_inst_i_61_n_0
    SLICE_X7Y13          LUT6 (Prop_lut6_I5_O)        0.124     7.753 f  SH2_CU/GBR[31]_i_16/O
                         net (fo=2, routed)           0.831     8.584    SH2_CU/GBR[31]_i_16_n_0
    SLICE_X11Y14         LUT5 (Prop_lut5_I4_O)        0.124     8.708 r  SH2_CU/AB_OBUF[0]_inst_i_27/O
                         net (fo=4, routed)           0.627     9.336    SH2_CU/AB_OBUF[0]_inst_i_27_n_0
    SLICE_X10Y15         LUT6 (Prop_lut6_I1_O)        0.124     9.460 r  SH2_CU/AB_OBUF[0]_inst_i_53/O
                         net (fo=128, routed)         0.731    10.191    SH2_RegArray/Generic_RegArray/RegA1Sel[0]
    SLICE_X11Y15         LUT6 (Prop_lut6_I4_O)        0.124    10.315 r  SH2_RegArray/Generic_RegArray/PR[1]_i_6/O
                         net (fo=1, routed)           0.000    10.315    SH2_RegArray/Generic_RegArray/PR[1]_i_6_n_0
    SLICE_X11Y15         MUXF7 (Prop_muxf7_I1_O)      0.245    10.560 r  SH2_RegArray/Generic_RegArray/PR_reg[1]_i_3/O
                         net (fo=2, routed)           0.734    11.293    SH2_CU/AB_OBUF[1]_inst_i_7_0
    SLICE_X10Y16         LUT6 (Prop_lut6_I1_O)        0.298    11.591 r  SH2_CU/AB_OBUF[1]_inst_i_9/O
                         net (fo=4, routed)           0.442    12.034    SH2_CU/AB_OBUF[1]_inst_i_9_n_0
    SLICE_X10Y17         LUT6 (Prop_lut6_I1_O)        0.124    12.158 r  SH2_CU/AB_OBUF[1]_inst_i_7/O
                         net (fo=2, routed)           0.511    12.669    SH2_CU/AB_OBUF[1]_inst_i_7_n_0
    SLICE_X11Y17         LUT6 (Prop_lut6_I4_O)        0.124    12.793 r  SH2_CU/AB_OBUF[1]_inst_i_5/O
                         net (fo=5, routed)           0.192    12.985    SH2_CU/DAU_DataAddr[0]
    SLICE_X11Y17         LUT5 (Prop_lut5_I4_O)        0.124    13.109 r  SH2_CU/AB_OBUF[1]_inst_i_1/O
                         net (fo=31, routed)          0.334    13.442    SH2_CU/AB_OBUF[1]
    SLICE_X11Y17         LUT5 (Prop_lut5_I3_O)        0.124    13.566 r  SH2_CU/WE3_i_1/O
                         net (fo=1, routed)           0.000    13.566    SH2_DTU/WE[3]
    SLICE_X11Y17         FDRE                                         r  SH2_DTU/WE3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock fall edge)      0.500     0.500 f  
    K18                                               0.000     0.500 f  clock (IN)
                         net (fo=0)                   0.000     0.500    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.798     1.298 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.160    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.251 f  clock_IBUF_BUFG_inst/O
                         net (fo=811, routed)         1.435     4.686    SH2_DTU/clock_IBUF_BUFG
    SLICE_X11Y17         FDRE                                         r  SH2_DTU/WE3_reg/C  (IS_INVERTED)
                         clock pessimism              0.322     5.008    
                         clock uncertainty           -0.035     4.972    
    SLICE_X11Y17         FDRE (Setup_fdre_C_D)        0.034     5.006    SH2_DTU/WE3_reg
  -------------------------------------------------------------------
                         required time                          5.006    
                         arrival time                         -13.566    
  -------------------------------------------------------------------
                         slack                                 -8.560    

Slack (VIOLATED) :        -8.467ns  (required time - arrival time)
  Source:                 SH2_CU/IR_reg[8]_replica/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@0.500ns period=20.210ns})
  Destination:            SH2_DTU/WE2_reg/D
                            (falling edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@0.500ns period=20.210ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (clock fall@0.500ns - clock rise@0.000ns)
  Data Path Delay:        8.926ns  (logic 2.115ns (23.696%)  route 6.811ns (76.304%))
  Logic Levels:           11  (LUT4=1 LUT5=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.189ns = ( 4.689 - 0.500 ) 
    Source Clock Delay      (SCD):    4.552ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.896    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.992 r  clock_IBUF_BUFG_inst/O
                         net (fo=811, routed)         1.559     4.552    SH2_CU/clock_IBUF_BUFG
    SLICE_X9Y10          FDRE                                         r  SH2_CU/IR_reg[8]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.456     5.008 r  SH2_CU/IR_reg[8]_replica/Q
                         net (fo=13, routed)          0.740     5.748    SH2_CU/IR[8]_repN
    SLICE_X11Y11         LUT4 (Prop_lut4_I0_O)        0.124     5.872 r  SH2_CU/CurrentState[3]_i_4/O
                         net (fo=8, routed)           1.213     7.085    SH2_CU/CurrentState[3]_i_4_n_0
    SLICE_X7Y12          LUT6 (Prop_lut6_I0_O)        0.124     7.209 f  SH2_CU/AB_OBUF[0]_inst_i_61/O
                         net (fo=2, routed)           0.420     7.629    SH2_CU/AB_OBUF[0]_inst_i_61_n_0
    SLICE_X7Y13          LUT6 (Prop_lut6_I5_O)        0.124     7.753 f  SH2_CU/GBR[31]_i_16/O
                         net (fo=2, routed)           0.831     8.584    SH2_CU/GBR[31]_i_16_n_0
    SLICE_X11Y14         LUT5 (Prop_lut5_I4_O)        0.124     8.708 r  SH2_CU/AB_OBUF[0]_inst_i_27/O
                         net (fo=4, routed)           0.627     9.336    SH2_CU/AB_OBUF[0]_inst_i_27_n_0
    SLICE_X10Y15         LUT6 (Prop_lut6_I1_O)        0.124     9.460 r  SH2_CU/AB_OBUF[0]_inst_i_53/O
                         net (fo=128, routed)         0.731    10.191    SH2_RegArray/Generic_RegArray/RegA1Sel[0]
    SLICE_X11Y15         LUT6 (Prop_lut6_I4_O)        0.124    10.315 r  SH2_RegArray/Generic_RegArray/PR[1]_i_6/O
                         net (fo=1, routed)           0.000    10.315    SH2_RegArray/Generic_RegArray/PR[1]_i_6_n_0
    SLICE_X11Y15         MUXF7 (Prop_muxf7_I1_O)      0.245    10.560 r  SH2_RegArray/Generic_RegArray/PR_reg[1]_i_3/O
                         net (fo=2, routed)           0.734    11.293    SH2_CU/AB_OBUF[1]_inst_i_7_0
    SLICE_X10Y16         LUT6 (Prop_lut6_I1_O)        0.298    11.591 r  SH2_CU/AB_OBUF[1]_inst_i_9/O
                         net (fo=4, routed)           0.442    12.034    SH2_CU/AB_OBUF[1]_inst_i_9_n_0
    SLICE_X10Y17         LUT6 (Prop_lut6_I1_O)        0.124    12.158 r  SH2_CU/AB_OBUF[1]_inst_i_7/O
                         net (fo=2, routed)           0.511    12.669    SH2_CU/AB_OBUF[1]_inst_i_7_n_0
    SLICE_X11Y17         LUT6 (Prop_lut6_I4_O)        0.124    12.793 r  SH2_CU/AB_OBUF[1]_inst_i_5/O
                         net (fo=5, routed)           0.561    13.353    SH2_CU/DAU_DataAddr[0]
    SLICE_X15Y12         LUT6 (Prop_lut6_I4_O)        0.124    13.477 r  SH2_CU/WE2_i_1_comp/O
                         net (fo=1, routed)           0.000    13.477    SH2_DTU/WE[2]
    SLICE_X15Y12         FDRE                                         r  SH2_DTU/WE2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock fall edge)      0.500     0.500 f  
    K18                                               0.000     0.500 f  clock (IN)
                         net (fo=0)                   0.000     0.500    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.798     1.298 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.160    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.251 f  clock_IBUF_BUFG_inst/O
                         net (fo=811, routed)         1.438     4.689    SH2_DTU/clock_IBUF_BUFG
    SLICE_X15Y12         FDRE                                         r  SH2_DTU/WE2_reg/C  (IS_INVERTED)
                         clock pessimism              0.322     5.011    
                         clock uncertainty           -0.035     4.975    
    SLICE_X15Y12         FDRE (Setup_fdre_C_D)        0.035     5.010    SH2_DTU/WE2_reg
  -------------------------------------------------------------------
                         required time                          5.010    
                         arrival time                         -13.477    
  -------------------------------------------------------------------
                         slack                                 -8.467    

Slack (VIOLATED) :        -8.372ns  (required time - arrival time)
  Source:                 SH2_CU/IR_reg[8]_replica/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@0.500ns period=20.210ns})
  Destination:            SH2_DTU/RE1_reg/D
                            (falling edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@0.500ns period=20.210ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (clock fall@0.500ns - clock rise@0.000ns)
  Data Path Delay:        8.871ns  (logic 2.115ns (23.841%)  route 6.756ns (76.159%))
  Logic Levels:           11  (LUT4=1 LUT5=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.183ns = ( 4.683 - 0.500 ) 
    Source Clock Delay      (SCD):    4.552ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.896    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.992 r  clock_IBUF_BUFG_inst/O
                         net (fo=811, routed)         1.559     4.552    SH2_CU/clock_IBUF_BUFG
    SLICE_X9Y10          FDRE                                         r  SH2_CU/IR_reg[8]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.456     5.008 r  SH2_CU/IR_reg[8]_replica/Q
                         net (fo=13, routed)          0.740     5.748    SH2_CU/IR[8]_repN
    SLICE_X11Y11         LUT4 (Prop_lut4_I0_O)        0.124     5.872 r  SH2_CU/CurrentState[3]_i_4/O
                         net (fo=8, routed)           1.213     7.085    SH2_CU/CurrentState[3]_i_4_n_0
    SLICE_X7Y12          LUT6 (Prop_lut6_I0_O)        0.124     7.209 f  SH2_CU/AB_OBUF[0]_inst_i_61/O
                         net (fo=2, routed)           0.420     7.629    SH2_CU/AB_OBUF[0]_inst_i_61_n_0
    SLICE_X7Y13          LUT6 (Prop_lut6_I5_O)        0.124     7.753 f  SH2_CU/GBR[31]_i_16/O
                         net (fo=2, routed)           0.831     8.584    SH2_CU/GBR[31]_i_16_n_0
    SLICE_X11Y14         LUT5 (Prop_lut5_I4_O)        0.124     8.708 r  SH2_CU/AB_OBUF[0]_inst_i_27/O
                         net (fo=4, routed)           0.627     9.336    SH2_CU/AB_OBUF[0]_inst_i_27_n_0
    SLICE_X10Y15         LUT6 (Prop_lut6_I1_O)        0.124     9.460 r  SH2_CU/AB_OBUF[0]_inst_i_53/O
                         net (fo=128, routed)         0.731    10.191    SH2_RegArray/Generic_RegArray/RegA1Sel[0]
    SLICE_X11Y15         LUT6 (Prop_lut6_I4_O)        0.124    10.315 r  SH2_RegArray/Generic_RegArray/PR[1]_i_6/O
                         net (fo=1, routed)           0.000    10.315    SH2_RegArray/Generic_RegArray/PR[1]_i_6_n_0
    SLICE_X11Y15         MUXF7 (Prop_muxf7_I1_O)      0.245    10.560 r  SH2_RegArray/Generic_RegArray/PR_reg[1]_i_3/O
                         net (fo=2, routed)           0.734    11.293    SH2_CU/AB_OBUF[1]_inst_i_7_0
    SLICE_X10Y16         LUT6 (Prop_lut6_I1_O)        0.298    11.591 r  SH2_CU/AB_OBUF[1]_inst_i_9/O
                         net (fo=4, routed)           0.442    12.034    SH2_CU/AB_OBUF[1]_inst_i_9_n_0
    SLICE_X10Y17         LUT6 (Prop_lut6_I1_O)        0.124    12.158 r  SH2_CU/AB_OBUF[1]_inst_i_7/O
                         net (fo=2, routed)           0.511    12.669    SH2_CU/AB_OBUF[1]_inst_i_7_n_0
    SLICE_X11Y17         LUT6 (Prop_lut6_I4_O)        0.124    12.793 r  SH2_CU/AB_OBUF[1]_inst_i_5/O
                         net (fo=5, routed)           0.506    13.299    SH2_CU/DAU_DataAddr[0]
    SLICE_X12Y18         LUT6 (Prop_lut6_I4_O)        0.124    13.423 r  SH2_CU/RE1_i_1_comp/O
                         net (fo=1, routed)           0.000    13.423    SH2_DTU/RE[1]
    SLICE_X12Y18         FDRE                                         r  SH2_DTU/RE1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock fall edge)      0.500     0.500 f  
    K18                                               0.000     0.500 f  clock (IN)
                         net (fo=0)                   0.000     0.500    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.798     1.298 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.160    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.251 f  clock_IBUF_BUFG_inst/O
                         net (fo=811, routed)         1.432     4.683    SH2_DTU/clock_IBUF_BUFG
    SLICE_X12Y18         FDRE                                         r  SH2_DTU/RE1_reg/C  (IS_INVERTED)
                         clock pessimism              0.322     5.005    
                         clock uncertainty           -0.035     4.969    
    SLICE_X12Y18         FDRE (Setup_fdre_C_D)        0.082     5.051    SH2_DTU/RE1_reg
  -------------------------------------------------------------------
                         required time                          5.051    
                         arrival time                         -13.423    
  -------------------------------------------------------------------
                         slack                                 -8.372    

Slack (VIOLATED) :        -5.752ns  (required time - arrival time)
  Source:                 SH2_CU/IR_reg[8]_replica/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@0.500ns period=20.210ns})
  Destination:            SH2_CU/SR_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@0.500ns period=20.210ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.210ns  (clock rise@20.210ns - clock rise@0.000ns)
  Data Path Delay:        25.972ns  (logic 5.835ns (22.466%)  route 20.137ns (77.534%))
  Logic Levels:           41  (LUT2=1 LUT3=10 LUT4=3 LUT5=11 LUT6=15 MUXF7=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.246ns = ( 24.456 - 20.210 ) 
    Source Clock Delay      (SCD):    4.552ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.896    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.992 r  clock_IBUF_BUFG_inst/O
                         net (fo=811, routed)         1.559     4.552    SH2_CU/clock_IBUF_BUFG
    SLICE_X9Y10          FDRE                                         r  SH2_CU/IR_reg[8]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.456     5.008 r  SH2_CU/IR_reg[8]_replica/Q
                         net (fo=13, routed)          0.740     5.748    SH2_CU/IR[8]_repN
    SLICE_X11Y11         LUT4 (Prop_lut4_I0_O)        0.124     5.872 r  SH2_CU/CurrentState[3]_i_4/O
                         net (fo=8, routed)           1.213     7.085    SH2_CU/CurrentState[3]_i_4_n_0
    SLICE_X7Y12          LUT6 (Prop_lut6_I0_O)        0.124     7.209 f  SH2_CU/AB_OBUF[0]_inst_i_61/O
                         net (fo=2, routed)           0.420     7.629    SH2_CU/AB_OBUF[0]_inst_i_61_n_0
    SLICE_X7Y13          LUT6 (Prop_lut6_I5_O)        0.124     7.753 f  SH2_CU/GBR[31]_i_16/O
                         net (fo=2, routed)           0.831     8.584    SH2_CU/GBR[31]_i_16_n_0
    SLICE_X11Y14         LUT5 (Prop_lut5_I4_O)        0.124     8.708 r  SH2_CU/AB_OBUF[0]_inst_i_27/O
                         net (fo=4, routed)           0.627     9.336    SH2_CU/AB_OBUF[0]_inst_i_27_n_0
    SLICE_X10Y15         LUT6 (Prop_lut6_I1_O)        0.124     9.460 r  SH2_CU/AB_OBUF[0]_inst_i_53/O
                         net (fo=128, routed)         0.731    10.191    SH2_RegArray/Generic_RegArray/RegA1Sel[0]
    SLICE_X11Y15         LUT6 (Prop_lut6_I4_O)        0.124    10.315 r  SH2_RegArray/Generic_RegArray/PR[1]_i_6/O
                         net (fo=1, routed)           0.000    10.315    SH2_RegArray/Generic_RegArray/PR[1]_i_6_n_0
    SLICE_X11Y15         MUXF7 (Prop_muxf7_I1_O)      0.245    10.560 r  SH2_RegArray/Generic_RegArray/PR_reg[1]_i_3/O
                         net (fo=2, routed)           0.734    11.293    SH2_CU/AB_OBUF[1]_inst_i_7_0
    SLICE_X10Y16         LUT6 (Prop_lut6_I1_O)        0.298    11.591 r  SH2_CU/AB_OBUF[1]_inst_i_9/O
                         net (fo=4, routed)           0.442    12.034    SH2_CU/AB_OBUF[1]_inst_i_9_n_0
    SLICE_X10Y17         LUT6 (Prop_lut6_I1_O)        0.124    12.158 r  SH2_CU/AB_OBUF[1]_inst_i_7/O
                         net (fo=2, routed)           0.511    12.669    SH2_CU/AB_OBUF[1]_inst_i_7_n_0
    SLICE_X11Y17         LUT6 (Prop_lut6_I4_O)        0.124    12.793 r  SH2_CU/AB_OBUF[1]_inst_i_5/O
                         net (fo=5, routed)           0.333    13.126    SH2_CU/DAU_DataAddr[0]
    SLICE_X11Y18         LUT6 (Prop_lut6_I4_O)        0.124    13.250 f  SH2_CU/DB_IOBUF[15]_inst_i_2/O
                         net (fo=21, routed)          0.384    13.634    SH2_CU/DB_IOBUF[15]_inst_i_2_n_0
    SLICE_X10Y19         LUT3 (Prop_lut3_I1_O)        0.124    13.758 r  SH2_CU/DB_IOBUF[15]_inst_i_3/O
                         net (fo=17, routed)          0.362    14.119    SH2_CU/DB_IOBUF[15]_inst_i_3_n_0
    SLICE_X10Y20         LUT4 (Prop_lut4_I3_O)        0.124    14.243 r  SH2_CU/DB_IOBUF[7]_inst_i_2/O
                         net (fo=16, routed)          0.679    14.922    SH2_CU/DB_IOBUF[7]_inst_i_2_n_0
    SLICE_X13Y15         LUT2 (Prop_lut2_I0_O)        0.124    15.046 r  SH2_CU/Registers[15][2]_i_17/O
                         net (fo=1, routed)           0.445    15.492    SH2_CU/Registers[15][2]_i_17_n_0
    SLICE_X12Y18         LUT6 (Prop_lut6_I4_O)        0.124    15.616 r  SH2_CU/Registers[15][2]_i_10/O
                         net (fo=1, routed)           0.306    15.922    SH2_CU/Registers[15][2]_i_10_n_0
    SLICE_X12Y19         LUT4 (Prop_lut4_I3_O)        0.124    16.046 r  SH2_CU/Registers[15][2]_i_5/O
                         net (fo=8, routed)           0.651    16.696    SH2_CU/Registers[15][2]_i_5_n_0
    SLICE_X10Y20         LUT6 (Prop_lut6_I1_O)        0.124    16.820 r  SH2_CU/Registers[15][2]_i_7/O
                         net (fo=3, routed)           0.817    17.638    SH2_CU/SH2_ALU/Generic_ALU/FBRes[2]
    SLICE_X11Y22         LUT5 (Prop_lut5_I1_O)        0.124    17.762 r  SH2_CU/Registers[15][4]_i_6/O
                         net (fo=3, routed)           0.430    18.191    SH2_CU/Registers[15][4]_i_6_n_0
    SLICE_X11Y22         LUT5 (Prop_lut5_I2_O)        0.124    18.315 r  SH2_CU/Registers[15][6]_i_6/O
                         net (fo=3, routed)           0.427    18.742    SH2_CU/Registers[15][6]_i_6_n_0
    SLICE_X10Y23         LUT5 (Prop_lut5_I2_O)        0.124    18.866 r  SH2_CU/Registers[15][8]_i_6/O
                         net (fo=3, routed)           0.470    19.336    SH2_CU/Registers[15][8]_i_6_n_0
    SLICE_X12Y23         LUT5 (Prop_lut5_I2_O)        0.124    19.460 r  SH2_CU/Registers[15][10]_i_6/O
                         net (fo=3, routed)           0.458    19.918    SH2_CU/Registers[15][10]_i_6_n_0
    SLICE_X13Y24         LUT5 (Prop_lut5_I2_O)        0.124    20.042 r  SH2_CU/Registers[15][12]_i_6/O
                         net (fo=3, routed)           0.329    20.371    SH2_CU/Registers[15][12]_i_6_n_0
    SLICE_X11Y24         LUT5 (Prop_lut5_I2_O)        0.124    20.495 r  SH2_CU/Registers[15][14]_i_6/O
                         net (fo=3, routed)           0.641    21.136    SH2_CU/Registers[15][14]_i_6_n_0
    SLICE_X10Y25         LUT5 (Prop_lut5_I2_O)        0.124    21.260 r  SH2_CU/Registers[15][16]_i_6/O
                         net (fo=3, routed)           0.325    21.585    SH2_CU/Registers[15][16]_i_6_n_0
    SLICE_X10Y27         LUT5 (Prop_lut5_I2_O)        0.124    21.709 r  SH2_CU/Registers[15][18]_i_6/O
                         net (fo=3, routed)           0.631    22.340    SH2_CU/Registers[15][18]_i_6_n_0
    SLICE_X10Y28         LUT5 (Prop_lut5_I2_O)        0.124    22.464 r  SH2_CU/Registers[15][20]_i_6/O
                         net (fo=3, routed)           0.444    22.908    SH2_CU/Registers[15][20]_i_6_n_0
    SLICE_X10Y29         LUT5 (Prop_lut5_I2_O)        0.124    23.032 r  SH2_CU/Registers[15][22]_i_6/O
                         net (fo=2, routed)           0.478    23.511    SH2_CU/Registers[15][22]_i_6_n_0
    SLICE_X9Y29          LUT3 (Prop_lut3_I2_O)        0.124    23.635 r  SH2_CU/Registers[15][23]_i_6/O
                         net (fo=2, routed)           0.166    23.801    SH2_CU/Registers[15][23]_i_6_n_0
    SLICE_X9Y29          LUT3 (Prop_lut3_I2_O)        0.124    23.925 r  SH2_CU/Registers[15][24]_i_6/O
                         net (fo=2, routed)           0.275    24.200    SH2_CU/Registers[15][24]_i_6_n_0
    SLICE_X9Y29          LUT3 (Prop_lut3_I1_O)        0.124    24.324 r  SH2_CU/Registers[15][25]_i_6/O
                         net (fo=2, routed)           0.511    24.834    SH2_CU/Registers[15][25]_i_6_n_0
    SLICE_X7Y29          LUT3 (Prop_lut3_I1_O)        0.124    24.958 r  SH2_CU/Registers[15][26]_i_6/O
                         net (fo=2, routed)           0.445    25.403    SH2_CU/Registers[15][26]_i_6_n_0
    SLICE_X7Y29          LUT3 (Prop_lut3_I1_O)        0.124    25.527 r  SH2_CU/Registers[15][27]_i_6/O
                         net (fo=2, routed)           0.512    26.039    SH2_CU/Registers[15][27]_i_6_n_0
    SLICE_X6Y29          LUT3 (Prop_lut3_I1_O)        0.124    26.163 r  SH2_CU/Registers[15][28]_i_6/O
                         net (fo=2, routed)           0.483    26.646    SH2_CU/Registers[15][28]_i_6_n_0
    SLICE_X5Y29          LUT3 (Prop_lut3_I1_O)        0.124    26.770 r  SH2_CU/Registers[15][29]_i_6/O
                         net (fo=2, routed)           0.362    27.133    SH2_CU/Registers[15][29]_i_6_n_0
    SLICE_X4Y29          LUT3 (Prop_lut3_I1_O)        0.124    27.257 r  SH2_CU/Registers[15][30]_i_15/O
                         net (fo=2, routed)           0.292    27.548    SH2_CU/Registers[15][30]_i_15_n_0
    SLICE_X4Y29          LUT3 (Prop_lut3_I1_O)        0.124    27.672 r  SH2_CU/Registers[15][31]_i_11/O
                         net (fo=3, routed)           0.330    28.002    SH2_CU/SH2_ALU/Generic_ALU/Add1/Ci
    SLICE_X4Y31          LUT6 (Prop_lut6_I1_O)        0.124    28.126 r  SH2_CU/Registers[15][31]_i_4/O
                         net (fo=22, routed)          0.702    28.828    SH2_CU/ALU_Result[31]
    SLICE_X4Y27          LUT6 (Prop_lut6_I5_O)        0.124    28.952 f  SH2_CU/SR[0]_i_15/O
                         net (fo=3, routed)           0.182    29.134    SH2_CU/SR[0]_i_15_n_0
    SLICE_X4Y27          LUT6 (Prop_lut6_I3_O)        0.124    29.258 r  SH2_CU/SR[0]_i_5/O
                         net (fo=1, routed)           0.574    29.832    SH2_CU/SR[0]_i_5_n_0
    SLICE_X4Y26          LUT6 (Prop_lut6_I1_O)        0.124    29.956 r  SH2_CU/SR[0]_i_2/O
                         net (fo=1, routed)           0.444    30.400    SH2_CU/ALU_Tbit
    SLICE_X4Y26          LUT6 (Prop_lut6_I3_O)        0.124    30.524 r  SH2_CU/SR[0]_i_1/O
                         net (fo=1, routed)           0.000    30.524    SH2_CU/SR[0]_i_1_n_0
    SLICE_X4Y26          FDRE                                         r  SH2_CU/SR_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.210    20.210 r  
    K18                                               0.000    20.210 r  clock (IN)
                         net (fo=0)                   0.000    20.210    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.798    21.008 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    22.870    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.961 r  clock_IBUF_BUFG_inst/O
                         net (fo=811, routed)         1.495    24.456    SH2_CU/clock_IBUF_BUFG
    SLICE_X4Y26          FDRE                                         r  SH2_CU/SR_reg[0]/C
                         clock pessimism              0.322    24.778    
                         clock uncertainty           -0.035    24.742    
    SLICE_X4Y26          FDRE (Setup_fdre_C_D)        0.029    24.771    SH2_CU/SR_reg[0]
  -------------------------------------------------------------------
                         required time                         24.771    
                         arrival time                         -30.524    
  -------------------------------------------------------------------
                         slack                                 -5.752    

Slack (VIOLATED) :        -4.829ns  (required time - arrival time)
  Source:                 SH2_CU/IR_reg[8]_replica/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@0.500ns period=20.210ns})
  Destination:            SH2_RegArray/Generic_RegArray/Registers_reg[9][30]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@0.500ns period=20.210ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.210ns  (clock rise@20.210ns - clock rise@0.000ns)
  Data Path Delay:        24.751ns  (logic 5.331ns (21.539%)  route 19.420ns (78.461%))
  Logic Levels:           37  (LUT2=1 LUT3=10 LUT4=3 LUT5=11 LUT6=11 MUXF7=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.248ns = ( 24.458 - 20.210 ) 
    Source Clock Delay      (SCD):    4.552ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.896    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.992 r  clock_IBUF_BUFG_inst/O
                         net (fo=811, routed)         1.559     4.552    SH2_CU/clock_IBUF_BUFG
    SLICE_X9Y10          FDRE                                         r  SH2_CU/IR_reg[8]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.456     5.008 r  SH2_CU/IR_reg[8]_replica/Q
                         net (fo=13, routed)          0.740     5.748    SH2_CU/IR[8]_repN
    SLICE_X11Y11         LUT4 (Prop_lut4_I0_O)        0.124     5.872 r  SH2_CU/CurrentState[3]_i_4/O
                         net (fo=8, routed)           1.213     7.085    SH2_CU/CurrentState[3]_i_4_n_0
    SLICE_X7Y12          LUT6 (Prop_lut6_I0_O)        0.124     7.209 f  SH2_CU/AB_OBUF[0]_inst_i_61/O
                         net (fo=2, routed)           0.420     7.629    SH2_CU/AB_OBUF[0]_inst_i_61_n_0
    SLICE_X7Y13          LUT6 (Prop_lut6_I5_O)        0.124     7.753 f  SH2_CU/GBR[31]_i_16/O
                         net (fo=2, routed)           0.831     8.584    SH2_CU/GBR[31]_i_16_n_0
    SLICE_X11Y14         LUT5 (Prop_lut5_I4_O)        0.124     8.708 r  SH2_CU/AB_OBUF[0]_inst_i_27/O
                         net (fo=4, routed)           0.627     9.336    SH2_CU/AB_OBUF[0]_inst_i_27_n_0
    SLICE_X10Y15         LUT6 (Prop_lut6_I1_O)        0.124     9.460 r  SH2_CU/AB_OBUF[0]_inst_i_53/O
                         net (fo=128, routed)         0.731    10.191    SH2_RegArray/Generic_RegArray/RegA1Sel[0]
    SLICE_X11Y15         LUT6 (Prop_lut6_I4_O)        0.124    10.315 r  SH2_RegArray/Generic_RegArray/PR[1]_i_6/O
                         net (fo=1, routed)           0.000    10.315    SH2_RegArray/Generic_RegArray/PR[1]_i_6_n_0
    SLICE_X11Y15         MUXF7 (Prop_muxf7_I1_O)      0.245    10.560 r  SH2_RegArray/Generic_RegArray/PR_reg[1]_i_3/O
                         net (fo=2, routed)           0.734    11.293    SH2_CU/AB_OBUF[1]_inst_i_7_0
    SLICE_X10Y16         LUT6 (Prop_lut6_I1_O)        0.298    11.591 r  SH2_CU/AB_OBUF[1]_inst_i_9/O
                         net (fo=4, routed)           0.442    12.034    SH2_CU/AB_OBUF[1]_inst_i_9_n_0
    SLICE_X10Y17         LUT6 (Prop_lut6_I1_O)        0.124    12.158 r  SH2_CU/AB_OBUF[1]_inst_i_7/O
                         net (fo=2, routed)           0.511    12.669    SH2_CU/AB_OBUF[1]_inst_i_7_n_0
    SLICE_X11Y17         LUT6 (Prop_lut6_I4_O)        0.124    12.793 r  SH2_CU/AB_OBUF[1]_inst_i_5/O
                         net (fo=5, routed)           0.333    13.126    SH2_CU/DAU_DataAddr[0]
    SLICE_X11Y18         LUT6 (Prop_lut6_I4_O)        0.124    13.250 f  SH2_CU/DB_IOBUF[15]_inst_i_2/O
                         net (fo=21, routed)          0.384    13.634    SH2_CU/DB_IOBUF[15]_inst_i_2_n_0
    SLICE_X10Y19         LUT3 (Prop_lut3_I1_O)        0.124    13.758 r  SH2_CU/DB_IOBUF[15]_inst_i_3/O
                         net (fo=17, routed)          0.362    14.119    SH2_CU/DB_IOBUF[15]_inst_i_3_n_0
    SLICE_X10Y20         LUT4 (Prop_lut4_I3_O)        0.124    14.243 r  SH2_CU/DB_IOBUF[7]_inst_i_2/O
                         net (fo=16, routed)          0.679    14.922    SH2_CU/DB_IOBUF[7]_inst_i_2_n_0
    SLICE_X13Y15         LUT2 (Prop_lut2_I0_O)        0.124    15.046 r  SH2_CU/Registers[15][2]_i_17/O
                         net (fo=1, routed)           0.445    15.492    SH2_CU/Registers[15][2]_i_17_n_0
    SLICE_X12Y18         LUT6 (Prop_lut6_I4_O)        0.124    15.616 r  SH2_CU/Registers[15][2]_i_10/O
                         net (fo=1, routed)           0.306    15.922    SH2_CU/Registers[15][2]_i_10_n_0
    SLICE_X12Y19         LUT4 (Prop_lut4_I3_O)        0.124    16.046 r  SH2_CU/Registers[15][2]_i_5/O
                         net (fo=8, routed)           0.651    16.696    SH2_CU/Registers[15][2]_i_5_n_0
    SLICE_X10Y20         LUT6 (Prop_lut6_I1_O)        0.124    16.820 r  SH2_CU/Registers[15][2]_i_7/O
                         net (fo=3, routed)           0.817    17.638    SH2_CU/SH2_ALU/Generic_ALU/FBRes[2]
    SLICE_X11Y22         LUT5 (Prop_lut5_I1_O)        0.124    17.762 r  SH2_CU/Registers[15][4]_i_6/O
                         net (fo=3, routed)           0.430    18.191    SH2_CU/Registers[15][4]_i_6_n_0
    SLICE_X11Y22         LUT5 (Prop_lut5_I2_O)        0.124    18.315 r  SH2_CU/Registers[15][6]_i_6/O
                         net (fo=3, routed)           0.427    18.742    SH2_CU/Registers[15][6]_i_6_n_0
    SLICE_X10Y23         LUT5 (Prop_lut5_I2_O)        0.124    18.866 r  SH2_CU/Registers[15][8]_i_6/O
                         net (fo=3, routed)           0.470    19.336    SH2_CU/Registers[15][8]_i_6_n_0
    SLICE_X12Y23         LUT5 (Prop_lut5_I2_O)        0.124    19.460 r  SH2_CU/Registers[15][10]_i_6/O
                         net (fo=3, routed)           0.458    19.918    SH2_CU/Registers[15][10]_i_6_n_0
    SLICE_X13Y24         LUT5 (Prop_lut5_I2_O)        0.124    20.042 r  SH2_CU/Registers[15][12]_i_6/O
                         net (fo=3, routed)           0.329    20.371    SH2_CU/Registers[15][12]_i_6_n_0
    SLICE_X11Y24         LUT5 (Prop_lut5_I2_O)        0.124    20.495 r  SH2_CU/Registers[15][14]_i_6/O
                         net (fo=3, routed)           0.641    21.136    SH2_CU/Registers[15][14]_i_6_n_0
    SLICE_X10Y25         LUT5 (Prop_lut5_I2_O)        0.124    21.260 r  SH2_CU/Registers[15][16]_i_6/O
                         net (fo=3, routed)           0.325    21.585    SH2_CU/Registers[15][16]_i_6_n_0
    SLICE_X10Y27         LUT5 (Prop_lut5_I2_O)        0.124    21.709 r  SH2_CU/Registers[15][18]_i_6/O
                         net (fo=3, routed)           0.631    22.340    SH2_CU/Registers[15][18]_i_6_n_0
    SLICE_X10Y28         LUT5 (Prop_lut5_I2_O)        0.124    22.464 r  SH2_CU/Registers[15][20]_i_6/O
                         net (fo=3, routed)           0.444    22.908    SH2_CU/Registers[15][20]_i_6_n_0
    SLICE_X10Y29         LUT5 (Prop_lut5_I2_O)        0.124    23.032 r  SH2_CU/Registers[15][22]_i_6/O
                         net (fo=2, routed)           0.478    23.511    SH2_CU/Registers[15][22]_i_6_n_0
    SLICE_X9Y29          LUT3 (Prop_lut3_I2_O)        0.124    23.635 r  SH2_CU/Registers[15][23]_i_6/O
                         net (fo=2, routed)           0.166    23.801    SH2_CU/Registers[15][23]_i_6_n_0
    SLICE_X9Y29          LUT3 (Prop_lut3_I2_O)        0.124    23.925 r  SH2_CU/Registers[15][24]_i_6/O
                         net (fo=2, routed)           0.275    24.200    SH2_CU/Registers[15][24]_i_6_n_0
    SLICE_X9Y29          LUT3 (Prop_lut3_I1_O)        0.124    24.324 r  SH2_CU/Registers[15][25]_i_6/O
                         net (fo=2, routed)           0.511    24.834    SH2_CU/Registers[15][25]_i_6_n_0
    SLICE_X7Y29          LUT3 (Prop_lut3_I1_O)        0.124    24.958 r  SH2_CU/Registers[15][26]_i_6/O
                         net (fo=2, routed)           0.445    25.403    SH2_CU/Registers[15][26]_i_6_n_0
    SLICE_X7Y29          LUT3 (Prop_lut3_I1_O)        0.124    25.527 r  SH2_CU/Registers[15][27]_i_6/O
                         net (fo=2, routed)           0.512    26.039    SH2_CU/Registers[15][27]_i_6_n_0
    SLICE_X6Y29          LUT3 (Prop_lut3_I1_O)        0.124    26.163 r  SH2_CU/Registers[15][28]_i_6/O
                         net (fo=2, routed)           0.483    26.646    SH2_CU/Registers[15][28]_i_6_n_0
    SLICE_X5Y29          LUT3 (Prop_lut3_I1_O)        0.124    26.770 r  SH2_CU/Registers[15][29]_i_6/O
                         net (fo=2, routed)           0.362    27.133    SH2_CU/Registers[15][29]_i_6_n_0
    SLICE_X4Y29          LUT3 (Prop_lut3_I1_O)        0.124    27.257 r  SH2_CU/Registers[15][30]_i_15/O
                         net (fo=2, routed)           0.501    27.757    SH2_CU/Registers[15][30]_i_15_n_0
    SLICE_X4Y29          LUT6 (Prop_lut6_I3_O)        0.124    27.881 r  SH2_CU/Registers[15][30]_i_5/O
                         net (fo=20, routed)          0.789    28.671    SH2_CU/ALU_Result[30]
    SLICE_X2Y27          LUT3 (Prop_lut3_I0_O)        0.116    28.787 r  SH2_CU/Registers[9][30]_i_1/O
                         net (fo=1, routed)           0.516    29.303    SH2_RegArray/Generic_RegArray/Registers_reg[9][30]_0
    SLICE_X1Y27          FDRE                                         r  SH2_RegArray/Generic_RegArray/Registers_reg[9][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.210    20.210 r  
    K18                                               0.000    20.210 r  clock (IN)
                         net (fo=0)                   0.000    20.210    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.798    21.008 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    22.870    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.961 r  clock_IBUF_BUFG_inst/O
                         net (fo=811, routed)         1.497    24.458    SH2_RegArray/Generic_RegArray/clock_IBUF_BUFG
    SLICE_X1Y27          FDRE                                         r  SH2_RegArray/Generic_RegArray/Registers_reg[9][30]/C
                         clock pessimism              0.322    24.780    
                         clock uncertainty           -0.035    24.744    
    SLICE_X1Y27          FDRE (Setup_fdre_C_D)       -0.271    24.473    SH2_RegArray/Generic_RegArray/Registers_reg[9][30]
  -------------------------------------------------------------------
                         required time                         24.473    
                         arrival time                         -29.303    
  -------------------------------------------------------------------
                         slack                                 -4.829    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 SH2_CU/TempReg2_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@0.500ns period=20.210ns})
  Destination:            SH2_CU/SR_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@0.500ns period=20.210ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.209ns (64.644%)  route 0.114ns (35.356%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.883ns
    Source Clock Delay      (SCD):    1.371ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.791    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.817 r  clock_IBUF_BUFG_inst/O
                         net (fo=811, routed)         0.554     1.371    SH2_CU/clock_IBUF_BUFG
    SLICE_X12Y29         FDRE                                         r  SH2_CU/TempReg2_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y29         FDRE (Prop_fdre_C_Q)         0.164     1.535 r  SH2_CU/TempReg2_reg[19]/Q
                         net (fo=2, routed)           0.114     1.649    SH2_CU/TempReg[19]
    SLICE_X14Y29         LUT5 (Prop_lut5_I1_O)        0.045     1.694 r  SH2_CU/SR[19]_i_1/O
                         net (fo=1, routed)           0.000     1.694    SH2_CU/SR[19]_i_1_n_0
    SLICE_X14Y29         FDRE                                         r  SH2_CU/SR_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.348     0.348 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.033    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.062 r  clock_IBUF_BUFG_inst/O
                         net (fo=811, routed)         0.821     1.883    SH2_CU/clock_IBUF_BUFG
    SLICE_X14Y29         FDRE                                         r  SH2_CU/SR_reg[19]/C
                         clock pessimism             -0.498     1.385    
    SLICE_X14Y29         FDRE (Hold_fdre_C_D)         0.120     1.505    SH2_CU/SR_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.505    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 SH2_PAU/PC_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@0.500ns period=20.210ns})
  Destination:            SH2_PAU/PR_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@0.500ns period=20.210ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.837%)  route 0.110ns (37.163%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.887ns
    Source Clock Delay      (SCD):    1.373ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.791    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.817 r  clock_IBUF_BUFG_inst/O
                         net (fo=811, routed)         0.556     1.373    SH2_PAU/clock_IBUF_BUFG
    SLICE_X17Y34         FDRE                                         r  SH2_PAU/PC_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y34         FDRE (Prop_fdre_C_Q)         0.141     1.514 r  SH2_PAU/PC_reg[19]/Q
                         net (fo=4, routed)           0.110     1.624    SH2_CU/Q[19]
    SLICE_X16Y34         LUT5 (Prop_lut5_I4_O)        0.045     1.669 r  SH2_CU/PR[19]_i_1/O
                         net (fo=1, routed)           0.000     1.669    SH2_PAU/D[19]
    SLICE_X16Y34         FDRE                                         r  SH2_PAU/PR_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.348     0.348 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.033    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.062 r  clock_IBUF_BUFG_inst/O
                         net (fo=811, routed)         0.825     1.887    SH2_PAU/clock_IBUF_BUFG
    SLICE_X16Y34         FDRE                                         r  SH2_PAU/PR_reg[19]/C
                         clock pessimism             -0.501     1.386    
    SLICE_X16Y34         FDRE (Hold_fdre_C_D)         0.092     1.478    SH2_PAU/PR_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.478    
                         arrival time                           1.669    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 SH2_CU/TempReg2_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@0.500ns period=20.210ns})
  Destination:            SH2_CU/SR_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@0.500ns period=20.210ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.186ns (34.188%)  route 0.358ns (65.812%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.882ns
    Source Clock Delay      (SCD):    1.371ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.791    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.817 r  clock_IBUF_BUFG_inst/O
                         net (fo=811, routed)         0.554     1.371    SH2_CU/clock_IBUF_BUFG
    SLICE_X15Y29         FDRE                                         r  SH2_CU/TempReg2_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y29         FDRE (Prop_fdre_C_Q)         0.141     1.512 r  SH2_CU/TempReg2_reg[17]/Q
                         net (fo=2, routed)           0.358     1.870    SH2_CU/TempReg[17]
    SLICE_X16Y29         LUT5 (Prop_lut5_I1_O)        0.045     1.915 r  SH2_CU/SR[17]_i_1/O
                         net (fo=1, routed)           0.000     1.915    SH2_CU/SR[17]_i_1_n_0
    SLICE_X16Y29         FDRE                                         r  SH2_CU/SR_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.348     0.348 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.033    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.062 r  clock_IBUF_BUFG_inst/O
                         net (fo=811, routed)         0.820     1.882    SH2_CU/clock_IBUF_BUFG
    SLICE_X16Y29         FDRE                                         r  SH2_CU/SR_reg[17]/C
                         clock pessimism             -0.250     1.632    
    SLICE_X16Y29         FDRE (Hold_fdre_C_D)         0.092     1.724    SH2_CU/SR_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 SH2_CU/TempReg2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@0.500ns period=20.210ns})
  Destination:            SH2_CU/SR_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@0.500ns period=20.210ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.209ns (63.895%)  route 0.118ns (36.105%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.882ns
    Source Clock Delay      (SCD):    1.371ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.791    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.817 r  clock_IBUF_BUFG_inst/O
                         net (fo=811, routed)         0.554     1.371    SH2_CU/clock_IBUF_BUFG
    SLICE_X14Y20         FDRE                                         r  SH2_CU/TempReg2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y20         FDRE (Prop_fdre_C_Q)         0.164     1.535 r  SH2_CU/TempReg2_reg[7]/Q
                         net (fo=2, routed)           0.118     1.653    SH2_CU/TempReg[7]
    SLICE_X14Y21         LUT5 (Prop_lut5_I1_O)        0.045     1.698 r  SH2_CU/SR[7]_i_1/O
                         net (fo=1, routed)           0.000     1.698    SH2_CU/SR[7]_i_1_n_0
    SLICE_X14Y21         FDRE                                         r  SH2_CU/SR_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.348     0.348 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.033    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.062 r  clock_IBUF_BUFG_inst/O
                         net (fo=811, routed)         0.820     1.882    SH2_CU/clock_IBUF_BUFG
    SLICE_X14Y21         FDRE                                         r  SH2_CU/SR_reg[7]/C
                         clock pessimism             -0.498     1.384    
    SLICE_X14Y21         FDRE (Hold_fdre_C_D)         0.121     1.505    SH2_CU/SR_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.505    
                         arrival time                           1.698    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 SH2_CU/TempReg2_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@0.500ns period=20.210ns})
  Destination:            SH2_CU/SR_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@0.500ns period=20.210ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.209ns (68.696%)  route 0.095ns (31.304%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.912ns
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.791    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.817 r  clock_IBUF_BUFG_inst/O
                         net (fo=811, routed)         0.582     1.399    SH2_CU/clock_IBUF_BUFG
    SLICE_X6Y30          FDRE                                         r  SH2_CU/TempReg2_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDRE (Prop_fdre_C_Q)         0.164     1.563 r  SH2_CU/TempReg2_reg[30]/Q
                         net (fo=2, routed)           0.095     1.658    SH2_CU/TempReg[30]
    SLICE_X7Y30          LUT5 (Prop_lut5_I1_O)        0.045     1.703 r  SH2_CU/SR[30]_i_1/O
                         net (fo=1, routed)           0.000     1.703    SH2_CU/SR[30]_i_1_n_0
    SLICE_X7Y30          FDRE                                         r  SH2_CU/SR_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.348     0.348 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.033    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.062 r  clock_IBUF_BUFG_inst/O
                         net (fo=811, routed)         0.850     1.912    SH2_CU/clock_IBUF_BUFG
    SLICE_X7Y30          FDRE                                         r  SH2_CU/SR_reg[30]/C
                         clock pessimism             -0.500     1.412    
    SLICE_X7Y30          FDRE (Hold_fdre_C_D)         0.092     1.504    SH2_CU/SR_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.504    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 SH2_CU/TempReg2_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@0.500ns period=20.210ns})
  Destination:            SH2_CU/SR_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@0.500ns period=20.210ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.209ns (57.333%)  route 0.156ns (42.667%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.885ns
    Source Clock Delay      (SCD):    1.372ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.791    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.817 r  clock_IBUF_BUFG_inst/O
                         net (fo=811, routed)         0.555     1.372    SH2_CU/clock_IBUF_BUFG
    SLICE_X12Y30         FDRE                                         r  SH2_CU/TempReg2_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y30         FDRE (Prop_fdre_C_Q)         0.164     1.536 r  SH2_CU/TempReg2_reg[20]/Q
                         net (fo=2, routed)           0.156     1.691    SH2_CU/TempReg[20]
    SLICE_X12Y31         LUT5 (Prop_lut5_I1_O)        0.045     1.736 r  SH2_CU/SR[20]_i_1/O
                         net (fo=1, routed)           0.000     1.736    SH2_CU/SR[20]_i_1_n_0
    SLICE_X12Y31         FDRE                                         r  SH2_CU/SR_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.348     0.348 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.033    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.062 r  clock_IBUF_BUFG_inst/O
                         net (fo=811, routed)         0.823     1.885    SH2_CU/clock_IBUF_BUFG
    SLICE_X12Y31         FDRE                                         r  SH2_CU/SR_reg[20]/C
                         clock pessimism             -0.498     1.387    
    SLICE_X12Y31         FDRE (Hold_fdre_C_D)         0.120     1.507    SH2_CU/SR_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.507    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 SH2_CU/TempReg2_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@0.500ns period=20.210ns})
  Destination:            SH2_CU/SR_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@0.500ns period=20.210ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.186ns (31.355%)  route 0.407ns (68.645%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.791    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.817 r  clock_IBUF_BUFG_inst/O
                         net (fo=811, routed)         0.550     1.367    SH2_CU/clock_IBUF_BUFG
    SLICE_X15Y25         FDRE                                         r  SH2_CU/TempReg2_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y25         FDRE (Prop_fdre_C_Q)         0.141     1.508 r  SH2_CU/TempReg2_reg[14]/Q
                         net (fo=2, routed)           0.407     1.915    SH2_CU/TempReg[14]
    SLICE_X16Y28         LUT5 (Prop_lut5_I1_O)        0.045     1.960 r  SH2_CU/SR[14]_i_1/O
                         net (fo=1, routed)           0.000     1.960    SH2_CU/SR[14]_i_1_n_0
    SLICE_X16Y28         FDRE                                         r  SH2_CU/SR_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.348     0.348 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.033    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.062 r  clock_IBUF_BUFG_inst/O
                         net (fo=811, routed)         0.819     1.881    SH2_CU/clock_IBUF_BUFG
    SLICE_X16Y28         FDRE                                         r  SH2_CU/SR_reg[14]/C
                         clock pessimism             -0.250     1.631    
    SLICE_X16Y28         FDRE (Hold_fdre_C_D)         0.091     1.722    SH2_CU/SR_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.722    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 SH2_CU/TempReg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@0.500ns period=20.210ns})
  Destination:            SH2_CU/SR_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@0.500ns period=20.210ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.209ns (60.661%)  route 0.136ns (39.339%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.884ns
    Source Clock Delay      (SCD):    1.371ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.791    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.817 r  clock_IBUF_BUFG_inst/O
                         net (fo=811, routed)         0.554     1.371    SH2_CU/clock_IBUF_BUFG
    SLICE_X14Y20         FDRE                                         r  SH2_CU/TempReg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y20         FDRE (Prop_fdre_C_Q)         0.164     1.535 r  SH2_CU/TempReg2_reg[3]/Q
                         net (fo=2, routed)           0.136     1.670    SH2_CU/TempReg[3]
    SLICE_X13Y19         LUT5 (Prop_lut5_I1_O)        0.045     1.715 r  SH2_CU/SR[3]_i_1/O
                         net (fo=1, routed)           0.000     1.715    SH2_CU/SR[3]_i_1_n_0
    SLICE_X13Y19         FDRE                                         r  SH2_CU/SR_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.348     0.348 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.033    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.062 r  clock_IBUF_BUFG_inst/O
                         net (fo=811, routed)         0.822     1.884    SH2_CU/clock_IBUF_BUFG
    SLICE_X13Y19         FDRE                                         r  SH2_CU/SR_reg[3]/C
                         clock pessimism             -0.498     1.386    
    SLICE_X13Y19         FDRE (Hold_fdre_C_D)         0.091     1.477    SH2_CU/SR_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.477    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 SH2_PAU/PC_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@0.500ns period=20.210ns})
  Destination:            SH2_PAU/PR_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@0.500ns period=20.210ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.849%)  route 0.159ns (46.151%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.884ns
    Source Clock Delay      (SCD):    1.372ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.791    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.817 r  clock_IBUF_BUFG_inst/O
                         net (fo=811, routed)         0.555     1.372    SH2_PAU/clock_IBUF_BUFG
    SLICE_X21Y18         FDRE                                         r  SH2_PAU/PC_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y18         FDRE (Prop_fdre_C_Q)         0.141     1.513 r  SH2_PAU/PC_reg[5]/Q
                         net (fo=4, routed)           0.159     1.672    SH2_CU/Q[5]
    SLICE_X21Y19         LUT5 (Prop_lut5_I4_O)        0.045     1.717 r  SH2_CU/PR[5]_i_1/O
                         net (fo=1, routed)           0.000     1.717    SH2_PAU/D[5]
    SLICE_X21Y19         FDRE                                         r  SH2_PAU/PR_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.348     0.348 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.033    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.062 r  clock_IBUF_BUFG_inst/O
                         net (fo=811, routed)         0.822     1.884    SH2_PAU/clock_IBUF_BUFG
    SLICE_X21Y19         FDRE                                         r  SH2_PAU/PR_reg[5]/C
                         clock pessimism             -0.499     1.385    
    SLICE_X21Y19         FDRE (Hold_fdre_C_D)         0.091     1.476    SH2_PAU/PR_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.476    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 SH2_CU/TempReg2_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@0.500ns period=20.210ns})
  Destination:            SH2_CU/SR_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@0.500ns period=20.210ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.186ns (31.331%)  route 0.408ns (68.669%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.882ns
    Source Clock Delay      (SCD):    1.371ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.791    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.817 r  clock_IBUF_BUFG_inst/O
                         net (fo=811, routed)         0.554     1.371    SH2_CU/clock_IBUF_BUFG
    SLICE_X15Y29         FDRE                                         r  SH2_CU/TempReg2_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y29         FDRE (Prop_fdre_C_Q)         0.141     1.512 r  SH2_CU/TempReg2_reg[16]/Q
                         net (fo=2, routed)           0.408     1.919    SH2_CU/TempReg[16]
    SLICE_X16Y29         LUT5 (Prop_lut5_I1_O)        0.045     1.964 r  SH2_CU/SR[16]_i_1/O
                         net (fo=1, routed)           0.000     1.964    SH2_CU/SR[16]_i_1_n_0
    SLICE_X16Y29         FDRE                                         r  SH2_CU/SR_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.348     0.348 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.033    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.062 r  clock_IBUF_BUFG_inst/O
                         net (fo=811, routed)         0.820     1.882    SH2_CU/clock_IBUF_BUFG
    SLICE_X16Y29         FDRE                                         r  SH2_CU/SR_reg[16]/C
                         clock pessimism             -0.250     1.632    
    SLICE_X16Y29         FDRE (Hold_fdre_C_D)         0.091     1.723    SH2_CU/SR_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.242    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 0.500 }
Period(ns):         20.210
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.210      18.055     BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.210      19.210     SLICE_X8Y16    SH2_CU/CurrentState_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.210      19.210     SLICE_X7Y16    SH2_CU/CurrentState_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.210      19.210     SLICE_X8Y16    SH2_CU/CurrentState_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.210      19.210     SLICE_X8Y16    SH2_CU/CurrentState_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.210      19.210     SLICE_X8Y10    SH2_CU/IR_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.210      19.210     SLICE_X9Y12    SH2_CU/IR_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.210      19.210     SLICE_X11Y9    SH2_CU/IR_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.210      19.210     SLICE_X5Y8     SH2_CU/IR_reg[11]_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         20.210      19.210     SLICE_X9Y10    SH2_CU/IR_reg[11]_replica_1/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         0.500       0.000      SLICE_X13Y16   SH2_DTU/RE0_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         0.500       0.000      SLICE_X13Y16   SH2_DTU/RE0_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         0.500       0.000      SLICE_X12Y18   SH2_DTU/RE1_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         0.500       0.000      SLICE_X12Y18   SH2_DTU/RE1_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         0.500       0.000      SLICE_X12Y18   SH2_DTU/RE2_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         0.500       0.000      SLICE_X12Y18   SH2_DTU/RE2_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         0.500       0.000      SLICE_X9Y16    SH2_DTU/RE3_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         0.500       0.000      SLICE_X9Y16    SH2_DTU/RE3_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         0.500       0.000      SLICE_X13Y16   SH2_DTU/WE0_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         0.500       0.000      SLICE_X13Y16   SH2_DTU/WE0_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         0.500       0.000      SLICE_X8Y16    SH2_CU/CurrentState_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         0.500       0.000      SLICE_X8Y16    SH2_CU/CurrentState_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         0.500       0.000      SLICE_X7Y16    SH2_CU/CurrentState_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         0.500       0.000      SLICE_X7Y16    SH2_CU/CurrentState_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         0.500       0.000      SLICE_X8Y16    SH2_CU/CurrentState_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         0.500       0.000      SLICE_X8Y16    SH2_CU/CurrentState_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         0.500       0.000      SLICE_X8Y16    SH2_CU/CurrentState_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         0.500       0.000      SLICE_X8Y16    SH2_CU/CurrentState_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         0.500       0.000      SLICE_X8Y10    SH2_CU/IR_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         0.500       0.000      SLICE_X8Y10    SH2_CU/IR_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            64 Endpoints
Min Delay            64 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DB[0]
                            (input port)
  Destination:            DB[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.967ns  (logic 7.635ns (25.477%)  route 22.333ns (74.523%))
  Logic Levels:           35  (IBUF=1 LUT2=1 LUT3=10 LUT4=2 LUT5=12 LUT6=8 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 r  DB[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    DB_IOBUF[0]_inst/IO
    V9                   IBUF (Prop_ibuf_I_O)         0.934     0.934 r  DB_IOBUF[0]_inst/IBUF/O
                         net (fo=9, routed)           3.285     4.219    SH2_CU/DB_IBUF[0]
    SLICE_X12Y15         LUT5 (Prop_lut5_I2_O)        0.124     4.343 r  SH2_CU/PC[0]_i_2/O
                         net (fo=4, routed)           0.585     4.928    SH2_CU/PC[0]_i_2_n_0
    SLICE_X12Y16         LUT6 (Prop_lut6_I0_O)        0.124     5.052 f  SH2_CU/PC[0]_i_1/O
                         net (fo=2, routed)           0.174     5.226    SH2_CU/IR_reg[11]_0[0]
    SLICE_X12Y16         LUT6 (Prop_lut6_I5_O)        0.124     5.350 f  SH2_CU/AB_OBUF[0]_inst_i_1/O
                         net (fo=37, routed)          0.778     6.128    SH2_CU/AB_OBUF[0]
    SLICE_X11Y18         LUT6 (Prop_lut6_I5_O)        0.124     6.252 f  SH2_CU/DB_IOBUF[15]_inst_i_2/O
                         net (fo=21, routed)          0.384     6.636    SH2_CU/DB_IOBUF[15]_inst_i_2_n_0
    SLICE_X10Y19         LUT3 (Prop_lut3_I1_O)        0.124     6.760 r  SH2_CU/DB_IOBUF[15]_inst_i_3/O
                         net (fo=17, routed)          0.362     7.121    SH2_CU/DB_IOBUF[15]_inst_i_3_n_0
    SLICE_X10Y20         LUT4 (Prop_lut4_I3_O)        0.124     7.245 r  SH2_CU/DB_IOBUF[7]_inst_i_2/O
                         net (fo=16, routed)          0.679     7.924    SH2_CU/DB_IOBUF[7]_inst_i_2_n_0
    SLICE_X13Y15         LUT2 (Prop_lut2_I0_O)        0.124     8.048 r  SH2_CU/Registers[15][2]_i_17/O
                         net (fo=1, routed)           0.445     8.494    SH2_CU/Registers[15][2]_i_17_n_0
    SLICE_X12Y18         LUT6 (Prop_lut6_I4_O)        0.124     8.618 r  SH2_CU/Registers[15][2]_i_10/O
                         net (fo=1, routed)           0.306     8.924    SH2_CU/Registers[15][2]_i_10_n_0
    SLICE_X12Y19         LUT4 (Prop_lut4_I3_O)        0.124     9.048 r  SH2_CU/Registers[15][2]_i_5/O
                         net (fo=8, routed)           0.651     9.698    SH2_CU/Registers[15][2]_i_5_n_0
    SLICE_X10Y20         LUT6 (Prop_lut6_I1_O)        0.124     9.822 r  SH2_CU/Registers[15][2]_i_7/O
                         net (fo=3, routed)           0.817    10.640    SH2_CU/SH2_ALU/Generic_ALU/FBRes[2]
    SLICE_X11Y22         LUT5 (Prop_lut5_I1_O)        0.124    10.764 r  SH2_CU/Registers[15][4]_i_6/O
                         net (fo=3, routed)           0.430    11.193    SH2_CU/Registers[15][4]_i_6_n_0
    SLICE_X11Y22         LUT5 (Prop_lut5_I2_O)        0.124    11.317 r  SH2_CU/Registers[15][6]_i_6/O
                         net (fo=3, routed)           0.427    11.744    SH2_CU/Registers[15][6]_i_6_n_0
    SLICE_X10Y23         LUT5 (Prop_lut5_I2_O)        0.124    11.868 r  SH2_CU/Registers[15][8]_i_6/O
                         net (fo=3, routed)           0.470    12.338    SH2_CU/Registers[15][8]_i_6_n_0
    SLICE_X12Y23         LUT5 (Prop_lut5_I2_O)        0.124    12.462 r  SH2_CU/Registers[15][10]_i_6/O
                         net (fo=3, routed)           0.458    12.920    SH2_CU/Registers[15][10]_i_6_n_0
    SLICE_X13Y24         LUT5 (Prop_lut5_I2_O)        0.124    13.044 r  SH2_CU/Registers[15][12]_i_6/O
                         net (fo=3, routed)           0.329    13.373    SH2_CU/Registers[15][12]_i_6_n_0
    SLICE_X11Y24         LUT5 (Prop_lut5_I2_O)        0.124    13.497 r  SH2_CU/Registers[15][14]_i_6/O
                         net (fo=3, routed)           0.641    14.138    SH2_CU/Registers[15][14]_i_6_n_0
    SLICE_X10Y25         LUT5 (Prop_lut5_I2_O)        0.124    14.262 r  SH2_CU/Registers[15][16]_i_6/O
                         net (fo=3, routed)           0.325    14.587    SH2_CU/Registers[15][16]_i_6_n_0
    SLICE_X10Y27         LUT5 (Prop_lut5_I2_O)        0.124    14.711 r  SH2_CU/Registers[15][18]_i_6/O
                         net (fo=3, routed)           0.631    15.342    SH2_CU/Registers[15][18]_i_6_n_0
    SLICE_X10Y28         LUT5 (Prop_lut5_I2_O)        0.124    15.466 r  SH2_CU/Registers[15][20]_i_6/O
                         net (fo=3, routed)           0.444    15.910    SH2_CU/Registers[15][20]_i_6_n_0
    SLICE_X10Y29         LUT5 (Prop_lut5_I2_O)        0.124    16.034 r  SH2_CU/Registers[15][22]_i_6/O
                         net (fo=2, routed)           0.478    16.513    SH2_CU/Registers[15][22]_i_6_n_0
    SLICE_X9Y29          LUT3 (Prop_lut3_I2_O)        0.124    16.637 r  SH2_CU/Registers[15][23]_i_6/O
                         net (fo=2, routed)           0.166    16.803    SH2_CU/Registers[15][23]_i_6_n_0
    SLICE_X9Y29          LUT3 (Prop_lut3_I2_O)        0.124    16.927 r  SH2_CU/Registers[15][24]_i_6/O
                         net (fo=2, routed)           0.275    17.202    SH2_CU/Registers[15][24]_i_6_n_0
    SLICE_X9Y29          LUT3 (Prop_lut3_I1_O)        0.124    17.326 r  SH2_CU/Registers[15][25]_i_6/O
                         net (fo=2, routed)           0.511    17.836    SH2_CU/Registers[15][25]_i_6_n_0
    SLICE_X7Y29          LUT3 (Prop_lut3_I1_O)        0.124    17.960 r  SH2_CU/Registers[15][26]_i_6/O
                         net (fo=2, routed)           0.445    18.405    SH2_CU/Registers[15][26]_i_6_n_0
    SLICE_X7Y29          LUT3 (Prop_lut3_I1_O)        0.124    18.529 r  SH2_CU/Registers[15][27]_i_6/O
                         net (fo=2, routed)           0.512    19.041    SH2_CU/Registers[15][27]_i_6_n_0
    SLICE_X6Y29          LUT3 (Prop_lut3_I1_O)        0.124    19.165 r  SH2_CU/Registers[15][28]_i_6/O
                         net (fo=2, routed)           0.483    19.648    SH2_CU/Registers[15][28]_i_6_n_0
    SLICE_X5Y29          LUT3 (Prop_lut3_I1_O)        0.124    19.772 r  SH2_CU/Registers[15][29]_i_6/O
                         net (fo=2, routed)           0.362    20.135    SH2_CU/Registers[15][29]_i_6_n_0
    SLICE_X4Y29          LUT3 (Prop_lut3_I1_O)        0.124    20.259 r  SH2_CU/Registers[15][30]_i_15/O
                         net (fo=2, routed)           0.292    20.550    SH2_CU/Registers[15][30]_i_15_n_0
    SLICE_X4Y29          LUT3 (Prop_lut3_I1_O)        0.124    20.674 r  SH2_CU/Registers[15][31]_i_11/O
                         net (fo=3, routed)           0.330    21.004    SH2_CU/SH2_ALU/Generic_ALU/Add1/Ci
    SLICE_X4Y31          LUT6 (Prop_lut6_I1_O)        0.124    21.128 r  SH2_CU/Registers[15][31]_i_4/O
                         net (fo=22, routed)          1.535    22.663    SH2_CU/ALU_Result[31]
    SLICE_X3Y32          LUT6 (Prop_lut6_I4_O)        0.124    22.787 r  SH2_CU/DB_IOBUF[31]_inst_i_13/O
                         net (fo=1, routed)           0.264    23.051    SH2_CU/DB_IOBUF[31]_inst_i_13_n_0
    SLICE_X3Y32          LUT6 (Prop_lut6_I4_O)        0.124    23.175 r  SH2_CU/DB_IOBUF[31]_inst_i_7/O
                         net (fo=1, routed)           1.342    24.518    SH2_CU/DB_IOBUF[31]_inst_i_7_n_0
    SLICE_X17Y28         LUT5 (Prop_lut5_I4_O)        0.124    24.642 r  SH2_CU/DB_IOBUF[31]_inst_i_1/O
                         net (fo=1, routed)           2.717    27.359    DB_IOBUF[31]_inst/I
    P1                   OBUFT (Prop_obuft_I_O)       2.609    29.967 r  DB_IOBUF[31]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    29.967    DB[31]
    P1                                                                r  DB[31] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DB[0]
                            (input port)
  Destination:            DB[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.942ns  (logic 7.489ns (25.012%)  route 22.453ns (74.988%))
  Logic Levels:           34  (IBUF=1 LUT2=1 LUT3=9 LUT4=2 LUT5=12 LUT6=8 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 r  DB[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    DB_IOBUF[0]_inst/IO
    V9                   IBUF (Prop_ibuf_I_O)         0.934     0.934 r  DB_IOBUF[0]_inst/IBUF/O
                         net (fo=9, routed)           3.285     4.219    SH2_CU/DB_IBUF[0]
    SLICE_X12Y15         LUT5 (Prop_lut5_I2_O)        0.124     4.343 r  SH2_CU/PC[0]_i_2/O
                         net (fo=4, routed)           0.585     4.928    SH2_CU/PC[0]_i_2_n_0
    SLICE_X12Y16         LUT6 (Prop_lut6_I0_O)        0.124     5.052 f  SH2_CU/PC[0]_i_1/O
                         net (fo=2, routed)           0.174     5.226    SH2_CU/IR_reg[11]_0[0]
    SLICE_X12Y16         LUT6 (Prop_lut6_I5_O)        0.124     5.350 f  SH2_CU/AB_OBUF[0]_inst_i_1/O
                         net (fo=37, routed)          0.778     6.128    SH2_CU/AB_OBUF[0]
    SLICE_X11Y18         LUT6 (Prop_lut6_I5_O)        0.124     6.252 f  SH2_CU/DB_IOBUF[15]_inst_i_2/O
                         net (fo=21, routed)          0.384     6.636    SH2_CU/DB_IOBUF[15]_inst_i_2_n_0
    SLICE_X10Y19         LUT3 (Prop_lut3_I1_O)        0.124     6.760 r  SH2_CU/DB_IOBUF[15]_inst_i_3/O
                         net (fo=17, routed)          0.362     7.121    SH2_CU/DB_IOBUF[15]_inst_i_3_n_0
    SLICE_X10Y20         LUT4 (Prop_lut4_I3_O)        0.124     7.245 r  SH2_CU/DB_IOBUF[7]_inst_i_2/O
                         net (fo=16, routed)          0.679     7.924    SH2_CU/DB_IOBUF[7]_inst_i_2_n_0
    SLICE_X13Y15         LUT2 (Prop_lut2_I0_O)        0.124     8.048 r  SH2_CU/Registers[15][2]_i_17/O
                         net (fo=1, routed)           0.445     8.494    SH2_CU/Registers[15][2]_i_17_n_0
    SLICE_X12Y18         LUT6 (Prop_lut6_I4_O)        0.124     8.618 r  SH2_CU/Registers[15][2]_i_10/O
                         net (fo=1, routed)           0.306     8.924    SH2_CU/Registers[15][2]_i_10_n_0
    SLICE_X12Y19         LUT4 (Prop_lut4_I3_O)        0.124     9.048 r  SH2_CU/Registers[15][2]_i_5/O
                         net (fo=8, routed)           0.651     9.698    SH2_CU/Registers[15][2]_i_5_n_0
    SLICE_X10Y20         LUT6 (Prop_lut6_I1_O)        0.124     9.822 r  SH2_CU/Registers[15][2]_i_7/O
                         net (fo=3, routed)           0.817    10.640    SH2_CU/SH2_ALU/Generic_ALU/FBRes[2]
    SLICE_X11Y22         LUT5 (Prop_lut5_I1_O)        0.124    10.764 r  SH2_CU/Registers[15][4]_i_6/O
                         net (fo=3, routed)           0.430    11.193    SH2_CU/Registers[15][4]_i_6_n_0
    SLICE_X11Y22         LUT5 (Prop_lut5_I2_O)        0.124    11.317 r  SH2_CU/Registers[15][6]_i_6/O
                         net (fo=3, routed)           0.427    11.744    SH2_CU/Registers[15][6]_i_6_n_0
    SLICE_X10Y23         LUT5 (Prop_lut5_I2_O)        0.124    11.868 r  SH2_CU/Registers[15][8]_i_6/O
                         net (fo=3, routed)           0.470    12.338    SH2_CU/Registers[15][8]_i_6_n_0
    SLICE_X12Y23         LUT5 (Prop_lut5_I2_O)        0.124    12.462 r  SH2_CU/Registers[15][10]_i_6/O
                         net (fo=3, routed)           0.458    12.920    SH2_CU/Registers[15][10]_i_6_n_0
    SLICE_X13Y24         LUT5 (Prop_lut5_I2_O)        0.124    13.044 r  SH2_CU/Registers[15][12]_i_6/O
                         net (fo=3, routed)           0.329    13.373    SH2_CU/Registers[15][12]_i_6_n_0
    SLICE_X11Y24         LUT5 (Prop_lut5_I2_O)        0.124    13.497 r  SH2_CU/Registers[15][14]_i_6/O
                         net (fo=3, routed)           0.641    14.138    SH2_CU/Registers[15][14]_i_6_n_0
    SLICE_X10Y25         LUT5 (Prop_lut5_I2_O)        0.124    14.262 r  SH2_CU/Registers[15][16]_i_6/O
                         net (fo=3, routed)           0.325    14.587    SH2_CU/Registers[15][16]_i_6_n_0
    SLICE_X10Y27         LUT5 (Prop_lut5_I2_O)        0.124    14.711 r  SH2_CU/Registers[15][18]_i_6/O
                         net (fo=3, routed)           0.631    15.342    SH2_CU/Registers[15][18]_i_6_n_0
    SLICE_X10Y28         LUT5 (Prop_lut5_I2_O)        0.124    15.466 r  SH2_CU/Registers[15][20]_i_6/O
                         net (fo=3, routed)           0.444    15.910    SH2_CU/Registers[15][20]_i_6_n_0
    SLICE_X10Y29         LUT5 (Prop_lut5_I2_O)        0.124    16.034 r  SH2_CU/Registers[15][22]_i_6/O
                         net (fo=2, routed)           0.478    16.513    SH2_CU/Registers[15][22]_i_6_n_0
    SLICE_X9Y29          LUT3 (Prop_lut3_I2_O)        0.124    16.637 r  SH2_CU/Registers[15][23]_i_6/O
                         net (fo=2, routed)           0.166    16.803    SH2_CU/Registers[15][23]_i_6_n_0
    SLICE_X9Y29          LUT3 (Prop_lut3_I2_O)        0.124    16.927 r  SH2_CU/Registers[15][24]_i_6/O
                         net (fo=2, routed)           0.275    17.202    SH2_CU/Registers[15][24]_i_6_n_0
    SLICE_X9Y29          LUT3 (Prop_lut3_I1_O)        0.124    17.326 r  SH2_CU/Registers[15][25]_i_6/O
                         net (fo=2, routed)           0.511    17.836    SH2_CU/Registers[15][25]_i_6_n_0
    SLICE_X7Y29          LUT3 (Prop_lut3_I1_O)        0.124    17.960 r  SH2_CU/Registers[15][26]_i_6/O
                         net (fo=2, routed)           0.445    18.405    SH2_CU/Registers[15][26]_i_6_n_0
    SLICE_X7Y29          LUT3 (Prop_lut3_I1_O)        0.124    18.529 r  SH2_CU/Registers[15][27]_i_6/O
                         net (fo=2, routed)           0.512    19.041    SH2_CU/Registers[15][27]_i_6_n_0
    SLICE_X6Y29          LUT3 (Prop_lut3_I1_O)        0.124    19.165 r  SH2_CU/Registers[15][28]_i_6/O
                         net (fo=2, routed)           0.483    19.648    SH2_CU/Registers[15][28]_i_6_n_0
    SLICE_X5Y29          LUT3 (Prop_lut3_I1_O)        0.124    19.772 r  SH2_CU/Registers[15][29]_i_6/O
                         net (fo=2, routed)           0.362    20.135    SH2_CU/Registers[15][29]_i_6_n_0
    SLICE_X4Y29          LUT3 (Prop_lut3_I1_O)        0.124    20.259 r  SH2_CU/Registers[15][30]_i_15/O
                         net (fo=2, routed)           0.501    20.759    SH2_CU/Registers[15][30]_i_15_n_0
    SLICE_X4Y29          LUT6 (Prop_lut6_I3_O)        0.124    20.883 r  SH2_CU/Registers[15][30]_i_5/O
                         net (fo=20, routed)          1.204    22.087    SH2_CU/ALU_Result[30]
    SLICE_X2Y33          LUT6 (Prop_lut6_I4_O)        0.124    22.211 r  SH2_CU/DB_IOBUF[30]_inst_i_7/O
                         net (fo=1, routed)           0.633    22.844    SH2_CU/DB_IOBUF[30]_inst_i_7_n_0
    SLICE_X1Y33          LUT6 (Prop_lut6_I4_O)        0.124    22.968 r  SH2_CU/DB_IOBUF[30]_inst_i_4/O
                         net (fo=1, routed)           1.727    24.695    SH2_CU/DB_IOBUF[30]_inst_i_4_n_0
    SLICE_X16Y28         LUT5 (Prop_lut5_I4_O)        0.124    24.819 r  SH2_CU/DB_IOBUF[30]_inst_i_1/O
                         net (fo=1, routed)           2.536    27.355    DB_IOBUF[30]_inst/I
    M3                   OBUFT (Prop_obuft_I_O)       2.587    29.942 r  DB_IOBUF[30]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    29.942    DB[30]
    M3                                                                r  DB[30] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DB[0]
                            (input port)
  Destination:            DB[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.773ns  (logic 7.251ns (25.201%)  route 21.522ns (74.799%))
  Logic Levels:           32  (IBUF=1 LUT2=1 LUT3=7 LUT4=2 LUT5=12 LUT6=8 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 r  DB[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    DB_IOBUF[0]_inst/IO
    V9                   IBUF (Prop_ibuf_I_O)         0.934     0.934 r  DB_IOBUF[0]_inst/IBUF/O
                         net (fo=9, routed)           3.285     4.219    SH2_CU/DB_IBUF[0]
    SLICE_X12Y15         LUT5 (Prop_lut5_I2_O)        0.124     4.343 r  SH2_CU/PC[0]_i_2/O
                         net (fo=4, routed)           0.585     4.928    SH2_CU/PC[0]_i_2_n_0
    SLICE_X12Y16         LUT6 (Prop_lut6_I0_O)        0.124     5.052 f  SH2_CU/PC[0]_i_1/O
                         net (fo=2, routed)           0.174     5.226    SH2_CU/IR_reg[11]_0[0]
    SLICE_X12Y16         LUT6 (Prop_lut6_I5_O)        0.124     5.350 f  SH2_CU/AB_OBUF[0]_inst_i_1/O
                         net (fo=37, routed)          0.778     6.128    SH2_CU/AB_OBUF[0]
    SLICE_X11Y18         LUT6 (Prop_lut6_I5_O)        0.124     6.252 f  SH2_CU/DB_IOBUF[15]_inst_i_2/O
                         net (fo=21, routed)          0.384     6.636    SH2_CU/DB_IOBUF[15]_inst_i_2_n_0
    SLICE_X10Y19         LUT3 (Prop_lut3_I1_O)        0.124     6.760 r  SH2_CU/DB_IOBUF[15]_inst_i_3/O
                         net (fo=17, routed)          0.362     7.121    SH2_CU/DB_IOBUF[15]_inst_i_3_n_0
    SLICE_X10Y20         LUT4 (Prop_lut4_I3_O)        0.124     7.245 r  SH2_CU/DB_IOBUF[7]_inst_i_2/O
                         net (fo=16, routed)          0.679     7.924    SH2_CU/DB_IOBUF[7]_inst_i_2_n_0
    SLICE_X13Y15         LUT2 (Prop_lut2_I0_O)        0.124     8.048 r  SH2_CU/Registers[15][2]_i_17/O
                         net (fo=1, routed)           0.445     8.494    SH2_CU/Registers[15][2]_i_17_n_0
    SLICE_X12Y18         LUT6 (Prop_lut6_I4_O)        0.124     8.618 r  SH2_CU/Registers[15][2]_i_10/O
                         net (fo=1, routed)           0.306     8.924    SH2_CU/Registers[15][2]_i_10_n_0
    SLICE_X12Y19         LUT4 (Prop_lut4_I3_O)        0.124     9.048 r  SH2_CU/Registers[15][2]_i_5/O
                         net (fo=8, routed)           0.651     9.698    SH2_CU/Registers[15][2]_i_5_n_0
    SLICE_X10Y20         LUT6 (Prop_lut6_I1_O)        0.124     9.822 r  SH2_CU/Registers[15][2]_i_7/O
                         net (fo=3, routed)           0.817    10.640    SH2_CU/SH2_ALU/Generic_ALU/FBRes[2]
    SLICE_X11Y22         LUT5 (Prop_lut5_I1_O)        0.124    10.764 r  SH2_CU/Registers[15][4]_i_6/O
                         net (fo=3, routed)           0.430    11.193    SH2_CU/Registers[15][4]_i_6_n_0
    SLICE_X11Y22         LUT5 (Prop_lut5_I2_O)        0.124    11.317 r  SH2_CU/Registers[15][6]_i_6/O
                         net (fo=3, routed)           0.427    11.744    SH2_CU/Registers[15][6]_i_6_n_0
    SLICE_X10Y23         LUT5 (Prop_lut5_I2_O)        0.124    11.868 r  SH2_CU/Registers[15][8]_i_6/O
                         net (fo=3, routed)           0.470    12.338    SH2_CU/Registers[15][8]_i_6_n_0
    SLICE_X12Y23         LUT5 (Prop_lut5_I2_O)        0.124    12.462 r  SH2_CU/Registers[15][10]_i_6/O
                         net (fo=3, routed)           0.458    12.920    SH2_CU/Registers[15][10]_i_6_n_0
    SLICE_X13Y24         LUT5 (Prop_lut5_I2_O)        0.124    13.044 r  SH2_CU/Registers[15][12]_i_6/O
                         net (fo=3, routed)           0.329    13.373    SH2_CU/Registers[15][12]_i_6_n_0
    SLICE_X11Y24         LUT5 (Prop_lut5_I2_O)        0.124    13.497 r  SH2_CU/Registers[15][14]_i_6/O
                         net (fo=3, routed)           0.641    14.138    SH2_CU/Registers[15][14]_i_6_n_0
    SLICE_X10Y25         LUT5 (Prop_lut5_I2_O)        0.124    14.262 r  SH2_CU/Registers[15][16]_i_6/O
                         net (fo=3, routed)           0.325    14.587    SH2_CU/Registers[15][16]_i_6_n_0
    SLICE_X10Y27         LUT5 (Prop_lut5_I2_O)        0.124    14.711 r  SH2_CU/Registers[15][18]_i_6/O
                         net (fo=3, routed)           0.631    15.342    SH2_CU/Registers[15][18]_i_6_n_0
    SLICE_X10Y28         LUT5 (Prop_lut5_I2_O)        0.124    15.466 r  SH2_CU/Registers[15][20]_i_6/O
                         net (fo=3, routed)           0.444    15.910    SH2_CU/Registers[15][20]_i_6_n_0
    SLICE_X10Y29         LUT5 (Prop_lut5_I2_O)        0.124    16.034 r  SH2_CU/Registers[15][22]_i_6/O
                         net (fo=2, routed)           0.478    16.513    SH2_CU/Registers[15][22]_i_6_n_0
    SLICE_X9Y29          LUT3 (Prop_lut3_I2_O)        0.124    16.637 r  SH2_CU/Registers[15][23]_i_6/O
                         net (fo=2, routed)           0.166    16.803    SH2_CU/Registers[15][23]_i_6_n_0
    SLICE_X9Y29          LUT3 (Prop_lut3_I2_O)        0.124    16.927 r  SH2_CU/Registers[15][24]_i_6/O
                         net (fo=2, routed)           0.275    17.202    SH2_CU/Registers[15][24]_i_6_n_0
    SLICE_X9Y29          LUT3 (Prop_lut3_I1_O)        0.124    17.326 r  SH2_CU/Registers[15][25]_i_6/O
                         net (fo=2, routed)           0.511    17.836    SH2_CU/Registers[15][25]_i_6_n_0
    SLICE_X7Y29          LUT3 (Prop_lut3_I1_O)        0.124    17.960 r  SH2_CU/Registers[15][26]_i_6/O
                         net (fo=2, routed)           0.445    18.405    SH2_CU/Registers[15][26]_i_6_n_0
    SLICE_X7Y29          LUT3 (Prop_lut3_I1_O)        0.124    18.529 r  SH2_CU/Registers[15][27]_i_6/O
                         net (fo=2, routed)           0.512    19.041    SH2_CU/Registers[15][27]_i_6_n_0
    SLICE_X6Y29          LUT3 (Prop_lut3_I1_O)        0.124    19.165 r  SH2_CU/Registers[15][28]_i_6/O
                         net (fo=2, routed)           0.294    19.459    SH2_CU/Registers[15][28]_i_6_n_0
    SLICE_X6Y29          LUT6 (Prop_lut6_I3_O)        0.124    19.583 r  SH2_CU/Registers[15][28]_i_2/O
                         net (fo=20, routed)          1.682    21.265    SH2_CU/ALU_Result[28]
    SLICE_X1Y37          LUT6 (Prop_lut6_I4_O)        0.124    21.389 r  SH2_CU/DB_IOBUF[28]_inst_i_7/O
                         net (fo=1, routed)           0.282    21.671    SH2_CU/DB_IOBUF[28]_inst_i_7_n_0
    SLICE_X3Y37          LUT6 (Prop_lut6_I4_O)        0.124    21.795 r  SH2_CU/DB_IOBUF[28]_inst_i_4/O
                         net (fo=1, routed)           1.710    23.505    SH2_CU/DB_IOBUF[28]_inst_i_4_n_0
    SLICE_X17Y27         LUT5 (Prop_lut5_I4_O)        0.124    23.629 r  SH2_CU/DB_IOBUF[28]_inst_i_1/O
                         net (fo=1, routed)           2.547    26.176    DB_IOBUF[28]_inst/I
    R1                   OBUFT (Prop_obuft_I_O)       2.597    28.773 r  DB_IOBUF[28]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    28.773    DB[28]
    R1                                                                r  DB[28] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DB[0]
                            (input port)
  Destination:            DB[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.559ns  (logic 7.373ns (25.818%)  route 21.186ns (74.182%))
  Logic Levels:           33  (IBUF=1 LUT2=1 LUT3=8 LUT4=2 LUT5=12 LUT6=8 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 r  DB[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    DB_IOBUF[0]_inst/IO
    V9                   IBUF (Prop_ibuf_I_O)         0.934     0.934 r  DB_IOBUF[0]_inst/IBUF/O
                         net (fo=9, routed)           3.285     4.219    SH2_CU/DB_IBUF[0]
    SLICE_X12Y15         LUT5 (Prop_lut5_I2_O)        0.124     4.343 r  SH2_CU/PC[0]_i_2/O
                         net (fo=4, routed)           0.585     4.928    SH2_CU/PC[0]_i_2_n_0
    SLICE_X12Y16         LUT6 (Prop_lut6_I0_O)        0.124     5.052 f  SH2_CU/PC[0]_i_1/O
                         net (fo=2, routed)           0.174     5.226    SH2_CU/IR_reg[11]_0[0]
    SLICE_X12Y16         LUT6 (Prop_lut6_I5_O)        0.124     5.350 f  SH2_CU/AB_OBUF[0]_inst_i_1/O
                         net (fo=37, routed)          0.778     6.128    SH2_CU/AB_OBUF[0]
    SLICE_X11Y18         LUT6 (Prop_lut6_I5_O)        0.124     6.252 f  SH2_CU/DB_IOBUF[15]_inst_i_2/O
                         net (fo=21, routed)          0.384     6.636    SH2_CU/DB_IOBUF[15]_inst_i_2_n_0
    SLICE_X10Y19         LUT3 (Prop_lut3_I1_O)        0.124     6.760 r  SH2_CU/DB_IOBUF[15]_inst_i_3/O
                         net (fo=17, routed)          0.362     7.121    SH2_CU/DB_IOBUF[15]_inst_i_3_n_0
    SLICE_X10Y20         LUT4 (Prop_lut4_I3_O)        0.124     7.245 r  SH2_CU/DB_IOBUF[7]_inst_i_2/O
                         net (fo=16, routed)          0.679     7.924    SH2_CU/DB_IOBUF[7]_inst_i_2_n_0
    SLICE_X13Y15         LUT2 (Prop_lut2_I0_O)        0.124     8.048 r  SH2_CU/Registers[15][2]_i_17/O
                         net (fo=1, routed)           0.445     8.494    SH2_CU/Registers[15][2]_i_17_n_0
    SLICE_X12Y18         LUT6 (Prop_lut6_I4_O)        0.124     8.618 r  SH2_CU/Registers[15][2]_i_10/O
                         net (fo=1, routed)           0.306     8.924    SH2_CU/Registers[15][2]_i_10_n_0
    SLICE_X12Y19         LUT4 (Prop_lut4_I3_O)        0.124     9.048 r  SH2_CU/Registers[15][2]_i_5/O
                         net (fo=8, routed)           0.651     9.698    SH2_CU/Registers[15][2]_i_5_n_0
    SLICE_X10Y20         LUT6 (Prop_lut6_I1_O)        0.124     9.822 r  SH2_CU/Registers[15][2]_i_7/O
                         net (fo=3, routed)           0.817    10.640    SH2_CU/SH2_ALU/Generic_ALU/FBRes[2]
    SLICE_X11Y22         LUT5 (Prop_lut5_I1_O)        0.124    10.764 r  SH2_CU/Registers[15][4]_i_6/O
                         net (fo=3, routed)           0.430    11.193    SH2_CU/Registers[15][4]_i_6_n_0
    SLICE_X11Y22         LUT5 (Prop_lut5_I2_O)        0.124    11.317 r  SH2_CU/Registers[15][6]_i_6/O
                         net (fo=3, routed)           0.427    11.744    SH2_CU/Registers[15][6]_i_6_n_0
    SLICE_X10Y23         LUT5 (Prop_lut5_I2_O)        0.124    11.868 r  SH2_CU/Registers[15][8]_i_6/O
                         net (fo=3, routed)           0.470    12.338    SH2_CU/Registers[15][8]_i_6_n_0
    SLICE_X12Y23         LUT5 (Prop_lut5_I2_O)        0.124    12.462 r  SH2_CU/Registers[15][10]_i_6/O
                         net (fo=3, routed)           0.458    12.920    SH2_CU/Registers[15][10]_i_6_n_0
    SLICE_X13Y24         LUT5 (Prop_lut5_I2_O)        0.124    13.044 r  SH2_CU/Registers[15][12]_i_6/O
                         net (fo=3, routed)           0.329    13.373    SH2_CU/Registers[15][12]_i_6_n_0
    SLICE_X11Y24         LUT5 (Prop_lut5_I2_O)        0.124    13.497 r  SH2_CU/Registers[15][14]_i_6/O
                         net (fo=3, routed)           0.641    14.138    SH2_CU/Registers[15][14]_i_6_n_0
    SLICE_X10Y25         LUT5 (Prop_lut5_I2_O)        0.124    14.262 r  SH2_CU/Registers[15][16]_i_6/O
                         net (fo=3, routed)           0.325    14.587    SH2_CU/Registers[15][16]_i_6_n_0
    SLICE_X10Y27         LUT5 (Prop_lut5_I2_O)        0.124    14.711 r  SH2_CU/Registers[15][18]_i_6/O
                         net (fo=3, routed)           0.631    15.342    SH2_CU/Registers[15][18]_i_6_n_0
    SLICE_X10Y28         LUT5 (Prop_lut5_I2_O)        0.124    15.466 r  SH2_CU/Registers[15][20]_i_6/O
                         net (fo=3, routed)           0.444    15.910    SH2_CU/Registers[15][20]_i_6_n_0
    SLICE_X10Y29         LUT5 (Prop_lut5_I2_O)        0.124    16.034 r  SH2_CU/Registers[15][22]_i_6/O
                         net (fo=2, routed)           0.478    16.513    SH2_CU/Registers[15][22]_i_6_n_0
    SLICE_X9Y29          LUT3 (Prop_lut3_I2_O)        0.124    16.637 r  SH2_CU/Registers[15][23]_i_6/O
                         net (fo=2, routed)           0.166    16.803    SH2_CU/Registers[15][23]_i_6_n_0
    SLICE_X9Y29          LUT3 (Prop_lut3_I2_O)        0.124    16.927 r  SH2_CU/Registers[15][24]_i_6/O
                         net (fo=2, routed)           0.275    17.202    SH2_CU/Registers[15][24]_i_6_n_0
    SLICE_X9Y29          LUT3 (Prop_lut3_I1_O)        0.124    17.326 r  SH2_CU/Registers[15][25]_i_6/O
                         net (fo=2, routed)           0.511    17.836    SH2_CU/Registers[15][25]_i_6_n_0
    SLICE_X7Y29          LUT3 (Prop_lut3_I1_O)        0.124    17.960 r  SH2_CU/Registers[15][26]_i_6/O
                         net (fo=2, routed)           0.445    18.405    SH2_CU/Registers[15][26]_i_6_n_0
    SLICE_X7Y29          LUT3 (Prop_lut3_I1_O)        0.124    18.529 r  SH2_CU/Registers[15][27]_i_6/O
                         net (fo=2, routed)           0.512    19.041    SH2_CU/Registers[15][27]_i_6_n_0
    SLICE_X6Y29          LUT3 (Prop_lut3_I1_O)        0.124    19.165 r  SH2_CU/Registers[15][28]_i_6/O
                         net (fo=2, routed)           0.483    19.648    SH2_CU/Registers[15][28]_i_6_n_0
    SLICE_X5Y29          LUT3 (Prop_lut3_I1_O)        0.124    19.772 r  SH2_CU/Registers[15][29]_i_6/O
                         net (fo=2, routed)           0.162    19.935    SH2_CU/Registers[15][29]_i_6_n_0
    SLICE_X5Y29          LUT6 (Prop_lut6_I3_O)        0.124    20.059 r  SH2_CU/Registers[15][29]_i_2/O
                         net (fo=20, routed)          1.252    21.311    SH2_CU/ALU_Result[29]
    SLICE_X1Y34          LUT6 (Prop_lut6_I4_O)        0.124    21.435 r  SH2_CU/DB_IOBUF[29]_inst_i_7/O
                         net (fo=1, routed)           0.151    21.586    SH2_CU/DB_IOBUF[29]_inst_i_7_n_0
    SLICE_X1Y34          LUT6 (Prop_lut6_I4_O)        0.124    21.710 r  SH2_CU/DB_IOBUF[29]_inst_i_4/O
                         net (fo=1, routed)           1.736    23.446    SH2_CU/DB_IOBUF[29]_inst_i_4_n_0
    SLICE_X17Y28         LUT5 (Prop_lut5_I4_O)        0.124    23.570 r  SH2_CU/DB_IOBUF[29]_inst_i_1/O
                         net (fo=1, routed)           2.394    25.964    DB_IOBUF[29]_inst/I
    N3                   OBUFT (Prop_obuft_I_O)       2.595    28.559 r  DB_IOBUF[29]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    28.559    DB[29]
    N3                                                                r  DB[29] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DB[0]
                            (input port)
  Destination:            DB[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.583ns  (logic 7.131ns (25.853%)  route 20.452ns (74.147%))
  Logic Levels:           31  (IBUF=1 LUT2=1 LUT3=6 LUT4=2 LUT5=12 LUT6=8 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 r  DB[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    DB_IOBUF[0]_inst/IO
    V9                   IBUF (Prop_ibuf_I_O)         0.934     0.934 r  DB_IOBUF[0]_inst/IBUF/O
                         net (fo=9, routed)           3.285     4.219    SH2_CU/DB_IBUF[0]
    SLICE_X12Y15         LUT5 (Prop_lut5_I2_O)        0.124     4.343 r  SH2_CU/PC[0]_i_2/O
                         net (fo=4, routed)           0.585     4.928    SH2_CU/PC[0]_i_2_n_0
    SLICE_X12Y16         LUT6 (Prop_lut6_I0_O)        0.124     5.052 f  SH2_CU/PC[0]_i_1/O
                         net (fo=2, routed)           0.174     5.226    SH2_CU/IR_reg[11]_0[0]
    SLICE_X12Y16         LUT6 (Prop_lut6_I5_O)        0.124     5.350 f  SH2_CU/AB_OBUF[0]_inst_i_1/O
                         net (fo=37, routed)          0.778     6.128    SH2_CU/AB_OBUF[0]
    SLICE_X11Y18         LUT6 (Prop_lut6_I5_O)        0.124     6.252 f  SH2_CU/DB_IOBUF[15]_inst_i_2/O
                         net (fo=21, routed)          0.384     6.636    SH2_CU/DB_IOBUF[15]_inst_i_2_n_0
    SLICE_X10Y19         LUT3 (Prop_lut3_I1_O)        0.124     6.760 r  SH2_CU/DB_IOBUF[15]_inst_i_3/O
                         net (fo=17, routed)          0.362     7.121    SH2_CU/DB_IOBUF[15]_inst_i_3_n_0
    SLICE_X10Y20         LUT4 (Prop_lut4_I3_O)        0.124     7.245 r  SH2_CU/DB_IOBUF[7]_inst_i_2/O
                         net (fo=16, routed)          0.679     7.924    SH2_CU/DB_IOBUF[7]_inst_i_2_n_0
    SLICE_X13Y15         LUT2 (Prop_lut2_I0_O)        0.124     8.048 r  SH2_CU/Registers[15][2]_i_17/O
                         net (fo=1, routed)           0.445     8.494    SH2_CU/Registers[15][2]_i_17_n_0
    SLICE_X12Y18         LUT6 (Prop_lut6_I4_O)        0.124     8.618 r  SH2_CU/Registers[15][2]_i_10/O
                         net (fo=1, routed)           0.306     8.924    SH2_CU/Registers[15][2]_i_10_n_0
    SLICE_X12Y19         LUT4 (Prop_lut4_I3_O)        0.124     9.048 r  SH2_CU/Registers[15][2]_i_5/O
                         net (fo=8, routed)           0.651     9.698    SH2_CU/Registers[15][2]_i_5_n_0
    SLICE_X10Y20         LUT6 (Prop_lut6_I1_O)        0.124     9.822 r  SH2_CU/Registers[15][2]_i_7/O
                         net (fo=3, routed)           0.817    10.640    SH2_CU/SH2_ALU/Generic_ALU/FBRes[2]
    SLICE_X11Y22         LUT5 (Prop_lut5_I1_O)        0.124    10.764 r  SH2_CU/Registers[15][4]_i_6/O
                         net (fo=3, routed)           0.430    11.193    SH2_CU/Registers[15][4]_i_6_n_0
    SLICE_X11Y22         LUT5 (Prop_lut5_I2_O)        0.124    11.317 r  SH2_CU/Registers[15][6]_i_6/O
                         net (fo=3, routed)           0.427    11.744    SH2_CU/Registers[15][6]_i_6_n_0
    SLICE_X10Y23         LUT5 (Prop_lut5_I2_O)        0.124    11.868 r  SH2_CU/Registers[15][8]_i_6/O
                         net (fo=3, routed)           0.470    12.338    SH2_CU/Registers[15][8]_i_6_n_0
    SLICE_X12Y23         LUT5 (Prop_lut5_I2_O)        0.124    12.462 r  SH2_CU/Registers[15][10]_i_6/O
                         net (fo=3, routed)           0.458    12.920    SH2_CU/Registers[15][10]_i_6_n_0
    SLICE_X13Y24         LUT5 (Prop_lut5_I2_O)        0.124    13.044 r  SH2_CU/Registers[15][12]_i_6/O
                         net (fo=3, routed)           0.329    13.373    SH2_CU/Registers[15][12]_i_6_n_0
    SLICE_X11Y24         LUT5 (Prop_lut5_I2_O)        0.124    13.497 r  SH2_CU/Registers[15][14]_i_6/O
                         net (fo=3, routed)           0.641    14.138    SH2_CU/Registers[15][14]_i_6_n_0
    SLICE_X10Y25         LUT5 (Prop_lut5_I2_O)        0.124    14.262 r  SH2_CU/Registers[15][16]_i_6/O
                         net (fo=3, routed)           0.325    14.587    SH2_CU/Registers[15][16]_i_6_n_0
    SLICE_X10Y27         LUT5 (Prop_lut5_I2_O)        0.124    14.711 r  SH2_CU/Registers[15][18]_i_6/O
                         net (fo=3, routed)           0.631    15.342    SH2_CU/Registers[15][18]_i_6_n_0
    SLICE_X10Y28         LUT5 (Prop_lut5_I2_O)        0.124    15.466 r  SH2_CU/Registers[15][20]_i_6/O
                         net (fo=3, routed)           0.444    15.910    SH2_CU/Registers[15][20]_i_6_n_0
    SLICE_X10Y29         LUT5 (Prop_lut5_I2_O)        0.124    16.034 r  SH2_CU/Registers[15][22]_i_6/O
                         net (fo=2, routed)           0.478    16.513    SH2_CU/Registers[15][22]_i_6_n_0
    SLICE_X9Y29          LUT3 (Prop_lut3_I2_O)        0.124    16.637 r  SH2_CU/Registers[15][23]_i_6/O
                         net (fo=2, routed)           0.166    16.803    SH2_CU/Registers[15][23]_i_6_n_0
    SLICE_X9Y29          LUT3 (Prop_lut3_I2_O)        0.124    16.927 r  SH2_CU/Registers[15][24]_i_6/O
                         net (fo=2, routed)           0.275    17.202    SH2_CU/Registers[15][24]_i_6_n_0
    SLICE_X9Y29          LUT3 (Prop_lut3_I1_O)        0.124    17.326 r  SH2_CU/Registers[15][25]_i_6/O
                         net (fo=2, routed)           0.511    17.836    SH2_CU/Registers[15][25]_i_6_n_0
    SLICE_X7Y29          LUT3 (Prop_lut3_I1_O)        0.124    17.960 r  SH2_CU/Registers[15][26]_i_6/O
                         net (fo=2, routed)           0.445    18.405    SH2_CU/Registers[15][26]_i_6_n_0
    SLICE_X7Y29          LUT3 (Prop_lut3_I1_O)        0.124    18.529 r  SH2_CU/Registers[15][27]_i_6/O
                         net (fo=2, routed)           0.363    18.892    SH2_CU/Registers[15][27]_i_6_n_0
    SLICE_X6Y29          LUT6 (Prop_lut6_I3_O)        0.124    19.016 r  SH2_CU/Registers[15][27]_i_2/O
                         net (fo=20, routed)          0.955    19.971    SH2_CU/ALU_Result[27]
    SLICE_X2Y36          LUT6 (Prop_lut6_I4_O)        0.124    20.095 r  SH2_CU/DB_IOBUF[27]_inst_i_7/O
                         net (fo=1, routed)           0.452    20.547    SH2_CU/DB_IOBUF[27]_inst_i_7_n_0
    SLICE_X2Y36          LUT6 (Prop_lut6_I4_O)        0.124    20.671 r  SH2_CU/DB_IOBUF[27]_inst_i_4/O
                         net (fo=1, routed)           1.639    22.310    SH2_CU/DB_IOBUF[27]_inst_i_4_n_0
    SLICE_X17Y25         LUT5 (Prop_lut5_I4_O)        0.124    22.434 r  SH2_CU/DB_IOBUF[27]_inst_i_1/O
                         net (fo=1, routed)           2.547    24.982    DB_IOBUF[27]_inst/I
    T1                   OBUFT (Prop_obuft_I_O)       2.601    27.583 r  DB_IOBUF[27]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    27.583    DB[27]
    T1                                                                r  DB[27] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DB[0]
                            (input port)
  Destination:            DB[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.570ns  (logic 6.992ns (25.362%)  route 20.578ns (74.638%))
  Logic Levels:           30  (IBUF=1 LUT2=1 LUT3=5 LUT4=2 LUT5=12 LUT6=8 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 r  DB[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    DB_IOBUF[0]_inst/IO
    V9                   IBUF (Prop_ibuf_I_O)         0.934     0.934 r  DB_IOBUF[0]_inst/IBUF/O
                         net (fo=9, routed)           3.285     4.219    SH2_CU/DB_IBUF[0]
    SLICE_X12Y15         LUT5 (Prop_lut5_I2_O)        0.124     4.343 r  SH2_CU/PC[0]_i_2/O
                         net (fo=4, routed)           0.585     4.928    SH2_CU/PC[0]_i_2_n_0
    SLICE_X12Y16         LUT6 (Prop_lut6_I0_O)        0.124     5.052 f  SH2_CU/PC[0]_i_1/O
                         net (fo=2, routed)           0.174     5.226    SH2_CU/IR_reg[11]_0[0]
    SLICE_X12Y16         LUT6 (Prop_lut6_I5_O)        0.124     5.350 f  SH2_CU/AB_OBUF[0]_inst_i_1/O
                         net (fo=37, routed)          0.778     6.128    SH2_CU/AB_OBUF[0]
    SLICE_X11Y18         LUT6 (Prop_lut6_I5_O)        0.124     6.252 f  SH2_CU/DB_IOBUF[15]_inst_i_2/O
                         net (fo=21, routed)          0.384     6.636    SH2_CU/DB_IOBUF[15]_inst_i_2_n_0
    SLICE_X10Y19         LUT3 (Prop_lut3_I1_O)        0.124     6.760 r  SH2_CU/DB_IOBUF[15]_inst_i_3/O
                         net (fo=17, routed)          0.362     7.121    SH2_CU/DB_IOBUF[15]_inst_i_3_n_0
    SLICE_X10Y20         LUT4 (Prop_lut4_I3_O)        0.124     7.245 r  SH2_CU/DB_IOBUF[7]_inst_i_2/O
                         net (fo=16, routed)          0.679     7.924    SH2_CU/DB_IOBUF[7]_inst_i_2_n_0
    SLICE_X13Y15         LUT2 (Prop_lut2_I0_O)        0.124     8.048 r  SH2_CU/Registers[15][2]_i_17/O
                         net (fo=1, routed)           0.445     8.494    SH2_CU/Registers[15][2]_i_17_n_0
    SLICE_X12Y18         LUT6 (Prop_lut6_I4_O)        0.124     8.618 r  SH2_CU/Registers[15][2]_i_10/O
                         net (fo=1, routed)           0.306     8.924    SH2_CU/Registers[15][2]_i_10_n_0
    SLICE_X12Y19         LUT4 (Prop_lut4_I3_O)        0.124     9.048 r  SH2_CU/Registers[15][2]_i_5/O
                         net (fo=8, routed)           0.651     9.698    SH2_CU/Registers[15][2]_i_5_n_0
    SLICE_X10Y20         LUT6 (Prop_lut6_I1_O)        0.124     9.822 r  SH2_CU/Registers[15][2]_i_7/O
                         net (fo=3, routed)           0.817    10.640    SH2_CU/SH2_ALU/Generic_ALU/FBRes[2]
    SLICE_X11Y22         LUT5 (Prop_lut5_I1_O)        0.124    10.764 r  SH2_CU/Registers[15][4]_i_6/O
                         net (fo=3, routed)           0.430    11.193    SH2_CU/Registers[15][4]_i_6_n_0
    SLICE_X11Y22         LUT5 (Prop_lut5_I2_O)        0.124    11.317 r  SH2_CU/Registers[15][6]_i_6/O
                         net (fo=3, routed)           0.427    11.744    SH2_CU/Registers[15][6]_i_6_n_0
    SLICE_X10Y23         LUT5 (Prop_lut5_I2_O)        0.124    11.868 r  SH2_CU/Registers[15][8]_i_6/O
                         net (fo=3, routed)           0.470    12.338    SH2_CU/Registers[15][8]_i_6_n_0
    SLICE_X12Y23         LUT5 (Prop_lut5_I2_O)        0.124    12.462 r  SH2_CU/Registers[15][10]_i_6/O
                         net (fo=3, routed)           0.458    12.920    SH2_CU/Registers[15][10]_i_6_n_0
    SLICE_X13Y24         LUT5 (Prop_lut5_I2_O)        0.124    13.044 r  SH2_CU/Registers[15][12]_i_6/O
                         net (fo=3, routed)           0.329    13.373    SH2_CU/Registers[15][12]_i_6_n_0
    SLICE_X11Y24         LUT5 (Prop_lut5_I2_O)        0.124    13.497 r  SH2_CU/Registers[15][14]_i_6/O
                         net (fo=3, routed)           0.641    14.138    SH2_CU/Registers[15][14]_i_6_n_0
    SLICE_X10Y25         LUT5 (Prop_lut5_I2_O)        0.124    14.262 r  SH2_CU/Registers[15][16]_i_6/O
                         net (fo=3, routed)           0.325    14.587    SH2_CU/Registers[15][16]_i_6_n_0
    SLICE_X10Y27         LUT5 (Prop_lut5_I2_O)        0.124    14.711 r  SH2_CU/Registers[15][18]_i_6/O
                         net (fo=3, routed)           0.631    15.342    SH2_CU/Registers[15][18]_i_6_n_0
    SLICE_X10Y28         LUT5 (Prop_lut5_I2_O)        0.124    15.466 r  SH2_CU/Registers[15][20]_i_6/O
                         net (fo=3, routed)           0.444    15.910    SH2_CU/Registers[15][20]_i_6_n_0
    SLICE_X10Y29         LUT5 (Prop_lut5_I2_O)        0.124    16.034 r  SH2_CU/Registers[15][22]_i_6/O
                         net (fo=2, routed)           0.478    16.513    SH2_CU/Registers[15][22]_i_6_n_0
    SLICE_X9Y29          LUT3 (Prop_lut3_I2_O)        0.124    16.637 r  SH2_CU/Registers[15][23]_i_6/O
                         net (fo=2, routed)           0.166    16.803    SH2_CU/Registers[15][23]_i_6_n_0
    SLICE_X9Y29          LUT3 (Prop_lut3_I2_O)        0.124    16.927 r  SH2_CU/Registers[15][24]_i_6/O
                         net (fo=2, routed)           0.275    17.202    SH2_CU/Registers[15][24]_i_6_n_0
    SLICE_X9Y29          LUT3 (Prop_lut3_I1_O)        0.124    17.326 r  SH2_CU/Registers[15][25]_i_6/O
                         net (fo=2, routed)           0.511    17.836    SH2_CU/Registers[15][25]_i_6_n_0
    SLICE_X7Y29          LUT3 (Prop_lut3_I1_O)        0.124    17.960 r  SH2_CU/Registers[15][26]_i_6/O
                         net (fo=2, routed)           0.163    18.123    SH2_CU/Registers[15][26]_i_6_n_0
    SLICE_X7Y29          LUT6 (Prop_lut6_I3_O)        0.124    18.247 r  SH2_CU/Registers[15][26]_i_2/O
                         net (fo=21, routed)          1.340    19.586    SH2_CU/ALU_Result[26]
    SLICE_X5Y38          LUT6 (Prop_lut6_I4_O)        0.124    19.710 r  SH2_CU/DB_IOBUF[26]_inst_i_7/O
                         net (fo=1, routed)           0.151    19.862    SH2_CU/DB_IOBUF[26]_inst_i_7_n_0
    SLICE_X5Y38          LUT6 (Prop_lut6_I4_O)        0.124    19.986 r  SH2_CU/DB_IOBUF[26]_inst_i_4/O
                         net (fo=1, routed)           2.123    22.109    SH2_CU/DB_IOBUF[26]_inst_i_4_n_0
    SLICE_X17Y23         LUT5 (Prop_lut5_I4_O)        0.124    22.233 r  SH2_CU/DB_IOBUF[26]_inst_i_1/O
                         net (fo=1, routed)           2.751    24.984    DB_IOBUF[26]_inst/I
    P3                   OBUFT (Prop_obuft_I_O)       2.586    27.570 r  DB_IOBUF[26]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    27.570    DB[26]
    P3                                                                r  DB[26] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DB[0]
                            (input port)
  Destination:            DB[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.100ns  (logic 6.748ns (24.901%)  route 20.352ns (75.099%))
  Logic Levels:           28  (IBUF=1 LUT2=1 LUT3=3 LUT4=2 LUT5=12 LUT6=8 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 r  DB[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    DB_IOBUF[0]_inst/IO
    V9                   IBUF (Prop_ibuf_I_O)         0.934     0.934 r  DB_IOBUF[0]_inst/IBUF/O
                         net (fo=9, routed)           3.285     4.219    SH2_CU/DB_IBUF[0]
    SLICE_X12Y15         LUT5 (Prop_lut5_I2_O)        0.124     4.343 r  SH2_CU/PC[0]_i_2/O
                         net (fo=4, routed)           0.585     4.928    SH2_CU/PC[0]_i_2_n_0
    SLICE_X12Y16         LUT6 (Prop_lut6_I0_O)        0.124     5.052 f  SH2_CU/PC[0]_i_1/O
                         net (fo=2, routed)           0.174     5.226    SH2_CU/IR_reg[11]_0[0]
    SLICE_X12Y16         LUT6 (Prop_lut6_I5_O)        0.124     5.350 f  SH2_CU/AB_OBUF[0]_inst_i_1/O
                         net (fo=37, routed)          0.778     6.128    SH2_CU/AB_OBUF[0]
    SLICE_X11Y18         LUT6 (Prop_lut6_I5_O)        0.124     6.252 f  SH2_CU/DB_IOBUF[15]_inst_i_2/O
                         net (fo=21, routed)          0.384     6.636    SH2_CU/DB_IOBUF[15]_inst_i_2_n_0
    SLICE_X10Y19         LUT3 (Prop_lut3_I1_O)        0.124     6.760 r  SH2_CU/DB_IOBUF[15]_inst_i_3/O
                         net (fo=17, routed)          0.362     7.121    SH2_CU/DB_IOBUF[15]_inst_i_3_n_0
    SLICE_X10Y20         LUT4 (Prop_lut4_I3_O)        0.124     7.245 r  SH2_CU/DB_IOBUF[7]_inst_i_2/O
                         net (fo=16, routed)          0.679     7.924    SH2_CU/DB_IOBUF[7]_inst_i_2_n_0
    SLICE_X13Y15         LUT2 (Prop_lut2_I0_O)        0.124     8.048 r  SH2_CU/Registers[15][2]_i_17/O
                         net (fo=1, routed)           0.445     8.494    SH2_CU/Registers[15][2]_i_17_n_0
    SLICE_X12Y18         LUT6 (Prop_lut6_I4_O)        0.124     8.618 r  SH2_CU/Registers[15][2]_i_10/O
                         net (fo=1, routed)           0.306     8.924    SH2_CU/Registers[15][2]_i_10_n_0
    SLICE_X12Y19         LUT4 (Prop_lut4_I3_O)        0.124     9.048 r  SH2_CU/Registers[15][2]_i_5/O
                         net (fo=8, routed)           0.651     9.698    SH2_CU/Registers[15][2]_i_5_n_0
    SLICE_X10Y20         LUT6 (Prop_lut6_I1_O)        0.124     9.822 r  SH2_CU/Registers[15][2]_i_7/O
                         net (fo=3, routed)           0.817    10.640    SH2_CU/SH2_ALU/Generic_ALU/FBRes[2]
    SLICE_X11Y22         LUT5 (Prop_lut5_I1_O)        0.124    10.764 r  SH2_CU/Registers[15][4]_i_6/O
                         net (fo=3, routed)           0.430    11.193    SH2_CU/Registers[15][4]_i_6_n_0
    SLICE_X11Y22         LUT5 (Prop_lut5_I2_O)        0.124    11.317 r  SH2_CU/Registers[15][6]_i_6/O
                         net (fo=3, routed)           0.427    11.744    SH2_CU/Registers[15][6]_i_6_n_0
    SLICE_X10Y23         LUT5 (Prop_lut5_I2_O)        0.124    11.868 r  SH2_CU/Registers[15][8]_i_6/O
                         net (fo=3, routed)           0.470    12.338    SH2_CU/Registers[15][8]_i_6_n_0
    SLICE_X12Y23         LUT5 (Prop_lut5_I2_O)        0.124    12.462 r  SH2_CU/Registers[15][10]_i_6/O
                         net (fo=3, routed)           0.458    12.920    SH2_CU/Registers[15][10]_i_6_n_0
    SLICE_X13Y24         LUT5 (Prop_lut5_I2_O)        0.124    13.044 r  SH2_CU/Registers[15][12]_i_6/O
                         net (fo=3, routed)           0.329    13.373    SH2_CU/Registers[15][12]_i_6_n_0
    SLICE_X11Y24         LUT5 (Prop_lut5_I2_O)        0.124    13.497 r  SH2_CU/Registers[15][14]_i_6/O
                         net (fo=3, routed)           0.641    14.138    SH2_CU/Registers[15][14]_i_6_n_0
    SLICE_X10Y25         LUT5 (Prop_lut5_I2_O)        0.124    14.262 r  SH2_CU/Registers[15][16]_i_6/O
                         net (fo=3, routed)           0.325    14.587    SH2_CU/Registers[15][16]_i_6_n_0
    SLICE_X10Y27         LUT5 (Prop_lut5_I2_O)        0.124    14.711 r  SH2_CU/Registers[15][18]_i_6/O
                         net (fo=3, routed)           0.631    15.342    SH2_CU/Registers[15][18]_i_6_n_0
    SLICE_X10Y28         LUT5 (Prop_lut5_I2_O)        0.124    15.466 r  SH2_CU/Registers[15][20]_i_6/O
                         net (fo=3, routed)           0.444    15.910    SH2_CU/Registers[15][20]_i_6_n_0
    SLICE_X10Y29         LUT5 (Prop_lut5_I2_O)        0.124    16.034 r  SH2_CU/Registers[15][22]_i_6/O
                         net (fo=2, routed)           0.478    16.513    SH2_CU/Registers[15][22]_i_6_n_0
    SLICE_X9Y29          LUT3 (Prop_lut3_I2_O)        0.124    16.637 r  SH2_CU/Registers[15][23]_i_6/O
                         net (fo=2, routed)           0.166    16.803    SH2_CU/Registers[15][23]_i_6_n_0
    SLICE_X9Y29          LUT3 (Prop_lut3_I2_O)        0.124    16.927 r  SH2_CU/Registers[15][24]_i_6/O
                         net (fo=2, routed)           0.447    17.373    SH2_CU/Registers[15][24]_i_6_n_0
    SLICE_X9Y31          LUT6 (Prop_lut6_I3_O)        0.124    17.497 r  SH2_CU/Registers[15][24]_i_2/O
                         net (fo=20, routed)          1.471    18.968    SH2_CU/ALU_Result[24]
    SLICE_X8Y38          LUT6 (Prop_lut6_I4_O)        0.124    19.092 r  SH2_CU/DB_IOBUF[24]_inst_i_7/O
                         net (fo=1, routed)           1.117    20.209    SH2_CU/DB_IOBUF[24]_inst_i_7_n_0
    SLICE_X12Y37         LUT6 (Prop_lut6_I4_O)        0.124    20.333 r  SH2_CU/DB_IOBUF[24]_inst_i_4/O
                         net (fo=1, routed)           1.341    21.674    SH2_CU/DB_IOBUF[24]_inst_i_4_n_0
    SLICE_X17Y21         LUT5 (Prop_lut5_I4_O)        0.124    21.798 r  SH2_CU/DB_IOBUF[24]_inst_i_1/O
                         net (fo=1, routed)           2.712    24.510    DB_IOBUF[24]_inst/I
    T3                   OBUFT (Prop_obuft_I_O)       2.590    27.100 r  DB_IOBUF[24]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    27.100    DB[24]
    T3                                                                r  DB[24] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DB[0]
                            (input port)
  Destination:            DB[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.516ns  (logic 6.868ns (25.903%)  route 19.647ns (74.097%))
  Logic Levels:           29  (IBUF=1 LUT2=1 LUT3=4 LUT4=2 LUT5=12 LUT6=8 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 r  DB[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    DB_IOBUF[0]_inst/IO
    V9                   IBUF (Prop_ibuf_I_O)         0.934     0.934 r  DB_IOBUF[0]_inst/IBUF/O
                         net (fo=9, routed)           3.285     4.219    SH2_CU/DB_IBUF[0]
    SLICE_X12Y15         LUT5 (Prop_lut5_I2_O)        0.124     4.343 r  SH2_CU/PC[0]_i_2/O
                         net (fo=4, routed)           0.585     4.928    SH2_CU/PC[0]_i_2_n_0
    SLICE_X12Y16         LUT6 (Prop_lut6_I0_O)        0.124     5.052 f  SH2_CU/PC[0]_i_1/O
                         net (fo=2, routed)           0.174     5.226    SH2_CU/IR_reg[11]_0[0]
    SLICE_X12Y16         LUT6 (Prop_lut6_I5_O)        0.124     5.350 f  SH2_CU/AB_OBUF[0]_inst_i_1/O
                         net (fo=37, routed)          0.778     6.128    SH2_CU/AB_OBUF[0]
    SLICE_X11Y18         LUT6 (Prop_lut6_I5_O)        0.124     6.252 f  SH2_CU/DB_IOBUF[15]_inst_i_2/O
                         net (fo=21, routed)          0.384     6.636    SH2_CU/DB_IOBUF[15]_inst_i_2_n_0
    SLICE_X10Y19         LUT3 (Prop_lut3_I1_O)        0.124     6.760 r  SH2_CU/DB_IOBUF[15]_inst_i_3/O
                         net (fo=17, routed)          0.362     7.121    SH2_CU/DB_IOBUF[15]_inst_i_3_n_0
    SLICE_X10Y20         LUT4 (Prop_lut4_I3_O)        0.124     7.245 r  SH2_CU/DB_IOBUF[7]_inst_i_2/O
                         net (fo=16, routed)          0.679     7.924    SH2_CU/DB_IOBUF[7]_inst_i_2_n_0
    SLICE_X13Y15         LUT2 (Prop_lut2_I0_O)        0.124     8.048 r  SH2_CU/Registers[15][2]_i_17/O
                         net (fo=1, routed)           0.445     8.494    SH2_CU/Registers[15][2]_i_17_n_0
    SLICE_X12Y18         LUT6 (Prop_lut6_I4_O)        0.124     8.618 r  SH2_CU/Registers[15][2]_i_10/O
                         net (fo=1, routed)           0.306     8.924    SH2_CU/Registers[15][2]_i_10_n_0
    SLICE_X12Y19         LUT4 (Prop_lut4_I3_O)        0.124     9.048 r  SH2_CU/Registers[15][2]_i_5/O
                         net (fo=8, routed)           0.651     9.698    SH2_CU/Registers[15][2]_i_5_n_0
    SLICE_X10Y20         LUT6 (Prop_lut6_I1_O)        0.124     9.822 r  SH2_CU/Registers[15][2]_i_7/O
                         net (fo=3, routed)           0.817    10.640    SH2_CU/SH2_ALU/Generic_ALU/FBRes[2]
    SLICE_X11Y22         LUT5 (Prop_lut5_I1_O)        0.124    10.764 r  SH2_CU/Registers[15][4]_i_6/O
                         net (fo=3, routed)           0.430    11.193    SH2_CU/Registers[15][4]_i_6_n_0
    SLICE_X11Y22         LUT5 (Prop_lut5_I2_O)        0.124    11.317 r  SH2_CU/Registers[15][6]_i_6/O
                         net (fo=3, routed)           0.427    11.744    SH2_CU/Registers[15][6]_i_6_n_0
    SLICE_X10Y23         LUT5 (Prop_lut5_I2_O)        0.124    11.868 r  SH2_CU/Registers[15][8]_i_6/O
                         net (fo=3, routed)           0.470    12.338    SH2_CU/Registers[15][8]_i_6_n_0
    SLICE_X12Y23         LUT5 (Prop_lut5_I2_O)        0.124    12.462 r  SH2_CU/Registers[15][10]_i_6/O
                         net (fo=3, routed)           0.458    12.920    SH2_CU/Registers[15][10]_i_6_n_0
    SLICE_X13Y24         LUT5 (Prop_lut5_I2_O)        0.124    13.044 r  SH2_CU/Registers[15][12]_i_6/O
                         net (fo=3, routed)           0.329    13.373    SH2_CU/Registers[15][12]_i_6_n_0
    SLICE_X11Y24         LUT5 (Prop_lut5_I2_O)        0.124    13.497 r  SH2_CU/Registers[15][14]_i_6/O
                         net (fo=3, routed)           0.641    14.138    SH2_CU/Registers[15][14]_i_6_n_0
    SLICE_X10Y25         LUT5 (Prop_lut5_I2_O)        0.124    14.262 r  SH2_CU/Registers[15][16]_i_6/O
                         net (fo=3, routed)           0.325    14.587    SH2_CU/Registers[15][16]_i_6_n_0
    SLICE_X10Y27         LUT5 (Prop_lut5_I2_O)        0.124    14.711 r  SH2_CU/Registers[15][18]_i_6/O
                         net (fo=3, routed)           0.631    15.342    SH2_CU/Registers[15][18]_i_6_n_0
    SLICE_X10Y28         LUT5 (Prop_lut5_I2_O)        0.124    15.466 r  SH2_CU/Registers[15][20]_i_6/O
                         net (fo=3, routed)           0.444    15.910    SH2_CU/Registers[15][20]_i_6_n_0
    SLICE_X10Y29         LUT5 (Prop_lut5_I2_O)        0.124    16.034 r  SH2_CU/Registers[15][22]_i_6/O
                         net (fo=2, routed)           0.478    16.513    SH2_CU/Registers[15][22]_i_6_n_0
    SLICE_X9Y29          LUT3 (Prop_lut3_I2_O)        0.124    16.637 r  SH2_CU/Registers[15][23]_i_6/O
                         net (fo=2, routed)           0.166    16.803    SH2_CU/Registers[15][23]_i_6_n_0
    SLICE_X9Y29          LUT3 (Prop_lut3_I2_O)        0.124    16.927 r  SH2_CU/Registers[15][24]_i_6/O
                         net (fo=2, routed)           0.275    17.202    SH2_CU/Registers[15][24]_i_6_n_0
    SLICE_X9Y29          LUT3 (Prop_lut3_I1_O)        0.124    17.326 r  SH2_CU/Registers[15][25]_i_6/O
                         net (fo=2, routed)           0.319    17.644    SH2_CU/Registers[15][25]_i_6_n_0
    SLICE_X8Y30          LUT6 (Prop_lut6_I3_O)        0.124    17.768 r  SH2_CU/Registers[15][25]_i_2/O
                         net (fo=21, routed)          1.213    18.982    SH2_CU/ALU_Result[25]
    SLICE_X3Y38          LUT6 (Prop_lut6_I4_O)        0.124    19.106 r  SH2_CU/DB_IOBUF[25]_inst_i_7/O
                         net (fo=1, routed)           0.433    19.539    SH2_CU/DB_IOBUF[25]_inst_i_7_n_0
    SLICE_X3Y38          LUT6 (Prop_lut6_I4_O)        0.124    19.663 r  SH2_CU/DB_IOBUF[25]_inst_i_4/O
                         net (fo=1, routed)           1.627    21.289    SH2_CU/DB_IOBUF[25]_inst_i_4_n_0
    SLICE_X16Y25         LUT5 (Prop_lut5_I4_O)        0.124    21.413 r  SH2_CU/DB_IOBUF[25]_inst_i_1/O
                         net (fo=1, routed)           2.516    23.929    DB_IOBUF[25]_inst/I
    R3                   OBUFT (Prop_obuft_I_O)       2.586    26.516 r  DB_IOBUF[25]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    26.516    DB[25]
    R3                                                                r  DB[25] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DB[0]
                            (input port)
  Destination:            DB[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.788ns  (logic 6.622ns (25.679%)  route 19.166ns (74.321%))
  Logic Levels:           27  (IBUF=1 LUT2=1 LUT3=2 LUT4=3 LUT5=11 LUT6=8 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 r  DB[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    DB_IOBUF[0]_inst/IO
    V9                   IBUF (Prop_ibuf_I_O)         0.934     0.934 r  DB_IOBUF[0]_inst/IBUF/O
                         net (fo=9, routed)           3.285     4.219    SH2_CU/DB_IBUF[0]
    SLICE_X12Y15         LUT5 (Prop_lut5_I2_O)        0.124     4.343 r  SH2_CU/PC[0]_i_2/O
                         net (fo=4, routed)           0.585     4.928    SH2_CU/PC[0]_i_2_n_0
    SLICE_X12Y16         LUT6 (Prop_lut6_I0_O)        0.124     5.052 f  SH2_CU/PC[0]_i_1/O
                         net (fo=2, routed)           0.174     5.226    SH2_CU/IR_reg[11]_0[0]
    SLICE_X12Y16         LUT6 (Prop_lut6_I5_O)        0.124     5.350 f  SH2_CU/AB_OBUF[0]_inst_i_1/O
                         net (fo=37, routed)          0.778     6.128    SH2_CU/AB_OBUF[0]
    SLICE_X11Y18         LUT6 (Prop_lut6_I5_O)        0.124     6.252 f  SH2_CU/DB_IOBUF[15]_inst_i_2/O
                         net (fo=21, routed)          0.384     6.636    SH2_CU/DB_IOBUF[15]_inst_i_2_n_0
    SLICE_X10Y19         LUT3 (Prop_lut3_I1_O)        0.124     6.760 r  SH2_CU/DB_IOBUF[15]_inst_i_3/O
                         net (fo=17, routed)          0.362     7.121    SH2_CU/DB_IOBUF[15]_inst_i_3_n_0
    SLICE_X10Y20         LUT4 (Prop_lut4_I3_O)        0.124     7.245 r  SH2_CU/DB_IOBUF[7]_inst_i_2/O
                         net (fo=16, routed)          0.679     7.924    SH2_CU/DB_IOBUF[7]_inst_i_2_n_0
    SLICE_X13Y15         LUT2 (Prop_lut2_I0_O)        0.124     8.048 r  SH2_CU/Registers[15][2]_i_17/O
                         net (fo=1, routed)           0.445     8.494    SH2_CU/Registers[15][2]_i_17_n_0
    SLICE_X12Y18         LUT6 (Prop_lut6_I4_O)        0.124     8.618 r  SH2_CU/Registers[15][2]_i_10/O
                         net (fo=1, routed)           0.306     8.924    SH2_CU/Registers[15][2]_i_10_n_0
    SLICE_X12Y19         LUT4 (Prop_lut4_I3_O)        0.124     9.048 r  SH2_CU/Registers[15][2]_i_5/O
                         net (fo=8, routed)           0.651     9.698    SH2_CU/Registers[15][2]_i_5_n_0
    SLICE_X10Y20         LUT6 (Prop_lut6_I1_O)        0.124     9.822 r  SH2_CU/Registers[15][2]_i_7/O
                         net (fo=3, routed)           0.817    10.640    SH2_CU/SH2_ALU/Generic_ALU/FBRes[2]
    SLICE_X11Y22         LUT5 (Prop_lut5_I1_O)        0.124    10.764 r  SH2_CU/Registers[15][4]_i_6/O
                         net (fo=3, routed)           0.430    11.193    SH2_CU/Registers[15][4]_i_6_n_0
    SLICE_X11Y22         LUT5 (Prop_lut5_I2_O)        0.124    11.317 r  SH2_CU/Registers[15][6]_i_6/O
                         net (fo=3, routed)           0.427    11.744    SH2_CU/Registers[15][6]_i_6_n_0
    SLICE_X10Y23         LUT5 (Prop_lut5_I2_O)        0.124    11.868 r  SH2_CU/Registers[15][8]_i_6/O
                         net (fo=3, routed)           0.470    12.338    SH2_CU/Registers[15][8]_i_6_n_0
    SLICE_X12Y23         LUT5 (Prop_lut5_I2_O)        0.124    12.462 r  SH2_CU/Registers[15][10]_i_6/O
                         net (fo=3, routed)           0.458    12.920    SH2_CU/Registers[15][10]_i_6_n_0
    SLICE_X13Y24         LUT5 (Prop_lut5_I2_O)        0.124    13.044 r  SH2_CU/Registers[15][12]_i_6/O
                         net (fo=3, routed)           0.329    13.373    SH2_CU/Registers[15][12]_i_6_n_0
    SLICE_X11Y24         LUT5 (Prop_lut5_I2_O)        0.124    13.497 r  SH2_CU/Registers[15][14]_i_6/O
                         net (fo=3, routed)           0.641    14.138    SH2_CU/Registers[15][14]_i_6_n_0
    SLICE_X10Y25         LUT5 (Prop_lut5_I2_O)        0.124    14.262 r  SH2_CU/Registers[15][16]_i_6/O
                         net (fo=3, routed)           0.325    14.587    SH2_CU/Registers[15][16]_i_6_n_0
    SLICE_X10Y27         LUT5 (Prop_lut5_I2_O)        0.124    14.711 r  SH2_CU/Registers[15][18]_i_6/O
                         net (fo=3, routed)           0.631    15.342    SH2_CU/Registers[15][18]_i_6_n_0
    SLICE_X10Y28         LUT5 (Prop_lut5_I2_O)        0.124    15.466 r  SH2_CU/Registers[15][20]_i_6/O
                         net (fo=3, routed)           0.444    15.910    SH2_CU/Registers[15][20]_i_6_n_0
    SLICE_X10Y29         LUT5 (Prop_lut5_I2_O)        0.124    16.034 r  SH2_CU/Registers[15][22]_i_6/O
                         net (fo=2, routed)           0.478    16.513    SH2_CU/Registers[15][22]_i_6_n_0
    SLICE_X9Y29          LUT3 (Prop_lut3_I2_O)        0.124    16.637 r  SH2_CU/Registers[15][23]_i_6/O
                         net (fo=2, routed)           0.444    17.081    SH2_CU/Registers[15][23]_i_6_n_0
    SLICE_X9Y33          LUT6 (Prop_lut6_I3_O)        0.124    17.205 r  SH2_CU/Registers[15][23]_i_2/O
                         net (fo=20, routed)          1.061    18.266    SH2_CU/ALU_Result[23]
    SLICE_X8Y37          LUT6 (Prop_lut6_I4_O)        0.124    18.390 r  SH2_CU/DB_IOBUF[23]_inst_i_4/O
                         net (fo=1, routed)           0.717    19.107    SH2_CU/DB_IOBUF[23]_inst_i_4_n_0
    SLICE_X9Y37          LUT6 (Prop_lut6_I4_O)        0.124    19.231 r  SH2_CU/DB_IOBUF[23]_inst_i_3/O
                         net (fo=1, routed)           1.315    20.546    SH2_CU/DB_IOBUF[23]_inst_i_3_n_0
    SLICE_X17Y23         LUT4 (Prop_lut4_I3_O)        0.124    20.670 r  SH2_CU/DB_IOBUF[23]_inst_i_1/O
                         net (fo=1, routed)           2.530    23.200    DB_IOBUF[23]_inst/I
    T2                   OBUFT (Prop_obuft_I_O)       2.588    25.788 r  DB_IOBUF[23]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    25.788    DB[23]
    T2                                                                r  DB[23] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DB[0]
                            (input port)
  Destination:            AB[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.063ns  (logic 6.397ns (25.525%)  route 18.666ns (74.475%))
  Logic Levels:           23  (IBUF=1 LUT3=1 LUT4=2 LUT5=6 LUT6=12 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 f  DB[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    DB_IOBUF[0]_inst/IO
    V9                   IBUF (Prop_ibuf_I_O)         0.934     0.934 f  DB_IOBUF[0]_inst/IBUF/O
                         net (fo=9, routed)           3.285     4.219    SH2_CU/DB_IBUF[0]
    SLICE_X12Y15         LUT5 (Prop_lut5_I2_O)        0.124     4.343 f  SH2_CU/PC[0]_i_2/O
                         net (fo=4, routed)           0.642     4.985    SH2_CU/PC[0]_i_2_n_0
    SLICE_X14Y16         LUT6 (Prop_lut6_I0_O)        0.124     5.109 f  SH2_CU/AB_OBUF[2]_inst_i_6/O
                         net (fo=2, routed)           1.000     6.109    SH2_CU/AB_OBUF[2]_inst_i_6_n_0
    SLICE_X19Y16         LUT6 (Prop_lut6_I0_O)        0.124     6.233 f  SH2_CU/AB_OBUF[3]_inst_i_6/O
                         net (fo=2, routed)           0.161     6.393    SH2_CU/AB_OBUF[3]_inst_i_6_n_0
    SLICE_X19Y16         LUT6 (Prop_lut6_I0_O)        0.124     6.517 r  SH2_CU/AB_OBUF[4]_inst_i_6/O
                         net (fo=2, routed)           0.302     6.819    SH2_CU/AB_OBUF[4]_inst_i_6_n_0
    SLICE_X19Y17         LUT6 (Prop_lut6_I5_O)        0.124     6.943 r  SH2_CU/AB_OBUF[5]_inst_i_6/O
                         net (fo=2, routed)           0.572     7.516    SH2_CU/AB_OBUF[5]_inst_i_6_n_0
    SLICE_X21Y17         LUT6 (Prop_lut6_I5_O)        0.124     7.640 r  SH2_CU/AB_OBUF[6]_inst_i_6/O
                         net (fo=2, routed)           0.564     8.203    SH2_CU/AB_OBUF[6]_inst_i_6_n_0
    SLICE_X23Y17         LUT6 (Prop_lut6_I5_O)        0.124     8.327 r  SH2_CU/AB_OBUF[7]_inst_i_6/O
                         net (fo=2, routed)           0.160     8.487    SH2_CU/AB_OBUF[7]_inst_i_6_n_0
    SLICE_X23Y17         LUT6 (Prop_lut6_I5_O)        0.124     8.611 r  SH2_CU/AB_OBUF[8]_inst_i_6/O
                         net (fo=2, routed)           0.441     9.052    SH2_CU/AB_OBUF[8]_inst_i_6_n_0
    SLICE_X23Y20         LUT6 (Prop_lut6_I5_O)        0.124     9.176 r  SH2_CU/AB_OBUF[9]_inst_i_6/O
                         net (fo=2, routed)           0.720     9.896    SH2_CU/AB_OBUF[9]_inst_i_6_n_0
    SLICE_X22Y20         LUT6 (Prop_lut6_I5_O)        0.124    10.020 r  SH2_CU/AB_OBUF[10]_inst_i_6/O
                         net (fo=3, routed)           0.853    10.873    SH2_CU/AB_OBUF[10]_inst_i_6_n_0
    SLICE_X21Y24         LUT4 (Prop_lut4_I3_O)        0.124    10.997 r  SH2_CU/AB_OBUF[13]_inst_i_6/O
                         net (fo=4, routed)           0.956    11.953    SH2_CU/AB_OBUF[13]_inst_i_6_n_0
    SLICE_X21Y28         LUT4 (Prop_lut4_I3_O)        0.150    12.103 r  SH2_CU/AB_OBUF[18]_inst_i_10/O
                         net (fo=2, routed)           0.418    12.520    SH2_CU/AB_OBUF[18]_inst_i_10_n_0
    SLICE_X21Y29         LUT6 (Prop_lut6_I5_O)        0.326    12.846 r  SH2_CU/AB_OBUF[15]_inst_i_6/O
                         net (fo=1, routed)           0.433    13.279    SH2_CU/AB_OBUF[15]_inst_i_6_n_0
    SLICE_X21Y29         LUT6 (Prop_lut6_I4_O)        0.124    13.403 f  SH2_CU/AB_OBUF[15]_inst_i_3/O
                         net (fo=4, routed)           0.902    14.305    SH2_CU/AB_OBUF[15]_inst_i_3_n_0
    SLICE_X20Y29         LUT6 (Prop_lut6_I3_O)        0.124    14.429 r  SH2_CU/AB_OBUF[21]_inst_i_17/O
                         net (fo=2, routed)           0.492    14.921    SH2_CU/AB_OBUF[21]_inst_i_17_n_0
    SLICE_X17Y34         LUT5 (Prop_lut5_I0_O)        0.124    15.045 r  SH2_CU/AB_OBUF[21]_inst_i_6/O
                         net (fo=1, routed)           0.950    15.995    SH2_CU/AB_OBUF[21]_inst_i_6_n_0
    SLICE_X14Y35         LUT5 (Prop_lut5_I0_O)        0.124    16.119 r  SH2_CU/AB_OBUF[21]_inst_i_2/O
                         net (fo=4, routed)           1.046    17.165    SH2_CU/AB_OBUF[21]_inst_i_2_n_0
    SLICE_X11Y38         LUT5 (Prop_lut5_I0_O)        0.124    17.289 r  SH2_CU/AB_OBUF[23]_inst_i_2/O
                         net (fo=4, routed)           0.913    18.202    SH2_CU/AB_OBUF[23]_inst_i_2_n_0
    SLICE_X7Y39          LUT5 (Prop_lut5_I0_O)        0.124    18.326 r  SH2_CU/AB_OBUF[25]_inst_i_2/O
                         net (fo=3, routed)           0.825    19.151    SH2_CU/AB_OBUF[25]_inst_i_2_n_0
    SLICE_X5Y39          LUT5 (Prop_lut5_I2_O)        0.124    19.275 r  SH2_CU/PC[26]_i_1/O
                         net (fo=2, routed)           0.980    20.255    SH2_CU/IR_reg[11]_0[26]
    SLICE_X3Y37          LUT3 (Prop_lut3_I1_O)        0.124    20.379 r  SH2_CU/AB_OBUF[26]_inst_i_1/O
                         net (fo=1, routed)           2.053    22.432    AB_OBUF[26]
    K17                  OBUF (Prop_obuf_I_O)         2.631    25.063 r  AB_OBUF[26]_inst/O
                         net (fo=0)                   0.000    25.063    AB[26]
    K17                                                               r  AB[26] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DB[7]
                            (input port)
  Destination:            AB[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.831ns  (logic 1.506ns (39.315%)  route 2.325ns (60.685%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 f  DB[7] (INOUT)
                         net (fo=1, unset)            0.000     0.000    DB_IOBUF[7]_inst/IO
    V6                   IBUF (Prop_ibuf_I_O)         0.161     0.161 f  DB_IOBUF[7]_inst/IBUF/O
                         net (fo=11, routed)          1.010     1.171    SH2_CU/DB_IBUF[7]
    SLICE_X22Y17         LUT3 (Prop_lut3_I2_O)        0.043     1.214 f  SH2_CU/AB_OBUF[8]_inst_i_8/O
                         net (fo=2, routed)           0.157     1.370    SH2_CU/AB_OBUF[8]_inst_i_8_n_0
    SLICE_X23Y17         LUT4 (Prop_lut4_I3_O)        0.111     1.481 r  SH2_CU/AB_OBUF[7]_inst_i_7/O
                         net (fo=1, routed)           0.138     1.619    SH2_CU/AB_OBUF[7]_inst_i_7_n_0
    SLICE_X23Y17         LUT6 (Prop_lut6_I5_O)        0.045     1.664 r  SH2_CU/AB_OBUF[7]_inst_i_3/O
                         net (fo=5, routed)           0.156     1.821    SH2_CU/AB_OBUF[7]_inst_i_3_n_0
    SLICE_X19Y17         LUT5 (Prop_lut5_I1_O)        0.045     1.866 r  SH2_CU/AB_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.863     2.729    AB_OBUF[7]
    V17                  OBUF (Prop_obuf_I_O)         1.101     3.831 r  AB_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.831    AB[7]
    V17                                                               r  AB[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DB[13]
                            (input port)
  Destination:            AB[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.888ns  (logic 1.406ns (36.159%)  route 2.482ns (63.841%))
  Logic Levels:           5  (IBUF=1 LUT5=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 f  DB[13] (INOUT)
                         net (fo=1, unset)            0.000     0.000    DB_IOBUF[13]_inst/IO
    W2                   IBUF (Prop_ibuf_I_O)         0.166     0.166 f  DB_IOBUF[13]_inst/IBUF/O
                         net (fo=10, routed)          1.041     1.208    SH2_CU/DB_IBUF[13]
    SLICE_X21Y27         LUT5 (Prop_lut5_I2_O)        0.045     1.253 r  SH2_CU/AB_OBUF[13]_inst_i_8/O
                         net (fo=3, routed)           0.145     1.398    SH2_CU/AB_OBUF[13]_inst_i_8_n_0
    SLICE_X21Y28         LUT5 (Prop_lut5_I3_O)        0.045     1.443 r  SH2_CU/AB_OBUF[13]_inst_i_3/O
                         net (fo=6, routed)           0.321     1.764    SH2_CU/AB_OBUF[13]_inst_i_3_n_0
    SLICE_X20Y27         LUT5 (Prop_lut5_I1_O)        0.045     1.809 r  SH2_CU/AB_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           0.975     2.783    AB_OBUF[13]
    T18                  OBUF (Prop_obuf_I_O)         1.104     3.888 r  AB_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.888    AB[13]
    T18                                                               r  AB[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DB[8]
                            (input port)
  Destination:            AB[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.891ns  (logic 1.449ns (37.238%)  route 2.442ns (62.762%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U7                                                0.000     0.000 f  DB[8] (INOUT)
                         net (fo=1, unset)            0.000     0.000    DB_IOBUF[8]_inst/IO
    U7                   IBUF (Prop_ibuf_I_O)         0.164     0.164 f  DB_IOBUF[8]_inst/IBUF/O
                         net (fo=10, routed)          0.885     1.049    SH2_CU/DB_IBUF[8]
    SLICE_X23Y20         LUT3 (Prop_lut3_I2_O)        0.045     1.094 f  SH2_CU/AB_OBUF[9]_inst_i_13/O
                         net (fo=2, routed)           0.199     1.293    SH2_CU/AB_OBUF[9]_inst_i_13_n_0
    SLICE_X23Y20         LUT4 (Prop_lut4_I3_O)        0.045     1.338 r  SH2_CU/AB_OBUF[8]_inst_i_7/O
                         net (fo=1, routed)           0.213     1.551    SH2_CU/AB_OBUF[8]_inst_i_7_n_0
    SLICE_X23Y20         LUT6 (Prop_lut6_I5_O)        0.045     1.596 r  SH2_CU/AB_OBUF[8]_inst_i_3/O
                         net (fo=4, routed)           0.259     1.855    SH2_CU/AB_OBUF[8]_inst_i_3_n_0
    SLICE_X17Y21         LUT5 (Prop_lut5_I1_O)        0.045     1.900 r  SH2_CU/AB_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.886     2.786    AB_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         1.105     3.891 r  AB_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.891    AB[8]
    V16                                                               r  AB[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DB[3]
                            (input port)
  Destination:            AB[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.912ns  (logic 1.523ns (38.927%)  route 2.389ns (61.073%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W8                                                0.000     0.000 r  DB[3] (INOUT)
                         net (fo=1, unset)            0.000     0.000    DB_IOBUF[3]_inst/IO
    W8                   IBUF (Prop_ibuf_I_O)         0.170     0.170 r  DB_IOBUF[3]_inst/IBUF/O
                         net (fo=9, routed)           1.060     1.230    SH2_CU/DB_IBUF[3]
    SLICE_X19Y16         LUT3 (Prop_lut3_I2_O)        0.046     1.276 r  SH2_CU/AB_OBUF[4]_inst_i_8/O
                         net (fo=2, routed)           0.130     1.405    SH2_CU/AB_OBUF[4]_inst_i_8_n_0
    SLICE_X18Y16         LUT4 (Prop_lut4_I0_O)        0.107     1.512 r  SH2_CU/AB_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.134     1.647    SH2_CU/AB_OBUF[3]_inst_i_7_n_0
    SLICE_X18Y16         LUT6 (Prop_lut6_I5_O)        0.045     1.692 r  SH2_CU/AB_OBUF[3]_inst_i_3/O
                         net (fo=3, routed)           0.197     1.889    SH2_CU/AB_OBUF[3]_inst_i_3_n_0
    SLICE_X17Y16         LUT5 (Prop_lut5_I1_O)        0.045     1.934 r  SH2_CU/AB_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.868     2.802    AB_OBUF[3]
    W14                  OBUF (Prop_obuf_I_O)         1.110     3.912 r  AB_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.912    AB[3]
    W14                                                               r  AB[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DB[8]
                            (input port)
  Destination:            AB[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.919ns  (logic 1.460ns (37.260%)  route 2.459ns (62.740%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U7                                                0.000     0.000 f  DB[8] (INOUT)
                         net (fo=1, unset)            0.000     0.000    DB_IOBUF[8]_inst/IO
    U7                   IBUF (Prop_ibuf_I_O)         0.164     0.164 f  DB_IOBUF[8]_inst/IBUF/O
                         net (fo=10, routed)          0.885     1.049    SH2_CU/DB_IBUF[8]
    SLICE_X23Y20         LUT3 (Prop_lut3_I2_O)        0.045     1.094 f  SH2_CU/AB_OBUF[9]_inst_i_13/O
                         net (fo=2, routed)           0.198     1.292    SH2_CU/AB_OBUF[9]_inst_i_13_n_0
    SLICE_X23Y20         LUT6 (Prop_lut6_I1_O)        0.045     1.337 r  SH2_CU/AB_OBUF[9]_inst_i_6/O
                         net (fo=2, routed)           0.126     1.463    SH2_CU/AB_OBUF[9]_inst_i_6_n_0
    SLICE_X22Y20         LUT6 (Prop_lut6_I4_O)        0.045     1.508 r  SH2_CU/AB_OBUF[9]_inst_i_3/O
                         net (fo=6, routed)           0.278     1.786    SH2_CU/AB_OBUF[9]_inst_i_3_n_0
    SLICE_X21Y20         LUT5 (Prop_lut5_I1_O)        0.045     1.831 r  SH2_CU/AB_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           0.972     2.803    AB_OBUF[9]
    W18                  OBUF (Prop_obuf_I_O)         1.116     3.919 r  AB_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.919    AB[9]
    W18                                                               r  AB[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DB[6]
                            (input port)
  Destination:            AB[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.932ns  (logic 1.449ns (36.854%)  route 2.483ns (63.146%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U9                                                0.000     0.000 f  DB[6] (INOUT)
                         net (fo=1, unset)            0.000     0.000    DB_IOBUF[6]_inst/IO
    U9                   IBUF (Prop_ibuf_I_O)         0.168     0.168 f  DB_IOBUF[6]_inst/IBUF/O
                         net (fo=9, routed)           1.024     1.192    SH2_CU/DB_IBUF[6]
    SLICE_X22Y17         LUT3 (Prop_lut3_I2_O)        0.045     1.237 f  SH2_CU/AB_OBUF[7]_inst_i_16/O
                         net (fo=2, routed)           0.151     1.388    SH2_CU/AB_OBUF[7]_inst_i_16_n_0
    SLICE_X23Y16         LUT4 (Prop_lut4_I3_O)        0.045     1.433 r  SH2_CU/AB_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.050     1.483    SH2_CU/AB_OBUF[6]_inst_i_7_n_0
    SLICE_X23Y16         LUT6 (Prop_lut6_I5_O)        0.045     1.528 r  SH2_CU/AB_OBUF[6]_inst_i_3/O
                         net (fo=3, routed)           0.336     1.864    SH2_CU/AB_OBUF[6]_inst_i_3_n_0
    SLICE_X21Y17         LUT5 (Prop_lut5_I1_O)        0.045     1.909 r  SH2_CU/AB_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.922     2.831    AB_OBUF[6]
    U15                  OBUF (Prop_obuf_I_O)         1.101     3.932 r  AB_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.932    AB[6]
    U15                                                               r  AB[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DB[11]
                            (input port)
  Destination:            AB[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.997ns  (logic 1.399ns (34.999%)  route 2.598ns (65.001%))
  Logic Levels:           5  (IBUF=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U5                                                0.000     0.000 f  DB[11] (INOUT)
                         net (fo=1, unset)            0.000     0.000    DB_IOBUF[11]_inst/IO
    U5                   IBUF (Prop_ibuf_I_O)         0.165     0.165 f  DB_IOBUF[11]_inst/IBUF/O
                         net (fo=10, routed)          1.134     1.299    SH2_CU/DB_IBUF[11]
    SLICE_X20Y24         LUT5 (Prop_lut5_I2_O)        0.045     1.344 r  SH2_CU/AB_OBUF[11]_inst_i_7/O
                         net (fo=2, routed)           0.240     1.583    SH2_CU/AB_OBUF[11]_inst_i_7_n_0
    SLICE_X21Y24         LUT6 (Prop_lut6_I5_O)        0.045     1.628 r  SH2_CU/AB_OBUF[11]_inst_i_3/O
                         net (fo=5, routed)           0.301     1.929    SH2_CU/AB_OBUF[11]_inst_i_3_n_0
    SLICE_X19Y24         LUT5 (Prop_lut5_I1_O)        0.045     1.974 r  SH2_CU/AB_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.924     2.898    AB_OBUF[11]
    U18                  OBUF (Prop_obuf_I_O)         1.099     3.997 r  AB_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.997    AB[11]
    U18                                                               r  AB[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DB[13]
                            (input port)
  Destination:            AB[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.000ns  (logic 1.452ns (36.298%)  route 2.548ns (63.702%))
  Logic Levels:           6  (IBUF=1 LUT5=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 f  DB[13] (INOUT)
                         net (fo=1, unset)            0.000     0.000    DB_IOBUF[13]_inst/IO
    W2                   IBUF (Prop_ibuf_I_O)         0.166     0.166 f  DB_IOBUF[13]_inst/IBUF/O
                         net (fo=10, routed)          1.041     1.208    SH2_CU/DB_IBUF[13]
    SLICE_X21Y27         LUT5 (Prop_lut5_I2_O)        0.045     1.253 r  SH2_CU/AB_OBUF[13]_inst_i_8/O
                         net (fo=3, routed)           0.145     1.398    SH2_CU/AB_OBUF[13]_inst_i_8_n_0
    SLICE_X21Y28         LUT5 (Prop_lut5_I3_O)        0.045     1.443 f  SH2_CU/AB_OBUF[13]_inst_i_3/O
                         net (fo=6, routed)           0.199     1.642    SH2_CU/AB_OBUF[13]_inst_i_3_n_0
    SLICE_X20Y28         LUT5 (Prop_lut5_I2_O)        0.045     1.687 r  SH2_CU/AB_OBUF[15]_inst_i_2/O
                         net (fo=2, routed)           0.145     1.832    SH2_CU/AB_OBUF[15]_inst_i_2_n_0
    SLICE_X18Y29         LUT5 (Prop_lut5_I0_O)        0.045     1.877 r  SH2_CU/AB_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           1.017     2.894    AB_OBUF[15]
    R17                  OBUF (Prop_obuf_I_O)         1.105     4.000 r  AB_OBUF[15]_inst/O
                         net (fo=0)                   0.000     4.000    AB[15]
    R17                                                               r  AB[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DB[5]
                            (input port)
  Destination:            AB[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.081ns  (logic 1.499ns (36.723%)  route 2.582ns (63.277%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 f  DB[5] (INOUT)
                         net (fo=1, unset)            0.000     0.000    DB_IOBUF[5]_inst/IO
    U8                   IBUF (Prop_ibuf_I_O)         0.161     0.161 f  DB_IOBUF[5]_inst/IBUF/O
                         net (fo=9, routed)           0.978     1.140    SH2_CU/DB_IBUF[5]
    SLICE_X19Y17         LUT3 (Prop_lut3_I2_O)        0.042     1.182 f  SH2_CU/AB_OBUF[6]_inst_i_8/O
                         net (fo=2, routed)           0.175     1.357    SH2_CU/AB_OBUF[6]_inst_i_8_n_0
    SLICE_X21Y18         LUT4 (Prop_lut4_I3_O)        0.107     1.464 r  SH2_CU/AB_OBUF[5]_inst_i_7/O
                         net (fo=1, routed)           0.215     1.679    SH2_CU/AB_OBUF[5]_inst_i_7_n_0
    SLICE_X21Y18         LUT6 (Prop_lut6_I5_O)        0.045     1.724 r  SH2_CU/AB_OBUF[5]_inst_i_3/O
                         net (fo=3, routed)           0.292     2.017    SH2_CU/AB_OBUF[5]_inst_i_3_n_0
    SLICE_X19Y18         LUT5 (Prop_lut5_I1_O)        0.045     2.062 r  SH2_CU/AB_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.921     2.983    AB_OBUF[5]
    U16                  OBUF (Prop_obuf_I_O)         1.098     4.081 r  AB_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.081    AB[5]
    U16                                                               r  AB[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DB[2]
                            (input port)
  Destination:            AB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.092ns  (logic 1.459ns (35.664%)  route 2.632ns (64.336%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V7                                                0.000     0.000 r  DB[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    DB_IOBUF[2]_inst/IO
    V7                   IBUF (Prop_ibuf_I_O)         0.168     0.168 r  DB_IOBUF[2]_inst/IBUF/O
                         net (fo=9, routed)           1.215     1.383    SH2_CU/DB_IBUF[2]
    SLICE_X19Y16         LUT3 (Prop_lut3_I2_O)        0.045     1.428 r  SH2_CU/AB_OBUF[3]_inst_i_13/O
                         net (fo=2, routed)           0.146     1.573    SH2_CU/AB_OBUF[3]_inst_i_13_n_0
    SLICE_X19Y16         LUT4 (Prop_lut4_I0_O)        0.045     1.618 r  SH2_CU/AB_OBUF[2]_inst_i_7/O
                         net (fo=1, routed)           0.114     1.733    SH2_CU/AB_OBUF[2]_inst_i_7_n_0
    SLICE_X18Y16         LUT6 (Prop_lut6_I5_O)        0.045     1.778 r  SH2_CU/AB_OBUF[2]_inst_i_3/O
                         net (fo=3, routed)           0.206     1.984    SH2_CU/AB_OBUF[2]_inst_i_3_n_0
    SLICE_X16Y16         LUT5 (Prop_lut5_I1_O)        0.045     2.029 r  SH2_CU/AB_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.951     2.980    AB_OBUF[2]
    W15                  OBUF (Prop_obuf_I_O)         1.112     4.092 r  AB_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.092    AB[2]
    W15                                                               r  AB[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clock
  To Clock:  

Max Delay            72 Endpoints
Min Delay            72 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SH2_CU/IR_reg[8]_replica/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@0.500ns period=20.210ns})
  Destination:            DB[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.414ns  (logic 8.320ns (25.668%)  route 24.094ns (74.332%))
  Logic Levels:           41  (LUT2=1 LUT3=10 LUT4=3 LUT5=12 LUT6=13 MUXF7=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.896    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.992 r  clock_IBUF_BUFG_inst/O
                         net (fo=811, routed)         1.559     4.552    SH2_CU/clock_IBUF_BUFG
    SLICE_X9Y10          FDRE                                         r  SH2_CU/IR_reg[8]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.456     5.008 r  SH2_CU/IR_reg[8]_replica/Q
                         net (fo=13, routed)          0.740     5.748    SH2_CU/IR[8]_repN
    SLICE_X11Y11         LUT4 (Prop_lut4_I0_O)        0.124     5.872 r  SH2_CU/CurrentState[3]_i_4/O
                         net (fo=8, routed)           1.213     7.085    SH2_CU/CurrentState[3]_i_4_n_0
    SLICE_X7Y12          LUT6 (Prop_lut6_I0_O)        0.124     7.209 f  SH2_CU/AB_OBUF[0]_inst_i_61/O
                         net (fo=2, routed)           0.420     7.629    SH2_CU/AB_OBUF[0]_inst_i_61_n_0
    SLICE_X7Y13          LUT6 (Prop_lut6_I5_O)        0.124     7.753 f  SH2_CU/GBR[31]_i_16/O
                         net (fo=2, routed)           0.831     8.584    SH2_CU/GBR[31]_i_16_n_0
    SLICE_X11Y14         LUT5 (Prop_lut5_I4_O)        0.124     8.708 r  SH2_CU/AB_OBUF[0]_inst_i_27/O
                         net (fo=4, routed)           0.627     9.336    SH2_CU/AB_OBUF[0]_inst_i_27_n_0
    SLICE_X10Y15         LUT6 (Prop_lut6_I1_O)        0.124     9.460 r  SH2_CU/AB_OBUF[0]_inst_i_53/O
                         net (fo=128, routed)         0.731    10.191    SH2_RegArray/Generic_RegArray/RegA1Sel[0]
    SLICE_X11Y15         LUT6 (Prop_lut6_I4_O)        0.124    10.315 r  SH2_RegArray/Generic_RegArray/PR[1]_i_6/O
                         net (fo=1, routed)           0.000    10.315    SH2_RegArray/Generic_RegArray/PR[1]_i_6_n_0
    SLICE_X11Y15         MUXF7 (Prop_muxf7_I1_O)      0.245    10.560 r  SH2_RegArray/Generic_RegArray/PR_reg[1]_i_3/O
                         net (fo=2, routed)           0.734    11.293    SH2_CU/AB_OBUF[1]_inst_i_7_0
    SLICE_X10Y16         LUT6 (Prop_lut6_I1_O)        0.298    11.591 r  SH2_CU/AB_OBUF[1]_inst_i_9/O
                         net (fo=4, routed)           0.442    12.034    SH2_CU/AB_OBUF[1]_inst_i_9_n_0
    SLICE_X10Y17         LUT6 (Prop_lut6_I1_O)        0.124    12.158 r  SH2_CU/AB_OBUF[1]_inst_i_7/O
                         net (fo=2, routed)           0.511    12.669    SH2_CU/AB_OBUF[1]_inst_i_7_n_0
    SLICE_X11Y17         LUT6 (Prop_lut6_I4_O)        0.124    12.793 r  SH2_CU/AB_OBUF[1]_inst_i_5/O
                         net (fo=5, routed)           0.333    13.126    SH2_CU/DAU_DataAddr[0]
    SLICE_X11Y18         LUT6 (Prop_lut6_I4_O)        0.124    13.250 f  SH2_CU/DB_IOBUF[15]_inst_i_2/O
                         net (fo=21, routed)          0.384    13.634    SH2_CU/DB_IOBUF[15]_inst_i_2_n_0
    SLICE_X10Y19         LUT3 (Prop_lut3_I1_O)        0.124    13.758 r  SH2_CU/DB_IOBUF[15]_inst_i_3/O
                         net (fo=17, routed)          0.362    14.119    SH2_CU/DB_IOBUF[15]_inst_i_3_n_0
    SLICE_X10Y20         LUT4 (Prop_lut4_I3_O)        0.124    14.243 r  SH2_CU/DB_IOBUF[7]_inst_i_2/O
                         net (fo=16, routed)          0.679    14.922    SH2_CU/DB_IOBUF[7]_inst_i_2_n_0
    SLICE_X13Y15         LUT2 (Prop_lut2_I0_O)        0.124    15.046 r  SH2_CU/Registers[15][2]_i_17/O
                         net (fo=1, routed)           0.445    15.492    SH2_CU/Registers[15][2]_i_17_n_0
    SLICE_X12Y18         LUT6 (Prop_lut6_I4_O)        0.124    15.616 r  SH2_CU/Registers[15][2]_i_10/O
                         net (fo=1, routed)           0.306    15.922    SH2_CU/Registers[15][2]_i_10_n_0
    SLICE_X12Y19         LUT4 (Prop_lut4_I3_O)        0.124    16.046 r  SH2_CU/Registers[15][2]_i_5/O
                         net (fo=8, routed)           0.651    16.696    SH2_CU/Registers[15][2]_i_5_n_0
    SLICE_X10Y20         LUT6 (Prop_lut6_I1_O)        0.124    16.820 r  SH2_CU/Registers[15][2]_i_7/O
                         net (fo=3, routed)           0.817    17.638    SH2_CU/SH2_ALU/Generic_ALU/FBRes[2]
    SLICE_X11Y22         LUT5 (Prop_lut5_I1_O)        0.124    17.762 r  SH2_CU/Registers[15][4]_i_6/O
                         net (fo=3, routed)           0.430    18.191    SH2_CU/Registers[15][4]_i_6_n_0
    SLICE_X11Y22         LUT5 (Prop_lut5_I2_O)        0.124    18.315 r  SH2_CU/Registers[15][6]_i_6/O
                         net (fo=3, routed)           0.427    18.742    SH2_CU/Registers[15][6]_i_6_n_0
    SLICE_X10Y23         LUT5 (Prop_lut5_I2_O)        0.124    18.866 r  SH2_CU/Registers[15][8]_i_6/O
                         net (fo=3, routed)           0.470    19.336    SH2_CU/Registers[15][8]_i_6_n_0
    SLICE_X12Y23         LUT5 (Prop_lut5_I2_O)        0.124    19.460 r  SH2_CU/Registers[15][10]_i_6/O
                         net (fo=3, routed)           0.458    19.918    SH2_CU/Registers[15][10]_i_6_n_0
    SLICE_X13Y24         LUT5 (Prop_lut5_I2_O)        0.124    20.042 r  SH2_CU/Registers[15][12]_i_6/O
                         net (fo=3, routed)           0.329    20.371    SH2_CU/Registers[15][12]_i_6_n_0
    SLICE_X11Y24         LUT5 (Prop_lut5_I2_O)        0.124    20.495 r  SH2_CU/Registers[15][14]_i_6/O
                         net (fo=3, routed)           0.641    21.136    SH2_CU/Registers[15][14]_i_6_n_0
    SLICE_X10Y25         LUT5 (Prop_lut5_I2_O)        0.124    21.260 r  SH2_CU/Registers[15][16]_i_6/O
                         net (fo=3, routed)           0.325    21.585    SH2_CU/Registers[15][16]_i_6_n_0
    SLICE_X10Y27         LUT5 (Prop_lut5_I2_O)        0.124    21.709 r  SH2_CU/Registers[15][18]_i_6/O
                         net (fo=3, routed)           0.631    22.340    SH2_CU/Registers[15][18]_i_6_n_0
    SLICE_X10Y28         LUT5 (Prop_lut5_I2_O)        0.124    22.464 r  SH2_CU/Registers[15][20]_i_6/O
                         net (fo=3, routed)           0.444    22.908    SH2_CU/Registers[15][20]_i_6_n_0
    SLICE_X10Y29         LUT5 (Prop_lut5_I2_O)        0.124    23.032 r  SH2_CU/Registers[15][22]_i_6/O
                         net (fo=2, routed)           0.478    23.511    SH2_CU/Registers[15][22]_i_6_n_0
    SLICE_X9Y29          LUT3 (Prop_lut3_I2_O)        0.124    23.635 r  SH2_CU/Registers[15][23]_i_6/O
                         net (fo=2, routed)           0.166    23.801    SH2_CU/Registers[15][23]_i_6_n_0
    SLICE_X9Y29          LUT3 (Prop_lut3_I2_O)        0.124    23.925 r  SH2_CU/Registers[15][24]_i_6/O
                         net (fo=2, routed)           0.275    24.200    SH2_CU/Registers[15][24]_i_6_n_0
    SLICE_X9Y29          LUT3 (Prop_lut3_I1_O)        0.124    24.324 r  SH2_CU/Registers[15][25]_i_6/O
                         net (fo=2, routed)           0.511    24.834    SH2_CU/Registers[15][25]_i_6_n_0
    SLICE_X7Y29          LUT3 (Prop_lut3_I1_O)        0.124    24.958 r  SH2_CU/Registers[15][26]_i_6/O
                         net (fo=2, routed)           0.445    25.403    SH2_CU/Registers[15][26]_i_6_n_0
    SLICE_X7Y29          LUT3 (Prop_lut3_I1_O)        0.124    25.527 r  SH2_CU/Registers[15][27]_i_6/O
                         net (fo=2, routed)           0.512    26.039    SH2_CU/Registers[15][27]_i_6_n_0
    SLICE_X6Y29          LUT3 (Prop_lut3_I1_O)        0.124    26.163 r  SH2_CU/Registers[15][28]_i_6/O
                         net (fo=2, routed)           0.483    26.646    SH2_CU/Registers[15][28]_i_6_n_0
    SLICE_X5Y29          LUT3 (Prop_lut3_I1_O)        0.124    26.770 r  SH2_CU/Registers[15][29]_i_6/O
                         net (fo=2, routed)           0.362    27.133    SH2_CU/Registers[15][29]_i_6_n_0
    SLICE_X4Y29          LUT3 (Prop_lut3_I1_O)        0.124    27.257 r  SH2_CU/Registers[15][30]_i_15/O
                         net (fo=2, routed)           0.292    27.548    SH2_CU/Registers[15][30]_i_15_n_0
    SLICE_X4Y29          LUT3 (Prop_lut3_I1_O)        0.124    27.672 r  SH2_CU/Registers[15][31]_i_11/O
                         net (fo=3, routed)           0.330    28.002    SH2_CU/SH2_ALU/Generic_ALU/Add1/Ci
    SLICE_X4Y31          LUT6 (Prop_lut6_I1_O)        0.124    28.126 r  SH2_CU/Registers[15][31]_i_4/O
                         net (fo=22, routed)          1.535    29.661    SH2_CU/ALU_Result[31]
    SLICE_X3Y32          LUT6 (Prop_lut6_I4_O)        0.124    29.785 r  SH2_CU/DB_IOBUF[31]_inst_i_13/O
                         net (fo=1, routed)           0.264    30.049    SH2_CU/DB_IOBUF[31]_inst_i_13_n_0
    SLICE_X3Y32          LUT6 (Prop_lut6_I4_O)        0.124    30.173 r  SH2_CU/DB_IOBUF[31]_inst_i_7/O
                         net (fo=1, routed)           1.342    31.516    SH2_CU/DB_IOBUF[31]_inst_i_7_n_0
    SLICE_X17Y28         LUT5 (Prop_lut5_I4_O)        0.124    31.640 r  SH2_CU/DB_IOBUF[31]_inst_i_1/O
                         net (fo=1, routed)           2.717    34.357    DB_IOBUF[31]_inst/I
    P1                   OBUFT (Prop_obuft_I_O)       2.609    36.966 r  DB_IOBUF[31]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    36.966    DB[31]
    P1                                                                r  DB[31] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SH2_CU/IR_reg[8]_replica/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@0.500ns period=20.210ns})
  Destination:            DB[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.388ns  (logic 8.174ns (25.238%)  route 24.214ns (74.762%))
  Logic Levels:           40  (LUT2=1 LUT3=9 LUT4=3 LUT5=12 LUT6=13 MUXF7=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.896    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.992 r  clock_IBUF_BUFG_inst/O
                         net (fo=811, routed)         1.559     4.552    SH2_CU/clock_IBUF_BUFG
    SLICE_X9Y10          FDRE                                         r  SH2_CU/IR_reg[8]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.456     5.008 r  SH2_CU/IR_reg[8]_replica/Q
                         net (fo=13, routed)          0.740     5.748    SH2_CU/IR[8]_repN
    SLICE_X11Y11         LUT4 (Prop_lut4_I0_O)        0.124     5.872 r  SH2_CU/CurrentState[3]_i_4/O
                         net (fo=8, routed)           1.213     7.085    SH2_CU/CurrentState[3]_i_4_n_0
    SLICE_X7Y12          LUT6 (Prop_lut6_I0_O)        0.124     7.209 f  SH2_CU/AB_OBUF[0]_inst_i_61/O
                         net (fo=2, routed)           0.420     7.629    SH2_CU/AB_OBUF[0]_inst_i_61_n_0
    SLICE_X7Y13          LUT6 (Prop_lut6_I5_O)        0.124     7.753 f  SH2_CU/GBR[31]_i_16/O
                         net (fo=2, routed)           0.831     8.584    SH2_CU/GBR[31]_i_16_n_0
    SLICE_X11Y14         LUT5 (Prop_lut5_I4_O)        0.124     8.708 r  SH2_CU/AB_OBUF[0]_inst_i_27/O
                         net (fo=4, routed)           0.627     9.336    SH2_CU/AB_OBUF[0]_inst_i_27_n_0
    SLICE_X10Y15         LUT6 (Prop_lut6_I1_O)        0.124     9.460 r  SH2_CU/AB_OBUF[0]_inst_i_53/O
                         net (fo=128, routed)         0.731    10.191    SH2_RegArray/Generic_RegArray/RegA1Sel[0]
    SLICE_X11Y15         LUT6 (Prop_lut6_I4_O)        0.124    10.315 r  SH2_RegArray/Generic_RegArray/PR[1]_i_6/O
                         net (fo=1, routed)           0.000    10.315    SH2_RegArray/Generic_RegArray/PR[1]_i_6_n_0
    SLICE_X11Y15         MUXF7 (Prop_muxf7_I1_O)      0.245    10.560 r  SH2_RegArray/Generic_RegArray/PR_reg[1]_i_3/O
                         net (fo=2, routed)           0.734    11.293    SH2_CU/AB_OBUF[1]_inst_i_7_0
    SLICE_X10Y16         LUT6 (Prop_lut6_I1_O)        0.298    11.591 r  SH2_CU/AB_OBUF[1]_inst_i_9/O
                         net (fo=4, routed)           0.442    12.034    SH2_CU/AB_OBUF[1]_inst_i_9_n_0
    SLICE_X10Y17         LUT6 (Prop_lut6_I1_O)        0.124    12.158 r  SH2_CU/AB_OBUF[1]_inst_i_7/O
                         net (fo=2, routed)           0.511    12.669    SH2_CU/AB_OBUF[1]_inst_i_7_n_0
    SLICE_X11Y17         LUT6 (Prop_lut6_I4_O)        0.124    12.793 r  SH2_CU/AB_OBUF[1]_inst_i_5/O
                         net (fo=5, routed)           0.333    13.126    SH2_CU/DAU_DataAddr[0]
    SLICE_X11Y18         LUT6 (Prop_lut6_I4_O)        0.124    13.250 f  SH2_CU/DB_IOBUF[15]_inst_i_2/O
                         net (fo=21, routed)          0.384    13.634    SH2_CU/DB_IOBUF[15]_inst_i_2_n_0
    SLICE_X10Y19         LUT3 (Prop_lut3_I1_O)        0.124    13.758 r  SH2_CU/DB_IOBUF[15]_inst_i_3/O
                         net (fo=17, routed)          0.362    14.119    SH2_CU/DB_IOBUF[15]_inst_i_3_n_0
    SLICE_X10Y20         LUT4 (Prop_lut4_I3_O)        0.124    14.243 r  SH2_CU/DB_IOBUF[7]_inst_i_2/O
                         net (fo=16, routed)          0.679    14.922    SH2_CU/DB_IOBUF[7]_inst_i_2_n_0
    SLICE_X13Y15         LUT2 (Prop_lut2_I0_O)        0.124    15.046 r  SH2_CU/Registers[15][2]_i_17/O
                         net (fo=1, routed)           0.445    15.492    SH2_CU/Registers[15][2]_i_17_n_0
    SLICE_X12Y18         LUT6 (Prop_lut6_I4_O)        0.124    15.616 r  SH2_CU/Registers[15][2]_i_10/O
                         net (fo=1, routed)           0.306    15.922    SH2_CU/Registers[15][2]_i_10_n_0
    SLICE_X12Y19         LUT4 (Prop_lut4_I3_O)        0.124    16.046 r  SH2_CU/Registers[15][2]_i_5/O
                         net (fo=8, routed)           0.651    16.696    SH2_CU/Registers[15][2]_i_5_n_0
    SLICE_X10Y20         LUT6 (Prop_lut6_I1_O)        0.124    16.820 r  SH2_CU/Registers[15][2]_i_7/O
                         net (fo=3, routed)           0.817    17.638    SH2_CU/SH2_ALU/Generic_ALU/FBRes[2]
    SLICE_X11Y22         LUT5 (Prop_lut5_I1_O)        0.124    17.762 r  SH2_CU/Registers[15][4]_i_6/O
                         net (fo=3, routed)           0.430    18.191    SH2_CU/Registers[15][4]_i_6_n_0
    SLICE_X11Y22         LUT5 (Prop_lut5_I2_O)        0.124    18.315 r  SH2_CU/Registers[15][6]_i_6/O
                         net (fo=3, routed)           0.427    18.742    SH2_CU/Registers[15][6]_i_6_n_0
    SLICE_X10Y23         LUT5 (Prop_lut5_I2_O)        0.124    18.866 r  SH2_CU/Registers[15][8]_i_6/O
                         net (fo=3, routed)           0.470    19.336    SH2_CU/Registers[15][8]_i_6_n_0
    SLICE_X12Y23         LUT5 (Prop_lut5_I2_O)        0.124    19.460 r  SH2_CU/Registers[15][10]_i_6/O
                         net (fo=3, routed)           0.458    19.918    SH2_CU/Registers[15][10]_i_6_n_0
    SLICE_X13Y24         LUT5 (Prop_lut5_I2_O)        0.124    20.042 r  SH2_CU/Registers[15][12]_i_6/O
                         net (fo=3, routed)           0.329    20.371    SH2_CU/Registers[15][12]_i_6_n_0
    SLICE_X11Y24         LUT5 (Prop_lut5_I2_O)        0.124    20.495 r  SH2_CU/Registers[15][14]_i_6/O
                         net (fo=3, routed)           0.641    21.136    SH2_CU/Registers[15][14]_i_6_n_0
    SLICE_X10Y25         LUT5 (Prop_lut5_I2_O)        0.124    21.260 r  SH2_CU/Registers[15][16]_i_6/O
                         net (fo=3, routed)           0.325    21.585    SH2_CU/Registers[15][16]_i_6_n_0
    SLICE_X10Y27         LUT5 (Prop_lut5_I2_O)        0.124    21.709 r  SH2_CU/Registers[15][18]_i_6/O
                         net (fo=3, routed)           0.631    22.340    SH2_CU/Registers[15][18]_i_6_n_0
    SLICE_X10Y28         LUT5 (Prop_lut5_I2_O)        0.124    22.464 r  SH2_CU/Registers[15][20]_i_6/O
                         net (fo=3, routed)           0.444    22.908    SH2_CU/Registers[15][20]_i_6_n_0
    SLICE_X10Y29         LUT5 (Prop_lut5_I2_O)        0.124    23.032 r  SH2_CU/Registers[15][22]_i_6/O
                         net (fo=2, routed)           0.478    23.511    SH2_CU/Registers[15][22]_i_6_n_0
    SLICE_X9Y29          LUT3 (Prop_lut3_I2_O)        0.124    23.635 r  SH2_CU/Registers[15][23]_i_6/O
                         net (fo=2, routed)           0.166    23.801    SH2_CU/Registers[15][23]_i_6_n_0
    SLICE_X9Y29          LUT3 (Prop_lut3_I2_O)        0.124    23.925 r  SH2_CU/Registers[15][24]_i_6/O
                         net (fo=2, routed)           0.275    24.200    SH2_CU/Registers[15][24]_i_6_n_0
    SLICE_X9Y29          LUT3 (Prop_lut3_I1_O)        0.124    24.324 r  SH2_CU/Registers[15][25]_i_6/O
                         net (fo=2, routed)           0.511    24.834    SH2_CU/Registers[15][25]_i_6_n_0
    SLICE_X7Y29          LUT3 (Prop_lut3_I1_O)        0.124    24.958 r  SH2_CU/Registers[15][26]_i_6/O
                         net (fo=2, routed)           0.445    25.403    SH2_CU/Registers[15][26]_i_6_n_0
    SLICE_X7Y29          LUT3 (Prop_lut3_I1_O)        0.124    25.527 r  SH2_CU/Registers[15][27]_i_6/O
                         net (fo=2, routed)           0.512    26.039    SH2_CU/Registers[15][27]_i_6_n_0
    SLICE_X6Y29          LUT3 (Prop_lut3_I1_O)        0.124    26.163 r  SH2_CU/Registers[15][28]_i_6/O
                         net (fo=2, routed)           0.483    26.646    SH2_CU/Registers[15][28]_i_6_n_0
    SLICE_X5Y29          LUT3 (Prop_lut3_I1_O)        0.124    26.770 r  SH2_CU/Registers[15][29]_i_6/O
                         net (fo=2, routed)           0.362    27.133    SH2_CU/Registers[15][29]_i_6_n_0
    SLICE_X4Y29          LUT3 (Prop_lut3_I1_O)        0.124    27.257 r  SH2_CU/Registers[15][30]_i_15/O
                         net (fo=2, routed)           0.501    27.757    SH2_CU/Registers[15][30]_i_15_n_0
    SLICE_X4Y29          LUT6 (Prop_lut6_I3_O)        0.124    27.881 r  SH2_CU/Registers[15][30]_i_5/O
                         net (fo=20, routed)          1.204    29.085    SH2_CU/ALU_Result[30]
    SLICE_X2Y33          LUT6 (Prop_lut6_I4_O)        0.124    29.209 r  SH2_CU/DB_IOBUF[30]_inst_i_7/O
                         net (fo=1, routed)           0.633    29.842    SH2_CU/DB_IOBUF[30]_inst_i_7_n_0
    SLICE_X1Y33          LUT6 (Prop_lut6_I4_O)        0.124    29.966 r  SH2_CU/DB_IOBUF[30]_inst_i_4/O
                         net (fo=1, routed)           1.727    31.693    SH2_CU/DB_IOBUF[30]_inst_i_4_n_0
    SLICE_X16Y28         LUT5 (Prop_lut5_I4_O)        0.124    31.817 r  SH2_CU/DB_IOBUF[30]_inst_i_1/O
                         net (fo=1, routed)           2.536    34.353    DB_IOBUF[30]_inst/I
    M3                   OBUFT (Prop_obuft_I_O)       2.587    36.940 r  DB_IOBUF[30]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    36.940    DB[30]
    M3                                                                r  DB[30] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SH2_CU/IR_reg[8]_replica/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@0.500ns period=20.210ns})
  Destination:            DB[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.220ns  (logic 7.936ns (25.420%)  route 23.284ns (74.580%))
  Logic Levels:           38  (LUT2=1 LUT3=7 LUT4=3 LUT5=12 LUT6=13 MUXF7=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.896    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.992 r  clock_IBUF_BUFG_inst/O
                         net (fo=811, routed)         1.559     4.552    SH2_CU/clock_IBUF_BUFG
    SLICE_X9Y10          FDRE                                         r  SH2_CU/IR_reg[8]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.456     5.008 r  SH2_CU/IR_reg[8]_replica/Q
                         net (fo=13, routed)          0.740     5.748    SH2_CU/IR[8]_repN
    SLICE_X11Y11         LUT4 (Prop_lut4_I0_O)        0.124     5.872 r  SH2_CU/CurrentState[3]_i_4/O
                         net (fo=8, routed)           1.213     7.085    SH2_CU/CurrentState[3]_i_4_n_0
    SLICE_X7Y12          LUT6 (Prop_lut6_I0_O)        0.124     7.209 f  SH2_CU/AB_OBUF[0]_inst_i_61/O
                         net (fo=2, routed)           0.420     7.629    SH2_CU/AB_OBUF[0]_inst_i_61_n_0
    SLICE_X7Y13          LUT6 (Prop_lut6_I5_O)        0.124     7.753 f  SH2_CU/GBR[31]_i_16/O
                         net (fo=2, routed)           0.831     8.584    SH2_CU/GBR[31]_i_16_n_0
    SLICE_X11Y14         LUT5 (Prop_lut5_I4_O)        0.124     8.708 r  SH2_CU/AB_OBUF[0]_inst_i_27/O
                         net (fo=4, routed)           0.627     9.336    SH2_CU/AB_OBUF[0]_inst_i_27_n_0
    SLICE_X10Y15         LUT6 (Prop_lut6_I1_O)        0.124     9.460 r  SH2_CU/AB_OBUF[0]_inst_i_53/O
                         net (fo=128, routed)         0.731    10.191    SH2_RegArray/Generic_RegArray/RegA1Sel[0]
    SLICE_X11Y15         LUT6 (Prop_lut6_I4_O)        0.124    10.315 r  SH2_RegArray/Generic_RegArray/PR[1]_i_6/O
                         net (fo=1, routed)           0.000    10.315    SH2_RegArray/Generic_RegArray/PR[1]_i_6_n_0
    SLICE_X11Y15         MUXF7 (Prop_muxf7_I1_O)      0.245    10.560 r  SH2_RegArray/Generic_RegArray/PR_reg[1]_i_3/O
                         net (fo=2, routed)           0.734    11.293    SH2_CU/AB_OBUF[1]_inst_i_7_0
    SLICE_X10Y16         LUT6 (Prop_lut6_I1_O)        0.298    11.591 r  SH2_CU/AB_OBUF[1]_inst_i_9/O
                         net (fo=4, routed)           0.442    12.034    SH2_CU/AB_OBUF[1]_inst_i_9_n_0
    SLICE_X10Y17         LUT6 (Prop_lut6_I1_O)        0.124    12.158 r  SH2_CU/AB_OBUF[1]_inst_i_7/O
                         net (fo=2, routed)           0.511    12.669    SH2_CU/AB_OBUF[1]_inst_i_7_n_0
    SLICE_X11Y17         LUT6 (Prop_lut6_I4_O)        0.124    12.793 r  SH2_CU/AB_OBUF[1]_inst_i_5/O
                         net (fo=5, routed)           0.333    13.126    SH2_CU/DAU_DataAddr[0]
    SLICE_X11Y18         LUT6 (Prop_lut6_I4_O)        0.124    13.250 f  SH2_CU/DB_IOBUF[15]_inst_i_2/O
                         net (fo=21, routed)          0.384    13.634    SH2_CU/DB_IOBUF[15]_inst_i_2_n_0
    SLICE_X10Y19         LUT3 (Prop_lut3_I1_O)        0.124    13.758 r  SH2_CU/DB_IOBUF[15]_inst_i_3/O
                         net (fo=17, routed)          0.362    14.119    SH2_CU/DB_IOBUF[15]_inst_i_3_n_0
    SLICE_X10Y20         LUT4 (Prop_lut4_I3_O)        0.124    14.243 r  SH2_CU/DB_IOBUF[7]_inst_i_2/O
                         net (fo=16, routed)          0.679    14.922    SH2_CU/DB_IOBUF[7]_inst_i_2_n_0
    SLICE_X13Y15         LUT2 (Prop_lut2_I0_O)        0.124    15.046 r  SH2_CU/Registers[15][2]_i_17/O
                         net (fo=1, routed)           0.445    15.492    SH2_CU/Registers[15][2]_i_17_n_0
    SLICE_X12Y18         LUT6 (Prop_lut6_I4_O)        0.124    15.616 r  SH2_CU/Registers[15][2]_i_10/O
                         net (fo=1, routed)           0.306    15.922    SH2_CU/Registers[15][2]_i_10_n_0
    SLICE_X12Y19         LUT4 (Prop_lut4_I3_O)        0.124    16.046 r  SH2_CU/Registers[15][2]_i_5/O
                         net (fo=8, routed)           0.651    16.696    SH2_CU/Registers[15][2]_i_5_n_0
    SLICE_X10Y20         LUT6 (Prop_lut6_I1_O)        0.124    16.820 r  SH2_CU/Registers[15][2]_i_7/O
                         net (fo=3, routed)           0.817    17.638    SH2_CU/SH2_ALU/Generic_ALU/FBRes[2]
    SLICE_X11Y22         LUT5 (Prop_lut5_I1_O)        0.124    17.762 r  SH2_CU/Registers[15][4]_i_6/O
                         net (fo=3, routed)           0.430    18.191    SH2_CU/Registers[15][4]_i_6_n_0
    SLICE_X11Y22         LUT5 (Prop_lut5_I2_O)        0.124    18.315 r  SH2_CU/Registers[15][6]_i_6/O
                         net (fo=3, routed)           0.427    18.742    SH2_CU/Registers[15][6]_i_6_n_0
    SLICE_X10Y23         LUT5 (Prop_lut5_I2_O)        0.124    18.866 r  SH2_CU/Registers[15][8]_i_6/O
                         net (fo=3, routed)           0.470    19.336    SH2_CU/Registers[15][8]_i_6_n_0
    SLICE_X12Y23         LUT5 (Prop_lut5_I2_O)        0.124    19.460 r  SH2_CU/Registers[15][10]_i_6/O
                         net (fo=3, routed)           0.458    19.918    SH2_CU/Registers[15][10]_i_6_n_0
    SLICE_X13Y24         LUT5 (Prop_lut5_I2_O)        0.124    20.042 r  SH2_CU/Registers[15][12]_i_6/O
                         net (fo=3, routed)           0.329    20.371    SH2_CU/Registers[15][12]_i_6_n_0
    SLICE_X11Y24         LUT5 (Prop_lut5_I2_O)        0.124    20.495 r  SH2_CU/Registers[15][14]_i_6/O
                         net (fo=3, routed)           0.641    21.136    SH2_CU/Registers[15][14]_i_6_n_0
    SLICE_X10Y25         LUT5 (Prop_lut5_I2_O)        0.124    21.260 r  SH2_CU/Registers[15][16]_i_6/O
                         net (fo=3, routed)           0.325    21.585    SH2_CU/Registers[15][16]_i_6_n_0
    SLICE_X10Y27         LUT5 (Prop_lut5_I2_O)        0.124    21.709 r  SH2_CU/Registers[15][18]_i_6/O
                         net (fo=3, routed)           0.631    22.340    SH2_CU/Registers[15][18]_i_6_n_0
    SLICE_X10Y28         LUT5 (Prop_lut5_I2_O)        0.124    22.464 r  SH2_CU/Registers[15][20]_i_6/O
                         net (fo=3, routed)           0.444    22.908    SH2_CU/Registers[15][20]_i_6_n_0
    SLICE_X10Y29         LUT5 (Prop_lut5_I2_O)        0.124    23.032 r  SH2_CU/Registers[15][22]_i_6/O
                         net (fo=2, routed)           0.478    23.511    SH2_CU/Registers[15][22]_i_6_n_0
    SLICE_X9Y29          LUT3 (Prop_lut3_I2_O)        0.124    23.635 r  SH2_CU/Registers[15][23]_i_6/O
                         net (fo=2, routed)           0.166    23.801    SH2_CU/Registers[15][23]_i_6_n_0
    SLICE_X9Y29          LUT3 (Prop_lut3_I2_O)        0.124    23.925 r  SH2_CU/Registers[15][24]_i_6/O
                         net (fo=2, routed)           0.275    24.200    SH2_CU/Registers[15][24]_i_6_n_0
    SLICE_X9Y29          LUT3 (Prop_lut3_I1_O)        0.124    24.324 r  SH2_CU/Registers[15][25]_i_6/O
                         net (fo=2, routed)           0.511    24.834    SH2_CU/Registers[15][25]_i_6_n_0
    SLICE_X7Y29          LUT3 (Prop_lut3_I1_O)        0.124    24.958 r  SH2_CU/Registers[15][26]_i_6/O
                         net (fo=2, routed)           0.445    25.403    SH2_CU/Registers[15][26]_i_6_n_0
    SLICE_X7Y29          LUT3 (Prop_lut3_I1_O)        0.124    25.527 r  SH2_CU/Registers[15][27]_i_6/O
                         net (fo=2, routed)           0.512    26.039    SH2_CU/Registers[15][27]_i_6_n_0
    SLICE_X6Y29          LUT3 (Prop_lut3_I1_O)        0.124    26.163 r  SH2_CU/Registers[15][28]_i_6/O
                         net (fo=2, routed)           0.294    26.457    SH2_CU/Registers[15][28]_i_6_n_0
    SLICE_X6Y29          LUT6 (Prop_lut6_I3_O)        0.124    26.581 r  SH2_CU/Registers[15][28]_i_2/O
                         net (fo=20, routed)          1.682    28.263    SH2_CU/ALU_Result[28]
    SLICE_X1Y37          LUT6 (Prop_lut6_I4_O)        0.124    28.387 r  SH2_CU/DB_IOBUF[28]_inst_i_7/O
                         net (fo=1, routed)           0.282    28.669    SH2_CU/DB_IOBUF[28]_inst_i_7_n_0
    SLICE_X3Y37          LUT6 (Prop_lut6_I4_O)        0.124    28.793 r  SH2_CU/DB_IOBUF[28]_inst_i_4/O
                         net (fo=1, routed)           1.710    30.503    SH2_CU/DB_IOBUF[28]_inst_i_4_n_0
    SLICE_X17Y27         LUT5 (Prop_lut5_I4_O)        0.124    30.627 r  SH2_CU/DB_IOBUF[28]_inst_i_1/O
                         net (fo=1, routed)           2.547    33.174    DB_IOBUF[28]_inst/I
    R1                   OBUFT (Prop_obuft_I_O)       2.597    35.772 r  DB_IOBUF[28]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    35.772    DB[28]
    R1                                                                r  DB[28] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SH2_CU/IR_reg[8]_replica/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@0.500ns period=20.210ns})
  Destination:            DB[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.006ns  (logic 8.058ns (25.990%)  route 22.947ns (74.010%))
  Logic Levels:           39  (LUT2=1 LUT3=8 LUT4=3 LUT5=12 LUT6=13 MUXF7=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.896    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.992 r  clock_IBUF_BUFG_inst/O
                         net (fo=811, routed)         1.559     4.552    SH2_CU/clock_IBUF_BUFG
    SLICE_X9Y10          FDRE                                         r  SH2_CU/IR_reg[8]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.456     5.008 r  SH2_CU/IR_reg[8]_replica/Q
                         net (fo=13, routed)          0.740     5.748    SH2_CU/IR[8]_repN
    SLICE_X11Y11         LUT4 (Prop_lut4_I0_O)        0.124     5.872 r  SH2_CU/CurrentState[3]_i_4/O
                         net (fo=8, routed)           1.213     7.085    SH2_CU/CurrentState[3]_i_4_n_0
    SLICE_X7Y12          LUT6 (Prop_lut6_I0_O)        0.124     7.209 f  SH2_CU/AB_OBUF[0]_inst_i_61/O
                         net (fo=2, routed)           0.420     7.629    SH2_CU/AB_OBUF[0]_inst_i_61_n_0
    SLICE_X7Y13          LUT6 (Prop_lut6_I5_O)        0.124     7.753 f  SH2_CU/GBR[31]_i_16/O
                         net (fo=2, routed)           0.831     8.584    SH2_CU/GBR[31]_i_16_n_0
    SLICE_X11Y14         LUT5 (Prop_lut5_I4_O)        0.124     8.708 r  SH2_CU/AB_OBUF[0]_inst_i_27/O
                         net (fo=4, routed)           0.627     9.336    SH2_CU/AB_OBUF[0]_inst_i_27_n_0
    SLICE_X10Y15         LUT6 (Prop_lut6_I1_O)        0.124     9.460 r  SH2_CU/AB_OBUF[0]_inst_i_53/O
                         net (fo=128, routed)         0.731    10.191    SH2_RegArray/Generic_RegArray/RegA1Sel[0]
    SLICE_X11Y15         LUT6 (Prop_lut6_I4_O)        0.124    10.315 r  SH2_RegArray/Generic_RegArray/PR[1]_i_6/O
                         net (fo=1, routed)           0.000    10.315    SH2_RegArray/Generic_RegArray/PR[1]_i_6_n_0
    SLICE_X11Y15         MUXF7 (Prop_muxf7_I1_O)      0.245    10.560 r  SH2_RegArray/Generic_RegArray/PR_reg[1]_i_3/O
                         net (fo=2, routed)           0.734    11.293    SH2_CU/AB_OBUF[1]_inst_i_7_0
    SLICE_X10Y16         LUT6 (Prop_lut6_I1_O)        0.298    11.591 r  SH2_CU/AB_OBUF[1]_inst_i_9/O
                         net (fo=4, routed)           0.442    12.034    SH2_CU/AB_OBUF[1]_inst_i_9_n_0
    SLICE_X10Y17         LUT6 (Prop_lut6_I1_O)        0.124    12.158 r  SH2_CU/AB_OBUF[1]_inst_i_7/O
                         net (fo=2, routed)           0.511    12.669    SH2_CU/AB_OBUF[1]_inst_i_7_n_0
    SLICE_X11Y17         LUT6 (Prop_lut6_I4_O)        0.124    12.793 r  SH2_CU/AB_OBUF[1]_inst_i_5/O
                         net (fo=5, routed)           0.333    13.126    SH2_CU/DAU_DataAddr[0]
    SLICE_X11Y18         LUT6 (Prop_lut6_I4_O)        0.124    13.250 f  SH2_CU/DB_IOBUF[15]_inst_i_2/O
                         net (fo=21, routed)          0.384    13.634    SH2_CU/DB_IOBUF[15]_inst_i_2_n_0
    SLICE_X10Y19         LUT3 (Prop_lut3_I1_O)        0.124    13.758 r  SH2_CU/DB_IOBUF[15]_inst_i_3/O
                         net (fo=17, routed)          0.362    14.119    SH2_CU/DB_IOBUF[15]_inst_i_3_n_0
    SLICE_X10Y20         LUT4 (Prop_lut4_I3_O)        0.124    14.243 r  SH2_CU/DB_IOBUF[7]_inst_i_2/O
                         net (fo=16, routed)          0.679    14.922    SH2_CU/DB_IOBUF[7]_inst_i_2_n_0
    SLICE_X13Y15         LUT2 (Prop_lut2_I0_O)        0.124    15.046 r  SH2_CU/Registers[15][2]_i_17/O
                         net (fo=1, routed)           0.445    15.492    SH2_CU/Registers[15][2]_i_17_n_0
    SLICE_X12Y18         LUT6 (Prop_lut6_I4_O)        0.124    15.616 r  SH2_CU/Registers[15][2]_i_10/O
                         net (fo=1, routed)           0.306    15.922    SH2_CU/Registers[15][2]_i_10_n_0
    SLICE_X12Y19         LUT4 (Prop_lut4_I3_O)        0.124    16.046 r  SH2_CU/Registers[15][2]_i_5/O
                         net (fo=8, routed)           0.651    16.696    SH2_CU/Registers[15][2]_i_5_n_0
    SLICE_X10Y20         LUT6 (Prop_lut6_I1_O)        0.124    16.820 r  SH2_CU/Registers[15][2]_i_7/O
                         net (fo=3, routed)           0.817    17.638    SH2_CU/SH2_ALU/Generic_ALU/FBRes[2]
    SLICE_X11Y22         LUT5 (Prop_lut5_I1_O)        0.124    17.762 r  SH2_CU/Registers[15][4]_i_6/O
                         net (fo=3, routed)           0.430    18.191    SH2_CU/Registers[15][4]_i_6_n_0
    SLICE_X11Y22         LUT5 (Prop_lut5_I2_O)        0.124    18.315 r  SH2_CU/Registers[15][6]_i_6/O
                         net (fo=3, routed)           0.427    18.742    SH2_CU/Registers[15][6]_i_6_n_0
    SLICE_X10Y23         LUT5 (Prop_lut5_I2_O)        0.124    18.866 r  SH2_CU/Registers[15][8]_i_6/O
                         net (fo=3, routed)           0.470    19.336    SH2_CU/Registers[15][8]_i_6_n_0
    SLICE_X12Y23         LUT5 (Prop_lut5_I2_O)        0.124    19.460 r  SH2_CU/Registers[15][10]_i_6/O
                         net (fo=3, routed)           0.458    19.918    SH2_CU/Registers[15][10]_i_6_n_0
    SLICE_X13Y24         LUT5 (Prop_lut5_I2_O)        0.124    20.042 r  SH2_CU/Registers[15][12]_i_6/O
                         net (fo=3, routed)           0.329    20.371    SH2_CU/Registers[15][12]_i_6_n_0
    SLICE_X11Y24         LUT5 (Prop_lut5_I2_O)        0.124    20.495 r  SH2_CU/Registers[15][14]_i_6/O
                         net (fo=3, routed)           0.641    21.136    SH2_CU/Registers[15][14]_i_6_n_0
    SLICE_X10Y25         LUT5 (Prop_lut5_I2_O)        0.124    21.260 r  SH2_CU/Registers[15][16]_i_6/O
                         net (fo=3, routed)           0.325    21.585    SH2_CU/Registers[15][16]_i_6_n_0
    SLICE_X10Y27         LUT5 (Prop_lut5_I2_O)        0.124    21.709 r  SH2_CU/Registers[15][18]_i_6/O
                         net (fo=3, routed)           0.631    22.340    SH2_CU/Registers[15][18]_i_6_n_0
    SLICE_X10Y28         LUT5 (Prop_lut5_I2_O)        0.124    22.464 r  SH2_CU/Registers[15][20]_i_6/O
                         net (fo=3, routed)           0.444    22.908    SH2_CU/Registers[15][20]_i_6_n_0
    SLICE_X10Y29         LUT5 (Prop_lut5_I2_O)        0.124    23.032 r  SH2_CU/Registers[15][22]_i_6/O
                         net (fo=2, routed)           0.478    23.511    SH2_CU/Registers[15][22]_i_6_n_0
    SLICE_X9Y29          LUT3 (Prop_lut3_I2_O)        0.124    23.635 r  SH2_CU/Registers[15][23]_i_6/O
                         net (fo=2, routed)           0.166    23.801    SH2_CU/Registers[15][23]_i_6_n_0
    SLICE_X9Y29          LUT3 (Prop_lut3_I2_O)        0.124    23.925 r  SH2_CU/Registers[15][24]_i_6/O
                         net (fo=2, routed)           0.275    24.200    SH2_CU/Registers[15][24]_i_6_n_0
    SLICE_X9Y29          LUT3 (Prop_lut3_I1_O)        0.124    24.324 r  SH2_CU/Registers[15][25]_i_6/O
                         net (fo=2, routed)           0.511    24.834    SH2_CU/Registers[15][25]_i_6_n_0
    SLICE_X7Y29          LUT3 (Prop_lut3_I1_O)        0.124    24.958 r  SH2_CU/Registers[15][26]_i_6/O
                         net (fo=2, routed)           0.445    25.403    SH2_CU/Registers[15][26]_i_6_n_0
    SLICE_X7Y29          LUT3 (Prop_lut3_I1_O)        0.124    25.527 r  SH2_CU/Registers[15][27]_i_6/O
                         net (fo=2, routed)           0.512    26.039    SH2_CU/Registers[15][27]_i_6_n_0
    SLICE_X6Y29          LUT3 (Prop_lut3_I1_O)        0.124    26.163 r  SH2_CU/Registers[15][28]_i_6/O
                         net (fo=2, routed)           0.483    26.646    SH2_CU/Registers[15][28]_i_6_n_0
    SLICE_X5Y29          LUT3 (Prop_lut3_I1_O)        0.124    26.770 r  SH2_CU/Registers[15][29]_i_6/O
                         net (fo=2, routed)           0.162    26.933    SH2_CU/Registers[15][29]_i_6_n_0
    SLICE_X5Y29          LUT6 (Prop_lut6_I3_O)        0.124    27.057 r  SH2_CU/Registers[15][29]_i_2/O
                         net (fo=20, routed)          1.252    28.309    SH2_CU/ALU_Result[29]
    SLICE_X1Y34          LUT6 (Prop_lut6_I4_O)        0.124    28.433 r  SH2_CU/DB_IOBUF[29]_inst_i_7/O
                         net (fo=1, routed)           0.151    28.584    SH2_CU/DB_IOBUF[29]_inst_i_7_n_0
    SLICE_X1Y34          LUT6 (Prop_lut6_I4_O)        0.124    28.708 r  SH2_CU/DB_IOBUF[29]_inst_i_4/O
                         net (fo=1, routed)           1.736    30.444    SH2_CU/DB_IOBUF[29]_inst_i_4_n_0
    SLICE_X17Y28         LUT5 (Prop_lut5_I4_O)        0.124    30.568 r  SH2_CU/DB_IOBUF[29]_inst_i_1/O
                         net (fo=1, routed)           2.394    32.962    DB_IOBUF[29]_inst/I
    N3                   OBUFT (Prop_obuft_I_O)       2.595    35.557 r  DB_IOBUF[29]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    35.557    DB[29]
    N3                                                                r  DB[29] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SH2_CU/IR_reg[8]_replica/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@0.500ns period=20.210ns})
  Destination:            DB[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.029ns  (logic 7.816ns (26.028%)  route 22.213ns (73.972%))
  Logic Levels:           37  (LUT2=1 LUT3=6 LUT4=3 LUT5=12 LUT6=13 MUXF7=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.896    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.992 r  clock_IBUF_BUFG_inst/O
                         net (fo=811, routed)         1.559     4.552    SH2_CU/clock_IBUF_BUFG
    SLICE_X9Y10          FDRE                                         r  SH2_CU/IR_reg[8]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.456     5.008 r  SH2_CU/IR_reg[8]_replica/Q
                         net (fo=13, routed)          0.740     5.748    SH2_CU/IR[8]_repN
    SLICE_X11Y11         LUT4 (Prop_lut4_I0_O)        0.124     5.872 r  SH2_CU/CurrentState[3]_i_4/O
                         net (fo=8, routed)           1.213     7.085    SH2_CU/CurrentState[3]_i_4_n_0
    SLICE_X7Y12          LUT6 (Prop_lut6_I0_O)        0.124     7.209 f  SH2_CU/AB_OBUF[0]_inst_i_61/O
                         net (fo=2, routed)           0.420     7.629    SH2_CU/AB_OBUF[0]_inst_i_61_n_0
    SLICE_X7Y13          LUT6 (Prop_lut6_I5_O)        0.124     7.753 f  SH2_CU/GBR[31]_i_16/O
                         net (fo=2, routed)           0.831     8.584    SH2_CU/GBR[31]_i_16_n_0
    SLICE_X11Y14         LUT5 (Prop_lut5_I4_O)        0.124     8.708 r  SH2_CU/AB_OBUF[0]_inst_i_27/O
                         net (fo=4, routed)           0.627     9.336    SH2_CU/AB_OBUF[0]_inst_i_27_n_0
    SLICE_X10Y15         LUT6 (Prop_lut6_I1_O)        0.124     9.460 r  SH2_CU/AB_OBUF[0]_inst_i_53/O
                         net (fo=128, routed)         0.731    10.191    SH2_RegArray/Generic_RegArray/RegA1Sel[0]
    SLICE_X11Y15         LUT6 (Prop_lut6_I4_O)        0.124    10.315 r  SH2_RegArray/Generic_RegArray/PR[1]_i_6/O
                         net (fo=1, routed)           0.000    10.315    SH2_RegArray/Generic_RegArray/PR[1]_i_6_n_0
    SLICE_X11Y15         MUXF7 (Prop_muxf7_I1_O)      0.245    10.560 r  SH2_RegArray/Generic_RegArray/PR_reg[1]_i_3/O
                         net (fo=2, routed)           0.734    11.293    SH2_CU/AB_OBUF[1]_inst_i_7_0
    SLICE_X10Y16         LUT6 (Prop_lut6_I1_O)        0.298    11.591 r  SH2_CU/AB_OBUF[1]_inst_i_9/O
                         net (fo=4, routed)           0.442    12.034    SH2_CU/AB_OBUF[1]_inst_i_9_n_0
    SLICE_X10Y17         LUT6 (Prop_lut6_I1_O)        0.124    12.158 r  SH2_CU/AB_OBUF[1]_inst_i_7/O
                         net (fo=2, routed)           0.511    12.669    SH2_CU/AB_OBUF[1]_inst_i_7_n_0
    SLICE_X11Y17         LUT6 (Prop_lut6_I4_O)        0.124    12.793 r  SH2_CU/AB_OBUF[1]_inst_i_5/O
                         net (fo=5, routed)           0.333    13.126    SH2_CU/DAU_DataAddr[0]
    SLICE_X11Y18         LUT6 (Prop_lut6_I4_O)        0.124    13.250 f  SH2_CU/DB_IOBUF[15]_inst_i_2/O
                         net (fo=21, routed)          0.384    13.634    SH2_CU/DB_IOBUF[15]_inst_i_2_n_0
    SLICE_X10Y19         LUT3 (Prop_lut3_I1_O)        0.124    13.758 r  SH2_CU/DB_IOBUF[15]_inst_i_3/O
                         net (fo=17, routed)          0.362    14.119    SH2_CU/DB_IOBUF[15]_inst_i_3_n_0
    SLICE_X10Y20         LUT4 (Prop_lut4_I3_O)        0.124    14.243 r  SH2_CU/DB_IOBUF[7]_inst_i_2/O
                         net (fo=16, routed)          0.679    14.922    SH2_CU/DB_IOBUF[7]_inst_i_2_n_0
    SLICE_X13Y15         LUT2 (Prop_lut2_I0_O)        0.124    15.046 r  SH2_CU/Registers[15][2]_i_17/O
                         net (fo=1, routed)           0.445    15.492    SH2_CU/Registers[15][2]_i_17_n_0
    SLICE_X12Y18         LUT6 (Prop_lut6_I4_O)        0.124    15.616 r  SH2_CU/Registers[15][2]_i_10/O
                         net (fo=1, routed)           0.306    15.922    SH2_CU/Registers[15][2]_i_10_n_0
    SLICE_X12Y19         LUT4 (Prop_lut4_I3_O)        0.124    16.046 r  SH2_CU/Registers[15][2]_i_5/O
                         net (fo=8, routed)           0.651    16.696    SH2_CU/Registers[15][2]_i_5_n_0
    SLICE_X10Y20         LUT6 (Prop_lut6_I1_O)        0.124    16.820 r  SH2_CU/Registers[15][2]_i_7/O
                         net (fo=3, routed)           0.817    17.638    SH2_CU/SH2_ALU/Generic_ALU/FBRes[2]
    SLICE_X11Y22         LUT5 (Prop_lut5_I1_O)        0.124    17.762 r  SH2_CU/Registers[15][4]_i_6/O
                         net (fo=3, routed)           0.430    18.191    SH2_CU/Registers[15][4]_i_6_n_0
    SLICE_X11Y22         LUT5 (Prop_lut5_I2_O)        0.124    18.315 r  SH2_CU/Registers[15][6]_i_6/O
                         net (fo=3, routed)           0.427    18.742    SH2_CU/Registers[15][6]_i_6_n_0
    SLICE_X10Y23         LUT5 (Prop_lut5_I2_O)        0.124    18.866 r  SH2_CU/Registers[15][8]_i_6/O
                         net (fo=3, routed)           0.470    19.336    SH2_CU/Registers[15][8]_i_6_n_0
    SLICE_X12Y23         LUT5 (Prop_lut5_I2_O)        0.124    19.460 r  SH2_CU/Registers[15][10]_i_6/O
                         net (fo=3, routed)           0.458    19.918    SH2_CU/Registers[15][10]_i_6_n_0
    SLICE_X13Y24         LUT5 (Prop_lut5_I2_O)        0.124    20.042 r  SH2_CU/Registers[15][12]_i_6/O
                         net (fo=3, routed)           0.329    20.371    SH2_CU/Registers[15][12]_i_6_n_0
    SLICE_X11Y24         LUT5 (Prop_lut5_I2_O)        0.124    20.495 r  SH2_CU/Registers[15][14]_i_6/O
                         net (fo=3, routed)           0.641    21.136    SH2_CU/Registers[15][14]_i_6_n_0
    SLICE_X10Y25         LUT5 (Prop_lut5_I2_O)        0.124    21.260 r  SH2_CU/Registers[15][16]_i_6/O
                         net (fo=3, routed)           0.325    21.585    SH2_CU/Registers[15][16]_i_6_n_0
    SLICE_X10Y27         LUT5 (Prop_lut5_I2_O)        0.124    21.709 r  SH2_CU/Registers[15][18]_i_6/O
                         net (fo=3, routed)           0.631    22.340    SH2_CU/Registers[15][18]_i_6_n_0
    SLICE_X10Y28         LUT5 (Prop_lut5_I2_O)        0.124    22.464 r  SH2_CU/Registers[15][20]_i_6/O
                         net (fo=3, routed)           0.444    22.908    SH2_CU/Registers[15][20]_i_6_n_0
    SLICE_X10Y29         LUT5 (Prop_lut5_I2_O)        0.124    23.032 r  SH2_CU/Registers[15][22]_i_6/O
                         net (fo=2, routed)           0.478    23.511    SH2_CU/Registers[15][22]_i_6_n_0
    SLICE_X9Y29          LUT3 (Prop_lut3_I2_O)        0.124    23.635 r  SH2_CU/Registers[15][23]_i_6/O
                         net (fo=2, routed)           0.166    23.801    SH2_CU/Registers[15][23]_i_6_n_0
    SLICE_X9Y29          LUT3 (Prop_lut3_I2_O)        0.124    23.925 r  SH2_CU/Registers[15][24]_i_6/O
                         net (fo=2, routed)           0.275    24.200    SH2_CU/Registers[15][24]_i_6_n_0
    SLICE_X9Y29          LUT3 (Prop_lut3_I1_O)        0.124    24.324 r  SH2_CU/Registers[15][25]_i_6/O
                         net (fo=2, routed)           0.511    24.834    SH2_CU/Registers[15][25]_i_6_n_0
    SLICE_X7Y29          LUT3 (Prop_lut3_I1_O)        0.124    24.958 r  SH2_CU/Registers[15][26]_i_6/O
                         net (fo=2, routed)           0.445    25.403    SH2_CU/Registers[15][26]_i_6_n_0
    SLICE_X7Y29          LUT3 (Prop_lut3_I1_O)        0.124    25.527 r  SH2_CU/Registers[15][27]_i_6/O
                         net (fo=2, routed)           0.363    25.890    SH2_CU/Registers[15][27]_i_6_n_0
    SLICE_X6Y29          LUT6 (Prop_lut6_I3_O)        0.124    26.014 r  SH2_CU/Registers[15][27]_i_2/O
                         net (fo=20, routed)          0.955    26.969    SH2_CU/ALU_Result[27]
    SLICE_X2Y36          LUT6 (Prop_lut6_I4_O)        0.124    27.093 r  SH2_CU/DB_IOBUF[27]_inst_i_7/O
                         net (fo=1, routed)           0.452    27.545    SH2_CU/DB_IOBUF[27]_inst_i_7_n_0
    SLICE_X2Y36          LUT6 (Prop_lut6_I4_O)        0.124    27.669 r  SH2_CU/DB_IOBUF[27]_inst_i_4/O
                         net (fo=1, routed)           1.639    29.308    SH2_CU/DB_IOBUF[27]_inst_i_4_n_0
    SLICE_X17Y25         LUT5 (Prop_lut5_I4_O)        0.124    29.432 r  SH2_CU/DB_IOBUF[27]_inst_i_1/O
                         net (fo=1, routed)           2.547    31.980    DB_IOBUF[27]_inst/I
    T1                   OBUFT (Prop_obuft_I_O)       2.601    34.581 r  DB_IOBUF[27]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    34.581    DB[27]
    T1                                                                r  DB[27] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SH2_CU/IR_reg[8]_replica/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@0.500ns period=20.210ns})
  Destination:            DB[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.016ns  (logic 7.677ns (25.577%)  route 22.339ns (74.423%))
  Logic Levels:           36  (LUT2=1 LUT3=5 LUT4=3 LUT5=12 LUT6=13 MUXF7=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.896    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.992 r  clock_IBUF_BUFG_inst/O
                         net (fo=811, routed)         1.559     4.552    SH2_CU/clock_IBUF_BUFG
    SLICE_X9Y10          FDRE                                         r  SH2_CU/IR_reg[8]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.456     5.008 r  SH2_CU/IR_reg[8]_replica/Q
                         net (fo=13, routed)          0.740     5.748    SH2_CU/IR[8]_repN
    SLICE_X11Y11         LUT4 (Prop_lut4_I0_O)        0.124     5.872 r  SH2_CU/CurrentState[3]_i_4/O
                         net (fo=8, routed)           1.213     7.085    SH2_CU/CurrentState[3]_i_4_n_0
    SLICE_X7Y12          LUT6 (Prop_lut6_I0_O)        0.124     7.209 f  SH2_CU/AB_OBUF[0]_inst_i_61/O
                         net (fo=2, routed)           0.420     7.629    SH2_CU/AB_OBUF[0]_inst_i_61_n_0
    SLICE_X7Y13          LUT6 (Prop_lut6_I5_O)        0.124     7.753 f  SH2_CU/GBR[31]_i_16/O
                         net (fo=2, routed)           0.831     8.584    SH2_CU/GBR[31]_i_16_n_0
    SLICE_X11Y14         LUT5 (Prop_lut5_I4_O)        0.124     8.708 r  SH2_CU/AB_OBUF[0]_inst_i_27/O
                         net (fo=4, routed)           0.627     9.336    SH2_CU/AB_OBUF[0]_inst_i_27_n_0
    SLICE_X10Y15         LUT6 (Prop_lut6_I1_O)        0.124     9.460 r  SH2_CU/AB_OBUF[0]_inst_i_53/O
                         net (fo=128, routed)         0.731    10.191    SH2_RegArray/Generic_RegArray/RegA1Sel[0]
    SLICE_X11Y15         LUT6 (Prop_lut6_I4_O)        0.124    10.315 r  SH2_RegArray/Generic_RegArray/PR[1]_i_6/O
                         net (fo=1, routed)           0.000    10.315    SH2_RegArray/Generic_RegArray/PR[1]_i_6_n_0
    SLICE_X11Y15         MUXF7 (Prop_muxf7_I1_O)      0.245    10.560 r  SH2_RegArray/Generic_RegArray/PR_reg[1]_i_3/O
                         net (fo=2, routed)           0.734    11.293    SH2_CU/AB_OBUF[1]_inst_i_7_0
    SLICE_X10Y16         LUT6 (Prop_lut6_I1_O)        0.298    11.591 r  SH2_CU/AB_OBUF[1]_inst_i_9/O
                         net (fo=4, routed)           0.442    12.034    SH2_CU/AB_OBUF[1]_inst_i_9_n_0
    SLICE_X10Y17         LUT6 (Prop_lut6_I1_O)        0.124    12.158 r  SH2_CU/AB_OBUF[1]_inst_i_7/O
                         net (fo=2, routed)           0.511    12.669    SH2_CU/AB_OBUF[1]_inst_i_7_n_0
    SLICE_X11Y17         LUT6 (Prop_lut6_I4_O)        0.124    12.793 r  SH2_CU/AB_OBUF[1]_inst_i_5/O
                         net (fo=5, routed)           0.333    13.126    SH2_CU/DAU_DataAddr[0]
    SLICE_X11Y18         LUT6 (Prop_lut6_I4_O)        0.124    13.250 f  SH2_CU/DB_IOBUF[15]_inst_i_2/O
                         net (fo=21, routed)          0.384    13.634    SH2_CU/DB_IOBUF[15]_inst_i_2_n_0
    SLICE_X10Y19         LUT3 (Prop_lut3_I1_O)        0.124    13.758 r  SH2_CU/DB_IOBUF[15]_inst_i_3/O
                         net (fo=17, routed)          0.362    14.119    SH2_CU/DB_IOBUF[15]_inst_i_3_n_0
    SLICE_X10Y20         LUT4 (Prop_lut4_I3_O)        0.124    14.243 r  SH2_CU/DB_IOBUF[7]_inst_i_2/O
                         net (fo=16, routed)          0.679    14.922    SH2_CU/DB_IOBUF[7]_inst_i_2_n_0
    SLICE_X13Y15         LUT2 (Prop_lut2_I0_O)        0.124    15.046 r  SH2_CU/Registers[15][2]_i_17/O
                         net (fo=1, routed)           0.445    15.492    SH2_CU/Registers[15][2]_i_17_n_0
    SLICE_X12Y18         LUT6 (Prop_lut6_I4_O)        0.124    15.616 r  SH2_CU/Registers[15][2]_i_10/O
                         net (fo=1, routed)           0.306    15.922    SH2_CU/Registers[15][2]_i_10_n_0
    SLICE_X12Y19         LUT4 (Prop_lut4_I3_O)        0.124    16.046 r  SH2_CU/Registers[15][2]_i_5/O
                         net (fo=8, routed)           0.651    16.696    SH2_CU/Registers[15][2]_i_5_n_0
    SLICE_X10Y20         LUT6 (Prop_lut6_I1_O)        0.124    16.820 r  SH2_CU/Registers[15][2]_i_7/O
                         net (fo=3, routed)           0.817    17.638    SH2_CU/SH2_ALU/Generic_ALU/FBRes[2]
    SLICE_X11Y22         LUT5 (Prop_lut5_I1_O)        0.124    17.762 r  SH2_CU/Registers[15][4]_i_6/O
                         net (fo=3, routed)           0.430    18.191    SH2_CU/Registers[15][4]_i_6_n_0
    SLICE_X11Y22         LUT5 (Prop_lut5_I2_O)        0.124    18.315 r  SH2_CU/Registers[15][6]_i_6/O
                         net (fo=3, routed)           0.427    18.742    SH2_CU/Registers[15][6]_i_6_n_0
    SLICE_X10Y23         LUT5 (Prop_lut5_I2_O)        0.124    18.866 r  SH2_CU/Registers[15][8]_i_6/O
                         net (fo=3, routed)           0.470    19.336    SH2_CU/Registers[15][8]_i_6_n_0
    SLICE_X12Y23         LUT5 (Prop_lut5_I2_O)        0.124    19.460 r  SH2_CU/Registers[15][10]_i_6/O
                         net (fo=3, routed)           0.458    19.918    SH2_CU/Registers[15][10]_i_6_n_0
    SLICE_X13Y24         LUT5 (Prop_lut5_I2_O)        0.124    20.042 r  SH2_CU/Registers[15][12]_i_6/O
                         net (fo=3, routed)           0.329    20.371    SH2_CU/Registers[15][12]_i_6_n_0
    SLICE_X11Y24         LUT5 (Prop_lut5_I2_O)        0.124    20.495 r  SH2_CU/Registers[15][14]_i_6/O
                         net (fo=3, routed)           0.641    21.136    SH2_CU/Registers[15][14]_i_6_n_0
    SLICE_X10Y25         LUT5 (Prop_lut5_I2_O)        0.124    21.260 r  SH2_CU/Registers[15][16]_i_6/O
                         net (fo=3, routed)           0.325    21.585    SH2_CU/Registers[15][16]_i_6_n_0
    SLICE_X10Y27         LUT5 (Prop_lut5_I2_O)        0.124    21.709 r  SH2_CU/Registers[15][18]_i_6/O
                         net (fo=3, routed)           0.631    22.340    SH2_CU/Registers[15][18]_i_6_n_0
    SLICE_X10Y28         LUT5 (Prop_lut5_I2_O)        0.124    22.464 r  SH2_CU/Registers[15][20]_i_6/O
                         net (fo=3, routed)           0.444    22.908    SH2_CU/Registers[15][20]_i_6_n_0
    SLICE_X10Y29         LUT5 (Prop_lut5_I2_O)        0.124    23.032 r  SH2_CU/Registers[15][22]_i_6/O
                         net (fo=2, routed)           0.478    23.511    SH2_CU/Registers[15][22]_i_6_n_0
    SLICE_X9Y29          LUT3 (Prop_lut3_I2_O)        0.124    23.635 r  SH2_CU/Registers[15][23]_i_6/O
                         net (fo=2, routed)           0.166    23.801    SH2_CU/Registers[15][23]_i_6_n_0
    SLICE_X9Y29          LUT3 (Prop_lut3_I2_O)        0.124    23.925 r  SH2_CU/Registers[15][24]_i_6/O
                         net (fo=2, routed)           0.275    24.200    SH2_CU/Registers[15][24]_i_6_n_0
    SLICE_X9Y29          LUT3 (Prop_lut3_I1_O)        0.124    24.324 r  SH2_CU/Registers[15][25]_i_6/O
                         net (fo=2, routed)           0.511    24.834    SH2_CU/Registers[15][25]_i_6_n_0
    SLICE_X7Y29          LUT3 (Prop_lut3_I1_O)        0.124    24.958 r  SH2_CU/Registers[15][26]_i_6/O
                         net (fo=2, routed)           0.163    25.121    SH2_CU/Registers[15][26]_i_6_n_0
    SLICE_X7Y29          LUT6 (Prop_lut6_I3_O)        0.124    25.245 r  SH2_CU/Registers[15][26]_i_2/O
                         net (fo=21, routed)          1.340    26.585    SH2_CU/ALU_Result[26]
    SLICE_X5Y38          LUT6 (Prop_lut6_I4_O)        0.124    26.709 r  SH2_CU/DB_IOBUF[26]_inst_i_7/O
                         net (fo=1, routed)           0.151    26.860    SH2_CU/DB_IOBUF[26]_inst_i_7_n_0
    SLICE_X5Y38          LUT6 (Prop_lut6_I4_O)        0.124    26.984 r  SH2_CU/DB_IOBUF[26]_inst_i_4/O
                         net (fo=1, routed)           2.123    29.107    SH2_CU/DB_IOBUF[26]_inst_i_4_n_0
    SLICE_X17Y23         LUT5 (Prop_lut5_I4_O)        0.124    29.231 r  SH2_CU/DB_IOBUF[26]_inst_i_1/O
                         net (fo=1, routed)           2.751    31.982    DB_IOBUF[26]_inst/I
    P3                   OBUFT (Prop_obuft_I_O)       2.586    34.568 r  DB_IOBUF[26]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    34.568    DB[26]
    P3                                                                r  DB[26] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SH2_CU/IR_reg[8]_replica/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@0.500ns period=20.210ns})
  Destination:            DB[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.546ns  (logic 7.433ns (25.158%)  route 22.113ns (74.842%))
  Logic Levels:           34  (LUT2=1 LUT3=3 LUT4=3 LUT5=12 LUT6=13 MUXF7=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.896    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.992 r  clock_IBUF_BUFG_inst/O
                         net (fo=811, routed)         1.559     4.552    SH2_CU/clock_IBUF_BUFG
    SLICE_X9Y10          FDRE                                         r  SH2_CU/IR_reg[8]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.456     5.008 r  SH2_CU/IR_reg[8]_replica/Q
                         net (fo=13, routed)          0.740     5.748    SH2_CU/IR[8]_repN
    SLICE_X11Y11         LUT4 (Prop_lut4_I0_O)        0.124     5.872 r  SH2_CU/CurrentState[3]_i_4/O
                         net (fo=8, routed)           1.213     7.085    SH2_CU/CurrentState[3]_i_4_n_0
    SLICE_X7Y12          LUT6 (Prop_lut6_I0_O)        0.124     7.209 f  SH2_CU/AB_OBUF[0]_inst_i_61/O
                         net (fo=2, routed)           0.420     7.629    SH2_CU/AB_OBUF[0]_inst_i_61_n_0
    SLICE_X7Y13          LUT6 (Prop_lut6_I5_O)        0.124     7.753 f  SH2_CU/GBR[31]_i_16/O
                         net (fo=2, routed)           0.831     8.584    SH2_CU/GBR[31]_i_16_n_0
    SLICE_X11Y14         LUT5 (Prop_lut5_I4_O)        0.124     8.708 r  SH2_CU/AB_OBUF[0]_inst_i_27/O
                         net (fo=4, routed)           0.627     9.336    SH2_CU/AB_OBUF[0]_inst_i_27_n_0
    SLICE_X10Y15         LUT6 (Prop_lut6_I1_O)        0.124     9.460 r  SH2_CU/AB_OBUF[0]_inst_i_53/O
                         net (fo=128, routed)         0.731    10.191    SH2_RegArray/Generic_RegArray/RegA1Sel[0]
    SLICE_X11Y15         LUT6 (Prop_lut6_I4_O)        0.124    10.315 r  SH2_RegArray/Generic_RegArray/PR[1]_i_6/O
                         net (fo=1, routed)           0.000    10.315    SH2_RegArray/Generic_RegArray/PR[1]_i_6_n_0
    SLICE_X11Y15         MUXF7 (Prop_muxf7_I1_O)      0.245    10.560 r  SH2_RegArray/Generic_RegArray/PR_reg[1]_i_3/O
                         net (fo=2, routed)           0.734    11.293    SH2_CU/AB_OBUF[1]_inst_i_7_0
    SLICE_X10Y16         LUT6 (Prop_lut6_I1_O)        0.298    11.591 r  SH2_CU/AB_OBUF[1]_inst_i_9/O
                         net (fo=4, routed)           0.442    12.034    SH2_CU/AB_OBUF[1]_inst_i_9_n_0
    SLICE_X10Y17         LUT6 (Prop_lut6_I1_O)        0.124    12.158 r  SH2_CU/AB_OBUF[1]_inst_i_7/O
                         net (fo=2, routed)           0.511    12.669    SH2_CU/AB_OBUF[1]_inst_i_7_n_0
    SLICE_X11Y17         LUT6 (Prop_lut6_I4_O)        0.124    12.793 r  SH2_CU/AB_OBUF[1]_inst_i_5/O
                         net (fo=5, routed)           0.333    13.126    SH2_CU/DAU_DataAddr[0]
    SLICE_X11Y18         LUT6 (Prop_lut6_I4_O)        0.124    13.250 f  SH2_CU/DB_IOBUF[15]_inst_i_2/O
                         net (fo=21, routed)          0.384    13.634    SH2_CU/DB_IOBUF[15]_inst_i_2_n_0
    SLICE_X10Y19         LUT3 (Prop_lut3_I1_O)        0.124    13.758 r  SH2_CU/DB_IOBUF[15]_inst_i_3/O
                         net (fo=17, routed)          0.362    14.119    SH2_CU/DB_IOBUF[15]_inst_i_3_n_0
    SLICE_X10Y20         LUT4 (Prop_lut4_I3_O)        0.124    14.243 r  SH2_CU/DB_IOBUF[7]_inst_i_2/O
                         net (fo=16, routed)          0.679    14.922    SH2_CU/DB_IOBUF[7]_inst_i_2_n_0
    SLICE_X13Y15         LUT2 (Prop_lut2_I0_O)        0.124    15.046 r  SH2_CU/Registers[15][2]_i_17/O
                         net (fo=1, routed)           0.445    15.492    SH2_CU/Registers[15][2]_i_17_n_0
    SLICE_X12Y18         LUT6 (Prop_lut6_I4_O)        0.124    15.616 r  SH2_CU/Registers[15][2]_i_10/O
                         net (fo=1, routed)           0.306    15.922    SH2_CU/Registers[15][2]_i_10_n_0
    SLICE_X12Y19         LUT4 (Prop_lut4_I3_O)        0.124    16.046 r  SH2_CU/Registers[15][2]_i_5/O
                         net (fo=8, routed)           0.651    16.696    SH2_CU/Registers[15][2]_i_5_n_0
    SLICE_X10Y20         LUT6 (Prop_lut6_I1_O)        0.124    16.820 r  SH2_CU/Registers[15][2]_i_7/O
                         net (fo=3, routed)           0.817    17.638    SH2_CU/SH2_ALU/Generic_ALU/FBRes[2]
    SLICE_X11Y22         LUT5 (Prop_lut5_I1_O)        0.124    17.762 r  SH2_CU/Registers[15][4]_i_6/O
                         net (fo=3, routed)           0.430    18.191    SH2_CU/Registers[15][4]_i_6_n_0
    SLICE_X11Y22         LUT5 (Prop_lut5_I2_O)        0.124    18.315 r  SH2_CU/Registers[15][6]_i_6/O
                         net (fo=3, routed)           0.427    18.742    SH2_CU/Registers[15][6]_i_6_n_0
    SLICE_X10Y23         LUT5 (Prop_lut5_I2_O)        0.124    18.866 r  SH2_CU/Registers[15][8]_i_6/O
                         net (fo=3, routed)           0.470    19.336    SH2_CU/Registers[15][8]_i_6_n_0
    SLICE_X12Y23         LUT5 (Prop_lut5_I2_O)        0.124    19.460 r  SH2_CU/Registers[15][10]_i_6/O
                         net (fo=3, routed)           0.458    19.918    SH2_CU/Registers[15][10]_i_6_n_0
    SLICE_X13Y24         LUT5 (Prop_lut5_I2_O)        0.124    20.042 r  SH2_CU/Registers[15][12]_i_6/O
                         net (fo=3, routed)           0.329    20.371    SH2_CU/Registers[15][12]_i_6_n_0
    SLICE_X11Y24         LUT5 (Prop_lut5_I2_O)        0.124    20.495 r  SH2_CU/Registers[15][14]_i_6/O
                         net (fo=3, routed)           0.641    21.136    SH2_CU/Registers[15][14]_i_6_n_0
    SLICE_X10Y25         LUT5 (Prop_lut5_I2_O)        0.124    21.260 r  SH2_CU/Registers[15][16]_i_6/O
                         net (fo=3, routed)           0.325    21.585    SH2_CU/Registers[15][16]_i_6_n_0
    SLICE_X10Y27         LUT5 (Prop_lut5_I2_O)        0.124    21.709 r  SH2_CU/Registers[15][18]_i_6/O
                         net (fo=3, routed)           0.631    22.340    SH2_CU/Registers[15][18]_i_6_n_0
    SLICE_X10Y28         LUT5 (Prop_lut5_I2_O)        0.124    22.464 r  SH2_CU/Registers[15][20]_i_6/O
                         net (fo=3, routed)           0.444    22.908    SH2_CU/Registers[15][20]_i_6_n_0
    SLICE_X10Y29         LUT5 (Prop_lut5_I2_O)        0.124    23.032 r  SH2_CU/Registers[15][22]_i_6/O
                         net (fo=2, routed)           0.478    23.511    SH2_CU/Registers[15][22]_i_6_n_0
    SLICE_X9Y29          LUT3 (Prop_lut3_I2_O)        0.124    23.635 r  SH2_CU/Registers[15][23]_i_6/O
                         net (fo=2, routed)           0.166    23.801    SH2_CU/Registers[15][23]_i_6_n_0
    SLICE_X9Y29          LUT3 (Prop_lut3_I2_O)        0.124    23.925 r  SH2_CU/Registers[15][24]_i_6/O
                         net (fo=2, routed)           0.447    24.371    SH2_CU/Registers[15][24]_i_6_n_0
    SLICE_X9Y31          LUT6 (Prop_lut6_I3_O)        0.124    24.495 r  SH2_CU/Registers[15][24]_i_2/O
                         net (fo=20, routed)          1.471    25.966    SH2_CU/ALU_Result[24]
    SLICE_X8Y38          LUT6 (Prop_lut6_I4_O)        0.124    26.090 r  SH2_CU/DB_IOBUF[24]_inst_i_7/O
                         net (fo=1, routed)           1.117    27.207    SH2_CU/DB_IOBUF[24]_inst_i_7_n_0
    SLICE_X12Y37         LUT6 (Prop_lut6_I4_O)        0.124    27.331 r  SH2_CU/DB_IOBUF[24]_inst_i_4/O
                         net (fo=1, routed)           1.341    28.672    SH2_CU/DB_IOBUF[24]_inst_i_4_n_0
    SLICE_X17Y21         LUT5 (Prop_lut5_I4_O)        0.124    28.796 r  SH2_CU/DB_IOBUF[24]_inst_i_1/O
                         net (fo=1, routed)           2.712    31.508    DB_IOBUF[24]_inst/I
    T3                   OBUFT (Prop_obuft_I_O)       2.590    34.098 r  DB_IOBUF[24]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    34.098    DB[24]
    T3                                                                r  DB[24] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SH2_CU/IR_reg[8]_replica/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@0.500ns period=20.210ns})
  Destination:            DB[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.962ns  (logic 7.553ns (26.080%)  route 21.409ns (73.920%))
  Logic Levels:           35  (LUT2=1 LUT3=4 LUT4=3 LUT5=12 LUT6=13 MUXF7=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.896    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.992 r  clock_IBUF_BUFG_inst/O
                         net (fo=811, routed)         1.559     4.552    SH2_CU/clock_IBUF_BUFG
    SLICE_X9Y10          FDRE                                         r  SH2_CU/IR_reg[8]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.456     5.008 r  SH2_CU/IR_reg[8]_replica/Q
                         net (fo=13, routed)          0.740     5.748    SH2_CU/IR[8]_repN
    SLICE_X11Y11         LUT4 (Prop_lut4_I0_O)        0.124     5.872 r  SH2_CU/CurrentState[3]_i_4/O
                         net (fo=8, routed)           1.213     7.085    SH2_CU/CurrentState[3]_i_4_n_0
    SLICE_X7Y12          LUT6 (Prop_lut6_I0_O)        0.124     7.209 f  SH2_CU/AB_OBUF[0]_inst_i_61/O
                         net (fo=2, routed)           0.420     7.629    SH2_CU/AB_OBUF[0]_inst_i_61_n_0
    SLICE_X7Y13          LUT6 (Prop_lut6_I5_O)        0.124     7.753 f  SH2_CU/GBR[31]_i_16/O
                         net (fo=2, routed)           0.831     8.584    SH2_CU/GBR[31]_i_16_n_0
    SLICE_X11Y14         LUT5 (Prop_lut5_I4_O)        0.124     8.708 r  SH2_CU/AB_OBUF[0]_inst_i_27/O
                         net (fo=4, routed)           0.627     9.336    SH2_CU/AB_OBUF[0]_inst_i_27_n_0
    SLICE_X10Y15         LUT6 (Prop_lut6_I1_O)        0.124     9.460 r  SH2_CU/AB_OBUF[0]_inst_i_53/O
                         net (fo=128, routed)         0.731    10.191    SH2_RegArray/Generic_RegArray/RegA1Sel[0]
    SLICE_X11Y15         LUT6 (Prop_lut6_I4_O)        0.124    10.315 r  SH2_RegArray/Generic_RegArray/PR[1]_i_6/O
                         net (fo=1, routed)           0.000    10.315    SH2_RegArray/Generic_RegArray/PR[1]_i_6_n_0
    SLICE_X11Y15         MUXF7 (Prop_muxf7_I1_O)      0.245    10.560 r  SH2_RegArray/Generic_RegArray/PR_reg[1]_i_3/O
                         net (fo=2, routed)           0.734    11.293    SH2_CU/AB_OBUF[1]_inst_i_7_0
    SLICE_X10Y16         LUT6 (Prop_lut6_I1_O)        0.298    11.591 r  SH2_CU/AB_OBUF[1]_inst_i_9/O
                         net (fo=4, routed)           0.442    12.034    SH2_CU/AB_OBUF[1]_inst_i_9_n_0
    SLICE_X10Y17         LUT6 (Prop_lut6_I1_O)        0.124    12.158 r  SH2_CU/AB_OBUF[1]_inst_i_7/O
                         net (fo=2, routed)           0.511    12.669    SH2_CU/AB_OBUF[1]_inst_i_7_n_0
    SLICE_X11Y17         LUT6 (Prop_lut6_I4_O)        0.124    12.793 r  SH2_CU/AB_OBUF[1]_inst_i_5/O
                         net (fo=5, routed)           0.333    13.126    SH2_CU/DAU_DataAddr[0]
    SLICE_X11Y18         LUT6 (Prop_lut6_I4_O)        0.124    13.250 f  SH2_CU/DB_IOBUF[15]_inst_i_2/O
                         net (fo=21, routed)          0.384    13.634    SH2_CU/DB_IOBUF[15]_inst_i_2_n_0
    SLICE_X10Y19         LUT3 (Prop_lut3_I1_O)        0.124    13.758 r  SH2_CU/DB_IOBUF[15]_inst_i_3/O
                         net (fo=17, routed)          0.362    14.119    SH2_CU/DB_IOBUF[15]_inst_i_3_n_0
    SLICE_X10Y20         LUT4 (Prop_lut4_I3_O)        0.124    14.243 r  SH2_CU/DB_IOBUF[7]_inst_i_2/O
                         net (fo=16, routed)          0.679    14.922    SH2_CU/DB_IOBUF[7]_inst_i_2_n_0
    SLICE_X13Y15         LUT2 (Prop_lut2_I0_O)        0.124    15.046 r  SH2_CU/Registers[15][2]_i_17/O
                         net (fo=1, routed)           0.445    15.492    SH2_CU/Registers[15][2]_i_17_n_0
    SLICE_X12Y18         LUT6 (Prop_lut6_I4_O)        0.124    15.616 r  SH2_CU/Registers[15][2]_i_10/O
                         net (fo=1, routed)           0.306    15.922    SH2_CU/Registers[15][2]_i_10_n_0
    SLICE_X12Y19         LUT4 (Prop_lut4_I3_O)        0.124    16.046 r  SH2_CU/Registers[15][2]_i_5/O
                         net (fo=8, routed)           0.651    16.696    SH2_CU/Registers[15][2]_i_5_n_0
    SLICE_X10Y20         LUT6 (Prop_lut6_I1_O)        0.124    16.820 r  SH2_CU/Registers[15][2]_i_7/O
                         net (fo=3, routed)           0.817    17.638    SH2_CU/SH2_ALU/Generic_ALU/FBRes[2]
    SLICE_X11Y22         LUT5 (Prop_lut5_I1_O)        0.124    17.762 r  SH2_CU/Registers[15][4]_i_6/O
                         net (fo=3, routed)           0.430    18.191    SH2_CU/Registers[15][4]_i_6_n_0
    SLICE_X11Y22         LUT5 (Prop_lut5_I2_O)        0.124    18.315 r  SH2_CU/Registers[15][6]_i_6/O
                         net (fo=3, routed)           0.427    18.742    SH2_CU/Registers[15][6]_i_6_n_0
    SLICE_X10Y23         LUT5 (Prop_lut5_I2_O)        0.124    18.866 r  SH2_CU/Registers[15][8]_i_6/O
                         net (fo=3, routed)           0.470    19.336    SH2_CU/Registers[15][8]_i_6_n_0
    SLICE_X12Y23         LUT5 (Prop_lut5_I2_O)        0.124    19.460 r  SH2_CU/Registers[15][10]_i_6/O
                         net (fo=3, routed)           0.458    19.918    SH2_CU/Registers[15][10]_i_6_n_0
    SLICE_X13Y24         LUT5 (Prop_lut5_I2_O)        0.124    20.042 r  SH2_CU/Registers[15][12]_i_6/O
                         net (fo=3, routed)           0.329    20.371    SH2_CU/Registers[15][12]_i_6_n_0
    SLICE_X11Y24         LUT5 (Prop_lut5_I2_O)        0.124    20.495 r  SH2_CU/Registers[15][14]_i_6/O
                         net (fo=3, routed)           0.641    21.136    SH2_CU/Registers[15][14]_i_6_n_0
    SLICE_X10Y25         LUT5 (Prop_lut5_I2_O)        0.124    21.260 r  SH2_CU/Registers[15][16]_i_6/O
                         net (fo=3, routed)           0.325    21.585    SH2_CU/Registers[15][16]_i_6_n_0
    SLICE_X10Y27         LUT5 (Prop_lut5_I2_O)        0.124    21.709 r  SH2_CU/Registers[15][18]_i_6/O
                         net (fo=3, routed)           0.631    22.340    SH2_CU/Registers[15][18]_i_6_n_0
    SLICE_X10Y28         LUT5 (Prop_lut5_I2_O)        0.124    22.464 r  SH2_CU/Registers[15][20]_i_6/O
                         net (fo=3, routed)           0.444    22.908    SH2_CU/Registers[15][20]_i_6_n_0
    SLICE_X10Y29         LUT5 (Prop_lut5_I2_O)        0.124    23.032 r  SH2_CU/Registers[15][22]_i_6/O
                         net (fo=2, routed)           0.478    23.511    SH2_CU/Registers[15][22]_i_6_n_0
    SLICE_X9Y29          LUT3 (Prop_lut3_I2_O)        0.124    23.635 r  SH2_CU/Registers[15][23]_i_6/O
                         net (fo=2, routed)           0.166    23.801    SH2_CU/Registers[15][23]_i_6_n_0
    SLICE_X9Y29          LUT3 (Prop_lut3_I2_O)        0.124    23.925 r  SH2_CU/Registers[15][24]_i_6/O
                         net (fo=2, routed)           0.275    24.200    SH2_CU/Registers[15][24]_i_6_n_0
    SLICE_X9Y29          LUT3 (Prop_lut3_I1_O)        0.124    24.324 r  SH2_CU/Registers[15][25]_i_6/O
                         net (fo=2, routed)           0.319    24.642    SH2_CU/Registers[15][25]_i_6_n_0
    SLICE_X8Y30          LUT6 (Prop_lut6_I3_O)        0.124    24.766 r  SH2_CU/Registers[15][25]_i_2/O
                         net (fo=21, routed)          1.213    25.980    SH2_CU/ALU_Result[25]
    SLICE_X3Y38          LUT6 (Prop_lut6_I4_O)        0.124    26.104 r  SH2_CU/DB_IOBUF[25]_inst_i_7/O
                         net (fo=1, routed)           0.433    26.537    SH2_CU/DB_IOBUF[25]_inst_i_7_n_0
    SLICE_X3Y38          LUT6 (Prop_lut6_I4_O)        0.124    26.661 r  SH2_CU/DB_IOBUF[25]_inst_i_4/O
                         net (fo=1, routed)           1.627    28.287    SH2_CU/DB_IOBUF[25]_inst_i_4_n_0
    SLICE_X16Y25         LUT5 (Prop_lut5_I4_O)        0.124    28.411 r  SH2_CU/DB_IOBUF[25]_inst_i_1/O
                         net (fo=1, routed)           2.516    30.928    DB_IOBUF[25]_inst/I
    R3                   OBUFT (Prop_obuft_I_O)       2.586    33.514 r  DB_IOBUF[25]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    33.514    DB[25]
    R3                                                                r  DB[25] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SH2_CU/IR_reg[8]_replica/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@0.500ns period=20.210ns})
  Destination:            DB[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.235ns  (logic 7.307ns (25.880%)  route 20.928ns (74.120%))
  Logic Levels:           33  (LUT2=1 LUT3=2 LUT4=4 LUT5=11 LUT6=13 MUXF7=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.896    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.992 r  clock_IBUF_BUFG_inst/O
                         net (fo=811, routed)         1.559     4.552    SH2_CU/clock_IBUF_BUFG
    SLICE_X9Y10          FDRE                                         r  SH2_CU/IR_reg[8]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.456     5.008 r  SH2_CU/IR_reg[8]_replica/Q
                         net (fo=13, routed)          0.740     5.748    SH2_CU/IR[8]_repN
    SLICE_X11Y11         LUT4 (Prop_lut4_I0_O)        0.124     5.872 r  SH2_CU/CurrentState[3]_i_4/O
                         net (fo=8, routed)           1.213     7.085    SH2_CU/CurrentState[3]_i_4_n_0
    SLICE_X7Y12          LUT6 (Prop_lut6_I0_O)        0.124     7.209 f  SH2_CU/AB_OBUF[0]_inst_i_61/O
                         net (fo=2, routed)           0.420     7.629    SH2_CU/AB_OBUF[0]_inst_i_61_n_0
    SLICE_X7Y13          LUT6 (Prop_lut6_I5_O)        0.124     7.753 f  SH2_CU/GBR[31]_i_16/O
                         net (fo=2, routed)           0.831     8.584    SH2_CU/GBR[31]_i_16_n_0
    SLICE_X11Y14         LUT5 (Prop_lut5_I4_O)        0.124     8.708 r  SH2_CU/AB_OBUF[0]_inst_i_27/O
                         net (fo=4, routed)           0.627     9.336    SH2_CU/AB_OBUF[0]_inst_i_27_n_0
    SLICE_X10Y15         LUT6 (Prop_lut6_I1_O)        0.124     9.460 r  SH2_CU/AB_OBUF[0]_inst_i_53/O
                         net (fo=128, routed)         0.731    10.191    SH2_RegArray/Generic_RegArray/RegA1Sel[0]
    SLICE_X11Y15         LUT6 (Prop_lut6_I4_O)        0.124    10.315 r  SH2_RegArray/Generic_RegArray/PR[1]_i_6/O
                         net (fo=1, routed)           0.000    10.315    SH2_RegArray/Generic_RegArray/PR[1]_i_6_n_0
    SLICE_X11Y15         MUXF7 (Prop_muxf7_I1_O)      0.245    10.560 r  SH2_RegArray/Generic_RegArray/PR_reg[1]_i_3/O
                         net (fo=2, routed)           0.734    11.293    SH2_CU/AB_OBUF[1]_inst_i_7_0
    SLICE_X10Y16         LUT6 (Prop_lut6_I1_O)        0.298    11.591 r  SH2_CU/AB_OBUF[1]_inst_i_9/O
                         net (fo=4, routed)           0.442    12.034    SH2_CU/AB_OBUF[1]_inst_i_9_n_0
    SLICE_X10Y17         LUT6 (Prop_lut6_I1_O)        0.124    12.158 r  SH2_CU/AB_OBUF[1]_inst_i_7/O
                         net (fo=2, routed)           0.511    12.669    SH2_CU/AB_OBUF[1]_inst_i_7_n_0
    SLICE_X11Y17         LUT6 (Prop_lut6_I4_O)        0.124    12.793 r  SH2_CU/AB_OBUF[1]_inst_i_5/O
                         net (fo=5, routed)           0.333    13.126    SH2_CU/DAU_DataAddr[0]
    SLICE_X11Y18         LUT6 (Prop_lut6_I4_O)        0.124    13.250 f  SH2_CU/DB_IOBUF[15]_inst_i_2/O
                         net (fo=21, routed)          0.384    13.634    SH2_CU/DB_IOBUF[15]_inst_i_2_n_0
    SLICE_X10Y19         LUT3 (Prop_lut3_I1_O)        0.124    13.758 r  SH2_CU/DB_IOBUF[15]_inst_i_3/O
                         net (fo=17, routed)          0.362    14.119    SH2_CU/DB_IOBUF[15]_inst_i_3_n_0
    SLICE_X10Y20         LUT4 (Prop_lut4_I3_O)        0.124    14.243 r  SH2_CU/DB_IOBUF[7]_inst_i_2/O
                         net (fo=16, routed)          0.679    14.922    SH2_CU/DB_IOBUF[7]_inst_i_2_n_0
    SLICE_X13Y15         LUT2 (Prop_lut2_I0_O)        0.124    15.046 r  SH2_CU/Registers[15][2]_i_17/O
                         net (fo=1, routed)           0.445    15.492    SH2_CU/Registers[15][2]_i_17_n_0
    SLICE_X12Y18         LUT6 (Prop_lut6_I4_O)        0.124    15.616 r  SH2_CU/Registers[15][2]_i_10/O
                         net (fo=1, routed)           0.306    15.922    SH2_CU/Registers[15][2]_i_10_n_0
    SLICE_X12Y19         LUT4 (Prop_lut4_I3_O)        0.124    16.046 r  SH2_CU/Registers[15][2]_i_5/O
                         net (fo=8, routed)           0.651    16.696    SH2_CU/Registers[15][2]_i_5_n_0
    SLICE_X10Y20         LUT6 (Prop_lut6_I1_O)        0.124    16.820 r  SH2_CU/Registers[15][2]_i_7/O
                         net (fo=3, routed)           0.817    17.638    SH2_CU/SH2_ALU/Generic_ALU/FBRes[2]
    SLICE_X11Y22         LUT5 (Prop_lut5_I1_O)        0.124    17.762 r  SH2_CU/Registers[15][4]_i_6/O
                         net (fo=3, routed)           0.430    18.191    SH2_CU/Registers[15][4]_i_6_n_0
    SLICE_X11Y22         LUT5 (Prop_lut5_I2_O)        0.124    18.315 r  SH2_CU/Registers[15][6]_i_6/O
                         net (fo=3, routed)           0.427    18.742    SH2_CU/Registers[15][6]_i_6_n_0
    SLICE_X10Y23         LUT5 (Prop_lut5_I2_O)        0.124    18.866 r  SH2_CU/Registers[15][8]_i_6/O
                         net (fo=3, routed)           0.470    19.336    SH2_CU/Registers[15][8]_i_6_n_0
    SLICE_X12Y23         LUT5 (Prop_lut5_I2_O)        0.124    19.460 r  SH2_CU/Registers[15][10]_i_6/O
                         net (fo=3, routed)           0.458    19.918    SH2_CU/Registers[15][10]_i_6_n_0
    SLICE_X13Y24         LUT5 (Prop_lut5_I2_O)        0.124    20.042 r  SH2_CU/Registers[15][12]_i_6/O
                         net (fo=3, routed)           0.329    20.371    SH2_CU/Registers[15][12]_i_6_n_0
    SLICE_X11Y24         LUT5 (Prop_lut5_I2_O)        0.124    20.495 r  SH2_CU/Registers[15][14]_i_6/O
                         net (fo=3, routed)           0.641    21.136    SH2_CU/Registers[15][14]_i_6_n_0
    SLICE_X10Y25         LUT5 (Prop_lut5_I2_O)        0.124    21.260 r  SH2_CU/Registers[15][16]_i_6/O
                         net (fo=3, routed)           0.325    21.585    SH2_CU/Registers[15][16]_i_6_n_0
    SLICE_X10Y27         LUT5 (Prop_lut5_I2_O)        0.124    21.709 r  SH2_CU/Registers[15][18]_i_6/O
                         net (fo=3, routed)           0.631    22.340    SH2_CU/Registers[15][18]_i_6_n_0
    SLICE_X10Y28         LUT5 (Prop_lut5_I2_O)        0.124    22.464 r  SH2_CU/Registers[15][20]_i_6/O
                         net (fo=3, routed)           0.444    22.908    SH2_CU/Registers[15][20]_i_6_n_0
    SLICE_X10Y29         LUT5 (Prop_lut5_I2_O)        0.124    23.032 r  SH2_CU/Registers[15][22]_i_6/O
                         net (fo=2, routed)           0.478    23.511    SH2_CU/Registers[15][22]_i_6_n_0
    SLICE_X9Y29          LUT3 (Prop_lut3_I2_O)        0.124    23.635 r  SH2_CU/Registers[15][23]_i_6/O
                         net (fo=2, routed)           0.444    24.079    SH2_CU/Registers[15][23]_i_6_n_0
    SLICE_X9Y33          LUT6 (Prop_lut6_I3_O)        0.124    24.203 r  SH2_CU/Registers[15][23]_i_2/O
                         net (fo=20, routed)          1.061    25.264    SH2_CU/ALU_Result[23]
    SLICE_X8Y37          LUT6 (Prop_lut6_I4_O)        0.124    25.388 r  SH2_CU/DB_IOBUF[23]_inst_i_4/O
                         net (fo=1, routed)           0.717    26.105    SH2_CU/DB_IOBUF[23]_inst_i_4_n_0
    SLICE_X9Y37          LUT6 (Prop_lut6_I4_O)        0.124    26.229 r  SH2_CU/DB_IOBUF[23]_inst_i_3/O
                         net (fo=1, routed)           1.315    27.544    SH2_CU/DB_IOBUF[23]_inst_i_3_n_0
    SLICE_X17Y23         LUT4 (Prop_lut4_I3_O)        0.124    27.668 r  SH2_CU/DB_IOBUF[23]_inst_i_1/O
                         net (fo=1, routed)           2.530    30.198    DB_IOBUF[23]_inst/I
    T2                   OBUFT (Prop_obuft_I_O)       2.588    32.786 r  DB_IOBUF[23]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    32.786    DB[23]
    T2                                                                r  DB[23] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SH2_CU/IR_reg[8]_replica/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@0.500ns period=20.210ns})
  Destination:            DB[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.312ns  (logic 6.954ns (25.461%)  route 20.358ns (74.539%))
  Logic Levels:           30  (LUT2=1 LUT3=2 LUT4=4 LUT5=8 LUT6=13 MUXF7=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.896    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.992 r  clock_IBUF_BUFG_inst/O
                         net (fo=811, routed)         1.559     4.552    SH2_CU/clock_IBUF_BUFG
    SLICE_X9Y10          FDRE                                         r  SH2_CU/IR_reg[8]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.456     5.008 r  SH2_CU/IR_reg[8]_replica/Q
                         net (fo=13, routed)          0.740     5.748    SH2_CU/IR[8]_repN
    SLICE_X11Y11         LUT4 (Prop_lut4_I0_O)        0.124     5.872 r  SH2_CU/CurrentState[3]_i_4/O
                         net (fo=8, routed)           1.213     7.085    SH2_CU/CurrentState[3]_i_4_n_0
    SLICE_X7Y12          LUT6 (Prop_lut6_I0_O)        0.124     7.209 f  SH2_CU/AB_OBUF[0]_inst_i_61/O
                         net (fo=2, routed)           0.420     7.629    SH2_CU/AB_OBUF[0]_inst_i_61_n_0
    SLICE_X7Y13          LUT6 (Prop_lut6_I5_O)        0.124     7.753 f  SH2_CU/GBR[31]_i_16/O
                         net (fo=2, routed)           0.831     8.584    SH2_CU/GBR[31]_i_16_n_0
    SLICE_X11Y14         LUT5 (Prop_lut5_I4_O)        0.124     8.708 r  SH2_CU/AB_OBUF[0]_inst_i_27/O
                         net (fo=4, routed)           0.627     9.336    SH2_CU/AB_OBUF[0]_inst_i_27_n_0
    SLICE_X10Y15         LUT6 (Prop_lut6_I1_O)        0.124     9.460 r  SH2_CU/AB_OBUF[0]_inst_i_53/O
                         net (fo=128, routed)         0.731    10.191    SH2_RegArray/Generic_RegArray/RegA1Sel[0]
    SLICE_X11Y15         LUT6 (Prop_lut6_I4_O)        0.124    10.315 r  SH2_RegArray/Generic_RegArray/PR[1]_i_6/O
                         net (fo=1, routed)           0.000    10.315    SH2_RegArray/Generic_RegArray/PR[1]_i_6_n_0
    SLICE_X11Y15         MUXF7 (Prop_muxf7_I1_O)      0.245    10.560 r  SH2_RegArray/Generic_RegArray/PR_reg[1]_i_3/O
                         net (fo=2, routed)           0.734    11.293    SH2_CU/AB_OBUF[1]_inst_i_7_0
    SLICE_X10Y16         LUT6 (Prop_lut6_I1_O)        0.298    11.591 r  SH2_CU/AB_OBUF[1]_inst_i_9/O
                         net (fo=4, routed)           0.442    12.034    SH2_CU/AB_OBUF[1]_inst_i_9_n_0
    SLICE_X10Y17         LUT6 (Prop_lut6_I1_O)        0.124    12.158 r  SH2_CU/AB_OBUF[1]_inst_i_7/O
                         net (fo=2, routed)           0.511    12.669    SH2_CU/AB_OBUF[1]_inst_i_7_n_0
    SLICE_X11Y17         LUT6 (Prop_lut6_I4_O)        0.124    12.793 r  SH2_CU/AB_OBUF[1]_inst_i_5/O
                         net (fo=5, routed)           0.333    13.126    SH2_CU/DAU_DataAddr[0]
    SLICE_X11Y18         LUT6 (Prop_lut6_I4_O)        0.124    13.250 f  SH2_CU/DB_IOBUF[15]_inst_i_2/O
                         net (fo=21, routed)          0.384    13.634    SH2_CU/DB_IOBUF[15]_inst_i_2_n_0
    SLICE_X10Y19         LUT3 (Prop_lut3_I1_O)        0.124    13.758 r  SH2_CU/DB_IOBUF[15]_inst_i_3/O
                         net (fo=17, routed)          0.362    14.119    SH2_CU/DB_IOBUF[15]_inst_i_3_n_0
    SLICE_X10Y20         LUT4 (Prop_lut4_I3_O)        0.124    14.243 r  SH2_CU/DB_IOBUF[7]_inst_i_2/O
                         net (fo=16, routed)          0.679    14.922    SH2_CU/DB_IOBUF[7]_inst_i_2_n_0
    SLICE_X13Y15         LUT2 (Prop_lut2_I0_O)        0.124    15.046 r  SH2_CU/Registers[15][2]_i_17/O
                         net (fo=1, routed)           0.445    15.492    SH2_CU/Registers[15][2]_i_17_n_0
    SLICE_X12Y18         LUT6 (Prop_lut6_I4_O)        0.124    15.616 r  SH2_CU/Registers[15][2]_i_10/O
                         net (fo=1, routed)           0.306    15.922    SH2_CU/Registers[15][2]_i_10_n_0
    SLICE_X12Y19         LUT4 (Prop_lut4_I3_O)        0.124    16.046 r  SH2_CU/Registers[15][2]_i_5/O
                         net (fo=8, routed)           0.651    16.696    SH2_CU/Registers[15][2]_i_5_n_0
    SLICE_X10Y20         LUT6 (Prop_lut6_I1_O)        0.124    16.820 r  SH2_CU/Registers[15][2]_i_7/O
                         net (fo=3, routed)           0.817    17.638    SH2_CU/SH2_ALU/Generic_ALU/FBRes[2]
    SLICE_X11Y22         LUT5 (Prop_lut5_I1_O)        0.124    17.762 r  SH2_CU/Registers[15][4]_i_6/O
                         net (fo=3, routed)           0.430    18.191    SH2_CU/Registers[15][4]_i_6_n_0
    SLICE_X11Y22         LUT5 (Prop_lut5_I2_O)        0.124    18.315 r  SH2_CU/Registers[15][6]_i_6/O
                         net (fo=3, routed)           0.427    18.742    SH2_CU/Registers[15][6]_i_6_n_0
    SLICE_X10Y23         LUT5 (Prop_lut5_I2_O)        0.124    18.866 r  SH2_CU/Registers[15][8]_i_6/O
                         net (fo=3, routed)           0.470    19.336    SH2_CU/Registers[15][8]_i_6_n_0
    SLICE_X12Y23         LUT5 (Prop_lut5_I2_O)        0.124    19.460 r  SH2_CU/Registers[15][10]_i_6/O
                         net (fo=3, routed)           0.458    19.918    SH2_CU/Registers[15][10]_i_6_n_0
    SLICE_X13Y24         LUT5 (Prop_lut5_I2_O)        0.124    20.042 r  SH2_CU/Registers[15][12]_i_6/O
                         net (fo=3, routed)           0.329    20.371    SH2_CU/Registers[15][12]_i_6_n_0
    SLICE_X11Y24         LUT5 (Prop_lut5_I2_O)        0.124    20.495 r  SH2_CU/Registers[15][14]_i_6/O
                         net (fo=3, routed)           0.641    21.136    SH2_CU/Registers[15][14]_i_6_n_0
    SLICE_X10Y25         LUT5 (Prop_lut5_I2_O)        0.124    21.260 r  SH2_CU/Registers[15][16]_i_6/O
                         net (fo=3, routed)           0.630    21.890    SH2_CU/Registers[15][16]_i_6_n_0
    SLICE_X10Y27         LUT3 (Prop_lut3_I1_O)        0.124    22.014 r  SH2_CU/Registers[15][17]_i_6/O
                         net (fo=1, routed)           0.343    22.358    SH2_CU/Registers[15][17]_i_6_n_0
    SLICE_X11Y27         LUT6 (Prop_lut6_I3_O)        0.124    22.482 r  SH2_CU/Registers[15][17]_i_2/O
                         net (fo=20, routed)          1.752    24.234    SH2_CU/ALU_Result[17]
    SLICE_X18Y32         LUT6 (Prop_lut6_I4_O)        0.124    24.358 r  SH2_CU/DB_IOBUF[17]_inst_i_3/O
                         net (fo=1, routed)           0.563    24.921    SH2_CU/DB_IOBUF[17]_inst_i_3_n_0
    SLICE_X17Y32         LUT6 (Prop_lut6_I4_O)        0.124    25.045 r  SH2_CU/DB_IOBUF[17]_inst_i_2/O
                         net (fo=1, routed)           1.238    26.283    SH2_CU/DB_IOBUF[17]_inst_i_2_n_0
    SLICE_X17Y19         LUT4 (Prop_lut4_I3_O)        0.124    26.407 r  SH2_CU/DB_IOBUF[17]_inst_i_1/O
                         net (fo=1, routed)           2.850    29.256    DB_IOBUF[17]_inst/I
    V3                   OBUFT (Prop_obuft_I_O)       2.607    31.863 r  DB_IOBUF[17]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    31.863    DB[17]
    V3                                                                r  DB[17] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SH2_CU/TempReg_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@0.500ns period=20.210ns})
  Destination:            AB[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.357ns  (logic 1.335ns (56.660%)  route 1.021ns (43.340%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.791    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.817 r  clock_IBUF_BUFG_inst/O
                         net (fo=811, routed)         0.580     1.397    SH2_CU/clock_IBUF_BUFG
    SLICE_X7Y27          FDRE                                         r  SH2_CU/TempReg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDRE (Prop_fdre_C_Q)         0.141     1.538 f  SH2_CU/TempReg_reg[28]/Q
                         net (fo=1, routed)           0.271     1.808    SH2_CU/TempReg_reg_n_0_[28]
    SLICE_X5Y35          LUT6 (Prop_lut6_I5_O)        0.045     1.853 r  SH2_CU/AB_OBUF[28]_inst_i_4/O
                         net (fo=5, routed)           0.307     2.161    SH2_CU/AB_OBUF[28]_inst_i_4_n_0
    SLICE_X0Y38          LUT5 (Prop_lut5_I2_O)        0.045     2.206 r  SH2_CU/AB_OBUF[28]_inst_i_1/O
                         net (fo=1, routed)           0.443     2.649    AB_OBUF[28]
    N18                  OBUF (Prop_obuf_I_O)         1.104     3.753 r  AB_OBUF[28]_inst/O
                         net (fo=0)                   0.000     3.753    AB[28]
    N18                                                               r  AB[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SH2_PAU/PC_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@0.500ns period=20.210ns})
  Destination:            DB[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.426ns  (logic 1.345ns (55.454%)  route 1.081ns (44.546%))
  Logic Levels:           3  (LUT5=2 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.791    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.817 r  clock_IBUF_BUFG_inst/O
                         net (fo=811, routed)         0.548     1.365    SH2_PAU/clock_IBUF_BUFG
    SLICE_X17Y26         FDRE                                         r  SH2_PAU/PC_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y26         FDRE (Prop_fdre_C_Q)         0.141     1.506 r  SH2_PAU/PC_reg[12]/Q
                         net (fo=4, routed)           0.200     1.706    SH2_CU/Q[12]
    SLICE_X17Y26         LUT5 (Prop_lut5_I4_O)        0.045     1.751 r  SH2_CU/DB_IOBUF[28]_inst_i_2/O
                         net (fo=2, routed)           0.116     1.867    SH2_CU/DBOut[12]
    SLICE_X17Y27         LUT5 (Prop_lut5_I1_O)        0.045     1.912 r  SH2_CU/DB_IOBUF[28]_inst_i_1/O
                         net (fo=1, routed)           0.765     2.676    DB_IOBUF[28]_inst/I
    R1                   OBUFT (Prop_obuft_I_O)       1.114     3.791 r  DB_IOBUF[28]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.791    DB[28]
    R1                                                                r  DB[28] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SH2_PAU/PR_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@0.500ns period=20.210ns})
  Destination:            DB[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.431ns  (logic 1.353ns (55.658%)  route 1.078ns (44.342%))
  Logic Levels:           3  (LUT5=2 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.791    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.817 r  clock_IBUF_BUFG_inst/O
                         net (fo=811, routed)         0.554     1.371    SH2_PAU/clock_IBUF_BUFG
    SLICE_X21Y19         FDRE                                         r  SH2_PAU/PR_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y19         FDRE (Prop_fdre_C_Q)         0.141     1.512 r  SH2_PAU/PR_reg[9]/Q
                         net (fo=4, routed)           0.222     1.733    SH2_CU/Registers_reg[15][31][9]
    SLICE_X21Y19         LUT5 (Prop_lut5_I2_O)        0.045     1.778 r  SH2_CU/DB_IOBUF[25]_inst_i_2/O
                         net (fo=2, routed)           0.171     1.950    SH2_CU/DBOut[9]
    SLICE_X16Y19         LUT5 (Prop_lut5_I3_O)        0.045     1.995 r  SH2_CU/DB_IOBUF[9]_inst_i_1/O
                         net (fo=1, routed)           0.685     2.680    DB_IOBUF[9]_inst/I
    W5                   OBUFT (Prop_obuft_I_O)       1.122     3.802 r  DB_IOBUF[9]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.802    DB[9]
    W5                                                                r  DB[9] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SH2_PAU/PC_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@0.500ns period=20.210ns})
  Destination:            DB[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.438ns  (logic 1.344ns (55.115%)  route 1.094ns (44.885%))
  Logic Levels:           3  (LUT5=2 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.791    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.817 r  clock_IBUF_BUFG_inst/O
                         net (fo=811, routed)         0.552     1.369    SH2_PAU/clock_IBUF_BUFG
    SLICE_X20Y27         FDRE                                         r  SH2_PAU/PC_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y27         FDRE (Prop_fdre_C_Q)         0.141     1.510 r  SH2_PAU/PC_reg[13]/Q
                         net (fo=4, routed)           0.174     1.684    SH2_CU/Q[13]
    SLICE_X18Y27         LUT5 (Prop_lut5_I4_O)        0.045     1.729 r  SH2_CU/DB_IOBUF[29]_inst_i_2/O
                         net (fo=2, routed)           0.215     1.944    SH2_CU/DBOut[13]
    SLICE_X17Y28         LUT5 (Prop_lut5_I1_O)        0.045     1.989 r  SH2_CU/DB_IOBUF[29]_inst_i_1/O
                         net (fo=1, routed)           0.705     2.694    DB_IOBUF[29]_inst/I
    N3                   OBUFT (Prop_obuft_I_O)       1.113     3.806 r  DB_IOBUF[29]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.806    DB[29]
    N3                                                                r  DB[29] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SH2_PAU/PC_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@0.500ns period=20.210ns})
  Destination:            DB[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.471ns  (logic 1.335ns (54.036%)  route 1.136ns (45.964%))
  Logic Levels:           3  (LUT5=2 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.791    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.817 r  clock_IBUF_BUFG_inst/O
                         net (fo=811, routed)         0.553     1.370    SH2_PAU/clock_IBUF_BUFG
    SLICE_X20Y29         FDRE                                         r  SH2_PAU/PC_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y29         FDRE (Prop_fdre_C_Q)         0.141     1.511 r  SH2_PAU/PC_reg[14]/Q
                         net (fo=4, routed)           0.183     1.693    SH2_CU/Q[14]
    SLICE_X18Y28         LUT5 (Prop_lut5_I4_O)        0.045     1.738 r  SH2_CU/DB_IOBUF[30]_inst_i_2/O
                         net (fo=2, routed)           0.193     1.931    SH2_CU/DBOut[14]
    SLICE_X16Y28         LUT5 (Prop_lut5_I1_O)        0.045     1.976 r  SH2_CU/DB_IOBUF[30]_inst_i_1/O
                         net (fo=1, routed)           0.761     2.737    DB_IOBUF[30]_inst/I
    M3                   OBUFT (Prop_obuft_I_O)       1.104     3.841 r  DB_IOBUF[30]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.841    DB[30]
    M3                                                                r  DB[30] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SH2_DAU/GBR_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@0.500ns period=20.210ns})
  Destination:            AB[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.456ns  (logic 1.392ns (56.667%)  route 1.064ns (43.333%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.791    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.817 r  clock_IBUF_BUFG_inst/O
                         net (fo=811, routed)         0.587     1.404    SH2_DAU/clock_IBUF_BUFG
    SLICE_X0Y35          FDRE                                         r  SH2_DAU/GBR_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.141     1.545 r  SH2_DAU/GBR_reg[30]/Q
                         net (fo=3, routed)           0.297     1.842    SH2_CU/DB_IOBUF[31]_inst_i_7_0[30]
    SLICE_X0Y35          LUT5 (Prop_lut5_I3_O)        0.045     1.887 r  SH2_CU/AB_OBUF[31]_inst_i_12/O
                         net (fo=3, routed)           0.212     2.099    SH2_CU/AB_OBUF[31]_inst_i_12_n_0
    SLICE_X0Y36          LUT4 (Prop_lut4_I0_O)        0.045     2.144 r  SH2_CU/AB_OBUF[31]_inst_i_4/O
                         net (fo=4, routed)           0.145     2.289    SH2_CU/GBR_reg[30]
    SLICE_X0Y35          LUT6 (Prop_lut6_I2_O)        0.045     2.334 r  SH2_CU/AB_OBUF[31]_inst_i_1/O
                         net (fo=1, routed)           0.410     2.744    AB_OBUF[31]
    L19                  OBUF (Prop_obuf_I_O)         1.116     3.860 r  AB_OBUF[31]_inst/O
                         net (fo=0)                   0.000     3.860    AB[31]
    L19                                                               r  AB[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SH2_DAU/GBR_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@0.500ns period=20.210ns})
  Destination:            AB[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.485ns  (logic 1.389ns (55.914%)  route 1.095ns (44.086%))
  Logic Levels:           4  (LUT4=1 LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.791    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.817 r  clock_IBUF_BUFG_inst/O
                         net (fo=811, routed)         0.587     1.404    SH2_DAU/clock_IBUF_BUFG
    SLICE_X0Y35          FDRE                                         r  SH2_DAU/GBR_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.141     1.545 r  SH2_DAU/GBR_reg[30]/Q
                         net (fo=3, routed)           0.297     1.842    SH2_CU/DB_IOBUF[31]_inst_i_7_0[30]
    SLICE_X0Y35          LUT5 (Prop_lut5_I3_O)        0.045     1.887 r  SH2_CU/AB_OBUF[31]_inst_i_12/O
                         net (fo=3, routed)           0.212     2.099    SH2_CU/AB_OBUF[31]_inst_i_12_n_0
    SLICE_X0Y36          LUT4 (Prop_lut4_I0_O)        0.045     2.144 r  SH2_CU/AB_OBUF[31]_inst_i_4/O
                         net (fo=4, routed)           0.170     2.314    SH2_CU/GBR_reg[30]
    SLICE_X0Y36          LUT5 (Prop_lut5_I0_O)        0.045     2.359 r  SH2_CU/AB_OBUF[30]_inst_i_1/O
                         net (fo=1, routed)           0.416     2.775    AB_OBUF[30]
    M19                  OBUF (Prop_obuf_I_O)         1.113     3.888 r  AB_OBUF[30]_inst/O
                         net (fo=0)                   0.000     3.888    AB[30]
    M19                                                               r  AB[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SH2_CU/TempReg_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@0.500ns period=20.210ns})
  Destination:            AB[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.520ns  (logic 1.339ns (53.151%)  route 1.180ns (46.849%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.791    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.817 r  clock_IBUF_BUFG_inst/O
                         net (fo=811, routed)         0.558     1.375    SH2_CU/clock_IBUF_BUFG
    SLICE_X13Y33         FDRE                                         r  SH2_CU/TempReg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y33         FDRE (Prop_fdre_C_Q)         0.141     1.516 f  SH2_CU/TempReg_reg[20]/Q
                         net (fo=1, routed)           0.158     1.674    SH2_CU/TempReg_reg_n_0_[20]
    SLICE_X13Y33         LUT6 (Prop_lut6_I5_O)        0.045     1.719 r  SH2_CU/AB_OBUF[20]_inst_i_4/O
                         net (fo=4, routed)           0.295     2.014    SH2_CU/AB_OBUF[20]_inst_i_4_n_0
    SLICE_X13Y34         LUT5 (Prop_lut5_I2_O)        0.045     2.059 r  SH2_CU/AB_OBUF[20]_inst_i_1/O
                         net (fo=1, routed)           0.728     2.786    AB_OBUF[20]
    R19                  OBUF (Prop_obuf_I_O)         1.108     3.894 r  AB_OBUF[20]_inst/O
                         net (fo=0)                   0.000     3.894    AB[20]
    R19                                                               r  AB[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SH2_PAU/PR_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@0.500ns period=20.210ns})
  Destination:            AB[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.494ns  (logic 1.422ns (57.023%)  route 1.072ns (42.977%))
  Logic Levels:           4  (LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.791    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.817 r  clock_IBUF_BUFG_inst/O
                         net (fo=811, routed)         0.589     1.406    SH2_PAU/clock_IBUF_BUFG
    SLICE_X3Y39          FDRE                                         r  SH2_PAU/PR_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y39          FDRE (Prop_fdre_C_Q)         0.141     1.547 f  SH2_PAU/PR_reg[25]/Q
                         net (fo=3, routed)           0.181     1.728    SH2_CU/Registers_reg[15][31][25]
    SLICE_X3Y39          LUT5 (Prop_lut5_I3_O)        0.045     1.773 r  SH2_CU/AB_OBUF[25]_inst_i_7/O
                         net (fo=4, routed)           0.240     2.013    SH2_CU/AB_OBUF[25]_inst_i_7_n_0
    SLICE_X5Y39          LUT6 (Prop_lut6_I5_O)        0.045     2.058 r  SH2_CU/AB_OBUF[25]_inst_i_3/O
                         net (fo=5, routed)           0.154     2.212    SH2_CU/AB_OBUF[25]_inst_i_3_n_0
    SLICE_X6Y38          LUT5 (Prop_lut5_I1_O)        0.045     2.257 r  SH2_CU/AB_OBUF[25]_inst_i_1/O
                         net (fo=1, routed)           0.497     2.753    AB_OBUF[25]
    L17                  OBUF (Prop_obuf_I_O)         1.146     3.899 r  AB_OBUF[25]_inst/O
                         net (fo=0)                   0.000     3.899    AB[25]
    L17                                                               r  AB[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SH2_PAU/PR_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@0.500ns period=20.210ns})
  Destination:            DB[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.533ns  (logic 1.351ns (53.325%)  route 1.182ns (46.675%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.791    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.817 r  clock_IBUF_BUFG_inst/O
                         net (fo=811, routed)         0.554     1.371    SH2_PAU/clock_IBUF_BUFG
    SLICE_X21Y19         FDRE                                         r  SH2_PAU/PR_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y19         FDRE (Prop_fdre_C_Q)         0.141     1.512 r  SH2_PAU/PR_reg[5]/Q
                         net (fo=4, routed)           0.240     1.752    SH2_CU/Registers_reg[15][31][5]
    SLICE_X19Y19         LUT5 (Prop_lut5_I2_O)        0.045     1.797 r  SH2_CU/DB_IOBUF[29]_inst_i_3/O
                         net (fo=4, routed)           0.237     2.034    SH2_CU/DBOut[5]
    SLICE_X16Y22         LUT4 (Prop_lut4_I2_O)        0.045     2.079 r  SH2_CU/DB_IOBUF[21]_inst_i_1/O
                         net (fo=1, routed)           0.705     2.784    DB_IOBUF[21]_inst/I
    V1                   OBUFT (Prop_obuft_I_O)       1.120     3.903 r  DB_IOBUF[21]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.903    DB[21]
    V1                                                                r  DB[21] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clock

Max Delay          1017 Endpoints
Min Delay          1017 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DB[0]
                            (input port)
  Destination:            SH2_CU/SR_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@0.500ns period=20.210ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        23.526ns  (logic 5.150ns (21.891%)  route 18.376ns (78.109%))
  Logic Levels:           35  (IBUF=1 LUT2=1 LUT3=10 LUT4=2 LUT5=11 LUT6=10)
  Clock Path Skew:        4.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.246ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 r  DB[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    DB_IOBUF[0]_inst/IO
    V9                   IBUF (Prop_ibuf_I_O)         0.934     0.934 r  DB_IOBUF[0]_inst/IBUF/O
                         net (fo=9, routed)           3.285     4.219    SH2_CU/DB_IBUF[0]
    SLICE_X12Y15         LUT5 (Prop_lut5_I2_O)        0.124     4.343 r  SH2_CU/PC[0]_i_2/O
                         net (fo=4, routed)           0.585     4.928    SH2_CU/PC[0]_i_2_n_0
    SLICE_X12Y16         LUT6 (Prop_lut6_I0_O)        0.124     5.052 f  SH2_CU/PC[0]_i_1/O
                         net (fo=2, routed)           0.174     5.226    SH2_CU/IR_reg[11]_0[0]
    SLICE_X12Y16         LUT6 (Prop_lut6_I5_O)        0.124     5.350 f  SH2_CU/AB_OBUF[0]_inst_i_1/O
                         net (fo=37, routed)          0.778     6.128    SH2_CU/AB_OBUF[0]
    SLICE_X11Y18         LUT6 (Prop_lut6_I5_O)        0.124     6.252 f  SH2_CU/DB_IOBUF[15]_inst_i_2/O
                         net (fo=21, routed)          0.384     6.636    SH2_CU/DB_IOBUF[15]_inst_i_2_n_0
    SLICE_X10Y19         LUT3 (Prop_lut3_I1_O)        0.124     6.760 r  SH2_CU/DB_IOBUF[15]_inst_i_3/O
                         net (fo=17, routed)          0.362     7.121    SH2_CU/DB_IOBUF[15]_inst_i_3_n_0
    SLICE_X10Y20         LUT4 (Prop_lut4_I3_O)        0.124     7.245 r  SH2_CU/DB_IOBUF[7]_inst_i_2/O
                         net (fo=16, routed)          0.679     7.924    SH2_CU/DB_IOBUF[7]_inst_i_2_n_0
    SLICE_X13Y15         LUT2 (Prop_lut2_I0_O)        0.124     8.048 r  SH2_CU/Registers[15][2]_i_17/O
                         net (fo=1, routed)           0.445     8.494    SH2_CU/Registers[15][2]_i_17_n_0
    SLICE_X12Y18         LUT6 (Prop_lut6_I4_O)        0.124     8.618 r  SH2_CU/Registers[15][2]_i_10/O
                         net (fo=1, routed)           0.306     8.924    SH2_CU/Registers[15][2]_i_10_n_0
    SLICE_X12Y19         LUT4 (Prop_lut4_I3_O)        0.124     9.048 r  SH2_CU/Registers[15][2]_i_5/O
                         net (fo=8, routed)           0.651     9.698    SH2_CU/Registers[15][2]_i_5_n_0
    SLICE_X10Y20         LUT6 (Prop_lut6_I1_O)        0.124     9.822 r  SH2_CU/Registers[15][2]_i_7/O
                         net (fo=3, routed)           0.817    10.640    SH2_CU/SH2_ALU/Generic_ALU/FBRes[2]
    SLICE_X11Y22         LUT5 (Prop_lut5_I1_O)        0.124    10.764 r  SH2_CU/Registers[15][4]_i_6/O
                         net (fo=3, routed)           0.430    11.193    SH2_CU/Registers[15][4]_i_6_n_0
    SLICE_X11Y22         LUT5 (Prop_lut5_I2_O)        0.124    11.317 r  SH2_CU/Registers[15][6]_i_6/O
                         net (fo=3, routed)           0.427    11.744    SH2_CU/Registers[15][6]_i_6_n_0
    SLICE_X10Y23         LUT5 (Prop_lut5_I2_O)        0.124    11.868 r  SH2_CU/Registers[15][8]_i_6/O
                         net (fo=3, routed)           0.470    12.338    SH2_CU/Registers[15][8]_i_6_n_0
    SLICE_X12Y23         LUT5 (Prop_lut5_I2_O)        0.124    12.462 r  SH2_CU/Registers[15][10]_i_6/O
                         net (fo=3, routed)           0.458    12.920    SH2_CU/Registers[15][10]_i_6_n_0
    SLICE_X13Y24         LUT5 (Prop_lut5_I2_O)        0.124    13.044 r  SH2_CU/Registers[15][12]_i_6/O
                         net (fo=3, routed)           0.329    13.373    SH2_CU/Registers[15][12]_i_6_n_0
    SLICE_X11Y24         LUT5 (Prop_lut5_I2_O)        0.124    13.497 r  SH2_CU/Registers[15][14]_i_6/O
                         net (fo=3, routed)           0.641    14.138    SH2_CU/Registers[15][14]_i_6_n_0
    SLICE_X10Y25         LUT5 (Prop_lut5_I2_O)        0.124    14.262 r  SH2_CU/Registers[15][16]_i_6/O
                         net (fo=3, routed)           0.325    14.587    SH2_CU/Registers[15][16]_i_6_n_0
    SLICE_X10Y27         LUT5 (Prop_lut5_I2_O)        0.124    14.711 r  SH2_CU/Registers[15][18]_i_6/O
                         net (fo=3, routed)           0.631    15.342    SH2_CU/Registers[15][18]_i_6_n_0
    SLICE_X10Y28         LUT5 (Prop_lut5_I2_O)        0.124    15.466 r  SH2_CU/Registers[15][20]_i_6/O
                         net (fo=3, routed)           0.444    15.910    SH2_CU/Registers[15][20]_i_6_n_0
    SLICE_X10Y29         LUT5 (Prop_lut5_I2_O)        0.124    16.034 r  SH2_CU/Registers[15][22]_i_6/O
                         net (fo=2, routed)           0.478    16.513    SH2_CU/Registers[15][22]_i_6_n_0
    SLICE_X9Y29          LUT3 (Prop_lut3_I2_O)        0.124    16.637 r  SH2_CU/Registers[15][23]_i_6/O
                         net (fo=2, routed)           0.166    16.803    SH2_CU/Registers[15][23]_i_6_n_0
    SLICE_X9Y29          LUT3 (Prop_lut3_I2_O)        0.124    16.927 r  SH2_CU/Registers[15][24]_i_6/O
                         net (fo=2, routed)           0.275    17.202    SH2_CU/Registers[15][24]_i_6_n_0
    SLICE_X9Y29          LUT3 (Prop_lut3_I1_O)        0.124    17.326 r  SH2_CU/Registers[15][25]_i_6/O
                         net (fo=2, routed)           0.511    17.836    SH2_CU/Registers[15][25]_i_6_n_0
    SLICE_X7Y29          LUT3 (Prop_lut3_I1_O)        0.124    17.960 r  SH2_CU/Registers[15][26]_i_6/O
                         net (fo=2, routed)           0.445    18.405    SH2_CU/Registers[15][26]_i_6_n_0
    SLICE_X7Y29          LUT3 (Prop_lut3_I1_O)        0.124    18.529 r  SH2_CU/Registers[15][27]_i_6/O
                         net (fo=2, routed)           0.512    19.041    SH2_CU/Registers[15][27]_i_6_n_0
    SLICE_X6Y29          LUT3 (Prop_lut3_I1_O)        0.124    19.165 r  SH2_CU/Registers[15][28]_i_6/O
                         net (fo=2, routed)           0.483    19.648    SH2_CU/Registers[15][28]_i_6_n_0
    SLICE_X5Y29          LUT3 (Prop_lut3_I1_O)        0.124    19.772 r  SH2_CU/Registers[15][29]_i_6/O
                         net (fo=2, routed)           0.362    20.135    SH2_CU/Registers[15][29]_i_6_n_0
    SLICE_X4Y29          LUT3 (Prop_lut3_I1_O)        0.124    20.259 r  SH2_CU/Registers[15][30]_i_15/O
                         net (fo=2, routed)           0.292    20.550    SH2_CU/Registers[15][30]_i_15_n_0
    SLICE_X4Y29          LUT3 (Prop_lut3_I1_O)        0.124    20.674 r  SH2_CU/Registers[15][31]_i_11/O
                         net (fo=3, routed)           0.330    21.004    SH2_CU/SH2_ALU/Generic_ALU/Add1/Ci
    SLICE_X4Y31          LUT6 (Prop_lut6_I1_O)        0.124    21.128 r  SH2_CU/Registers[15][31]_i_4/O
                         net (fo=22, routed)          0.702    21.830    SH2_CU/ALU_Result[31]
    SLICE_X4Y27          LUT6 (Prop_lut6_I5_O)        0.124    21.954 f  SH2_CU/SR[0]_i_15/O
                         net (fo=3, routed)           0.182    22.136    SH2_CU/SR[0]_i_15_n_0
    SLICE_X4Y27          LUT6 (Prop_lut6_I3_O)        0.124    22.260 r  SH2_CU/SR[0]_i_5/O
                         net (fo=1, routed)           0.574    22.834    SH2_CU/SR[0]_i_5_n_0
    SLICE_X4Y26          LUT6 (Prop_lut6_I1_O)        0.124    22.958 r  SH2_CU/SR[0]_i_2/O
                         net (fo=1, routed)           0.444    23.402    SH2_CU/ALU_Tbit
    SLICE_X4Y26          LUT6 (Prop_lut6_I3_O)        0.124    23.526 r  SH2_CU/SR[0]_i_1/O
                         net (fo=1, routed)           0.000    23.526    SH2_CU/SR[0]_i_1_n_0
    SLICE_X4Y26          FDRE                                         r  SH2_CU/SR_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.798     0.798 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     2.660    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.751 r  clock_IBUF_BUFG_inst/O
                         net (fo=811, routed)         1.495     4.246    SH2_CU/clock_IBUF_BUFG
    SLICE_X4Y26          FDRE                                         r  SH2_CU/SR_reg[0]/C

Slack:                    inf
  Source:                 DB[0]
                            (input port)
  Destination:            SH2_CU/TempReg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@0.500ns period=20.210ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.446ns  (logic 4.902ns (21.839%)  route 17.544ns (78.161%))
  Logic Levels:           33  (IBUF=1 LUT2=1 LUT3=11 LUT4=2 LUT5=11 LUT6=7)
  Clock Path Skew:        4.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.251ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 r  DB[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    DB_IOBUF[0]_inst/IO
    V9                   IBUF (Prop_ibuf_I_O)         0.934     0.934 r  DB_IOBUF[0]_inst/IBUF/O
                         net (fo=9, routed)           3.285     4.219    SH2_CU/DB_IBUF[0]
    SLICE_X12Y15         LUT5 (Prop_lut5_I2_O)        0.124     4.343 r  SH2_CU/PC[0]_i_2/O
                         net (fo=4, routed)           0.585     4.928    SH2_CU/PC[0]_i_2_n_0
    SLICE_X12Y16         LUT6 (Prop_lut6_I0_O)        0.124     5.052 f  SH2_CU/PC[0]_i_1/O
                         net (fo=2, routed)           0.174     5.226    SH2_CU/IR_reg[11]_0[0]
    SLICE_X12Y16         LUT6 (Prop_lut6_I5_O)        0.124     5.350 f  SH2_CU/AB_OBUF[0]_inst_i_1/O
                         net (fo=37, routed)          0.778     6.128    SH2_CU/AB_OBUF[0]
    SLICE_X11Y18         LUT6 (Prop_lut6_I5_O)        0.124     6.252 f  SH2_CU/DB_IOBUF[15]_inst_i_2/O
                         net (fo=21, routed)          0.384     6.636    SH2_CU/DB_IOBUF[15]_inst_i_2_n_0
    SLICE_X10Y19         LUT3 (Prop_lut3_I1_O)        0.124     6.760 r  SH2_CU/DB_IOBUF[15]_inst_i_3/O
                         net (fo=17, routed)          0.362     7.121    SH2_CU/DB_IOBUF[15]_inst_i_3_n_0
    SLICE_X10Y20         LUT4 (Prop_lut4_I3_O)        0.124     7.245 r  SH2_CU/DB_IOBUF[7]_inst_i_2/O
                         net (fo=16, routed)          0.679     7.924    SH2_CU/DB_IOBUF[7]_inst_i_2_n_0
    SLICE_X13Y15         LUT2 (Prop_lut2_I0_O)        0.124     8.048 r  SH2_CU/Registers[15][2]_i_17/O
                         net (fo=1, routed)           0.445     8.494    SH2_CU/Registers[15][2]_i_17_n_0
    SLICE_X12Y18         LUT6 (Prop_lut6_I4_O)        0.124     8.618 r  SH2_CU/Registers[15][2]_i_10/O
                         net (fo=1, routed)           0.306     8.924    SH2_CU/Registers[15][2]_i_10_n_0
    SLICE_X12Y19         LUT4 (Prop_lut4_I3_O)        0.124     9.048 r  SH2_CU/Registers[15][2]_i_5/O
                         net (fo=8, routed)           0.651     9.698    SH2_CU/Registers[15][2]_i_5_n_0
    SLICE_X10Y20         LUT6 (Prop_lut6_I1_O)        0.124     9.822 r  SH2_CU/Registers[15][2]_i_7/O
                         net (fo=3, routed)           0.817    10.640    SH2_CU/SH2_ALU/Generic_ALU/FBRes[2]
    SLICE_X11Y22         LUT5 (Prop_lut5_I1_O)        0.124    10.764 r  SH2_CU/Registers[15][4]_i_6/O
                         net (fo=3, routed)           0.430    11.193    SH2_CU/Registers[15][4]_i_6_n_0
    SLICE_X11Y22         LUT5 (Prop_lut5_I2_O)        0.124    11.317 r  SH2_CU/Registers[15][6]_i_6/O
                         net (fo=3, routed)           0.427    11.744    SH2_CU/Registers[15][6]_i_6_n_0
    SLICE_X10Y23         LUT5 (Prop_lut5_I2_O)        0.124    11.868 r  SH2_CU/Registers[15][8]_i_6/O
                         net (fo=3, routed)           0.470    12.338    SH2_CU/Registers[15][8]_i_6_n_0
    SLICE_X12Y23         LUT5 (Prop_lut5_I2_O)        0.124    12.462 r  SH2_CU/Registers[15][10]_i_6/O
                         net (fo=3, routed)           0.458    12.920    SH2_CU/Registers[15][10]_i_6_n_0
    SLICE_X13Y24         LUT5 (Prop_lut5_I2_O)        0.124    13.044 r  SH2_CU/Registers[15][12]_i_6/O
                         net (fo=3, routed)           0.329    13.373    SH2_CU/Registers[15][12]_i_6_n_0
    SLICE_X11Y24         LUT5 (Prop_lut5_I2_O)        0.124    13.497 r  SH2_CU/Registers[15][14]_i_6/O
                         net (fo=3, routed)           0.641    14.138    SH2_CU/Registers[15][14]_i_6_n_0
    SLICE_X10Y25         LUT5 (Prop_lut5_I2_O)        0.124    14.262 r  SH2_CU/Registers[15][16]_i_6/O
                         net (fo=3, routed)           0.325    14.587    SH2_CU/Registers[15][16]_i_6_n_0
    SLICE_X10Y27         LUT5 (Prop_lut5_I2_O)        0.124    14.711 r  SH2_CU/Registers[15][18]_i_6/O
                         net (fo=3, routed)           0.631    15.342    SH2_CU/Registers[15][18]_i_6_n_0
    SLICE_X10Y28         LUT5 (Prop_lut5_I2_O)        0.124    15.466 r  SH2_CU/Registers[15][20]_i_6/O
                         net (fo=3, routed)           0.444    15.910    SH2_CU/Registers[15][20]_i_6_n_0
    SLICE_X10Y29         LUT5 (Prop_lut5_I2_O)        0.124    16.034 r  SH2_CU/Registers[15][22]_i_6/O
                         net (fo=2, routed)           0.478    16.513    SH2_CU/Registers[15][22]_i_6_n_0
    SLICE_X9Y29          LUT3 (Prop_lut3_I2_O)        0.124    16.637 r  SH2_CU/Registers[15][23]_i_6/O
                         net (fo=2, routed)           0.166    16.803    SH2_CU/Registers[15][23]_i_6_n_0
    SLICE_X9Y29          LUT3 (Prop_lut3_I2_O)        0.124    16.927 r  SH2_CU/Registers[15][24]_i_6/O
                         net (fo=2, routed)           0.275    17.202    SH2_CU/Registers[15][24]_i_6_n_0
    SLICE_X9Y29          LUT3 (Prop_lut3_I1_O)        0.124    17.326 r  SH2_CU/Registers[15][25]_i_6/O
                         net (fo=2, routed)           0.511    17.836    SH2_CU/Registers[15][25]_i_6_n_0
    SLICE_X7Y29          LUT3 (Prop_lut3_I1_O)        0.124    17.960 r  SH2_CU/Registers[15][26]_i_6/O
                         net (fo=2, routed)           0.445    18.405    SH2_CU/Registers[15][26]_i_6_n_0
    SLICE_X7Y29          LUT3 (Prop_lut3_I1_O)        0.124    18.529 r  SH2_CU/Registers[15][27]_i_6/O
                         net (fo=2, routed)           0.512    19.041    SH2_CU/Registers[15][27]_i_6_n_0
    SLICE_X6Y29          LUT3 (Prop_lut3_I1_O)        0.124    19.165 r  SH2_CU/Registers[15][28]_i_6/O
                         net (fo=2, routed)           0.483    19.648    SH2_CU/Registers[15][28]_i_6_n_0
    SLICE_X5Y29          LUT3 (Prop_lut3_I1_O)        0.124    19.772 r  SH2_CU/Registers[15][29]_i_6/O
                         net (fo=2, routed)           0.362    20.135    SH2_CU/Registers[15][29]_i_6_n_0
    SLICE_X4Y29          LUT3 (Prop_lut3_I1_O)        0.124    20.259 r  SH2_CU/Registers[15][30]_i_15/O
                         net (fo=2, routed)           0.292    20.550    SH2_CU/Registers[15][30]_i_15_n_0
    SLICE_X4Y29          LUT3 (Prop_lut3_I1_O)        0.124    20.674 r  SH2_CU/Registers[15][31]_i_11/O
                         net (fo=3, routed)           0.330    21.004    SH2_CU/SH2_ALU/Generic_ALU/Add1/Ci
    SLICE_X4Y31          LUT6 (Prop_lut6_I1_O)        0.124    21.128 r  SH2_CU/Registers[15][31]_i_4/O
                         net (fo=22, routed)          0.645    21.773    SH2_CU/ALU_Result[31]
    SLICE_X2Y30          LUT6 (Prop_lut6_I1_O)        0.124    21.897 r  SH2_CU/TempReg[31]_i_9/O
                         net (fo=1, routed)           0.425    22.322    SH2_CU/TempReg[31]_i_9_n_0
    SLICE_X2Y30          LUT3 (Prop_lut3_I2_O)        0.124    22.446 r  SH2_CU/TempReg[31]_i_2/O
                         net (fo=1, routed)           0.000    22.446    SH2_CU/TempReg[31]_i_2_n_0
    SLICE_X2Y30          FDRE                                         r  SH2_CU/TempReg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.798     0.798 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     2.660    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.751 r  clock_IBUF_BUFG_inst/O
                         net (fo=811, routed)         1.500     4.251    SH2_CU/clock_IBUF_BUFG
    SLICE_X2Y30          FDRE                                         r  SH2_CU/TempReg_reg[31]/C

Slack:                    inf
  Source:                 DB[0]
                            (input port)
  Destination:            SH2_RegArray/Generic_RegArray/Registers_reg[9][30]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@0.500ns period=20.210ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.305ns  (logic 4.646ns (20.830%)  route 17.659ns (79.170%))
  Logic Levels:           31  (IBUF=1 LUT2=1 LUT3=10 LUT4=2 LUT5=11 LUT6=6)
  Clock Path Skew:        4.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.248ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 r  DB[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    DB_IOBUF[0]_inst/IO
    V9                   IBUF (Prop_ibuf_I_O)         0.934     0.934 r  DB_IOBUF[0]_inst/IBUF/O
                         net (fo=9, routed)           3.285     4.219    SH2_CU/DB_IBUF[0]
    SLICE_X12Y15         LUT5 (Prop_lut5_I2_O)        0.124     4.343 r  SH2_CU/PC[0]_i_2/O
                         net (fo=4, routed)           0.585     4.928    SH2_CU/PC[0]_i_2_n_0
    SLICE_X12Y16         LUT6 (Prop_lut6_I0_O)        0.124     5.052 f  SH2_CU/PC[0]_i_1/O
                         net (fo=2, routed)           0.174     5.226    SH2_CU/IR_reg[11]_0[0]
    SLICE_X12Y16         LUT6 (Prop_lut6_I5_O)        0.124     5.350 f  SH2_CU/AB_OBUF[0]_inst_i_1/O
                         net (fo=37, routed)          0.778     6.128    SH2_CU/AB_OBUF[0]
    SLICE_X11Y18         LUT6 (Prop_lut6_I5_O)        0.124     6.252 f  SH2_CU/DB_IOBUF[15]_inst_i_2/O
                         net (fo=21, routed)          0.384     6.636    SH2_CU/DB_IOBUF[15]_inst_i_2_n_0
    SLICE_X10Y19         LUT3 (Prop_lut3_I1_O)        0.124     6.760 r  SH2_CU/DB_IOBUF[15]_inst_i_3/O
                         net (fo=17, routed)          0.362     7.121    SH2_CU/DB_IOBUF[15]_inst_i_3_n_0
    SLICE_X10Y20         LUT4 (Prop_lut4_I3_O)        0.124     7.245 r  SH2_CU/DB_IOBUF[7]_inst_i_2/O
                         net (fo=16, routed)          0.679     7.924    SH2_CU/DB_IOBUF[7]_inst_i_2_n_0
    SLICE_X13Y15         LUT2 (Prop_lut2_I0_O)        0.124     8.048 r  SH2_CU/Registers[15][2]_i_17/O
                         net (fo=1, routed)           0.445     8.494    SH2_CU/Registers[15][2]_i_17_n_0
    SLICE_X12Y18         LUT6 (Prop_lut6_I4_O)        0.124     8.618 r  SH2_CU/Registers[15][2]_i_10/O
                         net (fo=1, routed)           0.306     8.924    SH2_CU/Registers[15][2]_i_10_n_0
    SLICE_X12Y19         LUT4 (Prop_lut4_I3_O)        0.124     9.048 r  SH2_CU/Registers[15][2]_i_5/O
                         net (fo=8, routed)           0.651     9.698    SH2_CU/Registers[15][2]_i_5_n_0
    SLICE_X10Y20         LUT6 (Prop_lut6_I1_O)        0.124     9.822 r  SH2_CU/Registers[15][2]_i_7/O
                         net (fo=3, routed)           0.817    10.640    SH2_CU/SH2_ALU/Generic_ALU/FBRes[2]
    SLICE_X11Y22         LUT5 (Prop_lut5_I1_O)        0.124    10.764 r  SH2_CU/Registers[15][4]_i_6/O
                         net (fo=3, routed)           0.430    11.193    SH2_CU/Registers[15][4]_i_6_n_0
    SLICE_X11Y22         LUT5 (Prop_lut5_I2_O)        0.124    11.317 r  SH2_CU/Registers[15][6]_i_6/O
                         net (fo=3, routed)           0.427    11.744    SH2_CU/Registers[15][6]_i_6_n_0
    SLICE_X10Y23         LUT5 (Prop_lut5_I2_O)        0.124    11.868 r  SH2_CU/Registers[15][8]_i_6/O
                         net (fo=3, routed)           0.470    12.338    SH2_CU/Registers[15][8]_i_6_n_0
    SLICE_X12Y23         LUT5 (Prop_lut5_I2_O)        0.124    12.462 r  SH2_CU/Registers[15][10]_i_6/O
                         net (fo=3, routed)           0.458    12.920    SH2_CU/Registers[15][10]_i_6_n_0
    SLICE_X13Y24         LUT5 (Prop_lut5_I2_O)        0.124    13.044 r  SH2_CU/Registers[15][12]_i_6/O
                         net (fo=3, routed)           0.329    13.373    SH2_CU/Registers[15][12]_i_6_n_0
    SLICE_X11Y24         LUT5 (Prop_lut5_I2_O)        0.124    13.497 r  SH2_CU/Registers[15][14]_i_6/O
                         net (fo=3, routed)           0.641    14.138    SH2_CU/Registers[15][14]_i_6_n_0
    SLICE_X10Y25         LUT5 (Prop_lut5_I2_O)        0.124    14.262 r  SH2_CU/Registers[15][16]_i_6/O
                         net (fo=3, routed)           0.325    14.587    SH2_CU/Registers[15][16]_i_6_n_0
    SLICE_X10Y27         LUT5 (Prop_lut5_I2_O)        0.124    14.711 r  SH2_CU/Registers[15][18]_i_6/O
                         net (fo=3, routed)           0.631    15.342    SH2_CU/Registers[15][18]_i_6_n_0
    SLICE_X10Y28         LUT5 (Prop_lut5_I2_O)        0.124    15.466 r  SH2_CU/Registers[15][20]_i_6/O
                         net (fo=3, routed)           0.444    15.910    SH2_CU/Registers[15][20]_i_6_n_0
    SLICE_X10Y29         LUT5 (Prop_lut5_I2_O)        0.124    16.034 r  SH2_CU/Registers[15][22]_i_6/O
                         net (fo=2, routed)           0.478    16.513    SH2_CU/Registers[15][22]_i_6_n_0
    SLICE_X9Y29          LUT3 (Prop_lut3_I2_O)        0.124    16.637 r  SH2_CU/Registers[15][23]_i_6/O
                         net (fo=2, routed)           0.166    16.803    SH2_CU/Registers[15][23]_i_6_n_0
    SLICE_X9Y29          LUT3 (Prop_lut3_I2_O)        0.124    16.927 r  SH2_CU/Registers[15][24]_i_6/O
                         net (fo=2, routed)           0.275    17.202    SH2_CU/Registers[15][24]_i_6_n_0
    SLICE_X9Y29          LUT3 (Prop_lut3_I1_O)        0.124    17.326 r  SH2_CU/Registers[15][25]_i_6/O
                         net (fo=2, routed)           0.511    17.836    SH2_CU/Registers[15][25]_i_6_n_0
    SLICE_X7Y29          LUT3 (Prop_lut3_I1_O)        0.124    17.960 r  SH2_CU/Registers[15][26]_i_6/O
                         net (fo=2, routed)           0.445    18.405    SH2_CU/Registers[15][26]_i_6_n_0
    SLICE_X7Y29          LUT3 (Prop_lut3_I1_O)        0.124    18.529 r  SH2_CU/Registers[15][27]_i_6/O
                         net (fo=2, routed)           0.512    19.041    SH2_CU/Registers[15][27]_i_6_n_0
    SLICE_X6Y29          LUT3 (Prop_lut3_I1_O)        0.124    19.165 r  SH2_CU/Registers[15][28]_i_6/O
                         net (fo=2, routed)           0.483    19.648    SH2_CU/Registers[15][28]_i_6_n_0
    SLICE_X5Y29          LUT3 (Prop_lut3_I1_O)        0.124    19.772 r  SH2_CU/Registers[15][29]_i_6/O
                         net (fo=2, routed)           0.362    20.135    SH2_CU/Registers[15][29]_i_6_n_0
    SLICE_X4Y29          LUT3 (Prop_lut3_I1_O)        0.124    20.259 r  SH2_CU/Registers[15][30]_i_15/O
                         net (fo=2, routed)           0.501    20.759    SH2_CU/Registers[15][30]_i_15_n_0
    SLICE_X4Y29          LUT6 (Prop_lut6_I3_O)        0.124    20.883 r  SH2_CU/Registers[15][30]_i_5/O
                         net (fo=20, routed)          0.789    21.673    SH2_CU/ALU_Result[30]
    SLICE_X2Y27          LUT3 (Prop_lut3_I0_O)        0.116    21.789 r  SH2_CU/Registers[9][30]_i_1/O
                         net (fo=1, routed)           0.516    22.305    SH2_RegArray/Generic_RegArray/Registers_reg[9][30]_0
    SLICE_X1Y27          FDRE                                         r  SH2_RegArray/Generic_RegArray/Registers_reg[9][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.798     0.798 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     2.660    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.751 r  clock_IBUF_BUFG_inst/O
                         net (fo=811, routed)         1.497     4.248    SH2_RegArray/Generic_RegArray/clock_IBUF_BUFG
    SLICE_X1Y27          FDRE                                         r  SH2_RegArray/Generic_RegArray/Registers_reg[9][30]/C

Slack:                    inf
  Source:                 DB[0]
                            (input port)
  Destination:            SH2_RegArray/Generic_RegArray/Registers_reg[7][30]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@0.500ns period=20.210ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.286ns  (logic 4.682ns (21.009%)  route 17.604ns (78.991%))
  Logic Levels:           31  (IBUF=1 LUT2=1 LUT3=10 LUT4=2 LUT5=11 LUT6=6)
  Clock Path Skew:        4.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.250ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 r  DB[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    DB_IOBUF[0]_inst/IO
    V9                   IBUF (Prop_ibuf_I_O)         0.934     0.934 r  DB_IOBUF[0]_inst/IBUF/O
                         net (fo=9, routed)           3.285     4.219    SH2_CU/DB_IBUF[0]
    SLICE_X12Y15         LUT5 (Prop_lut5_I2_O)        0.124     4.343 r  SH2_CU/PC[0]_i_2/O
                         net (fo=4, routed)           0.585     4.928    SH2_CU/PC[0]_i_2_n_0
    SLICE_X12Y16         LUT6 (Prop_lut6_I0_O)        0.124     5.052 f  SH2_CU/PC[0]_i_1/O
                         net (fo=2, routed)           0.174     5.226    SH2_CU/IR_reg[11]_0[0]
    SLICE_X12Y16         LUT6 (Prop_lut6_I5_O)        0.124     5.350 f  SH2_CU/AB_OBUF[0]_inst_i_1/O
                         net (fo=37, routed)          0.778     6.128    SH2_CU/AB_OBUF[0]
    SLICE_X11Y18         LUT6 (Prop_lut6_I5_O)        0.124     6.252 f  SH2_CU/DB_IOBUF[15]_inst_i_2/O
                         net (fo=21, routed)          0.384     6.636    SH2_CU/DB_IOBUF[15]_inst_i_2_n_0
    SLICE_X10Y19         LUT3 (Prop_lut3_I1_O)        0.124     6.760 r  SH2_CU/DB_IOBUF[15]_inst_i_3/O
                         net (fo=17, routed)          0.362     7.121    SH2_CU/DB_IOBUF[15]_inst_i_3_n_0
    SLICE_X10Y20         LUT4 (Prop_lut4_I3_O)        0.124     7.245 r  SH2_CU/DB_IOBUF[7]_inst_i_2/O
                         net (fo=16, routed)          0.679     7.924    SH2_CU/DB_IOBUF[7]_inst_i_2_n_0
    SLICE_X13Y15         LUT2 (Prop_lut2_I0_O)        0.124     8.048 r  SH2_CU/Registers[15][2]_i_17/O
                         net (fo=1, routed)           0.445     8.494    SH2_CU/Registers[15][2]_i_17_n_0
    SLICE_X12Y18         LUT6 (Prop_lut6_I4_O)        0.124     8.618 r  SH2_CU/Registers[15][2]_i_10/O
                         net (fo=1, routed)           0.306     8.924    SH2_CU/Registers[15][2]_i_10_n_0
    SLICE_X12Y19         LUT4 (Prop_lut4_I3_O)        0.124     9.048 r  SH2_CU/Registers[15][2]_i_5/O
                         net (fo=8, routed)           0.651     9.698    SH2_CU/Registers[15][2]_i_5_n_0
    SLICE_X10Y20         LUT6 (Prop_lut6_I1_O)        0.124     9.822 r  SH2_CU/Registers[15][2]_i_7/O
                         net (fo=3, routed)           0.817    10.640    SH2_CU/SH2_ALU/Generic_ALU/FBRes[2]
    SLICE_X11Y22         LUT5 (Prop_lut5_I1_O)        0.124    10.764 r  SH2_CU/Registers[15][4]_i_6/O
                         net (fo=3, routed)           0.430    11.193    SH2_CU/Registers[15][4]_i_6_n_0
    SLICE_X11Y22         LUT5 (Prop_lut5_I2_O)        0.124    11.317 r  SH2_CU/Registers[15][6]_i_6/O
                         net (fo=3, routed)           0.427    11.744    SH2_CU/Registers[15][6]_i_6_n_0
    SLICE_X10Y23         LUT5 (Prop_lut5_I2_O)        0.124    11.868 r  SH2_CU/Registers[15][8]_i_6/O
                         net (fo=3, routed)           0.470    12.338    SH2_CU/Registers[15][8]_i_6_n_0
    SLICE_X12Y23         LUT5 (Prop_lut5_I2_O)        0.124    12.462 r  SH2_CU/Registers[15][10]_i_6/O
                         net (fo=3, routed)           0.458    12.920    SH2_CU/Registers[15][10]_i_6_n_0
    SLICE_X13Y24         LUT5 (Prop_lut5_I2_O)        0.124    13.044 r  SH2_CU/Registers[15][12]_i_6/O
                         net (fo=3, routed)           0.329    13.373    SH2_CU/Registers[15][12]_i_6_n_0
    SLICE_X11Y24         LUT5 (Prop_lut5_I2_O)        0.124    13.497 r  SH2_CU/Registers[15][14]_i_6/O
                         net (fo=3, routed)           0.641    14.138    SH2_CU/Registers[15][14]_i_6_n_0
    SLICE_X10Y25         LUT5 (Prop_lut5_I2_O)        0.124    14.262 r  SH2_CU/Registers[15][16]_i_6/O
                         net (fo=3, routed)           0.325    14.587    SH2_CU/Registers[15][16]_i_6_n_0
    SLICE_X10Y27         LUT5 (Prop_lut5_I2_O)        0.124    14.711 r  SH2_CU/Registers[15][18]_i_6/O
                         net (fo=3, routed)           0.631    15.342    SH2_CU/Registers[15][18]_i_6_n_0
    SLICE_X10Y28         LUT5 (Prop_lut5_I2_O)        0.124    15.466 r  SH2_CU/Registers[15][20]_i_6/O
                         net (fo=3, routed)           0.444    15.910    SH2_CU/Registers[15][20]_i_6_n_0
    SLICE_X10Y29         LUT5 (Prop_lut5_I2_O)        0.124    16.034 r  SH2_CU/Registers[15][22]_i_6/O
                         net (fo=2, routed)           0.478    16.513    SH2_CU/Registers[15][22]_i_6_n_0
    SLICE_X9Y29          LUT3 (Prop_lut3_I2_O)        0.124    16.637 r  SH2_CU/Registers[15][23]_i_6/O
                         net (fo=2, routed)           0.166    16.803    SH2_CU/Registers[15][23]_i_6_n_0
    SLICE_X9Y29          LUT3 (Prop_lut3_I2_O)        0.124    16.927 r  SH2_CU/Registers[15][24]_i_6/O
                         net (fo=2, routed)           0.275    17.202    SH2_CU/Registers[15][24]_i_6_n_0
    SLICE_X9Y29          LUT3 (Prop_lut3_I1_O)        0.124    17.326 r  SH2_CU/Registers[15][25]_i_6/O
                         net (fo=2, routed)           0.511    17.836    SH2_CU/Registers[15][25]_i_6_n_0
    SLICE_X7Y29          LUT3 (Prop_lut3_I1_O)        0.124    17.960 r  SH2_CU/Registers[15][26]_i_6/O
                         net (fo=2, routed)           0.445    18.405    SH2_CU/Registers[15][26]_i_6_n_0
    SLICE_X7Y29          LUT3 (Prop_lut3_I1_O)        0.124    18.529 r  SH2_CU/Registers[15][27]_i_6/O
                         net (fo=2, routed)           0.512    19.041    SH2_CU/Registers[15][27]_i_6_n_0
    SLICE_X6Y29          LUT3 (Prop_lut3_I1_O)        0.124    19.165 r  SH2_CU/Registers[15][28]_i_6/O
                         net (fo=2, routed)           0.483    19.648    SH2_CU/Registers[15][28]_i_6_n_0
    SLICE_X5Y29          LUT3 (Prop_lut3_I1_O)        0.124    19.772 r  SH2_CU/Registers[15][29]_i_6/O
                         net (fo=2, routed)           0.362    20.135    SH2_CU/Registers[15][29]_i_6_n_0
    SLICE_X4Y29          LUT3 (Prop_lut3_I1_O)        0.124    20.259 r  SH2_CU/Registers[15][30]_i_15/O
                         net (fo=2, routed)           0.501    20.759    SH2_CU/Registers[15][30]_i_15_n_0
    SLICE_X4Y29          LUT6 (Prop_lut6_I3_O)        0.124    20.883 r  SH2_CU/Registers[15][30]_i_5/O
                         net (fo=20, routed)          0.728    21.611    SH2_CU/ALU_Result[30]
    SLICE_X5Y29          LUT3 (Prop_lut3_I0_O)        0.152    21.763 r  SH2_CU/Registers[7][30]_i_1/O
                         net (fo=1, routed)           0.523    22.286    SH2_RegArray/Generic_RegArray/Registers_reg[7][30]_0
    SLICE_X5Y30          FDRE                                         r  SH2_RegArray/Generic_RegArray/Registers_reg[7][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.798     0.798 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     2.660    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.751 r  clock_IBUF_BUFG_inst/O
                         net (fo=811, routed)         1.499     4.250    SH2_RegArray/Generic_RegArray/clock_IBUF_BUFG
    SLICE_X5Y30          FDRE                                         r  SH2_RegArray/Generic_RegArray/Registers_reg[7][30]/C

Slack:                    inf
  Source:                 DB[0]
                            (input port)
  Destination:            SH2_RegArray/Generic_RegArray/Registers_reg[11][30]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@0.500ns period=20.210ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.250ns  (logic 4.648ns (20.890%)  route 17.602ns (79.110%))
  Logic Levels:           31  (IBUF=1 LUT2=1 LUT3=10 LUT4=2 LUT5=11 LUT6=6)
  Clock Path Skew:        4.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.251ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 r  DB[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    DB_IOBUF[0]_inst/IO
    V9                   IBUF (Prop_ibuf_I_O)         0.934     0.934 r  DB_IOBUF[0]_inst/IBUF/O
                         net (fo=9, routed)           3.285     4.219    SH2_CU/DB_IBUF[0]
    SLICE_X12Y15         LUT5 (Prop_lut5_I2_O)        0.124     4.343 r  SH2_CU/PC[0]_i_2/O
                         net (fo=4, routed)           0.585     4.928    SH2_CU/PC[0]_i_2_n_0
    SLICE_X12Y16         LUT6 (Prop_lut6_I0_O)        0.124     5.052 f  SH2_CU/PC[0]_i_1/O
                         net (fo=2, routed)           0.174     5.226    SH2_CU/IR_reg[11]_0[0]
    SLICE_X12Y16         LUT6 (Prop_lut6_I5_O)        0.124     5.350 f  SH2_CU/AB_OBUF[0]_inst_i_1/O
                         net (fo=37, routed)          0.778     6.128    SH2_CU/AB_OBUF[0]
    SLICE_X11Y18         LUT6 (Prop_lut6_I5_O)        0.124     6.252 f  SH2_CU/DB_IOBUF[15]_inst_i_2/O
                         net (fo=21, routed)          0.384     6.636    SH2_CU/DB_IOBUF[15]_inst_i_2_n_0
    SLICE_X10Y19         LUT3 (Prop_lut3_I1_O)        0.124     6.760 r  SH2_CU/DB_IOBUF[15]_inst_i_3/O
                         net (fo=17, routed)          0.362     7.121    SH2_CU/DB_IOBUF[15]_inst_i_3_n_0
    SLICE_X10Y20         LUT4 (Prop_lut4_I3_O)        0.124     7.245 r  SH2_CU/DB_IOBUF[7]_inst_i_2/O
                         net (fo=16, routed)          0.679     7.924    SH2_CU/DB_IOBUF[7]_inst_i_2_n_0
    SLICE_X13Y15         LUT2 (Prop_lut2_I0_O)        0.124     8.048 r  SH2_CU/Registers[15][2]_i_17/O
                         net (fo=1, routed)           0.445     8.494    SH2_CU/Registers[15][2]_i_17_n_0
    SLICE_X12Y18         LUT6 (Prop_lut6_I4_O)        0.124     8.618 r  SH2_CU/Registers[15][2]_i_10/O
                         net (fo=1, routed)           0.306     8.924    SH2_CU/Registers[15][2]_i_10_n_0
    SLICE_X12Y19         LUT4 (Prop_lut4_I3_O)        0.124     9.048 r  SH2_CU/Registers[15][2]_i_5/O
                         net (fo=8, routed)           0.651     9.698    SH2_CU/Registers[15][2]_i_5_n_0
    SLICE_X10Y20         LUT6 (Prop_lut6_I1_O)        0.124     9.822 r  SH2_CU/Registers[15][2]_i_7/O
                         net (fo=3, routed)           0.817    10.640    SH2_CU/SH2_ALU/Generic_ALU/FBRes[2]
    SLICE_X11Y22         LUT5 (Prop_lut5_I1_O)        0.124    10.764 r  SH2_CU/Registers[15][4]_i_6/O
                         net (fo=3, routed)           0.430    11.193    SH2_CU/Registers[15][4]_i_6_n_0
    SLICE_X11Y22         LUT5 (Prop_lut5_I2_O)        0.124    11.317 r  SH2_CU/Registers[15][6]_i_6/O
                         net (fo=3, routed)           0.427    11.744    SH2_CU/Registers[15][6]_i_6_n_0
    SLICE_X10Y23         LUT5 (Prop_lut5_I2_O)        0.124    11.868 r  SH2_CU/Registers[15][8]_i_6/O
                         net (fo=3, routed)           0.470    12.338    SH2_CU/Registers[15][8]_i_6_n_0
    SLICE_X12Y23         LUT5 (Prop_lut5_I2_O)        0.124    12.462 r  SH2_CU/Registers[15][10]_i_6/O
                         net (fo=3, routed)           0.458    12.920    SH2_CU/Registers[15][10]_i_6_n_0
    SLICE_X13Y24         LUT5 (Prop_lut5_I2_O)        0.124    13.044 r  SH2_CU/Registers[15][12]_i_6/O
                         net (fo=3, routed)           0.329    13.373    SH2_CU/Registers[15][12]_i_6_n_0
    SLICE_X11Y24         LUT5 (Prop_lut5_I2_O)        0.124    13.497 r  SH2_CU/Registers[15][14]_i_6/O
                         net (fo=3, routed)           0.641    14.138    SH2_CU/Registers[15][14]_i_6_n_0
    SLICE_X10Y25         LUT5 (Prop_lut5_I2_O)        0.124    14.262 r  SH2_CU/Registers[15][16]_i_6/O
                         net (fo=3, routed)           0.325    14.587    SH2_CU/Registers[15][16]_i_6_n_0
    SLICE_X10Y27         LUT5 (Prop_lut5_I2_O)        0.124    14.711 r  SH2_CU/Registers[15][18]_i_6/O
                         net (fo=3, routed)           0.631    15.342    SH2_CU/Registers[15][18]_i_6_n_0
    SLICE_X10Y28         LUT5 (Prop_lut5_I2_O)        0.124    15.466 r  SH2_CU/Registers[15][20]_i_6/O
                         net (fo=3, routed)           0.444    15.910    SH2_CU/Registers[15][20]_i_6_n_0
    SLICE_X10Y29         LUT5 (Prop_lut5_I2_O)        0.124    16.034 r  SH2_CU/Registers[15][22]_i_6/O
                         net (fo=2, routed)           0.478    16.513    SH2_CU/Registers[15][22]_i_6_n_0
    SLICE_X9Y29          LUT3 (Prop_lut3_I2_O)        0.124    16.637 r  SH2_CU/Registers[15][23]_i_6/O
                         net (fo=2, routed)           0.166    16.803    SH2_CU/Registers[15][23]_i_6_n_0
    SLICE_X9Y29          LUT3 (Prop_lut3_I2_O)        0.124    16.927 r  SH2_CU/Registers[15][24]_i_6/O
                         net (fo=2, routed)           0.275    17.202    SH2_CU/Registers[15][24]_i_6_n_0
    SLICE_X9Y29          LUT3 (Prop_lut3_I1_O)        0.124    17.326 r  SH2_CU/Registers[15][25]_i_6/O
                         net (fo=2, routed)           0.511    17.836    SH2_CU/Registers[15][25]_i_6_n_0
    SLICE_X7Y29          LUT3 (Prop_lut3_I1_O)        0.124    17.960 r  SH2_CU/Registers[15][26]_i_6/O
                         net (fo=2, routed)           0.445    18.405    SH2_CU/Registers[15][26]_i_6_n_0
    SLICE_X7Y29          LUT3 (Prop_lut3_I1_O)        0.124    18.529 r  SH2_CU/Registers[15][27]_i_6/O
                         net (fo=2, routed)           0.512    19.041    SH2_CU/Registers[15][27]_i_6_n_0
    SLICE_X6Y29          LUT3 (Prop_lut3_I1_O)        0.124    19.165 r  SH2_CU/Registers[15][28]_i_6/O
                         net (fo=2, routed)           0.483    19.648    SH2_CU/Registers[15][28]_i_6_n_0
    SLICE_X5Y29          LUT3 (Prop_lut3_I1_O)        0.124    19.772 r  SH2_CU/Registers[15][29]_i_6/O
                         net (fo=2, routed)           0.362    20.135    SH2_CU/Registers[15][29]_i_6_n_0
    SLICE_X4Y29          LUT3 (Prop_lut3_I1_O)        0.124    20.259 r  SH2_CU/Registers[15][30]_i_15/O
                         net (fo=2, routed)           0.501    20.759    SH2_CU/Registers[15][30]_i_15_n_0
    SLICE_X4Y29          LUT6 (Prop_lut6_I3_O)        0.124    20.883 r  SH2_CU/Registers[15][30]_i_5/O
                         net (fo=20, routed)          0.630    21.513    SH2_CU/ALU_Result[30]
    SLICE_X3Y29          LUT3 (Prop_lut3_I0_O)        0.118    21.631 r  SH2_CU/Registers[11][30]_i_1/O
                         net (fo=1, routed)           0.619    22.250    SH2_RegArray/Generic_RegArray/Registers_reg[11][30]_0
    SLICE_X2Y29          FDRE                                         r  SH2_RegArray/Generic_RegArray/Registers_reg[11][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.798     0.798 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     2.660    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.751 r  clock_IBUF_BUFG_inst/O
                         net (fo=811, routed)         1.500     4.251    SH2_RegArray/Generic_RegArray/clock_IBUF_BUFG
    SLICE_X2Y29          FDRE                                         r  SH2_RegArray/Generic_RegArray/Registers_reg[11][30]/C

Slack:                    inf
  Source:                 DB[0]
                            (input port)
  Destination:            SH2_RegArray/Generic_RegArray/Registers_reg[3][30]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@0.500ns period=20.210ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.242ns  (logic 4.648ns (20.898%)  route 17.594ns (79.102%))
  Logic Levels:           31  (IBUF=1 LUT2=1 LUT3=10 LUT4=2 LUT5=11 LUT6=6)
  Clock Path Skew:        4.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.247ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 r  DB[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    DB_IOBUF[0]_inst/IO
    V9                   IBUF (Prop_ibuf_I_O)         0.934     0.934 r  DB_IOBUF[0]_inst/IBUF/O
                         net (fo=9, routed)           3.285     4.219    SH2_CU/DB_IBUF[0]
    SLICE_X12Y15         LUT5 (Prop_lut5_I2_O)        0.124     4.343 r  SH2_CU/PC[0]_i_2/O
                         net (fo=4, routed)           0.585     4.928    SH2_CU/PC[0]_i_2_n_0
    SLICE_X12Y16         LUT6 (Prop_lut6_I0_O)        0.124     5.052 f  SH2_CU/PC[0]_i_1/O
                         net (fo=2, routed)           0.174     5.226    SH2_CU/IR_reg[11]_0[0]
    SLICE_X12Y16         LUT6 (Prop_lut6_I5_O)        0.124     5.350 f  SH2_CU/AB_OBUF[0]_inst_i_1/O
                         net (fo=37, routed)          0.778     6.128    SH2_CU/AB_OBUF[0]
    SLICE_X11Y18         LUT6 (Prop_lut6_I5_O)        0.124     6.252 f  SH2_CU/DB_IOBUF[15]_inst_i_2/O
                         net (fo=21, routed)          0.384     6.636    SH2_CU/DB_IOBUF[15]_inst_i_2_n_0
    SLICE_X10Y19         LUT3 (Prop_lut3_I1_O)        0.124     6.760 r  SH2_CU/DB_IOBUF[15]_inst_i_3/O
                         net (fo=17, routed)          0.362     7.121    SH2_CU/DB_IOBUF[15]_inst_i_3_n_0
    SLICE_X10Y20         LUT4 (Prop_lut4_I3_O)        0.124     7.245 r  SH2_CU/DB_IOBUF[7]_inst_i_2/O
                         net (fo=16, routed)          0.679     7.924    SH2_CU/DB_IOBUF[7]_inst_i_2_n_0
    SLICE_X13Y15         LUT2 (Prop_lut2_I0_O)        0.124     8.048 r  SH2_CU/Registers[15][2]_i_17/O
                         net (fo=1, routed)           0.445     8.494    SH2_CU/Registers[15][2]_i_17_n_0
    SLICE_X12Y18         LUT6 (Prop_lut6_I4_O)        0.124     8.618 r  SH2_CU/Registers[15][2]_i_10/O
                         net (fo=1, routed)           0.306     8.924    SH2_CU/Registers[15][2]_i_10_n_0
    SLICE_X12Y19         LUT4 (Prop_lut4_I3_O)        0.124     9.048 r  SH2_CU/Registers[15][2]_i_5/O
                         net (fo=8, routed)           0.651     9.698    SH2_CU/Registers[15][2]_i_5_n_0
    SLICE_X10Y20         LUT6 (Prop_lut6_I1_O)        0.124     9.822 r  SH2_CU/Registers[15][2]_i_7/O
                         net (fo=3, routed)           0.817    10.640    SH2_CU/SH2_ALU/Generic_ALU/FBRes[2]
    SLICE_X11Y22         LUT5 (Prop_lut5_I1_O)        0.124    10.764 r  SH2_CU/Registers[15][4]_i_6/O
                         net (fo=3, routed)           0.430    11.193    SH2_CU/Registers[15][4]_i_6_n_0
    SLICE_X11Y22         LUT5 (Prop_lut5_I2_O)        0.124    11.317 r  SH2_CU/Registers[15][6]_i_6/O
                         net (fo=3, routed)           0.427    11.744    SH2_CU/Registers[15][6]_i_6_n_0
    SLICE_X10Y23         LUT5 (Prop_lut5_I2_O)        0.124    11.868 r  SH2_CU/Registers[15][8]_i_6/O
                         net (fo=3, routed)           0.470    12.338    SH2_CU/Registers[15][8]_i_6_n_0
    SLICE_X12Y23         LUT5 (Prop_lut5_I2_O)        0.124    12.462 r  SH2_CU/Registers[15][10]_i_6/O
                         net (fo=3, routed)           0.458    12.920    SH2_CU/Registers[15][10]_i_6_n_0
    SLICE_X13Y24         LUT5 (Prop_lut5_I2_O)        0.124    13.044 r  SH2_CU/Registers[15][12]_i_6/O
                         net (fo=3, routed)           0.329    13.373    SH2_CU/Registers[15][12]_i_6_n_0
    SLICE_X11Y24         LUT5 (Prop_lut5_I2_O)        0.124    13.497 r  SH2_CU/Registers[15][14]_i_6/O
                         net (fo=3, routed)           0.641    14.138    SH2_CU/Registers[15][14]_i_6_n_0
    SLICE_X10Y25         LUT5 (Prop_lut5_I2_O)        0.124    14.262 r  SH2_CU/Registers[15][16]_i_6/O
                         net (fo=3, routed)           0.325    14.587    SH2_CU/Registers[15][16]_i_6_n_0
    SLICE_X10Y27         LUT5 (Prop_lut5_I2_O)        0.124    14.711 r  SH2_CU/Registers[15][18]_i_6/O
                         net (fo=3, routed)           0.631    15.342    SH2_CU/Registers[15][18]_i_6_n_0
    SLICE_X10Y28         LUT5 (Prop_lut5_I2_O)        0.124    15.466 r  SH2_CU/Registers[15][20]_i_6/O
                         net (fo=3, routed)           0.444    15.910    SH2_CU/Registers[15][20]_i_6_n_0
    SLICE_X10Y29         LUT5 (Prop_lut5_I2_O)        0.124    16.034 r  SH2_CU/Registers[15][22]_i_6/O
                         net (fo=2, routed)           0.478    16.513    SH2_CU/Registers[15][22]_i_6_n_0
    SLICE_X9Y29          LUT3 (Prop_lut3_I2_O)        0.124    16.637 r  SH2_CU/Registers[15][23]_i_6/O
                         net (fo=2, routed)           0.166    16.803    SH2_CU/Registers[15][23]_i_6_n_0
    SLICE_X9Y29          LUT3 (Prop_lut3_I2_O)        0.124    16.927 r  SH2_CU/Registers[15][24]_i_6/O
                         net (fo=2, routed)           0.275    17.202    SH2_CU/Registers[15][24]_i_6_n_0
    SLICE_X9Y29          LUT3 (Prop_lut3_I1_O)        0.124    17.326 r  SH2_CU/Registers[15][25]_i_6/O
                         net (fo=2, routed)           0.511    17.836    SH2_CU/Registers[15][25]_i_6_n_0
    SLICE_X7Y29          LUT3 (Prop_lut3_I1_O)        0.124    17.960 r  SH2_CU/Registers[15][26]_i_6/O
                         net (fo=2, routed)           0.445    18.405    SH2_CU/Registers[15][26]_i_6_n_0
    SLICE_X7Y29          LUT3 (Prop_lut3_I1_O)        0.124    18.529 r  SH2_CU/Registers[15][27]_i_6/O
                         net (fo=2, routed)           0.512    19.041    SH2_CU/Registers[15][27]_i_6_n_0
    SLICE_X6Y29          LUT3 (Prop_lut3_I1_O)        0.124    19.165 r  SH2_CU/Registers[15][28]_i_6/O
                         net (fo=2, routed)           0.483    19.648    SH2_CU/Registers[15][28]_i_6_n_0
    SLICE_X5Y29          LUT3 (Prop_lut3_I1_O)        0.124    19.772 r  SH2_CU/Registers[15][29]_i_6/O
                         net (fo=2, routed)           0.362    20.135    SH2_CU/Registers[15][29]_i_6_n_0
    SLICE_X4Y29          LUT3 (Prop_lut3_I1_O)        0.124    20.259 r  SH2_CU/Registers[15][30]_i_15/O
                         net (fo=2, routed)           0.501    20.759    SH2_CU/Registers[15][30]_i_15_n_0
    SLICE_X4Y29          LUT6 (Prop_lut6_I3_O)        0.124    20.883 r  SH2_CU/Registers[15][30]_i_5/O
                         net (fo=20, routed)          0.767    21.650    SH2_CU/ALU_Result[30]
    SLICE_X5Y26          LUT3 (Prop_lut3_I0_O)        0.118    21.768 r  SH2_CU/Registers[3][30]_i_1/O
                         net (fo=1, routed)           0.473    22.242    SH2_RegArray/Generic_RegArray/Registers_reg[3][30]_0
    SLICE_X5Y27          FDRE                                         r  SH2_RegArray/Generic_RegArray/Registers_reg[3][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.798     0.798 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     2.660    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.751 r  clock_IBUF_BUFG_inst/O
                         net (fo=811, routed)         1.496     4.247    SH2_RegArray/Generic_RegArray/clock_IBUF_BUFG
    SLICE_X5Y27          FDRE                                         r  SH2_RegArray/Generic_RegArray/Registers_reg[3][30]/C

Slack:                    inf
  Source:                 DB[0]
                            (input port)
  Destination:            SH2_RegArray/Generic_RegArray/Registers_reg[5][30]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@0.500ns period=20.210ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.183ns  (logic 4.646ns (20.944%)  route 17.537ns (79.056%))
  Logic Levels:           31  (IBUF=1 LUT2=1 LUT3=10 LUT4=2 LUT5=11 LUT6=6)
  Clock Path Skew:        4.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.252ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 r  DB[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    DB_IOBUF[0]_inst/IO
    V9                   IBUF (Prop_ibuf_I_O)         0.934     0.934 r  DB_IOBUF[0]_inst/IBUF/O
                         net (fo=9, routed)           3.285     4.219    SH2_CU/DB_IBUF[0]
    SLICE_X12Y15         LUT5 (Prop_lut5_I2_O)        0.124     4.343 r  SH2_CU/PC[0]_i_2/O
                         net (fo=4, routed)           0.585     4.928    SH2_CU/PC[0]_i_2_n_0
    SLICE_X12Y16         LUT6 (Prop_lut6_I0_O)        0.124     5.052 f  SH2_CU/PC[0]_i_1/O
                         net (fo=2, routed)           0.174     5.226    SH2_CU/IR_reg[11]_0[0]
    SLICE_X12Y16         LUT6 (Prop_lut6_I5_O)        0.124     5.350 f  SH2_CU/AB_OBUF[0]_inst_i_1/O
                         net (fo=37, routed)          0.778     6.128    SH2_CU/AB_OBUF[0]
    SLICE_X11Y18         LUT6 (Prop_lut6_I5_O)        0.124     6.252 f  SH2_CU/DB_IOBUF[15]_inst_i_2/O
                         net (fo=21, routed)          0.384     6.636    SH2_CU/DB_IOBUF[15]_inst_i_2_n_0
    SLICE_X10Y19         LUT3 (Prop_lut3_I1_O)        0.124     6.760 r  SH2_CU/DB_IOBUF[15]_inst_i_3/O
                         net (fo=17, routed)          0.362     7.121    SH2_CU/DB_IOBUF[15]_inst_i_3_n_0
    SLICE_X10Y20         LUT4 (Prop_lut4_I3_O)        0.124     7.245 r  SH2_CU/DB_IOBUF[7]_inst_i_2/O
                         net (fo=16, routed)          0.679     7.924    SH2_CU/DB_IOBUF[7]_inst_i_2_n_0
    SLICE_X13Y15         LUT2 (Prop_lut2_I0_O)        0.124     8.048 r  SH2_CU/Registers[15][2]_i_17/O
                         net (fo=1, routed)           0.445     8.494    SH2_CU/Registers[15][2]_i_17_n_0
    SLICE_X12Y18         LUT6 (Prop_lut6_I4_O)        0.124     8.618 r  SH2_CU/Registers[15][2]_i_10/O
                         net (fo=1, routed)           0.306     8.924    SH2_CU/Registers[15][2]_i_10_n_0
    SLICE_X12Y19         LUT4 (Prop_lut4_I3_O)        0.124     9.048 r  SH2_CU/Registers[15][2]_i_5/O
                         net (fo=8, routed)           0.651     9.698    SH2_CU/Registers[15][2]_i_5_n_0
    SLICE_X10Y20         LUT6 (Prop_lut6_I1_O)        0.124     9.822 r  SH2_CU/Registers[15][2]_i_7/O
                         net (fo=3, routed)           0.817    10.640    SH2_CU/SH2_ALU/Generic_ALU/FBRes[2]
    SLICE_X11Y22         LUT5 (Prop_lut5_I1_O)        0.124    10.764 r  SH2_CU/Registers[15][4]_i_6/O
                         net (fo=3, routed)           0.430    11.193    SH2_CU/Registers[15][4]_i_6_n_0
    SLICE_X11Y22         LUT5 (Prop_lut5_I2_O)        0.124    11.317 r  SH2_CU/Registers[15][6]_i_6/O
                         net (fo=3, routed)           0.427    11.744    SH2_CU/Registers[15][6]_i_6_n_0
    SLICE_X10Y23         LUT5 (Prop_lut5_I2_O)        0.124    11.868 r  SH2_CU/Registers[15][8]_i_6/O
                         net (fo=3, routed)           0.470    12.338    SH2_CU/Registers[15][8]_i_6_n_0
    SLICE_X12Y23         LUT5 (Prop_lut5_I2_O)        0.124    12.462 r  SH2_CU/Registers[15][10]_i_6/O
                         net (fo=3, routed)           0.458    12.920    SH2_CU/Registers[15][10]_i_6_n_0
    SLICE_X13Y24         LUT5 (Prop_lut5_I2_O)        0.124    13.044 r  SH2_CU/Registers[15][12]_i_6/O
                         net (fo=3, routed)           0.329    13.373    SH2_CU/Registers[15][12]_i_6_n_0
    SLICE_X11Y24         LUT5 (Prop_lut5_I2_O)        0.124    13.497 r  SH2_CU/Registers[15][14]_i_6/O
                         net (fo=3, routed)           0.641    14.138    SH2_CU/Registers[15][14]_i_6_n_0
    SLICE_X10Y25         LUT5 (Prop_lut5_I2_O)        0.124    14.262 r  SH2_CU/Registers[15][16]_i_6/O
                         net (fo=3, routed)           0.325    14.587    SH2_CU/Registers[15][16]_i_6_n_0
    SLICE_X10Y27         LUT5 (Prop_lut5_I2_O)        0.124    14.711 r  SH2_CU/Registers[15][18]_i_6/O
                         net (fo=3, routed)           0.631    15.342    SH2_CU/Registers[15][18]_i_6_n_0
    SLICE_X10Y28         LUT5 (Prop_lut5_I2_O)        0.124    15.466 r  SH2_CU/Registers[15][20]_i_6/O
                         net (fo=3, routed)           0.444    15.910    SH2_CU/Registers[15][20]_i_6_n_0
    SLICE_X10Y29         LUT5 (Prop_lut5_I2_O)        0.124    16.034 r  SH2_CU/Registers[15][22]_i_6/O
                         net (fo=2, routed)           0.478    16.513    SH2_CU/Registers[15][22]_i_6_n_0
    SLICE_X9Y29          LUT3 (Prop_lut3_I2_O)        0.124    16.637 r  SH2_CU/Registers[15][23]_i_6/O
                         net (fo=2, routed)           0.166    16.803    SH2_CU/Registers[15][23]_i_6_n_0
    SLICE_X9Y29          LUT3 (Prop_lut3_I2_O)        0.124    16.927 r  SH2_CU/Registers[15][24]_i_6/O
                         net (fo=2, routed)           0.275    17.202    SH2_CU/Registers[15][24]_i_6_n_0
    SLICE_X9Y29          LUT3 (Prop_lut3_I1_O)        0.124    17.326 r  SH2_CU/Registers[15][25]_i_6/O
                         net (fo=2, routed)           0.511    17.836    SH2_CU/Registers[15][25]_i_6_n_0
    SLICE_X7Y29          LUT3 (Prop_lut3_I1_O)        0.124    17.960 r  SH2_CU/Registers[15][26]_i_6/O
                         net (fo=2, routed)           0.445    18.405    SH2_CU/Registers[15][26]_i_6_n_0
    SLICE_X7Y29          LUT3 (Prop_lut3_I1_O)        0.124    18.529 r  SH2_CU/Registers[15][27]_i_6/O
                         net (fo=2, routed)           0.512    19.041    SH2_CU/Registers[15][27]_i_6_n_0
    SLICE_X6Y29          LUT3 (Prop_lut3_I1_O)        0.124    19.165 r  SH2_CU/Registers[15][28]_i_6/O
                         net (fo=2, routed)           0.483    19.648    SH2_CU/Registers[15][28]_i_6_n_0
    SLICE_X5Y29          LUT3 (Prop_lut3_I1_O)        0.124    19.772 r  SH2_CU/Registers[15][29]_i_6/O
                         net (fo=2, routed)           0.362    20.135    SH2_CU/Registers[15][29]_i_6_n_0
    SLICE_X4Y29          LUT3 (Prop_lut3_I1_O)        0.124    20.259 r  SH2_CU/Registers[15][30]_i_15/O
                         net (fo=2, routed)           0.501    20.759    SH2_CU/Registers[15][30]_i_15_n_0
    SLICE_X4Y29          LUT6 (Prop_lut6_I3_O)        0.124    20.883 r  SH2_CU/Registers[15][30]_i_5/O
                         net (fo=20, routed)          0.668    21.551    SH2_CU/ALU_Result[30]
    SLICE_X2Y31          LUT3 (Prop_lut3_I0_O)        0.116    21.667 r  SH2_CU/Registers[5][30]_i_1/O
                         net (fo=1, routed)           0.516    22.183    SH2_RegArray/Generic_RegArray/Registers_reg[5][30]_0
    SLICE_X1Y31          FDRE                                         r  SH2_RegArray/Generic_RegArray/Registers_reg[5][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.798     0.798 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     2.660    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.751 r  clock_IBUF_BUFG_inst/O
                         net (fo=811, routed)         1.501     4.252    SH2_RegArray/Generic_RegArray/clock_IBUF_BUFG
    SLICE_X1Y31          FDRE                                         r  SH2_RegArray/Generic_RegArray/Registers_reg[5][30]/C

Slack:                    inf
  Source:                 DB[0]
                            (input port)
  Destination:            SH2_RegArray/Generic_RegArray/Registers_reg[1][30]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@0.500ns period=20.210ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.138ns  (logic 4.650ns (21.005%)  route 17.488ns (78.995%))
  Logic Levels:           31  (IBUF=1 LUT2=1 LUT3=10 LUT4=2 LUT5=11 LUT6=6)
  Clock Path Skew:        4.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.253ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 r  DB[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    DB_IOBUF[0]_inst/IO
    V9                   IBUF (Prop_ibuf_I_O)         0.934     0.934 r  DB_IOBUF[0]_inst/IBUF/O
                         net (fo=9, routed)           3.285     4.219    SH2_CU/DB_IBUF[0]
    SLICE_X12Y15         LUT5 (Prop_lut5_I2_O)        0.124     4.343 r  SH2_CU/PC[0]_i_2/O
                         net (fo=4, routed)           0.585     4.928    SH2_CU/PC[0]_i_2_n_0
    SLICE_X12Y16         LUT6 (Prop_lut6_I0_O)        0.124     5.052 f  SH2_CU/PC[0]_i_1/O
                         net (fo=2, routed)           0.174     5.226    SH2_CU/IR_reg[11]_0[0]
    SLICE_X12Y16         LUT6 (Prop_lut6_I5_O)        0.124     5.350 f  SH2_CU/AB_OBUF[0]_inst_i_1/O
                         net (fo=37, routed)          0.778     6.128    SH2_CU/AB_OBUF[0]
    SLICE_X11Y18         LUT6 (Prop_lut6_I5_O)        0.124     6.252 f  SH2_CU/DB_IOBUF[15]_inst_i_2/O
                         net (fo=21, routed)          0.384     6.636    SH2_CU/DB_IOBUF[15]_inst_i_2_n_0
    SLICE_X10Y19         LUT3 (Prop_lut3_I1_O)        0.124     6.760 r  SH2_CU/DB_IOBUF[15]_inst_i_3/O
                         net (fo=17, routed)          0.362     7.121    SH2_CU/DB_IOBUF[15]_inst_i_3_n_0
    SLICE_X10Y20         LUT4 (Prop_lut4_I3_O)        0.124     7.245 r  SH2_CU/DB_IOBUF[7]_inst_i_2/O
                         net (fo=16, routed)          0.679     7.924    SH2_CU/DB_IOBUF[7]_inst_i_2_n_0
    SLICE_X13Y15         LUT2 (Prop_lut2_I0_O)        0.124     8.048 r  SH2_CU/Registers[15][2]_i_17/O
                         net (fo=1, routed)           0.445     8.494    SH2_CU/Registers[15][2]_i_17_n_0
    SLICE_X12Y18         LUT6 (Prop_lut6_I4_O)        0.124     8.618 r  SH2_CU/Registers[15][2]_i_10/O
                         net (fo=1, routed)           0.306     8.924    SH2_CU/Registers[15][2]_i_10_n_0
    SLICE_X12Y19         LUT4 (Prop_lut4_I3_O)        0.124     9.048 r  SH2_CU/Registers[15][2]_i_5/O
                         net (fo=8, routed)           0.651     9.698    SH2_CU/Registers[15][2]_i_5_n_0
    SLICE_X10Y20         LUT6 (Prop_lut6_I1_O)        0.124     9.822 r  SH2_CU/Registers[15][2]_i_7/O
                         net (fo=3, routed)           0.817    10.640    SH2_CU/SH2_ALU/Generic_ALU/FBRes[2]
    SLICE_X11Y22         LUT5 (Prop_lut5_I1_O)        0.124    10.764 r  SH2_CU/Registers[15][4]_i_6/O
                         net (fo=3, routed)           0.430    11.193    SH2_CU/Registers[15][4]_i_6_n_0
    SLICE_X11Y22         LUT5 (Prop_lut5_I2_O)        0.124    11.317 r  SH2_CU/Registers[15][6]_i_6/O
                         net (fo=3, routed)           0.427    11.744    SH2_CU/Registers[15][6]_i_6_n_0
    SLICE_X10Y23         LUT5 (Prop_lut5_I2_O)        0.124    11.868 r  SH2_CU/Registers[15][8]_i_6/O
                         net (fo=3, routed)           0.470    12.338    SH2_CU/Registers[15][8]_i_6_n_0
    SLICE_X12Y23         LUT5 (Prop_lut5_I2_O)        0.124    12.462 r  SH2_CU/Registers[15][10]_i_6/O
                         net (fo=3, routed)           0.458    12.920    SH2_CU/Registers[15][10]_i_6_n_0
    SLICE_X13Y24         LUT5 (Prop_lut5_I2_O)        0.124    13.044 r  SH2_CU/Registers[15][12]_i_6/O
                         net (fo=3, routed)           0.329    13.373    SH2_CU/Registers[15][12]_i_6_n_0
    SLICE_X11Y24         LUT5 (Prop_lut5_I2_O)        0.124    13.497 r  SH2_CU/Registers[15][14]_i_6/O
                         net (fo=3, routed)           0.641    14.138    SH2_CU/Registers[15][14]_i_6_n_0
    SLICE_X10Y25         LUT5 (Prop_lut5_I2_O)        0.124    14.262 r  SH2_CU/Registers[15][16]_i_6/O
                         net (fo=3, routed)           0.325    14.587    SH2_CU/Registers[15][16]_i_6_n_0
    SLICE_X10Y27         LUT5 (Prop_lut5_I2_O)        0.124    14.711 r  SH2_CU/Registers[15][18]_i_6/O
                         net (fo=3, routed)           0.631    15.342    SH2_CU/Registers[15][18]_i_6_n_0
    SLICE_X10Y28         LUT5 (Prop_lut5_I2_O)        0.124    15.466 r  SH2_CU/Registers[15][20]_i_6/O
                         net (fo=3, routed)           0.444    15.910    SH2_CU/Registers[15][20]_i_6_n_0
    SLICE_X10Y29         LUT5 (Prop_lut5_I2_O)        0.124    16.034 r  SH2_CU/Registers[15][22]_i_6/O
                         net (fo=2, routed)           0.478    16.513    SH2_CU/Registers[15][22]_i_6_n_0
    SLICE_X9Y29          LUT3 (Prop_lut3_I2_O)        0.124    16.637 r  SH2_CU/Registers[15][23]_i_6/O
                         net (fo=2, routed)           0.166    16.803    SH2_CU/Registers[15][23]_i_6_n_0
    SLICE_X9Y29          LUT3 (Prop_lut3_I2_O)        0.124    16.927 r  SH2_CU/Registers[15][24]_i_6/O
                         net (fo=2, routed)           0.275    17.202    SH2_CU/Registers[15][24]_i_6_n_0
    SLICE_X9Y29          LUT3 (Prop_lut3_I1_O)        0.124    17.326 r  SH2_CU/Registers[15][25]_i_6/O
                         net (fo=2, routed)           0.511    17.836    SH2_CU/Registers[15][25]_i_6_n_0
    SLICE_X7Y29          LUT3 (Prop_lut3_I1_O)        0.124    17.960 r  SH2_CU/Registers[15][26]_i_6/O
                         net (fo=2, routed)           0.445    18.405    SH2_CU/Registers[15][26]_i_6_n_0
    SLICE_X7Y29          LUT3 (Prop_lut3_I1_O)        0.124    18.529 r  SH2_CU/Registers[15][27]_i_6/O
                         net (fo=2, routed)           0.512    19.041    SH2_CU/Registers[15][27]_i_6_n_0
    SLICE_X6Y29          LUT3 (Prop_lut3_I1_O)        0.124    19.165 r  SH2_CU/Registers[15][28]_i_6/O
                         net (fo=2, routed)           0.483    19.648    SH2_CU/Registers[15][28]_i_6_n_0
    SLICE_X5Y29          LUT3 (Prop_lut3_I1_O)        0.124    19.772 r  SH2_CU/Registers[15][29]_i_6/O
                         net (fo=2, routed)           0.362    20.135    SH2_CU/Registers[15][29]_i_6_n_0
    SLICE_X4Y29          LUT3 (Prop_lut3_I1_O)        0.124    20.259 r  SH2_CU/Registers[15][30]_i_15/O
                         net (fo=2, routed)           0.501    20.759    SH2_CU/Registers[15][30]_i_15_n_0
    SLICE_X4Y29          LUT6 (Prop_lut6_I3_O)        0.124    20.883 r  SH2_CU/Registers[15][30]_i_5/O
                         net (fo=20, routed)          0.651    21.534    SH2_CU/ALU_Result[30]
    SLICE_X4Y30          LUT3 (Prop_lut3_I0_O)        0.120    21.654 r  SH2_CU/Registers[1][30]_i_1/O
                         net (fo=1, routed)           0.483    22.138    SH2_RegArray/Generic_RegArray/Registers_reg[1][30]_0
    SLICE_X4Y32          FDRE                                         r  SH2_RegArray/Generic_RegArray/Registers_reg[1][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.798     0.798 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     2.660    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.751 r  clock_IBUF_BUFG_inst/O
                         net (fo=811, routed)         1.502     4.253    SH2_RegArray/Generic_RegArray/clock_IBUF_BUFG
    SLICE_X4Y32          FDRE                                         r  SH2_RegArray/Generic_RegArray/Registers_reg[1][30]/C

Slack:                    inf
  Source:                 DB[0]
                            (input port)
  Destination:            SH2_RegArray/Generic_RegArray/Registers_reg[14][30]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@0.500ns period=20.210ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.075ns  (logic 4.679ns (21.196%)  route 17.396ns (78.804%))
  Logic Levels:           31  (IBUF=1 LUT2=1 LUT3=10 LUT4=2 LUT5=11 LUT6=6)
  Clock Path Skew:        4.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.251ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 r  DB[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    DB_IOBUF[0]_inst/IO
    V9                   IBUF (Prop_ibuf_I_O)         0.934     0.934 r  DB_IOBUF[0]_inst/IBUF/O
                         net (fo=9, routed)           3.285     4.219    SH2_CU/DB_IBUF[0]
    SLICE_X12Y15         LUT5 (Prop_lut5_I2_O)        0.124     4.343 r  SH2_CU/PC[0]_i_2/O
                         net (fo=4, routed)           0.585     4.928    SH2_CU/PC[0]_i_2_n_0
    SLICE_X12Y16         LUT6 (Prop_lut6_I0_O)        0.124     5.052 f  SH2_CU/PC[0]_i_1/O
                         net (fo=2, routed)           0.174     5.226    SH2_CU/IR_reg[11]_0[0]
    SLICE_X12Y16         LUT6 (Prop_lut6_I5_O)        0.124     5.350 f  SH2_CU/AB_OBUF[0]_inst_i_1/O
                         net (fo=37, routed)          0.778     6.128    SH2_CU/AB_OBUF[0]
    SLICE_X11Y18         LUT6 (Prop_lut6_I5_O)        0.124     6.252 f  SH2_CU/DB_IOBUF[15]_inst_i_2/O
                         net (fo=21, routed)          0.384     6.636    SH2_CU/DB_IOBUF[15]_inst_i_2_n_0
    SLICE_X10Y19         LUT3 (Prop_lut3_I1_O)        0.124     6.760 r  SH2_CU/DB_IOBUF[15]_inst_i_3/O
                         net (fo=17, routed)          0.362     7.121    SH2_CU/DB_IOBUF[15]_inst_i_3_n_0
    SLICE_X10Y20         LUT4 (Prop_lut4_I3_O)        0.124     7.245 r  SH2_CU/DB_IOBUF[7]_inst_i_2/O
                         net (fo=16, routed)          0.679     7.924    SH2_CU/DB_IOBUF[7]_inst_i_2_n_0
    SLICE_X13Y15         LUT2 (Prop_lut2_I0_O)        0.124     8.048 r  SH2_CU/Registers[15][2]_i_17/O
                         net (fo=1, routed)           0.445     8.494    SH2_CU/Registers[15][2]_i_17_n_0
    SLICE_X12Y18         LUT6 (Prop_lut6_I4_O)        0.124     8.618 r  SH2_CU/Registers[15][2]_i_10/O
                         net (fo=1, routed)           0.306     8.924    SH2_CU/Registers[15][2]_i_10_n_0
    SLICE_X12Y19         LUT4 (Prop_lut4_I3_O)        0.124     9.048 r  SH2_CU/Registers[15][2]_i_5/O
                         net (fo=8, routed)           0.651     9.698    SH2_CU/Registers[15][2]_i_5_n_0
    SLICE_X10Y20         LUT6 (Prop_lut6_I1_O)        0.124     9.822 r  SH2_CU/Registers[15][2]_i_7/O
                         net (fo=3, routed)           0.817    10.640    SH2_CU/SH2_ALU/Generic_ALU/FBRes[2]
    SLICE_X11Y22         LUT5 (Prop_lut5_I1_O)        0.124    10.764 r  SH2_CU/Registers[15][4]_i_6/O
                         net (fo=3, routed)           0.430    11.193    SH2_CU/Registers[15][4]_i_6_n_0
    SLICE_X11Y22         LUT5 (Prop_lut5_I2_O)        0.124    11.317 r  SH2_CU/Registers[15][6]_i_6/O
                         net (fo=3, routed)           0.427    11.744    SH2_CU/Registers[15][6]_i_6_n_0
    SLICE_X10Y23         LUT5 (Prop_lut5_I2_O)        0.124    11.868 r  SH2_CU/Registers[15][8]_i_6/O
                         net (fo=3, routed)           0.470    12.338    SH2_CU/Registers[15][8]_i_6_n_0
    SLICE_X12Y23         LUT5 (Prop_lut5_I2_O)        0.124    12.462 r  SH2_CU/Registers[15][10]_i_6/O
                         net (fo=3, routed)           0.458    12.920    SH2_CU/Registers[15][10]_i_6_n_0
    SLICE_X13Y24         LUT5 (Prop_lut5_I2_O)        0.124    13.044 r  SH2_CU/Registers[15][12]_i_6/O
                         net (fo=3, routed)           0.329    13.373    SH2_CU/Registers[15][12]_i_6_n_0
    SLICE_X11Y24         LUT5 (Prop_lut5_I2_O)        0.124    13.497 r  SH2_CU/Registers[15][14]_i_6/O
                         net (fo=3, routed)           0.641    14.138    SH2_CU/Registers[15][14]_i_6_n_0
    SLICE_X10Y25         LUT5 (Prop_lut5_I2_O)        0.124    14.262 r  SH2_CU/Registers[15][16]_i_6/O
                         net (fo=3, routed)           0.325    14.587    SH2_CU/Registers[15][16]_i_6_n_0
    SLICE_X10Y27         LUT5 (Prop_lut5_I2_O)        0.124    14.711 r  SH2_CU/Registers[15][18]_i_6/O
                         net (fo=3, routed)           0.631    15.342    SH2_CU/Registers[15][18]_i_6_n_0
    SLICE_X10Y28         LUT5 (Prop_lut5_I2_O)        0.124    15.466 r  SH2_CU/Registers[15][20]_i_6/O
                         net (fo=3, routed)           0.444    15.910    SH2_CU/Registers[15][20]_i_6_n_0
    SLICE_X10Y29         LUT5 (Prop_lut5_I2_O)        0.124    16.034 r  SH2_CU/Registers[15][22]_i_6/O
                         net (fo=2, routed)           0.478    16.513    SH2_CU/Registers[15][22]_i_6_n_0
    SLICE_X9Y29          LUT3 (Prop_lut3_I2_O)        0.124    16.637 r  SH2_CU/Registers[15][23]_i_6/O
                         net (fo=2, routed)           0.166    16.803    SH2_CU/Registers[15][23]_i_6_n_0
    SLICE_X9Y29          LUT3 (Prop_lut3_I2_O)        0.124    16.927 r  SH2_CU/Registers[15][24]_i_6/O
                         net (fo=2, routed)           0.275    17.202    SH2_CU/Registers[15][24]_i_6_n_0
    SLICE_X9Y29          LUT3 (Prop_lut3_I1_O)        0.124    17.326 r  SH2_CU/Registers[15][25]_i_6/O
                         net (fo=2, routed)           0.511    17.836    SH2_CU/Registers[15][25]_i_6_n_0
    SLICE_X7Y29          LUT3 (Prop_lut3_I1_O)        0.124    17.960 r  SH2_CU/Registers[15][26]_i_6/O
                         net (fo=2, routed)           0.445    18.405    SH2_CU/Registers[15][26]_i_6_n_0
    SLICE_X7Y29          LUT3 (Prop_lut3_I1_O)        0.124    18.529 r  SH2_CU/Registers[15][27]_i_6/O
                         net (fo=2, routed)           0.512    19.041    SH2_CU/Registers[15][27]_i_6_n_0
    SLICE_X6Y29          LUT3 (Prop_lut3_I1_O)        0.124    19.165 r  SH2_CU/Registers[15][28]_i_6/O
                         net (fo=2, routed)           0.483    19.648    SH2_CU/Registers[15][28]_i_6_n_0
    SLICE_X5Y29          LUT3 (Prop_lut3_I1_O)        0.124    19.772 r  SH2_CU/Registers[15][29]_i_6/O
                         net (fo=2, routed)           0.362    20.135    SH2_CU/Registers[15][29]_i_6_n_0
    SLICE_X4Y29          LUT3 (Prop_lut3_I1_O)        0.124    20.259 r  SH2_CU/Registers[15][30]_i_15/O
                         net (fo=2, routed)           0.501    20.759    SH2_CU/Registers[15][30]_i_15_n_0
    SLICE_X4Y29          LUT6 (Prop_lut6_I3_O)        0.124    20.883 r  SH2_CU/Registers[15][30]_i_5/O
                         net (fo=20, routed)          1.043    21.926    SH2_CU/ALU_Result[30]
    SLICE_X4Y31          LUT3 (Prop_lut3_I0_O)        0.149    22.075 r  SH2_CU/Registers[14][30]_i_1/O
                         net (fo=1, routed)           0.000    22.075    SH2_RegArray/Generic_RegArray/Registers_reg[14][30]_0
    SLICE_X4Y31          FDRE                                         r  SH2_RegArray/Generic_RegArray/Registers_reg[14][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.798     0.798 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     2.660    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.751 r  clock_IBUF_BUFG_inst/O
                         net (fo=811, routed)         1.500     4.251    SH2_RegArray/Generic_RegArray/clock_IBUF_BUFG
    SLICE_X4Y31          FDRE                                         r  SH2_RegArray/Generic_RegArray/Registers_reg[14][30]/C

Slack:                    inf
  Source:                 DB[0]
                            (input port)
  Destination:            SH2_RegArray/Generic_RegArray/Registers_reg[13][30]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@0.500ns period=20.210ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.976ns  (logic 4.648ns (21.151%)  route 17.328ns (78.849%))
  Logic Levels:           31  (IBUF=1 LUT2=1 LUT3=10 LUT4=2 LUT5=11 LUT6=6)
  Clock Path Skew:        4.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.248ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 r  DB[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    DB_IOBUF[0]_inst/IO
    V9                   IBUF (Prop_ibuf_I_O)         0.934     0.934 r  DB_IOBUF[0]_inst/IBUF/O
                         net (fo=9, routed)           3.285     4.219    SH2_CU/DB_IBUF[0]
    SLICE_X12Y15         LUT5 (Prop_lut5_I2_O)        0.124     4.343 r  SH2_CU/PC[0]_i_2/O
                         net (fo=4, routed)           0.585     4.928    SH2_CU/PC[0]_i_2_n_0
    SLICE_X12Y16         LUT6 (Prop_lut6_I0_O)        0.124     5.052 f  SH2_CU/PC[0]_i_1/O
                         net (fo=2, routed)           0.174     5.226    SH2_CU/IR_reg[11]_0[0]
    SLICE_X12Y16         LUT6 (Prop_lut6_I5_O)        0.124     5.350 f  SH2_CU/AB_OBUF[0]_inst_i_1/O
                         net (fo=37, routed)          0.778     6.128    SH2_CU/AB_OBUF[0]
    SLICE_X11Y18         LUT6 (Prop_lut6_I5_O)        0.124     6.252 f  SH2_CU/DB_IOBUF[15]_inst_i_2/O
                         net (fo=21, routed)          0.384     6.636    SH2_CU/DB_IOBUF[15]_inst_i_2_n_0
    SLICE_X10Y19         LUT3 (Prop_lut3_I1_O)        0.124     6.760 r  SH2_CU/DB_IOBUF[15]_inst_i_3/O
                         net (fo=17, routed)          0.362     7.121    SH2_CU/DB_IOBUF[15]_inst_i_3_n_0
    SLICE_X10Y20         LUT4 (Prop_lut4_I3_O)        0.124     7.245 r  SH2_CU/DB_IOBUF[7]_inst_i_2/O
                         net (fo=16, routed)          0.679     7.924    SH2_CU/DB_IOBUF[7]_inst_i_2_n_0
    SLICE_X13Y15         LUT2 (Prop_lut2_I0_O)        0.124     8.048 r  SH2_CU/Registers[15][2]_i_17/O
                         net (fo=1, routed)           0.445     8.494    SH2_CU/Registers[15][2]_i_17_n_0
    SLICE_X12Y18         LUT6 (Prop_lut6_I4_O)        0.124     8.618 r  SH2_CU/Registers[15][2]_i_10/O
                         net (fo=1, routed)           0.306     8.924    SH2_CU/Registers[15][2]_i_10_n_0
    SLICE_X12Y19         LUT4 (Prop_lut4_I3_O)        0.124     9.048 r  SH2_CU/Registers[15][2]_i_5/O
                         net (fo=8, routed)           0.651     9.698    SH2_CU/Registers[15][2]_i_5_n_0
    SLICE_X10Y20         LUT6 (Prop_lut6_I1_O)        0.124     9.822 r  SH2_CU/Registers[15][2]_i_7/O
                         net (fo=3, routed)           0.817    10.640    SH2_CU/SH2_ALU/Generic_ALU/FBRes[2]
    SLICE_X11Y22         LUT5 (Prop_lut5_I1_O)        0.124    10.764 r  SH2_CU/Registers[15][4]_i_6/O
                         net (fo=3, routed)           0.430    11.193    SH2_CU/Registers[15][4]_i_6_n_0
    SLICE_X11Y22         LUT5 (Prop_lut5_I2_O)        0.124    11.317 r  SH2_CU/Registers[15][6]_i_6/O
                         net (fo=3, routed)           0.427    11.744    SH2_CU/Registers[15][6]_i_6_n_0
    SLICE_X10Y23         LUT5 (Prop_lut5_I2_O)        0.124    11.868 r  SH2_CU/Registers[15][8]_i_6/O
                         net (fo=3, routed)           0.470    12.338    SH2_CU/Registers[15][8]_i_6_n_0
    SLICE_X12Y23         LUT5 (Prop_lut5_I2_O)        0.124    12.462 r  SH2_CU/Registers[15][10]_i_6/O
                         net (fo=3, routed)           0.458    12.920    SH2_CU/Registers[15][10]_i_6_n_0
    SLICE_X13Y24         LUT5 (Prop_lut5_I2_O)        0.124    13.044 r  SH2_CU/Registers[15][12]_i_6/O
                         net (fo=3, routed)           0.329    13.373    SH2_CU/Registers[15][12]_i_6_n_0
    SLICE_X11Y24         LUT5 (Prop_lut5_I2_O)        0.124    13.497 r  SH2_CU/Registers[15][14]_i_6/O
                         net (fo=3, routed)           0.641    14.138    SH2_CU/Registers[15][14]_i_6_n_0
    SLICE_X10Y25         LUT5 (Prop_lut5_I2_O)        0.124    14.262 r  SH2_CU/Registers[15][16]_i_6/O
                         net (fo=3, routed)           0.325    14.587    SH2_CU/Registers[15][16]_i_6_n_0
    SLICE_X10Y27         LUT5 (Prop_lut5_I2_O)        0.124    14.711 r  SH2_CU/Registers[15][18]_i_6/O
                         net (fo=3, routed)           0.631    15.342    SH2_CU/Registers[15][18]_i_6_n_0
    SLICE_X10Y28         LUT5 (Prop_lut5_I2_O)        0.124    15.466 r  SH2_CU/Registers[15][20]_i_6/O
                         net (fo=3, routed)           0.444    15.910    SH2_CU/Registers[15][20]_i_6_n_0
    SLICE_X10Y29         LUT5 (Prop_lut5_I2_O)        0.124    16.034 r  SH2_CU/Registers[15][22]_i_6/O
                         net (fo=2, routed)           0.478    16.513    SH2_CU/Registers[15][22]_i_6_n_0
    SLICE_X9Y29          LUT3 (Prop_lut3_I2_O)        0.124    16.637 r  SH2_CU/Registers[15][23]_i_6/O
                         net (fo=2, routed)           0.166    16.803    SH2_CU/Registers[15][23]_i_6_n_0
    SLICE_X9Y29          LUT3 (Prop_lut3_I2_O)        0.124    16.927 r  SH2_CU/Registers[15][24]_i_6/O
                         net (fo=2, routed)           0.275    17.202    SH2_CU/Registers[15][24]_i_6_n_0
    SLICE_X9Y29          LUT3 (Prop_lut3_I1_O)        0.124    17.326 r  SH2_CU/Registers[15][25]_i_6/O
                         net (fo=2, routed)           0.511    17.836    SH2_CU/Registers[15][25]_i_6_n_0
    SLICE_X7Y29          LUT3 (Prop_lut3_I1_O)        0.124    17.960 r  SH2_CU/Registers[15][26]_i_6/O
                         net (fo=2, routed)           0.445    18.405    SH2_CU/Registers[15][26]_i_6_n_0
    SLICE_X7Y29          LUT3 (Prop_lut3_I1_O)        0.124    18.529 r  SH2_CU/Registers[15][27]_i_6/O
                         net (fo=2, routed)           0.512    19.041    SH2_CU/Registers[15][27]_i_6_n_0
    SLICE_X6Y29          LUT3 (Prop_lut3_I1_O)        0.124    19.165 r  SH2_CU/Registers[15][28]_i_6/O
                         net (fo=2, routed)           0.483    19.648    SH2_CU/Registers[15][28]_i_6_n_0
    SLICE_X5Y29          LUT3 (Prop_lut3_I1_O)        0.124    19.772 r  SH2_CU/Registers[15][29]_i_6/O
                         net (fo=2, routed)           0.362    20.135    SH2_CU/Registers[15][29]_i_6_n_0
    SLICE_X4Y29          LUT3 (Prop_lut3_I1_O)        0.124    20.259 r  SH2_CU/Registers[15][30]_i_15/O
                         net (fo=2, routed)           0.501    20.759    SH2_CU/Registers[15][30]_i_15_n_0
    SLICE_X4Y29          LUT6 (Prop_lut6_I3_O)        0.124    20.883 r  SH2_CU/Registers[15][30]_i_5/O
                         net (fo=20, routed)          0.631    21.514    SH2_CU/ALU_Result[30]
    SLICE_X3Y28          LUT3 (Prop_lut3_I0_O)        0.118    21.632 r  SH2_CU/Registers[13][30]_i_1/O
                         net (fo=1, routed)           0.344    21.976    SH2_RegArray/Generic_RegArray/Registers_reg[13][30]_0
    SLICE_X3Y27          FDRE                                         r  SH2_RegArray/Generic_RegArray/Registers_reg[13][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.798     0.798 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     2.660    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.751 r  clock_IBUF_BUFG_inst/O
                         net (fo=811, routed)         1.497     4.248    SH2_RegArray/Generic_RegArray/clock_IBUF_BUFG
    SLICE_X3Y27          FDRE                                         r  SH2_RegArray/Generic_RegArray/Registers_reg[13][30]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            SH2_DAU/VBR_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@0.500ns period=20.210ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.091ns  (logic 0.202ns (18.514%)  route 0.889ns (81.486%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.920ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.920ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    H18                  IBUF (Prop_ibuf_I_O)         0.157     0.157 f  Reset_IBUF_inst/O
                         net (fo=15, routed)          0.633     0.790    SH2_DAU/Reset_IBUF
    SLICE_X4Y32          LUT1 (Prop_lut1_I0_O)        0.045     0.835 r  SH2_DAU/VBR[31]_i_1/O
                         net (fo=51, routed)          0.257     1.091    SH2_DAU/SR[0]
    SLICE_X2Y37          FDRE                                         r  SH2_DAU/VBR_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.348     0.348 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.033    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.062 r  clock_IBUF_BUFG_inst/O
                         net (fo=811, routed)         0.858     1.920    SH2_DAU/clock_IBUF_BUFG
    SLICE_X2Y37          FDRE                                         r  SH2_DAU/VBR_reg[27]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            SH2_DAU/VBR_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@0.500ns period=20.210ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.091ns  (logic 0.202ns (18.514%)  route 0.889ns (81.486%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.920ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.920ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    H18                  IBUF (Prop_ibuf_I_O)         0.157     0.157 f  Reset_IBUF_inst/O
                         net (fo=15, routed)          0.633     0.790    SH2_DAU/Reset_IBUF
    SLICE_X4Y32          LUT1 (Prop_lut1_I0_O)        0.045     0.835 r  SH2_DAU/VBR[31]_i_1/O
                         net (fo=51, routed)          0.257     1.091    SH2_DAU/SR[0]
    SLICE_X2Y37          FDRE                                         r  SH2_DAU/VBR_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.348     0.348 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.033    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.062 r  clock_IBUF_BUFG_inst/O
                         net (fo=811, routed)         0.858     1.920    SH2_DAU/clock_IBUF_BUFG
    SLICE_X2Y37          FDRE                                         r  SH2_DAU/VBR_reg[28]/C

Slack:                    inf
  Source:                 DB[9]
                            (input port)
  Destination:            SH2_DAU/GBR_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@0.500ns period=20.210ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.117ns  (logic 0.216ns (19.382%)  route 0.900ns (80.618%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.883ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.883ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W5                                                0.000     0.000 r  DB[9] (INOUT)
                         net (fo=1, unset)            0.000     0.000    DB_IOBUF[9]_inst/IO
    W5                   IBUF (Prop_ibuf_I_O)         0.171     0.171 r  DB_IOBUF[9]_inst/IBUF/O
                         net (fo=10, routed)          0.900     1.072    SH2_CU/DB_IBUF[9]
    SLICE_X20Y20         LUT6 (Prop_lut6_I4_O)        0.045     1.117 r  SH2_CU/GBR[9]_i_1/O
                         net (fo=1, routed)           0.000     1.117    SH2_DAU/GBR_reg[31]_2[9]
    SLICE_X20Y20         FDRE                                         r  SH2_DAU/GBR_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.348     0.348 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.033    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.062 r  clock_IBUF_BUFG_inst/O
                         net (fo=811, routed)         0.821     1.883    SH2_DAU/clock_IBUF_BUFG
    SLICE_X20Y20         FDRE                                         r  SH2_DAU/GBR_reg[9]/C

Slack:                    inf
  Source:                 DB[10]
                            (input port)
  Destination:            SH2_PAU/PR_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@0.500ns period=20.210ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.133ns  (logic 0.221ns (19.530%)  route 0.912ns (80.470%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.879ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.879ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 r  DB[10] (INOUT)
                         net (fo=1, unset)            0.000     0.000    DB_IOBUF[10]_inst/IO
    W6                   IBUF (Prop_ibuf_I_O)         0.176     0.176 r  DB_IOBUF[10]_inst/IBUF/O
                         net (fo=10, routed)          0.912     1.088    SH2_CU/DB_IBUF[10]
    SLICE_X22Y23         LUT5 (Prop_lut5_I2_O)        0.045     1.133 r  SH2_CU/PR[10]_i_1/O
                         net (fo=1, routed)           0.000     1.133    SH2_PAU/D[10]
    SLICE_X22Y23         FDRE                                         r  SH2_PAU/PR_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.348     0.348 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.033    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.062 r  clock_IBUF_BUFG_inst/O
                         net (fo=811, routed)         0.817     1.879    SH2_PAU/clock_IBUF_BUFG
    SLICE_X22Y23         FDRE                                         r  SH2_PAU/PR_reg[10]/C

Slack:                    inf
  Source:                 DB[7]
                            (input port)
  Destination:            SH2_PAU/PR_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@0.500ns period=20.210ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.133ns  (logic 0.206ns (18.147%)  route 0.928ns (81.853%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.887ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.887ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 r  DB[7] (INOUT)
                         net (fo=1, unset)            0.000     0.000    DB_IOBUF[7]_inst/IO
    V6                   IBUF (Prop_ibuf_I_O)         0.161     0.161 r  DB_IOBUF[7]_inst/IBUF/O
                         net (fo=11, routed)          0.928     1.088    SH2_CU/DB_IBUF[7]
    SLICE_X21Y16         LUT5 (Prop_lut5_I2_O)        0.045     1.133 r  SH2_CU/PR[7]_i_1/O
                         net (fo=1, routed)           0.000     1.133    SH2_PAU/D[7]
    SLICE_X21Y16         FDRE                                         r  SH2_PAU/PR_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.348     0.348 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.033    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.062 r  clock_IBUF_BUFG_inst/O
                         net (fo=811, routed)         0.825     1.887    SH2_PAU/clock_IBUF_BUFG
    SLICE_X21Y16         FDRE                                         r  SH2_PAU/PR_reg[7]/C

Slack:                    inf
  Source:                 DB[7]
                            (input port)
  Destination:            SH2_DAU/GBR_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@0.500ns period=20.210ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.155ns  (logic 0.206ns (17.799%)  route 0.950ns (82.201%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.887ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.887ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 r  DB[7] (INOUT)
                         net (fo=1, unset)            0.000     0.000    DB_IOBUF[7]_inst/IO
    V6                   IBUF (Prop_ibuf_I_O)         0.161     0.161 r  DB_IOBUF[7]_inst/IBUF/O
                         net (fo=11, routed)          0.950     1.110    SH2_CU/DB_IBUF[7]
    SLICE_X22Y16         LUT6 (Prop_lut6_I4_O)        0.045     1.155 r  SH2_CU/GBR[7]_i_1/O
                         net (fo=1, routed)           0.000     1.155    SH2_DAU/GBR_reg[31]_2[7]
    SLICE_X22Y16         FDRE                                         r  SH2_DAU/GBR_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.348     0.348 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.033    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.062 r  clock_IBUF_BUFG_inst/O
                         net (fo=811, routed)         0.825     1.887    SH2_DAU/clock_IBUF_BUFG
    SLICE_X22Y16         FDRE                                         r  SH2_DAU/GBR_reg[7]/C

Slack:                    inf
  Source:                 DB[8]
                            (input port)
  Destination:            SH2_PAU/PR_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@0.500ns period=20.210ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.221ns  (logic 0.209ns (17.108%)  route 1.012ns (82.892%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.882ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.882ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U7                                                0.000     0.000 r  DB[8] (INOUT)
                         net (fo=1, unset)            0.000     0.000    DB_IOBUF[8]_inst/IO
    U7                   IBUF (Prop_ibuf_I_O)         0.164     0.164 r  DB_IOBUF[8]_inst/IBUF/O
                         net (fo=10, routed)          1.012     1.176    SH2_CU/DB_IBUF[8]
    SLICE_X21Y21         LUT5 (Prop_lut5_I2_O)        0.045     1.221 r  SH2_CU/PR[8]_i_1/O
                         net (fo=1, routed)           0.000     1.221    SH2_PAU/D[8]
    SLICE_X21Y21         FDRE                                         r  SH2_PAU/PR_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.348     0.348 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.033    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.062 r  clock_IBUF_BUFG_inst/O
                         net (fo=811, routed)         0.820     1.882    SH2_PAU/clock_IBUF_BUFG
    SLICE_X21Y21         FDRE                                         r  SH2_PAU/PR_reg[8]/C

Slack:                    inf
  Source:                 DB[15]
                            (input port)
  Destination:            SH2_CU/TempReg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@0.500ns period=20.210ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.235ns  (logic 0.213ns (17.240%)  route 1.022ns (82.760%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.880ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.880ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W4                                                0.000     0.000 r  DB[15] (INOUT)
                         net (fo=1, unset)            0.000     0.000    DB_IOBUF[15]_inst/IO
    W4                   IBUF (Prop_ibuf_I_O)         0.168     0.168 r  DB_IOBUF[15]_inst/IBUF/O
                         net (fo=12, routed)          1.022     1.190    SH2_CU/DB_IBUF[15]
    SLICE_X17Y27         LUT3 (Prop_lut3_I0_O)        0.045     1.235 r  SH2_CU/TempReg[15]_i_1/O
                         net (fo=1, routed)           0.000     1.235    SH2_CU/TempReg[15]_i_1_n_0
    SLICE_X17Y27         FDRE                                         r  SH2_CU/TempReg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.348     0.348 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.033    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.062 r  clock_IBUF_BUFG_inst/O
                         net (fo=811, routed)         0.818     1.880    SH2_CU/clock_IBUF_BUFG
    SLICE_X17Y27         FDRE                                         r  SH2_CU/TempReg_reg[15]/C

Slack:                    inf
  Source:                 DB[9]
                            (input port)
  Destination:            SH2_PAU/PR_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@0.500ns period=20.210ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.241ns  (logic 0.216ns (17.446%)  route 1.024ns (82.554%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.884ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.884ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W5                                                0.000     0.000 r  DB[9] (INOUT)
                         net (fo=1, unset)            0.000     0.000    DB_IOBUF[9]_inst/IO
    W5                   IBUF (Prop_ibuf_I_O)         0.171     0.171 r  DB_IOBUF[9]_inst/IBUF/O
                         net (fo=10, routed)          1.024     1.196    SH2_CU/DB_IBUF[9]
    SLICE_X21Y19         LUT5 (Prop_lut5_I2_O)        0.045     1.241 r  SH2_CU/PR[9]_i_1/O
                         net (fo=1, routed)           0.000     1.241    SH2_PAU/D[9]
    SLICE_X21Y19         FDRE                                         r  SH2_PAU/PR_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.348     0.348 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.033    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.062 r  clock_IBUF_BUFG_inst/O
                         net (fo=811, routed)         0.822     1.884    SH2_PAU/clock_IBUF_BUFG
    SLICE_X21Y19         FDRE                                         r  SH2_PAU/PR_reg[9]/C

Slack:                    inf
  Source:                 DB[6]
                            (input port)
  Destination:            SH2_DAU/VBR_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@0.500ns period=20.210ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.241ns  (logic 0.213ns (17.173%)  route 1.028ns (82.827%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.886ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.886ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U9                                                0.000     0.000 r  DB[6] (INOUT)
                         net (fo=1, unset)            0.000     0.000    DB_IOBUF[6]_inst/IO
    U9                   IBUF (Prop_ibuf_I_O)         0.168     0.168 r  DB_IOBUF[6]_inst/IBUF/O
                         net (fo=9, routed)           1.028     1.196    SH2_CU/DB_IBUF[6]
    SLICE_X20Y17         LUT3 (Prop_lut3_I1_O)        0.045     1.241 r  SH2_CU/VBR[6]_i_1/O
                         net (fo=1, routed)           0.000     1.241    SH2_DAU/D[6]
    SLICE_X20Y17         FDRE                                         r  SH2_DAU/VBR_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.348     0.348 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.033    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.062 r  clock_IBUF_BUFG_inst/O
                         net (fo=811, routed)         0.824     1.886    SH2_DAU/clock_IBUF_BUFG
    SLICE_X20Y17         FDRE                                         r  SH2_DAU/VBR_reg[6]/C





