Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Mar 26 17:09:12 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_sensor_timing_summary_routed.rpt -pb top_sensor_timing_summary_routed.pb -rpx top_sensor_timing_summary_routed.rpx -warn_on_violation
| Design       : top_sensor
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (10)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (20)
5. checking no_input_delay (3)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (10)
-------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: ubtn/r_1khz_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ufnd/u_clock_div/r_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (20)
-------------------------------------------------
 There are 20 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.546        0.000                      0                  136        0.156        0.000                      0                  136        4.500        0.000                       0                   115  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.546        0.000                      0                  136        0.156        0.000                      0                  136        4.500        0.000                       0                   115  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.546ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.546ns  (required time - arrival time)
  Source:                 u_sen/tick_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sen/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.118ns  (logic 2.653ns (37.270%)  route 4.465ns (62.730%))
  Logic Levels:           10  (CARRY4=3 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.567     5.088    u_sen/CLK
    SLICE_X43Y48         FDCE                                         r  u_sen/tick_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDCE (Prop_fdce_C_Q)         0.456     5.544 r  u_sen/tick_count_reg[2]/Q
                         net (fo=3, routed)           0.468     6.013    u_sen/tick_count[2]
    SLICE_X44Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.687 r  u_sen/next1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.687    u_sen/next1_carry_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.801 r  u_sen/next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.801    u_sen/next1_carry__0_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.135 f  u_sen/next1_carry__1/O[1]
                         net (fo=3, routed)           0.840     7.974    u_sen/p_1_in[10]
    SLICE_X45Y49         LUT6 (Prop_lut6_I0_O)        0.303     8.277 f  u_sen/tick_count[14]_i_5/O
                         net (fo=2, routed)           0.446     8.723    u_sen/tick_count[14]_i_5_n_0
    SLICE_X46Y48         LUT6 (Prop_lut6_I5_O)        0.124     8.847 f  u_sen/tick_count[1]_i_6/O
                         net (fo=1, routed)           0.282     9.129    u_sen/tick_count[1]_i_6_n_0
    SLICE_X46Y48         LUT6 (Prop_lut6_I0_O)        0.124     9.253 f  u_sen/tick_count[1]_i_5/O
                         net (fo=2, routed)           0.456     9.709    u_sen/tick_count[1]_i_5_n_0
    SLICE_X42Y48         LUT6 (Prop_lut6_I0_O)        0.124     9.833 f  u_sen/led_reg_i_4/O
                         net (fo=2, routed)           0.434    10.268    u_sen/led_reg_i_4_n_0
    SLICE_X41Y49         LUT6 (Prop_lut6_I5_O)        0.124    10.392 r  u_sen/led_reg_i_1/O
                         net (fo=3, routed)           0.372    10.763    u_sen/led_next
    SLICE_X40Y49         LUT6 (Prop_lut6_I1_O)        0.124    10.887 r  u_sen/FSM_sequential_state[2]_i_2/O
                         net (fo=3, routed)           0.657    11.545    u_sen/FSM_sequential_state[2]_i_2_n_0
    SLICE_X41Y49         LUT4 (Prop_lut4_I2_O)        0.152    11.697 r  u_sen/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.510    12.207    u_sen/FSM_sequential_state[1]_i_1_n_0
    SLICE_X41Y49         FDCE                                         r  u_sen/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.448    14.789    u_sen/CLK
    SLICE_X41Y49         FDCE                                         r  u_sen/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X41Y49         FDCE (Setup_fdce_C_D)       -0.275    14.753    u_sen/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.753    
                         arrival time                         -12.207    
  -------------------------------------------------------------------
                         slack                                  2.546    

Slack (MET) :             2.993ns  (required time - arrival time)
  Source:                 u_sen/tick_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sen/data_reg_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.976ns  (logic 2.859ns (40.983%)  route 4.117ns (59.017%))
  Logic Levels:           10  (CARRY4=3 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.567     5.088    u_sen/CLK
    SLICE_X43Y48         FDCE                                         r  u_sen/tick_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDCE (Prop_fdce_C_Q)         0.456     5.544 r  u_sen/tick_count_reg[2]/Q
                         net (fo=3, routed)           0.468     6.013    u_sen/tick_count[2]
    SLICE_X44Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.687 r  u_sen/next1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.687    u_sen/next1_carry_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.801 r  u_sen/next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.801    u_sen/next1_carry__0_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.135 f  u_sen/next1_carry__1/O[1]
                         net (fo=3, routed)           0.840     7.974    u_sen/p_1_in[10]
    SLICE_X45Y49         LUT6 (Prop_lut6_I0_O)        0.303     8.277 f  u_sen/tick_count[14]_i_5/O
                         net (fo=2, routed)           0.446     8.723    u_sen/tick_count[14]_i_5_n_0
    SLICE_X46Y48         LUT6 (Prop_lut6_I5_O)        0.124     8.847 f  u_sen/tick_count[1]_i_6/O
                         net (fo=1, routed)           0.282     9.129    u_sen/tick_count[1]_i_6_n_0
    SLICE_X46Y48         LUT6 (Prop_lut6_I0_O)        0.124     9.253 f  u_sen/tick_count[1]_i_5/O
                         net (fo=2, routed)           0.456     9.709    u_sen/tick_count[1]_i_5_n_0
    SLICE_X42Y48         LUT6 (Prop_lut6_I0_O)        0.124     9.833 f  u_sen/led_reg_i_4/O
                         net (fo=2, routed)           0.434    10.268    u_sen/led_reg_i_4_n_0
    SLICE_X41Y49         LUT6 (Prop_lut6_I5_O)        0.124    10.392 r  u_sen/led_reg_i_1/O
                         net (fo=3, routed)           0.646    11.038    u_sen/led_next
    SLICE_X40Y49         LUT5 (Prop_lut5_I0_O)        0.150    11.188 r  u_sen/data_reg_i_3/O
                         net (fo=1, routed)           0.544    11.732    u_sen/data_next
    SLICE_X43Y49         LUT4 (Prop_lut4_I2_O)        0.332    12.064 r  u_sen/data_reg_i_1/O
                         net (fo=1, routed)           0.000    12.064    u_sen/data_reg_i_1_n_0
    SLICE_X43Y49         FDPE                                         r  u_sen/data_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.448    14.789    u_sen/CLK
    SLICE_X43Y49         FDPE                                         r  u_sen/data_reg_reg/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X43Y49         FDPE (Setup_fdpe_C_D)        0.029    15.057    u_sen/data_reg_reg
  -------------------------------------------------------------------
                         required time                         15.057    
                         arrival time                         -12.064    
  -------------------------------------------------------------------
                         slack                                  2.993    

Slack (MET) :             3.610ns  (required time - arrival time)
  Source:                 u_sen/tick_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sen/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.358ns  (logic 2.625ns (41.285%)  route 3.733ns (58.715%))
  Logic Levels:           10  (CARRY4=3 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.567     5.088    u_sen/CLK
    SLICE_X43Y48         FDCE                                         r  u_sen/tick_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDCE (Prop_fdce_C_Q)         0.456     5.544 r  u_sen/tick_count_reg[2]/Q
                         net (fo=3, routed)           0.468     6.013    u_sen/tick_count[2]
    SLICE_X44Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.687 r  u_sen/next1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.687    u_sen/next1_carry_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.801 r  u_sen/next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.801    u_sen/next1_carry__0_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.135 f  u_sen/next1_carry__1/O[1]
                         net (fo=3, routed)           0.840     7.974    u_sen/p_1_in[10]
    SLICE_X45Y49         LUT6 (Prop_lut6_I0_O)        0.303     8.277 f  u_sen/tick_count[14]_i_5/O
                         net (fo=2, routed)           0.446     8.723    u_sen/tick_count[14]_i_5_n_0
    SLICE_X46Y48         LUT6 (Prop_lut6_I5_O)        0.124     8.847 f  u_sen/tick_count[1]_i_6/O
                         net (fo=1, routed)           0.282     9.129    u_sen/tick_count[1]_i_6_n_0
    SLICE_X46Y48         LUT6 (Prop_lut6_I0_O)        0.124     9.253 f  u_sen/tick_count[1]_i_5/O
                         net (fo=2, routed)           0.456     9.709    u_sen/tick_count[1]_i_5_n_0
    SLICE_X42Y48         LUT6 (Prop_lut6_I0_O)        0.124     9.833 f  u_sen/led_reg_i_4/O
                         net (fo=2, routed)           0.434    10.268    u_sen/led_reg_i_4_n_0
    SLICE_X41Y49         LUT6 (Prop_lut6_I5_O)        0.124    10.392 r  u_sen/led_reg_i_1/O
                         net (fo=3, routed)           0.372    10.763    u_sen/led_next
    SLICE_X40Y49         LUT6 (Prop_lut6_I1_O)        0.124    10.887 r  u_sen/FSM_sequential_state[2]_i_2/O
                         net (fo=3, routed)           0.435    11.323    u_sen/FSM_sequential_state[2]_i_2_n_0
    SLICE_X40Y49         LUT5 (Prop_lut5_I3_O)        0.124    11.447 r  u_sen/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000    11.447    u_sen/FSM_sequential_state[0]_i_1_n_0
    SLICE_X40Y49         FDCE                                         r  u_sen/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.448    14.789    u_sen/CLK
    SLICE_X40Y49         FDCE                                         r  u_sen/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X40Y49         FDCE (Setup_fdce_C_D)        0.029    15.057    u_sen/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.057    
                         arrival time                         -11.447    
  -------------------------------------------------------------------
                         slack                                  3.610    

Slack (MET) :             3.654ns  (required time - arrival time)
  Source:                 u_sen/tick_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sen/led_reg_reg/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.975ns  (logic 2.377ns (39.779%)  route 3.598ns (60.221%))
  Logic Levels:           8  (CARRY4=3 LUT6=5)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.567     5.088    u_sen/CLK
    SLICE_X43Y48         FDCE                                         r  u_sen/tick_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDCE (Prop_fdce_C_Q)         0.456     5.544 r  u_sen/tick_count_reg[2]/Q
                         net (fo=3, routed)           0.468     6.013    u_sen/tick_count[2]
    SLICE_X44Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.687 r  u_sen/next1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.687    u_sen/next1_carry_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.801 r  u_sen/next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.801    u_sen/next1_carry__0_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.135 f  u_sen/next1_carry__1/O[1]
                         net (fo=3, routed)           0.840     7.974    u_sen/p_1_in[10]
    SLICE_X45Y49         LUT6 (Prop_lut6_I0_O)        0.303     8.277 f  u_sen/tick_count[14]_i_5/O
                         net (fo=2, routed)           0.446     8.723    u_sen/tick_count[14]_i_5_n_0
    SLICE_X46Y48         LUT6 (Prop_lut6_I5_O)        0.124     8.847 f  u_sen/tick_count[1]_i_6/O
                         net (fo=1, routed)           0.282     9.129    u_sen/tick_count[1]_i_6_n_0
    SLICE_X46Y48         LUT6 (Prop_lut6_I0_O)        0.124     9.253 f  u_sen/tick_count[1]_i_5/O
                         net (fo=2, routed)           0.456     9.709    u_sen/tick_count[1]_i_5_n_0
    SLICE_X42Y48         LUT6 (Prop_lut6_I0_O)        0.124     9.833 f  u_sen/led_reg_i_4/O
                         net (fo=2, routed)           0.434    10.268    u_sen/led_reg_i_4_n_0
    SLICE_X41Y49         LUT6 (Prop_lut6_I5_O)        0.124    10.392 r  u_sen/led_reg_i_1/O
                         net (fo=3, routed)           0.672    11.064    u_sen/led_next
    SLICE_X41Y52         FDCE                                         r  u_sen/led_reg_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.438    14.779    u_sen/CLK
    SLICE_X41Y52         FDCE                                         r  u_sen/led_reg_reg/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X41Y52         FDCE (Setup_fdce_C_CE)      -0.205    14.718    u_sen/led_reg_reg
  -------------------------------------------------------------------
                         required time                         14.718    
                         arrival time                         -11.064    
  -------------------------------------------------------------------
                         slack                                  3.654    

Slack (MET) :             3.662ns  (required time - arrival time)
  Source:                 u_sen/tick_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sen/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.352ns  (logic 2.619ns (41.229%)  route 3.733ns (58.771%))
  Logic Levels:           10  (CARRY4=3 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.567     5.088    u_sen/CLK
    SLICE_X43Y48         FDCE                                         r  u_sen/tick_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDCE (Prop_fdce_C_Q)         0.456     5.544 r  u_sen/tick_count_reg[2]/Q
                         net (fo=3, routed)           0.468     6.013    u_sen/tick_count[2]
    SLICE_X44Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.687 r  u_sen/next1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.687    u_sen/next1_carry_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.801 r  u_sen/next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.801    u_sen/next1_carry__0_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.135 f  u_sen/next1_carry__1/O[1]
                         net (fo=3, routed)           0.840     7.974    u_sen/p_1_in[10]
    SLICE_X45Y49         LUT6 (Prop_lut6_I0_O)        0.303     8.277 f  u_sen/tick_count[14]_i_5/O
                         net (fo=2, routed)           0.446     8.723    u_sen/tick_count[14]_i_5_n_0
    SLICE_X46Y48         LUT6 (Prop_lut6_I5_O)        0.124     8.847 f  u_sen/tick_count[1]_i_6/O
                         net (fo=1, routed)           0.282     9.129    u_sen/tick_count[1]_i_6_n_0
    SLICE_X46Y48         LUT6 (Prop_lut6_I0_O)        0.124     9.253 f  u_sen/tick_count[1]_i_5/O
                         net (fo=2, routed)           0.456     9.709    u_sen/tick_count[1]_i_5_n_0
    SLICE_X42Y48         LUT6 (Prop_lut6_I0_O)        0.124     9.833 f  u_sen/led_reg_i_4/O
                         net (fo=2, routed)           0.434    10.268    u_sen/led_reg_i_4_n_0
    SLICE_X41Y49         LUT6 (Prop_lut6_I5_O)        0.124    10.392 r  u_sen/led_reg_i_1/O
                         net (fo=3, routed)           0.372    10.763    u_sen/led_next
    SLICE_X40Y49         LUT6 (Prop_lut6_I1_O)        0.124    10.887 r  u_sen/FSM_sequential_state[2]_i_2/O
                         net (fo=3, routed)           0.435    11.323    u_sen/FSM_sequential_state[2]_i_2_n_0
    SLICE_X40Y49         LUT4 (Prop_lut4_I2_O)        0.118    11.441 r  u_sen/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000    11.441    u_sen/FSM_sequential_state[2]_i_1_n_0
    SLICE_X40Y49         FDCE                                         r  u_sen/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.448    14.789    u_sen/CLK
    SLICE_X40Y49         FDCE                                         r  u_sen/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X40Y49         FDCE (Setup_fdce_C_D)        0.075    15.103    u_sen/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.103    
                         arrival time                         -11.441    
  -------------------------------------------------------------------
                         slack                                  3.662    

Slack (MET) :             3.863ns  (required time - arrival time)
  Source:                 u_sen/tick_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sen/tick_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.004ns  (logic 2.501ns (41.657%)  route 3.503ns (58.342%))
  Logic Levels:           9  (CARRY4=3 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.567     5.088    u_sen/CLK
    SLICE_X43Y48         FDCE                                         r  u_sen/tick_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDCE (Prop_fdce_C_Q)         0.456     5.544 r  u_sen/tick_count_reg[2]/Q
                         net (fo=3, routed)           0.468     6.013    u_sen/tick_count[2]
    SLICE_X44Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.687 r  u_sen/next1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.687    u_sen/next1_carry_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.801 r  u_sen/next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.801    u_sen/next1_carry__0_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.135 r  u_sen/next1_carry__1/O[1]
                         net (fo=3, routed)           0.840     7.974    u_sen/p_1_in[10]
    SLICE_X45Y49         LUT6 (Prop_lut6_I0_O)        0.303     8.277 r  u_sen/tick_count[14]_i_5/O
                         net (fo=2, routed)           0.446     8.723    u_sen/tick_count[14]_i_5_n_0
    SLICE_X46Y48         LUT6 (Prop_lut6_I5_O)        0.124     8.847 r  u_sen/tick_count[1]_i_6/O
                         net (fo=1, routed)           0.282     9.129    u_sen/tick_count[1]_i_6_n_0
    SLICE_X46Y48         LUT6 (Prop_lut6_I0_O)        0.124     9.253 r  u_sen/tick_count[1]_i_5/O
                         net (fo=2, routed)           0.456     9.709    u_sen/tick_count[1]_i_5_n_0
    SLICE_X42Y48         LUT6 (Prop_lut6_I0_O)        0.124     9.833 r  u_sen/led_reg_i_4/O
                         net (fo=2, routed)           0.550    10.384    u_sen/led_reg_i_4_n_0
    SLICE_X41Y49         LUT4 (Prop_lut4_I0_O)        0.124    10.508 r  u_sen/tick_count[5]_i_3/O
                         net (fo=2, routed)           0.460    10.968    u_sen/tick_count[5]_i_3_n_0
    SLICE_X45Y50         LUT6 (Prop_lut6_I3_O)        0.124    11.092 r  u_sen/tick_count[5]_i_1/O
                         net (fo=1, routed)           0.000    11.092    u_sen/tick_count[5]_i_1_n_0
    SLICE_X45Y50         FDCE                                         r  u_sen/tick_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.439    14.780    u_sen/CLK
    SLICE_X45Y50         FDCE                                         r  u_sen/tick_count_reg[5]/C
                         clock pessimism              0.180    14.960    
                         clock uncertainty           -0.035    14.924    
    SLICE_X45Y50         FDCE (Setup_fdce_C_D)        0.031    14.955    u_sen/tick_count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.955    
                         arrival time                         -11.092    
  -------------------------------------------------------------------
                         slack                                  3.863    

Slack (MET) :             4.122ns  (required time - arrival time)
  Source:                 u_sen/tick_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sen/tick_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.834ns  (logic 2.437ns (41.773%)  route 3.397ns (58.226%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.568     5.089    u_sen/CLK
    SLICE_X46Y48         FDCE                                         r  u_sen/tick_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y48         FDCE (Prop_fdce_C_Q)         0.478     5.567 r  u_sen/tick_count_reg[8]/Q
                         net (fo=4, routed)           0.514     6.081    u_sen/tick_count[8]
    SLICE_X44Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.702     6.783 r  u_sen/next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.783    u_sen/next1_carry__0_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.117 r  u_sen/next1_carry__1/O[1]
                         net (fo=3, routed)           0.840     7.956    u_sen/p_1_in[10]
    SLICE_X45Y49         LUT6 (Prop_lut6_I0_O)        0.303     8.259 r  u_sen/tick_count[14]_i_5/O
                         net (fo=2, routed)           0.446     8.706    u_sen/tick_count[14]_i_5_n_0
    SLICE_X46Y48         LUT6 (Prop_lut6_I5_O)        0.124     8.830 r  u_sen/tick_count[1]_i_6/O
                         net (fo=1, routed)           0.282     9.112    u_sen/tick_count[1]_i_6_n_0
    SLICE_X46Y48         LUT6 (Prop_lut6_I0_O)        0.124     9.236 r  u_sen/tick_count[1]_i_5/O
                         net (fo=2, routed)           0.456     9.692    u_sen/tick_count[1]_i_5_n_0
    SLICE_X42Y48         LUT6 (Prop_lut6_I0_O)        0.124     9.816 r  u_sen/led_reg_i_4/O
                         net (fo=2, routed)           0.550    10.366    u_sen/led_reg_i_4_n_0
    SLICE_X41Y49         LUT4 (Prop_lut4_I0_O)        0.124    10.490 r  u_sen/tick_count[5]_i_3/O
                         net (fo=2, routed)           0.309    10.799    u_sen/tick_count[5]_i_3_n_0
    SLICE_X43Y48         LUT6 (Prop_lut6_I0_O)        0.124    10.923 r  u_sen/tick_count[4]_i_1/O
                         net (fo=1, routed)           0.000    10.923    u_sen/tick_count[4]_i_1_n_0
    SLICE_X43Y48         FDCE                                         r  u_sen/tick_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.448    14.789    u_sen/CLK
    SLICE_X43Y48         FDCE                                         r  u_sen/tick_count_reg[4]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X43Y48         FDCE (Setup_fdce_C_D)        0.031    15.045    u_sen/tick_count_reg[4]
  -------------------------------------------------------------------
                         required time                         15.045    
                         arrival time                         -10.923    
  -------------------------------------------------------------------
                         slack                                  4.122    

Slack (MET) :             4.126ns  (required time - arrival time)
  Source:                 u_sen/tick_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sen/tick_count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.739ns  (logic 2.481ns (43.233%)  route 3.258ns (56.767%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.567     5.088    u_sen/CLK
    SLICE_X43Y48         FDCE                                         r  u_sen/tick_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDCE (Prop_fdce_C_Q)         0.456     5.544 r  u_sen/tick_count_reg[2]/Q
                         net (fo=3, routed)           0.468     6.013    u_sen/tick_count[2]
    SLICE_X44Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.687 r  u_sen/next1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.687    u_sen/next1_carry_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.801 r  u_sen/next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.801    u_sen/next1_carry__0_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.135 r  u_sen/next1_carry__1/O[1]
                         net (fo=3, routed)           0.840     7.974    u_sen/p_1_in[10]
    SLICE_X45Y49         LUT6 (Prop_lut6_I0_O)        0.303     8.277 r  u_sen/tick_count[14]_i_5/O
                         net (fo=2, routed)           0.578     8.855    u_sen/tick_count[14]_i_5_n_0
    SLICE_X43Y49         LUT6 (Prop_lut6_I5_O)        0.124     8.979 f  u_sen/tick_count[14]_i_3/O
                         net (fo=3, routed)           0.731     9.710    u_sen/tick_count[14]_i_3_n_0
    SLICE_X41Y49         LUT4 (Prop_lut4_I3_O)        0.150     9.860 f  u_sen/tick_count[14]_i_2/O
                         net (fo=8, routed)           0.641    10.501    u_sen/tick_count[14]_i_2_n_0
    SLICE_X45Y50         LUT6 (Prop_lut6_I3_O)        0.326    10.827 r  u_sen/tick_count[14]_i_1/O
                         net (fo=1, routed)           0.000    10.827    u_sen/tick_count[14]_i_1_n_0
    SLICE_X45Y50         FDCE                                         r  u_sen/tick_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.439    14.780    u_sen/CLK
    SLICE_X45Y50         FDCE                                         r  u_sen/tick_count_reg[14]/C
                         clock pessimism              0.180    14.960    
                         clock uncertainty           -0.035    14.924    
    SLICE_X45Y50         FDCE (Setup_fdce_C_D)        0.029    14.953    u_sen/tick_count_reg[14]
  -------------------------------------------------------------------
                         required time                         14.953    
                         arrival time                         -10.827    
  -------------------------------------------------------------------
                         slack                                  4.126    

Slack (MET) :             4.370ns  (required time - arrival time)
  Source:                 u_sen/tick_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sen/tick_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.585ns  (logic 2.481ns (44.420%)  route 3.104ns (55.580%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.567     5.088    u_sen/CLK
    SLICE_X43Y48         FDCE                                         r  u_sen/tick_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDCE (Prop_fdce_C_Q)         0.456     5.544 r  u_sen/tick_count_reg[2]/Q
                         net (fo=3, routed)           0.468     6.013    u_sen/tick_count[2]
    SLICE_X44Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.687 r  u_sen/next1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.687    u_sen/next1_carry_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.801 r  u_sen/next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.801    u_sen/next1_carry__0_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.135 r  u_sen/next1_carry__1/O[1]
                         net (fo=3, routed)           0.840     7.974    u_sen/p_1_in[10]
    SLICE_X45Y49         LUT6 (Prop_lut6_I0_O)        0.303     8.277 r  u_sen/tick_count[14]_i_5/O
                         net (fo=2, routed)           0.578     8.855    u_sen/tick_count[14]_i_5_n_0
    SLICE_X43Y49         LUT6 (Prop_lut6_I5_O)        0.124     8.979 f  u_sen/tick_count[14]_i_3/O
                         net (fo=3, routed)           0.731     9.710    u_sen/tick_count[14]_i_3_n_0
    SLICE_X41Y49         LUT4 (Prop_lut4_I3_O)        0.150     9.860 f  u_sen/tick_count[14]_i_2/O
                         net (fo=8, routed)           0.487    10.348    u_sen/tick_count[14]_i_2_n_0
    SLICE_X45Y48         LUT6 (Prop_lut6_I0_O)        0.326    10.674 r  u_sen/tick_count[6]_i_1/O
                         net (fo=1, routed)           0.000    10.674    u_sen/tick_count[6]_i_1_n_0
    SLICE_X45Y48         FDCE                                         r  u_sen/tick_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.449    14.790    u_sen/CLK
    SLICE_X45Y48         FDCE                                         r  u_sen/tick_count_reg[6]/C
                         clock pessimism              0.260    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X45Y48         FDCE (Setup_fdce_C_D)        0.029    15.044    u_sen/tick_count_reg[6]
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                         -10.674    
  -------------------------------------------------------------------
                         slack                                  4.370    

Slack (MET) :             4.417ns  (required time - arrival time)
  Source:                 u_sen/tick_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sen/tick_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.599ns  (logic 2.481ns (44.308%)  route 3.118ns (55.692%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.567     5.088    u_sen/CLK
    SLICE_X43Y48         FDCE                                         r  u_sen/tick_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDCE (Prop_fdce_C_Q)         0.456     5.544 r  u_sen/tick_count_reg[2]/Q
                         net (fo=3, routed)           0.468     6.013    u_sen/tick_count[2]
    SLICE_X44Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.687 r  u_sen/next1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.687    u_sen/next1_carry_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.801 r  u_sen/next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.801    u_sen/next1_carry__0_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.135 r  u_sen/next1_carry__1/O[1]
                         net (fo=3, routed)           0.840     7.974    u_sen/p_1_in[10]
    SLICE_X45Y49         LUT6 (Prop_lut6_I0_O)        0.303     8.277 r  u_sen/tick_count[14]_i_5/O
                         net (fo=2, routed)           0.578     8.855    u_sen/tick_count[14]_i_5_n_0
    SLICE_X43Y49         LUT6 (Prop_lut6_I5_O)        0.124     8.979 f  u_sen/tick_count[14]_i_3/O
                         net (fo=3, routed)           0.731     9.710    u_sen/tick_count[14]_i_3_n_0
    SLICE_X41Y49         LUT4 (Prop_lut4_I3_O)        0.150     9.860 f  u_sen/tick_count[14]_i_2/O
                         net (fo=8, routed)           0.501    10.362    u_sen/tick_count[14]_i_2_n_0
    SLICE_X42Y49         LUT6 (Prop_lut6_I3_O)        0.326    10.688 r  u_sen/tick_count[3]_i_1/O
                         net (fo=1, routed)           0.000    10.688    u_sen/tick_count[3]_i_1_n_0
    SLICE_X42Y49         FDCE                                         r  u_sen/tick_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.448    14.789    u_sen/CLK
    SLICE_X42Y49         FDCE                                         r  u_sen/tick_count_reg[3]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X42Y49         FDCE (Setup_fdce_C_D)        0.077    15.105    u_sen/tick_count_reg[3]
  -------------------------------------------------------------------
                         required time                         15.105    
                         arrival time                         -10.688    
  -------------------------------------------------------------------
                         slack                                  4.417    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 u_tick/count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tick/count_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.186ns (71.276%)  route 0.075ns (28.724%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.564     1.447    u_tick/CLK
    SLICE_X44Y46         FDCE                                         r  u_tick/count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y46         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  u_tick/count_reg_reg[3]/Q
                         net (fo=6, routed)           0.075     1.663    u_tick/count_reg[3]
    SLICE_X45Y46         LUT6 (Prop_lut6_I5_O)        0.045     1.708 r  u_tick/count_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.708    u_tick/count_next[6]
    SLICE_X45Y46         FDCE                                         r  u_tick/count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.834     1.961    u_tick/CLK
    SLICE_X45Y46         FDCE                                         r  u_tick/count_reg_reg[6]/C
                         clock pessimism             -0.501     1.460    
    SLICE_X45Y46         FDCE (Hold_fdce_C_D)         0.092     1.552    u_tick/count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.708    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 u_tick/count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tick/tick_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.123%)  route 0.087ns (31.877%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.564     1.447    u_tick/CLK
    SLICE_X44Y46         FDCE                                         r  u_tick/count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y46         FDCE (Prop_fdce_C_Q)         0.141     1.588 f  u_tick/count_reg_reg[2]/Q
                         net (fo=6, routed)           0.087     1.675    u_tick/count_reg[2]
    SLICE_X45Y46         LUT6 (Prop_lut6_I0_O)        0.045     1.720 r  u_tick/tick_reg_i_1/O
                         net (fo=1, routed)           0.000     1.720    u_tick/tick_next
    SLICE_X45Y46         FDCE                                         r  u_tick/tick_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.834     1.961    u_tick/CLK
    SLICE_X45Y46         FDCE                                         r  u_tick/tick_reg_reg/C
                         clock pessimism             -0.501     1.460    
    SLICE_X45Y46         FDCE (Hold_fdce_C_D)         0.092     1.552    u_tick/tick_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 u_tick/count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tick/count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.186ns (66.765%)  route 0.093ns (33.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.564     1.447    u_tick/CLK
    SLICE_X45Y46         FDCE                                         r  u_tick/count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y46         FDCE (Prop_fdce_C_Q)         0.141     1.588 f  u_tick/count_reg_reg[6]/Q
                         net (fo=4, routed)           0.093     1.681    u_tick/count_reg[6]
    SLICE_X44Y46         LUT6 (Prop_lut6_I0_O)        0.045     1.726 r  u_tick/count_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.726    u_tick/count_next[5]
    SLICE_X44Y46         FDCE                                         r  u_tick/count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.834     1.961    u_tick/CLK
    SLICE_X44Y46         FDCE                                         r  u_tick/count_reg_reg[5]/C
                         clock pessimism             -0.501     1.460    
    SLICE_X44Y46         FDCE (Hold_fdce_C_D)         0.092     1.552    u_tick/count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 u_sen/io_state_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sen/io_state_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.876%)  route 0.120ns (39.124%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.562     1.445    u_sen/CLK
    SLICE_X43Y50         FDPE                                         r  u_sen/io_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDPE (Prop_fdpe_C_Q)         0.141     1.586 r  u_sen/io_state_reg/Q
                         net (fo=2, routed)           0.120     1.706    u_sen/data_TRI
    SLICE_X43Y50         LUT6 (Prop_lut6_I5_O)        0.045     1.751 r  u_sen/io_state_i_2/O
                         net (fo=1, routed)           0.000     1.751    u_sen/io_state_i_1_n_0
    SLICE_X43Y50         FDPE                                         r  u_sen/io_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.832     1.959    u_sen/CLK
    SLICE_X43Y50         FDPE                                         r  u_sen/io_state_reg/C
                         clock pessimism             -0.514     1.445    
    SLICE_X43Y50         FDPE (Hold_fdpe_C_D)         0.091     1.536    u_sen/io_state_reg
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 u_sen/data_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sen/o_data_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.456%)  route 0.169ns (47.544%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.562     1.445    u_sen/CLK
    SLICE_X40Y51         FDCE                                         r  u_sen/data_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  u_sen/data_count_reg[5]/Q
                         net (fo=15, routed)          0.169     1.755    u_sen/data_count[5]
    SLICE_X39Y51         LUT6 (Prop_lut6_I2_O)        0.045     1.800 r  u_sen/o_data_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.800    u_sen/o_data_reg[8]_i_1_n_0
    SLICE_X39Y51         FDCE                                         r  u_sen/o_data_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.830     1.958    u_sen/CLK
    SLICE_X39Y51         FDCE                                         r  u_sen/o_data_reg_reg[8]/C
                         clock pessimism             -0.478     1.480    
    SLICE_X39Y51         FDCE (Hold_fdce_C_D)         0.091     1.571    u_sen/o_data_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 u_sen/data_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sen/data_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.227ns (69.909%)  route 0.098ns (30.091%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.562     1.445    u_sen/CLK
    SLICE_X41Y50         FDCE                                         r  u_sen/data_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDCE (Prop_fdce_C_Q)         0.128     1.573 r  u_sen/data_count_reg[1]/Q
                         net (fo=32, routed)          0.098     1.671    u_sen/data_count[1]
    SLICE_X41Y50         LUT6 (Prop_lut6_I1_O)        0.099     1.770 r  u_sen/data_count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.770    u_sen/data_count[4]_i_1_n_0
    SLICE_X41Y50         FDCE                                         r  u_sen/data_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.832     1.959    u_sen/CLK
    SLICE_X41Y50         FDCE                                         r  u_sen/data_count_reg[4]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X41Y50         FDCE (Hold_fdce_C_D)         0.092     1.537    u_sen/data_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 u_sen/o_data_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sen/o_data_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.562     1.445    u_sen/CLK
    SLICE_X42Y52         FDCE                                         r  u_sen/o_data_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y52         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  u_sen/o_data_reg_reg[3]/Q
                         net (fo=2, routed)           0.149     1.758    u_sen/o_data_reg_reg_n_0_[3]
    SLICE_X42Y52         LUT5 (Prop_lut5_I4_O)        0.045     1.803 r  u_sen/o_data_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.803    u_sen/o_data_reg[3]_i_1_n_0
    SLICE_X42Y52         FDCE                                         r  u_sen/o_data_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.832     1.959    u_sen/CLK
    SLICE_X42Y52         FDCE                                         r  u_sen/o_data_reg_reg[3]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X42Y52         FDCE (Hold_fdce_C_D)         0.121     1.566    u_sen/o_data_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 u_sen/o_data_reg_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sen/o_data_reg_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.331%)  route 0.149ns (41.669%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.561     1.444    u_sen/CLK
    SLICE_X42Y54         FDCE                                         r  u_sen/o_data_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDCE (Prop_fdce_C_Q)         0.164     1.608 r  u_sen/o_data_reg_reg[23]/Q
                         net (fo=31, routed)          0.149     1.758    u_sen/w_o_data[7]
    SLICE_X42Y54         LUT6 (Prop_lut6_I5_O)        0.045     1.803 r  u_sen/o_data_reg[23]_i_1/O
                         net (fo=1, routed)           0.000     1.803    u_sen/o_data_reg[23]_i_1_n_0
    SLICE_X42Y54         FDCE                                         r  u_sen/o_data_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.831     1.958    u_sen/CLK
    SLICE_X42Y54         FDCE                                         r  u_sen/o_data_reg_reg[23]/C
                         clock pessimism             -0.514     1.444    
    SLICE_X42Y54         FDCE (Hold_fdce_C_D)         0.121     1.565    u_sen/o_data_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 u_tick/count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tick/count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.226ns (65.987%)  route 0.116ns (34.013%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.564     1.447    u_tick/CLK
    SLICE_X44Y46         FDCE                                         r  u_tick/count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y46         FDCE (Prop_fdce_C_Q)         0.128     1.575 r  u_tick/count_reg_reg[4]/Q
                         net (fo=5, routed)           0.116     1.692    u_tick/count_reg[4]
    SLICE_X44Y46         LUT6 (Prop_lut6_I2_O)        0.098     1.790 r  u_tick/count_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.790    u_tick/count_next[2]
    SLICE_X44Y46         FDCE                                         r  u_tick/count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.834     1.961    u_tick/CLK
    SLICE_X44Y46         FDCE                                         r  u_tick/count_reg_reg[2]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X44Y46         FDCE (Hold_fdce_C_D)         0.092     1.539    u_tick/count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 u_sen/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sen/data_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.183ns (29.036%)  route 0.447ns (70.964%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.564     1.447    u_sen/CLK
    SLICE_X41Y49         FDCE                                         r  u_sen/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  u_sen/FSM_sequential_state_reg[1]/Q
                         net (fo=26, routed)          0.447     2.035    u_sen/led_OBUF[1]
    SLICE_X40Y51         LUT5 (Prop_lut5_I4_O)        0.042     2.077 r  u_sen/data_count[3]_i_1/O
                         net (fo=1, routed)           0.000     2.077    u_sen/data_count[3]_i_1_n_0
    SLICE_X40Y51         FDCE                                         r  u_sen/data_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.832     1.959    u_sen/CLK
    SLICE_X40Y51         FDCE                                         r  u_sen/data_count_reg[3]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X40Y51         FDCE (Hold_fdce_C_D)         0.107     1.822    u_sen/data_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.255    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X40Y49   u_sen/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X42Y52   u_sen/o_data_reg_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X42Y52   u_sen/o_data_reg_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y53   u_sen/o_data_reg_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X42Y54   u_sen/o_data_reg_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X42Y54   u_sen/o_data_reg_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X37Y54   u_sen/o_data_reg_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X40Y52   u_sen/o_data_reg_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X40Y52   u_sen/o_data_reg_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y49   ubtn/r_1khz_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y49   ubtn/r_1khz_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X45Y46   u_tick/count_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X45Y46   u_tick/count_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y46   u_tick/count_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y46   u_tick/count_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y46   u_tick/count_reg_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y46   u_tick/count_reg_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X45Y46   u_tick/count_reg_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X45Y46   u_tick/tick_reg_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y49   u_sen/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y52   u_sen/o_data_reg_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y52   u_sen/o_data_reg_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y53   u_sen/o_data_reg_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y54   u_sen/o_data_reg_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y54   u_sen/o_data_reg_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y54   u_sen/o_data_reg_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y52   u_sen/o_data_reg_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y52   u_sen/o_data_reg_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y52   u_sen/o_data_reg_reg[18]/C



