{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1622601744156 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1622601744156 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 02 10:42:24 2021 " "Processing started: Wed Jun 02 10:42:24 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1622601744156 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1622601744156 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Processor -c Processor --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Processor -c Processor --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1622601744156 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1622601744540 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1622601744540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 1 1 " "Found 1 design units, including 1 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.v" "" { Text "C:/USYD/2021 SEMESTER 1/ELEC2602/Project/processor/processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622601751018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1622601751018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file processor_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_TB " "Found entity 1: processor_TB" {  } { { "processor_TB.v" "" { Text "C:/USYD/2021 SEMESTER 1/ELEC2602/Project/processor/processor_TB.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622601751020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1622601751020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_state_register.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm_state_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_state_register " "Found entity 1: FSM_state_register" {  } { { "FSM_state_register.v" "" { Text "C:/USYD/2021 SEMESTER 1/ELEC2602/Project/processor/FSM_state_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622601751033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1622601751033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_next_state.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm_next_state.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_next_state " "Found entity 1: FSM_next_state" {  } { { "FSM_next_state.v" "" { Text "C:/USYD/2021 SEMESTER 1/ELEC2602/Project/processor/FSM_next_state.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622601751035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1622601751035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_given_state.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm_given_state.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_given_state " "Found entity 1: FSM_given_state" {  } { { "FSM_given_state.v" "" { Text "C:/USYD/2021 SEMESTER 1/ELEC2602/Project/processor/FSM_given_state.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622601751036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1622601751036 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "datapath.v(19) " "Verilog HDL information at datapath.v(19): always construct contains both blocking and non-blocking assignments" {  } { { "datapath.v" "" { Text "C:/USYD/2021 SEMESTER 1/ELEC2602/Project/processor/datapath.v" 19 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1622601751038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.v" "" { Text "C:/USYD/2021 SEMESTER 1/ELEC2602/Project/processor/datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622601751038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1622601751038 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Control_Sign.v(10) " "Verilog HDL warning at Control_Sign.v(10): extended using \"x\" or \"z\"" {  } { { "Control_Sign.v" "" { Text "C:/USYD/2021 SEMESTER 1/ELEC2602/Project/processor/Control_Sign.v" 10 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1622601751039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_sign.v 1 1 " "Found 1 design units, including 1 entities, in source file control_sign.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Sign " "Found entity 1: Control_Sign" {  } { { "Control_Sign.v" "" { Text "C:/USYD/2021 SEMESTER 1/ELEC2602/Project/processor/Control_Sign.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622601751040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1622601751040 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor_TB " "Elaborating entity \"processor_TB\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1622601751092 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 processor_TB.v(20) " "Verilog HDL assignment warning at processor_TB.v(20): truncated value with size 5 to match size of target (4)" {  } { { "processor_TB.v" "" { Text "C:/USYD/2021 SEMESTER 1/ELEC2602/Project/processor/processor_TB.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1622601751118 "|processor_TB"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor processor:processor_one " "Elaborating entity \"processor\" for hierarchy \"processor:processor_one\"" {  } { { "processor_TB.v" "processor_one" { Text "C:/USYD/2021 SEMESTER 1/ELEC2602/Project/processor/processor_TB.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1622601751119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_next_state processor:processor_one\|FSM_next_state:n_s " "Elaborating entity \"FSM_next_state\" for hierarchy \"processor:processor_one\|FSM_next_state:n_s\"" {  } { { "processor.v" "n_s" { Text "C:/USYD/2021 SEMESTER 1/ELEC2602/Project/processor/processor.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1622601751143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_given_state processor:processor_one\|FSM_given_state:g_s " "Elaborating entity \"FSM_given_state\" for hierarchy \"processor:processor_one\|FSM_given_state:g_s\"" {  } { { "processor.v" "g_s" { Text "C:/USYD/2021 SEMESTER 1/ELEC2602/Project/processor/processor.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1622601751167 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction_F FSM_given_state.v(14) " "Verilog HDL Always Construct warning at FSM_given_state.v(14): variable \"instruction_F\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "FSM_given_state.v" "" { Text "C:/USYD/2021 SEMESTER 1/ELEC2602/Project/processor/FSM_given_state.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1622601751191 "|processor_TB|processor:processor_one|FSM_combin:FSM|FSM_given_state:g_s"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction_F FSM_given_state.v(15) " "Verilog HDL Always Construct warning at FSM_given_state.v(15): variable \"instruction_F\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "FSM_given_state.v" "" { Text "C:/USYD/2021 SEMESTER 1/ELEC2602/Project/processor/FSM_given_state.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1622601751191 "|processor_TB|processor:processor_one|FSM_combin:FSM|FSM_given_state:g_s"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction_F FSM_given_state.v(16) " "Verilog HDL Always Construct warning at FSM_given_state.v(16): variable \"instruction_F\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "FSM_given_state.v" "" { Text "C:/USYD/2021 SEMESTER 1/ELEC2602/Project/processor/FSM_given_state.v" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1622601751191 "|processor_TB|processor:processor_one|FSM_combin:FSM|FSM_given_state:g_s"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction_F FSM_given_state.v(17) " "Verilog HDL Always Construct warning at FSM_given_state.v(17): variable \"instruction_F\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "FSM_given_state.v" "" { Text "C:/USYD/2021 SEMESTER 1/ELEC2602/Project/processor/FSM_given_state.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1622601751191 "|processor_TB|processor:processor_one|FSM_combin:FSM|FSM_given_state:g_s"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction_F FSM_given_state.v(18) " "Verilog HDL Always Construct warning at FSM_given_state.v(18): variable \"instruction_F\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "FSM_given_state.v" "" { Text "C:/USYD/2021 SEMESTER 1/ELEC2602/Project/processor/FSM_given_state.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1622601751191 "|processor_TB|processor:processor_one|FSM_combin:FSM|FSM_given_state:g_s"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction_F FSM_given_state.v(19) " "Verilog HDL Always Construct warning at FSM_given_state.v(19): variable \"instruction_F\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "FSM_given_state.v" "" { Text "C:/USYD/2021 SEMESTER 1/ELEC2602/Project/processor/FSM_given_state.v" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1622601751191 "|processor_TB|processor:processor_one|FSM_combin:FSM|FSM_given_state:g_s"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath processor:processor_one\|datapath:DataPath " "Elaborating entity \"datapath\" for hierarchy \"processor:processor_one\|datapath:DataPath\"" {  } { { "processor.v" "DataPath" { Text "C:/USYD/2021 SEMESTER 1/ELEC2602/Project/processor/processor.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1622601751191 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R_y_pos datapath.v(19) " "Verilog HDL Always Construct warning at datapath.v(19): inferring latch(es) for variable \"R_y_pos\", which holds its previous value in one or more paths through the always construct" {  } { { "datapath.v" "" { Text "C:/USYD/2021 SEMESTER 1/ELEC2602/Project/processor/datapath.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1622601751220 "|processor_TB|processor:processor_one|datapath:DataPath"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R_x_pos datapath.v(19) " "Verilog HDL Always Construct warning at datapath.v(19): inferring latch(es) for variable \"R_x_pos\", which holds its previous value in one or more paths through the always construct" {  } { { "datapath.v" "" { Text "C:/USYD/2021 SEMESTER 1/ELEC2602/Project/processor/datapath.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1622601751220 "|processor_TB|processor:processor_one|datapath:DataPath"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp_G datapath.v(80) " "Verilog HDL Always Construct warning at datapath.v(80): inferring latch(es) for variable \"temp_G\", which holds its previous value in one or more paths through the always construct" {  } { { "datapath.v" "" { Text "C:/USYD/2021 SEMESTER 1/ELEC2602/Project/processor/datapath.v" 80 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1622601751220 "|processor_TB|processor:processor_one|datapath:DataPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_G\[0\] datapath.v(80) " "Inferred latch for \"temp_G\[0\]\" at datapath.v(80)" {  } { { "datapath.v" "" { Text "C:/USYD/2021 SEMESTER 1/ELEC2602/Project/processor/datapath.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622601751220 "|processor_TB|processor:processor_one|datapath:DataPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_G\[1\] datapath.v(80) " "Inferred latch for \"temp_G\[1\]\" at datapath.v(80)" {  } { { "datapath.v" "" { Text "C:/USYD/2021 SEMESTER 1/ELEC2602/Project/processor/datapath.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622601751220 "|processor_TB|processor:processor_one|datapath:DataPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_G\[2\] datapath.v(80) " "Inferred latch for \"temp_G\[2\]\" at datapath.v(80)" {  } { { "datapath.v" "" { Text "C:/USYD/2021 SEMESTER 1/ELEC2602/Project/processor/datapath.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622601751220 "|processor_TB|processor:processor_one|datapath:DataPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_G\[3\] datapath.v(80) " "Inferred latch for \"temp_G\[3\]\" at datapath.v(80)" {  } { { "datapath.v" "" { Text "C:/USYD/2021 SEMESTER 1/ELEC2602/Project/processor/datapath.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622601751220 "|processor_TB|processor:processor_one|datapath:DataPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_G\[4\] datapath.v(80) " "Inferred latch for \"temp_G\[4\]\" at datapath.v(80)" {  } { { "datapath.v" "" { Text "C:/USYD/2021 SEMESTER 1/ELEC2602/Project/processor/datapath.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622601751220 "|processor_TB|processor:processor_one|datapath:DataPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_G\[5\] datapath.v(80) " "Inferred latch for \"temp_G\[5\]\" at datapath.v(80)" {  } { { "datapath.v" "" { Text "C:/USYD/2021 SEMESTER 1/ELEC2602/Project/processor/datapath.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622601751220 "|processor_TB|processor:processor_one|datapath:DataPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_G\[6\] datapath.v(80) " "Inferred latch for \"temp_G\[6\]\" at datapath.v(80)" {  } { { "datapath.v" "" { Text "C:/USYD/2021 SEMESTER 1/ELEC2602/Project/processor/datapath.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622601751220 "|processor_TB|processor:processor_one|datapath:DataPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_G\[7\] datapath.v(80) " "Inferred latch for \"temp_G\[7\]\" at datapath.v(80)" {  } { { "datapath.v" "" { Text "C:/USYD/2021 SEMESTER 1/ELEC2602/Project/processor/datapath.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622601751220 "|processor_TB|processor:processor_one|datapath:DataPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_G\[8\] datapath.v(80) " "Inferred latch for \"temp_G\[8\]\" at datapath.v(80)" {  } { { "datapath.v" "" { Text "C:/USYD/2021 SEMESTER 1/ELEC2602/Project/processor/datapath.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622601751220 "|processor_TB|processor:processor_one|datapath:DataPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_G\[9\] datapath.v(80) " "Inferred latch for \"temp_G\[9\]\" at datapath.v(80)" {  } { { "datapath.v" "" { Text "C:/USYD/2021 SEMESTER 1/ELEC2602/Project/processor/datapath.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622601751221 "|processor_TB|processor:processor_one|datapath:DataPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_G\[10\] datapath.v(80) " "Inferred latch for \"temp_G\[10\]\" at datapath.v(80)" {  } { { "datapath.v" "" { Text "C:/USYD/2021 SEMESTER 1/ELEC2602/Project/processor/datapath.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622601751221 "|processor_TB|processor:processor_one|datapath:DataPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_G\[11\] datapath.v(80) " "Inferred latch for \"temp_G\[11\]\" at datapath.v(80)" {  } { { "datapath.v" "" { Text "C:/USYD/2021 SEMESTER 1/ELEC2602/Project/processor/datapath.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622601751221 "|processor_TB|processor:processor_one|datapath:DataPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_G\[12\] datapath.v(80) " "Inferred latch for \"temp_G\[12\]\" at datapath.v(80)" {  } { { "datapath.v" "" { Text "C:/USYD/2021 SEMESTER 1/ELEC2602/Project/processor/datapath.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622601751221 "|processor_TB|processor:processor_one|datapath:DataPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_G\[13\] datapath.v(80) " "Inferred latch for \"temp_G\[13\]\" at datapath.v(80)" {  } { { "datapath.v" "" { Text "C:/USYD/2021 SEMESTER 1/ELEC2602/Project/processor/datapath.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622601751221 "|processor_TB|processor:processor_one|datapath:DataPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_G\[14\] datapath.v(80) " "Inferred latch for \"temp_G\[14\]\" at datapath.v(80)" {  } { { "datapath.v" "" { Text "C:/USYD/2021 SEMESTER 1/ELEC2602/Project/processor/datapath.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622601751221 "|processor_TB|processor:processor_one|datapath:DataPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_G\[15\] datapath.v(80) " "Inferred latch for \"temp_G\[15\]\" at datapath.v(80)" {  } { { "datapath.v" "" { Text "C:/USYD/2021 SEMESTER 1/ELEC2602/Project/processor/datapath.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622601751221 "|processor_TB|processor:processor_one|datapath:DataPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_x_pos\[0\] datapath.v(19) " "Inferred latch for \"R_x_pos\[0\]\" at datapath.v(19)" {  } { { "datapath.v" "" { Text "C:/USYD/2021 SEMESTER 1/ELEC2602/Project/processor/datapath.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622601751221 "|processor_TB|processor:processor_one|datapath:DataPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_x_pos\[1\] datapath.v(19) " "Inferred latch for \"R_x_pos\[1\]\" at datapath.v(19)" {  } { { "datapath.v" "" { Text "C:/USYD/2021 SEMESTER 1/ELEC2602/Project/processor/datapath.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622601751221 "|processor_TB|processor:processor_one|datapath:DataPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_x_pos\[2\] datapath.v(19) " "Inferred latch for \"R_x_pos\[2\]\" at datapath.v(19)" {  } { { "datapath.v" "" { Text "C:/USYD/2021 SEMESTER 1/ELEC2602/Project/processor/datapath.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622601751221 "|processor_TB|processor:processor_one|datapath:DataPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_x_pos\[3\] datapath.v(19) " "Inferred latch for \"R_x_pos\[3\]\" at datapath.v(19)" {  } { { "datapath.v" "" { Text "C:/USYD/2021 SEMESTER 1/ELEC2602/Project/processor/datapath.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622601751221 "|processor_TB|processor:processor_one|datapath:DataPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_x_pos\[4\] datapath.v(19) " "Inferred latch for \"R_x_pos\[4\]\" at datapath.v(19)" {  } { { "datapath.v" "" { Text "C:/USYD/2021 SEMESTER 1/ELEC2602/Project/processor/datapath.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622601751221 "|processor_TB|processor:processor_one|datapath:DataPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_x_pos\[5\] datapath.v(19) " "Inferred latch for \"R_x_pos\[5\]\" at datapath.v(19)" {  } { { "datapath.v" "" { Text "C:/USYD/2021 SEMESTER 1/ELEC2602/Project/processor/datapath.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622601751221 "|processor_TB|processor:processor_one|datapath:DataPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_x_pos\[6\] datapath.v(19) " "Inferred latch for \"R_x_pos\[6\]\" at datapath.v(19)" {  } { { "datapath.v" "" { Text "C:/USYD/2021 SEMESTER 1/ELEC2602/Project/processor/datapath.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622601751221 "|processor_TB|processor:processor_one|datapath:DataPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_x_pos\[7\] datapath.v(19) " "Inferred latch for \"R_x_pos\[7\]\" at datapath.v(19)" {  } { { "datapath.v" "" { Text "C:/USYD/2021 SEMESTER 1/ELEC2602/Project/processor/datapath.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622601751221 "|processor_TB|processor:processor_one|datapath:DataPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_x_pos\[8\] datapath.v(19) " "Inferred latch for \"R_x_pos\[8\]\" at datapath.v(19)" {  } { { "datapath.v" "" { Text "C:/USYD/2021 SEMESTER 1/ELEC2602/Project/processor/datapath.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622601751221 "|processor_TB|processor:processor_one|datapath:DataPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_x_pos\[9\] datapath.v(19) " "Inferred latch for \"R_x_pos\[9\]\" at datapath.v(19)" {  } { { "datapath.v" "" { Text "C:/USYD/2021 SEMESTER 1/ELEC2602/Project/processor/datapath.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622601751221 "|processor_TB|processor:processor_one|datapath:DataPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_x_pos\[10\] datapath.v(19) " "Inferred latch for \"R_x_pos\[10\]\" at datapath.v(19)" {  } { { "datapath.v" "" { Text "C:/USYD/2021 SEMESTER 1/ELEC2602/Project/processor/datapath.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622601751221 "|processor_TB|processor:processor_one|datapath:DataPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_x_pos\[11\] datapath.v(19) " "Inferred latch for \"R_x_pos\[11\]\" at datapath.v(19)" {  } { { "datapath.v" "" { Text "C:/USYD/2021 SEMESTER 1/ELEC2602/Project/processor/datapath.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622601751221 "|processor_TB|processor:processor_one|datapath:DataPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_x_pos\[12\] datapath.v(19) " "Inferred latch for \"R_x_pos\[12\]\" at datapath.v(19)" {  } { { "datapath.v" "" { Text "C:/USYD/2021 SEMESTER 1/ELEC2602/Project/processor/datapath.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622601751221 "|processor_TB|processor:processor_one|datapath:DataPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_x_pos\[13\] datapath.v(19) " "Inferred latch for \"R_x_pos\[13\]\" at datapath.v(19)" {  } { { "datapath.v" "" { Text "C:/USYD/2021 SEMESTER 1/ELEC2602/Project/processor/datapath.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622601751221 "|processor_TB|processor:processor_one|datapath:DataPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_x_pos\[14\] datapath.v(19) " "Inferred latch for \"R_x_pos\[14\]\" at datapath.v(19)" {  } { { "datapath.v" "" { Text "C:/USYD/2021 SEMESTER 1/ELEC2602/Project/processor/datapath.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622601751221 "|processor_TB|processor:processor_one|datapath:DataPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_x_pos\[15\] datapath.v(19) " "Inferred latch for \"R_x_pos\[15\]\" at datapath.v(19)" {  } { { "datapath.v" "" { Text "C:/USYD/2021 SEMESTER 1/ELEC2602/Project/processor/datapath.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622601751221 "|processor_TB|processor:processor_one|datapath:DataPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_y_pos\[0\] datapath.v(22) " "Inferred latch for \"R_y_pos\[0\]\" at datapath.v(22)" {  } { { "datapath.v" "" { Text "C:/USYD/2021 SEMESTER 1/ELEC2602/Project/processor/datapath.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622601751221 "|processor_TB|processor:processor_one|datapath:DataPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_y_pos\[1\] datapath.v(22) " "Inferred latch for \"R_y_pos\[1\]\" at datapath.v(22)" {  } { { "datapath.v" "" { Text "C:/USYD/2021 SEMESTER 1/ELEC2602/Project/processor/datapath.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622601751221 "|processor_TB|processor:processor_one|datapath:DataPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_y_pos\[2\] datapath.v(22) " "Inferred latch for \"R_y_pos\[2\]\" at datapath.v(22)" {  } { { "datapath.v" "" { Text "C:/USYD/2021 SEMESTER 1/ELEC2602/Project/processor/datapath.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622601751221 "|processor_TB|processor:processor_one|datapath:DataPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_y_pos\[3\] datapath.v(22) " "Inferred latch for \"R_y_pos\[3\]\" at datapath.v(22)" {  } { { "datapath.v" "" { Text "C:/USYD/2021 SEMESTER 1/ELEC2602/Project/processor/datapath.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622601751221 "|processor_TB|processor:processor_one|datapath:DataPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_y_pos\[4\] datapath.v(22) " "Inferred latch for \"R_y_pos\[4\]\" at datapath.v(22)" {  } { { "datapath.v" "" { Text "C:/USYD/2021 SEMESTER 1/ELEC2602/Project/processor/datapath.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622601751221 "|processor_TB|processor:processor_one|datapath:DataPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_y_pos\[5\] datapath.v(22) " "Inferred latch for \"R_y_pos\[5\]\" at datapath.v(22)" {  } { { "datapath.v" "" { Text "C:/USYD/2021 SEMESTER 1/ELEC2602/Project/processor/datapath.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622601751221 "|processor_TB|processor:processor_one|datapath:DataPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_y_pos\[6\] datapath.v(22) " "Inferred latch for \"R_y_pos\[6\]\" at datapath.v(22)" {  } { { "datapath.v" "" { Text "C:/USYD/2021 SEMESTER 1/ELEC2602/Project/processor/datapath.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622601751221 "|processor_TB|processor:processor_one|datapath:DataPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_y_pos\[7\] datapath.v(22) " "Inferred latch for \"R_y_pos\[7\]\" at datapath.v(22)" {  } { { "datapath.v" "" { Text "C:/USYD/2021 SEMESTER 1/ELEC2602/Project/processor/datapath.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622601751221 "|processor_TB|processor:processor_one|datapath:DataPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_y_pos\[8\] datapath.v(22) " "Inferred latch for \"R_y_pos\[8\]\" at datapath.v(22)" {  } { { "datapath.v" "" { Text "C:/USYD/2021 SEMESTER 1/ELEC2602/Project/processor/datapath.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622601751222 "|processor_TB|processor:processor_one|datapath:DataPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_y_pos\[9\] datapath.v(22) " "Inferred latch for \"R_y_pos\[9\]\" at datapath.v(22)" {  } { { "datapath.v" "" { Text "C:/USYD/2021 SEMESTER 1/ELEC2602/Project/processor/datapath.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622601751222 "|processor_TB|processor:processor_one|datapath:DataPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_y_pos\[10\] datapath.v(22) " "Inferred latch for \"R_y_pos\[10\]\" at datapath.v(22)" {  } { { "datapath.v" "" { Text "C:/USYD/2021 SEMESTER 1/ELEC2602/Project/processor/datapath.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622601751222 "|processor_TB|processor:processor_one|datapath:DataPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_y_pos\[11\] datapath.v(22) " "Inferred latch for \"R_y_pos\[11\]\" at datapath.v(22)" {  } { { "datapath.v" "" { Text "C:/USYD/2021 SEMESTER 1/ELEC2602/Project/processor/datapath.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622601751222 "|processor_TB|processor:processor_one|datapath:DataPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_y_pos\[12\] datapath.v(22) " "Inferred latch for \"R_y_pos\[12\]\" at datapath.v(22)" {  } { { "datapath.v" "" { Text "C:/USYD/2021 SEMESTER 1/ELEC2602/Project/processor/datapath.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622601751222 "|processor_TB|processor:processor_one|datapath:DataPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_y_pos\[13\] datapath.v(22) " "Inferred latch for \"R_y_pos\[13\]\" at datapath.v(22)" {  } { { "datapath.v" "" { Text "C:/USYD/2021 SEMESTER 1/ELEC2602/Project/processor/datapath.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622601751222 "|processor_TB|processor:processor_one|datapath:DataPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_y_pos\[14\] datapath.v(22) " "Inferred latch for \"R_y_pos\[14\]\" at datapath.v(22)" {  } { { "datapath.v" "" { Text "C:/USYD/2021 SEMESTER 1/ELEC2602/Project/processor/datapath.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622601751222 "|processor_TB|processor:processor_one|datapath:DataPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_y_pos\[15\] datapath.v(22) " "Inferred latch for \"R_y_pos\[15\]\" at datapath.v(22)" {  } { { "datapath.v" "" { Text "C:/USYD/2021 SEMESTER 1/ELEC2602/Project/processor/datapath.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622601751222 "|processor_TB|processor:processor_one|datapath:DataPath"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_Sign processor:processor_one\|datapath:DataPath\|Control_Sign:tri_buf " "Elaborating entity \"Control_Sign\" for hierarchy \"processor:processor_one\|datapath:DataPath\|Control_Sign:tri_buf\"" {  } { { "datapath.v" "tri_buf" { Text "C:/USYD/2021 SEMESTER 1/ELEC2602/Project/processor/datapath.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1622601751222 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/USYD/2021 SEMESTER 1/ELEC2602/Project/processor/output_files/Processor.map.smsg " "Generated suppressed messages file C:/USYD/2021 SEMESTER 1/ELEC2602/Project/processor/output_files/Processor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1622601751348 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4769 " "Peak virtual memory: 4769 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1622601751356 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 02 10:42:31 2021 " "Processing ended: Wed Jun 02 10:42:31 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1622601751356 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1622601751356 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1622601751356 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1622601751356 ""}
