library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity Snet is
    Generic ( N : natural := 64 );
    Port (
        P : in std_logic_vector(N-1 downto 0);
	C : in std_logic_vector(N-1 downto 0);
        S    : out std_logic_vector(N-1 downto 0)
    );
end entity Snet;

architecture Behaviour of Snet is
begin
	
	S <= P xor C;

--	ForSum: for i in 0 to N-1 generate
--        begin
--			S(i) <= P(i) xor (C(i));
--			end generate;

--	C <= G(0) or (P(0) and Cin);
end architecture Behaviour;