[03/09 14:16:28      0] 
[03/09 14:16:28      0] Cadence Innovus(TM) Implementation System.
[03/09 14:16:28      0] Copyright 2015 Cadence Design Systems, Inc. All rights reserved worldwide.
[03/09 14:16:28      0] 
[03/09 14:16:28      0] Version:	v15.23-s045_1, built Fri Apr 22 12:32:52 PDT 2016
[03/09 14:16:28      0] Options:	
[03/09 14:16:28      0] Date:		Sun Mar  9 14:16:28 2025
[03/09 14:16:28      0] Host:		ieng6-ece-16.ucsd.edu (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) Gold 5220 CPU @ 2.20GHz 25344KB)
[03/09 14:16:28      0] OS:		CentOS Linux release 7.9.2009 (Core)
[03/09 14:16:28      0] 
[03/09 14:16:28      0] License:
[03/09 14:16:28      0] 		invs	Innovus Implementation System	15.2	checkout succeeded
[03/09 14:16:28      0] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[03/09 14:16:28      0] **ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE
[03/09 14:16:28      0] 
[03/09 14:16:28      0] **ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)
[03/09 14:16:28      0] 
[03/09 14:16:28      0] **ERROR: (IMPOAX-142):	OA features will be disabled in this session.
[03/09 14:16:28      0] 
[03/09 14:16:37      7] @(#)CDS: Innovus v15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
[03/09 14:16:37      7] @(#)CDS: NanoRoute 15.23-s045_1 NR160414-1105/15_23-UB (database version 2.30, 317.6.1) {superthreading v1.26}
[03/09 14:16:37      7] @(#)CDS: AAE 15.23-s014 (64bit) 04/22/2016 (Linux 2.6.18-194.el5)
[03/09 14:16:37      7] @(#)CDS: CTE 15.23-s022_1 () Apr 22 2016 09:38:45 ( )
[03/09 14:16:37      7] @(#)CDS: SYNTECH 15.23-s008_1 () Apr 12 2016 21:52:59 ( )
[03/09 14:16:37      7] @(#)CDS: CPE v15.23-s045
[03/09 14:16:37      7] @(#)CDS: IQRC/TQRC 15.1.4-s213 (64bit) Tue Feb  9 17:31:28 PST 2016 (Linux 2.6.18-194.el5)
[03/09 14:16:37      7] @(#)CDS: OA 22.50-p036 Tue Nov  3 09:29:52 2015
[03/09 14:16:37      7] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[03/09 14:16:37      7] @(#)CDS: RCDB 11.7
[03/09 14:16:37      7] --- Running on ieng6-ece-16.ucsd.edu (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) Gold 5220 CPU @ 2.20GHz 25344KB) ---
[03/09 14:16:37      7] Create and set the environment variable TMPDIR to /tmp/innovus_temp_32734_ieng6-ece-16.ucsd.edu_nbalasubramanian_KR10vg.

[03/09 14:16:37      8] 
[03/09 14:16:37      8] **INFO:  MMMC transition support version v31-84 
[03/09 14:16:37      8] 
[03/09 14:16:37      8] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[03/09 14:16:37      8] <CMD> suppressMessage ENCEXT-2799
[03/09 14:16:38      8] <CMD> getDrawView
[03/09 14:16:38      8] <CMD> loadWorkspace -name Physical
[03/09 14:16:38      8] <CMD> win
[03/09 14:16:54     11] <CMD> set init_pwr_net VDD
[03/09 14:16:54     11] <CMD> set init_gnd_net VSS
[03/09 14:16:54     11] <CMD> set init_verilog ./netlist/core.v
[03/09 14:16:54     11] <CMD> set init_design_netlisttype Verilog
[03/09 14:16:54     11] <CMD> set init_design_settop 1
[03/09 14:16:54     11] <CMD> set init_top_cell core
[03/09 14:16:54     11] <CMD> set init_lef_file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef
[03/09 14:16:54     11] <CMD> create_library_set -name WC_LIB -timing $worst_timing_lib
[03/09 14:16:54     11] <CMD> create_library_set -name BC_LIB -timing $best_timing_lib
[03/09 14:16:54     11] <CMD> create_rc_corner -name Cmax -cap_table $worst_captbl -T 125
[03/09 14:16:54     11] <CMD> create_rc_corner -name Cmin -cap_table $best_captbl -T -40
[03/09 14:16:54     11] <CMD> create_delay_corner -name WC -library_set WC_LIB -rc_corner Cmax
[03/09 14:16:54     11] <CMD> create_delay_corner -name BC -library_set BC_LIB -rc_corner Cmin
[03/09 14:16:54     11] <CMD> create_constraint_mode -name CON -sdc_file [list $sdc]
[03/09 14:16:54     11] <CMD> create_analysis_view -name WC_VIEW -delay_corner WC -constraint_mode CON
[03/09 14:16:54     11] <CMD> create_analysis_view -name BC_VIEW -delay_corner BC -constraint_mode CON
[03/09 14:16:54     11] <CMD> init_design -setup WC_VIEW -hold BC_VIEW
[03/09 14:16:54     11] **ERROR: (IMPOAX-820):	The OA features are disabled in the current session of Innovus because the oax shared library could not be loaded properly. This could be because your installation was not properly configured. To enable OA features, exit the current session and re-launch Innovus either after fixing your installation by running the Configure Installation phase, or after setting the OA_HOME variable to point to a proper OA installation. Check the "OpenAccess Installation and Configuration Guide" manual for more information.
[03/09 14:16:54     11] 
[03/09 14:16:54     11] **ERROR: (IMPOAX-850):	oaxCreateCdsLibArray command cannot be run as OA features are disabled in this session.
[03/09 14:16:54     11] 
[03/09 14:16:54     11] Loading LEF file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef ...
[03/09 14:16:54     11] WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
[03/09 14:16:54     11] The LEF parser will ignore this statement.
[03/09 14:16:54     11] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 28.
[03/09 14:16:54     11] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/09 14:16:54     11] The LEF parser will ignore this statement.
[03/09 14:16:54     11] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 867.
[03/09 14:16:54     11] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/09 14:16:54     11] The LEF parser will ignore this statement.
[03/09 14:16:54     11] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 877.
[03/09 14:16:54     11] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/09 14:16:54     11] The LEF parser will ignore this statement.
[03/09 14:16:54     11] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1014.
[03/09 14:16:54     11] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/09 14:16:54     11] The LEF parser will ignore this statement.
[03/09 14:16:54     11] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1024.
[03/09 14:16:54     11] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/09 14:16:54     11] The LEF parser will ignore this statement.
[03/09 14:16:54     11] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1161.
[03/09 14:16:54     11] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/09 14:16:54     11] The LEF parser will ignore this statement.
[03/09 14:16:54     11] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1171.
[03/09 14:16:54     11] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/09 14:16:54     11] The LEF parser will ignore this statement.
[03/09 14:16:54     11] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1308.
[03/09 14:16:54     11] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/09 14:16:54     11] The LEF parser will ignore this statement.
[03/09 14:16:54     11] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1318.
[03/09 14:16:54     11] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/09 14:16:54     11] The LEF parser will ignore this statement.
[03/09 14:16:54     11] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1372.
[03/09 14:16:54     11] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/09 14:16:54     11] The LEF parser will ignore this statement.
[03/09 14:16:54     11] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1383.
[03/09 14:16:54     11] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/09 14:16:54     11] The LEF parser will ignore this statement.
[03/09 14:16:54     11] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1604.
[03/09 14:16:54     11] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/09 14:16:54     11] The LEF parser will ignore this statement.
[03/09 14:16:54     11] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1614.
[03/09 14:16:54     11] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/09 14:16:54     11] The LEF parser will ignore this statement.
[03/09 14:16:54     11] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1769.
[03/09 14:16:54     11] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/09 14:16:54     11] The LEF parser will ignore this statement.
[03/09 14:16:54     11] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1771.
[03/09 14:16:54     11] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[03/09 14:16:54     11] The LEF parser will ignore this statement.
[03/09 14:16:54     11] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1772.
[03/09 14:16:54     11] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/09 14:16:54     11] The LEF parser will ignore this statement.
[03/09 14:16:54     11] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1776.
[03/09 14:16:54     11] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/09 14:16:54     11] The LEF parser will ignore this statement.
[03/09 14:16:54     11] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1778.
[03/09 14:16:54     11] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[03/09 14:16:54     11] The LEF parser will ignore this statement.
[03/09 14:16:54     11] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1779.
[03/09 14:16:54     11] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/09 14:16:54     11] The LEF parser will ignore this statement.
[03/09 14:16:54     11] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1783.
[03/09 14:16:54     11] Set DBUPerIGU to M2 pitch 400.
[03/09 14:16:54     11] **WARN: (IMPLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/09 14:16:54     11] Type 'man IMPLF-200' for more detail.
[03/09 14:16:54     11] 
[03/09 14:16:54     11] viaInitial starts at Sun Mar  9 14:16:54 2025
viaInitial ends at Sun Mar  9 14:16:54 2025
Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib' ...
[03/09 14:16:54     11] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D0' is not defined in the library.
[03/09 14:16:54     11] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D1' is not defined in the library.
[03/09 14:16:54     11] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D2' is not defined in the library.
[03/09 14:16:54     11] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D4' is not defined in the library.
[03/09 14:16:54     11] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D8' is not defined in the library.
[03/09 14:16:54     11] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2XD1' is not defined in the library.
[03/09 14:16:54     11] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D0' is not defined in the library.
[03/09 14:16:54     11] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D1' is not defined in the library.
[03/09 14:16:54     11] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D2' is not defined in the library.
[03/09 14:16:54     11] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D4' is not defined in the library.
[03/09 14:16:54     11] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D8' is not defined in the library.
[03/09 14:16:54     11] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3XD1' is not defined in the library.
[03/09 14:16:54     11] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D0' is not defined in the library.
[03/09 14:16:54     11] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D1' is not defined in the library.
[03/09 14:16:54     11] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D2' is not defined in the library.
[03/09 14:16:54     11] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D4' is not defined in the library.
[03/09 14:16:54     11] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D8' is not defined in the library.
[03/09 14:16:54     11] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4XD1' is not defined in the library.
[03/09 14:16:54     11] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D0' is not defined in the library.
[03/09 14:16:54     11] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D1' is not defined in the library.
[03/09 14:16:54     11] Message <TECHLIB-436> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
[03/09 14:16:55     12] Read 811 cells in library 'tcbn65gpluswc' 
[03/09 14:16:55     12] Reading BC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gplusbc.lib' ...
[03/09 14:16:56     13] Read 811 cells in library 'tcbn65gplusbc' 
[03/09 14:16:56     13] *** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.23min, fe_real=0.47min, fe_mem=465.9M) ***
[03/09 14:16:56     13] *** Begin netlist parsing (mem=465.9M) ***
[03/09 14:16:56     13] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
[03/09 14:16:56     13] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
[03/09 14:16:56     13] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
[03/09 14:16:56     13] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
[03/09 14:16:56     13] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
[03/09 14:16:56     13] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
[03/09 14:16:56     13] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
[03/09 14:16:56     13] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
[03/09 14:16:56     13] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
[03/09 14:16:56     13] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
[03/09 14:16:56     13] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
[03/09 14:16:56     13] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
[03/09 14:16:56     13] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
[03/09 14:16:56     13] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
[03/09 14:16:56     13] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
[03/09 14:16:56     13] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
[03/09 14:16:56     13] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
[03/09 14:16:56     13] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
[03/09 14:16:56     13] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
[03/09 14:16:56     13] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
[03/09 14:16:56     13] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[03/09 14:16:56     13] To increase the message display limit, refer to the product command reference manual.
[03/09 14:16:56     13] Created 811 new cells from 2 timing libraries.
[03/09 14:16:56     13] Reading netlist ...
[03/09 14:16:56     13] Backslashed names will retain backslash and a trailing blank character.
[03/09 14:16:56     13] Reading verilog netlist './netlist/core.v'
[03/09 14:16:56     13] 
[03/09 14:16:56     13] *** Memory Usage v#1 (Current mem = 471.895M, initial mem = 149.258M) ***
[03/09 14:16:56     13] *** End netlist parsing (cpu=0:00:00.2, real=0:00:00.0, mem=471.9M) ***
[03/09 14:16:56     13] Set top cell to core.
[03/09 14:16:57     14] Hooked 1622 DB cells to tlib cells.
[03/09 14:16:57     14] Starting recursive module instantiation check.
[03/09 14:16:57     14] No recursion found.
[03/09 14:16:57     14] Building hierarchical netlist for Cell core ...
[03/09 14:16:57     14] *** Netlist is unique.
[03/09 14:16:57     14] ** info: there are 1751 modules.
[03/09 14:16:57     14] ** info: there are 23050 stdCell insts.
[03/09 14:16:57     14] 
[03/09 14:16:57     14] *** Memory Usage v#1 (Current mem = 544.727M, initial mem = 149.258M) ***
[03/09 14:16:57     14] **WARN: (IMPFP-3961):	The techSite 'dcore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/09 14:16:57     14] Type 'man IMPFP-3961' for more detail.
[03/09 14:16:57     14] **WARN: (IMPFP-3961):	The techSite 'ccore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/09 14:16:57     14] Type 'man IMPFP-3961' for more detail.
[03/09 14:16:57     14] Set Default Net Delay as 1000 ps.
[03/09 14:16:57     14] Set Default Net Load as 0.5 pF. 
[03/09 14:16:57     14] Set Default Input Pin Transition as 0.1 ps.
[03/09 14:16:57     14] Initializing multi-corner RC extraction with 2 active RC Corners ...
[03/09 14:16:57     14] Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
[03/09 14:16:57     14] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/09 14:16:57     14] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/09 14:16:57     14] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/09 14:16:57     14] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/09 14:16:57     14] Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
[03/09 14:16:57     14] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/09 14:16:57     14] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/09 14:16:57     14] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/09 14:16:57     14] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/09 14:16:57     14] Importing multi-corner RC tables ... 
[03/09 14:16:57     14] Summary of Active RC-Corners : 
[03/09 14:16:57     14]  
[03/09 14:16:57     14]  Analysis View: WC_VIEW
[03/09 14:16:57     14]     RC-Corner Name        : Cmax
[03/09 14:16:57     14]     RC-Corner Index       : 0
[03/09 14:16:57     14]     RC-Corner Temperature : 125 Celsius
[03/09 14:16:57     14]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
[03/09 14:16:57     14]     RC-Corner PreRoute Res Factor         : 1
[03/09 14:16:57     14]     RC-Corner PreRoute Cap Factor         : 1
[03/09 14:16:57     14]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/09 14:16:57     14]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/09 14:16:57     14]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/09 14:16:57     14]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/09 14:16:57     14]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/09 14:16:57     14]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/09 14:16:57     14]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/09 14:16:57     14]  
[03/09 14:16:57     14]  Analysis View: BC_VIEW
[03/09 14:16:57     14]     RC-Corner Name        : Cmin
[03/09 14:16:57     14]     RC-Corner Index       : 1
[03/09 14:16:57     14]     RC-Corner Temperature : -40 Celsius
[03/09 14:16:57     14]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
[03/09 14:16:57     14]     RC-Corner PreRoute Res Factor         : 1
[03/09 14:16:57     14]     RC-Corner PreRoute Cap Factor         : 1
[03/09 14:16:57     14]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/09 14:16:57     14]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/09 14:16:57     14]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/09 14:16:57     14]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/09 14:16:57     14]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/09 14:16:57     14]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/09 14:16:57     14]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/09 14:16:57     14] *Info: initialize multi-corner CTS.
[03/09 14:16:57     14] Reading timing constraints file './constraints/core.sdc' ...
[03/09 14:16:57     14] Current (total cpu=0:00:14.9, real=0:00:29.0, peak res=297.5M, current mem=665.0M)
[03/09 14:16:58     14] **WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ./constraints/core.sdc, Line 8).
[03/09 14:16:58     14] 
[03/09 14:16:58     14] INFO (CTE): Reading of timing constraints file ./constraints/core.sdc completed, with 1 WARNING
[03/09 14:16:58     14] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:01.0, peak res=312.8M, current mem=682.2M)
[03/09 14:16:58     15] Current (total cpu=0:00:15.0, real=0:00:30.0, peak res=312.8M, current mem=682.2M)
[03/09 14:16:58     15] Summary for sequential cells idenfication: 
[03/09 14:16:58     15] Identified SBFF number: 199
[03/09 14:16:58     15] Identified MBFF number: 0
[03/09 14:16:58     15] Not identified SBFF number: 0
[03/09 14:16:58     15] Not identified MBFF number: 0
[03/09 14:16:58     15] Number of sequential cells which are not FFs: 104
[03/09 14:16:58     15] 
[03/09 14:16:58     15] Total number of combinational cells: 492
[03/09 14:16:58     15] Total number of sequential cells: 303
[03/09 14:16:58     15] Total number of tristate cells: 11
[03/09 14:16:58     15] Total number of level shifter cells: 0
[03/09 14:16:58     15] Total number of power gating cells: 0
[03/09 14:16:58     15] Total number of isolation cells: 0
[03/09 14:16:58     15] Total number of power switch cells: 0
[03/09 14:16:58     15] Total number of pulse generator cells: 0
[03/09 14:16:58     15] Total number of always on buffers: 0
[03/09 14:16:58     15] Total number of retention cells: 0
[03/09 14:16:58     15] List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
[03/09 14:16:58     15] Total number of usable buffers: 18
[03/09 14:16:58     15] List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
[03/09 14:16:58     15] Total number of unusable buffers: 9
[03/09 14:16:58     15] List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
[03/09 14:16:58     15] Total number of usable inverters: 18
[03/09 14:16:58     15] List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
[03/09 14:16:58     15] Total number of unusable inverters: 9
[03/09 14:16:58     15] List of identified usable delay cells:
[03/09 14:16:58     15] Total number of identified usable delay cells: 0
[03/09 14:16:58     15] List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
[03/09 14:16:58     15] Total number of identified unusable delay cells: 9
[03/09 14:16:58     15] All delay cells are dont_use. Buffers will be used to fix hold violations.
[03/09 14:16:58     15] 
[03/09 14:16:58     15] *** Summary of all messages that are not suppressed in this session:
[03/09 14:16:58     15] Severity  ID               Count  Summary                                  
[03/09 14:16:58     15] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[03/09 14:16:58     15] WARNING   IMPFP-3961           2  The techSite '%s' has no related cells i...
[03/09 14:16:58     15] WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
[03/09 14:16:58     15] WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
[03/09 14:16:58     15] WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
[03/09 14:16:58     15] WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
[03/09 14:16:58     15] WARNING   IMPVL-159         1622  Pin '%s' of cell '%s' is defined in LEF ...
[03/09 14:16:58     15] ERROR     IMPOAX-820           1  The OA features are disabled in the curr...
[03/09 14:16:58     15] ERROR     IMPOAX-850           1  %s command cannot be run as OA features ...
[03/09 14:16:58     15] *** Message Summary: 1633 warning(s), 2 error(s)
[03/09 14:16:58     15] 
[03/09 14:16:58     15] <CMD> set_interactive_constraint_modes {CON}
[03/09 14:16:58     15] <CMD> setDesignMode -process 65
[03/09 14:16:58     15] Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[03/09 14:16:58     15] 	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
[03/09 14:16:58     15] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[03/09 14:16:58     15] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[03/09 14:16:58     15] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
[03/09 14:16:58     15] Updating process node dependent CCOpt properties for the 65nm process node.
[03/09 14:16:58     15] <CMD> floorPlan -site core -r 1 0.60 10.0 10.0 10.0 10.0
[03/09 14:16:58     15] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[03/09 14:16:58     15] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
[03/09 14:16:58     15] 23050 new pwr-pin connections were made to global net 'VDD'.
[03/09 14:16:58     15] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
[03/09 14:16:58     15] 23050 new gnd-pin connections were made to global net 'VSS'.
[03/09 14:16:58     15] <CMD> addRing -spacing {top 2 bottom 2 left 2 right 2} -width {top 3 bottom 3 left 3 right 3} -layer {top M1 bottom M1 left M2 right M2} -center 1 -type core_rings -nets {VSS VDD}
[03/09 14:16:58     15] 
[03/09 14:16:58     15] Ring generation is complete; vias are now being generated.
[03/09 14:16:58     15] The power planner created 8 wires.
[03/09 14:16:58     15] *** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 686.2M) ***
[03/09 14:16:58     15] <CMD> setAddStripeMode -break_at block_ring
[03/09 14:16:58     15] Stripe will break at block ring.
[03/09 14:16:58     15] <CMD> addStripe -nets {VDD VSS} -layer M4 -direction vertical -width 2 -spacing 6 -number_of_sets 25
[03/09 14:16:58     15] 
[03/09 14:16:58     15] Starting stripe generation ...
[03/09 14:16:58     15] Non-Default setAddStripeOption Settings :
[03/09 14:16:58     15]   NONE
[03/09 14:16:58     15] Stripe generation is complete; vias are now being generated.
[03/09 14:16:58     15] The power planner created 50 wires.
[03/09 14:16:58     15] *** Ending Stripe Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 686.2M) ***
[03/09 14:16:58     15] <CMD> sroute
[03/09 14:16:58     15] *** Begin SPECIAL ROUTE on Sun Mar  9 14:16:58 2025 ***
[03/09 14:16:58     15] SPECIAL ROUTE ran on directory: /home/linux/ieng6/ee260bwi25/nbalasubramanian/project1/core_nh/pnr
[03/09 14:16:58     15] SPECIAL ROUTE ran on machine: ieng6-ece-16.ucsd.edu (Linux 3.10.0-1160.119.1.el7.x86_64 Xeon 2.19Ghz)
[03/09 14:16:58     15] 
[03/09 14:16:58     15] Begin option processing ...
[03/09 14:16:58     15] srouteConnectPowerBump set to false
[03/09 14:16:58     15] routeSpecial set to true
[03/09 14:16:58     15] srouteConnectConverterPin set to false
[03/09 14:16:58     15] srouteFollowCorePinEnd set to 3
[03/09 14:16:58     15] srouteJogControl set to "preferWithChanges differentLayer"
[03/09 14:16:58     15] sroutePadPinAllPorts set to true
[03/09 14:16:58     15] sroutePreserveExistingRoutes set to true
[03/09 14:16:58     15] srouteRoutePowerBarPortOnBothDir set to true
[03/09 14:16:58     15] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1376.00 megs.
[03/09 14:16:58     15] 
[03/09 14:16:58     15] Reading DB technology information...
[03/09 14:16:58     15] Finished reading DB technology information.
[03/09 14:16:58     15] Reading floorplan and netlist information...
[03/09 14:16:58     15] Finished reading floorplan and netlist information.
[03/09 14:16:58     15] Read in 17 layers, 8 routing layers, 1 overlap layer
[03/09 14:16:58     15] Read in 846 macros, 133 used
[03/09 14:16:58     15] Read in 133 components
[03/09 14:16:58     15]   133 core components: 133 unplaced, 0 placed, 0 fixed
[03/09 14:16:58     15] Read in 403 logical pins
[03/09 14:16:58     15] Read in 403 nets
[03/09 14:16:58     15] Read in 2 special nets, 2 routed
[03/09 14:16:58     15] Read in 266 terminals
[03/09 14:16:58     15] Begin power routing ...
[03/09 14:16:58     15] **WARN: (IMPSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
[03/09 14:16:58     15] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[03/09 14:16:58     15] Type 'man IMPSR-1256' for more detail.
[03/09 14:16:58     15] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[03/09 14:16:58     15] **WARN: (IMPSR-1254):	Cannot find any block pin of net VSS. Check netlist, or change option to include the pin.
[03/09 14:16:58     15] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[03/09 14:16:58     15] Type 'man IMPSR-1256' for more detail.
[03/09 14:16:58     15] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[03/09 14:16:58     15] CPU time for FollowPin 0 seconds
[03/09 14:16:58     15] CPU time for FollowPin 0 seconds
[03/09 14:16:58     15]   Number of IO ports routed: 0
[03/09 14:16:58     15]   Number of Block ports routed: 0
[03/09 14:16:58     15]   Number of Stripe ports routed: 0
[03/09 14:16:58     15]   Number of Core ports routed: 466
[03/09 14:16:58     15]   Number of Pad ports routed: 0
[03/09 14:16:58     15]   Number of Power Bump ports routed: 0
[03/09 14:16:58     15]   Number of Followpin connections: 233
[03/09 14:16:58     15] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1399.00 megs.
[03/09 14:16:58     15] 
[03/09 14:16:58     15] 
[03/09 14:16:58     15] 
[03/09 14:16:58     15]  Begin updating DB with routing results ...
[03/09 14:16:58     15]  Updating DB with 106 via definition ...Extracting standard cell pins and blockage ...... 
[03/09 14:16:58     15] Pin and blockage extraction finished
[03/09 14:16:58     15] 
[03/09 14:16:58     15] 
sroute post-processing starts at Sun Mar  9 14:16:58 2025
The viaGen is rebuilding shadow vias for net VSS.
[03/09 14:16:59     16] sroute post-processing ends at Sun Mar  9 14:16:59 2025

sroute post-processing starts at Sun Mar  9 14:16:59 2025
The viaGen is rebuilding shadow vias for net VDD.
[03/09 14:16:59     16] sroute post-processing ends at Sun Mar  9 14:16:59 2025
sroute: Total CPU time used = 0:0:0
[03/09 14:16:59     16] sroute: Total Real time used = 0:0:1
[03/09 14:16:59     16] sroute: Total Memory used = 24.42 megs
[03/09 14:16:59     16] sroute: Total Peak Memory used = 708.24 megs
[03/09 14:16:59     16] <CMD> setPinAssignMode -pinEditInBatch true
[03/09 14:16:59     16] <CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Left -layer 3 -spreadType center -spacing 0.8 -pin {{mem_in[*]} {clk} {inst[*]} {reset}}
[03/09 14:16:59     16] Successfully spread [83] pins.
[03/09 14:16:59     16] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 708.2M).
[03/09 14:16:59     16] <CMD> setPinAssignMode -pinEditInBatch false
[03/09 14:16:59     16] <CMD> setPinAssignMode -pinEditInBatch true
[03/09 14:16:59     16] <CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 3 -spreadType center -spacing 0.8 -pin {{out[*]} {sum_out[*]}}
[03/09 14:16:59     16] Successfully spread [320] pins.
[03/09 14:16:59     16] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 708.2M).
[03/09 14:16:59     16] <CMD> setPinAssignMode -pinEditInBatch false
[03/09 14:16:59     16] <CMD> legalizePin
[03/09 14:16:59     16] 
[03/09 14:16:59     16] Start pin legalization for the partition [core]:
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[159]] is [FIXED] at location ( 219.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[158]] is [FIXED] at location ( 218.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[157]] is [FIXED] at location ( 217.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[156]] is [FIXED] at location ( 216.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[155]] is [FIXED] at location ( 215.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[154]] is [FIXED] at location ( 215.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[153]] is [FIXED] at location ( 214.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[152]] is [FIXED] at location ( 213.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[151]] is [FIXED] at location ( 212.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[150]] is [FIXED] at location ( 211.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[149]] is [FIXED] at location ( 211.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[148]] is [FIXED] at location ( 210.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[147]] is [FIXED] at location ( 209.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[146]] is [FIXED] at location ( 208.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[145]] is [FIXED] at location ( 207.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[144]] is [FIXED] at location ( 207.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[143]] is [FIXED] at location ( 206.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[142]] is [FIXED] at location ( 205.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[141]] is [FIXED] at location ( 204.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[140]] is [FIXED] at location ( 203.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[139]] is [FIXED] at location ( 203.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[138]] is [FIXED] at location ( 202.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[137]] is [FIXED] at location ( 201.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[136]] is [FIXED] at location ( 200.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[135]] is [FIXED] at location ( 199.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[134]] is [FIXED] at location ( 199.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[133]] is [FIXED] at location ( 198.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[132]] is [FIXED] at location ( 197.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[131]] is [FIXED] at location ( 196.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[130]] is [FIXED] at location ( 195.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[129]] is [FIXED] at location ( 195.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[128]] is [FIXED] at location ( 194.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[127]] is [FIXED] at location ( 193.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[126]] is [FIXED] at location ( 192.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[125]] is [FIXED] at location ( 191.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[124]] is [FIXED] at location ( 191.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[123]] is [FIXED] at location ( 190.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[122]] is [FIXED] at location ( 189.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[121]] is [FIXED] at location ( 188.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[120]] is [FIXED] at location ( 187.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[119]] is [FIXED] at location ( 187.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[118]] is [FIXED] at location ( 186.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[117]] is [FIXED] at location ( 185.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[116]] is [FIXED] at location ( 184.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[115]] is [FIXED] at location ( 183.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[114]] is [FIXED] at location ( 183.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[113]] is [FIXED] at location ( 182.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[112]] is [FIXED] at location ( 181.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[111]] is [FIXED] at location ( 180.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[110]] is [FIXED] at location ( 179.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[109]] is [FIXED] at location ( 179.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[108]] is [FIXED] at location ( 178.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[107]] is [FIXED] at location ( 177.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[106]] is [FIXED] at location ( 176.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[105]] is [FIXED] at location ( 175.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[104]] is [FIXED] at location ( 175.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[103]] is [FIXED] at location ( 174.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[102]] is [FIXED] at location ( 173.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[101]] is [FIXED] at location ( 172.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[100]] is [FIXED] at location ( 171.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[99]] is [FIXED] at location ( 171.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[98]] is [FIXED] at location ( 170.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[97]] is [FIXED] at location ( 169.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[96]] is [FIXED] at location ( 168.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[95]] is [FIXED] at location ( 167.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[94]] is [FIXED] at location ( 167.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[93]] is [FIXED] at location ( 166.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[92]] is [FIXED] at location ( 165.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[91]] is [FIXED] at location ( 164.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[90]] is [FIXED] at location ( 163.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[89]] is [FIXED] at location ( 163.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[88]] is [FIXED] at location ( 162.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[87]] is [FIXED] at location ( 161.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[86]] is [FIXED] at location ( 160.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[85]] is [FIXED] at location ( 159.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[84]] is [FIXED] at location ( 159.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[83]] is [FIXED] at location ( 158.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[82]] is [FIXED] at location ( 157.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[81]] is [FIXED] at location ( 156.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[80]] is [FIXED] at location ( 155.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[79]] is [FIXED] at location ( 155.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[78]] is [FIXED] at location ( 154.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[77]] is [FIXED] at location ( 153.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[76]] is [FIXED] at location ( 152.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[75]] is [FIXED] at location ( 151.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[74]] is [FIXED] at location ( 151.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[73]] is [FIXED] at location ( 150.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[72]] is [FIXED] at location ( 149.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[71]] is [FIXED] at location ( 148.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[70]] is [FIXED] at location ( 147.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[69]] is [FIXED] at location ( 147.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[68]] is [FIXED] at location ( 146.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[67]] is [FIXED] at location ( 145.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[66]] is [FIXED] at location ( 144.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[65]] is [FIXED] at location ( 143.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[64]] is [FIXED] at location ( 143.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[63]] is [FIXED] at location ( 142.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[62]] is [FIXED] at location ( 141.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[61]] is [FIXED] at location ( 140.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[60]] is [FIXED] at location ( 139.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[59]] is [FIXED] at location ( 139.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[58]] is [FIXED] at location ( 138.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[57]] is [FIXED] at location ( 137.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[56]] is [FIXED] at location ( 136.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[55]] is [FIXED] at location ( 135.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[54]] is [FIXED] at location ( 135.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[53]] is [FIXED] at location ( 134.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[52]] is [FIXED] at location ( 133.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[51]] is [FIXED] at location ( 132.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[50]] is [FIXED] at location ( 131.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[49]] is [FIXED] at location ( 131.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[48]] is [FIXED] at location ( 130.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[47]] is [FIXED] at location ( 129.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[46]] is [FIXED] at location ( 128.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[45]] is [FIXED] at location ( 127.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[44]] is [FIXED] at location ( 127.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[43]] is [FIXED] at location ( 126.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[42]] is [FIXED] at location ( 125.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[41]] is [FIXED] at location ( 124.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[40]] is [FIXED] at location ( 123.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[39]] is [FIXED] at location ( 123.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[38]] is [FIXED] at location ( 122.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[37]] is [FIXED] at location ( 121.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[36]] is [FIXED] at location ( 120.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[35]] is [FIXED] at location ( 119.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[34]] is [FIXED] at location ( 119.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[33]] is [FIXED] at location ( 118.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[32]] is [FIXED] at location ( 117.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[31]] is [FIXED] at location ( 116.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[30]] is [FIXED] at location ( 115.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[29]] is [FIXED] at location ( 115.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[28]] is [FIXED] at location ( 114.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[27]] is [FIXED] at location ( 113.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[26]] is [FIXED] at location ( 112.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[25]] is [FIXED] at location ( 111.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[24]] is [FIXED] at location ( 111.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[23]] is [FIXED] at location ( 110.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[22]] is [FIXED] at location ( 109.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[21]] is [FIXED] at location ( 108.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[20]] is [FIXED] at location ( 107.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[19]] is [FIXED] at location ( 107.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[18]] is [FIXED] at location ( 106.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[17]] is [FIXED] at location ( 105.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[16]] is [FIXED] at location ( 104.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[15]] is [FIXED] at location ( 103.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[14]] is [FIXED] at location ( 103.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[13]] is [FIXED] at location ( 102.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[12]] is [FIXED] at location ( 101.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[11]] is [FIXED] at location ( 100.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[10]] is [FIXED] at location (  99.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[9]] is [FIXED] at location (  99.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[8]] is [FIXED] at location (  98.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[7]] is [FIXED] at location (  97.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[6]] is [FIXED] at location (  96.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[5]] is [FIXED] at location (  95.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[4]] is [FIXED] at location (  95.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[3]] is [FIXED] at location (  94.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[2]] is [FIXED] at location (  93.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[1]] is [FIXED] at location (  92.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [sum_out[0]] is [FIXED] at location (  91.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[159]] is [FIXED] at location ( 347.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[158]] is [FIXED] at location ( 346.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[157]] is [FIXED] at location ( 345.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[156]] is [FIXED] at location ( 344.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[155]] is [FIXED] at location ( 343.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[154]] is [FIXED] at location ( 343.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[153]] is [FIXED] at location ( 342.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[152]] is [FIXED] at location ( 341.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[151]] is [FIXED] at location ( 340.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[150]] is [FIXED] at location ( 339.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[149]] is [FIXED] at location ( 339.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[148]] is [FIXED] at location ( 338.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[147]] is [FIXED] at location ( 337.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[146]] is [FIXED] at location ( 336.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[145]] is [FIXED] at location ( 335.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[144]] is [FIXED] at location ( 335.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[143]] is [FIXED] at location ( 334.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[142]] is [FIXED] at location ( 333.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[141]] is [FIXED] at location ( 332.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[140]] is [FIXED] at location ( 331.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[139]] is [FIXED] at location ( 331.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[138]] is [FIXED] at location ( 330.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[137]] is [FIXED] at location ( 329.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[136]] is [FIXED] at location ( 328.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[135]] is [FIXED] at location ( 327.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[134]] is [FIXED] at location ( 327.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[133]] is [FIXED] at location ( 326.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[132]] is [FIXED] at location ( 325.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[131]] is [FIXED] at location ( 324.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[130]] is [FIXED] at location ( 323.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[129]] is [FIXED] at location ( 323.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[128]] is [FIXED] at location ( 322.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[127]] is [FIXED] at location ( 321.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[126]] is [FIXED] at location ( 320.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[125]] is [FIXED] at location ( 319.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[124]] is [FIXED] at location ( 319.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[123]] is [FIXED] at location ( 318.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[122]] is [FIXED] at location ( 317.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[121]] is [FIXED] at location ( 316.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[120]] is [FIXED] at location ( 315.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[119]] is [FIXED] at location ( 315.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[118]] is [FIXED] at location ( 314.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[117]] is [FIXED] at location ( 313.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[116]] is [FIXED] at location ( 312.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[115]] is [FIXED] at location ( 311.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[114]] is [FIXED] at location ( 311.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[113]] is [FIXED] at location ( 310.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[112]] is [FIXED] at location ( 309.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[111]] is [FIXED] at location ( 308.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[110]] is [FIXED] at location ( 307.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[109]] is [FIXED] at location ( 307.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[108]] is [FIXED] at location ( 306.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[107]] is [FIXED] at location ( 305.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[106]] is [FIXED] at location ( 304.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[105]] is [FIXED] at location ( 303.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[104]] is [FIXED] at location ( 303.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[103]] is [FIXED] at location ( 302.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[102]] is [FIXED] at location ( 301.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[101]] is [FIXED] at location ( 300.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[100]] is [FIXED] at location ( 299.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[99]] is [FIXED] at location ( 299.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[98]] is [FIXED] at location ( 298.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[97]] is [FIXED] at location ( 297.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[96]] is [FIXED] at location ( 296.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[95]] is [FIXED] at location ( 295.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[94]] is [FIXED] at location ( 295.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[93]] is [FIXED] at location ( 294.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[92]] is [FIXED] at location ( 293.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[91]] is [FIXED] at location ( 292.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[90]] is [FIXED] at location ( 291.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[89]] is [FIXED] at location ( 291.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[88]] is [FIXED] at location ( 290.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[87]] is [FIXED] at location ( 289.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[86]] is [FIXED] at location ( 288.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[85]] is [FIXED] at location ( 287.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[84]] is [FIXED] at location ( 287.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[83]] is [FIXED] at location ( 286.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[82]] is [FIXED] at location ( 285.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[81]] is [FIXED] at location ( 284.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[80]] is [FIXED] at location ( 283.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[79]] is [FIXED] at location ( 283.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[78]] is [FIXED] at location ( 282.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[77]] is [FIXED] at location ( 281.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[76]] is [FIXED] at location ( 280.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[75]] is [FIXED] at location ( 279.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[74]] is [FIXED] at location ( 279.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[73]] is [FIXED] at location ( 278.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[72]] is [FIXED] at location ( 277.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[71]] is [FIXED] at location ( 276.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[70]] is [FIXED] at location ( 275.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[69]] is [FIXED] at location ( 275.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[68]] is [FIXED] at location ( 274.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[67]] is [FIXED] at location ( 273.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[66]] is [FIXED] at location ( 272.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[65]] is [FIXED] at location ( 271.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[64]] is [FIXED] at location ( 271.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[63]] is [FIXED] at location ( 270.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[62]] is [FIXED] at location ( 269.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[61]] is [FIXED] at location ( 268.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[60]] is [FIXED] at location ( 267.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[59]] is [FIXED] at location ( 267.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[58]] is [FIXED] at location ( 266.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[57]] is [FIXED] at location ( 265.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[56]] is [FIXED] at location ( 264.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[55]] is [FIXED] at location ( 263.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[54]] is [FIXED] at location ( 263.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[53]] is [FIXED] at location ( 262.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[52]] is [FIXED] at location ( 261.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[51]] is [FIXED] at location ( 260.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[50]] is [FIXED] at location ( 259.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[49]] is [FIXED] at location ( 259.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[48]] is [FIXED] at location ( 258.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[47]] is [FIXED] at location ( 257.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[46]] is [FIXED] at location ( 256.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[45]] is [FIXED] at location ( 255.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[44]] is [FIXED] at location ( 255.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[43]] is [FIXED] at location ( 254.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[42]] is [FIXED] at location ( 253.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[41]] is [FIXED] at location ( 252.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[40]] is [FIXED] at location ( 251.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[39]] is [FIXED] at location ( 251.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[38]] is [FIXED] at location ( 250.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[37]] is [FIXED] at location ( 249.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[36]] is [FIXED] at location ( 248.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[35]] is [FIXED] at location ( 247.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[34]] is [FIXED] at location ( 247.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[33]] is [FIXED] at location ( 246.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[32]] is [FIXED] at location ( 245.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[31]] is [FIXED] at location ( 244.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[30]] is [FIXED] at location ( 243.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[29]] is [FIXED] at location ( 243.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[28]] is [FIXED] at location ( 242.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[27]] is [FIXED] at location ( 241.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[26]] is [FIXED] at location ( 240.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[25]] is [FIXED] at location ( 239.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[24]] is [FIXED] at location ( 239.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[23]] is [FIXED] at location ( 238.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[22]] is [FIXED] at location ( 237.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[21]] is [FIXED] at location ( 236.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[20]] is [FIXED] at location ( 235.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[19]] is [FIXED] at location ( 235.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[18]] is [FIXED] at location ( 234.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[17]] is [FIXED] at location ( 233.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[16]] is [FIXED] at location ( 232.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[15]] is [FIXED] at location ( 231.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[14]] is [FIXED] at location ( 231.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[13]] is [FIXED] at location ( 230.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[12]] is [FIXED] at location ( 229.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[11]] is [FIXED] at location ( 228.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[10]] is [FIXED] at location ( 227.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[9]] is [FIXED] at location ( 227.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[8]] is [FIXED] at location ( 226.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[7]] is [FIXED] at location ( 225.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[6]] is [FIXED] at location ( 224.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[5]] is [FIXED] at location ( 223.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[4]] is [FIXED] at location ( 223.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[3]] is [FIXED] at location ( 222.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[2]] is [FIXED] at location ( 221.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[1]] is [FIXED] at location ( 220.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] **WARN: (IMPPTN-562):	Pin [out[0]] is [FIXED] at location ( 219.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
[03/09 14:16:59     16] Summary report for top level: [core] 
[03/09 14:16:59     16] 	Total Pads                         : 0
[03/09 14:16:59     16] 	Total Pins                         : 403
[03/09 14:16:59     16] 	Legally Assigned Pins              : 83
[03/09 14:16:59     16] 	Illegally Assigned Pins            : 320
[03/09 14:16:59     16] 	Unplaced Pins                      : 0
[03/09 14:16:59     16] 	Constant/Spl Net Pins              : 0
[03/09 14:16:59     16] 	Internal Pins                      : 0
[03/09 14:16:59     16] 	Legally Assigned Feedthrough Pins  : 0
[03/09 14:16:59     16] 	Illegally Assigned Feedthrough Pins: 0
[03/09 14:16:59     16] End of Summary report
[03/09 14:16:59     16] 320 pin(s) of the Partition core could not be legalized.
[03/09 14:16:59     16] End pin legalization for the partition [core].
[03/09 14:16:59     16] 
[03/09 14:16:59     16] legalizePin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 708.2M).
[03/09 14:16:59     16] <CMD> saveDesign pinPlaced.enc
[03/09 14:16:59     16] Writing Netlist "pinPlaced.enc.dat.tmp/core.v.gz" ...
[03/09 14:16:59     16] Saving AAE Data ...
[03/09 14:16:59     16] Saving preference file pinPlaced.enc.dat.tmp/gui.pref.tcl ...
[03/09 14:16:59     16] Saving mode setting ...
[03/09 14:16:59     16] Saving global file ...
[03/09 14:16:59     16] Saving floorplan file ...
[03/09 14:16:59     16] Saving Drc markers ...
[03/09 14:16:59     16] ... No Drc file written since there is no markers found.
[03/09 14:16:59     16] Saving placement file ...
[03/09 14:16:59     16] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=708.3M) ***
[03/09 14:16:59     16] Saving route file ...
[03/09 14:16:59     16] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=708.3M) ***
[03/09 14:16:59     16] Saving DEF file ...
[03/09 14:16:59     16] **ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE
[03/09 14:16:59     16] 
[03/09 14:16:59     16] **ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)
[03/09 14:16:59     16] 
[03/09 14:16:59     16] **ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
[03/09 14:17:01     17] Generated self-contained design pinPlaced.enc.dat.tmp
[03/09 14:17:01     18] 
[03/09 14:17:01     18] *** Summary of all messages that are not suppressed in this session:
[03/09 14:17:01     18] Severity  ID               Count  Summary                                  
[03/09 14:17:01     18] ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
[03/09 14:17:01     18] ERROR     IMPOAX-142           2  %s                                       
[03/09 14:17:01     18] *** Message Summary: 0 warning(s), 3 error(s)
[03/09 14:17:01     18] 
[03/09 14:17:01     18] <CMD> saveDesign floorplan.enc
[03/09 14:17:01     18] Writing Netlist "floorplan.enc.dat.tmp/core.v.gz" ...
[03/09 14:17:01     18] Saving AAE Data ...
[03/09 14:17:01     18] Saving preference file floorplan.enc.dat.tmp/gui.pref.tcl ...
[03/09 14:17:01     18] Saving mode setting ...
[03/09 14:17:01     18] Saving global file ...
[03/09 14:17:01     18] Saving floorplan file ...
[03/09 14:17:01     18] Saving Drc markers ...
[03/09 14:17:01     18] ... No Drc file written since there is no markers found.
[03/09 14:17:01     18] Saving placement file ...
[03/09 14:17:01     18] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=720.4M) ***
[03/09 14:17:01     18] Saving route file ...
[03/09 14:17:01     18] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=721.4M) ***
[03/09 14:17:01     18] Saving DEF file ...
[03/09 14:17:01     18] **ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE
[03/09 14:17:01     18] 
[03/09 14:17:01     18] **ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)
[03/09 14:17:01     18] 
[03/09 14:17:01     18] **ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
[03/09 14:17:03     19] Generated self-contained design floorplan.enc.dat.tmp
[03/09 14:17:03     19] 
[03/09 14:17:03     19] *** Summary of all messages that are not suppressed in this session:
[03/09 14:17:03     19] Severity  ID               Count  Summary                                  
[03/09 14:17:03     19] ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
[03/09 14:17:03     19] ERROR     IMPOAX-142           2  %s                                       
[03/09 14:17:03     19] *** Message Summary: 0 warning(s), 3 error(s)
[03/09 14:17:03     19] 
[03/09 14:17:03     19] <CMD> setPlaceMode -timingDriven true -reorderScan false -congEffort medium -modulePlan false
[03/09 14:17:03     19] <CMD> setOptMode -effort high -powerEffort high -leakageToDynamicRatio 0.5 -fixFanoutLoad true -restruct true -verbose true
[03/09 14:17:03     19] <CMD> place_opt_design
[03/09 14:17:03     19] *** Starting GigaPlace ***
[03/09 14:17:03     19] **INFO: user set placement options
[03/09 14:17:03     19] setPlaceMode -congEffort medium -modulePlan false -reorderScan false -timingDriven true
[03/09 14:17:03     19] **INFO: user set opt options
[03/09 14:17:03     19] setOptMode -effort high -fixFanoutLoad true -leakageToDynamicRatio 0.5 -powerEffort high -restruct true -verbose true
[03/09 14:17:03     19] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/09 14:17:03     19] **INFO: Enable pre-place timing setting for timing analysis
[03/09 14:17:03     19] Set Using Default Delay Limit as 101.
[03/09 14:17:03     19] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[03/09 14:17:03     19] Set Default Net Delay as 0 ps.
[03/09 14:17:03     19] Set Default Net Load as 0 pF. 
[03/09 14:17:03     19] **INFO: Analyzing IO path groups for slack adjustment
[03/09 14:17:04     20] Effort level <high> specified for reg2reg_tmp.32734 path_group
[03/09 14:17:04     20] #################################################################################
[03/09 14:17:04     20] # Design Stage: PreRoute
[03/09 14:17:04     20] # Design Name: core
[03/09 14:17:04     20] # Design Mode: 65nm
[03/09 14:17:04     20] # Analysis Mode: MMMC Non-OCV 
[03/09 14:17:04     20] # Parasitics Mode: No SPEF/RCDB
[03/09 14:17:04     20] # Signoff Settings: SI Off 
[03/09 14:17:04     20] #################################################################################
[03/09 14:17:04     20] Calculate delays in BcWc mode...
[03/09 14:17:04     20] Topological Sorting (CPU = 0:00:00.1, MEM = 752.3M, InitMEM = 748.8M)
[03/09 14:17:08     24] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/09 14:17:08     24] End delay calculation. (MEM=938.93 CPU=0:00:02.7 REAL=0:00:03.0)
[03/09 14:17:08     24] *** CDM Built up (cpu=0:00:03.9  real=0:00:04.0  mem= 938.9M) ***
[03/09 14:17:09     25] **INFO : CPU of IO adjustment for placeDesign : (CPU : 0:00:05.4) (Real : 0:00:06.0) (mem : 938.9M)
[03/09 14:17:09     25] *** Start deleteBufferTree ***
[03/09 14:17:09     25] *info: Marking 0 level shifter instances dont touch
[03/09 14:17:09     25] *info: Marking 0 always on instances dont touch
[03/09 14:17:09     25] Info: Detect buffers to remove automatically.
[03/09 14:17:09     25] Analyzing netlist ...
[03/09 14:17:09     25] All-RC-Corners-Per-Net-In-Memory is turned ON...
[03/09 14:17:09     25] Updating netlist
[03/09 14:17:09     25] 
[03/09 14:17:09     25] Cleanup ECO timing graph ...
Cleanup RC data ...
Cleanup routing data ...
*summary: 448 instances (buffers/inverters) removed
[03/09 14:17:09     26] *       :      5 instances of type 'INVD4' removed
[03/09 14:17:09     26] *       :      5 instances of type 'INVD3' removed
[03/09 14:17:09     26] *       :      9 instances of type 'INVD2' removed
[03/09 14:17:09     26] *       :     13 instances of type 'INVD1' removed
[03/09 14:17:09     26] *       :     23 instances of type 'INVD0' removed
[03/09 14:17:09     26] *       :      1 instance  of type 'CKND3' removed
[03/09 14:17:09     26] *       :     19 instances of type 'CKND2' removed
[03/09 14:17:09     26] *       :    176 instances of type 'CKBD4' removed
[03/09 14:17:09     26] *       :      7 instances of type 'CKBD2' removed
[03/09 14:17:09     26] *       :     36 instances of type 'CKBD1' removed
[03/09 14:17:09     26] *       :      9 instances of type 'BUFFD8' removed
[03/09 14:17:09     26] *       :     15 instances of type 'BUFFD4' removed
[03/09 14:17:09     26] *       :     12 instances of type 'BUFFD3' removed
[03/09 14:17:09     26] *       :     88 instances of type 'BUFFD2' removed
[03/09 14:17:09     26] *       :     20 instances of type 'BUFFD1' removed
[03/09 14:17:09     26] *       :     10 instances of type 'BUFFD0' removed
[03/09 14:17:09     26] *** Finish deleteBufferTree (0:00:00.9) ***
[03/09 14:17:09     26] **INFO: Disable pre-place timing setting for timing analysis
[03/09 14:17:10     26] Set Using Default Delay Limit as 1000.
[03/09 14:17:10     26] Set Default Net Delay as 1000 ps.
[03/09 14:17:10     26] Set Default Net Load as 0.5 pF. 
[03/09 14:17:10     26] Deleted 0 physical inst  (cell - / prefix -).
[03/09 14:17:10     26] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=medium gpeffort=medium 
[03/09 14:17:10     26] **WARN: (IMPSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
[03/09 14:17:10     26] Define the scan chains before using this option.
[03/09 14:17:10     26] Type 'man IMPSP-9042' for more detail.
[03/09 14:17:10     26] #spOpts: N=65 
[03/09 14:17:10     26] #std cell=22610 (0 fixed + 22610 movable) #block=0 (0 floating + 0 preplaced)
[03/09 14:17:10     26] #ioInst=0 #net=24818 #term=86799 #term/net=3.50, #fixedIo=0, #floatIo=0, #fixedPin=243, #floatPin=0
[03/09 14:17:10     26] stdCell: 22610 single + 0 double + 0 multi
[03/09 14:17:10     26] Total standard cell length = 57.6648 (mm), area = 0.1038 (mm^2)
[03/09 14:17:10     26] Core basic site is core
[03/09 14:17:10     26] Estimated cell power/ground rail width = 0.365 um
[03/09 14:17:10     26] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/09 14:17:10     26] Apply auto density screen in pre-place stage.
[03/09 14:17:10     26] Auto density screen increases utilization from 0.593 to 0.599
[03/09 14:17:10     26] Auto density screen runtime: cpu = 0:00:00.1 real = 0:00:00.0 mem = 924.5M
[03/09 14:17:10     26] Average module density = 0.599.
[03/09 14:17:10     26] Density for the design = 0.599.
[03/09 14:17:10     26]        = stdcell_area 288324 sites (103797 um^2) / alloc_area 481315 sites (173273 um^2).
[03/09 14:17:10     26] Pin Density = 0.1787.
[03/09 14:17:10     26]             = total # of pins 86799 / total area 485808.
[03/09 14:17:10     26] Initial padding reaches pin density 0.394 for top
[03/09 14:17:10     26] Initial padding increases density from 0.599 to 0.730 for top
[03/09 14:17:10     26] *Internal placement parameters: * | 14 | 0x000555
[03/09 14:17:13     30] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/09 14:17:13     30] End delay calculation. (MEM=958.008 CPU=0:00:02.6 REAL=0:00:02.0)
[03/09 14:17:14     30] Clock gating cells determined by native netlist tracing.
[03/09 14:17:15     31] Iteration  1: Total net bbox = 8.574e+04 (4.94e+04 3.64e+04)
[03/09 14:17:15     31]               Est.  stn bbox = 1.072e+05 (7.01e+04 3.71e+04)
[03/09 14:17:15     31]               cpu = 0:00:00.8 real = 0:00:01.0 mem = 919.9M
[03/09 14:17:16     32] Iteration  2: Total net bbox = 1.394e+05 (4.94e+04 9.01e+04)
[03/09 14:17:16     32]               Est.  stn bbox = 1.972e+05 (7.01e+04 1.27e+05)
[03/09 14:17:16     32]               cpu = 0:00:00.9 real = 0:00:01.0 mem = 919.9M
[03/09 14:17:17     34] Iteration  3: Total net bbox = 1.417e+05 (5.41e+04 8.76e+04)
[03/09 14:17:17     34]               Est.  stn bbox = 2.008e+05 (7.78e+04 1.23e+05)
[03/09 14:17:17     34]               cpu = 0:00:01.8 real = 0:00:01.0 mem = 919.9M
[03/09 14:17:19     35] Iteration  4: Total net bbox = 1.568e+05 (5.21e+04 1.05e+05)
[03/09 14:17:19     35]               Est.  stn bbox = 2.170e+05 (7.51e+04 1.42e+05)
[03/09 14:17:19     35]               cpu = 0:00:01.8 real = 0:00:02.0 mem = 919.9M
[03/09 14:17:29     45] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/09 14:17:29     45] End delay calculation. (MEM=977.086 CPU=0:00:02.4 REAL=0:00:02.0)
[03/09 14:17:30     46] nrCritNet: 1.38% ( 343 / 24818 ) cutoffSlk: -1563.2ps stdDelay: 14.2ps
[03/09 14:17:30     46] Iteration  5: Total net bbox = 4.767e+05 (2.17e+05 2.60e+05)
[03/09 14:17:30     46]               Est.  stn bbox = 5.944e+05 (2.70e+05 3.24e+05)
[03/09 14:17:30     46]               cpu = 0:00:10.6 real = 0:00:11.0 mem = 977.1M
[03/09 14:17:32     48] Iteration  6: Total net bbox = 3.316e+05 (1.37e+05 1.95e+05)
[03/09 14:17:32     48]               Est.  stn bbox = 4.255e+05 (1.81e+05 2.44e+05)
[03/09 14:17:32     48]               cpu = 0:00:01.9 real = 0:00:02.0 mem = 977.1M
[03/09 14:17:36     52] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/09 14:17:36     52] End delay calculation. (MEM=977.086 CPU=0:00:02.4 REAL=0:00:03.0)
[03/09 14:17:37     53] nrCritNet: 1.38% ( 343 / 24818 ) cutoffSlk: -1563.2ps stdDelay: 14.2ps
[03/09 14:17:37     53] Iteration  7: Total net bbox = 3.510e+05 (1.56e+05 1.95e+05)
[03/09 14:17:37     53]               Est.  stn bbox = 4.484e+05 (2.04e+05 2.44e+05)
[03/09 14:17:37     53]               cpu = 0:00:05.0 real = 0:00:05.0 mem = 977.1M
[03/09 14:17:37     53] Iteration  8: Total net bbox = 3.765e+05 (1.56e+05 2.20e+05)
[03/09 14:17:37     53]               Est.  stn bbox = 4.808e+05 (2.04e+05 2.77e+05)
[03/09 14:17:37     53]               cpu = 0:00:00.6 real = 0:00:00.0 mem = 977.1M
[03/09 14:17:41     57] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/09 14:17:41     57] End delay calculation. (MEM=977.086 CPU=0:00:02.4 REAL=0:00:02.0)
[03/09 14:17:42     58] nrCritNet: 1.38% ( 343 / 24818 ) cutoffSlk: -1563.2ps stdDelay: 14.2ps
[03/09 14:17:42     58] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/09 14:17:42     58] enableMT= 3
[03/09 14:17:42     58] useHNameCompare= 3 (lazy mode)
[03/09 14:17:42     58] doMTMainInit= 1
[03/09 14:17:42     58] doMTFlushLazyWireDelete= 1
[03/09 14:17:42     58] useFastLRoute= 0
[03/09 14:17:42     58] useFastCRoute= 1
[03/09 14:17:42     58] doMTNetInitAdjWires= 1
[03/09 14:17:42     58] wireMPoolNoThreadCheck= 1
[03/09 14:17:42     58] allMPoolNoThreadCheck= 1
[03/09 14:17:42     58] doNotUseMPoolInCRoute= 1
[03/09 14:17:42     58] doMTSprFixZeroViaCodes= 1
[03/09 14:17:42     58] doMTDtrRoute1CleanupA= 1
[03/09 14:17:42     58] doMTDtrRoute1CleanupB= 1
[03/09 14:17:42     58] doMTWireLenCalc= 0
[03/09 14:17:42     58] doSkipQALenRecalc= 1
[03/09 14:17:42     58] doMTMainCleanup= 1
[03/09 14:17:42     58] doMTMoveCellTermsToMSLayer= 1
[03/09 14:17:42     58] doMTConvertWiresToNewViaCode= 1
[03/09 14:17:42     58] doMTRemoveAntenna= 1
[03/09 14:17:42     58] doMTCheckConnectivity= 1
[03/09 14:17:42     58] enableRuntimeLog= 0
[03/09 14:17:42     59] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/09 14:17:43     59] Iteration  9: Total net bbox = 3.871e+05 (1.67e+05 2.20e+05)
[03/09 14:17:43     59]               Est.  stn bbox = 4.941e+05 (2.18e+05 2.77e+05)
[03/09 14:17:43     59]               cpu = 0:00:05.2 real = 0:00:06.0 mem = 977.1M
[03/09 14:17:43     59] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/09 14:17:43     59] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/09 14:17:43     60] Iteration 10: Total net bbox = 4.062e+05 (1.67e+05 2.39e+05)
[03/09 14:17:43     60]               Est.  stn bbox = 5.172e+05 (2.18e+05 3.00e+05)
[03/09 14:17:43     60]               cpu = 0:00:00.9 real = 0:00:00.0 mem = 977.1M
[03/09 14:17:47     63] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/09 14:17:47     63] End delay calculation. (MEM=977.086 CPU=0:00:02.4 REAL=0:00:02.0)
[03/09 14:17:48     64] nrCritNet: 1.38% ( 343 / 24818 ) cutoffSlk: -1563.2ps stdDelay: 14.2ps
[03/09 14:17:48     64] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/09 14:17:48     65] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/09 14:17:49     65] Iteration 11: Total net bbox = 4.186e+05 (1.79e+05 2.39e+05)
[03/09 14:17:49     65]               Est.  stn bbox = 5.308e+05 (2.31e+05 3.00e+05)
[03/09 14:17:49     65]               cpu = 0:00:05.2 real = 0:00:06.0 mem = 977.1M
[03/09 14:17:49     65] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/09 14:17:50     66] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/09 14:17:50     66] Iteration 12: Total net bbox = 4.344e+05 (1.79e+05 2.55e+05)
[03/09 14:17:50     66]               Est.  stn bbox = 5.478e+05 (2.31e+05 3.17e+05)
[03/09 14:17:50     66]               cpu = 0:00:01.2 real = 0:00:01.0 mem = 977.1M
[03/09 14:17:54     70] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/09 14:17:54     70] End delay calculation. (MEM=996.164 CPU=0:00:02.3 REAL=0:00:03.0)
[03/09 14:17:55     71] nrCritNet: 1.38% ( 343 / 24818 ) cutoffSlk: -1563.2ps stdDelay: 14.2ps
[03/09 14:17:55     71] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/09 14:17:55     72] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/09 14:17:56     72] Iteration 13: Total net bbox = 4.422e+05 (1.79e+05 2.63e+05)
[03/09 14:17:56     72]               Est.  stn bbox = 5.557e+05 (2.31e+05 3.24e+05)
[03/09 14:17:56     72]               cpu = 0:00:05.8 real = 0:00:06.0 mem = 996.2M
[03/09 14:17:56     72] Iteration 14: Total net bbox = 4.418e+05 (1.79e+05 2.62e+05)
[03/09 14:17:56     72]               Est.  stn bbox = 5.554e+05 (2.31e+05 3.24e+05)
[03/09 14:17:56     72]               cpu = 0:00:00.5 real = 0:00:00.0 mem = 996.2M
[03/09 14:17:56     72] Iteration 15: Total net bbox = 4.750e+05 (2.10e+05 2.65e+05)
[03/09 14:17:56     72]               Est.  stn bbox = 5.892e+05 (2.63e+05 3.27e+05)
[03/09 14:17:56     72]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 996.2M
[03/09 14:17:56     72] *** cost = 4.750e+05 (2.10e+05 2.65e+05) (cpu for global=0:00:42.4) real=0:00:42.0***
[03/09 14:17:56     72] Info: 0 clock gating cells identified, 0 (on average) moved
[03/09 14:17:57     73] #spOpts: N=65 mergeVia=F 
[03/09 14:17:57     73] Core basic site is core
[03/09 14:17:57     73] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/09 14:17:57     73] *** Starting refinePlace (0:01:13 mem=869.0M) ***
[03/09 14:17:57     73] Total net bbox length = 4.750e+05 (2.102e+05 2.648e+05) (ext = 2.224e+04)
[03/09 14:17:57     73] Starting refinePlace ...
[03/09 14:17:57     73] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 14:17:57     73] default core: bins with density >  0.75 = 1.91 % ( 11 / 576 )
[03/09 14:17:57     73] Density distribution unevenness ratio = 7.271%
[03/09 14:17:57     73]   Spread Effort: high, standalone mode, useDDP on.
[03/09 14:17:57     73] [CPU] RefinePlace/preRPlace (cpu=0:00:00.5, real=0:00:00.0, mem=872.7MB) @(0:01:13 - 0:01:14).
[03/09 14:17:57     73] Move report: preRPlace moves 17582 insts, mean move: 0.82 um, max move: 5.40 um
[03/09 14:17:57     73] 	Max move on inst (mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U1354): (117.60, 362.80) --> (119.40, 359.20)
[03/09 14:17:57     73] 	Length: 25 sites, height: 1 rows, site name: core, cell type: FA1D0
[03/09 14:17:57     73] wireLenOptFixPriorityInst 0 inst fixed
[03/09 14:17:57     73] Placement tweakage begins.
[03/09 14:17:57     74] wire length = 6.195e+05
[03/09 14:18:00     76] wire length = 5.850e+05
[03/09 14:18:00     76] Placement tweakage ends.
[03/09 14:18:00     76] Move report: tweak moves 9081 insts, mean move: 3.10 um, max move: 42.80 um
[03/09 14:18:00     76] 	Max move on inst (ofifo_inst/col_idx_4__fifo_instance/U34): (274.20, 175.60) --> (300.80, 191.80)
[03/09 14:18:00     76] [CPU] RefinePlace/TweakPlacement (cpu=0:00:02.9, real=0:00:03.0, mem=877.3MB) @(0:01:14 - 0:01:17).
[03/09 14:18:01     77] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 14:18:01     77] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:01.0, mem=877.3MB) @(0:01:17 - 0:01:17).
[03/09 14:18:01     77] Move report: Detail placement moves 18368 insts, mean move: 1.70 um, max move: 42.40 um
[03/09 14:18:01     77] 	Max move on inst (ofifo_inst/col_idx_4__fifo_instance/U34): (274.60, 175.60) --> (300.80, 191.80)
[03/09 14:18:01     77] 	Runtime: CPU: 0:00:03.7 REAL: 0:00:04.0 MEM: 877.3MB
[03/09 14:18:01     77] Statistics of distance of Instance movement in refine placement:
[03/09 14:18:01     77]   maximum (X+Y) =        42.40 um
[03/09 14:18:01     77]   inst (ofifo_inst/col_idx_4__fifo_instance/U34) with max move: (274.6, 175.6) -> (300.8, 191.8)
[03/09 14:18:01     77]   mean    (X+Y) =         1.70 um
[03/09 14:18:01     77] Total instances flipped for WireLenOpt: 1436
[03/09 14:18:01     77] Total instances flipped, including legalization: 3192
[03/09 14:18:01     77] Summary Report:
[03/09 14:18:01     77] Instances move: 18368 (out of 22610 movable)
[03/09 14:18:01     77] Mean displacement: 1.70 um
[03/09 14:18:01     77] Max displacement: 42.40 um (Instance: ofifo_inst/col_idx_4__fifo_instance/U34) (274.6, 175.6) -> (300.8, 191.8)
[03/09 14:18:01     77] 	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
[03/09 14:18:01     77] Total instances moved : 18368
[03/09 14:18:01     77] Total net bbox length = 4.558e+05 (1.910e+05 2.648e+05) (ext = 2.200e+04)
[03/09 14:18:01     77] Runtime: CPU: 0:00:03.7 REAL: 0:00:04.0 MEM: 877.3MB
[03/09 14:18:01     77] [CPU] RefinePlace/total (cpu=0:00:03.7, real=0:00:04.0, mem=877.3MB) @(0:01:13 - 0:01:17).
[03/09 14:18:01     77] *** Finished refinePlace (0:01:17 mem=877.3M) ***
[03/09 14:18:01     77] *** Finished Initial Placement (cpu=0:00:51.0, real=0:00:51.0, mem=877.3M) ***
[03/09 14:18:01     77] #spOpts: N=65 mergeVia=F 
[03/09 14:18:01     77] Core basic site is core
[03/09 14:18:01     77] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/09 14:18:01     77] default core: bins with density >  0.75 = 1.39 % ( 8 / 576 )
[03/09 14:18:01     77] Density distribution unevenness ratio = 7.008%
[03/09 14:18:01     77] Starting IO pin assignment...
[03/09 14:18:01     77] [PSP] Started earlyGlobalRoute kernel
[03/09 14:18:01     77] [PSP] Initial Peak syMemory usage = 877.3 MB
[03/09 14:18:01     77] (I)       Reading DB...
[03/09 14:18:01     77] (I)       congestionReportName   : 
[03/09 14:18:01     77] (I)       buildTerm2TermWires    : 1
[03/09 14:18:01     77] (I)       doTrackAssignment      : 1
[03/09 14:18:01     77] (I)       dumpBookshelfFiles     : 0
[03/09 14:18:01     77] (I)       numThreads             : 1
[03/09 14:18:01     77] [NR-eagl] honorMsvRouteConstraint: false
[03/09 14:18:01     77] (I)       honorPin               : false
[03/09 14:18:01     77] (I)       honorPinGuide          : true
[03/09 14:18:01     77] (I)       honorPartition         : false
[03/09 14:18:01     77] (I)       allowPartitionCrossover: false
[03/09 14:18:01     77] (I)       honorSingleEntry       : true
[03/09 14:18:01     77] (I)       honorSingleEntryStrong : true
[03/09 14:18:01     77] (I)       handleViaSpacingRule   : false
[03/09 14:18:01     77] (I)       PDConstraint           : none
[03/09 14:18:01     77] (I)       expBetterNDRHandling   : false
[03/09 14:18:01     77] [NR-eagl] honorClockSpecNDR      : 0
[03/09 14:18:01     77] (I)       routingEffortLevel     : 3
[03/09 14:18:01     77] [NR-eagl] minRouteLayer          : 2
[03/09 14:18:01     77] [NR-eagl] maxRouteLayer          : 2147483647
[03/09 14:18:01     77] (I)       numRowsPerGCell        : 1
[03/09 14:18:01     77] (I)       speedUpLargeDesign     : 0
[03/09 14:18:01     77] (I)       speedUpBlkViolationClean: 0
[03/09 14:18:01     77] (I)       multiThreadingTA       : 0
[03/09 14:18:01     77] (I)       blockedPinEscape       : 1
[03/09 14:18:01     77] (I)       blkAwareLayerSwitching : 0
[03/09 14:18:01     77] (I)       betterClockWireModeling: 1
[03/09 14:18:01     77] (I)       punchThroughDistance   : 500.00
[03/09 14:18:01     77] (I)       scenicBound            : 1.15
[03/09 14:18:01     77] (I)       maxScenicToAvoidBlk    : 100.00
[03/09 14:18:01     77] (I)       source-to-sink ratio   : 0.00
[03/09 14:18:01     77] (I)       targetCongestionRatioH : 1.00
[03/09 14:18:01     77] (I)       targetCongestionRatioV : 1.00
[03/09 14:18:01     77] (I)       layerCongestionRatio   : 0.70
[03/09 14:18:01     77] (I)       m1CongestionRatio      : 0.10
[03/09 14:18:01     77] (I)       m2m3CongestionRatio    : 0.70
[03/09 14:18:01     77] (I)       localRouteEffort       : 1.00
[03/09 14:18:01     77] (I)       numSitesBlockedByOneVia: 8.00
[03/09 14:18:01     77] (I)       supplyScaleFactorH     : 1.00
[03/09 14:18:01     77] (I)       supplyScaleFactorV     : 1.00
[03/09 14:18:01     77] (I)       highlight3DOverflowFactor: 0.00
[03/09 14:18:01     77] (I)       doubleCutViaModelingRatio: 0.00
[03/09 14:18:01     77] (I)       blockTrack             : 
[03/09 14:18:01     77] (I)       readTROption           : true
[03/09 14:18:01     77] (I)       extraSpacingBothSide   : false
[03/09 14:18:01     77] [NR-eagl] numTracksPerClockWire  : 0
[03/09 14:18:01     77] (I)       routeSelectedNetsOnly  : false
[03/09 14:18:01     77] (I)       before initializing RouteDB syMemory usage = 894.2 MB
[03/09 14:18:01     77] (I)       starting read tracks
[03/09 14:18:01     77] (I)       build grid graph
[03/09 14:18:01     77] (I)       build grid graph start
[03/09 14:18:01     77] [NR-eagl] Layer1 has no routable track
[03/09 14:18:01     77] [NR-eagl] Layer2 has single uniform track structure
[03/09 14:18:01     77] [NR-eagl] Layer3 has single uniform track structure
[03/09 14:18:01     77] [NR-eagl] Layer4 has single uniform track structure
[03/09 14:18:01     77] [NR-eagl] Layer5 has single uniform track structure
[03/09 14:18:01     77] [NR-eagl] Layer6 has single uniform track structure
[03/09 14:18:01     77] [NR-eagl] Layer7 has single uniform track structure
[03/09 14:18:01     77] [NR-eagl] Layer8 has single uniform track structure
[03/09 14:18:01     77] (I)       build grid graph end
[03/09 14:18:01     77] (I)       Layer1   numNetMinLayer=24818
[03/09 14:18:01     77] (I)       Layer2   numNetMinLayer=0
[03/09 14:18:01     77] (I)       Layer3   numNetMinLayer=0
[03/09 14:18:01     77] (I)       Layer4   numNetMinLayer=0
[03/09 14:18:01     77] (I)       Layer5   numNetMinLayer=0
[03/09 14:18:01     77] (I)       Layer6   numNetMinLayer=0
[03/09 14:18:01     77] (I)       Layer7   numNetMinLayer=0
[03/09 14:18:01     77] (I)       Layer8   numNetMinLayer=0
[03/09 14:18:01     77] (I)       numViaLayers=7
[03/09 14:18:01     77] (I)       end build via table
[03/09 14:18:01     77] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=18303 numBumpBlks=0 numBoundaryFakeBlks=0
[03/09 14:18:01     77] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[03/09 14:18:01     77] (I)       readDataFromPlaceDB
[03/09 14:18:01     77] (I)       Read net information..
[03/09 14:18:01     77] [NR-eagl] Read numTotalNets=24818  numIgnoredNets=0
[03/09 14:18:01     77] (I)       Read testcase time = 0.010 seconds
[03/09 14:18:01     77] 
[03/09 14:18:01     77] (I)       totalPins=86799  totalGlobalPin=82790 (95.38%)
[03/09 14:18:01     77] (I)       Model blockage into capacity
[03/09 14:18:01     77] (I)       Read numBlocks=18303  numPreroutedWires=0  numCapScreens=0
[03/09 14:18:01     77] (I)       blocked area on Layer1 : 0  (0.00%)
[03/09 14:18:01     77] (I)       blocked area on Layer2 : 64844632800  (8.44%)
[03/09 14:18:01     77] (I)       blocked area on Layer3 : 37952200000  (4.94%)
[03/09 14:18:01     77] (I)       blocked area on Layer4 : 299960660000  (39.05%)
[03/09 14:18:01     77] (I)       blocked area on Layer5 : 0  (0.00%)
[03/09 14:18:01     77] (I)       blocked area on Layer6 : 0  (0.00%)
[03/09 14:18:01     77] (I)       blocked area on Layer7 : 0  (0.00%)
[03/09 14:18:01     77] (I)       blocked area on Layer8 : 0  (0.00%)
[03/09 14:18:01     77] (I)       Modeling time = 0.030 seconds
[03/09 14:18:01     77] 
[03/09 14:18:01     77] (I)       Number of ignored nets = 0
[03/09 14:18:01     77] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/09 14:18:01     77] (I)       Number of clock nets = 1.  Ignored: No
[03/09 14:18:01     77] (I)       Number of analog nets = 0.  Ignored: Yes
[03/09 14:18:01     77] (I)       Number of special nets = 0.  Ignored: Yes
[03/09 14:18:01     77] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/09 14:18:01     77] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/09 14:18:01     77] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/09 14:18:01     77] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/09 14:18:01     77] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/09 14:18:01     77] [NR-eagl] There are 1 clock nets ( 0 with NDR ).
[03/09 14:18:01     77] (I)       Before initializing earlyGlobalRoute syMemory usage = 894.2 MB
[03/09 14:18:01     77] (I)       Layer1  viaCost=300.00
[03/09 14:18:01     77] (I)       Layer2  viaCost=100.00
[03/09 14:18:01     77] (I)       Layer3  viaCost=100.00
[03/09 14:18:01     77] (I)       Layer4  viaCost=100.00
[03/09 14:18:01     77] (I)       Layer5  viaCost=100.00
[03/09 14:18:01     77] (I)       Layer6  viaCost=200.00
[03/09 14:18:01     77] (I)       Layer7  viaCost=100.00
[03/09 14:18:01     77] (I)       ---------------------Grid Graph Info--------------------
[03/09 14:18:01     77] (I)       routing area        :  (0, 0) - (877600, 875200)
[03/09 14:18:01     77] (I)       core area           :  (20000, 20000) - (857600, 855200)
[03/09 14:18:01     77] (I)       Site Width          :   400  (dbu)
[03/09 14:18:01     77] (I)       Row Height          :  3600  (dbu)
[03/09 14:18:01     77] (I)       GCell Width         :  3600  (dbu)
[03/09 14:18:01     77] (I)       GCell Height        :  3600  (dbu)
[03/09 14:18:01     77] (I)       grid                :   244   243     8
[03/09 14:18:01     77] (I)       vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/09 14:18:01     77] (I)       horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/09 14:18:01     77] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/09 14:18:01     77] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/09 14:18:01     77] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/09 14:18:01     77] (I)       First Track Coord   :     0   200   400   200   400   200   800  1000
[03/09 14:18:01     77] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/09 14:18:01     77] (I)       Total num of tracks :     0  2194  2187  2194  2187  2194   547   548
[03/09 14:18:01     77] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/09 14:18:01     77] (I)       --------------------------------------------------------
[03/09 14:18:01     77] 
[03/09 14:18:01     77] [NR-eagl] ============ Routing rule table ============
[03/09 14:18:01     77] [NR-eagl] Rule id 0. Nets 24818 
[03/09 14:18:01     77] [NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/09 14:18:01     77] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/09 14:18:01     77] [NR-eagl] ========================================
[03/09 14:18:01     77] [NR-eagl] 
[03/09 14:18:01     77] (I)       After initializing earlyGlobalRoute syMemory usage = 894.2 MB
[03/09 14:18:01     77] (I)       Loading and dumping file time : 0.20 seconds
[03/09 14:18:01     77] (I)       ============= Initialization =============
[03/09 14:18:01     77] (I)       total 2D Cap : 2626827 = (1165006 H, 1461821 V)
[03/09 14:18:01     77] [NR-eagl] Layer group 1: route 24818 net(s) in layer range [2, 8]
[03/09 14:18:01     77] (I)       ============  Phase 1a Route ============
[03/09 14:18:01     77] (I)       Phase 1a runs 0.08 seconds
[03/09 14:18:01     77] (I)       Usage: 314150 = (135407 H, 178743 V) = (11.62% H, 12.23% V) = (2.437e+05um H, 3.217e+05um V)
[03/09 14:18:01     77] (I)       
[03/09 14:18:01     77] (I)       ============  Phase 1b Route ============
[03/09 14:18:01     77] (I)       Usage: 314150 = (135407 H, 178743 V) = (11.62% H, 12.23% V) = (2.437e+05um H, 3.217e+05um V)
[03/09 14:18:01     77] (I)       
[03/09 14:18:01     77] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.25% V. EstWL: 5.654700e+05um
[03/09 14:18:01     77] (I)       ============  Phase 1c Route ============
[03/09 14:18:01     77] (I)       Usage: 314150 = (135407 H, 178743 V) = (11.62% H, 12.23% V) = (2.437e+05um H, 3.217e+05um V)
[03/09 14:18:01     77] (I)       
[03/09 14:18:01     77] (I)       ============  Phase 1d Route ============
[03/09 14:18:01     77] (I)       Usage: 314150 = (135407 H, 178743 V) = (11.62% H, 12.23% V) = (2.437e+05um H, 3.217e+05um V)
[03/09 14:18:01     77] (I)       
[03/09 14:18:01     77] (I)       ============  Phase 1e Route ============
[03/09 14:18:01     77] (I)       Phase 1e runs 0.00 seconds
[03/09 14:18:01     77] (I)       Usage: 314150 = (135407 H, 178743 V) = (11.62% H, 12.23% V) = (2.437e+05um H, 3.217e+05um V)
[03/09 14:18:01     77] (I)       
[03/09 14:18:01     77] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.25% V. EstWL: 5.654700e+05um
[03/09 14:18:01     77] [NR-eagl] 
[03/09 14:18:01     77] (I)       ============  Phase 1l Route ============
[03/09 14:18:01     77] (I)       dpBasedLA: time=0.08  totalOF=6209  totalVia=171324  totalWL=314147  total(Via+WL)=485471 
[03/09 14:18:01     77] (I)       Total Global Routing Runtime: 0.26 seconds
[03/09 14:18:01     77] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/09 14:18:01     77] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/09 14:18:01     77] (I)       
[03/09 14:18:01     77] (I)       ============= track Assignment ============
[03/09 14:18:01     77] (I)       extract Global 3D Wires
[03/09 14:18:01     77] (I)       Extract Global WL : time=0.01
[03/09 14:18:01     77] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/09 14:18:01     77] (I)       Initialization real time=0.01 seconds
[03/09 14:18:01     78] (I)       Kernel real time=0.30 seconds
[03/09 14:18:01     78] (I)       End Greedy Track Assignment
[03/09 14:18:02     78] [NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 86556
[03/09 14:18:02     78] [NR-eagl] Layer2(M2)(V) length: 1.952318e+05um, number of vias: 123375
[03/09 14:18:02     78] [NR-eagl] Layer3(M3)(H) length: 2.116389e+05um, number of vias: 11733
[03/09 14:18:02     78] [NR-eagl] Layer4(M4)(V) length: 8.309324e+04um, number of vias: 5574
[03/09 14:18:02     78] [NR-eagl] Layer5(M5)(H) length: 4.112008e+04um, number of vias: 4171
[03/09 14:18:02     78] [NR-eagl] Layer6(M6)(V) length: 5.198578e+04um, number of vias: 51
[03/09 14:18:02     78] [NR-eagl] Layer7(M7)(H) length: 4.180000e+01um, number of vias: 31
[03/09 14:18:02     78] [NR-eagl] Layer8(M8)(V) length: 6.186000e+02um, number of vias: 0
[03/09 14:18:02     78] [NR-eagl] Total length: 5.837302e+05um, number of vias: 231491
[03/09 14:18:02     78] [NR-eagl] End Peak syMemory usage = 909.3 MB
[03/09 14:18:02     78] [NR-eagl] Early Global Router Kernel+IO runtime : 0.97 seconds
[03/09 14:18:02     78] **placeDesign ... cpu = 0: 0:59, real = 0: 0:59, mem = 899.2M **
[03/09 14:18:02     78] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/09 14:18:02     78] -clockNDRAwarePlaceOpt false               # bool, default=false, private
[03/09 14:18:02     78] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/09 14:18:02     78] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/09 14:18:02     78] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/09 14:18:02     78] -setupDynamicPowerViewAsDefaultView false
[03/09 14:18:02     78]                                            # bool, default=false, private
[03/09 14:18:02     78] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[03/09 14:18:02     78] #spOpts: N=65 
[03/09 14:18:02     78] Core basic site is core
[03/09 14:18:02     78] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/09 14:18:02     78] #spOpts: N=65 mergeVia=F 
[03/09 14:18:02     78] GigaOpt running with 1 threads.
[03/09 14:18:02     78] Info: 1 threads available for lower-level modules during optimization.
[03/09 14:18:02     78] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[03/09 14:18:02     78] 	Cell FILL1_LL, site bcore.
[03/09 14:18:02     78] 	Cell FILL_NW_HH, site bcore.
[03/09 14:18:02     78] 	Cell FILL_NW_LL, site bcore.
[03/09 14:18:02     78] 	Cell GFILL, site gacore.
[03/09 14:18:02     78] 	Cell GFILL10, site gacore.
[03/09 14:18:02     78] 	Cell GFILL2, site gacore.
[03/09 14:18:02     78] 	Cell GFILL3, site gacore.
[03/09 14:18:02     78] 	Cell GFILL4, site gacore.
[03/09 14:18:02     78] 	Cell LVLLHCD1, site bcore.
[03/09 14:18:02     78] 	Cell LVLLHCD2, site bcore.
[03/09 14:18:02     78] 	Cell LVLLHCD4, site bcore.
[03/09 14:18:02     78] 	Cell LVLLHCD8, site bcore.
[03/09 14:18:02     78] 	Cell LVLLHD1, site bcore.
[03/09 14:18:02     78] 	Cell LVLLHD2, site bcore.
[03/09 14:18:02     78] 	Cell LVLLHD4, site bcore.
[03/09 14:18:02     78] 	Cell LVLLHD8, site bcore.
[03/09 14:18:02     78] .
[03/09 14:18:02     78] Updating RC grid for preRoute extraction ...
[03/09 14:18:02     78] Initializing multi-corner capacitance tables ... 
[03/09 14:18:02     78] Initializing multi-corner resistance tables ...
[03/09 14:18:02     78] **WARN: (IMPTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
[03/09 14:18:02     78] Type 'man IMPTS-403' for more detail.
[03/09 14:18:03     80] **WARN: (IMPOPT-7136):	timing_socv_statistical_min_max_mode 'statistical' is not supported by Innovus. Setting it to 'mean_and_three_sigma_bounded'.
[03/09 14:18:03     80] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 907.2M, totSessionCpu=0:01:20 **
[03/09 14:18:03     80] Added -handlePreroute to trialRouteMode
[03/09 14:18:03     80] *** optDesign -preCTS ***
[03/09 14:18:03     80] DRC Margin: user margin 0.0; extra margin 0.2
[03/09 14:18:03     80] Setup Target Slack: user slack 0; extra slack 0.1
[03/09 14:18:03     80] Hold Target Slack: user slack 0
[03/09 14:18:03     80] **INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[03/09 14:18:03     80] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/09 14:18:03     80] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/09 14:18:03     80] -setupDynamicPowerViewAsDefaultView false
[03/09 14:18:03     80]                                            # bool, default=false, private
[03/09 14:18:03     80] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[03/09 14:18:03     80] Type 'man IMPOPT-3195' for more detail.
[03/09 14:18:04     80] Start to check current routing status for nets...
[03/09 14:18:04     80] Using hname+ instead name for net compare
[03/09 14:18:04     80] All nets are already routed correctly.
[03/09 14:18:04     80] End to check current routing status for nets (mem=907.2M)
[03/09 14:18:04     80] Extraction called for design 'core' of instances=22610 and nets=25074 using extraction engine 'preRoute' .
[03/09 14:18:04     80] PreRoute RC Extraction called for design core.
[03/09 14:18:04     80] RC Extraction called in multi-corner(2) mode.
[03/09 14:18:04     80] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/09 14:18:04     80] RCMode: PreRoute
[03/09 14:18:04     80]       RC Corner Indexes            0       1   
[03/09 14:18:04     80] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/09 14:18:04     80] Resistance Scaling Factor    : 1.00000 1.00000 
[03/09 14:18:04     80] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/09 14:18:04     80] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/09 14:18:04     80] Shrink Factor                : 1.00000
[03/09 14:18:04     80] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/09 14:18:04     80] Using capacitance table file ...
[03/09 14:18:04     80] Updating RC grid for preRoute extraction ...
[03/09 14:18:04     80] Initializing multi-corner capacitance tables ... 
[03/09 14:18:04     80] Initializing multi-corner resistance tables ...
[03/09 14:18:04     80] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 907.207M)
[03/09 14:18:04     80] ** Profile ** Start :  cpu=0:00:00.0, mem=907.2M
[03/09 14:18:04     80] ** Profile ** Other data :  cpu=0:00:00.1, mem=907.2M
[03/09 14:18:04     80] #################################################################################
[03/09 14:18:04     80] # Design Stage: PreRoute
[03/09 14:18:04     80] # Design Name: core
[03/09 14:18:04     80] # Design Mode: 65nm
[03/09 14:18:04     80] # Analysis Mode: MMMC Non-OCV 
[03/09 14:18:04     80] # Parasitics Mode: No SPEF/RCDB
[03/09 14:18:04     80] # Signoff Settings: SI Off 
[03/09 14:18:04     80] #################################################################################
[03/09 14:18:05     81] AAE_INFO: 1 threads acquired from CTE.
[03/09 14:18:05     81] Calculate delays in BcWc mode...
[03/09 14:18:05     81] Topological Sorting (CPU = 0:00:00.0, MEM = 932.5M, InitMEM = 929.1M)
[03/09 14:18:08     84] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/09 14:18:08     84] End delay calculation. (MEM=1008.21 CPU=0:00:03.0 REAL=0:00:03.0)
[03/09 14:18:08     84] *** CDM Built up (cpu=0:00:03.9  real=0:00:04.0  mem= 1008.2M) ***
[03/09 14:18:08     84] *** Done Building Timing Graph (cpu=0:00:04.3 real=0:00:04.0 totSessionCpu=0:01:25 mem=1008.2M)
[03/09 14:18:08     85] ** Profile ** Overall slacks :  cpu=0:00:04.3, mem=1008.2M
[03/09 14:18:09     85] ** Profile ** DRVs :  cpu=0:00:00.5, mem=1008.2M
[03/09 14:18:09     85] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -9.154  |
|           TNS (ns):|-11936.4 |
|    Violating Paths:|  6066   |
|          All Paths:|  6712   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    187 (187)     |   -0.531   |    187 (187)     |
|   max_tran     |    191 (9249)    |   -7.154   |    191 (9249)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.349%
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1008.2M
[03/09 14:18:09     85] **optDesign ... cpu = 0:00:05, real = 0:00:06, mem = 955.9M, totSessionCpu=0:01:26 **
[03/09 14:18:09     85] ** INFO : this run is activating medium effort placeOptDesign flow
[03/09 14:18:09     85] PhyDesignGrid: maxLocalDensity 0.98
[03/09 14:18:09     85] #spOpts: N=65 mergeVia=F 
[03/09 14:18:09     85] PhyDesignGrid: maxLocalDensity 0.98
[03/09 14:18:09     85] #spOpts: N=65 mergeVia=F 
[03/09 14:18:09     85] *** Starting optimizing excluded clock nets MEM= 957.9M) ***
[03/09 14:18:09     85] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 958.9M) ***
[03/09 14:18:09     85] 
[03/09 14:18:09     85] **WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".
[03/09 14:18:09     85] 
[03/09 14:18:09     85] Type 'man IMPOPT-3663' for more detail.
[03/09 14:18:09     85] 
[03/09 14:18:09     85] Power view               = WC_VIEW
[03/09 14:18:09     85] Number of VT partitions  = 2
[03/09 14:18:09     85] Standard cells in design = 811
[03/09 14:18:09     85] Instances in design      = 22610
[03/09 14:18:09     85] 
[03/09 14:18:09     85] Instance distribution across the VT partitions:
[03/09 14:18:09     85] 
[03/09 14:18:09     85]  LVT : inst = 7243 (32.0%), cells = 335 (41%)
[03/09 14:18:09     85]    Lib tcbn65gpluswc        : inst = 7243 (32.0%)
[03/09 14:18:09     85] 
[03/09 14:18:09     85]  HVT : inst = 15367 (68.0%), cells = 457 (56%)
[03/09 14:18:09     85]    Lib tcbn65gpluswc        : inst = 15367 (68.0%)
[03/09 14:18:09     85] 
[03/09 14:18:09     85] Reporting took 0 sec
[03/09 14:18:09     85] **INFO: Num dontuse cells 97, Num usable cells 843
[03/09 14:18:09     85] optDesignOneStep: Leakage Power Flow
[03/09 14:18:09     85] **INFO: Num dontuse cells 97, Num usable cells 843
[03/09 14:18:09     85] Info: 1 clock net  excluded from IPO operation.
[03/09 14:18:09     85] Design State:
[03/09 14:18:09     85]     #signal nets       :  24978
[03/09 14:18:09     85]     #routed signal nets:  0
[03/09 14:18:09     85]     #clock nets        :  0
[03/09 14:18:09     85]     #routed clock nets :  0
[03/09 14:18:09     85] OptMgr: Begin leakage power optimization
[03/09 14:18:09     85] OptMgr: Number of active setup views: 1
[03/09 14:18:09     85] 
[03/09 14:18:09     85] Power Net Detected:
[03/09 14:18:09     85]     Voltage	    Name
[03/09 14:18:09     85]     0.00V	    VSS
[03/09 14:18:09     85]     0.90V	    VDD
[03/09 14:18:09     85] 
[03/09 14:18:09     85] Begin Power Analysis
[03/09 14:18:09     85] 
[03/09 14:18:09     86]     0.00V	    VSS
[03/09 14:18:09     86]     0.90V	    VDD
[03/09 14:18:09     86] Begin Processing Timing Library for Power Calculation
[03/09 14:18:09     86] 
[03/09 14:18:09     86] Begin Processing Timing Library for Power Calculation
[03/09 14:18:09     86] 
[03/09 14:18:09     86] 
[03/09 14:18:09     86] 
[03/09 14:18:09     86] Begin Processing Power Net/Grid for Power Calculation
[03/09 14:18:09     86] 
[03/09 14:18:09     86] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=781.86MB/781.86MB)
[03/09 14:18:09     86] 
[03/09 14:18:09     86] Begin Processing Timing Window Data for Power Calculation
[03/09 14:18:09     86] 
[03/09 14:18:09     86] clk(1000MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=781.98MB/781.98MB)
[03/09 14:18:09     86] 
[03/09 14:18:09     86] Begin Processing User Attributes
[03/09 14:18:09     86] 
[03/09 14:18:09     86] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=782.02MB/782.02MB)
[03/09 14:18:09     86] 
[03/09 14:18:09     86] Begin Processing Signal Activity
[03/09 14:18:09     86] 
[03/09 14:18:10     87] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=783.07MB/783.07MB)
[03/09 14:18:10     87] 
[03/09 14:18:10     87] Begin Power Computation
[03/09 14:18:10     87] 
[03/09 14:18:10     87]       ----------------------------------------------------------
[03/09 14:18:10     87]       # of cell(s) missing both power/leakage table: 0
[03/09 14:18:10     87]       # of cell(s) missing power table: 0
[03/09 14:18:10     87]       # of cell(s) missing leakage table: 0
[03/09 14:18:10     87]       # of MSMV cell(s) missing power_level: 0
[03/09 14:18:10     87]       ----------------------------------------------------------
[03/09 14:18:10     87] 
[03/09 14:18:10     87] 
[03/09 14:18:11     87] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=783.23MB/783.23MB)
[03/09 14:18:11     87] 
[03/09 14:18:11     87] Begin Processing User Attributes
[03/09 14:18:11     87] 
[03/09 14:18:11     87] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=783.23MB/783.23MB)
[03/09 14:18:11     87] 
[03/09 14:18:11     87] Ended Power Analysis: (cpu=0:00:01, real=0:00:01, mem(process/total)=783.26MB/783.26MB)
[03/09 14:18:11     87] 
[03/09 14:18:11     87] OptMgr: Optimization mode is pre-route
[03/09 14:18:11     87] OptMgr: current WNS: -9.254 ns
[03/09 14:18:11     87] OptMgr: Using aggressive mode for Force Mode
[03/09 14:18:11     87] PhyDesignGrid: maxLocalDensity 0.98
[03/09 14:18:11     87] #spOpts: N=65 mergeVia=F 
[03/09 14:18:12     88] 
[03/09 14:18:12     88] Design leakage power (state independent) = 0.926 mW
[03/09 14:18:12     88] Resizable instances =  22610 (100.0%), leakage = 0.926 mW (100.0%)
[03/09 14:18:12     88] Leakage power distribution among resizable instances:
[03/09 14:18:12     88]  Total LVT =   7243 (32.0%), lkg = 0.262 mW (28.3%)
[03/09 14:18:12     88]    -ve slk =   7238 (32.0%), lkg = 0.262 mW (28.3%)
[03/09 14:18:12     88]  Total MVT =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
[03/09 14:18:12     88]    -ve slk =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
[03/09 14:18:12     88]  Total HVT =  15367 (68.0%), lkg = 0.664 mW (71.7%)
[03/09 14:18:12     88]    -ve slk =  15202 (67.2%), lkg = 0.662 mW (71.5%)
[03/09 14:18:12     88] 
[03/09 14:18:12     88] OptMgr: Begin forced downsizing
[03/09 14:18:12     89] OptMgr: 6960 instances resized in force mode
[03/09 14:18:12     89] OptMgr: Updating timing
[03/09 14:18:13     89] #################################################################################
[03/09 14:18:13     89] # Design Stage: PreRoute
[03/09 14:18:13     89] # Design Name: core
[03/09 14:18:13     89] # Design Mode: 65nm
[03/09 14:18:13     89] # Analysis Mode: MMMC Non-OCV 
[03/09 14:18:13     89] # Parasitics Mode: No SPEF/RCDB
[03/09 14:18:13     89] # Signoff Settings: SI Off 
[03/09 14:18:13     89] #################################################################################
[03/09 14:18:13     90] AAE_INFO: 1 threads acquired from CTE.
[03/09 14:18:13     90] Calculate delays in BcWc mode...
[03/09 14:18:13     90] Topological Sorting (CPU = 0:00:00.0, MEM = 949.9M, InitMEM = 946.4M)
[03/09 14:18:16     93] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/09 14:18:16     93] End delay calculation. (MEM=1023.58 CPU=0:00:03.0 REAL=0:00:03.0)
[03/09 14:18:16     93] *** CDM Built up (cpu=0:00:03.8  real=0:00:03.0  mem= 1023.6M) ***
[03/09 14:18:17     93] OptMgr: Design WNS: -11.446 ns
[03/09 14:18:17     94] OptMgr: 2062 (30%) instances reverted to original cell
[03/09 14:18:17     94] OptMgr: Updating timing
[03/09 14:18:20     96] OptMgr: Design WNS: -9.254 ns
[03/09 14:18:20     97] 
[03/09 14:18:20     97] Design leakage power (state independent) = 0.865 mW
[03/09 14:18:20     97] Resizable instances =  22610 (100.0%), leakage = 0.865 mW (100.0%)
[03/09 14:18:20     97] Leakage power distribution among resizable instances:
[03/09 14:18:20     97]  Total LVT =   3176 (14.0%), lkg = 0.130 mW (15.0%)
[03/09 14:18:20     97]    -ve slk =   3170 (14.0%), lkg = 0.130 mW (15.0%)
[03/09 14:18:20     97]  Total MVT =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
[03/09 14:18:20     97]    -ve slk =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
[03/09 14:18:20     97]  Total HVT =  19434 (86.0%), lkg = 0.735 mW (85.0%)
[03/09 14:18:20     97]    -ve slk =  19265 (85.2%), lkg = 0.733 mW (84.8%)
[03/09 14:18:20     97] 
[03/09 14:18:20     97] 
[03/09 14:18:20     97] Summary: cell sizing
[03/09 14:18:20     97] 
[03/09 14:18:20     97]  4898 instances changed cell type
[03/09 14:18:20     97] 
[03/09 14:18:20     97]                        UpSize    DownSize   SameSize   Total
[03/09 14:18:20     97]                        ------    --------   --------   -----
[03/09 14:18:20     97]     Sequential            0          0          0          0
[03/09 14:18:20     97]  Combinational            0          0       4898       4898
[03/09 14:18:20     97] 
[03/09 14:18:20     97]     1 instances changed cell type from        AN2D0   to    CKAN2D0
[03/09 14:18:20     97]     5 instances changed cell type from        AN2D1   to    CKAN2D0
[03/09 14:18:20     97]    15 instances changed cell type from       AN2XD1   to    CKAN2D0
[03/09 14:18:20     97]   204 instances changed cell type from       AO21D1   to     AO21D0
[03/09 14:18:20     97]     8 instances changed cell type from      AOI21D1   to    AOI21D0
[03/09 14:18:20     97]    13 instances changed cell type from      CKAN2D1   to    CKAN2D0
[03/09 14:18:20     97]   327 instances changed cell type from     CKMUX2D1   to   CKMUX2D0
[03/09 14:18:20     97]   125 instances changed cell type from      CKND2D1   to    CKND2D0
[03/09 14:18:20     97]   188 instances changed cell type from     CKXOR2D1   to   CKXOR2D0
[03/09 14:18:20     97]     6 instances changed cell type from     CKXOR2D1   to     XOR2D0
[03/09 14:18:20     97]    40 instances changed cell type from       IND2D1   to     IND2D0
[03/09 14:18:20     97]    95 instances changed cell type from       INR2D1   to     INR2D0
[03/09 14:18:20     97]     1 instances changed cell type from       INR2D1   to    INR2XD0
[03/09 14:18:20     97]    37 instances changed cell type from       INR2D2   to    INR2XD1
[03/09 14:18:20     97]    25 instances changed cell type from      INR2XD0   to     INR2D0
[03/09 14:18:20     97]   180 instances changed cell type from        INVD1   to      CKND0
[03/09 14:18:20     97]     4 instances changed cell type from      IOA21D1   to    IOA21D0
[03/09 14:18:20     97]     3 instances changed cell type from     MOAI22D1   to   MOAI22D0
[03/09 14:18:20     97]    26 instances changed cell type from        ND2D0   to    CKND2D0
[03/09 14:18:20     97]   113 instances changed cell type from        ND2D1   to    CKND2D0
[03/09 14:18:20     97]   104 instances changed cell type from        ND2D2   to    CKND2D2
[03/09 14:18:20     97]    22 instances changed cell type from        ND2D3   to    CKND2D3
[03/09 14:18:20     97]    42 instances changed cell type from        ND2D4   to    CKND2D4
[03/09 14:18:20     97]     2 instances changed cell type from        ND2D8   to    CKND2D8
[03/09 14:18:20     97]     1 instances changed cell type from        ND3D1   to      ND3D0
[03/09 14:18:20     97]     1 instances changed cell type from        ND4D1   to      ND4D0
[03/09 14:18:20     97]    33 instances changed cell type from        NR2D1   to      NR2D0
[03/09 14:18:20     97]     6 instances changed cell type from        NR2D1   to     NR2XD0
[03/09 14:18:20     97]    30 instances changed cell type from        NR2D2   to     NR2XD1
[03/09 14:18:20     97]     1 instances changed cell type from        NR2D4   to     NR2XD2
[03/09 14:18:20     97]    29 instances changed cell type from       NR2XD0   to      NR2D0
[03/09 14:18:20     97]     3 instances changed cell type from       OA21D1   to     OA21D0
[03/09 14:18:20     97]    41 instances changed cell type from      OAI21D1   to    OAI21D0
[03/09 14:18:20     97]   938 instances changed cell type from      OAI22D1   to    OAI22D0
[03/09 14:18:20     97]    34 instances changed cell type from        OR2D1   to      OR2D0
[03/09 14:18:20     97]     2 instances changed cell type from       OR2XD1   to      OR2D0
[03/09 14:18:20     97]  2144 instances changed cell type from       XNR2D1   to     XNR2D0
[03/09 14:18:20     97]     2 instances changed cell type from       XNR3D1   to     XNR3D0
[03/09 14:18:20     97]    47 instances changed cell type from       XOR3D1   to     XOR3D0
[03/09 14:18:20     97]   checkSum: 4898
[03/09 14:18:20     97] 
[03/09 14:18:20     97] 
[03/09 14:18:20     97] 
[03/09 14:18:20     97] Begin Power Analysis
[03/09 14:18:20     97] 
[03/09 14:18:20     97]     0.00V	    VSS
[03/09 14:18:20     97]     0.90V	    VDD
[03/09 14:18:20     97] Begin Processing Timing Library for Power Calculation
[03/09 14:18:20     97] 
[03/09 14:18:21     97] Begin Processing Timing Library for Power Calculation
[03/09 14:18:21     97] 
[03/09 14:18:21     97] 
[03/09 14:18:21     97] 
[03/09 14:18:21     97] Begin Processing Power Net/Grid for Power Calculation
[03/09 14:18:21     97] 
[03/09 14:18:21     97] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=809.55MB/809.55MB)
[03/09 14:18:21     97] 
[03/09 14:18:21     97] Begin Processing Timing Window Data for Power Calculation
[03/09 14:18:21     97] 
[03/09 14:18:21     97] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=809.55MB/809.55MB)
[03/09 14:18:21     97] 
[03/09 14:18:21     97] Begin Processing User Attributes
[03/09 14:18:21     97] 
[03/09 14:18:21     97] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=809.55MB/809.55MB)
[03/09 14:18:21     97] 
[03/09 14:18:21     97] Begin Processing Signal Activity
[03/09 14:18:21     97] 
[03/09 14:18:22     98] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=809.55MB/809.55MB)
[03/09 14:18:22     98] 
[03/09 14:18:22     98] Begin Power Computation
[03/09 14:18:22     98] 
[03/09 14:18:22     98]       ----------------------------------------------------------
[03/09 14:18:22     98]       # of cell(s) missing both power/leakage table: 0
[03/09 14:18:22     98]       # of cell(s) missing power table: 0
[03/09 14:18:22     98]       # of cell(s) missing leakage table: 0
[03/09 14:18:22     98]       # of MSMV cell(s) missing power_level: 0
[03/09 14:18:22     98]       ----------------------------------------------------------
[03/09 14:18:22     98] 
[03/09 14:18:22     98] 
[03/09 14:18:22     98] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=809.55MB/809.55MB)
[03/09 14:18:22     98] 
[03/09 14:18:22     98] Begin Processing User Attributes
[03/09 14:18:22     98] 
[03/09 14:18:22     98] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=809.55MB/809.55MB)
[03/09 14:18:22     98] 
[03/09 14:18:22     98] Ended Power Analysis: (cpu=0:00:01, real=0:00:01, mem(process/total)=809.55MB/809.55MB)
[03/09 14:18:22     98] 
[03/09 14:18:22     99] OptMgr: Leakage power optimization took: 13 seconds
[03/09 14:18:22     99] OptMgr: End leakage power optimization
[03/09 14:18:23     99] The useful skew maximum allowed delay is: 0.2
[03/09 14:18:23     99] **INFO: Num dontuse cells 97, Num usable cells 843
[03/09 14:18:23     99] optDesignOneStep: Leakage Power Flow
[03/09 14:18:23     99] **INFO: Num dontuse cells 97, Num usable cells 843
[03/09 14:18:23     99] Info: 1 clock net  excluded from IPO operation.
[03/09 14:18:24    100] PhyDesignGrid: maxLocalDensity 0.98
[03/09 14:18:24    100] #spOpts: N=65 
[03/09 14:18:24    100] *info: There are 18 candidate Buffer cells
[03/09 14:18:24    100] *info: There are 18 candidate Inverter cells
[03/09 14:18:26    102] 
[03/09 14:18:26    102] Netlist preparation processing... 
[03/09 14:18:26    102] 
[03/09 14:18:26    102] Constant propagation run...
[03/09 14:18:26    102] CPU of constant propagation run : 0:00:00.0 (mem :1124.0M)
[03/09 14:18:26    102] 
[03/09 14:18:26    102] Dangling output instance removal run...
[03/09 14:18:26    102] CPU of dangling output instance removal run : 0:00:00.0 (mem :1124.0M)
[03/09 14:18:26    102] 
[03/09 14:18:26    102] Dont care observability instance removal run...
[03/09 14:18:26    102] CPU of dont care observability instance removal run : 0:00:00.0 (mem :1124.0M)
[03/09 14:18:26    102] 
[03/09 14:18:26    102] Removed instances... 
[03/09 14:18:26    102] 
[03/09 14:18:26    102] Replaced instances... 
[03/09 14:18:26    102] 
[03/09 14:18:26    102] Removed 0 instance
[03/09 14:18:26    102] 	CPU for removing db instances : 0:00:00.0 (mem :1124.0M)
[03/09 14:18:26    102] 	CPU for removing timing graph nodes : 0:00:00.0 (mem :1124.0M)
[03/09 14:18:26    102] CPU of: netlist preparation :0:00:00.0 (mem :1124.0M)
[03/09 14:18:26    102] 
[03/09 14:18:26    102] Mark undriven nets with IPOIgnored run...
[03/09 14:18:26    102] **WARN: (IMPOPT-7098):	WARNING: out[159] is an undriven net with 1 fanouts.
[03/09 14:18:26    102] **WARN: (IMPOPT-7098):	WARNING: out[158] is an undriven net with 1 fanouts.
[03/09 14:18:26    102] **WARN: (IMPOPT-7098):	WARNING: out[157] is an undriven net with 1 fanouts.
[03/09 14:18:26    102] **WARN: (IMPOPT-7098):	WARNING: out[156] is an undriven net with 1 fanouts.
[03/09 14:18:26    102] **WARN: (IMPOPT-7098):	WARNING: out[155] is an undriven net with 1 fanouts.
[03/09 14:18:26    102] **WARN: (IMPOPT-7098):	WARNING: out[154] is an undriven net with 1 fanouts.
[03/09 14:18:26    102] **WARN: (IMPOPT-7098):	WARNING: out[153] is an undriven net with 1 fanouts.
[03/09 14:18:26    102] **WARN: (IMPOPT-7098):	WARNING: out[152] is an undriven net with 1 fanouts.
[03/09 14:18:26    102] **WARN: (IMPOPT-7098):	WARNING: out[151] is an undriven net with 1 fanouts.
[03/09 14:18:26    102] **WARN: (IMPOPT-7098):	WARNING: out[150] is an undriven net with 1 fanouts.
[03/09 14:18:26    102] **WARN: (IMPOPT-7098):	WARNING: out[149] is an undriven net with 1 fanouts.
[03/09 14:18:26    102] **WARN: (IMPOPT-7098):	WARNING: out[148] is an undriven net with 1 fanouts.
[03/09 14:18:26    102] **WARN: (IMPOPT-7098):	WARNING: out[147] is an undriven net with 1 fanouts.
[03/09 14:18:26    102] **WARN: (IMPOPT-7098):	WARNING: out[146] is an undriven net with 1 fanouts.
[03/09 14:18:26    102] **WARN: (IMPOPT-7098):	WARNING: out[145] is an undriven net with 1 fanouts.
[03/09 14:18:26    102] **WARN: (IMPOPT-7098):	WARNING: out[144] is an undriven net with 1 fanouts.
[03/09 14:18:26    102] **WARN: (IMPOPT-7098):	WARNING: out[143] is an undriven net with 1 fanouts.
[03/09 14:18:26    102] **WARN: (IMPOPT-7098):	WARNING: out[142] is an undriven net with 1 fanouts.
[03/09 14:18:26    102] **WARN: (IMPOPT-7098):	WARNING: out[141] is an undriven net with 1 fanouts.
[03/09 14:18:26    102] **WARN: (IMPOPT-7098):	WARNING: out[140] is an undriven net with 1 fanouts.
[03/09 14:18:26    102] **WARN: (EMS-27):	Message (IMPOPT-7098) has exceeded the current message display limit of 20.
[03/09 14:18:26    102] To increase the message display limit, refer to the product command reference manual.
[03/09 14:18:26    102] CPU of marking undriven nets with IPOIgnored run : 0:00:00.0 (mem :1124.0M)
[03/09 14:18:26    102] *info: Marking 0 isolation instances dont touch
[03/09 14:18:26    102] *info: Marking 0 level shifter instances dont touch
[03/09 14:18:26    102] PhyDesignGrid: maxLocalDensity 0.98
[03/09 14:18:26    102] #spOpts: N=65 mergeVia=F 
[03/09 14:18:26    103] 
[03/09 14:18:26    103] Completed downsize cell map
[03/09 14:18:29    106] Forced downsizing resized 1284 out of 22610 instances
[03/09 14:18:29    106]      #inst not ok to resize: 0
[03/09 14:18:29    106]      #inst with no smaller cells: 16426
[03/09 14:18:29    106] **INFO: Num dontuse cells 97, Num usable cells 843
[03/09 14:18:29    106] optDesignOneStep: Leakage Power Flow
[03/09 14:18:29    106] **INFO: Num dontuse cells 97, Num usable cells 843
[03/09 14:18:29    106] Info: 1 clock net  excluded from IPO operation.
[03/09 14:18:29    106] Begin: Area Reclaim Optimization
[03/09 14:18:31    107] PhyDesignGrid: maxLocalDensity 0.98
[03/09 14:18:31    107] #spOpts: N=65 mergeVia=F 
[03/09 14:18:31    107] Reclaim Optimization WNS Slack -13.497  TNS Slack -25412.641 Density 58.17
[03/09 14:18:31    107] +----------+---------+--------+----------+------------+--------+
[03/09 14:18:31    107] | Density  | Commits |  WNS   |   TNS    |    Real    |  Mem   |
[03/09 14:18:31    107] +----------+---------+--------+----------+------------+--------+
[03/09 14:18:31    107] |    58.17%|        -| -13.497|-25412.641|   0:00:00.0| 1227.3M|
[03/09 14:18:32    108] |    58.17%|        0| -13.497|-25412.641|   0:00:01.0| 1227.3M|
[03/09 14:18:32    109] |    58.17%|        1| -13.497|-25412.721|   0:00:00.0| 1227.3M|
[03/09 14:18:37    113] |    57.73%|      618| -13.497|-25372.920|   0:00:05.0| 1227.3M|
[03/09 14:18:37    113] |    57.73%|        2| -13.497|-25372.920|   0:00:00.0| 1227.3M|
[03/09 14:18:37    113] |    57.73%|        0| -13.497|-25372.920|   0:00:00.0| 1227.3M|
[03/09 14:18:37    113] +----------+---------+--------+----------+------------+--------+
[03/09 14:18:37    113] Reclaim Optimization End WNS Slack -13.497  TNS Slack -25372.921 Density 57.73
[03/09 14:18:37    113] 
[03/09 14:18:37    113] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 1 Resize = 553 **
[03/09 14:18:37    113] --------------------------------------------------------------
[03/09 14:18:37    113] |                                   | Total     | Sequential |
[03/09 14:18:37    113] --------------------------------------------------------------
[03/09 14:18:37    113] | Num insts resized                 |     553  |       0    |
[03/09 14:18:37    113] | Num insts undone                  |      67  |       0    |
[03/09 14:18:37    113] | Num insts Downsized               |     553  |       0    |
[03/09 14:18:37    113] | Num insts Samesized               |       0  |       0    |
[03/09 14:18:37    113] | Num insts Upsized                 |       0  |       0    |
[03/09 14:18:37    113] | Num multiple commits+uncommits    |       0  |       -    |
[03/09 14:18:37    113] --------------------------------------------------------------
[03/09 14:18:37    113] **** Begin NDR-Layer Usage Statistics ****
[03/09 14:18:37    113] 0 Ndr or Layer constraints added by optimization 
[03/09 14:18:37    113] **** End NDR-Layer Usage Statistics ****
[03/09 14:18:37    113] ** Finished Core Area Reclaim Optimization (cpu = 0:00:07.5) (real = 0:00:08.0) **
[03/09 14:18:37    113] Executing incremental physical updates
[03/09 14:18:37    113] Executing incremental physical updates
[03/09 14:18:37    113] *** Finished Area Reclaim Optimization (cpu=0:00:08, real=0:00:08, mem=1070.47M, totSessionCpu=0:01:54).
[03/09 14:18:37    114] Leakage Power Opt: re-selecting buf/inv list 
[03/09 14:18:37    114] Summary for sequential cells idenfication: 
[03/09 14:18:37    114] Identified SBFF number: 199
[03/09 14:18:37    114] Identified MBFF number: 0
[03/09 14:18:37    114] Not identified SBFF number: 0
[03/09 14:18:37    114] Not identified MBFF number: 0
[03/09 14:18:37    114] Number of sequential cells which are not FFs: 104
[03/09 14:18:37    114] 
[03/09 14:18:37    114] **INFO: Num dontuse cells 97, Num usable cells 843
[03/09 14:18:37    114] optDesignOneStep: Leakage Power Flow
[03/09 14:18:37    114] **INFO: Num dontuse cells 97, Num usable cells 843
[03/09 14:18:37    114] Begin: GigaOpt high fanout net optimization
[03/09 14:18:37    114] Info: 1 clock net  excluded from IPO operation.
[03/09 14:18:37    114] Summary for sequential cells idenfication: 
[03/09 14:18:37    114] Identified SBFF number: 199
[03/09 14:18:37    114] Identified MBFF number: 0
[03/09 14:18:37    114] Not identified SBFF number: 0
[03/09 14:18:37    114] Not identified MBFF number: 0
[03/09 14:18:37    114] Number of sequential cells which are not FFs: 104
[03/09 14:18:37    114] 
[03/09 14:18:37    114] PhyDesignGrid: maxLocalDensity 0.98
[03/09 14:18:37    114] #spOpts: N=65 
[03/09 14:18:41    118] DEBUG: @coeDRVCandCache::init.
[03/09 14:18:41    118] +----------+---------+--------+----------+------------+--------+
[03/09 14:18:41    118] | Density  | Commits |  WNS   |   TNS    |    Real    |  Mem   |
[03/09 14:18:41    118] +----------+---------+--------+----------+------------+--------+
[03/09 14:18:41    118] |    57.73%|        -| -13.497|-25372.921|   0:00:00.0| 1204.0M|
[03/09 14:18:41    118] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/09 14:18:41    118] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/09 14:18:41    118] |    57.73%|        -| -13.497|-25372.921|   0:00:00.0| 1204.0M|
[03/09 14:18:41    118] +----------+---------+--------+----------+------------+--------+
[03/09 14:18:41    118] 
[03/09 14:18:41    118] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1204.0M) ***
[03/09 14:18:41    118] **** Begin NDR-Layer Usage Statistics ****
[03/09 14:18:41    118] 0 Ndr or Layer constraints added by optimization 
[03/09 14:18:41    118] **** End NDR-Layer Usage Statistics ****
[03/09 14:18:41    118] DEBUG: @coeDRVCandCache::cleanup.
[03/09 14:18:41    118] End: GigaOpt high fanout net optimization
[03/09 14:18:41    118] Begin: GigaOpt DRV Optimization
[03/09 14:18:41    118] GigaOpt DRV : Use maxLocalDensity 3.0 (from dbgIPOMaxLocalDensity=0.980000, optModeMaxLocDen=0.98)
[03/09 14:18:41    118] Info: 1 clock net  excluded from IPO operation.
[03/09 14:18:41    118] PhyDesignGrid: maxLocalDensity 3.00
[03/09 14:18:41    118] #spOpts: N=65 mergeVia=F 
[03/09 14:18:44    120] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/09 14:18:44    120] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[03/09 14:18:44    120] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/09 14:18:44    120] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[03/09 14:18:44    120] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/09 14:18:44    120] DEBUG: @coeDRVCandCache::init.
[03/09 14:18:44    120] Info: violation cost 93068.804688 (cap = 683.657593, tran = 92363.171875, len = 0.000000, fanout load = 0.000000, fanout count = 22.000000, glitch 0.000000)
[03/09 14:18:44    120] |   318   | 10651   |   286   |    286  |     0   |     0   |     0   |     0   | -13.50 |          0|          0|          0|  57.73  |            |           |
[03/09 14:18:52    129] Info: violation cost 2.848990 (cap = 0.003487, tran = 2.845503, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/09 14:18:52    129] |     7   |   368   |     1   |      1  |     0   |     0   |     0   |     0   | -2.29 |        181|          0|        266|  57.99  |   0:00:08.0|    1223.3M|
[03/09 14:18:52    129] Info: violation cost 0.070900 (cap = 0.000000, tran = 0.070900, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/09 14:18:52    129] |     1   |    64   |     0   |      0  |     0   |     0   |     0   |     0   | -2.29 |          0|          0|          7|  57.99  |   0:00:00.0|    1223.3M|
[03/09 14:18:52    129] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/09 14:18:52    129] **** Begin NDR-Layer Usage Statistics ****
[03/09 14:18:52    129] 0 Ndr or Layer constraints added by optimization 
[03/09 14:18:52    129] **** End NDR-Layer Usage Statistics ****
[03/09 14:18:52    129] 
[03/09 14:18:52    129] *** Finish DRV Fixing (cpu=0:00:08.9 real=0:00:08.0 mem=1223.3M) ***
[03/09 14:18:52    129] 
[03/09 14:18:52    129] DEBUG: @coeDRVCandCache::cleanup.
[03/09 14:18:52    129] End: GigaOpt DRV Optimization
[03/09 14:18:52    129] GigaOpt DRV: restore maxLocalDensity to 0.98
[03/09 14:18:52    129] Leakage Power Opt: resetting the buf/inv selection
[03/09 14:18:52    129] **optDesign ... cpu = 0:00:49, real = 0:00:49, mem = 1074.5M, totSessionCpu=0:02:09 **
[03/09 14:18:52    129] Leakage Power Opt: re-selecting buf/inv list 
[03/09 14:18:52    129] Summary for sequential cells idenfication: 
[03/09 14:18:52    129] Identified SBFF number: 199
[03/09 14:18:52    129] Identified MBFF number: 0
[03/09 14:18:52    129] Not identified SBFF number: 0
[03/09 14:18:52    129] Not identified MBFF number: 0
[03/09 14:18:52    129] Number of sequential cells which are not FFs: 104
[03/09 14:18:52    129] 
[03/09 14:18:52    129] **INFO: Num dontuse cells 97, Num usable cells 843
[03/09 14:18:52    129] optDesignOneStep: Leakage Power Flow
[03/09 14:18:52    129] **INFO: Num dontuse cells 97, Num usable cells 843
[03/09 14:18:52    129] Begin: GigaOpt Global Optimization
[03/09 14:18:52    129] *info: use new DP (enabled)
[03/09 14:18:52    129] Info: 1 clock net  excluded from IPO operation.
[03/09 14:18:53    129] PhyDesignGrid: maxLocalDensity 1.20
[03/09 14:18:53    129] #spOpts: N=65 mergeVia=F 
[03/09 14:18:53    129] Summary for sequential cells idenfication: 
[03/09 14:18:53    129] Identified SBFF number: 199
[03/09 14:18:53    129] Identified MBFF number: 0
[03/09 14:18:53    129] Not identified SBFF number: 0
[03/09 14:18:53    129] Not identified MBFF number: 0
[03/09 14:18:53    129] Number of sequential cells which are not FFs: 104
[03/09 14:18:53    129] 
[03/09 14:18:56    132] *info: 1 clock net excluded
[03/09 14:18:56    132] *info: 2 special nets excluded.
[03/09 14:18:56    132] *info: 256 no-driver nets excluded.
[03/09 14:19:00    137] ** GigaOpt Global Opt WNS Slack -2.292  TNS Slack -4967.489 
[03/09 14:19:00    137] +--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 14:19:00    137] |  WNS   |   TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/09 14:19:00    137] +--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 14:19:00    137] |  -2.292|-4967.489|    57.99%|   0:00:00.0| 1219.0M|   WC_VIEW|  default| ofifo_inst/col_idx_5__fifo_instance/q7_reg_11_/D   |
[03/09 14:19:16    153] |  -2.243|-3063.555|    58.30%|   0:00:16.0| 1289.8M|   WC_VIEW|  default| ofifo_inst/col_idx_5__fifo_instance/q3_reg_11_/D   |
[03/09 14:19:26    163] |  -2.243|-2572.952|    58.75%|   0:00:10.0| 1278.4M|   WC_VIEW|  default| ofifo_inst/col_idx_5__fifo_instance/q3_reg_11_/D   |
[03/09 14:19:28    164] |  -2.243|-2572.952|    58.75%|   0:00:02.0| 1278.4M|   WC_VIEW|  default| ofifo_inst/col_idx_5__fifo_instance/q3_reg_11_/D   |
[03/09 14:20:00    196] |  -1.626|-1825.850|    59.36%|   0:00:32.0| 1278.4M|   WC_VIEW|  default| ofifo_inst/col_idx_5__fifo_instance/q7_reg_14_/D   |
[03/09 14:20:10    206] |  -1.613|-1702.565|    59.61%|   0:00:10.0| 1284.5M|   WC_VIEW|  default| ofifo_inst/col_idx_7__fifo_instance/q3_reg_15_/D   |
[03/09 14:20:14    211] |  -1.613|-1628.519|    59.75%|   0:00:04.0| 1303.6M|   WC_VIEW|  default| ofifo_inst/col_idx_7__fifo_instance/q3_reg_15_/D   |
[03/09 14:20:15    212] |  -1.613|-1628.519|    59.75%|   0:00:01.0| 1303.6M|   WC_VIEW|  default| ofifo_inst/col_idx_7__fifo_instance/q3_reg_15_/D   |
[03/09 14:20:26    223] |  -1.500|-1474.308|    60.14%|   0:00:11.0| 1303.6M|   WC_VIEW|  default| ofifo_inst/col_idx_5__fifo_instance/q0_reg_8_/D    |
[03/09 14:20:32    229] |  -1.500|-1472.304|    60.16%|   0:00:06.0| 1303.6M|   WC_VIEW|  default| ofifo_inst/col_idx_5__fifo_instance/q0_reg_8_/D    |
[03/09 14:20:35    231] |  -1.500|-1470.253|    60.17%|   0:00:03.0| 1303.6M|   WC_VIEW|  default| ofifo_inst/col_idx_5__fifo_instance/q0_reg_8_/D    |
[03/09 14:20:36    232] |  -1.500|-1470.253|    60.17%|   0:00:01.0| 1303.6M|   WC_VIEW|  default| ofifo_inst/col_idx_5__fifo_instance/q0_reg_8_/D    |
[03/09 14:20:42    238] |  -1.480|-1441.568|    60.55%|   0:00:06.0| 1303.6M|   WC_VIEW|  default| ofifo_inst/col_idx_5__fifo_instance/q0_reg_8_/D    |
[03/09 14:20:45    242] |  -1.480|-1441.568|    60.55%|   0:00:03.0| 1303.6M|   WC_VIEW|  default| ofifo_inst/col_idx_5__fifo_instance/q0_reg_8_/D    |
[03/09 14:20:46    243] |  -1.480|-1441.568|    60.55%|   0:00:01.0| 1303.6M|   WC_VIEW|  default| ofifo_inst/col_idx_5__fifo_instance/q0_reg_8_/D    |
[03/09 14:20:47    244] |  -1.480|-1441.568|    60.55%|   0:00:01.0| 1303.6M|   WC_VIEW|  default| ofifo_inst/col_idx_5__fifo_instance/q0_reg_8_/D    |
[03/09 14:20:51    247] |  -1.480|-1437.003|    60.66%|   0:00:04.0| 1303.6M|   WC_VIEW|  default| ofifo_inst/col_idx_5__fifo_instance/q0_reg_8_/D    |
[03/09 14:20:53    250] |  -1.480|-1437.003|    60.66%|   0:00:02.0| 1303.6M|   WC_VIEW|  default| ofifo_inst/col_idx_5__fifo_instance/q0_reg_8_/D    |
[03/09 14:20:53    250] +--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 14:20:53    250] 
[03/09 14:20:53    250] *** Finish pre-CTS Global Setup Fixing (cpu=0:01:53 real=0:01:53 mem=1303.6M) ***
[03/09 14:20:53    250] 
[03/09 14:20:53    250] *** Finish pre-CTS Setup Fixing (cpu=0:01:53 real=0:01:53 mem=1303.6M) ***
[03/09 14:20:53    250] **** Begin NDR-Layer Usage Statistics ****
[03/09 14:20:53    250] 0 Ndr or Layer constraints added by optimization 
[03/09 14:20:53    250] **** End NDR-Layer Usage Statistics ****
[03/09 14:20:53    250] ** GigaOpt Global Opt End WNS Slack -1.480  TNS Slack -1437.003 
[03/09 14:20:54    250] End: GigaOpt Global Optimization
[03/09 14:20:54    250] Leakage Power Opt: resetting the buf/inv selection
[03/09 14:20:54    250] 
[03/09 14:20:54    250] Active setup views:
[03/09 14:20:54    250]  WC_VIEW
[03/09 14:20:54    250]   Dominating endpoints: 0
[03/09 14:20:54    250]   Dominating TNS: -0.000
[03/09 14:20:54    250] 
[03/09 14:20:54    250] *** Timing NOT met, worst failing slack is -1.480
[03/09 14:20:54    250] *** Check timing (0:00:00.0)
[03/09 14:20:54    250] **INFO: Num dontuse cells 97, Num usable cells 843
[03/09 14:20:54    250] optDesignOneStep: Leakage Power Flow
[03/09 14:20:54    250] **INFO: Num dontuse cells 97, Num usable cells 843
[03/09 14:20:54    250] Info: 1 clock net  excluded from IPO operation.
[03/09 14:20:54    250] Begin: Area Reclaim Optimization
[03/09 14:20:55    252] PhyDesignGrid: maxLocalDensity 0.98
[03/09 14:20:55    252] #spOpts: N=65 mergeVia=F 
[03/09 14:20:55    252] Reclaim Optimization WNS Slack -1.480  TNS Slack -1437.003 Density 60.66
[03/09 14:20:55    252] +----------+---------+--------+---------+------------+--------+
[03/09 14:20:55    252] | Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[03/09 14:20:55    252] +----------+---------+--------+---------+------------+--------+
[03/09 14:20:55    252] |    60.66%|        -|  -1.480|-1437.003|   0:00:00.0| 1267.8M|
[03/09 14:20:58    255] |    60.64%|       33|  -1.480|-1436.748|   0:00:03.0| 1269.5M|
[03/09 14:20:58    255] |    60.64%|        1|  -1.480|-1436.748|   0:00:00.0| 1269.5M|
[03/09 14:20:59    255] |    60.64%|        0|  -1.480|-1436.748|   0:00:01.0| 1269.5M|
[03/09 14:21:00    256] |    60.61%|       25|  -1.480|-1436.748|   0:00:01.0| 1269.5M|
[03/09 14:21:05    262] |    60.25%|      808|  -1.474|-1440.249|   0:00:05.0| 1269.5M|
[03/09 14:21:06    263] |    60.23%|       45|  -1.474|-1440.244|   0:00:01.0| 1269.5M|
[03/09 14:21:06    263] |    60.23%|        1|  -1.474|-1440.244|   0:00:00.0| 1269.5M|
[03/09 14:21:06    263] |    60.23%|        0|  -1.474|-1440.244|   0:00:00.0| 1269.5M|
[03/09 14:21:06    263] +----------+---------+--------+---------+------------+--------+
[03/09 14:21:06    263] Reclaim Optimization End WNS Slack -1.474  TNS Slack -1440.244 Density 60.23
[03/09 14:21:06    263] 
[03/09 14:21:06    263] ** Summary: Restruct = 34 Buffer Deletion = 15 Declone = 12 Resize = 820 **
[03/09 14:21:06    263] --------------------------------------------------------------
[03/09 14:21:06    263] |                                   | Total     | Sequential |
[03/09 14:21:06    263] --------------------------------------------------------------
[03/09 14:21:06    263] | Num insts resized                 |     779  |       0    |
[03/09 14:21:06    263] | Num insts undone                  |      34  |       0    |
[03/09 14:21:06    263] | Num insts Downsized               |     779  |       0    |
[03/09 14:21:06    263] | Num insts Samesized               |       0  |       0    |
[03/09 14:21:06    263] | Num insts Upsized                 |       0  |       0    |
[03/09 14:21:06    263] | Num multiple commits+uncommits    |      41  |       -    |
[03/09 14:21:06    263] --------------------------------------------------------------
[03/09 14:21:06    263] **** Begin NDR-Layer Usage Statistics ****
[03/09 14:21:06    263] 0 Ndr or Layer constraints added by optimization 
[03/09 14:21:06    263] **** End NDR-Layer Usage Statistics ****
[03/09 14:21:06    263] ** Finished Core Area Reclaim Optimization (cpu = 0:00:12.4) (real = 0:00:12.0) **
[03/09 14:21:06    263] Executing incremental physical updates
[03/09 14:21:06    263] Executing incremental physical updates
[03/09 14:21:06    263] *** Finished Area Reclaim Optimization (cpu=0:00:12, real=0:00:12, mem=1120.71M, totSessionCpu=0:04:23).
[03/09 14:21:07    263] setup target slack: 0.1
[03/09 14:21:07    263] extra slack: 0.1
[03/09 14:21:07    263] std delay: 0.0142
[03/09 14:21:07    263] real setup target slack: 0.0142
[03/09 14:21:07    263] PhyDesignGrid: maxLocalDensity 0.98
[03/09 14:21:07    263] #spOpts: N=65 
[03/09 14:21:07    263] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/09 14:21:07    263] [NR-eagl] Started earlyGlobalRoute kernel
[03/09 14:21:07    263] [NR-eagl] Initial Peak syMemory usage = 1120.7 MB
[03/09 14:21:07    263] (I)       Reading DB...
[03/09 14:21:07    263] (I)       congestionReportName   : 
[03/09 14:21:07    263] (I)       buildTerm2TermWires    : 0
[03/09 14:21:07    263] (I)       doTrackAssignment      : 1
[03/09 14:21:07    263] (I)       dumpBookshelfFiles     : 0
[03/09 14:21:07    263] (I)       numThreads             : 1
[03/09 14:21:07    263] [NR-eagl] honorMsvRouteConstraint: false
[03/09 14:21:07    263] (I)       honorPin               : false
[03/09 14:21:07    263] (I)       honorPinGuide          : true
[03/09 14:21:07    263] (I)       honorPartition         : false
[03/09 14:21:07    263] (I)       allowPartitionCrossover: false
[03/09 14:21:07    263] (I)       honorSingleEntry       : true
[03/09 14:21:07    263] (I)       honorSingleEntryStrong : true
[03/09 14:21:07    263] (I)       handleViaSpacingRule   : false
[03/09 14:21:07    263] (I)       PDConstraint           : none
[03/09 14:21:07    263] (I)       expBetterNDRHandling   : false
[03/09 14:21:07    263] [NR-eagl] honorClockSpecNDR      : 0
[03/09 14:21:07    263] (I)       routingEffortLevel     : 3
[03/09 14:21:07    263] [NR-eagl] minRouteLayer          : 2
[03/09 14:21:07    263] [NR-eagl] maxRouteLayer          : 2147483647
[03/09 14:21:07    263] (I)       numRowsPerGCell        : 1
[03/09 14:21:07    263] (I)       speedUpLargeDesign     : 0
[03/09 14:21:07    263] (I)       speedUpBlkViolationClean: 0
[03/09 14:21:07    263] (I)       multiThreadingTA       : 0
[03/09 14:21:07    263] (I)       blockedPinEscape       : 1
[03/09 14:21:07    263] (I)       blkAwareLayerSwitching : 0
[03/09 14:21:07    263] (I)       betterClockWireModeling: 1
[03/09 14:21:07    263] (I)       punchThroughDistance   : 500.00
[03/09 14:21:07    263] (I)       scenicBound            : 1.15
[03/09 14:21:07    263] (I)       maxScenicToAvoidBlk    : 100.00
[03/09 14:21:07    263] (I)       source-to-sink ratio   : 0.00
[03/09 14:21:07    263] (I)       targetCongestionRatioH : 1.00
[03/09 14:21:07    263] (I)       targetCongestionRatioV : 1.00
[03/09 14:21:07    263] (I)       layerCongestionRatio   : 0.70
[03/09 14:21:07    263] (I)       m1CongestionRatio      : 0.10
[03/09 14:21:07    263] (I)       m2m3CongestionRatio    : 0.70
[03/09 14:21:07    263] (I)       localRouteEffort       : 1.00
[03/09 14:21:07    263] (I)       numSitesBlockedByOneVia: 8.00
[03/09 14:21:07    263] (I)       supplyScaleFactorH     : 1.00
[03/09 14:21:07    263] (I)       supplyScaleFactorV     : 1.00
[03/09 14:21:07    263] (I)       highlight3DOverflowFactor: 0.00
[03/09 14:21:07    263] (I)       doubleCutViaModelingRatio: 0.00
[03/09 14:21:07    263] (I)       blockTrack             : 
[03/09 14:21:07    263] (I)       readTROption           : true
[03/09 14:21:07    263] (I)       extraSpacingBothSide   : false
[03/09 14:21:07    263] [NR-eagl] numTracksPerClockWire  : 0
[03/09 14:21:07    263] (I)       routeSelectedNetsOnly  : false
[03/09 14:21:07    263] (I)       before initializing RouteDB syMemory usage = 1141.3 MB
[03/09 14:21:07    263] (I)       starting read tracks
[03/09 14:21:07    263] (I)       build grid graph
[03/09 14:21:07    263] (I)       build grid graph start
[03/09 14:21:07    263] [NR-eagl] Layer1 has no routable track
[03/09 14:21:07    263] [NR-eagl] Layer2 has single uniform track structure
[03/09 14:21:07    263] [NR-eagl] Layer3 has single uniform track structure
[03/09 14:21:07    263] [NR-eagl] Layer4 has single uniform track structure
[03/09 14:21:07    263] [NR-eagl] Layer5 has single uniform track structure
[03/09 14:21:07    263] [NR-eagl] Layer6 has single uniform track structure
[03/09 14:21:07    263] [NR-eagl] Layer7 has single uniform track structure
[03/09 14:21:07    263] [NR-eagl] Layer8 has single uniform track structure
[03/09 14:21:07    263] (I)       build grid graph end
[03/09 14:21:07    263] (I)       Layer1   numNetMinLayer=25582
[03/09 14:21:07    263] (I)       Layer2   numNetMinLayer=0
[03/09 14:21:07    263] (I)       Layer3   numNetMinLayer=0
[03/09 14:21:07    263] (I)       Layer4   numNetMinLayer=0
[03/09 14:21:07    263] (I)       Layer5   numNetMinLayer=0
[03/09 14:21:07    263] (I)       Layer6   numNetMinLayer=0
[03/09 14:21:07    263] (I)       Layer7   numNetMinLayer=0
[03/09 14:21:07    263] (I)       Layer8   numNetMinLayer=0
[03/09 14:21:07    263] (I)       numViaLayers=7
[03/09 14:21:07    263] (I)       end build via table
[03/09 14:21:07    264] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=18303 numBumpBlks=0 numBoundaryFakeBlks=0
[03/09 14:21:07    264] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[03/09 14:21:07    264] (I)       readDataFromPlaceDB
[03/09 14:21:07    264] (I)       Read net information..
[03/09 14:21:07    264] [NR-eagl] Read numTotalNets=25582  numIgnoredNets=3
[03/09 14:21:07    264] (I)       Read testcase time = 0.010 seconds
[03/09 14:21:07    264] 
[03/09 14:21:07    264] (I)       totalPins=88316  totalGlobalPin=83715 (94.79%)
[03/09 14:21:07    264] (I)       Model blockage into capacity
[03/09 14:21:07    264] (I)       Read numBlocks=18303  numPreroutedWires=0  numCapScreens=0
[03/09 14:21:07    264] (I)       blocked area on Layer1 : 0  (0.00%)
[03/09 14:21:07    264] (I)       blocked area on Layer2 : 64844632800  (8.44%)
[03/09 14:21:07    264] (I)       blocked area on Layer3 : 37952200000  (4.94%)
[03/09 14:21:07    264] (I)       blocked area on Layer4 : 299960660000  (39.05%)
[03/09 14:21:07    264] (I)       blocked area on Layer5 : 0  (0.00%)
[03/09 14:21:07    264] (I)       blocked area on Layer6 : 0  (0.00%)
[03/09 14:21:07    264] (I)       blocked area on Layer7 : 0  (0.00%)
[03/09 14:21:07    264] (I)       blocked area on Layer8 : 0  (0.00%)
[03/09 14:21:07    264] (I)       Modeling time = 0.020 seconds
[03/09 14:21:07    264] 
[03/09 14:21:07    264] (I)       Number of ignored nets = 3
[03/09 14:21:07    264] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/09 14:21:07    264] (I)       Number of clock nets = 1.  Ignored: No
[03/09 14:21:07    264] (I)       Number of analog nets = 0.  Ignored: Yes
[03/09 14:21:07    264] (I)       Number of special nets = 0.  Ignored: Yes
[03/09 14:21:07    264] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/09 14:21:07    264] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/09 14:21:07    264] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/09 14:21:07    264] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/09 14:21:07    264] (I)       Number of two pin nets which has pins at the same location = 3.  Ignored: Yes
[03/09 14:21:07    264] [NR-eagl] There are 1 clock nets ( 0 with NDR ).
[03/09 14:21:07    264] (I)       Before initializing earlyGlobalRoute syMemory usage = 1145.4 MB
[03/09 14:21:07    264] (I)       Layer1  viaCost=300.00
[03/09 14:21:07    264] (I)       Layer2  viaCost=100.00
[03/09 14:21:07    264] (I)       Layer3  viaCost=100.00
[03/09 14:21:07    264] (I)       Layer4  viaCost=100.00
[03/09 14:21:07    264] (I)       Layer5  viaCost=100.00
[03/09 14:21:07    264] (I)       Layer6  viaCost=200.00
[03/09 14:21:07    264] (I)       Layer7  viaCost=100.00
[03/09 14:21:07    264] (I)       ---------------------Grid Graph Info--------------------
[03/09 14:21:07    264] (I)       routing area        :  (0, 0) - (877600, 875200)
[03/09 14:21:07    264] (I)       core area           :  (20000, 20000) - (857600, 855200)
[03/09 14:21:07    264] (I)       Site Width          :   400  (dbu)
[03/09 14:21:07    264] (I)       Row Height          :  3600  (dbu)
[03/09 14:21:07    264] (I)       GCell Width         :  3600  (dbu)
[03/09 14:21:07    264] (I)       GCell Height        :  3600  (dbu)
[03/09 14:21:07    264] (I)       grid                :   244   243     8
[03/09 14:21:07    264] (I)       vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/09 14:21:07    264] (I)       horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/09 14:21:07    264] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/09 14:21:07    264] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/09 14:21:07    264] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/09 14:21:07    264] (I)       First Track Coord   :     0   200   400   200   400   200   800  1000
[03/09 14:21:07    264] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/09 14:21:07    264] (I)       Total num of tracks :     0  2194  2187  2194  2187  2194   547   548
[03/09 14:21:07    264] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/09 14:21:07    264] (I)       --------------------------------------------------------
[03/09 14:21:07    264] 
[03/09 14:21:07    264] [NR-eagl] ============ Routing rule table ============
[03/09 14:21:07    264] [NR-eagl] Rule id 0. Nets 25579 
[03/09 14:21:07    264] [NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/09 14:21:07    264] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/09 14:21:07    264] [NR-eagl] ========================================
[03/09 14:21:07    264] [NR-eagl] 
[03/09 14:21:07    264] (I)       After initializing earlyGlobalRoute syMemory usage = 1145.4 MB
[03/09 14:21:07    264] (I)       Loading and dumping file time : 0.20 seconds
[03/09 14:21:07    264] (I)       ============= Initialization =============
[03/09 14:21:07    264] (I)       total 2D Cap : 2626827 = (1165006 H, 1461821 V)
[03/09 14:21:07    264] [NR-eagl] Layer group 1: route 25579 net(s) in layer range [2, 8]
[03/09 14:21:07    264] (I)       ============  Phase 1a Route ============
[03/09 14:21:07    264] (I)       Phase 1a runs 0.07 seconds
[03/09 14:21:07    264] (I)       Usage: 317237 = (138626 H, 178611 V) = (11.90% H, 12.22% V) = (2.495e+05um H, 3.215e+05um V)
[03/09 14:21:07    264] (I)       
[03/09 14:21:07    264] (I)       ============  Phase 1b Route ============
[03/09 14:21:07    264] (I)       Usage: 317237 = (138626 H, 178611 V) = (11.90% H, 12.22% V) = (2.495e+05um H, 3.215e+05um V)
[03/09 14:21:07    264] (I)       
[03/09 14:21:07    264] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.28% V. EstWL: 5.710266e+05um
[03/09 14:21:07    264] (I)       ============  Phase 1c Route ============
[03/09 14:21:07    264] (I)       Usage: 317237 = (138626 H, 178611 V) = (11.90% H, 12.22% V) = (2.495e+05um H, 3.215e+05um V)
[03/09 14:21:07    264] (I)       
[03/09 14:21:07    264] (I)       ============  Phase 1d Route ============
[03/09 14:21:07    264] (I)       Usage: 317237 = (138626 H, 178611 V) = (11.90% H, 12.22% V) = (2.495e+05um H, 3.215e+05um V)
[03/09 14:21:07    264] (I)       
[03/09 14:21:07    264] (I)       ============  Phase 1e Route ============
[03/09 14:21:07    264] (I)       Phase 1e runs 0.00 seconds
[03/09 14:21:07    264] (I)       Usage: 317237 = (138626 H, 178611 V) = (11.90% H, 12.22% V) = (2.495e+05um H, 3.215e+05um V)
[03/09 14:21:07    264] (I)       
[03/09 14:21:07    264] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.28% V. EstWL: 5.710266e+05um
[03/09 14:21:07    264] [NR-eagl] 
[03/09 14:21:07    264] (I)       ============  Phase 1l Route ============
[03/09 14:21:07    264] (I)       dpBasedLA: time=0.08  totalOF=6611  totalVia=174629  totalWL=317235  total(Via+WL)=491864 
[03/09 14:21:07    264] (I)       Total Global Routing Runtime: 0.25 seconds
[03/09 14:21:07    264] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/09 14:21:07    264] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/09 14:21:07    264] (I)       
[03/09 14:21:07    264] [NR-eagl] End Peak syMemory usage = 1145.4 MB
[03/09 14:21:07    264] [NR-eagl] Early Global Router Kernel+IO runtime : 0.47 seconds
[03/09 14:21:07    264] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/09 14:21:07    264] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[03/09 14:21:07    264] 
[03/09 14:21:07    264] ** np local hotspot detection info verbose **
[03/09 14:21:07    264] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[03/09 14:21:07    264] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[03/09 14:21:07    264] 
[03/09 14:21:07    264] #spOpts: N=65 
[03/09 14:21:07    264] Apply auto density screen in post-place stage.
[03/09 14:21:07    264] Auto density screen increases utilization from 0.602 to 0.602
[03/09 14:21:07    264] Auto density screen runtime: cpu = 0:00:00.1 real = 0:00:00.0 mem = 1145.4M
[03/09 14:21:07    264] *** Starting refinePlace (0:04:24 mem=1145.4M) ***
[03/09 14:21:07    264] Total net bbox length = 4.792e+05 (2.046e+05 2.746e+05) (ext = 2.201e+04)
[03/09 14:21:07    264] default core: bins with density >  0.75 = 3.99 % ( 23 / 576 )
[03/09 14:21:07    264] Density distribution unevenness ratio = 7.146%
[03/09 14:21:07    264] RPlace IncrNP: Rollback Lev = -5
[03/09 14:21:07    264] RPlace: Density =0.916667, incremental np is triggered.
[03/09 14:21:07    264] incr SKP is on..., with optDC mode
[03/09 14:21:07    264] tdgpInitIgnoreNetLoadFix on 
[03/09 14:21:08    265] (cpu=0:00:01.2 mem=1145.4M) ***
[03/09 14:21:09    266] *** Build Virtual Sizing Timing Model
[03/09 14:21:09    266] (cpu=0:00:01.5 mem=1145.4M) ***
[03/09 14:21:12    268] Congestion driven padding in post-place stage.
[03/09 14:21:12    268] Congestion driven padding increases utilization from 0.791 to 0.795
[03/09 14:21:12    268] Congestion driven padding runtime: cpu = 0:00:00.3 real = 0:00:00.0 mem = 1192.6M
[03/09 14:22:50    365] default core: bins with density >  0.75 = 6.42 % ( 37 / 576 )
[03/09 14:22:50    365] Density distribution unevenness ratio = 8.458%
[03/09 14:22:50    365] RPlace postIncrNP: Density = 0.916667 -> 0.863333.
[03/09 14:22:50    365] RPlace postIncrNP Info: Density distribution changes:
[03/09 14:22:50    365] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[03/09 14:22:50    365] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[03/09 14:22:50    365] [1.00 - 1.05] :	 0 (0.00%) -> 0 (0.00%)
[03/09 14:22:50    365] [0.95 - 1.00] :	 0 (0.00%) -> 0 (0.00%)
[03/09 14:22:50    365] [0.90 - 0.95] :	 2 (0.35%) -> 0 (0.00%)
[03/09 14:22:50    365] [0.85 - 0.90] :	 2 (0.35%) -> 2 (0.35%)
[03/09 14:22:50    365] [0.80 - 0.85] :	 5 (0.87%) -> 1 (0.17%)
[03/09 14:22:50    365] [CPU] RefinePlace/IncrNP (cpu=0:01:42, real=0:01:43, mem=1289.2MB) @(0:04:24 - 0:06:06).
[03/09 14:22:50    365] Move report: incrNP moves 23365 insts, mean move: 19.74 um, max move: 172.40 um
[03/09 14:22:50    365] 	Max move on inst (psum_mem_instance/FE_OFC1002_n829): (13.20, 195.40) --> (106.40, 116.20)
[03/09 14:22:50    365] Move report: Timing Driven Placement moves 23365 insts, mean move: 19.74 um, max move: 172.40 um
[03/09 14:22:50    365] 	Max move on inst (psum_mem_instance/FE_OFC1002_n829): (13.20, 195.40) --> (106.40, 116.20)
[03/09 14:22:50    365] 	Runtime: CPU: 0:01:42 REAL: 0:01:43 MEM: 1289.2MB
[03/09 14:22:50    365] Starting refinePlace ...
[03/09 14:22:50    366] default core: bins with density >  0.75 = 6.42 % ( 37 / 576 )
[03/09 14:22:50    366] Density distribution unevenness ratio = 8.455%
[03/09 14:22:50    366]   Spread Effort: high, pre-route mode, useDDP on.
[03/09 14:22:50    366] [CPU] RefinePlace/preRPlace (cpu=0:00:00.5, real=0:00:00.0, mem=1289.2MB) @(0:06:06 - 0:06:06).
[03/09 14:22:50    366] Move report: preRPlace moves 3350 insts, mean move: 0.54 um, max move: 4.40 um
[03/09 14:22:50    366] 	Max move on inst (mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U996): (350.00, 197.20) --> (347.40, 199.00)
[03/09 14:22:50    366] 	Length: 28 sites, height: 1 rows, site name: core, cell type: FA1D1
[03/09 14:22:50    366] wireLenOptFixPriorityInst 0 inst fixed
[03/09 14:22:50    366] Placement tweakage begins.
[03/09 14:22:50    366] wire length = 5.576e+05
[03/09 14:22:52    368] wire length = 5.297e+05
[03/09 14:22:52    368] Placement tweakage ends.
[03/09 14:22:52    368] Move report: tweak moves 2237 insts, mean move: 2.66 um, max move: 22.00 um
[03/09 14:22:52    368] 	Max move on inst (psum_mem_instance/FE_OFC1474_n1804): (213.80, 132.40) --> (235.80, 132.40)
[03/09 14:22:52    368] [CPU] RefinePlace/TweakPlacement (cpu=0:00:02.1, real=0:00:02.0, mem=1289.2MB) @(0:06:06 - 0:06:09).
[03/09 14:22:52    368] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 14:22:52    368] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=1289.2MB) @(0:06:09 - 0:06:09).
[03/09 14:22:52    368] Move report: Detail placement moves 4986 insts, mean move: 1.48 um, max move: 22.00 um
[03/09 14:22:52    368] 	Max move on inst (psum_mem_instance/FE_OFC1474_n1804): (213.80, 132.40) --> (235.80, 132.40)
[03/09 14:22:52    368] 	Runtime: CPU: 0:00:02.9 REAL: 0:00:02.0 MEM: 1289.2MB
[03/09 14:22:52    368] Statistics of distance of Instance movement in refine placement:
[03/09 14:22:52    368]   maximum (X+Y) =       172.40 um
[03/09 14:22:52    368]   inst (psum_mem_instance/FE_OFC1002_n829) with max move: (13.2, 195.4) -> (106.4, 116.2)
[03/09 14:22:52    368]   mean    (X+Y) =        19.76 um
[03/09 14:22:52    368] Total instances flipped for WireLenOpt: 1409
[03/09 14:22:52    368] Total instances flipped, including legalization: 4
[03/09 14:22:52    368] Summary Report:
[03/09 14:22:52    368] Instances move: 23363 (out of 23374 movable)
[03/09 14:22:52    368] Mean displacement: 19.76 um
[03/09 14:22:52    368] Max displacement: 172.40 um (Instance: psum_mem_instance/FE_OFC1002_n829) (13.2, 195.4) -> (106.4, 116.2)
[03/09 14:22:52    368] 	Length: 7 sites, height: 1 rows, site name: core, cell type: CKND4
[03/09 14:22:52    368] Total instances moved : 23363
[03/09 14:22:52    368] Total net bbox length = 4.229e+05 (1.783e+05 2.446e+05) (ext = 1.736e+04)
[03/09 14:22:52    368] Runtime: CPU: 0:01:44 REAL: 0:01:45 MEM: 1289.2MB
[03/09 14:22:52    368] [CPU] RefinePlace/total (cpu=0:01:44, real=0:01:45, mem=1289.2MB) @(0:04:24 - 0:06:09).
[03/09 14:22:52    368] *** Finished refinePlace (0:06:09 mem=1289.2M) ***
[03/09 14:22:52    368] #spOpts: N=65 
[03/09 14:22:52    368] default core: bins with density >  0.75 = 6.25 % ( 36 / 576 )
[03/09 14:22:52    368] Density distribution unevenness ratio = 8.441%
[03/09 14:22:52    369] Trial Route Overflow 0(H) 0(V)
[03/09 14:22:53    369] Starting congestion repair ...
[03/09 14:22:53    369] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[03/09 14:22:53    369] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/09 14:22:53    369] (I)       Reading DB...
[03/09 14:22:53    369] (I)       congestionReportName   : 
[03/09 14:22:53    369] (I)       buildTerm2TermWires    : 1
[03/09 14:22:53    369] (I)       doTrackAssignment      : 1
[03/09 14:22:53    369] (I)       dumpBookshelfFiles     : 0
[03/09 14:22:53    369] (I)       numThreads             : 1
[03/09 14:22:53    369] [NR-eagl] honorMsvRouteConstraint: false
[03/09 14:22:53    369] (I)       honorPin               : false
[03/09 14:22:53    369] (I)       honorPinGuide          : true
[03/09 14:22:53    369] (I)       honorPartition         : false
[03/09 14:22:53    369] (I)       allowPartitionCrossover: false
[03/09 14:22:53    369] (I)       honorSingleEntry       : true
[03/09 14:22:53    369] (I)       honorSingleEntryStrong : true
[03/09 14:22:53    369] (I)       handleViaSpacingRule   : false
[03/09 14:22:53    369] (I)       PDConstraint           : none
[03/09 14:22:53    369] (I)       expBetterNDRHandling   : false
[03/09 14:22:53    369] [NR-eagl] honorClockSpecNDR      : 0
[03/09 14:22:53    369] (I)       routingEffortLevel     : 3
[03/09 14:22:53    369] [NR-eagl] minRouteLayer          : 2
[03/09 14:22:53    369] [NR-eagl] maxRouteLayer          : 2147483647
[03/09 14:22:53    369] (I)       numRowsPerGCell        : 1
[03/09 14:22:53    369] (I)       speedUpLargeDesign     : 0
[03/09 14:22:53    369] (I)       speedUpBlkViolationClean: 0
[03/09 14:22:53    369] (I)       multiThreadingTA       : 0
[03/09 14:22:53    369] (I)       blockedPinEscape       : 1
[03/09 14:22:53    369] (I)       blkAwareLayerSwitching : 0
[03/09 14:22:53    369] (I)       betterClockWireModeling: 1
[03/09 14:22:53    369] (I)       punchThroughDistance   : 500.00
[03/09 14:22:53    369] (I)       scenicBound            : 1.15
[03/09 14:22:53    369] (I)       maxScenicToAvoidBlk    : 100.00
[03/09 14:22:53    369] (I)       source-to-sink ratio   : 0.00
[03/09 14:22:53    369] (I)       targetCongestionRatioH : 1.00
[03/09 14:22:53    369] (I)       targetCongestionRatioV : 1.00
[03/09 14:22:53    369] (I)       layerCongestionRatio   : 0.70
[03/09 14:22:53    369] (I)       m1CongestionRatio      : 0.10
[03/09 14:22:53    369] (I)       m2m3CongestionRatio    : 0.70
[03/09 14:22:53    369] (I)       localRouteEffort       : 1.00
[03/09 14:22:53    369] (I)       numSitesBlockedByOneVia: 8.00
[03/09 14:22:53    369] (I)       supplyScaleFactorH     : 1.00
[03/09 14:22:53    369] (I)       supplyScaleFactorV     : 1.00
[03/09 14:22:53    369] (I)       highlight3DOverflowFactor: 0.00
[03/09 14:22:53    369] (I)       doubleCutViaModelingRatio: 0.00
[03/09 14:22:53    369] (I)       blockTrack             : 
[03/09 14:22:53    369] (I)       readTROption           : true
[03/09 14:22:53    369] (I)       extraSpacingBothSide   : false
[03/09 14:22:53    369] [NR-eagl] numTracksPerClockWire  : 0
[03/09 14:22:53    369] (I)       routeSelectedNetsOnly  : false
[03/09 14:22:53    369] (I)       before initializing RouteDB syMemory usage = 1289.2 MB
[03/09 14:22:53    369] (I)       starting read tracks
[03/09 14:22:53    369] (I)       build grid graph
[03/09 14:22:53    369] (I)       build grid graph start
[03/09 14:22:53    369] [NR-eagl] Layer1 has no routable track
[03/09 14:22:53    369] [NR-eagl] Layer2 has single uniform track structure
[03/09 14:22:53    369] [NR-eagl] Layer3 has single uniform track structure
[03/09 14:22:53    369] [NR-eagl] Layer4 has single uniform track structure
[03/09 14:22:53    369] [NR-eagl] Layer5 has single uniform track structure
[03/09 14:22:53    369] [NR-eagl] Layer6 has single uniform track structure
[03/09 14:22:53    369] [NR-eagl] Layer7 has single uniform track structure
[03/09 14:22:53    369] [NR-eagl] Layer8 has single uniform track structure
[03/09 14:22:53    369] (I)       build grid graph end
[03/09 14:22:53    369] (I)       Layer1   numNetMinLayer=25582
[03/09 14:22:53    369] (I)       Layer2   numNetMinLayer=0
[03/09 14:22:53    369] (I)       Layer3   numNetMinLayer=0
[03/09 14:22:53    369] (I)       Layer4   numNetMinLayer=0
[03/09 14:22:53    369] (I)       Layer5   numNetMinLayer=0
[03/09 14:22:53    369] (I)       Layer6   numNetMinLayer=0
[03/09 14:22:53    369] (I)       Layer7   numNetMinLayer=0
[03/09 14:22:53    369] (I)       Layer8   numNetMinLayer=0
[03/09 14:22:53    369] (I)       numViaLayers=7
[03/09 14:22:53    369] (I)       end build via table
[03/09 14:22:53    369] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=18303 numBumpBlks=0 numBoundaryFakeBlks=0
[03/09 14:22:53    369] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[03/09 14:22:53    369] (I)       readDataFromPlaceDB
[03/09 14:22:53    369] (I)       Read net information..
[03/09 14:22:53    369] [NR-eagl] Read numTotalNets=25582  numIgnoredNets=0
[03/09 14:22:53    369] (I)       Read testcase time = 0.010 seconds
[03/09 14:22:53    369] 
[03/09 14:22:53    369] (I)       totalPins=88322  totalGlobalPin=86994 (98.50%)
[03/09 14:22:53    369] (I)       Model blockage into capacity
[03/09 14:22:53    369] (I)       Read numBlocks=18303  numPreroutedWires=0  numCapScreens=0
[03/09 14:22:53    369] (I)       blocked area on Layer1 : 0  (0.00%)
[03/09 14:22:53    369] (I)       blocked area on Layer2 : 64844632800  (8.44%)
[03/09 14:22:53    369] (I)       blocked area on Layer3 : 37952200000  (4.94%)
[03/09 14:22:53    369] (I)       blocked area on Layer4 : 299960660000  (39.05%)
[03/09 14:22:53    369] (I)       blocked area on Layer5 : 0  (0.00%)
[03/09 14:22:53    369] (I)       blocked area on Layer6 : 0  (0.00%)
[03/09 14:22:53    369] (I)       blocked area on Layer7 : 0  (0.00%)
[03/09 14:22:53    369] (I)       blocked area on Layer8 : 0  (0.00%)
[03/09 14:22:53    369] (I)       Modeling time = 0.020 seconds
[03/09 14:22:53    369] 
[03/09 14:22:53    369] (I)       Number of ignored nets = 0
[03/09 14:22:53    369] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/09 14:22:53    369] (I)       Number of clock nets = 1.  Ignored: No
[03/09 14:22:53    369] (I)       Number of analog nets = 0.  Ignored: Yes
[03/09 14:22:53    369] (I)       Number of special nets = 0.  Ignored: Yes
[03/09 14:22:53    369] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/09 14:22:53    369] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/09 14:22:53    369] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/09 14:22:53    369] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/09 14:22:53    369] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/09 14:22:53    369] [NR-eagl] There are 1 clock nets ( 0 with NDR ).
[03/09 14:22:53    369] (I)       Before initializing earlyGlobalRoute syMemory usage = 1289.2 MB
[03/09 14:22:53    369] (I)       Layer1  viaCost=300.00
[03/09 14:22:53    369] (I)       Layer2  viaCost=100.00
[03/09 14:22:53    369] (I)       Layer3  viaCost=100.00
[03/09 14:22:53    369] (I)       Layer4  viaCost=100.00
[03/09 14:22:53    369] (I)       Layer5  viaCost=100.00
[03/09 14:22:53    369] (I)       Layer6  viaCost=200.00
[03/09 14:22:53    369] (I)       Layer7  viaCost=100.00
[03/09 14:22:53    369] (I)       ---------------------Grid Graph Info--------------------
[03/09 14:22:53    369] (I)       routing area        :  (0, 0) - (877600, 875200)
[03/09 14:22:53    369] (I)       core area           :  (20000, 20000) - (857600, 855200)
[03/09 14:22:53    369] (I)       Site Width          :   400  (dbu)
[03/09 14:22:53    369] (I)       Row Height          :  3600  (dbu)
[03/09 14:22:53    369] (I)       GCell Width         :  3600  (dbu)
[03/09 14:22:53    369] (I)       GCell Height        :  3600  (dbu)
[03/09 14:22:53    369] (I)       grid                :   244   243     8
[03/09 14:22:53    369] (I)       vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/09 14:22:53    369] (I)       horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/09 14:22:53    369] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/09 14:22:53    369] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/09 14:22:53    369] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/09 14:22:53    369] (I)       First Track Coord   :     0   200   400   200   400   200   800  1000
[03/09 14:22:53    369] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/09 14:22:53    369] (I)       Total num of tracks :     0  2194  2187  2194  2187  2194   547   548
[03/09 14:22:53    369] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/09 14:22:53    369] (I)       --------------------------------------------------------
[03/09 14:22:53    369] 
[03/09 14:22:53    369] [NR-eagl] ============ Routing rule table ============
[03/09 14:22:53    369] [NR-eagl] Rule id 0. Nets 25582 
[03/09 14:22:53    369] [NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/09 14:22:53    369] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/09 14:22:53    369] [NR-eagl] ========================================
[03/09 14:22:53    369] [NR-eagl] 
[03/09 14:22:53    369] (I)       After initializing earlyGlobalRoute syMemory usage = 1289.2 MB
[03/09 14:22:53    369] (I)       Loading and dumping file time : 0.18 seconds
[03/09 14:22:53    369] (I)       ============= Initialization =============
[03/09 14:22:53    369] (I)       total 2D Cap : 2626827 = (1165006 H, 1461821 V)
[03/09 14:22:53    369] [NR-eagl] Layer group 1: route 25582 net(s) in layer range [2, 8]
[03/09 14:22:53    369] (I)       ============  Phase 1a Route ============
[03/09 14:22:53    369] (I)       Phase 1a runs 0.08 seconds
[03/09 14:22:53    369] (I)       Usage: 284895 = (123526 H, 161369 V) = (10.60% H, 11.04% V) = (2.223e+05um H, 2.905e+05um V)
[03/09 14:22:53    369] (I)       
[03/09 14:22:53    369] (I)       ============  Phase 1b Route ============
[03/09 14:22:53    369] (I)       Usage: 284895 = (123526 H, 161369 V) = (10.60% H, 11.04% V) = (2.223e+05um H, 2.905e+05um V)
[03/09 14:22:53    369] (I)       
[03/09 14:22:53    369] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.03% V. EstWL: 5.128110e+05um
[03/09 14:22:53    369] (I)       ============  Phase 1c Route ============
[03/09 14:22:53    369] (I)       Usage: 284895 = (123526 H, 161369 V) = (10.60% H, 11.04% V) = (2.223e+05um H, 2.905e+05um V)
[03/09 14:22:53    369] (I)       
[03/09 14:22:53    369] (I)       ============  Phase 1d Route ============
[03/09 14:22:53    369] (I)       Usage: 284895 = (123526 H, 161369 V) = (10.60% H, 11.04% V) = (2.223e+05um H, 2.905e+05um V)
[03/09 14:22:53    369] (I)       
[03/09 14:22:53    369] (I)       ============  Phase 1e Route ============
[03/09 14:22:53    369] (I)       Phase 1e runs 0.00 seconds
[03/09 14:22:53    369] (I)       Usage: 284895 = (123526 H, 161369 V) = (10.60% H, 11.04% V) = (2.223e+05um H, 2.905e+05um V)
[03/09 14:22:53    369] (I)       
[03/09 14:22:53    369] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.03% V. EstWL: 5.128110e+05um
[03/09 14:22:53    369] [NR-eagl] 
[03/09 14:22:53    369] (I)       ============  Phase 1l Route ============
[03/09 14:22:53    369] (I)       dpBasedLA: time=0.07  totalOF=2999  totalVia=173344  totalWL=284883  total(Via+WL)=458227 
[03/09 14:22:53    369] (I)       Total Global Routing Runtime: 0.23 seconds
[03/09 14:22:53    369] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/09 14:22:53    369] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/09 14:22:53    369] (I)       
[03/09 14:22:53    369] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/09 14:22:53    369] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[03/09 14:22:53    369] 
[03/09 14:22:53    369] ** np local hotspot detection info verbose **
[03/09 14:22:53    369] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[03/09 14:22:53    369] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[03/09 14:22:53    369] 
[03/09 14:22:53    369] describeCongestion: hCong = 0.00 vCong = 0.00
[03/09 14:22:53    369] Skipped repairing congestion.
[03/09 14:22:53    369] (I)       ============= track Assignment ============
[03/09 14:22:53    369] (I)       extract Global 3D Wires
[03/09 14:22:53    369] (I)       Extract Global WL : time=0.01
[03/09 14:22:53    369] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/09 14:22:53    369] (I)       Initialization real time=0.01 seconds
[03/09 14:22:53    369] (I)       Kernel real time=0.30 seconds
[03/09 14:22:53    369] (I)       End Greedy Track Assignment
[03/09 14:22:53    369] [NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 88079
[03/09 14:22:53    369] [NR-eagl] Layer2(M2)(V) length: 1.951790e+05um, number of vias: 131104
[03/09 14:22:53    369] [NR-eagl] Layer3(M3)(H) length: 2.060756e+05um, number of vias: 7554
[03/09 14:22:53    369] [NR-eagl] Layer4(M4)(V) length: 7.032732e+04um, number of vias: 3414
[03/09 14:22:53    369] [NR-eagl] Layer5(M5)(H) length: 2.493681e+04um, number of vias: 2311
[03/09 14:22:53    369] [NR-eagl] Layer6(M6)(V) length: 3.329228e+04um, number of vias: 4
[03/09 14:22:53    369] [NR-eagl] Layer7(M7)(H) length: 1.200000e+00um, number of vias: 0
[03/09 14:22:53    369] [NR-eagl] Layer8(M8)(V) length: 0.000000e+00um, number of vias: 0
[03/09 14:22:53    369] [NR-eagl] Total length: 5.298122e+05um, number of vias: 232466
[03/09 14:22:54    370] End of congRepair (cpu=0:00:01.1, real=0:00:01.0)
[03/09 14:22:54    370] Start to check current routing status for nets...
[03/09 14:22:54    370] Using hname+ instead name for net compare
[03/09 14:22:54    370] All nets are already routed correctly.
[03/09 14:22:54    370] End to check current routing status for nets (mem=1156.4M)
[03/09 14:22:54    370] Extraction called for design 'core' of instances=23374 and nets=25839 using extraction engine 'preRoute' .
[03/09 14:22:54    370] PreRoute RC Extraction called for design core.
[03/09 14:22:54    370] RC Extraction called in multi-corner(2) mode.
[03/09 14:22:54    370] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/09 14:22:54    370] RCMode: PreRoute
[03/09 14:22:54    370]       RC Corner Indexes            0       1   
[03/09 14:22:54    370] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/09 14:22:54    370] Resistance Scaling Factor    : 1.00000 1.00000 
[03/09 14:22:54    370] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/09 14:22:54    370] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/09 14:22:54    370] Shrink Factor                : 1.00000
[03/09 14:22:54    370] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/09 14:22:54    370] Using capacitance table file ...
[03/09 14:22:54    370] Updating RC grid for preRoute extraction ...
[03/09 14:22:54    370] Initializing multi-corner capacitance tables ... 
[03/09 14:22:54    370] Initializing multi-corner resistance tables ...
[03/09 14:22:54    370] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1156.418M)
[03/09 14:22:55    371] Compute RC Scale Done ...
[03/09 14:22:55    371] **optDesign ... cpu = 0:04:51, real = 0:04:52, mem = 1149.8M, totSessionCpu=0:06:11 **
[03/09 14:22:55    371] #################################################################################
[03/09 14:22:55    371] # Design Stage: PreRoute
[03/09 14:22:55    371] # Design Name: core
[03/09 14:22:55    371] # Design Mode: 65nm
[03/09 14:22:55    371] # Analysis Mode: MMMC Non-OCV 
[03/09 14:22:55    371] # Parasitics Mode: No SPEF/RCDB
[03/09 14:22:55    371] # Signoff Settings: SI Off 
[03/09 14:22:55    371] #################################################################################
[03/09 14:22:55    372] AAE_INFO: 1 threads acquired from CTE.
[03/09 14:22:55    372] Calculate delays in BcWc mode...
[03/09 14:22:56    372] Topological Sorting (CPU = 0:00:00.0, MEM = 1157.1M, InitMEM = 1153.5M)
[03/09 14:22:59    375] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/09 14:22:59    375] End delay calculation. (MEM=1230.81 CPU=0:00:03.0 REAL=0:00:03.0)
[03/09 14:22:59    375] *** CDM Built up (cpu=0:00:03.9  real=0:00:04.0  mem= 1230.8M) ***
[03/09 14:22:59    375] *** Timing NOT met, worst failing slack is -1.412
[03/09 14:22:59    375] *** Check timing (0:00:04.4)
[03/09 14:22:59    375] **INFO: Num dontuse cells 97, Num usable cells 843
[03/09 14:22:59    375] optDesignOneStep: Leakage Power Flow
[03/09 14:22:59    375] **INFO: Num dontuse cells 97, Num usable cells 843
[03/09 14:22:59    375] Begin: GigaOpt Optimization in TNS mode
[03/09 14:22:59    375] Effort level <high> specified for reg2reg path_group
[03/09 14:23:01    377] Info: 1 clock net  excluded from IPO operation.
[03/09 14:23:01    377] PhyDesignGrid: maxLocalDensity 0.95
[03/09 14:23:01    377] #spOpts: N=65 
[03/09 14:23:01    377] Core basic site is core
[03/09 14:23:01    377] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/09 14:23:04    380] *info: 1 clock net excluded
[03/09 14:23:04    380] *info: 2 special nets excluded.
[03/09 14:23:04    380] *info: 257 no-driver nets excluded.
[03/09 14:23:05    381] ** GigaOpt Optimizer WNS Slack -1.412 TNS Slack -1401.327 Density 60.23
[03/09 14:23:05    381] Optimizer TNS Opt
[03/09 14:23:05    381] Active Path Group: reg2reg  
[03/09 14:23:05    381] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 14:23:05    381] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/09 14:23:05    381] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 14:23:05    381] |  -1.412|   -1.412|-1396.507|-1401.327|    60.23%|   0:00:00.0| 1329.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_8_/D    |
[03/09 14:23:05    381] |  -1.376|   -1.376|-1392.288|-1397.108|    60.23%|   0:00:00.0| 1329.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_15_/D   |
[03/09 14:23:06    382] |  -1.341|   -1.341|-1385.975|-1390.795|    60.24%|   0:00:01.0| 1329.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_15_/D   |
[03/09 14:23:06    382] |  -1.326|   -1.326|-1368.991|-1373.811|    60.24%|   0:00:00.0| 1329.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_14_/D   |
[03/09 14:23:06    382] |  -1.317|   -1.317|-1362.078|-1366.898|    60.24%|   0:00:00.0| 1329.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_14_/D   |
[03/09 14:23:07    383] |  -1.311|   -1.311|-1352.380|-1357.200|    60.24%|   0:00:01.0| 1329.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_14_/D   |
[03/09 14:23:07    383] |  -1.287|   -1.287|-1347.940|-1352.760|    60.24%|   0:00:00.0| 1329.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_14_/D   |
[03/09 14:23:07    383] |  -1.263|   -1.263|-1331.368|-1336.187|    60.25%|   0:00:00.0| 1329.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_12_/D   |
[03/09 14:23:08    384] |  -1.258|   -1.258|-1315.808|-1320.628|    60.26%|   0:00:01.0| 1329.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_12_/D   |
[03/09 14:23:08    384] |  -1.241|   -1.241|-1308.772|-1313.592|    60.27%|   0:00:00.0| 1329.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_12_/D   |
[03/09 14:23:09    385] |  -1.240|   -1.240|-1291.547|-1296.366|    60.28%|   0:00:01.0| 1329.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_13_/D   |
[03/09 14:23:09    385] |  -1.226|   -1.226|-1285.030|-1289.850|    60.29%|   0:00:00.0| 1329.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_16_/D   |
[03/09 14:23:10    386] |  -1.221|   -1.221|-1273.186|-1278.005|    60.29%|   0:00:01.0| 1329.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_16_/D   |
[03/09 14:23:10    386] |  -1.214|   -1.214|-1270.210|-1275.030|    60.30%|   0:00:00.0| 1329.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_16_/D   |
[03/09 14:23:10    386] |  -1.198|   -1.198|-1257.195|-1262.015|    60.30%|   0:00:00.0| 1329.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_16_/D   |
[03/09 14:23:11    387] |  -1.191|   -1.191|-1250.658|-1255.478|    60.31%|   0:00:01.0| 1329.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_19_/D   |
[03/09 14:23:11    387] |  -1.184|   -1.184|-1241.675|-1246.495|    60.32%|   0:00:00.0| 1329.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_13_/D   |
[03/09 14:23:12    388] |  -1.171|   -1.171|-1230.962|-1235.782|    60.33%|   0:00:01.0| 1329.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_11_/D   |
[03/09 14:23:12    389] |  -1.161|   -1.161|-1225.144|-1229.964|    60.34%|   0:00:00.0| 1329.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_19_/D   |
[03/09 14:23:13    389] |  -1.161|   -1.161|-1218.219|-1223.039|    60.35%|   0:00:01.0| 1329.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_12_/D   |
[03/09 14:23:13    389] |  -1.161|   -1.161|-1217.310|-1222.129|    60.35%|   0:00:00.0| 1329.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_12_/D   |
[03/09 14:23:13    389] |  -1.157|   -1.157|-1214.976|-1219.795|    60.36%|   0:00:00.0| 1329.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_12_/D   |
[03/09 14:23:14    390] |  -1.157|   -1.157|-1212.115|-1216.935|    60.37%|   0:00:01.0| 1329.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_12_/D   |
[03/09 14:23:14    390] |  -1.151|   -1.151|-1210.473|-1215.293|    60.38%|   0:00:00.0| 1329.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_16_/D   |
[03/09 14:23:14    390] |  -1.148|   -1.148|-1205.671|-1210.491|    60.39%|   0:00:00.0| 1329.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_17_/D   |
[03/09 14:23:15    391] |  -1.148|   -1.148|-1203.797|-1208.616|    60.39%|   0:00:01.0| 1329.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_17_/D   |
[03/09 14:23:15    391] |  -1.148|   -1.148|-1203.775|-1208.594|    60.39%|   0:00:00.0| 1329.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_17_/D   |
[03/09 14:23:15    391] |  -1.141|   -1.141|-1202.465|-1207.285|    60.40%|   0:00:00.0| 1329.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_13_/D   |
[03/09 14:23:15    391] |  -1.141|   -1.141|-1199.742|-1204.562|    60.41%|   0:00:00.0| 1329.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_13_/D   |
[03/09 14:23:15    391] |  -1.141|   -1.141|-1199.481|-1204.301|    60.41%|   0:00:00.0| 1329.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_13_/D   |
[03/09 14:23:16    392] |  -1.136|   -1.136|-1196.135|-1200.955|    60.43%|   0:00:01.0| 1329.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_16_/D   |
[03/09 14:23:16    392] |  -1.136|   -1.136|-1193.288|-1198.108|    60.44%|   0:00:00.0| 1329.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_16_/D   |
[03/09 14:23:16    392] |  -1.136|   -1.136|-1193.238|-1198.057|    60.44%|   0:00:00.0| 1329.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_16_/D   |
[03/09 14:23:16    392] |  -1.128|   -1.128|-1192.183|-1197.003|    60.46%|   0:00:00.0| 1329.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_15_/D   |
[03/09 14:23:17    393] |  -1.127|   -1.127|-1188.876|-1193.696|    60.47%|   0:00:01.0| 1329.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_16_/D   |
[03/09 14:23:17    393] |  -1.127|   -1.127|-1187.658|-1192.478|    60.47%|   0:00:00.0| 1329.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_16_/D   |
[03/09 14:23:17    393] |  -1.124|   -1.124|-1186.877|-1191.697|    60.50%|   0:00:00.0| 1329.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_16_/D   |
[03/09 14:23:18    394] |  -1.124|   -1.124|-1184.077|-1188.897|    60.50%|   0:00:01.0| 1329.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_16_/D   |
[03/09 14:23:18    394] |  -1.123|   -1.123|-1183.852|-1188.672|    60.50%|   0:00:00.0| 1329.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_16_/D   |
[03/09 14:23:18    394] |  -1.123|   -1.123|-1183.700|-1188.520|    60.51%|   0:00:00.0| 1329.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_16_/D   |
[03/09 14:23:18    394] |  -1.120|   -1.120|-1183.117|-1187.937|    60.51%|   0:00:00.0| 1329.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_17_/D   |
[03/09 14:23:18    394] |  -1.120|   -1.120|-1180.375|-1185.195|    60.51%|   0:00:00.0| 1329.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_17_/D   |
[03/09 14:23:18    394] |  -1.120|   -1.120|-1180.348|-1185.168|    60.52%|   0:00:00.0| 1329.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_17_/D   |
[03/09 14:23:18    394] |  -1.116|   -1.116|-1179.852|-1184.672|    60.52%|   0:00:00.0| 1329.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_17_/D   |
[03/09 14:23:19    395] |  -1.116|   -1.116|-1178.160|-1182.979|    60.53%|   0:00:01.0| 1329.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_12_/D   |
[03/09 14:23:19    395] |  -1.116|   -1.116|-1177.901|-1182.721|    60.53%|   0:00:00.0| 1329.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_12_/D   |
[03/09 14:23:19    395] |  -1.115|   -1.115|-1175.974|-1180.794|    60.54%|   0:00:00.0| 1329.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_16_/D   |
[03/09 14:23:19    395] |  -1.115|   -1.115|-1174.661|-1179.481|    60.54%|   0:00:00.0| 1329.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_16_/D   |
[03/09 14:23:19    395] |  -1.115|   -1.115|-1174.622|-1179.441|    60.54%|   0:00:00.0| 1329.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_16_/D   |
[03/09 14:23:19    395] |  -1.111|   -1.111|-1170.751|-1175.571|    60.55%|   0:00:00.0| 1329.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_18_/D   |
[03/09 14:23:20    396] |  -1.111|   -1.111|-1168.532|-1173.352|    60.57%|   0:00:01.0| 1329.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_18_/D   |
[03/09 14:23:20    396] |  -1.111|   -1.111|-1168.211|-1173.030|    60.57%|   0:00:00.0| 1329.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_18_/D   |
[03/09 14:23:20    396] |  -1.102|   -1.102|-1166.711|-1171.530|    60.58%|   0:00:00.0| 1329.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_16_/D   |
[03/09 14:23:21    397] |  -1.102|   -1.102|-1162.793|-1167.613|    60.60%|   0:00:01.0| 1329.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_16_/D   |
[03/09 14:23:22    398] |  -1.098|   -1.098|-1161.325|-1166.145|    60.62%|   0:00:01.0| 1329.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_16_/D   |
[03/09 14:23:22    398] |  -1.097|   -1.097|-1157.776|-1162.596|    60.64%|   0:00:00.0| 1329.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_17_/D   |
[03/09 14:23:22    398] |  -1.097|   -1.097|-1156.869|-1161.689|    60.64%|   0:00:00.0| 1329.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_17_/D   |
[03/09 14:23:23    399] |  -1.097|   -1.097|-1156.129|-1160.949|    60.65%|   0:00:01.0| 1329.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_17_/D   |
[03/09 14:23:23    399] |  -1.091|   -1.091|-1155.179|-1159.999|    60.68%|   0:00:00.0| 1329.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_17_/D   |
[03/09 14:23:24    400] |  -1.092|   -1.092|-1152.931|-1157.751|    60.69%|   0:00:01.0| 1329.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_17_/D   |
[03/09 14:23:24    400] |  -1.092|   -1.092|-1152.571|-1157.391|    60.71%|   0:00:00.0| 1329.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_17_/D   |
[03/09 14:23:24    400] |  -1.088|   -1.088|-1152.357|-1157.177|    60.71%|   0:00:00.0| 1329.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_17_/D   |
[03/09 14:23:24    401] |  -1.088|   -1.088|-1151.386|-1156.205|    60.71%|   0:00:00.0| 1329.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_17_/D   |
[03/09 14:23:24    401] |  -1.088|   -1.088|-1151.352|-1156.172|    60.71%|   0:00:00.0| 1329.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_17_/D   |
[03/09 14:23:25    401] |  -1.085|   -1.085|-1150.753|-1155.573|    60.72%|   0:00:01.0| 1329.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_14_/D   |
[03/09 14:23:25    401] |  -1.085|   -1.085|-1149.954|-1154.774|    60.73%|   0:00:00.0| 1329.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_14_/D   |
[03/09 14:23:25    401] |  -1.084|   -1.084|-1148.827|-1153.647|    60.73%|   0:00:00.0| 1329.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_16_/D   |
[03/09 14:23:25    401] |  -1.084|   -1.084|-1147.697|-1152.517|    60.74%|   0:00:00.0| 1329.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_16_/D   |
[03/09 14:23:26    402] |  -1.084|   -1.084|-1146.153|-1150.973|    60.75%|   0:00:01.0| 1329.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_16_/D   |
[03/09 14:23:26    402] |  -1.082|   -1.082|-1145.835|-1150.655|    60.75%|   0:00:00.0| 1329.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_18_/D   |
[03/09 14:23:26    402] |  -1.082|   -1.082|-1145.434|-1150.254|    60.76%|   0:00:00.0| 1329.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_18_/D   |
[03/09 14:23:26    402] |  -1.080|   -1.080|-1144.067|-1148.887|    60.77%|   0:00:00.0| 1329.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_15_/D   |
[03/09 14:23:27    403] |  -1.080|   -1.080|-1143.347|-1148.167|    60.78%|   0:00:01.0| 1329.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_15_/D   |
[03/09 14:23:27    403] |  -1.077|   -1.077|-1141.086|-1145.906|    60.80%|   0:00:00.0| 1329.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_16_/D   |
[03/09 14:23:27    404] |  -1.077|   -1.077|-1139.850|-1144.670|    60.82%|   0:00:00.0| 1329.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_16_/D   |
[03/09 14:23:28    404] |  -1.076|   -1.076|-1138.966|-1143.786|    60.84%|   0:00:01.0| 1329.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_16_/D   |
[03/09 14:23:28    404] |  -1.076|   -1.076|-1138.650|-1143.469|    60.84%|   0:00:00.0| 1329.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_16_/D   |
[03/09 14:23:28    404] |  -1.074|   -1.074|-1137.224|-1142.044|    60.85%|   0:00:00.0| 1329.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_17_/D   |
[03/09 14:23:29    405] |  -1.074|   -1.074|-1135.176|-1139.996|    60.86%|   0:00:01.0| 1329.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_17_/D   |
[03/09 14:23:29    405] |  -1.074|   -1.074|-1135.018|-1139.838|    60.86%|   0:00:00.0| 1329.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_17_/D   |
[03/09 14:23:29    405] |  -1.072|   -1.072|-1134.450|-1139.270|    60.87%|   0:00:00.0| 1314.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_18_/D   |
[03/09 14:23:29    405] |  -1.072|   -1.072|-1132.866|-1137.686|    60.88%|   0:00:00.0| 1314.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_18_/D   |
[03/09 14:23:29    406] |  -1.069|   -1.069|-1131.878|-1136.698|    60.90%|   0:00:00.0| 1314.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_12_/D   |
[03/09 14:23:30    406] |  -1.069|   -1.069|-1130.469|-1135.289|    60.91%|   0:00:01.0| 1314.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_12_/D   |
[03/09 14:23:30    406] |  -1.064|   -1.064|-1129.488|-1134.308|    60.93%|   0:00:00.0| 1314.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_13_/D   |
[03/09 14:23:31    407] |  -1.063|   -1.063|-1125.270|-1130.090|    60.95%|   0:00:01.0| 1314.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_16_/D   |
[03/09 14:23:31    407] |  -1.063|   -1.063|-1125.189|-1130.009|    60.95%|   0:00:00.0| 1314.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_16_/D   |
[03/09 14:23:32    408] |  -1.063|   -1.063|-1124.577|-1129.397|    60.95%|   0:00:01.0| 1314.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_16_/D   |
[03/09 14:23:32    408] |  -1.062|   -1.062|-1123.958|-1128.778|    60.97%|   0:00:00.0| 1314.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_16_/D   |
[03/09 14:23:32    408] |  -1.062|   -1.062|-1123.030|-1127.849|    60.98%|   0:00:00.0| 1314.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_16_/D   |
[03/09 14:23:32    408] |  -1.062|   -1.062|-1122.941|-1127.761|    60.98%|   0:00:00.0| 1314.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_16_/D   |
[03/09 14:23:33    409] |  -1.060|   -1.060|-1122.099|-1126.919|    61.00%|   0:00:01.0| 1314.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_16_/D   |
[03/09 14:23:33    409] |  -1.058|   -1.058|-1120.275|-1125.095|    61.02%|   0:00:00.0| 1315.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
[03/09 14:23:34    410] |  -1.058|   -1.058|-1119.545|-1124.365|    61.04%|   0:00:01.0| 1315.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
[03/09 14:23:34    410] |  -1.056|   -1.056|-1119.189|-1124.009|    61.07%|   0:00:00.0| 1315.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_16_/D   |
[03/09 14:23:35    411] |  -1.056|   -1.056|-1118.690|-1123.510|    61.09%|   0:00:01.0| 1315.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_15_/D   |
[03/09 14:23:36    412] |  -1.056|   -1.056|-1117.558|-1122.378|    61.11%|   0:00:01.0| 1315.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_16_/D   |
[03/09 14:23:36    412] |  -1.056|   -1.056|-1116.206|-1121.026|    61.13%|   0:00:00.0| 1315.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_16_/D   |
[03/09 14:23:36    412] |  -1.056|   -1.056|-1116.201|-1121.021|    61.13%|   0:00:00.0| 1315.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_16_/D   |
[03/09 14:23:36    413] |  -1.055|   -1.055|-1116.120|-1120.940|    61.14%|   0:00:00.0| 1315.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_16_/D   |
[03/09 14:23:37    413] |  -1.055|   -1.055|-1115.638|-1120.458|    61.15%|   0:00:01.0| 1315.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_16_/D   |
[03/09 14:23:37    413] |  -1.055|   -1.055|-1115.507|-1120.327|    61.15%|   0:00:00.0| 1315.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_16_/D   |
[03/09 14:23:37    414] |  -1.055|   -1.055|-1114.994|-1119.813|    61.16%|   0:00:00.0| 1315.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_16_/D   |
[03/09 14:23:38    414] |  -1.055|   -1.055|-1114.337|-1119.156|    61.16%|   0:00:01.0| 1315.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_16_/D   |
[03/09 14:23:38    414] |  -1.055|   -1.055|-1114.089|-1118.908|    61.16%|   0:00:00.0| 1315.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_16_/D   |
[03/09 14:23:39    415] |  -1.055|   -1.055|-1112.976|-1117.795|    61.18%|   0:00:01.0| 1315.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_13_/D   |
[03/09 14:23:39    415] |  -1.055|   -1.055|-1112.832|-1117.652|    61.19%|   0:00:00.0| 1315.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_16_/D   |
[03/09 14:23:39    415] |  -1.055|   -1.055|-1111.631|-1116.451|    61.21%|   0:00:00.0| 1315.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_16_/D   |
[03/09 14:23:40    416] |  -1.055|   -1.055|-1111.234|-1116.053|    61.21%|   0:00:01.0| 1315.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_16_/D   |
[03/09 14:23:40    416] |  -1.055|   -1.055|-1110.777|-1115.597|    61.22%|   0:00:00.0| 1315.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_16_/D   |
[03/09 14:23:40    416] |  -1.055|   -1.055|-1110.611|-1115.431|    61.22%|   0:00:00.0| 1315.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_16_/D   |
[03/09 14:23:40    416] |  -1.055|   -1.055|-1110.411|-1115.231|    61.22%|   0:00:00.0| 1315.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_16_/D   |
[03/09 14:23:41    417] |  -1.055|   -1.055|-1108.184|-1113.004|    61.25%|   0:00:01.0| 1318.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_14_/D   |
[03/09 14:23:42    418] |  -1.055|   -1.055|-1106.341|-1111.161|    61.26%|   0:00:01.0| 1318.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_16_/D   |
[03/09 14:23:42    418] |  -1.055|   -1.055|-1105.166|-1109.986|    61.27%|   0:00:00.0| 1318.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_11_/D   |
[03/09 14:23:43    419] |  -1.055|   -1.055|-1104.711|-1109.531|    61.27%|   0:00:01.0| 1318.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_11_/D   |
[03/09 14:23:43    419] |  -1.055|   -1.055|-1103.474|-1108.294|    61.31%|   0:00:00.0| 1318.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_11_/D   |
[03/09 14:23:43    420] |  -1.055|   -1.055|-1103.008|-1107.828|    61.32%|   0:00:00.0| 1318.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_11_/D   |
[03/09 14:23:44    420] |  -1.055|   -1.055|-1102.405|-1107.225|    61.33%|   0:00:01.0| 1318.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_11_/D   |
[03/09 14:23:44    420] |  -1.055|   -1.055|-1102.039|-1106.859|    61.33%|   0:00:00.0| 1318.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_11_/D   |
[03/09 14:23:44    420] |  -1.055|   -1.055|-1101.622|-1106.441|    61.34%|   0:00:00.0| 1318.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_11_/D   |
[03/09 14:23:45    421] |  -1.055|   -1.055|-1099.688|-1104.508|    61.37%|   0:00:01.0| 1320.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_13_/D   |
[03/09 14:23:45    421] |  -1.055|   -1.055|-1098.867|-1103.686|    61.37%|   0:00:00.0| 1320.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_13_/D   |
[03/09 14:23:46    422] |  -1.055|   -1.055|-1098.774|-1103.593|    61.38%|   0:00:01.0| 1320.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_13_/D   |
[03/09 14:23:46    422] |  -1.055|   -1.055|-1097.797|-1102.617|    61.41%|   0:00:00.0| 1320.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_13_/D   |
[03/09 14:23:47    423] |  -1.055|   -1.055|-1096.861|-1101.681|    61.42%|   0:00:01.0| 1320.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_12_/D   |
[03/09 14:23:47    423] |  -1.055|   -1.055|-1096.303|-1101.123|    61.43%|   0:00:00.0| 1320.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_10_/D   |
[03/09 14:23:47    424] |  -1.055|   -1.055|-1096.182|-1101.002|    61.43%|   0:00:00.0| 1320.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_10_/D   |
[03/09 14:23:48    424] |  -1.055|   -1.055|-1095.480|-1100.300|    61.47%|   0:00:01.0| 1320.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_11_/D   |
[03/09 14:23:48    424] |  -1.055|   -1.055|-1095.431|-1100.251|    61.48%|   0:00:00.0| 1320.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_17_/D   |
[03/09 14:23:48    425] |  -1.055|   -1.055|-1095.034|-1099.854|    61.48%|   0:00:00.0| 1320.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_17_/D   |
[03/09 14:23:49    425] |  -1.055|   -1.055|-1094.989|-1099.808|    61.48%|   0:00:01.0| 1320.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_17_/D   |
[03/09 14:23:49    425] |  -1.055|   -1.055|-1094.895|-1099.715|    61.50%|   0:00:00.0| 1320.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_17_/D   |
[03/09 14:23:49    425] |  -1.055|   -1.055|-1094.709|-1099.528|    61.50%|   0:00:00.0| 1320.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_17_/D   |
[03/09 14:23:49    425] |  -1.055|   -1.055|-1094.659|-1099.479|    61.51%|   0:00:00.0| 1320.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_17_/D   |
[03/09 14:23:50    427] |  -1.055|   -1.055|-1093.827|-1098.646|    61.54%|   0:00:01.0| 1320.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_18_/D   |
[03/09 14:23:50    427] |  -1.055|   -1.055|-1093.723|-1098.543|    61.54%|   0:00:00.0| 1320.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_18_/D   |
[03/09 14:23:51    427] |  -1.055|   -1.055|-1093.383|-1098.203|    61.56%|   0:00:01.0| 1320.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_13_/D   |
[03/09 14:23:51    427] |  -1.055|   -1.055|-1093.228|-1098.048|    61.57%|   0:00:00.0| 1320.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_13_/D   |
[03/09 14:23:51    427] |  -1.055|   -1.055|-1093.196|-1098.015|    61.57%|   0:00:00.0| 1320.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_13_/D   |
[03/09 14:23:51    427] |  -1.055|   -1.055|-1092.877|-1097.696|    61.58%|   0:00:00.0| 1320.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_13_/D   |
[03/09 14:23:51    428] |  -1.055|   -1.055|-1092.487|-1097.307|    61.59%|   0:00:00.0| 1320.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_15_/D   |
[03/09 14:23:54    430] |  -1.055|   -1.055|-1091.377|-1096.197|    61.62%|   0:00:03.0| 1320.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_15_/D   |
[03/09 14:23:54    430] |  -1.055|   -1.055|-1090.028|-1094.848|    61.63%|   0:00:00.0| 1320.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_15_/D   |
[03/09 14:23:55    431] |  -1.055|   -1.055|-1089.384|-1094.204|    61.74%|   0:00:01.0| 1320.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_15_/D   |
[03/09 14:23:55    432] |  -1.055|   -1.055|-1087.464|-1092.284|    61.76%|   0:00:00.0| 1321.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_15_/D   |
[03/09 14:23:57    433] |  -1.055|   -1.055|-1086.205|-1091.025|    61.77%|   0:00:02.0| 1321.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_15_/D   |
[03/09 14:23:57    433] |  -1.055|   -1.055|-1085.979|-1090.799|    61.78%|   0:00:00.0| 1321.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_15_/D   |
[03/09 14:23:58    434] |  -1.055|   -1.055|-1084.269|-1089.089|    61.85%|   0:00:01.0| 1321.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_15_/D   |
[03/09 14:23:58    434] |  -1.055|   -1.055|-1084.149|-1088.968|    61.86%|   0:00:00.0| 1321.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_15_/D   |
[03/09 14:24:00    436] |  -1.055|   -1.055|-1082.205|-1087.025|    61.91%|   0:00:02.0| 1321.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_17_/D   |
[03/09 14:24:00    436] |  -1.055|   -1.055|-1081.637|-1086.457|    61.91%|   0:00:00.0| 1321.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_18_/D   |
[03/09 14:24:01    437] |  -1.055|   -1.055|-1080.832|-1085.652|    61.99%|   0:00:01.0| 1322.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_18_/D   |
[03/09 14:24:01    437] |  -1.055|   -1.055|-1080.514|-1085.333|    62.00%|   0:00:00.0| 1322.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_18_/D   |
[03/09 14:24:02    438] |  -1.055|   -1.055|-1079.854|-1084.673|    62.02%|   0:00:01.0| 1322.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_18_/D   |
[03/09 14:24:03    439] |  -1.055|   -1.055|-1079.468|-1084.288|    62.05%|   0:00:01.0| 1322.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_18_/D   |
[03/09 14:24:03    439] |  -1.055|   -1.055|-1079.409|-1084.229|    62.05%|   0:00:00.0| 1322.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_18_/D   |
[03/09 14:24:04    440] |  -1.055|   -1.055|-1078.145|-1082.965|    62.07%|   0:00:01.0| 1322.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_10_/D   |
[03/09 14:24:04    440] |  -1.055|   -1.055|-1077.569|-1082.388|    62.08%|   0:00:00.0| 1322.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q4_reg_10_/D   |
[03/09 14:24:04    441] |  -1.055|   -1.055|-1077.097|-1081.917|    62.10%|   0:00:00.0| 1322.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q4_reg_10_/D   |
[03/09 14:24:05    441] |  -1.055|   -1.055|-1076.640|-1081.460|    62.11%|   0:00:01.0| 1322.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_13_/D   |
[03/09 14:24:05    441] |  -1.055|   -1.055|-1076.422|-1081.242|    62.11%|   0:00:00.0| 1322.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_13_/D   |
[03/09 14:24:05    441] |  -1.055|   -1.055|-1076.124|-1080.944|    62.12%|   0:00:00.0| 1322.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_13_/D   |
[03/09 14:24:05    441] |  -1.055|   -1.055|-1076.092|-1080.911|    62.12%|   0:00:00.0| 1322.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_13_/D   |
[03/09 14:24:06    442] |  -1.055|   -1.055|-1075.957|-1080.777|    62.12%|   0:00:01.0| 1323.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_13_/D   |
[03/09 14:24:06    442] |  -1.055|   -1.055|-1075.869|-1080.689|    62.13%|   0:00:00.0| 1324.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_13_/D   |
[03/09 14:24:07    444] |  -1.055|   -1.055|-1073.845|-1078.665|    62.16%|   0:00:01.0| 1324.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_19_/D   |
[03/09 14:24:08    444] |  -1.055|   -1.055|-1073.464|-1078.284|    62.16%|   0:00:01.0| 1324.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_9_/D    |
[03/09 14:24:08    444] |  -1.055|   -1.055|-1073.460|-1078.280|    62.17%|   0:00:00.0| 1324.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_15_/D   |
[03/09 14:24:08    444] |  -1.055|   -1.055|-1072.791|-1077.611|    62.20%|   0:00:00.0| 1324.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_9_/D    |
[03/09 14:24:08    445] |  -1.055|   -1.055|-1072.790|-1077.609|    62.20%|   0:00:00.0| 1324.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_9_/D    |
[03/09 14:24:09    445] |  -1.055|   -1.055|-1072.536|-1077.356|    62.21%|   0:00:01.0| 1324.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_19_/D   |
[03/09 14:24:09    445] |  -1.055|   -1.055|-1072.240|-1077.060|    62.23%|   0:00:00.0| 1324.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_19_/D   |
[03/09 14:24:09    446] |  -1.055|   -1.055|-1072.233|-1077.053|    62.23%|   0:00:00.0| 1324.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_19_/D   |
[03/09 14:24:10    446] |  -1.055|   -1.055|-1072.012|-1076.832|    62.23%|   0:00:01.0| 1324.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_9_/D    |
[03/09 14:24:10    446] |  -1.055|   -1.055|-1071.758|-1076.578|    62.23%|   0:00:00.0| 1324.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_9_/D    |
[03/09 14:24:10    446] |  -1.055|   -1.055|-1071.567|-1076.386|    62.25%|   0:00:00.0| 1324.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_19_/D   |
[03/09 14:24:10    446] |  -1.055|   -1.055|-1071.197|-1076.017|    62.25%|   0:00:00.0| 1324.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_9_/D    |
[03/09 14:24:11    448] |  -1.055|   -1.055|-1069.498|-1074.318|    62.28%|   0:00:01.0| 1324.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_19_/D   |
[03/09 14:24:12    448] |  -1.055|   -1.055|-1069.312|-1074.132|    62.29%|   0:00:01.0| 1324.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_19_/D   |
[03/09 14:24:12    448] |  -1.055|   -1.055|-1068.735|-1073.555|    62.32%|   0:00:00.0| 1324.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_19_/D   |
[03/09 14:24:12    448] |  -1.055|   -1.055|-1068.694|-1073.514|    62.32%|   0:00:00.0| 1324.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_19_/D   |
[03/09 14:24:12    449] |  -1.055|   -1.055|-1068.384|-1073.204|    62.32%|   0:00:00.0| 1324.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_19_/D   |
[03/09 14:24:14    450] |  -1.055|   -1.055|-1067.818|-1072.638|    62.34%|   0:00:02.0| 1325.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_19_/D   |
[03/09 14:24:14    450] |  -1.055|   -1.055|-1067.693|-1072.513|    62.34%|   0:00:00.0| 1325.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_19_/D   |
[03/09 14:24:14    450] |  -1.055|   -1.055|-1067.422|-1072.242|    62.39%|   0:00:00.0| 1325.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_19_/D   |
[03/09 14:24:14    450] |  -1.055|   -1.055|-1067.254|-1072.074|    62.39%|   0:00:00.0| 1325.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_19_/D   |
[03/09 14:24:15    451] |  -1.055|   -1.055|-1067.190|-1072.010|    62.39%|   0:00:01.0| 1325.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_19_/D   |
[03/09 14:24:15    451] |  -1.055|   -1.055|-1067.151|-1071.971|    62.39%|   0:00:00.0| 1325.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_19_/D   |
[03/09 14:24:15    452] |  -1.055|   -1.055|-1066.940|-1071.760|    62.45%|   0:00:00.0| 1325.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_19_/D   |
[03/09 14:24:16    452] |  -1.055|   -1.055|-1066.918|-1071.738|    62.46%|   0:00:01.0| 1325.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_19_/D   |
[03/09 14:24:16    452] |  -1.055|   -1.055|-1066.912|-1071.732|    62.47%|   0:00:00.0| 1325.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_19_/D   |
[03/09 14:24:17    453] |  -1.055|   -1.055|-1066.271|-1071.090|    62.48%|   0:00:01.0| 1325.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_10_/D   |
[03/09 14:24:17    453] |  -1.055|   -1.055|-1066.171|-1070.991|    62.48%|   0:00:00.0| 1325.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_10_/D   |
[03/09 14:24:17    453] |  -1.055|   -1.055|-1066.077|-1070.896|    62.48%|   0:00:00.0| 1325.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_10_/D   |
[03/09 14:24:17    453] |  -1.055|   -1.055|-1065.896|-1070.716|    62.49%|   0:00:00.0| 1325.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_10_/D   |
[03/09 14:24:17    454] |  -1.055|   -1.055|-1065.800|-1070.620|    62.49%|   0:00:00.0| 1325.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_10_/D   |
[03/09 14:24:19    455] |  -1.055|   -1.055|-1063.925|-1068.744|    62.50%|   0:00:02.0| 1325.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_11_/D   |
[03/09 14:24:19    455] |  -1.055|   -1.055|-1063.752|-1068.572|    62.51%|   0:00:00.0| 1325.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_11_/D   |
[03/09 14:24:19    455] |  -1.055|   -1.055|-1063.714|-1068.534|    62.51%|   0:00:00.0| 1325.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_11_/D   |
[03/09 14:24:19    455] |  -1.055|   -1.055|-1063.663|-1068.483|    62.51%|   0:00:00.0| 1325.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_11_/D   |
[03/09 14:24:20    456] |  -1.055|   -1.055|-1062.490|-1067.310|    62.52%|   0:00:01.0| 1325.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_9_/D    |
[03/09 14:24:20    456] |  -1.055|   -1.055|-1062.419|-1067.239|    62.53%|   0:00:00.0| 1325.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_9_/D    |
[03/09 14:24:20    456] |  -1.055|   -1.055|-1061.236|-1066.056|    62.53%|   0:00:00.0| 1325.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_6_/D    |
[03/09 14:24:20    457] |  -1.055|   -1.055|-1061.087|-1065.906|    62.53%|   0:00:00.0| 1325.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_6_/D    |
[03/09 14:24:20    457] |  -1.055|   -1.055|-1061.062|-1065.881|    62.53%|   0:00:00.0| 1325.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_6_/D    |
[03/09 14:24:21    457] |  -1.055|   -1.055|-1061.007|-1065.827|    62.53%|   0:00:01.0| 1325.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_6_/D    |
[03/09 14:24:21    457] |  -1.055|   -1.055|-1060.384|-1065.203|    62.54%|   0:00:00.0| 1325.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_8_/D    |
[03/09 14:24:21    457] |  -1.055|   -1.055|-1060.304|-1065.124|    62.54%|   0:00:00.0| 1325.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_8_/D    |
[03/09 14:24:21    457] |  -1.055|   -1.055|-1060.301|-1065.120|    62.54%|   0:00:00.0| 1325.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_8_/D    |
[03/09 14:24:21    457] |  -1.055|   -1.055|-1060.269|-1065.089|    62.54%|   0:00:00.0| 1325.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_8_/D    |
[03/09 14:24:21    458] |  -1.055|   -1.055|-1058.934|-1063.754|    62.55%|   0:00:00.0| 1325.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_8_/D    |
[03/09 14:24:22    458] |  -1.055|   -1.055|-1058.857|-1063.677|    62.55%|   0:00:01.0| 1325.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_9_/D    |
[03/09 14:24:22    458] |  -1.055|   -1.055|-1058.852|-1063.672|    62.55%|   0:00:00.0| 1325.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_9_/D    |
[03/09 14:24:22    458] |  -1.055|   -1.055|-1058.827|-1063.646|    62.55%|   0:00:00.0| 1325.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_9_/D    |
[03/09 14:24:22    458] |  -1.055|   -1.055|-1058.003|-1062.823|    62.55%|   0:00:00.0| 1325.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_8_/D    |
[03/09 14:24:22    458] |  -1.055|   -1.055|-1057.970|-1062.789|    62.55%|   0:00:00.0| 1325.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_8_/D    |
[03/09 14:24:22    458] |  -1.055|   -1.055|-1057.845|-1062.665|    62.55%|   0:00:00.0| 1325.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_8_/D    |
[03/09 14:24:23    459] |  -1.055|   -1.055|-1056.824|-1061.644|    62.56%|   0:00:01.0| 1325.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_8_/D    |
[03/09 14:24:23    459] |  -1.055|   -1.055|-1056.556|-1061.376|    62.56%|   0:00:00.0| 1325.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_8_/D    |
[03/09 14:24:23    459] |  -1.055|   -1.055|-1056.466|-1061.286|    62.56%|   0:00:00.0| 1325.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_8_/D    |
[03/09 14:24:23    459] |  -1.055|   -1.055|-1056.332|-1061.151|    62.57%|   0:00:00.0| 1325.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_8_/D    |
[03/09 14:24:23    459] |  -1.055|   -1.055|-1056.307|-1061.127|    62.57%|   0:00:00.0| 1325.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_8_/D    |
[03/09 14:24:23    460] |  -1.055|   -1.055|-1056.102|-1060.921|    62.57%|   0:00:00.0| 1325.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_8_/D    |
[03/09 14:24:24    460] |  -1.055|   -1.055|-1055.833|-1060.653|    62.58%|   0:00:01.0| 1325.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_5_/D    |
[03/09 14:24:24    460] |  -1.055|   -1.055|-1055.814|-1060.634|    62.58%|   0:00:00.0| 1325.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_5_/D    |
[03/09 14:24:24    460] |  -1.055|   -1.055|-1055.558|-1060.378|    62.58%|   0:00:00.0| 1325.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_5_/D    |
[03/09 14:24:25    461] |  -1.055|   -1.055|-1055.416|-1060.236|    62.58%|   0:00:01.0| 1325.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_4_/D    |
[03/09 14:24:25    461] |  -1.055|   -1.055|-1055.396|-1060.216|    62.58%|   0:00:00.0| 1325.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_4_/D    |
[03/09 14:24:25    461] |  -1.055|   -1.055|-1055.369|-1060.189|    62.58%|   0:00:00.0| 1325.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_4_/D    |
[03/09 14:24:25    461] |  -1.055|   -1.055|-1055.343|-1060.163|    62.59%|   0:00:00.0| 1325.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_4_/D    |
[03/09 14:24:25    462] |  -1.055|   -1.055|-1055.290|-1060.110|    62.59%|   0:00:00.0| 1325.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_4_/D    |
[03/09 14:24:26    462] |  -1.055|   -1.055|-1055.262|-1060.082|    62.59%|   0:00:01.0| 1325.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_7_/D    |
[03/09 14:24:26    462] |  -1.055|   -1.055|-1055.240|-1060.060|    62.59%|   0:00:00.0| 1325.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_7_/D    |
[03/09 14:24:26    462] |  -1.055|   -1.055|-1054.443|-1059.263|    62.59%|   0:00:00.0| 1325.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_5_/D    |
[03/09 14:24:26    462] |  -1.055|   -1.055|-1054.325|-1059.145|    62.59%|   0:00:00.0| 1325.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_5_/D    |
[03/09 14:24:26    463] |  -1.055|   -1.055|-1054.313|-1059.132|    62.60%|   0:00:00.0| 1325.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_6_/D    |
[03/09 14:24:27    463] |  -1.055|   -1.055|-1054.284|-1059.104|    62.60%|   0:00:01.0| 1325.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_6_/D    |
[03/09 14:24:27    463] |  -1.055|   -1.055|-1054.181|-1059.001|    62.60%|   0:00:00.0| 1325.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_5_/D    |
[03/09 14:24:27    463] |  -1.055|   -1.055|-1053.264|-1058.084|    62.60%|   0:00:00.0| 1325.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_4_/D    |
[03/09 14:24:27    463] |  -1.055|   -1.055|-1053.101|-1057.921|    62.60%|   0:00:00.0| 1325.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_3_/D    |
[03/09 14:24:27    464] |  -1.055|   -1.055|-1052.598|-1057.418|    62.60%|   0:00:00.0| 1325.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_4_/D    |
[03/09 14:24:28    464] |  -1.055|   -1.055|-1052.464|-1057.284|    62.61%|   0:00:01.0| 1325.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_4_/D    |
[03/09 14:24:28    464] |  -1.055|   -1.055|-1052.318|-1057.138|    62.61%|   0:00:00.0| 1325.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_4_/D    |
[03/09 14:24:28    464] |  -1.055|   -1.055|-1052.309|-1057.129|    62.61%|   0:00:00.0| 1325.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_4_/D    |
[03/09 14:24:28    464] |  -1.055|   -1.055|-1052.064|-1056.884|    62.61%|   0:00:00.0| 1325.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_4_/D    |
[03/09 14:24:28    464] |  -1.055|   -1.055|-1051.600|-1056.420|    62.61%|   0:00:00.0| 1325.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_4_/D    |
[03/09 14:24:28    464] |  -1.055|   -1.055|-1051.560|-1056.380|    62.61%|   0:00:00.0| 1325.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_4_/D    |
[03/09 14:24:28    464] |  -1.055|   -1.055|-1051.476|-1056.296|    62.61%|   0:00:00.0| 1326.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_4_/D    |
[03/09 14:24:28    464] |  -1.055|   -1.055|-1051.453|-1056.273|    62.61%|   0:00:00.0| 1326.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_4_/D    |
[03/09 14:24:28    465] |  -1.055|   -1.055|-1051.434|-1056.254|    62.62%|   0:00:00.0| 1326.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_2_/D    |
[03/09 14:24:29    465] |  -1.055|   -1.055|-1051.316|-1056.136|    62.62%|   0:00:01.0| 1326.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_4_/D    |
[03/09 14:24:29    465] |  -1.055|   -1.055|-1051.248|-1056.068|    62.62%|   0:00:00.0| 1326.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_3_/D    |
[03/09 14:24:29    465] |  -1.055|   -1.055|-1051.228|-1056.048|    62.62%|   0:00:00.0| 1326.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_3_/D    |
[03/09 14:24:29    465] |  -1.055|   -1.055|-1050.922|-1055.742|    62.64%|   0:00:00.0| 1326.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_3_/D    |
[03/09 14:24:30    466] |  -1.055|   -1.055|-1050.831|-1055.651|    62.64%|   0:00:01.0| 1326.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_3_/D    |
[03/09 14:24:30    466] |  -1.055|   -1.055|-1050.626|-1055.446|    62.64%|   0:00:00.0| 1326.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_2_/D    |
[03/09 14:24:30    466] |  -1.055|   -1.055|-1050.653|-1055.473|    62.65%|   0:00:00.0| 1326.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_1_/D    |
[03/09 14:24:30    467] |  -1.055|   -1.055|-1050.603|-1055.423|    62.65%|   0:00:00.0| 1326.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_2_/D    |
[03/09 14:24:30    467] |  -1.055|   -1.055|-1050.567|-1055.387|    62.65%|   0:00:00.0| 1326.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_2_/D    |
[03/09 14:24:31    467] |  -1.055|   -1.055|-1050.438|-1055.258|    62.67%|   0:00:01.0| 1326.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_1_/D    |
[03/09 14:24:31    467] |  -1.055|   -1.055|-1050.395|-1055.215|    62.67%|   0:00:00.0| 1326.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_2_/D    |
[03/09 14:24:31    467] |  -1.055|   -1.055|-1050.290|-1055.110|    62.68%|   0:00:00.0| 1326.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_2_/D    |
[03/09 14:24:31    467] |  -1.055|   -1.055|-1049.978|-1054.798|    62.69%|   0:00:00.0| 1326.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_2_/D    |
[03/09 14:24:32    468] |  -1.055|   -1.055|-1049.734|-1054.554|    62.69%|   0:00:01.0| 1326.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_2_/D    |
[03/09 14:24:32    468] |  -1.055|   -1.055|-1049.339|-1054.159|    62.69%|   0:00:00.0| 1326.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_2_/D    |
[03/09 14:24:32    468] |  -1.055|   -1.055|-1049.083|-1053.903|    62.70%|   0:00:00.0| 1326.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_2_/D    |
[03/09 14:24:32    468] |  -1.055|   -1.055|-1049.108|-1053.928|    62.70%|   0:00:00.0| 1326.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_2_/D    |
[03/09 14:24:32    468] |  -1.055|   -1.055|-1049.105|-1053.925|    62.70%|   0:00:00.0| 1326.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_2_/D    |
[03/09 14:24:32    468] |  -1.055|   -1.055|-1048.997|-1053.817|    62.70%|   0:00:00.0| 1326.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_1_/D    |
[03/09 14:24:32    468] |  -1.055|   -1.055|-1048.985|-1053.805|    62.70%|   0:00:00.0| 1326.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_1_/D    |
[03/09 14:24:32    468] |  -1.055|   -1.055|-1048.942|-1053.762|    62.70%|   0:00:00.0| 1326.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_1_/D    |
[03/09 14:24:32    469] |  -1.055|   -1.055|-1048.840|-1053.660|    62.70%|   0:00:00.0| 1326.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_1_/D    |
[03/09 14:24:33    469] |  -1.055|   -1.055|-1048.781|-1053.601|    62.70%|   0:00:01.0| 1326.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_1_/D    |
[03/09 14:24:33    469] |  -1.055|   -1.055|-1048.757|-1053.577|    62.70%|   0:00:00.0| 1326.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_1_/D    |
[03/09 14:24:33    469] |  -1.055|   -1.055|-1048.748|-1053.568|    62.70%|   0:00:00.0| 1326.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_1_/D    |
[03/09 14:24:33    469] |  -1.055|   -1.055|-1048.707|-1053.527|    62.70%|   0:00:00.0| 1326.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_1_/D    |
[03/09 14:24:33    469] |  -1.055|   -1.055|-1038.673|-1043.557|    62.70%|   0:00:00.0| 1326.8M|   WC_VIEW|  reg2reg| psum_mem_instance/memory5_reg_24_/D                |
[03/09 14:24:33    469] |  -1.055|   -1.055|-1036.427|-1041.331|    62.70%|   0:00:00.0| 1326.8M|   WC_VIEW|  reg2reg| psum_mem_instance/memory1_reg_139_/D               |
[03/09 14:24:33    469] |  -1.055|   -1.055|-1034.157|-1039.071|    62.70%|   0:00:00.0| 1326.8M|   WC_VIEW|  reg2reg| psum_mem_instance/memory1_reg_112_/D               |
[03/09 14:24:33    470] |  -1.055|   -1.055|-1033.247|-1038.231|    62.71%|   0:00:00.0| 1326.8M|   WC_VIEW|  reg2reg| psum_mem_instance/memory0_reg_62_/D                |
[03/09 14:24:33    470] |  -1.055|   -1.055|-1033.236|-1038.224|    62.71%|   0:00:00.0| 1326.8M|        NA|       NA| NA                                                 |
[03/09 14:24:33    470] |  -1.055|   -1.055|-1033.236|-1038.224|    62.71%|   0:00:00.0| 1326.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_16_/D   |
[03/09 14:24:33    470] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 14:24:33    470] 
[03/09 14:24:33    470] *** Finish Core Optimize Step (cpu=0:01:28 real=0:01:28 mem=1326.8M) ***
[03/09 14:24:34    470] 
[03/09 14:24:34    470] *** Finished Optimize Step Cumulative (cpu=0:01:28 real=0:01:29 mem=1326.8M) ***
[03/09 14:24:34    470] ** GigaOpt Optimizer WNS Slack -1.055 TNS Slack -1038.224 Density 62.71
[03/09 14:24:34    470] Placement Snapshot: Density distribution:
[03/09 14:24:34    470] [1.00 -  +++]: 6 (1.13%)
[03/09 14:24:34    470] [0.95 - 1.00]: 2 (0.38%)
[03/09 14:24:34    470] [0.90 - 0.95]: 3 (0.57%)
[03/09 14:24:34    470] [0.85 - 0.90]: 0 (0.00%)
[03/09 14:24:34    470] [0.80 - 0.85]: 5 (0.95%)
[03/09 14:24:34    470] [0.75 - 0.80]: 3 (0.57%)
[03/09 14:24:34    470] [0.70 - 0.75]: 9 (1.70%)
[03/09 14:24:34    470] [0.65 - 0.70]: 13 (2.46%)
[03/09 14:24:34    470] [0.60 - 0.65]: 10 (1.89%)
[03/09 14:24:34    470] [0.55 - 0.60]: 26 (4.91%)
[03/09 14:24:34    470] [0.50 - 0.55]: 29 (5.48%)
[03/09 14:24:34    470] [0.45 - 0.50]: 54 (10.21%)
[03/09 14:24:34    470] [0.40 - 0.45]: 98 (18.53%)
[03/09 14:24:34    470] [0.35 - 0.40]: 101 (19.09%)
[03/09 14:24:34    470] [0.30 - 0.35]: 72 (13.61%)
[03/09 14:24:34    470] [0.25 - 0.30]: 65 (12.29%)
[03/09 14:24:34    470] [0.20 - 0.25]: 23 (4.35%)
[03/09 14:24:34    470] [0.15 - 0.20]: 8 (1.51%)
[03/09 14:24:34    470] [0.10 - 0.15]: 1 (0.19%)
[03/09 14:24:34    470] [0.05 - 0.10]: 1 (0.19%)
[03/09 14:24:34    470] [0.00 - 0.05]: 0 (0.00%)
[03/09 14:24:34    470] Begin: Area Reclaim Optimization
[03/09 14:24:34    470] Reclaim Optimization WNS Slack -1.055  TNS Slack -1038.224 Density 62.71
[03/09 14:24:34    470] +----------+---------+--------+---------+------------+--------+
[03/09 14:24:34    470] | Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[03/09 14:24:34    470] +----------+---------+--------+---------+------------+--------+
[03/09 14:24:34    470] |    62.71%|        -|  -1.055|-1038.224|   0:00:00.0| 1326.8M|
[03/09 14:24:35    471] |    62.65%|       62|  -1.055|-1037.626|   0:00:01.0| 1326.8M|
[03/09 14:24:39    475] |    62.44%|      335|  -1.054|-1039.677|   0:00:04.0| 1326.8M|
[03/09 14:24:39    475] |    62.44%|        1|  -1.054|-1039.600|   0:00:00.0| 1326.8M|
[03/09 14:24:39    475] |    62.44%|        0|  -1.054|-1039.600|   0:00:00.0| 1326.8M|
[03/09 14:24:39    475] +----------+---------+--------+---------+------------+--------+
[03/09 14:24:39    475] Reclaim Optimization End WNS Slack -1.054  TNS Slack -1039.601 Density 62.44
[03/09 14:24:39    475] 
[03/09 14:24:39    475] ** Summary: Restruct = 0 Buffer Deletion = 15 Declone = 69 Resize = 303 **
[03/09 14:24:39    475] --------------------------------------------------------------
[03/09 14:24:39    475] |                                   | Total     | Sequential |
[03/09 14:24:39    475] --------------------------------------------------------------
[03/09 14:24:39    475] | Num insts resized                 |     302  |       0    |
[03/09 14:24:39    475] | Num insts undone                  |      33  |       0    |
[03/09 14:24:39    475] | Num insts Downsized               |     302  |       0    |
[03/09 14:24:39    475] | Num insts Samesized               |       0  |       0    |
[03/09 14:24:39    475] | Num insts Upsized                 |       0  |       0    |
[03/09 14:24:39    475] | Num multiple commits+uncommits    |       1  |       -    |
[03/09 14:24:39    475] --------------------------------------------------------------
[03/09 14:24:39    475] **** Begin NDR-Layer Usage Statistics ****
[03/09 14:24:39    475] 0 Ndr or Layer constraints added by optimization 
[03/09 14:24:39    475] **** End NDR-Layer Usage Statistics ****
[03/09 14:24:39    475] ** Finished Core Area Reclaim Optimization (cpu = 0:00:05.6) (real = 0:00:05.0) **
[03/09 14:24:39    475] *** Finished Area Reclaim Optimization (cpu=0:00:06, real=0:00:05, mem=1326.82M, totSessionCpu=0:07:56).
[03/09 14:24:39    475] Placement Snapshot: Density distribution:
[03/09 14:24:39    475] [1.00 -  +++]: 6 (1.13%)
[03/09 14:24:39    475] [0.95 - 1.00]: 2 (0.38%)
[03/09 14:24:39    475] [0.90 - 0.95]: 3 (0.57%)
[03/09 14:24:39    475] [0.85 - 0.90]: 0 (0.00%)
[03/09 14:24:39    475] [0.80 - 0.85]: 5 (0.95%)
[03/09 14:24:39    475] [0.75 - 0.80]: 4 (0.76%)
[03/09 14:24:39    475] [0.70 - 0.75]: 8 (1.51%)
[03/09 14:24:39    475] [0.65 - 0.70]: 13 (2.46%)
[03/09 14:24:39    475] [0.60 - 0.65]: 11 (2.08%)
[03/09 14:24:39    475] [0.55 - 0.60]: 25 (4.73%)
[03/09 14:24:39    475] [0.50 - 0.55]: 29 (5.48%)
[03/09 14:24:39    475] [0.45 - 0.50]: 55 (10.40%)
[03/09 14:24:39    475] [0.40 - 0.45]: 98 (18.53%)
[03/09 14:24:39    475] [0.35 - 0.40]: 109 (20.60%)
[03/09 14:24:39    475] [0.30 - 0.35]: 68 (12.85%)
[03/09 14:24:39    475] [0.25 - 0.30]: 64 (12.10%)
[03/09 14:24:39    475] [0.20 - 0.25]: 21 (3.97%)
[03/09 14:24:39    475] [0.15 - 0.20]: 6 (1.13%)
[03/09 14:24:39    475] [0.10 - 0.15]: 1 (0.19%)
[03/09 14:24:39    475] [0.05 - 0.10]: 1 (0.19%)
[03/09 14:24:39    475] [0.00 - 0.05]: 0 (0.00%)
[03/09 14:24:39    475] ** GigaOpt Optimizer WNS Slack -1.054 TNS Slack -1039.601 Density 62.44
[03/09 14:24:39    475] **** Begin NDR-Layer Usage Statistics ****
[03/09 14:24:39    475] 0 Ndr or Layer constraints added by optimization 
[03/09 14:24:39    475] **** End NDR-Layer Usage Statistics ****
[03/09 14:24:39    475] 
[03/09 14:24:39    475] *** Finish pre-CTS Setup Fixing (cpu=0:01:34 real=0:01:34 mem=1326.8M) ***
[03/09 14:24:39    475] 
[03/09 14:24:39    476] End: GigaOpt Optimization in TNS mode
[03/09 14:24:40    476] setup target slack: 0.1
[03/09 14:24:40    476] extra slack: 0.1
[03/09 14:24:40    476] std delay: 0.0142
[03/09 14:24:40    476] real setup target slack: 0.0142
[03/09 14:24:40    476] PhyDesignGrid: maxLocalDensity 0.98
[03/09 14:24:40    476] #spOpts: N=65 
[03/09 14:24:40    476] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/09 14:24:40    476] [NR-eagl] Started earlyGlobalRoute kernel
[03/09 14:24:40    476] [NR-eagl] Initial Peak syMemory usage = 1191.3 MB
[03/09 14:24:40    476] (I)       Reading DB...
[03/09 14:24:40    476] (I)       congestionReportName   : 
[03/09 14:24:40    476] (I)       buildTerm2TermWires    : 0
[03/09 14:24:40    476] (I)       doTrackAssignment      : 1
[03/09 14:24:40    476] (I)       dumpBookshelfFiles     : 0
[03/09 14:24:40    476] (I)       numThreads             : 1
[03/09 14:24:40    476] [NR-eagl] honorMsvRouteConstraint: false
[03/09 14:24:40    476] (I)       honorPin               : false
[03/09 14:24:40    476] (I)       honorPinGuide          : true
[03/09 14:24:40    476] (I)       honorPartition         : false
[03/09 14:24:40    476] (I)       allowPartitionCrossover: false
[03/09 14:24:40    476] (I)       honorSingleEntry       : true
[03/09 14:24:40    476] (I)       honorSingleEntryStrong : true
[03/09 14:24:40    476] (I)       handleViaSpacingRule   : false
[03/09 14:24:40    476] (I)       PDConstraint           : none
[03/09 14:24:40    476] (I)       expBetterNDRHandling   : false
[03/09 14:24:40    476] [NR-eagl] honorClockSpecNDR      : 0
[03/09 14:24:40    476] (I)       routingEffortLevel     : 3
[03/09 14:24:40    476] [NR-eagl] minRouteLayer          : 2
[03/09 14:24:40    476] [NR-eagl] maxRouteLayer          : 2147483647
[03/09 14:24:40    476] (I)       numRowsPerGCell        : 1
[03/09 14:24:40    476] (I)       speedUpLargeDesign     : 0
[03/09 14:24:40    476] (I)       speedUpBlkViolationClean: 0
[03/09 14:24:40    476] (I)       multiThreadingTA       : 0
[03/09 14:24:40    476] (I)       blockedPinEscape       : 1
[03/09 14:24:40    476] (I)       blkAwareLayerSwitching : 0
[03/09 14:24:40    476] (I)       betterClockWireModeling: 1
[03/09 14:24:40    476] (I)       punchThroughDistance   : 500.00
[03/09 14:24:40    476] (I)       scenicBound            : 1.15
[03/09 14:24:40    476] (I)       maxScenicToAvoidBlk    : 100.00
[03/09 14:24:40    476] (I)       source-to-sink ratio   : 0.00
[03/09 14:24:40    476] (I)       targetCongestionRatioH : 1.00
[03/09 14:24:40    476] (I)       targetCongestionRatioV : 1.00
[03/09 14:24:40    476] (I)       layerCongestionRatio   : 0.70
[03/09 14:24:40    476] (I)       m1CongestionRatio      : 0.10
[03/09 14:24:40    476] (I)       m2m3CongestionRatio    : 0.70
[03/09 14:24:40    476] (I)       localRouteEffort       : 1.00
[03/09 14:24:40    476] (I)       numSitesBlockedByOneVia: 8.00
[03/09 14:24:40    476] (I)       supplyScaleFactorH     : 1.00
[03/09 14:24:40    476] (I)       supplyScaleFactorV     : 1.00
[03/09 14:24:40    476] (I)       highlight3DOverflowFactor: 0.00
[03/09 14:24:40    476] (I)       doubleCutViaModelingRatio: 0.00
[03/09 14:24:40    476] (I)       blockTrack             : 
[03/09 14:24:40    476] (I)       readTROption           : true
[03/09 14:24:40    476] (I)       extraSpacingBothSide   : false
[03/09 14:24:40    476] [NR-eagl] numTracksPerClockWire  : 0
[03/09 14:24:40    476] (I)       routeSelectedNetsOnly  : false
[03/09 14:24:40    476] (I)       before initializing RouteDB syMemory usage = 1211.9 MB
[03/09 14:24:40    476] (I)       starting read tracks
[03/09 14:24:40    476] (I)       build grid graph
[03/09 14:24:40    476] (I)       build grid graph start
[03/09 14:24:40    476] [NR-eagl] Layer1 has no routable track
[03/09 14:24:40    476] [NR-eagl] Layer2 has single uniform track structure
[03/09 14:24:40    476] [NR-eagl] Layer3 has single uniform track structure
[03/09 14:24:40    476] [NR-eagl] Layer4 has single uniform track structure
[03/09 14:24:40    476] [NR-eagl] Layer5 has single uniform track structure
[03/09 14:24:40    476] [NR-eagl] Layer6 has single uniform track structure
[03/09 14:24:40    476] [NR-eagl] Layer7 has single uniform track structure
[03/09 14:24:40    476] [NR-eagl] Layer8 has single uniform track structure
[03/09 14:24:40    476] (I)       build grid graph end
[03/09 14:24:40    476] (I)       Layer1   numNetMinLayer=26580
[03/09 14:24:40    476] (I)       Layer2   numNetMinLayer=0
[03/09 14:24:40    476] (I)       Layer3   numNetMinLayer=0
[03/09 14:24:40    476] (I)       Layer4   numNetMinLayer=0
[03/09 14:24:40    476] (I)       Layer5   numNetMinLayer=0
[03/09 14:24:40    476] (I)       Layer6   numNetMinLayer=0
[03/09 14:24:40    476] (I)       Layer7   numNetMinLayer=0
[03/09 14:24:40    476] (I)       Layer8   numNetMinLayer=0
[03/09 14:24:40    476] (I)       numViaLayers=7
[03/09 14:24:40    476] (I)       end build via table
[03/09 14:24:40    476] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=18303 numBumpBlks=0 numBoundaryFakeBlks=0
[03/09 14:24:40    476] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[03/09 14:24:40    476] (I)       readDataFromPlaceDB
[03/09 14:24:40    476] (I)       Read net information..
[03/09 14:24:40    476] [NR-eagl] Read numTotalNets=26580  numIgnoredNets=4
[03/09 14:24:40    476] (I)       Read testcase time = 0.020 seconds
[03/09 14:24:40    476] 
[03/09 14:24:40    476] (I)       totalPins=91218  totalGlobalPin=87936 (96.40%)
[03/09 14:24:40    476] (I)       Model blockage into capacity
[03/09 14:24:40    476] (I)       Read numBlocks=18303  numPreroutedWires=0  numCapScreens=0
[03/09 14:24:40    476] (I)       blocked area on Layer1 : 0  (0.00%)
[03/09 14:24:40    476] (I)       blocked area on Layer2 : 64844632800  (8.44%)
[03/09 14:24:40    476] (I)       blocked area on Layer3 : 37952200000  (4.94%)
[03/09 14:24:40    476] (I)       blocked area on Layer4 : 299960660000  (39.05%)
[03/09 14:24:40    476] (I)       blocked area on Layer5 : 0  (0.00%)
[03/09 14:24:40    476] (I)       blocked area on Layer6 : 0  (0.00%)
[03/09 14:24:40    476] (I)       blocked area on Layer7 : 0  (0.00%)
[03/09 14:24:40    476] (I)       blocked area on Layer8 : 0  (0.00%)
[03/09 14:24:40    476] (I)       Modeling time = 0.020 seconds
[03/09 14:24:40    476] 
[03/09 14:24:40    476] (I)       Number of ignored nets = 4
[03/09 14:24:40    476] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/09 14:24:40    476] (I)       Number of clock nets = 1.  Ignored: No
[03/09 14:24:40    476] (I)       Number of analog nets = 0.  Ignored: Yes
[03/09 14:24:40    476] (I)       Number of special nets = 0.  Ignored: Yes
[03/09 14:24:40    476] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/09 14:24:40    476] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/09 14:24:40    476] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/09 14:24:40    476] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/09 14:24:40    476] (I)       Number of two pin nets which has pins at the same location = 4.  Ignored: Yes
[03/09 14:24:40    476] [NR-eagl] There are 1 clock nets ( 0 with NDR ).
[03/09 14:24:40    476] (I)       Before initializing earlyGlobalRoute syMemory usage = 1216.2 MB
[03/09 14:24:40    476] (I)       Layer1  viaCost=300.00
[03/09 14:24:40    476] (I)       Layer2  viaCost=100.00
[03/09 14:24:40    476] (I)       Layer3  viaCost=100.00
[03/09 14:24:40    476] (I)       Layer4  viaCost=100.00
[03/09 14:24:40    476] (I)       Layer5  viaCost=100.00
[03/09 14:24:40    476] (I)       Layer6  viaCost=200.00
[03/09 14:24:40    476] (I)       Layer7  viaCost=100.00
[03/09 14:24:40    476] (I)       ---------------------Grid Graph Info--------------------
[03/09 14:24:40    476] (I)       routing area        :  (0, 0) - (877600, 875200)
[03/09 14:24:40    476] (I)       core area           :  (20000, 20000) - (857600, 855200)
[03/09 14:24:40    476] (I)       Site Width          :   400  (dbu)
[03/09 14:24:40    476] (I)       Row Height          :  3600  (dbu)
[03/09 14:24:40    476] (I)       GCell Width         :  3600  (dbu)
[03/09 14:24:40    476] (I)       GCell Height        :  3600  (dbu)
[03/09 14:24:40    476] (I)       grid                :   244   243     8
[03/09 14:24:40    476] (I)       vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/09 14:24:40    476] (I)       horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/09 14:24:40    476] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/09 14:24:40    476] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/09 14:24:40    476] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/09 14:24:40    476] (I)       First Track Coord   :     0   200   400   200   400   200   800  1000
[03/09 14:24:40    476] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/09 14:24:40    476] (I)       Total num of tracks :     0  2194  2187  2194  2187  2194   547   548
[03/09 14:24:40    476] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/09 14:24:40    476] (I)       --------------------------------------------------------
[03/09 14:24:40    476] 
[03/09 14:24:40    476] [NR-eagl] ============ Routing rule table ============
[03/09 14:24:40    476] [NR-eagl] Rule id 0. Nets 26576 
[03/09 14:24:40    476] [NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/09 14:24:40    476] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/09 14:24:40    476] [NR-eagl] ========================================
[03/09 14:24:40    476] [NR-eagl] 
[03/09 14:24:40    476] (I)       After initializing earlyGlobalRoute syMemory usage = 1216.2 MB
[03/09 14:24:40    476] (I)       Loading and dumping file time : 0.21 seconds
[03/09 14:24:40    476] (I)       ============= Initialization =============
[03/09 14:24:40    476] (I)       total 2D Cap : 2626827 = (1165006 H, 1461821 V)
[03/09 14:24:40    476] [NR-eagl] Layer group 1: route 26576 net(s) in layer range [2, 8]
[03/09 14:24:40    476] (I)       ============  Phase 1a Route ============
[03/09 14:24:40    476] (I)       Phase 1a runs 0.07 seconds
[03/09 14:24:40    476] (I)       blkAvoiding Routing :  time=0.02  numBlkSegs=0
[03/09 14:24:40    476] (I)       Usage: 288118 = (125927 H, 162191 V) = (10.81% H, 11.10% V) = (2.267e+05um H, 2.919e+05um V)
[03/09 14:24:40    476] (I)       
[03/09 14:24:40    476] (I)       ============  Phase 1b Route ============
[03/09 14:24:40    476] (I)       Phase 1b runs 0.02 seconds
[03/09 14:24:40    476] (I)       Usage: 288133 = (125939 H, 162194 V) = (10.81% H, 11.10% V) = (2.267e+05um H, 2.919e+05um V)
[03/09 14:24:40    476] (I)       
[03/09 14:24:40    476] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.09% V. EstWL: 5.186394e+05um
[03/09 14:24:40    476] (I)       ============  Phase 1c Route ============
[03/09 14:24:40    476] (I)       Level2 Grid: 49 x 49
[03/09 14:24:40    476] (I)       Phase 1c runs 0.00 seconds
[03/09 14:24:40    476] (I)       Usage: 288133 = (125939 H, 162194 V) = (10.81% H, 11.10% V) = (2.267e+05um H, 2.919e+05um V)
[03/09 14:24:40    476] (I)       
[03/09 14:24:40    476] (I)       ============  Phase 1d Route ============
[03/09 14:24:40    476] (I)       Phase 1d runs 0.02 seconds
[03/09 14:24:40    476] (I)       Usage: 288148 = (125950 H, 162198 V) = (10.81% H, 11.10% V) = (2.267e+05um H, 2.920e+05um V)
[03/09 14:24:40    476] (I)       
[03/09 14:24:40    476] (I)       ============  Phase 1e Route ============
[03/09 14:24:40    476] (I)       Phase 1e runs 0.00 seconds
[03/09 14:24:40    476] (I)       Usage: 288148 = (125950 H, 162198 V) = (10.81% H, 11.10% V) = (2.267e+05um H, 2.920e+05um V)
[03/09 14:24:40    476] (I)       
[03/09 14:24:40    476] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.07% V. EstWL: 5.186664e+05um
[03/09 14:24:40    476] [NR-eagl] 
[03/09 14:24:40    476] (I)       ============  Phase 1l Route ============
[03/09 14:24:40    477] (I)       dpBasedLA: time=0.08  totalOF=4550  totalVia=177264  totalWL=288134  total(Via+WL)=465398 
[03/09 14:24:40    477] (I)       Total Global Routing Runtime: 0.28 seconds
[03/09 14:24:40    477] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.05% V
[03/09 14:24:40    477] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.10% V
[03/09 14:24:40    477] (I)       
[03/09 14:24:40    477] [NR-eagl] End Peak syMemory usage = 1216.2 MB
[03/09 14:24:40    477] [NR-eagl] Early Global Router Kernel+IO runtime : 0.51 seconds
[03/09 14:24:40    477] Local HotSpot Analysis: normalized max congestion hotspot area = 0.44, normalized total congestion hotspot area = 0.44 (area is in unit of 4 std-cell row bins)
[03/09 14:24:40    477] Local HotSpot Analysis: normalized congestion hotspot area = 0.44/0.44 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[03/09 14:24:40    477] HotSpot [1] box (290.80 362.80 312.40 384.40)
[03/09 14:24:40    477] HotSpot [1] area 0.44
[03/09 14:24:40    477] 
[03/09 14:24:40    477] ** np local hotspot detection info verbose **
[03/09 14:24:40    477] level 0: max group area = 1.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[03/09 14:24:40    477] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[03/09 14:24:40    477] 
[03/09 14:24:40    477] #spOpts: N=65 
[03/09 14:24:40    477] Apply auto density screen in post-place stage.
[03/09 14:24:41    477] Auto density screen increases utilization from 0.624 to 0.624
[03/09 14:24:41    477] Auto density screen runtime: cpu = 0:00:00.1 real = 0:00:01.0 mem = 1216.2M
[03/09 14:24:41    477] *** Starting refinePlace (0:07:57 mem=1216.2M) ***
[03/09 14:24:41    477] Total net bbox length = 4.290e+05 (1.826e+05 2.464e+05) (ext = 1.736e+04)
[03/09 14:24:41    477] default core: bins with density >  0.75 = 16.5 % ( 95 / 576 )
[03/09 14:24:41    477] Density distribution unevenness ratio = 8.759%
[03/09 14:24:41    477] RPlace IncrNP: Rollback Lev = -5
[03/09 14:24:41    477] RPlace: Density =0.953333, incremental np is triggered.
[03/09 14:24:41    477] incr SKP is on..., with optDC mode
[03/09 14:24:41    477] tdgpInitIgnoreNetLoadFix on 
[03/09 14:24:43    479] Congestion driven padding in post-place stage.
[03/09 14:24:43    479] Congestion driven padding increases utilization from 0.813 to 0.816
[03/09 14:24:43    479] Congestion driven padding runtime: cpu = 0:00:00.2 real = 0:00:00.0 mem = 1235.4M
[03/09 14:26:18    575] default core: bins with density >  0.75 = 18.4 % ( 106 / 576 )
[03/09 14:26:18    575] Density distribution unevenness ratio = 9.159%
[03/09 14:26:18    575] RPlace postIncrNP: Density = 0.953333 -> 0.863333.
[03/09 14:26:18    575] RPlace postIncrNP Info: Density distribution changes:
[03/09 14:26:18    575] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[03/09 14:26:18    575] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[03/09 14:26:18    575] [1.00 - 1.05] :	 0 (0.00%) -> 0 (0.00%)
[03/09 14:26:18    575] [0.95 - 1.00] :	 1 (0.17%) -> 0 (0.00%)
[03/09 14:26:18    575] [0.90 - 0.95] :	 1 (0.17%) -> 0 (0.00%)
[03/09 14:26:18    575] [0.85 - 0.90] :	 9 (1.56%) -> 2 (0.35%)
[03/09 14:26:18    575] [0.80 - 0.85] :	 20 (3.47%) -> 25 (4.34%)
[03/09 14:26:18    575] [CPU] RefinePlace/IncrNP (cpu=0:01:38, real=0:01:37, mem=1323.1MB) @(0:07:57 - 0:09:35).
[03/09 14:26:18    575] Move report: incrNP moves 24339 insts, mean move: 7.79 um, max move: 74.00 um
[03/09 14:26:18    575] 	Max move on inst (mac_array_instance/col_idx_4__mac_col_inst/FE_OFC232_n152): (156.00, 253.00) --> (217.40, 240.40)
[03/09 14:26:18    575] Move report: Timing Driven Placement moves 24339 insts, mean move: 7.79 um, max move: 74.00 um
[03/09 14:26:18    575] 	Max move on inst (mac_array_instance/col_idx_4__mac_col_inst/FE_OFC232_n152): (156.00, 253.00) --> (217.40, 240.40)
[03/09 14:26:18    575] 	Runtime: CPU: 0:01:38 REAL: 0:01:37 MEM: 1323.1MB
[03/09 14:26:18    575] Starting refinePlace ...
[03/09 14:26:18    575] default core: bins with density >  0.75 = 18.4 % ( 106 / 576 )
[03/09 14:26:18    575] Density distribution unevenness ratio = 9.150%
[03/09 14:26:19    575]   Spread Effort: high, pre-route mode, useDDP on.
[03/09 14:26:19    575] [CPU] RefinePlace/preRPlace (cpu=0:00:00.5, real=0:00:01.0, mem=1323.1MB) @(0:09:35 - 0:09:36).
[03/09 14:26:19    575] Move report: preRPlace moves 4676 insts, mean move: 0.56 um, max move: 3.80 um
[03/09 14:26:19    575] 	Max move on inst (mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U22): (98.60, 348.40) --> (100.60, 346.60)
[03/09 14:26:19    575] 	Length: 28 sites, height: 1 rows, site name: core, cell type: FA1D1
[03/09 14:26:19    575] wireLenOptFixPriorityInst 0 inst fixed
[03/09 14:26:19    575] Placement tweakage begins.
[03/09 14:26:19    575] wire length = 5.493e+05
[03/09 14:26:21    577] wire length = 5.211e+05
[03/09 14:26:21    577] Placement tweakage ends.
[03/09 14:26:21    577] Move report: tweak moves 2349 insts, mean move: 2.48 um, max move: 20.40 um
[03/09 14:26:21    577] 	Max move on inst (mac_array_instance/FE_OFC856_q_temp_81_): (89.00, 330.40) --> (109.40, 330.40)
[03/09 14:26:21    577] [CPU] RefinePlace/TweakPlacement (cpu=0:00:02.3, real=0:00:02.0, mem=1323.1MB) @(0:09:36 - 0:09:38).
[03/09 14:26:21    578] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 14:26:21    578] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=1323.1MB) @(0:09:38 - 0:09:38).
[03/09 14:26:21    578] Move report: Detail placement moves 6152 insts, mean move: 1.26 um, max move: 22.20 um
[03/09 14:26:21    578] 	Max move on inst (mac_array_instance/FE_OFC856_q_temp_81_): (89.00, 332.20) --> (109.40, 330.40)
[03/09 14:26:21    578] 	Runtime: CPU: 0:00:03.1 REAL: 0:00:03.0 MEM: 1323.1MB
[03/09 14:26:21    578] Statistics of distance of Instance movement in refine placement:
[03/09 14:26:21    578]   maximum (X+Y) =        75.20 um
[03/09 14:26:21    578]   inst (mac_array_instance/col_idx_4__mac_col_inst/FE_OFC232_n152) with max move: (156, 253) -> (218.6, 240.4)
[03/09 14:26:21    578]   mean    (X+Y) =         7.82 um
[03/09 14:26:21    578] Total instances flipped for WireLenOpt: 1444
[03/09 14:26:21    578] Total instances flipped, including legalization: 27
[03/09 14:26:21    578] Summary Report:
[03/09 14:26:21    578] Instances move: 24353 (out of 24441 movable)
[03/09 14:26:21    578] Mean displacement: 7.82 um
[03/09 14:26:21    578] Max displacement: 75.20 um (Instance: mac_array_instance/col_idx_4__mac_col_inst/FE_OFC232_n152) (156, 253) -> (218.6, 240.4)
[03/09 14:26:21    578] 	Length: 12 sites, height: 1 rows, site name: core, cell type: BUFFD6
[03/09 14:26:21    578] Total instances moved : 24353
[03/09 14:26:21    578] Total net bbox length = 4.181e+05 (1.759e+05 2.421e+05) (ext = 1.646e+04)
[03/09 14:26:21    578] Runtime: CPU: 0:01:41 REAL: 0:01:40 MEM: 1323.1MB
[03/09 14:26:21    578] [CPU] RefinePlace/total (cpu=0:01:41, real=0:01:40, mem=1323.1MB) @(0:07:57 - 0:09:38).
[03/09 14:26:21    578] *** Finished refinePlace (0:09:38 mem=1323.1M) ***
[03/09 14:26:21    578] #spOpts: N=65 
[03/09 14:26:21    578] default core: bins with density >  0.75 = 18.8 % ( 108 / 576 )
[03/09 14:26:21    578] Density distribution unevenness ratio = 9.127%
[03/09 14:26:21    578] Trial Route Overflow 0(H) 0(V)
[03/09 14:26:21    578] Starting congestion repair ...
[03/09 14:26:21    578] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[03/09 14:26:21    578] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/09 14:26:21    578] (I)       Reading DB...
[03/09 14:26:21    578] (I)       congestionReportName   : 
[03/09 14:26:21    578] (I)       buildTerm2TermWires    : 1
[03/09 14:26:21    578] (I)       doTrackAssignment      : 1
[03/09 14:26:21    578] (I)       dumpBookshelfFiles     : 0
[03/09 14:26:21    578] (I)       numThreads             : 1
[03/09 14:26:21    578] [NR-eagl] honorMsvRouteConstraint: false
[03/09 14:26:21    578] (I)       honorPin               : false
[03/09 14:26:21    578] (I)       honorPinGuide          : true
[03/09 14:26:21    578] (I)       honorPartition         : false
[03/09 14:26:21    578] (I)       allowPartitionCrossover: false
[03/09 14:26:21    578] (I)       honorSingleEntry       : true
[03/09 14:26:21    578] (I)       honorSingleEntryStrong : true
[03/09 14:26:21    578] (I)       handleViaSpacingRule   : false
[03/09 14:26:21    578] (I)       PDConstraint           : none
[03/09 14:26:21    578] (I)       expBetterNDRHandling   : false
[03/09 14:26:21    578] [NR-eagl] honorClockSpecNDR      : 0
[03/09 14:26:21    578] (I)       routingEffortLevel     : 3
[03/09 14:26:21    578] [NR-eagl] minRouteLayer          : 2
[03/09 14:26:21    578] [NR-eagl] maxRouteLayer          : 2147483647
[03/09 14:26:21    578] (I)       numRowsPerGCell        : 1
[03/09 14:26:21    578] (I)       speedUpLargeDesign     : 0
[03/09 14:26:21    578] (I)       speedUpBlkViolationClean: 0
[03/09 14:26:21    578] (I)       multiThreadingTA       : 0
[03/09 14:26:21    578] (I)       blockedPinEscape       : 1
[03/09 14:26:21    578] (I)       blkAwareLayerSwitching : 0
[03/09 14:26:21    578] (I)       betterClockWireModeling: 1
[03/09 14:26:21    578] (I)       punchThroughDistance   : 500.00
[03/09 14:26:21    578] (I)       scenicBound            : 1.15
[03/09 14:26:21    578] (I)       maxScenicToAvoidBlk    : 100.00
[03/09 14:26:21    578] (I)       source-to-sink ratio   : 0.00
[03/09 14:26:21    578] (I)       targetCongestionRatioH : 1.00
[03/09 14:26:21    578] (I)       targetCongestionRatioV : 1.00
[03/09 14:26:21    578] (I)       layerCongestionRatio   : 0.70
[03/09 14:26:21    578] (I)       m1CongestionRatio      : 0.10
[03/09 14:26:21    578] (I)       m2m3CongestionRatio    : 0.70
[03/09 14:26:21    578] (I)       localRouteEffort       : 1.00
[03/09 14:26:21    578] (I)       numSitesBlockedByOneVia: 8.00
[03/09 14:26:21    578] (I)       supplyScaleFactorH     : 1.00
[03/09 14:26:21    578] (I)       supplyScaleFactorV     : 1.00
[03/09 14:26:21    578] (I)       highlight3DOverflowFactor: 0.00
[03/09 14:26:21    578] (I)       doubleCutViaModelingRatio: 0.00
[03/09 14:26:21    578] (I)       blockTrack             : 
[03/09 14:26:21    578] (I)       readTROption           : true
[03/09 14:26:21    578] (I)       extraSpacingBothSide   : false
[03/09 14:26:21    578] [NR-eagl] numTracksPerClockWire  : 0
[03/09 14:26:21    578] (I)       routeSelectedNetsOnly  : false
[03/09 14:26:21    578] (I)       before initializing RouteDB syMemory usage = 1323.1 MB
[03/09 14:26:21    578] (I)       starting read tracks
[03/09 14:26:21    578] (I)       build grid graph
[03/09 14:26:21    578] (I)       build grid graph start
[03/09 14:26:21    578] [NR-eagl] Layer1 has no routable track
[03/09 14:26:21    578] [NR-eagl] Layer2 has single uniform track structure
[03/09 14:26:21    578] [NR-eagl] Layer3 has single uniform track structure
[03/09 14:26:21    578] [NR-eagl] Layer4 has single uniform track structure
[03/09 14:26:21    578] [NR-eagl] Layer5 has single uniform track structure
[03/09 14:26:21    578] [NR-eagl] Layer6 has single uniform track structure
[03/09 14:26:21    578] [NR-eagl] Layer7 has single uniform track structure
[03/09 14:26:21    578] [NR-eagl] Layer8 has single uniform track structure
[03/09 14:26:21    578] (I)       build grid graph end
[03/09 14:26:21    578] (I)       Layer1   numNetMinLayer=26580
[03/09 14:26:21    578] (I)       Layer2   numNetMinLayer=0
[03/09 14:26:21    578] (I)       Layer3   numNetMinLayer=0
[03/09 14:26:21    578] (I)       Layer4   numNetMinLayer=0
[03/09 14:26:21    578] (I)       Layer5   numNetMinLayer=0
[03/09 14:26:21    578] (I)       Layer6   numNetMinLayer=0
[03/09 14:26:21    578] (I)       Layer7   numNetMinLayer=0
[03/09 14:26:21    578] (I)       Layer8   numNetMinLayer=0
[03/09 14:26:21    578] (I)       numViaLayers=7
[03/09 14:26:21    578] (I)       end build via table
[03/09 14:26:21    578] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=18303 numBumpBlks=0 numBoundaryFakeBlks=0
[03/09 14:26:21    578] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[03/09 14:26:21    578] (I)       readDataFromPlaceDB
[03/09 14:26:21    578] (I)       Read net information..
[03/09 14:26:21    578] [NR-eagl] Read numTotalNets=26580  numIgnoredNets=0
[03/09 14:26:21    578] (I)       Read testcase time = 0.010 seconds
[03/09 14:26:21    578] 
[03/09 14:26:21    578] (I)       totalPins=91226  totalGlobalPin=89233 (97.82%)
[03/09 14:26:21    578] (I)       Model blockage into capacity
[03/09 14:26:21    578] (I)       Read numBlocks=18303  numPreroutedWires=0  numCapScreens=0
[03/09 14:26:21    578] (I)       blocked area on Layer1 : 0  (0.00%)
[03/09 14:26:21    578] (I)       blocked area on Layer2 : 64844632800  (8.44%)
[03/09 14:26:21    578] (I)       blocked area on Layer3 : 37952200000  (4.94%)
[03/09 14:26:21    578] (I)       blocked area on Layer4 : 299960660000  (39.05%)
[03/09 14:26:21    578] (I)       blocked area on Layer5 : 0  (0.00%)
[03/09 14:26:21    578] (I)       blocked area on Layer6 : 0  (0.00%)
[03/09 14:26:21    578] (I)       blocked area on Layer7 : 0  (0.00%)
[03/09 14:26:21    578] (I)       blocked area on Layer8 : 0  (0.00%)
[03/09 14:26:21    578] (I)       Modeling time = 0.010 seconds
[03/09 14:26:21    578] 
[03/09 14:26:22    578] (I)       Number of ignored nets = 0
[03/09 14:26:22    578] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/09 14:26:22    578] (I)       Number of clock nets = 1.  Ignored: No
[03/09 14:26:22    578] (I)       Number of analog nets = 0.  Ignored: Yes
[03/09 14:26:22    578] (I)       Number of special nets = 0.  Ignored: Yes
[03/09 14:26:22    578] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/09 14:26:22    578] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/09 14:26:22    578] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/09 14:26:22    578] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/09 14:26:22    578] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/09 14:26:22    578] [NR-eagl] There are 1 clock nets ( 0 with NDR ).
[03/09 14:26:22    578] (I)       Before initializing earlyGlobalRoute syMemory usage = 1323.1 MB
[03/09 14:26:22    578] (I)       Layer1  viaCost=300.00
[03/09 14:26:22    578] (I)       Layer2  viaCost=100.00
[03/09 14:26:22    578] (I)       Layer3  viaCost=100.00
[03/09 14:26:22    578] (I)       Layer4  viaCost=100.00
[03/09 14:26:22    578] (I)       Layer5  viaCost=100.00
[03/09 14:26:22    578] (I)       Layer6  viaCost=200.00
[03/09 14:26:22    578] (I)       Layer7  viaCost=100.00
[03/09 14:26:22    578] (I)       ---------------------Grid Graph Info--------------------
[03/09 14:26:22    578] (I)       routing area        :  (0, 0) - (877600, 875200)
[03/09 14:26:22    578] (I)       core area           :  (20000, 20000) - (857600, 855200)
[03/09 14:26:22    578] (I)       Site Width          :   400  (dbu)
[03/09 14:26:22    578] (I)       Row Height          :  3600  (dbu)
[03/09 14:26:22    578] (I)       GCell Width         :  3600  (dbu)
[03/09 14:26:22    578] (I)       GCell Height        :  3600  (dbu)
[03/09 14:26:22    578] (I)       grid                :   244   243     8
[03/09 14:26:22    578] (I)       vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/09 14:26:22    578] (I)       horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/09 14:26:22    578] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/09 14:26:22    578] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/09 14:26:22    578] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/09 14:26:22    578] (I)       First Track Coord   :     0   200   400   200   400   200   800  1000
[03/09 14:26:22    578] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/09 14:26:22    578] (I)       Total num of tracks :     0  2194  2187  2194  2187  2194   547   548
[03/09 14:26:22    578] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/09 14:26:22    578] (I)       --------------------------------------------------------
[03/09 14:26:22    578] 
[03/09 14:26:22    578] [NR-eagl] ============ Routing rule table ============
[03/09 14:26:22    578] [NR-eagl] Rule id 0. Nets 26580 
[03/09 14:26:22    578] [NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/09 14:26:22    578] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/09 14:26:22    578] [NR-eagl] ========================================
[03/09 14:26:22    578] [NR-eagl] 
[03/09 14:26:22    578] (I)       After initializing earlyGlobalRoute syMemory usage = 1323.1 MB
[03/09 14:26:22    578] (I)       Loading and dumping file time : 0.19 seconds
[03/09 14:26:22    578] (I)       ============= Initialization =============
[03/09 14:26:22    578] (I)       total 2D Cap : 2626827 = (1165006 H, 1461821 V)
[03/09 14:26:22    578] [NR-eagl] Layer group 1: route 26580 net(s) in layer range [2, 8]
[03/09 14:26:22    578] (I)       ============  Phase 1a Route ============
[03/09 14:26:22    578] (I)       Phase 1a runs 0.07 seconds
[03/09 14:26:22    578] (I)       Usage: 280496 = (121572 H, 158924 V) = (10.44% H, 10.87% V) = (2.188e+05um H, 2.861e+05um V)
[03/09 14:26:22    578] (I)       
[03/09 14:26:22    578] (I)       ============  Phase 1b Route ============
[03/09 14:26:22    578] (I)       Usage: 280496 = (121572 H, 158924 V) = (10.44% H, 10.87% V) = (2.188e+05um H, 2.861e+05um V)
[03/09 14:26:22    578] (I)       
[03/09 14:26:22    578] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.02% V. EstWL: 5.048928e+05um
[03/09 14:26:22    578] (I)       ============  Phase 1c Route ============
[03/09 14:26:22    578] (I)       Usage: 280496 = (121572 H, 158924 V) = (10.44% H, 10.87% V) = (2.188e+05um H, 2.861e+05um V)
[03/09 14:26:22    578] (I)       
[03/09 14:26:22    578] (I)       ============  Phase 1d Route ============
[03/09 14:26:22    578] (I)       Usage: 280496 = (121572 H, 158924 V) = (10.44% H, 10.87% V) = (2.188e+05um H, 2.861e+05um V)
[03/09 14:26:22    578] (I)       
[03/09 14:26:22    578] (I)       ============  Phase 1e Route ============
[03/09 14:26:22    578] (I)       Phase 1e runs 0.00 seconds
[03/09 14:26:22    578] (I)       Usage: 280496 = (121572 H, 158924 V) = (10.44% H, 10.87% V) = (2.188e+05um H, 2.861e+05um V)
[03/09 14:26:22    578] (I)       
[03/09 14:26:22    578] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.02% V. EstWL: 5.048928e+05um
[03/09 14:26:22    578] [NR-eagl] 
[03/09 14:26:22    578] (I)       ============  Phase 1l Route ============
[03/09 14:26:22    578] (I)       dpBasedLA: time=0.07  totalOF=3029  totalVia=176113  totalWL=280491  total(Via+WL)=456604 
[03/09 14:26:22    578] (I)       Total Global Routing Runtime: 0.24 seconds
[03/09 14:26:22    578] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/09 14:26:22    578] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/09 14:26:22    578] (I)       
[03/09 14:26:22    578] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/09 14:26:22    578] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[03/09 14:26:22    578] 
[03/09 14:26:22    578] ** np local hotspot detection info verbose **
[03/09 14:26:22    578] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[03/09 14:26:22    578] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[03/09 14:26:22    578] 
[03/09 14:26:22    578] describeCongestion: hCong = 0.00 vCong = 0.00
[03/09 14:26:22    578] Skipped repairing congestion.
[03/09 14:26:22    578] (I)       ============= track Assignment ============
[03/09 14:26:22    578] (I)       extract Global 3D Wires
[03/09 14:26:22    578] (I)       Extract Global WL : time=0.01
[03/09 14:26:22    578] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/09 14:26:22    578] (I)       Initialization real time=0.01 seconds
[03/09 14:26:22    579] (I)       Kernel real time=0.31 seconds
[03/09 14:26:22    579] (I)       End Greedy Track Assignment
[03/09 14:26:22    579] [NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 90983
[03/09 14:26:22    579] [NR-eagl] Layer2(M2)(V) length: 1.902165e+05um, number of vias: 133433
[03/09 14:26:22    579] [NR-eagl] Layer3(M3)(H) length: 2.022671e+05um, number of vias: 7626
[03/09 14:26:22    579] [NR-eagl] Layer4(M4)(V) length: 7.324741e+04um, number of vias: 3308
[03/09 14:26:22    579] [NR-eagl] Layer5(M5)(H) length: 2.507823e+04um, number of vias: 2102
[03/09 14:26:22    579] [NR-eagl] Layer6(M6)(V) length: 3.126580e+04um, number of vias: 9
[03/09 14:26:22    579] [NR-eagl] Layer7(M7)(H) length: 7.140000e+01um, number of vias: 4
[03/09 14:26:22    579] [NR-eagl] Layer8(M8)(V) length: 2.560000e+01um, number of vias: 0
[03/09 14:26:22    579] [NR-eagl] Total length: 5.221720e+05um, number of vias: 237465
[03/09 14:26:22    579] End of congRepair (cpu=0:00:01.1, real=0:00:01.0)
[03/09 14:26:22    579] Start to check current routing status for nets...
[03/09 14:26:22    579] Using hname+ instead name for net compare
[03/09 14:26:22    579] All nets are already routed correctly.
[03/09 14:26:22    579] End to check current routing status for nets (mem=1174.5M)
[03/09 14:26:22    579] Extraction called for design 'core' of instances=24441 and nets=26837 using extraction engine 'preRoute' .
[03/09 14:26:22    579] PreRoute RC Extraction called for design core.
[03/09 14:26:22    579] RC Extraction called in multi-corner(2) mode.
[03/09 14:26:22    579] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/09 14:26:22    579] RCMode: PreRoute
[03/09 14:26:22    579]       RC Corner Indexes            0       1   
[03/09 14:26:22    579] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/09 14:26:22    579] Resistance Scaling Factor    : 1.00000 1.00000 
[03/09 14:26:22    579] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/09 14:26:22    579] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/09 14:26:22    579] Shrink Factor                : 1.00000
[03/09 14:26:22    579] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/09 14:26:22    579] Using capacitance table file ...
[03/09 14:26:22    579] Updating RC grid for preRoute extraction ...
[03/09 14:26:22    579] Initializing multi-corner capacitance tables ... 
[03/09 14:26:23    579] Initializing multi-corner resistance tables ...
[03/09 14:26:23    579] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1174.504M)
[03/09 14:26:24    580] Compute RC Scale Done ...
[03/09 14:26:24    580] **optDesign ... cpu = 0:08:20, real = 0:08:21, mem = 1167.7M, totSessionCpu=0:09:41 **
[03/09 14:26:24    580] Include MVT Delays for Hold Opt
[03/09 14:26:24    580] #################################################################################
[03/09 14:26:24    580] # Design Stage: PreRoute
[03/09 14:26:24    580] # Design Name: core
[03/09 14:26:24    580] # Design Mode: 65nm
[03/09 14:26:24    580] # Analysis Mode: MMMC Non-OCV 
[03/09 14:26:24    580] # Parasitics Mode: No SPEF/RCDB
[03/09 14:26:24    580] # Signoff Settings: SI Off 
[03/09 14:26:24    580] #################################################################################
[03/09 14:26:25    581] AAE_INFO: 1 threads acquired from CTE.
[03/09 14:26:25    581] Calculate delays in BcWc mode...
[03/09 14:26:25    581] Topological Sorting (CPU = 0:00:00.0, MEM = 1169.5M, InitMEM = 1165.7M)
[03/09 14:26:28    585] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/09 14:26:28    585] End delay calculation. (MEM=1243.16 CPU=0:00:03.2 REAL=0:00:03.0)
[03/09 14:26:28    585] *** CDM Built up (cpu=0:00:04.2  real=0:00:04.0  mem= 1243.2M) ***
[03/09 14:26:29    586] *** Timing NOT met, worst failing slack is -1.088
[03/09 14:26:29    586] *** Check timing (0:00:00.0)
[03/09 14:26:29    586] **INFO: Num dontuse cells 97, Num usable cells 843
[03/09 14:26:29    586] optDesignOneStep: Leakage Power Flow
[03/09 14:26:29    586] **INFO: Num dontuse cells 97, Num usable cells 843
[03/09 14:26:29    586] Begin: GigaOpt Optimization in WNS mode
[03/09 14:26:29    586] Info: 1 clock net  excluded from IPO operation.
[03/09 14:26:29    586] PhyDesignGrid: maxLocalDensity 1.00
[03/09 14:26:29    586] #spOpts: N=65 
[03/09 14:26:29    586] Core basic site is core
[03/09 14:26:29    586] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/09 14:26:29    586] Summary for sequential cells idenfication: 
[03/09 14:26:29    586] Identified SBFF number: 199
[03/09 14:26:29    586] Identified MBFF number: 0
[03/09 14:26:29    586] Not identified SBFF number: 0
[03/09 14:26:29    586] Not identified MBFF number: 0
[03/09 14:26:29    586] Number of sequential cells which are not FFs: 104
[03/09 14:26:29    586] 
[03/09 14:26:32    589] *info: 1 clock net excluded
[03/09 14:26:32    589] *info: 2 special nets excluded.
[03/09 14:26:32    589] *info: 257 no-driver nets excluded.
[03/09 14:26:34    590] ** GigaOpt Optimizer WNS Slack -1.088 TNS Slack -1087.850 Density 62.44
[03/09 14:26:34    590] Optimizer WNS Pass 0
[03/09 14:26:34    591] Active Path Group: reg2reg  
[03/09 14:26:34    591] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 14:26:34    591] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/09 14:26:34    591] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 14:26:34    591] |  -1.088|   -1.088|-1086.053|-1087.850|    62.44%|   0:00:00.0| 1338.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q4_reg_16_/D   |
[03/09 14:26:35    591] |  -1.077|   -1.077|-1079.573|-1081.370|    62.44%|   0:00:01.0| 1338.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/09 14:26:35    591] |  -1.069|   -1.069|-1078.911|-1080.708|    62.44%|   0:00:00.0| 1338.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_15_/D   |
[03/09 14:26:35    592] |  -1.060|   -1.060|-1077.871|-1079.668|    62.45%|   0:00:00.0| 1338.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_15_/D   |
[03/09 14:26:35    592] |  -1.052|   -1.052|-1069.683|-1071.480|    62.45%|   0:00:00.0| 1338.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
[03/09 14:26:36    593] |  -1.047|   -1.047|-1064.509|-1066.306|    62.46%|   0:00:01.0| 1338.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_11_/D   |
[03/09 14:26:36    593] |  -1.038|   -1.038|-1062.009|-1063.806|    62.46%|   0:00:00.0| 1338.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_14_/D   |
[03/09 14:26:37    594] |  -1.033|   -1.033|-1055.212|-1057.009|    62.47%|   0:00:01.0| 1338.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/09 14:26:37    594] |  -1.027|   -1.027|-1052.953|-1054.750|    62.48%|   0:00:00.0| 1338.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/09 14:26:39    595] |  -1.024|   -1.024|-1049.348|-1051.145|    62.49%|   0:00:02.0| 1338.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/09 14:26:39    595] |  -1.016|   -1.016|-1044.827|-1046.624|    62.50%|   0:00:00.0| 1338.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_14_/D   |
[03/09 14:26:39    596] |  -1.009|   -1.009|-1039.262|-1041.059|    62.51%|   0:00:00.0| 1338.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/09 14:26:40    597] |  -1.009|   -1.009|-1034.785|-1036.582|    62.53%|   0:00:01.0| 1338.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_14_/D   |
[03/09 14:26:40    597] |  -1.002|   -1.002|-1033.164|-1034.962|    62.53%|   0:00:00.0| 1338.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_11_/D   |
[03/09 14:26:41    597] |  -0.998|   -0.998|-1028.014|-1029.811|    62.55%|   0:00:01.0| 1338.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/09 14:26:41    598] |  -0.996|   -0.996|-1021.880|-1023.677|    62.57%|   0:00:00.0| 1338.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/09 14:26:42    598] |  -0.990|   -0.990|-1020.673|-1022.470|    62.57%|   0:00:01.0| 1338.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_15_/D   |
[03/09 14:26:42    599] |  -0.986|   -0.986|-1017.184|-1018.982|    62.59%|   0:00:00.0| 1338.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_15_/D   |
[03/09 14:26:43    599] |  -0.985|   -0.985|-1011.941|-1013.738|    62.61%|   0:00:01.0| 1338.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_16_/D   |
[03/09 14:26:43    600] |  -0.982|   -0.982|-1010.487|-1012.284|    62.62%|   0:00:00.0| 1338.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 14:26:43    600] |  -0.977|   -0.977|-1008.403|-1010.200|    62.64%|   0:00:00.0| 1338.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/09 14:26:44    601] |  -0.976|   -0.976|-1004.075|-1005.873|    62.66%|   0:00:01.0| 1338.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_11_/D   |
[03/09 14:26:44    601] |  -0.970|   -0.970|-1002.860|-1004.657|    62.67%|   0:00:00.0| 1338.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_16_/D   |
[03/09 14:26:46    602] |  -0.969|   -0.969| -996.974| -998.771|    62.70%|   0:00:02.0| 1338.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/09 14:26:46    602] |  -0.969|   -0.969| -996.269| -998.066|    62.70%|   0:00:00.0| 1338.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/09 14:26:46    603] |  -0.969|   -0.969| -996.107| -997.905|    62.71%|   0:00:00.0| 1338.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/09 14:26:46    603] |  -0.962|   -0.962| -995.424| -997.221|    62.71%|   0:00:00.0| 1338.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_14_/D   |
[03/09 14:26:47    604] |  -0.961|   -0.961| -989.777| -991.574|    62.75%|   0:00:01.0| 1338.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_14_/D   |
[03/09 14:26:47    604] |  -0.961|   -0.961| -988.768| -990.566|    62.75%|   0:00:00.0| 1338.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_13_/D   |
[03/09 14:26:47    604] |  -0.961|   -0.961| -988.292| -990.089|    62.75%|   0:00:00.0| 1338.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_13_/D   |
[03/09 14:26:47    604] |  -0.954|   -0.954| -987.804| -989.601|    62.76%|   0:00:00.0| 1338.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_14_/D   |
[03/09 14:26:49    606] |  -0.953|   -0.953| -980.939| -982.737|    62.80%|   0:00:02.0| 1338.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_13_/D   |
[03/09 14:26:49    606] |  -0.952|   -0.952| -978.547| -980.344|    62.80%|   0:00:00.0| 1338.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_13_/D   |
[03/09 14:26:50    606] |  -0.950|   -0.950| -978.075| -979.873|    62.81%|   0:00:01.0| 1338.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_13_/D   |
[03/09 14:26:50    606] |  -0.950|   -0.950| -975.639| -977.437|    62.82%|   0:00:00.0| 1338.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_13_/D   |
[03/09 14:26:50    607] |  -0.950|   -0.950| -975.554| -977.351|    62.82%|   0:00:00.0| 1338.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_13_/D   |
[03/09 14:26:51    607] |  -0.943|   -0.943| -974.564| -976.362|    62.83%|   0:00:01.0| 1338.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q4_reg_19_/D   |
[03/09 14:26:52    608] |  -0.942|   -0.942| -971.129| -972.927|    62.87%|   0:00:01.0| 1338.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_13_/D   |
[03/09 14:26:52    609] |  -0.942|   -0.942| -969.136| -970.934|    62.88%|   0:00:00.0| 1338.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_13_/D   |
[03/09 14:26:52    609] |  -0.938|   -0.938| -967.866| -969.664|    62.89%|   0:00:00.0| 1338.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 14:26:53    610] |  -0.938|   -0.938| -963.561| -965.359|    62.92%|   0:00:01.0| 1338.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 14:26:53    610] |  -0.938|   -0.938| -962.576| -964.374|    62.92%|   0:00:00.0| 1338.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 14:26:53    610] |  -0.930|   -0.930| -961.907| -963.705|    62.94%|   0:00:00.0| 1338.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_11_/D   |
[03/09 14:26:54    611] |  -0.930|   -0.930| -957.549| -959.347|    62.97%|   0:00:01.0| 1338.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_13_/D   |
[03/09 14:26:55    611] |  -0.929|   -0.929| -956.419| -958.216|    62.97%|   0:00:01.0| 1338.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_15_/D   |
[03/09 14:26:55    611] |  -0.929|   -0.929| -955.648| -957.446|    62.98%|   0:00:00.0| 1338.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_15_/D   |
[03/09 14:26:55    612] |  -0.928|   -0.928| -953.308| -955.106|    63.00%|   0:00:00.0| 1338.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_15_/D   |
[03/09 14:26:55    612] |  -0.928|   -0.928| -952.898| -954.696|    63.00%|   0:00:00.0| 1338.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_15_/D   |
[03/09 14:26:55    612] |  -0.928|   -0.928| -952.767| -954.565|    63.00%|   0:00:00.0| 1338.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_15_/D   |
[03/09 14:26:55    612] |  -0.923|   -0.923| -952.180| -953.978|    63.00%|   0:00:00.0| 1338.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_13_/D   |
[03/09 14:26:56    613] |  -0.923|   -0.923| -949.111| -950.909|    63.03%|   0:00:01.0| 1338.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_13_/D   |
[03/09 14:26:56    613] |  -0.923|   -0.923| -948.786| -950.584|    63.04%|   0:00:00.0| 1338.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_13_/D   |
[03/09 14:26:57    613] |  -0.920|   -0.920| -947.099| -948.897|    63.06%|   0:00:01.0| 1338.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_15_/D   |
[03/09 14:26:57    614] |  -0.920|   -0.920| -944.796| -946.594|    63.07%|   0:00:00.0| 1338.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_15_/D   |
[03/09 14:26:57    614] |  -0.920|   -0.920| -944.742| -946.540|    63.07%|   0:00:00.0| 1338.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_15_/D   |
[03/09 14:26:57    614] |  -0.917|   -0.917| -944.278| -946.076|    63.08%|   0:00:00.0| 1338.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_11_/D   |
[03/09 14:26:58    614] |  -0.917|   -0.917| -941.294| -943.092|    63.09%|   0:00:01.0| 1338.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_11_/D   |
[03/09 14:26:58    614] |  -0.917|   -0.917| -940.238| -942.036|    63.10%|   0:00:00.0| 1338.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_11_/D   |
[03/09 14:26:58    615] |  -0.916|   -0.916| -939.733| -941.531|    63.10%|   0:00:00.0| 1338.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
[03/09 14:26:58    615] |  -0.916|   -0.916| -939.186| -940.984|    63.10%|   0:00:00.0| 1338.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
[03/09 14:26:58    615] |  -0.916|   -0.916| -939.118| -940.916|    63.10%|   0:00:00.0| 1338.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
[03/09 14:26:58    615] |  -0.912|   -0.912| -938.773| -940.571|    63.11%|   0:00:00.0| 1338.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_13_/D   |
[03/09 14:26:59    615] |  -0.912|   -0.912| -936.858| -938.656|    63.12%|   0:00:01.0| 1338.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_13_/D   |
[03/09 14:26:59    616] |  -0.912|   -0.912| -936.144| -937.942|    63.13%|   0:00:00.0| 1338.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_13_/D   |
[03/09 14:26:59    616] |  -0.908|   -0.908| -935.121| -936.919|    63.14%|   0:00:00.0| 1338.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_16_/D   |
[03/09 14:27:00    616] |  -0.909|   -0.909| -934.155| -935.952|    63.17%|   0:00:01.0| 1338.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_16_/D   |
[03/09 14:27:00    616] |  -0.909|   -0.909| -934.115| -935.913|    63.17%|   0:00:00.0| 1338.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_16_/D   |
[03/09 14:27:00    617] |  -0.908|   -0.908| -933.956| -935.754|    63.17%|   0:00:00.0| 1338.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_13_/D   |
[03/09 14:27:00    617] |  -0.906|   -0.906| -933.492| -935.289|    63.19%|   0:00:00.0| 1338.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_14_/D   |
[03/09 14:27:01    617] |  -0.906|   -0.906| -932.016| -933.813|    63.20%|   0:00:01.0| 1338.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_14_/D   |
[03/09 14:27:01    617] |  -0.906|   -0.906| -931.899| -933.696|    63.20%|   0:00:00.0| 1338.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_14_/D   |
[03/09 14:27:01    617] |  -0.905|   -0.905| -931.258| -933.055|    63.20%|   0:00:00.0| 1338.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_13_/D   |
[03/09 14:27:01    617] |  -0.905|   -0.905| -930.753| -932.550|    63.21%|   0:00:00.0| 1338.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_13_/D   |
[03/09 14:27:01    618] |  -0.902|   -0.902| -930.471| -932.268|    63.21%|   0:00:00.0| 1338.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
[03/09 14:27:01    618] |  -0.902|   -0.902| -929.031| -930.829|    63.23%|   0:00:00.0| 1338.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
[03/09 14:27:02    618] |  -0.902|   -0.902| -928.647| -930.445|    63.24%|   0:00:01.0| 1338.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
[03/09 14:27:02    618] |  -0.900|   -0.900| -927.791| -929.588|    63.24%|   0:00:00.0| 1338.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_13_/D   |
[03/09 14:27:02    618] |  -0.900|   -0.900| -927.413| -929.211|    63.24%|   0:00:00.0| 1338.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_13_/D   |
[03/09 14:27:02    619] |  -0.897|   -0.897| -927.118| -928.915|    63.25%|   0:00:00.0| 1338.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_15_/D   |
[03/09 14:27:03    619] |  -0.897|   -0.897| -924.498| -926.300|    63.27%|   0:00:01.0| 1338.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_15_/D   |
[03/09 14:27:03    619] |  -0.897|   -0.897| -924.462| -926.264|    63.27%|   0:00:00.0| 1338.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_15_/D   |
[03/09 14:27:03    620] |  -0.896|   -0.896| -923.860| -925.662|    63.28%|   0:00:00.0| 1338.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_13_/D   |
[03/09 14:27:04    620] |  -0.896|   -0.896| -922.921| -924.723|    63.29%|   0:00:01.0| 1338.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_13_/D   |
[03/09 14:27:04    620] |  -0.894|   -0.894| -921.950| -923.752|    63.30%|   0:00:00.0| 1338.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_17_/D   |
[03/09 14:27:04    621] |  -0.894|   -0.894| -921.718| -923.526|    63.31%|   0:00:00.0| 1338.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_17_/D   |
[03/09 14:27:05    621] |  -0.893|   -0.893| -921.064| -922.872|    63.34%|   0:00:01.0| 1338.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_10_/D   |
[03/09 14:27:05    622] |  -0.893|   -0.893| -920.320| -922.135|    63.34%|   0:00:00.0| 1338.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_10_/D   |
[03/09 14:27:06    623] |  -0.891|   -0.891| -919.940| -921.755|    63.35%|   0:00:01.0| 1338.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_15_/D   |
[03/09 14:27:07    623] |  -0.891|   -0.891| -919.046| -920.861|    63.37%|   0:00:01.0| 1338.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_15_/D   |
[03/09 14:27:07    623] |  -0.891|   -0.891| -918.927| -920.742|    63.37%|   0:00:00.0| 1338.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_15_/D   |
[03/09 14:27:07    624] |  -0.890|   -0.890| -918.712| -920.526|    63.38%|   0:00:00.0| 1338.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/09 14:27:07    624] |  -0.891|   -0.891| -918.587| -920.402|    63.38%|   0:00:00.0| 1338.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/09 14:27:07    624] |  -0.891|   -0.891| -918.575| -920.389|    63.38%|   0:00:00.0| 1338.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/09 14:27:07    624] |  -0.888|   -0.888| -918.427| -920.242|    63.38%|   0:00:00.0| 1338.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_19_/D   |
[03/09 14:27:08    624] |  -0.888|   -0.888| -917.754| -919.569|    63.40%|   0:00:01.0| 1338.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_19_/D   |
[03/09 14:27:08    625] |  -0.887|   -0.887| -916.830| -918.645|    63.41%|   0:00:00.0| 1338.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_15_/D   |
[03/09 14:27:09    625] |  -0.887|   -0.887| -916.657| -918.489|    63.42%|   0:00:01.0| 1338.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_15_/D   |
[03/09 14:27:10    627] |  -0.885|   -0.885| -915.915| -917.746|    63.43%|   0:00:01.0| 1338.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 14:27:11    627] |  -0.885|   -0.885| -914.026| -915.875|    63.44%|   0:00:01.0| 1338.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 14:27:11    627] |  -0.885|   -0.885| -914.011| -915.860|    63.44%|   0:00:00.0| 1338.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 14:27:12    629] |  -0.884|   -0.884| -912.718| -914.567|    63.45%|   0:00:01.0| 1338.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_12_/D   |
[03/09 14:27:12    629] |  -0.883|   -0.883| -911.660| -913.509|    63.46%|   0:00:00.0| 1338.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_17_/D   |
[03/09 14:27:13    630] |  -0.881|   -0.881| -910.503| -912.351|    63.47%|   0:00:01.0| 1338.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_13_/D   |
[03/09 14:27:14    630] |  -0.880|   -0.880| -909.252| -911.118|    63.49%|   0:00:01.0| 1338.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_15_/D   |
[03/09 14:27:15    631] |  -0.878|   -0.878| -907.914| -909.797|    63.50%|   0:00:01.0| 1338.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_15_/D   |
[03/09 14:27:15    632] |  -0.879|   -0.879| -906.789| -908.689|    63.51%|   0:00:00.0| 1338.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/09 14:27:16    632] |  -0.876|   -0.876| -906.684| -908.584|    63.52%|   0:00:01.0| 1338.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_11_/D   |
[03/09 14:27:17    633] |  -0.874|   -0.874| -905.696| -907.612|    63.54%|   0:00:01.0| 1338.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_15_/D   |
[03/09 14:27:19    636] |  -0.873|   -0.873| -903.330| -905.261|    63.56%|   0:00:02.0| 1338.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_13_/D   |
[03/09 14:27:20    637] |  -0.871|   -0.871| -902.441| -904.372|    63.57%|   0:00:01.0| 1338.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 14:27:22    638] |  -0.869|   -0.869| -901.399| -903.331|    63.59%|   0:00:02.0| 1338.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 14:27:22    639] |  -0.868|   -0.868| -900.027| -901.958|    63.60%|   0:00:00.0| 1338.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_15_/D   |
[03/09 14:27:24    640] |  -0.866|   -0.866| -899.083| -901.014|    63.61%|   0:00:02.0| 1338.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_14_/D   |
[03/09 14:27:26    643] |  -0.865|   -0.865| -897.715| -899.646|    63.62%|   0:00:02.0| 1338.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 14:27:29    646] |  -0.862|   -0.862| -896.796| -898.727|    63.63%|   0:00:03.0| 1338.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_14_/D   |
[03/09 14:27:31    647] |  -0.861|   -0.861| -895.334| -897.266|    63.66%|   0:00:02.0| 1338.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 14:27:32    649] |  -0.860|   -0.860| -894.857| -896.788|    63.68%|   0:00:01.0| 1338.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
[03/09 14:27:34    650] |  -0.859|   -0.859| -893.501| -895.432|    63.70%|   0:00:02.0| 1338.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 14:27:35    651] |  -0.855|   -0.855| -892.349| -894.287|    63.71%|   0:00:01.0| 1338.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_15_/D   |
[03/09 14:27:39    656] |  -0.854|   -0.854| -887.731| -889.679|    63.74%|   0:00:04.0| 1338.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/09 14:27:40    657] |  -0.853|   -0.853| -886.837| -888.786|    63.75%|   0:00:01.0| 1338.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_15_/D   |
[03/09 14:27:42    658] |  -0.852|   -0.852| -885.624| -887.573|    63.77%|   0:00:02.0| 1338.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_15_/D   |
[03/09 14:27:43    660] |  -0.849|   -0.849| -884.519| -886.474|    63.79%|   0:00:01.0| 1338.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_19_/D   |
[03/09 14:27:47    664] |  -0.847|   -0.847| -882.919| -884.909|    63.81%|   0:00:04.0| 1338.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_14_/D   |
[03/09 14:27:50    667] |  -0.846|   -0.846| -880.936| -882.932|    63.83%|   0:00:03.0| 1338.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_15_/D   |
[03/09 14:27:53    670] |  -0.845|   -0.845| -879.832| -881.845|    63.86%|   0:00:03.0| 1338.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_13_/D   |
[03/09 14:27:55    672] |  -0.844|   -0.844| -878.877| -880.890|    63.89%|   0:00:02.0| 1338.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 14:27:57    674] |  -0.843|   -0.843| -878.394| -880.406|    63.91%|   0:00:02.0| 1338.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_15_/D   |
[03/09 14:28:02    678] |  -0.841|   -0.841| -876.917| -878.989|    63.93%|   0:00:05.0| 1338.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/09 14:28:06    682] |  -0.840|   -0.840| -875.209| -877.291|    63.97%|   0:00:04.0| 1338.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_15_/D   |
[03/09 14:28:08    685] |  -0.840|   -0.840| -874.800| -876.882|    63.98%|   0:00:02.0| 1338.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_19_/D   |
[03/09 14:28:09    685] |  -0.839|   -0.839| -874.398| -876.481|    63.98%|   0:00:01.0| 1338.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_13_/D   |
[03/09 14:28:11    688] |  -0.837|   -0.837| -873.480| -875.579|    64.00%|   0:00:02.0| 1338.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_17_/D   |
[03/09 14:28:15    692] |  -0.836|   -0.836| -872.555| -874.671|    64.02%|   0:00:04.0| 1338.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/09 14:28:17    694] |  -0.835|   -0.835| -870.903| -873.019|    64.04%|   0:00:02.0| 1338.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_15_/D   |
[03/09 14:28:21    697] |  -0.834|   -0.834| -870.135| -872.292|    64.06%|   0:00:04.0| 1338.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_15_/D   |
[03/09 14:28:25    701] |  -0.833|   -0.833| -868.770| -870.927|    64.08%|   0:00:04.0| 1338.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/09 14:28:26    703] |  -0.832|   -0.832| -867.880| -870.054|    64.09%|   0:00:01.0| 1338.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 14:28:27    704] |  -0.831|   -0.831| -867.164| -869.354|    64.11%|   0:00:01.0| 1338.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 14:28:31    707] |  -0.830|   -0.830| -865.483| -867.673|    64.11%|   0:00:04.0| 1338.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_15_/D   |
[03/09 14:28:35    712] |  -0.828|   -0.828| -864.567| -866.782|    64.14%|   0:00:04.0| 1338.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_17_/D   |
[03/09 14:28:37    713] |  -0.827|   -0.827| -862.547| -864.780|    64.17%|   0:00:02.0| 1338.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/09 14:28:41    718] |  -0.827|   -0.827| -861.569| -863.801|    64.19%|   0:00:04.0| 1338.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 14:28:44    721] |  -0.826|   -0.826| -860.581| -862.813|    64.20%|   0:00:03.0| 1338.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 14:28:45    722] |  -0.825|   -0.825| -860.056| -862.308|    64.21%|   0:00:01.0| 1338.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 14:28:50    727] |  -0.824|   -0.824| -859.522| -861.778|    64.23%|   0:00:05.0| 1339.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/09 14:28:51    728] |  -0.823|   -0.823| -858.819| -861.075|    64.23%|   0:00:01.0| 1339.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/09 14:28:54    731] |  -0.822|   -0.822| -857.767| -860.023|    64.25%|   0:00:03.0| 1339.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_15_/D   |
[03/09 14:28:55    732] |  -0.822|   -0.822| -857.501| -859.774|    64.25%|   0:00:01.0| 1339.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/09 14:29:00    736] |  -0.821|   -0.821| -856.452| -858.742|    64.28%|   0:00:05.0| 1340.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 14:29:00    737] |  -0.820|   -0.820| -856.056| -858.346|    64.28%|   0:00:00.0| 1340.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_15_/D   |
[03/09 14:29:05    742] |  -0.819|   -0.819| -854.164| -856.473|    64.31%|   0:00:05.0| 1341.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_19_/D   |
[03/09 14:29:07    743] |  -0.818|   -0.818| -853.907| -856.223|    64.32%|   0:00:02.0| 1341.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/09 14:29:10    747] |  -0.818|   -0.818| -853.224| -855.540|    64.33%|   0:00:03.0| 1342.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_19_/D   |
[03/09 14:29:11    748] |  -0.817|   -0.817| -853.011| -855.327|    64.34%|   0:00:01.0| 1342.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/09 14:29:16    753] |  -0.817|   -0.817| -852.273| -854.633|    64.37%|   0:00:05.0| 1342.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 14:29:17    753] |  -0.816|   -0.816| -852.177| -854.536|    64.37%|   0:00:01.0| 1342.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/09 14:29:19    756] |  -0.816|   -0.816| -851.694| -854.054|    64.38%|   0:00:02.0| 1343.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_19_/D   |
[03/09 14:29:21    758] |  -0.815|   -0.815| -851.403| -853.763|    64.37%|   0:00:02.0| 1343.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_19_/D   |
[03/09 14:29:26    762] |  -0.815|   -0.815| -848.954| -851.314|    64.40%|   0:00:05.0| 1343.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_19_/D   |
[03/09 14:29:28    764] |  -0.814|   -0.814| -847.222| -849.582|    64.56%|   0:00:02.0| 1343.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_15_/D   |
[03/09 14:29:31    767] |  -0.813|   -0.813| -846.609| -848.969|    64.57%|   0:00:03.0| 1343.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 14:29:34    770] |  -0.813|   -0.813| -846.165| -848.529|    64.60%|   0:00:03.0| 1343.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 14:29:34    771] |  -0.813|   -0.813| -846.086| -848.450|    64.60%|   0:00:00.0| 1343.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 14:29:35    772] |  -0.811|   -0.811| -845.067| -847.431|    64.68%|   0:00:01.0| 1343.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_15_/D   |
[03/09 14:29:37    774] |  -0.810|   -0.810| -844.469| -846.850|    64.69%|   0:00:02.0| 1343.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_15_/D   |
[03/09 14:29:39    776] |  -0.809|   -0.809| -844.104| -846.484|    64.70%|   0:00:02.0| 1343.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_15_/D   |
[03/09 14:29:41    778] |  -0.808|   -0.808| -843.600| -845.998|    64.72%|   0:00:02.0| 1343.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/09 14:29:45    781] |  -0.808|   -0.808| -842.455| -844.884|    64.73%|   0:00:04.0| 1343.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/09 14:29:45    782] |  -0.807|   -0.807| -842.398| -844.828|    64.74%|   0:00:00.0| 1343.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_15_/D   |
[03/09 14:29:50    787] |  -0.807|   -0.807| -841.629| -844.069|    64.75%|   0:00:05.0| 1343.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 14:29:54    791] |  -0.807|   -0.807| -841.139| -843.596|    64.77%|   0:00:04.0| 1343.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 14:29:55    792] |  -0.807|   -0.807| -841.018| -843.475|    64.77%|   0:00:01.0| 1343.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 14:29:57    794] |  -0.806|   -0.806| -839.762| -842.219|    64.89%|   0:00:02.0| 1343.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 14:29:58    795] |  -0.806|   -0.806| -838.519| -840.976|    64.90%|   0:00:01.0| 1343.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 14:29:59    796] |  -0.805|   -0.805| -838.303| -840.760|    64.91%|   0:00:01.0| 1343.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 14:30:02    798] |  -0.804|   -0.804| -837.795| -840.252|    64.91%|   0:00:03.0| 1343.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_15_/D   |
[03/09 14:30:02    799] |  -0.804|   -0.804| -837.450| -839.907|    64.92%|   0:00:00.0| 1343.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_15_/D   |
[03/09 14:30:03    799] |  -0.804|   -0.804| -837.449| -839.906|    64.92%|   0:00:01.0| 1343.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_15_/D   |
[03/09 14:30:04    801] |  -0.803|   -0.803| -836.877| -839.334|    65.03%|   0:00:01.0| 1343.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_16_/D   |
[03/09 14:30:08    805] |  -0.802|   -0.802| -836.125| -838.597|    65.04%|   0:00:04.0| 1343.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_15_/D   |
[03/09 14:30:11    807] |  -0.802|   -0.802| -835.612| -838.083|    65.06%|   0:00:03.0| 1343.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_15_/D   |
[03/09 14:30:12    808] |  -0.801|   -0.801| -835.384| -837.855|    65.13%|   0:00:01.0| 1343.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_15_/D   |
[03/09 14:30:16    812] |  -0.800|   -0.800| -834.602| -837.090|    65.14%|   0:00:04.0| 1343.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 14:30:20    817] |  -0.800|   -0.800| -834.240| -836.762|    65.16%|   0:00:04.0| 1343.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 14:30:20    817] |  -0.800|   -0.800| -834.219| -836.741|    65.16%|   0:00:00.0| 1343.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 14:30:22    818] |  -0.799|   -0.799| -834.007| -836.529|    65.26%|   0:00:02.0| 1343.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_12_/D   |
[03/09 14:30:26    822] |  -0.799|   -0.799| -833.533| -836.055|    65.27%|   0:00:04.0| 1343.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_12_/D   |
[03/09 14:30:26    823] |  -0.799|   -0.799| -833.462| -835.984|    65.27%|   0:00:00.0| 1343.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_12_/D   |
[03/09 14:30:27    823] |  -0.799|   -0.799| -833.074| -835.597|    65.33%|   0:00:01.0| 1343.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 14:30:31    827] |  -0.798|   -0.798| -832.891| -835.431|    65.34%|   0:00:04.0| 1343.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/09 14:30:33    830] |  -0.798|   -0.798| -832.618| -835.157|    65.34%|   0:00:02.0| 1343.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 14:30:33    830] |  -0.798|   -0.798| -832.596| -835.136|    65.34%|   0:00:00.0| 1343.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 14:30:33    830] |  -0.798|   -0.798| -832.592| -835.132|    65.34%|   0:00:00.0| 1343.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 14:30:34    831] |  -0.798|   -0.798| -832.241| -834.780|    65.39%|   0:00:01.0| 1343.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 14:30:37    834] |  -0.797|   -0.797| -832.181| -834.720|    65.45%|   0:00:03.0| 1343.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/09 14:30:45    842] |  -0.797|   -0.797| -831.492| -834.048|    65.47%|   0:00:08.0| 1344.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 14:30:47    843] |  -0.797|   -0.797| -831.210| -833.767|    65.47%|   0:00:02.0| 1345.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 14:30:48    844] |  -0.795|   -0.795| -830.903| -833.459|    65.52%|   0:00:01.0| 1345.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_16_/D   |
[03/09 14:30:51    848] |  -0.795|   -0.795| -830.076| -832.632|    65.52%|   0:00:03.0| 1345.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_19_/D   |
[03/09 14:30:58    855] |  -0.794|   -0.794| -829.581| -832.154|    65.53%|   0:00:07.0| 1345.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_15_/D   |
[03/09 14:30:59    856] |  -0.794|   -0.794| -829.125| -831.698|    65.54%|   0:00:01.0| 1345.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_15_/D   |
[03/09 14:30:59    856] |  -0.794|   -0.794| -829.033| -831.606|    65.54%|   0:00:00.0| 1345.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_15_/D   |
[03/09 14:31:00    857] |  -0.794|   -0.794| -828.863| -831.437|    65.60%|   0:00:01.0| 1345.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 14:31:02    859] |  -0.793|   -0.793| -828.680| -831.253|    65.60%|   0:00:02.0| 1345.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 14:31:05    862] |  -0.793|   -0.793| -828.439| -831.013|    65.61%|   0:00:03.0| 1345.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 14:31:05    862] |  -0.793|   -0.793| -828.326| -830.899|    65.61%|   0:00:00.0| 1345.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 14:31:06    862] |  -0.793|   -0.793| -828.194| -830.785|    65.61%|   0:00:01.0| 1345.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 14:31:06    863] |  -0.792|   -0.792| -828.099| -830.690|    65.64%|   0:00:00.0| 1345.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_18_/D   |
[03/09 14:31:10    866] |  -0.792|   -0.792| -827.080| -829.670|    65.66%|   0:00:04.0| 1346.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 14:31:13    870] |  -0.792|   -0.792| -825.675| -828.266|    65.67%|   0:00:03.0| 1346.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 14:31:13    870] |  -0.792|   -0.792| -825.627| -828.217|    65.67%|   0:00:00.0| 1346.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 14:31:14    871] |  -0.791|   -0.791| -825.367| -827.961|    65.72%|   0:00:01.0| 1346.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/09 14:31:20    877] |  -0.790|   -0.790| -824.055| -826.649|    65.73%|   0:00:06.0| 1347.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_15_/D   |
[03/09 14:31:21    878] |  -0.790|   -0.790| -823.299| -825.911|    65.74%|   0:00:01.0| 1348.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_15_/D   |
[03/09 14:31:22    878] |  -0.790|   -0.790| -823.291| -825.903|    65.74%|   0:00:01.0| 1348.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_15_/D   |
[03/09 14:31:23    879] |  -0.789|   -0.789| -822.974| -825.586|    65.81%|   0:00:01.0| 1348.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 14:31:31    887] |  -0.789|   -0.789| -822.512| -825.124|    65.85%|   0:00:08.0| 1349.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 14:31:33    890] |  -0.789|   -0.789| -821.851| -824.468|    65.95%|   0:00:02.0| 1349.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 14:31:35    892] |  -0.787|   -0.787| -822.012| -824.629|    65.99%|   0:00:02.0| 1349.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 14:31:42    898] |  -0.787|   -0.787| -821.473| -824.090|    66.05%|   0:00:07.0| 1349.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 14:31:43    900] |  -0.787|   -0.787| -821.384| -824.001|    66.06%|   0:00:01.0| 1349.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 14:31:43    900] |  -0.787|   -0.787| -821.185| -823.802|    66.06%|   0:00:00.0| 1349.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 14:31:46    903] |  -0.786|   -0.786| -822.535| -825.152|    66.24%|   0:00:03.0| 1349.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_15_/D   |
[03/09 14:31:48    905] |  -0.786|   -0.786| -822.205| -824.822|    66.27%|   0:00:02.0| 1349.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_15_/D   |
[03/09 14:31:49    905] |  -0.786|   -0.786| -821.942| -824.559|    66.31%|   0:00:01.0| 1349.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_15_/D   |
[03/09 14:32:06    922] |  -0.788|   -0.788| -822.274| -824.925|    66.71%|   0:00:17.0| 1349.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 14:32:06    922] |  -0.788|   -0.788| -822.274| -824.925|    66.71%|   0:00:00.0| 1349.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 14:32:06    922] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 14:32:06    922] 
[03/09 14:32:06    922] *** Finish Core Optimize Step (cpu=0:05:32 real=0:05:32 mem=1349.7M) ***
[03/09 14:32:06    922] Active Path Group: default 
[03/09 14:32:06    922] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 14:32:06    922] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/09 14:32:06    922] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 14:32:06    922] |  -0.049|   -0.788|  -2.651| -824.925|    66.71%|   0:00:00.0| 1349.7M|   WC_VIEW|  default| mac_array_instance/col_idx_5__mac_col_inst/query_q |
[03/09 14:32:06    922] |        |         |        |         |          |            |        |          |         | _reg_23_/D                                         |
[03/09 14:32:06    923] |  -0.037|   -0.788|  -0.445| -822.719|    66.71%|   0:00:00.0| 1387.9M|   WC_VIEW|  default| psum_mem_instance/Q_reg_80_/D                      |
[03/09 14:32:06    923] |  -0.028|   -0.788|  -0.496| -822.771|    66.72%|   0:00:00.0| 1387.9M|   WC_VIEW|  default| psum_mem_instance/Q_reg_53_/D                      |
[03/09 14:32:06    923] |  -0.016|   -0.788|  -0.437| -822.711|    66.72%|   0:00:00.0| 1387.9M|   WC_VIEW|  default| psum_mem_instance/Q_reg_93_/D                      |
[03/09 14:32:06    923] |  -0.008|   -0.788|  -0.165| -822.439|    66.72%|   0:00:00.0| 1387.9M|   WC_VIEW|  default| psum_mem_instance/memory7_reg_147_/E               |
[03/09 14:32:06    923] |   0.003|   -0.788|   0.000| -822.275|    66.72%|   0:00:00.0| 1387.9M|   WC_VIEW|  default| psum_mem_instance/memory4_reg_157_/D               |
[03/09 14:32:07    923] |   0.012|   -0.788|   0.000| -822.275|    66.72%|   0:00:01.0| 1387.9M|   WC_VIEW|  default| psum_mem_instance/Q_reg_25_/D                      |
[03/09 14:32:07    923] |   0.020|   -0.788|   0.000| -822.275|    66.73%|   0:00:00.0| 1387.9M|   WC_VIEW|  default| psum_mem_instance/Q_reg_107_/D                     |
[03/09 14:32:07    923] |   0.020|   -0.788|   0.000| -822.275|    66.73%|   0:00:00.0| 1387.9M|   WC_VIEW|  default| psum_mem_instance/Q_reg_107_/D                     |
[03/09 14:32:07    923] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 14:32:07    923] 
[03/09 14:32:07    923] *** Finish Core Optimize Step (cpu=0:00:01.1 real=0:00:01.0 mem=1387.9M) ***
[03/09 14:32:07    924] 
[03/09 14:32:07    924] *** Finished Optimize Step Cumulative (cpu=0:05:33 real=0:05:33 mem=1387.9M) ***
[03/09 14:32:07    924] ** GigaOpt Optimizer WNS Slack -0.788 TNS Slack -822.275 Density 66.73
[03/09 14:32:07    924] Placement Snapshot: Density distribution:
[03/09 14:32:07    924] [1.00 -  +++]: 2 (0.38%)
[03/09 14:32:07    924] [0.95 - 1.00]: 0 (0.00%)
[03/09 14:32:07    924] [0.90 - 0.95]: 4 (0.76%)
[03/09 14:32:07    924] [0.85 - 0.90]: 2 (0.38%)
[03/09 14:32:07    924] [0.80 - 0.85]: 4 (0.76%)
[03/09 14:32:07    924] [0.75 - 0.80]: 5 (0.95%)
[03/09 14:32:07    924] [0.70 - 0.75]: 8 (1.51%)
[03/09 14:32:07    924] [0.65 - 0.70]: 11 (2.08%)
[03/09 14:32:07    924] [0.60 - 0.65]: 12 (2.27%)
[03/09 14:32:07    924] [0.55 - 0.60]: 29 (5.48%)
[03/09 14:32:07    924] [0.50 - 0.55]: 29 (5.48%)
[03/09 14:32:07    924] [0.45 - 0.50]: 60 (11.34%)
[03/09 14:32:07    924] [0.40 - 0.45]: 62 (11.72%)
[03/09 14:32:07    924] [0.35 - 0.40]: 78 (14.74%)
[03/09 14:32:07    924] [0.30 - 0.35]: 42 (7.94%)
[03/09 14:32:07    924] [0.25 - 0.30]: 45 (8.51%)
[03/09 14:32:07    924] [0.20 - 0.25]: 50 (9.45%)
[03/09 14:32:07    924] [0.15 - 0.20]: 43 (8.13%)
[03/09 14:32:07    924] [0.10 - 0.15]: 25 (4.73%)
[03/09 14:32:07    924] [0.05 - 0.10]: 13 (2.46%)
[03/09 14:32:07    924] [0.00 - 0.05]: 5 (0.95%)
[03/09 14:32:07    924] Begin: Area Reclaim Optimization
[03/09 14:32:07    924] Reclaim Optimization WNS Slack -0.788  TNS Slack -822.275 Density 66.73
[03/09 14:32:07    924] +----------+---------+--------+--------+------------+--------+
[03/09 14:32:07    924] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/09 14:32:07    924] +----------+---------+--------+--------+------------+--------+
[03/09 14:32:07    924] |    66.73%|        -|  -0.788|-822.275|   0:00:00.0| 1387.9M|
[03/09 14:32:09    926] |    66.55%|       87|  -0.790|-823.110|   0:00:02.0| 1387.9M|
[03/09 14:32:14    931] |    66.26%|      517|  -0.789|-823.969|   0:00:05.0| 1387.9M|
[03/09 14:32:15    931] |    66.26%|        1|  -0.789|-823.969|   0:00:01.0| 1387.9M|
[03/09 14:32:15    931] |    66.26%|        0|  -0.789|-823.969|   0:00:00.0| 1387.9M|
[03/09 14:32:15    931] +----------+---------+--------+--------+------------+--------+
[03/09 14:32:15    931] Reclaim Optimization End WNS Slack -0.789  TNS Slack -823.969 Density 66.26
[03/09 14:32:15    931] 
[03/09 14:32:15    931] ** Summary: Restruct = 0 Buffer Deletion = 66 Declone = 24 Resize = 418 **
[03/09 14:32:15    931] --------------------------------------------------------------
[03/09 14:32:15    931] |                                   | Total     | Sequential |
[03/09 14:32:15    931] --------------------------------------------------------------
[03/09 14:32:15    931] | Num insts resized                 |     417  |       0    |
[03/09 14:32:15    931] | Num insts undone                  |     100  |       0    |
[03/09 14:32:15    931] | Num insts Downsized               |     417  |       0    |
[03/09 14:32:15    931] | Num insts Samesized               |       0  |       0    |
[03/09 14:32:15    931] | Num insts Upsized                 |       0  |       0    |
[03/09 14:32:15    931] | Num multiple commits+uncommits    |       1  |       -    |
[03/09 14:32:15    931] --------------------------------------------------------------
[03/09 14:32:15    931] **** Begin NDR-Layer Usage Statistics ****
[03/09 14:32:15    931] Layer 7 has 493 constrained nets 
[03/09 14:32:15    931] **** End NDR-Layer Usage Statistics ****
[03/09 14:32:15    931] ** Finished Core Area Reclaim Optimization (cpu = 0:00:07.7) (real = 0:00:08.0) **
[03/09 14:32:15    931] *** Finished Area Reclaim Optimization (cpu=0:00:08, real=0:00:08, mem=1349.74M, totSessionCpu=0:15:32).
[03/09 14:32:15    931] Placement Snapshot: Density distribution:
[03/09 14:32:15    931] [1.00 -  +++]: 2 (0.38%)
[03/09 14:32:15    931] [0.95 - 1.00]: 0 (0.00%)
[03/09 14:32:15    931] [0.90 - 0.95]: 5 (0.95%)
[03/09 14:32:15    931] [0.85 - 0.90]: 1 (0.19%)
[03/09 14:32:15    931] [0.80 - 0.85]: 5 (0.95%)
[03/09 14:32:15    931] [0.75 - 0.80]: 5 (0.95%)
[03/09 14:32:15    931] [0.70 - 0.75]: 7 (1.32%)
[03/09 14:32:15    931] [0.65 - 0.70]: 11 (2.08%)
[03/09 14:32:15    931] [0.60 - 0.65]: 12 (2.27%)
[03/09 14:32:15    931] [0.55 - 0.60]: 32 (6.05%)
[03/09 14:32:15    931] [0.50 - 0.55]: 27 (5.10%)
[03/09 14:32:15    931] [0.45 - 0.50]: 60 (11.34%)
[03/09 14:32:15    931] [0.40 - 0.45]: 63 (11.91%)
[03/09 14:32:15    931] [0.35 - 0.40]: 80 (15.12%)
[03/09 14:32:15    931] [0.30 - 0.35]: 45 (8.51%)
[03/09 14:32:15    931] [0.25 - 0.30]: 43 (8.13%)
[03/09 14:32:15    931] [0.20 - 0.25]: 51 (9.64%)
[03/09 14:32:15    931] [0.15 - 0.20]: 42 (7.94%)
[03/09 14:32:15    931] [0.10 - 0.15]: 26 (4.91%)
[03/09 14:32:15    931] [0.05 - 0.10]: 8 (1.51%)
[03/09 14:32:15    931] [0.00 - 0.05]: 4 (0.76%)
[03/09 14:32:15    931] *** Starting refinePlace (0:15:32 mem=1381.8M) ***
[03/09 14:32:15    931] Total net bbox length = 4.253e+05 (1.812e+05 2.441e+05) (ext = 1.646e+04)
[03/09 14:32:15    931] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 14:32:15    931] default core: bins with density >  0.75 = 31.4 % ( 181 / 576 )
[03/09 14:32:15    931] Density distribution unevenness ratio = 10.391%
[03/09 14:32:15    931] RPlace IncrNP: Rollback Lev = -3
[03/09 14:32:15    931] RPlace: Density =1.055556, incremental np is triggered.
[03/09 14:32:15    932] nrCritNet: 1.95% ( 539 / 27608 ) cutoffSlk: -800.4ps stdDelay: 14.2ps
[03/09 14:32:17    933] default core: bins with density >  0.75 = 32.6 % ( 188 / 576 )
[03/09 14:32:17    933] Density distribution unevenness ratio = 10.206%
[03/09 14:32:17    933] RPlace postIncrNP: Density = 1.055556 -> 0.995556.
[03/09 14:32:17    933] RPlace postIncrNP Info: Density distribution changes:
[03/09 14:32:17    933] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[03/09 14:32:17    933] [1.05 - 1.10] :	 1 (0.17%) -> 0 (0.00%)
[03/09 14:32:17    933] [1.00 - 1.05] :	 3 (0.52%) -> 0 (0.00%)
[03/09 14:32:17    933] [0.95 - 1.00] :	 7 (1.22%) -> 5 (0.87%)
[03/09 14:32:17    933] [0.90 - 0.95] :	 23 (3.99%) -> 21 (3.65%)
[03/09 14:32:17    933] [0.85 - 0.90] :	 47 (8.16%) -> 39 (6.77%)
[03/09 14:32:17    933] [0.80 - 0.85] :	 54 (9.38%) -> 75 (13.02%)
[03/09 14:32:17    933] [CPU] RefinePlace/IncrNP (cpu=0:00:02.0, real=0:00:02.0, mem=1392.0MB) @(0:15:32 - 0:15:34).
[03/09 14:32:17    933] Move report: incrNP moves 2366 insts, mean move: 4.28 um, max move: 25.00 um
[03/09 14:32:17    933] 	Max move on inst (mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_2387_0): (266.80, 371.80) --> (261.60, 391.60)
[03/09 14:32:17    933] Move report: Timing Driven Placement moves 2366 insts, mean move: 4.28 um, max move: 25.00 um
[03/09 14:32:17    933] 	Max move on inst (mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_2387_0): (266.80, 371.80) --> (261.60, 391.60)
[03/09 14:32:17    933] 	Runtime: CPU: 0:00:02.0 REAL: 0:00:02.0 MEM: 1392.0MB
[03/09 14:32:17    933] Starting refinePlace ...
[03/09 14:32:17    933] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 14:32:17    934] default core: bins with density >  0.75 = 32.3 % ( 186 / 576 )
[03/09 14:32:17    934] Density distribution unevenness ratio = 10.184%
[03/09 14:32:17    934]   Spread Effort: high, pre-route mode, useDDP on.
[03/09 14:32:17    934] [CPU] RefinePlace/preRPlace (cpu=0:00:00.5, real=0:00:00.0, mem=1392.0MB) @(0:15:34 - 0:15:34).
[03/09 14:32:17    934] Move report: preRPlace moves 6145 insts, mean move: 0.77 um, max move: 7.80 um
[03/09 14:32:17    934] 	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U1182): (382.20, 389.80) --> (378.00, 386.20)
[03/09 14:32:17    934] 	Length: 28 sites, height: 1 rows, site name: core, cell type: FA1D1
[03/09 14:32:17    934] Move report: Detail placement moves 6145 insts, mean move: 0.77 um, max move: 7.80 um
[03/09 14:32:17    934] 	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U1182): (382.20, 389.80) --> (378.00, 386.20)
[03/09 14:32:17    934] 	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1392.0MB
[03/09 14:32:17    934] Statistics of distance of Instance movement in refine placement:
[03/09 14:32:17    934]   maximum (X+Y) =        25.00 um
[03/09 14:32:17    934]   inst (mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_2387_0) with max move: (266.8, 371.8) -> (261.6, 391.6)
[03/09 14:32:17    934]   mean    (X+Y) =         1.90 um
[03/09 14:32:17    934] Total instances flipped for legalization: 23
[03/09 14:32:17    934] Summary Report:
[03/09 14:32:17    934] Instances move: 7642 (out of 25487 movable)
[03/09 14:32:17    934] Mean displacement: 1.90 um
[03/09 14:32:17    934] Max displacement: 25.00 um (Instance: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_2387_0) (266.8, 371.8) -> (261.6, 391.6)
[03/09 14:32:17    934] 	Length: 4 sites, height: 1 rows, site name: core, cell type: CKND2
[03/09 14:32:17    934] Total instances moved : 7642
[03/09 14:32:17    934] Total net bbox length = 4.318e+05 (1.856e+05 2.462e+05) (ext = 1.646e+04)
[03/09 14:32:17    934] Runtime: CPU: 0:00:02.6 REAL: 0:00:02.0 MEM: 1392.0MB
[03/09 14:32:17    934] [CPU] RefinePlace/total (cpu=0:00:02.6, real=0:00:02.0, mem=1392.0MB) @(0:15:32 - 0:15:35).
[03/09 14:32:17    934] *** Finished refinePlace (0:15:35 mem=1392.0M) ***
[03/09 14:32:17    934] Finished re-routing un-routed nets (0:00:00.0 1392.0M)
[03/09 14:32:17    934] 
[03/09 14:32:18    934] 
[03/09 14:32:18    934] Density : 0.6626
[03/09 14:32:18    934] Max route overflow : 0.0000
[03/09 14:32:18    934] 
[03/09 14:32:18    934] 
[03/09 14:32:18    934] *** Finish Physical Update (cpu=0:00:03.2 real=0:00:03.0 mem=1392.0M) ***
[03/09 14:32:18    935] ** GigaOpt Optimizer WNS Slack -0.804 TNS Slack -828.073 Density 66.26
[03/09 14:32:18    935] Skipped Place ECO bump recovery (WNS opt)
[03/09 14:32:18    935] Optimizer WNS Pass 1
[03/09 14:32:18    935] Active Path Group: reg2reg  
[03/09 14:32:18    935] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 14:32:18    935] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/09 14:32:18    935] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 14:32:18    935] |  -0.804|   -0.804|-828.073| -828.073|    66.26%|   0:00:00.0| 1392.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_17_/D   |
[03/09 14:32:18    935] |  -0.797|   -0.797|-827.870| -827.870|    66.26%|   0:00:00.0| 1392.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 14:32:21    938] |  -0.790|   -0.790|-825.957| -825.957|    66.27%|   0:00:03.0| 1392.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_19_/D   |
[03/09 14:32:27    944] |  -0.786|   -0.786|-823.463| -823.463|    66.27%|   0:00:06.0| 1385.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 14:32:37    954] |  -0.786|   -0.786|-823.152| -823.152|    66.28%|   0:00:10.0| 1385.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 14:32:40    957] |  -0.786|   -0.786|-822.693| -822.693|    66.29%|   0:00:03.0| 1385.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 14:32:43    960] |  -0.786|   -0.786|-822.482| -822.482|    66.29%|   0:00:03.0| 1385.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 14:32:43    960] |  -0.786|   -0.786|-822.479| -822.479|    66.29%|   0:00:00.0| 1385.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 14:32:44    961] |  -0.783|   -0.783|-822.251| -822.251|    66.32%|   0:00:01.0| 1385.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 14:33:01    978] |  -0.781|   -0.781|-820.929| -820.929|    66.34%|   0:00:17.0| 1387.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/09 14:33:23   1000] |  -0.781|   -0.781|-820.425| -820.425|    66.37%|   0:00:22.0| 1388.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/09 14:33:25   1002] |  -0.781|   -0.781|-820.371| -820.371|    66.38%|   0:00:02.0| 1388.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/09 14:33:25   1002] |  -0.781|   -0.781|-820.240| -820.240|    66.38%|   0:00:00.0| 1388.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/09 14:33:28   1005] |  -0.778|   -0.778|-819.286| -819.286|    66.52%|   0:00:03.0| 1388.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 14:33:59   1036] |  -0.777|   -0.777|-818.341| -818.341|    66.55%|   0:00:31.0| 1398.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 14:34:19   1055] |  -0.777|   -0.777|-817.794| -817.794|    66.58%|   0:00:20.0| 1398.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 14:34:19   1056] |  -0.777|   -0.777|-817.794| -817.794|    66.58%|   0:00:00.0| 1398.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 14:34:22   1058] |  -0.777|   -0.777|-817.770| -817.770|    66.58%|   0:00:03.0| 1398.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 14:34:22   1059] |  -0.777|   -0.777|-817.703| -817.703|    66.59%|   0:00:00.0| 1398.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 14:34:26   1063] |  -0.778|   -0.778|-817.497| -817.497|    66.75%|   0:00:04.0| 1398.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_19_/D   |
[03/09 14:34:28   1065] |  -0.778|   -0.778|-817.373| -817.373|    66.78%|   0:00:02.0| 1398.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_13_/D   |
[03/09 14:34:28   1065] |  -0.775|   -0.775|-817.056| -817.056|    66.78%|   0:00:00.0| 1398.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 14:34:48   1084] |  -0.775|   -0.775|-816.578| -816.578|    66.81%|   0:00:20.0| 1402.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 14:34:49   1086] |  -0.775|   -0.775|-816.517| -816.517|    66.82%|   0:00:01.0| 1402.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 14:34:51   1088] |  -0.775|   -0.775|-816.123| -816.123|    66.93%|   0:00:02.0| 1402.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 14:35:10   1107] |  -0.777|   -0.777|-815.995| -815.995|    66.97%|   0:00:19.0| 1404.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 14:35:14   1111] |  -0.777|   -0.777|-815.740| -815.740|    67.01%|   0:00:04.0| 1404.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 14:35:15   1112] |  -0.775|   -0.775|-815.811| -815.811|    67.03%|   0:00:01.0| 1404.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 14:35:16   1113] |  -0.776|   -0.776|-815.754| -815.754|    67.03%|   0:00:01.0| 1404.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 14:35:16   1113] |  -0.776|   -0.776|-815.701| -815.701|    67.03%|   0:00:00.0| 1404.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 14:35:16   1113] |  -0.776|   -0.776|-815.680| -815.680|    67.04%|   0:00:00.0| 1404.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 14:35:17   1114] |  -0.777|   -0.777|-815.624| -815.624|    67.09%|   0:00:01.0| 1404.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 14:35:18   1114] |  -0.777|   -0.777|-815.769| -815.769|    67.12%|   0:00:01.0| 1404.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 14:35:18   1114] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 14:35:18   1114] 
[03/09 14:35:18   1114] *** Finish Core Optimize Step (cpu=0:03:00 real=0:03:00 mem=1404.9M) ***
[03/09 14:35:18   1114] Active Path Group: default 
[03/09 14:35:18   1114] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 14:35:18   1114] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/09 14:35:18   1114] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 14:35:18   1114] |   0.006|   -0.777|   0.000| -815.769|    67.12%|   0:00:00.0| 1404.9M|   WC_VIEW|  default| mac_array_instance/col_idx_4__mac_col_inst/query_q |
[03/09 14:35:18   1114] |        |         |        |         |          |            |        |          |         | _reg_19_/D                                         |
[03/09 14:35:18   1114] |   0.017|   -0.777|   0.000| -815.768|    67.12%|   0:00:00.0| 1404.9M|   WC_VIEW|  default| mac_array_instance/col_idx_5__mac_col_inst/query_q |
[03/09 14:35:18   1114] |        |         |        |         |          |            |        |          |         | _reg_19_/D                                         |
[03/09 14:35:18   1114] |   0.017|   -0.777|   0.000| -815.769|    67.12%|   0:00:00.0| 1404.9M|   WC_VIEW|  default| mac_array_instance/col_idx_5__mac_col_inst/query_q |
[03/09 14:35:18   1114] |        |         |        |         |          |            |        |          |         | _reg_19_/D                                         |
[03/09 14:35:18   1114] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 14:35:18   1114] 
[03/09 14:35:18   1114] *** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1404.9M) ***
[03/09 14:35:18   1114] 
[03/09 14:35:18   1114] *** Finished Optimize Step Cumulative (cpu=0:03:00 real=0:03:00 mem=1404.9M) ***
[03/09 14:35:18   1114] ** GigaOpt Optimizer WNS Slack -0.777 TNS Slack -815.769 Density 67.12
[03/09 14:35:18   1114] Placement Snapshot: Density distribution:
[03/09 14:35:18   1114] [1.00 -  +++]: 2 (0.38%)
[03/09 14:35:18   1114] [0.95 - 1.00]: 0 (0.00%)
[03/09 14:35:18   1114] [0.90 - 0.95]: 3 (0.57%)
[03/09 14:35:18   1114] [0.85 - 0.90]: 3 (0.57%)
[03/09 14:35:18   1114] [0.80 - 0.85]: 4 (0.76%)
[03/09 14:35:18   1114] [0.75 - 0.80]: 7 (1.32%)
[03/09 14:35:18   1114] [0.70 - 0.75]: 6 (1.13%)
[03/09 14:35:18   1114] [0.65 - 0.70]: 11 (2.08%)
[03/09 14:35:18   1114] [0.60 - 0.65]: 12 (2.27%)
[03/09 14:35:18   1114] [0.55 - 0.60]: 30 (5.67%)
[03/09 14:35:18   1114] [0.50 - 0.55]: 27 (5.10%)
[03/09 14:35:18   1114] [0.45 - 0.50]: 55 (10.40%)
[03/09 14:35:18   1114] [0.40 - 0.45]: 64 (12.10%)
[03/09 14:35:18   1114] [0.35 - 0.40]: 70 (13.23%)
[03/09 14:35:18   1114] [0.30 - 0.35]: 45 (8.51%)
[03/09 14:35:18   1114] [0.25 - 0.30]: 38 (7.18%)
[03/09 14:35:18   1114] [0.20 - 0.25]: 66 (12.48%)
[03/09 14:35:18   1114] [0.15 - 0.20]: 41 (7.75%)
[03/09 14:35:18   1114] [0.10 - 0.15]: 33 (6.24%)
[03/09 14:35:18   1114] [0.05 - 0.10]: 11 (2.08%)
[03/09 14:35:18   1114] [0.00 - 0.05]: 1 (0.19%)
[03/09 14:35:18   1115] Begin: Area Reclaim Optimization
[03/09 14:35:18   1115] Reclaim Optimization WNS Slack -0.777  TNS Slack -815.769 Density 67.12
[03/09 14:35:18   1115] +----------+---------+--------+--------+------------+--------+
[03/09 14:35:18   1115] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/09 14:35:18   1115] +----------+---------+--------+--------+------------+--------+
[03/09 14:35:18   1115] |    67.12%|        -|  -0.777|-815.769|   0:00:00.0| 1404.9M|
[03/09 14:35:20   1116] |    67.09%|       33|  -0.777|-815.244|   0:00:02.0| 1404.9M|
[03/09 14:35:24   1121] |    66.90%|      366|  -0.773|-814.627|   0:00:04.0| 1404.9M|
[03/09 14:35:24   1121] |    66.89%|        6|  -0.773|-814.625|   0:00:00.0| 1404.9M|
[03/09 14:35:24   1121] |    66.89%|        0|  -0.773|-814.625|   0:00:00.0| 1404.9M|
[03/09 14:35:24   1121] +----------+---------+--------+--------+------------+--------+
[03/09 14:35:24   1121] Reclaim Optimization End WNS Slack -0.773  TNS Slack -814.625 Density 66.89
[03/09 14:35:24   1121] 
[03/09 14:35:24   1121] ** Summary: Restruct = 0 Buffer Deletion = 18 Declone = 16 Resize = 284 **
[03/09 14:35:24   1121] --------------------------------------------------------------
[03/09 14:35:24   1121] |                                   | Total     | Sequential |
[03/09 14:35:24   1121] --------------------------------------------------------------
[03/09 14:35:24   1121] | Num insts resized                 |     278  |       0    |
[03/09 14:35:24   1121] | Num insts undone                  |      88  |       0    |
[03/09 14:35:24   1121] | Num insts Downsized               |     278  |       0    |
[03/09 14:35:24   1121] | Num insts Samesized               |       0  |       0    |
[03/09 14:35:24   1121] | Num insts Upsized                 |       0  |       0    |
[03/09 14:35:24   1121] | Num multiple commits+uncommits    |       6  |       -    |
[03/09 14:35:24   1121] --------------------------------------------------------------
[03/09 14:35:24   1121] **** Begin NDR-Layer Usage Statistics ****
[03/09 14:35:24   1121] Layer 7 has 506 constrained nets 
[03/09 14:35:24   1121] **** End NDR-Layer Usage Statistics ****
[03/09 14:35:24   1121] ** Finished Core Area Reclaim Optimization (cpu = 0:00:06.2) (real = 0:00:06.0) **
[03/09 14:35:24   1121] *** Finished Area Reclaim Optimization (cpu=0:00:06, real=0:00:06, mem=1404.88M, totSessionCpu=0:18:41).
[03/09 14:35:24   1121] Placement Snapshot: Density distribution:
[03/09 14:35:24   1121] [1.00 -  +++]: 2 (0.38%)
[03/09 14:35:24   1121] [0.95 - 1.00]: 0 (0.00%)
[03/09 14:35:24   1121] [0.90 - 0.95]: 3 (0.57%)
[03/09 14:35:24   1121] [0.85 - 0.90]: 3 (0.57%)
[03/09 14:35:24   1121] [0.80 - 0.85]: 4 (0.76%)
[03/09 14:35:24   1121] [0.75 - 0.80]: 7 (1.32%)
[03/09 14:35:24   1121] [0.70 - 0.75]: 6 (1.13%)
[03/09 14:35:24   1121] [0.65 - 0.70]: 11 (2.08%)
[03/09 14:35:24   1121] [0.60 - 0.65]: 12 (2.27%)
[03/09 14:35:24   1121] [0.55 - 0.60]: 30 (5.67%)
[03/09 14:35:24   1121] [0.50 - 0.55]: 27 (5.10%)
[03/09 14:35:24   1121] [0.45 - 0.50]: 55 (10.40%)
[03/09 14:35:24   1121] [0.40 - 0.45]: 64 (12.10%)
[03/09 14:35:24   1121] [0.35 - 0.40]: 71 (13.42%)
[03/09 14:35:24   1121] [0.30 - 0.35]: 46 (8.70%)
[03/09 14:35:24   1121] [0.25 - 0.30]: 39 (7.37%)
[03/09 14:35:24   1121] [0.20 - 0.25]: 65 (12.29%)
[03/09 14:35:24   1121] [0.15 - 0.20]: 48 (9.07%)
[03/09 14:35:24   1121] [0.10 - 0.15]: 26 (4.91%)
[03/09 14:35:24   1121] [0.05 - 0.10]: 10 (1.89%)
[03/09 14:35:24   1121] [0.00 - 0.05]: 0 (0.00%)
[03/09 14:35:24   1121] *** Starting refinePlace (0:18:41 mem=1404.9M) ***
[03/09 14:35:24   1121] Total net bbox length = 4.342e+05 (1.872e+05 2.470e+05) (ext = 1.646e+04)
[03/09 14:35:24   1121] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 14:35:24   1121] default core: bins with density >  0.75 = 33.2 % ( 191 / 576 )
[03/09 14:35:24   1121] Density distribution unevenness ratio = 10.436%
[03/09 14:35:24   1121] RPlace IncrNP: Rollback Lev = -3
[03/09 14:35:24   1121] RPlace: Density =1.007778, incremental np is triggered.
[03/09 14:35:24   1121] nrCritNet: 1.98% ( 553 / 27894 ) cutoffSlk: -789.3ps stdDelay: 14.2ps
[03/09 14:35:25   1122] default core: bins with density >  0.75 = 33.3 % ( 192 / 576 )
[03/09 14:35:25   1122] Density distribution unevenness ratio = 10.357%
[03/09 14:35:25   1122] RPlace postIncrNP: Density = 1.007778 -> 0.988889.
[03/09 14:35:25   1122] RPlace postIncrNP Info: Density distribution changes:
[03/09 14:35:25   1122] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[03/09 14:35:25   1122] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[03/09 14:35:25   1122] [1.00 - 1.05] :	 1 (0.17%) -> 0 (0.00%)
[03/09 14:35:25   1122] [0.95 - 1.00] :	 5 (0.87%) -> 5 (0.87%)
[03/09 14:35:25   1122] [0.90 - 0.95] :	 29 (5.03%) -> 27 (4.69%)
[03/09 14:35:25   1122] [0.85 - 0.90] :	 53 (9.20%) -> 53 (9.20%)
[03/09 14:35:25   1122] [0.80 - 0.85] :	 64 (11.11%) -> 67 (11.63%)
[03/09 14:35:25   1122] [CPU] RefinePlace/IncrNP (cpu=0:00:01.4, real=0:00:01.0, mem=1414.2MB) @(0:18:42 - 0:18:43).
[03/09 14:35:25   1122] Move report: incrNP moves 270 insts, mean move: 5.42 um, max move: 21.40 um
[03/09 14:35:25   1122] 	Max move on inst (mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_46_): (394.00, 314.20) --> (399.20, 330.40)
[03/09 14:35:25   1122] Move report: Timing Driven Placement moves 270 insts, mean move: 5.42 um, max move: 21.40 um
[03/09 14:35:25   1122] 	Max move on inst (mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_46_): (394.00, 314.20) --> (399.20, 330.40)
[03/09 14:35:25   1122] 	Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 1414.2MB
[03/09 14:35:25   1122] Starting refinePlace ...
[03/09 14:35:25   1122] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 14:35:25   1122] default core: bins with density >  0.75 = 33.3 % ( 192 / 576 )
[03/09 14:35:25   1122] Density distribution unevenness ratio = 10.348%
[03/09 14:35:26   1123]   Spread Effort: high, pre-route mode, useDDP on.
[03/09 14:35:26   1123] [CPU] RefinePlace/preRPlace (cpu=0:00:00.5, real=0:00:01.0, mem=1414.2MB) @(0:18:43 - 0:18:43).
[03/09 14:35:26   1123] Move report: preRPlace moves 2903 insts, mean move: 0.72 um, max move: 5.00 um
[03/09 14:35:26   1123] 	Max move on inst (mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1131): (340.60, 276.40) --> (339.20, 272.80)
[03/09 14:35:26   1123] 	Length: 12 sites, height: 1 rows, site name: core, cell type: OAI22D2
[03/09 14:35:26   1123] Move report: Detail placement moves 2903 insts, mean move: 0.72 um, max move: 5.00 um
[03/09 14:35:26   1123] 	Max move on inst (mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1131): (340.60, 276.40) --> (339.20, 272.80)
[03/09 14:35:26   1123] 	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1414.2MB
[03/09 14:35:26   1123] Statistics of distance of Instance movement in refine placement:
[03/09 14:35:26   1123]   maximum (X+Y) =        21.40 um
[03/09 14:35:26   1123]   inst (mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_46_) with max move: (394, 314.2) -> (399.2, 330.4)
[03/09 14:35:26   1123]   mean    (X+Y) =         1.14 um
[03/09 14:35:26   1123] Total instances flipped for legalization: 4
[03/09 14:35:26   1123] Summary Report:
[03/09 14:35:26   1123] Instances move: 3055 (out of 25787 movable)
[03/09 14:35:26   1123] Mean displacement: 1.14 um
[03/09 14:35:26   1123] Max displacement: 21.40 um (Instance: mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_46_) (394, 314.2) -> (399.2, 330.4)
[03/09 14:35:26   1123] 	Length: 23 sites, height: 1 rows, site name: core, cell type: DFQD4
[03/09 14:35:26   1123] Total instances moved : 3055
[03/09 14:35:26   1123] Total net bbox length = 4.361e+05 (1.885e+05 2.477e+05) (ext = 1.646e+04)
[03/09 14:35:26   1123] Runtime: CPU: 0:00:01.9 REAL: 0:00:02.0 MEM: 1414.2MB
[03/09 14:35:26   1123] [CPU] RefinePlace/total (cpu=0:00:01.9, real=0:00:02.0, mem=1414.2MB) @(0:18:41 - 0:18:43).
[03/09 14:35:26   1123] *** Finished refinePlace (0:18:43 mem=1414.2M) ***
[03/09 14:35:26   1123] Finished re-routing un-routed nets (0:00:00.0 1414.2M)
[03/09 14:35:26   1123] 
[03/09 14:35:26   1123] 
[03/09 14:35:26   1123] Density : 0.6690
[03/09 14:35:26   1123] Max route overflow : 0.0000
[03/09 14:35:26   1123] 
[03/09 14:35:26   1123] 
[03/09 14:35:26   1123] *** Finish Physical Update (cpu=0:00:02.5 real=0:00:02.0 mem=1414.2M) ***
[03/09 14:35:26   1123] ** GigaOpt Optimizer WNS Slack -0.801 TNS Slack -816.791 Density 66.90
[03/09 14:35:26   1123] Skipped Place ECO bump recovery (WNS opt)
[03/09 14:35:26   1123] Optimizer WNS Pass 2
[03/09 14:35:27   1124] Active Path Group: reg2reg  
[03/09 14:35:27   1124] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 14:35:27   1124] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/09 14:35:27   1124] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 14:35:27   1124] |  -0.801|   -0.801|-816.791| -816.791|    66.90%|   0:00:00.0| 1414.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 14:35:27   1124] |  -0.791|   -0.791|-815.807| -815.807|    66.90%|   0:00:00.0| 1414.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_19_/D   |
[03/09 14:35:29   1126] |  -0.787|   -0.787|-815.547| -815.547|    66.91%|   0:00:02.0| 1414.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 14:35:29   1126] |  -0.779|   -0.779|-814.993| -814.993|    66.91%|   0:00:00.0| 1409.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 14:35:33   1130] |  -0.775|   -0.775|-814.823| -814.823|    66.91%|   0:00:04.0| 1409.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_19_/D   |
[03/09 14:35:51   1148] |  -0.775|   -0.775|-814.584| -814.584|    66.92%|   0:00:18.0| 1409.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 14:35:56   1153] |  -0.775|   -0.775|-814.497| -814.497|    66.93%|   0:00:05.0| 1409.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 14:35:57   1154] |  -0.777|   -0.777|-813.967| -813.967|    66.98%|   0:00:01.0| 1409.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 14:35:57   1154] |  -0.772|   -0.772|-813.724| -813.724|    66.98%|   0:00:00.0| 1409.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 14:36:30   1187] |  -0.772|   -0.772|-812.804| -812.804|    67.01%|   0:00:33.0| 1409.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 14:36:33   1190] |  -0.772|   -0.772|-812.770| -812.770|    67.01%|   0:00:03.0| 1409.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 14:36:35   1192] |  -0.770|   -0.770|-812.213| -812.213|    67.10%|   0:00:02.0| 1409.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 14:37:00   1217] |  -0.770|   -0.770|-811.414| -811.414|    67.12%|   0:00:25.0| 1409.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 14:37:04   1221] |  -0.770|   -0.770|-811.177| -811.177|    67.13%|   0:00:04.0| 1409.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 14:37:07   1224] |  -0.769|   -0.769|-810.308| -810.308|    67.25%|   0:00:03.0| 1409.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/09 14:37:30   1247] |  -0.769|   -0.769|-809.823| -809.823|    67.27%|   0:00:23.0| 1409.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/09 14:37:31   1248] |  -0.769|   -0.769|-809.673| -809.673|    67.27%|   0:00:01.0| 1409.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/09 14:37:35   1252] |  -0.768|   -0.768|-809.118| -809.118|    67.38%|   0:00:04.0| 1409.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/09 14:37:52   1269] |  -0.768|   -0.768|-808.895| -808.895|    67.41%|   0:00:17.0| 1407.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/09 14:37:54   1271] |  -0.768|   -0.768|-808.766| -808.766|    67.43%|   0:00:02.0| 1407.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/09 14:37:56   1273] |  -0.766|   -0.766|-808.367| -808.367|    67.49%|   0:00:02.0| 1407.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_13_/D   |
[03/09 14:38:00   1277] |  -0.766|   -0.766|-807.893| -807.893|    67.53%|   0:00:04.0| 1407.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_13_/D   |
[03/09 14:38:00   1277] |  -0.766|   -0.766|-807.521| -807.521|    67.54%|   0:00:00.0| 1407.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_13_/D   |
[03/09 14:38:04   1281] |  -0.765|   -0.765|-806.860| -806.860|    67.68%|   0:00:04.0| 1407.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/09 14:38:05   1282] |  -0.765|   -0.765|-806.643| -806.643|    67.72%|   0:00:01.0| 1407.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/09 14:38:05   1282] |  -0.765|   -0.765|-806.404| -806.404|    67.73%|   0:00:00.0| 1407.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/09 14:38:10   1287] |  -0.766|   -0.766|-805.594| -805.594|    67.83%|   0:00:05.0| 1408.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_15_/D   |
[03/09 14:38:12   1289] |  -0.765|   -0.765|-805.237| -805.237|    67.87%|   0:00:02.0| 1408.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_15_/D   |
[03/09 14:38:13   1290] |  -0.765|   -0.765|-805.490| -805.490|    67.88%|   0:00:01.0| 1408.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_15_/D   |
[03/09 14:38:13   1290] Analyzing useful skew in preCTS mode ...
[03/09 14:38:13   1290] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_13_/CP
[03/09 14:38:13   1290] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_/CP
[03/09 14:38:13   1290] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_/CP
[03/09 14:38:13   1290] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_/CP
[03/09 14:38:13   1290] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_/CP
[03/09 14:38:13   1290] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_/CP
[03/09 14:38:13   1290] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_/CP
[03/09 14:38:13   1290] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_/CP
[03/09 14:38:13   1290] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_/CP
[03/09 14:38:13   1290] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_27_/CP
[03/09 14:38:13   1290] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_25_/CP
[03/09 14:38:13   1290] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_/CP
[03/09 14:38:13   1290] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_/CP
[03/09 14:38:13   1290] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_35_/CP
[03/09 14:38:13   1290] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_36_/CP
[03/09 14:38:13   1290] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_37_/CP
[03/09 14:38:13   1290] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_/CP
[03/09 14:38:13   1290] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_/CP
[03/09 14:38:13   1290] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_/CP
[03/09 14:38:13   1290] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_53_/CP
[03/09 14:38:13   1290] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_/CP
[03/09 14:38:13   1290] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_33_/CP
[03/09 14:38:13   1290] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_/CP
[03/09 14:38:13   1290] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_46_/CP
[03/09 14:38:13   1290] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_57_/CP
[03/09 14:38:13   1290] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_/CP
[03/09 14:38:13   1290] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_11_/CP
[03/09 14:38:13   1290] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_/CP
[03/09 14:38:13   1290] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_61_/CP
[03/09 14:38:13   1290] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_11_/CP
[03/09 14:38:13   1290] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_/CP
[03/09 14:38:13   1290] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_/CP
[03/09 14:38:13   1290] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_/CP
[03/09 14:38:13   1290] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_/CP
[03/09 14:38:13   1290] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_33_/CP
[03/09 14:38:13   1290] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_/CP
[03/09 14:38:13   1290] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_5_/CP
[03/09 14:38:13   1290] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_/CP
[03/09 14:38:13   1290] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_/CP
[03/09 14:38:13   1290] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_/CP
[03/09 14:38:13   1290] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_/CP
[03/09 14:38:13   1290]  ** Useful skew failure reasons **
[03/09 14:38:13   1290] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:38:13   1290] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:38:13   1290] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:38:13   1290] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:38:13   1290] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:38:13   1290] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:38:13   1290] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:38:13   1290] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:38:13   1290] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:38:13   1290] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:38:13   1290] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:38:13   1290] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:38:13   1290] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:38:13   1290] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_36_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:38:13   1290] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:38:13   1290] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:38:13   1290] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:38:13   1290] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:38:13   1290] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:38:13   1290] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:38:31   1308] |  -0.760|   -0.760|-804.993| -806.614|    67.92%|   0:00:18.0| 1412.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 14:38:36   1313] |  -0.760|   -0.760|-804.554| -806.174|    67.93%|   0:00:05.0| 1409.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 14:38:36   1313] |  -0.759|   -0.759|-804.508| -806.129|    67.93%|   0:00:00.0| 1409.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/09 14:38:42   1319] |  -0.759|   -0.759|-803.921| -805.542|    67.94%|   0:00:06.0| 1409.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/09 14:38:42   1319] |  -0.759|   -0.759|-803.895| -805.516|    67.94%|   0:00:00.0| 1409.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/09 14:38:44   1321] |  -0.760|   -0.760|-803.326| -804.947|    68.14%|   0:00:02.0| 1409.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/09 14:38:45   1322] |  -0.758|   -0.758|-802.055| -803.676|    68.18%|   0:00:01.0| 1409.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_13_/D   |
[03/09 14:38:46   1323] |  -0.758|   -0.758|-801.634| -803.255|    68.20%|   0:00:01.0| 1409.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/09 14:38:49   1327] |  -0.758|   -0.758|-801.534| -803.155|    68.21%|   0:00:03.0| 1409.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/09 14:38:51   1328] |  -0.757|   -0.757|-801.403| -803.023|    68.31%|   0:00:02.0| 1409.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/09 14:38:53   1330] |  -0.757|   -0.757|-801.134| -802.755|    68.38%|   0:00:02.0| 1409.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/09 14:38:53   1330] |  -0.757|   -0.757|-801.052| -802.673|    68.38%|   0:00:00.0| 1409.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/09 14:38:53   1330] |  -0.757|   -0.757|-800.985| -802.606|    68.38%|   0:00:00.0| 1409.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/09 14:38:55   1332] |  -0.757|   -0.757|-800.979| -802.600|    68.44%|   0:00:02.0| 1409.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/09 14:38:56   1333] |  -0.756|   -0.756|-800.953| -802.574|    68.47%|   0:00:01.0| 1409.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_12_/D   |
[03/09 14:39:01   1338] |  -0.756|   -0.756|-800.766| -802.386|    68.49%|   0:00:05.0| 1409.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/09 14:39:02   1339] |  -0.756|   -0.756|-800.472| -802.093|    68.49%|   0:00:01.0| 1409.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/09 14:39:03   1340] |  -0.756|   -0.756|-799.921| -801.542|    68.57%|   0:00:01.0| 1409.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/09 14:39:05   1342] |  -0.756|   -0.756|-799.919| -801.540|    68.63%|   0:00:02.0| 1409.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/09 14:39:05   1342] Analyzing useful skew in preCTS mode ...
[03/09 14:39:05   1342] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_/CP
[03/09 14:39:05   1342] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_29_/CP
[03/09 14:39:05   1342] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_/CP
[03/09 14:39:05   1342] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_/CP
[03/09 14:39:05   1342] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_29_/CP
[03/09 14:39:05   1342] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_25_/CP
[03/09 14:39:05   1342] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_35_/CP
[03/09 14:39:05   1342] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_/CP
[03/09 14:39:05   1342] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_/CP
[03/09 14:39:05   1342] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_/CP
[03/09 14:39:05   1342] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_/CP
[03/09 14:39:05   1342] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_/CP
[03/09 14:39:05   1342] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_62_/CP
[03/09 14:39:05   1342] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_35_/CP
[03/09 14:39:05   1342] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_/CP
[03/09 14:39:05   1342] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_/CP
[03/09 14:39:05   1342] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_/CP
[03/09 14:39:05   1342] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_/CP
[03/09 14:39:05   1342] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_/CP
[03/09 14:39:05   1342] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_37_/CP
[03/09 14:39:05   1342] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_63_/CP
[03/09 14:39:05   1342] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_27_/CP
[03/09 14:39:05   1342] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_/CP
[03/09 14:39:05   1342] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_30_/CP
[03/09 14:39:05   1342] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_/CP
[03/09 14:39:05   1342] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_/CP
[03/09 14:39:05   1342] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_/CP
[03/09 14:39:05   1342] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_49_/CP
[03/09 14:39:05   1342] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_/CP
[03/09 14:39:05   1342] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_/CP
[03/09 14:39:05   1342]  ** Useful skew failure reasons **
[03/09 14:39:05   1342] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:39:05   1342] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:39:05   1342] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:39:05   1342] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:39:05   1342] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:39:05   1342] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:39:05   1342] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:39:05   1342] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:39:05   1342] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:39:05   1342] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:39:05   1342] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:39:05   1342] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:39:05   1342] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:39:05   1342] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:39:05   1342] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:39:05   1342] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:39:05   1342] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:39:05   1342] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:39:05   1342] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:39:05   1342] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:39:05   1342]  ** Useful skew failure reasons **
[03/09 14:39:05   1342] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:39:05   1342] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:39:05   1342] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:39:05   1342] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:39:05   1342] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:39:05   1342] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:39:05   1342] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:39:05   1342] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:39:05   1342] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:39:05   1342] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:39:05   1342] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:39:05   1342] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:39:05   1342] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:39:05   1342] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:39:05   1342] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:39:05   1342] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:39:05   1342] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:39:05   1342] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:39:05   1342] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:39:05   1342] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:39:05   1342]  ** Useful skew failure reasons **
[03/09 14:39:05   1342] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:39:05   1342] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:39:05   1342] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:39:05   1342] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:39:05   1342] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:39:05   1342] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:39:05   1342] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:39:05   1342] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:39:05   1342] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:39:05   1342] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:39:05   1342] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:39:05   1342] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:39:05   1342] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:39:05   1342] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:39:05   1342] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:39:05   1342] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:39:05   1342] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:39:05   1342] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:39:05   1342] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:39:05   1342] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:39:30   1367] |  -0.752|   -0.752|-799.651| -802.266|    68.66%|   0:00:25.0| 1432.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/09 14:39:31   1369] |  -0.751|   -0.751|-799.461| -802.076|    68.67%|   0:00:01.0| 1432.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_15_/D   |
[03/09 14:39:36   1373] |  -0.751|   -0.751|-799.376| -801.991|    68.67%|   0:00:05.0| 1432.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_15_/D   |
[03/09 14:39:38   1375] |  -0.751|   -0.751|-798.921| -801.536|    68.85%|   0:00:02.0| 1432.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_15_/D   |
[03/09 14:39:41   1378] |  -0.751|   -0.751|-798.847| -801.462|    68.93%|   0:00:03.0| 1432.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_15_/D   |
[03/09 14:39:43   1380] |  -0.751|   -0.751|-798.766| -801.381|    68.94%|   0:00:02.0| 1432.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_15_/D   |
[03/09 14:39:44   1381] |  -0.751|   -0.751|-798.653| -801.268|    68.98%|   0:00:01.0| 1432.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_15_/D   |
[03/09 14:39:44   1381] |  -0.751|   -0.751|-798.627| -801.242|    68.98%|   0:00:00.0| 1432.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_15_/D   |
[03/09 14:39:49   1386] |  -0.751|   -0.751|-798.373| -800.988|    69.09%|   0:00:05.0| 1414.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_15_/D   |
[03/09 14:39:51   1388] |  -0.751|   -0.751|-798.061| -800.676|    69.16%|   0:00:02.0| 1414.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_15_/D   |
[03/09 14:39:52   1389] |  -0.751|   -0.751|-798.046| -800.661|    69.18%|   0:00:01.0| 1414.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_15_/D   |
[03/09 14:39:52   1389] Analyzing useful skew in preCTS mode ...
[03/09 14:39:52   1389] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_/CP
[03/09 14:39:52   1389] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_/CP
[03/09 14:39:52   1389] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_52_/CP
[03/09 14:39:52   1389] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_/CP
[03/09 14:39:52   1389] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_/CP
[03/09 14:39:52   1389] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_/CP
[03/09 14:39:52   1389] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_/CP
[03/09 14:39:52   1389] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_11_/CP
[03/09 14:39:52   1389] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_20_/CP
[03/09 14:39:52   1389] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_37_/CP
[03/09 14:39:52   1389] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_11_/CP
[03/09 14:39:52   1389] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_42_/CP
[03/09 14:39:52   1389] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_/CP
[03/09 14:39:52   1389] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_60_/CP
[03/09 14:39:52   1389] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_/CP
[03/09 14:39:52   1389] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_/CP
[03/09 14:39:52   1389] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_/CP
[03/09 14:39:52   1389] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_51_/CP
[03/09 14:39:52   1389] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_35_/CP
[03/09 14:39:52   1389] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_60_/CP
[03/09 14:39:52   1389] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_/CP
[03/09 14:39:52   1389] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_/CP
[03/09 14:39:52   1389] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_33_/CP
[03/09 14:39:52   1389] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_/CP
[03/09 14:39:52   1389] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_3_/CP
[03/09 14:39:52   1389] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_36_/CP
[03/09 14:39:52   1389] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_33_/CP
[03/09 14:39:52   1389] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_/CP
[03/09 14:39:52   1389]  ** Useful skew failure reasons **
[03/09 14:39:52   1389] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:39:52   1389] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:39:52   1389] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:39:52   1389] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:39:52   1389] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:39:52   1389] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:39:52   1389] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:39:52   1389] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:39:52   1389] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:39:52   1389] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:39:52   1389] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:39:52   1389] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:39:52   1389] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:39:52   1389] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:39:52   1389] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:39:52   1389] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:39:52   1389] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:39:52   1389] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:39:52   1389] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:39:52   1389] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:39:52   1389]  ** Useful skew failure reasons **
[03/09 14:39:52   1389] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:39:52   1389] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:39:52   1389] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:39:52   1389] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:39:52   1389] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:39:52   1389] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:39:52   1389] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:39:52   1389] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:39:52   1389] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:39:52   1389] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:39:52   1389] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:39:52   1389] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:39:52   1389] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:39:52   1389] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:39:52   1389] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:39:52   1389] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:39:52   1389] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:39:52   1389] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:39:52   1389] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:39:52   1389] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:39:52   1389]  ** Useful skew failure reasons **
[03/09 14:39:52   1389] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:39:52   1389] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:39:52   1389] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:39:52   1389] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:39:52   1389] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:39:52   1389] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:39:52   1389] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:39:52   1389] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:39:52   1389] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:39:52   1389] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:39:52   1389] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:39:52   1389] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:39:52   1389] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:39:52   1389] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:39:52   1389] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:39:52   1389] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:39:52   1389] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:39:52   1389] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:39:52   1389] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:39:52   1389] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:40:10   1407] |  -0.747|   -0.747|-796.893| -800.152|    69.19%|   0:00:18.0| 1420.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_15_/D   |
[03/09 14:40:12   1409] |  -0.747|   -0.747|-796.718| -799.978|    69.19%|   0:00:02.0| 1420.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 14:40:12   1409] |  -0.747|   -0.747|-796.682| -799.942|    69.19%|   0:00:00.0| 1420.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 14:40:14   1412] |  -0.747|   -0.747|-796.195| -799.454|    69.35%|   0:00:02.0| 1420.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/09 14:40:16   1413] |  -0.746|   -0.746|-795.795| -799.054|    69.40%|   0:00:02.0| 1420.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_15_/D   |
[03/09 14:40:26   1423] |  -0.746|   -0.746|-795.113| -798.373|    69.40%|   0:00:10.0| 1420.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_15_/D   |
[03/09 14:40:26   1423] |  -0.746|   -0.746|-795.069| -798.328|    69.40%|   0:00:00.0| 1420.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_15_/D   |
[03/09 14:40:27   1424] |  -0.746|   -0.746|-794.864| -798.124|    69.50%|   0:00:01.0| 1420.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_13_/D   |
[03/09 14:40:29   1426] |  -0.746|   -0.746|-794.802| -798.061|    69.53%|   0:00:02.0| 1420.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_13_/D   |
[03/09 14:40:29   1426] |  -0.746|   -0.746|-794.781| -798.041|    69.53%|   0:00:00.0| 1420.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_13_/D   |
[03/09 14:40:31   1428] |  -0.746|   -0.746|-794.542| -797.802|    69.58%|   0:00:02.0| 1420.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_13_/D   |
[03/09 14:40:32   1429] |  -0.752|   -0.752|-793.754| -797.014|    69.61%|   0:00:01.0| 1420.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_13_/D   |
[03/09 14:40:32   1430] |  -0.748|   -0.748|-793.509| -796.769|    69.61%|   0:00:00.0| 1420.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_13_/D   |
[03/09 14:40:33   1430] Analyzing useful skew in preCTS mode ...
[03/09 14:40:33   1430] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_/CP
[03/09 14:40:33   1430] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_/CP
[03/09 14:40:33   1430] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_/CP
[03/09 14:40:33   1430] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_45_/CP
[03/09 14:40:33   1430] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_/CP
[03/09 14:40:33   1430] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_36_/CP
[03/09 14:40:33   1430] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_17_/CP
[03/09 14:40:33   1430] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_53_/CP
[03/09 14:40:33   1430] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_22_/CP
[03/09 14:40:33   1430] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_18_/CP
[03/09 14:40:33   1430] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_/CP
[03/09 14:40:33   1430] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_17_/CP
[03/09 14:40:33   1430] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_/CP
[03/09 14:40:33   1430] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_/CP
[03/09 14:40:33   1430] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_/CP
[03/09 14:40:33   1430] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_22_/CP
[03/09 14:40:33   1430] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_/CP
[03/09 14:40:33   1430] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_42_/CP
[03/09 14:40:33   1430] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_/CP
[03/09 14:40:33   1430] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_/CP
[03/09 14:40:33   1430] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_17_/CP
[03/09 14:40:33   1430] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_42_/CP
[03/09 14:40:33   1430] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_/CP
[03/09 14:40:33   1430] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_12_/CP
[03/09 14:40:33   1430] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_/CP
[03/09 14:40:33   1430] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_/CP
[03/09 14:40:33   1430] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_13_/CP
[03/09 14:40:33   1430] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_33_/CP
[03/09 14:40:33   1430]  ** Useful skew failure reasons **
[03/09 14:40:33   1430] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:40:33   1430] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:40:33   1430] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:40:33   1430] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:40:33   1430] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:40:33   1430] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:40:33   1430] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:40:33   1430] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:40:33   1430] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:40:33   1430] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:40:33   1430] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:40:33   1430] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:40:33   1430] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:40:33   1430] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:40:33   1430] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:40:33   1430] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:40:33   1430] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:40:33   1430] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:40:33   1430] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:40:33   1430] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:40:33   1430]  ** Useful skew failure reasons **
[03/09 14:40:33   1430] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:40:33   1430] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:40:33   1430] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:40:33   1430] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:40:33   1430] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:40:33   1430] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:40:33   1430] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:40:33   1430] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:40:33   1430] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:40:33   1430] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:40:33   1430] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:40:33   1430] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:40:33   1430] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:40:33   1430] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:40:33   1430] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:40:33   1430] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:40:33   1430] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:40:33   1430] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:40:33   1430] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:40:33   1430] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:40:33   1430]  ** Useful skew failure reasons **
[03/09 14:40:33   1430] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:40:33   1430] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:40:33   1430] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:40:33   1430] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:40:33   1430] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:40:33   1430] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:40:33   1430] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:40:33   1430] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:40:33   1430] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:40:33   1430] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:40:33   1430] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:40:33   1430] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:40:33   1430] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:40:33   1430] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:40:33   1430] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:40:33   1430] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:40:33   1430] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:40:33   1430] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:40:33   1430] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:40:33   1430] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:41:02   1459] |  -0.743|   -0.743|-793.850| -798.058|    69.62%|   0:00:30.0| 1422.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 14:41:02   1459] |  -0.743|   -0.743|-793.678| -797.886|    69.62%|   0:00:00.0| 1422.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 14:41:02   1459] |  -0.743|   -0.743|-793.668| -797.876|    69.62%|   0:00:00.0| 1422.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 14:41:04   1461] |  -0.742|   -0.742|-793.007| -797.214|    69.73%|   0:00:02.0| 1422.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/09 14:41:09   1467] |  -0.743|   -0.743|-792.489| -796.696|    69.84%|   0:00:05.0| 1422.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_15_/D   |
[03/09 14:41:10   1467] |  -0.742|   -0.742|-792.298| -796.506|    69.85%|   0:00:01.0| 1422.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_15_/D   |
[03/09 14:41:15   1472] |  -0.741|   -0.741|-792.102| -796.310|    69.87%|   0:00:05.0| 1422.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 14:41:16   1473] |  -0.741|   -0.741|-791.959| -796.167|    69.87%|   0:00:01.0| 1422.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 14:41:19   1476] |  -0.741|   -0.741|-791.749| -795.957|    70.04%|   0:00:03.0| 1422.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 14:41:20   1477] |  -0.741|   -0.741|-791.650| -795.857|    70.08%|   0:00:01.0| 1422.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 14:41:24   1481] |  -0.743|   -0.743|-791.420| -795.627|    70.17%|   0:00:04.0| 1422.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 14:41:26   1483] Analyzing useful skew in preCTS mode ...
[03/09 14:41:26   1483] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_57_/CP
[03/09 14:41:26   1483] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_5_/CP
[03/09 14:41:26   1483] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_38_/CP
[03/09 14:41:26   1483] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_52_/CP
[03/09 14:41:26   1483] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_/CP
[03/09 14:41:26   1483] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_58_/CP
[03/09 14:41:26   1483] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_4_/CP
[03/09 14:41:26   1483] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_49_/CP
[03/09 14:41:26   1483] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_/CP
[03/09 14:41:26   1483] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_/CP
[03/09 14:41:26   1483] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_62_/CP
[03/09 14:41:26   1483] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_30_/CP
[03/09 14:41:26   1483] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_/CP
[03/09 14:41:26   1483] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_/CP
[03/09 14:41:26   1483] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_4_/CP
[03/09 14:41:26   1483] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_/CP
[03/09 14:41:26   1483] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_33_/CP
[03/09 14:41:26   1483] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_/CP
[03/09 14:41:26   1483] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_28_/CP
[03/09 14:41:26   1483] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_31_/CP
[03/09 14:41:26   1483] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_37_/CP
[03/09 14:41:26   1483] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_38_/CP
[03/09 14:41:26   1483] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_55_/CP
[03/09 14:41:26   1483] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_38_/CP
[03/09 14:41:26   1483] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_/CP
[03/09 14:41:26   1483] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_/CP
[03/09 14:41:26   1483] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_/CP
[03/09 14:41:26   1483] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_4_/CP
[03/09 14:41:26   1483] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_28_/CP
[03/09 14:41:26   1483] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_22_/CP
[03/09 14:41:26   1483] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_36_/CP
[03/09 14:41:26   1483] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_49_/CP
[03/09 14:41:26   1483] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_46_/CP
[03/09 14:41:26   1483] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_33_/CP
[03/09 14:41:26   1483]  ** Useful skew failure reasons **
[03/09 14:41:26   1483] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:41:26   1483] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:41:26   1483] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:41:26   1483] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:41:26   1483] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:41:26   1483] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:41:26   1483] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:41:26   1483] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:41:26   1483] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:41:26   1483] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:41:26   1483] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:41:26   1483] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:41:26   1483] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:41:26   1483] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:41:26   1483] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:41:26   1483] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:41:26   1483] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:41:26   1483] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:41:26   1483] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:41:26   1483] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:41:26   1483]  ** Useful skew failure reasons **
[03/09 14:41:26   1483] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:41:26   1483] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:41:26   1483] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:41:26   1483] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:41:26   1483] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:41:26   1483] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:41:26   1483] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:41:26   1483] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:41:26   1483] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:41:26   1483] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:41:26   1483] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:41:26   1483] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:41:26   1483] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:41:26   1483] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:41:26   1483] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:41:26   1483] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:41:26   1483] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:41:26   1483] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:41:26   1483] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:41:26   1483] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:41:26   1483]  ** Useful skew failure reasons **
[03/09 14:41:26   1483] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:41:26   1483] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:41:26   1483] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:41:26   1483] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:41:26   1483] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:41:26   1483] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:41:26   1483] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:41:26   1483] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:41:26   1483] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:41:26   1483] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:41:26   1483] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:41:26   1483] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:41:26   1483] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:41:26   1483] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:41:26   1483] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:41:26   1483] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:41:26   1483] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:41:26   1483] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:41:26   1483] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:41:26   1483] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:41:37   1494] |  -0.738|   -0.738|-792.530| -798.052|    70.27%|   0:00:13.0| 1422.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_13_/D   |
[03/09 14:41:38   1495] |  -0.738|   -0.738|-792.251| -797.773|    70.27%|   0:00:01.0| 1422.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_13_/D   |
[03/09 14:41:41   1498] |  -0.737|   -0.737|-792.134| -797.656|    70.49%|   0:00:03.0| 1422.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 14:41:47   1504] |  -0.738|   -0.738|-791.307| -796.828|    70.59%|   0:00:06.0| 1422.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/09 14:41:47   1504] |  -0.736|   -0.736|-791.147| -796.669|    70.59%|   0:00:00.0| 1422.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/09 14:41:56   1513] |  -0.736|   -0.736|-790.412| -795.934|    70.61%|   0:00:09.0| 1422.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 14:41:58   1515] |  -0.736|   -0.736|-790.236| -795.758|    70.61%|   0:00:02.0| 1422.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/09 14:42:01   1518] |  -0.736|   -0.736|-790.135| -795.657|    70.60%|   0:00:03.0| 1422.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/09 14:42:02   1519] |  -0.736|   -0.736|-789.896| -795.418|    70.60%|   0:00:01.0| 1422.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/09 14:42:04   1521] |  -0.735|   -0.735|-789.458| -794.980|    70.74%|   0:00:02.0| 1422.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/09 14:42:12   1529] |  -0.736|   -0.736|-789.320| -794.842|    70.74%|   0:00:08.0| 1422.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_15_/D   |
[03/09 14:42:12   1529] |  -0.735|   -0.735|-789.302| -794.824|    70.74%|   0:00:00.0| 1422.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 14:42:13   1531] |  -0.734|   -0.734|-789.043| -794.565|    70.84%|   0:00:01.0| 1422.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 14:42:18   1535] |  -0.735|   -0.735|-788.660| -794.182|    70.89%|   0:00:05.0| 1422.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 14:42:22   1539] |  -0.735|   -0.735|-788.535| -794.057|    71.00%|   0:00:04.0| 1422.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 14:42:22   1539] |  -0.735|   -0.735|-788.535| -794.057|    71.00%|   0:00:00.0| 1422.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 14:42:22   1539] Analyzing useful skew in preCTS mode ...
[03/09 14:42:22   1539] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_/CP
[03/09 14:42:22   1539] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_/CP
[03/09 14:42:22   1539] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_55_/CP
[03/09 14:42:22   1539] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_/CP
[03/09 14:42:22   1539] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_11_/CP
[03/09 14:42:22   1539] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_33_/CP
[03/09 14:42:22   1539] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_18_/CP
[03/09 14:42:22   1539] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_2_/CP
[03/09 14:42:22   1539] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_43_/CP
[03/09 14:42:22   1539] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_7_/CP
[03/09 14:42:22   1539] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_30_/CP
[03/09 14:42:22   1539] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_19_/CP
[03/09 14:42:22   1539] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_/CP
[03/09 14:42:22   1540] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_60_/CP
[03/09 14:42:22   1540] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_5_/CP
[03/09 14:42:22   1540] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_46_/CP
[03/09 14:42:22   1540] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_45_/CP
[03/09 14:42:22   1540] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_/CP
[03/09 14:42:22   1540] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_3_/CP
[03/09 14:42:22   1540] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_/CP
[03/09 14:42:22   1540] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_57_/CP
[03/09 14:42:22   1540] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_39_/CP
[03/09 14:42:22   1540] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_38_/CP
[03/09 14:42:22   1540] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_10_/CP
[03/09 14:42:22   1540] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_13_/CP
[03/09 14:42:22   1540] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_36_/CP
[03/09 14:42:22   1540] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_6_/CP
[03/09 14:42:22   1540] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_20_/CP
[03/09 14:42:22   1540] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_/CP
[03/09 14:42:22   1540] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_38_/CP
[03/09 14:42:22   1540] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_5_/CP
[03/09 14:42:22   1540] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_34_/CP
[03/09 14:42:22   1540] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_/CP
[03/09 14:42:22   1540] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_55_/CP
[03/09 14:42:22   1540] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_/CP
[03/09 14:42:22   1540] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_26_/CP
[03/09 14:42:22   1540] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_36_/CP
[03/09 14:42:22   1540] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_50_/CP
[03/09 14:42:22   1540] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_4_/CP
[03/09 14:42:22   1540] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_44_/CP
[03/09 14:42:22   1540] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_12_/CP
[03/09 14:42:22   1540] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_37_/CP
[03/09 14:42:22   1540] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_14_/CP
[03/09 14:42:22   1540]  ** Useful skew failure reasons **
[03/09 14:42:22   1540] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:42:22   1540] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:42:22   1540] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:42:22   1540] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:42:22   1540] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:42:22   1540] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:42:22   1540] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:42:22   1540] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:42:22   1540] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:42:22   1540] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:42:22   1540] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:42:22   1540] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:42:22   1540] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:42:22   1540] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:42:22   1540] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:42:22   1540] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:42:22   1540] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:42:22   1540] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:42:22   1540] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:42:22   1540] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:42:23   1540]  ** Useful skew failure reasons **
[03/09 14:42:23   1540] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:42:23   1540] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:42:23   1540] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:42:23   1540] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:42:23   1540] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:42:23   1540] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:42:23   1540] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:42:23   1540] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:42:23   1540] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:42:23   1540] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:42:23   1540] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:42:23   1540] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:42:23   1540] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:42:23   1540] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:42:23   1540] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:42:23   1540] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:42:23   1540] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:42:23   1540] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:42:23   1540] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:42:23   1540] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:42:23   1540]  ** Useful skew failure reasons **
[03/09 14:42:23   1540] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:42:23   1540] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:42:23   1540] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:42:23   1540] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:42:23   1540] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:42:23   1540] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:42:23   1540] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:42:23   1540] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:42:23   1540] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:42:23   1540] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:42:23   1540] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:42:23   1540] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:42:23   1540] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:42:23   1540] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:42:23   1540] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:42:23   1540] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:42:23   1540] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:42:23   1540] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:42:23   1540] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:42:23   1540] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:42:40   1557] |  -0.731|   -0.731|-789.185| -797.005|    71.02%|   0:00:18.0| 1422.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/09 14:42:42   1559] |  -0.731|   -0.731|-789.104| -796.924|    71.02%|   0:00:02.0| 1422.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/09 14:42:42   1559] |  -0.731|   -0.731|-789.035| -796.854|    71.03%|   0:00:00.0| 1422.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/09 14:42:45   1562] |  -0.731|   -0.731|-788.524| -796.344|    71.21%|   0:00:03.0| 1422.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_13_/D   |
[03/09 14:42:48   1565] |  -0.731|   -0.731|-788.246| -796.065|    71.27%|   0:00:03.0| 1422.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_13_/D   |
[03/09 14:42:48   1565] |  -0.731|   -0.731|-788.240| -796.060|    71.28%|   0:00:00.0| 1422.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_13_/D   |
[03/09 14:42:49   1566] |  -0.731|   -0.731|-788.224| -796.043|    71.29%|   0:00:01.0| 1422.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_13_/D   |
[03/09 14:42:52   1570] |  -0.731|   -0.731|-788.089| -795.908|    71.36%|   0:00:03.0| 1422.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_13_/D   |
[03/09 14:42:56   1573] Analyzing useful skew in preCTS mode ...
[03/09 14:42:56   1573] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_39_/CP
[03/09 14:42:56   1573] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_1_/CP
[03/09 14:42:56   1573] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_47_/CP
[03/09 14:42:56   1573] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_60_/CP
[03/09 14:42:56   1573] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_1_/CP
[03/09 14:42:56   1573] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_23_/CP
[03/09 14:42:56   1573] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_46_/CP
[03/09 14:42:56   1573] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_39_/CP
[03/09 14:42:56   1573] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_22_/CP
[03/09 14:42:56   1573] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_35_/CP
[03/09 14:42:56   1573] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_/CP
[03/09 14:42:56   1573] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_9_/CP
[03/09 14:42:56   1573] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_2_/CP
[03/09 14:42:56   1573] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_29_/CP
[03/09 14:42:56   1573] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_26_/CP
[03/09 14:42:56   1573] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_50_/CP
[03/09 14:42:56   1573] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_47_/CP
[03/09 14:42:56   1573] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_/CP
[03/09 14:42:56   1573] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_26_/CP
[03/09 14:42:56   1573] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_14_/CP
[03/09 14:42:56   1573] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_36_/CP
[03/09 14:42:56   1573] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_34_/CP
[03/09 14:42:56   1573] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_19_/CP
[03/09 14:42:56   1573] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_39_/CP
[03/09 14:42:56   1573] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_7_/CP
[03/09 14:42:56   1573] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_28_/CP
[03/09 14:42:56   1573] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_22_/CP
[03/09 14:42:56   1573] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_/CP
[03/09 14:42:56   1573] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_12_/CP
[03/09 14:42:56   1573] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_44_/CP
[03/09 14:42:56   1573] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_45_/CP
[03/09 14:42:56   1573] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_45_/CP
[03/09 14:42:56   1573] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_/CP
[03/09 14:42:56   1573] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_9_/CP
[03/09 14:42:56   1573] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_/CP
[03/09 14:42:56   1573] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_42_/CP
[03/09 14:42:56   1573] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_3_/CP
[03/09 14:42:56   1573] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_/CP
[03/09 14:42:56   1573] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_10_/CP
[03/09 14:42:56   1573] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_28_/CP
[03/09 14:42:56   1573] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_/CP
[03/09 14:42:56   1573] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_/CP
[03/09 14:42:56   1573]  ** Useful skew failure reasons **
[03/09 14:42:56   1573] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:42:56   1573] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:42:56   1573] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:42:56   1573] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:42:56   1573] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:42:56   1573] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:42:56   1573] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:42:56   1573] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:42:56   1573] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:42:56   1573] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:42:56   1573] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:42:56   1573] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:42:56   1573] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:42:56   1573] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:42:56   1573] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:42:56   1573] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:42:56   1573] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:42:56   1573] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:42:56   1573] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:42:56   1573] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:42:56   1573]  ** Useful skew failure reasons **
[03/09 14:42:56   1573] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:42:56   1573] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:42:56   1573] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:42:56   1573] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:42:56   1573] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:42:56   1573] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:42:56   1573] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:42:56   1573] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:42:56   1573] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:42:56   1573] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:42:56   1573] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:42:56   1573] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:42:56   1573] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:42:56   1573] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:42:56   1573] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:42:56   1573] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:42:56   1573] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:42:56   1573] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:42:56   1573] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:42:56   1573] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:42:56   1573]  ** Useful skew failure reasons **
[03/09 14:42:56   1573] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:42:56   1573] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:42:56   1573] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:42:56   1573] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:42:56   1573] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:42:56   1573] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:42:56   1573] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:42:56   1573] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:42:56   1573] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:42:56   1573] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:42:56   1573] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:42:56   1573] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:42:56   1573] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:42:56   1573] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:42:56   1573] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:42:56   1573] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:42:56   1573] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:42:56   1573] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:42:56   1573] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:42:56   1573] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:43:05   1582] |  -0.728|   -0.728|-788.344| -797.677|    71.43%|   0:00:13.0| 1423.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 14:43:06   1583] |  -0.728|   -0.728|-788.103| -797.436|    71.43%|   0:00:01.0| 1423.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/09 14:43:06   1583] |  -0.728|   -0.728|-788.051| -797.384|    71.43%|   0:00:00.0| 1423.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/09 14:43:09   1586] |  -0.728|   -0.728|-787.707| -797.040|    71.58%|   0:00:03.0| 1423.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 14:43:10   1587] |  -0.728|   -0.728|-787.649| -796.982|    71.62%|   0:00:01.0| 1423.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/09 14:43:12   1589] |  -0.727|   -0.727|-787.634| -796.967|    71.63%|   0:00:02.0| 1423.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/09 14:43:19   1596] |  -0.726|   -0.726|-786.525| -795.858|    71.65%|   0:00:07.0| 1434.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 14:43:20   1597] |  -0.726|   -0.726|-786.453| -795.786|    71.65%|   0:00:01.0| 1434.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/09 14:43:21   1598] |  -0.726|   -0.726|-786.389| -795.722|    71.65%|   0:00:01.0| 1434.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/09 14:43:23   1600] |  -0.726|   -0.726|-786.242| -795.575|    71.74%|   0:00:02.0| 1434.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/09 14:43:24   1601] |  -0.726|   -0.726|-786.062| -795.395|    71.79%|   0:00:01.0| 1434.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_15_/D   |
[03/09 14:43:24   1601] |  -0.726|   -0.726|-786.002| -795.335|    71.79%|   0:00:00.0| 1434.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_15_/D   |
[03/09 14:43:25   1602] |  -0.726|   -0.726|-785.989| -795.322|    71.79%|   0:00:01.0| 1434.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_15_/D   |
[03/09 14:43:29   1606] Analyzing useful skew in preCTS mode ...
[03/09 14:43:29   1607] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_42_/CP
[03/09 14:43:29   1607] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_14_/CP
[03/09 14:43:29   1607] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_20_/CP
[03/09 14:43:29   1607] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_/CP
[03/09 14:43:29   1607] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_12_/CP
[03/09 14:43:29   1607] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_/CP
[03/09 14:43:29   1607] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_37_/CP
[03/09 14:43:29   1607] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_4_/CP
[03/09 14:43:29   1607] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_7_/CP
[03/09 14:43:29   1607] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_45_/CP
[03/09 14:43:29   1607] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_13_/CP
[03/09 14:43:29   1607] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_44_/CP
[03/09 14:43:29   1607] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_12_/CP
[03/09 14:43:29   1607] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_/CP
[03/09 14:43:29   1607] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_6_/CP
[03/09 14:43:29   1607] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_22_/CP
[03/09 14:43:29   1607] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_42_/CP
[03/09 14:43:29   1607] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_/CP
[03/09 14:43:29   1607] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_/CP
[03/09 14:43:29   1607] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_15_/CP
[03/09 14:43:29   1607] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_29_/CP
[03/09 14:43:29   1607] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_54_/CP
[03/09 14:43:29   1607] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_/CP
[03/09 14:43:29   1607] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_20_/CP
[03/09 14:43:29   1607] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_44_/CP
[03/09 14:43:29   1607] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_6_/CP
[03/09 14:43:29   1607] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_/CP
[03/09 14:43:29   1607] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_30_/CP
[03/09 14:43:29   1607] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_14_/CP
[03/09 14:43:29   1607] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_16_/CP
[03/09 14:43:29   1607] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_28_/CP
[03/09 14:43:29   1607] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_36_/CP
[03/09 14:43:29   1607] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_58_/CP
[03/09 14:43:29   1607] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_20_/CP
[03/09 14:43:29   1607] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_31_/CP
[03/09 14:43:29   1607] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_22_/CP
[03/09 14:43:29   1607] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_14_/CP
[03/09 14:43:29   1607] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_26_/CP
[03/09 14:43:29   1607] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_41_/CP
[03/09 14:43:29   1607] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_19_/CP
[03/09 14:43:29   1607] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_52_/CP
[03/09 14:43:29   1607] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_/CP
[03/09 14:43:29   1607] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_54_/CP
[03/09 14:43:29   1607] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_44_/CP
[03/09 14:43:29   1607] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_10_/CP
[03/09 14:43:29   1607] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_50_/CP
[03/09 14:43:29   1607]  ** Useful skew failure reasons **
[03/09 14:43:29   1607] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:43:29   1607] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:43:29   1607] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:43:29   1607] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:43:29   1607] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:43:29   1607] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:43:29   1607] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:43:29   1607] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:43:29   1607] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:43:29   1607] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:43:29   1607] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:43:29   1607] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:43:29   1607] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:43:29   1607] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:43:29   1607] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:43:29   1607] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:43:29   1607] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:43:29   1607] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:43:29   1607] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:43:29   1607] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:43:30   1607]  ** Useful skew failure reasons **
[03/09 14:43:30   1607] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:43:30   1607] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:43:30   1607] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:43:30   1607] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:43:30   1607] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:43:30   1607] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:43:30   1607] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:43:30   1607] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:43:30   1607] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:43:30   1607] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:43:30   1607] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:43:30   1607] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:43:30   1607] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:43:30   1607] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:43:30   1607] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:43:30   1607] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:43:30   1607] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:43:30   1607] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:43:30   1607] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:43:30   1607] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:43:30   1607]  ** Useful skew failure reasons **
[03/09 14:43:30   1607] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:43:30   1607] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:43:30   1607] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:43:30   1607] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:43:30   1607] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:43:30   1607] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:43:30   1607] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:43:30   1607] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:43:30   1607] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:43:30   1607] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:43:30   1607] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:43:30   1607] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:43:30   1607] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:43:30   1607] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:43:30   1607] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:43:30   1607] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:43:30   1607] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:43:30   1607] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:43:30   1607] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:43:30   1607] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:43:39   1616] |  -0.723|   -0.723|-788.098| -799.321|    71.94%|   0:00:14.0| 1434.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_13_/D   |
[03/09 14:43:40   1617] |  -0.723|   -0.723|-787.958| -799.181|    71.94%|   0:00:01.0| 1434.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_13_/D   |
[03/09 14:43:40   1617] |  -0.723|   -0.723|-787.949| -799.172|    71.94%|   0:00:00.0| 1434.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_13_/D   |
[03/09 14:43:42   1619] |  -0.724|   -0.724|-787.604| -798.827|    72.12%|   0:00:02.0| 1434.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_15_/D   |
[03/09 14:43:42   1619] |  -0.722|   -0.722|-787.534| -798.757|    72.15%|   0:00:00.0| 1434.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/09 14:43:45   1622] |  -0.726|   -0.726|-787.467| -798.690|    72.19%|   0:00:03.0| 1437.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/09 14:43:46   1623] |  -0.722|   -0.722|-787.342| -798.565|    72.24%|   0:00:01.0| 1437.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/09 14:43:50   1627] |  -0.721|   -0.721|-786.862| -798.085|    72.24%|   0:00:04.0| 1437.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_12_/D   |
[03/09 14:43:55   1632] |  -0.721|   -0.721|-786.589| -797.812|    72.24%|   0:00:05.0| 1437.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_12_/D   |
[03/09 14:43:55   1633] |  -0.721|   -0.721|-786.544| -797.767|    72.24%|   0:00:00.0| 1437.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_12_/D   |
[03/09 14:43:58   1635] |  -0.721|   -0.721|-786.174| -797.397|    72.34%|   0:00:03.0| 1438.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_15_/D   |
[03/09 14:43:58   1635] |  -0.721|   -0.721|-786.169| -797.392|    72.37%|   0:00:00.0| 1438.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_15_/D   |
[03/09 14:44:03   1640] |  -0.721|   -0.721|-785.971| -797.194|    72.47%|   0:00:05.0| 1438.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_15_/D   |
[03/09 14:44:05   1642] Analyzing useful skew in preCTS mode ...
[03/09 14:44:05   1642] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_6_/CP
[03/09 14:44:05   1642] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_54_/CP
[03/09 14:44:05   1642] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_23_/CP
[03/09 14:44:05   1642] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_55_/CP
[03/09 14:44:05   1642] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_23_/CP
[03/09 14:44:05   1642] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_61_/CP
[03/09 14:44:05   1642] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_22_/CP
[03/09 14:44:05   1642] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_/CP
[03/09 14:44:05   1642] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_/CP
[03/09 14:44:05   1642] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_50_/CP
[03/09 14:44:05   1642] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_28_/CP
[03/09 14:44:05   1642] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_46_/CP
[03/09 14:44:05   1642] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_/CP
[03/09 14:44:05   1642] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_54_/CP
[03/09 14:44:05   1642] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_4_/CP
[03/09 14:44:05   1642] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_18_/CP
[03/09 14:44:05   1642] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_23_/CP
[03/09 14:44:05   1642] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_15_/CP
[03/09 14:44:05   1642] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_55_/CP
[03/09 14:44:05   1642] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_16_/CP
[03/09 14:44:05   1642] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_52_/CP
[03/09 14:44:05   1642] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_/CP
[03/09 14:44:05   1642] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_29_/CP
[03/09 14:44:05   1642] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_26_/CP
[03/09 14:44:05   1642] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_/CP
[03/09 14:44:05   1642] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_50_/CP
[03/09 14:44:05   1642] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_58_/CP
[03/09 14:44:05   1642] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_44_/CP
[03/09 14:44:05   1642] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_/CP
[03/09 14:44:05   1642] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_46_/CP
[03/09 14:44:05   1642] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_21_/CP
[03/09 14:44:05   1642] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_34_/CP
[03/09 14:44:05   1642] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_55_/CP
[03/09 14:44:05   1642] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_18_/CP
[03/09 14:44:05   1642] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_22_/CP
[03/09 14:44:05   1642] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_10_/CP
[03/09 14:44:05   1642] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_34_/CP
[03/09 14:44:05   1642] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_28_/CP
[03/09 14:44:05   1642]  ** Useful skew failure reasons **
[03/09 14:44:05   1642] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:44:05   1642] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:44:05   1642] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:44:05   1642] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:44:05   1642] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:44:05   1642] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:44:05   1642] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:44:05   1642] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:44:05   1642] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:44:05   1642] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:44:05   1642] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:44:05   1642] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:44:05   1642] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:44:05   1642] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:44:05   1642] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:44:05   1642] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:44:05   1642] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:44:05   1642] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:44:05   1642] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:44:05   1642] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:44:05   1642]  ** Useful skew failure reasons **
[03/09 14:44:05   1642] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:44:05   1642] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:44:05   1642] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:44:05   1642] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:44:05   1642] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:44:05   1642] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:44:05   1642] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:44:05   1642] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:44:05   1642] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:44:05   1642] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:44:05   1642] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:44:05   1642] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:44:05   1642] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:44:05   1642] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:44:05   1642] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:44:05   1642] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:44:05   1642] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:44:05   1642] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:44:05   1642] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:44:05   1642] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:44:05   1642]  ** Useful skew failure reasons **
[03/09 14:44:05   1642] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:44:05   1642] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:44:05   1642] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:44:05   1642] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:44:05   1642] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:44:05   1642] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:44:05   1642] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:44:05   1642] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:44:05   1642] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:44:05   1642] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:44:05   1642] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:44:05   1642] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:44:05   1642] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:44:05   1642] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:44:05   1642] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:44:05   1642] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:44:05   1642] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:44:05   1642] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:44:05   1642] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:44:05   1642] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:44:16   1653] |  -0.719|   -0.719|-786.865| -800.402|    72.56%|   0:00:13.0| 1439.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 14:44:17   1654] |  -0.719|   -0.719|-786.843| -800.380|    72.56%|   0:00:01.0| 1439.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 14:44:19   1656] |  -0.719|   -0.719|-786.685| -800.222|    72.68%|   0:00:02.0| 1439.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_19_/D   |
[03/09 14:44:21   1658] |  -0.719|   -0.719|-786.093| -799.630|    72.74%|   0:00:02.0| 1439.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_19_/D   |
[03/09 14:44:25   1662] |  -0.719|   -0.719|-785.778| -799.314|    72.83%|   0:00:04.0| 1439.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_19_/D   |
[03/09 14:44:27   1664] |  -0.719|   -0.719|-785.950| -799.487|    72.89%|   0:00:02.0| 1439.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_19_/D   |
[03/09 14:44:28   1665] |  -0.719|   -0.719|-785.925| -799.461|    72.90%|   0:00:01.0| 1439.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_19_/D   |
[03/09 14:44:28   1665] Analyzing useful skew in preCTS mode ...
[03/09 14:44:28   1665] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_60_/CP
[03/09 14:44:28   1665] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_35_/CP
[03/09 14:44:28   1665] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_62_/CP
[03/09 14:44:28   1665] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_38_/CP
[03/09 14:44:28   1665] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_14_/CP
[03/09 14:44:28   1665] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_14_/CP
[03/09 14:44:28   1665] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_55_/CP
[03/09 14:44:28   1665] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_8_/CP
[03/09 14:44:28   1665] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_29_/CP
[03/09 14:44:28   1665] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_54_/CP
[03/09 14:44:28   1665] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_30_/CP
[03/09 14:44:28   1665] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_2_/CP
[03/09 14:44:28   1665] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_23_/CP
[03/09 14:44:28   1665] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_10_/CP
[03/09 14:44:28   1665] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_39_/CP
[03/09 14:44:28   1665] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_5_/CP
[03/09 14:44:28   1665] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_2_/CP
[03/09 14:44:28   1665] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_4_/CP
[03/09 14:44:28   1665] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_52_/CP
[03/09 14:44:28   1665] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_7_/CP
[03/09 14:44:28   1665] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_30_/CP
[03/09 14:44:28   1665] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_10_/CP
[03/09 14:44:28   1665] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_59_/CP
[03/09 14:44:28   1665] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_54_/CP
[03/09 14:44:28   1665] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_15_/CP
[03/09 14:44:28   1665] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_6_/CP
[03/09 14:44:28   1665] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_18_/CP
[03/09 14:44:28   1665] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_/CP
[03/09 14:44:28   1665] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_47_/CP
[03/09 14:44:28   1665] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_31_/CP
[03/09 14:44:28   1665] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_10_/CP
[03/09 14:44:28   1665] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_/CP
[03/09 14:44:28   1665] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_23_/CP
[03/09 14:44:28   1665] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_38_/CP
[03/09 14:44:28   1665] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_54_/CP
[03/09 14:44:28   1665] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_6_/CP
[03/09 14:44:28   1665] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_55_/CP
[03/09 14:44:28   1665] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_58_/CP
[03/09 14:44:28   1665] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_52_/CP
[03/09 14:44:28   1665] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_3_/CP
[03/09 14:44:28   1665] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_/CP
[03/09 14:44:28   1665] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_34_/CP
[03/09 14:44:28   1665] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_30_/CP
[03/09 14:44:28   1665]  ** Useful skew failure reasons **
[03/09 14:44:28   1665] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:44:28   1665] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:44:28   1665] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:44:28   1665] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:44:28   1665] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:44:28   1665] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:44:28   1665] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:44:28   1665] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:44:28   1665] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:44:28   1665] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:44:28   1665] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:44:28   1665] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:44:28   1665] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:44:28   1665] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:44:28   1665] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:44:28   1665] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:44:28   1665] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:44:28   1665] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:44:28   1665] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:44:28   1665] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:44:28   1665]  ** Useful skew failure reasons **
[03/09 14:44:28   1665] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:44:28   1665] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:44:28   1665] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:44:28   1665] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:44:28   1665] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:44:28   1665] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:44:28   1665] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:44:28   1665] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:44:28   1665] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:44:28   1665] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:44:28   1665] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:44:28   1665] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:44:28   1665] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:44:28   1665] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:44:28   1665] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:44:28   1665] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:44:28   1665] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:44:28   1665] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:44:28   1665] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:44:28   1665] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:44:28   1665]  ** Useful skew failure reasons **
[03/09 14:44:28   1665] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:44:28   1665] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:44:28   1665] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:44:28   1665] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:44:28   1665] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:44:28   1665] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:44:28   1665] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:44:28   1665] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:44:28   1665] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:44:28   1665] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:44:28   1665] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:44:28   1665] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:44:28   1665] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:44:28   1665] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:44:28   1665] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:44:28   1665] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:44:28   1665] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:44:28   1665] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:44:28   1665] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:44:28   1665] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:44:39   1677] |  -0.715|   -0.715|-786.856| -803.086|    72.91%|   0:00:11.0| 1439.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/09 14:44:44   1682] |  -0.715|   -0.715|-786.775| -803.005|    72.91%|   0:00:05.0| 1439.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/09 14:44:45   1682] |  -0.715|   -0.715|-786.641| -802.871|    72.90%|   0:00:01.0| 1439.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/09 14:44:47   1684] |  -0.715|   -0.715|-785.864| -802.094|    73.02%|   0:00:02.0| 1439.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_12_/D   |
[03/09 14:44:51   1688] |  -0.715|   -0.715|-785.246| -801.476|    73.10%|   0:00:04.0| 1439.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_12_/D   |
[03/09 14:44:51   1688] |  -0.715|   -0.715|-785.240| -801.469|    73.10%|   0:00:00.0| 1439.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_12_/D   |
[03/09 14:44:52   1689] |  -0.715|   -0.715|-785.216| -801.445|    73.10%|   0:00:01.0| 1439.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_12_/D   |
[03/09 14:44:53   1690] |  -0.715|   -0.715|-785.206| -801.435|    73.13%|   0:00:01.0| 1439.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_12_/D   |
[03/09 14:44:53   1690] |  -0.715|   -0.715|-785.192| -801.422|    73.13%|   0:00:00.0| 1439.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_12_/D   |
[03/09 14:44:58   1695] |  -0.715|   -0.715|-784.558| -800.788|    73.23%|   0:00:05.0| 1439.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/09 14:45:00   1697] Analyzing useful skew in preCTS mode ...
[03/09 14:45:00   1697] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_7_/CP
[03/09 14:45:00   1697] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_45_/CP
[03/09 14:45:00   1697] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_46_/CP
[03/09 14:45:00   1697] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_15_/CP
[03/09 14:45:00   1697] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_24_/CP
[03/09 14:45:00   1697] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_40_/CP
[03/09 14:45:00   1697] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_63_/CP
[03/09 14:45:00   1697] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_47_/CP
[03/09 14:45:00   1697] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_52_/CP
[03/09 14:45:00   1697] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_58_/CP
[03/09 14:45:00   1697] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_59_/CP
[03/09 14:45:00   1697] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_22_/CP
[03/09 14:45:00   1697] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_/CP
[03/09 14:45:00   1697] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_55_/CP
[03/09 14:45:00   1697] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_53_/CP
[03/09 14:45:00   1697] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_57_/CP
[03/09 14:45:00   1697] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_23_/CP
[03/09 14:45:00   1697] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_47_/CP
[03/09 14:45:00   1697] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_46_/CP
[03/09 14:45:00   1697] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_2_/CP
[03/09 14:45:00   1697] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_6_/CP
[03/09 14:45:00   1697] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_/CP
[03/09 14:45:00   1697] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_31_/CP
[03/09 14:45:00   1697] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_30_/CP
[03/09 14:45:00   1697] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_42_/CP
[03/09 14:45:00   1697] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_36_/CP
[03/09 14:45:00   1697] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_4_/CP
[03/09 14:45:00   1697] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_28_/CP
[03/09 14:45:00   1697] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_4_/CP
[03/09 14:45:00   1697] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_38_/CP
[03/09 14:45:00   1697] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_31_/CP
[03/09 14:45:00   1697] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_40_/CP
[03/09 14:45:00   1697] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_54_/CP
[03/09 14:45:00   1697] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_60_/CP
[03/09 14:45:00   1697] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_28_/CP
[03/09 14:45:00   1697] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_31_/CP
[03/09 14:45:00   1697] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_23_/CP
[03/09 14:45:00   1697] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_2_/CP
[03/09 14:45:00   1697] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_44_/CP
[03/09 14:45:00   1697] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_29_/CP
[03/09 14:45:00   1697]  ** Useful skew failure reasons **
[03/09 14:45:00   1697] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:45:00   1697] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:45:00   1697] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:45:00   1697] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:45:00   1697] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:45:00   1697] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:45:00   1697] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:45:00   1697] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:45:00   1697] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:45:00   1697] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:45:00   1697] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:45:00   1697] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:45:00   1697] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:45:00   1697] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:45:00   1697] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:45:00   1697] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:45:00   1697] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:45:00   1697] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:45:00   1697] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:45:00   1697] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:45:00   1697]  ** Useful skew failure reasons **
[03/09 14:45:00   1697] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:45:00   1697] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:45:00   1697] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:45:00   1697] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:45:00   1697] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:45:00   1697] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:45:00   1697] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:45:00   1697] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:45:00   1697] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:45:00   1697] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:45:00   1697] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:45:00   1697] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:45:00   1697] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:45:00   1697] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:45:00   1697] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:45:00   1697] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:45:00   1697] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:45:00   1697] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:45:00   1697] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:45:00   1697] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:45:00   1697]  ** Useful skew failure reasons **
[03/09 14:45:00   1697] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:45:00   1697] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:45:00   1697] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:45:00   1697] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:45:00   1697] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:45:00   1697] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:45:00   1697] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:45:00   1697] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:45:00   1697] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:45:00   1697] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:45:00   1697] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:45:00   1697] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:45:00   1697] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:45:00   1697] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:45:00   1697] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:45:00   1697] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:45:00   1697] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:45:00   1697] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:45:00   1697] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:45:00   1697] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:45:10   1707] |  -0.712|   -0.712|-786.084| -804.241|    73.27%|   0:00:12.0| 1440.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_17_/D   |
[03/09 14:45:11   1708] |  -0.712|   -0.712|-785.916| -804.072|    73.26%|   0:00:01.0| 1440.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/09 14:45:13   1710] |  -0.718|   -0.718|-785.873| -804.029|    73.38%|   0:00:02.0| 1440.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/09 14:45:13   1710] |  -0.711|   -0.711|-785.577| -803.733|    73.38%|   0:00:00.0| 1440.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_13_/D   |
[03/09 14:45:19   1716] |  -0.711|   -0.711|-785.289| -803.445|    73.37%|   0:00:06.0| 1441.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_13_/D   |
[03/09 14:45:19   1716] |  -0.711|   -0.711|-785.256| -803.413|    73.37%|   0:00:00.0| 1441.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/09 14:45:22   1719] |  -0.711|   -0.711|-785.161| -803.317|    73.37%|   0:00:03.0| 1441.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/09 14:45:24   1721] |  -0.710|   -0.710|-784.928| -803.085|    73.45%|   0:00:02.0| 1441.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/09 14:45:26   1723] |  -0.711|   -0.711|-784.517| -802.673|    73.49%|   0:00:02.0| 1441.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_15_/D   |
[03/09 14:45:26   1724] |  -0.710|   -0.710|-784.470| -802.626|    73.52%|   0:00:00.0| 1441.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/09 14:45:28   1725] |  -0.710|   -0.710|-784.395| -802.551|    73.51%|   0:00:02.0| 1441.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/09 14:45:28   1725] |  -0.710|   -0.710|-784.357| -802.514|    73.53%|   0:00:00.0| 1441.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/09 14:45:28   1726] |  -0.710|   -0.710|-784.307| -802.463|    73.53%|   0:00:00.0| 1441.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/09 14:45:31   1728] Analyzing useful skew in preCTS mode ...
[03/09 14:45:31   1728] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_29_/CP
[03/09 14:45:31   1728] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_/CP
[03/09 14:45:31   1728] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_30_/CP
[03/09 14:45:31   1728] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_14_/CP
[03/09 14:45:31   1728] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_50_/CP
[03/09 14:45:31   1728] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_/CP
[03/09 14:45:31   1728] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_19_/CP
[03/09 14:45:31   1728] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_39_/CP
[03/09 14:45:31   1728] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_14_/CP
[03/09 14:45:31   1728] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_6_/CP
[03/09 14:45:31   1728] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_38_/CP
[03/09 14:45:31   1728] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_12_/CP
[03/09 14:45:31   1728] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_34_/CP
[03/09 14:45:31   1728] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_44_/CP
[03/09 14:45:31   1728] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_36_/CP
[03/09 14:45:31   1728] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_26_/CP
[03/09 14:45:31   1728] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_32_/CP
[03/09 14:45:31   1728] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_54_/CP
[03/09 14:45:31   1728] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_61_/CP
[03/09 14:45:31   1728] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_42_/CP
[03/09 14:45:31   1728] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_62_/CP
[03/09 14:45:31   1728] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_39_/CP
[03/09 14:45:31   1728] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_30_/CP
[03/09 14:45:31   1728] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_15_/CP
[03/09 14:45:31   1728] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_14_/CP
[03/09 14:45:31   1728] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_62_/CP
[03/09 14:45:31   1728] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_35_/CP
[03/09 14:45:31   1728] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_13_/CP
[03/09 14:45:31   1728] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_62_/CP
[03/09 14:45:31   1728] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_46_/CP
[03/09 14:45:31   1728] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_39_/CP
[03/09 14:45:31   1728] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_25_/CP
[03/09 14:45:31   1728] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_10_/CP
[03/09 14:45:31   1728] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_49_/CP
[03/09 14:45:31   1728]  ** Useful skew failure reasons **
[03/09 14:45:31   1728] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:45:31   1728] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:45:31   1728] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:45:31   1728] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:45:31   1728] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:45:31   1728] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:45:31   1728] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:45:31   1728] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:45:31   1728] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:45:31   1728] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:45:31   1728] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:45:31   1728] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:45:31   1728] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:45:31   1728] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:45:31   1728] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:45:31   1728] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:45:31   1728] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:45:31   1728] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:45:31   1728] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:45:31   1728] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:45:31   1728]  ** Useful skew failure reasons **
[03/09 14:45:31   1728] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:45:31   1728] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:45:31   1728] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:45:31   1728] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:45:31   1728] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:45:31   1728] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:45:31   1728] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:45:31   1728] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:45:31   1728] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:45:31   1728] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:45:31   1728] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:45:31   1728] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:45:31   1728] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:45:31   1728] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:45:31   1728] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:45:31   1728] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:45:31   1728] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:45:31   1728] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:45:31   1728] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:45:31   1728] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:45:31   1728]  ** Useful skew failure reasons **
[03/09 14:45:31   1728] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:45:31   1728] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:45:31   1728] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:45:31   1728] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:45:31   1728] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:45:31   1728] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:45:31   1728] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:45:31   1728] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:45:31   1728] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:45:31   1728] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:45:31   1728] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:45:31   1728] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:45:31   1728] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:45:31   1728] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:45:31   1728] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:45:31   1728] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:45:31   1728] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:45:31   1728] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:45:31   1728] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:45:31   1728] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:45:45   1742] |  -0.708|   -0.708|-783.539| -804.135|    73.58%|   0:00:17.0| 1441.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_13_/D   |
[03/09 14:45:46   1744] |  -0.708|   -0.708|-783.326| -803.922|    73.58%|   0:00:01.0| 1441.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 14:45:48   1745] |  -0.708|   -0.708|-783.243| -803.839|    73.59%|   0:00:02.0| 1441.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 14:45:50   1747] |  -0.707|   -0.707|-782.673| -803.269|    73.65%|   0:00:02.0| 1441.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_16_/D   |
[03/09 14:45:55   1752] |  -0.707|   -0.707|-782.232| -802.828|    73.65%|   0:00:05.0| 1441.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_16_/D   |
[03/09 14:45:56   1753] |  -0.707|   -0.707|-782.232| -802.828|    73.66%|   0:00:01.0| 1441.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_16_/D   |
[03/09 14:45:57   1754] |  -0.707|   -0.707|-781.743| -802.339|    73.71%|   0:00:01.0| 1441.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/09 14:45:59   1756] |  -0.707|   -0.707|-781.111| -801.707|    73.75%|   0:00:02.0| 1441.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/09 14:46:00   1757] |  -0.707|   -0.707|-781.093| -801.689|    73.76%|   0:00:01.0| 1441.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/09 14:46:03   1760] |  -0.706|   -0.706|-781.047| -801.643|    73.77%|   0:00:03.0| 1441.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/09 14:46:06   1763] |  -0.706|   -0.706|-780.816| -801.412|    73.79%|   0:00:03.0| 1441.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/09 14:46:06   1763] |  -0.706|   -0.706|-780.726| -801.322|    73.80%|   0:00:00.0| 1441.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/09 14:46:06   1763] |  -0.706|   -0.706|-780.722| -801.318|    73.80%|   0:00:00.0| 1441.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/09 14:46:09   1766] |  -0.706|   -0.706|-780.480| -801.076|    73.82%|   0:00:03.0| 1441.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/09 14:46:09   1766] Analyzing useful skew in preCTS mode ...
[03/09 14:46:09   1767] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_46_/CP
[03/09 14:46:09   1767] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_16_/CP
[03/09 14:46:09   1767] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_52_/CP
[03/09 14:46:09   1767] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_36_/CP
[03/09 14:46:09   1767] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_20_/CP
[03/09 14:46:09   1767] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_38_/CP
[03/09 14:46:09   1767] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_8_/CP
[03/09 14:46:09   1767] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_57_/CP
[03/09 14:46:09   1767] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_51_/CP
[03/09 14:46:09   1767] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_38_/CP
[03/09 14:46:09   1767] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_58_/CP
[03/09 14:46:09   1767] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_/CP
[03/09 14:46:09   1767] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_48_/CP
[03/09 14:46:09   1767] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_63_/CP
[03/09 14:46:09   1767] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_7_/CP
[03/09 14:46:09   1767] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_57_/CP
[03/09 14:46:09   1767] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_21_/CP
[03/09 14:46:09   1767] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_34_/CP
[03/09 14:46:09   1767] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_18_/CP
[03/09 14:46:09   1767] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_2_/CP
[03/09 14:46:09   1767] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_18_/CP
[03/09 14:46:09   1767] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_44_/CP
[03/09 14:46:09   1767] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_28_/CP
[03/09 14:46:09   1767] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_50_/CP
[03/09 14:46:09   1767] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_12_/CP
[03/09 14:46:09   1767] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_34_/CP
[03/09 14:46:09   1767] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_22_/CP
[03/09 14:46:09   1767] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_14_/CP
[03/09 14:46:09   1767] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_26_/CP
[03/09 14:46:09   1767]  ** Useful skew failure reasons **
[03/09 14:46:09   1767] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:46:09   1767] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:46:09   1767] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:46:09   1767] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:46:09   1767] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:46:09   1767] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:46:09   1767] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:46:09   1767] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:46:09   1767] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:46:09   1767] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:46:09   1767] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:46:09   1767] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:46:09   1767] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:46:09   1767] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:46:09   1767] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:46:09   1767] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:46:09   1767] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:46:09   1767] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:46:09   1767] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:46:09   1767] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:46:10   1767]  ** Useful skew failure reasons **
[03/09 14:46:10   1767] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:46:10   1767] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:46:10   1767] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:46:10   1767] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:46:10   1767] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:46:10   1767] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:46:10   1767] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:46:10   1767] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:46:10   1767] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:46:10   1767] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:46:10   1767] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:46:10   1767] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:46:10   1767] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:46:10   1767] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:46:10   1767] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:46:10   1767] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:46:10   1767] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:46:10   1767] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:46:10   1767] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:46:10   1767] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:46:10   1767]  ** Useful skew failure reasons **
[03/09 14:46:10   1767] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:46:10   1767] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:46:10   1767] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:46:10   1767] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:46:10   1767] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:46:10   1767] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:46:10   1767] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:46:10   1767] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:46:10   1767] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:46:10   1767] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:46:10   1767] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:46:10   1767] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:46:10   1767] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:46:10   1767] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:46:10   1767] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:46:10   1767] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:46:10   1767] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:46:10   1767] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:46:10   1767] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:46:10   1767] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:46:22   1779] |  -0.703|   -0.703|-779.308| -802.013|    73.80%|   0:00:13.0| 1442.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_17_/D   |
[03/09 14:46:23   1780] |  -0.703|   -0.703|-778.815| -801.520|    73.80%|   0:00:01.0| 1442.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/09 14:46:24   1781] |  -0.703|   -0.703|-778.698| -801.403|    73.80%|   0:00:01.0| 1442.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/09 14:46:25   1782] |  -0.703|   -0.703|-778.465| -801.170|    73.86%|   0:00:01.0| 1442.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 14:46:26   1783] |  -0.703|   -0.703|-778.275| -800.980|    73.88%|   0:00:01.0| 1442.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 14:46:26   1783] |  -0.703|   -0.703|-778.251| -800.956|    73.88%|   0:00:00.0| 1442.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 14:46:29   1786] |  -0.703|   -0.703|-778.122| -800.828|    73.91%|   0:00:03.0| 1442.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_19_/D   |
[03/09 14:46:31   1788] |  -0.703|   -0.703|-778.116| -800.821|    73.94%|   0:00:02.0| 1442.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_19_/D   |
[03/09 14:46:31   1788] Analyzing useful skew in preCTS mode ...
[03/09 14:46:31   1788] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_38_/CP
[03/09 14:46:31   1788] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_57_/CP
[03/09 14:46:31   1788] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_47_/CP
[03/09 14:46:31   1788] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_48_/CP
[03/09 14:46:31   1788] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_47_/CP
[03/09 14:46:31   1788] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_29_/CP
[03/09 14:46:31   1788] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_45_/CP
[03/09 14:46:31   1788] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_60_/CP
[03/09 14:46:31   1788] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_54_/CP
[03/09 14:46:31   1788] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_62_/CP
[03/09 14:46:31   1788] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_12_/CP
[03/09 14:46:31   1788] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_50_/CP
[03/09 14:46:31   1788] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_54_/CP
[03/09 14:46:31   1788] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_31_/CP
[03/09 14:46:31   1788] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_49_/CP
[03/09 14:46:31   1788] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_37_/CP
[03/09 14:46:31   1788] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_60_/CP
[03/09 14:46:31   1788] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_6_/CP
[03/09 14:46:31   1788] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_45_/CP
[03/09 14:46:31   1788] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_29_/CP
[03/09 14:46:31   1788] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_51_/CP
[03/09 14:46:31   1788] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_51_/CP
[03/09 14:46:31   1788] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_58_/CP
[03/09 14:46:31   1788] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_13_/CP
[03/09 14:46:31   1788] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_56_/CP
[03/09 14:46:31   1788] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_58_/CP
[03/09 14:46:31   1788] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_33_/CP
[03/09 14:46:31   1788] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_7_/CP
[03/09 14:46:31   1788] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_1_/CP
[03/09 14:46:31   1788] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_18_/CP
[03/09 14:46:31   1788] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_59_/CP
[03/09 14:46:31   1788] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_26_/CP
[03/09 14:46:31   1788] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_4_/CP
[03/09 14:46:31   1788] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_40_/CP
[03/09 14:46:31   1788] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_39_/CP
[03/09 14:46:31   1788] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_31_/CP
[03/09 14:46:31   1788] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_63_/CP
[03/09 14:46:31   1788] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_63_/CP
[03/09 14:46:31   1788] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_45_/CP
[03/09 14:46:31   1788] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_38_/CP
[03/09 14:46:31   1788] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_7_/CP
[03/09 14:46:31   1788] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_25_/CP
[03/09 14:46:31   1788] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_2_/CP
[03/09 14:46:31   1788] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_34_/CP
[03/09 14:46:31   1788] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_14_/CP
[03/09 14:46:31   1788] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_4_/CP
[03/09 14:46:31   1788] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_9_/CP
[03/09 14:46:31   1788] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_10_/CP
[03/09 14:46:31   1788] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_30_/CP
[03/09 14:46:31   1788]  ** Useful skew failure reasons **
[03/09 14:46:31   1788] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:46:31   1788] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:46:31   1788] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:46:31   1788] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:46:31   1788] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:46:31   1788] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:46:31   1788] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:46:31   1788] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:46:31   1788] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:46:31   1788] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:46:31   1788] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:46:31   1788] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:46:31   1788] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:46:31   1788] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:46:31   1788] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:46:31   1788] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:46:31   1788] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:46:31   1788] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:46:31   1788] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:46:31   1788] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:46:31   1788]  ** Useful skew failure reasons **
[03/09 14:46:31   1788] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:46:31   1788] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:46:31   1788] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:46:31   1788] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:46:31   1788] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:46:31   1788] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:46:31   1788] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:46:31   1788] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:46:31   1788] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:46:31   1788] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:46:31   1788] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:46:31   1788] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:46:31   1788] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:46:31   1788] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:46:31   1788] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:46:31   1788] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:46:31   1788] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:46:31   1788] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:46:31   1788] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:46:31   1788] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:46:31   1788]  ** Useful skew failure reasons **
[03/09 14:46:31   1788] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:46:31   1788] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:46:31   1788] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:46:31   1788] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:46:31   1788] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:46:31   1788] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:46:31   1788] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:46:31   1788] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:46:31   1788] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:46:31   1788] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:46:31   1788] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:46:31   1788] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:46:31   1788] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:46:31   1788] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:46:31   1788] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:46:31   1788] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:46:31   1788] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:46:31   1788] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:46:31   1788] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:46:31   1788] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:46:51   1809] |  -0.699|   -0.699|-777.723| -804.826|    73.93%|   0:00:20.0| 1444.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/09 14:46:53   1810] |  -0.699|   -0.699|-777.580| -804.684|    73.94%|   0:00:02.0| 1444.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_19_/D   |
[03/09 14:46:53   1810] |  -0.699|   -0.699|-777.572| -804.676|    73.93%|   0:00:00.0| 1444.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_19_/D   |
[03/09 14:46:55   1812] |  -0.699|   -0.699|-776.801| -803.905|    74.05%|   0:00:02.0| 1444.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_19_/D   |
[03/09 14:46:56   1813] |  -0.699|   -0.699|-776.328| -803.432|    74.08%|   0:00:01.0| 1444.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/09 14:46:57   1814] |  -0.699|   -0.699|-776.239| -803.343|    74.09%|   0:00:01.0| 1444.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/09 14:47:01   1818] |  -0.699|   -0.699|-775.949| -803.052|    74.13%|   0:00:04.0| 1443.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/09 14:47:02   1820] Analyzing useful skew in preCTS mode ...
[03/09 14:47:02   1820] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_48_/CP
[03/09 14:47:02   1820] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_28_/CP
[03/09 14:47:02   1820] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_29_/CP
[03/09 14:47:02   1820] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_21_/CP
[03/09 14:47:02   1820] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_3_/CP
[03/09 14:47:02   1820] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_27_/CP
[03/09 14:47:02   1820] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_63_/CP
[03/09 14:47:02   1820] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_41_/CP
[03/09 14:47:02   1820] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_59_/CP
[03/09 14:47:02   1820] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_31_/CP
[03/09 14:47:02   1820] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_/CP
[03/09 14:47:02   1820] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_51_/CP
[03/09 14:47:02   1820] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_56_/CP
[03/09 14:47:02   1820] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_43_/CP
[03/09 14:47:02   1820] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_52_/CP
[03/09 14:47:02   1820] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_4_/CP
[03/09 14:47:02   1820] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_55_/CP
[03/09 14:47:02   1820] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_37_/CP
[03/09 14:47:02   1820] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_3_/CP
[03/09 14:47:02   1820] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_54_/CP
[03/09 14:47:02   1820] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_50_/CP
[03/09 14:47:02   1820] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_46_/CP
[03/09 14:47:02   1820] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_32_/CP
[03/09 14:47:02   1820] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_26_/CP
[03/09 14:47:02   1820] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_1_/CP
[03/09 14:47:02   1820] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_32_/CP
[03/09 14:47:02   1820] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_36_/CP
[03/09 14:47:02   1820] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_61_/CP
[03/09 14:47:02   1820] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_15_/CP
[03/09 14:47:02   1820] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_22_/CP
[03/09 14:47:02   1820] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_20_/CP
[03/09 14:47:02   1820] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_5_/CP
[03/09 14:47:02   1820] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_15_/CP
[03/09 14:47:02   1820] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_47_/CP
[03/09 14:47:02   1820] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_24_/CP
[03/09 14:47:02   1820] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_35_/CP
[03/09 14:47:02   1820] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_31_/CP
[03/09 14:47:02   1820] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_58_/CP
[03/09 14:47:02   1820] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_25_/CP
[03/09 14:47:03   1820]  ** Useful skew failure reasons **
[03/09 14:47:03   1820] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:03   1820] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:03   1820] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:03   1820] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:03   1820] The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:03   1820] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:03   1820] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:03   1820] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:03   1820] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:03   1820] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:03   1820] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:03   1820] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:03   1820] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:03   1820] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:03   1820] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:03   1820] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:03   1820] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:03   1820] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:03   1820] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:03   1820] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:03   1820]  ** Useful skew failure reasons **
[03/09 14:47:03   1820] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:03   1820] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:03   1820] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:03   1820] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:03   1820] The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:03   1820] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:03   1820] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:03   1820] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:03   1820] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:03   1820] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:03   1820] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:03   1820] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:03   1820] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:03   1820] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:03   1820] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:03   1820] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:03   1820] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:03   1820] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:03   1820] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:03   1820] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:03   1820]  ** Useful skew failure reasons **
[03/09 14:47:03   1820] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:03   1820] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:03   1820] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:03   1820] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:03   1820] The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:03   1820] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:03   1820] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:03   1820] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:03   1820] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:03   1820] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:03   1820] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:03   1820] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:03   1820] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:03   1820] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:03   1820] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:03   1820] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:03   1820] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:03   1820] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:03   1820] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:03   1820] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:11   1828] |  -0.696|   -0.696|-774.675| -805.081|    74.15%|   0:00:10.0| 1443.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/09 14:47:12   1829] |  -0.696|   -0.696|-774.631| -805.038|    74.16%|   0:00:01.0| 1443.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/09 14:47:12   1829] |  -0.696|   -0.696|-774.612| -805.019|    74.16%|   0:00:00.0| 1443.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/09 14:47:14   1831] |  -0.696|   -0.696|-774.396| -804.802|    74.25%|   0:00:02.0| 1443.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_19_/D   |
[03/09 14:47:16   1833] |  -0.696|   -0.696|-774.280| -804.687|    74.29%|   0:00:02.0| 1443.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_19_/D   |
[03/09 14:47:16   1833] |  -0.696|   -0.696|-774.136| -804.542|    74.29%|   0:00:00.0| 1443.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_19_/D   |
[03/09 14:47:17   1834] Analyzing useful skew in preCTS mode ...
[03/09 14:47:17   1834] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_27_/CP
[03/09 14:47:17   1834] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_34_/CP
[03/09 14:47:17   1834] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_26_/CP
[03/09 14:47:17   1834] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_22_/CP
[03/09 14:47:17   1834] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_44_/CP
[03/09 14:47:17   1834] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_62_/CP
[03/09 14:47:17   1834] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_20_/CP
[03/09 14:47:17   1834] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_14_/CP
[03/09 14:47:17   1834] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_6_/CP
[03/09 14:47:17   1834] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_2_/CP
[03/09 14:47:17   1834] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_60_/CP
[03/09 14:47:17   1834] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_42_/CP
[03/09 14:47:17   1834] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_1_/CP
[03/09 14:47:17   1834] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_50_/CP
[03/09 14:47:17   1834] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_56_/CP
[03/09 14:47:17   1834] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_49_/CP
[03/09 14:47:17   1834] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_1_/CP
[03/09 14:47:17   1834] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_11_/CP
[03/09 14:47:17   1834] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_8_/CP
[03/09 14:47:17   1834] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_35_/CP
[03/09 14:47:17   1834] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_49_/CP
[03/09 14:47:17   1834] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_32_/CP
[03/09 14:47:17   1834] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_21_/CP
[03/09 14:47:17   1834] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_60_/CP
[03/09 14:47:17   1834] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_17_/CP
[03/09 14:47:17   1834] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_25_/CP
[03/09 14:47:17   1834] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_46_/CP
[03/09 14:47:17   1834] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_2_/CP
[03/09 14:47:17   1834] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_54_/CP
[03/09 14:47:17   1834] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_17_/CP
[03/09 14:47:17   1834] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_19_/CP
[03/09 14:47:17   1834] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_23_/CP
[03/09 14:47:17   1834] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_60_/CP
[03/09 14:47:17   1834] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_49_/CP
[03/09 14:47:17   1834] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_41_/CP
[03/09 14:47:17   1834] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_62_/CP
[03/09 14:47:17   1834] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_26_/CP
[03/09 14:47:17   1834] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_/CP
[03/09 14:47:17   1834] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_61_/CP
[03/09 14:47:17   1834] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_22_/CP
[03/09 14:47:17   1834] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_7_/CP
[03/09 14:47:17   1834]  ** Useful skew failure reasons **
[03/09 14:47:17   1834] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:17   1834] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:17   1834] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:17   1834] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:17   1834] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:17   1834] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:17   1834] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:17   1834] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:17   1834] The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:17   1834] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:17   1834] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:17   1834] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:17   1834] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:17   1834] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:17   1834] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:17   1834] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:17   1834] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:17   1834] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:17   1834] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:17   1834] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:17   1835]  ** Useful skew failure reasons **
[03/09 14:47:17   1835] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:17   1835] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:17   1835] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:17   1835] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:17   1835] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:17   1835] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:17   1835] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:17   1835] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:17   1835] The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:17   1835] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:17   1835] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:17   1835] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:17   1835] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:17   1835] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:17   1835] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:17   1835] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:17   1835] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:17   1835] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:17   1835] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:17   1835] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:17   1835]  ** Useful skew failure reasons **
[03/09 14:47:17   1835] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:17   1835] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:17   1835] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:17   1835] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:17   1835] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:17   1835] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:17   1835] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:17   1835] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:17   1835] The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:17   1835] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:17   1835] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:17   1835] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:17   1835] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:17   1835] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:17   1835] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:17   1835] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:17   1835] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:17   1835] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:17   1835] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:17   1835] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:27   1844] |  -0.694|   -0.694|-774.144| -808.132|    74.28%|   0:00:11.0| 1443.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_13_/D   |
[03/09 14:47:28   1845] |  -0.693|   -0.693|-773.995| -807.982|    74.36%|   0:00:01.0| 1443.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/09 14:47:36   1853] |  -0.693|   -0.693|-773.793| -807.781|    74.40%|   0:00:08.0| 1443.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_16_/D   |
[03/09 14:47:39   1857] |  -0.693|   -0.693|-773.615| -807.603|    74.45%|   0:00:03.0| 1444.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_16_/D   |
[03/09 14:47:41   1858] |  -0.693|   -0.693|-773.490| -807.478|    74.49%|   0:00:02.0| 1444.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_16_/D   |
[03/09 14:47:41   1858] |  -0.693|   -0.693|-773.474| -807.462|    74.50%|   0:00:00.0| 1444.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_16_/D   |
[03/09 14:47:41   1858] Analyzing useful skew in preCTS mode ...
[03/09 14:47:41   1858] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_21_/CP
[03/09 14:47:41   1858] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_6_/CP
[03/09 14:47:41   1858] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_53_/CP
[03/09 14:47:41   1858] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_52_/CP
[03/09 14:47:41   1858] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_7_/CP
[03/09 14:47:41   1858] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_32_/CP
[03/09 14:47:41   1858] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_24_/CP
[03/09 14:47:41   1858] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_19_/CP
[03/09 14:47:41   1858] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_10_/CP
[03/09 14:47:41   1858] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_43_/CP
[03/09 14:47:41   1858] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_38_/CP
[03/09 14:47:41   1858] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_2_/CP
[03/09 14:47:41   1858] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_23_/CP
[03/09 14:47:41   1858] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_40_/CP
[03/09 14:47:41   1858] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_11_/CP
[03/09 14:47:41   1858] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_13_/CP
[03/09 14:47:41   1858] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_4_/CP
[03/09 14:47:41   1858] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_10_/CP
[03/09 14:47:41   1858] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_24_/CP
[03/09 14:47:41   1858] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_40_/CP
[03/09 14:47:41   1858] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_47_/CP
[03/09 14:47:41   1858] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_35_/CP
[03/09 14:47:41   1858] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_0_/CP
[03/09 14:47:41   1858] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_41_/CP
[03/09 14:47:41   1858] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_34_/CP
[03/09 14:47:41   1858] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_23_/CP
[03/09 14:47:41   1858] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_27_/CP
[03/09 14:47:41   1858] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_24_/CP
[03/09 14:47:41   1858] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_30_/CP
[03/09 14:47:41   1858] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_53_/CP
[03/09 14:47:41   1858] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_55_/CP
[03/09 14:47:41   1858] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_/CP
[03/09 14:47:41   1858] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_12_/CP
[03/09 14:47:41   1858] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_32_/CP
[03/09 14:47:41   1858] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_44_/CP
[03/09 14:47:41   1858] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_5_/CP
[03/09 14:47:41   1858] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_50_/CP
[03/09 14:47:41   1858] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_2_/CP
[03/09 14:47:41   1858] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_16_/CP
[03/09 14:47:41   1858] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_42_/CP
[03/09 14:47:41   1858] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_60_/CP
[03/09 14:47:41   1858] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_41_/CP
[03/09 14:47:41   1858] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_33_/CP
[03/09 14:47:41   1858] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_8_/CP
[03/09 14:47:41   1859]  ** Useful skew failure reasons **
[03/09 14:47:41   1859] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:41   1859] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:41   1859] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:41   1859] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:41   1859] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:41   1859] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:41   1859] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:41   1859] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:41   1859] The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:41   1859] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:41   1859] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:41   1859] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:41   1859] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:41   1859] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:41   1859] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:41   1859] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:41   1859] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:41   1859] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:41   1859] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:41   1859] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:41   1859]  ** Useful skew failure reasons **
[03/09 14:47:41   1859] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:41   1859] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:41   1859] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:41   1859] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:41   1859] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:41   1859] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:41   1859] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:41   1859] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:41   1859] The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:41   1859] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:41   1859] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:41   1859] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:41   1859] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:41   1859] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:41   1859] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:41   1859] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:41   1859] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:41   1859] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:41   1859] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:41   1859] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:41   1859]  ** Useful skew failure reasons **
[03/09 14:47:41   1859] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:41   1859] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:41   1859] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:41   1859] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:41   1859] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:41   1859] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:41   1859] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:41   1859] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:41   1859] The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:41   1859] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:41   1859] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:41   1859] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:41   1859] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:41   1859] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:41   1859] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:41   1859] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:41   1859] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:41   1859] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:41   1859] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:41   1859] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:52   1869] |  -0.690|   -0.690|-772.881| -810.897|    74.48%|   0:00:11.0| 1444.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_12_/D   |
[03/09 14:47:53   1870] |  -0.690|   -0.690|-772.858| -810.874|    74.49%|   0:00:01.0| 1444.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_12_/D   |
[03/09 14:47:53   1870] |  -0.690|   -0.690|-772.822| -810.838|    74.49%|   0:00:00.0| 1444.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_12_/D   |
[03/09 14:47:54   1872] |  -0.690|   -0.690|-772.436| -810.452|    74.58%|   0:00:01.0| 1444.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/09 14:47:55   1872] |  -0.690|   -0.690|-772.320| -810.336|    74.60%|   0:00:01.0| 1444.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/09 14:47:56   1873] |  -0.690|   -0.690|-772.306| -810.322|    74.61%|   0:00:01.0| 1444.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/09 14:47:57   1874] |  -0.690|   -0.690|-772.282| -810.298|    74.61%|   0:00:01.0| 1444.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/09 14:47:57   1874] Analyzing useful skew in preCTS mode ...
[03/09 14:47:57   1874] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_52_/CP
[03/09 14:47:57   1874] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_59_/CP
[03/09 14:47:57   1874] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_26_/CP
[03/09 14:47:57   1874] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_17_/CP
[03/09 14:47:57   1874] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_48_/CP
[03/09 14:47:57   1874] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_37_/CP
[03/09 14:47:57   1874] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_53_/CP
[03/09 14:47:57   1874] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_27_/CP
[03/09 14:47:57   1874] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_59_/CP
[03/09 14:47:57   1874] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_32_/CP
[03/09 14:47:57   1874] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_13_/CP
[03/09 14:47:57   1874] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_34_/CP
[03/09 14:47:57   1874] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_22_/CP
[03/09 14:47:57   1874] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_5_/CP
[03/09 14:47:57   1874] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_31_/CP
[03/09 14:47:57   1874] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_39_/CP
[03/09 14:47:57   1874] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_7_/CP
[03/09 14:47:57   1874] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_9_/CP
[03/09 14:47:57   1874] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_18_/CP
[03/09 14:47:57   1874] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_11_/CP
[03/09 14:47:57   1874] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_26_/CP
[03/09 14:47:57   1874] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_3_/CP
[03/09 14:47:57   1874] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_6_/CP
[03/09 14:47:57   1874] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_45_/CP
[03/09 14:47:57   1874] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_0_/CP
[03/09 14:47:57   1874] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_23_/CP
[03/09 14:47:57   1874] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_16_/CP
[03/09 14:47:57   1874] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_24_/CP
[03/09 14:47:57   1874] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_11_/CP
[03/09 14:47:57   1874] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_15_/CP
[03/09 14:47:57   1874] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_47_/CP
[03/09 14:47:57   1874] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_1_/CP
[03/09 14:47:57   1874] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_30_/CP
[03/09 14:47:57   1874] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_6_/CP
[03/09 14:47:57   1874] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_12_/CP
[03/09 14:47:57   1874] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_18_/CP
[03/09 14:47:57   1874] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_40_/CP
[03/09 14:47:57   1874] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_44_/CP
[03/09 14:47:57   1874] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_24_/CP
[03/09 14:47:57   1874] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_39_/CP
[03/09 14:47:57   1874] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_5_/CP
[03/09 14:47:57   1874] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_32_/CP
[03/09 14:47:57   1874] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_63_/CP
[03/09 14:47:57   1874]  ** Useful skew failure reasons **
[03/09 14:47:57   1874] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:57   1874] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:57   1874] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:57   1874] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:57   1874] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:57   1874] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:57   1874] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:57   1874] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:57   1874] The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:57   1874] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:57   1874] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:57   1874] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:57   1874] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:57   1874] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:57   1874] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:57   1874] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:57   1874] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:57   1874] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:57   1874] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:57   1874] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:57   1874]  ** Useful skew failure reasons **
[03/09 14:47:57   1874] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:57   1874] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:57   1874] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:57   1874] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:57   1874] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:57   1874] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:57   1874] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:57   1874] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:57   1874] The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:57   1874] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:57   1874] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:57   1874] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:57   1874] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:57   1874] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:57   1874] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:57   1874] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:57   1874] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:57   1874] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:57   1874] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:57   1874] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:57   1874]  ** Useful skew failure reasons **
[03/09 14:47:57   1874] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:57   1874] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:57   1874] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:57   1874] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:57   1874] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:57   1874] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:57   1874] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:57   1874] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:57   1874] The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:57   1874] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:57   1874] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:57   1874] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:57   1874] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:57   1874] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:57   1874] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:57   1874] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:57   1874] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:57   1874] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:57   1874] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:47:57   1874] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:05   1882] |  -0.688|   -0.688|-769.610| -812.108|    74.60%|   0:00:08.0| 1444.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_19_/D   |
[03/09 14:48:06   1883] |  -0.688|   -0.688|-769.535| -812.033|    74.60%|   0:00:01.0| 1444.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_19_/D   |
[03/09 14:48:07   1884] |  -0.688|   -0.688|-769.336| -811.834|    74.68%|   0:00:01.0| 1444.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_19_/D   |
[03/09 14:48:07   1884] |  -0.688|   -0.688|-769.174| -811.672|    74.70%|   0:00:00.0| 1444.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_19_/D   |
[03/09 14:48:07   1885] |  -0.688|   -0.688|-769.167| -811.665|    74.72%|   0:00:00.0| 1444.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_19_/D   |
[03/09 14:48:08   1885] |  -0.688|   -0.688|-769.129| -811.627|    74.72%|   0:00:01.0| 1444.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_19_/D   |
[03/09 14:48:09   1886] Analyzing useful skew in preCTS mode ...
[03/09 14:48:09   1886] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_63_/CP
[03/09 14:48:09   1886] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_40_/CP
[03/09 14:48:09   1886] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_15_/CP
[03/09 14:48:09   1886] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_26_/CP
[03/09 14:48:09   1886] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_/CP
[03/09 14:48:09   1886] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_36_/CP
[03/09 14:48:09   1886] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_16_/CP
[03/09 14:48:09   1886] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_18_/CP
[03/09 14:48:09   1886] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_39_/CP
[03/09 14:48:09   1886] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_44_/CP
[03/09 14:48:09   1886] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_46_/CP
[03/09 14:48:09   1886] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_63_/CP
[03/09 14:48:09   1886] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_0_/CP
[03/09 14:48:09   1886] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_34_/CP
[03/09 14:48:09   1886] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_15_/CP
[03/09 14:48:09   1886] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_48_/CP
[03/09 14:48:09   1886] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_48_/CP
[03/09 14:48:09   1886] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_54_/CP
[03/09 14:48:09   1886] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_32_/CP
[03/09 14:48:09   1886] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_17_/CP
[03/09 14:48:09   1886] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_29_/CP
[03/09 14:48:09   1886] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_62_/CP
[03/09 14:48:09   1886] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_20_/CP
[03/09 14:48:09   1886] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_20_/CP
[03/09 14:48:09   1886] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_41_/CP
[03/09 14:48:09   1886] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_55_/CP
[03/09 14:48:09   1886] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_41_/CP
[03/09 14:48:09   1886] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_51_/CP
[03/09 14:48:09   1886] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_0_/CP
[03/09 14:48:09   1886] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_21_/CP
[03/09 14:48:09   1886] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_36_/CP
[03/09 14:48:09   1886] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_50_/CP
[03/09 14:48:09   1886] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_60_/CP
[03/09 14:48:09   1886] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_58_/CP
[03/09 14:48:09   1886] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_35_/CP
[03/09 14:48:09   1886] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_7_/CP
[03/09 14:48:09   1886] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_32_/CP
[03/09 14:48:09   1886] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_0_/CP
[03/09 14:48:09   1886] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_33_/CP
[03/09 14:48:09   1886] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_34_/CP
[03/09 14:48:09   1886] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_47_/CP
[03/09 14:48:09   1886] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_/CP
[03/09 14:48:09   1886] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_36_/CP
[03/09 14:48:09   1886] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_40_/CP
[03/09 14:48:09   1886] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_16_/CP
[03/09 14:48:09   1886] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_1_/CP
[03/09 14:48:09   1886] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_47_/CP
[03/09 14:48:09   1886] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_12_/CP
[03/09 14:48:09   1886] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_44_/CP
[03/09 14:48:09   1886] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_15_/CP
[03/09 14:48:09   1886]  ** Useful skew failure reasons **
[03/09 14:48:09   1886] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:09   1886] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:09   1886] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:09   1886] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:09   1886] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:09   1886] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:09   1886] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:09   1886] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:09   1886] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:09   1886] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:09   1886] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:09   1886] The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_40_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:09   1886] The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:09   1886] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:09   1886] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:09   1886] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:09   1886] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:09   1886] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:09   1886] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:09   1886] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:09   1886]  ** Useful skew failure reasons **
[03/09 14:48:09   1886] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:09   1886] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:09   1886] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:09   1886] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:09   1886] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:09   1886] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:09   1886] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:09   1886] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:09   1886] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:09   1886] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:09   1886] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:09   1886] The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_40_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:09   1886] The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:09   1886] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:09   1886] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:09   1886] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:09   1886] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:09   1886] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:09   1886] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:09   1886] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:09   1886]  ** Useful skew failure reasons **
[03/09 14:48:09   1886] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:09   1886] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:09   1886] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:09   1886] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:09   1886] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:09   1886] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:09   1886] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:09   1886] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:09   1886] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:09   1886] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:09   1886] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:09   1886] The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_40_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:09   1886] The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:09   1886] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:09   1886] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:09   1886] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:09   1886] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:09   1886] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:09   1886] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:09   1886] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:19   1896] |  -0.683|   -0.683|-768.649| -815.356|    74.71%|   0:00:11.0| 1444.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_17_/D   |
[03/09 14:48:24   1901] |  -0.683|   -0.683|-767.830| -814.537|    74.71%|   0:00:05.0| 1444.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_13_/D   |
[03/09 14:48:26   1903] |  -0.683|   -0.683|-767.829| -814.536|    74.70%|   0:00:02.0| 1444.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_13_/D   |
[03/09 14:48:26   1903] |  -0.683|   -0.683|-767.813| -814.520|    74.70%|   0:00:00.0| 1444.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_13_/D   |
[03/09 14:48:28   1905] |  -0.683|   -0.683|-767.056| -813.764|    74.78%|   0:00:02.0| 1444.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_16_/D   |
[03/09 14:48:28   1906] |  -0.684|   -0.684|-766.961| -813.669|    74.81%|   0:00:00.0| 1444.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_16_/D   |
[03/09 14:48:29   1906] |  -0.683|   -0.683|-766.899| -813.606|    74.82%|   0:00:01.0| 1444.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_13_/D   |
[03/09 14:48:33   1910] |  -0.683|   -0.683|-765.843| -812.551|    74.87%|   0:00:04.0| 1444.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_13_/D   |
[03/09 14:48:33   1911] |  -0.683|   -0.683|-765.771| -812.478|    74.89%|   0:00:00.0| 1444.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_13_/D   |
[03/09 14:48:33   1911] |  -0.683|   -0.683|-765.770| -812.477|    74.89%|   0:00:00.0| 1444.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_13_/D   |
[03/09 14:48:34   1911] Analyzing useful skew in preCTS mode ...
[03/09 14:48:34   1911] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_25_/CP
[03/09 14:48:34   1911] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_63_/CP
[03/09 14:48:34   1911] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_48_/CP
[03/09 14:48:34   1911] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_28_/CP
[03/09 14:48:34   1911] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_34_/CP
[03/09 14:48:34   1911] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_8_/CP
[03/09 14:48:34   1911] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_48_/CP
[03/09 14:48:34   1911] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_46_/CP
[03/09 14:48:34   1911] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_10_/CP
[03/09 14:48:34   1911] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_15_/CP
[03/09 14:48:34   1911] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_50_/CP
[03/09 14:48:34   1911] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_5_/CP
[03/09 14:48:34   1911] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_14_/CP
[03/09 14:48:34   1911] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_56_/CP
[03/09 14:48:34   1911] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_20_/CP
[03/09 14:48:34   1911] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_30_/CP
[03/09 14:48:34   1911] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_45_/CP
[03/09 14:48:34   1911] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_27_/CP
[03/09 14:48:34   1911] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_62_/CP
[03/09 14:48:34   1911] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_55_/CP
[03/09 14:48:34   1911] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_56_/CP
[03/09 14:48:34   1911] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_51_/CP
[03/09 14:48:34   1911] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_23_/CP
[03/09 14:48:34   1911] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_0_/CP
[03/09 14:48:34   1911] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_39_/CP
[03/09 14:48:34   1911] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_59_/CP
[03/09 14:48:34   1911] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_52_/CP
[03/09 14:48:34   1911] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_25_/CP
[03/09 14:48:34   1911] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_41_/CP
[03/09 14:48:34   1911] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_46_/CP
[03/09 14:48:34   1911] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_24_/CP
[03/09 14:48:34   1911] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_28_/CP
[03/09 14:48:34   1911] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_24_/CP
[03/09 14:48:34   1911] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_16_/CP
[03/09 14:48:34   1911] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_9_/CP
[03/09 14:48:34   1911] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_16_/CP
[03/09 14:48:34   1911] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_57_/CP
[03/09 14:48:34   1911] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_13_/CP
[03/09 14:48:34   1911] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_10_/CP
[03/09 14:48:34   1911] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_43_/CP
[03/09 14:48:34   1911] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_6_/CP
[03/09 14:48:34   1911] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_7_/CP
[03/09 14:48:34   1911] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_24_/CP
[03/09 14:48:34   1911] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_62_/CP
[03/09 14:48:34   1911]  ** Useful skew failure reasons **
[03/09 14:48:34   1911] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:34   1911] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:34   1911] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:34   1911] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:34   1911] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:34   1911] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:34   1911] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:34   1911] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:34   1911] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:34   1911] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:34   1911] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:34   1911] The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_40_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:34   1911] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:34   1911] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:34   1911] The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:34   1911] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:34   1911] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:34   1911] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:34   1911] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:34   1911] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:34   1911]  ** Useful skew failure reasons **
[03/09 14:48:34   1911] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:34   1911] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:34   1911] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:34   1911] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:34   1911] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:34   1911] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:34   1911] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:34   1911] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:34   1911] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:34   1911] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:34   1911] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:34   1911] The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_40_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:34   1911] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:34   1911] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:34   1911] The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:34   1911] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:34   1911] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:34   1911] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:34   1911] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:34   1911] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:34   1911]  ** Useful skew failure reasons **
[03/09 14:48:34   1911] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:34   1911] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:34   1911] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:34   1911] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:34   1911] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:34   1911] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:34   1911] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:34   1911] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:34   1911] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:34   1911] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:34   1911] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:34   1911] The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_40_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:34   1911] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:34   1911] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:34   1911] The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:34   1911] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:34   1911] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:34   1911] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:34   1911] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:34   1911] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:45   1923] |  -0.681|   -0.681|-764.550| -814.578|    74.89%|   0:00:12.0| 1447.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_17_/D   |
[03/09 14:48:46   1923] |  -0.681|   -0.681|-764.506| -814.534|    74.90%|   0:00:01.0| 1447.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_17_/D   |
[03/09 14:48:46   1924] |  -0.680|   -0.680|-764.481| -814.509|    74.93%|   0:00:00.0| 1447.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_19_/D   |
[03/09 14:48:48   1925] |  -0.680|   -0.680|-763.940| -813.968|    74.96%|   0:00:02.0| 1447.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_19_/D   |
[03/09 14:48:49   1926] |  -0.680|   -0.680|-763.771| -813.799|    74.97%|   0:00:01.0| 1447.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_19_/D   |
[03/09 14:48:49   1926] |  -0.680|   -0.680|-763.761| -813.789|    74.97%|   0:00:00.0| 1447.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/09 14:48:49   1926] Analyzing useful skew in preCTS mode ...
[03/09 14:48:49   1926] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_51_/CP
[03/09 14:48:49   1926] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_56_/CP
[03/09 14:48:49   1926] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_54_/CP
[03/09 14:48:49   1926] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_44_/CP
[03/09 14:48:49   1926] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_7_/CP
[03/09 14:48:49   1926] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_3_/CP
[03/09 14:48:49   1926] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_0_/CP
[03/09 14:48:49   1926] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_40_/CP
[03/09 14:48:49   1926] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_62_/CP
[03/09 14:48:49   1926] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_16_/CP
[03/09 14:48:49   1926] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_49_/CP
[03/09 14:48:49   1926] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_37_/CP
[03/09 14:48:49   1926] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_48_/CP
[03/09 14:48:49   1926] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_26_/CP
[03/09 14:48:49   1926] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_56_/CP
[03/09 14:48:49   1926] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_53_/CP
[03/09 14:48:49   1926] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_32_/CP
[03/09 14:48:49   1926] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_3_/CP
[03/09 14:48:49   1926] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_2_/CP
[03/09 14:48:49   1926] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_40_/CP
[03/09 14:48:49   1926] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_5_/CP
[03/09 14:48:49   1926] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_16_/CP
[03/09 14:48:49   1926] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_2_/CP
[03/09 14:48:49   1926] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_7_/CP
[03/09 14:48:49   1926] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_32_/CP
[03/09 14:48:49   1926] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_8_/CP
[03/09 14:48:49   1926] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_32_/CP
[03/09 14:48:49   1926] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_4_/CP
[03/09 14:48:49   1926] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_8_/CP
[03/09 14:48:49   1926] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_33_/CP
[03/09 14:48:49   1926] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_12_/CP
[03/09 14:48:49   1926] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_/CP
[03/09 14:48:49   1926] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_56_/CP
[03/09 14:48:49   1926] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_48_/CP
[03/09 14:48:49   1926] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_31_/CP
[03/09 14:48:49   1926] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_49_/CP
[03/09 14:48:49   1926] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_57_/CP
[03/09 14:48:49   1926] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_2_/CP
[03/09 14:48:49   1926] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_32_/CP
[03/09 14:48:49   1926] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_36_/CP
[03/09 14:48:49   1926] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_60_/CP
[03/09 14:48:49   1926]  ** Useful skew failure reasons **
[03/09 14:48:49   1926] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:49   1926] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:49   1926] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:49   1926] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:49   1926] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:49   1926] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:49   1926] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:49   1926] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:49   1926] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:49   1926] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:49   1926] The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_40_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:49   1926] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:49   1926] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:49   1926] The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:49   1926] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:49   1926] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:49   1926] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:49   1926] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:49   1926] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:49   1926] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:49   1926]  ** Useful skew failure reasons **
[03/09 14:48:49   1926] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:49   1926] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:49   1926] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:49   1926] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:49   1926] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:49   1926] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:49   1926] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:49   1926] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:49   1926] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:49   1926] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:49   1926] The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_40_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:49   1926] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:49   1926] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:49   1926] The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:49   1926] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:49   1926] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:49   1926] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:49   1926] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:49   1926] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:49   1926] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:49   1926]  ** Useful skew failure reasons **
[03/09 14:48:49   1926] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:49   1926] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:49   1926] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:49   1926] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:49   1926] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:49   1926] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:49   1926] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:49   1926] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:49   1926] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:49   1926] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:49   1926] The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_40_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:49   1926] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:49   1926] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:49   1926] The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:49   1926] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:49   1926] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:49   1926] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:49   1926] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:49   1926] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:49   1926] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:48:59   1936] |  -0.676|   -0.676|-761.992| -816.335|    74.94%|   0:00:10.0| 1447.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_15_/D   |
[03/09 14:49:00   1937] |  -0.676|   -0.676|-761.882| -816.226|    74.95%|   0:00:01.0| 1447.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_15_/D   |
[03/09 14:49:00   1937] |  -0.676|   -0.676|-761.882| -816.226|    74.95%|   0:00:00.0| 1447.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_15_/D   |
[03/09 14:49:01   1938] |  -0.675|   -0.675|-761.374| -815.718|    75.03%|   0:00:01.0| 1447.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/09 14:49:04   1941] |  -0.676|   -0.676|-761.002| -815.345|    75.07%|   0:00:03.0| 1447.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/09 14:49:04   1941] |  -0.675|   -0.675|-760.933| -815.276|    75.08%|   0:00:00.0| 1447.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_16_/D   |
[03/09 14:49:07   1944] |  -0.675|   -0.675|-760.726| -815.069|    75.08%|   0:00:03.0| 1447.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_16_/D   |
[03/09 14:49:07   1944] |  -0.675|   -0.675|-760.581| -814.924|    75.08%|   0:00:00.0| 1447.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_16_/D   |
[03/09 14:49:08   1945] |  -0.675|   -0.675|-760.307| -814.651|    75.11%|   0:00:01.0| 1447.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_16_/D   |
[03/09 14:49:08   1945] |  -0.675|   -0.675|-760.145| -814.488|    75.12%|   0:00:00.0| 1447.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_16_/D   |
[03/09 14:49:09   1947] |  -0.675|   -0.675|-759.881| -814.224|    75.14%|   0:00:01.0| 1447.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_16_/D   |
[03/09 14:49:10   1947] |  -0.675|   -0.675|-759.872| -814.216|    75.16%|   0:00:01.0| 1447.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_16_/D   |
[03/09 14:49:10   1947] Analyzing useful skew in preCTS mode ...
[03/09 14:49:10   1947] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_53_/CP
[03/09 14:49:10   1947] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_0_/CP
[03/09 14:49:10   1947] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_8_/CP
[03/09 14:49:10   1947] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_19_/CP
[03/09 14:49:10   1947] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_0_/CP
[03/09 14:49:10   1947] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_56_/CP
[03/09 14:49:10   1947] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_55_/CP
[03/09 14:49:10   1947] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_31_/CP
[03/09 14:49:10   1947] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_14_/CP
[03/09 14:49:10   1947] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_58_/CP
[03/09 14:49:10   1947] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_55_/CP
[03/09 14:49:10   1947] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_15_/CP
[03/09 14:49:10   1947] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_37_/CP
[03/09 14:49:10   1947] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_16_/CP
[03/09 14:49:10   1947] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_57_/CP
[03/09 14:49:10   1947] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_61_/CP
[03/09 14:49:10   1947] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_42_/CP
[03/09 14:49:10   1947] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_40_/CP
[03/09 14:49:10   1947] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_0_/CP
[03/09 14:49:10   1947] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_52_/CP
[03/09 14:49:10   1947] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_55_/CP
[03/09 14:49:10   1947] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_47_/CP
[03/09 14:49:10   1947] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_42_/CP
[03/09 14:49:10   1947] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_1_/CP
[03/09 14:49:10   1947] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_4_/CP
[03/09 14:49:10   1947] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_11_/CP
[03/09 14:49:10   1947] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_54_/CP
[03/09 14:49:10   1947] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_61_/CP
[03/09 14:49:10   1947] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_27_/CP
[03/09 14:49:10   1947] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_43_/CP
[03/09 14:49:10   1947] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_0_/CP
[03/09 14:49:10   1947] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_58_/CP
[03/09 14:49:10   1947] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_46_/CP
[03/09 14:49:10   1947] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_53_/CP
[03/09 14:49:10   1947] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_12_/CP
[03/09 14:49:10   1947] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_11_/CP
[03/09 14:49:10   1947] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_48_/CP
[03/09 14:49:10   1947] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_18_/CP
[03/09 14:49:10   1947] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_37_/CP
[03/09 14:49:10   1947] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_27_/CP
[03/09 14:49:10   1947]  ** Useful skew failure reasons **
[03/09 14:49:10   1947] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:10   1947] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:10   1947] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:10   1947] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:10   1947] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:10   1947] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:10   1947] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:10   1947] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:10   1947] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:10   1947] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:10   1947] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:10   1947] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:10   1947] The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_40_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:10   1947] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:10   1947] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:10   1947] The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:10   1947] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:10   1947] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:10   1947] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:10   1947] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:10   1948]  ** Useful skew failure reasons **
[03/09 14:49:10   1948] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:10   1948] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:10   1948] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:10   1948] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:10   1948] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:10   1948] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:10   1948] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:10   1948] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:10   1948] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:10   1948] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:10   1948] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:10   1948] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:10   1948] The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_40_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:10   1948] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:10   1948] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:10   1948] The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:10   1948] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:10   1948] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:10   1948] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:10   1948] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:10   1948]  ** Useful skew failure reasons **
[03/09 14:49:10   1948] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:10   1948] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:10   1948] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:10   1948] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:10   1948] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:10   1948] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:10   1948] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:10   1948] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:10   1948] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:10   1948] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:10   1948] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:10   1948] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:10   1948] The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_40_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:10   1948] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:10   1948] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:10   1948] The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:10   1948] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:10   1948] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:10   1948] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:10   1948] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:17   1954] |  -0.671|   -0.671|-755.649| -813.465|    75.15%|   0:00:07.0| 1447.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_16_/D   |
[03/09 14:49:19   1956] |  -0.671|   -0.671|-755.422| -813.239|    75.16%|   0:00:02.0| 1447.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_16_/D   |
[03/09 14:49:20   1957] |  -0.671|   -0.671|-755.259| -813.075|    75.22%|   0:00:01.0| 1447.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/09 14:49:21   1958] |  -0.671|   -0.671|-755.040| -812.856|    75.24%|   0:00:01.0| 1447.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/09 14:49:21   1958] |  -0.671|   -0.671|-755.008| -812.824|    75.25%|   0:00:00.0| 1447.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/09 14:49:21   1958] |  -0.671|   -0.671|-754.991| -812.807|    75.25%|   0:00:00.0| 1447.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/09 14:49:21   1958] |  -0.671|   -0.671|-754.984| -812.800|    75.25%|   0:00:00.0| 1447.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/09 14:49:21   1959] |  -0.671|   -0.671|-754.981| -812.797|    75.25%|   0:00:00.0| 1447.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/09 14:49:22   1959] Analyzing useful skew in preCTS mode ...
[03/09 14:49:22   1959] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_0_/CP
[03/09 14:49:22   1959] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_56_/CP
[03/09 14:49:22   1959] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_28_/CP
[03/09 14:49:22   1959] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_48_/CP
[03/09 14:49:22   1959] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_43_/CP
[03/09 14:49:22   1959] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_9_/CP
[03/09 14:49:22   1959] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_18_/CP
[03/09 14:49:22   1959] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_61_/CP
[03/09 14:49:22   1959] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_40_/CP
[03/09 14:49:22   1959] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_35_/CP
[03/09 14:49:22   1959] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_5_/CP
[03/09 14:49:22   1959] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_47_/CP
[03/09 14:49:22   1959] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_24_/CP
[03/09 14:49:22   1959] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_13_/CP
[03/09 14:49:22   1959] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_/CP
[03/09 14:49:22   1959] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_39_/CP
[03/09 14:49:22   1959] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_4_/CP
[03/09 14:49:22   1959] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_59_/CP
[03/09 14:49:22   1959] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_42_/CP
[03/09 14:49:22   1959] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_0_/CP
[03/09 14:49:22   1959] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_9_/CP
[03/09 14:49:22   1959] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_63_/CP
[03/09 14:49:22   1959] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_62_/CP
[03/09 14:49:22   1959] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_16_/CP
[03/09 14:49:22   1959] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_9_/CP
[03/09 14:49:22   1959] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_33_/CP
[03/09 14:49:22   1959] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_28_/CP
[03/09 14:49:22   1959] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_8_/CP
[03/09 14:49:22   1959] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_27_/CP
[03/09 14:49:22   1959] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_1_/CP
[03/09 14:49:22   1959] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_40_/CP
[03/09 14:49:22   1959] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_33_/CP
[03/09 14:49:22   1959] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_63_/CP
[03/09 14:49:22   1959] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_11_/CP
[03/09 14:49:22   1959] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_10_/CP
[03/09 14:49:22   1959] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_52_/CP
[03/09 14:49:22   1959] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_12_/CP
[03/09 14:49:22   1959] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_52_/CP
[03/09 14:49:22   1959] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_8_/CP
[03/09 14:49:22   1959] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_17_/CP
[03/09 14:49:22   1959] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_35_/CP
[03/09 14:49:22   1959] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_8_/CP
[03/09 14:49:22   1959] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_11_/CP
[03/09 14:49:22   1959] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_31_/CP
[03/09 14:49:22   1959] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_56_/CP
[03/09 14:49:22   1959]  ** Useful skew failure reasons **
[03/09 14:49:22   1959] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:22   1959] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:22   1959] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:22   1959] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:22   1959] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:22   1959] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:22   1959] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:22   1959] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:22   1959] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:22   1959] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:22   1959] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:22   1959] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:22   1959] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:22   1959] The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_40_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:22   1959] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:22   1959] The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:22   1959] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:22   1959] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:22   1959] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:22   1959] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:22   1959]  ** Useful skew failure reasons **
[03/09 14:49:22   1959] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:22   1959] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:22   1959] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:22   1959] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:22   1959] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:22   1959] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:22   1959] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:22   1959] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:22   1959] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:22   1959] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:22   1959] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:22   1959] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:22   1959] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:22   1959] The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_40_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:22   1959] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:22   1959] The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:22   1959] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:22   1959] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:22   1959] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:22   1959] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:22   1959]  ** Useful skew failure reasons **
[03/09 14:49:22   1959] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:22   1959] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:22   1959] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:22   1959] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:22   1959] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:22   1959] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:22   1959] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:22   1959] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:22   1959] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:22   1959] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:22   1959] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:22   1959] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:22   1959] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:22   1959] The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_40_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:22   1959] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:22   1959] The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:22   1959] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:22   1959] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:22   1959] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:22   1959] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:29   1966] |  -0.666|   -0.666|-738.769| -800.346|    75.25%|   0:00:08.0| 1447.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/09 14:49:30   1967] |  -0.666|   -0.666|-738.557| -800.134|    75.26%|   0:00:01.0| 1447.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/09 14:49:30   1967] |  -0.666|   -0.666|-738.522| -800.099|    75.26%|   0:00:00.0| 1447.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/09 14:49:30   1968] |  -0.666|   -0.666|-737.856| -799.433|    75.31%|   0:00:00.0| 1447.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/09 14:49:31   1968] |  -0.665|   -0.665|-737.661| -799.238|    75.34%|   0:00:01.0| 1447.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_17_/D   |
[03/09 14:49:31   1968] |  -0.665|   -0.665|-737.501| -799.078|    75.34%|   0:00:00.0| 1447.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_17_/D   |
[03/09 14:49:34   1971] |  -0.668|   -0.668|-736.942| -798.519|    75.37%|   0:00:03.0| 1447.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_17_/D   |
[03/09 14:49:35   1972] |  -0.668|   -0.668|-736.946| -798.522|    75.40%|   0:00:01.0| 1447.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_17_/D   |
[03/09 14:49:35   1972] |  -0.668|   -0.668|-736.936| -798.513|    75.41%|   0:00:00.0| 1447.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_17_/D   |
[03/09 14:49:35   1973] Analyzing useful skew in preCTS mode ...
[03/09 14:49:35   1973] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_10_/CP
[03/09 14:49:35   1973] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_31_/CP
[03/09 14:49:35   1973] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_14_/CP
[03/09 14:49:35   1973] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_3_/CP
[03/09 14:49:35   1973] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_39_/CP
[03/09 14:49:35   1973] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_24_/CP
[03/09 14:49:35   1973] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_43_/CP
[03/09 14:49:35   1973] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_13_/CP
[03/09 14:49:35   1973] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_8_/CP
[03/09 14:49:35   1973] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_32_/CP
[03/09 14:49:35   1973] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_56_/CP
[03/09 14:49:35   1973] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_33_/CP
[03/09 14:49:35   1973] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_20_/CP
[03/09 14:49:35   1973] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_15_/CP
[03/09 14:49:35   1973] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_63_/CP
[03/09 14:49:35   1973] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_48_/CP
[03/09 14:49:35   1973] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_21_/CP
[03/09 14:49:35   1973] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_19_/CP
[03/09 14:49:35   1973] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_9_/CP
[03/09 14:49:35   1973] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_40_/CP
[03/09 14:49:35   1973] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_12_/CP
[03/09 14:49:35   1973] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_16_/CP
[03/09 14:49:35   1973] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_42_/CP
[03/09 14:49:35   1973] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_8_/CP
[03/09 14:49:35   1973] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_48_/CP
[03/09 14:49:35   1973] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_63_/CP
[03/09 14:49:35   1973] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_8_/CP
[03/09 14:49:35   1973] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_43_/CP
[03/09 14:49:35   1973] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_42_/CP
[03/09 14:49:35   1973] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_56_/CP
[03/09 14:49:35   1973] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_31_/CP
[03/09 14:49:35   1973] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_25_/CP
[03/09 14:49:35   1973] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_0_/CP
[03/09 14:49:35   1973] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_40_/CP
[03/09 14:49:35   1973] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_45_/CP
[03/09 14:49:35   1973] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_44_/CP
[03/09 14:49:35   1973] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_53_/CP
[03/09 14:49:35   1973] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_23_/CP
[03/09 14:49:35   1973] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_19_/CP
[03/09 14:49:35   1973] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_43_/CP
[03/09 14:49:35   1973] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_60_/CP
[03/09 14:49:35   1973] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_10_/CP
[03/09 14:49:35   1973] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_48_/CP
[03/09 14:49:35   1973] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_24_/CP
[03/09 14:49:35   1973]  ** Useful skew failure reasons **
[03/09 14:49:35   1973] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:35   1973] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:35   1973] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:35   1973] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:35   1973] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:35   1973] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:35   1973] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:35   1973] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:35   1973] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:35   1973] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:35   1973] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:35   1973] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:35   1973] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:35   1973] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:35   1973] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:35   1973] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:35   1973] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:35   1973] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:35   1973] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:35   1973] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:35   1973]  ** Useful skew failure reasons **
[03/09 14:49:35   1973] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:35   1973] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:35   1973] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:35   1973] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:35   1973] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:35   1973] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:35   1973] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:35   1973] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:35   1973] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:35   1973] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:35   1973] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:35   1973] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:35   1973] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:35   1973] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:35   1973] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:35   1973] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:35   1973] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:35   1973] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:35   1973] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:35   1973] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:35   1973]  ** Useful skew failure reasons **
[03/09 14:49:35   1973] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:35   1973] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:35   1973] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:35   1973] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:35   1973] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:35   1973] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:35   1973] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:35   1973] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:35   1973] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:35   1973] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:35   1973] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:35   1973] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:35   1973] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:35   1973] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:35   1973] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:35   1973] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:35   1973] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:35   1973] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:35   1973] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:35   1973] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:37   1974] |  -0.658|   -0.658|-728.781| -795.071|    75.41%|   0:00:02.0| 1447.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/09 14:49:39   1976] |  -0.658|   -0.658|-726.710| -793.000|    75.40%|   0:00:02.0| 1447.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/09 14:49:39   1976] |  -0.658|   -0.658|-726.404| -792.694|    75.41%|   0:00:00.0| 1447.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/09 14:49:39   1976] |  -0.658|   -0.658|-726.314| -792.604|    75.41%|   0:00:00.0| 1447.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/09 14:49:39   1976] |  -0.658|   -0.658|-726.227| -792.517|    75.42%|   0:00:00.0| 1447.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/09 14:49:39   1976] |  -0.658|   -0.658|-726.198| -792.489|    75.42%|   0:00:00.0| 1447.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/09 14:49:39   1977] Analyzing useful skew in preCTS mode ...
[03/09 14:49:40   1977] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_63_/CP
[03/09 14:49:40   1977] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_24_/CP
[03/09 14:49:40   1977] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_57_/CP
[03/09 14:49:40   1977] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_24_/CP
[03/09 14:49:40   1977] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_17_/CP
[03/09 14:49:40   1977] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_7_/CP
[03/09 14:49:40   1977] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_38_/CP
[03/09 14:49:40   1977] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_5_/CP
[03/09 14:49:40   1977] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_58_/CP
[03/09 14:49:40   1977] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_16_/CP
[03/09 14:49:40   1977] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_29_/CP
[03/09 14:49:40   1977] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_30_/CP
[03/09 14:49:40   1977] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_6_/CP
[03/09 14:49:40   1977] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_25_/CP
[03/09 14:49:40   1977] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_58_/CP
[03/09 14:49:40   1977] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_57_/CP
[03/09 14:49:40   1977] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_18_/CP
[03/09 14:49:40   1977] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_21_/CP
[03/09 14:49:40   1977] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_58_/CP
[03/09 14:49:40   1977] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_47_/CP
[03/09 14:49:40   1977] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_24_/CP
[03/09 14:49:40   1977] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_50_/CP
[03/09 14:49:40   1977] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_51_/CP
[03/09 14:49:40   1977] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_58_/CP
[03/09 14:49:40   1977] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_60_/CP
[03/09 14:49:40   1977] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_57_/CP
[03/09 14:49:40   1977] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_26_/CP
[03/09 14:49:40   1977] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_8_/CP
[03/09 14:49:40   1977] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_39_/CP
[03/09 14:49:40   1977] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_35_/CP
[03/09 14:49:40   1977] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_61_/CP
[03/09 14:49:40   1977] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_1_/CP
[03/09 14:49:40   1977] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_17_/CP
[03/09 14:49:40   1977] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_47_/CP
[03/09 14:49:40   1977] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_6_/CP
[03/09 14:49:40   1977] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_61_/CP
[03/09 14:49:40   1977] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_28_/CP
[03/09 14:49:40   1977] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_32_/CP
[03/09 14:49:40   1977] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_23_/CP
[03/09 14:49:40   1977] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_12_/CP
[03/09 14:49:40   1977] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_2_/CP
[03/09 14:49:40   1977] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_15_/CP
[03/09 14:49:40   1977] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_20_/CP
[03/09 14:49:40   1977] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_56_/CP
[03/09 14:49:40   1977]  ** Useful skew failure reasons **
[03/09 14:49:40   1977] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:40   1977] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:40   1977] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:40   1977] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:40   1977] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:40   1977] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:40   1977] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:40   1977] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:40   1977] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:40   1977] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:40   1977] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:40   1977] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:40   1977] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:40   1977] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:40   1977] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:40   1977] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:40   1977] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:40   1977] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:40   1977] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:40   1977] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:40   1977]  ** Useful skew failure reasons **
[03/09 14:49:40   1977] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:40   1977] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:40   1977] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:40   1977] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:40   1977] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:40   1977] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:40   1977] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:40   1977] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:40   1977] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:40   1977] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:40   1977] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:40   1977] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:40   1977] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:40   1977] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:40   1977] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:40   1977] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:40   1977] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:40   1977] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:40   1977] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:40   1977] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:40   1977]  ** Useful skew failure reasons **
[03/09 14:49:40   1977] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:40   1977] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:40   1977] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:40   1977] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:40   1977] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:40   1977] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:40   1977] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:40   1977] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:40   1977] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:40   1977] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:40   1977] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:40   1977] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:40   1977] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:40   1977] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:40   1977] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:40   1977] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:40   1977] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:40   1977] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:40   1977] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:40   1977] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:40   1977] |  -0.648|   -0.648|-712.267| -783.674|    75.42%|   0:00:01.0| 1447.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_17_/D   |
[03/09 14:49:41   1978] |  -0.647|   -0.647|-712.165| -783.573|    75.42%|   0:00:01.0| 1447.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_15_/D   |
[03/09 14:49:41   1978] |  -0.647|   -0.647|-712.091| -783.498|    75.42%|   0:00:00.0| 1447.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_15_/D   |
[03/09 14:49:41   1978] |  -0.645|   -0.645|-711.880| -783.288|    75.42%|   0:00:00.0| 1447.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_17_/D   |
[03/09 14:49:43   1980] |  -0.644|   -0.644|-710.909| -782.317|    75.42%|   0:00:02.0| 1447.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_17_/D   |
[03/09 14:49:45   1982] |  -0.644|   -0.644|-710.752| -782.159|    75.42%|   0:00:02.0| 1447.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_15_/D   |
[03/09 14:49:46   1983] |  -0.644|   -0.644|-710.603| -782.010|    75.42%|   0:00:01.0| 1447.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_15_/D   |
[03/09 14:49:46   1983] |  -0.643|   -0.643|-710.290| -781.697|    75.42%|   0:00:00.0| 1447.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_17_/D   |
[03/09 14:49:47   1984] |  -0.641|   -0.641|-709.562| -780.970|    75.42%|   0:00:01.0| 1447.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_17_/D   |
[03/09 14:49:48   1985] |  -0.641|   -0.641|-707.979| -779.387|    75.43%|   0:00:01.0| 1447.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_17_/D   |
[03/09 14:49:48   1985] |  -0.640|   -0.640|-707.825| -779.232|    75.44%|   0:00:00.0| 1447.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_19_/D   |
[03/09 14:49:49   1986] |  -0.639|   -0.639|-706.376| -777.783|    75.44%|   0:00:01.0| 1447.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_17_/D   |
[03/09 14:49:50   1987] |  -0.638|   -0.638|-706.240| -777.648|    75.44%|   0:00:01.0| 1447.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_17_/D   |
[03/09 14:49:51   1988] |  -0.638|   -0.638|-705.318| -776.725|    75.44%|   0:00:01.0| 1447.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_15_/D   |
[03/09 14:49:51   1988] |  -0.638|   -0.638|-705.241| -776.648|    75.44%|   0:00:00.0| 1447.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_15_/D   |
[03/09 14:49:51   1988] |  -0.638|   -0.638|-705.188| -776.596|    75.44%|   0:00:00.0| 1447.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_15_/D   |
[03/09 14:49:51   1988] |  -0.637|   -0.637|-705.028| -776.435|    75.44%|   0:00:00.0| 1447.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/09 14:49:53   1990] |  -0.637|   -0.637|-704.732| -776.139|    75.44%|   0:00:02.0| 1447.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_15_/D   |
[03/09 14:49:53   1991] |  -0.637|   -0.637|-704.552| -775.960|    75.44%|   0:00:00.0| 1447.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_15_/D   |
[03/09 14:49:54   1991] |  -0.636|   -0.636|-704.092| -775.499|    75.45%|   0:00:01.0| 1447.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_17_/D   |
[03/09 14:49:54   1991] |  -0.634|   -0.634|-703.757| -775.165|    75.45%|   0:00:00.0| 1447.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_15_/D   |
[03/09 14:49:55   1992] |  -0.633|   -0.633|-699.831| -771.238|    75.45%|   0:00:01.0| 1447.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/09 14:49:56   1993] |  -0.633|   -0.633|-699.824| -771.231|    75.45%|   0:00:01.0| 1447.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/09 14:49:56   1994] |  -0.633|   -0.633|-699.625| -771.033|    75.46%|   0:00:00.0| 1447.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/09 14:49:57   1994] |  -0.633|   -0.633|-699.543| -770.951|    75.46%|   0:00:01.0| 1447.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/09 14:49:57   1994] |  -0.634|   -0.634|-698.939| -770.347|    75.46%|   0:00:00.0| 1447.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/09 14:49:57   1994] Analyzing useful skew in preCTS mode ...
[03/09 14:49:57   1994] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_8_/CP
[03/09 14:49:57   1994] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_33_/CP
[03/09 14:49:57   1994] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_52_/CP
[03/09 14:49:57   1994] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_50_/CP
[03/09 14:49:57   1994] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_22_/CP
[03/09 14:49:57   1994] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_40_/CP
[03/09 14:49:57   1994] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_15_/CP
[03/09 14:49:57   1994] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_62_/CP
[03/09 14:49:57   1994] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_16_/CP
[03/09 14:49:57   1994] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_59_/CP
[03/09 14:49:57   1994] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_17_/CP
[03/09 14:49:57   1994] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_0_/CP
[03/09 14:49:57   1994] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_18_/CP
[03/09 14:49:57   1994] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_56_/CP
[03/09 14:49:57   1994] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_3_/CP
[03/09 14:49:57   1994] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_34_/CP
[03/09 14:49:57   1994] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_41_/CP
[03/09 14:49:57   1994] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_41_/CP
[03/09 14:49:57   1994] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_42_/CP
[03/09 14:49:57   1994] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_0_/CP
[03/09 14:49:57   1994] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_9_/CP
[03/09 14:49:57   1994] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_48_/CP
[03/09 14:49:57   1994] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_49_/CP
[03/09 14:49:57   1994] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_56_/CP
[03/09 14:49:57   1994]  ** Useful skew failure reasons **
[03/09 14:49:57   1994] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:57   1994] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:57   1994] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:57   1994] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:57   1994] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:57   1994] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:57   1994] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:57   1994] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:57   1994] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:57   1994] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:57   1994] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:57   1994] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:57   1994] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:57   1994] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:57   1994] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:57   1994] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:57   1994] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:57   1994] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:57   1994] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:57   1994] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:57   1994]  ** Useful skew failure reasons **
[03/09 14:49:57   1994] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:57   1994] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:57   1994] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:57   1994] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:57   1994] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:57   1994] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:57   1994] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:57   1994] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:57   1994] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:57   1994] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:57   1994] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:57   1994] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:57   1994] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:57   1994] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:57   1994] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:57   1994] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:57   1994] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:57   1994] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:57   1994] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:57   1994] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:57   1994]  ** Useful skew failure reasons **
[03/09 14:49:57   1994] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:57   1994] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:57   1994] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:57   1994] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:57   1994] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:57   1994] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:57   1994] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:57   1994] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:57   1994] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:57   1994] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:57   1994] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:57   1994] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:57   1994] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:57   1994] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:57   1994] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:57   1994] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:57   1994] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:57   1994] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:57   1994] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:57   1994] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:49:58   1995] |  -0.624|   -0.624|-678.617| -752.598|    75.46%|   0:00:01.0| 1447.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_15_/D   |
[03/09 14:49:59   1996] |  -0.619|   -0.619|-674.424| -748.406|    75.46%|   0:00:01.0| 1447.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_15_/D   |
[03/09 14:49:59   1996] |  -0.616|   -0.616|-671.980| -745.961|    75.47%|   0:00:00.0| 1447.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_16_/D   |
[03/09 14:49:59   1996] |  -0.614|   -0.614|-670.925| -744.906|    75.47%|   0:00:00.0| 1447.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_19_/D   |
[03/09 14:50:00   1997] |  -0.614|   -0.614|-670.633| -744.614|    75.47%|   0:00:01.0| 1447.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_19_/D   |
[03/09 14:50:00   1997] |  -0.613|   -0.613|-670.224| -744.205|    75.48%|   0:00:00.0| 1447.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_19_/D   |
[03/09 14:50:00   1997] |  -0.613|   -0.613|-670.034| -744.015|    75.48%|   0:00:00.0| 1447.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_19_/D   |
[03/09 14:50:00   1997] |  -0.606|   -0.606|-668.915| -742.896|    75.49%|   0:00:00.0| 1447.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/09 14:50:02   1999] |  -0.605|   -0.605|-665.761| -739.742|    75.49%|   0:00:02.0| 1447.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_16_/D   |
[03/09 14:50:02   1999] |  -0.604|   -0.604|-664.885| -738.866|    75.50%|   0:00:00.0| 1447.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_15_/D   |
[03/09 14:50:02   2000] |  -0.602|   -0.602|-663.302| -737.283|    75.50%|   0:00:00.0| 1447.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_13_/D   |
[03/09 14:50:03   2000] |  -0.602|   -0.602|-661.714| -735.695|    75.50%|   0:00:01.0| 1447.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_19_/D   |
[03/09 14:50:03   2000] |  -0.600|   -0.600|-660.952| -734.933|    75.51%|   0:00:00.0| 1447.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_19_/D   |
[03/09 14:50:03   2001] |  -0.600|   -0.600|-659.929| -733.910|    75.51%|   0:00:00.0| 1447.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_19_/D   |
[03/09 14:50:03   2001] |  -0.597|   -0.597|-659.517| -733.498|    75.51%|   0:00:00.0| 1447.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_19_/D   |
[03/09 14:50:04   2001] |  -0.597|   -0.597|-658.645| -732.626|    75.52%|   0:00:01.0| 1447.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_19_/D   |
[03/09 14:50:04   2001] |  -0.596|   -0.596|-657.222| -731.203|    75.53%|   0:00:00.0| 1447.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_19_/D   |
[03/09 14:50:04   2001] |  -0.596|   -0.596|-656.922| -730.903|    75.53%|   0:00:00.0| 1447.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_19_/D   |
[03/09 14:50:05   2002] |  -0.596|   -0.596|-656.890| -730.871|    75.53%|   0:00:01.0| 1447.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_19_/D   |
[03/09 14:50:05   2002] |  -0.596|   -0.596|-656.889| -730.870|    75.53%|   0:00:00.0| 1447.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_19_/D   |
[03/09 14:50:05   2002] Analyzing useful skew in preCTS mode ...
[03/09 14:50:05   2002] skewClock did not found any end points to delay or to advance
[03/09 14:50:05   2002]  ** Useful skew failure reasons **
[03/09 14:50:05   2002] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:50:05   2002] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:50:05   2002] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:50:05   2002] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:50:05   2002] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:50:05   2002] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:50:05   2002] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:50:05   2002] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:50:05   2002] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:50:05   2002] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:50:05   2002] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:50:05   2002] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:50:05   2002] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:50:05   2002] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:50:05   2002] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:50:05   2002] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:50:05   2002] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:50:05   2002] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:50:05   2002] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:50:05   2002] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:50:05   2002] skewClock did not found any end points to delay or to advance
[03/09 14:50:05   2002]  ** Useful skew failure reasons **
[03/09 14:50:05   2002] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:50:05   2002] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:50:05   2002] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:50:05   2002] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:50:05   2002] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:50:05   2002] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:50:05   2002] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:50:05   2002] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:50:05   2002] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:50:05   2002] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:50:05   2002] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:50:05   2002] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:50:05   2002] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:50:05   2002] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:50:05   2002] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:50:05   2002] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:50:05   2002] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:50:05   2002] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:50:05   2002] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:50:05   2002] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:50:05   2002] skewClock did not found any end points to delay or to advance
[03/09 14:50:05   2002]  ** Useful skew failure reasons **
[03/09 14:50:05   2002] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:50:05   2002] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:50:05   2002] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:50:05   2002] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:50:05   2002] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:50:05   2002] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:50:05   2002] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:50:05   2002] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:50:05   2002] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:50:05   2002] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:50:05   2002] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:50:05   2002] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:50:05   2002] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:50:05   2002] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:50:05   2002] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:50:05   2002] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:50:05   2002] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:50:05   2002] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:50:05   2002] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:50:05   2002] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:50:05   2002] skewClock did not found any end points to delay or to advance
[03/09 14:50:05   2002] |  -0.596|   -0.596|-656.889| -730.870|    75.53%|   0:00:00.0| 1447.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_19_/D   |
[03/09 14:50:05   2002] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 14:50:05   2002] 
[03/09 14:50:05   2002] *** Finish Core Optimize Step (cpu=0:14:39 real=0:14:38 mem=1447.8M) ***
[03/09 14:50:05   2002] Active Path Group: default 
[03/09 14:50:05   2002] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 14:50:05   2002] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/09 14:50:05   2002] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 14:50:05   2002] |  -0.194|   -0.596|-135.976| -730.870|    75.53%|   0:00:00.0| 1447.8M|   WC_VIEW|  default| mac_array_instance/col_idx_4__mac_col_inst/query_q |
[03/09 14:50:05   2002] |        |         |        |         |          |            |        |          |         | _reg_19_/D                                         |
[03/09 14:50:05   2002] |  -0.173|   -0.596|-118.099| -720.904|    75.53%|   0:00:00.0| 1447.8M|   WC_VIEW|  default| mac_array_instance/col_idx_4__mac_col_inst/query_q |
[03/09 14:50:05   2002] |        |         |        |         |          |            |        |          |         | _reg_19_/D                                         |
[03/09 14:50:05   2002] |  -0.167|   -0.596|-112.441| -717.748|    75.53%|   0:00:00.0| 1447.8M|   WC_VIEW|  default| mac_array_instance/col_idx_4__mac_col_inst/query_q |
[03/09 14:50:05   2002] |        |         |        |         |          |            |        |          |         | _reg_19_/D                                         |
[03/09 14:50:05   2003] |  -0.162|   -0.596|-102.931| -709.281|    75.53%|   0:00:00.0| 1447.8M|   WC_VIEW|  default| mac_array_instance/col_idx_6__mac_col_inst/query_q |
[03/09 14:50:05   2003] |        |         |        |         |          |            |        |          |         | _reg_28_/D                                         |
[03/09 14:50:05   2003] |  -0.157|   -0.596| -98.657| -705.007|    75.54%|   0:00:00.0| 1447.8M|   WC_VIEW|  default| mac_array_instance/col_idx_6__mac_col_inst/key_q_r |
[03/09 14:50:05   2003] |        |         |        |         |          |            |        |          |         | eg_46_/D                                           |
[03/09 14:50:06   2003] |  -0.139|   -0.596| -86.479| -697.529|    75.54%|   0:00:01.0| 1447.8M|   WC_VIEW|  default| mac_array_instance/col_idx_8__mac_col_inst/key_q_r |
[03/09 14:50:06   2003] |        |         |        |         |          |            |        |          |         | eg_61_/D                                           |
[03/09 14:50:06   2003] |  -0.129|   -0.596| -80.234| -690.698|    75.54%|   0:00:00.0| 1447.8M|   WC_VIEW|  default| mac_array_instance/col_idx_8__mac_col_inst/query_q |
[03/09 14:50:06   2003] |        |         |        |         |          |            |        |          |         | _reg_52_/D                                         |
[03/09 14:50:06   2003] |  -0.119|   -0.596| -69.321| -679.785|    75.54%|   0:00:00.0| 1447.8M|   WC_VIEW|  default| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
[03/09 14:50:06   2003] |        |         |        |         |          |            |        |          |         | eg_60_/D                                           |
[03/09 14:50:06   2003] |  -0.098|   -0.596| -56.667| -667.989|    75.54%|   0:00:00.0| 1447.8M|   WC_VIEW|  default| mac_array_instance/col_idx_6__mac_col_inst/query_q |
[03/09 14:50:06   2003] |        |         |        |         |          |            |        |          |         | _reg_28_/D                                         |
[03/09 14:50:06   2003] |  -0.097|   -0.596| -45.882| -657.116|    75.54%|   0:00:00.0| 1447.8M|   WC_VIEW|  default| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
[03/09 14:50:06   2003] |        |         |        |         |          |            |        |          |         | eg_51_/D                                           |
[03/09 14:50:06   2004] |  -0.087|   -0.596| -39.202| -649.350|    75.54%|   0:00:00.0| 1447.8M|   WC_VIEW|  default| mac_array_instance/col_idx_2__mac_col_inst/key_q_r |
[03/09 14:50:06   2004] |        |         |        |         |          |            |        |          |         | eg_13_/D                                           |
[03/09 14:50:06   2004] |  -0.080|   -0.596| -31.449| -639.901|    75.55%|   0:00:00.0| 1447.8M|   WC_VIEW|  default| mac_array_instance/col_idx_4__mac_col_inst/query_q |
[03/09 14:50:06   2004] |        |         |        |         |          |            |        |          |         | _reg_19_/D                                         |
[03/09 14:50:07   2004] |  -0.057|   -0.596| -17.951| -630.036|    75.55%|   0:00:01.0| 1447.8M|   WC_VIEW|  default| ofifo_inst/col_idx_5__fifo_instance/q7_reg_7_/D    |
[03/09 14:50:07   2004] |  -0.045|   -0.596| -11.234| -624.701|    75.55%|   0:00:00.0| 1447.8M|   WC_VIEW|  default| mac_array_instance/col_idx_3__mac_col_inst/key_q_r |
[03/09 14:50:07   2004] |        |         |        |         |          |            |        |          |         | eg_54_/D                                           |
[03/09 14:50:07   2005] |  -0.034|   -0.596|  -5.112| -614.793|    75.55%|   0:00:00.0| 1447.8M|   WC_VIEW|  default| ofifo_inst/col_idx_7__fifo_instance/q7_reg_10_/D   |
[03/09 14:50:08   2005] |  -0.025|   -0.596|  -2.749| -611.510|    75.55%|   0:00:01.0| 1447.8M|   WC_VIEW|  default| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
[03/09 14:50:08   2005] |        |         |        |         |          |            |        |          |         | eg_60_/D                                           |
[03/09 14:50:08   2005] |  -0.014|   -0.596|  -0.191| -609.509|    75.55%|   0:00:00.0| 1447.8M|   WC_VIEW|  default| ofifo_inst/col_idx_6__fifo_instance/q7_reg_4_/D    |
[03/09 14:50:08   2005] |  -0.008|   -0.596|  -0.032| -609.508|    75.56%|   0:00:00.0| 1447.8M|   WC_VIEW|  default| ofifo_inst/col_idx_7__fifo_instance/q7_reg_10_/D   |
[03/09 14:50:08   2005] |  -0.001|   -0.596|  -0.001| -609.493|    75.56%|   0:00:00.0| 1447.8M|   WC_VIEW|  default| mac_array_instance/col_idx_6__mac_col_inst/key_q_r |
[03/09 14:50:08   2005] |        |         |        |         |          |            |        |          |         | eg_46_/D                                           |
[03/09 14:50:09   2006] |   0.006|   -0.596|   0.000| -609.494|    75.56%|   0:00:01.0| 1447.8M|   WC_VIEW|  default| mac_array_instance/col_idx_1__mac_col_inst/query_q |
[03/09 14:50:09   2006] |        |         |        |         |          |            |        |          |         | _reg_50_/D                                         |
[03/09 14:50:09   2006] |   0.014|   -0.596|   0.000| -607.582|    75.56%|   0:00:00.0| 1447.8M|   WC_VIEW|  default| mac_array_instance/col_idx_1__mac_col_inst/query_q |
[03/09 14:50:09   2006] |        |         |        |         |          |            |        |          |         | _reg_33_/D                                         |
[03/09 14:50:09   2006] |   0.021|   -0.596|   0.000| -604.747|    75.57%|   0:00:00.0| 1447.8M|   WC_VIEW|  default| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
[03/09 14:50:09   2006] |        |         |        |         |          |            |        |          |         | eg_60_/D                                           |
[03/09 14:50:09   2006] |   0.021|   -0.596|   0.000| -604.747|    75.57%|   0:00:00.0| 1447.8M|   WC_VIEW|  default| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
[03/09 14:50:09   2006] |        |         |        |         |          |            |        |          |         | eg_60_/D                                           |
[03/09 14:50:09   2006] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 14:50:09   2006] 
[03/09 14:50:09   2006] *** Finish Core Optimize Step (cpu=0:00:04.1 real=0:00:04.0 mem=1447.8M) ***
[03/09 14:50:09   2006] 
[03/09 14:50:09   2006] *** Finished Optimize Step Cumulative (cpu=0:14:43 real=0:14:42 mem=1447.8M) ***
[03/09 14:50:09   2006] ** GigaOpt Optimizer WNS Slack -0.596 TNS Slack -604.747 Density 75.57
[03/09 14:50:09   2006] Placement Snapshot: Density distribution:
[03/09 14:50:09   2006] [1.00 -  +++]: 2 (0.38%)
[03/09 14:50:09   2006] [0.95 - 1.00]: 0 (0.00%)
[03/09 14:50:09   2006] [0.90 - 0.95]: 2 (0.38%)
[03/09 14:50:09   2006] [0.85 - 0.90]: 4 (0.76%)
[03/09 14:50:09   2006] [0.80 - 0.85]: 3 (0.57%)
[03/09 14:50:09   2006] [0.75 - 0.80]: 4 (0.76%)
[03/09 14:50:09   2006] [0.70 - 0.75]: 8 (1.51%)
[03/09 14:50:09   2006] [0.65 - 0.70]: 10 (1.89%)
[03/09 14:50:09   2006] [0.60 - 0.65]: 10 (1.89%)
[03/09 14:50:09   2006] [0.55 - 0.60]: 23 (4.35%)
[03/09 14:50:09   2006] [0.50 - 0.55]: 28 (5.29%)
[03/09 14:50:09   2006] [0.45 - 0.50]: 51 (9.64%)
[03/09 14:50:09   2006] [0.40 - 0.45]: 64 (12.10%)
[03/09 14:50:09   2006] [0.35 - 0.40]: 63 (11.91%)
[03/09 14:50:09   2006] [0.30 - 0.35]: 33 (6.24%)
[03/09 14:50:09   2006] [0.25 - 0.30]: 16 (3.02%)
[03/09 14:50:09   2006] [0.20 - 0.25]: 14 (2.65%)
[03/09 14:50:09   2006] [0.15 - 0.20]: 18 (3.40%)
[03/09 14:50:09   2006] [0.10 - 0.15]: 21 (3.97%)
[03/09 14:50:09   2006] [0.05 - 0.10]: 34 (6.43%)
[03/09 14:50:09   2006] [0.00 - 0.05]: 121 (22.87%)
[03/09 14:50:09   2006] Begin: Area Reclaim Optimization
[03/09 14:50:09   2007] Reclaim Optimization WNS Slack -0.596  TNS Slack -604.747 Density 75.57
[03/09 14:50:09   2007] +----------+---------+--------+--------+------------+--------+
[03/09 14:50:09   2007] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/09 14:50:09   2007] +----------+---------+--------+--------+------------+--------+
[03/09 14:50:09   2007] |    75.57%|        -|  -0.596|-604.747|   0:00:00.0| 1447.8M|
[03/09 14:50:13   2010] |    75.00%|      420|  -0.596|-603.986|   0:00:04.0| 1447.8M|
[03/09 14:50:25   2022] |    72.99%|     2601|  -0.585|-592.790|   0:00:12.0| 1447.8M|
[03/09 14:50:25   2022] |    72.98%|       18|  -0.585|-592.688|   0:00:00.0| 1447.8M|
[03/09 14:50:25   2022] |    72.98%|        0|  -0.585|-592.688|   0:00:00.0| 1447.8M|
[03/09 14:50:25   2022] +----------+---------+--------+--------+------------+--------+
[03/09 14:50:25   2022] Reclaim Optimization End WNS Slack -0.585  TNS Slack -592.688 Density 72.98
[03/09 14:50:25   2022] 
[03/09 14:50:25   2022] ** Summary: Restruct = 0 Buffer Deletion = 343 Declone = 99 Resize = 2188 **
[03/09 14:50:25   2022] --------------------------------------------------------------
[03/09 14:50:25   2022] |                                   | Total     | Sequential |
[03/09 14:50:25   2022] --------------------------------------------------------------
[03/09 14:50:25   2022] | Num insts resized                 |    2170  |       0    |
[03/09 14:50:25   2022] | Num insts undone                  |     431  |       0    |
[03/09 14:50:25   2022] | Num insts Downsized               |    2170  |       0    |
[03/09 14:50:25   2022] | Num insts Samesized               |       0  |       0    |
[03/09 14:50:25   2022] | Num insts Upsized                 |       0  |       0    |
[03/09 14:50:25   2022] | Num multiple commits+uncommits    |      18  |       -    |
[03/09 14:50:25   2022] --------------------------------------------------------------
[03/09 14:50:25   2022] **** Begin NDR-Layer Usage Statistics ****
[03/09 14:50:25   2022] Layer 7 has 945 constrained nets 
[03/09 14:50:25   2022] **** End NDR-Layer Usage Statistics ****
[03/09 14:50:25   2022] ** Finished Core Area Reclaim Optimization (cpu = 0:00:15.9) (real = 0:00:16.0) **
[03/09 14:50:25   2022] *** Finished Area Reclaim Optimization (cpu=0:00:16, real=0:00:16, mem=1447.78M, totSessionCpu=0:33:43).
[03/09 14:50:25   2022] Placement Snapshot: Density distribution:
[03/09 14:50:25   2022] [1.00 -  +++]: 2 (0.38%)
[03/09 14:50:25   2022] [0.95 - 1.00]: 0 (0.00%)
[03/09 14:50:25   2022] [0.90 - 0.95]: 3 (0.57%)
[03/09 14:50:25   2022] [0.85 - 0.90]: 3 (0.57%)
[03/09 14:50:25   2022] [0.80 - 0.85]: 3 (0.57%)
[03/09 14:50:25   2022] [0.75 - 0.80]: 6 (1.13%)
[03/09 14:50:25   2022] [0.70 - 0.75]: 6 (1.13%)
[03/09 14:50:25   2022] [0.65 - 0.70]: 10 (1.89%)
[03/09 14:50:25   2022] [0.60 - 0.65]: 10 (1.89%)
[03/09 14:50:25   2022] [0.55 - 0.60]: 25 (4.73%)
[03/09 14:50:25   2022] [0.50 - 0.55]: 28 (5.29%)
[03/09 14:50:25   2022] [0.45 - 0.50]: 52 (9.83%)
[03/09 14:50:25   2022] [0.40 - 0.45]: 63 (11.91%)
[03/09 14:50:25   2022] [0.35 - 0.40]: 66 (12.48%)
[03/09 14:50:25   2022] [0.30 - 0.35]: 31 (5.86%)
[03/09 14:50:25   2022] [0.25 - 0.30]: 21 (3.97%)
[03/09 14:50:25   2022] [0.20 - 0.25]: 15 (2.84%)
[03/09 14:50:25   2022] [0.15 - 0.20]: 24 (4.54%)
[03/09 14:50:25   2022] [0.10 - 0.15]: 42 (7.94%)
[03/09 14:50:25   2022] [0.05 - 0.10]: 36 (6.81%)
[03/09 14:50:25   2022] [0.00 - 0.05]: 83 (15.69%)
[03/09 14:50:25   2022] *** Starting refinePlace (0:33:43 mem=1447.8M) ***
[03/09 14:50:25   2022] Total net bbox length = 4.587e+05 (2.010e+05 2.577e+05) (ext = 1.646e+04)
[03/09 14:50:25   2022] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 14:50:25   2022] default core: bins with density >  0.75 = 39.4 % ( 227 / 576 )
[03/09 14:50:25   2022] Density distribution unevenness ratio = 13.069%
[03/09 14:50:25   2022] RPlace IncrNP: Rollback Lev = -3
[03/09 14:50:25   2022] RPlace: Density =1.200000, incremental np is triggered.
[03/09 14:50:25   2023] nrCritNet: 2.00% ( 625 / 31309 ) cutoffSlk: -594.4ps stdDelay: 14.2ps
[03/09 14:50:35   2032] default core: bins with density >  0.75 = 53.1 % ( 306 / 576 )
[03/09 14:50:35   2032] Density distribution unevenness ratio = 9.073%
[03/09 14:50:35   2032] RPlace postIncrNP: Density = 1.200000 -> 0.937778.
[03/09 14:50:35   2032] RPlace postIncrNP Info: Density distribution changes:
[03/09 14:50:35   2032] [1.10+      ] :	 16 (2.78%) -> 0 (0.00%)
[03/09 14:50:35   2032] [1.05 - 1.10] :	 24 (4.17%) -> 0 (0.00%)
[03/09 14:50:35   2032] [1.00 - 1.05] :	 44 (7.64%) -> 0 (0.00%)
[03/09 14:50:35   2032] [0.95 - 1.00] :	 44 (7.64%) -> 0 (0.00%)
[03/09 14:50:35   2032] [0.90 - 0.95] :	 36 (6.25%) -> 32 (5.56%)
[03/09 14:50:35   2032] [0.85 - 0.90] :	 23 (3.99%) -> 128 (22.22%)
[03/09 14:50:35   2032] [0.80 - 0.85] :	 18 (3.12%) -> 98 (17.01%)
[03/09 14:50:35   2032] [CPU] RefinePlace/IncrNP (cpu=0:00:09.6, real=0:00:10.0, mem=1468.7MB) @(0:33:43 - 0:33:53).
[03/09 14:50:35   2032] Move report: incrNP moves 18573 insts, mean move: 8.18 um, max move: 72.60 um
[03/09 14:50:35   2032] 	Max move on inst (mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_4967_0): (102.20, 386.20) --> (35.00, 391.60)
[03/09 14:50:35   2032] Move report: Timing Driven Placement moves 18573 insts, mean move: 8.18 um, max move: 72.60 um
[03/09 14:50:35   2032] 	Max move on inst (mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_4967_0): (102.20, 386.20) --> (35.00, 391.60)
[03/09 14:50:35   2032] 	Runtime: CPU: 0:00:09.7 REAL: 0:00:10.0 MEM: 1468.7MB
[03/09 14:50:35   2032] Starting refinePlace ...
[03/09 14:50:35   2032] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 14:50:35   2032] default core: bins with density >  0.75 = 50.9 % ( 293 / 576 )
[03/09 14:50:35   2032] Density distribution unevenness ratio = 9.011%
[03/09 14:50:35   2033]   Spread Effort: high, pre-route mode, useDDP on.
[03/09 14:50:35   2033] [CPU] RefinePlace/preRPlace (cpu=0:00:00.6, real=0:00:00.0, mem=1468.7MB) @(0:33:53 - 0:33:53).
[03/09 14:50:35   2033] Move report: preRPlace moves 9786 insts, mean move: 0.59 um, max move: 4.40 um
[03/09 14:50:35   2033] 	Max move on inst (mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RC_5856_0): (332.00, 33.40) --> (329.40, 35.20)
[03/09 14:50:35   2033] 	Length: 6 sites, height: 1 rows, site name: core, cell type: IND2D1
[03/09 14:50:35   2033] Move report: Detail placement moves 9786 insts, mean move: 0.59 um, max move: 4.40 um
[03/09 14:50:35   2033] 	Max move on inst (mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RC_5856_0): (332.00, 33.40) --> (329.40, 35.20)
[03/09 14:50:35   2033] 	Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1468.7MB
[03/09 14:50:35   2033] Statistics of distance of Instance movement in refine placement:
[03/09 14:50:35   2033]   maximum (X+Y) =        72.40 um
[03/09 14:50:35   2033]   inst (mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_4967_0) with max move: (102.2, 386.2) -> (35.2, 391.6)
[03/09 14:50:35   2033]   mean    (X+Y) =         7.89 um
[03/09 14:50:35   2033] Total instances flipped for legalization: 24
[03/09 14:50:35   2033] Summary Report:
[03/09 14:50:35   2033] Instances move: 19402 (out of 29306 movable)
[03/09 14:50:35   2033] Mean displacement: 7.89 um
[03/09 14:50:35   2033] Max displacement: 72.40 um (Instance: mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_4967_0) (102.2, 386.2) -> (35.2, 391.6)
[03/09 14:50:35   2033] 	Length: 7 sites, height: 1 rows, site name: core, cell type: CKND4
[03/09 14:50:35   2033] Total instances moved : 19402
[03/09 14:50:35   2033] Total net bbox length = 4.726e+05 (2.108e+05 2.619e+05) (ext = 1.644e+04)
[03/09 14:50:35   2033] Runtime: CPU: 0:00:10.3 REAL: 0:00:10.0 MEM: 1468.7MB
[03/09 14:50:35   2033] [CPU] RefinePlace/total (cpu=0:00:10.3, real=0:00:10.0, mem=1468.7MB) @(0:33:43 - 0:33:53).
[03/09 14:50:35   2033] *** Finished refinePlace (0:33:53 mem=1468.7M) ***
[03/09 14:50:36   2033] Finished re-routing un-routed nets (0:00:00.3 1468.7M)
[03/09 14:50:36   2033] 
[03/09 14:50:38   2035] 
[03/09 14:50:38   2035] Density : 0.7299
[03/09 14:50:38   2035] Max route overflow : 0.0000
[03/09 14:50:38   2035] 
[03/09 14:50:38   2035] 
[03/09 14:50:38   2035] *** Finish Physical Update (cpu=0:00:13.0 real=0:00:13.0 mem=1468.7M) ***
[03/09 14:50:38   2036] ** GigaOpt Optimizer WNS Slack -0.643 TNS Slack -618.088 Density 72.99
[03/09 14:50:38   2036] Skipped Place ECO bump recovery (WNS opt)
[03/09 14:50:38   2036] Optimizer WNS Pass 3
[03/09 14:50:38   2036] Active Path Group: reg2reg  
[03/09 14:50:38   2036] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 14:50:38   2036] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/09 14:50:38   2036] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 14:50:38   2036] |  -0.643|   -0.643|-618.068| -618.088|    72.99%|   0:00:00.0| 1468.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_14_/D   |
[03/09 14:50:39   2036] |  -0.632|   -0.632|-616.456| -616.477|    72.99%|   0:00:01.0| 1468.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q4_reg_19_/D   |
[03/09 14:50:39   2036] |  -0.618|   -0.618|-614.029| -614.049|    73.00%|   0:00:00.0| 1468.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_14_/D   |
[03/09 14:50:40   2037] |  -0.609|   -0.609|-612.890| -612.910|    73.00%|   0:00:01.0| 1468.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_13_/D   |
[03/09 14:50:43   2041] |  -0.608|   -0.608|-610.995| -611.015|    73.01%|   0:00:03.0| 1468.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 14:50:44   2042] |  -0.605|   -0.605|-610.580| -610.600|    73.03%|   0:00:01.0| 1468.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 14:50:47   2045] |  -0.603|   -0.603|-608.662| -608.683|    73.04%|   0:00:03.0| 1468.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/09 14:50:49   2046] |  -0.601|   -0.601|-608.286| -608.306|    73.05%|   0:00:02.0| 1468.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/09 14:50:50   2047] |  -0.601|   -0.601|-607.642| -607.662|    73.05%|   0:00:01.0| 1468.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/09 14:50:50   2047] |  -0.593|   -0.593|-607.511| -607.531|    73.07%|   0:00:00.0| 1468.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/09 14:50:56   2054] |  -0.590|   -0.590|-603.522| -603.542|    73.08%|   0:00:06.0| 1468.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/09 14:51:01   2058] |  -0.590|   -0.590|-601.811| -601.831|    73.09%|   0:00:05.0| 1468.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/09 14:51:03   2060] |  -0.590|   -0.590|-600.843| -600.863|    73.09%|   0:00:02.0| 1468.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/09 14:51:03   2061] |  -0.590|   -0.590|-600.667| -600.687|    73.12%|   0:00:00.0| 1468.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/09 14:51:04   2061] |  -0.583|   -0.583|-600.332| -600.352|    73.13%|   0:00:01.0| 1468.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_16_/D   |
[03/09 14:51:32   2089] |  -0.583|   -0.583|-598.207| -598.227|    73.17%|   0:00:28.0| 1468.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/09 14:51:37   2094] |  -0.581|   -0.581|-596.295| -596.315|    73.17%|   0:00:05.0| 1468.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/09 14:51:43   2101] |  -0.581|   -0.581|-595.742| -595.763|    73.17%|   0:00:06.0| 1461.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/09 14:51:44   2102] |  -0.581|   -0.581|-595.672| -595.693|    73.17%|   0:00:01.0| 1461.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/09 14:51:45   2103] |  -0.576|   -0.576|-594.503| -594.523|    73.26%|   0:00:01.0| 1461.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_17_/D   |
[03/09 14:51:49   2107] |  -0.576|   -0.576|-592.906| -592.926|    73.29%|   0:00:04.0| 1451.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/09 14:51:50   2107] |  -0.576|   -0.576|-592.797| -592.817|    73.29%|   0:00:01.0| 1451.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/09 14:51:52   2110] |  -0.572|   -0.572|-591.559| -591.579|    73.39%|   0:00:02.0| 1451.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/09 14:51:55   2112] |  -0.572|   -0.572|-589.924| -589.944|    73.40%|   0:00:03.0| 1451.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/09 14:51:55   2112] |  -0.572|   -0.572|-589.761| -589.781|    73.40%|   0:00:00.0| 1451.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/09 14:51:56   2114] |  -0.572|   -0.572|-589.130| -589.150|    73.47%|   0:00:01.0| 1451.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_14_/D   |
[03/09 14:51:57   2114] |  -0.570|   -0.570|-588.689| -588.709|    73.49%|   0:00:01.0| 1451.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_14_/D   |
[03/09 14:51:58   2116] |  -0.570|   -0.570|-588.428| -588.448|    73.49%|   0:00:01.0| 1451.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_14_/D   |
[03/09 14:51:59   2117] |  -0.567|   -0.567|-587.570| -587.591|    73.54%|   0:00:01.0| 1451.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_13_/D   |
[03/09 14:52:02   2119] |  -0.567|   -0.567|-585.817| -585.837|    73.55%|   0:00:03.0| 1451.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_13_/D   |
[03/09 14:52:05   2122] |  -0.567|   -0.567|-585.680| -585.700|    73.64%|   0:00:03.0| 1451.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/09 14:52:06   2124] |  -0.565|   -0.565|-585.080| -585.100|    73.68%|   0:00:01.0| 1451.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
[03/09 14:52:10   2128] |  -0.564|   -0.564|-584.362| -584.382|    73.75%|   0:00:04.0| 1451.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/09 14:52:12   2129] |  -0.564|   -0.564|-584.196| -584.216|    73.75%|   0:00:02.0| 1451.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/09 14:52:12   2129] |  -0.564|   -0.564|-584.158| -584.178|    73.75%|   0:00:00.0| 1451.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/09 14:52:13   2131] |  -0.562|   -0.562|-583.903| -583.923|    73.80%|   0:00:01.0| 1451.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/09 14:52:15   2133] |  -0.562|   -0.562|-583.484| -583.505|    73.81%|   0:00:02.0| 1451.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/09 14:52:16   2133] |  -0.562|   -0.562|-583.481| -583.501|    73.81%|   0:00:01.0| 1451.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/09 14:52:19   2136] |  -0.561|   -0.561|-582.646| -582.666|    73.92%|   0:00:03.0| 1451.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/09 14:52:20   2138] |  -0.561|   -0.561|-582.531| -582.551|    73.93%|   0:00:01.0| 1451.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/09 14:52:21   2138] |  -0.561|   -0.561|-582.372| -582.393|    73.93%|   0:00:01.0| 1451.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/09 14:52:26   2143] |  -0.560|   -0.560|-581.684| -581.704|    74.00%|   0:00:05.0| 1451.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_14_/D   |
[03/09 14:52:27   2144] |  -0.560|   -0.560|-581.518| -581.539|    74.01%|   0:00:01.0| 1451.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_14_/D   |
[03/09 14:52:27   2145] |  -0.560|   -0.560|-581.509| -581.529|    74.01%|   0:00:00.0| 1451.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_14_/D   |
[03/09 14:52:29   2147] |  -0.559|   -0.559|-581.391| -581.412|    74.08%|   0:00:02.0| 1451.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/09 14:52:31   2149] |  -0.559|   -0.559|-580.440| -580.460|    74.09%|   0:00:02.0| 1451.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/09 14:52:34   2152] |  -0.559|   -0.559|-579.964| -579.984|    74.14%|   0:00:03.0| 1451.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/09 14:52:36   2153] |  -0.559|   -0.559|-579.529| -579.549|    74.17%|   0:00:02.0| 1451.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/09 14:52:39   2156] |  -0.559|   -0.559|-579.328| -579.349|    74.17%|   0:00:03.0| 1451.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/09 14:52:39   2157] |  -0.559|   -0.559|-579.317| -579.337|    74.18%|   0:00:00.0| 1451.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/09 14:52:39   2157] |  -0.558|   -0.558|-579.319| -579.339|    74.19%|   0:00:00.0| 1451.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/09 14:52:42   2160] |  -0.559|   -0.559|-579.197| -579.217|    74.22%|   0:00:03.0| 1451.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/09 14:52:46   2163] |  -0.558|   -0.558|-578.942| -578.962|    74.31%|   0:00:04.0| 1451.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/09 14:52:47   2165] |  -0.559|   -0.559|-578.925| -578.945|    74.38%|   0:00:01.0| 1451.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/09 14:52:48   2165] |  -0.559|   -0.559|-578.919| -578.939|    74.39%|   0:00:01.0| 1451.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/09 14:52:48   2165] Analyzing useful skew in preCTS mode ...
[03/09 14:52:48   2165] skewClock did not found any end points to delay or to advance
[03/09 14:52:48   2165]  ** Useful skew failure reasons **
[03/09 14:52:48   2165] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:52:48   2165] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:52:48   2165] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:52:48   2165] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:52:48   2165] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:52:48   2165] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:52:48   2165] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:52:48   2165] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:52:48   2165] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:52:48   2165] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:52:48   2165] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:52:48   2165] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:52:48   2165] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:52:48   2165] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:52:48   2165] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:52:48   2165] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:52:48   2165] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:52:48   2165] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:52:48   2165] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:52:48   2165] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_36_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:52:48   2165] skewClock did not found any end points to delay or to advance
[03/09 14:52:48   2165]  ** Useful skew failure reasons **
[03/09 14:52:48   2165] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:52:48   2165] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:52:48   2165] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:52:48   2165] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:52:48   2165] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:52:48   2165] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:52:48   2165] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:52:48   2165] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:52:48   2165] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:52:48   2165] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:52:48   2165] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:52:48   2165] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:52:48   2165] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:52:48   2165] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:52:48   2165] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:52:48   2165] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:52:48   2165] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:52:48   2165] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:52:48   2165] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:52:48   2165] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_36_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:52:48   2165] skewClock did not found any end points to delay or to advance
[03/09 14:52:48   2165]  ** Useful skew failure reasons **
[03/09 14:52:48   2165] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:52:48   2165] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:52:48   2165] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:52:48   2165] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:52:48   2165] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:52:48   2165] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:52:48   2165] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:52:48   2165] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:52:48   2165] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:52:48   2165] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:52:48   2165] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:52:48   2165] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:52:48   2165] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:52:48   2165] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:52:48   2165] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:52:48   2165] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:52:48   2165] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:52:48   2165] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:52:48   2165] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:52:48   2165] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_36_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:52:48   2165] skewClock did not found any end points to delay or to advance
[03/09 14:52:49   2167] |  -0.559|   -0.559|-578.881| -578.901|    74.44%|   0:00:01.0| 1451.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/09 14:52:50   2167] |  -0.559|   -0.559|-578.881| -578.901|    74.45%|   0:00:01.0| 1451.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/09 14:52:50   2167] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 14:52:50   2167] 
[03/09 14:52:50   2167] *** Finish Core Optimize Step (cpu=0:02:11 real=0:02:12 mem=1451.8M) ***
[03/09 14:52:50   2167] Active Path Group: default 
[03/09 14:52:50   2167] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 14:52:50   2167] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/09 14:52:50   2167] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 14:52:50   2167] |  -0.020|   -0.559|  -0.036| -578.901|    74.45%|   0:00:00.0| 1451.8M|   WC_VIEW|  default| mac_array_instance/col_idx_6__mac_col_inst/query_q |
[03/09 14:52:50   2167] |        |         |        |         |          |            |        |          |         | _reg_53_/D                                         |
[03/09 14:52:50   2167] |   0.005|   -0.559|   0.000| -576.754|    74.45%|   0:00:00.0| 1451.8M|   WC_VIEW|  default| psum_mem_instance/Q_reg_68_/D                      |
[03/09 14:52:50   2168] |   0.013|   -0.559|   0.000| -576.754|    74.46%|   0:00:00.0| 1451.8M|   WC_VIEW|  default| psum_mem_instance/Q_reg_99_/D                      |
[03/09 14:52:50   2168] |   0.021|   -0.559|   0.000| -576.709|    74.46%|   0:00:00.0| 1451.8M|        NA|       NA| NA                                                 |
[03/09 14:52:50   2168] |   0.021|   -0.559|   0.000| -576.709|    74.46%|   0:00:00.0| 1451.8M|   WC_VIEW|       NA| NA                                                 |
[03/09 14:52:50   2168] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 14:52:50   2168] 
[03/09 14:52:50   2168] *** Finish Core Optimize Step (cpu=0:00:00.7 real=0:00:00.0 mem=1451.8M) ***
[03/09 14:52:50   2168] 
[03/09 14:52:50   2168] *** Finished Optimize Step Cumulative (cpu=0:02:12 real=0:02:12 mem=1451.8M) ***
[03/09 14:52:50   2168] ** GigaOpt Optimizer WNS Slack -0.559 TNS Slack -576.709 Density 74.46
[03/09 14:52:50   2168] Placement Snapshot: Density distribution:
[03/09 14:52:50   2168] [1.00 -  +++]: 1 (0.19%)
[03/09 14:52:50   2168] [0.95 - 1.00]: 0 (0.00%)
[03/09 14:52:50   2168] [0.90 - 0.95]: 1 (0.19%)
[03/09 14:52:50   2168] [0.85 - 0.90]: 0 (0.00%)
[03/09 14:52:50   2168] [0.80 - 0.85]: 4 (0.76%)
[03/09 14:52:50   2168] [0.75 - 0.80]: 2 (0.38%)
[03/09 14:52:50   2168] [0.70 - 0.75]: 5 (0.95%)
[03/09 14:52:50   2168] [0.65 - 0.70]: 9 (1.70%)
[03/09 14:52:50   2168] [0.60 - 0.65]: 7 (1.32%)
[03/09 14:52:50   2168] [0.55 - 0.60]: 19 (3.59%)
[03/09 14:52:50   2168] [0.50 - 0.55]: 19 (3.59%)
[03/09 14:52:50   2168] [0.45 - 0.50]: 39 (7.37%)
[03/09 14:52:50   2168] [0.40 - 0.45]: 44 (8.32%)
[03/09 14:52:50   2168] [0.35 - 0.40]: 54 (10.21%)
[03/09 14:52:50   2168] [0.30 - 0.35]: 31 (5.86%)
[03/09 14:52:50   2168] [0.25 - 0.30]: 41 (7.75%)
[03/09 14:52:50   2168] [0.20 - 0.25]: 54 (10.21%)
[03/09 14:52:50   2168] [0.15 - 0.20]: 101 (19.09%)
[03/09 14:52:50   2168] [0.10 - 0.15]: 73 (13.80%)
[03/09 14:52:50   2168] [0.05 - 0.10]: 21 (3.97%)
[03/09 14:52:50   2168] [0.00 - 0.05]: 4 (0.76%)
[03/09 14:52:50   2168] Begin: Area Reclaim Optimization
[03/09 14:52:51   2168] Reclaim Optimization WNS Slack -0.559  TNS Slack -576.709 Density 74.46
[03/09 14:52:51   2168] +----------+---------+--------+--------+------------+--------+
[03/09 14:52:51   2168] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/09 14:52:51   2168] +----------+---------+--------+--------+------------+--------+
[03/09 14:52:51   2168] |    74.46%|        -|  -0.559|-576.709|   0:00:00.0| 1451.8M|
[03/09 14:52:54   2172] |    74.20%|      203|  -0.558|-575.374|   0:00:03.0| 1451.8M|
[03/09 14:53:02   2180] |    73.59%|     1239|  -0.557|-574.090|   0:00:08.0| 1451.8M|
[03/09 14:53:02   2180] |    73.59%|        2|  -0.557|-574.090|   0:00:00.0| 1451.8M|
[03/09 14:53:02   2180] |    73.59%|        0|  -0.557|-574.090|   0:00:00.0| 1451.8M|
[03/09 14:53:02   2180] +----------+---------+--------+--------+------------+--------+
[03/09 14:53:02   2180] Reclaim Optimization End WNS Slack -0.557  TNS Slack -574.090 Density 73.59
[03/09 14:53:02   2180] 
[03/09 14:53:02   2180] ** Summary: Restruct = 0 Buffer Deletion = 178 Declone = 42 Resize = 950 **
[03/09 14:53:02   2180] --------------------------------------------------------------
[03/09 14:53:02   2180] |                                   | Total     | Sequential |
[03/09 14:53:02   2180] --------------------------------------------------------------
[03/09 14:53:02   2180] | Num insts resized                 |     948  |       0    |
[03/09 14:53:02   2180] | Num insts undone                  |     291  |       0    |
[03/09 14:53:02   2180] | Num insts Downsized               |     948  |       0    |
[03/09 14:53:02   2180] | Num insts Samesized               |       0  |       0    |
[03/09 14:53:02   2180] | Num insts Upsized                 |       0  |       0    |
[03/09 14:53:02   2180] | Num multiple commits+uncommits    |       2  |       -    |
[03/09 14:53:02   2180] --------------------------------------------------------------
[03/09 14:53:02   2180] **** Begin NDR-Layer Usage Statistics ****
[03/09 14:53:02   2180] Layer 7 has 1049 constrained nets 
[03/09 14:53:02   2180] **** End NDR-Layer Usage Statistics ****
[03/09 14:53:02   2180] ** Finished Core Area Reclaim Optimization (cpu = 0:00:11.9) (real = 0:00:12.0) **
[03/09 14:53:02   2180] *** Finished Area Reclaim Optimization (cpu=0:00:12, real=0:00:12, mem=1451.80M, totSessionCpu=0:36:20).
[03/09 14:53:02   2180] Placement Snapshot: Density distribution:
[03/09 14:53:02   2180] [1.00 -  +++]: 1 (0.19%)
[03/09 14:53:02   2180] [0.95 - 1.00]: 0 (0.00%)
[03/09 14:53:02   2180] [0.90 - 0.95]: 1 (0.19%)
[03/09 14:53:02   2180] [0.85 - 0.90]: 0 (0.00%)
[03/09 14:53:02   2180] [0.80 - 0.85]: 4 (0.76%)
[03/09 14:53:02   2180] [0.75 - 0.80]: 2 (0.38%)
[03/09 14:53:02   2180] [0.70 - 0.75]: 5 (0.95%)
[03/09 14:53:02   2180] [0.65 - 0.70]: 9 (1.70%)
[03/09 14:53:02   2180] [0.60 - 0.65]: 8 (1.51%)
[03/09 14:53:02   2180] [0.55 - 0.60]: 18 (3.40%)
[03/09 14:53:02   2180] [0.50 - 0.55]: 19 (3.59%)
[03/09 14:53:02   2180] [0.45 - 0.50]: 39 (7.37%)
[03/09 14:53:02   2180] [0.40 - 0.45]: 45 (8.51%)
[03/09 14:53:02   2180] [0.35 - 0.40]: 53 (10.02%)
[03/09 14:53:02   2180] [0.30 - 0.35]: 38 (7.18%)
[03/09 14:53:02   2180] [0.25 - 0.30]: 41 (7.75%)
[03/09 14:53:02   2180] [0.20 - 0.25]: 73 (13.80%)
[03/09 14:53:02   2180] [0.15 - 0.20]: 107 (20.23%)
[03/09 14:53:02   2180] [0.10 - 0.15]: 57 (10.78%)
[03/09 14:53:02   2180] [0.05 - 0.10]: 7 (1.32%)
[03/09 14:53:02   2180] [0.00 - 0.05]: 2 (0.38%)
[03/09 14:53:03   2180] *** Starting refinePlace (0:36:21 mem=1451.8M) ***
[03/09 14:53:03   2180] Total net bbox length = 4.760e+05 (2.123e+05 2.637e+05) (ext = 1.644e+04)
[03/09 14:53:03   2180] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 14:53:03   2180] default core: bins with density >  0.75 =   54 % ( 311 / 576 )
[03/09 14:53:03   2180] Density distribution unevenness ratio = 9.294%
[03/09 14:53:03   2180] RPlace IncrNP: Rollback Lev = -3
[03/09 14:53:03   2180] RPlace: Density =1.016667, incremental np is triggered.
[03/09 14:53:03   2180] nrCritNet: 2.00% ( 635 / 31769 ) cutoffSlk: -571.9ps stdDelay: 14.2ps
[03/09 14:53:05   2182] default core: bins with density >  0.75 = 54.7 % ( 315 / 576 )
[03/09 14:53:05   2182] Density distribution unevenness ratio = 9.020%
[03/09 14:53:05   2182] RPlace postIncrNP: Density = 1.016667 -> 0.976667.
[03/09 14:53:05   2182] RPlace postIncrNP Info: Density distribution changes:
[03/09 14:53:05   2182] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[03/09 14:53:05   2182] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[03/09 14:53:05   2182] [1.00 - 1.05] :	 3 (0.52%) -> 0 (0.00%)
[03/09 14:53:05   2182] [0.95 - 1.00] :	 7 (1.22%) -> 4 (0.69%)
[03/09 14:53:05   2182] [0.90 - 0.95] :	 60 (10.42%) -> 52 (9.03%)
[03/09 14:53:05   2182] [0.85 - 0.90] :	 110 (19.10%) -> 118 (20.49%)
[03/09 14:53:05   2182] [0.80 - 0.85] :	 79 (13.72%) -> 87 (15.10%)
[03/09 14:53:05   2182] [CPU] RefinePlace/IncrNP (cpu=0:00:02.3, real=0:00:02.0, mem=1461.7MB) @(0:36:21 - 0:36:23).
[03/09 14:53:05   2182] Move report: incrNP moves 2378 insts, mean move: 5.01 um, max move: 34.20 um
[03/09 14:53:05   2182] 	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_): (327.60, 418.60) --> (358.20, 415.00)
[03/09 14:53:05   2182] Move report: Timing Driven Placement moves 2378 insts, mean move: 5.01 um, max move: 34.20 um
[03/09 14:53:05   2182] 	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_): (327.60, 418.60) --> (358.20, 415.00)
[03/09 14:53:05   2182] 	Runtime: CPU: 0:00:02.3 REAL: 0:00:02.0 MEM: 1461.7MB
[03/09 14:53:05   2182] Starting refinePlace ...
[03/09 14:53:05   2182] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 14:53:05   2182] default core: bins with density >  0.75 = 51.6 % ( 297 / 576 )
[03/09 14:53:05   2182] Density distribution unevenness ratio = 8.939%
[03/09 14:53:05   2183]   Spread Effort: high, pre-route mode, useDDP on.
[03/09 14:53:05   2183] [CPU] RefinePlace/preRPlace (cpu=0:00:00.6, real=0:00:00.0, mem=1461.7MB) @(0:36:23 - 0:36:24).
[03/09 14:53:05   2183] Move report: preRPlace moves 5046 insts, mean move: 0.65 um, max move: 5.80 um
[03/09 14:53:05   2183] 	Max move on inst (mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_5445_0): (340.40, 188.20) --> (346.20, 188.20)
[03/09 14:53:05   2183] 	Length: 8 sites, height: 1 rows, site name: core, cell type: IND2D2
[03/09 14:53:05   2183] Move report: Detail placement moves 5046 insts, mean move: 0.65 um, max move: 5.80 um
[03/09 14:53:05   2183] 	Max move on inst (mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_5445_0): (340.40, 188.20) --> (346.20, 188.20)
[03/09 14:53:05   2183] 	Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1461.7MB
[03/09 14:53:05   2183] Statistics of distance of Instance movement in refine placement:
[03/09 14:53:05   2183]   maximum (X+Y) =        34.20 um
[03/09 14:53:05   2183]   inst (mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_) with max move: (327.6, 418.6) -> (358.2, 415)
[03/09 14:53:05   2183]   mean    (X+Y) =         2.31 um
[03/09 14:53:05   2183] Total instances flipped for legalization: 1
[03/09 14:53:05   2183] Summary Report:
[03/09 14:53:05   2183] Instances move: 6349 (out of 29789 movable)
[03/09 14:53:05   2183] Mean displacement: 2.31 um
[03/09 14:53:05   2183] Max displacement: 34.20 um (Instance: mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_) (327.6, 418.6) -> (358.2, 415)
[03/09 14:53:05   2183] 	Length: 23 sites, height: 1 rows, site name: core, cell type: DFQD4
[03/09 14:53:05   2183] Total instances moved : 6349
[03/09 14:53:05   2183] Total net bbox length = 4.783e+05 (2.139e+05 2.644e+05) (ext = 1.644e+04)
[03/09 14:53:05   2183] Runtime: CPU: 0:00:02.9 REAL: 0:00:02.0 MEM: 1461.7MB
[03/09 14:53:05   2183] [CPU] RefinePlace/total (cpu=0:00:02.9, real=0:00:02.0, mem=1461.7MB) @(0:36:21 - 0:36:24).
[03/09 14:53:05   2183] *** Finished refinePlace (0:36:24 mem=1461.7M) ***
[03/09 14:53:06   2183] Finished re-routing un-routed nets (0:00:00.0 1461.7M)
[03/09 14:53:06   2183] 
[03/09 14:53:06   2184] 
[03/09 14:53:06   2184] Density : 0.7359
[03/09 14:53:06   2184] Max route overflow : 0.0000
[03/09 14:53:06   2184] 
[03/09 14:53:06   2184] 
[03/09 14:53:06   2184] *** Finish Physical Update (cpu=0:00:03.8 real=0:00:04.0 mem=1461.7M) ***
[03/09 14:53:06   2184] ** GigaOpt Optimizer WNS Slack -0.598 TNS Slack -579.186 Density 73.59
[03/09 14:53:06   2184] Skipped Place ECO bump recovery (WNS opt)
[03/09 14:53:06   2184] Optimizer WNS Pass 4
[03/09 14:53:06   2184] Active Path Group: reg2reg  
[03/09 14:53:06   2184] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 14:53:06   2184] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/09 14:53:06   2184] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 14:53:06   2184] |  -0.598|   -0.598|-579.172| -579.186|    73.59%|   0:00:00.0| 1461.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
[03/09 14:53:07   2184] |  -0.586|   -0.586|-578.461| -578.475|    73.59%|   0:00:01.0| 1461.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
[03/09 14:53:08   2186] |  -0.582|   -0.582|-578.060| -578.074|    73.59%|   0:00:01.0| 1456.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
[03/09 14:53:08   2186] |  -0.574|   -0.574|-577.587| -577.601|    73.60%|   0:00:00.0| 1456.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/09 14:53:10   2188] |  -0.568|   -0.568|-576.856| -576.870|    73.60%|   0:00:02.0| 1456.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/09 14:53:15   2193] |  -0.571|   -0.571|-576.838| -576.852|    73.60%|   0:00:05.0| 1456.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/09 14:53:15   2193] |  -0.566|   -0.566|-576.635| -576.649|    73.60%|   0:00:00.0| 1456.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/09 14:53:17   2195] |  -0.566|   -0.566|-576.623| -576.637|    73.60%|   0:00:02.0| 1456.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/09 14:53:17   2195] |  -0.562|   -0.562|-576.343| -576.357|    73.63%|   0:00:00.0| 1456.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
[03/09 14:53:21   2199] |  -0.558|   -0.558|-575.386| -575.400|    73.62%|   0:00:04.0| 1456.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
[03/09 14:53:41   2218] |  -0.558|   -0.558|-574.862| -574.876|    73.62%|   0:00:20.0| 1456.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
[03/09 14:53:41   2219] |  -0.558|   -0.558|-574.620| -574.634|    73.62%|   0:00:00.0| 1456.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
[03/09 14:53:42   2219] |  -0.553|   -0.553|-573.842| -573.856|    73.68%|   0:00:01.0| 1456.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/09 14:54:28   2266] |  -0.553|   -0.553|-571.925| -571.939|    73.70%|   0:00:46.0| 1456.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q4_reg_19_/D   |
[03/09 14:54:31   2269] |  -0.553|   -0.553|-571.539| -571.553|    73.70%|   0:00:03.0| 1456.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/09 14:54:34   2271] |  -0.549|   -0.549|-570.253| -570.267|    73.80%|   0:00:03.0| 1456.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
[03/09 14:55:05   2302] |  -0.550|   -0.550|-568.976| -568.990|    73.80%|   0:00:31.0| 1466.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_12_/D   |
[03/09 14:55:09   2306] |  -0.550|   -0.550|-568.826| -568.840|    73.80%|   0:00:04.0| 1466.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
[03/09 14:55:14   2312] |  -0.549|   -0.549|-568.220| -568.234|    73.93%|   0:00:05.0| 1462.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_15_/D   |
[03/09 14:55:17   2315] |  -0.549|   -0.549|-568.080| -568.094|    73.93%|   0:00:03.0| 1461.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_14_/D   |
[03/09 14:55:18   2316] |  -0.549|   -0.549|-568.080| -568.094|    73.94%|   0:00:01.0| 1461.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_14_/D   |
[03/09 14:55:21   2319] |  -0.548|   -0.548|-567.639| -567.653|    74.03%|   0:00:03.0| 1461.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_12_/D   |
[03/09 14:55:22   2320] |  -0.548|   -0.548|-567.555| -567.569|    74.03%|   0:00:01.0| 1461.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_12_/D   |
[03/09 14:55:22   2320] |  -0.548|   -0.548|-567.180| -567.194|    74.04%|   0:00:00.0| 1461.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_12_/D   |
[03/09 14:55:28   2326] |  -0.549|   -0.549|-566.971| -566.985|    74.19%|   0:00:06.0| 1461.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_12_/D   |
[03/09 14:55:29   2327] |  -0.549|   -0.549|-566.867| -566.881|    74.27%|   0:00:01.0| 1461.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_12_/D   |
[03/09 14:55:30   2328] Analyzing useful skew in preCTS mode ...
[03/09 14:55:30   2328] skewClock did not found any end points to delay or to advance
[03/09 14:55:30   2328]  ** Useful skew failure reasons **
[03/09 14:55:30   2328] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:55:30   2328] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:55:30   2328] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:55:30   2328] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:55:30   2328] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:55:30   2328] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:55:30   2328] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:55:30   2328] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:55:30   2328] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:55:30   2328] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:55:30   2328] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:55:30   2328] The sequential element mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:55:30   2328] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:55:30   2328] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:55:30   2328] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:55:30   2328] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:55:30   2328] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:55:30   2328] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:55:30   2328] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:55:30   2328] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:55:30   2328] skewClock did not found any end points to delay or to advance
[03/09 14:55:30   2328]  ** Useful skew failure reasons **
[03/09 14:55:30   2328] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:55:30   2328] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:55:30   2328] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:55:30   2328] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:55:30   2328] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:55:30   2328] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:55:30   2328] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:55:30   2328] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:55:30   2328] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:55:30   2328] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:55:30   2328] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:55:30   2328] The sequential element mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:55:30   2328] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:55:30   2328] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:55:30   2328] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:55:30   2328] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:55:30   2328] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:55:30   2328] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:55:30   2328] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:55:30   2328] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:55:30   2328] skewClock did not found any end points to delay or to advance
[03/09 14:55:30   2328]  ** Useful skew failure reasons **
[03/09 14:55:30   2328] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:55:30   2328] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:55:30   2328] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:55:30   2328] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:55:30   2328] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:55:30   2328] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:55:30   2328] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:55:30   2328] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:55:30   2328] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:55:30   2328] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:55:30   2328] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:55:30   2328] The sequential element mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:55:30   2328] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:55:30   2328] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:55:30   2328] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:55:30   2328] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:55:30   2328] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:55:30   2328] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:55:30   2328] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:55:30   2328] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/09 14:55:30   2328] skewClock did not found any end points to delay or to advance
[03/09 14:55:30   2328] |  -0.549|   -0.549|-566.847| -566.861|    74.28%|   0:00:01.0| 1461.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_12_/D   |
[03/09 14:55:30   2328] |  -0.549|   -0.549|-566.844| -566.858|    74.28%|   0:00:00.0| 1461.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_12_/D   |
[03/09 14:55:32   2330] |  -0.549|   -0.549|-566.822| -566.836|    74.35%|   0:00:02.0| 1461.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_12_/D   |
[03/09 14:55:32   2330] |  -0.549|   -0.549|-566.819| -566.833|    74.36%|   0:00:00.0| 1461.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_12_/D   |
[03/09 14:55:32   2330] |  -0.549|   -0.549|-566.819| -566.833|    74.36%|   0:00:00.0| 1461.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_12_/D   |
[03/09 14:55:32   2330] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 14:55:32   2330] 
[03/09 14:55:32   2330] *** Finish Core Optimize Step (cpu=0:02:26 real=0:02:26 mem=1461.5M) ***
[03/09 14:55:32   2330] Active Path Group: default 
[03/09 14:55:32   2330] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 14:55:32   2330] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/09 14:55:32   2330] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 14:55:32   2330] |  -0.014|   -0.549|  -0.014| -566.833|    74.36%|   0:00:00.0| 1461.5M|   WC_VIEW|  default| mac_array_instance/col_idx_6__mac_col_inst/query_q |
[03/09 14:55:32   2330] |        |         |        |         |          |            |        |          |         | _reg_53_/D                                         |
[03/09 14:55:32   2330] |   0.008|   -0.549|   0.000| -566.819|    74.36%|   0:00:00.0| 1461.5M|   WC_VIEW|  default| mac_array_instance/col_idx_2__mac_col_inst/query_q |
[03/09 14:55:32   2330] |        |         |        |         |          |            |        |          |         | _reg_10_/D                                         |
[03/09 14:55:33   2330] |   0.021|   -0.549|   0.000| -566.760|    74.37%|   0:00:01.0| 1480.6M|        NA|       NA| NA                                                 |
[03/09 14:55:33   2330] |   0.021|   -0.549|   0.000| -566.760|    74.37%|   0:00:00.0| 1480.6M|   WC_VIEW|       NA| NA                                                 |
[03/09 14:55:33   2330] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 14:55:33   2330] 
[03/09 14:55:33   2330] *** Finish Core Optimize Step (cpu=0:00:00.4 real=0:00:01.0 mem=1480.6M) ***
[03/09 14:55:33   2331] 
[03/09 14:55:33   2331] *** Finished Optimize Step Cumulative (cpu=0:02:26 real=0:02:27 mem=1480.6M) ***
[03/09 14:55:33   2331] ** GigaOpt Optimizer WNS Slack -0.549 TNS Slack -566.760 Density 74.37
[03/09 14:55:33   2331] Placement Snapshot: Density distribution:
[03/09 14:55:33   2331] [1.00 -  +++]: 1 (0.19%)
[03/09 14:55:33   2331] [0.95 - 1.00]: 0 (0.00%)
[03/09 14:55:33   2331] [0.90 - 0.95]: 1 (0.19%)
[03/09 14:55:33   2331] [0.85 - 0.90]: 0 (0.00%)
[03/09 14:55:33   2331] [0.80 - 0.85]: 3 (0.57%)
[03/09 14:55:33   2331] [0.75 - 0.80]: 2 (0.38%)
[03/09 14:55:33   2331] [0.70 - 0.75]: 5 (0.95%)
[03/09 14:55:33   2331] [0.65 - 0.70]: 9 (1.70%)
[03/09 14:55:33   2331] [0.60 - 0.65]: 8 (1.51%)
[03/09 14:55:33   2331] [0.55 - 0.60]: 18 (3.40%)
[03/09 14:55:33   2331] [0.50 - 0.55]: 20 (3.78%)
[03/09 14:55:33   2331] [0.45 - 0.50]: 37 (6.99%)
[03/09 14:55:33   2331] [0.40 - 0.45]: 45 (8.51%)
[03/09 14:55:33   2331] [0.35 - 0.40]: 51 (9.64%)
[03/09 14:55:33   2331] [0.30 - 0.35]: 35 (6.62%)
[03/09 14:55:33   2331] [0.25 - 0.30]: 36 (6.81%)
[03/09 14:55:33   2331] [0.20 - 0.25]: 70 (13.23%)
[03/09 14:55:33   2331] [0.15 - 0.20]: 100 (18.90%)
[03/09 14:55:33   2331] [0.10 - 0.15]: 77 (14.56%)
[03/09 14:55:33   2331] [0.05 - 0.10]: 10 (1.89%)
[03/09 14:55:33   2331] [0.00 - 0.05]: 1 (0.19%)
[03/09 14:55:33   2331] Begin: Area Reclaim Optimization
[03/09 14:55:33   2331] Reclaim Optimization WNS Slack -0.549  TNS Slack -566.760 Density 74.37
[03/09 14:55:33   2331] +----------+---------+--------+--------+------------+--------+
[03/09 14:55:33   2331] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/09 14:55:33   2331] +----------+---------+--------+--------+------------+--------+
[03/09 14:55:33   2331] |    74.37%|        -|  -0.549|-566.760|   0:00:00.0| 1480.6M|
[03/09 14:55:36   2334] |    74.25%|      103|  -0.548|-566.383|   0:00:03.0| 1480.6M|
[03/09 14:55:44   2342] |    73.92%|      786|  -0.546|-566.208|   0:00:08.0| 1480.6M|
[03/09 14:55:44   2342] |    73.91%|        3|  -0.546|-566.208|   0:00:00.0| 1480.6M|
[03/09 14:55:44   2342] |    73.91%|        0|  -0.546|-566.208|   0:00:00.0| 1480.6M|
[03/09 14:55:44   2342] +----------+---------+--------+--------+------------+--------+
[03/09 14:55:44   2342] Reclaim Optimization End WNS Slack -0.546  TNS Slack -566.208 Density 73.91
[03/09 14:55:44   2342] 
[03/09 14:55:44   2342] ** Summary: Restruct = 0 Buffer Deletion = 92 Declone = 16 Resize = 528 **
[03/09 14:55:44   2342] --------------------------------------------------------------
[03/09 14:55:44   2342] |                                   | Total     | Sequential |
[03/09 14:55:44   2342] --------------------------------------------------------------
[03/09 14:55:44   2342] | Num insts resized                 |     525  |       0    |
[03/09 14:55:44   2342] | Num insts undone                  |     261  |       0    |
[03/09 14:55:44   2342] | Num insts Downsized               |     525  |       0    |
[03/09 14:55:44   2342] | Num insts Samesized               |       0  |       0    |
[03/09 14:55:44   2342] | Num insts Upsized                 |       0  |       0    |
[03/09 14:55:44   2342] | Num multiple commits+uncommits    |       3  |       -    |
[03/09 14:55:44   2342] --------------------------------------------------------------
[03/09 14:55:44   2342] **** Begin NDR-Layer Usage Statistics ****
[03/09 14:55:44   2342] Layer 7 has 1055 constrained nets 
[03/09 14:55:44   2342] **** End NDR-Layer Usage Statistics ****
[03/09 14:55:44   2342] ** Finished Core Area Reclaim Optimization (cpu = 0:00:11.3) (real = 0:00:11.0) **
[03/09 14:55:44   2342] *** Finished Area Reclaim Optimization (cpu=0:00:11, real=0:00:11, mem=1461.47M, totSessionCpu=0:39:02).
[03/09 14:55:44   2342] Placement Snapshot: Density distribution:
[03/09 14:55:44   2342] [1.00 -  +++]: 1 (0.19%)
[03/09 14:55:44   2342] [0.95 - 1.00]: 0 (0.00%)
[03/09 14:55:44   2342] [0.90 - 0.95]: 1 (0.19%)
[03/09 14:55:44   2342] [0.85 - 0.90]: 0 (0.00%)
[03/09 14:55:44   2342] [0.80 - 0.85]: 3 (0.57%)
[03/09 14:55:44   2342] [0.75 - 0.80]: 2 (0.38%)
[03/09 14:55:44   2342] [0.70 - 0.75]: 5 (0.95%)
[03/09 14:55:44   2342] [0.65 - 0.70]: 9 (1.70%)
[03/09 14:55:44   2342] [0.60 - 0.65]: 8 (1.51%)
[03/09 14:55:44   2342] [0.55 - 0.60]: 18 (3.40%)
[03/09 14:55:44   2342] [0.50 - 0.55]: 20 (3.78%)
[03/09 14:55:44   2342] [0.45 - 0.50]: 36 (6.81%)
[03/09 14:55:44   2342] [0.40 - 0.45]: 46 (8.70%)
[03/09 14:55:44   2342] [0.35 - 0.40]: 52 (9.83%)
[03/09 14:55:44   2342] [0.30 - 0.35]: 35 (6.62%)
[03/09 14:55:44   2342] [0.25 - 0.30]: 40 (7.56%)
[03/09 14:55:44   2342] [0.20 - 0.25]: 84 (15.88%)
[03/09 14:55:44   2342] [0.15 - 0.20]: 97 (18.34%)
[03/09 14:55:44   2342] [0.10 - 0.15]: 65 (12.29%)
[03/09 14:55:44   2342] [0.05 - 0.10]: 7 (1.32%)
[03/09 14:55:44   2342] [0.00 - 0.05]: 0 (0.00%)
[03/09 14:55:44   2342] *** Starting refinePlace (0:39:03 mem=1461.5M) ***
[03/09 14:55:44   2342] Total net bbox length = 4.801e+05 (2.149e+05 2.652e+05) (ext = 1.644e+04)
[03/09 14:55:44   2342] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 14:55:44   2342] default core: bins with density >  0.75 = 55.2 % ( 318 / 576 )
[03/09 14:55:44   2342] Density distribution unevenness ratio = 9.111%
[03/09 14:55:44   2342] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1461.5MB) @(0:39:03 - 0:39:03).
[03/09 14:55:44   2342] Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 14:55:44   2342] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1461.5MB
[03/09 14:55:44   2342] Starting refinePlace ...
[03/09 14:55:44   2342] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 14:55:44   2342] default core: bins with density >  0.75 = 51.9 % ( 299 / 576 )
[03/09 14:55:44   2342] Density distribution unevenness ratio = 9.033%
[03/09 14:55:45   2343]   Spread Effort: high, pre-route mode, useDDP on.
[03/09 14:55:45   2343] [CPU] RefinePlace/preRPlace (cpu=0:00:00.7, real=0:00:01.0, mem=1468.3MB) @(0:39:03 - 0:39:03).
[03/09 14:55:45   2343] Move report: preRPlace moves 3705 insts, mean move: 0.69 um, max move: 5.00 um
[03/09 14:55:45   2343] 	Max move on inst (mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_8615_0): (10.60, 389.80) --> (13.80, 388.00)
[03/09 14:55:45   2343] 	Length: 7 sites, height: 1 rows, site name: core, cell type: CKND2D2
[03/09 14:55:45   2343] wireLenOptFixPriorityInst 0 inst fixed
[03/09 14:55:45   2343] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 14:55:45   2343] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=1468.3MB) @(0:39:03 - 0:39:04).
[03/09 14:55:45   2343] Move report: Detail placement moves 3705 insts, mean move: 0.69 um, max move: 5.00 um
[03/09 14:55:45   2343] 	Max move on inst (mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_8615_0): (10.60, 389.80) --> (13.80, 388.00)
[03/09 14:55:45   2343] 	Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 1468.3MB
[03/09 14:55:45   2343] Statistics of distance of Instance movement in refine placement:
[03/09 14:55:45   2343]   maximum (X+Y) =         5.00 um
[03/09 14:55:45   2343]   inst (mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_8615_0) with max move: (10.6, 389.8) -> (13.8, 388)
[03/09 14:55:45   2343]   mean    (X+Y) =         0.69 um
[03/09 14:55:45   2343] Total instances flipped for legalization: 7164
[03/09 14:55:45   2343] Summary Report:
[03/09 14:55:45   2343] Instances move: 3705 (out of 30039 movable)
[03/09 14:55:45   2343] Mean displacement: 0.69 um
[03/09 14:55:45   2343] Max displacement: 5.00 um (Instance: mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_8615_0) (10.6, 389.8) -> (13.8, 388)
[03/09 14:55:45   2343] 	Length: 7 sites, height: 1 rows, site name: core, cell type: CKND2D2
[03/09 14:55:45   2343] Total instances moved : 3705
[03/09 14:55:45   2343] Total net bbox length = 4.815e+05 (2.158e+05 2.656e+05) (ext = 1.644e+04)
[03/09 14:55:45   2343] Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 1468.3MB
[03/09 14:55:45   2343] [CPU] RefinePlace/total (cpu=0:00:01.1, real=0:00:01.0, mem=1468.3MB) @(0:39:03 - 0:39:04).
[03/09 14:55:45   2343] *** Finished refinePlace (0:39:04 mem=1468.3M) ***
[03/09 14:55:46   2343] Finished re-routing un-routed nets (0:00:00.0 1468.3M)
[03/09 14:55:46   2343] 
[03/09 14:55:46   2344] 
[03/09 14:55:46   2344] Density : 0.7391
[03/09 14:55:46   2344] Max route overflow : 0.0000
[03/09 14:55:46   2344] 
[03/09 14:55:46   2344] 
[03/09 14:55:46   2344] *** Finish Physical Update (cpu=0:00:02.0 real=0:00:02.0 mem=1468.3M) ***
[03/09 14:55:46   2344] ** GigaOpt Optimizer WNS Slack -0.567 TNS Slack -570.103 Density 73.91
[03/09 14:55:46   2344] Recovering Place ECO bump
[03/09 14:55:46   2344] Active Path Group: reg2reg  
[03/09 14:55:47   2344] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 14:55:47   2344] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/09 14:55:47   2344] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 14:55:47   2344] |  -0.567|   -0.567|-570.089| -570.103|    73.91%|   0:00:01.0| 1468.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/09 14:55:47   2345] |  -0.557|   -0.557|-569.370| -569.385|    73.91%|   0:00:00.0| 1468.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
[03/09 14:55:47   2345] |  -0.550|   -0.550|-568.808| -568.822|    73.91%|   0:00:00.0| 1468.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/09 14:55:55   2353] |  -0.549|   -0.549|-567.556| -567.570|    73.91%|   0:00:08.0| 1462.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q4_reg_19_/D   |
[03/09 14:56:00   2358] |  -0.549|   -0.549|-567.394| -567.408|    73.91%|   0:00:05.0| 1462.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q4_reg_19_/D   |
[03/09 14:56:00   2358] |  -0.549|   -0.549|-567.293| -567.307|    73.91%|   0:00:00.0| 1462.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q4_reg_19_/D   |
[03/09 14:56:01   2358] |  -0.549|   -0.549|-566.732| -566.746|    73.92%|   0:00:01.0| 1462.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 14:56:01   2359] |  -0.549|   -0.549|-566.709| -566.723|    73.93%|   0:00:00.0| 1462.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 14:56:01   2359] |  -0.549|   -0.549|-566.709| -566.723|    73.93%|   0:00:00.0| 1462.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 14:56:01   2359] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 14:56:01   2359] 
[03/09 14:56:01   2359] *** Finish Core Optimize Step (cpu=0:00:14.8 real=0:00:15.0 mem=1462.8M) ***
[03/09 14:56:01   2359] Active Path Group: default 
[03/09 14:56:01   2359] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 14:56:01   2359] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/09 14:56:01   2359] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 14:56:01   2359] |  -0.014|   -0.549|  -0.014| -566.723|    73.93%|   0:00:00.0| 1462.8M|   WC_VIEW|  default| mac_array_instance/col_idx_6__mac_col_inst/query_q |
[03/09 14:56:01   2359] |        |         |        |         |          |            |        |          |         | _reg_53_/D                                         |
[03/09 14:56:02   2359] |   0.008|   -0.549|   0.000| -566.709|    73.93%|   0:00:01.0| 1462.8M|   WC_VIEW|  default| mac_array_instance/col_idx_2__mac_col_inst/query_q |
[03/09 14:56:02   2359] |        |         |        |         |          |            |        |          |         | _reg_10_/D                                         |
[03/09 14:56:02   2360] |   0.017|   -0.549|   0.000| -566.650|    73.93%|   0:00:00.0| 1462.8M|   WC_VIEW|  default| ofifo_inst/col_idx_6__fifo_instance/q7_reg_4_/D    |
[03/09 14:56:02   2360] |   0.017|   -0.549|   0.000| -566.650|    73.93%|   0:00:00.0| 1462.8M|   WC_VIEW|  default| ofifo_inst/col_idx_6__fifo_instance/q7_reg_4_/D    |
[03/09 14:56:02   2360] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 14:56:02   2360] 
[03/09 14:56:02   2360] *** Finish Core Optimize Step (cpu=0:00:00.6 real=0:00:01.0 mem=1462.8M) ***
[03/09 14:56:02   2360] 
[03/09 14:56:02   2360] *** Finished Optimize Step Cumulative (cpu=0:00:15.4 real=0:00:16.0 mem=1462.8M) ***
[03/09 14:56:02   2360] *** Starting refinePlace (0:39:21 mem=1462.8M) ***
[03/09 14:56:02   2360] Total net bbox length = 4.816e+05 (2.159e+05 2.657e+05) (ext = 1.644e+04)
[03/09 14:56:02   2360] Starting refinePlace ...
[03/09 14:56:02   2360] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 14:56:02   2360] Move report: legalization moves 1 insts, mean move: 0.60 um, max move: 0.60 um
[03/09 14:56:02   2360] 	Max move on inst (mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U189): (424.20, 209.80) --> (424.80, 209.80)
[03/09 14:56:02   2360] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1462.8MB) @(0:39:21 - 0:39:21).
[03/09 14:56:02   2360] Move report: Detail placement moves 1 insts, mean move: 0.60 um, max move: 0.60 um
[03/09 14:56:02   2360] 	Max move on inst (mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U189): (424.20, 209.80) --> (424.80, 209.80)
[03/09 14:56:02   2360] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1462.8MB
[03/09 14:56:02   2360] Statistics of distance of Instance movement in refine placement:
[03/09 14:56:02   2360]   maximum (X+Y) =         0.60 um
[03/09 14:56:02   2360]   inst (mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U189) with max move: (424.2, 209.8) -> (424.8, 209.8)
[03/09 14:56:02   2360]   mean    (X+Y) =         0.60 um
[03/09 14:56:02   2360] Summary Report:
[03/09 14:56:02   2360] Instances move: 1 (out of 30042 movable)
[03/09 14:56:02   2360] Mean displacement: 0.60 um
[03/09 14:56:02   2360] Max displacement: 0.60 um (Instance: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U189) (424.2, 209.8) -> (424.8, 209.8)
[03/09 14:56:02   2360] 	Length: 3 sites, height: 1 rows, site name: core, cell type: CKND1
[03/09 14:56:02   2360] Total instances moved : 1
[03/09 14:56:02   2360] Total net bbox length = 4.816e+05 (2.159e+05 2.657e+05) (ext = 1.644e+04)
[03/09 14:56:02   2360] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1462.8MB
[03/09 14:56:02   2360] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=1462.8MB) @(0:39:21 - 0:39:21).
[03/09 14:56:02   2360] *** Finished refinePlace (0:39:21 mem=1462.8M) ***
[03/09 14:56:02   2360] Finished re-routing un-routed nets (0:00:00.0 1462.8M)
[03/09 14:56:02   2360] 
[03/09 14:56:03   2361] 
[03/09 14:56:03   2361] Density : 0.7393
[03/09 14:56:03   2361] Max route overflow : 0.0000
[03/09 14:56:03   2361] 
[03/09 14:56:03   2361] 
[03/09 14:56:03   2361] *** Finish Physical Update (cpu=0:00:00.9 real=0:00:01.0 mem=1462.8M) ***
[03/09 14:56:03   2361] ** GigaOpt Optimizer WNS Slack -0.549 TNS Slack -566.786 Density 73.93
[03/09 14:56:03   2361] **** Begin NDR-Layer Usage Statistics ****
[03/09 14:56:03   2361] Layer 7 has 1059 constrained nets 
[03/09 14:56:03   2361] **** End NDR-Layer Usage Statistics ****
[03/09 14:56:03   2361] 
[03/09 14:56:03   2361] *** Finish pre-CTS Setup Fixing (cpu=0:29:31 real=0:29:30 mem=1462.8M) ***
[03/09 14:56:03   2361] 
[03/09 14:56:03   2361] End: GigaOpt Optimization in WNS mode
[03/09 14:56:03   2361] *** Timing NOT met, worst failing slack is -0.549
[03/09 14:56:03   2361] *** Check timing (0:00:00.0)
[03/09 14:56:03   2361] **INFO: Num dontuse cells 97, Num usable cells 843
[03/09 14:56:03   2361] optDesignOneStep: Leakage Power Flow
[03/09 14:56:03   2361] **INFO: Num dontuse cells 97, Num usable cells 843
[03/09 14:56:03   2361] Begin: GigaOpt Optimization in TNS mode
[03/09 14:56:03   2361] Info: 1 clock net  excluded from IPO operation.
[03/09 14:56:03   2361] PhyDesignGrid: maxLocalDensity 0.95
[03/09 14:56:03   2361] #spOpts: N=65 
[03/09 14:56:07   2365] *info: 1 clock net excluded
[03/09 14:56:07   2365] *info: 2 special nets excluded.
[03/09 14:56:07   2365] *info: 258 no-driver nets excluded.
[03/09 14:56:07   2366] ** GigaOpt Optimizer WNS Slack -0.549 TNS Slack -566.786 Density 73.93
[03/09 14:56:08   2366] Optimizer TNS Opt
[03/09 14:56:08   2366] Active Path Group: reg2reg  
[03/09 14:56:08   2366] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 14:56:08   2366] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/09 14:56:08   2366] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 14:56:08   2366] |  -0.549|   -0.549|-566.786| -566.786|    73.93%|   0:00:00.0| 1427.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 14:56:55   2413] |  -0.549|   -0.549|-563.741| -563.741|    73.97%|   0:00:47.0| 1434.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_14_/D   |
[03/09 14:56:57   2415] |  -0.549|   -0.549|-563.286| -563.286|    73.98%|   0:00:02.0| 1434.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_14_/D   |
[03/09 14:57:19   2437] |  -0.549|   -0.549|-562.081| -562.081|    73.98%|   0:00:22.0| 1434.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_14_/D   |
[03/09 14:57:22   2440] |  -0.549|   -0.549|-561.944| -561.944|    73.99%|   0:00:03.0| 1434.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_14_/D   |
[03/09 14:57:27   2445] |  -0.544|   -0.544|-560.771| -560.771|    74.13%|   0:00:05.0| 1434.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 14:58:13   2491] |  -0.544|   -0.544|-560.160| -560.160|    74.14%|   0:00:46.0| 1434.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 14:58:15   2493] |  -0.544|   -0.544|-560.047| -560.047|    74.14%|   0:00:02.0| 1434.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 14:58:22   2500] |  -0.543|   -0.543|-558.787| -558.787|    74.30%|   0:00:07.0| 1434.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
[03/09 14:58:23   2501] |  -0.543|   -0.543|-558.578| -558.578|    74.32%|   0:00:01.0| 1434.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
[03/09 14:58:43   2521] |  -0.543|   -0.543|-558.264| -558.264|    74.33%|   0:00:20.0| 1434.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
[03/09 14:58:46   2524] |  -0.543|   -0.543|-558.179| -558.179|    74.37%|   0:00:03.0| 1434.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
[03/09 14:58:46   2525] |  -0.543|   -0.543|-558.024| -558.024|    74.37%|   0:00:00.0| 1434.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
[03/09 14:58:51   2529] |  -0.543|   -0.543|-557.995| -557.995|    74.37%|   0:00:05.0| 1434.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
[03/09 14:59:20   2558] |  -0.544|   -0.544|-556.677| -556.677|    74.42%|   0:00:29.0| 1434.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_13_/D   |
[03/09 14:59:22   2560] |  -0.544|   -0.544|-556.564| -556.564|    74.43%|   0:00:02.0| 1434.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_15_/D   |
[03/09 14:59:29   2567] |  -0.544|   -0.544|-555.848| -555.848|    74.48%|   0:00:07.0| 1434.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_19_/D   |
[03/09 14:59:30   2568] |  -0.544|   -0.544|-555.455| -555.455|    74.49%|   0:00:01.0| 1434.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_19_/D   |
[03/09 14:59:39   2578] |  -0.544|   -0.544|-555.280| -555.280|    74.49%|   0:00:09.0| 1434.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_19_/D   |
[03/09 14:59:43   2581] |  -0.544|   -0.544|-555.018| -555.018|    74.53%|   0:00:04.0| 1434.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D   |
[03/09 14:59:43   2581] |  -0.544|   -0.544|-554.980| -554.980|    74.53%|   0:00:00.0| 1429.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_16_/D   |
[03/09 14:59:46   2585] |  -0.544|   -0.544|-554.704| -554.704|    74.53%|   0:00:03.0| 1431.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_16_/D   |
[03/09 14:59:47   2585] |  -0.544|   -0.544|-554.593| -554.593|    74.54%|   0:00:01.0| 1431.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_16_/D   |
[03/09 14:59:50   2589] |  -0.544|   -0.544|-549.833| -549.833|    74.56%|   0:00:03.0| 1431.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_12_/D   |
[03/09 14:59:51   2589] |  -0.544|   -0.544|-549.799| -549.799|    74.56%|   0:00:01.0| 1431.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_12_/D   |
[03/09 14:59:52   2590] |  -0.544|   -0.544|-549.305| -549.305|    74.57%|   0:00:01.0| 1431.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_12_/D   |
[03/09 14:59:53   2591] |  -0.544|   -0.544|-549.170| -549.170|    74.59%|   0:00:01.0| 1431.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_17_/D   |
[03/09 14:59:57   2595] |  -0.544|   -0.544|-547.659| -547.659|    74.62%|   0:00:04.0| 1433.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/09 14:59:57   2595] |  -0.544|   -0.544|-547.596| -547.596|    74.62%|   0:00:00.0| 1433.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/09 14:59:58   2596] |  -0.544|   -0.544|-547.481| -547.481|    74.64%|   0:00:01.0| 1433.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_18_/D   |
[03/09 14:59:58   2596] |  -0.544|   -0.544|-547.385| -547.385|    74.65%|   0:00:00.0| 1433.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_18_/D   |
[03/09 14:59:59   2597] |  -0.544|   -0.544|-547.338| -547.338|    74.65%|   0:00:01.0| 1433.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_18_/D   |
[03/09 14:59:59   2598] |  -0.544|   -0.544|-547.304| -547.304|    74.66%|   0:00:00.0| 1433.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_18_/D   |
[03/09 15:00:00   2598] |  -0.544|   -0.544|-547.289| -547.289|    74.66%|   0:00:01.0| 1433.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_18_/D   |
[03/09 15:00:03   2601] |  -0.544|   -0.544|-545.306| -545.306|    74.67%|   0:00:03.0| 1433.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_15_/D   |
[03/09 15:00:03   2601] |  -0.544|   -0.544|-545.029| -545.029|    74.67%|   0:00:00.0| 1433.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q4_reg_9_/D    |
[03/09 15:00:04   2603] |  -0.544|   -0.544|-544.639| -544.639|    74.71%|   0:00:01.0| 1433.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_15_/D   |
[03/09 15:00:05   2603] |  -0.544|   -0.544|-544.526| -544.526|    74.71%|   0:00:01.0| 1433.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_15_/D   |
[03/09 15:00:06   2604] |  -0.544|   -0.544|-544.379| -544.379|    74.72%|   0:00:01.0| 1433.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_15_/D   |
[03/09 15:00:07   2605] |  -0.544|   -0.544|-544.107| -544.107|    74.74%|   0:00:01.0| 1433.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_15_/D   |
[03/09 15:00:07   2605] |  -0.544|   -0.544|-544.100| -544.100|    74.75%|   0:00:00.0| 1433.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_15_/D   |
[03/09 15:00:08   2606] |  -0.544|   -0.544|-542.973| -542.973|    74.76%|   0:00:01.0| 1433.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_9_/D    |
[03/09 15:00:08   2607] |  -0.544|   -0.544|-542.930| -542.930|    74.76%|   0:00:00.0| 1433.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_9_/D    |
[03/09 15:00:09   2607] |  -0.544|   -0.544|-542.616| -542.616|    74.76%|   0:00:01.0| 1433.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_11_/D   |
[03/09 15:00:10   2608] |  -0.544|   -0.544|-542.338| -542.338|    74.76%|   0:00:01.0| 1433.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_9_/D    |
[03/09 15:00:11   2609] |  -0.544|   -0.544|-541.665| -541.665|    74.76%|   0:00:00.0| 1433.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_11_/D   |
[03/09 15:00:11   2609] |  -0.544|   -0.544|-541.376| -541.376|    74.77%|   0:00:00.0| 1433.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_10_/D   |
[03/09 15:00:12   2610] |  -0.544|   -0.544|-540.796| -540.796|    74.77%|   0:00:01.0| 1433.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_9_/D    |
[03/09 15:00:13   2611] |  -0.544|   -0.544|-540.661| -540.661|    74.77%|   0:00:01.0| 1433.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_11_/D   |
[03/09 15:00:13   2611] |  -0.544|   -0.544|-540.659| -540.659|    74.77%|   0:00:00.0| 1433.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_11_/D   |
[03/09 15:00:13   2611] |  -0.544|   -0.544|-540.537| -540.537|    74.79%|   0:00:00.0| 1433.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_11_/D   |
[03/09 15:00:13   2612] |  -0.544|   -0.544|-540.490| -540.490|    74.80%|   0:00:00.0| 1433.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_11_/D   |
[03/09 15:00:14   2612] |  -0.544|   -0.544|-540.487| -540.487|    74.80%|   0:00:01.0| 1433.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_11_/D   |
[03/09 15:00:14   2612] |  -0.544|   -0.544|-540.344| -540.344|    74.80%|   0:00:00.0| 1433.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_11_/D   |
[03/09 15:00:15   2613] |  -0.544|   -0.544|-540.281| -540.281|    74.81%|   0:00:01.0| 1433.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_11_/D   |
[03/09 15:00:16   2614] |  -0.544|   -0.544|-540.196| -540.196|    74.80%|   0:00:01.0| 1433.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_11_/D   |
[03/09 15:00:17   2615] |  -0.544|   -0.544|-540.132| -540.132|    74.83%|   0:00:01.0| 1433.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_11_/D   |
[03/09 15:00:17   2615] |  -0.544|   -0.544|-540.087| -540.087|    74.83%|   0:00:00.0| 1433.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_10_/D   |
[03/09 15:00:18   2616] |  -0.544|   -0.544|-540.026| -540.026|    74.83%|   0:00:01.0| 1433.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_10_/D   |
[03/09 15:00:18   2616] |  -0.544|   -0.544|-539.883| -539.883|    74.85%|   0:00:00.0| 1433.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_10_/D   |
[03/09 15:00:19   2617] |  -0.544|   -0.544|-539.832| -539.832|    74.85%|   0:00:01.0| 1433.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_10_/D   |
[03/09 15:00:20   2618] |  -0.545|   -0.545|-538.945| -538.945|    74.86%|   0:00:01.0| 1433.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_10_/D   |
[03/09 15:00:22   2620] |  -0.545|   -0.545|-538.271| -538.271|    74.86%|   0:00:02.0| 1433.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_10_/D   |
[03/09 15:00:23   2621] |  -0.545|   -0.545|-538.087| -538.087|    74.88%|   0:00:01.0| 1433.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_10_/D   |
[03/09 15:00:23   2621] |  -0.545|   -0.545|-537.749| -537.749|    74.88%|   0:00:00.0| 1433.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_10_/D   |
[03/09 15:00:24   2622] |  -0.545|   -0.545|-537.710| -537.710|    74.88%|   0:00:01.0| 1433.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_10_/D   |
[03/09 15:00:24   2622] |  -0.545|   -0.545|-537.705| -537.705|    74.88%|   0:00:00.0| 1433.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_10_/D   |
[03/09 15:00:25   2623] |  -0.545|   -0.545|-535.843| -535.843|    74.91%|   0:00:01.0| 1433.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_9_/D    |
[03/09 15:00:26   2624] |  -0.545|   -0.545|-535.687| -535.687|    74.92%|   0:00:01.0| 1433.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_9_/D    |
[03/09 15:00:26   2624] |  -0.545|   -0.545|-535.615| -535.615|    74.92%|   0:00:00.0| 1433.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_9_/D    |
[03/09 15:00:26   2624] |  -0.546|   -0.546|-535.557| -535.557|    74.93%|   0:00:00.0| 1433.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_9_/D    |
[03/09 15:00:27   2625] |  -0.546|   -0.546|-534.347| -534.347|    74.95%|   0:00:01.0| 1433.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_8_/D    |
[03/09 15:00:27   2626] |  -0.546|   -0.546|-534.333| -534.333|    74.95%|   0:00:00.0| 1433.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_8_/D    |
[03/09 15:00:28   2627] |  -0.546|   -0.546|-534.078| -534.078|    74.95%|   0:00:01.0| 1433.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_8_/D    |
[03/09 15:00:29   2628] |  -0.546|   -0.546|-533.988| -533.988|    74.95%|   0:00:01.0| 1433.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_8_/D    |
[03/09 15:00:30   2628] |  -0.546|   -0.546|-533.983| -533.983|    74.95%|   0:00:01.0| 1433.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_8_/D    |
[03/09 15:00:30   2628] |  -0.546|   -0.546|-533.821| -533.821|    74.95%|   0:00:00.0| 1433.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_8_/D    |
[03/09 15:00:30   2628] |  -0.546|   -0.546|-533.692| -533.692|    74.96%|   0:00:00.0| 1433.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_8_/D    |
[03/09 15:00:30   2629] |  -0.546|   -0.546|-533.653| -533.653|    74.96%|   0:00:00.0| 1434.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_8_/D    |
[03/09 15:00:31   2629] |  -0.546|   -0.546|-533.143| -533.143|    74.96%|   0:00:01.0| 1434.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_8_/D    |
[03/09 15:00:31   2630] |  -0.546|   -0.546|-532.041| -532.041|    74.97%|   0:00:00.0| 1434.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_8_/D    |
[03/09 15:00:32   2630] |  -0.546|   -0.546|-531.914| -531.914|    74.97%|   0:00:01.0| 1434.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_8_/D    |
[03/09 15:00:32   2630] |  -0.546|   -0.546|-531.886| -531.886|    74.97%|   0:00:00.0| 1434.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_8_/D    |
[03/09 15:00:33   2631] |  -0.546|   -0.546|-530.779| -530.779|    74.98%|   0:00:01.0| 1433.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_7_/D    |
[03/09 15:00:33   2631] |  -0.546|   -0.546|-530.773| -530.773|    74.98%|   0:00:00.0| 1433.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_8_/D    |
[03/09 15:00:35   2633] |  -0.546|   -0.546|-530.190| -530.190|    74.98%|   0:00:02.0| 1433.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_8_/D    |
[03/09 15:00:35   2633] |  -0.546|   -0.546|-530.073| -530.073|    74.99%|   0:00:00.0| 1433.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_8_/D    |
[03/09 15:00:35   2634] |  -0.546|   -0.546|-529.699| -529.699|    74.99%|   0:00:00.0| 1433.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_8_/D    |
[03/09 15:00:36   2634] |  -0.546|   -0.546|-529.657| -529.657|    74.99%|   0:00:01.0| 1433.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_8_/D    |
[03/09 15:00:36   2634] |  -0.546|   -0.546|-529.505| -529.505|    74.99%|   0:00:00.0| 1433.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_7_/D    |
[03/09 15:00:36   2634] |  -0.546|   -0.546|-529.247| -529.247|    74.99%|   0:00:00.0| 1433.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_8_/D    |
[03/09 15:00:37   2635] |  -0.546|   -0.546|-529.080| -529.080|    75.00%|   0:00:01.0| 1433.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_8_/D    |
[03/09 15:00:37   2636] |  -0.546|   -0.546|-528.773| -528.773|    75.01%|   0:00:00.0| 1433.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_8_/D    |
[03/09 15:00:38   2636] |  -0.546|   -0.546|-528.767| -528.767|    75.01%|   0:00:01.0| 1433.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_8_/D    |
[03/09 15:00:38   2636] |  -0.546|   -0.546|-528.400| -528.400|    75.01%|   0:00:00.0| 1433.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_8_/D    |
[03/09 15:00:38   2636] |  -0.546|   -0.546|-528.369| -528.369|    75.03%|   0:00:00.0| 1433.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_8_/D    |
[03/09 15:00:38   2636] |  -0.546|   -0.546|-528.359| -528.359|    75.03%|   0:00:00.0| 1433.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_8_/D    |
[03/09 15:00:40   2638] |  -0.546|   -0.546|-527.357| -527.357|    75.05%|   0:00:02.0| 1433.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_8_/D    |
[03/09 15:00:40   2638] |  -0.546|   -0.546|-527.265| -527.265|    75.05%|   0:00:00.0| 1433.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_8_/D    |
[03/09 15:00:40   2639] |  -0.546|   -0.546|-527.249| -527.249|    75.05%|   0:00:00.0| 1433.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_8_/D    |
[03/09 15:00:40   2639] |  -0.546|   -0.546|-527.209| -527.209|    75.06%|   0:00:00.0| 1433.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_8_/D    |
[03/09 15:00:41   2639] |  -0.546|   -0.546|-527.196| -527.196|    75.06%|   0:00:01.0| 1433.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_8_/D    |
[03/09 15:00:41   2639] |  -0.546|   -0.546|-527.188| -527.188|    75.06%|   0:00:00.0| 1433.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_8_/D    |
[03/09 15:00:42   2640] |  -0.546|   -0.546|-525.907| -525.907|    75.06%|   0:00:01.0| 1433.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_8_/D    |
[03/09 15:00:42   2640] |  -0.546|   -0.546|-525.876| -525.876|    75.06%|   0:00:00.0| 1433.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_8_/D    |
[03/09 15:00:44   2642] |  -0.546|   -0.546|-525.745| -525.745|    75.06%|   0:00:02.0| 1433.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_8_/D    |
[03/09 15:00:44   2642] |  -0.546|   -0.546|-525.699| -525.699|    75.06%|   0:00:00.0| 1433.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_8_/D    |
[03/09 15:00:45   2643] |  -0.546|   -0.546|-524.936| -524.936|    75.07%|   0:00:01.0| 1433.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_8_/D    |
[03/09 15:00:45   2643] |  -0.546|   -0.546|-524.875| -524.875|    75.07%|   0:00:00.0| 1433.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_8_/D    |
[03/09 15:00:46   2644] |  -0.546|   -0.546|-524.838| -524.838|    75.07%|   0:00:01.0| 1433.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_7_/D    |
[03/09 15:00:46   2644] |  -0.546|   -0.546|-524.651| -524.651|    75.07%|   0:00:00.0| 1433.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_7_/D    |
[03/09 15:00:46   2644] |  -0.546|   -0.546|-524.350| -524.350|    75.08%|   0:00:00.0| 1433.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_8_/D    |
[03/09 15:00:47   2645] |  -0.546|   -0.546|-524.314| -524.314|    75.08%|   0:00:01.0| 1433.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_8_/D    |
[03/09 15:00:47   2645] |  -0.546|   -0.546|-523.990| -523.990|    75.09%|   0:00:00.0| 1433.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_7_/D    |
[03/09 15:00:47   2646] |  -0.546|   -0.546|-523.750| -523.750|    75.09%|   0:00:00.0| 1433.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_8_/D    |
[03/09 15:00:48   2646] |  -0.546|   -0.546|-523.662| -523.662|    75.10%|   0:00:01.0| 1433.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_8_/D    |
[03/09 15:00:48   2646] |  -0.546|   -0.546|-523.599| -523.599|    75.10%|   0:00:00.0| 1433.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_8_/D    |
[03/09 15:00:49   2647] |  -0.546|   -0.546|-522.618| -522.618|    75.10%|   0:00:01.0| 1433.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_8_/D    |
[03/09 15:00:49   2647] |  -0.546|   -0.546|-522.215| -522.215|    75.10%|   0:00:00.0| 1452.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_8_/D    |
[03/09 15:00:49   2647] |  -0.546|   -0.546|-521.942| -521.942|    75.11%|   0:00:00.0| 1452.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_8_/D    |
[03/09 15:00:49   2647] |  -0.546|   -0.546|-521.878| -521.878|    75.11%|   0:00:00.0| 1452.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_8_/D    |
[03/09 15:00:49   2648] |  -0.546|   -0.546|-521.628| -521.628|    75.11%|   0:00:00.0| 1433.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_8_/D    |
[03/09 15:00:50   2648] |  -0.546|   -0.546|-521.466| -521.466|    75.12%|   0:00:01.0| 1433.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q5_reg_7_/D    |
[03/09 15:00:50   2648] |  -0.546|   -0.546|-521.315| -521.315|    75.12%|   0:00:00.0| 1433.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_7_/D    |
[03/09 15:00:50   2648] |  -0.546|   -0.546|-521.203| -521.203|    75.12%|   0:00:00.0| 1433.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_4_/D    |
[03/09 15:00:51   2649] |  -0.546|   -0.546|-520.199| -520.199|    75.12%|   0:00:01.0| 1453.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_8_/D    |
[03/09 15:00:51   2649] |  -0.546|   -0.546|-520.179| -520.179|    75.12%|   0:00:00.0| 1453.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_8_/D    |
[03/09 15:00:51   2650] |  -0.546|   -0.546|-520.179| -520.179|    75.13%|   0:00:00.0| 1453.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_8_/D    |
[03/09 15:00:53   2651] |  -0.547|   -0.547|-518.396| -518.396|    75.13%|   0:00:02.0| 1453.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_7_/D    |
[03/09 15:00:53   2652] |  -0.547|   -0.547|-518.117| -518.117|    75.14%|   0:00:00.0| 1453.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_7_/D    |
[03/09 15:00:54   2652] |  -0.547|   -0.547|-517.977| -517.977|    75.14%|   0:00:01.0| 1453.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_7_/D    |
[03/09 15:00:54   2652] |  -0.547|   -0.547|-517.969| -517.969|    75.15%|   0:00:00.0| 1453.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_6_/D    |
[03/09 15:00:54   2652] |  -0.547|   -0.547|-517.901| -517.901|    75.15%|   0:00:00.0| 1453.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_7_/D    |
[03/09 15:00:54   2652] |  -0.547|   -0.547|-517.883| -517.883|    75.15%|   0:00:00.0| 1453.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_7_/D    |
[03/09 15:00:54   2652] |  -0.547|   -0.547|-517.840| -517.840|    75.15%|   0:00:00.0| 1453.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_7_/D    |
[03/09 15:00:54   2653] |  -0.547|   -0.547|-517.830| -517.830|    75.15%|   0:00:00.0| 1453.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_6_/D    |
[03/09 15:00:56   2654] |  -0.547|   -0.547|-517.742| -517.742|    75.15%|   0:00:02.0| 1453.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_6_/D    |
[03/09 15:00:56   2654] |  -0.547|   -0.547|-517.669| -517.669|    75.15%|   0:00:00.0| 1453.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_6_/D    |
[03/09 15:00:57   2655] |  -0.547|   -0.547|-517.377| -517.377|    75.15%|   0:00:01.0| 1453.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_7_/D    |
[03/09 15:00:57   2656] |  -0.547|   -0.547|-517.111| -517.111|    75.15%|   0:00:00.0| 1453.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_6_/D    |
[03/09 15:00:58   2656] |  -0.547|   -0.547|-517.021| -517.021|    75.16%|   0:00:01.0| 1453.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_7_/D    |
[03/09 15:00:58   2656] |  -0.547|   -0.547|-516.999| -516.999|    75.16%|   0:00:00.0| 1453.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_7_/D    |
[03/09 15:00:58   2656] |  -0.547|   -0.547|-516.987| -516.987|    75.16%|   0:00:00.0| 1453.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_7_/D    |
[03/09 15:00:58   2656] |  -0.547|   -0.547|-516.975| -516.975|    75.16%|   0:00:00.0| 1453.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_7_/D    |
[03/09 15:00:58   2657] |  -0.547|   -0.547|-516.895| -516.895|    75.16%|   0:00:00.0| 1453.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_7_/D    |
[03/09 15:00:58   2657] |  -0.547|   -0.547|-516.820| -516.820|    75.16%|   0:00:00.0| 1453.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_7_/D    |
[03/09 15:00:59   2657] |  -0.547|   -0.547|-516.814| -516.814|    75.16%|   0:00:01.0| 1453.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_7_/D    |
[03/09 15:00:59   2657] |  -0.547|   -0.547|-516.772| -516.772|    75.16%|   0:00:00.0| 1453.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_7_/D    |
[03/09 15:01:00   2658] |  -0.547|   -0.547|-516.124| -516.124|    75.17%|   0:00:01.0| 1453.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_6_/D    |
[03/09 15:01:01   2659] |  -0.547|   -0.547|-515.066| -515.066|    75.18%|   0:00:01.0| 1453.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_6_/D    |
[03/09 15:01:01   2659] |  -0.547|   -0.547|-515.059| -515.059|    75.18%|   0:00:00.0| 1453.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_6_/D    |
[03/09 15:01:02   2660] |  -0.547|   -0.547|-514.941| -514.941|    75.18%|   0:00:01.0| 1453.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_6_/D    |
[03/09 15:01:02   2660] |  -0.547|   -0.547|-514.824| -514.824|    75.18%|   0:00:00.0| 1453.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_6_/D    |
[03/09 15:01:02   2660] |  -0.547|   -0.547|-514.746| -514.746|    75.19%|   0:00:00.0| 1453.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_6_/D    |
[03/09 15:01:02   2660] |  -0.547|   -0.547|-514.742| -514.742|    75.19%|   0:00:00.0| 1453.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_6_/D    |
[03/09 15:01:03   2661] |  -0.547|   -0.547|-513.886| -513.886|    75.19%|   0:00:01.0| 1433.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_6_/D    |
[03/09 15:01:04   2662] |  -0.547|   -0.547|-513.683| -513.683|    75.19%|   0:00:01.0| 1433.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_6_/D    |
[03/09 15:01:05   2664] |  -0.547|   -0.547|-511.571| -511.571|    75.20%|   0:00:01.0| 1433.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_6_/D    |
[03/09 15:01:07   2665] |  -0.547|   -0.547|-511.465| -511.465|    75.20%|   0:00:02.0| 1433.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_6_/D    |
[03/09 15:01:07   2665] |  -0.547|   -0.547|-511.435| -511.435|    75.20%|   0:00:00.0| 1433.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_6_/D    |
[03/09 15:01:08   2666] |  -0.547|   -0.547|-511.351| -511.351|    75.21%|   0:00:01.0| 1433.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_6_/D    |
[03/09 15:01:09   2667] |  -0.547|   -0.547|-511.295| -511.295|    75.23%|   0:00:01.0| 1433.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_6_/D    |
[03/09 15:01:09   2668] |  -0.547|   -0.547|-511.122| -511.122|    75.24%|   0:00:00.0| 1434.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_6_/D    |
[03/09 15:01:10   2668] |  -0.547|   -0.547|-511.017| -511.017|    75.24%|   0:00:01.0| 1434.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_6_/D    |
[03/09 15:01:11   2669] |  -0.547|   -0.547|-508.007| -508.007|    75.26%|   0:00:01.0| 1434.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_6_/D    |
[03/09 15:01:11   2669] |  -0.547|   -0.547|-507.937| -507.937|    75.26%|   0:00:00.0| 1434.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_6_/D    |
[03/09 15:01:11   2669] |  -0.547|   -0.547|-507.937| -507.937|    75.27%|   0:00:00.0| 1434.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_6_/D    |
[03/09 15:01:12   2670] |  -0.547|   -0.547|-507.893| -507.893|    75.28%|   0:00:01.0| 1434.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_4_/D    |
[03/09 15:01:12   2670] |  -0.547|   -0.547|-507.759| -507.759|    75.28%|   0:00:00.0| 1434.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_5_/D    |
[03/09 15:01:13   2671] |  -0.547|   -0.547|-507.401| -507.401|    75.29%|   0:00:01.0| 1434.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_5_/D    |
[03/09 15:01:13   2671] |  -0.547|   -0.547|-507.359| -507.359|    75.29%|   0:00:00.0| 1434.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_5_/D    |
[03/09 15:01:14   2672] |  -0.547|   -0.547|-507.316| -507.316|    75.29%|   0:00:01.0| 1434.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_5_/D    |
[03/09 15:01:14   2673] |  -0.547|   -0.547|-507.311| -507.311|    75.29%|   0:00:00.0| 1434.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_5_/D    |
[03/09 15:01:15   2673] |  -0.547|   -0.547|-505.728| -505.728|    75.29%|   0:00:01.0| 1434.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_5_/D    |
[03/09 15:01:15   2673] |  -0.547|   -0.547|-505.616| -505.616|    75.30%|   0:00:00.0| 1434.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_5_/D    |
[03/09 15:01:16   2674] |  -0.547|   -0.547|-505.418| -505.418|    75.30%|   0:00:01.0| 1434.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_5_/D    |
[03/09 15:01:16   2674] |  -0.547|   -0.547|-505.370| -505.370|    75.30%|   0:00:00.0| 1434.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q4_reg_5_/D    |
[03/09 15:01:17   2675] |  -0.547|   -0.547|-505.251| -505.251|    75.30%|   0:00:01.0| 1434.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_5_/D    |
[03/09 15:01:17   2675] |  -0.547|   -0.547|-505.240| -505.240|    75.30%|   0:00:00.0| 1434.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_5_/D    |
[03/09 15:01:17   2675] |  -0.547|   -0.547|-505.197| -505.197|    75.30%|   0:00:00.0| 1434.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_5_/D    |
[03/09 15:01:17   2675] |  -0.547|   -0.547|-505.185| -505.185|    75.31%|   0:00:00.0| 1434.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_5_/D    |
[03/09 15:01:19   2677] |  -0.547|   -0.547|-504.633| -504.633|    75.31%|   0:00:02.0| 1434.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_5_/D    |
[03/09 15:01:21   2679] |  -0.547|   -0.547|-504.484| -504.484|    75.31%|   0:00:02.0| 1434.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_5_/D    |
[03/09 15:01:21   2680] |  -0.547|   -0.547|-504.468| -504.468|    75.31%|   0:00:00.0| 1434.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_5_/D    |
[03/09 15:01:22   2680] |  -0.547|   -0.547|-504.294| -504.294|    75.31%|   0:00:01.0| 1434.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_5_/D    |
[03/09 15:01:22   2680] |  -0.547|   -0.547|-504.288| -504.288|    75.31%|   0:00:00.0| 1434.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_5_/D    |
[03/09 15:01:22   2680] |  -0.547|   -0.547|-504.231| -504.231|    75.31%|   0:00:00.0| 1434.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_5_/D    |
[03/09 15:01:22   2680] |  -0.547|   -0.547|-504.220| -504.220|    75.31%|   0:00:00.0| 1434.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_5_/D    |
[03/09 15:01:22   2680] |  -0.547|   -0.547|-504.211| -504.211|    75.32%|   0:00:00.0| 1434.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_5_/D    |
[03/09 15:01:23   2682] |  -0.547|   -0.547|-504.006| -504.006|    75.32%|   0:00:01.0| 1434.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_4_/D    |
[03/09 15:01:24   2682] |  -0.547|   -0.547|-503.978| -503.978|    75.32%|   0:00:01.0| 1434.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_4_/D    |
[03/09 15:01:24   2682] |  -0.547|   -0.547|-503.941| -503.941|    75.32%|   0:00:00.0| 1434.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_4_/D    |
[03/09 15:01:25   2683] |  -0.547|   -0.547|-503.774| -503.774|    75.32%|   0:00:01.0| 1434.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_4_/D    |
[03/09 15:01:25   2683] |  -0.547|   -0.547|-503.697| -503.697|    75.32%|   0:00:00.0| 1434.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_4_/D    |
[03/09 15:01:25   2684] |  -0.547|   -0.547|-503.621| -503.621|    75.32%|   0:00:00.0| 1434.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_4_/D    |
[03/09 15:01:26   2684] |  -0.547|   -0.547|-503.311| -503.311|    75.33%|   0:00:01.0| 1434.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_4_/D    |
[03/09 15:01:26   2684] |  -0.547|   -0.547|-503.200| -503.200|    75.33%|   0:00:00.0| 1434.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_4_/D    |
[03/09 15:01:27   2685] |  -0.547|   -0.547|-503.195| -503.195|    75.33%|   0:00:01.0| 1434.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_4_/D    |
[03/09 15:01:27   2686] |  -0.547|   -0.547|-503.092| -503.092|    75.33%|   0:00:00.0| 1434.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_4_/D    |
[03/09 15:01:28   2686] |  -0.547|   -0.547|-503.088| -503.088|    75.33%|   0:00:01.0| 1434.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_4_/D    |
[03/09 15:01:28   2686] |  -0.547|   -0.547|-503.083| -503.083|    75.33%|   0:00:00.0| 1434.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_4_/D    |
[03/09 15:01:28   2686] |  -0.547|   -0.547|-503.075| -503.075|    75.33%|   0:00:00.0| 1434.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_4_/D    |
[03/09 15:01:28   2686] |  -0.547|   -0.547|-503.057| -503.057|    75.33%|   0:00:00.0| 1434.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_4_/D    |
[03/09 15:01:28   2686] |  -0.547|   -0.547|-503.049| -503.049|    75.33%|   0:00:00.0| 1434.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_4_/D    |
[03/09 15:01:29   2687] |  -0.547|   -0.547|-502.829| -502.829|    75.34%|   0:00:01.0| 1434.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_4_/D    |
[03/09 15:01:29   2687] |  -0.547|   -0.547|-502.788| -502.788|    75.34%|   0:00:00.0| 1434.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_4_/D    |
[03/09 15:01:29   2688] |  -0.547|   -0.547|-502.718| -502.718|    75.34%|   0:00:00.0| 1434.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_4_/D    |
[03/09 15:01:30   2688] |  -0.547|   -0.547|-495.400| -495.400|    75.35%|   0:00:01.0| 1434.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_3_/D    |
[03/09 15:01:30   2688] |  -0.547|   -0.547|-495.169| -495.169|    75.35%|   0:00:00.0| 1434.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_3_/D    |
[03/09 15:01:30   2688] |  -0.547|   -0.547|-495.047| -495.047|    75.35%|   0:00:00.0| 1434.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_3_/D    |
[03/09 15:01:30   2688] |  -0.547|   -0.547|-494.634| -494.634|    75.36%|   0:00:00.0| 1434.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_3_/D    |
[03/09 15:01:30   2689] |  -0.547|   -0.547|-492.400| -492.400|    75.37%|   0:00:00.0| 1434.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_3_/D    |
[03/09 15:01:31   2689] |  -0.547|   -0.547|-492.190| -492.190|    75.37%|   0:00:01.0| 1434.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_3_/D    |
[03/09 15:01:31   2689] |  -0.547|   -0.547|-492.066| -492.066|    75.37%|   0:00:00.0| 1453.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_3_/D    |
[03/09 15:01:32   2690] |  -0.547|   -0.547|-491.284| -491.284|    75.37%|   0:00:01.0| 1434.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_3_/D    |
[03/09 15:01:32   2690] |  -0.547|   -0.547|-491.122| -491.122|    75.37%|   0:00:00.0| 1434.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_3_/D    |
[03/09 15:01:32   2691] |  -0.547|   -0.547|-490.894| -490.894|    75.37%|   0:00:00.0| 1434.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_3_/D    |
[03/09 15:01:33   2691] |  -0.547|   -0.547|-490.848| -490.848|    75.37%|   0:00:01.0| 1434.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_3_/D    |
[03/09 15:01:33   2691] |  -0.547|   -0.547|-490.711| -490.711|    75.38%|   0:00:00.0| 1434.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_3_/D    |
[03/09 15:01:34   2692] |  -0.547|   -0.547|-490.340| -490.340|    75.38%|   0:00:01.0| 1434.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_3_/D    |
[03/09 15:01:34   2693] |  -0.547|   -0.547|-490.235| -490.235|    75.39%|   0:00:00.0| 1434.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q5_reg_3_/D    |
[03/09 15:01:35   2693] |  -0.547|   -0.547|-490.006| -490.006|    75.39%|   0:00:01.0| 1434.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_3_/D    |
[03/09 15:01:35   2693] |  -0.547|   -0.547|-489.922| -489.922|    75.39%|   0:00:00.0| 1434.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_3_/D    |
[03/09 15:01:36   2694] |  -0.547|   -0.547|-489.909| -489.909|    75.39%|   0:00:01.0| 1434.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_3_/D    |
[03/09 15:01:36   2694] |  -0.547|   -0.547|-489.900| -489.900|    75.39%|   0:00:00.0| 1434.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_3_/D    |
[03/09 15:01:36   2694] |  -0.547|   -0.547|-489.849| -489.849|    75.39%|   0:00:00.0| 1434.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_3_/D    |
[03/09 15:01:37   2695] |  -0.547|   -0.547|-489.562| -489.562|    75.39%|   0:00:01.0| 1434.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_3_/D    |
[03/09 15:01:37   2695] |  -0.547|   -0.547|-489.286| -489.286|    75.41%|   0:00:00.0| 1453.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_3_/D    |
[03/09 15:01:37   2695] |  -0.547|   -0.547|-489.247| -489.247|    75.41%|   0:00:00.0| 1453.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_3_/D    |
[03/09 15:01:37   2695] |  -0.547|   -0.547|-489.225| -489.225|    75.41%|   0:00:00.0| 1453.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_3_/D    |
[03/09 15:01:38   2696] |  -0.547|   -0.547|-489.118| -489.118|    75.41%|   0:00:01.0| 1453.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_3_/D    |
[03/09 15:01:38   2696] |  -0.547|   -0.547|-485.525| -485.525|    75.41%|   0:00:00.0| 1453.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_3_/D    |
[03/09 15:01:39   2697] |  -0.547|   -0.547|-485.489| -485.489|    75.42%|   0:00:01.0| 1453.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_3_/D    |
[03/09 15:01:40   2698] |  -0.547|   -0.547|-485.473| -485.473|    75.42%|   0:00:01.0| 1453.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_3_/D    |
[03/09 15:01:40   2698] |  -0.547|   -0.547|-485.444| -485.444|    75.43%|   0:00:00.0| 1453.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_3_/D    |
[03/09 15:01:41   2699] |  -0.547|   -0.547|-485.400| -485.400|    75.43%|   0:00:01.0| 1453.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_3_/D    |
[03/09 15:01:41   2699] |  -0.547|   -0.547|-485.347| -485.347|    75.43%|   0:00:00.0| 1453.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_3_/D    |
[03/09 15:01:41   2699] |  -0.547|   -0.547|-485.337| -485.337|    75.43%|   0:00:00.0| 1453.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_3_/D    |
[03/09 15:01:42   2700] |  -0.547|   -0.547|-485.325| -485.325|    75.44%|   0:00:01.0| 1434.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_3_/D    |
[03/09 15:01:42   2700] |  -0.547|   -0.547|-485.236| -485.236|    75.44%|   0:00:00.0| 1434.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_3_/D    |
[03/09 15:01:43   2701] |  -0.547|   -0.547|-480.241| -480.241|    75.44%|   0:00:01.0| 1434.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_3_/D    |
[03/09 15:01:43   2701] |  -0.547|   -0.547|-480.237| -480.237|    75.44%|   0:00:00.0| 1434.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_3_/D    |
[03/09 15:01:44   2702] |  -0.547|   -0.547|-480.177| -480.177|    75.44%|   0:00:01.0| 1434.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_3_/D    |
[03/09 15:01:44   2702] |  -0.547|   -0.547|-480.071| -480.071|    75.45%|   0:00:00.0| 1434.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_3_/D    |
[03/09 15:01:44   2702] |  -0.547|   -0.547|-480.030| -480.030|    75.45%|   0:00:00.0| 1434.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_3_/D    |
[03/09 15:01:45   2703] |  -0.547|   -0.547|-480.026| -480.026|    75.45%|   0:00:01.0| 1434.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_3_/D    |
[03/09 15:01:45   2703] |  -0.547|   -0.547|-479.978| -479.978|    75.45%|   0:00:00.0| 1434.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_3_/D    |
[03/09 15:01:45   2703] |  -0.547|   -0.547|-479.953| -479.953|    75.46%|   0:00:00.0| 1434.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_3_/D    |
[03/09 15:01:46   2704] |  -0.547|   -0.547|-479.877| -479.877|    75.46%|   0:00:01.0| 1434.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_3_/D    |
[03/09 15:01:46   2704] |  -0.547|   -0.547|-479.843| -479.843|    75.46%|   0:00:00.0| 1434.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_3_/D    |
[03/09 15:01:46   2704] |  -0.547|   -0.547|-479.833| -479.833|    75.46%|   0:00:00.0| 1434.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_3_/D    |
[03/09 15:01:46   2704] |  -0.547|   -0.547|-479.824| -479.824|    75.46%|   0:00:00.0| 1434.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_3_/D    |
[03/09 15:01:46   2704] |  -0.547|   -0.547|-479.824| -479.824|    75.46%|   0:00:00.0| 1434.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_3_/D    |
[03/09 15:01:46   2705] |  -0.547|   -0.547|-475.511| -475.511|    75.47%|   0:00:00.0| 1434.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_2_/D    |
[03/09 15:01:47   2705] |  -0.547|   -0.547|-474.390| -474.390|    75.47%|   0:00:01.0| 1434.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_2_/D    |
[03/09 15:01:47   2705] |  -0.547|   -0.547|-473.431| -473.431|    75.47%|   0:00:00.0| 1434.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_2_/D    |
[03/09 15:01:47   2705] |  -0.547|   -0.547|-473.405| -473.405|    75.47%|   0:00:00.0| 1434.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q4_reg_2_/D    |
[03/09 15:01:47   2706] |  -0.547|   -0.547|-472.973| -472.973|    75.47%|   0:00:00.0| 1434.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q4_reg_2_/D    |
[03/09 15:01:48   2706] |  -0.547|   -0.547|-472.902| -472.902|    75.47%|   0:00:01.0| 1434.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_2_/D    |
[03/09 15:01:48   2706] |  -0.547|   -0.547|-472.710| -472.710|    75.47%|   0:00:00.0| 1434.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_2_/D    |
[03/09 15:01:48   2706] |  -0.547|   -0.547|-472.567| -472.567|    75.47%|   0:00:00.0| 1434.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_2_/D    |
[03/09 15:01:48   2707] |  -0.547|   -0.547|-472.517| -472.517|    75.47%|   0:00:00.0| 1434.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_2_/D    |
[03/09 15:01:49   2707] |  -0.547|   -0.547|-472.262| -472.262|    75.48%|   0:00:01.0| 1434.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_2_/D    |
[03/09 15:01:49   2707] |  -0.547|   -0.547|-472.173| -472.173|    75.48%|   0:00:00.0| 1434.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_2_/D    |
[03/09 15:01:50   2708] |  -0.547|   -0.547|-472.103| -472.103|    75.48%|   0:00:01.0| 1434.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_2_/D    |
[03/09 15:01:50   2708] |  -0.547|   -0.547|-472.063| -472.063|    75.48%|   0:00:00.0| 1434.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_2_/D    |
[03/09 15:01:52   2711] |  -0.547|   -0.547|-472.059| -472.059|    75.50%|   0:00:02.0| 1434.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_2_/D    |
[03/09 15:01:53   2711] |  -0.547|   -0.547|-472.059| -472.059|    75.51%|   0:00:01.0| 1434.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 15:01:53   2711] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 15:01:53   2711] 
[03/09 15:01:53   2711] *** Finish Core Optimize Step (cpu=0:05:45 real=0:05:45 mem=1434.5M) ***
[03/09 15:01:53   2711] Active Path Group: default 
[03/09 15:01:53   2711] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 15:01:53   2711] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/09 15:01:53   2711] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 15:01:53   2711] |  -0.007|   -0.547|  -0.009| -472.059|    75.51%|   0:00:00.0| 1434.5M|   WC_VIEW|  default| ofifo_inst/col_idx_6__fifo_instance/q7_reg_11_/D   |
[03/09 15:01:53   2711] |   0.018|   -0.547|   0.000| -472.059|    75.51%|   0:00:00.0| 1434.5M|   WC_VIEW|  default| ofifo_inst/col_idx_1__fifo_instance/q2_reg_7_/D    |
[03/09 15:01:53   2711] |   0.018|   -0.547|   0.000| -472.059|    75.51%|   0:00:00.0| 1434.5M|   WC_VIEW|  default| ofifo_inst/col_idx_1__fifo_instance/q2_reg_7_/D    |
[03/09 15:01:53   2711] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 15:01:53   2711] 
[03/09 15:01:53   2711] *** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1434.5M) ***
[03/09 15:01:53   2711] 
[03/09 15:01:53   2711] *** Finished Optimize Step Cumulative (cpu=0:05:46 real=0:05:45 mem=1434.5M) ***
[03/09 15:01:53   2711] ** GigaOpt Optimizer WNS Slack -0.547 TNS Slack -472.059 Density 75.51
[03/09 15:01:53   2711] Placement Snapshot: Density distribution:
[03/09 15:01:53   2711] [1.00 -  +++]: 1 (0.19%)
[03/09 15:01:53   2711] [0.95 - 1.00]: 0 (0.00%)
[03/09 15:01:53   2711] [0.90 - 0.95]: 1 (0.19%)
[03/09 15:01:53   2711] [0.85 - 0.90]: 0 (0.00%)
[03/09 15:01:53   2711] [0.80 - 0.85]: 3 (0.57%)
[03/09 15:01:53   2711] [0.75 - 0.80]: 2 (0.38%)
[03/09 15:01:53   2711] [0.70 - 0.75]: 5 (0.95%)
[03/09 15:01:53   2711] [0.65 - 0.70]: 9 (1.70%)
[03/09 15:01:53   2711] [0.60 - 0.65]: 7 (1.32%)
[03/09 15:01:53   2711] [0.55 - 0.60]: 14 (2.65%)
[03/09 15:01:53   2711] [0.50 - 0.55]: 25 (4.73%)
[03/09 15:01:53   2711] [0.45 - 0.50]: 34 (6.43%)
[03/09 15:01:53   2711] [0.40 - 0.45]: 42 (7.94%)
[03/09 15:01:53   2711] [0.35 - 0.40]: 55 (10.40%)
[03/09 15:01:53   2711] [0.30 - 0.35]: 29 (5.48%)
[03/09 15:01:53   2711] [0.25 - 0.30]: 31 (5.86%)
[03/09 15:01:53   2711] [0.20 - 0.25]: 57 (10.78%)
[03/09 15:01:53   2711] [0.15 - 0.20]: 100 (18.90%)
[03/09 15:01:53   2711] [0.10 - 0.15]: 78 (14.74%)
[03/09 15:01:53   2711] [0.05 - 0.10]: 31 (5.86%)
[03/09 15:01:53   2711] [0.00 - 0.05]: 5 (0.95%)
[03/09 15:01:53   2711] Begin: Area Reclaim Optimization
[03/09 15:01:53   2712] Reclaim Optimization WNS Slack -0.547  TNS Slack -472.059 Density 75.51
[03/09 15:01:53   2712] +----------+---------+--------+--------+------------+--------+
[03/09 15:01:53   2712] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/09 15:01:53   2712] +----------+---------+--------+--------+------------+--------+
[03/09 15:01:53   2712] |    75.51%|        -|  -0.547|-472.059|   0:00:00.0| 1434.5M|
[03/09 15:01:57   2715] |    75.39%|       95|  -0.546|-472.130|   0:00:04.0| 1434.5M|
[03/09 15:02:04   2723] |    74.99%|      849|  -0.544|-474.085|   0:00:07.0| 1434.5M|
[03/09 15:02:05   2723] |    74.99%|        4|  -0.544|-474.083|   0:00:01.0| 1434.5M|
[03/09 15:02:05   2723] |    74.99%|        0|  -0.544|-474.083|   0:00:00.0| 1434.5M|
[03/09 15:02:05   2723] +----------+---------+--------+--------+------------+--------+
[03/09 15:02:05   2723] Reclaim Optimization End WNS Slack -0.544  TNS Slack -474.083 Density 74.99
[03/09 15:02:05   2723] 
[03/09 15:02:05   2723] ** Summary: Restruct = 0 Buffer Deletion = 72 Declone = 37 Resize = 583 **
[03/09 15:02:05   2723] --------------------------------------------------------------
[03/09 15:02:05   2723] |                                   | Total     | Sequential |
[03/09 15:02:05   2723] --------------------------------------------------------------
[03/09 15:02:05   2723] | Num insts resized                 |     579  |       0    |
[03/09 15:02:05   2723] | Num insts undone                  |     270  |       0    |
[03/09 15:02:05   2723] | Num insts Downsized               |     579  |       0    |
[03/09 15:02:05   2723] | Num insts Samesized               |       0  |       0    |
[03/09 15:02:05   2723] | Num insts Upsized                 |       0  |       0    |
[03/09 15:02:05   2723] | Num multiple commits+uncommits    |       4  |       -    |
[03/09 15:02:05   2723] --------------------------------------------------------------
[03/09 15:02:05   2723] **** Begin NDR-Layer Usage Statistics ****
[03/09 15:02:05   2723] Layer 7 has 1194 constrained nets 
[03/09 15:02:05   2723] **** End NDR-Layer Usage Statistics ****
[03/09 15:02:05   2723] ** Finished Core Area Reclaim Optimization (cpu = 0:00:11.6) (real = 0:00:12.0) **
[03/09 15:02:05   2723] *** Finished Area Reclaim Optimization (cpu=0:00:12, real=0:00:12, mem=1434.50M, totSessionCpu=0:45:23).
[03/09 15:02:05   2723] Placement Snapshot: Density distribution:
[03/09 15:02:05   2723] [1.00 -  +++]: 1 (0.19%)
[03/09 15:02:05   2723] [0.95 - 1.00]: 0 (0.00%)
[03/09 15:02:05   2723] [0.90 - 0.95]: 1 (0.19%)
[03/09 15:02:05   2723] [0.85 - 0.90]: 0 (0.00%)
[03/09 15:02:05   2723] [0.80 - 0.85]: 3 (0.57%)
[03/09 15:02:05   2723] [0.75 - 0.80]: 2 (0.38%)
[03/09 15:02:05   2723] [0.70 - 0.75]: 5 (0.95%)
[03/09 15:02:05   2723] [0.65 - 0.70]: 9 (1.70%)
[03/09 15:02:05   2723] [0.60 - 0.65]: 7 (1.32%)
[03/09 15:02:05   2723] [0.55 - 0.60]: 14 (2.65%)
[03/09 15:02:05   2723] [0.50 - 0.55]: 25 (4.73%)
[03/09 15:02:05   2723] [0.45 - 0.50]: 34 (6.43%)
[03/09 15:02:05   2723] [0.40 - 0.45]: 42 (7.94%)
[03/09 15:02:05   2723] [0.35 - 0.40]: 55 (10.40%)
[03/09 15:02:05   2723] [0.30 - 0.35]: 32 (6.05%)
[03/09 15:02:05   2723] [0.25 - 0.30]: 33 (6.24%)
[03/09 15:02:05   2723] [0.20 - 0.25]: 70 (13.23%)
[03/09 15:02:05   2723] [0.15 - 0.20]: 102 (19.28%)
[03/09 15:02:05   2723] [0.10 - 0.15]: 72 (13.61%)
[03/09 15:02:05   2723] [0.05 - 0.10]: 20 (3.78%)
[03/09 15:02:05   2723] [0.00 - 0.05]: 2 (0.38%)
[03/09 15:02:05   2723] *** Starting refinePlace (0:45:24 mem=1450.5M) ***
[03/09 15:02:05   2723] Total net bbox length = 4.843e+05 (2.176e+05 2.667e+05) (ext = 1.644e+04)
[03/09 15:02:05   2723] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 15:02:05   2723] default core: bins with density >  0.75 = 57.1 % ( 329 / 576 )
[03/09 15:02:05   2723] Density distribution unevenness ratio = 9.358%
[03/09 15:02:05   2723] RPlace IncrNP: Rollback Lev = -3
[03/09 15:02:05   2723] RPlace: Density =1.015556, incremental np is triggered.
[03/09 15:02:05   2723] nrCritNet: 1.91% ( 626 / 32780 ) cutoffSlk: -555.4ps stdDelay: 14.2ps
[03/09 15:02:07   2726] default core: bins with density >  0.75 = 58.3 % ( 336 / 576 )
[03/09 15:02:07   2726] Density distribution unevenness ratio = 9.287%
[03/09 15:02:07   2726] RPlace postIncrNP: Density = 1.015556 -> 0.994444.
[03/09 15:02:07   2726] RPlace postIncrNP Info: Density distribution changes:
[03/09 15:02:07   2726] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[03/09 15:02:07   2726] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[03/09 15:02:07   2726] [1.00 - 1.05] :	 3 (0.52%) -> 0 (0.00%)
[03/09 15:02:07   2726] [0.95 - 1.00] :	 23 (3.99%) -> 19 (3.30%)
[03/09 15:02:07   2726] [0.90 - 0.95] :	 76 (13.19%) -> 70 (12.15%)
[03/09 15:02:07   2726] [0.85 - 0.90] :	 106 (18.40%) -> 124 (21.53%)
[03/09 15:02:07   2726] [0.80 - 0.85] :	 77 (13.37%) -> 82 (14.24%)
[03/09 15:02:07   2726] [CPU] RefinePlace/IncrNP (cpu=0:00:02.2, real=0:00:02.0, mem=1459.3MB) @(0:45:24 - 0:45:26).
[03/09 15:02:07   2726] Move report: incrNP moves 2618 insts, mean move: 3.58 um, max move: 30.00 um
[03/09 15:02:07   2726] 	Max move on inst (mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_8689_0): (255.80, 388.00) --> (251.00, 413.20)
[03/09 15:02:07   2726] Move report: Timing Driven Placement moves 2618 insts, mean move: 3.58 um, max move: 30.00 um
[03/09 15:02:07   2726] 	Max move on inst (mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_8689_0): (255.80, 388.00) --> (251.00, 413.20)
[03/09 15:02:07   2726] 	Runtime: CPU: 0:00:02.3 REAL: 0:00:02.0 MEM: 1459.3MB
[03/09 15:02:07   2726] Starting refinePlace ...
[03/09 15:02:07   2726] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 15:02:07   2726] default core: bins with density >  0.75 = 53.3 % ( 307 / 576 )
[03/09 15:02:07   2726] Density distribution unevenness ratio = 9.172%
[03/09 15:02:08   2726]   Spread Effort: high, pre-route mode, useDDP on.
[03/09 15:02:08   2726] [CPU] RefinePlace/preRPlace (cpu=0:00:00.6, real=0:00:01.0, mem=1459.3MB) @(0:45:26 - 0:45:27).
[03/09 15:02:08   2726] Move report: preRPlace moves 8097 insts, mean move: 0.73 um, max move: 8.60 um
[03/09 15:02:08   2726] 	Max move on inst (mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U1152): (165.80, 238.60) --> (162.60, 233.20)
[03/09 15:02:08   2726] 	Length: 19 sites, height: 1 rows, site name: core, cell type: XOR3D2
[03/09 15:02:08   2726] wireLenOptFixPriorityInst 0 inst fixed
[03/09 15:02:08   2726] Placement tweakage begins.
[03/09 15:02:08   2726] wire length = 5.913e+05
[03/09 15:02:10   2728] wire length = 5.661e+05
[03/09 15:02:10   2728] Placement tweakage ends.
[03/09 15:02:10   2728] Move report: tweak moves 6211 insts, mean move: 2.07 um, max move: 10.40 um
[03/09 15:02:10   2728] 	Max move on inst (mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPC4151_n314): (169.40, 296.20) --> (159.00, 296.20)
[03/09 15:02:10   2728] [CPU] RefinePlace/TweakPlacement (cpu=0:00:02.2, real=0:00:02.0, mem=1459.3MB) @(0:45:27 - 0:45:29).
[03/09 15:02:10   2729] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 15:02:10   2729] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:00.0, mem=1459.3MB) @(0:45:29 - 0:45:29).
[03/09 15:02:10   2729] Move report: Detail placement moves 11456 insts, mean move: 1.45 um, max move: 9.00 um
[03/09 15:02:10   2729] 	Max move on inst (mac_array_instance/FE_OCPC2758_q_temp_67_): (85.60, 353.80) --> (94.60, 353.80)
[03/09 15:02:10   2729] 	Runtime: CPU: 0:00:03.2 REAL: 0:00:03.0 MEM: 1459.3MB
[03/09 15:02:10   2729] Statistics of distance of Instance movement in refine placement:
[03/09 15:02:10   2729]   maximum (X+Y) =        30.80 um
[03/09 15:02:10   2729]   inst (mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_8689_0) with max move: (255.8, 388) -> (250.2, 413.2)
[03/09 15:02:10   2729]   mean    (X+Y) =         1.99 um
[03/09 15:02:10   2729] Total instances flipped for WireLenOpt: 1541
[03/09 15:02:10   2729] Total instances flipped, including legalization: 4158
[03/09 15:02:10   2729] Summary Report:
[03/09 15:02:10   2729] Instances move: 12490 (out of 30842 movable)
[03/09 15:02:10   2729] Mean displacement: 1.99 um
[03/09 15:02:10   2729] Max displacement: 30.80 um (Instance: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_8689_0) (255.8, 388) -> (250.2, 413.2)
[03/09 15:02:10   2729] 	Length: 4 sites, height: 1 rows, site name: core, cell type: INVD2
[03/09 15:02:10   2729] Total instances moved : 12490
[03/09 15:02:10   2729] Total net bbox length = 4.647e+05 (1.971e+05 2.677e+05) (ext = 1.644e+04)
[03/09 15:02:10   2729] Runtime: CPU: 0:00:05.5 REAL: 0:00:05.0 MEM: 1459.3MB
[03/09 15:02:10   2729] [CPU] RefinePlace/total (cpu=0:00:05.5, real=0:00:05.0, mem=1459.3MB) @(0:45:24 - 0:45:29).
[03/09 15:02:10   2729] *** Finished refinePlace (0:45:29 mem=1459.3M) ***
[03/09 15:02:10   2729] Finished re-routing un-routed nets (0:00:00.0 1459.3M)
[03/09 15:02:10   2729] 
[03/09 15:02:11   2730] 
[03/09 15:02:11   2730] Density : 0.7499
[03/09 15:02:11   2730] Max route overflow : 0.0000
[03/09 15:02:11   2730] 
[03/09 15:02:11   2730] 
[03/09 15:02:11   2730] *** Finish Physical Update (cpu=0:00:06.6 real=0:00:06.0 mem=1459.3M) ***
[03/09 15:02:11   2730] ** GigaOpt Optimizer WNS Slack -0.551 TNS Slack -477.573 Density 74.99
[03/09 15:02:11   2730] **** Begin NDR-Layer Usage Statistics ****
[03/09 15:02:11   2730] Layer 7 has 1194 constrained nets 
[03/09 15:02:11   2730] **** End NDR-Layer Usage Statistics ****
[03/09 15:02:11   2730] 
[03/09 15:02:11   2730] *** Finish pre-CTS Setup Fixing (cpu=0:06:04 real=0:06:04 mem=1459.3M) ***
[03/09 15:02:11   2730] 
[03/09 15:02:11   2730] End: GigaOpt Optimization in TNS mode
[03/09 15:02:11   2730] Info: 1 clock net  excluded from IPO operation.
[03/09 15:02:12   2730] Begin: Area Reclaim Optimization
[03/09 15:02:12   2730] PhyDesignGrid: maxLocalDensity 0.98
[03/09 15:02:12   2730] #spOpts: N=65 mergeVia=F 
[03/09 15:02:12   2731] Reclaim Optimization WNS Slack -0.551  TNS Slack -477.573 Density 74.99
[03/09 15:02:12   2731] +----------+---------+--------+--------+------------+--------+
[03/09 15:02:12   2731] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/09 15:02:12   2731] +----------+---------+--------+--------+------------+--------+
[03/09 15:02:12   2731] |    74.99%|        -|  -0.551|-477.573|   0:00:00.0| 1443.1M|
[03/09 15:02:13   2731] |    74.99%|        4|  -0.551|-477.573|   0:00:01.0| 1443.1M|
[03/09 15:02:14   2733] |    74.90%|      136|  -0.551|-477.573|   0:00:01.0| 1443.1M|
[03/09 15:02:15   2733] |    74.89%|        2|  -0.551|-477.573|   0:00:01.0| 1443.1M|
[03/09 15:02:15   2734] |    74.89%|        0|  -0.551|-477.573|   0:00:00.0| 1443.1M|
[03/09 15:02:15   2734] +----------+---------+--------+--------+------------+--------+
[03/09 15:02:15   2734] Reclaim Optimization End WNS Slack -0.551  TNS Slack -477.573 Density 74.89
[03/09 15:02:15   2734] 
[03/09 15:02:15   2734] ** Summary: Restruct = 0 Buffer Deletion = 4 Declone = 0 Resize = 138 **
[03/09 15:02:15   2734] --------------------------------------------------------------
[03/09 15:02:15   2734] |                                   | Total     | Sequential |
[03/09 15:02:15   2734] --------------------------------------------------------------
[03/09 15:02:15   2734] | Num insts resized                 |     136  |       0    |
[03/09 15:02:15   2734] | Num insts undone                  |       0  |       0    |
[03/09 15:02:15   2734] | Num insts Downsized               |     136  |       0    |
[03/09 15:02:15   2734] | Num insts Samesized               |       0  |       0    |
[03/09 15:02:15   2734] | Num insts Upsized                 |       0  |       0    |
[03/09 15:02:15   2734] | Num multiple commits+uncommits    |       2  |       -    |
[03/09 15:02:15   2734] --------------------------------------------------------------
[03/09 15:02:15   2734] **** Begin NDR-Layer Usage Statistics ****
[03/09 15:02:15   2734] Layer 7 has 1194 constrained nets 
[03/09 15:02:15   2734] **** End NDR-Layer Usage Statistics ****
[03/09 15:02:15   2734] ** Finished Core Area Reclaim Optimization (cpu = 0:00:03.5) (real = 0:00:03.0) **
[03/09 15:02:15   2734] *** Starting refinePlace (0:45:34 mem=1443.1M) ***
[03/09 15:02:15   2734] Total net bbox length = 4.648e+05 (1.971e+05 2.677e+05) (ext = 1.644e+04)
[03/09 15:02:15   2734] Starting refinePlace ...
[03/09 15:02:15   2734] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 15:02:15   2734] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 15:02:15   2734] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1443.1MB) @(0:45:34 - 0:45:35).
[03/09 15:02:15   2734] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 15:02:15   2734] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1443.1MB
[03/09 15:02:15   2734] Statistics of distance of Instance movement in refine placement:
[03/09 15:02:15   2734]   maximum (X+Y) =         0.00 um
[03/09 15:02:15   2734]   mean    (X+Y) =         0.00 um
[03/09 15:02:15   2734] Summary Report:
[03/09 15:02:15   2734] Instances move: 0 (out of 30838 movable)
[03/09 15:02:15   2734] Mean displacement: 0.00 um
[03/09 15:02:15   2734] Max displacement: 0.00 um 
[03/09 15:02:15   2734] Total instances moved : 0
[03/09 15:02:16   2734] Total net bbox length = 4.648e+05 (1.971e+05 2.677e+05) (ext = 1.644e+04)
[03/09 15:02:16   2734] Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1443.1MB
[03/09 15:02:16   2734] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:01.0, mem=1443.1MB) @(0:45:34 - 0:45:35).
[03/09 15:02:16   2734] *** Finished refinePlace (0:45:35 mem=1443.1M) ***
[03/09 15:02:16   2734] Finished re-routing un-routed nets (0:00:00.0 1443.1M)
[03/09 15:02:16   2734] 
[03/09 15:02:16   2735] 
[03/09 15:02:16   2735] Density : 0.7489
[03/09 15:02:16   2735] Max route overflow : 0.0000
[03/09 15:02:16   2735] 
[03/09 15:02:16   2735] 
[03/09 15:02:16   2735] *** Finish Physical Update (cpu=0:00:00.9 real=0:00:01.0 mem=1443.1M) ***
[03/09 15:02:16   2735] *** Finished Area Reclaim Optimization (cpu=0:00:04, real=0:00:04, mem=1294.31M, totSessionCpu=0:45:35).
[03/09 15:02:16   2735] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/09 15:02:16   2735] [PSP] Started earlyGlobalRoute kernel
[03/09 15:02:16   2735] [PSP] Initial Peak syMemory usage = 1294.3 MB
[03/09 15:02:16   2735] (I)       Reading DB...
[03/09 15:02:16   2735] (I)       congestionReportName   : 
[03/09 15:02:16   2735] (I)       buildTerm2TermWires    : 1
[03/09 15:02:16   2735] (I)       doTrackAssignment      : 1
[03/09 15:02:16   2735] (I)       dumpBookshelfFiles     : 0
[03/09 15:02:16   2735] (I)       numThreads             : 1
[03/09 15:02:16   2735] [NR-eagl] honorMsvRouteConstraint: false
[03/09 15:02:16   2735] (I)       honorPin               : false
[03/09 15:02:16   2735] (I)       honorPinGuide          : true
[03/09 15:02:16   2735] (I)       honorPartition         : false
[03/09 15:02:16   2735] (I)       allowPartitionCrossover: false
[03/09 15:02:16   2735] (I)       honorSingleEntry       : true
[03/09 15:02:16   2735] (I)       honorSingleEntryStrong : true
[03/09 15:02:16   2735] (I)       handleViaSpacingRule   : false
[03/09 15:02:16   2735] (I)       PDConstraint           : none
[03/09 15:02:16   2735] (I)       expBetterNDRHandling   : false
[03/09 15:02:16   2735] [NR-eagl] honorClockSpecNDR      : 0
[03/09 15:02:16   2735] (I)       routingEffortLevel     : 3
[03/09 15:02:16   2735] [NR-eagl] minRouteLayer          : 2
[03/09 15:02:16   2735] [NR-eagl] maxRouteLayer          : 2147483647
[03/09 15:02:16   2735] (I)       numRowsPerGCell        : 1
[03/09 15:02:16   2735] (I)       speedUpLargeDesign     : 0
[03/09 15:02:16   2735] (I)       speedUpBlkViolationClean: 0
[03/09 15:02:16   2735] (I)       multiThreadingTA       : 0
[03/09 15:02:16   2735] (I)       blockedPinEscape       : 1
[03/09 15:02:16   2735] (I)       blkAwareLayerSwitching : 0
[03/09 15:02:16   2735] (I)       betterClockWireModeling: 1
[03/09 15:02:16   2735] (I)       punchThroughDistance   : 500.00
[03/09 15:02:16   2735] (I)       scenicBound            : 1.15
[03/09 15:02:16   2735] (I)       maxScenicToAvoidBlk    : 100.00
[03/09 15:02:16   2735] (I)       source-to-sink ratio   : 0.00
[03/09 15:02:16   2735] (I)       targetCongestionRatioH : 1.00
[03/09 15:02:16   2735] (I)       targetCongestionRatioV : 1.00
[03/09 15:02:16   2735] (I)       layerCongestionRatio   : 0.70
[03/09 15:02:16   2735] (I)       m1CongestionRatio      : 0.10
[03/09 15:02:16   2735] (I)       m2m3CongestionRatio    : 0.70
[03/09 15:02:16   2735] (I)       localRouteEffort       : 1.00
[03/09 15:02:16   2735] (I)       numSitesBlockedByOneVia: 8.00
[03/09 15:02:16   2735] (I)       supplyScaleFactorH     : 1.00
[03/09 15:02:16   2735] (I)       supplyScaleFactorV     : 1.00
[03/09 15:02:16   2735] (I)       highlight3DOverflowFactor: 0.00
[03/09 15:02:16   2735] (I)       doubleCutViaModelingRatio: 0.00
[03/09 15:02:16   2735] (I)       blockTrack             : 
[03/09 15:02:16   2735] (I)       readTROption           : true
[03/09 15:02:16   2735] (I)       extraSpacingBothSide   : false
[03/09 15:02:16   2735] [NR-eagl] numTracksPerClockWire  : 0
[03/09 15:02:16   2735] (I)       routeSelectedNetsOnly  : false
[03/09 15:02:16   2735] (I)       before initializing RouteDB syMemory usage = 1324.3 MB
[03/09 15:02:16   2735] (I)       starting read tracks
[03/09 15:02:16   2735] (I)       build grid graph
[03/09 15:02:16   2735] (I)       build grid graph start
[03/09 15:02:16   2735] [NR-eagl] Layer1 has no routable track
[03/09 15:02:16   2735] [NR-eagl] Layer2 has single uniform track structure
[03/09 15:02:16   2735] [NR-eagl] Layer3 has single uniform track structure
[03/09 15:02:16   2735] [NR-eagl] Layer4 has single uniform track structure
[03/09 15:02:16   2735] [NR-eagl] Layer5 has single uniform track structure
[03/09 15:02:16   2735] [NR-eagl] Layer6 has single uniform track structure
[03/09 15:02:16   2735] [NR-eagl] Layer7 has single uniform track structure
[03/09 15:02:16   2735] [NR-eagl] Layer8 has single uniform track structure
[03/09 15:02:16   2735] (I)       build grid graph end
[03/09 15:02:16   2735] (I)       Layer1   numNetMinLayer=31582
[03/09 15:02:16   2735] (I)       Layer2   numNetMinLayer=0
[03/09 15:02:16   2735] (I)       Layer3   numNetMinLayer=0
[03/09 15:02:16   2735] (I)       Layer4   numNetMinLayer=0
[03/09 15:02:16   2735] (I)       Layer5   numNetMinLayer=0
[03/09 15:02:16   2735] (I)       Layer6   numNetMinLayer=0
[03/09 15:02:16   2735] (I)       Layer7   numNetMinLayer=1194
[03/09 15:02:16   2735] (I)       Layer8   numNetMinLayer=0
[03/09 15:02:16   2735] (I)       numViaLayers=7
[03/09 15:02:16   2735] (I)       end build via table
[03/09 15:02:16   2735] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=18303 numBumpBlks=0 numBoundaryFakeBlks=0
[03/09 15:02:16   2735] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[03/09 15:02:16   2735] (I)       readDataFromPlaceDB
[03/09 15:02:16   2735] (I)       Read net information..
[03/09 15:02:16   2735] [NR-eagl] Read numTotalNets=32776  numIgnoredNets=0
[03/09 15:02:16   2735] (I)       Read testcase time = 0.020 seconds
[03/09 15:02:16   2735] 
[03/09 15:02:16   2735] (I)       totalPins=108796  totalGlobalPin=102883 (94.57%)
[03/09 15:02:16   2735] (I)       Model blockage into capacity
[03/09 15:02:16   2735] (I)       Read numBlocks=18303  numPreroutedWires=0  numCapScreens=0
[03/09 15:02:16   2735] (I)       blocked area on Layer1 : 0  (0.00%)
[03/09 15:02:16   2735] (I)       blocked area on Layer2 : 64844632800  (8.44%)
[03/09 15:02:16   2735] (I)       blocked area on Layer3 : 37952200000  (4.94%)
[03/09 15:02:16   2735] (I)       blocked area on Layer4 : 299960660000  (39.05%)
[03/09 15:02:16   2735] (I)       blocked area on Layer5 : 0  (0.00%)
[03/09 15:02:16   2735] (I)       blocked area on Layer6 : 0  (0.00%)
[03/09 15:02:16   2735] (I)       blocked area on Layer7 : 0  (0.00%)
[03/09 15:02:16   2735] (I)       blocked area on Layer8 : 0  (0.00%)
[03/09 15:02:16   2735] (I)       Modeling time = 0.010 seconds
[03/09 15:02:16   2735] 
[03/09 15:02:16   2735] (I)       Number of ignored nets = 0
[03/09 15:02:16   2735] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/09 15:02:16   2735] (I)       Number of clock nets = 1.  Ignored: No
[03/09 15:02:16   2735] (I)       Number of analog nets = 0.  Ignored: Yes
[03/09 15:02:16   2735] (I)       Number of special nets = 0.  Ignored: Yes
[03/09 15:02:16   2735] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/09 15:02:16   2735] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/09 15:02:16   2735] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/09 15:02:16   2735] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/09 15:02:16   2735] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/09 15:02:16   2735] [NR-eagl] There are 1 clock nets ( 0 with NDR ).
[03/09 15:02:16   2735] (I)       Before initializing earlyGlobalRoute syMemory usage = 1324.3 MB
[03/09 15:02:16   2735] (I)       Layer1  viaCost=300.00
[03/09 15:02:16   2735] (I)       Layer2  viaCost=100.00
[03/09 15:02:16   2735] (I)       Layer3  viaCost=100.00
[03/09 15:02:16   2735] (I)       Layer4  viaCost=100.00
[03/09 15:02:16   2735] (I)       Layer5  viaCost=100.00
[03/09 15:02:16   2735] (I)       Layer6  viaCost=200.00
[03/09 15:02:16   2735] (I)       Layer7  viaCost=100.00
[03/09 15:02:16   2735] (I)       ---------------------Grid Graph Info--------------------
[03/09 15:02:16   2735] (I)       routing area        :  (0, 0) - (877600, 875200)
[03/09 15:02:16   2735] (I)       core area           :  (20000, 20000) - (857600, 855200)
[03/09 15:02:16   2735] (I)       Site Width          :   400  (dbu)
[03/09 15:02:16   2735] (I)       Row Height          :  3600  (dbu)
[03/09 15:02:16   2735] (I)       GCell Width         :  3600  (dbu)
[03/09 15:02:16   2735] (I)       GCell Height        :  3600  (dbu)
[03/09 15:02:16   2735] (I)       grid                :   244   243     8
[03/09 15:02:16   2735] (I)       vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/09 15:02:16   2735] (I)       horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/09 15:02:16   2735] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/09 15:02:16   2735] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/09 15:02:16   2735] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/09 15:02:16   2735] (I)       First Track Coord   :     0   200   400   200   400   200   800  1000
[03/09 15:02:16   2735] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/09 15:02:16   2735] (I)       Total num of tracks :     0  2194  2187  2194  2187  2194   547   548
[03/09 15:02:16   2735] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/09 15:02:16   2735] (I)       --------------------------------------------------------
[03/09 15:02:16   2735] 
[03/09 15:02:16   2735] [NR-eagl] ============ Routing rule table ============
[03/09 15:02:16   2735] [NR-eagl] Rule id 0. Nets 32776 
[03/09 15:02:16   2735] [NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/09 15:02:16   2735] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/09 15:02:16   2735] [NR-eagl] ========================================
[03/09 15:02:16   2735] [NR-eagl] 
[03/09 15:02:16   2735] (I)       After initializing earlyGlobalRoute syMemory usage = 1324.3 MB
[03/09 15:02:16   2735] (I)       Loading and dumping file time : 0.28 seconds
[03/09 15:02:16   2735] (I)       ============= Initialization =============
[03/09 15:02:16   2735] (I)       total 2D Cap : 266632 = (133468 H, 133164 V)
[03/09 15:02:16   2735] [NR-eagl] Layer group 1: route 1194 net(s) in layer range [7, 8]
[03/09 15:02:16   2735] (I)       ============  Phase 1a Route ============
[03/09 15:02:16   2735] (I)       Phase 1a runs 0.00 seconds
[03/09 15:02:16   2735] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[03/09 15:02:16   2735] (I)       Usage: 31848 = (12098 H, 19750 V) = (9.06% H, 14.83% V) = (2.178e+04um H, 3.555e+04um V)
[03/09 15:02:16   2735] (I)       
[03/09 15:02:16   2735] (I)       ============  Phase 1b Route ============
[03/09 15:02:16   2735] (I)       Phase 1b runs 0.01 seconds
[03/09 15:02:16   2735] (I)       Usage: 31863 = (12099 H, 19764 V) = (9.07% H, 14.84% V) = (2.178e+04um H, 3.558e+04um V)
[03/09 15:02:16   2735] (I)       
[03/09 15:02:16   2735] (I)       earlyGlobalRoute overflow of layer group 1: 0.14% H + 0.24% V. EstWL: 5.735340e+04um
[03/09 15:02:16   2735] (I)       ============  Phase 1c Route ============
[03/09 15:02:16   2735] (I)       Level2 Grid: 49 x 49
[03/09 15:02:16   2735] (I)       Phase 1c runs 0.00 seconds
[03/09 15:02:16   2735] (I)       Usage: 31863 = (12099 H, 19764 V) = (9.07% H, 14.84% V) = (2.178e+04um H, 3.558e+04um V)
[03/09 15:02:16   2735] (I)       
[03/09 15:02:16   2735] (I)       ============  Phase 1d Route ============
[03/09 15:02:16   2735] (I)       Phase 1d runs 0.00 seconds
[03/09 15:02:16   2735] (I)       Usage: 31866 = (12102 H, 19764 V) = (9.07% H, 14.84% V) = (2.178e+04um H, 3.558e+04um V)
[03/09 15:02:16   2735] (I)       
[03/09 15:02:16   2735] (I)       ============  Phase 1e Route ============
[03/09 15:02:16   2735] (I)       Phase 1e runs 0.00 seconds
[03/09 15:02:16   2735] (I)       Usage: 31866 = (12102 H, 19764 V) = (9.07% H, 14.84% V) = (2.178e+04um H, 3.558e+04um V)
[03/09 15:02:16   2735] (I)       
[03/09 15:02:16   2735] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.14% H + 0.22% V. EstWL: 5.735880e+04um
[03/09 15:02:16   2735] [NR-eagl] 
[03/09 15:02:16   2735] (I)       dpBasedLA: time=0.00  totalOF=6392  totalVia=42519  totalWL=31864  total(Via+WL)=74383 
[03/09 15:02:16   2735] (I)       total 2D Cap : 2626827 = (1165006 H, 1461821 V)
[03/09 15:02:17   2735] [NR-eagl] Layer group 2: route 31582 net(s) in layer range [2, 8]
[03/09 15:02:17   2735] (I)       ============  Phase 1a Route ============
[03/09 15:02:17   2735] (I)       Phase 1a runs 0.07 seconds
[03/09 15:02:17   2735] (I)       blkAvoiding Routing :  time=0.02  numBlkSegs=0
[03/09 15:02:17   2735] (I)       Usage: 304945 = (132481 H, 172464 V) = (11.37% H, 11.80% V) = (2.385e+05um H, 3.104e+05um V)
[03/09 15:02:17   2735] (I)       
[03/09 15:02:17   2735] (I)       ============  Phase 1b Route ============
[03/09 15:02:17   2735] (I)       Phase 1b runs 0.02 seconds
[03/09 15:02:17   2735] (I)       Usage: 304971 = (132503 H, 172468 V) = (11.37% H, 11.80% V) = (2.385e+05um H, 3.104e+05um V)
[03/09 15:02:17   2735] (I)       
[03/09 15:02:17   2735] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.08% V. EstWL: 4.915890e+05um
[03/09 15:02:17   2735] (I)       ============  Phase 1c Route ============
[03/09 15:02:17   2735] (I)       Level2 Grid: 49 x 49
[03/09 15:02:17   2735] (I)       Phase 1c runs 0.01 seconds
[03/09 15:02:17   2735] (I)       Usage: 304971 = (132503 H, 172468 V) = (11.37% H, 11.80% V) = (2.385e+05um H, 3.104e+05um V)
[03/09 15:02:17   2735] (I)       
[03/09 15:02:17   2735] (I)       ============  Phase 1d Route ============
[03/09 15:02:17   2735] (I)       Phase 1d runs 0.02 seconds
[03/09 15:02:17   2735] (I)       Usage: 304987 = (132513 H, 172474 V) = (11.37% H, 11.80% V) = (2.385e+05um H, 3.105e+05um V)
[03/09 15:02:17   2735] (I)       
[03/09 15:02:17   2735] (I)       ============  Phase 1e Route ============
[03/09 15:02:17   2735] (I)       Phase 1e runs 0.00 seconds
[03/09 15:02:17   2735] (I)       Usage: 304987 = (132513 H, 172474 V) = (11.37% H, 11.80% V) = (2.385e+05um H, 3.105e+05um V)
[03/09 15:02:17   2735] (I)       
[03/09 15:02:17   2735] [NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.06% V. EstWL: 4.916178e+05um
[03/09 15:02:17   2735] [NR-eagl] 
[03/09 15:02:17   2736] (I)       dpBasedLA: time=0.08  totalOF=10126  totalVia=190190  totalWL=273119  total(Via+WL)=463309 
[03/09 15:02:17   2736] (I)       ============  Phase 1l Route ============
[03/09 15:02:17   2736] (I)       Total Global Routing Runtime: 0.40 seconds
[03/09 15:02:17   2736] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.01% V
[03/09 15:02:17   2736] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.01% V
[03/09 15:02:17   2736] (I)       
[03/09 15:02:17   2736] (I)       ============= track Assignment ============
[03/09 15:02:17   2736] (I)       extract Global 3D Wires
[03/09 15:02:17   2736] (I)       Extract Global WL : time=0.02
[03/09 15:02:17   2736] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/09 15:02:17   2736] (I)       Initialization real time=0.01 seconds
[03/09 15:02:17   2736] (I)       Kernel real time=0.38 seconds
[03/09 15:02:17   2736] (I)       End Greedy Track Assignment
[03/09 15:02:17   2736] [NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 108553
[03/09 15:02:17   2736] [NR-eagl] Layer2(M2)(V) length: 1.840034e+05um, number of vias: 151184
[03/09 15:02:17   2736] [NR-eagl] Layer3(M3)(H) length: 2.009493e+05um, number of vias: 14467
[03/09 15:02:17   2736] [NR-eagl] Layer4(M4)(V) length: 7.241422e+04um, number of vias: 9549
[03/09 15:02:17   2736] [NR-eagl] Layer5(M5)(H) length: 2.517123e+04um, number of vias: 8277
[03/09 15:02:17   2736] [NR-eagl] Layer6(M6)(V) length: 2.914605e+04um, number of vias: 5805
[03/09 15:02:17   2736] [NR-eagl] Layer7(M7)(H) length: 2.251530e+04um, number of vias: 6251
[03/09 15:02:17   2736] [NR-eagl] Layer8(M8)(V) length: 3.626230e+04um, number of vias: 0
[03/09 15:02:17   2736] [NR-eagl] Total length: 5.704618e+05um, number of vias: 304086
[03/09 15:02:18   2736] [NR-eagl] End Peak syMemory usage = 1293.4 MB
[03/09 15:02:18   2736] [NR-eagl] Early Global Router Kernel+IO runtime : 1.50 seconds
[03/09 15:02:18   2736] Extraction called for design 'core' of instances=30838 and nets=33034 using extraction engine 'preRoute' .
[03/09 15:02:18   2736] PreRoute RC Extraction called for design core.
[03/09 15:02:18   2736] RC Extraction called in multi-corner(2) mode.
[03/09 15:02:18   2737] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/09 15:02:18   2737] RCMode: PreRoute
[03/09 15:02:18   2737]       RC Corner Indexes            0       1   
[03/09 15:02:18   2737] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/09 15:02:18   2737] Resistance Scaling Factor    : 1.00000 1.00000 
[03/09 15:02:18   2737] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/09 15:02:18   2737] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/09 15:02:18   2737] Shrink Factor                : 1.00000
[03/09 15:02:18   2737] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/09 15:02:18   2737] Using capacitance table file ...
[03/09 15:02:18   2737] Updating RC grid for preRoute extraction ...
[03/09 15:02:18   2737] Initializing multi-corner capacitance tables ... 
[03/09 15:02:18   2737] Initializing multi-corner resistance tables ...
[03/09 15:02:18   2737] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1285.621M)
[03/09 15:02:19   2738] Compute RC Scale Done ...
[03/09 15:02:19   2738] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/09 15:02:19   2738] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[03/09 15:02:19   2738] 
[03/09 15:02:19   2738] ** np local hotspot detection info verbose **
[03/09 15:02:19   2738] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[03/09 15:02:19   2738] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[03/09 15:02:19   2738] 
[03/09 15:02:19   2738] #################################################################################
[03/09 15:02:19   2738] # Design Stage: PreRoute
[03/09 15:02:19   2738] # Design Name: core
[03/09 15:02:19   2738] # Design Mode: 65nm
[03/09 15:02:19   2738] # Analysis Mode: MMMC Non-OCV 
[03/09 15:02:19   2738] # Parasitics Mode: No SPEF/RCDB
[03/09 15:02:19   2738] # Signoff Settings: SI Off 
[03/09 15:02:19   2738] #################################################################################
[03/09 15:02:20   2739] AAE_INFO: 1 threads acquired from CTE.
[03/09 15:02:20   2739] Calculate delays in BcWc mode...
[03/09 15:02:20   2739] Topological Sorting (CPU = 0:00:00.1, MEM = 1340.9M, InitMEM = 1340.9M)
[03/09 15:02:24   2743] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/09 15:02:24   2743] End delay calculation. (MEM=1357.51 CPU=0:00:03.5 REAL=0:00:04.0)
[03/09 15:02:24   2743] *** CDM Built up (cpu=0:00:04.8  real=0:00:05.0  mem= 1357.5M) ***
[03/09 15:02:24   2743] Begin: GigaOpt postEco DRV Optimization
[03/09 15:02:24   2743] Info: 1 clock net  excluded from IPO operation.
[03/09 15:02:24   2743] PhyDesignGrid: maxLocalDensity 0.98
[03/09 15:02:24   2743] #spOpts: N=65 
[03/09 15:02:24   2743] Core basic site is core
[03/09 15:02:24   2743] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/09 15:02:28   2747] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/09 15:02:28   2747] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[03/09 15:02:28   2747] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/09 15:02:28   2747] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[03/09 15:02:28   2747] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/09 15:02:28   2747] DEBUG: @coeDRVCandCache::init.
[03/09 15:02:28   2747] Info: violation cost 36.472054 (cap = 0.001153, tran = 35.470901, len = 0.000000, fanout load = 0.000000, fanout count = 1.000000, glitch 0.000000)
[03/09 15:02:28   2747] |     2   |   163   |     1   |      1  |     0   |     0   |     0   |     0   | -0.70 |          0|          0|          0|  74.89  |            |           |
[03/09 15:02:28   2747] Info: violation cost 1.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 1.000000, glitch 0.000000)
[03/09 15:02:28   2747] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.70 |          0|          0|          3|  74.90  |   0:00:00.0|    1452.9M|
[03/09 15:02:28   2747] Info: violation cost 1.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 1.000000, glitch 0.000000)
[03/09 15:02:28   2747] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.70 |          0|          0|          0|  74.90  |   0:00:00.0|    1452.9M|
[03/09 15:02:28   2747] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/09 15:02:28   2747] **** Begin NDR-Layer Usage Statistics ****
[03/09 15:02:28   2747] Layer 7 has 353 constrained nets 
[03/09 15:02:28   2747] **** End NDR-Layer Usage Statistics ****
[03/09 15:02:28   2747] 
[03/09 15:02:28   2747] *** Finish DRV Fixing (cpu=0:00:01.0 real=0:00:01.0 mem=1452.9M) ***
[03/09 15:02:28   2747] 
[03/09 15:02:29   2748] *** Starting refinePlace (0:45:48 mem=1484.9M) ***
[03/09 15:02:29   2748] Total net bbox length = 4.648e+05 (1.971e+05 2.677e+05) (ext = 1.643e+04)
[03/09 15:02:29   2748] Starting refinePlace ...
[03/09 15:02:29   2748] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 15:02:29   2748] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 15:02:29   2748] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1484.9MB) @(0:45:48 - 0:45:48).
[03/09 15:02:29   2748] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 15:02:29   2748] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1484.9MB
[03/09 15:02:29   2748] Statistics of distance of Instance movement in refine placement:
[03/09 15:02:29   2748]   maximum (X+Y) =         0.00 um
[03/09 15:02:29   2748]   mean    (X+Y) =         0.00 um
[03/09 15:02:29   2748] Summary Report:
[03/09 15:02:29   2748] Instances move: 0 (out of 30838 movable)
[03/09 15:02:29   2748] Mean displacement: 0.00 um
[03/09 15:02:29   2748] Max displacement: 0.00 um 
[03/09 15:02:29   2748] Total instances moved : 0
[03/09 15:02:29   2748] Total net bbox length = 4.648e+05 (1.971e+05 2.677e+05) (ext = 1.643e+04)
[03/09 15:02:29   2748] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1484.9MB
[03/09 15:02:29   2748] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=1484.9MB) @(0:45:48 - 0:45:48).
[03/09 15:02:29   2748] *** Finished refinePlace (0:45:48 mem=1484.9M) ***
[03/09 15:02:29   2748] Finished re-routing un-routed nets (0:00:00.0 1484.9M)
[03/09 15:02:29   2748] 
[03/09 15:02:29   2748] 
[03/09 15:02:29   2748] Density : 0.7490
[03/09 15:02:29   2748] Max route overflow : 0.0001
[03/09 15:02:29   2748] 
[03/09 15:02:29   2748] 
[03/09 15:02:29   2748] *** Finish Physical Update (cpu=0:00:00.9 real=0:00:01.0 mem=1484.9M) ***
[03/09 15:02:29   2748] DEBUG: @coeDRVCandCache::cleanup.
[03/09 15:02:29   2748] End: GigaOpt postEco DRV Optimization
[03/09 15:02:29   2748] GigaOpt: WNS changes after routing: -0.551 -> -0.700 (bump = 0.149)
[03/09 15:02:29   2748] Begin: GigaOpt postEco optimization
[03/09 15:02:29   2749] Info: 1 clock net  excluded from IPO operation.
[03/09 15:02:29   2749] PhyDesignGrid: maxLocalDensity 1.00
[03/09 15:02:29   2749] #spOpts: N=65 
[03/09 15:02:32   2751] *info: 1 clock net excluded
[03/09 15:02:32   2751] *info: 2 special nets excluded.
[03/09 15:02:32   2751] *info: 258 no-driver nets excluded.
[03/09 15:02:33   2752] ** GigaOpt Optimizer WNS Slack -0.700 TNS Slack -565.338 Density 74.90
[03/09 15:02:33   2752] Optimizer WNS Pass 0
[03/09 15:02:33   2752] Active Path Group: reg2reg  
[03/09 15:02:33   2752] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 15:02:33   2752] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/09 15:02:33   2752] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 15:02:33   2752] |  -0.700|   -0.700|-565.308| -565.338|    74.90%|   0:00:00.0| 1468.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_14_/D   |
[03/09 15:02:33   2752] |  -0.673|   -0.673|-563.157| -563.187|    74.90%|   0:00:00.0| 1468.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_14_/D   |
[03/09 15:02:33   2753] |  -0.665|   -0.665|-560.783| -560.813|    74.90%|   0:00:00.0| 1468.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_13_/D   |
[03/09 15:02:34   2753] |  -0.659|   -0.659|-560.480| -560.510|    74.90%|   0:00:01.0| 1468.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 15:02:35   2754] |  -0.654|   -0.654|-560.582| -560.612|    74.90%|   0:00:01.0| 1468.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_14_/D   |
[03/09 15:02:37   2756] |  -0.654|   -0.654|-559.928| -559.958|    74.90%|   0:00:02.0| 1468.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_14_/D   |
[03/09 15:02:37   2757] |  -0.654|   -0.654|-559.869| -559.899|    74.90%|   0:00:00.0| 1451.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_14_/D   |
[03/09 15:02:38   2757] |  -0.646|   -0.646|-559.274| -559.304|    74.91%|   0:00:01.0| 1451.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 15:02:41   2760] |  -0.643|   -0.643|-556.547| -556.578|    74.90%|   0:00:03.0| 1451.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_14_/D   |
[03/09 15:02:43   2763] |  -0.643|   -0.643|-556.412| -556.443|    74.90%|   0:00:02.0| 1451.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 15:02:44   2763] |  -0.642|   -0.642|-556.393| -556.424|    74.93%|   0:00:01.0| 1451.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 15:02:45   2764] |  -0.642|   -0.642|-556.394| -556.424|    74.93%|   0:00:01.0| 1451.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 15:02:45   2764] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 15:02:45   2764] 
[03/09 15:02:45   2764] *** Finish Core Optimize Step (cpu=0:00:12.0 real=0:00:12.0 mem=1451.1M) ***
[03/09 15:02:45   2764] Active Path Group: default 
[03/09 15:02:45   2764] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 15:02:45   2764] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/09 15:02:45   2764] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 15:02:45   2764] |  -0.007|   -0.642|  -0.030| -556.424|    74.93%|   0:00:00.0| 1451.1M|   WC_VIEW|  default| mac_array_instance/col_idx_6__mac_col_inst/query_q |
[03/09 15:02:45   2764] |        |         |        |         |          |            |        |          |         | _reg_53_/D                                         |
[03/09 15:02:45   2764] |   0.000|   -0.642|   0.000| -556.394|    74.93%|   0:00:00.0| 1451.1M|   WC_VIEW|       NA| NA                                                 |
[03/09 15:02:45   2764] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 15:02:45   2764] 
[03/09 15:02:45   2764] *** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=1451.1M) ***
[03/09 15:02:45   2764] 
[03/09 15:02:45   2764] *** Finished Optimize Step Cumulative (cpu=0:00:12.3 real=0:00:12.0 mem=1451.1M) ***
[03/09 15:02:45   2764] ** GigaOpt Optimizer WNS Slack -0.642 TNS Slack -556.394 Density 74.93
[03/09 15:02:45   2764] *** Starting refinePlace (0:46:05 mem=1451.1M) ***
[03/09 15:02:45   2764] Total net bbox length = 4.652e+05 (1.973e+05 2.679e+05) (ext = 1.643e+04)
[03/09 15:02:45   2764] Starting refinePlace ...
[03/09 15:02:45   2764] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 15:02:45   2765] Move report: legalization moves 3 insts, mean move: 2.47 um, max move: 4.00 um
[03/09 15:02:45   2765] 	Max move on inst (mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U525): (426.60, 287.20) --> (424.40, 285.40)
[03/09 15:02:45   2765] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1451.1MB) @(0:46:05 - 0:46:05).
[03/09 15:02:45   2765] Move report: Detail placement moves 3 insts, mean move: 2.47 um, max move: 4.00 um
[03/09 15:02:45   2765] 	Max move on inst (mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U525): (426.60, 287.20) --> (424.40, 285.40)
[03/09 15:02:45   2765] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1451.1MB
[03/09 15:02:45   2765] Statistics of distance of Instance movement in refine placement:
[03/09 15:02:45   2765]   maximum (X+Y) =         4.00 um
[03/09 15:02:45   2765]   inst (mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U525) with max move: (426.6, 287.2) -> (424.4, 285.4)
[03/09 15:02:45   2765]   mean    (X+Y) =         2.47 um
[03/09 15:02:45   2765] Summary Report:
[03/09 15:02:45   2765] Instances move: 3 (out of 30858 movable)
[03/09 15:02:45   2765] Mean displacement: 2.47 um
[03/09 15:02:45   2765] Max displacement: 4.00 um (Instance: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U525) (426.6, 287.2) -> (424.4, 285.4)
[03/09 15:02:45   2765] 	Length: 4 sites, height: 1 rows, site name: core, cell type: ND2D1
[03/09 15:02:45   2765] Total instances moved : 3
[03/09 15:02:45   2765] Total net bbox length = 4.652e+05 (1.973e+05 2.679e+05) (ext = 1.643e+04)
[03/09 15:02:45   2765] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1451.1MB
[03/09 15:02:45   2765] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=1451.1MB) @(0:46:05 - 0:46:05).
[03/09 15:02:45   2765] *** Finished refinePlace (0:46:05 mem=1451.1M) ***
[03/09 15:02:46   2765] Finished re-routing un-routed nets (0:00:00.0 1451.1M)
[03/09 15:02:46   2765] 
[03/09 15:02:46   2765] 
[03/09 15:02:46   2765] Density : 0.7493
[03/09 15:02:46   2765] Max route overflow : 0.0001
[03/09 15:02:46   2765] 
[03/09 15:02:46   2765] 
[03/09 15:02:46   2765] *** Finish Physical Update (cpu=0:00:00.9 real=0:00:01.0 mem=1451.1M) ***
[03/09 15:02:46   2765] ** GigaOpt Optimizer WNS Slack -0.642 TNS Slack -556.394 Density 74.93
[03/09 15:02:46   2765] **** Begin NDR-Layer Usage Statistics ****
[03/09 15:02:46   2765] Layer 7 has 353 constrained nets 
[03/09 15:02:46   2765] **** End NDR-Layer Usage Statistics ****
[03/09 15:02:46   2765] 
[03/09 15:02:46   2765] *** Finish pre-CTS Setup Fixing (cpu=0:00:13.8 real=0:00:14.0 mem=1451.1M) ***
[03/09 15:02:46   2765] 
[03/09 15:02:46   2765] End: GigaOpt postEco optimization
[03/09 15:02:46   2766] GigaOpt: WNS changes after postEco optimization: -0.551 -> -0.642 (bump = 0.091)
[03/09 15:02:46   2766] Begin: GigaOpt nonLegal postEco optimization
[03/09 15:02:46   2766] Info: 1 clock net  excluded from IPO operation.
[03/09 15:02:46   2766] PhyDesignGrid: maxLocalDensity 1.00
[03/09 15:02:46   2766] #spOpts: N=65 
[03/09 15:02:49   2768] *info: 1 clock net excluded
[03/09 15:02:49   2768] *info: 2 special nets excluded.
[03/09 15:02:49   2768] *info: 258 no-driver nets excluded.
[03/09 15:02:50   2769] ** GigaOpt Optimizer WNS Slack -0.642 TNS Slack -556.394 Density 74.93
[03/09 15:02:50   2769] Optimizer WNS Pass 0
[03/09 15:02:50   2769] Active Path Group: reg2reg  
[03/09 15:02:50   2769] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 15:02:50   2769] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/09 15:02:50   2769] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 15:02:50   2769] |  -0.642|   -0.642|-556.394| -556.394|    74.93%|   0:00:00.0| 1451.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 15:02:52   2771] |  -0.637|   -0.637|-555.674| -555.674|    74.93%|   0:00:02.0| 1451.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_14_/D   |
[03/09 15:02:56   2775] |  -0.637|   -0.637|-554.396| -554.396|    74.95%|   0:00:04.0| 1451.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_14_/D   |
[03/09 15:02:56   2776] |  -0.637|   -0.637|-554.177| -554.177|    74.95%|   0:00:00.0| 1451.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_14_/D   |
[03/09 15:02:57   2776] |  -0.630|   -0.630|-553.145| -553.145|    74.96%|   0:00:01.0| 1451.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 15:03:07   2786] |  -0.631|   -0.631|-551.271| -551.271|    74.97%|   0:00:10.0| 1451.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 15:03:08   2787] |  -0.629|   -0.629|-550.853| -550.853|    75.00%|   0:00:01.0| 1451.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_14_/D   |
[03/09 15:03:11   2790] |  -0.629|   -0.629|-550.384| -550.384|    75.00%|   0:00:03.0| 1451.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_14_/D   |
[03/09 15:03:11   2790] |  -0.629|   -0.629|-550.204| -550.204|    75.02%|   0:00:00.0| 1451.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_14_/D   |
[03/09 15:03:11   2791] |  -0.629|   -0.629|-550.186| -550.186|    75.02%|   0:00:00.0| 1451.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_14_/D   |
[03/09 15:03:23   2802] |  -0.630|   -0.630|-549.915| -549.915|    75.05%|   0:00:12.0| 1451.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_14_/D   |
[03/09 15:03:26   2805] |  -0.627|   -0.627|-549.907| -549.907|    75.09%|   0:00:03.0| 1451.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 15:03:28   2807] |  -0.627|   -0.627|-549.308| -549.308|    75.09%|   0:00:02.0| 1451.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 15:03:28   2808] |  -0.627|   -0.627|-549.247| -549.247|    75.10%|   0:00:00.0| 1451.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 15:03:39   2818] |  -0.627|   -0.627|-548.933| -548.933|    75.17%|   0:00:11.0| 1451.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 15:03:39   2819] |  -0.627|   -0.627|-548.888| -548.888|    75.17%|   0:00:00.0| 1451.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/09 15:03:40   2820] |  -0.625|   -0.625|-548.815| -548.815|    75.18%|   0:00:01.0| 1451.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_14_/D   |
[03/09 15:03:41   2821] |  -0.625|   -0.625|-548.232| -548.232|    75.18%|   0:00:01.0| 1451.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_14_/D   |
[03/09 15:03:42   2822] |  -0.625|   -0.625|-548.239| -548.239|    75.20%|   0:00:01.0| 1451.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_14_/D   |
[03/09 15:03:42   2822] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 15:03:42   2822] 
[03/09 15:03:42   2822] *** Finish Core Optimize Step (cpu=0:00:52.7 real=0:00:52.0 mem=1451.1M) ***
[03/09 15:03:42   2822] 
[03/09 15:03:42   2822] *** Finished Optimize Step Cumulative (cpu=0:00:52.8 real=0:00:52.0 mem=1451.1M) ***
[03/09 15:03:42   2822] ** GigaOpt Optimizer WNS Slack -0.625 TNS Slack -548.239 Density 75.20
[03/09 15:03:43   2822] *** Starting refinePlace (0:47:03 mem=1451.1M) ***
[03/09 15:03:43   2822] Total net bbox length = 4.661e+05 (1.979e+05 2.682e+05) (ext = 1.643e+04)
[03/09 15:03:43   2822] Starting refinePlace ...
[03/09 15:03:43   2822] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 15:03:43   2822] default core: bins with density >  0.75 = 53.3 % ( 307 / 576 )
[03/09 15:03:43   2822] Density distribution unevenness ratio = 9.339%
[03/09 15:03:43   2823]   Spread Effort: high, pre-route mode, useDDP on.
[03/09 15:03:43   2823] [CPU] RefinePlace/preRPlace (cpu=0:00:00.6, real=0:00:00.0, mem=1456.1MB) @(0:47:03 - 0:47:03).
[03/09 15:03:43   2823] Move report: preRPlace moves 2502 insts, mean move: 0.78 um, max move: 7.00 um
[03/09 15:03:43   2823] 	Max move on inst (mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_10512_0): (412.60, 269.20) --> (416.00, 265.60)
[03/09 15:03:43   2823] 	Length: 7 sites, height: 1 rows, site name: core, cell type: CKND2D2
[03/09 15:03:43   2823] Move report: Detail placement moves 2502 insts, mean move: 0.78 um, max move: 7.00 um
[03/09 15:03:43   2823] 	Max move on inst (mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_10512_0): (412.60, 269.20) --> (416.00, 265.60)
[03/09 15:03:43   2823] 	Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1456.1MB
[03/09 15:03:43   2823] Statistics of distance of Instance movement in refine placement:
[03/09 15:03:43   2823]   maximum (X+Y) =         7.00 um
[03/09 15:03:43   2823]   inst (mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_10512_0) with max move: (412.6, 269.2) -> (416, 265.6)
[03/09 15:03:43   2823]   mean    (X+Y) =         0.78 um
[03/09 15:03:43   2823] Summary Report:
[03/09 15:03:43   2823] Instances move: 2502 (out of 30982 movable)
[03/09 15:03:43   2823] Mean displacement: 0.78 um
[03/09 15:03:43   2823] Max displacement: 7.00 um (Instance: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_10512_0) (412.6, 269.2) -> (416, 265.6)
[03/09 15:03:43   2823] 	Length: 7 sites, height: 1 rows, site name: core, cell type: CKND2D2
[03/09 15:03:43   2823] Total instances moved : 2502
[03/09 15:03:43   2823] Total net bbox length = 4.673e+05 (1.988e+05 2.685e+05) (ext = 1.643e+04)
[03/09 15:03:43   2823] Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1456.1MB
[03/09 15:03:43   2823] [CPU] RefinePlace/total (cpu=0:00:00.6, real=0:00:00.0, mem=1456.1MB) @(0:47:03 - 0:47:03).
[03/09 15:03:43   2823] *** Finished refinePlace (0:47:03 mem=1456.1M) ***
[03/09 15:03:43   2823] Finished re-routing un-routed nets (0:00:00.0 1456.1M)
[03/09 15:03:43   2823] 
[03/09 15:03:44   2823] 
[03/09 15:03:44   2823] Density : 0.7520
[03/09 15:03:44   2823] Max route overflow : 0.0001
[03/09 15:03:44   2823] 
[03/09 15:03:44   2823] 
[03/09 15:03:44   2823] *** Finish Physical Update (cpu=0:00:01.3 real=0:00:02.0 mem=1456.1M) ***
[03/09 15:03:44   2823] ** GigaOpt Optimizer WNS Slack -0.625 TNS Slack -548.239 Density 75.20
[03/09 15:03:44   2823] Optimizer WNS Pass 1
[03/09 15:03:44   2823] Active Path Group: reg2reg  
[03/09 15:03:44   2823] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 15:03:44   2823] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/09 15:03:44   2823] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 15:03:44   2823] |  -0.625|   -0.625|-548.239| -548.239|    75.20%|   0:00:00.0| 1456.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_14_/D   |
[03/09 15:03:47   2826] |  -0.623|   -0.623|-547.637| -547.637|    75.22%|   0:00:03.0| 1456.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
[03/09 15:03:49   2829] |  -0.621|   -0.621|-546.441| -546.441|    75.22%|   0:00:02.0| 1456.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_13_/D   |
[03/09 15:03:52   2831] |  -0.621|   -0.621|-545.715| -545.715|    75.22%|   0:00:03.0| 1456.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_13_/D   |
[03/09 15:03:52   2831] |  -0.621|   -0.621|-545.653| -545.653|    75.22%|   0:00:00.0| 1456.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_13_/D   |
[03/09 15:03:52   2832] |  -0.616|   -0.616|-545.185| -545.185|    75.25%|   0:00:00.0| 1456.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_13_/D   |
[03/09 15:03:57   2836] |  -0.616|   -0.616|-542.955| -542.955|    75.27%|   0:00:05.0| 1456.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_13_/D   |
[03/09 15:03:57   2836] |  -0.616|   -0.616|-542.873| -542.873|    75.27%|   0:00:00.0| 1456.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_13_/D   |
[03/09 15:03:57   2836] |  -0.616|   -0.616|-542.443| -542.443|    75.30%|   0:00:00.0| 1456.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_13_/D   |
[03/09 15:03:57   2837] |  -0.616|   -0.616|-542.440| -542.440|    75.30%|   0:00:00.0| 1456.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_13_/D   |
[03/09 15:04:07   2847] |  -0.617|   -0.617|-542.326| -542.326|    75.33%|   0:00:10.0| 1456.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_13_/D   |
[03/09 15:04:10   2849] |  -0.617|   -0.617|-542.198| -542.198|    75.36%|   0:00:03.0| 1456.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_13_/D   |
[03/09 15:04:12   2851] |  -0.617|   -0.617|-542.010| -542.010|    75.38%|   0:00:02.0| 1456.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_13_/D   |
[03/09 15:04:13   2852] |  -0.617|   -0.617|-541.943| -541.943|    75.39%|   0:00:01.0| 1456.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_13_/D   |
[03/09 15:04:13   2852] |  -0.617|   -0.617|-541.943| -541.943|    75.39%|   0:00:00.0| 1456.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_13_/D   |
[03/09 15:04:13   2852] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 15:04:13   2852] 
[03/09 15:04:13   2852] *** Finish Core Optimize Step (cpu=0:00:29.1 real=0:00:29.0 mem=1456.1M) ***
[03/09 15:04:13   2853] 
[03/09 15:04:13   2853] *** Finished Optimize Step Cumulative (cpu=0:00:29.2 real=0:00:29.0 mem=1456.1M) ***
[03/09 15:04:13   2853] ** GigaOpt Optimizer WNS Slack -0.617 TNS Slack -541.943 Density 75.39
[03/09 15:04:13   2853] *** Starting refinePlace (0:47:33 mem=1456.1M) ***
[03/09 15:04:13   2853] Total net bbox length = 4.680e+05 (1.992e+05 2.688e+05) (ext = 1.643e+04)
[03/09 15:04:13   2853] Starting refinePlace ...
[03/09 15:04:13   2853] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 15:04:13   2853] default core: bins with density >  0.75 = 53.3 % ( 307 / 576 )
[03/09 15:04:13   2853] Density distribution unevenness ratio = 9.393%
[03/09 15:04:14   2853]   Spread Effort: high, pre-route mode, useDDP on.
[03/09 15:04:14   2853] [CPU] RefinePlace/preRPlace (cpu=0:00:00.6, real=0:00:01.0, mem=1458.9MB) @(0:47:33 - 0:47:34).
[03/09 15:04:14   2853] Move report: preRPlace moves 1626 insts, mean move: 0.73 um, max move: 4.60 um
[03/09 15:04:14   2853] 	Max move on inst (mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_10705_0): (140.20, 371.80) --> (137.40, 373.60)
[03/09 15:04:14   2853] 	Length: 4 sites, height: 1 rows, site name: core, cell type: ND2D1
[03/09 15:04:14   2853] wireLenOptFixPriorityInst 0 inst fixed
[03/09 15:04:14   2854] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 15:04:14   2854] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=1458.9MB) @(0:47:34 - 0:47:34).
[03/09 15:04:14   2854] Move report: Detail placement moves 1626 insts, mean move: 0.73 um, max move: 4.60 um
[03/09 15:04:14   2854] 	Max move on inst (mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_10705_0): (140.20, 371.80) --> (137.40, 373.60)
[03/09 15:04:14   2854] 	Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 1458.9MB
[03/09 15:04:14   2854] Statistics of distance of Instance movement in refine placement:
[03/09 15:04:14   2854]   maximum (X+Y) =         4.60 um
[03/09 15:04:14   2854]   inst (mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_10705_0) with max move: (140.2, 371.8) -> (137.4, 373.6)
[03/09 15:04:14   2854]   mean    (X+Y) =         0.73 um
[03/09 15:04:14   2854] Total instances flipped for legalization: 213
[03/09 15:04:14   2854] Summary Report:
[03/09 15:04:14   2854] Instances move: 1626 (out of 31102 movable)
[03/09 15:04:14   2854] Mean displacement: 0.73 um
[03/09 15:04:14   2854] Max displacement: 4.60 um (Instance: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_10705_0) (140.2, 371.8) -> (137.4, 373.6)
[03/09 15:04:14   2854] 	Length: 4 sites, height: 1 rows, site name: core, cell type: ND2D1
[03/09 15:04:14   2854] Total instances moved : 1626
[03/09 15:04:14   2854] Total net bbox length = 4.688e+05 (1.998e+05 2.691e+05) (ext = 1.643e+04)
[03/09 15:04:14   2854] Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 1458.9MB
[03/09 15:04:14   2854] [CPU] RefinePlace/total (cpu=0:00:01.0, real=0:00:01.0, mem=1458.9MB) @(0:47:33 - 0:47:34).
[03/09 15:04:14   2854] *** Finished refinePlace (0:47:34 mem=1458.9M) ***
[03/09 15:04:14   2854] Finished re-routing un-routed nets (0:00:00.0 1458.9M)
[03/09 15:04:14   2854] 
[03/09 15:04:14   2854] 
[03/09 15:04:14   2854] Density : 0.7539
[03/09 15:04:14   2854] Max route overflow : 0.0001
[03/09 15:04:14   2854] 
[03/09 15:04:15   2854] 
[03/09 15:04:15   2854] *** Finish Physical Update (cpu=0:00:01.6 real=0:00:01.0 mem=1458.9M) ***
[03/09 15:04:15   2854] ** GigaOpt Optimizer WNS Slack -0.617 TNS Slack -541.943 Density 75.39
[03/09 15:04:15   2854] **** Begin NDR-Layer Usage Statistics ****
[03/09 15:04:15   2854] Layer 7 has 329 constrained nets 
[03/09 15:04:15   2854] **** End NDR-Layer Usage Statistics ****
[03/09 15:04:15   2854] 
[03/09 15:04:15   2854] *** Finish pre-CTS Setup Fixing (cpu=0:01:26 real=0:01:26 mem=1458.9M) ***
[03/09 15:04:15   2854] 
[03/09 15:04:15   2854] End: GigaOpt nonLegal postEco optimization
[03/09 15:04:15   2855] Design TNS changes after trial route: -477.473 -> -541.843
[03/09 15:04:15   2855] Begin: GigaOpt TNS recovery
[03/09 15:04:15   2855] Info: 1 clock net  excluded from IPO operation.
[03/09 15:04:15   2855] PhyDesignGrid: maxLocalDensity 1.00
[03/09 15:04:15   2855] #spOpts: N=65 
[03/09 15:04:17   2857] *info: 1 clock net excluded
[03/09 15:04:17   2857] *info: 2 special nets excluded.
[03/09 15:04:17   2857] *info: 258 no-driver nets excluded.
[03/09 15:04:19   2858] ** GigaOpt Optimizer WNS Slack -0.617 TNS Slack -541.943 Density 75.39
[03/09 15:04:19   2858] Optimizer TNS Opt
[03/09 15:04:19   2858] Active Path Group: reg2reg  
[03/09 15:04:19   2858] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 15:04:19   2858] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/09 15:04:19   2858] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 15:04:19   2858] |  -0.617|   -0.617|-541.943| -541.943|    75.39%|   0:00:00.0| 1458.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_13_/D   |
[03/09 15:04:23   2862] |  -0.613|   -0.613|-540.581| -540.581|    75.39%|   0:00:04.0| 1451.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_13_/D   |
[03/09 15:04:24   2864] |  -0.613|   -0.613|-539.699| -539.699|    75.39%|   0:00:01.0| 1451.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_13_/D   |
[03/09 15:04:24   2864] |  -0.613|   -0.613|-539.345| -539.345|    75.40%|   0:00:00.0| 1451.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_13_/D   |
[03/09 15:04:25   2865] |  -0.613|   -0.613|-538.685| -538.685|    75.40%|   0:00:01.0| 1451.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_13_/D   |
[03/09 15:04:25   2865] |  -0.613|   -0.613|-538.517| -538.517|    75.40%|   0:00:00.0| 1451.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_13_/D   |
[03/09 15:04:27   2867] |  -0.613|   -0.613|-538.443| -538.443|    75.40%|   0:00:02.0| 1451.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_17_/D   |
[03/09 15:04:30   2870] |  -0.613|   -0.613|-535.576| -535.576|    75.41%|   0:00:03.0| 1451.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_18_/D   |
[03/09 15:04:31   2870] |  -0.613|   -0.613|-535.569| -535.569|    75.41%|   0:00:01.0| 1451.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_18_/D   |
[03/09 15:04:31   2871] |  -0.613|   -0.613|-535.508| -535.508|    75.41%|   0:00:00.0| 1451.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_18_/D   |
[03/09 15:04:31   2871] |  -0.613|   -0.613|-535.505| -535.505|    75.41%|   0:00:00.0| 1451.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_18_/D   |
[03/09 15:04:32   2872] |  -0.613|   -0.613|-535.363| -535.363|    75.41%|   0:00:01.0| 1451.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_10_/D   |
[03/09 15:04:33   2872] |  -0.613|   -0.613|-535.336| -535.336|    75.41%|   0:00:01.0| 1451.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_10_/D   |
[03/09 15:04:34   2874] |  -0.613|   -0.613|-534.961| -534.961|    75.41%|   0:00:01.0| 1451.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_12_/D   |
[03/09 15:04:35   2874] |  -0.613|   -0.613|-534.891| -534.891|    75.42%|   0:00:01.0| 1451.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_12_/D   |
[03/09 15:04:36   2876] |  -0.613|   -0.613|-534.485| -534.485|    75.42%|   0:00:01.0| 1451.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_10_/D   |
[03/09 15:04:36   2876] |  -0.613|   -0.613|-533.935| -533.935|    75.42%|   0:00:00.0| 1451.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_10_/D   |
[03/09 15:04:38   2877] |  -0.613|   -0.613|-533.618| -533.618|    75.42%|   0:00:02.0| 1451.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_9_/D    |
[03/09 15:04:38   2878] |  -0.613|   -0.613|-533.554| -533.554|    75.42%|   0:00:00.0| 1451.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_9_/D    |
[03/09 15:04:38   2878] |  -0.613|   -0.613|-533.397| -533.397|    75.43%|   0:00:00.0| 1451.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_9_/D    |
[03/09 15:04:39   2878] |  -0.613|   -0.613|-533.212| -533.212|    75.43%|   0:00:01.0| 1451.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_9_/D    |
[03/09 15:04:39   2879] |  -0.613|   -0.613|-533.168| -533.168|    75.43%|   0:00:00.0| 1451.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_9_/D    |
[03/09 15:04:39   2879] |  -0.613|   -0.613|-533.134| -533.134|    75.44%|   0:00:00.0| 1451.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_15_/D   |
[03/09 15:04:40   2880] |  -0.613|   -0.613|-531.812| -531.812|    75.44%|   0:00:01.0| 1451.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_12_/D   |
[03/09 15:04:40   2880] |  -0.613|   -0.613|-531.784| -531.784|    75.44%|   0:00:00.0| 1451.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_12_/D   |
[03/09 15:04:41   2881] |  -0.613|   -0.613|-531.783| -531.783|    75.44%|   0:00:01.0| 1451.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q4_reg_11_/D   |
[03/09 15:04:41   2881] |  -0.613|   -0.613|-531.576| -531.576|    75.44%|   0:00:00.0| 1451.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_8_/D    |
[03/09 15:04:41   2881] |  -0.613|   -0.613|-531.537| -531.537|    75.44%|   0:00:00.0| 1451.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_8_/D    |
[03/09 15:04:42   2882] |  -0.613|   -0.613|-530.903| -530.903|    75.44%|   0:00:01.0| 1451.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_8_/D    |
[03/09 15:04:42   2882] |  -0.613|   -0.613|-530.899| -530.899|    75.44%|   0:00:00.0| 1451.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_8_/D    |
[03/09 15:04:42   2882] |  -0.613|   -0.613|-530.542| -530.542|    75.44%|   0:00:00.0| 1451.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_8_/D    |
[03/09 15:04:43   2882] |  -0.613|   -0.613|-530.508| -530.508|    75.44%|   0:00:01.0| 1451.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_8_/D    |
[03/09 15:04:43   2883] |  -0.613|   -0.613|-530.348| -530.348|    75.45%|   0:00:00.0| 1451.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_7_/D    |
[03/09 15:04:44   2883] |  -0.613|   -0.613|-530.245| -530.245|    75.45%|   0:00:01.0| 1451.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_8_/D    |
[03/09 15:04:44   2884] |  -0.613|   -0.613|-530.209| -530.209|    75.45%|   0:00:00.0| 1451.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_8_/D    |
[03/09 15:04:44   2884] |  -0.613|   -0.613|-530.137| -530.137|    75.45%|   0:00:00.0| 1451.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_8_/D    |
[03/09 15:04:45   2884] |  -0.613|   -0.613|-530.130| -530.130|    75.45%|   0:00:01.0| 1451.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_8_/D    |
[03/09 15:04:45   2884] |  -0.613|   -0.613|-530.092| -530.092|    75.45%|   0:00:00.0| 1451.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_8_/D    |
[03/09 15:04:45   2885] |  -0.613|   -0.613|-529.999| -529.999|    75.45%|   0:00:00.0| 1451.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_7_/D    |
[03/09 15:04:45   2885] |  -0.613|   -0.613|-529.964| -529.964|    75.45%|   0:00:00.0| 1451.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_7_/D    |
[03/09 15:04:46   2885] |  -0.613|   -0.613|-529.696| -529.696|    75.45%|   0:00:01.0| 1451.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_7_/D    |
[03/09 15:04:46   2886] |  -0.613|   -0.613|-529.628| -529.628|    75.45%|   0:00:00.0| 1451.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_7_/D    |
[03/09 15:04:46   2886] |  -0.613|   -0.613|-529.475| -529.475|    75.46%|   0:00:00.0| 1451.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_7_/D    |
[03/09 15:04:47   2886] |  -0.613|   -0.613|-529.366| -529.366|    75.46%|   0:00:01.0| 1451.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_5_/D    |
[03/09 15:04:47   2886] |  -0.613|   -0.613|-529.312| -529.312|    75.46%|   0:00:00.0| 1451.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_5_/D    |
[03/09 15:04:47   2887] |  -0.613|   -0.613|-529.287| -529.287|    75.46%|   0:00:00.0| 1451.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_5_/D    |
[03/09 15:04:47   2887] |  -0.613|   -0.613|-529.263| -529.263|    75.46%|   0:00:00.0| 1451.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_5_/D    |
[03/09 15:04:48   2887] |  -0.613|   -0.613|-529.019| -529.019|    75.47%|   0:00:01.0| 1451.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_6_/D    |
[03/09 15:04:48   2887] |  -0.613|   -0.613|-528.888| -528.888|    75.47%|   0:00:00.0| 1451.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_6_/D    |
[03/09 15:04:48   2888] |  -0.613|   -0.613|-528.825| -528.825|    75.47%|   0:00:00.0| 1451.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_6_/D    |
[03/09 15:04:48   2888] |  -0.613|   -0.613|-528.735| -528.735|    75.47%|   0:00:00.0| 1451.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_5_/D    |
[03/09 15:04:49   2888] |  -0.613|   -0.613|-528.593| -528.593|    75.47%|   0:00:01.0| 1451.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_5_/D    |
[03/09 15:04:49   2889] |  -0.613|   -0.613|-528.569| -528.569|    75.47%|   0:00:00.0| 1451.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_5_/D    |
[03/09 15:04:49   2889] |  -0.613|   -0.613|-528.468| -528.468|    75.47%|   0:00:00.0| 1451.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_4_/D    |
[03/09 15:04:49   2889] |  -0.613|   -0.613|-528.447| -528.447|    75.47%|   0:00:00.0| 1451.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_4_/D    |
[03/09 15:04:49   2889] |  -0.613|   -0.613|-528.345| -528.345|    75.47%|   0:00:00.0| 1451.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_4_/D    |
[03/09 15:04:50   2889] |  -0.613|   -0.613|-528.278| -528.278|    75.47%|   0:00:01.0| 1451.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_5_/D    |
[03/09 15:04:50   2889] |  -0.613|   -0.613|-528.202| -528.202|    75.47%|   0:00:00.0| 1451.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_4_/D    |
[03/09 15:04:50   2890] |  -0.613|   -0.613|-528.165| -528.165|    75.47%|   0:00:00.0| 1451.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_4_/D    |
[03/09 15:04:50   2890] |  -0.613|   -0.613|-526.625| -526.625|    75.47%|   0:00:00.0| 1451.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_4_/D    |
[03/09 15:04:50   2890] |  -0.613|   -0.613|-526.603| -526.603|    75.47%|   0:00:00.0| 1451.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_4_/D    |
[03/09 15:04:50   2890] |  -0.613|   -0.613|-526.573| -526.573|    75.47%|   0:00:00.0| 1451.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_3_/D    |
[03/09 15:04:51   2890] |  -0.613|   -0.613|-526.567| -526.567|    75.47%|   0:00:01.0| 1451.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_3_/D    |
[03/09 15:04:51   2890] |  -0.613|   -0.613|-526.542| -526.542|    75.47%|   0:00:00.0| 1451.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_3_/D    |
[03/09 15:04:51   2890] |  -0.613|   -0.613|-526.535| -526.535|    75.47%|   0:00:00.0| 1451.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_3_/D    |
[03/09 15:04:51   2890] |  -0.613|   -0.613|-526.517| -526.517|    75.47%|   0:00:00.0| 1451.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_3_/D    |
[03/09 15:04:51   2890] |  -0.613|   -0.613|-526.284| -526.284|    75.47%|   0:00:00.0| 1451.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_3_/D    |
[03/09 15:04:51   2891] |  -0.613|   -0.613|-526.279| -526.279|    75.47%|   0:00:00.0| 1451.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_3_/D    |
[03/09 15:04:51   2891] |  -0.613|   -0.613|-526.113| -526.113|    75.47%|   0:00:00.0| 1451.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_3_/D    |
[03/09 15:04:52   2892] |  -0.613|   -0.613|-526.084| -526.084|    75.47%|   0:00:01.0| 1451.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_3_/D    |
[03/09 15:04:52   2892] |  -0.613|   -0.613|-525.971| -525.971|    75.47%|   0:00:00.0| 1451.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_3_/D    |
[03/09 15:04:52   2892] |  -0.613|   -0.613|-525.932| -525.932|    75.47%|   0:00:00.0| 1451.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_3_/D    |
[03/09 15:04:52   2892] |  -0.613|   -0.613|-525.534| -525.534|    75.47%|   0:00:00.0| 1451.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_2_/D    |
[03/09 15:04:53   2892] |  -0.613|   -0.613|-525.358| -525.358|    75.47%|   0:00:01.0| 1451.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_2_/D    |
[03/09 15:04:53   2892] |  -0.613|   -0.613|-525.339| -525.339|    75.47%|   0:00:00.0| 1451.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_2_/D    |
[03/09 15:04:53   2892] |  -0.613|   -0.613|-525.315| -525.315|    75.47%|   0:00:00.0| 1451.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_2_/D    |
[03/09 15:04:53   2892] |  -0.613|   -0.613|-525.089| -525.089|    75.48%|   0:00:00.0| 1451.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_2_/D    |
[03/09 15:04:53   2892] |  -0.613|   -0.613|-525.084| -525.084|    75.48%|   0:00:00.0| 1451.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_2_/D    |
[03/09 15:04:53   2893] |  -0.613|   -0.613|-525.081| -525.081|    75.48%|   0:00:00.0| 1451.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_2_/D    |
[03/09 15:04:53   2893] |  -0.613|   -0.613|-525.041| -525.041|    75.48%|   0:00:00.0| 1451.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_2_/D    |
[03/09 15:04:54   2893] |  -0.613|   -0.613|-525.006| -525.006|    75.48%|   0:00:01.0| 1451.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_2_/D    |
[03/09 15:04:54   2893] |  -0.613|   -0.613|-525.006| -525.006|    75.48%|   0:00:00.0| 1451.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_13_/D   |
[03/09 15:04:54   2893] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 15:04:54   2893] 
[03/09 15:04:54   2893] *** Finish Core Optimize Step (cpu=0:00:34.9 real=0:00:35.0 mem=1451.1M) ***
[03/09 15:04:54   2893] 
[03/09 15:04:54   2893] *** Finished Optimize Step Cumulative (cpu=0:00:34.9 real=0:00:35.0 mem=1451.1M) ***
[03/09 15:04:54   2893] ** GigaOpt Optimizer WNS Slack -0.613 TNS Slack -525.006 Density 75.48
[03/09 15:04:54   2894] *** Starting refinePlace (0:48:14 mem=1451.1M) ***
[03/09 15:04:54   2894] Total net bbox length = 4.692e+05 (2.000e+05 2.692e+05) (ext = 1.643e+04)
[03/09 15:04:54   2894] Starting refinePlace ...
[03/09 15:04:54   2894] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 15:04:54   2894] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 15:04:54   2894] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1451.1MB) @(0:48:14 - 0:48:14).
[03/09 15:04:54   2894] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 15:04:54   2894] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1451.1MB
[03/09 15:04:54   2894] Statistics of distance of Instance movement in refine placement:
[03/09 15:04:54   2894]   maximum (X+Y) =         0.00 um
[03/09 15:04:54   2894]   mean    (X+Y) =         0.00 um
[03/09 15:04:54   2894] Summary Report:
[03/09 15:04:54   2894] Instances move: 0 (out of 31122 movable)
[03/09 15:04:54   2894] Mean displacement: 0.00 um
[03/09 15:04:54   2894] Max displacement: 0.00 um 
[03/09 15:04:54   2894] Total instances moved : 0
[03/09 15:04:54   2894] Total net bbox length = 4.692e+05 (2.000e+05 2.692e+05) (ext = 1.643e+04)
[03/09 15:04:54   2894] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1451.1MB
[03/09 15:04:54   2894] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=1451.1MB) @(0:48:14 - 0:48:14).
[03/09 15:04:54   2894] *** Finished refinePlace (0:48:14 mem=1451.1M) ***
[03/09 15:04:54   2894] Finished re-routing un-routed nets (0:00:00.0 1451.1M)
[03/09 15:04:54   2894] 
[03/09 15:04:54   2894] 
[03/09 15:04:54   2894] Density : 0.7548
[03/09 15:04:54   2894] Max route overflow : 0.0001
[03/09 15:04:54   2894] 
[03/09 15:04:54   2894] 
[03/09 15:04:54   2894] *** Finish Physical Update (cpu=0:00:00.9 real=0:00:00.0 mem=1451.1M) ***
[03/09 15:04:55   2894] ** GigaOpt Optimizer WNS Slack -0.613 TNS Slack -525.006 Density 75.48
[03/09 15:04:55   2894] **** Begin NDR-Layer Usage Statistics ****
[03/09 15:04:55   2894] Layer 7 has 328 constrained nets 
[03/09 15:04:55   2894] **** End NDR-Layer Usage Statistics ****
[03/09 15:04:55   2894] 
[03/09 15:04:55   2894] *** Finish pre-CTS Setup Fixing (cpu=0:00:36.4 real=0:00:37.0 mem=1451.1M) ***
[03/09 15:04:55   2894] 
[03/09 15:04:55   2895] End: GigaOpt TNS recovery
[03/09 15:04:55   2895] GigaOpt: WNS changes after routing: -0.551 -> -0.613 (bump = 0.062)
[03/09 15:04:55   2895] Begin: GigaOpt postEco optimization
[03/09 15:04:55   2895] Info: 1 clock net  excluded from IPO operation.
[03/09 15:04:55   2895] PhyDesignGrid: maxLocalDensity 1.00
[03/09 15:04:55   2895] #spOpts: N=65 
[03/09 15:04:57   2897] *info: 1 clock net excluded
[03/09 15:04:57   2897] *info: 2 special nets excluded.
[03/09 15:04:57   2897] *info: 258 no-driver nets excluded.
[03/09 15:04:58   2898] ** GigaOpt Optimizer WNS Slack -0.613 TNS Slack -525.006 Density 75.48
[03/09 15:04:58   2898] Optimizer WNS Pass 0
[03/09 15:04:58   2898] Active Path Group: reg2reg  
[03/09 15:04:58   2898] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 15:04:58   2898] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/09 15:04:58   2898] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 15:04:58   2898] |  -0.613|   -0.613|-525.006| -525.006|    75.48%|   0:00:00.0| 1451.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_13_/D   |
[03/09 15:05:00   2900] |  -0.608|   -0.608|-524.636| -524.636|    75.48%|   0:00:02.0| 1451.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_15_/D   |
[03/09 15:05:07   2907] |  -0.608|   -0.608|-523.913| -523.913|    75.47%|   0:00:07.0| 1451.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_15_/D   |
[03/09 15:05:08   2908] |  -0.608|   -0.608|-523.862| -523.862|    75.47%|   0:00:01.0| 1451.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_15_/D   |
[03/09 15:05:09   2909] |  -0.608|   -0.608|-525.280| -525.280|    75.49%|   0:00:01.0| 1451.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_15_/D   |
[03/09 15:05:09   2909] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 15:05:09   2909] 
[03/09 15:05:09   2909] *** Finish Core Optimize Step (cpu=0:00:10.8 real=0:00:11.0 mem=1451.1M) ***
[03/09 15:05:09   2909] 
[03/09 15:05:09   2909] *** Finished Optimize Step Cumulative (cpu=0:00:10.9 real=0:00:11.0 mem=1451.1M) ***
[03/09 15:05:09   2909] ** GigaOpt Optimizer WNS Slack -0.608 TNS Slack -525.280 Density 75.49
[03/09 15:05:09   2909] *** Starting refinePlace (0:48:30 mem=1451.1M) ***
[03/09 15:05:09   2909] Total net bbox length = 4.693e+05 (2.000e+05 2.692e+05) (ext = 1.643e+04)
[03/09 15:05:09   2909] Starting refinePlace ...
[03/09 15:05:09   2909] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 15:05:10   2909] Move report: legalization moves 7 insts, mean move: 1.31 um, max move: 3.00 um
[03/09 15:05:10   2909] 	Max move on inst (mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_4811_0): (132.80, 328.60) --> (134.00, 330.40)
[03/09 15:05:10   2909] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:01.0, mem=1451.1MB) @(0:48:30 - 0:48:30).
[03/09 15:05:10   2910] Move report: Detail placement moves 7 insts, mean move: 1.31 um, max move: 3.00 um
[03/09 15:05:10   2910] 	Max move on inst (mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_4811_0): (132.80, 328.60) --> (134.00, 330.40)
[03/09 15:05:10   2910] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1451.1MB
[03/09 15:05:10   2910] Statistics of distance of Instance movement in refine placement:
[03/09 15:05:10   2910]   maximum (X+Y) =         3.00 um
[03/09 15:05:10   2910]   inst (mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_4811_0) with max move: (132.8, 328.6) -> (134, 330.4)
[03/09 15:05:10   2910]   mean    (X+Y) =         1.31 um
[03/09 15:05:10   2910] Summary Report:
[03/09 15:05:10   2910] Instances move: 7 (out of 31134 movable)
[03/09 15:05:10   2910] Mean displacement: 1.31 um
[03/09 15:05:10   2910] Max displacement: 3.00 um (Instance: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_4811_0) (132.8, 328.6) -> (134, 330.4)
[03/09 15:05:10   2910] 	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
[03/09 15:05:10   2910] Total instances moved : 7
[03/09 15:05:10   2910] Total net bbox length = 4.693e+05 (2.000e+05 2.692e+05) (ext = 1.643e+04)
[03/09 15:05:10   2910] Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1451.1MB
[03/09 15:05:10   2910] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:01.0, mem=1451.1MB) @(0:48:30 - 0:48:30).
[03/09 15:05:10   2910] *** Finished refinePlace (0:48:30 mem=1451.1M) ***
[03/09 15:05:10   2910] Finished re-routing un-routed nets (0:00:00.0 1451.1M)
[03/09 15:05:10   2910] 
[03/09 15:05:10   2910] 
[03/09 15:05:10   2910] Density : 0.7549
[03/09 15:05:10   2910] Max route overflow : 0.0001
[03/09 15:05:10   2910] 
[03/09 15:05:10   2910] 
[03/09 15:05:10   2910] *** Finish Physical Update (cpu=0:00:00.9 real=0:00:01.0 mem=1451.1M) ***
[03/09 15:05:10   2910] ** GigaOpt Optimizer WNS Slack -0.608 TNS Slack -525.280 Density 75.49
[03/09 15:05:10   2910] **** Begin NDR-Layer Usage Statistics ****
[03/09 15:05:10   2910] Layer 7 has 325 constrained nets 
[03/09 15:05:10   2910] **** End NDR-Layer Usage Statistics ****
[03/09 15:05:10   2910] 
[03/09 15:05:10   2910] *** Finish pre-CTS Setup Fixing (cpu=0:00:12.3 real=0:00:12.0 mem=1451.1M) ***
[03/09 15:05:10   2910] 
[03/09 15:05:10   2910] End: GigaOpt postEco optimization
[03/09 15:05:10   2910] *** Steiner Routed Nets: 4.356%; Threshold: 100; Threshold for Hold: 100
[03/09 15:05:10   2910] Start to check current routing status for nets...
[03/09 15:05:10   2910] Using hname+ instead name for net compare
[03/09 15:05:10   2910] All nets are already routed correctly.
[03/09 15:05:10   2910] End to check current routing status for nets (mem=1416.8M)
[03/09 15:05:10   2910] Begin: GigaOpt Optimization in post-eco TNS mode
[03/09 15:05:10   2910] Info: 1 clock net  excluded from IPO operation.
[03/09 15:05:10   2910] PhyDesignGrid: maxLocalDensity 1.00
[03/09 15:05:10   2910] #spOpts: N=65 
[03/09 15:05:10   2910] Core basic site is core
[03/09 15:05:10   2910] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/09 15:05:13   2913] *info: 1 clock net excluded
[03/09 15:05:13   2913] *info: 2 special nets excluded.
[03/09 15:05:13   2913] *info: 258 no-driver nets excluded.
[03/09 15:05:14   2914] ** GigaOpt Optimizer WNS Slack -0.608 TNS Slack -525.280 Density 75.49
[03/09 15:05:14   2914] Optimizer TNS Opt
[03/09 15:05:14   2914] Active Path Group: reg2reg  
[03/09 15:05:14   2914] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 15:05:14   2914] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/09 15:05:14   2914] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 15:05:14   2914] |  -0.608|   -0.608|-525.280| -525.280|    75.49%|   0:00:00.0| 1451.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_15_/D   |
[03/09 15:05:16   2916] |  -0.608|   -0.608|-525.280| -525.280|    75.49%|   0:00:02.0| 1451.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_8_/D    |
[03/09 15:05:16   2916] |  -0.608|   -0.608|-525.280| -525.280|    75.49%|   0:00:00.0| 1451.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_7_/D    |
[03/09 15:05:16   2916] |  -0.608|   -0.608|-525.280| -525.280|    75.49%|   0:00:00.0| 1451.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_4_/D    |
[03/09 15:05:16   2916] |  -0.608|   -0.608|-525.219| -525.219|    75.49%|   0:00:00.0| 1451.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_3_/D    |
[03/09 15:05:16   2916] |  -0.608|   -0.608|-525.107| -525.107|    75.49%|   0:00:00.0| 1451.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_3_/D    |
[03/09 15:05:17   2917] |  -0.608|   -0.608|-525.107| -525.107|    75.49%|   0:00:01.0| 1451.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_15_/D   |
[03/09 15:05:17   2917] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 15:05:17   2917] 
[03/09 15:05:17   2917] *** Finish Core Optimize Step (cpu=0:00:02.8 real=0:00:03.0 mem=1451.1M) ***
[03/09 15:05:17   2917] 
[03/09 15:05:17   2917] *** Finished Optimize Step Cumulative (cpu=0:00:02.9 real=0:00:03.0 mem=1451.1M) ***
[03/09 15:05:17   2917] ** GigaOpt Optimizer WNS Slack -0.608 TNS Slack -525.107 Density 75.49
[03/09 15:05:17   2917] **** Begin NDR-Layer Usage Statistics ****
[03/09 15:05:17   2917] Layer 7 has 325 constrained nets 
[03/09 15:05:17   2917] **** End NDR-Layer Usage Statistics ****
[03/09 15:05:17   2917] 
[03/09 15:05:17   2917] *** Finish pre-CTS Setup Fixing (cpu=0:00:03.2 real=0:00:04.0 mem=1451.1M) ***
[03/09 15:05:17   2917] 
[03/09 15:05:17   2917] End: GigaOpt Optimization in post-eco TNS mode
[03/09 15:05:17   2917] **optDesign ... cpu = 0:47:17, real = 0:47:14, mem = 1302.3M, totSessionCpu=0:48:37 **
[03/09 15:05:17   2917] ** Profile ** Start :  cpu=0:00:00.0, mem=1302.3M
[03/09 15:05:17   2917] ** Profile ** Other data :  cpu=0:00:00.1, mem=1302.3M
[03/09 15:05:17   2917] ** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1310.3M
[03/09 15:05:18   2918] ** Profile ** DRVs :  cpu=0:00:00.5, mem=1310.3M
[03/09 15:05:18   2918] 
------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.608  | -0.608  |  0.000  |
|           TNS (ns):|-525.106 |-525.106 |  0.000  |
|    Violating Paths:|  1134   |  1134   |    0    |
|          All Paths:|  6712   |  5278   |  5570   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 75.491%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1310.3M
[03/09 15:05:18   2918] Info: 1 clock net  excluded from IPO operation.
[03/09 15:05:18   2918] 
[03/09 15:05:18   2918] Begin Power Analysis
[03/09 15:05:18   2918] 
[03/09 15:05:18   2918]     0.00V	    VSS
[03/09 15:05:18   2918]     0.90V	    VDD
[03/09 15:05:18   2918] Begin Processing Timing Library for Power Calculation
[03/09 15:05:18   2918] 
[03/09 15:05:18   2918] Begin Processing Timing Library for Power Calculation
[03/09 15:05:18   2918] 
[03/09 15:05:18   2918] 
[03/09 15:05:18   2918] 
[03/09 15:05:18   2918] Begin Processing Power Net/Grid for Power Calculation
[03/09 15:05:18   2918] 
[03/09 15:05:18   2918] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1095.71MB/1095.71MB)
[03/09 15:05:18   2918] 
[03/09 15:05:18   2918] Begin Processing Timing Window Data for Power Calculation
[03/09 15:05:18   2918] 
[03/09 15:05:18   2918] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1095.71MB/1095.71MB)
[03/09 15:05:18   2918] 
[03/09 15:05:18   2918] Begin Processing User Attributes
[03/09 15:05:18   2918] 
[03/09 15:05:18   2918] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1095.71MB/1095.71MB)
[03/09 15:05:18   2918] 
[03/09 15:05:18   2918] Begin Processing Signal Activity
[03/09 15:05:18   2918] 
[03/09 15:05:20   2920] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1096.51MB/1096.51MB)
[03/09 15:05:20   2920] 
[03/09 15:05:20   2920] Begin Power Computation
[03/09 15:05:20   2920] 
[03/09 15:05:20   2920]       ----------------------------------------------------------
[03/09 15:05:20   2920]       # of cell(s) missing both power/leakage table: 0
[03/09 15:05:20   2920]       # of cell(s) missing power table: 0
[03/09 15:05:20   2920]       # of cell(s) missing leakage table: 0
[03/09 15:05:20   2920]       # of MSMV cell(s) missing power_level: 0
[03/09 15:05:20   2920]       ----------------------------------------------------------
[03/09 15:05:20   2920] 
[03/09 15:05:20   2920] 
[03/09 15:05:23   2923] Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total)=1096.61MB/1096.61MB)
[03/09 15:05:23   2923] 
[03/09 15:05:23   2923] Begin Processing User Attributes
[03/09 15:05:23   2923] 
[03/09 15:05:23   2923] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1096.61MB/1096.61MB)
[03/09 15:05:23   2923] 
[03/09 15:05:23   2923] Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total)=1096.61MB/1096.61MB)
[03/09 15:05:23   2923] 
[03/09 15:05:24   2924]   Timing Snapshot: (REF)
[03/09 15:05:24   2924]      Weighted WNS: -0.608
[03/09 15:05:24   2924]       All  PG WNS: -0.608
[03/09 15:05:24   2924]       High PG WNS: -0.608
[03/09 15:05:24   2924]       All  PG TNS: -525.107
[03/09 15:05:24   2924]       High PG TNS: -525.107
[03/09 15:05:24   2924]          Tran DRV: 0
[03/09 15:05:24   2924]           Cap DRV: 0
[03/09 15:05:24   2924]        Fanout DRV: 0
[03/09 15:05:24   2924]            Glitch: 0
[03/09 15:05:24   2924]    Category Slack: { [L, -0.608] [H, -0.608] }
[03/09 15:05:24   2924] 
[03/09 15:05:24   2924] Begin: Power Optimization
[03/09 15:05:24   2924] PhyDesignGrid: maxLocalDensity 0.98
[03/09 15:05:24   2924] #spOpts: N=65 mergeVia=F 
[03/09 15:05:25   2926] Reclaim Optimization WNS Slack -0.608  TNS Slack -525.107 Density 75.49
[03/09 15:05:25   2926] +----------+---------+--------+--------+------------+--------+
[03/09 15:05:25   2926] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/09 15:05:25   2926] +----------+---------+--------+--------+------------+--------+
[03/09 15:05:25   2926] |    75.49%|        -|  -0.608|-525.107|   0:00:00.0| 1459.1M|
[03/09 15:05:29   2929] |    75.49%|        0|  -0.608|-525.107|   0:00:04.0| 1459.1M|
[03/09 15:05:42   2942] |    75.49%|       37|  -0.608|-525.001|   0:00:13.0| 1459.1M|
[03/09 15:06:06   2966] |    75.39%|      114|  -0.608|-524.962|   0:00:24.0| 1453.4M|
[03/09 15:06:06   2966] |    75.39%|        0|  -0.608|-524.962|   0:00:00.0| 1453.4M|
[03/09 15:06:18   2978] |    75.31%|     2029|  -0.607|-523.884|   0:00:12.0| 1458.3M|
[03/09 15:06:18   2978] +----------+---------+--------+--------+------------+--------+
[03/09 15:06:18   2978] Reclaim Optimization End WNS Slack -0.607  TNS Slack -523.884 Density 75.31
[03/09 15:06:18   2978] 
[03/09 15:06:18   2978] ** Summary: Restruct = 114 Buffer Deletion = 0 Declone = 0 Resize = 2060 **
[03/09 15:06:18   2978] --------------------------------------------------------------
[03/09 15:06:18   2978] |                                   | Total     | Sequential |
[03/09 15:06:18   2978] --------------------------------------------------------------
[03/09 15:06:18   2978] | Num insts resized                 |    1819  |       0    |
[03/09 15:06:18   2978] | Num insts undone                  |      30  |       0    |
[03/09 15:06:18   2978] | Num insts Downsized               |      95  |       0    |
[03/09 15:06:18   2978] | Num insts Samesized               |    1724  |       0    |
[03/09 15:06:18   2978] | Num insts Upsized                 |       0  |       0    |
[03/09 15:06:18   2978] | Num multiple commits+uncommits    |     181  |       -    |
[03/09 15:06:18   2978] --------------------------------------------------------------
[03/09 15:06:18   2978] **** Begin NDR-Layer Usage Statistics ****
[03/09 15:06:18   2978] Layer 7 has 325 constrained nets 
[03/09 15:06:18   2978] **** End NDR-Layer Usage Statistics ****
[03/09 15:06:18   2978] ** Finished Core Power Optimization (cpu = 0:00:53.9) (real = 0:00:54.0) **
[03/09 15:06:18   2978] Executing incremental physical updates
[03/09 15:06:18   2978] #spOpts: N=65 mergeVia=F 
[03/09 15:06:18   2978] *** Starting refinePlace (0:49:39 mem=1423.9M) ***
[03/09 15:06:18   2978] Total net bbox length = 4.689e+05 (2.000e+05 2.688e+05) (ext = 1.643e+04)
[03/09 15:06:18   2979] default core: bins with density >  0.75 =   58 % ( 334 / 576 )
[03/09 15:06:18   2979] Density distribution unevenness ratio = 9.487%
[03/09 15:06:18   2979] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1423.9MB) @(0:49:39 - 0:49:39).
[03/09 15:06:18   2979] Starting refinePlace ...
[03/09 15:06:18   2979] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 15:06:18   2979] default core: bins with density >  0.75 = 53.3 % ( 307 / 576 )
[03/09 15:06:18   2979] Density distribution unevenness ratio = 9.360%
[03/09 15:06:19   2979]   Spread Effort: high, pre-route mode, useDDP on.
[03/09 15:06:19   2979] [CPU] RefinePlace/preRPlace (cpu=0:00:00.6, real=0:00:01.0, mem=1423.9MB) @(0:49:39 - 0:49:40).
[03/09 15:06:19   2979] Move report: preRPlace moves 935 insts, mean move: 0.40 um, max move: 4.60 um
[03/09 15:06:19   2979] 	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U1144): (386.40, 411.40) --> (383.60, 413.20)
[03/09 15:06:19   2979] 	Length: 21 sites, height: 1 rows, site name: core, cell type: XNR2D4
[03/09 15:06:19   2979] wireLenOptFixPriorityInst 0 inst fixed
[03/09 15:06:19   2979] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 15:06:19   2979] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1423.9MB) @(0:49:40 - 0:49:40).
[03/09 15:06:19   2979] Move report: Detail placement moves 935 insts, mean move: 0.40 um, max move: 4.60 um
[03/09 15:06:19   2979] 	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U1144): (386.40, 411.40) --> (383.60, 413.20)
[03/09 15:06:19   2979] 	Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 1423.9MB
[03/09 15:06:19   2979] Statistics of distance of Instance movement in refine placement:
[03/09 15:06:19   2979]   maximum (X+Y) =         4.60 um
[03/09 15:06:19   2979]   inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U1144) with max move: (386.4, 411.4) -> (383.6, 413.2)
[03/09 15:06:19   2979]   mean    (X+Y) =         0.40 um
[03/09 15:06:19   2979] Total instances flipped for legalization: 30
[03/09 15:06:19   2979] Summary Report:
[03/09 15:06:19   2979] Instances move: 935 (out of 30994 movable)
[03/09 15:06:19   2979] Mean displacement: 0.40 um
[03/09 15:06:19   2979] Max displacement: 4.60 um (Instance: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U1144) (386.4, 411.4) -> (383.6, 413.2)
[03/09 15:06:19   2979] 	Length: 21 sites, height: 1 rows, site name: core, cell type: XNR2D4
[03/09 15:06:19   2979] Total instances moved : 935
[03/09 15:06:19   2979] Total net bbox length = 4.690e+05 (2.001e+05 2.689e+05) (ext = 1.643e+04)
[03/09 15:06:19   2979] Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 1423.9MB
[03/09 15:06:19   2979] [CPU] RefinePlace/total (cpu=0:00:00.9, real=0:00:01.0, mem=1423.9MB) @(0:49:39 - 0:49:40).
[03/09 15:06:19   2979] *** Finished refinePlace (0:49:40 mem=1423.9M) ***
[03/09 15:06:20   2980]   Timing Snapshot: (TGT)
[03/09 15:06:20   2980]      Weighted WNS: -0.607
[03/09 15:06:20   2980]       All  PG WNS: -0.607
[03/09 15:06:20   2980]       High PG WNS: -0.607
[03/09 15:06:20   2980]       All  PG TNS: -523.884
[03/09 15:06:20   2980]       High PG TNS: -523.884
[03/09 15:06:20   2980]          Tran DRV: 0
[03/09 15:06:20   2980]           Cap DRV: 0
[03/09 15:06:20   2980]        Fanout DRV: 0
[03/09 15:06:20   2980]            Glitch: 0
[03/09 15:06:20   2980]    Category Slack: { [L, -0.607] [H, -0.607] }
[03/09 15:06:20   2980] 
[03/09 15:06:20   2980] Checking setup slack degradation ...
[03/09 15:06:20   2980] 
[03/09 15:06:20   2980] Recovery Manager:
[03/09 15:06:20   2980]   Low  Effort WNS Jump: 0.000 (REF: -0.608, TGT: -0.607, Threshold: 0.010) - Skip
[03/09 15:06:20   2980]   High Effort WNS Jump: 0.000 (REF: -0.608, TGT: -0.607, Threshold: 0.010) - Skip
[03/09 15:06:20   2980]   Low  Effort TNS Jump: 0.000 (REF: -525.107, TGT: -523.884, Threshold: 50.000) - Skip
[03/09 15:06:20   2980]   High Effort TNS Jump: 0.000 (REF: -525.107, TGT: -523.884, Threshold: 50.000) - Skip
[03/09 15:06:20   2980] 
[03/09 15:06:21   2981] Info: 1 clock net  excluded from IPO operation.
[03/09 15:06:21   2981] PhyDesignGrid: maxLocalDensity 0.98
[03/09 15:06:21   2981] #spOpts: N=65 mergeVia=F 
[03/09 15:06:23   2983] Info: 1 clock net  excluded from IPO operation.
[03/09 15:06:24   2984] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 15:06:24   2984] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/09 15:06:24   2984] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 15:06:24   2984] |  -0.607|   -0.607|-523.884| -523.884|    75.31%|   0:00:00.0| 1458.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_15_/D   |
[03/09 15:06:25   2985] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 15:06:25   2985] 
[03/09 15:06:25   2985] *** Finish pre-CTS Optimize Step (cpu=0:00:00.9 real=0:00:01.0 mem=1458.3M) ***
[03/09 15:06:25   2985] 
[03/09 15:06:25   2985] *** Finish pre-CTS Setup Fixing (cpu=0:00:01.1 real=0:00:01.0 mem=1458.3M) ***
[03/09 15:06:25   2985] **** Begin NDR-Layer Usage Statistics ****
[03/09 15:06:25   2985] Layer 7 has 325 constrained nets 
[03/09 15:06:25   2985] **** End NDR-Layer Usage Statistics ****
[03/09 15:06:25   2985] 
[03/09 15:06:25   2985] Begin Power Analysis
[03/09 15:06:25   2985] 
[03/09 15:06:25   2985]     0.00V	    VSS
[03/09 15:06:25   2985]     0.90V	    VDD
[03/09 15:06:25   2985] Begin Processing Timing Library for Power Calculation
[03/09 15:06:25   2985] 
[03/09 15:06:25   2985] Begin Processing Timing Library for Power Calculation
[03/09 15:06:25   2985] 
[03/09 15:06:25   2985] 
[03/09 15:06:25   2985] 
[03/09 15:06:25   2985] Begin Processing Power Net/Grid for Power Calculation
[03/09 15:06:25   2985] 
[03/09 15:06:25   2985] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1151.41MB/1151.41MB)
[03/09 15:06:25   2985] 
[03/09 15:06:25   2985] Begin Processing Timing Window Data for Power Calculation
[03/09 15:06:25   2985] 
[03/09 15:06:25   2985] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1151.41MB/1151.41MB)
[03/09 15:06:25   2985] 
[03/09 15:06:25   2985] Begin Processing User Attributes
[03/09 15:06:25   2985] 
[03/09 15:06:25   2985] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1151.41MB/1151.41MB)
[03/09 15:06:25   2985] 
[03/09 15:06:25   2985] Begin Processing Signal Activity
[03/09 15:06:25   2985] 
[03/09 15:06:27   2987] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1151.99MB/1151.99MB)
[03/09 15:06:27   2987] 
[03/09 15:06:27   2987] Begin Power Computation
[03/09 15:06:27   2987] 
[03/09 15:06:27   2987]       ----------------------------------------------------------
[03/09 15:06:27   2987]       # of cell(s) missing both power/leakage table: 0
[03/09 15:06:27   2987]       # of cell(s) missing power table: 0
[03/09 15:06:27   2987]       # of cell(s) missing leakage table: 0
[03/09 15:06:27   2987]       # of MSMV cell(s) missing power_level: 0
[03/09 15:06:27   2987]       ----------------------------------------------------------
[03/09 15:06:27   2987] 
[03/09 15:06:27   2987] 
[03/09 15:06:30   2990] Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total)=1151.99MB/1151.99MB)
[03/09 15:06:30   2990] 
[03/09 15:06:30   2990] Begin Processing User Attributes
[03/09 15:06:30   2990] 
[03/09 15:06:30   2990] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1151.99MB/1151.99MB)
[03/09 15:06:30   2990] 
[03/09 15:06:30   2990] Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total)=1151.99MB/1151.99MB)
[03/09 15:06:30   2990] 
[03/09 15:06:31   2991] *** Finished Leakage Power Optimization (cpu=0:01:07, real=0:01:07, mem=1306.40M, totSessionCpu=0:49:51).
[03/09 15:06:31   2991] Extraction called for design 'core' of instances=30994 and nets=33175 using extraction engine 'preRoute' .
[03/09 15:06:31   2991] PreRoute RC Extraction called for design core.
[03/09 15:06:31   2991] RC Extraction called in multi-corner(2) mode.
[03/09 15:06:31   2991] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/09 15:06:31   2991] RCMode: PreRoute
[03/09 15:06:31   2991]       RC Corner Indexes            0       1   
[03/09 15:06:31   2991] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/09 15:06:31   2991] Resistance Scaling Factor    : 1.00000 1.00000 
[03/09 15:06:31   2991] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/09 15:06:31   2991] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/09 15:06:31   2991] Shrink Factor                : 1.00000
[03/09 15:06:31   2991] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/09 15:06:31   2991] Using capacitance table file ...
[03/09 15:06:31   2991] Initializing multi-corner capacitance tables ... 
[03/09 15:06:31   2991] Initializing multi-corner resistance tables ...
[03/09 15:06:31   2991] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1287.723M)
[03/09 15:06:31   2991] doiPBLastSyncSlave
[03/09 15:06:31   2992] #################################################################################
[03/09 15:06:31   2992] # Design Stage: PreRoute
[03/09 15:06:31   2992] # Design Name: core
[03/09 15:06:31   2992] # Design Mode: 65nm
[03/09 15:06:31   2992] # Analysis Mode: MMMC Non-OCV 
[03/09 15:06:31   2992] # Parasitics Mode: No SPEF/RCDB
[03/09 15:06:31   2992] # Signoff Settings: SI Off 
[03/09 15:06:31   2992] #################################################################################
[03/09 15:06:32   2993] AAE_INFO: 1 threads acquired from CTE.
[03/09 15:06:32   2993] Calculate delays in BcWc mode...
[03/09 15:06:32   2993] Topological Sorting (CPU = 0:00:00.1, MEM = 1292.5M, InitMEM = 1287.7M)
[03/09 15:06:36   2996] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/09 15:06:36   2996] End delay calculation. (MEM=1366.37 CPU=0:00:03.6 REAL=0:00:03.0)
[03/09 15:06:36   2996] *** CDM Built up (cpu=0:00:04.9  real=0:00:05.0  mem= 1366.4M) ***
[03/09 15:06:37   2997] 
[03/09 15:06:37   2997] Begin Power Analysis
[03/09 15:06:37   2997] 
[03/09 15:06:37   2997]     0.00V	    VSS
[03/09 15:06:37   2997]     0.90V	    VDD
[03/09 15:06:37   2997] Begin Processing Timing Library for Power Calculation
[03/09 15:06:37   2997] 
[03/09 15:06:37   2997] Begin Processing Timing Library for Power Calculation
[03/09 15:06:37   2997] 
[03/09 15:06:37   2997] 
[03/09 15:06:37   2997] 
[03/09 15:06:37   2997] Begin Processing Power Net/Grid for Power Calculation
[03/09 15:06:37   2997] 
[03/09 15:06:37   2997] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1117.75MB/1117.75MB)
[03/09 15:06:37   2997] 
[03/09 15:06:37   2997] Begin Processing Timing Window Data for Power Calculation
[03/09 15:06:37   2997] 
[03/09 15:06:37   2997] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1118.06MB/1118.06MB)
[03/09 15:06:37   2997] 
[03/09 15:06:37   2997] Begin Processing User Attributes
[03/09 15:06:37   2997] 
[03/09 15:06:37   2997] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1118.06MB/1118.06MB)
[03/09 15:06:37   2997] 
[03/09 15:06:37   2997] Begin Processing Signal Activity
[03/09 15:06:37   2997] 
[03/09 15:06:38   2999] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1118.80MB/1118.80MB)
[03/09 15:06:38   2999] 
[03/09 15:06:38   2999] Begin Power Computation
[03/09 15:06:38   2999] 
[03/09 15:06:38   2999]       ----------------------------------------------------------
[03/09 15:06:38   2999]       # of cell(s) missing both power/leakage table: 0
[03/09 15:06:38   2999]       # of cell(s) missing power table: 0
[03/09 15:06:38   2999]       # of cell(s) missing leakage table: 0
[03/09 15:06:38   2999]       # of MSMV cell(s) missing power_level: 0
[03/09 15:06:38   2999]       ----------------------------------------------------------
[03/09 15:06:38   2999] 
[03/09 15:06:38   2999] 
[03/09 15:06:42   3002] Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total)=1118.80MB/1118.80MB)
[03/09 15:06:42   3002] 
[03/09 15:06:42   3002] Begin Processing User Attributes
[03/09 15:06:42   3002] 
[03/09 15:06:42   3002] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1118.80MB/1118.80MB)
[03/09 15:06:42   3002] 
[03/09 15:06:42   3002] Ended Power Analysis: (cpu=0:00:04, real=0:00:04, mem(process/total)=1118.80MB/1118.80MB)
[03/09 15:06:42   3002] 
[03/09 15:06:42   3003] <optDesign CMD> Restore Using all VT Cells
[03/09 15:06:42   3003] Reported timing to dir ./timingReports
[03/09 15:06:42   3003] **optDesign ... cpu = 0:48:43, real = 0:48:39, mem = 1306.4M, totSessionCpu=0:50:03 **
[03/09 15:06:42   3003] ** Profile ** Start :  cpu=0:00:00.0, mem=1306.4M
[03/09 15:06:42   3003] ** Profile ** Other data :  cpu=0:00:00.1, mem=1306.4M
[03/09 15:06:43   3003] ** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1316.4M
[03/09 15:06:44   3004] ** Profile ** Total reports :  cpu=0:00:00.8, mem=1308.4M
[03/09 15:06:44   3004] ** Profile ** DRVs :  cpu=0:00:00.5, mem=1308.4M
[03/09 15:06:44   3004] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.608  | -0.608  |  0.001  |
|           TNS (ns):|-523.651 |-523.651 |  0.000  |
|    Violating Paths:|  1133   |  1133   |    0    |
|          All Paths:|  6712   |  5278   |  5570   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 75.311%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1308.4M
[03/09 15:06:44   3004] **optDesign ... cpu = 0:48:45, real = 0:48:41, mem = 1306.4M, totSessionCpu=0:50:05 **
[03/09 15:06:44   3004] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[03/09 15:06:44   3004] Type 'man IMPOPT-3195' for more detail.
[03/09 15:06:44   3004] *** Finished optDesign ***
[03/09 15:06:44   3004] 
[03/09 15:06:44   3004] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:49:06 real=  0:49:01)
[03/09 15:06:44   3004] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:03.4 real=0:00:03.4)
[03/09 15:06:44   3004] 	OPT_RUNTIME:            reclaim (count = 11): (cpu=  0:01:39 real=  0:01:39)
[03/09 15:06:44   3004] 	OPT_RUNTIME:                ofo (count =  1): (cpu=  0:02:01 real=  0:02:01)
[03/09 15:06:44   3004] 	OPT_RUNTIME:            rePlace (count =  2): (cpu=  0:03:32 real=  0:03:32)
[03/09 15:06:44   3004] 	OPT_RUNTIME:                tns (count =  4): (cpu=  0:07:56 real=  0:07:56)
[03/09 15:06:44   3004] 	OPT_RUNTIME:             tnsOpt (count =  4): (cpu=  0:07:52 real=  0:07:52)
[03/09 15:06:44   3004] 	OPT_RUNTIME:                wns (count =  2): (cpu=  0:29:40 real=  0:29:38)
[03/09 15:06:44   3004] 	OPT_RUNTIME:             wnsOpt (count =  9): (cpu=  0:29:40 real=  0:29:40)
[03/09 15:06:44   3004] 	OPT_RUNTIME:          phyUpdate (count = 14): (cpu=0:00:38.0 real=0:00:35.7)
[03/09 15:06:44   3004] 	OPT_RUNTIME:        wnsPlaceEco (count =  1): (cpu=0:00:15.6 real=0:00:15.6)
[03/09 15:06:44   3004] 	OPT_RUNTIME:          postTROpt (count =  2): (cpu=  0:03:09 real=  0:03:07)
[03/09 15:06:44   3004] 	OPT_RUNTIME:                lkg (count =  1): (cpu=  0:01:14 real=  0:01:14)
[03/09 15:06:44   3004] Info: pop threads available for lower-level modules during optimization.
[03/09 15:06:44   3004]  *** Writing scheduling file: 'scheduling_file.cts.32734' ***
[03/09 15:06:44   3004] Removing temporary dont_use automatically set for cells with technology sites with no row.
[03/09 15:06:44   3004] **place_opt_design ... cpu = 0:49:45, real = 0:49:41, mem = 1239.9M **
[03/09 15:06:44   3004] *** Finished GigaPlace ***
[03/09 15:06:44   3004] 
[03/09 15:06:44   3004] *** Summary of all messages that are not suppressed in this session:
[03/09 15:06:44   3004] Severity  ID               Count  Summary                                  
[03/09 15:06:44   3004] WARNING   IMPTS-403            1  Delay calculation was forced to extrapol...
[03/09 15:06:44   3004] WARNING   IMPEXT-3442          5  The version of the capacitance table fil...
[03/09 15:06:44   3004] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[03/09 15:06:44   3004] WARNING   IMPSP-9042           1  Scan chains were not defined, -ignoreSca...
[03/09 15:06:44   3004] WARNING   IMPOPT-3663          1  Power view is not set. First setup analy...
[03/09 15:06:44   3004] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[03/09 15:06:44   3004] WARNING   IMPOPT-7098        160  WARNING: %s is an undriven net with %d f...
[03/09 15:06:44   3004] WARNING   IMPOPT-7136          1  %s '%s' is not supported by Innovus. Set...
[03/09 15:06:44   3004] WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
[03/09 15:06:44   3004] *** Message Summary: 173 warning(s), 0 error(s)
[03/09 15:06:44   3004] 
[03/09 15:06:44   3004] <CMD> addFiller -cell {DCAP DCAP4 DCAP8 DCAP16 DCAP32} -merge true
[03/09 15:06:44   3004] #spOpts: N=65 
[03/09 15:06:44   3004] Core basic site is core
[03/09 15:06:44   3004]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[03/09 15:06:44   3004] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/09 15:06:45   3005] *INFO: Adding fillers to top-module.
[03/09 15:06:45   3005] *INFO:   Added 350 filler insts (cell DCAP32 / prefix FILLER).
[03/09 15:06:45   3005] *INFO:   Added 1221 filler insts (cell DCAP16 / prefix FILLER).
[03/09 15:06:45   3005] *INFO:   Added 2945 filler insts (cell DCAP8 / prefix FILLER).
[03/09 15:06:45   3005] *INFO:   Added 4501 filler insts (cell DCAP4 / prefix FILLER).
[03/09 15:06:45   3005] *INFO:   Added 13334 filler insts (cell DCAP / prefix FILLER).
[03/09 15:06:45   3005] *INFO: Total 22351 filler insts added - prefix FILLER (CPU: 0:00:00.6).
[03/09 15:06:45   3005] For 22351 new insts, 22351 new pwr-pin connections were made to global net 'VDD'.
[03/09 15:06:45   3005] 22351 new gnd-pin connections were made to global net 'VSS'.
[03/09 15:06:45   3005] *** Applied 2 GNC rules (cpu = 0:00:00.0)
[03/09 15:06:45   3005] For 53345 new insts, 0 new pwr-pin connection was made to global net 'VDD'.
[03/09 15:06:45   3005] 0 new gnd-pin connection was made to global net 'VSS'.
[03/09 15:06:45   3005] *** Applied 2 GNC rules (cpu = 0:00:00.0)
[03/09 15:06:45   3005] <CMD> saveDesign placement.enc
[03/09 15:06:45   3005] Writing Netlist "placement.enc.dat.tmp/core.v.gz" ...
[03/09 15:06:45   3005] Saving AAE Data ...
[03/09 15:06:45   3006] Saving scheduling_file.cts.32734 in placement.enc.dat/scheduling_file.cts
[03/09 15:06:45   3006] Saving preference file placement.enc.dat.tmp/gui.pref.tcl ...
[03/09 15:06:45   3006] Saving mode setting ...
[03/09 15:06:45   3006] Saving global file ...
[03/09 15:06:46   3006] Saving floorplan file ...
[03/09 15:06:46   3006] Saving Drc markers ...
[03/09 15:06:46   3006] ... No Drc file written since there is no markers found.
[03/09 15:06:46   3006] Saving placement file ...
[03/09 15:06:46   3006] *** Completed savePlace (cpu=0:00:00.1 real=0:00:00.0 mem=1239.9M) ***
[03/09 15:06:46   3006] Saving route file ...
[03/09 15:06:47   3006] *** Completed saveRoute (cpu=0:00:00.5 real=0:00:01.0 mem=1239.9M) ***
[03/09 15:06:47   3006] Saving DEF file ...
[03/09 15:06:47   3006] Saving rc congestion map placement.enc.dat.tmp/core.congmap.gz ...
[03/09 15:06:47   3006] **ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE
[03/09 15:06:47   3006] 
[03/09 15:06:47   3006] **ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)
[03/09 15:06:47   3006] 
[03/09 15:06:47   3006] **ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
[03/09 15:06:49   3008] Generated self-contained design placement.enc.dat.tmp
[03/09 15:06:49   3008] 
[03/09 15:06:49   3008] *** Summary of all messages that are not suppressed in this session:
[03/09 15:06:49   3008] Severity  ID               Count  Summary                                  
[03/09 15:06:49   3008] ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
[03/09 15:06:49   3008] ERROR     IMPOAX-142           2  %s                                       
[03/09 15:06:49   3008] *** Message Summary: 0 warning(s), 3 error(s)
[03/09 15:06:49   3008] 
[03/09 15:06:49   3008] <CMD> set_ccopt_property -update_io_latency false
[03/09 15:06:49   3008] <CMD> create_ccopt_clock_tree_spec -file constraints/core.ccopt
[03/09 15:06:49   3008] Creating clock tree spec for modes (timing configs): CON
[03/09 15:06:49   3008] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[03/09 15:06:50   3009] Analyzing clock structure... 
[03/09 15:06:50   3009] Analyzing clock structure done.
[03/09 15:06:50   3009] Wrote: constraints/core.ccopt
[03/09 15:06:50   3009] <CMD> ccopt_design
[03/09 15:06:50   3009] (ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
[03/09 15:06:50   3009] (ccopt_design): create_ccopt_clock_tree_spec
[03/09 15:06:50   3009] Creating clock tree spec for modes (timing configs): CON
[03/09 15:06:50   3009] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[03/09 15:06:51   3010] Analyzing clock structure... 
[03/09 15:06:52   3011] Analyzing clock structure done.
[03/09 15:06:52   3011] Extracting original clock gating for clk... 
[03/09 15:06:52   3011]   clock_tree clk contains 5024 sinks and 0 clock gates.
[03/09 15:06:52   3011]   Extraction for clk complete.
[03/09 15:06:52   3011] Extracting original clock gating for clk done.
[03/09 15:06:52   3011] Checking clock tree convergence... 
[03/09 15:06:52   3011] Checking clock tree convergence done.
[03/09 15:06:52   3011] Preferred extra space for top nets is 0
[03/09 15:06:52   3011] Preferred extra space for trunk nets is 1
[03/09 15:06:52   3011] Preferred extra space for leaf nets is 1
[03/09 15:06:52   3011] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[03/09 15:06:52   3011] Set place::cacheFPlanSiteMark to 1
[03/09 15:06:52   3011] Using CCOpt effort low.
[03/09 15:06:52   3011] #spOpts: N=65 
[03/09 15:06:52   3011] Core basic site is core
[03/09 15:06:52   3011] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/09 15:06:52   3011] Begin checking placement ... (start mem=1231.5M, init mem=1231.5M)
[03/09 15:06:52   3011] *info: Placed = 53345         
[03/09 15:06:52   3011] *info: Unplaced = 0           
[03/09 15:06:52   3011] Placement Density:98.43%(172142/174891)
[03/09 15:06:52   3011] Finished checkPlace (cpu: total=0:00:00.3, vio checks=0:00:00.1; mem=1231.5M)
[03/09 15:06:52   3011] Validating CTS configuration... 
[03/09 15:06:52   3011]   Non-default CCOpt properties:
[03/09 15:06:52   3011]   preferred_extra_space is set for at least one key
[03/09 15:06:52   3011]   route_type is set for at least one key
[03/09 15:06:52   3011]   update_io_latency: 0 (default: true)
[03/09 15:06:52   3011] setPlaceMode -congEffort medium -modulePlan false -reorderScan false -timingDriven true
[03/09 15:06:52   3011] #spOpts: N=65 
[03/09 15:06:52   3011] Core basic site is core
[03/09 15:06:52   3011] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/09 15:06:52   3011]   Route type trimming info:
[03/09 15:06:52   3011]     No route type modifications were made.
[03/09 15:06:52   3011]   Clock tree balancer configuration for clock_tree clk:
[03/09 15:06:52   3011]   Non-default CCOpt properties for clock tree clk:
[03/09 15:06:52   3011]     route_type (leaf): default_route_type_leaf (default: default)
[03/09 15:06:52   3011]     route_type (trunk): default_route_type_nonleaf (default: default)
[03/09 15:06:52   3011]     route_type (top): default_route_type_nonleaf (default: default)
[03/09 15:06:52   3011]   For power_domain auto-default and effective power_domain auto-default:
[03/09 15:06:52   3011]     Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
[03/09 15:06:52   3011]     Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[03/09 15:06:52   3011]     Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
[03/09 15:06:52   3011]     Unblocked area available for placement of any clock cells in power_domain auto-default: 192018.880um^2
[03/09 15:06:52   3011]   Top Routing info:
[03/09 15:06:52   3011]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/09 15:06:52   3011]     Unshielded; Mask Constraint: 0.
[03/09 15:06:52   3011]   Trunk Routing info:
[03/09 15:06:52   3011]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/09 15:06:52   3011]     Unshielded; Preferred extra space: 1; Mask Constraint: 0.
[03/09 15:06:52   3011]   Leaf Routing info:
[03/09 15:06:52   3011]     Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[03/09 15:06:52   3011]     Unshielded; Preferred extra space: 1; Mask Constraint: 0.
[03/09 15:06:52   3011]   Rebuilding timing graph... 
[03/09 15:06:53   3012]   Rebuilding timing graph done.
[03/09 15:06:53   3012]   For timing_corner WC:setup, late:
[03/09 15:06:53   3012]     Slew time target (leaf):    0.105ns
[03/09 15:06:53   3012]     Slew time target (trunk):   0.105ns
[03/09 15:06:53   3012]     Slew time target (top):     0.105ns
[03/09 15:06:53   3012]     Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.057ns
[03/09 15:06:53   3012]     Buffer max distance for power_domain auto-default and effective power_domain auto-default: 562.449um
[03/09 15:06:53   3012]   Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
[03/09 15:06:53   3013]     Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, maxDistance=562.449um, maxSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
[03/09 15:06:54   3013]     Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, maxDistance=460.235um, maxSlew=0.087ns, speed=6202.628um per ns, cellArea=13.298um^2 per 1000um}
[03/09 15:06:54   3013]     Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, maxDistance=441.111um, maxSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
[03/09 15:06:54   3013]   Info: CCOpt is analyzing the delay of a net driven by CKBD16/Z using a timing arc from cell CKBD16
[03/09 15:06:54   3013]   Info: CCOpt is analyzing the delay of a net driven by CKND12/ZN using a timing arc from cell CKND12
[03/09 15:06:54   3013]   Info: CCOpt is analyzing the delay of a net driven by CKLNQD16/Q using a timing arc from cell CKLNQD16
[03/09 15:06:54   3013]   Clock tree balancer configuration for skew_group clk/CON:
[03/09 15:06:54   3013]     Sources:                     pin clk
[03/09 15:06:54   3013]     Total number of sinks:       5024
[03/09 15:06:54   3013]     Delay constrained sinks:     5024
[03/09 15:06:54   3013]     Non-leaf sinks:              0
[03/09 15:06:54   3013]     Ignore pins:                 0
[03/09 15:06:54   3013]    Timing corner WC:setup.late:
[03/09 15:06:54   3013]     Skew target:                 0.057ns
[03/09 15:06:54   3013] **WARN: (IMPCCOPT-1361):	Routing info for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/09 15:06:54   3013] **WARN: (IMPCCOPT-1361):	Routing info for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/09 15:06:54   3013] **WARN: (IMPCCOPT-1361):	Routing info for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/09 15:06:54   3013]   
[03/09 15:06:54   3013]   Via Selection for Estimated Routes (rule default):
[03/09 15:06:54   3013]   
[03/09 15:06:54   3013]   ----------------------------------------------------------------
[03/09 15:06:54   3013]   Layer    Via Cell        Res.     Cap.     RC       Top of Stack
[03/09 15:06:54   3013]   Range                    (Ohm)    (fF)     (fs)     Only
[03/09 15:06:54   3013]   ----------------------------------------------------------------
[03/09 15:06:54   3013]   M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
[03/09 15:06:54   3013]   M2-M3    VIA23_1cut      1.500    0.030    0.046    false
[03/09 15:06:54   3013]   M3-M4    VIA34_1cut      1.500    0.030    0.046    false
[03/09 15:06:54   3013]   M4-M5    VIA45_1cut      1.500    0.030    0.046    false
[03/09 15:06:54   3013]   M5-M6    VIA56_1cut      1.500    0.028    0.043    false
[03/09 15:06:54   3013]   M6-M7    VIA67_1cut      0.220    0.099    0.022    false
[03/09 15:06:54   3013]   M7-M8    VIA78_1cut      0.220    0.119    0.026    false
[03/09 15:06:54   3013]   ----------------------------------------------------------------
[03/09 15:06:54   3013]   
[03/09 15:06:54   3013] Validating CTS configuration done.
[03/09 15:06:54   3013] **WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
[03/09 15:06:54   3013]  * CCOpt property update_io_latency is false
[03/09 15:06:54   3013] 
[03/09 15:06:54   3013] All good
[03/09 15:06:54   3013] Executing ccopt post-processing.
[03/09 15:06:54   3013] Synthesizing clock trees with CCOpt...
[03/09 15:06:54   3013] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/09 15:06:54   3013] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/09 15:06:54   3013] [PSP] Started earlyGlobalRoute kernel
[03/09 15:06:54   3013] [PSP] Initial Peak syMemory usage = 1296.8 MB
[03/09 15:06:54   3013] (I)       Reading DB...
[03/09 15:06:54   3013] (I)       congestionReportName   : 
[03/09 15:06:54   3013] (I)       buildTerm2TermWires    : 1
[03/09 15:06:54   3013] (I)       doTrackAssignment      : 1
[03/09 15:06:54   3013] (I)       dumpBookshelfFiles     : 0
[03/09 15:06:54   3013] (I)       numThreads             : 1
[03/09 15:06:54   3013] [NR-eagl] honorMsvRouteConstraint: false
[03/09 15:06:54   3013] (I)       honorPin               : false
[03/09 15:06:54   3013] (I)       honorPinGuide          : true
[03/09 15:06:54   3013] (I)       honorPartition         : false
[03/09 15:06:54   3013] (I)       allowPartitionCrossover: false
[03/09 15:06:54   3013] (I)       honorSingleEntry       : true
[03/09 15:06:54   3013] (I)       honorSingleEntryStrong : true
[03/09 15:06:54   3013] (I)       handleViaSpacingRule   : false
[03/09 15:06:54   3013] (I)       PDConstraint           : none
[03/09 15:06:54   3013] (I)       expBetterNDRHandling   : false
[03/09 15:06:54   3013] [NR-eagl] honorClockSpecNDR      : 0
[03/09 15:06:54   3013] (I)       routingEffortLevel     : 3
[03/09 15:06:54   3013] [NR-eagl] minRouteLayer          : 2
[03/09 15:06:54   3013] [NR-eagl] maxRouteLayer          : 2147483647
[03/09 15:06:54   3013] (I)       numRowsPerGCell        : 1
[03/09 15:06:54   3013] (I)       speedUpLargeDesign     : 0
[03/09 15:06:54   3013] (I)       speedUpBlkViolationClean: 0
[03/09 15:06:54   3013] (I)       multiThreadingTA       : 0
[03/09 15:06:54   3013] (I)       blockedPinEscape       : 1
[03/09 15:06:54   3013] (I)       blkAwareLayerSwitching : 0
[03/09 15:06:54   3013] (I)       betterClockWireModeling: 1
[03/09 15:06:54   3013] (I)       punchThroughDistance   : 500.00
[03/09 15:06:54   3013] (I)       scenicBound            : 1.15
[03/09 15:06:54   3013] (I)       maxScenicToAvoidBlk    : 100.00
[03/09 15:06:54   3013] (I)       source-to-sink ratio   : 0.00
[03/09 15:06:54   3013] (I)       targetCongestionRatioH : 1.00
[03/09 15:06:54   3013] (I)       targetCongestionRatioV : 1.00
[03/09 15:06:54   3013] (I)       layerCongestionRatio   : 0.70
[03/09 15:06:54   3013] (I)       m1CongestionRatio      : 0.10
[03/09 15:06:54   3013] (I)       m2m3CongestionRatio    : 0.70
[03/09 15:06:54   3013] (I)       localRouteEffort       : 1.00
[03/09 15:06:54   3013] (I)       numSitesBlockedByOneVia: 8.00
[03/09 15:06:54   3013] (I)       supplyScaleFactorH     : 1.00
[03/09 15:06:54   3013] (I)       supplyScaleFactorV     : 1.00
[03/09 15:06:54   3013] (I)       highlight3DOverflowFactor: 0.00
[03/09 15:06:54   3013] (I)       doubleCutViaModelingRatio: 0.00
[03/09 15:06:54   3013] (I)       blockTrack             : 
[03/09 15:06:54   3013] (I)       readTROption           : true
[03/09 15:06:54   3013] (I)       extraSpacingBothSide   : false
[03/09 15:06:54   3013] [NR-eagl] numTracksPerClockWire  : 0
[03/09 15:06:54   3013] (I)       routeSelectedNetsOnly  : false
[03/09 15:06:54   3013] (I)       before initializing RouteDB syMemory usage = 1296.8 MB
[03/09 15:06:54   3013] (I)       starting read tracks
[03/09 15:06:54   3013] (I)       build grid graph
[03/09 15:06:54   3013] (I)       build grid graph start
[03/09 15:06:54   3013] [NR-eagl] Layer1 has no routable track
[03/09 15:06:54   3013] [NR-eagl] Layer2 has single uniform track structure
[03/09 15:06:54   3013] [NR-eagl] Layer3 has single uniform track structure
[03/09 15:06:54   3013] [NR-eagl] Layer4 has single uniform track structure
[03/09 15:06:54   3013] [NR-eagl] Layer5 has single uniform track structure
[03/09 15:06:54   3013] [NR-eagl] Layer6 has single uniform track structure
[03/09 15:06:54   3013] [NR-eagl] Layer7 has single uniform track structure
[03/09 15:06:54   3013] [NR-eagl] Layer8 has single uniform track structure
[03/09 15:06:54   3013] (I)       build grid graph end
[03/09 15:06:54   3013] (I)       Layer1   numNetMinLayer=32592
[03/09 15:06:54   3013] (I)       Layer2   numNetMinLayer=0
[03/09 15:06:54   3013] (I)       Layer3   numNetMinLayer=0
[03/09 15:06:54   3013] (I)       Layer4   numNetMinLayer=0
[03/09 15:06:54   3013] (I)       Layer5   numNetMinLayer=0
[03/09 15:06:54   3013] (I)       Layer6   numNetMinLayer=0
[03/09 15:06:54   3013] (I)       Layer7   numNetMinLayer=325
[03/09 15:06:54   3013] (I)       Layer8   numNetMinLayer=0
[03/09 15:06:54   3013] (I)       numViaLayers=7
[03/09 15:06:54   3013] (I)       end build via table
[03/09 15:06:54   3013] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=18303 numBumpBlks=0 numBoundaryFakeBlks=0
[03/09 15:06:54   3013] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[03/09 15:06:54   3013] (I)       readDataFromPlaceDB
[03/09 15:06:54   3013] (I)       Read net information..
[03/09 15:06:54   3013] [NR-eagl] Read numTotalNets=32917  numIgnoredNets=0
[03/09 15:06:54   3013] (I)       Read testcase time = 0.010 seconds
[03/09 15:06:54   3013] 
[03/09 15:06:54   3013] (I)       totalPins=109308  totalGlobalPin=103561 (94.74%)
[03/09 15:06:54   3013] (I)       Model blockage into capacity
[03/09 15:06:54   3013] (I)       Read numBlocks=18303  numPreroutedWires=0  numCapScreens=0
[03/09 15:06:54   3013] (I)       blocked area on Layer1 : 0  (0.00%)
[03/09 15:06:54   3013] (I)       blocked area on Layer2 : 64844632800  (8.44%)
[03/09 15:06:54   3013] (I)       blocked area on Layer3 : 37952200000  (4.94%)
[03/09 15:06:54   3013] (I)       blocked area on Layer4 : 299960660000  (39.05%)
[03/09 15:06:54   3013] (I)       blocked area on Layer5 : 0  (0.00%)
[03/09 15:06:54   3013] (I)       blocked area on Layer6 : 0  (0.00%)
[03/09 15:06:54   3013] (I)       blocked area on Layer7 : 0  (0.00%)
[03/09 15:06:54   3013] (I)       blocked area on Layer8 : 0  (0.00%)
[03/09 15:06:54   3013] (I)       Modeling time = 0.020 seconds
[03/09 15:06:54   3013] 
[03/09 15:06:54   3013] (I)       Number of ignored nets = 0
[03/09 15:06:54   3013] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/09 15:06:54   3013] (I)       Number of clock nets = 1.  Ignored: No
[03/09 15:06:54   3013] (I)       Number of analog nets = 0.  Ignored: Yes
[03/09 15:06:54   3013] (I)       Number of special nets = 0.  Ignored: Yes
[03/09 15:06:54   3013] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/09 15:06:54   3013] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/09 15:06:54   3013] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/09 15:06:54   3013] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/09 15:06:54   3013] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/09 15:06:54   3013] [NR-eagl] There are 1 clock nets ( 0 with NDR ).
[03/09 15:06:54   3013] (I)       Before initializing earlyGlobalRoute syMemory usage = 1296.8 MB
[03/09 15:06:54   3013] (I)       Layer1  viaCost=300.00
[03/09 15:06:54   3013] (I)       Layer2  viaCost=100.00
[03/09 15:06:54   3013] (I)       Layer3  viaCost=100.00
[03/09 15:06:54   3013] (I)       Layer4  viaCost=100.00
[03/09 15:06:54   3013] (I)       Layer5  viaCost=100.00
[03/09 15:06:54   3013] (I)       Layer6  viaCost=200.00
[03/09 15:06:54   3013] (I)       Layer7  viaCost=100.00
[03/09 15:06:54   3013] (I)       ---------------------Grid Graph Info--------------------
[03/09 15:06:54   3013] (I)       routing area        :  (0, 0) - (877600, 875200)
[03/09 15:06:54   3013] (I)       core area           :  (20000, 20000) - (857600, 855200)
[03/09 15:06:54   3013] (I)       Site Width          :   400  (dbu)
[03/09 15:06:54   3013] (I)       Row Height          :  3600  (dbu)
[03/09 15:06:54   3013] (I)       GCell Width         :  3600  (dbu)
[03/09 15:06:54   3013] (I)       GCell Height        :  3600  (dbu)
[03/09 15:06:54   3013] (I)       grid                :   244   243     8
[03/09 15:06:54   3013] (I)       vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/09 15:06:54   3013] (I)       horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/09 15:06:54   3013] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/09 15:06:54   3013] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/09 15:06:54   3013] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/09 15:06:54   3013] (I)       First Track Coord   :     0   200   400   200   400   200   800  1000
[03/09 15:06:54   3013] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/09 15:06:54   3013] (I)       Total num of tracks :     0  2194  2187  2194  2187  2194   547   548
[03/09 15:06:54   3013] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/09 15:06:54   3013] (I)       --------------------------------------------------------
[03/09 15:06:54   3013] 
[03/09 15:06:54   3013] [NR-eagl] ============ Routing rule table ============
[03/09 15:06:54   3013] [NR-eagl] Rule id 0. Nets 32917 
[03/09 15:06:54   3013] [NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/09 15:06:54   3013] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/09 15:06:54   3013] [NR-eagl] ========================================
[03/09 15:06:54   3013] [NR-eagl] 
[03/09 15:06:54   3013] (I)       After initializing earlyGlobalRoute syMemory usage = 1296.8 MB
[03/09 15:06:54   3013] (I)       Loading and dumping file time : 0.30 seconds
[03/09 15:06:54   3013] (I)       ============= Initialization =============
[03/09 15:06:54   3013] (I)       total 2D Cap : 266632 = (133468 H, 133164 V)
[03/09 15:06:54   3013] [NR-eagl] Layer group 1: route 325 net(s) in layer range [7, 8]
[03/09 15:06:54   3013] (I)       ============  Phase 1a Route ============
[03/09 15:06:54   3013] (I)       Phase 1a runs 0.00 seconds
[03/09 15:06:54   3013] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[03/09 15:06:54   3013] (I)       Usage: 19442 = (7611 H, 11831 V) = (5.70% H, 8.88% V) = (1.370e+04um H, 2.130e+04um V)
[03/09 15:06:54   3013] (I)       
[03/09 15:06:54   3013] (I)       ============  Phase 1b Route ============
[03/09 15:06:54   3013] (I)       Phase 1b runs 0.00 seconds
[03/09 15:06:54   3013] (I)       Usage: 19446 = (7612 H, 11834 V) = (5.70% H, 8.89% V) = (1.370e+04um H, 2.130e+04um V)
[03/09 15:06:54   3013] (I)       
[03/09 15:06:54   3013] (I)       earlyGlobalRoute overflow of layer group 1: 0.03% H + 0.01% V. EstWL: 3.500280e+04um
[03/09 15:06:54   3013] (I)       ============  Phase 1c Route ============
[03/09 15:06:54   3013] (I)       Level2 Grid: 49 x 49
[03/09 15:06:54   3013] (I)       Phase 1c runs 0.00 seconds
[03/09 15:06:54   3013] (I)       Usage: 19446 = (7612 H, 11834 V) = (5.70% H, 8.89% V) = (1.370e+04um H, 2.130e+04um V)
[03/09 15:06:54   3013] (I)       
[03/09 15:06:54   3013] (I)       ============  Phase 1d Route ============
[03/09 15:06:54   3013] (I)       Phase 1d runs 0.01 seconds
[03/09 15:06:54   3013] (I)       Usage: 19451 = (7614 H, 11837 V) = (5.70% H, 8.89% V) = (1.371e+04um H, 2.131e+04um V)
[03/09 15:06:54   3013] (I)       
[03/09 15:06:54   3013] (I)       ============  Phase 1e Route ============
[03/09 15:06:54   3013] (I)       Phase 1e runs 0.00 seconds
[03/09 15:06:54   3013] (I)       Usage: 19451 = (7614 H, 11837 V) = (5.70% H, 8.89% V) = (1.371e+04um H, 2.131e+04um V)
[03/09 15:06:54   3013] (I)       
[03/09 15:06:54   3013] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.01% V. EstWL: 3.501180e+04um
[03/09 15:06:54   3013] [NR-eagl] 
[03/09 15:06:54   3013] (I)       dpBasedLA: time=0.00  totalOF=1815  totalVia=20428  totalWL=19451  total(Via+WL)=39879 
[03/09 15:06:54   3013] (I)       total 2D Cap : 2626827 = (1165006 H, 1461821 V)
[03/09 15:06:54   3013] [NR-eagl] Layer group 2: route 32592 net(s) in layer range [2, 8]
[03/09 15:06:54   3013] (I)       ============  Phase 1a Route ============
[03/09 15:06:54   3014] (I)       Phase 1a runs 0.08 seconds
[03/09 15:06:54   3014] (I)       blkAvoiding Routing :  time=0.02  numBlkSegs=0
[03/09 15:06:54   3014] (I)       Usage: 307283 = (134105 H, 173178 V) = (11.51% H, 11.85% V) = (2.414e+05um H, 3.117e+05um V)
[03/09 15:06:54   3014] (I)       
[03/09 15:06:54   3014] (I)       ============  Phase 1b Route ============
[03/09 15:06:54   3014] (I)       Phase 1b runs 0.01 seconds
[03/09 15:06:54   3014] (I)       Usage: 307294 = (134112 H, 173182 V) = (11.51% H, 11.85% V) = (2.414e+05um H, 3.117e+05um V)
[03/09 15:06:54   3014] (I)       
[03/09 15:06:54   3014] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 5.181174e+05um
[03/09 15:06:54   3014] (I)       ============  Phase 1c Route ============
[03/09 15:06:54   3014] (I)       Level2 Grid: 49 x 49
[03/09 15:06:54   3014] (I)       Phase 1c runs 0.01 seconds
[03/09 15:06:54   3014] (I)       Usage: 307294 = (134112 H, 173182 V) = (11.51% H, 11.85% V) = (2.414e+05um H, 3.117e+05um V)
[03/09 15:06:54   3014] (I)       
[03/09 15:06:54   3014] (I)       ============  Phase 1d Route ============
[03/09 15:06:54   3014] (I)       Phase 1d runs 0.07 seconds
[03/09 15:06:54   3014] (I)       Usage: 307302 = (134119 H, 173183 V) = (11.51% H, 11.85% V) = (2.414e+05um H, 3.117e+05um V)
[03/09 15:06:54   3014] (I)       
[03/09 15:06:54   3014] (I)       ============  Phase 1e Route ============
[03/09 15:06:54   3014] (I)       Phase 1e runs 0.00 seconds
[03/09 15:06:54   3014] (I)       Usage: 307302 = (134119 H, 173183 V) = (11.51% H, 11.85% V) = (2.414e+05um H, 3.117e+05um V)
[03/09 15:06:54   3014] (I)       
[03/09 15:06:54   3014] [NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 5.181318e+05um
[03/09 15:06:54   3014] [NR-eagl] 
[03/09 15:06:55   3014] (I)       dpBasedLA: time=0.09  totalOF=6018  totalVia=200265  totalWL=287850  total(Via+WL)=488115 
[03/09 15:06:55   3014] (I)       ============  Phase 1l Route ============
[03/09 15:06:55   3014] (I)       Total Global Routing Runtime: 0.46 seconds
[03/09 15:06:55   3014] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/09 15:06:55   3014] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/09 15:06:55   3014] (I)       
[03/09 15:06:55   3014] (I)       ============= track Assignment ============
[03/09 15:06:55   3014] (I)       extract Global 3D Wires
[03/09 15:06:55   3014] (I)       Extract Global WL : time=0.02
[03/09 15:06:55   3014] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/09 15:06:55   3014] (I)       Initialization real time=0.01 seconds
[03/09 15:06:55   3014] (I)       Kernel real time=0.38 seconds
[03/09 15:06:55   3014] (I)       End Greedy Track Assignment
[03/09 15:06:55   3014] [NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 109065
[03/09 15:06:55   3014] [NR-eagl] Layer2(M2)(V) length: 1.886951e+05um, number of vias: 154042
[03/09 15:06:55   3014] [NR-eagl] Layer3(M3)(H) length: 2.086084e+05um, number of vias: 12465
[03/09 15:06:55   3014] [NR-eagl] Layer4(M4)(V) length: 7.769865e+04um, number of vias: 7108
[03/09 15:06:55   3014] [NR-eagl] Layer5(M5)(H) length: 2.840342e+04um, number of vias: 5710
[03/09 15:06:55   3014] [NR-eagl] Layer6(M6)(V) length: 3.416022e+04um, number of vias: 2822
[03/09 15:06:55   3014] [NR-eagl] Layer7(M7)(H) length: 1.424230e+04um, number of vias: 3254
[03/09 15:06:55   3014] [NR-eagl] Layer8(M8)(V) length: 2.252880e+04um, number of vias: 0
[03/09 15:06:55   3014] [NR-eagl] Total length: 5.743369e+05um, number of vias: 294466
[03/09 15:06:55   3014] [NR-eagl] End Peak syMemory usage = 1239.5 MB
[03/09 15:06:55   3014] [NR-eagl] Early Global Router Kernel+IO runtime : 1.41 seconds
[03/09 15:06:55   3014] setPlaceMode -congEffort medium -modulePlan false -reorderScan false -timingDriven true
[03/09 15:06:55   3015] #spOpts: N=65 
[03/09 15:06:55   3015] Core basic site is core
[03/09 15:06:55   3015] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/09 15:06:55   3015] Validating CTS configuration... 
[03/09 15:06:55   3015]   Non-default CCOpt properties:
[03/09 15:06:55   3015]   cts_merge_clock_gates is set for at least one key
[03/09 15:06:55   3015]   cts_merge_clock_logic is set for at least one key
[03/09 15:06:55   3015]   preferred_extra_space is set for at least one key
[03/09 15:06:55   3015]   route_type is set for at least one key
[03/09 15:06:55   3015]   update_io_latency: 0 (default: true)
[03/09 15:06:55   3015]   Route type trimming info:
[03/09 15:06:55   3015]     No route type modifications were made.
[03/09 15:06:55   3015]   Clock tree balancer configuration for clock_tree clk:
[03/09 15:06:55   3015]   Non-default CCOpt properties for clock tree clk:
[03/09 15:06:55   3015]     cts_merge_clock_gates: true (default: false)
[03/09 15:06:55   3015]     cts_merge_clock_logic: true (default: false)
[03/09 15:06:55   3015]     route_type (leaf): default_route_type_leaf (default: default)
[03/09 15:06:55   3015]     route_type (trunk): default_route_type_nonleaf (default: default)
[03/09 15:06:55   3015]     route_type (top): default_route_type_nonleaf (default: default)
[03/09 15:06:55   3015]   For power_domain auto-default and effective power_domain auto-default:
[03/09 15:06:55   3015]     Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
[03/09 15:06:55   3015]     Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[03/09 15:06:55   3015]     Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
[03/09 15:06:55   3015]     Unblocked area available for placement of any clock cells in power_domain auto-default: 192018.880um^2
[03/09 15:06:55   3015]   Top Routing info:
[03/09 15:06:55   3015]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/09 15:06:55   3015]     Unshielded; Mask Constraint: 0.
[03/09 15:06:55   3015]   Trunk Routing info:
[03/09 15:06:55   3015]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/09 15:06:55   3015]     Unshielded; Preferred extra space: 1; Mask Constraint: 0.
[03/09 15:06:55   3015]   Leaf Routing info:
[03/09 15:06:55   3015]     Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[03/09 15:06:55   3015]     Unshielded; Preferred extra space: 1; Mask Constraint: 0.
[03/09 15:06:55   3015] Updating RC grid for preRoute extraction ...
[03/09 15:06:55   3015] Initializing multi-corner capacitance tables ... 
[03/09 15:06:56   3015] Initializing multi-corner resistance tables ...
[03/09 15:06:56   3015]   Rebuilding timing graph... 
[03/09 15:06:56   3015]   Rebuilding timing graph done.
[03/09 15:06:56   3015]   For timing_corner WC:setup, late:
[03/09 15:06:56   3015]     Slew time target (leaf):    0.105ns
[03/09 15:06:56   3015]     Slew time target (trunk):   0.105ns
[03/09 15:06:56   3015]     Slew time target (top):     0.105ns
[03/09 15:06:56   3015]     Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.057ns
[03/09 15:06:56   3015]     Buffer max distance for power_domain auto-default and effective power_domain auto-default: 562.449um
[03/09 15:06:56   3015]   Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
[03/09 15:06:56   3015]     Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, maxDistance=562.449um, maxSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
[03/09 15:06:56   3015]     Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, maxDistance=460.235um, maxSlew=0.087ns, speed=6202.628um per ns, cellArea=13.298um^2 per 1000um}
[03/09 15:06:56   3016]     Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, maxDistance=441.111um, maxSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
[03/09 15:06:56   3016]   Clock tree balancer configuration for skew_group clk/CON:
[03/09 15:06:56   3016]     Sources:                     pin clk
[03/09 15:06:56   3016]     Total number of sinks:       5024
[03/09 15:06:56   3016]     Delay constrained sinks:     5024
[03/09 15:06:56   3016]     Non-leaf sinks:              0
[03/09 15:06:56   3016]     Ignore pins:                 0
[03/09 15:06:56   3016]    Timing corner WC:setup.late:
[03/09 15:06:56   3016]     Skew target:                 0.057ns
[03/09 15:06:56   3016] **WARN: (IMPCCOPT-1361):	Routing info for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/09 15:06:56   3016] **WARN: (IMPCCOPT-1361):	Routing info for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/09 15:06:56   3016] **WARN: (IMPCCOPT-1361):	Routing info for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/09 15:06:56   3016]   
[03/09 15:06:56   3016]   Via Selection for Estimated Routes (rule default):
[03/09 15:06:56   3016]   
[03/09 15:06:56   3016]   ----------------------------------------------------------------
[03/09 15:06:56   3016]   Layer    Via Cell        Res.     Cap.     RC       Top of Stack
[03/09 15:06:56   3016]   Range                    (Ohm)    (fF)     (fs)     Only
[03/09 15:06:56   3016]   ----------------------------------------------------------------
[03/09 15:06:56   3016]   M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
[03/09 15:06:56   3016]   M2-M3    VIA23_1cut      1.500    0.030    0.046    false
[03/09 15:06:56   3016]   M3-M4    VIA34_1cut      1.500    0.030    0.046    false
[03/09 15:06:56   3016]   M4-M5    VIA45_1cut      1.500    0.030    0.046    false
[03/09 15:06:56   3016]   M5-M6    VIA56_1cut      1.500    0.028    0.043    false
[03/09 15:06:56   3016]   M6-M7    VIA67_1cut      0.220    0.099    0.022    false
[03/09 15:06:56   3016]   M7-M8    VIA78_1cut      0.220    0.119    0.026    false
[03/09 15:06:56   3016]   ----------------------------------------------------------------
[03/09 15:06:56   3016]   
[03/09 15:06:56   3016] Validating CTS configuration done.
[03/09 15:06:56   3016] Adding driver cell for primary IO roots...
[03/09 15:06:56   3016] Maximizing clock DAG abstraction... 
[03/09 15:06:56   3016] Maximizing clock DAG abstraction done.
[03/09 15:06:56   3016] Synthesizing clock trees... #spOpts: N=65 
[03/09 15:06:57   3016] 
[03/09 15:06:57   3016]   Merging duplicate siblings in DAG... 
[03/09 15:06:57   3016]     Resynthesising clock tree into netlist... 
[03/09 15:06:57   3016]     Resynthesising clock tree into netlist done.
[03/09 15:06:57   3016]     Summary of the merge of duplicate siblings
[03/09 15:06:57   3016]     
[03/09 15:06:57   3016]     ----------------------------------------------------------
[03/09 15:06:57   3016]     Description                          Number of occurrences
[03/09 15:06:57   3016]     ----------------------------------------------------------
[03/09 15:06:57   3016]     Total clock gates                              0
[03/09 15:06:57   3016]     Globally unique enables                        0
[03/09 15:06:57   3016]     Potentially mergeable clock gates              0
[03/09 15:06:57   3016]     Actually merged                                0
[03/09 15:06:57   3016]     ----------------------------------------------------------
[03/09 15:06:57   3016]     
[03/09 15:06:57   3016]     
[03/09 15:06:57   3016]     Disconnecting clock tree from netlist... 
[03/09 15:06:57   3016]     Disconnecting clock tree from netlist done.
[03/09 15:06:57   3016]   Merging duplicate siblings in DAG done.
[03/09 15:06:57   3016]   Clustering... 
[03/09 15:06:57   3016]     Clock DAG stats before clustering:
[03/09 15:06:57   3016]       cell counts    : b=0, i=0, cg=0, l=0, total=0
[03/09 15:06:57   3016]       cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
[03/09 15:06:57   3016]     Clustering clock_tree clk... 
[03/09 15:06:57   3016]       Creating channel graph for ccopt_3_8... 
[03/09 15:06:57   3016]       Creating channel graph for ccopt_3_8 done.
[03/09 15:06:57   3016]       Creating channel graph for ccopt_3_4_available_3_8... 
[03/09 15:06:57   3016]       Creating channel graph for ccopt_3_4_available_3_8 done.
[03/09 15:06:57   3016]       Rebuilding timing graph... 
[03/09 15:06:57   3016]       Rebuilding timing graph done.
[03/09 15:07:03   3022]     Clustering clock_tree clk done.
[03/09 15:07:03   3022]     Clock DAG stats after bottom-up phase:
[03/09 15:07:03   3022]       cell counts    : b=91, i=0, cg=0, l=0, total=91
[03/09 15:07:03   3022]       cell areas     : b=917.280um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=917.280um^2
[03/09 15:07:03   3022]     Legalizing clock trees... 
[03/09 15:07:03   3022]       Resynthesising clock tree into netlist... 
[03/09 15:07:03   3022]       Resynthesising clock tree into netlist done.
[03/09 15:07:03   3023] #spOpts: N=65 
[03/09 15:07:03   3023] *** Starting refinePlace (0:50:23 mem=1294.0M) ***
[03/09 15:07:03   3023] Total net bbox length = 4.770e+05 (2.043e+05 2.727e+05) (ext = 1.657e+04)
[03/09 15:07:03   3023] Starting refinePlace ...
[03/09 15:07:03   3023] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 15:07:03   3023] default core: bins with density >  0.75 = 91.8 % ( 529 / 576 )
[03/09 15:07:03   3023] Density distribution unevenness ratio = 0.415%
[03/09 15:07:05   3024]   Spread Effort: high, standalone mode, useDDP on.
[03/09 15:07:05   3024] [CPU] RefinePlace/preRPlace (cpu=0:00:01.4, real=0:00:02.0, mem=1294.0MB) @(0:50:23 - 0:50:25).
[03/09 15:07:05   3024] Move report: preRPlace moves 21473 insts, mean move: 0.95 um, max move: 13.20 um
[03/09 15:07:05   3024] 	Max move on inst (FILLER_8171): (119.80, 118.00) --> (122.20, 107.20)
[03/09 15:07:05   3024] 	Length: 3 sites, height: 1 rows, site name: core, cell type: DCAP
[03/09 15:07:05   3024] wireLenOptFixPriorityInst 5024 inst fixed
[03/09 15:07:05   3024] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 15:07:05   3024] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=1294.0MB) @(0:50:25 - 0:50:25).
[03/09 15:07:05   3024] Move report: Detail placement moves 21473 insts, mean move: 0.95 um, max move: 13.20 um
[03/09 15:07:05   3024] 	Max move on inst (FILLER_8171): (119.80, 118.00) --> (122.20, 107.20)
[03/09 15:07:05   3024] 	Runtime: CPU: 0:00:01.8 REAL: 0:00:02.0 MEM: 1294.0MB
[03/09 15:07:05   3024] Statistics of distance of Instance movement in refine placement:
[03/09 15:07:05   3024]   maximum (X+Y) =         9.80 um
[03/09 15:07:05   3024]   inst (psum_mem_instance/FE_OFC1403_n1799) with max move: (218, 116.2) -> (226, 118)
[03/09 15:07:05   3024]   mean    (X+Y) =         0.86 um
[03/09 15:07:05   3024] Summary Report:
[03/09 15:07:05   3024] Instances move: 11371 (out of 31085 movable)
[03/09 15:07:05   3024] Mean displacement: 0.86 um
[03/09 15:07:05   3024] Max displacement: 9.80 um (Instance: psum_mem_instance/FE_OFC1403_n1799) (218, 116.2) -> (226, 118)
[03/09 15:07:05   3024] 	Length: 4 sites, height: 1 rows, site name: core, cell type: CKBD0
[03/09 15:07:05   3024] Total instances moved : 11371
[03/09 15:07:05   3024] Total net bbox length = 4.813e+05 (2.078e+05 2.736e+05) (ext = 1.656e+04)
[03/09 15:07:05   3024] Runtime: CPU: 0:00:01.8 REAL: 0:00:02.0 MEM: 1294.0MB
[03/09 15:07:05   3024] [CPU] RefinePlace/total (cpu=0:00:01.8, real=0:00:02.0, mem=1294.0MB) @(0:50:23 - 0:50:25).
[03/09 15:07:05   3024] *** Finished refinePlace (0:50:25 mem=1294.0M) ***
[03/09 15:07:05   3025] #spOpts: N=65 
[03/09 15:07:05   3025]       Disconnecting clock tree from netlist... 
[03/09 15:07:05   3025]       Disconnecting clock tree from netlist done.
[03/09 15:07:05   3025] #spOpts: N=65 
[03/09 15:07:05   3025]       Rebuilding timing graph... 
[03/09 15:07:06   3025]       Rebuilding timing graph done.
[03/09 15:07:06   3025]       
[03/09 15:07:06   3025]       Clock tree legalization - Histogram:
[03/09 15:07:06   3025]       ====================================
[03/09 15:07:06   3025]       
[03/09 15:07:06   3025]       --------------------------------
[03/09 15:07:06   3025]       Movement (um)    Number of cells
[03/09 15:07:06   3025]       --------------------------------
[03/09 15:07:06   3025]       [3.6,3.96)             13
[03/09 15:07:06   3025]       [3.96,4.32)             0
[03/09 15:07:06   3025]       [4.32,4.68)             0
[03/09 15:07:06   3025]       [4.68,5.04)             0
[03/09 15:07:06   3025]       [5.04,5.4)              0
[03/09 15:07:06   3025]       [5.4,5.76)              0
[03/09 15:07:06   3025]       [5.76,6.12)             0
[03/09 15:07:06   3025]       [6.12,6.48)             0
[03/09 15:07:06   3025]       [6.48,6.84)             1
[03/09 15:07:06   3025]       [6.84,7.2)              2
[03/09 15:07:06   3025]       --------------------------------
[03/09 15:07:06   3025]       
[03/09 15:07:06   3025]       
[03/09 15:07:06   3025]       Clock tree legalization - Top 10 Movements:
[03/09 15:07:06   3025]       ===========================================
[03/09 15:07:06   3025]       
[03/09 15:07:06   3025]       --------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/09 15:07:06   3025]       Movement (um)    Desired              Achieved             Node
[03/09 15:07:06   3025]                        location             location             
[03/09 15:07:06   3025]       --------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/09 15:07:06   3025]            7.2         (219.507,188.917)    (219.507,181.718)    ccl clock buffer, uid:A1710b (a lib_cell CKBD16) at (217.000,181.000), in power domain auto-default
[03/09 15:07:06   3025]            7.2         (219.507,188.917)    (219.507,196.118)    ccl clock buffer, uid:A1711b (a lib_cell CKBD16) at (217.000,195.400), in power domain auto-default
[03/09 15:07:06   3025]            6.6         (220.507,188.917)    (227.107,188.917)    ccl clock buffer, uid:A16fa7 (a lib_cell CKBD16) at (224.600,188.200), in power domain auto-default
[03/09 15:07:06   3025]            3.6         (219.507,188.917)    (219.507,192.518)    ccl clock buffer, uid:A17109 (a lib_cell CKBD16) at (217.000,191.800), in power domain auto-default
[03/09 15:07:06   3025]            3.6         (148.708,138.518)    (148.708,142.118)    ccl clock buffer, uid:A17108 (a lib_cell CKBD16) at (146.200,141.400), in power domain auto-default
[03/09 15:07:06   3025]            3.6         (219.507,127.718)    (219.507,131.317)    ccl clock buffer, uid:A17107 (a lib_cell CKBD16) at (217.000,130.600), in power domain auto-default
[03/09 15:07:06   3025]            3.6         (130.708,196.118)    (130.708,192.518)    ccl clock buffer, uid:A17106 (a lib_cell CKBD16) at (128.200,191.800), in power domain auto-default
[03/09 15:07:06   3025]            3.6         (313.507,250.118)    (317.108,250.118)    ccl clock buffer, uid:A170dc (a lib_cell CKBD16) at (314.600,249.400), in power domain auto-default
[03/09 15:07:06   3025]            3.6         (145.107,318.517)    (145.107,322.118)    ccl clock buffer, uid:A170ee (a lib_cell CKBD16) at (142.600,321.400), in power domain auto-default
[03/09 15:07:06   3025]            3.6         (145.107,314.918)    (145.107,318.517)    ccl clock buffer, uid:A170dd (a lib_cell CKBD16) at (142.600,317.800), in power domain auto-default
[03/09 15:07:06   3025]       --------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/09 15:07:06   3025]       
[03/09 15:07:06   3025]     Legalizing clock trees done.
[03/09 15:07:06   3026]     Clock DAG stats after 'Clustering':
[03/09 15:07:06   3026]       cell counts    : b=91, i=0, cg=0, l=0, total=91
[03/09 15:07:06   3026]       cell areas     : b=917.280um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=917.280um^2
[03/09 15:07:06   3026]       gate capacitance : top=0.000pF, trunk=0.500pF, leaf=4.579pF, total=5.079pF
[03/09 15:07:06   3026]       wire capacitance : top=0.000pF, trunk=0.471pF, leaf=4.013pF, total=4.483pF
[03/09 15:07:06   3026]       wire lengths   : top=0.000um, trunk=2949.513um, leaf=20961.518um, total=23911.030um
[03/09 15:07:06   3026]       sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/09 15:07:06   3026]     Clock DAG net violations after 'Clustering':none
[03/09 15:07:06   3026]     Clock tree state after 'Clustering':
[03/09 15:07:06   3026]       clock_tree clk: worst slew is leaf(0.097),trunk(0.099),top(nil), margined worst slew is leaf(0.097),trunk(0.099),top(nil)
[03/09 15:07:06   3026]       skew_group clk/CON: insertion delay [min=0.329, max=0.433, avg=0.368, sd=0.024], skew [0.104 vs 0.057*, 79% {0.333, 0.361, 0.390}] (wid=0.024 ws=0.014) (gid=0.414 gs=0.099)
[03/09 15:07:06   3026]     Clock network insertion delays are now [0.329ns, 0.433ns] average 0.368ns std.dev 0.024ns
[03/09 15:07:06   3026]   Clustering done.
[03/09 15:07:06   3026]   Resynthesising clock tree into netlist... 
[03/09 15:07:06   3026]   Resynthesising clock tree into netlist done.
[03/09 15:07:06   3026]   Updating congestion map to accurately time the clock tree... 
[03/09 15:07:07   3026]     Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'core' of instances=53436 and nets=37302 using extraction engine 'preRoute' .
[03/09 15:07:07   3026] PreRoute RC Extraction called for design core.
[03/09 15:07:07   3026] RC Extraction called in multi-corner(2) mode.
[03/09 15:07:07   3026] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/09 15:07:07   3026] RCMode: PreRoute
[03/09 15:07:07   3026]       RC Corner Indexes            0       1   
[03/09 15:07:07   3026] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/09 15:07:07   3026] Resistance Scaling Factor    : 1.00000 1.00000 
[03/09 15:07:07   3026] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/09 15:07:07   3026] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/09 15:07:07   3026] Shrink Factor                : 1.00000
[03/09 15:07:07   3026] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/09 15:07:07   3026] Using capacitance table file ...
[03/09 15:07:07   3026] Updating RC grid for preRoute extraction ...
[03/09 15:07:07   3026] Initializing multi-corner capacitance tables ... 
[03/09 15:07:07   3026] Initializing multi-corner resistance tables ...
[03/09 15:07:07   3027] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1237.129M)
[03/09 15:07:07   3027] 
[03/09 15:07:07   3027]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[03/09 15:07:07   3027]   Updating congestion map to accurately time the clock tree done.
[03/09 15:07:07   3027]   Disconnecting clock tree from netlist... 
[03/09 15:07:07   3027]   Disconnecting clock tree from netlist done.
[03/09 15:07:07   3027]   Rebuilding timing graph... 
[03/09 15:07:07   3027]   Rebuilding timing graph done.
[03/09 15:07:08   3027]   Rebuilding timing graph Clock DAG stats After congestion update:
[03/09 15:07:08   3027]   Rebuilding timing graph   cell counts    : b=91, i=0, cg=0, l=0, total=91
[03/09 15:07:08   3027]   Rebuilding timing graph   cell areas     : b=917.280um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=917.280um^2
[03/09 15:07:08   3027]   Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.500pF, leaf=4.579pF, total=5.079pF
[03/09 15:07:08   3027]   Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.473pF, leaf=4.023pF, total=4.496pF
[03/09 15:07:08   3027]   Rebuilding timing graph   wire lengths   : top=0.000um, trunk=2949.513um, leaf=20961.518um, total=23911.030um
[03/09 15:07:08   3027]   Rebuilding timing graph   sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/09 15:07:08   3027]   Rebuilding timing graph Clock DAG net violations After congestion update:none
[03/09 15:07:08   3027]   Clock tree state After congestion update:
[03/09 15:07:08   3027]     clock_tree clk: worst slew is leaf(0.097),trunk(0.100),top(nil), margined worst slew is leaf(0.097),trunk(0.100),top(nil)
[03/09 15:07:08   3027]     skew_group clk/CON: insertion delay [min=0.330, max=0.433, avg=0.368, sd=0.024], skew [0.104 vs 0.057*, 79% {0.333, 0.361, 0.390}] (wid=0.024 ws=0.014) (gid=0.414 gs=0.099)
[03/09 15:07:08   3027]   Clock network insertion delays are now [0.330ns, 0.433ns] average 0.368ns std.dev 0.024ns
[03/09 15:07:08   3027]   Fixing clock tree slew time and max cap violations... 
[03/09 15:07:08   3027]     Fixing clock tree overload: 
[03/09 15:07:08   3027]     Fixing clock tree overload: .
[03/09 15:07:08   3027]     Fixing clock tree overload: ..
[03/09 15:07:08   3027]     Fixing clock tree overload: ...
[03/09 15:07:08   3027]     Fixing clock tree overload: ... 20% 
[03/09 15:07:08   3027]     Fixing clock tree overload: ... 20% .
[03/09 15:07:08   3027]     Fixing clock tree overload: ... 20% ..
[03/09 15:07:08   3027]     Fixing clock tree overload: ... 20% ...
[03/09 15:07:08   3027]     Fixing clock tree overload: ... 20% ... 40% 
[03/09 15:07:08   3027]     Fixing clock tree overload: ... 20% ... 40% .
[03/09 15:07:08   3027]     Fixing clock tree overload: ... 20% ... 40% ..
[03/09 15:07:08   3027]     Fixing clock tree overload: ... 20% ... 40% ...
[03/09 15:07:08   3027]     Fixing clock tree overload: ... 20% ... 40% ... 60% 
[03/09 15:07:08   3027]     Fixing clock tree overload: ... 20% ... 40% ... 60% .
[03/09 15:07:08   3027]     Fixing clock tree overload: ... 20% ... 40% ... 60% ..
[03/09 15:07:08   3027]     Fixing clock tree overload: ... 20% ... 40% ... 60% ...
[03/09 15:07:08   3027]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
[03/09 15:07:08   3027]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
[03/09 15:07:08   3027]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
[03/09 15:07:08   3027]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
[03/09 15:07:08   3027]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
[03/09 15:07:08   3027]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[03/09 15:07:08   3027]       cell counts    : b=91, i=0, cg=0, l=0, total=91
[03/09 15:07:08   3027]       cell areas     : b=917.280um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=917.280um^2
[03/09 15:07:08   3027]       gate capacitance : top=0.000pF, trunk=0.500pF, leaf=4.579pF, total=5.079pF
[03/09 15:07:08   3027]       wire capacitance : top=0.000pF, trunk=0.473pF, leaf=4.023pF, total=4.496pF
[03/09 15:07:08   3027]       wire lengths   : top=0.000um, trunk=2949.513um, leaf=20961.518um, total=23911.030um
[03/09 15:07:08   3027]       sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/09 15:07:08   3027]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations':none
[03/09 15:07:08   3027]     Clock tree state after 'Fixing clock tree slew time and max cap violations':
[03/09 15:07:08   3027]       clock_tree clk: worst slew is leaf(0.097),trunk(0.100),top(nil), margined worst slew is leaf(0.097),trunk(0.100),top(nil)
[03/09 15:07:08   3027]       skew_group clk/CON: insertion delay [min=0.330, max=0.433, avg=0.368, sd=0.024], skew [0.104 vs 0.057*, 79% {0.333, 0.361, 0.390}] (wid=0.024 ws=0.014) (gid=0.414 gs=0.099)
[03/09 15:07:08   3027]     Clock network insertion delays are now [0.330ns, 0.433ns] average 0.368ns std.dev 0.024ns
[03/09 15:07:08   3027]   Fixing clock tree slew time and max cap violations done.
[03/09 15:07:08   3027]   Fixing clock tree slew time and max cap violations - detailed pass... 
[03/09 15:07:08   3027]     Fixing clock tree overload: 
[03/09 15:07:08   3027]     Fixing clock tree overload: .
[03/09 15:07:08   3027]     Fixing clock tree overload: ..
[03/09 15:07:08   3027]     Fixing clock tree overload: ...
[03/09 15:07:08   3027]     Fixing clock tree overload: ... 20% 
[03/09 15:07:08   3027]     Fixing clock tree overload: ... 20% .
[03/09 15:07:08   3027]     Fixing clock tree overload: ... 20% ..
[03/09 15:07:08   3027]     Fixing clock tree overload: ... 20% ...
[03/09 15:07:08   3027]     Fixing clock tree overload: ... 20% ... 40% 
[03/09 15:07:08   3027]     Fixing clock tree overload: ... 20% ... 40% .
[03/09 15:07:08   3027]     Fixing clock tree overload: ... 20% ... 40% ..
[03/09 15:07:08   3027]     Fixing clock tree overload: ... 20% ... 40% ...
[03/09 15:07:08   3027]     Fixing clock tree overload: ... 20% ... 40% ... 60% 
[03/09 15:07:08   3027]     Fixing clock tree overload: ... 20% ... 40% ... 60% .
[03/09 15:07:08   3027]     Fixing clock tree overload: ... 20% ... 40% ... 60% ..
[03/09 15:07:08   3027]     Fixing clock tree overload: ... 20% ... 40% ... 60% ...
[03/09 15:07:08   3027]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
[03/09 15:07:08   3027]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
[03/09 15:07:08   3027]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
[03/09 15:07:08   3027]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
[03/09 15:07:08   3027]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
[03/09 15:07:08   3027]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[03/09 15:07:08   3027]       cell counts    : b=91, i=0, cg=0, l=0, total=91
[03/09 15:07:08   3027]       cell areas     : b=917.280um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=917.280um^2
[03/09 15:07:08   3027]       gate capacitance : top=0.000pF, trunk=0.500pF, leaf=4.579pF, total=5.079pF
[03/09 15:07:08   3027]       wire capacitance : top=0.000pF, trunk=0.473pF, leaf=4.023pF, total=4.496pF
[03/09 15:07:08   3027]       wire lengths   : top=0.000um, trunk=2949.513um, leaf=20961.518um, total=23911.030um
[03/09 15:07:08   3027]       sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/09 15:07:08   3027]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass':none
[03/09 15:07:08   3027]     Clock tree state after 'Fixing clock tree slew time and max cap violations - detailed pass':
[03/09 15:07:08   3027]       clock_tree clk: worst slew is leaf(0.097),trunk(0.100),top(nil), margined worst slew is leaf(0.097),trunk(0.100),top(nil)
[03/09 15:07:08   3028]       skew_group clk/CON: insertion delay [min=0.330, max=0.433, avg=0.368, sd=0.024], skew [0.104 vs 0.057*, 79% {0.333, 0.361, 0.390}] (wid=0.024 ws=0.014) (gid=0.414 gs=0.099)
[03/09 15:07:08   3028]     Clock network insertion delays are now [0.330ns, 0.433ns] average 0.368ns std.dev 0.024ns
[03/09 15:07:08   3028]   Fixing clock tree slew time and max cap violations - detailed pass done.
[03/09 15:07:08   3028]   Removing unnecessary root buffering... 
[03/09 15:07:08   3028]     Clock DAG stats after 'Removing unnecessary root buffering':
[03/09 15:07:08   3028]       cell counts    : b=90, i=0, cg=0, l=0, total=90
[03/09 15:07:08   3028]       cell areas     : b=907.200um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=907.200um^2
[03/09 15:07:08   3028]       gate capacitance : top=0.000pF, trunk=0.495pF, leaf=4.579pF, total=5.074pF
[03/09 15:07:08   3028]       wire capacitance : top=0.000pF, trunk=0.473pF, leaf=4.023pF, total=4.496pF
[03/09 15:07:08   3028]       wire lengths   : top=0.000um, trunk=2952.488um, leaf=20961.518um, total=23914.005um
[03/09 15:07:08   3028]       sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/09 15:07:08   3028]     Clock DAG net violations after 'Removing unnecessary root buffering':none
[03/09 15:07:08   3028]     Clock tree state after 'Removing unnecessary root buffering':
[03/09 15:07:08   3028]       clock_tree clk: worst slew is leaf(0.097),trunk(0.100),top(nil), margined worst slew is leaf(0.097),trunk(0.100),top(nil)
[03/09 15:07:08   3028]       skew_group clk/CON: insertion delay [min=0.279, max=0.384, avg=0.317, sd=0.024], skew [0.105 vs 0.057*, 79.1% {0.282, 0.310, 0.339}] (wid=0.028 ws=0.014) (gid=0.359 gs=0.099)
[03/09 15:07:08   3028]     Clock network insertion delays are now [0.279ns, 0.384ns] average 0.317ns std.dev 0.024ns
[03/09 15:07:08   3028]   Removing unnecessary root buffering done.
[03/09 15:07:09   3028]   Equalizing net lengths... 
[03/09 15:07:09   3028]     Clock DAG stats after 'Equalizing net lengths':
[03/09 15:07:09   3028]       cell counts    : b=90, i=0, cg=0, l=0, total=90
[03/09 15:07:09   3028]       cell areas     : b=907.200um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=907.200um^2
[03/09 15:07:09   3028]       gate capacitance : top=0.000pF, trunk=0.495pF, leaf=4.579pF, total=5.074pF
[03/09 15:07:09   3028]       wire capacitance : top=0.000pF, trunk=0.473pF, leaf=4.023pF, total=4.496pF
[03/09 15:07:09   3028]       wire lengths   : top=0.000um, trunk=2952.488um, leaf=20961.518um, total=23914.005um
[03/09 15:07:09   3028]       sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/09 15:07:09   3028]     Clock DAG net violations after 'Equalizing net lengths':none
[03/09 15:07:09   3028]     Clock tree state after 'Equalizing net lengths':
[03/09 15:07:09   3028]       clock_tree clk: worst slew is leaf(0.097),trunk(0.100),top(nil), margined worst slew is leaf(0.097),trunk(0.100),top(nil)
[03/09 15:07:09   3028]       skew_group clk/CON: insertion delay [min=0.279, max=0.384, avg=0.317, sd=0.024], skew [0.105 vs 0.057*, 79.1% {0.282, 0.310, 0.339}] (wid=0.028 ws=0.014) (gid=0.359 gs=0.099)
[03/09 15:07:09   3028]     Clock network insertion delays are now [0.279ns, 0.384ns] average 0.317ns std.dev 0.024ns
[03/09 15:07:09   3028]   Equalizing net lengths done.
[03/09 15:07:09   3028]   Reducing insertion delay 1... 
[03/09 15:07:09   3028]     Clock DAG stats after 'Reducing insertion delay 1':
[03/09 15:07:09   3028]       cell counts    : b=90, i=0, cg=0, l=0, total=90
[03/09 15:07:09   3028]       cell areas     : b=907.200um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=907.200um^2
[03/09 15:07:09   3028]       gate capacitance : top=0.000pF, trunk=0.495pF, leaf=4.579pF, total=5.074pF
[03/09 15:07:09   3028]       wire capacitance : top=0.000pF, trunk=0.473pF, leaf=4.023pF, total=4.496pF
[03/09 15:07:09   3028]       wire lengths   : top=0.000um, trunk=2952.488um, leaf=20961.518um, total=23914.005um
[03/09 15:07:09   3028]       sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/09 15:07:09   3028]     Clock DAG net violations after 'Reducing insertion delay 1':none
[03/09 15:07:09   3028]     Clock tree state after 'Reducing insertion delay 1':
[03/09 15:07:09   3028]       clock_tree clk: worst slew is leaf(0.097),trunk(0.100),top(nil), margined worst slew is leaf(0.097),trunk(0.100),top(nil)
[03/09 15:07:09   3029]       skew_group clk/CON: insertion delay [min=0.279, max=0.384, avg=0.317, sd=0.024], skew [0.105 vs 0.057*, 79.1% {0.282, 0.310, 0.339}] (wid=0.028 ws=0.014) (gid=0.359 gs=0.099)
[03/09 15:07:09   3029]     Clock network insertion delays are now [0.279ns, 0.384ns] average 0.317ns std.dev 0.024ns
[03/09 15:07:09   3029]   Reducing insertion delay 1 done.
[03/09 15:07:09   3029]   Removing longest path buffering... 
[03/09 15:07:09   3029]     Clock DAG stats after removing longest path buffering:
[03/09 15:07:09   3029]       cell counts    : b=90, i=0, cg=0, l=0, total=90
[03/09 15:07:09   3029]       cell areas     : b=907.200um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=907.200um^2
[03/09 15:07:09   3029]       gate capacitance : top=0.000pF, trunk=0.495pF, leaf=4.579pF, total=5.074pF
[03/09 15:07:09   3029]       wire capacitance : top=0.000pF, trunk=0.473pF, leaf=4.023pF, total=4.496pF
[03/09 15:07:09   3029]       wire lengths   : top=0.000um, trunk=2952.488um, leaf=20961.518um, total=23914.005um
[03/09 15:07:09   3029]       sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/09 15:07:09   3029]     Clock DAG net violations after removing longest path buffering:none
[03/09 15:07:09   3029]     Clock tree state after removing longest path buffering:
[03/09 15:07:09   3029]       clock_tree clk: worst slew is leaf(0.097),trunk(0.100),top(nil), margined worst slew is leaf(0.097),trunk(0.100),top(nil)
[03/09 15:07:09   3029]       skew_group clk/CON: insertion delay [min=0.279, max=0.384, avg=0.317, sd=0.024], skew [0.105 vs 0.057*, 79.1% {0.282, 0.310, 0.339}] (wid=0.028 ws=0.014) (gid=0.359 gs=0.099)
[03/09 15:07:09   3029]     Clock network insertion delays are now [0.279ns, 0.384ns] average 0.317ns std.dev 0.024ns
[03/09 15:07:09   3029]     Clock DAG stats after 'Removing longest path buffering':
[03/09 15:07:09   3029]       cell counts    : b=90, i=0, cg=0, l=0, total=90
[03/09 15:07:09   3029]       cell areas     : b=907.200um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=907.200um^2
[03/09 15:07:09   3029]       gate capacitance : top=0.000pF, trunk=0.495pF, leaf=4.579pF, total=5.074pF
[03/09 15:07:09   3029]       wire capacitance : top=0.000pF, trunk=0.473pF, leaf=4.023pF, total=4.496pF
[03/09 15:07:09   3029]       wire lengths   : top=0.000um, trunk=2952.488um, leaf=20961.518um, total=23914.005um
[03/09 15:07:09   3029]       sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/09 15:07:09   3029]     Clock DAG net violations after 'Removing longest path buffering':none
[03/09 15:07:09   3029]     Clock tree state after 'Removing longest path buffering':
[03/09 15:07:09   3029]       clock_tree clk: worst slew is leaf(0.097),trunk(0.100),top(nil), margined worst slew is leaf(0.097),trunk(0.100),top(nil)
[03/09 15:07:09   3029]       skew_group clk/CON: insertion delay [min=0.279, max=0.384, avg=0.317, sd=0.024], skew [0.105 vs 0.057*, 79.1% {0.282, 0.310, 0.339}] (wid=0.028 ws=0.014) (gid=0.359 gs=0.099)
[03/09 15:07:09   3029]     Clock network insertion delays are now [0.279ns, 0.384ns] average 0.317ns std.dev 0.024ns
[03/09 15:07:09   3029]   Removing longest path buffering done.
[03/09 15:07:09   3029]   Reducing insertion delay 2... 
[03/09 15:07:11   3030]     Path optimization required 176 stage delay updates 
[03/09 15:07:11   3030]     Clock DAG stats after 'Reducing insertion delay 2':
[03/09 15:07:11   3030]       cell counts    : b=90, i=0, cg=0, l=0, total=90
[03/09 15:07:11   3030]       cell areas     : b=907.200um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=907.200um^2
[03/09 15:07:11   3030]       gate capacitance : top=0.000pF, trunk=0.495pF, leaf=4.579pF, total=5.074pF
[03/09 15:07:11   3030]       wire capacitance : top=0.000pF, trunk=0.473pF, leaf=4.021pF, total=4.494pF
[03/09 15:07:11   3030]       wire lengths   : top=0.000um, trunk=2952.675um, leaf=20945.830um, total=23898.505um
[03/09 15:07:11   3030]       sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/09 15:07:11   3030]     Clock DAG net violations after 'Reducing insertion delay 2':none
[03/09 15:07:11   3030]     Clock tree state after 'Reducing insertion delay 2':
[03/09 15:07:11   3030]       clock_tree clk: worst slew is leaf(0.097),trunk(0.100),top(nil), margined worst slew is leaf(0.097),trunk(0.100),top(nil)
[03/09 15:07:11   3030]       skew_group clk/CON: insertion delay [min=0.279, max=0.381, avg=0.317, sd=0.024], skew [0.103 vs 0.057*, 79.1% {0.282, 0.311, 0.339}] (wid=0.029 ws=0.014) (gid=0.359 gs=0.099)
[03/09 15:07:11   3030]     Clock network insertion delays are now [0.279ns, 0.381ns] average 0.317ns std.dev 0.024ns
[03/09 15:07:11   3030]   Reducing insertion delay 2 done.
[03/09 15:07:11   3030]   Reducing clock tree power 1... 
[03/09 15:07:11   3030]     Resizing gates: 
[03/09 15:07:11   3030]     Resizing gates: .
[03/09 15:07:11   3031]     Resizing gates: ..
[03/09 15:07:11   3031]     Resizing gates: ...
[03/09 15:07:11   3031]     Resizing gates: ... 20% 
[03/09 15:07:11   3031]     Resizing gates: ... 20% .
[03/09 15:07:11   3031]     Resizing gates: ... 20% ..
[03/09 15:07:12   3031]     Resizing gates: ... 20% ...
[03/09 15:07:12   3031]     Resizing gates: ... 20% ... 40% 
[03/09 15:07:12   3031]     Resizing gates: ... 20% ... 40% .
[03/09 15:07:12   3032]     Resizing gates: ... 20% ... 40% ..
[03/09 15:07:12   3032]     Resizing gates: ... 20% ... 40% ...
[03/09 15:07:13   3032]     Resizing gates: ... 20% ... 40% ... 60% 
[03/09 15:07:13   3032]     Resizing gates: ... 20% ... 40% ... 60% .
[03/09 15:07:13   3032]     Resizing gates: ... 20% ... 40% ... 60% ..
[03/09 15:07:13   3033]     Resizing gates: ... 20% ... 40% ... 60% ...
[03/09 15:07:13   3033]     Resizing gates: ... 20% ... 40% ... 60% ... 80% 
[03/09 15:07:14   3033]     Resizing gates: ... 20% ... 40% ... 60% ... 80% .
[03/09 15:07:14   3033]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
[03/09 15:07:14   3033]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
[03/09 15:07:14   3033]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
[03/09 15:07:14   3034]     Clock DAG stats after 'Reducing clock tree power 1':
[03/09 15:07:14   3034]       cell counts    : b=90, i=0, cg=0, l=0, total=90
[03/09 15:07:14   3034]       cell areas     : b=691.200um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=691.200um^2
[03/09 15:07:14   3034]       gate capacitance : top=0.000pF, trunk=0.382pF, leaf=4.579pF, total=4.961pF
[03/09 15:07:14   3034]       wire capacitance : top=0.000pF, trunk=0.474pF, leaf=4.027pF, total=4.501pF
[03/09 15:07:14   3034]       wire lengths   : top=0.000um, trunk=2951.858um, leaf=20986.118um, total=23937.975um
[03/09 15:07:14   3034]       sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/09 15:07:14   3034]     Clock DAG net violations after 'Reducing clock tree power 1':none
[03/09 15:07:14   3034]     Clock tree state after 'Reducing clock tree power 1':
[03/09 15:07:14   3034]       clock_tree clk: worst slew is leaf(0.105),trunk(0.086),top(nil), margined worst slew is leaf(0.105),trunk(0.086),top(nil)
[03/09 15:07:14   3034]       skew_group clk/CON: insertion delay [min=0.347, max=0.380, avg=0.361, sd=0.007], skew [0.033 vs 0.057, 100% {0.347, 0.360, 0.380}] (wid=0.026 ws=0.013) (gid=0.360 gs=0.031)
[03/09 15:07:14   3034]     Clock network insertion delays are now [0.347ns, 0.380ns] average 0.361ns std.dev 0.007ns
[03/09 15:07:14   3034]   Reducing clock tree power 1 done.
[03/09 15:07:14   3034]   Reducing clock tree power 2... 
[03/09 15:07:14   3034]     Path optimization required 0 stage delay updates 
[03/09 15:07:14   3034]     Clock DAG stats after 'Reducing clock tree power 2':
[03/09 15:07:14   3034]       cell counts    : b=90, i=0, cg=0, l=0, total=90
[03/09 15:07:14   3034]       cell areas     : b=691.200um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=691.200um^2
[03/09 15:07:14   3034]       gate capacitance : top=0.000pF, trunk=0.382pF, leaf=4.579pF, total=4.961pF
[03/09 15:07:14   3034]       wire capacitance : top=0.000pF, trunk=0.474pF, leaf=4.027pF, total=4.501pF
[03/09 15:07:14   3034]       wire lengths   : top=0.000um, trunk=2951.858um, leaf=20986.118um, total=23937.975um
[03/09 15:07:14   3034]       sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/09 15:07:14   3034]     Clock DAG net violations after 'Reducing clock tree power 2':none
[03/09 15:07:14   3034]     Clock tree state after 'Reducing clock tree power 2':
[03/09 15:07:14   3034]       clock_tree clk: worst slew is leaf(0.105),trunk(0.086),top(nil), margined worst slew is leaf(0.105),trunk(0.086),top(nil)
[03/09 15:07:14   3034]       skew_group clk/CON: insertion delay [min=0.347, max=0.380, avg=0.361, sd=0.007], skew [0.033 vs 0.057, 100% {0.347, 0.360, 0.380}] (wid=0.026 ws=0.013) (gid=0.360 gs=0.031)
[03/09 15:07:14   3034]     Clock network insertion delays are now [0.347ns, 0.380ns] average 0.361ns std.dev 0.007ns
[03/09 15:07:14   3034]   Reducing clock tree power 2 done.
[03/09 15:07:14   3034]   Approximately balancing fragments step... 
[03/09 15:07:14   3034]     Resolving skew group constraints... 
[03/09 15:07:15   3034]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
[03/09 15:07:15   3034]     Resolving skew group constraints done.
[03/09 15:07:15   3034]     Approximately balancing fragments... 
[03/09 15:07:15   3034]       Approximately balancing fragments, wire and cell delays, iteration 1... 
[03/09 15:07:15   3034]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[03/09 15:07:15   3034]           cell counts    : b=90, i=0, cg=0, l=0, total=90
[03/09 15:07:15   3034]           cell areas     : b=691.200um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=691.200um^2
[03/09 15:07:15   3034]           gate capacitance : top=0.000pF, trunk=0.382pF, leaf=4.579pF, total=4.961pF
[03/09 15:07:15   3034]           wire capacitance : top=0.000pF, trunk=0.474pF, leaf=4.027pF, total=4.501pF
[03/09 15:07:15   3034]           wire lengths   : top=0.000um, trunk=2951.858um, leaf=20986.118um, total=23937.975um
[03/09 15:07:15   3034]           sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/09 15:07:15   3034]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1:none
[03/09 15:07:15   3034]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[03/09 15:07:15   3034]     Approximately balancing fragments done.
[03/09 15:07:15   3034]     Clock DAG stats after 'Approximately balancing fragments step':
[03/09 15:07:15   3034]       cell counts    : b=90, i=0, cg=0, l=0, total=90
[03/09 15:07:15   3034]       cell areas     : b=691.200um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=691.200um^2
[03/09 15:07:15   3034]       gate capacitance : top=0.000pF, trunk=0.382pF, leaf=4.579pF, total=4.961pF
[03/09 15:07:15   3034]       wire capacitance : top=0.000pF, trunk=0.474pF, leaf=4.027pF, total=4.501pF
[03/09 15:07:15   3034]       wire lengths   : top=0.000um, trunk=2951.858um, leaf=20986.118um, total=23937.975um
[03/09 15:07:15   3034]       sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/09 15:07:15   3034]     Clock DAG net violations after 'Approximately balancing fragments step':none
[03/09 15:07:15   3034]     Clock tree state after 'Approximately balancing fragments step':
[03/09 15:07:15   3034]       clock_tree clk: worst slew is leaf(0.105),trunk(0.086),top(nil), margined worst slew is leaf(0.105),trunk(0.086),top(nil)
[03/09 15:07:15   3034]     Clock network insertion delays are now [0.347ns, 0.380ns] average 0.361ns std.dev 0.007ns
[03/09 15:07:15   3034]   Approximately balancing fragments step done.
[03/09 15:07:15   3034]   Clock DAG stats after Approximately balancing fragments:
[03/09 15:07:15   3034]     cell counts    : b=90, i=0, cg=0, l=0, total=90
[03/09 15:07:15   3034]     cell areas     : b=691.200um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=691.200um^2
[03/09 15:07:15   3034]     gate capacitance : top=0.000pF, trunk=0.382pF, leaf=4.579pF, total=4.961pF
[03/09 15:07:15   3034]     wire capacitance : top=0.000pF, trunk=0.474pF, leaf=4.027pF, total=4.501pF
[03/09 15:07:15   3034]     wire lengths   : top=0.000um, trunk=2951.858um, leaf=20986.118um, total=23937.975um
[03/09 15:07:15   3034]     sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/09 15:07:15   3034]   Clock DAG net violations after Approximately balancing fragments:none
[03/09 15:07:15   3034]   Clock tree state after Approximately balancing fragments:
[03/09 15:07:15   3034]     clock_tree clk: worst slew is leaf(0.105),trunk(0.086),top(nil), margined worst slew is leaf(0.105),trunk(0.086),top(nil)
[03/09 15:07:15   3035]     skew_group clk/CON: insertion delay [min=0.347, max=0.380, avg=0.361, sd=0.007], skew [0.033 vs 0.057, 100% {0.347, 0.360, 0.380}] (wid=0.026 ws=0.013) (gid=0.360 gs=0.031)
[03/09 15:07:15   3035]   Clock network insertion delays are now [0.347ns, 0.380ns] average 0.361ns std.dev 0.007ns
[03/09 15:07:15   3035]   Improving fragments clock skew... 
[03/09 15:07:15   3035]     Clock DAG stats after 'Improving fragments clock skew':
[03/09 15:07:15   3035]       cell counts    : b=90, i=0, cg=0, l=0, total=90
[03/09 15:07:15   3035]       cell areas     : b=691.200um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=691.200um^2
[03/09 15:07:15   3035]       gate capacitance : top=0.000pF, trunk=0.382pF, leaf=4.579pF, total=4.961pF
[03/09 15:07:15   3035]       wire capacitance : top=0.000pF, trunk=0.474pF, leaf=4.027pF, total=4.501pF
[03/09 15:07:15   3035]       wire lengths   : top=0.000um, trunk=2951.858um, leaf=20986.118um, total=23937.975um
[03/09 15:07:15   3035]       sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/09 15:07:15   3035]     Clock DAG net violations after 'Improving fragments clock skew':none
[03/09 15:07:15   3035]     Clock tree state after 'Improving fragments clock skew':
[03/09 15:07:15   3035]       clock_tree clk: worst slew is leaf(0.105),trunk(0.086),top(nil), margined worst slew is leaf(0.105),trunk(0.086),top(nil)
[03/09 15:07:15   3035]       skew_group clk/CON: insertion delay [min=0.347, max=0.380, avg=0.361, sd=0.007], skew [0.033 vs 0.057, 100% {0.347, 0.360, 0.380}] (wid=0.026 ws=0.013) (gid=0.360 gs=0.031)
[03/09 15:07:15   3035]     Clock network insertion delays are now [0.347ns, 0.380ns] average 0.361ns std.dev 0.007ns
[03/09 15:07:15   3035]   Improving fragments clock skew done.
[03/09 15:07:15   3035]   Approximately balancing step... 
[03/09 15:07:15   3035]     Resolving skew group constraints... 
[03/09 15:07:16   3035]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
[03/09 15:07:16   3035]     Resolving skew group constraints done.
[03/09 15:07:16   3035]     Approximately balancing... 
[03/09 15:07:16   3035]       Approximately balancing, wire and cell delays, iteration 1... 
[03/09 15:07:16   3035]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[03/09 15:07:16   3035]           cell counts    : b=90, i=0, cg=0, l=0, total=90
[03/09 15:07:16   3035]           cell areas     : b=691.200um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=691.200um^2
[03/09 15:07:16   3035]           gate capacitance : top=0.000pF, trunk=0.382pF, leaf=4.579pF, total=4.961pF
[03/09 15:07:16   3035]           wire capacitance : top=0.000pF, trunk=0.474pF, leaf=4.027pF, total=4.501pF
[03/09 15:07:16   3035]           wire lengths   : top=0.000um, trunk=2951.858um, leaf=20986.118um, total=23937.975um
[03/09 15:07:16   3035]           sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/09 15:07:16   3035]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1:none
[03/09 15:07:16   3035]       Approximately balancing, wire and cell delays, iteration 1 done.
[03/09 15:07:16   3035]     Approximately balancing done.
[03/09 15:07:16   3035]     Clock DAG stats after 'Approximately balancing step':
[03/09 15:07:16   3035]       cell counts    : b=90, i=0, cg=0, l=0, total=90
[03/09 15:07:16   3035]       cell areas     : b=691.200um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=691.200um^2
[03/09 15:07:16   3035]       gate capacitance : top=0.000pF, trunk=0.382pF, leaf=4.579pF, total=4.961pF
[03/09 15:07:16   3035]       wire capacitance : top=0.000pF, trunk=0.474pF, leaf=4.027pF, total=4.501pF
[03/09 15:07:16   3035]       wire lengths   : top=0.000um, trunk=2951.858um, leaf=20986.118um, total=23937.975um
[03/09 15:07:16   3035]       sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/09 15:07:16   3035]     Clock DAG net violations after 'Approximately balancing step':none
[03/09 15:07:16   3035]     Clock tree state after 'Approximately balancing step':
[03/09 15:07:16   3035]       clock_tree clk: worst slew is leaf(0.105),trunk(0.086),top(nil), margined worst slew is leaf(0.105),trunk(0.086),top(nil)
[03/09 15:07:16   3035]       skew_group clk/CON: insertion delay [min=0.347, max=0.380, avg=0.361, sd=0.007], skew [0.033 vs 0.057, 100% {0.347, 0.360, 0.380}] (wid=0.026 ws=0.013) (gid=0.360 gs=0.031)
[03/09 15:07:16   3035]     Clock network insertion delays are now [0.347ns, 0.380ns] average 0.361ns std.dev 0.007ns
[03/09 15:07:16   3035]   Approximately balancing step done.
[03/09 15:07:16   3035]   Fixing clock tree overload... 
[03/09 15:07:16   3035]     Fixing clock tree overload: 
[03/09 15:07:16   3035]     Fixing clock tree overload: .
[03/09 15:07:16   3035]     Fixing clock tree overload: ..
[03/09 15:07:16   3035]     Fixing clock tree overload: ...
[03/09 15:07:16   3035]     Fixing clock tree overload: ... 20% 
[03/09 15:07:16   3035]     Fixing clock tree overload: ... 20% .
[03/09 15:07:16   3035]     Fixing clock tree overload: ... 20% ..
[03/09 15:07:16   3035]     Fixing clock tree overload: ... 20% ...
[03/09 15:07:16   3035]     Fixing clock tree overload: ... 20% ... 40% 
[03/09 15:07:16   3035]     Fixing clock tree overload: ... 20% ... 40% .
[03/09 15:07:16   3035]     Fixing clock tree overload: ... 20% ... 40% ..
[03/09 15:07:16   3035]     Fixing clock tree overload: ... 20% ... 40% ...
[03/09 15:07:16   3035]     Fixing clock tree overload: ... 20% ... 40% ... 60% 
[03/09 15:07:16   3035]     Fixing clock tree overload: ... 20% ... 40% ... 60% .
[03/09 15:07:16   3035]     Fixing clock tree overload: ... 20% ... 40% ... 60% ..
[03/09 15:07:16   3035]     Fixing clock tree overload: ... 20% ... 40% ... 60% ...
[03/09 15:07:16   3035]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
[03/09 15:07:16   3035]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
[03/09 15:07:16   3035]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
[03/09 15:07:16   3035]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
[03/09 15:07:16   3035]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
[03/09 15:07:16   3035]     Clock DAG stats after 'Fixing clock tree overload':
[03/09 15:07:16   3035]       cell counts    : b=90, i=0, cg=0, l=0, total=90
[03/09 15:07:16   3035]       cell areas     : b=691.200um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=691.200um^2
[03/09 15:07:16   3035]       gate capacitance : top=0.000pF, trunk=0.382pF, leaf=4.579pF, total=4.961pF
[03/09 15:07:16   3035]       wire capacitance : top=0.000pF, trunk=0.474pF, leaf=4.027pF, total=4.501pF
[03/09 15:07:16   3035]       wire lengths   : top=0.000um, trunk=2951.858um, leaf=20986.118um, total=23937.975um
[03/09 15:07:16   3035]       sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/09 15:07:16   3035]     Clock DAG net violations after 'Fixing clock tree overload':none
[03/09 15:07:16   3035]     Clock tree state after 'Fixing clock tree overload':
[03/09 15:07:16   3035]       clock_tree clk: worst slew is leaf(0.105),trunk(0.086),top(nil), margined worst slew is leaf(0.105),trunk(0.086),top(nil)
[03/09 15:07:16   3035]       skew_group clk/CON: insertion delay [min=0.347, max=0.380, avg=0.361, sd=0.007], skew [0.033 vs 0.057, 100% {0.347, 0.360, 0.380}] (wid=0.026 ws=0.013) (gid=0.360 gs=0.031)
[03/09 15:07:16   3035]     Clock network insertion delays are now [0.347ns, 0.380ns] average 0.361ns std.dev 0.007ns
[03/09 15:07:16   3035]   Fixing clock tree overload done.
[03/09 15:07:16   3035]   Approximately balancing paths... 
[03/09 15:07:16   3035]     Added 0 buffers.
[03/09 15:07:16   3035]     Clock DAG stats after 'Approximately balancing paths':
[03/09 15:07:16   3035]       cell counts    : b=90, i=0, cg=0, l=0, total=90
[03/09 15:07:16   3035]       cell areas     : b=691.200um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=691.200um^2
[03/09 15:07:16   3035]       gate capacitance : top=0.000pF, trunk=0.382pF, leaf=4.579pF, total=4.961pF
[03/09 15:07:16   3035]       wire capacitance : top=0.000pF, trunk=0.474pF, leaf=4.027pF, total=4.501pF
[03/09 15:07:16   3035]       wire lengths   : top=0.000um, trunk=2951.858um, leaf=20986.118um, total=23937.975um
[03/09 15:07:16   3035]       sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/09 15:07:16   3035]     Clock DAG net violations after 'Approximately balancing paths':none
[03/09 15:07:16   3035]     Clock tree state after 'Approximately balancing paths':
[03/09 15:07:16   3035]       clock_tree clk: worst slew is leaf(0.105),trunk(0.086),top(nil), margined worst slew is leaf(0.105),trunk(0.086),top(nil)
[03/09 15:07:16   3035]       skew_group clk/CON: insertion delay [min=0.347, max=0.380, avg=0.361, sd=0.007], skew [0.033 vs 0.057, 100% {0.347, 0.360, 0.380}] (wid=0.026 ws=0.013) (gid=0.360 gs=0.031)
[03/09 15:07:16   3035]     Clock network insertion delays are now [0.347ns, 0.380ns] average 0.361ns std.dev 0.007ns
[03/09 15:07:16   3035]   Approximately balancing paths done.
[03/09 15:07:16   3035]   Resynthesising clock tree into netlist... 
[03/09 15:07:16   3036]   Resynthesising clock tree into netlist done.
[03/09 15:07:16   3036]   Updating congestion map to accurately time the clock tree... 
[03/09 15:07:16   3036]     Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'core' of instances=53435 and nets=37301 using extraction engine 'preRoute' .
[03/09 15:07:16   3036] PreRoute RC Extraction called for design core.
[03/09 15:07:16   3036] RC Extraction called in multi-corner(2) mode.
[03/09 15:07:16   3036] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/09 15:07:16   3036] RCMode: PreRoute
[03/09 15:07:16   3036]       RC Corner Indexes            0       1   
[03/09 15:07:16   3036] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/09 15:07:16   3036] Resistance Scaling Factor    : 1.00000 1.00000 
[03/09 15:07:16   3036] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/09 15:07:16   3036] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/09 15:07:16   3036] Shrink Factor                : 1.00000
[03/09 15:07:16   3036] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/09 15:07:16   3036] Using capacitance table file ...
[03/09 15:07:16   3036] Updating RC grid for preRoute extraction ...
[03/09 15:07:16   3036] Initializing multi-corner capacitance tables ... 
[03/09 15:07:17   3036] Initializing multi-corner resistance tables ...
[03/09 15:07:17   3036] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1237.133M)
[03/09 15:07:17   3036] 
[03/09 15:07:17   3036]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[03/09 15:07:17   3036]   Updating congestion map to accurately time the clock tree done.
[03/09 15:07:17   3036]   Disconnecting clock tree from netlist... 
[03/09 15:07:17   3036]   Disconnecting clock tree from netlist done.
[03/09 15:07:17   3036]   Rebuilding timing graph... 
[03/09 15:07:17   3037]   Rebuilding timing graph done.
[03/09 15:07:17   3037]   Rebuilding timing graph Clock DAG stats After congestion update:
[03/09 15:07:17   3037]   Rebuilding timing graph   cell counts    : b=90, i=0, cg=0, l=0, total=90
[03/09 15:07:17   3037]   Rebuilding timing graph   cell areas     : b=691.200um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=691.200um^2
[03/09 15:07:17   3037]   Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.382pF, leaf=4.579pF, total=4.961pF
[03/09 15:07:17   3037]   Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.474pF, leaf=4.027pF, total=4.501pF
[03/09 15:07:17   3037]   Rebuilding timing graph   wire lengths   : top=0.000um, trunk=2951.858um, leaf=20986.118um, total=23937.975um
[03/09 15:07:17   3037]   Rebuilding timing graph   sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/09 15:07:17   3037]   Rebuilding timing graph Clock DAG net violations After congestion update:none
[03/09 15:07:17   3037]   Clock tree state After congestion update:
[03/09 15:07:17   3037]     clock_tree clk: worst slew is leaf(0.105),trunk(0.086),top(nil), margined worst slew is leaf(0.105),trunk(0.086),top(nil)
[03/09 15:07:17   3037]     skew_group clk/CON: insertion delay [min=0.347, max=0.380, avg=0.361, sd=0.007], skew [0.033 vs 0.057, 100% {0.347, 0.360, 0.380}] (wid=0.026 ws=0.013) (gid=0.360 gs=0.031)
[03/09 15:07:18   3037]   Clock network insertion delays are now [0.347ns, 0.380ns] average 0.361ns std.dev 0.007ns
[03/09 15:07:18   3037]   Improving clock skew... 
[03/09 15:07:18   3037]     Clock DAG stats after 'Improving clock skew':
[03/09 15:07:18   3037]       cell counts    : b=90, i=0, cg=0, l=0, total=90
[03/09 15:07:18   3037]       cell areas     : b=691.200um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=691.200um^2
[03/09 15:07:18   3037]       gate capacitance : top=0.000pF, trunk=0.382pF, leaf=4.579pF, total=4.961pF
[03/09 15:07:18   3037]       wire capacitance : top=0.000pF, trunk=0.474pF, leaf=4.027pF, total=4.501pF
[03/09 15:07:18   3037]       wire lengths   : top=0.000um, trunk=2951.858um, leaf=20986.118um, total=23937.975um
[03/09 15:07:18   3037]       sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/09 15:07:18   3037]     Clock DAG net violations after 'Improving clock skew':none
[03/09 15:07:18   3037]     Clock tree state after 'Improving clock skew':
[03/09 15:07:18   3037]       clock_tree clk: worst slew is leaf(0.105),trunk(0.086),top(nil), margined worst slew is leaf(0.105),trunk(0.086),top(nil)
[03/09 15:07:18   3037]       skew_group clk/CON: insertion delay [min=0.347, max=0.380, avg=0.361, sd=0.007], skew [0.033 vs 0.057, 100% {0.347, 0.360, 0.380}] (wid=0.026 ws=0.013) (gid=0.360 gs=0.031)
[03/09 15:07:18   3037]     Clock network insertion delays are now [0.347ns, 0.380ns] average 0.361ns std.dev 0.007ns
[03/09 15:07:18   3037]   Improving clock skew done.
[03/09 15:07:18   3037]   Reducing clock tree power 3... 
[03/09 15:07:18   3037]     Initial gate capacitance is (rise=4.961pF fall=4.945pF).
[03/09 15:07:18   3037]     Resizing gates: 
[03/09 15:07:18   3037]     Resizing gates: .
[03/09 15:07:18   3037]     Resizing gates: ..
[03/09 15:07:18   3037]     Resizing gates: ...
[03/09 15:07:18   3038]     Resizing gates: ... 20% 
[03/09 15:07:18   3038]     Resizing gates: ... 20% .
[03/09 15:07:18   3038]     Resizing gates: ... 20% ..
[03/09 15:07:18   3038]     Resizing gates: ... 20% ...
[03/09 15:07:19   3038]     Resizing gates: ... 20% ... 40% 
[03/09 15:07:19   3038]     Resizing gates: ... 20% ... 40% .
[03/09 15:07:19   3038]     Resizing gates: ... 20% ... 40% ..
[03/09 15:07:19   3038]     Resizing gates: ... 20% ... 40% ...
[03/09 15:07:19   3038]     Resizing gates: ... 20% ... 40% ... 60% 
[03/09 15:07:19   3038]     Resizing gates: ... 20% ... 40% ... 60% .
[03/09 15:07:19   3038]     Resizing gates: ... 20% ... 40% ... 60% ..
[03/09 15:07:19   3038]     Resizing gates: ... 20% ... 40% ... 60% ...
[03/09 15:07:19   3038]     Resizing gates: ... 20% ... 40% ... 60% ... 80% 
[03/09 15:07:19   3038]     Resizing gates: ... 20% ... 40% ... 60% ... 80% .
[03/09 15:07:19   3038]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
[03/09 15:07:19   3038]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
[03/09 15:07:19   3038]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
[03/09 15:07:19   3038]     Stopping in iteration 1: unable to make further power recovery in this step.
[03/09 15:07:19   3038]     Iteration 1: gate capacitance is (rise=4.955pF fall=4.940pF).
[03/09 15:07:19   3038]     Clock DAG stats after 'Reducing clock tree power 3':
[03/09 15:07:19   3038]       cell counts    : b=90, i=0, cg=0, l=0, total=90
[03/09 15:07:19   3038]       cell areas     : b=680.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=680.400um^2
[03/09 15:07:19   3038]       gate capacitance : top=0.000pF, trunk=0.376pF, leaf=4.579pF, total=4.955pF
[03/09 15:07:19   3038]       wire capacitance : top=0.000pF, trunk=0.473pF, leaf=4.028pF, total=4.502pF
[03/09 15:07:19   3038]       wire lengths   : top=0.000um, trunk=2953.250um, leaf=20990.588um, total=23943.838um
[03/09 15:07:19   3038]       sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/09 15:07:19   3038]     Clock DAG net violations after 'Reducing clock tree power 3':none
[03/09 15:07:19   3038]     Clock tree state after 'Reducing clock tree power 3':
[03/09 15:07:19   3038]       clock_tree clk: worst slew is leaf(0.105),trunk(0.097),top(nil), margined worst slew is leaf(0.105),trunk(0.097),top(nil)
[03/09 15:07:19   3038]       skew_group clk/CON: insertion delay [min=0.344, max=0.392, avg=0.365, sd=0.012], skew [0.048 vs 0.057, 98.2% {0.344, 0.361, 0.390}] (wid=0.026 ws=0.012) (gid=0.379 gs=0.050)
[03/09 15:07:19   3038]     Clock network insertion delays are now [0.344ns, 0.392ns] average 0.365ns std.dev 0.012ns
[03/09 15:07:19   3038] BalancingStep Reducing clock tree power 3 has increased max latencies (wire and cell) to be greater than the max desired latencies
[03/09 15:07:19   3038] {clk/CON,WC: 3808.86 -> 3921}
[03/09 15:07:19   3038]   Reducing clock tree power 3 done.
[03/09 15:07:19   3038]   Improving insertion delay... 
[03/09 15:07:19   3038]     Clock DAG stats after improving insertion delay:
[03/09 15:07:19   3038]       cell counts    : b=90, i=0, cg=0, l=0, total=90
[03/09 15:07:19   3038]       cell areas     : b=680.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=680.400um^2
[03/09 15:07:19   3038]       gate capacitance : top=0.000pF, trunk=0.376pF, leaf=4.579pF, total=4.955pF
[03/09 15:07:19   3038]       wire capacitance : top=0.000pF, trunk=0.473pF, leaf=4.028pF, total=4.502pF
[03/09 15:07:19   3038]       wire lengths   : top=0.000um, trunk=2953.250um, leaf=20990.588um, total=23943.838um
[03/09 15:07:19   3038]       sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/09 15:07:19   3038]     Clock DAG net violations after improving insertion delay:none
[03/09 15:07:19   3038]     Clock tree state after improving insertion delay:
[03/09 15:07:19   3038]       clock_tree clk: worst slew is leaf(0.105),trunk(0.097),top(nil), margined worst slew is leaf(0.105),trunk(0.097),top(nil)
[03/09 15:07:19   3038]       skew_group clk/CON: insertion delay [min=0.344, max=0.392, avg=0.365, sd=0.012], skew [0.048 vs 0.057, 98.2% {0.344, 0.361, 0.390}] (wid=0.026 ws=0.012) (gid=0.379 gs=0.050)
[03/09 15:07:19   3038]     Clock network insertion delays are now [0.344ns, 0.392ns] average 0.365ns std.dev 0.012ns
[03/09 15:07:19   3039]     Clock DAG stats after 'Improving insertion delay':
[03/09 15:07:19   3039]       cell counts    : b=90, i=0, cg=0, l=0, total=90
[03/09 15:07:19   3039]       cell areas     : b=680.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=680.400um^2
[03/09 15:07:19   3039]       gate capacitance : top=0.000pF, trunk=0.376pF, leaf=4.579pF, total=4.955pF
[03/09 15:07:19   3039]       wire capacitance : top=0.000pF, trunk=0.473pF, leaf=4.028pF, total=4.502pF
[03/09 15:07:19   3039]       wire lengths   : top=0.000um, trunk=2953.250um, leaf=20990.588um, total=23943.838um
[03/09 15:07:19   3039]       sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/09 15:07:19   3039]     Clock DAG net violations after 'Improving insertion delay':none
[03/09 15:07:19   3039]     Clock tree state after 'Improving insertion delay':
[03/09 15:07:19   3039]       clock_tree clk: worst slew is leaf(0.105),trunk(0.097),top(nil), margined worst slew is leaf(0.105),trunk(0.097),top(nil)
[03/09 15:07:19   3039]       skew_group clk/CON: insertion delay [min=0.344, max=0.392, avg=0.365, sd=0.012], skew [0.048 vs 0.057, 98.2% {0.344, 0.361, 0.390}] (wid=0.026 ws=0.012) (gid=0.379 gs=0.050)
[03/09 15:07:19   3039]     Clock network insertion delays are now [0.344ns, 0.392ns] average 0.365ns std.dev 0.012ns
[03/09 15:07:19   3039] BalancingStep Improving insertion delay has increased max latencies (wire and cell) to be greater than the max desired latencies
[03/09 15:07:19   3039] {clk/CON,WC: 3808.86 -> 3921}
[03/09 15:07:19   3039]   Improving insertion delay done.
[03/09 15:07:19   3039]   Total capacitance is (rise=9.457pF fall=9.441pF), of which (rise=4.502pF fall=4.502pF) is wire, and (rise=4.955pF fall=4.940pF) is gate.
[03/09 15:07:19   3039]   Legalizer releasing space for clock trees... 
[03/09 15:07:19   3039]   Legalizer releasing space for clock trees done.
[03/09 15:07:19   3039]   Updating netlist... 
[03/09 15:07:19   3039] *
[03/09 15:07:19   3039] * Starting clock placement refinement...
[03/09 15:07:19   3039] *
[03/09 15:07:19   3039] * First pass: Refine non-clock instances...
[03/09 15:07:19   3039] *
[03/09 15:07:19   3039] #spOpts: N=65 
[03/09 15:07:19   3039] *** Starting refinePlace (0:50:39 mem=1302.4M) ***
[03/09 15:07:20   3039] Total net bbox length = 4.813e+05 (2.078e+05 2.735e+05) (ext = 1.656e+04)
[03/09 15:07:20   3039] Starting refinePlace ...
[03/09 15:07:20   3039] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 15:07:20   3039] default core: bins with density >  0.75 = 86.1 % ( 496 / 576 )
[03/09 15:07:20   3039] Density distribution unevenness ratio = 0.473%
[03/09 15:07:20   3039]   Spread Effort: high, standalone mode, useDDP on.
[03/09 15:07:20   3039] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1302.4MB) @(0:50:40 - 0:50:40).
[03/09 15:07:20   3039] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 15:07:20   3039] wireLenOptFixPriorityInst 0 inst fixed
[03/09 15:07:20   3040] Move report: legalization moves 426 insts, mean move: 6.80 um, max move: 159.00 um
[03/09 15:07:20   3040] 	Max move on inst (FILLER_22252): (428.20, 424.00) --> (339.40, 353.80)
[03/09 15:07:20   3040] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=1302.4MB) @(0:50:40 - 0:50:40).
[03/09 15:07:20   3040] Move report: Detail placement moves 426 insts, mean move: 6.80 um, max move: 159.00 um
[03/09 15:07:20   3040] 	Max move on inst (FILLER_22252): (428.20, 424.00) --> (339.40, 353.80)
[03/09 15:07:20   3040] 	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1302.4MB
[03/09 15:07:20   3040] Statistics of distance of Instance movement in refine placement:
[03/09 15:07:20   3040]   maximum (X+Y) =        13.80 um
[03/09 15:07:20   3040]   inst (mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_4788_0) with max move: (371.2, 294.4) -> (381.4, 298)
[03/09 15:07:20   3040]   mean    (X+Y) =         4.70 um
[03/09 15:07:20   3040] Summary Report:
[03/09 15:07:20   3040] Instances move: 103 (out of 25970 movable)
[03/09 15:07:20   3040] Mean displacement: 4.70 um
[03/09 15:07:20   3040] Max displacement: 13.80 um (Instance: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_4788_0) (371.2, 294.4) -> (381.4, 298)
[03/09 15:07:20   3040] 	Length: 3 sites, height: 1 rows, site name: core, cell type: CKND1
[03/09 15:07:20   3040] Total instances moved : 103
[03/09 15:07:20   3040] Total net bbox length = 4.819e+05 (2.081e+05 2.738e+05) (ext = 1.656e+04)
[03/09 15:07:20   3040] Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1302.4MB
[03/09 15:07:20   3040] [CPU] RefinePlace/total (cpu=0:00:00.6, real=0:00:01.0, mem=1302.4MB) @(0:50:39 - 0:50:40).
[03/09 15:07:20   3040] *** Finished refinePlace (0:50:40 mem=1302.4M) ***
[03/09 15:07:20   3040] *
[03/09 15:07:20   3040] * Second pass: Refine clock instances...
[03/09 15:07:20   3040] *
[03/09 15:07:20   3040] #spOpts: N=65 mergeVia=F 
[03/09 15:07:20   3040] *** Starting refinePlace (0:50:40 mem=1302.4M) ***
[03/09 15:07:20   3040] Total net bbox length = 4.819e+05 (2.081e+05 2.738e+05) (ext = 1.656e+04)
[03/09 15:07:20   3040] Starting refinePlace ...
[03/09 15:07:20   3040] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 15:07:20   3040] default core: bins with density >  0.75 = 91.8 % ( 529 / 576 )
[03/09 15:07:20   3040] Density distribution unevenness ratio = 0.187%
[03/09 15:07:20   3040]   Spread Effort: high, standalone mode, useDDP on.
[03/09 15:07:20   3040] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1302.4MB) @(0:50:40 - 0:50:40).
[03/09 15:07:20   3040] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 15:07:20   3040] wireLenOptFixPriorityInst 5024 inst fixed
[03/09 15:07:21   3040] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 15:07:21   3040] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:01.0, mem=1302.4MB) @(0:50:40 - 0:50:41).
[03/09 15:07:21   3040] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 15:07:21   3040] 	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1302.4MB
[03/09 15:07:21   3040] Statistics of distance of Instance movement in refine placement:
[03/09 15:07:21   3040]   maximum (X+Y) =         0.00 um
[03/09 15:07:21   3040]   mean    (X+Y) =         0.00 um
[03/09 15:07:21   3040] Summary Report:
[03/09 15:07:21   3040] Instances move: 0 (out of 31084 movable)
[03/09 15:07:21   3040] Mean displacement: 0.00 um
[03/09 15:07:21   3040] Max displacement: 0.00 um 
[03/09 15:07:21   3040] Total instances moved : 0
[03/09 15:07:21   3040] Total net bbox length = 4.819e+05 (2.081e+05 2.738e+05) (ext = 1.656e+04)
[03/09 15:07:21   3040] Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1302.4MB
[03/09 15:07:21   3040] [CPU] RefinePlace/total (cpu=0:00:00.6, real=0:00:01.0, mem=1302.4MB) @(0:50:40 - 0:50:41).
[03/09 15:07:21   3040] *** Finished refinePlace (0:50:41 mem=1302.4M) ***
[03/09 15:07:21   3040] *
[03/09 15:07:21   3040] * No clock instances moved during refinement.
[03/09 15:07:21   3040] *
[03/09 15:07:21   3040] * Finished with clock placement refinement.
[03/09 15:07:21   3040] *
[03/09 15:07:21   3040] #spOpts: N=65 
[03/09 15:07:21   3041] 
[03/09 15:07:21   3041]     Rebuilding timing graph... 
[03/09 15:07:21   3041]     Rebuilding timing graph done.
[03/09 15:07:22   3042]     Clock implementation routing... Net route status summary:
[03/09 15:07:22   3042]   Clock:        91 (unrouted=91, trialRouted=0, noStatus=0, routed=0, fixed=0)
[03/09 15:07:22   3042]   Non-clock: 32916 (unrouted=0, trialRouted=32916, noStatus=0, routed=0, fixed=0)
[03/09 15:07:22   3042] (Not counting 4294 nets with <2 term connections)
[03/09 15:07:22   3042] 
[03/09 15:07:22   3042]       Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'core' of instances=53435 and nets=37301 using extraction engine 'preRoute' .
[03/09 15:07:22   3042] PreRoute RC Extraction called for design core.
[03/09 15:07:22   3042] RC Extraction called in multi-corner(2) mode.
[03/09 15:07:22   3042] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/09 15:07:22   3042] RCMode: PreRoute
[03/09 15:07:22   3042]       RC Corner Indexes            0       1   
[03/09 15:07:22   3042] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/09 15:07:22   3042] Resistance Scaling Factor    : 1.00000 1.00000 
[03/09 15:07:22   3042] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/09 15:07:22   3042] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/09 15:07:22   3042] Shrink Factor                : 1.00000
[03/09 15:07:22   3042] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/09 15:07:22   3042] Using capacitance table file ...
[03/09 15:07:22   3042] Updating RC grid for preRoute extraction ...
[03/09 15:07:22   3042] Initializing multi-corner capacitance tables ... 
[03/09 15:07:23   3042] Initializing multi-corner resistance tables ...
[03/09 15:07:23   3043] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1304.133M)
[03/09 15:07:23   3043] 
[03/09 15:07:23   3043]       Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[03/09 15:07:23   3043] 
[03/09 15:07:23   3043] CCOPT: Preparing to route 91 clock nets with NanoRoute.
[03/09 15:07:23   3043]   All net are default rule.
[03/09 15:07:23   3043]   Removed pre-existing routes for 91 nets.
[03/09 15:07:23   3043]   Preferred NanoRoute mode settings: Current
[03/09 15:07:23   3043] 
[03/09 15:07:23   3043]   drouteAutoStop = "false"
[03/09 15:07:23   3043]   drouteEndIteration = "20"
[03/09 15:07:23   3043]   drouteExpDeterministicMultiThread = "true"
[03/09 15:07:23   3043]   envHonorGlobalRoute = "false"
[03/09 15:07:23   3043]   grouteExpUseNanoRoute2 = "false"
[03/09 15:07:23   3043]   routeAllowPinAsFeedthrough = "false"
[03/09 15:07:23   3043]   routeExpDeterministicMultiThread = "true"
[03/09 15:07:23   3043]   routeSelectedNetOnly = "true"
[03/09 15:07:23   3043]   routeWithEco = "true"
[03/09 15:07:23   3043]   routeWithSiDriven = "false"
[03/09 15:07:23   3043]   routeWithTimingDriven = "false"
[03/09 15:07:23   3043]       Clock detailed routing... 
[03/09 15:07:23   3043] globalDetailRoute
[03/09 15:07:23   3043] 
[03/09 15:07:23   3043] #setNanoRouteMode -drouteAutoStop false
[03/09 15:07:23   3043] #setNanoRouteMode -drouteEndIteration 20
[03/09 15:07:23   3043] #setNanoRouteMode -routeAllowPinAsFeedthrough "false"
[03/09 15:07:23   3043] #setNanoRouteMode -routeSelectedNetOnly true
[03/09 15:07:23   3043] #setNanoRouteMode -routeWithEco true
[03/09 15:07:23   3043] #setNanoRouteMode -routeWithSiDriven false
[03/09 15:07:23   3043] #setNanoRouteMode -routeWithTimingDriven false
[03/09 15:07:23   3043] #Start globalDetailRoute on Sun Mar  9 15:07:23 2025
[03/09 15:07:23   3043] #
[03/09 15:07:24   3044] ### Net info: total nets: 37301
[03/09 15:07:24   3044] ### Net info: dirty nets: 91
[03/09 15:07:24   3044] ### Net info: marked as disconnected nets: 0
[03/09 15:07:24   3044] ### Net info: fully routed nets: 0
[03/09 15:07:24   3044] ### Net info: trivial (single pin) nets: 0
[03/09 15:07:24   3044] ### Net info: unrouted nets: 37301
[03/09 15:07:24   3044] ### Net info: re-extraction nets: 0
[03/09 15:07:24   3044] ### Net info: selected nets: 91
[03/09 15:07:24   3044] ### Net info: ignored nets: 0
[03/09 15:07:24   3044] ### Net info: skip routing nets: 0
[03/09 15:07:24   3044] #NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
[03/09 15:07:24   3044] #Start routing data preparation.
[03/09 15:07:24   3044] #WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
[03/09 15:07:24   3044] #WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
[03/09 15:07:24   3044] #WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
[03/09 15:07:24   3044] #WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
[03/09 15:07:24   3044] #WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
[03/09 15:07:24   3044] #WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
[03/09 15:07:24   3044] #WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
[03/09 15:07:24   3044] #WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
[03/09 15:07:24   3044] #WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
[03/09 15:07:24   3044] #WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
[03/09 15:07:24   3044] #WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
[03/09 15:07:24   3044] #WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
[03/09 15:07:24   3044] #WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
[03/09 15:07:24   3044] #WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
[03/09 15:07:24   3044] #WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
[03/09 15:07:24   3044] #WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
[03/09 15:07:24   3044] #WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
[03/09 15:07:24   3044] #WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
[03/09 15:07:24   3044] #WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
[03/09 15:07:24   3044] #WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
[03/09 15:07:24   3044] #WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
[03/09 15:07:24   3044] #WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
[03/09 15:07:24   3044] #WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
[03/09 15:07:24   3044] #WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
[03/09 15:07:24   3044] #WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
[03/09 15:07:24   3044] #WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
[03/09 15:07:24   3044] #WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
[03/09 15:07:24   3044] #WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
[03/09 15:07:24   3044] #Minimum voltage of a net in the design = 0.000.
[03/09 15:07:24   3044] #Maximum voltage of a net in the design = 1.100.
[03/09 15:07:24   3044] #Voltage range [0.000 - 0.000] has 1 net.
[03/09 15:07:24   3044] #Voltage range [0.900 - 1.100] has 1 net.
[03/09 15:07:24   3044] #Voltage range [0.000 - 1.100] has 37299 nets.
[03/09 15:07:44   3064] # M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
[03/09 15:07:44   3064] # M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/09 15:07:44   3064] # M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/09 15:07:44   3064] # M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/09 15:07:44   3064] # M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/09 15:07:44   3064] # M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/09 15:07:44   3064] # M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/09 15:07:44   3064] # M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/09 15:07:45   3065] #Regenerating Ggrids automatically.
[03/09 15:07:45   3065] #Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
[03/09 15:07:45   3065] #Using automatically generated G-grids.
[03/09 15:07:45   3065] #Done routing data preparation.
[03/09 15:07:45   3065] #cpu time = 00:00:21, elapsed time = 00:00:21, memory = 1123.68 (MB), peak = 1167.81 (MB)
[03/09 15:07:45   3065] #Merging special wires...
[03/09 15:07:45   3065] #reading routing guides ......
[03/09 15:07:45   3065] #Number of eco nets is 0
[03/09 15:07:45   3065] #
[03/09 15:07:45   3065] #Start data preparation...
[03/09 15:07:45   3065] #
[03/09 15:07:45   3065] #Data preparation is done on Sun Mar  9 15:07:45 2025
[03/09 15:07:45   3065] #
[03/09 15:07:45   3065] #Analyzing routing resource...
[03/09 15:07:46   3066] #Routing resource analysis is done on Sun Mar  9 15:07:46 2025
[03/09 15:07:46   3066] #
[03/09 15:07:46   3066] #  Resource Analysis:
[03/09 15:07:46   3066] #
[03/09 15:07:46   3066] #               Routing  #Avail      #Track     #Total     %Gcell
[03/09 15:07:46   3066] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/09 15:07:46   3066] #  --------------------------------------------------------------
[03/09 15:07:46   3066] #  Metal 1        H        2107          80       21316    91.95%
[03/09 15:07:46   3066] #  Metal 2        V        2110          84       21316     0.84%
[03/09 15:07:46   3066] #  Metal 3        H        2187           0       21316     0.50%
[03/09 15:07:46   3066] #  Metal 4        V        1410         784       21316     5.42%
[03/09 15:07:46   3066] #  Metal 5        H        2187           0       21316     0.00%
[03/09 15:07:46   3066] #  Metal 6        V        2194           0       21316     0.00%
[03/09 15:07:46   3066] #  Metal 7        H         547           0       21316     0.00%
[03/09 15:07:46   3066] #  Metal 8        V         548           0       21316     0.00%
[03/09 15:07:46   3066] #  --------------------------------------------------------------
[03/09 15:07:46   3066] #  Total                  13291       5.40%  170528    12.34%
[03/09 15:07:46   3066] #
[03/09 15:07:46   3066] #  91 nets (0.24%) with 1 preferred extra spacing.
[03/09 15:07:46   3066] #
[03/09 15:07:46   3066] #
[03/09 15:07:46   3066] #Routing guide is on.
[03/09 15:07:46   3066] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1126.54 (MB), peak = 1167.81 (MB)
[03/09 15:07:46   3066] #
[03/09 15:07:46   3066] #start global routing iteration 1...
[03/09 15:07:47   3067] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1153.55 (MB), peak = 1167.81 (MB)
[03/09 15:07:47   3067] #
[03/09 15:07:47   3067] #start global routing iteration 2...
[03/09 15:07:47   3067] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1153.73 (MB), peak = 1167.81 (MB)
[03/09 15:07:47   3067] #
[03/09 15:07:47   3067] #
[03/09 15:07:47   3067] #Total number of trivial nets (e.g. < 2 pins) = 4294 (skipped).
[03/09 15:07:47   3067] #Total number of selected nets for routing = 91.
[03/09 15:07:47   3067] #Total number of unselected nets (but routable) for routing = 32916 (skipped).
[03/09 15:07:47   3067] #Total number of nets in the design = 37301.
[03/09 15:07:47   3067] #
[03/09 15:07:47   3067] #32916 skipped nets do not have any wires.
[03/09 15:07:47   3067] #91 routable nets have only global wires.
[03/09 15:07:47   3067] #91 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/09 15:07:47   3067] #
[03/09 15:07:47   3067] #Routed net constraints summary:
[03/09 15:07:47   3067] #------------------------------------------------
[03/09 15:07:47   3067] #        Rules   Pref Extra Space   Unconstrained  
[03/09 15:07:47   3067] #------------------------------------------------
[03/09 15:07:47   3067] #      Default                 91               0  
[03/09 15:07:47   3067] #------------------------------------------------
[03/09 15:07:47   3067] #        Total                 91               0  
[03/09 15:07:47   3067] #------------------------------------------------
[03/09 15:07:47   3067] #
[03/09 15:07:47   3067] #Routing constraints summary of the whole design:
[03/09 15:07:47   3067] #Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
[03/09 15:07:47   3067] #-------------------------------------------------------------------
[03/09 15:07:47   3067] #        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
[03/09 15:07:47   3067] #-------------------------------------------------------------------
[03/09 15:07:47   3067] #      Default                 91                353           32563  
[03/09 15:07:47   3067] #-------------------------------------------------------------------
[03/09 15:07:47   3067] #        Total                 91                353           32563  
[03/09 15:07:47   3067] #-------------------------------------------------------------------
[03/09 15:07:47   3067] #
[03/09 15:07:47   3067] #
[03/09 15:07:47   3067] #  Congestion Analysis: (blocked Gcells are excluded)
[03/09 15:07:47   3067] #
[03/09 15:07:47   3067] #                 OverCon          
[03/09 15:07:47   3067] #                  #Gcell    %Gcell
[03/09 15:07:47   3067] #     Layer           (1)   OverCon
[03/09 15:07:47   3067] #  --------------------------------
[03/09 15:07:47   3067] #   Metal 1      0(0.00%)   (0.00%)
[03/09 15:07:47   3067] #   Metal 2      1(0.00%)   (0.00%)
[03/09 15:07:47   3067] #   Metal 3      0(0.00%)   (0.00%)
[03/09 15:07:47   3067] #   Metal 4     14(0.07%)   (0.07%)
[03/09 15:07:47   3067] #   Metal 5      0(0.00%)   (0.00%)
[03/09 15:07:47   3067] #   Metal 6      0(0.00%)   (0.00%)
[03/09 15:07:47   3067] #   Metal 7      0(0.00%)   (0.00%)
[03/09 15:07:47   3067] #   Metal 8      0(0.00%)   (0.00%)
[03/09 15:07:47   3067] #  --------------------------------
[03/09 15:07:47   3067] #     Total     15(0.01%)   (0.01%)
[03/09 15:07:47   3067] #
[03/09 15:07:47   3067] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[03/09 15:07:47   3067] #  Overflow after GR: 0.00% H + 0.02% V
[03/09 15:07:47   3067] #
[03/09 15:07:47   3067] #Complete Global Routing.
[03/09 15:07:47   3067] #Total number of nets with non-default rule or having extra spacing = 91
[03/09 15:07:47   3067] #Total wire length = 24279 um.
[03/09 15:07:47   3067] #Total half perimeter of net bounding box = 9031 um.
[03/09 15:07:47   3067] #Total wire length on LAYER M1 = 0 um.
[03/09 15:07:47   3067] #Total wire length on LAYER M2 = 246 um.
[03/09 15:07:47   3067] #Total wire length on LAYER M3 = 15360 um.
[03/09 15:07:47   3067] #Total wire length on LAYER M4 = 8574 um.
[03/09 15:07:47   3067] #Total wire length on LAYER M5 = 24 um.
[03/09 15:07:47   3067] #Total wire length on LAYER M6 = 69 um.
[03/09 15:07:47   3067] #Total wire length on LAYER M7 = 6 um.
[03/09 15:07:47   3067] #Total wire length on LAYER M8 = 0 um.
[03/09 15:07:47   3067] #Total number of vias = 12721
[03/09 15:07:47   3067] #Up-Via Summary (total 12721):
[03/09 15:07:47   3067] #           
[03/09 15:07:47   3067] #-----------------------
[03/09 15:07:47   3067] #  Metal 1         5204
[03/09 15:07:47   3067] #  Metal 2         4553
[03/09 15:07:47   3067] #  Metal 3         2942
[03/09 15:07:47   3067] #  Metal 4           10
[03/09 15:07:47   3067] #  Metal 5           10
[03/09 15:07:47   3067] #  Metal 6            2
[03/09 15:07:47   3067] #-----------------------
[03/09 15:07:47   3067] #                 12721 
[03/09 15:07:47   3067] #
[03/09 15:07:47   3067] #Total number of involved priority nets 91
[03/09 15:07:47   3067] #Maximum src to sink distance for priority net 322.5
[03/09 15:07:47   3067] #Average of max src_to_sink distance for priority net 92.9
[03/09 15:07:47   3067] #Average of ave src_to_sink distance for priority net 53.4
[03/09 15:07:47   3067] #Max overcon = 1 tracks.
[03/09 15:07:47   3067] #Total overcon = 0.01%.
[03/09 15:07:47   3067] #Worst layer Gcell overcon rate = 0.07%.
[03/09 15:07:47   3067] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1153.89 (MB), peak = 1167.81 (MB)
[03/09 15:07:47   3067] #
[03/09 15:07:47   3067] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1132.18 (MB), peak = 1167.81 (MB)
[03/09 15:07:47   3067] #Start Track Assignment.
[03/09 15:07:47   3067] #Done with 3550 horizontal wires in 2 hboxes and 2195 vertical wires in 2 hboxes.
[03/09 15:07:48   3068] #Done with 98 horizontal wires in 2 hboxes and 37 vertical wires in 2 hboxes.
[03/09 15:07:48   3068] #Complete Track Assignment.
[03/09 15:07:48   3068] #Total number of nets with non-default rule or having extra spacing = 91
[03/09 15:07:48   3068] #Total wire length = 26972 um.
[03/09 15:07:48   3068] #Total half perimeter of net bounding box = 9031 um.
[03/09 15:07:48   3068] #Total wire length on LAYER M1 = 2767 um.
[03/09 15:07:48   3068] #Total wire length on LAYER M2 = 237 um.
[03/09 15:07:48   3068] #Total wire length on LAYER M3 = 15367 um.
[03/09 15:07:48   3068] #Total wire length on LAYER M4 = 8492 um.
[03/09 15:07:48   3068] #Total wire length on LAYER M5 = 30 um.
[03/09 15:07:48   3068] #Total wire length on LAYER M6 = 72 um.
[03/09 15:07:48   3068] #Total wire length on LAYER M7 = 8 um.
[03/09 15:07:48   3068] #Total wire length on LAYER M8 = 0 um.
[03/09 15:07:48   3068] #Total number of vias = 12721
[03/09 15:07:48   3068] #Up-Via Summary (total 12721):
[03/09 15:07:48   3068] #           
[03/09 15:07:48   3068] #-----------------------
[03/09 15:07:48   3068] #  Metal 1         5204
[03/09 15:07:48   3068] #  Metal 2         4553
[03/09 15:07:48   3068] #  Metal 3         2942
[03/09 15:07:48   3068] #  Metal 4           10
[03/09 15:07:48   3068] #  Metal 5           10
[03/09 15:07:48   3068] #  Metal 6            2
[03/09 15:07:48   3068] #-----------------------
[03/09 15:07:48   3068] #                 12721 
[03/09 15:07:48   3068] #
[03/09 15:07:48   3068] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1148.66 (MB), peak = 1167.81 (MB)
[03/09 15:07:48   3068] #
[03/09 15:07:48   3068] #Cpu time = 00:00:24
[03/09 15:07:48   3068] #Elapsed time = 00:00:24
[03/09 15:07:48   3068] #Increased memory = 47.11 (MB)
[03/09 15:07:48   3068] #Total memory = 1148.70 (MB)
[03/09 15:07:48   3068] #Peak memory = 1167.81 (MB)
[03/09 15:07:49   3068] #
[03/09 15:07:49   3068] #Start Detail Routing..
[03/09 15:07:49   3068] #start initial detail routing ...
[03/09 15:08:25   3105] # ECO: 4.9% of the total area was rechecked for DRC, and 76.6% required routing.
[03/09 15:08:25   3105] #    number of violations = 0
[03/09 15:08:25   3105] #cpu time = 00:00:37, elapsed time = 00:00:37, memory = 1181.02 (MB), peak = 1183.59 (MB)
[03/09 15:08:25   3105] #start 1st optimization iteration ...
[03/09 15:08:26   3105] #    number of violations = 0
[03/09 15:08:26   3105] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1142.98 (MB), peak = 1183.59 (MB)
[03/09 15:08:26   3105] #Complete Detail Routing.
[03/09 15:08:26   3105] #Total number of nets with non-default rule or having extra spacing = 91
[03/09 15:08:26   3105] #Total wire length = 25251 um.
[03/09 15:08:26   3105] #Total half perimeter of net bounding box = 9031 um.
[03/09 15:08:26   3105] #Total wire length on LAYER M1 = 9 um.
[03/09 15:08:26   3105] #Total wire length on LAYER M2 = 1256 um.
[03/09 15:08:26   3105] #Total wire length on LAYER M3 = 14253 um.
[03/09 15:08:26   3105] #Total wire length on LAYER M4 = 9732 um.
[03/09 15:08:26   3105] #Total wire length on LAYER M5 = 0 um.
[03/09 15:08:26   3105] #Total wire length on LAYER M6 = 0 um.
[03/09 15:08:26   3105] #Total wire length on LAYER M7 = 0 um.
[03/09 15:08:26   3105] #Total wire length on LAYER M8 = 0 um.
[03/09 15:08:26   3105] #Total number of vias = 14624
[03/09 15:08:26   3105] #Total number of multi-cut vias = 90 (  0.6%)
[03/09 15:08:26   3105] #Total number of single cut vias = 14534 ( 99.4%)
[03/09 15:08:26   3105] #Up-Via Summary (total 14624):
[03/09 15:08:26   3105] #                   single-cut          multi-cut      Total
[03/09 15:08:26   3105] #-----------------------------------------------------------
[03/09 15:08:26   3105] #  Metal 1        5093 ( 98.3%)        90 (  1.7%)       5183
[03/09 15:08:26   3105] #  Metal 2        5002 (100.0%)         0 (  0.0%)       5002
[03/09 15:08:26   3105] #  Metal 3        4439 (100.0%)         0 (  0.0%)       4439
[03/09 15:08:26   3105] #-----------------------------------------------------------
[03/09 15:08:26   3105] #                14534 ( 99.4%)        90 (  0.6%)      14624 
[03/09 15:08:26   3105] #
[03/09 15:08:26   3105] #Total number of DRC violations = 0
[03/09 15:08:26   3105] #Cpu time = 00:00:38
[03/09 15:08:26   3105] #Elapsed time = 00:00:38
[03/09 15:08:26   3105] #Increased memory = -7.43 (MB)
[03/09 15:08:26   3105] #Total memory = 1141.27 (MB)
[03/09 15:08:26   3105] #Peak memory = 1183.59 (MB)
[03/09 15:08:26   3105] #detailRoute Statistics:
[03/09 15:08:26   3105] #Cpu time = 00:00:38
[03/09 15:08:26   3105] #Elapsed time = 00:00:38
[03/09 15:08:26   3105] #Increased memory = -7.43 (MB)
[03/09 15:08:26   3105] #Total memory = 1141.27 (MB)
[03/09 15:08:26   3105] #Peak memory = 1183.59 (MB)
[03/09 15:08:26   3106] #
[03/09 15:08:26   3106] #globalDetailRoute statistics:
[03/09 15:08:26   3106] #Cpu time = 00:01:03
[03/09 15:08:26   3106] #Elapsed time = 00:01:03
[03/09 15:08:26   3106] #Increased memory = 48.20 (MB)
[03/09 15:08:26   3106] #Total memory = 1120.86 (MB)
[03/09 15:08:26   3106] #Peak memory = 1183.59 (MB)
[03/09 15:08:26   3106] #Number of warnings = 28
[03/09 15:08:26   3106] #Total number of warnings = 28
[03/09 15:08:26   3106] #Number of fails = 0
[03/09 15:08:26   3106] #Total number of fails = 0
[03/09 15:08:26   3106] #Complete globalDetailRoute on Sun Mar  9 15:08:26 2025
[03/09 15:08:26   3106] #
[03/09 15:08:26   3106] 
[03/09 15:08:26   3106]       Clock detailed routing done.
[03/09 15:08:26   3106] Checking guided vs. routed lengths for 91 nets...
[03/09 15:08:26   3106] 
[03/09 15:08:26   3106]       
[03/09 15:08:26   3106]       Guided max path lengths
[03/09 15:08:26   3106]       =======================
[03/09 15:08:26   3106]       
[03/09 15:08:26   3106]       ---------------------------------------
[03/09 15:08:26   3106]       From (um)    To (um)    Number of paths
[03/09 15:08:26   3106]       ---------------------------------------
[03/09 15:08:26   3106]          0.000      50.000           2
[03/09 15:08:26   3106]         50.000     100.000          72
[03/09 15:08:26   3106]        100.000     150.000          11
[03/09 15:08:26   3106]        150.000     200.000           4
[03/09 15:08:26   3106]        200.000     250.000           0
[03/09 15:08:26   3106]        250.000     300.000           1
[03/09 15:08:26   3106]        300.000     350.000           1
[03/09 15:08:26   3106]       ---------------------------------------
[03/09 15:08:26   3106]       
[03/09 15:08:26   3106]       Deviation of routing from guided max path lengths
[03/09 15:08:26   3106]       =================================================
[03/09 15:08:26   3106]       
[03/09 15:08:26   3106]       --------------------------------------
[03/09 15:08:26   3106]       From (%)    To (%)     Number of paths
[03/09 15:08:26   3106]       --------------------------------------
[03/09 15:08:26   3106]       below         0.000           9
[03/09 15:08:26   3106]         0.000      20.000          43
[03/09 15:08:26   3106]        20.000      40.000          26
[03/09 15:08:26   3106]        40.000      60.000           9
[03/09 15:08:26   3106]        60.000      80.000           1
[03/09 15:08:26   3106]        80.000     100.000           2
[03/09 15:08:26   3106]       100.000     120.000           0
[03/09 15:08:26   3106]       120.000     140.000           0
[03/09 15:08:26   3106]       140.000     160.000           1
[03/09 15:08:26   3106]       --------------------------------------
[03/09 15:08:26   3106]       
[03/09 15:08:26   3106] 
[03/09 15:08:26   3106]     Top 10 notable deviations of routed length from guided length
[03/09 15:08:26   3106]     =============================================================
[03/09 15:08:26   3106] 
[03/09 15:08:26   3106]     Net CTS_157 (72 terminals)
[03/09 15:08:26   3106]     Guided length:  max path =    51.995um, total =   289.858um
[03/09 15:08:26   3106]     Routed length:  max path =   133.000um, total =   342.280um
[03/09 15:08:26   3106]     Deviation:      max path =   155.794%,  total =    18.086%
[03/09 15:08:26   3106] 
[03/09 15:08:26   3106]     Net CTS_150 (85 terminals)
[03/09 15:08:26   3106]     Guided length:  max path =    59.038um, total =   289.085um
[03/09 15:08:26   3106]     Routed length:  max path =   114.200um, total =   339.540um
[03/09 15:08:26   3106]     Deviation:      max path =    93.436%,  total =    17.453%
[03/09 15:08:26   3106] 
[03/09 15:08:26   3106]     Net CTS_169 (81 terminals)
[03/09 15:08:26   3106]     Guided length:  max path =    49.693um, total =   292.697um
[03/09 15:08:26   3106]     Routed length:  max path =    91.800um, total =   337.920um
[03/09 15:08:26   3106]     Deviation:      max path =    84.736%,  total =    15.450%
[03/09 15:08:26   3106] 
[03/09 15:08:26   3106]     Net ofifo_inst/col_idx_4__fifo_instance/CTS_4 (39 terminals)
[03/09 15:08:26   3106]     Guided length:  max path =    47.340um, total =   155.828um
[03/09 15:08:26   3106]     Routed length:  max path =    76.800um, total =   172.960um
[03/09 15:08:26   3106]     Deviation:      max path =    62.231%,  total =    10.995%
[03/09 15:08:26   3106] 
[03/09 15:08:26   3106]     Net CTS_147 (84 terminals)
[03/09 15:08:26   3106]     Guided length:  max path =    54.333um, total =   322.238um
[03/09 15:08:26   3106]     Routed length:  max path =    86.600um, total =   380.840um
[03/09 15:08:26   3106]     Deviation:      max path =    59.389%,  total =    18.186%
[03/09 15:08:26   3106] 
[03/09 15:08:26   3106]     Net CTS_177 (62 terminals)
[03/09 15:08:26   3106]     Guided length:  max path =    56.925um, total =   234.213um
[03/09 15:08:26   3106]     Routed length:  max path =    90.000um, total =   274.680um
[03/09 15:08:26   3106]     Deviation:      max path =    58.103%,  total =    17.278%
[03/09 15:08:26   3106] 
[03/09 15:08:26   3106]     Net CTS_145 (81 terminals)
[03/09 15:08:26   3106]     Guided length:  max path =    64.100um, total =   265.017um
[03/09 15:08:26   3106]     Routed length:  max path =   100.000um, total =   331.360um
[03/09 15:08:26   3106]     Deviation:      max path =    56.006%,  total =    25.033%
[03/09 15:08:26   3106] 
[03/09 15:08:26   3106]     Net mac_array_instance/CTS_57 (80 terminals)
[03/09 15:08:26   3106]     Guided length:  max path =    81.690um, total =   309.713um
[03/09 15:08:26   3106]     Routed length:  max path =   123.000um, total =   365.360um
[03/09 15:08:26   3106]     Deviation:      max path =    50.569%,  total =    17.967%
[03/09 15:08:26   3106] 
[03/09 15:08:26   3106]     Net CTS_156 (62 terminals)
[03/09 15:08:26   3106]     Guided length:  max path =    63.148um, total =   235.965um
[03/09 15:08:26   3106]     Routed length:  max path =    93.800um, total =   285.980um
[03/09 15:08:26   3106]     Deviation:      max path =    48.541%,  total =    21.196%
[03/09 15:08:26   3106] 
[03/09 15:08:26   3106]     Net psum_mem_instance/CTS_42 (61 terminals)
[03/09 15:08:26   3106]     Guided length:  max path =    59.303um, total =   233.597um
[03/09 15:08:26   3106]     Routed length:  max path =    87.600um, total =   276.600um
[03/09 15:08:26   3106]     Deviation:      max path =    47.717%,  total =    18.409%
[03/09 15:08:26   3106] 
[03/09 15:08:26   3106] Set FIXED routing status on 91 net(s)
[03/09 15:08:26   3106] Set FIXED placed status on 90 instance(s)
[03/09 15:08:26   3106] Net route status summary:
[03/09 15:08:26   3106]   Clock:        91 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=91)
[03/09 15:08:26   3106]   Non-clock: 32916 (unrouted=32916, trialRouted=0, noStatus=0, routed=0, fixed=0)
[03/09 15:08:26   3106] (Not counting 4294 nets with <2 term connections)
[03/09 15:08:26   3106] 
[03/09 15:08:26   3106] CCOPT: Done with clock implementation routing.
[03/09 15:08:26   3106] 
[03/09 15:08:26   3106] 
[03/09 15:08:26   3106] CCOPT: Starting congestion repair using flow wrapper.
[03/09 15:08:26   3106] Trial Route Overflow 0(H) 0(V)
[03/09 15:08:26   3106] Starting congestion repair ...
[03/09 15:08:26   3106] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 2.
[03/09 15:08:26   3106] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/09 15:08:26   3106] (I)       Reading DB...
[03/09 15:08:26   3106] (I)       congestionReportName   : 
[03/09 15:08:26   3106] (I)       buildTerm2TermWires    : 1
[03/09 15:08:26   3106] (I)       doTrackAssignment      : 1
[03/09 15:08:26   3106] (I)       dumpBookshelfFiles     : 0
[03/09 15:08:26   3106] (I)       numThreads             : 1
[03/09 15:08:26   3106] [NR-eagl] honorMsvRouteConstraint: false
[03/09 15:08:26   3106] (I)       honorPin               : false
[03/09 15:08:26   3106] (I)       honorPinGuide          : true
[03/09 15:08:26   3106] (I)       honorPartition         : false
[03/09 15:08:26   3106] (I)       allowPartitionCrossover: false
[03/09 15:08:26   3106] (I)       honorSingleEntry       : true
[03/09 15:08:26   3106] (I)       honorSingleEntryStrong : true
[03/09 15:08:26   3106] (I)       handleViaSpacingRule   : false
[03/09 15:08:26   3106] (I)       PDConstraint           : none
[03/09 15:08:26   3106] (I)       expBetterNDRHandling   : false
[03/09 15:08:26   3106] [NR-eagl] honorClockSpecNDR      : 0
[03/09 15:08:26   3106] (I)       routingEffortLevel     : 3
[03/09 15:08:26   3106] [NR-eagl] minRouteLayer          : 2
[03/09 15:08:26   3106] [NR-eagl] maxRouteLayer          : 2147483647
[03/09 15:08:26   3106] (I)       numRowsPerGCell        : 1
[03/09 15:08:26   3106] (I)       speedUpLargeDesign     : 0
[03/09 15:08:26   3106] (I)       speedUpBlkViolationClean: 0
[03/09 15:08:26   3106] (I)       multiThreadingTA       : 0
[03/09 15:08:26   3106] (I)       blockedPinEscape       : 1
[03/09 15:08:26   3106] (I)       blkAwareLayerSwitching : 0
[03/09 15:08:26   3106] (I)       betterClockWireModeling: 1
[03/09 15:08:26   3106] (I)       punchThroughDistance   : 500.00
[03/09 15:08:26   3106] (I)       scenicBound            : 1.15
[03/09 15:08:26   3106] (I)       maxScenicToAvoidBlk    : 100.00
[03/09 15:08:26   3106] (I)       source-to-sink ratio   : 0.00
[03/09 15:08:26   3106] (I)       targetCongestionRatioH : 1.00
[03/09 15:08:26   3106] (I)       targetCongestionRatioV : 1.00
[03/09 15:08:26   3106] (I)       layerCongestionRatio   : 0.70
[03/09 15:08:26   3106] (I)       m1CongestionRatio      : 0.10
[03/09 15:08:26   3106] (I)       m2m3CongestionRatio    : 0.70
[03/09 15:08:26   3106] (I)       localRouteEffort       : 1.00
[03/09 15:08:26   3106] (I)       numSitesBlockedByOneVia: 8.00
[03/09 15:08:26   3106] (I)       supplyScaleFactorH     : 1.00
[03/09 15:08:26   3106] (I)       supplyScaleFactorV     : 1.00
[03/09 15:08:26   3106] (I)       highlight3DOverflowFactor: 0.00
[03/09 15:08:26   3106] (I)       doubleCutViaModelingRatio: 0.00
[03/09 15:08:26   3106] (I)       blockTrack             : 
[03/09 15:08:26   3106] (I)       readTROption           : true
[03/09 15:08:26   3106] (I)       extraSpacingBothSide   : false
[03/09 15:08:26   3106] [NR-eagl] numTracksPerClockWire  : 0
[03/09 15:08:26   3106] (I)       routeSelectedNetsOnly  : false
[03/09 15:08:26   3106] (I)       before initializing RouteDB syMemory usage = 1317.9 MB
[03/09 15:08:26   3106] (I)       starting read tracks
[03/09 15:08:26   3106] (I)       build grid graph
[03/09 15:08:26   3106] (I)       build grid graph start
[03/09 15:08:26   3106] [NR-eagl] Layer1 has no routable track
[03/09 15:08:26   3106] [NR-eagl] Layer2 has single uniform track structure
[03/09 15:08:26   3106] [NR-eagl] Layer3 has single uniform track structure
[03/09 15:08:26   3106] [NR-eagl] Layer4 has single uniform track structure
[03/09 15:08:26   3106] [NR-eagl] Layer5 has single uniform track structure
[03/09 15:08:26   3106] [NR-eagl] Layer6 has single uniform track structure
[03/09 15:08:26   3106] [NR-eagl] Layer7 has single uniform track structure
[03/09 15:08:26   3106] [NR-eagl] Layer8 has single uniform track structure
[03/09 15:08:26   3106] (I)       build grid graph end
[03/09 15:08:26   3106] (I)       Layer1   numNetMinLayer=32603
[03/09 15:08:26   3106] (I)       Layer2   numNetMinLayer=0
[03/09 15:08:26   3106] (I)       Layer3   numNetMinLayer=91
[03/09 15:08:26   3106] (I)       Layer4   numNetMinLayer=0
[03/09 15:08:26   3106] (I)       Layer5   numNetMinLayer=0
[03/09 15:08:26   3106] (I)       Layer6   numNetMinLayer=0
[03/09 15:08:26   3106] (I)       Layer7   numNetMinLayer=313
[03/09 15:08:26   3106] (I)       Layer8   numNetMinLayer=0
[03/09 15:08:26   3106] (I)       numViaLayers=7
[03/09 15:08:26   3106] (I)       end build via table
[03/09 15:08:26   3106] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=18303 numBumpBlks=0 numBoundaryFakeBlks=0
[03/09 15:08:26   3106] [NR-eagl] numPreroutedNet = 91  numPreroutedWires = 15485
[03/09 15:08:26   3106] (I)       readDataFromPlaceDB
[03/09 15:08:26   3106] (I)       Read net information..
[03/09 15:08:26   3106] [NR-eagl] Read numTotalNets=33007  numIgnoredNets=91
[03/09 15:08:26   3106] (I)       Read testcase time = 0.010 seconds
[03/09 15:08:26   3106] 
[03/09 15:08:26   3106] (I)       totalPins=104283  totalGlobalPin=98739 (94.68%)
[03/09 15:08:26   3106] (I)       Model blockage into capacity
[03/09 15:08:26   3106] (I)       Read numBlocks=18303  numPreroutedWires=15485  numCapScreens=0
[03/09 15:08:26   3106] (I)       blocked area on Layer1 : 0  (0.00%)
[03/09 15:08:26   3106] (I)       blocked area on Layer2 : 64844632800  (8.44%)
[03/09 15:08:26   3106] (I)       blocked area on Layer3 : 37952200000  (4.94%)
[03/09 15:08:26   3106] (I)       blocked area on Layer4 : 299960660000  (39.05%)
[03/09 15:08:26   3106] (I)       blocked area on Layer5 : 0  (0.00%)
[03/09 15:08:26   3106] (I)       blocked area on Layer6 : 0  (0.00%)
[03/09 15:08:26   3106] (I)       blocked area on Layer7 : 0  (0.00%)
[03/09 15:08:26   3106] (I)       blocked area on Layer8 : 0  (0.00%)
[03/09 15:08:26   3106] (I)       Modeling time = 0.020 seconds
[03/09 15:08:26   3106] 
[03/09 15:08:26   3106] (I)       Number of ignored nets = 91
[03/09 15:08:26   3106] (I)       Number of fixed nets = 91.  Ignored: Yes
[03/09 15:08:26   3106] (I)       Number of clock nets = 91.  Ignored: No
[03/09 15:08:26   3106] (I)       Number of analog nets = 0.  Ignored: Yes
[03/09 15:08:26   3106] (I)       Number of special nets = 0.  Ignored: Yes
[03/09 15:08:26   3106] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/09 15:08:26   3106] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/09 15:08:26   3106] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/09 15:08:26   3106] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/09 15:08:26   3106] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/09 15:08:26   3106] (I)       Before initializing earlyGlobalRoute syMemory usage = 1323.2 MB
[03/09 15:08:26   3106] (I)       Layer1  viaCost=300.00
[03/09 15:08:26   3106] (I)       Layer2  viaCost=100.00
[03/09 15:08:26   3106] (I)       Layer3  viaCost=100.00
[03/09 15:08:26   3106] (I)       Layer4  viaCost=100.00
[03/09 15:08:26   3106] (I)       Layer5  viaCost=100.00
[03/09 15:08:26   3106] (I)       Layer6  viaCost=200.00
[03/09 15:08:26   3106] (I)       Layer7  viaCost=100.00
[03/09 15:08:26   3106] (I)       ---------------------Grid Graph Info--------------------
[03/09 15:08:26   3106] (I)       routing area        :  (0, 0) - (877600, 875200)
[03/09 15:08:26   3106] (I)       core area           :  (20000, 20000) - (857600, 855200)
[03/09 15:08:26   3106] (I)       Site Width          :   400  (dbu)
[03/09 15:08:26   3106] (I)       Row Height          :  3600  (dbu)
[03/09 15:08:26   3106] (I)       GCell Width         :  3600  (dbu)
[03/09 15:08:26   3106] (I)       GCell Height        :  3600  (dbu)
[03/09 15:08:26   3106] (I)       grid                :   244   243     8
[03/09 15:08:26   3106] (I)       vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/09 15:08:26   3106] (I)       horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/09 15:08:26   3106] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/09 15:08:26   3106] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/09 15:08:26   3106] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/09 15:08:26   3106] (I)       First Track Coord   :     0   200   400   200   400   200   800  1000
[03/09 15:08:26   3106] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/09 15:08:26   3106] (I)       Total num of tracks :     0  2194  2187  2194  2187  2194   547   548
[03/09 15:08:26   3106] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/09 15:08:26   3106] (I)       --------------------------------------------------------
[03/09 15:08:26   3106] 
[03/09 15:08:26   3106] [NR-eagl] ============ Routing rule table ============
[03/09 15:08:26   3106] [NR-eagl] Rule id 0. Nets 0 
[03/09 15:08:26   3106] [NR-eagl] id=0  routeTrackId=0  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[03/09 15:08:26   3106] [NR-eagl] Pitch:  L1=720  L2=800  L3=800  L4=800  L5=800  L6=800  L7=3200  L8=3200
[03/09 15:08:26   3106] [NR-eagl] Rule id 1. Nets 32916 
[03/09 15:08:26   3106] [NR-eagl] id=1  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/09 15:08:26   3106] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/09 15:08:26   3106] [NR-eagl] ========================================
[03/09 15:08:26   3106] [NR-eagl] 
[03/09 15:08:26   3106] (I)       After initializing earlyGlobalRoute syMemory usage = 1323.2 MB
[03/09 15:08:26   3106] (I)       Loading and dumping file time : 0.34 seconds
[03/09 15:08:26   3106] (I)       free getNanoCongMap()->getMpool()
[03/09 15:08:26   3106] (I)       ============= Initialization =============
[03/09 15:08:26   3106] (I)       total 2D Cap : 266632 = (133468 H, 133164 V)
[03/09 15:08:26   3106] [NR-eagl] Layer group 1: route 313 net(s) in layer range [7, 8]
[03/09 15:08:26   3106] (I)       ============  Phase 1a Route ============
[03/09 15:08:26   3106] (I)       Phase 1a runs 0.00 seconds
[03/09 15:08:26   3106] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[03/09 15:08:26   3106] (I)       Usage: 19323 = (7556 H, 11767 V) = (5.66% H, 8.84% V) = (1.360e+04um H, 2.118e+04um V)
[03/09 15:08:26   3106] (I)       
[03/09 15:08:26   3106] (I)       ============  Phase 1b Route ============
[03/09 15:08:26   3106] (I)       Phase 1b runs 0.00 seconds
[03/09 15:08:26   3106] (I)       Usage: 19327 = (7558 H, 11769 V) = (5.66% H, 8.84% V) = (1.360e+04um H, 2.118e+04um V)
[03/09 15:08:26   3106] (I)       
[03/09 15:08:26   3106] (I)       earlyGlobalRoute overflow of layer group 1: 0.02% H + 0.01% V. EstWL: 3.478860e+04um
[03/09 15:08:26   3106] (I)       ============  Phase 1c Route ============
[03/09 15:08:26   3106] (I)       Level2 Grid: 49 x 49
[03/09 15:08:26   3106] (I)       Phase 1c runs 0.00 seconds
[03/09 15:08:26   3106] (I)       Usage: 19327 = (7558 H, 11769 V) = (5.66% H, 8.84% V) = (1.360e+04um H, 2.118e+04um V)
[03/09 15:08:26   3106] (I)       
[03/09 15:08:26   3106] (I)       ============  Phase 1d Route ============
[03/09 15:08:26   3106] (I)       Phase 1d runs 0.00 seconds
[03/09 15:08:26   3106] (I)       Usage: 19335 = (7560 H, 11775 V) = (5.66% H, 8.84% V) = (1.361e+04um H, 2.120e+04um V)
[03/09 15:08:26   3106] (I)       
[03/09 15:08:26   3106] (I)       ============  Phase 1e Route ============
[03/09 15:08:26   3106] (I)       Phase 1e runs 0.00 seconds
[03/09 15:08:26   3106] (I)       Usage: 19335 = (7560 H, 11775 V) = (5.66% H, 8.84% V) = (1.361e+04um H, 2.120e+04um V)
[03/09 15:08:26   3106] (I)       
[03/09 15:08:26   3106] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.480300e+04um
[03/09 15:08:26   3106] [NR-eagl] 
[03/09 15:08:26   3106] (I)       dpBasedLA: time=0.00  totalOF=2274  totalVia=20160  totalWL=19335  total(Via+WL)=39495 
[03/09 15:08:26   3106] (I)       total 2D Cap : 2626827 = (1165006 H, 1461821 V)
[03/09 15:08:26   3106] [NR-eagl] Layer group 2: route 32603 net(s) in layer range [2, 8]
[03/09 15:08:26   3106] (I)       ============  Phase 1a Route ============
[03/09 15:08:26   3106] (I)       Phase 1a runs 0.07 seconds
[03/09 15:08:26   3106] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=0
[03/09 15:08:26   3106] (I)       Usage: 300004 = (131625 H, 168379 V) = (11.30% H, 11.52% V) = (2.369e+05um H, 3.031e+05um V)
[03/09 15:08:26   3106] (I)       
[03/09 15:08:26   3106] (I)       ============  Phase 1b Route ============
[03/09 15:08:26   3106] (I)       Phase 1b runs 0.01 seconds
[03/09 15:08:26   3106] (I)       Usage: 300030 = (131645 H, 168385 V) = (11.30% H, 11.52% V) = (2.370e+05um H, 3.031e+05um V)
[03/09 15:08:26   3106] (I)       
[03/09 15:08:26   3106] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.03% V. EstWL: 5.052510e+05um
[03/09 15:08:26   3106] (I)       ============  Phase 1c Route ============
[03/09 15:08:26   3106] (I)       Level2 Grid: 49 x 49
[03/09 15:08:26   3106] (I)       Phase 1c runs 0.01 seconds
[03/09 15:08:26   3106] (I)       Usage: 300030 = (131645 H, 168385 V) = (11.30% H, 11.52% V) = (2.370e+05um H, 3.031e+05um V)
[03/09 15:08:26   3106] (I)       
[03/09 15:08:26   3106] (I)       ============  Phase 1d Route ============
[03/09 15:08:26   3106] (I)       Phase 1d runs 0.02 seconds
[03/09 15:08:26   3106] (I)       Usage: 300043 = (131649 H, 168394 V) = (11.30% H, 11.52% V) = (2.370e+05um H, 3.031e+05um V)
[03/09 15:08:26   3106] (I)       
[03/09 15:08:26   3106] (I)       ============  Phase 1e Route ============
[03/09 15:08:26   3106] (I)       Phase 1e runs 0.00 seconds
[03/09 15:08:26   3106] (I)       Usage: 300043 = (131649 H, 168394 V) = (11.30% H, 11.52% V) = (2.370e+05um H, 3.031e+05um V)
[03/09 15:08:26   3106] (I)       
[03/09 15:08:26   3106] [NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.02% V. EstWL: 5.052744e+05um
[03/09 15:08:26   3106] [NR-eagl] 
[03/09 15:08:27   3106] (I)       dpBasedLA: time=0.08  totalOF=7086  totalVia=195310  totalWL=280706  total(Via+WL)=476016 
[03/09 15:08:27   3106] (I)       ============  Phase 1l Route ============
[03/09 15:08:27   3106] (I)       Total Global Routing Runtime: 0.36 seconds
[03/09 15:08:27   3106] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/09 15:08:27   3106] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/09 15:08:27   3106] (I)       
[03/09 15:08:27   3106] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/09 15:08:27   3106] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[03/09 15:08:27   3106] 
[03/09 15:08:27   3106] ** np local hotspot detection info verbose **
[03/09 15:08:27   3106] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[03/09 15:08:27   3106] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[03/09 15:08:27   3106] 
[03/09 15:08:27   3106] describeCongestion: hCong = 0.00 vCong = 0.00
[03/09 15:08:27   3106] Skipped repairing congestion.
[03/09 15:08:27   3106] (I)       ============= track Assignment ============
[03/09 15:08:27   3106] (I)       extract Global 3D Wires
[03/09 15:08:27   3106] (I)       Extract Global WL : time=0.01
[03/09 15:08:27   3106] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/09 15:08:27   3106] (I)       Initialization real time=0.01 seconds
[03/09 15:08:27   3107] (I)       Kernel real time=0.32 seconds
[03/09 15:08:27   3107] (I)       End Greedy Track Assignment
[03/09 15:08:27   3107] [NR-eagl] Layer1(M1)(F) length: 8.800000e+00um, number of vias: 109224
[03/09 15:08:27   3107] [NR-eagl] Layer2(M2)(V) length: 1.780864e+05um, number of vias: 150733
[03/09 15:08:27   3107] [NR-eagl] Layer3(M3)(H) length: 2.069044e+05um, number of vias: 18034
[03/09 15:08:27   3107] [NR-eagl] Layer4(M4)(V) length: 8.199686e+04um, number of vias: 8522
[03/09 15:08:27   3107] [NR-eagl] Layer5(M5)(H) length: 3.924198e+04um, number of vias: 6046
[03/09 15:08:27   3107] [NR-eagl] Layer6(M6)(V) length: 4.320788e+04um, number of vias: 2776
[03/09 15:08:27   3107] [NR-eagl] Layer7(M7)(H) length: 1.411420e+04um, number of vias: 3212
[03/09 15:08:27   3107] [NR-eagl] Layer8(M8)(V) length: 2.183660e+04um, number of vias: 0
[03/09 15:08:27   3107] [NR-eagl] Total length: 5.853971e+05um, number of vias: 298547
[03/09 15:08:27   3107] End of congRepair (cpu=0:00:01.3, real=0:00:01.0)
[03/09 15:08:27   3107] 
[03/09 15:08:27   3107] CCOPT: Done with congestion repair using flow wrapper.
[03/09 15:08:27   3107] 
[03/09 15:08:27   3107] #spOpts: N=65 
[03/09 15:08:27   3107] Core basic site is core
[03/09 15:08:27   3107] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/09 15:08:27   3107]     Clock implementation routing done.
[03/09 15:08:27   3107]     Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'core' of instances=53435 and nets=37301 using extraction engine 'preRoute' .
[03/09 15:08:27   3107] PreRoute RC Extraction called for design core.
[03/09 15:08:27   3107] RC Extraction called in multi-corner(2) mode.
[03/09 15:08:27   3107] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/09 15:08:27   3107] RCMode: PreRoute
[03/09 15:08:27   3107]       RC Corner Indexes            0       1   
[03/09 15:08:27   3107] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/09 15:08:27   3107] Resistance Scaling Factor    : 1.00000 1.00000 
[03/09 15:08:27   3107] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/09 15:08:27   3107] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/09 15:08:27   3107] Shrink Factor                : 1.00000
[03/09 15:08:27   3107] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/09 15:08:27   3107] Using capacitance table file ...
[03/09 15:08:27   3107] Updating RC grid for preRoute extraction ...
[03/09 15:08:27   3107] Initializing multi-corner capacitance tables ... 
[03/09 15:08:28   3107] Initializing multi-corner resistance tables ...
[03/09 15:08:28   3108] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1298.160M)
[03/09 15:08:28   3108] 
[03/09 15:08:28   3108]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[03/09 15:08:28   3108]     Rebuilding timing graph... 
[03/09 15:08:28   3108]     Rebuilding timing graph done.
[03/09 15:08:30   3109]     
[03/09 15:08:30   3109]     Routing Correlation Report
[03/09 15:08:30   3109]     ==========================
[03/09 15:08:30   3109]     
[03/09 15:08:30   3109]     Top/Trunk Low-Fanout (<=5) Routes:
[03/09 15:08:30   3109]     
[03/09 15:08:30   3109]     ------------------------------------------------------------------------------------------------------------------------------
[03/09 15:08:30   3109]     Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
[03/09 15:08:30   3109]                                   Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
[03/09 15:08:30   3109]     ------------------------------------------------------------------------------------------------------------------------------
[03/09 15:08:30   3109]     Gate Delay           ns          0.090        0.091      1.019       0.000        0.000      1.000      1.000         1.000
[03/09 15:08:30   3109]     S->S Wire Len.       um        134.737      136.125      1.010     115.207      117.155      1.000      1.017         0.983
[03/09 15:08:30   3109]     S->S Wire Res.       Ohm       154.172      156.433      1.015     125.440      129.941      1.000      1.035         0.965
[03/09 15:08:30   3109]     S->S Wire Res./um    Ohm         1.103        1.099      0.996       0.507        0.503      0.999      0.990         1.008
[03/09 15:08:30   3109]     Total Wire Len.      um        208.226      210.600      1.011     211.846      214.081      1.000      1.011         0.990
[03/09 15:08:30   3109]     Trans. Time          ns          0.048        0.050      1.029       0.036        0.037      1.000      1.026         0.975
[03/09 15:08:30   3109]     Wire Cap.            fF         32.242       33.041      1.025      32.858       33.227      1.000      1.011         0.989
[03/09 15:08:30   3109]     Wire Cap./um         fF          0.103        0.105      1.020       0.089        0.091      0.999      1.020         0.980
[03/09 15:08:30   3109]     Wire Delay           ns          0.004        0.005      1.039       0.004        0.004      1.000      1.056         0.947
[03/09 15:08:30   3109]     Wire Skew            ns          0.002        0.002      1.143       0.001        0.002      1.000      1.144         0.874
[03/09 15:08:30   3109]     ------------------------------------------------------------------------------------------------------------------------------
[03/09 15:08:30   3109]     
[03/09 15:08:30   3109]     Top/Trunk High-Fanout (>5) Routes:
[03/09 15:08:30   3109]     
[03/09 15:08:30   3109]     ------------------------------------------------------------------------------------------------------------------------------
[03/09 15:08:30   3109]     Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
[03/09 15:08:30   3109]                                   Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
[03/09 15:08:30   3109]     ------------------------------------------------------------------------------------------------------------------------------
[03/09 15:08:30   3109]     Gate Delay           ns          0.082        0.083      1.007      0.013         0.013      1.000      1.022         0.977
[03/09 15:08:30   3109]     S->S Wire Len.       um         81.247       82.807      1.019     57.635        58.116      0.998      1.007         0.990
[03/09 15:08:30   3109]     S->S Wire Res.       Ohm       100.913      101.464      1.005     64.213        65.398      0.996      1.015         0.978
[03/09 15:08:30   3109]     S->S Wire Res./um    Ohm         1.445        1.392      0.964      0.419         0.353      0.963      0.811         1.143
[03/09 15:08:30   3109]     Total Wire Len.      um        332.653      338.057      1.016     61.416        63.192      0.999      1.027         0.971
[03/09 15:08:30   3109]     Trans. Time          ns          0.084        0.084      1.007      0.007         0.007      0.995      1.000         0.991
[03/09 15:08:30   3109]     Wire Cap.            fF         53.817       54.666      1.016      9.401         9.835      0.995      1.040         0.951
[03/09 15:08:30   3109]     Wire Cap./um         fF          0.162        0.162      0.999      0.003         0.002      0.770      0.406         1.460
[03/09 15:08:30   3109]     Wire Delay           ns          0.004        0.005      1.029      0.003         0.003      0.993      1.046         0.942
[03/09 15:08:30   3109]     Wire Skew            ns          0.006        0.006      1.038      0.003         0.003      0.998      1.125         0.885
[03/09 15:08:30   3109]     ------------------------------------------------------------------------------------------------------------------------------
[03/09 15:08:30   3109]     
[03/09 15:08:30   3109]     Leaf Routes:
[03/09 15:08:30   3109]     
[03/09 15:08:30   3109]     ------------------------------------------------------------------------------------------------------------------------------
[03/09 15:08:30   3109]     Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
[03/09 15:08:30   3109]                                   Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
[03/09 15:08:30   3109]     ------------------------------------------------------------------------------------------------------------------------------
[03/09 15:08:30   3109]     Gate Delay           ns          0.096        0.096      0.993      0.005         0.005      0.977      0.947         1.008
[03/09 15:08:30   3109]     S->S Wire Len.       um         39.850       50.218      1.260     19.608        24.662      0.828      1.041         0.658
[03/09 15:08:30   3109]     S->S Wire Res.       Ohm        64.852       73.274      1.130     27.535        33.106      0.807      0.971         0.672
[03/09 15:08:30   3109]     S->S Wire Res./um    Ohm         1.718        1.518      0.883      0.319         0.212      0.829      0.551         1.246
[03/09 15:08:30   3109]     Total Wire Len.      um        255.983      271.371      1.060     42.631        48.011      0.983      1.107         0.873
[03/09 15:08:30   3109]     Trans. Time          ns          0.091        0.092      1.011      0.007         0.008      0.981      1.054         0.913
[03/09 15:08:30   3109]     Wire Cap.            fF         49.124       49.018      0.998      9.070         9.279      0.988      1.011         0.966
[03/09 15:08:30   3109]     Wire Cap./um         fF          0.191        0.180      0.942      0.009         0.005      0.910      0.522         1.584
[03/09 15:08:30   3109]     Wire Delay           ns          0.003        0.004      1.440      0.002         0.002      0.691      1.044         0.457
[03/09 15:08:30   3109]     Wire Skew            ns          0.000        0.000        -        0.000         0.000      1.000      1.000         1.000
[03/09 15:08:30   3109]     ------------------------------------------------------------------------------------------------------------------------------
[03/09 15:08:30   3109]     
[03/09 15:08:30   3109]     S->S: Measured source-to-sink; PPMCC: Pearson Product Moment Correlation Coefficient
[03/09 15:08:30   3109]     
[03/09 15:08:30   3109]     Top Wire Delay Differences (Top/Trunk Low-Fanout routes):
[03/09 15:08:30   3109]     
[03/09 15:08:30   3109]     ------------------------------------------------------------------------
[03/09 15:08:30   3109]     Route Sink Pin                                            Difference (%)
[03/09 15:08:30   3109]     ------------------------------------------------------------------------
[03/09 15:08:30   3109]     CTS_ccl_BUF_CLOCK_NODE_UID_A17109/I                           12.500
[03/09 15:08:30   3109]     CTS_ccl_BUF_CLOCK_NODE_UID_A17108/I                           -6.250
[03/09 15:08:30   3109]     mac_array_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A1711d/I        -5.660
[03/09 15:08:30   3109]     CTS_ccl_BUF_CLOCK_NODE_UID_A1711b/I                           -5.376
[03/09 15:08:30   3109]     mac_array_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A1711c/I        -2.469
[03/09 15:08:30   3109]     ------------------------------------------------------------------------
[03/09 15:08:30   3109]     
[03/09 15:08:30   3109]     Clock Tree Layer Assignment (Top/Trunk Low-Fanout Routes):
[03/09 15:08:30   3109]     
[03/09 15:08:30   3109]     -----------------------------------------------------------------------------------------------
[03/09 15:08:30   3109]     Layer                        Pre-Route    Post-Route    Res.           Cap.          RC
[03/09 15:08:30   3109]                                                             (Ohm um^-1)    (fF um^-1)    (fs um^-2)
[03/09 15:08:30   3109]     -----------------------------------------------------------------------------------------------
[03/09 15:08:30   3109]     M2                             0.000um      0.200um        1.599         0.282         0.451
[03/09 15:08:30   3109]     M3                           335.385um    337.600um        1.599         0.282         0.451
[03/09 15:08:30   3109]     M4                           289.293um    294.000um        1.599         0.282         0.451
[03/09 15:08:30   3109]     Preferred Layer Adherence    100.000%      99.968%           -             -             -
[03/09 15:08:30   3109]     -----------------------------------------------------------------------------------------------
[03/09 15:08:30   3109]     
[03/09 15:08:30   3109]     No transition time violation increases to report
[03/09 15:08:30   3109]     
[03/09 15:08:30   3109]     Top Wire Delay Differences (Top/Trunk High-Fanout routes):
[03/09 15:08:30   3109]     
[03/09 15:08:30   3109]     -----------------------------------------------------------------------------------------
[03/09 15:08:30   3109]     Route Sink Pin                                                             Difference (%)
[03/09 15:08:30   3109]     -----------------------------------------------------------------------------------------
[03/09 15:08:30   3109]     CTS_ccl_BUF_CLOCK_NODE_UID_A16fbf/I                                           -37.500
[03/09 15:08:30   3109]     CTS_ccl_BUF_CLOCK_NODE_UID_A16fb1/I                                           -31.818
[03/09 15:08:30   3109]     ofifo_inst/col_idx_5__fifo_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A16fd0/I       -31.429
[03/09 15:08:30   3109]     ofifo_inst/CTS_ccl_BUF_CLOCK_NODE_UID_A16f9f/I                                -28.571
[03/09 15:08:30   3109]     CTS_ccl_BUF_CLOCK_NODE_UID_A16fcf/I                                           -25.806
[03/09 15:08:30   3109]     -----------------------------------------------------------------------------------------
[03/09 15:08:30   3109]     
[03/09 15:08:30   3109]     Clock Tree Layer Assignment (Top/Trunk High-Fanout Routes):
[03/09 15:08:30   3109]     
[03/09 15:08:30   3109]     ------------------------------------------------------------------------------------------------
[03/09 15:08:30   3109]     Layer                        Pre-Route     Post-Route    Res.           Cap.          RC
[03/09 15:08:30   3109]                                                              (Ohm um^-1)    (fF um^-1)    (fs um^-2)
[03/09 15:08:30   3109]     ------------------------------------------------------------------------------------------------
[03/09 15:08:30   3109]     M2                              0.000um      12.600um       1.599         0.282         0.451
[03/09 15:08:30   3109]     M3                           1323.632um    1351.400um       1.599         0.282         0.451
[03/09 15:08:30   3109]     M4                           1004.940um    1002.400um       1.599         0.282         0.451
[03/09 15:08:30   3109]     Preferred Layer Adherence     100.000%       99.468%          -             -             -
[03/09 15:08:30   3109]     ------------------------------------------------------------------------------------------------
[03/09 15:08:30   3109]     
[03/09 15:08:30   3109]     No transition time violation increases to report
[03/09 15:08:30   3109]     
[03/09 15:08:30   3109]     Top Wire Delay Differences (Leaf routes):
[03/09 15:08:30   3109]     
[03/09 15:08:30   3109]     -----------------------------------------------------------------------------
[03/09 15:08:30   3109]     Route Sink Pin                                                 Difference (%)
[03/09 15:08:30   3109]     -----------------------------------------------------------------------------
[03/09 15:08:30   3109]     psum_mem_instance/memory1_reg_131_/CP                            -1880.000
[03/09 15:08:30   3109]     ofifo_inst/col_idx_2__fifo_instance/q4_reg_3_/CP                  -645.455
[03/09 15:08:30   3109]     ofifo_inst/col_idx_2__fifo_instance/q5_reg_3_/CP                  -609.091
[03/09 15:08:30   3109]     mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_28_/CP       -600.000
[03/09 15:08:30   3109]     mac_array_instance/col_idx_1__mac_col_inst/cnt_q_reg_1_/CP        -591.667
[03/09 15:08:30   3109]     -----------------------------------------------------------------------------
[03/09 15:08:30   3109]     
[03/09 15:08:30   3109]     Clock Tree Layer Assignment (Leaf Routes):
[03/09 15:08:30   3109]     
[03/09 15:08:30   3109]     --------------------------------------------------------------------------------------------------
[03/09 15:08:30   3109]     Layer                        Pre-Route      Post-Route     Res.           Cap.          RC
[03/09 15:08:30   3109]                                                                (Ohm um^-1)    (fF um^-1)    (fs um^-2)
[03/09 15:08:30   3109]     --------------------------------------------------------------------------------------------------
[03/09 15:08:30   3109]     M1                               0.000um        8.800um       1.787         0.272         0.487
[03/09 15:08:30   3109]     M2                               0.000um     1243.200um       1.599         0.282         0.451
[03/09 15:08:30   3109]     M3                           10327.233um    12564.400um       1.599         0.282         0.451
[03/09 15:08:30   3109]     M4                           10663.355um     8436.000um       1.599         0.282         0.451
[03/09 15:08:30   3109]     Preferred Layer Adherence      100.000%        94.374%          -             -             -
[03/09 15:08:30   3109]     --------------------------------------------------------------------------------------------------
[03/09 15:08:30   3109]     
[03/09 15:08:30   3109]     Transition Time Violating Nets (Leaf Routes)
[03/09 15:08:30   3109]     ============================================
[03/09 15:08:30   3109]     
[03/09 15:08:30   3109]     Net: CTS_147:
[03/09 15:08:30   3109]     
[03/09 15:08:30   3109]     -------------------------------------------------------------------------
[03/09 15:08:30   3109]     Layer                Pre-Route     Pre-Route     Post-Route    Post-Route
[03/09 15:08:30   3109]                          Length        Via Count     Length        Via Count
[03/09 15:08:30   3109]     -------------------------------------------------------------------------
[03/09 15:08:30   3109]     M2                     0.000um      84            16.000um         84
[03/09 15:08:30   3109]     M3                   163.243um      84           204.000um         82
[03/09 15:08:30   3109]     M4                   158.995um     122           122.600um         72
[03/09 15:08:30   3109]     -------------------------------------------------------------------------
[03/09 15:08:30   3109]     Totals               321.000um     290           342.000um        238
[03/09 15:08:30   3109]     -------------------------------------------------------------------------
[03/09 15:08:30   3109]     Quantity             Pre-Route     Post-Route        -             -
[03/09 15:08:30   3109]     -------------------------------------------------------------------------
[03/09 15:08:30   3109]     S->WS OverSlew         0.000ns       0.003ns         -             -
[03/09 15:08:30   3109]     S->WS Trans. Time      0.104ns       0.107ns         -             -
[03/09 15:08:30   3109]     S->WS Wire Len.       41.958um      72.200um         -             -
[03/09 15:08:30   3109]     S->WS Wire Res.       72.674Ohm    107.845Ohm        -             -
[03/09 15:08:30   3109]     Wire Cap.             63.018fF      63.115fF         -             -
[03/09 15:08:30   3109]     -------------------------------------------------------------------------
[03/09 15:08:30   3109]     Pre-route worst sink: kmem_instance/memory4_reg_0_/CP.
[03/09 15:08:30   3109]     Post-route worst sink: kmem_instance/Q_reg_6_/CP.
[03/09 15:08:30   3109]     -------------------------------------------------------------------------
[03/09 15:08:30   3109]     Driver instance: CTS_ccl_BUF_CLOCK_NODE_UID_A16fbd.
[03/09 15:08:30   3109]     Driver fanout: 83.
[03/09 15:08:30   3109]     Driver cell: CKBD12.
[03/09 15:08:30   3109]     -------------------------------------------------------------------------
[03/09 15:08:30   3109]     
[03/09 15:08:30   3109]     Net: psum_mem_instance/CTS_47:
[03/09 15:08:30   3109]     
[03/09 15:08:30   3109]     -------------------------------------------------------------------------
[03/09 15:08:30   3109]     Layer                Pre-Route     Pre-Route     Post-Route    Post-Route
[03/09 15:08:30   3109]                          Length        Via Count     Length        Via Count
[03/09 15:08:30   3109]     -------------------------------------------------------------------------
[03/09 15:08:30   3109]     M2                     0.000um      56            12.400um         56
[03/09 15:08:30   3109]     M3                   135.077um      56           159.600um         57
[03/09 15:08:30   3109]     M4                   109.647um      81            79.800um         39
[03/09 15:08:30   3109]     -------------------------------------------------------------------------
[03/09 15:08:30   3109]     Totals               244.000um     193           250.000um        152
[03/09 15:08:30   3109]     -------------------------------------------------------------------------
[03/09 15:08:30   3109]     Quantity             Pre-Route     Post-Route        -             -
[03/09 15:08:30   3109]     -------------------------------------------------------------------------
[03/09 15:08:30   3109]     S->WS OverSlew         0.000ns       0.002ns         -             -
[03/09 15:08:30   3109]     S->WS Trans. Time      0.105ns       0.107ns         -             -
[03/09 15:08:30   3109]     S->WS Wire Len.       50.765um      54.000um         -             -
[03/09 15:08:30   3109]     S->WS Wire Res.       82.262Ohm     76.033Ohm        -             -
[03/09 15:08:30   3109]     Wire Cap.             44.894fF      44.988fF         -             -
[03/09 15:08:30   3109]     -------------------------------------------------------------------------
[03/09 15:08:30   3109]     Pre-route worst sink: psum_mem_instance/Q_reg_0_/CP.
[03/09 15:08:30   3109]     Post-route worst sink: psum_mem_instance/Q_reg_0_/CP.
[03/09 15:08:30   3109]     -------------------------------------------------------------------------
[03/09 15:08:30   3109]     Driver instance: psum_mem_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A16fc0.
[03/09 15:08:30   3109]     Driver fanout: 55.
[03/09 15:08:30   3109]     Driver cell: CKBD8.
[03/09 15:08:30   3109]     -------------------------------------------------------------------------
[03/09 15:08:30   3109]     
[03/09 15:08:30   3109]     Via Selection for Estimated Routes (rule default):
[03/09 15:08:30   3109]     
[03/09 15:08:30   3109]     ----------------------------------------------------------------
[03/09 15:08:30   3109]     Layer    Via Cell        Res.     Cap.     RC       Top of Stack
[03/09 15:08:30   3109]     Range                    (Ohm)    (fF)     (fs)     Only
[03/09 15:08:30   3109]     ----------------------------------------------------------------
[03/09 15:08:30   3109]     M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
[03/09 15:08:30   3109]     M2-M3    VIA23_1cut      1.500    0.030    0.046    false
[03/09 15:08:30   3109]     M3-M4    VIA34_1cut      1.500    0.030    0.046    false
[03/09 15:08:30   3109]     M4-M5    VIA45_1cut      1.500    0.030    0.046    false
[03/09 15:08:30   3109]     M5-M6    VIA56_1cut      1.500    0.028    0.043    false
[03/09 15:08:30   3109]     M6-M7    VIA67_1cut      0.220    0.099    0.022    false
[03/09 15:08:30   3109]     M7-M8    VIA78_1cut      0.220    0.119    0.026    false
[03/09 15:08:30   3109]     ----------------------------------------------------------------
[03/09 15:08:30   3109]     
[03/09 15:08:30   3109]     Post-Route Via Usage Statistics:
[03/09 15:08:30   3109]     
[03/09 15:08:30   3109]     --------------------------------------------------------------------------------------------------------------------------------------------------
[03/09 15:08:30   3109]     Layer    Via Cell            Res.     Cap.     RC       Leaf     Leaf Usage    Leaf    Trunk    Trunk Usage    Trunk    Top      Top Usage    Top
[03/09 15:08:30   3109]     Range                        (Ohm)    (fF)     (fs)     Usage    (%)           Tags    Usage    (%)            Tags     Usage    (%)          Tags
[03/09 15:08:30   3109]                                                             Count                          Count                            Count                 
[03/09 15:08:30   3109]     --------------------------------------------------------------------------------------------------------------------------------------------------
[03/09 15:08:30   3109]     M1-M2    VIA12_1cut          1.500    0.032    0.047       1          0%        -        -           -           -        -          -         -
[03/09 15:08:30   3109]     M1-M2    VIA12_1cut_FAT_V    1.500    0.042    0.063      16          0%        -        -           -           -        -          -         -
[03/09 15:08:30   3109]     M1-M2    VIA12_1cut_V        1.500    0.032    0.047    4986         98%       ER        90         92%        ER         -          -         -
[03/09 15:08:30   3109]     M1-M2    VIA12_2cut_N        0.750    0.059    0.044      52          1%        -         5          5%          -        -          -         -
[03/09 15:08:30   3109]     M1-M2    VIA12_2cut_S        0.750    0.059    0.044      30          1%        -         3          3%          -        -          -         -
[03/09 15:08:30   3109]     M2-M3    VIA23_1cut          1.500    0.030    0.046    4906        100%       ER        96        100%        ER         -          -         -
[03/09 15:08:30   3109]     M3-M4    VIA34_1cut          1.500    0.030    0.046    4321        100%       ER       117        100%        ER         -          -         -
[03/09 15:08:30   3109]     M3-M4    VIA34_1stack_E      1.500    0.059    0.089       1          0%        -        -           -           -        -          -         -
[03/09 15:08:30   3109]     --------------------------------------------------------------------------------------------------------------------------------------------------
[03/09 15:08:30   3109]     
[03/09 15:08:30   3109]     Tag Key:
[03/09 15:08:30   3109]     	E=Used for route estimates;
[03/09 15:08:30   3109]     	R=Most frequently used by router for this net type and layer transition.
[03/09 15:08:30   3109]     
[03/09 15:08:30   3109]     
[03/09 15:08:30   3109]     Clock DAG stats after routing clock trees:
[03/09 15:08:30   3109]       cell counts    : b=90, i=0, cg=0, l=0, total=90
[03/09 15:08:30   3109]       cell areas     : b=680.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=680.400um^2
[03/09 15:08:30   3109]       gate capacitance : top=0.000pF, trunk=0.376pF, leaf=4.579pF, total=4.955pF
[03/09 15:08:30   3109]       wire capacitance : top=0.000pF, trunk=0.482pF, leaf=4.019pF, total=4.501pF
[03/09 15:08:30   3109]       wire lengths   : top=0.000um, trunk=2998.200um, leaf=22252.400um, total=25250.600um
[03/09 15:08:30   3109]       sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/09 15:08:30   3109]     Clock DAG net violations after routing clock trees:
[03/09 15:08:30   3109]       Transition : {count=2, worst=[0.003ns, 0.002ns]} avg=0.002ns sd=0.000ns
[03/09 15:08:30   3110]     Clock tree state after routing clock trees:
[03/09 15:08:30   3110]       clock_tree clk: worst slew is leaf(0.107),trunk(0.098),top(nil), margined worst slew is leaf(0.107),trunk(0.098),top(nil)
[03/09 15:08:30   3110]       skew_group clk/CON: insertion delay [min=0.347, max=0.392, avg=0.368, sd=0.011], skew [0.045 vs 0.057, 100% {0.347, 0.366, 0.392}] (wid=0.029 ws=0.016) (gid=0.379 gs=0.049)
[03/09 15:08:30   3110]     Clock network insertion delays are now [0.347ns, 0.392ns] average 0.368ns std.dev 0.011ns
[03/09 15:08:30   3110]     Legalizer reserving space for clock trees... 
[03/09 15:08:30   3110]     Legalizer reserving space for clock trees done.
[03/09 15:08:30   3110]     PostConditioning... 
[03/09 15:08:30   3110]       Update timing... 
[03/09 15:08:30   3110]         Updating timing graph... 
[03/09 15:08:30   3110]           
[03/09 15:08:30   3110] #################################################################################
[03/09 15:08:30   3110] # Design Stage: PreRoute
[03/09 15:08:30   3110] # Design Name: core
[03/09 15:08:30   3110] # Design Mode: 65nm
[03/09 15:08:30   3110] # Analysis Mode: MMMC Non-OCV 
[03/09 15:08:30   3110] # Parasitics Mode: No SPEF/RCDB
[03/09 15:08:30   3110] # Signoff Settings: SI Off 
[03/09 15:08:30   3110] #################################################################################
[03/09 15:08:31   3111] AAE_INFO: 1 threads acquired from CTE.
[03/09 15:08:31   3111] Calculate delays in BcWc mode...
[03/09 15:08:31   3111] Topological Sorting (CPU = 0:00:00.1, MEM = 1372.5M, InitMEM = 1372.5M)
[03/09 15:08:35   3115] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/09 15:08:35   3115] End delay calculation. (MEM=1446.36 CPU=0:00:03.6 REAL=0:00:04.0)
[03/09 15:08:35   3115] *** CDM Built up (cpu=0:00:04.9  real=0:00:05.0  mem= 1446.4M) ***
[03/09 15:08:35   3115]         Updating timing graph done.
[03/09 15:08:35   3115]         Updating latch analysis... 
[03/09 15:08:35   3115]         Updating latch analysis done.
[03/09 15:08:35   3115]       Update timing done.
[03/09 15:08:35   3115]       Invalidating timing
[03/09 15:08:35   3115]       PostConditioning active optimizations:
[03/09 15:08:35   3115]        - DRV fixing with cell sizing
[03/09 15:08:35   3115]       
[03/09 15:08:35   3115]       Currently running CTS, using active skew data
[03/09 15:08:35   3115]       Rebuilding timing graph... 
[03/09 15:08:36   3115]       Rebuilding timing graph done.
[03/09 15:08:36   3116]       Rebuilding timing graph Clock DAG stats PostConditioning before bufferablility reset:
[03/09 15:08:36   3116]       Rebuilding timing graph   cell counts    : b=90, i=0, cg=0, l=0, total=90
[03/09 15:08:36   3116]       Rebuilding timing graph   cell areas     : b=680.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=680.400um^2
[03/09 15:08:36   3116]       Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.376pF, leaf=4.579pF, total=4.955pF
[03/09 15:08:36   3116]       Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.482pF, leaf=4.019pF, total=4.501pF
[03/09 15:08:36   3116]       Rebuilding timing graph   wire lengths   : top=0.000um, trunk=2998.200um, leaf=22252.400um, total=25250.600um
[03/09 15:08:36   3116]       Rebuilding timing graph   sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/09 15:08:36   3116]       Rebuilding timing graph Clock DAG net violations PostConditioning before bufferablility reset:
[03/09 15:08:36   3116]       Rebuilding timing graph   Transition : {count=2, worst=[0.003ns, 0.002ns]} avg=0.002ns sd=0.000ns
[03/09 15:08:36   3116]       Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[03/09 15:08:36   3116]       Clock DAG stats PostConditioning initial state:
[03/09 15:08:36   3116]         cell counts    : b=90, i=0, cg=0, l=0, total=90
[03/09 15:08:36   3116]         cell areas     : b=680.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=680.400um^2
[03/09 15:08:36   3116]         gate capacitance : top=0.000pF, trunk=0.376pF, leaf=4.579pF, total=4.955pF
[03/09 15:08:36   3116]         wire capacitance : top=0.000pF, trunk=0.482pF, leaf=4.019pF, total=4.501pF
[03/09 15:08:36   3116]         wire lengths   : top=0.000um, trunk=2998.200um, leaf=22252.400um, total=25250.600um
[03/09 15:08:36   3116]         sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/09 15:08:36   3116]       Clock DAG net violations PostConditioning initial state:
[03/09 15:08:36   3116]         Transition : {count=2, worst=[0.003ns, 0.002ns]} avg=0.002ns sd=0.000ns
[03/09 15:08:36   3116]       Recomputing CTS skew targets... 
[03/09 15:08:36   3116]         Resolving skew group constraints... 
[03/09 15:08:36   3116]           Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
[03/09 15:08:36   3116]         Resolving skew group constraints done.
[03/09 15:08:36   3116]       Recomputing CTS skew targets done.
[03/09 15:08:36   3116]       Fixing DRVs... 
[03/09 15:08:36   3116]         Fixing clock tree DRVs: 
[03/09 15:08:36   3116]         Fixing clock tree DRVs: .
[03/09 15:08:36   3116]         Fixing clock tree DRVs: ..
[03/09 15:08:36   3116]         Fixing clock tree DRVs: ...
[03/09 15:08:36   3116]         Fixing clock tree DRVs: ... 20% 
[03/09 15:08:36   3116]         Fixing clock tree DRVs: ... 20% .
[03/09 15:08:36   3116]         Fixing clock tree DRVs: ... 20% ..
[03/09 15:08:36   3116]         Fixing clock tree DRVs: ... 20% ...
[03/09 15:08:36   3116]         Fixing clock tree DRVs: ... 20% ... 40% 
[03/09 15:08:36   3116]         Fixing clock tree DRVs: ... 20% ... 40% .
[03/09 15:08:37   3116]         Fixing clock tree DRVs: ... 20% ... 40% ..
[03/09 15:08:37   3116]         Fixing clock tree DRVs: ... 20% ... 40% ...
[03/09 15:08:37   3116]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% 
[03/09 15:08:37   3116]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% .
[03/09 15:08:37   3116]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ..
[03/09 15:08:37   3116]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ...
[03/09 15:08:37   3116]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% 
[03/09 15:08:37   3117]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% .
[03/09 15:08:37   3117]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ..
[03/09 15:08:37   3117]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ...
[03/09 15:08:37   3117]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ... 100% 
[03/09 15:08:37   3117]         CCOpt-PostConditioning: considered: 91, tested: 91, violation detected: 2, cannot run: 0, attempted: 2, failed: 0, sized: 2
[03/09 15:08:37   3117]         
[03/09 15:08:37   3117]         PRO Statistics: Fix DRVs (cell sizing):
[03/09 15:08:37   3117]         =======================================
[03/09 15:08:37   3117]         
[03/09 15:08:37   3117]         Cell changes by Net Type:
[03/09 15:08:37   3117]         
[03/09 15:08:37   3117]         ------------------------------
[03/09 15:08:37   3117]         Net Type    Attempted    Sized
[03/09 15:08:37   3117]         ------------------------------
[03/09 15:08:37   3117]         top             0          0
[03/09 15:08:37   3117]         trunk           0          0
[03/09 15:08:37   3117]         leaf            2          2
[03/09 15:08:37   3117]         ------------------------------
[03/09 15:08:37   3117]         Total           2          2
[03/09 15:08:37   3117]         ------------------------------
[03/09 15:08:37   3117]         
[03/09 15:08:37   3117]         Upsized: 2, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 4.320um^2
[03/09 15:08:37   3117]         Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[03/09 15:08:37   3117]         
[03/09 15:08:37   3117]         Clock DAG stats PostConditioning after DRV fixing:
[03/09 15:08:37   3117]           cell counts    : b=90, i=0, cg=0, l=0, total=90
[03/09 15:08:37   3117]           cell areas     : b=684.720um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=684.720um^2
[03/09 15:08:37   3117]           gate capacitance : top=0.000pF, trunk=0.379pF, leaf=4.579pF, total=4.957pF
[03/09 15:08:37   3117]           wire capacitance : top=0.000pF, trunk=0.482pF, leaf=4.019pF, total=4.501pF
[03/09 15:08:37   3117]           wire lengths   : top=0.000um, trunk=2998.200um, leaf=22252.400um, total=25250.600um
[03/09 15:08:37   3117]           sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/09 15:08:37   3117]         Clock DAG net violations PostConditioning after DRV fixing:none
[03/09 15:08:37   3117]         Clock tree state PostConditioning after DRV fixing:
[03/09 15:08:37   3117]           clock_tree clk: worst slew is leaf(0.104),trunk(0.098),top(nil), margined worst slew is leaf(0.104),trunk(0.098),top(nil)
[03/09 15:08:37   3117]           skew_group clk/CON: insertion delay [min=0.347, max=0.392, avg=0.368, sd=0.011], skew [0.045 vs 0.057, 100% {0.347, 0.366, 0.392}] (wid=0.029 ws=0.016) (gid=0.379 gs=0.049)
[03/09 15:08:37   3117]         Clock network insertion delays are now [0.347ns, 0.392ns] average 0.368ns std.dev 0.011ns
[03/09 15:08:37   3117]       Fixing DRVs done.
[03/09 15:08:37   3117]       
[03/09 15:08:37   3117]       Slew Diagnostics: After DRV fixing
[03/09 15:08:37   3117]       ==================================
[03/09 15:08:37   3117]       
[03/09 15:08:37   3117]       Global Causes:
[03/09 15:08:37   3117]       
[03/09 15:08:37   3117]       -------------------------------------
[03/09 15:08:37   3117]       Cause
[03/09 15:08:37   3117]       -------------------------------------
[03/09 15:08:37   3117]       DRV fixing with buffering is disabled
[03/09 15:08:37   3117]       -------------------------------------
[03/09 15:08:37   3117]       
[03/09 15:08:37   3117]       Top 5 overslews:
[03/09 15:08:37   3117]       
[03/09 15:08:37   3117]       ---------------------------------
[03/09 15:08:37   3117]       Overslew    Causes    Driving Pin
[03/09 15:08:37   3117]       ---------------------------------
[03/09 15:08:37   3117]         (empty table)
[03/09 15:08:37   3117]       ---------------------------------
[03/09 15:08:37   3117]       
[03/09 15:08:37   3117]       Slew Diagnostics Counts:
[03/09 15:08:37   3117]       
[03/09 15:08:37   3117]       -------------------
[03/09 15:08:37   3117]       Cause    Occurences
[03/09 15:08:37   3117]       -------------------
[03/09 15:08:37   3117]         (empty table)
[03/09 15:08:37   3117]       -------------------
[03/09 15:08:37   3117]       
[03/09 15:08:37   3117]       Reconnecting optimized routes... 
[03/09 15:08:37   3117]       Reconnecting optimized routes done.
[03/09 15:08:37   3117]       Refining placement... 
[03/09 15:08:37   3117] *
[03/09 15:08:37   3117] * Starting clock placement refinement...
[03/09 15:08:37   3117] *
[03/09 15:08:37   3117] * First pass: Refine non-clock instances...
[03/09 15:08:37   3117] *
[03/09 15:08:37   3117] #spOpts: N=65 
[03/09 15:08:37   3117] *** Starting refinePlace (0:51:58 mem=1316.8M) ***
[03/09 15:08:37   3117] Total net bbox length = 4.819e+05 (2.081e+05 2.738e+05) (ext = 1.656e+04)
[03/09 15:08:37   3117] Starting refinePlace ...
[03/09 15:08:37   3117] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 15:08:37   3117] default core: bins with density >  0.75 = 85.9 % ( 495 / 576 )
[03/09 15:08:37   3117] Density distribution unevenness ratio = 0.467%
[03/09 15:08:37   3117]   Spread Effort: high, standalone mode, useDDP on.
[03/09 15:08:37   3117] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=1324.6MB) @(0:51:58 - 0:51:58).
[03/09 15:08:37   3117] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 15:08:37   3117] wireLenOptFixPriorityInst 0 inst fixed
[03/09 15:08:38   3118] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 15:08:38   3118] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:01.0, mem=1324.6MB) @(0:51:58 - 0:51:58).
[03/09 15:08:38   3118] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 15:08:38   3118] 	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1324.6MB
[03/09 15:08:38   3118] Statistics of distance of Instance movement in refine placement:
[03/09 15:08:38   3118]   maximum (X+Y) =         0.00 um
[03/09 15:08:38   3118]   mean    (X+Y) =         0.00 um
[03/09 15:08:38   3118] Summary Report:
[03/09 15:08:38   3118] Instances move: 0 (out of 25970 movable)
[03/09 15:08:38   3118] Mean displacement: 0.00 um
[03/09 15:08:38   3118] Max displacement: 0.00 um 
[03/09 15:08:38   3118] Total instances moved : 0
[03/09 15:08:38   3118] Total net bbox length = 4.819e+05 (2.081e+05 2.738e+05) (ext = 1.656e+04)
[03/09 15:08:38   3118] Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1324.6MB
[03/09 15:08:38   3118] [CPU] RefinePlace/total (cpu=0:00:00.5, real=0:00:01.0, mem=1324.6MB) @(0:51:58 - 0:51:58).
[03/09 15:08:38   3118] *** Finished refinePlace (0:51:58 mem=1324.6M) ***
[03/09 15:08:38   3118] *
[03/09 15:08:38   3118] * Second pass: Refine clock instances...
[03/09 15:08:38   3118] *
[03/09 15:08:38   3118] #spOpts: N=65 mergeVia=F 
[03/09 15:08:38   3118] *** Starting refinePlace (0:51:58 mem=1324.6M) ***
[03/09 15:08:38   3118] Total net bbox length = 4.819e+05 (2.081e+05 2.738e+05) (ext = 1.656e+04)
[03/09 15:08:38   3118] Starting refinePlace ...
[03/09 15:08:38   3118] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 15:08:38   3118] default core: bins with density >  0.75 = 91.8 % ( 529 / 576 )
[03/09 15:08:38   3118] Density distribution unevenness ratio = 0.185%
[03/09 15:08:38   3118]   Spread Effort: high, standalone mode, useDDP on.
[03/09 15:08:38   3118] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=1329.5MB) @(0:51:58 - 0:51:59).
[03/09 15:08:38   3118] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 15:08:38   3118] wireLenOptFixPriorityInst 5024 inst fixed
[03/09 15:08:38   3119] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 15:08:38   3119] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:00.0, mem=1329.5MB) @(0:51:59 - 0:51:59).
[03/09 15:08:39   3119] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 15:08:39   3119] 	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1329.5MB
[03/09 15:08:39   3119] Statistics of distance of Instance movement in refine placement:
[03/09 15:08:39   3119]   maximum (X+Y) =         0.00 um
[03/09 15:08:39   3119]   mean    (X+Y) =         0.00 um
[03/09 15:08:39   3119] Summary Report:
[03/09 15:08:39   3119] Instances move: 0 (out of 31084 movable)
[03/09 15:08:39   3119] Mean displacement: 0.00 um
[03/09 15:08:39   3119] Max displacement: 0.00 um 
[03/09 15:08:39   3119] Total instances moved : 0
[03/09 15:08:39   3119] Total net bbox length = 4.819e+05 (2.081e+05 2.738e+05) (ext = 1.656e+04)
[03/09 15:08:39   3119] Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1329.5MB
[03/09 15:08:39   3119] [CPU] RefinePlace/total (cpu=0:00:00.6, real=0:00:01.0, mem=1329.5MB) @(0:51:58 - 0:51:59).
[03/09 15:08:39   3119] *** Finished refinePlace (0:51:59 mem=1329.5M) ***
[03/09 15:08:39   3119] *
[03/09 15:08:39   3119] * No clock instances moved during refinement.
[03/09 15:08:39   3119] *
[03/09 15:08:39   3119] * Finished with clock placement refinement.
[03/09 15:08:39   3119] *
[03/09 15:08:39   3119] #spOpts: N=65 
[03/09 15:08:39   3119] 
[03/09 15:08:39   3119]       Refining placement done.
[03/09 15:08:39   3119]       Set dirty flag on 4 insts, 8 nets
[03/09 15:08:39   3119]       Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'core' of instances=53435 and nets=37301 using extraction engine 'preRoute' .
[03/09 15:08:39   3119] PreRoute RC Extraction called for design core.
[03/09 15:08:39   3119] RC Extraction called in multi-corner(2) mode.
[03/09 15:08:39   3119] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/09 15:08:39   3119] RCMode: PreRoute
[03/09 15:08:39   3119]       RC Corner Indexes            0       1   
[03/09 15:08:39   3119] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/09 15:08:39   3119] Resistance Scaling Factor    : 1.00000 1.00000 
[03/09 15:08:39   3119] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/09 15:08:39   3119] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/09 15:08:39   3119] Shrink Factor                : 1.00000
[03/09 15:08:39   3119] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/09 15:08:39   3119] Using capacitance table file ...
[03/09 15:08:39   3119] Updating RC grid for preRoute extraction ...
[03/09 15:08:39   3119] Initializing multi-corner capacitance tables ... 
[03/09 15:08:39   3119] Initializing multi-corner resistance tables ...
[03/09 15:08:39   3119] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1316.840M)
[03/09 15:08:39   3119] 
[03/09 15:08:39   3119]       Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[03/09 15:08:39   3119]       Rebuilding timing graph... 
[03/09 15:08:40   3120]       Rebuilding timing graph done.
[03/09 15:08:41   3121]       Rebuilding timing graph Clock DAG stats PostConditioning final:
[03/09 15:08:41   3121]       Rebuilding timing graph   cell counts    : b=90, i=0, cg=0, l=0, total=90
[03/09 15:08:41   3121]       Rebuilding timing graph   cell areas     : b=684.720um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=684.720um^2
[03/09 15:08:41   3121]       Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.379pF, leaf=4.579pF, total=4.957pF
[03/09 15:08:41   3121]       Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.482pF, leaf=4.019pF, total=4.501pF
[03/09 15:08:41   3121]       Rebuilding timing graph   wire lengths   : top=0.000um, trunk=2998.200um, leaf=22252.400um, total=25250.600um
[03/09 15:08:41   3121]       Rebuilding timing graph   sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/09 15:08:41   3121]       Rebuilding timing graph Clock DAG net violations PostConditioning final:none
[03/09 15:08:41   3121]     PostConditioning done.
[03/09 15:08:41   3121] Net route status summary:
[03/09 15:08:41   3121]   Clock:        91 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=91)
[03/09 15:08:41   3121]   Non-clock: 32916 (unrouted=0, trialRouted=32916, noStatus=0, routed=0, fixed=0)
[03/09 15:08:41   3121] (Not counting 4294 nets with <2 term connections)
[03/09 15:08:41   3121]     Clock DAG stats after post-conditioning:
[03/09 15:08:41   3121]       cell counts    : b=90, i=0, cg=0, l=0, total=90
[03/09 15:08:41   3121]       cell areas     : b=684.720um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=684.720um^2
[03/09 15:08:41   3121]       gate capacitance : top=0.000pF, trunk=0.379pF, leaf=4.579pF, total=4.957pF
[03/09 15:08:41   3121]       wire capacitance : top=0.000pF, trunk=0.482pF, leaf=4.019pF, total=4.501pF
[03/09 15:08:41   3121]       wire lengths   : top=0.000um, trunk=2998.200um, leaf=22252.400um, total=25250.600um
[03/09 15:08:41   3121]       sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/09 15:08:41   3121]     Clock DAG net violations after post-conditioning:none
[03/09 15:08:41   3121]     Clock tree state after post-conditioning:
[03/09 15:08:41   3121]       clock_tree clk: worst slew is leaf(0.104),trunk(0.098),top(nil), margined worst slew is leaf(0.104),trunk(0.098),top(nil)
[03/09 15:08:41   3121]       skew_group clk/CON: insertion delay [min=0.347, max=0.392, avg=0.368, sd=0.011], skew [0.045 vs 0.057, 100% {0.347, 0.366, 0.392}] (wid=0.029 ws=0.016) (gid=0.379 gs=0.049)
[03/09 15:08:41   3121]     Clock network insertion delays are now [0.347ns, 0.392ns] average 0.368ns std.dev 0.011ns
[03/09 15:08:41   3121]   Updating netlist done.
[03/09 15:08:41   3121]   
[03/09 15:08:41   3121]   Clock DAG stats at end of CTS:
[03/09 15:08:41   3121]   ==============================
[03/09 15:08:41   3121]   
[03/09 15:08:41   3121]   -------------------------------
[03/09 15:08:41   3121]   Cell type      Count    Area
[03/09 15:08:41   3121]   -------------------------------
[03/09 15:08:41   3121]   Buffers         90      684.720
[03/09 15:08:41   3121]   Inverters        0        0.000
[03/09 15:08:41   3121]   Clock Gates      0        0.000
[03/09 15:08:41   3121]   Clock Logic      0        0.000
[03/09 15:08:41   3121]   All             90      684.720
[03/09 15:08:41   3121]   -------------------------------
[03/09 15:08:41   3121]   
[03/09 15:08:41   3121]   
[03/09 15:08:41   3121]   Clock DAG wire lengths at end of CTS:
[03/09 15:08:41   3121]   =====================================
[03/09 15:08:41   3121]   
[03/09 15:08:41   3121]   --------------------
[03/09 15:08:41   3121]   Type     Wire Length
[03/09 15:08:41   3121]   --------------------
[03/09 15:08:41   3121]   Top           0.000
[03/09 15:08:41   3121]   Trunk      2998.200
[03/09 15:08:41   3121]   Leaf      22252.400
[03/09 15:08:41   3121]   Total     25250.600
[03/09 15:08:41   3121]   --------------------
[03/09 15:08:41   3121]   
[03/09 15:08:41   3121]   
[03/09 15:08:41   3121]   Clock DAG capacitances at end of CTS:
[03/09 15:08:41   3121]   =====================================
[03/09 15:08:41   3121]   
[03/09 15:08:41   3121]   --------------------------------
[03/09 15:08:41   3121]   Type     Gate     Wire     Total
[03/09 15:08:41   3121]   --------------------------------
[03/09 15:08:41   3121]   Top      0.000    0.000    0.000
[03/09 15:08:41   3121]   Trunk    0.379    0.482    0.860
[03/09 15:08:41   3121]   Leaf     4.579    4.019    8.598
[03/09 15:08:41   3121]   Total    4.957    4.501    9.459
[03/09 15:08:41   3121]   --------------------------------
[03/09 15:08:41   3121]   
[03/09 15:08:41   3121]   
[03/09 15:08:41   3121]   Clock DAG sink capacitances at end of CTS:
[03/09 15:08:41   3121]   ==========================================
[03/09 15:08:41   3121]   
[03/09 15:08:41   3121]   --------------------------------------------------------
[03/09 15:08:41   3121]   Count    Total    Average    Std. Dev.    Min      Max
[03/09 15:08:41   3121]   --------------------------------------------------------
[03/09 15:08:41   3121]   5024     4.579     0.001       0.000      0.001    0.001
[03/09 15:08:41   3121]   --------------------------------------------------------
[03/09 15:08:41   3121]   
[03/09 15:08:41   3121]   
[03/09 15:08:41   3121]   Clock DAG net violations at end of CTS:
[03/09 15:08:41   3121]   =======================================
[03/09 15:08:41   3121]   
[03/09 15:08:41   3121]   None
[03/09 15:08:41   3121]   
[03/09 15:08:41   3121]   
[03/09 15:08:41   3121]   Clock tree summary at end of CTS:
[03/09 15:08:41   3121]   =================================
[03/09 15:08:41   3121]   
[03/09 15:08:41   3121]   -----------------------------------------------------
[03/09 15:08:41   3121]   Clock Tree        Worst Trunk Slew    Worst Leaf Slew
[03/09 15:08:41   3121]   -----------------------------------------------------
[03/09 15:08:41   3121]   clock_tree clk         0.098               0.104
[03/09 15:08:41   3121]   -----------------------------------------------------
[03/09 15:08:41   3121]   
[03/09 15:08:41   3121]   
[03/09 15:08:41   3121]   Skew group summary at end of CTS:
[03/09 15:08:41   3121]   =================================
[03/09 15:08:41   3121]   
[03/09 15:08:41   3121]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/09 15:08:41   3121]   Half-corner      Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[03/09 15:08:41   3121]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/09 15:08:41   3121]   WC:setup.late    clk/CON       0.347     0.392     0.045       0.057         0.016           0.011           0.368        0.011     100% {0.347, 0.366, 0.392}
[03/09 15:08:41   3121]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/09 15:08:41   3121]   
[03/09 15:08:41   3121]   Clock network insertion delays are now [0.347ns, 0.392ns] average 0.368ns std.dev 0.011ns
[03/09 15:08:41   3121]   
[03/09 15:08:41   3121]   Found a total of 0 clock tree pins with a slew violation.
[03/09 15:08:41   3121]   
[03/09 15:08:41   3121] Synthesizing clock trees done.
[03/09 15:08:41   3121] Connecting clock gate test enables... 
[03/09 15:08:41   3121] Connecting clock gate test enables done.
[03/09 15:08:41   3121] **WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
[03/09 15:08:41   3121]  * CCOpt property update_io_latency is false
[03/09 15:08:41   3121] 
[03/09 15:08:41   3121] Setting all clocks to propagated mode.
[03/09 15:08:41   3121] Resetting all latency settings from fanout cone of clock 'clk'
[03/09 15:08:41   3121] Resetting all latency settings from fanout cone of clock 'clk'
[03/09 15:08:42   3122] Clock DAG stats after update timingGraph:
[03/09 15:08:42   3122]   cell counts    : b=90, i=0, cg=0, l=0, total=90
[03/09 15:08:42   3122]   cell areas     : b=684.720um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=684.720um^2
[03/09 15:08:42   3122]   gate capacitance : top=0.000pF, trunk=0.379pF, leaf=4.579pF, total=4.957pF
[03/09 15:08:42   3122]   wire capacitance : top=0.000pF, trunk=0.482pF, leaf=4.019pF, total=4.501pF
[03/09 15:08:42   3122]   wire lengths   : top=0.000um, trunk=2998.200um, leaf=22252.400um, total=25250.600um
[03/09 15:08:42   3122]   sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/09 15:08:42   3122] Clock DAG net violations after update timingGraph:none
[03/09 15:08:42   3122] Clock tree state after update timingGraph:
[03/09 15:08:42   3122]   clock_tree clk: worst slew is leaf(0.104),trunk(0.098),top(nil), margined worst slew is leaf(0.104),trunk(0.098),top(nil)
[03/09 15:08:42   3122]   skew_group clk/CON: insertion delay [min=0.347, max=0.392, avg=0.368, sd=0.011], skew [0.045 vs 0.057, 100% {0.347, 0.366, 0.392}] (wid=0.029 ws=0.016) (gid=0.379 gs=0.049)
[03/09 15:08:42   3122] Clock network insertion delays are now [0.347ns, 0.392ns] average 0.368ns std.dev 0.011ns
[03/09 15:08:42   3122] Logging CTS constraint violations... 
[03/09 15:08:42   3122]   No violations found.
[03/09 15:08:42   3122] Logging CTS constraint violations done.
[03/09 15:08:42   3122] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/09 15:08:42   3122] Synthesizing clock trees with CCOpt done.
[03/09 15:08:42   3122] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/09 15:08:42   3122] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/09 15:08:42   3122] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/09 15:08:42   3122] -setupDynamicPowerViewAsDefaultView false
[03/09 15:08:42   3122]                                            # bool, default=false, private
[03/09 15:08:42   3122] #spOpts: N=65 
[03/09 15:08:43   3123] #spOpts: N=65 mergeVia=F 
[03/09 15:08:43   3123] GigaOpt running with 1 threads.
[03/09 15:08:43   3123] Info: 1 threads available for lower-level modules during optimization.
[03/09 15:08:43   3123] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[03/09 15:08:43   3123] 	Cell FILL1_LL, site bcore.
[03/09 15:08:43   3123] 	Cell FILL_NW_HH, site bcore.
[03/09 15:08:43   3123] 	Cell FILL_NW_LL, site bcore.
[03/09 15:08:43   3123] 	Cell GFILL, site gacore.
[03/09 15:08:43   3123] 	Cell GFILL10, site gacore.
[03/09 15:08:43   3123] 	Cell GFILL2, site gacore.
[03/09 15:08:43   3123] 	Cell GFILL3, site gacore.
[03/09 15:08:43   3123] 	Cell GFILL4, site gacore.
[03/09 15:08:43   3123] 	Cell LVLLHCD1, site bcore.
[03/09 15:08:43   3123] 	Cell LVLLHCD2, site bcore.
[03/09 15:08:43   3123] 	Cell LVLLHCD4, site bcore.
[03/09 15:08:43   3123] 	Cell LVLLHCD8, site bcore.
[03/09 15:08:43   3123] 	Cell LVLLHD1, site bcore.
[03/09 15:08:43   3123] 	Cell LVLLHD2, site bcore.
[03/09 15:08:43   3123] 	Cell LVLLHD4, site bcore.
[03/09 15:08:43   3123] 	Cell LVLLHD8, site bcore.
[03/09 15:08:43   3123] .
[03/09 15:08:45   3125] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1308.2M, totSessionCpu=0:52:05 **
[03/09 15:08:45   3125] *** optDesign -postCTS ***
[03/09 15:08:45   3125] DRC Margin: user margin 0.0; extra margin 0.2
[03/09 15:08:45   3125] Hold Target Slack: user slack 0
[03/09 15:08:45   3125] Setup Target Slack: user slack 0; extra slack 0.1
[03/09 15:08:45   3125] setUsefulSkewMode -noEcoRoute
[03/09 15:08:45   3125] **INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[03/09 15:08:45   3125] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/09 15:08:45   3125] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/09 15:08:45   3125] -setupDynamicPowerViewAsDefaultView false
[03/09 15:08:45   3125]                                            # bool, default=false, private
[03/09 15:08:45   3125] Start to check current routing status for nets...
[03/09 15:08:45   3125] Using hname+ instead name for net compare
[03/09 15:08:45   3125] All nets are already routed correctly.
[03/09 15:08:45   3125] End to check current routing status for nets (mem=1308.2M)
[03/09 15:08:45   3125] ** Profile ** Start :  cpu=0:00:00.0, mem=1308.2M
[03/09 15:08:45   3125] ** Profile ** Other data :  cpu=0:00:00.1, mem=1308.2M
[03/09 15:08:45   3125] #################################################################################
[03/09 15:08:45   3125] # Design Stage: PreRoute
[03/09 15:08:45   3125] # Design Name: core
[03/09 15:08:45   3125] # Design Mode: 65nm
[03/09 15:08:45   3125] # Analysis Mode: MMMC Non-OCV 
[03/09 15:08:45   3125] # Parasitics Mode: No SPEF/RCDB
[03/09 15:08:45   3125] # Signoff Settings: SI Off 
[03/09 15:08:45   3125] #################################################################################
[03/09 15:08:45   3125] AAE_INFO: 1 threads acquired from CTE.
[03/09 15:08:45   3125] Calculate delays in BcWc mode...
[03/09 15:08:45   3125] Topological Sorting (CPU = 0:00:00.1, MEM = 1311.0M, InitMEM = 1306.2M)
[03/09 15:08:49   3129] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/09 15:08:49   3129] End delay calculation. (MEM=1384.84 CPU=0:00:03.7 REAL=0:00:04.0)
[03/09 15:08:49   3129] *** CDM Built up (cpu=0:00:04.2  real=0:00:04.0  mem= 1384.8M) ***
[03/09 15:08:50   3130] *** Done Building Timing Graph (cpu=0:00:04.7 real=0:00:05.0 totSessionCpu=0:52:10 mem=1384.8M)
[03/09 15:08:50   3130] ** Profile ** Overall slacks :  cpu=0:00:04.8, mem=1384.8M
[03/09 15:08:50   3130] ** Profile ** DRVs :  cpu=0:00:00.5, mem=1384.8M
[03/09 15:08:50   3130] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.683  |
|           TNS (ns):|-560.450 |
|    Violating Paths:|  1188   |
|          All Paths:|  6712   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 75.703%
       (98.819% with Fillers)
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1384.8M
[03/09 15:08:50   3130] **optDesign ... cpu = 0:00:06, real = 0:00:05, mem = 1322.9M, totSessionCpu=0:52:11 **
[03/09 15:08:50   3130] ** INFO : this run is activating low effort ccoptDesign flow
[03/09 15:08:50   3130] PhyDesignGrid: maxLocalDensity 0.98
[03/09 15:08:50   3130] #spOpts: N=65 mergeVia=F 
[03/09 15:08:50   3131] 
[03/09 15:08:50   3131] **WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".
[03/09 15:08:50   3131] 
[03/09 15:08:50   3131] Type 'man IMPOPT-3663' for more detail.
[03/09 15:08:50   3131] 
[03/09 15:08:50   3131] Power view               = WC_VIEW
[03/09 15:08:50   3131] Number of VT partitions  = 2
[03/09 15:08:50   3131] Standard cells in design = 811
[03/09 15:08:50   3131] Instances in design      = 31084
[03/09 15:08:50   3131] 
[03/09 15:08:50   3131] Instance distribution across the VT partitions:
[03/09 15:08:50   3131] 
[03/09 15:08:50   3131]  LVT : inst = 14330 (46.1%), cells = 335 (41%)
[03/09 15:08:50   3131]    Lib tcbn65gpluswc        : inst = 14330 (46.1%)
[03/09 15:08:50   3131] 
[03/09 15:08:50   3131]  HVT : inst = 16754 (53.9%), cells = 457 (56%)
[03/09 15:08:50   3131]    Lib tcbn65gpluswc        : inst = 16754 (53.9%)
[03/09 15:08:50   3131] 
[03/09 15:08:50   3131] Reporting took 0 sec
[03/09 15:08:51   3131] *** Starting optimizing excluded clock nets MEM= 1322.9M) ***
[03/09 15:08:51   3131] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1322.9M) ***
[03/09 15:08:51   3131] *** Starting optimizing excluded clock nets MEM= 1322.9M) ***
[03/09 15:08:51   3131] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1322.9M) ***
[03/09 15:08:51   3131] Include MVT Delays for Hold Opt
[03/09 15:08:52   3132] *** Timing NOT met, worst failing slack is -0.683
[03/09 15:08:52   3132] *** Check timing (0:00:00.0)
[03/09 15:08:52   3132] **INFO: Num dontuse cells 97, Num usable cells 843
[03/09 15:08:52   3132] optDesignOneStep: Leakage Power Flow
[03/09 15:08:52   3132] **INFO: Num dontuse cells 97, Num usable cells 843
[03/09 15:08:52   3132] Begin: GigaOpt Optimization in TNS mode
[03/09 15:08:52   3132] Info: 91 nets with fixed/cover wires excluded.
[03/09 15:08:52   3132] Info: 91 clock nets excluded from IPO operation.
[03/09 15:08:52   3132] PhyDesignGrid: maxLocalDensity 0.95
[03/09 15:08:52   3132] #spOpts: N=65 
[03/09 15:08:57   3137] *info: 91 clock nets excluded
[03/09 15:08:57   3137] *info: 2 special nets excluded.
[03/09 15:08:57   3137] *info: 258 no-driver nets excluded.
[03/09 15:08:57   3137] *info: 91 nets with fixed/cover wires excluded.
[03/09 15:08:58   3138] Effort level <high> specified for reg2reg path_group
[03/09 15:09:00   3140] ** GigaOpt Optimizer WNS Slack -0.683 TNS Slack -560.449 Density 98.82
[03/09 15:09:00   3140] Optimizer TNS Opt
[03/09 15:09:00   3140] Active Path Group: reg2reg  
[03/09 15:09:00   3140] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 15:09:00   3140] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/09 15:09:00   3140] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 15:09:00   3140] |  -0.683|   -0.683|-560.449| -560.449|    98.82%|   0:00:00.0| 1545.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
[03/09 15:09:01   3141] |  -0.671|   -0.671|-559.897| -559.897|    98.82%|   0:00:01.0| 1545.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
[03/09 15:09:02   3142] |  -0.671|   -0.671|-559.659| -559.659|    98.82%|   0:00:01.0| 1545.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_13_/D   |
[03/09 15:09:03   3143] |  -0.671|   -0.671|-559.088| -559.088|    98.82%|   0:00:01.0| 1545.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_15_/D   |
[03/09 15:09:04   3144] |  -0.671|   -0.671|-558.967| -558.967|    98.81%|   0:00:01.0| 1545.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_18_/D   |
[03/09 15:09:04   3145] |  -0.671|   -0.671|-558.881| -558.881|    98.81%|   0:00:00.0| 1545.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_14_/D   |
[03/09 15:09:06   3146] |  -0.671|   -0.671|-558.776| -558.776|    98.81%|   0:00:02.0| 1545.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_8_/D    |
[03/09 15:09:06   3146] |  -0.672|   -0.672|-558.756| -558.756|    98.81%|   0:00:00.0| 1545.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_8_/D    |
[03/09 15:09:07   3147] |  -0.672|   -0.672|-558.589| -558.589|    98.81%|   0:00:01.0| 1545.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_7_/D    |
[03/09 15:09:07   3147] |  -0.672|   -0.672|-558.521| -558.521|    98.81%|   0:00:00.0| 1545.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_7_/D    |
[03/09 15:09:07   3147] |  -0.672|   -0.672|-558.406| -558.406|    98.81%|   0:00:00.0| 1545.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_7_/D    |
[03/09 15:09:07   3147] |  -0.672|   -0.672|-558.318| -558.318|    98.81%|   0:00:00.0| 1545.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_7_/D    |
[03/09 15:09:07   3148] |  -0.672|   -0.672|-558.133| -558.133|    98.81%|   0:00:00.0| 1545.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_7_/D    |
[03/09 15:09:08   3148] |  -0.672|   -0.672|-558.190| -558.190|    98.81%|   0:00:01.0| 1545.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_5_/D    |
[03/09 15:09:09   3149] |  -0.672|   -0.672|-558.190| -558.190|    98.81%|   0:00:01.0| 1545.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_3_/D    |
[03/09 15:09:10   3150] |  -0.672|   -0.672|-558.190| -558.190|    98.81%|   0:00:01.0| 1545.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_2_/D    |
[03/09 15:09:10   3151] |  -0.672|   -0.672|-558.141| -558.141|    98.81%|   0:00:00.0| 1545.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_2_/D    |
[03/09 15:09:11   3151] |  -0.672|   -0.672|-558.101| -558.101|    98.81%|   0:00:01.0| 1545.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_2_/D    |
[03/09 15:09:11   3151] |  -0.672|   -0.672|-558.097| -558.097|    98.81%|   0:00:00.0| 1545.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/key_q_r |
[03/09 15:09:11   3151] |        |         |        |         |          |            |        |          |         | eg_3_/D                                            |
[03/09 15:09:11   3151] |  -0.672|   -0.672|-558.097| -558.097|    98.81%|   0:00:00.0| 1545.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
[03/09 15:09:11   3151] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 15:09:11   3151] 
[03/09 15:09:11   3151] *** Finish Core Optimize Step (cpu=0:00:11.2 real=0:00:11.0 mem=1545.0M) ***
[03/09 15:09:11   3151] 
[03/09 15:09:11   3151] *** Finished Optimize Step Cumulative (cpu=0:00:11.2 real=0:00:11.0 mem=1545.0M) ***
[03/09 15:09:11   3151] ** GigaOpt Optimizer WNS Slack -0.672 TNS Slack -558.097 Density 98.81
[03/09 15:09:11   3151] *** Starting refinePlace (0:52:32 mem=1561.0M) ***
[03/09 15:09:11   3151] Total net bbox length = 4.818e+05 (2.081e+05 2.737e+05) (ext = 1.656e+04)
[03/09 15:09:11   3151] default core: bins with density >  0.75 =  100 % ( 576 / 576 )
[03/09 15:09:11   3151] Density distribution unevenness ratio = 0.379%
[03/09 15:09:11   3151] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1561.0MB) @(0:52:32 - 0:52:32).
[03/09 15:09:11   3151] Starting refinePlace ...
[03/09 15:09:11   3152] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 15:09:11   3152] default core: bins with density >  0.75 = 91.8 % ( 529 / 576 )
[03/09 15:09:11   3152] Density distribution unevenness ratio = 0.374%
[03/09 15:09:11   3152]   Spread Effort: high, pre-route mode, useDDP on.
[03/09 15:09:11   3152] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=1573.2MB) @(0:52:32 - 0:52:32).
[03/09 15:09:11   3152] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 15:09:11   3152] wireLenOptFixPriorityInst 5024 inst fixed
[03/09 15:09:12   3152] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 15:09:12   3152] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:01.0, mem=1573.2MB) @(0:52:32 - 0:52:33).
[03/09 15:09:12   3152] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 15:09:12   3152] 	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1573.2MB
[03/09 15:09:12   3152] Statistics of distance of Instance movement in refine placement:
[03/09 15:09:12   3152]   maximum (X+Y) =         0.00 um
[03/09 15:09:12   3152]   mean    (X+Y) =         0.00 um
[03/09 15:09:12   3152] Summary Report:
[03/09 15:09:12   3152] Instances move: 0 (out of 30985 movable)
[03/09 15:09:12   3152] Mean displacement: 0.00 um
[03/09 15:09:12   3152] Max displacement: 0.00 um 
[03/09 15:09:12   3152] Total instances moved : 0
[03/09 15:09:12   3152] Total net bbox length = 4.818e+05 (2.081e+05 2.737e+05) (ext = 1.656e+04)
[03/09 15:09:12   3152] Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 1573.2MB
[03/09 15:09:12   3152] [CPU] RefinePlace/total (cpu=0:00:00.7, real=0:00:01.0, mem=1573.2MB) @(0:52:32 - 0:52:33).
[03/09 15:09:12   3152] *** Finished refinePlace (0:52:33 mem=1573.2M) ***
[03/09 15:09:12   3152] Finished re-routing un-routed nets (0:00:00.0 1573.2M)
[03/09 15:09:12   3152] 
[03/09 15:09:12   3153] 
[03/09 15:09:12   3153] Density : 0.9881
[03/09 15:09:12   3153] Max route overflow : 0.0000
[03/09 15:09:12   3153] 
[03/09 15:09:12   3153] 
[03/09 15:09:12   3153] *** Finish Physical Update (cpu=0:00:01.4 real=0:00:01.0 mem=1573.2M) ***
[03/09 15:09:12   3153] ** GigaOpt Optimizer WNS Slack -0.672 TNS Slack -558.097 Density 98.81
[03/09 15:09:12   3153] **** Begin NDR-Layer Usage Statistics ****
[03/09 15:09:12   3153] Layer 3 has 91 constrained nets 
[03/09 15:09:12   3153] Layer 7 has 313 constrained nets 
[03/09 15:09:12   3153] **** End NDR-Layer Usage Statistics ****
[03/09 15:09:12   3153] 
[03/09 15:09:12   3153] *** Finish post-CTS Setup Fixing (cpu=0:00:14.8 real=0:00:14.0 mem=1573.2M) ***
[03/09 15:09:12   3153] 
[03/09 15:09:12   3153] End: GigaOpt Optimization in TNS mode
[03/09 15:09:12   3153] **INFO: Num dontuse cells 97, Num usable cells 843
[03/09 15:09:12   3153] optDesignOneStep: Leakage Power Flow
[03/09 15:09:12   3153] **INFO: Num dontuse cells 97, Num usable cells 843
[03/09 15:09:12   3153] Begin: GigaOpt Optimization in WNS mode
[03/09 15:09:13   3153] Info: 91 nets with fixed/cover wires excluded.
[03/09 15:09:13   3153] Info: 91 clock nets excluded from IPO operation.
[03/09 15:09:13   3153] PhyDesignGrid: maxLocalDensity 1.00
[03/09 15:09:13   3153] #spOpts: N=65 
[03/09 15:09:16   3156] *info: 91 clock nets excluded
[03/09 15:09:16   3156] *info: 2 special nets excluded.
[03/09 15:09:16   3156] *info: 258 no-driver nets excluded.
[03/09 15:09:16   3156] *info: 91 nets with fixed/cover wires excluded.
[03/09 15:09:17   3157] ** GigaOpt Optimizer WNS Slack -0.672 TNS Slack -558.097 Density 98.81
[03/09 15:09:17   3157] Optimizer WNS Pass 0
[03/09 15:09:17   3158] Active Path Group: reg2reg  
[03/09 15:09:17   3158] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 15:09:17   3158] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/09 15:09:17   3158] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 15:09:17   3158] |  -0.672|   -0.672|-558.097| -558.097|    98.81%|   0:00:00.0| 1542.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
[03/09 15:09:18   3159] |  -0.657|   -0.657|-557.445| -557.445|    98.81%|   0:00:01.0| 1544.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_16_/D   |
[03/09 15:09:20   3160] |  -0.653|   -0.653|-556.300| -556.300|    98.81%|   0:00:02.0| 1544.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_16_/D   |
[03/09 15:09:21   3161] |  -0.653|   -0.653|-556.183| -556.183|    98.81%|   0:00:01.0| 1544.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_16_/D   |
[03/09 15:09:25   3166] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 15:09:25   3166] **INFO: Starting Blocking QThread with 1 CPU
[03/09 15:09:25   3166]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/09 15:09:25   3166] #################################################################################
[03/09 15:09:25   3166] # Design Stage: PreRoute
[03/09 15:09:25   3166] # Design Name: core
[03/09 15:09:25   3166] # Design Mode: 65nm
[03/09 15:09:25   3166] # Analysis Mode: MMMC Non-OCV 
[03/09 15:09:25   3166] # Parasitics Mode: No SPEF/RCDB
[03/09 15:09:25   3166] # Signoff Settings: SI Off 
[03/09 15:09:25   3166] #################################################################################
[03/09 15:09:25   3166] AAE_INFO: 1 threads acquired from CTE.
[03/09 15:09:25   3166] Calculate delays in BcWc mode...
[03/09 15:09:25   3166] Topological Sorting (CPU = 0:00:00.1, MEM = 0.0M, InitMEM = 0.0M)
[03/09 15:09:25   3166] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[03/09 15:09:25   3166] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/09 15:09:25   3166] End delay calculation. (MEM=6.11328 CPU=0:00:03.8 REAL=0:00:04.0)
[03/09 15:09:25   3166] *** CDM Built up (cpu=0:00:05.3  real=0:00:05.0  mem= 6.1M) ***
[03/09 15:09:25   3166] { slack_summary { { columns { path_group } { total_neg_slack } { worst_slack } { num_of_violations } { num_of_paths } } { default { 0.000 } { 0.052 } { 0 } { 5278 } } } }
[03/09 15:09:32   3172]  
_______________________________________________________________________
[03/09 15:09:38   3178] skewClock has inserted FE_USKC4689_CTS_181 (CKBD6)
[03/09 15:09:38   3178] skewClock has inserted FE_USKC4690_CTS_182 (BUFFD12)
[03/09 15:09:38   3178] skewClock has inserted FE_USKC4691_CTS_158 (CKBD16)
[03/09 15:09:38   3178] skewClock has inserted ofifo_inst/FE_USKC4692_CTS_15 (BUFFD12)
[03/09 15:09:38   3178] skewClock has inserted FE_USKC4693_CTS_181 (CKBD6)
[03/09 15:09:38   3178] skewClock has inserted FE_USKC4694_CTS_182 (BUFFD12)
[03/09 15:09:38   3178] skewClock has inserted FE_USKC4695_CTS_180 (BUFFD12)
[03/09 15:09:38   3178] skewClock has inserted FE_USKC4696_CTS_179 (CKBD16)
[03/09 15:09:38   3178] skewClock has inserted FE_USKC4697_CTS_158 (CKBD16)
[03/09 15:09:38   3178] skewClock has inserted ofifo_inst/col_idx_5__fifo_instance/FE_USKC4698_CTS_4 (BUFFD12)
[03/09 15:09:38   3178] skewClock has inserted FE_USKC4699_CTS_170 (CKBD16)
[03/09 15:09:38   3178] skewClock has inserted FE_USKC4700_CTS_162 (BUFFD12)
[03/09 15:09:38   3178] skewClock has inserted FE_USKC4701_CTS_160 (BUFFD12)
[03/09 15:09:38   3178] skewClock has inserted FE_USKC4702_CTS_172 (BUFFD12)
[03/09 15:09:38   3178] skewClock has inserted FE_USKC4703_CTS_180 (BUFFD12)
[03/09 15:09:38   3178] skewClock has inserted FE_USKC4704_CTS_170 (CKBD16)
[03/09 15:09:38   3178] skewClock has inserted ofifo_inst/FE_USKC4705_CTS_13 (CKBD16)
[03/09 15:09:38   3178] skewClock has inserted ofifo_inst/col_idx_3__fifo_instance/FE_USKC4706_CTS_4 (BUFFD12)
[03/09 15:09:38   3178] skewClock has inserted FE_USKC4707_CTS_179 (CKBD16)
[03/09 15:09:38   3178] skewClock has inserted ofifo_inst/col_idx_7__fifo_instance/FE_USKC4708_CTS_7 (CKBD8)
[03/09 15:09:38   3178] skewClock has inserted ofifo_inst/FE_USKC4709_CTS_14 (BUFFD12)
[03/09 15:09:38   3178] skewClock has inserted FE_USKC4710_CTS_156 (BUFFD12)
[03/09 15:09:38   3178] skewClock has inserted ofifo_inst/col_idx_5__fifo_instance/FE_USKC4711_CTS_4 (BUFFD12)
[03/09 15:09:38   3178] skewClock has inserted FE_USKC4712_CTS_164 (BUFFD12)
[03/09 15:09:38   3178] skewClock has inserted FE_USKC4713_CTS_163 (BUFFD12)
[03/09 15:09:38   3178] skewClock has inserted FE_USKC4714_CTS_155 (BUFFD12)
[03/09 15:09:38   3178] skewClock has inserted FE_USKC4715_CTS_169 (BUFFD12)
[03/09 15:09:38   3178] skewClock has inserted ofifo_inst/col_idx_7__fifo_instance/FE_USKC4716_CTS_8 (CKBD8)
[03/09 15:09:38   3178] skewClock has inserted ofifo_inst/FE_USKC4717_CTS_16 (BUFFD12)
[03/09 15:09:38   3178] skewClock has inserted ofifo_inst/col_idx_4__fifo_instance/FE_USKC4718_CTS_4 (CKBD6)
[03/09 15:09:38   3178] skewClock has inserted FE_USKC4719_CTS_162 (BUFFD12)
[03/09 15:09:38   3178] skewClock has inserted FE_USKC4720_CTS_175 (BUFFD12)
[03/09 15:09:38   3178] skewClock has inserted FE_USKC4721_CTS_160 (BUFFD12)
[03/09 15:09:38   3178] skewClock has inserted FE_USKC4722_CTS_171 (CKBD8)
[03/09 15:09:38   3178] skewClock has inserted mac_array_instance/FE_USKC4723_CTS_56 (BUFFD12)
[03/09 15:09:38   3178] skewClock sized 0 and inserted 35 insts
[03/09 15:09:40   3179] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 15:09:40   3179] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/09 15:09:40   3179] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 15:09:40   3180] |  -0.455|   -0.455|-380.951| -382.492|    98.80%|   0:00:19.0| 1580.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_18_/D   |
[03/09 15:09:41   3181] |  -0.451|   -0.451|-380.794| -382.334|    98.80%|   0:00:01.0| 1580.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_18_/D   |
[03/09 15:09:43   3183] |  -0.449|   -0.449|-380.608| -382.149|    98.79%|   0:00:02.0| 1580.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_13_/D   |
[03/09 15:09:44   3184] |  -0.446|   -0.446|-380.369| -381.909|    98.79%|   0:00:01.0| 1580.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_18_/D   |
[03/09 15:09:47   3187] |  -0.446|   -0.446|-380.147| -381.687|    98.79%|   0:00:03.0| 1580.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_18_/D   |
[03/09 15:09:47   3187] |  -0.446|   -0.446|-379.887| -381.428|    98.79%|   0:00:00.0| 1580.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_18_/D   |
[03/09 15:09:49   3189] |  -0.446|   -0.446|-379.881| -381.422|    98.79%|   0:00:02.0| 1580.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_18_/D   |
[03/09 15:09:50   3189] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 15:09:55   3195] skewClock has inserted FE_USKC4724_CTS_158 (BUFFD8)
[03/09 15:09:55   3195] skewClock has inserted FE_USKC4725_CTS_158 (CKBD8)
[03/09 15:09:55   3195] skewClock has inserted FE_USKC4726_CTS_158 (CKBD16)
[03/09 15:09:55   3195] skewClock has inserted FE_USKC4727_CTS_181 (CKBD6)
[03/09 15:09:55   3195] skewClock has inserted FE_USKC4728_CTS_181 (CKBD4)
[03/09 15:09:55   3195] skewClock has inserted FE_USKC4729_CTS_152 (BUFFD12)
[03/09 15:09:55   3195] skewClock has inserted FE_USKC4730_CTS_147 (CKBD16)
[03/09 15:09:55   3195] skewClock has inserted ofifo_inst/FE_USKC4731_CTS_13 (BUFFD12)
[03/09 15:09:55   3195] skewClock has inserted ofifo_inst/FE_USKC4732_CTS_13 (CKBD16)
[03/09 15:09:55   3195] skewClock has inserted ofifo_inst/col_idx_6__fifo_instance/FE_USKC4733_CTS_178 (CKBD1)
[03/09 15:09:55   3195] skewClock has inserted FE_USKC4734_CTS_180 (CKND6)
[03/09 15:09:55   3195] skewClock has inserted FE_USKC4735_CTS_180 (CKND6)
[03/09 15:09:55   3195] skewClock has inserted ofifo_inst/col_idx_1__fifo_instance/FE_USKC4736_CTS_143 (CKBD1)
[03/09 15:09:55   3195] skewClock has inserted FE_USKC4737_CTS_158 (BUFFD8)
[03/09 15:09:55   3195] skewClock has inserted FE_USKC4738_CTS_158 (CKBD8)
[03/09 15:09:55   3195] skewClock has inserted FE_USKC4739_CTS_158 (CKBD16)
[03/09 15:09:55   3195] skewClock has inserted FE_USKC4740_CTS_170 (BUFFD8)
[03/09 15:09:55   3195] skewClock has inserted FE_USKC4741_CTS_170 (BUFFD12)
[03/09 15:09:55   3195] skewClock has inserted ofifo_inst/col_idx_3__fifo_instance/FE_USKC4742_CTS_4 (BUFFD6)
[03/09 15:09:55   3195] skewClock has inserted ofifo_inst/col_idx_3__fifo_instance/FE_USKC4743_CTS_4 (BUFFD12)
[03/09 15:09:55   3195] skewClock has inserted FE_USKC4744_CTS_179 (BUFFD8)
[03/09 15:09:55   3195] skewClock has inserted FE_USKC4745_CTS_179 (CKBD16)
[03/09 15:09:55   3195] skewClock has inserted mac_array_instance/col_idx_1__mac_col_inst/FE_USKC4746_CTS_12 (BUFFD12)
[03/09 15:09:55   3195] skewClock has inserted mac_array_instance/FE_USKC4747_CTS_48 (BUFFD12)
[03/09 15:09:55   3195] skewClock has inserted ofifo_inst/FE_USKC4748_CTS_13 (CKND12)
[03/09 15:09:55   3195] skewClock has inserted ofifo_inst/FE_USKC4749_CTS_13 (CKND12)
[03/09 15:09:55   3195] skewClock has inserted ofifo_inst/FE_USKC4750_CTS_13 (CKBD16)
[03/09 15:09:55   3195] skewClock has inserted mac_array_instance/col_idx_8__mac_col_inst/FE_USKC4751_CTS_4 (BUFFD12)
[03/09 15:09:55   3195] skewClock has inserted ofifo_inst/col_idx_7__fifo_instance/FE_USKC4752_CTS_7 (BUFFD6)
[03/09 15:09:55   3195] skewClock has inserted mac_array_instance/FE_USKC4753_CTS_51 (BUFFD12)
[03/09 15:09:55   3195] skewClock has inserted FE_USKC4754_CTS_164 (BUFFD6)
[03/09 15:09:55   3195] skewClock sized 0 and inserted 31 insts
[03/09 15:09:57   3196] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 15:09:57   3196] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/09 15:09:57   3196] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 15:09:58   3198] |  -0.299|   -0.352|-283.667| -319.987|    98.79%|   0:00:09.0| 1604.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_12_/D   |
[03/09 15:10:00   3199] |  -0.295|   -0.352|-283.407| -319.726|    98.78%|   0:00:02.0| 1604.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/09 15:10:00   3200] |  -0.293|   -0.352|-283.170| -319.489|    98.78%|   0:00:00.0| 1604.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/09 15:10:03   3202] |  -0.293|   -0.352|-283.120| -319.439|    98.78%|   0:00:03.0| 1604.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/09 15:10:03   3202] |  -0.291|   -0.352|-282.504| -318.823|    98.78%|   0:00:00.0| 1604.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/09 15:10:04   3203] |  -0.289|   -0.352|-282.488| -318.808|    98.78%|   0:00:01.0| 1604.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/09 15:10:04   3204] |  -0.289|   -0.352|-282.276| -318.595|    98.78%|   0:00:00.0| 1604.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/09 15:10:05   3204] |  -0.288|   -0.352|-282.269| -318.588|    98.79%|   0:00:01.0| 1604.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/09 15:10:06   3205] |  -0.288|   -0.352|-281.969| -318.288|    98.78%|   0:00:01.0| 1604.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/09 15:10:08   3207] |  -0.287|   -0.352|-282.039| -318.358|    98.78%|   0:00:02.0| 1604.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/09 15:10:08   3208] |  -0.287|   -0.352|-281.618| -317.938|    98.78%|   0:00:00.0| 1604.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/09 15:10:08   3208] |  -0.287|   -0.352|-281.615| -317.934|    98.78%|   0:00:00.0| 1604.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/09 15:10:09   3208] |  -0.287|   -0.352|-281.603| -317.922|    98.78%|   0:00:01.0| 1604.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/09 15:10:09   3209] |  -0.287|   -0.351|-281.603| -317.922|    98.78%|   0:00:00.0| 1604.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/09 15:10:09   3209] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 15:10:09   3209] 
[03/09 15:10:09   3209] *** Finish Core Optimize Step (cpu=0:00:50.9 real=0:00:52.0 mem=1604.8M) ***
[03/09 15:10:09   3209] Active Path Group: default 
[03/09 15:10:09   3209] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 15:10:09   3209] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/09 15:10:09   3209] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 15:10:09   3209] |  -0.351|   -0.351| -36.319| -317.922|    98.78%|   0:00:00.0| 1604.8M|   WC_VIEW|  default| sum_out[80]                                        |
[03/09 15:10:09   3209] |  -0.318|   -0.318| -36.097| -317.699|    98.78%|   0:00:00.0| 1604.8M|   WC_VIEW|  default| sum_out[64]                                        |
[03/09 15:10:09   3209] |  -0.318|   -0.318| -36.096| -317.699|    98.78%|   0:00:00.0| 1604.8M|   WC_VIEW|  default| sum_out[64]                                        |
[03/09 15:10:09   3209] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 15:10:09   3209] 
[03/09 15:10:09   3209] *** Finish Core Optimize Step (cpu=0:00:00.5 real=0:00:00.0 mem=1604.8M) ***
[03/09 15:10:10   3209] 
[03/09 15:10:10   3209] *** Finished Optimize Step Cumulative (cpu=0:00:51.6 real=0:00:53.0 mem=1604.8M) ***
[03/09 15:10:10   3209] ** GigaOpt Optimizer WNS Slack -0.318 TNS Slack -317.699 Density 98.78
[03/09 15:10:10   3209] *** Starting refinePlace (0:53:30 mem=1620.8M) ***
[03/09 15:10:10   3209] Total net bbox length = 4.828e+05 (2.086e+05 2.742e+05) (ext = 1.656e+04)
[03/09 15:10:10   3209] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 15:10:10   3210] default core: bins with density >  0.75 =  100 % ( 576 / 576 )
[03/09 15:10:10   3210] Density distribution unevenness ratio = 0.470%
[03/09 15:10:10   3210] RPlace IncrNP: Rollback Lev = -3
[03/09 15:10:10   3210] RPlace: Density =1.180000, incremental np is triggered.
[03/09 15:10:10   3210] nrCritNet: 1.94% ( 642 / 33047 ) cutoffSlk: -299.0ps stdDelay: 14.2ps
[03/09 15:10:26   3226] default core: bins with density >  0.75 = 96.9 % ( 558 / 576 )
[03/09 15:10:26   3226] Density distribution unevenness ratio = 2.758%
[03/09 15:10:26   3226] RPlace postIncrNP: Density = 1.180000 -> 1.232222.
[03/09 15:10:26   3226] RPlace postIncrNP Info: Density distribution changes:
[03/09 15:10:26   3226] [1.10+      ] :	 4 (0.69%) -> 29 (5.03%)
[03/09 15:10:26   3226] [1.05 - 1.10] :	 2 (0.35%) -> 64 (11.11%)
[03/09 15:10:26   3226] [1.00 - 1.05] :	 21 (3.65%) -> 151 (26.22%)
[03/09 15:10:26   3226] [0.95 - 1.00] :	 542 (94.10%) -> 164 (28.47%)
[03/09 15:10:26   3226] [0.90 - 0.95] :	 7 (1.22%) -> 89 (15.45%)
[03/09 15:10:26   3226] [0.85 - 0.90] :	 0 (0.00%) -> 32 (5.56%)
[03/09 15:10:26   3226] [0.80 - 0.85] :	 0 (0.00%) -> 22 (3.82%)
[03/09 15:10:26   3226] [CPU] RefinePlace/IncrNP (cpu=0:00:16.1, real=0:00:16.0, mem=1647.2MB) @(0:53:30 - 0:53:46).
[03/09 15:10:26   3226] Move report: incrNP moves 52917 insts, mean move: 4.95 um, max move: 83.60 um
[03/09 15:10:26   3226] 	Max move on inst (mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_8115_0): (192.00, 422.20) --> (157.00, 373.60)
[03/09 15:10:26   3226] Move report: Timing Driven Placement moves 52917 insts, mean move: 4.95 um, max move: 83.60 um
[03/09 15:10:26   3226] 	Max move on inst (mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_8115_0): (192.00, 422.20) --> (157.00, 373.60)
[03/09 15:10:26   3226] 	Runtime: CPU: 0:00:16.1 REAL: 0:00:16.0 MEM: 1647.2MB
[03/09 15:10:26   3226] Starting refinePlace ...
[03/09 15:10:26   3226] **ERROR: (IMPSP-2002):	Density too high (99.0%), stopping detail placement.
[03/09 15:10:26   3226] Type 'man IMPSP-2002' for more detail.
[03/09 15:10:26   3226] Total net bbox length = 4.578e+05 (2.100e+05 2.478e+05) (ext = 1.716e+04)
[03/09 15:10:26   3226] Runtime: CPU: 0:00:16.2 REAL: 0:00:16.0 MEM: 1647.2MB
[03/09 15:10:26   3226] [CPU] RefinePlace/total (cpu=0:00:16.2, real=0:00:16.0, mem=1647.2MB) @(0:53:30 - 0:53:46).
[03/09 15:10:26   3226] *** Finished refinePlace (0:53:46 mem=1647.2M) ***
[03/09 15:10:26   3226] Finished re-routing un-routed nets (0:00:00.1 1647.2M)
[03/09 15:10:26   3226] 
[03/09 15:10:27   3227] 
[03/09 15:10:27   3227] Density : 0.9905
[03/09 15:10:27   3227] Max route overflow : 0.0000
[03/09 15:10:27   3227] 
[03/09 15:10:27   3227] 
[03/09 15:10:27   3227] *** Finish Physical Update (cpu=0:00:18.0 real=0:00:17.0 mem=1647.2M) ***
[03/09 15:10:28   3228] ** GigaOpt Optimizer WNS Slack -0.318 TNS Slack -323.009 Density 99.05
[03/09 15:10:28   3228] Skipped Place ECO bump recovery (WNS opt)
[03/09 15:10:28   3228] Optimizer WNS Pass 1
[03/09 15:10:28   3228] Active Path Group: reg2reg  
[03/09 15:10:28   3228] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 15:10:28   3228] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/09 15:10:28   3228] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 15:10:28   3228] |  -0.311|   -0.318|-286.907| -323.009|    99.05%|   0:00:00.0| 1647.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_12_/D   |
[03/09 15:10:34   3233] |  -0.294|   -0.318|-285.780| -321.882|    99.04%|   0:00:06.0| 1640.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_17_/D   |
[03/09 15:10:37   3237] |  -0.293|   -0.318|-285.250| -321.352|    99.04%|   0:00:03.0| 1640.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_12_/D   |
[03/09 15:10:41   3241] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 15:10:47   3247] skewClock has sized CTS_ccl_BUF_clk_G0_L3_1 (BUFFD8)
[03/09 15:10:47   3247] skewClock has sized CTS_ccl_BUF_clk_G0_L4_11 (CKBD3)
[03/09 15:10:47   3247] skewClock has inserted FE_USKC4755_CTS_172 (CKBD4)
[03/09 15:10:47   3247] skewClock has inserted FE_USKC4756_CTS_172 (BUFFD12)
[03/09 15:10:47   3247] skewClock has inserted FE_USKC4757_CTS_180 (INVD4)
[03/09 15:10:47   3247] skewClock has inserted FE_USKC4758_CTS_180 (INVD4)
[03/09 15:10:47   3247] skewClock has inserted ofifo_inst/col_idx_2__fifo_instance/FE_USKC4759_CTS_147 (CKBD2)
[03/09 15:10:47   3247] skewClock has inserted mac_array_instance/FE_USKC4760_CTS_56 (CKBD4)
[03/09 15:10:47   3247] skewClock has inserted ofifo_inst/col_idx_1__fifo_instance/FE_USKC4761_CTS_143 (CKBD3)
[03/09 15:10:47   3247] skewClock has inserted FE_USKC4762_CTS_158 (BUFFD6)
[03/09 15:10:47   3247] skewClock has inserted ofifo_inst/col_idx_3__fifo_instance/FE_USKC4763_CTS_4 (BUFFD8)
[03/09 15:10:47   3247] skewClock has inserted ofifo_inst/col_idx_3__fifo_instance/FE_USKC4764_CTS_4 (CKBD2)
[03/09 15:10:47   3247] skewClock has inserted ofifo_inst/col_idx_3__fifo_instance/FE_USKC4765_CTS_4 (CKBD4)
[03/09 15:10:47   3247] skewClock has inserted ofifo_inst/col_idx_3__fifo_instance/FE_USKC4766_CTS_4 (BUFFD12)
[03/09 15:10:47   3247] skewClock has inserted FE_USKC4767_CTS_179 (BUFFD8)
[03/09 15:10:47   3247] skewClock has inserted FE_USKC4768_CTS_179 (CKBD4)
[03/09 15:10:47   3247] skewClock has inserted FE_USKC4769_CTS_179 (CKBD8)
[03/09 15:10:47   3247] skewClock has inserted ofifo_inst/FE_USKC4770_CTS_13 (BUFFD8)
[03/09 15:10:47   3247] skewClock has inserted FE_USKC4771_CTS_163 (CKBD4)
[03/09 15:10:47   3247] skewClock has inserted FE_USKC4772_CTS_163 (BUFFD12)
[03/09 15:10:47   3247] skewClock has inserted FE_USKC4773_CTS_164 (CKBD4)
[03/09 15:10:47   3247] skewClock has inserted FE_USKC4774_CTS_164 (CKBD4)
[03/09 15:10:47   3247] skewClock has inserted FE_USKC4775_CTS_164 (BUFFD12)
[03/09 15:10:47   3247] skewClock has inserted FE_USKC4776_CTS_155 (CKBD6)
[03/09 15:10:47   3247] skewClock has inserted FE_USKC4777_CTS_155 (BUFFD12)
[03/09 15:10:47   3247] skewClock sized 2 and inserted 23 insts
[03/09 15:10:48   3248] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 15:10:48   3248] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/09 15:10:48   3248] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 15:10:48   3248] |  -0.271|   -0.461|-271.345| -311.562|    99.03%|   0:00:11.0| 1623.7M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
[03/09 15:10:48   3248] |        |         |        |         |          |            |        |          |         | eg_13_/D                                           |
[03/09 15:10:49   3248] |  -0.266|   -0.461|-269.617| -309.834|    99.04%|   0:00:01.0| 1623.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_15_/D   |
[03/09 15:10:49   3249] |  -0.264|   -0.461|-267.825| -308.042|    99.04%|   0:00:00.0| 1623.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_15_/D   |
[03/09 15:10:50   3249] |  -0.258|   -0.461|-267.790| -308.007|    99.04%|   0:00:01.0| 1623.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_11_/D   |
[03/09 15:10:50   3250] |  -0.251|   -0.461|-265.324| -305.542|    99.04%|   0:00:00.0| 1623.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_15_/D   |
[03/09 15:10:54   3254] |  -0.250|   -0.461|-260.326| -300.543|    99.03%|   0:00:04.0| 1623.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_16_/D   |
[03/09 15:10:54   3254] |  -0.250|   -0.461|-259.997| -300.214|    99.03%|   0:00:00.0| 1623.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_16_/D   |
[03/09 15:10:55   3254] |  -0.250|   -0.461|-259.981| -300.198|    99.03%|   0:00:01.0| 1623.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_16_/D   |
[03/09 15:10:56   3256] |  -0.250|   -0.461|-259.953| -300.170|    99.03%|   0:00:01.0| 1623.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_16_/D   |
[03/09 15:10:56   3256] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 15:11:02   3262] skewClock has sized FE_USKC4741_CTS_170 (CKBD6)
[03/09 15:11:02   3262] skewClock has inserted ofifo_inst/col_idx_2__fifo_instance/FE_USKC4778_CTS_147 (BUFFD2)
[03/09 15:11:02   3262] skewClock has inserted FE_USKC4779_CTS_166 (BUFFD12)
[03/09 15:11:02   3262] skewClock has inserted ofifo_inst/col_idx_0__fifo_instance/FE_USKC4780_CTS_168 (CKBD2)
[03/09 15:11:02   3262] skewClock has inserted FE_USKC4781_CTS_175 (CKBD4)
[03/09 15:11:02   3262] skewClock has inserted FE_USKC4782_CTS_175 (BUFFD12)
[03/09 15:11:02   3262] skewClock has inserted ofifo_inst/col_idx_6__fifo_instance/FE_USKC4783_CTS_178 (CKBD2)
[03/09 15:11:02   3262] skewClock has inserted ofifo_inst/col_idx_6__fifo_instance/FE_USKC4784_CTS_178 (CKBD2)
[03/09 15:11:02   3262] skewClock has inserted ofifo_inst/col_idx_6__fifo_instance/FE_USKC4785_CTS_178 (CKBD2)
[03/09 15:11:02   3262] skewClock has inserted FE_USKC4786_CTS_169 (CKBD4)
[03/09 15:11:02   3262] skewClock has inserted FE_USKC4787_CTS_169 (BUFFD12)
[03/09 15:11:02   3262] skewClock has inserted FE_USKC4788_CTS_175 (CKBD4)
[03/09 15:11:02   3262] skewClock has inserted FE_USKC4789_CTS_175 (BUFFD12)
[03/09 15:11:02   3262] skewClock has inserted FE_USKC4790_CTS_163 (BUFFD8)
[03/09 15:11:02   3262] skewClock has inserted FE_USKC4791_CTS_163 (CKBD4)
[03/09 15:11:02   3262] skewClock has inserted FE_USKC4792_CTS_163 (CKBD4)
[03/09 15:11:02   3262] skewClock has inserted mac_array_instance/col_idx_6__mac_col_inst/FE_USKC4793_CTS_4 (CKBD6)
[03/09 15:11:02   3262] skewClock has inserted ofifo_inst/FE_USKC4794_CTS_16 (CKBD4)
[03/09 15:11:02   3262] skewClock has inserted ofifo_inst/FE_USKC4795_CTS_16 (BUFFD12)
[03/09 15:11:02   3262] skewClock has inserted ofifo_inst/FE_USKC4796_CTS_14 (CKBD4)
[03/09 15:11:02   3262] skewClock sized 1 and inserted 19 insts
[03/09 15:11:02   3262] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 15:11:02   3262] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/09 15:11:02   3262] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 15:11:04   3264] |  -0.245|   -0.461|-245.316| -286.857|    99.03%|   0:00:08.0| 1625.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/09 15:11:05   3265] |  -0.242|   -0.461|-244.948| -286.489|    99.03%|   0:00:01.0| 1625.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_10_/D   |
[03/09 15:11:05   3265] |  -0.242|   -0.461|-243.755| -285.296|    99.03%|   0:00:00.0| 1625.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_10_/D   |
[03/09 15:11:06   3266] |  -0.242|   -0.461|-243.741| -285.281|    99.02%|   0:00:01.0| 1625.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_10_/D   |
[03/09 15:11:07   3267] |  -0.242|   -0.461|-243.741| -285.281|    99.02%|   0:00:01.0| 1625.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_10_/D   |
[03/09 15:11:07   3267] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 15:11:07   3267] 
[03/09 15:11:07   3267] *** Finish Core Optimize Step (cpu=0:00:38.7 real=0:00:39.0 mem=1625.7M) ***
[03/09 15:11:07   3267] Active Path Group: default 
[03/09 15:11:07   3267] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 15:11:07   3267] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/09 15:11:07   3267] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 15:11:07   3267] |  -0.461|   -0.461| -41.540| -285.281|    99.02%|   0:00:00.0| 1625.7M|   WC_VIEW|  default| sum_out[60]                                        |
[03/09 15:11:07   3267] |  -0.421|   -0.421| -41.244| -284.985|    99.02%|   0:00:00.0| 1625.7M|   WC_VIEW|  default| sum_out[60]                                        |
[03/09 15:11:07   3267] |  -0.420|   -0.420| -41.244| -284.985|    99.02%|   0:00:00.0| 1625.7M|   WC_VIEW|  default| sum_out[60]                                        |
[03/09 15:11:07   3267] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 15:11:07   3267] 
[03/09 15:11:07   3267] *** Finish Core Optimize Step (cpu=0:00:00.5 real=0:00:00.0 mem=1625.7M) ***
[03/09 15:11:07   3267] 
[03/09 15:11:07   3267] *** Finished Optimize Step Cumulative (cpu=0:00:39.3 real=0:00:39.0 mem=1625.7M) ***
[03/09 15:11:07   3267] ** GigaOpt Optimizer WNS Slack -0.420 TNS Slack -284.985 Density 99.02
[03/09 15:11:08   3267] *** Starting refinePlace (0:54:28 mem=1625.7M) ***
[03/09 15:11:08   3267] Total net bbox length = 4.614e+05 (2.107e+05 2.508e+05) (ext = 1.717e+04)
[03/09 15:11:08   3267] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 15:11:08   3267] default core: bins with density >  0.75 = 96.7 % ( 557 / 576 )
[03/09 15:11:08   3267] Density distribution unevenness ratio = 2.757%
[03/09 15:11:08   3267] RPlace IncrNP: Rollback Lev = -3
[03/09 15:11:08   3267] RPlace: Density =1.232222, incremental np is triggered.
[03/09 15:11:08   3268] nrCritNet: 1.97% ( 651 / 33084 ) cutoffSlk: -251.9ps stdDelay: 14.2ps
[03/09 15:11:20   3280] default core: bins with density >  0.75 = 98.8 % ( 569 / 576 )
[03/09 15:11:20   3280] Density distribution unevenness ratio = 2.234%
[03/09 15:11:20   3280] RPlace postIncrNP: Density = 1.232222 -> 1.195556.
[03/09 15:11:20   3280] RPlace postIncrNP Info: Density distribution changes:
[03/09 15:11:20   3280] [1.10+      ] :	 29 (5.03%) -> 18 (3.12%)
[03/09 15:11:20   3280] [1.05 - 1.10] :	 68 (11.81%) -> 53 (9.20%)
[03/09 15:11:20   3280] [1.00 - 1.05] :	 149 (25.87%) -> 163 (28.30%)
[03/09 15:11:20   3280] [0.95 - 1.00] :	 168 (29.17%) -> 193 (33.51%)
[03/09 15:11:20   3280] [0.90 - 0.95] :	 84 (14.58%) -> 90 (15.62%)
[03/09 15:11:20   3280] [0.85 - 0.90] :	 31 (5.38%) -> 26 (4.51%)
[03/09 15:11:20   3280] [0.80 - 0.85] :	 22 (3.82%) -> 16 (2.78%)
[03/09 15:11:20   3280] [CPU] RefinePlace/IncrNP (cpu=0:00:12.3, real=0:00:12.0, mem=1657.1MB) @(0:54:28 - 0:54:40).
[03/09 15:11:20   3280] Move report: incrNP moves 50679 insts, mean move: 2.65 um, max move: 101.40 um
[03/09 15:11:20   3280] 	Max move on inst (ofifo_inst/FE_USKC4795_CTS_16): (323.80, 199.00) --> (276.40, 253.00)
[03/09 15:11:20   3280] Move report: Timing Driven Placement moves 50679 insts, mean move: 2.65 um, max move: 101.40 um
[03/09 15:11:20   3280] 	Max move on inst (ofifo_inst/FE_USKC4795_CTS_16): (323.80, 199.00) --> (276.40, 253.00)
[03/09 15:11:20   3280] 	Runtime: CPU: 0:00:12.4 REAL: 0:00:12.0 MEM: 1657.1MB
[03/09 15:11:20   3280] Starting refinePlace ...
[03/09 15:11:20   3280] **ERROR: (IMPSP-2002):	Density too high (99.1%), stopping detail placement.
[03/09 15:11:20   3280] Type 'man IMPSP-2002' for more detail.
[03/09 15:11:20   3280] Total net bbox length = 4.577e+05 (2.101e+05 2.476e+05) (ext = 1.721e+04)
[03/09 15:11:20   3280] Runtime: CPU: 0:00:12.4 REAL: 0:00:12.0 MEM: 1657.1MB
[03/09 15:11:20   3280] [CPU] RefinePlace/total (cpu=0:00:12.4, real=0:00:12.0, mem=1657.1MB) @(0:54:28 - 0:54:40).
[03/09 15:11:20   3280] *** Finished refinePlace (0:54:40 mem=1657.1M) ***
[03/09 15:11:20   3280] Finished re-routing un-routed nets (0:00:00.1 1657.1M)
[03/09 15:11:20   3280] 
[03/09 15:11:21   3281] 
[03/09 15:11:21   3281] Density : 0.9912
[03/09 15:11:21   3281] Max route overflow : 0.0000
[03/09 15:11:21   3281] 
[03/09 15:11:21   3281] 
[03/09 15:11:21   3281] *** Finish Physical Update (cpu=0:00:14.0 real=0:00:14.0 mem=1657.1M) ***
[03/09 15:11:22   3282] ** GigaOpt Optimizer WNS Slack -0.420 TNS Slack -292.859 Density 99.12
[03/09 15:11:22   3282] Skipped Place ECO bump recovery (WNS opt)
[03/09 15:11:22   3282] Optimizer WNS Pass 2
[03/09 15:11:22   3282] Active Path Group: reg2reg  
[03/09 15:11:22   3282] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 15:11:22   3282] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/09 15:11:22   3282] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 15:11:22   3282] |  -0.248|   -0.420|-251.595| -292.859|    99.12%|   0:00:00.0| 1657.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_17_/D   |
[03/09 15:11:35   3295] |  -0.245|   -0.420|-251.176| -292.439|    99.11%|   0:00:13.0| 1650.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_18_/D   |
[03/09 15:11:35   3295] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 15:11:35   3295] 
[03/09 15:11:35   3295] *** Finish Core Optimize Step (cpu=0:00:13.0 real=0:00:13.0 mem=1650.7M) ***
[03/09 15:11:35   3295] Active Path Group: default 
[03/09 15:11:35   3295] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 15:11:35   3295] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/09 15:11:35   3295] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 15:11:35   3295] |  -0.420|   -0.420| -41.264| -292.439|    99.11%|   0:00:00.0| 1650.7M|   WC_VIEW|  default| sum_out[60]                                        |
[03/09 15:11:35   3295] |  -0.420|   -0.420| -41.264| -292.439|    99.11%|   0:00:00.0| 1650.7M|   WC_VIEW|  default| sum_out[60]                                        |
[03/09 15:11:35   3295] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 15:11:35   3295] 
[03/09 15:11:35   3295] *** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=1650.7M) ***
[03/09 15:11:35   3295] 
[03/09 15:11:35   3295] *** Finished Optimize Step Cumulative (cpu=0:00:13.2 real=0:00:13.0 mem=1650.7M) ***
[03/09 15:11:35   3295] ** GigaOpt Optimizer WNS Slack -0.420 TNS Slack -292.439 Density 99.11
[03/09 15:11:35   3295] *** Starting refinePlace (0:54:56 mem=1650.7M) ***
[03/09 15:11:35   3295] Total net bbox length = 4.599e+05 (2.101e+05 2.499e+05) (ext = 1.721e+04)
[03/09 15:11:35   3295] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 15:11:35   3295] default core: bins with density >  0.75 = 98.8 % ( 569 / 576 )
[03/09 15:11:35   3295] Density distribution unevenness ratio = 2.237%
[03/09 15:11:35   3295] RPlace IncrNP: Rollback Lev = -3
[03/09 15:11:35   3295] RPlace: Density =1.195556, incremental np is triggered.
[03/09 15:11:36   3296] nrCritNet: 1.99% ( 657 / 33073 ) cutoffSlk: -250.4ps stdDelay: 14.2ps
[03/09 15:11:48   3307] default core: bins with density >  0.75 = 97.6 % ( 562 / 576 )
[03/09 15:11:48   3307] Density distribution unevenness ratio = 2.405%
[03/09 15:11:48   3307] RPlace postIncrNP: Density = 1.195556 -> 1.158889.
[03/09 15:11:48   3307] RPlace postIncrNP Info: Density distribution changes:
[03/09 15:11:48   3307] [1.10+      ] :	 18 (3.12%) -> 17 (2.95%)
[03/09 15:11:48   3307] [1.05 - 1.10] :	 50 (8.68%) -> 70 (12.15%)
[03/09 15:11:48   3307] [1.00 - 1.05] :	 166 (28.82%) -> 152 (26.39%)
[03/09 15:11:48   3307] [0.95 - 1.00] :	 192 (33.33%) -> 174 (30.21%)
[03/09 15:11:48   3307] [0.90 - 0.95] :	 92 (15.97%) -> 100 (17.36%)
[03/09 15:11:48   3307] [0.85 - 0.90] :	 25 (4.34%) -> 32 (5.56%)
[03/09 15:11:48   3307] [0.80 - 0.85] :	 16 (2.78%) -> 8 (1.39%)
[03/09 15:11:48   3307] [CPU] RefinePlace/IncrNP (cpu=0:00:11.9, real=0:00:13.0, mem=1656.6MB) @(0:54:56 - 0:55:08).
[03/09 15:11:48   3307] Move report: incrNP moves 48943 insts, mean move: 2.18 um, max move: 74.60 um
[03/09 15:11:48   3307] 	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OFC783_array_out_98_): (397.60, 317.80) --> (355.40, 285.40)
[03/09 15:11:48   3307] Move report: Timing Driven Placement moves 48943 insts, mean move: 2.18 um, max move: 74.60 um
[03/09 15:11:48   3307] 	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OFC783_array_out_98_): (397.60, 317.80) --> (355.40, 285.40)
[03/09 15:11:48   3307] 	Runtime: CPU: 0:00:11.9 REAL: 0:00:13.0 MEM: 1656.6MB
[03/09 15:11:48   3307] Starting refinePlace ...
[03/09 15:11:48   3307] **ERROR: (IMPSP-2002):	Density too high (99.1%), stopping detail placement.
[03/09 15:11:48   3307] Type 'man IMPSP-2002' for more detail.
[03/09 15:11:48   3307] Total net bbox length = 4.567e+05 (2.099e+05 2.468e+05) (ext = 1.730e+04)
[03/09 15:11:48   3307] Runtime: CPU: 0:00:11.9 REAL: 0:00:13.0 MEM: 1656.6MB
[03/09 15:11:48   3307] [CPU] RefinePlace/total (cpu=0:00:11.9, real=0:00:13.0, mem=1656.6MB) @(0:54:56 - 0:55:08).
[03/09 15:11:48   3307] *** Finished refinePlace (0:55:08 mem=1656.6M) ***
[03/09 15:11:48   3308] Finished re-routing un-routed nets (0:00:00.1 1656.6M)
[03/09 15:11:48   3308] 
[03/09 15:11:49   3309] 
[03/09 15:11:49   3309] Density : 0.9911
[03/09 15:11:49   3309] Max route overflow : 0.0000
[03/09 15:11:49   3309] 
[03/09 15:11:49   3309] 
[03/09 15:11:49   3309] *** Finish Physical Update (cpu=0:00:13.5 real=0:00:14.0 mem=1656.6M) ***
[03/09 15:11:49   3309] ** GigaOpt Optimizer WNS Slack -0.420 TNS Slack -286.697 Density 99.11
[03/09 15:11:49   3309] Recovering Place ECO bump
[03/09 15:11:49   3309] Active Path Group: reg2reg  
[03/09 15:11:50   3309] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 15:11:50   3309] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/09 15:11:50   3309] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 15:11:50   3309] |  -0.276|   -0.420|-245.401| -286.697|    99.11%|   0:00:01.0| 1656.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_15_/D   |
[03/09 15:11:50   3309] |  -0.260|   -0.421|-244.500| -285.795|    99.11%|   0:00:00.0| 1656.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_18_/D   |
[03/09 15:11:50   3310] |  -0.255|   -0.421|-244.497| -285.793|    99.11%|   0:00:00.0| 1656.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_18_/D   |
[03/09 15:11:51   3311] |  -0.254|   -0.421|-243.766| -285.062|    99.10%|   0:00:01.0| 1656.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_18_/D   |
[03/09 15:11:51   3311] |  -0.254|   -0.421|-243.191| -284.487|    99.10%|   0:00:00.0| 1656.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_18_/D   |
[03/09 15:11:51   3311] |  -0.251|   -0.421|-242.968| -284.264|    99.10%|   0:00:00.0| 1656.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_18_/D   |
[03/09 15:11:53   3313] |  -0.251|   -0.421|-242.776| -284.072|    99.10%|   0:00:02.0| 1653.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_18_/D   |
[03/09 15:11:53   3313] |  -0.251|   -0.420|-242.776| -284.072|    99.10%|   0:00:00.0| 1653.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_18_/D   |
[03/09 15:11:53   3313] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 15:11:53   3313] 
[03/09 15:11:53   3313] *** Finish Core Optimize Step (cpu=0:00:03.5 real=0:00:04.0 mem=1653.2M) ***
[03/09 15:11:53   3313] Active Path Group: default 
[03/09 15:11:53   3313] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 15:11:53   3313] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/09 15:11:53   3313] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 15:11:53   3313] |  -0.420|   -0.420| -41.296| -284.072|    99.10%|   0:00:00.0| 1653.2M|   WC_VIEW|  default| sum_out[60]                                        |
[03/09 15:11:53   3313] |  -0.420|   -0.420| -41.250| -284.026|    99.10%|   0:00:00.0| 1653.2M|   WC_VIEW|  default| sum_out[60]                                        |
[03/09 15:11:53   3313] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 15:11:53   3313] 
[03/09 15:11:53   3313] *** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1653.2M) ***
[03/09 15:11:53   3313] 
[03/09 15:11:53   3313] *** Finished Optimize Step Cumulative (cpu=0:00:03.7 real=0:00:04.0 mem=1653.2M) ***
[03/09 15:11:53   3313] *** Starting refinePlace (0:55:14 mem=1653.2M) ***
[03/09 15:11:53   3313] Total net bbox length = 4.592e+05 (2.099e+05 2.493e+05) (ext = 1.730e+04)
[03/09 15:11:53   3313] Starting refinePlace ...
[03/09 15:11:53   3313] **ERROR: (IMPSP-2002):	Density too high (99.1%), stopping detail placement.
[03/09 15:11:53   3313] Type 'man IMPSP-2002' for more detail.
[03/09 15:11:53   3313] Total net bbox length = 4.592e+05 (2.099e+05 2.493e+05) (ext = 1.730e+04)
[03/09 15:11:53   3313] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1653.2MB
[03/09 15:11:53   3313] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1653.2MB) @(0:55:14 - 0:55:14).
[03/09 15:11:53   3313] *** Finished refinePlace (0:55:14 mem=1653.2M) ***
[03/09 15:11:54   3314] Finished re-routing un-routed nets (0:00:00.0 1653.2M)
[03/09 15:11:54   3314] 
[03/09 15:11:54   3314] 
[03/09 15:11:54   3314] Density : 0.9910
[03/09 15:11:54   3314] Max route overflow : 0.0000
[03/09 15:11:54   3314] 
[03/09 15:11:54   3314] 
[03/09 15:11:54   3314] *** Finish Physical Update (cpu=0:00:00.8 real=0:00:01.0 mem=1653.2M) ***
[03/09 15:11:54   3314] ** GigaOpt Optimizer WNS Slack -0.420 TNS Slack -284.712 Density 99.10
[03/09 15:11:54   3314] **** Begin NDR-Layer Usage Statistics ****
[03/09 15:11:54   3314] Layer 3 has 199 constrained nets 
[03/09 15:11:54   3314] Layer 7 has 308 constrained nets 
[03/09 15:11:54   3314] **** End NDR-Layer Usage Statistics ****
[03/09 15:11:54   3314] 
[03/09 15:11:54   3314] *** Finish post-CTS Setup Fixing (cpu=0:02:37 real=0:02:37 mem=1653.2M) ***
[03/09 15:11:54   3314] 
[03/09 15:11:54   3314] End: GigaOpt Optimization in WNS mode
[03/09 15:11:54   3314] **INFO: Num dontuse cells 97, Num usable cells 843
[03/09 15:11:54   3314] optDesignOneStep: Leakage Power Flow
[03/09 15:11:54   3314] **INFO: Num dontuse cells 97, Num usable cells 843
[03/09 15:11:54   3314] Begin: GigaOpt Optimization in TNS mode
[03/09 15:11:54   3314] Info: 91 nets with fixed/cover wires excluded.
[03/09 15:11:54   3314] Info: 199 clock nets excluded from IPO operation.
[03/09 15:11:54   3314] PhyDesignGrid: maxLocalDensity 0.95
[03/09 15:11:54   3314] #spOpts: N=65 
[03/09 15:11:58   3318] *info: 199 clock nets excluded
[03/09 15:11:58   3318] *info: 2 special nets excluded.
[03/09 15:11:58   3318] *info: 258 no-driver nets excluded.
[03/09 15:11:58   3318] *info: 91 nets with fixed/cover wires excluded.
[03/09 15:11:59   3319] ** GigaOpt Optimizer WNS Slack -0.420 TNS Slack -284.712 Density 99.10
[03/09 15:11:59   3319] Optimizer TNS Opt
[03/09 15:11:59   3319] Active Path Group: reg2reg  
[03/09 15:11:59   3319] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 15:11:59   3319] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/09 15:11:59   3319] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 15:11:59   3319] |  -0.251|   -0.420|-243.462| -284.712|    99.10%|   0:00:00.0| 1609.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_18_/D   |
[03/09 15:12:17   3337] |  -0.251|   -0.421|-256.576| -297.827|    99.06%|   0:00:18.0| 1628.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_17_/D   |
[03/09 15:12:32   3352] |  -0.251|   -0.421|-250.748| -291.999|    99.05%|   0:00:15.0| 1628.8M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
[03/09 15:12:32   3352] |        |         |        |         |          |            |        |          |         | eg_23_/D                                           |
[03/09 15:12:33   3353] |  -0.251|   -0.421|-249.842| -291.092|    99.05%|   0:00:01.0| 1628.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q5_reg_14_/D   |
[03/09 15:12:36   3356] |  -0.251|   -0.421|-249.729| -290.979|    99.04%|   0:00:03.0| 1628.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q5_reg_14_/D   |
[03/09 15:12:36   3356] |  -0.251|   -0.421|-249.693| -290.943|    99.04%|   0:00:00.0| 1628.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q5_reg_14_/D   |
[03/09 15:12:37   3357] |  -0.251|   -0.421|-249.686| -290.936|    99.04%|   0:00:01.0| 1609.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q5_reg_14_/D   |
[03/09 15:12:51   3371] |  -0.251|   -0.421|-247.072| -288.322|    99.01%|   0:00:14.0| 1628.8M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/query_q |
[03/09 15:12:51   3371] |        |         |        |         |          |            |        |          |         | _reg_20_/D                                         |
[03/09 15:12:51   3371] |  -0.251|   -0.421|-245.356| -286.606|    99.01%|   0:00:00.0| 1628.8M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
[03/09 15:12:51   3371] |        |         |        |         |          |            |        |          |         | eg_36_/D                                           |
[03/09 15:12:52   3371] |  -0.251|   -0.421|-245.282| -286.532|    99.00%|   0:00:01.0| 1628.8M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
[03/09 15:12:52   3371] |        |         |        |         |          |            |        |          |         | eg_36_/D                                           |
[03/09 15:12:53   3373] |  -0.251|   -0.421|-243.274| -284.524|    99.00%|   0:00:01.0| 1628.8M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/query_q |
[03/09 15:12:53   3373] |        |         |        |         |          |            |        |          |         | _reg_7_/D                                          |
[03/09 15:12:53   3373] |  -0.251|   -0.421|-243.217| -284.467|    99.00%|   0:00:00.0| 1628.8M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/query_q |
[03/09 15:12:53   3373] |        |         |        |         |          |            |        |          |         | _reg_7_/D                                          |
[03/09 15:12:54   3374] |  -0.251|   -0.421|-242.969| -284.219|    98.99%|   0:00:01.0| 1628.8M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/query_q |
[03/09 15:12:54   3374] |        |         |        |         |          |            |        |          |         | _reg_7_/D                                          |
[03/09 15:12:54   3374] |  -0.251|   -0.421|-242.873| -284.124|    98.99%|   0:00:00.0| 1628.8M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/query_q |
[03/09 15:12:54   3374] |        |         |        |         |          |            |        |          |         | _reg_7_/D                                          |
[03/09 15:12:57   3377] |  -0.251|   -0.421|-240.952| -282.203|    98.98%|   0:00:03.0| 1628.8M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/key_q_r |
[03/09 15:12:57   3377] |        |         |        |         |          |            |        |          |         | eg_24_/D                                           |
[03/09 15:12:57   3377] |  -0.251|   -0.421|-240.703| -281.953|    98.98%|   0:00:00.0| 1628.8M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/key_q_r |
[03/09 15:12:57   3377] |        |         |        |         |          |            |        |          |         | eg_24_/D                                           |
[03/09 15:13:01   3381] |  -0.251|   -0.421|-240.356| -281.606|    98.97%|   0:00:04.0| 1628.8M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
[03/09 15:13:01   3381] |        |         |        |         |          |            |        |          |         | eg_16_/D                                           |
[03/09 15:13:03   3383] |  -0.251|   -0.421|-239.891| -281.141|    98.96%|   0:00:02.0| 1628.8M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
[03/09 15:13:03   3383] |        |         |        |         |          |            |        |          |         | eg_12_/D                                           |
[03/09 15:13:06   3386] |  -0.251|   -0.421|-239.128| -280.379|    98.96%|   0:00:03.0| 1628.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_12_/D   |
[03/09 15:13:10   3390] |  -0.251|   -0.421|-235.606| -276.856|    98.96%|   0:00:04.0| 1628.8M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_6__mac_col_inst/query_q |
[03/09 15:13:10   3390] |        |         |        |         |          |            |        |          |         | _reg_27_/D                                         |
[03/09 15:13:13   3393] |  -0.251|   -0.421|-235.447| -276.697|    98.96%|   0:00:03.0| 1628.8M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_6__mac_col_inst/query_q |
[03/09 15:13:13   3393] |        |         |        |         |          |            |        |          |         | _reg_20_/D                                         |
[03/09 15:13:14   3394] |  -0.251|   -0.421|-235.406| -276.656|    98.96%|   0:00:01.0| 1628.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_10_/D   |
[03/09 15:13:15   3395] |  -0.251|   -0.421|-235.294| -276.544|    98.96%|   0:00:01.0| 1628.8M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_6__mac_col_inst/query_q |
[03/09 15:13:15   3395] |        |         |        |         |          |            |        |          |         | _reg_4_/D                                          |
[03/09 15:13:15   3395] |  -0.251|   -0.421|-235.257| -276.507|    98.96%|   0:00:00.0| 1628.8M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_6__mac_col_inst/query_q |
[03/09 15:13:15   3395] |        |         |        |         |          |            |        |          |         | _reg_4_/D                                          |
[03/09 15:13:17   3396] |  -0.251|   -0.421|-235.169| -276.420|    98.96%|   0:00:02.0| 1628.8M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_6__mac_col_inst/query_q |
[03/09 15:13:17   3396] |        |         |        |         |          |            |        |          |         | _reg_15_/D                                         |
[03/09 15:13:19   3399] |  -0.251|   -0.421|-233.817| -275.067|    98.96%|   0:00:02.0| 1628.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_16_/D   |
[03/09 15:13:20   3400] |  -0.251|   -0.421|-233.452| -274.703|    98.95%|   0:00:01.0| 1628.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_13_/D   |
[03/09 15:13:22   3401] |  -0.251|   -0.421|-233.164| -274.414|    98.95%|   0:00:02.0| 1628.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_13_/D   |
[03/09 15:13:23   3402] |  -0.251|   -0.421|-232.981| -274.231|    98.95%|   0:00:01.0| 1628.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_7_/D    |
[03/09 15:13:24   3404] |  -0.251|   -0.421|-232.489| -273.739|    98.95%|   0:00:01.0| 1609.7M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_8__mac_col_inst/query_q |
[03/09 15:13:24   3404] |        |         |        |         |          |            |        |          |         | _reg_46_/D                                         |
[03/09 15:13:26   3406] |  -0.251|   -0.421|-232.361| -273.612|    98.95%|   0:00:02.0| 1628.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_11_/D   |
[03/09 15:13:27   3407] |  -0.251|   -0.420|-232.361| -273.612|    98.95%|   0:00:01.0| 1628.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_18_/D   |
[03/09 15:13:27   3407] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 15:13:27   3407] 
[03/09 15:13:27   3407] *** Finish Core Optimize Step (cpu=0:01:28 real=0:01:28 mem=1628.8M) ***
[03/09 15:13:27   3407] 
[03/09 15:13:27   3407] *** Finished Optimize Step Cumulative (cpu=0:01:28 real=0:01:28 mem=1628.8M) ***
[03/09 15:13:27   3407] ** GigaOpt Optimizer WNS Slack -0.420 TNS Slack -273.612 Density 98.95
[03/09 15:13:27   3407] *** Starting refinePlace (0:56:48 mem=1644.8M) ***
[03/09 15:13:27   3407] Total net bbox length = 4.592e+05 (2.099e+05 2.493e+05) (ext = 1.730e+04)
[03/09 15:13:27   3407] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 15:13:27   3407] default core: bins with density >  0.75 = 97.4 % ( 561 / 576 )
[03/09 15:13:27   3407] Density distribution unevenness ratio = 2.436%
[03/09 15:13:27   3407] RPlace IncrNP: Rollback Lev = -3
[03/09 15:13:27   3407] RPlace: Density =1.158889, incremental np is triggered.
[03/09 15:13:27   3407] nrCritNet: 1.99% ( 657 / 33050 ) cutoffSlk: -248.6ps stdDelay: 14.2ps
[03/09 15:13:38   3417] default core: bins with density >  0.75 =   99 % ( 570 / 576 )
[03/09 15:13:38   3417] Density distribution unevenness ratio = 2.156%
[03/09 15:13:38   3417] RPlace postIncrNP: Density = 1.158889 -> 1.145556.
[03/09 15:13:38   3417] RPlace postIncrNP Info: Density distribution changes:
[03/09 15:13:38   3417] [1.10+      ] :	 16 (2.78%) -> 9 (1.56%)
[03/09 15:13:38   3417] [1.05 - 1.10] :	 69 (11.98%) -> 62 (10.76%)
[03/09 15:13:38   3417] [1.00 - 1.05] :	 148 (25.69%) -> 158 (27.43%)
[03/09 15:13:38   3417] [0.95 - 1.00] :	 176 (30.56%) -> 201 (34.90%)
[03/09 15:13:38   3417] [0.90 - 0.95] :	 102 (17.71%) -> 90 (15.62%)
[03/09 15:13:38   3417] [0.85 - 0.90] :	 30 (5.21%) -> 28 (4.86%)
[03/09 15:13:38   3417] [0.80 - 0.85] :	 10 (1.74%) -> 9 (1.56%)
[03/09 15:13:38   3417] [CPU] RefinePlace/IncrNP (cpu=0:00:10.4, real=0:00:11.0, mem=1654.1MB) @(0:56:48 - 0:56:58).
[03/09 15:13:38   3417] Move report: incrNP moves 46118 insts, mean move: 1.73 um, max move: 67.80 um
[03/09 15:13:38   3417] 	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OFC783_array_out_98_): (355.40, 285.40) --> (314.60, 258.40)
[03/09 15:13:38   3417] Move report: Timing Driven Placement moves 46118 insts, mean move: 1.73 um, max move: 67.80 um
[03/09 15:13:38   3417] 	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OFC783_array_out_98_): (355.40, 285.40) --> (314.60, 258.40)
[03/09 15:13:38   3417] 	Runtime: CPU: 0:00:10.4 REAL: 0:00:11.0 MEM: 1654.1MB
[03/09 15:13:38   3417] Starting refinePlace ...
[03/09 15:13:38   3417] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 15:13:38   3418] default core: bins with density >  0.75 =   92 % ( 530 / 576 )
[03/09 15:13:38   3418] Density distribution unevenness ratio = 2.163%
[03/09 15:13:39   3419]   Spread Effort: high, pre-route mode, useDDP on.
[03/09 15:13:39   3419] [CPU] RefinePlace/preRPlace (cpu=0:00:01.8, real=0:00:01.0, mem=1654.1MB) @(0:56:58 - 0:57:00).
[03/09 15:13:39   3419] Move report: preRPlace moves 49381 insts, mean move: 2.38 um, max move: 60.00 um
[03/09 15:13:39   3419] 	Max move on inst (mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_8341_0): (106.40, 362.80) --> (112.40, 416.80)
[03/09 15:13:39   3419] 	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
[03/09 15:13:39   3419] wireLenOptFixPriorityInst 5026 inst fixed
[03/09 15:13:39   3419] Placement tweakage begins.
[03/09 15:13:40   3419] wire length = 6.026e+05
[03/09 15:13:41   3421] wire length = 5.692e+05
[03/09 15:13:41   3421] Placement tweakage ends.
[03/09 15:13:41   3421] Move report: tweak moves 13435 insts, mean move: 2.03 um, max move: 17.20 um
[03/09 15:13:41   3421] 	Max move on inst (FILLER_11363): (352.00, 163.00) --> (369.20, 163.00)
[03/09 15:13:41   3421] [CPU] RefinePlace/TweakPlacement (cpu=0:00:02.1, real=0:00:02.0, mem=1654.1MB) @(0:57:00 - 0:57:02).
[03/09 15:13:42   3422] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 15:13:42   3422] [CPU] RefinePlace/Legalization (cpu=0:00:00.6, real=0:00:01.0, mem=1654.1MB) @(0:57:02 - 0:57:03).
[03/09 15:13:42   3422] Move report: Detail placement moves 49663 insts, mean move: 2.59 um, max move: 60.00 um
[03/09 15:13:42   3422] 	Max move on inst (mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_8341_0): (106.40, 362.80) --> (112.40, 416.80)
[03/09 15:13:42   3422] 	Runtime: CPU: 0:00:04.6 REAL: 0:00:04.0 MEM: 1654.1MB
[03/09 15:13:42   3422] Statistics of distance of Instance movement in refine placement:
[03/09 15:13:42   3422]   maximum (X+Y) =        73.40 um
[03/09 15:13:42   3422]   inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OFC783_array_out_98_) with max move: (355.4, 285.4) -> (309, 258.4)
[03/09 15:13:42   3422]   mean    (X+Y) =         3.40 um
[03/09 15:13:42   3422] Total instances flipped for WireLenOpt: 3149
[03/09 15:13:42   3422] Total instances flipped, including legalization: 538
[03/09 15:13:42   3422] Summary Report:
[03/09 15:13:42   3422] Instances move: 30272 (out of 31039 movable)
[03/09 15:13:42   3422] Mean displacement: 3.40 um
[03/09 15:13:42   3422] Max displacement: 73.40 um (Instance: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OFC783_array_out_98_) (355.4, 285.4) -> (309, 258.4)
[03/09 15:13:42   3422] 	Length: 29 sites, height: 1 rows, site name: core, cell type: BUFFD16
[03/09 15:13:42   3422] Total instances moved : 30272
[03/09 15:13:42   3422] Total net bbox length = 4.761e+05 (2.037e+05 2.724e+05) (ext = 1.701e+04)
[03/09 15:13:42   3422] Runtime: CPU: 0:00:15.0 REAL: 0:00:15.0 MEM: 1654.1MB
[03/09 15:13:42   3422] [CPU] RefinePlace/total (cpu=0:00:15.0, real=0:00:15.0, mem=1654.1MB) @(0:56:48 - 0:57:03).
[03/09 15:13:42   3422] *** Finished refinePlace (0:57:03 mem=1654.1M) ***
[03/09 15:13:42   3422] Finished re-routing un-routed nets (0:00:00.1 1654.1M)
[03/09 15:13:42   3422] 
[03/09 15:13:44   3424] 
[03/09 15:13:44   3424] Density : 0.9895
[03/09 15:13:44   3424] Max route overflow : 0.0000
[03/09 15:13:44   3424] 
[03/09 15:13:44   3424] 
[03/09 15:13:44   3424] *** Finish Physical Update (cpu=0:00:17.0 real=0:00:17.0 mem=1654.1M) ***
[03/09 15:13:44   3424] ** GigaOpt Optimizer WNS Slack -0.420 TNS Slack -323.168 Density 98.95
[03/09 15:13:44   3424] Recovering Place ECO bump
[03/09 15:13:44   3424] Active Path Group: reg2reg  
[03/09 15:13:44   3424] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 15:13:44   3424] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/09 15:13:44   3424] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 15:13:44   3424] |  -0.407|   -0.420|-281.917| -323.168|    98.95%|   0:00:00.0| 1654.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_19_/D   |
[03/09 15:13:45   3425] |  -0.387|   -0.421|-280.272| -321.523|    98.95%|   0:00:01.0| 1654.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_19_/D   |
[03/09 15:13:45   3425] |  -0.382|   -0.421|-275.996| -317.248|    98.95%|   0:00:00.0| 1654.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_19_/D   |
[03/09 15:13:46   3426] |  -0.379|   -0.421|-275.831| -317.082|    98.95%|   0:00:01.0| 1654.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_19_/D   |
[03/09 15:13:46   3426] |  -0.372|   -0.421|-274.816| -316.067|    98.95%|   0:00:00.0| 1654.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_9_/D    |
[03/09 15:13:46   3426] |  -0.365|   -0.421|-274.236| -315.487|    98.95%|   0:00:00.0| 1654.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_9_/D    |
[03/09 15:13:47   3427] |  -0.367|   -0.421|-273.595| -314.846|    98.94%|   0:00:01.0| 1654.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_9_/D    |
[03/09 15:13:47   3427] |  -0.359|   -0.421|-273.296| -314.547|    98.94%|   0:00:00.0| 1654.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_9_/D    |
[03/09 15:13:47   3427] |  -0.355|   -0.421|-271.635| -312.887|    98.94%|   0:00:00.0| 1654.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_19_/D   |
[03/09 15:13:47   3427] |  -0.355|   -0.420|-271.635| -312.887|    98.94%|   0:00:00.0| 1654.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_19_/D   |
[03/09 15:13:47   3427] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 15:13:47   3427] 
[03/09 15:13:47   3427] *** Finish Core Optimize Step (cpu=0:00:02.6 real=0:00:03.0 mem=1654.1M) ***
[03/09 15:13:47   3427] 
[03/09 15:13:47   3427] *** Finished Optimize Step Cumulative (cpu=0:00:02.7 real=0:00:03.0 mem=1654.1M) ***
[03/09 15:13:47   3427] ** GigaOpt Optimizer WNS Slack -0.420 TNS Slack -312.887 Density 98.94
[03/09 15:13:47   3427] *** Starting refinePlace (0:57:08 mem=1654.1M) ***
[03/09 15:13:47   3427] Total net bbox length = 4.760e+05 (2.037e+05 2.723e+05) (ext = 1.701e+04)
[03/09 15:13:47   3427] Starting refinePlace ...
[03/09 15:13:47   3427] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 15:13:48   3428] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 15:13:48   3428] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:01.0, mem=1654.1MB) @(0:57:08 - 0:57:08).
[03/09 15:13:48   3428] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 15:13:48   3428] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 1654.1MB
[03/09 15:13:48   3428] Statistics of distance of Instance movement in refine placement:
[03/09 15:13:48   3428]   maximum (X+Y) =         0.00 um
[03/09 15:13:48   3428]   mean    (X+Y) =         0.00 um
[03/09 15:13:48   3428] Summary Report:
[03/09 15:13:48   3428] Instances move: 0 (out of 31031 movable)
[03/09 15:13:48   3428] Mean displacement: 0.00 um
[03/09 15:13:48   3428] Max displacement: 0.00 um 
[03/09 15:13:48   3428] Total instances moved : 0
[03/09 15:13:48   3428] Total net bbox length = 4.760e+05 (2.037e+05 2.723e+05) (ext = 1.701e+04)
[03/09 15:13:48   3428] Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 1654.1MB
[03/09 15:13:48   3428] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:01.0, mem=1654.1MB) @(0:57:08 - 0:57:08).
[03/09 15:13:48   3428] *** Finished refinePlace (0:57:08 mem=1654.1M) ***
[03/09 15:13:48   3428] Finished re-routing un-routed nets (0:00:00.0 1654.1M)
[03/09 15:13:48   3428] 
[03/09 15:13:48   3428] 
[03/09 15:13:48   3428] Density : 0.9894
[03/09 15:13:48   3428] Max route overflow : 0.0000
[03/09 15:13:48   3428] 
[03/09 15:13:48   3428] 
[03/09 15:13:48   3428] *** Finish Physical Update (cpu=0:00:01.1 real=0:00:01.0 mem=1654.1M) ***
[03/09 15:13:48   3428] ** GigaOpt Optimizer WNS Slack -0.420 TNS Slack -312.887 Density 98.94
[03/09 15:13:48   3428] **** Begin NDR-Layer Usage Statistics ****
[03/09 15:13:48   3428] Layer 3 has 199 constrained nets 
[03/09 15:13:48   3428] Layer 7 has 320 constrained nets 
[03/09 15:13:48   3428] **** End NDR-Layer Usage Statistics ****
[03/09 15:13:48   3428] 
[03/09 15:13:48   3428] *** Finish post-CTS Setup Fixing (cpu=0:01:50 real=0:01:49 mem=1654.1M) ***
[03/09 15:13:48   3428] 
[03/09 15:13:48   3428] End: GigaOpt Optimization in TNS mode
[03/09 15:13:48   3429] Info: 91 nets with fixed/cover wires excluded.
[03/09 15:13:48   3429] Info: 199 clock nets excluded from IPO operation.
[03/09 15:13:49   3429] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/09 15:13:49   3429] [PSP] Started earlyGlobalRoute kernel
[03/09 15:13:49   3429] [PSP] Initial Peak syMemory usage = 1474.0 MB
[03/09 15:13:49   3429] (I)       Reading DB...
[03/09 15:13:49   3429] (I)       congestionReportName   : 
[03/09 15:13:49   3429] (I)       buildTerm2TermWires    : 1
[03/09 15:13:49   3429] (I)       doTrackAssignment      : 1
[03/09 15:13:49   3429] (I)       dumpBookshelfFiles     : 0
[03/09 15:13:49   3429] (I)       numThreads             : 1
[03/09 15:13:49   3429] [NR-eagl] honorMsvRouteConstraint: false
[03/09 15:13:49   3429] (I)       honorPin               : false
[03/09 15:13:49   3429] (I)       honorPinGuide          : true
[03/09 15:13:49   3429] (I)       honorPartition         : false
[03/09 15:13:49   3429] (I)       allowPartitionCrossover: false
[03/09 15:13:49   3429] (I)       honorSingleEntry       : true
[03/09 15:13:49   3429] (I)       honorSingleEntryStrong : true
[03/09 15:13:49   3429] (I)       handleViaSpacingRule   : false
[03/09 15:13:49   3429] (I)       PDConstraint           : none
[03/09 15:13:49   3429] (I)       expBetterNDRHandling   : false
[03/09 15:13:49   3429] [NR-eagl] honorClockSpecNDR      : 0
[03/09 15:13:49   3429] (I)       routingEffortLevel     : 3
[03/09 15:13:49   3429] [NR-eagl] minRouteLayer          : 2
[03/09 15:13:49   3429] [NR-eagl] maxRouteLayer          : 2147483647
[03/09 15:13:49   3429] (I)       numRowsPerGCell        : 1
[03/09 15:13:49   3429] (I)       speedUpLargeDesign     : 0
[03/09 15:13:49   3429] (I)       speedUpBlkViolationClean: 0
[03/09 15:13:49   3429] (I)       multiThreadingTA       : 0
[03/09 15:13:49   3429] (I)       blockedPinEscape       : 1
[03/09 15:13:49   3429] (I)       blkAwareLayerSwitching : 0
[03/09 15:13:49   3429] (I)       betterClockWireModeling: 1
[03/09 15:13:49   3429] (I)       punchThroughDistance   : 500.00
[03/09 15:13:49   3429] (I)       scenicBound            : 1.15
[03/09 15:13:49   3429] (I)       maxScenicToAvoidBlk    : 100.00
[03/09 15:13:49   3429] (I)       source-to-sink ratio   : 0.00
[03/09 15:13:49   3429] (I)       targetCongestionRatioH : 1.00
[03/09 15:13:49   3429] (I)       targetCongestionRatioV : 1.00
[03/09 15:13:49   3429] (I)       layerCongestionRatio   : 0.70
[03/09 15:13:49   3429] (I)       m1CongestionRatio      : 0.10
[03/09 15:13:49   3429] (I)       m2m3CongestionRatio    : 0.70
[03/09 15:13:49   3429] (I)       localRouteEffort       : 1.00
[03/09 15:13:49   3429] (I)       numSitesBlockedByOneVia: 8.00
[03/09 15:13:49   3429] (I)       supplyScaleFactorH     : 1.00
[03/09 15:13:49   3429] (I)       supplyScaleFactorV     : 1.00
[03/09 15:13:49   3429] (I)       highlight3DOverflowFactor: 0.00
[03/09 15:13:49   3429] (I)       doubleCutViaModelingRatio: 0.00
[03/09 15:13:49   3429] (I)       blockTrack             : 
[03/09 15:13:49   3429] (I)       readTROption           : true
[03/09 15:13:49   3429] (I)       extraSpacingBothSide   : false
[03/09 15:13:49   3429] [NR-eagl] numTracksPerClockWire  : 0
[03/09 15:13:49   3429] (I)       routeSelectedNetsOnly  : false
[03/09 15:13:49   3429] (I)       before initializing RouteDB syMemory usage = 1502.2 MB
[03/09 15:13:49   3429] (I)       starting read tracks
[03/09 15:13:49   3429] (I)       build grid graph
[03/09 15:13:49   3429] (I)       build grid graph start
[03/09 15:13:49   3429] [NR-eagl] Layer1 has no routable track
[03/09 15:13:49   3429] [NR-eagl] Layer2 has single uniform track structure
[03/09 15:13:49   3429] [NR-eagl] Layer3 has single uniform track structure
[03/09 15:13:49   3429] [NR-eagl] Layer4 has single uniform track structure
[03/09 15:13:49   3429] [NR-eagl] Layer5 has single uniform track structure
[03/09 15:13:49   3429] [NR-eagl] Layer6 has single uniform track structure
[03/09 15:13:49   3429] [NR-eagl] Layer7 has single uniform track structure
[03/09 15:13:49   3429] [NR-eagl] Layer8 has single uniform track structure
[03/09 15:13:49   3429] (I)       build grid graph end
[03/09 15:13:49   3429] (I)       Layer1   numNetMinLayer=32523
[03/09 15:13:49   3429] (I)       Layer2   numNetMinLayer=0
[03/09 15:13:49   3429] (I)       Layer3   numNetMinLayer=199
[03/09 15:13:49   3429] (I)       Layer4   numNetMinLayer=0
[03/09 15:13:49   3429] (I)       Layer5   numNetMinLayer=0
[03/09 15:13:49   3429] (I)       Layer6   numNetMinLayer=0
[03/09 15:13:49   3429] (I)       Layer7   numNetMinLayer=320
[03/09 15:13:49   3429] (I)       Layer8   numNetMinLayer=0
[03/09 15:13:49   3429] (I)       numViaLayers=7
[03/09 15:13:49   3429] (I)       end build via table
[03/09 15:13:49   3429] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=18303 numBumpBlks=0 numBoundaryFakeBlks=0
[03/09 15:13:49   3429] [NR-eagl] numPreroutedNet = 91  numPreroutedWires = 15494
[03/09 15:13:49   3429] (I)       readDataFromPlaceDB
[03/09 15:13:49   3429] (I)       Read net information..
[03/09 15:13:49   3429] [NR-eagl] Read numTotalNets=33042  numIgnoredNets=91
[03/09 15:13:49   3429] (I)       Read testcase time = 0.000 seconds
[03/09 15:13:49   3429] 
[03/09 15:13:49   3429] (I)       totalPins=104350  totalGlobalPin=97539 (93.47%)
[03/09 15:13:49   3429] (I)       Model blockage into capacity
[03/09 15:13:49   3429] (I)       Read numBlocks=18303  numPreroutedWires=15494  numCapScreens=0
[03/09 15:13:49   3429] (I)       blocked area on Layer1 : 0  (0.00%)
[03/09 15:13:49   3429] (I)       blocked area on Layer2 : 64844632800  (8.44%)
[03/09 15:13:49   3429] (I)       blocked area on Layer3 : 37952200000  (4.94%)
[03/09 15:13:49   3429] (I)       blocked area on Layer4 : 299960660000  (39.05%)
[03/09 15:13:49   3429] (I)       blocked area on Layer5 : 0  (0.00%)
[03/09 15:13:49   3429] (I)       blocked area on Layer6 : 0  (0.00%)
[03/09 15:13:49   3429] (I)       blocked area on Layer7 : 0  (0.00%)
[03/09 15:13:49   3429] (I)       blocked area on Layer8 : 0  (0.00%)
[03/09 15:13:49   3429] (I)       Modeling time = 0.020 seconds
[03/09 15:13:49   3429] 
[03/09 15:13:49   3429] (I)       Number of ignored nets = 91
[03/09 15:13:49   3429] (I)       Number of fixed nets = 91.  Ignored: Yes
[03/09 15:13:49   3429] (I)       Number of clock nets = 199.  Ignored: No
[03/09 15:13:49   3429] (I)       Number of analog nets = 0.  Ignored: Yes
[03/09 15:13:49   3429] (I)       Number of special nets = 0.  Ignored: Yes
[03/09 15:13:49   3429] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/09 15:13:49   3429] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/09 15:13:49   3429] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/09 15:13:49   3429] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/09 15:13:49   3429] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/09 15:13:49   3429] [NR-eagl] There are 108 clock nets ( 108 with NDR ).
[03/09 15:13:49   3429] (I)       Before initializing earlyGlobalRoute syMemory usage = 1507.4 MB
[03/09 15:13:49   3429] (I)       Layer1  viaCost=300.00
[03/09 15:13:49   3429] (I)       Layer2  viaCost=100.00
[03/09 15:13:49   3429] (I)       Layer3  viaCost=100.00
[03/09 15:13:49   3429] (I)       Layer4  viaCost=100.00
[03/09 15:13:49   3429] (I)       Layer5  viaCost=100.00
[03/09 15:13:49   3429] (I)       Layer6  viaCost=200.00
[03/09 15:13:49   3429] (I)       Layer7  viaCost=100.00
[03/09 15:13:49   3429] (I)       ---------------------Grid Graph Info--------------------
[03/09 15:13:49   3429] (I)       routing area        :  (0, 0) - (877600, 875200)
[03/09 15:13:49   3429] (I)       core area           :  (20000, 20000) - (857600, 855200)
[03/09 15:13:49   3429] (I)       Site Width          :   400  (dbu)
[03/09 15:13:49   3429] (I)       Row Height          :  3600  (dbu)
[03/09 15:13:49   3429] (I)       GCell Width         :  3600  (dbu)
[03/09 15:13:49   3429] (I)       GCell Height        :  3600  (dbu)
[03/09 15:13:49   3429] (I)       grid                :   244   243     8
[03/09 15:13:49   3429] (I)       vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/09 15:13:49   3429] (I)       horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/09 15:13:49   3429] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/09 15:13:49   3429] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/09 15:13:49   3429] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/09 15:13:49   3429] (I)       First Track Coord   :     0   200   400   200   400   200   800  1000
[03/09 15:13:49   3429] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/09 15:13:49   3429] (I)       Total num of tracks :     0  2194  2187  2194  2187  2194   547   548
[03/09 15:13:49   3429] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/09 15:13:49   3429] (I)       --------------------------------------------------------
[03/09 15:13:49   3429] 
[03/09 15:13:49   3429] [NR-eagl] ============ Routing rule table ============
[03/09 15:13:49   3429] [NR-eagl] Rule id 0. Nets 32843 
[03/09 15:13:49   3429] [NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/09 15:13:49   3429] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/09 15:13:49   3429] [NR-eagl] Rule id 1. Nets 108 
[03/09 15:13:49   3429] [NR-eagl] id=1  routeTrackId=0  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[03/09 15:13:49   3429] [NR-eagl] Pitch:  L1=720  L2=800  L3=800  L4=800  L5=800  L6=800  L7=3200  L8=3200
[03/09 15:13:49   3429] [NR-eagl] ========================================
[03/09 15:13:49   3429] [NR-eagl] 
[03/09 15:13:49   3429] (I)       After initializing earlyGlobalRoute syMemory usage = 1507.4 MB
[03/09 15:13:49   3429] (I)       Loading and dumping file time : 0.34 seconds
[03/09 15:13:49   3429] (I)       ============= Initialization =============
[03/09 15:13:49   3429] (I)       total 2D Cap : 266632 = (133468 H, 133164 V)
[03/09 15:13:49   3429] [NR-eagl] Layer group 1: route 320 net(s) in layer range [7, 8]
[03/09 15:13:49   3429] (I)       ============  Phase 1a Route ============
[03/09 15:13:49   3429] (I)       Phase 1a runs 0.01 seconds
[03/09 15:13:49   3429] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[03/09 15:13:49   3429] (I)       Usage: 20427 = (8054 H, 12373 V) = (6.03% H, 9.29% V) = (1.450e+04um H, 2.227e+04um V)
[03/09 15:13:49   3429] (I)       
[03/09 15:13:49   3429] (I)       ============  Phase 1b Route ============
[03/09 15:13:49   3429] (I)       Phase 1b runs 0.00 seconds
[03/09 15:13:49   3429] (I)       Usage: 20442 = (8063 H, 12379 V) = (6.04% H, 9.30% V) = (1.451e+04um H, 2.228e+04um V)
[03/09 15:13:49   3429] (I)       
[03/09 15:13:49   3429] (I)       earlyGlobalRoute overflow of layer group 1: 0.05% H + 0.02% V. EstWL: 3.679560e+04um
[03/09 15:13:49   3429] (I)       ============  Phase 1c Route ============
[03/09 15:13:49   3429] (I)       Level2 Grid: 49 x 49
[03/09 15:13:49   3429] (I)       Phase 1c runs 0.00 seconds
[03/09 15:13:49   3429] (I)       Usage: 20442 = (8063 H, 12379 V) = (6.04% H, 9.30% V) = (1.451e+04um H, 2.228e+04um V)
[03/09 15:13:49   3429] (I)       
[03/09 15:13:49   3429] (I)       ============  Phase 1d Route ============
[03/09 15:13:49   3429] (I)       Phase 1d runs 0.00 seconds
[03/09 15:13:49   3429] (I)       Usage: 20446 = (8064 H, 12382 V) = (6.04% H, 9.30% V) = (1.452e+04um H, 2.229e+04um V)
[03/09 15:13:49   3429] (I)       
[03/09 15:13:49   3429] (I)       ============  Phase 1e Route ============
[03/09 15:13:49   3429] (I)       Phase 1e runs 0.00 seconds
[03/09 15:13:49   3429] (I)       Usage: 20446 = (8064 H, 12382 V) = (6.04% H, 9.30% V) = (1.452e+04um H, 2.229e+04um V)
[03/09 15:13:49   3429] (I)       
[03/09 15:13:49   3429] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.03% H + 0.02% V. EstWL: 3.680280e+04um
[03/09 15:13:49   3429] [NR-eagl] 
[03/09 15:13:49   3429] (I)       dpBasedLA: time=0.00  totalOF=2720  totalVia=22800  totalWL=20444  total(Via+WL)=43244 
[03/09 15:13:49   3429] (I)       total 2D Cap : 845847 = (497910 H, 347937 V)
[03/09 15:13:49   3429] [NR-eagl] Layer group 2: route 108 net(s) in layer range [3, 4]
[03/09 15:13:49   3429] (I)       ============  Phase 1a Route ============
[03/09 15:13:49   3429] (I)       Phase 1a runs 0.00 seconds
[03/09 15:13:49   3429] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=6
[03/09 15:13:49   3429] (I)       Usage: 20710 = (8181 H, 12529 V) = (1.64% H, 3.60% V) = (1.473e+04um H, 2.255e+04um V)
[03/09 15:13:49   3429] (I)       
[03/09 15:13:49   3429] (I)       ============  Phase 1b Route ============
[03/09 15:13:49   3429] (I)       Phase 1b runs 0.00 seconds
[03/09 15:13:49   3429] (I)       Usage: 20710 = (8181 H, 12529 V) = (1.64% H, 3.60% V) = (1.473e+04um H, 2.255e+04um V)
[03/09 15:13:49   3429] (I)       
[03/09 15:13:49   3429] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.09% V. EstWL: 4.752000e+02um
[03/09 15:13:49   3429] (I)       ============  Phase 1c Route ============
[03/09 15:13:49   3429] (I)       Level2 Grid: 49 x 49
[03/09 15:13:49   3429] (I)       Phase 1c runs 0.00 seconds
[03/09 15:13:49   3429] (I)       Usage: 20710 = (8181 H, 12529 V) = (1.64% H, 3.60% V) = (1.473e+04um H, 2.255e+04um V)
[03/09 15:13:49   3429] (I)       
[03/09 15:13:49   3429] (I)       ============  Phase 1d Route ============
[03/09 15:13:49   3429] (I)       Phase 1d runs 0.00 seconds
[03/09 15:13:49   3429] (I)       Usage: 20710 = (8181 H, 12529 V) = (1.64% H, 3.60% V) = (1.473e+04um H, 2.255e+04um V)
[03/09 15:13:49   3429] (I)       
[03/09 15:13:49   3429] (I)       ============  Phase 1e Route ============
[03/09 15:13:49   3429] (I)       Phase 1e runs 0.00 seconds
[03/09 15:13:49   3429] (I)       Usage: 20710 = (8181 H, 12529 V) = (1.64% H, 3.60% V) = (1.473e+04um H, 2.255e+04um V)
[03/09 15:13:49   3429] (I)       
[03/09 15:13:49   3429] [NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.09% V. EstWL: 4.752000e+02um
[03/09 15:13:49   3429] [NR-eagl] 
[03/09 15:13:49   3429] (I)       dpBasedLA: time=0.00  totalOF=2782  totalVia=592  totalWL=264  total(Via+WL)=856 
[03/09 15:13:49   3429] (I)       total 2D Cap : 2626827 = (1165006 H, 1461821 V)
[03/09 15:13:49   3429] [NR-eagl] Layer group 3: route 32523 net(s) in layer range [2, 8]
[03/09 15:13:49   3429] (I)       ============  Phase 1a Route ============
[03/09 15:13:49   3429] (I)       Phase 1a runs 0.07 seconds
[03/09 15:13:49   3429] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=0
[03/09 15:13:49   3429] (I)       Usage: 292672 = (127608 H, 165064 V) = (10.95% H, 11.29% V) = (2.297e+05um H, 2.971e+05um V)
[03/09 15:13:49   3429] (I)       
[03/09 15:13:49   3429] (I)       ============  Phase 1b Route ============
[03/09 15:13:49   3429] (I)       Phase 1b runs 0.01 seconds
[03/09 15:13:49   3429] (I)       Usage: 292778 = (127697 H, 165081 V) = (10.96% H, 11.29% V) = (2.299e+05um H, 2.971e+05um V)
[03/09 15:13:49   3429] (I)       
[03/09 15:13:49   3429] (I)       earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.31% V. EstWL: 4.897224e+05um
[03/09 15:13:49   3429] (I)       ============  Phase 1c Route ============
[03/09 15:13:49   3429] (I)       Level2 Grid: 49 x 49
[03/09 15:13:49   3429] (I)       Phase 1c runs 0.01 seconds
[03/09 15:13:49   3429] (I)       Usage: 292778 = (127697 H, 165081 V) = (10.96% H, 11.29% V) = (2.299e+05um H, 2.971e+05um V)
[03/09 15:13:49   3429] (I)       
[03/09 15:13:49   3429] (I)       ============  Phase 1d Route ============
[03/09 15:13:49   3429] (I)       Phase 1d runs 0.01 seconds
[03/09 15:13:49   3429] (I)       Usage: 292786 = (127701 H, 165085 V) = (10.96% H, 11.29% V) = (2.299e+05um H, 2.972e+05um V)
[03/09 15:13:49   3429] (I)       
[03/09 15:13:49   3429] (I)       ============  Phase 1e Route ============
[03/09 15:13:49   3429] (I)       Phase 1e runs 0.00 seconds
[03/09 15:13:49   3429] (I)       Usage: 292786 = (127701 H, 165085 V) = (10.96% H, 11.29% V) = (2.299e+05um H, 2.972e+05um V)
[03/09 15:13:49   3429] (I)       
[03/09 15:13:49   3429] [NR-eagl] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.31% V. EstWL: 4.897368e+05um
[03/09 15:13:49   3429] [NR-eagl] 
[03/09 15:13:49   3430] (I)       dpBasedLA: time=0.07  totalOF=10219  totalVia=195922  totalWL=272067  total(Via+WL)=467989 
[03/09 15:13:49   3430] (I)       ============  Phase 1l Route ============
[03/09 15:13:49   3430] (I)       Total Global Routing Runtime: 0.34 seconds
[03/09 15:13:49   3430] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/09 15:13:49   3430] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/09 15:13:49   3430] (I)       
[03/09 15:13:49   3430] (I)       ============= track Assignment ============
[03/09 15:13:49   3430] (I)       extract Global 3D Wires
[03/09 15:13:49   3430] (I)       Extract Global WL : time=0.02
[03/09 15:13:49   3430] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/09 15:13:49   3430] (I)       Initialization real time=0.01 seconds
[03/09 15:13:50   3430] (I)       Kernel real time=0.33 seconds
[03/09 15:13:50   3430] (I)       End Greedy Track Assignment
[03/09 15:13:50   3430] [NR-eagl] Layer1(M1)(F) length: 8.800000e+00um, number of vias: 109291
[03/09 15:13:50   3430] [NR-eagl] Layer2(M2)(V) length: 1.628116e+05um, number of vias: 146151
[03/09 15:13:50   3430] [NR-eagl] Layer3(M3)(H) length: 1.930836e+05um, number of vias: 21100
[03/09 15:13:50   3430] [NR-eagl] Layer4(M4)(V) length: 8.603193e+04um, number of vias: 10699
[03/09 15:13:50   3430] [NR-eagl] Layer5(M5)(H) length: 4.479318e+04um, number of vias: 7273
[03/09 15:13:50   3430] [NR-eagl] Layer6(M6)(V) length: 4.654936e+04um, number of vias: 3147
[03/09 15:13:50   3430] [NR-eagl] Layer7(M7)(H) length: 1.521740e+04um, number of vias: 3653
[03/09 15:13:50   3430] [NR-eagl] Layer8(M8)(V) length: 2.456521e+04um, number of vias: 0
[03/09 15:13:50   3430] [NR-eagl] Total length: 5.730611e+05um, number of vias: 301314
[03/09 15:13:50   3430] [NR-eagl] End Peak syMemory usage = 1460.6 MB
[03/09 15:13:50   3430] [NR-eagl] Early Global Router Kernel+IO runtime : 1.52 seconds
[03/09 15:13:50   3430] Extraction called for design 'core' of instances=53470 and nets=33300 using extraction engine 'preRoute' .
[03/09 15:13:50   3430] PreRoute RC Extraction called for design core.
[03/09 15:13:50   3430] RC Extraction called in multi-corner(2) mode.
[03/09 15:13:50   3430] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/09 15:13:50   3430] RCMode: PreRoute
[03/09 15:13:50   3430]       RC Corner Indexes            0       1   
[03/09 15:13:50   3430] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/09 15:13:50   3430] Resistance Scaling Factor    : 1.00000 1.00000 
[03/09 15:13:50   3430] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/09 15:13:50   3430] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/09 15:13:50   3430] Shrink Factor                : 1.00000
[03/09 15:13:50   3430] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/09 15:13:50   3430] Using capacitance table file ...
[03/09 15:13:50   3430] Updating RC grid for preRoute extraction ...
[03/09 15:13:50   3430] Initializing multi-corner capacitance tables ... 
[03/09 15:13:50   3431] Initializing multi-corner resistance tables ...
[03/09 15:13:51   3431] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1455.332M)
[03/09 15:13:51   3432] Compute RC Scale Done ...
[03/09 15:13:51   3432] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/09 15:13:51   3432] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[03/09 15:13:51   3432] 
[03/09 15:13:51   3432] ** np local hotspot detection info verbose **
[03/09 15:13:51   3432] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[03/09 15:13:51   3432] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[03/09 15:13:51   3432] 
[03/09 15:13:51   3432] #################################################################################
[03/09 15:13:51   3432] # Design Stage: PreRoute
[03/09 15:13:51   3432] # Design Name: core
[03/09 15:13:51   3432] # Design Mode: 65nm
[03/09 15:13:51   3432] # Analysis Mode: MMMC Non-OCV 
[03/09 15:13:51   3432] # Parasitics Mode: No SPEF/RCDB
[03/09 15:13:51   3432] # Signoff Settings: SI Off 
[03/09 15:13:51   3432] #################################################################################
[03/09 15:13:53   3433] AAE_INFO: 1 threads acquired from CTE.
[03/09 15:13:53   3433] Calculate delays in BcWc mode...
[03/09 15:13:53   3433] Topological Sorting (CPU = 0:00:00.1, MEM = 1510.6M, InitMEM = 1510.6M)
[03/09 15:13:57   3437] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:01.0)
[03/09 15:13:57   3437] End delay calculation. (MEM=1546.3 CPU=0:00:03.7 REAL=0:00:04.0)
[03/09 15:13:57   3437] *** CDM Built up (cpu=0:00:05.2  real=0:00:06.0  mem= 1546.3M) ***
[03/09 15:13:57   3437] Begin: GigaOpt postEco DRV Optimization
[03/09 15:13:57   3438] Info: 91 nets with fixed/cover wires excluded.
[03/09 15:13:57   3438] Info: 199 clock nets excluded from IPO operation.
[03/09 15:13:57   3438] PhyDesignGrid: maxLocalDensity 0.98
[03/09 15:13:57   3438] #spOpts: N=65 mergeVia=F 
[03/09 15:13:57   3438] Core basic site is core
[03/09 15:13:57   3438] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/09 15:14:01   3441] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/09 15:14:01   3441] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[03/09 15:14:01   3441] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/09 15:14:01   3441] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[03/09 15:14:01   3441] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/09 15:14:01   3441] DEBUG: @coeDRVCandCache::init.
[03/09 15:14:01   3441] Info: violation cost 1.067901 (cap = 0.000000, tran = 0.067901, len = 0.000000, fanout load = 0.000000, fanout count = 1.000000, glitch 0.000000)
[03/09 15:14:01   3441] |     1   |     3   |     0   |      0  |     0   |     0   |     0   |     0   | -0.48 |          0|          0|          0|  98.94  |            |           |
[03/09 15:14:01   3442] Info: violation cost 1.067901 (cap = 0.000000, tran = 0.067901, len = 0.000000, fanout load = 0.000000, fanout count = 1.000000, glitch 0.000000)
[03/09 15:14:01   3442] |     1   |     3   |     0   |      0  |     0   |     0   |     0   |     0   | -0.48 |          0|          0|          0|  98.94  |   0:00:00.0|    1622.6M|
[03/09 15:14:01   3442] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/09 15:14:01   3442] **** Begin NDR-Layer Usage Statistics ****
[03/09 15:14:01   3442] Layer 3 has 199 constrained nets 
[03/09 15:14:01   3442] Layer 7 has 277 constrained nets 
[03/09 15:14:01   3442] **** End NDR-Layer Usage Statistics ****
[03/09 15:14:01   3442] 
[03/09 15:14:01   3442] *** Finish DRV Fixing (cpu=0:00:00.8 real=0:00:01.0 mem=1622.6M) ***
[03/09 15:14:01   3442] 
[03/09 15:14:01   3442] DEBUG: @coeDRVCandCache::cleanup.
[03/09 15:14:01   3442] End: GigaOpt postEco DRV Optimization
[03/09 15:14:02   3442] GigaOpt: WNS changes after routing: -0.362 -> -0.437 (bump = 0.075)
[03/09 15:14:02   3442] Begin: GigaOpt postEco optimization
[03/09 15:14:02   3442] Info: 91 nets with fixed/cover wires excluded.
[03/09 15:14:02   3442] Info: 199 clock nets excluded from IPO operation.
[03/09 15:14:02   3442] PhyDesignGrid: maxLocalDensity 1.00
[03/09 15:14:02   3442] #spOpts: N=65 mergeVia=F 
[03/09 15:14:04   3444] *info: 199 clock nets excluded
[03/09 15:14:04   3444] *info: 2 special nets excluded.
[03/09 15:14:04   3444] *info: 258 no-driver nets excluded.
[03/09 15:14:04   3444] *info: 91 nets with fixed/cover wires excluded.
[03/09 15:14:05   3445] ** GigaOpt Optimizer WNS Slack -0.483 TNS Slack -320.159 Density 98.94
[03/09 15:14:05   3445] Optimizer WNS Pass 0
[03/09 15:14:05   3446] Active Path Group: reg2reg  
[03/09 15:14:05   3446] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 15:14:05   3446] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/09 15:14:05   3446] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 15:14:05   3446] |  -0.432|   -0.483|-283.629| -320.159|    98.94%|   0:00:00.0| 1637.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
[03/09 15:14:05   3446] |  -0.414|   -0.483|-280.527| -317.057|    98.94%|   0:00:00.0| 1637.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_18_/D   |
[03/09 15:14:06   3446] |  -0.405|   -0.483|-279.887| -316.417|    98.94%|   0:00:01.0| 1637.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_18_/D   |
[03/09 15:14:06   3446] |  -0.393|   -0.483|-275.671| -312.201|    98.94%|   0:00:00.0| 1637.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
[03/09 15:14:06   3446] |  -0.387|   -0.483|-275.449| -311.979|    98.94%|   0:00:00.0| 1637.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
[03/09 15:14:06   3447] |  -0.379|   -0.483|-274.866| -311.396|    98.94%|   0:00:00.0| 1637.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
[03/09 15:14:07   3447] |  -0.372|   -0.483|-274.014| -310.543|    98.94%|   0:00:01.0| 1637.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
[03/09 15:14:07   3447] |  -0.368|   -0.483|-271.008| -307.538|    98.94%|   0:00:00.0| 1637.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
[03/09 15:14:07   3447] |  -0.363|   -0.483|-270.360| -306.889|    98.94%|   0:00:00.0| 1637.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
[03/09 15:14:07   3447] |  -0.357|   -0.483|-269.178| -305.707|    98.93%|   0:00:00.0| 1637.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_9_/D    |
[03/09 15:14:08   3449] |  -0.356|   -0.483|-268.470| -305.000|    98.93%|   0:00:01.0| 1635.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_12_/D   |
[03/09 15:14:08   3449] |  -0.356|   -0.483|-268.092| -304.622|    98.93%|   0:00:00.0| 1635.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_12_/D   |
[03/09 15:14:08   3449] |  -0.356|   -0.483|-268.079| -304.609|    98.93%|   0:00:00.0| 1635.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_12_/D   |
[03/09 15:14:08   3449] |  -0.356|   -0.483|-268.079| -304.609|    98.93%|   0:00:00.0| 1635.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_12_/D   |
[03/09 15:14:08   3449] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 15:14:08   3449] 
[03/09 15:14:08   3449] *** Finish Core Optimize Step (cpu=0:00:03.3 real=0:00:03.0 mem=1635.9M) ***
[03/09 15:14:09   3449] Active Path Group: default 
[03/09 15:14:09   3449] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 15:14:09   3449] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/09 15:14:09   3449] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 15:14:09   3449] |  -0.483|   -0.483| -36.530| -304.609|    98.93%|   0:00:00.0| 1635.9M|   WC_VIEW|  default| sum_out[69]                                        |
[03/09 15:14:09   3449] |  -0.483|   -0.483| -36.530| -304.609|    98.93%|   0:00:00.0| 1635.9M|   WC_VIEW|  default| sum_out[69]                                        |
[03/09 15:14:09   3449] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 15:14:09   3449] 
[03/09 15:14:09   3449] *** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1635.9M) ***
[03/09 15:14:09   3449] 
[03/09 15:14:09   3449] *** Finished Optimize Step Cumulative (cpu=0:00:03.5 real=0:00:04.0 mem=1635.9M) ***
[03/09 15:14:09   3449] ** GigaOpt Optimizer WNS Slack -0.483 TNS Slack -304.609 Density 98.93
[03/09 15:14:09   3449] *** Starting refinePlace (0:57:30 mem=1635.9M) ***
[03/09 15:14:09   3449] Total net bbox length = 4.757e+05 (2.039e+05 2.718e+05) (ext = 1.701e+04)
[03/09 15:14:09   3449] Starting refinePlace ...
[03/09 15:14:09   3449] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 15:14:09   3450] Move report: legalization moves 22 insts, mean move: 4.39 um, max move: 10.20 um
[03/09 15:14:09   3450] 	Max move on inst (FILLER_20436): (342.40, 344.80) --> (345.40, 337.60)
[03/09 15:14:09   3450] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:00.0, mem=1635.9MB) @(0:57:30 - 0:57:30).
[03/09 15:14:09   3450] Move report: Detail placement moves 22 insts, mean move: 4.39 um, max move: 10.20 um
[03/09 15:14:09   3450] 	Max move on inst (FILLER_20436): (342.40, 344.80) --> (345.40, 337.60)
[03/09 15:14:09   3450] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1635.9MB
[03/09 15:14:09   3450] Statistics of distance of Instance movement in refine placement:
[03/09 15:14:09   3450]   maximum (X+Y) =         9.80 um
[03/09 15:14:09   3450]   inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_6166_0) with max move: (357, 330.4) -> (365, 328.6)
[03/09 15:14:09   3450]   mean    (X+Y) =         5.14 um
[03/09 15:14:09   3450] Summary Report:
[03/09 15:14:09   3450] Instances move: 10 (out of 31023 movable)
[03/09 15:14:09   3450] Mean displacement: 5.14 um
[03/09 15:14:09   3450] Max displacement: 9.80 um (Instance: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_6166_0) (357, 330.4) -> (365, 328.6)
[03/09 15:14:09   3450] 	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
[03/09 15:14:09   3450] Total instances moved : 10
[03/09 15:14:09   3450] Total net bbox length = 4.758e+05 (2.039e+05 2.719e+05) (ext = 1.701e+04)
[03/09 15:14:09   3450] Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1635.9MB
[03/09 15:14:09   3450] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:00.0, mem=1635.9MB) @(0:57:30 - 0:57:30).
[03/09 15:14:09   3450] *** Finished refinePlace (0:57:30 mem=1635.9M) ***
[03/09 15:14:10   3450] Finished re-routing un-routed nets (0:00:00.0 1635.9M)
[03/09 15:14:10   3450] 
[03/09 15:14:10   3450] 
[03/09 15:14:10   3450] Density : 0.9893
[03/09 15:14:10   3450] Max route overflow : 0.0000
[03/09 15:14:10   3450] 
[03/09 15:14:10   3450] 
[03/09 15:14:10   3450] *** Finish Physical Update (cpu=0:00:01.1 real=0:00:01.0 mem=1635.9M) ***
[03/09 15:14:10   3450] ** GigaOpt Optimizer WNS Slack -0.483 TNS Slack -304.609 Density 98.93
[03/09 15:14:10   3450] **** Begin NDR-Layer Usage Statistics ****
[03/09 15:14:10   3450] Layer 3 has 199 constrained nets 
[03/09 15:14:10   3450] Layer 7 has 276 constrained nets 
[03/09 15:14:10   3450] **** End NDR-Layer Usage Statistics ****
[03/09 15:14:10   3450] 
[03/09 15:14:10   3450] *** Finish post-CTS Setup Fixing (cpu=0:00:05.3 real=0:00:05.0 mem=1635.9M) ***
[03/09 15:14:10   3450] 
[03/09 15:14:10   3451] End: GigaOpt postEco optimization
[03/09 15:14:10   3451] GigaOpt: WNS changes after postEco optimization: -0.362 -> -0.369 (bump = 0.007)
[03/09 15:14:10   3451] GigaOpt: Skipping nonLegal postEco optimization
[03/09 15:14:10   3451] Design TNS changes after trial route: -312.786 -> -304.509
[03/09 15:14:10   3451] Begin: GigaOpt TNS recovery
[03/09 15:14:10   3451] Info: 91 nets with fixed/cover wires excluded.
[03/09 15:14:10   3451] Info: 199 clock nets excluded from IPO operation.
[03/09 15:14:10   3451] PhyDesignGrid: maxLocalDensity 1.00
[03/09 15:14:10   3451] #spOpts: N=65 
[03/09 15:14:13   3453] *info: 199 clock nets excluded
[03/09 15:14:13   3453] *info: 2 special nets excluded.
[03/09 15:14:13   3453] *info: 258 no-driver nets excluded.
[03/09 15:14:13   3453] *info: 91 nets with fixed/cover wires excluded.
[03/09 15:14:14   3454] ** GigaOpt Optimizer WNS Slack -0.483 TNS Slack -304.609 Density 98.93
[03/09 15:14:14   3454] Optimizer TNS Opt
[03/09 15:14:14   3455] Active Path Group: reg2reg  
[03/09 15:14:14   3455] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 15:14:14   3455] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/09 15:14:14   3455] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 15:14:14   3455] |  -0.356|   -0.483|-268.079| -304.609|    98.93%|   0:00:00.0| 1635.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_12_/D   |
[03/09 15:14:15   3455] |  -0.356|   -0.483|-267.930| -304.460|    98.93%|   0:00:01.0| 1635.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_12_/D   |
[03/09 15:14:15   3456] |  -0.356|   -0.483|-267.814| -304.344|    98.93%|   0:00:00.0| 1635.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_19_/D   |
[03/09 15:14:16   3456] |  -0.356|   -0.483|-267.784| -304.314|    98.93%|   0:00:01.0| 1635.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_17_/D   |
[03/09 15:14:16   3457] |  -0.356|   -0.483|-266.043| -302.573|    98.93%|   0:00:00.0| 1635.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_15_/D   |
[03/09 15:14:17   3458] |  -0.356|   -0.483|-265.828| -302.358|    98.93%|   0:00:01.0| 1635.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_9_/D    |
[03/09 15:14:18   3458] |  -0.356|   -0.483|-265.768| -302.298|    98.93%|   0:00:01.0| 1635.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_13_/D   |
[03/09 15:14:18   3459] |  -0.356|   -0.483|-265.760| -302.290|    98.93%|   0:00:00.0| 1635.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_8_/D    |
[03/09 15:14:19   3459] |  -0.356|   -0.483|-265.022| -301.552|    98.93%|   0:00:01.0| 1635.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_10_/D   |
[03/09 15:14:19   3460] |  -0.356|   -0.483|-264.974| -301.504|    98.93%|   0:00:00.0| 1635.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_13_/D   |
[03/09 15:14:19   3460] |  -0.356|   -0.483|-264.895| -301.425|    98.93%|   0:00:00.0| 1635.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_13_/D   |
[03/09 15:14:21   3461] |  -0.356|   -0.483|-264.846| -301.376|    98.93%|   0:00:02.0| 1635.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_18_/D   |
[03/09 15:14:22   3462] |  -0.356|   -0.483|-264.692| -301.221|    98.93%|   0:00:01.0| 1635.9M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
[03/09 15:14:22   3462] |        |         |        |         |          |            |        |          |         | eg_45_/D                                           |
[03/09 15:14:23   3464] |  -0.356|   -0.483|-264.504| -301.034|    98.93%|   0:00:01.0| 1635.9M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/key_q_r |
[03/09 15:14:23   3464] |        |         |        |         |          |            |        |          |         | eg_60_/D                                           |
[03/09 15:14:24   3465] |  -0.356|   -0.483|-264.455| -300.984|    98.93%|   0:00:01.0| 1635.9M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_8__mac_col_inst/key_q_r |
[03/09 15:14:24   3465] |        |         |        |         |          |            |        |          |         | eg_34_/D                                           |
[03/09 15:14:26   3467] |  -0.356|   -0.483|-264.277| -300.806|    98.93%|   0:00:02.0| 1635.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_13_/D   |
[03/09 15:14:27   3468] |  -0.356|   -0.483|-264.219| -300.749|    98.93%|   0:00:01.0| 1635.9M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
[03/09 15:14:27   3468] |        |         |        |         |          |            |        |          |         | eg_24_/D                                           |
[03/09 15:14:29   3469] |  -0.356|   -0.483|-263.890| -300.420|    98.93%|   0:00:02.0| 1635.9M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_7__mac_col_inst/key_q_r |
[03/09 15:14:29   3469] |        |         |        |         |          |            |        |          |         | eg_8_/D                                            |
[03/09 15:14:30   3471] |  -0.356|   -0.483|-263.788| -300.318|    98.93%|   0:00:01.0| 1635.9M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
[03/09 15:14:30   3471] |        |         |        |         |          |            |        |          |         | eg_58_/D                                           |
[03/09 15:14:31   3472] |  -0.356|   -0.483|-263.478| -300.007|    98.93%|   0:00:01.0| 1635.9M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/query_q |
[03/09 15:14:31   3472] |        |         |        |         |          |            |        |          |         | _reg_14_/D                                         |
[03/09 15:14:32   3472] |  -0.356|   -0.483|-263.427| -299.957|    98.93%|   0:00:01.0| 1635.9M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/query_q |
[03/09 15:14:32   3472] |        |         |        |         |          |            |        |          |         | _reg_37_/D                                         |
[03/09 15:14:33   3473] |  -0.356|   -0.483|-263.232| -299.762|    98.93%|   0:00:01.0| 1635.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_7_/D    |
[03/09 15:14:34   3474] |  -0.356|   -0.483|-262.868| -299.398|    98.93%|   0:00:01.0| 1635.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q4_reg_12_/D   |
[03/09 15:14:34   3475] |  -0.356|   -0.483|-262.516| -299.046|    98.93%|   0:00:00.0| 1635.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_8_/D    |
[03/09 15:14:35   3475] |  -0.356|   -0.483|-262.349| -298.879|    98.93%|   0:00:01.0| 1635.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_14_/D   |
[03/09 15:14:35   3476] |  -0.356|   -0.483|-262.320| -298.849|    98.94%|   0:00:00.0| 1635.9M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_8__mac_col_inst/query_q |
[03/09 15:14:35   3476] |        |         |        |         |          |            |        |          |         | _reg_0_/D                                          |
[03/09 15:14:36   3476] |  -0.356|   -0.483|-262.320| -298.849|    98.94%|   0:00:01.0| 1635.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_12_/D   |
[03/09 15:14:36   3476] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 15:14:36   3476] 
[03/09 15:14:36   3476] *** Finish Core Optimize Step (cpu=0:00:21.7 real=0:00:22.0 mem=1635.9M) ***
[03/09 15:14:36   3476] Active Path Group: default 
[03/09 15:14:36   3476] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 15:14:36   3476] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/09 15:14:36   3476] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 15:14:36   3476] |  -0.483|   -0.483| -36.530| -298.849|    98.94%|   0:00:00.0| 1635.9M|   WC_VIEW|  default| sum_out[69]                                        |
[03/09 15:14:36   3477] |  -0.483|   -0.483| -36.487| -298.806|    98.94%|   0:00:00.0| 1635.9M|   WC_VIEW|  default| sum_out[136]                                       |
[03/09 15:14:36   3477] |  -0.483|   -0.483| -36.402| -298.722|    98.94%|   0:00:00.0| 1635.9M|   WC_VIEW|  default| sum_out[92]                                        |
[03/09 15:14:36   3477] |  -0.483|   -0.483| -36.381| -298.701|    98.94%|   0:00:00.0| 1635.9M|   WC_VIEW|  default| sum_out[110]                                       |
[03/09 15:14:36   3477] |  -0.483|   -0.483| -36.364| -298.684|    98.94%|   0:00:00.0| 1635.9M|   WC_VIEW|  default| sum_out[152]                                       |
[03/09 15:14:36   3477] |  -0.483|   -0.483| -36.333| -298.652|    98.94%|   0:00:00.0| 1635.9M|   WC_VIEW|  default| sum_out[22]                                        |
[03/09 15:14:36   3477] |  -0.483|   -0.483| -36.322| -298.642|    98.94%|   0:00:00.0| 1635.9M|   WC_VIEW|  default| sum_out[22]                                        |
[03/09 15:14:36   3477] |  -0.483|   -0.483| -36.305| -298.625|    98.94%|   0:00:00.0| 1635.9M|   WC_VIEW|  default| sum_out[31]                                        |
[03/09 15:14:36   3477] |  -0.483|   -0.483| -36.255| -298.574|    98.94%|   0:00:00.0| 1635.9M|   WC_VIEW|  default| sum_out[63]                                        |
[03/09 15:14:36   3477] |  -0.483|   -0.483| -36.238| -298.558|    98.95%|   0:00:00.0| 1635.9M|   WC_VIEW|  default| sum_out[18]                                        |
[03/09 15:14:36   3477] |  -0.483|   -0.483| -36.238| -298.558|    98.95%|   0:00:00.0| 1635.9M|   WC_VIEW|  default| sum_out[69]                                        |
[03/09 15:14:36   3477] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 15:14:36   3477] 
[03/09 15:14:36   3477] *** Finish Core Optimize Step (cpu=0:00:00.5 real=0:00:00.0 mem=1635.9M) ***
[03/09 15:14:36   3477] 
[03/09 15:14:36   3477] *** Finished Optimize Step Cumulative (cpu=0:00:22.3 real=0:00:22.0 mem=1635.9M) ***
[03/09 15:14:36   3477] ** GigaOpt Optimizer WNS Slack -0.483 TNS Slack -298.558 Density 98.95
[03/09 15:14:37   3477] *** Starting refinePlace (0:57:58 mem=1635.9M) ***
[03/09 15:14:37   3477] Total net bbox length = 4.758e+05 (2.039e+05 2.719e+05) (ext = 1.702e+04)
[03/09 15:14:37   3477] Starting refinePlace ...
[03/09 15:14:37   3477] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 15:14:37   3478] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 15:14:37   3478] [CPU] RefinePlace/Legalization (cpu=0:00:00.5, real=0:00:00.0, mem=1635.9MB) @(0:57:58 - 0:57:58).
[03/09 15:14:37   3478] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 15:14:37   3478] 	Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1635.9MB
[03/09 15:14:37   3478] Statistics of distance of Instance movement in refine placement:
[03/09 15:14:37   3478]   maximum (X+Y) =         0.00 um
[03/09 15:14:37   3478]   mean    (X+Y) =         0.00 um
[03/09 15:14:37   3478] Summary Report:
[03/09 15:14:37   3478] Instances move: 0 (out of 31015 movable)
[03/09 15:14:37   3478] Mean displacement: 0.00 um
[03/09 15:14:37   3478] Max displacement: 0.00 um 
[03/09 15:14:37   3478] Total instances moved : 0
[03/09 15:14:37   3478] Total net bbox length = 4.758e+05 (2.039e+05 2.719e+05) (ext = 1.702e+04)
[03/09 15:14:37   3478] Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1635.9MB
[03/09 15:14:37   3478] [CPU] RefinePlace/total (cpu=0:00:00.6, real=0:00:00.0, mem=1635.9MB) @(0:57:58 - 0:57:58).
[03/09 15:14:37   3478] *** Finished refinePlace (0:57:58 mem=1635.9M) ***
[03/09 15:14:37   3478] Finished re-routing un-routed nets (0:00:00.0 1635.9M)
[03/09 15:14:37   3478] 
[03/09 15:14:38   3478] 
[03/09 15:14:38   3478] Density : 0.9895
[03/09 15:14:38   3478] Max route overflow : 0.0000
[03/09 15:14:38   3478] 
[03/09 15:14:38   3478] 
[03/09 15:14:38   3478] *** Finish Physical Update (cpu=0:00:01.5 real=0:00:02.0 mem=1635.9M) ***
[03/09 15:14:38   3479] ** GigaOpt Optimizer WNS Slack -0.483 TNS Slack -298.558 Density 98.95
[03/09 15:14:38   3479] **** Begin NDR-Layer Usage Statistics ****
[03/09 15:14:38   3479] Layer 3 has 199 constrained nets 
[03/09 15:14:38   3479] Layer 7 has 276 constrained nets 
[03/09 15:14:38   3479] **** End NDR-Layer Usage Statistics ****
[03/09 15:14:38   3479] 
[03/09 15:14:38   3479] *** Finish post-CTS Setup Fixing (cpu=0:00:24.6 real=0:00:24.0 mem=1635.9M) ***
[03/09 15:14:38   3479] 
[03/09 15:14:38   3479] End: GigaOpt TNS recovery
[03/09 15:14:38   3479] *** Steiner Routed Nets: 0.218%; Threshold: 100; Threshold for Hold: 100
[03/09 15:14:38   3479] Re-routed 0 nets
[03/09 15:14:38   3479] Begin: GigaOpt Optimization in post-eco TNS mode
[03/09 15:14:38   3479] Info: 91 nets with fixed/cover wires excluded.
[03/09 15:14:38   3479] Info: 199 clock nets excluded from IPO operation.
[03/09 15:14:38   3479] PhyDesignGrid: maxLocalDensity 1.00
[03/09 15:14:38   3479] #spOpts: N=65 
[03/09 15:14:41   3481] *info: 199 clock nets excluded
[03/09 15:14:41   3481] *info: 2 special nets excluded.
[03/09 15:14:41   3481] *info: 258 no-driver nets excluded.
[03/09 15:14:41   3481] *info: 91 nets with fixed/cover wires excluded.
[03/09 15:14:42   3483] ** GigaOpt Optimizer WNS Slack -0.483 TNS Slack -298.558 Density 98.95
[03/09 15:14:42   3483] Optimizer TNS Opt
[03/09 15:14:42   3483] Active Path Group: reg2reg  
[03/09 15:14:42   3483] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 15:14:42   3483] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/09 15:14:42   3483] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 15:14:42   3483] |  -0.356|   -0.483|-262.320| -298.558|    98.95%|   0:00:00.0| 1635.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_12_/D   |
[03/09 15:14:43   3484] |  -0.356|   -0.483|-262.156| -298.394|    98.95%|   0:00:01.0| 1635.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_13_/D   |
[03/09 15:14:44   3485] |  -0.356|   -0.483|-262.156| -298.394|    98.95%|   0:00:01.0| 1635.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_12_/D   |
[03/09 15:14:45   3486] |  -0.356|   -0.483|-262.156| -298.394|    98.95%|   0:00:01.0| 1635.9M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_8__mac_col_inst/query_q |
[03/09 15:14:45   3486] |        |         |        |         |          |            |        |          |         | _reg_34_/D                                         |
[03/09 15:14:45   3486] |  -0.356|   -0.483|-262.156| -298.394|    98.95%|   0:00:00.0| 1635.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_12_/D   |
[03/09 15:14:45   3486] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 15:14:45   3486] 
[03/09 15:14:45   3486] *** Finish Core Optimize Step (cpu=0:00:02.9 real=0:00:03.0 mem=1635.9M) ***
[03/09 15:14:45   3486] Active Path Group: default 
[03/09 15:14:45   3486] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 15:14:45   3486] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/09 15:14:45   3486] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 15:14:45   3486] |  -0.483|   -0.483| -36.238| -298.394|    98.95%|   0:00:00.0| 1635.9M|   WC_VIEW|  default| sum_out[69]                                        |
[03/09 15:14:45   3486] |  -0.483|   -0.483| -36.238| -298.394|    98.95%|   0:00:00.0| 1635.9M|   WC_VIEW|  default| sum_out[152]                                       |
[03/09 15:14:45   3486] |  -0.483|   -0.483| -36.238| -298.394|    98.95%|   0:00:00.0| 1635.9M|   WC_VIEW|  default| sum_out[26]                                        |
[03/09 15:14:45   3486] |  -0.483|   -0.483| -36.238| -298.394|    98.95%|   0:00:00.0| 1635.9M|   WC_VIEW|  default| sum_out[69]                                        |
[03/09 15:14:45   3486] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 15:14:45   3486] 
[03/09 15:14:45   3486] *** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=1635.9M) ***
[03/09 15:14:45   3486] 
[03/09 15:14:45   3486] *** Finished Optimize Step Cumulative (cpu=0:00:03.2 real=0:00:03.0 mem=1635.9M) ***
[03/09 15:14:45   3486] ** GigaOpt Optimizer WNS Slack -0.483 TNS Slack -298.394 Density 98.95
[03/09 15:14:45   3486] **** Begin NDR-Layer Usage Statistics ****
[03/09 15:14:45   3486] Layer 3 has 199 constrained nets 
[03/09 15:14:45   3486] Layer 7 has 276 constrained nets 
[03/09 15:14:45   3486] **** End NDR-Layer Usage Statistics ****
[03/09 15:14:45   3486] 
[03/09 15:14:45   3486] *** Finish post-CTS Setup Fixing (cpu=0:00:03.7 real=0:00:03.0 mem=1635.9M) ***
[03/09 15:14:45   3486] 
[03/09 15:14:45   3486] End: GigaOpt Optimization in post-eco TNS mode
[03/09 15:14:46   3486] **optDesign ... cpu = 0:06:02, real = 0:06:01, mem = 1474.0M, totSessionCpu=0:58:07 **
[03/09 15:14:46   3486] ** Profile ** Start :  cpu=0:00:00.0, mem=1474.0M
[03/09 15:14:46   3487] ** Profile ** Other data :  cpu=0:00:00.1, mem=1474.0M
[03/09 15:14:46   3487] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1482.0M
[03/09 15:14:47   3488] ** Profile ** DRVs :  cpu=0:00:00.7, mem=1482.0M
[03/09 15:14:47   3488] 
------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.483  | -0.356  | -0.483  |
|           TNS (ns):|-298.394 |-262.156 | -36.238 |
|    Violating Paths:|  1962   |  1802   |   160   |
|          All Paths:|  6712   |  5278   |  5570   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 75.829%
       (98.945% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1482.0M
[03/09 15:14:47   3488] Info: 91 nets with fixed/cover wires excluded.
[03/09 15:14:47   3488] Info: 199 clock nets excluded from IPO operation.
[03/09 15:14:47   3488] 
[03/09 15:14:47   3488] Begin Power Analysis
[03/09 15:14:47   3488] 
[03/09 15:14:47   3488]     0.00V	    VSS
[03/09 15:14:47   3488]     0.90V	    VDD
[03/09 15:14:47   3488] Begin Processing Timing Library for Power Calculation
[03/09 15:14:47   3488] 
[03/09 15:14:47   3488] Begin Processing Timing Library for Power Calculation
[03/09 15:14:47   3488] 
[03/09 15:14:47   3488] 
[03/09 15:14:47   3488] 
[03/09 15:14:47   3488] Begin Processing Power Net/Grid for Power Calculation
[03/09 15:14:47   3488] 
[03/09 15:14:47   3488] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1247.20MB/1247.20MB)
[03/09 15:14:47   3488] 
[03/09 15:14:47   3488] Begin Processing Timing Window Data for Power Calculation
[03/09 15:14:47   3488] 
[03/09 15:14:48   3488] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1247.20MB/1247.20MB)
[03/09 15:14:48   3488] 
[03/09 15:14:48   3488] Begin Processing User Attributes
[03/09 15:14:48   3488] 
[03/09 15:14:48   3488] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1247.20MB/1247.20MB)
[03/09 15:14:48   3488] 
[03/09 15:14:48   3488] Begin Processing Signal Activity
[03/09 15:14:48   3488] 
[03/09 15:14:50   3491] Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total)=1247.81MB/1247.81MB)
[03/09 15:14:50   3491] 
[03/09 15:14:50   3491] Begin Power Computation
[03/09 15:14:50   3491] 
[03/09 15:14:50   3491]       ----------------------------------------------------------
[03/09 15:14:50   3491]       # of cell(s) missing both power/leakage table: 0
[03/09 15:14:50   3491]       # of cell(s) missing power table: 0
[03/09 15:14:50   3491]       # of cell(s) missing leakage table: 0
[03/09 15:14:50   3491]       # of MSMV cell(s) missing power_level: 0
[03/09 15:14:50   3491]       ----------------------------------------------------------
[03/09 15:14:50   3491] 
[03/09 15:14:50   3491] 
[03/09 15:14:54   3495] Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total)=1247.81MB/1247.81MB)
[03/09 15:14:54   3495] 
[03/09 15:14:54   3495] Begin Processing User Attributes
[03/09 15:14:54   3495] 
[03/09 15:14:54   3495] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1247.81MB/1247.81MB)
[03/09 15:14:54   3495] 
[03/09 15:14:54   3495] Ended Power Analysis: (cpu=0:00:06, real=0:00:06, mem(process/total)=1247.81MB/1247.81MB)
[03/09 15:14:54   3495] 
[03/09 15:14:55   3496]   Timing Snapshot: (REF)
[03/09 15:14:55   3496]      Weighted WNS: -0.369
[03/09 15:14:55   3496]       All  PG WNS: -0.483
[03/09 15:14:55   3496]       High PG WNS: -0.357
[03/09 15:14:55   3496]       All  PG TNS: -298.394
[03/09 15:14:55   3496]       High PG TNS: -262.156
[03/09 15:14:55   3496]          Tran DRV: 0
[03/09 15:14:55   3496]           Cap DRV: 0
[03/09 15:14:55   3496]        Fanout DRV: 0
[03/09 15:14:55   3496]            Glitch: 0
[03/09 15:14:55   3496]    Category Slack: { [L, -0.483] [H, -0.357] }
[03/09 15:14:55   3496] 
[03/09 15:14:55   3496] Begin: Power Optimization
[03/09 15:14:55   3496] PhyDesignGrid: maxLocalDensity 0.98
[03/09 15:14:55   3496] #spOpts: N=65 mergeVia=F 
[03/09 15:14:57   3498] Reclaim Optimization WNS Slack -0.483  TNS Slack -298.394 Density 98.95
[03/09 15:14:57   3498] +----------+---------+--------+--------+------------+--------+
[03/09 15:14:57   3498] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/09 15:14:57   3498] +----------+---------+--------+--------+------------+--------+
[03/09 15:14:57   3498] |    98.95%|        -|  -0.483|-298.394|   0:00:00.0| 1630.8M|
[03/09 15:15:01   3502] |    98.95%|        0|  -0.483|-298.394|   0:00:04.0| 1630.8M|
[03/09 15:15:16   3517] |    98.95%|        0|  -0.483|-298.394|   0:00:15.0| 1630.8M|
[03/09 15:15:44   3545] |    98.80%|      155|  -0.483|-286.673|   0:00:28.0| 1623.1M|
[03/09 15:15:45   3546] |    98.80%|        4|  -0.483|-286.459|   0:00:01.0| 1623.1M|
[03/09 15:16:02   3563] |    98.29%|     1955|  -0.483|-285.183|   0:00:17.0| 1626.2M|
[03/09 15:16:02   3563] +----------+---------+--------+--------+------------+--------+
[03/09 15:16:02   3563] Reclaim Optimization End WNS Slack -0.483  TNS Slack -285.183 Density 98.29
[03/09 15:16:02   3563] 
[03/09 15:16:02   3563] ** Summary: Restruct = 159 Buffer Deletion = 0 Declone = 0 Resize = 1974 **
[03/09 15:16:02   3563] --------------------------------------------------------------
[03/09 15:16:02   3563] |                                   | Total     | Sequential |
[03/09 15:16:02   3563] --------------------------------------------------------------
[03/09 15:16:02   3563] | Num insts resized                 |    1459  |       0    |
[03/09 15:16:02   3563] | Num insts undone                  |      22  |       0    |
[03/09 15:16:02   3563] | Num insts Downsized               |     545  |       0    |
[03/09 15:16:02   3563] | Num insts Samesized               |     914  |       0    |
[03/09 15:16:02   3563] | Num insts Upsized                 |       0  |       0    |
[03/09 15:16:02   3563] | Num multiple commits+uncommits    |     481  |       -    |
[03/09 15:16:02   3563] --------------------------------------------------------------
[03/09 15:16:02   3563] **** Begin NDR-Layer Usage Statistics ****
[03/09 15:16:02   3563] Layer 3 has 199 constrained nets 
[03/09 15:16:02   3563] Layer 7 has 276 constrained nets 
[03/09 15:16:02   3563] **** End NDR-Layer Usage Statistics ****
[03/09 15:16:02   3563] ** Finished Core Power Optimization (cpu = 0:01:07) (real = 0:01:07) **
[03/09 15:16:02   3563] Executing incremental physical updates
[03/09 15:16:02   3563] #spOpts: N=65 mergeVia=F 
[03/09 15:16:02   3563] *** Starting refinePlace (0:59:23 mem=1591.8M) ***
[03/09 15:16:02   3563] Total net bbox length = 4.708e+05 (2.040e+05 2.668e+05) (ext = 1.701e+04)
[03/09 15:16:02   3563] default core: bins with density >  0.75 =  100 % ( 576 / 576 )
[03/09 15:16:02   3563] Density distribution unevenness ratio = 0.825%
[03/09 15:16:02   3563] RPlace IncrNP: Rollback Lev = -3
[03/09 15:16:02   3563] RPlace: Density =1.003333, incremental np is triggered.
[03/09 15:16:02   3563] nrCritNet: 2.00% ( 656 / 32811 ) cutoffSlk: -315.9ps stdDelay: 14.2ps
[03/09 15:16:13   3574] default core: bins with density >  0.75 = 99.5 % ( 573 / 576 )
[03/09 15:16:13   3574] Density distribution unevenness ratio = 1.987%
[03/09 15:16:13   3574] RPlace postIncrNP: Density = 1.003333 -> 1.108889.
[03/09 15:16:13   3574] RPlace postIncrNP Info: Density distribution changes:
[03/09 15:16:13   3574] [1.10+      ] :	 0 (0.00%) -> 2 (0.35%)
[03/09 15:16:13   3574] [1.05 - 1.10] :	 0 (0.00%) -> 35 (6.08%)
[03/09 15:16:13   3574] [1.00 - 1.05] :	 4 (0.69%) -> 164 (28.47%)
[03/09 15:16:13   3574] [0.95 - 1.00] :	 505 (87.67%) -> 210 (36.46%)
[03/09 15:16:13   3574] [0.90 - 0.95] :	 39 (6.77%) -> 110 (19.10%)
[03/09 15:16:13   3574] [0.85 - 0.90] :	 12 (2.08%) -> 31 (5.38%)
[03/09 15:16:13   3574] [0.80 - 0.85] :	 6 (1.04%) -> 13 (2.26%)
[03/09 15:16:13   3574] [CPU] RefinePlace/IncrNP (cpu=0:00:11.2, real=0:00:11.0, mem=1591.8MB) @(0:59:24 - 0:59:35).
[03/09 15:16:13   3574] Move report: incrNP moves 50641 insts, mean move: 2.54 um, max move: 61.00 um
[03/09 15:16:13   3574] 	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPC4798_n792): (330.60, 312.40) --> (316.40, 359.20)
[03/09 15:16:13   3574] Move report: Timing Driven Placement moves 50641 insts, mean move: 2.54 um, max move: 61.00 um
[03/09 15:16:13   3574] 	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPC4798_n792): (330.60, 312.40) --> (316.40, 359.20)
[03/09 15:16:13   3574] 	Runtime: CPU: 0:00:11.2 REAL: 0:00:11.0 MEM: 1591.8MB
[03/09 15:16:13   3574] Starting refinePlace ...
[03/09 15:16:13   3574] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 15:16:13   3574] default core: bins with density >  0.75 = 91.8 % ( 529 / 576 )
[03/09 15:16:13   3574] Density distribution unevenness ratio = 1.991%
[03/09 15:16:15   3576]   Spread Effort: high, pre-route mode, useDDP on.
[03/09 15:16:15   3576] [CPU] RefinePlace/preRPlace (cpu=0:00:01.6, real=0:00:02.0, mem=1591.8MB) @(0:59:35 - 0:59:36).
[03/09 15:16:15   3576] Move report: preRPlace moves 46720 insts, mean move: 1.63 um, max move: 43.60 um
[03/09 15:16:15   3576] 	Max move on inst (mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_11118_0): (307.80, 370.00) --> (313.60, 407.80)
[03/09 15:16:15   3576] 	Length: 3 sites, height: 1 rows, site name: core, cell type: CKND1
[03/09 15:16:15   3576] wireLenOptFixPriorityInst 5026 inst fixed
[03/09 15:16:15   3576] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 15:16:15   3576] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:00.0, mem=1591.8MB) @(0:59:36 - 0:59:37).
[03/09 15:16:15   3576] Move report: Detail placement moves 46720 insts, mean move: 1.63 um, max move: 43.60 um
[03/09 15:16:15   3576] 	Max move on inst (mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_11118_0): (307.80, 370.00) --> (313.60, 407.80)
[03/09 15:16:15   3576] 	Runtime: CPU: 0:00:02.0 REAL: 0:00:02.0 MEM: 1591.8MB
[03/09 15:16:15   3576] Statistics of distance of Instance movement in refine placement:
[03/09 15:16:15   3576]   maximum (X+Y) =        86.80 um
[03/09 15:16:15   3576]   inst (mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_506_0) with max move: (15.6, 416.8) -> (15.2, 330.4)
[03/09 15:16:15   3576]   mean    (X+Y) =         3.35 um
[03/09 15:16:15   3576] Total instances flipped for legalization: 365
[03/09 15:16:15   3576] Summary Report:
[03/09 15:16:15   3576] Instances move: 30027 (out of 30800 movable)
[03/09 15:16:15   3576] Mean displacement: 3.35 um
[03/09 15:16:15   3576] Max displacement: 86.80 um (Instance: mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_506_0) (15.6, 416.8) -> (15.2, 330.4)
[03/09 15:16:15   3576] 	Length: 3 sites, height: 1 rows, site name: core, cell type: CKND1
[03/09 15:16:15   3576] Total instances moved : 30027
[03/09 15:16:15   3576] Total net bbox length = 4.947e+05 (2.321e+05 2.626e+05) (ext = 1.727e+04)
[03/09 15:16:15   3576] Runtime: CPU: 0:00:13.3 REAL: 0:00:13.0 MEM: 1591.8MB
[03/09 15:16:15   3576] [CPU] RefinePlace/total (cpu=0:00:13.3, real=0:00:13.0, mem=1591.8MB) @(0:59:23 - 0:59:37).
[03/09 15:16:15   3576] *** Finished refinePlace (0:59:37 mem=1591.8M) ***
[03/09 15:16:16   3577]   Timing Snapshot: (TGT)
[03/09 15:16:16   3577]      Weighted WNS: -0.364
[03/09 15:16:16   3577]       All  PG WNS: -0.483
[03/09 15:16:16   3577]       High PG WNS: -0.351
[03/09 15:16:16   3577]       All  PG TNS: -285.183
[03/09 15:16:16   3577]       High PG TNS: -248.945
[03/09 15:16:16   3577]          Tran DRV: 0
[03/09 15:16:16   3577]           Cap DRV: 0
[03/09 15:16:16   3577]        Fanout DRV: 0
[03/09 15:16:16   3577]            Glitch: 0
[03/09 15:16:16   3577]    Category Slack: { [L, -0.483] [H, -0.351] }
[03/09 15:16:16   3577] 
[03/09 15:16:16   3577] Checking setup slack degradation ...
[03/09 15:16:16   3577] 
[03/09 15:16:16   3577] Recovery Manager:
[03/09 15:16:16   3577]   Low  Effort WNS Jump: 0.000 (REF: -0.483, TGT: -0.483, Threshold: 0.010) - Skip
[03/09 15:16:16   3577]   High Effort WNS Jump: 0.000 (REF: -0.357, TGT: -0.351, Threshold: 0.010) - Skip
[03/09 15:16:16   3577]   Low  Effort TNS Jump: 0.000 (REF: -298.394, TGT: -285.183, Threshold: 29.839) - Skip
[03/09 15:16:16   3577]   High Effort TNS Jump: 0.000 (REF: -262.156, TGT: -248.945, Threshold: 26.216) - Skip
[03/09 15:16:16   3577] 
[03/09 15:16:17   3578] Info: 91 nets with fixed/cover wires excluded.
[03/09 15:16:17   3578] Info: 199 clock nets excluded from IPO operation.
[03/09 15:16:17   3578] PhyDesignGrid: maxLocalDensity 0.98
[03/09 15:16:17   3578] #spOpts: N=65 mergeVia=F 
[03/09 15:16:19   3580] Info: 91 nets with fixed/cover wires excluded.
[03/09 15:16:19   3580] Info: 199 clock nets excluded from IPO operation.
[03/09 15:16:20   3581] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 15:16:20   3581] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/09 15:16:20   3581] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 15:16:20   3581] |  -0.483|   -0.483|-285.183| -285.183|    98.29%|   0:00:00.0| 1626.2M|   WC_VIEW|  default| sum_out[69]                                        |
[03/09 15:16:20   3581] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 15:16:20   3581] 
[03/09 15:16:20   3581] *** Finish post-CTS Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1626.2M) ***
[03/09 15:16:20   3581] 
[03/09 15:16:20   3581] *** Finish post-CTS Setup Fixing (cpu=0:00:00.4 real=0:00:00.0 mem=1626.2M) ***
[03/09 15:16:20   3581] **** Begin NDR-Layer Usage Statistics ****
[03/09 15:16:20   3581] Layer 3 has 199 constrained nets 
[03/09 15:16:20   3581] Layer 7 has 276 constrained nets 
[03/09 15:16:20   3581] **** End NDR-Layer Usage Statistics ****
[03/09 15:16:20   3582] 
[03/09 15:16:20   3582] Begin Power Analysis
[03/09 15:16:20   3582] 
[03/09 15:16:21   3582]     0.00V	    VSS
[03/09 15:16:21   3582]     0.90V	    VDD
[03/09 15:16:21   3582] Begin Processing Timing Library for Power Calculation
[03/09 15:16:21   3582] 
[03/09 15:16:21   3582] Begin Processing Timing Library for Power Calculation
[03/09 15:16:21   3582] 
[03/09 15:16:21   3582] 
[03/09 15:16:21   3582] 
[03/09 15:16:21   3582] Begin Processing Power Net/Grid for Power Calculation
[03/09 15:16:21   3582] 
[03/09 15:16:21   3582] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1348.04MB/1348.04MB)
[03/09 15:16:21   3582] 
[03/09 15:16:21   3582] Begin Processing Timing Window Data for Power Calculation
[03/09 15:16:21   3582] 
[03/09 15:16:21   3582] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1348.04MB/1348.04MB)
[03/09 15:16:21   3582] 
[03/09 15:16:21   3582] Begin Processing User Attributes
[03/09 15:16:21   3582] 
[03/09 15:16:21   3582] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1348.04MB/1348.04MB)
[03/09 15:16:21   3582] 
[03/09 15:16:21   3582] Begin Processing Signal Activity
[03/09 15:16:21   3582] 
[03/09 15:16:23   3584] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1348.46MB/1348.46MB)
[03/09 15:16:23   3584] 
[03/09 15:16:23   3584] Begin Power Computation
[03/09 15:16:23   3584] 
[03/09 15:16:23   3584]       ----------------------------------------------------------
[03/09 15:16:23   3584]       # of cell(s) missing both power/leakage table: 0
[03/09 15:16:23   3584]       # of cell(s) missing power table: 0
[03/09 15:16:23   3584]       # of cell(s) missing leakage table: 0
[03/09 15:16:23   3584]       # of MSMV cell(s) missing power_level: 0
[03/09 15:16:23   3584]       ----------------------------------------------------------
[03/09 15:16:23   3584] 
[03/09 15:16:23   3584] 
[03/09 15:16:26   3587] Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total)=1348.46MB/1348.46MB)
[03/09 15:16:26   3587] 
[03/09 15:16:26   3587] Begin Processing User Attributes
[03/09 15:16:26   3587] 
[03/09 15:16:26   3587] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1348.46MB/1348.46MB)
[03/09 15:16:26   3587] 
[03/09 15:16:26   3587] Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total)=1348.46MB/1348.46MB)
[03/09 15:16:26   3587] 
[03/09 15:16:27   3588] *** Finished Leakage Power Optimization (cpu=0:01:32, real=0:01:32, mem=1474.30M, totSessionCpu=0:59:48).
[03/09 15:16:27   3588] Extraction called for design 'core' of instances=53239 and nets=33069 using extraction engine 'preRoute' .
[03/09 15:16:27   3588] PreRoute RC Extraction called for design core.
[03/09 15:16:27   3588] RC Extraction called in multi-corner(2) mode.
[03/09 15:16:27   3588] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/09 15:16:27   3588] RCMode: PreRoute
[03/09 15:16:27   3588]       RC Corner Indexes            0       1   
[03/09 15:16:27   3588] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/09 15:16:27   3588] Resistance Scaling Factor    : 1.00000 1.00000 
[03/09 15:16:27   3588] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/09 15:16:27   3588] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/09 15:16:27   3588] Shrink Factor                : 1.00000
[03/09 15:16:27   3588] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/09 15:16:27   3588] Using capacitance table file ...
[03/09 15:16:27   3588] Initializing multi-corner capacitance tables ... 
[03/09 15:16:27   3588] Initializing multi-corner resistance tables ...
[03/09 15:16:27   3588] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1455.621M)
[03/09 15:16:27   3588] doiPBLastSyncSlave
[03/09 15:16:27   3588] #################################################################################
[03/09 15:16:27   3588] # Design Stage: PreRoute
[03/09 15:16:27   3588] # Design Name: core
[03/09 15:16:27   3588] # Design Mode: 65nm
[03/09 15:16:27   3588] # Analysis Mode: MMMC Non-OCV 
[03/09 15:16:27   3588] # Parasitics Mode: No SPEF/RCDB
[03/09 15:16:27   3588] # Signoff Settings: SI Off 
[03/09 15:16:27   3588] #################################################################################
[03/09 15:16:28   3590] AAE_INFO: 1 threads acquired from CTE.
[03/09 15:16:28   3590] Calculate delays in BcWc mode...
[03/09 15:16:29   3590] Topological Sorting (CPU = 0:00:00.1, MEM = 1462.4M, InitMEM = 1457.6M)
[03/09 15:16:32   3593] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/09 15:16:32   3593] End delay calculation. (MEM=1536.25 CPU=0:00:03.6 REAL=0:00:03.0)
[03/09 15:16:32   3593] *** CDM Built up (cpu=0:00:05.0  real=0:00:05.0  mem= 1536.2M) ***
[03/09 15:16:33   3594] 
[03/09 15:16:33   3594] Begin Power Analysis
[03/09 15:16:33   3594] 
[03/09 15:16:33   3594]     0.00V	    VSS
[03/09 15:16:33   3594]     0.90V	    VDD
[03/09 15:16:33   3594] Begin Processing Timing Library for Power Calculation
[03/09 15:16:33   3594] 
[03/09 15:16:33   3594] Begin Processing Timing Library for Power Calculation
[03/09 15:16:33   3594] 
[03/09 15:16:33   3594] 
[03/09 15:16:33   3594] 
[03/09 15:16:33   3594] Begin Processing Power Net/Grid for Power Calculation
[03/09 15:16:33   3594] 
[03/09 15:16:33   3594] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1275.38MB/1275.38MB)
[03/09 15:16:33   3594] 
[03/09 15:16:33   3594] Begin Processing Timing Window Data for Power Calculation
[03/09 15:16:33   3594] 
[03/09 15:16:33   3595] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1275.38MB/1275.38MB)
[03/09 15:16:33   3595] 
[03/09 15:16:33   3595] Begin Processing User Attributes
[03/09 15:16:33   3595] 
[03/09 15:16:33   3595] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1275.38MB/1275.38MB)
[03/09 15:16:33   3595] 
[03/09 15:16:33   3595] Begin Processing Signal Activity
[03/09 15:16:33   3595] 
[03/09 15:16:35   3596] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1275.87MB/1275.87MB)
[03/09 15:16:35   3596] 
[03/09 15:16:35   3596] Begin Power Computation
[03/09 15:16:35   3596] 
[03/09 15:16:35   3596]       ----------------------------------------------------------
[03/09 15:16:35   3596]       # of cell(s) missing both power/leakage table: 0
[03/09 15:16:35   3596]       # of cell(s) missing power table: 0
[03/09 15:16:35   3596]       # of cell(s) missing leakage table: 0
[03/09 15:16:35   3596]       # of MSMV cell(s) missing power_level: 0
[03/09 15:16:35   3596]       ----------------------------------------------------------
[03/09 15:16:35   3596] 
[03/09 15:16:35   3596] 
[03/09 15:16:38   3599] Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total)=1275.87MB/1275.87MB)
[03/09 15:16:38   3599] 
[03/09 15:16:38   3599] Begin Processing User Attributes
[03/09 15:16:38   3599] 
[03/09 15:16:38   3599] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1275.87MB/1275.87MB)
[03/09 15:16:38   3599] 
[03/09 15:16:38   3599] Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total)=1275.87MB/1275.87MB)
[03/09 15:16:38   3599] 
[03/09 15:16:39   3600] <optDesign CMD> Restore Using all VT Cells
[03/09 15:16:39   3600] Reported timing to dir ./timingReports
[03/09 15:16:39   3600] **optDesign ... cpu = 0:07:55, real = 0:07:54, mem = 1474.3M, totSessionCpu=1:00:01 **
[03/09 15:16:39   3600] ** Profile ** Start :  cpu=0:00:00.0, mem=1474.3M
[03/09 15:16:39   3600] ** Profile ** Other data :  cpu=0:00:00.1, mem=1474.3M
[03/09 15:16:39   3600] ** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1484.3M
[03/09 15:16:40   3601] ** Profile ** Total reports :  cpu=0:00:00.9, mem=1474.3M
[03/09 15:16:41   3602] ** Profile ** DRVs :  cpu=0:00:00.6, mem=1474.3M
[03/09 15:16:41   3602] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.483  | -0.351  | -0.483  |
|           TNS (ns):|-285.300 |-249.018 | -36.282 |
|    Violating Paths:|  1951   |  1791   |   160   |
|          All Paths:|  6712   |  5278   |  5570   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 75.176%
       (98.293% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1474.3M
[03/09 15:16:41   3602] **optDesign ... cpu = 0:07:57, real = 0:07:56, mem = 1474.3M, totSessionCpu=1:00:02 **
[03/09 15:16:41   3602] *** Finished optDesign ***
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:08:06 real=  0:08:05)
[03/09 15:16:41   3602] 	OPT_RUNTIME:                tns (count =  4): (cpu=  0:02:27 real=  0:02:27)
[03/09 15:16:41   3602] 	OPT_RUNTIME:             tnsOpt (count =  4): (cpu=  0:02:05 real=  0:02:05)
[03/09 15:16:41   3602] 	OPT_RUNTIME:          phyUpdate (count =  9): (cpu=  0:01:07 real=  0:01:06)
[03/09 15:16:41   3602] 	OPT_RUNTIME:                wns (count =  2): (cpu=  0:02:46 real=  0:02:46)
[03/09 15:16:41   3602] 	OPT_RUNTIME:             wnsOpt (count =  4): (cpu=  0:01:48 real=  0:01:49)
[03/09 15:16:41   3602] 	OPT_RUNTIME:        wnsPlaceEco (count =  1): (cpu=0:00:04.0 real=0:00:04.0)
[03/09 15:16:41   3602] 	OPT_RUNTIME:        tnsPlaceEco (count =  1): (cpu=0:00:02.8 real=0:00:02.8)
[03/09 15:16:41   3602] 	OPT_RUNTIME:            reclaim (count =  1): (cpu=0:00:00.2 real=0:00:00.2)
[03/09 15:16:41   3602] 	OPT_RUNTIME:          postTROpt (count =  2): (cpu=  0:01:08 real=  0:01:08)
[03/09 15:16:41   3602] 	OPT_RUNTIME:                lkg (count =  1): (cpu=  0:01:42 real=  0:01:41)
[03/09 15:16:41   3602] Info: pop threads available for lower-level modules during optimization.
[03/09 15:16:41   3602] Check Priority Inst Failed: CTS_ccl_BUF_clk_G0_L3_1, Center Move (130.400,192.700)->(143.400,190.900). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 119.600 181.900 119.600 203.500
[03/09 15:16:41   3602] addCustomLine AAA 119.600 181.900 141.200 181.900
[03/09 15:16:41   3602] addCustomLine AAA 119.600 203.500 141.200 203.500
[03/09 15:16:41   3602] addCustomLine AAA 141.200 181.900 141.200 203.500
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: ofifo_inst/col_idx_7__fifo_instance/q2_reg_4_, Center Move (322.700,72.100)->(309.100,68.500). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 311.900 61.300 311.900 82.900
[03/09 15:16:41   3602] addCustomLine AAA 311.900 61.300 333.500 61.300
[03/09 15:16:41   3602] addCustomLine AAA 311.900 82.900 333.500 82.900
[03/09 15:16:41   3602] addCustomLine AAA 333.500 61.300 333.500 82.900
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_3_, Center Move (274.700,95.500)->(279.900,84.700). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 263.900 84.700 263.900 106.300
[03/09 15:16:41   3602] addCustomLine AAA 263.900 84.700 285.500 84.700
[03/09 15:16:41   3602] addCustomLine AAA 263.900 106.300 285.500 106.300
[03/09 15:16:41   3602] addCustomLine AAA 285.500 84.700 285.500 106.300
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: qmem_instance/memory2_reg_40_, Center Move (54.500,151.300)->(51.900,162.100). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 43.700 140.500 43.700 162.100
[03/09 15:16:41   3602] addCustomLine AAA 43.700 140.500 65.300 140.500
[03/09 15:16:41   3602] addCustomLine AAA 43.700 162.100 65.300 162.100
[03/09 15:16:41   3602] addCustomLine AAA 65.300 140.500 65.300 162.100
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: qmem_instance/memory2_reg_33_, Center Move (49.500,151.300)->(43.700,162.100). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 38.700 140.500 38.700 162.100
[03/09 15:16:41   3602] addCustomLine AAA 38.700 140.500 60.300 140.500
[03/09 15:16:41   3602] addCustomLine AAA 38.700 162.100 60.300 162.100
[03/09 15:16:41   3602] addCustomLine AAA 60.300 140.500 60.300 162.100
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: qmem_instance/memory2_reg_17_, Center Move (38.500,151.300)->(36.100,162.100). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 27.700 140.500 27.700 162.100
[03/09 15:16:41   3602] addCustomLine AAA 27.700 140.500 49.300 140.500
[03/09 15:16:41   3602] addCustomLine AAA 27.700 162.100 49.300 162.100
[03/09 15:16:41   3602] addCustomLine AAA 49.300 140.500 49.300 162.100
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: qmem_instance/memory2_reg_4_, Center Move (65.100,151.300)->(60.900,162.100). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 54.300 140.500 54.300 162.100
[03/09 15:16:41   3602] addCustomLine AAA 54.300 140.500 75.900 140.500
[03/09 15:16:41   3602] addCustomLine AAA 54.300 162.100 75.900 162.100
[03/09 15:16:41   3602] addCustomLine AAA 75.900 140.500 75.900 162.100
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: qmem_instance/memory0_reg_48_, Center Move (11.900,293.500)->(23.500,298.900). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 1.100 282.700 1.100 304.300
[03/09 15:16:41   3602] addCustomLine AAA 1.100 282.700 22.700 282.700
[03/09 15:16:41   3602] addCustomLine AAA 1.100 304.300 22.700 304.300
[03/09 15:16:41   3602] addCustomLine AAA 22.700 282.700 22.700 304.300
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: qmem_instance/memory0_reg_29_, Center Move (22.100,162.100)->(21.900,172.900). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 11.300 151.300 11.300 172.900
[03/09 15:16:41   3602] addCustomLine AAA 11.300 151.300 32.900 151.300
[03/09 15:16:41   3602] addCustomLine AAA 11.300 172.900 32.900 172.900
[03/09 15:16:41   3602] addCustomLine AAA 32.900 151.300 32.900 172.900
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: qmem_instance/memory0_reg_16_, Center Move (25.500,151.300)->(27.900,162.100). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 14.700 140.500 14.700 162.100
[03/09 15:16:41   3602] addCustomLine AAA 14.700 140.500 36.300 140.500
[03/09 15:16:41   3602] addCustomLine AAA 14.700 162.100 36.300 162.100
[03/09 15:16:41   3602] addCustomLine AAA 36.300 140.500 36.300 162.100
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: qmem_instance/memory0_reg_0_, Center Move (84.900,149.500)->(81.300,160.300). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 74.100 138.700 74.100 160.300
[03/09 15:16:41   3602] addCustomLine AAA 74.100 138.700 95.700 138.700
[03/09 15:16:41   3602] addCustomLine AAA 74.100 160.300 95.700 160.300
[03/09 15:16:41   3602] addCustomLine AAA 95.700 138.700 95.700 160.300
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: qmem_instance/memory7_reg_40_, Center Move (47.800,147.700)->(49.600,158.500). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 37.000 136.900 37.000 158.500
[03/09 15:16:41   3602] addCustomLine AAA 37.000 136.900 58.600 136.900
[03/09 15:16:41   3602] addCustomLine AAA 37.000 158.500 58.600 158.500
[03/09 15:16:41   3602] addCustomLine AAA 58.600 136.900 58.600 158.500
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: qmem_instance/memory7_reg_33_, Center Move (44.400,149.500)->(43.200,160.300). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 33.600 138.700 33.600 160.300
[03/09 15:16:41   3602] addCustomLine AAA 33.600 138.700 55.200 138.700
[03/09 15:16:41   3602] addCustomLine AAA 33.600 160.300 55.200 160.300
[03/09 15:16:41   3602] addCustomLine AAA 55.200 138.700 55.200 160.300
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: qmem_instance/memory7_reg_27_, Center Move (14.800,144.100)->(21.200,154.900). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 4.000 133.300 4.000 154.900
[03/09 15:16:41   3602] addCustomLine AAA 4.000 133.300 25.600 133.300
[03/09 15:16:41   3602] addCustomLine AAA 4.000 154.900 25.600 154.900
[03/09 15:16:41   3602] addCustomLine AAA 25.600 133.300 25.600 154.900
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: qmem_instance/memory7_reg_25_, Center Move (57.400,145.900)->(55.000,156.700). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 46.600 135.100 46.600 156.700
[03/09 15:16:41   3602] addCustomLine AAA 46.600 135.100 68.200 135.100
[03/09 15:16:41   3602] addCustomLine AAA 46.600 156.700 68.200 156.700
[03/09 15:16:41   3602] addCustomLine AAA 68.200 135.100 68.200 156.700
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: qmem_instance/memory7_reg_14_, Center Move (70.000,145.900)->(70.600,156.700). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 59.200 135.100 59.200 156.700
[03/09 15:16:41   3602] addCustomLine AAA 59.200 135.100 80.800 135.100
[03/09 15:16:41   3602] addCustomLine AAA 59.200 156.700 80.800 156.700
[03/09 15:16:41   3602] addCustomLine AAA 80.800 135.100 80.800 156.700
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: qmem_instance/memory7_reg_11_, Center Move (89.800,145.900)->(82.600,156.700). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 79.000 135.100 79.000 156.700
[03/09 15:16:41   3602] addCustomLine AAA 79.000 135.100 100.600 135.100
[03/09 15:16:41   3602] addCustomLine AAA 79.000 156.700 100.600 156.700
[03/09 15:16:41   3602] addCustomLine AAA 100.600 135.100 100.600 156.700
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: qmem_instance/memory7_reg_4_, Center Move (66.000,144.100)->(63.200,154.900). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 55.200 133.300 55.200 154.900
[03/09 15:16:41   3602] addCustomLine AAA 55.200 133.300 76.800 133.300
[03/09 15:16:41   3602] addCustomLine AAA 55.200 154.900 76.800 154.900
[03/09 15:16:41   3602] addCustomLine AAA 76.800 133.300 76.800 154.900
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: qmem_instance/memory7_reg_3_, Center Move (63.200,145.900)->(60.200,156.700). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 52.400 135.100 52.400 156.700
[03/09 15:16:41   3602] addCustomLine AAA 52.400 135.100 74.000 135.100
[03/09 15:16:41   3602] addCustomLine AAA 52.400 156.700 74.000 156.700
[03/09 15:16:41   3602] addCustomLine AAA 74.000 135.100 74.000 156.700
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: qmem_instance/memory7_reg_0_, Center Move (99.200,145.900)->(88.000,154.900). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 88.400 135.100 88.400 156.700
[03/09 15:16:41   3602] addCustomLine AAA 88.400 135.100 110.000 135.100
[03/09 15:16:41   3602] addCustomLine AAA 88.400 156.700 110.000 156.700
[03/09 15:16:41   3602] addCustomLine AAA 110.000 135.100 110.000 156.700
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: qmem_instance/memory5_reg_27_, Center Move (14.400,145.900)->(20.000,156.700). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 3.600 135.100 3.600 156.700
[03/09 15:16:41   3602] addCustomLine AAA 3.600 135.100 25.200 135.100
[03/09 15:16:41   3602] addCustomLine AAA 3.600 156.700 25.200 156.700
[03/09 15:16:41   3602] addCustomLine AAA 25.200 135.100 25.200 156.700
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: qmem_instance/memory5_reg_25_, Center Move (58.200,147.700)->(55.400,158.500). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 47.400 136.900 47.400 158.500
[03/09 15:16:41   3602] addCustomLine AAA 47.400 136.900 69.000 136.900
[03/09 15:16:41   3602] addCustomLine AAA 47.400 158.500 69.000 158.500
[03/09 15:16:41   3602] addCustomLine AAA 69.000 136.900 69.000 158.500
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: qmem_instance/memory5_reg_16_, Center Move (33.000,145.900)->(29.000,156.700). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 22.200 135.100 22.200 156.700
[03/09 15:16:41   3602] addCustomLine AAA 22.200 135.100 43.800 135.100
[03/09 15:16:41   3602] addCustomLine AAA 22.200 156.700 43.800 156.700
[03/09 15:16:41   3602] addCustomLine AAA 43.800 135.100 43.800 156.700
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: qmem_instance/memory5_reg_11_, Center Move (87.600,147.700)->(82.600,158.500). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 76.800 136.900 76.800 158.500
[03/09 15:16:41   3602] addCustomLine AAA 76.800 136.900 98.400 136.900
[03/09 15:16:41   3602] addCustomLine AAA 76.800 158.500 98.400 158.500
[03/09 15:16:41   3602] addCustomLine AAA 98.400 136.900 98.400 158.500
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: qmem_instance/memory5_reg_1_, Center Move (94.400,149.500)->(87.200,160.300). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 83.600 138.700 83.600 160.300
[03/09 15:16:41   3602] addCustomLine AAA 83.600 138.700 105.200 138.700
[03/09 15:16:41   3602] addCustomLine AAA 83.600 160.300 105.200 160.300
[03/09 15:16:41   3602] addCustomLine AAA 105.200 138.700 105.200 160.300
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: qmem_instance/memory5_reg_0_, Center Move (99.200,147.700)->(92.000,158.500). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 88.400 136.900 88.400 158.500
[03/09 15:16:41   3602] addCustomLine AAA 88.400 136.900 110.000 136.900
[03/09 15:16:41   3602] addCustomLine AAA 88.400 158.500 110.000 158.500
[03/09 15:16:41   3602] addCustomLine AAA 110.000 136.900 110.000 158.500
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: qmem_instance/memory1_reg_47_, Center Move (58.700,271.900)->(63.900,282.700). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 47.900 261.100 47.900 282.700
[03/09 15:16:41   3602] addCustomLine AAA 47.900 261.100 69.500 261.100
[03/09 15:16:41   3602] addCustomLine AAA 47.900 282.700 69.500 282.700
[03/09 15:16:41   3602] addCustomLine AAA 69.500 261.100 69.500 282.700
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: qmem_instance/memory4_reg_48_, Center Move (14.100,315.100)->(17.500,304.300). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 3.300 304.300 3.300 325.900
[03/09 15:16:41   3602] addCustomLine AAA 3.300 304.300 24.900 304.300
[03/09 15:16:41   3602] addCustomLine AAA 3.300 325.900 24.900 325.900
[03/09 15:16:41   3602] addCustomLine AAA 24.900 304.300 24.900 325.900
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: qmem_instance/memory4_reg_24_, Center Move (87.100,180.100)->(90.700,190.900). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 76.300 169.300 76.300 190.900
[03/09 15:16:41   3602] addCustomLine AAA 76.300 169.300 97.900 169.300
[03/09 15:16:41   3602] addCustomLine AAA 76.300 190.900 97.900 190.900
[03/09 15:16:41   3602] addCustomLine AAA 97.900 169.300 97.900 190.900
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: qmem_instance/Q_reg_16_, Center Move (25.500,154.900)->(28.100,165.700). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 14.700 144.100 14.700 165.700
[03/09 15:16:41   3602] addCustomLine AAA 14.700 144.100 36.300 144.100
[03/09 15:16:41   3602] addCustomLine AAA 14.700 165.700 36.300 165.700
[03/09 15:16:41   3602] addCustomLine AAA 36.300 144.100 36.300 165.700
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: qmem_instance/Q_reg_10_, Center Move (27.900,185.500)->(23.100,196.300). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 17.100 174.700 17.100 196.300
[03/09 15:16:41   3602] addCustomLine AAA 17.100 174.700 38.700 174.700
[03/09 15:16:41   3602] addCustomLine AAA 17.100 196.300 38.700 196.300
[03/09 15:16:41   3602] addCustomLine AAA 38.700 174.700 38.700 196.300
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: kmem_instance/memory0_reg_40_, Center Move (48.500,135.100)->(49.500,145.900). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 37.700 124.300 37.700 145.900
[03/09 15:16:41   3602] addCustomLine AAA 37.700 124.300 59.300 124.300
[03/09 15:16:41   3602] addCustomLine AAA 37.700 145.900 59.300 145.900
[03/09 15:16:41   3602] addCustomLine AAA 59.300 124.300 59.300 145.900
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: kmem_instance/memory0_reg_5_, Center Move (47.500,187.300)->(48.300,198.100). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 36.700 176.500 36.700 198.100
[03/09 15:16:41   3602] addCustomLine AAA 36.700 176.500 58.300 176.500
[03/09 15:16:41   3602] addCustomLine AAA 36.700 198.100 58.300 198.100
[03/09 15:16:41   3602] addCustomLine AAA 58.300 176.500 58.300 198.100
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: kmem_instance/memory7_reg_35_, Center Move (115.200,273.700)->(121.200,284.500). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 104.400 262.900 104.400 284.500
[03/09 15:16:41   3602] addCustomLine AAA 104.400 262.900 126.000 262.900
[03/09 15:16:41   3602] addCustomLine AAA 104.400 284.500 126.000 284.500
[03/09 15:16:41   3602] addCustomLine AAA 126.000 262.900 126.000 284.500
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: kmem_instance/memory7_reg_12_, Center Move (104.600,149.500)->(95.200,160.300). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 93.800 138.700 93.800 160.300
[03/09 15:16:41   3602] addCustomLine AAA 93.800 138.700 115.400 138.700
[03/09 15:16:41   3602] addCustomLine AAA 93.800 160.300 115.400 160.300
[03/09 15:16:41   3602] addCustomLine AAA 115.400 138.700 115.400 160.300
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: kmem_instance/memory7_reg_5_, Center Move (42.400,176.500)->(40.000,187.300). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 31.600 165.700 31.600 187.300
[03/09 15:16:41   3602] addCustomLine AAA 31.600 165.700 53.200 165.700
[03/09 15:16:41   3602] addCustomLine AAA 31.600 187.300 53.200 187.300
[03/09 15:16:41   3602] addCustomLine AAA 53.200 165.700 53.200 187.300
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: kmem_instance/memory7_reg_4_, Center Move (67.600,129.700)->(58.800,140.500). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 56.800 118.900 56.800 140.500
[03/09 15:16:41   3602] addCustomLine AAA 56.800 118.900 78.400 118.900
[03/09 15:16:41   3602] addCustomLine AAA 56.800 140.500 78.400 140.500
[03/09 15:16:41   3602] addCustomLine AAA 78.400 118.900 78.400 140.500
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: kmem_instance/memory7_reg_1_, Center Move (95.800,129.700)->(89.600,140.500). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 85.000 118.900 85.000 140.500
[03/09 15:16:41   3602] addCustomLine AAA 85.000 118.900 106.600 118.900
[03/09 15:16:41   3602] addCustomLine AAA 85.000 140.500 106.600 140.500
[03/09 15:16:41   3602] addCustomLine AAA 106.600 118.900 106.600 140.500
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: kmem_instance/memory7_reg_0_, Center Move (104.400,135.100)->(93.000,145.900). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 93.600 124.300 93.600 145.900
[03/09 15:16:41   3602] addCustomLine AAA 93.600 124.300 115.200 124.300
[03/09 15:16:41   3602] addCustomLine AAA 93.600 145.900 115.200 145.900
[03/09 15:16:41   3602] addCustomLine AAA 115.200 124.300 115.200 145.900
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: kmem_instance/memory5_reg_12_, Center Move (103.800,153.100)->(92.200,162.100). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 93.000 142.300 93.000 163.900
[03/09 15:16:41   3602] addCustomLine AAA 93.000 142.300 114.600 142.300
[03/09 15:16:41   3602] addCustomLine AAA 93.000 163.900 114.600 163.900
[03/09 15:16:41   3602] addCustomLine AAA 114.600 142.300 114.600 163.900
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: kmem_instance/memory5_reg_1_, Center Move (96.600,133.300)->(88.400,144.100). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 85.800 122.500 85.800 144.100
[03/09 15:16:41   3602] addCustomLine AAA 85.800 122.500 107.400 122.500
[03/09 15:16:41   3602] addCustomLine AAA 85.800 144.100 107.400 144.100
[03/09 15:16:41   3602] addCustomLine AAA 107.400 122.500 107.400 144.100
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: kmem_instance/memory5_reg_0_, Center Move (101.200,136.900)->(91.800,147.700). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 90.400 126.100 90.400 147.700
[03/09 15:16:41   3602] addCustomLine AAA 90.400 126.100 112.000 126.100
[03/09 15:16:41   3602] addCustomLine AAA 90.400 147.700 112.000 147.700
[03/09 15:16:41   3602] addCustomLine AAA 112.000 126.100 112.000 147.700
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: kmem_instance/memory6_reg_17_, Center Move (41.000,120.700)->(41.000,131.500). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 30.200 109.900 30.200 131.500
[03/09 15:16:41   3602] addCustomLine AAA 30.200 109.900 51.800 109.900
[03/09 15:16:41   3602] addCustomLine AAA 30.200 131.500 51.800 131.500
[03/09 15:16:41   3602] addCustomLine AAA 51.800 109.900 51.800 131.500
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: kmem_instance/memory6_reg_16_, Center Move (31.600,126.100)->(38.000,136.900). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 20.800 115.300 20.800 136.900
[03/09 15:16:41   3602] addCustomLine AAA 20.800 115.300 42.400 115.300
[03/09 15:16:41   3602] addCustomLine AAA 20.800 136.900 42.400 136.900
[03/09 15:16:41   3602] addCustomLine AAA 42.400 115.300 42.400 136.900
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: kmem_instance/memory6_reg_12_, Center Move (110.200,172.900)->(98.800,174.700). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 99.400 162.100 99.400 183.700
[03/09 15:16:41   3602] addCustomLine AAA 99.400 162.100 121.000 162.100
[03/09 15:16:41   3602] addCustomLine AAA 99.400 183.700 121.000 183.700
[03/09 15:16:41   3602] addCustomLine AAA 121.000 162.100 121.000 183.700
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: kmem_instance/memory6_reg_11_, Center Move (75.000,127.900)->(69.800,138.700). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 64.200 117.100 64.200 138.700
[03/09 15:16:41   3602] addCustomLine AAA 64.200 117.100 85.800 117.100
[03/09 15:16:41   3602] addCustomLine AAA 64.200 138.700 85.800 138.700
[03/09 15:16:41   3602] addCustomLine AAA 85.800 117.100 85.800 138.700
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: kmem_instance/memory6_reg_6_, Center Move (98.600,187.300)->(106.800,198.100). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 87.800 176.500 87.800 198.100
[03/09 15:16:41   3602] addCustomLine AAA 87.800 176.500 109.400 176.500
[03/09 15:16:41   3602] addCustomLine AAA 87.800 198.100 109.400 198.100
[03/09 15:16:41   3602] addCustomLine AAA 109.400 176.500 109.400 198.100
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: kmem_instance/memory6_reg_2_, Center Move (52.600,183.700)->(51.000,194.500). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 41.800 172.900 41.800 194.500
[03/09 15:16:41   3602] addCustomLine AAA 41.800 172.900 63.400 172.900
[03/09 15:16:41   3602] addCustomLine AAA 41.800 194.500 63.400 194.500
[03/09 15:16:41   3602] addCustomLine AAA 63.400 172.900 63.400 194.500
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: kmem_instance/memory6_reg_0_, Center Move (107.400,133.300)->(96.600,142.300). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 96.600 122.500 96.600 144.100
[03/09 15:16:41   3602] addCustomLine AAA 96.600 122.500 118.200 122.500
[03/09 15:16:41   3602] addCustomLine AAA 96.600 144.100 118.200 144.100
[03/09 15:16:41   3602] addCustomLine AAA 118.200 122.500 118.200 144.100
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: kmem_instance/memory1_reg_32_, Center Move (34.700,118.900)->(37.500,129.700). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 23.900 108.100 23.900 129.700
[03/09 15:16:41   3602] addCustomLine AAA 23.900 108.100 45.500 108.100
[03/09 15:16:41   3602] addCustomLine AAA 23.900 129.700 45.500 129.700
[03/09 15:16:41   3602] addCustomLine AAA 45.500 108.100 45.500 129.700
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: kmem_instance/memory1_reg_27_, Center Move (30.500,115.300)->(33.100,126.100). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 19.700 104.500 19.700 126.100
[03/09 15:16:41   3602] addCustomLine AAA 19.700 104.500 41.300 104.500
[03/09 15:16:41   3602] addCustomLine AAA 19.700 126.100 41.300 126.100
[03/09 15:16:41   3602] addCustomLine AAA 41.300 104.500 41.300 126.100
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: kmem_instance/memory1_reg_17_, Center Move (40.100,115.300)->(42.300,126.100). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 29.300 104.500 29.300 126.100
[03/09 15:16:41   3602] addCustomLine AAA 29.300 104.500 50.900 104.500
[03/09 15:16:41   3602] addCustomLine AAA 29.300 126.100 50.900 126.100
[03/09 15:16:41   3602] addCustomLine AAA 50.900 104.500 50.900 126.100
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: kmem_instance/memory1_reg_12_, Center Move (113.300,174.700)->(102.500,178.300). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 102.500 163.900 102.500 185.500
[03/09 15:16:41   3602] addCustomLine AAA 102.500 163.900 124.100 163.900
[03/09 15:16:41   3602] addCustomLine AAA 102.500 185.500 124.100 185.500
[03/09 15:16:41   3602] addCustomLine AAA 124.100 163.900 124.100 185.500
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: kmem_instance/memory1_reg_11_, Center Move (70.300,126.100)->(72.300,136.900). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 59.500 115.300 59.500 136.900
[03/09 15:16:41   3602] addCustomLine AAA 59.500 115.300 81.100 115.300
[03/09 15:16:41   3602] addCustomLine AAA 59.500 136.900 81.100 136.900
[03/09 15:16:41   3602] addCustomLine AAA 81.100 115.300 81.100 136.900
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: kmem_instance/memory1_reg_6_, Center Move (98.900,183.700)->(105.500,194.500). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 88.100 172.900 88.100 194.500
[03/09 15:16:41   3602] addCustomLine AAA 88.100 172.900 109.700 172.900
[03/09 15:16:41   3602] addCustomLine AAA 88.100 194.500 109.700 194.500
[03/09 15:16:41   3602] addCustomLine AAA 109.700 172.900 109.700 194.500
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: kmem_instance/memory1_reg_4_, Center Move (66.500,126.100)->(68.500,136.900). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 55.700 115.300 55.700 136.900
[03/09 15:16:41   3602] addCustomLine AAA 55.700 115.300 77.300 115.300
[03/09 15:16:41   3602] addCustomLine AAA 55.700 136.900 77.300 136.900
[03/09 15:16:41   3602] addCustomLine AAA 77.300 115.300 77.300 136.900
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: kmem_instance/memory1_reg_1_, Center Move (91.300,124.300)->(84.900,135.100). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 80.500 113.500 80.500 135.100
[03/09 15:16:41   3602] addCustomLine AAA 80.500 113.500 102.100 113.500
[03/09 15:16:41   3602] addCustomLine AAA 80.500 135.100 102.100 135.100
[03/09 15:16:41   3602] addCustomLine AAA 102.100 113.500 102.100 135.100
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: kmem_instance/memory1_reg_0_, Center Move (102.500,127.900)->(99.900,138.700). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 91.700 117.100 91.700 138.700
[03/09 15:16:41   3602] addCustomLine AAA 91.700 117.100 113.300 117.100
[03/09 15:16:41   3602] addCustomLine AAA 91.700 138.700 113.300 138.700
[03/09 15:16:41   3602] addCustomLine AAA 113.300 117.100 113.300 138.700
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: kmem_instance/memory3_reg_40_, Center Move (54.700,118.900)->(54.700,129.700). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 43.900 108.100 43.900 129.700
[03/09 15:16:41   3602] addCustomLine AAA 43.900 108.100 65.500 108.100
[03/09 15:16:41   3602] addCustomLine AAA 43.900 129.700 65.500 129.700
[03/09 15:16:41   3602] addCustomLine AAA 65.500 108.100 65.500 129.700
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: kmem_instance/memory3_reg_27_, Center Move (17.700,120.700)->(25.100,131.500). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 6.900 109.900 6.900 131.500
[03/09 15:16:41   3602] addCustomLine AAA 6.900 109.900 28.500 109.900
[03/09 15:16:41   3602] addCustomLine AAA 6.900 131.500 28.500 131.500
[03/09 15:16:41   3602] addCustomLine AAA 28.500 109.900 28.500 131.500
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: kmem_instance/memory3_reg_17_, Center Move (47.100,120.700)->(47.100,131.500). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 36.300 109.900 36.300 131.500
[03/09 15:16:41   3602] addCustomLine AAA 36.300 109.900 57.900 109.900
[03/09 15:16:41   3602] addCustomLine AAA 36.300 131.500 57.900 131.500
[03/09 15:16:41   3602] addCustomLine AAA 57.900 109.900 57.900 131.500
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: kmem_instance/memory3_reg_14_, Center Move (77.500,171.100)->(79.300,181.900). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 66.700 160.300 66.700 181.900
[03/09 15:16:41   3602] addCustomLine AAA 66.700 160.300 88.300 160.300
[03/09 15:16:41   3602] addCustomLine AAA 66.700 181.900 88.300 181.900
[03/09 15:16:41   3602] addCustomLine AAA 88.300 160.300 88.300 181.900
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: kmem_instance/memory3_reg_11_, Center Move (72.500,120.700)->(71.700,131.500). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 61.700 109.900 61.700 131.500
[03/09 15:16:41   3602] addCustomLine AAA 61.700 109.900 83.300 109.900
[03/09 15:16:41   3602] addCustomLine AAA 61.700 131.500 83.300 131.500
[03/09 15:16:41   3602] addCustomLine AAA 83.300 109.900 83.300 131.500
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: kmem_instance/memory3_reg_4_, Center Move (67.500,120.700)->(65.700,131.500). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 56.700 109.900 56.700 131.500
[03/09 15:16:41   3602] addCustomLine AAA 56.700 109.900 78.300 109.900
[03/09 15:16:41   3602] addCustomLine AAA 56.700 131.500 78.300 131.500
[03/09 15:16:41   3602] addCustomLine AAA 78.300 109.900 78.300 131.500
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: kmem_instance/memory3_reg_3_, Center Move (77.300,120.700)->(76.100,131.500). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 66.500 109.900 66.500 131.500
[03/09 15:16:41   3602] addCustomLine AAA 66.500 109.900 88.100 109.900
[03/09 15:16:41   3602] addCustomLine AAA 66.500 131.500 88.100 131.500
[03/09 15:16:41   3602] addCustomLine AAA 88.100 109.900 88.100 131.500
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: kmem_instance/memory3_reg_1_, Center Move (86.900,120.700)->(79.900,131.500). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 76.100 109.900 76.100 131.500
[03/09 15:16:41   3602] addCustomLine AAA 76.100 109.900 97.700 109.900
[03/09 15:16:41   3602] addCustomLine AAA 76.100 131.500 97.700 131.500
[03/09 15:16:41   3602] addCustomLine AAA 97.700 109.900 97.700 131.500
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: kmem_instance/memory4_reg_40_, Center Move (50.900,118.900)->(50.900,129.700). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 40.100 108.100 40.100 129.700
[03/09 15:16:41   3602] addCustomLine AAA 40.100 108.100 61.700 108.100
[03/09 15:16:41   3602] addCustomLine AAA 40.100 129.700 61.700 129.700
[03/09 15:16:41   3602] addCustomLine AAA 61.700 108.100 61.700 129.700
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: kmem_instance/Q_reg_37_, Center Move (97.900,266.500)->(93.100,277.300). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 87.100 255.700 87.100 277.300
[03/09 15:16:41   3602] addCustomLine AAA 87.100 255.700 108.700 255.700
[03/09 15:16:41   3602] addCustomLine AAA 87.100 277.300 108.700 277.300
[03/09 15:16:41   3602] addCustomLine AAA 108.700 255.700 108.700 277.300
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: kmem_instance/memory4_reg_29_, Center Move (22.100,113.500)->(29.100,124.300). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 11.300 102.700 11.300 124.300
[03/09 15:16:41   3602] addCustomLine AAA 11.300 102.700 32.900 102.700
[03/09 15:16:41   3602] addCustomLine AAA 11.300 124.300 32.900 124.300
[03/09 15:16:41   3602] addCustomLine AAA 32.900 102.700 32.900 124.300
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: kmem_instance/memory4_reg_27_, Center Move (21.900,115.300)->(29.300,126.100). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 11.100 104.500 11.100 126.100
[03/09 15:16:41   3602] addCustomLine AAA 11.100 104.500 32.700 104.500
[03/09 15:16:41   3602] addCustomLine AAA 11.100 126.100 32.700 126.100
[03/09 15:16:41   3602] addCustomLine AAA 32.700 104.500 32.700 126.100
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: kmem_instance/memory4_reg_25_, Center Move (58.500,118.900)->(58.500,129.700). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 47.700 108.100 47.700 129.700
[03/09 15:16:41   3602] addCustomLine AAA 47.700 108.100 69.300 108.100
[03/09 15:16:41   3602] addCustomLine AAA 47.700 129.700 69.300 129.700
[03/09 15:16:41   3602] addCustomLine AAA 69.300 108.100 69.300 129.700
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: kmem_instance/Q_reg_25_, Center Move (54.500,144.100)->(53.300,154.900). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 43.700 133.300 43.700 154.900
[03/09 15:16:41   3602] addCustomLine AAA 43.700 133.300 65.300 133.300
[03/09 15:16:41   3602] addCustomLine AAA 43.700 154.900 65.300 154.900
[03/09 15:16:41   3602] addCustomLine AAA 65.300 133.300 65.300 154.900
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: kmem_instance/memory4_reg_17_, Center Move (45.300,117.100)->(43.900,127.900). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 34.500 106.300 34.500 127.900
[03/09 15:16:41   3602] addCustomLine AAA 34.500 106.300 56.100 106.300
[03/09 15:16:41   3602] addCustomLine AAA 34.500 127.900 56.100 127.900
[03/09 15:16:41   3602] addCustomLine AAA 56.100 106.300 56.100 127.900
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: kmem_instance/memory4_reg_14_, Center Move (74.900,165.700)->(75.100,176.500). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 64.100 154.900 64.100 176.500
[03/09 15:16:41   3602] addCustomLine AAA 64.100 154.900 85.700 154.900
[03/09 15:16:41   3602] addCustomLine AAA 64.100 176.500 85.700 176.500
[03/09 15:16:41   3602] addCustomLine AAA 85.700 154.900 85.700 176.500
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: kmem_instance/memory4_reg_11_, Center Move (72.100,117.100)->(73.500,127.900). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 61.300 106.300 61.300 127.900
[03/09 15:16:41   3602] addCustomLine AAA 61.300 106.300 82.900 106.300
[03/09 15:16:41   3602] addCustomLine AAA 61.300 127.900 82.900 127.900
[03/09 15:16:41   3602] addCustomLine AAA 82.900 106.300 82.900 127.900
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: kmem_instance/memory4_reg_4_, Center Move (63.900,117.100)->(65.100,127.900). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 53.100 106.300 53.100 127.900
[03/09 15:16:41   3602] addCustomLine AAA 53.100 106.300 74.700 106.300
[03/09 15:16:41   3602] addCustomLine AAA 53.100 127.900 74.700 127.900
[03/09 15:16:41   3602] addCustomLine AAA 74.700 106.300 74.700 127.900
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: kmem_instance/memory4_reg_3_, Center Move (78.300,117.100)->(77.300,127.900). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 67.500 106.300 67.500 127.900
[03/09 15:16:41   3602] addCustomLine AAA 67.500 106.300 89.100 106.300
[03/09 15:16:41   3602] addCustomLine AAA 67.500 127.900 89.100 127.900
[03/09 15:16:41   3602] addCustomLine AAA 89.100 106.300 89.100 127.900
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: kmem_instance/Q_reg_3_, Center Move (69.700,142.300)->(73.100,153.100). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 58.900 131.500 58.900 153.100
[03/09 15:16:41   3602] addCustomLine AAA 58.900 131.500 80.500 131.500
[03/09 15:16:41   3602] addCustomLine AAA 58.900 153.100 80.500 153.100
[03/09 15:16:41   3602] addCustomLine AAA 80.500 131.500 80.500 153.100
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: kmem_instance/Q_reg_2_, Center Move (53.500,189.100)->(53.700,199.900). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 42.700 178.300 42.700 199.900
[03/09 15:16:41   3602] addCustomLine AAA 42.700 178.300 64.300 178.300
[03/09 15:16:41   3602] addCustomLine AAA 42.700 199.900 64.300 199.900
[03/09 15:16:41   3602] addCustomLine AAA 64.300 178.300 64.300 199.900
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: kmem_instance/memory4_reg_1_, Center Move (87.500,124.300)->(80.500,135.100). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 76.700 113.500 76.700 135.100
[03/09 15:16:41   3602] addCustomLine AAA 76.700 113.500 98.300 113.500
[03/09 15:16:41   3602] addCustomLine AAA 76.700 135.100 98.300 135.100
[03/09 15:16:41   3602] addCustomLine AAA 98.300 113.500 98.300 135.100
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: kmem_instance/Q_reg_0_, Center Move (95.900,144.100)->(92.500,154.900). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 85.100 133.300 85.100 154.900
[03/09 15:16:41   3602] addCustomLine AAA 85.100 133.300 106.700 133.300
[03/09 15:16:41   3602] addCustomLine AAA 85.100 154.900 106.700 154.900
[03/09 15:16:41   3602] addCustomLine AAA 106.700 133.300 106.700 154.900
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: psum_mem_instance/memory2_reg_24_, Center Move (104.100,82.900)->(114.900,84.700). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 93.300 72.100 93.300 93.700
[03/09 15:16:41   3602] addCustomLine AAA 93.300 72.100 114.900 72.100
[03/09 15:16:41   3602] addCustomLine AAA 93.300 93.700 114.900 93.700
[03/09 15:16:41   3602] addCustomLine AAA 114.900 72.100 114.900 93.700
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: psum_mem_instance/memory0_reg_51_, Center Move (100.900,95.500)->(113.100,95.500). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 90.100 84.700 90.100 106.300
[03/09 15:16:41   3602] addCustomLine AAA 90.100 84.700 111.700 84.700
[03/09 15:16:41   3602] addCustomLine AAA 90.100 106.300 111.700 106.300
[03/09 15:16:41   3602] addCustomLine AAA 111.700 84.700 111.700 106.300
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: psum_mem_instance/memory7_reg_131_, Center Move (216.200,129.700)->(213.000,140.500). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 205.400 118.900 205.400 140.500
[03/09 15:16:41   3602] addCustomLine AAA 205.400 118.900 227.000 118.900
[03/09 15:16:41   3602] addCustomLine AAA 205.400 140.500 227.000 140.500
[03/09 15:16:41   3602] addCustomLine AAA 227.000 118.900 227.000 140.500
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: psum_mem_instance/memory7_reg_106_, Center Move (268.200,138.700)->(257.400,138.700). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 257.400 127.900 257.400 149.500
[03/09 15:16:41   3602] addCustomLine AAA 257.400 127.900 279.000 127.900
[03/09 15:16:41   3602] addCustomLine AAA 257.400 149.500 279.000 149.500
[03/09 15:16:41   3602] addCustomLine AAA 279.000 127.900 279.000 149.500
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: psum_mem_instance/memory7_reg_103_, Center Move (181.400,30.700)->(177.000,41.500). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 170.600 19.900 170.600 41.500
[03/09 15:16:41   3602] addCustomLine AAA 170.600 19.900 192.200 19.900
[03/09 15:16:41   3602] addCustomLine AAA 170.600 41.500 192.200 41.500
[03/09 15:16:41   3602] addCustomLine AAA 192.200 19.900 192.200 41.500
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: psum_mem_instance/memory5_reg_131_, Center Move (213.000,131.500)->(214.600,142.300). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 202.200 120.700 202.200 142.300
[03/09 15:16:41   3602] addCustomLine AAA 202.200 120.700 223.800 120.700
[03/09 15:16:41   3602] addCustomLine AAA 202.200 142.300 223.800 142.300
[03/09 15:16:41   3602] addCustomLine AAA 223.800 120.700 223.800 142.300
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: psum_mem_instance/memory5_reg_106_, Center Move (273.400,138.700)->(262.200,140.500). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 262.600 127.900 262.600 149.500
[03/09 15:16:41   3602] addCustomLine AAA 262.600 127.900 284.200 127.900
[03/09 15:16:41   3602] addCustomLine AAA 262.600 149.500 284.200 149.500
[03/09 15:16:41   3602] addCustomLine AAA 284.200 127.900 284.200 149.500
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: psum_mem_instance/memory5_reg_103_, Center Move (180.400,34.300)->(175.400,45.100). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 169.600 23.500 169.600 45.100
[03/09 15:16:41   3602] addCustomLine AAA 169.600 23.500 191.200 23.500
[03/09 15:16:41   3602] addCustomLine AAA 169.600 45.100 191.200 45.100
[03/09 15:16:41   3602] addCustomLine AAA 191.200 23.500 191.200 45.100
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: psum_mem_instance/memory5_reg_76_, Center Move (170.000,30.700)->(171.800,41.500). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 159.200 19.900 159.200 41.500
[03/09 15:16:41   3602] addCustomLine AAA 159.200 19.900 180.800 19.900
[03/09 15:16:41   3602] addCustomLine AAA 159.200 41.500 180.800 41.500
[03/09 15:16:41   3602] addCustomLine AAA 180.800 19.900 180.800 41.500
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: psum_mem_instance/memory5_reg_12_, Center Move (35.600,36.100)->(47.800,41.500). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 24.800 25.300 24.800 46.900
[03/09 15:16:41   3602] addCustomLine AAA 24.800 25.300 46.400 25.300
[03/09 15:16:41   3602] addCustomLine AAA 24.800 46.900 46.400 46.900
[03/09 15:16:41   3602] addCustomLine AAA 46.400 25.300 46.400 46.900
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: psum_mem_instance/memory5_reg_6_, Center Move (34.200,48.700)->(45.000,45.100). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 23.400 37.900 23.400 59.500
[03/09 15:16:41   3602] addCustomLine AAA 23.400 37.900 45.000 37.900
[03/09 15:16:41   3602] addCustomLine AAA 23.400 59.500 45.000 59.500
[03/09 15:16:41   3602] addCustomLine AAA 45.000 37.900 45.000 59.500
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: psum_mem_instance/memory1_reg_107_, Center Move (251.700,99.100)->(252.700,88.300). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 240.900 88.300 240.900 109.900
[03/09 15:16:41   3602] addCustomLine AAA 240.900 88.300 262.500 88.300
[03/09 15:16:41   3602] addCustomLine AAA 240.900 109.900 262.500 109.900
[03/09 15:16:41   3602] addCustomLine AAA 262.500 88.300 262.500 109.900
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: psum_mem_instance/memory1_reg_76_, Center Move (157.100,32.500)->(161.900,43.300). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 146.300 21.700 146.300 43.300
[03/09 15:16:41   3602] addCustomLine AAA 146.300 21.700 167.900 21.700
[03/09 15:16:41   3602] addCustomLine AAA 146.300 43.300 167.900 43.300
[03/09 15:16:41   3602] addCustomLine AAA 167.900 21.700 167.900 43.300
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: psum_mem_instance/memory1_reg_49_, Center Move (146.900,23.500)->(136.100,30.700). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 136.100 12.700 136.100 34.300
[03/09 15:16:41   3602] addCustomLine AAA 136.100 12.700 157.700 12.700
[03/09 15:16:41   3602] addCustomLine AAA 136.100 34.300 157.700 34.300
[03/09 15:16:41   3602] addCustomLine AAA 157.700 12.700 157.700 34.300
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: psum_mem_instance/memory3_reg_116_, Center Move (191.300,25.300)->(199.500,36.100). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 180.500 14.500 180.500 36.100
[03/09 15:16:41   3602] addCustomLine AAA 180.500 14.500 202.100 14.500
[03/09 15:16:41   3602] addCustomLine AAA 180.500 36.100 202.100 36.100
[03/09 15:16:41   3602] addCustomLine AAA 202.100 14.500 202.100 36.100
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: psum_mem_instance/memory3_reg_24_, Center Move (101.900,70.300)->(113.100,75.700). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 91.100 59.500 91.100 81.100
[03/09 15:16:41   3602] addCustomLine AAA 91.100 59.500 112.700 59.500
[03/09 15:16:41   3602] addCustomLine AAA 91.100 81.100 112.700 81.100
[03/09 15:16:41   3602] addCustomLine AAA 112.700 59.500 112.700 81.100
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: psum_mem_instance/memory3_reg_14_, Center Move (46.300,16.300)->(56.500,27.100). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 35.500 5.500 35.500 27.100
[03/09 15:16:41   3602] addCustomLine AAA 35.500 5.500 57.100 5.500
[03/09 15:16:41   3602] addCustomLine AAA 35.500 27.100 57.100 27.100
[03/09 15:16:41   3602] addCustomLine AAA 57.100 5.500 57.100 27.100
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: psum_mem_instance/memory3_reg_6_, Center Move (27.100,48.700)->(38.900,45.100). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 16.300 37.900 16.300 59.500
[03/09 15:16:41   3602] addCustomLine AAA 16.300 37.900 37.900 37.900
[03/09 15:16:41   3602] addCustomLine AAA 16.300 59.500 37.900 59.500
[03/09 15:16:41   3602] addCustomLine AAA 37.900 37.900 37.900 59.500
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: psum_mem_instance/memory3_reg_4_, Center Move (60.900,16.300)->(67.500,27.100). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 50.100 5.500 50.100 27.100
[03/09 15:16:41   3602] addCustomLine AAA 50.100 5.500 71.700 5.500
[03/09 15:16:41   3602] addCustomLine AAA 50.100 27.100 71.700 27.100
[03/09 15:16:41   3602] addCustomLine AAA 71.700 5.500 71.700 27.100
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: psum_mem_instance/memory4_reg_82_, Center Move (157.500,45.100)->(145.700,46.900). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 146.700 34.300 146.700 55.900
[03/09 15:16:41   3602] addCustomLine AAA 146.700 34.300 168.300 34.300
[03/09 15:16:41   3602] addCustomLine AAA 146.700 55.900 168.300 55.900
[03/09 15:16:41   3602] addCustomLine AAA 168.300 34.300 168.300 55.900
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: psum_mem_instance/memory4_reg_73_, Center Move (168.500,68.500)->(176.100,79.300). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 157.700 57.700 157.700 79.300
[03/09 15:16:41   3602] addCustomLine AAA 157.700 57.700 179.300 57.700
[03/09 15:16:41   3602] addCustomLine AAA 157.700 79.300 179.300 79.300
[03/09 15:16:41   3602] addCustomLine AAA 179.300 57.700 179.300 79.300
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: psum_mem_instance/memory4_reg_19_, Center Move (23.100,34.300)->(34.100,37.900). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 12.300 23.500 12.300 45.100
[03/09 15:16:41   3602] addCustomLine AAA 12.300 23.500 33.900 23.500
[03/09 15:16:41   3602] addCustomLine AAA 12.300 45.100 33.900 45.100
[03/09 15:16:41   3602] addCustomLine AAA 33.900 23.500 33.900 45.100
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: psum_mem_instance/memory4_reg_18_, Center Move (24.300,28.900)->(35.100,36.100). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 13.500 18.100 13.500 39.700
[03/09 15:16:41   3602] addCustomLine AAA 13.500 18.100 35.100 18.100
[03/09 15:16:41   3602] addCustomLine AAA 13.500 39.700 35.100 39.700
[03/09 15:16:41   3602] addCustomLine AAA 35.100 18.100 35.100 39.700
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: psum_mem_instance/memory4_reg_14_, Center Move (46.700,19.900)->(56.100,30.700). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 35.900 9.100 35.900 30.700
[03/09 15:16:41   3602] addCustomLine AAA 35.900 9.100 57.500 9.100
[03/09 15:16:41   3602] addCustomLine AAA 35.900 30.700 57.500 30.700
[03/09 15:16:41   3602] addCustomLine AAA 57.500 9.100 57.500 30.700
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: psum_mem_instance/memory4_reg_8_, Center Move (80.300,18.100)->(81.900,28.900). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 69.500 7.300 69.500 28.900
[03/09 15:16:41   3602] addCustomLine AAA 69.500 7.300 91.100 7.300
[03/09 15:16:41   3602] addCustomLine AAA 69.500 28.900 91.100 28.900
[03/09 15:16:41   3602] addCustomLine AAA 91.100 7.300 91.100 28.900
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: psum_mem_instance/memory4_reg_6_, Center Move (22.500,45.100)->(33.300,43.300). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 11.700 34.300 11.700 55.900
[03/09 15:16:41   3602] addCustomLine AAA 11.700 34.300 33.300 34.300
[03/09 15:16:41   3602] addCustomLine AAA 11.700 55.900 33.300 55.900
[03/09 15:16:41   3602] addCustomLine AAA 33.300 34.300 33.300 55.900
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: psum_mem_instance/memory4_reg_1_, Center Move (28.300,18.100)->(39.100,28.900). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 17.500 7.300 17.500 28.900
[03/09 15:16:41   3602] addCustomLine AAA 17.500 7.300 39.100 7.300
[03/09 15:16:41   3602] addCustomLine AAA 17.500 28.900 39.100 28.900
[03/09 15:16:41   3602] addCustomLine AAA 39.100 7.300 39.100 28.900
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: psum_mem_instance/Q_reg_115_, Center Move (187.500,10.900)->(190.700,21.700). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 176.700 0.100 176.700 21.700
[03/09 15:16:41   3602] addCustomLine AAA 176.700 0.100 198.300 0.100
[03/09 15:16:41   3602] addCustomLine AAA 176.700 21.700 198.300 21.700
[03/09 15:16:41   3602] addCustomLine AAA 198.300 0.100 198.300 21.700
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: psum_mem_instance/Q_reg_101_, Center Move (180.900,12.700)->(182.700,23.500). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 170.100 1.900 170.100 23.500
[03/09 15:16:41   3602] addCustomLine AAA 170.100 1.900 191.700 1.900
[03/09 15:16:41   3602] addCustomLine AAA 170.100 23.500 191.700 23.500
[03/09 15:16:41   3602] addCustomLine AAA 191.700 1.900 191.700 23.500
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: psum_mem_instance/Q_reg_88_, Center Move (159.100,10.900)->(162.500,21.700). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 148.300 0.100 148.300 21.700
[03/09 15:16:41   3602] addCustomLine AAA 148.300 0.100 169.900 0.100
[03/09 15:16:41   3602] addCustomLine AAA 148.300 21.700 169.900 21.700
[03/09 15:16:41   3602] addCustomLine AAA 169.900 0.100 169.900 21.700
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: psum_mem_instance/Q_reg_38_, Center Move (173.500,10.900)->(176.300,21.700). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 162.700 0.100 162.700 21.700
[03/09 15:16:41   3602] addCustomLine AAA 162.700 0.100 184.300 0.100
[03/09 15:16:41   3602] addCustomLine AAA 162.700 21.700 184.300 21.700
[03/09 15:16:41   3602] addCustomLine AAA 184.300 0.100 184.300 21.700
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: psum_mem_instance/Q_reg_18_, Center Move (36.900,10.900)->(47.700,18.100). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 26.100 0.100 26.100 21.700
[03/09 15:16:41   3602] addCustomLine AAA 26.100 0.100 47.700 0.100
[03/09 15:16:41   3602] addCustomLine AAA 26.100 21.700 47.700 21.700
[03/09 15:16:41   3602] addCustomLine AAA 47.700 0.100 47.700 21.700
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: psum_mem_instance/Q_reg_12_, Center Move (43.300,10.900)->(54.200,18.100). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 32.500 0.100 32.500 21.700
[03/09 15:16:41   3602] addCustomLine AAA 32.500 0.100 54.100 0.100
[03/09 15:16:41   3602] addCustomLine AAA 32.500 21.700 54.100 21.700
[03/09 15:16:41   3602] addCustomLine AAA 54.100 0.100 54.100 21.700
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: psum_mem_instance/Q_reg_6_, Center Move (34.300,12.700)->(45.100,19.900). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 23.500 1.900 23.500 23.500
[03/09 15:16:41   3602] addCustomLine AAA 23.500 1.900 45.100 1.900
[03/09 15:16:41   3602] addCustomLine AAA 23.500 23.500 45.100 23.500
[03/09 15:16:41   3602] addCustomLine AAA 45.100 1.900 45.100 23.500
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_, Center Move (308.300,424.900)->(320.500,414.100). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 297.500 414.100 297.500 435.700
[03/09 15:16:41   3602] addCustomLine AAA 297.500 414.100 319.100 414.100
[03/09 15:16:41   3602] addCustomLine AAA 297.500 435.700 319.100 435.700
[03/09 15:16:41   3602] addCustomLine AAA 319.100 414.100 319.100 435.700
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_, Center Move (322.300,329.500)->(334.500,340.300). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 311.500 318.700 311.500 340.300
[03/09 15:16:41   3602] addCustomLine AAA 311.500 318.700 333.100 318.700
[03/09 15:16:41   3602] addCustomLine AAA 311.500 340.300 333.100 340.300
[03/09 15:16:41   3602] addCustomLine AAA 333.100 318.700 333.100 340.300
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_, Center Move (326.100,324.100)->(332.500,334.900). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 315.300 313.300 315.300 334.900
[03/09 15:16:41   3602] addCustomLine AAA 315.300 313.300 336.900 313.300
[03/09 15:16:41   3602] addCustomLine AAA 315.300 334.900 336.900 334.900
[03/09 15:16:41   3602] addCustomLine AAA 336.900 313.300 336.900 334.900
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_, Center Move (343.500,318.700)->(354.900,329.500). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 332.700 307.900 332.700 329.500
[03/09 15:16:41   3602] addCustomLine AAA 332.700 307.900 354.300 307.900
[03/09 15:16:41   3602] addCustomLine AAA 332.700 329.500 354.300 329.500
[03/09 15:16:41   3602] addCustomLine AAA 354.300 307.900 354.300 329.500
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_, Center Move (319.500,426.700)->(329.300,415.900). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 308.700 415.900 308.700 437.500
[03/09 15:16:41   3602] addCustomLine AAA 308.700 415.900 330.300 415.900
[03/09 15:16:41   3602] addCustomLine AAA 308.700 437.500 330.300 437.500
[03/09 15:16:41   3602] addCustomLine AAA 330.300 415.900 330.300 437.500
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_, Center Move (341.300,415.900)->(352.700,412.300). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 330.500 405.100 330.500 426.700
[03/09 15:16:41   3602] addCustomLine AAA 330.500 405.100 352.100 405.100
[03/09 15:16:41   3602] addCustomLine AAA 330.500 426.700 352.100 426.700
[03/09 15:16:41   3602] addCustomLine AAA 352.100 405.100 352.100 426.700
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_18_, Center Move (317.900,421.300)->(320.500,410.500). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 307.100 410.500 307.100 432.100
[03/09 15:16:41   3602] addCustomLine AAA 307.100 410.500 328.700 410.500
[03/09 15:16:41   3602] addCustomLine AAA 307.100 432.100 328.700 432.100
[03/09 15:16:41   3602] addCustomLine AAA 328.700 410.500 328.700 432.100
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_19_, Center Move (314.100,426.700)->(324.700,415.900). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 303.300 415.900 303.300 437.500
[03/09 15:16:41   3602] addCustomLine AAA 303.300 415.900 324.900 415.900
[03/09 15:16:41   3602] addCustomLine AAA 303.300 437.500 324.900 437.500
[03/09 15:16:41   3602] addCustomLine AAA 324.900 415.900 324.900 437.500
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_40_, Center Move (313.500,300.700)->(324.300,302.500). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 302.700 289.900 302.700 311.500
[03/09 15:16:41   3602] addCustomLine AAA 302.700 289.900 324.300 289.900
[03/09 15:16:41   3602] addCustomLine AAA 302.700 311.500 324.300 311.500
[03/09 15:16:41   3602] addCustomLine AAA 324.300 289.900 324.300 311.500
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_33_, Center Move (317.100,210.700)->(328.900,214.300). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 306.300 199.900 306.300 221.500
[03/09 15:16:41   3602] addCustomLine AAA 306.300 199.900 327.900 199.900
[03/09 15:16:41   3602] addCustomLine AAA 306.300 221.500 327.900 221.500
[03/09 15:16:41   3602] addCustomLine AAA 327.900 199.900 327.900 221.500
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_, Center Move (323.300,307.900)->(335.000,302.500). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 312.500 297.100 312.500 318.700
[03/09 15:16:41   3602] addCustomLine AAA 312.500 297.100 334.100 297.100
[03/09 15:16:41   3602] addCustomLine AAA 312.500 318.700 334.100 318.700
[03/09 15:16:41   3602] addCustomLine AAA 334.100 297.100 334.100 318.700
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_33_, Center Move (313.300,214.300)->(324.300,214.300). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 302.500 203.500 302.500 225.100
[03/09 15:16:41   3602] addCustomLine AAA 302.500 203.500 324.100 203.500
[03/09 15:16:41   3602] addCustomLine AAA 302.500 225.100 324.100 225.100
[03/09 15:16:41   3602] addCustomLine AAA 324.100 203.500 324.100 225.100
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_51_, Center Move (362.900,208.900)->(373.700,207.100). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 352.100 198.100 352.100 219.700
[03/09 15:16:41   3602] addCustomLine AAA 352.100 198.100 373.700 198.100
[03/09 15:16:41   3602] addCustomLine AAA 352.100 219.700 373.700 219.700
[03/09 15:16:41   3602] addCustomLine AAA 373.700 198.100 373.700 219.700
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_15_, Center Move (396.100,158.500)->(384.300,160.300). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 385.300 147.700 385.300 169.300
[03/09 15:16:41   3602] addCustomLine AAA 385.300 147.700 406.900 147.700
[03/09 15:16:41   3602] addCustomLine AAA 385.300 169.300 406.900 169.300
[03/09 15:16:41   3602] addCustomLine AAA 406.900 147.700 406.900 169.300
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_14_, Center Move (396.300,160.300)->(383.300,162.100). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 385.500 149.500 385.500 171.100
[03/09 15:16:41   3602] addCustomLine AAA 385.500 149.500 407.100 149.500
[03/09 15:16:41   3602] addCustomLine AAA 385.500 171.100 407.100 171.100
[03/09 15:16:41   3602] addCustomLine AAA 407.100 149.500 407.100 171.100
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_5_, Center Move (323.700,207.100)->(334.500,207.100). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 312.900 196.300 312.900 217.900
[03/09 15:16:41   3602] addCustomLine AAA 312.900 196.300 334.500 196.300
[03/09 15:16:41   3602] addCustomLine AAA 312.900 217.900 334.500 217.900
[03/09 15:16:41   3602] addCustomLine AAA 334.500 196.300 334.500 217.900
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_6_, Center Move (325.100,212.500)->(336.500,210.700). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 314.300 201.700 314.300 223.300
[03/09 15:16:41   3602] addCustomLine AAA 314.300 201.700 335.900 201.700
[03/09 15:16:41   3602] addCustomLine AAA 314.300 223.300 335.900 223.300
[03/09 15:16:41   3602] addCustomLine AAA 335.900 201.700 335.900 223.300
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: mac_array_instance/col_idx_8__mac_col_inst/inst_q_reg_1_, Center Move (299.800,189.100)->(300.000,199.900). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 289.000 178.300 289.000 199.900
[03/09 15:16:41   3602] addCustomLine AAA 289.000 178.300 310.600 178.300
[03/09 15:16:41   3602] addCustomLine AAA 289.000 199.900 310.600 199.900
[03/09 15:16:41   3602] addCustomLine AAA 310.600 178.300 310.600 199.900
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_44_, Center Move (330.900,111.700)->(335.500,100.900). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 320.100 100.900 320.100 122.500
[03/09 15:16:41   3602] addCustomLine AAA 320.100 100.900 341.700 100.900
[03/09 15:16:41   3602] addCustomLine AAA 320.100 122.500 341.700 122.500
[03/09 15:16:41   3602] addCustomLine AAA 341.700 100.900 341.700 122.500
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_, Center Move (335.700,109.900)->(339.100,99.100). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 324.900 99.100 324.900 120.700
[03/09 15:16:41   3602] addCustomLine AAA 324.900 99.100 346.500 99.100
[03/09 15:16:41   3602] addCustomLine AAA 324.900 120.700 346.500 120.700
[03/09 15:16:41   3602] addCustomLine AAA 346.500 99.100 346.500 120.700
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: ofifo_inst/col_idx_0__fifo_instance/wr_ptr_reg_0_, Center Move (34.000,64.900)->(37.000,75.700). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 23.200 54.100 23.200 75.700
[03/09 15:16:41   3602] addCustomLine AAA 23.200 54.100 44.800 54.100
[03/09 15:16:41   3602] addCustomLine AAA 23.200 75.700 44.800 75.700
[03/09 15:16:41   3602] addCustomLine AAA 44.800 54.100 44.800 75.700
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: ofifo_inst/col_idx_0__fifo_instance/rd_ptr_reg_0_, Center Move (14.300,55.900)->(25.100,66.700). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 3.500 45.100 3.500 66.700
[03/09 15:16:41   3602] addCustomLine AAA 3.500 45.100 25.100 45.100
[03/09 15:16:41   3602] addCustomLine AAA 3.500 66.700 25.100 66.700
[03/09 15:16:41   3602] addCustomLine AAA 25.100 45.100 25.100 66.700
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: ofifo_inst/col_idx_0__fifo_instance/rd_ptr_reg_3_, Center Move (19.200,59.500)->(29.200,70.300). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 8.400 48.700 8.400 70.300
[03/09 15:16:41   3602] addCustomLine AAA 8.400 48.700 30.000 48.700
[03/09 15:16:41   3602] addCustomLine AAA 8.400 70.300 30.000 70.300
[03/09 15:16:41   3602] addCustomLine AAA 30.000 48.700 30.000 70.300
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: ofifo_inst/col_idx_0__fifo_instance/q0_reg_12_, Center Move (18.400,90.100)->(29.800,95.500). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 7.600 79.300 7.600 100.900
[03/09 15:16:41   3602] addCustomLine AAA 7.600 79.300 29.200 79.300
[03/09 15:16:41   3602] addCustomLine AAA 7.600 100.900 29.200 100.900
[03/09 15:16:41   3602] addCustomLine AAA 29.200 79.300 29.200 100.900
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: ofifo_inst/col_idx_0__fifo_instance/q2_reg_19_, Center Move (15.900,72.100)->(26.500,82.900). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 5.100 61.300 5.100 82.900
[03/09 15:16:41   3602] addCustomLine AAA 5.100 61.300 26.700 61.300
[03/09 15:16:41   3602] addCustomLine AAA 5.100 82.900 26.700 82.900
[03/09 15:16:41   3602] addCustomLine AAA 26.700 61.300 26.700 82.900
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: ofifo_inst/col_idx_0__fifo_instance/q2_reg_4_, Center Move (51.300,63.100)->(56.300,73.900). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 40.500 52.300 40.500 73.900
[03/09 15:16:41   3602] addCustomLine AAA 40.500 52.300 62.100 52.300
[03/09 15:16:41   3602] addCustomLine AAA 40.500 73.900 62.100 73.900
[03/09 15:16:41   3602] addCustomLine AAA 62.100 52.300 62.100 73.900
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: ofifo_inst/col_idx_0__fifo_instance/wr_ptr_reg_3_, Center Move (23.700,52.300)->(29.700,63.100). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 12.900 41.500 12.900 63.100
[03/09 15:16:41   3602] addCustomLine AAA 12.900 41.500 34.500 41.500
[03/09 15:16:41   3602] addCustomLine AAA 12.900 63.100 34.500 63.100
[03/09 15:16:41   3602] addCustomLine AAA 34.500 41.500 34.500 63.100
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: ofifo_inst/col_idx_0__fifo_instance/q3_reg_19_, Center Move (14.100,77.500)->(23.100,88.300). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 3.300 66.700 3.300 88.300
[03/09 15:16:41   3602] addCustomLine AAA 3.300 66.700 24.900 66.700
[03/09 15:16:41   3602] addCustomLine AAA 3.300 88.300 24.900 88.300
[03/09 15:16:41   3602] addCustomLine AAA 24.900 66.700 24.900 88.300
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: ofifo_inst/col_idx_0__fifo_instance/wr_ptr_reg_1_, Center Move (34.000,61.300)->(37.400,72.100). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 23.200 50.500 23.200 72.100
[03/09 15:16:41   3602] addCustomLine AAA 23.200 50.500 44.800 50.500
[03/09 15:16:41   3602] addCustomLine AAA 23.200 72.100 44.800 72.100
[03/09 15:16:41   3602] addCustomLine AAA 44.800 50.500 44.800 72.100
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: ofifo_inst/col_idx_0__fifo_instance/q3_reg_12_, Center Move (13.900,90.100)->(24.900,93.700). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 3.100 79.300 3.100 100.900
[03/09 15:16:41   3602] addCustomLine AAA 3.100 79.300 24.700 79.300
[03/09 15:16:41   3602] addCustomLine AAA 3.100 100.900 24.700 100.900
[03/09 15:16:41   3602] addCustomLine AAA 24.700 79.300 24.700 100.900
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: ofifo_inst/col_idx_2__fifo_instance/rd_ptr_reg_0_, Center Move (112.100,149.500)->(116.300,160.300). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 101.300 138.700 101.300 160.300
[03/09 15:16:41   3602] addCustomLine AAA 101.300 138.700 122.900 138.700
[03/09 15:16:41   3602] addCustomLine AAA 101.300 160.300 122.900 160.300
[03/09 15:16:41   3602] addCustomLine AAA 122.900 138.700 122.900 160.300
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: ofifo_inst/col_idx_3__fifo_instance/q7_reg_19_, Center Move (251.300,306.100)->(262.900,300.700). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 240.500 295.300 240.500 316.900
[03/09 15:16:41   3602] addCustomLine AAA 240.500 295.300 262.100 295.300
[03/09 15:16:41   3602] addCustomLine AAA 240.500 316.900 262.100 316.900
[03/09 15:16:41   3602] addCustomLine AAA 262.100 295.300 262.100 316.900
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: ofifo_inst/col_idx_3__fifo_instance/q1_reg_16_, Center Move (237.600,235.900)->(239.400,246.700). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 226.800 225.100 226.800 246.700
[03/09 15:16:41   3602] addCustomLine AAA 226.800 225.100 248.400 225.100
[03/09 15:16:41   3602] addCustomLine AAA 226.800 246.700 248.400 246.700
[03/09 15:16:41   3602] addCustomLine AAA 248.400 225.100 248.400 246.700
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: ofifo_inst/col_idx_3__fifo_instance/q6_reg_10_, Center Move (247.900,300.700)->(258.900,297.100). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 237.100 289.900 237.100 311.500
[03/09 15:16:41   3602] addCustomLine AAA 237.100 289.900 258.700 289.900
[03/09 15:16:41   3602] addCustomLine AAA 237.100 311.500 258.700 311.500
[03/09 15:16:41   3602] addCustomLine AAA 258.700 289.900 258.700 311.500
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: ofifo_inst/col_idx_3__fifo_instance/q7_reg_14_, Center Move (247.500,232.300)->(243.900,243.100). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 236.700 221.500 236.700 243.100
[03/09 15:16:41   3602] addCustomLine AAA 236.700 221.500 258.300 221.500
[03/09 15:16:41   3602] addCustomLine AAA 236.700 243.100 258.300 243.100
[03/09 15:16:41   3602] addCustomLine AAA 258.300 221.500 258.300 243.100
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: ofifo_inst/col_idx_4__fifo_instance/q0_reg_12_, Center Move (273.800,268.300)->(285.800,277.300). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 263.000 257.500 263.000 279.100
[03/09 15:16:41   3602] addCustomLine AAA 263.000 257.500 284.600 257.500
[03/09 15:16:41   3602] addCustomLine AAA 263.000 279.100 284.600 279.100
[03/09 15:16:41   3602] addCustomLine AAA 284.600 257.500 284.600 279.100
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: ofifo_inst/col_idx_4__fifo_instance/q0_reg_6_, Center Move (313.000,248.500)->(301.400,246.700). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 302.200 237.700 302.200 259.300
[03/09 15:16:41   3602] addCustomLine AAA 302.200 237.700 323.800 237.700
[03/09 15:16:41   3602] addCustomLine AAA 302.200 259.300 323.800 259.300
[03/09 15:16:41   3602] addCustomLine AAA 323.800 237.700 323.800 259.300
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: ofifo_inst/col_idx_4__fifo_instance/q6_reg_17_, Center Move (287.500,259.300)->(302.500,266.500). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 276.700 248.500 276.700 270.100
[03/09 15:16:41   3602] addCustomLine AAA 276.700 248.500 298.300 248.500
[03/09 15:16:41   3602] addCustomLine AAA 276.700 270.100 298.300 270.100
[03/09 15:16:41   3602] addCustomLine AAA 298.300 248.500 298.300 270.100
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: ofifo_inst/col_idx_4__fifo_instance/q2_reg_17_, Center Move (298.300,248.500)->(303.100,259.300). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 287.500 237.700 287.500 259.300
[03/09 15:16:41   3602] addCustomLine AAA 287.500 237.700 309.100 237.700
[03/09 15:16:41   3602] addCustomLine AAA 287.500 259.300 309.100 259.300
[03/09 15:16:41   3602] addCustomLine AAA 309.100 237.700 309.100 259.300
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: ofifo_inst/col_idx_4__fifo_instance/wr_ptr_reg_3_, Center Move (294.300,207.100)->(294.300,217.900). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 283.500 196.300 283.500 217.900
[03/09 15:16:41   3602] addCustomLine AAA 283.500 196.300 305.100 196.300
[03/09 15:16:41   3602] addCustomLine AAA 283.500 217.900 305.100 217.900
[03/09 15:16:41   3602] addCustomLine AAA 305.100 196.300 305.100 217.900
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: ofifo_inst/col_idx_4__fifo_instance/q1_reg_17_, Center Move (290.200,252.100)->(304.000,262.900). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 279.400 241.300 279.400 262.900
[03/09 15:16:41   3602] addCustomLine AAA 279.400 241.300 301.000 241.300
[03/09 15:16:41   3602] addCustomLine AAA 279.400 262.900 301.000 262.900
[03/09 15:16:41   3602] addCustomLine AAA 301.000 241.300 301.000 262.900
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: ofifo_inst/col_idx_4__fifo_instance/q1_reg_14_, Center Move (285.000,262.900)->(296.000,266.500). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 274.200 252.100 274.200 273.700
[03/09 15:16:41   3602] addCustomLine AAA 274.200 252.100 295.800 252.100
[03/09 15:16:41   3602] addCustomLine AAA 274.200 273.700 295.800 273.700
[03/09 15:16:41   3602] addCustomLine AAA 295.800 252.100 295.800 273.700
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: ofifo_inst/col_idx_4__fifo_instance/q1_reg_12_, Center Move (272.000,270.100)->(287.600,279.100). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 261.200 259.300 261.200 280.900
[03/09 15:16:41   3602] addCustomLine AAA 261.200 259.300 282.800 259.300
[03/09 15:16:41   3602] addCustomLine AAA 261.200 280.900 282.800 280.900
[03/09 15:16:41   3602] addCustomLine AAA 282.800 259.300 282.800 280.900
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: ofifo_inst/col_idx_4__fifo_instance/q1_reg_11_, Center Move (272.400,252.100)->(285.200,262.900). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 261.600 241.300 261.600 262.900
[03/09 15:16:41   3602] addCustomLine AAA 261.600 241.300 283.200 241.300
[03/09 15:16:41   3602] addCustomLine AAA 261.600 262.900 283.200 262.900
[03/09 15:16:41   3602] addCustomLine AAA 283.200 241.300 283.200 262.900
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: ofifo_inst/col_idx_4__fifo_instance/q1_reg_6_, Center Move (310.400,252.100)->(298.800,248.500). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 299.600 241.300 299.600 262.900
[03/09 15:16:41   3602] addCustomLine AAA 299.600 241.300 321.200 241.300
[03/09 15:16:41   3602] addCustomLine AAA 299.600 262.900 321.200 262.900
[03/09 15:16:41   3602] addCustomLine AAA 321.200 241.300 321.200 262.900
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: ofifo_inst/col_idx_4__fifo_instance/q4_reg_14_, Center Move (300.600,252.100)->(310.400,262.900). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 289.800 241.300 289.800 262.900
[03/09 15:16:41   3602] addCustomLine AAA 289.800 241.300 311.400 241.300
[03/09 15:16:41   3602] addCustomLine AAA 289.800 262.900 311.400 262.900
[03/09 15:16:41   3602] addCustomLine AAA 311.400 241.300 311.400 262.900
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: ofifo_inst/col_idx_4__fifo_instance/q4_reg_11_, Center Move (265.200,288.100)->(280.600,279.100). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 254.400 277.300 254.400 298.900
[03/09 15:16:41   3602] addCustomLine AAA 254.400 277.300 276.000 277.300
[03/09 15:16:41   3602] addCustomLine AAA 254.400 298.900 276.000 298.900
[03/09 15:16:41   3602] addCustomLine AAA 276.000 277.300 276.000 298.900
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: ofifo_inst/col_idx_4__fifo_instance/q5_reg_6_, Center Move (315.000,257.500)->(303.600,255.700). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 304.200 246.700 304.200 268.300
[03/09 15:16:41   3602] addCustomLine AAA 304.200 246.700 325.800 246.700
[03/09 15:16:41   3602] addCustomLine AAA 304.200 268.300 325.800 268.300
[03/09 15:16:41   3602] addCustomLine AAA 325.800 246.700 325.800 268.300
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: ofifo_inst/col_idx_4__fifo_instance/q6_reg_6_, Center Move (313.900,259.300)->(308.300,248.500). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 303.100 248.500 303.100 270.100
[03/09 15:16:41   3602] addCustomLine AAA 303.100 248.500 324.700 248.500
[03/09 15:16:41   3602] addCustomLine AAA 303.100 270.100 324.700 270.100
[03/09 15:16:41   3602] addCustomLine AAA 324.700 248.500 324.700 270.100
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: ofifo_inst/col_idx_4__fifo_instance/q2_reg_6_, Center Move (308.300,246.700)->(296.900,246.700). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 297.500 235.900 297.500 257.500
[03/09 15:16:41   3602] addCustomLine AAA 297.500 235.900 319.100 235.900
[03/09 15:16:41   3602] addCustomLine AAA 297.500 257.500 319.100 257.500
[03/09 15:16:41   3602] addCustomLine AAA 319.100 235.900 319.100 257.500
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: ofifo_inst/col_idx_4__fifo_instance/q7_reg_6_, Center Move (317.100,253.900)->(304.500,248.500). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 306.300 243.100 306.300 264.700
[03/09 15:16:41   3602] addCustomLine AAA 306.300 243.100 327.900 243.100
[03/09 15:16:41   3602] addCustomLine AAA 306.300 264.700 327.900 264.700
[03/09 15:16:41   3602] addCustomLine AAA 327.900 243.100 327.900 264.700
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: ofifo_inst/col_idx_5__fifo_instance/q0_reg_9_, Center Move (291.600,126.100)->(299.400,136.900). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 280.800 115.300 280.800 136.900
[03/09 15:16:41   3602] addCustomLine AAA 280.800 115.300 302.400 115.300
[03/09 15:16:41   3602] addCustomLine AAA 280.800 136.900 302.400 136.900
[03/09 15:16:41   3602] addCustomLine AAA 302.400 115.300 302.400 136.900
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: ofifo_inst/col_idx_5__fifo_instance/q1_reg_13_, Center Move (307.000,120.700)->(317.800,124.300). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 296.200 109.900 296.200 131.500
[03/09 15:16:41   3602] addCustomLine AAA 296.200 109.900 317.800 109.900
[03/09 15:16:41   3602] addCustomLine AAA 296.200 131.500 317.800 131.500
[03/09 15:16:41   3602] addCustomLine AAA 317.800 109.900 317.800 131.500
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: ofifo_inst/col_idx_5__fifo_instance/q4_reg_9_, Center Move (297.600,165.700)->(299.400,154.900). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 286.800 154.900 286.800 176.500
[03/09 15:16:41   3602] addCustomLine AAA 286.800 154.900 308.400 154.900
[03/09 15:16:41   3602] addCustomLine AAA 286.800 176.500 308.400 176.500
[03/09 15:16:41   3602] addCustomLine AAA 308.400 154.900 308.400 176.500
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_60_, Center Move (77.700,302.500)->(74.900,313.300). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 66.900 291.700 66.900 313.300
[03/09 15:16:41   3602] addCustomLine AAA 66.900 291.700 88.500 291.700
[03/09 15:16:41   3602] addCustomLine AAA 66.900 313.300 88.500 313.300
[03/09 15:16:41   3602] addCustomLine AAA 88.500 291.700 88.500 313.300
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_52_, Center Move (27.300,424.900)->(33.600,414.100). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 16.500 414.100 16.500 435.700
[03/09 15:16:41   3602] addCustomLine AAA 16.500 414.100 38.100 414.100
[03/09 15:16:41   3602] addCustomLine AAA 16.500 435.700 38.100 435.700
[03/09 15:16:41   3602] addCustomLine AAA 38.100 414.100 38.100 435.700
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_51_, Center Move (29.900,423.100)->(30.800,412.300). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 19.100 412.300 19.100 433.900
[03/09 15:16:41   3602] addCustomLine AAA 19.100 412.300 40.700 412.300
[03/09 15:16:41   3602] addCustomLine AAA 19.100 433.900 40.700 433.900
[03/09 15:16:41   3602] addCustomLine AAA 40.700 412.300 40.700 433.900
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_31_, Center Move (103.900,367.300)->(96.100,378.100). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 93.100 356.500 93.100 378.100
[03/09 15:16:41   3602] addCustomLine AAA 93.100 356.500 114.700 356.500
[03/09 15:16:41   3602] addCustomLine AAA 93.100 378.100 114.700 378.100
[03/09 15:16:41   3602] addCustomLine AAA 114.700 356.500 114.700 378.100
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_24_, Center Move (16.500,304.300)->(27.500,311.500). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 5.700 293.500 5.700 315.100
[03/09 15:16:41   3602] addCustomLine AAA 5.700 293.500 27.300 293.500
[03/09 15:16:41   3602] addCustomLine AAA 5.700 315.100 27.300 315.100
[03/09 15:16:41   3602] addCustomLine AAA 27.300 293.500 27.300 315.100
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_, Center Move (96.100,318.700)->(101.500,329.500). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 85.300 307.900 85.300 329.500
[03/09 15:16:41   3602] addCustomLine AAA 85.300 307.900 106.900 307.900
[03/09 15:16:41   3602] addCustomLine AAA 85.300 329.500 106.900 329.500
[03/09 15:16:41   3602] addCustomLine AAA 106.900 307.900 106.900 329.500
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_13_, Center Move (66.100,387.100)->(54.300,383.500). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 55.300 376.300 55.300 397.900
[03/09 15:16:41   3602] addCustomLine AAA 55.300 376.300 76.900 376.300
[03/09 15:16:41   3602] addCustomLine AAA 55.300 397.900 76.900 397.900
[03/09 15:16:41   3602] addCustomLine AAA 76.900 376.300 76.900 397.900
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_, Center Move (24.300,415.900)->(35.300,415.900). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 13.500 405.100 13.500 426.700
[03/09 15:16:41   3602] addCustomLine AAA 13.500 405.100 35.100 405.100
[03/09 15:16:41   3602] addCustomLine AAA 13.500 426.700 35.100 426.700
[03/09 15:16:41   3602] addCustomLine AAA 35.100 405.100 35.100 426.700
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_, Center Move (84.100,300.700)->(79.700,311.500). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 73.300 289.900 73.300 311.500
[03/09 15:16:41   3602] addCustomLine AAA 73.300 289.900 94.900 289.900
[03/09 15:16:41   3602] addCustomLine AAA 73.300 311.500 94.900 311.500
[03/09 15:16:41   3602] addCustomLine AAA 94.900 289.900 94.900 311.500
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_38_, Center Move (95.900,311.500)->(97.900,322.300). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 85.100 300.700 85.100 322.300
[03/09 15:16:41   3602] addCustomLine AAA 85.100 300.700 106.700 300.700
[03/09 15:16:41   3602] addCustomLine AAA 85.100 322.300 106.700 322.300
[03/09 15:16:41   3602] addCustomLine AAA 106.700 300.700 106.700 322.300
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_60_, Center Move (109.900,423.100)->(114.500,412.300). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 99.100 412.300 99.100 433.900
[03/09 15:16:41   3602] addCustomLine AAA 99.100 412.300 120.700 412.300
[03/09 15:16:41   3602] addCustomLine AAA 99.100 433.900 120.700 433.900
[03/09 15:16:41   3602] addCustomLine AAA 120.700 412.300 120.700 433.900
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_52_, Center Move (127.500,426.700)->(125.100,415.900). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 116.700 415.900 116.700 437.500
[03/09 15:16:41   3602] addCustomLine AAA 116.700 415.900 138.300 415.900
[03/09 15:16:41   3602] addCustomLine AAA 116.700 437.500 138.300 437.500
[03/09 15:16:41   3602] addCustomLine AAA 138.300 415.900 138.300 437.500
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_51_, Center Move (117.500,424.900)->(123.300,414.100). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 106.700 414.100 106.700 435.700
[03/09 15:16:41   3602] addCustomLine AAA 106.700 414.100 128.300 414.100
[03/09 15:16:41   3602] addCustomLine AAA 106.700 435.700 128.300 435.700
[03/09 15:16:41   3602] addCustomLine AAA 128.300 414.100 128.300 435.700
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_16_, Center Move (115.700,311.500)->(118.300,322.300). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 104.900 300.700 104.900 322.300
[03/09 15:16:41   3602] addCustomLine AAA 104.900 300.700 126.500 300.700
[03/09 15:16:41   3602] addCustomLine AAA 104.900 322.300 126.500 322.300
[03/09 15:16:41   3602] addCustomLine AAA 126.500 300.700 126.500 322.300
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_33_, Center Move (117.100,322.300)->(119.700,333.100). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 106.300 311.500 106.300 333.100
[03/09 15:16:41   3602] addCustomLine AAA 106.300 311.500 127.900 311.500
[03/09 15:16:41   3602] addCustomLine AAA 106.300 333.100 127.900 333.100
[03/09 15:16:41   3602] addCustomLine AAA 127.900 311.500 127.900 333.100
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_53_, Center Move (122.900,424.900)->(132.100,414.100). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 112.100 414.100 112.100 435.700
[03/09 15:16:41   3602] addCustomLine AAA 112.100 414.100 133.700 414.100
[03/09 15:16:41   3602] addCustomLine AAA 112.100 435.700 133.700 435.700
[03/09 15:16:41   3602] addCustomLine AAA 133.700 414.100 133.700 435.700
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_45_, Center Move (119.900,313.300)->(123.900,324.100). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 109.100 302.500 109.100 324.100
[03/09 15:16:41   3602] addCustomLine AAA 109.100 302.500 130.700 302.500
[03/09 15:16:41   3602] addCustomLine AAA 109.100 324.100 130.700 324.100
[03/09 15:16:41   3602] addCustomLine AAA 130.700 302.500 130.700 324.100
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_1_, Center Move (121.900,264.700)->(126.500,275.500). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 111.100 253.900 111.100 275.500
[03/09 15:16:41   3602] addCustomLine AAA 111.100 253.900 132.700 253.900
[03/09 15:16:41   3602] addCustomLine AAA 111.100 275.500 132.700 275.500
[03/09 15:16:41   3602] addCustomLine AAA 132.700 253.900 132.700 275.500
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_0_, Center Move (126.500,271.900)->(126.300,282.700). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 115.700 261.100 115.700 282.700
[03/09 15:16:41   3602] addCustomLine AAA 115.700 261.100 137.300 261.100
[03/09 15:16:41   3602] addCustomLine AAA 115.700 282.700 137.300 282.700
[03/09 15:16:41   3602] addCustomLine AAA 137.300 261.100 137.300 282.700
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_16_, Center Move (132.900,304.300)->(122.100,302.500). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 122.100 293.500 122.100 315.100
[03/09 15:16:41   3602] addCustomLine AAA 122.100 293.500 143.700 293.500
[03/09 15:16:41   3602] addCustomLine AAA 122.100 315.100 143.700 315.100
[03/09 15:16:41   3602] addCustomLine AAA 143.700 293.500 143.700 315.100
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_, Center Move (181.700,300.700)->(169.100,311.500). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 170.900 289.900 170.900 311.500
[03/09 15:16:41   3602] addCustomLine AAA 170.900 289.900 192.500 289.900
[03/09 15:16:41   3602] addCustomLine AAA 170.900 311.500 192.500 311.500
[03/09 15:16:41   3602] addCustomLine AAA 192.500 289.900 192.500 311.500
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_11_, Center Move (171.300,282.700)->(159.900,286.300). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 160.500 271.900 160.500 293.500
[03/09 15:16:41   3602] addCustomLine AAA 160.500 271.900 182.100 271.900
[03/09 15:16:41   3602] addCustomLine AAA 160.500 293.500 182.100 293.500
[03/09 15:16:41   3602] addCustomLine AAA 182.100 271.900 182.100 293.500
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_16_, Center Move (137.900,307.900)->(125.900,304.300). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 127.100 297.100 127.100 318.700
[03/09 15:16:41   3602] addCustomLine AAA 127.100 297.100 148.700 297.100
[03/09 15:16:41   3602] addCustomLine AAA 127.100 318.700 148.700 318.700
[03/09 15:16:41   3602] addCustomLine AAA 148.700 297.100 148.700 318.700
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_52_, Center Move (246.900,311.500)->(253.100,322.300). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 236.100 300.700 236.100 322.300
[03/09 15:16:41   3602] addCustomLine AAA 236.100 300.700 257.700 300.700
[03/09 15:16:41   3602] addCustomLine AAA 236.100 322.300 257.700 322.300
[03/09 15:16:41   3602] addCustomLine AAA 257.700 300.700 257.700 322.300
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_45_, Center Move (239.700,327.700)->(237.700,338.500). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 228.900 316.900 228.900 338.500
[03/09 15:16:41   3602] addCustomLine AAA 228.900 316.900 250.500 316.900
[03/09 15:16:41   3602] addCustomLine AAA 228.900 338.500 250.500 338.500
[03/09 15:16:41   3602] addCustomLine AAA 250.500 316.900 250.500 338.500
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_33_, Center Move (254.500,311.500)->(260.000,322.300). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 243.700 300.700 243.700 322.300
[03/09 15:16:41   3602] addCustomLine AAA 243.700 300.700 265.300 300.700
[03/09 15:16:41   3602] addCustomLine AAA 243.700 322.300 265.300 322.300
[03/09 15:16:41   3602] addCustomLine AAA 265.300 300.700 265.300 322.300
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_27_, Center Move (258.100,313.300)->(258.500,324.100). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 247.300 302.500 247.300 324.100
[03/09 15:16:41   3602] addCustomLine AAA 247.300 302.500 268.900 302.500
[03/09 15:16:41   3602] addCustomLine AAA 247.300 324.100 268.900 324.100
[03/09 15:16:41   3602] addCustomLine AAA 268.900 302.500 268.900 324.100
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_55_, Center Move (236.500,306.100)->(246.100,316.900). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 225.700 295.300 225.700 316.900
[03/09 15:16:41   3602] addCustomLine AAA 225.700 295.300 247.300 295.300
[03/09 15:16:41   3602] addCustomLine AAA 225.700 316.900 247.300 316.900
[03/09 15:16:41   3602] addCustomLine AAA 247.300 295.300 247.300 316.900
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_32_, Center Move (247.100,306.100)->(257.900,311.500). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 236.300 295.300 236.300 316.900
[03/09 15:16:41   3602] addCustomLine AAA 236.300 295.300 257.900 295.300
[03/09 15:16:41   3602] addCustomLine AAA 236.300 316.900 257.900 316.900
[03/09 15:16:41   3602] addCustomLine AAA 257.900 295.300 257.900 316.900
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_20_, Center Move (308.700,426.700)->(301.500,415.900). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 297.900 415.900 297.900 437.500
[03/09 15:16:41   3602] addCustomLine AAA 297.900 415.900 319.500 415.900
[03/09 15:16:41   3602] addCustomLine AAA 297.900 437.500 319.500 437.500
[03/09 15:16:41   3602] addCustomLine AAA 319.500 415.900 319.500 437.500
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_, Center Move (253.300,316.900)->(255.700,327.700). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 242.500 306.100 242.500 327.700
[03/09 15:16:41   3602] addCustomLine AAA 242.500 306.100 264.100 306.100
[03/09 15:16:41   3602] addCustomLine AAA 242.500 327.700 264.100 327.700
[03/09 15:16:41   3602] addCustomLine AAA 264.100 306.100 264.100 327.700
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_33_, Center Move (255.900,307.900)->(259.900,318.700). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 245.100 297.100 245.100 318.700
[03/09 15:16:41   3602] addCustomLine AAA 245.100 297.100 266.700 297.100
[03/09 15:16:41   3602] addCustomLine AAA 245.100 318.700 266.700 318.700
[03/09 15:16:41   3602] addCustomLine AAA 266.700 297.100 266.700 318.700
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_, Center Move (244.900,318.700)->(242.100,329.500). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 234.100 307.900 234.100 329.500
[03/09 15:16:41   3602] addCustomLine AAA 234.100 307.900 255.700 307.900
[03/09 15:16:41   3602] addCustomLine AAA 234.100 329.500 255.700 329.500
[03/09 15:16:41   3602] addCustomLine AAA 255.700 307.900 255.700 329.500
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_38_, Center Move (242.700,334.900)->(231.700,340.300). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 231.900 324.100 231.900 345.700
[03/09 15:16:41   3602] addCustomLine AAA 231.900 324.100 253.500 324.100
[03/09 15:16:41   3602] addCustomLine AAA 231.900 345.700 253.500 345.700
[03/09 15:16:41   3602] addCustomLine AAA 253.500 324.100 253.500 345.700
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_4_, Center Move (274.500,333.100)->(281.900,343.900). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 263.700 322.300 263.700 343.900
[03/09 15:16:41   3602] addCustomLine AAA 263.700 322.300 285.300 322.300
[03/09 15:16:41   3602] addCustomLine AAA 263.700 343.900 285.300 343.900
[03/09 15:16:41   3602] addCustomLine AAA 285.300 322.300 285.300 343.900
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_30_, Center Move (240.300,309.700)->(242.100,320.500). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 229.500 298.900 229.500 320.500
[03/09 15:16:41   3602] addCustomLine AAA 229.500 298.900 251.100 298.900
[03/09 15:16:41   3602] addCustomLine AAA 229.500 320.500 251.100 320.500
[03/09 15:16:41   3602] addCustomLine AAA 251.100 298.900 251.100 320.500
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_56_, Center Move (282.700,291.700)->(279.900,302.500). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 271.900 280.900 271.900 302.500
[03/09 15:16:41   3602] addCustomLine AAA 271.900 280.900 293.500 280.900
[03/09 15:16:41   3602] addCustomLine AAA 271.900 302.500 293.500 302.500
[03/09 15:16:41   3602] addCustomLine AAA 293.500 280.900 293.500 302.500
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_44_, Center Move (355.500,334.900)->(349.300,345.700). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 344.700 324.100 344.700 345.700
[03/09 15:16:41   3602] addCustomLine AAA 344.700 324.100 366.300 324.100
[03/09 15:16:41   3602] addCustomLine AAA 344.700 345.700 366.300 345.700
[03/09 15:16:41   3602] addCustomLine AAA 366.300 324.100 366.300 345.700
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_41_, Center Move (324.900,313.300)->(335.900,316.900). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 314.100 302.500 314.100 324.100
[03/09 15:16:41   3602] addCustomLine AAA 314.100 302.500 335.700 302.500
[03/09 15:16:41   3602] addCustomLine AAA 314.100 324.100 335.700 324.100
[03/09 15:16:41   3602] addCustomLine AAA 335.700 302.500 335.700 324.100
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_38_, Center Move (357.900,336.700)->(370.300,347.500). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 347.100 325.900 347.100 347.500
[03/09 15:16:41   3602] addCustomLine AAA 347.100 325.900 368.700 325.900
[03/09 15:16:41   3602] addCustomLine AAA 347.100 347.500 368.700 347.500
[03/09 15:16:41   3602] addCustomLine AAA 368.700 325.900 368.700 347.500
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_21_, Center Move (318.900,417.700)->(321.300,406.900). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 308.100 406.900 308.100 428.500
[03/09 15:16:41   3602] addCustomLine AAA 308.100 406.900 329.700 406.900
[03/09 15:16:41   3602] addCustomLine AAA 308.100 428.500 329.700 428.500
[03/09 15:16:41   3602] addCustomLine AAA 329.700 406.900 329.700 428.500
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_17_, Center Move (318.900,424.900)->(325.100,414.100). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 308.100 414.100 308.100 435.700
[03/09 15:16:41   3602] addCustomLine AAA 308.100 414.100 329.700 414.100
[03/09 15:16:41   3602] addCustomLine AAA 308.100 435.700 329.700 435.700
[03/09 15:16:41   3602] addCustomLine AAA 329.700 414.100 329.700 435.700
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: mac_array_instance/col_idx_5__mac_col_inst/cnt_q_reg_0_, Center Move (315.200,244.900)->(304.000,244.900). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 304.400 234.100 304.400 255.700
[03/09 15:16:41   3602] addCustomLine AAA 304.400 234.100 326.000 234.100
[03/09 15:16:41   3602] addCustomLine AAA 304.400 255.700 326.000 255.700
[03/09 15:16:41   3602] addCustomLine AAA 326.000 234.100 326.000 255.700
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Check Priority Inst Failed: mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_55_, Center Move (359.100,322.300)->(370.500,318.700). Limit box is: 
[03/09 15:16:41   3602] addCustomLine AAA 348.300 311.500 348.300 333.100
[03/09 15:16:41   3602] addCustomLine AAA 348.300 311.500 369.900 311.500
[03/09 15:16:41   3602] addCustomLine AAA 348.300 333.100 369.900 333.100
[03/09 15:16:41   3602] addCustomLine AAA 369.900 311.500 369.900 333.100
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] Removing temporary dont_use automatically set for cells with technology sites with no row.
[03/09 15:16:41   3602] Set place::cacheFPlanSiteMark to 0
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] *** Summary of all messages that are not suppressed in this session:
[03/09 15:16:41   3602] Severity  ID               Count  Summary                                  
[03/09 15:16:41   3602] WARNING   IMPEXT-3442          7  The version of the capacitance table fil...
[03/09 15:16:41   3602] ERROR     IMPSP-2002           4  Density too high (%.1f%%), stopping deta...
[03/09 15:16:41   3602] WARNING   IMPOPT-3663          1  Power view is not set. First setup analy...
[03/09 15:16:41   3602] WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
[03/09 15:16:41   3602] WARNING   IMPCCOPT-1361        6  Routing info for %s nets in clock tree %...
[03/09 15:16:41   3602] WARNING   IMPCCOPT-2231        4  CCOpt data structures have been affected...
[03/09 15:16:41   3602] WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
[03/09 15:16:41   3602] *** Message Summary: 21 warning(s), 4 error(s)
[03/09 15:16:41   3602] 
[03/09 15:16:41   3602] **ccopt_design ... cpu = 0:09:53, real = 0:09:51, mem = 1409.3M, totSessionCpu=1:00:02 **
[03/09 15:16:41   3602] <CMD> set_propagated_clock [all_clocks]
[03/09 15:16:41   3602] <CMD> optDesign -postCTS -hold
[03/09 15:16:41   3602] GigaOpt running with 1 threads.
[03/09 15:16:41   3602] Info: 1 threads available for lower-level modules during optimization.
[03/09 15:16:41   3602] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/09 15:16:41   3602] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/09 15:16:41   3602] -setupDynamicPowerViewAsDefaultView false
[03/09 15:16:41   3602]                                            # bool, default=false, private
[03/09 15:16:41   3602] #spOpts: N=65 
[03/09 15:16:41   3602] Core basic site is core
[03/09 15:16:41   3602] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/09 15:16:41   3602] #spOpts: N=65 mergeVia=F 
[03/09 15:16:41   3602] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[03/09 15:16:41   3602] 	Cell FILL1_LL, site bcore.
[03/09 15:16:41   3602] 	Cell FILL_NW_HH, site bcore.
[03/09 15:16:41   3602] 	Cell FILL_NW_LL, site bcore.
[03/09 15:16:41   3602] 	Cell GFILL, site gacore.
[03/09 15:16:41   3602] 	Cell GFILL10, site gacore.
[03/09 15:16:41   3602] 	Cell GFILL2, site gacore.
[03/09 15:16:41   3602] 	Cell GFILL3, site gacore.
[03/09 15:16:41   3602] 	Cell GFILL4, site gacore.
[03/09 15:16:41   3602] 	Cell LVLLHCD1, site bcore.
[03/09 15:16:41   3602] 	Cell LVLLHCD2, site bcore.
[03/09 15:16:41   3602] 	Cell LVLLHCD4, site bcore.
[03/09 15:16:41   3602] 	Cell LVLLHCD8, site bcore.
[03/09 15:16:41   3602] 	Cell LVLLHD1, site bcore.
[03/09 15:16:41   3602] 	Cell LVLLHD2, site bcore.
[03/09 15:16:41   3602] 	Cell LVLLHD4, site bcore.
[03/09 15:16:41   3602] 	Cell LVLLHD8, site bcore.
[03/09 15:16:41   3602] .
[03/09 15:16:43   3604] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1415.4M, totSessionCpu=1:00:04 **
[03/09 15:16:43   3604] *** optDesign -postCTS ***
[03/09 15:16:43   3604] DRC Margin: user margin 0.0
[03/09 15:16:43   3604] Hold Target Slack: user slack 0
[03/09 15:16:43   3604] Setup Target Slack: user slack 0;
[03/09 15:16:43   3604] setUsefulSkewMode -noEcoRoute
[03/09 15:16:43   3604] Start to check current routing status for nets...
[03/09 15:16:43   3604] Using hname+ instead name for net compare
[03/09 15:16:43   3604] All nets are already routed correctly.
[03/09 15:16:43   3604] End to check current routing status for nets (mem=1415.4M)
[03/09 15:16:43   3604] DEL0 does not have usable cells
[03/09 15:16:43   3604]  This may be because it is dont_use, or because it has no LEF.
[03/09 15:16:43   3604]  **WARN: (IMPOPT-3080):	All delay cells are dont_use. Buffers will be used to fix hold violations.
[03/09 15:16:43   3604] Type 'man IMPOPT-3080' for more detail.
[03/09 15:16:43   3604] *info: All cells identified as Buffer and Delay cells:
[03/09 15:16:43   3604] *info:   with footprint "BUFFD1" or "BUFFD1": 
[03/09 15:16:43   3604] *info: ------------------------------------------------------------------
[03/09 15:16:43   3604] *info: (dly) GBUFFD1    dont_use  tcbn65gplusbc
[03/09 15:16:43   3604] *info: (dly) GBUFFD2    dont_use  tcbn65gplusbc
[03/09 15:16:43   3604] *info: (dly) GBUFFD3    dont_use  tcbn65gplusbc
[03/09 15:16:43   3604] *info: (dly) GBUFFD4    dont_use  tcbn65gplusbc
[03/09 15:16:43   3604] *info: (dly) GBUFFD8    dont_use  tcbn65gplusbc
[03/09 15:16:43   3604] *info: (dly) BUFFD0            -  tcbn65gplusbc
[03/09 15:16:43   3604] *info: (dly) CKBD0             -  tcbn65gplusbc
[03/09 15:16:43   3604] *info: (dly) BUFFD1            -  tcbn65gplusbc
[03/09 15:16:43   3604] *info: (dly) CKBD1             -  tcbn65gplusbc
[03/09 15:16:43   3604] *info: (dly) CKBD2             -  tcbn65gplusbc
[03/09 15:16:43   3604] *info: (dly) BUFFD2            -  tcbn65gplusbc
[03/09 15:16:43   3604] *info: (dly) CKBD3             -  tcbn65gplusbc
[03/09 15:16:43   3604] *info: (dly) BUFFD3            -  tcbn65gplusbc
[03/09 15:16:43   3604] *info: (dly) CKBD4             -  tcbn65gplusbc
[03/09 15:16:43   3604] *info: (dly) CKBD6             -  tcbn65gplusbc
[03/09 15:16:43   3604] *info: (dly) BUFFD4            -  tcbn65gplusbc
[03/09 15:16:43   3604] *info: (dly) BUFFD6            -  tcbn65gplusbc
[03/09 15:16:43   3604] *info: (dly) CKBD8             -  tcbn65gplusbc
[03/09 15:16:43   3604] *info: (dly) BUFFD8            -  tcbn65gplusbc
[03/09 15:16:43   3604] *info: (dly) CKBD12            -  tcbn65gplusbc
[03/09 15:16:43   3604] *info: (dly) BUFFD12           -  tcbn65gplusbc
[03/09 15:16:43   3604] *info: (dly) CKBD16            -  tcbn65gplusbc
[03/09 15:16:43   3604] *info: (dly) BUFFD16           -  tcbn65gplusbc
[03/09 15:16:43   3604] *info: (dly) CKBD20     dont_use  tcbn65gplusbc
[03/09 15:16:43   3604] *info: (dly) BUFFD20    dont_use  tcbn65gplusbc
[03/09 15:16:43   3604] *info: (dly) CKBD24     dont_use  tcbn65gplusbc
[03/09 15:16:43   3604] *info: (dly) BUFFD24    dont_use  tcbn65gplusbc
[03/09 15:16:43   3604] *info: (dly) BUFFD0            -  tcbn65gplusbc
[03/09 15:16:43   3604] *info: (dly) CKBD0             -  tcbn65gplusbc
[03/09 15:16:43   3604] *info: (dly) BUFFD1            -  tcbn65gplusbc
[03/09 15:16:43   3604] *info: (dly) GBUFFD1    dont_use  tcbn65gplusbc
[03/09 15:16:43   3604] *info: (dly) CKBD1             -  tcbn65gplusbc
[03/09 15:16:43   3604] *info: (dly) GBUFFD2    dont_use  tcbn65gplusbc
[03/09 15:16:43   3604] *info: (dly) CKBD2             -  tcbn65gplusbc
[03/09 15:16:43   3604] *info: (dly) BUFFD2            -  tcbn65gplusbc
[03/09 15:16:43   3604] *info: (dly) CKBD3             -  tcbn65gplusbc
[03/09 15:16:43   3604] *info: (dly) GBUFFD3    dont_use  tcbn65gplusbc
[03/09 15:16:43   3604] *info: (dly) BUFFD3            -  tcbn65gplusbc
[03/09 15:16:43   3604] *info: (dly) BUFFD4            -  tcbn65gplusbc
[03/09 15:16:43   3604] *info: (dly) CKBD4             -  tcbn65gplusbc
[03/09 15:16:43   3604] *info: (dly) GBUFFD4    dont_use  tcbn65gplusbc
[03/09 15:16:43   3604] *info: (dly) CKBD6             -  tcbn65gplusbc
[03/09 15:16:43   3604] *info: (dly) BUFFD6            -  tcbn65gplusbc
[03/09 15:16:43   3604] *info: (dly) CKBD8             -  tcbn65gplusbc
[03/09 15:16:43   3604] *info: (dly) BUFFD8            -  tcbn65gplusbc
[03/09 15:16:43   3604] *info: (dly) GBUFFD8    dont_use  tcbn65gplusbc
[03/09 15:16:43   3604] *info: (dly) BUFFD12           -  tcbn65gplusbc
[03/09 15:16:43   3604] *info: (dly) CKBD12            -  tcbn65gplusbc
[03/09 15:16:43   3604] *info: (dly) CKBD16            -  tcbn65gplusbc
[03/09 15:16:43   3604] *info: (dly) BUFFD16           -  tcbn65gplusbc
[03/09 15:16:43   3604] *info: (dly) CKBD20     dont_use  tcbn65gplusbc
[03/09 15:16:43   3604] *info: (dly) BUFFD20    dont_use  tcbn65gplusbc
[03/09 15:16:43   3604] *info: (dly) CKBD24     dont_use  tcbn65gplusbc
[03/09 15:16:43   3604] *info: (dly) BUFFD24    dont_use  tcbn65gplusbc
[03/09 15:16:43   3604] PhyDesignGrid: maxLocalDensity 0.98
[03/09 15:16:43   3604] #spOpts: N=65 mergeVia=F 
[03/09 15:16:43   3604] Core basic site is core
[03/09 15:16:43   3604] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/09 15:16:43   3604] GigaOpt Hold Optimizer is used
[03/09 15:16:43   3604] Include MVT Delays for Hold Opt
[03/09 15:16:43   3604] <optDesign CMD> fixhold  no -lvt Cells
[03/09 15:16:43   3604] **INFO: Num dontuse cells 396, Num usable cells 544
[03/09 15:16:43   3604] optDesignOneStep: Leakage Power Flow
[03/09 15:16:43   3604] **INFO: Num dontuse cells 396, Num usable cells 544
[03/09 15:16:43   3604] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=1:00:05 mem=1415.4M ***
[03/09 15:16:43   3604] Effort level <high> specified for reg2reg path_group
[03/09 15:16:44   3606] **INFO: Starting Blocking QThread with 1 CPU
[03/09 15:16:44   3606]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/09 15:16:44   3606] #################################################################################
[03/09 15:16:44   3606] # Design Stage: PreRoute
[03/09 15:16:44   3606] # Design Name: core
[03/09 15:16:44   3606] # Design Mode: 65nm
[03/09 15:16:44   3606] # Analysis Mode: MMMC Non-OCV 
[03/09 15:16:44   3606] # Parasitics Mode: No SPEF/RCDB
[03/09 15:16:44   3606] # Signoff Settings: SI Off 
[03/09 15:16:44   3606] #################################################################################
[03/09 15:16:44   3606] AAE_INFO: 1 threads acquired from CTE.
[03/09 15:16:44   3606] Calculate delays in BcWc mode...
[03/09 15:16:44   3606] Topological Sorting (CPU = 0:00:00.1, MEM = 0.0M, InitMEM = 0.0M)
[03/09 15:16:44   3606] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[03/09 15:16:44   3606] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/09 15:16:44   3606] End delay calculation. (MEM=1.56641 CPU=0:00:03.6 REAL=0:00:04.0)
[03/09 15:16:44   3606] *** CDM Built up (cpu=0:00:04.2  real=0:00:04.0  mem= 1.6M) ***
[03/09 15:16:44   3606] *** Done Building Timing Graph (cpu=0:00:04.8 real=0:00:04.0 totSessionCpu=0:00:12.1 mem=1.6M)
[03/09 15:16:44   3606] 
[03/09 15:16:44   3606] Active hold views:
[03/09 15:16:44   3606]  BC_VIEW
[03/09 15:16:44   3606]   Dominating endpoints: 0
[03/09 15:16:44   3606]   Dominating TNS: -0.000
[03/09 15:16:44   3606] 
[03/09 15:16:44   3606] Done building cte hold timing graph (fixHold) cpu=0:00:06.1 real=0:00:07.0 totSessionCpu=0:00:12.1 mem=1.6M ***
[03/09 15:16:44   3606] ** Profile ** Start :  cpu=0:00:00.0, mem=1.6M
[03/09 15:16:44   3606] ** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1.6M
[03/09 15:16:44   3606] Done building hold timer [33074 node(s), 54512 edge(s), 1 view(s)] (fixHold) cpu=0:00:07.8 real=0:00:08.0 totSessionCpu=0:00:13.8 mem=1.6M ***
[03/09 15:16:52   3613]  
_______________________________________________________________________
[03/09 15:16:52   3613] Done building cte setup timing graph (fixHold) cpu=0:00:08.2 real=0:00:09.0 totSessionCpu=1:00:13 mem=1415.4M ***
[03/09 15:16:52   3613] ** Profile ** Start :  cpu=0:00:00.0, mem=1415.4M
[03/09 15:16:53   3613] ** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1423.4M
[03/09 15:16:53   3614] *info: category slack lower bound [L -483.3] default
[03/09 15:16:53   3614] *info: category slack lower bound [H -351.1] reg2reg 
[03/09 15:16:53   3614] --------------------------------------------------- 
[03/09 15:16:53   3614]    Setup Violation Summary with Target Slack (0.000 ns)
[03/09 15:16:53   3614] --------------------------------------------------- 
[03/09 15:16:53   3614]          WNS    reg2regWNS
[03/09 15:16:53   3614]    -0.483 ns     -0.351 ns
[03/09 15:16:53   3614] --------------------------------------------------- 
[03/09 15:16:54   3614] Restoring autoHoldViews:  BC_VIEW
[03/09 15:16:54   3614] ** Profile ** Start :  cpu=0:00:00.0, mem=1423.4M
[03/09 15:16:54   3614] ** Profile ** Other data :  cpu=0:00:00.1, mem=1423.4M
[03/09 15:16:54   3614] ** Profile ** DRVs :  cpu=0:00:00.3, mem=1423.4M
[03/09 15:16:54   3614] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.483  | -0.351  | -0.483  |
|           TNS (ns):|-285.300 |-249.018 | -36.282 |
|    Violating Paths:|  1951   |  1791   |   160   |
|          All Paths:|  6712   |  5278   |  5570   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.127  | -0.127  |  0.000  |
|           TNS (ns):| -8.365  | -8.365  |  0.000  |
|    Violating Paths:|   222   |   222   |    0    |
|          All Paths:|  5278   |  5278   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 75.176%
       (98.293% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Summary for sequential cells idenfication: 
[03/09 15:16:54   3614] Identified SBFF number: 199
[03/09 15:16:54   3614] Identified MBFF number: 0
[03/09 15:16:54   3614] Not identified SBFF number: 0
[03/09 15:16:54   3614] Not identified MBFF number: 0
[03/09 15:16:54   3614] Number of sequential cells which are not FFs: 104
[03/09 15:16:54   3614] 
[03/09 15:16:54   3614] Summary for sequential cells idenfication: 
[03/09 15:16:54   3614] Identified SBFF number: 199
[03/09 15:16:54   3614] Identified MBFF number: 0
[03/09 15:16:54   3614] Not identified SBFF number: 0
[03/09 15:16:54   3614] Not identified MBFF number: 0
[03/09 15:16:54   3614] Number of sequential cells which are not FFs: 104
[03/09 15:16:54   3614] 
[03/09 15:16:55   3615] 
[03/09 15:16:55   3615] *Info: minBufDelay = 55.1 ps, libStdDelay = 14.2 ps, minBufSize = 5760000 (4.0)
[03/09 15:16:55   3615] *Info: worst delay setup view: WC_VIEW
[03/09 15:16:55   3615] Footprint list for hold buffering (delay unit: ps)
[03/09 15:16:55   3615] =================================================================
[03/09 15:16:55   3615] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[03/09 15:16:55   3615] ------------------------------------------------------------------
[03/09 15:16:55   3615] *Info:       24.5       2.48    4.0   2.47 CKBD0 (I,Z)
[03/09 15:16:55   3615] *Info:       23.0       2.40    4.0   2.47 BUFFD0 (I,Z)
[03/09 15:16:55   3615] =================================================================
[03/09 15:16:55   3616] **optDesign ... cpu = 0:00:12, real = 0:00:12, mem = 1415.4M, totSessionCpu=1:00:16 **
[03/09 15:16:56   3616] gigaOpt Hold fixing search radius: 72.000000 Microns (40 stdCellHgt)
[03/09 15:16:56   3616] *info: Run optDesign holdfix with 1 thread.
[03/09 15:16:56   3616] Info: 91 nets with fixed/cover wires excluded.
[03/09 15:16:56   3616] Info: 199 clock nets excluded from IPO operation.
[03/09 15:16:56   3616] --------------------------------------------------- 
[03/09 15:16:56   3616]    Hold Timing Summary  - Initial 
[03/09 15:16:56   3616] --------------------------------------------------- 
[03/09 15:16:56   3616]  Target slack: 0.000 ns
[03/09 15:16:56   3616] View: BC_VIEW 
[03/09 15:16:56   3616] 	WNS: -0.127 
[03/09 15:16:56   3616] 	TNS: -8.367 
[03/09 15:16:56   3616] 	VP: 222 
[03/09 15:16:56   3616] 	Worst hold path end point: ofifo_inst/col_idx_3__fifo_instance/q5_reg_0_/D 
[03/09 15:16:56   3616] --------------------------------------------------- 
[03/09 15:16:56   3616]    Setup Timing Summary  - Initial 
[03/09 15:16:56   3616] --------------------------------------------------- 
[03/09 15:16:56   3616]  Target slack: 0.000 ns
[03/09 15:16:56   3616] View: WC_VIEW 
[03/09 15:16:56   3616] 	WNS: -0.483 
[03/09 15:16:56   3616] 	TNS: -285.300 
[03/09 15:16:56   3616] 	VP: 1951 
[03/09 15:16:56   3616] 	Worst setup path end point:sum_out[69] 
[03/09 15:16:56   3616] --------------------------------------------------- 
[03/09 15:16:56   3616] PhyDesignGrid: maxLocalDensity 0.98
[03/09 15:16:56   3616] #spOpts: N=65 mergeVia=F 
[03/09 15:16:56   3616] 
[03/09 15:16:56   3616] *** Starting Core Fixing (fixHold) cpu=0:00:11.9 real=0:00:13.0 totSessionCpu=1:00:17 mem=1640.4M density=98.293% ***
[03/09 15:16:56   3616] Optimizer Target Slack 0.000 StdDelay is 0.014  
[03/09 15:16:56   3617] 
[03/09 15:16:56   3617] Phase I ......
[03/09 15:16:56   3617] *info: Multithread Hold Batch Commit is enabled
[03/09 15:16:56   3617] *info: Levelized Batch Commit is enabled
[03/09 15:16:56   3617] Executing transform: ECO Safe Resize
[03/09 15:16:56   3617] Worst hold path end point:
[03/09 15:16:56   3617]   ofifo_inst/col_idx_3__fifo_instance/q5_reg_0_/D
[03/09 15:16:56   3617]     net: array_out[60] (nrTerm=9)
[03/09 15:16:56   3617] **Info: Stopping hold fixing due to density exceeding max design density 95.000%
[03/09 15:16:56   3617] ===========================================================================================
[03/09 15:16:56   3617]   Phase 1 : Step 1 Iter 0 Summary (ECO Safe Resize)
[03/09 15:16:56   3617] ------------------------------------------------------------------------------------------
[03/09 15:16:56   3617]  Hold WNS :      -0.1274
[03/09 15:16:56   3617]       TNS :      -8.3666
[03/09 15:16:56   3617]       #VP :          222
[03/09 15:16:56   3617]   Density :      98.293%
[03/09 15:16:56   3617] ------------------------------------------------------------------------------------------
[03/09 15:16:56   3617]  cpu=0:00:12.4 real=0:00:13.0 totSessionCpu=1:00:17 mem=1640.4M
[03/09 15:16:56   3617] ===========================================================================================
[03/09 15:16:56   3617] 
[03/09 15:16:56   3617] Executing transform: AddBuffer + LegalResize
[03/09 15:16:57   3617] Worst hold path end point:
[03/09 15:16:57   3617]   ofifo_inst/col_idx_3__fifo_instance/q5_reg_0_/D
[03/09 15:16:57   3617]     net: array_out[60] (nrTerm=9)
[03/09 15:16:57   3617] **Info: Stopping hold fixing due to density exceeding max design density 95.000%
[03/09 15:16:57   3617] ===========================================================================================
[03/09 15:16:57   3617]   Phase 1 : Step 2 Iter 0 Summary (AddBuffer + LegalResize)
[03/09 15:16:57   3617] ------------------------------------------------------------------------------------------
[03/09 15:16:57   3617]  Hold WNS :      -0.1274
[03/09 15:16:57   3617]       TNS :      -8.3666
[03/09 15:16:57   3617]       #VP :          222
[03/09 15:16:57   3617]   Density :      98.293%
[03/09 15:16:57   3617] ------------------------------------------------------------------------------------------
[03/09 15:16:57   3617]  cpu=0:00:12.5 real=0:00:14.0 totSessionCpu=1:00:17 mem=1640.4M
[03/09 15:16:57   3617] ===========================================================================================
[03/09 15:16:57   3617] 
[03/09 15:16:57   3617] --------------------------------------------------- 
[03/09 15:16:57   3617]    Hold Timing Summary  - Phase I 
[03/09 15:16:57   3617] --------------------------------------------------- 
[03/09 15:16:57   3617]  Target slack: 0.000 ns
[03/09 15:16:57   3617] View: BC_VIEW 
[03/09 15:16:57   3617] 	WNS: -0.127 
[03/09 15:16:57   3617] 	TNS: -8.367 
[03/09 15:16:57   3617] 	VP: 222 
[03/09 15:16:57   3617] 	Worst hold path end point: ofifo_inst/col_idx_3__fifo_instance/q5_reg_0_/D 
[03/09 15:16:57   3617] --------------------------------------------------- 
[03/09 15:16:57   3617]    Setup Timing Summary  - Phase I 
[03/09 15:16:57   3617] --------------------------------------------------- 
[03/09 15:16:57   3617]  Target slack: 0.000 ns
[03/09 15:16:57   3617] View: WC_VIEW 
[03/09 15:16:57   3617] 	WNS: -0.483 
[03/09 15:16:57   3617] 	TNS: -285.300 
[03/09 15:16:57   3617] 	VP: 1951 
[03/09 15:16:57   3617] 	Worst setup path end point:sum_out[69] 
[03/09 15:16:57   3617] --------------------------------------------------- 
[03/09 15:16:57   3617] 
[03/09 15:16:57   3617] *** Finished Core Fixing (fixHold) cpu=0:00:12.6 real=0:00:14.0 totSessionCpu=1:00:17 mem=1640.4M density=98.293% ***
[03/09 15:16:57   3617] *info:
[03/09 15:16:57   3617] 
[03/09 15:16:57   3617] 
[03/09 15:16:57   3617] =======================================================================
[03/09 15:16:57   3617]                 Reasons for remaining hold violations
[03/09 15:16:57   3617] =======================================================================
[03/09 15:16:57   3617] *info: Total 765 net(s) have violated hold timing slacks.
[03/09 15:16:57   3617] 
[03/09 15:16:57   3617] Buffering failure reasons
[03/09 15:16:57   3617] ------------------------------------------------
[03/09 15:16:57   3617] *info:   765 net(s): Could not be fixed because of internal reason: UnknownReason.
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_7__fifo_instance/n70
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_7__fifo_instance/n219
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_7__fifo_instance/n212
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_7__fifo_instance/n211
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_7__fifo_instance/n210
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_7__fifo_instance/n209
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_7__fifo_instance/n208
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_7__fifo_instance/n193
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_7__fifo_instance/n192
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_7__fifo_instance/n191
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_7__fifo_instance/n190
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_7__fifo_instance/n189
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_7__fifo_instance/n182
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_7__fifo_instance/n181
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_7__fifo_instance/n180
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_7__fifo_instance/n179
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_7__fifo_instance/n178
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_7__fifo_instance/n171
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_7__fifo_instance/n170
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_7__fifo_instance/n169
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_7__fifo_instance/n168
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_7__fifo_instance/n109
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_7__fifo_instance/n106
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_7__fifo_instance/n102
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_6__fifo_instance/n90
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_6__fifo_instance/n88
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_6__fifo_instance/n208
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_6__fifo_instance/n201
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_6__fifo_instance/n200
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_6__fifo_instance/n199
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_6__fifo_instance/n198
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_6__fifo_instance/n197
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_6__fifo_instance/n185
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_6__fifo_instance/n184
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_6__fifo_instance/n183
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_6__fifo_instance/n182
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_6__fifo_instance/n174
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_6__fifo_instance/n173
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_6__fifo_instance/n172
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_6__fifo_instance/n171
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_6__fifo_instance/n163
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_6__fifo_instance/n162
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_6__fifo_instance/n161
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_6__fifo_instance/n160
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_5__fifo_instance/n70
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_5__fifo_instance/n68
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_5__fifo_instance/n64
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_5__fifo_instance/n60
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_5__fifo_instance/n205
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_5__fifo_instance/n198
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_5__fifo_instance/n197
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_5__fifo_instance/n196
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_5__fifo_instance/n195
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_5__fifo_instance/n194
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_5__fifo_instance/n182
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_5__fifo_instance/n181
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_5__fifo_instance/n180
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_5__fifo_instance/n179
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_5__fifo_instance/n178
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_5__fifo_instance/n171
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_5__fifo_instance/n170
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_5__fifo_instance/n169
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_5__fifo_instance/n168
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_5__fifo_instance/n167
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_5__fifo_instance/n160
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_5__fifo_instance/n159
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_5__fifo_instance/n158
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_5__fifo_instance/n157
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_3__fifo_instance/n212
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_3__fifo_instance/n211
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_3__fifo_instance/n210
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_3__fifo_instance/n209
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_3__fifo_instance/n193
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_3__fifo_instance/n192
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_3__fifo_instance/n191
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_3__fifo_instance/n190
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_3__fifo_instance/n188
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_3__fifo_instance/n182
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_3__fifo_instance/n181
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_3__fifo_instance/n180
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_3__fifo_instance/n179
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_3__fifo_instance/n171
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_3__fifo_instance/n170
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_3__fifo_instance/n169
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_3__fifo_instance/n168
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_3__fifo_instance/FE_RN_77_0
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_3__fifo_instance/FE_RN_5033_0
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_3__fifo_instance/FE_RN_4718_0
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_3__fifo_instance/FE_RN_4616_0
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_2__fifo_instance/n207
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_2__fifo_instance/n206
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_2__fifo_instance/n205
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_2__fifo_instance/n189
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_2__fifo_instance/n188
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_2__fifo_instance/n187
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_2__fifo_instance/n178
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_2__fifo_instance/n177
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_2__fifo_instance/n167
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_2__fifo_instance/n166
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_1__fifo_instance/n92
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_1__fifo_instance/n72
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_1__fifo_instance/n132
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_1__fifo_instance/FE_RN_700_0
[03/09 15:16:57   3617] 	mac_array_instance/q_temp[96]
[03/09 15:16:57   3617] 	mac_array_instance/q_temp[511]
[03/09 15:16:57   3617] 	mac_array_instance/q_temp[504]
[03/09 15:16:57   3617] 	mac_array_instance/q_temp[503]
[03/09 15:16:57   3617] 	mac_array_instance/q_temp[496]
[03/09 15:16:57   3617] 	mac_array_instance/q_temp[495]
[03/09 15:16:57   3617] 	mac_array_instance/q_temp[488]
[03/09 15:16:57   3617] 	mac_array_instance/q_temp[480]
[03/09 15:16:57   3617] 	mac_array_instance/q_temp[471]
[03/09 15:16:57   3617] 	mac_array_instance/q_temp[464]
[03/09 15:16:57   3617] 	mac_array_instance/q_temp[456]
[03/09 15:16:57   3617] 	mac_array_instance/q_temp[448]
[03/09 15:16:57   3617] 	mac_array_instance/q_temp[447]
[03/09 15:16:57   3617] 	mac_array_instance/q_temp[440]
[03/09 15:16:57   3617] 	mac_array_instance/q_temp[439]
[03/09 15:16:57   3617] 	mac_array_instance/q_temp[432]
[03/09 15:16:57   3617] 	mac_array_instance/q_temp[416]
[03/09 15:16:57   3617] 	mac_array_instance/q_temp[408]
[03/09 15:16:57   3617] 	mac_array_instance/q_temp[400]
[03/09 15:16:57   3617] 	mac_array_instance/q_temp[392]
[03/09 15:16:57   3617] 	mac_array_instance/q_temp[384]
[03/09 15:16:57   3617] 	mac_array_instance/q_temp[319]
[03/09 15:16:57   3617] 	mac_array_instance/q_temp[312]
[03/09 15:16:57   3617] 	mac_array_instance/q_temp[311]
[03/09 15:16:57   3617] 	mac_array_instance/q_temp[303]
[03/09 15:16:57   3617] 	mac_array_instance/q_temp[288]
[03/09 15:16:57   3617] 	mac_array_instance/q_temp[280]
[03/09 15:16:57   3617] 	mac_array_instance/q_temp[273]
[03/09 15:16:57   3617] 	mac_array_instance/q_temp[272]
[03/09 15:16:57   3617] 	mac_array_instance/q_temp[265]
[03/09 15:16:57   3617] 	mac_array_instance/q_temp[256]
[03/09 15:16:57   3617] 	mac_array_instance/q_temp[247]
[03/09 15:16:57   3617] 	mac_array_instance/q_temp[183]
[03/09 15:16:57   3617] 	mac_array_instance/q_temp[176]
[03/09 15:16:57   3617] 	mac_array_instance/q_temp[175]
[03/09 15:16:57   3617] 	mac_array_instance/q_temp[168]
[03/09 15:16:57   3617] 	mac_array_instance/q_temp[160]
[03/09 15:16:57   3617] 	mac_array_instance/q_temp[152]
[03/09 15:16:57   3617] 	mac_array_instance/q_temp[151]
[03/09 15:16:57   3617] 	mac_array_instance/q_temp[144]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/n[9]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/n[8]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/n[64]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/n[56]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/n[48]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/n[41]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/n[40]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/n[32]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/n[24]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/n[1]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/n[17]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/n[16]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n983
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n981
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n956
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n955
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n952
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n949
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n61
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n60
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n44
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n43
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n164
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1577
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1576
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1575
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1551
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1550
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1549
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1547
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1543
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1534
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1533
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1532
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1530
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1486
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1485
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n148
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n147
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n146
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1454
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1453
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1452
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n144
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1302
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1301
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1300
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1299
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1298
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1297
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1296
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1295
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1294
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1293
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1291
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1287
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1229
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1221
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1219
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1158
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1151
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1146
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1135
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1127
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1101
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_633_0
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_632_0
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_631_0
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_3166_0
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_2725_0
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OFN1468_key_q_24_
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3984_key_q_40_
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[8]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[56]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[54]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[48]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[40]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[32]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[24]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[23]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[22]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[21]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[16]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[0]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/FE_OFN1117_key_q_48_
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/FE_OFN1073_n_24_
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n981
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n976
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n928
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n892
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n890
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n889
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n797
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n77
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n76
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n69
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n53
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n244
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n237
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n197
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1591
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1590
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1589
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1574
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1573
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1572
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1571
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1569
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1565
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1561
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1543
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1542
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1539
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n151
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1505
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1504
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1476
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1475
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1474
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1449
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1448
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1447
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1422
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1421
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1420
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1418
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1417
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1416
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1415
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1414
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1088
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1087
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1086
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1085
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1084
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1083
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1082
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1081
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1080
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1079
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1078
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1076
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1075
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1074
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1047
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1046
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1045
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1039
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1032
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1029
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1027
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1008
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1006
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1004
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1001
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_5902_0
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_4785_0
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_3
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_2340_0
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_2339_0
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_2139_0
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_2125_0
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_2124_0
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_1954_0
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_1687_0
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_1346_0
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_1187_0
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_1080_0
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_1077_0
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_1076_0
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_1075_0
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_1066_0
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_1064_0
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_1063_0
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_1059_0
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OFN1207_q_temp_448_
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OFN1186_key_q_48_
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OFN1053_key_q_56_
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OFN1052_key_q_56_
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OCPN4661_n1006
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OCPN3643_n976
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OCPN3364_key_q_23_
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OCPN2435_n69
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OCPN2246_key_q_53_
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OCPN1726_key_q_23_
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OCPN1686_n1421
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OCPN1651_n1004
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[8]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[63]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[62]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[61]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[57]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[56]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[55]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[54]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[53]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[48]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[47]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[46]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[40]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[32]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[24]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[23]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[22]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[21]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[16]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[0]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/FE_RN_48
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/FE_RN_44
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/FE_RN_40
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/FE_RN_4
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/FE_RN_28
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/FE_RN_23
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/FE_RN_21
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/FE_RN_13
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/FE_OFN972_q_temp_472_
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/FE_OFN1184_key_q_48_
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n252
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n221
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n218
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n20
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1628
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1627
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1626
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1615
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1614
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1613
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1578
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1577
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1575
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1550
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1549
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1519
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1493
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1492
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1491
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1463
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1146
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1145
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1144
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1143
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1142
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1141
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1140
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1139
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1138
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1137
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1136
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1133
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1099
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1087
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1085
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1057
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1053
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1039
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1035
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1031
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_4733_0
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_37
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_3
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_17_0
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_15_0
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_1211_0
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_1132_0
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OFN1000_key_q_16_
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN3961_key_q_8_
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN3957_n1031
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN2710_q_temp_447_
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN1974_n1035
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN1927_n1053
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN1740_q_temp_439_
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[8]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[63]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[56]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[55]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[54]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[53]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[48]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[40]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[32]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[24]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[16]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[0]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_6__mac_col_inst/FE_RN_49
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_6__mac_col_inst/FE_RN_4
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_6__mac_col_inst/FE_RN_36
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_6__mac_col_inst/FE_RN_34
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_6__mac_col_inst/FE_RN_23
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_6__mac_col_inst/FE_OFN1286_key_q_32_
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n997
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n995
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n993
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n992
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n991
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n990
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n988
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n987
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n950
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n949
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n908
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n907
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n906
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n900
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n90
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n899
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n82
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n738
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n40
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n305
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n215
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n173
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1586
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1585
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1584
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1579
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1568
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1567
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1566
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1565
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1563
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1559
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1557
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1555
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1551
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1548
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1545
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1517
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1516
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1482
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1481
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1480
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1449
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1448
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1447
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1422
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1421
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1420
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1419
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1418
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1417
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1109
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1104
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1103
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1102
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1101
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1100
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1099
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1098
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1097
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1096
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1095
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1094
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1093
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1092
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1091
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1090
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1089
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1086
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1081
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1080
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n107
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1063
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1062
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1061
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1060
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n106
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1059
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1058
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1057
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1056
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1055
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1051
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1050
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n105
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1049
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1048
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1047
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1046
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1045
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1043
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n104
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1032
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1031
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1022
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1021
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1020
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n102
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1019
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1016
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1015
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1014
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_63_0
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_6
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_5489_0
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_5354_0
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_5266_0
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_4543_0
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_3539_0
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_2488_0
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_2487_0
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_2469_0
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_1428_0
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_1313_0
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_1311_0
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_13
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_1299_0
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_1298_0
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_1122_0
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_1121_0
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_1046_0
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_1041_0
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_1040_0
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_1039_0
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OFN910_q_temp_264_
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPN4098_key_q_49_
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPN3992_key_q_17_
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPN3987_key_q_57_
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPN3536_q_temp_319_
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPN3507_n1061
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPN2931_n1448
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPN2610_n1422
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPN2001_n1579
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPN1919_n1021
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[8]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[63]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[62]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[61]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[57]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[56]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[55]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[54]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[53]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[49]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[48]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[47]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[46]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[40]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[32]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[24]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[23]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[22]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[17]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[16]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[0]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/FE_RN_60
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/FE_RN_6
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/FE_RN_48
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/FE_RN_35
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/FE_RN_20
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/FE_RN_2
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/FE_RN_18
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/FE_RN_16
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/FE_OFN1472_key_q_0_
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/FE_OFN1243_key_q_16_
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n999
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n224
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n204
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n203
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1628
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1610
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1608
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1606
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1590
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1586
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1556
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1485
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1124
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1121
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1114
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1113
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1080
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1078
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_9
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_410_0
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_409_0
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_371_0
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_1
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[55]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[54]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[53]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[32]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[0]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_3__mac_col_inst/FE_OFN414_key_q_32_
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n79
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n78
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n60
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n351
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n244
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n220
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n197
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1630
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1629
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1628
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1609
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1568
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1567
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1549
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1547
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1467
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1466
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1465
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1464
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1463
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1461
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1460
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1367
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1362
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1352
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1344
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1324
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n127
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n123
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1088
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1087
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1068
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1067
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1066
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1041
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1040
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1039
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1015
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1013
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1012
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1011
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1009
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_625_0
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_624_0
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_5085_0
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_4813_0
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_2150_0
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_2067_0
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_1843_0
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_1262_0
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_1127_0
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_1
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN3980_key_q_24_
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN3905_n1040
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN3637_key_q_55_
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN3628_n1041
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN2956_n351
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN2427_n1040
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN2400_n351
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[8]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[63]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[62]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[55]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[54]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[48]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[47]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[46]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[40]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[32]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[24]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[23]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[22]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[21]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[16]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[0]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/FE_RN_45
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/FE_RN_43
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/FE_RN_21
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/FE_OFN450_key_q_48_
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n989
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1628
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1627
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1626
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1606
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1603
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1599
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1113
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1112
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1111
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1110
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1106
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1013
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[48]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[32]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[24]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[16]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[0]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_1__mac_col_inst/FE_OFN1196_key_q_24_
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_1__mac_col_inst/FE_OFN1194_key_q_16_
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_1__mac_col_inst/FE_OFN1178_key_q_48_
[03/09 15:16:57   3617] 	array_out[78]
[03/09 15:16:57   3617] 	array_out[77]
[03/09 15:16:57   3617] 	array_out[66]
[03/09 15:16:57   3617] 	array_out[62]
[03/09 15:16:57   3617] 	array_out[61]
[03/09 15:16:57   3617] 	array_out[60]
[03/09 15:16:57   3617] 	array_out[58]
[03/09 15:16:57   3617] 	array_out[57]
[03/09 15:16:57   3617] 	array_out[42]
[03/09 15:16:57   3617] 	array_out[41]
[03/09 15:16:57   3617] 	array_out[40]
[03/09 15:16:57   3617] 	array_out[3]
[03/09 15:16:57   3617] 	array_out[38]
[03/09 15:16:57   3617] 	array_out[37]
[03/09 15:16:57   3617] 	array_out[21]
[03/09 15:16:57   3617] 	array_out[20]
[03/09 15:16:57   3617] 	array_out[1]
[03/09 15:16:57   3617] 	array_out[158]
[03/09 15:16:57   3617] 	array_out[157]
[03/09 15:16:57   3617] 	array_out[143]
[03/09 15:16:57   3617] 	array_out[141]
[03/09 15:16:57   3617] 	array_out[140]
[03/09 15:16:57   3617] 	array_out[138]
[03/09 15:16:57   3617] 	array_out[137]
[03/09 15:16:57   3617] 	array_out[124]
[03/09 15:16:57   3617] 	array_out[122]
[03/09 15:16:57   3617] 	array_out[121]
[03/09 15:16:57   3617] 	array_out[120]
[03/09 15:16:57   3617] 	array_out[118]
[03/09 15:16:57   3617] 	array_out[117]
[03/09 15:16:57   3617] 	array_out[101]
[03/09 15:16:57   3617] 	array_out[100]
[03/09 15:16:57   3617] 	array_out[0]
[03/09 15:16:57   3617] 	FE_OCPN4668_array_out_122_
[03/09 15:16:57   3617] 	FE_OCPN4592_array_out_42_
[03/09 15:16:57   3617] 	FE_OCPN4581_array_out_62_
[03/09 15:16:57   3617] 	FE_OCPN4580_array_out_143_
[03/09 15:16:57   3617] 	FE_OCPN4574_array_out_3_
[03/09 15:16:57   3617] 	FE_OCPN4566_array_out_124_
[03/09 15:16:57   3617] 
[03/09 15:16:57   3617] 
[03/09 15:16:57   3617] Resizing failure reasons
[03/09 15:16:57   3617] ------------------------------------------------
[03/09 15:16:57   3617] *info:   765 net(s): Could not be fixed because of internal reason: UnknownReason.
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_7__fifo_instance/n70
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_7__fifo_instance/n219
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_7__fifo_instance/n212
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_7__fifo_instance/n211
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_7__fifo_instance/n210
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_7__fifo_instance/n209
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_7__fifo_instance/n208
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_7__fifo_instance/n193
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_7__fifo_instance/n192
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_7__fifo_instance/n191
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_7__fifo_instance/n190
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_7__fifo_instance/n189
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_7__fifo_instance/n182
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_7__fifo_instance/n181
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_7__fifo_instance/n180
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_7__fifo_instance/n179
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_7__fifo_instance/n178
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_7__fifo_instance/n171
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_7__fifo_instance/n170
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_7__fifo_instance/n169
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_7__fifo_instance/n168
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_7__fifo_instance/n109
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_7__fifo_instance/n106
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_7__fifo_instance/n102
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_6__fifo_instance/n90
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_6__fifo_instance/n88
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_6__fifo_instance/n208
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_6__fifo_instance/n201
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_6__fifo_instance/n200
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_6__fifo_instance/n199
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_6__fifo_instance/n198
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_6__fifo_instance/n197
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_6__fifo_instance/n185
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_6__fifo_instance/n184
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_6__fifo_instance/n183
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_6__fifo_instance/n182
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_6__fifo_instance/n174
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_6__fifo_instance/n173
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_6__fifo_instance/n172
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_6__fifo_instance/n171
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_6__fifo_instance/n163
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_6__fifo_instance/n162
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_6__fifo_instance/n161
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_6__fifo_instance/n160
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_5__fifo_instance/n70
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_5__fifo_instance/n68
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_5__fifo_instance/n64
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_5__fifo_instance/n60
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_5__fifo_instance/n205
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_5__fifo_instance/n198
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_5__fifo_instance/n197
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_5__fifo_instance/n196
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_5__fifo_instance/n195
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_5__fifo_instance/n194
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_5__fifo_instance/n182
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_5__fifo_instance/n181
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_5__fifo_instance/n180
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_5__fifo_instance/n179
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_5__fifo_instance/n178
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_5__fifo_instance/n171
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_5__fifo_instance/n170
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_5__fifo_instance/n169
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_5__fifo_instance/n168
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_5__fifo_instance/n167
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_5__fifo_instance/n160
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_5__fifo_instance/n159
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_5__fifo_instance/n158
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_5__fifo_instance/n157
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_3__fifo_instance/n212
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_3__fifo_instance/n211
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_3__fifo_instance/n210
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_3__fifo_instance/n209
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_3__fifo_instance/n193
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_3__fifo_instance/n192
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_3__fifo_instance/n191
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_3__fifo_instance/n190
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_3__fifo_instance/n188
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_3__fifo_instance/n182
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_3__fifo_instance/n181
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_3__fifo_instance/n180
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_3__fifo_instance/n179
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_3__fifo_instance/n171
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_3__fifo_instance/n170
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_3__fifo_instance/n169
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_3__fifo_instance/n168
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_3__fifo_instance/FE_RN_77_0
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_3__fifo_instance/FE_RN_5033_0
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_3__fifo_instance/FE_RN_4718_0
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_3__fifo_instance/FE_RN_4616_0
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_2__fifo_instance/n207
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_2__fifo_instance/n206
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_2__fifo_instance/n205
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_2__fifo_instance/n189
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_2__fifo_instance/n188
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_2__fifo_instance/n187
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_2__fifo_instance/n178
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_2__fifo_instance/n177
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_2__fifo_instance/n167
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_2__fifo_instance/n166
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_1__fifo_instance/n92
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_1__fifo_instance/n72
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_1__fifo_instance/n132
[03/09 15:16:57   3617] 	ofifo_inst/col_idx_1__fifo_instance/FE_RN_700_0
[03/09 15:16:57   3617] 	mac_array_instance/q_temp[96]
[03/09 15:16:57   3617] 	mac_array_instance/q_temp[511]
[03/09 15:16:57   3617] 	mac_array_instance/q_temp[504]
[03/09 15:16:57   3617] 	mac_array_instance/q_temp[503]
[03/09 15:16:57   3617] 	mac_array_instance/q_temp[496]
[03/09 15:16:57   3617] 	mac_array_instance/q_temp[495]
[03/09 15:16:57   3617] 	mac_array_instance/q_temp[488]
[03/09 15:16:57   3617] 	mac_array_instance/q_temp[480]
[03/09 15:16:57   3617] 	mac_array_instance/q_temp[471]
[03/09 15:16:57   3617] 	mac_array_instance/q_temp[464]
[03/09 15:16:57   3617] 	mac_array_instance/q_temp[456]
[03/09 15:16:57   3617] 	mac_array_instance/q_temp[448]
[03/09 15:16:57   3617] 	mac_array_instance/q_temp[447]
[03/09 15:16:57   3617] 	mac_array_instance/q_temp[440]
[03/09 15:16:57   3617] 	mac_array_instance/q_temp[439]
[03/09 15:16:57   3617] 	mac_array_instance/q_temp[432]
[03/09 15:16:57   3617] 	mac_array_instance/q_temp[416]
[03/09 15:16:57   3617] 	mac_array_instance/q_temp[408]
[03/09 15:16:57   3617] 	mac_array_instance/q_temp[400]
[03/09 15:16:57   3617] 	mac_array_instance/q_temp[392]
[03/09 15:16:57   3617] 	mac_array_instance/q_temp[384]
[03/09 15:16:57   3617] 	mac_array_instance/q_temp[319]
[03/09 15:16:57   3617] 	mac_array_instance/q_temp[312]
[03/09 15:16:57   3617] 	mac_array_instance/q_temp[311]
[03/09 15:16:57   3617] 	mac_array_instance/q_temp[303]
[03/09 15:16:57   3617] 	mac_array_instance/q_temp[288]
[03/09 15:16:57   3617] 	mac_array_instance/q_temp[280]
[03/09 15:16:57   3617] 	mac_array_instance/q_temp[273]
[03/09 15:16:57   3617] 	mac_array_instance/q_temp[272]
[03/09 15:16:57   3617] 	mac_array_instance/q_temp[265]
[03/09 15:16:57   3617] 	mac_array_instance/q_temp[256]
[03/09 15:16:57   3617] 	mac_array_instance/q_temp[247]
[03/09 15:16:57   3617] 	mac_array_instance/q_temp[183]
[03/09 15:16:57   3617] 	mac_array_instance/q_temp[176]
[03/09 15:16:57   3617] 	mac_array_instance/q_temp[175]
[03/09 15:16:57   3617] 	mac_array_instance/q_temp[168]
[03/09 15:16:57   3617] 	mac_array_instance/q_temp[160]
[03/09 15:16:57   3617] 	mac_array_instance/q_temp[152]
[03/09 15:16:57   3617] 	mac_array_instance/q_temp[151]
[03/09 15:16:57   3617] 	mac_array_instance/q_temp[144]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/n[9]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/n[8]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/n[64]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/n[56]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/n[48]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/n[41]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/n[40]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/n[32]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/n[24]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/n[1]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/n[17]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/n[16]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n983
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n981
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n956
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n955
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n952
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n949
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n61
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n60
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n44
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n43
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n164
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1577
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1576
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1575
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1551
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1550
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1549
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1547
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1543
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1534
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1533
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1532
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1530
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1486
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1485
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n148
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n147
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n146
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1454
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1453
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1452
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n144
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1302
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1301
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1300
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1299
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1298
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1297
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1296
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1295
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1294
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1293
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1291
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1287
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1229
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1221
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1219
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1158
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1151
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1146
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1135
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1127
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1101
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_633_0
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_632_0
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_631_0
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_3166_0
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_2725_0
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OFN1468_key_q_24_
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3984_key_q_40_
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[8]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[56]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[54]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[48]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[40]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[32]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[24]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[23]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[22]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[21]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[16]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[0]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/FE_OFN1117_key_q_48_
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_8__mac_col_inst/FE_OFN1073_n_24_
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n981
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n976
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n928
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n892
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n890
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n889
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n797
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n77
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n76
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n69
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n53
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n244
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n237
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n197
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1591
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1590
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1589
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1574
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1573
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1572
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1571
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1569
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1565
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1561
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1543
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1542
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1539
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n151
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1505
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1504
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1476
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1475
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1474
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1449
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1448
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1447
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1422
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1421
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1420
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1418
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1417
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1416
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1415
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1414
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1088
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1087
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1086
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1085
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1084
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1083
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1082
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1081
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1080
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1079
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1078
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1076
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1075
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1074
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1047
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1046
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1045
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1039
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1032
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1029
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1027
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1008
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1006
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1004
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1001
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_5902_0
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_4785_0
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_3
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_2340_0
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_2339_0
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_2139_0
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_2125_0
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_2124_0
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_1954_0
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_1687_0
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_1346_0
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_1187_0
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_1080_0
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_1077_0
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_1076_0
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_1075_0
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_1066_0
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_1064_0
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_1063_0
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_1059_0
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OFN1207_q_temp_448_
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OFN1186_key_q_48_
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OFN1053_key_q_56_
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OFN1052_key_q_56_
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OCPN4661_n1006
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OCPN3643_n976
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OCPN3364_key_q_23_
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OCPN2435_n69
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OCPN2246_key_q_53_
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OCPN1726_key_q_23_
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OCPN1686_n1421
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OCPN1651_n1004
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[8]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[63]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[62]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[61]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[57]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[56]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[55]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[54]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[53]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[48]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[47]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[46]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[40]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[32]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[24]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[23]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[22]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[21]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[16]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[0]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/FE_RN_48
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/FE_RN_44
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/FE_RN_40
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/FE_RN_4
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/FE_RN_28
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/FE_RN_23
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/FE_RN_21
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/FE_RN_13
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/FE_OFN972_q_temp_472_
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_7__mac_col_inst/FE_OFN1184_key_q_48_
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n252
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n221
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n218
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n20
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1628
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1627
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1626
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1615
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1614
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1613
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1578
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1577
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1575
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1550
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1549
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1519
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1493
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1492
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1491
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1463
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1146
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1145
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1144
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1143
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1142
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1141
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1140
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1139
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1138
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1137
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1136
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1133
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1099
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1087
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1085
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1057
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1053
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1039
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1035
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1031
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_4733_0
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_37
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_3
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_17_0
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_15_0
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_1211_0
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_1132_0
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OFN1000_key_q_16_
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN3961_key_q_8_
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN3957_n1031
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN2710_q_temp_447_
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN1974_n1035
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN1927_n1053
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN1740_q_temp_439_
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[8]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[63]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[56]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[55]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[54]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[53]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[48]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[40]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[32]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[24]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[16]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[0]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_6__mac_col_inst/FE_RN_49
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_6__mac_col_inst/FE_RN_4
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_6__mac_col_inst/FE_RN_36
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_6__mac_col_inst/FE_RN_34
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_6__mac_col_inst/FE_RN_23
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_6__mac_col_inst/FE_OFN1286_key_q_32_
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n997
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n995
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n993
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n992
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n991
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n990
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n988
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n987
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n950
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n949
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n908
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n907
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n906
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n900
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n90
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n899
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n82
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n738
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n40
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n305
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n215
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n173
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1586
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1585
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1584
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1579
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1568
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1567
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1566
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1565
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1563
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1559
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1557
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1555
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1551
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1548
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1545
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1517
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1516
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1482
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1481
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1480
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1449
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1448
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1447
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1422
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1421
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1420
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1419
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1418
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1417
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1109
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1104
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1103
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1102
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1101
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1100
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1099
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1098
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1097
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1096
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1095
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1094
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1093
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1092
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1091
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1090
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1089
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1086
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1081
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1080
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n107
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1063
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1062
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1061
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1060
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n106
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1059
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1058
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1057
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1056
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1055
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1051
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1050
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n105
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1049
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1048
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1047
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1046
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1045
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1043
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n104
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1032
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1031
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1022
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1021
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1020
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n102
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1019
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1016
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1015
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1014
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_63_0
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_6
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_5489_0
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_5354_0
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_5266_0
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_4543_0
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_3539_0
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_2488_0
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_2487_0
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_2469_0
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_1428_0
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_1313_0
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_1311_0
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_13
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_1299_0
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_1298_0
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_1122_0
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_1121_0
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_1046_0
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_1041_0
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_1040_0
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_1039_0
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OFN910_q_temp_264_
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPN4098_key_q_49_
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPN3992_key_q_17_
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPN3987_key_q_57_
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPN3536_q_temp_319_
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPN3507_n1061
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPN2931_n1448
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPN2610_n1422
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPN2001_n1579
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPN1919_n1021
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[8]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[63]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[62]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[61]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[57]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[56]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[55]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[54]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[53]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[49]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[48]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[47]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[46]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[40]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[32]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[24]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[23]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[22]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[17]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[16]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[0]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/FE_RN_60
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/FE_RN_6
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/FE_RN_48
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/FE_RN_35
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/FE_RN_20
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/FE_RN_2
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/FE_RN_18
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/FE_RN_16
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/FE_OFN1472_key_q_0_
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_4__mac_col_inst/FE_OFN1243_key_q_16_
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n999
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n224
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n204
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n203
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1628
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1610
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1608
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1606
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1590
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1586
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1556
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1485
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1124
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1121
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1114
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1113
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1080
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1078
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_9
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_410_0
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_409_0
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_371_0
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_1
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[55]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[54]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[53]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[32]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[0]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_3__mac_col_inst/FE_OFN414_key_q_32_
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n79
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n78
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n60
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n351
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n244
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n220
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n197
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1630
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1629
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1628
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1609
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1568
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1567
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1549
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1547
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1467
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1466
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1465
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1464
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1463
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1461
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1460
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1367
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1362
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1352
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1344
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1324
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n127
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n123
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1088
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1087
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1068
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1067
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1066
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1041
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1040
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1039
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1015
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1013
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1012
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1011
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1009
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_625_0
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_624_0
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_5085_0
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_4813_0
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_2150_0
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_2067_0
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_1843_0
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_1262_0
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_1127_0
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_1
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN3980_key_q_24_
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN3905_n1040
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN3637_key_q_55_
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN3628_n1041
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN2956_n351
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN2427_n1040
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN2400_n351
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[8]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[63]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[62]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[55]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[54]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[48]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[47]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[46]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[40]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[32]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[24]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[23]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[22]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[21]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[16]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[0]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/FE_RN_45
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/FE_RN_43
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/FE_RN_21
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_2__mac_col_inst/FE_OFN450_key_q_48_
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n989
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1628
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1627
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1626
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1606
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1603
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1599
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1113
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1112
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1111
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1110
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1106
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1013
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[48]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[32]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[24]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[16]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[0]
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_1__mac_col_inst/FE_OFN1196_key_q_24_
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_1__mac_col_inst/FE_OFN1194_key_q_16_
[03/09 15:16:57   3617] 	mac_array_instance/col_idx_1__mac_col_inst/FE_OFN1178_key_q_48_
[03/09 15:16:57   3617] 	array_out[78]
[03/09 15:16:57   3617] 	array_out[77]
[03/09 15:16:57   3617] 	array_out[66]
[03/09 15:16:57   3617] 	array_out[62]
[03/09 15:16:57   3617] 	array_out[61]
[03/09 15:16:57   3617] 	array_out[60]
[03/09 15:16:57   3617] 	array_out[58]
[03/09 15:16:57   3617] 	array_out[57]
[03/09 15:16:57   3617] 	array_out[42]
[03/09 15:16:57   3617] 	array_out[41]
[03/09 15:16:57   3617] 	array_out[40]
[03/09 15:16:57   3617] 	array_out[3]
[03/09 15:16:57   3617] 	array_out[38]
[03/09 15:16:57   3617] 	array_out[37]
[03/09 15:16:57   3617] 	array_out[21]
[03/09 15:16:57   3617] 	array_out[20]
[03/09 15:16:57   3617] 	array_out[1]
[03/09 15:16:57   3617] 	array_out[158]
[03/09 15:16:57   3617] 	array_out[157]
[03/09 15:16:57   3617] 	array_out[143]
[03/09 15:16:57   3617] 	array_out[141]
[03/09 15:16:57   3617] 	array_out[140]
[03/09 15:16:57   3617] 	array_out[138]
[03/09 15:16:57   3617] 	array_out[137]
[03/09 15:16:57   3617] 	array_out[124]
[03/09 15:16:57   3617] 	array_out[122]
[03/09 15:16:57   3617] 	array_out[121]
[03/09 15:16:57   3617] 	array_out[120]
[03/09 15:16:57   3617] 	array_out[118]
[03/09 15:16:57   3617] 	array_out[117]
[03/09 15:16:57   3617] 	array_out[101]
[03/09 15:16:57   3617] 	array_out[100]
[03/09 15:16:57   3617] 	array_out[0]
[03/09 15:16:57   3617] 	FE_OCPN4668_array_out_122_
[03/09 15:16:57   3617] 	FE_OCPN4592_array_out_42_
[03/09 15:16:57   3617] 	FE_OCPN4581_array_out_62_
[03/09 15:16:57   3617] 	FE_OCPN4580_array_out_143_
[03/09 15:16:57   3617] 	FE_OCPN4574_array_out_3_
[03/09 15:16:57   3617] 	FE_OCPN4566_array_out_124_
[03/09 15:16:57   3617] 
[03/09 15:16:57   3617] 
[03/09 15:16:57   3617] *info: net names were printed out to logv file
[03/09 15:16:57   3617] 
[03/09 15:16:57   3617] *** Finish Post CTS Hold Fixing (cpu=0:00:12.7 real=0:00:14.0 totSessionCpu=1:00:18 mem=1640.4M density=98.293%) ***
[03/09 15:16:57   3617] <optDesign CMD> Restore Using all VT Cells
[03/09 15:16:57   3617] Reported timing to dir ./timingReports
[03/09 15:16:57   3617] **optDesign ... cpu = 0:00:14, real = 0:00:14, mem = 1466.7M, totSessionCpu=1:00:18 **
[03/09 15:16:57   3617] ** Profile ** Start :  cpu=0:00:00.0, mem=1466.7M
[03/09 15:16:57   3617] ** Profile ** Other data :  cpu=0:00:00.1, mem=1466.7M
[03/09 15:16:57   3617] **INFO: Starting Blocking QThread with 1 CPU
[03/09 15:16:57   3617]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/09 15:16:57   3617] #################################################################################
[03/09 15:16:57   3617] # Design Stage: PreRoute
[03/09 15:16:57   3617] # Design Name: core
[03/09 15:16:57   3617] # Design Mode: 65nm
[03/09 15:16:57   3617] # Analysis Mode: MMMC Non-OCV 
[03/09 15:16:57   3617] # Parasitics Mode: No SPEF/RCDB
[03/09 15:16:57   3617] # Signoff Settings: SI Off 
[03/09 15:16:57   3617] #################################################################################
[03/09 15:16:57   3617] AAE_INFO: 1 threads acquired from CTE.
[03/09 15:16:57   3617] Calculate delays in BcWc mode...
[03/09 15:16:57   3617] Topological Sorting (CPU = 0:00:00.1, MEM = 0.0M, InitMEM = 0.0M)
[03/09 15:16:57   3617] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[03/09 15:16:57   3617] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/09 15:16:57   3617] End delay calculation. (MEM=6.66016 CPU=0:00:03.7 REAL=0:00:04.0)
[03/09 15:16:57   3617] *** CDM Built up (cpu=0:00:04.2  real=0:00:05.0  mem= 6.7M) ***
[03/09 15:16:57   3617] *** Done Building Timing Graph (cpu=0:00:04.8 real=0:00:05.0 totSessionCpu=0:00:19.1 mem=6.7M)
[03/09 15:16:57   3617] ** Profile ** Overall slacks :  cpu=0:0-9:0-8.-5, mem=6.7M
[03/09 15:16:57   3617] ** Profile ** Total reports :  cpu=0:00:00.2, mem=0.0M
[03/09 15:17:04   3623]  
_______________________________________________________________________
[03/09 15:17:04   3624] ** Profile ** Overall slacks :  cpu=0:00:06.3, mem=1476.7M
[03/09 15:17:05   3625] ** Profile ** Total reports :  cpu=0:00:00.9, mem=1468.7M
[03/09 15:17:05   3625] ** Profile ** DRVs :  cpu=0:00:00.6, mem=1468.7M
[03/09 15:17:05   3625] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.483  | -0.351  | -0.483  |
|           TNS (ns):|-285.300 |-249.018 | -36.282 |
|    Violating Paths:|  1951   |  1791   |   160   |
|          All Paths:|  6712   |  5278   |  5570   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.127  | -0.127  |  0.000  |
|           TNS (ns):| -8.365  | -8.365  |  0.000  |
|    Violating Paths:|   222   |   222   |    0    |
|          All Paths:|  5278   |  5278   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 75.176%
       (98.293% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1468.7M
[03/09 15:17:05   3625] *** Final Summary (holdfix) CPU=0:00:07.9, REAL=0:00:08.0, MEM=1468.7M
[03/09 15:17:05   3625] **optDesign ... cpu = 0:00:22, real = 0:00:22, mem = 1466.7M, totSessionCpu=1:00:26 **
[03/09 15:17:05   3625] *** Finished optDesign ***
[03/09 15:17:05   3625] 
[03/09 15:17:05   3625] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:22.8 real=0:00:24.1)
[03/09 15:17:05   3625] Info: pop threads available for lower-level modules during optimization.
[03/09 15:17:06   3625] Removing temporary dont_use automatically set for cells with technology sites with no row.
[03/09 15:17:06   3625] <CMD> saveDesign cts.enc
[03/09 15:17:06   3626] Writing Netlist "cts.enc.dat.tmp/core.v.gz" ...
[03/09 15:17:06   3626] Saving AAE Data ...
[03/09 15:17:06   3626] Saving scheduling_file.cts.32734 in cts.enc.dat/scheduling_file.cts
[03/09 15:17:06   3626] Saving preference file cts.enc.dat.tmp/gui.pref.tcl ...
[03/09 15:17:06   3626] Saving mode setting ...
[03/09 15:17:06   3626] Saving global file ...
[03/09 15:17:07   3626] Saving floorplan file ...
[03/09 15:17:07   3626] Saving Drc markers ...
[03/09 15:17:07   3626] ... No Drc file written since there is no markers found.
[03/09 15:17:07   3626] Saving placement file ...
[03/09 15:17:07   3626] *** Completed savePlace (cpu=0:00:00.1 real=0:00:00.0 mem=1466.7M) ***
[03/09 15:17:07   3626] Saving route file ...
[03/09 15:17:08   3627] *** Completed saveRoute (cpu=0:00:00.6 real=0:00:01.0 mem=1466.7M) ***
[03/09 15:17:08   3627] Saving DEF file ...
[03/09 15:17:08   3627] Saving rc congestion map cts.enc.dat.tmp/core.congmap.gz ...
[03/09 15:17:08   3627] **ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE
[03/09 15:17:08   3627] 
[03/09 15:17:08   3627] **ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)
[03/09 15:17:08   3627] 
[03/09 15:17:08   3627] **ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
[03/09 15:17:10   3628] Generated self-contained design cts.enc.dat.tmp
[03/09 15:17:10   3628] 
[03/09 15:17:10   3628] *** Summary of all messages that are not suppressed in this session:
[03/09 15:17:10   3628] Severity  ID               Count  Summary                                  
[03/09 15:17:10   3628] ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
[03/09 15:17:10   3628] ERROR     IMPOAX-142           2  %s                                       
[03/09 15:17:10   3628] *** Message Summary: 0 warning(s), 3 error(s)
[03/09 15:17:10   3628] 
[03/09 15:17:10   3628] <CMD> setNanoRouteMode -quiet -drouteAllowMergedWireAtPin false
[03/09 15:17:10   3628] <CMD> setNanoRouteMode -quiet -drouteFixAntenna true
[03/09 15:17:10   3628] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[03/09 15:17:10   3628] <CMD> setNanoRouteMode -quiet -routeWithSiDriven true
[03/09 15:17:10   3628] <CMD> setNanoRouteMode -quiet -routeSiEffort medium
[03/09 15:17:10   3628] <CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix false
[03/09 15:17:10   3628] <CMD> setNanoRouteMode -quiet -drouteAutoStop true
[03/09 15:17:10   3628] <CMD> setNanoRouteMode -quiet -routeSelectedNetOnly false
[03/09 15:17:10   3628] <CMD> setNanoRouteMode -quiet -drouteStartIteration default
[03/09 15:17:10   3628] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[03/09 15:17:10   3628] <CMD> routeDesign
[03/09 15:17:10   3628] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1201.64 (MB), peak = 1364.67 (MB)
[03/09 15:17:10   3628] #**INFO: setDesignMode -flowEffort standard
[03/09 15:17:10   3628] #**INFO: multi-cut via swapping  will be performed after routing.
[03/09 15:17:10   3628] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[03/09 15:17:10   3628] #**INFO: auto set of routeReserveSpaceForMultiCut to true
[03/09 15:17:10   3628] #**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
[03/09 15:17:10   3628] #spOpts: N=65 
[03/09 15:17:10   3628] Core basic site is core
[03/09 15:17:10   3628] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/09 15:17:10   3629] Begin checking placement ... (start mem=1408.9M, init mem=1408.9M)
[03/09 15:17:10   3629] *info: Placed = 53239          (Fixed = 88)
[03/09 15:17:10   3629] *info: Unplaced = 0           
[03/09 15:17:10   3629] Placement Density:98.29%(171905/174891)
[03/09 15:17:10   3629] Finished checkPlace (cpu: total=0:00:00.3, vio checks=0:00:00.1; mem=1408.9M)
[03/09 15:17:10   3629] #**INFO: honoring user setting for routeWithTimingDriven set to true
[03/09 15:17:10   3629] #**INFO: honoring user setting for routeWithSiDriven set to true
[03/09 15:17:10   3629] 
[03/09 15:17:10   3629] changeUseClockNetStatus Option :  -noFixedNetWires 
[03/09 15:17:10   3629] *** Changed status on (91) nets in Clock.
[03/09 15:17:10   3629] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1408.9M) ***
[03/09 15:17:10   3629] #Start route 199 clock nets...
[03/09 15:17:10   3629] 
[03/09 15:17:10   3629] globalDetailRoute
[03/09 15:17:10   3629] 
[03/09 15:17:10   3629] #setNanoRouteMode -drouteAutoStop true
[03/09 15:17:10   3629] #setNanoRouteMode -drouteEndIteration 5
[03/09 15:17:10   3629] #setNanoRouteMode -drouteFixAntenna true
[03/09 15:17:10   3629] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[03/09 15:17:10   3629] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[03/09 15:17:10   3629] #setNanoRouteMode -routeSelectedNetOnly false
[03/09 15:17:10   3629] #setNanoRouteMode -routeWithEco true
[03/09 15:17:10   3629] #setNanoRouteMode -routeWithSiDriven true
[03/09 15:17:10   3629] #setNanoRouteMode -routeWithTimingDriven true
[03/09 15:17:10   3629] #Start globalDetailRoute on Sun Mar  9 15:17:10 2025
[03/09 15:17:10   3629] #
[03/09 15:17:10   3629] Initializing multi-corner capacitance tables ... 
[03/09 15:17:10   3629] Initializing multi-corner resistance tables ...
[03/09 15:17:11   3629] ### Net info: total nets: 33069
[03/09 15:17:11   3629] ### Net info: dirty nets: 623
[03/09 15:17:11   3629] ### Net info: marked as disconnected nets: 0
[03/09 15:17:11   3629] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_45_ connects to NET mac_array_instance/CTS_61 at location ( 354.900 347.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/09 15:17:11   3629] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_37_ connects to NET mac_array_instance/CTS_61 at location ( 350.700 349.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/09 15:17:11   3629] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_44_ connects to NET mac_array_instance/CTS_61 at location ( 350.500 342.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/09 15:17:11   3629] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_36_ connects to NET mac_array_instance/CTS_61 at location ( 348.900 338.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/09 15:17:11   3629] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_38_ connects to NET mac_array_instance/CTS_61 at location ( 355.700 336.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/09 15:17:11   3629] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_44_ connects to NET mac_array_instance/CTS_61 at location ( 353.300 335.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/09 15:17:11   3629] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_39_ connects to NET mac_array_instance/CTS_61 at location ( 346.900 329.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/09 15:17:11   3629] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_35_ connects to NET mac_array_instance/CTS_61 at location ( 349.500 324.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/09 15:17:11   3629] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_52_ connects to NET mac_array_instance/CTS_61 at location ( 347.900 320.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/09 15:17:11   3629] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_ connects to NET mac_array_instance/CTS_61 at location ( 343.900 322.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/09 15:17:11   3629] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_ connects to NET mac_array_instance/CTS_61 at location ( 345.100 315.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/09 15:17:11   3629] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_25_ connects to NET mac_array_instance/CTS_61 at location ( 348.300 309.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/09 15:17:11   3629] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_5_ connects to NET mac_array_instance/CTS_61 at location ( 344.700 311.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/09 15:17:11   3629] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_7_ connects to NET mac_array_instance/CTS_61 at location ( 340.300 315.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/09 15:17:11   3629] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ connects to NET mac_array_instance/CTS_61 at location ( 341.300 318.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/09 15:17:11   3629] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_27_ connects to NET mac_array_instance/CTS_61 at location ( 336.700 318.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/09 15:17:11   3629] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_50_ connects to NET mac_array_instance/CTS_61 at location ( 335.100 316.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/09 15:17:11   3629] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_ connects to NET mac_array_instance/CTS_61 at location ( 328.500 324.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/09 15:17:11   3629] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ connects to NET mac_array_instance/CTS_61 at location ( 323.900 324.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/09 15:17:11   3629] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_24_ connects to NET mac_array_instance/CTS_61 at location ( 319.300 324.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/09 15:17:11   3629] #WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
[03/09 15:17:11   3629] #To increase the message display limit, refer to the product command reference manual.
[03/09 15:17:11   3629] #WARNING (NRIG-44) Imported NET mac_array_instance/CTS_61 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/09 15:17:11   3629] #WARNING (NRIG-44) Imported NET mac_array_instance/CTS_60 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/09 15:17:11   3629] #WARNING (NRIG-44) Imported NET mac_array_instance/CTS_59 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/09 15:17:11   3629] #WARNING (NRIG-44) Imported NET mac_array_instance/CTS_58 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/09 15:17:11   3629] #WARNING (NRIG-44) Imported NET mac_array_instance/CTS_57 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/09 15:17:11   3629] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_4__mac_col_inst/CTS_4 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/09 15:17:11   3629] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_5__mac_col_inst/CTS_4 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/09 15:17:11   3629] #WARNING (NRIG-44) Imported NET mac_array_instance/CTS_54 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/09 15:17:11   3629] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_2__mac_col_inst/CTS_4 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/09 15:17:11   3629] #WARNING (NRIG-44) Imported NET mac_array_instance/CTS_53 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/09 15:17:11   3629] #WARNING (NRIG-44) Imported NET mac_array_instance/CTS_52 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/09 15:17:11   3629] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_1__mac_col_inst/CTS_11 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/09 15:17:11   3629] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_3__mac_col_inst/CTS_4 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/09 15:17:11   3629] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_1__mac_col_inst/CTS_10 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/09 15:17:11   3629] #WARNING (NRIG-44) Imported NET CTS_177 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/09 15:17:11   3629] #WARNING (NRIG-44) Imported NET CTS_176 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/09 15:17:11   3629] #WARNING (NRIG-44) Imported NET CTS_174 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/09 15:17:11   3629] #WARNING (NRIG-44) Imported NET CTS_173 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/09 15:17:11   3629] #WARNING (NRIG-44) Imported NET psum_mem_instance/CTS_48 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/09 15:17:11   3629] #WARNING (NRIG-44) Imported NET CTS_167 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/09 15:17:11   3629] #WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
[03/09 15:17:11   3629] #To increase the message display limit, refer to the product command reference manual.
[03/09 15:17:11   3629] ### Net info: fully routed nets: 3
[03/09 15:17:11   3629] ### Net info: trivial (single pin) nets: 0
[03/09 15:17:11   3629] ### Net info: unrouted nets: 32978
[03/09 15:17:11   3629] ### Net info: re-extraction nets: 88
[03/09 15:17:11   3629] ### Net info: ignored nets: 0
[03/09 15:17:11   3629] ### Net info: skip routing nets: 32870
[03/09 15:17:11   3630] #NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
[03/09 15:17:11   3630] #Start routing data preparation.
[03/09 15:17:11   3630] #Minimum voltage of a net in the design = 0.000.
[03/09 15:17:11   3630] #Maximum voltage of a net in the design = 1.100.
[03/09 15:17:11   3630] #Voltage range [0.000 - 0.000] has 1 net.
[03/09 15:17:11   3630] #Voltage range [0.900 - 1.100] has 1 net.
[03/09 15:17:11   3630] #Voltage range [0.000 - 1.100] has 33067 nets.
[03/09 15:17:14   3633] # M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
[03/09 15:17:14   3633] # M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/09 15:17:14   3633] # M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/09 15:17:14   3633] # M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/09 15:17:14   3633] # M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/09 15:17:14   3633] # M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/09 15:17:14   3633] # M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/09 15:17:14   3633] # M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/09 15:17:15   3634] #Regenerating Ggrids automatically.
[03/09 15:17:15   3634] #Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
[03/09 15:17:15   3634] #Using automatically generated G-grids.
[03/09 15:17:15   3634] #Done routing data preparation.
[03/09 15:17:15   3634] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1211.81 (MB), peak = 1364.67 (MB)
[03/09 15:17:15   3634] #Merging special wires...
[03/09 15:17:15   3634] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 25.675 282.510 ) on M1 for NET CTS_138. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/09 15:17:15   3634] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 18.475 284.690 ) on M1 for NET CTS_138. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/09 15:17:15   3634] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 14.475 286.110 ) on M1 for NET CTS_138. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/09 15:17:15   3634] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 25.075 284.690 ) on M1 for NET CTS_138. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/09 15:17:15   3634] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 12.075 293.310 ) on M1 for NET CTS_138. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/09 15:17:15   3634] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 16.475 288.290 ) on M1 for NET CTS_138. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/09 15:17:15   3634] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 19.075 295.490 ) on M1 for NET CTS_138. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/09 15:17:15   3634] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 21.675 289.710 ) on M1 for NET CTS_138. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/09 15:17:15   3634] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 26.275 286.110 ) on M1 for NET CTS_138. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/09 15:17:15   3634] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 21.075 286.110 ) on M1 for NET CTS_138. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/09 15:17:15   3634] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 25.875 288.290 ) on M1 for NET CTS_138. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/09 15:17:15   3634] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 11.320 297.090 ) on M1 for NET CTS_138. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/09 15:17:15   3634] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 13.920 291.710 ) on M1 for NET CTS_138. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/09 15:17:15   3634] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 13.320 302.510 ) on M1 for NET CTS_138. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/09 15:17:15   3634] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 15.720 304.290 ) on M1 for NET CTS_138. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/09 15:17:15   3634] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 10.120 298.910 ) on M1 for NET CTS_138. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/09 15:17:15   3634] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 10.720 295.310 ) on M1 for NET CTS_138. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/09 15:17:15   3634] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 11.320 288.110 ) on M1 for NET CTS_138. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/09 15:17:15   3634] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 11.520 300.690 ) on M1 for NET CTS_138. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/09 15:17:15   3634] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 17.120 302.510 ) on M1 for NET CTS_138. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/09 15:17:15   3634] #WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
[03/09 15:17:15   3634] #To increase the message display limit, refer to the product command reference manual.
[03/09 15:17:15   3634] #
[03/09 15:17:15   3634] #Connectivity extraction summary:
[03/09 15:17:15   3634] #88 routed nets are extracted.
[03/09 15:17:15   3634] #    88 (0.27%) extracted nets are partially routed.
[03/09 15:17:15   3634] #3 routed nets are imported.
[03/09 15:17:15   3634] #108 (0.33%) nets are without wires.
[03/09 15:17:15   3634] #32870 nets are fixed|skipped|trivial (not extracted).
[03/09 15:17:15   3634] #Total number of nets = 33069.
[03/09 15:17:15   3634] #
[03/09 15:17:15   3634] #Number of eco nets is 88
[03/09 15:17:15   3634] #
[03/09 15:17:15   3634] #Start data preparation...
[03/09 15:17:15   3634] #
[03/09 15:17:15   3634] #Data preparation is done on Sun Mar  9 15:17:15 2025
[03/09 15:17:15   3634] #
[03/09 15:17:15   3634] #Analyzing routing resource...
[03/09 15:17:16   3634] #Routing resource analysis is done on Sun Mar  9 15:17:16 2025
[03/09 15:17:16   3634] #
[03/09 15:17:16   3634] #  Resource Analysis:
[03/09 15:17:16   3634] #
[03/09 15:17:16   3634] #               Routing  #Avail      #Track     #Total     %Gcell
[03/09 15:17:16   3634] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/09 15:17:16   3634] #  --------------------------------------------------------------
[03/09 15:17:16   3634] #  Metal 1        H        2107          80       21316    91.94%
[03/09 15:17:16   3634] #  Metal 2        V        2110          84       21316     0.84%
[03/09 15:17:16   3634] #  Metal 3        H        2187           0       21316     0.50%
[03/09 15:17:16   3634] #  Metal 4        V        1410         784       21316     5.42%
[03/09 15:17:16   3634] #  Metal 5        H        2187           0       21316     0.00%
[03/09 15:17:16   3634] #  Metal 6        V        2194           0       21316     0.00%
[03/09 15:17:16   3634] #  Metal 7        H         547           0       21316     0.00%
[03/09 15:17:16   3634] #  Metal 8        V         548           0       21316     0.00%
[03/09 15:17:16   3634] #  --------------------------------------------------------------
[03/09 15:17:16   3634] #  Total                  13291       5.40%  170528    12.34%
[03/09 15:17:16   3634] #
[03/09 15:17:16   3634] #  199 nets (0.60%) with 1 preferred extra spacing.
[03/09 15:17:16   3634] #
[03/09 15:17:16   3634] #
[03/09 15:17:16   3634] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1216.45 (MB), peak = 1364.67 (MB)
[03/09 15:17:16   3634] #
[03/09 15:17:16   3634] #start global routing iteration 1...
[03/09 15:17:16   3635] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1218.27 (MB), peak = 1364.67 (MB)
[03/09 15:17:16   3635] #
[03/09 15:17:16   3635] #start global routing iteration 2...
[03/09 15:17:17   3636] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1248.85 (MB), peak = 1364.67 (MB)
[03/09 15:17:17   3636] #
[03/09 15:17:17   3636] #start global routing iteration 3...
[03/09 15:17:17   3636] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1249.05 (MB), peak = 1364.67 (MB)
[03/09 15:17:17   3636] #
[03/09 15:17:17   3636] #
[03/09 15:17:17   3636] #Total number of trivial nets (e.g. < 2 pins) = 258 (skipped).
[03/09 15:17:17   3636] #Total number of nets with skipped attribute = 32612 (skipped).
[03/09 15:17:17   3636] #Total number of routable nets = 199.
[03/09 15:17:17   3636] #Total number of nets in the design = 33069.
[03/09 15:17:17   3636] #
[03/09 15:17:17   3636] #196 routable nets have only global wires.
[03/09 15:17:17   3636] #3 routable nets have only detail routed wires.
[03/09 15:17:17   3636] #32612 skipped nets have only detail routed wires.
[03/09 15:17:17   3636] #196 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/09 15:17:17   3636] #3 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/09 15:17:17   3636] #
[03/09 15:17:17   3636] #Routed net constraints summary:
[03/09 15:17:17   3636] #------------------------------------------------
[03/09 15:17:17   3636] #        Rules   Pref Extra Space   Unconstrained  
[03/09 15:17:17   3636] #------------------------------------------------
[03/09 15:17:17   3636] #      Default                196               0  
[03/09 15:17:17   3636] #------------------------------------------------
[03/09 15:17:17   3636] #        Total                196               0  
[03/09 15:17:17   3636] #------------------------------------------------
[03/09 15:17:17   3636] #
[03/09 15:17:17   3636] #Routing constraints summary of the whole design:
[03/09 15:17:17   3636] #Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
[03/09 15:17:17   3636] #-------------------------------------------------------------------
[03/09 15:17:17   3636] #        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
[03/09 15:17:17   3636] #-------------------------------------------------------------------
[03/09 15:17:17   3636] #      Default                199                350           32262  
[03/09 15:17:17   3636] #-------------------------------------------------------------------
[03/09 15:17:17   3636] #        Total                199                350           32262  
[03/09 15:17:17   3636] #-------------------------------------------------------------------
[03/09 15:17:17   3636] #
[03/09 15:17:18   3636] #
[03/09 15:17:18   3636] #  Congestion Analysis: (blocked Gcells are excluded)
[03/09 15:17:18   3636] #
[03/09 15:17:18   3636] #                 OverCon          
[03/09 15:17:18   3636] #                  #Gcell    %Gcell
[03/09 15:17:18   3636] #     Layer           (1)   OverCon
[03/09 15:17:18   3636] #  --------------------------------
[03/09 15:17:18   3636] #   Metal 1      0(0.00%)   (0.00%)
[03/09 15:17:18   3636] #   Metal 2      0(0.00%)   (0.00%)
[03/09 15:17:18   3636] #   Metal 3      0(0.00%)   (0.00%)
[03/09 15:17:18   3636] #   Metal 4      0(0.00%)   (0.00%)
[03/09 15:17:18   3636] #   Metal 5      0(0.00%)   (0.00%)
[03/09 15:17:18   3636] #   Metal 6      0(0.00%)   (0.00%)
[03/09 15:17:18   3636] #   Metal 7      0(0.00%)   (0.00%)
[03/09 15:17:18   3636] #   Metal 8      0(0.00%)   (0.00%)
[03/09 15:17:18   3636] #  --------------------------------
[03/09 15:17:18   3636] #     Total      0(0.00%)   (0.00%)
[03/09 15:17:18   3636] #
[03/09 15:17:18   3636] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[03/09 15:17:18   3636] #  Overflow after GR: 0.00% H + 0.00% V
[03/09 15:17:18   3636] #
[03/09 15:17:18   3636] #Complete Global Routing.
[03/09 15:17:18   3636] #Total number of nets with non-default rule or having extra spacing = 199
[03/09 15:17:18   3636] #Total wire length = 33369 um.
[03/09 15:17:18   3636] #Total half perimeter of net bounding box = 9712 um.
[03/09 15:17:18   3636] #Total wire length on LAYER M1 = 2 um.
[03/09 15:17:18   3636] #Total wire length on LAYER M2 = 622 um.
[03/09 15:17:18   3636] #Total wire length on LAYER M3 = 19145 um.
[03/09 15:17:18   3636] #Total wire length on LAYER M4 = 13442 um.
[03/09 15:17:18   3636] #Total wire length on LAYER M5 = 156 um.
[03/09 15:17:18   3636] #Total wire length on LAYER M6 = 3 um.
[03/09 15:17:18   3636] #Total wire length on LAYER M7 = 0 um.
[03/09 15:17:18   3636] #Total wire length on LAYER M8 = 0 um.
[03/09 15:17:18   3636] #Total number of vias = 15120
[03/09 15:17:18   3636] #Total number of multi-cut vias = 57 (  0.4%)
[03/09 15:17:18   3636] #Total number of single cut vias = 15063 ( 99.6%)
[03/09 15:17:18   3636] #Up-Via Summary (total 15120):
[03/09 15:17:18   3636] #                   single-cut          multi-cut      Total
[03/09 15:17:18   3636] #-----------------------------------------------------------
[03/09 15:17:18   3636] #  Metal 1        5311 ( 98.9%)        57 (  1.1%)       5368
[03/09 15:17:18   3636] #  Metal 2        4781 (100.0%)         0 (  0.0%)       4781
[03/09 15:17:18   3636] #  Metal 3        4877 (100.0%)         0 (  0.0%)       4877
[03/09 15:17:18   3636] #  Metal 4          92 (100.0%)         0 (  0.0%)         92
[03/09 15:17:18   3636] #  Metal 5           2 (100.0%)         0 (  0.0%)          2
[03/09 15:17:18   3636] #-----------------------------------------------------------
[03/09 15:17:18   3636] #                15063 ( 99.6%)        57 (  0.4%)      15120 
[03/09 15:17:18   3636] #
[03/09 15:17:18   3636] #Total number of involved priority nets 196
[03/09 15:17:18   3636] #Maximum src to sink distance for priority net 279.0
[03/09 15:17:18   3636] #Average of max src_to_sink distance for priority net 50.9
[03/09 15:17:18   3636] #Average of ave src_to_sink distance for priority net 30.1
[03/09 15:17:18   3636] #Max overcon = 0 track.
[03/09 15:17:18   3636] #Total overcon = 0.00%.
[03/09 15:17:18   3636] #Worst layer Gcell overcon rate = 0.00%.
[03/09 15:17:18   3636] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1249.31 (MB), peak = 1364.67 (MB)
[03/09 15:17:18   3636] #
[03/09 15:17:18   3636] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1227.20 (MB), peak = 1364.67 (MB)
[03/09 15:17:18   3636] #Start Track Assignment.
[03/09 15:17:18   3636] #Done with 2018 horizontal wires in 2 hboxes and 981 vertical wires in 2 hboxes.
[03/09 15:17:18   3637] #Done with 54 horizontal wires in 2 hboxes and 16 vertical wires in 2 hboxes.
[03/09 15:17:18   3637] #Complete Track Assignment.
[03/09 15:17:18   3637] #Total number of nets with non-default rule or having extra spacing = 199
[03/09 15:17:18   3637] #Total wire length = 35076 um.
[03/09 15:17:18   3637] #Total half perimeter of net bounding box = 9712 um.
[03/09 15:17:18   3637] #Total wire length on LAYER M1 = 1592 um.
[03/09 15:17:18   3637] #Total wire length on LAYER M2 = 621 um.
[03/09 15:17:18   3637] #Total wire length on LAYER M3 = 19176 um.
[03/09 15:17:18   3637] #Total wire length on LAYER M4 = 13483 um.
[03/09 15:17:18   3637] #Total wire length on LAYER M5 = 200 um.
[03/09 15:17:18   3637] #Total wire length on LAYER M6 = 4 um.
[03/09 15:17:18   3637] #Total wire length on LAYER M7 = 0 um.
[03/09 15:17:18   3637] #Total wire length on LAYER M8 = 0 um.
[03/09 15:17:18   3637] #Total number of vias = 14741
[03/09 15:17:18   3637] #Total number of multi-cut vias = 57 (  0.4%)
[03/09 15:17:18   3637] #Total number of single cut vias = 14684 ( 99.6%)
[03/09 15:17:18   3637] #Up-Via Summary (total 14741):
[03/09 15:17:18   3637] #                   single-cut          multi-cut      Total
[03/09 15:17:18   3637] #-----------------------------------------------------------
[03/09 15:17:18   3637] #  Metal 1        5133 ( 98.9%)        57 (  1.1%)       5190
[03/09 15:17:18   3637] #  Metal 2        4605 (100.0%)         0 (  0.0%)       4605
[03/09 15:17:18   3637] #  Metal 3        4856 (100.0%)         0 (  0.0%)       4856
[03/09 15:17:18   3637] #  Metal 4          88 (100.0%)         0 (  0.0%)         88
[03/09 15:17:18   3637] #  Metal 5           2 (100.0%)         0 (  0.0%)          2
[03/09 15:17:18   3637] #-----------------------------------------------------------
[03/09 15:17:18   3637] #                14684 ( 99.6%)        57 (  0.4%)      14741 
[03/09 15:17:18   3637] #
[03/09 15:17:18   3637] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1244.25 (MB), peak = 1364.67 (MB)
[03/09 15:17:18   3637] #
[03/09 15:17:18   3637] #Cpu time = 00:00:07
[03/09 15:17:18   3637] #Elapsed time = 00:00:07
[03/09 15:17:18   3637] #Increased memory = 39.07 (MB)
[03/09 15:17:18   3637] #Total memory = 1244.25 (MB)
[03/09 15:17:18   3637] #Peak memory = 1364.67 (MB)
[03/09 15:17:19   3637] #
[03/09 15:17:19   3637] #Start Detail Routing..
[03/09 15:17:19   3637] #start initial detail routing ...
[03/09 15:18:05   3683] # ECO: 4.5% of the total area was rechecked for DRC, and 77.3% required routing.
[03/09 15:18:05   3683] #    number of violations = 0
[03/09 15:18:05   3683] #53153 out of 53239 instances need to be verified(marked ipoed).
[03/09 15:18:12   3691] #    number of violations = 0
[03/09 15:18:12   3691] #cpu time = 00:00:53, elapsed time = 00:00:53, memory = 1268.66 (MB), peak = 1364.67 (MB)
[03/09 15:18:12   3691] #start 1st optimization iteration ...
[03/09 15:18:12   3691] #    number of violations = 0
[03/09 15:18:12   3691] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1236.42 (MB), peak = 1364.67 (MB)
[03/09 15:18:12   3691] #Complete Detail Routing.
[03/09 15:18:12   3691] #Total number of nets with non-default rule or having extra spacing = 199
[03/09 15:18:12   3691] #Total wire length = 28935 um.
[03/09 15:18:12   3691] #Total half perimeter of net bounding box = 9712 um.
[03/09 15:18:12   3691] #Total wire length on LAYER M1 = 16 um.
[03/09 15:18:12   3691] #Total wire length on LAYER M2 = 4372 um.
[03/09 15:18:12   3691] #Total wire length on LAYER M3 = 15425 um.
[03/09 15:18:12   3691] #Total wire length on LAYER M4 = 9115 um.
[03/09 15:18:12   3691] #Total wire length on LAYER M5 = 6 um.
[03/09 15:18:12   3691] #Total wire length on LAYER M6 = 0 um.
[03/09 15:18:12   3691] #Total wire length on LAYER M7 = 0 um.
[03/09 15:18:12   3691] #Total wire length on LAYER M8 = 0 um.
[03/09 15:18:12   3691] #Total number of vias = 13091
[03/09 15:18:12   3691] #Total number of multi-cut vias = 186 (  1.4%)
[03/09 15:18:12   3691] #Total number of single cut vias = 12905 ( 98.6%)
[03/09 15:18:12   3691] #Up-Via Summary (total 13091):
[03/09 15:18:12   3691] #                   single-cut          multi-cut      Total
[03/09 15:18:12   3691] #-----------------------------------------------------------
[03/09 15:18:12   3691] #  Metal 1        5234 ( 96.6%)       186 (  3.4%)       5420
[03/09 15:18:12   3691] #  Metal 2        4761 (100.0%)         0 (  0.0%)       4761
[03/09 15:18:12   3691] #  Metal 3        2908 (100.0%)         0 (  0.0%)       2908
[03/09 15:18:12   3691] #  Metal 4           2 (100.0%)         0 (  0.0%)          2
[03/09 15:18:12   3691] #-----------------------------------------------------------
[03/09 15:18:12   3691] #                12905 ( 98.6%)       186 (  1.4%)      13091 
[03/09 15:18:12   3691] #
[03/09 15:18:12   3691] #Total number of DRC violations = 0
[03/09 15:18:12   3691] #Cpu time = 00:00:54
[03/09 15:18:12   3691] #Elapsed time = 00:00:54
[03/09 15:18:12   3691] #Increased memory = -9.57 (MB)
[03/09 15:18:12   3691] #Total memory = 1234.68 (MB)
[03/09 15:18:12   3691] #Peak memory = 1364.67 (MB)
[03/09 15:18:12   3691] #detailRoute Statistics:
[03/09 15:18:12   3691] #Cpu time = 00:00:54
[03/09 15:18:12   3691] #Elapsed time = 00:00:54
[03/09 15:18:12   3691] #Increased memory = -9.57 (MB)
[03/09 15:18:12   3691] #Total memory = 1234.68 (MB)
[03/09 15:18:12   3691] #Peak memory = 1364.67 (MB)
[03/09 15:18:13   3691] #
[03/09 15:18:13   3691] #globalDetailRoute statistics:
[03/09 15:18:13   3691] #Cpu time = 00:01:03
[03/09 15:18:13   3691] #Elapsed time = 00:01:03
[03/09 15:18:13   3691] #Increased memory = -4.97 (MB)
[03/09 15:18:13   3691] #Total memory = 1196.72 (MB)
[03/09 15:18:13   3691] #Peak memory = 1364.67 (MB)
[03/09 15:18:13   3691] #Number of warnings = 63
[03/09 15:18:13   3691] #Total number of warnings = 92
[03/09 15:18:13   3691] #Number of fails = 0
[03/09 15:18:13   3691] #Total number of fails = 0
[03/09 15:18:13   3691] #Complete globalDetailRoute on Sun Mar  9 15:18:13 2025
[03/09 15:18:13   3691] #
[03/09 15:18:13   3691] 
[03/09 15:18:13   3691] globalDetailRoute
[03/09 15:18:13   3691] 
[03/09 15:18:13   3691] #setNanoRouteMode -drouteAutoStop true
[03/09 15:18:13   3691] #setNanoRouteMode -drouteFixAntenna true
[03/09 15:18:13   3691] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[03/09 15:18:13   3691] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[03/09 15:18:13   3691] #setNanoRouteMode -routeSelectedNetOnly false
[03/09 15:18:13   3691] #setNanoRouteMode -routeWithSiDriven true
[03/09 15:18:13   3691] #setNanoRouteMode -routeWithTimingDriven true
[03/09 15:18:13   3691] #Start globalDetailRoute on Sun Mar  9 15:18:13 2025
[03/09 15:18:13   3691] #
[03/09 15:18:13   3691] #Generating timing data, please wait...
[03/09 15:18:13   3691] #32811 total nets, 199 already routed, 199 will ignore in trialRoute
[03/09 15:18:13   3691] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/09 15:18:14   3693] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/09 15:18:15   3693] #Dump tif for version 2.1
[03/09 15:18:20   3698] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/09 15:18:20   3698] End delay calculation. (MEM=1486.9 CPU=0:00:03.8 REAL=0:00:04.0)
[03/09 15:18:23   3702] **WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[03/09 15:18:23   3702] #Generating timing data took: cpu time = 00:00:09, elapsed time = 00:00:09, memory = 1166.59 (MB), peak = 1364.67 (MB)
[03/09 15:18:23   3702] #Done generating timing data.
[03/09 15:18:24   3702] ### Net info: total nets: 33069
[03/09 15:18:24   3702] ### Net info: dirty nets: 0
[03/09 15:18:24   3702] ### Net info: marked as disconnected nets: 0
[03/09 15:18:24   3702] ### Net info: fully routed nets: 199
[03/09 15:18:24   3702] ### Net info: trivial (single pin) nets: 0
[03/09 15:18:24   3702] ### Net info: unrouted nets: 32870
[03/09 15:18:24   3702] ### Net info: re-extraction nets: 0
[03/09 15:18:24   3702] ### Net info: ignored nets: 0
[03/09 15:18:24   3702] ### Net info: skip routing nets: 0
[03/09 15:18:24   3703] #Start reading timing information from file .timing_file_32734.tif.gz ...
[03/09 15:18:24   3703] #Read in timing information for 403 ports, 30888 instances from timing file .timing_file_32734.tif.gz.
[03/09 15:18:24   3703] #NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
[03/09 15:18:24   3703] #Start routing data preparation.
[03/09 15:18:25   3703] #Minimum voltage of a net in the design = 0.000.
[03/09 15:18:25   3703] #Maximum voltage of a net in the design = 1.100.
[03/09 15:18:25   3703] #Voltage range [0.000 - 0.000] has 1 net.
[03/09 15:18:25   3703] #Voltage range [0.900 - 1.100] has 1 net.
[03/09 15:18:25   3703] #Voltage range [0.000 - 1.100] has 33067 nets.
[03/09 15:18:25   3703] # M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
[03/09 15:18:25   3703] # M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/09 15:18:25   3703] # M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/09 15:18:25   3703] # M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/09 15:18:25   3703] # M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/09 15:18:25   3703] # M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/09 15:18:25   3703] # M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/09 15:18:25   3703] # M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/09 15:18:26   3704] #344/32811 = 1% of signal nets have been set as priority nets
[03/09 15:18:26   3704] #Regenerating Ggrids automatically.
[03/09 15:18:26   3704] #Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
[03/09 15:18:26   3704] #Using automatically generated G-grids.
[03/09 15:18:26   3704] #Done routing data preparation.
[03/09 15:18:26   3704] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1119.13 (MB), peak = 1364.67 (MB)
[03/09 15:18:26   3704] #Merging special wires...
[03/09 15:18:26   3704] #Number of eco nets is 0
[03/09 15:18:26   3704] #
[03/09 15:18:26   3704] #Start data preparation...
[03/09 15:18:26   3704] #
[03/09 15:18:26   3704] #Data preparation is done on Sun Mar  9 15:18:26 2025
[03/09 15:18:26   3704] #
[03/09 15:18:26   3704] #Analyzing routing resource...
[03/09 15:18:27   3705] #Routing resource analysis is done on Sun Mar  9 15:18:27 2025
[03/09 15:18:27   3705] #
[03/09 15:18:27   3705] #  Resource Analysis:
[03/09 15:18:27   3705] #
[03/09 15:18:27   3705] #               Routing  #Avail      #Track     #Total     %Gcell
[03/09 15:18:27   3705] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/09 15:18:27   3705] #  --------------------------------------------------------------
[03/09 15:18:27   3705] #  Metal 1        H        2107          80       21316    91.94%
[03/09 15:18:27   3705] #  Metal 2        V        2110          84       21316     0.84%
[03/09 15:18:27   3705] #  Metal 3        H        2187           0       21316     0.50%
[03/09 15:18:27   3705] #  Metal 4        V        1410         784       21316     5.42%
[03/09 15:18:27   3705] #  Metal 5        H        2187           0       21316     0.00%
[03/09 15:18:27   3705] #  Metal 6        V        2194           0       21316     0.00%
[03/09 15:18:27   3705] #  Metal 7        H         547           0       21316     0.00%
[03/09 15:18:27   3705] #  Metal 8        V         548           0       21316     0.00%
[03/09 15:18:27   3705] #  --------------------------------------------------------------
[03/09 15:18:27   3705] #  Total                  13291       5.40%  170528    12.34%
[03/09 15:18:27   3705] #
[03/09 15:18:27   3705] #  199 nets (0.60%) with 1 preferred extra spacing.
[03/09 15:18:27   3705] #
[03/09 15:18:27   3705] #
[03/09 15:18:27   3705] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1122.21 (MB), peak = 1364.67 (MB)
[03/09 15:18:27   3705] #
[03/09 15:18:27   3705] #start global routing iteration 1...
[03/09 15:18:27   3705] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1124.10 (MB), peak = 1364.67 (MB)
[03/09 15:18:27   3705] #
[03/09 15:18:27   3705] #start global routing iteration 2...
[03/09 15:18:45   3723] #cpu time = 00:00:18, elapsed time = 00:00:18, memory = 1235.89 (MB), peak = 1364.67 (MB)
[03/09 15:18:45   3723] #
[03/09 15:18:45   3723] #start global routing iteration 3...
[03/09 15:18:50   3729] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1252.71 (MB), peak = 1364.67 (MB)
[03/09 15:18:50   3729] #
[03/09 15:18:50   3729] #
[03/09 15:18:50   3729] #Total number of trivial nets (e.g. < 2 pins) = 258 (skipped).
[03/09 15:18:50   3729] #Total number of routable nets = 32811.
[03/09 15:18:50   3729] #Total number of nets in the design = 33069.
[03/09 15:18:50   3729] #
[03/09 15:18:50   3729] #32612 routable nets have only global wires.
[03/09 15:18:50   3729] #199 routable nets have only detail routed wires.
[03/09 15:18:50   3729] #350 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/09 15:18:50   3729] #199 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/09 15:18:50   3729] #
[03/09 15:18:50   3729] #Routed nets constraints summary:
[03/09 15:18:50   3729] #Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
[03/09 15:18:50   3729] #------------------------------------------------
[03/09 15:18:50   3729] #        Rules   Misc Constraints   Unconstrained  
[03/09 15:18:50   3729] #------------------------------------------------
[03/09 15:18:50   3729] #      Default                350           32262  
[03/09 15:18:50   3729] #------------------------------------------------
[03/09 15:18:50   3729] #        Total                350           32262  
[03/09 15:18:50   3729] #------------------------------------------------
[03/09 15:18:50   3729] #
[03/09 15:18:50   3729] #Routing constraints summary of the whole design:
[03/09 15:18:50   3729] #Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
[03/09 15:18:50   3729] #-------------------------------------------------------------------
[03/09 15:18:50   3729] #        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
[03/09 15:18:50   3729] #-------------------------------------------------------------------
[03/09 15:18:50   3729] #      Default                199                350           32262  
[03/09 15:18:50   3729] #-------------------------------------------------------------------
[03/09 15:18:50   3729] #        Total                199                350           32262  
[03/09 15:18:50   3729] #-------------------------------------------------------------------
[03/09 15:18:50   3729] #
[03/09 15:18:50   3729] #
[03/09 15:18:50   3729] #  Congestion Analysis: (blocked Gcells are excluded)
[03/09 15:18:50   3729] #
[03/09 15:18:50   3729] #                 OverCon       OverCon       OverCon       OverCon          
[03/09 15:18:50   3729] #                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
[03/09 15:18:50   3729] #     Layer         (1-3)         (4-6)         (7-9)       (10-12)   OverCon
[03/09 15:18:50   3729] #  --------------------------------------------------------------------------
[03/09 15:18:50   3729] #   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/09 15:18:50   3729] #   Metal 2   1431(6.76%)    428(2.02%)     71(0.34%)     20(0.09%)   (9.21%)
[03/09 15:18:50   3729] #   Metal 3     14(0.07%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.07%)
[03/09 15:18:50   3729] #   Metal 4     17(0.08%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.08%)
[03/09 15:18:50   3729] #   Metal 5      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/09 15:18:50   3729] #   Metal 6      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/09 15:18:50   3729] #   Metal 7      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/09 15:18:50   3729] #   Metal 8      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/09 15:18:50   3729] #  --------------------------------------------------------------------------
[03/09 15:18:50   3729] #     Total   1462(0.98%)    428(0.29%)     71(0.05%)     20(0.01%)   (1.32%)
[03/09 15:18:50   3729] #
[03/09 15:18:50   3729] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 12
[03/09 15:18:50   3729] #  Overflow after GR: 0.02% H + 2.34% V
[03/09 15:18:50   3729] #
[03/09 15:18:50   3729] #Complete Global Routing.
[03/09 15:18:51   3729] #Total number of nets with non-default rule or having extra spacing = 199
[03/09 15:18:51   3729] #Total wire length = 568833 um.
[03/09 15:18:51   3729] #Total half perimeter of net bounding box = 532070 um.
[03/09 15:18:51   3729] #Total wire length on LAYER M1 = 127 um.
[03/09 15:18:51   3729] #Total wire length on LAYER M2 = 125064 um.
[03/09 15:18:51   3729] #Total wire length on LAYER M3 = 202650 um.
[03/09 15:18:51   3729] #Total wire length on LAYER M4 = 133025 um.
[03/09 15:18:51   3729] #Total wire length on LAYER M5 = 54471 um.
[03/09 15:18:51   3729] #Total wire length on LAYER M6 = 18939 um.
[03/09 15:18:51   3729] #Total wire length on LAYER M7 = 14286 um.
[03/09 15:18:51   3729] #Total wire length on LAYER M8 = 20272 um.
[03/09 15:18:51   3729] #Total number of vias = 213680
[03/09 15:18:51   3729] #Total number of multi-cut vias = 186 (  0.1%)
[03/09 15:18:51   3729] #Total number of single cut vias = 213494 ( 99.9%)
[03/09 15:18:51   3729] #Up-Via Summary (total 213680):
[03/09 15:18:51   3729] #                   single-cut          multi-cut      Total
[03/09 15:18:51   3729] #-----------------------------------------------------------
[03/09 15:18:51   3729] #  Metal 1      103709 ( 99.8%)       186 (  0.2%)     103895
[03/09 15:18:51   3729] #  Metal 2       75229 (100.0%)         0 (  0.0%)      75229
[03/09 15:18:51   3729] #  Metal 3       19928 (100.0%)         0 (  0.0%)      19928
[03/09 15:18:51   3729] #  Metal 4        6796 (100.0%)         0 (  0.0%)       6796
[03/09 15:18:51   3729] #  Metal 5        3280 (100.0%)         0 (  0.0%)       3280
[03/09 15:18:51   3729] #  Metal 6        2558 (100.0%)         0 (  0.0%)       2558
[03/09 15:18:51   3729] #  Metal 7        1994 (100.0%)         0 (  0.0%)       1994
[03/09 15:18:51   3729] #-----------------------------------------------------------
[03/09 15:18:51   3729] #               213494 ( 99.9%)       186 (  0.1%)     213680 
[03/09 15:18:51   3729] #
[03/09 15:18:51   3729] #Max overcon = 12 tracks.
[03/09 15:18:51   3729] #Total overcon = 1.32%.
[03/09 15:18:51   3729] #Worst layer Gcell overcon rate = 0.08%.
[03/09 15:18:51   3729] #cpu time = 00:00:25, elapsed time = 00:00:25, memory = 1252.89 (MB), peak = 1364.67 (MB)
[03/09 15:18:51   3729] #
[03/09 15:18:51   3729] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1167.01 (MB), peak = 1364.67 (MB)
[03/09 15:18:51   3729] #Start Track Assignment.
[03/09 15:18:55   3733] #Done with 49511 horizontal wires in 2 hboxes and 41718 vertical wires in 2 hboxes.
[03/09 15:18:59   3737] #Done with 10205 horizontal wires in 2 hboxes and 8011 vertical wires in 2 hboxes.
[03/09 15:18:59   3737] #Complete Track Assignment.
[03/09 15:18:59   3737] #Total number of nets with non-default rule or having extra spacing = 199
[03/09 15:18:59   3737] #Total wire length = 603726 um.
[03/09 15:18:59   3737] #Total half perimeter of net bounding box = 532070 um.
[03/09 15:18:59   3737] #Total wire length on LAYER M1 = 24919 um.
[03/09 15:18:59   3737] #Total wire length on LAYER M2 = 122219 um.
[03/09 15:18:59   3737] #Total wire length on LAYER M3 = 213786 um.
[03/09 15:18:59   3737] #Total wire length on LAYER M4 = 133463 um.
[03/09 15:18:59   3737] #Total wire length on LAYER M5 = 55365 um.
[03/09 15:18:59   3737] #Total wire length on LAYER M6 = 19082 um.
[03/09 15:18:59   3737] #Total wire length on LAYER M7 = 14542 um.
[03/09 15:18:59   3737] #Total wire length on LAYER M8 = 20349 um.
[03/09 15:18:59   3737] #Total number of vias = 213680
[03/09 15:18:59   3737] #Total number of multi-cut vias = 186 (  0.1%)
[03/09 15:18:59   3737] #Total number of single cut vias = 213494 ( 99.9%)
[03/09 15:18:59   3737] #Up-Via Summary (total 213680):
[03/09 15:18:59   3737] #                   single-cut          multi-cut      Total
[03/09 15:18:59   3737] #-----------------------------------------------------------
[03/09 15:18:59   3737] #  Metal 1      103709 ( 99.8%)       186 (  0.2%)     103895
[03/09 15:18:59   3737] #  Metal 2       75229 (100.0%)         0 (  0.0%)      75229
[03/09 15:18:59   3737] #  Metal 3       19928 (100.0%)         0 (  0.0%)      19928
[03/09 15:18:59   3737] #  Metal 4        6796 (100.0%)         0 (  0.0%)       6796
[03/09 15:18:59   3737] #  Metal 5        3280 (100.0%)         0 (  0.0%)       3280
[03/09 15:18:59   3737] #  Metal 6        2558 (100.0%)         0 (  0.0%)       2558
[03/09 15:18:59   3737] #  Metal 7        1994 (100.0%)         0 (  0.0%)       1994
[03/09 15:18:59   3737] #-----------------------------------------------------------
[03/09 15:18:59   3737] #               213494 ( 99.9%)       186 (  0.1%)     213680 
[03/09 15:18:59   3737] #
[03/09 15:18:59   3737] #cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1188.54 (MB), peak = 1364.67 (MB)
[03/09 15:18:59   3737] #
[03/09 15:18:59   3737] #Cpu time = 00:00:35
[03/09 15:18:59   3737] #Elapsed time = 00:00:35
[03/09 15:18:59   3737] #Increased memory = 74.11 (MB)
[03/09 15:18:59   3737] #Total memory = 1188.54 (MB)
[03/09 15:18:59   3737] #Peak memory = 1364.67 (MB)
[03/09 15:19:00   3738] #routeSiEffort set to medium
[03/09 15:19:00   3738] #
[03/09 15:19:00   3738] #Start Detail Routing..
[03/09 15:19:00   3738] #start initial detail routing ...
[03/09 15:23:44   4022] #    number of violations = 299
[03/09 15:23:44   4022] #
[03/09 15:23:44   4022] #    By Layer and Type :
[03/09 15:23:44   4022] #	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Totals
[03/09 15:23:44   4022] #	M1           93       22       24       18        1        0      158
[03/09 15:23:44   4022] #	M2           61       35       41        0        0        2      139
[03/09 15:23:44   4022] #	M3            1        1        0        0        0        0        2
[03/09 15:23:44   4022] #	Totals      155       58       65       18        1        2      299
[03/09 15:23:44   4022] #cpu time = 00:04:44, elapsed time = 00:04:43, memory = 1233.46 (MB), peak = 1364.67 (MB)
[03/09 15:23:44   4022] #start 1st optimization iteration ...
[03/09 15:23:52   4031] #    number of violations = 207
[03/09 15:23:52   4031] #
[03/09 15:23:52   4031] #    By Layer and Type :
[03/09 15:23:52   4031] #	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Totals
[03/09 15:23:52   4031] #	M1           31        6       17        3        1        0       58
[03/09 15:23:52   4031] #	M2           61       22       46       10        1        8      148
[03/09 15:23:52   4031] #	M3            1        0        0        0        0        0        1
[03/09 15:23:52   4031] #	Totals       93       28       63       13        2        8      207
[03/09 15:23:52   4031] #cpu time = 00:00:09, elapsed time = 00:00:09, memory = 1191.06 (MB), peak = 1364.67 (MB)
[03/09 15:23:52   4031] #start 2nd optimization iteration ...
[03/09 15:23:59   4037] #    number of violations = 220
[03/09 15:23:59   4037] #
[03/09 15:23:59   4037] #    By Layer and Type :
[03/09 15:23:59   4037] #	         MetSpc   EOLSpc    Short   MinStp      Mar   Totals
[03/09 15:23:59   4037] #	M1           24        7       12        2        0       45
[03/09 15:23:59   4037] #	M2           63       28       56       18       10      175
[03/09 15:23:59   4037] #	Totals       87       35       68       20       10      220
[03/09 15:23:59   4037] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1193.24 (MB), peak = 1364.67 (MB)
[03/09 15:23:59   4037] #start 3rd optimization iteration ...
[03/09 15:24:06   4045] #    number of violations = 24
[03/09 15:24:06   4045] #
[03/09 15:24:06   4045] #    By Layer and Type :
[03/09 15:24:06   4045] #	         MetSpc    Short   MinStp      Mar   Totals
[03/09 15:24:06   4045] #	M1            1        1        2        0        4
[03/09 15:24:06   4045] #	M2            3       11        4        1       19
[03/09 15:24:06   4045] #	M3            0        1        0        0        1
[03/09 15:24:06   4045] #	Totals        4       13        6        1       24
[03/09 15:24:06   4045] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1193.98 (MB), peak = 1364.67 (MB)
[03/09 15:24:06   4045] #start 4th optimization iteration ...
[03/09 15:24:07   4045] #    number of violations = 1
[03/09 15:24:07   4045] #
[03/09 15:24:07   4045] #    By Layer and Type :
[03/09 15:24:07   4045] #	         MetSpc   Totals
[03/09 15:24:07   4045] #	M1            0        0
[03/09 15:24:07   4045] #	M2            1        1
[03/09 15:24:07   4045] #	Totals        1        1
[03/09 15:24:07   4045] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1194.14 (MB), peak = 1364.67 (MB)
[03/09 15:24:07   4045] #start 5th optimization iteration ...
[03/09 15:24:07   4046] #    number of violations = 0
[03/09 15:24:07   4046] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1194.14 (MB), peak = 1364.67 (MB)
[03/09 15:24:07   4046] #Complete Detail Routing.
[03/09 15:24:07   4046] #Total number of nets with non-default rule or having extra spacing = 199
[03/09 15:24:07   4046] #Total wire length = 607211 um.
[03/09 15:24:07   4046] #Total half perimeter of net bounding box = 532070 um.
[03/09 15:24:07   4046] #Total wire length on LAYER M1 = 794 um.
[03/09 15:24:07   4046] #Total wire length on LAYER M2 = 151818 um.
[03/09 15:24:07   4046] #Total wire length on LAYER M3 = 210318 um.
[03/09 15:24:07   4046] #Total wire length on LAYER M4 = 138864 um.
[03/09 15:24:07   4046] #Total wire length on LAYER M5 = 55622 um.
[03/09 15:24:07   4046] #Total wire length on LAYER M6 = 21501 um.
[03/09 15:24:07   4046] #Total wire length on LAYER M7 = 10613 um.
[03/09 15:24:07   4046] #Total wire length on LAYER M8 = 17680 um.
[03/09 15:24:07   4046] #Total number of vias = 233844
[03/09 15:24:07   4046] #Total number of multi-cut vias = 1911 (  0.8%)
[03/09 15:24:07   4046] #Total number of single cut vias = 231933 ( 99.2%)
[03/09 15:24:07   4046] #Up-Via Summary (total 233844):
[03/09 15:24:07   4046] #                   single-cut          multi-cut      Total
[03/09 15:24:07   4046] #-----------------------------------------------------------
[03/09 15:24:07   4046] #  Metal 1      107112 ( 99.0%)      1057 (  1.0%)     108169
[03/09 15:24:07   4046] #  Metal 2       92945 (100.0%)         0 (  0.0%)      92945
[03/09 15:24:07   4046] #  Metal 3       22395 (100.0%)         0 (  0.0%)      22395
[03/09 15:24:07   4046] #  Metal 4        6473 (100.0%)         0 (  0.0%)       6473
[03/09 15:24:07   4046] #  Metal 5        1118 ( 56.7%)       854 ( 43.3%)       1972
[03/09 15:24:07   4046] #  Metal 6        1035 (100.0%)         0 (  0.0%)       1035
[03/09 15:24:07   4046] #  Metal 7         855 (100.0%)         0 (  0.0%)        855
[03/09 15:24:07   4046] #-----------------------------------------------------------
[03/09 15:24:07   4046] #               231933 ( 99.2%)      1911 (  0.8%)     233844 
[03/09 15:24:07   4046] #
[03/09 15:24:07   4046] #Total number of DRC violations = 0
[03/09 15:24:07   4046] #Cpu time = 00:05:08
[03/09 15:24:07   4046] #Elapsed time = 00:05:08
[03/09 15:24:07   4046] #Increased memory = -16.67 (MB)
[03/09 15:24:07   4046] #Total memory = 1171.87 (MB)
[03/09 15:24:07   4046] #Peak memory = 1364.67 (MB)
[03/09 15:24:07   4046] #
[03/09 15:24:07   4046] #start routing for process antenna violation fix ...
[03/09 15:24:08   4047] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1173.64 (MB), peak = 1364.67 (MB)
[03/09 15:24:08   4047] #
[03/09 15:24:08   4047] #Total number of nets with non-default rule or having extra spacing = 199
[03/09 15:24:08   4047] #Total wire length = 607211 um.
[03/09 15:24:08   4047] #Total half perimeter of net bounding box = 532070 um.
[03/09 15:24:08   4047] #Total wire length on LAYER M1 = 794 um.
[03/09 15:24:08   4047] #Total wire length on LAYER M2 = 151818 um.
[03/09 15:24:08   4047] #Total wire length on LAYER M3 = 210318 um.
[03/09 15:24:08   4047] #Total wire length on LAYER M4 = 138864 um.
[03/09 15:24:08   4047] #Total wire length on LAYER M5 = 55622 um.
[03/09 15:24:08   4047] #Total wire length on LAYER M6 = 21501 um.
[03/09 15:24:08   4047] #Total wire length on LAYER M7 = 10613 um.
[03/09 15:24:08   4047] #Total wire length on LAYER M8 = 17680 um.
[03/09 15:24:08   4047] #Total number of vias = 233844
[03/09 15:24:08   4047] #Total number of multi-cut vias = 1911 (  0.8%)
[03/09 15:24:08   4047] #Total number of single cut vias = 231933 ( 99.2%)
[03/09 15:24:08   4047] #Up-Via Summary (total 233844):
[03/09 15:24:08   4047] #                   single-cut          multi-cut      Total
[03/09 15:24:08   4047] #-----------------------------------------------------------
[03/09 15:24:08   4047] #  Metal 1      107112 ( 99.0%)      1057 (  1.0%)     108169
[03/09 15:24:08   4047] #  Metal 2       92945 (100.0%)         0 (  0.0%)      92945
[03/09 15:24:08   4047] #  Metal 3       22395 (100.0%)         0 (  0.0%)      22395
[03/09 15:24:08   4047] #  Metal 4        6473 (100.0%)         0 (  0.0%)       6473
[03/09 15:24:08   4047] #  Metal 5        1118 ( 56.7%)       854 ( 43.3%)       1972
[03/09 15:24:08   4047] #  Metal 6        1035 (100.0%)         0 (  0.0%)       1035
[03/09 15:24:08   4047] #  Metal 7         855 (100.0%)         0 (  0.0%)        855
[03/09 15:24:08   4047] #-----------------------------------------------------------
[03/09 15:24:08   4047] #               231933 ( 99.2%)      1911 (  0.8%)     233844 
[03/09 15:24:08   4047] #
[03/09 15:24:08   4047] #Total number of DRC violations = 0
[03/09 15:24:08   4047] #Total number of net violated process antenna rule = 0
[03/09 15:24:08   4047] #
[03/09 15:24:10   4049] #
[03/09 15:24:10   4049] #Start Post Route wire spreading..
[03/09 15:24:10   4049] #
[03/09 15:24:10   4049] #Start data preparation for wire spreading...
[03/09 15:24:10   4049] #
[03/09 15:24:10   4049] #Data preparation is done on Sun Mar  9 15:24:10 2025
[03/09 15:24:10   4049] #
[03/09 15:24:10   4049] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1173.64 (MB), peak = 1364.67 (MB)
[03/09 15:24:11   4049] #
[03/09 15:24:11   4049] #Start Post Route Wire Spread.
[03/09 15:24:14   4052] #Done with 5903 horizontal wires in 3 hboxes and 5076 vertical wires in 3 hboxes.
[03/09 15:24:14   4053] #Complete Post Route Wire Spread.
[03/09 15:24:14   4053] #
[03/09 15:24:14   4053] #Total number of nets with non-default rule or having extra spacing = 199
[03/09 15:24:14   4053] #Total wire length = 611583 um.
[03/09 15:24:14   4053] #Total half perimeter of net bounding box = 532070 um.
[03/09 15:24:14   4053] #Total wire length on LAYER M1 = 794 um.
[03/09 15:24:14   4053] #Total wire length on LAYER M2 = 152402 um.
[03/09 15:24:14   4053] #Total wire length on LAYER M3 = 212049 um.
[03/09 15:24:14   4053] #Total wire length on LAYER M4 = 140271 um.
[03/09 15:24:14   4053] #Total wire length on LAYER M5 = 55997 um.
[03/09 15:24:14   4053] #Total wire length on LAYER M6 = 21551 um.
[03/09 15:24:14   4053] #Total wire length on LAYER M7 = 10710 um.
[03/09 15:24:14   4053] #Total wire length on LAYER M8 = 17809 um.
[03/09 15:24:14   4053] #Total number of vias = 233844
[03/09 15:24:14   4053] #Total number of multi-cut vias = 1911 (  0.8%)
[03/09 15:24:14   4053] #Total number of single cut vias = 231933 ( 99.2%)
[03/09 15:24:14   4053] #Up-Via Summary (total 233844):
[03/09 15:24:14   4053] #                   single-cut          multi-cut      Total
[03/09 15:24:14   4053] #-----------------------------------------------------------
[03/09 15:24:14   4053] #  Metal 1      107112 ( 99.0%)      1057 (  1.0%)     108169
[03/09 15:24:14   4053] #  Metal 2       92945 (100.0%)         0 (  0.0%)      92945
[03/09 15:24:14   4053] #  Metal 3       22395 (100.0%)         0 (  0.0%)      22395
[03/09 15:24:14   4053] #  Metal 4        6473 (100.0%)         0 (  0.0%)       6473
[03/09 15:24:14   4053] #  Metal 5        1118 ( 56.7%)       854 ( 43.3%)       1972
[03/09 15:24:14   4053] #  Metal 6        1035 (100.0%)         0 (  0.0%)       1035
[03/09 15:24:14   4053] #  Metal 7         855 (100.0%)         0 (  0.0%)        855
[03/09 15:24:14   4053] #-----------------------------------------------------------
[03/09 15:24:14   4053] #               231933 ( 99.2%)      1911 (  0.8%)     233844 
[03/09 15:24:14   4053] #
[03/09 15:24:14   4053] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1215.99 (MB), peak = 1364.67 (MB)
[03/09 15:24:14   4053] #
[03/09 15:24:14   4053] #Post Route wire spread is done.
[03/09 15:24:14   4053] #Total number of nets with non-default rule or having extra spacing = 199
[03/09 15:24:14   4053] #Total wire length = 611583 um.
[03/09 15:24:14   4053] #Total half perimeter of net bounding box = 532070 um.
[03/09 15:24:14   4053] #Total wire length on LAYER M1 = 794 um.
[03/09 15:24:14   4053] #Total wire length on LAYER M2 = 152402 um.
[03/09 15:24:14   4053] #Total wire length on LAYER M3 = 212049 um.
[03/09 15:24:14   4053] #Total wire length on LAYER M4 = 140271 um.
[03/09 15:24:14   4053] #Total wire length on LAYER M5 = 55997 um.
[03/09 15:24:14   4053] #Total wire length on LAYER M6 = 21551 um.
[03/09 15:24:14   4053] #Total wire length on LAYER M7 = 10710 um.
[03/09 15:24:14   4053] #Total wire length on LAYER M8 = 17809 um.
[03/09 15:24:14   4053] #Total number of vias = 233844
[03/09 15:24:14   4053] #Total number of multi-cut vias = 1911 (  0.8%)
[03/09 15:24:14   4053] #Total number of single cut vias = 231933 ( 99.2%)
[03/09 15:24:14   4053] #Up-Via Summary (total 233844):
[03/09 15:24:14   4053] #                   single-cut          multi-cut      Total
[03/09 15:24:14   4053] #-----------------------------------------------------------
[03/09 15:24:14   4053] #  Metal 1      107112 ( 99.0%)      1057 (  1.0%)     108169
[03/09 15:24:14   4053] #  Metal 2       92945 (100.0%)         0 (  0.0%)      92945
[03/09 15:24:14   4053] #  Metal 3       22395 (100.0%)         0 (  0.0%)      22395
[03/09 15:24:14   4053] #  Metal 4        6473 (100.0%)         0 (  0.0%)       6473
[03/09 15:24:14   4053] #  Metal 5        1118 ( 56.7%)       854 ( 43.3%)       1972
[03/09 15:24:14   4053] #  Metal 6        1035 (100.0%)         0 (  0.0%)       1035
[03/09 15:24:14   4053] #  Metal 7         855 (100.0%)         0 (  0.0%)        855
[03/09 15:24:14   4053] #-----------------------------------------------------------
[03/09 15:24:14   4053] #               231933 ( 99.2%)      1911 (  0.8%)     233844 
[03/09 15:24:14   4053] #
[03/09 15:24:16   4054] #
[03/09 15:24:16   4054] #Start DRC checking..
[03/09 15:24:38   4077] #    number of violations = 0
[03/09 15:24:38   4077] #cpu time = 00:00:23, elapsed time = 00:00:23, memory = 1222.27 (MB), peak = 1364.67 (MB)
[03/09 15:24:38   4077] #CELL_VIEW core,init has no DRC violation.
[03/09 15:24:38   4077] #Total number of DRC violations = 0
[03/09 15:24:38   4077] #Total number of net violated process antenna rule = 0
[03/09 15:24:40   4079] #
[03/09 15:24:40   4079] #Start Post Route via swapping..
[03/09 15:25:20   4119] #    number of violations = 0
[03/09 15:25:20   4119] #cpu time = 00:00:40, elapsed time = 00:00:40, memory = 1180.68 (MB), peak = 1364.67 (MB)
[03/09 15:25:22   4121] #    number of violations = 0
[03/09 15:25:22   4121] #cpu time = 00:00:42, elapsed time = 00:00:42, memory = 1180.84 (MB), peak = 1364.67 (MB)
[03/09 15:25:22   4121] #CELL_VIEW core,init has no DRC violation.
[03/09 15:25:22   4121] #Total number of DRC violations = 0
[03/09 15:25:22   4121] #Total number of net violated process antenna rule = 0
[03/09 15:25:22   4121] #Post Route via swapping is done.
[03/09 15:25:23   4121] #Total number of nets with non-default rule or having extra spacing = 199
[03/09 15:25:23   4121] #Total wire length = 611583 um.
[03/09 15:25:23   4121] #Total half perimeter of net bounding box = 532070 um.
[03/09 15:25:23   4121] #Total wire length on LAYER M1 = 794 um.
[03/09 15:25:23   4121] #Total wire length on LAYER M2 = 152402 um.
[03/09 15:25:23   4121] #Total wire length on LAYER M3 = 212049 um.
[03/09 15:25:23   4121] #Total wire length on LAYER M4 = 140271 um.
[03/09 15:25:23   4121] #Total wire length on LAYER M5 = 55997 um.
[03/09 15:25:23   4121] #Total wire length on LAYER M6 = 21551 um.
[03/09 15:25:23   4121] #Total wire length on LAYER M7 = 10710 um.
[03/09 15:25:23   4121] #Total wire length on LAYER M8 = 17809 um.
[03/09 15:25:23   4121] #Total number of vias = 233844
[03/09 15:25:23   4121] #Total number of multi-cut vias = 162494 ( 69.5%)
[03/09 15:25:23   4121] #Total number of single cut vias = 71350 ( 30.5%)
[03/09 15:25:23   4121] #Up-Via Summary (total 233844):
[03/09 15:25:23   4121] #                   single-cut          multi-cut      Total
[03/09 15:25:23   4121] #-----------------------------------------------------------
[03/09 15:25:23   4121] #  Metal 1       69723 ( 64.5%)     38446 ( 35.5%)     108169
[03/09 15:25:23   4121] #  Metal 2        1488 (  1.6%)     91457 ( 98.4%)      92945
[03/09 15:25:23   4121] #  Metal 3         106 (  0.5%)     22289 ( 99.5%)      22395
[03/09 15:25:23   4121] #  Metal 4          13 (  0.2%)      6460 ( 99.8%)       6473
[03/09 15:25:23   4121] #  Metal 5           2 (  0.1%)      1970 ( 99.9%)       1972
[03/09 15:25:23   4121] #  Metal 6          10 (  1.0%)      1025 ( 99.0%)       1035
[03/09 15:25:23   4121] #  Metal 7           8 (  0.9%)       847 ( 99.1%)        855
[03/09 15:25:23   4121] #-----------------------------------------------------------
[03/09 15:25:23   4121] #                71350 ( 30.5%)    162494 ( 69.5%)     233844 
[03/09 15:25:23   4121] #
[03/09 15:25:23   4121] #detailRoute Statistics:
[03/09 15:25:23   4121] #Cpu time = 00:06:24
[03/09 15:25:23   4121] #Elapsed time = 00:06:24
[03/09 15:25:23   4121] #Increased memory = -9.43 (MB)
[03/09 15:25:23   4121] #Total memory = 1179.11 (MB)
[03/09 15:25:23   4121] #Peak memory = 1364.67 (MB)
[03/09 15:25:23   4122] #
[03/09 15:25:23   4122] #globalDetailRoute statistics:
[03/09 15:25:23   4122] #Cpu time = 00:07:11
[03/09 15:25:23   4122] #Elapsed time = 00:07:11
[03/09 15:25:23   4122] #Increased memory = -60.31 (MB)
[03/09 15:25:23   4122] #Total memory = 1136.41 (MB)
[03/09 15:25:23   4122] #Peak memory = 1364.67 (MB)
[03/09 15:25:23   4122] #Number of warnings = 0
[03/09 15:25:23   4122] #Total number of warnings = 92
[03/09 15:25:23   4122] #Number of fails = 0
[03/09 15:25:23   4122] #Total number of fails = 0
[03/09 15:25:23   4122] #Complete globalDetailRoute on Sun Mar  9 15:25:23 2025
[03/09 15:25:23   4122] #
[03/09 15:25:23   4122] #routeDesign: cpu time = 00:08:13, elapsed time = 00:08:13, memory = 1136.41 (MB), peak = 1364.67 (MB)
[03/09 15:25:24   4122] 
[03/09 15:25:24   4122] *** Summary of all messages that are not suppressed in this session:
[03/09 15:25:24   4122] Severity  ID               Count  Summary                                  
[03/09 15:25:24   4122] WARNING   IMPEXT-3442          1  The version of the capacitance table fil...
[03/09 15:25:24   4122] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[03/09 15:25:24   4122] *** Message Summary: 2 warning(s), 0 error(s)
[03/09 15:25:24   4122] 
[03/09 15:25:24   4122] <CMD> setExtractRCMode -engine postRoute
[03/09 15:25:24   4122] <CMD> extractRC
[03/09 15:25:24   4122] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
[03/09 15:25:24   4122] Extraction called for design 'core' of instances=53239 and nets=33069 using extraction engine 'postRoute' at effort level 'low' .
[03/09 15:25:24   4122] PostRoute (effortLevel low) RC Extraction called for design core.
[03/09 15:25:24   4122] RC Extraction called in multi-corner(2) mode.
[03/09 15:25:24   4122] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/09 15:25:24   4122] Process corner(s) are loaded.
[03/09 15:25:24   4122]  Corner: Cmax
[03/09 15:25:24   4122]  Corner: Cmin
[03/09 15:25:24   4122] extractDetailRC Option : -outfile /tmp/innovus_temp_32734_ieng6-ece-16.ucsd.edu_nbalasubramanian_KR10vg/core_32734_uvzcQK.rcdb.d  -extended
[03/09 15:25:24   4122] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/09 15:25:24   4122]       RC Corner Indexes            0       1   
[03/09 15:25:24   4122] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/09 15:25:24   4122] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/09 15:25:24   4122] Resistance Scaling Factor    : 1.00000 1.00000 
[03/09 15:25:24   4122] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/09 15:25:24   4122] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/09 15:25:24   4122] Shrink Factor                : 1.00000
[03/09 15:25:24   4123] Initializing multi-corner capacitance tables ... 
[03/09 15:25:24   4123] Initializing multi-corner resistance tables ...
[03/09 15:25:25   4123] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1400.6M)
[03/09 15:25:25   4123] Creating parasitic data file '/tmp/innovus_temp_32734_ieng6-ece-16.ucsd.edu_nbalasubramanian_KR10vg/core_32734_uvzcQK.rcdb.d' for storing RC.
[03/09 15:25:25   4124] Extracted 10.0005% (CPU Time= 0:00:01.1  MEM= 1461.3M)
[03/09 15:25:26   4124] Extracted 20.0005% (CPU Time= 0:00:01.4  MEM= 1461.3M)
[03/09 15:25:26   4124] Extracted 30.0004% (CPU Time= 0:00:01.7  MEM= 1461.3M)
[03/09 15:25:26   4125] Extracted 40.0006% (CPU Time= 0:00:01.9  MEM= 1461.3M)
[03/09 15:25:26   4125] Extracted 50.0005% (CPU Time= 0:00:02.1  MEM= 1461.3M)
[03/09 15:25:27   4125] Extracted 60.0004% (CPU Time= 0:00:02.5  MEM= 1461.3M)
[03/09 15:25:27   4126] Extracted 70.0006% (CPU Time= 0:00:03.0  MEM= 1465.3M)
[03/09 15:25:28   4126] Extracted 80.0005% (CPU Time= 0:00:03.6  MEM= 1465.3M)
[03/09 15:25:29   4127] Extracted 90.0004% (CPU Time= 0:00:04.5  MEM= 1465.3M)
[03/09 15:25:30   4129] Extracted 100% (CPU Time= 0:00:06.2  MEM= 1465.3M)
[03/09 15:25:31   4129] Number of Extracted Resistors     : 586256
[03/09 15:25:31   4129] Number of Extracted Ground Cap.   : 577322
[03/09 15:25:31   4129] Number of Extracted Coupling Cap. : 940644
[03/09 15:25:31   4129] Opening parasitic data file '/tmp/innovus_temp_32734_ieng6-ece-16.ucsd.edu_nbalasubramanian_KR10vg/core_32734_uvzcQK.rcdb.d' for reading.
[03/09 15:25:31   4129] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/09 15:25:31   4129]  Corner: Cmax
[03/09 15:25:31   4129]  Corner: Cmin
[03/09 15:25:31   4129] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1429.3M)
[03/09 15:25:31   4129] Creating parasitic data file '/tmp/innovus_temp_32734_ieng6-ece-16.ucsd.edu_nbalasubramanian_KR10vg/core_32734_uvzcQK.rcdb_Filter.rcdb.d' for storing RC.
[03/09 15:25:31   4130] Closing parasitic data file '/tmp/innovus_temp_32734_ieng6-ece-16.ucsd.edu_nbalasubramanian_KR10vg/core_32734_uvzcQK.rcdb.d'. 32811 times net's RC data read were performed.
[03/09 15:25:31   4130] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1429.262M)
[03/09 15:25:31   4130] Opening parasitic data file '/tmp/innovus_temp_32734_ieng6-ece-16.ucsd.edu_nbalasubramanian_KR10vg/core_32734_uvzcQK.rcdb.d' for reading.
[03/09 15:25:31   4130] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1429.262M)
[03/09 15:25:31   4130] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:08.0  Real Time: 0:00:07.0  MEM: 1429.262M)
[03/09 15:25:31   4130] <CMD> setAnalysisMode -analysisType onChipVariation -cppr both
[03/09 15:25:31   4130] <CMD> optDesign -postRoute -setup -hold
[03/09 15:25:31   4130] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/09 15:25:31   4130] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[03/09 15:25:31   4130] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/09 15:25:31   4130] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/09 15:25:31   4130] -setupDynamicPowerViewAsDefaultView false
[03/09 15:25:31   4130]                                            # bool, default=false, private
[03/09 15:25:31   4130] #spOpts: N=65 
[03/09 15:25:31   4130] Core basic site is core
[03/09 15:25:32   4130] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/09 15:25:33   4131] Summary for sequential cells idenfication: 
[03/09 15:25:33   4131] Identified SBFF number: 199
[03/09 15:25:33   4131] Identified MBFF number: 0
[03/09 15:25:33   4131] Not identified SBFF number: 0
[03/09 15:25:33   4131] Not identified MBFF number: 0
[03/09 15:25:33   4131] Number of sequential cells which are not FFs: 104
[03/09 15:25:33   4131] 
[03/09 15:25:33   4131] #spOpts: N=65 mergeVia=F 
[03/09 15:25:33   4131] Switching SI Aware to true by default in postroute mode   
[03/09 15:25:33   4131] GigaOpt running with 1 threads.
[03/09 15:25:33   4131] Info: 1 threads available for lower-level modules during optimization.
[03/09 15:25:33   4131] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[03/09 15:25:33   4131] 	Cell FILL1_LL, site bcore.
[03/09 15:25:33   4131] 	Cell FILL_NW_HH, site bcore.
[03/09 15:25:33   4131] 	Cell FILL_NW_LL, site bcore.
[03/09 15:25:33   4131] 	Cell GFILL, site gacore.
[03/09 15:25:33   4131] 	Cell GFILL10, site gacore.
[03/09 15:25:33   4131] 	Cell GFILL2, site gacore.
[03/09 15:25:33   4131] 	Cell GFILL3, site gacore.
[03/09 15:25:33   4131] 	Cell GFILL4, site gacore.
[03/09 15:25:33   4131] 	Cell LVLLHCD1, site bcore.
[03/09 15:25:33   4131] 	Cell LVLLHCD2, site bcore.
[03/09 15:25:33   4131] 	Cell LVLLHCD4, site bcore.
[03/09 15:25:33   4131] 	Cell LVLLHCD8, site bcore.
[03/09 15:25:33   4131] 	Cell LVLLHD1, site bcore.
[03/09 15:25:33   4131] 	Cell LVLLHD2, site bcore.
[03/09 15:25:33   4131] 	Cell LVLLHD4, site bcore.
[03/09 15:25:33   4131] 	Cell LVLLHD8, site bcore.
[03/09 15:25:33   4131] .
[03/09 15:25:33   4131] Initializing multi-corner capacitance tables ... 
[03/09 15:25:33   4132] Initializing multi-corner resistance tables ...
[03/09 15:25:33   4132] **WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
[03/09 15:25:33   4132] Type 'man IMPOPT-7077' for more detail.
[03/09 15:25:34   4133] Effort level <high> specified for reg2reg path_group
[03/09 15:25:35   4133] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1427.0M, totSessionCpu=1:08:54 **
[03/09 15:25:35   4133] #Created 847 library cell signatures
[03/09 15:25:35   4133] #Created 33069 NETS and 0 SPECIALNETS signatures
[03/09 15:25:35   4134] #Created 53240 instance signatures
[03/09 15:25:35   4134] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1161.22 (MB), peak = 1364.67 (MB)
[03/09 15:25:35   4134] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1161.23 (MB), peak = 1364.67 (MB)
[03/09 15:25:35   4134] #spOpts: N=65 
[03/09 15:25:35   4134] Begin checking placement ... (start mem=1427.0M, init mem=1427.0M)
[03/09 15:25:35   4134] *info: Placed = 53239          (Fixed = 88)
[03/09 15:25:35   4134] *info: Unplaced = 0           
[03/09 15:25:35   4134] Placement Density:98.29%(171905/174891)
[03/09 15:25:36   4134] Finished checkPlace (cpu: total=0:00:00.3, vio checks=0:00:00.1; mem=1427.0M)
[03/09 15:25:36   4134]  Initial DC engine is -> aae
[03/09 15:25:36   4134]  
[03/09 15:25:36   4134]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[03/09 15:25:36   4134]  
[03/09 15:25:36   4134]  
[03/09 15:25:36   4134]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[03/09 15:25:36   4134]  
[03/09 15:25:36   4134] Reset EOS DB
[03/09 15:25:36   4134] Ignoring AAE DB Resetting ...
[03/09 15:25:36   4134]  Set Options for AAE Based Opt flow 
[03/09 15:25:36   4134] *** optDesign -postRoute ***
[03/09 15:25:36   4134] DRC Margin: user margin 0.0; extra margin 0
[03/09 15:25:36   4134] Setup Target Slack: user slack 0
[03/09 15:25:36   4134] Hold Target Slack: user slack 0
[03/09 15:25:36   4134] **INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[03/09 15:25:36   4134] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/09 15:25:36   4134] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/09 15:25:36   4134] -setupDynamicPowerViewAsDefaultView false
[03/09 15:25:36   4134]                                            # bool, default=false, private
[03/09 15:25:36   4135] Include MVT Delays for Hold Opt
[03/09 15:25:36   4135] ** INFO : this run is activating 'postRoute' automaton
[03/09 15:25:36   4135] 
[03/09 15:25:36   4135] **WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".
[03/09 15:25:36   4135] 
[03/09 15:25:36   4135] Type 'man IMPOPT-3663' for more detail.
[03/09 15:25:36   4135] 
[03/09 15:25:36   4135] Power view               = WC_VIEW
[03/09 15:25:36   4135] Number of VT partitions  = 2
[03/09 15:25:36   4135] Standard cells in design = 811
[03/09 15:25:36   4135] Instances in design      = 30888
[03/09 15:25:36   4135] 
[03/09 15:25:36   4135] Instance distribution across the VT partitions:
[03/09 15:25:36   4135] 
[03/09 15:25:36   4135]  LVT : inst = 13829 (44.8%), cells = 335 (41%)
[03/09 15:25:36   4135]    Lib tcbn65gpluswc        : inst = 13829 (44.8%)
[03/09 15:25:36   4135] 
[03/09 15:25:36   4135]  HVT : inst = 17059 (55.2%), cells = 457 (56%)
[03/09 15:25:36   4135]    Lib tcbn65gpluswc        : inst = 17059 (55.2%)
[03/09 15:25:36   4135] 
[03/09 15:25:36   4135] Reporting took 0 sec
[03/09 15:25:36   4135] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
[03/09 15:25:36   4135] Extraction called for design 'core' of instances=53239 and nets=33069 using extraction engine 'postRoute' at effort level 'low' .
[03/09 15:25:36   4135] PostRoute (effortLevel low) RC Extraction called for design core.
[03/09 15:25:36   4135] RC Extraction called in multi-corner(2) mode.
[03/09 15:25:36   4135] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/09 15:25:36   4135] Process corner(s) are loaded.
[03/09 15:25:36   4135]  Corner: Cmax
[03/09 15:25:36   4135]  Corner: Cmin
[03/09 15:25:36   4135] extractDetailRC Option : -outfile /tmp/innovus_temp_32734_ieng6-ece-16.ucsd.edu_nbalasubramanian_KR10vg/core_32734_uvzcQK.rcdb.d -maxResLength 200  -extended
[03/09 15:25:36   4135] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/09 15:25:36   4135]       RC Corner Indexes            0       1   
[03/09 15:25:36   4135] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/09 15:25:36   4135] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/09 15:25:36   4135] Resistance Scaling Factor    : 1.00000 1.00000 
[03/09 15:25:36   4135] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/09 15:25:36   4135] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/09 15:25:36   4135] Shrink Factor                : 1.00000
[03/09 15:25:37   4136] Initializing multi-corner capacitance tables ... 
[03/09 15:25:37   4136] Initializing multi-corner resistance tables ...
[03/09 15:25:38   4136] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1419.0M)
[03/09 15:25:38   4136] Creating parasitic data file '/tmp/innovus_temp_32734_ieng6-ece-16.ucsd.edu_nbalasubramanian_KR10vg/core_32734_uvzcQK.rcdb.d' for storing RC.
[03/09 15:25:38   4137] Extracted 10.0005% (CPU Time= 0:00:01.2  MEM= 1467.7M)
[03/09 15:25:38   4137] Extracted 20.0005% (CPU Time= 0:00:01.6  MEM= 1467.7M)
[03/09 15:25:39   4137] Extracted 30.0004% (CPU Time= 0:00:01.8  MEM= 1467.7M)
[03/09 15:25:39   4138] Extracted 40.0006% (CPU Time= 0:00:02.0  MEM= 1467.7M)
[03/09 15:25:39   4138] Extracted 50.0005% (CPU Time= 0:00:02.2  MEM= 1467.7M)
[03/09 15:25:40   4138] Extracted 60.0004% (CPU Time= 0:00:02.6  MEM= 1467.7M)
[03/09 15:25:40   4139] Extracted 70.0006% (CPU Time= 0:00:03.1  MEM= 1471.7M)
[03/09 15:25:41   4139] Extracted 80.0005% (CPU Time= 0:00:03.6  MEM= 1471.7M)
[03/09 15:25:41   4140] Extracted 90.0004% (CPU Time= 0:00:04.5  MEM= 1471.7M)
[03/09 15:25:43   4142] Extracted 100% (CPU Time= 0:00:06.2  MEM= 1471.7M)
[03/09 15:25:43   4142] Number of Extracted Resistors     : 586256
[03/09 15:25:43   4142] Number of Extracted Ground Cap.   : 577322
[03/09 15:25:43   4142] Number of Extracted Coupling Cap. : 940644
[03/09 15:25:43   4142] Opening parasitic data file '/tmp/innovus_temp_32734_ieng6-ece-16.ucsd.edu_nbalasubramanian_KR10vg/core_32734_uvzcQK.rcdb.d' for reading.
[03/09 15:25:43   4142] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/09 15:25:43   4142]  Corner: Cmax
[03/09 15:25:43   4142]  Corner: Cmin
[03/09 15:25:43   4142] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1452.7M)
[03/09 15:25:43   4142] Creating parasitic data file '/tmp/innovus_temp_32734_ieng6-ece-16.ucsd.edu_nbalasubramanian_KR10vg/core_32734_uvzcQK.rcdb_Filter.rcdb.d' for storing RC.
[03/09 15:25:44   4143] Closing parasitic data file '/tmp/innovus_temp_32734_ieng6-ece-16.ucsd.edu_nbalasubramanian_KR10vg/core_32734_uvzcQK.rcdb.d'. 32811 times net's RC data read were performed.
[03/09 15:25:44   4143] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1452.699M)
[03/09 15:25:44   4143] Opening parasitic data file '/tmp/innovus_temp_32734_ieng6-ece-16.ucsd.edu_nbalasubramanian_KR10vg/core_32734_uvzcQK.rcdb.d' for reading.
[03/09 15:25:44   4143] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1452.699M)
[03/09 15:25:44   4143] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:08.0  Real Time: 0:00:08.0  MEM: 1452.699M)
[03/09 15:25:44   4143] Opening parasitic data file '/tmp/innovus_temp_32734_ieng6-ece-16.ucsd.edu_nbalasubramanian_KR10vg/core_32734_uvzcQK.rcdb.d' for reading.
[03/09 15:25:44   4143] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1452.7M)
[03/09 15:25:44   4143] Initializing multi-corner capacitance tables ... 
[03/09 15:25:44   4143] Initializing multi-corner resistance tables ...
[03/09 15:25:46   4145] **INFO: Starting Blocking QThread with 1 CPU
[03/09 15:25:46   4145]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/09 15:25:46   4145] #################################################################################
[03/09 15:25:46   4145] # Design Stage: PostRoute
[03/09 15:25:46   4145] # Design Name: core
[03/09 15:25:46   4145] # Design Mode: 65nm
[03/09 15:25:46   4145] # Analysis Mode: MMMC OCV 
[03/09 15:25:46   4145] # Parasitics Mode: SPEF/RCDB
[03/09 15:25:46   4145] # Signoff Settings: SI Off 
[03/09 15:25:46   4145] #################################################################################
[03/09 15:25:46   4145] AAE_INFO: 1 threads acquired from CTE.
[03/09 15:25:46   4145] Calculate late delays in OCV mode...
[03/09 15:25:46   4145] Calculate early delays in OCV mode...
[03/09 15:25:46   4145] Topological Sorting (CPU = 0:00:00.1, MEM = 0.0M, InitMEM = 0.0M)
[03/09 15:25:46   4145] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[03/09 15:25:46   4145] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:01.0)
[03/09 15:25:46   4145] End delay calculation. (MEM=0 CPU=0:00:04.5 REAL=0:00:05.0)
[03/09 15:25:46   4145] *** CDM Built up (cpu=0:00:05.1  real=0:00:05.0  mem= 0.0M) ***
[03/09 15:25:46   4145] *** Done Building Timing Graph (cpu=0:00:06.3 real=0:00:07.0 totSessionCpu=0:00:26.8 mem=0.0M)
[03/09 15:25:46   4145] Done building cte hold timing graph (HoldAware) cpu=0:00:07.8 real=0:00:08.0 totSessionCpu=0:00:26.8 mem=0.0M ***
[03/09 15:25:55   4153]  
_______________________________________________________________________
[03/09 15:25:55   4153] Starting SI iteration 1 using Infinite Timing Windows
[03/09 15:25:55   4153] Begin IPO call back ...
[03/09 15:25:55   4153] End IPO call back ...
[03/09 15:25:55   4153] #################################################################################
[03/09 15:25:55   4153] # Design Stage: PostRoute
[03/09 15:25:55   4153] # Design Name: core
[03/09 15:25:55   4153] # Design Mode: 65nm
[03/09 15:25:55   4153] # Analysis Mode: MMMC OCV 
[03/09 15:25:55   4153] # Parasitics Mode: SPEF/RCDB
[03/09 15:25:55   4153] # Signoff Settings: SI On 
[03/09 15:25:55   4153] #################################################################################
[03/09 15:25:55   4153] AAE_INFO: 1 threads acquired from CTE.
[03/09 15:25:55   4153] Setting infinite Tws ...
[03/09 15:25:55   4153] First Iteration Infinite Tw... 
[03/09 15:25:56   4153] Calculate early delays in OCV mode...
[03/09 15:25:56   4153] Calculate late delays in OCV mode...
[03/09 15:25:56   4154] Topological Sorting (CPU = 0:00:00.1, MEM = 1536.6M, InitMEM = 1536.6M)
[03/09 15:26:05   4162] AAE_INFO-618: Total number of nets in the design is 33069,  99.2 percent of the nets selected for SI analysis
[03/09 15:26:05   4163] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/09 15:26:05   4163] End delay calculation. (MEM=1553.23 CPU=0:00:08.5 REAL=0:00:09.0)
[03/09 15:26:05   4163] Save waveform /tmp/innovus_temp_32734_ieng6-ece-16.ucsd.edu_nbalasubramanian_KR10vg/.AAE_pwMMQw/.AAE_32734/waveform.data...
[03/09 15:26:05   4163] *** CDM Built up (cpu=0:00:09.7  real=0:00:10.0  mem= 1553.2M) ***
[03/09 15:26:06   4164] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1553.2M)
[03/09 15:26:06   4164] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/09 15:26:06   4164] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1553.2M)
[03/09 15:26:06   4164] 
[03/09 15:26:06   4164] Executing IPO callback for view pruning ..
[03/09 15:26:06   4164] Starting SI iteration 2
[03/09 15:26:06   4164] AAE_INFO: 1 threads acquired from CTE.
[03/09 15:26:06   4164] Calculate early delays in OCV mode...
[03/09 15:26:06   4164] Calculate late delays in OCV mode...
[03/09 15:26:09   4167] AAE_INFO-618: Total number of nets in the design is 33069,  7.1 percent of the nets selected for SI analysis
[03/09 15:26:09   4167] End delay calculation. (MEM=1529.27 CPU=0:00:02.4 REAL=0:00:02.0)
[03/09 15:26:09   4167] *** CDM Built up (cpu=0:00:02.5  real=0:00:03.0  mem= 1529.3M) ***
[03/09 15:26:10   4168] *** Done Building Timing Graph (cpu=0:00:15.6 real=0:00:15.0 totSessionCpu=1:09:29 mem=1529.3M)
[03/09 15:26:10   4168] ** Profile ** Start :  cpu=0:00:00.0, mem=1529.3M
[03/09 15:26:11   4169] ** Profile ** Other data :  cpu=0:00:00.1, mem=1529.3M
[03/09 15:26:11   4169] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1529.3M
[03/09 15:26:11   4169] ** Profile ** DRVs :  cpu=0:00:00.3, mem=1529.3M
[03/09 15:26:11   4169] 
------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.499  | -0.365  | -0.499  |
|           TNS (ns):|-279.535 |-246.486 | -33.049 |
|    Violating Paths:|  1999   |  1839   |   160   |
|          All Paths:|  6712   |  5278   |  5570   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 75.176%
       (98.293% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:36, real = 0:00:36, mem = 1439.3M, totSessionCpu=1:09:30 **
[03/09 15:26:11   4169] Setting latch borrow mode to budget during optimization.
[03/09 15:26:13   4171] Glitch fixing enabled
[03/09 15:26:13   4171] <optDesign CMD> fixdrv  all VT Cells
[03/09 15:26:13   4171] Leakage Power Opt: re-selecting buf/inv list 
[03/09 15:26:13   4171] Summary for sequential cells idenfication: 
[03/09 15:26:13   4171] Identified SBFF number: 199
[03/09 15:26:13   4171] Identified MBFF number: 0
[03/09 15:26:13   4171] Not identified SBFF number: 0
[03/09 15:26:13   4171] Not identified MBFF number: 0
[03/09 15:26:13   4171] Number of sequential cells which are not FFs: 104
[03/09 15:26:13   4171] 
[03/09 15:26:13   4171] **INFO: Num dontuse cells 97, Num usable cells 843
[03/09 15:26:13   4171] optDesignOneStep: Leakage Power Flow
[03/09 15:26:13   4171] **INFO: Num dontuse cells 97, Num usable cells 843
[03/09 15:26:13   4171] **INFO: Start fixing DRV (Mem = 1506.07M) ...
[03/09 15:26:13   4171] **INFO: Options = -postRoute -maxCap -maxTran -maxFanout -noSensitivity -backward -maxIter 1
[03/09 15:26:13   4171] **INFO: Start fixing DRV iteration 1 ...
[03/09 15:26:13   4171] Begin: GigaOpt DRV Optimization
[03/09 15:26:13   4171] Glitch fixing enabled
[03/09 15:26:14   4172] Info: 199 clock nets excluded from IPO operation.
[03/09 15:26:14   4172] Summary for sequential cells idenfication: 
[03/09 15:26:14   4172] Identified SBFF number: 199
[03/09 15:26:14   4172] Identified MBFF number: 0
[03/09 15:26:14   4172] Not identified SBFF number: 0
[03/09 15:26:14   4172] Not identified MBFF number: 0
[03/09 15:26:14   4172] Number of sequential cells which are not FFs: 104
[03/09 15:26:14   4172] 
[03/09 15:26:14   4172] DRV pessimism of 5.00% is used.
[03/09 15:26:14   4172] PhyDesignGrid: maxLocalDensity 0.96
[03/09 15:26:14   4172] #spOpts: N=65 mergeVia=F 
[03/09 15:26:18   4176] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/09 15:26:18   4176] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       glitch      |       |           |           |           |         |            |           |
[03/09 15:26:18   4176] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/09 15:26:18   4176] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[03/09 15:26:18   4176] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/09 15:26:18   4176] DEBUG: @coeDRVCandCache::init.
[03/09 15:26:18   4176] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/09 15:26:18   4176] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.50 |          0|          0|          0|  98.29  |            |           |
[03/09 15:26:18   4176] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/09 15:26:19   4176] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.50 |          0|          0|          0|  98.29  |   0:00:00.0|    1735.0M|
[03/09 15:26:19   4176] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/09 15:26:19   4176] **** Begin NDR-Layer Usage Statistics ****
[03/09 15:26:19   4176] Layer 3 has 199 constrained nets 
[03/09 15:26:19   4176] Layer 7 has 276 constrained nets 
[03/09 15:26:19   4176] **** End NDR-Layer Usage Statistics ****
[03/09 15:26:19   4176] 
[03/09 15:26:19   4176] *** Finish DRV Fixing (cpu=0:00:01.2 real=0:00:02.0 mem=1735.0M) ***
[03/09 15:26:19   4176] 
[03/09 15:26:19   4176] Begin: glitch net info
[03/09 15:26:19   4177] glitch slack range: number of glitch nets
[03/09 15:26:19   4177] glitch slack < -0.32 : 0
[03/09 15:26:19   4177] -0.32 < glitch slack < -0.28 : 0
[03/09 15:26:19   4177] -0.28 < glitch slack < -0.24 : 0
[03/09 15:26:19   4177] -0.24 < glitch slack < -0.2 : 0
[03/09 15:26:19   4177] -0.2 < glitch slack < -0.16 : 0
[03/09 15:26:19   4177] -0.16 < glitch slack < -0.12 : 0
[03/09 15:26:19   4177] -0.12 < glitch slack < -0.08 : 0
[03/09 15:26:19   4177] -0.08 < glitch slack < -0.04 : 0
[03/09 15:26:19   4177] -0.04 < glitch slack : 0
[03/09 15:26:19   4177] End: glitch net info
[03/09 15:26:19   4177] DEBUG: @coeDRVCandCache::cleanup.
[03/09 15:26:19   4177] drv optimizer changes nothing and skips refinePlace
[03/09 15:26:19   4177] End: GigaOpt DRV Optimization
[03/09 15:26:19   4177] **optDesign ... cpu = 0:00:43, real = 0:00:44, mem = 1610.4M, totSessionCpu=1:09:37 **
[03/09 15:26:19   4177] *info:
[03/09 15:26:19   4177] **INFO: Completed fixing DRV (CPU Time = 0:00:05, Mem = 1610.38M).
[03/09 15:26:19   4177] Leakage Power Opt: resetting the buf/inv selection
[03/09 15:26:19   4177] ** Profile ** Start :  cpu=0:00:00.0, mem=1610.4M
[03/09 15:26:19   4177] ** Profile ** Other data :  cpu=0:00:00.1, mem=1610.4M
[03/09 15:26:19   4177] ** Profile ** Overall slacks :  cpu=0:00:00.4, mem=1620.4M
[03/09 15:26:20   4178] ** Profile ** DRVs :  cpu=0:00:00.8, mem=1620.4M
[03/09 15:26:20   4178] 
------------------------------------------------------------
     SI Timing Summary (cpu=0.09min real=0.10min mem=1610.4M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.499  | -0.365  | -0.499  |
|           TNS (ns):|-279.535 |-246.486 | -33.049 |
|    Violating Paths:|  1999   |  1839   |   160   |
|          All Paths:|  6712   |  5278   |  5570   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 75.176%
       (98.293% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1620.4M
[03/09 15:26:20   4178] **optDesign ... cpu = 0:00:45, real = 0:00:45, mem = 1610.4M, totSessionCpu=1:09:39 **
[03/09 15:26:21   4179]   Timing Snapshot: (REF)
[03/09 15:26:21   4179]      Weighted WNS: 0.000
[03/09 15:26:21   4179]       All  PG WNS: 0.000
[03/09 15:26:21   4179]       High PG WNS: 0.000
[03/09 15:26:21   4179]       All  PG TNS: 0.000
[03/09 15:26:21   4179]       High PG TNS: 0.000
[03/09 15:26:21   4179]          Tran DRV: 0
[03/09 15:26:21   4179]           Cap DRV: 0
[03/09 15:26:21   4179]        Fanout DRV: 0
[03/09 15:26:21   4179]            Glitch: 0
[03/09 15:26:21   4179] *** Timing NOT met, worst failing slack is -0.499
[03/09 15:26:21   4179] *** Check timing (0:00:00.0)
[03/09 15:26:21   4179] **INFO: Num dontuse cells 97, Num usable cells 843
[03/09 15:26:21   4179] optDesignOneStep: Leakage Power Flow
[03/09 15:26:21   4179] **INFO: Num dontuse cells 97, Num usable cells 843
[03/09 15:26:21   4179] Begin: GigaOpt Optimization in WNS mode
[03/09 15:26:21   4179] Info: 199 clock nets excluded from IPO operation.
[03/09 15:26:21   4179] PhyDesignGrid: maxLocalDensity 0.96
[03/09 15:26:21   4179] #spOpts: N=65 mergeVia=F 
[03/09 15:26:24   4182] *info: 199 clock nets excluded
[03/09 15:26:24   4182] *info: 2 special nets excluded.
[03/09 15:26:24   4182] *info: 258 no-driver nets excluded.
[03/09 15:26:26   4184] ** GigaOpt Optimizer WNS Slack -0.499 TNS Slack -279.535 Density 98.29
[03/09 15:26:26   4184] Optimizer WNS Pass 0
[03/09 15:26:26   4184] Active Path Group: reg2reg  
[03/09 15:26:26   4184] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 15:26:26   4184] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/09 15:26:26   4184] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 15:26:26   4184] |  -0.365|   -0.499|-246.486| -279.535|    98.29%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_16_/D   |
[03/09 15:26:26   4185] |  -0.354|   -0.499|-238.965| -272.014|    98.29%|   0:00:00.0| 1679.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/09 15:26:27   4185] |  -0.347|   -0.499|-237.758| -270.808|    98.29%|   0:00:01.0| 1679.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_17_/D   |
[03/09 15:26:27   4185] |  -0.342|   -0.499|-237.347| -270.396|    98.29%|   0:00:00.0| 1679.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_17_/D   |
[03/09 15:26:27   4185] |  -0.340|   -0.499|-237.305| -270.354|    98.29%|   0:00:00.0| 1679.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_17_/D   |
[03/09 15:26:27   4185] |  -0.339|   -0.499|-237.162| -270.211|    98.29%|   0:00:00.0| 1679.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_17_/D   |
[03/09 15:26:28   4186] |  -0.337|   -0.499|-237.051| -270.100|    98.29%|   0:00:01.0| 1679.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_17_/D   |
[03/09 15:26:28   4186] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 15:26:35   4193] skewClock has sized CTS_ccl_BUF_clk_G0_L4_54 (BUFFD8)
[03/09 15:26:35   4193] skewClock has sized FE_USKC4694_CTS_182 (BUFFD8)
[03/09 15:26:35   4193] skewClock has inserted ofifo_inst/col_idx_1__fifo_instance/FE_USKC4806_CTS_143 (CKBD2)
[03/09 15:26:35   4193] skewClock has inserted ofifo_inst/col_idx_1__fifo_instance/FE_USKC4807_CTS_143 (CKND2)
[03/09 15:26:35   4193] skewClock has inserted ofifo_inst/col_idx_1__fifo_instance/FE_USKC4808_CTS_143 (CKND2)
[03/09 15:26:35   4193] skewClock has inserted FE_USKC4809_CTS_181 (CKBD4)
[03/09 15:26:35   4193] skewClock has inserted ofifo_inst/col_idx_4__fifo_instance/FE_USKC4810_CTS_173 (BUFFD2)
[03/09 15:26:35   4193] skewClock has inserted ofifo_inst/col_idx_4__fifo_instance/FE_USKC4811_CTS_173 (BUFFD2)
[03/09 15:26:35   4193] skewClock has inserted ofifo_inst/col_idx_4__fifo_instance/FE_USKC4812_CTS_173 (BUFFD2)
[03/09 15:26:35   4193] skewClock sized 2 and inserted 7 insts
[03/09 15:26:37   4195] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 15:26:37   4195] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/09 15:26:37   4195] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 15:26:37   4195] |  -0.277|   -0.566|-248.321| -292.104|    98.29%|   0:00:09.0| 1691.7M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
[03/09 15:26:37   4195] |        |         |        |         |          |            |        |          |         | eg_13_/D                                           |
[03/09 15:26:37   4195] |  -0.268|   -0.566|-248.315| -292.098|    98.29%|   0:00:00.0| 1691.7M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
[03/09 15:26:37   4195] |        |         |        |         |          |            |        |          |         | eg_20_/D                                           |
[03/09 15:26:37   4195] |  -0.268|   -0.566|-248.609| -292.392|    98.29%|   0:00:00.0| 1691.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_18_/D   |
[03/09 15:26:37   4195] |  -0.263|   -0.566|-247.857| -291.640|    98.29%|   0:00:00.0| 1691.7M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
[03/09 15:26:37   4195] |        |         |        |         |          |            |        |          |         | eg_37_/D                                           |
[03/09 15:26:38   4196] |  -0.263|   -0.566|-247.244| -291.027|    98.27%|   0:00:01.0| 1691.7M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
[03/09 15:26:38   4196] |        |         |        |         |          |            |        |          |         | eg_37_/D                                           |
[03/09 15:26:38   4196] |  -0.263|   -0.566|-247.152| -290.935|    98.27%|   0:00:00.0| 1691.7M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
[03/09 15:26:38   4196] |        |         |        |         |          |            |        |          |         | eg_37_/D                                           |
[03/09 15:26:38   4196] |  -0.263|   -0.566|-247.122| -290.905|    98.26%|   0:00:00.0| 1691.7M|   WC_VIEW|  default| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
[03/09 15:26:38   4196] |        |         |        |         |          |            |        |          |         | eg_37_/CP                                          |
[03/09 15:26:38   4196] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 15:26:43   4201] skewClock has inserted ofifo_inst/col_idx_4__fifo_instance/FE_USKC4813_CTS_173 (CKBD4)
[03/09 15:26:43   4201] skewClock sized 0 and inserted 1 insts
[03/09 15:26:44   4202] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 15:26:44   4202] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/09 15:26:44   4202] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 15:26:44   4202] |  -0.263|   -0.566|-248.217| -292.001|    98.26%|   0:00:06.0| 1691.7M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
[03/09 15:26:44   4202] |        |         |        |         |          |            |        |          |         | eg_37_/D                                           |
[03/09 15:26:44   4202] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 15:26:44   4202] 
[03/09 15:26:44   4202] *** Finish Core Optimize Step (cpu=0:00:17.7 real=0:00:18.0 mem=1691.7M) ***
[03/09 15:26:44   4202] Active Path Group: default 
[03/09 15:26:44   4202] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 15:26:44   4202] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/09 15:26:44   4202] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 15:26:44   4202] |  -0.566|   -0.566| -43.783| -292.001|    98.26%|   0:00:00.0| 1691.7M|   WC_VIEW|  default| sum_out[69]                                        |
[03/09 15:26:44   4202] |  -0.505|   -0.505| -43.562| -291.779|    98.27%|   0:00:00.0| 1692.7M|   WC_VIEW|  default| sum_out[67]                                        |
[03/09 15:26:44   4202] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 15:26:44   4202] 
[03/09 15:26:44   4202] *** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=1692.7M) ***
[03/09 15:26:44   4202] 
[03/09 15:26:44   4202] *** Finished Optimize Step Cumulative (cpu=0:00:18.1 real=0:00:18.0 mem=1692.7M) ***
[03/09 15:26:44   4202] ** GigaOpt Optimizer WNS Slack -0.505 TNS Slack -291.779 Density 98.27
[03/09 15:26:44   4202] Update Timing Windows (Threshold 0.014) ...
[03/09 15:26:44   4202] Re Calculate Delays on 10 Nets
[03/09 15:26:44   4202] **** Begin NDR-Layer Usage Statistics ****
[03/09 15:26:44   4202] Layer 3 has 207 constrained nets 
[03/09 15:26:44   4202] Layer 7 has 279 constrained nets 
[03/09 15:26:44   4202] **** End NDR-Layer Usage Statistics ****
[03/09 15:26:44   4202] 
[03/09 15:26:44   4202] *** Finish Post Route Setup Fixing (cpu=0:00:18.7 real=0:00:18.0 mem=1692.7M) ***
[03/09 15:26:44   4203] #spOpts: N=65 
[03/09 15:26:45   4203] *** Starting refinePlace (1:10:03 mem=1673.6M) ***
[03/09 15:26:45   4203] Total net bbox length = 4.949e+05 (2.322e+05 2.627e+05) (ext = 1.714e+04)
[03/09 15:26:45   4203] Starting refinePlace ...
[03/09 15:26:45   4203] default core: bins with density >  0.75 = 91.8 % ( 529 / 576 )
[03/09 15:26:45   4203] Density distribution unevenness ratio = 0.932%
[03/09 15:26:45   4203]   Spread Effort: high, post-route mode, useDDP on.
[03/09 15:26:45   4203] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=1673.6MB) @(1:10:03 - 1:10:03).
[03/09 15:26:45   4203] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 15:26:45   4203] wireLenOptFixPriorityInst 5027 inst fixed
[03/09 15:26:45   4203] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 15:26:45   4203] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:00.0, mem=1673.6MB) @(1:10:04 - 1:10:04).
[03/09 15:26:45   4203] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 15:26:45   4203] 	Runtime: CPU: 0:00:00.7 REAL: 0:00:00.0 MEM: 1673.6MB
[03/09 15:26:45   4203] Statistics of distance of Instance movement in refine placement:
[03/09 15:26:45   4203]   maximum (X+Y) =         0.00 um
[03/09 15:26:45   4203]   mean    (X+Y) =         0.00 um
[03/09 15:26:45   4203] Summary Report:
[03/09 15:26:45   4203] Instances move: 0 (out of 30811 movable)
[03/09 15:26:45   4203] Mean displacement: 0.00 um
[03/09 15:26:45   4203] Max displacement: 0.00 um 
[03/09 15:26:45   4203] Total instances moved : 0
[03/09 15:26:45   4203] Total net bbox length = 4.949e+05 (2.322e+05 2.627e+05) (ext = 1.714e+04)
[03/09 15:26:45   4203] Runtime: CPU: 0:00:00.8 REAL: 0:00:00.0 MEM: 1673.6MB
[03/09 15:26:45   4203] [CPU] RefinePlace/total (cpu=0:00:00.8, real=0:00:00.0, mem=1673.6MB) @(1:10:03 - 1:10:04).
[03/09 15:26:45   4203] *** Finished refinePlace (1:10:04 mem=1673.6M) ***
[03/09 15:26:45   4204] #spOpts: N=65 
[03/09 15:26:45   4204] default core: bins with density >  0.75 = 91.8 % ( 529 / 576 )
[03/09 15:26:45   4204] Density distribution unevenness ratio = 0.929%
[03/09 15:26:46   4204] End: GigaOpt Optimization in WNS mode
[03/09 15:26:46   4204] **INFO: Num dontuse cells 97, Num usable cells 843
[03/09 15:26:46   4204] optDesignOneStep: Leakage Power Flow
[03/09 15:26:46   4204] **INFO: Num dontuse cells 97, Num usable cells 843
[03/09 15:26:46   4204] Begin: GigaOpt Optimization in TNS mode
[03/09 15:26:46   4205] Info: 207 clock nets excluded from IPO operation.
[03/09 15:26:46   4205] PhyDesignGrid: maxLocalDensity 0.96
[03/09 15:26:46   4205] #spOpts: N=65 
[03/09 15:26:50   4208] *info: 207 clock nets excluded
[03/09 15:26:50   4208] *info: 2 special nets excluded.
[03/09 15:26:50   4208] *info: 258 no-driver nets excluded.
[03/09 15:26:52   4210] ** GigaOpt Optimizer WNS Slack -0.509 TNS Slack -291.803 Density 98.28
[03/09 15:26:52   4210] Optimizer TNS Opt
[03/09 15:26:52   4210] Active Path Group: reg2reg  
[03/09 15:26:52   4210] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 15:26:52   4210] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/09 15:26:52   4210] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 15:26:52   4210] |  -0.263|   -0.509|-248.217| -291.803|    98.28%|   0:00:00.0| 1689.9M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
[03/09 15:26:52   4210] |        |         |        |         |          |            |        |          |         | eg_37_/D                                           |
[03/09 15:26:55   4214] |  -0.263|   -0.509|-247.841| -291.427|    98.28%|   0:00:03.0| 1693.4M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
[03/09 15:26:55   4214] |        |         |        |         |          |            |        |          |         | eg_59_/D                                           |
[03/09 15:26:56   4215] |  -0.263|   -0.509|-247.681| -291.267|    98.28%|   0:00:01.0| 1693.4M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/query_q |
[03/09 15:26:56   4215] |        |         |        |         |          |            |        |          |         | _reg_34_/D                                         |
[03/09 15:26:58   4216] |  -0.263|   -0.509|-244.843| -288.429|    98.28%|   0:00:02.0| 1693.4M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/query_q |
[03/09 15:26:58   4216] |        |         |        |         |          |            |        |          |         | _reg_0_/D                                          |
[03/09 15:26:59   4217] |  -0.263|   -0.509|-244.272| -287.858|    98.29%|   0:00:01.0| 1693.4M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/key_q_r |
[03/09 15:26:59   4217] |        |         |        |         |          |            |        |          |         | eg_20_/D                                           |
[03/09 15:27:00   4218] |  -0.263|   -0.509|-243.927| -287.513|    98.29%|   0:00:01.0| 1693.4M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
[03/09 15:27:00   4218] |        |         |        |         |          |            |        |          |         | eg_9_/D                                            |
[03/09 15:27:00   4218] |  -0.263|   -0.509|-243.906| -287.492|    98.29%|   0:00:00.0| 1693.4M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
[03/09 15:27:00   4218] |        |         |        |         |          |            |        |          |         | eg_9_/D                                            |
[03/09 15:27:01   4220] |  -0.263|   -0.509|-243.346| -286.932|    98.30%|   0:00:01.0| 1693.4M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_3__mac_col_inst/key_q_r |
[03/09 15:27:01   4220] |        |         |        |         |          |            |        |          |         | eg_21_/D                                           |
[03/09 15:27:02   4221] |  -0.263|   -0.509|-241.880| -285.466|    98.30%|   0:00:01.0| 1693.4M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
[03/09 15:27:02   4221] |        |         |        |         |          |            |        |          |         | eg_28_/D                                           |
[03/09 15:27:02   4221] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 15:27:12   4231] skewClock has sized FE_USKC4710_CTS_156 (BUFFD8)
[03/09 15:27:12   4231] skewClock has sized FE_USKC4787_CTS_169 (BUFFD8)
[03/09 15:27:12   4231] skewClock has sized CTS_ccl_BUF_clk_G0_L4_33 (CKBD8)
[03/09 15:27:12   4231] skewClock has sized FE_USKC4719_CTS_162 (BUFFD8)
[03/09 15:27:12   4231] skewClock has sized CTS_ccl_BUF_clk_G0_L4_38 (CKBD3)
[03/09 15:27:12   4231] skewClock has sized psum_mem_instance/CTS_ccl_BUF_clk_G0_L4_35 (CKBD8)
[03/09 15:27:12   4231] skewClock has sized mac_array_instance/col_idx_1__mac_col_inst/FE_USKC4746_CTS_12 (BUFFD8)
[03/09 15:27:12   4231] skewClock has sized CTS_ccl_BUF_clk_G0_L4_24 (CKBD8)
[03/09 15:27:12   4231] skewClock has sized mac_array_instance/CTS_ccl_BUF_clk_G0_L2_22 (CKBD8)
[03/09 15:27:12   4231] skewClock has sized FE_USKC4789_CTS_175 (BUFFD8)
[03/09 15:27:12   4231] skewClock has sized FE_USKC4779_CTS_166 (BUFFD8)
[03/09 15:27:12   4231] skewClock has inserted FE_USKC4820_CTS_156 (BUFFD6)
[03/09 15:27:12   4231] skewClock has inserted FE_USKC4821_CTS_175 (CKND3)
[03/09 15:27:12   4231] skewClock has inserted FE_USKC4822_CTS_175 (CKND3)
[03/09 15:27:12   4231] skewClock has inserted FE_USKC4823_CTS_162 (CKND6)
[03/09 15:27:12   4231] skewClock has inserted FE_USKC4824_CTS_162 (CKND6)
[03/09 15:27:12   4231] skewClock has inserted FE_USKC4825_CTS_166 (CKND4)
[03/09 15:27:12   4231] skewClock has inserted FE_USKC4826_CTS_166 (CKND4)
[03/09 15:27:12   4231] skewClock has inserted FE_USKC4827_CTS_163 (CKND4)
[03/09 15:27:12   4231] skewClock has inserted FE_USKC4828_CTS_163 (CKND4)
[03/09 15:27:12   4231] skewClock sized 11 and inserted 9 insts
[03/09 15:27:14   4232] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 15:27:14   4232] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/09 15:27:14   4232] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 15:27:14   4232] |  -0.264|   -0.540|-235.068| -279.475|    98.30%|   0:00:12.0| 1716.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_19_/D   |
[03/09 15:27:15   4233] |  -0.264|   -0.540|-234.441| -278.848|    98.30%|   0:00:01.0| 1716.5M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_3__mac_col_inst/key_q_r |
[03/09 15:27:15   4233] |        |         |        |         |          |            |        |          |         | eg_63_/D                                           |
[03/09 15:27:16   4234] |  -0.264|   -0.540|-234.347| -278.754|    98.30%|   0:00:01.0| 1716.5M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/query_q |
[03/09 15:27:16   4234] |        |         |        |         |          |            |        |          |         | _reg_56_/D                                         |
[03/09 15:27:16   4234] |  -0.264|   -0.540|-234.323| -278.730|    98.30%|   0:00:00.0| 1716.5M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/query_q |
[03/09 15:27:16   4234] |        |         |        |         |          |            |        |          |         | _reg_56_/D                                         |
[03/09 15:27:17   4235] |  -0.264|   -0.540|-231.636| -276.043|    98.30%|   0:00:01.0| 1716.5M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_3__mac_col_inst/key_q_r |
[03/09 15:27:17   4235] |        |         |        |         |          |            |        |          |         | eg_52_/D                                           |
[03/09 15:27:18   4236] |  -0.264|   -0.540|-230.298| -274.705|    98.30%|   0:00:01.0| 1716.5M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/query_q |
[03/09 15:27:18   4236] |        |         |        |         |          |            |        |          |         | _reg_38_/D                                         |
[03/09 15:27:18   4237] |  -0.264|   -0.540|-230.037| -274.444|    98.31%|   0:00:00.0| 1716.5M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/query_q |
[03/09 15:27:18   4237] |        |         |        |         |          |            |        |          |         | _reg_43_/D                                         |
[03/09 15:27:19   4237] |  -0.264|   -0.540|-230.010| -274.417|    98.31%|   0:00:01.0| 1716.5M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/query_q |
[03/09 15:27:19   4237] |        |         |        |         |          |            |        |          |         | _reg_8_/D                                          |
[03/09 15:27:19   4237] |  -0.264|   -0.540|-229.725| -274.132|    98.31%|   0:00:00.0| 1716.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_7_/D    |
[03/09 15:27:19   4238] |  -0.264|   -0.540|-229.654| -274.061|    98.31%|   0:00:00.0| 1716.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_19_/D   |
[03/09 15:27:19   4238] |  -0.264|   -0.540|-229.618| -274.025|    98.31%|   0:00:00.0| 1716.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q5_reg_16_/D   |
[03/09 15:27:20   4238] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 15:27:26   4244] skewClock has sized mac_array_instance/CTS_ccl_BUF_clk_G0_L2_4 (CKBD8)
[03/09 15:27:26   4244] skewClock has inserted FE_USKC4832_CTS_156 (BUFFD6)
[03/09 15:27:26   4244] skewClock has inserted FE_USKC4833_CTS_162 (CKND3)
[03/09 15:27:26   4244] skewClock has inserted FE_USKC4834_CTS_162 (CKND3)
[03/09 15:27:26   4244] skewClock sized 1 and inserted 3 insts
[03/09 15:27:27   4246] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 15:27:27   4246] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/09 15:27:27   4246] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 15:27:28   4246] |  -0.263|   -0.539|-227.432| -271.759|    98.31%|   0:00:09.0| 1716.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_16_/D   |
[03/09 15:27:28   4247] |  -0.263|   -0.539|-227.239| -271.566|    98.31%|   0:00:00.0| 1716.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_8_/D    |
[03/09 15:27:29   4247] |  -0.263|   -0.539|-227.160| -271.487|    98.31%|   0:00:01.0| 1716.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q4_reg_8_/D    |
[03/09 15:27:30   4248] |  -0.263|   -0.539|-226.854| -271.181|    98.31%|   0:00:01.0| 1716.5M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_7__mac_col_inst/query_q |
[03/09 15:27:30   4248] |        |         |        |         |          |            |        |          |         | _reg_55_/D                                         |
[03/09 15:27:30   4249] |  -0.263|   -0.539|-226.851| -271.178|    98.31%|   0:00:00.0| 1716.5M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_7__mac_col_inst/query_q |
[03/09 15:27:30   4249] |        |         |        |         |          |            |        |          |         | _reg_27_/D                                         |
[03/09 15:27:30   4249] |  -0.263|   -0.539|-226.807| -271.134|    98.31%|   0:00:00.0| 1716.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_11_/D   |
[03/09 15:27:30   4249] |  -0.263|   -0.539|-226.807| -271.134|    98.31%|   0:00:00.0| 1716.5M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
[03/09 15:27:30   4249] |        |         |        |         |          |            |        |          |         | eg_37_/D                                           |
[03/09 15:27:30   4249] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 15:27:30   4249] 
[03/09 15:27:30   4249] *** Finish Core Optimize Step (cpu=0:00:38.6 real=0:00:38.0 mem=1716.5M) ***
[03/09 15:27:30   4249] Active Path Group: default 
[03/09 15:27:31   4249] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 15:27:31   4249] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/09 15:27:31   4249] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 15:27:31   4249] |  -0.539|   -0.539| -44.327| -271.134|    98.31%|   0:00:01.0| 1716.5M|   WC_VIEW|  default| sum_out[67]                                        |
[03/09 15:27:31   4249] |  -0.539|   -0.539| -44.116| -270.922|    98.32%|   0:00:00.0| 1716.5M|   WC_VIEW|  default| sum_out[75]                                        |
[03/09 15:27:31   4249] |  -0.539|   -0.539| -44.024| -270.831|    98.32%|   0:00:00.0| 1716.5M|   WC_VIEW|  default| sum_out[125]                                       |
[03/09 15:27:31   4249] |  -0.539|   -0.539| -43.915| -270.722|    98.32%|   0:00:00.0| 1716.5M|   WC_VIEW|  default| sum_out[37]                                        |
[03/09 15:27:31   4249] |  -0.539|   -0.539| -43.895| -270.702|    98.32%|   0:00:00.0| 1716.5M|   WC_VIEW|  default| sum_out[107]                                       |
[03/09 15:27:31   4249] |  -0.539|   -0.539| -43.878| -270.685|    98.32%|   0:00:00.0| 1716.5M|   WC_VIEW|  default| sum_out[110]                                       |
[03/09 15:27:31   4249] |  -0.539|   -0.539| -43.878| -270.685|    98.32%|   0:00:00.0| 1716.5M|   WC_VIEW|  default| sum_out[28]                                        |
[03/09 15:27:31   4249] |  -0.539|   -0.539| -43.861| -270.667|    98.32%|   0:00:00.0| 1716.5M|   WC_VIEW|  default| sum_out[47]                                        |
[03/09 15:27:31   4249] |  -0.539|   -0.539| -43.861| -270.667|    98.32%|   0:00:00.0| 1716.5M|   WC_VIEW|  default| sum_out[67]                                        |
[03/09 15:27:31   4249] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 15:27:31   4249] 
[03/09 15:27:31   4249] *** Finish Core Optimize Step (cpu=0:00:00.5 real=0:00:01.0 mem=1716.5M) ***
[03/09 15:27:31   4250] 
[03/09 15:27:31   4250] *** Finished Optimize Step Cumulative (cpu=0:00:39.4 real=0:00:39.0 mem=1716.5M) ***
[03/09 15:27:31   4250] ** GigaOpt Optimizer WNS Slack -0.539 TNS Slack -270.667 Density 98.32
[03/09 15:27:31   4250] Update Timing Windows (Threshold 0.014) ...
[03/09 15:27:31   4250] Re Calculate Delays on 16 Nets
[03/09 15:27:31   4250] **** Begin NDR-Layer Usage Statistics ****
[03/09 15:27:31   4250] Layer 3 has 219 constrained nets 
[03/09 15:27:31   4250] Layer 7 has 284 constrained nets 
[03/09 15:27:31   4250] **** End NDR-Layer Usage Statistics ****
[03/09 15:27:31   4250] 
[03/09 15:27:31   4250] *** Finish Post Route Setup Fixing (cpu=0:00:40.0 real=0:00:40.0 mem=1716.5M) ***
[03/09 15:27:31   4250] #spOpts: N=65 
[03/09 15:27:31   4250] *** Starting refinePlace (1:10:50 mem=1697.4M) ***
[03/09 15:27:31   4250] Total net bbox length = 4.952e+05 (2.323e+05 2.628e+05) (ext = 1.709e+04)
[03/09 15:27:31   4250] Starting refinePlace ...
[03/09 15:27:32   4250] default core: bins with density >  0.75 = 91.8 % ( 529 / 576 )
[03/09 15:27:32   4250] Density distribution unevenness ratio = 0.901%
[03/09 15:27:32   4250]   Spread Effort: high, post-route mode, useDDP on.
[03/09 15:27:32   4250] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:01.0, mem=1697.4MB) @(1:10:51 - 1:10:51).
[03/09 15:27:32   4250] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 15:27:32   4250] wireLenOptFixPriorityInst 5033 inst fixed
[03/09 15:27:32   4251] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 15:27:32   4251] [CPU] RefinePlace/Legalization (cpu=0:00:00.5, real=0:00:00.0, mem=1697.4MB) @(1:10:51 - 1:10:51).
[03/09 15:27:32   4251] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 15:27:32   4251] 	Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 1697.4MB
[03/09 15:27:32   4251] Statistics of distance of Instance movement in refine placement:
[03/09 15:27:32   4251]   maximum (X+Y) =         0.00 um
[03/09 15:27:32   4251]   mean    (X+Y) =         0.00 um
[03/09 15:27:32   4251] Summary Report:
[03/09 15:27:32   4251] Instances move: 0 (out of 30836 movable)
[03/09 15:27:32   4251] Mean displacement: 0.00 um
[03/09 15:27:32   4251] Max displacement: 0.00 um 
[03/09 15:27:32   4251] Total instances moved : 0
[03/09 15:27:32   4251] Total net bbox length = 4.952e+05 (2.323e+05 2.628e+05) (ext = 1.709e+04)
[03/09 15:27:32   4251] Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 1697.4MB
[03/09 15:27:32   4251] [CPU] RefinePlace/total (cpu=0:00:00.8, real=0:00:01.0, mem=1697.4MB) @(1:10:50 - 1:10:51).
[03/09 15:27:32   4251] *** Finished refinePlace (1:10:51 mem=1697.4M) ***
[03/09 15:27:32   4251] #spOpts: N=65 
[03/09 15:27:32   4251] default core: bins with density >  0.75 = 91.8 % ( 529 / 576 )
[03/09 15:27:32   4251] Density distribution unevenness ratio = 0.898%
[03/09 15:27:32   4251] End: GigaOpt Optimization in TNS mode
[03/09 15:27:33   4252]   Timing Snapshot: (REF)
[03/09 15:27:33   4252]      Weighted WNS: -0.291
[03/09 15:27:33   4252]       All  PG WNS: -0.539
[03/09 15:27:33   4252]       High PG WNS: -0.263
[03/09 15:27:33   4252]       All  PG TNS: -270.713
[03/09 15:27:33   4252]       High PG TNS: -226.807
[03/09 15:27:33   4252]          Tran DRV: 0
[03/09 15:27:33   4252]           Cap DRV: 0
[03/09 15:27:33   4252]        Fanout DRV: 0
[03/09 15:27:33   4252]            Glitch: 0
[03/09 15:27:33   4252]    Category Slack: { [L, -0.539] [H, -0.263] }
[03/09 15:27:33   4252] 
[03/09 15:27:33   4252] ** Profile ** Start :  cpu=0:00:00.0, mem=1581.0M
[03/09 15:27:33   4252] ** Profile ** Other data :  cpu=0:00:00.1, mem=1581.0M
[03/09 15:27:34   4253] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1589.0M
[03/09 15:27:35   4254] ** Profile ** DRVs :  cpu=0:00:00.8, mem=1589.0M
[03/09 15:27:35   4254] 
------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.539  | -0.263  | -0.539  |
|           TNS (ns):|-270.711 |-226.805 | -43.906 |
|    Violating Paths:|  1897   |  1737   |   160   |
|          All Paths:|  6712   |  5278   |  5570   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 75.210%
       (98.326% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1589.0M
[03/09 15:27:35   4254] Info: 219 clock nets excluded from IPO operation.
[03/09 15:27:35   4254] 
[03/09 15:27:35   4254] Begin Power Analysis
[03/09 15:27:35   4254] 
[03/09 15:27:35   4254]     0.00V	    VSS
[03/09 15:27:35   4254]     0.90V	    VDD
[03/09 15:27:35   4254] Begin Processing Timing Library for Power Calculation
[03/09 15:27:35   4254] 
[03/09 15:27:35   4254] Begin Processing Timing Library for Power Calculation
[03/09 15:27:35   4254] 
[03/09 15:27:35   4254] 
[03/09 15:27:35   4254] 
[03/09 15:27:35   4254] Begin Processing Power Net/Grid for Power Calculation
[03/09 15:27:35   4254] 
[03/09 15:27:35   4254] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1374.23MB/1374.23MB)
[03/09 15:27:35   4254] 
[03/09 15:27:35   4254] Begin Processing Timing Window Data for Power Calculation
[03/09 15:27:35   4254] 
[03/09 15:27:36   4254] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1374.23MB/1374.23MB)
[03/09 15:27:36   4254] 
[03/09 15:27:36   4254] Begin Processing User Attributes
[03/09 15:27:36   4254] 
[03/09 15:27:36   4254] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1374.23MB/1374.23MB)
[03/09 15:27:36   4254] 
[03/09 15:27:36   4254] Begin Processing Signal Activity
[03/09 15:27:36   4254] 
[03/09 15:27:38   4257] Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total)=1374.72MB/1374.72MB)
[03/09 15:27:38   4257] 
[03/09 15:27:38   4257] Begin Power Computation
[03/09 15:27:38   4257] 
[03/09 15:27:38   4257]       ----------------------------------------------------------
[03/09 15:27:38   4257]       # of cell(s) missing both power/leakage table: 0
[03/09 15:27:38   4257]       # of cell(s) missing power table: 0
[03/09 15:27:38   4257]       # of cell(s) missing leakage table: 0
[03/09 15:27:38   4257]       # of MSMV cell(s) missing power_level: 0
[03/09 15:27:38   4257]       ----------------------------------------------------------
[03/09 15:27:38   4257] 
[03/09 15:27:38   4257] 
[03/09 15:27:41   4260] Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total)=1374.91MB/1374.91MB)
[03/09 15:27:41   4260] 
[03/09 15:27:41   4260] Begin Processing User Attributes
[03/09 15:27:41   4260] 
[03/09 15:27:41   4260] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1374.91MB/1374.91MB)
[03/09 15:27:41   4260] 
[03/09 15:27:41   4260] Ended Power Analysis: (cpu=0:00:06, real=0:00:06, mem(process/total)=1374.91MB/1374.91MB)
[03/09 15:27:41   4260] 
[03/09 15:27:42   4261] Begin: Power Optimization
[03/09 15:27:42   4261] PhyDesignGrid: maxLocalDensity 0.98
[03/09 15:27:42   4261] #spOpts: N=65 mergeVia=F 
[03/09 15:27:44   4262] Reclaim Optimization WNS Slack -0.539  TNS Slack -270.713 Density 98.33
[03/09 15:27:44   4262] +----------+---------+--------+--------+------------+--------+
[03/09 15:27:44   4262] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/09 15:27:44   4262] +----------+---------+--------+--------+------------+--------+
[03/09 15:27:44   4262] |    98.33%|        -|  -0.539|-270.713|   0:00:00.0| 1861.8M|
[03/09 15:27:48   4266] Info: Power reclaim will skip 2526 instances with hold cells
[03/09 15:28:04   4283] |    98.16%|      740|  -0.539|-270.128|   0:00:20.0| 1861.8M|
[03/09 15:28:04   4283] +----------+---------+--------+--------+------------+--------+
[03/09 15:28:04   4283] Reclaim Optimization End WNS Slack -0.539  TNS Slack -270.128 Density 98.16
[03/09 15:28:04   4283] 
[03/09 15:28:04   4283] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 763 **
[03/09 15:28:04   4283] --------------------------------------------------------------
[03/09 15:28:04   4283] |                                   | Total     | Sequential |
[03/09 15:28:04   4283] --------------------------------------------------------------
[03/09 15:28:04   4283] | Num insts resized                 |     664  |       0    |
[03/09 15:28:04   4283] | Num insts undone                  |      22  |       0    |
[03/09 15:28:04   4283] | Num insts Downsized               |     222  |       0    |
[03/09 15:28:04   4283] | Num insts Samesized               |     442  |       0    |
[03/09 15:28:04   4283] | Num insts Upsized                 |       0  |       0    |
[03/09 15:28:04   4283] | Num multiple commits+uncommits    |      55  |       -    |
[03/09 15:28:04   4283] --------------------------------------------------------------
[03/09 15:28:04   4283] **** Begin NDR-Layer Usage Statistics ****
[03/09 15:28:04   4283] Layer 3 has 219 constrained nets 
[03/09 15:28:04   4283] Layer 7 has 284 constrained nets 
[03/09 15:28:04   4283] **** End NDR-Layer Usage Statistics ****
[03/09 15:28:04   4283] ** Finished Core Power Optimization (cpu = 0:00:22.4) (real = 0:00:22.0) **
[03/09 15:28:04   4283] #spOpts: N=65 
[03/09 15:28:04   4283] *** Starting refinePlace (1:11:24 mem=1817.9M) ***
[03/09 15:28:04   4283] Total net bbox length = 4.952e+05 (2.323e+05 2.628e+05) (ext = 1.709e+04)
[03/09 15:28:04   4283] Starting refinePlace ...
[03/09 15:28:05   4284] default core: bins with density >  0.75 = 91.8 % ( 529 / 576 )
[03/09 15:28:05   4284] Density distribution unevenness ratio = 0.918%
[03/09 15:28:05   4284]   Spread Effort: high, post-route mode, useDDP on.
[03/09 15:28:05   4284] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:01.0, mem=1817.9MB) @(1:11:24 - 1:11:24).
[03/09 15:28:05   4284] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 15:28:05   4284] wireLenOptFixPriorityInst 5033 inst fixed
[03/09 15:28:05   4284] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 15:28:05   4284] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:00.0, mem=1817.9MB) @(1:11:24 - 1:11:25).
[03/09 15:28:05   4284] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 15:28:05   4284] 	Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 1817.9MB
[03/09 15:28:05   4284] Statistics of distance of Instance movement in refine placement:
[03/09 15:28:05   4284]   maximum (X+Y) =         0.00 um
[03/09 15:28:05   4284]   mean    (X+Y) =         0.00 um
[03/09 15:28:05   4284] Summary Report:
[03/09 15:28:05   4284] Instances move: 0 (out of 30836 movable)
[03/09 15:28:05   4284] Mean displacement: 0.00 um
[03/09 15:28:05   4284] Max displacement: 0.00 um 
[03/09 15:28:05   4284] Total instances moved : 0
[03/09 15:28:05   4284] Total net bbox length = 4.952e+05 (2.323e+05 2.628e+05) (ext = 1.709e+04)
[03/09 15:28:05   4284] Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 1817.9MB
[03/09 15:28:05   4284] [CPU] RefinePlace/total (cpu=0:00:00.8, real=0:00:01.0, mem=1817.9MB) @(1:11:24 - 1:11:25).
[03/09 15:28:05   4284] *** Finished refinePlace (1:11:25 mem=1817.9M) ***
[03/09 15:28:05   4284] #spOpts: N=65 
[03/09 15:28:05   4284] default core: bins with density >  0.75 = 91.8 % ( 529 / 576 )
[03/09 15:28:05   4284] Density distribution unevenness ratio = 0.915%
[03/09 15:28:06   4285] Running setup recovery post routing.
[03/09 15:28:06   4285] **optDesign ... cpu = 0:02:32, real = 0:02:31, mem = 1583.3M, totSessionCpu=1:11:25 **
[03/09 15:28:07   4286]   Timing Snapshot: (TGT)
[03/09 15:28:07   4286]      Weighted WNS: -0.291
[03/09 15:28:07   4286]       All  PG WNS: -0.539
[03/09 15:28:07   4286]       High PG WNS: -0.263
[03/09 15:28:07   4286]       All  PG TNS: -270.128
[03/09 15:28:07   4286]       High PG TNS: -226.222
[03/09 15:28:07   4286]          Tran DRV: 0
[03/09 15:28:07   4286]           Cap DRV: 0
[03/09 15:28:07   4286]        Fanout DRV: 0
[03/09 15:28:07   4286]            Glitch: 0
[03/09 15:28:07   4286]    Category Slack: { [L, -0.539] [H, -0.263] }
[03/09 15:28:07   4286] 
[03/09 15:28:07   4286] Checking setup slack degradation ...
[03/09 15:28:07   4286] 
[03/09 15:28:07   4286] Recovery Manager:
[03/09 15:28:07   4286]   Low  Effort WNS Jump: 0.000 (REF: -0.539, TGT: -0.539, Threshold: 0.000) - Skip
[03/09 15:28:07   4286]   High Effort WNS Jump: 0.000 (REF: -0.263, TGT: -0.263, Threshold: 0.000) - Trigger
[03/09 15:28:07   4286]   Low  Effort TNS Jump: 0.000 (REF: -270.713, TGT: -270.128, Threshold: 27.071) - Skip
[03/09 15:28:07   4286]   High Effort TNS Jump: 0.000 (REF: -226.807, TGT: -226.222, Threshold: 25.000) - Skip
[03/09 15:28:07   4286] 
[03/09 15:28:07   4286] Checking DRV degradation...
[03/09 15:28:07   4286] 
[03/09 15:28:07   4286] Recovery Manager:
[03/09 15:28:07   4286]     Tran DRV degradation : 0 (0 -> 0)
[03/09 15:28:07   4286]      Cap DRV degradation : 0 (0 -> 0)
[03/09 15:28:07   4286]   Fanout DRV degradation : 0 (0 -> 0)
[03/09 15:28:07   4286]       Glitch degradation : 0 (0 -> 0)
[03/09 15:28:07   4286]   DRV Recovery (Margin: 10) - Skip
[03/09 15:28:07   4286] 
[03/09 15:28:07   4286] **INFO: Skipping DRV recovery as drv did not degrade beyond margin (10)
[03/09 15:28:07   4286] Begin: GigaOpt WNS recovery
[03/09 15:28:07   4286] Begin: GigaOpt Optimization in WNS mode (Recovery)
[03/09 15:28:07   4286] Info: 219 clock nets excluded from IPO operation.
[03/09 15:28:07   4286] PhyDesignGrid: maxLocalDensity 0.96
[03/09 15:28:07   4286] #spOpts: N=65 
[03/09 15:28:09   4288] Info: 219 clock nets excluded from IPO operation.
[03/09 15:28:11   4290] ** GigaOpt Optimizer WNS Slack -0.539 TNS Slack -270.128 Density 98.16
[03/09 15:28:11   4290] Optimizer WNS Pass 0
[03/09 15:28:11   4290] Active Path Group: reg2reg  
[03/09 15:28:11   4290] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 15:28:11   4290] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/09 15:28:11   4290] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 15:28:11   4290] |  -0.263|   -0.539|-226.222| -270.128|    98.16%|   0:00:00.0| 1734.1M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
[03/09 15:28:11   4290] |        |         |        |         |          |            |        |          |         | eg_37_/D                                           |
[03/09 15:28:12   4291] |  -0.263|   -0.539|-225.959| -269.865|    98.16%|   0:00:01.0| 1734.1M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
[03/09 15:28:12   4291] |        |         |        |         |          |            |        |          |         | eg_37_/D                                           |
[03/09 15:28:12   4292] |  -0.263|   -0.539|-225.924| -269.830|    98.16%|   0:00:00.0| 1734.1M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
[03/09 15:28:12   4292] |        |         |        |         |          |            |        |          |         | eg_37_/D                                           |
[03/09 15:28:12   4292] |  -0.263|   -0.539|-225.924| -269.830|    98.16%|   0:00:00.0| 1734.1M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
[03/09 15:28:12   4292] |        |         |        |         |          |            |        |          |         | eg_37_/D                                           |
[03/09 15:28:12   4292] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 15:28:12   4292] 
[03/09 15:28:12   4292] *** Finish Core Optimize Step (cpu=0:00:01.4 real=0:00:01.0 mem=1734.1M) ***
[03/09 15:28:12   4292] 
[03/09 15:28:12   4292] *** Finished Optimize Step Cumulative (cpu=0:00:01.5 real=0:00:01.0 mem=1734.1M) ***
[03/09 15:28:12   4292] ** GigaOpt Optimizer WNS Slack -0.539 TNS Slack -269.830 Density 98.16
[03/09 15:28:12   4292] Update Timing Windows (Threshold 0.014) ...
[03/09 15:28:12   4292] Re Calculate Delays on 12 Nets
[03/09 15:28:13   4292] **** Begin NDR-Layer Usage Statistics ****
[03/09 15:28:13   4292] Layer 3 has 219 constrained nets 
[03/09 15:28:13   4292] Layer 7 has 284 constrained nets 
[03/09 15:28:13   4292] **** End NDR-Layer Usage Statistics ****
[03/09 15:28:13   4292] 
[03/09 15:28:13   4292] *** Finish Post Route Setup Fixing (cpu=0:00:02.1 real=0:00:03.0 mem=1734.1M) ***
[03/09 15:28:13   4292] #spOpts: N=65 
[03/09 15:28:13   4292] *** Starting refinePlace (1:11:33 mem=1699.7M) ***
[03/09 15:28:13   4292] Total net bbox length = 4.952e+05 (2.323e+05 2.628e+05) (ext = 1.709e+04)
[03/09 15:28:13   4292] Starting refinePlace ...
[03/09 15:28:13   4292] default core: bins with density >  0.75 = 91.8 % ( 529 / 576 )
[03/09 15:28:13   4292] Density distribution unevenness ratio = 0.918%
[03/09 15:28:13   4292]   Spread Effort: high, post-route mode, useDDP on.
[03/09 15:28:13   4292] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=1699.7MB) @(1:11:33 - 1:11:33).
[03/09 15:28:13   4292] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 15:28:13   4292] wireLenOptFixPriorityInst 5033 inst fixed
[03/09 15:28:13   4293] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 15:28:13   4293] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:00.0, mem=1699.7MB) @(1:11:33 - 1:11:33).
[03/09 15:28:13   4293] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 15:28:13   4293] 	Runtime: CPU: 0:00:00.7 REAL: 0:00:00.0 MEM: 1699.7MB
[03/09 15:28:13   4293] Statistics of distance of Instance movement in refine placement:
[03/09 15:28:13   4293]   maximum (X+Y) =         0.00 um
[03/09 15:28:13   4293]   mean    (X+Y) =         0.00 um
[03/09 15:28:13   4293] Summary Report:
[03/09 15:28:13   4293] Instances move: 0 (out of 30838 movable)
[03/09 15:28:13   4293] Mean displacement: 0.00 um
[03/09 15:28:13   4293] Max displacement: 0.00 um 
[03/09 15:28:13   4293] Total instances moved : 0
[03/09 15:28:14   4293] Total net bbox length = 4.952e+05 (2.323e+05 2.628e+05) (ext = 1.709e+04)
[03/09 15:28:14   4293] Runtime: CPU: 0:00:00.8 REAL: 0:00:00.0 MEM: 1699.7MB
[03/09 15:28:14   4293] [CPU] RefinePlace/total (cpu=0:00:00.8, real=0:00:00.0, mem=1699.7MB) @(1:11:33 - 1:11:33).
[03/09 15:28:14   4293] *** Finished refinePlace (1:11:33 mem=1699.7M) ***
[03/09 15:28:14   4293] #spOpts: N=65 
[03/09 15:28:14   4293] default core: bins with density >  0.75 = 91.8 % ( 529 / 576 )
[03/09 15:28:14   4293] Density distribution unevenness ratio = 0.916%
[03/09 15:28:14   4293] End: GigaOpt Optimization in WNS mode
[03/09 15:28:14   4293] End: GigaOpt WNS recovery
[03/09 15:28:14   4293] GigaOpt: Skipping TNS recovery
[03/09 15:28:14   4293] *** Finish setup-recovery (cpu=0:00:08, real=0:00:08, mem=1583.25M, totSessionCpu=1:11:34 .
[03/09 15:28:14   4293] **optDesign ... cpu = 0:02:40, real = 0:02:39, mem = 1583.3M, totSessionCpu=1:11:34 **
[03/09 15:28:14   4293] 
[03/09 15:28:14   4294] Info: 219 clock nets excluded from IPO operation.
[03/09 15:28:14   4294] PhyDesignGrid: maxLocalDensity 0.98
[03/09 15:28:14   4294] #spOpts: N=65 
[03/09 15:28:17   4296] Info: 219 clock nets excluded from IPO operation.
[03/09 15:28:18   4298] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 15:28:18   4298] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/09 15:28:18   4298] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 15:28:18   4298] |  -0.539|   -0.539|-269.830| -269.830|    98.16%|   0:00:00.0| 1734.1M|   WC_VIEW|  default| sum_out[67]                                        |
[03/09 15:28:18   4298] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 15:28:18   4298] 
[03/09 15:28:18   4298] *** Finish post-Route Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1734.1M) ***
[03/09 15:28:18   4298] 
[03/09 15:28:18   4298] *** Finish post-Route Setup Fixing (cpu=0:00:00.5 real=0:00:00.0 mem=1734.1M) ***
[03/09 15:28:18   4298] **** Begin NDR-Layer Usage Statistics ****
[03/09 15:28:18   4298] Layer 3 has 219 constrained nets 
[03/09 15:28:18   4298] Layer 7 has 284 constrained nets 
[03/09 15:28:18   4298] **** End NDR-Layer Usage Statistics ****
[03/09 15:28:18   4298] 
[03/09 15:28:18   4298] Begin Power Analysis
[03/09 15:28:18   4298] 
[03/09 15:28:19   4298]     0.00V	    VSS
[03/09 15:28:19   4298]     0.90V	    VDD
[03/09 15:28:19   4298] Begin Processing Timing Library for Power Calculation
[03/09 15:28:19   4298] 
[03/09 15:28:19   4298] Begin Processing Timing Library for Power Calculation
[03/09 15:28:19   4298] 
[03/09 15:28:19   4298] 
[03/09 15:28:19   4298] 
[03/09 15:28:19   4298] Begin Processing Power Net/Grid for Power Calculation
[03/09 15:28:19   4298] 
[03/09 15:28:19   4298] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1397.38MB/1397.38MB)
[03/09 15:28:19   4298] 
[03/09 15:28:19   4298] Begin Processing Timing Window Data for Power Calculation
[03/09 15:28:19   4298] 
[03/09 15:28:19   4299] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1397.38MB/1397.38MB)
[03/09 15:28:19   4299] 
[03/09 15:28:19   4299] Begin Processing User Attributes
[03/09 15:28:19   4299] 
[03/09 15:28:19   4299] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1397.38MB/1397.38MB)
[03/09 15:28:19   4299] 
[03/09 15:28:19   4299] Begin Processing Signal Activity
[03/09 15:28:19   4299] 
[03/09 15:28:21   4301] Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total)=1397.98MB/1397.98MB)
[03/09 15:28:21   4301] 
[03/09 15:28:21   4301] Begin Power Computation
[03/09 15:28:21   4301] 
[03/09 15:28:21   4301]       ----------------------------------------------------------
[03/09 15:28:21   4301]       # of cell(s) missing both power/leakage table: 0
[03/09 15:28:21   4301]       # of cell(s) missing power table: 0
[03/09 15:28:21   4301]       # of cell(s) missing leakage table: 0
[03/09 15:28:21   4301]       # of MSMV cell(s) missing power_level: 0
[03/09 15:28:21   4301]       ----------------------------------------------------------
[03/09 15:28:21   4301] 
[03/09 15:28:21   4301] 
[03/09 15:28:24   4304] Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total)=1397.98MB/1397.98MB)
[03/09 15:28:24   4304] 
[03/09 15:28:24   4304] Begin Processing User Attributes
[03/09 15:28:24   4304] 
[03/09 15:28:24   4304] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1397.98MB/1397.98MB)
[03/09 15:28:24   4304] 
[03/09 15:28:24   4304] Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total)=1397.98MB/1397.98MB)
[03/09 15:28:24   4304] 
[03/09 15:28:25   4305] *** Finished Leakage Power Optimization (cpu=0:00:44, real=0:00:43, mem=1583.25M, totSessionCpu=1:11:45).
[03/09 15:28:25   4305] *info: All cells identified as Buffer and Delay cells:
[03/09 15:28:25   4305] *info:   with footprint "BUFFD1" or "BUFFD1": 
[03/09 15:28:25   4305] *info: ------------------------------------------------------------------
[03/09 15:28:25   4305] *info: (dly) GBUFFD1    dont_use  tcbn65gplusbc
[03/09 15:28:25   4305] *info: (dly) GBUFFD2    dont_use  tcbn65gplusbc
[03/09 15:28:25   4305] *info: (dly) GBUFFD3    dont_use  tcbn65gplusbc
[03/09 15:28:25   4305] *info: (dly) GBUFFD4    dont_use  tcbn65gplusbc
[03/09 15:28:25   4305] *info: (dly) GBUFFD8    dont_use  tcbn65gplusbc
[03/09 15:28:25   4305] *info: (dly) BUFFD0            -  tcbn65gplusbc
[03/09 15:28:25   4305] *info: (dly) CKBD0             -  tcbn65gplusbc
[03/09 15:28:25   4305] *info: (dly) BUFFD1            -  tcbn65gplusbc
[03/09 15:28:25   4305] *info: (dly) CKBD1             -  tcbn65gplusbc
[03/09 15:28:25   4305] *info: (dly) CKBD2             -  tcbn65gplusbc
[03/09 15:28:25   4305] *info: (dly) BUFFD2            -  tcbn65gplusbc
[03/09 15:28:25   4305] *info: (dly) CKBD3             -  tcbn65gplusbc
[03/09 15:28:25   4305] *info: (dly) BUFFD3            -  tcbn65gplusbc
[03/09 15:28:25   4305] *info: (dly) CKBD4             -  tcbn65gplusbc
[03/09 15:28:25   4305] *info: (dly) CKBD6             -  tcbn65gplusbc
[03/09 15:28:25   4305] *info: (dly) BUFFD4            -  tcbn65gplusbc
[03/09 15:28:25   4305] *info: (dly) BUFFD6            -  tcbn65gplusbc
[03/09 15:28:25   4305] *info: (dly) CKBD8             -  tcbn65gplusbc
[03/09 15:28:25   4305] *info: (dly) BUFFD8            -  tcbn65gplusbc
[03/09 15:28:25   4305] *info: (dly) CKBD12            -  tcbn65gplusbc
[03/09 15:28:25   4305] *info: (dly) BUFFD12           -  tcbn65gplusbc
[03/09 15:28:25   4305] *info: (dly) CKBD16            -  tcbn65gplusbc
[03/09 15:28:25   4305] *info: (dly) BUFFD16           -  tcbn65gplusbc
[03/09 15:28:25   4305] *info: (dly) CKBD20     dont_use  tcbn65gplusbc
[03/09 15:28:25   4305] *info: (dly) BUFFD20    dont_use  tcbn65gplusbc
[03/09 15:28:25   4305] *info: (dly) CKBD24     dont_use  tcbn65gplusbc
[03/09 15:28:25   4305] *info: (dly) BUFFD24    dont_use  tcbn65gplusbc
[03/09 15:28:25   4305] *info: (dly) BUFFD0            -  tcbn65gplusbc
[03/09 15:28:25   4305] *info: (dly) CKBD0             -  tcbn65gplusbc
[03/09 15:28:25   4305] *info: (dly) BUFFD1            -  tcbn65gplusbc
[03/09 15:28:25   4305] *info: (dly) GBUFFD1    dont_use  tcbn65gplusbc
[03/09 15:28:25   4305] *info: (dly) CKBD1             -  tcbn65gplusbc
[03/09 15:28:25   4305] *info: (dly) GBUFFD2    dont_use  tcbn65gplusbc
[03/09 15:28:25   4305] *info: (dly) CKBD2             -  tcbn65gplusbc
[03/09 15:28:25   4305] *info: (dly) BUFFD2            -  tcbn65gplusbc
[03/09 15:28:25   4305] *info: (dly) CKBD3             -  tcbn65gplusbc
[03/09 15:28:25   4305] *info: (dly) GBUFFD3    dont_use  tcbn65gplusbc
[03/09 15:28:25   4305] *info: (dly) BUFFD3            -  tcbn65gplusbc
[03/09 15:28:25   4305] *info: (dly) BUFFD4            -  tcbn65gplusbc
[03/09 15:28:25   4305] *info: (dly) CKBD4             -  tcbn65gplusbc
[03/09 15:28:25   4305] *info: (dly) GBUFFD4    dont_use  tcbn65gplusbc
[03/09 15:28:25   4305] *info: (dly) CKBD6             -  tcbn65gplusbc
[03/09 15:28:25   4305] *info: (dly) BUFFD6            -  tcbn65gplusbc
[03/09 15:28:25   4305] *info: (dly) CKBD8             -  tcbn65gplusbc
[03/09 15:28:25   4305] *info: (dly) BUFFD8            -  tcbn65gplusbc
[03/09 15:28:25   4305] *info: (dly) GBUFFD8    dont_use  tcbn65gplusbc
[03/09 15:28:25   4305] *info: (dly) BUFFD12           -  tcbn65gplusbc
[03/09 15:28:25   4305] *info: (dly) CKBD12            -  tcbn65gplusbc
[03/09 15:28:25   4305] *info: (dly) CKBD16            -  tcbn65gplusbc
[03/09 15:28:25   4305] *info: (dly) BUFFD16           -  tcbn65gplusbc
[03/09 15:28:25   4305] *info: (dly) CKBD20     dont_use  tcbn65gplusbc
[03/09 15:28:25   4305] *info: (dly) BUFFD20    dont_use  tcbn65gplusbc
[03/09 15:28:25   4305] *info: (dly) CKBD24     dont_use  tcbn65gplusbc
[03/09 15:28:25   4305] *info: (dly) BUFFD24    dont_use  tcbn65gplusbc
[03/09 15:28:25   4305] Summary for sequential cells idenfication: 
[03/09 15:28:25   4305] Identified SBFF number: 199
[03/09 15:28:25   4305] Identified MBFF number: 0
[03/09 15:28:25   4305] Not identified SBFF number: 0
[03/09 15:28:25   4305] Not identified MBFF number: 0
[03/09 15:28:25   4305] Number of sequential cells which are not FFs: 104
[03/09 15:28:25   4305] 
[03/09 15:28:25   4305] **ERROR: (IMPOPT-310):	Design density (98.16%) exceeds/equals limit (95.00%).
[03/09 15:28:25   4305] GigaOpt Hold Optimizer is used
[03/09 15:28:25   4305] Include MVT Delays for Hold Opt
[03/09 15:28:25   4305] <optDesign CMD> fixhold  no -lvt Cells
[03/09 15:28:25   4305] **INFO: Num dontuse cells 396, Num usable cells 544
[03/09 15:28:25   4305] optDesignOneStep: Leakage Power Flow
[03/09 15:28:25   4305] **INFO: Num dontuse cells 396, Num usable cells 544
[03/09 15:28:25   4305] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=1:11:46 mem=1583.3M ***
[03/09 15:28:25   4305] **INFO: Starting Blocking QThread with 1 CPU
[03/09 15:28:25   4305]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/09 15:28:25   4305] Latch borrow mode reset to max_borrow
[03/09 15:28:25   4305] Starting SI iteration 1 using Infinite Timing Windows
[03/09 15:28:25   4305] Begin IPO call back ...
[03/09 15:28:25   4305] End IPO call back ...
[03/09 15:28:25   4305] #################################################################################
[03/09 15:28:25   4305] # Design Stage: PostRoute
[03/09 15:28:25   4305] # Design Name: core
[03/09 15:28:25   4305] # Design Mode: 65nm
[03/09 15:28:25   4305] # Analysis Mode: MMMC OCV 
[03/09 15:28:25   4305] # Parasitics Mode: SPEF/RCDB
[03/09 15:28:25   4305] # Signoff Settings: SI On 
[03/09 15:28:25   4305] #################################################################################
[03/09 15:28:25   4305] AAE_INFO: 1 threads acquired from CTE.
[03/09 15:28:25   4305] Setting infinite Tws ...
[03/09 15:28:25   4305] First Iteration Infinite Tw... 
[03/09 15:28:25   4305] Calculate late delays in OCV mode...
[03/09 15:28:25   4305] Calculate early delays in OCV mode...
[03/09 15:28:25   4305] Topological Sorting (CPU = 0:00:00.1, MEM = 0.0M, InitMEM = 0.0M)
[03/09 15:28:25   4305] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[03/09 15:28:25   4305] AAE_INFO-618: Total number of nets in the design is 33100,  99.2 percent of the nets selected for SI analysis
[03/09 15:28:25   4305] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/09 15:28:25   4305] End delay calculation. (MEM=2.94141 CPU=0:00:07.9 REAL=0:00:07.0)
[03/09 15:28:25   4305] Save waveform /tmp/innovus_temp_32734_ieng6-ece-16.ucsd.edu_nbalasubramanian_KR10vg/.AAE_pwMMQw/.AAE_32734/waveform.data...
[03/09 15:28:25   4305] *** CDM Built up (cpu=0:00:09.0  real=0:00:09.0  mem= 2.9M) ***
[03/09 15:28:25   4305] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2.9M)
[03/09 15:28:25   4305] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/09 15:28:25   4305] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 2.9M)
[03/09 15:28:25   4305] 
[03/09 15:28:25   4305] Executing IPO callback for view pruning ..
[03/09 15:28:25   4305] Starting SI iteration 2
[03/09 15:28:25   4305] AAE_INFO: 1 threads acquired from CTE.
[03/09 15:28:25   4305] Calculate late delays in OCV mode...
[03/09 15:28:25   4305] Calculate early delays in OCV mode...
[03/09 15:28:25   4305] AAE_INFO-618: Total number of nets in the design is 33100,  0.5 percent of the nets selected for SI analysis
[03/09 15:28:25   4305] End delay calculation. (MEM=0 CPU=0:00:00.4 REAL=0:00:01.0)
[03/09 15:28:25   4305] *** CDM Built up (cpu=0:00:00.6  real=0:00:01.0  mem= 0.0M) ***
[03/09 15:28:25   4305] *** Done Building Timing Graph (cpu=0:00:12.4 real=0:00:13.0 totSessionCpu=0:00:41.2 mem=0.0M)
[03/09 15:28:25   4305] Done building cte hold timing graph (fixHold) cpu=0:00:14.3 real=0:00:15.0 totSessionCpu=0:00:41.2 mem=0.0M ***
[03/09 15:28:25   4305] ** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
[03/09 15:28:25   4305] ** Profile ** Overall slacks :  cpu=0:00:00.2, mem=0.0M
[03/09 15:28:25   4305] Done building hold timer [49613 node(s), 66833 edge(s), 1 view(s)] (fixHold) cpu=0:00:16.5 real=0:00:17.0 totSessionCpu=0:00:43.5 mem=0.0M ***
[03/09 15:28:25   4305] Timing Data dump into file /tmp/innovus_temp_32734_ieng6-ece-16.ucsd.edu_nbalasubramanian_KR10vg/coe_eosdata_9n0wUk/BC_VIEW.twf, for view: BC_VIEW 
[03/09 15:28:25   4305] 	 Dumping view 1 BC_VIEW 
[03/09 15:28:42   4321]  
_______________________________________________________________________
[03/09 15:28:42   4321] Done building cte setup timing graph (fixHold) cpu=0:00:16.2 real=0:00:17.0 totSessionCpu=1:12:02 mem=1583.3M ***
[03/09 15:28:42   4321] ** Profile ** Start :  cpu=0:00:00.0, mem=1583.3M
[03/09 15:28:42   4322] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1591.3M
[03/09 15:28:43   4322] *info: category slack lower bound [L -539.2] default
[03/09 15:28:43   4322] *info: category slack lower bound [H -263.4] reg2reg 
[03/09 15:28:43   4322] --------------------------------------------------- 
[03/09 15:28:43   4322]    Setup Violation Summary with Target Slack (0.000 ns)
[03/09 15:28:43   4322] --------------------------------------------------- 
[03/09 15:28:43   4322]          WNS    reg2regWNS
[03/09 15:28:43   4322]    -0.539 ns     -0.263 ns
[03/09 15:28:43   4322] --------------------------------------------------- 
[03/09 15:28:43   4322] Loading timing data from /tmp/innovus_temp_32734_ieng6-ece-16.ucsd.edu_nbalasubramanian_KR10vg/coe_eosdata_9n0wUk/BC_VIEW.twf 
[03/09 15:28:43   4322] 	 Loading view 1 BC_VIEW 
[03/09 15:28:43   4322] ** Profile ** Start :  cpu=0:00:00.0, mem=1591.3M
[03/09 15:28:43   4322] ** Profile ** Other data :  cpu=0:00:00.1, mem=1591.3M
[03/09 15:28:43   4322] ** Profile ** DRVs :  cpu=0:00:00.3, mem=1591.3M
[03/09 15:28:43   4322] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.539  | -0.263  | -0.539  |
|           TNS (ns):|-269.829 |-225.923 | -43.906 |
|    Violating Paths:|  1896   |  1736   |   160   |
|          All Paths:|  6712   |  5278   |  5570   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.156  | -0.156  |  0.000  |
|           TNS (ns):| -13.729 | -13.729 |  0.000  |
|    Violating Paths:|   302   |   302   |    0    |
|          All Paths:|  5278   |  5278   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 75.043%
       (98.159% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
Summary for sequential cells idenfication: 
[03/09 15:28:43   4322] Identified SBFF number: 199
[03/09 15:28:43   4322] Identified MBFF number: 0
[03/09 15:28:43   4322] Not identified SBFF number: 0
[03/09 15:28:43   4322] Not identified MBFF number: 0
[03/09 15:28:43   4322] Number of sequential cells which are not FFs: 104
[03/09 15:28:43   4322] 
[03/09 15:28:43   4322] Summary for sequential cells idenfication: 
[03/09 15:28:43   4322] Identified SBFF number: 199
[03/09 15:28:43   4322] Identified MBFF number: 0
[03/09 15:28:43   4322] Not identified SBFF number: 0
[03/09 15:28:43   4322] Not identified MBFF number: 0
[03/09 15:28:43   4322] Number of sequential cells which are not FFs: 104
[03/09 15:28:43   4322] 
[03/09 15:28:44   4323] 
[03/09 15:28:44   4323] *Info: minBufDelay = 55.1 ps, libStdDelay = 14.2 ps, minBufSize = 5760000 (4.0)
[03/09 15:28:44   4323] *Info: worst delay setup view: WC_VIEW
[03/09 15:28:44   4323] Footprint list for hold buffering (delay unit: ps)
[03/09 15:28:44   4323] =================================================================
[03/09 15:28:44   4323] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[03/09 15:28:44   4323] ------------------------------------------------------------------
[03/09 15:28:44   4323] *Info:       24.5       2.48    4.0   2.47 CKBD0 (I,Z)
[03/09 15:28:44   4323] *Info:       23.0       2.40    4.0   2.47 BUFFD0 (I,Z)
[03/09 15:28:44   4323] =================================================================
[03/09 15:28:45   4324] **optDesign ... cpu = 0:03:10, real = 0:03:10, mem = 1585.3M, totSessionCpu=1:12:04 **
[03/09 15:28:45   4324] gigaOpt Hold fixing search radius: 72.000000 Microns (40 stdCellHgt)
[03/09 15:28:45   4324] *info: Run optDesign holdfix with 1 thread.
[03/09 15:28:45   4324] Info: 219 clock nets excluded from IPO operation.
[03/09 15:28:45   4324] --------------------------------------------------- 
[03/09 15:28:45   4324]    Hold Timing Summary  - Initial 
[03/09 15:28:45   4324] --------------------------------------------------- 
[03/09 15:28:45   4324]  Target slack: 0.000 ns
[03/09 15:28:45   4324] View: BC_VIEW 
[03/09 15:28:45   4324] 	WNS: -0.156 
[03/09 15:28:45   4324] 	TNS: -13.728 
[03/09 15:28:45   4324] 	VP: 302 
[03/09 15:28:45   4324] 	Worst hold path end point: ofifo_inst/col_idx_3__fifo_instance/q5_reg_0_/D 
[03/09 15:28:45   4324] --------------------------------------------------- 
[03/09 15:28:45   4324]    Setup Timing Summary  - Initial 
[03/09 15:28:45   4324] --------------------------------------------------- 
[03/09 15:28:45   4324]  Target slack: 0.000 ns
[03/09 15:28:45   4324] View: WC_VIEW 
[03/09 15:28:45   4324] 	WNS: -0.539 
[03/09 15:28:45   4324] 	TNS: -269.830 
[03/09 15:28:45   4324] 	VP: 1896 
[03/09 15:28:45   4324] 	Worst setup path end point:sum_out[67] 
[03/09 15:28:45   4324] --------------------------------------------------- 
[03/09 15:28:45   4324] PhyDesignGrid: maxLocalDensity 0.98
[03/09 15:28:45   4324] #spOpts: N=65 mergeVia=F 
[03/09 15:28:45   4324] 
[03/09 15:28:45   4324] *** Starting Core Fixing (fixHold) cpu=0:00:19.4 real=0:00:20.0 totSessionCpu=1:12:05 mem=1718.8M density=98.159% ***
[03/09 15:28:45   4324] Optimizer Target Slack 0.000 StdDelay is 0.014  
[03/09 15:28:46   4325] 
[03/09 15:28:46   4325] Phase I ......
[03/09 15:28:46   4325] *info: Multithread Hold Batch Commit is enabled
[03/09 15:28:46   4325] *info: Levelized Batch Commit is enabled
[03/09 15:28:46   4325] Executing transform: ECO Safe Resize
[03/09 15:28:46   4325] Worst hold path end point:
[03/09 15:28:46   4325]   ofifo_inst/col_idx_3__fifo_instance/q5_reg_0_/D
[03/09 15:28:46   4325]     net: array_out[60] (nrTerm=9)
[03/09 15:28:46   4325] **Info: Stopping hold fixing due to density exceeding max design density 95.000%
[03/09 15:28:46   4325] ===========================================================================================
[03/09 15:28:46   4325]   Phase 1 : Step 1 Iter 0 Summary (ECO Safe Resize)
[03/09 15:28:46   4325] ------------------------------------------------------------------------------------------
[03/09 15:28:46   4325]  Hold WNS :      -0.1557
[03/09 15:28:46   4325]       TNS :     -13.7276
[03/09 15:28:46   4325]       #VP :          302
[03/09 15:28:46   4325]   Density :      98.159%
[03/09 15:28:46   4325] ------------------------------------------------------------------------------------------
[03/09 15:28:46   4325]  cpu=0:00:20.0 real=0:00:21.0 totSessionCpu=1:12:06 mem=1718.8M
[03/09 15:28:46   4325] ===========================================================================================
[03/09 15:28:46   4325] 
[03/09 15:28:46   4325] Executing transform: AddBuffer + LegalResize
[03/09 15:28:46   4325] Worst hold path end point:
[03/09 15:28:46   4325]   ofifo_inst/col_idx_3__fifo_instance/q5_reg_0_/D
[03/09 15:28:46   4325]     net: array_out[60] (nrTerm=9)
[03/09 15:28:46   4325] **Info: Stopping hold fixing due to density exceeding max design density 95.000%
[03/09 15:28:46   4325] ===========================================================================================
[03/09 15:28:46   4325]   Phase 1 : Step 2 Iter 0 Summary (AddBuffer + LegalResize)
[03/09 15:28:46   4325] ------------------------------------------------------------------------------------------
[03/09 15:28:46   4325]  Hold WNS :      -0.1557
[03/09 15:28:46   4325]       TNS :     -13.7276
[03/09 15:28:46   4325]       #VP :          302
[03/09 15:28:46   4325]   Density :      98.159%
[03/09 15:28:46   4325] ------------------------------------------------------------------------------------------
[03/09 15:28:46   4325]  cpu=0:00:20.2 real=0:00:21.0 totSessionCpu=1:12:06 mem=1718.8M
[03/09 15:28:46   4325] ===========================================================================================
[03/09 15:28:46   4325] 
[03/09 15:28:46   4325] --------------------------------------------------- 
[03/09 15:28:46   4325]    Hold Timing Summary  - Phase I 
[03/09 15:28:46   4325] --------------------------------------------------- 
[03/09 15:28:46   4325]  Target slack: 0.000 ns
[03/09 15:28:46   4325] View: BC_VIEW 
[03/09 15:28:46   4325] 	WNS: -0.156 
[03/09 15:28:46   4325] 	TNS: -13.728 
[03/09 15:28:46   4325] 	VP: 302 
[03/09 15:28:46   4325] 	Worst hold path end point: ofifo_inst/col_idx_3__fifo_instance/q5_reg_0_/D 
[03/09 15:28:46   4325] --------------------------------------------------- 
[03/09 15:28:46   4325]    Setup Timing Summary  - Phase I 
[03/09 15:28:46   4325] --------------------------------------------------- 
[03/09 15:28:46   4325]  Target slack: 0.000 ns
[03/09 15:28:46   4325] View: WC_VIEW 
[03/09 15:28:46   4325] 	WNS: -0.539 
[03/09 15:28:46   4325] 	TNS: -269.830 
[03/09 15:28:46   4325] 	VP: 1896 
[03/09 15:28:46   4325] 	Worst setup path end point:sum_out[67] 
[03/09 15:28:46   4325] --------------------------------------------------- 
[03/09 15:28:46   4325] 
[03/09 15:28:46   4325] *** Finished Core Fixing (fixHold) cpu=0:00:20.4 real=0:00:21.0 totSessionCpu=1:12:06 mem=1718.8M density=98.159% ***
[03/09 15:28:46   4325] *info:
[03/09 15:28:47   4326] 
[03/09 15:28:47   4326] 
[03/09 15:28:47   4326] =======================================================================
[03/09 15:28:47   4326]                 Reasons for remaining hold violations
[03/09 15:28:47   4326] =======================================================================
[03/09 15:28:47   4326] *info: Total 1472 net(s) have violated hold timing slacks.
[03/09 15:28:47   4326] 
[03/09 15:28:47   4326] Buffering failure reasons
[03/09 15:28:47   4326] ------------------------------------------------
[03/09 15:28:47   4326] *info:  1472 net(s): Could not be fixed because of internal reason: UnknownReason.
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_7__fifo_instance/n70
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_7__fifo_instance/n212
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_7__fifo_instance/n211
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_7__fifo_instance/n210
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_7__fifo_instance/n209
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_7__fifo_instance/n208
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_7__fifo_instance/n193
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_7__fifo_instance/n192
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_7__fifo_instance/n191
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_7__fifo_instance/n190
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_7__fifo_instance/n189
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_7__fifo_instance/n182
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_7__fifo_instance/n181
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_7__fifo_instance/n180
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_7__fifo_instance/n179
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_7__fifo_instance/n178
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_7__fifo_instance/n171
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_7__fifo_instance/n170
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_7__fifo_instance/n169
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_7__fifo_instance/n168
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_7__fifo_instance/n109
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_7__fifo_instance/n102
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_6__fifo_instance/n90
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_6__fifo_instance/n88
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_6__fifo_instance/n208
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_6__fifo_instance/n207
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_6__fifo_instance/n201
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_6__fifo_instance/n200
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_6__fifo_instance/n199
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_6__fifo_instance/n198
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_6__fifo_instance/n197
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_6__fifo_instance/n185
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_6__fifo_instance/n184
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_6__fifo_instance/n183
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_6__fifo_instance/n182
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_6__fifo_instance/n180
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_6__fifo_instance/n178
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_6__fifo_instance/n174
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_6__fifo_instance/n173
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_6__fifo_instance/n172
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_6__fifo_instance/n171
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_6__fifo_instance/n169
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_6__fifo_instance/n167
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_6__fifo_instance/n163
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_6__fifo_instance/n162
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_6__fifo_instance/n161
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_6__fifo_instance/n160
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_6__fifo_instance/FE_RN_1083_0
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_5__fifo_instance/n70
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_5__fifo_instance/n68
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_5__fifo_instance/n64
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_5__fifo_instance/n60
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_5__fifo_instance/n205
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_5__fifo_instance/n204
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_5__fifo_instance/n198
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_5__fifo_instance/n197
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_5__fifo_instance/n196
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_5__fifo_instance/n195
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_5__fifo_instance/n194
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_5__fifo_instance/n182
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_5__fifo_instance/n181
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_5__fifo_instance/n180
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_5__fifo_instance/n179
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_5__fifo_instance/n178
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_5__fifo_instance/n177
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_5__fifo_instance/n171
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_5__fifo_instance/n170
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_5__fifo_instance/n169
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_5__fifo_instance/n168
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_5__fifo_instance/n167
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_5__fifo_instance/n166
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_5__fifo_instance/n160
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_5__fifo_instance/n159
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_5__fifo_instance/n158
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_5__fifo_instance/n157
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_4__fifo_instance/n197
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_4__fifo_instance/n181
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_4__fifo_instance/n170
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_4__fifo_instance/n159
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_3__fifo_instance/n70
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_3__fifo_instance/n212
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_3__fifo_instance/n211
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_3__fifo_instance/n210
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_3__fifo_instance/n209
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_3__fifo_instance/n193
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_3__fifo_instance/n192
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_3__fifo_instance/n191
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_3__fifo_instance/n190
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_3__fifo_instance/n189
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_3__fifo_instance/n188
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_3__fifo_instance/n182
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_3__fifo_instance/n181
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_3__fifo_instance/n180
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_3__fifo_instance/n179
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_3__fifo_instance/n178
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_3__fifo_instance/n171
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_3__fifo_instance/n170
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_3__fifo_instance/n169
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_3__fifo_instance/n168
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_3__fifo_instance/n147
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_3__fifo_instance/n137
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_3__fifo_instance/n102
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_3__fifo_instance/FE_RN_77_0
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_3__fifo_instance/FE_RN_5033_0
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_3__fifo_instance/FE_RN_4718_0
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_3__fifo_instance/FE_RN_4616_0
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_2__fifo_instance/n80
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_2__fifo_instance/n68
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_2__fifo_instance/n215
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_2__fifo_instance/n214
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_2__fifo_instance/n208
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_2__fifo_instance/n207
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_2__fifo_instance/n206
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_2__fifo_instance/n205
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_2__fifo_instance/n204
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_2__fifo_instance/n203
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_2__fifo_instance/n190
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_2__fifo_instance/n189
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_2__fifo_instance/n188
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_2__fifo_instance/n187
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_2__fifo_instance/n186
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_2__fifo_instance/n185
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_2__fifo_instance/n179
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_2__fifo_instance/n178
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_2__fifo_instance/n177
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_2__fifo_instance/n175
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_2__fifo_instance/n174
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_2__fifo_instance/n167
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_2__fifo_instance/n166
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_2__fifo_instance/n106
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_2__fifo_instance/n102
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_1__fifo_instance/n93
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_1__fifo_instance/n92
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_1__fifo_instance/n73
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_1__fifo_instance/n72
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_1__fifo_instance/n133
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_1__fifo_instance/n132
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_1__fifo_instance/n113
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_1__fifo_instance/n112
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_1__fifo_instance/FE_RN_700_0
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_0__fifo_instance/n94
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_0__fifo_instance/n80
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_0__fifo_instance/n78
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_0__fifo_instance/n75
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_0__fifo_instance/n74
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_0__fifo_instance/n68
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_0__fifo_instance/n58
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_0__fifo_instance/n55
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_0__fifo_instance/n134
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_0__fifo_instance/n115
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_0__fifo_instance/n114
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_0__fifo_instance/n102
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[96]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[88]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[87]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[80]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[72]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[64]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[511]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[504]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[503]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[496]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[495]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[488]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[487]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[480]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[474]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[473]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[471]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[464]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[455]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[448]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[447]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[440]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[439]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[432]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[431]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[425]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[416]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[409]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[408]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[407]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[401]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[400]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[399]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[393]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[392]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[385]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[384]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[368]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[352]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[344]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[319]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[313]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[312]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[311]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[305]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[304]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[303]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[297]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[296]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[289]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[288]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[281]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[280]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[279]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[273]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[272]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[271]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[265]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[256]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[247]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[240]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[225]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[224]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[216]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[215]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[208]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[207]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[202]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[200]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[193]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[192]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[191]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[184]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[183]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[176]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[175]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[168]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[160]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[152]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[151]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[144]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[143]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[136]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[135]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[128]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[120]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[112]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[104]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/n[9]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/n[8]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/n[64]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/n[57]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/n[56]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/n[49]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/n[48]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/n[41]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/n[40]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/n[32]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/n[27]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/n[25]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/n[24]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/n[1]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/n[17]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/n[16]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n985
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n983
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n982
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n981
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n979
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n978
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n975
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n974
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n969
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n961
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n957
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n956
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n955
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n954
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n953
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n952
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n951
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n950
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n949
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n947
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n910
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n897
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n851
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n816
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n61
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n60
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n47
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n44
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n43
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n218
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n164
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1577
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1576
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1575
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1550
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1547
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1543
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1534
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1533
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1532
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1531
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1530
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n153
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1529
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1528
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1527
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1512
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1494
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1491
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1489
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1488
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1487
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1486
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1485
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1483
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1482
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n148
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n147
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n146
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1459
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1458
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1455
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1454
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1453
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1452
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1451
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1450
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1449
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1447
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1300
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1299
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1298
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1297
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1296
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1295
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1294
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1293
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1151
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1146
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1135
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1127
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1101
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_633_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_632_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_631_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_4714_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_4713_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_3986_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_3985_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_3644_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_3643_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_3554_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_3553_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_3166_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_2725_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_2502_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_2376_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1438_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1437_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1329_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OFN1468_key_q_24_
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3984_key_q_40_
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3797_n953
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3552_n950
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3473_n954
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3377_n982
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[8]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[63]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[62]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[56]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[55]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[54]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[53]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[48]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[47]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[46]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[40]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[32]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[24]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[23]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[22]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[21]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[16]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[14]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[0]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/FE_OFN1117_key_q_48_
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/FE_OFN1073_n_24_
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n981
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n976
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n928
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n927
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n890
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n889
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n797
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n77
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n76
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n69
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n53
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n244
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n237
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n197
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1591
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1590
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1589
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1574
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1573
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1572
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1571
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1569
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1565
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1564
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1563
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1561
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1543
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1542
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1540
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1539
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1538
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1537
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n151
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1506
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1505
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1504
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1502
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1476
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1475
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1474
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1473
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1471
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1469
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1449
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1448
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1447
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1441
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1435
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1422
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1421
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1420
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1419
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1418
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1417
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1416
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1415
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1414
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1095
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1093
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1088
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1087
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1086
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1085
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1084
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1083
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1082
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1081
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1080
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1079
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1078
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1076
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1075
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1073
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1065
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1047
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1045
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1041
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1039
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1035
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1029
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1027
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n102
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1019
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1018
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1011
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1010
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1008
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1006
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1005
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1004
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1001
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_5902_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_5594_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_5553_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_5027_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_5026_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_4785_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_3
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_2340_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_2339_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_23
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_2139_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_2125_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_2124_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_2077_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_1954_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_19
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_1687_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_1346_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_1187_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_1081_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_1078_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_1077_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_1076_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_1075_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_1066_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_1064_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_1061_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OFN1207_q_temp_448_
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OFN1186_key_q_48_
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OFN1053_key_q_56_
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OFN1052_key_q_56_
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OCPN4661_n1006
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OCPN3643_n976
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OCPN3364_key_q_23_
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OCPN2435_n69
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OCPN2246_key_q_53_
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OCPN2087_n1419
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OCPN1726_key_q_23_
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OCPN1686_n1421
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OCPN1651_n1004
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[8]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[63]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[62]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[61]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[57]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[56]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[55]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[54]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[53]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[48]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[47]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[46]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[45]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[40]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[32]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[24]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[23]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[22]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[21]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[16]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[0]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/FE_RN_48
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/FE_RN_46
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/FE_RN_44
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/FE_RN_40
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/FE_RN_4
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/FE_RN_28
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/FE_RN_23
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/FE_RN_21
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/FE_RN_13
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/FE_OFN972_q_temp_472_
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/FE_OFN1184_key_q_48_
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n947
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n945
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n944
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n638
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n312
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n298
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n267
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n252
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n221
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n218
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n20
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1628
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1627
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1626
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1615
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1614
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1613
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1611
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1607
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1603
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1578
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1577
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1576
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1575
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1573
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1551
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1550
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1549
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1520
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1519
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1518
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1517
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1516
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1515
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1493
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1492
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1491
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1489
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1488
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1487
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1486
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1467
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1466
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1465
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1464
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1463
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1462
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1461
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1460
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1146
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1145
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1144
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1143
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1142
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1141
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1140
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1139
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1138
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1137
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1136
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1135
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1134
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1133
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1132
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1105
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1104
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1103
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1101
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1100
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1099
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1098
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1090
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1089
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1087
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1086
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1085
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1063
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1062
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1060
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1059
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1058
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1057
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1056
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1055
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1054
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1053
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1039
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1038
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1036
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1035
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1031
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1030
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_5906_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_5774_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_4863_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_4733_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_37
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_3
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_2717_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_251_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_2457_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_19
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_17_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_15_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_1330_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_1241_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_1211_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_12
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_1188_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_1178_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_1177_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_1132_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OFN999_key_q_16_
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OFN1000_key_q_16_
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN4618_n1465
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN4606_n1464
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN3962_key_q_8_
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN3961_key_q_8_
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN3957_n1031
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN3451_key_q_46_
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN3371_key_q_47_
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN3019_n1063
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN2841_q_temp_407_
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN2714_n638
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN2710_q_temp_447_
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN2379_n1461
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN2331_key_q_23_
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN2023_key_q_14_
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN1974_n1035
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN1939_n638
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN1927_n1053
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN1920_n1465
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN1740_q_temp_439_
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN1586_n1464
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN1573_key_q_25_
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN1543_q_temp_431_
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[9]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[8]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[63]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[62]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[57]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[56]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[55]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[54]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[53]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[48]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[47]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[46]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[40]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[38]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[32]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[25]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[24]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[23]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[22]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[21]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[17]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[16]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[15]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[14]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[0]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/FE_RN_49
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/FE_RN_4
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/FE_RN_36
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/FE_RN_34
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/FE_RN_23
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/FE_OFN1286_key_q_32_
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/FE_OCPN2734_q_temp_399_
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n941
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n905
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n881
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n821
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n783
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n782
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n781
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n780
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n779
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n776
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1654
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1653
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1652
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_3991_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_3990_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_3989_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_3988_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPN3947_key_q_40_
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_5__mac_col_inst/key_q[40]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_5__mac_col_inst/key_q[32]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_5__mac_col_inst/key_q[24]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_5__mac_col_inst/key_q[16]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_5__mac_col_inst/key_q[0]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_5__mac_col_inst/FE_RN_24
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_5__mac_col_inst/FE_RN_23
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_5__mac_col_inst/FE_RN_18
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n997
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n996
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n995
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n994
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n993
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n992
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n991
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n990
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n989
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n988
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n987
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n950
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n949
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n908
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n907
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n906
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n901
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n900
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n90
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n899
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n895
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n82
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n738
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n40
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n305
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n258
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n251
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n215
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n213
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n173
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1586
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1585
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1584
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1579
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n157
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1568
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1567
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1566
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1565
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1564
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1563
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1562
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1561
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1559
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1557
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1555
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1551
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1550
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1549
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1548
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1546
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1545
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1543
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1518
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1517
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1516
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1482
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1481
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1480
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1479
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1478
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1477
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1449
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1448
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1447
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1446
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1445
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1444
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1442
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1423
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1422
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1421
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1420
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1419
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1418
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1417
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1116
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1115
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1109
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1108
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1106
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1104
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1103
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1102
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1101
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1100
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1099
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1098
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1097
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1096
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1095
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1094
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1093
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1092
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1091
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1090
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1089
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1086
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1081
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1080
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1073
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1070
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n107
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1064
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1063
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1062
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1061
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1060
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n106
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1059
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1058
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1057
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1056
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1055
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1051
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1050
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n105
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1049
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1048
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1047
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1046
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1045
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1044
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1043
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n104
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1032
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1031
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1024
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1022
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1021
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1020
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n102
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1019
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1018
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1017
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1016
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1015
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1014
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1012
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1010
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_961_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_8
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_63_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_6
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_5561_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_5489_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_5358_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_5354_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_5266_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_4554_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_4543_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_3741_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_3558_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_3557_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_3539_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_3538_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_3299_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_3298_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_2488_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_2487_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_2469_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_1595_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_1494_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_1428_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_1313_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_1312_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_1311_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_13
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_1299_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_1298_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_1122_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_1121_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_1046_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_1041_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_1040_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_1039_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_1038_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_1037_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OFN910_q_temp_264_
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPN4230_key_q_41_
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPN4157_key_q_49_
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPN4098_key_q_49_
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPN4076_key_q_1_
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPN3992_key_q_17_
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPN3987_key_q_57_
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPN3536_q_temp_319_
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPN3507_n1061
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPN3318_q_temp_279_
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPN2931_n1448
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPN2877_n157
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPN2610_n1422
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPN2294_key_q_9_
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPN2024_key_q_33_
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPN2001_n1579
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPN1919_n1021
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPN1728_key_q_33_
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPN1645_key_q_25_
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPN1552_key_q_1_
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[9]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[8]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[63]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[62]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[61]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[57]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[56]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[55]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[54]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[53]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[49]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[48]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[47]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[46]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[45]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[41]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[40]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[39]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[33]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[32]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[25]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[24]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[23]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[22]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[21]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[1]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[17]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[16]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[15]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[14]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[13]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[0]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/FE_RN_60
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/FE_RN_6
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/FE_RN_56
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/FE_RN_48
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/FE_RN_35
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/FE_RN_20
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/FE_RN_2
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/FE_RN_18
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/FE_RN_16
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/FE_OFN1472_key_q_0_
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/FE_OFN1243_key_q_16_
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/FE_OCPN2299_key_q_1_
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n999
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n948
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n93
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n828
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n826
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n251
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n224
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n206
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n205
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n204
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n203
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1630
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1629
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1628
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1610
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1609
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1608
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1607
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1606
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1605
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1604
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1602
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1590
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1589
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1588
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1586
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1557
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1556
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1555
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1518
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1517
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1516
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1514
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1513
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1485
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1483
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1482
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1461
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1459
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1456
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1453
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n128
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n127
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n126
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n125
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n124
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n123
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1128
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1127
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1125
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1124
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1123
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1122
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1121
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1120
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1119
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1118
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1117
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1116
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1115
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1114
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1113
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1112
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1111
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1110
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1107
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1104
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1082
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1081
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1080
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1078
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1077
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1076
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1075
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1074
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1070
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1069
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1068
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1067
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1065
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1062
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1039
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1038
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1037
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1028
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1026
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1025
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1024
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1023
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1018
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1017
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1016
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1015
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1012
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1010
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1008
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1007
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1002
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1001
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1000
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_9
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_755_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_7
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_410_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_409_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_373_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_372_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_371_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_2694_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_2693_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_1
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OFN1072_q_temp_248_
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPN4252_key_q_41_
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPN3960_key_q_40_
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPN3959_key_q_40_
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPN3301_n205
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[8]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[63]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[56]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[55]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[54]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[53]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[49]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[48]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[47]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[41]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[40]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[32]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[24]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[23]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[22]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[21]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[17]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[16]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[15]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[14]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[0]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/FE_RN_6
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/FE_RN_49
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/FE_RN_42
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/FE_RN_37
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/FE_OFN449_key_q_56_
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/FE_OFN414_key_q_32_
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/FE_OFN1170_key_q_8_
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/FE_OFN1111_q_temp_192_
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/FE_OFN1070_q_temp_248_
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n82
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n79
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n78
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n60
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n351
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n244
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n220
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n208
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n203
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n198
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n197
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n194
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1630
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1629
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1628
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1610
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1609
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1608
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1606
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1602
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1567
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1549
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1548
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1547
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1546
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1469
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1468
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1467
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1466
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1465
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1464
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1463
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1462
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1461
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1460
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1459
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1458
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1457
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1456
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1455
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1454
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n144
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n143
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1425
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1424
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1422
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1420
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n142
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1415
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1413
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1410
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1407
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1373
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1367
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1362
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1361
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1352
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1344
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1324
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n126
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n125
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n123
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1089
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1088
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1087
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1085
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1068
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1067
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1066
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1065
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1064
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1061
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1041
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1040
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1039
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1038
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1037
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1036
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1029
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1016
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1015
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1014
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1013
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1012
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1011
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1010
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1009
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_625_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_567_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_566_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_5085_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_2959_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_2898_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_2897_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_2517_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_2516_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_2150_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_2067_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_1843_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_1262_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_1127_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_1016_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_1
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN3980_key_q_24_
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN3905_n1040
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN3637_key_q_55_
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN3628_n1041
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN3322_key_q_62_
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN2956_n351
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN2427_n1040
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN2400_n351
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN1795_n1010
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN1741_n1016
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[8]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[63]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[62]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[61]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[55]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[54]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[53]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[48]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[47]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[46]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[41]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[40]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[38]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[32]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[24]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[23]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[22]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[21]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[16]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[15]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[14]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[0]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/FE_RN_64
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/FE_RN_53
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/FE_RN_45
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/FE_RN_43
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/FE_RN_21
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/FE_OFN450_key_q_48_
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/FE_OCPN3898_q_temp_128_
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n997
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n995
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n991
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n989
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n985
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n983
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n981
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n976
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n971
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n969
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n951
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n942
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n932
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n922
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n613
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n590
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n225
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n220
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1628
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1627
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1626
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1624
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1620
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1606
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1605
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1603
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1602
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1601
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1600
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1599
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1598
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1597
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1596
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1595
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1593
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1591
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1588
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1587
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1584
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1546
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1545
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1515
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1487
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1486
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1459
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1458
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1123
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1121
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1120
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1119
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1118
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1117
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1116
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1115
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1114
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1113
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1112
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1111
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1110
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1109
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1108
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1107
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1106
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1105
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1104
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1103
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1101
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1100
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1098
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1097
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1095
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1094
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1093
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1092
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1091
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1088
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1085
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1070
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1069
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1067
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1066
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1065
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1064
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1061
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1060
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1059
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1057
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1056
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1053
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1052
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1051
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1043
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1039
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1028
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1027
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1024
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1018
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1013
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1007
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1003
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1002
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1001
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1000
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_99_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_996_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_995_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_994_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_98_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_97_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_607_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_5954_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_4
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1980_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1979_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1467_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1403_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1114_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1058_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1054_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1052_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN4664_FE_RN_994_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN3971_key_q_8_
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN3970_key_q_8_
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN3645_q_temp_96_
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN3095_n1002
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN2789_n971
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN1625_n1624
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN1498_n983
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[9]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[8]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[56]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[54]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[53]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[48]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[40]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[32]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[24]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[23]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[22]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[16]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[0]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/FE_RN_58
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/FE_RN_31
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/FE_RN_2
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/FE_OFN1196_key_q_24_
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/FE_OFN1194_key_q_16_
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/FE_OFN1178_key_q_48_
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/FE_OCPN2168_key_q_9_
[03/09 15:28:47   4326] 	array_out[80]
[03/09 15:28:47   4326] 	array_out[7]
[03/09 15:28:47   4326] 	array_out[78]
[03/09 15:28:47   4326] 	array_out[77]
[03/09 15:28:47   4326] 	array_out[66]
[03/09 15:28:47   4326] 	array_out[62]
[03/09 15:28:47   4326] 	array_out[61]
[03/09 15:28:47   4326] 	array_out[60]
[03/09 15:28:47   4326] 	array_out[58]
[03/09 15:28:47   4326] 	array_out[57]
[03/09 15:28:47   4326] 	array_out[4]
[03/09 15:28:47   4326] 	array_out[43]
[03/09 15:28:47   4326] 	array_out[42]
[03/09 15:28:47   4326] 	array_out[41]
[03/09 15:28:47   4326] 	array_out[40]
[03/09 15:28:47   4326] 	array_out[3]
[03/09 15:28:47   4326] 	array_out[38]
[03/09 15:28:47   4326] 	array_out[37]
[03/09 15:28:47   4326] 	array_out[23]
[03/09 15:28:47   4326] 	array_out[21]
[03/09 15:28:47   4326] 	array_out[20]
[03/09 15:28:47   4326] 	array_out[1]
[03/09 15:28:47   4326] 	array_out[17]
[03/09 15:28:47   4326] 	array_out[158]
[03/09 15:28:47   4326] 	array_out[157]
[03/09 15:28:47   4326] 	array_out[156]
[03/09 15:28:47   4326] 	array_out[143]
[03/09 15:28:47   4326] 	array_out[141]
[03/09 15:28:47   4326] 	array_out[140]
[03/09 15:28:47   4326] 	array_out[138]
[03/09 15:28:47   4326] 	array_out[137]
[03/09 15:28:47   4326] 	array_out[124]
[03/09 15:28:47   4326] 	array_out[122]
[03/09 15:28:47   4326] 	array_out[121]
[03/09 15:28:47   4326] 	array_out[120]
[03/09 15:28:47   4326] 	array_out[118]
[03/09 15:28:47   4326] 	array_out[117]
[03/09 15:28:47   4326] 	array_out[104]
[03/09 15:28:47   4326] 	array_out[103]
[03/09 15:28:47   4326] 	array_out[102]
[03/09 15:28:47   4326] 	array_out[101]
[03/09 15:28:47   4326] 	array_out[100]
[03/09 15:28:47   4326] 	array_out[0]
[03/09 15:28:47   4326] 	FE_OFN1361_array_out_7_
[03/09 15:28:47   4326] 	FE_OCPN4668_array_out_122_
[03/09 15:28:47   4326] 	FE_OCPN4592_array_out_42_
[03/09 15:28:47   4326] 	FE_OCPN4583_array_out_103_
[03/09 15:28:47   4326] 	FE_OCPN4581_array_out_62_
[03/09 15:28:47   4326] 	FE_OCPN4580_array_out_143_
[03/09 15:28:47   4326] 	FE_OCPN4574_array_out_3_
[03/09 15:28:47   4326] 	FE_OCPN4573_array_out_102_
[03/09 15:28:47   4326] 	FE_OCPN4568_array_out_104_
[03/09 15:28:47   4326] 	FE_OCPN4566_array_out_124_
[03/09 15:28:47   4326] 	FE_OCPN4564_array_out_43_
[03/09 15:28:47   4326] 
[03/09 15:28:47   4326] 
[03/09 15:28:47   4326] Resizing failure reasons
[03/09 15:28:47   4326] ------------------------------------------------
[03/09 15:28:47   4326] *info:  1472 net(s): Could not be fixed because of internal reason: UnknownReason.
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_7__fifo_instance/n70
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_7__fifo_instance/n212
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_7__fifo_instance/n211
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_7__fifo_instance/n210
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_7__fifo_instance/n209
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_7__fifo_instance/n208
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_7__fifo_instance/n193
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_7__fifo_instance/n192
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_7__fifo_instance/n191
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_7__fifo_instance/n190
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_7__fifo_instance/n189
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_7__fifo_instance/n182
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_7__fifo_instance/n181
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_7__fifo_instance/n180
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_7__fifo_instance/n179
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_7__fifo_instance/n178
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_7__fifo_instance/n171
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_7__fifo_instance/n170
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_7__fifo_instance/n169
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_7__fifo_instance/n168
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_7__fifo_instance/n109
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_7__fifo_instance/n102
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_6__fifo_instance/n90
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_6__fifo_instance/n88
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_6__fifo_instance/n208
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_6__fifo_instance/n207
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_6__fifo_instance/n201
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_6__fifo_instance/n200
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_6__fifo_instance/n199
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_6__fifo_instance/n198
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_6__fifo_instance/n197
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_6__fifo_instance/n185
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_6__fifo_instance/n184
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_6__fifo_instance/n183
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_6__fifo_instance/n182
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_6__fifo_instance/n180
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_6__fifo_instance/n178
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_6__fifo_instance/n174
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_6__fifo_instance/n173
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_6__fifo_instance/n172
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_6__fifo_instance/n171
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_6__fifo_instance/n169
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_6__fifo_instance/n167
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_6__fifo_instance/n163
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_6__fifo_instance/n162
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_6__fifo_instance/n161
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_6__fifo_instance/n160
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_6__fifo_instance/FE_RN_1083_0
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_5__fifo_instance/n70
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_5__fifo_instance/n68
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_5__fifo_instance/n64
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_5__fifo_instance/n60
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_5__fifo_instance/n205
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_5__fifo_instance/n204
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_5__fifo_instance/n198
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_5__fifo_instance/n197
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_5__fifo_instance/n196
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_5__fifo_instance/n195
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_5__fifo_instance/n194
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_5__fifo_instance/n182
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_5__fifo_instance/n181
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_5__fifo_instance/n180
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_5__fifo_instance/n179
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_5__fifo_instance/n178
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_5__fifo_instance/n177
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_5__fifo_instance/n171
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_5__fifo_instance/n170
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_5__fifo_instance/n169
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_5__fifo_instance/n168
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_5__fifo_instance/n167
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_5__fifo_instance/n166
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_5__fifo_instance/n160
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_5__fifo_instance/n159
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_5__fifo_instance/n158
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_5__fifo_instance/n157
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_4__fifo_instance/n197
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_4__fifo_instance/n181
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_4__fifo_instance/n170
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_4__fifo_instance/n159
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_3__fifo_instance/n70
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_3__fifo_instance/n212
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_3__fifo_instance/n211
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_3__fifo_instance/n210
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_3__fifo_instance/n209
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_3__fifo_instance/n193
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_3__fifo_instance/n192
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_3__fifo_instance/n191
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_3__fifo_instance/n190
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_3__fifo_instance/n189
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_3__fifo_instance/n188
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_3__fifo_instance/n182
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_3__fifo_instance/n181
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_3__fifo_instance/n180
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_3__fifo_instance/n179
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_3__fifo_instance/n178
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_3__fifo_instance/n171
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_3__fifo_instance/n170
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_3__fifo_instance/n169
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_3__fifo_instance/n168
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_3__fifo_instance/n147
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_3__fifo_instance/n137
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_3__fifo_instance/n102
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_3__fifo_instance/FE_RN_77_0
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_3__fifo_instance/FE_RN_5033_0
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_3__fifo_instance/FE_RN_4718_0
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_3__fifo_instance/FE_RN_4616_0
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_2__fifo_instance/n80
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_2__fifo_instance/n68
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_2__fifo_instance/n215
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_2__fifo_instance/n214
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_2__fifo_instance/n208
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_2__fifo_instance/n207
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_2__fifo_instance/n206
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_2__fifo_instance/n205
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_2__fifo_instance/n204
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_2__fifo_instance/n203
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_2__fifo_instance/n190
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_2__fifo_instance/n189
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_2__fifo_instance/n188
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_2__fifo_instance/n187
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_2__fifo_instance/n186
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_2__fifo_instance/n185
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_2__fifo_instance/n179
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_2__fifo_instance/n178
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_2__fifo_instance/n177
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_2__fifo_instance/n175
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_2__fifo_instance/n174
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_2__fifo_instance/n167
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_2__fifo_instance/n166
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_2__fifo_instance/n106
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_2__fifo_instance/n102
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_1__fifo_instance/n93
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_1__fifo_instance/n92
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_1__fifo_instance/n73
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_1__fifo_instance/n72
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_1__fifo_instance/n133
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_1__fifo_instance/n132
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_1__fifo_instance/n113
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_1__fifo_instance/n112
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_1__fifo_instance/FE_RN_700_0
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_0__fifo_instance/n94
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_0__fifo_instance/n80
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_0__fifo_instance/n78
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_0__fifo_instance/n75
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_0__fifo_instance/n74
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_0__fifo_instance/n68
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_0__fifo_instance/n58
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_0__fifo_instance/n55
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_0__fifo_instance/n134
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_0__fifo_instance/n115
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_0__fifo_instance/n114
[03/09 15:28:47   4326] 	ofifo_inst/col_idx_0__fifo_instance/n102
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[96]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[88]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[87]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[80]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[72]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[64]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[511]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[504]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[503]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[496]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[495]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[488]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[487]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[480]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[474]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[473]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[471]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[464]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[455]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[448]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[447]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[440]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[439]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[432]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[431]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[425]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[416]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[409]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[408]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[407]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[401]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[400]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[399]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[393]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[392]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[385]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[384]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[368]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[352]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[344]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[319]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[313]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[312]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[311]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[305]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[304]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[303]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[297]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[296]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[289]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[288]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[281]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[280]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[279]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[273]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[272]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[271]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[265]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[256]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[247]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[240]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[225]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[224]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[216]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[215]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[208]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[207]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[202]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[200]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[193]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[192]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[191]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[184]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[183]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[176]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[175]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[168]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[160]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[152]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[151]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[144]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[143]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[136]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[135]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[128]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[120]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[112]
[03/09 15:28:47   4326] 	mac_array_instance/q_temp[104]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/n[9]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/n[8]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/n[64]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/n[57]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/n[56]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/n[49]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/n[48]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/n[41]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/n[40]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/n[32]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/n[27]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/n[25]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/n[24]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/n[1]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/n[17]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/n[16]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n985
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n983
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n982
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n981
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n979
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n978
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n975
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n974
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n969
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n961
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n957
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n956
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n955
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n954
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n953
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n952
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n951
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n950
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n949
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n947
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n910
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n897
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n851
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n816
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n61
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n60
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n47
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n44
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n43
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n218
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n164
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1577
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1576
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1575
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1550
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1547
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1543
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1534
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1533
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1532
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1531
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1530
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n153
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1529
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1528
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1527
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1512
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1494
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1491
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1489
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1488
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1487
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1486
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1485
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1483
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1482
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n148
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n147
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n146
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1459
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1458
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1455
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1454
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1453
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1452
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1451
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1450
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1449
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1447
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1300
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1299
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1298
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1297
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1296
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1295
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1294
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1293
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1151
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1146
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1135
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1127
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1101
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_633_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_632_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_631_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_4714_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_4713_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_3986_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_3985_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_3644_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_3643_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_3554_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_3553_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_3166_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_2725_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_2502_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_2376_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1438_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1437_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1329_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OFN1468_key_q_24_
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3984_key_q_40_
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3797_n953
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3552_n950
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3473_n954
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3377_n982
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[8]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[63]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[62]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[56]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[55]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[54]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[53]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[48]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[47]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[46]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[40]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[32]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[24]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[23]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[22]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[21]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[16]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[14]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[0]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/FE_OFN1117_key_q_48_
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_8__mac_col_inst/FE_OFN1073_n_24_
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n981
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n976
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n928
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n927
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n890
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n889
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n797
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n77
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n76
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n69
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n53
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n244
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n237
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n197
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1591
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1590
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1589
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1574
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1573
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1572
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1571
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1569
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1565
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1564
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1563
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1561
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1543
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1542
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1540
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1539
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1538
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1537
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n151
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1506
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1505
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1504
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1502
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1476
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1475
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1474
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1473
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1471
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1469
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1449
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1448
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1447
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1441
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1435
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1422
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1421
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1420
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1419
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1418
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1417
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1416
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1415
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1414
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1095
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1093
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1088
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1087
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1086
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1085
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1084
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1083
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1082
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1081
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1080
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1079
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1078
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1076
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1075
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1073
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1065
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1047
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1045
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1041
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1039
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1035
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1029
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1027
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n102
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1019
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1018
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1011
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1010
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1008
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1006
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1005
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1004
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1001
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_5902_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_5594_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_5553_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_5027_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_5026_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_4785_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_3
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_2340_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_2339_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_23
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_2139_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_2125_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_2124_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_2077_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_1954_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_19
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_1687_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_1346_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_1187_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_1081_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_1078_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_1077_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_1076_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_1075_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_1066_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_1064_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_1061_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OFN1207_q_temp_448_
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OFN1186_key_q_48_
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OFN1053_key_q_56_
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OFN1052_key_q_56_
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OCPN4661_n1006
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OCPN3643_n976
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OCPN3364_key_q_23_
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OCPN2435_n69
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OCPN2246_key_q_53_
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OCPN2087_n1419
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OCPN1726_key_q_23_
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OCPN1686_n1421
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OCPN1651_n1004
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[8]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[63]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[62]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[61]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[57]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[56]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[55]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[54]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[53]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[48]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[47]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[46]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[45]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[40]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[32]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[24]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[23]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[22]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[21]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[16]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[0]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/FE_RN_48
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/FE_RN_46
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/FE_RN_44
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/FE_RN_40
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/FE_RN_4
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/FE_RN_28
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/FE_RN_23
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/FE_RN_21
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/FE_RN_13
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/FE_OFN972_q_temp_472_
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_7__mac_col_inst/FE_OFN1184_key_q_48_
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n947
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n945
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n944
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n638
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n312
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n298
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n267
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n252
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n221
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n218
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n20
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1628
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1627
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1626
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1615
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1614
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1613
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1611
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1607
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1603
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1578
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1577
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1576
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1575
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1573
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1551
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1550
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1549
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1520
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1519
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1518
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1517
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1516
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1515
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1493
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1492
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1491
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1489
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1488
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1487
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1486
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1467
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1466
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1465
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1464
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1463
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1462
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1461
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1460
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1146
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1145
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1144
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1143
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1142
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1141
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1140
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1139
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1138
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1137
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1136
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1135
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1134
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1133
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1132
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1105
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1104
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1103
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1101
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1100
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1099
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1098
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1090
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1089
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1087
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1086
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1085
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1063
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1062
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1060
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1059
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1058
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1057
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1056
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1055
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1054
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1053
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1039
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1038
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1036
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1035
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1031
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1030
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_5906_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_5774_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_4863_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_4733_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_37
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_3
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_2717_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_251_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_2457_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_19
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_17_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_15_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_1330_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_1241_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_1211_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_12
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_1188_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_1178_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_1177_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_1132_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OFN999_key_q_16_
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OFN1000_key_q_16_
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN4618_n1465
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN4606_n1464
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN3962_key_q_8_
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN3961_key_q_8_
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN3957_n1031
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN3451_key_q_46_
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN3371_key_q_47_
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN3019_n1063
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN2841_q_temp_407_
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN2714_n638
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN2710_q_temp_447_
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN2379_n1461
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN2331_key_q_23_
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN2023_key_q_14_
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN1974_n1035
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN1939_n638
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN1927_n1053
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN1920_n1465
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN1740_q_temp_439_
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN1586_n1464
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN1573_key_q_25_
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN1543_q_temp_431_
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[9]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[8]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[63]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[62]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[57]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[56]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[55]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[54]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[53]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[48]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[47]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[46]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[40]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[38]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[32]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[25]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[24]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[23]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[22]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[21]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[17]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[16]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[15]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[14]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[0]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/FE_RN_49
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/FE_RN_4
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/FE_RN_36
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/FE_RN_34
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/FE_RN_23
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/FE_OFN1286_key_q_32_
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_6__mac_col_inst/FE_OCPN2734_q_temp_399_
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n941
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n905
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n881
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n821
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n783
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n782
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n781
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n780
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n779
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n776
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1654
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1653
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1652
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_3991_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_3990_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_3989_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_3988_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPN3947_key_q_40_
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_5__mac_col_inst/key_q[40]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_5__mac_col_inst/key_q[32]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_5__mac_col_inst/key_q[24]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_5__mac_col_inst/key_q[16]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_5__mac_col_inst/key_q[0]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_5__mac_col_inst/FE_RN_24
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_5__mac_col_inst/FE_RN_23
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_5__mac_col_inst/FE_RN_18
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n997
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n996
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n995
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n994
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n993
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n992
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n991
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n990
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n989
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n988
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n987
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n950
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n949
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n908
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n907
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n906
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n901
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n900
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n90
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n899
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n895
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n82
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n738
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n40
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n305
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n258
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n251
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n215
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n213
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n173
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1586
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1585
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1584
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1579
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n157
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1568
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1567
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1566
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1565
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1564
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1563
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1562
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1561
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1559
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1557
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1555
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1551
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1550
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1549
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1548
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1546
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1545
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1543
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1518
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1517
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1516
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1482
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1481
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1480
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1479
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1478
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1477
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1449
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1448
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1447
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1446
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1445
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1444
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1442
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1423
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1422
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1421
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1420
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1419
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1418
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1417
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1116
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1115
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1109
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1108
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1106
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1104
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1103
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1102
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1101
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1100
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1099
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1098
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1097
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1096
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1095
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1094
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1093
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1092
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1091
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1090
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1089
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1086
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1081
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1080
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1073
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1070
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n107
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1064
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1063
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1062
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1061
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1060
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n106
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1059
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1058
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1057
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1056
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1055
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1051
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1050
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n105
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1049
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1048
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1047
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1046
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1045
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1044
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1043
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n104
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1032
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1031
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1024
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1022
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1021
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1020
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n102
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1019
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1018
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1017
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1016
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1015
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1014
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1012
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1010
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_961_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_8
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_63_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_6
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_5561_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_5489_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_5358_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_5354_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_5266_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_4554_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_4543_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_3741_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_3558_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_3557_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_3539_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_3538_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_3299_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_3298_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_2488_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_2487_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_2469_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_1595_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_1494_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_1428_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_1313_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_1312_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_1311_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_13
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_1299_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_1298_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_1122_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_1121_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_1046_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_1041_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_1040_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_1039_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_1038_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_1037_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OFN910_q_temp_264_
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPN4230_key_q_41_
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPN4157_key_q_49_
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPN4098_key_q_49_
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPN4076_key_q_1_
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPN3992_key_q_17_
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPN3987_key_q_57_
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPN3536_q_temp_319_
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPN3507_n1061
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPN3318_q_temp_279_
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPN2931_n1448
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPN2877_n157
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPN2610_n1422
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPN2294_key_q_9_
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPN2024_key_q_33_
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPN2001_n1579
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPN1919_n1021
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPN1728_key_q_33_
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPN1645_key_q_25_
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPN1552_key_q_1_
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[9]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[8]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[63]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[62]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[61]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[57]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[56]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[55]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[54]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[53]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[49]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[48]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[47]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[46]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[45]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[41]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[40]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[39]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[33]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[32]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[25]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[24]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[23]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[22]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[21]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[1]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[17]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[16]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[15]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[14]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[13]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[0]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/FE_RN_60
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/FE_RN_6
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/FE_RN_56
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/FE_RN_48
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/FE_RN_35
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/FE_RN_20
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/FE_RN_2
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/FE_RN_18
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/FE_RN_16
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/FE_OFN1472_key_q_0_
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/FE_OFN1243_key_q_16_
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_4__mac_col_inst/FE_OCPN2299_key_q_1_
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n999
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n948
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n93
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n828
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n826
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n251
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n224
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n206
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n205
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n204
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n203
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1630
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1629
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1628
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1610
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1609
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1608
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1607
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1606
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1605
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1604
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1602
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1590
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1589
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1588
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1586
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1557
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1556
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1555
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1518
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1517
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1516
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1514
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1513
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1485
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1483
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1482
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1461
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1459
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1456
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1453
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n128
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n127
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n126
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n125
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n124
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n123
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1128
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1127
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1125
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1124
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1123
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1122
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1121
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1120
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1119
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1118
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1117
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1116
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1115
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1114
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1113
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1112
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1111
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1110
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1107
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1104
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1082
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1081
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1080
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1078
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1077
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1076
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1075
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1074
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1070
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1069
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1068
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1067
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1065
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1062
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1039
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1038
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1037
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1028
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1026
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1025
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1024
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1023
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1018
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1017
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1016
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1015
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1012
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1010
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1008
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1007
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1002
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1001
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1000
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_9
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_755_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_7
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_410_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_409_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_373_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_372_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_371_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_2694_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_2693_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_1
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OFN1072_q_temp_248_
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPN4252_key_q_41_
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPN3960_key_q_40_
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPN3959_key_q_40_
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPN3301_n205
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[8]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[63]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[56]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[55]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[54]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[53]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[49]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[48]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[47]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[41]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[40]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[32]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[24]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[23]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[22]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[21]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[17]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[16]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[15]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[14]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[0]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/FE_RN_6
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/FE_RN_49
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/FE_RN_42
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/FE_RN_37
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/FE_OFN449_key_q_56_
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/FE_OFN414_key_q_32_
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/FE_OFN1170_key_q_8_
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/FE_OFN1111_q_temp_192_
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_3__mac_col_inst/FE_OFN1070_q_temp_248_
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n82
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n79
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n78
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n60
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n351
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n244
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n220
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n208
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n203
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n198
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n197
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n194
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1630
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1629
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1628
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1610
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1609
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1608
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1606
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1602
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1567
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1549
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1548
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1547
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1546
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1469
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1468
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1467
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1466
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1465
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1464
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1463
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1462
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1461
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1460
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1459
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1458
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1457
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1456
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1455
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1454
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n144
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n143
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1425
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1424
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1422
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1420
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n142
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1415
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1413
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1410
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1407
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1373
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1367
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1362
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1361
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1352
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1344
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1324
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n126
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n125
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n123
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1089
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1088
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1087
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1085
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1068
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1067
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1066
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1065
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1064
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1061
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1041
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1040
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1039
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1038
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1037
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1036
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1029
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1016
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1015
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1014
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1013
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1012
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1011
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1010
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1009
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_625_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_567_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_566_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_5085_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_2959_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_2898_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_2897_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_2517_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_2516_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_2150_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_2067_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_1843_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_1262_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_1127_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_1016_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_1
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN3980_key_q_24_
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN3905_n1040
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN3637_key_q_55_
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN3628_n1041
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN3322_key_q_62_
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN2956_n351
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN2427_n1040
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN2400_n351
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN1795_n1010
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN1741_n1016
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[8]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[63]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[62]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[61]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[55]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[54]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[53]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[48]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[47]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[46]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[41]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[40]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[38]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[32]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[24]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[23]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[22]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[21]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[16]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[15]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[14]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[0]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/FE_RN_64
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/FE_RN_53
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/FE_RN_45
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/FE_RN_43
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/FE_RN_21
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/FE_OFN450_key_q_48_
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_2__mac_col_inst/FE_OCPN3898_q_temp_128_
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n997
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n995
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n991
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n989
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n985
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n983
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n981
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n976
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n971
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n969
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n951
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n942
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n932
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n922
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n613
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n590
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n225
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n220
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1628
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1627
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1626
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1624
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1620
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1606
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1605
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1603
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1602
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1601
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1600
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1599
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1598
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1597
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1596
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1595
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1593
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1591
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1588
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1587
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1584
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1546
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1545
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1515
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1487
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1486
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1459
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1458
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1123
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1121
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1120
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1119
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1118
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1117
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1116
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1115
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1114
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1113
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1112
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1111
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1110
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1109
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1108
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1107
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1106
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1105
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1104
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1103
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1101
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1100
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1098
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1097
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1095
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1094
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1093
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1092
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1091
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1088
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1085
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1070
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1069
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1067
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1066
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1065
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1064
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1061
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1060
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1059
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1057
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1056
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1053
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1052
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1051
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1043
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1039
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1028
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1027
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1024
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1018
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1013
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1007
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1003
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1002
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1001
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1000
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_99_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_996_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_995_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_994_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_98_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_97_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_607_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_5954_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_4
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1980_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1979_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1467_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1403_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1114_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1058_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1054_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1052_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN4664_FE_RN_994_0
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN3971_key_q_8_
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN3970_key_q_8_
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN3645_q_temp_96_
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN3095_n1002
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN2789_n971
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN1625_n1624
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN1498_n983
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[9]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[8]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[56]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[54]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[53]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[48]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[40]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[32]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[24]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[23]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[22]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[16]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[0]
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/FE_RN_58
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/FE_RN_31
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/FE_RN_2
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/FE_OFN1196_key_q_24_
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/FE_OFN1194_key_q_16_
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/FE_OFN1178_key_q_48_
[03/09 15:28:47   4326] 	mac_array_instance/col_idx_1__mac_col_inst/FE_OCPN2168_key_q_9_
[03/09 15:28:47   4326] 	array_out[80]
[03/09 15:28:47   4326] 	array_out[7]
[03/09 15:28:47   4326] 	array_out[78]
[03/09 15:28:47   4326] 	array_out[77]
[03/09 15:28:47   4326] 	array_out[66]
[03/09 15:28:47   4326] 	array_out[62]
[03/09 15:28:47   4326] 	array_out[61]
[03/09 15:28:47   4326] 	array_out[60]
[03/09 15:28:47   4326] 	array_out[58]
[03/09 15:28:47   4326] 	array_out[57]
[03/09 15:28:47   4326] 	array_out[4]
[03/09 15:28:47   4326] 	array_out[43]
[03/09 15:28:47   4326] 	array_out[42]
[03/09 15:28:47   4326] 	array_out[41]
[03/09 15:28:47   4326] 	array_out[40]
[03/09 15:28:47   4326] 	array_out[3]
[03/09 15:28:47   4326] 	array_out[38]
[03/09 15:28:47   4326] 	array_out[37]
[03/09 15:28:47   4326] 	array_out[23]
[03/09 15:28:47   4326] 	array_out[21]
[03/09 15:28:47   4326] 	array_out[20]
[03/09 15:28:47   4326] 	array_out[1]
[03/09 15:28:47   4326] 	array_out[17]
[03/09 15:28:47   4326] 	array_out[158]
[03/09 15:28:47   4326] 	array_out[157]
[03/09 15:28:47   4326] 	array_out[156]
[03/09 15:28:47   4326] 	array_out[143]
[03/09 15:28:47   4326] 	array_out[141]
[03/09 15:28:47   4326] 	array_out[140]
[03/09 15:28:47   4326] 	array_out[138]
[03/09 15:28:47   4326] 	array_out[137]
[03/09 15:28:47   4326] 	array_out[124]
[03/09 15:28:47   4326] 	array_out[122]
[03/09 15:28:47   4326] 	array_out[121]
[03/09 15:28:47   4326] 	array_out[120]
[03/09 15:28:47   4326] 	array_out[118]
[03/09 15:28:47   4326] 	array_out[117]
[03/09 15:28:47   4326] 	array_out[104]
[03/09 15:28:47   4326] 	array_out[103]
[03/09 15:28:47   4326] 	array_out[102]
[03/09 15:28:47   4326] 	array_out[101]
[03/09 15:28:47   4326] 	array_out[100]
[03/09 15:28:47   4326] 	array_out[0]
[03/09 15:28:47   4326] 	FE_OFN1361_array_out_7_
[03/09 15:28:47   4326] 	FE_OCPN4668_array_out_122_
[03/09 15:28:47   4326] 	FE_OCPN4592_array_out_42_
[03/09 15:28:47   4326] 	FE_OCPN4583_array_out_103_
[03/09 15:28:47   4326] 	FE_OCPN4581_array_out_62_
[03/09 15:28:47   4326] 	FE_OCPN4580_array_out_143_
[03/09 15:28:47   4326] 	FE_OCPN4574_array_out_3_
[03/09 15:28:47   4326] 	FE_OCPN4573_array_out_102_
[03/09 15:28:47   4326] 	FE_OCPN4568_array_out_104_
[03/09 15:28:47   4326] 	FE_OCPN4566_array_out_124_
[03/09 15:28:47   4326] 	FE_OCPN4564_array_out_43_
[03/09 15:28:47   4326] 
[03/09 15:28:47   4326] 
[03/09 15:28:47   4326] *info: net names were printed out to logv file
[03/09 15:28:47   4326] 
[03/09 15:28:47   4326] *** Finish Post Route Hold Fixing (cpu=0:00:20.5 real=0:00:22.0 totSessionCpu=1:12:06 mem=1718.8M density=98.159%) ***
[03/09 15:28:47   4326] Summary for sequential cells idenfication: 
[03/09 15:28:47   4326] Identified SBFF number: 199
[03/09 15:28:47   4326] Identified MBFF number: 0
[03/09 15:28:47   4326] Not identified SBFF number: 0
[03/09 15:28:47   4326] Not identified MBFF number: 0
[03/09 15:28:47   4326] Number of sequential cells which are not FFs: 104
[03/09 15:28:47   4326] 
[03/09 15:28:48   4327] Default Rule : ""
[03/09 15:28:48   4327] Non Default Rules :
[03/09 15:28:48   4327] Worst Slack : -0.263 ns
[03/09 15:28:48   4327] Total 0 nets layer assigned (1.6).
[03/09 15:28:49   4329] GigaOpt: setting up router preferences
[03/09 15:28:49   4329]         design wns: -0.2634
[03/09 15:28:49   4329]         slack threshold: 1.1566
[03/09 15:28:50   4329] GigaOpt: 7 nets assigned router directives
[03/09 15:28:50   4329] 
[03/09 15:28:50   4329] Start Assign Priority Nets ...
[03/09 15:28:50   4329] TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
[03/09 15:28:50   4329] Existing Priority Nets 0 (0.0%)
[03/09 15:28:50   4329] Total Assign Priority Nets 986 (3.0%)
[03/09 15:28:50   4329] Default Rule : ""
[03/09 15:28:50   4329] Non Default Rules :
[03/09 15:28:50   4329] Worst Slack : -0.539 ns
[03/09 15:28:50   4329] Total 0 nets layer assigned (0.4).
[03/09 15:28:50   4329] GigaOpt: setting up router preferences
[03/09 15:28:50   4329]         design wns: -0.5392
[03/09 15:28:50   4329]         slack threshold: 0.8808
[03/09 15:28:50   4329] GigaOpt: 0 nets assigned router directives
[03/09 15:28:50   4329] 
[03/09 15:28:50   4329] Start Assign Priority Nets ...
[03/09 15:28:50   4329] TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
[03/09 15:28:50   4330] Existing Priority Nets 0 (0.0%)
[03/09 15:28:50   4330] Total Assign Priority Nets 986 (3.0%)
[03/09 15:28:50   4330] ** Profile ** Start :  cpu=0:00:00.0, mem=1656.6M
[03/09 15:28:51   4330] ** Profile ** Other data :  cpu=0:00:00.1, mem=1656.6M
[03/09 15:28:51   4330] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1656.6M
[03/09 15:28:51   4331] ** Profile ** DRVs :  cpu=0:00:00.7, mem=1656.6M
[03/09 15:28:51   4331] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.539  | -0.263  | -0.539  |
|           TNS (ns):|-269.829 |-225.923 | -43.906 |
|    Violating Paths:|  1896   |  1736   |   160   |
|          All Paths:|  6712   |  5278   |  5570   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 75.043%
       (98.159% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1656.6M
[03/09 15:28:52   4331] **optDesign ... cpu = 0:03:17, real = 0:03:16, mem = 1522.3M, totSessionCpu=1:12:11 **
[03/09 15:28:52   4331] -routeWithEco false                      # bool, default=false
[03/09 15:28:52   4331] -routeWithEco true                       # bool, default=false, user setting
[03/09 15:28:52   4331] -routeSelectedNetOnly false              # bool, default=false, user setting
[03/09 15:28:52   4331] -routeWithTimingDriven true              # bool, default=false, user setting
[03/09 15:28:52   4331] -routeWithTimingDriven false             # bool, default=false, user setting
[03/09 15:28:52   4331] -routeWithSiDriven true                  # bool, default=false, user setting
[03/09 15:28:52   4331] -routeWithSiDriven false                 # bool, default=false, user setting
[03/09 15:28:52   4331] 
[03/09 15:28:52   4331] globalDetailRoute
[03/09 15:28:52   4331] 
[03/09 15:28:52   4331] #setNanoRouteMode -drouteAutoStop true
[03/09 15:28:52   4331] #setNanoRouteMode -drouteFixAntenna true
[03/09 15:28:52   4331] #setNanoRouteMode -routeSelectedNetOnly false
[03/09 15:28:52   4331] #setNanoRouteMode -routeWithEco true
[03/09 15:28:52   4331] #setNanoRouteMode -routeWithSiDriven false
[03/09 15:28:52   4331] #setNanoRouteMode -routeWithTimingDriven false
[03/09 15:28:52   4331] #Start globalDetailRoute on Sun Mar  9 15:28:52 2025
[03/09 15:28:52   4331] #
[03/09 15:28:52   4331] Closing parasitic data file '/tmp/innovus_temp_32734_ieng6-ece-16.ucsd.edu_nbalasubramanian_KR10vg/core_32734_uvzcQK.rcdb.d'. 37877 times net's RC data read were performed.
[03/09 15:28:52   4331] ### Net info: total nets: 33100
[03/09 15:28:52   4331] ### Net info: dirty nets: 67
[03/09 15:28:52   4331] ### Net info: marked as disconnected nets: 0
[03/09 15:28:52   4331] #WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPC4799_n1433 connects to NET mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN4799_n1433 at location ( 105.900 367.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/09 15:28:52   4331] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN4799_n1433 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/09 15:28:52   4331] #WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST mac_array_instance/col_idx_1__mac_col_inst/FE_RC_11080_0 connects to NET mac_array_instance/col_idx_1__mac_col_inst/FE_RN_5930_0 at location ( 127.500 221.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/09 15:28:52   4331] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_1__mac_col_inst/FE_RN_5930_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/09 15:28:52   4331] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST mac_array_instance/CTS_ccl_BUF_clk_G0_L2_22 connects to NET mac_array_instance/CTS_62 at location ( 260.900 293.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/09 15:28:52   4331] #WARNING (NRIG-44) Imported NET mac_array_instance/CTS_62 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/09 15:28:52   4331] #WARNING (NRDB-682) Connectivity is broken at PIN Z of INST mac_array_instance/col_idx_1__mac_col_inst/FE_USKC4746_CTS_12 connects to NET mac_array_instance/col_idx_1__mac_col_inst/CTS_12 at location ( 96.500 315.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/09 15:28:52   4331] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_1__mac_col_inst/CTS_12 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/09 15:28:52   4331] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST mac_array_instance/CTS_ccl_BUF_clk_G0_L2_4 connects to NET CTS_182 at location ( 372.500 163.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/09 15:28:52   4331] #WARNING (NRIG-44) Imported NET CTS_182 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/09 15:28:52   4331] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST CTS_ccl_BUF_clk_G0_L4_54 connects to NET CTS_180 at location ( 246.500 221.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/09 15:28:52   4331] #WARNING (NRIG-44) Imported NET CTS_180 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/09 15:28:52   4331] #WARNING (NRDB-682) Connectivity is broken at PIN Z of INST FE_USKC4789_CTS_175 connects to NET CTS_175 at location ( 216.100 200.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/09 15:28:52   4331] #WARNING (NRIG-44) Imported NET CTS_175 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/09 15:28:52   4331] #WARNING (NRDB-682) Connectivity is broken at PIN Z of INST CTS_ccl_BUF_clk_G0_L4_54 connects to NET CTS_174 at location ( 249.100 221.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/09 15:28:52   4331] #WARNING (NRIG-44) Imported NET CTS_174 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/09 15:28:52   4331] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_4__mac_col_inst/inst_q_reg_1_ connects to NET CTS_171 at location ( 230.300 234.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/09 15:28:52   4331] #WARNING (NRIG-44) Imported NET CTS_171 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/09 15:28:52   4331] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST psum_mem_instance/CTS_ccl_BUF_clk_G0_L4_35 connects to NET CTS_170 at location ( 120.700 48.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/09 15:28:52   4331] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST CTS_ccl_BUF_clk_G0_L4_33 connects to NET CTS_170 at location ( 134.900 116.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/09 15:28:52   4331] #WARNING (NRIG-44) Imported NET CTS_170 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/09 15:28:52   4331] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST CTS_ccl_BUF_clk_G0_L4_24 connects to NET CTS_158 at location ( 214.900 127.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/09 15:28:52   4331] #WARNING (NRIG-44) Imported NET CTS_158 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/09 15:28:52   4331] #WARNING (NRDB-682) Connectivity is broken at PIN Z of INST CTS_ccl_BUF_clk_G0_L4_24 connects to NET CTS_154 at location ( 217.300 127.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/09 15:28:52   4331] #WARNING (NRIG-44) Imported NET CTS_154 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/09 15:28:52   4331] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST psum_mem_instance/Q_reg_123_ connects to NET psum_mem_instance/CTS_40 at location ( 225.300 81.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/09 15:28:52   4331] #WARNING (NRIG-44) Imported NET psum_mem_instance/CTS_40 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/09 15:28:52   4331] #WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U190 connects to NET mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN4680_n1640 at location ( 313.100 245.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/09 15:28:52   4331] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN4680_n1640 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/09 15:28:52   4331] #WARNING (NRDB-682) Connectivity is broken at PIN A2 of INST mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_1321_0 connects to NET mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN4664_FE_RN_994_0 at location ( 12.500 340.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/09 15:28:52   4331] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN4664_FE_RN_994_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/09 15:28:52   4331] #WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_10798_0 connects to NET mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_5858_0 at location ( 300.700 410.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/09 15:28:52   4331] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_5858_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/09 15:28:52   4331] #WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_10732_0 connects to NET mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_5812_0 at location ( 269.300 335.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/09 15:28:52   4331] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_5812_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/09 15:28:52   4331] #WARNING (NRDB-682) Connectivity is broken at PIN A2 of INST mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_10695_0 connects to NET mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_5797_0 at location ( 145.500 371.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/09 15:28:52   4331] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_5797_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/09 15:28:52   4331] #WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_10695_0 connects to NET mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_5793_0 at location ( 145.900 370.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/09 15:28:52   4331] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_5793_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/09 15:28:52   4331] #WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
[03/09 15:28:52   4331] #To increase the message display limit, refer to the product command reference manual.
[03/09 15:28:52   4331] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_5769_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/09 15:28:52   4331] #WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
[03/09 15:28:52   4331] #To increase the message display limit, refer to the product command reference manual.
[03/09 15:28:53   4332] ### Net info: fully routed nets: 30386
[03/09 15:28:53   4332] ### Net info: trivial (single pin) nets: 0
[03/09 15:28:53   4332] ### Net info: unrouted nets: 278
[03/09 15:28:53   4332] ### Net info: re-extraction nets: 2436
[03/09 15:28:53   4332] ### Net info: ignored nets: 0
[03/09 15:28:53   4332] ### Net info: skip routing nets: 0
[03/09 15:28:53   4333] #NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
[03/09 15:28:54   4333] #Start routing data preparation.
[03/09 15:28:54   4333] #Minimum voltage of a net in the design = 0.000.
[03/09 15:28:54   4333] #Maximum voltage of a net in the design = 1.100.
[03/09 15:28:54   4333] #Voltage range [0.000 - 0.000] has 1 net.
[03/09 15:28:54   4333] #Voltage range [0.900 - 1.100] has 1 net.
[03/09 15:28:54   4333] #Voltage range [0.000 - 1.100] has 33098 nets.
[03/09 15:28:54   4333] # M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
[03/09 15:28:54   4333] # M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/09 15:28:54   4333] # M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/09 15:28:54   4333] # M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/09 15:28:54   4333] # M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/09 15:28:54   4333] # M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/09 15:28:54   4333] # M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/09 15:28:54   4333] # M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/09 15:28:55   4335] #986/32842 = 3% of signal nets have been set as priority nets
[03/09 15:28:56   4335] #Regenerating Ggrids automatically.
[03/09 15:28:56   4335] #Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
[03/09 15:28:56   4335] #Using automatically generated G-grids.
[03/09 15:28:56   4335] #Done routing data preparation.
[03/09 15:28:56   4335] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1269.89 (MB), peak = 1445.86 (MB)
[03/09 15:28:56   4335] #Merging special wires...
[03/09 15:28:56   4335] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 216.800 127.900 ) on M1 for NET CTS_154. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/09 15:28:56   4335] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 215.050 127.595 ) on M1 for NET CTS_158. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/09 15:28:56   4335] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 120.850 48.395 ) on M1 for NET CTS_170. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/09 15:28:56   4335] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 135.050 116.795 ) on M1 for NET CTS_170. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/09 15:28:56   4335] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 229.905 234.090 ) on M1 for NET CTS_171. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/09 15:28:56   4335] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 290.800 217.815 ) on M1 for NET CTS_173. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/09 15:28:56   4335] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 312.520 212.500 ) on M1 for NET CTS_173. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/09 15:28:56   4335] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 303.520 212.500 ) on M1 for NET CTS_173. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/09 15:28:56   4335] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 309.120 216.100 ) on M1 for NET CTS_173. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/09 15:28:56   4335] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 248.375 221.500 ) on M1 for NET CTS_174. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/09 15:28:56   4335] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 215.575 199.900 ) on M1 for NET CTS_175. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/09 15:28:56   4335] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 246.895 221.500 ) on M1 for NET CTS_180. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/09 15:28:56   4335] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 372.650 163.595 ) on M1 for NET CTS_182. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/09 15:28:56   4335] #WARNING (NRDB-1005) Cannot establish connection to PIN I1 at ( 290.105 293.500 ) on M1 for NET FE_OCPN4576_array_out_84_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/09 15:28:56   4335] #WARNING (NRDB-1005) Cannot establish connection to PIN I1 at ( 63.905 99.100 ) on M1 for NET FE_OFN1361_array_out_7_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/09 15:28:56   4335] #WARNING (NRDB-1005) Cannot establish connection to PIN I1 at ( 66.505 106.300 ) on M1 for NET FE_OFN1361_array_out_7_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/09 15:28:56   4335] #WARNING (NRDB-1005) Cannot establish connection to PIN I1 at ( 62.505 109.900 ) on M1 for NET FE_OFN1361_array_out_7_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/09 15:28:56   4335] #WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 116.510 181.895 ) on M1 for NET FE_OFN420_reset. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/09 15:28:56   4335] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 173.695 138.700 ) on M1 for NET FE_PSN4814_sum_out_72_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/09 15:28:56   4335] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 150.200 126.185 ) on M1 for NET FE_PSN4816_sum_out_69_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/09 15:28:56   4335] #WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
[03/09 15:28:56   4335] #To increase the message display limit, refer to the product command reference manual.
[03/09 15:28:56   4335] #
[03/09 15:28:56   4335] #Connectivity extraction summary:
[03/09 15:28:56   4335] #2436 routed nets are extracted.
[03/09 15:28:56   4335] #    1134 (3.43%) extracted nets are partially routed.
[03/09 15:28:56   4335] #30386 routed nets are imported.
[03/09 15:28:56   4335] #20 (0.06%) nets are without wires.
[03/09 15:28:56   4335] #258 nets are fixed|skipped|trivial (not extracted).
[03/09 15:28:56   4335] #Total number of nets = 33100.
[03/09 15:28:56   4335] #
[03/09 15:28:56   4335] #Found 0 nets for post-route si or timing fixing.
[03/09 15:28:56   4335] #Number of eco nets is 1134
[03/09 15:28:56   4335] #
[03/09 15:28:56   4335] #Start data preparation...
[03/09 15:28:56   4335] #
[03/09 15:28:56   4335] #Data preparation is done on Sun Mar  9 15:28:56 2025
[03/09 15:28:56   4335] #
[03/09 15:28:56   4335] #Analyzing routing resource...
[03/09 15:28:58   4337] #Routing resource analysis is done on Sun Mar  9 15:28:58 2025
[03/09 15:28:58   4337] #
[03/09 15:28:58   4337] #  Resource Analysis:
[03/09 15:28:58   4337] #
[03/09 15:28:58   4337] #               Routing  #Avail      #Track     #Total     %Gcell
[03/09 15:28:58   4337] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/09 15:28:58   4337] #  --------------------------------------------------------------
[03/09 15:28:58   4337] #  Metal 1        H        2107          80       21316    91.93%
[03/09 15:28:58   4337] #  Metal 2        V        2110          84       21316     0.84%
[03/09 15:28:58   4337] #  Metal 3        H        2187           0       21316     0.50%
[03/09 15:28:58   4337] #  Metal 4        V        1410         784       21316     5.42%
[03/09 15:28:58   4337] #  Metal 5        H        2187           0       21316     0.00%
[03/09 15:28:58   4337] #  Metal 6        V        2194           0       21316     0.00%
[03/09 15:28:58   4337] #  Metal 7        H         547           0       21316     0.00%
[03/09 15:28:58   4337] #  Metal 8        V         548           0       21316     0.00%
[03/09 15:28:58   4337] #  --------------------------------------------------------------
[03/09 15:28:58   4337] #  Total                  13291       5.40%  170528    12.34%
[03/09 15:28:58   4337] #
[03/09 15:28:58   4337] #  226 nets (0.68%) with 1 preferred extra spacing.
[03/09 15:28:58   4337] #
[03/09 15:28:58   4337] #
[03/09 15:28:58   4337] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1271.31 (MB), peak = 1445.86 (MB)
[03/09 15:28:58   4337] #
[03/09 15:28:58   4337] #start global routing iteration 1...
[03/09 15:28:59   4338] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1295.48 (MB), peak = 1445.86 (MB)
[03/09 15:28:59   4338] #
[03/09 15:28:59   4338] #start global routing iteration 2...
[03/09 15:28:59   4338] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1295.53 (MB), peak = 1445.86 (MB)
[03/09 15:28:59   4338] #
[03/09 15:28:59   4338] #
[03/09 15:28:59   4338] #Total number of trivial nets (e.g. < 2 pins) = 258 (skipped).
[03/09 15:28:59   4338] #Total number of routable nets = 32842.
[03/09 15:28:59   4338] #Total number of nets in the design = 33100.
[03/09 15:28:59   4338] #
[03/09 15:28:59   4338] #1154 routable nets have only global wires.
[03/09 15:28:59   4338] #31688 routable nets have only detail routed wires.
[03/09 15:28:59   4338] #109 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/09 15:28:59   4338] #475 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/09 15:28:59   4338] #
[03/09 15:28:59   4338] #Routed nets constraints summary:
[03/09 15:28:59   4338] #Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
[03/09 15:28:59   4338] #-------------------------------------------------------------------
[03/09 15:28:59   4338] #        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
[03/09 15:28:59   4338] #-------------------------------------------------------------------
[03/09 15:28:59   4338] #      Default                 46                 63            1045  
[03/09 15:28:59   4338] #-------------------------------------------------------------------
[03/09 15:28:59   4338] #        Total                 46                 63            1045  
[03/09 15:28:59   4338] #-------------------------------------------------------------------
[03/09 15:28:59   4338] #
[03/09 15:28:59   4338] #Routing constraints summary of the whole design:
[03/09 15:28:59   4338] #Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
[03/09 15:28:59   4338] #-------------------------------------------------------------------
[03/09 15:28:59   4338] #        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
[03/09 15:28:59   4338] #-------------------------------------------------------------------
[03/09 15:28:59   4338] #      Default                226                358           32258  
[03/09 15:28:59   4338] #-------------------------------------------------------------------
[03/09 15:28:59   4338] #        Total                226                358           32258  
[03/09 15:28:59   4338] #-------------------------------------------------------------------
[03/09 15:28:59   4338] #
[03/09 15:28:59   4338] #
[03/09 15:28:59   4338] #  Congestion Analysis: (blocked Gcells are excluded)
[03/09 15:28:59   4338] #
[03/09 15:28:59   4338] #                 OverCon       OverCon          
[03/09 15:28:59   4338] #                  #Gcell        #Gcell    %Gcell
[03/09 15:28:59   4338] #     Layer           (1)           (2)   OverCon
[03/09 15:28:59   4338] #  ----------------------------------------------
[03/09 15:28:59   4338] #   Metal 1      0(0.00%)      0(0.00%)   (0.00%)
[03/09 15:28:59   4338] #   Metal 2     14(0.07%)      7(0.03%)   (0.10%)
[03/09 15:28:59   4338] #   Metal 3      0(0.00%)      0(0.00%)   (0.00%)
[03/09 15:28:59   4338] #   Metal 4      3(0.01%)      0(0.00%)   (0.01%)
[03/09 15:28:59   4338] #   Metal 5      0(0.00%)      0(0.00%)   (0.00%)
[03/09 15:28:59   4338] #   Metal 6      0(0.00%)      0(0.00%)   (0.00%)
[03/09 15:28:59   4338] #   Metal 7      0(0.00%)      0(0.00%)   (0.00%)
[03/09 15:28:59   4338] #   Metal 8      0(0.00%)      0(0.00%)   (0.00%)
[03/09 15:28:59   4338] #  ----------------------------------------------
[03/09 15:28:59   4338] #     Total     17(0.01%)      7(0.00%)   (0.02%)
[03/09 15:28:59   4338] #
[03/09 15:28:59   4338] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
[03/09 15:28:59   4338] #  Overflow after GR: 0.00% H + 0.03% V
[03/09 15:28:59   4338] #
[03/09 15:28:59   4338] #Complete Global Routing.
[03/09 15:28:59   4338] #Total number of nets with non-default rule or having extra spacing = 226
[03/09 15:28:59   4338] #Total wire length = 612193 um.
[03/09 15:28:59   4338] #Total half perimeter of net bounding box = 532560 um.
[03/09 15:28:59   4338] #Total wire length on LAYER M1 = 788 um.
[03/09 15:28:59   4338] #Total wire length on LAYER M2 = 152290 um.
[03/09 15:28:59   4338] #Total wire length on LAYER M3 = 212396 um.
[03/09 15:28:59   4338] #Total wire length on LAYER M4 = 140529 um.
[03/09 15:28:59   4338] #Total wire length on LAYER M5 = 56000 um.
[03/09 15:28:59   4338] #Total wire length on LAYER M6 = 21554 um.
[03/09 15:28:59   4338] #Total wire length on LAYER M7 = 10740 um.
[03/09 15:28:59   4338] #Total wire length on LAYER M8 = 17897 um.
[03/09 15:28:59   4338] #Total number of vias = 233903
[03/09 15:28:59   4338] #Total number of multi-cut vias = 162108 ( 69.3%)
[03/09 15:28:59   4338] #Total number of single cut vias = 71795 ( 30.7%)
[03/09 15:28:59   4338] #Up-Via Summary (total 233903):
[03/09 15:28:59   4338] #                   single-cut          multi-cut      Total
[03/09 15:28:59   4338] #-----------------------------------------------------------
[03/09 15:28:59   4338] #  Metal 1       69762 ( 64.6%)     38273 ( 35.4%)     108035
[03/09 15:28:59   4338] #  Metal 2        1712 (  1.8%)     91261 ( 98.2%)      92973
[03/09 15:28:59   4338] #  Metal 3         189 (  0.8%)     22280 ( 99.2%)      22469
[03/09 15:28:59   4338] #  Metal 4          38 (  0.6%)      6457 ( 99.4%)       6495
[03/09 15:28:59   4338] #  Metal 5          27 (  1.4%)      1967 ( 98.6%)       1994
[03/09 15:28:59   4338] #  Metal 6          35 (  3.3%)      1023 ( 96.7%)       1058
[03/09 15:28:59   4338] #  Metal 7          32 (  3.6%)       847 ( 96.4%)        879
[03/09 15:28:59   4338] #-----------------------------------------------------------
[03/09 15:28:59   4338] #                71795 ( 30.7%)    162108 ( 69.3%)     233903 
[03/09 15:28:59   4338] #
[03/09 15:28:59   4338] #Total number of involved priority nets 41
[03/09 15:28:59   4338] #Maximum src to sink distance for priority net 261.7
[03/09 15:28:59   4338] #Average of max src_to_sink distance for priority net 53.5
[03/09 15:28:59   4338] #Average of ave src_to_sink distance for priority net 35.8
[03/09 15:28:59   4338] #Max overcon = 2 tracks.
[03/09 15:28:59   4338] #Total overcon = 0.02%.
[03/09 15:28:59   4338] #Worst layer Gcell overcon rate = 0.01%.
[03/09 15:28:59   4338] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1295.54 (MB), peak = 1445.86 (MB)
[03/09 15:28:59   4338] #
[03/09 15:28:59   4339] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1273.27 (MB), peak = 1445.86 (MB)
[03/09 15:29:00   4339] #Start Track Assignment.
[03/09 15:29:01   4340] #Done with 136 horizontal wires in 2 hboxes and 98 vertical wires in 2 hboxes.
[03/09 15:29:03   4342] #Done with 1 horizontal wires in 2 hboxes and 4 vertical wires in 2 hboxes.
[03/09 15:29:03   4342] #Complete Track Assignment.
[03/09 15:29:03   4342] #Total number of nets with non-default rule or having extra spacing = 226
[03/09 15:29:03   4342] #Total wire length = 612320 um.
[03/09 15:29:03   4342] #Total half perimeter of net bounding box = 532560 um.
[03/09 15:29:03   4342] #Total wire length on LAYER M1 = 869 um.
[03/09 15:29:03   4342] #Total wire length on LAYER M2 = 152298 um.
[03/09 15:29:03   4342] #Total wire length on LAYER M3 = 212433 um.
[03/09 15:29:03   4342] #Total wire length on LAYER M4 = 140523 um.
[03/09 15:29:03   4342] #Total wire length on LAYER M5 = 56001 um.
[03/09 15:29:03   4342] #Total wire length on LAYER M6 = 21554 um.
[03/09 15:29:03   4342] #Total wire length on LAYER M7 = 10748 um.
[03/09 15:29:03   4342] #Total wire length on LAYER M8 = 17894 um.
[03/09 15:29:03   4342] #Total number of vias = 233871
[03/09 15:29:03   4342] #Total number of multi-cut vias = 162108 ( 69.3%)
[03/09 15:29:03   4342] #Total number of single cut vias = 71763 ( 30.7%)
[03/09 15:29:03   4342] #Up-Via Summary (total 233871):
[03/09 15:29:03   4342] #                   single-cut          multi-cut      Total
[03/09 15:29:03   4342] #-----------------------------------------------------------
[03/09 15:29:03   4342] #  Metal 1       69751 ( 64.6%)     38273 ( 35.4%)     108024
[03/09 15:29:03   4342] #  Metal 2        1697 (  1.8%)     91261 ( 98.2%)      92958
[03/09 15:29:03   4342] #  Metal 3         186 (  0.8%)     22280 ( 99.2%)      22466
[03/09 15:29:03   4342] #  Metal 4          37 (  0.6%)      6457 ( 99.4%)       6494
[03/09 15:29:03   4342] #  Metal 5          26 (  1.3%)      1967 ( 98.7%)       1993
[03/09 15:29:03   4342] #  Metal 6          34 (  3.2%)      1023 ( 96.8%)       1057
[03/09 15:29:03   4342] #  Metal 7          32 (  3.6%)       847 ( 96.4%)        879
[03/09 15:29:03   4342] #-----------------------------------------------------------
[03/09 15:29:03   4342] #                71763 ( 30.7%)    162108 ( 69.3%)     233871 
[03/09 15:29:03   4342] #
[03/09 15:29:03   4342] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1342.68 (MB), peak = 1445.86 (MB)
[03/09 15:29:03   4342] #
[03/09 15:29:03   4342] #Cpu time = 00:00:10
[03/09 15:29:03   4342] #Elapsed time = 00:00:10
[03/09 15:29:03   4342] #Increased memory = 73.01 (MB)
[03/09 15:29:03   4342] #Total memory = 1342.68 (MB)
[03/09 15:29:03   4342] #Peak memory = 1445.86 (MB)
[03/09 15:29:04   4343] #
[03/09 15:29:04   4343] #Start Detail Routing..
[03/09 15:29:04   4343] #start initial detail routing ...
[03/09 15:30:15   4415] # ECO: 44.1% of the total area was rechecked for DRC, and 54.3% required routing.
[03/09 15:30:16   4415] #    number of violations = 110
[03/09 15:30:16   4415] #
[03/09 15:30:16   4415] #    By Layer and Type :
[03/09 15:30:16   4415] #	         MetSpc   EOLSpc    Short   MinStp     Loop   CutSpc   Totals
[03/09 15:30:16   4415] #	M1           37        2       25        5        1        3       73
[03/09 15:30:16   4415] #	M2           16       11        8        0        0        1       36
[03/09 15:30:16   4415] #	M3            0        1        0        0        0        0        1
[03/09 15:30:16   4415] #	Totals       53       14       33        5        1        4      110
[03/09 15:30:16   4415] #957 out of 53270 instances need to be verified(marked ipoed).
[03/09 15:30:16   4415] #41.3% of the total area is being checked for drcs
[03/09 15:30:32   4431] #41.3% of the total area was checked
[03/09 15:30:32   4431] #    number of violations = 152
[03/09 15:30:32   4431] #
[03/09 15:30:32   4431] #    By Layer and Type :
[03/09 15:30:32   4431] #	         MetSpc   EOLSpc    Short   MinStp     Loop   CutSpc   Totals
[03/09 15:30:32   4431] #	M1           54        4       43        5        1        3      110
[03/09 15:30:32   4431] #	M2           18       12       10        0        0        1       41
[03/09 15:30:32   4431] #	M3            0        1        0        0        0        0        1
[03/09 15:30:32   4431] #	Totals       72       17       53        5        1        4      152
[03/09 15:30:32   4431] #cpu time = 00:01:28, elapsed time = 00:01:27, memory = 1352.30 (MB), peak = 1445.86 (MB)
[03/09 15:30:32   4431] #start 1st optimization iteration ...
[03/09 15:30:36   4435] #    number of violations = 50
[03/09 15:30:36   4435] #
[03/09 15:30:36   4435] #    By Layer and Type :
[03/09 15:30:36   4435] #	         MetSpc   EOLSpc    Short   MinStp     Loop   Totals
[03/09 15:30:36   4435] #	M1           18        2        6        4        0       30
[03/09 15:30:36   4435] #	M2            1        0       18        0        1       20
[03/09 15:30:36   4435] #	Totals       19        2       24        4        1       50
[03/09 15:30:36   4435] #    number of process antenna violations = 1
[03/09 15:30:36   4435] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1308.72 (MB), peak = 1445.86 (MB)
[03/09 15:30:36   4435] #start 2nd optimization iteration ...
[03/09 15:30:37   4436] #    number of violations = 36
[03/09 15:30:37   4436] #
[03/09 15:30:37   4436] #    By Layer and Type :
[03/09 15:30:37   4436] #	         MetSpc   EOLSpc    Short   MinStp   Totals
[03/09 15:30:37   4436] #	M1           18        1        6        4       29
[03/09 15:30:37   4436] #	M2            0        0        7        0        7
[03/09 15:30:37   4436] #	Totals       18        1       13        4       36
[03/09 15:30:37   4436] #    number of process antenna violations = 1
[03/09 15:30:37   4436] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1307.62 (MB), peak = 1445.86 (MB)
[03/09 15:30:37   4436] #start 3rd optimization iteration ...
[03/09 15:30:37   4437] #    number of violations = 0
[03/09 15:30:37   4437] #    number of process antenna violations = 1
[03/09 15:30:37   4437] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1302.76 (MB), peak = 1445.86 (MB)
[03/09 15:30:37   4437] #start 4th optimization iteration ...
[03/09 15:30:38   4437] #    number of violations = 0
[03/09 15:30:38   4437] #    number of process antenna violations = 1
[03/09 15:30:38   4437] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1299.03 (MB), peak = 1445.86 (MB)
[03/09 15:30:38   4437] #start 5th optimization iteration ...
[03/09 15:30:38   4437] #    number of violations = 0
[03/09 15:30:38   4437] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1290.52 (MB), peak = 1445.86 (MB)
[03/09 15:30:38   4437] #Complete Detail Routing.
[03/09 15:30:38   4437] #Total number of nets with non-default rule or having extra spacing = 226
[03/09 15:30:38   4437] #Total wire length = 611648 um.
[03/09 15:30:38   4437] #Total half perimeter of net bounding box = 532560 um.
[03/09 15:30:38   4437] #Total wire length on LAYER M1 = 818 um.
[03/09 15:30:38   4437] #Total wire length on LAYER M2 = 151452 um.
[03/09 15:30:38   4437] #Total wire length on LAYER M3 = 212505 um.
[03/09 15:30:38   4437] #Total wire length on LAYER M4 = 140663 um.
[03/09 15:30:38   4437] #Total wire length on LAYER M5 = 55999 um.
[03/09 15:30:38   4437] #Total wire length on LAYER M6 = 21567 um.
[03/09 15:30:38   4437] #Total wire length on LAYER M7 = 10797 um.
[03/09 15:30:38   4437] #Total wire length on LAYER M8 = 17846 um.
[03/09 15:30:38   4437] #Total number of vias = 235606
[03/09 15:30:38   4437] #Total number of multi-cut vias = 157806 ( 67.0%)
[03/09 15:30:38   4437] #Total number of single cut vias = 77800 ( 33.0%)
[03/09 15:30:38   4437] #Up-Via Summary (total 235606):
[03/09 15:30:38   4437] #                   single-cut          multi-cut      Total
[03/09 15:30:38   4437] #-----------------------------------------------------------
[03/09 15:30:38   4437] #  Metal 1       71225 ( 65.8%)     37028 ( 34.2%)     108253
[03/09 15:30:38   4437] #  Metal 2        5091 (  5.4%)     88975 ( 94.6%)      94066
[03/09 15:30:38   4437] #  Metal 3        1018 (  4.5%)     21751 ( 95.5%)      22769
[03/09 15:30:38   4437] #  Metal 4         218 (  3.3%)      6315 ( 96.7%)       6533
[03/09 15:30:38   4437] #  Metal 5          23 (  1.1%)      1989 ( 98.9%)       2012
[03/09 15:30:38   4437] #  Metal 6         133 ( 12.3%)       950 ( 87.7%)       1083
[03/09 15:30:38   4437] #  Metal 7          92 ( 10.3%)       798 ( 89.7%)        890
[03/09 15:30:38   4437] #-----------------------------------------------------------
[03/09 15:30:38   4437] #                77800 ( 33.0%)    157806 ( 67.0%)     235606 
[03/09 15:30:38   4437] #
[03/09 15:30:38   4437] #Total number of DRC violations = 0
[03/09 15:30:38   4437] #Cpu time = 00:01:35
[03/09 15:30:38   4437] #Elapsed time = 00:01:35
[03/09 15:30:38   4437] #Increased memory = -56.71 (MB)
[03/09 15:30:38   4437] #Total memory = 1285.96 (MB)
[03/09 15:30:38   4437] #Peak memory = 1445.86 (MB)
[03/09 15:30:38   4437] #
[03/09 15:30:38   4437] #start routing for process antenna violation fix ...
[03/09 15:30:39   4438] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1287.70 (MB), peak = 1445.86 (MB)
[03/09 15:30:39   4438] #
[03/09 15:30:39   4438] #Total number of nets with non-default rule or having extra spacing = 226
[03/09 15:30:39   4438] #Total wire length = 611648 um.
[03/09 15:30:39   4438] #Total half perimeter of net bounding box = 532560 um.
[03/09 15:30:39   4438] #Total wire length on LAYER M1 = 818 um.
[03/09 15:30:39   4438] #Total wire length on LAYER M2 = 151452 um.
[03/09 15:30:39   4438] #Total wire length on LAYER M3 = 212505 um.
[03/09 15:30:39   4438] #Total wire length on LAYER M4 = 140663 um.
[03/09 15:30:39   4438] #Total wire length on LAYER M5 = 55999 um.
[03/09 15:30:39   4438] #Total wire length on LAYER M6 = 21567 um.
[03/09 15:30:39   4438] #Total wire length on LAYER M7 = 10797 um.
[03/09 15:30:39   4438] #Total wire length on LAYER M8 = 17846 um.
[03/09 15:30:39   4438] #Total number of vias = 235606
[03/09 15:30:39   4438] #Total number of multi-cut vias = 157806 ( 67.0%)
[03/09 15:30:39   4438] #Total number of single cut vias = 77800 ( 33.0%)
[03/09 15:30:39   4438] #Up-Via Summary (total 235606):
[03/09 15:30:39   4438] #                   single-cut          multi-cut      Total
[03/09 15:30:39   4438] #-----------------------------------------------------------
[03/09 15:30:39   4438] #  Metal 1       71225 ( 65.8%)     37028 ( 34.2%)     108253
[03/09 15:30:39   4438] #  Metal 2        5091 (  5.4%)     88975 ( 94.6%)      94066
[03/09 15:30:39   4438] #  Metal 3        1018 (  4.5%)     21751 ( 95.5%)      22769
[03/09 15:30:39   4438] #  Metal 4         218 (  3.3%)      6315 ( 96.7%)       6533
[03/09 15:30:39   4438] #  Metal 5          23 (  1.1%)      1989 ( 98.9%)       2012
[03/09 15:30:39   4438] #  Metal 6         133 ( 12.3%)       950 ( 87.7%)       1083
[03/09 15:30:39   4438] #  Metal 7          92 ( 10.3%)       798 ( 89.7%)        890
[03/09 15:30:39   4438] #-----------------------------------------------------------
[03/09 15:30:39   4438] #                77800 ( 33.0%)    157806 ( 67.0%)     235606 
[03/09 15:30:39   4438] #
[03/09 15:30:39   4438] #Total number of DRC violations = 0
[03/09 15:30:39   4438] #Total number of net violated process antenna rule = 0
[03/09 15:30:39   4438] #
[03/09 15:30:41   4440] #
[03/09 15:30:41   4440] #Start Post Route wire spreading..
[03/09 15:30:41   4440] #
[03/09 15:30:41   4440] #Start data preparation for wire spreading...
[03/09 15:30:41   4440] #
[03/09 15:30:41   4440] #Data preparation is done on Sun Mar  9 15:30:41 2025
[03/09 15:30:41   4440] #
[03/09 15:30:41   4440] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1287.70 (MB), peak = 1445.86 (MB)
[03/09 15:30:41   4440] #
[03/09 15:30:41   4440] #Start Post Route Wire Spread.
[03/09 15:30:45   4444] #Done with 771 horizontal wires in 3 hboxes and 1341 vertical wires in 3 hboxes.
[03/09 15:30:45   4444] #Complete Post Route Wire Spread.
[03/09 15:30:45   4444] #
[03/09 15:30:45   4444] #Total number of nets with non-default rule or having extra spacing = 226
[03/09 15:30:45   4444] #Total wire length = 612297 um.
[03/09 15:30:45   4444] #Total half perimeter of net bounding box = 532560 um.
[03/09 15:30:45   4444] #Total wire length on LAYER M1 = 818 um.
[03/09 15:30:45   4444] #Total wire length on LAYER M2 = 151573 um.
[03/09 15:30:45   4444] #Total wire length on LAYER M3 = 212712 um.
[03/09 15:30:45   4444] #Total wire length on LAYER M4 = 140907 um.
[03/09 15:30:45   4444] #Total wire length on LAYER M5 = 56017 um.
[03/09 15:30:45   4444] #Total wire length on LAYER M6 = 21596 um.
[03/09 15:30:45   4444] #Total wire length on LAYER M7 = 10810 um.
[03/09 15:30:45   4444] #Total wire length on LAYER M8 = 17863 um.
[03/09 15:30:45   4444] #Total number of vias = 235606
[03/09 15:30:45   4444] #Total number of multi-cut vias = 157806 ( 67.0%)
[03/09 15:30:45   4444] #Total number of single cut vias = 77800 ( 33.0%)
[03/09 15:30:45   4444] #Up-Via Summary (total 235606):
[03/09 15:30:45   4444] #                   single-cut          multi-cut      Total
[03/09 15:30:45   4444] #-----------------------------------------------------------
[03/09 15:30:45   4444] #  Metal 1       71225 ( 65.8%)     37028 ( 34.2%)     108253
[03/09 15:30:45   4444] #  Metal 2        5091 (  5.4%)     88975 ( 94.6%)      94066
[03/09 15:30:45   4444] #  Metal 3        1018 (  4.5%)     21751 ( 95.5%)      22769
[03/09 15:30:45   4444] #  Metal 4         218 (  3.3%)      6315 ( 96.7%)       6533
[03/09 15:30:45   4444] #  Metal 5          23 (  1.1%)      1989 ( 98.9%)       2012
[03/09 15:30:45   4444] #  Metal 6         133 ( 12.3%)       950 ( 87.7%)       1083
[03/09 15:30:45   4444] #  Metal 7          92 ( 10.3%)       798 ( 89.7%)        890
[03/09 15:30:45   4444] #-----------------------------------------------------------
[03/09 15:30:45   4444] #                77800 ( 33.0%)    157806 ( 67.0%)     235606 
[03/09 15:30:45   4444] #
[03/09 15:30:45   4444] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1334.88 (MB), peak = 1445.86 (MB)
[03/09 15:30:45   4444] #
[03/09 15:30:45   4444] #Post Route wire spread is done.
[03/09 15:30:45   4444] #Total number of nets with non-default rule or having extra spacing = 226
[03/09 15:30:45   4444] #Total wire length = 612297 um.
[03/09 15:30:45   4444] #Total half perimeter of net bounding box = 532560 um.
[03/09 15:30:45   4444] #Total wire length on LAYER M1 = 818 um.
[03/09 15:30:45   4444] #Total wire length on LAYER M2 = 151573 um.
[03/09 15:30:45   4444] #Total wire length on LAYER M3 = 212712 um.
[03/09 15:30:45   4444] #Total wire length on LAYER M4 = 140907 um.
[03/09 15:30:45   4444] #Total wire length on LAYER M5 = 56017 um.
[03/09 15:30:45   4444] #Total wire length on LAYER M6 = 21596 um.
[03/09 15:30:45   4444] #Total wire length on LAYER M7 = 10810 um.
[03/09 15:30:45   4444] #Total wire length on LAYER M8 = 17863 um.
[03/09 15:30:45   4444] #Total number of vias = 235606
[03/09 15:30:45   4444] #Total number of multi-cut vias = 157806 ( 67.0%)
[03/09 15:30:45   4444] #Total number of single cut vias = 77800 ( 33.0%)
[03/09 15:30:45   4444] #Up-Via Summary (total 235606):
[03/09 15:30:45   4444] #                   single-cut          multi-cut      Total
[03/09 15:30:45   4444] #-----------------------------------------------------------
[03/09 15:30:45   4444] #  Metal 1       71225 ( 65.8%)     37028 ( 34.2%)     108253
[03/09 15:30:45   4444] #  Metal 2        5091 (  5.4%)     88975 ( 94.6%)      94066
[03/09 15:30:45   4444] #  Metal 3        1018 (  4.5%)     21751 ( 95.5%)      22769
[03/09 15:30:45   4444] #  Metal 4         218 (  3.3%)      6315 ( 96.7%)       6533
[03/09 15:30:45   4444] #  Metal 5          23 (  1.1%)      1989 ( 98.9%)       2012
[03/09 15:30:45   4444] #  Metal 6         133 ( 12.3%)       950 ( 87.7%)       1083
[03/09 15:30:45   4444] #  Metal 7          92 ( 10.3%)       798 ( 89.7%)        890
[03/09 15:30:45   4444] #-----------------------------------------------------------
[03/09 15:30:45   4444] #                77800 ( 33.0%)    157806 ( 67.0%)     235606 
[03/09 15:30:45   4444] #
[03/09 15:30:47   4446] #
[03/09 15:30:47   4446] #Start Post Route via swapping..
[03/09 15:30:47   4446] #61.12% of area are rerouted by ECO routing.
[03/09 15:31:05   4465] #    number of violations = 0
[03/09 15:31:05   4465] #cpu time = 00:00:18, elapsed time = 00:00:18, memory = 1295.08 (MB), peak = 1445.86 (MB)
[03/09 15:31:07   4466] #    number of violations = 0
[03/09 15:31:07   4466] #cpu time = 00:00:20, elapsed time = 00:00:20, memory = 1295.14 (MB), peak = 1445.86 (MB)
[03/09 15:31:07   4466] #CELL_VIEW core,init has no DRC violation.
[03/09 15:31:07   4466] #Total number of DRC violations = 0
[03/09 15:31:07   4466] #Total number of net violated process antenna rule = 0
[03/09 15:31:07   4466] #Post Route via swapping is done.
[03/09 15:31:07   4466] #Total number of nets with non-default rule or having extra spacing = 226
[03/09 15:31:07   4466] #Total wire length = 612297 um.
[03/09 15:31:07   4466] #Total half perimeter of net bounding box = 532560 um.
[03/09 15:31:07   4466] #Total wire length on LAYER M1 = 818 um.
[03/09 15:31:07   4466] #Total wire length on LAYER M2 = 151573 um.
[03/09 15:31:07   4466] #Total wire length on LAYER M3 = 212712 um.
[03/09 15:31:07   4466] #Total wire length on LAYER M4 = 140907 um.
[03/09 15:31:07   4466] #Total wire length on LAYER M5 = 56017 um.
[03/09 15:31:07   4466] #Total wire length on LAYER M6 = 21596 um.
[03/09 15:31:07   4466] #Total wire length on LAYER M7 = 10810 um.
[03/09 15:31:07   4466] #Total wire length on LAYER M8 = 17863 um.
[03/09 15:31:07   4466] #Total number of vias = 235606
[03/09 15:31:07   4466] #Total number of multi-cut vias = 164156 ( 69.7%)
[03/09 15:31:07   4466] #Total number of single cut vias = 71450 ( 30.3%)
[03/09 15:31:07   4466] #Up-Via Summary (total 235606):
[03/09 15:31:07   4466] #                   single-cut          multi-cut      Total
[03/09 15:31:07   4466] #-----------------------------------------------------------
[03/09 15:31:07   4466] #  Metal 1       69716 ( 64.4%)     38537 ( 35.6%)     108253
[03/09 15:31:07   4466] #  Metal 2        1561 (  1.7%)     92505 ( 98.3%)      94066
[03/09 15:31:07   4466] #  Metal 3         127 (  0.6%)     22642 ( 99.4%)      22769
[03/09 15:31:07   4466] #  Metal 4          17 (  0.3%)      6516 ( 99.7%)       6533
[03/09 15:31:07   4466] #  Metal 5           2 (  0.1%)      2010 ( 99.9%)       2012
[03/09 15:31:07   4466] #  Metal 6          18 (  1.7%)      1065 ( 98.3%)       1083
[03/09 15:31:07   4466] #  Metal 7           9 (  1.0%)       881 ( 99.0%)        890
[03/09 15:31:07   4466] #-----------------------------------------------------------
[03/09 15:31:07   4466] #                71450 ( 30.3%)    164156 ( 69.7%)     235606 
[03/09 15:31:07   4466] #
[03/09 15:31:07   4466] #detailRoute Statistics:
[03/09 15:31:07   4466] #Cpu time = 00:02:04
[03/09 15:31:07   4466] #Elapsed time = 00:02:04
[03/09 15:31:07   4466] #Increased memory = -49.27 (MB)
[03/09 15:31:07   4466] #Total memory = 1293.40 (MB)
[03/09 15:31:07   4466] #Peak memory = 1445.86 (MB)
[03/09 15:31:08   4467] #
[03/09 15:31:08   4467] #globalDetailRoute statistics:
[03/09 15:31:08   4467] #Cpu time = 00:02:17
[03/09 15:31:08   4467] #Elapsed time = 00:02:17
[03/09 15:31:08   4467] #Increased memory = -76.18 (MB)
[03/09 15:31:08   4467] #Total memory = 1245.89 (MB)
[03/09 15:31:08   4467] #Peak memory = 1445.86 (MB)
[03/09 15:31:08   4467] #Number of warnings = 63
[03/09 15:31:08   4467] #Total number of warnings = 156
[03/09 15:31:08   4467] #Number of fails = 0
[03/09 15:31:08   4467] #Total number of fails = 0
[03/09 15:31:08   4467] #Complete globalDetailRoute on Sun Mar  9 15:31:08 2025
[03/09 15:31:08   4467] #
[03/09 15:31:08   4467] **optDesign ... cpu = 0:05:34, real = 0:05:33, mem = 1481.2M, totSessionCpu=1:14:28 **
[03/09 15:31:08   4467] -routeWithEco false                      # bool, default=false
[03/09 15:31:08   4467] -routeSelectedNetOnly false              # bool, default=false, user setting
[03/09 15:31:08   4467] -routeWithTimingDriven true              # bool, default=false, user setting
[03/09 15:31:08   4467] -routeWithSiDriven true                  # bool, default=false, user setting
[03/09 15:31:08   4467] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
[03/09 15:31:08   4467] Extraction called for design 'core' of instances=53270 and nets=33100 using extraction engine 'postRoute' at effort level 'low' .
[03/09 15:31:08   4467] PostRoute (effortLevel low) RC Extraction called for design core.
[03/09 15:31:08   4467] RC Extraction called in multi-corner(2) mode.
[03/09 15:31:08   4467] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/09 15:31:08   4467] Process corner(s) are loaded.
[03/09 15:31:08   4467]  Corner: Cmax
[03/09 15:31:08   4467]  Corner: Cmin
[03/09 15:31:08   4467] extractDetailRC Option : -outfile /tmp/innovus_temp_32734_ieng6-ece-16.ucsd.edu_nbalasubramanian_KR10vg/core_32734_uvzcQK.rcdb.d -maxResLength 200  -extended
[03/09 15:31:08   4467] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/09 15:31:08   4467]       RC Corner Indexes            0       1   
[03/09 15:31:08   4467] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/09 15:31:08   4467] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/09 15:31:08   4467] Resistance Scaling Factor    : 1.00000 1.00000 
[03/09 15:31:08   4467] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/09 15:31:08   4467] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/09 15:31:08   4467] Shrink Factor                : 1.00000
[03/09 15:31:09   4468] Initializing multi-corner capacitance tables ... 
[03/09 15:31:09   4468] Initializing multi-corner resistance tables ...
[03/09 15:31:09   4469] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1481.2M)
[03/09 15:31:10   4469] Creating parasitic data file '/tmp/innovus_temp_32734_ieng6-ece-16.ucsd.edu_nbalasubramanian_KR10vg/core_32734_uvzcQK.rcdb.d' for storing RC.
[03/09 15:31:10   4469] Extracted 10.0005% (CPU Time= 0:00:01.1  MEM= 1529.9M)
[03/09 15:31:10   4470] Extracted 20.0004% (CPU Time= 0:00:01.4  MEM= 1529.9M)
[03/09 15:31:11   4470] Extracted 30.0003% (CPU Time= 0:00:01.6  MEM= 1529.9M)
[03/09 15:31:11   4470] Extracted 40.0006% (CPU Time= 0:00:01.8  MEM= 1529.9M)
[03/09 15:31:11   4470] Extracted 50.0005% (CPU Time= 0:00:02.0  MEM= 1529.9M)
[03/09 15:31:11   4471] Extracted 60.0004% (CPU Time= 0:00:02.4  MEM= 1529.9M)
[03/09 15:31:12   4471] Extracted 70.0006% (CPU Time= 0:00:02.8  MEM= 1533.9M)
[03/09 15:31:12   4471] Extracted 80.0005% (CPU Time= 0:00:03.3  MEM= 1533.9M)
[03/09 15:31:13   4472] Extracted 90.0004% (CPU Time= 0:00:04.2  MEM= 1533.9M)
[03/09 15:31:15   4474] Extracted 100% (CPU Time= 0:00:05.7  MEM= 1533.9M)
[03/09 15:31:15   4474] Number of Extracted Resistors     : 594697
[03/09 15:31:15   4474] Number of Extracted Ground Cap.   : 584999
[03/09 15:31:15   4474] Number of Extracted Coupling Cap. : 950052
[03/09 15:31:15   4474] Opening parasitic data file '/tmp/innovus_temp_32734_ieng6-ece-16.ucsd.edu_nbalasubramanian_KR10vg/core_32734_uvzcQK.rcdb.d' for reading.
[03/09 15:31:15   4474] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/09 15:31:15   4474]  Corner: Cmax
[03/09 15:31:15   4474]  Corner: Cmin
[03/09 15:31:15   4474] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1513.9M)
[03/09 15:31:15   4474] Creating parasitic data file '/tmp/innovus_temp_32734_ieng6-ece-16.ucsd.edu_nbalasubramanian_KR10vg/core_32734_uvzcQK.rcdb_Filter.rcdb.d' for storing RC.
[03/09 15:31:15   4475] Closing parasitic data file '/tmp/innovus_temp_32734_ieng6-ece-16.ucsd.edu_nbalasubramanian_KR10vg/core_32734_uvzcQK.rcdb.d'. 32842 times net's RC data read were performed.
[03/09 15:31:15   4475] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1513.902M)
[03/09 15:31:15   4475] Opening parasitic data file '/tmp/innovus_temp_32734_ieng6-ece-16.ucsd.edu_nbalasubramanian_KR10vg/core_32734_uvzcQK.rcdb.d' for reading.
[03/09 15:31:16   4475] Lumped Parasitic Loading Completed (total cpu=0:00:00.1, real=0:00:01.0, current mem=1513.902M)
[03/09 15:31:16   4475] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:07.4  Real Time: 0:00:08.0  MEM: 1513.902M)
[03/09 15:31:16   4475] **optDesign ... cpu = 0:05:41, real = 0:05:41, mem = 1479.2M, totSessionCpu=1:14:35 **
[03/09 15:31:16   4475] Starting SI iteration 1 using Infinite Timing Windows
[03/09 15:31:16   4475] Begin IPO call back ...
[03/09 15:31:16   4475] End IPO call back ...
[03/09 15:31:16   4475] #################################################################################
[03/09 15:31:16   4475] # Design Stage: PostRoute
[03/09 15:31:16   4475] # Design Name: core
[03/09 15:31:16   4475] # Design Mode: 65nm
[03/09 15:31:16   4475] # Analysis Mode: MMMC OCV 
[03/09 15:31:16   4475] # Parasitics Mode: SPEF/RCDB
[03/09 15:31:16   4475] # Signoff Settings: SI On 
[03/09 15:31:16   4475] #################################################################################
[03/09 15:31:17   4476] AAE_INFO: 1 threads acquired from CTE.
[03/09 15:31:17   4476] Setting infinite Tws ...
[03/09 15:31:17   4476] First Iteration Infinite Tw... 
[03/09 15:31:17   4476] Calculate early delays in OCV mode...
[03/09 15:31:17   4476] Calculate late delays in OCV mode...
[03/09 15:31:17   4476] Topological Sorting (CPU = 0:00:00.1, MEM = 1493.2M, InitMEM = 1488.5M)
[03/09 15:31:17   4477] Initializing multi-corner capacitance tables ... 
[03/09 15:31:17   4477] Initializing multi-corner resistance tables ...
[03/09 15:31:18   4477] Opening parasitic data file '/tmp/innovus_temp_32734_ieng6-ece-16.ucsd.edu_nbalasubramanian_KR10vg/core_32734_uvzcQK.rcdb.d' for reading.
[03/09 15:31:18   4477] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1509.9M)
[03/09 15:31:18   4477] AAE_INFO: 1 threads acquired from CTE.
[03/09 15:31:25   4485] AAE_INFO-618: Total number of nets in the design is 33100,  99.2 percent of the nets selected for SI analysis
[03/09 15:31:26   4485] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:01.0)
[03/09 15:31:26   4485] End delay calculation. (MEM=1576.67 CPU=0:00:07.6 REAL=0:00:08.0)
[03/09 15:31:26   4485] Save waveform /tmp/innovus_temp_32734_ieng6-ece-16.ucsd.edu_nbalasubramanian_KR10vg/.AAE_pwMMQw/.AAE_32734/waveform.data...
[03/09 15:31:26   4485] *** CDM Built up (cpu=0:00:09.8  real=0:00:10.0  mem= 1576.7M) ***
[03/09 15:31:27   4486] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1576.7M)
[03/09 15:31:27   4486] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/09 15:31:27   4486] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1576.7M)
[03/09 15:31:27   4486] Starting SI iteration 2
[03/09 15:31:27   4486] AAE_INFO: 1 threads acquired from CTE.
[03/09 15:31:27   4486] Calculate early delays in OCV mode...
[03/09 15:31:27   4486] Calculate late delays in OCV mode...
[03/09 15:31:29   4489] AAE_INFO-618: Total number of nets in the design is 33100,  7.2 percent of the nets selected for SI analysis
[03/09 15:31:29   4489] End delay calculation. (MEM=1552.71 CPU=0:00:02.2 REAL=0:00:02.0)
[03/09 15:31:29   4489] *** CDM Built up (cpu=0:00:02.3  real=0:00:02.0  mem= 1552.7M) ***
[03/09 15:31:31   4490] *** Done Building Timing Graph (cpu=0:00:15.5 real=0:00:15.0 totSessionCpu=1:14:51 mem=1552.7M)
[03/09 15:31:31   4490] **optDesign ... cpu = 0:05:57, real = 0:05:56, mem = 1485.9M, totSessionCpu=1:14:51 **
[03/09 15:31:31   4490] *** Timing NOT met, worst failing slack is -0.532
[03/09 15:31:31   4490] *** Check timing (0:00:00.0)
[03/09 15:31:31   4490] Begin: GigaOpt Optimization in post-eco TNS mode
[03/09 15:31:31   4491] Info: 219 clock nets excluded from IPO operation.
[03/09 15:31:31   4491] PhyDesignGrid: maxLocalDensity 1.00
[03/09 15:31:31   4491] #spOpts: N=65 mergeVia=F 
[03/09 15:31:33   4493] *info: 219 clock nets excluded
[03/09 15:31:33   4493] *info: 2 special nets excluded.
[03/09 15:31:33   4493] *info: 258 no-driver nets excluded.
[03/09 15:31:35   4494] ** GigaOpt Optimizer WNS Slack -0.532 TNS Slack -270.504 Density 98.16
[03/09 15:31:35   4494] Optimizer TNS Opt
[03/09 15:31:35   4495] Active Path Group: reg2reg  
[03/09 15:31:35   4495] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 15:31:35   4495] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/09 15:31:35   4495] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 15:31:35   4495] |  -0.267|   -0.532|-227.552| -270.504|    98.16%|   0:00:00.0| 1726.3M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
[03/09 15:31:35   4495] |        |         |        |         |          |            |        |          |         | eg_37_/D                                           |
[03/09 15:31:36   4496] |  -0.267|   -0.532|-227.552| -270.504|    98.16%|   0:00:01.0| 1726.3M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/query_q |
[03/09 15:31:36   4496] |        |         |        |         |          |            |        |          |         | _reg_44_/D                                         |
[03/09 15:31:37   4496] |  -0.267|   -0.532|-227.552| -270.504|    98.16%|   0:00:01.0| 1726.3M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_8__mac_col_inst/query_q |
[03/09 15:31:37   4496] |        |         |        |         |          |            |        |          |         | _reg_61_/D                                         |
[03/09 15:31:37   4496] |  -0.267|   -0.532|-227.552| -270.504|    98.16%|   0:00:00.0| 1726.3M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
[03/09 15:31:37   4496] |        |         |        |         |          |            |        |          |         | eg_37_/D                                           |
[03/09 15:31:37   4496] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 15:31:37   4496] 
[03/09 15:31:37   4496] *** Finish Core Optimize Step (cpu=0:00:01.7 real=0:00:02.0 mem=1726.3M) ***
[03/09 15:31:37   4497] Checking setup slack degradation ...
[03/09 15:31:37   4497] 
[03/09 15:31:37   4497] Recovery Manager:
[03/09 15:31:37   4497]   Low  Effort TNS Jump: 0.000 (REF: -270.713, TGT: -270.504, Threshold: 27.071) - Skip
[03/09 15:31:37   4497]   High Effort TNS Jump: 0.745 (REF: -226.807, TGT: -227.552, Threshold: 25.000) - Skip
[03/09 15:31:37   4497] 
[03/09 15:31:37   4497] 
[03/09 15:31:37   4497] *** Finished Optimize Step Cumulative (cpu=0:00:02.0 real=0:00:02.0 mem=1726.3M) ***
[03/09 15:31:37   4497] **** Begin NDR-Layer Usage Statistics ****
[03/09 15:31:37   4497] Layer 3 has 219 constrained nets 
[03/09 15:31:37   4497] Layer 7 has 284 constrained nets 
[03/09 15:31:37   4497] **** End NDR-Layer Usage Statistics ****
[03/09 15:31:37   4497] 
[03/09 15:31:37   4497] *** Finish Post Route Setup Fixing (cpu=0:00:02.6 real=0:00:02.0 mem=1726.3M) ***
[03/09 15:31:37   4497] End: GigaOpt Optimization in post-eco TNS mode
[03/09 15:31:38   4497] Running setup recovery post routing.
[03/09 15:31:38   4497] **optDesign ... cpu = 0:06:04, real = 0:06:03, mem = 1575.3M, totSessionCpu=1:14:58 **
[03/09 15:31:38   4498]   Timing Snapshot: (TGT)
[03/09 15:31:38   4498]      Weighted WNS: -0.294
[03/09 15:31:38   4498]       All  PG WNS: -0.532
[03/09 15:31:38   4498]       High PG WNS: -0.267
[03/09 15:31:38   4498]       All  PG TNS: -270.504
[03/09 15:31:38   4498]       High PG TNS: -227.552
[03/09 15:31:38   4498]          Tran DRV: 0
[03/09 15:31:38   4498]           Cap DRV: 0
[03/09 15:31:38   4498]        Fanout DRV: 0
[03/09 15:31:38   4498]            Glitch: 0
[03/09 15:31:38   4498]    Category Slack: { [L, -0.532] [H, -0.267] }
[03/09 15:31:38   4498] 
[03/09 15:31:38   4498] Checking setup slack degradation ...
[03/09 15:31:38   4498] 
[03/09 15:31:38   4498] Recovery Manager:
[03/09 15:31:38   4498]   Low  Effort WNS Jump: 0.000 (REF: -0.539, TGT: -0.532, Threshold: 0.150) - Skip
[03/09 15:31:38   4498]   High Effort WNS Jump: 0.004 (REF: -0.263, TGT: -0.267, Threshold: 0.075) - Skip
[03/09 15:31:38   4498]   Low  Effort TNS Jump: 0.000 (REF: -270.713, TGT: -270.504, Threshold: 27.071) - Skip
[03/09 15:31:38   4498]   High Effort TNS Jump: 0.745 (REF: -226.807, TGT: -227.552, Threshold: 25.000) - Skip
[03/09 15:31:38   4498] 
[03/09 15:31:38   4498] Checking DRV degradation...
[03/09 15:31:38   4498] 
[03/09 15:31:38   4498] Recovery Manager:
[03/09 15:31:38   4498]     Tran DRV degradation : 0 (0 -> 0)
[03/09 15:31:38   4498]      Cap DRV degradation : 0 (0 -> 0)
[03/09 15:31:38   4498]   Fanout DRV degradation : 0 (0 -> 0)
[03/09 15:31:38   4498]       Glitch degradation : 0 (0 -> 0)
[03/09 15:31:38   4498]   DRV Recovery (Margin: 100) - Skip
[03/09 15:31:38   4498] 
[03/09 15:31:38   4498] **INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
[03/09 15:31:38   4498] *** Finish setup-recovery (cpu=0:00:01, real=0:00:00, mem=1575.32M, totSessionCpu=1:14:58 .
[03/09 15:31:38   4498] **optDesign ... cpu = 0:06:05, real = 0:06:03, mem = 1575.3M, totSessionCpu=1:14:58 **
[03/09 15:31:38   4498] 
[03/09 15:31:38   4498] Latch borrow mode reset to max_borrow
[03/09 15:31:40   4499] <optDesign CMD> Restore Using all VT Cells
[03/09 15:31:40   4499] Reported timing to dir ./timingReports
[03/09 15:31:40   4499] **optDesign ... cpu = 0:06:06, real = 0:06:05, mem = 1542.1M, totSessionCpu=1:15:00 **
[03/09 15:31:40   4499] Begin: glitch net info
[03/09 15:31:40   4500] glitch slack range: number of glitch nets
[03/09 15:31:40   4500] glitch slack < -0.32 : 0
[03/09 15:31:40   4500] -0.32 < glitch slack < -0.28 : 0
[03/09 15:31:40   4500] -0.28 < glitch slack < -0.24 : 0
[03/09 15:31:40   4500] -0.24 < glitch slack < -0.2 : 0
[03/09 15:31:40   4500] -0.2 < glitch slack < -0.16 : 0
[03/09 15:31:40   4500] -0.16 < glitch slack < -0.12 : 0
[03/09 15:31:40   4500] -0.12 < glitch slack < -0.08 : 0
[03/09 15:31:40   4500] -0.08 < glitch slack < -0.04 : 0
[03/09 15:31:40   4500] -0.04 < glitch slack : 0
[03/09 15:31:40   4500] End: glitch net info
[03/09 15:31:40   4500] ** Profile ** Start :  cpu=0:00:00.0, mem=1599.3M
[03/09 15:31:40   4500] ** Profile ** Other data :  cpu=0:00:00.1, mem=1599.3M
[03/09 15:31:40   4500] **INFO: Starting Blocking QThread with 1 CPU
[03/09 15:31:40   4500]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/09 15:31:40   4500] Starting SI iteration 1 using Infinite Timing Windows
[03/09 15:31:40   4500] Begin IPO call back ...
[03/09 15:31:40   4500] End IPO call back ...
[03/09 15:31:40   4500] #################################################################################
[03/09 15:31:40   4500] # Design Stage: PostRoute
[03/09 15:31:40   4500] # Design Name: core
[03/09 15:31:40   4500] # Design Mode: 65nm
[03/09 15:31:40   4500] # Analysis Mode: MMMC OCV 
[03/09 15:31:40   4500] # Parasitics Mode: SPEF/RCDB
[03/09 15:31:40   4500] # Signoff Settings: SI On 
[03/09 15:31:40   4500] #################################################################################
[03/09 15:31:40   4500] AAE_INFO: 1 threads acquired from CTE.
[03/09 15:31:40   4500] Setting infinite Tws ...
[03/09 15:31:40   4500] First Iteration Infinite Tw... 
[03/09 15:31:40   4500] Calculate late delays in OCV mode...
[03/09 15:31:40   4500] Calculate early delays in OCV mode...
[03/09 15:31:40   4500] Topological Sorting (CPU = 0:00:00.1, MEM = 0.0M, InitMEM = 0.0M)
[03/09 15:31:40   4500] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[03/09 15:31:40   4500] AAE_INFO-618: Total number of nets in the design is 33100,  99.2 percent of the nets selected for SI analysis
[03/09 15:31:40   4500] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:01.0)
[03/09 15:31:40   4500] End delay calculation. (MEM=0 CPU=0:00:07.1 REAL=0:00:08.0)
[03/09 15:31:40   4500] Save waveform /tmp/innovus_temp_32734_ieng6-ece-16.ucsd.edu_nbalasubramanian_KR10vg/.AAE_pwMMQw/.AAE_32734/waveform.data...
[03/09 15:31:40   4500] *** CDM Built up (cpu=0:00:08.1  real=0:00:09.0  mem= 0.0M) ***
[03/09 15:31:40   4500] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[03/09 15:31:40   4500] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/09 15:31:40   4500] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 0.0M)
[03/09 15:31:40   4500] Starting SI iteration 2
[03/09 15:31:40   4500] AAE_INFO: 1 threads acquired from CTE.
[03/09 15:31:40   4500] Calculate late delays in OCV mode...
[03/09 15:31:40   4500] Calculate early delays in OCV mode...
[03/09 15:31:40   4500] AAE_INFO-618: Total number of nets in the design is 33100,  0.5 percent of the nets selected for SI analysis
[03/09 15:31:40   4500] End delay calculation. (MEM=0 CPU=0:00:00.4 REAL=0:00:00.0)
[03/09 15:31:40   4500] *** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 0.0M) ***
[03/09 15:31:40   4500] *** Done Building Timing Graph (cpu=0:00:11.4 real=0:00:12.0 totSessionCpu=0:00:55.6 mem=0.0M)
[03/09 15:31:40   4500] ** Profile ** Overall slacks :  cpu=-1:0-4:0-4.-3, mem=0.0M
[03/09 15:31:40   4500] ** Profile ** Total reports :  cpu=0:00:00.2, mem=0.0M
[03/09 15:31:53   4512]  
_______________________________________________________________________
[03/09 15:31:53   4512] Starting SI iteration 1 using Infinite Timing Windows
[03/09 15:31:53   4512] Begin IPO call back ...
[03/09 15:31:53   4512] End IPO call back ...
[03/09 15:31:53   4512] #################################################################################
[03/09 15:31:53   4512] # Design Stage: PostRoute
[03/09 15:31:53   4512] # Design Name: core
[03/09 15:31:53   4512] # Design Mode: 65nm
[03/09 15:31:53   4512] # Analysis Mode: MMMC OCV 
[03/09 15:31:53   4512] # Parasitics Mode: SPEF/RCDB
[03/09 15:31:53   4512] # Signoff Settings: SI On 
[03/09 15:31:53   4512] #################################################################################
[03/09 15:31:54   4513] AAE_INFO: 1 threads acquired from CTE.
[03/09 15:31:54   4513] Setting infinite Tws ...
[03/09 15:31:54   4513] First Iteration Infinite Tw... 
[03/09 15:31:55   4513] Calculate early delays in OCV mode...
[03/09 15:31:55   4513] Calculate late delays in OCV mode...
[03/09 15:31:55   4513] Topological Sorting (CPU = 0:00:00.1, MEM = 1597.3M, InitMEM = 1597.3M)
[03/09 15:32:02   4521] AAE_INFO-618: Total number of nets in the design is 33100,  99.2 percent of the nets selected for SI analysis
[03/09 15:32:02   4521] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/09 15:32:02   4521] End delay calculation. (MEM=1633.05 CPU=0:00:07.4 REAL=0:00:07.0)
[03/09 15:32:02   4521] Save waveform /tmp/innovus_temp_32734_ieng6-ece-16.ucsd.edu_nbalasubramanian_KR10vg/.AAE_pwMMQw/.AAE_32734/waveform.data...
[03/09 15:32:02   4521] *** CDM Built up (cpu=0:00:09.1  real=0:00:09.0  mem= 1633.1M) ***
[03/09 15:32:03   4522] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1633.1M)
[03/09 15:32:03   4522] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/09 15:32:04   4522] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:01.0, MEM = 1633.1M)
[03/09 15:32:04   4522] Starting SI iteration 2
[03/09 15:32:04   4522] AAE_INFO: 1 threads acquired from CTE.
[03/09 15:32:04   4522] Calculate early delays in OCV mode...
[03/09 15:32:04   4522] Calculate late delays in OCV mode...
[03/09 15:32:06   4525] AAE_INFO-618: Total number of nets in the design is 33100,  7.2 percent of the nets selected for SI analysis
[03/09 15:32:06   4525] End delay calculation. (MEM=1609.1 CPU=0:00:02.2 REAL=0:00:02.0)
[03/09 15:32:06   4525] *** CDM Built up (cpu=0:00:02.3  real=0:00:02.0  mem= 1609.1M) ***
[03/09 15:32:07   4526] *** Done Building Timing Graph (cpu=0:00:14.3 real=0:00:14.0 totSessionCpu=1:15:26 mem=1609.1M)
[03/09 15:32:08   4526] ** Profile ** Overall slacks :  cpu=0:00:26.6, mem=1609.1M
[03/09 15:32:09   4527] ** Profile ** Total reports :  cpu=0:00:01.0, mem=1544.3M
[03/09 15:32:09   4528] ** Profile ** DRVs :  cpu=0:00:00.7, mem=1544.3M
[03/09 15:32:09   4528] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.532  | -0.267  | -0.532  |
|           TNS (ns):|-270.502 |-227.550 | -42.953 |
|    Violating Paths:|  1885   |  1725   |   160   |
|          All Paths:|  6712   |  5278   |  5570   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.155  | -0.155  |  0.000  |
|           TNS (ns):| -13.468 | -13.468 |  0.000  |
|    Violating Paths:|   296   |   296   |    0    |
|          All Paths:|  5278   |  5278   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 75.043%
       (98.159% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1544.3M
[03/09 15:32:09   4528] *** Final Summary (holdfix) CPU=0:00:28.4, REAL=0:00:29.0, MEM=1544.3M
[03/09 15:32:09   4528] **optDesign ... cpu = 0:06:34, real = 0:06:34, mem = 1542.3M, totSessionCpu=1:15:28 **
[03/09 15:32:09   4528]  ReSet Options after AAE Based Opt flow 
[03/09 15:32:09   4528] *** Finished optDesign ***
[03/09 15:32:09   4528] 
[03/09 15:32:09   4528] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:06:38 real=  0:06:38)
[03/09 15:32:09   4528] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.2 real=0:00:00.2)
[03/09 15:32:09   4528] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:15.9 real=0:00:15.7)
[03/09 15:32:09   4528] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/09 15:32:09   4528] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:27.9 real=0:00:28.8)
[03/09 15:32:09   4528] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:07.3 real=0:00:07.2)
[03/09 15:32:09   4528] 	OPT_RUNTIME:           setupOpt (count =  1): (cpu=0:00:05.4 real=0:00:05.4)
[03/09 15:32:09   4528] 	OPT_RUNTIME:             wnsOpt (count =  2): (cpu=0:00:19.9 real=0:00:19.9)
[03/09 15:32:09   4528] 	OPT_RUNTIME:             tnsOpt (count =  2): (cpu=0:00:41.8 real=0:00:41.7)
[03/09 15:32:09   4528] 	OPT_RUNTIME:   RouterDirectives (count =  2): (cpu=0:00:16.2 real=0:00:16.1)
[03/09 15:32:09   4528] 	OPT_RUNTIME:            holdOpt (count =  1): (cpu=0:00:21.2 real=0:00:21.7)
[03/09 15:32:09   4528] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=  0:02:17 real=  0:02:17)
[03/09 15:32:09   4528] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:15.5 real=0:00:15.4)
[03/09 15:32:09   4528] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:04.1 real=0:00:04.1)
[03/09 15:32:09   4528] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:02.3 real=0:00:02.3)
[03/09 15:32:09   4528] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[03/09 15:32:09   4528] Info: pop threads available for lower-level modules during optimization.
[03/09 15:32:10   4528] Removing temporary dont_use automatically set for cells with technology sites with no row.
[03/09 15:32:10   4528] <CMD> optDesign -postRoute -drv
[03/09 15:32:10   4528] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/09 15:32:10   4528] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[03/09 15:32:10   4528] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/09 15:32:10   4528] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/09 15:32:10   4528] -setupDynamicPowerViewAsDefaultView false
[03/09 15:32:10   4528]                                            # bool, default=false, private
[03/09 15:32:10   4528] #spOpts: N=65 mergeVia=F 
[03/09 15:32:10   4528] Core basic site is core
[03/09 15:32:10   4528] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/09 15:32:10   4528] #spOpts: N=65 mergeVia=F 
[03/09 15:32:10   4529] GigaOpt running with 1 threads.
[03/09 15:32:10   4529] Info: 1 threads available for lower-level modules during optimization.
[03/09 15:32:10   4529] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[03/09 15:32:10   4529] 	Cell FILL1_LL, site bcore.
[03/09 15:32:10   4529] 	Cell FILL_NW_HH, site bcore.
[03/09 15:32:10   4529] 	Cell FILL_NW_LL, site bcore.
[03/09 15:32:10   4529] 	Cell GFILL, site gacore.
[03/09 15:32:10   4529] 	Cell GFILL10, site gacore.
[03/09 15:32:10   4529] 	Cell GFILL2, site gacore.
[03/09 15:32:10   4529] 	Cell GFILL3, site gacore.
[03/09 15:32:10   4529] 	Cell GFILL4, site gacore.
[03/09 15:32:10   4529] 	Cell LVLLHCD1, site bcore.
[03/09 15:32:10   4529] 	Cell LVLLHCD2, site bcore.
[03/09 15:32:10   4529] 	Cell LVLLHCD4, site bcore.
[03/09 15:32:10   4529] 	Cell LVLLHCD8, site bcore.
[03/09 15:32:10   4529] 	Cell LVLLHD1, site bcore.
[03/09 15:32:10   4529] 	Cell LVLLHD2, site bcore.
[03/09 15:32:10   4529] 	Cell LVLLHD4, site bcore.
[03/09 15:32:10   4529] 	Cell LVLLHD8, site bcore.
[03/09 15:32:10   4529] .
[03/09 15:32:11   4530] Effort level <high> specified for reg2reg path_group
[03/09 15:32:13   4532] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1509.5M, totSessionCpu=1:15:32 **
[03/09 15:32:13   4532] #spOpts: N=65 
[03/09 15:32:13   4532] Begin checking placement ... (start mem=1509.5M, init mem=1509.5M)
[03/09 15:32:13   4532] *info: Placed = 53270          (Fixed = 81)
[03/09 15:32:13   4532] *info: Unplaced = 0           
[03/09 15:32:13   4532] Placement Density:98.16%(171671/174891)
[03/09 15:32:13   4532] Finished checkPlace (cpu: total=0:00:00.2, vio checks=0:00:00.1; mem=1509.5M)
[03/09 15:32:13   4532]  Initial DC engine is -> aae
[03/09 15:32:13   4532]  
[03/09 15:32:13   4532]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[03/09 15:32:13   4532]  
[03/09 15:32:13   4532]  
[03/09 15:32:13   4532]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[03/09 15:32:13   4532]  
[03/09 15:32:13   4532] Reset EOS DB
[03/09 15:32:13   4532] Ignoring AAE DB Resetting ...
[03/09 15:32:13   4532]  Set Options for AAE Based Opt flow 
[03/09 15:32:13   4532] *** optDesign -postRoute ***
[03/09 15:32:13   4532] DRC Margin: user margin 0.0; extra margin 0
[03/09 15:32:13   4532] Setup Target Slack: user slack 0
[03/09 15:32:13   4532] Hold Target Slack: user slack 0
[03/09 15:32:13   4532] **INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[03/09 15:32:14   4532] Include MVT Delays for Hold Opt
[03/09 15:32:14   4532] ** INFO : this run is activating 'postRoute' automaton
[03/09 15:32:14   4532] 
[03/09 15:32:14   4532] **WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".
[03/09 15:32:14   4532] 
[03/09 15:32:14   4532] Type 'man IMPOPT-3663' for more detail.
[03/09 15:32:14   4532] 
[03/09 15:32:14   4532] Power view               = WC_VIEW
[03/09 15:32:14   4532] Number of VT partitions  = 2
[03/09 15:32:14   4532] Standard cells in design = 811
[03/09 15:32:14   4532] Instances in design      = 30919
[03/09 15:32:14   4532] 
[03/09 15:32:14   4532] Instance distribution across the VT partitions:
[03/09 15:32:14   4532] 
[03/09 15:32:14   4532]  LVT : inst = 13885 (44.9%), cells = 335 (41%)
[03/09 15:32:14   4532]    Lib tcbn65gpluswc        : inst = 13885 (44.9%)
[03/09 15:32:14   4532] 
[03/09 15:32:14   4532]  HVT : inst = 17034 (55.1%), cells = 457 (56%)
[03/09 15:32:14   4532]    Lib tcbn65gpluswc        : inst = 17034 (55.1%)
[03/09 15:32:14   4532] 
[03/09 15:32:14   4532] Reporting took 0 sec
[03/09 15:32:14   4532] Closing parasitic data file '/tmp/innovus_temp_32734_ieng6-ece-16.ucsd.edu_nbalasubramanian_KR10vg/core_32734_uvzcQK.rcdb.d'. 32842 times net's RC data read were performed.
[03/09 15:32:14   4532] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
[03/09 15:32:14   4532] Extraction called for design 'core' of instances=53270 and nets=33100 using extraction engine 'postRoute' at effort level 'low' .
[03/09 15:32:14   4532] PostRoute (effortLevel low) RC Extraction called for design core.
[03/09 15:32:14   4532] RC Extraction called in multi-corner(2) mode.
[03/09 15:32:14   4532] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/09 15:32:14   4532] Process corner(s) are loaded.
[03/09 15:32:14   4532]  Corner: Cmax
[03/09 15:32:14   4532]  Corner: Cmin
[03/09 15:32:14   4532] extractDetailRC Option : -outfile /tmp/innovus_temp_32734_ieng6-ece-16.ucsd.edu_nbalasubramanian_KR10vg/core_32734_uvzcQK.rcdb.d -maxResLength 200  -extended
[03/09 15:32:14   4532] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/09 15:32:14   4532]       RC Corner Indexes            0       1   
[03/09 15:32:14   4532] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/09 15:32:14   4532] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/09 15:32:14   4532] Resistance Scaling Factor    : 1.00000 1.00000 
[03/09 15:32:14   4532] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/09 15:32:14   4532] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/09 15:32:14   4532] Shrink Factor                : 1.00000
[03/09 15:32:15   4533] Initializing multi-corner capacitance tables ... 
[03/09 15:32:15   4533] Initializing multi-corner resistance tables ...
[03/09 15:32:15   4534] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1499.5M)
[03/09 15:32:15   4534] Creating parasitic data file '/tmp/innovus_temp_32734_ieng6-ece-16.ucsd.edu_nbalasubramanian_KR10vg/core_32734_uvzcQK.rcdb.d' for storing RC.
[03/09 15:32:16   4534] Extracted 10.0005% (CPU Time= 0:00:01.1  MEM= 1564.2M)
[03/09 15:32:16   4535] Extracted 20.0004% (CPU Time= 0:00:01.4  MEM= 1564.2M)
[03/09 15:32:16   4535] Extracted 30.0003% (CPU Time= 0:00:01.6  MEM= 1564.2M)
[03/09 15:32:16   4535] Extracted 40.0006% (CPU Time= 0:00:01.8  MEM= 1564.2M)
[03/09 15:32:17   4535] Extracted 50.0005% (CPU Time= 0:00:02.1  MEM= 1564.2M)
[03/09 15:32:17   4535] Extracted 60.0004% (CPU Time= 0:00:02.4  MEM= 1564.2M)
[03/09 15:32:17   4536] Extracted 70.0006% (CPU Time= 0:00:02.9  MEM= 1568.2M)
[03/09 15:32:18   4536] Extracted 80.0005% (CPU Time= 0:00:03.4  MEM= 1568.2M)
[03/09 15:32:19   4537] Extracted 90.0004% (CPU Time= 0:00:04.2  MEM= 1568.2M)
[03/09 15:32:20   4539] Extracted 100% (CPU Time= 0:00:05.7  MEM= 1568.2M)
[03/09 15:32:20   4539] Number of Extracted Resistors     : 594697
[03/09 15:32:20   4539] Number of Extracted Ground Cap.   : 584999
[03/09 15:32:20   4539] Number of Extracted Coupling Cap. : 950052
[03/09 15:32:20   4539] Opening parasitic data file '/tmp/innovus_temp_32734_ieng6-ece-16.ucsd.edu_nbalasubramanian_KR10vg/core_32734_uvzcQK.rcdb.d' for reading.
[03/09 15:32:20   4539] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/09 15:32:20   4539]  Corner: Cmax
[03/09 15:32:20   4539]  Corner: Cmin
[03/09 15:32:21   4539] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1548.1M)
[03/09 15:32:21   4539] Creating parasitic data file '/tmp/innovus_temp_32734_ieng6-ece-16.ucsd.edu_nbalasubramanian_KR10vg/core_32734_uvzcQK.rcdb_Filter.rcdb.d' for storing RC.
[03/09 15:32:21   4540] Closing parasitic data file '/tmp/innovus_temp_32734_ieng6-ece-16.ucsd.edu_nbalasubramanian_KR10vg/core_32734_uvzcQK.rcdb.d'. 32842 times net's RC data read were performed.
[03/09 15:32:21   4540] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1548.145M)
[03/09 15:32:21   4540] Opening parasitic data file '/tmp/innovus_temp_32734_ieng6-ece-16.ucsd.edu_nbalasubramanian_KR10vg/core_32734_uvzcQK.rcdb.d' for reading.
[03/09 15:32:21   4540] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1548.145M)
[03/09 15:32:21   4540] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:07.4  Real Time: 0:00:07.0  MEM: 1548.145M)
[03/09 15:32:21   4540] Opening parasitic data file '/tmp/innovus_temp_32734_ieng6-ece-16.ucsd.edu_nbalasubramanian_KR10vg/core_32734_uvzcQK.rcdb.d' for reading.
[03/09 15:32:21   4540] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1525.4M)
[03/09 15:32:22   4540] Initializing multi-corner capacitance tables ... 
[03/09 15:32:22   4540] Initializing multi-corner resistance tables ...
[03/09 15:32:23   4542] Starting SI iteration 1 using Infinite Timing Windows
[03/09 15:32:23   4542] #################################################################################
[03/09 15:32:23   4542] # Design Stage: PostRoute
[03/09 15:32:23   4542] # Design Name: core
[03/09 15:32:23   4542] # Design Mode: 65nm
[03/09 15:32:23   4542] # Analysis Mode: MMMC OCV 
[03/09 15:32:23   4542] # Parasitics Mode: SPEF/RCDB
[03/09 15:32:23   4542] # Signoff Settings: SI On 
[03/09 15:32:23   4542] #################################################################################
[03/09 15:32:23   4542] AAE_INFO: 1 threads acquired from CTE.
[03/09 15:32:23   4542] Setting infinite Tws ...
[03/09 15:32:23   4542] First Iteration Infinite Tw... 
[03/09 15:32:23   4542] Calculate early delays in OCV mode...
[03/09 15:32:23   4542] Calculate late delays in OCV mode...
[03/09 15:32:24   4542] Topological Sorting (CPU = 0:00:00.1, MEM = 1523.4M, InitMEM = 1523.4M)
[03/09 15:32:31   4550] AAE_INFO-618: Total number of nets in the design is 33100,  99.2 percent of the nets selected for SI analysis
[03/09 15:32:32   4550] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:01.0)
[03/09 15:32:32   4550] End delay calculation. (MEM=1606.86 CPU=0:00:07.7 REAL=0:00:08.0)
[03/09 15:32:32   4550] Save waveform /tmp/innovus_temp_32734_ieng6-ece-16.ucsd.edu_nbalasubramanian_KR10vg/.AAE_pwMMQw/.AAE_32734/waveform.data...
[03/09 15:32:32   4550] *** CDM Built up (cpu=0:00:08.6  real=0:00:09.0  mem= 1606.9M) ***
[03/09 15:32:33   4551] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1606.9M)
[03/09 15:32:33   4551] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/09 15:32:33   4551] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1606.9M)
[03/09 15:32:33   4551] Starting SI iteration 2
[03/09 15:32:33   4552] AAE_INFO: 1 threads acquired from CTE.
[03/09 15:32:33   4552] Calculate early delays in OCV mode...
[03/09 15:32:33   4552] Calculate late delays in OCV mode...
[03/09 15:32:35   4554] AAE_INFO-618: Total number of nets in the design is 33100,  7.2 percent of the nets selected for SI analysis
[03/09 15:32:35   4554] End delay calculation. (MEM=1582.9 CPU=0:00:02.2 REAL=0:00:02.0)
[03/09 15:32:35   4554] *** CDM Built up (cpu=0:00:02.3  real=0:00:02.0  mem= 1582.9M) ***
[03/09 15:32:37   4555] *** Done Building Timing Graph (cpu=0:00:13.7 real=0:00:13.0 totSessionCpu=1:15:56 mem=1582.9M)
[03/09 15:32:37   4555] ** Profile ** Start :  cpu=0:00:00.0, mem=1582.9M
[03/09 15:32:37   4555] ** Profile ** Other data :  cpu=0:00:00.1, mem=1582.9M
[03/09 15:32:37   4556] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1582.9M
[03/09 15:32:38   4557] ** Profile ** DRVs :  cpu=0:00:01.1, mem=1582.9M
[03/09 15:32:38   4557] 
------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.532  | -0.267  | -0.532  |
|           TNS (ns):|-270.502 |-227.550 | -42.953 |
|    Violating Paths:|  1885   |  1725   |   160   |
|          All Paths:|  6712   |  5278   |  5570   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 75.043%
       (98.159% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1582.9M
[03/09 15:32:38   4557] **optDesign ... cpu = 0:00:25, real = 0:00:25, mem = 1484.3M, totSessionCpu=1:15:57 **
[03/09 15:32:38   4557] Setting latch borrow mode to budget during optimization.
[03/09 15:32:40   4559] Glitch fixing enabled
[03/09 15:32:40   4559] <optDesign CMD> fixdrv  all VT Cells
[03/09 15:32:40   4559] Leakage Power Opt: re-selecting buf/inv list 
[03/09 15:32:40   4559] Summary for sequential cells idenfication: 
[03/09 15:32:40   4559] Identified SBFF number: 199
[03/09 15:32:40   4559] Identified MBFF number: 0
[03/09 15:32:40   4559] Not identified SBFF number: 0
[03/09 15:32:40   4559] Not identified MBFF number: 0
[03/09 15:32:40   4559] Number of sequential cells which are not FFs: 104
[03/09 15:32:40   4559] 
[03/09 15:32:40   4559] **INFO: Num dontuse cells 97, Num usable cells 843
[03/09 15:32:40   4559] optDesignOneStep: Leakage Power Flow
[03/09 15:32:40   4559] **INFO: Num dontuse cells 97, Num usable cells 843
[03/09 15:32:40   4559] **INFO: Start fixing DRV (Mem = 1551.12M) ...
[03/09 15:32:40   4559] **INFO: Options = -postRoute -maxCap -maxTran -maxFanout -noSensitivity -backward -maxIter 1
[03/09 15:32:40   4559] **INFO: Start fixing DRV iteration 1 ...
[03/09 15:32:40   4559] Begin: GigaOpt DRV Optimization
[03/09 15:32:40   4559] Glitch fixing enabled
[03/09 15:32:40   4559] Info: 219 clock nets excluded from IPO operation.
[03/09 15:32:40   4559] Summary for sequential cells idenfication: 
[03/09 15:32:40   4559] Identified SBFF number: 199
[03/09 15:32:40   4559] Identified MBFF number: 0
[03/09 15:32:40   4559] Not identified SBFF number: 0
[03/09 15:32:40   4559] Not identified MBFF number: 0
[03/09 15:32:40   4559] Number of sequential cells which are not FFs: 104
[03/09 15:32:40   4559] 
[03/09 15:32:40   4559] DRV pessimism of 5.00% is used.
[03/09 15:32:40   4559] PhyDesignGrid: maxLocalDensity 0.96
[03/09 15:32:40   4559] #spOpts: N=65 mergeVia=F 
[03/09 15:32:44   4563] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/09 15:32:44   4563] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       glitch      |       |           |           |           |         |            |           |
[03/09 15:32:44   4563] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/09 15:32:44   4563] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[03/09 15:32:44   4563] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/09 15:32:44   4563] DEBUG: @coeDRVCandCache::init.
[03/09 15:32:44   4563] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/09 15:32:45   4563] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.53 |          0|          0|          0|  98.16  |            |           |
[03/09 15:32:45   4563] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/09 15:32:45   4564] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.53 |          0|          0|          0|  98.16  |   0:00:00.0|    1775.3M|
[03/09 15:32:45   4564] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/09 15:32:45   4564] **** Begin NDR-Layer Usage Statistics ****
[03/09 15:32:45   4564] Layer 3 has 219 constrained nets 
[03/09 15:32:45   4564] Layer 7 has 284 constrained nets 
[03/09 15:32:45   4564] **** End NDR-Layer Usage Statistics ****
[03/09 15:32:45   4564] 
[03/09 15:32:45   4564] *** Finish DRV Fixing (cpu=0:00:01.5 real=0:00:01.0 mem=1775.3M) ***
[03/09 15:32:45   4564] 
[03/09 15:32:45   4564] Begin: glitch net info
[03/09 15:32:45   4564] glitch slack range: number of glitch nets
[03/09 15:32:45   4564] glitch slack < -0.32 : 0
[03/09 15:32:45   4564] -0.32 < glitch slack < -0.28 : 0
[03/09 15:32:45   4564] -0.28 < glitch slack < -0.24 : 0
[03/09 15:32:45   4564] -0.24 < glitch slack < -0.2 : 0
[03/09 15:32:45   4564] -0.2 < glitch slack < -0.16 : 0
[03/09 15:32:45   4564] -0.16 < glitch slack < -0.12 : 0
[03/09 15:32:45   4564] -0.12 < glitch slack < -0.08 : 0
[03/09 15:32:45   4564] -0.08 < glitch slack < -0.04 : 0
[03/09 15:32:45   4564] -0.04 < glitch slack : 0
[03/09 15:32:45   4564] End: glitch net info
[03/09 15:32:45   4564] DEBUG: @coeDRVCandCache::cleanup.
[03/09 15:32:45   4564] drv optimizer changes nothing and skips refinePlace
[03/09 15:32:45   4564] End: GigaOpt DRV Optimization
[03/09 15:32:45   4564] **optDesign ... cpu = 0:00:33, real = 0:00:32, mem = 1650.7M, totSessionCpu=1:16:05 **
[03/09 15:32:45   4564] *info:
[03/09 15:32:45   4564] **INFO: Completed fixing DRV (CPU Time = 0:00:05, Mem = 1650.75M).
[03/09 15:32:45   4564] Leakage Power Opt: resetting the buf/inv selection
[03/09 15:32:45   4564] ** Profile ** Start :  cpu=0:00:00.0, mem=1650.7M
[03/09 15:32:45   4564] ** Profile ** Other data :  cpu=0:00:00.1, mem=1650.7M
[03/09 15:32:46   4565] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1660.8M
[03/09 15:32:47   4566] ** Profile ** DRVs :  cpu=0:00:01.1, mem=1660.8M
[03/09 15:32:47   4566] 
------------------------------------------------------------
     SI Timing Summary (cpu=0.09min real=0.08min mem=1650.7M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.532  | -0.267  | -0.532  |
|           TNS (ns):|-270.502 |-227.550 | -42.953 |
|    Violating Paths:|  1885   |  1725   |   160   |
|          All Paths:|  6712   |  5278   |  5570   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 75.043%
       (98.159% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1660.8M
[03/09 15:32:47   4566] **optDesign ... cpu = 0:00:34, real = 0:00:34, mem = 1650.7M, totSessionCpu=1:16:06 **
[03/09 15:32:47   4566]   Timing Snapshot: (REF)
[03/09 15:32:47   4566]      Weighted WNS: 0.000
[03/09 15:32:47   4566]       All  PG WNS: 0.000
[03/09 15:32:47   4566]       High PG WNS: 0.000
[03/09 15:32:47   4566]       All  PG TNS: 0.000
[03/09 15:32:47   4566]       High PG TNS: 0.000
[03/09 15:32:47   4566]          Tran DRV: 0
[03/09 15:32:47   4566]           Cap DRV: 0
[03/09 15:32:47   4566]        Fanout DRV: 0
[03/09 15:32:47   4566]            Glitch: 0
[03/09 15:32:48   4566]   Timing Snapshot: (REF)
[03/09 15:32:48   4566]      Weighted WNS: -0.294
[03/09 15:32:48   4566]       All  PG WNS: -0.532
[03/09 15:32:48   4566]       High PG WNS: -0.267
[03/09 15:32:48   4566]       All  PG TNS: -270.504
[03/09 15:32:48   4566]       High PG TNS: -227.552
[03/09 15:32:48   4566]          Tran DRV: 0
[03/09 15:32:48   4566]           Cap DRV: 0
[03/09 15:32:48   4566]        Fanout DRV: 0
[03/09 15:32:48   4566]            Glitch: 0
[03/09 15:32:48   4566]    Category Slack: { [L, -0.532] [H, -0.267] }
[03/09 15:32:48   4566] 
[03/09 15:32:48   4566] ** Profile ** Start :  cpu=0:00:00.0, mem=1622.1M
[03/09 15:32:48   4567] ** Profile ** Other data :  cpu=0:00:00.1, mem=1622.1M
[03/09 15:32:48   4567] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1622.1M
[03/09 15:32:49   4568] ** Profile ** DRVs :  cpu=0:00:01.1, mem=1622.1M
[03/09 15:32:49   4568] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.532  | -0.267  | -0.532  |
|           TNS (ns):|-270.502 |-227.550 | -42.953 |
|    Violating Paths:|  1885   |  1725   |   160   |
|          All Paths:|  6712   |  5278   |  5570   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 75.043%
       (98.159% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1622.1M
[03/09 15:32:49   4568] **optDesign ... cpu = 0:00:36, real = 0:00:36, mem = 1584.0M, totSessionCpu=1:16:08 **
[03/09 15:32:49   4568] -routeWithEco false                      # bool, default=false
[03/09 15:32:49   4568] -routeWithEco true                       # bool, default=false, user setting
[03/09 15:32:49   4568] -routeSelectedNetOnly false              # bool, default=false, user setting
[03/09 15:32:49   4568] -routeWithTimingDriven true              # bool, default=false, user setting
[03/09 15:32:49   4568] -routeWithTimingDriven false             # bool, default=false, user setting
[03/09 15:32:49   4568] -routeWithSiDriven true                  # bool, default=false, user setting
[03/09 15:32:49   4568] -routeWithSiDriven false                 # bool, default=false, user setting
[03/09 15:32:49   4568] 
[03/09 15:32:49   4568] globalDetailRoute
[03/09 15:32:49   4568] 
[03/09 15:32:49   4568] #setNanoRouteMode -drouteAutoStop true
[03/09 15:32:49   4568] #setNanoRouteMode -drouteFixAntenna true
[03/09 15:32:49   4568] #setNanoRouteMode -droutePostRouteSpreadWire "false"
[03/09 15:32:49   4568] #setNanoRouteMode -routeSelectedNetOnly false
[03/09 15:32:49   4568] #setNanoRouteMode -routeWithEco true
[03/09 15:32:49   4568] #setNanoRouteMode -routeWithSiDriven false
[03/09 15:32:49   4568] #setNanoRouteMode -routeWithTimingDriven false
[03/09 15:32:49   4568] #Start globalDetailRoute on Sun Mar  9 15:32:49 2025
[03/09 15:32:49   4568] #
[03/09 15:32:49   4568] Closing parasitic data file '/tmp/innovus_temp_32734_ieng6-ece-16.ucsd.edu_nbalasubramanian_KR10vg/core_32734_uvzcQK.rcdb.d'. 32842 times net's RC data read were performed.
[03/09 15:32:50   4569] ### Net info: total nets: 33100
[03/09 15:32:50   4569] ### Net info: dirty nets: 0
[03/09 15:32:50   4569] ### Net info: marked as disconnected nets: 0
[03/09 15:32:51   4570] ### Net info: fully routed nets: 32842
[03/09 15:32:51   4570] ### Net info: trivial (single pin) nets: 0
[03/09 15:32:51   4570] ### Net info: unrouted nets: 258
[03/09 15:32:51   4570] ### Net info: re-extraction nets: 0
[03/09 15:32:51   4570] ### Net info: ignored nets: 0
[03/09 15:32:51   4570] ### Net info: skip routing nets: 0
[03/09 15:32:51   4570] #NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
[03/09 15:32:51   4570] #Start routing data preparation.
[03/09 15:32:51   4570] #Minimum voltage of a net in the design = 0.000.
[03/09 15:32:51   4570] #Maximum voltage of a net in the design = 1.100.
[03/09 15:32:51   4570] #Voltage range [0.000 - 0.000] has 1 net.
[03/09 15:32:51   4570] #Voltage range [0.900 - 1.100] has 1 net.
[03/09 15:32:51   4570] #Voltage range [0.000 - 1.100] has 33098 nets.
[03/09 15:32:52   4571] # M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
[03/09 15:32:52   4571] # M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/09 15:32:52   4571] # M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/09 15:32:52   4571] # M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/09 15:32:52   4571] # M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/09 15:32:52   4571] # M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/09 15:32:52   4571] # M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/09 15:32:52   4571] # M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/09 15:32:53   4572] #986/32842 = 3% of signal nets have been set as priority nets
[03/09 15:32:53   4572] #Regenerating Ggrids automatically.
[03/09 15:32:53   4572] #Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
[03/09 15:32:53   4572] #Using automatically generated G-grids.
[03/09 15:32:53   4572] #Done routing data preparation.
[03/09 15:32:53   4572] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1328.73 (MB), peak = 1445.86 (MB)
[03/09 15:32:53   4572] #Merging special wires...
[03/09 15:32:53   4572] #Found 0 nets for post-route si or timing fixing.
[03/09 15:32:53   4572] #WARNING (NRGR-22) Design is already detail routed.
[03/09 15:32:54   4572] #Cpu time = 00:00:02
[03/09 15:32:54   4572] #Elapsed time = 00:00:02
[03/09 15:32:54   4572] #Increased memory = 0.00 (MB)
[03/09 15:32:54   4572] #Total memory = 1328.73 (MB)
[03/09 15:32:54   4572] #Peak memory = 1445.86 (MB)
[03/09 15:32:55   4573] #
[03/09 15:32:55   4573] #Start Detail Routing..
[03/09 15:32:55   4573] #start initial detail routing ...
[03/09 15:32:55   4574] #    number of violations = 0
[03/09 15:32:55   4574] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1330.55 (MB), peak = 1445.86 (MB)
[03/09 15:32:55   4574] #start 1st optimization iteration ...
[03/09 15:32:55   4574] #    number of violations = 0
[03/09 15:32:55   4574] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1330.55 (MB), peak = 1445.86 (MB)
[03/09 15:32:56   4574] #Complete Detail Routing.
[03/09 15:32:56   4574] #Total number of nets with non-default rule or having extra spacing = 226
[03/09 15:32:56   4574] #Total wire length = 612297 um.
[03/09 15:32:56   4574] #Total half perimeter of net bounding box = 532560 um.
[03/09 15:32:56   4574] #Total wire length on LAYER M1 = 818 um.
[03/09 15:32:56   4574] #Total wire length on LAYER M2 = 151573 um.
[03/09 15:32:56   4574] #Total wire length on LAYER M3 = 212712 um.
[03/09 15:32:56   4574] #Total wire length on LAYER M4 = 140907 um.
[03/09 15:32:56   4574] #Total wire length on LAYER M5 = 56017 um.
[03/09 15:32:56   4574] #Total wire length on LAYER M6 = 21596 um.
[03/09 15:32:56   4574] #Total wire length on LAYER M7 = 10810 um.
[03/09 15:32:56   4574] #Total wire length on LAYER M8 = 17863 um.
[03/09 15:32:56   4574] #Total number of vias = 235606
[03/09 15:32:56   4574] #Total number of multi-cut vias = 164156 ( 69.7%)
[03/09 15:32:56   4574] #Total number of single cut vias = 71450 ( 30.3%)
[03/09 15:32:56   4574] #Up-Via Summary (total 235606):
[03/09 15:32:56   4574] #                   single-cut          multi-cut      Total
[03/09 15:32:56   4574] #-----------------------------------------------------------
[03/09 15:32:56   4574] #  Metal 1       69716 ( 64.4%)     38537 ( 35.6%)     108253
[03/09 15:32:56   4574] #  Metal 2        1561 (  1.7%)     92505 ( 98.3%)      94066
[03/09 15:32:56   4574] #  Metal 3         127 (  0.6%)     22642 ( 99.4%)      22769
[03/09 15:32:56   4574] #  Metal 4          17 (  0.3%)      6516 ( 99.7%)       6533
[03/09 15:32:56   4574] #  Metal 5           2 (  0.1%)      2010 ( 99.9%)       2012
[03/09 15:32:56   4574] #  Metal 6          18 (  1.7%)      1065 ( 98.3%)       1083
[03/09 15:32:56   4574] #  Metal 7           9 (  1.0%)       881 ( 99.0%)        890
[03/09 15:32:56   4574] #-----------------------------------------------------------
[03/09 15:32:56   4574] #                71450 ( 30.3%)    164156 ( 69.7%)     235606 
[03/09 15:32:56   4574] #
[03/09 15:32:56   4574] #Total number of DRC violations = 0
[03/09 15:32:56   4574] #Cpu time = 00:00:02
[03/09 15:32:56   4574] #Elapsed time = 00:00:02
[03/09 15:32:56   4574] #Increased memory = 0.09 (MB)
[03/09 15:32:56   4574] #Total memory = 1328.82 (MB)
[03/09 15:32:56   4574] #Peak memory = 1445.86 (MB)
[03/09 15:32:56   4575] #
[03/09 15:32:56   4575] #start routing for process antenna violation fix ...
[03/09 15:32:57   4575] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1330.55 (MB), peak = 1445.86 (MB)
[03/09 15:32:57   4575] #
[03/09 15:32:57   4576] #Total number of nets with non-default rule or having extra spacing = 226
[03/09 15:32:57   4576] #Total wire length = 612297 um.
[03/09 15:32:57   4576] #Total half perimeter of net bounding box = 532560 um.
[03/09 15:32:57   4576] #Total wire length on LAYER M1 = 818 um.
[03/09 15:32:57   4576] #Total wire length on LAYER M2 = 151573 um.
[03/09 15:32:57   4576] #Total wire length on LAYER M3 = 212712 um.
[03/09 15:32:57   4576] #Total wire length on LAYER M4 = 140907 um.
[03/09 15:32:57   4576] #Total wire length on LAYER M5 = 56017 um.
[03/09 15:32:57   4576] #Total wire length on LAYER M6 = 21596 um.
[03/09 15:32:57   4576] #Total wire length on LAYER M7 = 10810 um.
[03/09 15:32:57   4576] #Total wire length on LAYER M8 = 17863 um.
[03/09 15:32:57   4576] #Total number of vias = 235606
[03/09 15:32:57   4576] #Total number of multi-cut vias = 164156 ( 69.7%)
[03/09 15:32:57   4576] #Total number of single cut vias = 71450 ( 30.3%)
[03/09 15:32:57   4576] #Up-Via Summary (total 235606):
[03/09 15:32:57   4576] #                   single-cut          multi-cut      Total
[03/09 15:32:57   4576] #-----------------------------------------------------------
[03/09 15:32:57   4576] #  Metal 1       69716 ( 64.4%)     38537 ( 35.6%)     108253
[03/09 15:32:57   4576] #  Metal 2        1561 (  1.7%)     92505 ( 98.3%)      94066
[03/09 15:32:57   4576] #  Metal 3         127 (  0.6%)     22642 ( 99.4%)      22769
[03/09 15:32:57   4576] #  Metal 4          17 (  0.3%)      6516 ( 99.7%)       6533
[03/09 15:32:57   4576] #  Metal 5           2 (  0.1%)      2010 ( 99.9%)       2012
[03/09 15:32:57   4576] #  Metal 6          18 (  1.7%)      1065 ( 98.3%)       1083
[03/09 15:32:57   4576] #  Metal 7           9 (  1.0%)       881 ( 99.0%)        890
[03/09 15:32:57   4576] #-----------------------------------------------------------
[03/09 15:32:57   4576] #                71450 ( 30.3%)    164156 ( 69.7%)     235606 
[03/09 15:32:57   4576] #
[03/09 15:32:57   4576] #Total number of DRC violations = 0
[03/09 15:32:57   4576] #Total number of net violated process antenna rule = 0
[03/09 15:32:57   4576] #
[03/09 15:32:59   4578] #
[03/09 15:32:59   4578] #Start Post Route via swapping..
[03/09 15:32:59   4578] #0.00% of area are rerouted by ECO routing.
[03/09 15:32:59   4578] #    number of violations = 0
[03/09 15:32:59   4578] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1333.89 (MB), peak = 1445.86 (MB)
[03/09 15:32:59   4578] #    number of violations = 0
[03/09 15:32:59   4578] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1334.09 (MB), peak = 1445.86 (MB)
[03/09 15:32:59   4578] #CELL_VIEW core,init has no DRC violation.
[03/09 15:32:59   4578] #Total number of DRC violations = 0
[03/09 15:32:59   4578] #Total number of net violated process antenna rule = 0
[03/09 15:32:59   4578] #No via is swapped.
[03/09 15:32:59   4578] #Post Route via swapping is done.
[03/09 15:32:59   4578] #Total number of nets with non-default rule or having extra spacing = 226
[03/09 15:32:59   4578] #Total wire length = 612297 um.
[03/09 15:32:59   4578] #Total half perimeter of net bounding box = 532560 um.
[03/09 15:32:59   4578] #Total wire length on LAYER M1 = 818 um.
[03/09 15:32:59   4578] #Total wire length on LAYER M2 = 151573 um.
[03/09 15:32:59   4578] #Total wire length on LAYER M3 = 212712 um.
[03/09 15:32:59   4578] #Total wire length on LAYER M4 = 140907 um.
[03/09 15:32:59   4578] #Total wire length on LAYER M5 = 56017 um.
[03/09 15:32:59   4578] #Total wire length on LAYER M6 = 21596 um.
[03/09 15:32:59   4578] #Total wire length on LAYER M7 = 10810 um.
[03/09 15:32:59   4578] #Total wire length on LAYER M8 = 17863 um.
[03/09 15:32:59   4578] #Total number of vias = 235606
[03/09 15:32:59   4578] #Total number of multi-cut vias = 164156 ( 69.7%)
[03/09 15:32:59   4578] #Total number of single cut vias = 71450 ( 30.3%)
[03/09 15:32:59   4578] #Up-Via Summary (total 235606):
[03/09 15:32:59   4578] #                   single-cut          multi-cut      Total
[03/09 15:32:59   4578] #-----------------------------------------------------------
[03/09 15:32:59   4578] #  Metal 1       69716 ( 64.4%)     38537 ( 35.6%)     108253
[03/09 15:32:59   4578] #  Metal 2        1561 (  1.7%)     92505 ( 98.3%)      94066
[03/09 15:32:59   4578] #  Metal 3         127 (  0.6%)     22642 ( 99.4%)      22769
[03/09 15:32:59   4578] #  Metal 4          17 (  0.3%)      6516 ( 99.7%)       6533
[03/09 15:32:59   4578] #  Metal 5           2 (  0.1%)      2010 ( 99.9%)       2012
[03/09 15:32:59   4578] #  Metal 6          18 (  1.7%)      1065 ( 98.3%)       1083
[03/09 15:32:59   4578] #  Metal 7           9 (  1.0%)       881 ( 99.0%)        890
[03/09 15:32:59   4578] #-----------------------------------------------------------
[03/09 15:32:59   4578] #                71450 ( 30.3%)    164156 ( 69.7%)     235606 
[03/09 15:32:59   4578] #
[03/09 15:32:59   4578] #detailRoute Statistics:
[03/09 15:32:59   4578] #Cpu time = 00:00:06
[03/09 15:32:59   4578] #Elapsed time = 00:00:06
[03/09 15:32:59   4578] #Increased memory = 3.62 (MB)
[03/09 15:32:59   4578] #Total memory = 1332.35 (MB)
[03/09 15:32:59   4578] #Peak memory = 1445.86 (MB)
[03/09 15:33:00   4579] #
[03/09 15:33:00   4579] #globalDetailRoute statistics:
[03/09 15:33:00   4579] #Cpu time = 00:00:11
[03/09 15:33:00   4579] #Elapsed time = 00:00:11
[03/09 15:33:00   4579] #Increased memory = -54.00 (MB)
[03/09 15:33:00   4579] #Total memory = 1312.13 (MB)
[03/09 15:33:00   4579] #Peak memory = 1445.86 (MB)
[03/09 15:33:00   4579] #Number of warnings = 1
[03/09 15:33:00   4579] #Total number of warnings = 157
[03/09 15:33:00   4579] #Number of fails = 0
[03/09 15:33:00   4579] #Total number of fails = 0
[03/09 15:33:00   4579] #Complete globalDetailRoute on Sun Mar  9 15:33:00 2025
[03/09 15:33:00   4579] #
[03/09 15:33:00   4579] **optDesign ... cpu = 0:00:47, real = 0:00:47, mem = 1583.7M, totSessionCpu=1:16:19 **
[03/09 15:33:00   4579] -routeWithEco false                      # bool, default=false
[03/09 15:33:00   4579] -routeSelectedNetOnly false              # bool, default=false, user setting
[03/09 15:33:00   4579] -routeWithTimingDriven true              # bool, default=false, user setting
[03/09 15:33:00   4579] -routeWithSiDriven true                  # bool, default=false, user setting
[03/09 15:33:00   4579] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
[03/09 15:33:00   4579] Extraction called for design 'core' of instances=53270 and nets=33100 using extraction engine 'postRoute' at effort level 'low' .
[03/09 15:33:00   4579] PostRoute (effortLevel low) RC Extraction called for design core.
[03/09 15:33:00   4579] RC Extraction called in multi-corner(2) mode.
[03/09 15:33:00   4579] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/09 15:33:00   4579] Process corner(s) are loaded.
[03/09 15:33:00   4579]  Corner: Cmax
[03/09 15:33:00   4579]  Corner: Cmin
[03/09 15:33:00   4579] extractDetailRC Option : -outfile /tmp/innovus_temp_32734_ieng6-ece-16.ucsd.edu_nbalasubramanian_KR10vg/core_32734_uvzcQK.rcdb.d -maxResLength 200  -extended
[03/09 15:33:00   4579] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/09 15:33:00   4579]       RC Corner Indexes            0       1   
[03/09 15:33:00   4579] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/09 15:33:00   4579] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/09 15:33:00   4579] Resistance Scaling Factor    : 1.00000 1.00000 
[03/09 15:33:00   4579] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/09 15:33:00   4579] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/09 15:33:00   4579] Shrink Factor                : 1.00000
[03/09 15:33:01   4580] Initializing multi-corner capacitance tables ... 
[03/09 15:33:01   4580] Initializing multi-corner resistance tables ...
[03/09 15:33:01   4580] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1583.7M)
[03/09 15:33:02   4580] Creating parasitic data file '/tmp/innovus_temp_32734_ieng6-ece-16.ucsd.edu_nbalasubramanian_KR10vg/core_32734_uvzcQK.rcdb.d' for storing RC.
[03/09 15:33:02   4581] Extracted 10.0005% (CPU Time= 0:00:01.1  MEM= 1624.4M)
[03/09 15:33:02   4581] Extracted 20.0004% (CPU Time= 0:00:01.4  MEM= 1624.4M)
[03/09 15:33:02   4581] Extracted 30.0003% (CPU Time= 0:00:01.7  MEM= 1624.4M)
[03/09 15:33:03   4582] Extracted 40.0006% (CPU Time= 0:00:01.9  MEM= 1624.4M)
[03/09 15:33:03   4582] Extracted 50.0005% (CPU Time= 0:00:02.1  MEM= 1624.4M)
[03/09 15:33:03   4582] Extracted 60.0004% (CPU Time= 0:00:02.4  MEM= 1624.4M)
[03/09 15:33:04   4583] Extracted 70.0006% (CPU Time= 0:00:02.8  MEM= 1628.4M)
[03/09 15:33:04   4583] Extracted 80.0005% (CPU Time= 0:00:03.3  MEM= 1628.4M)
[03/09 15:33:05   4584] Extracted 90.0004% (CPU Time= 0:00:04.2  MEM= 1628.4M)
[03/09 15:33:06   4585] Extracted 100% (CPU Time= 0:00:05.7  MEM= 1628.4M)
[03/09 15:33:07   4586] Number of Extracted Resistors     : 594697
[03/09 15:33:07   4586] Number of Extracted Ground Cap.   : 584999
[03/09 15:33:07   4586] Number of Extracted Coupling Cap. : 950052
[03/09 15:33:07   4586] Opening parasitic data file '/tmp/innovus_temp_32734_ieng6-ece-16.ucsd.edu_nbalasubramanian_KR10vg/core_32734_uvzcQK.rcdb.d' for reading.
[03/09 15:33:07   4586] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/09 15:33:07   4586]  Corner: Cmax
[03/09 15:33:07   4586]  Corner: Cmin
[03/09 15:33:07   4586] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1616.4M)
[03/09 15:33:07   4586] Creating parasitic data file '/tmp/innovus_temp_32734_ieng6-ece-16.ucsd.edu_nbalasubramanian_KR10vg/core_32734_uvzcQK.rcdb_Filter.rcdb.d' for storing RC.
[03/09 15:33:07   4586] Closing parasitic data file '/tmp/innovus_temp_32734_ieng6-ece-16.ucsd.edu_nbalasubramanian_KR10vg/core_32734_uvzcQK.rcdb.d'. 32842 times net's RC data read were performed.
[03/09 15:33:07   4586] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1616.387M)
[03/09 15:33:07   4586] Opening parasitic data file '/tmp/innovus_temp_32734_ieng6-ece-16.ucsd.edu_nbalasubramanian_KR10vg/core_32734_uvzcQK.rcdb.d' for reading.
[03/09 15:33:07   4586] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1616.387M)
[03/09 15:33:07   4586] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:07.4  Real Time: 0:00:07.0  MEM: 1616.387M)
[03/09 15:33:08   4587] **optDesign ... cpu = 0:00:55, real = 0:00:55, mem = 1546.7M, totSessionCpu=1:16:27 **
[03/09 15:33:08   4587] Starting SI iteration 1 using Infinite Timing Windows
[03/09 15:33:08   4587] Begin IPO call back ...
[03/09 15:33:08   4587] End IPO call back ...
[03/09 15:33:08   4587] #################################################################################
[03/09 15:33:08   4587] # Design Stage: PostRoute
[03/09 15:33:08   4587] # Design Name: core
[03/09 15:33:08   4587] # Design Mode: 65nm
[03/09 15:33:08   4587] # Analysis Mode: MMMC OCV 
[03/09 15:33:08   4587] # Parasitics Mode: SPEF/RCDB
[03/09 15:33:08   4587] # Signoff Settings: SI On 
[03/09 15:33:08   4587] #################################################################################
[03/09 15:33:09   4588] AAE_INFO: 1 threads acquired from CTE.
[03/09 15:33:09   4588] Setting infinite Tws ...
[03/09 15:33:09   4588] First Iteration Infinite Tw... 
[03/09 15:33:09   4588] Calculate early delays in OCV mode...
[03/09 15:33:09   4588] Calculate late delays in OCV mode...
[03/09 15:33:09   4588] Topological Sorting (CPU = 0:00:00.1, MEM = 1558.9M, InitMEM = 1554.2M)
[03/09 15:33:09   4588] Initializing multi-corner capacitance tables ... 
[03/09 15:33:09   4588] Initializing multi-corner resistance tables ...
[03/09 15:33:10   4589] Opening parasitic data file '/tmp/innovus_temp_32734_ieng6-ece-16.ucsd.edu_nbalasubramanian_KR10vg/core_32734_uvzcQK.rcdb.d' for reading.
[03/09 15:33:10   4589] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1575.6M)
[03/09 15:33:10   4589] AAE_INFO: 1 threads acquired from CTE.
[03/09 15:33:18   4597] AAE_INFO-618: Total number of nets in the design is 33100,  99.2 percent of the nets selected for SI analysis
[03/09 15:33:18   4597] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/09 15:33:18   4597] End delay calculation. (MEM=1642.38 CPU=0:00:07.7 REAL=0:00:08.0)
[03/09 15:33:18   4597] Save waveform /tmp/innovus_temp_32734_ieng6-ece-16.ucsd.edu_nbalasubramanian_KR10vg/.AAE_pwMMQw/.AAE_32734/waveform.data...
[03/09 15:33:18   4597] *** CDM Built up (cpu=0:00:09.9  real=0:00:10.0  mem= 1642.4M) ***
[03/09 15:33:19   4598] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1642.4M)
[03/09 15:33:19   4598] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/09 15:33:19   4598] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1642.4M)
[03/09 15:33:19   4598] Starting SI iteration 2
[03/09 15:33:19   4598] AAE_INFO: 1 threads acquired from CTE.
[03/09 15:33:19   4598] Calculate early delays in OCV mode...
[03/09 15:33:19   4598] Calculate late delays in OCV mode...
[03/09 15:33:21   4600] AAE_INFO-618: Total number of nets in the design is 33100,  7.2 percent of the nets selected for SI analysis
[03/09 15:33:21   4600] End delay calculation. (MEM=1618.43 CPU=0:00:02.2 REAL=0:00:02.0)
[03/09 15:33:21   4600] *** CDM Built up (cpu=0:00:02.3  real=0:00:02.0  mem= 1618.4M) ***
[03/09 15:33:23   4602] *** Done Building Timing Graph (cpu=0:00:15.7 real=0:00:15.0 totSessionCpu=1:16:43 mem=1618.4M)
[03/09 15:33:23   4602] **optDesign ... cpu = 0:01:11, real = 0:01:10, mem = 1551.7M, totSessionCpu=1:16:43 **
[03/09 15:33:23   4602] Latch borrow mode reset to max_borrow
[03/09 15:33:24   4603] <optDesign CMD> Restore Using all VT Cells
[03/09 15:33:24   4603] Reported timing to dir ./timingReports
[03/09 15:33:24   4603] **optDesign ... cpu = 0:01:12, real = 0:01:11, mem = 1551.7M, totSessionCpu=1:16:44 **
[03/09 15:33:24   4603] Begin: glitch net info
[03/09 15:33:25   4604] glitch slack range: number of glitch nets
[03/09 15:33:25   4604] glitch slack < -0.32 : 0
[03/09 15:33:25   4604] -0.32 < glitch slack < -0.28 : 0
[03/09 15:33:25   4604] -0.28 < glitch slack < -0.24 : 0
[03/09 15:33:25   4604] -0.24 < glitch slack < -0.2 : 0
[03/09 15:33:25   4604] -0.2 < glitch slack < -0.16 : 0
[03/09 15:33:25   4604] -0.16 < glitch slack < -0.12 : 0
[03/09 15:33:25   4604] -0.12 < glitch slack < -0.08 : 0
[03/09 15:33:25   4604] -0.08 < glitch slack < -0.04 : 0
[03/09 15:33:25   4604] -0.04 < glitch slack : 0
[03/09 15:33:25   4604] End: glitch net info
[03/09 15:33:25   4604] ** Profile ** Start :  cpu=0:00:00.0, mem=1608.9M
[03/09 15:33:25   4604] ** Profile ** Other data :  cpu=0:00:00.1, mem=1608.9M
[03/09 15:33:25   4604] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1608.9M
[03/09 15:33:26   4605] ** Profile ** Total reports :  cpu=0:00:01.4, mem=1553.7M
[03/09 15:33:28   4606] ** Profile ** DRVs :  cpu=0:00:01.1, mem=1553.7M
[03/09 15:33:28   4606] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.532  | -0.267  | -0.532  |
|           TNS (ns):|-270.502 |-227.550 | -42.953 |
|    Violating Paths:|  1885   |  1725   |   160   |
|          All Paths:|  6712   |  5278   |  5570   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 75.043%
       (98.159% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1553.7M
[03/09 15:33:28   4606] **optDesign ... cpu = 0:01:15, real = 0:01:15, mem = 1551.7M, totSessionCpu=1:16:47 **
[03/09 15:33:28   4606]  ReSet Options after AAE Based Opt flow 
[03/09 15:33:28   4606] *** Finished optDesign ***
[03/09 15:33:28   4606] 
[03/09 15:33:28   4606] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:01:20 real=  0:01:20)
[03/09 15:33:28   4606] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.2 real=0:00:00.2)
[03/09 15:33:28   4606] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:15.8 real=0:00:15.5)
[03/09 15:33:28   4606] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/09 15:33:28   4606] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:18.2 real=0:00:18.1)
[03/09 15:33:28   4606] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:07.8 real=0:00:07.7)
[03/09 15:33:28   4606] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:01.5 real=0:00:01.5)
[03/09 15:33:28   4606] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=0:00:10.9 real=0:00:10.9)
[03/09 15:33:28   4606] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:15.7 real=0:00:15.6)
[03/09 15:33:28   4606] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/09 15:33:28   4606] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:01.3 real=0:00:01.3)
[03/09 15:33:28   4606] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[03/09 15:33:28   4606] Info: pop threads available for lower-level modules during optimization.
[03/09 15:33:28   4607] Removing temporary dont_use automatically set for cells with technology sites with no row.
[03/09 15:33:28   4607] <CMD> optDesign -postRoute -inc
[03/09 15:33:28   4607] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/09 15:33:28   4607] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[03/09 15:33:28   4607] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/09 15:33:28   4607] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/09 15:33:28   4607] -setupDynamicPowerViewAsDefaultView false
[03/09 15:33:28   4607]                                            # bool, default=false, private
[03/09 15:33:28   4607] #spOpts: N=65 mergeVia=F 
[03/09 15:33:28   4607] Core basic site is core
[03/09 15:33:28   4607] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/09 15:33:28   4607] #spOpts: N=65 mergeVia=F 
[03/09 15:33:28   4607] GigaOpt running with 1 threads.
[03/09 15:33:28   4607] Info: 1 threads available for lower-level modules during optimization.
[03/09 15:33:28   4607] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[03/09 15:33:28   4607] 	Cell FILL1_LL, site bcore.
[03/09 15:33:28   4607] 	Cell FILL_NW_HH, site bcore.
[03/09 15:33:28   4607] 	Cell FILL_NW_LL, site bcore.
[03/09 15:33:28   4607] 	Cell GFILL, site gacore.
[03/09 15:33:28   4607] 	Cell GFILL10, site gacore.
[03/09 15:33:28   4607] 	Cell GFILL2, site gacore.
[03/09 15:33:28   4607] 	Cell GFILL3, site gacore.
[03/09 15:33:28   4607] 	Cell GFILL4, site gacore.
[03/09 15:33:28   4607] 	Cell LVLLHCD1, site bcore.
[03/09 15:33:28   4607] 	Cell LVLLHCD2, site bcore.
[03/09 15:33:28   4607] 	Cell LVLLHCD4, site bcore.
[03/09 15:33:28   4607] 	Cell LVLLHCD8, site bcore.
[03/09 15:33:28   4607] 	Cell LVLLHD1, site bcore.
[03/09 15:33:28   4607] 	Cell LVLLHD2, site bcore.
[03/09 15:33:28   4607] 	Cell LVLLHD4, site bcore.
[03/09 15:33:28   4607] 	Cell LVLLHD8, site bcore.
[03/09 15:33:28   4607] .
[03/09 15:33:30   4608] Effort level <high> specified for reg2reg path_group
[03/09 15:33:31   4610] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1515.6M, totSessionCpu=1:16:51 **
[03/09 15:33:31   4610] **INFO: DRVs not fixed with -incr option
[03/09 15:33:31   4610] #spOpts: N=65 
[03/09 15:33:31   4610] Begin checking placement ... (start mem=1515.6M, init mem=1515.6M)
[03/09 15:33:31   4610] *info: Placed = 53270          (Fixed = 81)
[03/09 15:33:31   4610] *info: Unplaced = 0           
[03/09 15:33:31   4610] Placement Density:98.16%(171671/174891)
[03/09 15:33:31   4610] Finished checkPlace (cpu: total=0:00:00.2, vio checks=0:00:00.1; mem=1515.6M)
[03/09 15:33:31   4610]  Initial DC engine is -> aae
[03/09 15:33:31   4610]  
[03/09 15:33:31   4610]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[03/09 15:33:31   4610]  
[03/09 15:33:31   4610]  
[03/09 15:33:31   4610]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[03/09 15:33:31   4610]  
[03/09 15:33:31   4610] Reset EOS DB
[03/09 15:33:31   4610] Ignoring AAE DB Resetting ...
[03/09 15:33:31   4610]  Set Options for AAE Based Opt flow 
[03/09 15:33:31   4610] *** optDesign -postRoute ***
[03/09 15:33:31   4610] DRC Margin: user margin 0.0; extra margin 0
[03/09 15:33:31   4610] Setup Target Slack: user slack 0
[03/09 15:33:31   4610] Hold Target Slack: user slack 0
[03/09 15:33:31   4610] **INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[03/09 15:33:31   4610] **INFO: setOptMode -fixDRC false -> DRV Optimization will not be done as part of the Optimization.
[03/09 15:33:31   4610] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/09 15:33:31   4610] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/09 15:33:31   4610] -setupDynamicPowerViewAsDefaultView false
[03/09 15:33:31   4610]                                            # bool, default=false, private
[03/09 15:33:32   4611] Include MVT Delays for Hold Opt
[03/09 15:33:32   4611] ** INFO : this run is activating 'postRoute' automaton
[03/09 15:33:32   4611] 
[03/09 15:33:32   4611] **WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".
[03/09 15:33:32   4611] 
[03/09 15:33:32   4611] Type 'man IMPOPT-3663' for more detail.
[03/09 15:33:32   4611] 
[03/09 15:33:32   4611] Power view               = WC_VIEW
[03/09 15:33:32   4611] Number of VT partitions  = 2
[03/09 15:33:32   4611] Standard cells in design = 811
[03/09 15:33:32   4611] Instances in design      = 30919
[03/09 15:33:32   4611] 
[03/09 15:33:32   4611] Instance distribution across the VT partitions:
[03/09 15:33:32   4611] 
[03/09 15:33:32   4611]  LVT : inst = 13885 (44.9%), cells = 335 (41%)
[03/09 15:33:32   4611]    Lib tcbn65gpluswc        : inst = 13885 (44.9%)
[03/09 15:33:32   4611] 
[03/09 15:33:32   4611]  HVT : inst = 17034 (55.1%), cells = 457 (56%)
[03/09 15:33:32   4611]    Lib tcbn65gpluswc        : inst = 17034 (55.1%)
[03/09 15:33:32   4611] 
[03/09 15:33:32   4611] Reporting took 0 sec
[03/09 15:33:32   4611] Closing parasitic data file '/tmp/innovus_temp_32734_ieng6-ece-16.ucsd.edu_nbalasubramanian_KR10vg/core_32734_uvzcQK.rcdb.d'. 32842 times net's RC data read were performed.
[03/09 15:33:32   4611] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
[03/09 15:33:32   4611] Extraction called for design 'core' of instances=53270 and nets=33100 using extraction engine 'postRoute' at effort level 'low' .
[03/09 15:33:32   4611] PostRoute (effortLevel low) RC Extraction called for design core.
[03/09 15:33:32   4611] RC Extraction called in multi-corner(2) mode.
[03/09 15:33:32   4611] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/09 15:33:32   4611] Process corner(s) are loaded.
[03/09 15:33:32   4611]  Corner: Cmax
[03/09 15:33:32   4611]  Corner: Cmin
[03/09 15:33:32   4611] extractDetailRC Option : -outfile /tmp/innovus_temp_32734_ieng6-ece-16.ucsd.edu_nbalasubramanian_KR10vg/core_32734_uvzcQK.rcdb.d -maxResLength 200  -extended
[03/09 15:33:32   4611] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/09 15:33:32   4611]       RC Corner Indexes            0       1   
[03/09 15:33:32   4611] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/09 15:33:32   4611] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/09 15:33:32   4611] Resistance Scaling Factor    : 1.00000 1.00000 
[03/09 15:33:32   4611] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/09 15:33:32   4611] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/09 15:33:32   4611] Shrink Factor                : 1.00000
[03/09 15:33:33   4612] Initializing multi-corner capacitance tables ... 
[03/09 15:33:33   4612] Initializing multi-corner resistance tables ...
[03/09 15:33:33   4612] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1505.6M)
[03/09 15:33:33   4612] Creating parasitic data file '/tmp/innovus_temp_32734_ieng6-ece-16.ucsd.edu_nbalasubramanian_KR10vg/core_32734_uvzcQK.rcdb.d' for storing RC.
[03/09 15:33:34   4613] Extracted 10.0005% (CPU Time= 0:00:01.2  MEM= 1570.3M)
[03/09 15:33:34   4613] Extracted 20.0004% (CPU Time= 0:00:01.5  MEM= 1570.3M)
[03/09 15:33:34   4613] Extracted 30.0003% (CPU Time= 0:00:01.7  MEM= 1570.3M)
[03/09 15:33:35   4614] Extracted 40.0006% (CPU Time= 0:00:01.9  MEM= 1570.3M)
[03/09 15:33:35   4614] Extracted 50.0005% (CPU Time= 0:00:02.1  MEM= 1570.3M)
[03/09 15:33:35   4614] Extracted 60.0004% (CPU Time= 0:00:02.4  MEM= 1570.3M)
[03/09 15:33:36   4615] Extracted 70.0006% (CPU Time= 0:00:02.9  MEM= 1574.3M)
[03/09 15:33:36   4615] Extracted 80.0005% (CPU Time= 0:00:03.4  MEM= 1574.3M)
[03/09 15:33:37   4616] Extracted 90.0004% (CPU Time= 0:00:04.2  MEM= 1574.3M)
[03/09 15:33:38   4617] Extracted 100% (CPU Time= 0:00:05.7  MEM= 1574.3M)
[03/09 15:33:38   4618] Number of Extracted Resistors     : 594697
[03/09 15:33:38   4618] Number of Extracted Ground Cap.   : 584999
[03/09 15:33:38   4618] Number of Extracted Coupling Cap. : 950052
[03/09 15:33:38   4618] Opening parasitic data file '/tmp/innovus_temp_32734_ieng6-ece-16.ucsd.edu_nbalasubramanian_KR10vg/core_32734_uvzcQK.rcdb.d' for reading.
[03/09 15:33:38   4618] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/09 15:33:38   4618]  Corner: Cmax
[03/09 15:33:38   4618]  Corner: Cmin
[03/09 15:33:39   4618] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1554.3M)
[03/09 15:33:39   4618] Creating parasitic data file '/tmp/innovus_temp_32734_ieng6-ece-16.ucsd.edu_nbalasubramanian_KR10vg/core_32734_uvzcQK.rcdb_Filter.rcdb.d' for storing RC.
[03/09 15:33:39   4618] Closing parasitic data file '/tmp/innovus_temp_32734_ieng6-ece-16.ucsd.edu_nbalasubramanian_KR10vg/core_32734_uvzcQK.rcdb.d'. 32842 times net's RC data read were performed.
[03/09 15:33:39   4618] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1554.309M)
[03/09 15:33:39   4618] Opening parasitic data file '/tmp/innovus_temp_32734_ieng6-ece-16.ucsd.edu_nbalasubramanian_KR10vg/core_32734_uvzcQK.rcdb.d' for reading.
[03/09 15:33:39   4618] Lumped Parasitic Loading Completed (total cpu=0:00:00.1, real=0:00:00.0, current mem=1554.309M)
[03/09 15:33:39   4618] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:07.4  Real Time: 0:00:07.0  MEM: 1554.309M)
[03/09 15:33:39   4619] Opening parasitic data file '/tmp/innovus_temp_32734_ieng6-ece-16.ucsd.edu_nbalasubramanian_KR10vg/core_32734_uvzcQK.rcdb.d' for reading.
[03/09 15:33:39   4619] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1531.6M)
[03/09 15:33:40   4619] Initializing multi-corner capacitance tables ... 
[03/09 15:33:40   4619] Initializing multi-corner resistance tables ...
[03/09 15:33:41   4620] Starting SI iteration 1 using Infinite Timing Windows
[03/09 15:33:41   4620] Begin IPO call back ...
[03/09 15:33:41   4620] End IPO call back ...
[03/09 15:33:41   4620] #################################################################################
[03/09 15:33:41   4620] # Design Stage: PostRoute
[03/09 15:33:41   4620] # Design Name: core
[03/09 15:33:41   4620] # Design Mode: 65nm
[03/09 15:33:41   4620] # Analysis Mode: MMMC OCV 
[03/09 15:33:41   4620] # Parasitics Mode: SPEF/RCDB
[03/09 15:33:41   4620] # Signoff Settings: SI On 
[03/09 15:33:41   4620] #################################################################################
[03/09 15:33:41   4621] AAE_INFO: 1 threads acquired from CTE.
[03/09 15:33:42   4621] Setting infinite Tws ...
[03/09 15:33:42   4621] First Iteration Infinite Tw... 
[03/09 15:33:42   4621] Calculate early delays in OCV mode...
[03/09 15:33:42   4621] Calculate late delays in OCV mode...
[03/09 15:33:42   4621] Topological Sorting (CPU = 0:00:00.1, MEM = 1529.6M, InitMEM = 1529.6M)
[03/09 15:33:50   4629] AAE_INFO-618: Total number of nets in the design is 33100,  99.2 percent of the nets selected for SI analysis
[03/09 15:33:50   4629] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/09 15:33:50   4629] End delay calculation. (MEM=1613.02 CPU=0:00:07.6 REAL=0:00:08.0)
[03/09 15:33:50   4629] Save waveform /tmp/innovus_temp_32734_ieng6-ece-16.ucsd.edu_nbalasubramanian_KR10vg/.AAE_pwMMQw/.AAE_32734/waveform.data...
[03/09 15:33:50   4629] *** CDM Built up (cpu=0:00:08.6  real=0:00:09.0  mem= 1613.0M) ***
[03/09 15:33:51   4630] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1613.0M)
[03/09 15:33:51   4630] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/09 15:33:51   4630] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1613.0M)
[03/09 15:33:51   4630] 
[03/09 15:33:51   4630] Executing IPO callback for view pruning ..
[03/09 15:33:51   4630] Starting SI iteration 2
[03/09 15:33:51   4630] AAE_INFO: 1 threads acquired from CTE.
[03/09 15:33:51   4630] Calculate early delays in OCV mode...
[03/09 15:33:51   4630] Calculate late delays in OCV mode...
[03/09 15:33:53   4633] AAE_INFO-618: Total number of nets in the design is 33100,  7.2 percent of the nets selected for SI analysis
[03/09 15:33:53   4633] End delay calculation. (MEM=1589.07 CPU=0:00:02.2 REAL=0:00:02.0)
[03/09 15:33:53   4633] *** CDM Built up (cpu=0:00:02.3  real=0:00:02.0  mem= 1589.1M) ***
[03/09 15:33:55   4634] *** Done Building Timing Graph (cpu=0:00:13.9 real=0:00:14.0 totSessionCpu=1:17:14 mem=1589.1M)
[03/09 15:33:55   4634] ** Profile ** Start :  cpu=0:00:00.0, mem=1589.1M
[03/09 15:33:55   4634] ** Profile ** Other data :  cpu=0:00:00.1, mem=1589.1M
[03/09 15:33:55   4634] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1589.1M
[03/09 15:33:56   4636] ** Profile ** DRVs :  cpu=0:00:01.2, mem=1589.1M
[03/09 15:33:56   4636] 
------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.532  | -0.267  | -0.532  |
|           TNS (ns):|-270.502 |-227.550 | -42.953 |
|    Violating Paths:|  1885   |  1725   |   160   |
|          All Paths:|  6712   |  5278   |  5570   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 75.043%
       (98.159% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1589.1M
[03/09 15:33:56   4636] **optDesign ... cpu = 0:00:25, real = 0:00:25, mem = 1478.6M, totSessionCpu=1:17:16 **
[03/09 15:33:57   4636] Setting latch borrow mode to budget during optimization.
[03/09 15:33:58   4637] *** Timing NOT met, worst failing slack is -0.532
[03/09 15:33:58   4637] *** Check timing (0:00:00.0)
[03/09 15:33:58   4637] **INFO: Num dontuse cells 97, Num usable cells 843
[03/09 15:33:58   4637] optDesignOneStep: Leakage Power Flow
[03/09 15:33:58   4637] **INFO: Num dontuse cells 97, Num usable cells 843
[03/09 15:33:58   4637] Begin: GigaOpt Optimization in WNS mode
[03/09 15:33:58   4637] Info: 219 clock nets excluded from IPO operation.
[03/09 15:33:58   4638] PhyDesignGrid: maxLocalDensity 0.96
[03/09 15:33:58   4638] #spOpts: N=65 mergeVia=F 
[03/09 15:34:03   4642] *info: 219 clock nets excluded
[03/09 15:34:03   4642] *info: 2 special nets excluded.
[03/09 15:34:03   4642] *info: 258 no-driver nets excluded.
[03/09 15:34:05   4644] ** GigaOpt Optimizer WNS Slack -0.532 TNS Slack -270.504 Density 98.16
[03/09 15:34:05   4644] Optimizer WNS Pass 0
[03/09 15:34:05   4644] Active Path Group: reg2reg  
[03/09 15:34:05   4644] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 15:34:05   4644] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/09 15:34:05   4644] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 15:34:05   4644] |  -0.267|   -0.532|-227.552| -270.504|    98.16%|   0:00:00.0| 1723.5M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
[03/09 15:34:05   4644] |        |         |        |         |          |            |        |          |         | eg_37_/D                                           |
[03/09 15:34:06   4646] |  -0.267|   -0.532|-226.949| -269.902|    98.16%|   0:00:01.0| 1723.5M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
[03/09 15:34:06   4646] |        |         |        |         |          |            |        |          |         | eg_37_/D                                           |
[03/09 15:34:07   4646] |  -0.267|   -0.532|-226.880| -269.833|    98.16%|   0:00:01.0| 1723.5M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
[03/09 15:34:07   4646] |        |         |        |         |          |            |        |          |         | eg_37_/D                                           |
[03/09 15:34:07   4646] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 15:34:12   4651] skewClock has inserted ofifo_inst/col_idx_4__fifo_instance/FE_USKC4847_CTS_173 (CKBD4)
[03/09 15:34:12   4651] skewClock sized 0 and inserted 1 insts
[03/09 15:34:12   4651] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 15:34:12   4651] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/09 15:34:12   4651] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 15:34:12   4651] |  -0.267|   -0.532|-228.110| -271.063|    98.16%|   0:00:05.0| 1708.4M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
[03/09 15:34:12   4651] |        |         |        |         |          |            |        |          |         | eg_37_/D                                           |
[03/09 15:34:12   4651] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 15:34:12   4651] 
[03/09 15:34:12   4651] *** Finish Core Optimize Step (cpu=0:00:07.0 real=0:00:07.0 mem=1708.4M) ***
[03/09 15:34:12   4651] 
[03/09 15:34:12   4651] *** Finished Optimize Step Cumulative (cpu=0:00:07.1 real=0:00:07.0 mem=1708.4M) ***
[03/09 15:34:12   4651] ** GigaOpt Optimizer WNS Slack -0.532 TNS Slack -271.063 Density 98.16
[03/09 15:34:12   4651] Update Timing Windows (Threshold 0.014) ...
[03/09 15:34:12   4651] Re Calculate Delays on 1 Nets
[03/09 15:34:12   4652] Active Path Group: reg2reg  
[03/09 15:34:13   4652] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 15:34:13   4652] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/09 15:34:13   4652] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 15:34:13   4652] |  -0.267|   -0.532|-228.143| -271.096|    98.16%|   0:00:01.0| 1708.4M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
[03/09 15:34:13   4652] |        |         |        |         |          |            |        |          |         | eg_37_/D                                           |
[03/09 15:34:14   4653] |  -0.265|   -0.532|-228.043| -270.996|    98.16%|   0:00:01.0| 1710.1M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
[03/09 15:34:14   4653] |        |         |        |         |          |            |        |          |         | eg_13_/D                                           |
[03/09 15:34:14   4653] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 15:34:14   4653] 
[03/09 15:34:14   4653] *** Finish Core Optimize Step (cpu=0:00:01.3 real=0:00:02.0 mem=1710.1M) ***
[03/09 15:34:14   4653] 
[03/09 15:34:14   4653] *** Finished Optimize Step Cumulative (cpu=0:00:01.4 real=0:00:02.0 mem=1710.1M) ***
[03/09 15:34:14   4653] **** Begin NDR-Layer Usage Statistics ****
[03/09 15:34:14   4653] Layer 3 has 220 constrained nets 
[03/09 15:34:14   4653] Layer 7 has 285 constrained nets 
[03/09 15:34:14   4653] **** End NDR-Layer Usage Statistics ****
[03/09 15:34:14   4653] 
[03/09 15:34:14   4653] *** Finish Post Route Setup Fixing (cpu=0:00:09.3 real=0:00:09.0 mem=1710.1M) ***
[03/09 15:34:14   4653] #spOpts: N=65 
[03/09 15:34:14   4653] *** Starting refinePlace (1:17:34 mem=1699.1M) ***
[03/09 15:34:14   4653] Total net bbox length = 4.952e+05 (2.324e+05 2.629e+05) (ext = 1.709e+04)
[03/09 15:34:14   4653] Starting refinePlace ...
[03/09 15:34:14   4653] default core: bins with density >  0.75 = 91.8 % ( 529 / 576 )
[03/09 15:34:14   4653] Density distribution unevenness ratio = 0.914%
[03/09 15:34:14   4653]   Spread Effort: high, post-route mode, useDDP on.
[03/09 15:34:14   4653] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=1699.1MB) @(1:17:34 - 1:17:34).
[03/09 15:34:14   4653] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 15:34:14   4653] wireLenOptFixPriorityInst 5033 inst fixed
[03/09 15:34:15   4654] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 15:34:15   4654] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:01.0, mem=1699.1MB) @(1:17:34 - 1:17:34).
[03/09 15:34:15   4654] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 15:34:15   4654] 	Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 1699.1MB
[03/09 15:34:15   4654] Statistics of distance of Instance movement in refine placement:
[03/09 15:34:15   4654]   maximum (X+Y) =         0.00 um
[03/09 15:34:15   4654]   mean    (X+Y) =         0.00 um
[03/09 15:34:15   4654] Summary Report:
[03/09 15:34:15   4654] Instances move: 0 (out of 30842 movable)
[03/09 15:34:15   4654] Mean displacement: 0.00 um
[03/09 15:34:15   4654] Max displacement: 0.00 um 
[03/09 15:34:15   4654] Total instances moved : 0
[03/09 15:34:15   4654] Total net bbox length = 4.952e+05 (2.324e+05 2.629e+05) (ext = 1.709e+04)
[03/09 15:34:15   4654] Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 1699.1MB
[03/09 15:34:15   4654] [CPU] RefinePlace/total (cpu=0:00:00.7, real=0:00:01.0, mem=1699.1MB) @(1:17:34 - 1:17:34).
[03/09 15:34:15   4654] *** Finished refinePlace (1:17:34 mem=1699.1M) ***
[03/09 15:34:15   4654] #spOpts: N=65 
[03/09 15:34:15   4654] default core: bins with density >  0.75 = 91.8 % ( 529 / 576 )
[03/09 15:34:15   4654] Density distribution unevenness ratio = 0.911%
[03/09 15:34:15   4654] End: GigaOpt Optimization in WNS mode
[03/09 15:34:15   4654] **INFO: Num dontuse cells 97, Num usable cells 843
[03/09 15:34:15   4654] optDesignOneStep: Leakage Power Flow
[03/09 15:34:15   4654] **INFO: Num dontuse cells 97, Num usable cells 843
[03/09 15:34:15   4655] Begin: GigaOpt Optimization in TNS mode
[03/09 15:34:16   4655] Info: 220 clock nets excluded from IPO operation.
[03/09 15:34:16   4655] PhyDesignGrid: maxLocalDensity 0.96
[03/09 15:34:16   4655] #spOpts: N=65 
[03/09 15:34:19   4659] *info: 220 clock nets excluded
[03/09 15:34:19   4659] *info: 2 special nets excluded.
[03/09 15:34:19   4659] *info: 258 no-driver nets excluded.
[03/09 15:34:20   4660] ** GigaOpt Optimizer WNS Slack -0.532 TNS Slack -270.996 Density 98.17
[03/09 15:34:21   4660] Optimizer TNS Opt
[03/09 15:34:21   4660] Active Path Group: reg2reg  
[03/09 15:34:21   4660] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 15:34:21   4660] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/09 15:34:21   4660] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 15:34:21   4660] |  -0.265|   -0.532|-228.043| -270.996|    98.17%|   0:00:00.0| 1718.1M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
[03/09 15:34:21   4660] |        |         |        |         |          |            |        |          |         | eg_13_/D                                           |
[03/09 15:34:22   4661] |  -0.265|   -0.532|-227.236| -270.188|    98.17%|   0:00:01.0| 1718.1M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
[03/09 15:34:22   4661] |        |         |        |         |          |            |        |          |         | eg_13_/D                                           |
[03/09 15:34:23   4662] |  -0.265|   -0.532|-227.108| -270.060|    98.17%|   0:00:01.0| 1718.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_19_/D   |
[03/09 15:34:25   4664] |  -0.265|   -0.532|-227.089| -270.041|    98.17%|   0:00:02.0| 1718.1M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_6__mac_col_inst/key_q_r |
[03/09 15:34:25   4664] |        |         |        |         |          |            |        |          |         | eg_27_/D                                           |
[03/09 15:34:26   4665] |  -0.265|   -0.532|-227.039| -269.991|    98.17%|   0:00:01.0| 1718.1M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/key_q_r |
[03/09 15:34:26   4665] |        |         |        |         |          |            |        |          |         | eg_54_/D                                           |
[03/09 15:34:29   4668] |  -0.265|   -0.532|-227.000| -269.952|    98.17%|   0:00:03.0| 1718.1M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_6__mac_col_inst/query_q |
[03/09 15:34:29   4668] |        |         |        |         |          |            |        |          |         | _reg_23_/D                                         |
[03/09 15:34:29   4668] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 15:34:40   4679] skewClock has sized FE_USKC4721_CTS_160 (BUFFD8)
[03/09 15:34:40   4679] skewClock has sized ofifo_inst/FE_USKC4709_CTS_14 (BUFFD8)
[03/09 15:34:40   4679] skewClock has sized FE_USKC4775_CTS_164 (BUFFD8)
[03/09 15:34:40   4679] skewClock has sized psum_mem_instance/CTS_ccl_BUF_clk_G0_L4_37 (CKBD8)
[03/09 15:34:40   4679] skewClock has sized ofifo_inst/FE_USKC4692_CTS_15 (BUFFD8)
[03/09 15:34:40   4679] skewClock has sized ofifo_inst/col_idx_3__fifo_instance/FE_USKC4766_CTS_4 (BUFFD8)
[03/09 15:34:40   4679] skewClock has sized CTS_ccl_BUF_clk_G0_L4_57 (CKBD8)
[03/09 15:34:40   4679] skewClock has sized psum_mem_instance/CTS_ccl_BUF_clk_G0_L4_19 (CKBD8)
[03/09 15:34:40   4679] skewClock has sized CTS_ccl_BUF_clk_G0_L4_21 (CKBD3)
[03/09 15:34:40   4679] skewClock has sized FE_USKC4704_CTS_170 (CKBD12)
[03/09 15:34:40   4679] skewClock has sized mac_array_instance/CTS_ccl_BUF_clk_G0_L2_14 (CKBD12)
[03/09 15:34:40   4679] skewClock has sized ofifo_inst/FE_USKC4795_CTS_16 (BUFFD8)
[03/09 15:34:40   4679] skewClock has sized FE_USKC4729_CTS_152 (BUFFD8)
[03/09 15:34:40   4679] skewClock has sized FE_USKC4739_CTS_158 (CKBD12)
[03/09 15:34:40   4679] skewClock has sized ofifo_inst/FE_USKC4731_CTS_13 (CKBD6)
[03/09 15:34:40   4679] skewClock has sized ofifo_inst/col_idx_5__fifo_instance/CTS_ccl_BUF_clk_G0_L4_30 (CKBD3)
[03/09 15:34:40   4679] skewClock has sized ofifo_inst/col_idx_5__fifo_instance/FE_USKC4711_CTS_4 (BUFFD8)
[03/09 15:34:40   4679] skewClock has inserted ofifo_inst/FE_USKC4851_CTS_13 (CKND4)
[03/09 15:34:40   4679] skewClock has inserted ofifo_inst/FE_USKC4852_CTS_13 (CKND4)
[03/09 15:34:40   4679] skewClock has inserted ofifo_inst/FE_USKC4853_CTS_13 (CKBD4)
[03/09 15:34:40   4679] skewClock has inserted FE_USKC4854_CTS_179 (CKND3)
[03/09 15:34:40   4679] skewClock has inserted FE_USKC4855_CTS_179 (CKND3)
[03/09 15:34:40   4679] skewClock has inserted FE_USKC4856_CTS_179 (CKND4)
[03/09 15:34:40   4679] skewClock has inserted FE_USKC4857_CTS_179 (CKND4)
[03/09 15:34:40   4679] skewClock has inserted ofifo_inst/FE_USKC4858_CTS_15 (CKND4)
[03/09 15:34:40   4679] skewClock has inserted ofifo_inst/FE_USKC4859_CTS_15 (CKND4)
[03/09 15:34:40   4679] skewClock has inserted FE_USKC4860_CTS_162 (CKBD4)
[03/09 15:34:40   4679] skewClock has inserted FE_USKC4861_CTS_162 (CKND2)
[03/09 15:34:40   4679] skewClock has inserted FE_USKC4862_CTS_162 (CKND2)
[03/09 15:34:40   4679] skewClock has inserted FE_USKC4863_CTS_156 (CKND3)
[03/09 15:34:40   4679] skewClock has inserted FE_USKC4864_CTS_156 (CKND3)
[03/09 15:34:40   4679] skewClock has inserted FE_USKC4865_CTS_160 (CKND6)
[03/09 15:34:40   4679] skewClock has inserted FE_USKC4866_CTS_160 (CKND6)
[03/09 15:34:40   4679] skewClock has inserted FE_USKC4867_CTS_160 (CKND4)
[03/09 15:34:40   4679] skewClock has inserted FE_USKC4868_CTS_160 (CKND4)
[03/09 15:34:40   4679] skewClock has inserted FE_USKC4869_CTS_175 (CKND3)
[03/09 15:34:40   4679] skewClock has inserted FE_USKC4870_CTS_175 (CKND3)
[03/09 15:34:40   4679] skewClock has inserted FE_USKC4871_CTS_156 (CKND3)
[03/09 15:34:40   4679] skewClock has inserted FE_USKC4872_CTS_156 (CKND3)
[03/09 15:34:40   4679] skewClock has inserted FE_USKC4873_CTS_155 (CKND3)
[03/09 15:34:40   4679] skewClock has inserted FE_USKC4874_CTS_155 (CKND3)
[03/09 15:34:40   4679] skewClock has inserted FE_USKC4875_CTS_175 (CKBD4)
[03/09 15:34:40   4679] skewClock sized 17 and inserted 25 insts
[03/09 15:34:41   4681] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 15:34:41   4681] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/09 15:34:41   4681] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 15:34:41   4681] |  -0.273|   -0.579|-204.953| -250.827|    98.17%|   0:00:12.0| 1747.4M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
[03/09 15:34:41   4681] |        |         |        |         |          |            |        |          |         | eg_40_/D                                           |
[03/09 15:34:43   4683] |  -0.273|   -0.579|-204.487| -250.361|    98.17%|   0:00:02.0| 1749.1M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_6__mac_col_inst/key_q_r |
[03/09 15:34:43   4683] |        |         |        |         |          |            |        |          |         | eg_51_/D                                           |
[03/09 15:34:45   4684] |  -0.273|   -0.579|-204.352| -250.227|    98.17%|   0:00:02.0| 1749.1M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
[03/09 15:34:45   4684] |        |         |        |         |          |            |        |          |         | eg_37_/D                                           |
[03/09 15:34:45   4685] |  -0.273|   -0.579|-204.165| -250.040|    98.17%|   0:00:00.0| 1749.1M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_3__mac_col_inst/query_q |
[03/09 15:34:45   4685] |        |         |        |         |          |            |        |          |         | _reg_2_/D                                          |
[03/09 15:34:45   4685] |  -0.273|   -0.579|-204.157| -250.032|    98.17%|   0:00:00.0| 1749.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_11_/D   |
[03/09 15:34:46   4685] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 15:34:54   4694] skewClock has sized mac_array_instance/CTS_ccl_BUF_clk_G0_L2_11 (CKBD12)
[03/09 15:34:54   4694] skewClock has sized FE_USKC4745_CTS_179 (CKBD12)
[03/09 15:34:54   4694] skewClock has sized CTS_ccl_BUF_clk_G0_L4_23 (CKBD8)
[03/09 15:34:54   4694] skewClock has sized CTS_ccl_BUF_clk_G0_L4_44 (CKBD3)
[03/09 15:34:54   4694] skewClock has sized FE_USKC4704_CTS_170 (CKBD8)
[03/09 15:34:54   4694] skewClock has sized FE_USKC4739_CTS_158 (CKBD8)
[03/09 15:34:54   4694] skewClock has sized psum_mem_instance/CTS_ccl_BUF_clk_G0_L4_29 (CKBD8)
[03/09 15:34:54   4694] skewClock has inserted FE_USKC4879_CTS_169 (CKND2)
[03/09 15:34:54   4694] skewClock has inserted FE_USKC4880_CTS_169 (CKND2)
[03/09 15:34:54   4694] skewClock has inserted FE_USKC4881_CTS_169 (CKND3)
[03/09 15:34:54   4694] skewClock has inserted FE_USKC4882_CTS_169 (CKND3)
[03/09 15:34:54   4694] skewClock has inserted FE_USKC4883_CTS_160 (CKBD4)
[03/09 15:34:54   4694] skewClock has inserted ofifo_inst/col_idx_5__fifo_instance/FE_USKC4884_CTS_4 (CKND2)
[03/09 15:34:54   4694] skewClock has inserted ofifo_inst/col_idx_5__fifo_instance/FE_USKC4885_CTS_4 (CKND2)
[03/09 15:34:54   4694] skewClock sized 7 and inserted 7 insts
[03/09 15:34:55   4695] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 15:34:55   4695] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/09 15:34:55   4695] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 15:34:55   4695] |  -0.273|   -0.597|-195.001| -246.136|    98.17%|   0:00:10.0| 1757.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_6_/D    |
[03/09 15:34:56   4695] |  -0.273|   -0.597|-194.747| -245.882|    98.17%|   0:00:01.0| 1757.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_7_/D    |
[03/09 15:34:56   4695] |  -0.273|   -0.597|-194.697| -245.832|    98.17%|   0:00:00.0| 1757.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_10_/D   |
[03/09 15:34:56   4696] |  -0.273|   -0.597|-194.371| -245.507|    98.18%|   0:00:00.0| 1757.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_18_/D   |
[03/09 15:34:56   4696] |  -0.273|   -0.597|-194.332| -245.467|    98.18%|   0:00:00.0| 1757.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_18_/D   |
[03/09 15:34:57   4696] |  -0.273|   -0.597|-194.292| -245.427|    98.18%|   0:00:01.0| 1757.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
[03/09 15:34:57   4697] |  -0.273|   -0.597|-194.241| -245.377|    98.18%|   0:00:00.0| 1757.9M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_8__mac_col_inst/query_q |
[03/09 15:34:57   4697] |        |         |        |         |          |            |        |          |         | _reg_62_/D                                         |
[03/09 15:34:57   4697] |  -0.273|   -0.597|-194.239| -245.374|    98.18%|   0:00:00.0| 1757.9M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_8__mac_col_inst/query_q |
[03/09 15:34:57   4697] |        |         |        |         |          |            |        |          |         | _reg_17_/D                                         |
[03/09 15:34:58   4697] |  -0.273|   -0.597|-194.239| -245.375|    98.18%|   0:00:01.0| 1757.9M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
[03/09 15:34:58   4697] |        |         |        |         |          |            |        |          |         | eg_13_/D                                           |
[03/09 15:34:58   4697] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 15:34:58   4697] 
[03/09 15:34:58   4697] *** Finish Core Optimize Step (cpu=0:00:36.8 real=0:00:37.0 mem=1757.9M) ***
[03/09 15:34:58   4697] 
[03/09 15:34:58   4697] *** Finished Optimize Step Cumulative (cpu=0:00:36.9 real=0:00:37.0 mem=1757.9M) ***
[03/09 15:34:58   4697] ** GigaOpt Optimizer WNS Slack -0.597 TNS Slack -245.375 Density 98.18
[03/09 15:34:58   4697] Update Timing Windows (Threshold 0.014) ...
[03/09 15:34:58   4697] Re Calculate Delays on 6 Nets
[03/09 15:34:58   4697] **** Begin NDR-Layer Usage Statistics ****
[03/09 15:34:58   4697] Layer 3 has 252 constrained nets 
[03/09 15:34:58   4697] Layer 7 has 287 constrained nets 
[03/09 15:34:58   4697] **** End NDR-Layer Usage Statistics ****
[03/09 15:34:58   4697] 
[03/09 15:34:58   4697] *** Finish Post Route Setup Fixing (cpu=0:00:37.5 real=0:00:38.0 mem=1757.9M) ***
[03/09 15:34:58   4697] #spOpts: N=65 
[03/09 15:34:58   4698] *** Starting refinePlace (1:18:18 mem=1738.8M) ***
[03/09 15:34:58   4698] Total net bbox length = 4.962e+05 (2.329e+05 2.633e+05) (ext = 1.709e+04)
[03/09 15:34:58   4698] Starting refinePlace ...
[03/09 15:34:58   4698] default core: bins with density >  0.75 = 91.8 % ( 529 / 576 )
[03/09 15:34:58   4698] Density distribution unevenness ratio = 0.898%
[03/09 15:34:58   4698]   Spread Effort: high, post-route mode, useDDP on.
[03/09 15:34:58   4698] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=1738.8MB) @(1:18:18 - 1:18:18).
[03/09 15:34:58   4698] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 15:34:58   4698] wireLenOptFixPriorityInst 5043 inst fixed
[03/09 15:34:58   4698] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 15:34:58   4698] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:00.0, mem=1738.8MB) @(1:18:18 - 1:18:19).
[03/09 15:34:58   4698] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 15:34:58   4698] 	Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1738.8MB
[03/09 15:34:58   4698] Statistics of distance of Instance movement in refine placement:
[03/09 15:34:58   4698]   maximum (X+Y) =         0.00 um
[03/09 15:34:58   4698]   mean    (X+Y) =         0.00 um
[03/09 15:34:58   4698] Summary Report:
[03/09 15:34:58   4698] Instances move: 0 (out of 30894 movable)
[03/09 15:34:58   4698] Mean displacement: 0.00 um
[03/09 15:34:58   4698] Max displacement: 0.00 um 
[03/09 15:34:58   4698] Total instances moved : 0
[03/09 15:34:58   4698] Total net bbox length = 4.962e+05 (2.329e+05 2.633e+05) (ext = 1.709e+04)
[03/09 15:34:58   4698] Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1738.8MB
[03/09 15:34:58   4698] [CPU] RefinePlace/total (cpu=0:00:00.6, real=0:00:00.0, mem=1738.8MB) @(1:18:18 - 1:18:19).
[03/09 15:34:58   4698] *** Finished refinePlace (1:18:19 mem=1738.8M) ***
[03/09 15:34:59   4698] #spOpts: N=65 
[03/09 15:34:59   4698] default core: bins with density >  0.75 = 91.8 % ( 529 / 576 )
[03/09 15:34:59   4698] Density distribution unevenness ratio = 0.896%
[03/09 15:34:59   4699] End: GigaOpt Optimization in TNS mode
[03/09 15:34:59   4699]   Timing Snapshot: (REF)
[03/09 15:34:59   4699]      Weighted WNS: -0.305
[03/09 15:34:59   4699]       All  PG WNS: -0.597
[03/09 15:34:59   4699]       High PG WNS: -0.273
[03/09 15:34:59   4699]       All  PG TNS: -245.377
[03/09 15:34:59   4699]       High PG TNS: -194.242
[03/09 15:34:59   4699]          Tran DRV: 0
[03/09 15:34:59   4699]           Cap DRV: 0
[03/09 15:34:59   4699]        Fanout DRV: 0
[03/09 15:34:59   4699]            Glitch: 0
[03/09 15:34:59   4699]    Category Slack: { [L, -0.597] [H, -0.273] }
[03/09 15:34:59   4699] 
[03/09 15:35:00   4700] Default Rule : ""
[03/09 15:35:00   4700] Non Default Rules :
[03/09 15:35:00   4700] Worst Slack : -0.273 ns
[03/09 15:35:00   4700] Total 0 nets layer assigned (0.7).
[03/09 15:35:00   4700] GigaOpt: setting up router preferences
[03/09 15:35:00   4700]         design wns: -0.2727
[03/09 15:35:00   4700]         slack threshold: 1.1473
[03/09 15:35:00   4700] GigaOpt: 0 nets assigned router directives
[03/09 15:35:00   4700] 
[03/09 15:35:00   4700] Start Assign Priority Nets ...
[03/09 15:35:00   4700] TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
[03/09 15:35:00   4700] Existing Priority Nets 0 (0.0%)
[03/09 15:35:00   4700] Total Assign Priority Nets 986 (3.0%)
[03/09 15:35:01   4701] Default Rule : ""
[03/09 15:35:01   4701] Non Default Rules :
[03/09 15:35:01   4701] Worst Slack : -0.597 ns
[03/09 15:35:01   4701] Total 0 nets layer assigned (0.4).
[03/09 15:35:01   4701] GigaOpt: setting up router preferences
[03/09 15:35:01   4701]         design wns: -0.5967
[03/09 15:35:01   4701]         slack threshold: 0.8233
[03/09 15:35:01   4701] GigaOpt: 0 nets assigned router directives
[03/09 15:35:01   4701] 
[03/09 15:35:01   4701] Start Assign Priority Nets ...
[03/09 15:35:01   4701] TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
[03/09 15:35:01   4701] Existing Priority Nets 0 (0.0%)
[03/09 15:35:01   4701] Total Assign Priority Nets 986 (3.0%)
[03/09 15:35:01   4701] ** Profile ** Start :  cpu=0:00:00.0, mem=1693.6M
[03/09 15:35:01   4701] ** Profile ** Other data :  cpu=0:00:00.1, mem=1693.6M
[03/09 15:35:02   4702] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1693.6M
[03/09 15:35:03   4703] ** Profile ** DRVs :  cpu=0:00:01.1, mem=1693.6M
[03/09 15:35:03   4703] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.597  | -0.273  | -0.597  |
|           TNS (ns):|-245.376 |-194.241 | -51.135 |
|    Violating Paths:|  1606   |  1446   |   160   |
|          All Paths:|  6712   |  5278   |  5570   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 75.069%
       (98.185% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1693.6M
[03/09 15:35:03   4703] **optDesign ... cpu = 0:01:33, real = 0:01:32, mem = 1565.6M, totSessionCpu=1:18:23 **
[03/09 15:35:03   4703] -routeWithEco false                      # bool, default=false
[03/09 15:35:03   4703] -routeWithEco true                       # bool, default=false, user setting
[03/09 15:35:03   4703] -routeSelectedNetOnly false              # bool, default=false, user setting
[03/09 15:35:03   4703] -routeWithTimingDriven true              # bool, default=false, user setting
[03/09 15:35:03   4703] -routeWithTimingDriven false             # bool, default=false, user setting
[03/09 15:35:03   4703] -routeWithSiDriven true                  # bool, default=false, user setting
[03/09 15:35:03   4703] -routeWithSiDriven false                 # bool, default=false, user setting
[03/09 15:35:03   4703] 
[03/09 15:35:03   4703] globalDetailRoute
[03/09 15:35:03   4703] 
[03/09 15:35:03   4703] #setNanoRouteMode -drouteAutoStop true
[03/09 15:35:03   4703] #setNanoRouteMode -drouteFixAntenna true
[03/09 15:35:03   4703] #setNanoRouteMode -droutePostRouteSpreadWire "false"
[03/09 15:35:03   4703] #setNanoRouteMode -routeSelectedNetOnly false
[03/09 15:35:03   4703] #setNanoRouteMode -routeWithEco true
[03/09 15:35:03   4703] #setNanoRouteMode -routeWithSiDriven false
[03/09 15:35:03   4703] #setNanoRouteMode -routeWithTimingDriven false
[03/09 15:35:03   4703] #Start globalDetailRoute on Sun Mar  9 15:35:03 2025
[03/09 15:35:03   4703] #
[03/09 15:35:03   4703] Closing parasitic data file '/tmp/innovus_temp_32734_ieng6-ece-16.ucsd.edu_nbalasubramanian_KR10vg/core_32734_uvzcQK.rcdb.d'. 40513 times net's RC data read were performed.
[03/09 15:35:03   4703] ### Net info: total nets: 33146
[03/09 15:35:03   4703] ### Net info: dirty nets: 80
[03/09 15:35:03   4703] ### Net info: marked as disconnected nets: 0
[03/09 15:35:03   4703] #WARNING (NRDB-682) Connectivity is broken at PIN Z of INST CTS_ccl_BUF_clk_G0_L4_44 connects to NET FE_USKN4825_CTS_166 at location ( 121.300 84.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/09 15:35:03   4703] #WARNING (NRIG-44) Imported NET FE_USKN4825_CTS_166 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/09 15:35:03   4703] #WARNING (NRDB-682) Connectivity is broken at PIN Z of INST ofifo_inst/FE_USKC4731_CTS_13 connects to NET ofifo_inst/FE_USKN4748_CTS_13 at location ( 135.700 203.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/09 15:35:03   4703] #WARNING (NRIG-44) Imported NET ofifo_inst/FE_USKN4748_CTS_13 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/09 15:35:03   4703] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST FE_USKC4739_CTS_158 connects to NET FE_USKN4739_CTS_158 at location ( 211.300 126.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/09 15:35:03   4703] #WARNING (NRIG-44) Imported NET FE_USKN4739_CTS_158 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/09 15:35:03   4703] #WARNING (NRDB-682) Connectivity is broken at PIN Z of INST CTS_ccl_BUF_clk_G0_L4_21 connects to NET FE_USKN4729_CTS_152 at location ( 243.100 123.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/09 15:35:03   4703] #WARNING (NRIG-44) Imported NET FE_USKN4729_CTS_152 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/09 15:35:03   4703] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST FE_USKC4704_CTS_170 connects to NET FE_USKN4704_CTS_170 at location ( 143.900 188.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/09 15:35:03   4703] #WARNING (NRIG-44) Imported NET FE_USKN4704_CTS_170 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/09 15:35:03   4703] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST CTS_ccl_BUF_clk_G0_L4_57 connects to NET CTS_180 at location ( 282.900 232.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/09 15:35:03   4703] #WARNING (NRIG-44) Imported NET CTS_180 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/09 15:35:04   4703] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST psum_mem_instance/CTS_ccl_BUF_clk_G0_L4_37 connects to NET CTS_170 at location ( 146.300 117.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/09 15:35:04   4703] #WARNING (NRDB-682) Connectivity is broken at PIN Z of INST FE_USKC4704_CTS_170 connects to NET CTS_170 at location ( 147.100 188.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/09 15:35:04   4703] #WARNING (NRIG-44) Imported NET CTS_170 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/09 15:35:04   4703] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST psum_mem_instance/CTS_ccl_BUF_clk_G0_L4_19 connects to NET CTS_158 at location ( 232.900 48.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/09 15:35:04   4703] #WARNING (NRDB-682) Connectivity is broken at PIN Z of INST FE_USKC4739_CTS_158 connects to NET CTS_158 at location ( 214.500 126.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/09 15:35:04   4703] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST ofifo_inst/col_idx_5__fifo_instance/CTS_ccl_BUF_clk_G0_L4_30 connects to NET CTS_158 at location ( 289.500 127.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/09 15:35:04   4703] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST CTS_ccl_BUF_clk_G0_L4_23 connects to NET CTS_158 at location ( 239.700 84.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/09 15:35:04   4703] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST psum_mem_instance/CTS_ccl_BUF_clk_G0_L4_29 connects to NET CTS_158 at location ( 217.100 45.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/09 15:35:04   4703] #WARNING (NRIG-44) Imported NET CTS_158 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/09 15:35:04   4703] #WARNING (NRDB-682) Connectivity is broken at PIN Z of INST ofifo_inst/FE_USKC4709_CTS_14 connects to NET ofifo_inst/CTS_14 at location ( 286.700 129.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/09 15:35:04   4703] #WARNING (NRIG-44) Imported NET ofifo_inst/CTS_14 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/09 15:35:04   4704] #WARNING (NRDB-682) Connectivity is broken at PIN I0 of INST mac_array_instance/col_idx_2__mac_col_inst/U127 connects to NET mac_array_instance/FE_OCPN2902_q_temp_119_ at location ( 157.900 406.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/09 15:35:04   4704] #WARNING (NRIG-44) Imported NET mac_array_instance/FE_OCPN2902_q_temp_119_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/09 15:35:04   4704] #WARNING (NRDB-682) Connectivity is broken at PIN I0 of INST mac_array_instance/col_idx_4__mac_col_inst/U14 connects to NET mac_array_instance/FE_OFN1351_q_temp_208_ at location ( 275.700 304.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/09 15:35:04   4704] #WARNING (NRIG-44) Imported NET mac_array_instance/FE_OFN1351_q_temp_208_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/09 15:35:04   4704] #WARNING (NRDB-682) Connectivity is broken at PIN I0 of INST mac_array_instance/col_idx_7__mac_col_inst/U112 connects to NET mac_array_instance/FE_OFN1214_q_temp_415_ at location ( 395.300 209.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/09 15:35:04   4704] #WARNING (NRIG-44) Imported NET mac_array_instance/FE_OFN1214_q_temp_415_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/09 15:35:04   4704] #WARNING (NRDB-682) Connectivity is broken at PIN S of INST mac_array_instance/col_idx_2__mac_col_inst/U127 connects to NET mac_array_instance/col_idx_2__mac_col_inst/FE_OFN640_n149 at location ( 157.700 407.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/09 15:35:04   4704] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_2__mac_col_inst/FE_OFN640_n149 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/09 15:35:04   4704] #WARNING (NRDB-682) Connectivity is broken at PIN S of INST mac_array_instance/col_idx_4__mac_col_inst/U14 connects to NET mac_array_instance/col_idx_4__mac_col_inst/FE_OFN380_n16 at location ( 275.500 304.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/09 15:35:04   4704] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_4__mac_col_inst/FE_OFN380_n16 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/09 15:35:04   4704] #WARNING (NRDB-682) Connectivity is broken at PIN S of INST mac_array_instance/col_idx_8__mac_col_inst/U145 connects to NET mac_array_instance/col_idx_8__mac_col_inst/FE_OFN277_n216 at location ( 419.900 104.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/09 15:35:04   4704] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_8__mac_col_inst/FE_OFN277_n216 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/09 15:35:04   4704] #WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
[03/09 15:35:04   4704] #To increase the message display limit, refer to the product command reference manual.
[03/09 15:35:04   4704] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_7__mac_col_inst/FE_OFN263_n155 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/09 15:35:04   4704] #WARNING (NRIG-44) Imported NET mac_in[40] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/09 15:35:04   4704] #WARNING (NRIG-44) Imported NET pmem_in[35] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/09 15:35:04   4704] #WARNING (NRIG-44) Imported NET mac_array_instance/q_temp[457] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/09 15:35:04   4704] #WARNING (NRIG-44) Imported NET mac_array_instance/q_temp[272] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/09 15:35:04   4704] #WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
[03/09 15:35:04   4704] #To increase the message display limit, refer to the product command reference manual.
[03/09 15:35:04   4704] ### Net info: fully routed nets: 32706
[03/09 15:35:04   4704] ### Net info: trivial (single pin) nets: 0
[03/09 15:35:04   4704] ### Net info: unrouted nets: 291
[03/09 15:35:04   4704] ### Net info: re-extraction nets: 149
[03/09 15:35:04   4704] ### Net info: ignored nets: 0
[03/09 15:35:04   4704] ### Net info: skip routing nets: 0
[03/09 15:35:05   4705] #NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
[03/09 15:35:05   4705] #Start routing data preparation.
[03/09 15:35:05   4705] #Minimum voltage of a net in the design = 0.000.
[03/09 15:35:05   4705] #Maximum voltage of a net in the design = 1.100.
[03/09 15:35:05   4705] #Voltage range [0.000 - 0.000] has 1 net.
[03/09 15:35:05   4705] #Voltage range [0.900 - 1.100] has 1 net.
[03/09 15:35:05   4705] #Voltage range [0.000 - 1.100] has 33144 nets.
[03/09 15:35:05   4705] # M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
[03/09 15:35:05   4705] # M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/09 15:35:05   4705] # M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/09 15:35:05   4705] # M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/09 15:35:05   4705] # M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/09 15:35:05   4705] # M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/09 15:35:05   4705] # M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/09 15:35:05   4705] # M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/09 15:35:07   4707] #986/32888 = 2% of signal nets have been set as priority nets
[03/09 15:35:07   4707] #Regenerating Ggrids automatically.
[03/09 15:35:07   4707] #Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
[03/09 15:35:07   4707] #Using automatically generated G-grids.
[03/09 15:35:07   4707] #Done routing data preparation.
[03/09 15:35:07   4707] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1289.61 (MB), peak = 1482.48 (MB)
[03/09 15:35:07   4707] #Merging special wires...
[03/09 15:35:07   4707] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 217.250 44.795 ) on M1 for NET CTS_158. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/09 15:35:07   4707] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 233.050 48.395 ) on M1 for NET CTS_158. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/09 15:35:07   4707] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 289.600 127.800 ) on M1 for NET CTS_158. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/09 15:35:07   4707] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 239.850 84.395 ) on M1 for NET CTS_158. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/09 15:35:07   4707] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 213.200 126.100 ) on M1 for NET CTS_158. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/09 15:35:07   4707] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 146.450 116.795 ) on M1 for NET CTS_170. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/09 15:35:07   4707] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 145.800 189.100 ) on M1 for NET CTS_170. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/09 15:35:07   4707] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 322.200 210.615 ) on M1 for NET CTS_173. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/09 15:35:07   4707] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 283.050 231.995 ) on M1 for NET CTS_180. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/09 15:35:07   4707] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 169.685 194.500 ) on M1 for NET FE_PSN4878_pmem_in_20_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/09 15:35:07   4707] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 302.285 46.900 ) on M1 for NET FE_PSN4886_pmem_in_159_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/09 15:35:07   4707] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 314.420 93.715 ) on M1 for NET FE_PSN4887_pmem_in_118_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/09 15:35:07   4707] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 317.620 93.715 ) on M1 for NET FE_PSN4888_pmem_in_108_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/09 15:35:07   4707] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 317.685 118.900 ) on M1 for NET FE_PSN4889_pmem_in_107_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/09 15:35:07   4707] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 179.085 149.500 ) on M1 for NET FE_PSN4890_pmem_in_34_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/09 15:35:07   4707] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 288.485 28.900 ) on M1 for NET FE_PSN4891_pmem_in_146_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/09 15:35:07   4707] #WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 56.930 124.290 ) on M1 for NET FE_USKN4701_CTS_160. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/09 15:35:07   4707] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 144.050 188.795 ) on M1 for NET FE_USKN4704_CTS_170. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/09 15:35:07   4707] #WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 131.310 124.270 ) on M1 for NET FE_USKN4715_CTS_169. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/09 15:35:07   4707] #WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 20.710 104.500 ) on M1 for NET FE_USKN4721_CTS_160. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/09 15:35:07   4707] #WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
[03/09 15:35:07   4707] #To increase the message display limit, refer to the product command reference manual.
[03/09 15:35:07   4707] #
[03/09 15:35:07   4707] #Connectivity extraction summary:
[03/09 15:35:07   4707] #149 routed nets are extracted.
[03/09 15:35:07   4707] #    79 (0.24%) extracted nets are partially routed.
[03/09 15:35:07   4707] #32706 routed nets are imported.
[03/09 15:35:07   4707] #33 (0.10%) nets are without wires.
[03/09 15:35:07   4707] #258 nets are fixed|skipped|trivial (not extracted).
[03/09 15:35:07   4707] #Total number of nets = 33146.
[03/09 15:35:07   4707] #
[03/09 15:35:07   4707] #Found 0 nets for post-route si or timing fixing.
[03/09 15:35:07   4707] #Number of eco nets is 79
[03/09 15:35:07   4707] #
[03/09 15:35:07   4707] #Start data preparation...
[03/09 15:35:07   4707] #
[03/09 15:35:07   4707] #Data preparation is done on Sun Mar  9 15:35:07 2025
[03/09 15:35:07   4707] #
[03/09 15:35:07   4707] #Analyzing routing resource...
[03/09 15:35:09   4709] #Routing resource analysis is done on Sun Mar  9 15:35:09 2025
[03/09 15:35:09   4709] #
[03/09 15:35:09   4709] #  Resource Analysis:
[03/09 15:35:09   4709] #
[03/09 15:35:09   4709] #               Routing  #Avail      #Track     #Total     %Gcell
[03/09 15:35:09   4709] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/09 15:35:09   4709] #  --------------------------------------------------------------
[03/09 15:35:09   4709] #  Metal 1        H        2107          80       21316    91.93%
[03/09 15:35:09   4709] #  Metal 2        V        2110          84       21316     0.84%
[03/09 15:35:09   4709] #  Metal 3        H        2187           0       21316     0.50%
[03/09 15:35:09   4709] #  Metal 4        V        1410         784       21316     5.42%
[03/09 15:35:09   4709] #  Metal 5        H        2187           0       21316     0.00%
[03/09 15:35:09   4709] #  Metal 6        V        2194           0       21316     0.00%
[03/09 15:35:09   4709] #  Metal 7        H         547           0       21316     0.00%
[03/09 15:35:09   4709] #  Metal 8        V         548           0       21316     0.00%
[03/09 15:35:09   4709] #  --------------------------------------------------------------
[03/09 15:35:09   4709] #  Total                  13291       5.40%  170528    12.34%
[03/09 15:35:09   4709] #
[03/09 15:35:09   4709] #  259 nets (0.78%) with 1 preferred extra spacing.
[03/09 15:35:09   4709] #
[03/09 15:35:09   4709] #
[03/09 15:35:09   4709] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1290.99 (MB), peak = 1482.48 (MB)
[03/09 15:35:09   4709] #
[03/09 15:35:09   4709] #start global routing iteration 1...
[03/09 15:35:10   4710] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1312.96 (MB), peak = 1482.48 (MB)
[03/09 15:35:10   4710] #
[03/09 15:35:10   4710] #start global routing iteration 2...
[03/09 15:35:10   4710] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1313.15 (MB), peak = 1482.48 (MB)
[03/09 15:35:10   4710] #
[03/09 15:35:10   4710] #
[03/09 15:35:10   4710] #Total number of trivial nets (e.g. < 2 pins) = 258 (skipped).
[03/09 15:35:10   4710] #Total number of routable nets = 32888.
[03/09 15:35:10   4710] #Total number of nets in the design = 33146.
[03/09 15:35:10   4710] #
[03/09 15:35:10   4710] #112 routable nets have only global wires.
[03/09 15:35:10   4710] #32776 routable nets have only detail routed wires.
[03/09 15:35:10   4710] #69 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/09 15:35:10   4710] #551 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/09 15:35:10   4710] #
[03/09 15:35:10   4710] #Routed nets constraints summary:
[03/09 15:35:10   4710] #Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
[03/09 15:35:10   4710] #-------------------------------------------------------------------
[03/09 15:35:10   4710] #        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
[03/09 15:35:10   4710] #-------------------------------------------------------------------
[03/09 15:35:10   4710] #      Default                 61                  8              43  
[03/09 15:35:10   4710] #-------------------------------------------------------------------
[03/09 15:35:10   4710] #        Total                 61                  8              43  
[03/09 15:35:10   4710] #-------------------------------------------------------------------
[03/09 15:35:10   4710] #
[03/09 15:35:10   4710] #Routing constraints summary of the whole design:
[03/09 15:35:10   4710] #Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
[03/09 15:35:10   4710] #-------------------------------------------------------------------
[03/09 15:35:10   4710] #        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
[03/09 15:35:10   4710] #-------------------------------------------------------------------
[03/09 15:35:10   4710] #      Default                259                361           32268  
[03/09 15:35:10   4710] #-------------------------------------------------------------------
[03/09 15:35:10   4710] #        Total                259                361           32268  
[03/09 15:35:10   4710] #-------------------------------------------------------------------
[03/09 15:35:10   4710] #
[03/09 15:35:10   4710] #
[03/09 15:35:10   4710] #  Congestion Analysis: (blocked Gcells are excluded)
[03/09 15:35:10   4710] #
[03/09 15:35:10   4710] #                 OverCon       OverCon          
[03/09 15:35:10   4710] #                  #Gcell        #Gcell    %Gcell
[03/09 15:35:10   4710] #     Layer           (1)           (2)   OverCon
[03/09 15:35:10   4710] #  ----------------------------------------------
[03/09 15:35:10   4710] #   Metal 1      0(0.00%)      0(0.00%)   (0.00%)
[03/09 15:35:10   4710] #   Metal 2      5(0.02%)      2(0.01%)   (0.03%)
[03/09 15:35:10   4710] #   Metal 3      1(0.00%)      0(0.00%)   (0.00%)
[03/09 15:35:10   4710] #   Metal 4      0(0.00%)      0(0.00%)   (0.00%)
[03/09 15:35:10   4710] #   Metal 5      0(0.00%)      0(0.00%)   (0.00%)
[03/09 15:35:10   4710] #   Metal 6      0(0.00%)      0(0.00%)   (0.00%)
[03/09 15:35:10   4710] #   Metal 7      0(0.00%)      0(0.00%)   (0.00%)
[03/09 15:35:10   4710] #   Metal 8      0(0.00%)      0(0.00%)   (0.00%)
[03/09 15:35:10   4710] #  ----------------------------------------------
[03/09 15:35:10   4710] #     Total      6(0.00%)      2(0.00%)   (0.01%)
[03/09 15:35:10   4710] #
[03/09 15:35:10   4710] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
[03/09 15:35:10   4710] #  Overflow after GR: 0.00% H + 0.01% V
[03/09 15:35:10   4710] #
[03/09 15:35:10   4710] #Complete Global Routing.
[03/09 15:35:11   4710] #Total number of nets with non-default rule or having extra spacing = 259
[03/09 15:35:11   4710] #Total wire length = 613371 um.
[03/09 15:35:11   4710] #Total half perimeter of net bounding box = 533619 um.
[03/09 15:35:11   4710] #Total wire length on LAYER M1 = 818 um.
[03/09 15:35:11   4710] #Total wire length on LAYER M2 = 151586 um.
[03/09 15:35:11   4710] #Total wire length on LAYER M3 = 213230 um.
[03/09 15:35:11   4710] #Total wire length on LAYER M4 = 141418 um.
[03/09 15:35:11   4710] #Total wire length on LAYER M5 = 56041 um.
[03/09 15:35:11   4710] #Total wire length on LAYER M6 = 21596 um.
[03/09 15:35:11   4710] #Total wire length on LAYER M7 = 10819 um.
[03/09 15:35:11   4710] #Total wire length on LAYER M8 = 17863 um.
[03/09 15:35:11   4710] #Total number of vias = 235885
[03/09 15:35:11   4710] #Total number of multi-cut vias = 164101 ( 69.6%)
[03/09 15:35:11   4710] #Total number of single cut vias = 71784 ( 30.4%)
[03/09 15:35:11   4710] #Up-Via Summary (total 235885):
[03/09 15:35:11   4710] #                   single-cut          multi-cut      Total
[03/09 15:35:11   4710] #-----------------------------------------------------------
[03/09 15:35:11   4710] #  Metal 1       69824 ( 64.4%)     38515 ( 35.6%)     108339
[03/09 15:35:11   4710] #  Metal 2        1670 (  1.8%)     92480 ( 98.2%)      94150
[03/09 15:35:11   4710] #  Metal 3         231 (  1.0%)     22635 ( 99.0%)      22866
[03/09 15:35:11   4710] #  Metal 4          25 (  0.4%)      6516 ( 99.6%)       6541
[03/09 15:35:11   4710] #  Metal 5           4 (  0.2%)      2010 ( 99.8%)       2014
[03/09 15:35:11   4710] #  Metal 6          21 (  1.9%)      1064 ( 98.1%)       1085
[03/09 15:35:11   4710] #  Metal 7           9 (  1.0%)       881 ( 99.0%)        890
[03/09 15:35:11   4710] #-----------------------------------------------------------
[03/09 15:35:11   4710] #                71784 ( 30.4%)    164101 ( 69.6%)     235885 
[03/09 15:35:11   4710] #
[03/09 15:35:11   4710] #Total number of involved priority nets 58
[03/09 15:35:11   4710] #Maximum src to sink distance for priority net 248.5
[03/09 15:35:11   4710] #Average of max src_to_sink distance for priority net 33.3
[03/09 15:35:11   4710] #Average of ave src_to_sink distance for priority net 27.6
[03/09 15:35:11   4710] #Max overcon = 2 tracks.
[03/09 15:35:11   4710] #Total overcon = 0.01%.
[03/09 15:35:11   4710] #Worst layer Gcell overcon rate = 0.00%.
[03/09 15:35:11   4710] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1313.16 (MB), peak = 1482.48 (MB)
[03/09 15:35:11   4710] #
[03/09 15:35:11   4711] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1290.89 (MB), peak = 1482.48 (MB)
[03/09 15:35:11   4711] #Start Track Assignment.
[03/09 15:35:13   4712] #Done with 82 horizontal wires in 2 hboxes and 63 vertical wires in 2 hboxes.
[03/09 15:35:14   4714] #Done with 6 horizontal wires in 2 hboxes and 7 vertical wires in 2 hboxes.
[03/09 15:35:14   4714] #Complete Track Assignment.
[03/09 15:35:15   4715] #Total number of nets with non-default rule or having extra spacing = 259
[03/09 15:35:15   4715] #Total wire length = 613441 um.
[03/09 15:35:15   4715] #Total half perimeter of net bounding box = 533619 um.
[03/09 15:35:15   4715] #Total wire length on LAYER M1 = 843 um.
[03/09 15:35:15   4715] #Total wire length on LAYER M2 = 151585 um.
[03/09 15:35:15   4715] #Total wire length on LAYER M3 = 213260 um.
[03/09 15:35:15   4715] #Total wire length on LAYER M4 = 141431 um.
[03/09 15:35:15   4715] #Total wire length on LAYER M5 = 56040 um.
[03/09 15:35:15   4715] #Total wire length on LAYER M6 = 21597 um.
[03/09 15:35:15   4715] #Total wire length on LAYER M7 = 10820 um.
[03/09 15:35:15   4715] #Total wire length on LAYER M8 = 17863 um.
[03/09 15:35:15   4715] #Total number of vias = 235883
[03/09 15:35:15   4715] #Total number of multi-cut vias = 164101 ( 69.6%)
[03/09 15:35:15   4715] #Total number of single cut vias = 71782 ( 30.4%)
[03/09 15:35:15   4715] #Up-Via Summary (total 235883):
[03/09 15:35:15   4715] #                   single-cut          multi-cut      Total
[03/09 15:35:15   4715] #-----------------------------------------------------------
[03/09 15:35:15   4715] #  Metal 1       69823 ( 64.4%)     38515 ( 35.6%)     108338
[03/09 15:35:15   4715] #  Metal 2        1669 (  1.8%)     92480 ( 98.2%)      94149
[03/09 15:35:15   4715] #  Metal 3         231 (  1.0%)     22635 ( 99.0%)      22866
[03/09 15:35:15   4715] #  Metal 4          25 (  0.4%)      6516 ( 99.6%)       6541
[03/09 15:35:15   4715] #  Metal 5           4 (  0.2%)      2010 ( 99.8%)       2014
[03/09 15:35:15   4715] #  Metal 6          21 (  1.9%)      1064 ( 98.1%)       1085
[03/09 15:35:15   4715] #  Metal 7           9 (  1.0%)       881 ( 99.0%)        890
[03/09 15:35:15   4715] #-----------------------------------------------------------
[03/09 15:35:15   4715] #                71782 ( 30.4%)    164101 ( 69.6%)     235883 
[03/09 15:35:15   4715] #
[03/09 15:35:15   4715] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1348.43 (MB), peak = 1482.48 (MB)
[03/09 15:35:15   4715] #
[03/09 15:35:15   4715] #Cpu time = 00:00:10
[03/09 15:35:15   4715] #Elapsed time = 00:00:10
[03/09 15:35:15   4715] #Increased memory = 59.04 (MB)
[03/09 15:35:15   4715] #Total memory = 1348.43 (MB)
[03/09 15:35:15   4715] #Peak memory = 1482.48 (MB)
[03/09 15:35:16   4716] #
[03/09 15:35:16   4716] #Start Detail Routing..
[03/09 15:35:16   4716] #start initial detail routing ...
[03/09 15:35:41   4741] # ECO: 49.7% of the total area was rechecked for DRC, and 13.9% required routing.
[03/09 15:35:41   4741] #    number of violations = 58
[03/09 15:35:41   4741] #
[03/09 15:35:41   4741] #    By Layer and Type :
[03/09 15:35:41   4741] #	         MetSpc   EOLSpc    Short   MinStp     Loop   CutSpc   Totals
[03/09 15:35:41   4741] #	M1           26        2       14        3        2        1       48
[03/09 15:35:41   4741] #	M2            4        3        1        0        0        0        8
[03/09 15:35:41   4741] #	M3            0        0        0        0        0        0        0
[03/09 15:35:41   4741] #	M4            0        0        2        0        0        0        2
[03/09 15:35:41   4741] #	Totals       30        5       17        3        2        1       58
[03/09 15:35:41   4741] #97 out of 53316 instances need to be verified(marked ipoed).
[03/09 15:35:42   4741] #6.9% of the total area is being checked for drcs
[03/09 15:35:44   4744] #6.9% of the total area was checked
[03/09 15:35:44   4744] #    number of violations = 87
[03/09 15:35:44   4744] #
[03/09 15:35:44   4744] #    By Layer and Type :
[03/09 15:35:44   4744] #	         MetSpc   EOLSpc    Short   MinStp     Loop   CutSpc   Totals
[03/09 15:35:44   4744] #	M1           36        3       31        4        2        1       77
[03/09 15:35:44   4744] #	M2            4        3        1        0        0        0        8
[03/09 15:35:44   4744] #	M3            0        0        0        0        0        0        0
[03/09 15:35:44   4744] #	M4            0        0        2        0        0        0        2
[03/09 15:35:44   4744] #	Totals       40        6       34        4        2        1       87
[03/09 15:35:44   4744] #cpu time = 00:00:29, elapsed time = 00:00:29, memory = 1361.14 (MB), peak = 1482.48 (MB)
[03/09 15:35:44   4744] #start 1st optimization iteration ...
[03/09 15:35:46   4746] #    number of violations = 40
[03/09 15:35:46   4746] #
[03/09 15:35:46   4746] #    By Layer and Type :
[03/09 15:35:46   4746] #	         MetSpc   EOLSpc    Short   MinStp      Mar   Totals
[03/09 15:35:46   4746] #	M1           22        0        8        3        0       33
[03/09 15:35:46   4746] #	M2            1        1        2        0        1        5
[03/09 15:35:46   4746] #	M3            0        0        0        0        0        0
[03/09 15:35:46   4746] #	M4            0        0        2        0        0        2
[03/09 15:35:46   4746] #	Totals       23        1       12        3        1       40
[03/09 15:35:46   4746] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1324.57 (MB), peak = 1482.48 (MB)
[03/09 15:35:46   4746] #start 2nd optimization iteration ...
[03/09 15:35:46   4746] #    number of violations = 37
[03/09 15:35:46   4746] #
[03/09 15:35:46   4746] #    By Layer and Type :
[03/09 15:35:46   4746] #	         MetSpc   EOLSpc    Short   MinStp   Totals
[03/09 15:35:46   4746] #	M1           22        0        8        3       33
[03/09 15:35:46   4746] #	M2            1        1        0        0        2
[03/09 15:35:46   4746] #	M3            0        0        0        0        0
[03/09 15:35:46   4746] #	M4            0        0        2        0        2
[03/09 15:35:46   4746] #	Totals       23        1       10        3       37
[03/09 15:35:46   4746] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1328.88 (MB), peak = 1482.48 (MB)
[03/09 15:35:46   4746] #start 3rd optimization iteration ...
[03/09 15:35:47   4747] #    number of violations = 0
[03/09 15:35:47   4747] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1330.97 (MB), peak = 1482.48 (MB)
[03/09 15:35:47   4747] #Complete Detail Routing.
[03/09 15:35:47   4747] #Total number of nets with non-default rule or having extra spacing = 259
[03/09 15:35:47   4747] #Total wire length = 613321 um.
[03/09 15:35:47   4747] #Total half perimeter of net bounding box = 533619 um.
[03/09 15:35:47   4747] #Total wire length on LAYER M1 = 816 um.
[03/09 15:35:47   4747] #Total wire length on LAYER M2 = 151574 um.
[03/09 15:35:47   4747] #Total wire length on LAYER M3 = 213278 um.
[03/09 15:35:47   4747] #Total wire length on LAYER M4 = 141365 um.
[03/09 15:35:47   4747] #Total wire length on LAYER M5 = 56029 um.
[03/09 15:35:47   4747] #Total wire length on LAYER M6 = 21594 um.
[03/09 15:35:47   4747] #Total wire length on LAYER M7 = 10807 um.
[03/09 15:35:47   4747] #Total wire length on LAYER M8 = 17858 um.
[03/09 15:35:47   4747] #Total number of vias = 236040
[03/09 15:35:47   4747] #Total number of multi-cut vias = 163814 ( 69.4%)
[03/09 15:35:47   4747] #Total number of single cut vias = 72226 ( 30.6%)
[03/09 15:35:47   4747] #Up-Via Summary (total 236040):
[03/09 15:35:47   4747] #                   single-cut          multi-cut      Total
[03/09 15:35:47   4747] #-----------------------------------------------------------
[03/09 15:35:47   4747] #  Metal 1       69880 ( 64.5%)     38467 ( 35.5%)     108347
[03/09 15:35:47   4747] #  Metal 2        1896 (  2.0%)     92335 ( 98.0%)      94231
[03/09 15:35:47   4747] #  Metal 3         366 (  1.6%)     22576 ( 98.4%)      22942
[03/09 15:35:47   4747] #  Metal 4          36 (  0.6%)      6501 ( 99.4%)       6537
[03/09 15:35:47   4747] #  Metal 5           6 (  0.3%)      2008 ( 99.7%)       2014
[03/09 15:35:47   4747] #  Metal 6          25 (  2.3%)      1056 ( 97.7%)       1081
[03/09 15:35:47   4747] #  Metal 7          17 (  1.9%)       871 ( 98.1%)        888
[03/09 15:35:47   4747] #-----------------------------------------------------------
[03/09 15:35:47   4747] #                72226 ( 30.6%)    163814 ( 69.4%)     236040 
[03/09 15:35:47   4747] #
[03/09 15:35:47   4747] #Total number of DRC violations = 0
[03/09 15:35:47   4747] #Cpu time = 00:00:33
[03/09 15:35:47   4747] #Elapsed time = 00:00:33
[03/09 15:35:47   4747] #Increased memory = -45.05 (MB)
[03/09 15:35:47   4747] #Total memory = 1303.38 (MB)
[03/09 15:35:47   4747] #Peak memory = 1482.48 (MB)
[03/09 15:35:47   4747] #
[03/09 15:35:47   4747] #start routing for process antenna violation fix ...
[03/09 15:35:48   4748] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1305.11 (MB), peak = 1482.48 (MB)
[03/09 15:35:48   4748] #
[03/09 15:35:49   4749] #Total number of nets with non-default rule or having extra spacing = 259
[03/09 15:35:49   4749] #Total wire length = 613321 um.
[03/09 15:35:49   4749] #Total half perimeter of net bounding box = 533619 um.
[03/09 15:35:49   4749] #Total wire length on LAYER M1 = 816 um.
[03/09 15:35:49   4749] #Total wire length on LAYER M2 = 151574 um.
[03/09 15:35:49   4749] #Total wire length on LAYER M3 = 213278 um.
[03/09 15:35:49   4749] #Total wire length on LAYER M4 = 141365 um.
[03/09 15:35:49   4749] #Total wire length on LAYER M5 = 56029 um.
[03/09 15:35:49   4749] #Total wire length on LAYER M6 = 21594 um.
[03/09 15:35:49   4749] #Total wire length on LAYER M7 = 10807 um.
[03/09 15:35:49   4749] #Total wire length on LAYER M8 = 17858 um.
[03/09 15:35:49   4749] #Total number of vias = 236040
[03/09 15:35:49   4749] #Total number of multi-cut vias = 163814 ( 69.4%)
[03/09 15:35:49   4749] #Total number of single cut vias = 72226 ( 30.6%)
[03/09 15:35:49   4749] #Up-Via Summary (total 236040):
[03/09 15:35:49   4749] #                   single-cut          multi-cut      Total
[03/09 15:35:49   4749] #-----------------------------------------------------------
[03/09 15:35:49   4749] #  Metal 1       69880 ( 64.5%)     38467 ( 35.5%)     108347
[03/09 15:35:49   4749] #  Metal 2        1896 (  2.0%)     92335 ( 98.0%)      94231
[03/09 15:35:49   4749] #  Metal 3         366 (  1.6%)     22576 ( 98.4%)      22942
[03/09 15:35:49   4749] #  Metal 4          36 (  0.6%)      6501 ( 99.4%)       6537
[03/09 15:35:49   4749] #  Metal 5           6 (  0.3%)      2008 ( 99.7%)       2014
[03/09 15:35:49   4749] #  Metal 6          25 (  2.3%)      1056 ( 97.7%)       1081
[03/09 15:35:49   4749] #  Metal 7          17 (  1.9%)       871 ( 98.1%)        888
[03/09 15:35:49   4749] #-----------------------------------------------------------
[03/09 15:35:49   4749] #                72226 ( 30.6%)    163814 ( 69.4%)     236040 
[03/09 15:35:49   4749] #
[03/09 15:35:49   4749] #Total number of DRC violations = 0
[03/09 15:35:49   4749] #Total number of net violated process antenna rule = 0
[03/09 15:35:49   4749] #
[03/09 15:35:51   4751] #
[03/09 15:35:51   4751] #Start Post Route via swapping..
[03/09 15:35:51   4751] #17.16% of area are rerouted by ECO routing.
[03/09 15:35:57   4757] #    number of violations = 0
[03/09 15:35:57   4757] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1308.02 (MB), peak = 1482.48 (MB)
[03/09 15:35:58   4758] #    number of violations = 0
[03/09 15:35:58   4758] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1308.13 (MB), peak = 1482.48 (MB)
[03/09 15:35:58   4758] #CELL_VIEW core,init has no DRC violation.
[03/09 15:35:58   4758] #Total number of DRC violations = 0
[03/09 15:35:58   4758] #Total number of net violated process antenna rule = 0
[03/09 15:35:58   4758] #Post Route via swapping is done.
[03/09 15:35:58   4758] #Total number of nets with non-default rule or having extra spacing = 259
[03/09 15:35:58   4758] #Total wire length = 613321 um.
[03/09 15:35:58   4758] #Total half perimeter of net bounding box = 533619 um.
[03/09 15:35:58   4758] #Total wire length on LAYER M1 = 816 um.
[03/09 15:35:58   4758] #Total wire length on LAYER M2 = 151574 um.
[03/09 15:35:58   4758] #Total wire length on LAYER M3 = 213278 um.
[03/09 15:35:58   4758] #Total wire length on LAYER M4 = 141365 um.
[03/09 15:35:58   4758] #Total wire length on LAYER M5 = 56029 um.
[03/09 15:35:58   4758] #Total wire length on LAYER M6 = 21594 um.
[03/09 15:35:58   4758] #Total wire length on LAYER M7 = 10807 um.
[03/09 15:35:58   4758] #Total wire length on LAYER M8 = 17858 um.
[03/09 15:35:58   4758] #Total number of vias = 236040
[03/09 15:35:58   4758] #Total number of multi-cut vias = 164549 ( 69.7%)
[03/09 15:35:58   4758] #Total number of single cut vias = 71491 ( 30.3%)
[03/09 15:35:58   4758] #Up-Via Summary (total 236040):
[03/09 15:35:58   4758] #                   single-cut          multi-cut      Total
[03/09 15:35:58   4758] #-----------------------------------------------------------
[03/09 15:35:58   4758] #  Metal 1       69756 ( 64.4%)     38591 ( 35.6%)     108347
[03/09 15:35:58   4758] #  Metal 2        1564 (  1.7%)     92667 ( 98.3%)      94231
[03/09 15:35:58   4758] #  Metal 3         125 (  0.5%)     22817 ( 99.5%)      22942
[03/09 15:35:58   4758] #  Metal 4          17 (  0.3%)      6520 ( 99.7%)       6537
[03/09 15:35:58   4758] #  Metal 5           2 (  0.1%)      2012 ( 99.9%)       2014
[03/09 15:35:58   4758] #  Metal 6          18 (  1.7%)      1063 ( 98.3%)       1081
[03/09 15:35:58   4758] #  Metal 7           9 (  1.0%)       879 ( 99.0%)        888
[03/09 15:35:58   4758] #-----------------------------------------------------------
[03/09 15:35:58   4758] #                71491 ( 30.3%)    164549 ( 69.7%)     236040 
[03/09 15:35:58   4758] #
[03/09 15:35:58   4758] #detailRoute Statistics:
[03/09 15:35:58   4758] #Cpu time = 00:00:43
[03/09 15:35:58   4758] #Elapsed time = 00:00:43
[03/09 15:35:58   4758] #Increased memory = -42.03 (MB)
[03/09 15:35:58   4758] #Total memory = 1306.39 (MB)
[03/09 15:35:58   4758] #Peak memory = 1482.48 (MB)
[03/09 15:35:59   4759] #
[03/09 15:35:59   4759] #globalDetailRoute statistics:
[03/09 15:35:59   4759] #Cpu time = 00:00:56
[03/09 15:35:59   4759] #Elapsed time = 00:00:56
[03/09 15:35:59   4759] #Increased memory = -91.23 (MB)
[03/09 15:35:59   4759] #Total memory = 1256.21 (MB)
[03/09 15:35:59   4759] #Peak memory = 1482.48 (MB)
[03/09 15:35:59   4759] #Number of warnings = 63
[03/09 15:35:59   4759] #Total number of warnings = 220
[03/09 15:35:59   4759] #Number of fails = 0
[03/09 15:35:59   4759] #Total number of fails = 0
[03/09 15:35:59   4759] #Complete globalDetailRoute on Sun Mar  9 15:35:59 2025
[03/09 15:35:59   4759] #
[03/09 15:35:59   4759] **optDesign ... cpu = 0:02:29, real = 0:02:28, mem = 1528.7M, totSessionCpu=1:19:19 **
[03/09 15:35:59   4759] -routeWithEco false                      # bool, default=false
[03/09 15:35:59   4759] -routeSelectedNetOnly false              # bool, default=false, user setting
[03/09 15:35:59   4759] -routeWithTimingDriven true              # bool, default=false, user setting
[03/09 15:35:59   4759] -routeWithSiDriven true                  # bool, default=false, user setting
[03/09 15:35:59   4759] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
[03/09 15:35:59   4759] Extraction called for design 'core' of instances=53316 and nets=33146 using extraction engine 'postRoute' at effort level 'low' .
[03/09 15:35:59   4759] PostRoute (effortLevel low) RC Extraction called for design core.
[03/09 15:35:59   4759] RC Extraction called in multi-corner(2) mode.
[03/09 15:35:59   4759] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/09 15:35:59   4759] Process corner(s) are loaded.
[03/09 15:35:59   4759]  Corner: Cmax
[03/09 15:35:59   4759]  Corner: Cmin
[03/09 15:35:59   4759] extractDetailRC Option : -outfile /tmp/innovus_temp_32734_ieng6-ece-16.ucsd.edu_nbalasubramanian_KR10vg/core_32734_uvzcQK.rcdb.d -maxResLength 200  -extended
[03/09 15:35:59   4759] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/09 15:35:59   4759]       RC Corner Indexes            0       1   
[03/09 15:35:59   4759] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/09 15:35:59   4759] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/09 15:35:59   4759] Resistance Scaling Factor    : 1.00000 1.00000 
[03/09 15:35:59   4759] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/09 15:35:59   4759] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/09 15:35:59   4759] Shrink Factor                : 1.00000
[03/09 15:36:00   4760] Initializing multi-corner capacitance tables ... 
[03/09 15:36:00   4760] Initializing multi-corner resistance tables ...
[03/09 15:36:00   4760] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1528.7M)
[03/09 15:36:00   4760] Creating parasitic data file '/tmp/innovus_temp_32734_ieng6-ece-16.ucsd.edu_nbalasubramanian_KR10vg/core_32734_uvzcQK.rcdb.d' for storing RC.
[03/09 15:36:01   4761] Extracted 10.0006% (CPU Time= 0:00:01.2  MEM= 1569.4M)
[03/09 15:36:01   4761] Extracted 20.0006% (CPU Time= 0:00:01.5  MEM= 1569.4M)
[03/09 15:36:01   4761] Extracted 30.0006% (CPU Time= 0:00:01.7  MEM= 1569.4M)
[03/09 15:36:02   4762] Extracted 40.0006% (CPU Time= 0:00:01.9  MEM= 1569.4M)
[03/09 15:36:02   4762] Extracted 50.0006% (CPU Time= 0:00:02.1  MEM= 1569.4M)
[03/09 15:36:02   4762] Extracted 60.0006% (CPU Time= 0:00:02.5  MEM= 1569.4M)
[03/09 15:36:03   4763] Extracted 70.0006% (CPU Time= 0:00:02.9  MEM= 1573.4M)
[03/09 15:36:03   4763] Extracted 80.0006% (CPU Time= 0:00:03.4  MEM= 1573.4M)
[03/09 15:36:04   4764] Extracted 90.0006% (CPU Time= 0:00:04.2  MEM= 1573.4M)
[03/09 15:36:05   4765] Extracted 100% (CPU Time= 0:00:05.8  MEM= 1573.4M)
[03/09 15:36:06   4766] Number of Extracted Resistors     : 595392
[03/09 15:36:06   4766] Number of Extracted Ground Cap.   : 585628
[03/09 15:36:06   4766] Number of Extracted Coupling Cap. : 951984
[03/09 15:36:06   4766] Opening parasitic data file '/tmp/innovus_temp_32734_ieng6-ece-16.ucsd.edu_nbalasubramanian_KR10vg/core_32734_uvzcQK.rcdb.d' for reading.
[03/09 15:36:06   4766] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/09 15:36:06   4766]  Corner: Cmax
[03/09 15:36:06   4766]  Corner: Cmin
[03/09 15:36:06   4766] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1561.3M)
[03/09 15:36:06   4766] Creating parasitic data file '/tmp/innovus_temp_32734_ieng6-ece-16.ucsd.edu_nbalasubramanian_KR10vg/core_32734_uvzcQK.rcdb_Filter.rcdb.d' for storing RC.
[03/09 15:36:06   4766] Closing parasitic data file '/tmp/innovus_temp_32734_ieng6-ece-16.ucsd.edu_nbalasubramanian_KR10vg/core_32734_uvzcQK.rcdb.d'. 32888 times net's RC data read were performed.
[03/09 15:36:06   4766] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1561.348M)
[03/09 15:36:06   4766] Opening parasitic data file '/tmp/innovus_temp_32734_ieng6-ece-16.ucsd.edu_nbalasubramanian_KR10vg/core_32734_uvzcQK.rcdb.d' for reading.
[03/09 15:36:06   4766] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1561.348M)
[03/09 15:36:06   4766] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:07.5  Real Time: 0:00:07.0  MEM: 1561.348M)
[03/09 15:36:06   4766] **optDesign ... cpu = 0:02:36, real = 0:02:35, mem = 1526.7M, totSessionCpu=1:19:27 **
[03/09 15:36:06   4767] Starting SI iteration 1 using Infinite Timing Windows
[03/09 15:36:06   4767] Begin IPO call back ...
[03/09 15:36:06   4767] End IPO call back ...
[03/09 15:36:07   4767] #################################################################################
[03/09 15:36:07   4767] # Design Stage: PostRoute
[03/09 15:36:07   4767] # Design Name: core
[03/09 15:36:07   4767] # Design Mode: 65nm
[03/09 15:36:07   4767] # Analysis Mode: MMMC OCV 
[03/09 15:36:07   4767] # Parasitics Mode: SPEF/RCDB
[03/09 15:36:07   4767] # Signoff Settings: SI On 
[03/09 15:36:07   4767] #################################################################################
[03/09 15:36:08   4768] AAE_INFO: 1 threads acquired from CTE.
[03/09 15:36:08   4768] Setting infinite Tws ...
[03/09 15:36:08   4768] First Iteration Infinite Tw... 
[03/09 15:36:08   4768] Calculate early delays in OCV mode...
[03/09 15:36:08   4768] Calculate late delays in OCV mode...
[03/09 15:36:08   4768] Topological Sorting (CPU = 0:00:00.1, MEM = 1531.4M, InitMEM = 1526.7M)
[03/09 15:36:08   4768] Initializing multi-corner capacitance tables ... 
[03/09 15:36:08   4768] Initializing multi-corner resistance tables ...
[03/09 15:36:08   4768] Opening parasitic data file '/tmp/innovus_temp_32734_ieng6-ece-16.ucsd.edu_nbalasubramanian_KR10vg/core_32734_uvzcQK.rcdb.d' for reading.
[03/09 15:36:08   4768] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1548.1M)
[03/09 15:36:08   4768] AAE_INFO: 1 threads acquired from CTE.
[03/09 15:36:16   4776] AAE_INFO-618: Total number of nets in the design is 33146,  99.2 percent of the nets selected for SI analysis
[03/09 15:36:16   4776] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/09 15:36:16   4776] End delay calculation. (MEM=1614.86 CPU=0:00:07.6 REAL=0:00:07.0)
[03/09 15:36:16   4776] Save waveform /tmp/innovus_temp_32734_ieng6-ece-16.ucsd.edu_nbalasubramanian_KR10vg/.AAE_pwMMQw/.AAE_32734/waveform.data...
[03/09 15:36:16   4776] *** CDM Built up (cpu=0:00:09.7  real=0:00:09.0  mem= 1614.9M) ***
[03/09 15:36:17   4777] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1614.9M)
[03/09 15:36:17   4777] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/09 15:36:17   4778] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1614.9M)
[03/09 15:36:17   4778] Starting SI iteration 2
[03/09 15:36:18   4778] AAE_INFO: 1 threads acquired from CTE.
[03/09 15:36:18   4778] Calculate early delays in OCV mode...
[03/09 15:36:18   4778] Calculate late delays in OCV mode...
[03/09 15:36:20   4780] AAE_INFO-618: Total number of nets in the design is 33146,  7.0 percent of the nets selected for SI analysis
[03/09 15:36:20   4780] End delay calculation. (MEM=1590.9 CPU=0:00:02.2 REAL=0:00:02.0)
[03/09 15:36:20   4780] *** CDM Built up (cpu=0:00:02.3  real=0:00:02.0  mem= 1590.9M) ***
[03/09 15:36:22   4782] *** Done Building Timing Graph (cpu=0:00:15.5 real=0:00:16.0 totSessionCpu=1:19:42 mem=1590.9M)
[03/09 15:36:22   4782] **optDesign ... cpu = 0:02:52, real = 0:02:51, mem = 1521.4M, totSessionCpu=1:19:42 **
[03/09 15:36:22   4782] *** Timing NOT met, worst failing slack is -0.590
[03/09 15:36:22   4782] *** Check timing (0:00:00.1)
[03/09 15:36:22   4782] Begin: GigaOpt Optimization in post-eco TNS mode
[03/09 15:36:22   4782] Info: 252 clock nets excluded from IPO operation.
[03/09 15:36:22   4782] PhyDesignGrid: maxLocalDensity 1.00
[03/09 15:36:22   4782] #spOpts: N=65 mergeVia=F 
[03/09 15:36:24   4784] *info: 252 clock nets excluded
[03/09 15:36:24   4784] *info: 2 special nets excluded.
[03/09 15:36:24   4784] *info: 258 no-driver nets excluded.
[03/09 15:36:26   4786] ** GigaOpt Optimizer WNS Slack -0.591 TNS Slack -244.971 Density 98.19
[03/09 15:36:26   4786] Optimizer TNS Opt
[03/09 15:36:26   4786] Active Path Group: reg2reg  
[03/09 15:36:26   4786] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 15:36:26   4786] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/09 15:36:26   4786] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 15:36:26   4786] |  -0.267|   -0.591|-193.840| -244.971|    98.19%|   0:00:00.0| 1758.6M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
[03/09 15:36:26   4786] |        |         |        |         |          |            |        |          |         | eg_13_/D                                           |
[03/09 15:36:27   4787] |  -0.267|   -0.590|-193.840| -244.971|    98.19%|   0:00:01.0| 1758.6M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_6__mac_col_inst/key_q_r |
[03/09 15:36:27   4787] |        |         |        |         |          |            |        |          |         | eg_34_/D                                           |
[03/09 15:36:27   4788] |  -0.267|   -0.590|-193.840| -244.971|    98.19%|   0:00:00.0| 1758.6M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_8__mac_col_inst/query_q |
[03/09 15:36:27   4788] |        |         |        |         |          |            |        |          |         | _reg_23_/D                                         |
[03/09 15:36:28   4788] |  -0.267|   -0.591|-193.840| -244.971|    98.19%|   0:00:01.0| 1758.6M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
[03/09 15:36:28   4788] |        |         |        |         |          |            |        |          |         | eg_13_/D                                           |
[03/09 15:36:28   4788] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/09 15:36:28   4788] 
[03/09 15:36:28   4788] *** Finish Core Optimize Step (cpu=0:00:01.5 real=0:00:02.0 mem=1758.6M) ***
[03/09 15:36:28   4788] Checking setup slack degradation ...
[03/09 15:36:28   4788] 
[03/09 15:36:28   4788] Recovery Manager:
[03/09 15:36:28   4788]   Low  Effort WNS Jump: 0.000 (REF: -0.597, TGT: -0.591, Threshold: 0.150) - Skip
[03/09 15:36:28   4788]   High Effort WNS Jump: 0.000 (REF: -0.273, TGT: -0.267, Threshold: 0.075) - Skip
[03/09 15:36:28   4788]   Low  Effort TNS Jump: 0.000 (REF: -245.377, TGT: -244.971, Threshold: 25.000) - Skip
[03/09 15:36:28   4788]   High Effort TNS Jump: 0.000 (REF: -194.242, TGT: -193.840, Threshold: 25.000) - Skip
[03/09 15:36:28   4788] 
[03/09 15:36:28   4788] 
[03/09 15:36:28   4788] *** Finished Optimize Step Cumulative (cpu=0:00:01.8 real=0:00:02.0 mem=1758.6M) ***
[03/09 15:36:28   4788] **** Begin NDR-Layer Usage Statistics ****
[03/09 15:36:28   4788] Layer 3 has 252 constrained nets 
[03/09 15:36:28   4788] Layer 7 has 287 constrained nets 
[03/09 15:36:28   4788] **** End NDR-Layer Usage Statistics ****
[03/09 15:36:28   4788] 
[03/09 15:36:28   4788] *** Finish Post Route Setup Fixing (cpu=0:00:02.4 real=0:00:02.0 mem=1758.6M) ***
[03/09 15:36:28   4788] End: GigaOpt Optimization in post-eco TNS mode
[03/09 15:36:28   4789] Running setup recovery post routing.
[03/09 15:36:28   4789] **optDesign ... cpu = 0:02:59, real = 0:02:57, mem = 1609.7M, totSessionCpu=1:19:49 **
[03/09 15:36:29   4789]   Timing Snapshot: (TGT)
[03/09 15:36:29   4789]      Weighted WNS: -0.299
[03/09 15:36:29   4789]       All  PG WNS: -0.591
[03/09 15:36:29   4789]       High PG WNS: -0.267
[03/09 15:36:29   4789]       All  PG TNS: -244.971
[03/09 15:36:29   4789]       High PG TNS: -193.840
[03/09 15:36:29   4789]          Tran DRV: 0
[03/09 15:36:29   4789]           Cap DRV: 0
[03/09 15:36:29   4789]        Fanout DRV: 0
[03/09 15:36:29   4789]            Glitch: 0
[03/09 15:36:29   4789]    Category Slack: { [L, -0.591] [H, -0.267] }
[03/09 15:36:29   4789] 
[03/09 15:36:29   4789] Checking setup slack degradation ...
[03/09 15:36:29   4789] 
[03/09 15:36:29   4789] Recovery Manager:
[03/09 15:36:29   4789]   Low  Effort WNS Jump: 0.000 (REF: -0.597, TGT: -0.591, Threshold: 0.150) - Skip
[03/09 15:36:29   4789]   High Effort WNS Jump: 0.000 (REF: -0.273, TGT: -0.267, Threshold: 0.075) - Skip
[03/09 15:36:29   4789]   Low  Effort TNS Jump: 0.000 (REF: -245.377, TGT: -244.971, Threshold: 25.000) - Skip
[03/09 15:36:29   4789]   High Effort TNS Jump: 0.000 (REF: -194.242, TGT: -193.840, Threshold: 25.000) - Skip
[03/09 15:36:29   4789] 
[03/09 15:36:29   4789] Checking DRV degradation...
[03/09 15:36:29   4789] 
[03/09 15:36:29   4789] Recovery Manager:
[03/09 15:36:29   4789]     Tran DRV degradation : 0 (0 -> 0)
[03/09 15:36:29   4789]      Cap DRV degradation : 0 (0 -> 0)
[03/09 15:36:29   4789]   Fanout DRV degradation : 0 (0 -> 0)
[03/09 15:36:29   4789]       Glitch degradation : 0 (0 -> 0)
[03/09 15:36:29   4789]   DRV Recovery (Margin: 100) - Skip
[03/09 15:36:29   4789] 
[03/09 15:36:29   4789] **INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
[03/09 15:36:29   4789] *** Finish setup-recovery (cpu=0:00:01, real=0:00:01, mem=1609.66M, totSessionCpu=1:19:50 .
[03/09 15:36:29   4789] **optDesign ... cpu = 0:02:59, real = 0:02:58, mem = 1609.7M, totSessionCpu=1:19:50 **
[03/09 15:36:29   4789] 
[03/09 15:36:29   4789] **INFO: Starting Blocking QThread with 1 CPU
[03/09 15:36:29   4789]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/09 15:36:29   4789] 
[03/09 15:36:29   4789] Begin Power Analysis
[03/09 15:36:29   4789] 
[03/09 15:36:29   4789]     0.00V	    VSS
[03/09 15:36:29   4789]     0.90V	    VDD
[03/09 15:36:29   4789] Begin Processing Timing Library for Power Calculation
[03/09 15:36:29   4789] 
[03/09 15:36:29   4789] Begin Processing Timing Library for Power Calculation
[03/09 15:36:29   4789] 
[03/09 15:36:29   4789] 
[03/09 15:36:29   4789] 
[03/09 15:36:29   4789] Begin Processing Power Net/Grid for Power Calculation
[03/09 15:36:29   4789] 
[03/09 15:36:29   4789] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1197.70MB/1197.70MB)
[03/09 15:36:29   4789] 
[03/09 15:36:29   4789] Begin Processing Timing Window Data for Power Calculation
[03/09 15:36:29   4789] 
[03/09 15:36:29   4789] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1198.03MB/1198.03MB)
[03/09 15:36:29   4789] 
[03/09 15:36:29   4789] Begin Processing User Attributes
[03/09 15:36:29   4789] 
[03/09 15:36:29   4789] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1198.07MB/1198.07MB)
[03/09 15:36:29   4789] 
[03/09 15:36:29   4789] Begin Processing Signal Activity
[03/09 15:36:29   4789] 
[03/09 15:36:29   4789] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1199.77MB/1199.77MB)
[03/09 15:36:29   4789] 
[03/09 15:36:29   4789] Begin Power Computation
[03/09 15:36:29   4789] 
[03/09 15:36:29   4789]       ----------------------------------------------------------
[03/09 15:36:29   4789]       # of cell(s) missing both power/leakage table: 0
[03/09 15:36:29   4789]       # of cell(s) missing power table: 0
[03/09 15:36:29   4789]       # of cell(s) missing leakage table: 0
[03/09 15:36:29   4789]       # of MSMV cell(s) missing power_level: 0
[03/09 15:36:29   4789]       ----------------------------------------------------------
[03/09 15:36:29   4789] 
[03/09 15:36:29   4789] 
[03/09 15:36:29   4789] Ended Power Computation: (cpu=0:00:02, real=0:00:02, mem(process/total)=1200.88MB/1200.88MB)
[03/09 15:36:29   4789] 
[03/09 15:36:29   4789] Begin Processing User Attributes
[03/09 15:36:29   4789] 
[03/09 15:36:29   4789] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1200.88MB/1200.88MB)
[03/09 15:36:29   4789] 
[03/09 15:36:29   4789] Ended Power Analysis: (cpu=0:00:06, real=0:00:05, mem(process/total)=1200.91MB/1200.91MB)
[03/09 15:36:29   4789] 
[03/09 15:36:35   4795]  
_______________________________________________________________________
[03/09 15:36:35   4795] **optDesign ... cpu = 0:03:05, real = 0:03:04, mem = 1609.7M, totSessionCpu=1:19:56 **
[03/09 15:36:35   4795] Latch borrow mode reset to max_borrow
[03/09 15:36:37   4797] <optDesign CMD> Restore Using all VT Cells
[03/09 15:36:37   4797] Reported timing to dir ./timingReports
[03/09 15:36:37   4797] **optDesign ... cpu = 0:03:07, real = 0:03:06, mem = 1609.7M, totSessionCpu=1:19:57 **
[03/09 15:36:37   4797] Begin: glitch net info
[03/09 15:36:37   4797] glitch slack range: number of glitch nets
[03/09 15:36:37   4797] glitch slack < -0.32 : 0
[03/09 15:36:37   4797] -0.32 < glitch slack < -0.28 : 0
[03/09 15:36:37   4797] -0.28 < glitch slack < -0.24 : 0
[03/09 15:36:37   4797] -0.24 < glitch slack < -0.2 : 0
[03/09 15:36:37   4797] -0.2 < glitch slack < -0.16 : 0
[03/09 15:36:37   4797] -0.16 < glitch slack < -0.12 : 0
[03/09 15:36:37   4797] -0.12 < glitch slack < -0.08 : 0
[03/09 15:36:37   4797] -0.08 < glitch slack < -0.04 : 0
[03/09 15:36:37   4797] -0.04 < glitch slack : 0
[03/09 15:36:37   4797] End: glitch net info
[03/09 15:36:37   4797] ** Profile ** Start :  cpu=0:00:00.0, mem=1666.9M
[03/09 15:36:37   4797] ** Profile ** Other data :  cpu=0:00:00.1, mem=1666.9M
[03/09 15:36:37   4797] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1666.9M
[03/09 15:36:39   4799] ** Profile ** Total reports :  cpu=0:00:01.4, mem=1611.7M
[03/09 15:36:40   4800] ** Profile ** DRVs :  cpu=0:00:01.1, mem=1611.7M
[03/09 15:36:40   4800] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.591  | -0.267  | -0.591  |
|           TNS (ns):|-244.969 |-193.838 | -51.131 |
|    Violating Paths:|  1622   |  1462   |   160   |
|          All Paths:|  6712   |  5278   |  5570   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 75.069%
       (98.185% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1611.7M
[03/09 15:36:40   4800] **optDesign ... cpu = 0:03:10, real = 0:03:09, mem = 1609.7M, totSessionCpu=1:20:00 **
[03/09 15:36:40   4800]  ReSet Options after AAE Based Opt flow 
[03/09 15:36:40   4800] *** Finished optDesign ***
[03/09 15:36:40   4800] 
[03/09 15:36:40   4800] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:03:15 real=  0:03:14)
[03/09 15:36:40   4800] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.2 real=0:00:00.2)
[03/09 15:36:40   4800] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:15.6 real=0:00:15.4)
[03/09 15:36:40   4800] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:25.1 real=0:00:25.0)
[03/09 15:36:40   4800] 	OPT_RUNTIME:             wnsOpt (count =  2): (cpu=0:00:08.9 real=0:00:08.8)
[03/09 15:36:40   4800] 	OPT_RUNTIME:             tnsOpt (count =  2): (cpu=0:00:39.1 real=0:00:39.1)
[03/09 15:36:40   4800] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:03.2 real=0:00:03.2)
[03/09 15:36:40   4800] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=0:00:56.2 real=0:00:56.2)
[03/09 15:36:40   4800] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:15.6 real=0:00:15.5)
[03/09 15:36:40   4800] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:04.1 real=0:00:04.1)
[03/09 15:36:40   4800] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:08.4 real=0:00:08.6)
[03/09 15:36:40   4800] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[03/09 15:36:40   4800] Info: pop threads available for lower-level modules during optimization.
[03/09 15:36:40   4800] Removing temporary dont_use automatically set for cells with technology sites with no row.
[03/09 15:36:40   4800] <CMD> saveDesign route.enc
[03/09 15:36:40   4800] The in-memory database contained RC information but was not saved. To save 
[03/09 15:36:40   4800] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[03/09 15:36:40   4800] so it should only be saved when it is really desired.
[03/09 15:36:40   4800] Writing Netlist "route.enc.dat.tmp/core.v.gz" ...
[03/09 15:36:40   4800] Saving AAE Data ...
[03/09 15:36:41   4801] Saving scheduling_file.cts.32734 in route.enc.dat/scheduling_file.cts
[03/09 15:36:41   4801] Saving preference file route.enc.dat.tmp/gui.pref.tcl ...
[03/09 15:36:41   4801] Saving mode setting ...
[03/09 15:36:41   4801] Saving global file ...
[03/09 15:36:41   4801] Saving floorplan file ...
[03/09 15:36:41   4801] Saving Drc markers ...
[03/09 15:36:41   4801] ... No Drc file written since there is no markers found.
[03/09 15:36:41   4801] Saving placement file ...
[03/09 15:36:41   4801] *** Completed savePlace (cpu=0:00:00.1 real=0:00:00.0 mem=1609.7M) ***
[03/09 15:36:41   4801] Saving route file ...
[03/09 15:36:43   4802] *** Completed saveRoute (cpu=0:00:00.8 real=0:00:02.0 mem=1609.7M) ***
[03/09 15:36:43   4802] Saving DEF file ...
[03/09 15:36:43   4802] **ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE
[03/09 15:36:43   4802] 
[03/09 15:36:43   4802] **ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)
[03/09 15:36:43   4802] 
[03/09 15:36:43   4802] **ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
[03/09 15:36:45   4803] Generated self-contained design route.enc.dat.tmp
[03/09 15:36:45   4803] 
[03/09 15:36:45   4803] *** Summary of all messages that are not suppressed in this session:
[03/09 15:36:45   4803] Severity  ID               Count  Summary                                  
[03/09 15:36:45   4803] ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
[03/09 15:36:45   4803] ERROR     IMPOAX-142           2  %s                                       
[03/09 15:36:45   4803] *** Message Summary: 0 warning(s), 3 error(s)
[03/09 15:36:45   4803] 
[03/09 15:36:45   4803] <CMD> verifyGeometry
[03/09 15:36:45   4803]  *** Starting Verify Geometry (MEM: 1552.6) ***
[03/09 15:36:45   4803] 
[03/09 15:36:45   4803]   VERIFY GEOMETRY ...... Starting Verification
[03/09 15:36:45   4803]   VERIFY GEOMETRY ...... Initializing
[03/09 15:36:45   4803]   VERIFY GEOMETRY ...... Deleting Existing Violations
[03/09 15:36:45   4803]   VERIFY GEOMETRY ...... Creating Sub-Areas
[03/09 15:36:45   4803]                   ...... bin size: 2880
[03/09 15:36:45   4803]   VERIFY GEOMETRY ...... SubArea : 1 of 4
[03/09 15:36:51   4809]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/09 15:36:51   4809]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/09 15:36:51   4809]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/09 15:36:51   4809]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/09 15:36:51   4809]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
[03/09 15:36:51   4809]   VERIFY GEOMETRY ...... SubArea : 2 of 4
[03/09 15:36:58   4816]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/09 15:36:58   4816]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/09 15:36:58   4816]   VERIFY GEOMETRY ...... Wiring         :  5 Viols.
[03/09 15:36:58   4816]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/09 15:36:58   4816]   VERIFY GEOMETRY ...... Sub-Area : 2 complete 5 Viols. 0 Wrngs.
[03/09 15:36:58   4816]   VERIFY GEOMETRY ...... SubArea : 3 of 4
[03/09 15:37:05   4824]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/09 15:37:05   4824]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/09 15:37:05   4824]   VERIFY GEOMETRY ...... Wiring         :  1 Viols.
[03/09 15:37:05   4824]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/09 15:37:05   4824]   VERIFY GEOMETRY ...... Sub-Area : 3 complete 1 Viols. 0 Wrngs.
[03/09 15:37:05   4824]   VERIFY GEOMETRY ...... SubArea : 4 of 4
[03/09 15:37:12   4831]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/09 15:37:12   4831]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/09 15:37:12   4831]   VERIFY GEOMETRY ...... Wiring         :  2 Viols.
[03/09 15:37:12   4831]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/09 15:37:12   4831]   VERIFY GEOMETRY ...... Sub-Area : 4 complete 2 Viols. 0 Wrngs.
[03/09 15:37:12   4831] VG: elapsed time: 27.00
[03/09 15:37:12   4831] Begin Summary ...
[03/09 15:37:12   4831]   Cells       : 0
[03/09 15:37:12   4831]   SameNet     : 0
[03/09 15:37:12   4831]   Wiring      : 0
[03/09 15:37:12   4831]   Antenna     : 0
[03/09 15:37:12   4831]   Short       : 8
[03/09 15:37:12   4831]   Overlap     : 0
[03/09 15:37:12   4831] End Summary
[03/09 15:37:12   4831] 
[03/09 15:37:12   4831]   Verification Complete : 8 Viols.  0 Wrngs.
[03/09 15:37:12   4831] 
[03/09 15:37:12   4831] **********End: VERIFY GEOMETRY**********
[03/09 15:37:12   4831]  *** verify geometry (CPU: 0:00:27.8  MEM: 328.0M)
[03/09 15:37:12   4831] 
[03/09 15:37:13   4831] <CMD> verifyConnectivity
[03/09 15:37:13   4831] VERIFY_CONNECTIVITY use new engine.
[03/09 15:37:13   4831] 
[03/09 15:37:13   4831] ******** Start: VERIFY CONNECTIVITY ********
[03/09 15:37:13   4831] Start Time: Sun Mar  9 15:37:13 2025
[03/09 15:37:13   4831] 
[03/09 15:37:13   4831] Design Name: core
[03/09 15:37:13   4831] Database Units: 2000
[03/09 15:37:13   4831] Design Boundary: (0.0000, 0.0000) (438.8000, 437.6000)
[03/09 15:37:13   4831] Error Limit = 1000; Warning Limit = 50
[03/09 15:37:13   4831] Check all nets
[03/09 15:37:13   4831] **** 15:37:13 **** Processed 5000 nets.
[03/09 15:37:13   4832] **** 15:37:13 **** Processed 10000 nets.
[03/09 15:37:13   4832] **** 15:37:13 **** Processed 15000 nets.
[03/09 15:37:14   4832] **** 15:37:14 **** Processed 20000 nets.
[03/09 15:37:14   4832] **** 15:37:14 **** Processed 25000 nets.
[03/09 15:37:14   4833] **** 15:37:14 **** Processed 30000 nets.
[03/09 15:37:15   4833] 
[03/09 15:37:15   4833] Begin Summary 
[03/09 15:37:15   4833]   Found no problems or warnings.
[03/09 15:37:15   4833] End Summary
[03/09 15:37:15   4833] 
[03/09 15:37:15   4833] End Time: Sun Mar  9 15:37:15 2025
[03/09 15:37:15   4833] Time Elapsed: 0:00:02.0
[03/09 15:37:15   4833] 
[03/09 15:37:15   4833] ******** End: VERIFY CONNECTIVITY ********
[03/09 15:37:15   4833]   Verification Complete : 0 Viols.  0 Wrngs.
[03/09 15:37:15   4833]   (CPU Time: 0:00:02.1  MEM: -0.535M)
[03/09 15:37:15   4833] 
[03/09 15:37:15   4833] <CMD> report_timing -max_paths 5 > ${design}.post_route.timing.rpt
[03/09 15:37:16   4834] <CMD> report_power -outfile core.post_route.power.rpt
[03/09 15:37:16   4834] 
[03/09 15:37:16   4834] Begin Power Analysis
[03/09 15:37:16   4834] 
[03/09 15:37:16   4835]     0.00V	    VSS
[03/09 15:37:16   4835]     0.90V	    VDD
[03/09 15:37:16   4835] Begin Processing Timing Library for Power Calculation
[03/09 15:37:16   4835] 
[03/09 15:37:16   4835] Begin Processing Timing Library for Power Calculation
[03/09 15:37:16   4835] 
[03/09 15:37:16   4835] 
[03/09 15:37:16   4835] 
[03/09 15:37:16   4835] Begin Processing Power Net/Grid for Power Calculation
[03/09 15:37:16   4835] 
[03/09 15:37:16   4835] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1723.48MB/1723.48MB)
[03/09 15:37:16   4835] 
[03/09 15:37:16   4835] Begin Processing Timing Window Data for Power Calculation
[03/09 15:37:16   4835] 
[03/09 15:37:16   4835] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1723.48MB/1723.48MB)
[03/09 15:37:16   4835] 
[03/09 15:37:16   4835] Begin Processing User Attributes
[03/09 15:37:16   4835] 
[03/09 15:37:16   4835] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1723.48MB/1723.48MB)
[03/09 15:37:16   4835] 
[03/09 15:37:16   4835] Begin Processing Signal Activity
[03/09 15:37:16   4835] 
[03/09 15:37:18   4837] Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:01, mem(process/total)=1723.48MB/1723.48MB)
[03/09 15:37:18   4837] 
[03/09 15:37:18   4837] Begin Power Computation
[03/09 15:37:18   4837] 
[03/09 15:37:18   4837]       ----------------------------------------------------------
[03/09 15:37:18   4837]       # of cell(s) missing both power/leakage table: 0
[03/09 15:37:18   4837]       # of cell(s) missing power table: 0
[03/09 15:37:18   4837]       # of cell(s) missing leakage table: 0
[03/09 15:37:18   4837]       # of MSMV cell(s) missing power_level: 0
[03/09 15:37:18   4837]       ----------------------------------------------------------
[03/09 15:37:18   4837] 
[03/09 15:37:18   4837] 
[03/09 15:37:21   4840] Ended Power Computation: (cpu=0:00:02, real=0:00:02, mem(process/total)=1723.68MB/1723.68MB)
[03/09 15:37:21   4840] 
[03/09 15:37:21   4840] Begin Processing User Attributes
[03/09 15:37:21   4840] 
[03/09 15:37:21   4840] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1723.68MB/1723.68MB)
[03/09 15:37:21   4840] 
[03/09 15:37:21   4840] Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total)=1723.68MB/1723.68MB)
[03/09 15:37:21   4840] 
[03/09 15:37:22   4840] <CMD> summaryReport -nohtml -outfile core.post_route.summary.rpt
[03/09 15:37:22   4840] Start to collect the design information.
[03/09 15:37:22   4840] Build netlist information for Cell core.
[03/09 15:37:22   4841] Finished collecting the design information.
[03/09 15:37:22   4841] Generating standard cells used in the design report.
[03/09 15:37:22   4841] Analyze library ... 
[03/09 15:37:22   4841] Analyze netlist ... 
[03/09 15:37:22   4841] Generate no-driven nets information report.
[03/09 15:37:22   4841] Analyze timing ... 
[03/09 15:37:22   4841] Analyze floorplan/placement ... 
[03/09 15:37:22   4841] Analysis Routing ...
[03/09 15:37:22   4841] Report saved in file core.post_route.summary.rpt.
[03/09 15:37:22   4841] <CMD> streamOut core.gds2
[03/09 15:37:22   4841] Parse map file...
[03/09 15:37:22   4841] **WARN: (IMPOGDS-399):	 Only 2 layer(s) (CO M1) of a VIA object is(are) specified in map file 'streamOut.map'. A VIA object needs 3 layers (PO CO M1) being specified at the same time in the map file. Add VIA contruct(s) to the map file for the following layer(s): PO or remove VIA construct(s) from the map file for the following layer(s): CO M1.
[03/09 15:37:22   4841] Type 'man IMPOGDS-399' for more detail.
[03/09 15:37:22   4841] **WARN: (IMPOGDS-399):	 Only 2 layer(s) (CO M1) of a VIAFILL object is(are) specified in map file 'streamOut.map'. A VIAFILL object needs 3 layers (PO CO M1) being specified at the same time in the map file. Add VIAFILL contruct(s) to the map file for the following layer(s): PO or remove VIAFILL construct(s) from the map file for the following layer(s): CO M1.
[03/09 15:37:22   4841] Type 'man IMPOGDS-399' for more detail.
[03/09 15:37:22   4841] **WARN: (IMPOGDS-399):	 Only 2 layer(s) (CO M1) of a VIAFILLOPC object is(are) specified in map file 'streamOut.map'. A VIAFILLOPC object needs 3 layers (PO CO M1) being specified at the same time in the map file. Add VIAFILLOPC contruct(s) to the map file for the following layer(s): PO or remove VIAFILLOPC construct(s) from the map file for the following layer(s): CO M1.
[03/09 15:37:22   4841] Type 'man IMPOGDS-399' for more detail.
[03/09 15:37:22   4841] Writing GDSII file ...
[03/09 15:37:22   4841] 	****** db unit per micron = 2000 ******
[03/09 15:37:22   4841] 	****** output gds2 file unit per micron = 2000 ******
[03/09 15:37:22   4841] 	****** unit scaling factor = 1 ******
[03/09 15:37:22   4841] Output for instance
[03/09 15:37:22   4841] Output for bump
[03/09 15:37:22   4841] Output for physical terminals
[03/09 15:37:22   4841] Output for logical terminals
[03/09 15:37:22   4841] Output for regular nets
[03/09 15:37:23   4841] Output for special nets and metal fills
[03/09 15:37:23   4841] Output for via structure generation
[03/09 15:37:23   4841] Statistics for GDS generated (version 3)
[03/09 15:37:23   4841] ----------------------------------------
[03/09 15:37:23   4841] Stream Out Layer Mapping Information:
[03/09 15:37:23   4841] GDS Layer Number          GDS Layer Name
[03/09 15:37:23   4841] ----------------------------------------
[03/09 15:37:23   4841]     170                             COMP
[03/09 15:37:23   4841]     171                          DIEAREA
[03/09 15:37:23   4841]     1                                 CO
[03/09 15:37:23   4841]     2                                 CO
[03/09 15:37:23   4841]     5                                 CO
[03/09 15:37:23   4841]     3                                 CO
[03/09 15:37:23   4841]     4                                 CO
[03/09 15:37:23   4841]     6                                 CO
[03/09 15:37:23   4841]     7                                 CO
[03/09 15:37:23   4841]     8                                 M1
[03/09 15:37:23   4841]     9                                 M1
[03/09 15:37:23   4841]     10                                M1
[03/09 15:37:23   4841]     11                                M1
[03/09 15:37:23   4841]     14                                M1
[03/09 15:37:23   4841]     12                                M1
[03/09 15:37:23   4841]     13                                M1
[03/09 15:37:23   4841]     15                                M1
[03/09 15:37:23   4841]     16                                M1
[03/09 15:37:23   4841]     17                                M1
[03/09 15:37:23   4841]     22                              VIA1
[03/09 15:37:23   4841]     23                              VIA1
[03/09 15:37:23   4841]     26                              VIA1
[03/09 15:37:23   4841]     24                              VIA1
[03/09 15:37:23   4841]     25                              VIA1
[03/09 15:37:23   4841]     27                              VIA1
[03/09 15:37:23   4841]     28                              VIA1
[03/09 15:37:23   4841]     29                                M2
[03/09 15:37:23   4841]     30                                M2
[03/09 15:37:23   4841]     31                                M2
[03/09 15:37:23   4841]     32                                M2
[03/09 15:37:23   4841]     35                                M2
[03/09 15:37:23   4841]     33                                M2
[03/09 15:37:23   4841]     34                                M2
[03/09 15:37:23   4841]     36                                M2
[03/09 15:37:23   4841]     37                                M2
[03/09 15:37:23   4841]     38                                M2
[03/09 15:37:23   4841]     43                              VIA2
[03/09 15:37:23   4841]     44                              VIA2
[03/09 15:37:23   4841]     47                              VIA2
[03/09 15:37:23   4841]     45                              VIA2
[03/09 15:37:23   4841]     46                              VIA2
[03/09 15:37:23   4841]     48                              VIA2
[03/09 15:37:23   4841]     49                              VIA2
[03/09 15:37:23   4841]     50                                M3
[03/09 15:37:23   4841]     51                                M3
[03/09 15:37:23   4841]     52                                M3
[03/09 15:37:23   4841]     53                                M3
[03/09 15:37:23   4841]     56                                M3
[03/09 15:37:23   4841]     54                                M3
[03/09 15:37:23   4841]     55                                M3
[03/09 15:37:23   4841]     57                                M3
[03/09 15:37:23   4841]     58                                M3
[03/09 15:37:23   4841]     59                                M3
[03/09 15:37:23   4841]     64                              VIA3
[03/09 15:37:23   4841]     65                              VIA3
[03/09 15:37:23   4841]     68                              VIA3
[03/09 15:37:23   4841]     66                              VIA3
[03/09 15:37:23   4841]     67                              VIA3
[03/09 15:37:23   4841]     69                              VIA3
[03/09 15:37:23   4841]     70                              VIA3
[03/09 15:37:23   4841]     71                                M4
[03/09 15:37:23   4841]     72                                M4
[03/09 15:37:23   4841]     73                                M4
[03/09 15:37:23   4841]     74                                M4
[03/09 15:37:23   4841]     77                                M4
[03/09 15:37:23   4841]     75                                M4
[03/09 15:37:23   4841]     76                                M4
[03/09 15:37:23   4841]     78                                M4
[03/09 15:37:23   4841]     79                                M4
[03/09 15:37:23   4841]     80                                M4
[03/09 15:37:23   4841]     85                              VIA4
[03/09 15:37:23   4841]     86                              VIA4
[03/09 15:37:23   4841]     89                              VIA4
[03/09 15:37:23   4841]     87                              VIA4
[03/09 15:37:23   4841]     88                              VIA4
[03/09 15:37:23   4841]     90                              VIA4
[03/09 15:37:23   4841]     91                              VIA4
[03/09 15:37:23   4841]     92                                M5
[03/09 15:37:23   4841]     93                                M5
[03/09 15:37:23   4841]     94                                M5
[03/09 15:37:23   4841]     95                                M5
[03/09 15:37:23   4841]     98                                M5
[03/09 15:37:23   4841]     96                                M5
[03/09 15:37:23   4841]     97                                M5
[03/09 15:37:23   4841]     99                                M5
[03/09 15:37:23   4841]     100                               M5
[03/09 15:37:23   4841]     101                               M5
[03/09 15:37:23   4841]     106                             VIA5
[03/09 15:37:23   4841]     107                             VIA5
[03/09 15:37:23   4841]     110                             VIA5
[03/09 15:37:23   4841]     108                             VIA5
[03/09 15:37:23   4841]     109                             VIA5
[03/09 15:37:23   4841]     111                             VIA5
[03/09 15:37:23   4841]     112                             VIA5
[03/09 15:37:23   4841]     113                               M6
[03/09 15:37:23   4841]     114                               M6
[03/09 15:37:23   4841]     115                               M6
[03/09 15:37:23   4841]     116                               M6
[03/09 15:37:23   4841]     119                               M6
[03/09 15:37:23   4841]     117                               M6
[03/09 15:37:23   4841]     118                               M6
[03/09 15:37:23   4841]     120                               M6
[03/09 15:37:23   4841]     121                               M6
[03/09 15:37:23   4841]     122                               M6
[03/09 15:37:23   4841]     127                             VIA6
[03/09 15:37:23   4841]     128                             VIA6
[03/09 15:37:23   4841]     131                             VIA6
[03/09 15:37:23   4841]     129                             VIA6
[03/09 15:37:23   4841]     130                             VIA6
[03/09 15:37:23   4841]     132                             VIA6
[03/09 15:37:23   4841]     133                             VIA6
[03/09 15:37:23   4841]     134                               M7
[03/09 15:37:23   4841]     135                               M7
[03/09 15:37:23   4841]     136                               M7
[03/09 15:37:23   4841]     137                               M7
[03/09 15:37:23   4841]     140                               M7
[03/09 15:37:23   4841]     138                               M7
[03/09 15:37:23   4841]     139                               M7
[03/09 15:37:23   4841]     141                               M7
[03/09 15:37:23   4841]     142                               M7
[03/09 15:37:23   4841]     143                               M7
[03/09 15:37:23   4841]     148                             VIA7
[03/09 15:37:23   4841]     149                             VIA7
[03/09 15:37:23   4841]     152                             VIA7
[03/09 15:37:23   4841]     150                             VIA7
[03/09 15:37:23   4841]     151                             VIA7
[03/09 15:37:23   4841]     153                             VIA7
[03/09 15:37:23   4841]     154                             VIA7
[03/09 15:37:23   4841]     155                               M8
[03/09 15:37:23   4841]     156                               M8
[03/09 15:37:23   4841]     157                               M8
[03/09 15:37:23   4841]     158                               M8
[03/09 15:37:23   4841]     161                               M8
[03/09 15:37:23   4841]     159                               M8
[03/09 15:37:23   4841]     160                               M8
[03/09 15:37:23   4841]     162                               M8
[03/09 15:37:23   4841]     163                               M8
[03/09 15:37:23   4841]     164                               M8
[03/09 15:37:23   4841]     18                                M1
[03/09 15:37:23   4841]     19                                M1
[03/09 15:37:23   4841]     20                                M1
[03/09 15:37:23   4841]     21                                M1
[03/09 15:37:23   4841]     39                                M2
[03/09 15:37:23   4841]     40                                M2
[03/09 15:37:23   4841]     41                                M2
[03/09 15:37:23   4841]     42                                M2
[03/09 15:37:23   4841]     60                                M3
[03/09 15:37:23   4841]     61                                M3
[03/09 15:37:23   4841]     62                                M3
[03/09 15:37:23   4841]     63                                M3
[03/09 15:37:23   4841]     81                                M4
[03/09 15:37:23   4841]     82                                M4
[03/09 15:37:23   4841]     83                                M4
[03/09 15:37:23   4841]     84                                M4
[03/09 15:37:23   4841]     102                               M5
[03/09 15:37:23   4841]     103                               M5
[03/09 15:37:23   4841]     104                               M5
[03/09 15:37:23   4841]     105                               M5
[03/09 15:37:23   4841]     123                               M6
[03/09 15:37:23   4841]     124                               M6
[03/09 15:37:23   4841]     125                               M6
[03/09 15:37:23   4841]     126                               M6
[03/09 15:37:23   4841]     144                               M7
[03/09 15:37:23   4841]     145                               M7
[03/09 15:37:23   4841]     146                               M7
[03/09 15:37:23   4841]     147                               M7
[03/09 15:37:23   4841]     165                               M8
[03/09 15:37:23   4841]     166                               M8
[03/09 15:37:23   4841]     167                               M8
[03/09 15:37:23   4841]     168                               M8
[03/09 15:37:23   4841] 
[03/09 15:37:23   4841] 
[03/09 15:37:23   4841] Stream Out Information Processed for GDS version 3:
[03/09 15:37:23   4841] Units: 2000 DBU
[03/09 15:37:23   4841] 
[03/09 15:37:23   4841] Object                             Count
[03/09 15:37:23   4841] ----------------------------------------
[03/09 15:37:23   4841] Instances                          53316
[03/09 15:37:23   4841] 
[03/09 15:37:23   4841] Ports/Pins                           402
[03/09 15:37:23   4841]     metal layer M3                   402
[03/09 15:37:23   4841] 
[03/09 15:37:23   4841] Nets                              358489
[03/09 15:37:23   4841]     metal layer M1                  1615
[03/09 15:37:23   4841]     metal layer M2                189743
[03/09 15:37:23   4841]     metal layer M3                114702
[03/09 15:37:23   4841]     metal layer M4                 38216
[03/09 15:37:23   4841]     metal layer M5                  9141
[03/09 15:37:23   4841]     metal layer M6                  2331
[03/09 15:37:23   4841]     metal layer M7                  1820
[03/09 15:37:23   4841]     metal layer M8                   921
[03/09 15:37:23   4841] 
[03/09 15:37:23   4841]     Via Instances                 236040
[03/09 15:37:23   4841] 
[03/09 15:37:23   4841] Special Nets                         754
[03/09 15:37:23   4841]     metal layer M1                   702
[03/09 15:37:23   4841]     metal layer M2                     3
[03/09 15:37:23   4841]     metal layer M4                    49
[03/09 15:37:23   4841] 
[03/09 15:37:23   4841]     Via Instances                  18249
[03/09 15:37:23   4841] 
[03/09 15:37:23   4841] Metal Fills                            0
[03/09 15:37:23   4841] 
[03/09 15:37:23   4841]     Via Instances                      0
[03/09 15:37:23   4841] 
[03/09 15:37:23   4841] Metal FillOPCs                         0
[03/09 15:37:23   4841] 
[03/09 15:37:23   4841]     Via Instances                      0
[03/09 15:37:23   4841] 
[03/09 15:37:23   4841] Text                               33285
[03/09 15:37:23   4841]     metal layer M1                   639
[03/09 15:37:23   4841]     metal layer M2                 26258
[03/09 15:37:23   4841]     metal layer M3                  5986
[03/09 15:37:23   4841]     metal layer M4                   307
[03/09 15:37:23   4841]     metal layer M5                    70
[03/09 15:37:23   4841]     metal layer M6                     4
[03/09 15:37:23   4841]     metal layer M7                    15
[03/09 15:37:23   4841]     metal layer M8                     6
[03/09 15:37:23   4841] 
[03/09 15:37:23   4841] 
[03/09 15:37:23   4841] Blockages                              0
[03/09 15:37:23   4841] 
[03/09 15:37:23   4841] 
[03/09 15:37:23   4841] Custom Text                            0
[03/09 15:37:23   4841] 
[03/09 15:37:23   4841] 
[03/09 15:37:23   4841] Custom Box                             0
[03/09 15:37:23   4841] 
[03/09 15:37:23   4841] Trim Metal                             0
[03/09 15:37:23   4841] 
[03/09 15:37:23   4841] ######Streamout is finished!
[03/09 15:37:23   4841] <CMD> write_lef_abstract core.lef
[03/09 15:37:23   4841] <CMD> defOut -netlist -routing core.def
[03/09 15:37:23   4841] Writing DEF file 'core.def', current time is Sun Mar  9 15:37:23 2025 ...
[03/09 15:37:23   4841] unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
[03/09 15:37:24   4842] DEF file 'core.def' is written, current time is Sun Mar  9 15:37:24 2025 ...
[03/09 15:37:24   4842] <CMD> saveNetlist core.pnr.v
[03/09 15:37:24   4842] Writing Netlist "core.pnr.v" ...
[03/09 15:37:24   4842] <CMD> setAnalysisMode -setup
[03/09 15:37:24   4842] **WARN: (IMPTCM-70):	Option "-setup" for command setAnalysisMode is obsolete and has been replaced by "-checkType setup". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-checkType setup".
[03/09 15:37:24   4842] <CMD> set_analysis_view -setup WC_VIEW -hold WC_VIEW
[03/09 15:37:25   4843] Initializing multi-corner RC extraction with 1 active RC Corners ...
[03/09 15:37:25   4843] Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
[03/09 15:37:25   4843] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/09 15:37:25   4843] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/09 15:37:25   4843] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/09 15:37:25   4843] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/09 15:37:25   4843] Importing multi-corner RC tables ... 
[03/09 15:37:25   4843] Summary of Active RC-Corners : 
[03/09 15:37:25   4843]  
[03/09 15:37:25   4843]  Analysis View: WC_VIEW
[03/09 15:37:25   4843]     RC-Corner Name        : Cmax
[03/09 15:37:25   4843]     RC-Corner Index       : 0
[03/09 15:37:25   4843]     RC-Corner Temperature : 125 Celsius
[03/09 15:37:25   4843]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
[03/09 15:37:25   4843]     RC-Corner PreRoute Res Factor         : 1
[03/09 15:37:25   4843]     RC-Corner PreRoute Cap Factor         : 1
[03/09 15:37:25   4843]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/09 15:37:25   4843]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/09 15:37:25   4843]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/09 15:37:25   4843]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/09 15:37:25   4843]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/09 15:37:25   4843]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/09 15:37:25   4843]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/09 15:37:25   4843] Closing parasitic data file '/tmp/innovus_temp_32734_ieng6-ece-16.ucsd.edu_nbalasubramanian_KR10vg/core_32734_uvzcQK.rcdb.d'. 32888 times net's RC data read were performed.
[03/09 15:37:25   4843] set_analysis_view/update_rc_corner called to change MMMC setup. New set of RC Corners are a subset of previous MMMC setup and the RC setup information for the new set has remained same. Therefore, parasitic data in the tool brought as per previous MMMC setup is being maintained.
[03/09 15:37:25   4843] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1853.082M)
[03/09 15:37:25   4843] Opening parasitic data file '/tmp/innovus_temp_32734_ieng6-ece-16.ucsd.edu_nbalasubramanian_KR10vg/core_32734_uvzcQK.rcdb.d' for reading.
[03/09 15:37:25   4843] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1853.082M)
[03/09 15:37:25   4844] *Info: initialize multi-corner CTS.
[03/09 15:37:26   4844] Reading timing constraints file '/tmp/innovus_temp_32734_ieng6-ece-16.ucsd.edu_nbalasubramanian_KR10vg/.mmmcrs6Vvd/modes/CON/CON.sdc' ...
[03/09 15:37:26   4844] Current (total cpu=1:20:44, real=1:20:58, peak res=1088.8M, current mem=1553.1M)
[03/09 15:37:26   4844] INFO (CTE): Constraints read successfully.
[03/09 15:37:26   4844] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=852.8M, current mem=1562.8M)
[03/09 15:37:26   4844] Current (total cpu=1:20:45, real=1:20:58, peak res=1088.8M, current mem=1562.8M)
[03/09 15:37:26   4844] Summary for sequential cells idenfication: 
[03/09 15:37:26   4844] Identified SBFF number: 199
[03/09 15:37:26   4844] Identified MBFF number: 0
[03/09 15:37:26   4844] Not identified SBFF number: 0
[03/09 15:37:26   4844] Not identified MBFF number: 0
[03/09 15:37:26   4844] Number of sequential cells which are not FFs: 104
[03/09 15:37:26   4844] 
[03/09 15:37:26   4844] Total number of combinational cells: 492
[03/09 15:37:26   4844] Total number of sequential cells: 303
[03/09 15:37:26   4844] Total number of tristate cells: 11
[03/09 15:37:26   4844] Total number of level shifter cells: 0
[03/09 15:37:26   4844] Total number of power gating cells: 0
[03/09 15:37:26   4844] Total number of isolation cells: 0
[03/09 15:37:26   4844] Total number of power switch cells: 0
[03/09 15:37:26   4844] Total number of pulse generator cells: 0
[03/09 15:37:26   4844] Total number of always on buffers: 0
[03/09 15:37:26   4844] Total number of retention cells: 0
[03/09 15:37:26   4844] List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
[03/09 15:37:26   4844] Total number of usable buffers: 18
[03/09 15:37:26   4844] List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
[03/09 15:37:26   4844] Total number of unusable buffers: 9
[03/09 15:37:26   4844] List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
[03/09 15:37:26   4844] Total number of usable inverters: 18
[03/09 15:37:26   4844] List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
[03/09 15:37:26   4844] Total number of unusable inverters: 9
[03/09 15:37:26   4844] List of identified usable delay cells:
[03/09 15:37:26   4844] Total number of identified usable delay cells: 0
[03/09 15:37:26   4844] List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
[03/09 15:37:26   4844] Total number of identified unusable delay cells: 9
[03/09 15:37:26   4844] All delay cells are dont_use. Buffers will be used to fix hold violations.
[03/09 15:37:26   4844] <CMD> do_extract_model -view WC_VIEW -format dotlib ${design}_WC.lib
[03/09 15:37:26   4844] Starting SI iteration 1 using Infinite Timing Windows
[03/09 15:37:26   4844] Begin IPO call back ...
[03/09 15:37:26   4844] End IPO call back ...
[03/09 15:37:26   4844] #################################################################################
[03/09 15:37:26   4844] # Design Stage: PostRoute
[03/09 15:37:26   4844] # Design Name: core
[03/09 15:37:26   4844] # Design Mode: 65nm
[03/09 15:37:26   4844] # Analysis Mode: MMMC OCV 
[03/09 15:37:26   4844] # Parasitics Mode: SPEF/RCDB
[03/09 15:37:26   4844] # Signoff Settings: SI On 
[03/09 15:37:26   4844] #################################################################################
[03/09 15:37:27   4845] Setting infinite Tws ...
[03/09 15:37:27   4845] First Iteration Infinite Tw... 
[03/09 15:37:27   4845] Topological Sorting (CPU = 0:00:00.1, MEM = 1611.7M, InitMEM = 1607.0M)
[03/09 15:37:28   4846] Opening parasitic data file '/tmp/innovus_temp_32734_ieng6-ece-16.ucsd.edu_nbalasubramanian_KR10vg/core_32734_uvzcQK.rcdb.d' for reading.
[03/09 15:37:28   4846] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1619.8M)
[03/09 15:37:36   4854] AAE_INFO-618: Total number of nets in the design is 33146,  99.2 percent of the nets selected for SI analysis
[03/09 15:37:36   4854] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/09 15:37:36   4854] End delay calculation. (MEM=1684.55 CPU=0:00:07.6 REAL=0:00:08.0)
[03/09 15:37:36   4854] Save waveform /tmp/innovus_temp_32734_ieng6-ece-16.ucsd.edu_nbalasubramanian_KR10vg/.AAE_76ylUy/.AAE_32734/waveform.data...
[03/09 15:37:36   4854] *** CDM Built up (cpu=0:00:09.6  real=0:00:10.0  mem= 1684.6M) ***
[03/09 15:37:36   4855] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1684.6M)
[03/09 15:37:36   4855] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/09 15:37:37   4855] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:01.0, MEM = 1684.6M)
[03/09 15:37:37   4855] Starting SI iteration 2
[03/09 15:37:40   4858] AAE_INFO-618: Total number of nets in the design is 33146,  7.2 percent of the nets selected for SI analysis
[03/09 15:37:40   4858] End delay calculation. (MEM=1652.55 CPU=0:00:03.3 REAL=0:00:03.0)
[03/09 15:37:40   4858] *** CDM Built up (cpu=0:00:03.4  real=0:00:03.0  mem= 1652.6M) ***
[03/09 15:37:41   4859] All-RC-Corners-Per-Net-In-Memory is turned ON...
[03/09 15:37:50   4868] <CMD> write_sdf -view WC_VIEW ${design}_WC.sdf
[03/09 15:37:50   4868] **WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_parallel_arcs'. This setting is recommended for generating SDF for functional  simulation applications.
[03/09 15:37:50   4868] Starting SI iteration 1 using Infinite Timing Windows
[03/09 15:37:50   4868] #################################################################################
[03/09 15:37:50   4868] # Design Stage: PostRoute
[03/09 15:37:50   4868] # Design Name: core
[03/09 15:37:50   4868] # Design Mode: 65nm
[03/09 15:37:50   4868] # Analysis Mode: MMMC OCV 
[03/09 15:37:50   4868] # Parasitics Mode: SPEF/RCDB
[03/09 15:37:50   4868] # Signoff Settings: SI On 
[03/09 15:37:50   4868] #################################################################################
[03/09 15:37:51   4869] Setting infinite Tws ...
[03/09 15:37:51   4869] First Iteration Infinite Tw... 
[03/09 15:37:51   4869] Topological Sorting (CPU = 0:00:00.1, MEM = 1662.0M, InitMEM = 1662.0M)
[03/09 15:37:58   4877] AAE_INFO-618: Total number of nets in the design is 33146,  99.2 percent of the nets selected for SI analysis
[03/09 15:37:58   4877] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/09 15:37:58   4877] End delay calculation. (MEM=1702.1 CPU=0:00:07.2 REAL=0:00:07.0)
[03/09 15:37:58   4877] Save waveform /tmp/innovus_temp_32734_ieng6-ece-16.ucsd.edu_nbalasubramanian_KR10vg/.AAE_76ylUy/.AAE_32734/waveform.data...
[03/09 15:37:58   4877] *** CDM Built up (cpu=0:00:08.7  real=0:00:08.0  mem= 1702.1M) ***
[03/09 15:37:59   4878] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1702.1M)
[03/09 15:37:59   4878] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/09 15:37:59   4878] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1702.1M)
[03/09 15:37:59   4878] Starting SI iteration 2
[03/09 15:38:03   4881] AAE_INFO-618: Total number of nets in the design is 33146,  7.2 percent of the nets selected for SI analysis
[03/09 15:38:03   4881] End delay calculation. (MEM=1670.1 CPU=0:00:03.4 REAL=0:00:04.0)
[03/09 15:38:03   4881] *** CDM Built up (cpu=0:00:03.5  real=0:00:04.0  mem= 1670.1M) ***
[03/09 15:38:05   4883] <CMD> setAnalysisMode -hold
[03/09 15:38:05   4883] **WARN: (IMPTCM-70):	Option "-hold" for command setAnalysisMode is obsolete and has been replaced by "-checkType hold". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-checkType hold".
[03/09 15:38:05   4883] <CMD> set_analysis_view -setup BC_VIEW -hold BC_VIEW
[03/09 15:38:05   4883] **WARN: (IMPCTE-104):	The constraint mode of this inactive view 'BC_VIEW' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
[03/09 15:38:05   4883] Initializing multi-corner RC extraction with 1 active RC Corners ...
[03/09 15:38:05   4883] Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
[03/09 15:38:05   4883] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/09 15:38:05   4883] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/09 15:38:05   4883] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/09 15:38:05   4883] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/09 15:38:05   4883] Importing multi-corner RC tables ... 
[03/09 15:38:05   4883] Summary of Active RC-Corners : 
[03/09 15:38:05   4883]  
[03/09 15:38:05   4883]  Analysis View: BC_VIEW
[03/09 15:38:05   4883]     RC-Corner Name        : Cmin
[03/09 15:38:05   4883]     RC-Corner Index       : 0
[03/09 15:38:05   4883]     RC-Corner Temperature : -40 Celsius
[03/09 15:38:05   4883]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
[03/09 15:38:05   4883]     RC-Corner PreRoute Res Factor         : 1
[03/09 15:38:05   4883]     RC-Corner PreRoute Cap Factor         : 1
[03/09 15:38:05   4883]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/09 15:38:05   4883]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/09 15:38:05   4883]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/09 15:38:05   4883]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/09 15:38:05   4883]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/09 15:38:05   4883]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/09 15:38:05   4883]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/09 15:38:05   4884] Closing parasitic data file '/tmp/innovus_temp_32734_ieng6-ece-16.ucsd.edu_nbalasubramanian_KR10vg/core_32734_uvzcQK.rcdb.d'. 57906 times net's RC data read were performed.
[03/09 15:38:05   4884] **WARN: (IMPEXT-3503):	The corner setup has changed in the MMMC flow. New RC corners 'Cmin' have been added, therefore, no parasitic data exists for them. As a result, the parasitic data in the tool from the previous setup is deleted. Extract or restore the parasitic data for all the current corners by calling 'extractRC/spefIn'.
[03/09 15:38:06   4884] *Info: initialize multi-corner CTS.
[03/09 15:38:06   4884] Reading timing constraints file '/tmp/innovus_temp_32734_ieng6-ece-16.ucsd.edu_nbalasubramanian_KR10vg/.mmmcqX4KFR/modes/CON/CON.sdc' ...
[03/09 15:38:06   4884] Current (total cpu=1:21:24, real=1:21:38, peak res=1088.8M, current mem=1540.9M)
[03/09 15:38:06   4884] INFO (CTE): Constraints read successfully.
[03/09 15:38:06   4884] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=853.1M, current mem=1550.6M)
[03/09 15:38:06   4884] Current (total cpu=1:21:25, real=1:21:38, peak res=1088.8M, current mem=1550.6M)
[03/09 15:38:06   4884] Summary for sequential cells idenfication: 
[03/09 15:38:06   4884] Identified SBFF number: 199
[03/09 15:38:06   4884] Identified MBFF number: 0
[03/09 15:38:06   4884] Not identified SBFF number: 0
[03/09 15:38:06   4884] Not identified MBFF number: 0
[03/09 15:38:06   4884] Number of sequential cells which are not FFs: 104
[03/09 15:38:06   4884] 
[03/09 15:38:06   4884] Total number of combinational cells: 492
[03/09 15:38:06   4884] Total number of sequential cells: 303
[03/09 15:38:06   4884] Total number of tristate cells: 11
[03/09 15:38:06   4884] Total number of level shifter cells: 0
[03/09 15:38:06   4884] Total number of power gating cells: 0
[03/09 15:38:06   4884] Total number of isolation cells: 0
[03/09 15:38:06   4884] Total number of power switch cells: 0
[03/09 15:38:06   4884] Total number of pulse generator cells: 0
[03/09 15:38:06   4884] Total number of always on buffers: 0
[03/09 15:38:06   4884] Total number of retention cells: 0
[03/09 15:38:06   4884] List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
[03/09 15:38:06   4884] Total number of usable buffers: 18
[03/09 15:38:06   4884] List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
[03/09 15:38:06   4884] Total number of unusable buffers: 9
[03/09 15:38:06   4884] List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
[03/09 15:38:06   4884] Total number of usable inverters: 18
[03/09 15:38:06   4884] List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
[03/09 15:38:06   4884] Total number of unusable inverters: 9
[03/09 15:38:06   4884] List of identified usable delay cells:
[03/09 15:38:06   4884] Total number of identified usable delay cells: 0
[03/09 15:38:06   4884] List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
[03/09 15:38:06   4884] Total number of identified unusable delay cells: 9
[03/09 15:38:06   4884] All delay cells are dont_use. Buffers will be used to fix hold violations.
[03/09 15:38:06   4884] <CMD> do_extract_model -view BC_VIEW -format dotlib ${design}_BC.lib
[03/09 15:38:06   4884] Starting SI iteration 1 using Infinite Timing Windows
[03/09 15:38:06   4884] #################################################################################
[03/09 15:38:06   4884] # Design Stage: PostRoute
[03/09 15:38:06   4884] # Design Name: core
[03/09 15:38:06   4884] # Design Mode: 65nm
[03/09 15:38:06   4884] # Analysis Mode: MMMC OCV 
[03/09 15:38:06   4884] # Parasitics Mode: No SPEF/RCDB
[03/09 15:38:06   4884] # Signoff Settings: SI On 
[03/09 15:38:06   4884] #################################################################################
[03/09 15:38:06   4884] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
[03/09 15:38:06   4884] Extraction called for design 'core' of instances=53316 and nets=33146 using extraction engine 'postRoute' at effort level 'low' .
[03/09 15:38:06   4884] PostRoute (effortLevel low) RC Extraction called for design core.
[03/09 15:38:06   4884] RC Extraction called in multi-corner(1) mode.
[03/09 15:38:06   4884] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/09 15:38:06   4885] Process corner(s) are loaded.
[03/09 15:38:06   4885]  Corner: Cmin
[03/09 15:38:06   4885] extractDetailRC Option : -outfile /tmp/innovus_temp_32734_ieng6-ece-16.ucsd.edu_nbalasubramanian_KR10vg/core_32734_uvzcQK.rcdb.d -maxResLength 200  -extended
[03/09 15:38:06   4885] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/09 15:38:06   4885]       RC Corner Indexes            0   
[03/09 15:38:06   4885] Capacitance Scaling Factor   : 1.00000 
[03/09 15:38:06   4885] Coupling Cap. Scaling Factor : 1.00000 
[03/09 15:38:06   4885] Resistance Scaling Factor    : 1.00000 
[03/09 15:38:06   4885] Clock Cap. Scaling Factor    : 1.00000 
[03/09 15:38:06   4885] Clock Res. Scaling Factor    : 1.00000 
[03/09 15:38:06   4885] Shrink Factor                : 1.00000
[03/09 15:38:07   4885] Initializing multi-corner capacitance tables ... 
[03/09 15:38:07   4885] Initializing multi-corner resistance tables ...
[03/09 15:38:07   4886] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1575.2M)
[03/09 15:38:08   4886] Creating parasitic data file '/tmp/innovus_temp_32734_ieng6-ece-16.ucsd.edu_nbalasubramanian_KR10vg/core_32734_uvzcQK.rcdb.d' for storing RC.
[03/09 15:38:08   4886] Extracted 10.0006% (CPU Time= 0:00:01.1  MEM= 1647.9M)
[03/09 15:38:08   4887] Extracted 20.0006% (CPU Time= 0:00:01.4  MEM= 1647.9M)
[03/09 15:38:08   4887] Extracted 30.0006% (CPU Time= 0:00:01.6  MEM= 1647.9M)
[03/09 15:38:09   4887] Extracted 40.0006% (CPU Time= 0:00:01.7  MEM= 1647.9M)
[03/09 15:38:09   4887] Extracted 50.0006% (CPU Time= 0:00:01.9  MEM= 1647.9M)
[03/09 15:38:09   4887] Extracted 60.0006% (CPU Time= 0:00:02.2  MEM= 1647.9M)
[03/09 15:38:10   4888] Extracted 70.0006% (CPU Time= 0:00:02.6  MEM= 1651.9M)
[03/09 15:38:10   4888] Extracted 80.0006% (CPU Time= 0:00:03.0  MEM= 1651.9M)
[03/09 15:38:11   4889] Extracted 90.0006% (CPU Time= 0:00:03.7  MEM= 1651.9M)
[03/09 15:38:12   4890] Extracted 100% (CPU Time= 0:00:05.2  MEM= 1651.9M)
[03/09 15:38:12   4891] Number of Extracted Resistors     : 595392
[03/09 15:38:12   4891] Number of Extracted Ground Cap.   : 585628
[03/09 15:38:12   4891] Number of Extracted Coupling Cap. : 951956
[03/09 15:38:12   4891] Opening parasitic data file '/tmp/innovus_temp_32734_ieng6-ece-16.ucsd.edu_nbalasubramanian_KR10vg/core_32734_uvzcQK.rcdb.d' for reading.
[03/09 15:38:12   4891] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/09 15:38:12   4891]  Corner: Cmin
[03/09 15:38:12   4891] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1639.9M)
[03/09 15:38:12   4891] Creating parasitic data file '/tmp/innovus_temp_32734_ieng6-ece-16.ucsd.edu_nbalasubramanian_KR10vg/core_32734_uvzcQK.rcdb_Filter.rcdb.d' for storing RC.
[03/09 15:38:13   4891] Closing parasitic data file '/tmp/innovus_temp_32734_ieng6-ece-16.ucsd.edu_nbalasubramanian_KR10vg/core_32734_uvzcQK.rcdb.d'. 32888 times net's RC data read were performed.
[03/09 15:38:13   4891] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1639.910M)
[03/09 15:38:13   4891] Opening parasitic data file '/tmp/innovus_temp_32734_ieng6-ece-16.ucsd.edu_nbalasubramanian_KR10vg/core_32734_uvzcQK.rcdb.d' for reading.
[03/09 15:38:13   4891] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1639.910M)
[03/09 15:38:13   4891] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.9  Real Time: 0:00:07.0  MEM: 1639.910M)
[03/09 15:38:14   4892] Setting infinite Tws ...
[03/09 15:38:14   4892] First Iteration Infinite Tw... 
[03/09 15:38:14   4892] Topological Sorting (CPU = 0:00:00.1, MEM = 1644.6M, InitMEM = 1639.9M)
[03/09 15:38:14   4892] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[03/09 15:38:14   4892] Initializing multi-corner capacitance tables ... 
[03/09 15:38:14   4892] Initializing multi-corner resistance tables ...
[03/09 15:38:15   4893] Opening parasitic data file '/tmp/innovus_temp_32734_ieng6-ece-16.ucsd.edu_nbalasubramanian_KR10vg/core_32734_uvzcQK.rcdb.d' for reading.
[03/09 15:38:15   4893] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1652.7M)
[03/09 15:38:22   4901] AAE_INFO-618: Total number of nets in the design is 33146,  99.2 percent of the nets selected for SI analysis
[03/09 15:38:22   4901] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/09 15:38:22   4901] End delay calculation. (MEM=1719.48 CPU=0:00:07.0 REAL=0:00:07.0)
[03/09 15:38:22   4901] Save waveform /tmp/innovus_temp_32734_ieng6-ece-16.ucsd.edu_nbalasubramanian_KR10vg/.AAE_kdybdl/.AAE_32734/waveform.data...
[03/09 15:38:22   4901] *** CDM Built up (cpu=0:00:16.3  real=0:00:16.0  mem= 1719.5M) ***
[03/09 15:38:23   4901] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1719.5M)
[03/09 15:38:23   4901] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/09 15:38:23   4902] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1719.5M)
[03/09 15:38:23   4902] Starting SI iteration 2
[03/09 15:38:24   4902] AAE_INFO-618: Total number of nets in the design is 33146,  1.0 percent of the nets selected for SI analysis
[03/09 15:38:24   4902] End delay calculation. (MEM=1687.47 CPU=0:00:00.7 REAL=0:00:01.0)
[03/09 15:38:24   4902] *** CDM Built up (cpu=0:00:00.8  real=0:00:01.0  mem= 1687.5M) ***
[03/09 15:38:25   4903] All-RC-Corners-Per-Net-In-Memory is turned ON...
[03/09 15:38:33   4912] <CMD> write_sdf -view BC_VIEW ${design}_BC.sdf
[03/09 15:38:33   4912] **WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_parallel_arcs'. This setting is recommended for generating SDF for functional  simulation applications.
[03/09 15:38:33   4912] Starting SI iteration 1 using Infinite Timing Windows
[03/09 15:38:33   4912] #################################################################################
[03/09 15:38:33   4912] # Design Stage: PostRoute
[03/09 15:38:33   4912] # Design Name: core
[03/09 15:38:33   4912] # Design Mode: 65nm
[03/09 15:38:33   4912] # Analysis Mode: MMMC OCV 
[03/09 15:38:33   4912] # Parasitics Mode: SPEF/RCDB
[03/09 15:38:33   4912] # Signoff Settings: SI On 
[03/09 15:38:33   4912] #################################################################################
[03/09 15:38:34   4912] Setting infinite Tws ...
[03/09 15:38:34   4912] First Iteration Infinite Tw... 
[03/09 15:38:34   4913] Topological Sorting (CPU = 0:00:00.1, MEM = 1679.4M, InitMEM = 1679.4M)
[03/09 15:38:41   4920] AAE_INFO-618: Total number of nets in the design is 33146,  99.2 percent of the nets selected for SI analysis
[03/09 15:38:41   4920] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/09 15:38:41   4920] End delay calculation. (MEM=1719.48 CPU=0:00:06.8 REAL=0:00:06.0)
[03/09 15:38:41   4920] Save waveform /tmp/innovus_temp_32734_ieng6-ece-16.ucsd.edu_nbalasubramanian_KR10vg/.AAE_kdybdl/.AAE_32734/waveform.data...
[03/09 15:38:41   4920] *** CDM Built up (cpu=0:00:08.2  real=0:00:08.0  mem= 1719.5M) ***
[03/09 15:38:42   4921] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1719.5M)
[03/09 15:38:42   4921] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/09 15:38:42   4921] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1719.5M)
[03/09 15:38:42   4921] Starting SI iteration 2
[03/09 15:38:43   4921] AAE_INFO-618: Total number of nets in the design is 33146,  1.0 percent of the nets selected for SI analysis
[03/09 15:38:43   4921] End delay calculation. (MEM=1683.25 CPU=0:00:00.7 REAL=0:00:01.0)
[03/09 15:38:43   4921] *** CDM Built up (cpu=0:00:00.8  real=0:00:01.0  mem= 1683.2M) ***
[03/09 15:38:45   4923] invalid command name "expr{(-4911%60)}"
[03/09 15:42:36   4961] <CMD> fit
[03/09 15:42:41   4962] <CMD> fit
[03/09 15:42:55   4965] <CMD> getCTSMode -engine -quiet
[03/09 15:42:55   4965] <CMD> getCTSMode -engine -quiet
[03/09 15:42:55   4965] <CMD> getCTSMode -engine -quiet
[03/09 15:42:55   4965] <CMD> getCTSMode -engine -quiet
[03/09 15:42:55   4965] <CMD> getCTSMode -engine -quiet
[03/09 15:42:55   4965] <CMD> getCTSMode -engine -quiet
[03/09 15:42:55   4965] <CMD> getCTSMode -engine -quiet
[03/09 15:42:55   4965] <CMD> getCTSMode -engine -quiet
[03/09 15:42:55   4965] <CMD> getCTSMode -engine -quiet
[03/09 15:42:55   4965] <CMD> getCTSMode -engine -quiet
[03/09 15:42:55   4965] <CMD> getCTSMode -engine -quiet
[03/09 15:42:55   4965] <CMD> getCTSMode -engine -quiet
[03/09 15:42:55   4965] <CMD> getCTSMode -engine -quiet
[03/09 15:43:19   4969] <CMD> getCTSMode -engine -quiet
[03/09 15:43:19   4969] <CMD> getCTSMode -engine -quiet
[03/09 15:43:19   4969] <CMD> getCTSMode -engine -quiet
[03/09 15:43:19   4969] <CMD> getCTSMode -engine -quiet
[03/09 15:43:19   4969] <CMD> getCTSMode -engine -quiet
[03/09 15:43:19   4969] <CMD> getCTSMode -engine -quiet
[03/09 15:43:19   4969] <CMD> getCTSMode -engine -quiet
[03/09 15:43:19   4969] <CMD> getCTSMode -engine -quiet
[03/09 15:43:19   4969] <CMD> getCTSMode -engine -quiet
[03/09 15:43:19   4969] <CMD> getCTSMode -engine -quiet
[03/09 15:43:19   4969] <CMD> getCTSMode -engine -quiet
[03/09 15:43:19   4969] <CMD> getCTSMode -engine -quiet
[03/09 15:43:19   4969] <CMD> getCTSMode -engine -quiet
[03/09 15:43:29   4970] <CMD> setLayerPreference violation -isVisible 1
[03/09 15:43:29   4970] <CMD> uiKit::addWidget vb -type main
[03/09 15:43:29   4970] <CMD> violationBrowser -all -no_display_false
[03/09 15:44:21   4979] <CMD> zoomBox 269.91 45.85 271.29 46.95
[03/09 15:44:27   4980] <CMD> selectMarker 270.4100 46.3500 270.7900 46.4500 1 1 6
[03/09 15:45:28   4991] <CMD> redraw
[03/09 15:45:28   4991] <CMD> zoomBox 269.91 45.85 271.29 46.95
[03/09 15:45:28   4991] <CMD> zoomBox 269.91 45.85 271.29 46.95
[03/09 15:51:36   5053] 
[03/09 15:51:36   5053] *** Memory Usage v#1 (Current mem = 1790.770M, initial mem = 149.258M) ***
[03/09 15:51:36   5053] 
[03/09 15:51:36   5053] *** Summary of all messages that are not suppressed in this session:
[03/09 15:51:36   5053] Severity  ID               Count  Summary                                  
[03/09 15:51:36   5053] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[03/09 15:51:36   5053] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[03/09 15:51:36   5053] WARNING   IMPFP-3961           2  The techSite '%s' has no related cells i...
[03/09 15:51:36   5053] WARNING   IMPPTN-562         320  Pin [%s] is [%s] at location (%8.3f, %8....
[03/09 15:51:36   5053] WARNING   IMPTS-403            1  Delay calculation was forced to extrapol...
[03/09 15:51:36   5053] WARNING   IMPOGDS-399          3   Only %d layer(s) (%s) of a %s object is...
[03/09 15:51:36   5053] WARNING   IMPEXT-2710          4  Basic Cap table for layer M%d is ignored...
[03/09 15:51:36   5053] WARNING   IMPEXT-2760          4  Layer M%d specified in the cap table is ...
[03/09 15:51:36   5053] WARNING   IMPEXT-2771          4  Via %s specified in the cap table is ign...
[03/09 15:51:36   5053] WARNING   IMPEXT-2801          4  Resistance values are not provided in th...
[03/09 15:51:36   5053] WARNING   IMPEXT-3442         21  The version of the capacitance table fil...
[03/09 15:51:36   5053] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[03/09 15:51:36   5053] WARNING   IMPEXT-3503          1  The corner setup has changed in the MMMC...
[03/09 15:51:36   5053] WARNING   IMPEXT-3518          8  The lower process node is set (using com...
[03/09 15:51:36   5053] ERROR     IMPSYT-6245          5  Error %s, while saving MS constraint fil...
[03/09 15:51:36   5053] WARNING   IMPVL-159         1622  Pin '%s' of cell '%s' is defined in LEF ...
[03/09 15:51:36   5053] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[03/09 15:51:36   5053] WARNING   IMPSR-1254           2  Cannot find any block pin of net %s. Che...
[03/09 15:51:36   5053] WARNING   IMPSR-1256           2  Cannot find any CORE class pad pin of ne...
[03/09 15:51:36   5053] WARNING   IMPSP-9042           1  Scan chains were not defined, -ignoreSca...
[03/09 15:51:36   5053] ERROR     IMPSP-2002           4  Density too high (%.1f%%), stopping deta...
[03/09 15:51:36   5053] WARNING   IMPOPT-3080          1  All delay cells are dont_use. Buffers wi...
[03/09 15:51:36   5053] WARNING   IMPOPT-3663          5  Power view is not set. First setup analy...
[03/09 15:51:36   5053] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[03/09 15:51:36   5053] ERROR     IMPOPT-310           1  Design density (%.2f%%) exceeds/equals l...
[03/09 15:51:36   5053] WARNING   IMPOPT-7077          1  Some of the LEF equivalent cells have di...
[03/09 15:51:36   5053] WARNING   IMPOPT-7098        160  WARNING: %s is an undriven net with %d f...
[03/09 15:51:36   5053] WARNING   IMPOPT-7136          1  %s '%s' is not supported by Innovus. Set...
[03/09 15:51:36   5053] WARNING   IMPOPT-3564          6  The following cells are set dont_use tem...
[03/09 15:51:36   5053] WARNING   IMPCCOPT-1361        6  Routing info for %s nets in clock tree %...
[03/09 15:51:36   5053] WARNING   IMPCCOPT-2231       11  CCOpt data structures have been affected...
[03/09 15:51:36   5053] WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
[03/09 15:51:36   5053] ERROR     IMPOAX-142          13  %s                                       
[03/09 15:51:36   5053] ERROR     IMPOAX-820           1  The OA features are disabled in the curr...
[03/09 15:51:36   5053] ERROR     IMPOAX-850           1  %s command cannot be run as OA features ...
[03/09 15:51:36   5053] WARNING   IMPCTE-104           1  The constraint mode of this inactive vie...
[03/09 15:51:36   5053] WARNING   IMPTCM-70            2  Option "%s" for command %s is obsolete a...
[03/09 15:51:36   5053] WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
[03/09 15:51:36   5053] *** Message Summary: 2202 warning(s), 25 error(s)
[03/09 15:51:36   5053] 
[03/09 15:51:36   5053] --- Ending "Innovus" (totcpu=1:24:14, real=1:35:08, mem=1790.8M) ---
