

================================================================
== Vivado HLS Report for 'toplevel'
================================================================
* Date:           Thu Feb 28 16:20:01 2019

* Version:        2018.2.1 (Build 2288704 on Thu Jul 26 18:46:41 MDT 2018)
* Project:        modeComputer
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.739|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name        | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- memcpy.sectionData.ram  |    ?|    ?|         3|          1|          1|     ?|    yes   |
        |- mainXLoop_mainYLoop     |    0|    0|  11 ~ 13 |          -|          -|     0|    no    |
        | + visitedLoop            |    2|    2|         3|          3|          1|     0|    yes   |
        | + freqXLoop_freqYLoop    |    0|    0|         5|          1|          1|     0|    yes   |
        +--------------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 2
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 3, depth = 3
  * Pipeline-2: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 34
* Pipeline : 3
  Pipeline-0 : II = 1, D = 3, States = { 12 13 14 }
  Pipeline-1 : II = 3, D = 3, States = { 22 23 24 }
  Pipeline-2 : II = 1, D = 5, States = { 28 29 30 31 32 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	15  / (exitcond)
	13  / (!exitcond)
13 --> 
	14  / true
14 --> 
	12  / true
15 --> 
	16  / true
16 --> 
	17  / (!exitcond_flatten1)
	34  / (exitcond_flatten1)
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / (tmp_i & val_assign)
	26  / (!tmp_i)
	22  / (tmp_i & !val_assign)
25 --> 
	33  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	33  / (exitcond_flatten)
	29  / (!exitcond_flatten)
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	28  / true
33 --> 
	16  / true
34 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 35 [1/1] (1.00ns)   --->   "%ram_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %ram)"   --->   Operation 35 'read' 'ram_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%ram1 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %ram_read, i32 2, i32 31)"   --->   Operation 36 'partselect' 'ram1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [2/2] (1.00ns)   --->   "%length_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %length_r)" [modeComputer/src/toplevel.cpp:76]   --->   Operation 37 'read' 'length_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 38 [2/2] (1.00ns)   --->   "%height_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %height)" [modeComputer/src/toplevel.cpp:76]   --->   Operation 38 'read' 'height_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>

State 2 <SV = 1> <Delay = 3.55>
ST_2 : Operation 39 [1/2] (1.00ns)   --->   "%length_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %length_r)" [modeComputer/src/toplevel.cpp:76]   --->   Operation 39 'read' 'length_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 40 [1/2] (1.00ns)   --->   "%height_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %height)" [modeComputer/src/toplevel.cpp:76]   --->   Operation 40 'read' 'height_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%tmp_5 = shl i32 %length_read, 2" [modeComputer/src/toplevel.cpp:76]   --->   Operation 41 'shl' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (2.55ns) (out node of the LUT)   --->   "%tmp = sub i32 %tmp_5, %length_read" [modeComputer/src/toplevel.cpp:76]   --->   Operation 42 'sub' 'tmp' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 8.51>
ST_3 : Operation 43 [1/1] (8.51ns)   --->   "%tmp_7 = mul i32 %height_read, %tmp" [modeComputer/src/toplevel.cpp:76]   --->   Operation 43 'mul' 'tmp_7' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.55>
ST_4 : Operation 44 [1/1] (2.55ns)   --->   "%p_add = add i32 3, %tmp_7" [modeComputer/src/toplevel.cpp:76]   --->   Operation 44 'add' 'p_add' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%p_add_i32_shr = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %p_add, i32 2, i32 31)" [modeComputer/src/toplevel.cpp:76]   --->   Operation 45 'partselect' 'p_add_i32_shr' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 8.75>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_1 = zext i30 %ram1 to i64"   --->   Operation 46 'zext' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%MAXI_addr = getelementptr i32* %MAXI, i64 %tmp_1"   --->   Operation 47 'getelementptr' 'MAXI_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_s = zext i30 %p_add_i32_shr to i32" [modeComputer/src/toplevel.cpp:76]   --->   Operation 48 'zext' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [7/7] (8.75ns)   --->   "%MAXI_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %MAXI_addr, i32 %tmp_s)" [modeComputer/src/toplevel.cpp:76]   --->   Operation 49 'readreq' 'MAXI_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 8.75>
ST_6 : Operation 50 [6/7] (8.75ns)   --->   "%MAXI_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %MAXI_addr, i32 %tmp_s)" [modeComputer/src/toplevel.cpp:76]   --->   Operation 50 'readreq' 'MAXI_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 8.75>
ST_7 : Operation 51 [5/7] (8.75ns)   --->   "%MAXI_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %MAXI_addr, i32 %tmp_s)" [modeComputer/src/toplevel.cpp:76]   --->   Operation 51 'readreq' 'MAXI_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 8.75>
ST_8 : Operation 52 [4/7] (8.75ns)   --->   "%MAXI_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %MAXI_addr, i32 %tmp_s)" [modeComputer/src/toplevel.cpp:76]   --->   Operation 52 'readreq' 'MAXI_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 8.75>
ST_9 : Operation 53 [3/7] (8.75ns)   --->   "%MAXI_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %MAXI_addr, i32 %tmp_s)" [modeComputer/src/toplevel.cpp:76]   --->   Operation 53 'readreq' 'MAXI_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 8.75>
ST_10 : Operation 54 [2/2] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %version, i32 1)" [modeComputer/src/toplevel.cpp:73]   --->   Operation 54 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_10 : Operation 55 [2/7] (8.75ns)   --->   "%MAXI_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %MAXI_addr, i32 %tmp_s)" [modeComputer/src/toplevel.cpp:76]   --->   Operation 55 'readreq' 'MAXI_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 8.75>
ST_11 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %MAXI), !map !111"   --->   Operation 56 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %length_r) nounwind, !map !115"   --->   Operation 57 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %height) nounwind, !map !119"   --->   Operation 58 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %version) nounwind, !map !123"   --->   Operation 59 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !127"   --->   Operation 60 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @toplevel_str) nounwind"   --->   Operation 61 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %MAXI, [6 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [5 x i8]* @p_str6, [6 x i8]* @p_str7, [1 x i8]* @p_str2, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [modeComputer/src/toplevel.cpp:67]   --->   Operation 62 'specinterface' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %ram, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @bundle, [6 x i8]* @p_str7, [1 x i8]* @p_str2, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [modeComputer/src/toplevel.cpp:67]   --->   Operation 63 'specinterface' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %length_r, [10 x i8]* @p_str8, i32 1, i32 1, [1 x i8]* @p_str2, i32 0, i32 0, [9 x i8]* @p_str9, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [modeComputer/src/toplevel.cpp:68]   --->   Operation 64 'specinterface' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %height, [10 x i8]* @p_str8, i32 1, i32 1, [1 x i8]* @p_str2, i32 0, i32 0, [9 x i8]* @p_str9, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [modeComputer/src/toplevel.cpp:69]   --->   Operation 65 'specinterface' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %version, [10 x i8]* @p_str8, i32 1, i32 1, [1 x i8]* @p_str2, i32 0, i32 0, [9 x i8]* @p_str9, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [modeComputer/src/toplevel.cpp:70]   --->   Operation 66 'specinterface' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str8, i32 1, i32 1, [1 x i8]* @p_str2, i32 0, i32 0, [9 x i8]* @p_str9, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [modeComputer/src/toplevel.cpp:71]   --->   Operation 67 'specinterface' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 68 [1/2] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %version, i32 1)" [modeComputer/src/toplevel.cpp:73]   --->   Operation 68 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_11 : Operation 69 [1/7] (8.75ns)   --->   "%MAXI_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %MAXI_addr, i32 %tmp_s)" [modeComputer/src/toplevel.cpp:76]   --->   Operation 69 'readreq' 'MAXI_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 70 [1/1] (1.76ns)   --->   "br label %burst.rd.header"   --->   Operation 70 'br' <Predicate = true> <Delay = 1.76>

State 12 <SV = 11> <Delay = 2.49>
ST_12 : Operation 71 [1/1] (0.00ns)   --->   "%indvar = phi i30 [ 0, %0 ], [ %indvar_next, %burst.rd.body ]"   --->   Operation 71 'phi' 'indvar' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 72 [1/1] (2.46ns)   --->   "%exitcond = icmp eq i30 %indvar, %p_add_i32_shr" [modeComputer/src/toplevel.cpp:76]   --->   Operation 72 'icmp' 'exitcond' <Predicate = true> <Delay = 2.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 73 [1/1] (2.49ns)   --->   "%indvar_next = add i30 %indvar, 1"   --->   Operation 73 'add' 'indvar_next' <Predicate = true> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 74 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %burst.rd.end, label %burst.rd.body" [modeComputer/src/toplevel.cpp:76]   --->   Operation 74 'br' <Predicate = true> <Delay = 0.00>

State 13 <SV = 12> <Delay = 8.75>
ST_13 : Operation 75 [1/1] (8.75ns)   --->   "%MAXI_addr_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %MAXI_addr)" [modeComputer/src/toplevel.cpp:76]   --->   Operation 75 'read' 'MAXI_addr_read' <Predicate = (!exitcond)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 3.25>
ST_14 : Operation 76 [1/1] (0.00ns)   --->   "%burstread_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s) nounwind"   --->   Operation 76 'specregionbegin' 'burstread_rbegin' <Predicate = (!exitcond)> <Delay = 0.00>
ST_14 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1)"   --->   Operation 77 'specpipeline' <Predicate = (!exitcond)> <Delay = 0.00>
ST_14 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([23 x i8]* @memcpy_OC_sectionDat)"   --->   Operation 78 'specloopname' <Predicate = (!exitcond)> <Delay = 0.00>
ST_14 : Operation 79 [1/1] (0.00ns)   --->   "%indvar1 = zext i30 %indvar to i64"   --->   Operation 79 'zext' 'indvar1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_14 : Operation 80 [1/1] (0.00ns)   --->   "%sectionData_addr = getelementptr [1688 x i32]* @sectionData, i64 0, i64 %indvar1" [modeComputer/src/toplevel.cpp:76]   --->   Operation 80 'getelementptr' 'sectionData_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_14 : Operation 81 [1/1] (3.25ns)   --->   "store i32 %MAXI_addr_read, i32* %sectionData_addr, align 4" [modeComputer/src/toplevel.cpp:76]   --->   Operation 81 'store' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6750> <RAM>
ST_14 : Operation 82 [1/1] (0.00ns)   --->   "%burstread_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin) nounwind"   --->   Operation 82 'specregionend' 'burstread_rend' <Predicate = (!exitcond)> <Delay = 0.00>
ST_14 : Operation 83 [1/1] (0.00ns)   --->   "br label %burst.rd.header"   --->   Operation 83 'br' <Predicate = (!exitcond)> <Delay = 0.00>

State 15 <SV = 12> <Delay = 8.51>
ST_15 : Operation 84 [1/1] (0.00ns)   --->   "%modePixel_1 = alloca i32"   --->   Operation 84 'alloca' 'modePixel_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 85 [1/1] (0.00ns)   --->   "%p_0113_1 = alloca i12"   --->   Operation 85 'alloca' 'p_0113_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 86 [1/1] (1.76ns)   --->   "store i12 0, i12* @numberOfPixelsVisted, align 2" [modeComputer/src/toplevel.cpp:79]   --->   Operation 86 'store' <Predicate = true> <Delay = 1.76>
ST_15 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_6 = trunc i32 %length_read to i13" [modeComputer/src/toplevel.cpp:91]   --->   Operation 87 'trunc' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 88 [1/1] (0.00ns)   --->   "%cast = zext i32 %length_read to i64" [modeComputer/src/toplevel.cpp:76]   --->   Operation 88 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 89 [1/1] (0.00ns)   --->   "%cast5 = zext i32 %height_read to i64" [modeComputer/src/toplevel.cpp:76]   --->   Operation 89 'zext' 'cast5' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 90 [1/1] (8.51ns)   --->   "%bound = mul i64 %cast5, %cast" [modeComputer/src/toplevel.cpp:76]   --->   Operation 90 'mul' 'bound' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 91 [1/1] (1.76ns)   --->   "store i12 0, i12* %p_0113_1"   --->   Operation 91 'store' <Predicate = true> <Delay = 1.76>
ST_15 : Operation 92 [1/1] (1.76ns)   --->   "br label %1" [modeComputer/src/toplevel.cpp:85]   --->   Operation 92 'br' <Predicate = true> <Delay = 1.76>

State 16 <SV = 13> <Delay = 3.76>
ST_16 : Operation 93 [1/1] (0.00ns)   --->   "%indvar_flatten1 = phi i64 [ 0, %burst.rd.end ], [ %indvar_flatten_next1, %._crit_edge ]"   --->   Operation 93 'phi' 'indvar_flatten1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 94 [1/1] (0.00ns)   --->   "%x = phi i32 [ 0, %burst.rd.end ], [ %x_cast_mid2_v, %._crit_edge ]" [modeComputer/src/toplevel.cpp:91]   --->   Operation 94 'phi' 'x' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 95 [1/1] (0.00ns)   --->   "%y = phi i32 [ 0, %burst.rd.end ], [ %y_1, %._crit_edge ]"   --->   Operation 95 'phi' 'y' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 96 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [modeComputer/src/toplevel.cpp:87]   --->   Operation 96 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 97 [1/1] (2.77ns)   --->   "%exitcond_flatten1 = icmp eq i64 %indvar_flatten1, %bound" [modeComputer/src/toplevel.cpp:76]   --->   Operation 97 'icmp' 'exitcond_flatten1' <Predicate = true> <Delay = 2.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 98 [1/1] (3.52ns)   --->   "%indvar_flatten_next1 = add i64 %indvar_flatten1, 1"   --->   Operation 98 'add' 'indvar_flatten_next1' <Predicate = true> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 99 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten1, label %7, label %.reset10" [modeComputer/src/toplevel.cpp:76]   --->   Operation 99 'br' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 100 [1/1] (2.47ns)   --->   "%exitcond1 = icmp ne i32 %y, %height_read" [modeComputer/src/toplevel.cpp:88]   --->   Operation 100 'icmp' 'exitcond1' <Predicate = (!exitcond_flatten1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 101 [1/1] (0.69ns)   --->   "%y_mid2 = select i1 %exitcond1, i32 %y, i32 0" [modeComputer/src/toplevel.cpp:88]   --->   Operation 101 'select' 'y_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 102 [1/1] (2.55ns)   --->   "%x_s = add i32 1, %x" [modeComputer/src/toplevel.cpp:85]   --->   Operation 102 'add' 'x_s' <Predicate = (!exitcond_flatten1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 103 [1/1] (0.69ns)   --->   "%x_cast_mid2_v = select i1 %exitcond1, i32 %x, i32 %x_s" [modeComputer/src/toplevel.cpp:91]   --->   Operation 103 'select' 'x_cast_mid2_v' <Predicate = (!exitcond_flatten1)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_8 = trunc i32 %x_cast_mid2_v to i13" [modeComputer/src/toplevel.cpp:91]   --->   Operation 104 'trunc' 'tmp_8' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_16 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_9 = trunc i32 %y_mid2 to i13" [modeComputer/src/toplevel.cpp:91]   --->   Operation 105 'trunc' 'tmp_9' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_16 : Operation 106 [1/1] (0.00ns)   --->   "%modePixel_1_load = load i32* %modePixel_1" [modeComputer/src/toplevel.cpp:113]   --->   Operation 106 'load' 'modePixel_1_load' <Predicate = (exitcond_flatten1)> <Delay = 0.00>
ST_16 : Operation 107 [2/2] (0.00ns)   --->   "ret i32 %modePixel_1_load" [modeComputer/src/toplevel.cpp:113]   --->   Operation 107 'ret' <Predicate = (exitcond_flatten1)> <Delay = 0.00>

State 17 <SV = 14> <Delay = 8.05>
ST_17 : Operation 108 [1/1] (3.36ns)   --->   "%tmp_3 = mul i13 %tmp_9, %tmp_6" [modeComputer/src/toplevel.cpp:91]   --->   Operation 108 'mul' 'tmp_3' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 109 [1/1] (3.02ns)   --->   "%tmp_4 = add i13 %tmp_8, %tmp_3" [modeComputer/src/toplevel.cpp:91]   --->   Operation 109 'add' 'tmp_4' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node current_V)   --->   "%tmp_12 = shl i13 %tmp_4, 2" [modeComputer/src/toplevel.cpp:91]   --->   Operation 110 'shl' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 111 [1/1] (1.67ns) (out node of the LUT)   --->   "%current_V = sub i13 %tmp_12, %tmp_4" [modeComputer/src/toplevel.cpp:91]   --->   Operation 111 'sub' 'current_V' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_13 = trunc i13 %current_V to i2" [modeComputer/src/toplevel.cpp:91]   --->   Operation 112 'trunc' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_15 = call i11 @_ssdm_op_PartSelect.i11.i13.i32.i32(i13 %current_V, i32 2, i32 12)" [modeComputer/src/toplevel.cpp:91]   --->   Operation 113 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 114 [1/1] (0.00ns)   --->   "%gepindex164_cast = call i11 @_ssdm_op_PartSelect.i11.i13.i32.i32(i13 %current_V, i32 2, i32 12)" [modeComputer/src/toplevel.cpp:91]   --->   Operation 114 'partselect' 'gepindex164_cast' <Predicate = true> <Delay = 0.00>

State 18 <SV = 15> <Delay = 7.57>
ST_18 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_14 = zext i13 %current_V to i14" [modeComputer/src/toplevel.cpp:91]   --->   Operation 115 'zext' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 116 [1/1] (0.00ns)   --->   "%adjSize140_cast = zext i11 %tmp_15 to i12" [modeComputer/src/toplevel.cpp:91]   --->   Operation 116 'zext' 'adjSize140_cast' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 117 [1/1] (1.63ns)   --->   "%mem_index_gep = add i12 4, %adjSize140_cast" [modeComputer/src/toplevel.cpp:91]   --->   Operation 117 'add' 'mem_index_gep' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 118 [1/1] (1.99ns)   --->   "%addrCmp = icmp ult i12 %mem_index_gep, 1692" [modeComputer/src/toplevel.cpp:91]   --->   Operation 118 'icmp' 'addrCmp' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 119 [1/1] (0.69ns)   --->   "%gepindex = select i1 %addrCmp, i11 %gepindex164_cast, i11 -361" [modeComputer/src/toplevel.cpp:91]   --->   Operation 119 'select' 'gepindex' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 120 [1/1] (0.00ns)   --->   "%gepindex2166_cast = zext i11 %gepindex to i64" [modeComputer/src/toplevel.cpp:91]   --->   Operation 120 'zext' 'gepindex2166_cast' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 121 [1/1] (0.00ns)   --->   "%sectionData_addr_1 = getelementptr [1688 x i32]* @sectionData, i64 0, i64 %gepindex2166_cast" [modeComputer/src/toplevel.cpp:91]   --->   Operation 121 'getelementptr' 'sectionData_addr_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 122 [2/2] (3.25ns)   --->   "%sectionData_load = load i32* %sectionData_addr_1, align 4" [modeComputer/src/toplevel.cpp:91]   --->   Operation 122 'load' 'sectionData_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6750> <RAM>
ST_18 : Operation 123 [1/1] (1.67ns)   --->   "%r_V = add i14 1, %tmp_14" [modeComputer/src/toplevel.cpp:92]   --->   Operation 123 'add' 'r_V' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_33 = trunc i14 %r_V to i2" [modeComputer/src/toplevel.cpp:92]   --->   Operation 124 'trunc' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 125 [1/1] (0.00ns)   --->   "%cast_gep_index73_cas = call i12 @_ssdm_op_PartSelect.i12.i14.i32.i32(i14 %r_V, i32 2, i32 13)" [modeComputer/src/toplevel.cpp:92]   --->   Operation 125 'partselect' 'cast_gep_index73_cas' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 126 [1/1] (1.67ns)   --->   "%r_V_1 = add i14 2, %tmp_14" [modeComputer/src/toplevel.cpp:92]   --->   Operation 126 'add' 'r_V_1' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_51 = trunc i14 %r_V_1 to i2" [modeComputer/src/toplevel.cpp:92]   --->   Operation 127 'trunc' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 128 [1/1] (0.00ns)   --->   "%cast_gep_index78_cas = call i12 @_ssdm_op_PartSelect.i12.i14.i32.i32(i14 %r_V_1, i32 2, i32 13)" [modeComputer/src/toplevel.cpp:92]   --->   Operation 128 'partselect' 'cast_gep_index78_cas' <Predicate = true> <Delay = 0.00>

State 19 <SV = 16> <Delay = 7.67>
ST_19 : Operation 129 [1/2] (3.25ns)   --->   "%sectionData_load = load i32* %sectionData_addr_1, align 4" [modeComputer/src/toplevel.cpp:91]   --->   Operation 129 'load' 'sectionData_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6750> <RAM>
ST_19 : Operation 130 [1/1] (0.00ns)   --->   "%start_pos1 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_13, i3 0)" [modeComputer/src/toplevel.cpp:91]   --->   Operation 130 'bitconcatenate' 'start_pos1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 131 [1/1] (0.00ns)   --->   "%end_pos = or i5 %start_pos1, 7" [modeComputer/src/toplevel.cpp:91]   --->   Operation 131 'or' 'end_pos' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 132 [1/1] (1.36ns)   --->   "%tmp_16 = icmp ugt i5 %start_pos1, %end_pos" [modeComputer/src/toplevel.cpp:91]   --->   Operation 132 'icmp' 'tmp_16' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_17 = zext i5 %start_pos1 to i6" [modeComputer/src/toplevel.cpp:91]   --->   Operation 133 'zext' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_18 = zext i5 %end_pos to i6" [modeComputer/src/toplevel.cpp:91]   --->   Operation 134 'zext' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node tmp_29)   --->   "%tmp_19 = call i32 @llvm.part.select.i32(i32 %sectionData_load, i32 31, i32 0)" [modeComputer/src/toplevel.cpp:91]   --->   Operation 135 'partselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 136 [1/1] (1.78ns)   --->   "%tmp_20 = sub i6 %tmp_17, %tmp_18" [modeComputer/src/toplevel.cpp:91]   --->   Operation 136 'sub' 'tmp_20' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node tmp_29)   --->   "%tmp_21 = xor i6 %tmp_17, 31" [modeComputer/src/toplevel.cpp:91]   --->   Operation 137 'xor' 'tmp_21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 138 [1/1] (1.78ns)   --->   "%tmp_22 = sub i6 %tmp_18, %tmp_17" [modeComputer/src/toplevel.cpp:91]   --->   Operation 138 'sub' 'tmp_22' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node tmp_26)   --->   "%tmp_23 = select i1 %tmp_16, i6 %tmp_20, i6 %tmp_22" [modeComputer/src/toplevel.cpp:91]   --->   Operation 139 'select' 'tmp_23' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node tmp_29)   --->   "%tmp_24 = select i1 %tmp_16, i32 %tmp_19, i32 %sectionData_load" [modeComputer/src/toplevel.cpp:91]   --->   Operation 140 'select' 'tmp_24' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node tmp_29)   --->   "%tmp_25 = select i1 %tmp_16, i6 %tmp_21, i6 %tmp_17" [modeComputer/src/toplevel.cpp:91]   --->   Operation 141 'select' 'tmp_25' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 142 [1/1] (1.82ns) (out node of the LUT)   --->   "%tmp_26 = sub i6 31, %tmp_23" [modeComputer/src/toplevel.cpp:91]   --->   Operation 142 'sub' 'tmp_26' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node tmp_29)   --->   "%tmp_27 = zext i6 %tmp_25 to i32" [modeComputer/src/toplevel.cpp:91]   --->   Operation 143 'zext' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 144 [1/1] (4.42ns) (out node of the LUT)   --->   "%tmp_29 = lshr i32 %tmp_24, %tmp_27" [modeComputer/src/toplevel.cpp:91]   --->   Operation 144 'lshr' 'tmp_29' <Predicate = true> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 145 [1/1] (1.54ns)   --->   "%mem_index_gep1 = add i12 4, %cast_gep_index73_cas" [modeComputer/src/toplevel.cpp:92]   --->   Operation 145 'add' 'mem_index_gep1' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 146 [1/1] (1.99ns)   --->   "%addrCmp1 = icmp ult i12 %mem_index_gep1, 1692" [modeComputer/src/toplevel.cpp:92]   --->   Operation 146 'icmp' 'addrCmp1' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 147 [1/1] (0.69ns)   --->   "%gepindex1 = select i1 %addrCmp1, i12 %cast_gep_index73_cas, i12 1687" [modeComputer/src/toplevel.cpp:92]   --->   Operation 147 'select' 'gepindex1' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 148 [1/1] (0.00ns)   --->   "%gepindex2178_cast = zext i12 %gepindex1 to i64" [modeComputer/src/toplevel.cpp:92]   --->   Operation 148 'zext' 'gepindex2178_cast' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 149 [1/1] (0.00ns)   --->   "%sectionData_addr_2 = getelementptr [1688 x i32]* @sectionData, i64 0, i64 %gepindex2178_cast" [modeComputer/src/toplevel.cpp:92]   --->   Operation 149 'getelementptr' 'sectionData_addr_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 150 [2/2] (3.25ns)   --->   "%sectionData_load_1 = load i32* %sectionData_addr_2, align 4" [modeComputer/src/toplevel.cpp:92]   --->   Operation 150 'load' 'sectionData_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6750> <RAM>
ST_19 : Operation 151 [1/1] (1.54ns)   --->   "%mem_index_gep2 = add i12 4, %cast_gep_index78_cas" [modeComputer/src/toplevel.cpp:92]   --->   Operation 151 'add' 'mem_index_gep2' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 152 [1/1] (1.99ns)   --->   "%addrCmp2 = icmp ult i12 %mem_index_gep2, 1692" [modeComputer/src/toplevel.cpp:92]   --->   Operation 152 'icmp' 'addrCmp2' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 153 [1/1] (0.69ns)   --->   "%gepindex3 = select i1 %addrCmp2, i12 %cast_gep_index78_cas, i12 1687" [modeComputer/src/toplevel.cpp:92]   --->   Operation 153 'select' 'gepindex3' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 154 [1/1] (0.00ns)   --->   "%gepindex2190_cast = zext i12 %gepindex3 to i64" [modeComputer/src/toplevel.cpp:92]   --->   Operation 154 'zext' 'gepindex2190_cast' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 155 [1/1] (0.00ns)   --->   "%sectionData_addr_3 = getelementptr [1688 x i32]* @sectionData, i64 0, i64 %gepindex2190_cast" [modeComputer/src/toplevel.cpp:92]   --->   Operation 155 'getelementptr' 'sectionData_addr_3' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 156 [2/2] (3.25ns)   --->   "%sectionData_load_2 = load i32* %sectionData_addr_3, align 4" [modeComputer/src/toplevel.cpp:92]   --->   Operation 156 'load' 'sectionData_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6750> <RAM>

State 20 <SV = 17> <Delay = 7.67>
ST_20 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node tmp_31)   --->   "%tmp_28 = zext i6 %tmp_26 to i32" [modeComputer/src/toplevel.cpp:91]   --->   Operation 157 'zext' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node tmp_31)   --->   "%tmp_30 = lshr i32 -1, %tmp_28" [modeComputer/src/toplevel.cpp:91]   --->   Operation 158 'lshr' 'tmp_30' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 159 [1/1] (2.94ns) (out node of the LUT)   --->   "%tmp_31 = and i32 %tmp_29, %tmp_30" [modeComputer/src/toplevel.cpp:91]   --->   Operation 159 'and' 'tmp_31' <Predicate = true> <Delay = 2.94> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_32 = trunc i32 %tmp_31 to i8" [modeComputer/src/toplevel.cpp:91]   --->   Operation 160 'trunc' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 161 [1/2] (3.25ns)   --->   "%sectionData_load_1 = load i32* %sectionData_addr_2, align 4" [modeComputer/src/toplevel.cpp:92]   --->   Operation 161 'load' 'sectionData_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6750> <RAM>
ST_20 : Operation 162 [1/1] (0.00ns)   --->   "%start_pos2 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_33, i3 0)" [modeComputer/src/toplevel.cpp:92]   --->   Operation 162 'bitconcatenate' 'start_pos2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 163 [1/1] (0.00ns)   --->   "%end_pos1 = or i5 %start_pos2, 7" [modeComputer/src/toplevel.cpp:92]   --->   Operation 163 'or' 'end_pos1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 164 [1/1] (1.36ns)   --->   "%tmp_34 = icmp ugt i5 %start_pos2, %end_pos1" [modeComputer/src/toplevel.cpp:92]   --->   Operation 164 'icmp' 'tmp_34' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_35 = zext i5 %start_pos2 to i6" [modeComputer/src/toplevel.cpp:92]   --->   Operation 165 'zext' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_36 = zext i5 %end_pos1 to i6" [modeComputer/src/toplevel.cpp:92]   --->   Operation 166 'zext' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node tmp_47)   --->   "%tmp_37 = call i32 @llvm.part.select.i32(i32 %sectionData_load_1, i32 31, i32 0)" [modeComputer/src/toplevel.cpp:92]   --->   Operation 167 'partselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 168 [1/1] (1.78ns)   --->   "%tmp_38 = sub i6 %tmp_35, %tmp_36" [modeComputer/src/toplevel.cpp:92]   --->   Operation 168 'sub' 'tmp_38' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node tmp_47)   --->   "%tmp_39 = xor i6 %tmp_35, 31" [modeComputer/src/toplevel.cpp:92]   --->   Operation 169 'xor' 'tmp_39' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 170 [1/1] (1.78ns)   --->   "%tmp_40 = sub i6 %tmp_36, %tmp_35" [modeComputer/src/toplevel.cpp:92]   --->   Operation 170 'sub' 'tmp_40' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node tmp_44)   --->   "%tmp_41 = select i1 %tmp_34, i6 %tmp_38, i6 %tmp_40" [modeComputer/src/toplevel.cpp:92]   --->   Operation 171 'select' 'tmp_41' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node tmp_47)   --->   "%tmp_42 = select i1 %tmp_34, i32 %tmp_37, i32 %sectionData_load_1" [modeComputer/src/toplevel.cpp:92]   --->   Operation 172 'select' 'tmp_42' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node tmp_47)   --->   "%tmp_43 = select i1 %tmp_34, i6 %tmp_39, i6 %tmp_35" [modeComputer/src/toplevel.cpp:92]   --->   Operation 173 'select' 'tmp_43' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 174 [1/1] (1.82ns) (out node of the LUT)   --->   "%tmp_44 = sub i6 31, %tmp_41" [modeComputer/src/toplevel.cpp:92]   --->   Operation 174 'sub' 'tmp_44' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node tmp_47)   --->   "%tmp_45 = zext i6 %tmp_43 to i32" [modeComputer/src/toplevel.cpp:92]   --->   Operation 175 'zext' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 176 [1/1] (4.42ns) (out node of the LUT)   --->   "%tmp_47 = lshr i32 %tmp_42, %tmp_45" [modeComputer/src/toplevel.cpp:92]   --->   Operation 176 'lshr' 'tmp_47' <Predicate = true> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 177 [1/2] (3.25ns)   --->   "%sectionData_load_2 = load i32* %sectionData_addr_3, align 4" [modeComputer/src/toplevel.cpp:92]   --->   Operation 177 'load' 'sectionData_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6750> <RAM>
ST_20 : Operation 178 [1/1] (0.00ns)   --->   "%start_pos3 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_51, i3 0)" [modeComputer/src/toplevel.cpp:92]   --->   Operation 178 'bitconcatenate' 'start_pos3' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 179 [1/1] (0.00ns)   --->   "%end_pos2 = or i5 %start_pos3, 7" [modeComputer/src/toplevel.cpp:92]   --->   Operation 179 'or' 'end_pos2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 180 [1/1] (1.36ns)   --->   "%tmp_52 = icmp ugt i5 %start_pos3, %end_pos2" [modeComputer/src/toplevel.cpp:92]   --->   Operation 180 'icmp' 'tmp_52' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_53 = zext i5 %start_pos3 to i6" [modeComputer/src/toplevel.cpp:92]   --->   Operation 181 'zext' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 182 [1/1] (0.00ns)   --->   "%tmp_54 = zext i5 %end_pos2 to i6" [modeComputer/src/toplevel.cpp:92]   --->   Operation 182 'zext' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node tmp_65)   --->   "%tmp_55 = call i32 @llvm.part.select.i32(i32 %sectionData_load_2, i32 31, i32 0)" [modeComputer/src/toplevel.cpp:92]   --->   Operation 183 'partselect' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 184 [1/1] (1.78ns)   --->   "%tmp_56 = sub i6 %tmp_53, %tmp_54" [modeComputer/src/toplevel.cpp:92]   --->   Operation 184 'sub' 'tmp_56' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node tmp_65)   --->   "%tmp_57 = xor i6 %tmp_53, 31" [modeComputer/src/toplevel.cpp:92]   --->   Operation 185 'xor' 'tmp_57' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 186 [1/1] (1.78ns)   --->   "%tmp_58 = sub i6 %tmp_54, %tmp_53" [modeComputer/src/toplevel.cpp:92]   --->   Operation 186 'sub' 'tmp_58' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node tmp_62)   --->   "%tmp_59 = select i1 %tmp_52, i6 %tmp_56, i6 %tmp_58" [modeComputer/src/toplevel.cpp:92]   --->   Operation 187 'select' 'tmp_59' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node tmp_65)   --->   "%tmp_60 = select i1 %tmp_52, i32 %tmp_55, i32 %sectionData_load_2" [modeComputer/src/toplevel.cpp:92]   --->   Operation 188 'select' 'tmp_60' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node tmp_65)   --->   "%tmp_61 = select i1 %tmp_52, i6 %tmp_57, i6 %tmp_53" [modeComputer/src/toplevel.cpp:92]   --->   Operation 189 'select' 'tmp_61' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 190 [1/1] (1.82ns) (out node of the LUT)   --->   "%tmp_62 = sub i6 31, %tmp_59" [modeComputer/src/toplevel.cpp:92]   --->   Operation 190 'sub' 'tmp_62' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node tmp_65)   --->   "%tmp_63 = zext i6 %tmp_61 to i32" [modeComputer/src/toplevel.cpp:92]   --->   Operation 191 'zext' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 192 [1/1] (4.42ns) (out node of the LUT)   --->   "%tmp_65 = lshr i32 %tmp_60, %tmp_63" [modeComputer/src/toplevel.cpp:92]   --->   Operation 192 'lshr' 'tmp_65' <Predicate = true> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 18> <Delay = 2.94>
ST_21 : Operation 193 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [modeComputer/src/toplevel.cpp:87]   --->   Operation 193 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 194 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @mainXLoop_mainYLoop_s)"   --->   Operation 194 'specloopname' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 195 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 0, i64 0)"   --->   Operation 195 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 196 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [modeComputer/src/toplevel.cpp:87]   --->   Operation 196 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 197 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str11) nounwind" [modeComputer/src/toplevel.cpp:88]   --->   Operation 197 'specloopname' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str11) nounwind" [modeComputer/src/toplevel.cpp:88]   --->   Operation 198 'specregionbegin' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 199 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [modeComputer/src/toplevel.cpp:90]   --->   Operation 199 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node tmp_49)   --->   "%tmp_46 = zext i6 %tmp_44 to i32" [modeComputer/src/toplevel.cpp:92]   --->   Operation 200 'zext' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node tmp_49)   --->   "%tmp_48 = lshr i32 -1, %tmp_46" [modeComputer/src/toplevel.cpp:92]   --->   Operation 201 'lshr' 'tmp_48' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 202 [1/1] (2.94ns) (out node of the LUT)   --->   "%tmp_49 = and i32 %tmp_47, %tmp_48" [modeComputer/src/toplevel.cpp:92]   --->   Operation 202 'and' 'tmp_49' <Predicate = true> <Delay = 2.94> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_50 = trunc i32 %tmp_49 to i8" [modeComputer/src/toplevel.cpp:92]   --->   Operation 203 'trunc' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node tmp_67)   --->   "%tmp_64 = zext i6 %tmp_62 to i32" [modeComputer/src/toplevel.cpp:92]   --->   Operation 204 'zext' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node tmp_67)   --->   "%tmp_66 = lshr i32 -1, %tmp_64" [modeComputer/src/toplevel.cpp:92]   --->   Operation 205 'lshr' 'tmp_66' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 206 [1/1] (2.94ns) (out node of the LUT)   --->   "%tmp_67 = and i32 %tmp_65, %tmp_66" [modeComputer/src/toplevel.cpp:92]   --->   Operation 206 'and' 'tmp_67' <Predicate = true> <Delay = 2.94> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_68 = trunc i32 %tmp_67 to i8" [modeComputer/src/toplevel.cpp:92]   --->   Operation 207 'trunc' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 208 [1/1] (0.00ns)   --->   "%numberOfPixelsVisted_1 = load i12* @numberOfPixelsVisted, align 2" [modeComputer/src/toplevel.cpp:23->modeComputer/src/toplevel.cpp:92]   --->   Operation 208 'load' 'numberOfPixelsVisted_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 209 [1/1] (1.76ns)   --->   "br label %2" [modeComputer/src/toplevel.cpp:23->modeComputer/src/toplevel.cpp:92]   --->   Operation 209 'br' <Predicate = true> <Delay = 1.76>

State 22 <SV = 19> <Delay = 7.01>
ST_22 : Operation 210 [1/1] (0.00ns)   --->   "%i_i = phi i12 [ 0, %.reset10 ], [ %i, %4 ]"   --->   Operation 210 'phi' 'i_i' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 211 [1/1] (1.99ns)   --->   "%tmp_i = icmp ult i12 %i_i, %numberOfPixelsVisted_1" [modeComputer/src/toplevel.cpp:23->modeComputer/src/toplevel.cpp:92]   --->   Operation 211 'icmp' 'tmp_i' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 212 [1/1] (1.54ns)   --->   "%i = add i12 %i_i, 1" [modeComputer/src/toplevel.cpp:23->modeComputer/src/toplevel.cpp:92]   --->   Operation 212 'add' 'i' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 213 [1/1] (0.00ns)   --->   "br i1 %tmp_i, label %3, label %inVisited.exit" [modeComputer/src/toplevel.cpp:23->modeComputer/src/toplevel.cpp:92]   --->   Operation 213 'br' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 214 [1/1] (0.00ns)   --->   "%i_i_cast5 = zext i12 %i_i to i15" [modeComputer/src/toplevel.cpp:23->modeComputer/src/toplevel.cpp:92]   --->   Operation 214 'zext' 'i_i_cast5' <Predicate = (tmp_i)> <Delay = 0.00>
ST_22 : Operation 215 [1/1] (0.00ns)   --->   "%p_shl_i = call i14 @_ssdm_op_BitConcatenate.i14.i12.i2(i12 %i_i, i2 0)" [modeComputer/src/toplevel.cpp:26->modeComputer/src/toplevel.cpp:92]   --->   Operation 215 'bitconcatenate' 'p_shl_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_22 : Operation 216 [1/1] (0.00ns)   --->   "%p_shl_i_cast = zext i14 %p_shl_i to i15" [modeComputer/src/toplevel.cpp:26->modeComputer/src/toplevel.cpp:92]   --->   Operation 216 'zext' 'p_shl_i_cast' <Predicate = (tmp_i)> <Delay = 0.00>
ST_22 : Operation 217 [1/1] (1.81ns)   --->   "%tmp_21_i = sub i15 %p_shl_i_cast, %i_i_cast5" [modeComputer/src/toplevel.cpp:26->modeComputer/src/toplevel.cpp:92]   --->   Operation 217 'sub' 'tmp_21_i' <Predicate = (tmp_i)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 218 [1/1] (0.00ns)   --->   "%tmp_22_i = sext i15 %tmp_21_i to i64" [modeComputer/src/toplevel.cpp:26->modeComputer/src/toplevel.cpp:92]   --->   Operation 218 'sext' 'tmp_22_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_22 : Operation 219 [1/1] (0.00ns)   --->   "%visited_addr = getelementptr inbounds [6750 x i8]* @visited, i64 0, i64 %tmp_22_i" [modeComputer/src/toplevel.cpp:26->modeComputer/src/toplevel.cpp:92]   --->   Operation 219 'getelementptr' 'visited_addr' <Predicate = (tmp_i)> <Delay = 0.00>
ST_22 : Operation 220 [2/2] (3.25ns)   --->   "%visited_load = load i8* %visited_addr, align 1" [modeComputer/src/toplevel.cpp:26->modeComputer/src/toplevel.cpp:92]   --->   Operation 220 'load' 'visited_load' <Predicate = (tmp_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6750> <RAM>
ST_22 : Operation 221 [1/1] (1.94ns)   --->   "%tmp_23_i = add i15 %tmp_21_i, 1" [modeComputer/src/toplevel.cpp:26->modeComputer/src/toplevel.cpp:92]   --->   Operation 221 'add' 'tmp_23_i' <Predicate = (tmp_i)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 222 [1/1] (0.00ns)   --->   "%tmp_24_i = sext i15 %tmp_23_i to i64" [modeComputer/src/toplevel.cpp:26->modeComputer/src/toplevel.cpp:92]   --->   Operation 222 'sext' 'tmp_24_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_22 : Operation 223 [1/1] (0.00ns)   --->   "%visited_addr_1 = getelementptr inbounds [6750 x i8]* @visited, i64 0, i64 %tmp_24_i" [modeComputer/src/toplevel.cpp:26->modeComputer/src/toplevel.cpp:92]   --->   Operation 223 'getelementptr' 'visited_addr_1' <Predicate = (tmp_i)> <Delay = 0.00>
ST_22 : Operation 224 [2/2] (3.25ns)   --->   "%visited_load_1 = load i8* %visited_addr_1, align 1" [modeComputer/src/toplevel.cpp:26->modeComputer/src/toplevel.cpp:92]   --->   Operation 224 'load' 'visited_load_1' <Predicate = (tmp_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6750> <RAM>

State 23 <SV = 20> <Delay = 5.19>
ST_23 : Operation 225 [1/2] (3.25ns)   --->   "%visited_load = load i8* %visited_addr, align 1" [modeComputer/src/toplevel.cpp:26->modeComputer/src/toplevel.cpp:92]   --->   Operation 225 'load' 'visited_load' <Predicate = (tmp_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6750> <RAM>
ST_23 : Operation 226 [1/2] (3.25ns)   --->   "%visited_load_1 = load i8* %visited_addr_1, align 1" [modeComputer/src/toplevel.cpp:26->modeComputer/src/toplevel.cpp:92]   --->   Operation 226 'load' 'visited_load_1' <Predicate = (tmp_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6750> <RAM>
ST_23 : Operation 227 [1/1] (1.94ns)   --->   "%tmp_25_i = add i15 %tmp_21_i, 2" [modeComputer/src/toplevel.cpp:26->modeComputer/src/toplevel.cpp:92]   --->   Operation 227 'add' 'tmp_25_i' <Predicate = (tmp_i)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 228 [1/1] (0.00ns)   --->   "%tmp_26_i = sext i15 %tmp_25_i to i64" [modeComputer/src/toplevel.cpp:26->modeComputer/src/toplevel.cpp:92]   --->   Operation 228 'sext' 'tmp_26_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_23 : Operation 229 [1/1] (0.00ns)   --->   "%visited_addr_2 = getelementptr inbounds [6750 x i8]* @visited, i64 0, i64 %tmp_26_i" [modeComputer/src/toplevel.cpp:26->modeComputer/src/toplevel.cpp:92]   --->   Operation 229 'getelementptr' 'visited_addr_2' <Predicate = (tmp_i)> <Delay = 0.00>
ST_23 : Operation 230 [2/2] (3.25ns)   --->   "%visited_load_2 = load i8* %visited_addr_2, align 1" [modeComputer/src/toplevel.cpp:26->modeComputer/src/toplevel.cpp:92]   --->   Operation 230 'load' 'visited_load_2' <Predicate = (tmp_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6750> <RAM>
ST_23 : Operation 231 [1/1] (1.55ns)   --->   "%tmp_i_i = icmp eq i8 %tmp_32, %visited_load" [modeComputer/src/toplevel.cpp:17->modeComputer/src/toplevel.cpp:26->modeComputer/src/toplevel.cpp:92]   --->   Operation 231 'icmp' 'tmp_i_i' <Predicate = (tmp_i)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 232 [1/1] (1.55ns)   --->   "%tmp_i_i_9 = icmp eq i8 %tmp_50, %visited_load_1" [modeComputer/src/toplevel.cpp:17->modeComputer/src/toplevel.cpp:26->modeComputer/src/toplevel.cpp:92]   --->   Operation 232 'icmp' 'tmp_i_i_9' <Predicate = (tmp_i)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 21> <Delay = 5.78>
ST_24 : Operation 233 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str) nounwind" [modeComputer/src/toplevel.cpp:23->modeComputer/src/toplevel.cpp:92]   --->   Operation 233 'specloopname' <Predicate = (tmp_i)> <Delay = 0.00>
ST_24 : Operation 234 [1/1] (0.00ns)   --->   "%tmp_27_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str) nounwind" [modeComputer/src/toplevel.cpp:23->modeComputer/src/toplevel.cpp:92]   --->   Operation 234 'specregionbegin' 'tmp_27_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_24 : Operation 235 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 0, i32 0, [1 x i8]* @p_str2) nounwind" [modeComputer/src/toplevel.cpp:24->modeComputer/src/toplevel.cpp:92]   --->   Operation 235 'speclooptripcount' <Predicate = (tmp_i)> <Delay = 0.00>
ST_24 : Operation 236 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [modeComputer/src/toplevel.cpp:25->modeComputer/src/toplevel.cpp:92]   --->   Operation 236 'specpipeline' <Predicate = (tmp_i)> <Delay = 0.00>
ST_24 : Operation 237 [1/2] (3.25ns)   --->   "%visited_load_2 = load i8* %visited_addr_2, align 1" [modeComputer/src/toplevel.cpp:26->modeComputer/src/toplevel.cpp:92]   --->   Operation 237 'load' 'visited_load_2' <Predicate = (tmp_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6750> <RAM>
ST_24 : Operation 238 [1/1] (1.55ns)   --->   "%tmp_37_i_i = icmp eq i8 %tmp_68, %visited_load_2" [modeComputer/src/toplevel.cpp:17->modeComputer/src/toplevel.cpp:26->modeComputer/src/toplevel.cpp:92]   --->   Operation 238 'icmp' 'tmp_37_i_i' <Predicate = (tmp_i)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node val_assign)   --->   "%tmp1 = and i1 %tmp_i_i_9, %tmp_37_i_i" [modeComputer/src/toplevel.cpp:17->modeComputer/src/toplevel.cpp:26->modeComputer/src/toplevel.cpp:92]   --->   Operation 239 'and' 'tmp1' <Predicate = (tmp_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 240 [1/1] (0.97ns) (out node of the LUT)   --->   "%val_assign = and i1 %tmp1, %tmp_i_i" [modeComputer/src/toplevel.cpp:17->modeComputer/src/toplevel.cpp:26->modeComputer/src/toplevel.cpp:92]   --->   Operation 240 'and' 'val_assign' <Predicate = (tmp_i)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 241 [1/1] (0.00ns)   --->   "br i1 %val_assign, label %._crit_edge.loopexit, label %4" [modeComputer/src/toplevel.cpp:26->modeComputer/src/toplevel.cpp:92]   --->   Operation 241 'br' <Predicate = (tmp_i)> <Delay = 0.00>
ST_24 : Operation 242 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp_27_i) nounwind" [modeComputer/src/toplevel.cpp:30->modeComputer/src/toplevel.cpp:92]   --->   Operation 242 'specregionend' 'empty' <Predicate = (tmp_i & !val_assign)> <Delay = 0.00>
ST_24 : Operation 243 [1/1] (0.00ns)   --->   "br label %2" [modeComputer/src/toplevel.cpp:23->modeComputer/src/toplevel.cpp:92]   --->   Operation 243 'br' <Predicate = (tmp_i & !val_assign)> <Delay = 0.00>

State 25 <SV = 22> <Delay = 0.00>
ST_25 : Operation 244 [1/1] (0.00ns)   --->   "br label %._crit_edge"   --->   Operation 244 'br' <Predicate = true> <Delay = 0.00>

State 26 <SV = 20> <Delay = 5.06>
ST_26 : Operation 245 [1/1] (0.00ns)   --->   "%lhs_V_1_cast3 = zext i12 %numberOfPixelsVisted_1 to i15" [modeComputer/src/toplevel.cpp:36->modeComputer/src/toplevel.cpp:96]   --->   Operation 245 'zext' 'lhs_V_1_cast3' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 246 [1/1] (0.00ns)   --->   "%p_shl_i1 = call i14 @_ssdm_op_BitConcatenate.i14.i12.i2(i12 %numberOfPixelsVisted_1, i2 0)" [modeComputer/src/toplevel.cpp:36->modeComputer/src/toplevel.cpp:96]   --->   Operation 246 'bitconcatenate' 'p_shl_i1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 247 [1/1] (0.00ns)   --->   "%p_shl_i1_cast = zext i14 %p_shl_i1 to i15" [modeComputer/src/toplevel.cpp:36->modeComputer/src/toplevel.cpp:96]   --->   Operation 247 'zext' 'p_shl_i1_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 248 [1/1] (1.81ns)   --->   "%r_V_2 = sub i15 %p_shl_i1_cast, %lhs_V_1_cast3" [modeComputer/src/toplevel.cpp:36->modeComputer/src/toplevel.cpp:96]   --->   Operation 248 'sub' 'r_V_2' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 249 [1/1] (0.00ns)   --->   "%r_V_2_cast = sext i15 %r_V_2 to i44" [modeComputer/src/toplevel.cpp:36->modeComputer/src/toplevel.cpp:96]   --->   Operation 249 'sext' 'r_V_2_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 250 [1/1] (0.00ns)   --->   "%tmp_i1 = zext i44 %r_V_2_cast to i64" [modeComputer/src/toplevel.cpp:36->modeComputer/src/toplevel.cpp:96]   --->   Operation 250 'zext' 'tmp_i1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 251 [1/1] (0.00ns)   --->   "%visited_addr_3 = getelementptr inbounds [6750 x i8]* @visited, i64 0, i64 %tmp_i1" [modeComputer/src/toplevel.cpp:36->modeComputer/src/toplevel.cpp:96]   --->   Operation 251 'getelementptr' 'visited_addr_3' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 252 [1/1] (3.25ns)   --->   "store i8 %tmp_32, i8* %visited_addr_3, align 1" [modeComputer/src/toplevel.cpp:36->modeComputer/src/toplevel.cpp:96]   --->   Operation 252 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6750> <RAM>
ST_26 : Operation 253 [1/1] (1.54ns)   --->   "%tmp_6_i = add i12 %numberOfPixelsVisted_1, 1" [modeComputer/src/toplevel.cpp:40->modeComputer/src/toplevel.cpp:96]   --->   Operation 253 'add' 'tmp_6_i' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 254 [1/1] (1.76ns)   --->   "store i12 %tmp_6_i, i12* @numberOfPixelsVisted, align 2" [modeComputer/src/toplevel.cpp:40->modeComputer/src/toplevel.cpp:96]   --->   Operation 254 'store' <Predicate = true> <Delay = 1.76>

State 27 <SV = 21> <Delay = 6.24>
ST_27 : Operation 255 [1/1] (0.00ns)   --->   "%lhs_V = zext i44 %r_V_2_cast to i45" [modeComputer/src/toplevel.cpp:37->modeComputer/src/toplevel.cpp:96]   --->   Operation 255 'zext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 256 [1/1] (2.98ns)   --->   "%r_V_3 = add nsw i45 %lhs_V, 1" [modeComputer/src/toplevel.cpp:37->modeComputer/src/toplevel.cpp:96]   --->   Operation 256 'add' 'r_V_3' <Predicate = true> <Delay = 2.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 257 [1/1] (0.00ns)   --->   "%tmp_3_i = zext i45 %r_V_3 to i64" [modeComputer/src/toplevel.cpp:37->modeComputer/src/toplevel.cpp:96]   --->   Operation 257 'zext' 'tmp_3_i' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 258 [1/1] (0.00ns)   --->   "%visited_addr_4 = getelementptr inbounds [6750 x i8]* @visited, i64 0, i64 %tmp_3_i" [modeComputer/src/toplevel.cpp:37->modeComputer/src/toplevel.cpp:96]   --->   Operation 258 'getelementptr' 'visited_addr_4' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 259 [1/1] (3.25ns)   --->   "store i8 %tmp_50, i8* %visited_addr_4, align 1" [modeComputer/src/toplevel.cpp:37->modeComputer/src/toplevel.cpp:96]   --->   Operation 259 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6750> <RAM>
ST_27 : Operation 260 [1/1] (2.98ns)   --->   "%r_V_4 = add nsw i45 %lhs_V, 2" [modeComputer/src/toplevel.cpp:38->modeComputer/src/toplevel.cpp:96]   --->   Operation 260 'add' 'r_V_4' <Predicate = true> <Delay = 2.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 261 [1/1] (0.00ns)   --->   "%tmp_5_i = zext i45 %r_V_4 to i64" [modeComputer/src/toplevel.cpp:38->modeComputer/src/toplevel.cpp:96]   --->   Operation 261 'zext' 'tmp_5_i' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 262 [1/1] (0.00ns)   --->   "%visited_addr_5 = getelementptr inbounds [6750 x i8]* @visited, i64 0, i64 %tmp_5_i" [modeComputer/src/toplevel.cpp:38->modeComputer/src/toplevel.cpp:96]   --->   Operation 262 'getelementptr' 'visited_addr_5' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 263 [1/1] (3.25ns)   --->   "store i8 %tmp_68, i8* %visited_addr_5, align 1" [modeComputer/src/toplevel.cpp:38->modeComputer/src/toplevel.cpp:96]   --->   Operation 263 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6750> <RAM>
ST_27 : Operation 264 [1/1] (1.76ns)   --->   "br label %5" [modeComputer/src/toplevel.cpp:48->modeComputer/src/toplevel.cpp:100]   --->   Operation 264 'br' <Predicate = true> <Delay = 1.76>

State 28 <SV = 22> <Delay = 5.72>
ST_28 : Operation 265 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i64 [ 0, %inVisited.exit ], [ %indvar_flatten_next, %.reset ]"   --->   Operation 265 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 266 [1/1] (0.00ns)   --->   "%x_i = phi i32 [ 0, %inVisited.exit ], [ %tmp_29_i_mid2_v, %.reset ]" [modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:100]   --->   Operation 266 'phi' 'x_i' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 267 [1/1] (0.00ns)   --->   "%agg_result_V_1_i = phi i12 [ 0, %inVisited.exit ], [ %tmp_36_agg_result_V_s, %.reset ]" [modeComputer/src/toplevel.cpp:55->modeComputer/src/toplevel.cpp:100]   --->   Operation 267 'phi' 'agg_result_V_1_i' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 268 [1/1] (0.00ns)   --->   "%agg_result_V_load_i = phi i12 [ 0, %inVisited.exit ], [ %tmp_36_agg_result_V_1, %.reset ]" [modeComputer/src/toplevel.cpp:55->modeComputer/src/toplevel.cpp:100]   --->   Operation 268 'phi' 'agg_result_V_load_i' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 269 [1/1] (0.00ns)   --->   "%y_i = phi i32 [ 0, %inVisited.exit ], [ %y_2, %.reset ]"   --->   Operation 269 'phi' 'y_i' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 270 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [modeComputer/src/toplevel.cpp:50->modeComputer/src/toplevel.cpp:100]   --->   Operation 270 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 271 [1/1] (2.77ns)   --->   "%exitcond_flatten = icmp eq i64 %indvar_flatten, %bound" [modeComputer/src/toplevel.cpp:76]   --->   Operation 271 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 2.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 272 [1/1] (3.52ns)   --->   "%indvar_flatten_next = add i64 %indvar_flatten, 1"   --->   Operation 272 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 273 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %getFrequency.exit, label %.reset" [modeComputer/src/toplevel.cpp:76]   --->   Operation 273 'br' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 274 [1/1] (2.47ns)   --->   "%exitcond2 = icmp ne i32 %y_i, %height_read" [modeComputer/src/toplevel.cpp:51->modeComputer/src/toplevel.cpp:100]   --->   Operation 274 'icmp' 'exitcond2' <Predicate = (!exitcond_flatten)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 275 [1/1] (0.69ns)   --->   "%y_i_mid2 = select i1 %exitcond2, i32 %y_i, i32 0" [modeComputer/src/toplevel.cpp:51->modeComputer/src/toplevel.cpp:100]   --->   Operation 275 'select' 'y_i_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 276 [1/1] (2.55ns)   --->   "%x_1 = add nsw i32 1, %x_i" [modeComputer/src/toplevel.cpp:48->modeComputer/src/toplevel.cpp:100]   --->   Operation 276 'add' 'x_1' <Predicate = (!exitcond_flatten)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 277 [1/1] (0.69ns)   --->   "%tmp_29_i_mid2_v = select i1 %exitcond2, i32 %x_i, i32 %x_1" [modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:100]   --->   Operation 277 'select' 'tmp_29_i_mid2_v' <Predicate = (!exitcond_flatten)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 278 [1/1] (0.00ns)   --->   "%tmp_69 = trunc i32 %tmp_29_i_mid2_v to i13" [modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:100]   --->   Operation 278 'trunc' 'tmp_69' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_28 : Operation 279 [1/1] (0.00ns)   --->   "%tmp_70 = trunc i32 %y_i_mid2 to i13" [modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:100]   --->   Operation 279 'trunc' 'tmp_70' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_28 : Operation 280 [1/1] (2.55ns)   --->   "%y_2 = add nsw i32 1, %y_i_mid2" [modeComputer/src/toplevel.cpp:51->modeComputer/src/toplevel.cpp:100]   --->   Operation 280 'add' 'y_2' <Predicate = (!exitcond_flatten)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 23> <Delay = 9.73>
ST_29 : Operation 281 [1/1] (3.36ns)   --->   "%tmp_33_i = mul i13 %tmp_6, %tmp_70" [modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:100]   --->   Operation 281 'mul' 'tmp_33_i' <Predicate = (!exitcond_flatten)> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 282 [1/1] (3.02ns)   --->   "%tmp_i2 = add i13 %tmp_69, %tmp_33_i" [modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:100]   --->   Operation 282 'add' 'tmp_i2' <Predicate = (!exitcond_flatten)> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node current_V_1)   --->   "%tmp_71 = shl i13 %tmp_i2, 2" [modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:100]   --->   Operation 283 'shl' 'tmp_71' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_29 : Operation 284 [1/1] (1.67ns) (out node of the LUT)   --->   "%current_V_1 = sub i13 %tmp_71, %tmp_i2" [modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:100]   --->   Operation 284 'sub' 'current_V_1' <Predicate = (!exitcond_flatten)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 285 [1/1] (0.00ns)   --->   "%tmp_72 = trunc i13 %current_V_1 to i2" [modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:100]   --->   Operation 285 'trunc' 'tmp_72' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_29 : Operation 286 [1/1] (0.00ns)   --->   "%tmp_73 = zext i13 %current_V_1 to i14" [modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:100]   --->   Operation 286 'zext' 'tmp_73' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_29 : Operation 287 [1/1] (0.00ns)   --->   "%tmp_74 = call i11 @_ssdm_op_PartSelect.i11.i13.i32.i32(i13 %current_V_1, i32 2, i32 12)" [modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:100]   --->   Operation 287 'partselect' 'tmp_74' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_29 : Operation 288 [1/1] (0.00ns)   --->   "%gepindex_cast = call i11 @_ssdm_op_PartSelect.i11.i13.i32.i32(i13 %current_V_1, i32 2, i32 12)" [modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:100]   --->   Operation 288 'partselect' 'gepindex_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_29 : Operation 289 [1/1] (1.67ns)   --->   "%r_V_5 = add i14 1, %tmp_73" [modeComputer/src/toplevel.cpp:55->modeComputer/src/toplevel.cpp:100]   --->   Operation 289 'add' 'r_V_5' <Predicate = (!exitcond_flatten)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 290 [1/1] (0.00ns)   --->   "%tmp_92 = trunc i14 %r_V_5 to i2" [modeComputer/src/toplevel.cpp:55->modeComputer/src/toplevel.cpp:100]   --->   Operation 290 'trunc' 'tmp_92' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_29 : Operation 291 [1/1] (0.00ns)   --->   "%cast_gep_index63_cas = call i12 @_ssdm_op_PartSelect.i12.i14.i32.i32(i14 %r_V_5, i32 2, i32 13)" [modeComputer/src/toplevel.cpp:55->modeComputer/src/toplevel.cpp:100]   --->   Operation 291 'partselect' 'cast_gep_index63_cas' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 30 <SV = 24> <Delay = 7.57>
ST_30 : Operation 292 [1/1] (0.00ns)   --->   "%adjSize136_cast = zext i11 %tmp_74 to i12" [modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:100]   --->   Operation 292 'zext' 'adjSize136_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_30 : Operation 293 [1/1] (1.63ns)   --->   "%mem_index_gep3 = add i12 4, %adjSize136_cast" [modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:100]   --->   Operation 293 'add' 'mem_index_gep3' <Predicate = (!exitcond_flatten)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 294 [1/1] (1.99ns)   --->   "%addrCmp3 = icmp ult i12 %mem_index_gep3, 1692" [modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:100]   --->   Operation 294 'icmp' 'addrCmp3' <Predicate = (!exitcond_flatten)> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 295 [1/1] (0.69ns)   --->   "%gepindex2 = select i1 %addrCmp3, i11 %gepindex_cast, i11 -361" [modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:100]   --->   Operation 295 'select' 'gepindex2' <Predicate = (!exitcond_flatten)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 296 [1/1] (0.00ns)   --->   "%gepindex2_cast = zext i11 %gepindex2 to i64" [modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:100]   --->   Operation 296 'zext' 'gepindex2_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_30 : Operation 297 [1/1] (0.00ns)   --->   "%sectionData_addr_4 = getelementptr [1688 x i32]* @sectionData, i64 0, i64 %gepindex2_cast" [modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:100]   --->   Operation 297 'getelementptr' 'sectionData_addr_4' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_30 : Operation 298 [2/2] (3.25ns)   --->   "%sectionData_load_3 = load i32* %sectionData_addr_4, align 4" [modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:100]   --->   Operation 298 'load' 'sectionData_load_3' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6750> <RAM>
ST_30 : Operation 299 [1/1] (1.54ns)   --->   "%mem_index_gep4 = add i12 4, %cast_gep_index63_cas" [modeComputer/src/toplevel.cpp:55->modeComputer/src/toplevel.cpp:100]   --->   Operation 299 'add' 'mem_index_gep4' <Predicate = (!exitcond_flatten)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 300 [1/1] (1.99ns)   --->   "%addrCmp4 = icmp ult i12 %mem_index_gep4, 1692" [modeComputer/src/toplevel.cpp:55->modeComputer/src/toplevel.cpp:100]   --->   Operation 300 'icmp' 'addrCmp4' <Predicate = (!exitcond_flatten)> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 301 [1/1] (0.69ns)   --->   "%gepindex4 = select i1 %addrCmp4, i12 %cast_gep_index63_cas, i12 1687" [modeComputer/src/toplevel.cpp:55->modeComputer/src/toplevel.cpp:100]   --->   Operation 301 'select' 'gepindex4' <Predicate = (!exitcond_flatten)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 302 [1/1] (0.00ns)   --->   "%gepindex2154_cast = zext i12 %gepindex4 to i64" [modeComputer/src/toplevel.cpp:55->modeComputer/src/toplevel.cpp:100]   --->   Operation 302 'zext' 'gepindex2154_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_30 : Operation 303 [1/1] (0.00ns)   --->   "%sectionData_addr_5 = getelementptr [1688 x i32]* @sectionData, i64 0, i64 %gepindex2154_cast" [modeComputer/src/toplevel.cpp:55->modeComputer/src/toplevel.cpp:100]   --->   Operation 303 'getelementptr' 'sectionData_addr_5' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_30 : Operation 304 [2/2] (3.25ns)   --->   "%sectionData_load_4 = load i32* %sectionData_addr_5, align 4" [modeComputer/src/toplevel.cpp:55->modeComputer/src/toplevel.cpp:100]   --->   Operation 304 'load' 'sectionData_load_4' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6750> <RAM>

State 31 <SV = 25> <Delay = 7.67>
ST_31 : Operation 305 [1/2] (3.25ns)   --->   "%sectionData_load_3 = load i32* %sectionData_addr_4, align 4" [modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:100]   --->   Operation 305 'load' 'sectionData_load_3' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6750> <RAM>
ST_31 : Operation 306 [1/1] (0.00ns)   --->   "%start_pos = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_72, i3 0)" [modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:100]   --->   Operation 306 'bitconcatenate' 'start_pos' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_31 : Operation 307 [1/1] (0.00ns)   --->   "%end_pos3 = or i5 %start_pos, 7" [modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:100]   --->   Operation 307 'or' 'end_pos3' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_31 : Operation 308 [1/1] (1.36ns)   --->   "%tmp_75 = icmp ugt i5 %start_pos, %end_pos3" [modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:100]   --->   Operation 308 'icmp' 'tmp_75' <Predicate = (!exitcond_flatten)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 309 [1/1] (0.00ns)   --->   "%tmp_76 = zext i5 %start_pos to i6" [modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:100]   --->   Operation 309 'zext' 'tmp_76' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_31 : Operation 310 [1/1] (0.00ns)   --->   "%tmp_77 = zext i5 %end_pos3 to i6" [modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:100]   --->   Operation 310 'zext' 'tmp_77' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_31 : Operation 311 [1/1] (0.00ns) (grouped into LUT with out node tmp_88)   --->   "%tmp_78 = call i32 @llvm.part.select.i32(i32 %sectionData_load_3, i32 31, i32 0)" [modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:100]   --->   Operation 311 'partselect' 'tmp_78' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_31 : Operation 312 [1/1] (1.78ns)   --->   "%tmp_79 = sub i6 %tmp_76, %tmp_77" [modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:100]   --->   Operation 312 'sub' 'tmp_79' <Predicate = (!exitcond_flatten)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node tmp_88)   --->   "%tmp_80 = xor i6 %tmp_76, 31" [modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:100]   --->   Operation 313 'xor' 'tmp_80' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 314 [1/1] (1.78ns)   --->   "%tmp_81 = sub i6 %tmp_77, %tmp_76" [modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:100]   --->   Operation 314 'sub' 'tmp_81' <Predicate = (!exitcond_flatten)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 315 [1/1] (0.00ns) (grouped into LUT with out node tmp_85)   --->   "%tmp_82 = select i1 %tmp_75, i6 %tmp_79, i6 %tmp_81" [modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:100]   --->   Operation 315 'select' 'tmp_82' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 316 [1/1] (0.00ns) (grouped into LUT with out node tmp_88)   --->   "%tmp_83 = select i1 %tmp_75, i32 %tmp_78, i32 %sectionData_load_3" [modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:100]   --->   Operation 316 'select' 'tmp_83' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 317 [1/1] (0.00ns) (grouped into LUT with out node tmp_88)   --->   "%tmp_84 = select i1 %tmp_75, i6 %tmp_80, i6 %tmp_76" [modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:100]   --->   Operation 317 'select' 'tmp_84' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 318 [1/1] (1.82ns) (out node of the LUT)   --->   "%tmp_85 = sub i6 31, %tmp_82" [modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:100]   --->   Operation 318 'sub' 'tmp_85' <Predicate = (!exitcond_flatten)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 319 [1/1] (0.00ns) (grouped into LUT with out node tmp_88)   --->   "%tmp_86 = zext i6 %tmp_84 to i32" [modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:100]   --->   Operation 319 'zext' 'tmp_86' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_31 : Operation 320 [1/1] (4.42ns) (out node of the LUT)   --->   "%tmp_88 = lshr i32 %tmp_83, %tmp_86" [modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:100]   --->   Operation 320 'lshr' 'tmp_88' <Predicate = (!exitcond_flatten)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 321 [1/2] (3.25ns)   --->   "%sectionData_load_4 = load i32* %sectionData_addr_5, align 4" [modeComputer/src/toplevel.cpp:55->modeComputer/src/toplevel.cpp:100]   --->   Operation 321 'load' 'sectionData_load_4' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6750> <RAM>
ST_31 : Operation 322 [1/1] (0.00ns)   --->   "%start_pos4 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_92, i3 0)" [modeComputer/src/toplevel.cpp:55->modeComputer/src/toplevel.cpp:100]   --->   Operation 322 'bitconcatenate' 'start_pos4' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_31 : Operation 323 [1/1] (0.00ns)   --->   "%end_pos4 = or i5 %start_pos4, 7" [modeComputer/src/toplevel.cpp:55->modeComputer/src/toplevel.cpp:100]   --->   Operation 323 'or' 'end_pos4' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_31 : Operation 324 [1/1] (1.36ns)   --->   "%tmp_93 = icmp ugt i5 %start_pos4, %end_pos4" [modeComputer/src/toplevel.cpp:55->modeComputer/src/toplevel.cpp:100]   --->   Operation 324 'icmp' 'tmp_93' <Predicate = (!exitcond_flatten)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 325 [1/1] (0.00ns)   --->   "%tmp_94 = zext i5 %start_pos4 to i6" [modeComputer/src/toplevel.cpp:55->modeComputer/src/toplevel.cpp:100]   --->   Operation 325 'zext' 'tmp_94' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_31 : Operation 326 [1/1] (0.00ns)   --->   "%tmp_95 = zext i5 %end_pos4 to i6" [modeComputer/src/toplevel.cpp:55->modeComputer/src/toplevel.cpp:100]   --->   Operation 326 'zext' 'tmp_95' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_31 : Operation 327 [1/1] (0.00ns) (grouped into LUT with out node tmp_106)   --->   "%tmp_96 = call i32 @llvm.part.select.i32(i32 %sectionData_load_4, i32 31, i32 0)" [modeComputer/src/toplevel.cpp:55->modeComputer/src/toplevel.cpp:100]   --->   Operation 327 'partselect' 'tmp_96' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_31 : Operation 328 [1/1] (1.78ns)   --->   "%tmp_97 = sub i6 %tmp_94, %tmp_95" [modeComputer/src/toplevel.cpp:55->modeComputer/src/toplevel.cpp:100]   --->   Operation 328 'sub' 'tmp_97' <Predicate = (!exitcond_flatten)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 329 [1/1] (0.00ns) (grouped into LUT with out node tmp_106)   --->   "%tmp_98 = xor i6 %tmp_94, 31" [modeComputer/src/toplevel.cpp:55->modeComputer/src/toplevel.cpp:100]   --->   Operation 329 'xor' 'tmp_98' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 330 [1/1] (1.78ns)   --->   "%tmp_99 = sub i6 %tmp_95, %tmp_94" [modeComputer/src/toplevel.cpp:55->modeComputer/src/toplevel.cpp:100]   --->   Operation 330 'sub' 'tmp_99' <Predicate = (!exitcond_flatten)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 331 [1/1] (0.00ns) (grouped into LUT with out node tmp_103)   --->   "%tmp_100 = select i1 %tmp_93, i6 %tmp_97, i6 %tmp_99" [modeComputer/src/toplevel.cpp:55->modeComputer/src/toplevel.cpp:100]   --->   Operation 331 'select' 'tmp_100' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 332 [1/1] (0.00ns) (grouped into LUT with out node tmp_106)   --->   "%tmp_101 = select i1 %tmp_93, i32 %tmp_96, i32 %sectionData_load_4" [modeComputer/src/toplevel.cpp:55->modeComputer/src/toplevel.cpp:100]   --->   Operation 332 'select' 'tmp_101' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node tmp_106)   --->   "%tmp_102 = select i1 %tmp_93, i6 %tmp_98, i6 %tmp_94" [modeComputer/src/toplevel.cpp:55->modeComputer/src/toplevel.cpp:100]   --->   Operation 333 'select' 'tmp_102' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 334 [1/1] (1.82ns) (out node of the LUT)   --->   "%tmp_103 = sub i6 31, %tmp_100" [modeComputer/src/toplevel.cpp:55->modeComputer/src/toplevel.cpp:100]   --->   Operation 334 'sub' 'tmp_103' <Predicate = (!exitcond_flatten)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 335 [1/1] (0.00ns) (grouped into LUT with out node tmp_106)   --->   "%tmp_104 = zext i6 %tmp_102 to i32" [modeComputer/src/toplevel.cpp:55->modeComputer/src/toplevel.cpp:100]   --->   Operation 335 'zext' 'tmp_104' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_31 : Operation 336 [1/1] (4.42ns) (out node of the LUT)   --->   "%tmp_106 = lshr i32 %tmp_101, %tmp_104" [modeComputer/src/toplevel.cpp:55->modeComputer/src/toplevel.cpp:100]   --->   Operation 336 'lshr' 'tmp_106' <Predicate = (!exitcond_flatten)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 26> <Delay = 6.16>
ST_32 : Operation 337 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [modeComputer/src/toplevel.cpp:50->modeComputer/src/toplevel.cpp:100]   --->   Operation 337 'specpipeline' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_32 : Operation 338 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @freqXLoop_freqYLoop_s)"   --->   Operation 338 'specloopname' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_32 : Operation 339 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 0, i64 0)"   --->   Operation 339 'speclooptripcount' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_32 : Operation 340 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [modeComputer/src/toplevel.cpp:50->modeComputer/src/toplevel.cpp:100]   --->   Operation 340 'specpipeline' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_32 : Operation 341 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str4) nounwind" [modeComputer/src/toplevel.cpp:51->modeComputer/src/toplevel.cpp:100]   --->   Operation 341 'specloopname' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_32 : Operation 342 [1/1] (0.00ns)   --->   "%tmp_38_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str4) nounwind" [modeComputer/src/toplevel.cpp:51->modeComputer/src/toplevel.cpp:100]   --->   Operation 342 'specregionbegin' 'tmp_38_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_32 : Operation 343 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [modeComputer/src/toplevel.cpp:53->modeComputer/src/toplevel.cpp:100]   --->   Operation 343 'specpipeline' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_32 : Operation 344 [1/1] (0.00ns) (grouped into LUT with out node tmp_i_i1)   --->   "%tmp_87 = zext i6 %tmp_85 to i32" [modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:100]   --->   Operation 344 'zext' 'tmp_87' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_32 : Operation 345 [1/1] (0.00ns) (grouped into LUT with out node tmp_i_i1)   --->   "%tmp_89 = lshr i32 -1, %tmp_87" [modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:100]   --->   Operation 345 'lshr' 'tmp_89' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 346 [1/1] (0.00ns) (grouped into LUT with out node tmp_i_i1)   --->   "%tmp_90 = and i32 %tmp_88, %tmp_89" [modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:100]   --->   Operation 346 'and' 'tmp_90' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 347 [1/1] (0.00ns) (grouped into LUT with out node tmp_i_i1)   --->   "%tmp_91 = trunc i32 %tmp_90 to i8" [modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:100]   --->   Operation 347 'trunc' 'tmp_91' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_32 : Operation 348 [1/1] (0.00ns) (grouped into LUT with out node tmp_108)   --->   "%tmp_105 = zext i6 %tmp_103 to i32" [modeComputer/src/toplevel.cpp:55->modeComputer/src/toplevel.cpp:100]   --->   Operation 348 'zext' 'tmp_105' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_32 : Operation 349 [1/1] (0.00ns) (grouped into LUT with out node tmp_108)   --->   "%tmp_107 = lshr i32 -1, %tmp_105" [modeComputer/src/toplevel.cpp:55->modeComputer/src/toplevel.cpp:100]   --->   Operation 349 'lshr' 'tmp_107' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 350 [1/1] (2.94ns) (out node of the LUT)   --->   "%tmp_108 = and i32 %tmp_106, %tmp_107" [modeComputer/src/toplevel.cpp:55->modeComputer/src/toplevel.cpp:100]   --->   Operation 350 'and' 'tmp_108' <Predicate = (!exitcond_flatten)> <Delay = 2.94> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 351 [1/1] (0.00ns)   --->   "%tmp_109 = trunc i32 %tmp_108 to i8" [modeComputer/src/toplevel.cpp:55->modeComputer/src/toplevel.cpp:100]   --->   Operation 351 'trunc' 'tmp_109' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_32 : Operation 352 [1/1] (2.94ns) (out node of the LUT)   --->   "%tmp_i_i1 = icmp eq i8 %tmp_91, %tmp_32" [modeComputer/src/toplevel.cpp:17->modeComputer/src/toplevel.cpp:55->modeComputer/src/toplevel.cpp:100]   --->   Operation 352 'icmp' 'tmp_i_i1' <Predicate = (!exitcond_flatten)> <Delay = 2.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 353 [1/1] (1.55ns)   --->   "%tmp_i_i1_10 = icmp eq i8 %tmp_109, %tmp_50" [modeComputer/src/toplevel.cpp:17->modeComputer/src/toplevel.cpp:55->modeComputer/src/toplevel.cpp:100]   --->   Operation 353 'icmp' 'tmp_i_i1_10' <Predicate = (!exitcond_flatten)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 354 [1/1] (1.55ns)   --->   "%tmp_37_i_i1 = icmp eq i8 %tmp_109, %tmp_68" [modeComputer/src/toplevel.cpp:17->modeComputer/src/toplevel.cpp:55->modeComputer/src/toplevel.cpp:100]   --->   Operation 354 'icmp' 'tmp_37_i_i1' <Predicate = (!exitcond_flatten)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 355 [1/1] (0.00ns) (grouped into LUT with out node val_assign_1)   --->   "%tmp2 = and i1 %tmp_i_i1_10, %tmp_37_i_i1" [modeComputer/src/toplevel.cpp:17->modeComputer/src/toplevel.cpp:55->modeComputer/src/toplevel.cpp:100]   --->   Operation 355 'and' 'tmp2' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 356 [1/1] (0.97ns) (out node of the LUT)   --->   "%val_assign_1 = and i1 %tmp2, %tmp_i_i1" [modeComputer/src/toplevel.cpp:17->modeComputer/src/toplevel.cpp:55->modeComputer/src/toplevel.cpp:100]   --->   Operation 356 'and' 'val_assign_1' <Predicate = (!exitcond_flatten)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 357 [1/1] (1.54ns)   --->   "%result_V = add i12 1, %agg_result_V_load_i" [modeComputer/src/toplevel.cpp:58->modeComputer/src/toplevel.cpp:100]   --->   Operation 357 'add' 'result_V' <Predicate = (!exitcond_flatten)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 358 [1/1] (0.69ns)   --->   "%tmp_36_agg_result_V_s = select i1 %val_assign_1, i12 %result_V, i12 %agg_result_V_1_i" [modeComputer/src/toplevel.cpp:55->modeComputer/src/toplevel.cpp:100]   --->   Operation 358 'select' 'tmp_36_agg_result_V_s' <Predicate = (!exitcond_flatten)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 359 [1/1] (0.69ns)   --->   "%tmp_36_agg_result_V_1 = select i1 %val_assign_1, i12 %result_V, i12 %agg_result_V_load_i" [modeComputer/src/toplevel.cpp:55->modeComputer/src/toplevel.cpp:100]   --->   Operation 359 'select' 'tmp_36_agg_result_V_1' <Predicate = (!exitcond_flatten)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 360 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str4, i32 %tmp_38_i) nounwind" [modeComputer/src/toplevel.cpp:60->modeComputer/src/toplevel.cpp:100]   --->   Operation 360 'specregionend' 'empty_11' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_32 : Operation 361 [1/1] (0.00ns)   --->   "br label %5" [modeComputer/src/toplevel.cpp:51->modeComputer/src/toplevel.cpp:100]   --->   Operation 361 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 33 <SV = 23> <Delay = 2.55>
ST_33 : Operation 362 [1/1] (0.00ns)   --->   "%p_0113_1_load = load i12* %p_0113_1" [modeComputer/src/toplevel.cpp:104]   --->   Operation 362 'load' 'p_0113_1_load' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_33 : Operation 363 [1/1] (1.99ns)   --->   "%tmp_10 = icmp ult i12 %agg_result_V_1_i, %p_0113_1_load" [modeComputer/src/toplevel.cpp:104]   --->   Operation 363 'icmp' 'tmp_10' <Predicate = (!tmp_i)> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 364 [1/1] (0.00ns)   --->   "br i1 %tmp_10, label %._crit_edge, label %6" [modeComputer/src/toplevel.cpp:104]   --->   Operation 364 'br' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_33 : Operation 365 [1/1] (0.00ns)   --->   "%tmp_11 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8(i8 %tmp_68, i8 %tmp_50, i8 %tmp_32)" [modeComputer/src/toplevel.cpp:92]   --->   Operation 365 'bitconcatenate' 'tmp_11' <Predicate = (!tmp_i & !tmp_10)> <Delay = 0.00>
ST_33 : Operation 366 [1/1] (0.00ns)   --->   "%modePixel = zext i24 %tmp_11 to i32" [modeComputer/src/toplevel.cpp:106]   --->   Operation 366 'zext' 'modePixel' <Predicate = (!tmp_i & !tmp_10)> <Delay = 0.00>
ST_33 : Operation 367 [1/1] (1.76ns)   --->   "store i12 %agg_result_V_1_i, i12* %p_0113_1" [modeComputer/src/toplevel.cpp:55->modeComputer/src/toplevel.cpp:100]   --->   Operation 367 'store' <Predicate = (!tmp_i & !tmp_10)> <Delay = 1.76>
ST_33 : Operation 368 [1/1] (0.00ns)   --->   "store i32 %modePixel, i32* %modePixel_1" [modeComputer/src/toplevel.cpp:106]   --->   Operation 368 'store' <Predicate = (!tmp_i & !tmp_10)> <Delay = 0.00>
ST_33 : Operation 369 [1/1] (0.00ns)   --->   "br label %._crit_edge" [modeComputer/src/toplevel.cpp:107]   --->   Operation 369 'br' <Predicate = (!tmp_i & !tmp_10)> <Delay = 0.00>
ST_33 : Operation 370 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str11, i32 %tmp_2) nounwind" [modeComputer/src/toplevel.cpp:109]   --->   Operation 370 'specregionend' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 371 [1/1] (2.55ns)   --->   "%y_1 = add i32 %y_mid2, 1" [modeComputer/src/toplevel.cpp:88]   --->   Operation 371 'add' 'y_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 372 [1/1] (0.00ns)   --->   "br label %1" [modeComputer/src/toplevel.cpp:88]   --->   Operation 372 'br' <Predicate = true> <Delay = 0.00>

State 34 <SV = 14> <Delay = 0.00>
ST_34 : Operation 373 [1/2] (0.00ns)   --->   "ret i32 %modePixel_1_load" [modeComputer/src/toplevel.cpp:113]   --->   Operation 373 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1ns
The critical path consists of the following:
	s_axi read on port 'ram' [9]  (1 ns)

 <State 2>: 3.55ns
The critical path consists of the following:
	s_axi read on port 'length_r' (modeComputer/src/toplevel.cpp:76) [26]  (1 ns)
	'sub' operation ('tmp', modeComputer/src/toplevel.cpp:76) [29]  (2.55 ns)

 <State 3>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_7', modeComputer/src/toplevel.cpp:76) [30]  (8.51 ns)

 <State 4>: 2.55ns
The critical path consists of the following:
	'add' operation ('p_add', modeComputer/src/toplevel.cpp:76) [31]  (2.55 ns)

 <State 5>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('MAXI_addr') [12]  (0 ns)
	bus request on port 'MAXI' (modeComputer/src/toplevel.cpp:76) [34]  (8.75 ns)

 <State 6>: 8.75ns
The critical path consists of the following:
	bus request on port 'MAXI' (modeComputer/src/toplevel.cpp:76) [34]  (8.75 ns)

 <State 7>: 8.75ns
The critical path consists of the following:
	bus request on port 'MAXI' (modeComputer/src/toplevel.cpp:76) [34]  (8.75 ns)

 <State 8>: 8.75ns
The critical path consists of the following:
	bus request on port 'MAXI' (modeComputer/src/toplevel.cpp:76) [34]  (8.75 ns)

 <State 9>: 8.75ns
The critical path consists of the following:
	bus request on port 'MAXI' (modeComputer/src/toplevel.cpp:76) [34]  (8.75 ns)

 <State 10>: 8.75ns
The critical path consists of the following:
	bus request on port 'MAXI' (modeComputer/src/toplevel.cpp:76) [34]  (8.75 ns)

 <State 11>: 8.75ns
The critical path consists of the following:
	bus request on port 'MAXI' (modeComputer/src/toplevel.cpp:76) [34]  (8.75 ns)

 <State 12>: 2.49ns
The critical path consists of the following:
	'phi' operation ('indvar') with incoming values : ('indvar_next') [37]  (0 ns)
	'add' operation ('indvar_next') [39]  (2.49 ns)

 <State 13>: 8.75ns
The critical path consists of the following:
	bus read on port 'MAXI' (modeComputer/src/toplevel.cpp:76) [46]  (8.75 ns)

 <State 14>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('sectionData_addr', modeComputer/src/toplevel.cpp:76) [47]  (0 ns)
	'store' operation (modeComputer/src/toplevel.cpp:76) of variable 'MAXI_addr_read', modeComputer/src/toplevel.cpp:76 on array 'sectionData' [48]  (3.25 ns)

 <State 15>: 8.51ns
The critical path consists of the following:
	'mul' operation ('bound', modeComputer/src/toplevel.cpp:76) [58]  (8.51 ns)

 <State 16>: 3.77ns
The critical path consists of the following:
	'icmp' operation ('exitcond_flatten1', modeComputer/src/toplevel.cpp:76) [66]  (2.78 ns)
	blocking operation 0.993 ns on control path)

 <State 17>: 8.06ns
The critical path consists of the following:
	'mul' operation ('tmp_3', modeComputer/src/toplevel.cpp:91) [83]  (3.36 ns)
	'add' operation ('tmp_4', modeComputer/src/toplevel.cpp:91) [84]  (3.02 ns)
	'sub' operation ('current.V', modeComputer/src/toplevel.cpp:91) [86]  (1.68 ns)

 <State 18>: 7.57ns
The critical path consists of the following:
	'add' operation ('mem_index_gep', modeComputer/src/toplevel.cpp:91) [91]  (1.64 ns)
	'icmp' operation ('addrCmp', modeComputer/src/toplevel.cpp:91) [92]  (1.99 ns)
	'select' operation ('gepindex', modeComputer/src/toplevel.cpp:91) [94]  (0.692 ns)
	'getelementptr' operation ('sectionData_addr_1', modeComputer/src/toplevel.cpp:91) [96]  (0 ns)
	'load' operation ('sectionData_load', modeComputer/src/toplevel.cpp:91) on array 'sectionData' [97]  (3.25 ns)

 <State 19>: 7.67ns
The critical path consists of the following:
	'load' operation ('sectionData_load', modeComputer/src/toplevel.cpp:91) on array 'sectionData' [97]  (3.25 ns)
	'select' operation ('tmp_24', modeComputer/src/toplevel.cpp:91) [108]  (0 ns)
	'lshr' operation ('tmp_29', modeComputer/src/toplevel.cpp:91) [113]  (4.42 ns)

 <State 20>: 7.67ns
The critical path consists of the following:
	'load' operation ('sectionData_load_1', modeComputer/src/toplevel.cpp:92) on array 'sectionData' [125]  (3.25 ns)
	'select' operation ('tmp_42', modeComputer/src/toplevel.cpp:92) [136]  (0 ns)
	'lshr' operation ('tmp_47', modeComputer/src/toplevel.cpp:92) [141]  (4.42 ns)

 <State 21>: 2.94ns
The critical path consists of the following:
	'lshr' operation ('tmp_48', modeComputer/src/toplevel.cpp:92) [142]  (0 ns)
	'and' operation ('tmp_49', modeComputer/src/toplevel.cpp:92) [143]  (2.94 ns)

 <State 22>: 7.01ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', modeComputer/src/toplevel.cpp:23->modeComputer/src/toplevel.cpp:92) [176]  (0 ns)
	'sub' operation ('tmp_21_i', modeComputer/src/toplevel.cpp:26->modeComputer/src/toplevel.cpp:92) [188]  (1.81 ns)
	'add' operation ('tmp_23_i', modeComputer/src/toplevel.cpp:26->modeComputer/src/toplevel.cpp:92) [192]  (1.94 ns)
	'getelementptr' operation ('visited_addr_1', modeComputer/src/toplevel.cpp:26->modeComputer/src/toplevel.cpp:92) [194]  (0 ns)
	'load' operation ('pixel2G', modeComputer/src/toplevel.cpp:26->modeComputer/src/toplevel.cpp:92) on array 'visited' [195]  (3.25 ns)

 <State 23>: 5.2ns
The critical path consists of the following:
	'add' operation ('tmp_25_i', modeComputer/src/toplevel.cpp:26->modeComputer/src/toplevel.cpp:92) [196]  (1.94 ns)
	'getelementptr' operation ('visited_addr_2', modeComputer/src/toplevel.cpp:26->modeComputer/src/toplevel.cpp:92) [198]  (0 ns)
	'load' operation ('pixel2R', modeComputer/src/toplevel.cpp:26->modeComputer/src/toplevel.cpp:92) on array 'visited' [199]  (3.25 ns)

 <State 24>: 5.78ns
The critical path consists of the following:
	'load' operation ('pixel2R', modeComputer/src/toplevel.cpp:26->modeComputer/src/toplevel.cpp:92) on array 'visited' [199]  (3.25 ns)
	'icmp' operation ('tmp_37_i_i', modeComputer/src/toplevel.cpp:17->modeComputer/src/toplevel.cpp:26->modeComputer/src/toplevel.cpp:92) [202]  (1.55 ns)
	'and' operation ('tmp1', modeComputer/src/toplevel.cpp:17->modeComputer/src/toplevel.cpp:26->modeComputer/src/toplevel.cpp:92) [203]  (0 ns)
	'and' operation ('val', modeComputer/src/toplevel.cpp:17->modeComputer/src/toplevel.cpp:26->modeComputer/src/toplevel.cpp:92) [204]  (0.978 ns)

 <State 25>: 0ns
The critical path consists of the following:

 <State 26>: 5.07ns
The critical path consists of the following:
	'sub' operation ('r.V', modeComputer/src/toplevel.cpp:36->modeComputer/src/toplevel.cpp:96) [215]  (1.81 ns)
	'getelementptr' operation ('visited_addr_3', modeComputer/src/toplevel.cpp:36->modeComputer/src/toplevel.cpp:96) [218]  (0 ns)
	'store' operation (modeComputer/src/toplevel.cpp:36->modeComputer/src/toplevel.cpp:96) of variable 'pixelB', modeComputer/src/toplevel.cpp:91 on array 'visited' [219]  (3.25 ns)

 <State 27>: 6.24ns
The critical path consists of the following:
	'add' operation ('r.V', modeComputer/src/toplevel.cpp:37->modeComputer/src/toplevel.cpp:96) [221]  (2.99 ns)
	'getelementptr' operation ('visited_addr_4', modeComputer/src/toplevel.cpp:37->modeComputer/src/toplevel.cpp:96) [223]  (0 ns)
	'store' operation (modeComputer/src/toplevel.cpp:37->modeComputer/src/toplevel.cpp:96) of variable 'pixelG', modeComputer/src/toplevel.cpp:92 on array 'visited' [224]  (3.25 ns)

 <State 28>: 5.72ns
The critical path consists of the following:
	'phi' operation ('y') with incoming values : ('y', modeComputer/src/toplevel.cpp:51->modeComputer/src/toplevel.cpp:100) [237]  (0 ns)
	'icmp' operation ('exitcond2', modeComputer/src/toplevel.cpp:51->modeComputer/src/toplevel.cpp:100) [246]  (2.47 ns)
	'select' operation ('y_i_mid2', modeComputer/src/toplevel.cpp:51->modeComputer/src/toplevel.cpp:100) [247]  (0.698 ns)
	'add' operation ('y', modeComputer/src/toplevel.cpp:51->modeComputer/src/toplevel.cpp:100) [327]  (2.55 ns)

 <State 29>: 9.74ns
The critical path consists of the following:
	'mul' operation ('tmp_33_i', modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:100) [256]  (3.36 ns)
	'add' operation ('tmp_i2', modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:100) [257]  (3.02 ns)
	'sub' operation ('current.V', modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:100) [259]  (1.68 ns)
	'add' operation ('r.V', modeComputer/src/toplevel.cpp:55->modeComputer/src/toplevel.cpp:100) [290]  (1.68 ns)

 <State 30>: 7.57ns
The critical path consists of the following:
	'add' operation ('mem_index_gep3', modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:100) [264]  (1.64 ns)
	'icmp' operation ('addrCmp3', modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:100) [265]  (1.99 ns)
	'select' operation ('gepindex2', modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:100) [267]  (0.692 ns)
	'getelementptr' operation ('sectionData_addr_4', modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:100) [269]  (0 ns)
	'load' operation ('sectionData_load_3', modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:100) on array 'sectionData' [270]  (3.25 ns)

 <State 31>: 7.67ns
The critical path consists of the following:
	'load' operation ('sectionData_load_3', modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:100) on array 'sectionData' [270]  (3.25 ns)
	'select' operation ('tmp_83', modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:100) [281]  (0 ns)
	'lshr' operation ('tmp_88', modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:100) [286]  (4.42 ns)

 <State 32>: 6.17ns
The critical path consists of the following:
	'lshr' operation ('tmp_107', modeComputer/src/toplevel.cpp:55->modeComputer/src/toplevel.cpp:100) [315]  (0 ns)
	'and' operation ('tmp_108', modeComputer/src/toplevel.cpp:55->modeComputer/src/toplevel.cpp:100) [316]  (2.94 ns)
	'icmp' operation ('tmp_i_i1_10', modeComputer/src/toplevel.cpp:17->modeComputer/src/toplevel.cpp:55->modeComputer/src/toplevel.cpp:100) [319]  (1.55 ns)
	'and' operation ('tmp2', modeComputer/src/toplevel.cpp:17->modeComputer/src/toplevel.cpp:55->modeComputer/src/toplevel.cpp:100) [321]  (0 ns)
	'and' operation ('val', modeComputer/src/toplevel.cpp:17->modeComputer/src/toplevel.cpp:55->modeComputer/src/toplevel.cpp:100) [322]  (0.978 ns)
	'select' operation ('tmp_36_agg_result_V_s', modeComputer/src/toplevel.cpp:55->modeComputer/src/toplevel.cpp:100) [324]  (0.697 ns)

 <State 33>: 2.55ns
The critical path consists of the following:
	'add' operation ('y', modeComputer/src/toplevel.cpp:88) [341]  (2.55 ns)

 <State 34>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
