DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dialect 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
]
instances [
(Instance
name "I6"
duLibraryName "Board"
duName "DFF"
elements [
]
mwi 0
uid 1071,0
)
(Instance
name "I0"
duLibraryName "Board"
duName "inverterIn"
elements [
]
mwi 0
uid 1806,0
)
(Instance
name "I1"
duLibraryName "Board"
duName "inverterIn"
elements [
]
mwi 0
uid 1817,0
)
(Instance
name "I_gen"
duLibraryName "pipelinedOperators"
duName "sinewaveGenerator"
elements [
(GiElement
name "bitNb"
type "positive"
value "generatorBitNb"
)
]
mwi 0
uid 2011,0
)
(Instance
name "I_DCM"
duLibraryName "Board"
duName "sp3_DCM"
elements [
(GiElement
name "clkfx_multiply"
type "integer"
value "integer(clockFrequency / quartzFrequency)-1"
e "2 to 32"
)
(GiElement
name "clkfx_divide"
type "integer"
value "1"
e "1 to 32"
)
(GiElement
name "clkin_period"
type "real"
value "1.0/quartzFrequency * 1.0E9"
)
]
mwi 0
uid 2483,0
)
(Instance
name "I3"
duLibraryName "Board"
duName "buff"
elements [
]
mwi 0
uid 2537,0
)
]
embeddedInstances [
(EmbeddedInstance
name "eb4"
number "4"
)
(EmbeddedInstance
name "eb1"
number "1"
)
]
libraryRefs [
"ieee"
]
)
version "31.1"
appVersion "2015.2 (Build 5)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable " "
value " "
)
(vvPair
variable "HDLDir"
value "F:\\temp\\SEm_labs\\Prefs\\..\\Board\\hdl"
)
(vvPair
variable "HDSDir"
value "F:\\temp\\SEm_labs\\Prefs\\..\\Board\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "F:\\temp\\SEm_labs\\Prefs\\..\\Board\\hds\\@f@p@g@a_pipeline\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "F:\\temp\\SEm_labs\\Prefs\\..\\Board\\hds\\@f@p@g@a_pipeline\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "F:\\temp\\SEm_labs\\Prefs\\..\\Board\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "asm_file"
value "beamer.asm"
)
(vvPair
variable "concat_file"
value "concatenated"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "F:\\temp\\SEm_labs\\Prefs\\..\\Board\\hds\\@f@p@g@a_pipeline"
)
(vvPair
variable "d_logical"
value "F:\\temp\\SEm_labs\\Prefs\\..\\Board\\hds\\FPGA_pipeline"
)
(vvPair
variable "date"
value "16.02.2018"
)
(vvPair
variable "day"
value "Fr"
)
(vvPair
variable "day_long"
value "Freitag"
)
(vvPair
variable "dd"
value "16"
)
(vvPair
variable "designName"
value "$DESIGN_NAME"
)
(vvPair
variable "entity_name"
value "FPGA_pipeline"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "oliver.gubler"
)
(vvPair
variable "graphical_source_date"
value "16.02.2018"
)
(vvPair
variable "graphical_source_group"
value "UNKNOWN"
)
(vvPair
variable "graphical_source_host"
value "WE5370"
)
(vvPair
variable "graphical_source_time"
value "14:29:35"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "WE5370"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "Board"
)
(vvPair
variable "library_downstream_Concatenation"
value "$HDS_PROJECT_DIR/../Board/concat"
)
(vvPair
variable "library_downstream_Generic_1_file"
value "U:\\SEm_curves\\Synthesis"
)
(vvPair
variable "library_downstream_ModelSim"
value "D:\\Users\\ELN_labs\\VHDL_comp"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$SCRATCH_DIR/SEm/Board/work"
)
(vvPair
variable "library_downstream_SpyGlass"
value "U:\\SEm_curves\\Synthesis"
)
(vvPair
variable "mm"
value "02"
)
(vvPair
variable "module_name"
value "FPGA_pipeline"
)
(vvPair
variable "month"
value "Feb"
)
(vvPair
variable "month_long"
value "Februar"
)
(vvPair
variable "p"
value "F:\\temp\\SEm_labs\\Prefs\\..\\Board\\hds\\@f@p@g@a_pipeline\\struct.bd"
)
(vvPair
variable "p_logical"
value "F:\\temp\\SEm_labs\\Prefs\\..\\Board\\hds\\FPGA_pipeline\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "morse"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_ADMS"
value "<TBD>"
)
(vvPair
variable "task_AsmPath"
value "$HEI_LIBS_DIR\\NanoBlaze\\hdl"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_HDSPath"
value "$HDS_HOME"
)
(vvPair
variable "task_ISEBinPath"
value "$ISE_HOME"
)
(vvPair
variable "task_ISEPath"
value "$ISE_SCRATCH_WORK_DIR"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "$MODELSIM_HOME"
)
(vvPair
variable "task_NC"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "14:29:35"
)
(vvPair
variable "unit"
value "FPGA_pipeline"
)
(vvPair
variable "user"
value "oliver.gubler"
)
(vvPair
variable "version"
value "2015.2 (Build 5)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2018"
)
(vvPair
variable "yy"
value "18"
)
]
)
LanguageMgr "Vhdl93LangMgr"
uid 83,0
optionalChildren [
*1 (PortIoIn
uid 9,0
shape (CompositeShape
uid 10,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 11,0
sl 0
ro 270
xt "18000,30625,19500,31375"
)
(Line
uid 12,0
sl 0
ro 270
xt "19500,31000,20000,31000"
pts [
"19500,31000"
"20000,31000"
]
)
]
)
tg (WTG
uid 13,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "11900,30300,17000,31700"
st "clockIn"
ju 2
blo "17000,31500"
tm "WireNameMgr"
)
)
)
*2 (Net
uid 21,0
decl (Decl
n "clock"
t "std_ulogic"
o 5
suid 1,0
)
declText (MLText
uid 22,0
va (VaSet
font "Courier New,8,0"
)
xt "-1000,15200,16000,16000"
st "SIGNAL clock       : std_ulogic"
)
)
*3 (PortIoIn
uid 37,0
shape (CompositeShape
uid 38,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 39,0
sl 0
ro 270
xt "18000,52625,19500,53375"
)
(Line
uid 40,0
sl 0
ro 270
xt "19500,53000,20000,53000"
pts [
"19500,53000"
"20000,53000"
]
)
]
)
tg (WTG
uid 41,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 42,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "11200,52300,17000,53700"
st "reset_N"
ju 2
blo "17000,53500"
tm "WireNameMgr"
)
)
)
*4 (Net
uid 49,0
decl (Decl
n "reset"
t "std_ulogic"
o 8
suid 2,0
)
declText (MLText
uid 50,0
va (VaSet
font "Courier New,8,0"
)
xt "-1000,17600,16000,18400"
st "SIGNAL reset       : std_ulogic"
)
)
*5 (Grouping
uid 51,0
optionalChildren [
*6 (CommentText
uid 53,0
shape (Rectangle
uid 54,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "57000,65000,74000,66000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 55,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "57200,65000,67400,66000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
)
*7 (CommentText
uid 56,0
shape (Rectangle
uid 57,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "74000,61000,78000,62000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 58,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "74200,61000,77200,62000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
)
*8 (CommentText
uid 59,0
shape (Rectangle
uid 60,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "57000,63000,74000,64000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 61,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "57200,63000,67200,64000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
)
*9 (CommentText
uid 62,0
shape (Rectangle
uid 63,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "53000,63000,57000,64000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 64,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "53200,63000,55300,64000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
)
*10 (CommentText
uid 65,0
shape (Rectangle
uid 66,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "74000,62000,94000,66000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 67,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "74200,62200,83400,63200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
)
*11 (CommentText
uid 68,0
shape (Rectangle
uid 69,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "78000,61000,94000,62000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 70,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "78200,61000,88300,62000"
st "
<enter project name here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
)
*12 (CommentText
uid 71,0
shape (Rectangle
uid 72,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "53000,61000,74000,63000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 73,0
va (VaSet
fg "32768,0,0"
)
xt "60150,61500,66850,62500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
)
*13 (CommentText
uid 74,0
shape (Rectangle
uid 75,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "53000,64000,57000,65000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 76,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "53200,64000,55300,65000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
)
*14 (CommentText
uid 77,0
shape (Rectangle
uid 78,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "53000,65000,57000,66000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 79,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "53200,65000,55900,66000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
)
*15 (CommentText
uid 80,0
shape (Rectangle
uid 81,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "57000,64000,74000,65000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 82,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "57200,64000,67800,65000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
)
]
shape (GroupingShape
uid 52,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "53000,61000,94000,66000"
)
oxt "14000,66000,55000,71000"
)
*16 (Net
uid 253,0
decl (Decl
n "reset_N"
t "std_ulogic"
o 2
suid 3,0
)
declText (MLText
uid 254,0
va (VaSet
font "Courier New,8,0"
)
xt "-1000,7600,12500,8400"
st "reset_N     : std_ulogic"
)
)
*17 (PortIoOut
uid 569,0
shape (CompositeShape
uid 570,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 571,0
sl 0
ro 270
xt "84500,26625,86000,27375"
)
(Line
uid 572,0
sl 0
ro 270
xt "84000,27000,84500,27000"
pts [
"84000,27000"
"84500,27000"
]
)
]
)
tg (WTG
uid 573,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 574,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "87000,26300,112600,27700"
st "sine : (generatorBitNb-1 DOWNTO 0)"
blo "87000,27500"
tm "WireNameMgr"
)
)
)
*18 (HdlText
uid 818,0
optionalChildren [
*19 (EmbeddedText
uid 823,0
commentText (CommentText
uid 824,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 825,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
)
xt "24000,44000,32000,46000"
)
oxt "0,0,18000,5000"
text (MLText
uid 826,0
va (VaSet
)
xt "24200,44200,29500,45200"
st "
logic1 <= '1';
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 2000
visibleWidth 8000
)
)
)
]
shape (Rectangle
uid 819,0
va (VaSet
vasetType 1
fg "65535,65535,32768"
)
xt "24000,43000,32000,47000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 820,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*20 (Text
uid 821,0
va (VaSet
)
xt "24400,47000,26000,48000"
st "eb4"
blo "24400,47800"
tm "HdlTextNameMgr"
)
*21 (Text
uid 822,0
va (VaSet
)
xt "24400,48000,25200,49000"
st "4"
blo "24400,48800"
tm "HdlTextNumberMgr"
)
]
)
)
*22 (Net
uid 893,0
decl (Decl
n "resetSnch_N"
t "std_ulogic"
o 9
suid 10,0
)
declText (MLText
uid 894,0
va (VaSet
font "Courier New,8,0"
)
xt "-1000,18400,16000,19200"
st "SIGNAL resetSnch_N : std_ulogic"
)
)
*23 (Net
uid 895,0
decl (Decl
n "logic1"
t "std_uLogic"
o 7
suid 11,0
)
declText (MLText
uid 896,0
va (VaSet
font "Courier New,8,0"
)
xt "-1000,16800,16000,17600"
st "SIGNAL logic1      : std_uLogic"
)
)
*24 (Net
uid 897,0
decl (Decl
n "resetSynch"
t "std_ulogic"
o 10
suid 12,0
)
declText (MLText
uid 898,0
va (VaSet
font "Courier New,8,0"
)
xt "-1000,19200,16000,20000"
st "SIGNAL resetSynch  : std_ulogic"
)
)
*25 (SaComponent
uid 1071,0
optionalChildren [
*26 (CptPort
uid 1054,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1055,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "36250,44625,37000,45375"
)
tg (CPTG
uid 1056,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1057,0
va (VaSet
font "Verdana,12,0"
)
xt "38000,44300,39700,45700"
st "D"
blo "38000,45500"
)
)
thePort (LogicalPort
decl (Decl
n "D"
t "std_uLogic"
o 3
)
)
)
*27 (CptPort
uid 1058,0
optionalChildren [
*28 (FFT
pts [
"37750,49000"
"37000,49375"
"37000,48625"
]
uid 1062,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37000,48625,37750,49375"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 1059,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "36250,48625,37000,49375"
)
tg (CPTG
uid 1060,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1061,0
va (VaSet
font "Verdana,12,0"
)
xt "38000,48400,41200,49800"
st "CLK"
blo "38000,49600"
)
)
thePort (LogicalPort
decl (Decl
n "CLK"
t "std_uLogic"
o 1
)
)
)
*29 (CptPort
uid 1063,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1064,0
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "39625,51000,40375,51750"
)
tg (CPTG
uid 1065,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1066,0
va (VaSet
font "Verdana,12,0"
)
xt "39000,49600,42200,51000"
st "CLR"
blo "39000,50800"
)
)
thePort (LogicalPort
decl (Decl
n "CLR"
t "std_uLogic"
o 2
)
)
)
*30 (CptPort
uid 1067,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1068,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "43000,44625,43750,45375"
)
tg (CPTG
uid 1069,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1070,0
va (VaSet
font "Verdana,12,0"
)
xt "40200,44300,42000,45700"
st "Q"
ju 2
blo "42000,45500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Q"
t "std_uLogic"
o 4
)
)
)
]
shape (Rectangle
uid 1072,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "37000,43000,43000,51000"
)
showPorts 0
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 1073,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*31 (Text
uid 1074,0
va (VaSet
)
xt "41600,50700,44000,51700"
st "Board"
blo "41600,51500"
tm "BdLibraryNameMgr"
)
*32 (Text
uid 1075,0
va (VaSet
)
xt "41600,51700,43600,52700"
st "DFF"
blo "41600,52500"
tm "CptNameMgr"
)
*33 (Text
uid 1076,0
va (VaSet
)
xt "41600,52700,42600,53700"
st "I6"
blo "41600,53500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1077,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1078,0
text (MLText
uid 1079,0
va (VaSet
font "Courier New,10,0"
)
xt "14000,40000,14000,40000"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*34 (SaComponent
uid 1806,0
optionalChildren [
*35 (CptPort
uid 1797,0
optionalChildren [
*36 (Circle
uid 1801,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "47092,44546,48000,45454"
radius 454
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 1798,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "46342,44625,47092,45375"
)
tg (CPTG
uid 1799,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1800,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "48000,44500,50700,45900"
st "in1"
blo "48000,45700"
)
s (Text
uid 1815,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "48000,45900,48000,45900"
blo "48000,45900"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
suid 1,0
)
)
)
*37 (CptPort
uid 1802,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1803,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "53000,44625,53750,45375"
)
tg (CPTG
uid 1804,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1805,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "49050,44500,52750,45900"
st "out1"
ju 2
blo "52750,45700"
)
s (Text
uid 1816,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "52750,45900,52750,45900"
ju 2
blo "52750,45900"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
suid 2,0
)
)
)
]
shape (Buf
uid 1807,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "48000,42000,53000,48000"
)
showPorts 0
oxt "23000,4000,28000,10000"
ttg (MlTextGroup
uid 1808,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*38 (Text
uid 1809,0
va (VaSet
isHidden 1
)
xt "72460,47700,74860,48700"
st "Board"
blo "72460,48500"
tm "BdLibraryNameMgr"
)
*39 (Text
uid 1810,0
va (VaSet
isHidden 1
)
xt "72460,48700,76360,49700"
st "inverterIn"
blo "72460,49500"
tm "CptNameMgr"
)
*40 (Text
uid 1811,0
va (VaSet
isHidden 1
)
xt "72460,48700,73460,49700"
st "I0"
blo "72460,49500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1812,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1813,0
text (MLText
uid 1814,0
va (VaSet
font "Courier New,10,0"
)
xt "48000,48400,48000,48400"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*41 (SaComponent
uid 1817,0
optionalChildren [
*42 (CptPort
uid 1826,0
optionalChildren [
*43 (Circle
uid 1831,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "25092,52546,26000,53454"
radius 454
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 1827,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "24342,52625,25092,53375"
)
tg (CPTG
uid 1828,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1829,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "26000,52500,28700,53900"
st "in1"
blo "26000,53700"
)
s (Text
uid 1830,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "26000,53900,26000,53900"
blo "26000,53900"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*44 (CptPort
uid 1832,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1833,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "31000,52625,31750,53375"
)
tg (CPTG
uid 1834,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1835,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "27050,52500,30750,53900"
st "out1"
ju 2
blo "30750,53700"
)
s (Text
uid 1836,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "30750,53900,30750,53900"
ju 2
blo "30750,53900"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 1818,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "26000,50000,31000,56000"
)
showPorts 0
oxt "23000,4000,28000,10000"
ttg (MlTextGroup
uid 1819,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*45 (Text
uid 1820,0
va (VaSet
isHidden 1
)
xt "50460,55700,52860,56700"
st "Board"
blo "50460,56500"
tm "BdLibraryNameMgr"
)
*46 (Text
uid 1821,0
va (VaSet
isHidden 1
)
xt "50460,56700,54360,57700"
st "inverterIn"
blo "50460,57500"
tm "CptNameMgr"
)
*47 (Text
uid 1822,0
va (VaSet
isHidden 1
)
xt "50460,56700,51460,57700"
st "I1"
blo "50460,57500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1823,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1824,0
text (MLText
uid 1825,0
va (VaSet
font "Courier New,10,0"
)
xt "26000,56400,26000,56400"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*48 (Net
uid 1909,0
decl (Decl
n "sine"
t "signed"
b "(generatorBitNb-1 DOWNTO 0)"
o 4
suid 20,0
)
declText (MLText
uid 1910,0
va (VaSet
font "Courier New,8,0"
)
xt "-1000,9200,24500,10000"
st "sine        : signed(generatorBitNb-1 DOWNTO 0)"
)
)
*49 (SaComponent
uid 2011,0
optionalChildren [
*50 (CptPort
uid 1991,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1992,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "76000,28625,76750,29375"
)
tg (CPTG
uid 1993,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1994,0
va (VaSet
font "Verdana,9,0"
)
xt "71000,28400,75000,29600"
st "cosine"
ju 2
blo "75000,29400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "cosine"
t "signed"
b "(bitNb-1 downto 0)"
o 1
suid 1,0
)
)
)
*51 (CptPort
uid 1995,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1996,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "76000,26625,76750,27375"
)
tg (CPTG
uid 1997,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1998,0
va (VaSet
font "Verdana,9,0"
)
xt "72200,26400,75000,27600"
st "sine"
ju 2
blo "75000,27400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sine"
t "signed"
b "(bitNb-1 downto 0)"
o 2
suid 2007,0
)
)
)
*52 (CptPort
uid 1999,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2000,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "59250,30625,60000,31375"
)
tg (CPTG
uid 2001,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2002,0
va (VaSet
font "Verdana,9,0"
)
xt "61000,30400,64400,31600"
st "clock"
blo "61000,31400"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 3
suid 2008,0
)
)
)
*53 (CptPort
uid 2003,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2004,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "59250,32625,60000,33375"
)
tg (CPTG
uid 2005,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2006,0
va (VaSet
font "Verdana,9,0"
)
xt "61000,32400,64300,33600"
st "reset"
blo "61000,33400"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 4
suid 2009,0
)
)
)
*54 (CptPort
uid 2007,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2008,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "59250,26625,60000,27375"
)
tg (CPTG
uid 2009,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2010,0
va (VaSet
font "Verdana,9,0"
)
xt "61000,26400,65000,27600"
st "enable"
blo "61000,27400"
)
)
thePort (LogicalPort
decl (Decl
n "enable"
t "std_ulogic"
o 5
suid 2010,0
)
)
)
]
shape (Rectangle
uid 2012,0
va (VaSet
vasetType 1
fg "0,65535,0"
bg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "60000,23000,76000,35000"
)
oxt "32000,11000,48000,23000"
ttg (MlTextGroup
uid 2013,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*55 (Text
uid 2014,0
va (VaSet
font "Verdana,9,1"
)
xt "60600,34800,71300,36000"
st "pipelinedOperators"
blo "60600,35800"
tm "BdLibraryNameMgr"
)
*56 (Text
uid 2015,0
va (VaSet
font "Verdana,9,1"
)
xt "60600,36000,71500,37200"
st "sinewaveGenerator"
blo "60600,37000"
tm "CptNameMgr"
)
*57 (Text
uid 2016,0
va (VaSet
font "Verdana,9,1"
)
xt "60600,37200,64100,38400"
st "I_gen"
blo "60600,38200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2017,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2018,0
text (MLText
uid 2019,0
va (VaSet
font "Courier New,8,0"
)
xt "60000,38600,82000,39400"
st "bitNb = generatorBitNb    ( positive )  "
)
header ""
)
elements [
(GiElement
name "bitNb"
type "positive"
value "generatorBitNb"
)
]
)
ordering 1
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*58 (HdlText
uid 2020,0
optionalChildren [
*59 (EmbeddedText
uid 2051,0
commentText (CommentText
uid 2052,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 2053,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
)
xt "32000,16000,48000,22000"
)
oxt "0,0,18000,5000"
text (MLText
uid 2054,0
va (VaSet
)
xt "32200,16200,45300,22200"
st "
process(resetSynch, clock)
  variable enableCounter: unsigned(enableCounterBitNb-1 downto 0);
begin

  if resetSynch = '1' then
    enableCounter := (others => '0');
  elsif rising_edge(clock) then
    enableCounter := enableCounter + 1;
  end if;

  if enableCounter = 0 then
    enable <= '1';
  else
    enable <= '0';
  end if;

end process;


"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 6000
visibleWidth 16000
)
)
)
]
shape (Rectangle
uid 2021,0
va (VaSet
vasetType 1
fg "65535,65535,32768"
)
xt "32000,15000,48000,23000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 2022,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*60 (Text
uid 2023,0
va (VaSet
)
xt "32400,23000,33600,24000"
st "eb1"
blo "32400,23800"
tm "HdlTextNameMgr"
)
*61 (Text
uid 2024,0
va (VaSet
)
xt "32400,24000,32800,25000"
st "1"
blo "32400,24800"
tm "HdlTextNumberMgr"
)
]
)
)
*62 (Net
uid 2041,0
decl (Decl
n "enable"
t "std_ulogic"
o 6
suid 22,0
)
declText (MLText
uid 2042,0
va (VaSet
font "Courier New,8,0"
)
xt "-1000,16000,16000,16800"
st "SIGNAL enable      : std_ulogic"
)
)
*63 (Net
uid 2109,0
decl (Decl
n "clockIn"
t "std_logic"
o 1
suid 24,0
)
declText (MLText
uid 2110,0
va (VaSet
font "Courier New,8,0"
)
xt "-1000,6800,12000,7600"
st "clockIn     : std_logic"
)
)
*64 (SaComponent
uid 2483,0
optionalChildren [
*65 (CptPort
uid 2475,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2476,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "48000,30625,48750,31375"
)
tg (CPTG
uid 2477,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2478,0
va (VaSet
font "Verdana,9,0"
)
xt "41700,30400,47000,31600"
st "clockOut"
ju 2
blo "47000,31400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "clockOut"
t "std_logic"
o 2
suid 2007,0
)
)
)
*66 (CptPort
uid 2479,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2480,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31250,30625,32000,31375"
)
tg (CPTG
uid 2481,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2482,0
va (VaSet
font "Verdana,9,0"
)
xt "33000,30400,37500,31600"
st "clockIn"
blo "33000,31400"
)
)
thePort (LogicalPort
decl (Decl
n "clockIn"
t "std_logic"
o 1
suid 2008,0
)
)
)
]
shape (Rectangle
uid 2484,0
va (VaSet
vasetType 1
fg "0,65535,0"
bg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "32000,27000,48000,35000"
)
oxt "39000,16000,55000,24000"
ttg (MlTextGroup
uid 2485,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*67 (Text
uid 2486,0
va (VaSet
font "Verdana,9,1"
)
xt "32600,34800,36100,36000"
st "Board"
blo "32600,35800"
tm "BdLibraryNameMgr"
)
*68 (Text
uid 2487,0
va (VaSet
font "Verdana,9,1"
)
xt "32600,36000,37600,37200"
st "sp3_DCM"
blo "32600,37000"
tm "CptNameMgr"
)
*69 (Text
uid 2488,0
va (VaSet
font "Verdana,9,1"
)
xt "32600,37200,36400,38400"
st "I_DCM"
blo "32600,38200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2489,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2490,0
text (MLText
uid 2491,0
va (VaSet
font "Courier New,8,0"
)
xt "32000,38600,77000,41000"
st "clkfx_multiply = integer(clockFrequency / quartzFrequency)-1    ( integer ) --2 to 32 
clkfx_divide   = 1                                              ( integer ) --1 to 32 
clkin_period   = 1.0/quartzFrequency * 1.0E9                    ( real    )           "
)
header ""
)
elements [
(GiElement
name "clkfx_multiply"
type "integer"
value "integer(clockFrequency / quartzFrequency)-1"
e "2 to 32"
)
(GiElement
name "clkfx_divide"
type "integer"
value "1"
e "1 to 32"
)
(GiElement
name "clkin_period"
type "real"
value "1.0/quartzFrequency * 1.0E9"
)
]
)
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*70 (SaComponent
uid 2537,0
optionalChildren [
*71 (CptPort
uid 2529,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2530,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "65250,14625,66000,15375"
)
tg (CPTG
uid 2531,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2532,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "66000,14500,68700,15900"
st "in1"
blo "66000,15700"
)
s (Text
uid 2546,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "66000,15900,66000,15900"
blo "66000,15900"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
suid 1,0
)
)
)
*72 (CptPort
uid 2533,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2534,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "71000,14625,71750,15375"
)
tg (CPTG
uid 2535,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2536,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "67050,14500,70750,15900"
st "out1"
ju 2
blo "70750,15700"
)
s (Text
uid 2547,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "70750,15900,70750,15900"
ju 2
blo "70750,15900"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
suid 2,0
)
)
)
]
shape (Buf
uid 2538,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "66000,12000,71000,18000"
)
showPorts 0
oxt "23000,4000,28000,10000"
ttg (MlTextGroup
uid 2539,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*73 (Text
uid 2540,0
va (VaSet
isHidden 1
)
xt "91210,17700,93610,18700"
st "Board"
blo "91210,18500"
tm "BdLibraryNameMgr"
)
*74 (Text
uid 2541,0
va (VaSet
isHidden 1
)
xt "91210,18700,92810,19700"
st "buff"
blo "91210,19500"
tm "CptNameMgr"
)
*75 (Text
uid 2542,0
va (VaSet
isHidden 1
)
xt "91210,18700,92210,19700"
st "I3"
blo "91210,19500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2543,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2544,0
text (MLText
uid 2545,0
va (VaSet
font "Courier New,10,0"
)
xt "66000,18400,66000,18400"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*76 (PortIoOut
uid 2562,0
shape (CompositeShape
uid 2563,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2564,0
sl 0
ro 270
xt "84500,14625,86000,15375"
)
(Line
uid 2565,0
sl 0
ro 270
xt "84000,15000,84500,15000"
pts [
"84000,15000"
"84500,15000"
]
)
]
)
tg (WTG
uid 2566,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2567,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "87000,14300,93100,15700"
st "clockOut"
blo "87000,15500"
tm "WireNameMgr"
)
)
)
*77 (Net
uid 2568,0
decl (Decl
n "clockOut"
t "std_uLogic"
o 3
suid 28,0
)
declText (MLText
uid 2569,0
va (VaSet
font "Courier New,8,0"
)
xt "-1000,8400,12500,9200"
st "clockOut    : std_uLogic"
)
)
*78 (Wire
uid 15,0
optionalChildren [
*79 (BdJunction
uid 2552,0
ps "OnConnectorStrategy"
shape (Circle
uid 2553,0
va (VaSet
vasetType 1
)
xt "55600,30600,56400,31400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 16,0
va (VaSet
vasetType 3
)
xt "48750,31000,59250,31000"
pts [
"48750,31000"
"59250,31000"
]
)
start &65
end &52
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20,0
va (VaSet
font "Verdana,12,0"
)
xt "50000,29600,53800,31000"
st "clock"
blo "50000,30800"
tm "WireNameMgr"
)
)
on &2
)
*80 (Wire
uid 43,0
shape (OrthoPolyLine
uid 44,0
va (VaSet
vasetType 3
)
xt "20000,53000,25092,53000"
pts [
"20000,53000"
"25092,53000"
]
)
start &3
end &42
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 47,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48,0
va (VaSet
font "Verdana,12,0"
)
xt "19000,51600,24800,53000"
st "reset_N"
blo "19000,52800"
tm "WireNameMgr"
)
)
on &16
)
*81 (Wire
uid 245,0
shape (OrthoPolyLine
uid 246,0
va (VaSet
vasetType 3
)
xt "53000,33000,59250,45000"
pts [
"53000,45000"
"56000,45000"
"56000,33000"
"59250,33000"
]
)
start &37
end &53
ss 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 251,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 252,0
va (VaSet
font "Verdana,12,0"
)
xt "53000,31600,61600,33000"
st "resetSynch"
blo "53000,32800"
tm "WireNameMgr"
)
)
on &24
)
*82 (Wire
uid 873,0
shape (OrthoPolyLine
uid 874,0
va (VaSet
vasetType 3
)
xt "35000,49000,37000,49000"
pts [
"35000,49000"
"37000,49000"
]
)
end &27
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 877,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 878,0
va (VaSet
font "Verdana,12,0"
)
xt "33000,47600,36800,49000"
st "clock"
blo "33000,48800"
tm "WireNameMgr"
)
)
on &2
)
*83 (Wire
uid 879,0
shape (OrthoPolyLine
uid 880,0
va (VaSet
vasetType 3
)
xt "31000,51000,40000,53000"
pts [
"31000,53000"
"40000,53000"
"40000,51000"
]
)
start &44
end &29
ss 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 881,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 882,0
va (VaSet
font "Verdana,12,0"
)
xt "32000,51600,36100,53000"
st "reset"
blo "32000,52800"
tm "WireNameMgr"
)
)
on &4
)
*84 (Wire
uid 883,0
shape (OrthoPolyLine
uid 884,0
va (VaSet
vasetType 3
)
xt "43000,45000,47092,45000"
pts [
"43000,45000"
"47092,45000"
]
)
start &30
end &35
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 885,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 886,0
va (VaSet
font "Verdana,12,0"
)
xt "42000,43600,51600,45000"
st "resetSnch_N"
blo "42000,44800"
tm "WireNameMgr"
)
)
on &22
)
*85 (Wire
uid 887,0
shape (OrthoPolyLine
uid 888,0
va (VaSet
vasetType 3
)
xt "32000,45000,37000,45000"
pts [
"37000,45000"
"32000,45000"
]
)
start &26
end &18
sat 32
eat 2
stc 0
sf 1
si 0
tg (WTG
uid 891,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 892,0
va (VaSet
font "Verdana,12,0"
)
xt "33000,43600,37400,45000"
st "logic1"
blo "33000,44800"
tm "WireNameMgr"
)
)
on &23
)
*86 (Wire
uid 1911,0
shape (OrthoPolyLine
uid 1912,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "76750,27000,84000,27000"
pts [
"76750,27000"
"84000,27000"
]
)
start &51
end &17
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1915,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1916,0
va (VaSet
font "Verdana,12,0"
)
xt "78750,25600,82150,27000"
st "sine"
blo "78750,26800"
tm "WireNameMgr"
)
)
on &48
)
*87 (Wire
uid 2025,0
shape (OrthoPolyLine
uid 2026,0
va (VaSet
vasetType 3
)
xt "28000,21000,32000,21000"
pts [
"28000,21000"
"32000,21000"
]
)
end &58
sat 16
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2031,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2032,0
va (VaSet
font "Verdana,12,0"
)
xt "25000,19600,33600,21000"
st "resetSynch"
blo "25000,20800"
tm "WireNameMgr"
)
)
on &24
)
*88 (Wire
uid 2033,0
shape (OrthoPolyLine
uid 2034,0
va (VaSet
vasetType 3
)
xt "28000,19000,32000,19000"
pts [
"28000,19000"
"32000,19000"
]
)
end &58
sat 16
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2039,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2040,0
va (VaSet
font "Verdana,12,0"
)
xt "26000,17600,29800,19000"
st "clock"
blo "26000,18800"
tm "WireNameMgr"
)
)
on &2
)
*89 (Wire
uid 2043,0
shape (OrthoPolyLine
uid 2044,0
va (VaSet
vasetType 3
)
xt "48000,19000,59250,27000"
pts [
"59250,27000"
"52000,27000"
"52000,19000"
"48000,19000"
]
)
start &54
end &58
sat 32
eat 2
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2047,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2048,0
va (VaSet
font "Verdana,12,0"
)
xt "50000,17600,55100,19000"
st "enable"
blo "50000,18800"
tm "WireNameMgr"
)
)
on &62
)
*90 (Wire
uid 2103,0
shape (OrthoPolyLine
uid 2104,0
va (VaSet
vasetType 3
)
xt "20000,31000,31250,31000"
pts [
"20000,31000"
"31250,31000"
]
)
start &1
end &66
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2107,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2108,0
va (VaSet
font "Verdana,12,0"
)
xt "20000,29600,25100,31000"
st "clockIn"
blo "20000,30800"
tm "WireNameMgr"
)
)
on &63
)
*91 (Wire
uid 2548,0
shape (OrthoPolyLine
uid 2549,0
va (VaSet
vasetType 3
)
xt "56000,15000,66000,31000"
pts [
"56000,31000"
"56000,15000"
"66000,15000"
]
)
start &79
end &71
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2550,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2551,0
va (VaSet
font "Verdana,12,0"
)
xt "61000,13600,64800,15000"
st "clock"
blo "61000,14800"
tm "WireNameMgr"
)
)
on &2
)
*92 (Wire
uid 2556,0
shape (OrthoPolyLine
uid 2557,0
va (VaSet
vasetType 3
)
xt "71000,15000,84000,15000"
pts [
"71000,15000"
"84000,15000"
]
)
start &72
end &76
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 2560,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2561,0
va (VaSet
font "Verdana,12,0"
)
xt "78000,13600,84100,15000"
st "clockOut"
blo "78000,14800"
tm "WireNameMgr"
)
s (Text
uid 2609,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "78000,15000,78000,15000"
blo "78000,15000"
tm "SignalTypeMgr"
)
)
on &77
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *93 (PackageList
uid 84,0
stg "VerticalLayoutStrategy"
textVec [
*94 (Text
uid 85,0
va (VaSet
font "arial,8,1"
)
xt "-3000,0,2400,1000"
st "Package List"
blo "-3000,800"
)
*95 (MLText
uid 86,0
va (VaSet
)
xt "-3000,1000,8300,4000"
st "LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 87,0
stg "VerticalLayoutStrategy"
textVec [
*96 (Text
uid 88,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,0,28100,1000"
st "Compiler Directives"
blo "20000,800"
)
*97 (Text
uid 89,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,1000,29600,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*98 (MLText
uid 90,0
va (VaSet
isHidden 1
)
xt "20000,2000,27500,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*99 (Text
uid 91,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,4000,30100,5000"
st "Post-module directives:"
blo "20000,4800"
)
*100 (MLText
uid 92,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*101 (Text
uid 93,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,5000,29900,6000"
st "End-module directives:"
blo "20000,5800"
)
*102 (MLText
uid 94,0
va (VaSet
isHidden 1
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "181,31,1435,898"
viewArea "-4400,-1400,95995,69119"
cachedDiagramExtent "-3000,0,112600,66000"
pageSetupInfo (PageSetupInfo
ptrCmd ""
toPrinter 1
xMargin 49
yMargin 49
paperWidth 761
paperHeight 1077
windowsPaperWidth 761
windowsPaperHeight 1077
paperType "A4"
windowsPaperName "A4"
scale 75
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
)
hasePageBreakOrigin 1
pageBreakOrigin "-3000,0"
lastUid 2609,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "65535,0,0"
)
xt "200,200,2000,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Arial,10,1"
)
xt "1000,1000,4400,2200"
st "Panel0"
blo "1000,2000"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "40000,56832,65535"
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*103 (Text
va (VaSet
font "Verdana,9,0"
)
xt "1700,3200,6300,4400"
st "<library>"
blo "1700,4200"
tm "BdLibraryNameMgr"
)
*104 (Text
va (VaSet
font "Verdana,9,0"
)
xt "1700,4400,5800,5600"
st "<block>"
blo "1700,5400"
tm "BlkNameMgr"
)
*105 (Text
va (VaSet
font "Verdana,9,0"
)
xt "1700,5600,2900,6800"
st "I0"
blo "1700,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "1700,13200,1700,13200"
)
header ""
)
elements [
]
)
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*106 (Text
va (VaSet
)
xt "1000,3500,3300,4500"
st "Library"
blo "1000,4300"
)
*107 (Text
va (VaSet
)
xt "1000,4500,7000,5500"
st "MWComponent"
blo "1000,5300"
)
*108 (Text
va (VaSet
)
xt "1000,5500,1600,6500"
st "I0"
blo "1000,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-6000,1500,-6000,1500"
)
header ""
)
elements [
]
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*109 (Text
va (VaSet
)
xt "1250,3500,3550,4500"
st "Library"
blo "1250,4300"
tm "BdLibraryNameMgr"
)
*110 (Text
va (VaSet
)
xt "1250,4500,6750,5500"
st "SaComponent"
blo "1250,5300"
tm "CptNameMgr"
)
*111 (Text
va (VaSet
)
xt "1250,5500,1850,6500"
st "I0"
blo "1250,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-5750,1500,-5750,1500"
)
header ""
)
elements [
]
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*112 (Text
va (VaSet
)
xt "950,3500,3250,4500"
st "Library"
blo "950,4300"
)
*113 (Text
va (VaSet
)
xt "950,4500,7050,5500"
st "VhdlComponent"
blo "950,5300"
)
*114 (Text
va (VaSet
)
xt "950,5500,1550,6500"
st "I0"
blo "950,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-6050,1500,-6050,1500"
)
header ""
)
elements [
]
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-50,0,8050,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*115 (Text
va (VaSet
)
xt "450,3500,2750,4500"
st "Library"
blo "450,4300"
)
*116 (Text
va (VaSet
)
xt "450,4500,7550,5500"
st "VerilogComponent"
blo "450,5300"
)
*117 (Text
va (VaSet
)
xt "450,5500,1050,6500"
st "I0"
blo "450,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-6550,1500,-6550,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,32768"
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*118 (Text
va (VaSet
)
xt "3400,4000,4600,5000"
st "eb1"
blo "3400,4800"
tm "HdlTextNameMgr"
)
*119 (Text
va (VaSet
)
xt "3400,5000,3800,6000"
st "1"
blo "3400,5800"
tm "HdlTextNumberMgr"
)
]
)
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,2000,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
)
xt "-300,-500,300,500"
st "G"
blo "-300,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "Verdana,12,0"
)
xt "0,0,2600,1400"
st "sig0"
blo "0,1200"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "Verdana,12,0"
)
xt "0,0,3900,1400"
st "dbus0"
blo "0,1200"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineStyle 3
lineWidth 1
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,0,2600,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,1000,1000,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,50000"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
xt "0,0,3100,1000"
st "Auto list"
)
second (MLText
va (VaSet
)
xt "0,1000,6300,2000"
st "User defined list"
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "28160,28160,28160"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,12600,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1450"
)
num (Text
va (VaSet
)
xt "350,250,750,1250"
st "1"
blo "350,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*120 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*121 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "28160,28160,28160"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,7400,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1450"
)
num (Text
va (VaSet
)
xt "350,250,750,1250"
st "1"
blo "350,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*122 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*123 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1400,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1400,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "Arial,8,1"
)
xt "-3000,4800,2400,5800"
st "Declarations"
blo "-3000,5600"
)
portLabel (Text
uid 3,0
va (VaSet
font "Arial,8,1"
)
xt "-3000,5800,-300,6800"
st "Ports:"
blo "-3000,6600"
)
preUserLabel (Text
uid 4,0
va (VaSet
font "Arial,8,1"
)
xt "-3000,10000,800,11000"
st "Pre User:"
blo "-3000,10800"
)
preUserText (MLText
uid 5,0
va (VaSet
font "Courier New,8,0"
)
xt "-1000,11000,22500,14200"
st "constant quartzFrequency: real := 66.0E6;
constant clockFrequency: real := 167.0E6;

constant enableCounterBitNb: positive := 4;"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "Arial,8,1"
)
xt "-3000,14200,4100,15200"
st "Diagram Signals:"
blo "-3000,15000"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "-3000,4800,1700,5800"
st "Post User:"
blo "-3000,5600"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-3000,4800,-3000,4800"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 28,0
usingSuid 1
emptyRow *124 (LEmptyRow
)
uid 1406,0
optionalChildren [
*125 (RefLabelRowHdr
)
*126 (TitleRowHdr
)
*127 (FilterRowHdr
)
*128 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*129 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*130 (GroupColHdr
tm "GroupColHdrMgr"
)
*131 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*132 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*133 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*134 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*135 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*136 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*137 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clock"
t "std_ulogic"
o 5
suid 1,0
)
)
uid 1377,0
)
*138 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "reset"
t "std_ulogic"
o 8
suid 2,0
)
)
uid 1379,0
)
*139 (LeafLogPort
port (LogicalPort
decl (Decl
n "reset_N"
t "std_ulogic"
o 2
suid 3,0
)
)
uid 1381,0
)
*140 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "resetSnch_N"
t "std_ulogic"
o 9
suid 10,0
)
)
uid 1395,0
)
*141 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "logic1"
t "std_uLogic"
o 7
suid 11,0
)
)
uid 1397,0
)
*142 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "resetSynch"
t "std_ulogic"
o 10
suid 12,0
)
)
uid 1399,0
)
*143 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "sine"
t "signed"
b "(generatorBitNb-1 DOWNTO 0)"
o 4
suid 20,0
)
)
uid 1931,0
)
*144 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "enable"
t "std_ulogic"
o 6
suid 22,0
)
)
uid 2049,0
)
*145 (LeafLogPort
port (LogicalPort
decl (Decl
n "clockIn"
t "std_logic"
o 1
suid 24,0
)
)
uid 2111,0
)
*146 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "clockOut"
t "std_uLogic"
o 3
suid 28,0
)
)
uid 2570,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 1419,0
optionalChildren [
*147 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *148 (MRCItem
litem &124
pos 10
dimension 20
)
uid 1421,0
optionalChildren [
*149 (MRCItem
litem &125
pos 0
dimension 20
uid 1422,0
)
*150 (MRCItem
litem &126
pos 1
dimension 23
uid 1423,0
)
*151 (MRCItem
litem &127
pos 2
hidden 1
dimension 20
uid 1424,0
)
*152 (MRCItem
litem &137
pos 4
dimension 20
uid 1378,0
)
*153 (MRCItem
litem &138
pos 5
dimension 20
uid 1380,0
)
*154 (MRCItem
litem &139
pos 0
dimension 20
uid 1382,0
)
*155 (MRCItem
litem &140
pos 6
dimension 20
uid 1396,0
)
*156 (MRCItem
litem &141
pos 7
dimension 20
uid 1398,0
)
*157 (MRCItem
litem &142
pos 8
dimension 20
uid 1400,0
)
*158 (MRCItem
litem &143
pos 1
dimension 20
uid 1932,0
)
*159 (MRCItem
litem &144
pos 9
dimension 20
uid 2050,0
)
*160 (MRCItem
litem &145
pos 2
dimension 20
uid 2112,0
)
*161 (MRCItem
litem &146
pos 3
dimension 20
uid 2571,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 1425,0
optionalChildren [
*162 (MRCItem
litem &128
pos 0
dimension 20
uid 1426,0
)
*163 (MRCItem
litem &130
pos 1
dimension 50
uid 1427,0
)
*164 (MRCItem
litem &131
pos 2
dimension 100
uid 1428,0
)
*165 (MRCItem
litem &132
pos 3
dimension 50
uid 1429,0
)
*166 (MRCItem
litem &133
pos 4
dimension 100
uid 1430,0
)
*167 (MRCItem
litem &134
pos 5
dimension 100
uid 1431,0
)
*168 (MRCItem
litem &135
pos 6
dimension 50
uid 1432,0
)
*169 (MRCItem
litem &136
pos 7
dimension 80
uid 1433,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 1420,0
vaOverrides [
]
)
]
)
uid 1405,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *170 (LEmptyRow
)
uid 1435,0
optionalChildren [
*171 (RefLabelRowHdr
)
*172 (TitleRowHdr
)
*173 (FilterRowHdr
)
*174 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*175 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*176 (GroupColHdr
tm "GroupColHdrMgr"
)
*177 (NameColHdr
tm "GenericNameColHdrMgr"
)
*178 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*179 (InitColHdr
tm "GenericValueColHdrMgr"
)
*180 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*181 (EolColHdr
tm "GenericEolColHdrMgr"
)
*182 (LogGeneric
generic (GiElement
name "generatorBitNb"
type "positive"
value "16"
)
uid 1963,0
)
]
)
pdm (PhysicalDM
uid 1447,0
optionalChildren [
*183 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *184 (MRCItem
litem &170
pos 1
dimension 20
)
uid 1449,0
optionalChildren [
*185 (MRCItem
litem &171
pos 0
dimension 20
uid 1450,0
)
*186 (MRCItem
litem &172
pos 1
dimension 23
uid 1451,0
)
*187 (MRCItem
litem &173
pos 2
hidden 1
dimension 20
uid 1452,0
)
*188 (MRCItem
litem &182
pos 0
dimension 20
uid 1962,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 1453,0
optionalChildren [
*189 (MRCItem
litem &174
pos 0
dimension 20
uid 1454,0
)
*190 (MRCItem
litem &176
pos 1
dimension 50
uid 1455,0
)
*191 (MRCItem
litem &177
pos 2
dimension 100
uid 1456,0
)
*192 (MRCItem
litem &178
pos 3
dimension 100
uid 1457,0
)
*193 (MRCItem
litem &179
pos 4
dimension 50
uid 1458,0
)
*194 (MRCItem
litem &180
pos 5
dimension 50
uid 1459,0
)
*195 (MRCItem
litem &181
pos 6
dimension 80
uid 1460,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 1448,0
vaOverrides [
]
)
]
)
uid 1434,0
type 1
)
activeModelName "BlockDiag"
)
