<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-passed">
description: Tests imported from yosys
rc: 0 (means success: 1)
tags: yosys
incdirs: /tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/asicworld
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div.v</a>
defines: 
time_elapsed: 0.664s
ram usage: 34544 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpq4nill0w/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/asicworld <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div.v.html#l-8" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div.v:8</a>: No timescale set for &#34;clk_div&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div.v.html#l-8" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div.v:8</a>: Compile module &#34;work@clk_div&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div.v.html#l-8" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div.v:8</a>: Top level module &#34;work@clk_div&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
+ cat /tmpfs/tmp/tmpq4nill0w/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_clk_div
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpq4nill0w/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpq4nill0w/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@clk_div)
 |vpiName:work@clk_div
 |uhdmallPackages:
 \_package: builtin, parent:work@clk_div
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin.builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin.builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin.builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin.builtin::system
 |uhdmallModules:
 \_module: work@clk_div, file:<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div.v</a>, line:8, parent:work@clk_div
   |vpiDefName:work@clk_div
   |vpiFullName:work@clk_div
   |vpiProcess:
   \_always: , line:20
     |vpiAlwaysType:1
     |vpiStmt:
     \_event_control: , line:20
       |vpiCondition:
       \_operation: , line:20
         |vpiOpType:39
         |vpiOperand:
         \_ref_obj: (clk_in), line:20
           |vpiName:clk_in
           |vpiFullName:work@clk_div.clk_in
       |vpiStmt:
       \_if_else: , line:21
         |vpiCondition:
         \_ref_obj: (reset), line:21
           |vpiName:reset
           |vpiFullName:work@clk_div.reset
         |vpiStmt:
         \_begin: , line:21
           |vpiFullName:work@clk_div
           |vpiStmt:
           \_assignment: , line:22
             |vpiLhs:
             \_ref_obj: (clk_out), line:22
               |vpiName:clk_out
               |vpiFullName:work@clk_div.clk_out
             |vpiRhs:
             \_constant: , line:22
               |vpiConstType:3
               |vpiDecompile:&#39;b0
               |vpiSize:1
               |BIN:0
         |vpiElseStmt:
         \_if_stmt: , line:23
           |vpiCondition:
           \_ref_obj: (enable), line:23
             |vpiName:enable
             |vpiFullName:work@clk_div.enable
           |vpiStmt:
           \_begin: , line:23
             |vpiFullName:work@clk_div
             |vpiStmt:
             \_assignment: , line:24
               |vpiLhs:
               \_ref_obj: (clk_out), line:24
                 |vpiName:clk_out
                 |vpiFullName:work@clk_div.clk_out
               |vpiRhs:
               \_operation: , line:24
                 |vpiOpType:3
                 |vpiOperand:
                 \_ref_obj: (clk_out), line:24
                   |vpiName:clk_out
                   |vpiFullName:work@clk_div.clk_out
   |vpiPort:
   \_port: (clk_in), line:8
     |vpiName:clk_in
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clk_in), line:15
         |vpiName:clk_in
         |vpiFullName:work@clk_div.clk_in
         |vpiNetType:1
   |vpiPort:
   \_port: (enable), line:8
     |vpiName:enable
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (enable), line:16
         |vpiName:enable
         |vpiFullName:work@clk_div.enable
         |vpiNetType:1
   |vpiPort:
   \_port: (reset), line:8
     |vpiName:reset
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (reset), line:8
         |vpiName:reset
         |vpiFullName:work@clk_div.reset
   |vpiPort:
   \_port: (clk_out), line:8
     |vpiName:clk_out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clk_out), line:18
         |vpiName:clk_out
         |vpiFullName:work@clk_div.clk_out
         |vpiNetType:48
   |vpiNet:
   \_logic_net: (clk_in), line:15
   |vpiNet:
   \_logic_net: (enable), line:16
   |vpiNet:
   \_logic_net: (clk_out), line:18
   |vpiNet:
   \_logic_net: (reset), line:8
 |uhdmtopModules:
 \_module: work@clk_div (work@clk_div), file:<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div.v</a>, line:8
   |vpiDefName:work@clk_div
   |vpiName:work@clk_div
   |vpiPort:
   \_port: (clk_in), line:8, parent:work@clk_div
     |vpiName:clk_in
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clk_in), line:15, parent:work@clk_div
         |vpiName:clk_in
         |vpiFullName:work@clk_div.clk_in
         |vpiNetType:1
   |vpiPort:
   \_port: (enable), line:8, parent:work@clk_div
     |vpiName:enable
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (enable), line:16, parent:work@clk_div
         |vpiName:enable
         |vpiFullName:work@clk_div.enable
         |vpiNetType:1
   |vpiPort:
   \_port: (reset), line:8, parent:work@clk_div
     |vpiName:reset
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (reset), line:8, parent:work@clk_div
         |vpiName:reset
         |vpiFullName:work@clk_div.reset
   |vpiPort:
   \_port: (clk_out), line:8, parent:work@clk_div
     |vpiName:clk_out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clk_out), line:18, parent:work@clk_div
         |vpiName:clk_out
         |vpiFullName:work@clk_div.clk_out
         |vpiNetType:48
   |vpiNet:
   \_logic_net: (clk_in), line:15, parent:work@clk_div
   |vpiNet:
   \_logic_net: (enable), line:16, parent:work@clk_div
   |vpiNet:
   \_logic_net: (clk_out), line:18, parent:work@clk_div
   |vpiNet:
   \_logic_net: (reset), line:8, parent:work@clk_div
Object: \work_clk_div of type 3000
Object: \work_clk_div of type 32
Object: \clk_in of type 44
Object: \enable of type 44
Object: \reset of type 44
Object: \clk_out of type 44
Object: \clk_in of type 36
Object: \enable of type 36
Object: \clk_out of type 36
Object: \reset of type 36
Object: \work_clk_div of type 32
Object:  of type 1
Object:  of type 13
Object:  of type 39
Object: \clk_in of type 608
Object:  of type 23
Object: \reset of type 608
Object:  of type 4
Object:  of type 3
Object: \clk_out of type 608
Object:  of type 7
Object:  of type 22
Object: \enable of type 608
Object:  of type 4
Object:  of type 3
Object: \clk_out of type 608
Object:  of type 39
Object: \clk_out of type 608
Object: \clk_in of type 36
Object: \enable of type 36
Object: \clk_out of type 36
Object: \reset of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_clk_div&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2c01d60] str=&#39;\work_clk_div&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div.v.html#l-8" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div.v:8</a>.0-8.0&gt; [0x2c01fe0] str=&#39;\clk_in&#39; input port=1
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div.v.html#l-8" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div.v:8</a>.0-8.0&gt; [0x2c02420] str=&#39;\enable&#39; input port=2
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div.v.html#l-8" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div.v:8</a>.0-8.0&gt; [0x2c02610] str=&#39;\reset&#39; input port=3
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div.v.html#l-8" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div.v:8</a>.0-8.0&gt; [0x2c027e0] str=&#39;\clk_out&#39; output reg port=4
      AST_ALWAYS &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div.v.html#l-20" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div.v:20</a>.0-20.0&gt; [0x2c02b40]
        AST_POSEDGE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div.v.html#l-20" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div.v:20</a>.0-20.0&gt; [0x2c02ea0]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div.v.html#l-20" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div.v:20</a>.0-20.0&gt; [0x2c032a0] str=&#39;\clk_in&#39;
        AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div.v.html#l-20" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div.v:20</a>.0-20.0&gt; [0x2c02cd0]
          AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div.v.html#l-21" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div.v:21</a>.0-21.0&gt; [0x2c035e0]
            AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2c03700]
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div.v.html#l-21" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div.v:21</a>.0-21.0&gt; [0x2c03820] str=&#39;\reset&#39;
              AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2c03a40]
                AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2c03b60] bits=&#39;1&#39;(1) range=[0:0] int=1
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2c04820]
                  AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div.v.html#l-21" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div.v:21</a>.0-21.0&gt; [0x2c03cc0]
                    AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div.v.html#l-22" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div.v:22</a>.0-22.0&gt; [0x2c03f90]
                      AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div.v.html#l-22" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div.v:22</a>.0-22.0&gt; [0x2c04480] str=&#39;\clk_out&#39;
                      AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div.v.html#l-22" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div.v:22</a>.0-22.0&gt; [0x2c04980] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
              AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2c04b50]
                AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2c04c70]
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2c17750]
                  AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div.v.html#l-23" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div.v:23</a>.0-23.0&gt; [0x2c04d90]
                    AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2c04eb0]
                      AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div.v.html#l-23" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div.v:23</a>.0-23.0&gt; [0x2c04fd0] str=&#39;\enable&#39;
                      AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2c051d0]
                        AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2c163d0] bits=&#39;1&#39;(1) range=[0:0] int=1
                        AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2c17630]
                          AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div.v.html#l-23" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div.v:23</a>.0-23.0&gt; [0x2c164f0]
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div.v.html#l-24" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div.v:24</a>.0-24.0&gt; [0x2c16610]
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div.v.html#l-24" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div.v:24</a>.0-24.0&gt; [0x2c169f0] str=&#39;\clk_out&#39;
                              AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div.v.html#l-24" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div.v:24</a>.0-24.0&gt; [0x2c16dc0]
                                AST_LOGIC_NOT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2c174f0]
                                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div.v.html#l-24" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div.v:24</a>.0-24.0&gt; [0x2c170f0] str=&#39;\clk_out&#39;
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2c01d60] str=&#39;\work_clk_div&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div.v.html#l-8" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div.v:8</a>.0-8.0&gt; [0x2c01fe0] str=&#39;\clk_in&#39; input basic_prep port=1 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div.v.html#l-8" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div.v:8</a>.0-8.0&gt; [0x2c02420] str=&#39;\enable&#39; input basic_prep port=2 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div.v.html#l-8" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div.v:8</a>.0-8.0&gt; [0x2c02610] str=&#39;\reset&#39; input basic_prep port=3 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div.v.html#l-8" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div.v:8</a>.0-8.0&gt; [0x2c027e0] str=&#39;\clk_out&#39; output reg basic_prep port=4 range=[0:0]
      AST_ALWAYS &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div.v.html#l-20" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div.v:20</a>.0-20.0&gt; [0x2c02b40] basic_prep
        AST_POSEDGE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div.v.html#l-20" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div.v:20</a>.0-20.0&gt; [0x2c02ea0] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div.v.html#l-20" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div.v:20</a>.0-20.0&gt; [0x2c032a0 -&gt; 0x2c01fe0] str=&#39;\clk_in&#39; basic_prep
        AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div.v.html#l-20" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div.v:20</a>.0-20.0&gt; [0x2c02cd0] basic_prep
          AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div.v.html#l-21" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div.v:21</a>.0-21.0&gt; [0x2c035e0] basic_prep
            AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2c03700] basic_prep
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div.v.html#l-21" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div.v:21</a>.0-21.0&gt; [0x2c03820 -&gt; 0x2c02610] str=&#39;\reset&#39; basic_prep
              AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2c03a40] basic_prep
                AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2c03b60] bits=&#39;1&#39;(1) basic_prep range=[0:0] int=1
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2c04820] basic_prep
                  AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div.v.html#l-21" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div.v:21</a>.0-21.0&gt; [0x2c03cc0] basic_prep
                    AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div.v.html#l-22" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div.v:22</a>.0-22.0&gt; [0x2c03f90] basic_prep
                      AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div.v.html#l-22" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div.v:22</a>.0-22.0&gt; [0x2c04480 -&gt; 0x2c027e0] str=&#39;\clk_out&#39; basic_prep
                      AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div.v.html#l-22" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div.v:22</a>.0-22.0&gt; [0x2c04980] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
              AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2c04b50] basic_prep
                AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2c04c70] basic_prep
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2c17750] basic_prep
                  AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div.v.html#l-23" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div.v:23</a>.0-23.0&gt; [0x2c04d90] basic_prep
                    AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2c04eb0] basic_prep
                      AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div.v.html#l-23" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div.v:23</a>.0-23.0&gt; [0x2c04fd0 -&gt; 0x2c02420] str=&#39;\enable&#39; basic_prep
                      AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2c051d0] basic_prep
                        AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2c163d0] bits=&#39;1&#39;(1) basic_prep range=[0:0] int=1
                        AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2c17630] basic_prep
                          AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div.v.html#l-23" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div.v:23</a>.0-23.0&gt; [0x2c164f0] basic_prep
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div.v.html#l-24" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div.v:24</a>.0-24.0&gt; [0x2c16610] basic_prep
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div.v.html#l-24" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div.v:24</a>.0-24.0&gt; [0x2c169f0 -&gt; 0x2c027e0] str=&#39;\clk_out&#39; basic_prep
                              AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div.v.html#l-24" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div.v:24</a>.0-24.0&gt; [0x2c16dc0] basic_prep
                                AST_LOGIC_NOT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2c174f0] basic_prep
                                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div.v.html#l-24" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div.v:24</a>.0-24.0&gt; [0x2c170f0 -&gt; 0x2c027e0] str=&#39;\clk_out&#39; basic_prep
--- END OF AST DUMP ---

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \work_clk_div

2.2. Analyzing design hierarchy..
Top module:  \work_clk_div
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 2 switch rules as full_case in process $proc$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div.v.html#l-20" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div.v:20</a>$1 in module work_clk_div.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 1 assignment to connection.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\work_clk_div.$proc$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div.v.html#l-20" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div.v:20</a>$1&#39;.
     1/2: $2\clk_out[0:0]
     2/2: $1\clk_out[0:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\work_clk_div.\clk_out&#39; using process `\work_clk_div.$proc$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div.v.html#l-20" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div.v:20</a>$1&#39;.
  created $dff cell `$procdff$12&#39; with positive edge clock.

3.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 2 empty switches in `\work_clk_div.$proc$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div.v.html#l-20" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div.v:20</a>$1&#39;.
Removing empty process `work_clk_div.$proc$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div.v.html#l-20" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div.v:20</a>$1&#39;.
Cleaned up 2 empty switches.

4. Executing CHECK pass (checking for obvious problems).
checking module work_clk_div..
found and reported 0 problems.

5. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

6. Executing MEMORY_COLLECT pass (generating $mem cells).

7. Printing statistics.

=== work_clk_div ===

   Number of wires:                 14
   Number of wire bits:             14
   Number of public wires:           4
   Number of public wire bits:       4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $dff                            1
     $logic_not                      1
     $mux                            3

8. Executing CHECK pass (checking for obvious problems).
checking module work_clk_div..
found and reported 0 problems.

9. Executing JSON backend.
{
  &#34;creator&#34;: &#34;Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)&#34;,
  &#34;modules&#34;: {
    &#34;work_clk_div&#34;: {
      &#34;attributes&#34;: {
        &#34;top&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
      },
      &#34;ports&#34;: {
        &#34;clk_in&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 2 ]
        },
        &#34;enable&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 3 ]
        },
        &#34;reset&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 4 ]
        },
        &#34;clk_out&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 5 ]
        }
      },
      &#34;cells&#34;: {
        &#34;$logic_not$slpp_all/surelog.uhdm:0$2&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$logic_not&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 5 ],
            &#34;Y&#34;: [ 6 ]
          }
        },
        &#34;$procdff$12&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$dff&#34;,
          &#34;parameters&#34;: {
            &#34;CLK_POLARITY&#34;: &#34;1&#34;,
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div.v.html#l-20" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div.v:20</a>.0-20.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;CLK&#34;: &#34;input&#34;,
            &#34;D&#34;: &#34;input&#34;,
            &#34;Q&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;CLK&#34;: [ 2 ],
            &#34;D&#34;: [ 7 ],
            &#34;Q&#34;: [ 5 ]
          }
        },
        &#34;$procmux$10&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 8 ],
            &#34;B&#34;: [ &#34;0&#34; ],
            &#34;S&#34;: [ 4 ],
            &#34;Y&#34;: [ 7 ]
          }
        },
        &#34;$procmux$4&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 5 ],
            &#34;B&#34;: [ 6 ],
            &#34;S&#34;: [ 3 ],
            &#34;Y&#34;: [ 9 ]
          }
        },
        &#34;$procmux$7&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 9 ],
            &#34;B&#34;: [ &#34;x&#34; ],
            &#34;S&#34;: [ 4 ],
            &#34;Y&#34;: [ 8 ]
          }
        }
      },
      &#34;netnames&#34;: {
        &#34;$0\\clk_out[0:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 7 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div.v.html#l-20" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div.v:20</a>.0-20.0&#34;
          }
        },
        &#34;$1\\clk_out[0:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 7 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div.v.html#l-20" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div.v:20</a>.0-20.0&#34;
          }
        },
        &#34;$2\\clk_out[0:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 8 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div.v.html#l-20" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div.v:20</a>.0-20.0&#34;
          }
        },
        &#34;$logic_not$slpp_all/surelog.uhdm:0$2_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 6 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          }
        },
        &#34;$procmux$10_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 7 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$11_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 4 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$4_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 9 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$5_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 3 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$7_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 8 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$8_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 4 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;clk_in&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 2 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div.v.html#l-8" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div.v:8</a>.0-8.0&#34;
          }
        },
        &#34;clk_out&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 5 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div.v.html#l-8" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div.v:8</a>.0-8.0&#34;
          }
        },
        &#34;enable&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 3 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div.v.html#l-8" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div.v:8</a>.0-8.0&#34;
          }
        },
        &#34;reset&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 4 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div.v.html#l-8" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div.v:8</a>.0-8.0&#34;
          }
        }
      }
    }
  }
}

10. Executing Verilog backend.
/* Generated by Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os) */
Dumping module `\work_clk_div&#39;.

(* top =  1  *)
(* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
module work_clk_div(clk_in, enable, reset, clk_out);
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div.v.html#l-20" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div.v:20</a>.0-20.0&#34; *)
  wire _00_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div.v.html#l-20" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div.v:20</a>.0-20.0&#34; *)
  wire _01_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div.v.html#l-20" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div.v:20</a>.0-20.0&#34; *)
  wire _02_;
  (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div.v.html#l-8" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div.v:8</a>.0-8.0&#34; *)
  input clk_in;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div.v.html#l-8" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div.v:8</a>.0-8.0&#34; *)
  output clk_out;
  reg clk_out;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div.v.html#l-8" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div.v:8</a>.0-8.0&#34; *)
  input enable;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div.v.html#l-8" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div.v:8</a>.0-8.0&#34; *)
  input reset;
  assign _03_ = ! (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) clk_out;
  always @(posedge clk_in)
      clk_out &lt;= _04_;
  assign _04_ = _05_ ? (* full_case = 32&#39;d1 *) (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) 1&#39;h0 : _02_;
  assign _06_ = _07_ ? (* full_case = 32&#39;d1 *) (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) _03_ : clk_out;
  assign _08_ = _09_ ? (* full_case = 32&#39;d1 *) (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) 1&#39;hx : _06_;
  assign _00_ = _01_;
  assign _07_ = enable;
  assign _09_ = reset;
  assign _02_ = _08_;
  assign _05_ = reset;
  assign _01_ = _04_;
endmodule

End of script. Logfile hash: c7e60b0de7, CPU: user 0.01s system 0.00s, MEM: 13.11 MB peak
Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)
Time spent: 49% 2x write_verilog (0 sec), 49% 2x read_uhdm (0 sec), ...

</pre>
</body>