Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,583
design__inferred_latch__count,0
design__instance__count,4977
design__instance__area,44478.9
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,39
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.0015724383993074298
power__switching__total,0.0005149930366314948
power__leakage__total,5.974841599254432E-8
power__total,0.0020874913316220045
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-6.343676874464525
clock__skew__worst_setup__corner:nom_tt_025C_1v80,6.355414596702038
timing__hold__ws__corner:nom_tt_025C_1v80,0.341242155302664
timing__setup__ws__corner:nom_tt_025C_1v80,5.914033874459752
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.341242
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,11.985394
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,0
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,39
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-6.5032141512583435
clock__skew__worst_setup__corner:nom_ss_100C_1v60,6.538927806524537
timing__hold__ws__corner:nom_ss_100C_1v60,0.5628004888090071
timing__setup__ws__corner:nom_ss_100C_1v60,4.1937068338336925
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.815562
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,5.534590
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,39
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-6.276354724704095
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,6.278920228141956
timing__hold__ws__corner:nom_ff_n40C_1v95,0.17003154920858304
timing__setup__ws__corner:nom_ff_n40C_1v95,6.576355646189231
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.170032
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,14.003571
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,39
design__max_cap_violation__count,0
clock__skew__worst_hold,-6.264708040757177
clock__skew__worst_setup,6.266555007833179
timing__hold__ws,0.16938739779147768
timing__setup__ws,4.128317360369189
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.169387
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,5.474897
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 350.0 230.0
design__core__bbox,5.52 10.88 344.08 217.6
design__io,117
design__die__area,80500
design__core__area,69987.1
design__instance__count__stdcell,4977
design__instance__area__stdcell,44478.9
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.63553
design__instance__utilization__stdcell,0.63553
design__instance__count__class:buffer,16
design__instance__count__class:inverter,93
design__instance__count__class:sequential_cell,744
design__instance__count__class:multi_input_combinational_cell,2182
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,7633
design__instance__count__class:tap_cell,1014
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,79697.8
design__violations,0
design__instance__count__class:timing_repair_buffer,392
design__instance__count__class:clock_buffer,40
design__instance__count__class:clock_inverter,4
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,0
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
design__instance__count__class:antenna_cell,492
antenna_diodes_count,0
route__net,3530
route__net__special,2
route__drc_errors__iter:1,2820
route__wirelength__iter:1,98096
route__drc_errors__iter:2,1448
route__wirelength__iter:2,97090
route__drc_errors__iter:3,1374
route__wirelength__iter:3,96848
route__drc_errors__iter:4,136
route__wirelength__iter:4,96466
route__drc_errors__iter:5,46
route__wirelength__iter:5,96459
route__drc_errors__iter:6,0
route__wirelength__iter:6,96448
route__drc_errors,0
route__wirelength,96448
route__vias,28311
route__vias__singlecut,28311
route__vias__multicut,0
design__disconnected_pin__count,44
design__critical_disconnected_pin__count,0
route__wirelength__max,491.875
timing__unannotated_net__count__corner:nom_tt_025C_1v80,72
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,72
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,72
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,39
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-6.328959313544644
clock__skew__worst_setup__corner:min_tt_025C_1v80,6.338395321342406
timing__hold__ws__corner:min_tt_025C_1v80,0.34064285689702206
timing__setup__ws__corner:min_tt_025C_1v80,5.958159911866053
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.340643
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,12.018028
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,72
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,0
design__max_fanout_violation__count__corner:min_ss_100C_1v60,39
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-6.481218412072388
clock__skew__worst_setup__corner:min_ss_100C_1v60,6.509318601709588
timing__hold__ws__corner:min_ss_100C_1v60,0.576588126897163
timing__setup__ws__corner:min_ss_100C_1v60,4.270780294739796
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.812924
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,5.602329
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,72
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,39
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-6.264708040757177
clock__skew__worst_setup__corner:min_ff_n40C_1v95,6.266555007833179
timing__hold__ws__corner:min_ff_n40C_1v95,0.16938739779147768
timing__setup__ws__corner:min_ff_n40C_1v95,6.607794942689731
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.169387
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,14.066445
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,72
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,39
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-6.362861972961849
clock__skew__worst_setup__corner:max_tt_025C_1v80,6.362732298908906
timing__hold__ws__corner:max_tt_025C_1v80,0.34571990693222165
timing__setup__ws__corner:max_tt_025C_1v80,5.876041153304151
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.345720
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,11.953608
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,72
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,0
design__max_fanout_violation__count__corner:max_ss_100C_1v60,39
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,-6.527952585481902
clock__skew__worst_setup__corner:max_ss_100C_1v60,6.5528442304871914
timing__hold__ws__corner:max_ss_100C_1v60,0.551853245387384
timing__setup__ws__corner:max_ss_100C_1v60,4.128317360369189
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.822043
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,5.474897
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,72
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,39
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-6.292918364521534
clock__skew__worst_setup__corner:max_ff_n40C_1v95,6.283872267061048
timing__hold__ws__corner:max_ff_n40C_1v95,0.17353030614733836
timing__setup__ws__corner:max_ff_n40C_1v95,6.549441618865088
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.173530
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,13.948585
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,72
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,72
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79977
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79998
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.000225356
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.000333495
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000329974
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.000333495
design_powergrid__voltage__worst,0.000333495
design_powergrid__voltage__worst__net:VPWR,1.79977
design_powergrid__drop__worst,0.000333495
design_powergrid__drop__worst__net:VPWR,0.000225356
design_powergrid__voltage__worst__net:VGND,0.000333495
design_powergrid__drop__worst__net:VGND,0.000333495
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.00002330000000000000053381778164496296312790946103632450103759765625
ir__drop__worst,0.0002249999999999999938417316602823348148376680910587310791015625
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
