// Seed: 2008293655
macromodule module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  input wire id_13;
  output wire id_12;
  input wire id_11;
  input wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  assign module_1.type_4 = 0;
endmodule
module module_1 (
    input wand id_0,
    output wire id_1,
    output tri0 id_2,
    input wire id_3,
    output tri0 id_4,
    input tri0 id_5,
    input supply0 id_6,
    output uwire id_7,
    input wand id_8,
    input tri1 id_9,
    input tri0 id_10,
    input wand id_11
);
  assign id_2 = 1;
  xor primCall (id_2, id_0, id_13, id_3, id_9, id_11, id_8, id_5, id_10);
  wire id_13;
  module_0 modCall_1 (
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13
  );
endmodule
