From 4401e7394f28de9dc8fcce602c023f427b45e81e Mon Sep 17 00:00:00 2001
From: Emil Jahshan <emil.jahshan@intel.com>
Date: Mon, 10 May 2021 15:36:11 +0300
Subject: [PATCH 03/11] d4xx: increase mipi clock, for vc enablement

- increase clock from 1254 to 1452 MHZ

Signed-off-by: Emil Jahshan <emil.jahshan@intel.com>
---
 drivers/media/i2c/d4xx.c | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/drivers/media/i2c/d4xx.c b/drivers/media/i2c/d4xx.c
index fc960620d..6912c7c8b 100644
--- a/drivers/media/i2c/d4xx.c
+++ b/drivers/media/i2c/d4xx.c
@@ -2380,7 +2380,7 @@ static int ds5_hw_init(struct i2c_client *c, struct ds5 *state)
 	ret = ds5_write(state, 0x400, n_lanes - 1);
 	if (!ret)
 		/* Valid data rates: 1254MHz (default), 1452MHz */
-		ret = ds5_write(state, 0x402, 1254);
+		ret = ds5_write(state, 0x402, 1452);
 	if (!ret)
 		ret = ds5_read(state, 0x500, &mipi_status);
 
-- 
2.17.1

