

================================================================
== Vitis HLS Report for 'sample_eta_Pipeline_VITIS_LOOP_417_2'
================================================================
* Date:           Thu Dec 29 14:47:16 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        HLS_final_vitis
* Solution:       solution4 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.594 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       86|       86|  0.860 us|  0.860 us|   86|   86|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_417_2  |       84|       84|         5|          4|          1|    21|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 4, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.29>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.46ns)   --->   "%store_ln0 = store i5 0, i5 %i"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i_19 = load i5 %i" [HLS_Final_vitis_src/spu.cpp:417]   --->   Operation 11 'load' 'i_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 12 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.72ns)   --->   "%icmp_ln417 = icmp_eq  i5 %i_19, i5 21" [HLS_Final_vitis_src/spu.cpp:417]   --->   Operation 13 'icmp' 'icmp_ln417' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 21, i64 21, i64 21"   --->   Operation 14 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.82ns)   --->   "%add_ln417 = add i5 %i_19, i5 1" [HLS_Final_vitis_src/spu.cpp:417]   --->   Operation 15 'add' 'add_ln417' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln417 = br i1 %icmp_ln417, void %for.inc.i.split, void %for.body.preheader.exitStub" [HLS_Final_vitis_src/spu.cpp:417]   --->   Operation 16 'br' 'br_ln417' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i_41_cast6 = zext i5 %i_19" [HLS_Final_vitis_src/spu.cpp:417]   --->   Operation 17 'zext' 'i_41_cast6' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%this_s_addr = getelementptr i64 %this_s, i64 0, i64 %i_41_cast6" [HLS_Final_vitis_src/spu.cpp:418]   --->   Operation 18 'getelementptr' 'this_s_addr' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (1.29ns)   --->   "%this_s_load = load i5 %this_s_addr" [HLS_Final_vitis_src/spu.cpp:418]   --->   Operation 19 'load' 'this_s_load' <Predicate = (!icmp_ln417)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_1 : Operation 20 [1/1] (0.46ns)   --->   "%store_ln417 = store i5 %add_ln417, i5 %i" [HLS_Final_vitis_src/spu.cpp:417]   --->   Operation 20 'store' 'store_ln417' <Predicate = (!icmp_ln417)> <Delay = 0.46>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 64 'ret' 'ret_ln0' <Predicate = (icmp_ln417)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.59>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%shl_ln4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %i_19, i3 0" [HLS_Final_vitis_src/spu.cpp:418]   --->   Operation 21 'bitconcatenate' 'shl_ln4' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln418 = zext i8 %shl_ln4" [HLS_Final_vitis_src/spu.cpp:418]   --->   Operation 22 'zext' 'zext_ln418' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_2 : Operation 23 [1/2] (1.29ns)   --->   "%this_s_load = load i5 %this_s_addr" [HLS_Final_vitis_src/spu.cpp:418]   --->   Operation 23 'load' 'this_s_load' <Predicate = (!icmp_ln417)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln22 = trunc i64 %this_s_load" [HLS_Final_vitis_src/spu.cpp:22]   --->   Operation 24 'trunc' 'trunc_ln22' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%buf_addr = getelementptr i8 %buf_r, i64 0, i64 %zext_ln418" [HLS_Final_vitis_src/spu.cpp:22]   --->   Operation 25 'getelementptr' 'buf_addr' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.29ns)   --->   "%store_ln22 = store i8 %trunc_ln22, i8 %buf_addr" [HLS_Final_vitis_src/spu.cpp:22]   --->   Operation 26 'store' 'store_ln22' <Predicate = (!icmp_ln417)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 168> <RAM>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln22_1 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %this_s_load, i32 8, i32 15" [HLS_Final_vitis_src/spu.cpp:22]   --->   Operation 27 'partselect' 'trunc_ln22_1' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%or_ln22 = or i8 %shl_ln4, i8 1" [HLS_Final_vitis_src/spu.cpp:22]   --->   Operation 28 'or' 'or_ln22' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i8 %or_ln22" [HLS_Final_vitis_src/spu.cpp:22]   --->   Operation 29 'zext' 'zext_ln22' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%buf_addr_1 = getelementptr i8 %buf_r, i64 0, i64 %zext_ln22" [HLS_Final_vitis_src/spu.cpp:22]   --->   Operation 30 'getelementptr' 'buf_addr_1' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.29ns)   --->   "%store_ln22 = store i8 %trunc_ln22_1, i8 %buf_addr_1" [HLS_Final_vitis_src/spu.cpp:22]   --->   Operation 31 'store' 'store_ln22' <Predicate = (!icmp_ln417)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 168> <RAM>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln22_2 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %this_s_load, i32 16, i32 23" [HLS_Final_vitis_src/spu.cpp:22]   --->   Operation 32 'partselect' 'trunc_ln22_2' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln22_3 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %this_s_load, i32 24, i32 31" [HLS_Final_vitis_src/spu.cpp:22]   --->   Operation 33 'partselect' 'trunc_ln22_3' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln22_4 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %this_s_load, i32 32, i32 39" [HLS_Final_vitis_src/spu.cpp:22]   --->   Operation 34 'partselect' 'trunc_ln22_4' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln22_5 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %this_s_load, i32 40, i32 47" [HLS_Final_vitis_src/spu.cpp:22]   --->   Operation 35 'partselect' 'trunc_ln22_5' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln22_6 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %this_s_load, i32 48, i32 55" [HLS_Final_vitis_src/spu.cpp:22]   --->   Operation 36 'partselect' 'trunc_ln22_6' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln22_7 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %this_s_load, i32 56, i32 63" [HLS_Final_vitis_src/spu.cpp:22]   --->   Operation 37 'partselect' 'trunc_ln22_7' <Predicate = (!icmp_ln417)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.29>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%or_ln22_7 = or i8 %shl_ln4, i8 2" [HLS_Final_vitis_src/spu.cpp:22]   --->   Operation 38 'or' 'or_ln22_7' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln22_13 = zext i8 %or_ln22_7" [HLS_Final_vitis_src/spu.cpp:22]   --->   Operation 39 'zext' 'zext_ln22_13' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%buf_addr_2 = getelementptr i8 %buf_r, i64 0, i64 %zext_ln22_13" [HLS_Final_vitis_src/spu.cpp:22]   --->   Operation 40 'getelementptr' 'buf_addr_2' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (1.29ns)   --->   "%store_ln22 = store i8 %trunc_ln22_2, i8 %buf_addr_2" [HLS_Final_vitis_src/spu.cpp:22]   --->   Operation 41 'store' 'store_ln22' <Predicate = (!icmp_ln417)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 168> <RAM>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%or_ln22_8 = or i8 %shl_ln4, i8 3" [HLS_Final_vitis_src/spu.cpp:22]   --->   Operation 42 'or' 'or_ln22_8' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln22_14 = zext i8 %or_ln22_8" [HLS_Final_vitis_src/spu.cpp:22]   --->   Operation 43 'zext' 'zext_ln22_14' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%buf_addr_3 = getelementptr i8 %buf_r, i64 0, i64 %zext_ln22_14" [HLS_Final_vitis_src/spu.cpp:22]   --->   Operation 44 'getelementptr' 'buf_addr_3' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (1.29ns)   --->   "%store_ln22 = store i8 %trunc_ln22_3, i8 %buf_addr_3" [HLS_Final_vitis_src/spu.cpp:22]   --->   Operation 45 'store' 'store_ln22' <Predicate = (!icmp_ln417)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 168> <RAM>

State 4 <SV = 3> <Delay = 1.29>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%or_ln22_9 = or i8 %shl_ln4, i8 4" [HLS_Final_vitis_src/spu.cpp:22]   --->   Operation 46 'or' 'or_ln22_9' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln22_15 = zext i8 %or_ln22_9" [HLS_Final_vitis_src/spu.cpp:22]   --->   Operation 47 'zext' 'zext_ln22_15' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%buf_addr_4 = getelementptr i8 %buf_r, i64 0, i64 %zext_ln22_15" [HLS_Final_vitis_src/spu.cpp:22]   --->   Operation 48 'getelementptr' 'buf_addr_4' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (1.29ns)   --->   "%store_ln22 = store i8 %trunc_ln22_4, i8 %buf_addr_4" [HLS_Final_vitis_src/spu.cpp:22]   --->   Operation 49 'store' 'store_ln22' <Predicate = (!icmp_ln417)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 168> <RAM>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%or_ln22_10 = or i8 %shl_ln4, i8 5" [HLS_Final_vitis_src/spu.cpp:22]   --->   Operation 50 'or' 'or_ln22_10' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln22_16 = zext i8 %or_ln22_10" [HLS_Final_vitis_src/spu.cpp:22]   --->   Operation 51 'zext' 'zext_ln22_16' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%buf_addr_5 = getelementptr i8 %buf_r, i64 0, i64 %zext_ln22_16" [HLS_Final_vitis_src/spu.cpp:22]   --->   Operation 52 'getelementptr' 'buf_addr_5' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (1.29ns)   --->   "%store_ln22 = store i8 %trunc_ln22_5, i8 %buf_addr_5" [HLS_Final_vitis_src/spu.cpp:22]   --->   Operation 53 'store' 'store_ln22' <Predicate = (!icmp_ln417)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 168> <RAM>

State 5 <SV = 4> <Delay = 1.29>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%specloopname_ln410 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [HLS_Final_vitis_src/spu.cpp:410]   --->   Operation 54 'specloopname' 'specloopname_ln410' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%or_ln22_11 = or i8 %shl_ln4, i8 6" [HLS_Final_vitis_src/spu.cpp:22]   --->   Operation 55 'or' 'or_ln22_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln22_17 = zext i8 %or_ln22_11" [HLS_Final_vitis_src/spu.cpp:22]   --->   Operation 56 'zext' 'zext_ln22_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%buf_addr_6 = getelementptr i8 %buf_r, i64 0, i64 %zext_ln22_17" [HLS_Final_vitis_src/spu.cpp:22]   --->   Operation 57 'getelementptr' 'buf_addr_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (1.29ns)   --->   "%store_ln22 = store i8 %trunc_ln22_6, i8 %buf_addr_6" [HLS_Final_vitis_src/spu.cpp:22]   --->   Operation 58 'store' 'store_ln22' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 168> <RAM>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%or_ln22_12 = or i8 %shl_ln4, i8 7" [HLS_Final_vitis_src/spu.cpp:22]   --->   Operation 59 'or' 'or_ln22_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln22_18 = zext i8 %or_ln22_12" [HLS_Final_vitis_src/spu.cpp:22]   --->   Operation 60 'zext' 'zext_ln22_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%buf_addr_7 = getelementptr i8 %buf_r, i64 0, i64 %zext_ln22_18" [HLS_Final_vitis_src/spu.cpp:22]   --->   Operation 61 'getelementptr' 'buf_addr_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (1.29ns)   --->   "%store_ln22 = store i8 %trunc_ln22_7, i8 %buf_addr_7" [HLS_Final_vitis_src/spu.cpp:22]   --->   Operation 62 'store' 'store_ln22' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 168> <RAM>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln417 = br void %for.inc.i" [HLS_Final_vitis_src/spu.cpp:417]   --->   Operation 63 'br' 'br_ln417' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ this_s]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buf_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                     (alloca           ) [ 010000]
store_ln0             (store            ) [ 000000]
br_ln0                (br               ) [ 000000]
i_19                  (load             ) [ 001000]
specpipeline_ln0      (specpipeline     ) [ 000000]
icmp_ln417            (icmp             ) [ 011110]
speclooptripcount_ln0 (speclooptripcount) [ 000000]
add_ln417             (add              ) [ 000000]
br_ln417              (br               ) [ 000000]
i_41_cast6            (zext             ) [ 000000]
this_s_addr           (getelementptr    ) [ 001000]
store_ln417           (store            ) [ 000000]
shl_ln4               (bitconcatenate   ) [ 010111]
zext_ln418            (zext             ) [ 000000]
this_s_load           (load             ) [ 000000]
trunc_ln22            (trunc            ) [ 000000]
buf_addr              (getelementptr    ) [ 000000]
store_ln22            (store            ) [ 000000]
trunc_ln22_1          (partselect       ) [ 000000]
or_ln22               (or               ) [ 000000]
zext_ln22             (zext             ) [ 000000]
buf_addr_1            (getelementptr    ) [ 000000]
store_ln22            (store            ) [ 000000]
trunc_ln22_2          (partselect       ) [ 000100]
trunc_ln22_3          (partselect       ) [ 000100]
trunc_ln22_4          (partselect       ) [ 000110]
trunc_ln22_5          (partselect       ) [ 000110]
trunc_ln22_6          (partselect       ) [ 010111]
trunc_ln22_7          (partselect       ) [ 010111]
or_ln22_7             (or               ) [ 000000]
zext_ln22_13          (zext             ) [ 000000]
buf_addr_2            (getelementptr    ) [ 000000]
store_ln22            (store            ) [ 000000]
or_ln22_8             (or               ) [ 000000]
zext_ln22_14          (zext             ) [ 000000]
buf_addr_3            (getelementptr    ) [ 000000]
store_ln22            (store            ) [ 000000]
or_ln22_9             (or               ) [ 000000]
zext_ln22_15          (zext             ) [ 000000]
buf_addr_4            (getelementptr    ) [ 000000]
store_ln22            (store            ) [ 000000]
or_ln22_10            (or               ) [ 000000]
zext_ln22_16          (zext             ) [ 000000]
buf_addr_5            (getelementptr    ) [ 000000]
store_ln22            (store            ) [ 000000]
specloopname_ln410    (specloopname     ) [ 000000]
or_ln22_11            (or               ) [ 000000]
zext_ln22_17          (zext             ) [ 000000]
buf_addr_6            (getelementptr    ) [ 000000]
store_ln22            (store            ) [ 000000]
or_ln22_12            (or               ) [ 000000]
zext_ln22_18          (zext             ) [ 000000]
buf_addr_7            (getelementptr    ) [ 000000]
store_ln22            (store            ) [ 000000]
br_ln417              (br               ) [ 000000]
ret_ln0               (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="this_s">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_s"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="buf_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_r"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="i_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="this_s_addr_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="64" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="5" slack="0"/>
<pin id="86" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_s_addr/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="grp_access_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="5" slack="0"/>
<pin id="91" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="92" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="93" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_s_load/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="buf_addr_gep_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="8" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="0" index="2" bw="8" slack="0"/>
<pin id="99" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_access_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="8" slack="0"/>
<pin id="104" dir="0" index="1" bw="8" slack="0"/>
<pin id="105" dir="0" index="2" bw="0" slack="0"/>
<pin id="107" dir="0" index="4" bw="8" slack="0"/>
<pin id="108" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="109" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="106" dir="1" index="3" bw="8" slack="2147483647"/>
<pin id="110" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/2 store_ln22/2 store_ln22/3 store_ln22/3 store_ln22/4 store_ln22/4 store_ln22/5 store_ln22/5 "/>
</bind>
</comp>

<comp id="112" class="1004" name="buf_addr_1_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="8" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="8" slack="0"/>
<pin id="116" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr_1/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="buf_addr_2_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="8" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="8" slack="0"/>
<pin id="124" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr_2/3 "/>
</bind>
</comp>

<comp id="128" class="1004" name="buf_addr_3_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="8" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="8" slack="0"/>
<pin id="132" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr_3/3 "/>
</bind>
</comp>

<comp id="136" class="1004" name="buf_addr_4_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="8" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="8" slack="0"/>
<pin id="140" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr_4/4 "/>
</bind>
</comp>

<comp id="144" class="1004" name="buf_addr_5_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="8" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="8" slack="0"/>
<pin id="148" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr_5/4 "/>
</bind>
</comp>

<comp id="152" class="1004" name="buf_addr_6_gep_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="8" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="0" index="2" bw="8" slack="0"/>
<pin id="156" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr_6/5 "/>
</bind>
</comp>

<comp id="160" class="1004" name="buf_addr_7_gep_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="8" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="0" index="2" bw="8" slack="0"/>
<pin id="164" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr_7/5 "/>
</bind>
</comp>

<comp id="168" class="1004" name="store_ln0_store_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="0" index="1" bw="5" slack="0"/>
<pin id="171" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="i_19_load_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="5" slack="0"/>
<pin id="175" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_19/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="icmp_ln417_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="5" slack="0"/>
<pin id="178" dir="0" index="1" bw="5" slack="0"/>
<pin id="179" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln417/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="add_ln417_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="5" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln417/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="i_41_cast6_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="5" slack="0"/>
<pin id="190" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_41_cast6/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="store_ln417_store_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="5" slack="0"/>
<pin id="195" dir="0" index="1" bw="5" slack="0"/>
<pin id="196" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln417/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="shl_ln4_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="8" slack="0"/>
<pin id="200" dir="0" index="1" bw="5" slack="1"/>
<pin id="201" dir="0" index="2" bw="1" slack="0"/>
<pin id="202" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln4/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="zext_ln418_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="8" slack="0"/>
<pin id="207" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln418/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="trunc_ln22_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="64" slack="0"/>
<pin id="212" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln22/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="trunc_ln22_1_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="8" slack="0"/>
<pin id="217" dir="0" index="1" bw="64" slack="0"/>
<pin id="218" dir="0" index="2" bw="5" slack="0"/>
<pin id="219" dir="0" index="3" bw="5" slack="0"/>
<pin id="220" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln22_1/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="or_ln22_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="8" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln22/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="zext_ln22_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="8" slack="0"/>
<pin id="234" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="trunc_ln22_2_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="8" slack="0"/>
<pin id="239" dir="0" index="1" bw="64" slack="0"/>
<pin id="240" dir="0" index="2" bw="6" slack="0"/>
<pin id="241" dir="0" index="3" bw="6" slack="0"/>
<pin id="242" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln22_2/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="trunc_ln22_3_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="8" slack="0"/>
<pin id="249" dir="0" index="1" bw="64" slack="0"/>
<pin id="250" dir="0" index="2" bw="6" slack="0"/>
<pin id="251" dir="0" index="3" bw="6" slack="0"/>
<pin id="252" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln22_3/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="trunc_ln22_4_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="8" slack="0"/>
<pin id="259" dir="0" index="1" bw="64" slack="0"/>
<pin id="260" dir="0" index="2" bw="7" slack="0"/>
<pin id="261" dir="0" index="3" bw="7" slack="0"/>
<pin id="262" dir="1" index="4" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln22_4/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="trunc_ln22_5_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="8" slack="0"/>
<pin id="269" dir="0" index="1" bw="64" slack="0"/>
<pin id="270" dir="0" index="2" bw="7" slack="0"/>
<pin id="271" dir="0" index="3" bw="7" slack="0"/>
<pin id="272" dir="1" index="4" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln22_5/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="trunc_ln22_6_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="8" slack="0"/>
<pin id="279" dir="0" index="1" bw="64" slack="0"/>
<pin id="280" dir="0" index="2" bw="7" slack="0"/>
<pin id="281" dir="0" index="3" bw="7" slack="0"/>
<pin id="282" dir="1" index="4" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln22_6/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="trunc_ln22_7_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="8" slack="0"/>
<pin id="289" dir="0" index="1" bw="64" slack="0"/>
<pin id="290" dir="0" index="2" bw="7" slack="0"/>
<pin id="291" dir="0" index="3" bw="7" slack="0"/>
<pin id="292" dir="1" index="4" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln22_7/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="or_ln22_7_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="8" slack="1"/>
<pin id="299" dir="0" index="1" bw="3" slack="0"/>
<pin id="300" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln22_7/3 "/>
</bind>
</comp>

<comp id="302" class="1004" name="zext_ln22_13_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="8" slack="0"/>
<pin id="304" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22_13/3 "/>
</bind>
</comp>

<comp id="307" class="1004" name="or_ln22_8_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="8" slack="1"/>
<pin id="309" dir="0" index="1" bw="3" slack="0"/>
<pin id="310" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln22_8/3 "/>
</bind>
</comp>

<comp id="312" class="1004" name="zext_ln22_14_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="8" slack="0"/>
<pin id="314" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22_14/3 "/>
</bind>
</comp>

<comp id="317" class="1004" name="or_ln22_9_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="8" slack="2"/>
<pin id="319" dir="0" index="1" bw="4" slack="0"/>
<pin id="320" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln22_9/4 "/>
</bind>
</comp>

<comp id="322" class="1004" name="zext_ln22_15_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="8" slack="0"/>
<pin id="324" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22_15/4 "/>
</bind>
</comp>

<comp id="327" class="1004" name="or_ln22_10_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="8" slack="2"/>
<pin id="329" dir="0" index="1" bw="4" slack="0"/>
<pin id="330" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln22_10/4 "/>
</bind>
</comp>

<comp id="332" class="1004" name="zext_ln22_16_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="8" slack="0"/>
<pin id="334" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22_16/4 "/>
</bind>
</comp>

<comp id="337" class="1004" name="or_ln22_11_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="8" slack="3"/>
<pin id="339" dir="0" index="1" bw="4" slack="0"/>
<pin id="340" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln22_11/5 "/>
</bind>
</comp>

<comp id="342" class="1004" name="zext_ln22_17_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="8" slack="0"/>
<pin id="344" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22_17/5 "/>
</bind>
</comp>

<comp id="347" class="1004" name="or_ln22_12_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="8" slack="3"/>
<pin id="349" dir="0" index="1" bw="4" slack="0"/>
<pin id="350" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln22_12/5 "/>
</bind>
</comp>

<comp id="352" class="1004" name="zext_ln22_18_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="8" slack="0"/>
<pin id="354" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22_18/5 "/>
</bind>
</comp>

<comp id="357" class="1005" name="i_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="5" slack="0"/>
<pin id="359" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="364" class="1005" name="i_19_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="5" slack="1"/>
<pin id="366" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_19 "/>
</bind>
</comp>

<comp id="369" class="1005" name="icmp_ln417_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="1" slack="1"/>
<pin id="371" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln417 "/>
</bind>
</comp>

<comp id="373" class="1005" name="this_s_addr_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="5" slack="1"/>
<pin id="375" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="this_s_addr "/>
</bind>
</comp>

<comp id="378" class="1005" name="shl_ln4_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="8" slack="1"/>
<pin id="380" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln4 "/>
</bind>
</comp>

<comp id="388" class="1005" name="trunc_ln22_2_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="8" slack="1"/>
<pin id="390" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln22_2 "/>
</bind>
</comp>

<comp id="393" class="1005" name="trunc_ln22_3_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="8" slack="1"/>
<pin id="395" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln22_3 "/>
</bind>
</comp>

<comp id="398" class="1005" name="trunc_ln22_4_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="8" slack="2"/>
<pin id="400" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln22_4 "/>
</bind>
</comp>

<comp id="403" class="1005" name="trunc_ln22_5_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="8" slack="2"/>
<pin id="405" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln22_5 "/>
</bind>
</comp>

<comp id="408" class="1005" name="trunc_ln22_6_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="8" slack="3"/>
<pin id="410" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln22_6 "/>
</bind>
</comp>

<comp id="413" class="1005" name="trunc_ln22_7_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="8" slack="3"/>
<pin id="415" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln22_7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="81"><net_src comp="4" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="87"><net_src comp="0" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="24" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="94"><net_src comp="82" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="100"><net_src comp="2" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="24" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="111"><net_src comp="95" pin="3"/><net_sink comp="102" pin=2"/></net>

<net id="117"><net_src comp="2" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="24" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="119"><net_src comp="112" pin="3"/><net_sink comp="102" pin=0"/></net>

<net id="125"><net_src comp="2" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="24" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="127"><net_src comp="120" pin="3"/><net_sink comp="102" pin=2"/></net>

<net id="133"><net_src comp="2" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="24" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="135"><net_src comp="128" pin="3"/><net_sink comp="102" pin=0"/></net>

<net id="141"><net_src comp="2" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="24" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="143"><net_src comp="136" pin="3"/><net_sink comp="102" pin=2"/></net>

<net id="149"><net_src comp="2" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="24" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="151"><net_src comp="144" pin="3"/><net_sink comp="102" pin=0"/></net>

<net id="157"><net_src comp="2" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="24" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="159"><net_src comp="152" pin="3"/><net_sink comp="102" pin=2"/></net>

<net id="165"><net_src comp="2" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="24" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="167"><net_src comp="160" pin="3"/><net_sink comp="102" pin=0"/></net>

<net id="172"><net_src comp="6" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="180"><net_src comp="173" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="16" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="173" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="22" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="191"><net_src comp="173" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="197"><net_src comp="182" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="203"><net_src comp="26" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="28" pin="0"/><net_sink comp="198" pin=2"/></net>

<net id="208"><net_src comp="198" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="213"><net_src comp="89" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="102" pin=4"/></net>

<net id="221"><net_src comp="30" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="222"><net_src comp="89" pin="3"/><net_sink comp="215" pin=1"/></net>

<net id="223"><net_src comp="32" pin="0"/><net_sink comp="215" pin=2"/></net>

<net id="224"><net_src comp="34" pin="0"/><net_sink comp="215" pin=3"/></net>

<net id="225"><net_src comp="215" pin="4"/><net_sink comp="102" pin=1"/></net>

<net id="230"><net_src comp="198" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="36" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="235"><net_src comp="226" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="243"><net_src comp="30" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="244"><net_src comp="89" pin="3"/><net_sink comp="237" pin=1"/></net>

<net id="245"><net_src comp="38" pin="0"/><net_sink comp="237" pin=2"/></net>

<net id="246"><net_src comp="40" pin="0"/><net_sink comp="237" pin=3"/></net>

<net id="253"><net_src comp="30" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="254"><net_src comp="89" pin="3"/><net_sink comp="247" pin=1"/></net>

<net id="255"><net_src comp="42" pin="0"/><net_sink comp="247" pin=2"/></net>

<net id="256"><net_src comp="44" pin="0"/><net_sink comp="247" pin=3"/></net>

<net id="263"><net_src comp="30" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="264"><net_src comp="89" pin="3"/><net_sink comp="257" pin=1"/></net>

<net id="265"><net_src comp="46" pin="0"/><net_sink comp="257" pin=2"/></net>

<net id="266"><net_src comp="48" pin="0"/><net_sink comp="257" pin=3"/></net>

<net id="273"><net_src comp="30" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="274"><net_src comp="89" pin="3"/><net_sink comp="267" pin=1"/></net>

<net id="275"><net_src comp="50" pin="0"/><net_sink comp="267" pin=2"/></net>

<net id="276"><net_src comp="52" pin="0"/><net_sink comp="267" pin=3"/></net>

<net id="283"><net_src comp="30" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="284"><net_src comp="89" pin="3"/><net_sink comp="277" pin=1"/></net>

<net id="285"><net_src comp="54" pin="0"/><net_sink comp="277" pin=2"/></net>

<net id="286"><net_src comp="56" pin="0"/><net_sink comp="277" pin=3"/></net>

<net id="293"><net_src comp="30" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="294"><net_src comp="89" pin="3"/><net_sink comp="287" pin=1"/></net>

<net id="295"><net_src comp="58" pin="0"/><net_sink comp="287" pin=2"/></net>

<net id="296"><net_src comp="60" pin="0"/><net_sink comp="287" pin=3"/></net>

<net id="301"><net_src comp="62" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="305"><net_src comp="297" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="311"><net_src comp="64" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="315"><net_src comp="307" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="321"><net_src comp="66" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="325"><net_src comp="317" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="331"><net_src comp="68" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="335"><net_src comp="327" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="341"><net_src comp="74" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="345"><net_src comp="337" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="351"><net_src comp="76" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="355"><net_src comp="347" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="360"><net_src comp="78" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="362"><net_src comp="357" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="363"><net_src comp="357" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="367"><net_src comp="173" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="372"><net_src comp="176" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="376"><net_src comp="82" pin="3"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="381"><net_src comp="198" pin="3"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="383"><net_src comp="378" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="384"><net_src comp="378" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="385"><net_src comp="378" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="386"><net_src comp="378" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="387"><net_src comp="378" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="391"><net_src comp="237" pin="4"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="102" pin=4"/></net>

<net id="396"><net_src comp="247" pin="4"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="401"><net_src comp="257" pin="4"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="102" pin=4"/></net>

<net id="406"><net_src comp="267" pin="4"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="411"><net_src comp="277" pin="4"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="102" pin=4"/></net>

<net id="416"><net_src comp="287" pin="4"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="102" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: buf_r | {2 3 4 5 }
 - Input state : 
	Port: sample_eta_Pipeline_VITIS_LOOP_417_2 : this_s | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_19 : 1
		icmp_ln417 : 2
		add_ln417 : 2
		br_ln417 : 3
		i_41_cast6 : 2
		this_s_addr : 3
		this_s_load : 4
		store_ln417 : 3
	State 2
		zext_ln418 : 1
		trunc_ln22 : 1
		buf_addr : 2
		store_ln22 : 3
		trunc_ln22_1 : 1
		or_ln22 : 1
		zext_ln22 : 1
		buf_addr_1 : 2
		store_ln22 : 3
		trunc_ln22_2 : 1
		trunc_ln22_3 : 1
		trunc_ln22_4 : 1
		trunc_ln22_5 : 1
		trunc_ln22_6 : 1
		trunc_ln22_7 : 1
	State 3
		buf_addr_2 : 1
		store_ln22 : 2
		buf_addr_3 : 1
		store_ln22 : 2
	State 4
		buf_addr_4 : 1
		store_ln22 : 2
		buf_addr_5 : 1
		store_ln22 : 2
	State 5
		buf_addr_6 : 1
		store_ln22 : 2
		buf_addr_7 : 1
		store_ln22 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|    add   |   add_ln417_fu_182  |    0    |    12   |
|----------|---------------------|---------|---------|
|   icmp   |  icmp_ln417_fu_176  |    0    |    9    |
|----------|---------------------|---------|---------|
|          |  i_41_cast6_fu_188  |    0    |    0    |
|          |  zext_ln418_fu_205  |    0    |    0    |
|          |   zext_ln22_fu_232  |    0    |    0    |
|          | zext_ln22_13_fu_302 |    0    |    0    |
|   zext   | zext_ln22_14_fu_312 |    0    |    0    |
|          | zext_ln22_15_fu_322 |    0    |    0    |
|          | zext_ln22_16_fu_332 |    0    |    0    |
|          | zext_ln22_17_fu_342 |    0    |    0    |
|          | zext_ln22_18_fu_352 |    0    |    0    |
|----------|---------------------|---------|---------|
|bitconcatenate|    shl_ln4_fu_198   |    0    |    0    |
|----------|---------------------|---------|---------|
|   trunc  |  trunc_ln22_fu_210  |    0    |    0    |
|----------|---------------------|---------|---------|
|          | trunc_ln22_1_fu_215 |    0    |    0    |
|          | trunc_ln22_2_fu_237 |    0    |    0    |
|          | trunc_ln22_3_fu_247 |    0    |    0    |
|partselect| trunc_ln22_4_fu_257 |    0    |    0    |
|          | trunc_ln22_5_fu_267 |    0    |    0    |
|          | trunc_ln22_6_fu_277 |    0    |    0    |
|          | trunc_ln22_7_fu_287 |    0    |    0    |
|----------|---------------------|---------|---------|
|          |    or_ln22_fu_226   |    0    |    0    |
|          |   or_ln22_7_fu_297  |    0    |    0    |
|          |   or_ln22_8_fu_307  |    0    |    0    |
|    or    |   or_ln22_9_fu_317  |    0    |    0    |
|          |  or_ln22_10_fu_327  |    0    |    0    |
|          |  or_ln22_11_fu_337  |    0    |    0    |
|          |  or_ln22_12_fu_347  |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |    21   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|    i_19_reg_364    |    5   |
|      i_reg_357     |    5   |
| icmp_ln417_reg_369 |    1   |
|   shl_ln4_reg_378  |    8   |
| this_s_addr_reg_373|    5   |
|trunc_ln22_2_reg_388|    8   |
|trunc_ln22_3_reg_393|    8   |
|trunc_ln22_4_reg_398|    8   |
|trunc_ln22_5_reg_403|    8   |
|trunc_ln22_6_reg_408|    8   |
|trunc_ln22_7_reg_413|    8   |
+--------------------+--------+
|        Total       |   72   |
+--------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_89 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_102 |  p0  |   4  |   8  |   32   ||    20   |
| grp_access_fu_102 |  p1  |   4  |   8  |   32   ||    20   |
| grp_access_fu_102 |  p2  |   4  |   0  |    0   ||    20   |
| grp_access_fu_102 |  p4  |   4  |   8  |   32   ||    20   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   106  || 2.63714 ||    89   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   21   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    2   |    -   |   89   |
|  Register |    -   |   72   |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |   72   |   110  |
+-----------+--------+--------+--------+
