library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity booleanOperator is
	port (
		inputA : in std_logic;
		inputB : in std_logic;
		inputC : in std_logic;
		ledOut : out std_logic_vector(7 downto 0)
	);
end booleanOperator;

architecture aBooleanOperator of booleanOperator is
begin
	signal ledOutS = std_logic_vector(7 downto 0) = "00000000";
	--and
	ledOutS(0) <= inputA and inputB and inputC;
	--or
	ledOutS(1) <= inputA or inputB or inputC;
	--buffer
	ledOutS(2) <= inputA or inputB or inputC;
	--nand
	ledOutS(3) <= inputA nand inputB nand inputC;
	--nor
	ledOutS(4) <= inputA nor inputB nor inputC;
	--not
	ledOutS(5) <= (not inputA) or (not inputB) or (not inputC);
	--xor
	ledOutS(6) <= inputA xor inputB xor inputC;
	--xnor
	ledOutS(7) <= inputA xnor inputB xnor inputC;
	
	ledOut <= ledOutS;
	
end aBooleanOperator;