<div id="pf80" class="pf w0 h0" data-page-no="80"><div class="pc pc80 w0 h0"><img class="bi x0 y8 w2 h5" alt="" src="bg80.png"/><div class="t m0 x9 he y1c7 ff1 fs1 fc0 sc0 ls0 ws0">6.2.1<span class="_ _b"> </span>Power-on reset (POR)</div><div class="t m0 x9 hf y1c8 ff3 fs5 fc0 sc0 ls0 ws0">When power is initially applied to the MCU or when the supply voltage drops below the</div><div class="t m0 x9 hf y9de ff3 fs5 fc0 sc0 ls0 ws0">power-on reset re-arm voltage level (V<span class="fs8 ws198 vc">POR</span>), the POR circuit causes a POR reset</div><div class="t m0 x9 hf y9df ff3 fs5 fc0 sc0 ls0">condition.</div><div class="t m0 x9 hf y9e0 ff3 fs5 fc0 sc0 ls0 ws0">As the supply voltage rises, the LVD circuit holds the MCU in reset until the supply has</div><div class="t m0 x9 hf y9e1 ff3 fs5 fc0 sc0 ls0 ws0">risen above the LVD low threshold (V<span class="fs8 ws198 vc">LVDL</span>). The POR and LVD bits in reset status</div><div class="t m0 x9 hf y9e2 ff3 fs5 fc0 sc0 ls0 ws0">register are set following a POR.</div><div class="t m0 x9 he y9e3 ff1 fs1 fc0 sc0 ls0 ws0">6.2.2<span class="_ _b"> </span>System reset sources</div><div class="t m0 x9 hf y9e4 ff3 fs5 fc0 sc0 ls0 ws0">Resetting the MCU provides a way to start processing from a known set of initial</div><div class="t m0 x9 hf y9e5 ff3 fs5 fc0 sc0 ls0 ws0">conditions. System reset begins with the on-chip regulator in full regulation and system</div><div class="t m0 x9 hf y9e6 ff3 fs5 fc0 sc0 ls0 ws0">clocking generation from an internal reference. When the processor exits reset, it</div><div class="t m0 x9 hf y9e7 ff3 fs5 fc0 sc0 ls0 ws0">performs the following:</div><div class="t m0 x33 hf y9e8 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Reads the start SP (SP_main) from vector-table offset 0</div><div class="t m0 x33 hf y9e9 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Reads the start PC from vector-table offset 4</div><div class="t m0 x33 hf y9ea ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>LR is set to 0xFFFF_FFFF</div><div class="t m0 x9 hf y9eb ff3 fs5 fc0 sc0 ls0 ws0">The on-chip peripheral modules are disabled and the non-analog I/O pins are initially</div><div class="t m0 x9 hf y9ec ff3 fs5 fc0 sc0 ls0 ws0">configured as disabled. The pins with analog functions assigned to them default to their</div><div class="t m0 x9 hf y9ed ff3 fs5 fc0 sc0 ls0 ws0">analog function after reset.</div><div class="t m0 x9 hf y9ee ff3 fs5 fc0 sc0 ls0 ws0">During and following a reset, the SWD pins have their associated input pins configured</div><div class="t m0 x9 hf y9ef ff3 fs5 fc0 sc0 ls0">as:</div><div class="t m0 x33 hf y9f0 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>SWD_CLK in pull-down (PD)</div><div class="t m0 x33 hf y9f1 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>SWD_DIO in pull-up (PU)</div><div class="t m0 x9 h1b y9f2 ff1 fsc fc0 sc0 ls0 ws0">6.2.2.1<span class="_ _b"> </span>External pin reset (RESET)</div><div class="t m0 x9 hf y9f3 ff3 fs5 fc0 sc0 ls0 ws0">This pin is open drain and has an internal pullup device. Asserting RESET wakes the</div><div class="t m0 x9 hf y9f4 ff3 fs5 fc0 sc0 ls0 ws0">device from any mode.</div><div class="t m0 x9 hf y9f5 ff3 fs5 fc0 sc0 ls0 ws0">The RESET pin can be disabled by programming RESET_PIN_CFG option bit to 0.</div><div class="t m0 x9 hf y9f6 ff3 fs5 fc0 sc0 ls0 ws0">When this option selected, there could be a short period of contention during a POR ramp</div><div class="t m0 x9 hf y9f7 ff3 fs5 fc0 sc0 ls0 ws0">where the device drives the pin out low prior to establishing the setting of this option and</div><div class="t m0 x9 hf y9f8 ff3 fs5 fc0 sc0 ls0 ws0">releasing the RESET function on the pin.</div><div class="t m0 x9 h10 ydd ff1 fs4 fc0 sc0 ls0">Reset</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">128<span class="_ _113"> </span>Freescale Semiconductor, Inc.</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
