// Seed: 3669762945
module module_0 (
    output wand id_0,
    output tri id_1,
    input uwire id_2,
    output uwire id_3,
    input tri1 id_4,
    input tri id_5,
    input wand id_6,
    input tri0 id_7,
    input wire id_8,
    input supply0 id_9,
    input supply0 id_10
);
  wire id_12;
  ;
  assign module_1.id_2 = 0;
endmodule
module module_1 #(
    parameter id_3 = 32'd33,
    parameter id_4 = 32'd63
) (
    input wor id_0,
    input wand id_1,
    output supply1 id_2,
    output tri0 _id_3,
    input tri0 _id_4
    , id_6
);
  logic [id_4 : ~  id_3] id_7;
  ;
  assign id_6 = id_7;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_0,
      id_2,
      id_0,
      id_1,
      id_0,
      id_0,
      id_1,
      id_0,
      id_1
  );
endmodule
