#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Sat Mar 26 15:11:48 2016
# Process ID: 5136
# Log file: C:/Users/Zachary/Documents/GitHub/Chip-Design/proj_asic/rtl/chip/project/planAhead_run_2/planAhead.log
# Journal file: C:/Users/Zachary/Documents/GitHub/Chip-Design/proj_asic/rtl/chip/project/planAhead_run_2/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source C:/Users/Zachary/Documents/GitHub/Chip-Design/proj_asic/rtl/chip/project/pa.fromHdl.tcl
# create_project -name SeniorProject -dir "C:/Users/Zachary/Documents/GitHub/Chip-Design/proj_asic/rtl/chip/project/planAhead_run_2" -part xc7a100tcsg324-1
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "chip.ucf" [current_fileset -constrset]
Adding file 'C:/Users/Zachary/Documents/GitHub/Chip-Design/proj_asic/rtl/chip/project/chip.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {filter_storage.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {trig_generator.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {synchronizer.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {register.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {i2so_serializer.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {i2si_mux.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {i2si_deserializer.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {i2si_bist_gen.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {i2c_serializer.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {i2c_sequencer.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {i2c_deserializer.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {filter_stm.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {filter_round_truncate.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {filter_mux.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {filter_accumulator.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {fifo.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {i2s_out.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {i2s_in.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {i2c.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {filter.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {chip_reg.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {chip.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top chip $srcset
# add_files [list {chip.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc7a100tcsg324-1
Using Verific elaboration
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "C:/Users/Zachary/Documents/GitHub/Chip-Design/proj_asic/rtl/chip/project/filter_storage.v" into library work
Analyzing Verilog file "C:/Users/Zachary/Documents/GitHub/Chip-Design/proj_asic/rtl/chip/project/trig_generator.v" into library work
Analyzing Verilog file "C:/Users/Zachary/Documents/GitHub/Chip-Design/proj_asic/rtl/chip/project/synchronizer.v" into library work
Analyzing Verilog file "C:/Users/Zachary/Documents/GitHub/Chip-Design/proj_asic/rtl/chip/project/register.v" into library work
Analyzing Verilog file "C:/Users/Zachary/Documents/GitHub/Chip-Design/proj_asic/rtl/chip/project/i2so_serializer.v" into library work
Analyzing Verilog file "C:/Users/Zachary/Documents/GitHub/Chip-Design/proj_asic/rtl/chip/project/i2si_mux.v" into library work
Analyzing Verilog file "C:/Users/Zachary/Documents/GitHub/Chip-Design/proj_asic/rtl/chip/project/i2si_deserializer.v" into library work
Analyzing Verilog file "C:/Users/Zachary/Documents/GitHub/Chip-Design/proj_asic/rtl/chip/project/i2si_bist_gen.v" into library work
Analyzing Verilog file "C:/Users/Zachary/Documents/GitHub/Chip-Design/proj_asic/rtl/chip/project/i2c_serializer.v" into library work
Analyzing Verilog file "C:/Users/Zachary/Documents/GitHub/Chip-Design/proj_asic/rtl/chip/project/i2c_sequencer.v" into library work
Analyzing Verilog file "C:/Users/Zachary/Documents/GitHub/Chip-Design/proj_asic/rtl/chip/project/i2c_deserializer.v" into library work
Analyzing Verilog file "C:/Users/Zachary/Documents/GitHub/Chip-Design/proj_asic/rtl/chip/project/filter_stm.v" into library work
Analyzing Verilog file "C:/Users/Zachary/Documents/GitHub/Chip-Design/proj_asic/rtl/chip/project/filter_round_truncate.v" into library work
Analyzing Verilog file "C:/Users/Zachary/Documents/GitHub/Chip-Design/proj_asic/rtl/chip/project/filter_mux.v" into library work
Analyzing Verilog file "C:/Users/Zachary/Documents/GitHub/Chip-Design/proj_asic/rtl/chip/project/filter_accumulator.v" into library work
Analyzing Verilog file "C:/Users/Zachary/Documents/GitHub/Chip-Design/proj_asic/rtl/chip/project/fifo.v" into library work
Analyzing Verilog file "C:/Users/Zachary/Documents/GitHub/Chip-Design/proj_asic/rtl/chip/project/i2s_out.v" into library work
Analyzing Verilog file "C:/Users/Zachary/Documents/GitHub/Chip-Design/proj_asic/rtl/chip/project/i2s_in.v" into library work
Analyzing Verilog file "C:/Users/Zachary/Documents/GitHub/Chip-Design/proj_asic/rtl/chip/project/i2c.v" into library work
Analyzing Verilog file "C:/Users/Zachary/Documents/GitHub/Chip-Design/proj_asic/rtl/chip/project/filter.v" into library work
Analyzing Verilog file "C:/Users/Zachary/Documents/GitHub/Chip-Design/proj_asic/rtl/chip/project/chip_reg.v" into library work
Analyzing Verilog file "C:/Users/Zachary/Documents/GitHub/Chip-Design/proj_asic/rtl/chip/project/chip.v" into library work
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/artix7/drc.xml
Parsing UCF File [C:/Users/Zachary/Documents/GitHub/Chip-Design/proj_asic/rtl/chip/project/chip.ucf]
Finished Parsing UCF File [C:/Users/Zachary/Documents/GitHub/Chip-Design/proj_asic/rtl/chip/project/chip.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 2c064a0c
open_rtl_design: Time (s): elapsed = 00:02:10 . Memory (MB): peak = 1384.926 ; gain = 939.688
update_compile_order -fileset sim_1
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
 (See C:/Users/Zachary/Documents/GitHub/Chip-Design/proj_asic/rtl/chip/project\planAhead_pid5136.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Sat Mar 26 16:13:18 2016...
INFO: [Common 17-83] Releasing license: PlanAhead
