#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x14ae39dc0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x14ae621b0 .scope module, "data_ram" "data_ram" 3 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
L_0x14ae75920 .functor BUFZ 32, L_0x14ae75880, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14ae13410_0 .net *"_ivl_0", 31 0, L_0x14ae75880;  1 drivers
o0x150040040 .functor BUFZ 1, C4<z>; HiZ drive
v0x14ae6d9a0_0 .net "clk", 0 0, o0x150040040;  0 drivers
o0x150040070 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x14ae6da40_0 .net "data_address", 31 0, o0x150040070;  0 drivers
o0x1500400a0 .functor BUFZ 1, C4<z>; HiZ drive
v0x14ae6dae0_0 .net "data_read", 0 0, o0x1500400a0;  0 drivers
v0x14ae6db80_0 .net "data_readdata", 31 0, L_0x14ae75920;  1 drivers
o0x150040100 .functor BUFZ 1, C4<z>; HiZ drive
v0x14ae6dc70_0 .net "data_write", 0 0, o0x150040100;  0 drivers
o0x150040130 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x14ae6dd10_0 .net "data_writedata", 31 0, o0x150040130;  0 drivers
v0x14ae6ddc0_0 .var/i "i", 31 0;
v0x14ae6de70 .array "ram", 0 65535, 31 0;
E_0x14ae4a4f0 .event posedge, v0x14ae6d9a0_0;
L_0x14ae75880 .array/port v0x14ae6de70, o0x150040070;
S_0x14ae4a280 .scope module, "instruction_ram" "instruction_ram" 4 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
P_0x14ae4d4e0 .param/str "RAM_INIT_FILE" 0 4 7, "\000";
L_0x14ae75b90 .functor BUFZ 32, L_0x14ae759f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14ae6e250_0 .net *"_ivl_0", 31 0, L_0x14ae759f0;  1 drivers
v0x14ae6e310_0 .net *"_ivl_3", 29 0, L_0x14ae75ab0;  1 drivers
o0x150040340 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x14ae6e3b0_0 .net "instr_address", 31 0, o0x150040340;  0 drivers
v0x14ae6e450_0 .net "instr_readdata", 31 0, L_0x14ae75b90;  1 drivers
v0x14ae6e500 .array "memory1", 0 65535, 31 0;
L_0x14ae759f0 .array/port v0x14ae6e500, L_0x14ae75ab0;
L_0x14ae75ab0 .part o0x150040340, 0, 30;
S_0x14ae6e000 .scope begin, "$unm_blk_11" "$unm_blk_11" 4 9, 4 9 0, S_0x14ae4a280;
 .timescale 0 0;
v0x14ae6e1c0_0 .var/i "i", 31 0;
S_0x14ae5aaa0 .scope module, "lw_tb" "lw_tb" 5 1;
 .timescale 0 0;
v0x14ae75060_0 .net "active", 0 0, v0x14ae735c0_0;  1 drivers
v0x14ae750f0_0 .var "clk", 0 0;
v0x14ae75180_0 .var "clk_enable", 0 0;
v0x14ae75210_0 .net "data_address", 31 0, L_0x14ae77df0;  1 drivers
v0x14ae752a0_0 .net "data_read", 0 0, v0x14ae74080_0;  1 drivers
v0x14ae75370_0 .var "data_readdata", 31 0;
v0x14ae75400_0 .net "data_write", 0 0, v0x14ae741b0_0;  1 drivers
v0x14ae754b0_0 .net "data_writedata", 31 0, v0x14ae74250_0;  1 drivers
v0x14ae75560_0 .net "instr_address", 31 0, L_0x14ae78fc0;  1 drivers
v0x14ae75690_0 .var "instr_readdata", 31 0;
v0x14ae75720_0 .net "register_v0", 31 0, L_0x14ae77860;  1 drivers
v0x14ae757f0_0 .var "reset", 0 0;
S_0x14ae6e610 .scope module, "dut" "mips_cpu_harvard" 5 55, 6 1 0, S_0x14ae5aaa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x14ae77250 .functor BUFZ 1, L_0x14ae76650, C4<0>, C4<0>, C4<0>;
L_0x14ae779b0 .functor BUFZ 32, L_0x14ae774c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x14ae77df0 .functor BUFZ 32, v0x14ae6ef70_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x14ae785f0 .functor OR 1, L_0x14ae78290, L_0x14ae78510, C4<0>, C4<0>;
L_0x14ae78de0 .functor OR 1, L_0x14ae78b70, L_0x14ae78990, C4<0>, C4<0>;
L_0x14ae78ed0 .functor AND 1, L_0x14ae78850, L_0x14ae78de0, C4<1>, C4<1>;
L_0x14ae78fc0 .functor BUFZ 32, v0x14ae70c60_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x150078208 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14ae723a0_0 .net/2u *"_ivl_20", 15 0, L_0x150078208;  1 drivers
v0x14ae72430_0 .net *"_ivl_23", 15 0, L_0x14ae77a60;  1 drivers
L_0x150078298 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x14ae724c0_0 .net/2u *"_ivl_30", 31 0, L_0x150078298;  1 drivers
v0x14ae72550_0 .net *"_ivl_34", 31 0, L_0x14ae78140;  1 drivers
L_0x1500782e0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14ae725e0_0 .net *"_ivl_37", 25 0, L_0x1500782e0;  1 drivers
L_0x150078328 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x14ae72690_0 .net/2u *"_ivl_38", 31 0, L_0x150078328;  1 drivers
v0x14ae72740_0 .net *"_ivl_40", 0 0, L_0x14ae78290;  1 drivers
v0x14ae727e0_0 .net *"_ivl_42", 31 0, L_0x14ae78370;  1 drivers
L_0x150078370 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14ae72890_0 .net *"_ivl_45", 25 0, L_0x150078370;  1 drivers
L_0x1500783b8 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x14ae729a0_0 .net/2u *"_ivl_46", 31 0, L_0x1500783b8;  1 drivers
v0x14ae72a50_0 .net *"_ivl_48", 0 0, L_0x14ae78510;  1 drivers
v0x14ae72af0_0 .net *"_ivl_52", 31 0, L_0x14ae786e0;  1 drivers
L_0x150078400 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14ae72ba0_0 .net *"_ivl_55", 25 0, L_0x150078400;  1 drivers
L_0x150078448 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14ae72c50_0 .net/2u *"_ivl_56", 31 0, L_0x150078448;  1 drivers
v0x14ae72d00_0 .net *"_ivl_58", 0 0, L_0x14ae78850;  1 drivers
v0x14ae72da0_0 .net *"_ivl_60", 31 0, L_0x14ae788f0;  1 drivers
L_0x150078490 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14ae72e50_0 .net *"_ivl_63", 25 0, L_0x150078490;  1 drivers
L_0x1500784d8 .functor BUFT 1, C4<00000000000000000000001111101001>, C4<0>, C4<0>, C4<0>;
v0x14ae72fe0_0 .net/2u *"_ivl_64", 31 0, L_0x1500784d8;  1 drivers
v0x14ae73070_0 .net *"_ivl_66", 0 0, L_0x14ae78b70;  1 drivers
v0x14ae73110_0 .net *"_ivl_68", 31 0, L_0x14ae78c10;  1 drivers
v0x14ae731c0_0 .net *"_ivl_7", 4 0, L_0x14ae76e50;  1 drivers
L_0x150078520 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14ae73270_0 .net *"_ivl_71", 25 0, L_0x150078520;  1 drivers
L_0x150078568 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v0x14ae73320_0 .net/2u *"_ivl_72", 31 0, L_0x150078568;  1 drivers
v0x14ae733d0_0 .net *"_ivl_74", 0 0, L_0x14ae78990;  1 drivers
v0x14ae73470_0 .net *"_ivl_77", 0 0, L_0x14ae78de0;  1 drivers
v0x14ae73510_0 .net *"_ivl_9", 4 0, L_0x14ae76ef0;  1 drivers
v0x14ae735c0_0 .var "active", 0 0;
v0x14ae73660_0 .net "alu_control_out", 3 0, v0x14ae6f3c0_0;  1 drivers
v0x14ae73740_0 .net "alu_fcode", 5 0, L_0x14ae778d0;  1 drivers
v0x14ae737d0_0 .net "alu_op", 1 0, L_0x14ae76a70;  1 drivers
v0x14ae73860_0 .net "alu_op1", 31 0, L_0x14ae779b0;  1 drivers
v0x14ae738f0_0 .net "alu_op2", 31 0, L_0x14ae77cf0;  1 drivers
v0x14ae73980_0 .net "alu_out", 31 0, v0x14ae6ef70_0;  1 drivers
v0x14ae72f00_0 .net "alu_src", 0 0, L_0x14ae76470;  1 drivers
v0x14ae73c10_0 .net "alu_z_flag", 0 0, L_0x14ae77f20;  1 drivers
v0x14ae73ca0_0 .net "branch", 0 0, L_0x14ae768d0;  1 drivers
v0x14ae73d50_0 .net "clk", 0 0, v0x14ae750f0_0;  1 drivers
v0x14ae73e20_0 .net "clk_enable", 0 0, v0x14ae75180_0;  1 drivers
v0x14ae73eb0_0 .net "curr_addr", 31 0, v0x14ae70c60_0;  1 drivers
v0x14ae73f60_0 .net "curr_addr_p4", 31 0, L_0x14ae78040;  1 drivers
v0x14ae73ff0_0 .net "data_address", 31 0, L_0x14ae77df0;  alias, 1 drivers
v0x14ae74080_0 .var "data_read", 0 0;
v0x14ae74110_0 .net "data_readdata", 31 0, v0x14ae75370_0;  1 drivers
v0x14ae741b0_0 .var "data_write", 0 0;
v0x14ae74250_0 .var "data_writedata", 31 0;
v0x14ae74300_0 .net "instr_address", 31 0, L_0x14ae78fc0;  alias, 1 drivers
v0x14ae743b0_0 .net "instr_opcode", 5 0, L_0x14ae75c60;  1 drivers
v0x14ae74470_0 .net "instr_readdata", 31 0, v0x14ae75690_0;  1 drivers
v0x14ae74510_0 .net "j_type", 0 0, L_0x14ae785f0;  1 drivers
v0x14ae745b0_0 .net "jr_type", 0 0, L_0x14ae78ed0;  1 drivers
v0x14ae74650_0 .net "mem_read", 0 0, L_0x14ae76780;  1 drivers
v0x14ae74700_0 .net "mem_to_reg", 0 0, L_0x14ae765a0;  1 drivers
v0x14ae747b0_0 .net "mem_write", 0 0, L_0x14ae76820;  1 drivers
v0x14ae74860_0 .var "next_instr_addr", 31 0;
v0x14ae74910_0 .net "offset", 31 0, L_0x14ae77c50;  1 drivers
v0x14ae749a0_0 .net "reg_a_read_data", 31 0, L_0x14ae774c0;  1 drivers
v0x14ae74a50_0 .net "reg_a_read_index", 4 0, L_0x14ae76c50;  1 drivers
v0x14ae74b00_0 .net "reg_b_read_data", 31 0, L_0x14ae77770;  1 drivers
v0x14ae74bb0_0 .net "reg_b_read_index", 4 0, L_0x14ae76cf0;  1 drivers
v0x14ae74c60_0 .net "reg_dst", 0 0, L_0x14ae76380;  1 drivers
v0x14ae74d10_0 .net "reg_write", 0 0, L_0x14ae76650;  1 drivers
v0x14ae74dc0_0 .net "reg_write_data", 31 0, L_0x14ae770b0;  1 drivers
v0x14ae74e70_0 .net "reg_write_enable", 0 0, L_0x14ae77250;  1 drivers
v0x14ae74f20_0 .net "reg_write_index", 4 0, L_0x14ae76f90;  1 drivers
v0x14ae74fd0_0 .net "register_v0", 31 0, L_0x14ae77860;  alias, 1 drivers
v0x14ae73a30_0 .net "reset", 0 0, v0x14ae757f0_0;  1 drivers
E_0x14ae6e950/0 .event edge, v0x14ae70150_0, v0x14ae6f060_0, v0x14ae73f60_0, v0x14ae74910_0;
E_0x14ae6e950/1 .event edge, v0x14ae74510_0, v0x14ae74470_0, v0x14ae745b0_0, v0x14ae717a0_0;
E_0x14ae6e950 .event/or E_0x14ae6e950/0, E_0x14ae6e950/1;
L_0x14ae75c60 .part v0x14ae75690_0, 26, 6;
L_0x14ae76c50 .part v0x14ae75690_0, 21, 5;
L_0x14ae76cf0 .part v0x14ae75690_0, 16, 5;
L_0x14ae76e50 .part v0x14ae75690_0, 11, 5;
L_0x14ae76ef0 .part v0x14ae75690_0, 16, 5;
L_0x14ae76f90 .functor MUXZ 5, L_0x14ae76ef0, L_0x14ae76e50, L_0x14ae76380, C4<>;
L_0x14ae770b0 .functor MUXZ 32, v0x14ae6ef70_0, v0x14ae75370_0, L_0x14ae765a0, C4<>;
L_0x14ae778d0 .part v0x14ae75690_0, 0, 6;
L_0x14ae77a60 .part v0x14ae75690_0, 0, 16;
L_0x14ae77c50 .concat [ 16 16 0 0], L_0x14ae77a60, L_0x150078208;
L_0x14ae77cf0 .functor MUXZ 32, L_0x14ae77770, L_0x14ae77c50, L_0x14ae76470, C4<>;
L_0x14ae78040 .arith/sum 32, v0x14ae70c60_0, L_0x150078298;
L_0x14ae78140 .concat [ 6 26 0 0], L_0x14ae75c60, L_0x1500782e0;
L_0x14ae78290 .cmp/eq 32, L_0x14ae78140, L_0x150078328;
L_0x14ae78370 .concat [ 6 26 0 0], L_0x14ae75c60, L_0x150078370;
L_0x14ae78510 .cmp/eq 32, L_0x14ae78370, L_0x1500783b8;
L_0x14ae786e0 .concat [ 6 26 0 0], L_0x14ae75c60, L_0x150078400;
L_0x14ae78850 .cmp/eq 32, L_0x14ae786e0, L_0x150078448;
L_0x14ae788f0 .concat [ 6 26 0 0], L_0x14ae778d0, L_0x150078490;
L_0x14ae78b70 .cmp/eq 32, L_0x14ae788f0, L_0x1500784d8;
L_0x14ae78c10 .concat [ 6 26 0 0], L_0x14ae778d0, L_0x150078520;
L_0x14ae78990 .cmp/eq 32, L_0x14ae78c10, L_0x150078568;
S_0x14ae6e9c0 .scope module, "cpu_alu" "alu" 6 114, 7 1 0, S_0x14ae6e610;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "control";
    .port_info 1 /INPUT 32 "op1";
    .port_info 2 /INPUT 32 "op2";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "z_flag";
L_0x150078250 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14ae6ec90_0 .net/2u *"_ivl_0", 31 0, L_0x150078250;  1 drivers
v0x14ae6ed50_0 .net "control", 3 0, v0x14ae6f3c0_0;  alias, 1 drivers
v0x14ae6ee00_0 .net "op1", 31 0, L_0x14ae779b0;  alias, 1 drivers
v0x14ae6eec0_0 .net "op2", 31 0, L_0x14ae77cf0;  alias, 1 drivers
v0x14ae6ef70_0 .var "result", 31 0;
v0x14ae6f060_0 .net "z_flag", 0 0, L_0x14ae77f20;  alias, 1 drivers
E_0x14ae6ec30 .event edge, v0x14ae6eec0_0, v0x14ae6ee00_0, v0x14ae6ed50_0;
L_0x14ae77f20 .cmp/eq 32, v0x14ae6ef70_0, L_0x150078250;
S_0x14ae6f180 .scope module, "cpu_alu_control" "alu_control" 6 99, 8 1 0, S_0x14ae6e610;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "alu_opcode";
    .port_info 1 /INPUT 6 "alu_fcode";
    .port_info 2 /OUTPUT 4 "alu_control_out";
v0x14ae6f3c0_0 .var "alu_control_out", 3 0;
v0x14ae6f480_0 .net "alu_fcode", 5 0, L_0x14ae778d0;  alias, 1 drivers
v0x14ae6f520_0 .net "alu_opcode", 1 0, L_0x14ae76a70;  alias, 1 drivers
E_0x14ae6f390 .event edge, v0x14ae6f520_0, v0x14ae6f480_0;
S_0x14ae6f630 .scope module, "cpu_control" "control" 6 42, 9 1 0, S_0x14ae6e610;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "instr_opcode";
    .port_info 1 /OUTPUT 1 "reg_dst";
    .port_info 2 /OUTPUT 1 "branch";
    .port_info 3 /OUTPUT 1 "mem_read";
    .port_info 4 /OUTPUT 1 "mem_to_reg";
    .port_info 5 /OUTPUT 2 "alu_op";
    .port_info 6 /OUTPUT 1 "mem_write";
    .port_info 7 /OUTPUT 1 "alu_src";
    .port_info 8 /OUTPUT 1 "reg_write";
    .port_info 9 /OUTPUT 1 "jump";
L_0x14ae76380 .functor BUFZ 1, L_0x14ae75eb0, C4<0>, C4<0>, C4<0>;
L_0x14ae76470 .functor OR 1, L_0x14ae75fd0, L_0x14ae76130, C4<0>, C4<0>;
L_0x14ae765a0 .functor BUFZ 1, L_0x14ae75fd0, C4<0>, C4<0>, C4<0>;
L_0x14ae76650 .functor BUFZ 1, L_0x14ae75fd0, C4<0>, C4<0>, C4<0>;
L_0x14ae76780 .functor BUFZ 1, L_0x14ae75fd0, C4<0>, C4<0>, C4<0>;
L_0x14ae76820 .functor BUFZ 1, L_0x14ae76130, C4<0>, C4<0>, C4<0>;
L_0x14ae768d0 .functor BUFZ 1, L_0x14ae76270, C4<0>, C4<0>, C4<0>;
L_0x14ae76a00 .functor BUFZ 1, L_0x14ae75eb0, C4<0>, C4<0>, C4<0>;
L_0x14ae76b50 .functor BUFZ 1, L_0x14ae76270, C4<0>, C4<0>, C4<0>;
v0x14ae6f930_0 .net *"_ivl_0", 31 0, L_0x14ae75d80;  1 drivers
L_0x1500780e8 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x14ae6f9e0_0 .net/2u *"_ivl_12", 5 0, L_0x1500780e8;  1 drivers
L_0x150078130 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v0x14ae6fa90_0 .net/2u *"_ivl_16", 5 0, L_0x150078130;  1 drivers
L_0x150078010 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14ae6fb50_0 .net *"_ivl_3", 25 0, L_0x150078010;  1 drivers
v0x14ae6fc00_0 .net *"_ivl_37", 0 0, L_0x14ae76a00;  1 drivers
L_0x150078058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14ae6fcf0_0 .net/2u *"_ivl_4", 31 0, L_0x150078058;  1 drivers
v0x14ae6fda0_0 .net *"_ivl_42", 0 0, L_0x14ae76b50;  1 drivers
L_0x1500780a0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x14ae6fe50_0 .net/2u *"_ivl_8", 5 0, L_0x1500780a0;  1 drivers
v0x14ae6ff00_0 .net "alu_op", 1 0, L_0x14ae76a70;  alias, 1 drivers
v0x14ae70030_0 .net "alu_src", 0 0, L_0x14ae76470;  alias, 1 drivers
v0x14ae700c0_0 .net "beq", 0 0, L_0x14ae76270;  1 drivers
v0x14ae70150_0 .net "branch", 0 0, L_0x14ae768d0;  alias, 1 drivers
v0x14ae701e0_0 .net "instr_opcode", 5 0, L_0x14ae75c60;  alias, 1 drivers
v0x14ae70270_0 .var "jump", 0 0;
v0x14ae70300_0 .net "lw", 0 0, L_0x14ae75fd0;  1 drivers
v0x14ae703a0_0 .net "mem_read", 0 0, L_0x14ae76780;  alias, 1 drivers
v0x14ae70440_0 .net "mem_to_reg", 0 0, L_0x14ae765a0;  alias, 1 drivers
v0x14ae705e0_0 .net "mem_write", 0 0, L_0x14ae76820;  alias, 1 drivers
v0x14ae70680_0 .net "r_format", 0 0, L_0x14ae75eb0;  1 drivers
v0x14ae70720_0 .net "reg_dst", 0 0, L_0x14ae76380;  alias, 1 drivers
v0x14ae707c0_0 .net "reg_write", 0 0, L_0x14ae76650;  alias, 1 drivers
v0x14ae70860_0 .net "sw", 0 0, L_0x14ae76130;  1 drivers
L_0x14ae75d80 .concat [ 6 26 0 0], L_0x14ae75c60, L_0x150078010;
L_0x14ae75eb0 .cmp/eq 32, L_0x14ae75d80, L_0x150078058;
L_0x14ae75fd0 .cmp/eq 6, L_0x14ae75c60, L_0x1500780a0;
L_0x14ae76130 .cmp/eq 6, L_0x14ae75c60, L_0x1500780e8;
L_0x14ae76270 .cmp/eq 6, L_0x14ae75c60, L_0x150078130;
L_0x14ae76a70 .concat8 [ 1 1 0 0], L_0x14ae76b50, L_0x14ae76a00;
S_0x14ae709f0 .scope module, "cpu_pc" "pc" 6 151, 10 1 0, S_0x14ae6e610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 32 "curr_addr";
v0x14ae70bb0_0 .net "clk", 0 0, v0x14ae750f0_0;  alias, 1 drivers
v0x14ae70c60_0 .var "curr_addr", 31 0;
v0x14ae70d10_0 .net "next_addr", 31 0, v0x14ae74860_0;  1 drivers
v0x14ae70dd0_0 .net "reset", 0 0, v0x14ae757f0_0;  alias, 1 drivers
E_0x14ae70b60 .event posedge, v0x14ae70bb0_0;
S_0x14ae70ed0 .scope module, "register" "regfile" 6 73, 11 1 0, S_0x14ae6e610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x14ae774c0 .functor BUFZ 32, L_0x14ae77300, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x14ae77770 .functor BUFZ 32, L_0x14ae775b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14ae71b90_12 .array/port v0x14ae71b90, 12;
L_0x14ae77860 .functor BUFZ 32, v0x14ae71b90_12, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14ae71240_0 .net *"_ivl_0", 31 0, L_0x14ae77300;  1 drivers
v0x14ae712e0_0 .net *"_ivl_10", 6 0, L_0x14ae77650;  1 drivers
L_0x1500781c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x14ae71380_0 .net *"_ivl_13", 1 0, L_0x1500781c0;  1 drivers
v0x14ae71430_0 .net *"_ivl_2", 6 0, L_0x14ae773a0;  1 drivers
L_0x150078178 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x14ae714e0_0 .net *"_ivl_5", 1 0, L_0x150078178;  1 drivers
v0x14ae715d0_0 .net *"_ivl_8", 31 0, L_0x14ae775b0;  1 drivers
v0x14ae71680_0 .net "r_clk", 0 0, v0x14ae750f0_0;  alias, 1 drivers
v0x14ae71710_0 .net "r_clk_enable", 0 0, v0x14ae75180_0;  alias, 1 drivers
v0x14ae717a0_0 .net "read_data1", 31 0, L_0x14ae774c0;  alias, 1 drivers
v0x14ae718d0_0 .net "read_data2", 31 0, L_0x14ae77770;  alias, 1 drivers
v0x14ae71980_0 .net "read_reg1", 4 0, L_0x14ae76c50;  alias, 1 drivers
v0x14ae71a30_0 .net "read_reg2", 4 0, L_0x14ae76cf0;  alias, 1 drivers
v0x14ae71ae0_0 .net "register_v0", 31 0, L_0x14ae77860;  alias, 1 drivers
v0x14ae71b90 .array "registers", 0 31, 31 0;
v0x14ae71f30_0 .net "reset", 0 0, v0x14ae757f0_0;  alias, 1 drivers
v0x14ae71fe0_0 .net "write_control", 0 0, L_0x14ae77250;  alias, 1 drivers
v0x14ae72070_0 .net "write_data", 31 0, L_0x14ae770b0;  alias, 1 drivers
v0x14ae72200_0 .net "write_reg", 4 0, L_0x14ae76f90;  alias, 1 drivers
L_0x14ae77300 .array/port v0x14ae71b90, L_0x14ae773a0;
L_0x14ae773a0 .concat [ 5 2 0 0], L_0x14ae76c50, L_0x150078178;
L_0x14ae775b0 .array/port v0x14ae71b90, L_0x14ae77650;
L_0x14ae77650 .concat [ 5 2 0 0], L_0x14ae76cf0, L_0x1500781c0;
    .scope S_0x14ae621b0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14ae6ddc0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x14ae6ddc0_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x14ae6ddc0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14ae6de70, 0, 4;
    %load/vec4 v0x14ae6ddc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x14ae6ddc0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .thread T_0;
    .scope S_0x14ae621b0;
T_1 ;
    %wait E_0x14ae4a4f0;
    %load/vec4 v0x14ae6dc70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x14ae6dd10_0;
    %ix/getv 3, v0x14ae6da40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14ae6de70, 0, 4;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x14ae4a280;
T_2 ;
    %fork t_1, S_0x14ae6e000;
    %jmp t_0;
    .scope S_0x14ae6e000;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14ae6e1c0_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x14ae6e1c0_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x14ae6e1c0_0;
    %store/vec4a v0x14ae6e500, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x14ae6e1c0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x14ae6e1c0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 4294967295, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14ae6e500, 4, 0;
    %pushi/vec4 4294967280, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14ae6e500, 4, 0;
    %pushi/vec4 4294967040, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14ae6e500, 4, 0;
    %end;
    .scope S_0x14ae4a280;
t_0 %join;
    %end;
    .thread T_2;
    .scope S_0x14ae70ed0;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14ae71b90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14ae71b90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14ae71b90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14ae71b90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14ae71b90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14ae71b90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14ae71b90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14ae71b90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14ae71b90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14ae71b90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14ae71b90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14ae71b90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14ae71b90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14ae71b90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14ae71b90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14ae71b90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14ae71b90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14ae71b90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14ae71b90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14ae71b90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14ae71b90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14ae71b90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14ae71b90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14ae71b90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14ae71b90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14ae71b90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14ae71b90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14ae71b90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14ae71b90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14ae71b90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14ae71b90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14ae71b90, 4, 0;
    %end;
    .thread T_3;
    .scope S_0x14ae70ed0;
T_4 ;
    %wait E_0x14ae70b60;
    %load/vec4 v0x14ae71f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14ae71b90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14ae71b90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14ae71b90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14ae71b90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14ae71b90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14ae71b90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14ae71b90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14ae71b90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14ae71b90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14ae71b90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14ae71b90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14ae71b90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14ae71b90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14ae71b90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14ae71b90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14ae71b90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14ae71b90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14ae71b90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14ae71b90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14ae71b90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14ae71b90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14ae71b90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14ae71b90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14ae71b90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14ae71b90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14ae71b90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14ae71b90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14ae71b90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14ae71b90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14ae71b90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14ae71b90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14ae71b90, 0, 4;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x14ae71710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x14ae71fe0_0;
    %load/vec4 v0x14ae72200_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x14ae72070_0;
    %load/vec4 v0x14ae72200_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14ae71b90, 0, 4;
T_4.4 ;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x14ae6f180;
T_5 ;
    %wait E_0x14ae6f390;
    %load/vec4 v0x14ae6f520_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x14ae6f3c0_0, 0, 4;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x14ae6f520_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x14ae6f3c0_0, 0, 4;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x14ae6f520_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_5.4, 4;
    %load/vec4 v0x14ae6f480_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %jmp T_5.11;
T_5.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x14ae6f3c0_0, 0, 4;
    %jmp T_5.11;
T_5.7 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x14ae6f3c0_0, 0, 4;
    %jmp T_5.11;
T_5.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x14ae6f3c0_0, 0, 4;
    %jmp T_5.11;
T_5.9 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x14ae6f3c0_0, 0, 4;
    %jmp T_5.11;
T_5.10 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x14ae6f3c0_0, 0, 4;
    %jmp T_5.11;
T_5.11 ;
    %pop/vec4 1;
T_5.4 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x14ae6e9c0;
T_6 ;
    %wait E_0x14ae6ec30;
    %load/vec4 v0x14ae6ed50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x14ae6ef70_0, 0;
    %jmp T_6.7;
T_6.0 ;
    %load/vec4 v0x14ae6ee00_0;
    %load/vec4 v0x14ae6eec0_0;
    %and;
    %assign/vec4 v0x14ae6ef70_0, 0;
    %jmp T_6.7;
T_6.1 ;
    %load/vec4 v0x14ae6ee00_0;
    %load/vec4 v0x14ae6eec0_0;
    %or;
    %assign/vec4 v0x14ae6ef70_0, 0;
    %jmp T_6.7;
T_6.2 ;
    %load/vec4 v0x14ae6ee00_0;
    %load/vec4 v0x14ae6eec0_0;
    %add;
    %assign/vec4 v0x14ae6ef70_0, 0;
    %jmp T_6.7;
T_6.3 ;
    %load/vec4 v0x14ae6ee00_0;
    %load/vec4 v0x14ae6eec0_0;
    %sub;
    %assign/vec4 v0x14ae6ef70_0, 0;
    %jmp T_6.7;
T_6.4 ;
    %load/vec4 v0x14ae6ee00_0;
    %load/vec4 v0x14ae6eec0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_6.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.9, 8;
T_6.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.9, 8;
 ; End of false expr.
    %blend;
T_6.9;
    %assign/vec4 v0x14ae6ef70_0, 0;
    %jmp T_6.7;
T_6.5 ;
    %load/vec4 v0x14ae6ee00_0;
    %load/vec4 v0x14ae6eec0_0;
    %or;
    %inv;
    %assign/vec4 v0x14ae6ef70_0, 0;
    %jmp T_6.7;
T_6.7 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x14ae709f0;
T_7 ;
    %wait E_0x14ae70b60;
    %load/vec4 v0x14ae70dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x14ae70c60_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x14ae70d10_0;
    %assign/vec4 v0x14ae70c60_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x14ae6e610;
T_8 ;
    %pushi/vec4 10, 0, 32;
T_8.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_8.1, 5;
    %jmp/1 T_8.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x14ae70b60;
    %delay 1, 0;
    %vpi_call/w 6 26 "$display", "mem_to_reg=%b, instr_readdate=%b, reg_write_data=%b, clk_enable=%b, reg_write_index=%b, reg_write_enable=%b", v0x14ae74700_0, v0x14ae74470_0, v0x14ae74dc0_0, v0x14ae73e20_0, v0x14ae74f20_0, v0x14ae74e70_0 {0 0 0};
    %jmp T_8.0;
T_8.1 ;
    %pop/vec4 1;
    %end;
    .thread T_8;
    .scope S_0x14ae6e610;
T_9 ;
    %wait E_0x14ae6e950;
    %load/vec4 v0x14ae73ca0_0;
    %load/vec4 v0x14ae73c10_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x14ae73f60_0;
    %load/vec4 v0x14ae74910_0;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x14ae74860_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x14ae74510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x14ae73f60_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x14ae74470_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x14ae74860_0, 0, 32;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x14ae745b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x14ae749a0_0;
    %store/vec4 v0x14ae74860_0, 0, 32;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x14ae73f60_0;
    %store/vec4 v0x14ae74860_0, 0, 32;
T_9.5 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x14ae5aaa0;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14ae750f0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1000, 0, 32;
T_10.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.1, 5;
    %jmp/1 T_10.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x14ae750f0_0;
    %inv;
    %store/vec4 v0x14ae750f0_0, 0, 1;
    %delay 1, 0;
    %jmp T_10.0;
T_10.1 ;
    %pop/vec4 1;
    %end;
    .thread T_10;
    .scope S_0x14ae5aaa0;
T_11 ;
    %delay 1, 0;
    %pushi/vec4 2160590952, 0, 32;
    %store/vec4 v0x14ae75690_0, 0, 32;
    %pushi/vec4 9, 0, 32;
    %store/vec4 v0x14ae75370_0, 0, 32;
    %load/vec4 v0x14ae75400_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %jmp T_11.1;
T_11.0 ;
    %vpi_call/w 5 43 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_11.1 ;
    %load/vec4 v0x14ae752a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %jmp T_11.3;
T_11.2 ;
    %vpi_call/w 5 44 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_11.3 ;
    %load/vec4 v0x14ae75210_0;
    %cmpi/e 100, 0, 32;
    %jmp/0xz  T_11.4, 4;
    %jmp T_11.5;
T_11.4 ;
    %vpi_call/w 5 45 "$fatal", 32'sb00000000000000000000000000000001, "address from memory being loaded, incorrect" {0 0 0};
T_11.5 ;
    %delay 2, 0;
    %pushi/vec4 2886205440, 0, 32;
    %store/vec4 v0x14ae75690_0, 0, 32;
    %load/vec4 v0x14ae754b0_0;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_11.6, 4;
    %jmp T_11.7;
T_11.6 ;
    %vpi_call/w 5 50 "$fatal", 32'sb00000000000000000000000000000001, "incorrect value loaded to register" {0 0 0};
T_11.7 ;
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
    "test/tb/lw_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/alu_control.v";
    "rtl/mips_cpu/control.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/regfile.v";
