
motorCONTROL_MSS_MSS_CM3_0_app:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000a600  20000000  20000000  00008000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  2000a600  2000a600  00012600  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .data         00000580  2000a608  2000a608  00012608  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          000002e0  2000ab88  2000ab88  00012b88  2**2
                  ALLOC
  4 .stack        00003000  2000ae68  2000ae68  00012b88  2**0
                  ALLOC
  5 .comment      00000204  00000000  00000000  00012b88  2**0
                  CONTENTS, READONLY
  6 .debug_aranges 000001f8  00000000  00000000  00012d8c  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_pubnames 00001917  00000000  00000000  00012f84  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_info   0000c6b7  00000000  00000000  0001489b  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 000016ea  00000000  00000000  00020f52  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_line   00003841  00000000  00000000  0002263c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_frame  00001f7c  00000000  00000000  00025e80  2**2
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    000043a5  00000000  00000000  00027dfc  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    00002bd4  00000000  00000000  0002c1a1  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_macinfo 00048f27  00000000  00000000  0002ed75  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .ARM.attributes 00000025  00000000  00000000  00077c9c  2**0
                  CONTENTS, READONLY
 16 .debug_ranges 00000140  00000000  00000000  00077cc1  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

20000000 <__text_start>:
20000000:	20010000 	.word	0x20010000
20000004:	20000299 	.word	0x20000299
20000008:	20000309 	.word	0x20000309
2000000c:	2000030b 	.word	0x2000030b
20000010:	2000030d 	.word	0x2000030d
20000014:	2000030f 	.word	0x2000030f
20000018:	20000311 	.word	0x20000311
	...
2000002c:	20000313 	.word	0x20000313
20000030:	20000315 	.word	0x20000315
20000034:	00000000 	.word	0x00000000
20000038:	20000317 	.word	0x20000317
2000003c:	20000319 	.word	0x20000319
20000040:	2000031b 	.word	0x2000031b
20000044:	2000031d 	.word	0x2000031d
20000048:	2000031f 	.word	0x2000031f
2000004c:	20000321 	.word	0x20000321
20000050:	20000323 	.word	0x20000323
20000054:	20000325 	.word	0x20000325
20000058:	20000327 	.word	0x20000327
2000005c:	20000329 	.word	0x20000329
20000060:	2000032b 	.word	0x2000032b
20000064:	2000032d 	.word	0x2000032d
20000068:	20001765 	.word	0x20001765
2000006c:	20001795 	.word	0x20001795
20000070:	20000333 	.word	0x20000333
20000074:	20000335 	.word	0x20000335
20000078:	200023ed 	.word	0x200023ed
2000007c:	20000339 	.word	0x20000339
20000080:	2000033b 	.word	0x2000033b
20000084:	2000241d 	.word	0x2000241d
20000088:	2000033f 	.word	0x2000033f
2000008c:	20000341 	.word	0x20000341
20000090:	20001045 	.word	0x20001045
20000094:	20000345 	.word	0x20000345
20000098:	20000347 	.word	0x20000347
2000009c:	20000349 	.word	0x20000349
200000a0:	2000034b 	.word	0x2000034b
	...
200000bc:	2000034d 	.word	0x2000034d
200000c0:	2000034f 	.word	0x2000034f
200000c4:	20000351 	.word	0x20000351
200000c8:	20000353 	.word	0x20000353
200000cc:	20000355 	.word	0x20000355
200000d0:	20000357 	.word	0x20000357
200000d4:	20000359 	.word	0x20000359
200000d8:	2000035b 	.word	0x2000035b
200000dc:	2000035d 	.word	0x2000035d
200000e0:	2000035f 	.word	0x2000035f
200000e4:	20000361 	.word	0x20000361
200000e8:	20000363 	.word	0x20000363
200000ec:	20000365 	.word	0x20000365
200000f0:	20000367 	.word	0x20000367
200000f4:	20000369 	.word	0x20000369
200000f8:	2000036b 	.word	0x2000036b
200000fc:	2000036d 	.word	0x2000036d
20000100:	2000036f 	.word	0x2000036f
20000104:	20000371 	.word	0x20000371
20000108:	20000373 	.word	0x20000373
2000010c:	20000375 	.word	0x20000375
20000110:	20000377 	.word	0x20000377
20000114:	20000379 	.word	0x20000379
20000118:	2000037b 	.word	0x2000037b
2000011c:	2000037d 	.word	0x2000037d
20000120:	2000037f 	.word	0x2000037f
20000124:	20000381 	.word	0x20000381
20000128:	20000383 	.word	0x20000383
2000012c:	20000385 	.word	0x20000385
20000130:	20000387 	.word	0x20000387
20000134:	20000389 	.word	0x20000389
20000138:	2000038b 	.word	0x2000038b
2000013c:	2000038d 	.word	0x2000038d
20000140:	2000038f 	.word	0x2000038f
20000144:	20000391 	.word	0x20000391
20000148:	20000393 	.word	0x20000393
2000014c:	20000395 	.word	0x20000395
20000150:	20000397 	.word	0x20000397
20000154:	20000399 	.word	0x20000399
20000158:	2000039b 	.word	0x2000039b
2000015c:	2000039d 	.word	0x2000039d
20000160:	2000039f 	.word	0x2000039f
20000164:	200003a1 	.word	0x200003a1
20000168:	200003a3 	.word	0x200003a3
2000016c:	200003a5 	.word	0x200003a5
20000170:	200003a7 	.word	0x200003a7
20000174:	200003a9 	.word	0x200003a9
20000178:	200003ab 	.word	0x200003ab
2000017c:	200003ad 	.word	0x200003ad
20000180:	200003af 	.word	0x200003af
20000184:	200003b1 	.word	0x200003b1
20000188:	200003b3 	.word	0x200003b3
2000018c:	200003b5 	.word	0x200003b5
20000190:	200003b7 	.word	0x200003b7
20000194:	200003b9 	.word	0x200003b9
20000198:	200003bb 	.word	0x200003bb
2000019c:	200003bd 	.word	0x200003bd
200001a0:	200003bf 	.word	0x200003bf
200001a4:	200003c1 	.word	0x200003c1
200001a8:	200003c3 	.word	0x200003c3
200001ac:	200003c5 	.word	0x200003c5
200001b0:	200003c7 	.word	0x200003c7
200001b4:	200003c9 	.word	0x200003c9
200001b8:	200003cb 	.word	0x200003cb
200001bc:	200003cd 	.word	0x200003cd
200001c0:	200003cf 	.word	0x200003cf
200001c4:	200003d1 	.word	0x200003d1
200001c8:	200003d3 	.word	0x200003d3
200001cc:	200003d5 	.word	0x200003d5
200001d0:	200003d7 	.word	0x200003d7
200001d4:	200003d9 	.word	0x200003d9
200001d8:	200003db 	.word	0x200003db
200001dc:	200003dd 	.word	0x200003dd
200001e0:	200003df 	.word	0x200003df
200001e4:	200003e1 	.word	0x200003e1
200001e8:	200003e3 	.word	0x200003e3
200001ec:	200003e5 	.word	0x200003e5
200001f0:	200003e7 	.word	0x200003e7
200001f4:	200003e9 	.word	0x200003e9
200001f8:	200003eb 	.word	0x200003eb
200001fc:	200003ed 	.word	0x200003ed
20000200:	200003ef 	.word	0x200003ef
20000204:	200003f1 	.word	0x200003f1
20000208:	200003f3 	.word	0x200003f3
2000020c:	200003f5 	.word	0x200003f5
20000210:	200003f7 	.word	0x200003f7
20000214:	200003f9 	.word	0x200003f9
20000218:	20003731 	.word	0x20003731
2000021c:	20003751 	.word	0x20003751
20000220:	20003771 	.word	0x20003771
20000224:	20003791 	.word	0x20003791
20000228:	200037b1 	.word	0x200037b1
2000022c:	200037d1 	.word	0x200037d1
20000230:	200037f1 	.word	0x200037f1
20000234:	20003811 	.word	0x20003811
20000238:	20003831 	.word	0x20003831
2000023c:	20003851 	.word	0x20003851
20000240:	20003871 	.word	0x20003871
20000244:	20003891 	.word	0x20003891
20000248:	200038b1 	.word	0x200038b1
2000024c:	200038d1 	.word	0x200038d1
20000250:	200038f1 	.word	0x200038f1
20000254:	20003911 	.word	0x20003911
20000258:	20003931 	.word	0x20003931
2000025c:	20003951 	.word	0x20003951
20000260:	20003971 	.word	0x20003971
20000264:	20003991 	.word	0x20003991
20000268:	200039b1 	.word	0x200039b1
2000026c:	200039d1 	.word	0x200039d1
20000270:	200039f1 	.word	0x200039f1
20000274:	20003a11 	.word	0x20003a11
20000278:	20003a31 	.word	0x20003a31
2000027c:	20003a51 	.word	0x20003a51
20000280:	20003a71 	.word	0x20003a71
20000284:	20003a91 	.word	0x20003a91
20000288:	20003ab1 	.word	0x20003ab1
2000028c:	20003ad1 	.word	0x20003ad1
20000290:	20003af1 	.word	0x20003af1
20000294:	20003b11 	.word	0x20003b11

20000298 <Reset_Handler>:
20000298:	4868      	ldr	r0, [pc, #416]	; (2000043c <ACE_ADC2_FifoEmpty_IRQHandler+0x44>)
2000029a:	4780      	blx	r0
2000029c:	4868      	ldr	r0, [pc, #416]	; (20000440 <ACE_ADC2_FifoEmpty_IRQHandler+0x48>)
2000029e:	2800      	cmp	r0, #0
200002a0:	d10b      	bne.n	200002ba <copy_data>
200002a2:	4868      	ldr	r0, [pc, #416]	; (20000444 <ACE_ADC2_FifoEmpty_IRQHandler+0x4c>)
200002a4:	4968      	ldr	r1, [pc, #416]	; (20000448 <ACE_ADC2_FifoEmpty_IRQHandler+0x50>)
200002a6:	4a69      	ldr	r2, [pc, #420]	; (2000044c <ACE_ADC2_FifoEmpty_IRQHandler+0x54>)
200002a8:	4288      	cmp	r0, r1
200002aa:	d006      	beq.n	200002ba <copy_data>

200002ac <copy_code_loop>:
200002ac:	4291      	cmp	r1, r2
200002ae:	bf1c      	itt	ne
200002b0:	f850 3b04 	ldrne.w	r3, [r0], #4
200002b4:	f841 3b04 	strne.w	r3, [r1], #4
200002b8:	d1f8      	bne.n	200002ac <copy_code_loop>

200002ba <copy_data>:
200002ba:	4865      	ldr	r0, [pc, #404]	; (20000450 <ACE_ADC2_FifoEmpty_IRQHandler+0x58>)
200002bc:	4965      	ldr	r1, [pc, #404]	; (20000454 <ACE_ADC2_FifoEmpty_IRQHandler+0x5c>)
200002be:	4a66      	ldr	r2, [pc, #408]	; (20000458 <ACE_ADC2_FifoEmpty_IRQHandler+0x60>)
200002c0:	4288      	cmp	r0, r1
200002c2:	d006      	beq.n	200002d2 <clear_bss>

200002c4 <copy_data_loop>:
200002c4:	4291      	cmp	r1, r2
200002c6:	bf1c      	itt	ne
200002c8:	f850 3b04 	ldrne.w	r3, [r0], #4
200002cc:	f841 3b04 	strne.w	r3, [r1], #4
200002d0:	d1f8      	bne.n	200002c4 <copy_data_loop>

200002d2 <clear_bss>:
200002d2:	4862      	ldr	r0, [pc, #392]	; (2000045c <ACE_ADC2_FifoEmpty_IRQHandler+0x64>)
200002d4:	4962      	ldr	r1, [pc, #392]	; (20000460 <ACE_ADC2_FifoEmpty_IRQHandler+0x68>)
200002d6:	4a63      	ldr	r2, [pc, #396]	; (20000464 <ACE_ADC2_FifoEmpty_IRQHandler+0x6c>)

200002d8 <clear_bss_loop>:
200002d8:	4291      	cmp	r1, r2
200002da:	bf18      	it	ne
200002dc:	f841 0b04 	strne.w	r0, [r1], #4
200002e0:	d1fa      	bne.n	200002d8 <clear_bss_loop>
	...

200002f0 <call_glob_ctor>:
200002f0:	f8df 0174 	ldr.w	r0, [pc, #372]	; 20000468 <ACE_ADC2_FifoEmpty_IRQHandler+0x70>
200002f4:	f20f 0e03 	addw	lr, pc, #3
200002f8:	4700      	bx	r0

200002fa <branch_to_main>:
200002fa:	f04f 0000 	mov.w	r0, #0
200002fe:	f04f 0100 	mov.w	r1, #0
20000302:	f8df f168 	ldr.w	pc, [pc, #360]	; 2000046c <ACE_ADC2_FifoEmpty_IRQHandler+0x74>

20000306 <ExitLoop>:
20000306:	e7fe      	b.n	20000306 <ExitLoop>

20000308 <NMI_Handler>:
20000308:	e7fe      	b.n	20000308 <NMI_Handler>

2000030a <HardFault_Handler>:
2000030a:	e7fe      	b.n	2000030a <HardFault_Handler>

2000030c <MemManage_Handler>:
2000030c:	e7fe      	b.n	2000030c <MemManage_Handler>

2000030e <BusFault_Handler>:
2000030e:	e7fe      	b.n	2000030e <BusFault_Handler>

20000310 <UsageFault_Handler>:
20000310:	e7fe      	b.n	20000310 <UsageFault_Handler>

20000312 <SVC_Handler>:
20000312:	e7fe      	b.n	20000312 <SVC_Handler>

20000314 <DebugMon_Handler>:
20000314:	e7fe      	b.n	20000314 <DebugMon_Handler>

20000316 <PendSV_Handler>:
20000316:	e7fe      	b.n	20000316 <PendSV_Handler>

20000318 <SysTick_Handler>:
20000318:	e7fe      	b.n	20000318 <SysTick_Handler>

2000031a <WdogWakeup_IRQHandler>:
2000031a:	e7fe      	b.n	2000031a <WdogWakeup_IRQHandler>

2000031c <BrownOut_1_5V_IRQHandler>:
2000031c:	e7fe      	b.n	2000031c <BrownOut_1_5V_IRQHandler>

2000031e <BrownOut_3_3V_IRQHandler>:
2000031e:	e7fe      	b.n	2000031e <BrownOut_3_3V_IRQHandler>

20000320 <RTC_Match_IRQHandler>:
20000320:	e7fe      	b.n	20000320 <RTC_Match_IRQHandler>

20000322 <RTCIF_Pub_IRQHandler>:
20000322:	e7fe      	b.n	20000322 <RTCIF_Pub_IRQHandler>

20000324 <EthernetMAC_IRQHandler>:
20000324:	e7fe      	b.n	20000324 <EthernetMAC_IRQHandler>

20000326 <IAP_IRQHandler>:
20000326:	e7fe      	b.n	20000326 <IAP_IRQHandler>

20000328 <ENVM0_IRQHandler>:
20000328:	e7fe      	b.n	20000328 <ENVM0_IRQHandler>

2000032a <ENVM1_IRQHandler>:
2000032a:	e7fe      	b.n	2000032a <ENVM1_IRQHandler>

2000032c <DMA_IRQHandler>:
2000032c:	e7fe      	b.n	2000032c <DMA_IRQHandler>
2000032e:	e7fe      	b.n	2000032e <DMA_IRQHandler+0x2>
20000330:	e7fe      	b.n	20000330 <DMA_IRQHandler+0x4>

20000332 <SPI0_IRQHandler>:
20000332:	e7fe      	b.n	20000332 <SPI0_IRQHandler>

20000334 <SPI1_IRQHandler>:
20000334:	e7fe      	b.n	20000334 <SPI1_IRQHandler>
20000336:	e7fe      	b.n	20000336 <SPI1_IRQHandler+0x2>

20000338 <I2C0_SMBAlert_IRQHandler>:
20000338:	e7fe      	b.n	20000338 <I2C0_SMBAlert_IRQHandler>

2000033a <I2C0_SMBus_IRQHandler>:
2000033a:	e7fe      	b.n	2000033a <I2C0_SMBus_IRQHandler>
2000033c:	e7fe      	b.n	2000033c <I2C0_SMBus_IRQHandler+0x2>

2000033e <I2C1_SMBAlert_IRQHandler>:
2000033e:	e7fe      	b.n	2000033e <I2C1_SMBAlert_IRQHandler>

20000340 <I2C1_SMBus_IRQHandler>:
20000340:	e7fe      	b.n	20000340 <I2C1_SMBus_IRQHandler>
20000342:	e7fe      	b.n	20000342 <I2C1_SMBus_IRQHandler+0x2>

20000344 <Timer2_IRQHandler>:
20000344:	e7fe      	b.n	20000344 <Timer2_IRQHandler>

20000346 <PLL_Lock_IRQHandler>:
20000346:	e7fe      	b.n	20000346 <PLL_Lock_IRQHandler>

20000348 <PLL_LockLost_IRQHandler>:
20000348:	e7fe      	b.n	20000348 <PLL_LockLost_IRQHandler>

2000034a <CommError_IRQHandler>:
2000034a:	e7fe      	b.n	2000034a <CommError_IRQHandler>

2000034c <Fabric_IRQHandler>:
2000034c:	e7fe      	b.n	2000034c <Fabric_IRQHandler>

2000034e <GPIO0_IRQHandler>:
2000034e:	e7fe      	b.n	2000034e <GPIO0_IRQHandler>

20000350 <GPIO1_IRQHandler>:
20000350:	e7fe      	b.n	20000350 <GPIO1_IRQHandler>

20000352 <GPIO2_IRQHandler>:
20000352:	e7fe      	b.n	20000352 <GPIO2_IRQHandler>

20000354 <GPIO3_IRQHandler>:
20000354:	e7fe      	b.n	20000354 <GPIO3_IRQHandler>

20000356 <GPIO4_IRQHandler>:
20000356:	e7fe      	b.n	20000356 <GPIO4_IRQHandler>

20000358 <GPIO5_IRQHandler>:
20000358:	e7fe      	b.n	20000358 <GPIO5_IRQHandler>

2000035a <GPIO6_IRQHandler>:
2000035a:	e7fe      	b.n	2000035a <GPIO6_IRQHandler>

2000035c <GPIO7_IRQHandler>:
2000035c:	e7fe      	b.n	2000035c <GPIO7_IRQHandler>

2000035e <GPIO8_IRQHandler>:
2000035e:	e7fe      	b.n	2000035e <GPIO8_IRQHandler>

20000360 <GPIO9_IRQHandler>:
20000360:	e7fe      	b.n	20000360 <GPIO9_IRQHandler>

20000362 <GPIO10_IRQHandler>:
20000362:	e7fe      	b.n	20000362 <GPIO10_IRQHandler>

20000364 <GPIO11_IRQHandler>:
20000364:	e7fe      	b.n	20000364 <GPIO11_IRQHandler>

20000366 <GPIO12_IRQHandler>:
20000366:	e7fe      	b.n	20000366 <GPIO12_IRQHandler>

20000368 <GPIO13_IRQHandler>:
20000368:	e7fe      	b.n	20000368 <GPIO13_IRQHandler>

2000036a <GPIO14_IRQHandler>:
2000036a:	e7fe      	b.n	2000036a <GPIO14_IRQHandler>

2000036c <GPIO15_IRQHandler>:
2000036c:	e7fe      	b.n	2000036c <GPIO15_IRQHandler>

2000036e <GPIO16_IRQHandler>:
2000036e:	e7fe      	b.n	2000036e <GPIO16_IRQHandler>

20000370 <GPIO17_IRQHandler>:
20000370:	e7fe      	b.n	20000370 <GPIO17_IRQHandler>

20000372 <GPIO18_IRQHandler>:
20000372:	e7fe      	b.n	20000372 <GPIO18_IRQHandler>

20000374 <GPIO19_IRQHandler>:
20000374:	e7fe      	b.n	20000374 <GPIO19_IRQHandler>

20000376 <GPIO20_IRQHandler>:
20000376:	e7fe      	b.n	20000376 <GPIO20_IRQHandler>

20000378 <GPIO21_IRQHandler>:
20000378:	e7fe      	b.n	20000378 <GPIO21_IRQHandler>

2000037a <GPIO22_IRQHandler>:
2000037a:	e7fe      	b.n	2000037a <GPIO22_IRQHandler>

2000037c <GPIO23_IRQHandler>:
2000037c:	e7fe      	b.n	2000037c <GPIO23_IRQHandler>

2000037e <GPIO24_IRQHandler>:
2000037e:	e7fe      	b.n	2000037e <GPIO24_IRQHandler>

20000380 <GPIO25_IRQHandler>:
20000380:	e7fe      	b.n	20000380 <GPIO25_IRQHandler>

20000382 <GPIO26_IRQHandler>:
20000382:	e7fe      	b.n	20000382 <GPIO26_IRQHandler>

20000384 <GPIO27_IRQHandler>:
20000384:	e7fe      	b.n	20000384 <GPIO27_IRQHandler>

20000386 <GPIO28_IRQHandler>:
20000386:	e7fe      	b.n	20000386 <GPIO28_IRQHandler>

20000388 <GPIO29_IRQHandler>:
20000388:	e7fe      	b.n	20000388 <GPIO29_IRQHandler>

2000038a <GPIO30_IRQHandler>:
2000038a:	e7fe      	b.n	2000038a <GPIO30_IRQHandler>

2000038c <GPIO31_IRQHandler>:
2000038c:	e7fe      	b.n	2000038c <GPIO31_IRQHandler>

2000038e <ACE_PC0_Flag0_IRQHandler>:
2000038e:	e7fe      	b.n	2000038e <ACE_PC0_Flag0_IRQHandler>

20000390 <ACE_PC0_Flag1_IRQHandler>:
20000390:	e7fe      	b.n	20000390 <ACE_PC0_Flag1_IRQHandler>

20000392 <ACE_PC0_Flag2_IRQHandler>:
20000392:	e7fe      	b.n	20000392 <ACE_PC0_Flag2_IRQHandler>

20000394 <ACE_PC0_Flag3_IRQHandler>:
20000394:	e7fe      	b.n	20000394 <ACE_PC0_Flag3_IRQHandler>

20000396 <ACE_PC1_Flag0_IRQHandler>:
20000396:	e7fe      	b.n	20000396 <ACE_PC1_Flag0_IRQHandler>

20000398 <ACE_PC1_Flag1_IRQHandler>:
20000398:	e7fe      	b.n	20000398 <ACE_PC1_Flag1_IRQHandler>

2000039a <ACE_PC1_Flag2_IRQHandler>:
2000039a:	e7fe      	b.n	2000039a <ACE_PC1_Flag2_IRQHandler>

2000039c <ACE_PC1_Flag3_IRQHandler>:
2000039c:	e7fe      	b.n	2000039c <ACE_PC1_Flag3_IRQHandler>

2000039e <ACE_PC2_Flag0_IRQHandler>:
2000039e:	e7fe      	b.n	2000039e <ACE_PC2_Flag0_IRQHandler>

200003a0 <ACE_PC2_Flag1_IRQHandler>:
200003a0:	e7fe      	b.n	200003a0 <ACE_PC2_Flag1_IRQHandler>

200003a2 <ACE_PC2_Flag2_IRQHandler>:
200003a2:	e7fe      	b.n	200003a2 <ACE_PC2_Flag2_IRQHandler>

200003a4 <ACE_PC2_Flag3_IRQHandler>:
200003a4:	e7fe      	b.n	200003a4 <ACE_PC2_Flag3_IRQHandler>

200003a6 <ACE_ADC0_DataValid_IRQHandler>:
200003a6:	e7fe      	b.n	200003a6 <ACE_ADC0_DataValid_IRQHandler>

200003a8 <ACE_ADC1_DataValid_IRQHandler>:
200003a8:	e7fe      	b.n	200003a8 <ACE_ADC1_DataValid_IRQHandler>

200003aa <ACE_ADC2_DataValid_IRQHandler>:
200003aa:	e7fe      	b.n	200003aa <ACE_ADC2_DataValid_IRQHandler>

200003ac <ACE_ADC0_CalDone_IRQHandler>:
200003ac:	e7fe      	b.n	200003ac <ACE_ADC0_CalDone_IRQHandler>

200003ae <ACE_ADC1_CalDone_IRQHandler>:
200003ae:	e7fe      	b.n	200003ae <ACE_ADC1_CalDone_IRQHandler>

200003b0 <ACE_ADC2_CalDone_IRQHandler>:
200003b0:	e7fe      	b.n	200003b0 <ACE_ADC2_CalDone_IRQHandler>

200003b2 <ACE_ADC0_CalStart_IRQHandler>:
200003b2:	e7fe      	b.n	200003b2 <ACE_ADC0_CalStart_IRQHandler>

200003b4 <ACE_ADC1_CalStart_IRQHandler>:
200003b4:	e7fe      	b.n	200003b4 <ACE_ADC1_CalStart_IRQHandler>

200003b6 <ACE_ADC2_CalStart_IRQHandler>:
200003b6:	e7fe      	b.n	200003b6 <ACE_ADC2_CalStart_IRQHandler>

200003b8 <ACE_Comp0_Fall_IRQHandler>:
200003b8:	e7fe      	b.n	200003b8 <ACE_Comp0_Fall_IRQHandler>

200003ba <ACE_Comp1_Fall_IRQHandler>:
200003ba:	e7fe      	b.n	200003ba <ACE_Comp1_Fall_IRQHandler>

200003bc <ACE_Comp2_Fall_IRQHandler>:
200003bc:	e7fe      	b.n	200003bc <ACE_Comp2_Fall_IRQHandler>

200003be <ACE_Comp3_Fall_IRQHandler>:
200003be:	e7fe      	b.n	200003be <ACE_Comp3_Fall_IRQHandler>

200003c0 <ACE_Comp4_Fall_IRQHandler>:
200003c0:	e7fe      	b.n	200003c0 <ACE_Comp4_Fall_IRQHandler>

200003c2 <ACE_Comp5_Fall_IRQHandler>:
200003c2:	e7fe      	b.n	200003c2 <ACE_Comp5_Fall_IRQHandler>

200003c4 <ACE_Comp6_Fall_IRQHandler>:
200003c4:	e7fe      	b.n	200003c4 <ACE_Comp6_Fall_IRQHandler>

200003c6 <ACE_Comp7_Fall_IRQHandler>:
200003c6:	e7fe      	b.n	200003c6 <ACE_Comp7_Fall_IRQHandler>

200003c8 <ACE_Comp8_Fall_IRQHandler>:
200003c8:	e7fe      	b.n	200003c8 <ACE_Comp8_Fall_IRQHandler>

200003ca <ACE_Comp9_Fall_IRQHandler>:
200003ca:	e7fe      	b.n	200003ca <ACE_Comp9_Fall_IRQHandler>

200003cc <ACE_Comp10_Fall_IRQHandler>:
200003cc:	e7fe      	b.n	200003cc <ACE_Comp10_Fall_IRQHandler>

200003ce <ACE_Comp11_Fall_IRQHandler>:
200003ce:	e7fe      	b.n	200003ce <ACE_Comp11_Fall_IRQHandler>

200003d0 <ACE_Comp0_Rise_IRQHandler>:
200003d0:	e7fe      	b.n	200003d0 <ACE_Comp0_Rise_IRQHandler>

200003d2 <ACE_Comp1_Rise_IRQHandler>:
200003d2:	e7fe      	b.n	200003d2 <ACE_Comp1_Rise_IRQHandler>

200003d4 <ACE_Comp2_Rise_IRQHandler>:
200003d4:	e7fe      	b.n	200003d4 <ACE_Comp2_Rise_IRQHandler>

200003d6 <ACE_Comp3_Rise_IRQHandler>:
200003d6:	e7fe      	b.n	200003d6 <ACE_Comp3_Rise_IRQHandler>

200003d8 <ACE_Comp4_Rise_IRQHandler>:
200003d8:	e7fe      	b.n	200003d8 <ACE_Comp4_Rise_IRQHandler>

200003da <ACE_Comp5_Rise_IRQHandler>:
200003da:	e7fe      	b.n	200003da <ACE_Comp5_Rise_IRQHandler>

200003dc <ACE_Comp6_Rise_IRQHandler>:
200003dc:	e7fe      	b.n	200003dc <ACE_Comp6_Rise_IRQHandler>

200003de <ACE_Comp7_Rise_IRQHandler>:
200003de:	e7fe      	b.n	200003de <ACE_Comp7_Rise_IRQHandler>

200003e0 <ACE_Comp8_Rise_IRQHandler>:
200003e0:	e7fe      	b.n	200003e0 <ACE_Comp8_Rise_IRQHandler>

200003e2 <ACE_Comp9_Rise_IRQHandler>:
200003e2:	e7fe      	b.n	200003e2 <ACE_Comp9_Rise_IRQHandler>

200003e4 <ACE_Comp10_Rise_IRQHandler>:
200003e4:	e7fe      	b.n	200003e4 <ACE_Comp10_Rise_IRQHandler>

200003e6 <ACE_Comp11_Rise_IRQHandler>:
200003e6:	e7fe      	b.n	200003e6 <ACE_Comp11_Rise_IRQHandler>

200003e8 <ACE_ADC0_FifoFull_IRQHandler>:
200003e8:	e7fe      	b.n	200003e8 <ACE_ADC0_FifoFull_IRQHandler>

200003ea <ACE_ADC0_FifoAFull_IRQHandler>:
200003ea:	e7fe      	b.n	200003ea <ACE_ADC0_FifoAFull_IRQHandler>

200003ec <ACE_ADC0_FifoEmpty_IRQHandler>:
200003ec:	e7fe      	b.n	200003ec <ACE_ADC0_FifoEmpty_IRQHandler>

200003ee <ACE_ADC1_FifoFull_IRQHandler>:
200003ee:	e7fe      	b.n	200003ee <ACE_ADC1_FifoFull_IRQHandler>

200003f0 <ACE_ADC1_FifoAFull_IRQHandler>:
200003f0:	e7fe      	b.n	200003f0 <ACE_ADC1_FifoAFull_IRQHandler>

200003f2 <ACE_ADC1_FifoEmpty_IRQHandler>:
200003f2:	e7fe      	b.n	200003f2 <ACE_ADC1_FifoEmpty_IRQHandler>

200003f4 <ACE_ADC2_FifoFull_IRQHandler>:
200003f4:	e7fe      	b.n	200003f4 <ACE_ADC2_FifoFull_IRQHandler>

200003f6 <ACE_ADC2_FifoAFull_IRQHandler>:
200003f6:	e7fe      	b.n	200003f6 <ACE_ADC2_FifoAFull_IRQHandler>

200003f8 <ACE_ADC2_FifoEmpty_IRQHandler>:
200003f8:	e7fe      	b.n	200003f8 <ACE_ADC2_FifoEmpty_IRQHandler>
200003fa:	e7fe      	b.n	200003fa <ACE_ADC2_FifoEmpty_IRQHandler+0x2>
200003fc:	e7fe      	b.n	200003fc <ACE_ADC2_FifoEmpty_IRQHandler+0x4>
200003fe:	e7fe      	b.n	200003fe <ACE_ADC2_FifoEmpty_IRQHandler+0x6>
20000400:	e7fe      	b.n	20000400 <ACE_ADC2_FifoEmpty_IRQHandler+0x8>
20000402:	e7fe      	b.n	20000402 <ACE_ADC2_FifoEmpty_IRQHandler+0xa>
20000404:	e7fe      	b.n	20000404 <ACE_ADC2_FifoEmpty_IRQHandler+0xc>
20000406:	e7fe      	b.n	20000406 <ACE_ADC2_FifoEmpty_IRQHandler+0xe>
20000408:	e7fe      	b.n	20000408 <ACE_ADC2_FifoEmpty_IRQHandler+0x10>
2000040a:	e7fe      	b.n	2000040a <ACE_ADC2_FifoEmpty_IRQHandler+0x12>
2000040c:	e7fe      	b.n	2000040c <ACE_ADC2_FifoEmpty_IRQHandler+0x14>
2000040e:	e7fe      	b.n	2000040e <ACE_ADC2_FifoEmpty_IRQHandler+0x16>
20000410:	e7fe      	b.n	20000410 <ACE_ADC2_FifoEmpty_IRQHandler+0x18>
20000412:	e7fe      	b.n	20000412 <ACE_ADC2_FifoEmpty_IRQHandler+0x1a>
20000414:	e7fe      	b.n	20000414 <ACE_ADC2_FifoEmpty_IRQHandler+0x1c>
20000416:	e7fe      	b.n	20000416 <ACE_ADC2_FifoEmpty_IRQHandler+0x1e>
20000418:	e7fe      	b.n	20000418 <ACE_ADC2_FifoEmpty_IRQHandler+0x20>
2000041a:	e7fe      	b.n	2000041a <ACE_ADC2_FifoEmpty_IRQHandler+0x22>
2000041c:	e7fe      	b.n	2000041c <ACE_ADC2_FifoEmpty_IRQHandler+0x24>
2000041e:	e7fe      	b.n	2000041e <ACE_ADC2_FifoEmpty_IRQHandler+0x26>
20000420:	e7fe      	b.n	20000420 <ACE_ADC2_FifoEmpty_IRQHandler+0x28>
20000422:	e7fe      	b.n	20000422 <ACE_ADC2_FifoEmpty_IRQHandler+0x2a>
20000424:	e7fe      	b.n	20000424 <ACE_ADC2_FifoEmpty_IRQHandler+0x2c>
20000426:	e7fe      	b.n	20000426 <ACE_ADC2_FifoEmpty_IRQHandler+0x2e>
20000428:	e7fe      	b.n	20000428 <ACE_ADC2_FifoEmpty_IRQHandler+0x30>
2000042a:	e7fe      	b.n	2000042a <ACE_ADC2_FifoEmpty_IRQHandler+0x32>
2000042c:	e7fe      	b.n	2000042c <ACE_ADC2_FifoEmpty_IRQHandler+0x34>
2000042e:	e7fe      	b.n	2000042e <ACE_ADC2_FifoEmpty_IRQHandler+0x36>
20000430:	e7fe      	b.n	20000430 <ACE_ADC2_FifoEmpty_IRQHandler+0x38>
20000432:	e7fe      	b.n	20000432 <ACE_ADC2_FifoEmpty_IRQHandler+0x3a>
20000434:	e7fe      	b.n	20000434 <ACE_ADC2_FifoEmpty_IRQHandler+0x3c>
20000436:	e7fe      	b.n	20000436 <ACE_ADC2_FifoEmpty_IRQHandler+0x3e>
20000438:	e7fe      	b.n	20000438 <ACE_ADC2_FifoEmpty_IRQHandler+0x40>
2000043a:	0000      	.short	0x0000
2000043c:	20002fb9 	.word	0x20002fb9
20000440:	00000000 	.word	0x00000000
20000444:	20000000 	.word	0x20000000
20000448:	20000000 	.word	0x20000000
2000044c:	2000a608 	.word	0x2000a608
20000450:	2000a608 	.word	0x2000a608
20000454:	2000a608 	.word	0x2000a608
20000458:	2000ab88 	.word	0x2000ab88
2000045c:	00000000 	.word	0x00000000
20000460:	2000ab88 	.word	0x2000ab88
20000464:	2000ae68 	.word	0x2000ae68
20000468:	2000453d 	.word	0x2000453d
2000046c:	20000cd1 	.word	0x20000cd1

20000470 <__do_global_dtors_aux>:
20000470:	f64a 3388 	movw	r3, #43912	; 0xab88
20000474:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000478:	781a      	ldrb	r2, [r3, #0]
2000047a:	b90a      	cbnz	r2, 20000480 <__do_global_dtors_aux+0x10>
2000047c:	2001      	movs	r0, #1
2000047e:	7018      	strb	r0, [r3, #0]
20000480:	4770      	bx	lr
20000482:	bf00      	nop

20000484 <frame_dummy>:
20000484:	f24a 6008 	movw	r0, #42504	; 0xa608
20000488:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000048c:	b508      	push	{r3, lr}
2000048e:	6803      	ldr	r3, [r0, #0]
20000490:	b12b      	cbz	r3, 2000049e <frame_dummy+0x1a>
20000492:	f240 0300 	movw	r3, #0
20000496:	f2c0 0300 	movt	r3, #0
2000049a:	b103      	cbz	r3, 2000049e <frame_dummy+0x1a>
2000049c:	4798      	blx	r3
2000049e:	bd08      	pop	{r3, pc}

200004a0 <init_ir_control>:
 *      Author: baldeeb
 */

#include "IRcontrol.h"

void init_ir_control(void){
200004a0:	b580      	push	{r7, lr}
200004a2:	b082      	sub	sp, #8
200004a4:	af00      	add	r7, sp, #0
	int i;

	ACE_init();
200004a6:	f002 fd2f 	bl	20002f08 <ACE_init>

	/* DAC initialization */
	ACE_configure_sdd(
200004aa:	f04f 0001 	mov.w	r0, #1
200004ae:	f04f 0100 	mov.w	r1, #0
200004b2:	f04f 0200 	mov.w	r2, #0
200004b6:	f04f 0300 	mov.w	r3, #0
200004ba:	f002 fa65 	bl	20002988 <ACE_configure_sdd>
		SDD1_OUT,
		SDD_8_BITS,
		SDD_VOLTAGE_MODE | SDD_RETURN_TO_ZERO,
		INDIVIDUAL_UPDATE
	);
	ACE_enable_sdd(SDD1_OUT);
200004be:	f04f 0001 	mov.w	r0, #1
200004c2:	f002 fac3 	bl	20002a4c <ACE_enable_sdd>

    /* handler for ADC channel */
    adc_handler_f = ACE_get_channel_handle((const uint8_t *)"ADCDirectInput_0");
200004c6:	f24a 106c 	movw	r0, #41324	; 0xa16c
200004ca:	f2c2 0000 	movt	r0, #8192	; 0x2000
200004ce:	f002 fcfb 	bl	20002ec8 <ACE_get_channel_handle>
200004d2:	4603      	mov	r3, r0
200004d4:	461a      	mov	r2, r3
200004d6:	f64a 431c 	movw	r3, #44060	; 0xac1c
200004da:	f2c2 0300 	movt	r3, #8192	; 0x2000
200004de:	701a      	strb	r2, [r3, #0]
    adc_handler_b = ACE_get_channel_handle((const uint8_t *)"ADCDirectInput_1");
200004e0:	f24a 1080 	movw	r0, #41344	; 0xa180
200004e4:	f2c2 0000 	movt	r0, #8192	; 0x2000
200004e8:	f002 fcee 	bl	20002ec8 <ACE_get_channel_handle>
200004ec:	4603      	mov	r3, r0
200004ee:	461a      	mov	r2, r3
200004f0:	f64a 4348 	movw	r3, #44104	; 0xac48
200004f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200004f8:	701a      	strb	r2, [r3, #0]

    for(i = 0; i < IR_SAMPLE_COUNT; i++){
200004fa:	f04f 0300 	mov.w	r3, #0
200004fe:	607b      	str	r3, [r7, #4]
20000500:	e015      	b.n	2000052e <init_ir_control+0x8e>
    	ir_front_samples[i] = 0;
20000502:	687a      	ldr	r2, [r7, #4]
20000504:	f64a 4358 	movw	r3, #44120	; 0xac58
20000508:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000050c:	f04f 0100 	mov.w	r1, #0
20000510:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    	ir_back_samples[i] = 0;
20000514:	687a      	ldr	r2, [r7, #4]
20000516:	f64a 4320 	movw	r3, #44064	; 0xac20
2000051a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000051e:	f04f 0100 	mov.w	r1, #0
20000522:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* handler for ADC channel */
    adc_handler_f = ACE_get_channel_handle((const uint8_t *)"ADCDirectInput_0");
    adc_handler_b = ACE_get_channel_handle((const uint8_t *)"ADCDirectInput_1");

    for(i = 0; i < IR_SAMPLE_COUNT; i++){
20000526:	687b      	ldr	r3, [r7, #4]
20000528:	f103 0301 	add.w	r3, r3, #1
2000052c:	607b      	str	r3, [r7, #4]
2000052e:	687b      	ldr	r3, [r7, #4]
20000530:	2b09      	cmp	r3, #9
20000532:	dde6      	ble.n	20000502 <init_ir_control+0x62>
    	ir_front_samples[i] = 0;
    	ir_back_samples[i] = 0;
    }
    sample_index = 0;
20000534:	f64a 4310 	movw	r3, #44048	; 0xac10
20000538:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000053c:	f04f 0200 	mov.w	r2, #0
20000540:	601a      	str	r2, [r3, #0]
}
20000542:	f107 0708 	add.w	r7, r7, #8
20000546:	46bd      	mov	sp, r7
20000548:	bd80      	pop	{r7, pc}
2000054a:	bf00      	nop

2000054c <ir_process_data>:

//update ir_samples and average result
void ir_process_data( void ){
2000054c:	b580      	push	{r7, lr}
2000054e:	b084      	sub	sp, #16
20000550:	af00      	add	r7, sp, #0

	int i;
	int temp_f, temp_b;
    uint16_t adc_data_f = 0;
20000552:	f04f 0300 	mov.w	r3, #0
20000556:	81bb      	strh	r3, [r7, #12]
    uint16_t adc_data_b = 0;
20000558:	f04f 0300 	mov.w	r3, #0
2000055c:	81fb      	strh	r3, [r7, #14]

	adc_data_f = ACE_get_ppe_sample(adc_handler_f) / IR_DIVIDER;
2000055e:	f64a 431c 	movw	r3, #44060	; 0xac1c
20000562:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000566:	781b      	ldrb	r3, [r3, #0]
20000568:	4618      	mov	r0, r3
2000056a:	f002 fc97 	bl	20002e9c <ACE_get_ppe_sample>
2000056e:	4603      	mov	r3, r0
20000570:	461a      	mov	r2, r3
20000572:	f248 531f 	movw	r3, #34079	; 0x851f
20000576:	f2c5 13eb 	movt	r3, #20971	; 0x51eb
2000057a:	fba3 1302 	umull	r1, r3, r3, r2
2000057e:	ea4f 1353 	mov.w	r3, r3, lsr #5
20000582:	81bb      	strh	r3, [r7, #12]
	adc_data_b = ACE_get_ppe_sample(adc_handler_b) / IR_DIVIDER;
20000584:	f64a 4348 	movw	r3, #44104	; 0xac48
20000588:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000058c:	781b      	ldrb	r3, [r3, #0]
2000058e:	4618      	mov	r0, r3
20000590:	f002 fc84 	bl	20002e9c <ACE_get_ppe_sample>
20000594:	4603      	mov	r3, r0
20000596:	461a      	mov	r2, r3
20000598:	f248 531f 	movw	r3, #34079	; 0x851f
2000059c:	f2c5 13eb 	movt	r3, #20971	; 0x51eb
200005a0:	fba3 1302 	umull	r1, r3, r3, r2
200005a4:	ea4f 1353 	mov.w	r3, r3, lsr #5
200005a8:	81fb      	strh	r3, [r7, #14]

	printf("adc_data_f: %i\r\n", adc_data_f);
200005aa:	89bb      	ldrh	r3, [r7, #12]
200005ac:	f24a 1094 	movw	r0, #41364	; 0xa194
200005b0:	f2c2 0000 	movt	r0, #8192	; 0x2000
200005b4:	4619      	mov	r1, r3
200005b6:	f004 f853 	bl	20004660 <printf>
	printf("adc_data_b: %i\r\n\n", adc_data_b);
200005ba:	89fb      	ldrh	r3, [r7, #14]
200005bc:	f24a 10a8 	movw	r0, #41384	; 0xa1a8
200005c0:	f2c2 0000 	movt	r0, #8192	; 0x2000
200005c4:	4619      	mov	r1, r3
200005c6:	f004 f84b 	bl	20004660 <printf>

	ir_front_sum -= ir_front_samples[sample_index];
200005ca:	f64a 4318 	movw	r3, #44056	; 0xac18
200005ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
200005d2:	681a      	ldr	r2, [r3, #0]
200005d4:	f64a 4310 	movw	r3, #44048	; 0xac10
200005d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200005dc:	6819      	ldr	r1, [r3, #0]
200005de:	f64a 4358 	movw	r3, #44120	; 0xac58
200005e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200005e6:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
200005ea:	ebc3 0202 	rsb	r2, r3, r2
200005ee:	f64a 4318 	movw	r3, #44056	; 0xac18
200005f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200005f6:	601a      	str	r2, [r3, #0]
	ir_back_sum -= ir_back_samples[sample_index];
200005f8:	f64a 4380 	movw	r3, #44160	; 0xac80
200005fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000600:	681a      	ldr	r2, [r3, #0]
20000602:	f64a 4310 	movw	r3, #44048	; 0xac10
20000606:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000060a:	6819      	ldr	r1, [r3, #0]
2000060c:	f64a 4320 	movw	r3, #44064	; 0xac20
20000610:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000614:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
20000618:	ebc3 0202 	rsb	r2, r3, r2
2000061c:	f64a 4380 	movw	r3, #44160	; 0xac80
20000620:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000624:	601a      	str	r2, [r3, #0]

	ir_front_samples[sample_index] = adc_data_f;
20000626:	f64a 4310 	movw	r3, #44048	; 0xac10
2000062a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000062e:	681a      	ldr	r2, [r3, #0]
20000630:	89b9      	ldrh	r1, [r7, #12]
20000632:	f64a 4358 	movw	r3, #44120	; 0xac58
20000636:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000063a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	ir_back_samples[sample_index] = adc_data_b;
2000063e:	f64a 4310 	movw	r3, #44048	; 0xac10
20000642:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000646:	681a      	ldr	r2, [r3, #0]
20000648:	89f9      	ldrh	r1, [r7, #14]
2000064a:	f64a 4320 	movw	r3, #44064	; 0xac20
2000064e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000652:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

	ir_front_sum += ir_front_samples[sample_index];
20000656:	f64a 4310 	movw	r3, #44048	; 0xac10
2000065a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000065e:	681a      	ldr	r2, [r3, #0]
20000660:	f64a 4358 	movw	r3, #44120	; 0xac58
20000664:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000668:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
2000066c:	f64a 4318 	movw	r3, #44056	; 0xac18
20000670:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000674:	681b      	ldr	r3, [r3, #0]
20000676:	441a      	add	r2, r3
20000678:	f64a 4318 	movw	r3, #44056	; 0xac18
2000067c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000680:	601a      	str	r2, [r3, #0]
	ir_back_sum += ir_back_samples[sample_index];
20000682:	f64a 4310 	movw	r3, #44048	; 0xac10
20000686:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000068a:	681a      	ldr	r2, [r3, #0]
2000068c:	f64a 4320 	movw	r3, #44064	; 0xac20
20000690:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000694:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
20000698:	f64a 4380 	movw	r3, #44160	; 0xac80
2000069c:	f2c2 0300 	movt	r3, #8192	; 0x2000
200006a0:	681b      	ldr	r3, [r3, #0]
200006a2:	441a      	add	r2, r3
200006a4:	f64a 4380 	movw	r3, #44160	; 0xac80
200006a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200006ac:	601a      	str	r2, [r3, #0]
	++sample_index;
200006ae:	f64a 4310 	movw	r3, #44048	; 0xac10
200006b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200006b6:	681b      	ldr	r3, [r3, #0]
200006b8:	f103 0201 	add.w	r2, r3, #1
200006bc:	f64a 4310 	movw	r3, #44048	; 0xac10
200006c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200006c4:	601a      	str	r2, [r3, #0]
	if(sample_index == IR_SAMPLE_COUNT)
200006c6:	f64a 4310 	movw	r3, #44048	; 0xac10
200006ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
200006ce:	681b      	ldr	r3, [r3, #0]
200006d0:	2b0a      	cmp	r3, #10
200006d2:	d106      	bne.n	200006e2 <ir_process_data+0x196>
	{
		sample_index = 0;
200006d4:	f64a 4310 	movw	r3, #44048	; 0xac10
200006d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200006dc:	f04f 0200 	mov.w	r2, #0
200006e0:	601a      	str	r2, [r3, #0]
	}

	ir_front_ave = ir_front_sum / IR_SAMPLE_COUNT;
200006e2:	f64a 4318 	movw	r3, #44056	; 0xac18
200006e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200006ea:	681a      	ldr	r2, [r3, #0]
200006ec:	f246 6367 	movw	r3, #26215	; 0x6667
200006f0:	f2c6 6366 	movt	r3, #26214	; 0x6666
200006f4:	fb83 1302 	smull	r1, r3, r3, r2
200006f8:	ea4f 01a3 	mov.w	r1, r3, asr #2
200006fc:	ea4f 73e2 	mov.w	r3, r2, asr #31
20000700:	ebc3 0201 	rsb	r2, r3, r1
20000704:	f64a 33f8 	movw	r3, #44024	; 0xabf8
20000708:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000070c:	601a      	str	r2, [r3, #0]
	ir_back_ave = ir_back_sum / IR_SAMPLE_COUNT;
2000070e:	f64a 4380 	movw	r3, #44160	; 0xac80
20000712:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000716:	681a      	ldr	r2, [r3, #0]
20000718:	f246 6367 	movw	r3, #26215	; 0x6667
2000071c:	f2c6 6366 	movt	r3, #26214	; 0x6666
20000720:	fb83 1302 	smull	r1, r3, r3, r2
20000724:	ea4f 01a3 	mov.w	r1, r3, asr #2
20000728:	ea4f 73e2 	mov.w	r3, r2, asr #31
2000072c:	ebc3 0201 	rsb	r2, r3, r1
20000730:	f64a 4314 	movw	r3, #44052	; 0xac14
20000734:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000738:	601a      	str	r2, [r3, #0]



//	printf("adc_data_f: %i\r\n", ir_front_ave);
//	printf("adc_data_b: %i\r\n\n", ir_back_ave);
}
2000073a:	f107 0710 	add.w	r7, r7, #16
2000073e:	46bd      	mov	sp, r7
20000740:	bd80      	pop	{r7, pc}
20000742:	bf00      	nop

20000744 <ir_read>:


//check IR sensor and test if the master bot is turing. Find the turning direction and difference in the reading of 2 IR_sensors
int ir_read(int * dir)
{
20000744:	b580      	push	{r7, lr}
20000746:	b084      	sub	sp, #16
20000748:	af00      	add	r7, sp, #0
2000074a:	6078      	str	r0, [r7, #4]
	ir_process_data();
2000074c:	f7ff fefe 	bl	2000054c <ir_process_data>
	int temp_error;
	if(ir_front_ave < IR_LOWER_LIMIT || ir_back_ave < IR_LOWER_LIMIT){
20000750:	f64a 33f8 	movw	r3, #44024	; 0xabf8
20000754:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000758:	681b      	ldr	r3, [r3, #0]
2000075a:	2b0e      	cmp	r3, #14
2000075c:	dd06      	ble.n	2000076c <ir_read+0x28>
2000075e:	f64a 4314 	movw	r3, #44052	; 0xac14
20000762:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000766:	681b      	ldr	r3, [r3, #0]
20000768:	2b0e      	cmp	r3, #14
2000076a:	dc06      	bgt.n	2000077a <ir_read+0x36>
		*dir = 0;
2000076c:	687b      	ldr	r3, [r7, #4]
2000076e:	f04f 0200 	mov.w	r2, #0
20000772:	601a      	str	r2, [r3, #0]
	    return 0;
20000774:	f04f 0300 	mov.w	r3, #0
20000778:	e127      	b.n	200009ca <ir_read+0x286>
	}

	//turning right, dir = 2
	if((ir_front_ave > ir_back_ave) && ((ir_front_ave - ir_back_ave) > IR_TOLERANCE))
2000077a:	f64a 33f8 	movw	r3, #44024	; 0xabf8
2000077e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000782:	681a      	ldr	r2, [r3, #0]
20000784:	f64a 4314 	movw	r3, #44052	; 0xac14
20000788:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000078c:	681b      	ldr	r3, [r3, #0]
2000078e:	429a      	cmp	r2, r3
20000790:	f340 8084 	ble.w	2000089c <ir_read+0x158>
20000794:	f64a 33f8 	movw	r3, #44024	; 0xabf8
20000798:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000079c:	681a      	ldr	r2, [r3, #0]
2000079e:	f64a 4314 	movw	r3, #44052	; 0xac14
200007a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200007a6:	681b      	ldr	r3, [r3, #0]
200007a8:	ebc3 0302 	rsb	r3, r3, r2
200007ac:	2b02      	cmp	r3, #2
200007ae:	dd75      	ble.n	2000089c <ir_read+0x158>
	{
		*dir = 2;
200007b0:	687b      	ldr	r3, [r7, #4]
200007b2:	f04f 0202 	mov.w	r2, #2
200007b6:	601a      	str	r2, [r3, #0]
		temp_error = ir_front_ave - ir_back_ave;
200007b8:	f64a 33f8 	movw	r3, #44024	; 0xabf8
200007bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
200007c0:	681a      	ldr	r2, [r3, #0]
200007c2:	f64a 4314 	movw	r3, #44052	; 0xac14
200007c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200007ca:	681b      	ldr	r3, [r3, #0]
200007cc:	ebc3 0302 	rsb	r3, r3, r2
200007d0:	60fb      	str	r3, [r7, #12]
		ir_error_sum -= ir_error_samples[ir_error_index];
200007d2:	f64a 434c 	movw	r3, #44108	; 0xac4c
200007d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200007da:	681a      	ldr	r2, [r3, #0]
200007dc:	f64a 4350 	movw	r3, #44112	; 0xac50
200007e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200007e4:	6819      	ldr	r1, [r3, #0]
200007e6:	f64a 33fc 	movw	r3, #44028	; 0xabfc
200007ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
200007ee:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
200007f2:	ebc3 0202 	rsb	r2, r3, r2
200007f6:	f64a 434c 	movw	r3, #44108	; 0xac4c
200007fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
200007fe:	601a      	str	r2, [r3, #0]
		ir_error_samples[ir_error_index] = temp_error;
20000800:	f64a 4350 	movw	r3, #44112	; 0xac50
20000804:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000808:	681a      	ldr	r2, [r3, #0]
2000080a:	f64a 33fc 	movw	r3, #44028	; 0xabfc
2000080e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000812:	68f9      	ldr	r1, [r7, #12]
20000814:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		ir_error_sum += temp_error;
20000818:	f64a 434c 	movw	r3, #44108	; 0xac4c
2000081c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000820:	681a      	ldr	r2, [r3, #0]
20000822:	68fb      	ldr	r3, [r7, #12]
20000824:	441a      	add	r2, r3
20000826:	f64a 434c 	movw	r3, #44108	; 0xac4c
2000082a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000082e:	601a      	str	r2, [r3, #0]
		ir_error = ir_error_sum / IR_ERROR_SAMPLE_COUNT;
20000830:	f64a 434c 	movw	r3, #44108	; 0xac4c
20000834:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000838:	681a      	ldr	r2, [r3, #0]
2000083a:	f246 6367 	movw	r3, #26215	; 0x6667
2000083e:	f2c6 6366 	movt	r3, #26214	; 0x6666
20000842:	fb83 1302 	smull	r1, r3, r3, r2
20000846:	ea4f 0163 	mov.w	r1, r3, asr #1
2000084a:	ea4f 73e2 	mov.w	r3, r2, asr #31
2000084e:	ebc3 0201 	rsb	r2, r3, r1
20000852:	f64a 33f4 	movw	r3, #44020	; 0xabf4
20000856:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000085a:	601a      	str	r2, [r3, #0]
		++ir_error_index;
2000085c:	f64a 4350 	movw	r3, #44112	; 0xac50
20000860:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000864:	681b      	ldr	r3, [r3, #0]
20000866:	f103 0201 	add.w	r2, r3, #1
2000086a:	f64a 4350 	movw	r3, #44112	; 0xac50
2000086e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000872:	601a      	str	r2, [r3, #0]
		if(ir_error_index == IR_ERROR_SAMPLE_COUNT)
20000874:	f64a 4350 	movw	r3, #44112	; 0xac50
20000878:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000087c:	681b      	ldr	r3, [r3, #0]
2000087e:	2b05      	cmp	r3, #5
20000880:	d106      	bne.n	20000890 <ir_read+0x14c>
		{
			ir_error_index = 0;
20000882:	f64a 4350 	movw	r3, #44112	; 0xac50
20000886:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000088a:	f04f 0200 	mov.w	r2, #0
2000088e:	601a      	str	r2, [r3, #0]
		}
		return ir_error;
20000890:	f64a 33f4 	movw	r3, #44020	; 0xabf4
20000894:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000898:	681b      	ldr	r3, [r3, #0]
2000089a:	e096      	b.n	200009ca <ir_read+0x286>
	}
	//turning left, dir = 1
	else if((ir_front_ave < ir_back_ave) && ((ir_back_ave - ir_front_ave) > IR_TOLERANCE))
2000089c:	f64a 33f8 	movw	r3, #44024	; 0xabf8
200008a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200008a4:	681a      	ldr	r2, [r3, #0]
200008a6:	f64a 4314 	movw	r3, #44052	; 0xac14
200008aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
200008ae:	681b      	ldr	r3, [r3, #0]
200008b0:	429a      	cmp	r2, r3
200008b2:	f280 8084 	bge.w	200009be <ir_read+0x27a>
200008b6:	f64a 4314 	movw	r3, #44052	; 0xac14
200008ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
200008be:	681a      	ldr	r2, [r3, #0]
200008c0:	f64a 33f8 	movw	r3, #44024	; 0xabf8
200008c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200008c8:	681b      	ldr	r3, [r3, #0]
200008ca:	ebc3 0302 	rsb	r3, r3, r2
200008ce:	2b02      	cmp	r3, #2
200008d0:	dd75      	ble.n	200009be <ir_read+0x27a>
	{
		*dir = 1;
200008d2:	687b      	ldr	r3, [r7, #4]
200008d4:	f04f 0201 	mov.w	r2, #1
200008d8:	601a      	str	r2, [r3, #0]
		temp_error = ir_back_ave - ir_front_ave;
200008da:	f64a 4314 	movw	r3, #44052	; 0xac14
200008de:	f2c2 0300 	movt	r3, #8192	; 0x2000
200008e2:	681a      	ldr	r2, [r3, #0]
200008e4:	f64a 33f8 	movw	r3, #44024	; 0xabf8
200008e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200008ec:	681b      	ldr	r3, [r3, #0]
200008ee:	ebc3 0302 	rsb	r3, r3, r2
200008f2:	60fb      	str	r3, [r7, #12]
		ir_error_sum -= ir_error_samples[ir_error_index];
200008f4:	f64a 434c 	movw	r3, #44108	; 0xac4c
200008f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200008fc:	681a      	ldr	r2, [r3, #0]
200008fe:	f64a 4350 	movw	r3, #44112	; 0xac50
20000902:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000906:	6819      	ldr	r1, [r3, #0]
20000908:	f64a 33fc 	movw	r3, #44028	; 0xabfc
2000090c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000910:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
20000914:	ebc3 0202 	rsb	r2, r3, r2
20000918:	f64a 434c 	movw	r3, #44108	; 0xac4c
2000091c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000920:	601a      	str	r2, [r3, #0]
		ir_error_samples[ir_error_index] = temp_error;
20000922:	f64a 4350 	movw	r3, #44112	; 0xac50
20000926:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000092a:	681a      	ldr	r2, [r3, #0]
2000092c:	f64a 33fc 	movw	r3, #44028	; 0xabfc
20000930:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000934:	68f9      	ldr	r1, [r7, #12]
20000936:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		ir_error_sum += temp_error;
2000093a:	f64a 434c 	movw	r3, #44108	; 0xac4c
2000093e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000942:	681a      	ldr	r2, [r3, #0]
20000944:	68fb      	ldr	r3, [r7, #12]
20000946:	441a      	add	r2, r3
20000948:	f64a 434c 	movw	r3, #44108	; 0xac4c
2000094c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000950:	601a      	str	r2, [r3, #0]
		ir_error = ir_error_sum / IR_ERROR_SAMPLE_COUNT;
20000952:	f64a 434c 	movw	r3, #44108	; 0xac4c
20000956:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000095a:	681a      	ldr	r2, [r3, #0]
2000095c:	f246 6367 	movw	r3, #26215	; 0x6667
20000960:	f2c6 6366 	movt	r3, #26214	; 0x6666
20000964:	fb83 1302 	smull	r1, r3, r3, r2
20000968:	ea4f 0163 	mov.w	r1, r3, asr #1
2000096c:	ea4f 73e2 	mov.w	r3, r2, asr #31
20000970:	ebc3 0201 	rsb	r2, r3, r1
20000974:	f64a 33f4 	movw	r3, #44020	; 0xabf4
20000978:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000097c:	601a      	str	r2, [r3, #0]
		++ir_error_index;
2000097e:	f64a 4350 	movw	r3, #44112	; 0xac50
20000982:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000986:	681b      	ldr	r3, [r3, #0]
20000988:	f103 0201 	add.w	r2, r3, #1
2000098c:	f64a 4350 	movw	r3, #44112	; 0xac50
20000990:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000994:	601a      	str	r2, [r3, #0]
		if(ir_error_index == IR_ERROR_SAMPLE_COUNT)
20000996:	f64a 4350 	movw	r3, #44112	; 0xac50
2000099a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000099e:	681b      	ldr	r3, [r3, #0]
200009a0:	2b05      	cmp	r3, #5
200009a2:	d106      	bne.n	200009b2 <ir_read+0x26e>
		{
			ir_error_index = 0;
200009a4:	f64a 4350 	movw	r3, #44112	; 0xac50
200009a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200009ac:	f04f 0200 	mov.w	r2, #0
200009b0:	601a      	str	r2, [r3, #0]
		}
		return ir_error;
200009b2:	f64a 33f4 	movw	r3, #44020	; 0xabf4
200009b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200009ba:	681b      	ldr	r3, [r3, #0]
200009bc:	e005      	b.n	200009ca <ir_read+0x286>
	}
	//return 0 if it's not turning
	*dir = 0;
200009be:	687b      	ldr	r3, [r7, #4]
200009c0:	f04f 0200 	mov.w	r2, #0
200009c4:	601a      	str	r2, [r3, #0]
    return 0;
200009c6:	f04f 0300 	mov.w	r3, #0
}
200009ca:	4618      	mov	r0, r3
200009cc:	f107 0710 	add.w	r7, r7, #16
200009d0:	46bd      	mov	sp, r7
200009d2:	bd80      	pop	{r7, pc}

200009d4 <uart1_rx_handler>:
	left_wheel_direction = rx_buff[4];
	mode = rx_buff[5];
}*/

void uart1_rx_handler( mss_uart_instance_t * this_uart )
{
200009d4:	b580      	push	{r7, lr}
200009d6:	b086      	sub	sp, #24
200009d8:	af00      	add	r7, sp, #0
200009da:	6078      	str	r0, [r7, #4]
	uint8_t rx_buff[8] = {0xFF,0xFF, 0xFF,0xFF,0xFF,0xFF,0xFF,0xFF};
200009dc:	f24a 13bc 	movw	r3, #41404	; 0xa1bc
200009e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200009e4:	f107 020c 	add.w	r2, r7, #12
200009e8:	e893 0003 	ldmia.w	r3, {r0, r1}
200009ec:	e882 0003 	stmia.w	r2, {r0, r1}
	uint8_t rx_size = MSS_UART_get_rx( this_uart, rx_buff, sizeof(rx_buff) );
200009f0:	f107 030c 	add.w	r3, r7, #12
200009f4:	6878      	ldr	r0, [r7, #4]
200009f6:	4619      	mov	r1, r3
200009f8:	f04f 0208 	mov.w	r2, #8
200009fc:	f000 fd06 	bl	2000140c <MSS_UART_get_rx>
20000a00:	4603      	mov	r3, r0
20000a02:	75fb      	strb	r3, [r7, #23]
	//process_rx_data(rx_buff, rx_size );

	prev_right_duty_cycle = right_duty_cycle;
20000a04:	f64a 3398 	movw	r3, #43928	; 0xab98
20000a08:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000a0c:	681a      	ldr	r2, [r3, #0]
20000a0e:	f64a 339c 	movw	r3, #43932	; 0xab9c
20000a12:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000a16:	601a      	str	r2, [r3, #0]
	prev_left_duty_cycle = left_duty_cycle;
20000a18:	f64a 3394 	movw	r3, #43924	; 0xab94
20000a1c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000a20:	681a      	ldr	r2, [r3, #0]
20000a22:	f64a 33a0 	movw	r3, #43936	; 0xaba0
20000a26:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000a2a:	601a      	str	r2, [r3, #0]

	right_duty_cycle = rx_buff[1];
20000a2c:	7b7b      	ldrb	r3, [r7, #13]
20000a2e:	4618      	mov	r0, r3
20000a30:	f003 fd26 	bl	20004480 <__aeabi_ui2f>
20000a34:	4602      	mov	r2, r0
20000a36:	f64a 3398 	movw	r3, #43928	; 0xab98
20000a3a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000a3e:	601a      	str	r2, [r3, #0]
	right_wheel_direction = rx_buff[2];
20000a40:	7bbb      	ldrb	r3, [r7, #14]
20000a42:	461a      	mov	r2, r3
20000a44:	f64a 338c 	movw	r3, #43916	; 0xab8c
20000a48:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000a4c:	601a      	str	r2, [r3, #0]
	left_duty_cycle = rx_buff[3];
20000a4e:	7bfb      	ldrb	r3, [r7, #15]
20000a50:	4618      	mov	r0, r3
20000a52:	f003 fd15 	bl	20004480 <__aeabi_ui2f>
20000a56:	4602      	mov	r2, r0
20000a58:	f64a 3394 	movw	r3, #43924	; 0xab94
20000a5c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000a60:	601a      	str	r2, [r3, #0]
	left_wheel_direction = rx_buff[4];
20000a62:	7c3b      	ldrb	r3, [r7, #16]
20000a64:	461a      	mov	r2, r3
20000a66:	f64a 3390 	movw	r3, #43920	; 0xab90
20000a6a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000a6e:	601a      	str	r2, [r3, #0]
	mode = rx_buff[5];
20000a70:	7c7b      	ldrb	r3, [r7, #17]
20000a72:	461a      	mov	r2, r3
20000a74:	f24a 6318 	movw	r3, #42520	; 0xa618
20000a78:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000a7c:	601a      	str	r2, [r3, #0]
}
20000a7e:	f107 0718 	add.w	r7, r7, #24
20000a82:	46bd      	mov	sp, r7
20000a84:	bd80      	pop	{r7, pc}
20000a86:	bf00      	nop

20000a88 <get_motor_command>:

void get_motor_command(int * rpwm, int * lpwm, int * dir){
20000a88:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
20000a8c:	b088      	sub	sp, #32
20000a8e:	af00      	add	r7, sp, #0
20000a90:	60f8      	str	r0, [r7, #12]
20000a92:	60b9      	str	r1, [r7, #8]
20000a94:	607a      	str	r2, [r7, #4]
		default:

			break;
	}
	*/
	*dir = 2;
20000a96:	687b      	ldr	r3, [r7, #4]
20000a98:	f04f 0202 	mov.w	r2, #2
20000a9c:	601a      	str	r2, [r3, #0]
	int ir_dir = 0, ir_value = 0;
20000a9e:	f04f 0300 	mov.w	r3, #0
20000aa2:	617b      	str	r3, [r7, #20]
20000aa4:	f04f 0300 	mov.w	r3, #0
20000aa8:	61bb      	str	r3, [r7, #24]

	ir_value = ir_read(&ir_dir);
20000aaa:	f107 0314 	add.w	r3, r7, #20
20000aae:	4618      	mov	r0, r3
20000ab0:	f7ff fe48 	bl	20000744 <ir_read>
20000ab4:	4603      	mov	r3, r0
20000ab6:	61bb      	str	r3, [r7, #24]

	int temp = 350000;
20000ab8:	f245 7330 	movw	r3, #22320	; 0x5730
20000abc:	f2c0 0305 	movt	r3, #5
20000ac0:	61fb      	str	r3, [r7, #28]
//	printf("ir_value: %x\n\r", ir_value);

	//if turning left
	if(ir_dir == 1)
20000ac2:	697b      	ldr	r3, [r7, #20]
20000ac4:	2b01      	cmp	r3, #1
20000ac6:	d167      	bne.n	20000b98 <get_motor_command+0x110>
	{
		*rpwm =*rpwm + ir_value * IR_CORRECTION;
20000ac8:	68fb      	ldr	r3, [r7, #12]
20000aca:	6819      	ldr	r1, [r3, #0]
20000acc:	69ba      	ldr	r2, [r7, #24]
20000ace:	4613      	mov	r3, r2
20000ad0:	ea4f 0383 	mov.w	r3, r3, lsl #2
20000ad4:	4413      	add	r3, r2
20000ad6:	ea4f 0383 	mov.w	r3, r3, lsl #2
20000ada:	eb01 0203 	add.w	r2, r1, r3
20000ade:	68fb      	ldr	r3, [r7, #12]
20000ae0:	601a      	str	r2, [r3, #0]
		*rpwm = temp + (temp * 0.3 * ir_value);
20000ae2:	69f8      	ldr	r0, [r7, #28]
20000ae4:	f003 f976 	bl	20003dd4 <__aeabi_i2d>
20000ae8:	4604      	mov	r4, r0
20000aea:	460d      	mov	r5, r1
20000aec:	69f8      	ldr	r0, [r7, #28]
20000aee:	f003 f971 	bl	20003dd4 <__aeabi_i2d>
20000af2:	4602      	mov	r2, r0
20000af4:	460b      	mov	r3, r1
20000af6:	4610      	mov	r0, r2
20000af8:	4619      	mov	r1, r3
20000afa:	a371      	add	r3, pc, #452	; (adr r3, 20000cc0 <get_motor_command+0x238>)
20000afc:	e9d3 2300 	ldrd	r2, r3, [r3]
20000b00:	f003 f9ce 	bl	20003ea0 <__aeabi_dmul>
20000b04:	4602      	mov	r2, r0
20000b06:	460b      	mov	r3, r1
20000b08:	4690      	mov	r8, r2
20000b0a:	4699      	mov	r9, r3
20000b0c:	69b8      	ldr	r0, [r7, #24]
20000b0e:	f003 f961 	bl	20003dd4 <__aeabi_i2d>
20000b12:	4602      	mov	r2, r0
20000b14:	460b      	mov	r3, r1
20000b16:	4640      	mov	r0, r8
20000b18:	4649      	mov	r1, r9
20000b1a:	f003 f9c1 	bl	20003ea0 <__aeabi_dmul>
20000b1e:	4602      	mov	r2, r0
20000b20:	460b      	mov	r3, r1
20000b22:	4620      	mov	r0, r4
20000b24:	4629      	mov	r1, r5
20000b26:	f003 f809 	bl	20003b3c <__adddf3>
20000b2a:	4602      	mov	r2, r0
20000b2c:	460b      	mov	r3, r1
20000b2e:	4610      	mov	r0, r2
20000b30:	4619      	mov	r1, r3
20000b32:	f003 fbc7 	bl	200042c4 <__aeabi_d2iz>
20000b36:	4602      	mov	r2, r0
20000b38:	68fb      	ldr	r3, [r7, #12]
20000b3a:	601a      	str	r2, [r3, #0]
		*lpwm = temp - (temp * 0.3 * ir_value);
20000b3c:	69f8      	ldr	r0, [r7, #28]
20000b3e:	f003 f949 	bl	20003dd4 <__aeabi_i2d>
20000b42:	4604      	mov	r4, r0
20000b44:	460d      	mov	r5, r1
20000b46:	69f8      	ldr	r0, [r7, #28]
20000b48:	f003 f944 	bl	20003dd4 <__aeabi_i2d>
20000b4c:	4602      	mov	r2, r0
20000b4e:	460b      	mov	r3, r1
20000b50:	4610      	mov	r0, r2
20000b52:	4619      	mov	r1, r3
20000b54:	a35c      	add	r3, pc, #368	; (adr r3, 20000cc8 <get_motor_command+0x240>)
20000b56:	e9d3 2300 	ldrd	r2, r3, [r3]
20000b5a:	f003 f9a1 	bl	20003ea0 <__aeabi_dmul>
20000b5e:	4602      	mov	r2, r0
20000b60:	460b      	mov	r3, r1
20000b62:	4690      	mov	r8, r2
20000b64:	4699      	mov	r9, r3
20000b66:	69b8      	ldr	r0, [r7, #24]
20000b68:	f003 f934 	bl	20003dd4 <__aeabi_i2d>
20000b6c:	4602      	mov	r2, r0
20000b6e:	460b      	mov	r3, r1
20000b70:	4640      	mov	r0, r8
20000b72:	4649      	mov	r1, r9
20000b74:	f003 f994 	bl	20003ea0 <__aeabi_dmul>
20000b78:	4602      	mov	r2, r0
20000b7a:	460b      	mov	r3, r1
20000b7c:	4620      	mov	r0, r4
20000b7e:	4629      	mov	r1, r5
20000b80:	f002 ffdc 	bl	20003b3c <__adddf3>
20000b84:	4602      	mov	r2, r0
20000b86:	460b      	mov	r3, r1
20000b88:	4610      	mov	r0, r2
20000b8a:	4619      	mov	r1, r3
20000b8c:	f003 fb9a 	bl	200042c4 <__aeabi_d2iz>
20000b90:	4602      	mov	r2, r0
20000b92:	68bb      	ldr	r3, [r7, #8]
20000b94:	601a      	str	r2, [r3, #0]
20000b96:	e072      	b.n	20000c7e <get_motor_command+0x1f6>

//		*rpwm = 300000;
//		*lpwm = 0;
	}
	//if turning right
	else if(ir_dir == 2)
20000b98:	697b      	ldr	r3, [r7, #20]
20000b9a:	2b02      	cmp	r3, #2
20000b9c:	d167      	bne.n	20000c6e <get_motor_command+0x1e6>
	{
		*lpwm = *lpwm + ir_value * IR_CORRECTION;
20000b9e:	68bb      	ldr	r3, [r7, #8]
20000ba0:	6819      	ldr	r1, [r3, #0]
20000ba2:	69ba      	ldr	r2, [r7, #24]
20000ba4:	4613      	mov	r3, r2
20000ba6:	ea4f 0383 	mov.w	r3, r3, lsl #2
20000baa:	4413      	add	r3, r2
20000bac:	ea4f 0383 	mov.w	r3, r3, lsl #2
20000bb0:	eb01 0203 	add.w	r2, r1, r3
20000bb4:	68bb      	ldr	r3, [r7, #8]
20000bb6:	601a      	str	r2, [r3, #0]
		*lpwm = temp + (temp * 0.3 * ir_value);
20000bb8:	69f8      	ldr	r0, [r7, #28]
20000bba:	f003 f90b 	bl	20003dd4 <__aeabi_i2d>
20000bbe:	4604      	mov	r4, r0
20000bc0:	460d      	mov	r5, r1
20000bc2:	69f8      	ldr	r0, [r7, #28]
20000bc4:	f003 f906 	bl	20003dd4 <__aeabi_i2d>
20000bc8:	4602      	mov	r2, r0
20000bca:	460b      	mov	r3, r1
20000bcc:	4610      	mov	r0, r2
20000bce:	4619      	mov	r1, r3
20000bd0:	a33b      	add	r3, pc, #236	; (adr r3, 20000cc0 <get_motor_command+0x238>)
20000bd2:	e9d3 2300 	ldrd	r2, r3, [r3]
20000bd6:	f003 f963 	bl	20003ea0 <__aeabi_dmul>
20000bda:	4602      	mov	r2, r0
20000bdc:	460b      	mov	r3, r1
20000bde:	4690      	mov	r8, r2
20000be0:	4699      	mov	r9, r3
20000be2:	69b8      	ldr	r0, [r7, #24]
20000be4:	f003 f8f6 	bl	20003dd4 <__aeabi_i2d>
20000be8:	4602      	mov	r2, r0
20000bea:	460b      	mov	r3, r1
20000bec:	4640      	mov	r0, r8
20000bee:	4649      	mov	r1, r9
20000bf0:	f003 f956 	bl	20003ea0 <__aeabi_dmul>
20000bf4:	4602      	mov	r2, r0
20000bf6:	460b      	mov	r3, r1
20000bf8:	4620      	mov	r0, r4
20000bfa:	4629      	mov	r1, r5
20000bfc:	f002 ff9e 	bl	20003b3c <__adddf3>
20000c00:	4602      	mov	r2, r0
20000c02:	460b      	mov	r3, r1
20000c04:	4610      	mov	r0, r2
20000c06:	4619      	mov	r1, r3
20000c08:	f003 fb5c 	bl	200042c4 <__aeabi_d2iz>
20000c0c:	4602      	mov	r2, r0
20000c0e:	68bb      	ldr	r3, [r7, #8]
20000c10:	601a      	str	r2, [r3, #0]
		*rpwm = temp - (temp * 0.3 * ir_value) ;
20000c12:	69f8      	ldr	r0, [r7, #28]
20000c14:	f003 f8de 	bl	20003dd4 <__aeabi_i2d>
20000c18:	4604      	mov	r4, r0
20000c1a:	460d      	mov	r5, r1
20000c1c:	69f8      	ldr	r0, [r7, #28]
20000c1e:	f003 f8d9 	bl	20003dd4 <__aeabi_i2d>
20000c22:	4602      	mov	r2, r0
20000c24:	460b      	mov	r3, r1
20000c26:	4610      	mov	r0, r2
20000c28:	4619      	mov	r1, r3
20000c2a:	a327      	add	r3, pc, #156	; (adr r3, 20000cc8 <get_motor_command+0x240>)
20000c2c:	e9d3 2300 	ldrd	r2, r3, [r3]
20000c30:	f003 f936 	bl	20003ea0 <__aeabi_dmul>
20000c34:	4602      	mov	r2, r0
20000c36:	460b      	mov	r3, r1
20000c38:	4690      	mov	r8, r2
20000c3a:	4699      	mov	r9, r3
20000c3c:	69b8      	ldr	r0, [r7, #24]
20000c3e:	f003 f8c9 	bl	20003dd4 <__aeabi_i2d>
20000c42:	4602      	mov	r2, r0
20000c44:	460b      	mov	r3, r1
20000c46:	4640      	mov	r0, r8
20000c48:	4649      	mov	r1, r9
20000c4a:	f003 f929 	bl	20003ea0 <__aeabi_dmul>
20000c4e:	4602      	mov	r2, r0
20000c50:	460b      	mov	r3, r1
20000c52:	4620      	mov	r0, r4
20000c54:	4629      	mov	r1, r5
20000c56:	f002 ff71 	bl	20003b3c <__adddf3>
20000c5a:	4602      	mov	r2, r0
20000c5c:	460b      	mov	r3, r1
20000c5e:	4610      	mov	r0, r2
20000c60:	4619      	mov	r1, r3
20000c62:	f003 fb2f 	bl	200042c4 <__aeabi_d2iz>
20000c66:	4602      	mov	r2, r0
20000c68:	68fb      	ldr	r3, [r7, #12]
20000c6a:	601a      	str	r2, [r3, #0]
20000c6c:	e007      	b.n	20000c7e <get_motor_command+0x1f6>
//
//		*lpwm = 300000;
//		*rpwm = 0;
	}
	else{
		*lpwm = 0;//temp;
20000c6e:	68bb      	ldr	r3, [r7, #8]
20000c70:	f04f 0200 	mov.w	r2, #0
20000c74:	601a      	str	r2, [r3, #0]
		*rpwm = 0;//temp;
20000c76:	68fb      	ldr	r3, [r7, #12]
20000c78:	f04f 0200 	mov.w	r2, #0
20000c7c:	601a      	str	r2, [r3, #0]
	}

	if (*rpwm > 500000){*rpwm = 500000;}
20000c7e:	68fb      	ldr	r3, [r7, #12]
20000c80:	681a      	ldr	r2, [r3, #0]
20000c82:	f24a 1320 	movw	r3, #41248	; 0xa120
20000c86:	f2c0 0307 	movt	r3, #7
20000c8a:	429a      	cmp	r2, r3
20000c8c:	dd05      	ble.n	20000c9a <get_motor_command+0x212>
20000c8e:	68fa      	ldr	r2, [r7, #12]
20000c90:	f24a 1320 	movw	r3, #41248	; 0xa120
20000c94:	f2c0 0307 	movt	r3, #7
20000c98:	6013      	str	r3, [r2, #0]
	if (*lpwm > 500000){*lpwm = 500000;}
20000c9a:	68bb      	ldr	r3, [r7, #8]
20000c9c:	681a      	ldr	r2, [r3, #0]
20000c9e:	f24a 1320 	movw	r3, #41248	; 0xa120
20000ca2:	f2c0 0307 	movt	r3, #7
20000ca6:	429a      	cmp	r2, r3
20000ca8:	dd05      	ble.n	20000cb6 <get_motor_command+0x22e>
20000caa:	68ba      	ldr	r2, [r7, #8]
20000cac:	f24a 1320 	movw	r3, #41248	; 0xa120
20000cb0:	f2c0 0307 	movt	r3, #7
20000cb4:	6013      	str	r3, [r2, #0]


}
20000cb6:	f107 0720 	add.w	r7, r7, #32
20000cba:	46bd      	mov	sp, r7
20000cbc:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
20000cc0:	33333333 	.word	0x33333333
20000cc4:	3fd33333 	.word	0x3fd33333
20000cc8:	33333333 	.word	0x33333333
20000ccc:	bfd33333 	.word	0xbfd33333

20000cd0 <main>:


int main()
{
20000cd0:	b580      	push	{r7, lr}
20000cd2:	b094      	sub	sp, #80	; 0x50
20000cd4:	af00      	add	r7, sp, #0
	int prev_left_encoder_val = 0;
20000cd6:	f04f 0300 	mov.w	r3, #0
20000cda:	60fb      	str	r3, [r7, #12]
	int prev_right_encoder_val = 0;
20000cdc:	f04f 0300 	mov.w	r3, #0
20000ce0:	613b      	str	r3, [r7, #16]
	int left_wheel_tot = 0;
20000ce2:	f04f 0300 	mov.w	r3, #0
20000ce6:	617b      	str	r3, [r7, #20]
	int right_wheel_tot = 0;
20000ce8:	f04f 0300 	mov.w	r3, #0
20000cec:	61bb      	str	r3, [r7, #24]

	int left_encoder_val = 0;
20000cee:	f04f 0300 	mov.w	r3, #0
20000cf2:	61fb      	str	r3, [r7, #28]
	int right_encoder_val = 0;
20000cf4:	f04f 0300 	mov.w	r3, #0
20000cf8:	623b      	str	r3, [r7, #32]
	int left_rotating = 0;
20000cfa:	f04f 0300 	mov.w	r3, #0
20000cfe:	627b      	str	r3, [r7, #36]	; 0x24
	int right_rotating = 0;
20000d00:	f04f 0300 	mov.w	r3, #0
20000d04:	62bb      	str	r3, [r7, #40]	; 0x28

	float previous_error = 0;
20000d06:	4b3f      	ldr	r3, [pc, #252]	; (20000e04 <main+0x134>)
20000d08:	62fb      	str	r3, [r7, #44]	; 0x2c
	float current_error = 0;
20000d0a:	4b3e      	ldr	r3, [pc, #248]	; (20000e04 <main+0x134>)
20000d0c:	633b      	str	r3, [r7, #48]	; 0x30
	float total_error = 0;
20000d0e:	4b3d      	ldr	r3, [pc, #244]	; (20000e04 <main+0x134>)
20000d10:	637b      	str	r3, [r7, #52]	; 0x34

	float correction_duty = 0.0;
20000d12:	4b3c      	ldr	r3, [pc, #240]	; (20000e04 <main+0x134>)
20000d14:	63bb      	str	r3, [r7, #56]	; 0x38

	float percent_diff = 0.0;
20000d16:	4b3b      	ldr	r3, [pc, #236]	; (20000e04 <main+0x134>)
20000d18:	63fb      	str	r3, [r7, #60]	; 0x3c

	int reset_value = 1000;
20000d1a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
20000d1e:	643b      	str	r3, [r7, #64]	; 0x40

	int LEFT_PWM = 0;
20000d20:	f04f 0300 	mov.w	r3, #0
20000d24:	647b      	str	r3, [r7, #68]	; 0x44
	int RIGHT_PWM = 0;
20000d26:	f04f 0300 	mov.w	r3, #0
20000d2a:	64bb      	str	r3, [r7, #72]	; 0x48

	int begin = 1;
20000d2c:	f04f 0301 	mov.w	r3, #1
20000d30:	64fb      	str	r3, [r7, #76]	; 0x4c



	MSS_UART_init(&g_mss_uart1, MSS_UART_9600_BAUD, MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY | MSS_UART_ONE_STOP_BIT);
20000d32:	f64a 5028 	movw	r0, #44328	; 0xad28
20000d36:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000d3a:	f44f 5116 	mov.w	r1, #9600	; 0x2580
20000d3e:	f04f 0203 	mov.w	r2, #3
20000d42:	f000 fe97 	bl	20001a74 <MSS_UART_init>
	MSS_UART_set_rx_handler( &g_mss_uart1, uart1_rx_handler, MSS_UART_FIFO_EIGHT_BYTES );
20000d46:	f64a 5028 	movw	r0, #44328	; 0xad28
20000d4a:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000d4e:	f640 11d5 	movw	r1, #2517	; 0x9d5
20000d52:	f2c2 0100 	movt	r1, #8192	; 0x2000
20000d56:	f04f 0280 	mov.w	r2, #128	; 0x80
20000d5a:	f000 fc95 	bl	20001688 <MSS_UART_set_rx_handler>


	//pixy variables
	//unsigned int pixy_mag, pixy_dir;
	int pixy_rmotor_pwm = 0;
20000d5e:	f04f 0300 	mov.w	r3, #0
20000d62:	60bb      	str	r3, [r7, #8]
	int pixy_lmotor_pwm = 0;
20000d64:	f04f 0300 	mov.w	r3, #0
20000d68:	607b      	str	r3, [r7, #4]
	int pixy_motor_dir = 0;
20000d6a:	f04f 0300 	mov.w	r3, #0
20000d6e:	603b      	str	r3, [r7, #0]

	//pixy init functions
	MSS_I2C_init(&g_mss_i2c1 , PIXY_I2C_DEFAULT_ADDR, MSS_I2C_PCLK_DIV_256 );
20000d70:	f64a 50ec 	movw	r0, #44524	; 0xadec
20000d74:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000d78:	f04f 0154 	mov.w	r1, #84	; 0x54
20000d7c:	f04f 0200 	mov.w	r2, #0
20000d80:	f001 fd56 	bl	20002830 <MSS_I2C_init>
	start_hardware_cont_timer();
20000d84:	f000 f94c 	bl	20001020 <start_hardware_cont_timer>
	init_ideal_pixy_dots();
20000d88:	f000 f914 	bl	20000fb4 <init_ideal_pixy_dots>


	//init IR sensors
	init_ir_control();
20000d8c:	f7ff fb88 	bl	200004a0 <init_ir_control>
			if(left_duty_cycle < 0.2)
				right_duty_cycle = 0.0;*/


//		process_pixy_i2c();
		get_motor_command(&pixy_rmotor_pwm, &pixy_lmotor_pwm, &pixy_motor_dir);
20000d90:	f107 0108 	add.w	r1, r7, #8
20000d94:	f107 0204 	add.w	r2, r7, #4
20000d98:	463b      	mov	r3, r7
20000d9a:	4608      	mov	r0, r1
20000d9c:	4611      	mov	r1, r2
20000d9e:	461a      	mov	r2, r3
20000da0:	f7ff fe72 	bl	20000a88 <get_motor_command>


		// pixy cam bypass controller

					//direction 0x5->forward  | 0xa->backward | 0x0->none
					switch(pixy_motor_dir){
20000da4:	683b      	ldr	r3, [r7, #0]
20000da6:	2b01      	cmp	r3, #1
20000da8:	d002      	beq.n	20000db0 <main+0xe0>
20000daa:	2b02      	cmp	r3, #2
20000dac:	d009      	beq.n	20000dc2 <main+0xf2>
20000dae:	e011      	b.n	20000dd4 <main+0x104>
					case 1:
						*MOTOR_INPUTS = 0xa;
20000db0:	f24a 630c 	movw	r3, #42508	; 0xa60c
20000db4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000db8:	681b      	ldr	r3, [r3, #0]
20000dba:	f04f 020a 	mov.w	r2, #10
20000dbe:	601a      	str	r2, [r3, #0]
						break;
20000dc0:	e010      	b.n	20000de4 <main+0x114>
					case 2:
						*MOTOR_INPUTS = 0x5;
20000dc2:	f24a 630c 	movw	r3, #42508	; 0xa60c
20000dc6:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000dca:	681b      	ldr	r3, [r3, #0]
20000dcc:	f04f 0205 	mov.w	r2, #5
20000dd0:	601a      	str	r2, [r3, #0]
						break;
20000dd2:	e007      	b.n	20000de4 <main+0x114>
					case 0:
					default:
						*MOTOR_INPUTS = 0x0;
20000dd4:	f24a 630c 	movw	r3, #42508	; 0xa60c
20000dd8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000ddc:	681b      	ldr	r3, [r3, #0]
20000dde:	f04f 0200 	mov.w	r2, #0
20000de2:	601a      	str	r2, [r3, #0]
						break;
					}

					//printf("l: %x, r: %x\n\r", pixy_lmotor_pwm, pixy_rmotor_pwm);

					*RIGHT_MOTOR = pixy_rmotor_pwm;//speed 0 - 500000
20000de4:	f24a 6314 	movw	r3, #42516	; 0xa614
20000de8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000dec:	681b      	ldr	r3, [r3, #0]
20000dee:	68ba      	ldr	r2, [r7, #8]
20000df0:	601a      	str	r2, [r3, #0]
					*LEFT_MOTOR = pixy_lmotor_pwm;//speed 0 - 500000
20000df2:	f24a 6310 	movw	r3, #42512	; 0xa610
20000df6:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000dfa:	681b      	ldr	r3, [r3, #0]
20000dfc:	687a      	ldr	r2, [r7, #4]
20000dfe:	601a      	str	r2, [r3, #0]
//			}
//		}
//		else if (mode == 0)
//		{}

	}
20000e00:	e7c6      	b.n	20000d90 <main+0xc0>
20000e02:	bf00      	nop
20000e04:	00000000 	.word	0x00000000

20000e08 <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
20000e08:	b480      	push	{r7}
20000e0a:	b083      	sub	sp, #12
20000e0c:	af00      	add	r7, sp, #0
20000e0e:	4603      	mov	r3, r0
20000e10:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
20000e12:	f24e 1300 	movw	r3, #57600	; 0xe100
20000e16:	f2ce 0300 	movt	r3, #57344	; 0xe000
20000e1a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20000e1e:	ea4f 1252 	mov.w	r2, r2, lsr #5
20000e22:	88f9      	ldrh	r1, [r7, #6]
20000e24:	f001 011f 	and.w	r1, r1, #31
20000e28:	f04f 0001 	mov.w	r0, #1
20000e2c:	fa00 f101 	lsl.w	r1, r0, r1
20000e30:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20000e34:	f107 070c 	add.w	r7, r7, #12
20000e38:	46bd      	mov	sp, r7
20000e3a:	bc80      	pop	{r7}
20000e3c:	4770      	bx	lr
20000e3e:	bf00      	nop

20000e40 <NVIC_DisableIRQ>:
 * 
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
20000e40:	b480      	push	{r7}
20000e42:	b083      	sub	sp, #12
20000e44:	af00      	add	r7, sp, #0
20000e46:	4603      	mov	r3, r0
20000e48:	80fb      	strh	r3, [r7, #6]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
20000e4a:	f24e 1300 	movw	r3, #57600	; 0xe100
20000e4e:	f2ce 0300 	movt	r3, #57344	; 0xe000
20000e52:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20000e56:	ea4f 1252 	mov.w	r2, r2, lsr #5
20000e5a:	88f9      	ldrh	r1, [r7, #6]
20000e5c:	f001 011f 	and.w	r1, r1, #31
20000e60:	f04f 0001 	mov.w	r0, #1
20000e64:	fa00 f101 	lsl.w	r1, r0, r1
20000e68:	f102 0220 	add.w	r2, r2, #32
20000e6c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20000e70:	f107 070c 	add.w	r7, r7, #12
20000e74:	46bd      	mov	sp, r7
20000e76:	bc80      	pop	{r7}
20000e78:	4770      	bx	lr
20000e7a:	bf00      	nop

20000e7c <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
20000e7c:	b480      	push	{r7}
20000e7e:	b083      	sub	sp, #12
20000e80:	af00      	add	r7, sp, #0
20000e82:	4603      	mov	r3, r0
20000e84:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20000e86:	f24e 1300 	movw	r3, #57600	; 0xe100
20000e8a:	f2ce 0300 	movt	r3, #57344	; 0xe000
20000e8e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20000e92:	ea4f 1252 	mov.w	r2, r2, lsr #5
20000e96:	88f9      	ldrh	r1, [r7, #6]
20000e98:	f001 011f 	and.w	r1, r1, #31
20000e9c:	f04f 0001 	mov.w	r0, #1
20000ea0:	fa00 f101 	lsl.w	r1, r0, r1
20000ea4:	f102 0260 	add.w	r2, r2, #96	; 0x60
20000ea8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20000eac:	f107 070c 	add.w	r7, r7, #12
20000eb0:	46bd      	mov	sp, r7
20000eb2:	bc80      	pop	{r7}
20000eb4:	4770      	bx	lr
20000eb6:	bf00      	nop

20000eb8 <MSS_TIM1_init>:
    one-shot mode. Allowed values for this parameter are:
        - MSS_TIMER_PERIODIC_MODE
        - MSS_TIMER_ONE_SHOT_MODE
 */
static __INLINE void MSS_TIM1_init( mss_timer_mode_t mode )
{
20000eb8:	b580      	push	{r7, lr}
20000eba:	b082      	sub	sp, #8
20000ebc:	af00      	add	r7, sp, #0
20000ebe:	4603      	mov	r3, r0
20000ec0:	71fb      	strb	r3, [r7, #7]
    NVIC_DisableIRQ( Timer1_IRQn );             /* Disable timer 1 irq in the Cortex-M3 NVIC */  
20000ec2:	f04f 0014 	mov.w	r0, #20
20000ec6:	f7ff ffbb 	bl	20000e40 <NVIC_DisableIRQ>
    
    SYSREG->SOFT_RST_CR &= ~SYSREG_TIMER_SOFTRESET_MASK; /* Take timer block out of reset */
20000eca:	f242 0300 	movw	r3, #8192	; 0x2000
20000ece:	f2ce 0304 	movt	r3, #57348	; 0xe004
20000ed2:	f242 0200 	movw	r2, #8192	; 0x2000
20000ed6:	f2ce 0204 	movt	r2, #57348	; 0xe004
20000eda:	6b12      	ldr	r2, [r2, #48]	; 0x30
20000edc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
20000ee0:	631a      	str	r2, [r3, #48]	; 0x30
    
    TIMER->TIM64_MODE = 0U;                     /* switch to 32 bits mode */
20000ee2:	f245 0300 	movw	r3, #20480	; 0x5000
20000ee6:	f2c4 0300 	movt	r3, #16384	; 0x4000
20000eea:	f04f 0200 	mov.w	r2, #0
20000eee:	655a      	str	r2, [r3, #84]	; 0x54
    
    TIMER_BITBAND->TIM1ENABLE = 0U;             /* disable timer */
20000ef0:	f240 0300 	movw	r3, #0
20000ef4:	f2c4 230a 	movt	r3, #16906	; 0x420a
20000ef8:	f04f 0200 	mov.w	r2, #0
20000efc:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    TIMER_BITBAND->TIM1INTEN = 0U;              /* disable interrupt */
20000f00:	f240 0300 	movw	r3, #0
20000f04:	f2c4 230a 	movt	r3, #16906	; 0x420a
20000f08:	f04f 0200 	mov.w	r2, #0
20000f0c:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
    TIMER_BITBAND->TIM1MODE = (uint32_t)mode;   /* set mode (continuous/one-shot) */
20000f10:	f240 0300 	movw	r3, #0
20000f14:	f2c4 230a 	movt	r3, #16906	; 0x420a
20000f18:	79fa      	ldrb	r2, [r7, #7]
20000f1a:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
    
    TIMER->TIM1_RIS = 1U;                       /* clear timer 1 interrupt */
20000f1e:	f245 0300 	movw	r3, #20480	; 0x5000
20000f22:	f2c4 0300 	movt	r3, #16384	; 0x4000
20000f26:	f04f 0201 	mov.w	r2, #1
20000f2a:	611a      	str	r2, [r3, #16]
    NVIC_ClearPendingIRQ( Timer1_IRQn );        /* clear timer 1 interrupt within NVIC */
20000f2c:	f04f 0014 	mov.w	r0, #20
20000f30:	f7ff ffa4 	bl	20000e7c <NVIC_ClearPendingIRQ>
}
20000f34:	f107 0708 	add.w	r7, r7, #8
20000f38:	46bd      	mov	sp, r7
20000f3a:	bd80      	pop	{r7, pc}

20000f3c <MSS_TIM1_start>:
  MSS_TIM1_load_immediate() or MSS_TIM1_load_background() functions. 
  Note: The MSS_TIM1_start() function is also used to resume the down-counter
        if previously stopped using MSS_TIM1_stop() function.
 */
static __INLINE void MSS_TIM1_start( void )
{
20000f3c:	b480      	push	{r7}
20000f3e:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM1ENABLE = 1U;    /* enable timer */
20000f40:	f240 0300 	movw	r3, #0
20000f44:	f2c4 230a 	movt	r3, #16906	; 0x420a
20000f48:	f04f 0201 	mov.w	r2, #1
20000f4c:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
}
20000f50:	46bd      	mov	sp, r7
20000f52:	bc80      	pop	{r7}
20000f54:	4770      	bx	lr
20000f56:	bf00      	nop

20000f58 <MSS_TIM1_load_background>:
    Timer 1 down-counter the next time the down-counter reaches zero. The Timer
    1 down-counter will start decrementing from this value after the current
    count expires.
 */
static __INLINE void MSS_TIM1_load_background( uint32_t load_value )
{
20000f58:	b480      	push	{r7}
20000f5a:	b083      	sub	sp, #12
20000f5c:	af00      	add	r7, sp, #0
20000f5e:	6078      	str	r0, [r7, #4]
    TIMER->TIM1_BGLOADVAL = load_value;
20000f60:	f245 0300 	movw	r3, #20480	; 0x5000
20000f64:	f2c4 0300 	movt	r3, #16384	; 0x4000
20000f68:	687a      	ldr	r2, [r7, #4]
20000f6a:	609a      	str	r2, [r3, #8]
}
20000f6c:	f107 070c 	add.w	r7, r7, #12
20000f70:	46bd      	mov	sp, r7
20000f72:	bc80      	pop	{r7}
20000f74:	4770      	bx	lr
20000f76:	bf00      	nop

20000f78 <MSS_TIM1_enable_irq>:
  weak linkage, in the SmartFusion CMSIS-PAL. You must provide your own
  implementation of the Timer1_IRQHandler() function, that will override the
  default implementation, to suit your application.
 */
static __INLINE void MSS_TIM1_enable_irq( void )
{
20000f78:	b580      	push	{r7, lr}
20000f7a:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM1INTEN = 1U;
20000f7c:	f240 0300 	movw	r3, #0
20000f80:	f2c4 230a 	movt	r3, #16906	; 0x420a
20000f84:	f04f 0201 	mov.w	r2, #1
20000f88:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
    NVIC_EnableIRQ( Timer1_IRQn );
20000f8c:	f04f 0014 	mov.w	r0, #20
20000f90:	f7ff ff3a 	bl	20000e08 <NVIC_EnableIRQ>
}
20000f94:	bd80      	pop	{r7, pc}
20000f96:	bf00      	nop

20000f98 <MSS_TIM1_clear_irq>:
  implementation of the Timer1_IRQHandler() Timer 1 interrupt service routine
  (ISR) in order to prevent the same interrupt event retriggering a call to the
  ISR.
 */
static __INLINE void MSS_TIM1_clear_irq( void )
{
20000f98:	b480      	push	{r7}
20000f9a:	af00      	add	r7, sp, #0
    TIMER->TIM1_RIS = 1U;
20000f9c:	f245 0300 	movw	r3, #20480	; 0x5000
20000fa0:	f2c4 0300 	movt	r3, #16384	; 0x4000
20000fa4:	f04f 0201 	mov.w	r2, #1
20000fa8:	611a      	str	r2, [r3, #16]
    /*
      To ensure all the previous instructions are completed, data barrier 
      instruction is used. The dsb data barriers instruction completes,
      only after all the previous instruction are completed. 
     */
    __ASM volatile ("dsb");
20000faa:	f3bf 8f4f 	dsb	sy
}
20000fae:	46bd      	mov	sp, r7
20000fb0:	bc80      	pop	{r7}
20000fb2:	4770      	bx	lr

20000fb4 <init_ideal_pixy_dots>:
}

/* *
 * The desired follower bot's relative x-coordinate
 * */
void init_ideal_pixy_dots( void ){
20000fb4:	b480      	push	{r7}
20000fb6:	af00      	add	r7, sp, #0
	pixy_ideal_green.o.sync = 0;
20000fb8:	f64a 4388 	movw	r3, #44168	; 0xac88
20000fbc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000fc0:	f04f 0200 	mov.w	r2, #0
20000fc4:	801a      	strh	r2, [r3, #0]
	pixy_ideal_green.o.crc = 0;
20000fc6:	f64a 4388 	movw	r3, #44168	; 0xac88
20000fca:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000fce:	f04f 0200 	mov.w	r2, #0
20000fd2:	805a      	strh	r2, [r3, #2]

	pixy_ideal_green.o.id = 2;
20000fd4:	f64a 4388 	movw	r3, #44168	; 0xac88
20000fd8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000fdc:	f04f 0202 	mov.w	r2, #2
20000fe0:	809a      	strh	r2, [r3, #4]

	pixy_ideal_green.o.x = 260;
20000fe2:	f64a 4388 	movw	r3, #44168	; 0xac88
20000fe6:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000fea:	f44f 7282 	mov.w	r2, #260	; 0x104
20000fee:	80da      	strh	r2, [r3, #6]
	pixy_ideal_green.o.y = 67;
20000ff0:	f64a 4388 	movw	r3, #44168	; 0xac88
20000ff4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000ff8:	f04f 0243 	mov.w	r2, #67	; 0x43
20000ffc:	811a      	strh	r2, [r3, #8]

	pixy_ideal_green.o.width = 25;
20000ffe:	f64a 4388 	movw	r3, #44168	; 0xac88
20001002:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001006:	f04f 0219 	mov.w	r2, #25
2000100a:	815a      	strh	r2, [r3, #10]
	pixy_ideal_green.o.height = 24;
2000100c:	f64a 4388 	movw	r3, #44168	; 0xac88
20001010:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001014:	f04f 0218 	mov.w	r2, #24
20001018:	819a      	strh	r2, [r3, #12]
}
2000101a:	46bd      	mov	sp, r7
2000101c:	bc80      	pop	{r7}
2000101e:	4770      	bx	lr

20001020 <start_hardware_cont_timer>:
}

/* *
 * setup a continuous hardware timer with interrupt that reads
 * */
void start_hardware_cont_timer( void ){
20001020:	b580      	push	{r7, lr}
20001022:	af00      	add	r7, sp, #0
	MSS_TIM1_init(MSS_TIMER_PERIODIC_MODE);
20001024:	f04f 0000 	mov.w	r0, #0
20001028:	f7ff ff46 	bl	20000eb8 <MSS_TIM1_init>
	MSS_TIM1_load_background(PIXY_READ_PERIOD);
2000102c:	f248 4080 	movw	r0, #33920	; 0x8480
20001030:	f2c0 001e 	movt	r0, #30
20001034:	f7ff ff90 	bl	20000f58 <MSS_TIM1_load_background>
	MSS_TIM1_start();
20001038:	f7ff ff80 	bl	20000f3c <MSS_TIM1_start>
	MSS_TIM1_enable_irq();
2000103c:	f7ff ff9c 	bl	20000f78 <MSS_TIM1_enable_irq>
}
20001040:	bd80      	pop	{r7, pc}
20001042:	bf00      	nop

20001044 <Timer1_IRQHandler>:

/* *
 * hardware timer down counting at 100MHz
 * hardware timer down counting
 * */
void Timer1_IRQHandler( void ){
20001044:	b580      	push	{r7, lr}
20001046:	b082      	sub	sp, #8
20001048:	af02      	add	r7, sp, #8
	MSS_I2C_read(&g_mss_i2c1, PIXY_I2C_DEFAULT_ADDR, receive_buf.u8, PIXY_RECIEVE_BUFF_SIZE, MSS_I2C_RELEASE_BUS);
2000104a:	f04f 0300 	mov.w	r3, #0
2000104e:	9300      	str	r3, [sp, #0]
20001050:	f64a 50ec 	movw	r0, #44524	; 0xadec
20001054:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001058:	f04f 0154 	mov.w	r1, #84	; 0x54
2000105c:	f64a 42c4 	movw	r2, #44228	; 0xacc4
20001060:	f2c2 0200 	movt	r2, #8192	; 0x2000
20001064:	f04f 033a 	mov.w	r3, #58	; 0x3a
20001068:	f001 fb04 	bl	20002674 <MSS_I2C_read>
	MSS_TIM1_clear_irq();
2000106c:	f7ff ff94 	bl	20000f98 <MSS_TIM1_clear_irq>
	update_pixy_data_flag = 1;
20001070:	f64a 4384 	movw	r3, #44164	; 0xac84
20001074:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001078:	f04f 0201 	mov.w	r2, #1
2000107c:	601a      	str	r2, [r3, #0]
}
2000107e:	46bd      	mov	sp, r7
20001080:	bd80      	pop	{r7, pc}
20001082:	bf00      	nop

20001084 <_close>:
 * Close a file.
 */
int _close(int file)
{
    return -1;
}
20001084:	f04f 30ff 	mov.w	r0, #4294967295
20001088:	4770      	bx	lr
2000108a:	bf00      	nop

2000108c <_exit>:
	/* Should we force a system reset? */
	while( 1 )
	{
		;
	}
}
2000108c:	e7fe      	b.n	2000108c <_exit>
2000108e:	bf00      	nop

20001090 <_fstat>:
/*==============================================================================
 * Status of an open file.
 */
int _fstat(int file, struct stat *st)
{
    st->st_mode = S_IFCHR;
20001090:	f44f 5300 	mov.w	r3, #8192	; 0x2000
20001094:	604b      	str	r3, [r1, #4]
    return 0;
}
20001096:	f04f 0000 	mov.w	r0, #0
2000109a:	4770      	bx	lr

2000109c <_getpid>:
 * Process-ID
 */
int _getpid(void)
{
    return 1;
}
2000109c:	f04f 0001 	mov.w	r0, #1
200010a0:	4770      	bx	lr
200010a2:	bf00      	nop

200010a4 <_isatty>:
 * Query whether output stream is a terminal.
 */
int _isatty(int file)
{
    return 1;
}
200010a4:	f04f 0001 	mov.w	r0, #1
200010a8:	4770      	bx	lr
200010aa:	bf00      	nop

200010ac <_lseek>:
 * Set position in a file.
 */
int _lseek(int file, int ptr, int dir)
{
    return 0;
}
200010ac:	f04f 0000 	mov.w	r0, #0
200010b0:	4770      	bx	lr
200010b2:	bf00      	nop

200010b4 <_open>:
 * Open a file.
 */
int _open(const char *name, int flags, int mode)
{
    return -1;
}
200010b4:	f04f 30ff 	mov.w	r0, #4294967295
200010b8:	4770      	bx	lr
200010ba:	bf00      	nop

200010bc <_read>:
 * Read from a file.
 */
int _read(int file, char *ptr, int len)
{
    return 0;
}
200010bc:	f04f 0000 	mov.w	r0, #0
200010c0:	4770      	bx	lr
200010c2:	bf00      	nop

200010c4 <_stat>:
/*==============================================================================
 * Status of a file (by name).
 */
int _stat(char *file, struct stat *st)
{
    st->st_mode = S_IFCHR;
200010c4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
200010c8:	604b      	str	r3, [r1, #4]
    return 0;
}
200010ca:	f04f 0000 	mov.w	r0, #0
200010ce:	4770      	bx	lr

200010d0 <_times>:
 * Timing information for current process.
 */
int _times(struct tms *buf)
{
    return -1;
}
200010d0:	f04f 30ff 	mov.w	r0, #4294967295
200010d4:	4770      	bx	lr
200010d6:	bf00      	nop

200010d8 <_wait>:

/*==============================================================================
 * Wait for a child process.
 */
int _wait(int *status)
{
200010d8:	b508      	push	{r3, lr}
    errno = ECHILD;
200010da:	f003 fa29 	bl	20004530 <__errno>
200010de:	f04f 030a 	mov.w	r3, #10
200010e2:	6003      	str	r3, [r0, #0]
    return -1;
}
200010e4:	f04f 30ff 	mov.w	r0, #4294967295
200010e8:	bd08      	pop	{r3, pc}
200010ea:	bf00      	nop

200010ec <_unlink>:

/*==============================================================================
 * Remove a file's directory entry.
 */
int _unlink(char *name)
{
200010ec:	b508      	push	{r3, lr}
    errno = ENOENT;
200010ee:	f003 fa1f 	bl	20004530 <__errno>
200010f2:	f04f 0302 	mov.w	r3, #2
200010f6:	6003      	str	r3, [r0, #0]
    return -1;
}
200010f8:	f04f 30ff 	mov.w	r0, #4294967295
200010fc:	bd08      	pop	{r3, pc}
200010fe:	bf00      	nop

20001100 <_link>:

/*==============================================================================
 * Establish a new name for an existing file.
 */
int _link(char *old, char *new)
{
20001100:	b508      	push	{r3, lr}
    errno = EMLINK;
20001102:	f003 fa15 	bl	20004530 <__errno>
20001106:	f04f 031f 	mov.w	r3, #31
2000110a:	6003      	str	r3, [r0, #0]
    return -1;
}
2000110c:	f04f 30ff 	mov.w	r0, #4294967295
20001110:	bd08      	pop	{r3, pc}
20001112:	bf00      	nop

20001114 <_kill>:

/*==============================================================================
 * Send a signal.
 */
int _kill(int pid, int sig)
{
20001114:	b508      	push	{r3, lr}
    errno = EINVAL;
20001116:	f003 fa0b 	bl	20004530 <__errno>
2000111a:	f04f 0316 	mov.w	r3, #22
2000111e:	6003      	str	r3, [r0, #0]
    return -1;
}
20001120:	f04f 30ff 	mov.w	r0, #4294967295
20001124:	bd08      	pop	{r3, pc}
20001126:	bf00      	nop

20001128 <_fork>:

/*==============================================================================
 * Create a new process.
 */
int _fork(void)
{
20001128:	b508      	push	{r3, lr}
    errno = EAGAIN;
2000112a:	f003 fa01 	bl	20004530 <__errno>
2000112e:	f04f 030b 	mov.w	r3, #11
20001132:	6003      	str	r3, [r0, #0]
    return -1;
}
20001134:	f04f 30ff 	mov.w	r0, #4294967295
20001138:	bd08      	pop	{r3, pc}
2000113a:	bf00      	nop

2000113c <_execve>:

/*==============================================================================
 * Transfer control to a new process.
 */
int _execve(char *name, char **argv, char **env)
{
2000113c:	b508      	push	{r3, lr}
    errno = ENOMEM;
2000113e:	f003 f9f7 	bl	20004530 <__errno>
20001142:	f04f 030c 	mov.w	r3, #12
20001146:	6003      	str	r3, [r0, #0]
    return -1;
}
20001148:	f04f 30ff 	mov.w	r0, #4294967295
2000114c:	bd08      	pop	{r3, pc}
2000114e:	bf00      	nop

20001150 <_write_r>:
 * all files, including stdoutso if you need to generate any output, for
 * example to a serial port for debugging, you should make your minimal write
 * capable of doing this.
 */
int _write_r( void * reent, int file, char * ptr, int len )
{
20001150:	b538      	push	{r3, r4, r5, lr}
20001152:	4615      	mov	r5, r2
20001154:	461c      	mov	r4, r3
#ifdef ACTEL_STDIO_THRU_UART
    /*--------------------------------------------------------------------------
     * Initialize the UART driver if it is the first time this function is
     * called.
     */
    if ( !g_stdio_uart_init_done )
20001156:	f64a 33a4 	movw	r3, #43940	; 0xaba4
2000115a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000115e:	681b      	ldr	r3, [r3, #0]
20001160:	b983      	cbnz	r3, 20001184 <_write_r+0x34>
    {
        MSS_UART_init( &g_mss_uart0, ACTEL_STDIO_BAUD_RATE, (MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY));
20001162:	f64a 5050 	movw	r0, #44368	; 0xad50
20001166:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000116a:	f44f 4161 	mov.w	r1, #57600	; 0xe100
2000116e:	f04f 0203 	mov.w	r2, #3
20001172:	f000 fc7f 	bl	20001a74 <MSS_UART_init>
        g_stdio_uart_init_done = 1;
20001176:	f64a 33a4 	movw	r3, #43940	; 0xaba4
2000117a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000117e:	f04f 0201 	mov.w	r2, #1
20001182:	601a      	str	r2, [r3, #0]
    }
    
    /*--------------------------------------------------------------------------
     * Output text to the UART.
     */
    MSS_UART_polled_tx( &g_mss_uart0, (uint8_t *)ptr, len );
20001184:	f64a 5050 	movw	r0, #44368	; 0xad50
20001188:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000118c:	4629      	mov	r1, r5
2000118e:	4622      	mov	r2, r4
20001190:	f000 f834 	bl	200011fc <MSS_UART_polled_tx>
    
    return len;
#else   /* ACTEL_STDIO_THRU_UART */
    return 0;
#endif  /* ACTEL_STDIO_THRU_UART */
}
20001194:	4620      	mov	r0, r4
20001196:	bd38      	pop	{r3, r4, r5, pc}

20001198 <_sbrk>:
 * it is useful to have a working implementation. The following suffices for a
 * standalone system; it exploits the symbol _end automatically defined by the
 * GNU linker. 
 */
caddr_t _sbrk(int incr)
{
20001198:	b508      	push	{r3, lr}
    extern char _end;		/* Defined by the linker */
    static char *heap_end;
    char *prev_heap_end;
    char * stack_ptr;
    
    if (heap_end == 0)
2000119a:	f64a 33a4 	movw	r3, #43940	; 0xaba4
2000119e:	f2c2 0300 	movt	r3, #8192	; 0x2000
200011a2:	685b      	ldr	r3, [r3, #4]
200011a4:	b943      	cbnz	r3, 200011b8 <_sbrk+0x20>
    {
      heap_end = &_end;
200011a6:	f64a 33a4 	movw	r3, #43940	; 0xaba4
200011aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
200011ae:	f64a 6268 	movw	r2, #44648	; 0xae68
200011b2:	f2c2 0200 	movt	r2, #8192	; 0x2000
200011b6:	605a      	str	r2, [r3, #4]
    }
    
    prev_heap_end = heap_end;
200011b8:	f64a 33a4 	movw	r3, #43940	; 0xaba4
200011bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
200011c0:	685a      	ldr	r2, [r3, #4]
    asm volatile ("MRS %0, msp" : "=r" (stack_ptr) );
200011c2:	f3ef 8308 	mrs	r3, MSP
    if (heap_end + incr > stack_ptr)
200011c6:	4410      	add	r0, r2
200011c8:	4283      	cmp	r3, r0
200011ca:	d20f      	bcs.n	200011ec <_sbrk+0x54>
    {
      _write_r ((void *)0, 1, "Heap and stack collision\n", 25);
200011cc:	f04f 0000 	mov.w	r0, #0
200011d0:	f04f 0101 	mov.w	r1, #1
200011d4:	f24a 12c4 	movw	r2, #41412	; 0xa1c4
200011d8:	f2c2 0200 	movt	r2, #8192	; 0x2000
200011dc:	f04f 0319 	mov.w	r3, #25
200011e0:	f7ff ffb6 	bl	20001150 <_write_r>
      _exit (1);
200011e4:	f04f 0001 	mov.w	r0, #1
200011e8:	f7ff ff50 	bl	2000108c <_exit>
    }
  
    heap_end += incr;
200011ec:	f64a 33a4 	movw	r3, #43940	; 0xaba4
200011f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200011f4:	6058      	str	r0, [r3, #4]
    return (caddr_t) prev_heap_end;
}
200011f6:	4610      	mov	r0, r2
200011f8:	bd08      	pop	{r3, pc}
200011fa:	bf00      	nop

200011fc <MSS_UART_polled_tx>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * pbuff,
    uint32_t tx_size
)
{
200011fc:	e92d 05f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl}
    uint32_t char_idx = 0U;
    uint32_t size_sent;
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001200:	f64a 5350 	movw	r3, #44368	; 0xad50
20001204:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001208:	4298      	cmp	r0, r3
2000120a:	d006      	beq.n	2000121a <MSS_UART_polled_tx+0x1e>
2000120c:	f64a 5328 	movw	r3, #44328	; 0xad28
20001210:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001214:	4298      	cmp	r0, r3
20001216:	d000      	beq.n	2000121a <MSS_UART_polled_tx+0x1e>
20001218:	be00      	bkpt	0x0000
    ASSERT( pbuff != ( (uint8_t *)0 ) );
2000121a:	b901      	cbnz	r1, 2000121e <MSS_UART_polled_tx+0x22>
2000121c:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0U );
2000121e:	b902      	cbnz	r2, 20001222 <MSS_UART_polled_tx+0x26>
20001220:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20001222:	f64a 5350 	movw	r3, #44368	; 0xad50
20001226:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000122a:	4298      	cmp	r0, r3
2000122c:	d005      	beq.n	2000123a <MSS_UART_polled_tx+0x3e>
2000122e:	f64a 5328 	movw	r3, #44328	; 0xad28
20001232:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001236:	4298      	cmp	r0, r3
20001238:	d133      	bne.n	200012a2 <MSS_UART_polled_tx+0xa6>
2000123a:	1e13      	subs	r3, r2, #0
2000123c:	bf18      	it	ne
2000123e:	2301      	movne	r3, #1
20001240:	2900      	cmp	r1, #0
20001242:	bf0c      	ite	eq
20001244:	2300      	moveq	r3, #0
20001246:	f003 0301 	andne.w	r3, r3, #1
2000124a:	2b00      	cmp	r3, #0
2000124c:	d029      	beq.n	200012a2 <MSS_UART_polled_tx+0xa6>
2000124e:	f04f 0700 	mov.w	r7, #0
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
20001252:	46b8      	mov	r8, r7
            if( status & MSS_UART_THRE )
            {
                uint32_t fill_size = TX_FIFO_SIZE;

                /* Calculate the number of bytes to transmit. */
                if ( tx_size < TX_FIFO_SIZE )
20001254:	f04f 0a10 	mov.w	sl, #16
         /* Remain in this loop until the entire input buffer
          * has been transferred to the UART.
          */
        do {
            /* Read the Line Status Register and update the sticky record */
            status = this_uart->hw_reg->LSR;
20001258:	6803      	ldr	r3, [r0, #0]
2000125a:	7d1b      	ldrb	r3, [r3, #20]
            this_uart->status |= status;
2000125c:	f890 c00a 	ldrb.w	ip, [r0, #10]
20001260:	ea43 0c0c 	orr.w	ip, r3, ip
20001264:	f880 c00a 	strb.w	ip, [r0, #10]

            /* Check if TX FIFO is empty. */
            if( status & MSS_UART_THRE )
20001268:	f013 0f20 	tst.w	r3, #32
2000126c:	d017      	beq.n	2000129e <MSS_UART_polled_tx+0xa2>
            {
                uint32_t fill_size = TX_FIFO_SIZE;

                /* Calculate the number of bytes to transmit. */
                if ( tx_size < TX_FIFO_SIZE )
2000126e:	2a0f      	cmp	r2, #15
20001270:	d904      	bls.n	2000127c <MSS_UART_polled_tx+0x80>
20001272:	4656      	mov	r6, sl
20001274:	46bc      	mov	ip, r7
20001276:	4643      	mov	r3, r8

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
                {
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
20001278:	440f      	add	r7, r1
2000127a:	e004      	b.n	20001286 <MSS_UART_polled_tx+0x8a>
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
2000127c:	b90a      	cbnz	r2, 20001282 <MSS_UART_polled_tx+0x86>
2000127e:	4643      	mov	r3, r8
20001280:	e00b      	b.n	2000129a <MSS_UART_polled_tx+0x9e>
20001282:	4616      	mov	r6, r2
20001284:	e7f6      	b.n	20001274 <MSS_UART_polled_tx+0x78>
                {
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
20001286:	6804      	ldr	r4, [r0, #0]
20001288:	5cfd      	ldrb	r5, [r7, r3]
2000128a:	7025      	strb	r5, [r4, #0]
2000128c:	f10c 0c01 	add.w	ip, ip, #1
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
20001290:	f103 0301 	add.w	r3, r3, #1
20001294:	429e      	cmp	r6, r3
20001296:	d8f6      	bhi.n	20001286 <MSS_UART_polled_tx+0x8a>
20001298:	4667      	mov	r7, ip
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
                }

                /* Calculate the number of untransmitted bytes remaining. */
                tx_size -= size_sent;
2000129a:	ebc3 0202 	rsb	r2, r3, r2
            }
        }while( tx_size );
2000129e:	2a00      	cmp	r2, #0
200012a0:	d1da      	bne.n	20001258 <MSS_UART_polled_tx+0x5c>
    }
}
200012a2:	e8bd 05f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl}
200012a6:	4770      	bx	lr

200012a8 <MSS_UART_polled_tx_string>:
MSS_UART_polled_tx_string
(
    mss_uart_instance_t * this_uart,
    const uint8_t * p_sz_string
)
{
200012a8:	b4f0      	push	{r4, r5, r6, r7}
    uint32_t char_idx = 0U;
    uint32_t fill_size;
    uint_fast8_t data_byte;
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
200012aa:	f64a 5350 	movw	r3, #44368	; 0xad50
200012ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
200012b2:	4298      	cmp	r0, r3
200012b4:	d006      	beq.n	200012c4 <MSS_UART_polled_tx_string+0x1c>
200012b6:	f64a 5328 	movw	r3, #44328	; 0xad28
200012ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
200012be:	4298      	cmp	r0, r3
200012c0:	d000      	beq.n	200012c4 <MSS_UART_polled_tx_string+0x1c>
200012c2:	be00      	bkpt	0x0000
    ASSERT( p_sz_string != ( (uint8_t *)0 ) );
200012c4:	b901      	cbnz	r1, 200012c8 <MSS_UART_polled_tx_string+0x20>
200012c6:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
200012c8:	f64a 5350 	movw	r3, #44368	; 0xad50
200012cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
200012d0:	4298      	cmp	r0, r3
200012d2:	d005      	beq.n	200012e0 <MSS_UART_polled_tx_string+0x38>
200012d4:	f64a 5328 	movw	r3, #44328	; 0xad28
200012d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200012dc:	4298      	cmp	r0, r3
200012de:	d128      	bne.n	20001332 <MSS_UART_polled_tx_string+0x8a>
200012e0:	b339      	cbz	r1, 20001332 <MSS_UART_polled_tx_string+0x8a>
          ( p_sz_string != ( (uint8_t *)0 ) ) )
    {
        /* Get the first data byte from the input buffer */
        data_byte = (uint_fast8_t)p_sz_string[char_idx];
200012e2:	780d      	ldrb	r5, [r1, #0]

        /* First check for the NULL terminator byte.
         * Then remain in this loop until the entire string in the input buffer
         * has been transferred to the UART.
         */
        while ( 0U != data_byte )
200012e4:	b32d      	cbz	r5, 20001332 <MSS_UART_polled_tx_string+0x8a>
200012e6:	f04f 0c00 	mov.w	ip, #0

            /* Send bytes from the input buffer until the TX FIFO is full
             * or we reach the NULL terminator byte.
             */
            fill_size = 0U;
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
200012ea:	4666      	mov	r6, ip
         */
        while ( 0U != data_byte )
        {
            /* Wait until TX FIFO is empty. */
            do {
                status = this_uart->hw_reg->LSR;
200012ec:	6804      	ldr	r4, [r0, #0]
200012ee:	7d23      	ldrb	r3, [r4, #20]
                this_uart->status |= status;
200012f0:	7a82      	ldrb	r2, [r0, #10]
200012f2:	ea43 0202 	orr.w	r2, r3, r2
200012f6:	7282      	strb	r2, [r0, #10]
            } while ( !( status & MSS_UART_THRE ) );
200012f8:	f013 0f20 	tst.w	r3, #32
200012fc:	d0f7      	beq.n	200012ee <MSS_UART_polled_tx_string+0x46>

            /* Send bytes from the input buffer until the TX FIFO is full
             * or we reach the NULL terminator byte.
             */
            fill_size = 0U;
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
200012fe:	b1c5      	cbz	r5, 20001332 <MSS_UART_polled_tx_string+0x8a>
20001300:	4633      	mov	r3, r6
                /* Send the data byte */
                this_uart->hw_reg->THR = data_byte;
                ++fill_size;
                char_idx++;
                /* Get the next data byte from the input buffer */
                data_byte = (uint_fast8_t)p_sz_string[char_idx];
20001302:	eb01 070c 	add.w	r7, r1, ip
             */
            fill_size = 0U;
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
            {
                /* Send the data byte */
                this_uart->hw_reg->THR = data_byte;
20001306:	6802      	ldr	r2, [r0, #0]
20001308:	b2ed      	uxtb	r5, r5
2000130a:	7015      	strb	r5, [r2, #0]
                ++fill_size;
2000130c:	f103 0301 	add.w	r3, r3, #1
20001310:	eb03 040c 	add.w	r4, r3, ip
                char_idx++;
                /* Get the next data byte from the input buffer */
                data_byte = (uint_fast8_t)p_sz_string[char_idx];
20001314:	5cfd      	ldrb	r5, [r7, r3]

            /* Send bytes from the input buffer until the TX FIFO is full
             * or we reach the NULL terminator byte.
             */
            fill_size = 0U;
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
20001316:	2b0f      	cmp	r3, #15
20001318:	bf8c      	ite	hi
2000131a:	2200      	movhi	r2, #0
2000131c:	2201      	movls	r2, #1
2000131e:	2d00      	cmp	r5, #0
20001320:	bf0c      	ite	eq
20001322:	2200      	moveq	r2, #0
20001324:	f002 0201 	andne.w	r2, r2, #1
20001328:	2a00      	cmp	r2, #0
2000132a:	d1ec      	bne.n	20001306 <MSS_UART_polled_tx_string+0x5e>

        /* First check for the NULL terminator byte.
         * Then remain in this loop until the entire string in the input buffer
         * has been transferred to the UART.
         */
        while ( 0U != data_byte )
2000132c:	b10d      	cbz	r5, 20001332 <MSS_UART_polled_tx_string+0x8a>
2000132e:	46a4      	mov	ip, r4
20001330:	e7dc      	b.n	200012ec <MSS_UART_polled_tx_string+0x44>
                /* Get the next data byte from the input buffer */
                data_byte = (uint_fast8_t)p_sz_string[char_idx];
            }
        }
    }
}
20001332:	bcf0      	pop	{r4, r5, r6, r7}
20001334:	4770      	bx	lr
20001336:	bf00      	nop

20001338 <MSS_UART_irq_tx>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * pbuff,
    uint32_t tx_size
)
{
20001338:	b410      	push	{r4}
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
2000133a:	f64a 5350 	movw	r3, #44368	; 0xad50
2000133e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001342:	4298      	cmp	r0, r3
20001344:	d006      	beq.n	20001354 <MSS_UART_irq_tx+0x1c>
20001346:	f64a 5328 	movw	r3, #44328	; 0xad28
2000134a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000134e:	4298      	cmp	r0, r3
20001350:	d000      	beq.n	20001354 <MSS_UART_irq_tx+0x1c>
20001352:	be00      	bkpt	0x0000
    ASSERT( pbuff != ((uint8_t *)0) );
20001354:	b901      	cbnz	r1, 20001358 <MSS_UART_irq_tx+0x20>
20001356:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0U );
20001358:	b90a      	cbnz	r2, 2000135e <MSS_UART_irq_tx+0x26>
2000135a:	be00      	bkpt	0x0000
2000135c:	e036      	b.n	200013cc <MSS_UART_irq_tx+0x94>

    if ( ( tx_size > 0U ) && ( pbuff != ((uint8_t *)0) ) &&
2000135e:	2900      	cmp	r1, #0
20001360:	d034      	beq.n	200013cc <MSS_UART_irq_tx+0x94>
       ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) )
20001362:	f64a 5350 	movw	r3, #44368	; 0xad50
20001366:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000136a:	4298      	cmp	r0, r3
2000136c:	d005      	beq.n	2000137a <MSS_UART_irq_tx+0x42>
2000136e:	f64a 5328 	movw	r3, #44328	; 0xad28
20001372:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001376:	4298      	cmp	r0, r3
20001378:	d128      	bne.n	200013cc <MSS_UART_irq_tx+0x94>
    {
        /*Initialise the transmit info for the UART instance with the arguments.*/
        this_uart->tx_buffer = pbuff;
2000137a:	60c1      	str	r1, [r0, #12]
        this_uart->tx_buff_size = tx_size;
2000137c:	6102      	str	r2, [r0, #16]
        this_uart->tx_idx = (uint16_t)0;
2000137e:	f04f 0300 	mov.w	r3, #0
20001382:	6143      	str	r3, [r0, #20]

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
20001384:	8903      	ldrh	r3, [r0, #8]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20001386:	b219      	sxth	r1, r3
20001388:	ea4f 1151 	mov.w	r1, r1, lsr #5
2000138c:	f003 031f 	and.w	r3, r3, #31
20001390:	f04f 0201 	mov.w	r2, #1
20001394:	fa02 f403 	lsl.w	r4, r2, r3
20001398:	f24e 1300 	movw	r3, #57600	; 0xe100
2000139c:	f2ce 0300 	movt	r3, #57344	; 0xe000
200013a0:	f101 0160 	add.w	r1, r1, #96	; 0x60
200013a4:	f843 4021 	str.w	r4, [r3, r1, lsl #2]

        /* assign default handler for data transfer */
        this_uart->tx_handler = default_tx_handler;
200013a8:	f241 51e1 	movw	r1, #5601	; 0x15e1
200013ac:	f2c2 0100 	movt	r1, #8192	; 0x2000
200013b0:	6201      	str	r1, [r0, #32]

        /* enables TX interrupt */
        this_uart->hw_reg_bit->IER_ETBEI = (uint32_t)1;
200013b2:	6841      	ldr	r1, [r0, #4]
200013b4:	f8c1 2084 	str.w	r2, [r1, #132]	; 0x84

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
200013b8:	8901      	ldrh	r1, [r0, #8]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
200013ba:	b208      	sxth	r0, r1
200013bc:	ea4f 1050 	mov.w	r0, r0, lsr #5
200013c0:	f001 011f 	and.w	r1, r1, #31
200013c4:	fa02 f201 	lsl.w	r2, r2, r1
200013c8:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
    }
}
200013cc:	bc10      	pop	{r4}
200013ce:	4770      	bx	lr

200013d0 <MSS_UART_tx_complete>:
)
{
    int8_t ret_value = 0;
    uint8_t status = 0U;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
200013d0:	f64a 5350 	movw	r3, #44368	; 0xad50
200013d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200013d8:	4298      	cmp	r0, r3
200013da:	d009      	beq.n	200013f0 <MSS_UART_tx_complete+0x20>
200013dc:	f64a 5328 	movw	r3, #44328	; 0xad28
200013e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200013e4:	4298      	cmp	r0, r3
200013e6:	d003      	beq.n	200013f0 <MSS_UART_tx_complete+0x20>
200013e8:	be00      	bkpt	0x0000
200013ea:	f04f 0000 	mov.w	r0, #0
200013ee:	4770      	bx	lr

    if ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
200013f0:	6803      	ldr	r3, [r0, #0]
200013f2:	7d1b      	ldrb	r3, [r3, #20]
        this_uart->status |= status;
200013f4:	7a82      	ldrb	r2, [r0, #10]
200013f6:	ea43 0202 	orr.w	r2, r3, r2
200013fa:	7282      	strb	r2, [r0, #10]

        if ( ( TX_COMPLETE == this_uart->tx_buff_size ) &&
200013fc:	6902      	ldr	r2, [r0, #16]
200013fe:	b112      	cbz	r2, 20001406 <MSS_UART_tx_complete+0x36>
20001400:	f04f 0000 	mov.w	r0, #0
20001404:	4770      	bx	lr
20001406:	f3c3 1080 	ubfx	r0, r3, #6, #1
        {
            ret_value = (int8_t)1;
        }
    }
    return ret_value;
}
2000140a:	4770      	bx	lr

2000140c <MSS_UART_get_rx>:
(
    mss_uart_instance_t * this_uart,
    uint8_t * rx_buff,
    size_t buff_size
)
{
2000140c:	b410      	push	{r4}
2000140e:	4603      	mov	r3, r0
    size_t rx_size = 0U;
    uint8_t status = 0U;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001410:	f64a 5050 	movw	r0, #44368	; 0xad50
20001414:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001418:	4283      	cmp	r3, r0
2000141a:	d006      	beq.n	2000142a <MSS_UART_get_rx+0x1e>
2000141c:	f64a 5028 	movw	r0, #44328	; 0xad28
20001420:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001424:	4283      	cmp	r3, r0
20001426:	d000      	beq.n	2000142a <MSS_UART_get_rx+0x1e>
20001428:	be00      	bkpt	0x0000
    ASSERT( rx_buff != ((uint8_t *)0) );
2000142a:	b901      	cbnz	r1, 2000142e <MSS_UART_get_rx+0x22>
2000142c:	be00      	bkpt	0x0000
    ASSERT( buff_size > 0U );
2000142e:	b902      	cbnz	r2, 20001432 <MSS_UART_get_rx+0x26>
20001430:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20001432:	f64a 5050 	movw	r0, #44368	; 0xad50
20001436:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000143a:	4283      	cmp	r3, r0
2000143c:	d005      	beq.n	2000144a <MSS_UART_get_rx+0x3e>
2000143e:	f64a 5028 	movw	r0, #44328	; 0xad28
20001442:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001446:	4283      	cmp	r3, r0
20001448:	d12a      	bne.n	200014a0 <MSS_UART_get_rx+0x94>
          ( rx_buff != ((uint8_t *)0) ) && ( buff_size > 0U ) )
2000144a:	1e10      	subs	r0, r2, #0
2000144c:	bf18      	it	ne
2000144e:	2001      	movne	r0, #1

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( rx_buff != ((uint8_t *)0) );
    ASSERT( buff_size > 0U );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20001450:	2900      	cmp	r1, #0
20001452:	bf0c      	ite	eq
20001454:	2400      	moveq	r4, #0
20001456:	f000 0401 	andne.w	r4, r0, #1
2000145a:	b30c      	cbz	r4, 200014a0 <MSS_UART_get_rx+0x94>
          ( rx_buff != ((uint8_t *)0) ) && ( buff_size > 0U ) )
    {
        status = this_uart->hw_reg->LSR;
2000145c:	681c      	ldr	r4, [r3, #0]
2000145e:	f894 c014 	ldrb.w	ip, [r4, #20]
        this_uart->status |= status;
20001462:	7a9c      	ldrb	r4, [r3, #10]
20001464:	ea4c 0404 	orr.w	r4, ip, r4
20001468:	729c      	strb	r4, [r3, #10]

        while (( (status & MSS_UART_DATA_READY) != 0U) &&
2000146a:	ea1c 0f00 	tst.w	ip, r0
2000146e:	d017      	beq.n	200014a0 <MSS_UART_get_rx+0x94>
20001470:	f04f 0000 	mov.w	r0, #0
               ( rx_size < buff_size ) )
        {
            rx_buff[rx_size] = this_uart->hw_reg->RBR;
20001474:	681c      	ldr	r4, [r3, #0]
20001476:	f894 c000 	ldrb.w	ip, [r4]
2000147a:	f801 c000 	strb.w	ip, [r1, r0]
            ++rx_size;
2000147e:	f100 0001 	add.w	r0, r0, #1
            status = this_uart->hw_reg->LSR;
20001482:	681c      	ldr	r4, [r3, #0]
20001484:	f894 c014 	ldrb.w	ip, [r4, #20]
            this_uart->status |= status;
20001488:	7a9c      	ldrb	r4, [r3, #10]
2000148a:	ea4c 0404 	orr.w	r4, ip, r4
2000148e:	729c      	strb	r4, [r3, #10]
          ( rx_buff != ((uint8_t *)0) ) && ( buff_size > 0U ) )
    {
        status = this_uart->hw_reg->LSR;
        this_uart->status |= status;

        while (( (status & MSS_UART_DATA_READY) != 0U) &&
20001490:	4282      	cmp	r2, r0
20001492:	bf94      	ite	ls
20001494:	2400      	movls	r4, #0
20001496:	f00c 0401 	andhi.w	r4, ip, #1
2000149a:	2c00      	cmp	r4, #0
2000149c:	d1ea      	bne.n	20001474 <MSS_UART_get_rx+0x68>
2000149e:	e001      	b.n	200014a4 <MSS_UART_get_rx+0x98>
200014a0:	f04f 0000 	mov.w	r0, #0
            status = this_uart->hw_reg->LSR;
            this_uart->status |= status;
        }
    }
    return rx_size;
}
200014a4:	bc10      	pop	{r4}
200014a6:	4770      	bx	lr

200014a8 <MSS_UART_enable_irq>:
MSS_UART_enable_irq
(
    mss_uart_instance_t * this_uart,
    uint8_t irq_mask
)
{
200014a8:	b410      	push	{r4}
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
200014aa:	f64a 5350 	movw	r3, #44368	; 0xad50
200014ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
200014b2:	4298      	cmp	r0, r3
200014b4:	d007      	beq.n	200014c6 <MSS_UART_enable_irq+0x1e>
200014b6:	f64a 5328 	movw	r3, #44328	; 0xad28
200014ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
200014be:	4298      	cmp	r0, r3
200014c0:	d001      	beq.n	200014c6 <MSS_UART_enable_irq+0x1e>
200014c2:	be00      	bkpt	0x0000
200014c4:	e022      	b.n	2000150c <MSS_UART_enable_irq+0x64>

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    {
        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
200014c6:	8903      	ldrh	r3, [r0, #8]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
200014c8:	fa0f fc83 	sxth.w	ip, r3
200014cc:	ea4f 1c5c 	mov.w	ip, ip, lsr #5
200014d0:	f003 031f 	and.w	r3, r3, #31
200014d4:	f04f 0201 	mov.w	r2, #1
200014d8:	fa02 f403 	lsl.w	r4, r2, r3
200014dc:	f24e 1300 	movw	r3, #57600	; 0xe100
200014e0:	f2ce 0300 	movt	r3, #57344	; 0xe000
200014e4:	f10c 0c60 	add.w	ip, ip, #96	; 0x60
200014e8:	f843 402c 	str.w	r4, [r3, ip, lsl #2]
         * bit 0 - Receive Data Available Interrupt
         * bit 1 - Transmitter Holding  Register Empty Interrupt
         * bit 2 - Receiver Line Status Interrupt
         * bit 3 - Modem Status Interrupt
         */
        this_uart->hw_reg->IER |= irq_mask;
200014ec:	6804      	ldr	r4, [r0, #0]
200014ee:	f894 c004 	ldrb.w	ip, [r4, #4]
200014f2:	ea41 010c 	orr.w	r1, r1, ip
200014f6:	7121      	strb	r1, [r4, #4]

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
200014f8:	8901      	ldrh	r1, [r0, #8]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
200014fa:	b208      	sxth	r0, r1
200014fc:	ea4f 1050 	mov.w	r0, r0, lsr #5
20001500:	f001 011f 	and.w	r1, r1, #31
20001504:	fa02 f201 	lsl.w	r2, r2, r1
20001508:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
    }
}
2000150c:	bc10      	pop	{r4}
2000150e:	4770      	bx	lr

20001510 <MSS_UART_disable_irq>:
(
    mss_uart_instance_t * this_uart,
    uint8_t irq_mask
)
{
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001510:	f64a 5350 	movw	r3, #44368	; 0xad50
20001514:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001518:	4298      	cmp	r0, r3
2000151a:	d007      	beq.n	2000152c <MSS_UART_disable_irq+0x1c>
2000151c:	f64a 5328 	movw	r3, #44328	; 0xad28
20001520:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001524:	4298      	cmp	r0, r3
20001526:	d001      	beq.n	2000152c <MSS_UART_disable_irq+0x1c>
20001528:	be00      	bkpt	0x0000
2000152a:	4770      	bx	lr
         * bit 0 - Receive Data Available Interrupt
         * bit 1 - Transmitter Holding  Register Empty Interrupt
         * bit 2 - Receiver Line Status Interrupt
         * bit 3 - Modem Status Interrupt
         */
        this_uart->hw_reg->IER &= ( (uint8_t)~irq_mask );
2000152c:	6803      	ldr	r3, [r0, #0]
2000152e:	791a      	ldrb	r2, [r3, #4]
20001530:	ea22 0201 	bic.w	r2, r2, r1
20001534:	711a      	strb	r2, [r3, #4]

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
20001536:	8903      	ldrh	r3, [r0, #8]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20001538:	b218      	sxth	r0, r3
2000153a:	ea4f 1050 	mov.w	r0, r0, lsr #5
2000153e:	f003 031f 	and.w	r3, r3, #31
20001542:	f04f 0201 	mov.w	r2, #1
20001546:	fa02 f203 	lsl.w	r2, r2, r3
2000154a:	f24e 1300 	movw	r3, #57600	; 0xe100
2000154e:	f2ce 0300 	movt	r3, #57344	; 0xe000
20001552:	f100 0c60 	add.w	ip, r0, #96	; 0x60
20001556:	f843 202c 	str.w	r2, [r3, ip, lsl #2]

        if( irq_mask == IIRF_MASK )
2000155a:	290f      	cmp	r1, #15
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
2000155c:	bf01      	itttt	eq
2000155e:	f24e 1300 	movweq	r3, #57600	; 0xe100
20001562:	f2ce 0300 	movteq	r3, #57344	; 0xe000
20001566:	3020      	addeq	r0, #32
20001568:	f843 2020 	streq.w	r2, [r3, r0, lsl #2]
2000156c:	4770      	bx	lr
2000156e:	bf00      	nop

20001570 <MSS_UART_isr>:
static void
MSS_UART_isr
(
    mss_uart_instance_t * this_uart
)
{
20001570:	b508      	push	{r3, lr}
    uint8_t iirf;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001572:	f64a 5350 	movw	r3, #44368	; 0xad50
20001576:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000157a:	4298      	cmp	r0, r3
2000157c:	d007      	beq.n	2000158e <MSS_UART_isr+0x1e>
2000157e:	f64a 5328 	movw	r3, #44328	; 0xad28
20001582:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001586:	4298      	cmp	r0, r3
20001588:	d001      	beq.n	2000158e <MSS_UART_isr+0x1e>
2000158a:	be00      	bkpt	0x0000
2000158c:	bd08      	pop	{r3, pc}

    if ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    {
        iirf = this_uart->hw_reg->IIR & IIRF_MASK;
2000158e:	6803      	ldr	r3, [r0, #0]
20001590:	7a1b      	ldrb	r3, [r3, #8]

        switch ( iirf )
20001592:	f003 030f 	and.w	r3, r3, #15
20001596:	2b0c      	cmp	r3, #12
20001598:	d820      	bhi.n	200015dc <MSS_UART_isr+0x6c>
2000159a:	e8df f003 	tbb	[pc, r3]
2000159e:	1f07      	.short	0x1f07
200015a0:	1f131f0d 	.word	0x1f131f0d
200015a4:	1f1f1f19 	.word	0x1f1f1f19
200015a8:	1f1f      	.short	0x1f1f
200015aa:	13          	.byte	0x13
200015ab:	00          	.byte	0x00
        {
            case IIRF_MODEM_STATUS:  /* Modem status interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->modemsts_handler );
200015ac:	6a43      	ldr	r3, [r0, #36]	; 0x24
200015ae:	b90b      	cbnz	r3, 200015b4 <MSS_UART_isr+0x44>
200015b0:	be00      	bkpt	0x0000
200015b2:	bd08      	pop	{r3, pc}
                if( NULL_HANDLER != this_uart->modemsts_handler )
                {
                   (*(this_uart->modemsts_handler))( this_uart );
200015b4:	4798      	blx	r3
200015b6:	bd08      	pop	{r3, pc}
            }
            break;

            case IIRF_THRE: /* Transmitter Holding Register Empty */
            {
                ASSERT( NULL_HANDLER != this_uart->tx_handler );
200015b8:	6a03      	ldr	r3, [r0, #32]
200015ba:	b90b      	cbnz	r3, 200015c0 <MSS_UART_isr+0x50>
200015bc:	be00      	bkpt	0x0000
200015be:	bd08      	pop	{r3, pc}
                if ( NULL_HANDLER != this_uart->tx_handler )
                {
                    (*(this_uart->tx_handler))( this_uart );
200015c0:	4798      	blx	r3
200015c2:	bd08      	pop	{r3, pc}
            break;

            case IIRF_RX_DATA:      /* Received Data Available */
            case IIRF_DATA_TIMEOUT: /* Received Data Timed-out */
            {
                ASSERT( NULL_HANDLER != this_uart->rx_handler );
200015c4:	69c3      	ldr	r3, [r0, #28]
200015c6:	b90b      	cbnz	r3, 200015cc <MSS_UART_isr+0x5c>
200015c8:	be00      	bkpt	0x0000
200015ca:	bd08      	pop	{r3, pc}
                if ( NULL_HANDLER != this_uart->rx_handler )
                {
                    (*(this_uart->rx_handler))( this_uart );
200015cc:	4798      	blx	r3
200015ce:	bd08      	pop	{r3, pc}
            }
            break;

            case IIRF_RX_LINE_STATUS:  /* Line Status Interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->linests_handler );
200015d0:	6983      	ldr	r3, [r0, #24]
200015d2:	b90b      	cbnz	r3, 200015d8 <MSS_UART_isr+0x68>
200015d4:	be00      	bkpt	0x0000
200015d6:	bd08      	pop	{r3, pc}
                if ( NULL_HANDLER != this_uart->linests_handler )
                {
                   (*(this_uart->linests_handler))( this_uart );
200015d8:	4798      	blx	r3
200015da:	bd08      	pop	{r3, pc}
            }
            break;

            default:
            {
                ASSERT( INVALID_INTERRUPT );
200015dc:	be00      	bkpt	0x0000
200015de:	bd08      	pop	{r3, pc}

200015e0 <default_tx_handler>:
static void
default_tx_handler
(
    mss_uart_instance_t * this_uart
)
{
200015e0:	b410      	push	{r4}
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
200015e2:	f64a 5350 	movw	r3, #44368	; 0xad50
200015e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200015ea:	4298      	cmp	r0, r3
200015ec:	d006      	beq.n	200015fc <default_tx_handler+0x1c>
200015ee:	f64a 5328 	movw	r3, #44328	; 0xad28
200015f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200015f6:	4298      	cmp	r0, r3
200015f8:	d000      	beq.n	200015fc <default_tx_handler+0x1c>
200015fa:	be00      	bkpt	0x0000
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
200015fc:	68c2      	ldr	r2, [r0, #12]
200015fe:	b902      	cbnz	r2, 20001602 <default_tx_handler+0x22>
20001600:	be00      	bkpt	0x0000
    ASSERT( 0U < this_uart->tx_buff_size );
20001602:	6901      	ldr	r1, [r0, #16]
20001604:	b901      	cbnz	r1, 20001608 <default_tx_handler+0x28>
20001606:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20001608:	f64a 5350 	movw	r3, #44368	; 0xad50
2000160c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001610:	4298      	cmp	r0, r3
20001612:	d005      	beq.n	20001620 <default_tx_handler+0x40>
20001614:	f64a 5328 	movw	r3, #44328	; 0xad28
20001618:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000161c:	4298      	cmp	r0, r3
2000161e:	d130      	bne.n	20001682 <default_tx_handler+0xa2>
20001620:	2a00      	cmp	r2, #0
20001622:	d02e      	beq.n	20001682 <default_tx_handler+0xa2>
20001624:	2900      	cmp	r1, #0
20001626:	d02c      	beq.n	20001682 <default_tx_handler+0xa2>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
20001628:	6803      	ldr	r3, [r0, #0]
2000162a:	7d1b      	ldrb	r3, [r3, #20]
        this_uart->status |= status;
2000162c:	7a82      	ldrb	r2, [r0, #10]
2000162e:	ea43 0202 	orr.w	r2, r3, r2
20001632:	7282      	strb	r2, [r0, #10]

        /*
         * This function should only be called as a result of a THRE interrupt.
         * Verify that this is true before proceeding to transmit data.
         */
        if ( status & MSS_UART_THRE )
20001634:	f013 0f20 	tst.w	r3, #32
20001638:	d01a      	beq.n	20001670 <default_tx_handler+0x90>
        {
            uint32_t i;
            uint32_t fill_size = TX_FIFO_SIZE;
            uint32_t tx_remain = this_uart->tx_buff_size - this_uart->tx_idx;
2000163a:	6902      	ldr	r2, [r0, #16]
2000163c:	6943      	ldr	r3, [r0, #20]
2000163e:	ebc3 0302 	rsb	r3, r3, r2

            /* Calculate the number of bytes to transmit. */
            if ( tx_remain < TX_FIFO_SIZE )
20001642:	2b0f      	cmp	r3, #15
20001644:	d904      	bls.n	20001650 <default_tx_handler+0x70>
20001646:	f04f 0c10 	mov.w	ip, #16
2000164a:	f04f 0300 	mov.w	r3, #0
2000164e:	e002      	b.n	20001656 <default_tx_handler+0x76>
            {
                fill_size = tx_remain;
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
20001650:	b173      	cbz	r3, 20001670 <default_tx_handler+0x90>
20001652:	469c      	mov	ip, r3
20001654:	e7f9      	b.n	2000164a <default_tx_handler+0x6a>
            {
                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = this_uart->tx_buffer[this_uart->tx_idx];
20001656:	6802      	ldr	r2, [r0, #0]
20001658:	68c4      	ldr	r4, [r0, #12]
2000165a:	6941      	ldr	r1, [r0, #20]
2000165c:	5c61      	ldrb	r1, [r4, r1]
2000165e:	7011      	strb	r1, [r2, #0]
                ++this_uart->tx_idx;
20001660:	6942      	ldr	r2, [r0, #20]
20001662:	f102 0201 	add.w	r2, r2, #1
20001666:	6142      	str	r2, [r0, #20]
            {
                fill_size = tx_remain;
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
20001668:	f103 0301 	add.w	r3, r3, #1
2000166c:	4563      	cmp	r3, ip
2000166e:	d3f2      	bcc.n	20001656 <default_tx_handler+0x76>
                ++this_uart->tx_idx;
            }
        }

        /* Flag Tx as complete if all data has been pushed into the Tx FIFO. */
        if ( this_uart->tx_idx == this_uart->tx_buff_size )
20001670:	6942      	ldr	r2, [r0, #20]
20001672:	6903      	ldr	r3, [r0, #16]
20001674:	429a      	cmp	r2, r3
        {
            this_uart->tx_buff_size = TX_COMPLETE;
20001676:	bf01      	itttt	eq
20001678:	2300      	moveq	r3, #0
2000167a:	6103      	streq	r3, [r0, #16]
            /* disables TX interrupt */
            this_uart->hw_reg_bit->IER_ETBEI = 0U;
2000167c:	6842      	ldreq	r2, [r0, #4]
2000167e:	f8c2 3084 	streq.w	r3, [r2, #132]	; 0x84
        }
    }
}
20001682:	bc10      	pop	{r4}
20001684:	4770      	bx	lr
20001686:	bf00      	nop

20001688 <MSS_UART_set_rx_handler>:
(
    mss_uart_instance_t *       this_uart,
    mss_uart_irq_handler_t      handler,
    mss_uart_rx_trig_level_t    trigger_level
)
{
20001688:	b410      	push	{r4}
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
2000168a:	f64a 5350 	movw	r3, #44368	; 0xad50
2000168e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001692:	4298      	cmp	r0, r3
20001694:	d006      	beq.n	200016a4 <MSS_UART_set_rx_handler+0x1c>
20001696:	f64a 5328 	movw	r3, #44328	; 0xad28
2000169a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000169e:	4298      	cmp	r0, r3
200016a0:	d000      	beq.n	200016a4 <MSS_UART_set_rx_handler+0x1c>
200016a2:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER );
200016a4:	b901      	cbnz	r1, 200016a8 <MSS_UART_set_rx_handler+0x20>
200016a6:	be00      	bkpt	0x0000
    ASSERT( trigger_level < MSS_UART_FIFO_INVALID_TRIG_LEVEL );
200016a8:	2ac0      	cmp	r2, #192	; 0xc0
200016aa:	d900      	bls.n	200016ae <MSS_UART_set_rx_handler+0x26>
200016ac:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
200016ae:	f64a 5350 	movw	r3, #44368	; 0xad50
200016b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200016b6:	4298      	cmp	r0, r3
200016b8:	d005      	beq.n	200016c6 <MSS_UART_set_rx_handler+0x3e>
200016ba:	f64a 5328 	movw	r3, #44328	; 0xad28
200016be:	f2c2 0300 	movt	r3, #8192	; 0x2000
200016c2:	4298      	cmp	r0, r3
200016c4:	d12f      	bne.n	20001726 <MSS_UART_set_rx_handler+0x9e>
200016c6:	2ac0      	cmp	r2, #192	; 0xc0
200016c8:	bf8c      	ite	hi
200016ca:	2300      	movhi	r3, #0
200016cc:	2301      	movls	r3, #1
200016ce:	2900      	cmp	r1, #0
200016d0:	bf0c      	ite	eq
200016d2:	2300      	moveq	r3, #0
200016d4:	f003 0301 	andne.w	r3, r3, #1
200016d8:	b32b      	cbz	r3, 20001726 <MSS_UART_set_rx_handler+0x9e>
        ( handler != INVALID_IRQ_HANDLER) &&
        ( trigger_level < MSS_UART_FIFO_INVALID_TRIG_LEVEL) )
    {
        this_uart->rx_handler = handler;
200016da:	61c1      	str	r1, [r0, #28]

        /* Set the receive interrupt trigger level. */
        /* Clear RX FIFO; Enable TXRDY and RXRDY for PDMA */
        this_uart->hw_reg->FCR = (uint8_t)(FCR_TRIG_LEVEL_MASK & (uint8_t)trigger_level) |
200016dc:	6803      	ldr	r3, [r0, #0]
200016de:	f002 02c0 	and.w	r2, r2, #192	; 0xc0
200016e2:	f042 020a 	orr.w	r2, r2, #10
200016e6:	721a      	strb	r2, [r3, #8]
                              FCR_CLEAR_RX_FIFO_MASK | FCR_ENABLE_TXRDY_RXRDY_MASK;

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
200016e8:	8903      	ldrh	r3, [r0, #8]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
200016ea:	b219      	sxth	r1, r3
200016ec:	ea4f 1151 	mov.w	r1, r1, lsr #5
200016f0:	f003 031f 	and.w	r3, r3, #31
200016f4:	f04f 0201 	mov.w	r2, #1
200016f8:	fa02 f403 	lsl.w	r4, r2, r3
200016fc:	f24e 1300 	movw	r3, #57600	; 0xe100
20001700:	f2ce 0300 	movt	r3, #57344	; 0xe000
20001704:	f101 0160 	add.w	r1, r1, #96	; 0x60
20001708:	f843 4021 	str.w	r4, [r3, r1, lsl #2]

        /* Enable receive interrupt. */
        this_uart->hw_reg_bit->IER_ERBFI = 1U;
2000170c:	6841      	ldr	r1, [r0, #4]
2000170e:	f8c1 2080 	str.w	r2, [r1, #128]	; 0x80

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
20001712:	8901      	ldrh	r1, [r0, #8]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
20001714:	b208      	sxth	r0, r1
20001716:	ea4f 1050 	mov.w	r0, r0, lsr #5
2000171a:	f001 011f 	and.w	r1, r1, #31
2000171e:	fa02 f201 	lsl.w	r2, r2, r1
20001722:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
    }
}
20001726:	bc10      	pop	{r4}
20001728:	4770      	bx	lr
2000172a:	bf00      	nop

2000172c <MSS_UART_set_loopback>:
(
    mss_uart_instance_t *   this_uart,
    mss_uart_loopback_t     loopback
)
{
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
2000172c:	f64a 5350 	movw	r3, #44368	; 0xad50
20001730:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001734:	4298      	cmp	r0, r3
20001736:	d007      	beq.n	20001748 <MSS_UART_set_loopback+0x1c>
20001738:	f64a 5328 	movw	r3, #44328	; 0xad28
2000173c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001740:	4298      	cmp	r0, r3
20001742:	d001      	beq.n	20001748 <MSS_UART_set_loopback+0x1c>
20001744:	be00      	bkpt	0x0000
20001746:	4770      	bx	lr

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    {
        if ( loopback == MSS_UART_LOOPBACK_OFF )
20001748:	b929      	cbnz	r1, 20001756 <MSS_UART_set_loopback+0x2a>
        {
            this_uart->hw_reg_bit->MCR_LOOP = 0U;
2000174a:	6843      	ldr	r3, [r0, #4]
2000174c:	f04f 0200 	mov.w	r2, #0
20001750:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
20001754:	4770      	bx	lr
        }
        else
        {
            this_uart->hw_reg_bit->MCR_LOOP = 1U;
20001756:	6843      	ldr	r3, [r0, #4]
20001758:	f04f 0201 	mov.w	r2, #1
2000175c:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
20001760:	4770      	bx	lr
20001762:	bf00      	nop

20001764 <UART0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART0_IRQHandler( void )
#else
void UART0_IRQHandler( void )
#endif
{
20001764:	4668      	mov	r0, sp
20001766:	f020 0107 	bic.w	r1, r0, #7
2000176a:	468d      	mov	sp, r1
2000176c:	b501      	push	{r0, lr}
    MSS_UART_isr( &g_mss_uart0 );
2000176e:	f64a 5050 	movw	r0, #44368	; 0xad50
20001772:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001776:	f7ff fefb 	bl	20001570 <MSS_UART_isr>
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
2000177a:	f24e 1300 	movw	r3, #57600	; 0xe100
2000177e:	f2ce 0300 	movt	r3, #57344	; 0xe000
20001782:	f44f 6280 	mov.w	r2, #1024	; 0x400
20001786:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC_ClearPendingIRQ( UART0_IRQn );
}
2000178a:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
2000178e:	4685      	mov	sp, r0
20001790:	4770      	bx	lr
20001792:	bf00      	nop

20001794 <UART1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART1_IRQHandler( void )
#else
void UART1_IRQHandler( void )
#endif
{
20001794:	4668      	mov	r0, sp
20001796:	f020 0107 	bic.w	r1, r0, #7
2000179a:	468d      	mov	sp, r1
2000179c:	b501      	push	{r0, lr}
    MSS_UART_isr( &g_mss_uart1 );
2000179e:	f64a 5028 	movw	r0, #44328	; 0xad28
200017a2:	f2c2 0000 	movt	r0, #8192	; 0x2000
200017a6:	f7ff fee3 	bl	20001570 <MSS_UART_isr>
200017aa:	f24e 1300 	movw	r3, #57600	; 0xe100
200017ae:	f2ce 0300 	movt	r3, #57344	; 0xe000
200017b2:	f44f 6200 	mov.w	r2, #2048	; 0x800
200017b6:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC_ClearPendingIRQ( UART1_IRQn );
}
200017ba:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
200017be:	4685      	mov	sp, r0
200017c0:	4770      	bx	lr
200017c2:	bf00      	nop

200017c4 <MSS_UART_set_rxstatus_handler>:
MSS_UART_set_rxstatus_handler
(
    mss_uart_instance_t * this_uart,
    mss_uart_irq_handler_t handler
)
{
200017c4:	b410      	push	{r4}
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
200017c6:	f64a 5350 	movw	r3, #44368	; 0xad50
200017ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
200017ce:	4298      	cmp	r0, r3
200017d0:	d006      	beq.n	200017e0 <MSS_UART_set_rxstatus_handler+0x1c>
200017d2:	f64a 5328 	movw	r3, #44328	; 0xad28
200017d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200017da:	4298      	cmp	r0, r3
200017dc:	d000      	beq.n	200017e0 <MSS_UART_set_rxstatus_handler+0x1c>
200017de:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER);
200017e0:	b901      	cbnz	r1, 200017e4 <MSS_UART_set_rxstatus_handler+0x20>
200017e2:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
200017e4:	f64a 5350 	movw	r3, #44368	; 0xad50
200017e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200017ec:	4298      	cmp	r0, r3
200017ee:	d005      	beq.n	200017fc <MSS_UART_set_rxstatus_handler+0x38>
200017f0:	f64a 5328 	movw	r3, #44328	; 0xad28
200017f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200017f8:	4298      	cmp	r0, r3
200017fa:	d120      	bne.n	2000183e <MSS_UART_set_rxstatus_handler+0x7a>
200017fc:	b1f9      	cbz	r1, 2000183e <MSS_UART_set_rxstatus_handler+0x7a>
        ( handler != INVALID_IRQ_HANDLER) )
    {
        this_uart->linests_handler = handler;
200017fe:	6181      	str	r1, [r0, #24]

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
20001800:	8903      	ldrh	r3, [r0, #8]
20001802:	b219      	sxth	r1, r3
20001804:	ea4f 1151 	mov.w	r1, r1, lsr #5
20001808:	f003 031f 	and.w	r3, r3, #31
2000180c:	f04f 0201 	mov.w	r2, #1
20001810:	fa02 f403 	lsl.w	r4, r2, r3
20001814:	f24e 1300 	movw	r3, #57600	; 0xe100
20001818:	f2ce 0300 	movt	r3, #57344	; 0xe000
2000181c:	f101 0160 	add.w	r1, r1, #96	; 0x60
20001820:	f843 4021 	str.w	r4, [r3, r1, lsl #2]

        /* Enable receiver line status interrupt. */
        this_uart->hw_reg_bit->IER_ELSI = 1U;
20001824:	6841      	ldr	r1, [r0, #4]
20001826:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
2000182a:	8901      	ldrh	r1, [r0, #8]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
2000182c:	b208      	sxth	r0, r1
2000182e:	ea4f 1050 	mov.w	r0, r0, lsr #5
20001832:	f001 011f 	and.w	r1, r1, #31
20001836:	fa02 f201 	lsl.w	r2, r2, r1
2000183a:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
    }
}
2000183e:	bc10      	pop	{r4}
20001840:	4770      	bx	lr
20001842:	bf00      	nop

20001844 <MSS_UART_set_tx_handler>:
MSS_UART_set_tx_handler
(
    mss_uart_instance_t * this_uart,
    mss_uart_irq_handler_t handler
)
{
20001844:	b410      	push	{r4}
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001846:	f64a 5350 	movw	r3, #44368	; 0xad50
2000184a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000184e:	4298      	cmp	r0, r3
20001850:	d006      	beq.n	20001860 <MSS_UART_set_tx_handler+0x1c>
20001852:	f64a 5328 	movw	r3, #44328	; 0xad28
20001856:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000185a:	4298      	cmp	r0, r3
2000185c:	d000      	beq.n	20001860 <MSS_UART_set_tx_handler+0x1c>
2000185e:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER);
20001860:	b901      	cbnz	r1, 20001864 <MSS_UART_set_tx_handler+0x20>
20001862:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20001864:	f64a 5350 	movw	r3, #44368	; 0xad50
20001868:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000186c:	4298      	cmp	r0, r3
2000186e:	d005      	beq.n	2000187c <MSS_UART_set_tx_handler+0x38>
20001870:	f64a 5328 	movw	r3, #44328	; 0xad28
20001874:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001878:	4298      	cmp	r0, r3
2000187a:	d124      	bne.n	200018c6 <MSS_UART_set_tx_handler+0x82>
2000187c:	b319      	cbz	r1, 200018c6 <MSS_UART_set_tx_handler+0x82>
        ( handler != INVALID_IRQ_HANDLER) )
    {
        this_uart->tx_handler = handler;
2000187e:	6201      	str	r1, [r0, #32]

        /* Make TX buffer info invalid */
        this_uart->tx_buffer = (const uint8_t *)0;
20001880:	f04f 0300 	mov.w	r3, #0
20001884:	60c3      	str	r3, [r0, #12]
        this_uart->tx_buff_size = 0U;
20001886:	6103      	str	r3, [r0, #16]

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
20001888:	8903      	ldrh	r3, [r0, #8]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
2000188a:	b219      	sxth	r1, r3
2000188c:	ea4f 1151 	mov.w	r1, r1, lsr #5
20001890:	f003 031f 	and.w	r3, r3, #31
20001894:	f04f 0201 	mov.w	r2, #1
20001898:	fa02 f403 	lsl.w	r4, r2, r3
2000189c:	f24e 1300 	movw	r3, #57600	; 0xe100
200018a0:	f2ce 0300 	movt	r3, #57344	; 0xe000
200018a4:	f101 0160 	add.w	r1, r1, #96	; 0x60
200018a8:	f843 4021 	str.w	r4, [r3, r1, lsl #2]

        /* Enable transmitter holding register Empty interrupt. */
        this_uart->hw_reg_bit->IER_ETBEI = 1U;
200018ac:	6841      	ldr	r1, [r0, #4]
200018ae:	f8c1 2084 	str.w	r2, [r1, #132]	; 0x84

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
200018b2:	8901      	ldrh	r1, [r0, #8]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
200018b4:	b208      	sxth	r0, r1
200018b6:	ea4f 1050 	mov.w	r0, r0, lsr #5
200018ba:	f001 011f 	and.w	r1, r1, #31
200018be:	fa02 f201 	lsl.w	r2, r2, r1
200018c2:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
    }
}
200018c6:	bc10      	pop	{r4}
200018c8:	4770      	bx	lr
200018ca:	bf00      	nop

200018cc <MSS_UART_set_modemstatus_handler>:
MSS_UART_set_modemstatus_handler
(
    mss_uart_instance_t * this_uart,
    mss_uart_irq_handler_t handler
)
{
200018cc:	b410      	push	{r4}
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
200018ce:	f64a 5350 	movw	r3, #44368	; 0xad50
200018d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200018d6:	4298      	cmp	r0, r3
200018d8:	d006      	beq.n	200018e8 <MSS_UART_set_modemstatus_handler+0x1c>
200018da:	f64a 5328 	movw	r3, #44328	; 0xad28
200018de:	f2c2 0300 	movt	r3, #8192	; 0x2000
200018e2:	4298      	cmp	r0, r3
200018e4:	d000      	beq.n	200018e8 <MSS_UART_set_modemstatus_handler+0x1c>
200018e6:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER );
200018e8:	b901      	cbnz	r1, 200018ec <MSS_UART_set_modemstatus_handler+0x20>
200018ea:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
200018ec:	f64a 5350 	movw	r3, #44368	; 0xad50
200018f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200018f4:	4298      	cmp	r0, r3
200018f6:	d005      	beq.n	20001904 <MSS_UART_set_modemstatus_handler+0x38>
200018f8:	f64a 5328 	movw	r3, #44328	; 0xad28
200018fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001900:	4298      	cmp	r0, r3
20001902:	d120      	bne.n	20001946 <MSS_UART_set_modemstatus_handler+0x7a>
20001904:	b1f9      	cbz	r1, 20001946 <MSS_UART_set_modemstatus_handler+0x7a>
        ( handler != INVALID_IRQ_HANDLER) )
    {
        this_uart->modemsts_handler = handler;
20001906:	6241      	str	r1, [r0, #36]	; 0x24

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
20001908:	8903      	ldrh	r3, [r0, #8]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
2000190a:	b219      	sxth	r1, r3
2000190c:	ea4f 1151 	mov.w	r1, r1, lsr #5
20001910:	f003 031f 	and.w	r3, r3, #31
20001914:	f04f 0201 	mov.w	r2, #1
20001918:	fa02 f403 	lsl.w	r4, r2, r3
2000191c:	f24e 1300 	movw	r3, #57600	; 0xe100
20001920:	f2ce 0300 	movt	r3, #57344	; 0xe000
20001924:	f101 0160 	add.w	r1, r1, #96	; 0x60
20001928:	f843 4021 	str.w	r4, [r3, r1, lsl #2]

        /* Enable modem status interrupt. */
        this_uart->hw_reg_bit->IER_EDSSI = 1U;
2000192c:	6841      	ldr	r1, [r0, #4]
2000192e:	f8c1 208c 	str.w	r2, [r1, #140]	; 0x8c

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
20001932:	8901      	ldrh	r1, [r0, #8]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
20001934:	b208      	sxth	r0, r1
20001936:	ea4f 1050 	mov.w	r0, r0, lsr #5
2000193a:	f001 011f 	and.w	r1, r1, #31
2000193e:	fa02 f201 	lsl.w	r2, r2, r1
20001942:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
    }
}
20001946:	bc10      	pop	{r4}
20001948:	4770      	bx	lr
2000194a:	bf00      	nop

2000194c <MSS_UART_fill_tx_fifo>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * tx_buffer,
    size_t tx_size
)
{
2000194c:	b410      	push	{r4}
2000194e:	4603      	mov	r3, r0
    uint8_t status = 0U;
    size_t size_sent = 0U;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001950:	f64a 5050 	movw	r0, #44368	; 0xad50
20001954:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001958:	4283      	cmp	r3, r0
2000195a:	d006      	beq.n	2000196a <MSS_UART_fill_tx_fifo+0x1e>
2000195c:	f64a 5028 	movw	r0, #44328	; 0xad28
20001960:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001964:	4283      	cmp	r3, r0
20001966:	d000      	beq.n	2000196a <MSS_UART_fill_tx_fifo+0x1e>
20001968:	be00      	bkpt	0x0000
    ASSERT( tx_buffer != ( (uint8_t *)0 ) );
2000196a:	b901      	cbnz	r1, 2000196e <MSS_UART_fill_tx_fifo+0x22>
2000196c:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0 );
2000196e:	b902      	cbnz	r2, 20001972 <MSS_UART_fill_tx_fifo+0x26>
20001970:	be00      	bkpt	0x0000

    /* Fill the UART's Tx FIFO until the FIFO is full or the complete input
     * buffer has been written. */
    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1 ) ) &&
20001972:	f64a 5050 	movw	r0, #44368	; 0xad50
20001976:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000197a:	4283      	cmp	r3, r0
2000197c:	d005      	beq.n	2000198a <MSS_UART_fill_tx_fifo+0x3e>
2000197e:	f64a 5028 	movw	r0, #44328	; 0xad28
20001982:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001986:	4283      	cmp	r3, r0
20001988:	d126      	bne.n	200019d8 <MSS_UART_fill_tx_fifo+0x8c>
        (tx_buffer != ( (uint8_t *)0 ))   &&
        (tx_size > 0u) )
2000198a:	1e10      	subs	r0, r2, #0
2000198c:	bf18      	it	ne
2000198e:	2001      	movne	r0, #1
    ASSERT( tx_buffer != ( (uint8_t *)0 ) );
    ASSERT( tx_size > 0 );

    /* Fill the UART's Tx FIFO until the FIFO is full or the complete input
     * buffer has been written. */
    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1 ) ) &&
20001990:	2900      	cmp	r1, #0
20001992:	bf0c      	ite	eq
20001994:	2400      	moveq	r4, #0
20001996:	f000 0401 	andne.w	r4, r0, #1
2000199a:	b1ec      	cbz	r4, 200019d8 <MSS_UART_fill_tx_fifo+0x8c>
        (tx_buffer != ( (uint8_t *)0 ))   &&
        (tx_size > 0u) )
    {
        status = this_uart->hw_reg->LSR;
2000199c:	681c      	ldr	r4, [r3, #0]
2000199e:	f894 c014 	ldrb.w	ip, [r4, #20]
        this_uart->status |= status;
200019a2:	7a9c      	ldrb	r4, [r3, #10]
200019a4:	ea4c 0404 	orr.w	r4, ip, r4
200019a8:	729c      	strb	r4, [r3, #10]

        if( status & MSS_UART_THRE )
200019aa:	f01c 0f20 	tst.w	ip, #32
200019ae:	d013      	beq.n	200019d8 <MSS_UART_fill_tx_fifo+0x8c>
        {
            uint32_t fill_size = TX_FIFO_SIZE;

            if ( tx_size < TX_FIFO_SIZE )
200019b0:	2a0f      	cmp	r2, #15
200019b2:	d904      	bls.n	200019be <MSS_UART_fill_tx_fifo+0x72>
200019b4:	f04f 0410 	mov.w	r4, #16
200019b8:	f04f 0000 	mov.w	r0, #0
200019bc:	e002      	b.n	200019c4 <MSS_UART_fill_tx_fifo+0x78>
            {
                fill_size = tx_size;
            }
            /* Fill up FIFO */
            for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
200019be:	b158      	cbz	r0, 200019d8 <MSS_UART_fill_tx_fifo+0x8c>
200019c0:	4614      	mov	r4, r2
200019c2:	e7f9      	b.n	200019b8 <MSS_UART_fill_tx_fifo+0x6c>
            {

                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = tx_buffer[size_sent];
200019c4:	681a      	ldr	r2, [r3, #0]
200019c6:	f811 c000 	ldrb.w	ip, [r1, r0]
200019ca:	f882 c000 	strb.w	ip, [r2]
            if ( tx_size < TX_FIFO_SIZE )
            {
                fill_size = tx_size;
            }
            /* Fill up FIFO */
            for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
200019ce:	f100 0001 	add.w	r0, r0, #1
200019d2:	42a0      	cmp	r0, r4
200019d4:	d3f6      	bcc.n	200019c4 <MSS_UART_fill_tx_fifo+0x78>
200019d6:	e001      	b.n	200019dc <MSS_UART_fill_tx_fifo+0x90>
200019d8:	f04f 0000 	mov.w	r0, #0
                this_uart->hw_reg->THR = tx_buffer[size_sent];
            }
        }
    }
    return size_sent;
}
200019dc:	bc10      	pop	{r4}
200019de:	4770      	bx	lr

200019e0 <MSS_UART_get_rx_status>:
uint8_t
MSS_UART_get_rx_status
(
    mss_uart_instance_t * this_uart
)
{
200019e0:	4602      	mov	r2, r0
    uint8_t status = MSS_UART_INVALID_PARAM;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
200019e2:	f64a 5350 	movw	r3, #44368	; 0xad50
200019e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200019ea:	4298      	cmp	r0, r3
200019ec:	d009      	beq.n	20001a02 <MSS_UART_get_rx_status+0x22>
200019ee:	f64a 5328 	movw	r3, #44328	; 0xad28
200019f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200019f6:	4298      	cmp	r0, r3
200019f8:	d003      	beq.n	20001a02 <MSS_UART_get_rx_status+0x22>
200019fa:	be00      	bkpt	0x0000
200019fc:	f04f 00ff 	mov.w	r0, #255	; 0xff
20001a00:	4770      	bx	lr
         * Bit 2 - Parity error status
         * Bit 3 - Frame error status
         * Bit 4 - Break interrupt indicator
         * Bit 7 - FIFO data error status
         */
        this_uart->status |= (this_uart->hw_reg->LSR);
20001a02:	6813      	ldr	r3, [r2, #0]
20001a04:	7d18      	ldrb	r0, [r3, #20]
        status = (this_uart->status & STATUS_ERROR_MASK );
20001a06:	7a93      	ldrb	r3, [r2, #10]
20001a08:	ea40 0003 	orr.w	r0, r0, r3
20001a0c:	f000 009e 	and.w	r0, r0, #158	; 0x9e
        /* Clear the sticky status after reading */
        this_uart->status = 0U;
20001a10:	f04f 0300 	mov.w	r3, #0
20001a14:	7293      	strb	r3, [r2, #10]
    }
    return status;
}
20001a16:	4770      	bx	lr

20001a18 <MSS_UART_get_modem_status>:
    mss_uart_instance_t * this_uart
)
{
    uint8_t status = MSS_UART_INVALID_PARAM;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001a18:	f64a 5350 	movw	r3, #44368	; 0xad50
20001a1c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001a20:	4298      	cmp	r0, r3
20001a22:	d009      	beq.n	20001a38 <MSS_UART_get_modem_status+0x20>
20001a24:	f64a 5328 	movw	r3, #44328	; 0xad28
20001a28:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001a2c:	4298      	cmp	r0, r3
20001a2e:	d003      	beq.n	20001a38 <MSS_UART_get_modem_status+0x20>
20001a30:	be00      	bkpt	0x0000
20001a32:	f04f 00ff 	mov.w	r0, #255	; 0xff
20001a36:	4770      	bx	lr
         * Bit 4 - Clear To Send
         * Bit 5 - Data Set Ready
         * Bit 6 - Ring Indicator
         * Bit 7 - Data Carrier Detect
         */
        status = this_uart->hw_reg->MSR;
20001a38:	6803      	ldr	r3, [r0, #0]
20001a3a:	7e18      	ldrb	r0, [r3, #24]
    }
    return status;
}
20001a3c:	4770      	bx	lr
20001a3e:	bf00      	nop

20001a40 <MSS_UART_get_tx_status>:
    mss_uart_instance_t * this_uart
)
{
    uint8_t status = MSS_UART_TX_BUSY;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001a40:	f64a 5350 	movw	r3, #44368	; 0xad50
20001a44:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001a48:	4298      	cmp	r0, r3
20001a4a:	d009      	beq.n	20001a60 <MSS_UART_get_tx_status+0x20>
20001a4c:	f64a 5328 	movw	r3, #44328	; 0xad28
20001a50:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001a54:	4298      	cmp	r0, r3
20001a56:	d003      	beq.n	20001a60 <MSS_UART_get_tx_status+0x20>
20001a58:	be00      	bkpt	0x0000
20001a5a:	f04f 0000 	mov.w	r0, #0
20001a5e:	4770      	bx	lr

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
20001a60:	6803      	ldr	r3, [r0, #0]
20001a62:	7d1b      	ldrb	r3, [r3, #20]
        this_uart->status |= status;
20001a64:	7a82      	ldrb	r2, [r0, #10]
20001a66:	ea43 0202 	orr.w	r2, r3, r2
20001a6a:	7282      	strb	r2, [r0, #10]
        /*
         * Extract the transmit status bits from the UART's Line Status Register.
         * Bit 5 - Transmitter Holding Register/FIFO Empty (THRE) status. (If = 1, TX FIFO is empty)
         * Bit 6 - Transmitter Empty (TEMT) status. (If = 1, both TX FIFO and shift register are empty)
         */
        status &= ( MSS_UART_THRE | MSS_UART_TEMT );
20001a6c:	f003 0060 	and.w	r0, r3, #96	; 0x60
    }
    return status;
}
20001a70:	4770      	bx	lr
20001a72:	bf00      	nop

20001a74 <MSS_UART_init>:
(
    mss_uart_instance_t* this_uart,
    uint32_t baud_rate,
    uint8_t line_config
)
{
20001a74:	b570      	push	{r4, r5, r6, lr}
20001a76:	4604      	mov	r4, r0
20001a78:	460d      	mov	r5, r1
20001a7a:	4616      	mov	r6, r2
    uint32_t pclk_freq = 0U;
    uint32_t baud_value_l;

    /* The driver expects g_mss_uart0 and g_mss_uart1 to be the only
     * mss_uart_instance_t instances used to identify UART0 and UART1. */
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001a7c:	f64a 5350 	movw	r3, #44368	; 0xad50
20001a80:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001a84:	4298      	cmp	r0, r3
20001a86:	d006      	beq.n	20001a96 <MSS_UART_init+0x22>
20001a88:	f64a 5328 	movw	r3, #44328	; 0xad28
20001a8c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001a90:	4298      	cmp	r0, r3
20001a92:	d000      	beq.n	20001a96 <MSS_UART_init+0x22>
20001a94:	be00      	bkpt	0x0000

    /* baud_rate should be greater than 0 */
    ASSERT( 0U < baud_rate );
20001a96:	b905      	cbnz	r5, 20001a9a <MSS_UART_init+0x26>
20001a98:	be00      	bkpt	0x0000

    /* Force the value of the CMSIS global variables holding the various system
     * clock frequencies to be updated. */
    SystemCoreClockUpdate();
20001a9a:	f001 fa8f 	bl	20002fbc <SystemCoreClockUpdate>

    if ( this_uart == &g_mss_uart0 )
20001a9e:	f64a 5350 	movw	r3, #44368	; 0xad50
20001aa2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001aa6:	429c      	cmp	r4, r3
20001aa8:	d126      	bne.n	20001af8 <MSS_UART_init+0x84>
    {
        this_uart->hw_reg = UART0;
20001aaa:	f64a 5350 	movw	r3, #44368	; 0xad50
20001aae:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001ab2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
20001ab6:	601a      	str	r2, [r3, #0]
        this_uart->hw_reg_bit = UART0_BITBAND;
20001ab8:	f04f 4284 	mov.w	r2, #1107296256	; 0x42000000
20001abc:	605a      	str	r2, [r3, #4]
        this_uart->irqn = UART0_IRQn;
20001abe:	f04f 020a 	mov.w	r2, #10
20001ac2:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK0;
20001ac4:	f24a 6320 	movw	r3, #42528	; 0xa620
20001ac8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001acc:	6818      	ldr	r0, [r3, #0]

        /* reset UART0 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART0_SOFTRESET_MASK;
20001ace:	f242 0300 	movw	r3, #8192	; 0x2000
20001ad2:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001ad6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20001ad8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
20001adc:	631a      	str	r2, [r3, #48]	; 0x30
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20001ade:	f24e 1200 	movw	r2, #57600	; 0xe100
20001ae2:	f2ce 0200 	movt	r2, #57344	; 0xe000
20001ae6:	f44f 6180 	mov.w	r1, #1024	; 0x400
20001aea:	f8c2 1180 	str.w	r1, [r2, #384]	; 0x180
        /* Clear any previously pended UART0 interrupt */
        NVIC_ClearPendingIRQ( UART0_IRQn );
        /* Take UART0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART0_SOFTRESET_MASK;
20001aee:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20001af0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
20001af4:	631a      	str	r2, [r3, #48]	; 0x30
20001af6:	e025      	b.n	20001b44 <MSS_UART_init+0xd0>
    }
    else
    {
        this_uart->hw_reg = UART1;
20001af8:	f240 0300 	movw	r3, #0
20001afc:	f2c4 0301 	movt	r3, #16385	; 0x4001
20001b00:	6023      	str	r3, [r4, #0]
        this_uart->hw_reg_bit = UART1_BITBAND;
20001b02:	f240 0300 	movw	r3, #0
20001b06:	f2c4 2320 	movt	r3, #16928	; 0x4220
20001b0a:	6063      	str	r3, [r4, #4]
        this_uart->irqn = UART1_IRQn;
20001b0c:	f04f 030b 	mov.w	r3, #11
20001b10:	8123      	strh	r3, [r4, #8]

        pclk_freq = g_FrequencyPCLK1;
20001b12:	f24a 6324 	movw	r3, #42532	; 0xa624
20001b16:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001b1a:	6818      	ldr	r0, [r3, #0]

        /* Reset UART1 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART1_SOFTRESET_MASK;
20001b1c:	f242 0300 	movw	r3, #8192	; 0x2000
20001b20:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001b24:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20001b26:	f442 7280 	orr.w	r2, r2, #256	; 0x100
20001b2a:	631a      	str	r2, [r3, #48]	; 0x30
20001b2c:	f24e 1200 	movw	r2, #57600	; 0xe100
20001b30:	f2ce 0200 	movt	r2, #57344	; 0xe000
20001b34:	f44f 6100 	mov.w	r1, #2048	; 0x800
20001b38:	f8c2 1180 	str.w	r1, [r2, #384]	; 0x180
        /* Clear any previously pended UART1 interrupt */
        NVIC_ClearPendingIRQ( UART1_IRQn );
        /* Take UART1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART1_SOFTRESET_MASK;
20001b3c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20001b3e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
20001b42:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* disable interrupts */
    this_uart->hw_reg->IER = 0U;
20001b44:	6823      	ldr	r3, [r4, #0]
20001b46:	f04f 0200 	mov.w	r2, #0
20001b4a:	711a      	strb	r2, [r3, #4]
     * The baud value is computed using the following equation:
     *      baud_value_l = PCLK_Frequency / (baud_rate * 16)
     * The baud value is rounded up or down depending on what would be the remainder
     * of the divide by 16 operation.
     */
    if( 0U < baud_rate )
20001b4c:	b915      	cbnz	r5, 20001b54 <MSS_UART_init+0xe0>
20001b4e:	f04f 0501 	mov.w	r5, #1
20001b52:	e00f      	b.n	20001b74 <MSS_UART_init+0x100>
    {
        baud_value_l = (uint32_t)(pclk_freq / baud_rate);
20001b54:	fbb0 f5f5 	udiv	r5, r0, r5
        if( baud_value_l & 0x00000008U )
20001b58:	f015 0f08 	tst.w	r5, #8
        {
            /* remainder above 0.5 */
            baud_value_l = (baud_value_l >> 4U) + 1U;        
20001b5c:	ea4f 1515 	mov.w	r5, r5, lsr #4
20001b60:	bf18      	it	ne
20001b62:	3501      	addne	r5, #1
            /* remainder below 0.5 */
            baud_value_l = (baud_value_l >> 4U);
        }
    
        /* Check if the baud rate is supported by the PCLK */
        ASSERT( baud_value_l <= UINT16_MAX);
20001b64:	f5b5 3f80 	cmp.w	r5, #65536	; 0x10000
        if( baud_value_l <= (uint32_t)UINT16_MAX)
        {
            baud_value = (uint16_t)baud_value_l;
20001b68:	bf38      	it	cc
20001b6a:	b2ad      	uxthcc	r5, r5
            /* remainder below 0.5 */
            baud_value_l = (baud_value_l >> 4U);
        }
    
        /* Check if the baud rate is supported by the PCLK */
        ASSERT( baud_value_l <= UINT16_MAX);
20001b6c:	d302      	bcc.n	20001b74 <MSS_UART_init+0x100>
20001b6e:	be00      	bkpt	0x0000
20001b70:	f04f 0501 	mov.w	r5, #1
            baud_value = (uint16_t)baud_value_l;
        }
    }
    
    /* set divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)1;
20001b74:	6863      	ldr	r3, [r4, #4]
20001b76:	f04f 0201 	mov.w	r2, #1
20001b7a:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* msb of baud value */
    this_uart->hw_reg->DMR = (uint8_t)(baud_value >> 8);
20001b7e:	6823      	ldr	r3, [r4, #0]
20001b80:	ea4f 2215 	mov.w	r2, r5, lsr #8
20001b84:	711a      	strb	r2, [r3, #4]
    /* lsb of baud value */
    this_uart->hw_reg->DLR = (uint8_t)baud_value;
20001b86:	6823      	ldr	r3, [r4, #0]
20001b88:	b2ed      	uxtb	r5, r5
20001b8a:	701d      	strb	r5, [r3, #0]

    /* reset divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)0;
20001b8c:	6862      	ldr	r2, [r4, #4]
20001b8e:	f04f 0300 	mov.w	r3, #0
20001b92:	f8c2 319c 	str.w	r3, [r2, #412]	; 0x19c

    /* set the line control register (bit length, stop bits, parity) */
    this_uart->hw_reg->LCR = line_config;
20001b96:	6822      	ldr	r2, [r4, #0]
20001b98:	7316      	strb	r6, [r2, #12]

    /* FIFO configuration */
    /* RX FIFO length = 1 byte, clear receiver FIFO, 
       clear transmitter FIFO, enable RXRDYN and TXRDYN pins. */
    this_uart->hw_reg->FCR = (uint8_t)MSS_UART_FIFO_SINGLE_BYTE | 
20001b9a:	6822      	ldr	r2, [r4, #0]
20001b9c:	f04f 010e 	mov.w	r1, #14
20001ba0:	7211      	strb	r1, [r2, #8]
                              FCR_CLEAR_RX_FIFO_MASK | FCR_CLEAR_TX_FIFO_MASK | 
                              FCR_ENABLE_TXRDY_RXRDY_MASK;
    /* disable loopback */
    this_uart->hw_reg_bit->MCR_LOOP = (uint32_t)0;
20001ba2:	6862      	ldr	r2, [r4, #4]
20001ba4:	f8c2 3210 	str.w	r3, [r2, #528]	; 0x210

    /* Instance setup */
    this_uart->tx_buff_size = TX_COMPLETE;
20001ba8:	6123      	str	r3, [r4, #16]
    this_uart->tx_buffer = (const uint8_t *)0;
20001baa:	60e3      	str	r3, [r4, #12]
    this_uart->tx_idx = 0U;
20001bac:	6163      	str	r3, [r4, #20]

    /* Default handlers for MSS UART interrupts */
    this_uart->rx_handler       = NULL_HANDLER;
20001bae:	61e3      	str	r3, [r4, #28]
    this_uart->tx_handler       = default_tx_handler;
20001bb0:	f241 52e1 	movw	r2, #5601	; 0x15e1
20001bb4:	f2c2 0200 	movt	r2, #8192	; 0x2000
20001bb8:	6222      	str	r2, [r4, #32]
    this_uart->linests_handler  = NULL_HANDLER;
20001bba:	61a3      	str	r3, [r4, #24]
    this_uart->modemsts_handler = NULL_HANDLER;
20001bbc:	6263      	str	r3, [r4, #36]	; 0x24

    /* Initialize the sticky status */
    this_uart->status = 0U;
20001bbe:	72a3      	strb	r3, [r4, #10]
}
20001bc0:	bd70      	pop	{r4, r5, r6, pc}
20001bc2:	bf00      	nop

20001bc4 <MSS_I2C_get_status>:
    mss_i2c_instance_t * this_i2c
)
{
    mss_i2c_status_t i2c_status ;

    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
20001bc4:	f64a 5378 	movw	r3, #44408	; 0xad78
20001bc8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001bcc:	4298      	cmp	r0, r3
20001bce:	d006      	beq.n	20001bde <MSS_I2C_get_status+0x1a>
20001bd0:	f64a 53ec 	movw	r3, #44524	; 0xadec
20001bd4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001bd8:	4298      	cmp	r0, r3
20001bda:	d000      	beq.n	20001bde <MSS_I2C_get_status+0x1a>
20001bdc:	be00      	bkpt	0x0000

    i2c_status = this_i2c->master_status ;
20001bde:	f890 003c 	ldrb.w	r0, [r0, #60]	; 0x3c
    return i2c_status;
}
20001be2:	4770      	bx	lr

20001be4 <MSS_I2C_wait_complete>:
mss_i2c_status_t MSS_I2C_wait_complete
(
    mss_i2c_instance_t * this_i2c,
    uint32_t timeout_ms
)
{
20001be4:	4603      	mov	r3, r0
	mss_i2c_status_t i2c_status;
    
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
20001be6:	f64a 5278 	movw	r2, #44408	; 0xad78
20001bea:	f2c2 0200 	movt	r2, #8192	; 0x2000
20001bee:	4290      	cmp	r0, r2
20001bf0:	d006      	beq.n	20001c00 <MSS_I2C_wait_complete+0x1c>
20001bf2:	f64a 52ec 	movw	r2, #44524	; 0xadec
20001bf6:	f2c2 0200 	movt	r2, #8192	; 0x2000
20001bfa:	4290      	cmp	r0, r2
20001bfc:	d000      	beq.n	20001c00 <MSS_I2C_wait_complete+0x1c>
20001bfe:	be00      	bkpt	0x0000
    
    this_i2c->master_timeout_ms = timeout_ms;
20001c00:	6419      	str	r1, [r3, #64]	; 0x40

    /* Run the loop until state returns I2C_FAILED  or I2C_SUCESS*/
    do {
        i2c_status = this_i2c->master_status;
20001c02:	f893 003c 	ldrb.w	r0, [r3, #60]	; 0x3c
    } while(MSS_I2C_IN_PROGRESS == i2c_status);
20001c06:	2801      	cmp	r0, #1
20001c08:	d0fb      	beq.n	20001c02 <MSS_I2C_wait_complete+0x1e>

    return i2c_status;
}
20001c0a:	4770      	bx	lr

20001c0c <MSS_I2C_system_tick>:
(
    mss_i2c_instance_t * this_i2c,
    uint32_t ms_since_last_tick
)
{
    if(this_i2c->master_timeout_ms != MSS_I2C_NO_TIMEOUT)
20001c0c:	6c03      	ldr	r3, [r0, #64]	; 0x40
20001c0e:	b17b      	cbz	r3, 20001c30 <MSS_I2C_system_tick+0x24>
    {
        if(this_i2c->master_timeout_ms > ms_since_last_tick)
20001c10:	428b      	cmp	r3, r1
20001c12:	d903      	bls.n	20001c1c <MSS_I2C_system_tick+0x10>
        {
            this_i2c->master_timeout_ms -= ms_since_last_tick;
20001c14:	ebc1 0303 	rsb	r3, r1, r3
20001c18:	6403      	str	r3, [r0, #64]	; 0x40
20001c1a:	4770      	bx	lr
        else
        {
            /*
             * Mark current transaction as having timed out.
             */
            this_i2c->master_status = MSS_I2C_TIMED_OUT;
20001c1c:	f04f 0303 	mov.w	r3, #3
20001c20:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
            this_i2c->transaction = NO_TRANSACTION;
20001c24:	f04f 0300 	mov.w	r3, #0
20001c28:	7203      	strb	r3, [r0, #8]
            this_i2c->is_transaction_pending = 0;
20001c2a:	f880 3071 	strb.w	r3, [r0, #113]	; 0x71
            
            /*
             * Make sure we do not incorrectly signal a timeout for subsequent
             * transactions.
             */
            this_i2c->master_timeout_ms = MSS_I2C_NO_TIMEOUT;
20001c2e:	6403      	str	r3, [r0, #64]	; 0x40
20001c30:	4770      	bx	lr
20001c32:	bf00      	nop

20001c34 <MSS_I2C_set_slave_mem_offset_length>:
(
    mss_i2c_instance_t * this_i2c,
    uint8_t offset_length
)
{
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
20001c34:	f64a 5378 	movw	r3, #44408	; 0xad78
20001c38:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001c3c:	4298      	cmp	r0, r3
20001c3e:	d006      	beq.n	20001c4e <MSS_I2C_set_slave_mem_offset_length+0x1a>
20001c40:	f64a 53ec 	movw	r3, #44524	; 0xadec
20001c44:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001c48:	4298      	cmp	r0, r3
20001c4a:	d000      	beq.n	20001c4e <MSS_I2C_set_slave_mem_offset_length+0x1a>
20001c4c:	be00      	bkpt	0x0000
    ASSERT(offset_length <= MAX_OFFSET_LENGTH);
20001c4e:	2902      	cmp	r1, #2
20001c50:	d904      	bls.n	20001c5c <MSS_I2C_set_slave_mem_offset_length+0x28>
20001c52:	be00      	bkpt	0x0000
    
    if(offset_length > MAX_OFFSET_LENGTH)
    {
        this_i2c->slave_mem_offset_length = MAX_OFFSET_LENGTH;
20001c54:	f04f 0302 	mov.w	r3, #2
20001c58:	6603      	str	r3, [r0, #96]	; 0x60
20001c5a:	4770      	bx	lr
    }
    else
    {
        this_i2c->slave_mem_offset_length = offset_length;
20001c5c:	6601      	str	r1, [r0, #96]	; 0x60
20001c5e:	4770      	bx	lr

20001c60 <MSS_I2C_register_write_handler>:
(
    mss_i2c_instance_t * this_i2c,
    mss_i2c_slave_wr_handler_t handler
)
{
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
20001c60:	f64a 5378 	movw	r3, #44408	; 0xad78
20001c64:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001c68:	4298      	cmp	r0, r3
20001c6a:	d006      	beq.n	20001c7a <MSS_I2C_register_write_handler+0x1a>
20001c6c:	f64a 53ec 	movw	r3, #44524	; 0xadec
20001c70:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001c74:	4298      	cmp	r0, r3
20001c76:	d000      	beq.n	20001c7a <MSS_I2C_register_write_handler+0x1a>
20001c78:	be00      	bkpt	0x0000

    this_i2c->slave_write_handler = handler;
20001c7a:	6641      	str	r1, [r0, #100]	; 0x64
}
20001c7c:	4770      	bx	lr
20001c7e:	bf00      	nop

20001c80 <enable_slave_if_required>:
static void enable_slave_if_required
(
    mss_i2c_instance_t * this_i2c
)
{
    if( this_i2c->is_slave_enabled )
20001c80:	f890 3068 	ldrb.w	r3, [r0, #104]	; 0x68
20001c84:	b11b      	cbz	r3, 20001c8e <enable_slave_if_required+0xe>
    {
        this_i2c->hw_reg_bit->CTRL_AA = 1u;
20001c86:	6983      	ldr	r3, [r0, #24]
20001c88:	f04f 0201 	mov.w	r2, #1
20001c8c:	609a      	str	r2, [r3, #8]
20001c8e:	4770      	bx	lr

20001c90 <mss_i2c_isr>:
 */
static void mss_i2c_isr
(
    mss_i2c_instance_t * this_i2c
)
{
20001c90:	b530      	push	{r4, r5, lr}
20001c92:	b083      	sub	sp, #12
20001c94:	4604      	mov	r4, r0
    volatile uint8_t status;
    uint8_t data;
    uint8_t hold_bus;
    uint8_t clear_irq = 1u;
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
20001c96:	f64a 5378 	movw	r3, #44408	; 0xad78
20001c9a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001c9e:	4298      	cmp	r0, r3
20001ca0:	d006      	beq.n	20001cb0 <mss_i2c_isr+0x20>
20001ca2:	f64a 53ec 	movw	r3, #44524	; 0xadec
20001ca6:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001caa:	4298      	cmp	r0, r3
20001cac:	d000      	beq.n	20001cb0 <mss_i2c_isr+0x20>
20001cae:	be00      	bkpt	0x0000

    status = this_i2c->hw_reg->STATUS;
20001cb0:	6962      	ldr	r2, [r4, #20]
20001cb2:	7913      	ldrb	r3, [r2, #4]
20001cb4:	f88d 3007 	strb.w	r3, [sp, #7]

    switch( status )
20001cb8:	f89d 3007 	ldrb.w	r3, [sp, #7]
20001cbc:	f1a3 0308 	sub.w	r3, r3, #8
20001cc0:	2bd0      	cmp	r3, #208	; 0xd0
20001cc2:	f200 828e 	bhi.w	200021e2 <mss_i2c_isr+0x552>
20001cc6:	e8df f013 	tbh	[pc, r3, lsl #1]
20001cca:	00d1      	.short	0x00d1
20001ccc:	028c028c 	.word	0x028c028c
20001cd0:	028c028c 	.word	0x028c028c
20001cd4:	028c028c 	.word	0x028c028c
20001cd8:	00d1028c 	.word	0x00d1028c
20001cdc:	028c028c 	.word	0x028c028c
20001ce0:	028c028c 	.word	0x028c028c
20001ce4:	028c028c 	.word	0x028c028c
20001ce8:	0106028c 	.word	0x0106028c
20001cec:	028c028c 	.word	0x028c028c
20001cf0:	028c028c 	.word	0x028c028c
20001cf4:	028c028c 	.word	0x028c028c
20001cf8:	00f7028c 	.word	0x00f7028c
20001cfc:	028c028c 	.word	0x028c028c
20001d00:	028c028c 	.word	0x028c028c
20001d04:	028c028c 	.word	0x028c028c
20001d08:	0106028c 	.word	0x0106028c
20001d0c:	028c028c 	.word	0x028c028c
20001d10:	028c028c 	.word	0x028c028c
20001d14:	028c028c 	.word	0x028c028c
20001d18:	0144028c 	.word	0x0144028c
20001d1c:	028c028c 	.word	0x028c028c
20001d20:	028c028c 	.word	0x028c028c
20001d24:	028c028c 	.word	0x028c028c
20001d28:	00f2028c 	.word	0x00f2028c
20001d2c:	028c028c 	.word	0x028c028c
20001d30:	028c028c 	.word	0x028c028c
20001d34:	028c028c 	.word	0x028c028c
20001d38:	0153028c 	.word	0x0153028c
20001d3c:	028c028c 	.word	0x028c028c
20001d40:	028c028c 	.word	0x028c028c
20001d44:	028c028c 	.word	0x028c028c
20001d48:	016e028c 	.word	0x016e028c
20001d4c:	028c028c 	.word	0x028c028c
20001d50:	028c028c 	.word	0x028c028c
20001d54:	028c028c 	.word	0x028c028c
20001d58:	017d028c 	.word	0x017d028c
20001d5c:	028c028c 	.word	0x028c028c
20001d60:	028c028c 	.word	0x028c028c
20001d64:	028c028c 	.word	0x028c028c
20001d68:	018f028c 	.word	0x018f028c
20001d6c:	028c028c 	.word	0x028c028c
20001d70:	028c028c 	.word	0x028c028c
20001d74:	028c028c 	.word	0x028c028c
20001d78:	01d0028c 	.word	0x01d0028c
20001d7c:	028c028c 	.word	0x028c028c
20001d80:	028c028c 	.word	0x028c028c
20001d84:	028c028c 	.word	0x028c028c
20001d88:	01cc028c 	.word	0x01cc028c
20001d8c:	028c028c 	.word	0x028c028c
20001d90:	028c028c 	.word	0x028c028c
20001d94:	028c028c 	.word	0x028c028c
20001d98:	01d0028c 	.word	0x01d0028c
20001d9c:	028c028c 	.word	0x028c028c
20001da0:	028c028c 	.word	0x028c028c
20001da4:	028c028c 	.word	0x028c028c
20001da8:	01cc028c 	.word	0x01cc028c
20001dac:	028c028c 	.word	0x028c028c
20001db0:	028c028c 	.word	0x028c028c
20001db4:	028c028c 	.word	0x028c028c
20001db8:	01e6028c 	.word	0x01e6028c
20001dbc:	028c028c 	.word	0x028c028c
20001dc0:	028c028c 	.word	0x028c028c
20001dc4:	028c028c 	.word	0x028c028c
20001dc8:	01bb028c 	.word	0x01bb028c
20001dcc:	028c028c 	.word	0x028c028c
20001dd0:	028c028c 	.word	0x028c028c
20001dd4:	028c028c 	.word	0x028c028c
20001dd8:	01e6028c 	.word	0x01e6028c
20001ddc:	028c028c 	.word	0x028c028c
20001de0:	028c028c 	.word	0x028c028c
20001de4:	028c028c 	.word	0x028c028c
20001de8:	01bb028c 	.word	0x01bb028c
20001dec:	028c028c 	.word	0x028c028c
20001df0:	028c028c 	.word	0x028c028c
20001df4:	028c028c 	.word	0x028c028c
20001df8:	01ff028c 	.word	0x01ff028c
20001dfc:	028c028c 	.word	0x028c028c
20001e00:	028c028c 	.word	0x028c028c
20001e04:	028c028c 	.word	0x028c028c
20001e08:	0248028c 	.word	0x0248028c
20001e0c:	028c028c 	.word	0x028c028c
20001e10:	028c028c 	.word	0x028c028c
20001e14:	028c028c 	.word	0x028c028c
20001e18:	0248028c 	.word	0x0248028c
20001e1c:	028c028c 	.word	0x028c028c
20001e20:	028c028c 	.word	0x028c028c
20001e24:	028c028c 	.word	0x028c028c
20001e28:	0248028c 	.word	0x0248028c
20001e2c:	028c028c 	.word	0x028c028c
20001e30:	028c028c 	.word	0x028c028c
20001e34:	028c028c 	.word	0x028c028c
20001e38:	027a028c 	.word	0x027a028c
20001e3c:	028c028c 	.word	0x028c028c
20001e40:	028c028c 	.word	0x028c028c
20001e44:	028c028c 	.word	0x028c028c
20001e48:	027a028c 	.word	0x027a028c
20001e4c:	028c028c 	.word	0x028c028c
20001e50:	028c028c 	.word	0x028c028c
20001e54:	028c028c 	.word	0x028c028c
20001e58:	028c028c 	.word	0x028c028c
20001e5c:	028c028c 	.word	0x028c028c
20001e60:	028c028c 	.word	0x028c028c
20001e64:	028c028c 	.word	0x028c028c
20001e68:	0239028c 	.word	0x0239028c
    {
        /************** MASTER TRANSMITTER / RECEIVER *******************/
      
        case ST_START: /* start has been xmt'd */
        case ST_RESTART: /* repeated start has been xmt'd */
            this_i2c->hw_reg_bit->CTRL_STA = 0u;
20001e6c:	69a3      	ldr	r3, [r4, #24]
20001e6e:	f04f 0200 	mov.w	r2, #0
20001e72:	615a      	str	r2, [r3, #20]
            this_i2c->hw_reg->DATA = (uint8_t)this_i2c->target_addr;
20001e74:	6963      	ldr	r3, [r4, #20]
20001e76:	7922      	ldrb	r2, [r4, #4]
20001e78:	721a      	strb	r2, [r3, #8]
            this_i2c->hw_reg_bit->DATA_DIR = this_i2c->dir;
20001e7a:	69a3      	ldr	r3, [r4, #24]
20001e7c:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
20001e7e:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
            if ( this_i2c->dir == WRITE_DIR )
20001e82:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
20001e84:	b90b      	cbnz	r3, 20001e8a <mss_i2c_isr+0x1fa>
            {
                this_i2c->master_tx_idx = 0u;
20001e86:	62a3      	str	r3, [r4, #40]	; 0x28
20001e88:	e003      	b.n	20001e92 <mss_i2c_isr+0x202>
            }
            else if ( this_i2c->dir == READ_DIR)
20001e8a:	2b01      	cmp	r3, #1
            {
                this_i2c->master_rx_idx = 0u;
20001e8c:	bf04      	itt	eq
20001e8e:	2300      	moveq	r3, #0
20001e90:	63a3      	streq	r3, [r4, #56]	; 0x38
            /*
             * Clear the pending transaction. This condition will be true if the slave 
             * has acquired the bus to carry out pending master transaction which 
             * it had received during its slave transmission or reception mode. 
             */
            if(this_i2c->is_transaction_pending)
20001e92:	f894 3071 	ldrb.w	r3, [r4, #113]	; 0x71
20001e96:	b11b      	cbz	r3, 20001ea0 <mss_i2c_isr+0x210>
            {
                this_i2c->is_transaction_pending = 0u;
20001e98:	f04f 0300 	mov.w	r3, #0
20001e9c:	f884 3071 	strb.w	r3, [r4, #113]	; 0x71

            /*
             * Make sure to update proper transaction after master START
             * or RESTART
             */
            if(this_i2c->transaction != this_i2c->pending_transaction)
20001ea0:	f894 3072 	ldrb.w	r3, [r4, #114]	; 0x72
20001ea4:	7a22      	ldrb	r2, [r4, #8]
20001ea6:	429a      	cmp	r2, r3
            {
                this_i2c->transaction = this_i2c->pending_transaction;
20001ea8:	bf18      	it	ne
20001eaa:	7223      	strbne	r3, [r4, #8]
20001eac:	e1af      	b.n	2000220e <mss_i2c_isr+0x57e>
            }
            break;
            
        case ST_LOST_ARB:
            /* Set start bit.  Let's keep trying!  Don't give up! */
            this_i2c->hw_reg_bit->CTRL_STA = 0x01u;
20001eae:	69a3      	ldr	r3, [r4, #24]
20001eb0:	f04f 0201 	mov.w	r2, #1
20001eb4:	615a      	str	r2, [r3, #20]
            break;
20001eb6:	e1aa      	b.n	2000220e <mss_i2c_isr+0x57e>
            
        /******************* MASTER TRANSMITTER *************************/
        case ST_SLAW_NACK:
            /* SLA+W has been transmitted; not ACK has been received - let's stop. */
            this_i2c->hw_reg_bit->CTRL_STO = 0x01u;
20001eb8:	69a3      	ldr	r3, [r4, #24]
20001eba:	f04f 0201 	mov.w	r2, #1
20001ebe:	611a      	str	r2, [r3, #16]
            this_i2c->master_status = MSS_I2C_FAILED;
20001ec0:	f04f 0302 	mov.w	r3, #2
20001ec4:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
            this_i2c->transaction = NO_TRANSACTION;
20001ec8:	f04f 0300 	mov.w	r3, #0
20001ecc:	7223      	strb	r3, [r4, #8]
            enable_slave_if_required(this_i2c);
20001ece:	4620      	mov	r0, r4
20001ed0:	f7ff fed6 	bl	20001c80 <enable_slave_if_required>
            break;
20001ed4:	e19b      	b.n	2000220e <mss_i2c_isr+0x57e>
            
        case ST_SLAW_ACK:
        case ST_TX_DATA_ACK:
            /* data byte has been xmt'd with ACK, time to send stop bit or repeated start. */
            if (this_i2c->master_tx_idx < this_i2c->master_tx_size)
20001ed6:	6aa3      	ldr	r3, [r4, #40]	; 0x28
20001ed8:	6a61      	ldr	r1, [r4, #36]	; 0x24
20001eda:	428b      	cmp	r3, r1
20001edc:	d206      	bcs.n	20001eec <mss_i2c_isr+0x25c>
            {    
                this_i2c->hw_reg->DATA = this_i2c->master_tx_buffer[this_i2c->master_tx_idx++];
20001ede:	6a21      	ldr	r1, [r4, #32]
20001ee0:	5cc9      	ldrb	r1, [r1, r3]
20001ee2:	7211      	strb	r1, [r2, #8]
20001ee4:	f103 0301 	add.w	r3, r3, #1
20001ee8:	62a3      	str	r3, [r4, #40]	; 0x28
20001eea:	e190      	b.n	2000220e <mss_i2c_isr+0x57e>
            }
            else if ( this_i2c->transaction == MASTER_RANDOM_READ_TRANSACTION )
20001eec:	7a23      	ldrb	r3, [r4, #8]
20001eee:	2b03      	cmp	r3, #3
20001ef0:	d105      	bne.n	20001efe <mss_i2c_isr+0x26e>
            {
                /* We are finished sending the address offset part of a random read transaction.
                 * It is is time to send a restart in order to change direction. */
                 this_i2c->dir = READ_DIR;
20001ef2:	f04f 0301 	mov.w	r3, #1
20001ef6:	62e3      	str	r3, [r4, #44]	; 0x2c
                 this_i2c->hw_reg_bit->CTRL_STA = 0x01u;
20001ef8:	69a2      	ldr	r2, [r4, #24]
20001efa:	6153      	str	r3, [r2, #20]
20001efc:	e187      	b.n	2000220e <mss_i2c_isr+0x57e>
            {
                /*
                 * Set the transaction back to NO_TRANSACTION to allow user to do further
                 * transaction
                 */
                this_i2c->transaction = NO_TRANSACTION;
20001efe:	f04f 0300 	mov.w	r3, #0
20001f02:	7223      	strb	r3, [r4, #8]
                hold_bus = this_i2c->options & MSS_I2C_HOLD_BUS;
20001f04:	7c23      	ldrb	r3, [r4, #16]
20001f06:	f003 0301 	and.w	r3, r3, #1

                /* Store the information of current I2C bus status in the bus_status*/
                this_i2c->bus_status  = hold_bus;
20001f0a:	f884 3070 	strb.w	r3, [r4, #112]	; 0x70
                if ( hold_bus == 0u )
20001f0e:	b93b      	cbnz	r3, 20001f20 <mss_i2c_isr+0x290>
                { 
                    this_i2c->hw_reg_bit->CTRL_STO = 0x01u; /*xmt stop condition */
20001f10:	69a3      	ldr	r3, [r4, #24]
20001f12:	f04f 0501 	mov.w	r5, #1
20001f16:	611d      	str	r5, [r3, #16]
                    enable_slave_if_required(this_i2c);
20001f18:	4620      	mov	r0, r4
20001f1a:	f7ff feb1 	bl	20001c80 <enable_slave_if_required>
20001f1e:	e013      	b.n	20001f48 <mss_i2c_isr+0x2b8>
                }
                else
                {
                    NVIC_DisableIRQ( this_i2c->irqn );
20001f20:	8a63      	ldrh	r3, [r4, #18]
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
20001f22:	b21a      	sxth	r2, r3
20001f24:	ea4f 1252 	mov.w	r2, r2, lsr #5
20001f28:	f003 031f 	and.w	r3, r3, #31
20001f2c:	f04f 0101 	mov.w	r1, #1
20001f30:	fa01 f103 	lsl.w	r1, r1, r3
20001f34:	f24e 1300 	movw	r3, #57600	; 0xe100
20001f38:	f2ce 0300 	movt	r3, #57344	; 0xe000
20001f3c:	f102 0220 	add.w	r2, r2, #32
20001f40:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
20001f44:	f04f 0500 	mov.w	r5, #0
                    clear_irq = 0u;
                }
                this_i2c->master_status = MSS_I2C_SUCCESS;
20001f48:	f04f 0300 	mov.w	r3, #0
20001f4c:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
20001f50:	e15c      	b.n	2000220c <mss_i2c_isr+0x57c>
            /* data byte SENT, ACK to be received
             * In fact, this means we've received a NACK (This may not be 
             * obvious, but if we've rec'd an ACK then we would be in state 
             * 0x28!) hence, let's send a stop bit
             */
            this_i2c->hw_reg_bit->CTRL_STO = 0x01u;
20001f52:	69a3      	ldr	r3, [r4, #24]
20001f54:	f04f 0201 	mov.w	r2, #1
20001f58:	611a      	str	r2, [r3, #16]
            this_i2c->master_status = MSS_I2C_FAILED;
20001f5a:	f04f 0302 	mov.w	r3, #2
20001f5e:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
20001f62:	f04f 0300 	mov.w	r3, #0
20001f66:	7223      	strb	r3, [r4, #8]
            enable_slave_if_required(this_i2c);
20001f68:	4620      	mov	r0, r4
20001f6a:	f7ff fe89 	bl	20001c80 <enable_slave_if_required>

            break;
20001f6e:	e14e      	b.n	2000220e <mss_i2c_isr+0x57e>
      /* STATUS codes 08H, 10H, 38H are all covered in MTX mode */
        case ST_SLAR_ACK: /* SLA+R tx'ed. */
            /* Let's make sure we ACK the first data byte received (set AA bit in CTRL) unless
             * the next byte is the last byte of the read transaction.
             */
            if(this_i2c->master_rx_size > 1u)
20001f70:	6b63      	ldr	r3, [r4, #52]	; 0x34
20001f72:	2b01      	cmp	r3, #1
20001f74:	d904      	bls.n	20001f80 <mss_i2c_isr+0x2f0>
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
20001f76:	69a3      	ldr	r3, [r4, #24]
20001f78:	f04f 0201 	mov.w	r2, #1
20001f7c:	609a      	str	r2, [r3, #8]
20001f7e:	e146      	b.n	2000220e <mss_i2c_isr+0x57e>
            }
            else if(1u == this_i2c->master_rx_size)
20001f80:	2b01      	cmp	r3, #1
20001f82:	d104      	bne.n	20001f8e <mss_i2c_isr+0x2fe>
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0u;
20001f84:	69a3      	ldr	r3, [r4, #24]
20001f86:	f04f 0200 	mov.w	r2, #0
20001f8a:	609a      	str	r2, [r3, #8]
20001f8c:	e13f      	b.n	2000220e <mss_i2c_isr+0x57e>
            }
            else /* this_i2c->master_rx_size == 0u */
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
20001f8e:	69a2      	ldr	r2, [r4, #24]
20001f90:	f04f 0301 	mov.w	r3, #1
20001f94:	6093      	str	r3, [r2, #8]
                this_i2c->hw_reg_bit->CTRL_STO = 0x01u;
20001f96:	69a2      	ldr	r2, [r4, #24]
20001f98:	6113      	str	r3, [r2, #16]
                this_i2c->master_status = MSS_I2C_SUCCESS;
20001f9a:	f04f 0300 	mov.w	r3, #0
20001f9e:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
                this_i2c->transaction = NO_TRANSACTION;
20001fa2:	7223      	strb	r3, [r4, #8]
20001fa4:	e133      	b.n	2000220e <mss_i2c_isr+0x57e>
            }
            break;
            
        case ST_SLAR_NACK: /* SLA+R tx'ed; let's release the bus (send a stop condition) */
            this_i2c->hw_reg_bit->CTRL_STO = 0x01u;
20001fa6:	69a3      	ldr	r3, [r4, #24]
20001fa8:	f04f 0201 	mov.w	r2, #1
20001fac:	611a      	str	r2, [r3, #16]
            this_i2c->master_status = MSS_I2C_FAILED;
20001fae:	f04f 0302 	mov.w	r3, #2
20001fb2:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
20001fb6:	f04f 0300 	mov.w	r3, #0
20001fba:	7223      	strb	r3, [r4, #8]
            enable_slave_if_required(this_i2c);
20001fbc:	4620      	mov	r0, r4
20001fbe:	f7ff fe5f 	bl	20001c80 <enable_slave_if_required>
            break;
20001fc2:	e124      	b.n	2000220e <mss_i2c_isr+0x57e>
          
        case ST_RX_DATA_ACK: /* Data byte received, ACK returned */
            /* First, get the data */
            this_i2c->master_rx_buffer[this_i2c->master_rx_idx++] = this_i2c->hw_reg->DATA;
20001fc4:	6ba3      	ldr	r3, [r4, #56]	; 0x38
20001fc6:	7a11      	ldrb	r1, [r2, #8]
20001fc8:	6b22      	ldr	r2, [r4, #48]	; 0x30
20001fca:	54d1      	strb	r1, [r2, r3]
20001fcc:	f103 0301 	add.w	r3, r3, #1
20001fd0:	63a3      	str	r3, [r4, #56]	; 0x38

            if( this_i2c->master_rx_idx >= (this_i2c->master_rx_size - 1u))
20001fd2:	6b62      	ldr	r2, [r4, #52]	; 0x34
20001fd4:	f102 32ff 	add.w	r2, r2, #4294967295
20001fd8:	4293      	cmp	r3, r2
20001fda:	f0c0 8118 	bcc.w	2000220e <mss_i2c_isr+0x57e>
            {
                /* If we're at the second last byte, let's set AA to 0 so
                 * we return a NACK at the last byte. */
                this_i2c->hw_reg_bit->CTRL_AA = 0u;
20001fde:	69a3      	ldr	r3, [r4, #24]
20001fe0:	f04f 0200 	mov.w	r2, #0
20001fe4:	609a      	str	r2, [r3, #8]
20001fe6:	e112      	b.n	2000220e <mss_i2c_isr+0x57e>
            }
            break;
            
        case ST_RX_DATA_NACK: /* Data byte received, NACK returned */
            /* Get the data, then send a stop condition */
            this_i2c->master_rx_buffer[this_i2c->master_rx_idx] = this_i2c->hw_reg->DATA;
20001fe8:	7a11      	ldrb	r1, [r2, #8]
20001fea:	6b22      	ldr	r2, [r4, #48]	; 0x30
20001fec:	6ba3      	ldr	r3, [r4, #56]	; 0x38
20001fee:	54d1      	strb	r1, [r2, r3]
          
            hold_bus = this_i2c->options &  MSS_I2C_HOLD_BUS; 
20001ff0:	7c23      	ldrb	r3, [r4, #16]
20001ff2:	f003 0301 	and.w	r3, r3, #1

            /* Store the information of current I2C bus status in the bus_status*/
            this_i2c->bus_status  = hold_bus;
20001ff6:	f884 3070 	strb.w	r3, [r4, #112]	; 0x70
            if ( hold_bus == 0u )
20001ffa:	b93b      	cbnz	r3, 2000200c <mss_i2c_isr+0x37c>
            { 
                this_i2c->hw_reg_bit->CTRL_STO = 0x01u;  /*xmt stop condition */
20001ffc:	69a3      	ldr	r3, [r4, #24]
20001ffe:	f04f 0501 	mov.w	r5, #1
20002002:	611d      	str	r5, [r3, #16]

                /* Bus is released, now we can start listening to bus, if it is slave */
                   enable_slave_if_required(this_i2c);
20002004:	4620      	mov	r0, r4
20002006:	f7ff fe3b 	bl	20001c80 <enable_slave_if_required>
2000200a:	e013      	b.n	20002034 <mss_i2c_isr+0x3a4>
            }
            else
            {
                NVIC_DisableIRQ( this_i2c->irqn );
2000200c:	8a63      	ldrh	r3, [r4, #18]
2000200e:	b21a      	sxth	r2, r3
20002010:	ea4f 1252 	mov.w	r2, r2, lsr #5
20002014:	f003 031f 	and.w	r3, r3, #31
20002018:	f04f 0101 	mov.w	r1, #1
2000201c:	fa01 f103 	lsl.w	r1, r1, r3
20002020:	f24e 1300 	movw	r3, #57600	; 0xe100
20002024:	f2ce 0300 	movt	r3, #57344	; 0xe000
20002028:	f102 0220 	add.w	r2, r2, #32
2000202c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
20002030:	f04f 0500 	mov.w	r5, #0

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
20002034:	f04f 0300 	mov.w	r3, #0
20002038:	7223      	strb	r3, [r4, #8]
            this_i2c->master_status = MSS_I2C_SUCCESS;
2000203a:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
            break;
2000203e:	e0e5      	b.n	2000220c <mss_i2c_isr+0x57c>
        
        /******************** SLAVE RECEIVER **************************/
        case ST_GCA_NACK: /* NACK after, GCA addressing */
        case ST_SLA_NACK: /* Re-enable AA (assert ack) bit for future transmissions */
            this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
20002040:	69a3      	ldr	r3, [r4, #24]
20002042:	f04f 0201 	mov.w	r2, #1
20002046:	609a      	str	r2, [r3, #8]
            
            this_i2c->transaction = NO_TRANSACTION;
20002048:	f04f 0300 	mov.w	r3, #0
2000204c:	7223      	strb	r3, [r4, #8]
            this_i2c->slave_status = MSS_I2C_SUCCESS;
2000204e:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
            
            /* Check if transaction was pending. If yes, set the START bit */
            if(this_i2c->is_transaction_pending)
20002052:	f894 3071 	ldrb.w	r3, [r4, #113]	; 0x71
20002056:	2b00      	cmp	r3, #0
20002058:	f000 80d9 	beq.w	2000220e <mss_i2c_isr+0x57e>
            {
                this_i2c->hw_reg_bit->CTRL_STA = 1u ;
2000205c:	69a3      	ldr	r3, [r4, #24]
2000205e:	615a      	str	r2, [r3, #20]
20002060:	e0d5      	b.n	2000220e <mss_i2c_isr+0x57e>
        case ST_SLV_LA: /* Arbitr. lost (SLA rec'd) */
            /*
             *  We lost arbitration and either the GCE or our address was the
             *  one received so pend the master operation we were starting.
             */
            this_i2c->is_transaction_pending = 1u;
20002062:	f04f 0301 	mov.w	r3, #1
20002066:	f884 3071 	strb.w	r3, [r4, #113]	; 0x71
            /* Fall through to normal ST processing as we are now in slave mode */

        case ST_GCA: /* General call address received, ACK returned */
        case ST_SLAVE_SLAW: /* SLA+W received, ACK returned */

            this_i2c->transaction = WRITE_SLAVE_TRANSACTION;
2000206a:	f04f 0304 	mov.w	r3, #4
2000206e:	7223      	strb	r3, [r4, #8]
            this_i2c->slave_rx_idx = 0u;
20002070:	f04f 0300 	mov.w	r3, #0
20002074:	65a3      	str	r3, [r4, #88]	; 0x58
            this_i2c->random_read_addr = 0u;
20002076:	60e3      	str	r3, [r4, #12]

             /* If Start Bit is set, clear it, but store that information since it is because of
              * pending transaction
              */
            if(this_i2c->hw_reg_bit->CTRL_STA)
20002078:	69a3      	ldr	r3, [r4, #24]
2000207a:	695a      	ldr	r2, [r3, #20]
2000207c:	b132      	cbz	r2, 2000208c <mss_i2c_isr+0x3fc>
            {
                this_i2c->hw_reg_bit->CTRL_STA = 0u ;
2000207e:	f04f 0200 	mov.w	r2, #0
20002082:	615a      	str	r2, [r3, #20]
                this_i2c->is_transaction_pending = 1u;
20002084:	f04f 0301 	mov.w	r3, #1
20002088:	f884 3071 	strb.w	r3, [r4, #113]	; 0x71
            }
            this_i2c->slave_status = MSS_I2C_IN_PROGRESS;
2000208c:	f04f 0301 	mov.w	r3, #1
20002090:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
#ifdef MSS_I2C_INCLUDE_SLA_IN_RX_PAYLOAD
            /* Fall through to put address as first byte in payload buffer */
#else
            /* Only break from this case if the slave address must NOT be included at the
             * beginning of the received write data. */
            break;
20002094:	e0bb      	b.n	2000220e <mss_i2c_isr+0x57e>
#endif            
        case ST_GCA_ACK: /* DATA received; ACK sent after GCA */
        case ST_RDATA: /* DATA received; must clear DATA register */
            if((this_i2c->slave_rx_buffer != (uint8_t *)0)
20002096:	6d21      	ldr	r1, [r4, #80]	; 0x50
20002098:	b161      	cbz	r1, 200020b4 <mss_i2c_isr+0x424>
               && (this_i2c->slave_rx_idx < this_i2c->slave_rx_size))
2000209a:	6da3      	ldr	r3, [r4, #88]	; 0x58
2000209c:	6d60      	ldr	r0, [r4, #84]	; 0x54
2000209e:	4283      	cmp	r3, r0
200020a0:	d20d      	bcs.n	200020be <mss_i2c_isr+0x42e>
            {
                data = this_i2c->hw_reg->DATA;
200020a2:	7a12      	ldrb	r2, [r2, #8]
                this_i2c->slave_rx_buffer[this_i2c->slave_rx_idx++] = data;
200020a4:	54ca      	strb	r2, [r1, r3]
200020a6:	f103 0301 	add.w	r3, r3, #1
200020aa:	65a3      	str	r3, [r4, #88]	; 0x58
                {
                    /* Ignore the slave address byte in the random read address
                       computation in the case where INCLUDE_SLA_IN_RX_PAYLOAD
                       is defined. */
#endif
                    this_i2c->random_read_addr = (this_i2c->random_read_addr << 8) + data;
200020ac:	68e3      	ldr	r3, [r4, #12]
200020ae:	eb02 2203 	add.w	r2, r2, r3, lsl #8
200020b2:	60e2      	str	r2, [r4, #12]
#ifdef MSS_I2C_INCLUDE_SLA_IN_RX_PAYLOAD
                }
#endif
            }
            
            if (this_i2c->slave_rx_idx >= this_i2c->slave_rx_size)
200020b4:	6da2      	ldr	r2, [r4, #88]	; 0x58
200020b6:	6d63      	ldr	r3, [r4, #84]	; 0x54
200020b8:	429a      	cmp	r2, r3
200020ba:	f0c0 80a8 	bcc.w	2000220e <mss_i2c_isr+0x57e>
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0u;   /* send a NACK when done (next reception) */
200020be:	69a3      	ldr	r3, [r4, #24]
200020c0:	f04f 0200 	mov.w	r2, #0
200020c4:	609a      	str	r2, [r3, #8]
200020c6:	e0a2      	b.n	2000220e <mss_i2c_isr+0x57e>
            /* STOP or repeated START occurred. */
            /* We cannot be sure if the transaction has actually completed as
             * this hardware state reports that either a STOP or repeated START
             * condition has occurred. We assume that this is a repeated START
             * if the transaction was a write from the master to this point.*/
            if ( this_i2c->transaction == WRITE_SLAVE_TRANSACTION )
200020c8:	7a23      	ldrb	r3, [r4, #8]
200020ca:	2b04      	cmp	r3, #4
200020cc:	d121      	bne.n	20002112 <mss_i2c_isr+0x482>
            {
                if ( this_i2c->slave_rx_idx == this_i2c->slave_mem_offset_length )
200020ce:	6da2      	ldr	r2, [r4, #88]	; 0x58
200020d0:	6e23      	ldr	r3, [r4, #96]	; 0x60
200020d2:	429a      	cmp	r2, r3
                {
                    this_i2c->slave_tx_idx = this_i2c->random_read_addr;
200020d4:	bf04      	itt	eq
200020d6:	68e3      	ldreq	r3, [r4, #12]
200020d8:	64e3      	streq	r3, [r4, #76]	; 0x4c
                }
                {
                    /* Call the slave's write transaction handler if it exists. */
                    if ( this_i2c->slave_write_handler != 0u )
200020da:	6e63      	ldr	r3, [r4, #100]	; 0x64
200020dc:	b1a3      	cbz	r3, 20002108 <mss_i2c_isr+0x478>
                    {
                        mss_i2c_slave_handler_ret_t h_ret;
                        h_ret = this_i2c->slave_write_handler( this_i2c, this_i2c->slave_rx_buffer, (uint16_t)this_i2c->slave_rx_idx );
200020de:	4620      	mov	r0, r4
200020e0:	6d21      	ldr	r1, [r4, #80]	; 0x50
200020e2:	f8b4 2058 	ldrh.w	r2, [r4, #88]	; 0x58
200020e6:	4798      	blx	r3
                        if ( MSS_I2C_REENABLE_SLAVE_RX == h_ret )
200020e8:	b938      	cbnz	r0, 200020fa <mss_i2c_isr+0x46a>
                        {
                            /* There is a small risk that the write handler could
                             * call MSS_I2C_disable_slave() but return
                             * MSS_I2C_REENABLE_SLAVE_RX in error so we only
                             * enable ACKs if still in slave mode. */
                             enable_slave_if_required(this_i2c);
200020ea:	4620      	mov	r0, r4
200020ec:	f7ff fdc8 	bl	20001c80 <enable_slave_if_required>
                             this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
200020f0:	69a3      	ldr	r3, [r4, #24]
200020f2:	f04f 0201 	mov.w	r2, #1
200020f6:	609a      	str	r2, [r3, #8]
200020f8:	e011      	b.n	2000211e <mss_i2c_isr+0x48e>
                        }
                        else
                        {
                            this_i2c->hw_reg_bit->CTRL_AA = 0u;
200020fa:	69a2      	ldr	r2, [r4, #24]
200020fc:	f04f 0300 	mov.w	r3, #0
20002100:	6093      	str	r3, [r2, #8]
                            /* Clear slave mode flag as well otherwise in mixed
                             * master/slave applications, the AA bit will get set by
                             * subsequent master operations. */
                            this_i2c->is_slave_enabled = 0u;
20002102:	f884 3068 	strb.w	r3, [r4, #104]	; 0x68
20002106:	e00a      	b.n	2000211e <mss_i2c_isr+0x48e>
                        }
                    }
                    else
                    {
                        /* Re-enable address acknowledge in case we were ready to nack the next received byte. */
                        this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
20002108:	69a3      	ldr	r3, [r4, #24]
2000210a:	f04f 0201 	mov.w	r2, #1
2000210e:	609a      	str	r2, [r3, #8]
20002110:	e005      	b.n	2000211e <mss_i2c_isr+0x48e>
            {
                /*
                 * Reset slave_tx_idx so that a subsequent read will result in the slave's
                 * transmit buffer being sent from the first byte.
                 */
                this_i2c->slave_tx_idx = 0u;
20002112:	f04f 0300 	mov.w	r3, #0
20002116:	64e3      	str	r3, [r4, #76]	; 0x4c
                /*
                 * See if we need to re-enable acknowledgement as some error conditions, such
                 * as a master prematurely ending a transfer, can see us get here with AA set
                 * to 0 which will disable slave operation if we are not careful.
                 */
                enable_slave_if_required(this_i2c);
20002118:	4620      	mov	r0, r4
2000211a:	f7ff fdb1 	bl	20001c80 <enable_slave_if_required>
            }

            /* Mark any previous master write transaction as complete. */
            this_i2c->slave_status = MSS_I2C_SUCCESS;
2000211e:	f04f 0300 	mov.w	r3, #0
20002122:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c

            /* Check if transaction was pending. If yes, set the START bit */
            if(this_i2c->is_transaction_pending)
20002126:	f894 3071 	ldrb.w	r3, [r4, #113]	; 0x71
2000212a:	b11b      	cbz	r3, 20002134 <mss_i2c_isr+0x4a4>
            {
                this_i2c->hw_reg_bit->CTRL_STA = 1u ;
2000212c:	69a3      	ldr	r3, [r4, #24]
2000212e:	f04f 0201 	mov.w	r2, #1
20002132:	615a      	str	r2, [r3, #20]

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
20002134:	f04f 0300 	mov.w	r3, #0
20002138:	7223      	strb	r3, [r4, #8]
            break;
2000213a:	e068      	b.n	2000220e <mss_i2c_isr+0x57e>
        case ST_SLV_RST: /* SMBUS ONLY: timeout state. must clear interrupt */
            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction.
             */
            this_i2c->transaction = NO_TRANSACTION;
2000213c:	f04f 0300 	mov.w	r3, #0
20002140:	7223      	strb	r3, [r4, #8]
            /*
             * Reset slave_tx_idx so that a subsequent read will result in the slave's
             * transmit buffer being sent from the first byte.
             */
            this_i2c->slave_tx_idx = 0u;
20002142:	64e3      	str	r3, [r4, #76]	; 0x4c
            /*
             * Clear status to I2C_FAILED only if there was an operation in progress.
             */
            if(MSS_I2C_IN_PROGRESS == this_i2c->slave_status)
20002144:	f894 305c 	ldrb.w	r3, [r4, #92]	; 0x5c
20002148:	2b01      	cmp	r3, #1
            {
                this_i2c->slave_status = MSS_I2C_FAILED;
2000214a:	bf04      	itt	eq
2000214c:	2302      	moveq	r3, #2
2000214e:	f884 305c 	strbeq.w	r3, [r4, #92]	; 0x5c
            }

            enable_slave_if_required(this_i2c); /* Make sure AA is set correctly */
20002152:	4620      	mov	r0, r4
20002154:	f7ff fd94 	bl	20001c80 <enable_slave_if_required>

            break;
20002158:	e059      	b.n	2000220e <mss_i2c_isr+0x57e>
            
        /****************** SLAVE TRANSMITTER **************************/
        case ST_SLAVE_SLAR_ACK: /* SLA+R received, ACK returned */
        case ST_SLARW_LA:   /* Arbitration lost, SLA+R received, ACK returned */
        case ST_RACK: /* Data tx'ed, ACK received */
            if ( status == ST_SLAVE_SLAR_ACK )
2000215a:	f89d 3007 	ldrb.w	r3, [sp, #7]
2000215e:	2ba8      	cmp	r3, #168	; 0xa8
20002160:	d113      	bne.n	2000218a <mss_i2c_isr+0x4fa>
            {
                this_i2c->transaction = READ_SLAVE_TRANSACTION;
20002162:	f04f 0305 	mov.w	r3, #5
20002166:	7223      	strb	r3, [r4, #8]
                this_i2c->random_read_addr = 0u;
20002168:	f04f 0300 	mov.w	r3, #0
2000216c:	60e3      	str	r3, [r4, #12]

                this_i2c->slave_status = MSS_I2C_IN_PROGRESS;
2000216e:	f04f 0301 	mov.w	r3, #1
20002172:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c

                /* If Start Bit is set, clear it, but store that information since it is because of
                 * pending transaction
                 */
                if(this_i2c->hw_reg_bit->CTRL_STA)
20002176:	69a3      	ldr	r3, [r4, #24]
20002178:	695a      	ldr	r2, [r3, #20]
2000217a:	b132      	cbz	r2, 2000218a <mss_i2c_isr+0x4fa>
                {
                    this_i2c->hw_reg_bit->CTRL_STA = 0u ;
2000217c:	f04f 0200 	mov.w	r2, #0
20002180:	615a      	str	r2, [r3, #20]
                    this_i2c->is_transaction_pending = 1u;
20002182:	f04f 0301 	mov.w	r3, #1
20002186:	f884 3071 	strb.w	r3, [r4, #113]	; 0x71
                }
            }
            if (this_i2c->slave_tx_idx >= this_i2c->slave_tx_size)
2000218a:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
2000218c:	6ca2      	ldr	r2, [r4, #72]	; 0x48
2000218e:	4293      	cmp	r3, r2
            {
                /* Ensure 0xFF is returned to the master when the slave specifies
                 * an empty transmit buffer. */
                this_i2c->hw_reg->DATA = 0xFFu;
20002190:	bf23      	ittte	cs
20002192:	6963      	ldrcs	r3, [r4, #20]
20002194:	f04f 32ff 	movcs.w	r2, #4294967295
20002198:	721a      	strbcs	r2, [r3, #8]
            }
            else
            {
                /* Load the data the data byte to be sent to the master. */
                this_i2c->hw_reg->DATA = this_i2c->slave_tx_buffer[this_i2c->slave_tx_idx++];
2000219a:	6962      	ldrcc	r2, [r4, #20]
2000219c:	bf3f      	itttt	cc
2000219e:	6c61      	ldrcc	r1, [r4, #68]	; 0x44
200021a0:	5cc9      	ldrbcc	r1, [r1, r3]
200021a2:	7211      	strbcc	r1, [r2, #8]
200021a4:	3301      	addcc	r3, #1
200021a6:	bf38      	it	cc
200021a8:	64e3      	strcc	r3, [r4, #76]	; 0x4c
            }
            /* Determine if this is the last data byte to send to the master. */
            if (this_i2c->slave_tx_idx >= this_i2c->slave_tx_size) /* last byte? */
200021aa:	6ce2      	ldr	r2, [r4, #76]	; 0x4c
200021ac:	6ca3      	ldr	r3, [r4, #72]	; 0x48
200021ae:	429a      	cmp	r2, r3
200021b0:	d32d      	bcc.n	2000220e <mss_i2c_isr+0x57e>
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0u;
200021b2:	69a2      	ldr	r2, [r4, #24]
200021b4:	f04f 0300 	mov.w	r3, #0
200021b8:	6093      	str	r3, [r2, #8]
                /* Next read transaction will result in slave's transmit buffer
                 * being sent from the first byte. */
                this_i2c->slave_tx_idx = 0u;
200021ba:	64e3      	str	r3, [r4, #76]	; 0x4c
200021bc:	e027      	b.n	2000220e <mss_i2c_isr+0x57e>
        case ST_SLAVE_RNACK:    /* Data byte has been transmitted; not-ACK has been received. */
        case ST_FINAL: /* Last Data byte tx'ed, ACK received */
            /* We assume that the transaction will be stopped by the master.
             * Reset slave_tx_idx so that a subsequent read will result in the slave's
             * transmit buffer being sent from the first byte. */
            this_i2c->slave_tx_idx = 0u;
200021be:	f04f 0300 	mov.w	r3, #0
200021c2:	64e3      	str	r3, [r4, #76]	; 0x4c
            this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
200021c4:	69a2      	ldr	r2, [r4, #24]
200021c6:	f04f 0101 	mov.w	r1, #1
200021ca:	6091      	str	r1, [r2, #8]

            /*  Mark previous state as complete */
            this_i2c->slave_status = MSS_I2C_SUCCESS;
200021cc:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c

            /* Check if transaction was pending. If yes, set the START bit */
            if(this_i2c->is_transaction_pending)
200021d0:	f894 3071 	ldrb.w	r3, [r4, #113]	; 0x71
200021d4:	b10b      	cbz	r3, 200021da <mss_i2c_isr+0x54a>
            {
                this_i2c->hw_reg_bit->CTRL_STA = 1u ;
200021d6:	69a3      	ldr	r3, [r4, #24]
200021d8:	6159      	str	r1, [r3, #20]

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
200021da:	f04f 0300 	mov.w	r3, #0
200021de:	7223      	strb	r3, [r4, #8]
            break;
200021e0:	e015      	b.n	2000220e <mss_i2c_isr+0x57e>
        case ST_RESET_ACTIVATED:
        case ST_BUS_ERROR: /* Bus error during MST or selected slave modes */
        default:
            /* Some undefined state has encountered. Clear Start bit to make
             * sure, next good transaction happen */
            this_i2c->hw_reg_bit->CTRL_STA = 0x00u;
200021e2:	69a2      	ldr	r2, [r4, #24]
200021e4:	f04f 0300 	mov.w	r3, #0
200021e8:	6153      	str	r3, [r2, #20]
            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
200021ea:	7223      	strb	r3, [r4, #8]
            /*
             * Reset slave_tx_idx so that a subsequent read will result in the slave's
             * transmit buffer being sent from the first byte.
             */
            this_i2c->slave_tx_idx = 0u;
200021ec:	64e3      	str	r3, [r4, #76]	; 0x4c
            /*
             * Clear statuses to I2C_FAILED only if there was an operation in progress.
             */
            if(MSS_I2C_IN_PROGRESS == this_i2c->master_status)
200021ee:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
200021f2:	2b01      	cmp	r3, #1
            {
                this_i2c->master_status = MSS_I2C_FAILED;
200021f4:	bf04      	itt	eq
200021f6:	2302      	moveq	r3, #2
200021f8:	f884 303c 	strbeq.w	r3, [r4, #60]	; 0x3c
            }

            if(MSS_I2C_IN_PROGRESS == this_i2c->slave_status)
200021fc:	f894 305c 	ldrb.w	r3, [r4, #92]	; 0x5c
20002200:	2b01      	cmp	r3, #1
            {
                this_i2c->slave_status = MSS_I2C_FAILED;
20002202:	bf04      	itt	eq
20002204:	2302      	moveq	r3, #2
20002206:	f884 305c 	strbeq.w	r3, [r4, #92]	; 0x5c
2000220a:	e000      	b.n	2000220e <mss_i2c_isr+0x57e>


            break;
    }
    
    if ( clear_irq )
2000220c:	b11d      	cbz	r5, 20002216 <mss_i2c_isr+0x586>
    {
        /* clear interrupt. */
        this_i2c->hw_reg_bit->CTRL_SI = 0u;
2000220e:	69a3      	ldr	r3, [r4, #24]
20002210:	f04f 0200 	mov.w	r2, #0
20002214:	60da      	str	r2, [r3, #12]
    }
    
    /* Read the status register to ensure the last I2C registers write took place
     * in a system built around a bus making use of posted writes. */
    status = this_i2c->hw_reg->STATUS;
20002216:	6963      	ldr	r3, [r4, #20]
20002218:	791b      	ldrb	r3, [r3, #4]
2000221a:	f88d 3007 	strb.w	r3, [sp, #7]
}
2000221e:	b003      	add	sp, #12
20002220:	bd30      	pop	{r4, r5, pc}
20002222:	bf00      	nop

20002224 <MSS_I2C_smbus_init>:
    mss_i2c_instance_t * this_i2c,
    uint8_t frequency
)
{
    /* Set the frequency before enabling time out logic */
    this_i2c->hw_reg->FREQ = frequency;
20002224:	6943      	ldr	r3, [r0, #20]
20002226:	7519      	strb	r1, [r3, #20]

    /* Enable SMBUS */
    this_i2c->hw_reg->SMBUS = MSS_INIT_AND_ENABLE_SMBUS;
20002228:	6943      	ldr	r3, [r0, #20]
2000222a:	f04f 0254 	mov.w	r2, #84	; 0x54
2000222e:	741a      	strb	r2, [r3, #16]
}
20002230:	4770      	bx	lr
20002232:	bf00      	nop

20002234 <MSS_I2C_enable_smbus_irq>:
void MSS_I2C_enable_smbus_irq
(
    mss_i2c_instance_t * this_i2c,
    uint8_t  irq_type
)
{
20002234:	b430      	push	{r4, r5}
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
20002236:	f64a 5378 	movw	r3, #44408	; 0xad78
2000223a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000223e:	4298      	cmp	r0, r3
20002240:	d007      	beq.n	20002252 <MSS_I2C_enable_smbus_irq+0x1e>
20002242:	f64a 53ec 	movw	r3, #44524	; 0xadec
20002246:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000224a:	4298      	cmp	r0, r3
2000224c:	d028      	beq.n	200022a0 <MSS_I2C_enable_smbus_irq+0x6c>
2000224e:	be00      	bkpt	0x0000
20002250:	e026      	b.n	200022a0 <MSS_I2C_enable_smbus_irq+0x6c>

	/* Enable any interrupts selected by the user */
    if ( this_i2c == &g_mss_i2c0 )
    {
        if ( irq_type & MSS_I2C_SMBALERT_IRQ )
20002252:	f011 0f01 	tst.w	r1, #1
20002256:	d011      	beq.n	2000227c <MSS_I2C_enable_smbus_irq+0x48>
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20002258:	f24e 1300 	movw	r3, #57600	; 0xe100
2000225c:	f2ce 0300 	movt	r3, #57344	; 0xe000
20002260:	f44f 4400 	mov.w	r4, #32768	; 0x8000
20002264:	f8c3 4180 	str.w	r4, [r3, #384]	; 0x180
        {
            /* Clear interrupt at the NVIC and enable in MSS I2C */
        	NVIC_ClearPendingIRQ( I2C0_SMBAlert_IRQn );
            this_i2c->hw_smb_reg_bit->SMB_SMBALERT_IE = 0x01u;
20002268:	f64a 5278 	movw	r2, #44408	; 0xad78
2000226c:	f2c2 0200 	movt	r2, #8192	; 0x2000
20002270:	69d2      	ldr	r2, [r2, #28]
20002272:	f04f 0501 	mov.w	r5, #1
20002276:	f8c2 5200 	str.w	r5, [r2, #512]	; 0x200
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
2000227a:	601c      	str	r4, [r3, #0]
            /* Enable the interrupt at the NVIC */
            NVIC_EnableIRQ( I2C0_SMBAlert_IRQn );
        }
        if (irq_type & MSS_I2C_SMBSUS_IRQ )
2000227c:	f011 0f02 	tst.w	r1, #2
20002280:	d030      	beq.n	200022e4 <MSS_I2C_enable_smbus_irq+0xb0>
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20002282:	f24e 1300 	movw	r3, #57600	; 0xe100
20002286:	f2ce 0300 	movt	r3, #57344	; 0xe000
2000228a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
2000228e:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
        {
            /* Clear interrupt at the NVIC and enable in MSS I2C */
            NVIC_ClearPendingIRQ( I2C0_SMBus_IRQn );
            this_i2c->hw_smb_reg_bit->SMB_SMBSUS_IE = 0x01u;
20002292:	69c1      	ldr	r1, [r0, #28]
20002294:	f04f 0001 	mov.w	r0, #1
20002298:	f8c1 0204 	str.w	r0, [r1, #516]	; 0x204
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
2000229c:	601a      	str	r2, [r3, #0]
2000229e:	e021      	b.n	200022e4 <MSS_I2C_enable_smbus_irq+0xb0>
            NVIC_EnableIRQ( I2C0_SMBus_IRQn );
        }
    }
    else
    {
        if ( irq_type & MSS_I2C_SMBALERT_IRQ )
200022a0:	f011 0f01 	tst.w	r1, #1
200022a4:	d00d      	beq.n	200022c2 <MSS_I2C_enable_smbus_irq+0x8e>
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
200022a6:	f24e 1300 	movw	r3, #57600	; 0xe100
200022aa:	f2ce 0300 	movt	r3, #57344	; 0xe000
200022ae:	f44f 2280 	mov.w	r2, #262144	; 0x40000
200022b2:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
        {
            /* Clear interrupt at the NVIC and enable in MSS I2C */
            NVIC_ClearPendingIRQ( I2C1_SMBAlert_IRQn );
            this_i2c->hw_smb_reg_bit->SMB_SMBALERT_IE = 0x01u;
200022b6:	69c4      	ldr	r4, [r0, #28]
200022b8:	f04f 0501 	mov.w	r5, #1
200022bc:	f8c4 5200 	str.w	r5, [r4, #512]	; 0x200
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
200022c0:	601a      	str	r2, [r3, #0]
            /* Enable the interrupt at the NVIC */
            NVIC_EnableIRQ( I2C1_SMBAlert_IRQn );
        }
        if (irq_type & MSS_I2C_SMBSUS_IRQ )
200022c2:	f011 0f02 	tst.w	r1, #2
200022c6:	d00d      	beq.n	200022e4 <MSS_I2C_enable_smbus_irq+0xb0>
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
200022c8:	f24e 1300 	movw	r3, #57600	; 0xe100
200022cc:	f2ce 0300 	movt	r3, #57344	; 0xe000
200022d0:	f44f 2200 	mov.w	r2, #524288	; 0x80000
200022d4:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
        {
            /* Clear interrupt at the NVIC and enable in MSS I2C */
            NVIC_ClearPendingIRQ( I2C1_SMBus_IRQn );
            this_i2c->hw_smb_reg_bit->SMB_SMBSUS_IE = 0x01u;
200022d8:	69c1      	ldr	r1, [r0, #28]
200022da:	f04f 0001 	mov.w	r0, #1
200022de:	f8c1 0204 	str.w	r0, [r1, #516]	; 0x204
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
200022e2:	601a      	str	r2, [r3, #0]
            /* Enable the interrupt at the NVIC */
            NVIC_EnableIRQ( I2C1_SMBus_IRQn );
        }
    }
}
200022e4:	bc30      	pop	{r4, r5}
200022e6:	4770      	bx	lr

200022e8 <MSS_I2C_disable_smbus_irq>:
(
    mss_i2c_instance_t * this_i2c,
    uint8_t  irq_type
)
{
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
200022e8:	f64a 5378 	movw	r3, #44408	; 0xad78
200022ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
200022f0:	4298      	cmp	r0, r3
200022f2:	d007      	beq.n	20002304 <MSS_I2C_disable_smbus_irq+0x1c>
200022f4:	f64a 53ec 	movw	r3, #44524	; 0xadec
200022f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200022fc:	4298      	cmp	r0, r3
200022fe:	d026      	beq.n	2000234e <MSS_I2C_disable_smbus_irq+0x66>
20002300:	be00      	bkpt	0x0000
20002302:	e024      	b.n	2000234e <MSS_I2C_disable_smbus_irq+0x66>

	/* Disable any interrupts selected by the user */
    if ( this_i2c == &g_mss_i2c0 )
    {
        if ( irq_type & MSS_I2C_SMBALERT_IRQ )
20002304:	f011 0f01 	tst.w	r1, #1
20002308:	d010      	beq.n	2000232c <MSS_I2C_disable_smbus_irq+0x44>
        {
            /* Disable interrupt at the NVIC and the MSS I2C */
            this_i2c->hw_smb_reg_bit->SMB_SMBALERT_IE = 0x00u;
2000230a:	f64a 5378 	movw	r3, #44408	; 0xad78
2000230e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002312:	69db      	ldr	r3, [r3, #28]
20002314:	f04f 0200 	mov.w	r2, #0
20002318:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
2000231c:	f24e 1300 	movw	r3, #57600	; 0xe100
20002320:	f2ce 0300 	movt	r3, #57344	; 0xe000
20002324:	f44f 4200 	mov.w	r2, #32768	; 0x8000
20002328:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
            NVIC_DisableIRQ( I2C0_SMBAlert_IRQn );
        }
        if (irq_type & MSS_I2C_SMBSUS_IRQ )
2000232c:	f011 0f02 	tst.w	r1, #2
20002330:	d02d      	beq.n	2000238e <MSS_I2C_disable_smbus_irq+0xa6>
        {
            /* Disable interrupt at the NVIC and the MSS I2C */
            this_i2c->hw_smb_reg_bit->SMB_SMBSUS_IE = 0x00u;
20002332:	69c3      	ldr	r3, [r0, #28]
20002334:	f04f 0200 	mov.w	r2, #0
20002338:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
2000233c:	f24e 1300 	movw	r3, #57600	; 0xe100
20002340:	f2ce 0300 	movt	r3, #57344	; 0xe000
20002344:	f44f 3280 	mov.w	r2, #65536	; 0x10000
20002348:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
2000234c:	4770      	bx	lr
            NVIC_DisableIRQ( I2C0_SMBus_IRQn );
        }
    }
    else
    {
        if ( irq_type & MSS_I2C_SMBALERT_IRQ )
2000234e:	f011 0f01 	tst.w	r1, #1
20002352:	d00c      	beq.n	2000236e <MSS_I2C_disable_smbus_irq+0x86>
        {
            /* Disable interrupt at the NVIC and the MSS I2C */
            this_i2c->hw_smb_reg_bit->SMB_SMBALERT_IE = 0x00u;
20002354:	69c3      	ldr	r3, [r0, #28]
20002356:	f04f 0200 	mov.w	r2, #0
2000235a:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
2000235e:	f24e 1300 	movw	r3, #57600	; 0xe100
20002362:	f2ce 0300 	movt	r3, #57344	; 0xe000
20002366:	f44f 2280 	mov.w	r2, #262144	; 0x40000
2000236a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
            NVIC_DisableIRQ( I2C1_SMBAlert_IRQn );
        }
        if (irq_type & MSS_I2C_SMBSUS_IRQ )
2000236e:	f011 0f02 	tst.w	r1, #2
20002372:	d00c      	beq.n	2000238e <MSS_I2C_disable_smbus_irq+0xa6>
        {
            /* Disable interrupt at the NVIC and the MSS I2C */
            this_i2c->hw_smb_reg_bit->SMB_SMBSUS_IE = 0x00u;
20002374:	69c3      	ldr	r3, [r0, #28]
20002376:	f04f 0200 	mov.w	r2, #0
2000237a:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
2000237e:	f24e 1300 	movw	r3, #57600	; 0xe100
20002382:	f2ce 0300 	movt	r3, #57344	; 0xe000
20002386:	f44f 2200 	mov.w	r2, #524288	; 0x80000
2000238a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
2000238e:	4770      	bx	lr

20002390 <MSS_I2C_suspend_smbus_slave>:
(
    mss_i2c_instance_t * this_i2c
)
{
    /* Active low output so 0 asserts condition */
    this_i2c->hw_smb_reg_bit->SMB_SMBSUS_NO = 0x00u;
20002390:	69c3      	ldr	r3, [r0, #28]
20002392:	f04f 0200 	mov.w	r2, #0
20002396:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
}
2000239a:	4770      	bx	lr

2000239c <MSS_I2C_resume_smbus_slave>:
(
    mss_i2c_instance_t * this_i2c
)
{
    /* Active low output so 1 clears condition */
    this_i2c->hw_smb_reg_bit->SMB_SMBSUS_NO = 0x01u;
2000239c:	69c3      	ldr	r3, [r0, #28]
2000239e:	f04f 0201 	mov.w	r2, #1
200023a2:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
}
200023a6:	4770      	bx	lr

200023a8 <MSS_I2C_reset_smbus>:
void MSS_I2C_reset_smbus
(
    mss_i2c_instance_t * this_i2c
)
{
    this_i2c->hw_smb_reg_bit->SMB_SMBus_Reset = 0x01u;
200023a8:	69c3      	ldr	r3, [r0, #28]
200023aa:	f04f 0201 	mov.w	r2, #1
200023ae:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
}
200023b2:	4770      	bx	lr

200023b4 <MSS_I2C_set_smbus_alert>:
(
    mss_i2c_instance_t * this_i2c
)
{
    /* Active low output so 0 asserts condition */
    this_i2c->hw_smb_reg_bit->SMB_SMBALERT_NO = 0x00u;
200023b4:	69c3      	ldr	r3, [r0, #28]
200023b6:	f04f 0200 	mov.w	r2, #0
200023ba:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
}
200023be:	4770      	bx	lr

200023c0 <MSS_I2C_clear_smbus_alert>:
(
    mss_i2c_instance_t * this_i2c
)
{
    /* Active low output so 1 clears condition */
    this_i2c->hw_smb_reg_bit->SMB_SMBALERT_NO = 0x01u;
200023c0:	69c3      	ldr	r3, [r0, #28]
200023c2:	f04f 0201 	mov.w	r2, #1
200023c6:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
}
200023ca:	4770      	bx	lr

200023cc <MSS_I2C_set_gca>:
(
    mss_i2c_instance_t * this_i2c
)
{
    /* accept GC addressing. */
    this_i2c->hw_reg_bit->ADDR_GC = 0x01u;
200023cc:	6983      	ldr	r3, [r0, #24]
200023ce:	f04f 0201 	mov.w	r2, #1
200023d2:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
}
200023d6:	4770      	bx	lr

200023d8 <MSS_I2C_clear_gca>:
(
    mss_i2c_instance_t * this_i2c
)
{
    /* Disable GC addressing. */
    this_i2c->hw_reg_bit->ADDR_GC = 0u;
200023d8:	6983      	ldr	r3, [r0, #24]
200023da:	f04f 0200 	mov.w	r2, #0
200023de:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
}
200023e2:	4770      	bx	lr

200023e4 <MSS_I2C_set_user_data>:
(
    mss_i2c_instance_t * this_i2c,
    void * p_user_data
)
{
    this_i2c->p_user_data = p_user_data ;
200023e4:	66c1      	str	r1, [r0, #108]	; 0x6c
}
200023e6:	4770      	bx	lr

200023e8 <MSS_I2C_get_user_data>:
(
    mss_i2c_instance_t * this_i2c
)
{
    return( this_i2c->p_user_data);
}
200023e8:	6ec0      	ldr	r0, [r0, #108]	; 0x6c
200023ea:	4770      	bx	lr

200023ec <I2C0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void I2C0_IRQHandler( void )
#else
void I2C0_IRQHandler( void )
#endif
{
200023ec:	4668      	mov	r0, sp
200023ee:	f020 0107 	bic.w	r1, r0, #7
200023f2:	468d      	mov	sp, r1
200023f4:	b501      	push	{r0, lr}
    mss_i2c_isr( &g_mss_i2c0 );
200023f6:	f64a 5078 	movw	r0, #44408	; 0xad78
200023fa:	f2c2 0000 	movt	r0, #8192	; 0x2000
200023fe:	f7ff fc47 	bl	20001c90 <mss_i2c_isr>
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20002402:	f24e 1300 	movw	r3, #57600	; 0xe100
20002406:	f2ce 0300 	movt	r3, #57344	; 0xe000
2000240a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
2000240e:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC_ClearPendingIRQ( I2C0_IRQn );
}
20002412:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
20002416:	4685      	mov	sp, r0
20002418:	4770      	bx	lr
2000241a:	bf00      	nop

2000241c <I2C1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void I2C1_IRQHandler( void )
#else
void I2C1_IRQHandler( void )
#endif
{
2000241c:	4668      	mov	r0, sp
2000241e:	f020 0107 	bic.w	r1, r0, #7
20002422:	468d      	mov	sp, r1
20002424:	b501      	push	{r0, lr}
    mss_i2c_isr( &g_mss_i2c1 );
20002426:	f64a 50ec 	movw	r0, #44524	; 0xadec
2000242a:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000242e:	f7ff fc2f 	bl	20001c90 <mss_i2c_isr>
20002432:	f24e 1300 	movw	r3, #57600	; 0xe100
20002436:	f2ce 0300 	movt	r3, #57344	; 0xe000
2000243a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
2000243e:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC_ClearPendingIRQ( I2C1_IRQn );
}
20002442:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
20002446:	4685      	mov	sp, r0
20002448:	4770      	bx	lr
2000244a:	bf00      	nop

2000244c <disable_interrupts>:
}
/*------------------------------------------------------------------------------
 *
 */
static uint32_t disable_interrupts( void )
{
2000244c:	b510      	push	{r4, lr}
    uint32_t primask;
    primask = __get_PRIMASK();
2000244e:	f000 fd79 	bl	20002f44 <__get_PRIMASK>
20002452:	4604      	mov	r4, r0
    __set_PRIMASK(1u);
20002454:	f04f 0001 	mov.w	r0, #1
20002458:	f000 fd78 	bl	20002f4c <__set_PRIMASK>
    return primask;
}
2000245c:	4620      	mov	r0, r4
2000245e:	bd10      	pop	{r4, pc}

20002460 <restore_interrupts>:

/*------------------------------------------------------------------------------
 *
 */
static void restore_interrupts( uint32_t primask )
{
20002460:	b508      	push	{r3, lr}
    __set_PRIMASK( primask );
20002462:	f000 fd73 	bl	20002f4c <__set_PRIMASK>
}
20002466:	bd08      	pop	{r3, pc}

20002468 <MSS_I2C_disable_slave>:
 */
void MSS_I2C_disable_slave
(
    mss_i2c_instance_t * this_i2c
)
{
20002468:	b510      	push	{r4, lr}
2000246a:	4604      	mov	r4, r0
    uint32_t primask;

    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
2000246c:	f64a 5378 	movw	r3, #44408	; 0xad78
20002470:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002474:	4298      	cmp	r0, r3
20002476:	d006      	beq.n	20002486 <MSS_I2C_disable_slave+0x1e>
20002478:	f64a 53ec 	movw	r3, #44524	; 0xadec
2000247c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002480:	4298      	cmp	r0, r3
20002482:	d000      	beq.n	20002486 <MSS_I2C_disable_slave+0x1e>
20002484:	be00      	bkpt	0x0000

    primask = disable_interrupts();
20002486:	f7ff ffe1 	bl	2000244c <disable_interrupts>

    /* Reset the assert acknowledge bit. */
    this_i2c->hw_reg_bit->CTRL_AA = 0x00u;
2000248a:	69a2      	ldr	r2, [r4, #24]
2000248c:	f04f 0300 	mov.w	r3, #0
20002490:	6093      	str	r3, [r2, #8]

    /* Disable slave */
    this_i2c->is_slave_enabled = 0u;
20002492:	f884 3068 	strb.w	r3, [r4, #104]	; 0x68

    restore_interrupts( primask );
20002496:	f7ff ffe3 	bl	20002460 <restore_interrupts>
}
2000249a:	bd10      	pop	{r4, pc}

2000249c <MSS_I2C_enable_slave>:
 */
void MSS_I2C_enable_slave
(
    mss_i2c_instance_t * this_i2c
)
{
2000249c:	b538      	push	{r3, r4, r5, lr}
2000249e:	4604      	mov	r4, r0
    uint32_t primask;

    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
200024a0:	f64a 5378 	movw	r3, #44408	; 0xad78
200024a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200024a8:	4298      	cmp	r0, r3
200024aa:	d006      	beq.n	200024ba <MSS_I2C_enable_slave+0x1e>
200024ac:	f64a 53ec 	movw	r3, #44524	; 0xadec
200024b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200024b4:	4298      	cmp	r0, r3
200024b6:	d000      	beq.n	200024ba <MSS_I2C_enable_slave+0x1e>
200024b8:	be00      	bkpt	0x0000

    primask = disable_interrupts();
200024ba:	f7ff ffc7 	bl	2000244c <disable_interrupts>

    /* Set the assert acknowledge bit. */
    this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
200024be:	69a3      	ldr	r3, [r4, #24]
200024c0:	f04f 0501 	mov.w	r5, #1
200024c4:	609d      	str	r5, [r3, #8]
    
    /* Enable slave */
    this_i2c->is_slave_enabled = 1u;
200024c6:	f884 5068 	strb.w	r5, [r4, #104]	; 0x68

    restore_interrupts( primask );
200024ca:	f7ff ffc9 	bl	20002460 <restore_interrupts>

    /* Enable Interrupt */
    NVIC_EnableIRQ( this_i2c->irqn );
200024ce:	8a63      	ldrh	r3, [r4, #18]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
200024d0:	b21a      	sxth	r2, r3
200024d2:	ea4f 1252 	mov.w	r2, r2, lsr #5
200024d6:	f003 031f 	and.w	r3, r3, #31
200024da:	fa05 f503 	lsl.w	r5, r5, r3
200024de:	f24e 1300 	movw	r3, #57600	; 0xe100
200024e2:	f2ce 0300 	movt	r3, #57344	; 0xe000
200024e6:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
}
200024ea:	bd38      	pop	{r3, r4, r5, pc}

200024ec <MSS_I2C_set_slave_rx_buffer>:
(
    mss_i2c_instance_t * this_i2c,
    uint8_t * rx_buffer,
    uint16_t rx_size
)
{
200024ec:	b570      	push	{r4, r5, r6, lr}
200024ee:	4604      	mov	r4, r0
200024f0:	460d      	mov	r5, r1
200024f2:	4616      	mov	r6, r2
    uint32_t primask;

    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
200024f4:	f64a 5378 	movw	r3, #44408	; 0xad78
200024f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200024fc:	4298      	cmp	r0, r3
200024fe:	d006      	beq.n	2000250e <MSS_I2C_set_slave_rx_buffer+0x22>
20002500:	f64a 53ec 	movw	r3, #44524	; 0xadec
20002504:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002508:	4298      	cmp	r0, r3
2000250a:	d000      	beq.n	2000250e <MSS_I2C_set_slave_rx_buffer+0x22>
2000250c:	be00      	bkpt	0x0000

    primask = disable_interrupts();
2000250e:	f7ff ff9d 	bl	2000244c <disable_interrupts>
    
    this_i2c->slave_rx_buffer = rx_buffer;
20002512:	6525      	str	r5, [r4, #80]	; 0x50
    this_i2c->slave_rx_size = rx_size;
20002514:	6566      	str	r6, [r4, #84]	; 0x54
    this_i2c->slave_rx_idx = 0u;
20002516:	f04f 0300 	mov.w	r3, #0
2000251a:	65a3      	str	r3, [r4, #88]	; 0x58

    restore_interrupts( primask );
2000251c:	f7ff ffa0 	bl	20002460 <restore_interrupts>
}
20002520:	bd70      	pop	{r4, r5, r6, pc}
20002522:	bf00      	nop

20002524 <MSS_I2C_set_slave_tx_buffer>:
(
    mss_i2c_instance_t * this_i2c,
    const uint8_t * tx_buffer,
    uint16_t tx_size
)
{
20002524:	b570      	push	{r4, r5, r6, lr}
20002526:	4604      	mov	r4, r0
20002528:	460d      	mov	r5, r1
2000252a:	4616      	mov	r6, r2
    uint32_t primask;
    
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
2000252c:	f64a 5378 	movw	r3, #44408	; 0xad78
20002530:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002534:	4298      	cmp	r0, r3
20002536:	d006      	beq.n	20002546 <MSS_I2C_set_slave_tx_buffer+0x22>
20002538:	f64a 53ec 	movw	r3, #44524	; 0xadec
2000253c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002540:	4298      	cmp	r0, r3
20002542:	d000      	beq.n	20002546 <MSS_I2C_set_slave_tx_buffer+0x22>
20002544:	be00      	bkpt	0x0000

    primask = disable_interrupts();
20002546:	f7ff ff81 	bl	2000244c <disable_interrupts>
    
    this_i2c->slave_tx_buffer = tx_buffer;
2000254a:	6465      	str	r5, [r4, #68]	; 0x44
    this_i2c->slave_tx_size = tx_size;
2000254c:	64a6      	str	r6, [r4, #72]	; 0x48
    this_i2c->slave_tx_idx = 0u;
2000254e:	f04f 0300 	mov.w	r3, #0
20002552:	64e3      	str	r3, [r4, #76]	; 0x4c
    
    restore_interrupts( primask );
20002554:	f7ff ff84 	bl	20002460 <restore_interrupts>
}
20002558:	bd70      	pop	{r4, r5, r6, pc}
2000255a:	bf00      	nop

2000255c <MSS_I2C_write_read>:
    uint16_t offset_size,
    uint8_t * read_buffer,
    uint16_t read_size,
    uint8_t options
)
{
2000255c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
20002560:	b082      	sub	sp, #8
20002562:	4604      	mov	r4, r0
20002564:	4688      	mov	r8, r1
20002566:	4617      	mov	r7, r2
20002568:	461d      	mov	r5, r3
2000256a:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
2000256e:	f8bd 602c 	ldrh.w	r6, [sp, #44]	; 0x2c
20002572:	f89d 9030 	ldrb.w	r9, [sp, #48]	; 0x30
    ASSERT((this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1));
20002576:	f64a 5378 	movw	r3, #44408	; 0xad78
2000257a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000257e:	4298      	cmp	r0, r3
20002580:	d006      	beq.n	20002590 <MSS_I2C_write_read+0x34>
20002582:	f64a 53ec 	movw	r3, #44524	; 0xadec
20002586:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000258a:	4298      	cmp	r0, r3
2000258c:	d000      	beq.n	20002590 <MSS_I2C_write_read+0x34>
2000258e:	be00      	bkpt	0x0000
    ASSERT(offset_size > 0u);
20002590:	b905      	cbnz	r5, 20002594 <MSS_I2C_write_read+0x38>
20002592:	be00      	bkpt	0x0000
    ASSERT(addr_offset != (const uint8_t *)0);
20002594:	b907      	cbnz	r7, 20002598 <MSS_I2C_write_read+0x3c>
20002596:	be00      	bkpt	0x0000
    ASSERT(read_size > 0u);
20002598:	b906      	cbnz	r6, 2000259c <MSS_I2C_write_read+0x40>
2000259a:	be00      	bkpt	0x0000
    ASSERT(read_buffer != (uint8_t *)0);
2000259c:	f1ba 0f00 	cmp.w	sl, #0
200025a0:	d100      	bne.n	200025a4 <MSS_I2C_write_read+0x48>
200025a2:	be00      	bkpt	0x0000

    if((read_size > 0u) && (offset_size > 0u))
200025a4:	1e2b      	subs	r3, r5, #0
200025a6:	bf18      	it	ne
200025a8:	2301      	movne	r3, #1
200025aa:	2e00      	cmp	r6, #0
200025ac:	bf0c      	ite	eq
200025ae:	2300      	moveq	r3, #0
200025b0:	f003 0301 	andne.w	r3, r3, #1
200025b4:	2b00      	cmp	r3, #0
200025b6:	d05a      	beq.n	2000266e <MSS_I2C_write_read+0x112>
    {
        uint32_t primask;
        volatile uint8_t stat_ctrl;

        primask = disable_interrupts();
200025b8:	f7ff ff48 	bl	2000244c <disable_interrupts>

        /* Update the transaction only when there is no transaction going on I2C */
        if( this_i2c->transaction == NO_TRANSACTION)
200025bc:	7a23      	ldrb	r3, [r4, #8]
200025be:	b913      	cbnz	r3, 200025c6 <MSS_I2C_write_read+0x6a>
        {
            this_i2c->transaction = MASTER_RANDOM_READ_TRANSACTION;
200025c0:	f04f 0303 	mov.w	r3, #3
200025c4:	7223      	strb	r3, [r4, #8]
        }

        /* Update the Pending transaction information so that transaction can restarted */
        this_i2c->pending_transaction = MASTER_RANDOM_READ_TRANSACTION ;
200025c6:	f04f 0303 	mov.w	r3, #3
200025ca:	f884 3072 	strb.w	r3, [r4, #114]	; 0x72

        /* Update target address */
        this_i2c->target_addr = (uint_fast8_t)serial_addr << 1u;
200025ce:	ea4f 0348 	mov.w	r3, r8, lsl #1
200025d2:	6063      	str	r3, [r4, #4]

        this_i2c->dir = WRITE_DIR;
200025d4:	f04f 0300 	mov.w	r3, #0
200025d8:	62e3      	str	r3, [r4, #44]	; 0x2c
        this_i2c->master_tx_buffer = addr_offset;
200025da:	6227      	str	r7, [r4, #32]
        this_i2c->master_tx_size = offset_size;
200025dc:	6265      	str	r5, [r4, #36]	; 0x24
        this_i2c->master_tx_idx = 0u;
200025de:	62a3      	str	r3, [r4, #40]	; 0x28

        this_i2c->master_rx_buffer = read_buffer;
200025e0:	f8c4 a030 	str.w	sl, [r4, #48]	; 0x30
        this_i2c->master_rx_size = read_size;
200025e4:	6366      	str	r6, [r4, #52]	; 0x34
        this_i2c->master_rx_idx = 0u;
200025e6:	63a3      	str	r3, [r4, #56]	; 0x38

        /* Set I2C status in progress */
        this_i2c->master_status = MSS_I2C_IN_PROGRESS;
200025e8:	f04f 0301 	mov.w	r3, #1
200025ec:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        this_i2c->options = options;
200025f0:	f884 9010 	strb.w	r9, [r4, #16]

        if(MSS_I2C_IN_PROGRESS == this_i2c->slave_status)
200025f4:	f894 305c 	ldrb.w	r3, [r4, #92]	; 0x5c
200025f8:	2b01      	cmp	r3, #1
        {
            this_i2c->is_transaction_pending = 1u;
200025fa:	bf0f      	iteee	eq
200025fc:	f884 3071 	strbeq.w	r3, [r4, #113]	; 0x71
        }
        else
        {
            this_i2c->hw_reg_bit->CTRL_STA = 0x01u;
20002600:	69a3      	ldrne	r3, [r4, #24]
20002602:	2201      	movne	r2, #1
20002604:	615a      	strne	r2, [r3, #20]
        /*
         * Clear interrupts if required (depends on repeated starts).
         * Since the Bus is on hold, only then prior status needs to
         * be cleared.
         */
        if ( MSS_I2C_HOLD_BUS == this_i2c->bus_status )
20002606:	f894 3070 	ldrb.w	r3, [r4, #112]	; 0x70
2000260a:	2b01      	cmp	r3, #1
2000260c:	d11d      	bne.n	2000264a <MSS_I2C_write_read+0xee>
        {
            this_i2c->hw_reg_bit->CTRL_SI = 0u;
2000260e:	69a3      	ldr	r3, [r4, #24]
20002610:	f04f 0200 	mov.w	r2, #0
20002614:	60da      	str	r2, [r3, #12]
            stat_ctrl = this_i2c->hw_reg->STATUS;
20002616:	6963      	ldr	r3, [r4, #20]
20002618:	791b      	ldrb	r3, [r3, #4]
2000261a:	f88d 3007 	strb.w	r3, [sp, #7]
            stat_ctrl = stat_ctrl;  /* Avoids Lint warning */
2000261e:	f89d 3007 	ldrb.w	r3, [sp, #7]
20002622:	f88d 3007 	strb.w	r3, [sp, #7]
            NVIC_ClearPendingIRQ( this_i2c->irqn );
20002626:	8a63      	ldrh	r3, [r4, #18]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20002628:	b21a      	sxth	r2, r3
2000262a:	ea4f 1252 	mov.w	r2, r2, lsr #5
2000262e:	f003 031f 	and.w	r3, r3, #31
20002632:	f04f 0101 	mov.w	r1, #1
20002636:	fa01 f103 	lsl.w	r1, r1, r3
2000263a:	f24e 1300 	movw	r3, #57600	; 0xe100
2000263e:	f2ce 0300 	movt	r3, #57344	; 0xe000
20002642:	f102 0260 	add.w	r2, r2, #96	; 0x60
20002646:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        }

        /* Enable the interrupt. ( Re-enable) */
        NVIC_EnableIRQ( this_i2c->irqn );
2000264a:	8a63      	ldrh	r3, [r4, #18]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
2000264c:	b21a      	sxth	r2, r3
2000264e:	ea4f 1252 	mov.w	r2, r2, lsr #5
20002652:	f003 031f 	and.w	r3, r3, #31
20002656:	f04f 0101 	mov.w	r1, #1
2000265a:	fa01 f103 	lsl.w	r1, r1, r3
2000265e:	f24e 1300 	movw	r3, #57600	; 0xe100
20002662:	f2ce 0300 	movt	r3, #57344	; 0xe000
20002666:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        restore_interrupts( primask );
2000266a:	f7ff fef9 	bl	20002460 <restore_interrupts>
    }
}
2000266e:	b002      	add	sp, #8
20002670:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

20002674 <MSS_I2C_read>:
    uint8_t serial_addr,
    uint8_t * read_buffer,
    uint16_t read_size,
    uint8_t options
)
{
20002674:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20002678:	b082      	sub	sp, #8
2000267a:	4604      	mov	r4, r0
2000267c:	460d      	mov	r5, r1
2000267e:	4616      	mov	r6, r2
20002680:	461f      	mov	r7, r3
20002682:	f89d 8020 	ldrb.w	r8, [sp, #32]
    uint32_t primask;
    volatile uint8_t stat_ctrl;

    ASSERT((this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1));
20002686:	f64a 5378 	movw	r3, #44408	; 0xad78
2000268a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000268e:	4298      	cmp	r0, r3
20002690:	d006      	beq.n	200026a0 <MSS_I2C_read+0x2c>
20002692:	f64a 53ec 	movw	r3, #44524	; 0xadec
20002696:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000269a:	4298      	cmp	r0, r3
2000269c:	d000      	beq.n	200026a0 <MSS_I2C_read+0x2c>
2000269e:	be00      	bkpt	0x0000

    primask = disable_interrupts();
200026a0:	f7ff fed4 	bl	2000244c <disable_interrupts>
    
    /* Update the transaction only when there is no transaction going on I2C */
    if( this_i2c->transaction == NO_TRANSACTION)
200026a4:	7a23      	ldrb	r3, [r4, #8]
200026a6:	b913      	cbnz	r3, 200026ae <MSS_I2C_read+0x3a>
    {
      this_i2c->transaction = MASTER_READ_TRANSACTION;
200026a8:	f04f 0302 	mov.w	r3, #2
200026ac:	7223      	strb	r3, [r4, #8]
    }

    /* Update the Pending transaction information so that transaction can restarted */
    this_i2c->pending_transaction = MASTER_READ_TRANSACTION ;
200026ae:	f04f 0302 	mov.w	r3, #2
200026b2:	f884 3072 	strb.w	r3, [r4, #114]	; 0x72

    /* Update target address */
    this_i2c->target_addr = (uint_fast8_t)serial_addr << 1u;
200026b6:	ea4f 0545 	mov.w	r5, r5, lsl #1
200026ba:	6065      	str	r5, [r4, #4]

    this_i2c->dir = READ_DIR;
200026bc:	f04f 0301 	mov.w	r3, #1
200026c0:	62e3      	str	r3, [r4, #44]	; 0x2c

    this_i2c->master_rx_buffer = read_buffer;
200026c2:	6326      	str	r6, [r4, #48]	; 0x30
    this_i2c->master_rx_size = read_size;
200026c4:	6367      	str	r7, [r4, #52]	; 0x34
    this_i2c->master_rx_idx = 0u;
200026c6:	f04f 0200 	mov.w	r2, #0
200026ca:	63a2      	str	r2, [r4, #56]	; 0x38
    
    /* Set I2C status in progress */
    this_i2c->master_status = MSS_I2C_IN_PROGRESS;
200026cc:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    this_i2c->options = options;
200026d0:	f884 8010 	strb.w	r8, [r4, #16]

    if(MSS_I2C_IN_PROGRESS == this_i2c->slave_status)
200026d4:	f894 305c 	ldrb.w	r3, [r4, #92]	; 0x5c
200026d8:	2b01      	cmp	r3, #1
    {
        this_i2c->is_transaction_pending = 1u;
200026da:	bf0f      	iteee	eq
200026dc:	f884 3071 	strbeq.w	r3, [r4, #113]	; 0x71
    }
    else
    {
        this_i2c->hw_reg_bit->CTRL_STA = 0x01u;
200026e0:	69a3      	ldrne	r3, [r4, #24]
200026e2:	2201      	movne	r2, #1
200026e4:	615a      	strne	r2, [r3, #20]
    /*
     * Clear interrupts if required (depends on repeated starts).
     * Since the Bus is on hold, only then prior status needs to
     * be cleared.
     */
    if ( MSS_I2C_HOLD_BUS == this_i2c->bus_status )
200026e6:	f894 3070 	ldrb.w	r3, [r4, #112]	; 0x70
200026ea:	2b01      	cmp	r3, #1
200026ec:	d11d      	bne.n	2000272a <MSS_I2C_read+0xb6>
    {
        this_i2c->hw_reg_bit->CTRL_SI = 0u;
200026ee:	69a3      	ldr	r3, [r4, #24]
200026f0:	f04f 0200 	mov.w	r2, #0
200026f4:	60da      	str	r2, [r3, #12]
        stat_ctrl = this_i2c->hw_reg->STATUS;
200026f6:	6963      	ldr	r3, [r4, #20]
200026f8:	791b      	ldrb	r3, [r3, #4]
200026fa:	f88d 3007 	strb.w	r3, [sp, #7]
        stat_ctrl = stat_ctrl;  /* Avoids Lint warning */
200026fe:	f89d 3007 	ldrb.w	r3, [sp, #7]
20002702:	f88d 3007 	strb.w	r3, [sp, #7]
        NVIC_ClearPendingIRQ( this_i2c->irqn );
20002706:	8a63      	ldrh	r3, [r4, #18]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20002708:	b21a      	sxth	r2, r3
2000270a:	ea4f 1252 	mov.w	r2, r2, lsr #5
2000270e:	f003 031f 	and.w	r3, r3, #31
20002712:	f04f 0101 	mov.w	r1, #1
20002716:	fa01 f103 	lsl.w	r1, r1, r3
2000271a:	f24e 1300 	movw	r3, #57600	; 0xe100
2000271e:	f2ce 0300 	movt	r3, #57344	; 0xe000
20002722:	f102 0260 	add.w	r2, r2, #96	; 0x60
20002726:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    }
    
    /* Enable the interrupt. ( Re-enable) */
    NVIC_EnableIRQ( this_i2c->irqn );
2000272a:	8a63      	ldrh	r3, [r4, #18]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
2000272c:	b21a      	sxth	r2, r3
2000272e:	ea4f 1252 	mov.w	r2, r2, lsr #5
20002732:	f003 031f 	and.w	r3, r3, #31
20002736:	f04f 0101 	mov.w	r1, #1
2000273a:	fa01 f103 	lsl.w	r1, r1, r3
2000273e:	f24e 1300 	movw	r3, #57600	; 0xe100
20002742:	f2ce 0300 	movt	r3, #57344	; 0xe000
20002746:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    restore_interrupts( primask );
2000274a:	f7ff fe89 	bl	20002460 <restore_interrupts>
}
2000274e:	b002      	add	sp, #8
20002750:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

20002754 <MSS_I2C_write>:
    uint8_t serial_addr,
    const uint8_t * write_buffer,
    uint16_t write_size,
    uint8_t options
)
{
20002754:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20002758:	b082      	sub	sp, #8
2000275a:	4604      	mov	r4, r0
2000275c:	460d      	mov	r5, r1
2000275e:	4616      	mov	r6, r2
20002760:	461f      	mov	r7, r3
20002762:	f89d 8020 	ldrb.w	r8, [sp, #32]
    uint32_t primask;
    volatile uint8_t stat_ctrl;

    ASSERT((this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1));
20002766:	f64a 5378 	movw	r3, #44408	; 0xad78
2000276a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000276e:	4298      	cmp	r0, r3
20002770:	d006      	beq.n	20002780 <MSS_I2C_write+0x2c>
20002772:	f64a 53ec 	movw	r3, #44524	; 0xadec
20002776:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000277a:	4298      	cmp	r0, r3
2000277c:	d000      	beq.n	20002780 <MSS_I2C_write+0x2c>
2000277e:	be00      	bkpt	0x0000

    primask = disable_interrupts();
20002780:	f7ff fe64 	bl	2000244c <disable_interrupts>

    /* Update the transaction only when there is no transaction going on I2C */
    if( this_i2c->transaction == NO_TRANSACTION)
20002784:	7a23      	ldrb	r3, [r4, #8]
20002786:	b913      	cbnz	r3, 2000278e <MSS_I2C_write+0x3a>
    {
      this_i2c->transaction = MASTER_WRITE_TRANSACTION;
20002788:	f04f 0301 	mov.w	r3, #1
2000278c:	7223      	strb	r3, [r4, #8]
    }

    /* Update the Pending transaction information so that transaction can restarted */
    this_i2c->pending_transaction = MASTER_WRITE_TRANSACTION ;
2000278e:	f04f 0301 	mov.w	r3, #1
20002792:	f884 3072 	strb.w	r3, [r4, #114]	; 0x72

    /* Update target address */
    this_i2c->target_addr = (uint_fast8_t)serial_addr << 1u;
20002796:	fa05 f503 	lsl.w	r5, r5, r3
2000279a:	6065      	str	r5, [r4, #4]

    this_i2c->dir = WRITE_DIR;
2000279c:	f04f 0200 	mov.w	r2, #0
200027a0:	62e2      	str	r2, [r4, #44]	; 0x2c

    this_i2c->master_tx_buffer = write_buffer;
200027a2:	6226      	str	r6, [r4, #32]
    this_i2c->master_tx_size = write_size;
200027a4:	6267      	str	r7, [r4, #36]	; 0x24
    this_i2c->master_tx_idx = 0u;
200027a6:	62a2      	str	r2, [r4, #40]	; 0x28

    /* Set I2C status in progress */
    this_i2c->master_status = MSS_I2C_IN_PROGRESS;
200027a8:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    this_i2c->options = options;
200027ac:	f884 8010 	strb.w	r8, [r4, #16]

    if(MSS_I2C_IN_PROGRESS == this_i2c->slave_status)
200027b0:	f894 305c 	ldrb.w	r3, [r4, #92]	; 0x5c
200027b4:	2b01      	cmp	r3, #1
    {
        this_i2c->is_transaction_pending = 1u;
200027b6:	bf0f      	iteee	eq
200027b8:	f884 3071 	strbeq.w	r3, [r4, #113]	; 0x71
    }
    else
    {
        this_i2c->hw_reg_bit->CTRL_STA = 0x01u;
200027bc:	69a3      	ldrne	r3, [r4, #24]
200027be:	2201      	movne	r2, #1
200027c0:	615a      	strne	r2, [r3, #20]
    /*
     * Clear interrupts if required (depends on repeated starts).
     * Since the Bus is on hold, only then prior status needs to
     * be cleared.
     */
    if ( MSS_I2C_HOLD_BUS == this_i2c->bus_status )
200027c2:	f894 3070 	ldrb.w	r3, [r4, #112]	; 0x70
200027c6:	2b01      	cmp	r3, #1
200027c8:	d11d      	bne.n	20002806 <MSS_I2C_write+0xb2>
    {
        this_i2c->hw_reg_bit->CTRL_SI = 0u;
200027ca:	69a3      	ldr	r3, [r4, #24]
200027cc:	f04f 0200 	mov.w	r2, #0
200027d0:	60da      	str	r2, [r3, #12]
        stat_ctrl = this_i2c->hw_reg->STATUS;
200027d2:	6963      	ldr	r3, [r4, #20]
200027d4:	791b      	ldrb	r3, [r3, #4]
200027d6:	f88d 3007 	strb.w	r3, [sp, #7]
        stat_ctrl = stat_ctrl;  /* Avoids Lint warning */
200027da:	f89d 3007 	ldrb.w	r3, [sp, #7]
200027de:	f88d 3007 	strb.w	r3, [sp, #7]
        NVIC_ClearPendingIRQ( this_i2c->irqn );
200027e2:	8a63      	ldrh	r3, [r4, #18]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
200027e4:	b21a      	sxth	r2, r3
200027e6:	ea4f 1252 	mov.w	r2, r2, lsr #5
200027ea:	f003 031f 	and.w	r3, r3, #31
200027ee:	f04f 0101 	mov.w	r1, #1
200027f2:	fa01 f103 	lsl.w	r1, r1, r3
200027f6:	f24e 1300 	movw	r3, #57600	; 0xe100
200027fa:	f2ce 0300 	movt	r3, #57344	; 0xe000
200027fe:	f102 0260 	add.w	r2, r2, #96	; 0x60
20002802:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    }

    /* Enable the interrupt. ( Re-enable) */
    NVIC_EnableIRQ( this_i2c->irqn );
20002806:	8a63      	ldrh	r3, [r4, #18]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
20002808:	b21a      	sxth	r2, r3
2000280a:	ea4f 1252 	mov.w	r2, r2, lsr #5
2000280e:	f003 031f 	and.w	r3, r3, #31
20002812:	f04f 0101 	mov.w	r1, #1
20002816:	fa01 f103 	lsl.w	r1, r1, r3
2000281a:	f24e 1300 	movw	r3, #57600	; 0xe100
2000281e:	f2ce 0300 	movt	r3, #57344	; 0xe000
20002822:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    restore_interrupts( primask );
20002826:	f7ff fe1b 	bl	20002460 <restore_interrupts>
}
2000282a:	b002      	add	sp, #8
2000282c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

20002830 <MSS_I2C_init>:
(
    mss_i2c_instance_t * this_i2c,
    uint8_t ser_address,
    mss_i2c_clock_divider_t ser_clock_speed
)
{
20002830:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20002834:	4604      	mov	r4, r0
20002836:	460e      	mov	r6, r1
20002838:	4615      	mov	r5, r2
    uint32_t primask;
    uint_fast16_t clock_speed = (uint_fast16_t)ser_clock_speed;
    
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
2000283a:	f64a 5378 	movw	r3, #44408	; 0xad78
2000283e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002842:	4298      	cmp	r0, r3
20002844:	d007      	beq.n	20002856 <MSS_I2C_init+0x26>
20002846:	f64a 53ec 	movw	r3, #44524	; 0xadec
2000284a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000284e:	4298      	cmp	r0, r3
20002850:	d04f      	beq.n	200028f2 <MSS_I2C_init+0xc2>
20002852:	be00      	bkpt	0x0000
20002854:	e04d      	b.n	200028f2 <MSS_I2C_init+0xc2>
     * Initialize all items of the this_i2c data structure to zero. This
     * initializes all state variables to their init value. It relies on
     * the fact that NO_TRANSACTION, I2C_SUCCESS and I2C_RELEASE_BUS all
     * have an actual value of zero.
     */
    primask = disable_interrupts();
20002856:	f7ff fdf9 	bl	2000244c <disable_interrupts>
2000285a:	4607      	mov	r7, r0
    memset(this_i2c, 0, sizeof(mss_i2c_instance_t));
2000285c:	f64a 5878 	movw	r8, #44408	; 0xad78
20002860:	f2c2 0800 	movt	r8, #8192	; 0x2000
20002864:	4640      	mov	r0, r8
20002866:	f04f 0100 	mov.w	r1, #0
2000286a:	f04f 0274 	mov.w	r2, #116	; 0x74
2000286e:	f001 fe8d 	bl	2000458c <memset>
    
    if ( this_i2c == &g_mss_i2c0 )
    {
        this_i2c->irqn = I2C0_IRQn;
20002872:	f04f 030e 	mov.w	r3, #14
20002876:	f8a8 3012 	strh.w	r3, [r8, #18]
        this_i2c->hw_reg = I2C0;
2000287a:	f242 0300 	movw	r3, #8192	; 0x2000
2000287e:	f2c4 0300 	movt	r3, #16384	; 0x4000
20002882:	f8c8 3014 	str.w	r3, [r8, #20]
        this_i2c->hw_reg_bit = I2C0_BITBAND;
20002886:	f240 0300 	movw	r3, #0
2000288a:	f2c4 2304 	movt	r3, #16900	; 0x4204
2000288e:	f8c8 3018 	str.w	r3, [r8, #24]
        
        /* reset I2C0 */
        SYSREG->SOFT_RST_CR |= SYSREG_I2C0_SOFTRESET_MASK;
20002892:	f242 0300 	movw	r3, #8192	; 0x2000
20002896:	f2ce 0304 	movt	r3, #57348	; 0xe004
2000289a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
2000289c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
200028a0:	631a      	str	r2, [r3, #48]	; 0x30
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
200028a2:	f24e 1200 	movw	r2, #57600	; 0xe100
200028a6:	f2ce 0200 	movt	r2, #57344	; 0xe000
200028aa:	f44f 4180 	mov.w	r1, #16384	; 0x4000
200028ae:	f8c2 1180 	str.w	r1, [r2, #384]	; 0x180
        /* Clear any previously pended I2C0 interrupt */
        NVIC_ClearPendingIRQ( I2C0_IRQn );
        /* Take I2C0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_I2C0_SOFTRESET_MASK;
200028b2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
200028b4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
200028b8:	631a      	str	r2, [r3, #48]	; 0x30
        /* Take I2C1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_I2C1_SOFTRESET_MASK;
    }
    
    /* Use same base address for SMBus bitband access */
    this_i2c->hw_smb_reg_bit = (I2C_SMBus_BitBand_TypeDef *)this_i2c->hw_reg_bit;
200028ba:	69a3      	ldr	r3, [r4, #24]
200028bc:	61e3      	str	r3, [r4, #28]

    /* Update Serial address of the device */
    this_i2c->ser_address = (uint_fast8_t)ser_address << 1u;
200028be:	ea4f 0646 	mov.w	r6, r6, lsl #1
200028c2:	6026      	str	r6, [r4, #0]

    this_i2c->hw_reg_bit->CTRL_CR2 = (uint32_t)((clock_speed >> 2u) & 0x01u);
200028c4:	f3c5 0280 	ubfx	r2, r5, #2, #1
200028c8:	61da      	str	r2, [r3, #28]
    this_i2c->hw_reg_bit->CTRL_CR1 = (uint32_t)((clock_speed >> 1u) & 0x01u);
200028ca:	69a3      	ldr	r3, [r4, #24]
200028cc:	f3c5 0240 	ubfx	r2, r5, #1, #1
200028d0:	605a      	str	r2, [r3, #4]
    this_i2c->hw_reg_bit->CTRL_CR0 = (uint32_t)(clock_speed & 0x01u);
200028d2:	69a3      	ldr	r3, [r4, #24]
200028d4:	f005 0501 	and.w	r5, r5, #1
200028d8:	601d      	str	r5, [r3, #0]
    this_i2c->hw_reg->ADDR = (uint8_t)this_i2c->ser_address;
200028da:	6963      	ldr	r3, [r4, #20]
200028dc:	7822      	ldrb	r2, [r4, #0]
200028de:	731a      	strb	r2, [r3, #12]
    this_i2c->hw_reg_bit->CTRL_ENS1 = 0x01u; /* set enable bit */
200028e0:	69a3      	ldr	r3, [r4, #24]
200028e2:	f04f 0201 	mov.w	r2, #1
200028e6:	619a      	str	r2, [r3, #24]
    restore_interrupts( primask );
200028e8:	4638      	mov	r0, r7
200028ea:	f7ff fdb9 	bl	20002460 <restore_interrupts>
}
200028ee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
     * Initialize all items of the this_i2c data structure to zero. This
     * initializes all state variables to their init value. It relies on
     * the fact that NO_TRANSACTION, I2C_SUCCESS and I2C_RELEASE_BUS all
     * have an actual value of zero.
     */
    primask = disable_interrupts();
200028f2:	f7ff fdab 	bl	2000244c <disable_interrupts>
200028f6:	4607      	mov	r7, r0
    memset(this_i2c, 0, sizeof(mss_i2c_instance_t));
200028f8:	4620      	mov	r0, r4
200028fa:	f04f 0100 	mov.w	r1, #0
200028fe:	f04f 0274 	mov.w	r2, #116	; 0x74
20002902:	f001 fe43 	bl	2000458c <memset>
        /* Take I2C0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_I2C0_SOFTRESET_MASK;
    }
    else
    {
        this_i2c->irqn = I2C1_IRQn;
20002906:	f04f 0311 	mov.w	r3, #17
2000290a:	8263      	strh	r3, [r4, #18]
        this_i2c->hw_reg = I2C1;
2000290c:	f242 0300 	movw	r3, #8192	; 0x2000
20002910:	f2c4 0301 	movt	r3, #16385	; 0x4001
20002914:	6163      	str	r3, [r4, #20]
        this_i2c->hw_reg_bit = I2C1_BITBAND;
20002916:	f240 0300 	movw	r3, #0
2000291a:	f2c4 2324 	movt	r3, #16932	; 0x4224
2000291e:	61a3      	str	r3, [r4, #24]
        
        /* reset I2C1 */
        SYSREG->SOFT_RST_CR |= SYSREG_I2C1_SOFTRESET_MASK;
20002920:	f242 0300 	movw	r3, #8192	; 0x2000
20002924:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002928:	6b1a      	ldr	r2, [r3, #48]	; 0x30
2000292a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
2000292e:	631a      	str	r2, [r3, #48]	; 0x30
20002930:	f24e 1200 	movw	r2, #57600	; 0xe100
20002934:	f2ce 0200 	movt	r2, #57344	; 0xe000
20002938:	f44f 3100 	mov.w	r1, #131072	; 0x20000
2000293c:	f8c2 1180 	str.w	r1, [r2, #384]	; 0x180
        /* Clear any previously pended I2C1 interrupt */
        NVIC_ClearPendingIRQ( I2C1_IRQn );
        /* Take I2C1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_I2C1_SOFTRESET_MASK;
20002940:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20002942:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
20002946:	631a      	str	r2, [r3, #48]	; 0x30
20002948:	e7b7      	b.n	200028ba <MSS_I2C_init+0x8a>
2000294a:	bf00      	nop

2000294c <ACE_start_adc>:
void ACE_start_adc
(
	adc_channel_id_t channel_id
)
{
    ACE->ADC0_CONV_CTRL = (uint32_t)((uint32_t)channel_id | START_ADC_CONVERSION);
2000294c:	f040 0080 	orr.w	r0, r0, #128	; 0x80
20002950:	f240 0300 	movw	r3, #0
20002954:	f2c4 0302 	movt	r3, #16386	; 0x4002
20002958:	6518      	str	r0, [r3, #80]	; 0x50
}
2000295a:	4770      	bx	lr

2000295c <ACE_get_adc_result>:
)
{
    uint16_t result = 0u;
    uint32_t data_valid;

    ASSERT( adc_id < NB_OF_ANALOG_MODULES );
2000295c:	2802      	cmp	r0, #2
2000295e:	d903      	bls.n	20002968 <ACE_get_adc_result+0xc>
20002960:	be00      	bkpt	0x0000
20002962:	f04f 0000 	mov.w	r0, #0
20002966:	4770      	bx	lr
    
    if ( adc_id < (uint8_t)NB_OF_ANALOG_MODULES )
    {
        do {
            data_valid = (uint32_t)(*adc_status_reg_lut[adc_id] & ADC_DATAVALID_MASK);
20002968:	f24a 13e0 	movw	r3, #41440	; 0xa1e0
2000296c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002970:	f853 2020 	ldr.w	r2, [r3, r0, lsl #2]
20002974:	6813      	ldr	r3, [r2, #0]
        } while ( !data_valid );
20002976:	f413 5f80 	tst.w	r3, #4096	; 0x1000
2000297a:	d0fb      	beq.n	20002974 <ACE_get_adc_result+0x18>
        
        result = (uint16_t)(*adc_status_reg_lut[adc_id] & ADC_RESULT_MASK);
2000297c:	6810      	ldr	r0, [r2, #0]
2000297e:	ea4f 5000 	mov.w	r0, r0, lsl #20
20002982:	ea4f 5010 	mov.w	r0, r0, lsr #20
    }
    return result;
}
20002986:	4770      	bx	lr

20002988 <ACE_configure_sdd>:
	sdd_id_t            sdd_id,
	sdd_resolution_t    resolution,
    uint8_t             mode,
    sdd_update_method_t sync_update
)
{
20002988:	e92d 01f0 	stmdb	sp!, {r4, r5, r6, r7, r8}
2000298c:	b083      	sub	sp, #12
    ASSERT( sdd_id < NB_OF_SDD );
2000298e:	2802      	cmp	r0, #2
20002990:	d901      	bls.n	20002996 <ACE_configure_sdd+0xe>
20002992:	be00      	bkpt	0x0000
20002994:	e056      	b.n	20002a44 <ACE_configure_sdd+0xbc>
    if ( sdd_id < NB_OF_SDD )
    {
#ifdef SMARTFUSION_060_DEVICE
        const uint8_t sdd_2_quad_lut[NB_OF_SDD] = {0u};
#else	
        const uint8_t sdd_2_quad_lut[NB_OF_SDD] = {0u, 2u, 4u};
20002996:	f24a 15e0 	movw	r5, #41440	; 0xa1e0
2000299a:	f2c2 0500 	movt	r5, #8192	; 0x2000
2000299e:	ac01      	add	r4, sp, #4
200029a0:	68ee      	ldr	r6, [r5, #12]
200029a2:	f824 6b02 	strh.w	r6, [r4], #2
200029a6:	ea4f 4616 	mov.w	r6, r6, lsr #16
200029aa:	7026      	strb	r6, [r4, #0]
        uint32_t saved_pc2_ctrl;
        
        quad_id = sdd_2_quad_lut[sdd_id];
        
        /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
        saved_pc2_ctrl = ACE->PC2_CTRL;
200029ac:	f240 0400 	movw	r4, #0
200029b0:	f2c4 0402 	movt	r4, #16386	; 0x4002
200029b4:	f8d4 70c8 	ldr.w	r7, [r4, #200]	; 0xc8
        ACE->PC2_CTRL = 0u;
200029b8:	f04f 0600 	mov.w	r6, #0
200029bc:	f8c4 60c8 	str.w	r6, [r4, #200]	; 0xc8
        
        /* Select between voltage/current and RTZ modes.*/
        ACE->ACB_DATA[quad_id].b6 = mode;
200029c0:	f10d 0c08 	add.w	ip, sp, #8
200029c4:	eb0c 0600 	add.w	r6, ip, r0
200029c8:	f816 6c04 	ldrb.w	r6, [r6, #-4]
200029cc:	eb06 0646 	add.w	r6, r6, r6, lsl #1
200029d0:	eb04 1606 	add.w	r6, r4, r6, lsl #4
200029d4:	f506 7c06 	add.w	ip, r6, #536	; 0x218
200029d8:	f88c 2004 	strb.w	r2, [ip, #4]
        if ( (mode & OBD_CHOPPING_MASK) > 0u )
        {
            chopping_mode_idx = 1u;
        }
        ACE->ACB_DATA[quad_id].b4
            = p_mtd_data->odb_trimming[sdd_id][obd_mode_idx][chopping_mode_idx];
200029dc:	f082 0801 	eor.w	r8, r2, #1
200029e0:	f008 0801 	and.w	r8, r8, #1
200029e4:	f3c2 0240 	ubfx	r2, r2, #1, #1
200029e8:	f240 0c10 	movw	ip, #16
200029ec:	f2c6 0c08 	movt	ip, #24584	; 0x6008
200029f0:	eb08 0840 	add.w	r8, r8, r0, lsl #1
200029f4:	eb02 0248 	add.w	r2, r2, r8, lsl #1
200029f8:	4462      	add	r2, ip
200029fa:	f892 2084 	ldrb.w	r2, [r2, #132]	; 0x84
        }
        if ( (mode & OBD_CHOPPING_MASK) > 0u )
        {
            chopping_mode_idx = 1u;
        }
        ACE->ACB_DATA[quad_id].b4
200029fe:	f506 7604 	add.w	r6, r6, #528	; 0x210
20002a02:	7132      	strb	r2, [r6, #4]
            = p_mtd_data->odb_trimming[sdd_id][obd_mode_idx][chopping_mode_idx];
        
        /* Restore SSE PC2 operations since no ACB accesses should take place
         * beyond this point. */
        ACE->PC2_CTRL = saved_pc2_ctrl;
20002a04:	f8c4 70c8 	str.w	r7, [r4, #200]	; 0xc8
    
        /* Set SDD resolution. */
        *dac_ctrl_reg_lut[sdd_id] = (uint32_t)resolution;
20002a08:	eb05 0580 	add.w	r5, r5, r0, lsl #2
20002a0c:	692a      	ldr	r2, [r5, #16]
20002a0e:	6011      	str	r1, [r2, #0]
        
        /* Update SDD value through SSE_DACn_BYTES01. */
        *dac_ctrl_reg_lut[sdd_id] |= SDD_REG_SEL_MASK;
20002a10:	6811      	ldr	r1, [r2, #0]
20002a12:	f041 0140 	orr.w	r1, r1, #64	; 0x40
20002a16:	6011      	str	r1, [r2, #0]
        
        /* Synchronous or individual SDD update. */
        if ( INDIVIDUAL_UPDATE == sync_update )
20002a18:	b92b      	cbnz	r3, 20002a26 <ACE_configure_sdd+0x9e>
        {
            ACE->DAC_SYNC_CTRL &= ~dac_enable_masks_lut[sdd_id];
20002a1a:	6921      	ldr	r1, [r4, #16]
20002a1c:	69ea      	ldr	r2, [r5, #28]
20002a1e:	ea21 0202 	bic.w	r2, r1, r2
20002a22:	6122      	str	r2, [r4, #16]
20002a24:	e00e      	b.n	20002a44 <ACE_configure_sdd+0xbc>
        }
        else
        {
            ACE->DAC_SYNC_CTRL |= dac_enable_masks_lut[sdd_id];
20002a26:	f240 0300 	movw	r3, #0
20002a2a:	f2c4 0302 	movt	r3, #16386	; 0x4002
20002a2e:	6919      	ldr	r1, [r3, #16]
20002a30:	f24a 12e0 	movw	r2, #41440	; 0xa1e0
20002a34:	f2c2 0200 	movt	r2, #8192	; 0x2000
20002a38:	eb02 0080 	add.w	r0, r2, r0, lsl #2
20002a3c:	69c2      	ldr	r2, [r0, #28]
20002a3e:	ea41 0202 	orr.w	r2, r1, r2
20002a42:	611a      	str	r2, [r3, #16]
        }
    }
}
20002a44:	b003      	add	sp, #12
20002a46:	e8bd 01f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8}
20002a4a:	4770      	bx	lr

20002a4c <ACE_enable_sdd>:
void ACE_enable_sdd
(
	sdd_id_t    sdd_id
)
{
    ASSERT( sdd_id < NB_OF_SDD );
20002a4c:	2802      	cmp	r0, #2
20002a4e:	d901      	bls.n	20002a54 <ACE_enable_sdd+0x8>
20002a50:	be00      	bkpt	0x0000
20002a52:	4770      	bx	lr
    
    if ( sdd_id < NB_OF_SDD )
    {
        *dac_ctrl_reg_lut[sdd_id] |= SDD_ENABLE_MASK;
20002a54:	f24a 13e0 	movw	r3, #41440	; 0xa1e0
20002a58:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002a5c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
20002a60:	6903      	ldr	r3, [r0, #16]
20002a62:	681a      	ldr	r2, [r3, #0]
20002a64:	f042 0220 	orr.w	r2, r2, #32
20002a68:	601a      	str	r2, [r3, #0]
20002a6a:	4770      	bx	lr

20002a6c <ACE_disable_sdd>:
void ACE_disable_sdd
(
	sdd_id_t    sdd_id
)
{
    ASSERT( sdd_id < NB_OF_SDD );
20002a6c:	2802      	cmp	r0, #2
20002a6e:	d901      	bls.n	20002a74 <ACE_disable_sdd+0x8>
20002a70:	be00      	bkpt	0x0000
20002a72:	4770      	bx	lr
    
    if ( sdd_id < NB_OF_SDD )
    {
        *dac_ctrl_reg_lut[sdd_id] &= ~SDD_ENABLE_MASK;
20002a74:	f24a 13e0 	movw	r3, #41440	; 0xa1e0
20002a78:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002a7c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
20002a80:	6903      	ldr	r3, [r0, #16]
20002a82:	681a      	ldr	r2, [r3, #0]
20002a84:	f022 0220 	bic.w	r2, r2, #32
20002a88:	601a      	str	r2, [r3, #0]
20002a8a:	4770      	bx	lr

20002a8c <ACE_set_sdd_value>:
(
	sdd_id_t    sdd_id,
	uint32_t    sdd_value
)
{
    ASSERT( sdd_id < NB_OF_SDD );
20002a8c:	2802      	cmp	r0, #2
20002a8e:	d901      	bls.n	20002a94 <ACE_set_sdd_value+0x8>
20002a90:	be00      	bkpt	0x0000
20002a92:	4770      	bx	lr
    
    if ( sdd_id < NB_OF_SDD )
    {
        *dac_byte2_reg_lut[sdd_id] = sdd_value >> 16;
20002a94:	f24a 13e0 	movw	r3, #41440	; 0xa1e0
20002a98:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002a9c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
20002aa0:	6a83      	ldr	r3, [r0, #40]	; 0x28
20002aa2:	ea4f 4211 	mov.w	r2, r1, lsr #16
20002aa6:	601a      	str	r2, [r3, #0]
        *dac_byte01_reg_lut[sdd_id] = sdd_value;
20002aa8:	6b43      	ldr	r3, [r0, #52]	; 0x34
20002aaa:	6019      	str	r1, [r3, #0]
20002aac:	4770      	bx	lr
20002aae:	bf00      	nop

20002ab0 <ACE_set_sdd_value_sync>:
(
    uint32_t sdd0_value,
    uint32_t sdd1_value,
    uint32_t sdd2_value
)
{
20002ab0:	b430      	push	{r4, r5}
    uint32_t dac_sync_ctrl;
    
    dac_sync_ctrl = ACE->DAC_SYNC_CTRL;
20002ab2:	f240 0300 	movw	r3, #0
20002ab6:	f2c4 0302 	movt	r3, #16386	; 0x4002
20002aba:	691b      	ldr	r3, [r3, #16]
    
    if ( SDD_NO_UPDATE != sdd0_value )
20002abc:	f1b0 3fff 	cmp.w	r0, #4294967295
20002ac0:	d00a      	beq.n	20002ad8 <ACE_set_sdd_value_sync+0x28>
    {
        ACE->DAC0_BYTE2 = sdd0_value >> 16;
20002ac2:	ea4f 4510 	mov.w	r5, r0, lsr #16
20002ac6:	f240 0400 	movw	r4, #0
20002aca:	f2c4 0402 	movt	r4, #16386	; 0x4002
20002ace:	66e5      	str	r5, [r4, #108]	; 0x6c
        ACE->SSE_DAC0_BYTES01 = sdd0_value;
20002ad0:	f8c4 0500 	str.w	r0, [r4, #1280]	; 0x500
        dac_sync_ctrl |= DAC0_SYNC_UPDATE;
20002ad4:	f043 0301 	orr.w	r3, r3, #1
    }

    if ( SDD_NO_UPDATE != sdd1_value )
20002ad8:	f1b1 3fff 	cmp.w	r1, #4294967295
20002adc:	d00b      	beq.n	20002af6 <ACE_set_sdd_value_sync+0x46>
    {
        ACE->DAC1_BYTE2 = sdd1_value >> 16;
20002ade:	ea4f 4411 	mov.w	r4, r1, lsr #16
20002ae2:	f240 0000 	movw	r0, #0
20002ae6:	f2c4 0002 	movt	r0, #16386	; 0x4002
20002aea:	f8c0 40ac 	str.w	r4, [r0, #172]	; 0xac
        ACE->SSE_DAC1_BYTES01 = sdd1_value;
20002aee:	f8c0 1504 	str.w	r1, [r0, #1284]	; 0x504
        dac_sync_ctrl |= DAC1_SYNC_UPDATE;
20002af2:	f043 0302 	orr.w	r3, r3, #2
    }

    if ( SDD_NO_UPDATE != sdd2_value )
20002af6:	f1b2 3fff 	cmp.w	r2, #4294967295
20002afa:	d00f      	beq.n	20002b1c <ACE_set_sdd_value_sync+0x6c>
    {
        ACE->DAC2_BYTE2 = sdd2_value >> 16;
20002afc:	ea4f 4012 	mov.w	r0, r2, lsr #16
20002b00:	f240 0100 	movw	r1, #0
20002b04:	f2c4 0102 	movt	r1, #16386	; 0x4002
20002b08:	f8c1 00ec 	str.w	r0, [r1, #236]	; 0xec
        ACE->DAC2_BYTE1 = sdd2_value >> 8;
20002b0c:	ea4f 2012 	mov.w	r0, r2, lsr #8
20002b10:	f8c1 00e8 	str.w	r0, [r1, #232]	; 0xe8
        ACE->SSE_DAC2_BYTES01 = sdd2_value;
20002b14:	f8c1 2508 	str.w	r2, [r1, #1288]	; 0x508
        dac_sync_ctrl |= DAC2_SYNC_UPDATE;
20002b18:	f043 0304 	orr.w	r3, r3, #4
    }
    
    ACE->DAC_SYNC_CTRL = dac_sync_ctrl;
20002b1c:	f240 0200 	movw	r2, #0
20002b20:	f2c4 0202 	movt	r2, #16386	; 0x4002
20002b24:	6113      	str	r3, [r2, #16]
}
20002b26:	bc30      	pop	{r4, r5}
20002b28:	4770      	bx	lr
20002b2a:	bf00      	nop

20002b2c <ACE_set_comp_reference>:
void ACE_set_comp_reference
(
    comparator_id_t     comp_id,
    comp_reference_t    reference
)
{
20002b2c:	b410      	push	{r4}
    uint8_t scb_id;
    uint32_t odd;
    
    odd = (uint32_t)comp_id & 0x01u;
20002b2e:	f000 0301 	and.w	r3, r0, #1
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
20002b32:	2809      	cmp	r0, #9
20002b34:	d900      	bls.n	20002b38 <ACE_set_comp_reference+0xc>
20002b36:	be00      	bkpt	0x0000
    ASSERT( reference < NB_OF_COMP_REF );
20002b38:	2903      	cmp	r1, #3
20002b3a:	d900      	bls.n	20002b3e <ACE_set_comp_reference+0x12>
20002b3c:	be00      	bkpt	0x0000
    ASSERT( odd );    /* Only Temperature block comparators have configurable reference input. */
20002b3e:	b903      	cbnz	r3, 20002b42 <ACE_set_comp_reference+0x16>
20002b40:	be00      	bkpt	0x0000
    
    if ( (comp_id < NB_OF_COMPARATORS) && (reference < NB_OF_COMP_REF) && (odd) )
20002b42:	2903      	cmp	r1, #3
20002b44:	bf8c      	ite	hi
20002b46:	2200      	movhi	r2, #0
20002b48:	2201      	movls	r2, #1
20002b4a:	2809      	cmp	r0, #9
20002b4c:	bf8c      	ite	hi
20002b4e:	2200      	movhi	r2, #0
20002b50:	f002 0201 	andls.w	r2, r2, #1
20002b54:	2a00      	cmp	r2, #0
20002b56:	d035      	beq.n	20002bc4 <ACE_set_comp_reference+0x98>
20002b58:	2b00      	cmp	r3, #0
20002b5a:	d033      	beq.n	20002bc4 <ACE_set_comp_reference+0x98>
    {
        uint32_t saved_pc2_ctrl;
        
        scb_id = comp_id_2_scb_lut[comp_id];
20002b5c:	f24a 13e0 	movw	r3, #41440	; 0xa1e0
20002b60:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002b64:	4418      	add	r0, r3
20002b66:	f890 2040 	ldrb.w	r2, [r0, #64]	; 0x40
        
        /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
        saved_pc2_ctrl = ACE->PC2_CTRL;
20002b6a:	f240 0300 	movw	r3, #0
20002b6e:	f2c4 0302 	movt	r3, #16386	; 0x4002
20002b72:	f8d3 00c8 	ldr.w	r0, [r3, #200]	; 0xc8
        ACE->PC2_CTRL = 0u;
20002b76:	f04f 0400 	mov.w	r4, #0
20002b7a:	f8c3 40c8 	str.w	r4, [r3, #200]	; 0xc8
    
        if ( ADC_IN_COMP_REF == reference )
20002b7e:	2903      	cmp	r1, #3
        {
            ACE->ACB_DATA[scb_id].b10 &= (uint8_t)~B10_COMP_VREF_SW_MASK;
20002b80:	eb02 0242 	add.w	r2, r2, r2, lsl #1
20002b84:	ea4f 1202 	mov.w	r2, r2, lsl #4
20002b88:	f240 2328 	movw	r3, #552	; 0x228
20002b8c:	f2c4 0302 	movt	r3, #16386	; 0x4002
20002b90:	4413      	add	r3, r2
20002b92:	791a      	ldrb	r2, [r3, #4]
        
        /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
        saved_pc2_ctrl = ACE->PC2_CTRL;
        ACE->PC2_CTRL = 0u;
    
        if ( ADC_IN_COMP_REF == reference )
20002b94:	d107      	bne.n	20002ba6 <ACE_set_comp_reference+0x7a>
        {
            ACE->ACB_DATA[scb_id].b10 &= (uint8_t)~B10_COMP_VREF_SW_MASK;
20002b96:	f002 02df 	and.w	r2, r2, #223	; 0xdf
20002b9a:	711a      	strb	r2, [r3, #4]
            ACE->ACB_DATA[scb_id].b11 &= (uint8_t)~B11_DAC_MUXSEL_MASK;
20002b9c:	7a1a      	ldrb	r2, [r3, #8]
20002b9e:	f002 02fc 	and.w	r2, r2, #252	; 0xfc
20002ba2:	721a      	strb	r2, [r3, #8]
20002ba4:	e008      	b.n	20002bb8 <ACE_set_comp_reference+0x8c>
        }
        else
        {
            ACE->ACB_DATA[scb_id].b10 |= (uint8_t)B10_COMP_VREF_SW_MASK;
20002ba6:	f042 0220 	orr.w	r2, r2, #32
20002baa:	711a      	strb	r2, [r3, #4]
            ACE->ACB_DATA[scb_id].b11 = (ACE->ACB_DATA[scb_id].b11 & (uint8_t)~B11_DAC_MUXSEL_MASK) + (uint8_t)reference;
20002bac:	7a1a      	ldrb	r2, [r3, #8]
20002bae:	f002 02fc 	and.w	r2, r2, #252	; 0xfc
20002bb2:	4411      	add	r1, r2
20002bb4:	b2c9      	uxtb	r1, r1
20002bb6:	7219      	strb	r1, [r3, #8]
        }
    
        /* Restore SSE PC2 operations since no ACB accesses should take place
         * beyond this point. */
        ACE->PC2_CTRL = saved_pc2_ctrl;
20002bb8:	f240 0300 	movw	r3, #0
20002bbc:	f2c4 0302 	movt	r3, #16386	; 0x4002
20002bc0:	f8c3 00c8 	str.w	r0, [r3, #200]	; 0xc8
    }
}
20002bc4:	bc10      	pop	{r4}
20002bc6:	4770      	bx	lr

20002bc8 <ACE_set_comp_hysteresis>:
void ACE_set_comp_hysteresis
(
	comparator_id_t     comp_id,
    comp_hysteresis_t   hysteresis
)
{
20002bc8:	b430      	push	{r4, r5}
    uint8_t scb_id;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
20002bca:	2809      	cmp	r0, #9
20002bcc:	d900      	bls.n	20002bd0 <ACE_set_comp_hysteresis+0x8>
20002bce:	be00      	bkpt	0x0000
    ASSERT( hysteresis < NB_OF_HYSTERESIS );
20002bd0:	2903      	cmp	r1, #3
20002bd2:	d901      	bls.n	20002bd8 <ACE_set_comp_hysteresis+0x10>
20002bd4:	be00      	bkpt	0x0000
20002bd6:	e038      	b.n	20002c4a <ACE_set_comp_hysteresis+0x82>
    
    if ( (comp_id < NB_OF_COMPARATORS) && (hysteresis < NB_OF_HYSTERESIS) )
20002bd8:	2809      	cmp	r0, #9
20002bda:	d836      	bhi.n	20002c4a <ACE_set_comp_hysteresis+0x82>
    {
        uint32_t odd;
        uint32_t saved_pc2_ctrl;
        
        scb_id = comp_id_2_scb_lut[comp_id];
20002bdc:	f24a 13e0 	movw	r3, #41440	; 0xa1e0
20002be0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002be4:	4403      	add	r3, r0
20002be6:	f893 2040 	ldrb.w	r2, [r3, #64]	; 0x40
        odd = (uint32_t)comp_id & 0x01u;
        
        /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
        saved_pc2_ctrl = ACE->PC2_CTRL;
20002bea:	f240 0300 	movw	r3, #0
20002bee:	f2c4 0302 	movt	r3, #16386	; 0x4002
20002bf2:	f8d3 40c8 	ldr.w	r4, [r3, #200]	; 0xc8
        ACE->PC2_CTRL = 0u;
20002bf6:	f04f 0500 	mov.w	r5, #0
20002bfa:	f8c3 50c8 	str.w	r5, [r3, #200]	; 0xc8
    
        if ( odd )
20002bfe:	f010 0f01 	tst.w	r0, #1
        {
            /* Temperature monitor block comparator. */
            ACE->ACB_DATA[scb_id].b10 = (ACE->ACB_DATA[scb_id].b10 & ~HYSTERESIS_MASK) | (uint8_t)((uint8_t)hysteresis << HYSTERESIS_SHIFT);
20002c02:	eb02 0242 	add.w	r2, r2, r2, lsl #1
20002c06:	ea4f 1202 	mov.w	r2, r2, lsl #4
        
        /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
        saved_pc2_ctrl = ACE->PC2_CTRL;
        ACE->PC2_CTRL = 0u;
    
        if ( odd )
20002c0a:	d00c      	beq.n	20002c26 <ACE_set_comp_hysteresis+0x5e>
        {
            /* Temperature monitor block comparator. */
            ACE->ACB_DATA[scb_id].b10 = (ACE->ACB_DATA[scb_id].b10 & ~HYSTERESIS_MASK) | (uint8_t)((uint8_t)hysteresis << HYSTERESIS_SHIFT);
20002c0c:	f240 2328 	movw	r3, #552	; 0x228
20002c10:	f2c4 0302 	movt	r3, #16386	; 0x4002
20002c14:	4413      	add	r3, r2
20002c16:	791a      	ldrb	r2, [r3, #4]
20002c18:	f002 023f 	and.w	r2, r2, #63	; 0x3f
20002c1c:	ea42 1181 	orr.w	r1, r2, r1, lsl #6
20002c20:	b2c9      	uxtb	r1, r1
20002c22:	7119      	strb	r1, [r3, #4]
20002c24:	e00b      	b.n	20002c3e <ACE_set_comp_hysteresis+0x76>
        }
        else
        {
            /* Current monitor block comparator. */
            ACE->ACB_DATA[scb_id].b9 = (ACE->ACB_DATA[scb_id].b9 & ~HYSTERESIS_MASK) | (uint8_t)((uint8_t)hysteresis << HYSTERESIS_SHIFT);
20002c26:	f240 2320 	movw	r3, #544	; 0x220
20002c2a:	f2c4 0302 	movt	r3, #16386	; 0x4002
20002c2e:	4413      	add	r3, r2
20002c30:	7a1a      	ldrb	r2, [r3, #8]
20002c32:	f002 023f 	and.w	r2, r2, #63	; 0x3f
20002c36:	ea42 1181 	orr.w	r1, r2, r1, lsl #6
20002c3a:	b2c9      	uxtb	r1, r1
20002c3c:	7219      	strb	r1, [r3, #8]
        }
        
        /* Restore SSE PC2 operations since no ACB accesses should take place
         * beyond this point. */
        ACE->PC2_CTRL = saved_pc2_ctrl;
20002c3e:	f240 0300 	movw	r3, #0
20002c42:	f2c4 0302 	movt	r3, #16386	; 0x4002
20002c46:	f8c3 40c8 	str.w	r4, [r3, #200]	; 0xc8
    }
}
20002c4a:	bc30      	pop	{r4, r5}
20002c4c:	4770      	bx	lr
20002c4e:	bf00      	nop

20002c50 <ACE_enable_comp>:
 */
void ACE_enable_comp
(
	comparator_id_t comp_id
)
{
20002c50:	b410      	push	{r4}
    uint8_t scb_id;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
20002c52:	2809      	cmp	r0, #9
20002c54:	d901      	bls.n	20002c5a <ACE_enable_comp+0xa>
20002c56:	be00      	bkpt	0x0000
20002c58:	e030      	b.n	20002cbc <ACE_enable_comp+0x6c>
    if ( comp_id < NB_OF_COMPARATORS )
    {
        uint32_t odd;
        uint32_t saved_pc2_ctrl;
        
        scb_id = comp_id_2_scb_lut[comp_id];
20002c5a:	f24a 13e0 	movw	r3, #41440	; 0xa1e0
20002c5e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002c62:	4403      	add	r3, r0
20002c64:	f893 2040 	ldrb.w	r2, [r3, #64]	; 0x40
        odd = (uint32_t)comp_id & 0x01u;
        
        /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
        saved_pc2_ctrl = ACE->PC2_CTRL;
20002c68:	f240 0300 	movw	r3, #0
20002c6c:	f2c4 0302 	movt	r3, #16386	; 0x4002
20002c70:	f8d3 10c8 	ldr.w	r1, [r3, #200]	; 0xc8
        ACE->PC2_CTRL = 0u;
20002c74:	f04f 0400 	mov.w	r4, #0
20002c78:	f8c3 40c8 	str.w	r4, [r3, #200]	; 0xc8
        
        if ( odd )
20002c7c:	f010 0f01 	tst.w	r0, #1
        {
            /* Temperature monitor block comparator. */
            ACE->ACB_DATA[scb_id].b10 |= COMPARATOR_ENABLE_MASK;
20002c80:	eb02 0242 	add.w	r2, r2, r2, lsl #1
20002c84:	ea4f 1202 	mov.w	r2, r2, lsl #4
        
        /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
        saved_pc2_ctrl = ACE->PC2_CTRL;
        ACE->PC2_CTRL = 0u;
        
        if ( odd )
20002c88:	d009      	beq.n	20002c9e <ACE_enable_comp+0x4e>
        {
            /* Temperature monitor block comparator. */
            ACE->ACB_DATA[scb_id].b10 |= COMPARATOR_ENABLE_MASK;
20002c8a:	f240 2328 	movw	r3, #552	; 0x228
20002c8e:	f2c4 0302 	movt	r3, #16386	; 0x4002
20002c92:	4413      	add	r3, r2
20002c94:	791a      	ldrb	r2, [r3, #4]
20002c96:	f042 0210 	orr.w	r2, r2, #16
20002c9a:	711a      	strb	r2, [r3, #4]
20002c9c:	e008      	b.n	20002cb0 <ACE_enable_comp+0x60>
        }
        else
        {
            /* Current monitor block comparator. */
            ACE->ACB_DATA[scb_id].b9 |= COMPARATOR_ENABLE_MASK;
20002c9e:	f240 2320 	movw	r3, #544	; 0x220
20002ca2:	f2c4 0302 	movt	r3, #16386	; 0x4002
20002ca6:	4413      	add	r3, r2
20002ca8:	7a1a      	ldrb	r2, [r3, #8]
20002caa:	f042 0210 	orr.w	r2, r2, #16
20002cae:	721a      	strb	r2, [r3, #8]
        }
        
        /* Restore SSE PC2 operations since no ACB accesses should take place
         * beyond this point. */
        ACE->PC2_CTRL = saved_pc2_ctrl;
20002cb0:	f240 0300 	movw	r3, #0
20002cb4:	f2c4 0302 	movt	r3, #16386	; 0x4002
20002cb8:	f8c3 10c8 	str.w	r1, [r3, #200]	; 0xc8
    }
}
20002cbc:	bc10      	pop	{r4}
20002cbe:	4770      	bx	lr

20002cc0 <ACE_disable_comp>:
 */
void ACE_disable_comp
(
	comparator_id_t comp_id
)
{
20002cc0:	b410      	push	{r4}
    uint8_t scb_id;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
20002cc2:	2809      	cmp	r0, #9
20002cc4:	d901      	bls.n	20002cca <ACE_disable_comp+0xa>
20002cc6:	be00      	bkpt	0x0000
20002cc8:	e030      	b.n	20002d2c <ACE_disable_comp+0x6c>
    if ( comp_id < NB_OF_COMPARATORS )
    {
        uint32_t odd;
        uint32_t saved_pc2_ctrl;
        
        scb_id = comp_id_2_scb_lut[comp_id];
20002cca:	f24a 13e0 	movw	r3, #41440	; 0xa1e0
20002cce:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002cd2:	4403      	add	r3, r0
20002cd4:	f893 2040 	ldrb.w	r2, [r3, #64]	; 0x40
        odd = (uint32_t)comp_id & 0x01u;
        
        /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
        saved_pc2_ctrl = ACE->PC2_CTRL;
20002cd8:	f240 0300 	movw	r3, #0
20002cdc:	f2c4 0302 	movt	r3, #16386	; 0x4002
20002ce0:	f8d3 10c8 	ldr.w	r1, [r3, #200]	; 0xc8
        ACE->PC2_CTRL = 0u;
20002ce4:	f04f 0400 	mov.w	r4, #0
20002ce8:	f8c3 40c8 	str.w	r4, [r3, #200]	; 0xc8
        
        if ( odd )
20002cec:	f010 0f01 	tst.w	r0, #1
        {
            /* Temperature monitor block comparator. */
            ACE->ACB_DATA[scb_id].b10 &= (uint8_t)~COMPARATOR_ENABLE_MASK;
20002cf0:	eb02 0242 	add.w	r2, r2, r2, lsl #1
20002cf4:	ea4f 1202 	mov.w	r2, r2, lsl #4
        
        /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
        saved_pc2_ctrl = ACE->PC2_CTRL;
        ACE->PC2_CTRL = 0u;
        
        if ( odd )
20002cf8:	d009      	beq.n	20002d0e <ACE_disable_comp+0x4e>
        {
            /* Temperature monitor block comparator. */
            ACE->ACB_DATA[scb_id].b10 &= (uint8_t)~COMPARATOR_ENABLE_MASK;
20002cfa:	f240 2328 	movw	r3, #552	; 0x228
20002cfe:	f2c4 0302 	movt	r3, #16386	; 0x4002
20002d02:	4413      	add	r3, r2
20002d04:	791a      	ldrb	r2, [r3, #4]
20002d06:	f002 02ef 	and.w	r2, r2, #239	; 0xef
20002d0a:	711a      	strb	r2, [r3, #4]
20002d0c:	e008      	b.n	20002d20 <ACE_disable_comp+0x60>
        }
        else
        {
            /* Current monitor block comparator. */
            ACE->ACB_DATA[scb_id].b9 &= (uint8_t)~COMPARATOR_ENABLE_MASK;
20002d0e:	f240 2320 	movw	r3, #544	; 0x220
20002d12:	f2c4 0302 	movt	r3, #16386	; 0x4002
20002d16:	4413      	add	r3, r2
20002d18:	7a1a      	ldrb	r2, [r3, #8]
20002d1a:	f002 02ef 	and.w	r2, r2, #239	; 0xef
20002d1e:	721a      	strb	r2, [r3, #8]
        }
        
        /* Restore SSE PC2 operations since no ACB accesses should take place
         * beyond this point. */
        ACE->PC2_CTRL = saved_pc2_ctrl;
20002d20:	f240 0300 	movw	r3, #0
20002d24:	f2c4 0302 	movt	r3, #16386	; 0x4002
20002d28:	f8c3 10c8 	str.w	r1, [r3, #200]	; 0xc8
    }
}
20002d2c:	bc10      	pop	{r4}
20002d2e:	4770      	bx	lr

20002d30 <ACE_enable_comp_rise_irq>:
void ACE_enable_comp_rise_irq
(
	comparator_id_t comp_id
)
{
    ASSERT( comp_id < NB_OF_COMPARATORS );
20002d30:	2809      	cmp	r0, #9
20002d32:	d900      	bls.n	20002d36 <ACE_enable_comp_rise_irq+0x6>
20002d34:	be00      	bkpt	0x0000
    
    ACE->COMP_IRQ_EN |= (uint32_t)(FIRST_RISE_IRQ_MASK << (uint32_t)comp_id);
20002d36:	f241 2300 	movw	r3, #4608	; 0x1200
20002d3a:	f2c4 0302 	movt	r3, #16386	; 0x4002
20002d3e:	f853 2f0c 	ldr.w	r2, [r3, #12]!
20002d42:	f44f 5180 	mov.w	r1, #4096	; 0x1000
20002d46:	fa01 f000 	lsl.w	r0, r1, r0
20002d4a:	ea40 0002 	orr.w	r0, r0, r2
20002d4e:	6018      	str	r0, [r3, #0]
}
20002d50:	4770      	bx	lr
20002d52:	bf00      	nop

20002d54 <ACE_disable_comp_rise_irq>:
 */
void ACE_disable_comp_rise_irq
(
	comparator_id_t comp_id
)
{
20002d54:	b082      	sub	sp, #8
    volatile uint32_t dummy_read;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
20002d56:	2809      	cmp	r0, #9
20002d58:	d900      	bls.n	20002d5c <ACE_disable_comp_rise_irq+0x8>
20002d5a:	be00      	bkpt	0x0000
    
    ACE->COMP_IRQ_EN &= ~(FIRST_RISE_IRQ_MASK << (uint32_t)comp_id);
20002d5c:	f241 2300 	movw	r3, #4608	; 0x1200
20002d60:	f2c4 0302 	movt	r3, #16386	; 0x4002
20002d64:	f853 2f0c 	ldr.w	r2, [r3, #12]!
20002d68:	f44f 5180 	mov.w	r1, #4096	; 0x1000
20002d6c:	fa01 f000 	lsl.w	r0, r1, r0
20002d70:	ea22 0000 	bic.w	r0, r2, r0
20002d74:	6018      	str	r0, [r3, #0]
    /*
     * Ensure that the posted write to the COMP_IRQ_EN register completed before
     * returning from this function. Not doing this may result in the interrupt
     * only being disabled some time after this function returns.
     */
    dummy_read = ACE->COMP_IRQ_EN;
20002d76:	681b      	ldr	r3, [r3, #0]
20002d78:	9301      	str	r3, [sp, #4]
    ++dummy_read;
20002d7a:	9b01      	ldr	r3, [sp, #4]
20002d7c:	f103 0301 	add.w	r3, r3, #1
20002d80:	9301      	str	r3, [sp, #4]
}
20002d82:	b002      	add	sp, #8
20002d84:	4770      	bx	lr
20002d86:	bf00      	nop

20002d88 <ACE_clear_comp_rise_irq>:
 */
void ACE_clear_comp_rise_irq
(
	comparator_id_t comp_id
)
{
20002d88:	b082      	sub	sp, #8
    volatile uint32_t dummy_read;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
20002d8a:	2809      	cmp	r0, #9
20002d8c:	d900      	bls.n	20002d90 <ACE_clear_comp_rise_irq+0x8>
20002d8e:	be00      	bkpt	0x0000
    
    ACE->COMP_IRQ_CLR |= (FIRST_RISE_IRQ_MASK << (uint32_t)comp_id);
20002d90:	f241 2300 	movw	r3, #4608	; 0x1200
20002d94:	f2c4 0302 	movt	r3, #16386	; 0x4002
20002d98:	f853 2f14 	ldr.w	r2, [r3, #20]!
20002d9c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
20002da0:	fa01 f000 	lsl.w	r0, r1, r0
20002da4:	ea40 0002 	orr.w	r0, r0, r2
20002da8:	6018      	str	r0, [r3, #0]
     * Ensure that the posted write to the COMP_IRQ_CLR register completed before
     * returning from this function. Not doing this may result in the interrupt
     * retriggering if the Cortex-M3 returns from interrupt before the posted
     * write completes.
     */
    dummy_read = ACE->COMP_IRQ_CLR;
20002daa:	681b      	ldr	r3, [r3, #0]
20002dac:	9301      	str	r3, [sp, #4]
    ++dummy_read;
20002dae:	9b01      	ldr	r3, [sp, #4]
20002db0:	f103 0301 	add.w	r3, r3, #1
20002db4:	9301      	str	r3, [sp, #4]
}
20002db6:	b002      	add	sp, #8
20002db8:	4770      	bx	lr
20002dba:	bf00      	nop

20002dbc <ACE_enable_comp_fall_irq>:
void ACE_enable_comp_fall_irq
(
	comparator_id_t comp_id
)
{
    ASSERT( comp_id < NB_OF_COMPARATORS );
20002dbc:	2809      	cmp	r0, #9
20002dbe:	d900      	bls.n	20002dc2 <ACE_enable_comp_fall_irq+0x6>
20002dc0:	be00      	bkpt	0x0000
    
    ACE->COMP_IRQ_EN |= (uint32_t)(FIRST_FALL_IRQ_MASK << (uint32_t)comp_id);
20002dc2:	f241 2300 	movw	r3, #4608	; 0x1200
20002dc6:	f2c4 0302 	movt	r3, #16386	; 0x4002
20002dca:	f853 2f0c 	ldr.w	r2, [r3, #12]!
20002dce:	f04f 0101 	mov.w	r1, #1
20002dd2:	fa01 f000 	lsl.w	r0, r1, r0
20002dd6:	ea40 0002 	orr.w	r0, r0, r2
20002dda:	6018      	str	r0, [r3, #0]
}
20002ddc:	4770      	bx	lr
20002dde:	bf00      	nop

20002de0 <ACE_disable_comp_fall_irq>:
 */
void ACE_disable_comp_fall_irq
(
	comparator_id_t comp_id
)
{
20002de0:	b082      	sub	sp, #8
    volatile uint32_t dummy_read;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
20002de2:	2809      	cmp	r0, #9
20002de4:	d900      	bls.n	20002de8 <ACE_disable_comp_fall_irq+0x8>
20002de6:	be00      	bkpt	0x0000
    
    ACE->COMP_IRQ_EN &= ~(FIRST_FALL_IRQ_MASK << (uint32_t)comp_id);
20002de8:	f241 2300 	movw	r3, #4608	; 0x1200
20002dec:	f2c4 0302 	movt	r3, #16386	; 0x4002
20002df0:	f853 2f0c 	ldr.w	r2, [r3, #12]!
20002df4:	f04f 0101 	mov.w	r1, #1
20002df8:	fa01 f000 	lsl.w	r0, r1, r0
20002dfc:	ea22 0000 	bic.w	r0, r2, r0
20002e00:	6018      	str	r0, [r3, #0]
    /*
     * Ensure that the posted write to the COMP_IRQ_EN register completed before
     * returning from this function. Not doing this may result in the interrupt
     * only being disabled some time after this function returns.
     */
    dummy_read = ACE->COMP_IRQ_EN;
20002e02:	681b      	ldr	r3, [r3, #0]
20002e04:	9301      	str	r3, [sp, #4]
    ++dummy_read;
20002e06:	9b01      	ldr	r3, [sp, #4]
20002e08:	440b      	add	r3, r1
20002e0a:	9301      	str	r3, [sp, #4]
}
20002e0c:	b002      	add	sp, #8
20002e0e:	4770      	bx	lr

20002e10 <ACE_clear_comp_fall_irq>:
 */
void ACE_clear_comp_fall_irq
(
	comparator_id_t comp_id
)
{
20002e10:	b082      	sub	sp, #8
    volatile uint32_t dummy_read;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
20002e12:	2809      	cmp	r0, #9
20002e14:	d900      	bls.n	20002e18 <ACE_clear_comp_fall_irq+0x8>
20002e16:	be00      	bkpt	0x0000
    
    ACE->COMP_IRQ_CLR |= (FIRST_FALL_IRQ_MASK << (uint32_t)comp_id);
20002e18:	f241 2300 	movw	r3, #4608	; 0x1200
20002e1c:	f2c4 0302 	movt	r3, #16386	; 0x4002
20002e20:	f853 2f14 	ldr.w	r2, [r3, #20]!
20002e24:	f04f 0101 	mov.w	r1, #1
20002e28:	fa01 f000 	lsl.w	r0, r1, r0
20002e2c:	ea40 0002 	orr.w	r0, r0, r2
20002e30:	6018      	str	r0, [r3, #0]
     * Ensure that the posted write to the COMP_IRQ_CLR register completed before
     * returning from this function. Not doing this may result in the interrupt
     * retriggering if the Cortex-M3 returns from interrupt before the posted
     * write completes.
     */
    dummy_read = ACE->COMP_IRQ_CLR;
20002e32:	681b      	ldr	r3, [r3, #0]
20002e34:	9301      	str	r3, [sp, #4]
    ++dummy_read;
20002e36:	9b01      	ldr	r3, [sp, #4]
20002e38:	440b      	add	r3, r1
20002e3a:	9301      	str	r3, [sp, #4]
}
20002e3c:	b002      	add	sp, #8
20002e3e:	4770      	bx	lr

20002e40 <ACE_get_comp_status>:
/*-------------------------------------------------------------------------*//**
 * Returns the raw analog quad comparator status.
 */
uint32_t ACE_get_comp_status( void )
{
    return ACE->COMP_IRQ;
20002e40:	f241 2310 	movw	r3, #4624	; 0x1210
20002e44:	f2c4 0302 	movt	r3, #16386	; 0x4002
20002e48:	6818      	ldr	r0, [r3, #0]
}
20002e4a:	4770      	bx	lr

20002e4c <ACE_get_channel_count>:
(
    void
)
{
    return (uint32_t)ACE_NB_OF_INPUT_CHANNELS;
}
20002e4c:	f04f 0002 	mov.w	r0, #2
20002e50:	4770      	bx	lr
20002e52:	bf00      	nop

20002e54 <ACE_get_first_channel>:
    ace_channel_handle_t channel_handle;
    
    channel_handle = (ace_channel_handle_t)0;
    
    return channel_handle;
}
20002e54:	f04f 0000 	mov.w	r0, #0
20002e58:	4770      	bx	lr
20002e5a:	bf00      	nop

20002e5c <ACE_get_next_channel>:
ACE_get_next_channel
(
    ace_channel_handle_t channel_handle
)
{
    ++channel_handle;
20002e5c:	f100 0001 	add.w	r0, r0, #1
    
    if ( channel_handle >= NB_OF_ACE_CHANNEL_HANDLES )
20002e60:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    {
         channel_handle = (ace_channel_handle_t)0;
    }
    
    return channel_handle;
}
20002e64:	2801      	cmp	r0, #1
20002e66:	bf88      	it	hi
20002e68:	2000      	movhi	r0, #0
20002e6a:	4770      	bx	lr

20002e6c <ACE_get_input_channel_handle>:
    uint16_t channel_idx;
    ace_channel_handle_t channel_handle = INVALID_CHANNEL_HANDLE;
    
    for ( channel_idx = 0u;  channel_idx < (uint16_t)ACE_NB_OF_INPUT_CHANNELS; ++channel_idx )
    {
        if ( g_ace_channel_desc_table[channel_idx].signal_id == channel_id )
20002e6c:	f24a 633c 	movw	r3, #42556	; 0xa63c
20002e70:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002e74:	791b      	ldrb	r3, [r3, #4]
20002e76:	4283      	cmp	r3, r0
20002e78:	bf08      	it	eq
20002e7a:	2000      	moveq	r0, #0
20002e7c:	d00b      	beq.n	20002e96 <ACE_get_input_channel_handle+0x2a>
20002e7e:	f24a 633c 	movw	r3, #42556	; 0xa63c
20002e82:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002e86:	7d1b      	ldrb	r3, [r3, #20]
20002e88:	4283      	cmp	r3, r0
20002e8a:	d002      	beq.n	20002e92 <ACE_get_input_channel_handle+0x26>
20002e8c:	f04f 0002 	mov.w	r0, #2
20002e90:	4770      	bx	lr
20002e92:	f04f 0001 	mov.w	r0, #1
        {
            /* channel ID found. */
            channel_handle = (ace_channel_handle_t)channel_idx;
20002e96:	b2c0      	uxtb	r0, r0
            break;
        }
    }
    return channel_handle;
}
20002e98:	4770      	bx	lr
20002e9a:	bf00      	nop

20002e9c <ACE_get_ppe_sample>:
{
    uint16_t sample;
    uint16_t ppe_offset;
    
    ppe_offset = g_ace_channel_desc_table[channel_handle].signal_ppe_offset;
    sample = (uint16_t)(ACE->PPE_RAM_DATA[ppe_offset] >> 16u);
20002e9c:	f24a 633c 	movw	r3, #42556	; 0xa63c
20002ea0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002ea4:	eb03 1300 	add.w	r3, r3, r0, lsl #4
20002ea8:	88da      	ldrh	r2, [r3, #6]
20002eaa:	f240 0300 	movw	r3, #0
20002eae:	f2c4 0302 	movt	r3, #16386	; 0x4002
20002eb2:	f502 62c0 	add.w	r2, r2, #1536	; 0x600
20002eb6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
20002eba:	ea4f 4313 	mov.w	r3, r3, lsr #16
    
    /* Check that the PPE processing did not result into a negative value.*/
    if((sample & 0x8000u) > 0u)
20002ebe:	b218      	sxth	r0, r3
        /* Normalize negative value to zero. */
        sample = 0u;
    }
    
    return sample;
}
20002ec0:	ea23 70e0 	bic.w	r0, r3, r0, asr #31
20002ec4:	4770      	bx	lr
20002ec6:	bf00      	nop

20002ec8 <ACE_get_channel_handle>:
ace_channel_handle_t
ACE_get_channel_handle
(
    const uint8_t * p_sz_channel_name
)
{
20002ec8:	b510      	push	{r4, lr}
20002eca:	4604      	mov	r4, r0
    uint16_t channel_idx;
    ace_channel_handle_t channel_handle = INVALID_CHANNEL_HANDLE;
    
    for ( channel_idx = 0u;  channel_idx < (uint16_t)ACE_NB_OF_INPUT_CHANNELS; ++channel_idx )
    {
        if ( g_ace_channel_desc_table[channel_idx].p_sz_channel_name != 0 )
20002ecc:	f24a 633c 	movw	r3, #42556	; 0xa63c
20002ed0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002ed4:	6819      	ldr	r1, [r3, #0]
20002ed6:	b121      	cbz	r1, 20002ee2 <ACE_get_channel_handle+0x1a>
        {
            int32_t diff;
            diff = strncmp( (const char*)p_sz_channel_name, (const char*)g_ace_channel_desc_table[channel_idx].p_sz_channel_name, (size_t)MAX_CHANNEL_NAME_LENGTH );
20002ed8:	f04f 0210 	mov.w	r2, #16
20002edc:	f001 fbf2 	bl	200046c4 <strncmp>
            if ( 0 == diff )
20002ee0:	b168      	cbz	r0, 20002efe <ACE_get_channel_handle+0x36>
    uint16_t channel_idx;
    ace_channel_handle_t channel_handle = INVALID_CHANNEL_HANDLE;
    
    for ( channel_idx = 0u;  channel_idx < (uint16_t)ACE_NB_OF_INPUT_CHANNELS; ++channel_idx )
    {
        if ( g_ace_channel_desc_table[channel_idx].p_sz_channel_name != 0 )
20002ee2:	f24a 633c 	movw	r3, #42556	; 0xa63c
20002ee6:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002eea:	6919      	ldr	r1, [r3, #16]
20002eec:	b149      	cbz	r1, 20002f02 <ACE_get_channel_handle+0x3a>
        {
            int32_t diff;
            diff = strncmp( (const char*)p_sz_channel_name, (const char*)g_ace_channel_desc_table[channel_idx].p_sz_channel_name, (size_t)MAX_CHANNEL_NAME_LENGTH );
20002eee:	4620      	mov	r0, r4
20002ef0:	f04f 0210 	mov.w	r2, #16
20002ef4:	f001 fbe6 	bl	200046c4 <strncmp>
            if ( 0 == diff )
20002ef8:	b918      	cbnz	r0, 20002f02 <ACE_get_channel_handle+0x3a>
20002efa:	f04f 0001 	mov.w	r0, #1
            {
                /* channel name found. */
                channel_handle = (ace_channel_handle_t)channel_idx;
20002efe:	b2c0      	uxtb	r0, r0
                break;
20002f00:	bd10      	pop	{r4, pc}
20002f02:	f04f 0002 	mov.w	r0, #2
            }
        }
    }
    return channel_handle;
}
20002f06:	bd10      	pop	{r4, pc}

20002f08 <ACE_init>:

/*-------------------------------------------------------------------------*//**
  See "mss_ace.h" for details of how to use this function.
 */
void ACE_init( void )
{
20002f08:	b508      	push	{r3, lr}
    /* Initialize driver's internal data. */
    ace_init_flags();
20002f0a:	f000 fbcd 	bl	200036a8 <ace_init_flags>
    
    /* Initialize the data structures used by conversion functions. */
    ace_init_convert();
20002f0e:	f000 f8fd 	bl	2000310c <ace_init_convert>
}
20002f12:	bd08      	pop	{r3, pc}

20002f14 <__get_PSP>:
uint32_t __get_PSP(void) __attribute__( ( naked ) );
uint32_t __get_PSP(void)
{
  uint32_t result=0;

  __ASM volatile ("MRS %0, psp\n\t" 
20002f14:	f3ef 8009 	mrs	r0, PSP
20002f18:	4600      	mov	r0, r0
20002f1a:	4770      	bx	lr

20002f1c <__set_PSP>:
 * (process stack pointer) Cortex processor register
 */
void __set_PSP(uint32_t topOfProcStack) __attribute__( ( naked ) );
void __set_PSP(uint32_t topOfProcStack)
{
  __ASM volatile ("MSR psp, %0\n\t"
20002f1c:	f380 8809 	msr	PSP, r0
20002f20:	4770      	bx	lr
20002f22:	bf00      	nop

20002f24 <__get_MSP>:
uint32_t __get_MSP(void) __attribute__( ( naked ) );
uint32_t __get_MSP(void)
{
  uint32_t result=0;

  __ASM volatile ("MRS %0, msp\n\t" 
20002f24:	f3ef 8008 	mrs	r0, MSP
20002f28:	4600      	mov	r0, r0
20002f2a:	4770      	bx	lr

20002f2c <__set_MSP>:
 * (main stack pointer) Cortex processor register
 */
void __set_MSP(uint32_t topOfMainStack) __attribute__( ( naked ) );
void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0\n\t"
20002f2c:	f380 8808 	msr	MSP, r0
20002f30:	4770      	bx	lr
20002f32:	bf00      	nop

20002f34 <__get_BASEPRI>:
 */
uint32_t __get_BASEPRI(void)
{
  uint32_t result=0;
  
  __ASM volatile ("MRS %0, basepri_max" : "=r" (result) );
20002f34:	f3ef 8012 	mrs	r0, BASEPRI_MASK
  return(result);
}
20002f38:	4770      	bx	lr
20002f3a:	bf00      	nop

20002f3c <__set_BASEPRI>:
 *
 * Set the base priority register
 */
void __set_BASEPRI(uint32_t value)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (value) );
20002f3c:	f380 8811 	msr	BASEPRI, r0
}
20002f40:	4770      	bx	lr
20002f42:	bf00      	nop

20002f44 <__get_PRIMASK>:
 */
uint32_t __get_PRIMASK(void)
{
  uint32_t result=0;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
20002f44:	f3ef 8010 	mrs	r0, PRIMASK
  return(result);
}
20002f48:	4770      	bx	lr
20002f4a:	bf00      	nop

20002f4c <__set_PRIMASK>:
 *
 * Set the priority mask bit in the priority mask register
 */
void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) );
20002f4c:	f380 8810 	msr	PRIMASK, r0
}
20002f50:	4770      	bx	lr
20002f52:	bf00      	nop

20002f54 <__get_FAULTMASK>:
 */
uint32_t __get_FAULTMASK(void)
{
  uint32_t result=0;
  
  __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
20002f54:	f3ef 8013 	mrs	r0, FAULTMASK
  return(result);
}
20002f58:	4770      	bx	lr
20002f5a:	bf00      	nop

20002f5c <__set_FAULTMASK>:
 *
 * Set the fault mask register
 */
void __set_FAULTMASK(uint32_t faultMask)
{
  __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) );
20002f5c:	f380 8813 	msr	FAULTMASK, r0
}
20002f60:	4770      	bx	lr
20002f62:	bf00      	nop

20002f64 <__get_CONTROL>:
 */
uint32_t __get_CONTROL(void)
{
  uint32_t result=0;

  __ASM volatile ("MRS %0, control" : "=r" (result) );
20002f64:	f3ef 8014 	mrs	r0, CONTROL
  return(result);
}
20002f68:	4770      	bx	lr
20002f6a:	bf00      	nop

20002f6c <__set_CONTROL>:
 *
 * Set the control register
 */
void __set_CONTROL(uint32_t control)
{
  __ASM volatile ("MSR control, %0" : : "r" (control) );
20002f6c:	f380 8814 	msr	CONTROL, r0
}
20002f70:	4770      	bx	lr
20002f72:	bf00      	nop

20002f74 <__REV>:
 */
uint32_t __REV(uint32_t value)
{
  uint32_t result=0;
  
  __ASM volatile ("rev %0, %1" : "=r" (result) : "r" (value) );
20002f74:	ba00      	rev	r0, r0
  return(result);
}
20002f76:	4770      	bx	lr

20002f78 <__REV16>:
 */
uint32_t __REV16(uint16_t value)
{
  uint32_t result=0;
  
  __ASM volatile ("rev16 %0, %1" : "=r" (result) : "r" (value) );
20002f78:	ba40      	rev16	r0, r0
  return(result);
}
20002f7a:	4770      	bx	lr

20002f7c <__REVSH>:
 */
int32_t __REVSH(int16_t value)
{
  uint32_t result=0;
  
  __ASM volatile ("revsh %0, %1" : "=r" (result) : "r" (value) );
20002f7c:	bac0      	revsh	r0, r0
  return(result);
}
20002f7e:	4770      	bx	lr

20002f80 <__RBIT>:
 */
uint32_t __RBIT(uint32_t value)
{
  uint32_t result=0;
  
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
20002f80:	fa90 f0a0 	rbit	r0, r0
   return(result);
}
20002f84:	4770      	bx	lr
20002f86:	bf00      	nop

20002f88 <__LDREXB>:
 */
uint8_t __LDREXB(uint8_t *addr)
{
    uint8_t result=0;
  
   __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) );
20002f88:	e8d0 0f4f 	ldrexb	r0, [r0]
   return(result);
}
20002f8c:	b2c0      	uxtb	r0, r0
20002f8e:	4770      	bx	lr

20002f90 <__LDREXH>:
 */
uint16_t __LDREXH(uint16_t *addr)
{
    uint16_t result=0;
  
   __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) );
20002f90:	e8d0 0f5f 	ldrexh	r0, [r0]
   return(result);
}
20002f94:	b280      	uxth	r0, r0
20002f96:	4770      	bx	lr

20002f98 <__LDREXW>:
 */
uint32_t __LDREXW(uint32_t *addr)
{
    uint32_t result=0;
  
   __ASM volatile ("ldrex %0, [%1]" : "=r" (result) : "r" (addr) );
20002f98:	e850 0f00 	ldrex	r0, [r0]
   return(result);
}
20002f9c:	4770      	bx	lr
20002f9e:	bf00      	nop

20002fa0 <__STREXB>:
 */
uint32_t __STREXB(uint8_t value, uint8_t *addr)
{
   uint32_t result=0;
  
   __ASM volatile ("strexb %0, %2, [%1]" : "=&r" (result) : "r" (addr), "r" (value) );
20002fa0:	e8c1 0f43 	strexb	r3, r0, [r1]
20002fa4:	4618      	mov	r0, r3
   return(result);
}
20002fa6:	4770      	bx	lr

20002fa8 <__STREXH>:
 */
uint32_t __STREXH(uint16_t value, uint16_t *addr)
{
   uint32_t result=0;
  
   __ASM volatile ("strexh %0, %2, [%1]" : "=&r" (result) : "r" (addr), "r" (value) );
20002fa8:	e8c1 0f53 	strexh	r3, r0, [r1]
20002fac:	4618      	mov	r0, r3
   return(result);
}
20002fae:	4770      	bx	lr

20002fb0 <__STREXW>:
 */
uint32_t __STREXW(uint32_t value, uint32_t *addr)
{
   uint32_t result=0;
  
   __ASM volatile ("strex %0, %2, [%1]" : "=r" (result) : "r" (addr), "r" (value) );
20002fb0:	e841 0000 	strex	r0, r0, [r1]
   return(result);
}
20002fb4:	4770      	bx	lr
20002fb6:	bf00      	nop

20002fb8 <SystemInit>:
    /*
     * Do not make use of global variables or make any asumptions regarding
     * memory content if modifying this function. The memory content has not been
     * initialised by the time this function is called by the start-up code.
     */
}
20002fb8:	4770      	bx	lr
20002fba:	bf00      	nop

20002fbc <SystemCoreClockUpdate>:

/***************************************************************************//**
 *
 */
void SystemCoreClockUpdate (void)
{
20002fbc:	b430      	push	{r4, r5}
20002fbe:	b084      	sub	sp, #16
    uint32_t PclkDiv0;
    uint32_t PclkDiv1;
    uint32_t AceDiv;
    uint32_t FabDiv;

    const uint32_t pclk_div_lut[4] = { 1uL, 2uL, 4uL, 1uL };
20002fc0:	f24a 232c 	movw	r3, #41516	; 0xa22c
20002fc4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002fc8:	46ec      	mov	ip, sp
20002fca:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
20002fcc:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

    /* Read PCLK dividers from system registers. Multiply the value read from
     * system register by two to get actual divider value. */
    PclkDiv0 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK0_DIV_SHIFT) & PCLK_DIV_MASK)];
20002fd0:	f242 0300 	movw	r3, #8192	; 0x2000
20002fd4:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002fd8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
20002fda:	f002 020c 	and.w	r2, r2, #12
20002fde:	a904      	add	r1, sp, #16
20002fe0:	440a      	add	r2, r1
20002fe2:	f852 5c10 	ldr.w	r5, [r2, #-16]
    PclkDiv1 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK1_DIV_SHIFT) & PCLK_DIV_MASK)];
20002fe6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
20002fe8:	f3c2 1201 	ubfx	r2, r2, #4, #2
20002fec:	eb01 0282 	add.w	r2, r1, r2, lsl #2
20002ff0:	f852 4c10 	ldr.w	r4, [r2, #-16]
    AceDiv = pclk_div_lut[((SYSREG->MSS_CLK_CR >> ACE_DIV_SHIFT) & PCLK_DIV_MASK)];
20002ff4:	6c9a      	ldr	r2, [r3, #72]	; 0x48
20002ff6:	f3c2 1281 	ubfx	r2, r2, #6, #2
20002ffa:	eb01 0282 	add.w	r2, r1, r2, lsl #2
20002ffe:	f852 0c10 	ldr.w	r0, [r2, #-16]
    {
        /* Compute the FPGA fabric frequency divider. */
        uint32_t obdiv;
        uint32_t obdivhalf;
        
        obdiv = (SYSREG->MSS_CCC_DIV_CR >> OBDIV_SHIFT) & OBDIV_MASK;
20003002:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
        obdivhalf = (SYSREG->MSS_CCC_DIV_CR >> OBDIVHALF_SHIFT) & OBDIVHALF_MASK;
20003004:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
        FabDiv = obdiv + 1uL;
20003006:	f3c1 2104 	ubfx	r1, r1, #8, #5
2000300a:	f101 0101 	add.w	r1, r1, #1
        if ( obdivhalf != 0uL )
2000300e:	f413 5f00 	tst.w	r3, #8192	; 0x2000
        {
            FabDiv = FabDiv * 2uL;
20003012:	bf18      	it	ne
20003014:	0049      	lslne	r1, r1, #1
    
    uint32_t * p_sysboot_key = SYSBOOT_KEY_ADDR;
    uint32_t * p_idcode = IDCODE_LOCATION;
    uint32_t idcode;
	
    idcode = *p_idcode & ~IDCODE_DEV_REV_MASK;
20003016:	f240 2330 	movw	r3, #560	; 0x230
2000301a:	f2c6 0308 	movt	r3, #24584	; 0x6008
2000301e:	681a      	ldr	r2, [r3, #0]
	
    if ( A2F060IFX_ID == idcode )
20003020:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
20003024:	f241 13cf 	movw	r3, #4559	; 0x11cf
20003028:	f2c0 53a1 	movt	r3, #1441	; 0x5a1
2000302c:	429a      	cmp	r2, r3
2000302e:	d105      	bne.n	2000303c <SystemCoreClockUpdate+0x80>
    {
        uint32_t *p_fclk = SYSBOOT_A2F060_FCLK_ADDR;
        fclk = *p_fclk;
20003030:	f64e 732c 	movw	r3, #61228	; 0xef2c
20003034:	f2c6 0301 	movt	r3, #24577	; 0x6001
20003038:	681a      	ldr	r2, [r3, #0]
2000303a:	e028      	b.n	2000308e <SystemCoreClockUpdate+0xd2>
    }
    else if ( SYSBOOT_KEY_VALUE == *p_sysboot_key )
2000303c:	f640 031c 	movw	r3, #2076	; 0x81c
20003040:	f2c6 0308 	movt	r3, #24584	; 0x6008
20003044:	681a      	ldr	r2, [r3, #0]
20003046:	f244 3341 	movw	r3, #17217	; 0x4341
2000304a:	f6c4 4354 	movt	r3, #19540	; 0x4c54
2000304e:	429a      	cmp	r2, r3
20003050:	d11e      	bne.n	20003090 <SystemCoreClockUpdate+0xd4>
    {
        /* Actel system boot programmed, check if it has the FCLK value stored. */
        uint32_t *p_sysboot_version = SYSBOOT_VERSION_ADDR;
        uint32_t sysboot_version = *p_sysboot_version;
20003052:	f640 0340 	movw	r3, #2112	; 0x840
20003056:	f2c6 0308 	movt	r3, #24584	; 0x6008
2000305a:	681a      	ldr	r2, [r3, #0]
        
        sysboot_version &= SYSBOOT_VERSION_MASK;
2000305c:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
        
        if ( sysboot_version >= MIN_SYSBOOT_VERSION )
20003060:	f240 3300 	movw	r3, #768	; 0x300
20003064:	f2c0 0301 	movt	r3, #1
20003068:	429a      	cmp	r2, r3
2000306a:	d911      	bls.n	20003090 <SystemCoreClockUpdate+0xd4>
        {
            /* Handle change of eNVM location of FCLK between 1.3.x and 2.x.x versions of the system boot. */
            if ( sysboot_version < SYSBOOT_VERSION_2_X )
2000306c:	f5b2 3f00 	cmp.w	r2, #131072	; 0x20000
20003070:	d205      	bcs.n	2000307e <SystemCoreClockUpdate+0xc2>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 1.3.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_1_3_FCLK_ADDR;
                fclk = *p_fclk;
20003072:	f241 632c 	movw	r3, #5676	; 0x162c
20003076:	f2c6 0308 	movt	r3, #24584	; 0x6008
2000307a:	681a      	ldr	r2, [r3, #0]
2000307c:	e007      	b.n	2000308e <SystemCoreClockUpdate+0xd2>
            }
            else if ( sysboot_version < MAX_SYSBOOT_VERSION )
2000307e:	f5b2 3f40 	cmp.w	r2, #196608	; 0x30000
20003082:	d205      	bcs.n	20003090 <SystemCoreClockUpdate+0xd4>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 2.x.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_2_x_FCLK_ADDR;
                fclk = *p_fclk;
20003084:	f641 63ac 	movw	r3, #7852	; 0x1eac
20003088:	f2c6 0308 	movt	r3, #24584	; 0x6008
2000308c:	681a      	ldr	r2, [r3, #0]
                fclk = 0uL;
            }
        }
    }
    
    if ( 0uL == fclk )
2000308e:	b922      	cbnz	r2, 2000309a <SystemCoreClockUpdate+0xde>
        /* 
         * Could not retrieve FCLK from system boot configuration data. Fall back
         * to using SMARTFUSION_FCLK_FREQ which must then be defined as part of
         * project settings.
         */
        ASSERT( SMARTFUSION_FCLK_FREQ_DEFINED );
20003090:	be00      	bkpt	0x0000
20003092:	f647 0240 	movw	r2, #30784	; 0x7840
20003096:	f2c0 127d 	movt	r2, #381	; 0x17d
    }
    
    /* Retrieve FCLK from eNVM spare pages if Actel system boot programmed as part of the system. */
    
    /* Read system clock from eNVM spare pages. */
    SystemCoreClock = GetSystemClock();
2000309a:	f24a 631c 	movw	r3, #42524	; 0xa61c
2000309e:	f2c2 0300 	movt	r3, #8192	; 0x2000
200030a2:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK0 = SystemCoreClock / PclkDiv0;
200030a4:	fbb2 f5f5 	udiv	r5, r2, r5
200030a8:	605d      	str	r5, [r3, #4]
    g_FrequencyPCLK1 = SystemCoreClock / PclkDiv1;
200030aa:	fbb2 f4f4 	udiv	r4, r2, r4
200030ae:	609c      	str	r4, [r3, #8]
    g_FrequencyACE = SystemCoreClock / AceDiv;
200030b0:	fbb2 f0f0 	udiv	r0, r2, r0
200030b4:	60d8      	str	r0, [r3, #12]
    g_FrequencyFPGA = SystemCoreClock / FabDiv;
200030b6:	fbb2 f1f1 	udiv	r1, r2, r1
200030ba:	6119      	str	r1, [r3, #16]
    
    /* Keep SystemFrequency as well as SystemCoreClock for legacy reasons. */
    SystemFrequency = SystemCoreClock;
200030bc:	615a      	str	r2, [r3, #20]
}
200030be:	b004      	add	sp, #16
200030c0:	bc30      	pop	{r4, r5}
200030c2:	4770      	bx	lr

200030c4 <ACE_get_channel_type>:
    ace_channel_handle_t    channel_handle
)
{
    channel_type_t channel_type = VOLTAGE;
    
    ASSERT((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS);
200030c4:	2801      	cmp	r0, #1
200030c6:	d903      	bls.n	200030d0 <ACE_get_channel_type+0xc>
200030c8:	be00      	bkpt	0x0000
200030ca:	f04f 0000 	mov.w	r0, #0
200030ce:	4770      	bx	lr
    
    if((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS)
    {
        channel_type = channel_type_lut_h[channel_handle];
200030d0:	f64a 33b0 	movw	r3, #43952	; 0xabb0
200030d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200030d8:	5c18      	ldrb	r0, [r3, r0]
    {
        channel_type = VOLTAGE;
    }
    
    return channel_type;
}
200030da:	4770      	bx	lr

200030dc <ACE_convert_adc_input_to_mV>:
    adc_channel_id_t channel_id;
    uint8_t adc_id;
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    adc_id = (uint8_t)channel_id >> 4u;
    voltage = ( g_ace_adc_config[adc_id].va_ref * (uint32_t)sample_value ) / g_ace_adc_config[adc_id].adc_resolution;
200030dc:	f24a 633c 	movw	r3, #42556	; 0xa63c
200030e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200030e4:	eb03 1300 	add.w	r3, r3, r0, lsl #4
200030e8:	791a      	ldrb	r2, [r3, #4]
200030ea:	ea4f 1212 	mov.w	r2, r2, lsr #4
200030ee:	f24a 6334 	movw	r3, #42548	; 0xa634
200030f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200030f6:	eb03 0082 	add.w	r0, r3, r2, lsl #2
200030fa:	8840      	ldrh	r0, [r0, #2]
200030fc:	fb00 f001 	mul.w	r0, r0, r1
20003100:	f833 3022 	ldrh.w	r3, [r3, r2, lsl #2]
    
    return voltage;
}
20003104:	fbb0 f0f3 	udiv	r0, r0, r3
20003108:	4770      	bx	lr
2000310a:	bf00      	nop

2000310c <ace_init_convert>:

/*-------------------------------------------------------------------------*//**
 *
 */
void ace_init_convert(void)
{
2000310c:	e92d 05f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl}
    uint8_t abps_idx;
    int32_t channel;
    uint32_t saved_pc2_ctrl;
    
    /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
    saved_pc2_ctrl = ACE->PC2_CTRL;
20003110:	f240 0200 	movw	r2, #0
20003114:	f2c4 0202 	movt	r2, #16386	; 0x4002
20003118:	f8d2 50c8 	ldr.w	r5, [r2, #200]	; 0xc8
    ACE->PC2_CTRL = 0u;
2000311c:	f04f 0300 	mov.w	r3, #0
20003120:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8
        uint8_t quad_id;
        uint8_t acb_config_byte;
        uint8_t channel_is_abps2;
        
        quad_id = abps_idx / 2u;
        acb_config_byte = ACE->ACB_DATA[quad_id].b8;
20003124:	4610      	mov	r0, r2
            g_gdec_lut[abps_idx] = (acb_config_byte >> 5u) & 0x03u;
        }
        else
        {
            /* ABPS1 */
            g_gdec_lut[abps_idx] = (acb_config_byte >> 1u) & 0x03u;
20003126:	4c36      	ldr	r4, [pc, #216]	; (20003200 <ace_init_convert+0xf4>)
    int32_t channel;
    uint32_t saved_pc2_ctrl;
    
    /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
    saved_pc2_ctrl = ACE->PC2_CTRL;
    ACE->PC2_CTRL = 0u;
20003128:	b2da      	uxtb	r2, r3
        uint8_t quad_id;
        uint8_t acb_config_byte;
        uint8_t channel_is_abps2;
        
        quad_id = abps_idx / 2u;
        acb_config_byte = ACE->ACB_DATA[quad_id].b8;
2000312a:	ea4f 0152 	mov.w	r1, r2, lsr #1
2000312e:	eb01 0141 	add.w	r1, r1, r1, lsl #1
20003132:	eb00 1101 	add.w	r1, r0, r1, lsl #4
20003136:	f501 7108 	add.w	r1, r1, #544	; 0x220
2000313a:	7909      	ldrb	r1, [r1, #4]
        channel_is_abps2 = abps_idx & 0x01u;
        if(channel_is_abps2)
2000313c:	f012 0f01 	tst.w	r2, #1
        {
            /* ABPS2 */
            g_gdec_lut[abps_idx] = (acb_config_byte >> 5u) & 0x03u;
20003140:	bf14      	ite	ne
20003142:	f3c1 1141 	ubfxne	r1, r1, #5, #2
        }
        else
        {
            /* ABPS1 */
            g_gdec_lut[abps_idx] = (acb_config_byte >> 1u) & 0x03u;
20003146:	f3c1 0141 	ubfxeq	r1, r1, #1, #2
2000314a:	54e1      	strb	r1, [r4, r3]
2000314c:	f103 0301 	add.w	r3, r3, #1
    /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
    saved_pc2_ctrl = ACE->PC2_CTRL;
    ACE->PC2_CTRL = 0u;
    
    /* Populate the g_gdec_lut look-up table. */
    for(abps_idx = 0u; abps_idx < MAX_NB_OF_APBS; ++abps_idx)
20003150:	2b0a      	cmp	r3, #10
20003152:	d1e9      	bne.n	20003128 <ace_init_convert+0x1c>
20003154:	f04f 0300 	mov.w	r3, #0
        uint8_t acb_config_byte;
        adc_channel_id_t channel_id;
        channel_type_t channel_type;
    
        channel_id = g_ace_channel_desc_table[channel].signal_id;
        quad_id = channel_quad_lut[channel_id];
20003158:	f24a 643c 	movw	r4, #42556	; 0xa63c
2000315c:	f2c2 0400 	movt	r4, #8192	; 0x2000
20003160:	f24a 22cc 	movw	r2, #41676	; 0xa2cc
20003164:	f2c2 0200 	movt	r2, #8192	; 0x2000
                channel_type = VOLTAGE;
                break;
                
            case CURRENT_CHANNEL:
                ASSERT( quad_id != INVALID_QUAD_ID );
                acb_config_byte = ACE->ACB_DATA[quad_id].b9;
20003168:	f240 0700 	movw	r7, #0
2000316c:	f2c4 0702 	movt	r7, #16386	; 0x4002
                    channel_type = TEMPERATURE;
                }
                break;
                
            default:
                ASSERT(0);
20003170:	4698      	mov	r8, r3
                break;
            
            case TEMPERATURE_CHANNEL:
                ASSERT( quad_id != INVALID_QUAD_ID );
                acb_config_byte = ACE->ACB_DATA[quad_id].b10;
                if ( acb_config_byte & 0x01u )
20003172:	f04f 0a02 	mov.w	sl, #2
                ASSERT(0);
                channel_type = VOLTAGE;
                break;
        }
        
        channel_type_lut_h[channel] = channel_type;
20003176:	f64a 3cb0 	movw	ip, #43952	; 0xabb0
2000317a:	f2c2 0c00 	movt	ip, #8192	; 0x2000
#define PPE_SAMPLES_RESOLUTION    4095u

/*-------------------------------------------------------------------------*//**
 *
 */
void ace_init_convert(void)
2000317e:	461e      	mov	r6, r3
        uint8_t acb_config_byte;
        adc_channel_id_t channel_id;
        channel_type_t channel_type;
    
        channel_id = g_ace_channel_desc_table[channel].signal_id;
        quad_id = channel_quad_lut[channel_id];
20003180:	eb04 1103 	add.w	r1, r4, r3, lsl #4
20003184:	7909      	ldrb	r1, [r1, #4]
20003186:	5c50      	ldrb	r0, [r2, r1]
        
        switch (channel_type_lut[channel_id])
20003188:	4411      	add	r1, r2
2000318a:	f891 1030 	ldrb.w	r1, [r1, #48]	; 0x30
2000318e:	2901      	cmp	r1, #1
20003190:	d003      	beq.n	2000319a <ace_init_convert+0x8e>
20003192:	b321      	cbz	r1, 200031de <ace_init_convert+0xd2>
20003194:	2902      	cmp	r1, #2
20003196:	d11f      	bne.n	200031d8 <ace_init_convert+0xcc>
20003198:	e00e      	b.n	200031b8 <ace_init_convert+0xac>
            case VOLTAGE_CHANNEL:
                channel_type = VOLTAGE;
                break;
                
            case CURRENT_CHANNEL:
                ASSERT( quad_id != INVALID_QUAD_ID );
2000319a:	28ff      	cmp	r0, #255	; 0xff
2000319c:	d100      	bne.n	200031a0 <ace_init_convert+0x94>
2000319e:	be00      	bkpt	0x0000
                acb_config_byte = ACE->ACB_DATA[quad_id].b9;
200031a0:	eb00 0040 	add.w	r0, r0, r0, lsl #1
200031a4:	eb07 1100 	add.w	r1, r7, r0, lsl #4
200031a8:	f501 7108 	add.w	r1, r1, #544	; 0x220
200031ac:	7a09      	ldrb	r1, [r1, #8]
200031ae:	f081 0101 	eor.w	r1, r1, #1
200031b2:	f001 0101 	and.w	r1, r1, #1
200031b6:	e013      	b.n	200031e0 <ace_init_convert+0xd4>
                    channel_type = CURRENT;
                }
                break;
            
            case TEMPERATURE_CHANNEL:
                ASSERT( quad_id != INVALID_QUAD_ID );
200031b8:	28ff      	cmp	r0, #255	; 0xff
200031ba:	d100      	bne.n	200031be <ace_init_convert+0xb2>
200031bc:	be00      	bkpt	0x0000
                acb_config_byte = ACE->ACB_DATA[quad_id].b10;
200031be:	eb00 0040 	add.w	r0, r0, r0, lsl #1
200031c2:	eb07 1100 	add.w	r1, r7, r0, lsl #4
200031c6:	f501 710a 	add.w	r1, r1, #552	; 0x228
200031ca:	7909      	ldrb	r1, [r1, #4]
                if ( acb_config_byte & 0x01u )
200031cc:	f011 0f01 	tst.w	r1, #1
200031d0:	bf08      	it	eq
200031d2:	4651      	moveq	r1, sl
200031d4:	d004      	beq.n	200031e0 <ace_init_convert+0xd4>
200031d6:	e002      	b.n	200031de <ace_init_convert+0xd2>
                    channel_type = TEMPERATURE;
                }
                break;
                
            default:
                ASSERT(0);
200031d8:	be00      	bkpt	0x0000
200031da:	4641      	mov	r1, r8
200031dc:	e000      	b.n	200031e0 <ace_init_convert+0xd4>
200031de:	4641      	mov	r1, r8
                channel_type = VOLTAGE;
                break;
        }
        
        channel_type_lut_h[channel] = channel_type;
200031e0:	f80c 1006 	strb.w	r1, [ip, r6]
            g_gdec_lut[abps_idx] = (acb_config_byte >> 1u) & 0x03u;
        }
    }
    
    /* Populate the channel_type_lut_h look-up table. */
    for(channel = 0; channel < ACE_NB_OF_INPUT_CHANNELS; ++channel)
200031e4:	f103 0301 	add.w	r3, r3, #1
200031e8:	2b02      	cmp	r3, #2
200031ea:	d1c8      	bne.n	2000317e <ace_init_convert+0x72>
        
        channel_type_lut_h[channel] = channel_type;
    }
    
    /* Restore SSE PC2 operations. */
    ACE->PC2_CTRL = saved_pc2_ctrl;
200031ec:	f240 0300 	movw	r3, #0
200031f0:	f2c4 0302 	movt	r3, #16386	; 0x4002
200031f4:	f8c3 50c8 	str.w	r5, [r3, #200]	; 0xc8
}
200031f8:	e8bd 05f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl}
200031fc:	4770      	bx	lr
200031fe:	bf00      	nop
20003200:	2000abb4 	.word	0x2000abb4

20003204 <ACE_convert_to_mV>:
int32_t ACE_convert_to_mV
(
    ace_channel_handle_t    channel_handle,
    uint16_t                sample_value
)
{
20003204:	b410      	push	{r4}
    int32_t voltage;
    adc_channel_id_t channel_id;
    uint8_t adc_id;
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
20003206:	f24a 633c 	movw	r3, #42556	; 0xa63c
2000320a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000320e:	eb03 1300 	add.w	r3, r3, r0, lsl #4
20003212:	791b      	ldrb	r3, [r3, #4]
    adc_id = (uint8_t)channel_id >> 4u;
20003214:	ea4f 1413 	mov.w	r4, r3, lsr #4
    
    if (NON_ABPS_CHANNEL == abps_channel_lut[channel_id])
20003218:	469c      	mov	ip, r3
2000321a:	f24a 23cc 	movw	r3, #41676	; 0xa2cc
2000321e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003222:	4463      	add	r3, ip
20003224:	f893 3060 	ldrb.w	r3, [r3, #96]	; 0x60
20003228:	2bff      	cmp	r3, #255	; 0xff
2000322a:	d115      	bne.n	20003258 <ACE_convert_to_mV+0x54>
    {
        uint32_t adc_voltage;
        
        adc_voltage = ( g_ace_adc_config[adc_id].va_ref * (uint32_t)sample_value ) / PPE_SAMPLES_RESOLUTION;
        voltage = (int32_t)adc_voltage;
2000322c:	f24a 6334 	movw	r3, #42548	; 0xa634
20003230:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003234:	eb03 0484 	add.w	r4, r3, r4, lsl #2
20003238:	8863      	ldrh	r3, [r4, #2]
2000323a:	fb03 f101 	mul.w	r1, r3, r1
2000323e:	f240 1301 	movw	r3, #257	; 0x101
20003242:	f2c0 0310 	movt	r3, #16
20003246:	fba3 2301 	umull	r2, r3, r3, r1
2000324a:	ebc3 0101 	rsb	r1, r3, r1
2000324e:	eb03 0351 	add.w	r3, r3, r1, lsr #1
20003252:	ea4f 20d3 	mov.w	r0, r3, lsr #11
20003256:	e031      	b.n	200032bc <ACE_convert_to_mV+0xb8>
        apbs_idx = abps_idx_lut[channel_id];
        gdec = g_gdec_lut[apbs_idx];

        sample = (int32_t)sample_value;
        ppe_resolution = (int32_t)PPE_SAMPLES_RESOLUTION;
        gain = (int32_t)apbs_gain_lut[gdec];
20003258:	f64a 30b0 	movw	r0, #43952	; 0xabb0
2000325c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20003260:	f24a 23cc 	movw	r3, #41676	; 0xa2cc
20003264:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003268:	eb0c 0203 	add.w	r2, ip, r3
2000326c:	f892 2090 	ldrb.w	r2, [r2, #144]	; 0x90
20003270:	4410      	add	r0, r2
20003272:	f890 c004 	ldrb.w	ip, [r0, #4]
        range = (int32_t)apbs_range[gdec];
        va_ref = (int32_t)g_ace_adc_config[adc_id].va_ref;
        
        voltage = range - (((ppe_resolution - sample) * (va_ref * gain)) / ppe_resolution);
20003276:	eb03 024c 	add.w	r2, r3, ip, lsl #1
2000327a:	f9b2 00c0 	ldrsh.w	r0, [r2, #192]	; 0xc0
2000327e:	f5c1 617e 	rsb	r1, r1, #4064	; 0xfe0
20003282:	f101 011f 	add.w	r1, r1, #31
20003286:	f24a 6234 	movw	r2, #42548	; 0xa634
2000328a:	f2c2 0200 	movt	r2, #8192	; 0x2000
2000328e:	eb02 0284 	add.w	r2, r2, r4, lsl #2
20003292:	8852      	ldrh	r2, [r2, #2]
20003294:	fb02 f101 	mul.w	r1, r2, r1
20003298:	4463      	add	r3, ip
2000329a:	f893 30c8 	ldrb.w	r3, [r3, #200]	; 0xc8
2000329e:	fb03 f101 	mul.w	r1, r3, r1
200032a2:	f240 0381 	movw	r3, #129	; 0x81
200032a6:	f2c8 0308 	movt	r3, #32776	; 0x8008
200032aa:	fb83 2301 	smull	r2, r3, r3, r1
200032ae:	440b      	add	r3, r1
200032b0:	ea4f 71e1 	mov.w	r1, r1, asr #31
200032b4:	ebc1 21e3 	rsb	r1, r1, r3, asr #11
200032b8:	ebc1 0000 	rsb	r0, r1, r0
    }
    return voltage;
}
200032bc:	bc10      	pop	{r4}
200032be:	4770      	bx	lr

200032c0 <ACE_convert_to_mA>:
uint32_t ACE_convert_to_mA
(
    ace_channel_handle_t    channel_handle,
    uint16_t                sample_value
)
{
200032c0:	b510      	push	{r4, lr}
    uint32_t current = 0u;
    
    ASSERT((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS);
200032c2:	2801      	cmp	r0, #1
200032c4:	d903      	bls.n	200032ce <ACE_convert_to_mA+0xe>
200032c6:	be00      	bkpt	0x0000
200032c8:	f04f 0000 	mov.w	r0, #0
200032cc:	bd10      	pop	{r4, pc}
    if((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS)
    {
        adc_channel_id_t channel_id;
        uint8_t current_monitor_idx;
        
        channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
200032ce:	f24a 633c 	movw	r3, #42556	; 0xa63c
200032d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200032d6:	eb03 1300 	add.w	r3, r3, r0, lsl #4
200032da:	791a      	ldrb	r2, [r3, #4]
        ASSERT((int32_t)channel_id < sizeof(channel_type_lut));
200032dc:	2a2f      	cmp	r2, #47	; 0x2f
200032de:	d900      	bls.n	200032e2 <ACE_convert_to_mA+0x22>
200032e0:	be00      	bkpt	0x0000
        if(CURRENT_CHANNEL == channel_type_lut[channel_id])
200032e2:	f24a 23cc 	movw	r3, #41676	; 0xa2cc
200032e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200032ea:	4413      	add	r3, r2
200032ec:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
200032f0:	2b01      	cmp	r3, #1
200032f2:	d116      	bne.n	20003322 <ACE_convert_to_mA+0x62>
             *       CM1     :       0x07     :   1
             *       CM2     :       0x13     :   2
             *       CM3     :       0x17     :   3
             *       CM4     :       0x23     :   4
             */
            current_monitor_idx
200032f4:	f002 0430 	and.w	r4, r2, #48	; 0x30
200032f8:	f3c2 0280 	ubfx	r2, r2, #2, #1
200032fc:	eb02 04d4 	add.w	r4, r2, r4, lsr #3
                = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
            
            if(current_monitor_idx < (uint8_t)ACE_NB_OF_CURRENT_MONITORS)
20003300:	2c03      	cmp	r4, #3
20003302:	d80e      	bhi.n	20003322 <ACE_convert_to_mA+0x62>
                 * the ACE configuration data generated by the ACE configurator. */
                resistor = g_ace_current_resistors[current_monitor_idx];
                
                /* Compute mA current value taking into account the amplication
                 * factor of 50 used within the current monitor hardware. */
                voltage = (uint32_t)ACE_convert_to_mV(channel_handle, sample_value);
20003304:	f7ff ff7e 	bl	20003204 <ACE_convert_to_mV>
                current = (voltage * 20u) / resistor;
20003308:	eb00 0080 	add.w	r0, r0, r0, lsl #2
2000330c:	ea4f 0080 	mov.w	r0, r0, lsl #2
20003310:	f24a 233c 	movw	r3, #41532	; 0xa23c
20003314:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003318:	f833 3014 	ldrh.w	r3, [r3, r4, lsl #1]
2000331c:	fbb0 f0f3 	udiv	r0, r0, r3
20003320:	bd10      	pop	{r4, pc}
20003322:	f04f 0000 	mov.w	r0, #0
        }
    }
    

    return current;
}
20003326:	bd10      	pop	{r4, pc}

20003328 <ACE_convert_to_uA>:
uint32_t ACE_convert_to_uA
(
    ace_channel_handle_t    channel_handle,
    uint16_t                sample_value
)
{
20003328:	b510      	push	{r4, lr}
    uint32_t current = 0u;
    
    ASSERT((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS);
2000332a:	2801      	cmp	r0, #1
2000332c:	d903      	bls.n	20003336 <ACE_convert_to_uA+0xe>
2000332e:	be00      	bkpt	0x0000
20003330:	f04f 0000 	mov.w	r0, #0
20003334:	bd10      	pop	{r4, pc}
    if((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS)
    {
        adc_channel_id_t channel_id;
        uint8_t current_monitor_idx;
        
        channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
20003336:	f24a 633c 	movw	r3, #42556	; 0xa63c
2000333a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000333e:	eb03 1300 	add.w	r3, r3, r0, lsl #4
20003342:	791a      	ldrb	r2, [r3, #4]
        ASSERT((int32_t)channel_id < sizeof(channel_type_lut));
20003344:	2a2f      	cmp	r2, #47	; 0x2f
20003346:	d900      	bls.n	2000334a <ACE_convert_to_uA+0x22>
20003348:	be00      	bkpt	0x0000
        if(CURRENT_CHANNEL == channel_type_lut[channel_id])
2000334a:	f24a 23cc 	movw	r3, #41676	; 0xa2cc
2000334e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003352:	4413      	add	r3, r2
20003354:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
20003358:	2b01      	cmp	r3, #1
2000335a:	d116      	bne.n	2000338a <ACE_convert_to_uA+0x62>
             *       CM1     :       0x07     :   1
             *       CM2     :       0x13     :   2
             *       CM3     :       0x17     :   3
             *       CM4     :       0x23     :   4
             */
            current_monitor_idx
2000335c:	f002 0430 	and.w	r4, r2, #48	; 0x30
20003360:	f3c2 0280 	ubfx	r2, r2, #2, #1
20003364:	eb02 04d4 	add.w	r4, r2, r4, lsr #3
                = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
            
            if(current_monitor_idx < (uint8_t)ACE_NB_OF_CURRENT_MONITORS)
20003368:	2c03      	cmp	r4, #3
2000336a:	d80e      	bhi.n	2000338a <ACE_convert_to_uA+0x62>
                 * the ACE configuration data generated by the ACE configurator. */
                resistor = g_ace_current_resistors[current_monitor_idx];
                
                /* Compute mA current value taking into account the amplication
                 * factor of 50 used within the current monitor hardware. */
                voltage = (uint32_t)ACE_convert_to_mV(channel_handle, sample_value);
2000336c:	f7ff ff4a 	bl	20003204 <ACE_convert_to_mV>
                current = (voltage * (1000000u / 50u) ) / resistor;
20003370:	f644 6320 	movw	r3, #20000	; 0x4e20
20003374:	fb03 f000 	mul.w	r0, r3, r0
20003378:	f24a 223c 	movw	r2, #41532	; 0xa23c
2000337c:	f2c2 0200 	movt	r2, #8192	; 0x2000
20003380:	f832 2014 	ldrh.w	r2, [r2, r4, lsl #1]
20003384:	fbb0 f0f2 	udiv	r0, r0, r2
20003388:	bd10      	pop	{r4, pc}
2000338a:	f04f 0000 	mov.w	r0, #0
            }
        }
    }
    
    return current;
}
2000338e:	bd10      	pop	{r4, pc}

20003390 <ACE_convert_to_Kelvin>:
uint32_t ACE_convert_to_Kelvin
(
    ace_channel_handle_t    channel_handle,
    uint16_t                sample_value
)
{
20003390:	b508      	push	{r3, lr}
    uint32_t temperature;
    uint32_t voltage;
    
    voltage = (uint32_t)ACE_convert_to_mV( channel_handle, sample_value );
20003392:	f7ff ff37 	bl	20003204 <ACE_convert_to_mV>
20003396:	eb00 0080 	add.w	r0, r0, r0, lsl #2
2000339a:	ea4f 0040 	mov.w	r0, r0, lsl #1
2000339e:	f248 531f 	movw	r3, #34079	; 0x851f
200033a2:	f2c5 13eb 	movt	r3, #20971	; 0x51eb
200033a6:	fba3 2300 	umull	r2, r3, r3, r0
    
    /* Tk = (V * 10^3) / 2.5  */
    temperature = (voltage * 10u) / 25u;
    
    return temperature;
}
200033aa:	ea4f 00d3 	mov.w	r0, r3, lsr #3
200033ae:	bd08      	pop	{r3, pc}

200033b0 <ACE_convert_to_Celsius>:
int32_t ACE_convert_to_Celsius
(
    ace_channel_handle_t    channel_handle,
    uint16_t                sample_value
)
{
200033b0:	b508      	push	{r3, lr}
    int32_t temperature;
    int32_t voltage;
    
    voltage = (int32_t)ACE_convert_to_mV( channel_handle, sample_value );
200033b2:	f7ff ff27 	bl	20003204 <ACE_convert_to_mV>
200033b6:	f24f 5355 	movw	r3, #62805	; 0xf555
200033ba:	f6cf 73ff 	movt	r3, #65535	; 0xffff
    /* Tk = (V * 10^3) / 2.5  */
    /* Tc = Tk - 273.15 */
    temperature = (voltage * 4) - 2731;
    
    return temperature;
}
200033be:	eb03 0080 	add.w	r0, r3, r0, lsl #2
200033c2:	bd08      	pop	{r3, pc}

200033c4 <ACE_convert_to_Fahrenheit>:
int32_t ACE_convert_to_Fahrenheit
(
    ace_channel_handle_t    channel_handle,
    uint16_t                sample_value
)
{
200033c4:	b508      	push	{r3, lr}
    int32_t temperature;
    
    temperature = (int32_t)ACE_convert_to_Kelvin( channel_handle, sample_value );
200033c6:	f7ff ffe3 	bl	20003390 <ACE_convert_to_Kelvin>
    
    /* F = (K * 9/5) - 459.67 */
    temperature = ((temperature * 9) / 5) - 459;
200033ca:	eb00 00c0 	add.w	r0, r0, r0, lsl #3
200033ce:	f246 6367 	movw	r3, #26215	; 0x6667
200033d2:	f2c6 6366 	movt	r3, #26214	; 0x6666
200033d6:	fb83 2300 	smull	r2, r3, r3, r0
200033da:	ea4f 70e0 	mov.w	r0, r0, asr #31
200033de:	ebc0 0063 	rsb	r0, r0, r3, asr #1
    
    return temperature;
}
200033e2:	f5a0 70e4 	sub.w	r0, r0, #456	; 0x1c8
200033e6:	f1a0 0003 	sub.w	r0, r0, #3
200033ea:	bd08      	pop	{r3, pc}

200033ec <ACE_get_channel_name>:
    ace_channel_handle_t    channel_handle
)
{
    const uint8_t * p_channel_name = 0;
    
    if ( channel_handle < NB_OF_ACE_CHANNEL_HANDLES)
200033ec:	2801      	cmp	r0, #1
200033ee:	bf8f      	iteee	hi
200033f0:	2000      	movhi	r0, #0
    {
        p_channel_name = g_ace_channel_desc_table[channel_handle].p_sz_channel_name;
200033f2:	f24a 633c 	movwls	r3, #42556	; 0xa63c
200033f6:	f2c2 0300 	movtls	r3, #8192	; 0x2000
200033fa:	eb03 1000 	addls.w	r0, r3, r0, lsl #4
200033fe:	bf98      	it	ls
20003400:	6800      	ldrls	r0, [r0, #0]
    }
    
    return p_channel_name;
}
20003402:	4770      	bx	lr

20003404 <ACE_convert_mV_to_adc_value>:
    uint8_t adc_id;
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    adc_id = (uint8_t)channel_id >> 4u;
    
    if (voltage > g_ace_adc_config[adc_id].va_ref)
20003404:	f24a 633c 	movw	r3, #42556	; 0xa63c
20003408:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000340c:	eb03 1300 	add.w	r3, r3, r0, lsl #4
20003410:	791a      	ldrb	r2, [r3, #4]
20003412:	ea4f 1212 	mov.w	r2, r2, lsr #4
20003416:	f24a 6334 	movw	r3, #42548	; 0xa634
2000341a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000341e:	eb03 0382 	add.w	r3, r3, r2, lsl #2
20003422:	885b      	ldrh	r3, [r3, #2]
20003424:	428b      	cmp	r3, r1
20003426:	d209      	bcs.n	2000343c <ACE_convert_mV_to_adc_value+0x38>
    {
        sample_value = g_ace_adc_config[adc_id].adc_resolution - 1u;
20003428:	f24a 6334 	movw	r3, #42548	; 0xa634
2000342c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003430:	f833 0022 	ldrh.w	r0, [r3, r2, lsl #2]
20003434:	f100 30ff 	add.w	r0, r0, #4294967295
20003438:	b280      	uxth	r0, r0
2000343a:	4770      	bx	lr
        uint32_t adc_resolution;
        
        va_ref = g_ace_adc_config[adc_id].va_ref;
        adc_resolution = g_ace_adc_config[adc_id].adc_resolution;
        
        sample_value = (uint16_t)((voltage * (adc_resolution - 1u)) / va_ref);
2000343c:	f24a 6034 	movw	r0, #42548	; 0xa634
20003440:	f2c2 0000 	movt	r0, #8192	; 0x2000
20003444:	f830 0022 	ldrh.w	r0, [r0, r2, lsl #2]
20003448:	f100 30ff 	add.w	r0, r0, #4294967295
2000344c:	fb00 f101 	mul.w	r1, r0, r1
20003450:	fbb1 f3f3 	udiv	r3, r1, r3
20003454:	b298      	uxth	r0, r3
    }
    
    return sample_value;
}
20003456:	4770      	bx	lr

20003458 <convert_mV_to_ppe_value>:
    uint8_t adc_id;
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    adc_id = (uint8_t)channel_id >> 4u;
    
    if (voltage > g_ace_adc_config[adc_id].va_ref)
20003458:	f24a 6334 	movw	r3, #42548	; 0xa634
2000345c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003460:	f24a 623c 	movw	r2, #42556	; 0xa63c
20003464:	f2c2 0200 	movt	r2, #8192	; 0x2000
20003468:	eb02 1200 	add.w	r2, r2, r0, lsl #4
2000346c:	7912      	ldrb	r2, [r2, #4]
2000346e:	ea4f 1212 	mov.w	r2, r2, lsr #4
20003472:	eb03 0382 	add.w	r3, r3, r2, lsl #2
20003476:	885b      	ldrh	r3, [r3, #2]
20003478:	428b      	cmp	r3, r1
2000347a:	bf31      	iteee	cc
2000347c:	f640 70ff 	movwcc	r0, #4095	; 0xfff
    {
        sample_value = PPE_SAMPLES_RESOLUTION;
    }
    else
    {
        sample_value = (uint16_t)((voltage * PPE_SAMPLES_RESOLUTION) / g_ace_adc_config[adc_id].va_ref);
20003480:	ebc1 3101 	rsbcs	r1, r1, r1, lsl #12
20003484:	fbb1 f3f3 	udivcs	r3, r1, r3
20003488:	b298      	uxthcs	r0, r3
    }
    
    return sample_value;
}
2000348a:	4770      	bx	lr

2000348c <ACE_convert_from_mV>:
    uint16_t sample_value;
    adc_channel_id_t channel_id;
    uint8_t adc_id;
    uint32_t adc_voltage;
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
2000348c:	f24a 633c 	movw	r3, #42556	; 0xa63c
20003490:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003494:	eb03 1300 	add.w	r3, r3, r0, lsl #4
20003498:	791b      	ldrb	r3, [r3, #4]
    adc_id = (uint8_t)channel_id >> 4u;
2000349a:	ea4f 1c13 	mov.w	ip, r3, lsr #4
    
    if ( abps_channel_lut[channel_id] == NON_ABPS_CHANNEL )
2000349e:	4618      	mov	r0, r3
200034a0:	f24a 23cc 	movw	r3, #41676	; 0xa2cc
200034a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200034a8:	4403      	add	r3, r0
200034aa:	f893 3060 	ldrb.w	r3, [r3, #96]	; 0x60
200034ae:	2bff      	cmp	r3, #255	; 0xff
200034b0:	d10e      	bne.n	200034d0 <ACE_convert_from_mV+0x44>
    {
        if (voltage > 0)
200034b2:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
        }
        else
        {
            adc_voltage = 0u;
        }
        sample_value = (uint16_t)((adc_voltage * PPE_SAMPLES_RESOLUTION) / g_ace_adc_config[adc_id].va_ref);
200034b6:	ebc1 3101 	rsb	r1, r1, r1, lsl #12
200034ba:	f24a 6334 	movw	r3, #42548	; 0xa634
200034be:	f2c2 0300 	movt	r3, #8192	; 0x2000
200034c2:	eb03 038c 	add.w	r3, r3, ip, lsl #2
200034c6:	885b      	ldrh	r3, [r3, #2]
200034c8:	fbb1 f0f3 	udiv	r0, r1, r3
200034cc:	b280      	uxth	r0, r0
200034ce:	e027      	b.n	20003520 <ACE_convert_from_mV+0x94>
        
        apbs_idx = abps_idx_lut[channel_id];
        gdec = g_gdec_lut[apbs_idx];

        ppe_resolution = (uint32_t)PPE_SAMPLES_RESOLUTION;
        gain = (uint32_t)apbs_gain_lut[gdec];
200034d0:	f64a 32b0 	movw	r2, #43952	; 0xabb0
200034d4:	f2c2 0200 	movt	r2, #8192	; 0x2000
200034d8:	f24a 23cc 	movw	r3, #41676	; 0xa2cc
200034dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
200034e0:	4418      	add	r0, r3
200034e2:	f890 0090 	ldrb.w	r0, [r0, #144]	; 0x90
200034e6:	4402      	add	r2, r0
200034e8:	7912      	ldrb	r2, [r2, #4]
        range = (int32_t)apbs_range[gdec];
        va_ref = (uint32_t)g_ace_adc_config[adc_id].va_ref;
        
        actual_afe_voltage = range - voltage;
        sample_value = (uint16_t)(ppe_resolution - ((((ppe_resolution * (uint32_t)actual_afe_voltage) / gain) / va_ref)));
200034ea:	eb03 0042 	add.w	r0, r3, r2, lsl #1
200034ee:	f9b0 00c0 	ldrsh.w	r0, [r0, #192]	; 0xc0
200034f2:	ebc1 0100 	rsb	r1, r1, r0
200034f6:	ebc1 3101 	rsb	r1, r1, r1, lsl #12
200034fa:	4413      	add	r3, r2
200034fc:	f893 30c8 	ldrb.w	r3, [r3, #200]	; 0xc8
20003500:	fbb1 f0f3 	udiv	r0, r1, r3
20003504:	f24a 6334 	movw	r3, #42548	; 0xa634
20003508:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000350c:	eb03 038c 	add.w	r3, r3, ip, lsl #2
20003510:	885b      	ldrh	r3, [r3, #2]
20003512:	fbb0 f0f3 	udiv	r0, r0, r3
20003516:	f5c0 607e 	rsb	r0, r0, #4064	; 0xfe0
2000351a:	f100 001f 	add.w	r0, r0, #31
2000351e:	b280      	uxth	r0, r0
    {
        sample_value = MAX_PPE_SAMPLE_VALUE;
    }
    
    return sample_value;
}
20003520:	f640 73ff 	movw	r3, #4095	; 0xfff
20003524:	4298      	cmp	r0, r3
20003526:	bf28      	it	cs
20003528:	4618      	movcs	r0, r3
2000352a:	4770      	bx	lr

2000352c <ACE_convert_from_mA>:
uint16_t ACE_convert_from_mA
(
    ace_channel_handle_t    channel_handle,
    uint32_t                current
)
{
2000352c:	b508      	push	{r3, lr}
    uint16_t sample_value = 0u;
    uint32_t voltage;
    uint32_t resistor = 1u;
    adc_channel_id_t channel_id;
    
    ASSERT((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS);
2000352e:	2801      	cmp	r0, #1
20003530:	d900      	bls.n	20003534 <ACE_convert_from_mA+0x8>
20003532:	be00      	bkpt	0x0000
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
20003534:	f24a 633c 	movw	r3, #42556	; 0xa63c
20003538:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000353c:	eb03 1300 	add.w	r3, r3, r0, lsl #4
20003540:	791a      	ldrb	r2, [r3, #4]
    ASSERT((int32_t)channel_id < sizeof(channel_type_lut));
20003542:	2a2f      	cmp	r2, #47	; 0x2f
20003544:	d900      	bls.n	20003548 <ACE_convert_from_mA+0x1c>
20003546:	be00      	bkpt	0x0000
    
    if(CURRENT_CHANNEL == channel_type_lut[channel_id])
20003548:	f24a 23cc 	movw	r3, #41676	; 0xa2cc
2000354c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003550:	4413      	add	r3, r2
20003552:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
20003556:	2b01      	cmp	r3, #1
20003558:	d120      	bne.n	2000359c <ACE_convert_from_mA+0x70>
    {
        uint8_t current_monitor_idx;
        
        current_monitor_idx
2000355a:	f002 0330 	and.w	r3, r2, #48	; 0x30
2000355e:	f3c2 0280 	ubfx	r2, r2, #2, #1
20003562:	eb02 02d3 	add.w	r2, r2, r3, lsr #3
            = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    
        if(current_monitor_idx < (uint8_t)ACE_NB_OF_CURRENT_MONITORS)
20003566:	2a03      	cmp	r2, #3
20003568:	d818      	bhi.n	2000359c <ACE_convert_from_mA+0x70>
             * Keep in mind the multiply by 50 gain within the current monitor.
             * Therefore the voltage seen on the ADC input is:
             *      V = (I * 50 * R) / 1000.
             */
            voltage = (current * resistor) / 20u;
            sample_value = convert_mV_to_ppe_value( channel_handle, voltage );
2000356a:	f24a 233c 	movw	r3, #41532	; 0xa23c
2000356e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003572:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
20003576:	fb01 f103 	mul.w	r1, r1, r3
2000357a:	f64c 43cd 	movw	r3, #52429	; 0xcccd
2000357e:	f6cc 43cc 	movt	r3, #52428	; 0xcccc
20003582:	fba3 2101 	umull	r2, r1, r3, r1
20003586:	ea4f 1111 	mov.w	r1, r1, lsr #4
2000358a:	f7ff ff65 	bl	20003458 <convert_mV_to_ppe_value>
2000358e:	f640 73ff 	movw	r3, #4095	; 0xfff
20003592:	4298      	cmp	r0, r3
20003594:	bf28      	it	cs
20003596:	4618      	movcs	r0, r3
20003598:	b280      	uxth	r0, r0
2000359a:	bd08      	pop	{r3, pc}
2000359c:	f04f 0000 	mov.w	r0, #0
                sample_value = MAX_PPE_SAMPLE_VALUE;
            }
        }
    }
    return sample_value;
}
200035a0:	bd08      	pop	{r3, pc}
200035a2:	bf00      	nop

200035a4 <ACE_convert_from_uA>:
uint16_t ACE_convert_from_uA
(
    ace_channel_handle_t    channel_handle,
    uint32_t                current
)
{
200035a4:	b508      	push	{r3, lr}
    uint16_t sample_value = 0u;
    uint32_t voltage;
    uint32_t resistor = 1u;
    adc_channel_id_t channel_id;
    
    ASSERT((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS);
200035a6:	2801      	cmp	r0, #1
200035a8:	d900      	bls.n	200035ac <ACE_convert_from_uA+0x8>
200035aa:	be00      	bkpt	0x0000
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
200035ac:	f24a 633c 	movw	r3, #42556	; 0xa63c
200035b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200035b4:	eb03 1300 	add.w	r3, r3, r0, lsl #4
200035b8:	791a      	ldrb	r2, [r3, #4]
    ASSERT((int32_t)channel_id < sizeof(channel_type_lut));
200035ba:	2a2f      	cmp	r2, #47	; 0x2f
200035bc:	d900      	bls.n	200035c0 <ACE_convert_from_uA+0x1c>
200035be:	be00      	bkpt	0x0000
    
    if(CURRENT_CHANNEL == channel_type_lut[channel_id])
200035c0:	f24a 23cc 	movw	r3, #41676	; 0xa2cc
200035c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200035c8:	4413      	add	r3, r2
200035ca:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
200035ce:	2b01      	cmp	r3, #1
200035d0:	d120      	bne.n	20003614 <ACE_convert_from_uA+0x70>
    {
        uint8_t current_monitor_idx;
        
        current_monitor_idx
200035d2:	f002 0330 	and.w	r3, r2, #48	; 0x30
200035d6:	f3c2 0280 	ubfx	r2, r2, #2, #1
200035da:	eb02 02d3 	add.w	r2, r2, r3, lsr #3
            = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    
        if(current_monitor_idx < (uint8_t)ACE_NB_OF_CURRENT_MONITORS)
200035de:	2a03      	cmp	r2, #3
200035e0:	d818      	bhi.n	20003614 <ACE_convert_from_uA+0x70>
        {
            resistor = g_ace_current_resistors[current_monitor_idx];
            voltage = (current * resistor) / 20000u;
            sample_value = convert_mV_to_ppe_value( channel_handle, voltage );
200035e2:	f24a 233c 	movw	r3, #41532	; 0xa23c
200035e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200035ea:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
200035ee:	fb01 f103 	mul.w	r1, r1, r3
200035f2:	f241 7359 	movw	r3, #5977	; 0x1759
200035f6:	f2cd 13b7 	movt	r3, #53687	; 0xd1b7
200035fa:	fba3 2101 	umull	r2, r1, r3, r1
200035fe:	ea4f 3191 	mov.w	r1, r1, lsr #14
20003602:	f7ff ff29 	bl	20003458 <convert_mV_to_ppe_value>
20003606:	f640 73ff 	movw	r3, #4095	; 0xfff
2000360a:	4298      	cmp	r0, r3
2000360c:	bf28      	it	cs
2000360e:	4618      	movcs	r0, r3
20003610:	b280      	uxth	r0, r0
20003612:	bd08      	pop	{r3, pc}
20003614:	f04f 0000 	mov.w	r0, #0
                sample_value = MAX_PPE_SAMPLE_VALUE;
            }
        }
    }
    return sample_value;
}
20003618:	bd08      	pop	{r3, pc}
2000361a:	bf00      	nop

2000361c <ACE_convert_from_Kelvin>:
uint16_t ACE_convert_from_Kelvin
(
    ace_channel_handle_t    channel_handle,
    uint32_t                temperature
)
{
2000361c:	b508      	push	{r3, lr}
    uint16_t sample_value;
    uint32_t voltage;
    
    voltage = (temperature * 25u) / 10u;
    sample_value = convert_mV_to_ppe_value( channel_handle, voltage );
2000361e:	eb01 0181 	add.w	r1, r1, r1, lsl #2
20003622:	eb01 0181 	add.w	r1, r1, r1, lsl #2
20003626:	f64c 43cd 	movw	r3, #52429	; 0xcccd
2000362a:	f6cc 43cc 	movt	r3, #52428	; 0xcccc
2000362e:	fba3 2101 	umull	r2, r1, r3, r1
20003632:	ea4f 01d1 	mov.w	r1, r1, lsr #3
20003636:	f7ff ff0f 	bl	20003458 <convert_mV_to_ppe_value>
2000363a:	f640 73ff 	movw	r3, #4095	; 0xfff
2000363e:	4298      	cmp	r0, r3
20003640:	bf28      	it	cs
20003642:	4618      	movcs	r0, r3
    if (sample_value > MAX_PPE_SAMPLE_VALUE)
    {
        sample_value = MAX_PPE_SAMPLE_VALUE;
    }
    return sample_value;
}
20003644:	b280      	uxth	r0, r0
20003646:	bd08      	pop	{r3, pc}

20003648 <ACE_convert_from_Celsius>:
uint16_t ACE_convert_from_Celsius
(
    ace_channel_handle_t    channel_handle,
    int32_t                 temperature
)
{
20003648:	b508      	push	{r3, lr}
    uint16_t sample_value;
    uint32_t voltage;
    
    temperature = temperature + 2731;
    voltage = (uint32_t)temperature / 4u;
    sample_value = convert_mV_to_ppe_value( channel_handle, voltage );
2000364a:	f501 612a 	add.w	r1, r1, #2720	; 0xaa0
2000364e:	f101 010b 	add.w	r1, r1, #11
20003652:	ea4f 0191 	mov.w	r1, r1, lsr #2
20003656:	f7ff feff 	bl	20003458 <convert_mV_to_ppe_value>
2000365a:	f640 73ff 	movw	r3, #4095	; 0xfff
2000365e:	4298      	cmp	r0, r3
20003660:	bf28      	it	cs
20003662:	4618      	movcs	r0, r3
    if (sample_value > MAX_PPE_SAMPLE_VALUE)
    {
        sample_value = MAX_PPE_SAMPLE_VALUE;
    }
    return sample_value;
}
20003664:	b280      	uxth	r0, r0
20003666:	bd08      	pop	{r3, pc}

20003668 <ACE_convert_from_Fahrenheit>:
uint16_t ACE_convert_from_Fahrenheit
(
    ace_channel_handle_t    channel_handle,
    int32_t                 temperature
)
{
20003668:	b508      	push	{r3, lr}
    uint16_t sample_value;
    uint32_t kelvin;
    
    temperature = temperature + 459;
    kelvin = (uint32_t)temperature;
    kelvin = (kelvin * 5u) / 9u;
2000366a:	f501 71e4 	add.w	r1, r1, #456	; 0x1c8
2000366e:	f101 0103 	add.w	r1, r1, #3
20003672:	eb01 0181 	add.w	r1, r1, r1, lsl #2
    
    sample_value = ACE_convert_from_Kelvin( channel_handle, kelvin );
20003676:	f648 6339 	movw	r3, #36409	; 0x8e39
2000367a:	f6c3 03e3 	movt	r3, #14563	; 0x38e3
2000367e:	fba3 2101 	umull	r2, r1, r3, r1
20003682:	ea4f 0151 	mov.w	r1, r1, lsr #1
20003686:	f7ff ffc9 	bl	2000361c <ACE_convert_from_Kelvin>
2000368a:	f640 73ff 	movw	r3, #4095	; 0xfff
2000368e:	4298      	cmp	r0, r3
20003690:	bf28      	it	cs
20003692:	4618      	movcs	r0, r3
    if (sample_value > MAX_PPE_SAMPLE_VALUE)
    {
        sample_value = MAX_PPE_SAMPLE_VALUE;
    }
    return sample_value;
}
20003694:	b280      	uxth	r0, r0
20003696:	bd08      	pop	{r3, pc}

20003698 <ACE_translate_pdma_value>:
)
{
    uint16_t ppe_value;
      
    ppe_value = (uint16_t)((pdma_value >> 8u) & 0xFFFFu);
    if ( channel_id != 0 )
20003698:	b111      	cbz	r1, 200036a0 <ACE_translate_pdma_value+0x8>
    {
        *channel_id = (adc_channel_id_t)((pdma_value >> 24u) & 0xFFu);
2000369a:	ea4f 6210 	mov.w	r2, r0, lsr #24
2000369e:	700a      	strb	r2, [r1, #0]
    }
    
    return ppe_value;
}
200036a0:	f3c0 200f 	ubfx	r0, r0, #8, #16
200036a4:	4770      	bx	lr
200036a6:	bf00      	nop

200036a8 <ace_init_flags>:
        }
        
        g_ppe_global_flags_isr = 0u;
    }
#endif
}
200036a8:	4770      	bx	lr
200036aa:	bf00      	nop

200036ac <ACE_is_hysteresis_flag>:
    {
        hysteresis = 1u;
    }
#endif
    return hysteresis;
}
200036ac:	f04f 0000 	mov.w	r0, #0
200036b0:	4770      	bx	lr
200036b2:	bf00      	nop

200036b4 <ACE_is_under_flag>:
            is_under = flag_type_lut[flag_type];
        }
    }
#endif
    return is_under;
}
200036b4:	f04f 0000 	mov.w	r0, #0
200036b8:	4770      	bx	lr
200036ba:	bf00      	nop

200036bc <ACE_set_flag_threshold>:
                ACE->PPE_RAM_DATA[ppe_offset + 1u] = (ACE->PPE_RAM_DATA[ppe_offset + 1u] & (uint32_t)~PPE_RAM_THRESHOLD_MASK) + low_threshold;
            }
        }
    }
#endif
}
200036bc:	4770      	bx	lr
200036be:	bf00      	nop

200036c0 <ACE_set_flag_assertion>:
            ppe_offset = g_ppe_flags_desc_table[flag_handle].threshold_ppe_offset;
        }
        ACE->PPE_RAM_DATA[ppe_offset] = (ACE->PPE_RAM_DATA[ppe_offset] & ~PPE_RAM_THRESHOLD_MASK) + assertion_value;
    }
#endif
}
200036c0:	4770      	bx	lr
200036c2:	bf00      	nop

200036c4 <ACE_set_flag_deassertion>:
        }
        
        ACE->PPE_RAM_DATA[ppe_offset] = (ACE->PPE_RAM_DATA[ppe_offset] & ~PPE_RAM_THRESHOLD_MASK) + assertion_value;
    }
#endif
}
200036c4:	4770      	bx	lr
200036c6:	bf00      	nop

200036c8 <ACE_set_flag_hysteresis>:
            ACE->PPE_RAM_DATA[ppe_offset] = (ACE->PPE_RAM_DATA[ppe_offset] & ~PPE_RAM_THRESHOLD_MASK) + high_threshold;
            ACE->PPE_RAM_DATA[ppe_offset + 1u] = (ACE->PPE_RAM_DATA[ppe_offset + 1u] & ~PPE_RAM_THRESHOLD_MASK) + low_threshold;
        }
    }
#endif
}
200036c8:	4770      	bx	lr
200036ca:	bf00      	nop

200036cc <ACE_set_channel_hysteresis>:
            flag_handle = (ace_flag_handle_t)g_ace_channel_desc_table[channel_handle].p_flags_array[i];
            ACE_set_flag_hysteresis( flag_handle, adc_hysteresis );
        }
    }
#endif
}
200036cc:	4770      	bx	lr
200036ce:	bf00      	nop

200036d0 <ACE_get_flag_handle>:
            }
        }
    }
#endif
    return flag_handle;
}
200036d0:	f04f 0000 	mov.w	r0, #0
200036d4:	4770      	bx	lr
200036d6:	bf00      	nop

200036d8 <ACE_get_flag_status>:
        }

    }
#endif
    return flag_state;
}
200036d8:	f04f 30ff 	mov.w	r0, #4294967295
200036dc:	4770      	bx	lr
200036de:	bf00      	nop

200036e0 <ACE_get_flag_name>:
    {
        psz_flag_name = g_ppe_flags_desc_table[flag_handle].p_sz_flag_name;
    }
#endif
    return psz_flag_name;
}
200036e0:	f04f 0000 	mov.w	r0, #0
200036e4:	4770      	bx	lr
200036e6:	bf00      	nop

200036e8 <ACE_get_flag_channel>:
    {
        channel_handle = g_ppe_flags_desc_table[flag_handle].channel_handle;
    }
#endif
    return channel_handle;
}
200036e8:	f04f 0002 	mov.w	r0, #2
200036ec:	4770      	bx	lr
200036ee:	bf00      	nop

200036f0 <ACE_get_channel_flag_count>:
    {
        flag_count = g_ace_channel_desc_table[channel_handle].nb_of_flags;
    }
#endif
    return flag_count;
}
200036f0:	f04f 0000 	mov.w	r0, #0
200036f4:	4770      	bx	lr
200036f6:	bf00      	nop

200036f8 <ACE_get_channel_first_flag>:
            flag_handle = (ace_flag_handle_t)g_ace_channel_desc_table[channel_handle].p_flags_array[*iterator];
        }
    }
#endif    
    return flag_handle;
}
200036f8:	f04f 0000 	mov.w	r0, #0
200036fc:	4770      	bx	lr
200036fe:	bf00      	nop

20003700 <ACE_get_channel_next_flag>:
            flag_handle = (ace_flag_handle_t)g_ace_channel_desc_table[channel_handle].p_flags_array[*iterator];
        }
    }
#endif
    return flag_handle;
}
20003700:	f04f 0000 	mov.w	r0, #0
20003704:	4770      	bx	lr
20003706:	bf00      	nop

20003708 <ACE_enable_channel_flags_irq>:
            flag_handle = (ace_flag_handle_t)g_ace_channel_desc_table[channel_handle].p_flags_array[flag_idx];
            ACE_enable_flag_irq( flag_handle );
        }
    }
#endif
}
20003708:	4770      	bx	lr
2000370a:	bf00      	nop

2000370c <ACE_disable_channel_flags_irq>:
            flag_handle = (ace_flag_handle_t)g_ace_channel_desc_table[channel_handle].p_flags_array[flag_idx];
            ACE_disable_flag_irq( flag_handle );
        }
    }
#endif
}
2000370c:	4770      	bx	lr
2000370e:	bf00      	nop

20003710 <ACE_clear_channel_flags_irq>:
            flag_handle = (ace_flag_handle_t)g_ace_channel_desc_table[channel_handle].p_flags_array[flag_idx];
            ACE_clear_flag_irq( flag_handle );
        }
    }
#endif
}
20003710:	4770      	bx	lr
20003712:	bf00      	nop

20003714 <ACE_enable_flag_irq>:
        }
        
        NVIC_EnableIRQ( threshold_irqn_lut[flag_bit_offset] );
    }
#endif
}
20003714:	4770      	bx	lr
20003716:	bf00      	nop

20003718 <ACE_disable_flag_irq>:
            dummy_read = *(flags_irq_enable_regs_lut[ppe_flag_group]);
            ++dummy_read;
        }
    }
#endif
}
20003718:	4770      	bx	lr
2000371a:	bf00      	nop

2000371c <ACE_clear_flag_irq>:
            dummy_read = *(flags_irq_clear_regs_lut[ppe_flag_group]);
            ++dummy_read;
        }
    }
#endif
}
2000371c:	4770      	bx	lr
2000371e:	bf00      	nop

20003720 <ACE_register_flag_isr>:
        {
            g_ppe_flags_isr_lut[flag_id] = flag_isr;
        }
    }
#endif
}
20003720:	4770      	bx	lr
20003722:	bf00      	nop

20003724 <ACE_register_channel_flags_isr>:
    if ( channel_handle < NB_OF_ACE_CHANNEL_HANDLES )
    {
        g_ppe_channel_flags_isr_lut[channel_handle] = channel_flag_isr;
    }
#endif
}
20003724:	4770      	bx	lr
20003726:	bf00      	nop

20003728 <ACE_register_global_flags_isr>:
)
{
#if (ACE_NB_OF_PPE_FLAGS > 0)
    g_ppe_global_flags_isr = global_flag_isr;
#endif
}
20003728:	4770      	bx	lr
2000372a:	bf00      	nop

2000372c <process_flag_irq>:
            dummy_read = *(flags_irq_clear_regs_lut[flag_group]);
            ++dummy_read;
        }
    }
#endif
}
2000372c:	4770      	bx	lr
2000372e:	bf00      	nop

20003730 <ACE_PPE_Flag0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag0_IRQHandler( void )
#else
void ACE_PPE_Flag0_IRQHandler( void )
#endif
{
20003730:	4668      	mov	r0, sp
20003732:	f020 0107 	bic.w	r1, r0, #7
20003736:	468d      	mov	sp, r1
20003738:	b401      	push	{r0}
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
2000373a:	f24e 1300 	movw	r3, #57600	; 0xe100
2000373e:	f2ce 0300 	movt	r3, #57344	; 0xe000
20003742:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
20003746:	f8c3 218c 	str.w	r2, [r3, #396]	; 0x18c
    process_flag_irq( THRESHOLD_FLAG0 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag0_IRQn );
}
2000374a:	bc01      	pop	{r0}
2000374c:	4685      	mov	sp, r0
2000374e:	4770      	bx	lr

20003750 <ACE_PPE_Flag1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag1_IRQHandler( void )
#else
void ACE_PPE_Flag1_IRQHandler( void )
#endif
{
20003750:	4668      	mov	r0, sp
20003752:	f020 0107 	bic.w	r1, r0, #7
20003756:	468d      	mov	sp, r1
20003758:	b401      	push	{r0}
2000375a:	f24e 1300 	movw	r3, #57600	; 0xe100
2000375e:	f2ce 0300 	movt	r3, #57344	; 0xe000
20003762:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
20003766:	f8c3 218c 	str.w	r2, [r3, #396]	; 0x18c
    process_flag_irq( THRESHOLD_FLAG1 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag1_IRQn );
}
2000376a:	bc01      	pop	{r0}
2000376c:	4685      	mov	sp, r0
2000376e:	4770      	bx	lr

20003770 <ACE_PPE_Flag2_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag2_IRQHandler( void )
#else
void ACE_PPE_Flag2_IRQHandler( void )
#endif
{
20003770:	4668      	mov	r0, sp
20003772:	f020 0107 	bic.w	r1, r0, #7
20003776:	468d      	mov	sp, r1
20003778:	b401      	push	{r0}
2000377a:	f24e 1300 	movw	r3, #57600	; 0xe100
2000377e:	f2ce 0300 	movt	r3, #57344	; 0xe000
20003782:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
20003786:	f8c3 218c 	str.w	r2, [r3, #396]	; 0x18c
    process_flag_irq( THRESHOLD_FLAG2 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag2_IRQn );
}
2000378a:	bc01      	pop	{r0}
2000378c:	4685      	mov	sp, r0
2000378e:	4770      	bx	lr

20003790 <ACE_PPE_Flag3_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag3_IRQHandler( void )
#else
void ACE_PPE_Flag3_IRQHandler( void )
#endif
{
20003790:	4668      	mov	r0, sp
20003792:	f020 0107 	bic.w	r1, r0, #7
20003796:	468d      	mov	sp, r1
20003798:	b401      	push	{r0}
2000379a:	f24e 1300 	movw	r3, #57600	; 0xe100
2000379e:	f2ce 0300 	movt	r3, #57344	; 0xe000
200037a2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
200037a6:	f8c3 218c 	str.w	r2, [r3, #396]	; 0x18c
    process_flag_irq( THRESHOLD_FLAG3 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag3_IRQn );
}
200037aa:	bc01      	pop	{r0}
200037ac:	4685      	mov	sp, r0
200037ae:	4770      	bx	lr

200037b0 <ACE_PPE_Flag4_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag4_IRQHandler( void )
#else
void ACE_PPE_Flag4_IRQHandler( void )
#endif
{
200037b0:	4668      	mov	r0, sp
200037b2:	f020 0107 	bic.w	r1, r0, #7
200037b6:	468d      	mov	sp, r1
200037b8:	b401      	push	{r0}
200037ba:	f24e 1300 	movw	r3, #57600	; 0xe100
200037be:	f2ce 0300 	movt	r3, #57344	; 0xe000
200037c2:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
200037c6:	f8c3 218c 	str.w	r2, [r3, #396]	; 0x18c
    process_flag_irq( THRESHOLD_FLAG4 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag4_IRQn );
}
200037ca:	bc01      	pop	{r0}
200037cc:	4685      	mov	sp, r0
200037ce:	4770      	bx	lr

200037d0 <ACE_PPE_Flag5_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag5_IRQHandler( void )
#else
void ACE_PPE_Flag5_IRQHandler( void )
#endif
{
200037d0:	4668      	mov	r0, sp
200037d2:	f020 0107 	bic.w	r1, r0, #7
200037d6:	468d      	mov	sp, r1
200037d8:	b401      	push	{r0}
200037da:	f24e 1300 	movw	r3, #57600	; 0xe100
200037de:	f2ce 0300 	movt	r3, #57344	; 0xe000
200037e2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
200037e6:	f8c3 218c 	str.w	r2, [r3, #396]	; 0x18c
    process_flag_irq( THRESHOLD_FLAG5 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag5_IRQn );
}
200037ea:	bc01      	pop	{r0}
200037ec:	4685      	mov	sp, r0
200037ee:	4770      	bx	lr

200037f0 <ACE_PPE_Flag6_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag6_IRQHandler( void )
#else
void ACE_PPE_Flag6_IRQHandler( void )
#endif
{
200037f0:	4668      	mov	r0, sp
200037f2:	f020 0107 	bic.w	r1, r0, #7
200037f6:	468d      	mov	sp, r1
200037f8:	b401      	push	{r0}
200037fa:	f24e 1300 	movw	r3, #57600	; 0xe100
200037fe:	f2ce 0300 	movt	r3, #57344	; 0xe000
20003802:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
20003806:	f8c3 218c 	str.w	r2, [r3, #396]	; 0x18c
    process_flag_irq( THRESHOLD_FLAG6 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag6_IRQn );
}
2000380a:	bc01      	pop	{r0}
2000380c:	4685      	mov	sp, r0
2000380e:	4770      	bx	lr

20003810 <ACE_PPE_Flag7_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag7_IRQHandler( void )
#else
void ACE_PPE_Flag7_IRQHandler( void )
#endif
{
20003810:	4668      	mov	r0, sp
20003812:	f020 0107 	bic.w	r1, r0, #7
20003816:	468d      	mov	sp, r1
20003818:	b401      	push	{r0}
2000381a:	f24e 1300 	movw	r3, #57600	; 0xe100
2000381e:	f2ce 0300 	movt	r3, #57344	; 0xe000
20003822:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
20003826:	f8c3 218c 	str.w	r2, [r3, #396]	; 0x18c
    process_flag_irq( THRESHOLD_FLAG7 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag7_IRQn );
}
2000382a:	bc01      	pop	{r0}
2000382c:	4685      	mov	sp, r0
2000382e:	4770      	bx	lr

20003830 <ACE_PPE_Flag8_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag8_IRQHandler( void )
#else
void ACE_PPE_Flag8_IRQHandler( void )
#endif
{
20003830:	4668      	mov	r0, sp
20003832:	f020 0107 	bic.w	r1, r0, #7
20003836:	468d      	mov	sp, r1
20003838:	b401      	push	{r0}
2000383a:	f24e 1300 	movw	r3, #57600	; 0xe100
2000383e:	f2ce 0300 	movt	r3, #57344	; 0xe000
20003842:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
20003846:	f8c3 218c 	str.w	r2, [r3, #396]	; 0x18c
    process_flag_irq( THRESHOLD_FLAG8 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag8_IRQn );
}
2000384a:	bc01      	pop	{r0}
2000384c:	4685      	mov	sp, r0
2000384e:	4770      	bx	lr

20003850 <ACE_PPE_Flag9_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag9_IRQHandler( void )
#else
void ACE_PPE_Flag9_IRQHandler( void )
#endif
{
20003850:	4668      	mov	r0, sp
20003852:	f020 0107 	bic.w	r1, r0, #7
20003856:	468d      	mov	sp, r1
20003858:	b401      	push	{r0}
2000385a:	f24e 1300 	movw	r3, #57600	; 0xe100
2000385e:	f2ce 0300 	movt	r3, #57344	; 0xe000
20003862:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
20003866:	f8c3 218c 	str.w	r2, [r3, #396]	; 0x18c
    process_flag_irq( THRESHOLD_FLAG9 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag9_IRQn );
}
2000386a:	bc01      	pop	{r0}
2000386c:	4685      	mov	sp, r0
2000386e:	4770      	bx	lr

20003870 <ACE_PPE_Flag10_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag10_IRQHandler( void )
#else
void ACE_PPE_Flag10_IRQHandler( void )
#endif
{
20003870:	4668      	mov	r0, sp
20003872:	f020 0107 	bic.w	r1, r0, #7
20003876:	468d      	mov	sp, r1
20003878:	b401      	push	{r0}
2000387a:	f24e 1300 	movw	r3, #57600	; 0xe100
2000387e:	f2ce 0300 	movt	r3, #57344	; 0xe000
20003882:	f04f 0201 	mov.w	r2, #1
20003886:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    process_flag_irq( THRESHOLD_FLAG10 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag10_IRQn );
}
2000388a:	bc01      	pop	{r0}
2000388c:	4685      	mov	sp, r0
2000388e:	4770      	bx	lr

20003890 <ACE_PPE_Flag11_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag11_IRQHandler( void )
#else
void ACE_PPE_Flag11_IRQHandler( void )
#endif
{
20003890:	4668      	mov	r0, sp
20003892:	f020 0107 	bic.w	r1, r0, #7
20003896:	468d      	mov	sp, r1
20003898:	b401      	push	{r0}
2000389a:	f24e 1300 	movw	r3, #57600	; 0xe100
2000389e:	f2ce 0300 	movt	r3, #57344	; 0xe000
200038a2:	f04f 0202 	mov.w	r2, #2
200038a6:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    process_flag_irq( THRESHOLD_FLAG11 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag11_IRQn );
}
200038aa:	bc01      	pop	{r0}
200038ac:	4685      	mov	sp, r0
200038ae:	4770      	bx	lr

200038b0 <ACE_PPE_Flag12_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag12_IRQHandler( void )
#else
void ACE_PPE_Flag12_IRQHandler( void )
#endif
{
200038b0:	4668      	mov	r0, sp
200038b2:	f020 0107 	bic.w	r1, r0, #7
200038b6:	468d      	mov	sp, r1
200038b8:	b401      	push	{r0}
200038ba:	f24e 1300 	movw	r3, #57600	; 0xe100
200038be:	f2ce 0300 	movt	r3, #57344	; 0xe000
200038c2:	f04f 0204 	mov.w	r2, #4
200038c6:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    process_flag_irq( THRESHOLD_FLAG12 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag12_IRQn );
}
200038ca:	bc01      	pop	{r0}
200038cc:	4685      	mov	sp, r0
200038ce:	4770      	bx	lr

200038d0 <ACE_PPE_Flag13_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag13_IRQHandler( void )
#else
void ACE_PPE_Flag13_IRQHandler( void )
#endif
{
200038d0:	4668      	mov	r0, sp
200038d2:	f020 0107 	bic.w	r1, r0, #7
200038d6:	468d      	mov	sp, r1
200038d8:	b401      	push	{r0}
200038da:	f24e 1300 	movw	r3, #57600	; 0xe100
200038de:	f2ce 0300 	movt	r3, #57344	; 0xe000
200038e2:	f04f 0208 	mov.w	r2, #8
200038e6:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    process_flag_irq( THRESHOLD_FLAG13 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag13_IRQn );
}
200038ea:	bc01      	pop	{r0}
200038ec:	4685      	mov	sp, r0
200038ee:	4770      	bx	lr

200038f0 <ACE_PPE_Flag14_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag14_IRQHandler( void )
#else
void ACE_PPE_Flag14_IRQHandler( void )
#endif
{
200038f0:	4668      	mov	r0, sp
200038f2:	f020 0107 	bic.w	r1, r0, #7
200038f6:	468d      	mov	sp, r1
200038f8:	b401      	push	{r0}
200038fa:	f24e 1300 	movw	r3, #57600	; 0xe100
200038fe:	f2ce 0300 	movt	r3, #57344	; 0xe000
20003902:	f04f 0210 	mov.w	r2, #16
20003906:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    process_flag_irq( THRESHOLD_FLAG14 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag14_IRQn );
}
2000390a:	bc01      	pop	{r0}
2000390c:	4685      	mov	sp, r0
2000390e:	4770      	bx	lr

20003910 <ACE_PPE_Flag15_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag15_IRQHandler( void )
#else
void ACE_PPE_Flag15_IRQHandler( void )
#endif
{
20003910:	4668      	mov	r0, sp
20003912:	f020 0107 	bic.w	r1, r0, #7
20003916:	468d      	mov	sp, r1
20003918:	b401      	push	{r0}
2000391a:	f24e 1300 	movw	r3, #57600	; 0xe100
2000391e:	f2ce 0300 	movt	r3, #57344	; 0xe000
20003922:	f04f 0220 	mov.w	r2, #32
20003926:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    process_flag_irq( THRESHOLD_FLAG15 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag15_IRQn );
}
2000392a:	bc01      	pop	{r0}
2000392c:	4685      	mov	sp, r0
2000392e:	4770      	bx	lr

20003930 <ACE_PPE_Flag16_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag16_IRQHandler( void )
#else
void ACE_PPE_Flag16_IRQHandler( void )
#endif
{
20003930:	4668      	mov	r0, sp
20003932:	f020 0107 	bic.w	r1, r0, #7
20003936:	468d      	mov	sp, r1
20003938:	b401      	push	{r0}
2000393a:	f24e 1300 	movw	r3, #57600	; 0xe100
2000393e:	f2ce 0300 	movt	r3, #57344	; 0xe000
20003942:	f04f 0240 	mov.w	r2, #64	; 0x40
20003946:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    process_flag_irq( THRESHOLD_FLAG16 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag16_IRQn );
}
2000394a:	bc01      	pop	{r0}
2000394c:	4685      	mov	sp, r0
2000394e:	4770      	bx	lr

20003950 <ACE_PPE_Flag17_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag17_IRQHandler( void )
#else
void ACE_PPE_Flag17_IRQHandler( void )
#endif
{
20003950:	4668      	mov	r0, sp
20003952:	f020 0107 	bic.w	r1, r0, #7
20003956:	468d      	mov	sp, r1
20003958:	b401      	push	{r0}
2000395a:	f24e 1300 	movw	r3, #57600	; 0xe100
2000395e:	f2ce 0300 	movt	r3, #57344	; 0xe000
20003962:	f04f 0280 	mov.w	r2, #128	; 0x80
20003966:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    process_flag_irq( THRESHOLD_FLAG17 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag17_IRQn );
}
2000396a:	bc01      	pop	{r0}
2000396c:	4685      	mov	sp, r0
2000396e:	4770      	bx	lr

20003970 <ACE_PPE_Flag18_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag18_IRQHandler( void )
#else
void ACE_PPE_Flag18_IRQHandler( void )
#endif
{
20003970:	4668      	mov	r0, sp
20003972:	f020 0107 	bic.w	r1, r0, #7
20003976:	468d      	mov	sp, r1
20003978:	b401      	push	{r0}
2000397a:	f24e 1300 	movw	r3, #57600	; 0xe100
2000397e:	f2ce 0300 	movt	r3, #57344	; 0xe000
20003982:	f44f 7280 	mov.w	r2, #256	; 0x100
20003986:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    process_flag_irq( THRESHOLD_FLAG18 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag18_IRQn );
}
2000398a:	bc01      	pop	{r0}
2000398c:	4685      	mov	sp, r0
2000398e:	4770      	bx	lr

20003990 <ACE_PPE_Flag19_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag19_IRQHandler( void )
#else
void ACE_PPE_Flag19_IRQHandler( void )
#endif
{
20003990:	4668      	mov	r0, sp
20003992:	f020 0107 	bic.w	r1, r0, #7
20003996:	468d      	mov	sp, r1
20003998:	b401      	push	{r0}
2000399a:	f24e 1300 	movw	r3, #57600	; 0xe100
2000399e:	f2ce 0300 	movt	r3, #57344	; 0xe000
200039a2:	f44f 7200 	mov.w	r2, #512	; 0x200
200039a6:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    process_flag_irq( THRESHOLD_FLAG19 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag19_IRQn );
}
200039aa:	bc01      	pop	{r0}
200039ac:	4685      	mov	sp, r0
200039ae:	4770      	bx	lr

200039b0 <ACE_PPE_Flag20_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag20_IRQHandler( void )
#else
void ACE_PPE_Flag20_IRQHandler( void )
#endif
{
200039b0:	4668      	mov	r0, sp
200039b2:	f020 0107 	bic.w	r1, r0, #7
200039b6:	468d      	mov	sp, r1
200039b8:	b401      	push	{r0}
200039ba:	f24e 1300 	movw	r3, #57600	; 0xe100
200039be:	f2ce 0300 	movt	r3, #57344	; 0xe000
200039c2:	f44f 6280 	mov.w	r2, #1024	; 0x400
200039c6:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    process_flag_irq( THRESHOLD_FLAG20 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag20_IRQn );
}
200039ca:	bc01      	pop	{r0}
200039cc:	4685      	mov	sp, r0
200039ce:	4770      	bx	lr

200039d0 <ACE_PPE_Flag21_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag21_IRQHandler( void )
#else
void ACE_PPE_Flag21_IRQHandler( void )
#endif
{
200039d0:	4668      	mov	r0, sp
200039d2:	f020 0107 	bic.w	r1, r0, #7
200039d6:	468d      	mov	sp, r1
200039d8:	b401      	push	{r0}
200039da:	f24e 1300 	movw	r3, #57600	; 0xe100
200039de:	f2ce 0300 	movt	r3, #57344	; 0xe000
200039e2:	f44f 6200 	mov.w	r2, #2048	; 0x800
200039e6:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    process_flag_irq( THRESHOLD_FLAG21 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag21_IRQn );
}
200039ea:	bc01      	pop	{r0}
200039ec:	4685      	mov	sp, r0
200039ee:	4770      	bx	lr

200039f0 <ACE_PPE_Flag22_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag22_IRQHandler( void )
#else
void ACE_PPE_Flag22_IRQHandler( void )
#endif
{
200039f0:	4668      	mov	r0, sp
200039f2:	f020 0107 	bic.w	r1, r0, #7
200039f6:	468d      	mov	sp, r1
200039f8:	b401      	push	{r0}
200039fa:	f24e 1300 	movw	r3, #57600	; 0xe100
200039fe:	f2ce 0300 	movt	r3, #57344	; 0xe000
20003a02:	f44f 5280 	mov.w	r2, #4096	; 0x1000
20003a06:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    process_flag_irq( THRESHOLD_FLAG22 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag22_IRQn );
}
20003a0a:	bc01      	pop	{r0}
20003a0c:	4685      	mov	sp, r0
20003a0e:	4770      	bx	lr

20003a10 <ACE_PPE_Flag23_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag23_IRQHandler( void )
#else
void ACE_PPE_Flag23_IRQHandler( void )
#endif
{
20003a10:	4668      	mov	r0, sp
20003a12:	f020 0107 	bic.w	r1, r0, #7
20003a16:	468d      	mov	sp, r1
20003a18:	b401      	push	{r0}
20003a1a:	f24e 1300 	movw	r3, #57600	; 0xe100
20003a1e:	f2ce 0300 	movt	r3, #57344	; 0xe000
20003a22:	f44f 5200 	mov.w	r2, #8192	; 0x2000
20003a26:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    process_flag_irq( THRESHOLD_FLAG23 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag23_IRQn );
}
20003a2a:	bc01      	pop	{r0}
20003a2c:	4685      	mov	sp, r0
20003a2e:	4770      	bx	lr

20003a30 <ACE_PPE_Flag24_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag24_IRQHandler( void )
#else
void ACE_PPE_Flag24_IRQHandler( void )
#endif
{
20003a30:	4668      	mov	r0, sp
20003a32:	f020 0107 	bic.w	r1, r0, #7
20003a36:	468d      	mov	sp, r1
20003a38:	b401      	push	{r0}
20003a3a:	f24e 1300 	movw	r3, #57600	; 0xe100
20003a3e:	f2ce 0300 	movt	r3, #57344	; 0xe000
20003a42:	f44f 4280 	mov.w	r2, #16384	; 0x4000
20003a46:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    process_flag_irq( THRESHOLD_FLAG24 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag24_IRQn );
}
20003a4a:	bc01      	pop	{r0}
20003a4c:	4685      	mov	sp, r0
20003a4e:	4770      	bx	lr

20003a50 <ACE_PPE_Flag25_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag25_IRQHandler( void )
#else
void ACE_PPE_Flag25_IRQHandler( void )
#endif
{
20003a50:	4668      	mov	r0, sp
20003a52:	f020 0107 	bic.w	r1, r0, #7
20003a56:	468d      	mov	sp, r1
20003a58:	b401      	push	{r0}
20003a5a:	f24e 1300 	movw	r3, #57600	; 0xe100
20003a5e:	f2ce 0300 	movt	r3, #57344	; 0xe000
20003a62:	f44f 4200 	mov.w	r2, #32768	; 0x8000
20003a66:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    process_flag_irq( THRESHOLD_FLAG25 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag25_IRQn );
}
20003a6a:	bc01      	pop	{r0}
20003a6c:	4685      	mov	sp, r0
20003a6e:	4770      	bx	lr

20003a70 <ACE_PPE_Flag26_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag26_IRQHandler( void )
#else
void ACE_PPE_Flag26_IRQHandler( void )
#endif
{
20003a70:	4668      	mov	r0, sp
20003a72:	f020 0107 	bic.w	r1, r0, #7
20003a76:	468d      	mov	sp, r1
20003a78:	b401      	push	{r0}
20003a7a:	f24e 1300 	movw	r3, #57600	; 0xe100
20003a7e:	f2ce 0300 	movt	r3, #57344	; 0xe000
20003a82:	f44f 3280 	mov.w	r2, #65536	; 0x10000
20003a86:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    process_flag_irq( THRESHOLD_FLAG26 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag26_IRQn );
}
20003a8a:	bc01      	pop	{r0}
20003a8c:	4685      	mov	sp, r0
20003a8e:	4770      	bx	lr

20003a90 <ACE_PPE_Flag27_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag27_IRQHandler( void )
#else
void ACE_PPE_Flag27_IRQHandler( void )
#endif
{
20003a90:	4668      	mov	r0, sp
20003a92:	f020 0107 	bic.w	r1, r0, #7
20003a96:	468d      	mov	sp, r1
20003a98:	b401      	push	{r0}
20003a9a:	f24e 1300 	movw	r3, #57600	; 0xe100
20003a9e:	f2ce 0300 	movt	r3, #57344	; 0xe000
20003aa2:	f44f 3200 	mov.w	r2, #131072	; 0x20000
20003aa6:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    process_flag_irq( THRESHOLD_FLAG27 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag27_IRQn );
}
20003aaa:	bc01      	pop	{r0}
20003aac:	4685      	mov	sp, r0
20003aae:	4770      	bx	lr

20003ab0 <ACE_PPE_Flag28_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag28_IRQHandler( void )
#else
void ACE_PPE_Flag28_IRQHandler( void )
#endif
{
20003ab0:	4668      	mov	r0, sp
20003ab2:	f020 0107 	bic.w	r1, r0, #7
20003ab6:	468d      	mov	sp, r1
20003ab8:	b401      	push	{r0}
20003aba:	f24e 1300 	movw	r3, #57600	; 0xe100
20003abe:	f2ce 0300 	movt	r3, #57344	; 0xe000
20003ac2:	f44f 2280 	mov.w	r2, #262144	; 0x40000
20003ac6:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    process_flag_irq( THRESHOLD_FLAG28 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag28_IRQn );
}
20003aca:	bc01      	pop	{r0}
20003acc:	4685      	mov	sp, r0
20003ace:	4770      	bx	lr

20003ad0 <ACE_PPE_Flag29_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag29_IRQHandler( void )
#else
void ACE_PPE_Flag29_IRQHandler( void )
#endif
{
20003ad0:	4668      	mov	r0, sp
20003ad2:	f020 0107 	bic.w	r1, r0, #7
20003ad6:	468d      	mov	sp, r1
20003ad8:	b401      	push	{r0}
20003ada:	f24e 1300 	movw	r3, #57600	; 0xe100
20003ade:	f2ce 0300 	movt	r3, #57344	; 0xe000
20003ae2:	f44f 2200 	mov.w	r2, #524288	; 0x80000
20003ae6:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    process_flag_irq( THRESHOLD_FLAG29 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag29_IRQn );
}
20003aea:	bc01      	pop	{r0}
20003aec:	4685      	mov	sp, r0
20003aee:	4770      	bx	lr

20003af0 <ACE_PPE_Flag30_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag30_IRQHandler( void )
#else
void ACE_PPE_Flag30_IRQHandler( void )
#endif
{
20003af0:	4668      	mov	r0, sp
20003af2:	f020 0107 	bic.w	r1, r0, #7
20003af6:	468d      	mov	sp, r1
20003af8:	b401      	push	{r0}
20003afa:	f24e 1300 	movw	r3, #57600	; 0xe100
20003afe:	f2ce 0300 	movt	r3, #57344	; 0xe000
20003b02:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
20003b06:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    process_flag_irq( THRESHOLD_FLAG30 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag30_IRQn );
}
20003b0a:	bc01      	pop	{r0}
20003b0c:	4685      	mov	sp, r0
20003b0e:	4770      	bx	lr

20003b10 <ACE_PPE_Flag31_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag31_IRQHandler( void )
#else
void ACE_PPE_Flag31_IRQHandler( void )
#endif
{
20003b10:	4668      	mov	r0, sp
20003b12:	f020 0107 	bic.w	r1, r0, #7
20003b16:	468d      	mov	sp, r1
20003b18:	b401      	push	{r0}
20003b1a:	f24e 1300 	movw	r3, #57600	; 0xe100
20003b1e:	f2ce 0300 	movt	r3, #57344	; 0xe000
20003b22:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
20003b26:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    process_flag_irq( THRESHOLD_FLAG31 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag31_IRQn );
}
20003b2a:	bc01      	pop	{r0}
20003b2c:	4685      	mov	sp, r0
20003b2e:	4770      	bx	lr

20003b30 <__aeabi_drsub>:
20003b30:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
20003b34:	e002      	b.n	20003b3c <__adddf3>
20003b36:	bf00      	nop

20003b38 <__aeabi_dsub>:
20003b38:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

20003b3c <__adddf3>:
20003b3c:	b530      	push	{r4, r5, lr}
20003b3e:	ea4f 0441 	mov.w	r4, r1, lsl #1
20003b42:	ea4f 0543 	mov.w	r5, r3, lsl #1
20003b46:	ea94 0f05 	teq	r4, r5
20003b4a:	bf08      	it	eq
20003b4c:	ea90 0f02 	teqeq	r0, r2
20003b50:	bf1f      	itttt	ne
20003b52:	ea54 0c00 	orrsne.w	ip, r4, r0
20003b56:	ea55 0c02 	orrsne.w	ip, r5, r2
20003b5a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
20003b5e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
20003b62:	f000 80e2 	beq.w	20003d2a <__adddf3+0x1ee>
20003b66:	ea4f 5454 	mov.w	r4, r4, lsr #21
20003b6a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
20003b6e:	bfb8      	it	lt
20003b70:	426d      	neglt	r5, r5
20003b72:	dd0c      	ble.n	20003b8e <__adddf3+0x52>
20003b74:	442c      	add	r4, r5
20003b76:	ea80 0202 	eor.w	r2, r0, r2
20003b7a:	ea81 0303 	eor.w	r3, r1, r3
20003b7e:	ea82 0000 	eor.w	r0, r2, r0
20003b82:	ea83 0101 	eor.w	r1, r3, r1
20003b86:	ea80 0202 	eor.w	r2, r0, r2
20003b8a:	ea81 0303 	eor.w	r3, r1, r3
20003b8e:	2d36      	cmp	r5, #54	; 0x36
20003b90:	bf88      	it	hi
20003b92:	bd30      	pophi	{r4, r5, pc}
20003b94:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
20003b98:	ea4f 3101 	mov.w	r1, r1, lsl #12
20003b9c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
20003ba0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
20003ba4:	d002      	beq.n	20003bac <__adddf3+0x70>
20003ba6:	4240      	negs	r0, r0
20003ba8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
20003bac:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
20003bb0:	ea4f 3303 	mov.w	r3, r3, lsl #12
20003bb4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
20003bb8:	d002      	beq.n	20003bc0 <__adddf3+0x84>
20003bba:	4252      	negs	r2, r2
20003bbc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
20003bc0:	ea94 0f05 	teq	r4, r5
20003bc4:	f000 80a7 	beq.w	20003d16 <__adddf3+0x1da>
20003bc8:	f1a4 0401 	sub.w	r4, r4, #1
20003bcc:	f1d5 0e20 	rsbs	lr, r5, #32
20003bd0:	db0d      	blt.n	20003bee <__adddf3+0xb2>
20003bd2:	fa02 fc0e 	lsl.w	ip, r2, lr
20003bd6:	fa22 f205 	lsr.w	r2, r2, r5
20003bda:	1880      	adds	r0, r0, r2
20003bdc:	f141 0100 	adc.w	r1, r1, #0
20003be0:	fa03 f20e 	lsl.w	r2, r3, lr
20003be4:	1880      	adds	r0, r0, r2
20003be6:	fa43 f305 	asr.w	r3, r3, r5
20003bea:	4159      	adcs	r1, r3
20003bec:	e00e      	b.n	20003c0c <__adddf3+0xd0>
20003bee:	f1a5 0520 	sub.w	r5, r5, #32
20003bf2:	f10e 0e20 	add.w	lr, lr, #32
20003bf6:	2a01      	cmp	r2, #1
20003bf8:	fa03 fc0e 	lsl.w	ip, r3, lr
20003bfc:	bf28      	it	cs
20003bfe:	f04c 0c02 	orrcs.w	ip, ip, #2
20003c02:	fa43 f305 	asr.w	r3, r3, r5
20003c06:	18c0      	adds	r0, r0, r3
20003c08:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
20003c0c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
20003c10:	d507      	bpl.n	20003c22 <__adddf3+0xe6>
20003c12:	f04f 0e00 	mov.w	lr, #0
20003c16:	f1dc 0c00 	rsbs	ip, ip, #0
20003c1a:	eb7e 0000 	sbcs.w	r0, lr, r0
20003c1e:	eb6e 0101 	sbc.w	r1, lr, r1
20003c22:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
20003c26:	d31b      	bcc.n	20003c60 <__adddf3+0x124>
20003c28:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
20003c2c:	d30c      	bcc.n	20003c48 <__adddf3+0x10c>
20003c2e:	0849      	lsrs	r1, r1, #1
20003c30:	ea5f 0030 	movs.w	r0, r0, rrx
20003c34:	ea4f 0c3c 	mov.w	ip, ip, rrx
20003c38:	f104 0401 	add.w	r4, r4, #1
20003c3c:	ea4f 5244 	mov.w	r2, r4, lsl #21
20003c40:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
20003c44:	f080 809a 	bcs.w	20003d7c <__adddf3+0x240>
20003c48:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
20003c4c:	bf08      	it	eq
20003c4e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
20003c52:	f150 0000 	adcs.w	r0, r0, #0
20003c56:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
20003c5a:	ea41 0105 	orr.w	r1, r1, r5
20003c5e:	bd30      	pop	{r4, r5, pc}
20003c60:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
20003c64:	4140      	adcs	r0, r0
20003c66:	eb41 0101 	adc.w	r1, r1, r1
20003c6a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
20003c6e:	f1a4 0401 	sub.w	r4, r4, #1
20003c72:	d1e9      	bne.n	20003c48 <__adddf3+0x10c>
20003c74:	f091 0f00 	teq	r1, #0
20003c78:	bf04      	itt	eq
20003c7a:	4601      	moveq	r1, r0
20003c7c:	2000      	moveq	r0, #0
20003c7e:	fab1 f381 	clz	r3, r1
20003c82:	bf08      	it	eq
20003c84:	3320      	addeq	r3, #32
20003c86:	f1a3 030b 	sub.w	r3, r3, #11
20003c8a:	f1b3 0220 	subs.w	r2, r3, #32
20003c8e:	da0c      	bge.n	20003caa <__adddf3+0x16e>
20003c90:	320c      	adds	r2, #12
20003c92:	dd08      	ble.n	20003ca6 <__adddf3+0x16a>
20003c94:	f102 0c14 	add.w	ip, r2, #20
20003c98:	f1c2 020c 	rsb	r2, r2, #12
20003c9c:	fa01 f00c 	lsl.w	r0, r1, ip
20003ca0:	fa21 f102 	lsr.w	r1, r1, r2
20003ca4:	e00c      	b.n	20003cc0 <__adddf3+0x184>
20003ca6:	f102 0214 	add.w	r2, r2, #20
20003caa:	bfd8      	it	le
20003cac:	f1c2 0c20 	rsble	ip, r2, #32
20003cb0:	fa01 f102 	lsl.w	r1, r1, r2
20003cb4:	fa20 fc0c 	lsr.w	ip, r0, ip
20003cb8:	bfdc      	itt	le
20003cba:	ea41 010c 	orrle.w	r1, r1, ip
20003cbe:	4090      	lslle	r0, r2
20003cc0:	1ae4      	subs	r4, r4, r3
20003cc2:	bfa2      	ittt	ge
20003cc4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
20003cc8:	4329      	orrge	r1, r5
20003cca:	bd30      	popge	{r4, r5, pc}
20003ccc:	ea6f 0404 	mvn.w	r4, r4
20003cd0:	3c1f      	subs	r4, #31
20003cd2:	da1c      	bge.n	20003d0e <__adddf3+0x1d2>
20003cd4:	340c      	adds	r4, #12
20003cd6:	dc0e      	bgt.n	20003cf6 <__adddf3+0x1ba>
20003cd8:	f104 0414 	add.w	r4, r4, #20
20003cdc:	f1c4 0220 	rsb	r2, r4, #32
20003ce0:	fa20 f004 	lsr.w	r0, r0, r4
20003ce4:	fa01 f302 	lsl.w	r3, r1, r2
20003ce8:	ea40 0003 	orr.w	r0, r0, r3
20003cec:	fa21 f304 	lsr.w	r3, r1, r4
20003cf0:	ea45 0103 	orr.w	r1, r5, r3
20003cf4:	bd30      	pop	{r4, r5, pc}
20003cf6:	f1c4 040c 	rsb	r4, r4, #12
20003cfa:	f1c4 0220 	rsb	r2, r4, #32
20003cfe:	fa20 f002 	lsr.w	r0, r0, r2
20003d02:	fa01 f304 	lsl.w	r3, r1, r4
20003d06:	ea40 0003 	orr.w	r0, r0, r3
20003d0a:	4629      	mov	r1, r5
20003d0c:	bd30      	pop	{r4, r5, pc}
20003d0e:	fa21 f004 	lsr.w	r0, r1, r4
20003d12:	4629      	mov	r1, r5
20003d14:	bd30      	pop	{r4, r5, pc}
20003d16:	f094 0f00 	teq	r4, #0
20003d1a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
20003d1e:	bf06      	itte	eq
20003d20:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
20003d24:	3401      	addeq	r4, #1
20003d26:	3d01      	subne	r5, #1
20003d28:	e74e      	b.n	20003bc8 <__adddf3+0x8c>
20003d2a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
20003d2e:	bf18      	it	ne
20003d30:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
20003d34:	d029      	beq.n	20003d8a <__adddf3+0x24e>
20003d36:	ea94 0f05 	teq	r4, r5
20003d3a:	bf08      	it	eq
20003d3c:	ea90 0f02 	teqeq	r0, r2
20003d40:	d005      	beq.n	20003d4e <__adddf3+0x212>
20003d42:	ea54 0c00 	orrs.w	ip, r4, r0
20003d46:	bf04      	itt	eq
20003d48:	4619      	moveq	r1, r3
20003d4a:	4610      	moveq	r0, r2
20003d4c:	bd30      	pop	{r4, r5, pc}
20003d4e:	ea91 0f03 	teq	r1, r3
20003d52:	bf1e      	ittt	ne
20003d54:	2100      	movne	r1, #0
20003d56:	2000      	movne	r0, #0
20003d58:	bd30      	popne	{r4, r5, pc}
20003d5a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
20003d5e:	d105      	bne.n	20003d6c <__adddf3+0x230>
20003d60:	0040      	lsls	r0, r0, #1
20003d62:	4149      	adcs	r1, r1
20003d64:	bf28      	it	cs
20003d66:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
20003d6a:	bd30      	pop	{r4, r5, pc}
20003d6c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
20003d70:	bf3c      	itt	cc
20003d72:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
20003d76:	bd30      	popcc	{r4, r5, pc}
20003d78:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
20003d7c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
20003d80:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
20003d84:	f04f 0000 	mov.w	r0, #0
20003d88:	bd30      	pop	{r4, r5, pc}
20003d8a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
20003d8e:	bf1a      	itte	ne
20003d90:	4619      	movne	r1, r3
20003d92:	4610      	movne	r0, r2
20003d94:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
20003d98:	bf1c      	itt	ne
20003d9a:	460b      	movne	r3, r1
20003d9c:	4602      	movne	r2, r0
20003d9e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
20003da2:	bf06      	itte	eq
20003da4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
20003da8:	ea91 0f03 	teqeq	r1, r3
20003dac:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
20003db0:	bd30      	pop	{r4, r5, pc}
20003db2:	bf00      	nop

20003db4 <__aeabi_ui2d>:
20003db4:	f090 0f00 	teq	r0, #0
20003db8:	bf04      	itt	eq
20003dba:	2100      	moveq	r1, #0
20003dbc:	4770      	bxeq	lr
20003dbe:	b530      	push	{r4, r5, lr}
20003dc0:	f44f 6480 	mov.w	r4, #1024	; 0x400
20003dc4:	f104 0432 	add.w	r4, r4, #50	; 0x32
20003dc8:	f04f 0500 	mov.w	r5, #0
20003dcc:	f04f 0100 	mov.w	r1, #0
20003dd0:	e750      	b.n	20003c74 <__adddf3+0x138>
20003dd2:	bf00      	nop

20003dd4 <__aeabi_i2d>:
20003dd4:	f090 0f00 	teq	r0, #0
20003dd8:	bf04      	itt	eq
20003dda:	2100      	moveq	r1, #0
20003ddc:	4770      	bxeq	lr
20003dde:	b530      	push	{r4, r5, lr}
20003de0:	f44f 6480 	mov.w	r4, #1024	; 0x400
20003de4:	f104 0432 	add.w	r4, r4, #50	; 0x32
20003de8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
20003dec:	bf48      	it	mi
20003dee:	4240      	negmi	r0, r0
20003df0:	f04f 0100 	mov.w	r1, #0
20003df4:	e73e      	b.n	20003c74 <__adddf3+0x138>
20003df6:	bf00      	nop

20003df8 <__aeabi_f2d>:
20003df8:	0042      	lsls	r2, r0, #1
20003dfa:	ea4f 01e2 	mov.w	r1, r2, asr #3
20003dfe:	ea4f 0131 	mov.w	r1, r1, rrx
20003e02:	ea4f 7002 	mov.w	r0, r2, lsl #28
20003e06:	bf1f      	itttt	ne
20003e08:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
20003e0c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
20003e10:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
20003e14:	4770      	bxne	lr
20003e16:	f092 0f00 	teq	r2, #0
20003e1a:	bf14      	ite	ne
20003e1c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
20003e20:	4770      	bxeq	lr
20003e22:	b530      	push	{r4, r5, lr}
20003e24:	f44f 7460 	mov.w	r4, #896	; 0x380
20003e28:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
20003e2c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
20003e30:	e720      	b.n	20003c74 <__adddf3+0x138>
20003e32:	bf00      	nop

20003e34 <__aeabi_ul2d>:
20003e34:	ea50 0201 	orrs.w	r2, r0, r1
20003e38:	bf08      	it	eq
20003e3a:	4770      	bxeq	lr
20003e3c:	b530      	push	{r4, r5, lr}
20003e3e:	f04f 0500 	mov.w	r5, #0
20003e42:	e00a      	b.n	20003e5a <__aeabi_l2d+0x16>

20003e44 <__aeabi_l2d>:
20003e44:	ea50 0201 	orrs.w	r2, r0, r1
20003e48:	bf08      	it	eq
20003e4a:	4770      	bxeq	lr
20003e4c:	b530      	push	{r4, r5, lr}
20003e4e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
20003e52:	d502      	bpl.n	20003e5a <__aeabi_l2d+0x16>
20003e54:	4240      	negs	r0, r0
20003e56:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
20003e5a:	f44f 6480 	mov.w	r4, #1024	; 0x400
20003e5e:	f104 0432 	add.w	r4, r4, #50	; 0x32
20003e62:	ea5f 5c91 	movs.w	ip, r1, lsr #22
20003e66:	f43f aedc 	beq.w	20003c22 <__adddf3+0xe6>
20003e6a:	f04f 0203 	mov.w	r2, #3
20003e6e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
20003e72:	bf18      	it	ne
20003e74:	3203      	addne	r2, #3
20003e76:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
20003e7a:	bf18      	it	ne
20003e7c:	3203      	addne	r2, #3
20003e7e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
20003e82:	f1c2 0320 	rsb	r3, r2, #32
20003e86:	fa00 fc03 	lsl.w	ip, r0, r3
20003e8a:	fa20 f002 	lsr.w	r0, r0, r2
20003e8e:	fa01 fe03 	lsl.w	lr, r1, r3
20003e92:	ea40 000e 	orr.w	r0, r0, lr
20003e96:	fa21 f102 	lsr.w	r1, r1, r2
20003e9a:	4414      	add	r4, r2
20003e9c:	e6c1      	b.n	20003c22 <__adddf3+0xe6>
20003e9e:	bf00      	nop

20003ea0 <__aeabi_dmul>:
20003ea0:	b570      	push	{r4, r5, r6, lr}
20003ea2:	f04f 0cff 	mov.w	ip, #255	; 0xff
20003ea6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
20003eaa:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
20003eae:	bf1d      	ittte	ne
20003eb0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
20003eb4:	ea94 0f0c 	teqne	r4, ip
20003eb8:	ea95 0f0c 	teqne	r5, ip
20003ebc:	f000 f8de 	bleq	2000407c <__aeabi_dmul+0x1dc>
20003ec0:	442c      	add	r4, r5
20003ec2:	ea81 0603 	eor.w	r6, r1, r3
20003ec6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
20003eca:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
20003ece:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
20003ed2:	bf18      	it	ne
20003ed4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
20003ed8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
20003edc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
20003ee0:	d038      	beq.n	20003f54 <__aeabi_dmul+0xb4>
20003ee2:	fba0 ce02 	umull	ip, lr, r0, r2
20003ee6:	f04f 0500 	mov.w	r5, #0
20003eea:	fbe1 e502 	umlal	lr, r5, r1, r2
20003eee:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
20003ef2:	fbe0 e503 	umlal	lr, r5, r0, r3
20003ef6:	f04f 0600 	mov.w	r6, #0
20003efa:	fbe1 5603 	umlal	r5, r6, r1, r3
20003efe:	f09c 0f00 	teq	ip, #0
20003f02:	bf18      	it	ne
20003f04:	f04e 0e01 	orrne.w	lr, lr, #1
20003f08:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
20003f0c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
20003f10:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
20003f14:	d204      	bcs.n	20003f20 <__aeabi_dmul+0x80>
20003f16:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
20003f1a:	416d      	adcs	r5, r5
20003f1c:	eb46 0606 	adc.w	r6, r6, r6
20003f20:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
20003f24:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
20003f28:	ea4f 20c5 	mov.w	r0, r5, lsl #11
20003f2c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
20003f30:	ea4f 2ece 	mov.w	lr, lr, lsl #11
20003f34:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
20003f38:	bf88      	it	hi
20003f3a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
20003f3e:	d81e      	bhi.n	20003f7e <__aeabi_dmul+0xde>
20003f40:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
20003f44:	bf08      	it	eq
20003f46:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
20003f4a:	f150 0000 	adcs.w	r0, r0, #0
20003f4e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
20003f52:	bd70      	pop	{r4, r5, r6, pc}
20003f54:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
20003f58:	ea46 0101 	orr.w	r1, r6, r1
20003f5c:	ea40 0002 	orr.w	r0, r0, r2
20003f60:	ea81 0103 	eor.w	r1, r1, r3
20003f64:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
20003f68:	bfc2      	ittt	gt
20003f6a:	ebd4 050c 	rsbsgt	r5, r4, ip
20003f6e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
20003f72:	bd70      	popgt	{r4, r5, r6, pc}
20003f74:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
20003f78:	f04f 0e00 	mov.w	lr, #0
20003f7c:	3c01      	subs	r4, #1
20003f7e:	f300 80ab 	bgt.w	200040d8 <__aeabi_dmul+0x238>
20003f82:	f114 0f36 	cmn.w	r4, #54	; 0x36
20003f86:	bfde      	ittt	le
20003f88:	2000      	movle	r0, #0
20003f8a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
20003f8e:	bd70      	pople	{r4, r5, r6, pc}
20003f90:	f1c4 0400 	rsb	r4, r4, #0
20003f94:	3c20      	subs	r4, #32
20003f96:	da35      	bge.n	20004004 <__aeabi_dmul+0x164>
20003f98:	340c      	adds	r4, #12
20003f9a:	dc1b      	bgt.n	20003fd4 <__aeabi_dmul+0x134>
20003f9c:	f104 0414 	add.w	r4, r4, #20
20003fa0:	f1c4 0520 	rsb	r5, r4, #32
20003fa4:	fa00 f305 	lsl.w	r3, r0, r5
20003fa8:	fa20 f004 	lsr.w	r0, r0, r4
20003fac:	fa01 f205 	lsl.w	r2, r1, r5
20003fb0:	ea40 0002 	orr.w	r0, r0, r2
20003fb4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
20003fb8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
20003fbc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
20003fc0:	fa21 f604 	lsr.w	r6, r1, r4
20003fc4:	eb42 0106 	adc.w	r1, r2, r6
20003fc8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
20003fcc:	bf08      	it	eq
20003fce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
20003fd2:	bd70      	pop	{r4, r5, r6, pc}
20003fd4:	f1c4 040c 	rsb	r4, r4, #12
20003fd8:	f1c4 0520 	rsb	r5, r4, #32
20003fdc:	fa00 f304 	lsl.w	r3, r0, r4
20003fe0:	fa20 f005 	lsr.w	r0, r0, r5
20003fe4:	fa01 f204 	lsl.w	r2, r1, r4
20003fe8:	ea40 0002 	orr.w	r0, r0, r2
20003fec:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
20003ff0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
20003ff4:	f141 0100 	adc.w	r1, r1, #0
20003ff8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
20003ffc:	bf08      	it	eq
20003ffe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
20004002:	bd70      	pop	{r4, r5, r6, pc}
20004004:	f1c4 0520 	rsb	r5, r4, #32
20004008:	fa00 f205 	lsl.w	r2, r0, r5
2000400c:	ea4e 0e02 	orr.w	lr, lr, r2
20004010:	fa20 f304 	lsr.w	r3, r0, r4
20004014:	fa01 f205 	lsl.w	r2, r1, r5
20004018:	ea43 0302 	orr.w	r3, r3, r2
2000401c:	fa21 f004 	lsr.w	r0, r1, r4
20004020:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
20004024:	fa21 f204 	lsr.w	r2, r1, r4
20004028:	ea20 0002 	bic.w	r0, r0, r2
2000402c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
20004030:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
20004034:	bf08      	it	eq
20004036:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
2000403a:	bd70      	pop	{r4, r5, r6, pc}
2000403c:	f094 0f00 	teq	r4, #0
20004040:	d10f      	bne.n	20004062 <__aeabi_dmul+0x1c2>
20004042:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
20004046:	0040      	lsls	r0, r0, #1
20004048:	eb41 0101 	adc.w	r1, r1, r1
2000404c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
20004050:	bf08      	it	eq
20004052:	3c01      	subeq	r4, #1
20004054:	d0f7      	beq.n	20004046 <__aeabi_dmul+0x1a6>
20004056:	ea41 0106 	orr.w	r1, r1, r6
2000405a:	f095 0f00 	teq	r5, #0
2000405e:	bf18      	it	ne
20004060:	4770      	bxne	lr
20004062:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
20004066:	0052      	lsls	r2, r2, #1
20004068:	eb43 0303 	adc.w	r3, r3, r3
2000406c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
20004070:	bf08      	it	eq
20004072:	3d01      	subeq	r5, #1
20004074:	d0f7      	beq.n	20004066 <__aeabi_dmul+0x1c6>
20004076:	ea43 0306 	orr.w	r3, r3, r6
2000407a:	4770      	bx	lr
2000407c:	ea94 0f0c 	teq	r4, ip
20004080:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
20004084:	bf18      	it	ne
20004086:	ea95 0f0c 	teqne	r5, ip
2000408a:	d00c      	beq.n	200040a6 <__aeabi_dmul+0x206>
2000408c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
20004090:	bf18      	it	ne
20004092:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
20004096:	d1d1      	bne.n	2000403c <__aeabi_dmul+0x19c>
20004098:	ea81 0103 	eor.w	r1, r1, r3
2000409c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
200040a0:	f04f 0000 	mov.w	r0, #0
200040a4:	bd70      	pop	{r4, r5, r6, pc}
200040a6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
200040aa:	bf06      	itte	eq
200040ac:	4610      	moveq	r0, r2
200040ae:	4619      	moveq	r1, r3
200040b0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
200040b4:	d019      	beq.n	200040ea <__aeabi_dmul+0x24a>
200040b6:	ea94 0f0c 	teq	r4, ip
200040ba:	d102      	bne.n	200040c2 <__aeabi_dmul+0x222>
200040bc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
200040c0:	d113      	bne.n	200040ea <__aeabi_dmul+0x24a>
200040c2:	ea95 0f0c 	teq	r5, ip
200040c6:	d105      	bne.n	200040d4 <__aeabi_dmul+0x234>
200040c8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
200040cc:	bf1c      	itt	ne
200040ce:	4610      	movne	r0, r2
200040d0:	4619      	movne	r1, r3
200040d2:	d10a      	bne.n	200040ea <__aeabi_dmul+0x24a>
200040d4:	ea81 0103 	eor.w	r1, r1, r3
200040d8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
200040dc:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
200040e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
200040e4:	f04f 0000 	mov.w	r0, #0
200040e8:	bd70      	pop	{r4, r5, r6, pc}
200040ea:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
200040ee:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
200040f2:	bd70      	pop	{r4, r5, r6, pc}

200040f4 <__aeabi_ddiv>:
200040f4:	b570      	push	{r4, r5, r6, lr}
200040f6:	f04f 0cff 	mov.w	ip, #255	; 0xff
200040fa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
200040fe:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
20004102:	bf1d      	ittte	ne
20004104:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
20004108:	ea94 0f0c 	teqne	r4, ip
2000410c:	ea95 0f0c 	teqne	r5, ip
20004110:	f000 f8a7 	bleq	20004262 <__aeabi_ddiv+0x16e>
20004114:	eba4 0405 	sub.w	r4, r4, r5
20004118:	ea81 0e03 	eor.w	lr, r1, r3
2000411c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
20004120:	ea4f 3101 	mov.w	r1, r1, lsl #12
20004124:	f000 8088 	beq.w	20004238 <__aeabi_ddiv+0x144>
20004128:	ea4f 3303 	mov.w	r3, r3, lsl #12
2000412c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
20004130:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
20004134:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
20004138:	ea4f 2202 	mov.w	r2, r2, lsl #8
2000413c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
20004140:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
20004144:	ea4f 2600 	mov.w	r6, r0, lsl #8
20004148:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
2000414c:	429d      	cmp	r5, r3
2000414e:	bf08      	it	eq
20004150:	4296      	cmpeq	r6, r2
20004152:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
20004156:	f504 7440 	add.w	r4, r4, #768	; 0x300
2000415a:	d202      	bcs.n	20004162 <__aeabi_ddiv+0x6e>
2000415c:	085b      	lsrs	r3, r3, #1
2000415e:	ea4f 0232 	mov.w	r2, r2, rrx
20004162:	1ab6      	subs	r6, r6, r2
20004164:	eb65 0503 	sbc.w	r5, r5, r3
20004168:	085b      	lsrs	r3, r3, #1
2000416a:	ea4f 0232 	mov.w	r2, r2, rrx
2000416e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
20004172:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
20004176:	ebb6 0e02 	subs.w	lr, r6, r2
2000417a:	eb75 0e03 	sbcs.w	lr, r5, r3
2000417e:	bf22      	ittt	cs
20004180:	1ab6      	subcs	r6, r6, r2
20004182:	4675      	movcs	r5, lr
20004184:	ea40 000c 	orrcs.w	r0, r0, ip
20004188:	085b      	lsrs	r3, r3, #1
2000418a:	ea4f 0232 	mov.w	r2, r2, rrx
2000418e:	ebb6 0e02 	subs.w	lr, r6, r2
20004192:	eb75 0e03 	sbcs.w	lr, r5, r3
20004196:	bf22      	ittt	cs
20004198:	1ab6      	subcs	r6, r6, r2
2000419a:	4675      	movcs	r5, lr
2000419c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
200041a0:	085b      	lsrs	r3, r3, #1
200041a2:	ea4f 0232 	mov.w	r2, r2, rrx
200041a6:	ebb6 0e02 	subs.w	lr, r6, r2
200041aa:	eb75 0e03 	sbcs.w	lr, r5, r3
200041ae:	bf22      	ittt	cs
200041b0:	1ab6      	subcs	r6, r6, r2
200041b2:	4675      	movcs	r5, lr
200041b4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
200041b8:	085b      	lsrs	r3, r3, #1
200041ba:	ea4f 0232 	mov.w	r2, r2, rrx
200041be:	ebb6 0e02 	subs.w	lr, r6, r2
200041c2:	eb75 0e03 	sbcs.w	lr, r5, r3
200041c6:	bf22      	ittt	cs
200041c8:	1ab6      	subcs	r6, r6, r2
200041ca:	4675      	movcs	r5, lr
200041cc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
200041d0:	ea55 0e06 	orrs.w	lr, r5, r6
200041d4:	d018      	beq.n	20004208 <__aeabi_ddiv+0x114>
200041d6:	ea4f 1505 	mov.w	r5, r5, lsl #4
200041da:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
200041de:	ea4f 1606 	mov.w	r6, r6, lsl #4
200041e2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
200041e6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
200041ea:	ea4f 02c2 	mov.w	r2, r2, lsl #3
200041ee:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
200041f2:	d1c0      	bne.n	20004176 <__aeabi_ddiv+0x82>
200041f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
200041f8:	d10b      	bne.n	20004212 <__aeabi_ddiv+0x11e>
200041fa:	ea41 0100 	orr.w	r1, r1, r0
200041fe:	f04f 0000 	mov.w	r0, #0
20004202:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
20004206:	e7b6      	b.n	20004176 <__aeabi_ddiv+0x82>
20004208:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
2000420c:	bf04      	itt	eq
2000420e:	4301      	orreq	r1, r0
20004210:	2000      	moveq	r0, #0
20004212:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
20004216:	bf88      	it	hi
20004218:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
2000421c:	f63f aeaf 	bhi.w	20003f7e <__aeabi_dmul+0xde>
20004220:	ebb5 0c03 	subs.w	ip, r5, r3
20004224:	bf04      	itt	eq
20004226:	ebb6 0c02 	subseq.w	ip, r6, r2
2000422a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
2000422e:	f150 0000 	adcs.w	r0, r0, #0
20004232:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
20004236:	bd70      	pop	{r4, r5, r6, pc}
20004238:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
2000423c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
20004240:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
20004244:	bfc2      	ittt	gt
20004246:	ebd4 050c 	rsbsgt	r5, r4, ip
2000424a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
2000424e:	bd70      	popgt	{r4, r5, r6, pc}
20004250:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
20004254:	f04f 0e00 	mov.w	lr, #0
20004258:	3c01      	subs	r4, #1
2000425a:	e690      	b.n	20003f7e <__aeabi_dmul+0xde>
2000425c:	ea45 0e06 	orr.w	lr, r5, r6
20004260:	e68d      	b.n	20003f7e <__aeabi_dmul+0xde>
20004262:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
20004266:	ea94 0f0c 	teq	r4, ip
2000426a:	bf08      	it	eq
2000426c:	ea95 0f0c 	teqeq	r5, ip
20004270:	f43f af3b 	beq.w	200040ea <__aeabi_dmul+0x24a>
20004274:	ea94 0f0c 	teq	r4, ip
20004278:	d10a      	bne.n	20004290 <__aeabi_ddiv+0x19c>
2000427a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
2000427e:	f47f af34 	bne.w	200040ea <__aeabi_dmul+0x24a>
20004282:	ea95 0f0c 	teq	r5, ip
20004286:	f47f af25 	bne.w	200040d4 <__aeabi_dmul+0x234>
2000428a:	4610      	mov	r0, r2
2000428c:	4619      	mov	r1, r3
2000428e:	e72c      	b.n	200040ea <__aeabi_dmul+0x24a>
20004290:	ea95 0f0c 	teq	r5, ip
20004294:	d106      	bne.n	200042a4 <__aeabi_ddiv+0x1b0>
20004296:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
2000429a:	f43f aefd 	beq.w	20004098 <__aeabi_dmul+0x1f8>
2000429e:	4610      	mov	r0, r2
200042a0:	4619      	mov	r1, r3
200042a2:	e722      	b.n	200040ea <__aeabi_dmul+0x24a>
200042a4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
200042a8:	bf18      	it	ne
200042aa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
200042ae:	f47f aec5 	bne.w	2000403c <__aeabi_dmul+0x19c>
200042b2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
200042b6:	f47f af0d 	bne.w	200040d4 <__aeabi_dmul+0x234>
200042ba:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
200042be:	f47f aeeb 	bne.w	20004098 <__aeabi_dmul+0x1f8>
200042c2:	e712      	b.n	200040ea <__aeabi_dmul+0x24a>

200042c4 <__aeabi_d2iz>:
200042c4:	ea4f 0241 	mov.w	r2, r1, lsl #1
200042c8:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
200042cc:	d215      	bcs.n	200042fa <__aeabi_d2iz+0x36>
200042ce:	d511      	bpl.n	200042f4 <__aeabi_d2iz+0x30>
200042d0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
200042d4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
200042d8:	d912      	bls.n	20004300 <__aeabi_d2iz+0x3c>
200042da:	ea4f 23c1 	mov.w	r3, r1, lsl #11
200042de:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
200042e2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
200042e6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
200042ea:	fa23 f002 	lsr.w	r0, r3, r2
200042ee:	bf18      	it	ne
200042f0:	4240      	negne	r0, r0
200042f2:	4770      	bx	lr
200042f4:	f04f 0000 	mov.w	r0, #0
200042f8:	4770      	bx	lr
200042fa:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
200042fe:	d105      	bne.n	2000430c <__aeabi_d2iz+0x48>
20004300:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
20004304:	bf08      	it	eq
20004306:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
2000430a:	4770      	bx	lr
2000430c:	f04f 0000 	mov.w	r0, #0
20004310:	4770      	bx	lr
20004312:	bf00      	nop

20004314 <__aeabi_frsub>:
20004314:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
20004318:	e002      	b.n	20004320 <__addsf3>
2000431a:	bf00      	nop

2000431c <__aeabi_fsub>:
2000431c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

20004320 <__addsf3>:
20004320:	0042      	lsls	r2, r0, #1
20004322:	bf1f      	itttt	ne
20004324:	ea5f 0341 	movsne.w	r3, r1, lsl #1
20004328:	ea92 0f03 	teqne	r2, r3
2000432c:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
20004330:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
20004334:	d06a      	beq.n	2000440c <__addsf3+0xec>
20004336:	ea4f 6212 	mov.w	r2, r2, lsr #24
2000433a:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
2000433e:	bfc1      	itttt	gt
20004340:	18d2      	addgt	r2, r2, r3
20004342:	4041      	eorgt	r1, r0
20004344:	4048      	eorgt	r0, r1
20004346:	4041      	eorgt	r1, r0
20004348:	bfb8      	it	lt
2000434a:	425b      	neglt	r3, r3
2000434c:	2b19      	cmp	r3, #25
2000434e:	bf88      	it	hi
20004350:	4770      	bxhi	lr
20004352:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
20004356:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
2000435a:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
2000435e:	bf18      	it	ne
20004360:	4240      	negne	r0, r0
20004362:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
20004366:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
2000436a:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
2000436e:	bf18      	it	ne
20004370:	4249      	negne	r1, r1
20004372:	ea92 0f03 	teq	r2, r3
20004376:	d03f      	beq.n	200043f8 <__addsf3+0xd8>
20004378:	f1a2 0201 	sub.w	r2, r2, #1
2000437c:	fa41 fc03 	asr.w	ip, r1, r3
20004380:	eb10 000c 	adds.w	r0, r0, ip
20004384:	f1c3 0320 	rsb	r3, r3, #32
20004388:	fa01 f103 	lsl.w	r1, r1, r3
2000438c:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
20004390:	d502      	bpl.n	20004398 <__addsf3+0x78>
20004392:	4249      	negs	r1, r1
20004394:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
20004398:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
2000439c:	d313      	bcc.n	200043c6 <__addsf3+0xa6>
2000439e:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
200043a2:	d306      	bcc.n	200043b2 <__addsf3+0x92>
200043a4:	0840      	lsrs	r0, r0, #1
200043a6:	ea4f 0131 	mov.w	r1, r1, rrx
200043aa:	f102 0201 	add.w	r2, r2, #1
200043ae:	2afe      	cmp	r2, #254	; 0xfe
200043b0:	d251      	bcs.n	20004456 <__addsf3+0x136>
200043b2:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
200043b6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
200043ba:	bf08      	it	eq
200043bc:	f020 0001 	biceq.w	r0, r0, #1
200043c0:	ea40 0003 	orr.w	r0, r0, r3
200043c4:	4770      	bx	lr
200043c6:	0049      	lsls	r1, r1, #1
200043c8:	eb40 0000 	adc.w	r0, r0, r0
200043cc:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
200043d0:	f1a2 0201 	sub.w	r2, r2, #1
200043d4:	d1ed      	bne.n	200043b2 <__addsf3+0x92>
200043d6:	fab0 fc80 	clz	ip, r0
200043da:	f1ac 0c08 	sub.w	ip, ip, #8
200043de:	ebb2 020c 	subs.w	r2, r2, ip
200043e2:	fa00 f00c 	lsl.w	r0, r0, ip
200043e6:	bfaa      	itet	ge
200043e8:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
200043ec:	4252      	neglt	r2, r2
200043ee:	4318      	orrge	r0, r3
200043f0:	bfbc      	itt	lt
200043f2:	40d0      	lsrlt	r0, r2
200043f4:	4318      	orrlt	r0, r3
200043f6:	4770      	bx	lr
200043f8:	f092 0f00 	teq	r2, #0
200043fc:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
20004400:	bf06      	itte	eq
20004402:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
20004406:	3201      	addeq	r2, #1
20004408:	3b01      	subne	r3, #1
2000440a:	e7b5      	b.n	20004378 <__addsf3+0x58>
2000440c:	ea4f 0341 	mov.w	r3, r1, lsl #1
20004410:	ea7f 6c22 	mvns.w	ip, r2, asr #24
20004414:	bf18      	it	ne
20004416:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
2000441a:	d021      	beq.n	20004460 <__addsf3+0x140>
2000441c:	ea92 0f03 	teq	r2, r3
20004420:	d004      	beq.n	2000442c <__addsf3+0x10c>
20004422:	f092 0f00 	teq	r2, #0
20004426:	bf08      	it	eq
20004428:	4608      	moveq	r0, r1
2000442a:	4770      	bx	lr
2000442c:	ea90 0f01 	teq	r0, r1
20004430:	bf1c      	itt	ne
20004432:	2000      	movne	r0, #0
20004434:	4770      	bxne	lr
20004436:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
2000443a:	d104      	bne.n	20004446 <__addsf3+0x126>
2000443c:	0040      	lsls	r0, r0, #1
2000443e:	bf28      	it	cs
20004440:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
20004444:	4770      	bx	lr
20004446:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
2000444a:	bf3c      	itt	cc
2000444c:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
20004450:	4770      	bxcc	lr
20004452:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
20004456:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
2000445a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
2000445e:	4770      	bx	lr
20004460:	ea7f 6222 	mvns.w	r2, r2, asr #24
20004464:	bf16      	itet	ne
20004466:	4608      	movne	r0, r1
20004468:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
2000446c:	4601      	movne	r1, r0
2000446e:	0242      	lsls	r2, r0, #9
20004470:	bf06      	itte	eq
20004472:	ea5f 2341 	movseq.w	r3, r1, lsl #9
20004476:	ea90 0f01 	teqeq	r0, r1
2000447a:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
2000447e:	4770      	bx	lr

20004480 <__aeabi_ui2f>:
20004480:	f04f 0300 	mov.w	r3, #0
20004484:	e004      	b.n	20004490 <__aeabi_i2f+0x8>
20004486:	bf00      	nop

20004488 <__aeabi_i2f>:
20004488:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
2000448c:	bf48      	it	mi
2000448e:	4240      	negmi	r0, r0
20004490:	ea5f 0c00 	movs.w	ip, r0
20004494:	bf08      	it	eq
20004496:	4770      	bxeq	lr
20004498:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
2000449c:	4601      	mov	r1, r0
2000449e:	f04f 0000 	mov.w	r0, #0
200044a2:	e01c      	b.n	200044de <__aeabi_l2f+0x2a>

200044a4 <__aeabi_ul2f>:
200044a4:	ea50 0201 	orrs.w	r2, r0, r1
200044a8:	bf08      	it	eq
200044aa:	4770      	bxeq	lr
200044ac:	f04f 0300 	mov.w	r3, #0
200044b0:	e00a      	b.n	200044c8 <__aeabi_l2f+0x14>
200044b2:	bf00      	nop

200044b4 <__aeabi_l2f>:
200044b4:	ea50 0201 	orrs.w	r2, r0, r1
200044b8:	bf08      	it	eq
200044ba:	4770      	bxeq	lr
200044bc:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
200044c0:	d502      	bpl.n	200044c8 <__aeabi_l2f+0x14>
200044c2:	4240      	negs	r0, r0
200044c4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
200044c8:	ea5f 0c01 	movs.w	ip, r1
200044cc:	bf02      	ittt	eq
200044ce:	4684      	moveq	ip, r0
200044d0:	4601      	moveq	r1, r0
200044d2:	2000      	moveq	r0, #0
200044d4:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
200044d8:	bf08      	it	eq
200044da:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
200044de:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
200044e2:	fabc f28c 	clz	r2, ip
200044e6:	3a08      	subs	r2, #8
200044e8:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
200044ec:	db10      	blt.n	20004510 <__aeabi_l2f+0x5c>
200044ee:	fa01 fc02 	lsl.w	ip, r1, r2
200044f2:	4463      	add	r3, ip
200044f4:	fa00 fc02 	lsl.w	ip, r0, r2
200044f8:	f1c2 0220 	rsb	r2, r2, #32
200044fc:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
20004500:	fa20 f202 	lsr.w	r2, r0, r2
20004504:	eb43 0002 	adc.w	r0, r3, r2
20004508:	bf08      	it	eq
2000450a:	f020 0001 	biceq.w	r0, r0, #1
2000450e:	4770      	bx	lr
20004510:	f102 0220 	add.w	r2, r2, #32
20004514:	fa01 fc02 	lsl.w	ip, r1, r2
20004518:	f1c2 0220 	rsb	r2, r2, #32
2000451c:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
20004520:	fa21 f202 	lsr.w	r2, r1, r2
20004524:	eb43 0002 	adc.w	r0, r3, r2
20004528:	bf08      	it	eq
2000452a:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
2000452e:	4770      	bx	lr

20004530 <__errno>:
20004530:	f24a 6384 	movw	r3, #42628	; 0xa684
20004534:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004538:	6818      	ldr	r0, [r3, #0]
2000453a:	4770      	bx	lr

2000453c <__libc_init_array>:
2000453c:	b570      	push	{r4, r5, r6, lr}
2000453e:	f24a 56f8 	movw	r6, #42488	; 0xa5f8
20004542:	f24a 55f8 	movw	r5, #42488	; 0xa5f8
20004546:	f2c2 0600 	movt	r6, #8192	; 0x2000
2000454a:	f2c2 0500 	movt	r5, #8192	; 0x2000
2000454e:	1b76      	subs	r6, r6, r5
20004550:	10b6      	asrs	r6, r6, #2
20004552:	d006      	beq.n	20004562 <__libc_init_array+0x26>
20004554:	2400      	movs	r4, #0
20004556:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
2000455a:	3401      	adds	r4, #1
2000455c:	4798      	blx	r3
2000455e:	42a6      	cmp	r6, r4
20004560:	d8f9      	bhi.n	20004556 <__libc_init_array+0x1a>
20004562:	f24a 55f8 	movw	r5, #42488	; 0xa5f8
20004566:	f24a 56fc 	movw	r6, #42492	; 0xa5fc
2000456a:	f2c2 0500 	movt	r5, #8192	; 0x2000
2000456e:	f2c2 0600 	movt	r6, #8192	; 0x2000
20004572:	1b76      	subs	r6, r6, r5
20004574:	f006 f834 	bl	2000a5e0 <_init>
20004578:	10b6      	asrs	r6, r6, #2
2000457a:	d006      	beq.n	2000458a <__libc_init_array+0x4e>
2000457c:	2400      	movs	r4, #0
2000457e:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
20004582:	3401      	adds	r4, #1
20004584:	4798      	blx	r3
20004586:	42a6      	cmp	r6, r4
20004588:	d8f9      	bhi.n	2000457e <__libc_init_array+0x42>
2000458a:	bd70      	pop	{r4, r5, r6, pc}

2000458c <memset>:
2000458c:	2a03      	cmp	r2, #3
2000458e:	b2c9      	uxtb	r1, r1
20004590:	b430      	push	{r4, r5}
20004592:	d807      	bhi.n	200045a4 <memset+0x18>
20004594:	b122      	cbz	r2, 200045a0 <memset+0x14>
20004596:	2300      	movs	r3, #0
20004598:	54c1      	strb	r1, [r0, r3]
2000459a:	3301      	adds	r3, #1
2000459c:	4293      	cmp	r3, r2
2000459e:	d1fb      	bne.n	20004598 <memset+0xc>
200045a0:	bc30      	pop	{r4, r5}
200045a2:	4770      	bx	lr
200045a4:	eb00 0c02 	add.w	ip, r0, r2
200045a8:	4603      	mov	r3, r0
200045aa:	e001      	b.n	200045b0 <memset+0x24>
200045ac:	f803 1c01 	strb.w	r1, [r3, #-1]
200045b0:	f003 0403 	and.w	r4, r3, #3
200045b4:	461a      	mov	r2, r3
200045b6:	3301      	adds	r3, #1
200045b8:	2c00      	cmp	r4, #0
200045ba:	d1f7      	bne.n	200045ac <memset+0x20>
200045bc:	f04f 3301 	mov.w	r3, #16843009	; 0x1010101
200045c0:	ebc2 040c 	rsb	r4, r2, ip
200045c4:	fb03 f301 	mul.w	r3, r3, r1
200045c8:	e01f      	b.n	2000460a <memset+0x7e>
200045ca:	f842 3c40 	str.w	r3, [r2, #-64]
200045ce:	f842 3c3c 	str.w	r3, [r2, #-60]
200045d2:	f842 3c38 	str.w	r3, [r2, #-56]
200045d6:	f842 3c34 	str.w	r3, [r2, #-52]
200045da:	f842 3c30 	str.w	r3, [r2, #-48]
200045de:	f842 3c2c 	str.w	r3, [r2, #-44]
200045e2:	f842 3c28 	str.w	r3, [r2, #-40]
200045e6:	f842 3c24 	str.w	r3, [r2, #-36]
200045ea:	f842 3c20 	str.w	r3, [r2, #-32]
200045ee:	f842 3c1c 	str.w	r3, [r2, #-28]
200045f2:	f842 3c18 	str.w	r3, [r2, #-24]
200045f6:	f842 3c14 	str.w	r3, [r2, #-20]
200045fa:	f842 3c10 	str.w	r3, [r2, #-16]
200045fe:	f842 3c0c 	str.w	r3, [r2, #-12]
20004602:	f842 3c08 	str.w	r3, [r2, #-8]
20004606:	f842 3c04 	str.w	r3, [r2, #-4]
2000460a:	4615      	mov	r5, r2
2000460c:	3240      	adds	r2, #64	; 0x40
2000460e:	2c3f      	cmp	r4, #63	; 0x3f
20004610:	f1a4 0440 	sub.w	r4, r4, #64	; 0x40
20004614:	dcd9      	bgt.n	200045ca <memset+0x3e>
20004616:	462a      	mov	r2, r5
20004618:	ebc5 040c 	rsb	r4, r5, ip
2000461c:	e007      	b.n	2000462e <memset+0xa2>
2000461e:	f842 3c10 	str.w	r3, [r2, #-16]
20004622:	f842 3c0c 	str.w	r3, [r2, #-12]
20004626:	f842 3c08 	str.w	r3, [r2, #-8]
2000462a:	f842 3c04 	str.w	r3, [r2, #-4]
2000462e:	4615      	mov	r5, r2
20004630:	3210      	adds	r2, #16
20004632:	2c0f      	cmp	r4, #15
20004634:	f1a4 0410 	sub.w	r4, r4, #16
20004638:	dcf1      	bgt.n	2000461e <memset+0x92>
2000463a:	462a      	mov	r2, r5
2000463c:	ebc5 050c 	rsb	r5, r5, ip
20004640:	e001      	b.n	20004646 <memset+0xba>
20004642:	f842 3c04 	str.w	r3, [r2, #-4]
20004646:	4614      	mov	r4, r2
20004648:	3204      	adds	r2, #4
2000464a:	2d03      	cmp	r5, #3
2000464c:	f1a5 0504 	sub.w	r5, r5, #4
20004650:	dcf7      	bgt.n	20004642 <memset+0xb6>
20004652:	e001      	b.n	20004658 <memset+0xcc>
20004654:	f804 1b01 	strb.w	r1, [r4], #1
20004658:	4564      	cmp	r4, ip
2000465a:	d3fb      	bcc.n	20004654 <memset+0xc8>
2000465c:	e7a0      	b.n	200045a0 <memset+0x14>
2000465e:	bf00      	nop

20004660 <printf>:
20004660:	b40f      	push	{r0, r1, r2, r3}
20004662:	f24a 6384 	movw	r3, #42628	; 0xa684
20004666:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000466a:	b510      	push	{r4, lr}
2000466c:	681c      	ldr	r4, [r3, #0]
2000466e:	b082      	sub	sp, #8
20004670:	b124      	cbz	r4, 2000467c <printf+0x1c>
20004672:	69a3      	ldr	r3, [r4, #24]
20004674:	b913      	cbnz	r3, 2000467c <printf+0x1c>
20004676:	4620      	mov	r0, r4
20004678:	f002 fee6 	bl	20007448 <__sinit>
2000467c:	4620      	mov	r0, r4
2000467e:	ac05      	add	r4, sp, #20
20004680:	9a04      	ldr	r2, [sp, #16]
20004682:	4623      	mov	r3, r4
20004684:	6881      	ldr	r1, [r0, #8]
20004686:	9401      	str	r4, [sp, #4]
20004688:	f000 f87e 	bl	20004788 <_vfprintf_r>
2000468c:	b002      	add	sp, #8
2000468e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
20004692:	b004      	add	sp, #16
20004694:	4770      	bx	lr
20004696:	bf00      	nop

20004698 <_printf_r>:
20004698:	b40e      	push	{r1, r2, r3}
2000469a:	b510      	push	{r4, lr}
2000469c:	4604      	mov	r4, r0
2000469e:	b083      	sub	sp, #12
200046a0:	b118      	cbz	r0, 200046aa <_printf_r+0x12>
200046a2:	6983      	ldr	r3, [r0, #24]
200046a4:	b90b      	cbnz	r3, 200046aa <_printf_r+0x12>
200046a6:	f002 fecf 	bl	20007448 <__sinit>
200046aa:	4620      	mov	r0, r4
200046ac:	ac06      	add	r4, sp, #24
200046ae:	9a05      	ldr	r2, [sp, #20]
200046b0:	4623      	mov	r3, r4
200046b2:	6881      	ldr	r1, [r0, #8]
200046b4:	9401      	str	r4, [sp, #4]
200046b6:	f000 f867 	bl	20004788 <_vfprintf_r>
200046ba:	b003      	add	sp, #12
200046bc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
200046c0:	b003      	add	sp, #12
200046c2:	4770      	bx	lr

200046c4 <strncmp>:
200046c4:	b430      	push	{r4, r5}
200046c6:	4613      	mov	r3, r2
200046c8:	2a00      	cmp	r2, #0
200046ca:	d043      	beq.n	20004754 <strncmp+0x90>
200046cc:	ea41 0200 	orr.w	r2, r1, r0
200046d0:	f012 0f03 	tst.w	r2, #3
200046d4:	d125      	bne.n	20004722 <strncmp+0x5e>
200046d6:	2b03      	cmp	r3, #3
200046d8:	4604      	mov	r4, r0
200046da:	460d      	mov	r5, r1
200046dc:	d93d      	bls.n	2000475a <strncmp+0x96>
200046de:	6802      	ldr	r2, [r0, #0]
200046e0:	6809      	ldr	r1, [r1, #0]
200046e2:	428a      	cmp	r2, r1
200046e4:	d139      	bne.n	2000475a <strncmp+0x96>
200046e6:	3b04      	subs	r3, #4
200046e8:	d034      	beq.n	20004754 <strncmp+0x90>
200046ea:	f1a2 3101 	sub.w	r1, r2, #16843009	; 0x1010101
200046ee:	ea21 0202 	bic.w	r2, r1, r2
200046f2:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
200046f6:	d00d      	beq.n	20004714 <strncmp+0x50>
200046f8:	e02c      	b.n	20004754 <strncmp+0x90>
200046fa:	6822      	ldr	r2, [r4, #0]
200046fc:	6829      	ldr	r1, [r5, #0]
200046fe:	f1a2 3001 	sub.w	r0, r2, #16843009	; 0x1010101
20004702:	428a      	cmp	r2, r1
20004704:	ea20 0002 	bic.w	r0, r0, r2
20004708:	d127      	bne.n	2000475a <strncmp+0x96>
2000470a:	3b04      	subs	r3, #4
2000470c:	d022      	beq.n	20004754 <strncmp+0x90>
2000470e:	f010 3f80 	tst.w	r0, #2155905152	; 0x80808080
20004712:	d11f      	bne.n	20004754 <strncmp+0x90>
20004714:	3404      	adds	r4, #4
20004716:	3504      	adds	r5, #4
20004718:	2b03      	cmp	r3, #3
2000471a:	d8ee      	bhi.n	200046fa <strncmp+0x36>
2000471c:	4620      	mov	r0, r4
2000471e:	4629      	mov	r1, r5
20004720:	b1f3      	cbz	r3, 20004760 <strncmp+0x9c>
20004722:	7804      	ldrb	r4, [r0, #0]
20004724:	3b01      	subs	r3, #1
20004726:	f891 c000 	ldrb.w	ip, [r1]
2000472a:	4564      	cmp	r4, ip
2000472c:	d10f      	bne.n	2000474e <strncmp+0x8a>
2000472e:	b18b      	cbz	r3, 20004754 <strncmp+0x90>
20004730:	b184      	cbz	r4, 20004754 <strncmp+0x90>
20004732:	3b01      	subs	r3, #1
20004734:	2200      	movs	r2, #0
20004736:	e002      	b.n	2000473e <strncmp+0x7a>
20004738:	b163      	cbz	r3, 20004754 <strncmp+0x90>
2000473a:	b15c      	cbz	r4, 20004754 <strncmp+0x90>
2000473c:	3b01      	subs	r3, #1
2000473e:	1884      	adds	r4, r0, r2
20004740:	188d      	adds	r5, r1, r2
20004742:	3201      	adds	r2, #1
20004744:	7864      	ldrb	r4, [r4, #1]
20004746:	f895 c001 	ldrb.w	ip, [r5, #1]
2000474a:	4564      	cmp	r4, ip
2000474c:	d0f4      	beq.n	20004738 <strncmp+0x74>
2000474e:	ebcc 0004 	rsb	r0, ip, r4
20004752:	e000      	b.n	20004756 <strncmp+0x92>
20004754:	2000      	movs	r0, #0
20004756:	bc30      	pop	{r4, r5}
20004758:	4770      	bx	lr
2000475a:	4620      	mov	r0, r4
2000475c:	4629      	mov	r1, r5
2000475e:	e7e0      	b.n	20004722 <strncmp+0x5e>
20004760:	7824      	ldrb	r4, [r4, #0]
20004762:	f895 c000 	ldrb.w	ip, [r5]
20004766:	ebcc 0004 	rsb	r0, ip, r4
2000476a:	e7f4      	b.n	20004756 <strncmp+0x92>

2000476c <__sprint_r>:
2000476c:	6893      	ldr	r3, [r2, #8]
2000476e:	b510      	push	{r4, lr}
20004770:	4614      	mov	r4, r2
20004772:	b913      	cbnz	r3, 2000477a <__sprint_r+0xe>
20004774:	6053      	str	r3, [r2, #4]
20004776:	4618      	mov	r0, r3
20004778:	bd10      	pop	{r4, pc}
2000477a:	f002 ffc9 	bl	20007710 <__sfvwrite_r>
2000477e:	2300      	movs	r3, #0
20004780:	6063      	str	r3, [r4, #4]
20004782:	60a3      	str	r3, [r4, #8]
20004784:	bd10      	pop	{r4, pc}
20004786:	bf00      	nop

20004788 <_vfprintf_r>:
20004788:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
2000478c:	f5ad 6dae 	sub.w	sp, sp, #1392	; 0x570
20004790:	b083      	sub	sp, #12
20004792:	460e      	mov	r6, r1
20004794:	4615      	mov	r5, r2
20004796:	469a      	mov	sl, r3
20004798:	4681      	mov	r9, r0
2000479a:	f003 f9a9 	bl	20007af0 <_localeconv_r>
2000479e:	6800      	ldr	r0, [r0, #0]
200047a0:	901d      	str	r0, [sp, #116]	; 0x74
200047a2:	f1b9 0f00 	cmp.w	r9, #0
200047a6:	d004      	beq.n	200047b2 <_vfprintf_r+0x2a>
200047a8:	f8d9 3018 	ldr.w	r3, [r9, #24]
200047ac:	2b00      	cmp	r3, #0
200047ae:	f000 815a 	beq.w	20004a66 <_vfprintf_r+0x2de>
200047b2:	f24a 4314 	movw	r3, #42004	; 0xa414
200047b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200047ba:	429e      	cmp	r6, r3
200047bc:	bf08      	it	eq
200047be:	f8d9 6004 	ldreq.w	r6, [r9, #4]
200047c2:	d010      	beq.n	200047e6 <_vfprintf_r+0x5e>
200047c4:	f24a 4334 	movw	r3, #42036	; 0xa434
200047c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200047cc:	429e      	cmp	r6, r3
200047ce:	bf08      	it	eq
200047d0:	f8d9 6008 	ldreq.w	r6, [r9, #8]
200047d4:	d007      	beq.n	200047e6 <_vfprintf_r+0x5e>
200047d6:	f24a 4354 	movw	r3, #42068	; 0xa454
200047da:	f2c2 0300 	movt	r3, #8192	; 0x2000
200047de:	429e      	cmp	r6, r3
200047e0:	bf08      	it	eq
200047e2:	f8d9 600c 	ldreq.w	r6, [r9, #12]
200047e6:	f8b6 c00c 	ldrh.w	ip, [r6, #12]
200047ea:	fa1f f38c 	uxth.w	r3, ip
200047ee:	f413 5f00 	tst.w	r3, #8192	; 0x2000
200047f2:	d109      	bne.n	20004808 <_vfprintf_r+0x80>
200047f4:	f44c 5c00 	orr.w	ip, ip, #8192	; 0x2000
200047f8:	6e72      	ldr	r2, [r6, #100]	; 0x64
200047fa:	f8a6 c00c 	strh.w	ip, [r6, #12]
200047fe:	fa1f f38c 	uxth.w	r3, ip
20004802:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
20004806:	6672      	str	r2, [r6, #100]	; 0x64
20004808:	f013 0f08 	tst.w	r3, #8
2000480c:	f001 8301 	beq.w	20005e12 <_vfprintf_r+0x168a>
20004810:	6932      	ldr	r2, [r6, #16]
20004812:	2a00      	cmp	r2, #0
20004814:	f001 82fd 	beq.w	20005e12 <_vfprintf_r+0x168a>
20004818:	f003 031a 	and.w	r3, r3, #26
2000481c:	2b0a      	cmp	r3, #10
2000481e:	f000 80e0 	beq.w	200049e2 <_vfprintf_r+0x25a>
20004822:	2200      	movs	r2, #0
20004824:	9212      	str	r2, [sp, #72]	; 0x48
20004826:	921a      	str	r2, [sp, #104]	; 0x68
20004828:	2300      	movs	r3, #0
2000482a:	921c      	str	r2, [sp, #112]	; 0x70
2000482c:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004830:	9211      	str	r2, [sp, #68]	; 0x44
20004832:	3404      	adds	r4, #4
20004834:	9219      	str	r2, [sp, #100]	; 0x64
20004836:	f50d 62a4 	add.w	r2, sp, #1312	; 0x520
2000483a:	931b      	str	r3, [sp, #108]	; 0x6c
2000483c:	3204      	adds	r2, #4
2000483e:	f50d 6390 	add.w	r3, sp, #1152	; 0x480
20004842:	3228      	adds	r2, #40	; 0x28
20004844:	3303      	adds	r3, #3
20004846:	9218      	str	r2, [sp, #96]	; 0x60
20004848:	9307      	str	r3, [sp, #28]
2000484a:	2300      	movs	r3, #0
2000484c:	f8cd 454c 	str.w	r4, [sp, #1356]	; 0x54c
20004850:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004854:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20004858:	782b      	ldrb	r3, [r5, #0]
2000485a:	1e1a      	subs	r2, r3, #0
2000485c:	bf18      	it	ne
2000485e:	2201      	movne	r2, #1
20004860:	2b25      	cmp	r3, #37	; 0x25
20004862:	bf0c      	ite	eq
20004864:	2200      	moveq	r2, #0
20004866:	f002 0201 	andne.w	r2, r2, #1
2000486a:	b332      	cbz	r2, 200048ba <_vfprintf_r+0x132>
2000486c:	462f      	mov	r7, r5
2000486e:	f817 3f01 	ldrb.w	r3, [r7, #1]!
20004872:	1e1a      	subs	r2, r3, #0
20004874:	bf18      	it	ne
20004876:	2201      	movne	r2, #1
20004878:	2b25      	cmp	r3, #37	; 0x25
2000487a:	bf0c      	ite	eq
2000487c:	2200      	moveq	r2, #0
2000487e:	f002 0201 	andne.w	r2, r2, #1
20004882:	2a00      	cmp	r2, #0
20004884:	d1f3      	bne.n	2000486e <_vfprintf_r+0xe6>
20004886:	ebb7 0805 	subs.w	r8, r7, r5
2000488a:	bf08      	it	eq
2000488c:	463d      	moveq	r5, r7
2000488e:	d014      	beq.n	200048ba <_vfprintf_r+0x132>
20004890:	f8c4 8004 	str.w	r8, [r4, #4]
20004894:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004898:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
2000489c:	3301      	adds	r3, #1
2000489e:	6025      	str	r5, [r4, #0]
200048a0:	2b07      	cmp	r3, #7
200048a2:	4442      	add	r2, r8
200048a4:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200048a8:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200048ac:	dc78      	bgt.n	200049a0 <_vfprintf_r+0x218>
200048ae:	3408      	adds	r4, #8
200048b0:	9811      	ldr	r0, [sp, #68]	; 0x44
200048b2:	463d      	mov	r5, r7
200048b4:	4440      	add	r0, r8
200048b6:	9011      	str	r0, [sp, #68]	; 0x44
200048b8:	783b      	ldrb	r3, [r7, #0]
200048ba:	2b00      	cmp	r3, #0
200048bc:	d07c      	beq.n	200049b8 <_vfprintf_r+0x230>
200048be:	1c6b      	adds	r3, r5, #1
200048c0:	f04f 37ff 	mov.w	r7, #4294967295
200048c4:	202b      	movs	r0, #43	; 0x2b
200048c6:	f04f 0c20 	mov.w	ip, #32
200048ca:	2100      	movs	r1, #0
200048cc:	f04f 0200 	mov.w	r2, #0
200048d0:	910f      	str	r1, [sp, #60]	; 0x3c
200048d2:	f88d 2577 	strb.w	r2, [sp, #1399]	; 0x577
200048d6:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
200048da:	786a      	ldrb	r2, [r5, #1]
200048dc:	910a      	str	r1, [sp, #40]	; 0x28
200048de:	1c5d      	adds	r5, r3, #1
200048e0:	f1a2 0320 	sub.w	r3, r2, #32
200048e4:	2b58      	cmp	r3, #88	; 0x58
200048e6:	f200 8286 	bhi.w	20004df6 <_vfprintf_r+0x66e>
200048ea:	e8df f013 	tbh	[pc, r3, lsl #1]
200048ee:	0298      	.short	0x0298
200048f0:	02840284 	.word	0x02840284
200048f4:	028402a4 	.word	0x028402a4
200048f8:	02840284 	.word	0x02840284
200048fc:	02840284 	.word	0x02840284
20004900:	02ad0284 	.word	0x02ad0284
20004904:	028402ba 	.word	0x028402ba
20004908:	02ca02c1 	.word	0x02ca02c1
2000490c:	02e70284 	.word	0x02e70284
20004910:	02f002f0 	.word	0x02f002f0
20004914:	02f002f0 	.word	0x02f002f0
20004918:	02f002f0 	.word	0x02f002f0
2000491c:	02f002f0 	.word	0x02f002f0
20004920:	028402f0 	.word	0x028402f0
20004924:	02840284 	.word	0x02840284
20004928:	02840284 	.word	0x02840284
2000492c:	02840284 	.word	0x02840284
20004930:	02840284 	.word	0x02840284
20004934:	03040284 	.word	0x03040284
20004938:	02840326 	.word	0x02840326
2000493c:	02840326 	.word	0x02840326
20004940:	02840284 	.word	0x02840284
20004944:	036a0284 	.word	0x036a0284
20004948:	02840284 	.word	0x02840284
2000494c:	02840481 	.word	0x02840481
20004950:	02840284 	.word	0x02840284
20004954:	02840284 	.word	0x02840284
20004958:	02840414 	.word	0x02840414
2000495c:	042f0284 	.word	0x042f0284
20004960:	02840284 	.word	0x02840284
20004964:	02840284 	.word	0x02840284
20004968:	02840284 	.word	0x02840284
2000496c:	02840284 	.word	0x02840284
20004970:	02840284 	.word	0x02840284
20004974:	0465044f 	.word	0x0465044f
20004978:	03260326 	.word	0x03260326
2000497c:	03730326 	.word	0x03730326
20004980:	02840465 	.word	0x02840465
20004984:	03790284 	.word	0x03790284
20004988:	03850284 	.word	0x03850284
2000498c:	03ad0396 	.word	0x03ad0396
20004990:	0284040a 	.word	0x0284040a
20004994:	028403cc 	.word	0x028403cc
20004998:	028403f4 	.word	0x028403f4
2000499c:	00c00284 	.word	0x00c00284
200049a0:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200049a4:	4648      	mov	r0, r9
200049a6:	4631      	mov	r1, r6
200049a8:	320c      	adds	r2, #12
200049aa:	f7ff fedf 	bl	2000476c <__sprint_r>
200049ae:	b958      	cbnz	r0, 200049c8 <_vfprintf_r+0x240>
200049b0:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
200049b4:	3404      	adds	r4, #4
200049b6:	e77b      	b.n	200048b0 <_vfprintf_r+0x128>
200049b8:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
200049bc:	2b00      	cmp	r3, #0
200049be:	f041 8192 	bne.w	20005ce6 <_vfprintf_r+0x155e>
200049c2:	2300      	movs	r3, #0
200049c4:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200049c8:	89b3      	ldrh	r3, [r6, #12]
200049ca:	f013 0f40 	tst.w	r3, #64	; 0x40
200049ce:	d002      	beq.n	200049d6 <_vfprintf_r+0x24e>
200049d0:	f04f 30ff 	mov.w	r0, #4294967295
200049d4:	9011      	str	r0, [sp, #68]	; 0x44
200049d6:	9811      	ldr	r0, [sp, #68]	; 0x44
200049d8:	b05f      	add	sp, #380	; 0x17c
200049da:	f50d 6d80 	add.w	sp, sp, #1024	; 0x400
200049de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
200049e2:	f9b6 300e 	ldrsh.w	r3, [r6, #14]
200049e6:	2b00      	cmp	r3, #0
200049e8:	f6ff af1b 	blt.w	20004822 <_vfprintf_r+0x9a>
200049ec:	6a37      	ldr	r7, [r6, #32]
200049ee:	f02c 0c02 	bic.w	ip, ip, #2
200049f2:	f8d6 e028 	ldr.w	lr, [r6, #40]	; 0x28
200049f6:	f50d 648e 	add.w	r4, sp, #1136	; 0x470
200049fa:	f8ad c488 	strh.w	ip, [sp, #1160]	; 0x488
200049fe:	340c      	adds	r4, #12
20004a00:	f8b6 c00e 	ldrh.w	ip, [r6, #14]
20004a04:	462a      	mov	r2, r5
20004a06:	4653      	mov	r3, sl
20004a08:	4648      	mov	r0, r9
20004a0a:	4621      	mov	r1, r4
20004a0c:	ad1f      	add	r5, sp, #124	; 0x7c
20004a0e:	f8cd 749c 	str.w	r7, [sp, #1180]	; 0x49c
20004a12:	2700      	movs	r7, #0
20004a14:	f8cd 548c 	str.w	r5, [sp, #1164]	; 0x48c
20004a18:	f8cd 547c 	str.w	r5, [sp, #1148]	; 0x47c
20004a1c:	f44f 6580 	mov.w	r5, #1024	; 0x400
20004a20:	f8cd e4a4 	str.w	lr, [sp, #1188]	; 0x4a4
20004a24:	f8ad c48a 	strh.w	ip, [sp, #1162]	; 0x48a
20004a28:	f8cd 5490 	str.w	r5, [sp, #1168]	; 0x490
20004a2c:	f8cd 7494 	str.w	r7, [sp, #1172]	; 0x494
20004a30:	f8cd 5484 	str.w	r5, [sp, #1156]	; 0x484
20004a34:	f7ff fea8 	bl	20004788 <_vfprintf_r>
20004a38:	2800      	cmp	r0, #0
20004a3a:	9011      	str	r0, [sp, #68]	; 0x44
20004a3c:	db09      	blt.n	20004a52 <_vfprintf_r+0x2ca>
20004a3e:	4621      	mov	r1, r4
20004a40:	4648      	mov	r0, r9
20004a42:	f002 fb91 	bl	20007168 <_fflush_r>
20004a46:	9911      	ldr	r1, [sp, #68]	; 0x44
20004a48:	42b8      	cmp	r0, r7
20004a4a:	bf18      	it	ne
20004a4c:	f04f 31ff 	movne.w	r1, #4294967295
20004a50:	9111      	str	r1, [sp, #68]	; 0x44
20004a52:	f8bd 3488 	ldrh.w	r3, [sp, #1160]	; 0x488
20004a56:	f013 0f40 	tst.w	r3, #64	; 0x40
20004a5a:	d0bc      	beq.n	200049d6 <_vfprintf_r+0x24e>
20004a5c:	89b3      	ldrh	r3, [r6, #12]
20004a5e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
20004a62:	81b3      	strh	r3, [r6, #12]
20004a64:	e7b7      	b.n	200049d6 <_vfprintf_r+0x24e>
20004a66:	4648      	mov	r0, r9
20004a68:	f002 fcee 	bl	20007448 <__sinit>
20004a6c:	e6a1      	b.n	200047b2 <_vfprintf_r+0x2a>
20004a6e:	980a      	ldr	r0, [sp, #40]	; 0x28
20004a70:	f24a 3ce4 	movw	ip, #41956	; 0xa3e4
20004a74:	f2c2 0c00 	movt	ip, #8192	; 0x2000
20004a78:	9216      	str	r2, [sp, #88]	; 0x58
20004a7a:	f010 0f20 	tst.w	r0, #32
20004a7e:	f8cd c064 	str.w	ip, [sp, #100]	; 0x64
20004a82:	f000 836e 	beq.w	20005162 <_vfprintf_r+0x9da>
20004a86:	990b      	ldr	r1, [sp, #44]	; 0x2c
20004a88:	1dcb      	adds	r3, r1, #7
20004a8a:	f023 0307 	bic.w	r3, r3, #7
20004a8e:	f103 0208 	add.w	r2, r3, #8
20004a92:	920b      	str	r2, [sp, #44]	; 0x2c
20004a94:	e9d3 ab00 	ldrd	sl, fp, [r3]
20004a98:	ea5a 020b 	orrs.w	r2, sl, fp
20004a9c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20004a9e:	bf0c      	ite	eq
20004aa0:	2200      	moveq	r2, #0
20004aa2:	2201      	movne	r2, #1
20004aa4:	4213      	tst	r3, r2
20004aa6:	f040 866b 	bne.w	20005780 <_vfprintf_r+0xff8>
20004aaa:	2302      	movs	r3, #2
20004aac:	f04f 0100 	mov.w	r1, #0
20004ab0:	f88d 1577 	strb.w	r1, [sp, #1399]	; 0x577
20004ab4:	2f00      	cmp	r7, #0
20004ab6:	bfa2      	ittt	ge
20004ab8:	f8dd c028 	ldrge.w	ip, [sp, #40]	; 0x28
20004abc:	f02c 0c80 	bicge.w	ip, ip, #128	; 0x80
20004ac0:	f8cd c028 	strge.w	ip, [sp, #40]	; 0x28
20004ac4:	2f00      	cmp	r7, #0
20004ac6:	bf18      	it	ne
20004ac8:	f042 0201 	orrne.w	r2, r2, #1
20004acc:	2a00      	cmp	r2, #0
20004ace:	f000 841e 	beq.w	2000530e <_vfprintf_r+0xb86>
20004ad2:	2b01      	cmp	r3, #1
20004ad4:	f000 85de 	beq.w	20005694 <_vfprintf_r+0xf0c>
20004ad8:	2b02      	cmp	r3, #2
20004ada:	f000 85c1 	beq.w	20005660 <_vfprintf_r+0xed8>
20004ade:	9918      	ldr	r1, [sp, #96]	; 0x60
20004ae0:	9113      	str	r1, [sp, #76]	; 0x4c
20004ae2:	ea4f 08da 	mov.w	r8, sl, lsr #3
20004ae6:	ea4f 0cdb 	mov.w	ip, fp, lsr #3
20004aea:	ea48 784b 	orr.w	r8, r8, fp, lsl #29
20004aee:	f00a 0007 	and.w	r0, sl, #7
20004af2:	46e3      	mov	fp, ip
20004af4:	46c2      	mov	sl, r8
20004af6:	3030      	adds	r0, #48	; 0x30
20004af8:	ea5a 020b 	orrs.w	r2, sl, fp
20004afc:	f801 0d01 	strb.w	r0, [r1, #-1]!
20004b00:	d1ef      	bne.n	20004ae2 <_vfprintf_r+0x35a>
20004b02:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20004b06:	9113      	str	r1, [sp, #76]	; 0x4c
20004b08:	f01c 0f01 	tst.w	ip, #1
20004b0c:	f040 868c 	bne.w	20005828 <_vfprintf_r+0x10a0>
20004b10:	9818      	ldr	r0, [sp, #96]	; 0x60
20004b12:	1a40      	subs	r0, r0, r1
20004b14:	9010      	str	r0, [sp, #64]	; 0x40
20004b16:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20004b1a:	9a10      	ldr	r2, [sp, #64]	; 0x40
20004b1c:	9717      	str	r7, [sp, #92]	; 0x5c
20004b1e:	42ba      	cmp	r2, r7
20004b20:	bfb8      	it	lt
20004b22:	463a      	movlt	r2, r7
20004b24:	920c      	str	r2, [sp, #48]	; 0x30
20004b26:	b113      	cbz	r3, 20004b2e <_vfprintf_r+0x3a6>
20004b28:	9a0c      	ldr	r2, [sp, #48]	; 0x30
20004b2a:	3201      	adds	r2, #1
20004b2c:	920c      	str	r2, [sp, #48]	; 0x30
20004b2e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20004b30:	980a      	ldr	r0, [sp, #40]	; 0x28
20004b32:	f013 0302 	ands.w	r3, r3, #2
20004b36:	9315      	str	r3, [sp, #84]	; 0x54
20004b38:	bf1e      	ittt	ne
20004b3a:	f8dd c030 	ldrne.w	ip, [sp, #48]	; 0x30
20004b3e:	f10c 0c02 	addne.w	ip, ip, #2
20004b42:	f8cd c030 	strne.w	ip, [sp, #48]	; 0x30
20004b46:	f010 0084 	ands.w	r0, r0, #132	; 0x84
20004b4a:	9014      	str	r0, [sp, #80]	; 0x50
20004b4c:	d14d      	bne.n	20004bea <_vfprintf_r+0x462>
20004b4e:	990f      	ldr	r1, [sp, #60]	; 0x3c
20004b50:	9a0c      	ldr	r2, [sp, #48]	; 0x30
20004b52:	1a8f      	subs	r7, r1, r2
20004b54:	2f00      	cmp	r7, #0
20004b56:	dd48      	ble.n	20004bea <_vfprintf_r+0x462>
20004b58:	2f10      	cmp	r7, #16
20004b5a:	f24a 38a0 	movw	r8, #41888	; 0xa3a0
20004b5e:	bfd8      	it	le
20004b60:	f2c2 0800 	movtle	r8, #8192	; 0x2000
20004b64:	dd30      	ble.n	20004bc8 <_vfprintf_r+0x440>
20004b66:	f2c2 0800 	movt	r8, #8192	; 0x2000
20004b6a:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
20004b6e:	4643      	mov	r3, r8
20004b70:	f04f 0a10 	mov.w	sl, #16
20004b74:	46a8      	mov	r8, r5
20004b76:	f10b 0b0c 	add.w	fp, fp, #12
20004b7a:	461d      	mov	r5, r3
20004b7c:	e002      	b.n	20004b84 <_vfprintf_r+0x3fc>
20004b7e:	3f10      	subs	r7, #16
20004b80:	2f10      	cmp	r7, #16
20004b82:	dd1e      	ble.n	20004bc2 <_vfprintf_r+0x43a>
20004b84:	f8c4 a004 	str.w	sl, [r4, #4]
20004b88:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004b8c:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004b90:	3301      	adds	r3, #1
20004b92:	6025      	str	r5, [r4, #0]
20004b94:	3210      	adds	r2, #16
20004b96:	2b07      	cmp	r3, #7
20004b98:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004b9c:	f104 0408 	add.w	r4, r4, #8
20004ba0:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004ba4:	ddeb      	ble.n	20004b7e <_vfprintf_r+0x3f6>
20004ba6:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004baa:	4648      	mov	r0, r9
20004bac:	4631      	mov	r1, r6
20004bae:	465a      	mov	r2, fp
20004bb0:	3404      	adds	r4, #4
20004bb2:	f7ff fddb 	bl	2000476c <__sprint_r>
20004bb6:	2800      	cmp	r0, #0
20004bb8:	f47f af06 	bne.w	200049c8 <_vfprintf_r+0x240>
20004bbc:	3f10      	subs	r7, #16
20004bbe:	2f10      	cmp	r7, #16
20004bc0:	dce0      	bgt.n	20004b84 <_vfprintf_r+0x3fc>
20004bc2:	462b      	mov	r3, r5
20004bc4:	4645      	mov	r5, r8
20004bc6:	4698      	mov	r8, r3
20004bc8:	6067      	str	r7, [r4, #4]
20004bca:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004bce:	f8c4 8000 	str.w	r8, [r4]
20004bd2:	1c5a      	adds	r2, r3, #1
20004bd4:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20004bd8:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20004bdc:	19db      	adds	r3, r3, r7
20004bde:	2a07      	cmp	r2, #7
20004be0:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20004be4:	f300 858a 	bgt.w	200056fc <_vfprintf_r+0xf74>
20004be8:	3408      	adds	r4, #8
20004bea:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20004bee:	b19b      	cbz	r3, 20004c18 <_vfprintf_r+0x490>
20004bf0:	2301      	movs	r3, #1
20004bf2:	6063      	str	r3, [r4, #4]
20004bf4:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004bf8:	f50d 62ae 	add.w	r2, sp, #1392	; 0x570
20004bfc:	3207      	adds	r2, #7
20004bfe:	6022      	str	r2, [r4, #0]
20004c00:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004c04:	3301      	adds	r3, #1
20004c06:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004c0a:	3201      	adds	r2, #1
20004c0c:	2b07      	cmp	r3, #7
20004c0e:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004c12:	f300 84b6 	bgt.w	20005582 <_vfprintf_r+0xdfa>
20004c16:	3408      	adds	r4, #8
20004c18:	9b15      	ldr	r3, [sp, #84]	; 0x54
20004c1a:	b19b      	cbz	r3, 20004c44 <_vfprintf_r+0x4bc>
20004c1c:	2302      	movs	r3, #2
20004c1e:	6063      	str	r3, [r4, #4]
20004c20:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004c24:	f50d 62ae 	add.w	r2, sp, #1392	; 0x570
20004c28:	3204      	adds	r2, #4
20004c2a:	6022      	str	r2, [r4, #0]
20004c2c:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004c30:	3301      	adds	r3, #1
20004c32:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004c36:	3202      	adds	r2, #2
20004c38:	2b07      	cmp	r3, #7
20004c3a:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004c3e:	f300 84af 	bgt.w	200055a0 <_vfprintf_r+0xe18>
20004c42:	3408      	adds	r4, #8
20004c44:	f8dd c050 	ldr.w	ip, [sp, #80]	; 0x50
20004c48:	f1bc 0f80 	cmp.w	ip, #128	; 0x80
20004c4c:	f000 8376 	beq.w	2000533c <_vfprintf_r+0xbb4>
20004c50:	9b17      	ldr	r3, [sp, #92]	; 0x5c
20004c52:	9a10      	ldr	r2, [sp, #64]	; 0x40
20004c54:	1a9f      	subs	r7, r3, r2
20004c56:	2f00      	cmp	r7, #0
20004c58:	dd43      	ble.n	20004ce2 <_vfprintf_r+0x55a>
20004c5a:	2f10      	cmp	r7, #16
20004c5c:	f8df 8b8c 	ldr.w	r8, [pc, #2956]	; 200057ec <_vfprintf_r+0x1064>
20004c60:	dd2e      	ble.n	20004cc0 <_vfprintf_r+0x538>
20004c62:	4643      	mov	r3, r8
20004c64:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
20004c68:	46a8      	mov	r8, r5
20004c6a:	f04f 0a10 	mov.w	sl, #16
20004c6e:	f10b 0b0c 	add.w	fp, fp, #12
20004c72:	461d      	mov	r5, r3
20004c74:	e002      	b.n	20004c7c <_vfprintf_r+0x4f4>
20004c76:	3f10      	subs	r7, #16
20004c78:	2f10      	cmp	r7, #16
20004c7a:	dd1e      	ble.n	20004cba <_vfprintf_r+0x532>
20004c7c:	f8c4 a004 	str.w	sl, [r4, #4]
20004c80:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004c84:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004c88:	3301      	adds	r3, #1
20004c8a:	6025      	str	r5, [r4, #0]
20004c8c:	3210      	adds	r2, #16
20004c8e:	2b07      	cmp	r3, #7
20004c90:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004c94:	f104 0408 	add.w	r4, r4, #8
20004c98:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004c9c:	ddeb      	ble.n	20004c76 <_vfprintf_r+0x4ee>
20004c9e:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004ca2:	4648      	mov	r0, r9
20004ca4:	4631      	mov	r1, r6
20004ca6:	465a      	mov	r2, fp
20004ca8:	3404      	adds	r4, #4
20004caa:	f7ff fd5f 	bl	2000476c <__sprint_r>
20004cae:	2800      	cmp	r0, #0
20004cb0:	f47f ae8a 	bne.w	200049c8 <_vfprintf_r+0x240>
20004cb4:	3f10      	subs	r7, #16
20004cb6:	2f10      	cmp	r7, #16
20004cb8:	dce0      	bgt.n	20004c7c <_vfprintf_r+0x4f4>
20004cba:	462b      	mov	r3, r5
20004cbc:	4645      	mov	r5, r8
20004cbe:	4698      	mov	r8, r3
20004cc0:	6067      	str	r7, [r4, #4]
20004cc2:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004cc6:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004cca:	3301      	adds	r3, #1
20004ccc:	f8c4 8000 	str.w	r8, [r4]
20004cd0:	19d2      	adds	r2, r2, r7
20004cd2:	2b07      	cmp	r3, #7
20004cd4:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004cd8:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004cdc:	f300 8442 	bgt.w	20005564 <_vfprintf_r+0xddc>
20004ce0:	3408      	adds	r4, #8
20004ce2:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20004ce6:	f41c 7f80 	tst.w	ip, #256	; 0x100
20004cea:	f040 829d 	bne.w	20005228 <_vfprintf_r+0xaa0>
20004cee:	9810      	ldr	r0, [sp, #64]	; 0x40
20004cf0:	9913      	ldr	r1, [sp, #76]	; 0x4c
20004cf2:	6060      	str	r0, [r4, #4]
20004cf4:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004cf8:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004cfc:	3301      	adds	r3, #1
20004cfe:	6021      	str	r1, [r4, #0]
20004d00:	1812      	adds	r2, r2, r0
20004d02:	2b07      	cmp	r3, #7
20004d04:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004d08:	bfd8      	it	le
20004d0a:	f104 0308 	addle.w	r3, r4, #8
20004d0e:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004d12:	f300 839b 	bgt.w	2000544c <_vfprintf_r+0xcc4>
20004d16:	990a      	ldr	r1, [sp, #40]	; 0x28
20004d18:	f011 0f04 	tst.w	r1, #4
20004d1c:	d055      	beq.n	20004dca <_vfprintf_r+0x642>
20004d1e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
20004d20:	f8dd c030 	ldr.w	ip, [sp, #48]	; 0x30
20004d24:	ebcc 0702 	rsb	r7, ip, r2
20004d28:	2f00      	cmp	r7, #0
20004d2a:	dd4e      	ble.n	20004dca <_vfprintf_r+0x642>
20004d2c:	2f10      	cmp	r7, #16
20004d2e:	f24a 38a0 	movw	r8, #41888	; 0xa3a0
20004d32:	bfd8      	it	le
20004d34:	f2c2 0800 	movtle	r8, #8192	; 0x2000
20004d38:	dd2e      	ble.n	20004d98 <_vfprintf_r+0x610>
20004d3a:	f2c2 0800 	movt	r8, #8192	; 0x2000
20004d3e:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
20004d42:	4642      	mov	r2, r8
20004d44:	2410      	movs	r4, #16
20004d46:	46a8      	mov	r8, r5
20004d48:	f10a 0a0c 	add.w	sl, sl, #12
20004d4c:	4615      	mov	r5, r2
20004d4e:	e002      	b.n	20004d56 <_vfprintf_r+0x5ce>
20004d50:	3f10      	subs	r7, #16
20004d52:	2f10      	cmp	r7, #16
20004d54:	dd1d      	ble.n	20004d92 <_vfprintf_r+0x60a>
20004d56:	605c      	str	r4, [r3, #4]
20004d58:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20004d5c:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20004d60:	3201      	adds	r2, #1
20004d62:	601d      	str	r5, [r3, #0]
20004d64:	3110      	adds	r1, #16
20004d66:	2a07      	cmp	r2, #7
20004d68:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20004d6c:	f103 0308 	add.w	r3, r3, #8
20004d70:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20004d74:	ddec      	ble.n	20004d50 <_vfprintf_r+0x5c8>
20004d76:	4648      	mov	r0, r9
20004d78:	4631      	mov	r1, r6
20004d7a:	4652      	mov	r2, sl
20004d7c:	f7ff fcf6 	bl	2000476c <__sprint_r>
20004d80:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20004d84:	3304      	adds	r3, #4
20004d86:	2800      	cmp	r0, #0
20004d88:	f47f ae1e 	bne.w	200049c8 <_vfprintf_r+0x240>
20004d8c:	3f10      	subs	r7, #16
20004d8e:	2f10      	cmp	r7, #16
20004d90:	dce1      	bgt.n	20004d56 <_vfprintf_r+0x5ce>
20004d92:	462a      	mov	r2, r5
20004d94:	4645      	mov	r5, r8
20004d96:	4690      	mov	r8, r2
20004d98:	605f      	str	r7, [r3, #4]
20004d9a:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20004d9e:	f8c3 8000 	str.w	r8, [r3]
20004da2:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20004da6:	3201      	adds	r2, #1
20004da8:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20004dac:	18fb      	adds	r3, r7, r3
20004dae:	2a07      	cmp	r2, #7
20004db0:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20004db4:	dd0b      	ble.n	20004dce <_vfprintf_r+0x646>
20004db6:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20004dba:	4648      	mov	r0, r9
20004dbc:	4631      	mov	r1, r6
20004dbe:	320c      	adds	r2, #12
20004dc0:	f7ff fcd4 	bl	2000476c <__sprint_r>
20004dc4:	2800      	cmp	r0, #0
20004dc6:	f47f adff 	bne.w	200049c8 <_vfprintf_r+0x240>
20004dca:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20004dce:	9811      	ldr	r0, [sp, #68]	; 0x44
20004dd0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
20004dd2:	990f      	ldr	r1, [sp, #60]	; 0x3c
20004dd4:	428a      	cmp	r2, r1
20004dd6:	bfac      	ite	ge
20004dd8:	1880      	addge	r0, r0, r2
20004dda:	1840      	addlt	r0, r0, r1
20004ddc:	9011      	str	r0, [sp, #68]	; 0x44
20004dde:	2b00      	cmp	r3, #0
20004de0:	f040 8342 	bne.w	20005468 <_vfprintf_r+0xce0>
20004de4:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004de8:	2300      	movs	r3, #0
20004dea:	f8dd a02c 	ldr.w	sl, [sp, #44]	; 0x2c
20004dee:	3404      	adds	r4, #4
20004df0:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004df4:	e530      	b.n	20004858 <_vfprintf_r+0xd0>
20004df6:	9216      	str	r2, [sp, #88]	; 0x58
20004df8:	2a00      	cmp	r2, #0
20004dfa:	f43f addd 	beq.w	200049b8 <_vfprintf_r+0x230>
20004dfe:	f50d 60a4 	add.w	r0, sp, #1312	; 0x520
20004e02:	2301      	movs	r3, #1
20004e04:	f04f 0c00 	mov.w	ip, #0
20004e08:	3004      	adds	r0, #4
20004e0a:	930c      	str	r3, [sp, #48]	; 0x30
20004e0c:	f88d 2524 	strb.w	r2, [sp, #1316]	; 0x524
20004e10:	f88d c577 	strb.w	ip, [sp, #1399]	; 0x577
20004e14:	9013      	str	r0, [sp, #76]	; 0x4c
20004e16:	9310      	str	r3, [sp, #64]	; 0x40
20004e18:	2100      	movs	r1, #0
20004e1a:	9117      	str	r1, [sp, #92]	; 0x5c
20004e1c:	e687      	b.n	20004b2e <_vfprintf_r+0x3a6>
20004e1e:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20004e22:	2b00      	cmp	r3, #0
20004e24:	f040 852b 	bne.w	2000587e <_vfprintf_r+0x10f6>
20004e28:	990b      	ldr	r1, [sp, #44]	; 0x2c
20004e2a:	462b      	mov	r3, r5
20004e2c:	f88d c577 	strb.w	ip, [sp, #1399]	; 0x577
20004e30:	782a      	ldrb	r2, [r5, #0]
20004e32:	910b      	str	r1, [sp, #44]	; 0x2c
20004e34:	e553      	b.n	200048de <_vfprintf_r+0x156>
20004e36:	990b      	ldr	r1, [sp, #44]	; 0x2c
20004e38:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20004e3a:	f043 0301 	orr.w	r3, r3, #1
20004e3e:	930a      	str	r3, [sp, #40]	; 0x28
20004e40:	462b      	mov	r3, r5
20004e42:	782a      	ldrb	r2, [r5, #0]
20004e44:	910b      	str	r1, [sp, #44]	; 0x2c
20004e46:	e54a      	b.n	200048de <_vfprintf_r+0x156>
20004e48:	990b      	ldr	r1, [sp, #44]	; 0x2c
20004e4a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20004e4c:	6809      	ldr	r1, [r1, #0]
20004e4e:	910f      	str	r1, [sp, #60]	; 0x3c
20004e50:	1d11      	adds	r1, r2, #4
20004e52:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
20004e54:	2b00      	cmp	r3, #0
20004e56:	f2c0 8780 	blt.w	20005d5a <_vfprintf_r+0x15d2>
20004e5a:	782a      	ldrb	r2, [r5, #0]
20004e5c:	462b      	mov	r3, r5
20004e5e:	910b      	str	r1, [sp, #44]	; 0x2c
20004e60:	e53d      	b.n	200048de <_vfprintf_r+0x156>
20004e62:	990b      	ldr	r1, [sp, #44]	; 0x2c
20004e64:	462b      	mov	r3, r5
20004e66:	f88d 0577 	strb.w	r0, [sp, #1399]	; 0x577
20004e6a:	782a      	ldrb	r2, [r5, #0]
20004e6c:	910b      	str	r1, [sp, #44]	; 0x2c
20004e6e:	e536      	b.n	200048de <_vfprintf_r+0x156>
20004e70:	990b      	ldr	r1, [sp, #44]	; 0x2c
20004e72:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20004e74:	f043 0304 	orr.w	r3, r3, #4
20004e78:	930a      	str	r3, [sp, #40]	; 0x28
20004e7a:	462b      	mov	r3, r5
20004e7c:	782a      	ldrb	r2, [r5, #0]
20004e7e:	910b      	str	r1, [sp, #44]	; 0x2c
20004e80:	e52d      	b.n	200048de <_vfprintf_r+0x156>
20004e82:	462b      	mov	r3, r5
20004e84:	f813 2b01 	ldrb.w	r2, [r3], #1
20004e88:	2a2a      	cmp	r2, #42	; 0x2a
20004e8a:	f001 80cd 	beq.w	20006028 <_vfprintf_r+0x18a0>
20004e8e:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
20004e92:	2909      	cmp	r1, #9
20004e94:	f201 8037 	bhi.w	20005f06 <_vfprintf_r+0x177e>
20004e98:	3502      	adds	r5, #2
20004e9a:	2700      	movs	r7, #0
20004e9c:	f815 2c01 	ldrb.w	r2, [r5, #-1]
20004ea0:	eb07 0787 	add.w	r7, r7, r7, lsl #2
20004ea4:	462b      	mov	r3, r5
20004ea6:	3501      	adds	r5, #1
20004ea8:	eb01 0747 	add.w	r7, r1, r7, lsl #1
20004eac:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
20004eb0:	2909      	cmp	r1, #9
20004eb2:	d9f3      	bls.n	20004e9c <_vfprintf_r+0x714>
20004eb4:	ea47 77e7 	orr.w	r7, r7, r7, asr #31
20004eb8:	461d      	mov	r5, r3
20004eba:	e511      	b.n	200048e0 <_vfprintf_r+0x158>
20004ebc:	990b      	ldr	r1, [sp, #44]	; 0x2c
20004ebe:	462b      	mov	r3, r5
20004ec0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20004ec2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
20004ec6:	920a      	str	r2, [sp, #40]	; 0x28
20004ec8:	782a      	ldrb	r2, [r5, #0]
20004eca:	910b      	str	r1, [sp, #44]	; 0x2c
20004ecc:	e507      	b.n	200048de <_vfprintf_r+0x156>
20004ece:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
20004ed2:	f04f 0800 	mov.w	r8, #0
20004ed6:	462b      	mov	r3, r5
20004ed8:	eb08 0888 	add.w	r8, r8, r8, lsl #2
20004edc:	f813 2b01 	ldrb.w	r2, [r3], #1
20004ee0:	eb01 0848 	add.w	r8, r1, r8, lsl #1
20004ee4:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
20004ee8:	461d      	mov	r5, r3
20004eea:	2909      	cmp	r1, #9
20004eec:	d9f3      	bls.n	20004ed6 <_vfprintf_r+0x74e>
20004eee:	f8cd 803c 	str.w	r8, [sp, #60]	; 0x3c
20004ef2:	461d      	mov	r5, r3
20004ef4:	e4f4      	b.n	200048e0 <_vfprintf_r+0x158>
20004ef6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20004ef8:	9216      	str	r2, [sp, #88]	; 0x58
20004efa:	f043 0310 	orr.w	r3, r3, #16
20004efe:	930a      	str	r3, [sp, #40]	; 0x28
20004f00:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20004f04:	f01c 0f20 	tst.w	ip, #32
20004f08:	f000 815d 	beq.w	200051c6 <_vfprintf_r+0xa3e>
20004f0c:	980b      	ldr	r0, [sp, #44]	; 0x2c
20004f0e:	1dc3      	adds	r3, r0, #7
20004f10:	f023 0307 	bic.w	r3, r3, #7
20004f14:	f103 0108 	add.w	r1, r3, #8
20004f18:	910b      	str	r1, [sp, #44]	; 0x2c
20004f1a:	e9d3 ab00 	ldrd	sl, fp, [r3]
20004f1e:	f1ba 0f00 	cmp.w	sl, #0
20004f22:	f17b 0200 	sbcs.w	r2, fp, #0
20004f26:	f2c0 849b 	blt.w	20005860 <_vfprintf_r+0x10d8>
20004f2a:	ea5a 030b 	orrs.w	r3, sl, fp
20004f2e:	f04f 0301 	mov.w	r3, #1
20004f32:	bf0c      	ite	eq
20004f34:	2200      	moveq	r2, #0
20004f36:	2201      	movne	r2, #1
20004f38:	e5bc      	b.n	20004ab4 <_vfprintf_r+0x32c>
20004f3a:	980a      	ldr	r0, [sp, #40]	; 0x28
20004f3c:	9216      	str	r2, [sp, #88]	; 0x58
20004f3e:	f010 0f08 	tst.w	r0, #8
20004f42:	f000 84ed 	beq.w	20005920 <_vfprintf_r+0x1198>
20004f46:	990b      	ldr	r1, [sp, #44]	; 0x2c
20004f48:	1dcb      	adds	r3, r1, #7
20004f4a:	f023 0307 	bic.w	r3, r3, #7
20004f4e:	f103 0208 	add.w	r2, r3, #8
20004f52:	920b      	str	r2, [sp, #44]	; 0x2c
20004f54:	f8d3 8004 	ldr.w	r8, [r3, #4]
20004f58:	f8d3 a000 	ldr.w	sl, [r3]
20004f5c:	f8cd 806c 	str.w	r8, [sp, #108]	; 0x6c
20004f60:	f8cd a048 	str.w	sl, [sp, #72]	; 0x48
20004f64:	4650      	mov	r0, sl
20004f66:	4641      	mov	r1, r8
20004f68:	f004 f92e 	bl	200091c8 <__isinfd>
20004f6c:	4683      	mov	fp, r0
20004f6e:	2800      	cmp	r0, #0
20004f70:	f000 8599 	beq.w	20005aa6 <_vfprintf_r+0x131e>
20004f74:	4650      	mov	r0, sl
20004f76:	2200      	movs	r2, #0
20004f78:	2300      	movs	r3, #0
20004f7a:	4641      	mov	r1, r8
20004f7c:	f004 fd5a 	bl	20009a34 <__aeabi_dcmplt>
20004f80:	2800      	cmp	r0, #0
20004f82:	f040 850b 	bne.w	2000599c <_vfprintf_r+0x1214>
20004f86:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20004f8a:	f24a 31d8 	movw	r1, #41944	; 0xa3d8
20004f8e:	f24a 32d4 	movw	r2, #41940	; 0xa3d4
20004f92:	9816      	ldr	r0, [sp, #88]	; 0x58
20004f94:	f2c2 0100 	movt	r1, #8192	; 0x2000
20004f98:	f2c2 0200 	movt	r2, #8192	; 0x2000
20004f9c:	f04f 0c03 	mov.w	ip, #3
20004fa0:	2847      	cmp	r0, #71	; 0x47
20004fa2:	bfd8      	it	le
20004fa4:	4611      	movle	r1, r2
20004fa6:	9113      	str	r1, [sp, #76]	; 0x4c
20004fa8:	990a      	ldr	r1, [sp, #40]	; 0x28
20004faa:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
20004fae:	f021 0180 	bic.w	r1, r1, #128	; 0x80
20004fb2:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
20004fb6:	910a      	str	r1, [sp, #40]	; 0x28
20004fb8:	f04f 0c00 	mov.w	ip, #0
20004fbc:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
20004fc0:	e5b1      	b.n	20004b26 <_vfprintf_r+0x39e>
20004fc2:	990b      	ldr	r1, [sp, #44]	; 0x2c
20004fc4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20004fc6:	f043 0308 	orr.w	r3, r3, #8
20004fca:	930a      	str	r3, [sp, #40]	; 0x28
20004fcc:	462b      	mov	r3, r5
20004fce:	782a      	ldrb	r2, [r5, #0]
20004fd0:	910b      	str	r1, [sp, #44]	; 0x2c
20004fd2:	e484      	b.n	200048de <_vfprintf_r+0x156>
20004fd4:	990a      	ldr	r1, [sp, #40]	; 0x28
20004fd6:	f041 0140 	orr.w	r1, r1, #64	; 0x40
20004fda:	910a      	str	r1, [sp, #40]	; 0x28
20004fdc:	990b      	ldr	r1, [sp, #44]	; 0x2c
20004fde:	e73c      	b.n	20004e5a <_vfprintf_r+0x6d2>
20004fe0:	782a      	ldrb	r2, [r5, #0]
20004fe2:	2a6c      	cmp	r2, #108	; 0x6c
20004fe4:	f000 8555 	beq.w	20005a92 <_vfprintf_r+0x130a>
20004fe8:	990b      	ldr	r1, [sp, #44]	; 0x2c
20004fea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20004fec:	910b      	str	r1, [sp, #44]	; 0x2c
20004fee:	f043 0310 	orr.w	r3, r3, #16
20004ff2:	930a      	str	r3, [sp, #40]	; 0x28
20004ff4:	462b      	mov	r3, r5
20004ff6:	e472      	b.n	200048de <_vfprintf_r+0x156>
20004ff8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20004ffa:	f012 0f20 	tst.w	r2, #32
20004ffe:	f000 8482 	beq.w	20005906 <_vfprintf_r+0x117e>
20005002:	980b      	ldr	r0, [sp, #44]	; 0x2c
20005004:	9a11      	ldr	r2, [sp, #68]	; 0x44
20005006:	6803      	ldr	r3, [r0, #0]
20005008:	4610      	mov	r0, r2
2000500a:	ea4f 71e0 	mov.w	r1, r0, asr #31
2000500e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20005010:	e9c3 0100 	strd	r0, r1, [r3]
20005014:	f102 0a04 	add.w	sl, r2, #4
20005018:	e41e      	b.n	20004858 <_vfprintf_r+0xd0>
2000501a:	9216      	str	r2, [sp, #88]	; 0x58
2000501c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
2000501e:	f012 0320 	ands.w	r3, r2, #32
20005022:	f000 80ef 	beq.w	20005204 <_vfprintf_r+0xa7c>
20005026:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
20005028:	1dda      	adds	r2, r3, #7
2000502a:	2300      	movs	r3, #0
2000502c:	f022 0207 	bic.w	r2, r2, #7
20005030:	f102 0c08 	add.w	ip, r2, #8
20005034:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
20005038:	e9d2 ab00 	ldrd	sl, fp, [r2]
2000503c:	ea5a 000b 	orrs.w	r0, sl, fp
20005040:	bf0c      	ite	eq
20005042:	2200      	moveq	r2, #0
20005044:	2201      	movne	r2, #1
20005046:	e531      	b.n	20004aac <_vfprintf_r+0x324>
20005048:	980b      	ldr	r0, [sp, #44]	; 0x2c
2000504a:	2178      	movs	r1, #120	; 0x78
2000504c:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20005050:	9116      	str	r1, [sp, #88]	; 0x58
20005052:	6803      	ldr	r3, [r0, #0]
20005054:	f24a 30e4 	movw	r0, #41956	; 0xa3e4
20005058:	f88d 1575 	strb.w	r1, [sp, #1397]	; 0x575
2000505c:	2130      	movs	r1, #48	; 0x30
2000505e:	f88d 1574 	strb.w	r1, [sp, #1396]	; 0x574
20005062:	f04c 0c02 	orr.w	ip, ip, #2
20005066:	990b      	ldr	r1, [sp, #44]	; 0x2c
20005068:	1e1a      	subs	r2, r3, #0
2000506a:	bf18      	it	ne
2000506c:	2201      	movne	r2, #1
2000506e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20005072:	469a      	mov	sl, r3
20005074:	f04f 0b00 	mov.w	fp, #0
20005078:	3104      	adds	r1, #4
2000507a:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
2000507e:	9019      	str	r0, [sp, #100]	; 0x64
20005080:	2302      	movs	r3, #2
20005082:	910b      	str	r1, [sp, #44]	; 0x2c
20005084:	e512      	b.n	20004aac <_vfprintf_r+0x324>
20005086:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
20005088:	9216      	str	r2, [sp, #88]	; 0x58
2000508a:	f04f 0200 	mov.w	r2, #0
2000508e:	1d18      	adds	r0, r3, #4
20005090:	f88d 2577 	strb.w	r2, [sp, #1399]	; 0x577
20005094:	681b      	ldr	r3, [r3, #0]
20005096:	900b      	str	r0, [sp, #44]	; 0x2c
20005098:	9313      	str	r3, [sp, #76]	; 0x4c
2000509a:	2b00      	cmp	r3, #0
2000509c:	f000 86c6 	beq.w	20005e2c <_vfprintf_r+0x16a4>
200050a0:	2f00      	cmp	r7, #0
200050a2:	9813      	ldr	r0, [sp, #76]	; 0x4c
200050a4:	f2c0 868f 	blt.w	20005dc6 <_vfprintf_r+0x163e>
200050a8:	2100      	movs	r1, #0
200050aa:	463a      	mov	r2, r7
200050ac:	f003 f8a4 	bl	200081f8 <memchr>
200050b0:	4603      	mov	r3, r0
200050b2:	2800      	cmp	r0, #0
200050b4:	f000 86f5 	beq.w	20005ea2 <_vfprintf_r+0x171a>
200050b8:	9813      	ldr	r0, [sp, #76]	; 0x4c
200050ba:	1a1b      	subs	r3, r3, r0
200050bc:	9310      	str	r3, [sp, #64]	; 0x40
200050be:	42bb      	cmp	r3, r7
200050c0:	f340 85be 	ble.w	20005c40 <_vfprintf_r+0x14b8>
200050c4:	9710      	str	r7, [sp, #64]	; 0x40
200050c6:	2100      	movs	r1, #0
200050c8:	ea27 77e7 	bic.w	r7, r7, r7, asr #31
200050cc:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
200050d0:	970c      	str	r7, [sp, #48]	; 0x30
200050d2:	9117      	str	r1, [sp, #92]	; 0x5c
200050d4:	e527      	b.n	20004b26 <_vfprintf_r+0x39e>
200050d6:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
200050da:	9216      	str	r2, [sp, #88]	; 0x58
200050dc:	f01c 0f20 	tst.w	ip, #32
200050e0:	d023      	beq.n	2000512a <_vfprintf_r+0x9a2>
200050e2:	980b      	ldr	r0, [sp, #44]	; 0x2c
200050e4:	2301      	movs	r3, #1
200050e6:	1dc2      	adds	r2, r0, #7
200050e8:	f022 0207 	bic.w	r2, r2, #7
200050ec:	f102 0108 	add.w	r1, r2, #8
200050f0:	910b      	str	r1, [sp, #44]	; 0x2c
200050f2:	e9d2 ab00 	ldrd	sl, fp, [r2]
200050f6:	ea5a 020b 	orrs.w	r2, sl, fp
200050fa:	bf0c      	ite	eq
200050fc:	2200      	moveq	r2, #0
200050fe:	2201      	movne	r2, #1
20005100:	e4d4      	b.n	20004aac <_vfprintf_r+0x324>
20005102:	990a      	ldr	r1, [sp, #40]	; 0x28
20005104:	462b      	mov	r3, r5
20005106:	f041 0120 	orr.w	r1, r1, #32
2000510a:	910a      	str	r1, [sp, #40]	; 0x28
2000510c:	990b      	ldr	r1, [sp, #44]	; 0x2c
2000510e:	782a      	ldrb	r2, [r5, #0]
20005110:	910b      	str	r1, [sp, #44]	; 0x2c
20005112:	f7ff bbe4 	b.w	200048de <_vfprintf_r+0x156>
20005116:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20005118:	9216      	str	r2, [sp, #88]	; 0x58
2000511a:	f043 0310 	orr.w	r3, r3, #16
2000511e:	930a      	str	r3, [sp, #40]	; 0x28
20005120:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20005124:	f01c 0f20 	tst.w	ip, #32
20005128:	d1db      	bne.n	200050e2 <_vfprintf_r+0x95a>
2000512a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
2000512c:	f013 0f10 	tst.w	r3, #16
20005130:	f000 83d5 	beq.w	200058de <_vfprintf_r+0x1156>
20005134:	980b      	ldr	r0, [sp, #44]	; 0x2c
20005136:	2301      	movs	r3, #1
20005138:	1d02      	adds	r2, r0, #4
2000513a:	920b      	str	r2, [sp, #44]	; 0x2c
2000513c:	6801      	ldr	r1, [r0, #0]
2000513e:	1e0a      	subs	r2, r1, #0
20005140:	bf18      	it	ne
20005142:	2201      	movne	r2, #1
20005144:	468a      	mov	sl, r1
20005146:	f04f 0b00 	mov.w	fp, #0
2000514a:	e4af      	b.n	20004aac <_vfprintf_r+0x324>
2000514c:	980a      	ldr	r0, [sp, #40]	; 0x28
2000514e:	9216      	str	r2, [sp, #88]	; 0x58
20005150:	f24a 32c0 	movw	r2, #41920	; 0xa3c0
20005154:	f010 0f20 	tst.w	r0, #32
20005158:	f2c2 0200 	movt	r2, #8192	; 0x2000
2000515c:	9219      	str	r2, [sp, #100]	; 0x64
2000515e:	f47f ac92 	bne.w	20004a86 <_vfprintf_r+0x2fe>
20005162:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20005164:	f013 0f10 	tst.w	r3, #16
20005168:	f040 831a 	bne.w	200057a0 <_vfprintf_r+0x1018>
2000516c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
2000516e:	f012 0f40 	tst.w	r2, #64	; 0x40
20005172:	f000 8315 	beq.w	200057a0 <_vfprintf_r+0x1018>
20005176:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
20005178:	f103 0c04 	add.w	ip, r3, #4
2000517c:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
20005180:	f8b3 a000 	ldrh.w	sl, [r3]
20005184:	46d2      	mov	sl, sl
20005186:	f04f 0b00 	mov.w	fp, #0
2000518a:	e485      	b.n	20004a98 <_vfprintf_r+0x310>
2000518c:	9216      	str	r2, [sp, #88]	; 0x58
2000518e:	f50d 61a4 	add.w	r1, sp, #1312	; 0x520
20005192:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20005194:	f04f 0c01 	mov.w	ip, #1
20005198:	f04f 0000 	mov.w	r0, #0
2000519c:	3104      	adds	r1, #4
2000519e:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
200051a2:	6813      	ldr	r3, [r2, #0]
200051a4:	3204      	adds	r2, #4
200051a6:	f88d 0577 	strb.w	r0, [sp, #1399]	; 0x577
200051aa:	920b      	str	r2, [sp, #44]	; 0x2c
200051ac:	9113      	str	r1, [sp, #76]	; 0x4c
200051ae:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
200051b2:	f88d 3524 	strb.w	r3, [sp, #1316]	; 0x524
200051b6:	e62f      	b.n	20004e18 <_vfprintf_r+0x690>
200051b8:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
200051bc:	9216      	str	r2, [sp, #88]	; 0x58
200051be:	f01c 0f20 	tst.w	ip, #32
200051c2:	f47f aea3 	bne.w	20004f0c <_vfprintf_r+0x784>
200051c6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
200051c8:	f012 0f10 	tst.w	r2, #16
200051cc:	f040 82f1 	bne.w	200057b2 <_vfprintf_r+0x102a>
200051d0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
200051d2:	f012 0f40 	tst.w	r2, #64	; 0x40
200051d6:	f000 82ec 	beq.w	200057b2 <_vfprintf_r+0x102a>
200051da:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
200051dc:	f103 0c04 	add.w	ip, r3, #4
200051e0:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
200051e4:	f9b3 a000 	ldrsh.w	sl, [r3]
200051e8:	46d2      	mov	sl, sl
200051ea:	ea4f 7bea 	mov.w	fp, sl, asr #31
200051ee:	e696      	b.n	20004f1e <_vfprintf_r+0x796>
200051f0:	990a      	ldr	r1, [sp, #40]	; 0x28
200051f2:	9216      	str	r2, [sp, #88]	; 0x58
200051f4:	f041 0110 	orr.w	r1, r1, #16
200051f8:	910a      	str	r1, [sp, #40]	; 0x28
200051fa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
200051fc:	f012 0320 	ands.w	r3, r2, #32
20005200:	f47f af11 	bne.w	20005026 <_vfprintf_r+0x89e>
20005204:	990a      	ldr	r1, [sp, #40]	; 0x28
20005206:	f011 0210 	ands.w	r2, r1, #16
2000520a:	f000 8354 	beq.w	200058b6 <_vfprintf_r+0x112e>
2000520e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20005210:	f102 0c04 	add.w	ip, r2, #4
20005214:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
20005218:	6811      	ldr	r1, [r2, #0]
2000521a:	1e0a      	subs	r2, r1, #0
2000521c:	bf18      	it	ne
2000521e:	2201      	movne	r2, #1
20005220:	468a      	mov	sl, r1
20005222:	f04f 0b00 	mov.w	fp, #0
20005226:	e441      	b.n	20004aac <_vfprintf_r+0x324>
20005228:	9a16      	ldr	r2, [sp, #88]	; 0x58
2000522a:	2a65      	cmp	r2, #101	; 0x65
2000522c:	f340 8128 	ble.w	20005480 <_vfprintf_r+0xcf8>
20005230:	9812      	ldr	r0, [sp, #72]	; 0x48
20005232:	2200      	movs	r2, #0
20005234:	2300      	movs	r3, #0
20005236:	991b      	ldr	r1, [sp, #108]	; 0x6c
20005238:	f004 fbf2 	bl	20009a20 <__aeabi_dcmpeq>
2000523c:	2800      	cmp	r0, #0
2000523e:	f000 81be 	beq.w	200055be <_vfprintf_r+0xe36>
20005242:	2301      	movs	r3, #1
20005244:	6063      	str	r3, [r4, #4]
20005246:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
2000524a:	f24a 4300 	movw	r3, #41984	; 0xa400
2000524e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005252:	6023      	str	r3, [r4, #0]
20005254:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20005258:	3201      	adds	r2, #1
2000525a:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
2000525e:	3301      	adds	r3, #1
20005260:	2a07      	cmp	r2, #7
20005262:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20005266:	bfd8      	it	le
20005268:	f104 0308 	addle.w	r3, r4, #8
2000526c:	f300 839b 	bgt.w	200059a6 <_vfprintf_r+0x121e>
20005270:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
20005274:	981a      	ldr	r0, [sp, #104]	; 0x68
20005276:	4282      	cmp	r2, r0
20005278:	db04      	blt.n	20005284 <_vfprintf_r+0xafc>
2000527a:	990a      	ldr	r1, [sp, #40]	; 0x28
2000527c:	f011 0f01 	tst.w	r1, #1
20005280:	f43f ad49 	beq.w	20004d16 <_vfprintf_r+0x58e>
20005284:	2201      	movs	r2, #1
20005286:	605a      	str	r2, [r3, #4]
20005288:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
2000528c:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20005290:	3201      	adds	r2, #1
20005292:	981d      	ldr	r0, [sp, #116]	; 0x74
20005294:	3101      	adds	r1, #1
20005296:	2a07      	cmp	r2, #7
20005298:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
2000529c:	6018      	str	r0, [r3, #0]
2000529e:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
200052a2:	f300 855f 	bgt.w	20005d64 <_vfprintf_r+0x15dc>
200052a6:	3308      	adds	r3, #8
200052a8:	991a      	ldr	r1, [sp, #104]	; 0x68
200052aa:	1e4f      	subs	r7, r1, #1
200052ac:	2f00      	cmp	r7, #0
200052ae:	f77f ad32 	ble.w	20004d16 <_vfprintf_r+0x58e>
200052b2:	2f10      	cmp	r7, #16
200052b4:	f8df 8534 	ldr.w	r8, [pc, #1332]	; 200057ec <_vfprintf_r+0x1064>
200052b8:	f340 82ea 	ble.w	20005890 <_vfprintf_r+0x1108>
200052bc:	4642      	mov	r2, r8
200052be:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
200052c2:	46a8      	mov	r8, r5
200052c4:	2410      	movs	r4, #16
200052c6:	f10a 0a0c 	add.w	sl, sl, #12
200052ca:	4615      	mov	r5, r2
200052cc:	e003      	b.n	200052d6 <_vfprintf_r+0xb4e>
200052ce:	3f10      	subs	r7, #16
200052d0:	2f10      	cmp	r7, #16
200052d2:	f340 82da 	ble.w	2000588a <_vfprintf_r+0x1102>
200052d6:	605c      	str	r4, [r3, #4]
200052d8:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
200052dc:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
200052e0:	3201      	adds	r2, #1
200052e2:	601d      	str	r5, [r3, #0]
200052e4:	3110      	adds	r1, #16
200052e6:	2a07      	cmp	r2, #7
200052e8:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
200052ec:	f103 0308 	add.w	r3, r3, #8
200052f0:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
200052f4:	ddeb      	ble.n	200052ce <_vfprintf_r+0xb46>
200052f6:	4648      	mov	r0, r9
200052f8:	4631      	mov	r1, r6
200052fa:	4652      	mov	r2, sl
200052fc:	f7ff fa36 	bl	2000476c <__sprint_r>
20005300:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20005304:	3304      	adds	r3, #4
20005306:	2800      	cmp	r0, #0
20005308:	d0e1      	beq.n	200052ce <_vfprintf_r+0xb46>
2000530a:	f7ff bb5d 	b.w	200049c8 <_vfprintf_r+0x240>
2000530e:	b97b      	cbnz	r3, 20005330 <_vfprintf_r+0xba8>
20005310:	990a      	ldr	r1, [sp, #40]	; 0x28
20005312:	f011 0f01 	tst.w	r1, #1
20005316:	d00b      	beq.n	20005330 <_vfprintf_r+0xba8>
20005318:	f50d 62a4 	add.w	r2, sp, #1312	; 0x520
2000531c:	2330      	movs	r3, #48	; 0x30
2000531e:	3204      	adds	r2, #4
20005320:	f88d 354b 	strb.w	r3, [sp, #1355]	; 0x54b
20005324:	3227      	adds	r2, #39	; 0x27
20005326:	2301      	movs	r3, #1
20005328:	9213      	str	r2, [sp, #76]	; 0x4c
2000532a:	9310      	str	r3, [sp, #64]	; 0x40
2000532c:	f7ff bbf3 	b.w	20004b16 <_vfprintf_r+0x38e>
20005330:	9818      	ldr	r0, [sp, #96]	; 0x60
20005332:	2100      	movs	r1, #0
20005334:	9110      	str	r1, [sp, #64]	; 0x40
20005336:	9013      	str	r0, [sp, #76]	; 0x4c
20005338:	f7ff bbed 	b.w	20004b16 <_vfprintf_r+0x38e>
2000533c:	980f      	ldr	r0, [sp, #60]	; 0x3c
2000533e:	990c      	ldr	r1, [sp, #48]	; 0x30
20005340:	1a47      	subs	r7, r0, r1
20005342:	2f00      	cmp	r7, #0
20005344:	f77f ac84 	ble.w	20004c50 <_vfprintf_r+0x4c8>
20005348:	2f10      	cmp	r7, #16
2000534a:	f8df 84a0 	ldr.w	r8, [pc, #1184]	; 200057ec <_vfprintf_r+0x1064>
2000534e:	dd2e      	ble.n	200053ae <_vfprintf_r+0xc26>
20005350:	4643      	mov	r3, r8
20005352:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
20005356:	46a8      	mov	r8, r5
20005358:	f04f 0a10 	mov.w	sl, #16
2000535c:	f10b 0b0c 	add.w	fp, fp, #12
20005360:	461d      	mov	r5, r3
20005362:	e002      	b.n	2000536a <_vfprintf_r+0xbe2>
20005364:	3f10      	subs	r7, #16
20005366:	2f10      	cmp	r7, #16
20005368:	dd1e      	ble.n	200053a8 <_vfprintf_r+0xc20>
2000536a:	f8c4 a004 	str.w	sl, [r4, #4]
2000536e:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20005372:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20005376:	3301      	adds	r3, #1
20005378:	6025      	str	r5, [r4, #0]
2000537a:	3210      	adds	r2, #16
2000537c:	2b07      	cmp	r3, #7
2000537e:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20005382:	f104 0408 	add.w	r4, r4, #8
20005386:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
2000538a:	ddeb      	ble.n	20005364 <_vfprintf_r+0xbdc>
2000538c:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20005390:	4648      	mov	r0, r9
20005392:	4631      	mov	r1, r6
20005394:	465a      	mov	r2, fp
20005396:	3404      	adds	r4, #4
20005398:	f7ff f9e8 	bl	2000476c <__sprint_r>
2000539c:	2800      	cmp	r0, #0
2000539e:	f47f ab13 	bne.w	200049c8 <_vfprintf_r+0x240>
200053a2:	3f10      	subs	r7, #16
200053a4:	2f10      	cmp	r7, #16
200053a6:	dce0      	bgt.n	2000536a <_vfprintf_r+0xbe2>
200053a8:	462b      	mov	r3, r5
200053aa:	4645      	mov	r5, r8
200053ac:	4698      	mov	r8, r3
200053ae:	6067      	str	r7, [r4, #4]
200053b0:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200053b4:	f8c4 8000 	str.w	r8, [r4]
200053b8:	1c5a      	adds	r2, r3, #1
200053ba:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
200053be:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
200053c2:	19db      	adds	r3, r3, r7
200053c4:	2a07      	cmp	r2, #7
200053c6:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
200053ca:	f300 823a 	bgt.w	20005842 <_vfprintf_r+0x10ba>
200053ce:	3408      	adds	r4, #8
200053d0:	e43e      	b.n	20004c50 <_vfprintf_r+0x4c8>
200053d2:	9913      	ldr	r1, [sp, #76]	; 0x4c
200053d4:	6063      	str	r3, [r4, #4]
200053d6:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
200053da:	6021      	str	r1, [r4, #0]
200053dc:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
200053e0:	3201      	adds	r2, #1
200053e2:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
200053e6:	18cb      	adds	r3, r1, r3
200053e8:	2a07      	cmp	r2, #7
200053ea:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
200053ee:	f300 8549 	bgt.w	20005e84 <_vfprintf_r+0x16fc>
200053f2:	3408      	adds	r4, #8
200053f4:	9a1d      	ldr	r2, [sp, #116]	; 0x74
200053f6:	2301      	movs	r3, #1
200053f8:	f8dd 7570 	ldr.w	r7, [sp, #1392]	; 0x570
200053fc:	6063      	str	r3, [r4, #4]
200053fe:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20005402:	6022      	str	r2, [r4, #0]
20005404:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20005408:	3301      	adds	r3, #1
2000540a:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
2000540e:	3201      	adds	r2, #1
20005410:	2b07      	cmp	r3, #7
20005412:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20005416:	bfd8      	it	le
20005418:	f104 0308 	addle.w	r3, r4, #8
2000541c:	f300 8523 	bgt.w	20005e66 <_vfprintf_r+0x16de>
20005420:	9813      	ldr	r0, [sp, #76]	; 0x4c
20005422:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
20005426:	19c7      	adds	r7, r0, r7
20005428:	981a      	ldr	r0, [sp, #104]	; 0x68
2000542a:	601f      	str	r7, [r3, #0]
2000542c:	1a81      	subs	r1, r0, r2
2000542e:	6059      	str	r1, [r3, #4]
20005430:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20005434:	1a8a      	subs	r2, r1, r2
20005436:	f8dd 1550 	ldr.w	r1, [sp, #1360]	; 0x550
2000543a:	1812      	adds	r2, r2, r0
2000543c:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20005440:	3101      	adds	r1, #1
20005442:	f8cd 1550 	str.w	r1, [sp, #1360]	; 0x550
20005446:	2907      	cmp	r1, #7
20005448:	f340 8232 	ble.w	200058b0 <_vfprintf_r+0x1128>
2000544c:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005450:	4648      	mov	r0, r9
20005452:	4631      	mov	r1, r6
20005454:	320c      	adds	r2, #12
20005456:	f7ff f989 	bl	2000476c <__sprint_r>
2000545a:	2800      	cmp	r0, #0
2000545c:	f47f aab4 	bne.w	200049c8 <_vfprintf_r+0x240>
20005460:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20005464:	3304      	adds	r3, #4
20005466:	e456      	b.n	20004d16 <_vfprintf_r+0x58e>
20005468:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
2000546c:	4648      	mov	r0, r9
2000546e:	4631      	mov	r1, r6
20005470:	320c      	adds	r2, #12
20005472:	f7ff f97b 	bl	2000476c <__sprint_r>
20005476:	2800      	cmp	r0, #0
20005478:	f43f acb4 	beq.w	20004de4 <_vfprintf_r+0x65c>
2000547c:	f7ff baa4 	b.w	200049c8 <_vfprintf_r+0x240>
20005480:	991a      	ldr	r1, [sp, #104]	; 0x68
20005482:	2901      	cmp	r1, #1
20005484:	dd4c      	ble.n	20005520 <_vfprintf_r+0xd98>
20005486:	2301      	movs	r3, #1
20005488:	6063      	str	r3, [r4, #4]
2000548a:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
2000548e:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20005492:	3301      	adds	r3, #1
20005494:	9813      	ldr	r0, [sp, #76]	; 0x4c
20005496:	3201      	adds	r2, #1
20005498:	2b07      	cmp	r3, #7
2000549a:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
2000549e:	6020      	str	r0, [r4, #0]
200054a0:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200054a4:	f300 81b2 	bgt.w	2000580c <_vfprintf_r+0x1084>
200054a8:	3408      	adds	r4, #8
200054aa:	2301      	movs	r3, #1
200054ac:	6063      	str	r3, [r4, #4]
200054ae:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200054b2:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
200054b6:	3301      	adds	r3, #1
200054b8:	991d      	ldr	r1, [sp, #116]	; 0x74
200054ba:	3201      	adds	r2, #1
200054bc:	2b07      	cmp	r3, #7
200054be:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200054c2:	6021      	str	r1, [r4, #0]
200054c4:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200054c8:	f300 8192 	bgt.w	200057f0 <_vfprintf_r+0x1068>
200054cc:	3408      	adds	r4, #8
200054ce:	9812      	ldr	r0, [sp, #72]	; 0x48
200054d0:	2200      	movs	r2, #0
200054d2:	2300      	movs	r3, #0
200054d4:	991b      	ldr	r1, [sp, #108]	; 0x6c
200054d6:	f004 faa3 	bl	20009a20 <__aeabi_dcmpeq>
200054da:	2800      	cmp	r0, #0
200054dc:	f040 811d 	bne.w	2000571a <_vfprintf_r+0xf92>
200054e0:	9b1a      	ldr	r3, [sp, #104]	; 0x68
200054e2:	9813      	ldr	r0, [sp, #76]	; 0x4c
200054e4:	1e5a      	subs	r2, r3, #1
200054e6:	6062      	str	r2, [r4, #4]
200054e8:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200054ec:	1c41      	adds	r1, r0, #1
200054ee:	6021      	str	r1, [r4, #0]
200054f0:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
200054f4:	3301      	adds	r3, #1
200054f6:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200054fa:	188a      	adds	r2, r1, r2
200054fc:	2b07      	cmp	r3, #7
200054fe:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20005502:	dc21      	bgt.n	20005548 <_vfprintf_r+0xdc0>
20005504:	3408      	adds	r4, #8
20005506:	9b1c      	ldr	r3, [sp, #112]	; 0x70
20005508:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
2000550c:	981c      	ldr	r0, [sp, #112]	; 0x70
2000550e:	6022      	str	r2, [r4, #0]
20005510:	6063      	str	r3, [r4, #4]
20005512:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20005516:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
2000551a:	3301      	adds	r3, #1
2000551c:	f7ff bbf0 	b.w	20004d00 <_vfprintf_r+0x578>
20005520:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20005522:	f012 0f01 	tst.w	r2, #1
20005526:	d1ae      	bne.n	20005486 <_vfprintf_r+0xcfe>
20005528:	9a13      	ldr	r2, [sp, #76]	; 0x4c
2000552a:	2301      	movs	r3, #1
2000552c:	6063      	str	r3, [r4, #4]
2000552e:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20005532:	6022      	str	r2, [r4, #0]
20005534:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20005538:	3301      	adds	r3, #1
2000553a:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
2000553e:	3201      	adds	r2, #1
20005540:	2b07      	cmp	r3, #7
20005542:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20005546:	dddd      	ble.n	20005504 <_vfprintf_r+0xd7c>
20005548:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
2000554c:	4648      	mov	r0, r9
2000554e:	4631      	mov	r1, r6
20005550:	320c      	adds	r2, #12
20005552:	f7ff f90b 	bl	2000476c <__sprint_r>
20005556:	2800      	cmp	r0, #0
20005558:	f47f aa36 	bne.w	200049c8 <_vfprintf_r+0x240>
2000555c:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20005560:	3404      	adds	r4, #4
20005562:	e7d0      	b.n	20005506 <_vfprintf_r+0xd7e>
20005564:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005568:	4648      	mov	r0, r9
2000556a:	4631      	mov	r1, r6
2000556c:	320c      	adds	r2, #12
2000556e:	f7ff f8fd 	bl	2000476c <__sprint_r>
20005572:	2800      	cmp	r0, #0
20005574:	f47f aa28 	bne.w	200049c8 <_vfprintf_r+0x240>
20005578:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
2000557c:	3404      	adds	r4, #4
2000557e:	f7ff bbb0 	b.w	20004ce2 <_vfprintf_r+0x55a>
20005582:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005586:	4648      	mov	r0, r9
20005588:	4631      	mov	r1, r6
2000558a:	320c      	adds	r2, #12
2000558c:	f7ff f8ee 	bl	2000476c <__sprint_r>
20005590:	2800      	cmp	r0, #0
20005592:	f47f aa19 	bne.w	200049c8 <_vfprintf_r+0x240>
20005596:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
2000559a:	3404      	adds	r4, #4
2000559c:	f7ff bb3c 	b.w	20004c18 <_vfprintf_r+0x490>
200055a0:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200055a4:	4648      	mov	r0, r9
200055a6:	4631      	mov	r1, r6
200055a8:	320c      	adds	r2, #12
200055aa:	f7ff f8df 	bl	2000476c <__sprint_r>
200055ae:	2800      	cmp	r0, #0
200055b0:	f47f aa0a 	bne.w	200049c8 <_vfprintf_r+0x240>
200055b4:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
200055b8:	3404      	adds	r4, #4
200055ba:	f7ff bb43 	b.w	20004c44 <_vfprintf_r+0x4bc>
200055be:	f8dd 3570 	ldr.w	r3, [sp, #1392]	; 0x570
200055c2:	2b00      	cmp	r3, #0
200055c4:	f340 81fd 	ble.w	200059c2 <_vfprintf_r+0x123a>
200055c8:	991a      	ldr	r1, [sp, #104]	; 0x68
200055ca:	428b      	cmp	r3, r1
200055cc:	f6ff af01 	blt.w	200053d2 <_vfprintf_r+0xc4a>
200055d0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
200055d2:	6061      	str	r1, [r4, #4]
200055d4:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200055d8:	6022      	str	r2, [r4, #0]
200055da:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
200055de:	3301      	adds	r3, #1
200055e0:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200055e4:	1852      	adds	r2, r2, r1
200055e6:	2b07      	cmp	r3, #7
200055e8:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200055ec:	bfd8      	it	le
200055ee:	f104 0308 	addle.w	r3, r4, #8
200055f2:	f300 8429 	bgt.w	20005e48 <_vfprintf_r+0x16c0>
200055f6:	f8dd 4570 	ldr.w	r4, [sp, #1392]	; 0x570
200055fa:	981a      	ldr	r0, [sp, #104]	; 0x68
200055fc:	1a24      	subs	r4, r4, r0
200055fe:	2c00      	cmp	r4, #0
20005600:	f340 81b3 	ble.w	2000596a <_vfprintf_r+0x11e2>
20005604:	2c10      	cmp	r4, #16
20005606:	f8df 81e4 	ldr.w	r8, [pc, #484]	; 200057ec <_vfprintf_r+0x1064>
2000560a:	f340 819d 	ble.w	20005948 <_vfprintf_r+0x11c0>
2000560e:	4642      	mov	r2, r8
20005610:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
20005614:	46a8      	mov	r8, r5
20005616:	2710      	movs	r7, #16
20005618:	f10a 0a0c 	add.w	sl, sl, #12
2000561c:	4615      	mov	r5, r2
2000561e:	e003      	b.n	20005628 <_vfprintf_r+0xea0>
20005620:	3c10      	subs	r4, #16
20005622:	2c10      	cmp	r4, #16
20005624:	f340 818d 	ble.w	20005942 <_vfprintf_r+0x11ba>
20005628:	605f      	str	r7, [r3, #4]
2000562a:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
2000562e:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20005632:	3201      	adds	r2, #1
20005634:	601d      	str	r5, [r3, #0]
20005636:	3110      	adds	r1, #16
20005638:	2a07      	cmp	r2, #7
2000563a:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
2000563e:	f103 0308 	add.w	r3, r3, #8
20005642:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20005646:	ddeb      	ble.n	20005620 <_vfprintf_r+0xe98>
20005648:	4648      	mov	r0, r9
2000564a:	4631      	mov	r1, r6
2000564c:	4652      	mov	r2, sl
2000564e:	f7ff f88d 	bl	2000476c <__sprint_r>
20005652:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20005656:	3304      	adds	r3, #4
20005658:	2800      	cmp	r0, #0
2000565a:	d0e1      	beq.n	20005620 <_vfprintf_r+0xe98>
2000565c:	f7ff b9b4 	b.w	200049c8 <_vfprintf_r+0x240>
20005660:	9a18      	ldr	r2, [sp, #96]	; 0x60
20005662:	9819      	ldr	r0, [sp, #100]	; 0x64
20005664:	4613      	mov	r3, r2
20005666:	9213      	str	r2, [sp, #76]	; 0x4c
20005668:	f00a 020f 	and.w	r2, sl, #15
2000566c:	ea4f 111a 	mov.w	r1, sl, lsr #4
20005670:	ea41 710b 	orr.w	r1, r1, fp, lsl #28
20005674:	ea4f 1c1b 	mov.w	ip, fp, lsr #4
20005678:	5c82      	ldrb	r2, [r0, r2]
2000567a:	468a      	mov	sl, r1
2000567c:	46e3      	mov	fp, ip
2000567e:	ea5a 0c0b 	orrs.w	ip, sl, fp
20005682:	f803 2d01 	strb.w	r2, [r3, #-1]!
20005686:	d1ef      	bne.n	20005668 <_vfprintf_r+0xee0>
20005688:	9818      	ldr	r0, [sp, #96]	; 0x60
2000568a:	9313      	str	r3, [sp, #76]	; 0x4c
2000568c:	1ac0      	subs	r0, r0, r3
2000568e:	9010      	str	r0, [sp, #64]	; 0x40
20005690:	f7ff ba41 	b.w	20004b16 <_vfprintf_r+0x38e>
20005694:	2209      	movs	r2, #9
20005696:	2300      	movs	r3, #0
20005698:	4552      	cmp	r2, sl
2000569a:	eb73 000b 	sbcs.w	r0, r3, fp
2000569e:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
200056a2:	d21f      	bcs.n	200056e4 <_vfprintf_r+0xf5c>
200056a4:	4623      	mov	r3, r4
200056a6:	4644      	mov	r4, r8
200056a8:	46b8      	mov	r8, r7
200056aa:	461f      	mov	r7, r3
200056ac:	4650      	mov	r0, sl
200056ae:	4659      	mov	r1, fp
200056b0:	220a      	movs	r2, #10
200056b2:	2300      	movs	r3, #0
200056b4:	f004 f9e6 	bl	20009a84 <__aeabi_uldivmod>
200056b8:	2300      	movs	r3, #0
200056ba:	4650      	mov	r0, sl
200056bc:	4659      	mov	r1, fp
200056be:	f102 0c30 	add.w	ip, r2, #48	; 0x30
200056c2:	220a      	movs	r2, #10
200056c4:	f804 cd01 	strb.w	ip, [r4, #-1]!
200056c8:	f004 f9dc 	bl	20009a84 <__aeabi_uldivmod>
200056cc:	2209      	movs	r2, #9
200056ce:	2300      	movs	r3, #0
200056d0:	4682      	mov	sl, r0
200056d2:	468b      	mov	fp, r1
200056d4:	4552      	cmp	r2, sl
200056d6:	eb73 030b 	sbcs.w	r3, r3, fp
200056da:	d3e7      	bcc.n	200056ac <_vfprintf_r+0xf24>
200056dc:	463b      	mov	r3, r7
200056de:	4647      	mov	r7, r8
200056e0:	46a0      	mov	r8, r4
200056e2:	461c      	mov	r4, r3
200056e4:	f108 30ff 	add.w	r0, r8, #4294967295
200056e8:	f10a 0a30 	add.w	sl, sl, #48	; 0x30
200056ec:	9013      	str	r0, [sp, #76]	; 0x4c
200056ee:	f808 ac01 	strb.w	sl, [r8, #-1]
200056f2:	9918      	ldr	r1, [sp, #96]	; 0x60
200056f4:	1a09      	subs	r1, r1, r0
200056f6:	9110      	str	r1, [sp, #64]	; 0x40
200056f8:	f7ff ba0d 	b.w	20004b16 <_vfprintf_r+0x38e>
200056fc:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005700:	4648      	mov	r0, r9
20005702:	4631      	mov	r1, r6
20005704:	320c      	adds	r2, #12
20005706:	f7ff f831 	bl	2000476c <__sprint_r>
2000570a:	2800      	cmp	r0, #0
2000570c:	f47f a95c 	bne.w	200049c8 <_vfprintf_r+0x240>
20005710:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20005714:	3404      	adds	r4, #4
20005716:	f7ff ba68 	b.w	20004bea <_vfprintf_r+0x462>
2000571a:	991a      	ldr	r1, [sp, #104]	; 0x68
2000571c:	1e4f      	subs	r7, r1, #1
2000571e:	2f00      	cmp	r7, #0
20005720:	f77f aef1 	ble.w	20005506 <_vfprintf_r+0xd7e>
20005724:	2f10      	cmp	r7, #16
20005726:	f8df 80c4 	ldr.w	r8, [pc, #196]	; 200057ec <_vfprintf_r+0x1064>
2000572a:	dd4e      	ble.n	200057ca <_vfprintf_r+0x1042>
2000572c:	4643      	mov	r3, r8
2000572e:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
20005732:	46a8      	mov	r8, r5
20005734:	f04f 0a10 	mov.w	sl, #16
20005738:	f10b 0b0c 	add.w	fp, fp, #12
2000573c:	461d      	mov	r5, r3
2000573e:	e002      	b.n	20005746 <_vfprintf_r+0xfbe>
20005740:	3f10      	subs	r7, #16
20005742:	2f10      	cmp	r7, #16
20005744:	dd3e      	ble.n	200057c4 <_vfprintf_r+0x103c>
20005746:	f8c4 a004 	str.w	sl, [r4, #4]
2000574a:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
2000574e:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20005752:	3301      	adds	r3, #1
20005754:	6025      	str	r5, [r4, #0]
20005756:	3210      	adds	r2, #16
20005758:	2b07      	cmp	r3, #7
2000575a:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
2000575e:	f104 0408 	add.w	r4, r4, #8
20005762:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20005766:	ddeb      	ble.n	20005740 <_vfprintf_r+0xfb8>
20005768:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
2000576c:	4648      	mov	r0, r9
2000576e:	4631      	mov	r1, r6
20005770:	465a      	mov	r2, fp
20005772:	3404      	adds	r4, #4
20005774:	f7fe fffa 	bl	2000476c <__sprint_r>
20005778:	2800      	cmp	r0, #0
2000577a:	d0e1      	beq.n	20005740 <_vfprintf_r+0xfb8>
2000577c:	f7ff b924 	b.w	200049c8 <_vfprintf_r+0x240>
20005780:	9816      	ldr	r0, [sp, #88]	; 0x58
20005782:	2130      	movs	r1, #48	; 0x30
20005784:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20005788:	2201      	movs	r2, #1
2000578a:	2302      	movs	r3, #2
2000578c:	f88d 1574 	strb.w	r1, [sp, #1396]	; 0x574
20005790:	f04c 0c02 	orr.w	ip, ip, #2
20005794:	f88d 0575 	strb.w	r0, [sp, #1397]	; 0x575
20005798:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
2000579c:	f7ff b986 	b.w	20004aac <_vfprintf_r+0x324>
200057a0:	980b      	ldr	r0, [sp, #44]	; 0x2c
200057a2:	1d01      	adds	r1, r0, #4
200057a4:	6803      	ldr	r3, [r0, #0]
200057a6:	910b      	str	r1, [sp, #44]	; 0x2c
200057a8:	469a      	mov	sl, r3
200057aa:	f04f 0b00 	mov.w	fp, #0
200057ae:	f7ff b973 	b.w	20004a98 <_vfprintf_r+0x310>
200057b2:	980b      	ldr	r0, [sp, #44]	; 0x2c
200057b4:	1d01      	adds	r1, r0, #4
200057b6:	6803      	ldr	r3, [r0, #0]
200057b8:	910b      	str	r1, [sp, #44]	; 0x2c
200057ba:	469a      	mov	sl, r3
200057bc:	ea4f 7bea 	mov.w	fp, sl, asr #31
200057c0:	f7ff bbad 	b.w	20004f1e <_vfprintf_r+0x796>
200057c4:	462b      	mov	r3, r5
200057c6:	4645      	mov	r5, r8
200057c8:	4698      	mov	r8, r3
200057ca:	6067      	str	r7, [r4, #4]
200057cc:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200057d0:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
200057d4:	3301      	adds	r3, #1
200057d6:	f8c4 8000 	str.w	r8, [r4]
200057da:	19d2      	adds	r2, r2, r7
200057dc:	2b07      	cmp	r3, #7
200057de:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200057e2:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200057e6:	f77f ae8d 	ble.w	20005504 <_vfprintf_r+0xd7c>
200057ea:	e6ad      	b.n	20005548 <_vfprintf_r+0xdc0>
200057ec:	2000a3b0 	.word	0x2000a3b0
200057f0:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200057f4:	4648      	mov	r0, r9
200057f6:	4631      	mov	r1, r6
200057f8:	320c      	adds	r2, #12
200057fa:	f7fe ffb7 	bl	2000476c <__sprint_r>
200057fe:	2800      	cmp	r0, #0
20005800:	f47f a8e2 	bne.w	200049c8 <_vfprintf_r+0x240>
20005804:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20005808:	3404      	adds	r4, #4
2000580a:	e660      	b.n	200054ce <_vfprintf_r+0xd46>
2000580c:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005810:	4648      	mov	r0, r9
20005812:	4631      	mov	r1, r6
20005814:	320c      	adds	r2, #12
20005816:	f7fe ffa9 	bl	2000476c <__sprint_r>
2000581a:	2800      	cmp	r0, #0
2000581c:	f47f a8d4 	bne.w	200049c8 <_vfprintf_r+0x240>
20005820:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20005824:	3404      	adds	r4, #4
20005826:	e640      	b.n	200054aa <_vfprintf_r+0xd22>
20005828:	2830      	cmp	r0, #48	; 0x30
2000582a:	f000 82ec 	beq.w	20005e06 <_vfprintf_r+0x167e>
2000582e:	9813      	ldr	r0, [sp, #76]	; 0x4c
20005830:	2330      	movs	r3, #48	; 0x30
20005832:	f800 3d01 	strb.w	r3, [r0, #-1]!
20005836:	9918      	ldr	r1, [sp, #96]	; 0x60
20005838:	9013      	str	r0, [sp, #76]	; 0x4c
2000583a:	1a09      	subs	r1, r1, r0
2000583c:	9110      	str	r1, [sp, #64]	; 0x40
2000583e:	f7ff b96a 	b.w	20004b16 <_vfprintf_r+0x38e>
20005842:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005846:	4648      	mov	r0, r9
20005848:	4631      	mov	r1, r6
2000584a:	320c      	adds	r2, #12
2000584c:	f7fe ff8e 	bl	2000476c <__sprint_r>
20005850:	2800      	cmp	r0, #0
20005852:	f47f a8b9 	bne.w	200049c8 <_vfprintf_r+0x240>
20005856:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
2000585a:	3404      	adds	r4, #4
2000585c:	f7ff b9f8 	b.w	20004c50 <_vfprintf_r+0x4c8>
20005860:	f1da 0a00 	rsbs	sl, sl, #0
20005864:	eb6b 0b4b 	sbc.w	fp, fp, fp, lsl #1
20005868:	232d      	movs	r3, #45	; 0x2d
2000586a:	ea5a 0c0b 	orrs.w	ip, sl, fp
2000586e:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
20005872:	bf0c      	ite	eq
20005874:	2200      	moveq	r2, #0
20005876:	2201      	movne	r2, #1
20005878:	2301      	movs	r3, #1
2000587a:	f7ff b91b 	b.w	20004ab4 <_vfprintf_r+0x32c>
2000587e:	990b      	ldr	r1, [sp, #44]	; 0x2c
20005880:	462b      	mov	r3, r5
20005882:	782a      	ldrb	r2, [r5, #0]
20005884:	910b      	str	r1, [sp, #44]	; 0x2c
20005886:	f7ff b82a 	b.w	200048de <_vfprintf_r+0x156>
2000588a:	462a      	mov	r2, r5
2000588c:	4645      	mov	r5, r8
2000588e:	4690      	mov	r8, r2
20005890:	605f      	str	r7, [r3, #4]
20005892:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20005896:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
2000589a:	3201      	adds	r2, #1
2000589c:	f8c3 8000 	str.w	r8, [r3]
200058a0:	19c9      	adds	r1, r1, r7
200058a2:	2a07      	cmp	r2, #7
200058a4:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
200058a8:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
200058ac:	f73f adce 	bgt.w	2000544c <_vfprintf_r+0xcc4>
200058b0:	3308      	adds	r3, #8
200058b2:	f7ff ba30 	b.w	20004d16 <_vfprintf_r+0x58e>
200058b6:	980a      	ldr	r0, [sp, #40]	; 0x28
200058b8:	f010 0340 	ands.w	r3, r0, #64	; 0x40
200058bc:	f000 81ed 	beq.w	20005c9a <_vfprintf_r+0x1512>
200058c0:	990b      	ldr	r1, [sp, #44]	; 0x2c
200058c2:	4613      	mov	r3, r2
200058c4:	1d0a      	adds	r2, r1, #4
200058c6:	920b      	str	r2, [sp, #44]	; 0x2c
200058c8:	f8b1 a000 	ldrh.w	sl, [r1]
200058cc:	f1ba 0200 	subs.w	r2, sl, #0
200058d0:	bf18      	it	ne
200058d2:	2201      	movne	r2, #1
200058d4:	46d2      	mov	sl, sl
200058d6:	f04f 0b00 	mov.w	fp, #0
200058da:	f7ff b8e7 	b.w	20004aac <_vfprintf_r+0x324>
200058de:	9b0a      	ldr	r3, [sp, #40]	; 0x28
200058e0:	f013 0f40 	tst.w	r3, #64	; 0x40
200058e4:	f000 81cc 	beq.w	20005c80 <_vfprintf_r+0x14f8>
200058e8:	980b      	ldr	r0, [sp, #44]	; 0x2c
200058ea:	2301      	movs	r3, #1
200058ec:	1d01      	adds	r1, r0, #4
200058ee:	910b      	str	r1, [sp, #44]	; 0x2c
200058f0:	f8b0 a000 	ldrh.w	sl, [r0]
200058f4:	f1ba 0200 	subs.w	r2, sl, #0
200058f8:	bf18      	it	ne
200058fa:	2201      	movne	r2, #1
200058fc:	46d2      	mov	sl, sl
200058fe:	f04f 0b00 	mov.w	fp, #0
20005902:	f7ff b8d3 	b.w	20004aac <_vfprintf_r+0x324>
20005906:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20005908:	f013 0f10 	tst.w	r3, #16
2000590c:	f000 81a4 	beq.w	20005c58 <_vfprintf_r+0x14d0>
20005910:	980b      	ldr	r0, [sp, #44]	; 0x2c
20005912:	9911      	ldr	r1, [sp, #68]	; 0x44
20005914:	f100 0a04 	add.w	sl, r0, #4
20005918:	6803      	ldr	r3, [r0, #0]
2000591a:	6019      	str	r1, [r3, #0]
2000591c:	f7fe bf9c 	b.w	20004858 <_vfprintf_r+0xd0>
20005920:	980b      	ldr	r0, [sp, #44]	; 0x2c
20005922:	1dc3      	adds	r3, r0, #7
20005924:	f023 0307 	bic.w	r3, r3, #7
20005928:	f103 0108 	add.w	r1, r3, #8
2000592c:	910b      	str	r1, [sp, #44]	; 0x2c
2000592e:	f8d3 8004 	ldr.w	r8, [r3, #4]
20005932:	f8d3 a000 	ldr.w	sl, [r3]
20005936:	f8cd 806c 	str.w	r8, [sp, #108]	; 0x6c
2000593a:	f8cd a048 	str.w	sl, [sp, #72]	; 0x48
2000593e:	f7ff bb11 	b.w	20004f64 <_vfprintf_r+0x7dc>
20005942:	462a      	mov	r2, r5
20005944:	4645      	mov	r5, r8
20005946:	4690      	mov	r8, r2
20005948:	605c      	str	r4, [r3, #4]
2000594a:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
2000594e:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20005952:	3201      	adds	r2, #1
20005954:	f8c3 8000 	str.w	r8, [r3]
20005958:	1909      	adds	r1, r1, r4
2000595a:	2a07      	cmp	r2, #7
2000595c:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20005960:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20005964:	f300 82ea 	bgt.w	20005f3c <_vfprintf_r+0x17b4>
20005968:	3308      	adds	r3, #8
2000596a:	990a      	ldr	r1, [sp, #40]	; 0x28
2000596c:	f011 0f01 	tst.w	r1, #1
20005970:	f43f a9d1 	beq.w	20004d16 <_vfprintf_r+0x58e>
20005974:	2201      	movs	r2, #1
20005976:	605a      	str	r2, [r3, #4]
20005978:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
2000597c:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20005980:	3201      	adds	r2, #1
20005982:	981d      	ldr	r0, [sp, #116]	; 0x74
20005984:	3101      	adds	r1, #1
20005986:	2a07      	cmp	r2, #7
20005988:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
2000598c:	6018      	str	r0, [r3, #0]
2000598e:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20005992:	f73f ad5b 	bgt.w	2000544c <_vfprintf_r+0xcc4>
20005996:	3308      	adds	r3, #8
20005998:	f7ff b9bd 	b.w	20004d16 <_vfprintf_r+0x58e>
2000599c:	232d      	movs	r3, #45	; 0x2d
2000599e:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
200059a2:	f7ff baf2 	b.w	20004f8a <_vfprintf_r+0x802>
200059a6:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200059aa:	4648      	mov	r0, r9
200059ac:	4631      	mov	r1, r6
200059ae:	320c      	adds	r2, #12
200059b0:	f7fe fedc 	bl	2000476c <__sprint_r>
200059b4:	2800      	cmp	r0, #0
200059b6:	f47f a807 	bne.w	200049c8 <_vfprintf_r+0x240>
200059ba:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
200059be:	3304      	adds	r3, #4
200059c0:	e456      	b.n	20005270 <_vfprintf_r+0xae8>
200059c2:	2301      	movs	r3, #1
200059c4:	6063      	str	r3, [r4, #4]
200059c6:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
200059ca:	f24a 4300 	movw	r3, #41984	; 0xa400
200059ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
200059d2:	6023      	str	r3, [r4, #0]
200059d4:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
200059d8:	3201      	adds	r2, #1
200059da:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
200059de:	3301      	adds	r3, #1
200059e0:	2a07      	cmp	r2, #7
200059e2:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
200059e6:	bfd8      	it	le
200059e8:	f104 0308 	addle.w	r3, r4, #8
200059ec:	f300 8187 	bgt.w	20005cfe <_vfprintf_r+0x1576>
200059f0:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
200059f4:	b93a      	cbnz	r2, 20005a06 <_vfprintf_r+0x127e>
200059f6:	9a1a      	ldr	r2, [sp, #104]	; 0x68
200059f8:	b92a      	cbnz	r2, 20005a06 <_vfprintf_r+0x127e>
200059fa:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
200059fe:	f01c 0f01 	tst.w	ip, #1
20005a02:	f43f a988 	beq.w	20004d16 <_vfprintf_r+0x58e>
20005a06:	2201      	movs	r2, #1
20005a08:	605a      	str	r2, [r3, #4]
20005a0a:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20005a0e:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20005a12:	3201      	adds	r2, #1
20005a14:	981d      	ldr	r0, [sp, #116]	; 0x74
20005a16:	3101      	adds	r1, #1
20005a18:	2a07      	cmp	r2, #7
20005a1a:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20005a1e:	6018      	str	r0, [r3, #0]
20005a20:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20005a24:	f300 8179 	bgt.w	20005d1a <_vfprintf_r+0x1592>
20005a28:	3308      	adds	r3, #8
20005a2a:	f8dd 7570 	ldr.w	r7, [sp, #1392]	; 0x570
20005a2e:	427f      	negs	r7, r7
20005a30:	2f00      	cmp	r7, #0
20005a32:	f340 81b3 	ble.w	20005d9c <_vfprintf_r+0x1614>
20005a36:	2f10      	cmp	r7, #16
20005a38:	f8df 8650 	ldr.w	r8, [pc, #1616]	; 2000608c <_vfprintf_r+0x1904>
20005a3c:	f340 81d2 	ble.w	20005de4 <_vfprintf_r+0x165c>
20005a40:	4642      	mov	r2, r8
20005a42:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
20005a46:	46a8      	mov	r8, r5
20005a48:	2410      	movs	r4, #16
20005a4a:	f10a 0a0c 	add.w	sl, sl, #12
20005a4e:	4615      	mov	r5, r2
20005a50:	e003      	b.n	20005a5a <_vfprintf_r+0x12d2>
20005a52:	3f10      	subs	r7, #16
20005a54:	2f10      	cmp	r7, #16
20005a56:	f340 81c2 	ble.w	20005dde <_vfprintf_r+0x1656>
20005a5a:	605c      	str	r4, [r3, #4]
20005a5c:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20005a60:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20005a64:	3201      	adds	r2, #1
20005a66:	601d      	str	r5, [r3, #0]
20005a68:	3110      	adds	r1, #16
20005a6a:	2a07      	cmp	r2, #7
20005a6c:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20005a70:	f103 0308 	add.w	r3, r3, #8
20005a74:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20005a78:	ddeb      	ble.n	20005a52 <_vfprintf_r+0x12ca>
20005a7a:	4648      	mov	r0, r9
20005a7c:	4631      	mov	r1, r6
20005a7e:	4652      	mov	r2, sl
20005a80:	f7fe fe74 	bl	2000476c <__sprint_r>
20005a84:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20005a88:	3304      	adds	r3, #4
20005a8a:	2800      	cmp	r0, #0
20005a8c:	d0e1      	beq.n	20005a52 <_vfprintf_r+0x12ca>
20005a8e:	f7fe bf9b 	b.w	200049c8 <_vfprintf_r+0x240>
20005a92:	990b      	ldr	r1, [sp, #44]	; 0x2c
20005a94:	1c6b      	adds	r3, r5, #1
20005a96:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20005a98:	f042 0220 	orr.w	r2, r2, #32
20005a9c:	920a      	str	r2, [sp, #40]	; 0x28
20005a9e:	786a      	ldrb	r2, [r5, #1]
20005aa0:	910b      	str	r1, [sp, #44]	; 0x2c
20005aa2:	f7fe bf1c 	b.w	200048de <_vfprintf_r+0x156>
20005aa6:	4650      	mov	r0, sl
20005aa8:	4641      	mov	r1, r8
20005aaa:	f003 fb9f 	bl	200091ec <__isnand>
20005aae:	2800      	cmp	r0, #0
20005ab0:	f040 80ff 	bne.w	20005cb2 <_vfprintf_r+0x152a>
20005ab4:	f1b7 3fff 	cmp.w	r7, #4294967295
20005ab8:	f000 8251 	beq.w	20005f5e <_vfprintf_r+0x17d6>
20005abc:	9816      	ldr	r0, [sp, #88]	; 0x58
20005abe:	2867      	cmp	r0, #103	; 0x67
20005ac0:	bf14      	ite	ne
20005ac2:	2300      	movne	r3, #0
20005ac4:	2301      	moveq	r3, #1
20005ac6:	2847      	cmp	r0, #71	; 0x47
20005ac8:	bf08      	it	eq
20005aca:	f043 0301 	orreq.w	r3, r3, #1
20005ace:	b113      	cbz	r3, 20005ad6 <_vfprintf_r+0x134e>
20005ad0:	2f00      	cmp	r7, #0
20005ad2:	bf08      	it	eq
20005ad4:	2701      	moveq	r7, #1
20005ad6:	f50d 60ab 	add.w	r0, sp, #1368	; 0x558
20005ada:	4643      	mov	r3, r8
20005adc:	4652      	mov	r2, sl
20005ade:	990a      	ldr	r1, [sp, #40]	; 0x28
20005ae0:	e9c0 2300 	strd	r2, r3, [r0]
20005ae4:	f8dd 355c 	ldr.w	r3, [sp, #1372]	; 0x55c
20005ae8:	f441 7180 	orr.w	r1, r1, #256	; 0x100
20005aec:	910a      	str	r1, [sp, #40]	; 0x28
20005aee:	2b00      	cmp	r3, #0
20005af0:	f2c0 8264 	blt.w	20005fbc <_vfprintf_r+0x1834>
20005af4:	2100      	movs	r1, #0
20005af6:	9117      	str	r1, [sp, #92]	; 0x5c
20005af8:	9816      	ldr	r0, [sp, #88]	; 0x58
20005afa:	2866      	cmp	r0, #102	; 0x66
20005afc:	bf14      	ite	ne
20005afe:	2300      	movne	r3, #0
20005b00:	2301      	moveq	r3, #1
20005b02:	2846      	cmp	r0, #70	; 0x46
20005b04:	bf08      	it	eq
20005b06:	f043 0301 	orreq.w	r3, r3, #1
20005b0a:	9310      	str	r3, [sp, #64]	; 0x40
20005b0c:	2b00      	cmp	r3, #0
20005b0e:	f000 81d1 	beq.w	20005eb4 <_vfprintf_r+0x172c>
20005b12:	46bc      	mov	ip, r7
20005b14:	2303      	movs	r3, #3
20005b16:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
20005b1a:	f50d 61ae 	add.w	r1, sp, #1392	; 0x570
20005b1e:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
20005b22:	4648      	mov	r0, r9
20005b24:	9300      	str	r3, [sp, #0]
20005b26:	9102      	str	r1, [sp, #8]
20005b28:	f50d 61ac 	add.w	r1, sp, #1376	; 0x560
20005b2c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20005b30:	310c      	adds	r1, #12
20005b32:	f8cd c004 	str.w	ip, [sp, #4]
20005b36:	9103      	str	r1, [sp, #12]
20005b38:	f50d 61ad 	add.w	r1, sp, #1384	; 0x568
20005b3c:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
20005b40:	9104      	str	r1, [sp, #16]
20005b42:	f000 fbc5 	bl	200062d0 <_dtoa_r>
20005b46:	9a16      	ldr	r2, [sp, #88]	; 0x58
20005b48:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
20005b4c:	f1b2 0367 	subs.w	r3, r2, #103	; 0x67
20005b50:	bf18      	it	ne
20005b52:	2301      	movne	r3, #1
20005b54:	2a47      	cmp	r2, #71	; 0x47
20005b56:	bf0c      	ite	eq
20005b58:	2300      	moveq	r3, #0
20005b5a:	f003 0301 	andne.w	r3, r3, #1
20005b5e:	9013      	str	r0, [sp, #76]	; 0x4c
20005b60:	b933      	cbnz	r3, 20005b70 <_vfprintf_r+0x13e8>
20005b62:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20005b64:	f013 0f01 	tst.w	r3, #1
20005b68:	bf08      	it	eq
20005b6a:	f8dd b568 	ldreq.w	fp, [sp, #1384]	; 0x568
20005b6e:	d016      	beq.n	20005b9e <_vfprintf_r+0x1416>
20005b70:	9813      	ldr	r0, [sp, #76]	; 0x4c
20005b72:	9910      	ldr	r1, [sp, #64]	; 0x40
20005b74:	eb00 0b0c 	add.w	fp, r0, ip
20005b78:	b131      	cbz	r1, 20005b88 <_vfprintf_r+0x1400>
20005b7a:	7803      	ldrb	r3, [r0, #0]
20005b7c:	2b30      	cmp	r3, #48	; 0x30
20005b7e:	f000 80da 	beq.w	20005d36 <_vfprintf_r+0x15ae>
20005b82:	f8dd 3570 	ldr.w	r3, [sp, #1392]	; 0x570
20005b86:	449b      	add	fp, r3
20005b88:	4650      	mov	r0, sl
20005b8a:	2200      	movs	r2, #0
20005b8c:	2300      	movs	r3, #0
20005b8e:	4641      	mov	r1, r8
20005b90:	f003 ff46 	bl	20009a20 <__aeabi_dcmpeq>
20005b94:	2800      	cmp	r0, #0
20005b96:	f000 81c2 	beq.w	20005f1e <_vfprintf_r+0x1796>
20005b9a:	f8cd b568 	str.w	fp, [sp, #1384]	; 0x568
20005b9e:	9a16      	ldr	r2, [sp, #88]	; 0x58
20005ba0:	9813      	ldr	r0, [sp, #76]	; 0x4c
20005ba2:	2a67      	cmp	r2, #103	; 0x67
20005ba4:	bf14      	ite	ne
20005ba6:	2300      	movne	r3, #0
20005ba8:	2301      	moveq	r3, #1
20005baa:	2a47      	cmp	r2, #71	; 0x47
20005bac:	bf08      	it	eq
20005bae:	f043 0301 	orreq.w	r3, r3, #1
20005bb2:	ebc0 000b 	rsb	r0, r0, fp
20005bb6:	901a      	str	r0, [sp, #104]	; 0x68
20005bb8:	2b00      	cmp	r3, #0
20005bba:	f000 818a 	beq.w	20005ed2 <_vfprintf_r+0x174a>
20005bbe:	f8dd 1570 	ldr.w	r1, [sp, #1392]	; 0x570
20005bc2:	f111 0f03 	cmn.w	r1, #3
20005bc6:	9110      	str	r1, [sp, #64]	; 0x40
20005bc8:	db02      	blt.n	20005bd0 <_vfprintf_r+0x1448>
20005bca:	428f      	cmp	r7, r1
20005bcc:	f280 818c 	bge.w	20005ee8 <_vfprintf_r+0x1760>
20005bd0:	9a16      	ldr	r2, [sp, #88]	; 0x58
20005bd2:	3a02      	subs	r2, #2
20005bd4:	9216      	str	r2, [sp, #88]	; 0x58
20005bd6:	9910      	ldr	r1, [sp, #64]	; 0x40
20005bd8:	9a16      	ldr	r2, [sp, #88]	; 0x58
20005bda:	1e4b      	subs	r3, r1, #1
20005bdc:	f8cd 3570 	str.w	r3, [sp, #1392]	; 0x570
20005be0:	2b00      	cmp	r3, #0
20005be2:	f88d 2560 	strb.w	r2, [sp, #1376]	; 0x560
20005be6:	f2c0 8234 	blt.w	20006052 <_vfprintf_r+0x18ca>
20005bea:	222b      	movs	r2, #43	; 0x2b
20005bec:	f88d 2561 	strb.w	r2, [sp, #1377]	; 0x561
20005bf0:	2b09      	cmp	r3, #9
20005bf2:	f300 81b6 	bgt.w	20005f62 <_vfprintf_r+0x17da>
20005bf6:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
20005bfa:	3330      	adds	r3, #48	; 0x30
20005bfc:	3204      	adds	r2, #4
20005bfe:	f88d 3563 	strb.w	r3, [sp, #1379]	; 0x563
20005c02:	2330      	movs	r3, #48	; 0x30
20005c04:	f88d 3562 	strb.w	r3, [sp, #1378]	; 0x562
20005c08:	f50d 63ac 	add.w	r3, sp, #1376	; 0x560
20005c0c:	981a      	ldr	r0, [sp, #104]	; 0x68
20005c0e:	991a      	ldr	r1, [sp, #104]	; 0x68
20005c10:	1ad3      	subs	r3, r2, r3
20005c12:	1818      	adds	r0, r3, r0
20005c14:	931c      	str	r3, [sp, #112]	; 0x70
20005c16:	2901      	cmp	r1, #1
20005c18:	9010      	str	r0, [sp, #64]	; 0x40
20005c1a:	f340 8210 	ble.w	2000603e <_vfprintf_r+0x18b6>
20005c1e:	9810      	ldr	r0, [sp, #64]	; 0x40
20005c20:	3001      	adds	r0, #1
20005c22:	9010      	str	r0, [sp, #64]	; 0x40
20005c24:	ea20 71e0 	bic.w	r1, r0, r0, asr #31
20005c28:	910c      	str	r1, [sp, #48]	; 0x30
20005c2a:	9817      	ldr	r0, [sp, #92]	; 0x5c
20005c2c:	2800      	cmp	r0, #0
20005c2e:	f000 816e 	beq.w	20005f0e <_vfprintf_r+0x1786>
20005c32:	232d      	movs	r3, #45	; 0x2d
20005c34:	2100      	movs	r1, #0
20005c36:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
20005c3a:	9117      	str	r1, [sp, #92]	; 0x5c
20005c3c:	f7fe bf74 	b.w	20004b28 <_vfprintf_r+0x3a0>
20005c40:	9a10      	ldr	r2, [sp, #64]	; 0x40
20005c42:	f04f 0c00 	mov.w	ip, #0
20005c46:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20005c4a:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
20005c4e:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
20005c52:	920c      	str	r2, [sp, #48]	; 0x30
20005c54:	f7fe bf67 	b.w	20004b26 <_vfprintf_r+0x39e>
20005c58:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20005c5a:	f012 0f40 	tst.w	r2, #64	; 0x40
20005c5e:	bf17      	itett	ne
20005c60:	980b      	ldrne	r0, [sp, #44]	; 0x2c
20005c62:	9a0b      	ldreq	r2, [sp, #44]	; 0x2c
20005c64:	9911      	ldrne	r1, [sp, #68]	; 0x44
20005c66:	f100 0a04 	addne.w	sl, r0, #4
20005c6a:	bf11      	iteee	ne
20005c6c:	6803      	ldrne	r3, [r0, #0]
20005c6e:	f102 0a04 	addeq.w	sl, r2, #4
20005c72:	6813      	ldreq	r3, [r2, #0]
20005c74:	9811      	ldreq	r0, [sp, #68]	; 0x44
20005c76:	bf14      	ite	ne
20005c78:	8019      	strhne	r1, [r3, #0]
20005c7a:	6018      	streq	r0, [r3, #0]
20005c7c:	f7fe bdec 	b.w	20004858 <_vfprintf_r+0xd0>
20005c80:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20005c82:	1d13      	adds	r3, r2, #4
20005c84:	930b      	str	r3, [sp, #44]	; 0x2c
20005c86:	6811      	ldr	r1, [r2, #0]
20005c88:	2301      	movs	r3, #1
20005c8a:	1e0a      	subs	r2, r1, #0
20005c8c:	bf18      	it	ne
20005c8e:	2201      	movne	r2, #1
20005c90:	468a      	mov	sl, r1
20005c92:	f04f 0b00 	mov.w	fp, #0
20005c96:	f7fe bf09 	b.w	20004aac <_vfprintf_r+0x324>
20005c9a:	980b      	ldr	r0, [sp, #44]	; 0x2c
20005c9c:	1d02      	adds	r2, r0, #4
20005c9e:	920b      	str	r2, [sp, #44]	; 0x2c
20005ca0:	6801      	ldr	r1, [r0, #0]
20005ca2:	1e0a      	subs	r2, r1, #0
20005ca4:	bf18      	it	ne
20005ca6:	2201      	movne	r2, #1
20005ca8:	468a      	mov	sl, r1
20005caa:	f04f 0b00 	mov.w	fp, #0
20005cae:	f7fe befd 	b.w	20004aac <_vfprintf_r+0x324>
20005cb2:	f24a 32e0 	movw	r2, #41952	; 0xa3e0
20005cb6:	f24a 33dc 	movw	r3, #41948	; 0xa3dc
20005cba:	9916      	ldr	r1, [sp, #88]	; 0x58
20005cbc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005cc0:	f2c2 0200 	movt	r2, #8192	; 0x2000
20005cc4:	2003      	movs	r0, #3
20005cc6:	2947      	cmp	r1, #71	; 0x47
20005cc8:	bfd8      	it	le
20005cca:	461a      	movle	r2, r3
20005ccc:	9213      	str	r2, [sp, #76]	; 0x4c
20005cce:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20005cd0:	900c      	str	r0, [sp, #48]	; 0x30
20005cd2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
20005cd6:	f8cd b05c 	str.w	fp, [sp, #92]	; 0x5c
20005cda:	920a      	str	r2, [sp, #40]	; 0x28
20005cdc:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20005ce0:	9010      	str	r0, [sp, #64]	; 0x40
20005ce2:	f7fe bf20 	b.w	20004b26 <_vfprintf_r+0x39e>
20005ce6:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005cea:	4648      	mov	r0, r9
20005cec:	4631      	mov	r1, r6
20005cee:	320c      	adds	r2, #12
20005cf0:	f7fe fd3c 	bl	2000476c <__sprint_r>
20005cf4:	2800      	cmp	r0, #0
20005cf6:	f47e ae67 	bne.w	200049c8 <_vfprintf_r+0x240>
20005cfa:	f7fe be62 	b.w	200049c2 <_vfprintf_r+0x23a>
20005cfe:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005d02:	4648      	mov	r0, r9
20005d04:	4631      	mov	r1, r6
20005d06:	320c      	adds	r2, #12
20005d08:	f7fe fd30 	bl	2000476c <__sprint_r>
20005d0c:	2800      	cmp	r0, #0
20005d0e:	f47e ae5b 	bne.w	200049c8 <_vfprintf_r+0x240>
20005d12:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20005d16:	3304      	adds	r3, #4
20005d18:	e66a      	b.n	200059f0 <_vfprintf_r+0x1268>
20005d1a:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005d1e:	4648      	mov	r0, r9
20005d20:	4631      	mov	r1, r6
20005d22:	320c      	adds	r2, #12
20005d24:	f7fe fd22 	bl	2000476c <__sprint_r>
20005d28:	2800      	cmp	r0, #0
20005d2a:	f47e ae4d 	bne.w	200049c8 <_vfprintf_r+0x240>
20005d2e:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20005d32:	3304      	adds	r3, #4
20005d34:	e679      	b.n	20005a2a <_vfprintf_r+0x12a2>
20005d36:	4650      	mov	r0, sl
20005d38:	2200      	movs	r2, #0
20005d3a:	2300      	movs	r3, #0
20005d3c:	4641      	mov	r1, r8
20005d3e:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
20005d42:	f003 fe6d 	bl	20009a20 <__aeabi_dcmpeq>
20005d46:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
20005d4a:	2800      	cmp	r0, #0
20005d4c:	f47f af19 	bne.w	20005b82 <_vfprintf_r+0x13fa>
20005d50:	f1cc 0301 	rsb	r3, ip, #1
20005d54:	f8cd 3570 	str.w	r3, [sp, #1392]	; 0x570
20005d58:	e715      	b.n	20005b86 <_vfprintf_r+0x13fe>
20005d5a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
20005d5c:	4252      	negs	r2, r2
20005d5e:	920f      	str	r2, [sp, #60]	; 0x3c
20005d60:	f7ff b887 	b.w	20004e72 <_vfprintf_r+0x6ea>
20005d64:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005d68:	4648      	mov	r0, r9
20005d6a:	4631      	mov	r1, r6
20005d6c:	320c      	adds	r2, #12
20005d6e:	f7fe fcfd 	bl	2000476c <__sprint_r>
20005d72:	2800      	cmp	r0, #0
20005d74:	f47e ae28 	bne.w	200049c8 <_vfprintf_r+0x240>
20005d78:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20005d7c:	3304      	adds	r3, #4
20005d7e:	f7ff ba93 	b.w	200052a8 <_vfprintf_r+0xb20>
20005d82:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005d86:	4648      	mov	r0, r9
20005d88:	4631      	mov	r1, r6
20005d8a:	320c      	adds	r2, #12
20005d8c:	f7fe fcee 	bl	2000476c <__sprint_r>
20005d90:	2800      	cmp	r0, #0
20005d92:	f47e ae19 	bne.w	200049c8 <_vfprintf_r+0x240>
20005d96:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20005d9a:	3304      	adds	r3, #4
20005d9c:	991a      	ldr	r1, [sp, #104]	; 0x68
20005d9e:	9813      	ldr	r0, [sp, #76]	; 0x4c
20005da0:	6059      	str	r1, [r3, #4]
20005da2:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20005da6:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20005daa:	6018      	str	r0, [r3, #0]
20005dac:	3201      	adds	r2, #1
20005dae:	981a      	ldr	r0, [sp, #104]	; 0x68
20005db0:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20005db4:	1809      	adds	r1, r1, r0
20005db6:	2a07      	cmp	r2, #7
20005db8:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20005dbc:	f73f ab46 	bgt.w	2000544c <_vfprintf_r+0xcc4>
20005dc0:	3308      	adds	r3, #8
20005dc2:	f7fe bfa8 	b.w	20004d16 <_vfprintf_r+0x58e>
20005dc6:	2100      	movs	r1, #0
20005dc8:	9117      	str	r1, [sp, #92]	; 0x5c
20005dca:	f003 fb67 	bl	2000949c <strlen>
20005dce:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20005dd2:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
20005dd6:	9010      	str	r0, [sp, #64]	; 0x40
20005dd8:	920c      	str	r2, [sp, #48]	; 0x30
20005dda:	f7fe bea4 	b.w	20004b26 <_vfprintf_r+0x39e>
20005dde:	462a      	mov	r2, r5
20005de0:	4645      	mov	r5, r8
20005de2:	4690      	mov	r8, r2
20005de4:	605f      	str	r7, [r3, #4]
20005de6:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20005dea:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20005dee:	3201      	adds	r2, #1
20005df0:	f8c3 8000 	str.w	r8, [r3]
20005df4:	19c9      	adds	r1, r1, r7
20005df6:	2a07      	cmp	r2, #7
20005df8:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20005dfc:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20005e00:	dcbf      	bgt.n	20005d82 <_vfprintf_r+0x15fa>
20005e02:	3308      	adds	r3, #8
20005e04:	e7ca      	b.n	20005d9c <_vfprintf_r+0x1614>
20005e06:	9a18      	ldr	r2, [sp, #96]	; 0x60
20005e08:	9913      	ldr	r1, [sp, #76]	; 0x4c
20005e0a:	1a51      	subs	r1, r2, r1
20005e0c:	9110      	str	r1, [sp, #64]	; 0x40
20005e0e:	f7fe be82 	b.w	20004b16 <_vfprintf_r+0x38e>
20005e12:	4648      	mov	r0, r9
20005e14:	4631      	mov	r1, r6
20005e16:	f000 f949 	bl	200060ac <__swsetup_r>
20005e1a:	2800      	cmp	r0, #0
20005e1c:	f47e add8 	bne.w	200049d0 <_vfprintf_r+0x248>
20005e20:	f8b6 c00c 	ldrh.w	ip, [r6, #12]
20005e24:	fa1f f38c 	uxth.w	r3, ip
20005e28:	f7fe bcf6 	b.w	20004818 <_vfprintf_r+0x90>
20005e2c:	2f06      	cmp	r7, #6
20005e2e:	bf28      	it	cs
20005e30:	2706      	movcs	r7, #6
20005e32:	f24a 31f8 	movw	r1, #41976	; 0xa3f8
20005e36:	f2c2 0100 	movt	r1, #8192	; 0x2000
20005e3a:	ea27 72e7 	bic.w	r2, r7, r7, asr #31
20005e3e:	9710      	str	r7, [sp, #64]	; 0x40
20005e40:	9113      	str	r1, [sp, #76]	; 0x4c
20005e42:	920c      	str	r2, [sp, #48]	; 0x30
20005e44:	f7fe bfe8 	b.w	20004e18 <_vfprintf_r+0x690>
20005e48:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005e4c:	4648      	mov	r0, r9
20005e4e:	4631      	mov	r1, r6
20005e50:	320c      	adds	r2, #12
20005e52:	f7fe fc8b 	bl	2000476c <__sprint_r>
20005e56:	2800      	cmp	r0, #0
20005e58:	f47e adb6 	bne.w	200049c8 <_vfprintf_r+0x240>
20005e5c:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20005e60:	3304      	adds	r3, #4
20005e62:	f7ff bbc8 	b.w	200055f6 <_vfprintf_r+0xe6e>
20005e66:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005e6a:	4648      	mov	r0, r9
20005e6c:	4631      	mov	r1, r6
20005e6e:	320c      	adds	r2, #12
20005e70:	f7fe fc7c 	bl	2000476c <__sprint_r>
20005e74:	2800      	cmp	r0, #0
20005e76:	f47e ada7 	bne.w	200049c8 <_vfprintf_r+0x240>
20005e7a:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20005e7e:	3304      	adds	r3, #4
20005e80:	f7ff bace 	b.w	20005420 <_vfprintf_r+0xc98>
20005e84:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005e88:	4648      	mov	r0, r9
20005e8a:	4631      	mov	r1, r6
20005e8c:	320c      	adds	r2, #12
20005e8e:	f7fe fc6d 	bl	2000476c <__sprint_r>
20005e92:	2800      	cmp	r0, #0
20005e94:	f47e ad98 	bne.w	200049c8 <_vfprintf_r+0x240>
20005e98:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20005e9c:	3404      	adds	r4, #4
20005e9e:	f7ff baa9 	b.w	200053f4 <_vfprintf_r+0xc6c>
20005ea2:	9710      	str	r7, [sp, #64]	; 0x40
20005ea4:	ea27 77e7 	bic.w	r7, r7, r7, asr #31
20005ea8:	9017      	str	r0, [sp, #92]	; 0x5c
20005eaa:	970c      	str	r7, [sp, #48]	; 0x30
20005eac:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20005eb0:	f7fe be39 	b.w	20004b26 <_vfprintf_r+0x39e>
20005eb4:	9916      	ldr	r1, [sp, #88]	; 0x58
20005eb6:	2965      	cmp	r1, #101	; 0x65
20005eb8:	bf14      	ite	ne
20005eba:	2300      	movne	r3, #0
20005ebc:	2301      	moveq	r3, #1
20005ebe:	2945      	cmp	r1, #69	; 0x45
20005ec0:	bf08      	it	eq
20005ec2:	f043 0301 	orreq.w	r3, r3, #1
20005ec6:	2b00      	cmp	r3, #0
20005ec8:	d046      	beq.n	20005f58 <_vfprintf_r+0x17d0>
20005eca:	f107 0c01 	add.w	ip, r7, #1
20005ece:	2302      	movs	r3, #2
20005ed0:	e621      	b.n	20005b16 <_vfprintf_r+0x138e>
20005ed2:	9b16      	ldr	r3, [sp, #88]	; 0x58
20005ed4:	2b65      	cmp	r3, #101	; 0x65
20005ed6:	dd76      	ble.n	20005fc6 <_vfprintf_r+0x183e>
20005ed8:	9a16      	ldr	r2, [sp, #88]	; 0x58
20005eda:	2a66      	cmp	r2, #102	; 0x66
20005edc:	bf1c      	itt	ne
20005ede:	f8dd 3570 	ldrne.w	r3, [sp, #1392]	; 0x570
20005ee2:	9310      	strne	r3, [sp, #64]	; 0x40
20005ee4:	f000 8083 	beq.w	20005fee <_vfprintf_r+0x1866>
20005ee8:	9b1a      	ldr	r3, [sp, #104]	; 0x68
20005eea:	9810      	ldr	r0, [sp, #64]	; 0x40
20005eec:	4283      	cmp	r3, r0
20005eee:	dc6e      	bgt.n	20005fce <_vfprintf_r+0x1846>
20005ef0:	990a      	ldr	r1, [sp, #40]	; 0x28
20005ef2:	f011 0f01 	tst.w	r1, #1
20005ef6:	f040 808e 	bne.w	20006016 <_vfprintf_r+0x188e>
20005efa:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
20005efe:	2367      	movs	r3, #103	; 0x67
20005f00:	920c      	str	r2, [sp, #48]	; 0x30
20005f02:	9316      	str	r3, [sp, #88]	; 0x58
20005f04:	e691      	b.n	20005c2a <_vfprintf_r+0x14a2>
20005f06:	2700      	movs	r7, #0
20005f08:	461d      	mov	r5, r3
20005f0a:	f7fe bce9 	b.w	200048e0 <_vfprintf_r+0x158>
20005f0e:	9910      	ldr	r1, [sp, #64]	; 0x40
20005f10:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20005f14:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
20005f18:	910c      	str	r1, [sp, #48]	; 0x30
20005f1a:	f7fe be04 	b.w	20004b26 <_vfprintf_r+0x39e>
20005f1e:	f8dd 3568 	ldr.w	r3, [sp, #1384]	; 0x568
20005f22:	459b      	cmp	fp, r3
20005f24:	bf98      	it	ls
20005f26:	469b      	movls	fp, r3
20005f28:	f67f ae39 	bls.w	20005b9e <_vfprintf_r+0x1416>
20005f2c:	2230      	movs	r2, #48	; 0x30
20005f2e:	f803 2b01 	strb.w	r2, [r3], #1
20005f32:	459b      	cmp	fp, r3
20005f34:	f8cd 3568 	str.w	r3, [sp, #1384]	; 0x568
20005f38:	d8f9      	bhi.n	20005f2e <_vfprintf_r+0x17a6>
20005f3a:	e630      	b.n	20005b9e <_vfprintf_r+0x1416>
20005f3c:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005f40:	4648      	mov	r0, r9
20005f42:	4631      	mov	r1, r6
20005f44:	320c      	adds	r2, #12
20005f46:	f7fe fc11 	bl	2000476c <__sprint_r>
20005f4a:	2800      	cmp	r0, #0
20005f4c:	f47e ad3c 	bne.w	200049c8 <_vfprintf_r+0x240>
20005f50:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20005f54:	3304      	adds	r3, #4
20005f56:	e508      	b.n	2000596a <_vfprintf_r+0x11e2>
20005f58:	46bc      	mov	ip, r7
20005f5a:	3302      	adds	r3, #2
20005f5c:	e5db      	b.n	20005b16 <_vfprintf_r+0x138e>
20005f5e:	3707      	adds	r7, #7
20005f60:	e5b9      	b.n	20005ad6 <_vfprintf_r+0x134e>
20005f62:	f246 6c67 	movw	ip, #26215	; 0x6667
20005f66:	f50d 6190 	add.w	r1, sp, #1152	; 0x480
20005f6a:	3103      	adds	r1, #3
20005f6c:	f2c6 6c66 	movt	ip, #26214	; 0x6666
20005f70:	fb8c 2003 	smull	r2, r0, ip, r3
20005f74:	17da      	asrs	r2, r3, #31
20005f76:	ebc2 02a0 	rsb	r2, r2, r0, asr #2
20005f7a:	eb02 0082 	add.w	r0, r2, r2, lsl #2
20005f7e:	eba3 0040 	sub.w	r0, r3, r0, lsl #1
20005f82:	4613      	mov	r3, r2
20005f84:	3030      	adds	r0, #48	; 0x30
20005f86:	2a09      	cmp	r2, #9
20005f88:	f801 0d01 	strb.w	r0, [r1, #-1]!
20005f8c:	dcf0      	bgt.n	20005f70 <_vfprintf_r+0x17e8>
20005f8e:	3330      	adds	r3, #48	; 0x30
20005f90:	1e48      	subs	r0, r1, #1
20005f92:	b2da      	uxtb	r2, r3
20005f94:	f801 2c01 	strb.w	r2, [r1, #-1]
20005f98:	9b07      	ldr	r3, [sp, #28]
20005f9a:	4283      	cmp	r3, r0
20005f9c:	d96a      	bls.n	20006074 <_vfprintf_r+0x18ec>
20005f9e:	f50d 63ac 	add.w	r3, sp, #1376	; 0x560
20005fa2:	3303      	adds	r3, #3
20005fa4:	e001      	b.n	20005faa <_vfprintf_r+0x1822>
20005fa6:	f811 2b01 	ldrb.w	r2, [r1], #1
20005faa:	f803 2c01 	strb.w	r2, [r3, #-1]
20005fae:	461a      	mov	r2, r3
20005fb0:	f8dd c01c 	ldr.w	ip, [sp, #28]
20005fb4:	3301      	adds	r3, #1
20005fb6:	458c      	cmp	ip, r1
20005fb8:	d8f5      	bhi.n	20005fa6 <_vfprintf_r+0x181e>
20005fba:	e625      	b.n	20005c08 <_vfprintf_r+0x1480>
20005fbc:	222d      	movs	r2, #45	; 0x2d
20005fbe:	f108 4800 	add.w	r8, r8, #2147483648	; 0x80000000
20005fc2:	9217      	str	r2, [sp, #92]	; 0x5c
20005fc4:	e598      	b.n	20005af8 <_vfprintf_r+0x1370>
20005fc6:	f8dd 0570 	ldr.w	r0, [sp, #1392]	; 0x570
20005fca:	9010      	str	r0, [sp, #64]	; 0x40
20005fcc:	e603      	b.n	20005bd6 <_vfprintf_r+0x144e>
20005fce:	9b10      	ldr	r3, [sp, #64]	; 0x40
20005fd0:	991a      	ldr	r1, [sp, #104]	; 0x68
20005fd2:	2b00      	cmp	r3, #0
20005fd4:	bfda      	itte	le
20005fd6:	9810      	ldrle	r0, [sp, #64]	; 0x40
20005fd8:	f1c0 0302 	rsble	r3, r0, #2
20005fdc:	2301      	movgt	r3, #1
20005fde:	185b      	adds	r3, r3, r1
20005fe0:	2267      	movs	r2, #103	; 0x67
20005fe2:	9310      	str	r3, [sp, #64]	; 0x40
20005fe4:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
20005fe8:	9216      	str	r2, [sp, #88]	; 0x58
20005fea:	930c      	str	r3, [sp, #48]	; 0x30
20005fec:	e61d      	b.n	20005c2a <_vfprintf_r+0x14a2>
20005fee:	f8dd 0570 	ldr.w	r0, [sp, #1392]	; 0x570
20005ff2:	2800      	cmp	r0, #0
20005ff4:	9010      	str	r0, [sp, #64]	; 0x40
20005ff6:	dd31      	ble.n	2000605c <_vfprintf_r+0x18d4>
20005ff8:	b91f      	cbnz	r7, 20006002 <_vfprintf_r+0x187a>
20005ffa:	990a      	ldr	r1, [sp, #40]	; 0x28
20005ffc:	f011 0f01 	tst.w	r1, #1
20006000:	d00e      	beq.n	20006020 <_vfprintf_r+0x1898>
20006002:	9810      	ldr	r0, [sp, #64]	; 0x40
20006004:	2166      	movs	r1, #102	; 0x66
20006006:	9116      	str	r1, [sp, #88]	; 0x58
20006008:	1c43      	adds	r3, r0, #1
2000600a:	19db      	adds	r3, r3, r7
2000600c:	9310      	str	r3, [sp, #64]	; 0x40
2000600e:	ea23 72e3 	bic.w	r2, r3, r3, asr #31
20006012:	920c      	str	r2, [sp, #48]	; 0x30
20006014:	e609      	b.n	20005c2a <_vfprintf_r+0x14a2>
20006016:	9810      	ldr	r0, [sp, #64]	; 0x40
20006018:	2167      	movs	r1, #103	; 0x67
2000601a:	9116      	str	r1, [sp, #88]	; 0x58
2000601c:	3001      	adds	r0, #1
2000601e:	9010      	str	r0, [sp, #64]	; 0x40
20006020:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
20006024:	920c      	str	r2, [sp, #48]	; 0x30
20006026:	e600      	b.n	20005c2a <_vfprintf_r+0x14a2>
20006028:	990b      	ldr	r1, [sp, #44]	; 0x2c
2000602a:	781a      	ldrb	r2, [r3, #0]
2000602c:	680f      	ldr	r7, [r1, #0]
2000602e:	3104      	adds	r1, #4
20006030:	910b      	str	r1, [sp, #44]	; 0x2c
20006032:	2f00      	cmp	r7, #0
20006034:	bfb8      	it	lt
20006036:	f04f 37ff 	movlt.w	r7, #4294967295
2000603a:	f7fe bc50 	b.w	200048de <_vfprintf_r+0x156>
2000603e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20006040:	f012 0f01 	tst.w	r2, #1
20006044:	bf04      	itt	eq
20006046:	ea20 73e0 	biceq.w	r3, r0, r0, asr #31
2000604a:	930c      	streq	r3, [sp, #48]	; 0x30
2000604c:	f43f aded 	beq.w	20005c2a <_vfprintf_r+0x14a2>
20006050:	e5e5      	b.n	20005c1e <_vfprintf_r+0x1496>
20006052:	222d      	movs	r2, #45	; 0x2d
20006054:	425b      	negs	r3, r3
20006056:	f88d 2561 	strb.w	r2, [sp, #1377]	; 0x561
2000605a:	e5c9      	b.n	20005bf0 <_vfprintf_r+0x1468>
2000605c:	b977      	cbnz	r7, 2000607c <_vfprintf_r+0x18f4>
2000605e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20006060:	f013 0f01 	tst.w	r3, #1
20006064:	d10a      	bne.n	2000607c <_vfprintf_r+0x18f4>
20006066:	f04f 0c01 	mov.w	ip, #1
2000606a:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
2000606e:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
20006072:	e5da      	b.n	20005c2a <_vfprintf_r+0x14a2>
20006074:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
20006078:	3202      	adds	r2, #2
2000607a:	e5c5      	b.n	20005c08 <_vfprintf_r+0x1480>
2000607c:	3702      	adds	r7, #2
2000607e:	2166      	movs	r1, #102	; 0x66
20006080:	ea27 72e7 	bic.w	r2, r7, r7, asr #31
20006084:	9710      	str	r7, [sp, #64]	; 0x40
20006086:	9116      	str	r1, [sp, #88]	; 0x58
20006088:	920c      	str	r2, [sp, #48]	; 0x30
2000608a:	e5ce      	b.n	20005c2a <_vfprintf_r+0x14a2>
2000608c:	2000a3b0 	.word	0x2000a3b0

20006090 <vfprintf>:
20006090:	b410      	push	{r4}
20006092:	f24a 6484 	movw	r4, #42628	; 0xa684
20006096:	f2c2 0400 	movt	r4, #8192	; 0x2000
2000609a:	468c      	mov	ip, r1
2000609c:	4613      	mov	r3, r2
2000609e:	4601      	mov	r1, r0
200060a0:	4662      	mov	r2, ip
200060a2:	6820      	ldr	r0, [r4, #0]
200060a4:	bc10      	pop	{r4}
200060a6:	f7fe bb6f 	b.w	20004788 <_vfprintf_r>
200060aa:	bf00      	nop

200060ac <__swsetup_r>:
200060ac:	b570      	push	{r4, r5, r6, lr}
200060ae:	f24a 6584 	movw	r5, #42628	; 0xa684
200060b2:	f2c2 0500 	movt	r5, #8192	; 0x2000
200060b6:	4606      	mov	r6, r0
200060b8:	460c      	mov	r4, r1
200060ba:	6828      	ldr	r0, [r5, #0]
200060bc:	b110      	cbz	r0, 200060c4 <__swsetup_r+0x18>
200060be:	6983      	ldr	r3, [r0, #24]
200060c0:	2b00      	cmp	r3, #0
200060c2:	d036      	beq.n	20006132 <__swsetup_r+0x86>
200060c4:	f24a 4314 	movw	r3, #42004	; 0xa414
200060c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200060cc:	429c      	cmp	r4, r3
200060ce:	d038      	beq.n	20006142 <__swsetup_r+0x96>
200060d0:	f24a 4334 	movw	r3, #42036	; 0xa434
200060d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200060d8:	429c      	cmp	r4, r3
200060da:	d041      	beq.n	20006160 <__swsetup_r+0xb4>
200060dc:	f24a 4354 	movw	r3, #42068	; 0xa454
200060e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200060e4:	429c      	cmp	r4, r3
200060e6:	bf04      	itt	eq
200060e8:	682b      	ldreq	r3, [r5, #0]
200060ea:	68dc      	ldreq	r4, [r3, #12]
200060ec:	89a2      	ldrh	r2, [r4, #12]
200060ee:	4611      	mov	r1, r2
200060f0:	b293      	uxth	r3, r2
200060f2:	f013 0f08 	tst.w	r3, #8
200060f6:	4618      	mov	r0, r3
200060f8:	bf18      	it	ne
200060fa:	6922      	ldrne	r2, [r4, #16]
200060fc:	d033      	beq.n	20006166 <__swsetup_r+0xba>
200060fe:	b31a      	cbz	r2, 20006148 <__swsetup_r+0x9c>
20006100:	f013 0101 	ands.w	r1, r3, #1
20006104:	d007      	beq.n	20006116 <__swsetup_r+0x6a>
20006106:	6963      	ldr	r3, [r4, #20]
20006108:	2100      	movs	r1, #0
2000610a:	60a1      	str	r1, [r4, #8]
2000610c:	425b      	negs	r3, r3
2000610e:	61a3      	str	r3, [r4, #24]
20006110:	b142      	cbz	r2, 20006124 <__swsetup_r+0x78>
20006112:	2000      	movs	r0, #0
20006114:	bd70      	pop	{r4, r5, r6, pc}
20006116:	f013 0f02 	tst.w	r3, #2
2000611a:	bf08      	it	eq
2000611c:	6961      	ldreq	r1, [r4, #20]
2000611e:	60a1      	str	r1, [r4, #8]
20006120:	2a00      	cmp	r2, #0
20006122:	d1f6      	bne.n	20006112 <__swsetup_r+0x66>
20006124:	89a3      	ldrh	r3, [r4, #12]
20006126:	f013 0f80 	tst.w	r3, #128	; 0x80
2000612a:	d0f2      	beq.n	20006112 <__swsetup_r+0x66>
2000612c:	f04f 30ff 	mov.w	r0, #4294967295
20006130:	bd70      	pop	{r4, r5, r6, pc}
20006132:	f001 f989 	bl	20007448 <__sinit>
20006136:	f24a 4314 	movw	r3, #42004	; 0xa414
2000613a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000613e:	429c      	cmp	r4, r3
20006140:	d1c6      	bne.n	200060d0 <__swsetup_r+0x24>
20006142:	682b      	ldr	r3, [r5, #0]
20006144:	685c      	ldr	r4, [r3, #4]
20006146:	e7d1      	b.n	200060ec <__swsetup_r+0x40>
20006148:	f403 7120 	and.w	r1, r3, #640	; 0x280
2000614c:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
20006150:	d0d6      	beq.n	20006100 <__swsetup_r+0x54>
20006152:	4630      	mov	r0, r6
20006154:	4621      	mov	r1, r4
20006156:	f001 fcff 	bl	20007b58 <__smakebuf_r>
2000615a:	89a3      	ldrh	r3, [r4, #12]
2000615c:	6922      	ldr	r2, [r4, #16]
2000615e:	e7cf      	b.n	20006100 <__swsetup_r+0x54>
20006160:	682b      	ldr	r3, [r5, #0]
20006162:	689c      	ldr	r4, [r3, #8]
20006164:	e7c2      	b.n	200060ec <__swsetup_r+0x40>
20006166:	f013 0f10 	tst.w	r3, #16
2000616a:	d0df      	beq.n	2000612c <__swsetup_r+0x80>
2000616c:	f013 0f04 	tst.w	r3, #4
20006170:	bf08      	it	eq
20006172:	6922      	ldreq	r2, [r4, #16]
20006174:	d017      	beq.n	200061a6 <__swsetup_r+0xfa>
20006176:	6b61      	ldr	r1, [r4, #52]	; 0x34
20006178:	b151      	cbz	r1, 20006190 <__swsetup_r+0xe4>
2000617a:	f104 0344 	add.w	r3, r4, #68	; 0x44
2000617e:	4299      	cmp	r1, r3
20006180:	d003      	beq.n	2000618a <__swsetup_r+0xde>
20006182:	4630      	mov	r0, r6
20006184:	f001 f9e4 	bl	20007550 <_free_r>
20006188:	89a2      	ldrh	r2, [r4, #12]
2000618a:	b290      	uxth	r0, r2
2000618c:	2300      	movs	r3, #0
2000618e:	6363      	str	r3, [r4, #52]	; 0x34
20006190:	6922      	ldr	r2, [r4, #16]
20006192:	f64f 71db 	movw	r1, #65499	; 0xffdb
20006196:	f2c0 0100 	movt	r1, #0
2000619a:	2300      	movs	r3, #0
2000619c:	ea00 0101 	and.w	r1, r0, r1
200061a0:	6063      	str	r3, [r4, #4]
200061a2:	81a1      	strh	r1, [r4, #12]
200061a4:	6022      	str	r2, [r4, #0]
200061a6:	f041 0308 	orr.w	r3, r1, #8
200061aa:	81a3      	strh	r3, [r4, #12]
200061ac:	b29b      	uxth	r3, r3
200061ae:	e7a6      	b.n	200060fe <__swsetup_r+0x52>

200061b0 <quorem>:
200061b0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
200061b4:	6903      	ldr	r3, [r0, #16]
200061b6:	690e      	ldr	r6, [r1, #16]
200061b8:	4682      	mov	sl, r0
200061ba:	4689      	mov	r9, r1
200061bc:	429e      	cmp	r6, r3
200061be:	f300 8083 	bgt.w	200062c8 <quorem+0x118>
200061c2:	1cf2      	adds	r2, r6, #3
200061c4:	f101 0514 	add.w	r5, r1, #20
200061c8:	f100 0414 	add.w	r4, r0, #20
200061cc:	3e01      	subs	r6, #1
200061ce:	0092      	lsls	r2, r2, #2
200061d0:	188b      	adds	r3, r1, r2
200061d2:	1812      	adds	r2, r2, r0
200061d4:	f103 0804 	add.w	r8, r3, #4
200061d8:	6859      	ldr	r1, [r3, #4]
200061da:	6850      	ldr	r0, [r2, #4]
200061dc:	3101      	adds	r1, #1
200061de:	f003 fa8b 	bl	200096f8 <__aeabi_uidiv>
200061e2:	4607      	mov	r7, r0
200061e4:	2800      	cmp	r0, #0
200061e6:	d039      	beq.n	2000625c <quorem+0xac>
200061e8:	2300      	movs	r3, #0
200061ea:	469c      	mov	ip, r3
200061ec:	461a      	mov	r2, r3
200061ee:	58e9      	ldr	r1, [r5, r3]
200061f0:	58e0      	ldr	r0, [r4, r3]
200061f2:	fa1f fe81 	uxth.w	lr, r1
200061f6:	ea4f 4b11 	mov.w	fp, r1, lsr #16
200061fa:	b281      	uxth	r1, r0
200061fc:	fb0e ce07 	mla	lr, lr, r7, ip
20006200:	1851      	adds	r1, r2, r1
20006202:	fb0b fc07 	mul.w	ip, fp, r7
20006206:	eb0c 4c1e 	add.w	ip, ip, lr, lsr #16
2000620a:	fa1f fe8e 	uxth.w	lr, lr
2000620e:	ebce 0101 	rsb	r1, lr, r1
20006212:	fa1f f28c 	uxth.w	r2, ip
20006216:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
2000621a:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
2000621e:	fa1f fe81 	uxth.w	lr, r1
20006222:	eb02 4221 	add.w	r2, r2, r1, asr #16
20006226:	ea4e 4102 	orr.w	r1, lr, r2, lsl #16
2000622a:	50e1      	str	r1, [r4, r3]
2000622c:	3304      	adds	r3, #4
2000622e:	1412      	asrs	r2, r2, #16
20006230:	1959      	adds	r1, r3, r5
20006232:	4588      	cmp	r8, r1
20006234:	d2db      	bcs.n	200061ee <quorem+0x3e>
20006236:	1d32      	adds	r2, r6, #4
20006238:	eb0a 0382 	add.w	r3, sl, r2, lsl #2
2000623c:	6859      	ldr	r1, [r3, #4]
2000623e:	b969      	cbnz	r1, 2000625c <quorem+0xac>
20006240:	429c      	cmp	r4, r3
20006242:	d209      	bcs.n	20006258 <quorem+0xa8>
20006244:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
20006248:	b112      	cbz	r2, 20006250 <quorem+0xa0>
2000624a:	e005      	b.n	20006258 <quorem+0xa8>
2000624c:	681a      	ldr	r2, [r3, #0]
2000624e:	b91a      	cbnz	r2, 20006258 <quorem+0xa8>
20006250:	3b04      	subs	r3, #4
20006252:	3e01      	subs	r6, #1
20006254:	429c      	cmp	r4, r3
20006256:	d3f9      	bcc.n	2000624c <quorem+0x9c>
20006258:	f8ca 6010 	str.w	r6, [sl, #16]
2000625c:	4649      	mov	r1, r9
2000625e:	4650      	mov	r0, sl
20006260:	f002 f97e 	bl	20008560 <__mcmp>
20006264:	2800      	cmp	r0, #0
20006266:	db2c      	blt.n	200062c2 <quorem+0x112>
20006268:	2300      	movs	r3, #0
2000626a:	3701      	adds	r7, #1
2000626c:	469c      	mov	ip, r3
2000626e:	58ea      	ldr	r2, [r5, r3]
20006270:	58e0      	ldr	r0, [r4, r3]
20006272:	b291      	uxth	r1, r2
20006274:	0c12      	lsrs	r2, r2, #16
20006276:	fa1f f980 	uxth.w	r9, r0
2000627a:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
2000627e:	ebc1 0109 	rsb	r1, r1, r9
20006282:	4461      	add	r1, ip
20006284:	eb02 4221 	add.w	r2, r2, r1, asr #16
20006288:	b289      	uxth	r1, r1
2000628a:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
2000628e:	50e1      	str	r1, [r4, r3]
20006290:	3304      	adds	r3, #4
20006292:	ea4f 4c22 	mov.w	ip, r2, asr #16
20006296:	195a      	adds	r2, r3, r5
20006298:	4590      	cmp	r8, r2
2000629a:	d2e8      	bcs.n	2000626e <quorem+0xbe>
2000629c:	1d32      	adds	r2, r6, #4
2000629e:	eb0a 0382 	add.w	r3, sl, r2, lsl #2
200062a2:	6859      	ldr	r1, [r3, #4]
200062a4:	b969      	cbnz	r1, 200062c2 <quorem+0x112>
200062a6:	429c      	cmp	r4, r3
200062a8:	d209      	bcs.n	200062be <quorem+0x10e>
200062aa:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
200062ae:	b112      	cbz	r2, 200062b6 <quorem+0x106>
200062b0:	e005      	b.n	200062be <quorem+0x10e>
200062b2:	681a      	ldr	r2, [r3, #0]
200062b4:	b91a      	cbnz	r2, 200062be <quorem+0x10e>
200062b6:	3b04      	subs	r3, #4
200062b8:	3e01      	subs	r6, #1
200062ba:	429c      	cmp	r4, r3
200062bc:	d3f9      	bcc.n	200062b2 <quorem+0x102>
200062be:	f8ca 6010 	str.w	r6, [sl, #16]
200062c2:	4638      	mov	r0, r7
200062c4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
200062c8:	2000      	movs	r0, #0
200062ca:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
200062ce:	bf00      	nop

200062d0 <_dtoa_r>:
200062d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
200062d4:	6a46      	ldr	r6, [r0, #36]	; 0x24
200062d6:	b0a1      	sub	sp, #132	; 0x84
200062d8:	4604      	mov	r4, r0
200062da:	4690      	mov	r8, r2
200062dc:	4699      	mov	r9, r3
200062de:	9d2d      	ldr	r5, [sp, #180]	; 0xb4
200062e0:	2e00      	cmp	r6, #0
200062e2:	f000 8423 	beq.w	20006b2c <_dtoa_r+0x85c>
200062e6:	6832      	ldr	r2, [r6, #0]
200062e8:	b182      	cbz	r2, 2000630c <_dtoa_r+0x3c>
200062ea:	6a61      	ldr	r1, [r4, #36]	; 0x24
200062ec:	f04f 0c01 	mov.w	ip, #1
200062f0:	6876      	ldr	r6, [r6, #4]
200062f2:	4620      	mov	r0, r4
200062f4:	680b      	ldr	r3, [r1, #0]
200062f6:	6056      	str	r6, [r2, #4]
200062f8:	684a      	ldr	r2, [r1, #4]
200062fa:	4619      	mov	r1, r3
200062fc:	fa0c f202 	lsl.w	r2, ip, r2
20006300:	609a      	str	r2, [r3, #8]
20006302:	f002 fa67 	bl	200087d4 <_Bfree>
20006306:	6a63      	ldr	r3, [r4, #36]	; 0x24
20006308:	2200      	movs	r2, #0
2000630a:	601a      	str	r2, [r3, #0]
2000630c:	f1b9 0600 	subs.w	r6, r9, #0
20006310:	db38      	blt.n	20006384 <_dtoa_r+0xb4>
20006312:	2300      	movs	r3, #0
20006314:	602b      	str	r3, [r5, #0]
20006316:	f240 0300 	movw	r3, #0
2000631a:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
2000631e:	461a      	mov	r2, r3
20006320:	ea06 0303 	and.w	r3, r6, r3
20006324:	4293      	cmp	r3, r2
20006326:	d017      	beq.n	20006358 <_dtoa_r+0x88>
20006328:	2200      	movs	r2, #0
2000632a:	2300      	movs	r3, #0
2000632c:	4640      	mov	r0, r8
2000632e:	4649      	mov	r1, r9
20006330:	e9cd 8906 	strd	r8, r9, [sp, #24]
20006334:	f003 fb74 	bl	20009a20 <__aeabi_dcmpeq>
20006338:	2800      	cmp	r0, #0
2000633a:	d029      	beq.n	20006390 <_dtoa_r+0xc0>
2000633c:	982c      	ldr	r0, [sp, #176]	; 0xb0
2000633e:	2301      	movs	r3, #1
20006340:	992e      	ldr	r1, [sp, #184]	; 0xb8
20006342:	6003      	str	r3, [r0, #0]
20006344:	2900      	cmp	r1, #0
20006346:	f000 80d0 	beq.w	200064ea <_dtoa_r+0x21a>
2000634a:	4b79      	ldr	r3, [pc, #484]	; (20006530 <_dtoa_r+0x260>)
2000634c:	1e58      	subs	r0, r3, #1
2000634e:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
20006350:	6013      	str	r3, [r2, #0]
20006352:	b021      	add	sp, #132	; 0x84
20006354:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20006358:	982c      	ldr	r0, [sp, #176]	; 0xb0
2000635a:	f242 730f 	movw	r3, #9999	; 0x270f
2000635e:	6003      	str	r3, [r0, #0]
20006360:	f1b8 0f00 	cmp.w	r8, #0
20006364:	f000 8095 	beq.w	20006492 <_dtoa_r+0x1c2>
20006368:	f24a 4010 	movw	r0, #42000	; 0xa410
2000636c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20006370:	992e      	ldr	r1, [sp, #184]	; 0xb8
20006372:	2900      	cmp	r1, #0
20006374:	d0ed      	beq.n	20006352 <_dtoa_r+0x82>
20006376:	78c2      	ldrb	r2, [r0, #3]
20006378:	1cc3      	adds	r3, r0, #3
2000637a:	2a00      	cmp	r2, #0
2000637c:	d0e7      	beq.n	2000634e <_dtoa_r+0x7e>
2000637e:	f100 0308 	add.w	r3, r0, #8
20006382:	e7e4      	b.n	2000634e <_dtoa_r+0x7e>
20006384:	f026 4600 	bic.w	r6, r6, #2147483648	; 0x80000000
20006388:	2301      	movs	r3, #1
2000638a:	46b1      	mov	r9, r6
2000638c:	602b      	str	r3, [r5, #0]
2000638e:	e7c2      	b.n	20006316 <_dtoa_r+0x46>
20006390:	4620      	mov	r0, r4
20006392:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
20006396:	a91e      	add	r1, sp, #120	; 0x78
20006398:	9100      	str	r1, [sp, #0]
2000639a:	a91f      	add	r1, sp, #124	; 0x7c
2000639c:	9101      	str	r1, [sp, #4]
2000639e:	f002 fa6b 	bl	20008878 <__d2b>
200063a2:	f3c6 550a 	ubfx	r5, r6, #20, #11
200063a6:	4683      	mov	fp, r0
200063a8:	2d00      	cmp	r5, #0
200063aa:	d07e      	beq.n	200064aa <_dtoa_r+0x1da>
200063ac:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
200063b0:	f5a5 757e 	sub.w	r5, r5, #1016	; 0x3f8
200063b4:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
200063b6:	3d07      	subs	r5, #7
200063b8:	f021 437f 	bic.w	r3, r1, #4278190080	; 0xff000000
200063bc:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
200063c0:	f043 517e 	orr.w	r1, r3, #1065353216	; 0x3f800000
200063c4:	2300      	movs	r3, #0
200063c6:	f441 01e0 	orr.w	r1, r1, #7340032	; 0x700000
200063ca:	9319      	str	r3, [sp, #100]	; 0x64
200063cc:	f240 0300 	movw	r3, #0
200063d0:	2200      	movs	r2, #0
200063d2:	f6c3 73f8 	movt	r3, #16376	; 0x3ff8
200063d6:	f7fd fbaf 	bl	20003b38 <__aeabi_dsub>
200063da:	a34f      	add	r3, pc, #316	; (adr r3, 20006518 <_dtoa_r+0x248>)
200063dc:	e9d3 2300 	ldrd	r2, r3, [r3]
200063e0:	f7fd fd5e 	bl	20003ea0 <__aeabi_dmul>
200063e4:	a34e      	add	r3, pc, #312	; (adr r3, 20006520 <_dtoa_r+0x250>)
200063e6:	e9d3 2300 	ldrd	r2, r3, [r3]
200063ea:	f7fd fba7 	bl	20003b3c <__adddf3>
200063ee:	e9cd 0108 	strd	r0, r1, [sp, #32]
200063f2:	4628      	mov	r0, r5
200063f4:	f7fd fcee 	bl	20003dd4 <__aeabi_i2d>
200063f8:	a34b      	add	r3, pc, #300	; (adr r3, 20006528 <_dtoa_r+0x258>)
200063fa:	e9d3 2300 	ldrd	r2, r3, [r3]
200063fe:	f7fd fd4f 	bl	20003ea0 <__aeabi_dmul>
20006402:	4602      	mov	r2, r0
20006404:	460b      	mov	r3, r1
20006406:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
2000640a:	f7fd fb97 	bl	20003b3c <__adddf3>
2000640e:	e9cd 0108 	strd	r0, r1, [sp, #32]
20006412:	f7fd ff57 	bl	200042c4 <__aeabi_d2iz>
20006416:	2200      	movs	r2, #0
20006418:	2300      	movs	r3, #0
2000641a:	4606      	mov	r6, r0
2000641c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
20006420:	f003 fb08 	bl	20009a34 <__aeabi_dcmplt>
20006424:	b140      	cbz	r0, 20006438 <_dtoa_r+0x168>
20006426:	4630      	mov	r0, r6
20006428:	f7fd fcd4 	bl	20003dd4 <__aeabi_i2d>
2000642c:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
20006430:	f003 faf6 	bl	20009a20 <__aeabi_dcmpeq>
20006434:	b900      	cbnz	r0, 20006438 <_dtoa_r+0x168>
20006436:	3e01      	subs	r6, #1
20006438:	2e16      	cmp	r6, #22
2000643a:	d95b      	bls.n	200064f4 <_dtoa_r+0x224>
2000643c:	2301      	movs	r3, #1
2000643e:	9318      	str	r3, [sp, #96]	; 0x60
20006440:	3f01      	subs	r7, #1
20006442:	ebb7 0a05 	subs.w	sl, r7, r5
20006446:	bf42      	ittt	mi
20006448:	f1ca 0a00 	rsbmi	sl, sl, #0
2000644c:	f8cd a03c 	strmi.w	sl, [sp, #60]	; 0x3c
20006450:	f04f 0a00 	movmi.w	sl, #0
20006454:	d401      	bmi.n	2000645a <_dtoa_r+0x18a>
20006456:	2200      	movs	r2, #0
20006458:	920f      	str	r2, [sp, #60]	; 0x3c
2000645a:	2e00      	cmp	r6, #0
2000645c:	f2c0 8371 	blt.w	20006b42 <_dtoa_r+0x872>
20006460:	44b2      	add	sl, r6
20006462:	2300      	movs	r3, #0
20006464:	9617      	str	r6, [sp, #92]	; 0x5c
20006466:	9315      	str	r3, [sp, #84]	; 0x54
20006468:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
2000646a:	2b09      	cmp	r3, #9
2000646c:	d862      	bhi.n	20006534 <_dtoa_r+0x264>
2000646e:	2b05      	cmp	r3, #5
20006470:	f340 8677 	ble.w	20007162 <_dtoa_r+0xe92>
20006474:	982a      	ldr	r0, [sp, #168]	; 0xa8
20006476:	2700      	movs	r7, #0
20006478:	3804      	subs	r0, #4
2000647a:	902a      	str	r0, [sp, #168]	; 0xa8
2000647c:	992a      	ldr	r1, [sp, #168]	; 0xa8
2000647e:	1e8b      	subs	r3, r1, #2
20006480:	2b03      	cmp	r3, #3
20006482:	f200 83dd 	bhi.w	20006c40 <_dtoa_r+0x970>
20006486:	e8df f013 	tbh	[pc, r3, lsl #1]
2000648a:	03a5      	.short	0x03a5
2000648c:	03d503d8 	.word	0x03d503d8
20006490:	03c4      	.short	0x03c4
20006492:	f026 467f 	bic.w	r6, r6, #4278190080	; 0xff000000
20006496:	f426 0670 	bic.w	r6, r6, #15728640	; 0xf00000
2000649a:	2e00      	cmp	r6, #0
2000649c:	f47f af64 	bne.w	20006368 <_dtoa_r+0x98>
200064a0:	f24a 4004 	movw	r0, #41988	; 0xa404
200064a4:	f2c2 0000 	movt	r0, #8192	; 0x2000
200064a8:	e762      	b.n	20006370 <_dtoa_r+0xa0>
200064aa:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
200064ac:	9b1e      	ldr	r3, [sp, #120]	; 0x78
200064ae:	18fb      	adds	r3, r7, r3
200064b0:	f503 6386 	add.w	r3, r3, #1072	; 0x430
200064b4:	1c9d      	adds	r5, r3, #2
200064b6:	2d20      	cmp	r5, #32
200064b8:	bfdc      	itt	le
200064ba:	f1c5 0020 	rsble	r0, r5, #32
200064be:	fa08 f000 	lslle.w	r0, r8, r0
200064c2:	dd08      	ble.n	200064d6 <_dtoa_r+0x206>
200064c4:	3b1e      	subs	r3, #30
200064c6:	f1c5 0240 	rsb	r2, r5, #64	; 0x40
200064ca:	fa16 f202 	lsls.w	r2, r6, r2
200064ce:	fa28 f303 	lsr.w	r3, r8, r3
200064d2:	ea42 0003 	orr.w	r0, r2, r3
200064d6:	f7fd fc6d 	bl	20003db4 <__aeabi_ui2d>
200064da:	f5a5 6586 	sub.w	r5, r5, #1072	; 0x430
200064de:	2201      	movs	r2, #1
200064e0:	3d03      	subs	r5, #3
200064e2:	9219      	str	r2, [sp, #100]	; 0x64
200064e4:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
200064e8:	e770      	b.n	200063cc <_dtoa_r+0xfc>
200064ea:	f24a 4000 	movw	r0, #41984	; 0xa400
200064ee:	f2c2 0000 	movt	r0, #8192	; 0x2000
200064f2:	e72e      	b.n	20006352 <_dtoa_r+0x82>
200064f4:	f24a 43b8 	movw	r3, #42168	; 0xa4b8
200064f8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
200064fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006500:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
20006504:	e9d3 2300 	ldrd	r2, r3, [r3]
20006508:	f003 fa94 	bl	20009a34 <__aeabi_dcmplt>
2000650c:	2800      	cmp	r0, #0
2000650e:	f040 8320 	bne.w	20006b52 <_dtoa_r+0x882>
20006512:	9018      	str	r0, [sp, #96]	; 0x60
20006514:	e794      	b.n	20006440 <_dtoa_r+0x170>
20006516:	bf00      	nop
20006518:	636f4361 	.word	0x636f4361
2000651c:	3fd287a7 	.word	0x3fd287a7
20006520:	8b60c8b3 	.word	0x8b60c8b3
20006524:	3fc68a28 	.word	0x3fc68a28
20006528:	509f79fb 	.word	0x509f79fb
2000652c:	3fd34413 	.word	0x3fd34413
20006530:	2000a401 	.word	0x2000a401
20006534:	2300      	movs	r3, #0
20006536:	f04f 30ff 	mov.w	r0, #4294967295
2000653a:	461f      	mov	r7, r3
2000653c:	2101      	movs	r1, #1
2000653e:	932a      	str	r3, [sp, #168]	; 0xa8
20006540:	9011      	str	r0, [sp, #68]	; 0x44
20006542:	9116      	str	r1, [sp, #88]	; 0x58
20006544:	9008      	str	r0, [sp, #32]
20006546:	932b      	str	r3, [sp, #172]	; 0xac
20006548:	6a65      	ldr	r5, [r4, #36]	; 0x24
2000654a:	2300      	movs	r3, #0
2000654c:	606b      	str	r3, [r5, #4]
2000654e:	4620      	mov	r0, r4
20006550:	6869      	ldr	r1, [r5, #4]
20006552:	f002 f95b 	bl	2000880c <_Balloc>
20006556:	6a63      	ldr	r3, [r4, #36]	; 0x24
20006558:	6028      	str	r0, [r5, #0]
2000655a:	681b      	ldr	r3, [r3, #0]
2000655c:	9310      	str	r3, [sp, #64]	; 0x40
2000655e:	2f00      	cmp	r7, #0
20006560:	f000 815b 	beq.w	2000681a <_dtoa_r+0x54a>
20006564:	2e00      	cmp	r6, #0
20006566:	f340 842a 	ble.w	20006dbe <_dtoa_r+0xaee>
2000656a:	f24a 43b8 	movw	r3, #42168	; 0xa4b8
2000656e:	f006 020f 	and.w	r2, r6, #15
20006572:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006576:	1135      	asrs	r5, r6, #4
20006578:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
2000657c:	f015 0f10 	tst.w	r5, #16
20006580:	e9d3 0100 	ldrd	r0, r1, [r3]
20006584:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20006588:	f000 82e7 	beq.w	20006b5a <_dtoa_r+0x88a>
2000658c:	f24a 5390 	movw	r3, #42384	; 0xa590
20006590:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
20006594:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006598:	f005 050f 	and.w	r5, r5, #15
2000659c:	f04f 0803 	mov.w	r8, #3
200065a0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
200065a4:	f7fd fda6 	bl	200040f4 <__aeabi_ddiv>
200065a8:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
200065ac:	b1bd      	cbz	r5, 200065de <_dtoa_r+0x30e>
200065ae:	f24a 5790 	movw	r7, #42384	; 0xa590
200065b2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
200065b6:	f2c2 0700 	movt	r7, #8192	; 0x2000
200065ba:	f015 0f01 	tst.w	r5, #1
200065be:	4610      	mov	r0, r2
200065c0:	4619      	mov	r1, r3
200065c2:	d007      	beq.n	200065d4 <_dtoa_r+0x304>
200065c4:	e9d7 2300 	ldrd	r2, r3, [r7]
200065c8:	f108 0801 	add.w	r8, r8, #1
200065cc:	f7fd fc68 	bl	20003ea0 <__aeabi_dmul>
200065d0:	4602      	mov	r2, r0
200065d2:	460b      	mov	r3, r1
200065d4:	3708      	adds	r7, #8
200065d6:	106d      	asrs	r5, r5, #1
200065d8:	d1ef      	bne.n	200065ba <_dtoa_r+0x2ea>
200065da:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
200065de:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
200065e2:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
200065e6:	f7fd fd85 	bl	200040f4 <__aeabi_ddiv>
200065ea:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
200065ee:	9918      	ldr	r1, [sp, #96]	; 0x60
200065f0:	2900      	cmp	r1, #0
200065f2:	f000 80de 	beq.w	200067b2 <_dtoa_r+0x4e2>
200065f6:	f240 0300 	movw	r3, #0
200065fa:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
200065fe:	2200      	movs	r2, #0
20006600:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
20006604:	f04f 0500 	mov.w	r5, #0
20006608:	f003 fa14 	bl	20009a34 <__aeabi_dcmplt>
2000660c:	b108      	cbz	r0, 20006612 <_dtoa_r+0x342>
2000660e:	f04f 0501 	mov.w	r5, #1
20006612:	9a08      	ldr	r2, [sp, #32]
20006614:	2a00      	cmp	r2, #0
20006616:	bfd4      	ite	le
20006618:	2500      	movle	r5, #0
2000661a:	f005 0501 	andgt.w	r5, r5, #1
2000661e:	2d00      	cmp	r5, #0
20006620:	f000 80c7 	beq.w	200067b2 <_dtoa_r+0x4e2>
20006624:	9b11      	ldr	r3, [sp, #68]	; 0x44
20006626:	2b00      	cmp	r3, #0
20006628:	f340 80f5 	ble.w	20006816 <_dtoa_r+0x546>
2000662c:	f240 0300 	movw	r3, #0
20006630:	2200      	movs	r2, #0
20006632:	f2c4 0324 	movt	r3, #16420	; 0x4024
20006636:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
2000663a:	f7fd fc31 	bl	20003ea0 <__aeabi_dmul>
2000663e:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20006642:	f108 0001 	add.w	r0, r8, #1
20006646:	1e71      	subs	r1, r6, #1
20006648:	9112      	str	r1, [sp, #72]	; 0x48
2000664a:	f7fd fbc3 	bl	20003dd4 <__aeabi_i2d>
2000664e:	4602      	mov	r2, r0
20006650:	460b      	mov	r3, r1
20006652:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20006656:	f7fd fc23 	bl	20003ea0 <__aeabi_dmul>
2000665a:	f240 0300 	movw	r3, #0
2000665e:	2200      	movs	r2, #0
20006660:	f2c4 031c 	movt	r3, #16412	; 0x401c
20006664:	f7fd fa6a 	bl	20003b3c <__adddf3>
20006668:	f8dd c044 	ldr.w	ip, [sp, #68]	; 0x44
2000666c:	4680      	mov	r8, r0
2000666e:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
20006672:	9b16      	ldr	r3, [sp, #88]	; 0x58
20006674:	2b00      	cmp	r3, #0
20006676:	f000 83ad 	beq.w	20006dd4 <_dtoa_r+0xb04>
2000667a:	f24a 43b8 	movw	r3, #42168	; 0xa4b8
2000667e:	f240 0100 	movw	r1, #0
20006682:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006686:	2000      	movs	r0, #0
20006688:	eb03 03cc 	add.w	r3, r3, ip, lsl #3
2000668c:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
20006690:	f8cd c00c 	str.w	ip, [sp, #12]
20006694:	e953 2302 	ldrd	r2, r3, [r3, #-8]
20006698:	f7fd fd2c 	bl	200040f4 <__aeabi_ddiv>
2000669c:	4642      	mov	r2, r8
2000669e:	464b      	mov	r3, r9
200066a0:	9d10      	ldr	r5, [sp, #64]	; 0x40
200066a2:	f7fd fa49 	bl	20003b38 <__aeabi_dsub>
200066a6:	4680      	mov	r8, r0
200066a8:	4689      	mov	r9, r1
200066aa:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
200066ae:	f7fd fe09 	bl	200042c4 <__aeabi_d2iz>
200066b2:	4607      	mov	r7, r0
200066b4:	f7fd fb8e 	bl	20003dd4 <__aeabi_i2d>
200066b8:	4602      	mov	r2, r0
200066ba:	460b      	mov	r3, r1
200066bc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
200066c0:	f7fd fa3a 	bl	20003b38 <__aeabi_dsub>
200066c4:	f107 0330 	add.w	r3, r7, #48	; 0x30
200066c8:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
200066cc:	4640      	mov	r0, r8
200066ce:	f805 3b01 	strb.w	r3, [r5], #1
200066d2:	4649      	mov	r1, r9
200066d4:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
200066d8:	f003 f9ca 	bl	20009a70 <__aeabi_dcmpgt>
200066dc:	2800      	cmp	r0, #0
200066de:	f040 8213 	bne.w	20006b08 <_dtoa_r+0x838>
200066e2:	f240 0100 	movw	r1, #0
200066e6:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
200066ea:	2000      	movs	r0, #0
200066ec:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
200066f0:	f7fd fa22 	bl	20003b38 <__aeabi_dsub>
200066f4:	4602      	mov	r2, r0
200066f6:	460b      	mov	r3, r1
200066f8:	4640      	mov	r0, r8
200066fa:	4649      	mov	r1, r9
200066fc:	f003 f9b8 	bl	20009a70 <__aeabi_dcmpgt>
20006700:	f8dd c00c 	ldr.w	ip, [sp, #12]
20006704:	2800      	cmp	r0, #0
20006706:	f040 83e7 	bne.w	20006ed8 <_dtoa_r+0xc08>
2000670a:	f1bc 0f01 	cmp.w	ip, #1
2000670e:	f340 8082 	ble.w	20006816 <_dtoa_r+0x546>
20006712:	f8cd b068 	str.w	fp, [sp, #104]	; 0x68
20006716:	2701      	movs	r7, #1
20006718:	f8cd a070 	str.w	sl, [sp, #112]	; 0x70
2000671c:	961d      	str	r6, [sp, #116]	; 0x74
2000671e:	4666      	mov	r6, ip
20006720:	e9dd ab0c 	ldrd	sl, fp, [sp, #48]	; 0x30
20006724:	940c      	str	r4, [sp, #48]	; 0x30
20006726:	e010      	b.n	2000674a <_dtoa_r+0x47a>
20006728:	f240 0100 	movw	r1, #0
2000672c:	2000      	movs	r0, #0
2000672e:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
20006732:	f7fd fa01 	bl	20003b38 <__aeabi_dsub>
20006736:	4642      	mov	r2, r8
20006738:	464b      	mov	r3, r9
2000673a:	f003 f97b 	bl	20009a34 <__aeabi_dcmplt>
2000673e:	2800      	cmp	r0, #0
20006740:	f040 83c7 	bne.w	20006ed2 <_dtoa_r+0xc02>
20006744:	42b7      	cmp	r7, r6
20006746:	f280 848b 	bge.w	20007060 <_dtoa_r+0xd90>
2000674a:	f240 0300 	movw	r3, #0
2000674e:	4640      	mov	r0, r8
20006750:	4649      	mov	r1, r9
20006752:	2200      	movs	r2, #0
20006754:	f2c4 0324 	movt	r3, #16420	; 0x4024
20006758:	3501      	adds	r5, #1
2000675a:	f7fd fba1 	bl	20003ea0 <__aeabi_dmul>
2000675e:	f240 0300 	movw	r3, #0
20006762:	2200      	movs	r2, #0
20006764:	f2c4 0324 	movt	r3, #16420	; 0x4024
20006768:	4680      	mov	r8, r0
2000676a:	4689      	mov	r9, r1
2000676c:	4650      	mov	r0, sl
2000676e:	4659      	mov	r1, fp
20006770:	f7fd fb96 	bl	20003ea0 <__aeabi_dmul>
20006774:	468b      	mov	fp, r1
20006776:	4682      	mov	sl, r0
20006778:	f7fd fda4 	bl	200042c4 <__aeabi_d2iz>
2000677c:	4604      	mov	r4, r0
2000677e:	f7fd fb29 	bl	20003dd4 <__aeabi_i2d>
20006782:	3430      	adds	r4, #48	; 0x30
20006784:	4602      	mov	r2, r0
20006786:	460b      	mov	r3, r1
20006788:	4650      	mov	r0, sl
2000678a:	4659      	mov	r1, fp
2000678c:	f7fd f9d4 	bl	20003b38 <__aeabi_dsub>
20006790:	9a10      	ldr	r2, [sp, #64]	; 0x40
20006792:	464b      	mov	r3, r9
20006794:	55d4      	strb	r4, [r2, r7]
20006796:	4642      	mov	r2, r8
20006798:	3701      	adds	r7, #1
2000679a:	4682      	mov	sl, r0
2000679c:	468b      	mov	fp, r1
2000679e:	f003 f949 	bl	20009a34 <__aeabi_dcmplt>
200067a2:	4652      	mov	r2, sl
200067a4:	465b      	mov	r3, fp
200067a6:	2800      	cmp	r0, #0
200067a8:	d0be      	beq.n	20006728 <_dtoa_r+0x458>
200067aa:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
200067ae:	9c0c      	ldr	r4, [sp, #48]	; 0x30
200067b0:	e1aa      	b.n	20006b08 <_dtoa_r+0x838>
200067b2:	4640      	mov	r0, r8
200067b4:	f7fd fb0e 	bl	20003dd4 <__aeabi_i2d>
200067b8:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
200067bc:	f7fd fb70 	bl	20003ea0 <__aeabi_dmul>
200067c0:	f240 0300 	movw	r3, #0
200067c4:	2200      	movs	r2, #0
200067c6:	f2c4 031c 	movt	r3, #16412	; 0x401c
200067ca:	f7fd f9b7 	bl	20003b3c <__adddf3>
200067ce:	9a08      	ldr	r2, [sp, #32]
200067d0:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
200067d4:	4680      	mov	r8, r0
200067d6:	46a9      	mov	r9, r5
200067d8:	2a00      	cmp	r2, #0
200067da:	f040 82ec 	bne.w	20006db6 <_dtoa_r+0xae6>
200067de:	f240 0300 	movw	r3, #0
200067e2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
200067e6:	2200      	movs	r2, #0
200067e8:	f2c4 0314 	movt	r3, #16404	; 0x4014
200067ec:	f7fd f9a4 	bl	20003b38 <__aeabi_dsub>
200067f0:	4642      	mov	r2, r8
200067f2:	462b      	mov	r3, r5
200067f4:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
200067f8:	f003 f93a 	bl	20009a70 <__aeabi_dcmpgt>
200067fc:	2800      	cmp	r0, #0
200067fe:	f040 824a 	bne.w	20006c96 <_dtoa_r+0x9c6>
20006802:	4642      	mov	r2, r8
20006804:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20006808:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
2000680c:	f003 f912 	bl	20009a34 <__aeabi_dcmplt>
20006810:	2800      	cmp	r0, #0
20006812:	f040 81d5 	bne.w	20006bc0 <_dtoa_r+0x8f0>
20006816:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
2000681a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
2000681c:	ea6f 0703 	mvn.w	r7, r3
20006820:	ea4f 77d7 	mov.w	r7, r7, lsr #31
20006824:	2e0e      	cmp	r6, #14
20006826:	bfcc      	ite	gt
20006828:	2700      	movgt	r7, #0
2000682a:	f007 0701 	andle.w	r7, r7, #1
2000682e:	2f00      	cmp	r7, #0
20006830:	f000 80b7 	beq.w	200069a2 <_dtoa_r+0x6d2>
20006834:	982b      	ldr	r0, [sp, #172]	; 0xac
20006836:	f24a 43b8 	movw	r3, #42168	; 0xa4b8
2000683a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000683e:	9908      	ldr	r1, [sp, #32]
20006840:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
20006844:	0fc2      	lsrs	r2, r0, #31
20006846:	2900      	cmp	r1, #0
20006848:	bfcc      	ite	gt
2000684a:	2200      	movgt	r2, #0
2000684c:	f002 0201 	andle.w	r2, r2, #1
20006850:	e9d3 0100 	ldrd	r0, r1, [r3]
20006854:	e9cd 0104 	strd	r0, r1, [sp, #16]
20006858:	2a00      	cmp	r2, #0
2000685a:	f040 81a0 	bne.w	20006b9e <_dtoa_r+0x8ce>
2000685e:	4602      	mov	r2, r0
20006860:	460b      	mov	r3, r1
20006862:	4640      	mov	r0, r8
20006864:	4649      	mov	r1, r9
20006866:	f7fd fc45 	bl	200040f4 <__aeabi_ddiv>
2000686a:	9d10      	ldr	r5, [sp, #64]	; 0x40
2000686c:	f7fd fd2a 	bl	200042c4 <__aeabi_d2iz>
20006870:	4682      	mov	sl, r0
20006872:	f7fd faaf 	bl	20003dd4 <__aeabi_i2d>
20006876:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
2000687a:	f7fd fb11 	bl	20003ea0 <__aeabi_dmul>
2000687e:	4602      	mov	r2, r0
20006880:	460b      	mov	r3, r1
20006882:	4640      	mov	r0, r8
20006884:	4649      	mov	r1, r9
20006886:	f7fd f957 	bl	20003b38 <__aeabi_dsub>
2000688a:	f10a 0330 	add.w	r3, sl, #48	; 0x30
2000688e:	f805 3b01 	strb.w	r3, [r5], #1
20006892:	9a08      	ldr	r2, [sp, #32]
20006894:	2a01      	cmp	r2, #1
20006896:	4680      	mov	r8, r0
20006898:	4689      	mov	r9, r1
2000689a:	d052      	beq.n	20006942 <_dtoa_r+0x672>
2000689c:	f240 0300 	movw	r3, #0
200068a0:	2200      	movs	r2, #0
200068a2:	f2c4 0324 	movt	r3, #16420	; 0x4024
200068a6:	f7fd fafb 	bl	20003ea0 <__aeabi_dmul>
200068aa:	2200      	movs	r2, #0
200068ac:	2300      	movs	r3, #0
200068ae:	e9cd 0106 	strd	r0, r1, [sp, #24]
200068b2:	f003 f8b5 	bl	20009a20 <__aeabi_dcmpeq>
200068b6:	2800      	cmp	r0, #0
200068b8:	f040 81eb 	bne.w	20006c92 <_dtoa_r+0x9c2>
200068bc:	9810      	ldr	r0, [sp, #64]	; 0x40
200068be:	f04f 0801 	mov.w	r8, #1
200068c2:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
200068c6:	46a3      	mov	fp, r4
200068c8:	1c87      	adds	r7, r0, #2
200068ca:	960f      	str	r6, [sp, #60]	; 0x3c
200068cc:	f8dd 9020 	ldr.w	r9, [sp, #32]
200068d0:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
200068d4:	e00a      	b.n	200068ec <_dtoa_r+0x61c>
200068d6:	f7fd fae3 	bl	20003ea0 <__aeabi_dmul>
200068da:	2200      	movs	r2, #0
200068dc:	2300      	movs	r3, #0
200068de:	4604      	mov	r4, r0
200068e0:	460d      	mov	r5, r1
200068e2:	f003 f89d 	bl	20009a20 <__aeabi_dcmpeq>
200068e6:	2800      	cmp	r0, #0
200068e8:	f040 81ce 	bne.w	20006c88 <_dtoa_r+0x9b8>
200068ec:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
200068f0:	4620      	mov	r0, r4
200068f2:	4629      	mov	r1, r5
200068f4:	f108 0801 	add.w	r8, r8, #1
200068f8:	f7fd fbfc 	bl	200040f4 <__aeabi_ddiv>
200068fc:	463e      	mov	r6, r7
200068fe:	f7fd fce1 	bl	200042c4 <__aeabi_d2iz>
20006902:	4682      	mov	sl, r0
20006904:	f7fd fa66 	bl	20003dd4 <__aeabi_i2d>
20006908:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
2000690c:	f7fd fac8 	bl	20003ea0 <__aeabi_dmul>
20006910:	4602      	mov	r2, r0
20006912:	460b      	mov	r3, r1
20006914:	4620      	mov	r0, r4
20006916:	4629      	mov	r1, r5
20006918:	f7fd f90e 	bl	20003b38 <__aeabi_dsub>
2000691c:	2200      	movs	r2, #0
2000691e:	f10a 0c30 	add.w	ip, sl, #48	; 0x30
20006922:	f807 cc01 	strb.w	ip, [r7, #-1]
20006926:	3701      	adds	r7, #1
20006928:	45c1      	cmp	r9, r8
2000692a:	f240 0300 	movw	r3, #0
2000692e:	f2c4 0324 	movt	r3, #16420	; 0x4024
20006932:	d1d0      	bne.n	200068d6 <_dtoa_r+0x606>
20006934:	4635      	mov	r5, r6
20006936:	465c      	mov	r4, fp
20006938:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
2000693a:	4680      	mov	r8, r0
2000693c:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
20006940:	4689      	mov	r9, r1
20006942:	4642      	mov	r2, r8
20006944:	464b      	mov	r3, r9
20006946:	4640      	mov	r0, r8
20006948:	4649      	mov	r1, r9
2000694a:	f7fd f8f7 	bl	20003b3c <__adddf3>
2000694e:	4680      	mov	r8, r0
20006950:	4689      	mov	r9, r1
20006952:	4642      	mov	r2, r8
20006954:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
20006958:	464b      	mov	r3, r9
2000695a:	f003 f86b 	bl	20009a34 <__aeabi_dcmplt>
2000695e:	b960      	cbnz	r0, 2000697a <_dtoa_r+0x6aa>
20006960:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
20006964:	4642      	mov	r2, r8
20006966:	464b      	mov	r3, r9
20006968:	f003 f85a 	bl	20009a20 <__aeabi_dcmpeq>
2000696c:	2800      	cmp	r0, #0
2000696e:	f000 8190 	beq.w	20006c92 <_dtoa_r+0x9c2>
20006972:	f01a 0f01 	tst.w	sl, #1
20006976:	f000 818c 	beq.w	20006c92 <_dtoa_r+0x9c2>
2000697a:	9910      	ldr	r1, [sp, #64]	; 0x40
2000697c:	e000      	b.n	20006980 <_dtoa_r+0x6b0>
2000697e:	461d      	mov	r5, r3
20006980:	f815 2c01 	ldrb.w	r2, [r5, #-1]
20006984:	1e6b      	subs	r3, r5, #1
20006986:	2a39      	cmp	r2, #57	; 0x39
20006988:	f040 8367 	bne.w	2000705a <_dtoa_r+0xd8a>
2000698c:	428b      	cmp	r3, r1
2000698e:	d1f6      	bne.n	2000697e <_dtoa_r+0x6ae>
20006990:	9910      	ldr	r1, [sp, #64]	; 0x40
20006992:	2330      	movs	r3, #48	; 0x30
20006994:	3601      	adds	r6, #1
20006996:	2231      	movs	r2, #49	; 0x31
20006998:	700b      	strb	r3, [r1, #0]
2000699a:	9b10      	ldr	r3, [sp, #64]	; 0x40
2000699c:	701a      	strb	r2, [r3, #0]
2000699e:	9612      	str	r6, [sp, #72]	; 0x48
200069a0:	e0b2      	b.n	20006b08 <_dtoa_r+0x838>
200069a2:	9a16      	ldr	r2, [sp, #88]	; 0x58
200069a4:	2a00      	cmp	r2, #0
200069a6:	f040 80df 	bne.w	20006b68 <_dtoa_r+0x898>
200069aa:	9f15      	ldr	r7, [sp, #84]	; 0x54
200069ac:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
200069ae:	920c      	str	r2, [sp, #48]	; 0x30
200069b0:	2d00      	cmp	r5, #0
200069b2:	bfd4      	ite	le
200069b4:	2300      	movle	r3, #0
200069b6:	2301      	movgt	r3, #1
200069b8:	f1ba 0f00 	cmp.w	sl, #0
200069bc:	bfd4      	ite	le
200069be:	2300      	movle	r3, #0
200069c0:	f003 0301 	andgt.w	r3, r3, #1
200069c4:	b14b      	cbz	r3, 200069da <_dtoa_r+0x70a>
200069c6:	45aa      	cmp	sl, r5
200069c8:	bfb4      	ite	lt
200069ca:	4653      	movlt	r3, sl
200069cc:	462b      	movge	r3, r5
200069ce:	980f      	ldr	r0, [sp, #60]	; 0x3c
200069d0:	ebc3 0a0a 	rsb	sl, r3, sl
200069d4:	1aed      	subs	r5, r5, r3
200069d6:	1ac0      	subs	r0, r0, r3
200069d8:	900f      	str	r0, [sp, #60]	; 0x3c
200069da:	9915      	ldr	r1, [sp, #84]	; 0x54
200069dc:	2900      	cmp	r1, #0
200069de:	dd1c      	ble.n	20006a1a <_dtoa_r+0x74a>
200069e0:	9a16      	ldr	r2, [sp, #88]	; 0x58
200069e2:	2a00      	cmp	r2, #0
200069e4:	f000 82e9 	beq.w	20006fba <_dtoa_r+0xcea>
200069e8:	2f00      	cmp	r7, #0
200069ea:	dd12      	ble.n	20006a12 <_dtoa_r+0x742>
200069ec:	990c      	ldr	r1, [sp, #48]	; 0x30
200069ee:	463a      	mov	r2, r7
200069f0:	4620      	mov	r0, r4
200069f2:	f002 f96b 	bl	20008ccc <__pow5mult>
200069f6:	465a      	mov	r2, fp
200069f8:	900c      	str	r0, [sp, #48]	; 0x30
200069fa:	4620      	mov	r0, r4
200069fc:	990c      	ldr	r1, [sp, #48]	; 0x30
200069fe:	f002 f87d 	bl	20008afc <__multiply>
20006a02:	4659      	mov	r1, fp
20006a04:	4603      	mov	r3, r0
20006a06:	4620      	mov	r0, r4
20006a08:	9303      	str	r3, [sp, #12]
20006a0a:	f001 fee3 	bl	200087d4 <_Bfree>
20006a0e:	9b03      	ldr	r3, [sp, #12]
20006a10:	469b      	mov	fp, r3
20006a12:	9b15      	ldr	r3, [sp, #84]	; 0x54
20006a14:	1bda      	subs	r2, r3, r7
20006a16:	f040 8311 	bne.w	2000703c <_dtoa_r+0xd6c>
20006a1a:	2101      	movs	r1, #1
20006a1c:	4620      	mov	r0, r4
20006a1e:	f002 f907 	bl	20008c30 <__i2b>
20006a22:	9006      	str	r0, [sp, #24]
20006a24:	9817      	ldr	r0, [sp, #92]	; 0x5c
20006a26:	2800      	cmp	r0, #0
20006a28:	dd05      	ble.n	20006a36 <_dtoa_r+0x766>
20006a2a:	9906      	ldr	r1, [sp, #24]
20006a2c:	4620      	mov	r0, r4
20006a2e:	9a17      	ldr	r2, [sp, #92]	; 0x5c
20006a30:	f002 f94c 	bl	20008ccc <__pow5mult>
20006a34:	9006      	str	r0, [sp, #24]
20006a36:	992a      	ldr	r1, [sp, #168]	; 0xa8
20006a38:	2901      	cmp	r1, #1
20006a3a:	f340 810a 	ble.w	20006c52 <_dtoa_r+0x982>
20006a3e:	2700      	movs	r7, #0
20006a40:	9b17      	ldr	r3, [sp, #92]	; 0x5c
20006a42:	2b00      	cmp	r3, #0
20006a44:	f040 8261 	bne.w	20006f0a <_dtoa_r+0xc3a>
20006a48:	2301      	movs	r3, #1
20006a4a:	4453      	add	r3, sl
20006a4c:	f013 031f 	ands.w	r3, r3, #31
20006a50:	f040 812a 	bne.w	20006ca8 <_dtoa_r+0x9d8>
20006a54:	231c      	movs	r3, #28
20006a56:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
20006a58:	449a      	add	sl, r3
20006a5a:	18ed      	adds	r5, r5, r3
20006a5c:	18d2      	adds	r2, r2, r3
20006a5e:	920f      	str	r2, [sp, #60]	; 0x3c
20006a60:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
20006a62:	2b00      	cmp	r3, #0
20006a64:	dd05      	ble.n	20006a72 <_dtoa_r+0x7a2>
20006a66:	4659      	mov	r1, fp
20006a68:	461a      	mov	r2, r3
20006a6a:	4620      	mov	r0, r4
20006a6c:	f001 ffe8 	bl	20008a40 <__lshift>
20006a70:	4683      	mov	fp, r0
20006a72:	f1ba 0f00 	cmp.w	sl, #0
20006a76:	dd05      	ble.n	20006a84 <_dtoa_r+0x7b4>
20006a78:	9906      	ldr	r1, [sp, #24]
20006a7a:	4652      	mov	r2, sl
20006a7c:	4620      	mov	r0, r4
20006a7e:	f001 ffdf 	bl	20008a40 <__lshift>
20006a82:	9006      	str	r0, [sp, #24]
20006a84:	9818      	ldr	r0, [sp, #96]	; 0x60
20006a86:	2800      	cmp	r0, #0
20006a88:	f040 8229 	bne.w	20006ede <_dtoa_r+0xc0e>
20006a8c:	982a      	ldr	r0, [sp, #168]	; 0xa8
20006a8e:	9908      	ldr	r1, [sp, #32]
20006a90:	2802      	cmp	r0, #2
20006a92:	bfd4      	ite	le
20006a94:	2300      	movle	r3, #0
20006a96:	2301      	movgt	r3, #1
20006a98:	2900      	cmp	r1, #0
20006a9a:	bfcc      	ite	gt
20006a9c:	2300      	movgt	r3, #0
20006a9e:	f003 0301 	andle.w	r3, r3, #1
20006aa2:	2b00      	cmp	r3, #0
20006aa4:	f000 810c 	beq.w	20006cc0 <_dtoa_r+0x9f0>
20006aa8:	2900      	cmp	r1, #0
20006aaa:	f040 808c 	bne.w	20006bc6 <_dtoa_r+0x8f6>
20006aae:	2205      	movs	r2, #5
20006ab0:	9906      	ldr	r1, [sp, #24]
20006ab2:	9b08      	ldr	r3, [sp, #32]
20006ab4:	4620      	mov	r0, r4
20006ab6:	f002 f8c5 	bl	20008c44 <__multadd>
20006aba:	9006      	str	r0, [sp, #24]
20006abc:	4658      	mov	r0, fp
20006abe:	9906      	ldr	r1, [sp, #24]
20006ac0:	f001 fd4e 	bl	20008560 <__mcmp>
20006ac4:	2800      	cmp	r0, #0
20006ac6:	dd7e      	ble.n	20006bc6 <_dtoa_r+0x8f6>
20006ac8:	9d10      	ldr	r5, [sp, #64]	; 0x40
20006aca:	3601      	adds	r6, #1
20006acc:	2700      	movs	r7, #0
20006ace:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
20006ad2:	2331      	movs	r3, #49	; 0x31
20006ad4:	f805 3b01 	strb.w	r3, [r5], #1
20006ad8:	9906      	ldr	r1, [sp, #24]
20006ada:	4620      	mov	r0, r4
20006adc:	f001 fe7a 	bl	200087d4 <_Bfree>
20006ae0:	f1ba 0f00 	cmp.w	sl, #0
20006ae4:	f000 80d5 	beq.w	20006c92 <_dtoa_r+0x9c2>
20006ae8:	1e3b      	subs	r3, r7, #0
20006aea:	bf18      	it	ne
20006aec:	2301      	movne	r3, #1
20006aee:	4557      	cmp	r7, sl
20006af0:	bf0c      	ite	eq
20006af2:	2300      	moveq	r3, #0
20006af4:	f003 0301 	andne.w	r3, r3, #1
20006af8:	2b00      	cmp	r3, #0
20006afa:	f040 80d0 	bne.w	20006c9e <_dtoa_r+0x9ce>
20006afe:	4651      	mov	r1, sl
20006b00:	4620      	mov	r0, r4
20006b02:	f001 fe67 	bl	200087d4 <_Bfree>
20006b06:	9612      	str	r6, [sp, #72]	; 0x48
20006b08:	4620      	mov	r0, r4
20006b0a:	4659      	mov	r1, fp
20006b0c:	f001 fe62 	bl	200087d4 <_Bfree>
20006b10:	9a12      	ldr	r2, [sp, #72]	; 0x48
20006b12:	1c53      	adds	r3, r2, #1
20006b14:	2200      	movs	r2, #0
20006b16:	702a      	strb	r2, [r5, #0]
20006b18:	982c      	ldr	r0, [sp, #176]	; 0xb0
20006b1a:	992e      	ldr	r1, [sp, #184]	; 0xb8
20006b1c:	6003      	str	r3, [r0, #0]
20006b1e:	2900      	cmp	r1, #0
20006b20:	f000 81d4 	beq.w	20006ecc <_dtoa_r+0xbfc>
20006b24:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
20006b26:	9810      	ldr	r0, [sp, #64]	; 0x40
20006b28:	6015      	str	r5, [r2, #0]
20006b2a:	e412      	b.n	20006352 <_dtoa_r+0x82>
20006b2c:	2010      	movs	r0, #16
20006b2e:	f001 f889 	bl	20007c44 <malloc>
20006b32:	60c6      	str	r6, [r0, #12]
20006b34:	6046      	str	r6, [r0, #4]
20006b36:	6086      	str	r6, [r0, #8]
20006b38:	6006      	str	r6, [r0, #0]
20006b3a:	4606      	mov	r6, r0
20006b3c:	6260      	str	r0, [r4, #36]	; 0x24
20006b3e:	f7ff bbd2 	b.w	200062e6 <_dtoa_r+0x16>
20006b42:	980f      	ldr	r0, [sp, #60]	; 0x3c
20006b44:	4271      	negs	r1, r6
20006b46:	2200      	movs	r2, #0
20006b48:	9115      	str	r1, [sp, #84]	; 0x54
20006b4a:	1b80      	subs	r0, r0, r6
20006b4c:	9217      	str	r2, [sp, #92]	; 0x5c
20006b4e:	900f      	str	r0, [sp, #60]	; 0x3c
20006b50:	e48a      	b.n	20006468 <_dtoa_r+0x198>
20006b52:	2100      	movs	r1, #0
20006b54:	3e01      	subs	r6, #1
20006b56:	9118      	str	r1, [sp, #96]	; 0x60
20006b58:	e472      	b.n	20006440 <_dtoa_r+0x170>
20006b5a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
20006b5e:	f04f 0802 	mov.w	r8, #2
20006b62:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
20006b66:	e521      	b.n	200065ac <_dtoa_r+0x2dc>
20006b68:	982a      	ldr	r0, [sp, #168]	; 0xa8
20006b6a:	2801      	cmp	r0, #1
20006b6c:	f340 826c 	ble.w	20007048 <_dtoa_r+0xd78>
20006b70:	9a08      	ldr	r2, [sp, #32]
20006b72:	9815      	ldr	r0, [sp, #84]	; 0x54
20006b74:	1e53      	subs	r3, r2, #1
20006b76:	4298      	cmp	r0, r3
20006b78:	f2c0 8258 	blt.w	2000702c <_dtoa_r+0xd5c>
20006b7c:	1ac7      	subs	r7, r0, r3
20006b7e:	9b08      	ldr	r3, [sp, #32]
20006b80:	2b00      	cmp	r3, #0
20006b82:	bfa8      	it	ge
20006b84:	9d0f      	ldrge	r5, [sp, #60]	; 0x3c
20006b86:	f2c0 8273 	blt.w	20007070 <_dtoa_r+0xda0>
20006b8a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
20006b8c:	4620      	mov	r0, r4
20006b8e:	2101      	movs	r1, #1
20006b90:	449a      	add	sl, r3
20006b92:	18d2      	adds	r2, r2, r3
20006b94:	920f      	str	r2, [sp, #60]	; 0x3c
20006b96:	f002 f84b 	bl	20008c30 <__i2b>
20006b9a:	900c      	str	r0, [sp, #48]	; 0x30
20006b9c:	e708      	b.n	200069b0 <_dtoa_r+0x6e0>
20006b9e:	9b08      	ldr	r3, [sp, #32]
20006ba0:	b973      	cbnz	r3, 20006bc0 <_dtoa_r+0x8f0>
20006ba2:	f240 0300 	movw	r3, #0
20006ba6:	2200      	movs	r2, #0
20006ba8:	f2c4 0314 	movt	r3, #16404	; 0x4014
20006bac:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
20006bb0:	f7fd f976 	bl	20003ea0 <__aeabi_dmul>
20006bb4:	4642      	mov	r2, r8
20006bb6:	464b      	mov	r3, r9
20006bb8:	f002 ff50 	bl	20009a5c <__aeabi_dcmpge>
20006bbc:	2800      	cmp	r0, #0
20006bbe:	d06a      	beq.n	20006c96 <_dtoa_r+0x9c6>
20006bc0:	2200      	movs	r2, #0
20006bc2:	9206      	str	r2, [sp, #24]
20006bc4:	920c      	str	r2, [sp, #48]	; 0x30
20006bc6:	9b2b      	ldr	r3, [sp, #172]	; 0xac
20006bc8:	2700      	movs	r7, #0
20006bca:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
20006bce:	43de      	mvns	r6, r3
20006bd0:	9d10      	ldr	r5, [sp, #64]	; 0x40
20006bd2:	e781      	b.n	20006ad8 <_dtoa_r+0x808>
20006bd4:	2100      	movs	r1, #0
20006bd6:	9116      	str	r1, [sp, #88]	; 0x58
20006bd8:	982b      	ldr	r0, [sp, #172]	; 0xac
20006bda:	2800      	cmp	r0, #0
20006bdc:	f340 819f 	ble.w	20006f1e <_dtoa_r+0xc4e>
20006be0:	982b      	ldr	r0, [sp, #172]	; 0xac
20006be2:	4601      	mov	r1, r0
20006be4:	9011      	str	r0, [sp, #68]	; 0x44
20006be6:	9008      	str	r0, [sp, #32]
20006be8:	6a65      	ldr	r5, [r4, #36]	; 0x24
20006bea:	2200      	movs	r2, #0
20006bec:	2917      	cmp	r1, #23
20006bee:	606a      	str	r2, [r5, #4]
20006bf0:	f240 82ab 	bls.w	2000714a <_dtoa_r+0xe7a>
20006bf4:	2304      	movs	r3, #4
20006bf6:	005b      	lsls	r3, r3, #1
20006bf8:	3201      	adds	r2, #1
20006bfa:	f103 0014 	add.w	r0, r3, #20
20006bfe:	4288      	cmp	r0, r1
20006c00:	d9f9      	bls.n	20006bf6 <_dtoa_r+0x926>
20006c02:	9b08      	ldr	r3, [sp, #32]
20006c04:	606a      	str	r2, [r5, #4]
20006c06:	2b0e      	cmp	r3, #14
20006c08:	bf8c      	ite	hi
20006c0a:	2700      	movhi	r7, #0
20006c0c:	f007 0701 	andls.w	r7, r7, #1
20006c10:	e49d      	b.n	2000654e <_dtoa_r+0x27e>
20006c12:	2201      	movs	r2, #1
20006c14:	9216      	str	r2, [sp, #88]	; 0x58
20006c16:	9b2b      	ldr	r3, [sp, #172]	; 0xac
20006c18:	18f3      	adds	r3, r6, r3
20006c1a:	9311      	str	r3, [sp, #68]	; 0x44
20006c1c:	1c59      	adds	r1, r3, #1
20006c1e:	2900      	cmp	r1, #0
20006c20:	bfc8      	it	gt
20006c22:	9108      	strgt	r1, [sp, #32]
20006c24:	dce0      	bgt.n	20006be8 <_dtoa_r+0x918>
20006c26:	290e      	cmp	r1, #14
20006c28:	bf8c      	ite	hi
20006c2a:	2700      	movhi	r7, #0
20006c2c:	f007 0701 	andls.w	r7, r7, #1
20006c30:	9108      	str	r1, [sp, #32]
20006c32:	e489      	b.n	20006548 <_dtoa_r+0x278>
20006c34:	2301      	movs	r3, #1
20006c36:	9316      	str	r3, [sp, #88]	; 0x58
20006c38:	e7ce      	b.n	20006bd8 <_dtoa_r+0x908>
20006c3a:	2200      	movs	r2, #0
20006c3c:	9216      	str	r2, [sp, #88]	; 0x58
20006c3e:	e7ea      	b.n	20006c16 <_dtoa_r+0x946>
20006c40:	f04f 33ff 	mov.w	r3, #4294967295
20006c44:	2700      	movs	r7, #0
20006c46:	2001      	movs	r0, #1
20006c48:	9311      	str	r3, [sp, #68]	; 0x44
20006c4a:	9016      	str	r0, [sp, #88]	; 0x58
20006c4c:	9308      	str	r3, [sp, #32]
20006c4e:	972b      	str	r7, [sp, #172]	; 0xac
20006c50:	e47a      	b.n	20006548 <_dtoa_r+0x278>
20006c52:	f1b8 0f00 	cmp.w	r8, #0
20006c56:	f47f aef2 	bne.w	20006a3e <_dtoa_r+0x76e>
20006c5a:	f029 437f 	bic.w	r3, r9, #4278190080	; 0xff000000
20006c5e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
20006c62:	2b00      	cmp	r3, #0
20006c64:	f47f aeeb 	bne.w	20006a3e <_dtoa_r+0x76e>
20006c68:	f240 0300 	movw	r3, #0
20006c6c:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
20006c70:	ea09 0303 	and.w	r3, r9, r3
20006c74:	2b00      	cmp	r3, #0
20006c76:	f43f aee2 	beq.w	20006a3e <_dtoa_r+0x76e>
20006c7a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
20006c7c:	f10a 0a01 	add.w	sl, sl, #1
20006c80:	2701      	movs	r7, #1
20006c82:	3201      	adds	r2, #1
20006c84:	920f      	str	r2, [sp, #60]	; 0x3c
20006c86:	e6db      	b.n	20006a40 <_dtoa_r+0x770>
20006c88:	4635      	mov	r5, r6
20006c8a:	465c      	mov	r4, fp
20006c8c:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
20006c8e:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
20006c92:	9612      	str	r6, [sp, #72]	; 0x48
20006c94:	e738      	b.n	20006b08 <_dtoa_r+0x838>
20006c96:	2000      	movs	r0, #0
20006c98:	9006      	str	r0, [sp, #24]
20006c9a:	900c      	str	r0, [sp, #48]	; 0x30
20006c9c:	e714      	b.n	20006ac8 <_dtoa_r+0x7f8>
20006c9e:	4639      	mov	r1, r7
20006ca0:	4620      	mov	r0, r4
20006ca2:	f001 fd97 	bl	200087d4 <_Bfree>
20006ca6:	e72a      	b.n	20006afe <_dtoa_r+0x82e>
20006ca8:	f1c3 0320 	rsb	r3, r3, #32
20006cac:	2b04      	cmp	r3, #4
20006cae:	f340 8254 	ble.w	2000715a <_dtoa_r+0xe8a>
20006cb2:	990f      	ldr	r1, [sp, #60]	; 0x3c
20006cb4:	3b04      	subs	r3, #4
20006cb6:	449a      	add	sl, r3
20006cb8:	18ed      	adds	r5, r5, r3
20006cba:	18c9      	adds	r1, r1, r3
20006cbc:	910f      	str	r1, [sp, #60]	; 0x3c
20006cbe:	e6cf      	b.n	20006a60 <_dtoa_r+0x790>
20006cc0:	9916      	ldr	r1, [sp, #88]	; 0x58
20006cc2:	2900      	cmp	r1, #0
20006cc4:	f000 8131 	beq.w	20006f2a <_dtoa_r+0xc5a>
20006cc8:	2d00      	cmp	r5, #0
20006cca:	dd05      	ble.n	20006cd8 <_dtoa_r+0xa08>
20006ccc:	990c      	ldr	r1, [sp, #48]	; 0x30
20006cce:	462a      	mov	r2, r5
20006cd0:	4620      	mov	r0, r4
20006cd2:	f001 feb5 	bl	20008a40 <__lshift>
20006cd6:	900c      	str	r0, [sp, #48]	; 0x30
20006cd8:	2f00      	cmp	r7, #0
20006cda:	f040 81ea 	bne.w	200070b2 <_dtoa_r+0xde2>
20006cde:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
20006ce2:	9d10      	ldr	r5, [sp, #64]	; 0x40
20006ce4:	2301      	movs	r3, #1
20006ce6:	f008 0001 	and.w	r0, r8, #1
20006cea:	9f0c      	ldr	r7, [sp, #48]	; 0x30
20006cec:	9011      	str	r0, [sp, #68]	; 0x44
20006cee:	950f      	str	r5, [sp, #60]	; 0x3c
20006cf0:	461d      	mov	r5, r3
20006cf2:	960c      	str	r6, [sp, #48]	; 0x30
20006cf4:	9906      	ldr	r1, [sp, #24]
20006cf6:	4658      	mov	r0, fp
20006cf8:	f7ff fa5a 	bl	200061b0 <quorem>
20006cfc:	4639      	mov	r1, r7
20006cfe:	3030      	adds	r0, #48	; 0x30
20006d00:	900b      	str	r0, [sp, #44]	; 0x2c
20006d02:	4658      	mov	r0, fp
20006d04:	f001 fc2c 	bl	20008560 <__mcmp>
20006d08:	9906      	ldr	r1, [sp, #24]
20006d0a:	4652      	mov	r2, sl
20006d0c:	4606      	mov	r6, r0
20006d0e:	4620      	mov	r0, r4
20006d10:	f001 fe1a 	bl	20008948 <__mdiff>
20006d14:	68c3      	ldr	r3, [r0, #12]
20006d16:	4680      	mov	r8, r0
20006d18:	2b00      	cmp	r3, #0
20006d1a:	d03d      	beq.n	20006d98 <_dtoa_r+0xac8>
20006d1c:	f04f 0901 	mov.w	r9, #1
20006d20:	4641      	mov	r1, r8
20006d22:	4620      	mov	r0, r4
20006d24:	f001 fd56 	bl	200087d4 <_Bfree>
20006d28:	992a      	ldr	r1, [sp, #168]	; 0xa8
20006d2a:	ea59 0101 	orrs.w	r1, r9, r1
20006d2e:	d103      	bne.n	20006d38 <_dtoa_r+0xa68>
20006d30:	9a11      	ldr	r2, [sp, #68]	; 0x44
20006d32:	2a00      	cmp	r2, #0
20006d34:	f000 81eb 	beq.w	2000710e <_dtoa_r+0xe3e>
20006d38:	2e00      	cmp	r6, #0
20006d3a:	f2c0 819e 	blt.w	2000707a <_dtoa_r+0xdaa>
20006d3e:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
20006d40:	4332      	orrs	r2, r6
20006d42:	d103      	bne.n	20006d4c <_dtoa_r+0xa7c>
20006d44:	9b11      	ldr	r3, [sp, #68]	; 0x44
20006d46:	2b00      	cmp	r3, #0
20006d48:	f000 8197 	beq.w	2000707a <_dtoa_r+0xdaa>
20006d4c:	f1b9 0f00 	cmp.w	r9, #0
20006d50:	f300 81ce 	bgt.w	200070f0 <_dtoa_r+0xe20>
20006d54:	990f      	ldr	r1, [sp, #60]	; 0x3c
20006d56:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20006d58:	f801 2b01 	strb.w	r2, [r1], #1
20006d5c:	9b08      	ldr	r3, [sp, #32]
20006d5e:	910f      	str	r1, [sp, #60]	; 0x3c
20006d60:	429d      	cmp	r5, r3
20006d62:	f000 81c2 	beq.w	200070ea <_dtoa_r+0xe1a>
20006d66:	4659      	mov	r1, fp
20006d68:	220a      	movs	r2, #10
20006d6a:	2300      	movs	r3, #0
20006d6c:	4620      	mov	r0, r4
20006d6e:	f001 ff69 	bl	20008c44 <__multadd>
20006d72:	4557      	cmp	r7, sl
20006d74:	4639      	mov	r1, r7
20006d76:	4683      	mov	fp, r0
20006d78:	d014      	beq.n	20006da4 <_dtoa_r+0xad4>
20006d7a:	220a      	movs	r2, #10
20006d7c:	2300      	movs	r3, #0
20006d7e:	4620      	mov	r0, r4
20006d80:	3501      	adds	r5, #1
20006d82:	f001 ff5f 	bl	20008c44 <__multadd>
20006d86:	4651      	mov	r1, sl
20006d88:	220a      	movs	r2, #10
20006d8a:	2300      	movs	r3, #0
20006d8c:	4607      	mov	r7, r0
20006d8e:	4620      	mov	r0, r4
20006d90:	f001 ff58 	bl	20008c44 <__multadd>
20006d94:	4682      	mov	sl, r0
20006d96:	e7ad      	b.n	20006cf4 <_dtoa_r+0xa24>
20006d98:	4658      	mov	r0, fp
20006d9a:	4641      	mov	r1, r8
20006d9c:	f001 fbe0 	bl	20008560 <__mcmp>
20006da0:	4681      	mov	r9, r0
20006da2:	e7bd      	b.n	20006d20 <_dtoa_r+0xa50>
20006da4:	4620      	mov	r0, r4
20006da6:	220a      	movs	r2, #10
20006da8:	2300      	movs	r3, #0
20006daa:	3501      	adds	r5, #1
20006dac:	f001 ff4a 	bl	20008c44 <__multadd>
20006db0:	4607      	mov	r7, r0
20006db2:	4682      	mov	sl, r0
20006db4:	e79e      	b.n	20006cf4 <_dtoa_r+0xa24>
20006db6:	9612      	str	r6, [sp, #72]	; 0x48
20006db8:	f8dd c020 	ldr.w	ip, [sp, #32]
20006dbc:	e459      	b.n	20006672 <_dtoa_r+0x3a2>
20006dbe:	4275      	negs	r5, r6
20006dc0:	2d00      	cmp	r5, #0
20006dc2:	f040 8101 	bne.w	20006fc8 <_dtoa_r+0xcf8>
20006dc6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
20006dca:	f04f 0802 	mov.w	r8, #2
20006dce:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20006dd2:	e40c      	b.n	200065ee <_dtoa_r+0x31e>
20006dd4:	f24a 41b8 	movw	r1, #42168	; 0xa4b8
20006dd8:	4642      	mov	r2, r8
20006dda:	f2c2 0100 	movt	r1, #8192	; 0x2000
20006dde:	464b      	mov	r3, r9
20006de0:	eb01 01cc 	add.w	r1, r1, ip, lsl #3
20006de4:	f8cd c00c 	str.w	ip, [sp, #12]
20006de8:	9d10      	ldr	r5, [sp, #64]	; 0x40
20006dea:	e951 0102 	ldrd	r0, r1, [r1, #-8]
20006dee:	f7fd f857 	bl	20003ea0 <__aeabi_dmul>
20006df2:	e9cd 011a 	strd	r0, r1, [sp, #104]	; 0x68
20006df6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20006dfa:	f7fd fa63 	bl	200042c4 <__aeabi_d2iz>
20006dfe:	4607      	mov	r7, r0
20006e00:	f7fc ffe8 	bl	20003dd4 <__aeabi_i2d>
20006e04:	460b      	mov	r3, r1
20006e06:	4602      	mov	r2, r0
20006e08:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20006e0c:	f7fc fe94 	bl	20003b38 <__aeabi_dsub>
20006e10:	f107 0330 	add.w	r3, r7, #48	; 0x30
20006e14:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20006e18:	f805 3b01 	strb.w	r3, [r5], #1
20006e1c:	f8dd c00c 	ldr.w	ip, [sp, #12]
20006e20:	f1bc 0f01 	cmp.w	ip, #1
20006e24:	d029      	beq.n	20006e7a <_dtoa_r+0xbaa>
20006e26:	46d1      	mov	r9, sl
20006e28:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20006e2c:	46b2      	mov	sl, r6
20006e2e:	9e10      	ldr	r6, [sp, #64]	; 0x40
20006e30:	951c      	str	r5, [sp, #112]	; 0x70
20006e32:	2701      	movs	r7, #1
20006e34:	4665      	mov	r5, ip
20006e36:	46a0      	mov	r8, r4
20006e38:	f240 0300 	movw	r3, #0
20006e3c:	2200      	movs	r2, #0
20006e3e:	f2c4 0324 	movt	r3, #16420	; 0x4024
20006e42:	f7fd f82d 	bl	20003ea0 <__aeabi_dmul>
20006e46:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20006e4a:	f7fd fa3b 	bl	200042c4 <__aeabi_d2iz>
20006e4e:	4604      	mov	r4, r0
20006e50:	f7fc ffc0 	bl	20003dd4 <__aeabi_i2d>
20006e54:	3430      	adds	r4, #48	; 0x30
20006e56:	4602      	mov	r2, r0
20006e58:	460b      	mov	r3, r1
20006e5a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20006e5e:	f7fc fe6b 	bl	20003b38 <__aeabi_dsub>
20006e62:	55f4      	strb	r4, [r6, r7]
20006e64:	3701      	adds	r7, #1
20006e66:	42af      	cmp	r7, r5
20006e68:	d1e6      	bne.n	20006e38 <_dtoa_r+0xb68>
20006e6a:	9d1c      	ldr	r5, [sp, #112]	; 0x70
20006e6c:	3f01      	subs	r7, #1
20006e6e:	4656      	mov	r6, sl
20006e70:	4644      	mov	r4, r8
20006e72:	46ca      	mov	sl, r9
20006e74:	19ed      	adds	r5, r5, r7
20006e76:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20006e7a:	f240 0300 	movw	r3, #0
20006e7e:	2200      	movs	r2, #0
20006e80:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
20006e84:	e9dd 011a 	ldrd	r0, r1, [sp, #104]	; 0x68
20006e88:	f7fc fe58 	bl	20003b3c <__adddf3>
20006e8c:	4602      	mov	r2, r0
20006e8e:	460b      	mov	r3, r1
20006e90:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20006e94:	f002 fdec 	bl	20009a70 <__aeabi_dcmpgt>
20006e98:	b9f0      	cbnz	r0, 20006ed8 <_dtoa_r+0xc08>
20006e9a:	f240 0100 	movw	r1, #0
20006e9e:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
20006ea2:	2000      	movs	r0, #0
20006ea4:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
20006ea8:	f7fc fe46 	bl	20003b38 <__aeabi_dsub>
20006eac:	4602      	mov	r2, r0
20006eae:	460b      	mov	r3, r1
20006eb0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20006eb4:	f002 fdbe 	bl	20009a34 <__aeabi_dcmplt>
20006eb8:	2800      	cmp	r0, #0
20006eba:	f43f acac 	beq.w	20006816 <_dtoa_r+0x546>
20006ebe:	462b      	mov	r3, r5
20006ec0:	461d      	mov	r5, r3
20006ec2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
20006ec6:	2a30      	cmp	r2, #48	; 0x30
20006ec8:	d0fa      	beq.n	20006ec0 <_dtoa_r+0xbf0>
20006eca:	e61d      	b.n	20006b08 <_dtoa_r+0x838>
20006ecc:	9810      	ldr	r0, [sp, #64]	; 0x40
20006ece:	f7ff ba40 	b.w	20006352 <_dtoa_r+0x82>
20006ed2:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
20006ed6:	9c0c      	ldr	r4, [sp, #48]	; 0x30
20006ed8:	9e12      	ldr	r6, [sp, #72]	; 0x48
20006eda:	9910      	ldr	r1, [sp, #64]	; 0x40
20006edc:	e550      	b.n	20006980 <_dtoa_r+0x6b0>
20006ede:	4658      	mov	r0, fp
20006ee0:	9906      	ldr	r1, [sp, #24]
20006ee2:	f001 fb3d 	bl	20008560 <__mcmp>
20006ee6:	2800      	cmp	r0, #0
20006ee8:	f6bf add0 	bge.w	20006a8c <_dtoa_r+0x7bc>
20006eec:	4659      	mov	r1, fp
20006eee:	4620      	mov	r0, r4
20006ef0:	220a      	movs	r2, #10
20006ef2:	2300      	movs	r3, #0
20006ef4:	f001 fea6 	bl	20008c44 <__multadd>
20006ef8:	9916      	ldr	r1, [sp, #88]	; 0x58
20006efa:	3e01      	subs	r6, #1
20006efc:	4683      	mov	fp, r0
20006efe:	2900      	cmp	r1, #0
20006f00:	f040 8119 	bne.w	20007136 <_dtoa_r+0xe66>
20006f04:	9a11      	ldr	r2, [sp, #68]	; 0x44
20006f06:	9208      	str	r2, [sp, #32]
20006f08:	e5c0      	b.n	20006a8c <_dtoa_r+0x7bc>
20006f0a:	9806      	ldr	r0, [sp, #24]
20006f0c:	6903      	ldr	r3, [r0, #16]
20006f0e:	eb00 0383 	add.w	r3, r0, r3, lsl #2
20006f12:	6918      	ldr	r0, [r3, #16]
20006f14:	f001 fad2 	bl	200084bc <__hi0bits>
20006f18:	f1c0 0320 	rsb	r3, r0, #32
20006f1c:	e595      	b.n	20006a4a <_dtoa_r+0x77a>
20006f1e:	2101      	movs	r1, #1
20006f20:	9111      	str	r1, [sp, #68]	; 0x44
20006f22:	9108      	str	r1, [sp, #32]
20006f24:	912b      	str	r1, [sp, #172]	; 0xac
20006f26:	f7ff bb0f 	b.w	20006548 <_dtoa_r+0x278>
20006f2a:	9d10      	ldr	r5, [sp, #64]	; 0x40
20006f2c:	46b1      	mov	r9, r6
20006f2e:	9f16      	ldr	r7, [sp, #88]	; 0x58
20006f30:	46aa      	mov	sl, r5
20006f32:	f8dd 8018 	ldr.w	r8, [sp, #24]
20006f36:	9e08      	ldr	r6, [sp, #32]
20006f38:	e002      	b.n	20006f40 <_dtoa_r+0xc70>
20006f3a:	f001 fe83 	bl	20008c44 <__multadd>
20006f3e:	4683      	mov	fp, r0
20006f40:	4641      	mov	r1, r8
20006f42:	4658      	mov	r0, fp
20006f44:	f7ff f934 	bl	200061b0 <quorem>
20006f48:	3501      	adds	r5, #1
20006f4a:	220a      	movs	r2, #10
20006f4c:	2300      	movs	r3, #0
20006f4e:	4659      	mov	r1, fp
20006f50:	f100 0c30 	add.w	ip, r0, #48	; 0x30
20006f54:	f80a c007 	strb.w	ip, [sl, r7]
20006f58:	3701      	adds	r7, #1
20006f5a:	4620      	mov	r0, r4
20006f5c:	42be      	cmp	r6, r7
20006f5e:	dcec      	bgt.n	20006f3a <_dtoa_r+0xc6a>
20006f60:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
20006f64:	464e      	mov	r6, r9
20006f66:	2700      	movs	r7, #0
20006f68:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
20006f6c:	4659      	mov	r1, fp
20006f6e:	2201      	movs	r2, #1
20006f70:	4620      	mov	r0, r4
20006f72:	f001 fd65 	bl	20008a40 <__lshift>
20006f76:	9906      	ldr	r1, [sp, #24]
20006f78:	4683      	mov	fp, r0
20006f7a:	f001 faf1 	bl	20008560 <__mcmp>
20006f7e:	2800      	cmp	r0, #0
20006f80:	dd0f      	ble.n	20006fa2 <_dtoa_r+0xcd2>
20006f82:	9910      	ldr	r1, [sp, #64]	; 0x40
20006f84:	e000      	b.n	20006f88 <_dtoa_r+0xcb8>
20006f86:	461d      	mov	r5, r3
20006f88:	f815 2c01 	ldrb.w	r2, [r5, #-1]
20006f8c:	1e6b      	subs	r3, r5, #1
20006f8e:	2a39      	cmp	r2, #57	; 0x39
20006f90:	f040 808c 	bne.w	200070ac <_dtoa_r+0xddc>
20006f94:	428b      	cmp	r3, r1
20006f96:	d1f6      	bne.n	20006f86 <_dtoa_r+0xcb6>
20006f98:	9910      	ldr	r1, [sp, #64]	; 0x40
20006f9a:	2331      	movs	r3, #49	; 0x31
20006f9c:	3601      	adds	r6, #1
20006f9e:	700b      	strb	r3, [r1, #0]
20006fa0:	e59a      	b.n	20006ad8 <_dtoa_r+0x808>
20006fa2:	d103      	bne.n	20006fac <_dtoa_r+0xcdc>
20006fa4:	980b      	ldr	r0, [sp, #44]	; 0x2c
20006fa6:	f010 0f01 	tst.w	r0, #1
20006faa:	d1ea      	bne.n	20006f82 <_dtoa_r+0xcb2>
20006fac:	462b      	mov	r3, r5
20006fae:	461d      	mov	r5, r3
20006fb0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
20006fb4:	2a30      	cmp	r2, #48	; 0x30
20006fb6:	d0fa      	beq.n	20006fae <_dtoa_r+0xcde>
20006fb8:	e58e      	b.n	20006ad8 <_dtoa_r+0x808>
20006fba:	4659      	mov	r1, fp
20006fbc:	9a15      	ldr	r2, [sp, #84]	; 0x54
20006fbe:	4620      	mov	r0, r4
20006fc0:	f001 fe84 	bl	20008ccc <__pow5mult>
20006fc4:	4683      	mov	fp, r0
20006fc6:	e528      	b.n	20006a1a <_dtoa_r+0x74a>
20006fc8:	f005 030f 	and.w	r3, r5, #15
20006fcc:	f24a 42b8 	movw	r2, #42168	; 0xa4b8
20006fd0:	f2c2 0200 	movt	r2, #8192	; 0x2000
20006fd4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
20006fd8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
20006fdc:	e9d3 2300 	ldrd	r2, r3, [r3]
20006fe0:	f7fc ff5e 	bl	20003ea0 <__aeabi_dmul>
20006fe4:	112d      	asrs	r5, r5, #4
20006fe6:	bf08      	it	eq
20006fe8:	f04f 0802 	moveq.w	r8, #2
20006fec:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20006ff0:	f43f aafd 	beq.w	200065ee <_dtoa_r+0x31e>
20006ff4:	f24a 5790 	movw	r7, #42384	; 0xa590
20006ff8:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20006ffc:	f04f 0802 	mov.w	r8, #2
20007000:	f2c2 0700 	movt	r7, #8192	; 0x2000
20007004:	f015 0f01 	tst.w	r5, #1
20007008:	4610      	mov	r0, r2
2000700a:	4619      	mov	r1, r3
2000700c:	d007      	beq.n	2000701e <_dtoa_r+0xd4e>
2000700e:	e9d7 2300 	ldrd	r2, r3, [r7]
20007012:	f108 0801 	add.w	r8, r8, #1
20007016:	f7fc ff43 	bl	20003ea0 <__aeabi_dmul>
2000701a:	4602      	mov	r2, r0
2000701c:	460b      	mov	r3, r1
2000701e:	3708      	adds	r7, #8
20007020:	106d      	asrs	r5, r5, #1
20007022:	d1ef      	bne.n	20007004 <_dtoa_r+0xd34>
20007024:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
20007028:	f7ff bae1 	b.w	200065ee <_dtoa_r+0x31e>
2000702c:	9915      	ldr	r1, [sp, #84]	; 0x54
2000702e:	9a17      	ldr	r2, [sp, #92]	; 0x5c
20007030:	1a5b      	subs	r3, r3, r1
20007032:	18c9      	adds	r1, r1, r3
20007034:	18d2      	adds	r2, r2, r3
20007036:	9115      	str	r1, [sp, #84]	; 0x54
20007038:	9217      	str	r2, [sp, #92]	; 0x5c
2000703a:	e5a0      	b.n	20006b7e <_dtoa_r+0x8ae>
2000703c:	4659      	mov	r1, fp
2000703e:	4620      	mov	r0, r4
20007040:	f001 fe44 	bl	20008ccc <__pow5mult>
20007044:	4683      	mov	fp, r0
20007046:	e4e8      	b.n	20006a1a <_dtoa_r+0x74a>
20007048:	9919      	ldr	r1, [sp, #100]	; 0x64
2000704a:	2900      	cmp	r1, #0
2000704c:	d047      	beq.n	200070de <_dtoa_r+0xe0e>
2000704e:	f503 6386 	add.w	r3, r3, #1072	; 0x430
20007052:	9f15      	ldr	r7, [sp, #84]	; 0x54
20007054:	3303      	adds	r3, #3
20007056:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20007058:	e597      	b.n	20006b8a <_dtoa_r+0x8ba>
2000705a:	3201      	adds	r2, #1
2000705c:	b2d2      	uxtb	r2, r2
2000705e:	e49d      	b.n	2000699c <_dtoa_r+0x6cc>
20007060:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
20007064:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
20007068:	9e1d      	ldr	r6, [sp, #116]	; 0x74
2000706a:	9c0c      	ldr	r4, [sp, #48]	; 0x30
2000706c:	f7ff bbd3 	b.w	20006816 <_dtoa_r+0x546>
20007070:	990f      	ldr	r1, [sp, #60]	; 0x3c
20007072:	2300      	movs	r3, #0
20007074:	9808      	ldr	r0, [sp, #32]
20007076:	1a0d      	subs	r5, r1, r0
20007078:	e587      	b.n	20006b8a <_dtoa_r+0x8ba>
2000707a:	f1b9 0f00 	cmp.w	r9, #0
2000707e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20007080:	9e0c      	ldr	r6, [sp, #48]	; 0x30
20007082:	dd0f      	ble.n	200070a4 <_dtoa_r+0xdd4>
20007084:	4659      	mov	r1, fp
20007086:	2201      	movs	r2, #1
20007088:	4620      	mov	r0, r4
2000708a:	f001 fcd9 	bl	20008a40 <__lshift>
2000708e:	9906      	ldr	r1, [sp, #24]
20007090:	4683      	mov	fp, r0
20007092:	f001 fa65 	bl	20008560 <__mcmp>
20007096:	2800      	cmp	r0, #0
20007098:	dd47      	ble.n	2000712a <_dtoa_r+0xe5a>
2000709a:	990b      	ldr	r1, [sp, #44]	; 0x2c
2000709c:	2939      	cmp	r1, #57	; 0x39
2000709e:	d031      	beq.n	20007104 <_dtoa_r+0xe34>
200070a0:	3101      	adds	r1, #1
200070a2:	910b      	str	r1, [sp, #44]	; 0x2c
200070a4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
200070a6:	f805 2b01 	strb.w	r2, [r5], #1
200070aa:	e515      	b.n	20006ad8 <_dtoa_r+0x808>
200070ac:	3201      	adds	r2, #1
200070ae:	701a      	strb	r2, [r3, #0]
200070b0:	e512      	b.n	20006ad8 <_dtoa_r+0x808>
200070b2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
200070b4:	4620      	mov	r0, r4
200070b6:	6851      	ldr	r1, [r2, #4]
200070b8:	f001 fba8 	bl	2000880c <_Balloc>
200070bc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
200070be:	f103 010c 	add.w	r1, r3, #12
200070c2:	691a      	ldr	r2, [r3, #16]
200070c4:	3202      	adds	r2, #2
200070c6:	0092      	lsls	r2, r2, #2
200070c8:	4605      	mov	r5, r0
200070ca:	300c      	adds	r0, #12
200070cc:	f001 f8ce 	bl	2000826c <memcpy>
200070d0:	4620      	mov	r0, r4
200070d2:	4629      	mov	r1, r5
200070d4:	2201      	movs	r2, #1
200070d6:	f001 fcb3 	bl	20008a40 <__lshift>
200070da:	4682      	mov	sl, r0
200070dc:	e601      	b.n	20006ce2 <_dtoa_r+0xa12>
200070de:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
200070e0:	9f15      	ldr	r7, [sp, #84]	; 0x54
200070e2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
200070e4:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
200070e8:	e54f      	b.n	20006b8a <_dtoa_r+0x8ba>
200070ea:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
200070ec:	9e0c      	ldr	r6, [sp, #48]	; 0x30
200070ee:	e73d      	b.n	20006f6c <_dtoa_r+0xc9c>
200070f0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
200070f2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
200070f4:	2b39      	cmp	r3, #57	; 0x39
200070f6:	9e0c      	ldr	r6, [sp, #48]	; 0x30
200070f8:	d004      	beq.n	20007104 <_dtoa_r+0xe34>
200070fa:	980b      	ldr	r0, [sp, #44]	; 0x2c
200070fc:	1c43      	adds	r3, r0, #1
200070fe:	f805 3b01 	strb.w	r3, [r5], #1
20007102:	e4e9      	b.n	20006ad8 <_dtoa_r+0x808>
20007104:	2339      	movs	r3, #57	; 0x39
20007106:	f805 3b01 	strb.w	r3, [r5], #1
2000710a:	9910      	ldr	r1, [sp, #64]	; 0x40
2000710c:	e73c      	b.n	20006f88 <_dtoa_r+0xcb8>
2000710e:	980b      	ldr	r0, [sp, #44]	; 0x2c
20007110:	4633      	mov	r3, r6
20007112:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20007114:	2839      	cmp	r0, #57	; 0x39
20007116:	9e0c      	ldr	r6, [sp, #48]	; 0x30
20007118:	d0f4      	beq.n	20007104 <_dtoa_r+0xe34>
2000711a:	2b00      	cmp	r3, #0
2000711c:	dd01      	ble.n	20007122 <_dtoa_r+0xe52>
2000711e:	3001      	adds	r0, #1
20007120:	900b      	str	r0, [sp, #44]	; 0x2c
20007122:	990b      	ldr	r1, [sp, #44]	; 0x2c
20007124:	f805 1b01 	strb.w	r1, [r5], #1
20007128:	e4d6      	b.n	20006ad8 <_dtoa_r+0x808>
2000712a:	d1bb      	bne.n	200070a4 <_dtoa_r+0xdd4>
2000712c:	980b      	ldr	r0, [sp, #44]	; 0x2c
2000712e:	f010 0f01 	tst.w	r0, #1
20007132:	d0b7      	beq.n	200070a4 <_dtoa_r+0xdd4>
20007134:	e7b1      	b.n	2000709a <_dtoa_r+0xdca>
20007136:	2300      	movs	r3, #0
20007138:	990c      	ldr	r1, [sp, #48]	; 0x30
2000713a:	4620      	mov	r0, r4
2000713c:	220a      	movs	r2, #10
2000713e:	f001 fd81 	bl	20008c44 <__multadd>
20007142:	9b11      	ldr	r3, [sp, #68]	; 0x44
20007144:	9308      	str	r3, [sp, #32]
20007146:	900c      	str	r0, [sp, #48]	; 0x30
20007148:	e4a0      	b.n	20006a8c <_dtoa_r+0x7bc>
2000714a:	9908      	ldr	r1, [sp, #32]
2000714c:	290e      	cmp	r1, #14
2000714e:	bf8c      	ite	hi
20007150:	2700      	movhi	r7, #0
20007152:	f007 0701 	andls.w	r7, r7, #1
20007156:	f7ff b9fa 	b.w	2000654e <_dtoa_r+0x27e>
2000715a:	f43f ac81 	beq.w	20006a60 <_dtoa_r+0x790>
2000715e:	331c      	adds	r3, #28
20007160:	e479      	b.n	20006a56 <_dtoa_r+0x786>
20007162:	2701      	movs	r7, #1
20007164:	f7ff b98a 	b.w	2000647c <_dtoa_r+0x1ac>

20007168 <_fflush_r>:
20007168:	690b      	ldr	r3, [r1, #16]
2000716a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
2000716e:	460c      	mov	r4, r1
20007170:	4680      	mov	r8, r0
20007172:	2b00      	cmp	r3, #0
20007174:	d071      	beq.n	2000725a <_fflush_r+0xf2>
20007176:	b110      	cbz	r0, 2000717e <_fflush_r+0x16>
20007178:	6983      	ldr	r3, [r0, #24]
2000717a:	2b00      	cmp	r3, #0
2000717c:	d078      	beq.n	20007270 <_fflush_r+0x108>
2000717e:	f24a 4314 	movw	r3, #42004	; 0xa414
20007182:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007186:	429c      	cmp	r4, r3
20007188:	bf08      	it	eq
2000718a:	f8d8 4004 	ldreq.w	r4, [r8, #4]
2000718e:	d010      	beq.n	200071b2 <_fflush_r+0x4a>
20007190:	f24a 4334 	movw	r3, #42036	; 0xa434
20007194:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007198:	429c      	cmp	r4, r3
2000719a:	bf08      	it	eq
2000719c:	f8d8 4008 	ldreq.w	r4, [r8, #8]
200071a0:	d007      	beq.n	200071b2 <_fflush_r+0x4a>
200071a2:	f24a 4354 	movw	r3, #42068	; 0xa454
200071a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200071aa:	429c      	cmp	r4, r3
200071ac:	bf08      	it	eq
200071ae:	f8d8 400c 	ldreq.w	r4, [r8, #12]
200071b2:	89a3      	ldrh	r3, [r4, #12]
200071b4:	b21a      	sxth	r2, r3
200071b6:	f012 0f08 	tst.w	r2, #8
200071ba:	d135      	bne.n	20007228 <_fflush_r+0xc0>
200071bc:	6862      	ldr	r2, [r4, #4]
200071be:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
200071c2:	81a3      	strh	r3, [r4, #12]
200071c4:	2a00      	cmp	r2, #0
200071c6:	dd5e      	ble.n	20007286 <_fflush_r+0x11e>
200071c8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
200071ca:	2e00      	cmp	r6, #0
200071cc:	d045      	beq.n	2000725a <_fflush_r+0xf2>
200071ce:	b29b      	uxth	r3, r3
200071d0:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
200071d4:	bf18      	it	ne
200071d6:	6d65      	ldrne	r5, [r4, #84]	; 0x54
200071d8:	d059      	beq.n	2000728e <_fflush_r+0x126>
200071da:	f013 0f04 	tst.w	r3, #4
200071de:	d14a      	bne.n	20007276 <_fflush_r+0x10e>
200071e0:	2300      	movs	r3, #0
200071e2:	4640      	mov	r0, r8
200071e4:	6a21      	ldr	r1, [r4, #32]
200071e6:	462a      	mov	r2, r5
200071e8:	47b0      	blx	r6
200071ea:	4285      	cmp	r5, r0
200071ec:	d138      	bne.n	20007260 <_fflush_r+0xf8>
200071ee:	89a1      	ldrh	r1, [r4, #12]
200071f0:	f24f 73ff 	movw	r3, #63487	; 0xf7ff
200071f4:	6922      	ldr	r2, [r4, #16]
200071f6:	f2c0 0300 	movt	r3, #0
200071fa:	ea01 0303 	and.w	r3, r1, r3
200071fe:	2100      	movs	r1, #0
20007200:	6061      	str	r1, [r4, #4]
20007202:	f413 5f80 	tst.w	r3, #4096	; 0x1000
20007206:	6b61      	ldr	r1, [r4, #52]	; 0x34
20007208:	81a3      	strh	r3, [r4, #12]
2000720a:	6022      	str	r2, [r4, #0]
2000720c:	bf18      	it	ne
2000720e:	6565      	strne	r5, [r4, #84]	; 0x54
20007210:	b319      	cbz	r1, 2000725a <_fflush_r+0xf2>
20007212:	f104 0344 	add.w	r3, r4, #68	; 0x44
20007216:	4299      	cmp	r1, r3
20007218:	d002      	beq.n	20007220 <_fflush_r+0xb8>
2000721a:	4640      	mov	r0, r8
2000721c:	f000 f998 	bl	20007550 <_free_r>
20007220:	2000      	movs	r0, #0
20007222:	6360      	str	r0, [r4, #52]	; 0x34
20007224:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20007228:	6926      	ldr	r6, [r4, #16]
2000722a:	b1b6      	cbz	r6, 2000725a <_fflush_r+0xf2>
2000722c:	6825      	ldr	r5, [r4, #0]
2000722e:	6026      	str	r6, [r4, #0]
20007230:	1bad      	subs	r5, r5, r6
20007232:	f012 0f03 	tst.w	r2, #3
20007236:	bf0c      	ite	eq
20007238:	6963      	ldreq	r3, [r4, #20]
2000723a:	2300      	movne	r3, #0
2000723c:	60a3      	str	r3, [r4, #8]
2000723e:	e00a      	b.n	20007256 <_fflush_r+0xee>
20007240:	4632      	mov	r2, r6
20007242:	462b      	mov	r3, r5
20007244:	6aa7      	ldr	r7, [r4, #40]	; 0x28
20007246:	4640      	mov	r0, r8
20007248:	6a21      	ldr	r1, [r4, #32]
2000724a:	47b8      	blx	r7
2000724c:	2800      	cmp	r0, #0
2000724e:	ebc0 0505 	rsb	r5, r0, r5
20007252:	4406      	add	r6, r0
20007254:	dd04      	ble.n	20007260 <_fflush_r+0xf8>
20007256:	2d00      	cmp	r5, #0
20007258:	dcf2      	bgt.n	20007240 <_fflush_r+0xd8>
2000725a:	2000      	movs	r0, #0
2000725c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20007260:	89a3      	ldrh	r3, [r4, #12]
20007262:	f04f 30ff 	mov.w	r0, #4294967295
20007266:	f043 0340 	orr.w	r3, r3, #64	; 0x40
2000726a:	81a3      	strh	r3, [r4, #12]
2000726c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20007270:	f000 f8ea 	bl	20007448 <__sinit>
20007274:	e783      	b.n	2000717e <_fflush_r+0x16>
20007276:	6862      	ldr	r2, [r4, #4]
20007278:	6b63      	ldr	r3, [r4, #52]	; 0x34
2000727a:	1aad      	subs	r5, r5, r2
2000727c:	2b00      	cmp	r3, #0
2000727e:	d0af      	beq.n	200071e0 <_fflush_r+0x78>
20007280:	6c23      	ldr	r3, [r4, #64]	; 0x40
20007282:	1aed      	subs	r5, r5, r3
20007284:	e7ac      	b.n	200071e0 <_fflush_r+0x78>
20007286:	6c22      	ldr	r2, [r4, #64]	; 0x40
20007288:	2a00      	cmp	r2, #0
2000728a:	dc9d      	bgt.n	200071c8 <_fflush_r+0x60>
2000728c:	e7e5      	b.n	2000725a <_fflush_r+0xf2>
2000728e:	2301      	movs	r3, #1
20007290:	4640      	mov	r0, r8
20007292:	6a21      	ldr	r1, [r4, #32]
20007294:	47b0      	blx	r6
20007296:	f1b0 3fff 	cmp.w	r0, #4294967295
2000729a:	4605      	mov	r5, r0
2000729c:	d002      	beq.n	200072a4 <_fflush_r+0x13c>
2000729e:	89a3      	ldrh	r3, [r4, #12]
200072a0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
200072a2:	e79a      	b.n	200071da <_fflush_r+0x72>
200072a4:	f8d8 3000 	ldr.w	r3, [r8]
200072a8:	2b1d      	cmp	r3, #29
200072aa:	d0d6      	beq.n	2000725a <_fflush_r+0xf2>
200072ac:	89a3      	ldrh	r3, [r4, #12]
200072ae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
200072b2:	81a3      	strh	r3, [r4, #12]
200072b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

200072b8 <fflush>:
200072b8:	4601      	mov	r1, r0
200072ba:	b128      	cbz	r0, 200072c8 <fflush+0x10>
200072bc:	f24a 6384 	movw	r3, #42628	; 0xa684
200072c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200072c4:	6818      	ldr	r0, [r3, #0]
200072c6:	e74f      	b.n	20007168 <_fflush_r>
200072c8:	f24a 3398 	movw	r3, #41880	; 0xa398
200072cc:	f247 1169 	movw	r1, #29033	; 0x7169
200072d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200072d4:	f2c2 0100 	movt	r1, #8192	; 0x2000
200072d8:	6818      	ldr	r0, [r3, #0]
200072da:	f000 bbb3 	b.w	20007a44 <_fwalk_reent>
200072de:	bf00      	nop

200072e0 <__sfp_lock_acquire>:
200072e0:	4770      	bx	lr
200072e2:	bf00      	nop

200072e4 <__sfp_lock_release>:
200072e4:	4770      	bx	lr
200072e6:	bf00      	nop

200072e8 <__sinit_lock_acquire>:
200072e8:	4770      	bx	lr
200072ea:	bf00      	nop

200072ec <__sinit_lock_release>:
200072ec:	4770      	bx	lr
200072ee:	bf00      	nop

200072f0 <__fp_lock>:
200072f0:	2000      	movs	r0, #0
200072f2:	4770      	bx	lr

200072f4 <__fp_unlock>:
200072f4:	2000      	movs	r0, #0
200072f6:	4770      	bx	lr

200072f8 <__fp_unlock_all>:
200072f8:	f24a 6384 	movw	r3, #42628	; 0xa684
200072fc:	f247 21f5 	movw	r1, #29429	; 0x72f5
20007300:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007304:	f2c2 0100 	movt	r1, #8192	; 0x2000
20007308:	6818      	ldr	r0, [r3, #0]
2000730a:	f000 bbc5 	b.w	20007a98 <_fwalk>
2000730e:	bf00      	nop

20007310 <__fp_lock_all>:
20007310:	f24a 6384 	movw	r3, #42628	; 0xa684
20007314:	f247 21f1 	movw	r1, #29425	; 0x72f1
20007318:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000731c:	f2c2 0100 	movt	r1, #8192	; 0x2000
20007320:	6818      	ldr	r0, [r3, #0]
20007322:	f000 bbb9 	b.w	20007a98 <_fwalk>
20007326:	bf00      	nop

20007328 <_cleanup_r>:
20007328:	f249 613d 	movw	r1, #38461	; 0x963d
2000732c:	f2c2 0100 	movt	r1, #8192	; 0x2000
20007330:	f000 bbb2 	b.w	20007a98 <_fwalk>

20007334 <_cleanup>:
20007334:	f24a 3398 	movw	r3, #41880	; 0xa398
20007338:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000733c:	6818      	ldr	r0, [r3, #0]
2000733e:	e7f3      	b.n	20007328 <_cleanup_r>

20007340 <std>:
20007340:	b510      	push	{r4, lr}
20007342:	4604      	mov	r4, r0
20007344:	2300      	movs	r3, #0
20007346:	305c      	adds	r0, #92	; 0x5c
20007348:	81a1      	strh	r1, [r4, #12]
2000734a:	4619      	mov	r1, r3
2000734c:	81e2      	strh	r2, [r4, #14]
2000734e:	2208      	movs	r2, #8
20007350:	6023      	str	r3, [r4, #0]
20007352:	6063      	str	r3, [r4, #4]
20007354:	60a3      	str	r3, [r4, #8]
20007356:	6663      	str	r3, [r4, #100]	; 0x64
20007358:	6123      	str	r3, [r4, #16]
2000735a:	6163      	str	r3, [r4, #20]
2000735c:	61a3      	str	r3, [r4, #24]
2000735e:	f7fd f915 	bl	2000458c <memset>
20007362:	f249 209d 	movw	r0, #37533	; 0x929d
20007366:	f249 2161 	movw	r1, #37473	; 0x9261
2000736a:	f249 2239 	movw	r2, #37433	; 0x9239
2000736e:	f249 2331 	movw	r3, #37425	; 0x9231
20007372:	f2c2 0000 	movt	r0, #8192	; 0x2000
20007376:	f2c2 0100 	movt	r1, #8192	; 0x2000
2000737a:	f2c2 0200 	movt	r2, #8192	; 0x2000
2000737e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007382:	6260      	str	r0, [r4, #36]	; 0x24
20007384:	62a1      	str	r1, [r4, #40]	; 0x28
20007386:	62e2      	str	r2, [r4, #44]	; 0x2c
20007388:	6323      	str	r3, [r4, #48]	; 0x30
2000738a:	6224      	str	r4, [r4, #32]
2000738c:	bd10      	pop	{r4, pc}
2000738e:	bf00      	nop

20007390 <__sfmoreglue>:
20007390:	b570      	push	{r4, r5, r6, lr}
20007392:	2568      	movs	r5, #104	; 0x68
20007394:	460e      	mov	r6, r1
20007396:	fb05 f501 	mul.w	r5, r5, r1
2000739a:	f105 010c 	add.w	r1, r5, #12
2000739e:	f000 fc59 	bl	20007c54 <_malloc_r>
200073a2:	4604      	mov	r4, r0
200073a4:	b148      	cbz	r0, 200073ba <__sfmoreglue+0x2a>
200073a6:	f100 030c 	add.w	r3, r0, #12
200073aa:	2100      	movs	r1, #0
200073ac:	6046      	str	r6, [r0, #4]
200073ae:	462a      	mov	r2, r5
200073b0:	4618      	mov	r0, r3
200073b2:	6021      	str	r1, [r4, #0]
200073b4:	60a3      	str	r3, [r4, #8]
200073b6:	f7fd f8e9 	bl	2000458c <memset>
200073ba:	4620      	mov	r0, r4
200073bc:	bd70      	pop	{r4, r5, r6, pc}
200073be:	bf00      	nop

200073c0 <__sfp>:
200073c0:	f24a 3398 	movw	r3, #41880	; 0xa398
200073c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200073c8:	b570      	push	{r4, r5, r6, lr}
200073ca:	681d      	ldr	r5, [r3, #0]
200073cc:	4606      	mov	r6, r0
200073ce:	69ab      	ldr	r3, [r5, #24]
200073d0:	2b00      	cmp	r3, #0
200073d2:	d02a      	beq.n	2000742a <__sfp+0x6a>
200073d4:	35d8      	adds	r5, #216	; 0xd8
200073d6:	686b      	ldr	r3, [r5, #4]
200073d8:	68ac      	ldr	r4, [r5, #8]
200073da:	3b01      	subs	r3, #1
200073dc:	d503      	bpl.n	200073e6 <__sfp+0x26>
200073de:	e020      	b.n	20007422 <__sfp+0x62>
200073e0:	3468      	adds	r4, #104	; 0x68
200073e2:	3b01      	subs	r3, #1
200073e4:	d41d      	bmi.n	20007422 <__sfp+0x62>
200073e6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
200073ea:	2a00      	cmp	r2, #0
200073ec:	d1f8      	bne.n	200073e0 <__sfp+0x20>
200073ee:	2500      	movs	r5, #0
200073f0:	f04f 33ff 	mov.w	r3, #4294967295
200073f4:	6665      	str	r5, [r4, #100]	; 0x64
200073f6:	f104 005c 	add.w	r0, r4, #92	; 0x5c
200073fa:	81e3      	strh	r3, [r4, #14]
200073fc:	4629      	mov	r1, r5
200073fe:	f04f 0301 	mov.w	r3, #1
20007402:	6025      	str	r5, [r4, #0]
20007404:	81a3      	strh	r3, [r4, #12]
20007406:	2208      	movs	r2, #8
20007408:	60a5      	str	r5, [r4, #8]
2000740a:	6065      	str	r5, [r4, #4]
2000740c:	6125      	str	r5, [r4, #16]
2000740e:	6165      	str	r5, [r4, #20]
20007410:	61a5      	str	r5, [r4, #24]
20007412:	f7fd f8bb 	bl	2000458c <memset>
20007416:	64e5      	str	r5, [r4, #76]	; 0x4c
20007418:	6365      	str	r5, [r4, #52]	; 0x34
2000741a:	63a5      	str	r5, [r4, #56]	; 0x38
2000741c:	64a5      	str	r5, [r4, #72]	; 0x48
2000741e:	4620      	mov	r0, r4
20007420:	bd70      	pop	{r4, r5, r6, pc}
20007422:	6828      	ldr	r0, [r5, #0]
20007424:	b128      	cbz	r0, 20007432 <__sfp+0x72>
20007426:	4605      	mov	r5, r0
20007428:	e7d5      	b.n	200073d6 <__sfp+0x16>
2000742a:	4628      	mov	r0, r5
2000742c:	f000 f80c 	bl	20007448 <__sinit>
20007430:	e7d0      	b.n	200073d4 <__sfp+0x14>
20007432:	4630      	mov	r0, r6
20007434:	2104      	movs	r1, #4
20007436:	f7ff ffab 	bl	20007390 <__sfmoreglue>
2000743a:	6028      	str	r0, [r5, #0]
2000743c:	2800      	cmp	r0, #0
2000743e:	d1f2      	bne.n	20007426 <__sfp+0x66>
20007440:	230c      	movs	r3, #12
20007442:	4604      	mov	r4, r0
20007444:	6033      	str	r3, [r6, #0]
20007446:	e7ea      	b.n	2000741e <__sfp+0x5e>

20007448 <__sinit>:
20007448:	b570      	push	{r4, r5, r6, lr}
2000744a:	6986      	ldr	r6, [r0, #24]
2000744c:	4604      	mov	r4, r0
2000744e:	b106      	cbz	r6, 20007452 <__sinit+0xa>
20007450:	bd70      	pop	{r4, r5, r6, pc}
20007452:	f247 3329 	movw	r3, #29481	; 0x7329
20007456:	2501      	movs	r5, #1
20007458:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000745c:	f8c0 60d8 	str.w	r6, [r0, #216]	; 0xd8
20007460:	6283      	str	r3, [r0, #40]	; 0x28
20007462:	f8c0 60dc 	str.w	r6, [r0, #220]	; 0xdc
20007466:	f8c0 60e0 	str.w	r6, [r0, #224]	; 0xe0
2000746a:	6185      	str	r5, [r0, #24]
2000746c:	f7ff ffa8 	bl	200073c0 <__sfp>
20007470:	6060      	str	r0, [r4, #4]
20007472:	4620      	mov	r0, r4
20007474:	f7ff ffa4 	bl	200073c0 <__sfp>
20007478:	60a0      	str	r0, [r4, #8]
2000747a:	4620      	mov	r0, r4
2000747c:	f7ff ffa0 	bl	200073c0 <__sfp>
20007480:	4632      	mov	r2, r6
20007482:	2104      	movs	r1, #4
20007484:	4623      	mov	r3, r4
20007486:	60e0      	str	r0, [r4, #12]
20007488:	6860      	ldr	r0, [r4, #4]
2000748a:	f7ff ff59 	bl	20007340 <std>
2000748e:	462a      	mov	r2, r5
20007490:	68a0      	ldr	r0, [r4, #8]
20007492:	2109      	movs	r1, #9
20007494:	4623      	mov	r3, r4
20007496:	f7ff ff53 	bl	20007340 <std>
2000749a:	4623      	mov	r3, r4
2000749c:	68e0      	ldr	r0, [r4, #12]
2000749e:	2112      	movs	r1, #18
200074a0:	2202      	movs	r2, #2
200074a2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
200074a6:	e74b      	b.n	20007340 <std>

200074a8 <_malloc_trim_r>:
200074a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
200074aa:	f24a 7478 	movw	r4, #42872	; 0xa778
200074ae:	f2c2 0400 	movt	r4, #8192	; 0x2000
200074b2:	460f      	mov	r7, r1
200074b4:	4605      	mov	r5, r0
200074b6:	f000 fffd 	bl	200084b4 <__malloc_lock>
200074ba:	68a3      	ldr	r3, [r4, #8]
200074bc:	685e      	ldr	r6, [r3, #4]
200074be:	f026 0603 	bic.w	r6, r6, #3
200074c2:	f506 637e 	add.w	r3, r6, #4064	; 0xfe0
200074c6:	330f      	adds	r3, #15
200074c8:	1bdf      	subs	r7, r3, r7
200074ca:	0b3f      	lsrs	r7, r7, #12
200074cc:	3f01      	subs	r7, #1
200074ce:	033f      	lsls	r7, r7, #12
200074d0:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
200074d4:	db07      	blt.n	200074e6 <_malloc_trim_r+0x3e>
200074d6:	2100      	movs	r1, #0
200074d8:	4628      	mov	r0, r5
200074da:	f001 fe95 	bl	20009208 <_sbrk_r>
200074de:	68a3      	ldr	r3, [r4, #8]
200074e0:	18f3      	adds	r3, r6, r3
200074e2:	4283      	cmp	r3, r0
200074e4:	d004      	beq.n	200074f0 <_malloc_trim_r+0x48>
200074e6:	4628      	mov	r0, r5
200074e8:	f000 ffe6 	bl	200084b8 <__malloc_unlock>
200074ec:	2000      	movs	r0, #0
200074ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
200074f0:	4279      	negs	r1, r7
200074f2:	4628      	mov	r0, r5
200074f4:	f001 fe88 	bl	20009208 <_sbrk_r>
200074f8:	f1b0 3fff 	cmp.w	r0, #4294967295
200074fc:	d010      	beq.n	20007520 <_malloc_trim_r+0x78>
200074fe:	68a2      	ldr	r2, [r4, #8]
20007500:	f64a 33c4 	movw	r3, #43972	; 0xabc4
20007504:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007508:	1bf6      	subs	r6, r6, r7
2000750a:	f046 0601 	orr.w	r6, r6, #1
2000750e:	4628      	mov	r0, r5
20007510:	6056      	str	r6, [r2, #4]
20007512:	681a      	ldr	r2, [r3, #0]
20007514:	1bd7      	subs	r7, r2, r7
20007516:	601f      	str	r7, [r3, #0]
20007518:	f000 ffce 	bl	200084b8 <__malloc_unlock>
2000751c:	2001      	movs	r0, #1
2000751e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
20007520:	2100      	movs	r1, #0
20007522:	4628      	mov	r0, r5
20007524:	f001 fe70 	bl	20009208 <_sbrk_r>
20007528:	68a3      	ldr	r3, [r4, #8]
2000752a:	1ac2      	subs	r2, r0, r3
2000752c:	2a0f      	cmp	r2, #15
2000752e:	ddda      	ble.n	200074e6 <_malloc_trim_r+0x3e>
20007530:	f64a 3480 	movw	r4, #43904	; 0xab80
20007534:	f64a 31c4 	movw	r1, #43972	; 0xabc4
20007538:	f2c2 0400 	movt	r4, #8192	; 0x2000
2000753c:	f2c2 0100 	movt	r1, #8192	; 0x2000
20007540:	f042 0201 	orr.w	r2, r2, #1
20007544:	6824      	ldr	r4, [r4, #0]
20007546:	1b00      	subs	r0, r0, r4
20007548:	6008      	str	r0, [r1, #0]
2000754a:	605a      	str	r2, [r3, #4]
2000754c:	e7cb      	b.n	200074e6 <_malloc_trim_r+0x3e>
2000754e:	bf00      	nop

20007550 <_free_r>:
20007550:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20007554:	4605      	mov	r5, r0
20007556:	460c      	mov	r4, r1
20007558:	2900      	cmp	r1, #0
2000755a:	f000 8088 	beq.w	2000766e <_free_r+0x11e>
2000755e:	f000 ffa9 	bl	200084b4 <__malloc_lock>
20007562:	f1a4 0208 	sub.w	r2, r4, #8
20007566:	f24a 7078 	movw	r0, #42872	; 0xa778
2000756a:	6856      	ldr	r6, [r2, #4]
2000756c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20007570:	f026 0301 	bic.w	r3, r6, #1
20007574:	f8d0 c008 	ldr.w	ip, [r0, #8]
20007578:	18d1      	adds	r1, r2, r3
2000757a:	458c      	cmp	ip, r1
2000757c:	684f      	ldr	r7, [r1, #4]
2000757e:	f027 0703 	bic.w	r7, r7, #3
20007582:	f000 8095 	beq.w	200076b0 <_free_r+0x160>
20007586:	f016 0601 	ands.w	r6, r6, #1
2000758a:	604f      	str	r7, [r1, #4]
2000758c:	d05f      	beq.n	2000764e <_free_r+0xfe>
2000758e:	2600      	movs	r6, #0
20007590:	19cc      	adds	r4, r1, r7
20007592:	6864      	ldr	r4, [r4, #4]
20007594:	f014 0f01 	tst.w	r4, #1
20007598:	d106      	bne.n	200075a8 <_free_r+0x58>
2000759a:	19db      	adds	r3, r3, r7
2000759c:	2e00      	cmp	r6, #0
2000759e:	d07a      	beq.n	20007696 <_free_r+0x146>
200075a0:	688c      	ldr	r4, [r1, #8]
200075a2:	68c9      	ldr	r1, [r1, #12]
200075a4:	608c      	str	r4, [r1, #8]
200075a6:	60e1      	str	r1, [r4, #12]
200075a8:	f043 0101 	orr.w	r1, r3, #1
200075ac:	50d3      	str	r3, [r2, r3]
200075ae:	6051      	str	r1, [r2, #4]
200075b0:	2e00      	cmp	r6, #0
200075b2:	d147      	bne.n	20007644 <_free_r+0xf4>
200075b4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
200075b8:	d35b      	bcc.n	20007672 <_free_r+0x122>
200075ba:	0a59      	lsrs	r1, r3, #9
200075bc:	2904      	cmp	r1, #4
200075be:	bf9e      	ittt	ls
200075c0:	ea4f 1c93 	movls.w	ip, r3, lsr #6
200075c4:	f10c 0c38 	addls.w	ip, ip, #56	; 0x38
200075c8:	ea4f 04cc 	movls.w	r4, ip, lsl #3
200075cc:	d928      	bls.n	20007620 <_free_r+0xd0>
200075ce:	2914      	cmp	r1, #20
200075d0:	bf9c      	itt	ls
200075d2:	f101 0c5b 	addls.w	ip, r1, #91	; 0x5b
200075d6:	ea4f 04cc 	movls.w	r4, ip, lsl #3
200075da:	d921      	bls.n	20007620 <_free_r+0xd0>
200075dc:	2954      	cmp	r1, #84	; 0x54
200075de:	bf9e      	ittt	ls
200075e0:	ea4f 3c13 	movls.w	ip, r3, lsr #12
200075e4:	f10c 0c6e 	addls.w	ip, ip, #110	; 0x6e
200075e8:	ea4f 04cc 	movls.w	r4, ip, lsl #3
200075ec:	d918      	bls.n	20007620 <_free_r+0xd0>
200075ee:	f5b1 7faa 	cmp.w	r1, #340	; 0x154
200075f2:	bf9e      	ittt	ls
200075f4:	ea4f 3cd3 	movls.w	ip, r3, lsr #15
200075f8:	f10c 0c77 	addls.w	ip, ip, #119	; 0x77
200075fc:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20007600:	d90e      	bls.n	20007620 <_free_r+0xd0>
20007602:	f240 5c54 	movw	ip, #1364	; 0x554
20007606:	4561      	cmp	r1, ip
20007608:	bf95      	itete	ls
2000760a:	ea4f 4c93 	movls.w	ip, r3, lsr #18
2000760e:	f44f 747c 	movhi.w	r4, #1008	; 0x3f0
20007612:	f10c 0c7c 	addls.w	ip, ip, #124	; 0x7c
20007616:	f04f 0c7e 	movhi.w	ip, #126	; 0x7e
2000761a:	bf98      	it	ls
2000761c:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20007620:	1904      	adds	r4, r0, r4
20007622:	68a1      	ldr	r1, [r4, #8]
20007624:	42a1      	cmp	r1, r4
20007626:	d103      	bne.n	20007630 <_free_r+0xe0>
20007628:	e064      	b.n	200076f4 <_free_r+0x1a4>
2000762a:	6889      	ldr	r1, [r1, #8]
2000762c:	428c      	cmp	r4, r1
2000762e:	d004      	beq.n	2000763a <_free_r+0xea>
20007630:	6848      	ldr	r0, [r1, #4]
20007632:	f020 0003 	bic.w	r0, r0, #3
20007636:	4283      	cmp	r3, r0
20007638:	d3f7      	bcc.n	2000762a <_free_r+0xda>
2000763a:	68cb      	ldr	r3, [r1, #12]
2000763c:	60d3      	str	r3, [r2, #12]
2000763e:	6091      	str	r1, [r2, #8]
20007640:	60ca      	str	r2, [r1, #12]
20007642:	609a      	str	r2, [r3, #8]
20007644:	4628      	mov	r0, r5
20007646:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
2000764a:	f000 bf35 	b.w	200084b8 <__malloc_unlock>
2000764e:	f854 4c08 	ldr.w	r4, [r4, #-8]
20007652:	f100 0c08 	add.w	ip, r0, #8
20007656:	1b12      	subs	r2, r2, r4
20007658:	191b      	adds	r3, r3, r4
2000765a:	6894      	ldr	r4, [r2, #8]
2000765c:	4564      	cmp	r4, ip
2000765e:	d047      	beq.n	200076f0 <_free_r+0x1a0>
20007660:	f8d2 c00c 	ldr.w	ip, [r2, #12]
20007664:	f8cc 4008 	str.w	r4, [ip, #8]
20007668:	f8c4 c00c 	str.w	ip, [r4, #12]
2000766c:	e790      	b.n	20007590 <_free_r+0x40>
2000766e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20007672:	08db      	lsrs	r3, r3, #3
20007674:	f04f 0c01 	mov.w	ip, #1
20007678:	6846      	ldr	r6, [r0, #4]
2000767a:	eb00 01c3 	add.w	r1, r0, r3, lsl #3
2000767e:	109b      	asrs	r3, r3, #2
20007680:	fa0c f303 	lsl.w	r3, ip, r3
20007684:	60d1      	str	r1, [r2, #12]
20007686:	688c      	ldr	r4, [r1, #8]
20007688:	ea46 0303 	orr.w	r3, r6, r3
2000768c:	6043      	str	r3, [r0, #4]
2000768e:	6094      	str	r4, [r2, #8]
20007690:	60e2      	str	r2, [r4, #12]
20007692:	608a      	str	r2, [r1, #8]
20007694:	e7d6      	b.n	20007644 <_free_r+0xf4>
20007696:	688c      	ldr	r4, [r1, #8]
20007698:	4f1c      	ldr	r7, [pc, #112]	; (2000770c <_free_r+0x1bc>)
2000769a:	42bc      	cmp	r4, r7
2000769c:	d181      	bne.n	200075a2 <_free_r+0x52>
2000769e:	50d3      	str	r3, [r2, r3]
200076a0:	f043 0301 	orr.w	r3, r3, #1
200076a4:	60e2      	str	r2, [r4, #12]
200076a6:	60a2      	str	r2, [r4, #8]
200076a8:	6053      	str	r3, [r2, #4]
200076aa:	6094      	str	r4, [r2, #8]
200076ac:	60d4      	str	r4, [r2, #12]
200076ae:	e7c9      	b.n	20007644 <_free_r+0xf4>
200076b0:	18fb      	adds	r3, r7, r3
200076b2:	f016 0f01 	tst.w	r6, #1
200076b6:	d107      	bne.n	200076c8 <_free_r+0x178>
200076b8:	f854 1c08 	ldr.w	r1, [r4, #-8]
200076bc:	1a52      	subs	r2, r2, r1
200076be:	185b      	adds	r3, r3, r1
200076c0:	68d4      	ldr	r4, [r2, #12]
200076c2:	6891      	ldr	r1, [r2, #8]
200076c4:	60a1      	str	r1, [r4, #8]
200076c6:	60cc      	str	r4, [r1, #12]
200076c8:	f64a 3184 	movw	r1, #43908	; 0xab84
200076cc:	6082      	str	r2, [r0, #8]
200076ce:	f2c2 0100 	movt	r1, #8192	; 0x2000
200076d2:	f043 0001 	orr.w	r0, r3, #1
200076d6:	6050      	str	r0, [r2, #4]
200076d8:	680a      	ldr	r2, [r1, #0]
200076da:	4293      	cmp	r3, r2
200076dc:	d3b2      	bcc.n	20007644 <_free_r+0xf4>
200076de:	f64a 33c0 	movw	r3, #43968	; 0xabc0
200076e2:	4628      	mov	r0, r5
200076e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200076e8:	6819      	ldr	r1, [r3, #0]
200076ea:	f7ff fedd 	bl	200074a8 <_malloc_trim_r>
200076ee:	e7a9      	b.n	20007644 <_free_r+0xf4>
200076f0:	2601      	movs	r6, #1
200076f2:	e74d      	b.n	20007590 <_free_r+0x40>
200076f4:	2601      	movs	r6, #1
200076f6:	6844      	ldr	r4, [r0, #4]
200076f8:	ea4f 0cac 	mov.w	ip, ip, asr #2
200076fc:	460b      	mov	r3, r1
200076fe:	fa06 fc0c 	lsl.w	ip, r6, ip
20007702:	ea44 040c 	orr.w	r4, r4, ip
20007706:	6044      	str	r4, [r0, #4]
20007708:	e798      	b.n	2000763c <_free_r+0xec>
2000770a:	bf00      	nop
2000770c:	2000a780 	.word	0x2000a780

20007710 <__sfvwrite_r>:
20007710:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20007714:	6893      	ldr	r3, [r2, #8]
20007716:	b085      	sub	sp, #20
20007718:	4690      	mov	r8, r2
2000771a:	460c      	mov	r4, r1
2000771c:	9003      	str	r0, [sp, #12]
2000771e:	2b00      	cmp	r3, #0
20007720:	d064      	beq.n	200077ec <__sfvwrite_r+0xdc>
20007722:	8988      	ldrh	r0, [r1, #12]
20007724:	fa1f fa80 	uxth.w	sl, r0
20007728:	f01a 0f08 	tst.w	sl, #8
2000772c:	f000 80a0 	beq.w	20007870 <__sfvwrite_r+0x160>
20007730:	690b      	ldr	r3, [r1, #16]
20007732:	2b00      	cmp	r3, #0
20007734:	f000 809c 	beq.w	20007870 <__sfvwrite_r+0x160>
20007738:	f01a 0b02 	ands.w	fp, sl, #2
2000773c:	f8d8 5000 	ldr.w	r5, [r8]
20007740:	bf1c      	itt	ne
20007742:	f04f 0a00 	movne.w	sl, #0
20007746:	4657      	movne	r7, sl
20007748:	d136      	bne.n	200077b8 <__sfvwrite_r+0xa8>
2000774a:	f01a 0a01 	ands.w	sl, sl, #1
2000774e:	bf1d      	ittte	ne
20007750:	46dc      	movne	ip, fp
20007752:	46d9      	movne	r9, fp
20007754:	465f      	movne	r7, fp
20007756:	4656      	moveq	r6, sl
20007758:	d152      	bne.n	20007800 <__sfvwrite_r+0xf0>
2000775a:	b326      	cbz	r6, 200077a6 <__sfvwrite_r+0x96>
2000775c:	b280      	uxth	r0, r0
2000775e:	68a7      	ldr	r7, [r4, #8]
20007760:	f410 7f00 	tst.w	r0, #512	; 0x200
20007764:	f000 808f 	beq.w	20007886 <__sfvwrite_r+0x176>
20007768:	42be      	cmp	r6, r7
2000776a:	46bb      	mov	fp, r7
2000776c:	f080 80a7 	bcs.w	200078be <__sfvwrite_r+0x1ae>
20007770:	6820      	ldr	r0, [r4, #0]
20007772:	4637      	mov	r7, r6
20007774:	46b3      	mov	fp, r6
20007776:	465a      	mov	r2, fp
20007778:	4651      	mov	r1, sl
2000777a:	f000 fe3f 	bl	200083fc <memmove>
2000777e:	68a2      	ldr	r2, [r4, #8]
20007780:	6823      	ldr	r3, [r4, #0]
20007782:	46b1      	mov	r9, r6
20007784:	1bd7      	subs	r7, r2, r7
20007786:	60a7      	str	r7, [r4, #8]
20007788:	4637      	mov	r7, r6
2000778a:	445b      	add	r3, fp
2000778c:	6023      	str	r3, [r4, #0]
2000778e:	f8d8 3008 	ldr.w	r3, [r8, #8]
20007792:	ebc9 0606 	rsb	r6, r9, r6
20007796:	44ca      	add	sl, r9
20007798:	1bdf      	subs	r7, r3, r7
2000779a:	f8c8 7008 	str.w	r7, [r8, #8]
2000779e:	b32f      	cbz	r7, 200077ec <__sfvwrite_r+0xdc>
200077a0:	89a0      	ldrh	r0, [r4, #12]
200077a2:	2e00      	cmp	r6, #0
200077a4:	d1da      	bne.n	2000775c <__sfvwrite_r+0x4c>
200077a6:	f8d5 a000 	ldr.w	sl, [r5]
200077aa:	686e      	ldr	r6, [r5, #4]
200077ac:	3508      	adds	r5, #8
200077ae:	e7d4      	b.n	2000775a <__sfvwrite_r+0x4a>
200077b0:	f8d5 a000 	ldr.w	sl, [r5]
200077b4:	686f      	ldr	r7, [r5, #4]
200077b6:	3508      	adds	r5, #8
200077b8:	f5b7 6f80 	cmp.w	r7, #1024	; 0x400
200077bc:	bf34      	ite	cc
200077be:	463b      	movcc	r3, r7
200077c0:	f44f 6380 	movcs.w	r3, #1024	; 0x400
200077c4:	4652      	mov	r2, sl
200077c6:	9803      	ldr	r0, [sp, #12]
200077c8:	2f00      	cmp	r7, #0
200077ca:	d0f1      	beq.n	200077b0 <__sfvwrite_r+0xa0>
200077cc:	6aa6      	ldr	r6, [r4, #40]	; 0x28
200077ce:	6a21      	ldr	r1, [r4, #32]
200077d0:	47b0      	blx	r6
200077d2:	2800      	cmp	r0, #0
200077d4:	4482      	add	sl, r0
200077d6:	ebc0 0707 	rsb	r7, r0, r7
200077da:	f340 80ec 	ble.w	200079b6 <__sfvwrite_r+0x2a6>
200077de:	f8d8 3008 	ldr.w	r3, [r8, #8]
200077e2:	1a18      	subs	r0, r3, r0
200077e4:	f8c8 0008 	str.w	r0, [r8, #8]
200077e8:	2800      	cmp	r0, #0
200077ea:	d1e5      	bne.n	200077b8 <__sfvwrite_r+0xa8>
200077ec:	2000      	movs	r0, #0
200077ee:	b005      	add	sp, #20
200077f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
200077f4:	f8d5 9000 	ldr.w	r9, [r5]
200077f8:	f04f 0c00 	mov.w	ip, #0
200077fc:	686f      	ldr	r7, [r5, #4]
200077fe:	3508      	adds	r5, #8
20007800:	2f00      	cmp	r7, #0
20007802:	d0f7      	beq.n	200077f4 <__sfvwrite_r+0xe4>
20007804:	f1bc 0f00 	cmp.w	ip, #0
20007808:	f000 80b5 	beq.w	20007976 <__sfvwrite_r+0x266>
2000780c:	6963      	ldr	r3, [r4, #20]
2000780e:	45bb      	cmp	fp, r7
20007810:	bf34      	ite	cc
20007812:	46da      	movcc	sl, fp
20007814:	46ba      	movcs	sl, r7
20007816:	68a6      	ldr	r6, [r4, #8]
20007818:	6820      	ldr	r0, [r4, #0]
2000781a:	6922      	ldr	r2, [r4, #16]
2000781c:	199e      	adds	r6, r3, r6
2000781e:	4290      	cmp	r0, r2
20007820:	bf94      	ite	ls
20007822:	2200      	movls	r2, #0
20007824:	2201      	movhi	r2, #1
20007826:	45b2      	cmp	sl, r6
20007828:	bfd4      	ite	le
2000782a:	2200      	movle	r2, #0
2000782c:	f002 0201 	andgt.w	r2, r2, #1
20007830:	2a00      	cmp	r2, #0
20007832:	f040 80ae 	bne.w	20007992 <__sfvwrite_r+0x282>
20007836:	459a      	cmp	sl, r3
20007838:	f2c0 8082 	blt.w	20007940 <__sfvwrite_r+0x230>
2000783c:	6aa6      	ldr	r6, [r4, #40]	; 0x28
2000783e:	464a      	mov	r2, r9
20007840:	f8cd c004 	str.w	ip, [sp, #4]
20007844:	9803      	ldr	r0, [sp, #12]
20007846:	6a21      	ldr	r1, [r4, #32]
20007848:	47b0      	blx	r6
2000784a:	f8dd c004 	ldr.w	ip, [sp, #4]
2000784e:	1e06      	subs	r6, r0, #0
20007850:	f340 80b1 	ble.w	200079b6 <__sfvwrite_r+0x2a6>
20007854:	ebbb 0b06 	subs.w	fp, fp, r6
20007858:	f000 8086 	beq.w	20007968 <__sfvwrite_r+0x258>
2000785c:	f8d8 3008 	ldr.w	r3, [r8, #8]
20007860:	44b1      	add	r9, r6
20007862:	1bbf      	subs	r7, r7, r6
20007864:	1b9e      	subs	r6, r3, r6
20007866:	f8c8 6008 	str.w	r6, [r8, #8]
2000786a:	2e00      	cmp	r6, #0
2000786c:	d1c8      	bne.n	20007800 <__sfvwrite_r+0xf0>
2000786e:	e7bd      	b.n	200077ec <__sfvwrite_r+0xdc>
20007870:	9803      	ldr	r0, [sp, #12]
20007872:	4621      	mov	r1, r4
20007874:	f7fe fc1a 	bl	200060ac <__swsetup_r>
20007878:	2800      	cmp	r0, #0
2000787a:	f040 80d4 	bne.w	20007a26 <__sfvwrite_r+0x316>
2000787e:	89a0      	ldrh	r0, [r4, #12]
20007880:	fa1f fa80 	uxth.w	sl, r0
20007884:	e758      	b.n	20007738 <__sfvwrite_r+0x28>
20007886:	6820      	ldr	r0, [r4, #0]
20007888:	46b9      	mov	r9, r7
2000788a:	6923      	ldr	r3, [r4, #16]
2000788c:	4298      	cmp	r0, r3
2000788e:	bf94      	ite	ls
20007890:	2300      	movls	r3, #0
20007892:	2301      	movhi	r3, #1
20007894:	42b7      	cmp	r7, r6
20007896:	bf2c      	ite	cs
20007898:	2300      	movcs	r3, #0
2000789a:	f003 0301 	andcc.w	r3, r3, #1
2000789e:	2b00      	cmp	r3, #0
200078a0:	f040 809d 	bne.w	200079de <__sfvwrite_r+0x2ce>
200078a4:	6963      	ldr	r3, [r4, #20]
200078a6:	429e      	cmp	r6, r3
200078a8:	f0c0 808c 	bcc.w	200079c4 <__sfvwrite_r+0x2b4>
200078ac:	6aa7      	ldr	r7, [r4, #40]	; 0x28
200078ae:	4652      	mov	r2, sl
200078b0:	9803      	ldr	r0, [sp, #12]
200078b2:	6a21      	ldr	r1, [r4, #32]
200078b4:	47b8      	blx	r7
200078b6:	1e07      	subs	r7, r0, #0
200078b8:	dd7d      	ble.n	200079b6 <__sfvwrite_r+0x2a6>
200078ba:	46b9      	mov	r9, r7
200078bc:	e767      	b.n	2000778e <__sfvwrite_r+0x7e>
200078be:	f410 6f90 	tst.w	r0, #1152	; 0x480
200078c2:	bf08      	it	eq
200078c4:	6820      	ldreq	r0, [r4, #0]
200078c6:	f43f af56 	beq.w	20007776 <__sfvwrite_r+0x66>
200078ca:	6962      	ldr	r2, [r4, #20]
200078cc:	6921      	ldr	r1, [r4, #16]
200078ce:	6823      	ldr	r3, [r4, #0]
200078d0:	eb02 0942 	add.w	r9, r2, r2, lsl #1
200078d4:	1a5b      	subs	r3, r3, r1
200078d6:	eb09 79d9 	add.w	r9, r9, r9, lsr #31
200078da:	f103 0c01 	add.w	ip, r3, #1
200078de:	44b4      	add	ip, r6
200078e0:	ea4f 0969 	mov.w	r9, r9, asr #1
200078e4:	45e1      	cmp	r9, ip
200078e6:	464a      	mov	r2, r9
200078e8:	bf3c      	itt	cc
200078ea:	46e1      	movcc	r9, ip
200078ec:	464a      	movcc	r2, r9
200078ee:	f410 6f80 	tst.w	r0, #1024	; 0x400
200078f2:	f000 8083 	beq.w	200079fc <__sfvwrite_r+0x2ec>
200078f6:	4611      	mov	r1, r2
200078f8:	9803      	ldr	r0, [sp, #12]
200078fa:	9302      	str	r3, [sp, #8]
200078fc:	f000 f9aa 	bl	20007c54 <_malloc_r>
20007900:	9b02      	ldr	r3, [sp, #8]
20007902:	2800      	cmp	r0, #0
20007904:	f000 8099 	beq.w	20007a3a <__sfvwrite_r+0x32a>
20007908:	461a      	mov	r2, r3
2000790a:	6921      	ldr	r1, [r4, #16]
2000790c:	9302      	str	r3, [sp, #8]
2000790e:	9001      	str	r0, [sp, #4]
20007910:	f000 fcac 	bl	2000826c <memcpy>
20007914:	89a2      	ldrh	r2, [r4, #12]
20007916:	9b02      	ldr	r3, [sp, #8]
20007918:	f8dd c004 	ldr.w	ip, [sp, #4]
2000791c:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
20007920:	f042 0280 	orr.w	r2, r2, #128	; 0x80
20007924:	81a2      	strh	r2, [r4, #12]
20007926:	ebc3 0209 	rsb	r2, r3, r9
2000792a:	eb0c 0003 	add.w	r0, ip, r3
2000792e:	4637      	mov	r7, r6
20007930:	46b3      	mov	fp, r6
20007932:	60a2      	str	r2, [r4, #8]
20007934:	f8c4 c010 	str.w	ip, [r4, #16]
20007938:	6020      	str	r0, [r4, #0]
2000793a:	f8c4 9014 	str.w	r9, [r4, #20]
2000793e:	e71a      	b.n	20007776 <__sfvwrite_r+0x66>
20007940:	4652      	mov	r2, sl
20007942:	4649      	mov	r1, r9
20007944:	4656      	mov	r6, sl
20007946:	f8cd c004 	str.w	ip, [sp, #4]
2000794a:	f000 fd57 	bl	200083fc <memmove>
2000794e:	68a2      	ldr	r2, [r4, #8]
20007950:	6823      	ldr	r3, [r4, #0]
20007952:	ebbb 0b06 	subs.w	fp, fp, r6
20007956:	ebca 0202 	rsb	r2, sl, r2
2000795a:	f8dd c004 	ldr.w	ip, [sp, #4]
2000795e:	4453      	add	r3, sl
20007960:	60a2      	str	r2, [r4, #8]
20007962:	6023      	str	r3, [r4, #0]
20007964:	f47f af7a 	bne.w	2000785c <__sfvwrite_r+0x14c>
20007968:	9803      	ldr	r0, [sp, #12]
2000796a:	4621      	mov	r1, r4
2000796c:	f7ff fbfc 	bl	20007168 <_fflush_r>
20007970:	bb08      	cbnz	r0, 200079b6 <__sfvwrite_r+0x2a6>
20007972:	46dc      	mov	ip, fp
20007974:	e772      	b.n	2000785c <__sfvwrite_r+0x14c>
20007976:	4648      	mov	r0, r9
20007978:	210a      	movs	r1, #10
2000797a:	463a      	mov	r2, r7
2000797c:	f000 fc3c 	bl	200081f8 <memchr>
20007980:	2800      	cmp	r0, #0
20007982:	d04b      	beq.n	20007a1c <__sfvwrite_r+0x30c>
20007984:	f100 0b01 	add.w	fp, r0, #1
20007988:	f04f 0c01 	mov.w	ip, #1
2000798c:	ebc9 0b0b 	rsb	fp, r9, fp
20007990:	e73c      	b.n	2000780c <__sfvwrite_r+0xfc>
20007992:	4649      	mov	r1, r9
20007994:	4632      	mov	r2, r6
20007996:	f8cd c004 	str.w	ip, [sp, #4]
2000799a:	f000 fd2f 	bl	200083fc <memmove>
2000799e:	6823      	ldr	r3, [r4, #0]
200079a0:	4621      	mov	r1, r4
200079a2:	9803      	ldr	r0, [sp, #12]
200079a4:	199b      	adds	r3, r3, r6
200079a6:	6023      	str	r3, [r4, #0]
200079a8:	f7ff fbde 	bl	20007168 <_fflush_r>
200079ac:	f8dd c004 	ldr.w	ip, [sp, #4]
200079b0:	2800      	cmp	r0, #0
200079b2:	f43f af4f 	beq.w	20007854 <__sfvwrite_r+0x144>
200079b6:	89a3      	ldrh	r3, [r4, #12]
200079b8:	f04f 30ff 	mov.w	r0, #4294967295
200079bc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
200079c0:	81a3      	strh	r3, [r4, #12]
200079c2:	e714      	b.n	200077ee <__sfvwrite_r+0xde>
200079c4:	4632      	mov	r2, r6
200079c6:	4651      	mov	r1, sl
200079c8:	f000 fd18 	bl	200083fc <memmove>
200079cc:	68a2      	ldr	r2, [r4, #8]
200079ce:	6823      	ldr	r3, [r4, #0]
200079d0:	4637      	mov	r7, r6
200079d2:	1b92      	subs	r2, r2, r6
200079d4:	46b1      	mov	r9, r6
200079d6:	199b      	adds	r3, r3, r6
200079d8:	60a2      	str	r2, [r4, #8]
200079da:	6023      	str	r3, [r4, #0]
200079dc:	e6d7      	b.n	2000778e <__sfvwrite_r+0x7e>
200079de:	4651      	mov	r1, sl
200079e0:	463a      	mov	r2, r7
200079e2:	f000 fd0b 	bl	200083fc <memmove>
200079e6:	6823      	ldr	r3, [r4, #0]
200079e8:	9803      	ldr	r0, [sp, #12]
200079ea:	4621      	mov	r1, r4
200079ec:	19db      	adds	r3, r3, r7
200079ee:	6023      	str	r3, [r4, #0]
200079f0:	f7ff fbba 	bl	20007168 <_fflush_r>
200079f4:	2800      	cmp	r0, #0
200079f6:	f43f aeca 	beq.w	2000778e <__sfvwrite_r+0x7e>
200079fa:	e7dc      	b.n	200079b6 <__sfvwrite_r+0x2a6>
200079fc:	9803      	ldr	r0, [sp, #12]
200079fe:	9302      	str	r3, [sp, #8]
20007a00:	f001 fa08 	bl	20008e14 <_realloc_r>
20007a04:	9b02      	ldr	r3, [sp, #8]
20007a06:	4684      	mov	ip, r0
20007a08:	2800      	cmp	r0, #0
20007a0a:	d18c      	bne.n	20007926 <__sfvwrite_r+0x216>
20007a0c:	6921      	ldr	r1, [r4, #16]
20007a0e:	9803      	ldr	r0, [sp, #12]
20007a10:	f7ff fd9e 	bl	20007550 <_free_r>
20007a14:	9903      	ldr	r1, [sp, #12]
20007a16:	230c      	movs	r3, #12
20007a18:	600b      	str	r3, [r1, #0]
20007a1a:	e7cc      	b.n	200079b6 <__sfvwrite_r+0x2a6>
20007a1c:	f107 0b01 	add.w	fp, r7, #1
20007a20:	f04f 0c01 	mov.w	ip, #1
20007a24:	e6f2      	b.n	2000780c <__sfvwrite_r+0xfc>
20007a26:	9903      	ldr	r1, [sp, #12]
20007a28:	2209      	movs	r2, #9
20007a2a:	89a3      	ldrh	r3, [r4, #12]
20007a2c:	f04f 30ff 	mov.w	r0, #4294967295
20007a30:	f043 0340 	orr.w	r3, r3, #64	; 0x40
20007a34:	600a      	str	r2, [r1, #0]
20007a36:	81a3      	strh	r3, [r4, #12]
20007a38:	e6d9      	b.n	200077ee <__sfvwrite_r+0xde>
20007a3a:	9a03      	ldr	r2, [sp, #12]
20007a3c:	230c      	movs	r3, #12
20007a3e:	6013      	str	r3, [r2, #0]
20007a40:	e7b9      	b.n	200079b6 <__sfvwrite_r+0x2a6>
20007a42:	bf00      	nop

20007a44 <_fwalk_reent>:
20007a44:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
20007a48:	4607      	mov	r7, r0
20007a4a:	468a      	mov	sl, r1
20007a4c:	f7ff fc48 	bl	200072e0 <__sfp_lock_acquire>
20007a50:	f117 06d8 	adds.w	r6, r7, #216	; 0xd8
20007a54:	bf08      	it	eq
20007a56:	46b0      	moveq	r8, r6
20007a58:	d018      	beq.n	20007a8c <_fwalk_reent+0x48>
20007a5a:	f04f 0800 	mov.w	r8, #0
20007a5e:	6875      	ldr	r5, [r6, #4]
20007a60:	68b4      	ldr	r4, [r6, #8]
20007a62:	3d01      	subs	r5, #1
20007a64:	d40f      	bmi.n	20007a86 <_fwalk_reent+0x42>
20007a66:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
20007a6a:	b14b      	cbz	r3, 20007a80 <_fwalk_reent+0x3c>
20007a6c:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
20007a70:	4621      	mov	r1, r4
20007a72:	4638      	mov	r0, r7
20007a74:	f1b3 3fff 	cmp.w	r3, #4294967295
20007a78:	d002      	beq.n	20007a80 <_fwalk_reent+0x3c>
20007a7a:	47d0      	blx	sl
20007a7c:	ea48 0800 	orr.w	r8, r8, r0
20007a80:	3468      	adds	r4, #104	; 0x68
20007a82:	3d01      	subs	r5, #1
20007a84:	d5ef      	bpl.n	20007a66 <_fwalk_reent+0x22>
20007a86:	6836      	ldr	r6, [r6, #0]
20007a88:	2e00      	cmp	r6, #0
20007a8a:	d1e8      	bne.n	20007a5e <_fwalk_reent+0x1a>
20007a8c:	f7ff fc2a 	bl	200072e4 <__sfp_lock_release>
20007a90:	4640      	mov	r0, r8
20007a92:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
20007a96:	bf00      	nop

20007a98 <_fwalk>:
20007a98:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20007a9c:	4606      	mov	r6, r0
20007a9e:	4688      	mov	r8, r1
20007aa0:	f7ff fc1e 	bl	200072e0 <__sfp_lock_acquire>
20007aa4:	36d8      	adds	r6, #216	; 0xd8
20007aa6:	bf08      	it	eq
20007aa8:	4637      	moveq	r7, r6
20007aaa:	d015      	beq.n	20007ad8 <_fwalk+0x40>
20007aac:	2700      	movs	r7, #0
20007aae:	6875      	ldr	r5, [r6, #4]
20007ab0:	68b4      	ldr	r4, [r6, #8]
20007ab2:	3d01      	subs	r5, #1
20007ab4:	d40d      	bmi.n	20007ad2 <_fwalk+0x3a>
20007ab6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
20007aba:	b13b      	cbz	r3, 20007acc <_fwalk+0x34>
20007abc:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
20007ac0:	4620      	mov	r0, r4
20007ac2:	f1b3 3fff 	cmp.w	r3, #4294967295
20007ac6:	d001      	beq.n	20007acc <_fwalk+0x34>
20007ac8:	47c0      	blx	r8
20007aca:	4307      	orrs	r7, r0
20007acc:	3468      	adds	r4, #104	; 0x68
20007ace:	3d01      	subs	r5, #1
20007ad0:	d5f1      	bpl.n	20007ab6 <_fwalk+0x1e>
20007ad2:	6836      	ldr	r6, [r6, #0]
20007ad4:	2e00      	cmp	r6, #0
20007ad6:	d1ea      	bne.n	20007aae <_fwalk+0x16>
20007ad8:	f7ff fc04 	bl	200072e4 <__sfp_lock_release>
20007adc:	4638      	mov	r0, r7
20007ade:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20007ae2:	bf00      	nop

20007ae4 <__locale_charset>:
20007ae4:	f24a 4374 	movw	r3, #42100	; 0xa474
20007ae8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007aec:	6818      	ldr	r0, [r3, #0]
20007aee:	4770      	bx	lr

20007af0 <_localeconv_r>:
20007af0:	4800      	ldr	r0, [pc, #0]	; (20007af4 <_localeconv_r+0x4>)
20007af2:	4770      	bx	lr
20007af4:	2000a478 	.word	0x2000a478

20007af8 <localeconv>:
20007af8:	4800      	ldr	r0, [pc, #0]	; (20007afc <localeconv+0x4>)
20007afa:	4770      	bx	lr
20007afc:	2000a478 	.word	0x2000a478

20007b00 <_setlocale_r>:
20007b00:	b570      	push	{r4, r5, r6, lr}
20007b02:	4605      	mov	r5, r0
20007b04:	460e      	mov	r6, r1
20007b06:	4614      	mov	r4, r2
20007b08:	b172      	cbz	r2, 20007b28 <_setlocale_r+0x28>
20007b0a:	f24a 319c 	movw	r1, #41884	; 0xa39c
20007b0e:	4610      	mov	r0, r2
20007b10:	f2c2 0100 	movt	r1, #8192	; 0x2000
20007b14:	f001 fbd4 	bl	200092c0 <strcmp>
20007b18:	b958      	cbnz	r0, 20007b32 <_setlocale_r+0x32>
20007b1a:	f24a 309c 	movw	r0, #41884	; 0xa39c
20007b1e:	622c      	str	r4, [r5, #32]
20007b20:	f2c2 0000 	movt	r0, #8192	; 0x2000
20007b24:	61ee      	str	r6, [r5, #28]
20007b26:	bd70      	pop	{r4, r5, r6, pc}
20007b28:	f24a 309c 	movw	r0, #41884	; 0xa39c
20007b2c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20007b30:	bd70      	pop	{r4, r5, r6, pc}
20007b32:	f24a 31d0 	movw	r1, #41936	; 0xa3d0
20007b36:	4620      	mov	r0, r4
20007b38:	f2c2 0100 	movt	r1, #8192	; 0x2000
20007b3c:	f001 fbc0 	bl	200092c0 <strcmp>
20007b40:	2800      	cmp	r0, #0
20007b42:	d0ea      	beq.n	20007b1a <_setlocale_r+0x1a>
20007b44:	2000      	movs	r0, #0
20007b46:	bd70      	pop	{r4, r5, r6, pc}

20007b48 <setlocale>:
20007b48:	f24a 6384 	movw	r3, #42628	; 0xa684
20007b4c:	460a      	mov	r2, r1
20007b4e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007b52:	4601      	mov	r1, r0
20007b54:	6818      	ldr	r0, [r3, #0]
20007b56:	e7d3      	b.n	20007b00 <_setlocale_r>

20007b58 <__smakebuf_r>:
20007b58:	898b      	ldrh	r3, [r1, #12]
20007b5a:	b5f0      	push	{r4, r5, r6, r7, lr}
20007b5c:	460c      	mov	r4, r1
20007b5e:	b29a      	uxth	r2, r3
20007b60:	b091      	sub	sp, #68	; 0x44
20007b62:	f012 0f02 	tst.w	r2, #2
20007b66:	4605      	mov	r5, r0
20007b68:	d141      	bne.n	20007bee <__smakebuf_r+0x96>
20007b6a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
20007b6e:	2900      	cmp	r1, #0
20007b70:	db18      	blt.n	20007ba4 <__smakebuf_r+0x4c>
20007b72:	aa01      	add	r2, sp, #4
20007b74:	f001 fd6a 	bl	2000964c <_fstat_r>
20007b78:	2800      	cmp	r0, #0
20007b7a:	db11      	blt.n	20007ba0 <__smakebuf_r+0x48>
20007b7c:	9b02      	ldr	r3, [sp, #8]
20007b7e:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
20007b82:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
20007b86:	bf14      	ite	ne
20007b88:	2700      	movne	r7, #0
20007b8a:	2701      	moveq	r7, #1
20007b8c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
20007b90:	d040      	beq.n	20007c14 <__smakebuf_r+0xbc>
20007b92:	89a3      	ldrh	r3, [r4, #12]
20007b94:	f44f 6680 	mov.w	r6, #1024	; 0x400
20007b98:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
20007b9c:	81a3      	strh	r3, [r4, #12]
20007b9e:	e00b      	b.n	20007bb8 <__smakebuf_r+0x60>
20007ba0:	89a3      	ldrh	r3, [r4, #12]
20007ba2:	b29a      	uxth	r2, r3
20007ba4:	f012 0f80 	tst.w	r2, #128	; 0x80
20007ba8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
20007bac:	bf0c      	ite	eq
20007bae:	f44f 6680 	moveq.w	r6, #1024	; 0x400
20007bb2:	2640      	movne	r6, #64	; 0x40
20007bb4:	2700      	movs	r7, #0
20007bb6:	81a3      	strh	r3, [r4, #12]
20007bb8:	4628      	mov	r0, r5
20007bba:	4631      	mov	r1, r6
20007bbc:	f000 f84a 	bl	20007c54 <_malloc_r>
20007bc0:	b170      	cbz	r0, 20007be0 <__smakebuf_r+0x88>
20007bc2:	89a1      	ldrh	r1, [r4, #12]
20007bc4:	f247 3229 	movw	r2, #29481	; 0x7329
20007bc8:	f2c2 0200 	movt	r2, #8192	; 0x2000
20007bcc:	6120      	str	r0, [r4, #16]
20007bce:	f041 0180 	orr.w	r1, r1, #128	; 0x80
20007bd2:	6166      	str	r6, [r4, #20]
20007bd4:	62aa      	str	r2, [r5, #40]	; 0x28
20007bd6:	81a1      	strh	r1, [r4, #12]
20007bd8:	6020      	str	r0, [r4, #0]
20007bda:	b97f      	cbnz	r7, 20007bfc <__smakebuf_r+0xa4>
20007bdc:	b011      	add	sp, #68	; 0x44
20007bde:	bdf0      	pop	{r4, r5, r6, r7, pc}
20007be0:	89a3      	ldrh	r3, [r4, #12]
20007be2:	f413 7f00 	tst.w	r3, #512	; 0x200
20007be6:	d1f9      	bne.n	20007bdc <__smakebuf_r+0x84>
20007be8:	f043 0302 	orr.w	r3, r3, #2
20007bec:	81a3      	strh	r3, [r4, #12]
20007bee:	f104 0347 	add.w	r3, r4, #71	; 0x47
20007bf2:	6123      	str	r3, [r4, #16]
20007bf4:	6023      	str	r3, [r4, #0]
20007bf6:	2301      	movs	r3, #1
20007bf8:	6163      	str	r3, [r4, #20]
20007bfa:	e7ef      	b.n	20007bdc <__smakebuf_r+0x84>
20007bfc:	4628      	mov	r0, r5
20007bfe:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
20007c02:	f001 fd39 	bl	20009678 <_isatty_r>
20007c06:	2800      	cmp	r0, #0
20007c08:	d0e8      	beq.n	20007bdc <__smakebuf_r+0x84>
20007c0a:	89a3      	ldrh	r3, [r4, #12]
20007c0c:	f043 0301 	orr.w	r3, r3, #1
20007c10:	81a3      	strh	r3, [r4, #12]
20007c12:	e7e3      	b.n	20007bdc <__smakebuf_r+0x84>
20007c14:	f249 2339 	movw	r3, #37433	; 0x9239
20007c18:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
20007c1a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007c1e:	429a      	cmp	r2, r3
20007c20:	d1b7      	bne.n	20007b92 <__smakebuf_r+0x3a>
20007c22:	89a2      	ldrh	r2, [r4, #12]
20007c24:	f44f 6380 	mov.w	r3, #1024	; 0x400
20007c28:	461e      	mov	r6, r3
20007c2a:	6523      	str	r3, [r4, #80]	; 0x50
20007c2c:	ea42 0303 	orr.w	r3, r2, r3
20007c30:	81a3      	strh	r3, [r4, #12]
20007c32:	e7c1      	b.n	20007bb8 <__smakebuf_r+0x60>

20007c34 <free>:
20007c34:	f24a 6384 	movw	r3, #42628	; 0xa684
20007c38:	4601      	mov	r1, r0
20007c3a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007c3e:	6818      	ldr	r0, [r3, #0]
20007c40:	f7ff bc86 	b.w	20007550 <_free_r>

20007c44 <malloc>:
20007c44:	f24a 6384 	movw	r3, #42628	; 0xa684
20007c48:	4601      	mov	r1, r0
20007c4a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007c4e:	6818      	ldr	r0, [r3, #0]
20007c50:	f000 b800 	b.w	20007c54 <_malloc_r>

20007c54 <_malloc_r>:
20007c54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20007c58:	f101 040b 	add.w	r4, r1, #11
20007c5c:	2c16      	cmp	r4, #22
20007c5e:	b083      	sub	sp, #12
20007c60:	4606      	mov	r6, r0
20007c62:	d82f      	bhi.n	20007cc4 <_malloc_r+0x70>
20007c64:	2300      	movs	r3, #0
20007c66:	2410      	movs	r4, #16
20007c68:	428c      	cmp	r4, r1
20007c6a:	bf2c      	ite	cs
20007c6c:	4619      	movcs	r1, r3
20007c6e:	f043 0101 	orrcc.w	r1, r3, #1
20007c72:	2900      	cmp	r1, #0
20007c74:	d130      	bne.n	20007cd8 <_malloc_r+0x84>
20007c76:	4630      	mov	r0, r6
20007c78:	f000 fc1c 	bl	200084b4 <__malloc_lock>
20007c7c:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
20007c80:	d22e      	bcs.n	20007ce0 <_malloc_r+0x8c>
20007c82:	ea4f 0ed4 	mov.w	lr, r4, lsr #3
20007c86:	f24a 7578 	movw	r5, #42872	; 0xa778
20007c8a:	f2c2 0500 	movt	r5, #8192	; 0x2000
20007c8e:	eb05 02ce 	add.w	r2, r5, lr, lsl #3
20007c92:	68d3      	ldr	r3, [r2, #12]
20007c94:	4293      	cmp	r3, r2
20007c96:	f000 8206 	beq.w	200080a6 <_malloc_r+0x452>
20007c9a:	685a      	ldr	r2, [r3, #4]
20007c9c:	f103 0508 	add.w	r5, r3, #8
20007ca0:	68d9      	ldr	r1, [r3, #12]
20007ca2:	4630      	mov	r0, r6
20007ca4:	f022 0c03 	bic.w	ip, r2, #3
20007ca8:	689a      	ldr	r2, [r3, #8]
20007caa:	4463      	add	r3, ip
20007cac:	685c      	ldr	r4, [r3, #4]
20007cae:	608a      	str	r2, [r1, #8]
20007cb0:	f044 0401 	orr.w	r4, r4, #1
20007cb4:	60d1      	str	r1, [r2, #12]
20007cb6:	605c      	str	r4, [r3, #4]
20007cb8:	f000 fbfe 	bl	200084b8 <__malloc_unlock>
20007cbc:	4628      	mov	r0, r5
20007cbe:	b003      	add	sp, #12
20007cc0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20007cc4:	f024 0407 	bic.w	r4, r4, #7
20007cc8:	0fe3      	lsrs	r3, r4, #31
20007cca:	428c      	cmp	r4, r1
20007ccc:	bf2c      	ite	cs
20007cce:	4619      	movcs	r1, r3
20007cd0:	f043 0101 	orrcc.w	r1, r3, #1
20007cd4:	2900      	cmp	r1, #0
20007cd6:	d0ce      	beq.n	20007c76 <_malloc_r+0x22>
20007cd8:	230c      	movs	r3, #12
20007cda:	2500      	movs	r5, #0
20007cdc:	6033      	str	r3, [r6, #0]
20007cde:	e7ed      	b.n	20007cbc <_malloc_r+0x68>
20007ce0:	ea5f 2e54 	movs.w	lr, r4, lsr #9
20007ce4:	bf04      	itt	eq
20007ce6:	ea4f 0ed4 	moveq.w	lr, r4, lsr #3
20007cea:	ea4f 00ce 	moveq.w	r0, lr, lsl #3
20007cee:	f040 8090 	bne.w	20007e12 <_malloc_r+0x1be>
20007cf2:	f24a 7578 	movw	r5, #42872	; 0xa778
20007cf6:	f2c2 0500 	movt	r5, #8192	; 0x2000
20007cfa:	1828      	adds	r0, r5, r0
20007cfc:	68c3      	ldr	r3, [r0, #12]
20007cfe:	4298      	cmp	r0, r3
20007d00:	d106      	bne.n	20007d10 <_malloc_r+0xbc>
20007d02:	e00d      	b.n	20007d20 <_malloc_r+0xcc>
20007d04:	2a00      	cmp	r2, #0
20007d06:	f280 816f 	bge.w	20007fe8 <_malloc_r+0x394>
20007d0a:	68db      	ldr	r3, [r3, #12]
20007d0c:	4298      	cmp	r0, r3
20007d0e:	d007      	beq.n	20007d20 <_malloc_r+0xcc>
20007d10:	6859      	ldr	r1, [r3, #4]
20007d12:	f021 0103 	bic.w	r1, r1, #3
20007d16:	1b0a      	subs	r2, r1, r4
20007d18:	2a0f      	cmp	r2, #15
20007d1a:	ddf3      	ble.n	20007d04 <_malloc_r+0xb0>
20007d1c:	f10e 3eff 	add.w	lr, lr, #4294967295
20007d20:	f10e 0e01 	add.w	lr, lr, #1
20007d24:	f24a 7778 	movw	r7, #42872	; 0xa778
20007d28:	f2c2 0700 	movt	r7, #8192	; 0x2000
20007d2c:	f107 0108 	add.w	r1, r7, #8
20007d30:	688b      	ldr	r3, [r1, #8]
20007d32:	4299      	cmp	r1, r3
20007d34:	bf08      	it	eq
20007d36:	687a      	ldreq	r2, [r7, #4]
20007d38:	d026      	beq.n	20007d88 <_malloc_r+0x134>
20007d3a:	685a      	ldr	r2, [r3, #4]
20007d3c:	f022 0c03 	bic.w	ip, r2, #3
20007d40:	ebc4 020c 	rsb	r2, r4, ip
20007d44:	2a0f      	cmp	r2, #15
20007d46:	f300 8194 	bgt.w	20008072 <_malloc_r+0x41e>
20007d4a:	2a00      	cmp	r2, #0
20007d4c:	60c9      	str	r1, [r1, #12]
20007d4e:	6089      	str	r1, [r1, #8]
20007d50:	f280 8099 	bge.w	20007e86 <_malloc_r+0x232>
20007d54:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
20007d58:	f080 8165 	bcs.w	20008026 <_malloc_r+0x3d2>
20007d5c:	ea4f 0cdc 	mov.w	ip, ip, lsr #3
20007d60:	f04f 0a01 	mov.w	sl, #1
20007d64:	687a      	ldr	r2, [r7, #4]
20007d66:	eb07 00cc 	add.w	r0, r7, ip, lsl #3
20007d6a:	ea4f 0cac 	mov.w	ip, ip, asr #2
20007d6e:	fa0a fc0c 	lsl.w	ip, sl, ip
20007d72:	60d8      	str	r0, [r3, #12]
20007d74:	f8d0 8008 	ldr.w	r8, [r0, #8]
20007d78:	ea4c 0202 	orr.w	r2, ip, r2
20007d7c:	607a      	str	r2, [r7, #4]
20007d7e:	f8c3 8008 	str.w	r8, [r3, #8]
20007d82:	f8c8 300c 	str.w	r3, [r8, #12]
20007d86:	6083      	str	r3, [r0, #8]
20007d88:	f04f 0c01 	mov.w	ip, #1
20007d8c:	ea4f 03ae 	mov.w	r3, lr, asr #2
20007d90:	fa0c fc03 	lsl.w	ip, ip, r3
20007d94:	4594      	cmp	ip, r2
20007d96:	f200 8082 	bhi.w	20007e9e <_malloc_r+0x24a>
20007d9a:	ea12 0f0c 	tst.w	r2, ip
20007d9e:	d108      	bne.n	20007db2 <_malloc_r+0x15e>
20007da0:	f02e 0e03 	bic.w	lr, lr, #3
20007da4:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
20007da8:	f10e 0e04 	add.w	lr, lr, #4
20007dac:	ea12 0f0c 	tst.w	r2, ip
20007db0:	d0f8      	beq.n	20007da4 <_malloc_r+0x150>
20007db2:	eb07 09ce 	add.w	r9, r7, lr, lsl #3
20007db6:	46f2      	mov	sl, lr
20007db8:	46c8      	mov	r8, r9
20007dba:	f8d8 300c 	ldr.w	r3, [r8, #12]
20007dbe:	4598      	cmp	r8, r3
20007dc0:	d107      	bne.n	20007dd2 <_malloc_r+0x17e>
20007dc2:	e168      	b.n	20008096 <_malloc_r+0x442>
20007dc4:	2a00      	cmp	r2, #0
20007dc6:	f280 8178 	bge.w	200080ba <_malloc_r+0x466>
20007dca:	68db      	ldr	r3, [r3, #12]
20007dcc:	4598      	cmp	r8, r3
20007dce:	f000 8162 	beq.w	20008096 <_malloc_r+0x442>
20007dd2:	6858      	ldr	r0, [r3, #4]
20007dd4:	f020 0003 	bic.w	r0, r0, #3
20007dd8:	1b02      	subs	r2, r0, r4
20007dda:	2a0f      	cmp	r2, #15
20007ddc:	ddf2      	ble.n	20007dc4 <_malloc_r+0x170>
20007dde:	461d      	mov	r5, r3
20007de0:	191f      	adds	r7, r3, r4
20007de2:	f8d3 c00c 	ldr.w	ip, [r3, #12]
20007de6:	f044 0e01 	orr.w	lr, r4, #1
20007dea:	f855 4f08 	ldr.w	r4, [r5, #8]!
20007dee:	4630      	mov	r0, r6
20007df0:	50ba      	str	r2, [r7, r2]
20007df2:	f042 0201 	orr.w	r2, r2, #1
20007df6:	f8c3 e004 	str.w	lr, [r3, #4]
20007dfa:	f8cc 4008 	str.w	r4, [ip, #8]
20007dfe:	f8c4 c00c 	str.w	ip, [r4, #12]
20007e02:	608f      	str	r7, [r1, #8]
20007e04:	60cf      	str	r7, [r1, #12]
20007e06:	607a      	str	r2, [r7, #4]
20007e08:	60b9      	str	r1, [r7, #8]
20007e0a:	60f9      	str	r1, [r7, #12]
20007e0c:	f000 fb54 	bl	200084b8 <__malloc_unlock>
20007e10:	e754      	b.n	20007cbc <_malloc_r+0x68>
20007e12:	f1be 0f04 	cmp.w	lr, #4
20007e16:	bf9e      	ittt	ls
20007e18:	ea4f 1e94 	movls.w	lr, r4, lsr #6
20007e1c:	f10e 0e38 	addls.w	lr, lr, #56	; 0x38
20007e20:	ea4f 00ce 	movls.w	r0, lr, lsl #3
20007e24:	f67f af65 	bls.w	20007cf2 <_malloc_r+0x9e>
20007e28:	f1be 0f14 	cmp.w	lr, #20
20007e2c:	bf9c      	itt	ls
20007e2e:	f10e 0e5b 	addls.w	lr, lr, #91	; 0x5b
20007e32:	ea4f 00ce 	movls.w	r0, lr, lsl #3
20007e36:	f67f af5c 	bls.w	20007cf2 <_malloc_r+0x9e>
20007e3a:	f1be 0f54 	cmp.w	lr, #84	; 0x54
20007e3e:	bf9e      	ittt	ls
20007e40:	ea4f 3e14 	movls.w	lr, r4, lsr #12
20007e44:	f10e 0e6e 	addls.w	lr, lr, #110	; 0x6e
20007e48:	ea4f 00ce 	movls.w	r0, lr, lsl #3
20007e4c:	f67f af51 	bls.w	20007cf2 <_malloc_r+0x9e>
20007e50:	f5be 7faa 	cmp.w	lr, #340	; 0x154
20007e54:	bf9e      	ittt	ls
20007e56:	ea4f 3ed4 	movls.w	lr, r4, lsr #15
20007e5a:	f10e 0e77 	addls.w	lr, lr, #119	; 0x77
20007e5e:	ea4f 00ce 	movls.w	r0, lr, lsl #3
20007e62:	f67f af46 	bls.w	20007cf2 <_malloc_r+0x9e>
20007e66:	f240 5354 	movw	r3, #1364	; 0x554
20007e6a:	459e      	cmp	lr, r3
20007e6c:	bf95      	itete	ls
20007e6e:	ea4f 4e94 	movls.w	lr, r4, lsr #18
20007e72:	f44f 707c 	movhi.w	r0, #1008	; 0x3f0
20007e76:	f10e 0e7c 	addls.w	lr, lr, #124	; 0x7c
20007e7a:	f04f 0e7e 	movhi.w	lr, #126	; 0x7e
20007e7e:	bf98      	it	ls
20007e80:	ea4f 00ce 	movls.w	r0, lr, lsl #3
20007e84:	e735      	b.n	20007cf2 <_malloc_r+0x9e>
20007e86:	eb03 020c 	add.w	r2, r3, ip
20007e8a:	f103 0508 	add.w	r5, r3, #8
20007e8e:	4630      	mov	r0, r6
20007e90:	6853      	ldr	r3, [r2, #4]
20007e92:	f043 0301 	orr.w	r3, r3, #1
20007e96:	6053      	str	r3, [r2, #4]
20007e98:	f000 fb0e 	bl	200084b8 <__malloc_unlock>
20007e9c:	e70e      	b.n	20007cbc <_malloc_r+0x68>
20007e9e:	f8d7 8008 	ldr.w	r8, [r7, #8]
20007ea2:	f8d8 3004 	ldr.w	r3, [r8, #4]
20007ea6:	f023 0903 	bic.w	r9, r3, #3
20007eaa:	ebc4 0209 	rsb	r2, r4, r9
20007eae:	454c      	cmp	r4, r9
20007eb0:	bf94      	ite	ls
20007eb2:	2300      	movls	r3, #0
20007eb4:	2301      	movhi	r3, #1
20007eb6:	2a0f      	cmp	r2, #15
20007eb8:	bfd8      	it	le
20007eba:	f043 0301 	orrle.w	r3, r3, #1
20007ebe:	2b00      	cmp	r3, #0
20007ec0:	f000 80a1 	beq.w	20008006 <_malloc_r+0x3b2>
20007ec4:	f64a 3bc0 	movw	fp, #43968	; 0xabc0
20007ec8:	f8d5 2408 	ldr.w	r2, [r5, #1032]	; 0x408
20007ecc:	f2c2 0b00 	movt	fp, #8192	; 0x2000
20007ed0:	f8db 3000 	ldr.w	r3, [fp]
20007ed4:	3310      	adds	r3, #16
20007ed6:	191b      	adds	r3, r3, r4
20007ed8:	f1b2 3fff 	cmp.w	r2, #4294967295
20007edc:	d006      	beq.n	20007eec <_malloc_r+0x298>
20007ede:	f503 637e 	add.w	r3, r3, #4064	; 0xfe0
20007ee2:	331f      	adds	r3, #31
20007ee4:	f423 637e 	bic.w	r3, r3, #4064	; 0xfe0
20007ee8:	f023 031f 	bic.w	r3, r3, #31
20007eec:	4619      	mov	r1, r3
20007eee:	4630      	mov	r0, r6
20007ef0:	9301      	str	r3, [sp, #4]
20007ef2:	f001 f989 	bl	20009208 <_sbrk_r>
20007ef6:	9b01      	ldr	r3, [sp, #4]
20007ef8:	f1b0 3fff 	cmp.w	r0, #4294967295
20007efc:	4682      	mov	sl, r0
20007efe:	f000 80f4 	beq.w	200080ea <_malloc_r+0x496>
20007f02:	eb08 0109 	add.w	r1, r8, r9
20007f06:	4281      	cmp	r1, r0
20007f08:	f200 80ec 	bhi.w	200080e4 <_malloc_r+0x490>
20007f0c:	f8db 2004 	ldr.w	r2, [fp, #4]
20007f10:	189a      	adds	r2, r3, r2
20007f12:	4551      	cmp	r1, sl
20007f14:	f8cb 2004 	str.w	r2, [fp, #4]
20007f18:	f000 8145 	beq.w	200081a6 <_malloc_r+0x552>
20007f1c:	f8d5 5408 	ldr.w	r5, [r5, #1032]	; 0x408
20007f20:	f24a 7078 	movw	r0, #42872	; 0xa778
20007f24:	f2c2 0000 	movt	r0, #8192	; 0x2000
20007f28:	f1b5 3fff 	cmp.w	r5, #4294967295
20007f2c:	bf08      	it	eq
20007f2e:	f8c0 a408 	streq.w	sl, [r0, #1032]	; 0x408
20007f32:	d003      	beq.n	20007f3c <_malloc_r+0x2e8>
20007f34:	4452      	add	r2, sl
20007f36:	1a51      	subs	r1, r2, r1
20007f38:	f8cb 1004 	str.w	r1, [fp, #4]
20007f3c:	f01a 0507 	ands.w	r5, sl, #7
20007f40:	4630      	mov	r0, r6
20007f42:	bf17      	itett	ne
20007f44:	f1c5 0508 	rsbne	r5, r5, #8
20007f48:	f44f 5580 	moveq.w	r5, #4096	; 0x1000
20007f4c:	44aa      	addne	sl, r5
20007f4e:	f505 5580 	addne.w	r5, r5, #4096	; 0x1000
20007f52:	4453      	add	r3, sl
20007f54:	051b      	lsls	r3, r3, #20
20007f56:	0d1b      	lsrs	r3, r3, #20
20007f58:	1aed      	subs	r5, r5, r3
20007f5a:	4629      	mov	r1, r5
20007f5c:	f001 f954 	bl	20009208 <_sbrk_r>
20007f60:	f1b0 3fff 	cmp.w	r0, #4294967295
20007f64:	f000 812c 	beq.w	200081c0 <_malloc_r+0x56c>
20007f68:	ebca 0100 	rsb	r1, sl, r0
20007f6c:	1949      	adds	r1, r1, r5
20007f6e:	f041 0101 	orr.w	r1, r1, #1
20007f72:	f8db 2004 	ldr.w	r2, [fp, #4]
20007f76:	f64a 33c0 	movw	r3, #43968	; 0xabc0
20007f7a:	f8c7 a008 	str.w	sl, [r7, #8]
20007f7e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007f82:	18aa      	adds	r2, r5, r2
20007f84:	45b8      	cmp	r8, r7
20007f86:	f8cb 2004 	str.w	r2, [fp, #4]
20007f8a:	f8ca 1004 	str.w	r1, [sl, #4]
20007f8e:	d017      	beq.n	20007fc0 <_malloc_r+0x36c>
20007f90:	f1b9 0f0f 	cmp.w	r9, #15
20007f94:	f240 80df 	bls.w	20008156 <_malloc_r+0x502>
20007f98:	f1a9 010c 	sub.w	r1, r9, #12
20007f9c:	2505      	movs	r5, #5
20007f9e:	f021 0107 	bic.w	r1, r1, #7
20007fa2:	eb08 0001 	add.w	r0, r8, r1
20007fa6:	290f      	cmp	r1, #15
20007fa8:	6085      	str	r5, [r0, #8]
20007faa:	6045      	str	r5, [r0, #4]
20007fac:	f8d8 0004 	ldr.w	r0, [r8, #4]
20007fb0:	f000 0001 	and.w	r0, r0, #1
20007fb4:	ea41 0000 	orr.w	r0, r1, r0
20007fb8:	f8c8 0004 	str.w	r0, [r8, #4]
20007fbc:	f200 80ac 	bhi.w	20008118 <_malloc_r+0x4c4>
20007fc0:	46d0      	mov	r8, sl
20007fc2:	f64a 33c0 	movw	r3, #43968	; 0xabc0
20007fc6:	f8db 102c 	ldr.w	r1, [fp, #44]	; 0x2c
20007fca:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007fce:	428a      	cmp	r2, r1
20007fd0:	f8db 1030 	ldr.w	r1, [fp, #48]	; 0x30
20007fd4:	bf88      	it	hi
20007fd6:	62da      	strhi	r2, [r3, #44]	; 0x2c
20007fd8:	f64a 33c0 	movw	r3, #43968	; 0xabc0
20007fdc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007fe0:	428a      	cmp	r2, r1
20007fe2:	bf88      	it	hi
20007fe4:	631a      	strhi	r2, [r3, #48]	; 0x30
20007fe6:	e082      	b.n	200080ee <_malloc_r+0x49a>
20007fe8:	185c      	adds	r4, r3, r1
20007fea:	689a      	ldr	r2, [r3, #8]
20007fec:	68d9      	ldr	r1, [r3, #12]
20007fee:	4630      	mov	r0, r6
20007ff0:	6866      	ldr	r6, [r4, #4]
20007ff2:	f103 0508 	add.w	r5, r3, #8
20007ff6:	608a      	str	r2, [r1, #8]
20007ff8:	f046 0301 	orr.w	r3, r6, #1
20007ffc:	60d1      	str	r1, [r2, #12]
20007ffe:	6063      	str	r3, [r4, #4]
20008000:	f000 fa5a 	bl	200084b8 <__malloc_unlock>
20008004:	e65a      	b.n	20007cbc <_malloc_r+0x68>
20008006:	eb08 0304 	add.w	r3, r8, r4
2000800a:	f042 0201 	orr.w	r2, r2, #1
2000800e:	f044 0401 	orr.w	r4, r4, #1
20008012:	4630      	mov	r0, r6
20008014:	f8c8 4004 	str.w	r4, [r8, #4]
20008018:	f108 0508 	add.w	r5, r8, #8
2000801c:	605a      	str	r2, [r3, #4]
2000801e:	60bb      	str	r3, [r7, #8]
20008020:	f000 fa4a 	bl	200084b8 <__malloc_unlock>
20008024:	e64a      	b.n	20007cbc <_malloc_r+0x68>
20008026:	ea4f 225c 	mov.w	r2, ip, lsr #9
2000802a:	2a04      	cmp	r2, #4
2000802c:	d954      	bls.n	200080d8 <_malloc_r+0x484>
2000802e:	2a14      	cmp	r2, #20
20008030:	f200 8089 	bhi.w	20008146 <_malloc_r+0x4f2>
20008034:	325b      	adds	r2, #91	; 0x5b
20008036:	ea4f 08c2 	mov.w	r8, r2, lsl #3
2000803a:	44a8      	add	r8, r5
2000803c:	f24a 7778 	movw	r7, #42872	; 0xa778
20008040:	f2c2 0700 	movt	r7, #8192	; 0x2000
20008044:	f8d8 0008 	ldr.w	r0, [r8, #8]
20008048:	4540      	cmp	r0, r8
2000804a:	d103      	bne.n	20008054 <_malloc_r+0x400>
2000804c:	e06f      	b.n	2000812e <_malloc_r+0x4da>
2000804e:	6880      	ldr	r0, [r0, #8]
20008050:	4580      	cmp	r8, r0
20008052:	d004      	beq.n	2000805e <_malloc_r+0x40a>
20008054:	6842      	ldr	r2, [r0, #4]
20008056:	f022 0203 	bic.w	r2, r2, #3
2000805a:	4594      	cmp	ip, r2
2000805c:	d3f7      	bcc.n	2000804e <_malloc_r+0x3fa>
2000805e:	f8d0 c00c 	ldr.w	ip, [r0, #12]
20008062:	f8c3 c00c 	str.w	ip, [r3, #12]
20008066:	6098      	str	r0, [r3, #8]
20008068:	687a      	ldr	r2, [r7, #4]
2000806a:	60c3      	str	r3, [r0, #12]
2000806c:	f8cc 3008 	str.w	r3, [ip, #8]
20008070:	e68a      	b.n	20007d88 <_malloc_r+0x134>
20008072:	191f      	adds	r7, r3, r4
20008074:	4630      	mov	r0, r6
20008076:	f044 0401 	orr.w	r4, r4, #1
2000807a:	60cf      	str	r7, [r1, #12]
2000807c:	605c      	str	r4, [r3, #4]
2000807e:	f103 0508 	add.w	r5, r3, #8
20008082:	50ba      	str	r2, [r7, r2]
20008084:	f042 0201 	orr.w	r2, r2, #1
20008088:	608f      	str	r7, [r1, #8]
2000808a:	607a      	str	r2, [r7, #4]
2000808c:	60b9      	str	r1, [r7, #8]
2000808e:	60f9      	str	r1, [r7, #12]
20008090:	f000 fa12 	bl	200084b8 <__malloc_unlock>
20008094:	e612      	b.n	20007cbc <_malloc_r+0x68>
20008096:	f10a 0a01 	add.w	sl, sl, #1
2000809a:	f01a 0f03 	tst.w	sl, #3
2000809e:	d05f      	beq.n	20008160 <_malloc_r+0x50c>
200080a0:	f103 0808 	add.w	r8, r3, #8
200080a4:	e689      	b.n	20007dba <_malloc_r+0x166>
200080a6:	f103 0208 	add.w	r2, r3, #8
200080aa:	68d3      	ldr	r3, [r2, #12]
200080ac:	429a      	cmp	r2, r3
200080ae:	bf08      	it	eq
200080b0:	f10e 0e02 	addeq.w	lr, lr, #2
200080b4:	f43f ae36 	beq.w	20007d24 <_malloc_r+0xd0>
200080b8:	e5ef      	b.n	20007c9a <_malloc_r+0x46>
200080ba:	461d      	mov	r5, r3
200080bc:	1819      	adds	r1, r3, r0
200080be:	68da      	ldr	r2, [r3, #12]
200080c0:	4630      	mov	r0, r6
200080c2:	f855 3f08 	ldr.w	r3, [r5, #8]!
200080c6:	684c      	ldr	r4, [r1, #4]
200080c8:	6093      	str	r3, [r2, #8]
200080ca:	f044 0401 	orr.w	r4, r4, #1
200080ce:	60da      	str	r2, [r3, #12]
200080d0:	604c      	str	r4, [r1, #4]
200080d2:	f000 f9f1 	bl	200084b8 <__malloc_unlock>
200080d6:	e5f1      	b.n	20007cbc <_malloc_r+0x68>
200080d8:	ea4f 129c 	mov.w	r2, ip, lsr #6
200080dc:	3238      	adds	r2, #56	; 0x38
200080de:	ea4f 08c2 	mov.w	r8, r2, lsl #3
200080e2:	e7aa      	b.n	2000803a <_malloc_r+0x3e6>
200080e4:	45b8      	cmp	r8, r7
200080e6:	f43f af11 	beq.w	20007f0c <_malloc_r+0x2b8>
200080ea:	f8d7 8008 	ldr.w	r8, [r7, #8]
200080ee:	f8d8 2004 	ldr.w	r2, [r8, #4]
200080f2:	f022 0203 	bic.w	r2, r2, #3
200080f6:	4294      	cmp	r4, r2
200080f8:	bf94      	ite	ls
200080fa:	2300      	movls	r3, #0
200080fc:	2301      	movhi	r3, #1
200080fe:	1b12      	subs	r2, r2, r4
20008100:	2a0f      	cmp	r2, #15
20008102:	bfd8      	it	le
20008104:	f043 0301 	orrle.w	r3, r3, #1
20008108:	2b00      	cmp	r3, #0
2000810a:	f43f af7c 	beq.w	20008006 <_malloc_r+0x3b2>
2000810e:	4630      	mov	r0, r6
20008110:	2500      	movs	r5, #0
20008112:	f000 f9d1 	bl	200084b8 <__malloc_unlock>
20008116:	e5d1      	b.n	20007cbc <_malloc_r+0x68>
20008118:	f108 0108 	add.w	r1, r8, #8
2000811c:	4630      	mov	r0, r6
2000811e:	9301      	str	r3, [sp, #4]
20008120:	f7ff fa16 	bl	20007550 <_free_r>
20008124:	9b01      	ldr	r3, [sp, #4]
20008126:	f8d7 8008 	ldr.w	r8, [r7, #8]
2000812a:	685a      	ldr	r2, [r3, #4]
2000812c:	e749      	b.n	20007fc2 <_malloc_r+0x36e>
2000812e:	f04f 0a01 	mov.w	sl, #1
20008132:	f8d7 8004 	ldr.w	r8, [r7, #4]
20008136:	1092      	asrs	r2, r2, #2
20008138:	4684      	mov	ip, r0
2000813a:	fa0a f202 	lsl.w	r2, sl, r2
2000813e:	ea48 0202 	orr.w	r2, r8, r2
20008142:	607a      	str	r2, [r7, #4]
20008144:	e78d      	b.n	20008062 <_malloc_r+0x40e>
20008146:	2a54      	cmp	r2, #84	; 0x54
20008148:	d824      	bhi.n	20008194 <_malloc_r+0x540>
2000814a:	ea4f 321c 	mov.w	r2, ip, lsr #12
2000814e:	326e      	adds	r2, #110	; 0x6e
20008150:	ea4f 08c2 	mov.w	r8, r2, lsl #3
20008154:	e771      	b.n	2000803a <_malloc_r+0x3e6>
20008156:	2301      	movs	r3, #1
20008158:	46d0      	mov	r8, sl
2000815a:	f8ca 3004 	str.w	r3, [sl, #4]
2000815e:	e7c6      	b.n	200080ee <_malloc_r+0x49a>
20008160:	464a      	mov	r2, r9
20008162:	f01e 0f03 	tst.w	lr, #3
20008166:	4613      	mov	r3, r2
20008168:	f10e 3eff 	add.w	lr, lr, #4294967295
2000816c:	d033      	beq.n	200081d6 <_malloc_r+0x582>
2000816e:	f853 2908 	ldr.w	r2, [r3], #-8
20008172:	429a      	cmp	r2, r3
20008174:	d0f5      	beq.n	20008162 <_malloc_r+0x50e>
20008176:	687b      	ldr	r3, [r7, #4]
20008178:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
2000817c:	459c      	cmp	ip, r3
2000817e:	f63f ae8e 	bhi.w	20007e9e <_malloc_r+0x24a>
20008182:	f1bc 0f00 	cmp.w	ip, #0
20008186:	f43f ae8a 	beq.w	20007e9e <_malloc_r+0x24a>
2000818a:	ea1c 0f03 	tst.w	ip, r3
2000818e:	d027      	beq.n	200081e0 <_malloc_r+0x58c>
20008190:	46d6      	mov	lr, sl
20008192:	e60e      	b.n	20007db2 <_malloc_r+0x15e>
20008194:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
20008198:	d815      	bhi.n	200081c6 <_malloc_r+0x572>
2000819a:	ea4f 32dc 	mov.w	r2, ip, lsr #15
2000819e:	3277      	adds	r2, #119	; 0x77
200081a0:	ea4f 08c2 	mov.w	r8, r2, lsl #3
200081a4:	e749      	b.n	2000803a <_malloc_r+0x3e6>
200081a6:	0508      	lsls	r0, r1, #20
200081a8:	0d00      	lsrs	r0, r0, #20
200081aa:	2800      	cmp	r0, #0
200081ac:	f47f aeb6 	bne.w	20007f1c <_malloc_r+0x2c8>
200081b0:	f8d7 8008 	ldr.w	r8, [r7, #8]
200081b4:	444b      	add	r3, r9
200081b6:	f043 0301 	orr.w	r3, r3, #1
200081ba:	f8c8 3004 	str.w	r3, [r8, #4]
200081be:	e700      	b.n	20007fc2 <_malloc_r+0x36e>
200081c0:	2101      	movs	r1, #1
200081c2:	2500      	movs	r5, #0
200081c4:	e6d5      	b.n	20007f72 <_malloc_r+0x31e>
200081c6:	f240 5054 	movw	r0, #1364	; 0x554
200081ca:	4282      	cmp	r2, r0
200081cc:	d90d      	bls.n	200081ea <_malloc_r+0x596>
200081ce:	f44f 787c 	mov.w	r8, #1008	; 0x3f0
200081d2:	227e      	movs	r2, #126	; 0x7e
200081d4:	e731      	b.n	2000803a <_malloc_r+0x3e6>
200081d6:	687b      	ldr	r3, [r7, #4]
200081d8:	ea23 030c 	bic.w	r3, r3, ip
200081dc:	607b      	str	r3, [r7, #4]
200081de:	e7cb      	b.n	20008178 <_malloc_r+0x524>
200081e0:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
200081e4:	f10a 0a04 	add.w	sl, sl, #4
200081e8:	e7cf      	b.n	2000818a <_malloc_r+0x536>
200081ea:	ea4f 429c 	mov.w	r2, ip, lsr #18
200081ee:	327c      	adds	r2, #124	; 0x7c
200081f0:	ea4f 08c2 	mov.w	r8, r2, lsl #3
200081f4:	e721      	b.n	2000803a <_malloc_r+0x3e6>
200081f6:	bf00      	nop

200081f8 <memchr>:
200081f8:	f010 0f03 	tst.w	r0, #3
200081fc:	b2c9      	uxtb	r1, r1
200081fe:	b410      	push	{r4}
20008200:	d010      	beq.n	20008224 <memchr+0x2c>
20008202:	2a00      	cmp	r2, #0
20008204:	d02f      	beq.n	20008266 <memchr+0x6e>
20008206:	7803      	ldrb	r3, [r0, #0]
20008208:	428b      	cmp	r3, r1
2000820a:	d02a      	beq.n	20008262 <memchr+0x6a>
2000820c:	3a01      	subs	r2, #1
2000820e:	e005      	b.n	2000821c <memchr+0x24>
20008210:	2a00      	cmp	r2, #0
20008212:	d028      	beq.n	20008266 <memchr+0x6e>
20008214:	7803      	ldrb	r3, [r0, #0]
20008216:	3a01      	subs	r2, #1
20008218:	428b      	cmp	r3, r1
2000821a:	d022      	beq.n	20008262 <memchr+0x6a>
2000821c:	3001      	adds	r0, #1
2000821e:	f010 0f03 	tst.w	r0, #3
20008222:	d1f5      	bne.n	20008210 <memchr+0x18>
20008224:	2a03      	cmp	r2, #3
20008226:	d911      	bls.n	2000824c <memchr+0x54>
20008228:	ea41 2401 	orr.w	r4, r1, r1, lsl #8
2000822c:	ea44 4404 	orr.w	r4, r4, r4, lsl #16
20008230:	6803      	ldr	r3, [r0, #0]
20008232:	ea84 0303 	eor.w	r3, r4, r3
20008236:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
2000823a:	ea2c 0303 	bic.w	r3, ip, r3
2000823e:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
20008242:	d103      	bne.n	2000824c <memchr+0x54>
20008244:	3a04      	subs	r2, #4
20008246:	3004      	adds	r0, #4
20008248:	2a03      	cmp	r2, #3
2000824a:	d8f1      	bhi.n	20008230 <memchr+0x38>
2000824c:	b15a      	cbz	r2, 20008266 <memchr+0x6e>
2000824e:	7803      	ldrb	r3, [r0, #0]
20008250:	428b      	cmp	r3, r1
20008252:	d006      	beq.n	20008262 <memchr+0x6a>
20008254:	3a01      	subs	r2, #1
20008256:	b132      	cbz	r2, 20008266 <memchr+0x6e>
20008258:	f810 3f01 	ldrb.w	r3, [r0, #1]!
2000825c:	3a01      	subs	r2, #1
2000825e:	428b      	cmp	r3, r1
20008260:	d1f9      	bne.n	20008256 <memchr+0x5e>
20008262:	bc10      	pop	{r4}
20008264:	4770      	bx	lr
20008266:	2000      	movs	r0, #0
20008268:	e7fb      	b.n	20008262 <memchr+0x6a>
2000826a:	bf00      	nop

2000826c <memcpy>:
2000826c:	2a03      	cmp	r2, #3
2000826e:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
20008272:	d80b      	bhi.n	2000828c <memcpy+0x20>
20008274:	b13a      	cbz	r2, 20008286 <memcpy+0x1a>
20008276:	2300      	movs	r3, #0
20008278:	f811 c003 	ldrb.w	ip, [r1, r3]
2000827c:	f800 c003 	strb.w	ip, [r0, r3]
20008280:	3301      	adds	r3, #1
20008282:	4293      	cmp	r3, r2
20008284:	d1f8      	bne.n	20008278 <memcpy+0xc>
20008286:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
2000828a:	4770      	bx	lr
2000828c:	1882      	adds	r2, r0, r2
2000828e:	460c      	mov	r4, r1
20008290:	4603      	mov	r3, r0
20008292:	e003      	b.n	2000829c <memcpy+0x30>
20008294:	f814 1c01 	ldrb.w	r1, [r4, #-1]
20008298:	f803 1c01 	strb.w	r1, [r3, #-1]
2000829c:	f003 0603 	and.w	r6, r3, #3
200082a0:	4619      	mov	r1, r3
200082a2:	46a4      	mov	ip, r4
200082a4:	3301      	adds	r3, #1
200082a6:	3401      	adds	r4, #1
200082a8:	2e00      	cmp	r6, #0
200082aa:	d1f3      	bne.n	20008294 <memcpy+0x28>
200082ac:	f01c 0403 	ands.w	r4, ip, #3
200082b0:	4663      	mov	r3, ip
200082b2:	bf08      	it	eq
200082b4:	ebc1 0c02 	rsbeq	ip, r1, r2
200082b8:	d068      	beq.n	2000838c <memcpy+0x120>
200082ba:	4265      	negs	r5, r4
200082bc:	f1c4 0a04 	rsb	sl, r4, #4
200082c0:	eb0c 0705 	add.w	r7, ip, r5
200082c4:	4633      	mov	r3, r6
200082c6:	ea4f 0aca 	mov.w	sl, sl, lsl #3
200082ca:	f85c 6005 	ldr.w	r6, [ip, r5]
200082ce:	ea4f 08c4 	mov.w	r8, r4, lsl #3
200082d2:	1a55      	subs	r5, r2, r1
200082d4:	e008      	b.n	200082e8 <memcpy+0x7c>
200082d6:	f857 4f04 	ldr.w	r4, [r7, #4]!
200082da:	4626      	mov	r6, r4
200082dc:	fa04 f40a 	lsl.w	r4, r4, sl
200082e0:	ea49 0404 	orr.w	r4, r9, r4
200082e4:	50cc      	str	r4, [r1, r3]
200082e6:	3304      	adds	r3, #4
200082e8:	185c      	adds	r4, r3, r1
200082ea:	2d03      	cmp	r5, #3
200082ec:	fa26 f908 	lsr.w	r9, r6, r8
200082f0:	f1a5 0504 	sub.w	r5, r5, #4
200082f4:	eb0c 0603 	add.w	r6, ip, r3
200082f8:	dced      	bgt.n	200082d6 <memcpy+0x6a>
200082fa:	2300      	movs	r3, #0
200082fc:	e002      	b.n	20008304 <memcpy+0x98>
200082fe:	5cf1      	ldrb	r1, [r6, r3]
20008300:	54e1      	strb	r1, [r4, r3]
20008302:	3301      	adds	r3, #1
20008304:	1919      	adds	r1, r3, r4
20008306:	4291      	cmp	r1, r2
20008308:	d3f9      	bcc.n	200082fe <memcpy+0x92>
2000830a:	e7bc      	b.n	20008286 <memcpy+0x1a>
2000830c:	f853 4c40 	ldr.w	r4, [r3, #-64]
20008310:	f841 4c40 	str.w	r4, [r1, #-64]
20008314:	f853 4c3c 	ldr.w	r4, [r3, #-60]
20008318:	f841 4c3c 	str.w	r4, [r1, #-60]
2000831c:	f853 4c38 	ldr.w	r4, [r3, #-56]
20008320:	f841 4c38 	str.w	r4, [r1, #-56]
20008324:	f853 4c34 	ldr.w	r4, [r3, #-52]
20008328:	f841 4c34 	str.w	r4, [r1, #-52]
2000832c:	f853 4c30 	ldr.w	r4, [r3, #-48]
20008330:	f841 4c30 	str.w	r4, [r1, #-48]
20008334:	f853 4c2c 	ldr.w	r4, [r3, #-44]
20008338:	f841 4c2c 	str.w	r4, [r1, #-44]
2000833c:	f853 4c28 	ldr.w	r4, [r3, #-40]
20008340:	f841 4c28 	str.w	r4, [r1, #-40]
20008344:	f853 4c24 	ldr.w	r4, [r3, #-36]
20008348:	f841 4c24 	str.w	r4, [r1, #-36]
2000834c:	f853 4c20 	ldr.w	r4, [r3, #-32]
20008350:	f841 4c20 	str.w	r4, [r1, #-32]
20008354:	f853 4c1c 	ldr.w	r4, [r3, #-28]
20008358:	f841 4c1c 	str.w	r4, [r1, #-28]
2000835c:	f853 4c18 	ldr.w	r4, [r3, #-24]
20008360:	f841 4c18 	str.w	r4, [r1, #-24]
20008364:	f853 4c14 	ldr.w	r4, [r3, #-20]
20008368:	f841 4c14 	str.w	r4, [r1, #-20]
2000836c:	f853 4c10 	ldr.w	r4, [r3, #-16]
20008370:	f841 4c10 	str.w	r4, [r1, #-16]
20008374:	f853 4c0c 	ldr.w	r4, [r3, #-12]
20008378:	f841 4c0c 	str.w	r4, [r1, #-12]
2000837c:	f853 4c08 	ldr.w	r4, [r3, #-8]
20008380:	f841 4c08 	str.w	r4, [r1, #-8]
20008384:	f853 4c04 	ldr.w	r4, [r3, #-4]
20008388:	f841 4c04 	str.w	r4, [r1, #-4]
2000838c:	461c      	mov	r4, r3
2000838e:	460d      	mov	r5, r1
20008390:	3340      	adds	r3, #64	; 0x40
20008392:	3140      	adds	r1, #64	; 0x40
20008394:	f1bc 0f3f 	cmp.w	ip, #63	; 0x3f
20008398:	f1ac 0c40 	sub.w	ip, ip, #64	; 0x40
2000839c:	dcb6      	bgt.n	2000830c <memcpy+0xa0>
2000839e:	4621      	mov	r1, r4
200083a0:	462b      	mov	r3, r5
200083a2:	1b54      	subs	r4, r2, r5
200083a4:	e00f      	b.n	200083c6 <memcpy+0x15a>
200083a6:	f851 5c10 	ldr.w	r5, [r1, #-16]
200083aa:	f843 5c10 	str.w	r5, [r3, #-16]
200083ae:	f851 5c0c 	ldr.w	r5, [r1, #-12]
200083b2:	f843 5c0c 	str.w	r5, [r3, #-12]
200083b6:	f851 5c08 	ldr.w	r5, [r1, #-8]
200083ba:	f843 5c08 	str.w	r5, [r3, #-8]
200083be:	f851 5c04 	ldr.w	r5, [r1, #-4]
200083c2:	f843 5c04 	str.w	r5, [r3, #-4]
200083c6:	2c0f      	cmp	r4, #15
200083c8:	460d      	mov	r5, r1
200083ca:	469c      	mov	ip, r3
200083cc:	f101 0110 	add.w	r1, r1, #16
200083d0:	f103 0310 	add.w	r3, r3, #16
200083d4:	f1a4 0410 	sub.w	r4, r4, #16
200083d8:	dce5      	bgt.n	200083a6 <memcpy+0x13a>
200083da:	ebcc 0102 	rsb	r1, ip, r2
200083de:	2300      	movs	r3, #0
200083e0:	e003      	b.n	200083ea <memcpy+0x17e>
200083e2:	58ec      	ldr	r4, [r5, r3]
200083e4:	f84c 4003 	str.w	r4, [ip, r3]
200083e8:	3304      	adds	r3, #4
200083ea:	195e      	adds	r6, r3, r5
200083ec:	2903      	cmp	r1, #3
200083ee:	eb03 040c 	add.w	r4, r3, ip
200083f2:	f1a1 0104 	sub.w	r1, r1, #4
200083f6:	dcf4      	bgt.n	200083e2 <memcpy+0x176>
200083f8:	e77f      	b.n	200082fa <memcpy+0x8e>
200083fa:	bf00      	nop

200083fc <memmove>:
200083fc:	4288      	cmp	r0, r1
200083fe:	468c      	mov	ip, r1
20008400:	b470      	push	{r4, r5, r6}
20008402:	4605      	mov	r5, r0
20008404:	4614      	mov	r4, r2
20008406:	d90e      	bls.n	20008426 <memmove+0x2a>
20008408:	188b      	adds	r3, r1, r2
2000840a:	4298      	cmp	r0, r3
2000840c:	d20b      	bcs.n	20008426 <memmove+0x2a>
2000840e:	b142      	cbz	r2, 20008422 <memmove+0x26>
20008410:	ebc2 0c03 	rsb	ip, r2, r3
20008414:	4601      	mov	r1, r0
20008416:	1e53      	subs	r3, r2, #1
20008418:	f81c 2003 	ldrb.w	r2, [ip, r3]
2000841c:	54ca      	strb	r2, [r1, r3]
2000841e:	3b01      	subs	r3, #1
20008420:	d2fa      	bcs.n	20008418 <memmove+0x1c>
20008422:	bc70      	pop	{r4, r5, r6}
20008424:	4770      	bx	lr
20008426:	2a0f      	cmp	r2, #15
20008428:	d809      	bhi.n	2000843e <memmove+0x42>
2000842a:	2c00      	cmp	r4, #0
2000842c:	d0f9      	beq.n	20008422 <memmove+0x26>
2000842e:	2300      	movs	r3, #0
20008430:	f81c 2003 	ldrb.w	r2, [ip, r3]
20008434:	54ea      	strb	r2, [r5, r3]
20008436:	3301      	adds	r3, #1
20008438:	42a3      	cmp	r3, r4
2000843a:	d1f9      	bne.n	20008430 <memmove+0x34>
2000843c:	e7f1      	b.n	20008422 <memmove+0x26>
2000843e:	ea41 0300 	orr.w	r3, r1, r0
20008442:	f013 0f03 	tst.w	r3, #3
20008446:	d1f0      	bne.n	2000842a <memmove+0x2e>
20008448:	4694      	mov	ip, r2
2000844a:	460c      	mov	r4, r1
2000844c:	4603      	mov	r3, r0
2000844e:	6825      	ldr	r5, [r4, #0]
20008450:	f1ac 0c10 	sub.w	ip, ip, #16
20008454:	601d      	str	r5, [r3, #0]
20008456:	6865      	ldr	r5, [r4, #4]
20008458:	605d      	str	r5, [r3, #4]
2000845a:	68a5      	ldr	r5, [r4, #8]
2000845c:	609d      	str	r5, [r3, #8]
2000845e:	68e5      	ldr	r5, [r4, #12]
20008460:	3410      	adds	r4, #16
20008462:	60dd      	str	r5, [r3, #12]
20008464:	3310      	adds	r3, #16
20008466:	f1bc 0f0f 	cmp.w	ip, #15
2000846a:	d8f0      	bhi.n	2000844e <memmove+0x52>
2000846c:	3a10      	subs	r2, #16
2000846e:	ea4f 1c12 	mov.w	ip, r2, lsr #4
20008472:	f10c 0501 	add.w	r5, ip, #1
20008476:	ebcc 7c0c 	rsb	ip, ip, ip, lsl #28
2000847a:	012d      	lsls	r5, r5, #4
2000847c:	eb02 160c 	add.w	r6, r2, ip, lsl #4
20008480:	eb01 0c05 	add.w	ip, r1, r5
20008484:	1945      	adds	r5, r0, r5
20008486:	2e03      	cmp	r6, #3
20008488:	4634      	mov	r4, r6
2000848a:	d9ce      	bls.n	2000842a <memmove+0x2e>
2000848c:	2300      	movs	r3, #0
2000848e:	f85c 2003 	ldr.w	r2, [ip, r3]
20008492:	50ea      	str	r2, [r5, r3]
20008494:	3304      	adds	r3, #4
20008496:	1af2      	subs	r2, r6, r3
20008498:	2a03      	cmp	r2, #3
2000849a:	d8f8      	bhi.n	2000848e <memmove+0x92>
2000849c:	3e04      	subs	r6, #4
2000849e:	08b3      	lsrs	r3, r6, #2
200084a0:	1c5a      	adds	r2, r3, #1
200084a2:	ebc3 7383 	rsb	r3, r3, r3, lsl #30
200084a6:	0092      	lsls	r2, r2, #2
200084a8:	4494      	add	ip, r2
200084aa:	eb06 0483 	add.w	r4, r6, r3, lsl #2
200084ae:	18ad      	adds	r5, r5, r2
200084b0:	e7bb      	b.n	2000842a <memmove+0x2e>
200084b2:	bf00      	nop

200084b4 <__malloc_lock>:
200084b4:	4770      	bx	lr
200084b6:	bf00      	nop

200084b8 <__malloc_unlock>:
200084b8:	4770      	bx	lr
200084ba:	bf00      	nop

200084bc <__hi0bits>:
200084bc:	0c02      	lsrs	r2, r0, #16
200084be:	4603      	mov	r3, r0
200084c0:	0412      	lsls	r2, r2, #16
200084c2:	b1b2      	cbz	r2, 200084f2 <__hi0bits+0x36>
200084c4:	2000      	movs	r0, #0
200084c6:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
200084ca:	d101      	bne.n	200084d0 <__hi0bits+0x14>
200084cc:	3008      	adds	r0, #8
200084ce:	021b      	lsls	r3, r3, #8
200084d0:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
200084d4:	d101      	bne.n	200084da <__hi0bits+0x1e>
200084d6:	3004      	adds	r0, #4
200084d8:	011b      	lsls	r3, r3, #4
200084da:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
200084de:	d101      	bne.n	200084e4 <__hi0bits+0x28>
200084e0:	3002      	adds	r0, #2
200084e2:	009b      	lsls	r3, r3, #2
200084e4:	2b00      	cmp	r3, #0
200084e6:	db03      	blt.n	200084f0 <__hi0bits+0x34>
200084e8:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
200084ec:	d004      	beq.n	200084f8 <__hi0bits+0x3c>
200084ee:	3001      	adds	r0, #1
200084f0:	4770      	bx	lr
200084f2:	0403      	lsls	r3, r0, #16
200084f4:	2010      	movs	r0, #16
200084f6:	e7e6      	b.n	200084c6 <__hi0bits+0xa>
200084f8:	2020      	movs	r0, #32
200084fa:	4770      	bx	lr

200084fc <__lo0bits>:
200084fc:	6803      	ldr	r3, [r0, #0]
200084fe:	4602      	mov	r2, r0
20008500:	f013 0007 	ands.w	r0, r3, #7
20008504:	d009      	beq.n	2000851a <__lo0bits+0x1e>
20008506:	f013 0f01 	tst.w	r3, #1
2000850a:	d121      	bne.n	20008550 <__lo0bits+0x54>
2000850c:	f013 0f02 	tst.w	r3, #2
20008510:	d122      	bne.n	20008558 <__lo0bits+0x5c>
20008512:	089b      	lsrs	r3, r3, #2
20008514:	2002      	movs	r0, #2
20008516:	6013      	str	r3, [r2, #0]
20008518:	4770      	bx	lr
2000851a:	b299      	uxth	r1, r3
2000851c:	b909      	cbnz	r1, 20008522 <__lo0bits+0x26>
2000851e:	0c1b      	lsrs	r3, r3, #16
20008520:	2010      	movs	r0, #16
20008522:	f013 0fff 	tst.w	r3, #255	; 0xff
20008526:	d101      	bne.n	2000852c <__lo0bits+0x30>
20008528:	3008      	adds	r0, #8
2000852a:	0a1b      	lsrs	r3, r3, #8
2000852c:	f013 0f0f 	tst.w	r3, #15
20008530:	d101      	bne.n	20008536 <__lo0bits+0x3a>
20008532:	3004      	adds	r0, #4
20008534:	091b      	lsrs	r3, r3, #4
20008536:	f013 0f03 	tst.w	r3, #3
2000853a:	d101      	bne.n	20008540 <__lo0bits+0x44>
2000853c:	3002      	adds	r0, #2
2000853e:	089b      	lsrs	r3, r3, #2
20008540:	f013 0f01 	tst.w	r3, #1
20008544:	d102      	bne.n	2000854c <__lo0bits+0x50>
20008546:	085b      	lsrs	r3, r3, #1
20008548:	d004      	beq.n	20008554 <__lo0bits+0x58>
2000854a:	3001      	adds	r0, #1
2000854c:	6013      	str	r3, [r2, #0]
2000854e:	4770      	bx	lr
20008550:	2000      	movs	r0, #0
20008552:	4770      	bx	lr
20008554:	2020      	movs	r0, #32
20008556:	4770      	bx	lr
20008558:	085b      	lsrs	r3, r3, #1
2000855a:	2001      	movs	r0, #1
2000855c:	6013      	str	r3, [r2, #0]
2000855e:	4770      	bx	lr

20008560 <__mcmp>:
20008560:	4603      	mov	r3, r0
20008562:	690a      	ldr	r2, [r1, #16]
20008564:	6900      	ldr	r0, [r0, #16]
20008566:	b410      	push	{r4}
20008568:	1a80      	subs	r0, r0, r2
2000856a:	d111      	bne.n	20008590 <__mcmp+0x30>
2000856c:	3204      	adds	r2, #4
2000856e:	f103 0c14 	add.w	ip, r3, #20
20008572:	0092      	lsls	r2, r2, #2
20008574:	189b      	adds	r3, r3, r2
20008576:	1889      	adds	r1, r1, r2
20008578:	3104      	adds	r1, #4
2000857a:	3304      	adds	r3, #4
2000857c:	f853 4c04 	ldr.w	r4, [r3, #-4]
20008580:	3b04      	subs	r3, #4
20008582:	f851 2c04 	ldr.w	r2, [r1, #-4]
20008586:	3904      	subs	r1, #4
20008588:	4294      	cmp	r4, r2
2000858a:	d103      	bne.n	20008594 <__mcmp+0x34>
2000858c:	459c      	cmp	ip, r3
2000858e:	d3f5      	bcc.n	2000857c <__mcmp+0x1c>
20008590:	bc10      	pop	{r4}
20008592:	4770      	bx	lr
20008594:	bf38      	it	cc
20008596:	f04f 30ff 	movcc.w	r0, #4294967295
2000859a:	d3f9      	bcc.n	20008590 <__mcmp+0x30>
2000859c:	2001      	movs	r0, #1
2000859e:	e7f7      	b.n	20008590 <__mcmp+0x30>

200085a0 <__ulp>:
200085a0:	f240 0300 	movw	r3, #0
200085a4:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
200085a8:	ea01 0303 	and.w	r3, r1, r3
200085ac:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
200085b0:	2b00      	cmp	r3, #0
200085b2:	dd02      	ble.n	200085ba <__ulp+0x1a>
200085b4:	4619      	mov	r1, r3
200085b6:	2000      	movs	r0, #0
200085b8:	4770      	bx	lr
200085ba:	425b      	negs	r3, r3
200085bc:	151b      	asrs	r3, r3, #20
200085be:	2b13      	cmp	r3, #19
200085c0:	dd0e      	ble.n	200085e0 <__ulp+0x40>
200085c2:	3b14      	subs	r3, #20
200085c4:	2b1e      	cmp	r3, #30
200085c6:	dd03      	ble.n	200085d0 <__ulp+0x30>
200085c8:	2301      	movs	r3, #1
200085ca:	2100      	movs	r1, #0
200085cc:	4618      	mov	r0, r3
200085ce:	4770      	bx	lr
200085d0:	2201      	movs	r2, #1
200085d2:	f1c3 031f 	rsb	r3, r3, #31
200085d6:	2100      	movs	r1, #0
200085d8:	fa12 f303 	lsls.w	r3, r2, r3
200085dc:	4618      	mov	r0, r3
200085de:	4770      	bx	lr
200085e0:	f44f 2200 	mov.w	r2, #524288	; 0x80000
200085e4:	2000      	movs	r0, #0
200085e6:	fa52 f103 	asrs.w	r1, r2, r3
200085ea:	4770      	bx	lr

200085ec <__b2d>:
200085ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
200085f0:	6904      	ldr	r4, [r0, #16]
200085f2:	f100 0614 	add.w	r6, r0, #20
200085f6:	460f      	mov	r7, r1
200085f8:	3404      	adds	r4, #4
200085fa:	f850 5024 	ldr.w	r5, [r0, r4, lsl #2]
200085fe:	eb00 0484 	add.w	r4, r0, r4, lsl #2
20008602:	46a0      	mov	r8, r4
20008604:	4628      	mov	r0, r5
20008606:	f7ff ff59 	bl	200084bc <__hi0bits>
2000860a:	280a      	cmp	r0, #10
2000860c:	f1c0 0320 	rsb	r3, r0, #32
20008610:	603b      	str	r3, [r7, #0]
20008612:	dc14      	bgt.n	2000863e <__b2d+0x52>
20008614:	42a6      	cmp	r6, r4
20008616:	f1c0 030b 	rsb	r3, r0, #11
2000861a:	d237      	bcs.n	2000868c <__b2d+0xa0>
2000861c:	f854 1c04 	ldr.w	r1, [r4, #-4]
20008620:	40d9      	lsrs	r1, r3
20008622:	fa25 fc03 	lsr.w	ip, r5, r3
20008626:	3015      	adds	r0, #21
20008628:	f04c 537e 	orr.w	r3, ip, #1065353216	; 0x3f800000
2000862c:	4085      	lsls	r5, r0
2000862e:	f443 03e0 	orr.w	r3, r3, #7340032	; 0x700000
20008632:	ea41 0205 	orr.w	r2, r1, r5
20008636:	4610      	mov	r0, r2
20008638:	4619      	mov	r1, r3
2000863a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
2000863e:	42a6      	cmp	r6, r4
20008640:	d320      	bcc.n	20008684 <__b2d+0x98>
20008642:	2100      	movs	r1, #0
20008644:	380b      	subs	r0, #11
20008646:	bf02      	ittt	eq
20008648:	f045 537e 	orreq.w	r3, r5, #1065353216	; 0x3f800000
2000864c:	460a      	moveq	r2, r1
2000864e:	f443 03e0 	orreq.w	r3, r3, #7340032	; 0x700000
20008652:	d0f0      	beq.n	20008636 <__b2d+0x4a>
20008654:	42b4      	cmp	r4, r6
20008656:	f1c0 0320 	rsb	r3, r0, #32
2000865a:	d919      	bls.n	20008690 <__b2d+0xa4>
2000865c:	f854 4c04 	ldr.w	r4, [r4, #-4]
20008660:	40dc      	lsrs	r4, r3
20008662:	4085      	lsls	r5, r0
20008664:	fa21 fc03 	lsr.w	ip, r1, r3
20008668:	f045 557e 	orr.w	r5, r5, #1065353216	; 0x3f800000
2000866c:	fa11 f000 	lsls.w	r0, r1, r0
20008670:	f445 05e0 	orr.w	r5, r5, #7340032	; 0x700000
20008674:	ea44 0200 	orr.w	r2, r4, r0
20008678:	ea45 030c 	orr.w	r3, r5, ip
2000867c:	4610      	mov	r0, r2
2000867e:	4619      	mov	r1, r3
20008680:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20008684:	f854 1c04 	ldr.w	r1, [r4, #-4]
20008688:	3c04      	subs	r4, #4
2000868a:	e7db      	b.n	20008644 <__b2d+0x58>
2000868c:	2100      	movs	r1, #0
2000868e:	e7c8      	b.n	20008622 <__b2d+0x36>
20008690:	2400      	movs	r4, #0
20008692:	e7e6      	b.n	20008662 <__b2d+0x76>

20008694 <__ratio>:
20008694:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
20008698:	b083      	sub	sp, #12
2000869a:	460e      	mov	r6, r1
2000869c:	a901      	add	r1, sp, #4
2000869e:	4607      	mov	r7, r0
200086a0:	f7ff ffa4 	bl	200085ec <__b2d>
200086a4:	460d      	mov	r5, r1
200086a6:	4604      	mov	r4, r0
200086a8:	4669      	mov	r1, sp
200086aa:	4630      	mov	r0, r6
200086ac:	f7ff ff9e 	bl	200085ec <__b2d>
200086b0:	f8dd c004 	ldr.w	ip, [sp, #4]
200086b4:	46a9      	mov	r9, r5
200086b6:	46a0      	mov	r8, r4
200086b8:	460b      	mov	r3, r1
200086ba:	4602      	mov	r2, r0
200086bc:	6931      	ldr	r1, [r6, #16]
200086be:	4616      	mov	r6, r2
200086c0:	6938      	ldr	r0, [r7, #16]
200086c2:	461f      	mov	r7, r3
200086c4:	1a40      	subs	r0, r0, r1
200086c6:	9900      	ldr	r1, [sp, #0]
200086c8:	ebc1 010c 	rsb	r1, r1, ip
200086cc:	eb01 1140 	add.w	r1, r1, r0, lsl #5
200086d0:	2900      	cmp	r1, #0
200086d2:	bfc9      	itett	gt
200086d4:	eb05 5901 	addgt.w	r9, r5, r1, lsl #20
200086d8:	eba3 5701 	suble.w	r7, r3, r1, lsl #20
200086dc:	4624      	movgt	r4, r4
200086de:	464d      	movgt	r5, r9
200086e0:	bfdc      	itt	le
200086e2:	4612      	movle	r2, r2
200086e4:	463b      	movle	r3, r7
200086e6:	4620      	mov	r0, r4
200086e8:	4629      	mov	r1, r5
200086ea:	f7fb fd03 	bl	200040f4 <__aeabi_ddiv>
200086ee:	b003      	add	sp, #12
200086f0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

200086f4 <_mprec_log10>:
200086f4:	2817      	cmp	r0, #23
200086f6:	b510      	push	{r4, lr}
200086f8:	4604      	mov	r4, r0
200086fa:	dd0e      	ble.n	2000871a <_mprec_log10+0x26>
200086fc:	f240 0100 	movw	r1, #0
20008700:	2000      	movs	r0, #0
20008702:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
20008706:	f240 0300 	movw	r3, #0
2000870a:	2200      	movs	r2, #0
2000870c:	f2c4 0324 	movt	r3, #16420	; 0x4024
20008710:	f7fb fbc6 	bl	20003ea0 <__aeabi_dmul>
20008714:	3c01      	subs	r4, #1
20008716:	d1f6      	bne.n	20008706 <_mprec_log10+0x12>
20008718:	bd10      	pop	{r4, pc}
2000871a:	f24a 43b8 	movw	r3, #42168	; 0xa4b8
2000871e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20008722:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
20008726:	e9d3 0100 	ldrd	r0, r1, [r3]
2000872a:	bd10      	pop	{r4, pc}

2000872c <__copybits>:
2000872c:	6913      	ldr	r3, [r2, #16]
2000872e:	3901      	subs	r1, #1
20008730:	f102 0c14 	add.w	ip, r2, #20
20008734:	b410      	push	{r4}
20008736:	eb02 0283 	add.w	r2, r2, r3, lsl #2
2000873a:	114c      	asrs	r4, r1, #5
2000873c:	3214      	adds	r2, #20
2000873e:	3401      	adds	r4, #1
20008740:	4594      	cmp	ip, r2
20008742:	eb00 0484 	add.w	r4, r0, r4, lsl #2
20008746:	d20f      	bcs.n	20008768 <__copybits+0x3c>
20008748:	2300      	movs	r3, #0
2000874a:	f85c 1003 	ldr.w	r1, [ip, r3]
2000874e:	50c1      	str	r1, [r0, r3]
20008750:	3304      	adds	r3, #4
20008752:	eb03 010c 	add.w	r1, r3, ip
20008756:	428a      	cmp	r2, r1
20008758:	d8f7      	bhi.n	2000874a <__copybits+0x1e>
2000875a:	ea6f 0c0c 	mvn.w	ip, ip
2000875e:	4462      	add	r2, ip
20008760:	f022 0203 	bic.w	r2, r2, #3
20008764:	3204      	adds	r2, #4
20008766:	1880      	adds	r0, r0, r2
20008768:	4284      	cmp	r4, r0
2000876a:	d904      	bls.n	20008776 <__copybits+0x4a>
2000876c:	2300      	movs	r3, #0
2000876e:	f840 3b04 	str.w	r3, [r0], #4
20008772:	4284      	cmp	r4, r0
20008774:	d8fb      	bhi.n	2000876e <__copybits+0x42>
20008776:	bc10      	pop	{r4}
20008778:	4770      	bx	lr
2000877a:	bf00      	nop

2000877c <__any_on>:
2000877c:	6902      	ldr	r2, [r0, #16]
2000877e:	114b      	asrs	r3, r1, #5
20008780:	429a      	cmp	r2, r3
20008782:	db10      	blt.n	200087a6 <__any_on+0x2a>
20008784:	dd0e      	ble.n	200087a4 <__any_on+0x28>
20008786:	f011 011f 	ands.w	r1, r1, #31
2000878a:	d00b      	beq.n	200087a4 <__any_on+0x28>
2000878c:	461a      	mov	r2, r3
2000878e:	eb00 0383 	add.w	r3, r0, r3, lsl #2
20008792:	695b      	ldr	r3, [r3, #20]
20008794:	fa23 fc01 	lsr.w	ip, r3, r1
20008798:	fa0c f101 	lsl.w	r1, ip, r1
2000879c:	4299      	cmp	r1, r3
2000879e:	d002      	beq.n	200087a6 <__any_on+0x2a>
200087a0:	2001      	movs	r0, #1
200087a2:	4770      	bx	lr
200087a4:	461a      	mov	r2, r3
200087a6:	3204      	adds	r2, #4
200087a8:	f100 0114 	add.w	r1, r0, #20
200087ac:	eb00 0382 	add.w	r3, r0, r2, lsl #2
200087b0:	f103 0c04 	add.w	ip, r3, #4
200087b4:	4561      	cmp	r1, ip
200087b6:	d20b      	bcs.n	200087d0 <__any_on+0x54>
200087b8:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
200087bc:	2a00      	cmp	r2, #0
200087be:	d1ef      	bne.n	200087a0 <__any_on+0x24>
200087c0:	4299      	cmp	r1, r3
200087c2:	d205      	bcs.n	200087d0 <__any_on+0x54>
200087c4:	f853 2d04 	ldr.w	r2, [r3, #-4]!
200087c8:	2a00      	cmp	r2, #0
200087ca:	d1e9      	bne.n	200087a0 <__any_on+0x24>
200087cc:	4299      	cmp	r1, r3
200087ce:	d3f9      	bcc.n	200087c4 <__any_on+0x48>
200087d0:	2000      	movs	r0, #0
200087d2:	4770      	bx	lr

200087d4 <_Bfree>:
200087d4:	b530      	push	{r4, r5, lr}
200087d6:	6a45      	ldr	r5, [r0, #36]	; 0x24
200087d8:	b083      	sub	sp, #12
200087da:	4604      	mov	r4, r0
200087dc:	b155      	cbz	r5, 200087f4 <_Bfree+0x20>
200087de:	b139      	cbz	r1, 200087f0 <_Bfree+0x1c>
200087e0:	6a63      	ldr	r3, [r4, #36]	; 0x24
200087e2:	684a      	ldr	r2, [r1, #4]
200087e4:	68db      	ldr	r3, [r3, #12]
200087e6:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
200087ea:	6008      	str	r0, [r1, #0]
200087ec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
200087f0:	b003      	add	sp, #12
200087f2:	bd30      	pop	{r4, r5, pc}
200087f4:	2010      	movs	r0, #16
200087f6:	9101      	str	r1, [sp, #4]
200087f8:	f7ff fa24 	bl	20007c44 <malloc>
200087fc:	9901      	ldr	r1, [sp, #4]
200087fe:	6260      	str	r0, [r4, #36]	; 0x24
20008800:	60c5      	str	r5, [r0, #12]
20008802:	6045      	str	r5, [r0, #4]
20008804:	6085      	str	r5, [r0, #8]
20008806:	6005      	str	r5, [r0, #0]
20008808:	e7e9      	b.n	200087de <_Bfree+0xa>
2000880a:	bf00      	nop

2000880c <_Balloc>:
2000880c:	b570      	push	{r4, r5, r6, lr}
2000880e:	6a44      	ldr	r4, [r0, #36]	; 0x24
20008810:	4606      	mov	r6, r0
20008812:	460d      	mov	r5, r1
20008814:	b164      	cbz	r4, 20008830 <_Balloc+0x24>
20008816:	68e2      	ldr	r2, [r4, #12]
20008818:	b1a2      	cbz	r2, 20008844 <_Balloc+0x38>
2000881a:	f852 3025 	ldr.w	r3, [r2, r5, lsl #2]
2000881e:	b1eb      	cbz	r3, 2000885c <_Balloc+0x50>
20008820:	6819      	ldr	r1, [r3, #0]
20008822:	f842 1025 	str.w	r1, [r2, r5, lsl #2]
20008826:	2200      	movs	r2, #0
20008828:	60da      	str	r2, [r3, #12]
2000882a:	611a      	str	r2, [r3, #16]
2000882c:	4618      	mov	r0, r3
2000882e:	bd70      	pop	{r4, r5, r6, pc}
20008830:	2010      	movs	r0, #16
20008832:	f7ff fa07 	bl	20007c44 <malloc>
20008836:	2300      	movs	r3, #0
20008838:	4604      	mov	r4, r0
2000883a:	6270      	str	r0, [r6, #36]	; 0x24
2000883c:	60c3      	str	r3, [r0, #12]
2000883e:	6043      	str	r3, [r0, #4]
20008840:	6083      	str	r3, [r0, #8]
20008842:	6003      	str	r3, [r0, #0]
20008844:	2210      	movs	r2, #16
20008846:	4630      	mov	r0, r6
20008848:	2104      	movs	r1, #4
2000884a:	f000 fe57 	bl	200094fc <_calloc_r>
2000884e:	6a73      	ldr	r3, [r6, #36]	; 0x24
20008850:	60e0      	str	r0, [r4, #12]
20008852:	68da      	ldr	r2, [r3, #12]
20008854:	2a00      	cmp	r2, #0
20008856:	d1e0      	bne.n	2000881a <_Balloc+0xe>
20008858:	4613      	mov	r3, r2
2000885a:	e7e7      	b.n	2000882c <_Balloc+0x20>
2000885c:	2401      	movs	r4, #1
2000885e:	4630      	mov	r0, r6
20008860:	4621      	mov	r1, r4
20008862:	40ac      	lsls	r4, r5
20008864:	1d62      	adds	r2, r4, #5
20008866:	0092      	lsls	r2, r2, #2
20008868:	f000 fe48 	bl	200094fc <_calloc_r>
2000886c:	4603      	mov	r3, r0
2000886e:	2800      	cmp	r0, #0
20008870:	d0dc      	beq.n	2000882c <_Balloc+0x20>
20008872:	6045      	str	r5, [r0, #4]
20008874:	6084      	str	r4, [r0, #8]
20008876:	e7d6      	b.n	20008826 <_Balloc+0x1a>

20008878 <__d2b>:
20008878:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
2000887c:	b083      	sub	sp, #12
2000887e:	2101      	movs	r1, #1
20008880:	461d      	mov	r5, r3
20008882:	4614      	mov	r4, r2
20008884:	9f0a      	ldr	r7, [sp, #40]	; 0x28
20008886:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
20008888:	f7ff ffc0 	bl	2000880c <_Balloc>
2000888c:	f025 4200 	bic.w	r2, r5, #2147483648	; 0x80000000
20008890:	f025 437f 	bic.w	r3, r5, #4278190080	; 0xff000000
20008894:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
20008898:	4615      	mov	r5, r2
2000889a:	ea5f 5a12 	movs.w	sl, r2, lsr #20
2000889e:	9300      	str	r3, [sp, #0]
200088a0:	bf1c      	itt	ne
200088a2:	f443 1380 	orrne.w	r3, r3, #1048576	; 0x100000
200088a6:	9300      	strne	r3, [sp, #0]
200088a8:	4680      	mov	r8, r0
200088aa:	2c00      	cmp	r4, #0
200088ac:	d023      	beq.n	200088f6 <__d2b+0x7e>
200088ae:	a802      	add	r0, sp, #8
200088b0:	f840 4d04 	str.w	r4, [r0, #-4]!
200088b4:	f7ff fe22 	bl	200084fc <__lo0bits>
200088b8:	4603      	mov	r3, r0
200088ba:	2800      	cmp	r0, #0
200088bc:	d137      	bne.n	2000892e <__d2b+0xb6>
200088be:	9901      	ldr	r1, [sp, #4]
200088c0:	9a00      	ldr	r2, [sp, #0]
200088c2:	f8c8 1014 	str.w	r1, [r8, #20]
200088c6:	2a00      	cmp	r2, #0
200088c8:	bf14      	ite	ne
200088ca:	2402      	movne	r4, #2
200088cc:	2401      	moveq	r4, #1
200088ce:	f8c8 2018 	str.w	r2, [r8, #24]
200088d2:	f8c8 4010 	str.w	r4, [r8, #16]
200088d6:	f1ba 0f00 	cmp.w	sl, #0
200088da:	d01b      	beq.n	20008914 <__d2b+0x9c>
200088dc:	f5aa 6a86 	sub.w	sl, sl, #1072	; 0x430
200088e0:	f1c3 0235 	rsb	r2, r3, #53	; 0x35
200088e4:	f1aa 0a03 	sub.w	sl, sl, #3
200088e8:	4453      	add	r3, sl
200088ea:	603b      	str	r3, [r7, #0]
200088ec:	6032      	str	r2, [r6, #0]
200088ee:	4640      	mov	r0, r8
200088f0:	b003      	add	sp, #12
200088f2:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
200088f6:	4668      	mov	r0, sp
200088f8:	f7ff fe00 	bl	200084fc <__lo0bits>
200088fc:	2301      	movs	r3, #1
200088fe:	461c      	mov	r4, r3
20008900:	f8c8 3010 	str.w	r3, [r8, #16]
20008904:	9b00      	ldr	r3, [sp, #0]
20008906:	f8c8 3014 	str.w	r3, [r8, #20]
2000890a:	f100 0320 	add.w	r3, r0, #32
2000890e:	f1ba 0f00 	cmp.w	sl, #0
20008912:	d1e3      	bne.n	200088dc <__d2b+0x64>
20008914:	eb08 0284 	add.w	r2, r8, r4, lsl #2
20008918:	f5a3 6386 	sub.w	r3, r3, #1072	; 0x430
2000891c:	3b02      	subs	r3, #2
2000891e:	603b      	str	r3, [r7, #0]
20008920:	6910      	ldr	r0, [r2, #16]
20008922:	f7ff fdcb 	bl	200084bc <__hi0bits>
20008926:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
2000892a:	6030      	str	r0, [r6, #0]
2000892c:	e7df      	b.n	200088ee <__d2b+0x76>
2000892e:	9a00      	ldr	r2, [sp, #0]
20008930:	f1c0 0120 	rsb	r1, r0, #32
20008934:	fa12 f101 	lsls.w	r1, r2, r1
20008938:	40c2      	lsrs	r2, r0
2000893a:	9801      	ldr	r0, [sp, #4]
2000893c:	4301      	orrs	r1, r0
2000893e:	f8c8 1014 	str.w	r1, [r8, #20]
20008942:	9200      	str	r2, [sp, #0]
20008944:	e7bf      	b.n	200088c6 <__d2b+0x4e>
20008946:	bf00      	nop

20008948 <__mdiff>:
20008948:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
2000894c:	6913      	ldr	r3, [r2, #16]
2000894e:	690f      	ldr	r7, [r1, #16]
20008950:	460c      	mov	r4, r1
20008952:	4615      	mov	r5, r2
20008954:	1aff      	subs	r7, r7, r3
20008956:	2f00      	cmp	r7, #0
20008958:	d04f      	beq.n	200089fa <__mdiff+0xb2>
2000895a:	db6a      	blt.n	20008a32 <__mdiff+0xea>
2000895c:	2700      	movs	r7, #0
2000895e:	f101 0614 	add.w	r6, r1, #20
20008962:	6861      	ldr	r1, [r4, #4]
20008964:	f7ff ff52 	bl	2000880c <_Balloc>
20008968:	f8d5 8010 	ldr.w	r8, [r5, #16]
2000896c:	f8d4 c010 	ldr.w	ip, [r4, #16]
20008970:	f105 0114 	add.w	r1, r5, #20
20008974:	2200      	movs	r2, #0
20008976:	eb05 0588 	add.w	r5, r5, r8, lsl #2
2000897a:	eb04 048c 	add.w	r4, r4, ip, lsl #2
2000897e:	f105 0814 	add.w	r8, r5, #20
20008982:	3414      	adds	r4, #20
20008984:	f100 0314 	add.w	r3, r0, #20
20008988:	60c7      	str	r7, [r0, #12]
2000898a:	f851 7b04 	ldr.w	r7, [r1], #4
2000898e:	f856 5b04 	ldr.w	r5, [r6], #4
20008992:	46bb      	mov	fp, r7
20008994:	fa1f fa87 	uxth.w	sl, r7
20008998:	0c3f      	lsrs	r7, r7, #16
2000899a:	fa1f f985 	uxth.w	r9, r5
2000899e:	ebc7 4715 	rsb	r7, r7, r5, lsr #16
200089a2:	ebca 0a09 	rsb	sl, sl, r9
200089a6:	4452      	add	r2, sl
200089a8:	eb07 4722 	add.w	r7, r7, r2, asr #16
200089ac:	b292      	uxth	r2, r2
200089ae:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
200089b2:	f843 2b04 	str.w	r2, [r3], #4
200089b6:	143a      	asrs	r2, r7, #16
200089b8:	4588      	cmp	r8, r1
200089ba:	d8e6      	bhi.n	2000898a <__mdiff+0x42>
200089bc:	42a6      	cmp	r6, r4
200089be:	d20e      	bcs.n	200089de <__mdiff+0x96>
200089c0:	f856 1b04 	ldr.w	r1, [r6], #4
200089c4:	b28d      	uxth	r5, r1
200089c6:	0c09      	lsrs	r1, r1, #16
200089c8:	1952      	adds	r2, r2, r5
200089ca:	eb01 4122 	add.w	r1, r1, r2, asr #16
200089ce:	b292      	uxth	r2, r2
200089d0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
200089d4:	f843 2b04 	str.w	r2, [r3], #4
200089d8:	140a      	asrs	r2, r1, #16
200089da:	42b4      	cmp	r4, r6
200089dc:	d8f0      	bhi.n	200089c0 <__mdiff+0x78>
200089de:	f853 2c04 	ldr.w	r2, [r3, #-4]
200089e2:	b932      	cbnz	r2, 200089f2 <__mdiff+0xaa>
200089e4:	f853 2c08 	ldr.w	r2, [r3, #-8]
200089e8:	f10c 3cff 	add.w	ip, ip, #4294967295
200089ec:	3b04      	subs	r3, #4
200089ee:	2a00      	cmp	r2, #0
200089f0:	d0f8      	beq.n	200089e4 <__mdiff+0x9c>
200089f2:	f8c0 c010 	str.w	ip, [r0, #16]
200089f6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
200089fa:	3304      	adds	r3, #4
200089fc:	f101 0614 	add.w	r6, r1, #20
20008a00:	009b      	lsls	r3, r3, #2
20008a02:	18d2      	adds	r2, r2, r3
20008a04:	18cb      	adds	r3, r1, r3
20008a06:	3304      	adds	r3, #4
20008a08:	3204      	adds	r2, #4
20008a0a:	f853 cc04 	ldr.w	ip, [r3, #-4]
20008a0e:	3b04      	subs	r3, #4
20008a10:	f852 1c04 	ldr.w	r1, [r2, #-4]
20008a14:	3a04      	subs	r2, #4
20008a16:	458c      	cmp	ip, r1
20008a18:	d10a      	bne.n	20008a30 <__mdiff+0xe8>
20008a1a:	429e      	cmp	r6, r3
20008a1c:	d3f5      	bcc.n	20008a0a <__mdiff+0xc2>
20008a1e:	2100      	movs	r1, #0
20008a20:	f7ff fef4 	bl	2000880c <_Balloc>
20008a24:	2301      	movs	r3, #1
20008a26:	6103      	str	r3, [r0, #16]
20008a28:	2300      	movs	r3, #0
20008a2a:	6143      	str	r3, [r0, #20]
20008a2c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
20008a30:	d297      	bcs.n	20008962 <__mdiff+0x1a>
20008a32:	4623      	mov	r3, r4
20008a34:	462c      	mov	r4, r5
20008a36:	2701      	movs	r7, #1
20008a38:	461d      	mov	r5, r3
20008a3a:	f104 0614 	add.w	r6, r4, #20
20008a3e:	e790      	b.n	20008962 <__mdiff+0x1a>

20008a40 <__lshift>:
20008a40:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
20008a44:	690d      	ldr	r5, [r1, #16]
20008a46:	688b      	ldr	r3, [r1, #8]
20008a48:	1156      	asrs	r6, r2, #5
20008a4a:	3501      	adds	r5, #1
20008a4c:	460c      	mov	r4, r1
20008a4e:	19ad      	adds	r5, r5, r6
20008a50:	4690      	mov	r8, r2
20008a52:	429d      	cmp	r5, r3
20008a54:	4682      	mov	sl, r0
20008a56:	6849      	ldr	r1, [r1, #4]
20008a58:	dd03      	ble.n	20008a62 <__lshift+0x22>
20008a5a:	005b      	lsls	r3, r3, #1
20008a5c:	3101      	adds	r1, #1
20008a5e:	429d      	cmp	r5, r3
20008a60:	dcfb      	bgt.n	20008a5a <__lshift+0x1a>
20008a62:	4650      	mov	r0, sl
20008a64:	f7ff fed2 	bl	2000880c <_Balloc>
20008a68:	2e00      	cmp	r6, #0
20008a6a:	4607      	mov	r7, r0
20008a6c:	f100 0214 	add.w	r2, r0, #20
20008a70:	dd0a      	ble.n	20008a88 <__lshift+0x48>
20008a72:	2300      	movs	r3, #0
20008a74:	4619      	mov	r1, r3
20008a76:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
20008a7a:	3301      	adds	r3, #1
20008a7c:	42b3      	cmp	r3, r6
20008a7e:	d1fa      	bne.n	20008a76 <__lshift+0x36>
20008a80:	eb07 0383 	add.w	r3, r7, r3, lsl #2
20008a84:	f103 0214 	add.w	r2, r3, #20
20008a88:	6920      	ldr	r0, [r4, #16]
20008a8a:	f104 0314 	add.w	r3, r4, #20
20008a8e:	eb04 0080 	add.w	r0, r4, r0, lsl #2
20008a92:	3014      	adds	r0, #20
20008a94:	f018 081f 	ands.w	r8, r8, #31
20008a98:	d01b      	beq.n	20008ad2 <__lshift+0x92>
20008a9a:	f1c8 0e20 	rsb	lr, r8, #32
20008a9e:	2100      	movs	r1, #0
20008aa0:	681e      	ldr	r6, [r3, #0]
20008aa2:	fa06 fc08 	lsl.w	ip, r6, r8
20008aa6:	ea41 010c 	orr.w	r1, r1, ip
20008aaa:	f842 1b04 	str.w	r1, [r2], #4
20008aae:	f853 1b04 	ldr.w	r1, [r3], #4
20008ab2:	4298      	cmp	r0, r3
20008ab4:	fa21 f10e 	lsr.w	r1, r1, lr
20008ab8:	d8f2      	bhi.n	20008aa0 <__lshift+0x60>
20008aba:	6011      	str	r1, [r2, #0]
20008abc:	b101      	cbz	r1, 20008ac0 <__lshift+0x80>
20008abe:	3501      	adds	r5, #1
20008ac0:	4650      	mov	r0, sl
20008ac2:	3d01      	subs	r5, #1
20008ac4:	4621      	mov	r1, r4
20008ac6:	613d      	str	r5, [r7, #16]
20008ac8:	f7ff fe84 	bl	200087d4 <_Bfree>
20008acc:	4638      	mov	r0, r7
20008ace:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
20008ad2:	f853 1008 	ldr.w	r1, [r3, r8]
20008ad6:	f842 1008 	str.w	r1, [r2, r8]
20008ada:	f108 0804 	add.w	r8, r8, #4
20008ade:	eb08 0103 	add.w	r1, r8, r3
20008ae2:	4288      	cmp	r0, r1
20008ae4:	d9ec      	bls.n	20008ac0 <__lshift+0x80>
20008ae6:	f853 1008 	ldr.w	r1, [r3, r8]
20008aea:	f842 1008 	str.w	r1, [r2, r8]
20008aee:	f108 0804 	add.w	r8, r8, #4
20008af2:	eb08 0103 	add.w	r1, r8, r3
20008af6:	4288      	cmp	r0, r1
20008af8:	d8eb      	bhi.n	20008ad2 <__lshift+0x92>
20008afa:	e7e1      	b.n	20008ac0 <__lshift+0x80>

20008afc <__multiply>:
20008afc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20008b00:	f8d1 8010 	ldr.w	r8, [r1, #16]
20008b04:	6917      	ldr	r7, [r2, #16]
20008b06:	460d      	mov	r5, r1
20008b08:	4616      	mov	r6, r2
20008b0a:	b087      	sub	sp, #28
20008b0c:	45b8      	cmp	r8, r7
20008b0e:	bfb5      	itete	lt
20008b10:	4615      	movlt	r5, r2
20008b12:	463b      	movge	r3, r7
20008b14:	460b      	movlt	r3, r1
20008b16:	4647      	movge	r7, r8
20008b18:	bfb4      	ite	lt
20008b1a:	461e      	movlt	r6, r3
20008b1c:	4698      	movge	r8, r3
20008b1e:	68ab      	ldr	r3, [r5, #8]
20008b20:	eb08 0407 	add.w	r4, r8, r7
20008b24:	6869      	ldr	r1, [r5, #4]
20008b26:	429c      	cmp	r4, r3
20008b28:	bfc8      	it	gt
20008b2a:	3101      	addgt	r1, #1
20008b2c:	f7ff fe6e 	bl	2000880c <_Balloc>
20008b30:	eb00 0384 	add.w	r3, r0, r4, lsl #2
20008b34:	f100 0b14 	add.w	fp, r0, #20
20008b38:	3314      	adds	r3, #20
20008b3a:	9003      	str	r0, [sp, #12]
20008b3c:	459b      	cmp	fp, r3
20008b3e:	9304      	str	r3, [sp, #16]
20008b40:	d206      	bcs.n	20008b50 <__multiply+0x54>
20008b42:	9904      	ldr	r1, [sp, #16]
20008b44:	465b      	mov	r3, fp
20008b46:	2200      	movs	r2, #0
20008b48:	f843 2b04 	str.w	r2, [r3], #4
20008b4c:	4299      	cmp	r1, r3
20008b4e:	d8fb      	bhi.n	20008b48 <__multiply+0x4c>
20008b50:	eb06 0888 	add.w	r8, r6, r8, lsl #2
20008b54:	f106 0914 	add.w	r9, r6, #20
20008b58:	f108 0814 	add.w	r8, r8, #20
20008b5c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
20008b60:	3514      	adds	r5, #20
20008b62:	45c1      	cmp	r9, r8
20008b64:	f8cd 8004 	str.w	r8, [sp, #4]
20008b68:	f10c 0c14 	add.w	ip, ip, #20
20008b6c:	9502      	str	r5, [sp, #8]
20008b6e:	d24b      	bcs.n	20008c08 <__multiply+0x10c>
20008b70:	f04f 0a00 	mov.w	sl, #0
20008b74:	9405      	str	r4, [sp, #20]
20008b76:	f859 400a 	ldr.w	r4, [r9, sl]
20008b7a:	eb0a 080b 	add.w	r8, sl, fp
20008b7e:	b2a0      	uxth	r0, r4
20008b80:	b1d8      	cbz	r0, 20008bba <__multiply+0xbe>
20008b82:	9a02      	ldr	r2, [sp, #8]
20008b84:	4643      	mov	r3, r8
20008b86:	2400      	movs	r4, #0
20008b88:	f852 5b04 	ldr.w	r5, [r2], #4
20008b8c:	6819      	ldr	r1, [r3, #0]
20008b8e:	b2af      	uxth	r7, r5
20008b90:	0c2d      	lsrs	r5, r5, #16
20008b92:	b28e      	uxth	r6, r1
20008b94:	0c09      	lsrs	r1, r1, #16
20008b96:	fb00 6607 	mla	r6, r0, r7, r6
20008b9a:	fb00 1105 	mla	r1, r0, r5, r1
20008b9e:	1936      	adds	r6, r6, r4
20008ba0:	eb01 4116 	add.w	r1, r1, r6, lsr #16
20008ba4:	b2b6      	uxth	r6, r6
20008ba6:	0c0c      	lsrs	r4, r1, #16
20008ba8:	4594      	cmp	ip, r2
20008baa:	ea46 4601 	orr.w	r6, r6, r1, lsl #16
20008bae:	f843 6b04 	str.w	r6, [r3], #4
20008bb2:	d8e9      	bhi.n	20008b88 <__multiply+0x8c>
20008bb4:	601c      	str	r4, [r3, #0]
20008bb6:	f859 400a 	ldr.w	r4, [r9, sl]
20008bba:	0c24      	lsrs	r4, r4, #16
20008bbc:	d01c      	beq.n	20008bf8 <__multiply+0xfc>
20008bbe:	f85b 200a 	ldr.w	r2, [fp, sl]
20008bc2:	4641      	mov	r1, r8
20008bc4:	9b02      	ldr	r3, [sp, #8]
20008bc6:	2500      	movs	r5, #0
20008bc8:	4610      	mov	r0, r2
20008bca:	881e      	ldrh	r6, [r3, #0]
20008bcc:	b297      	uxth	r7, r2
20008bce:	fb06 5504 	mla	r5, r6, r4, r5
20008bd2:	eb05 4510 	add.w	r5, r5, r0, lsr #16
20008bd6:	ea47 4705 	orr.w	r7, r7, r5, lsl #16
20008bda:	600f      	str	r7, [r1, #0]
20008bdc:	f851 0f04 	ldr.w	r0, [r1, #4]!
20008be0:	f853 2b04 	ldr.w	r2, [r3], #4
20008be4:	b286      	uxth	r6, r0
20008be6:	0c12      	lsrs	r2, r2, #16
20008be8:	fb02 6204 	mla	r2, r2, r4, r6
20008bec:	eb02 4215 	add.w	r2, r2, r5, lsr #16
20008bf0:	0c15      	lsrs	r5, r2, #16
20008bf2:	459c      	cmp	ip, r3
20008bf4:	d8e9      	bhi.n	20008bca <__multiply+0xce>
20008bf6:	600a      	str	r2, [r1, #0]
20008bf8:	f10a 0a04 	add.w	sl, sl, #4
20008bfc:	9a01      	ldr	r2, [sp, #4]
20008bfe:	eb0a 0309 	add.w	r3, sl, r9
20008c02:	429a      	cmp	r2, r3
20008c04:	d8b7      	bhi.n	20008b76 <__multiply+0x7a>
20008c06:	9c05      	ldr	r4, [sp, #20]
20008c08:	2c00      	cmp	r4, #0
20008c0a:	dd0b      	ble.n	20008c24 <__multiply+0x128>
20008c0c:	9a04      	ldr	r2, [sp, #16]
20008c0e:	f852 3c04 	ldr.w	r3, [r2, #-4]
20008c12:	b93b      	cbnz	r3, 20008c24 <__multiply+0x128>
20008c14:	4613      	mov	r3, r2
20008c16:	e003      	b.n	20008c20 <__multiply+0x124>
20008c18:	f853 2c08 	ldr.w	r2, [r3, #-8]
20008c1c:	3b04      	subs	r3, #4
20008c1e:	b90a      	cbnz	r2, 20008c24 <__multiply+0x128>
20008c20:	3c01      	subs	r4, #1
20008c22:	d1f9      	bne.n	20008c18 <__multiply+0x11c>
20008c24:	9b03      	ldr	r3, [sp, #12]
20008c26:	4618      	mov	r0, r3
20008c28:	611c      	str	r4, [r3, #16]
20008c2a:	b007      	add	sp, #28
20008c2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

20008c30 <__i2b>:
20008c30:	b510      	push	{r4, lr}
20008c32:	460c      	mov	r4, r1
20008c34:	2101      	movs	r1, #1
20008c36:	f7ff fde9 	bl	2000880c <_Balloc>
20008c3a:	2201      	movs	r2, #1
20008c3c:	6144      	str	r4, [r0, #20]
20008c3e:	6102      	str	r2, [r0, #16]
20008c40:	bd10      	pop	{r4, pc}
20008c42:	bf00      	nop

20008c44 <__multadd>:
20008c44:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
20008c48:	460d      	mov	r5, r1
20008c4a:	2100      	movs	r1, #0
20008c4c:	4606      	mov	r6, r0
20008c4e:	692c      	ldr	r4, [r5, #16]
20008c50:	b083      	sub	sp, #12
20008c52:	f105 0814 	add.w	r8, r5, #20
20008c56:	4608      	mov	r0, r1
20008c58:	f858 7001 	ldr.w	r7, [r8, r1]
20008c5c:	3001      	adds	r0, #1
20008c5e:	fa1f fa87 	uxth.w	sl, r7
20008c62:	ea4f 4c17 	mov.w	ip, r7, lsr #16
20008c66:	fb0a 3302 	mla	r3, sl, r2, r3
20008c6a:	fb0c fc02 	mul.w	ip, ip, r2
20008c6e:	eb0c 4c13 	add.w	ip, ip, r3, lsr #16
20008c72:	b29b      	uxth	r3, r3
20008c74:	eb03 430c 	add.w	r3, r3, ip, lsl #16
20008c78:	f848 3001 	str.w	r3, [r8, r1]
20008c7c:	3104      	adds	r1, #4
20008c7e:	4284      	cmp	r4, r0
20008c80:	ea4f 431c 	mov.w	r3, ip, lsr #16
20008c84:	dce8      	bgt.n	20008c58 <__multadd+0x14>
20008c86:	b13b      	cbz	r3, 20008c98 <__multadd+0x54>
20008c88:	68aa      	ldr	r2, [r5, #8]
20008c8a:	4294      	cmp	r4, r2
20008c8c:	da08      	bge.n	20008ca0 <__multadd+0x5c>
20008c8e:	eb05 0284 	add.w	r2, r5, r4, lsl #2
20008c92:	3401      	adds	r4, #1
20008c94:	612c      	str	r4, [r5, #16]
20008c96:	6153      	str	r3, [r2, #20]
20008c98:	4628      	mov	r0, r5
20008c9a:	b003      	add	sp, #12
20008c9c:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
20008ca0:	6869      	ldr	r1, [r5, #4]
20008ca2:	4630      	mov	r0, r6
20008ca4:	9301      	str	r3, [sp, #4]
20008ca6:	3101      	adds	r1, #1
20008ca8:	f7ff fdb0 	bl	2000880c <_Balloc>
20008cac:	692a      	ldr	r2, [r5, #16]
20008cae:	f105 010c 	add.w	r1, r5, #12
20008cb2:	3202      	adds	r2, #2
20008cb4:	0092      	lsls	r2, r2, #2
20008cb6:	4607      	mov	r7, r0
20008cb8:	300c      	adds	r0, #12
20008cba:	f7ff fad7 	bl	2000826c <memcpy>
20008cbe:	4629      	mov	r1, r5
20008cc0:	4630      	mov	r0, r6
20008cc2:	463d      	mov	r5, r7
20008cc4:	f7ff fd86 	bl	200087d4 <_Bfree>
20008cc8:	9b01      	ldr	r3, [sp, #4]
20008cca:	e7e0      	b.n	20008c8e <__multadd+0x4a>

20008ccc <__pow5mult>:
20008ccc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20008cd0:	4615      	mov	r5, r2
20008cd2:	f012 0203 	ands.w	r2, r2, #3
20008cd6:	4604      	mov	r4, r0
20008cd8:	4688      	mov	r8, r1
20008cda:	d12c      	bne.n	20008d36 <__pow5mult+0x6a>
20008cdc:	10ad      	asrs	r5, r5, #2
20008cde:	d01e      	beq.n	20008d1e <__pow5mult+0x52>
20008ce0:	6a66      	ldr	r6, [r4, #36]	; 0x24
20008ce2:	2e00      	cmp	r6, #0
20008ce4:	d034      	beq.n	20008d50 <__pow5mult+0x84>
20008ce6:	68b7      	ldr	r7, [r6, #8]
20008ce8:	2f00      	cmp	r7, #0
20008cea:	d03b      	beq.n	20008d64 <__pow5mult+0x98>
20008cec:	f015 0f01 	tst.w	r5, #1
20008cf0:	d108      	bne.n	20008d04 <__pow5mult+0x38>
20008cf2:	106d      	asrs	r5, r5, #1
20008cf4:	d013      	beq.n	20008d1e <__pow5mult+0x52>
20008cf6:	683e      	ldr	r6, [r7, #0]
20008cf8:	b1a6      	cbz	r6, 20008d24 <__pow5mult+0x58>
20008cfa:	4630      	mov	r0, r6
20008cfc:	4607      	mov	r7, r0
20008cfe:	f015 0f01 	tst.w	r5, #1
20008d02:	d0f6      	beq.n	20008cf2 <__pow5mult+0x26>
20008d04:	4641      	mov	r1, r8
20008d06:	463a      	mov	r2, r7
20008d08:	4620      	mov	r0, r4
20008d0a:	f7ff fef7 	bl	20008afc <__multiply>
20008d0e:	4641      	mov	r1, r8
20008d10:	4606      	mov	r6, r0
20008d12:	4620      	mov	r0, r4
20008d14:	f7ff fd5e 	bl	200087d4 <_Bfree>
20008d18:	106d      	asrs	r5, r5, #1
20008d1a:	46b0      	mov	r8, r6
20008d1c:	d1eb      	bne.n	20008cf6 <__pow5mult+0x2a>
20008d1e:	4640      	mov	r0, r8
20008d20:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20008d24:	4639      	mov	r1, r7
20008d26:	463a      	mov	r2, r7
20008d28:	4620      	mov	r0, r4
20008d2a:	f7ff fee7 	bl	20008afc <__multiply>
20008d2e:	6038      	str	r0, [r7, #0]
20008d30:	4607      	mov	r7, r0
20008d32:	6006      	str	r6, [r0, #0]
20008d34:	e7e3      	b.n	20008cfe <__pow5mult+0x32>
20008d36:	f24a 4cb8 	movw	ip, #42168	; 0xa4b8
20008d3a:	2300      	movs	r3, #0
20008d3c:	f2c2 0c00 	movt	ip, #8192	; 0x2000
20008d40:	eb0c 0282 	add.w	r2, ip, r2, lsl #2
20008d44:	f8d2 20c4 	ldr.w	r2, [r2, #196]	; 0xc4
20008d48:	f7ff ff7c 	bl	20008c44 <__multadd>
20008d4c:	4680      	mov	r8, r0
20008d4e:	e7c5      	b.n	20008cdc <__pow5mult+0x10>
20008d50:	2010      	movs	r0, #16
20008d52:	f7fe ff77 	bl	20007c44 <malloc>
20008d56:	2300      	movs	r3, #0
20008d58:	4606      	mov	r6, r0
20008d5a:	6260      	str	r0, [r4, #36]	; 0x24
20008d5c:	60c3      	str	r3, [r0, #12]
20008d5e:	6043      	str	r3, [r0, #4]
20008d60:	6083      	str	r3, [r0, #8]
20008d62:	6003      	str	r3, [r0, #0]
20008d64:	4620      	mov	r0, r4
20008d66:	f240 2171 	movw	r1, #625	; 0x271
20008d6a:	f7ff ff61 	bl	20008c30 <__i2b>
20008d6e:	2300      	movs	r3, #0
20008d70:	60b0      	str	r0, [r6, #8]
20008d72:	4607      	mov	r7, r0
20008d74:	6003      	str	r3, [r0, #0]
20008d76:	e7b9      	b.n	20008cec <__pow5mult+0x20>

20008d78 <__s2b>:
20008d78:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
20008d7c:	461e      	mov	r6, r3
20008d7e:	f648 6339 	movw	r3, #36409	; 0x8e39
20008d82:	f106 0c08 	add.w	ip, r6, #8
20008d86:	f6c3 03e3 	movt	r3, #14563	; 0x38e3
20008d8a:	4688      	mov	r8, r1
20008d8c:	4605      	mov	r5, r0
20008d8e:	4617      	mov	r7, r2
20008d90:	fb83 130c 	smull	r1, r3, r3, ip
20008d94:	ea4f 7cec 	mov.w	ip, ip, asr #31
20008d98:	ebcc 0c63 	rsb	ip, ip, r3, asr #1
20008d9c:	f1bc 0f01 	cmp.w	ip, #1
20008da0:	dd35      	ble.n	20008e0e <__s2b+0x96>
20008da2:	2100      	movs	r1, #0
20008da4:	2201      	movs	r2, #1
20008da6:	0052      	lsls	r2, r2, #1
20008da8:	3101      	adds	r1, #1
20008daa:	4594      	cmp	ip, r2
20008dac:	dcfb      	bgt.n	20008da6 <__s2b+0x2e>
20008dae:	4628      	mov	r0, r5
20008db0:	f7ff fd2c 	bl	2000880c <_Balloc>
20008db4:	9b08      	ldr	r3, [sp, #32]
20008db6:	6143      	str	r3, [r0, #20]
20008db8:	2301      	movs	r3, #1
20008dba:	2f09      	cmp	r7, #9
20008dbc:	6103      	str	r3, [r0, #16]
20008dbe:	dd22      	ble.n	20008e06 <__s2b+0x8e>
20008dc0:	f108 0a09 	add.w	sl, r8, #9
20008dc4:	2409      	movs	r4, #9
20008dc6:	f818 3004 	ldrb.w	r3, [r8, r4]
20008dca:	4601      	mov	r1, r0
20008dcc:	220a      	movs	r2, #10
20008dce:	3401      	adds	r4, #1
20008dd0:	3b30      	subs	r3, #48	; 0x30
20008dd2:	4628      	mov	r0, r5
20008dd4:	f7ff ff36 	bl	20008c44 <__multadd>
20008dd8:	42a7      	cmp	r7, r4
20008dda:	dcf4      	bgt.n	20008dc6 <__s2b+0x4e>
20008ddc:	eb0a 0807 	add.w	r8, sl, r7
20008de0:	f1a8 0808 	sub.w	r8, r8, #8
20008de4:	42be      	cmp	r6, r7
20008de6:	dd0c      	ble.n	20008e02 <__s2b+0x8a>
20008de8:	2400      	movs	r4, #0
20008dea:	f818 3004 	ldrb.w	r3, [r8, r4]
20008dee:	4601      	mov	r1, r0
20008df0:	3401      	adds	r4, #1
20008df2:	220a      	movs	r2, #10
20008df4:	3b30      	subs	r3, #48	; 0x30
20008df6:	4628      	mov	r0, r5
20008df8:	f7ff ff24 	bl	20008c44 <__multadd>
20008dfc:	19e3      	adds	r3, r4, r7
20008dfe:	429e      	cmp	r6, r3
20008e00:	dcf3      	bgt.n	20008dea <__s2b+0x72>
20008e02:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
20008e06:	f108 080a 	add.w	r8, r8, #10
20008e0a:	2709      	movs	r7, #9
20008e0c:	e7ea      	b.n	20008de4 <__s2b+0x6c>
20008e0e:	2100      	movs	r1, #0
20008e10:	e7cd      	b.n	20008dae <__s2b+0x36>
20008e12:	bf00      	nop

20008e14 <_realloc_r>:
20008e14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20008e18:	4691      	mov	r9, r2
20008e1a:	b083      	sub	sp, #12
20008e1c:	4607      	mov	r7, r0
20008e1e:	460e      	mov	r6, r1
20008e20:	2900      	cmp	r1, #0
20008e22:	f000 813a 	beq.w	2000909a <_realloc_r+0x286>
20008e26:	f1a1 0808 	sub.w	r8, r1, #8
20008e2a:	f109 040b 	add.w	r4, r9, #11
20008e2e:	f7ff fb41 	bl	200084b4 <__malloc_lock>
20008e32:	2c16      	cmp	r4, #22
20008e34:	f8d8 1004 	ldr.w	r1, [r8, #4]
20008e38:	460b      	mov	r3, r1
20008e3a:	f200 80a0 	bhi.w	20008f7e <_realloc_r+0x16a>
20008e3e:	2210      	movs	r2, #16
20008e40:	2500      	movs	r5, #0
20008e42:	4614      	mov	r4, r2
20008e44:	454c      	cmp	r4, r9
20008e46:	bf38      	it	cc
20008e48:	f045 0501 	orrcc.w	r5, r5, #1
20008e4c:	2d00      	cmp	r5, #0
20008e4e:	f040 812a 	bne.w	200090a6 <_realloc_r+0x292>
20008e52:	f021 0a03 	bic.w	sl, r1, #3
20008e56:	4592      	cmp	sl, r2
20008e58:	bfa2      	ittt	ge
20008e5a:	4640      	movge	r0, r8
20008e5c:	4655      	movge	r5, sl
20008e5e:	f108 0808 	addge.w	r8, r8, #8
20008e62:	da75      	bge.n	20008f50 <_realloc_r+0x13c>
20008e64:	f24a 7378 	movw	r3, #42872	; 0xa778
20008e68:	eb08 000a 	add.w	r0, r8, sl
20008e6c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20008e70:	f8d3 e008 	ldr.w	lr, [r3, #8]
20008e74:	4586      	cmp	lr, r0
20008e76:	f000 811a 	beq.w	200090ae <_realloc_r+0x29a>
20008e7a:	f8d0 c004 	ldr.w	ip, [r0, #4]
20008e7e:	f02c 0b01 	bic.w	fp, ip, #1
20008e82:	4483      	add	fp, r0
20008e84:	f8db b004 	ldr.w	fp, [fp, #4]
20008e88:	f01b 0f01 	tst.w	fp, #1
20008e8c:	d07c      	beq.n	20008f88 <_realloc_r+0x174>
20008e8e:	46ac      	mov	ip, r5
20008e90:	4628      	mov	r0, r5
20008e92:	f011 0f01 	tst.w	r1, #1
20008e96:	f040 809b 	bne.w	20008fd0 <_realloc_r+0x1bc>
20008e9a:	f856 1c08 	ldr.w	r1, [r6, #-8]
20008e9e:	ebc1 0b08 	rsb	fp, r1, r8
20008ea2:	f8db 5004 	ldr.w	r5, [fp, #4]
20008ea6:	f025 0503 	bic.w	r5, r5, #3
20008eaa:	2800      	cmp	r0, #0
20008eac:	f000 80dd 	beq.w	2000906a <_realloc_r+0x256>
20008eb0:	4570      	cmp	r0, lr
20008eb2:	f000 811f 	beq.w	200090f4 <_realloc_r+0x2e0>
20008eb6:	eb05 030a 	add.w	r3, r5, sl
20008eba:	eb0c 0503 	add.w	r5, ip, r3
20008ebe:	4295      	cmp	r5, r2
20008ec0:	bfb8      	it	lt
20008ec2:	461d      	movlt	r5, r3
20008ec4:	f2c0 80d2 	blt.w	2000906c <_realloc_r+0x258>
20008ec8:	6881      	ldr	r1, [r0, #8]
20008eca:	465b      	mov	r3, fp
20008ecc:	68c0      	ldr	r0, [r0, #12]
20008ece:	f1aa 0204 	sub.w	r2, sl, #4
20008ed2:	2a24      	cmp	r2, #36	; 0x24
20008ed4:	6081      	str	r1, [r0, #8]
20008ed6:	60c8      	str	r0, [r1, #12]
20008ed8:	f853 1f08 	ldr.w	r1, [r3, #8]!
20008edc:	f8db 000c 	ldr.w	r0, [fp, #12]
20008ee0:	6081      	str	r1, [r0, #8]
20008ee2:	60c8      	str	r0, [r1, #12]
20008ee4:	f200 80d0 	bhi.w	20009088 <_realloc_r+0x274>
20008ee8:	2a13      	cmp	r2, #19
20008eea:	469c      	mov	ip, r3
20008eec:	d921      	bls.n	20008f32 <_realloc_r+0x11e>
20008eee:	4631      	mov	r1, r6
20008ef0:	f10b 0c10 	add.w	ip, fp, #16
20008ef4:	f851 0b04 	ldr.w	r0, [r1], #4
20008ef8:	f8cb 0008 	str.w	r0, [fp, #8]
20008efc:	6870      	ldr	r0, [r6, #4]
20008efe:	1d0e      	adds	r6, r1, #4
20008f00:	2a1b      	cmp	r2, #27
20008f02:	f8cb 000c 	str.w	r0, [fp, #12]
20008f06:	d914      	bls.n	20008f32 <_realloc_r+0x11e>
20008f08:	6848      	ldr	r0, [r1, #4]
20008f0a:	1d31      	adds	r1, r6, #4
20008f0c:	f10b 0c18 	add.w	ip, fp, #24
20008f10:	f8cb 0010 	str.w	r0, [fp, #16]
20008f14:	6870      	ldr	r0, [r6, #4]
20008f16:	1d0e      	adds	r6, r1, #4
20008f18:	2a24      	cmp	r2, #36	; 0x24
20008f1a:	f8cb 0014 	str.w	r0, [fp, #20]
20008f1e:	d108      	bne.n	20008f32 <_realloc_r+0x11e>
20008f20:	684a      	ldr	r2, [r1, #4]
20008f22:	f10b 0c20 	add.w	ip, fp, #32
20008f26:	f8cb 2018 	str.w	r2, [fp, #24]
20008f2a:	6872      	ldr	r2, [r6, #4]
20008f2c:	3608      	adds	r6, #8
20008f2e:	f8cb 201c 	str.w	r2, [fp, #28]
20008f32:	4631      	mov	r1, r6
20008f34:	4698      	mov	r8, r3
20008f36:	4662      	mov	r2, ip
20008f38:	4658      	mov	r0, fp
20008f3a:	f851 3b04 	ldr.w	r3, [r1], #4
20008f3e:	f842 3b04 	str.w	r3, [r2], #4
20008f42:	6873      	ldr	r3, [r6, #4]
20008f44:	f8cc 3004 	str.w	r3, [ip, #4]
20008f48:	684b      	ldr	r3, [r1, #4]
20008f4a:	6053      	str	r3, [r2, #4]
20008f4c:	f8db 3004 	ldr.w	r3, [fp, #4]
20008f50:	ebc4 0c05 	rsb	ip, r4, r5
20008f54:	f1bc 0f0f 	cmp.w	ip, #15
20008f58:	d826      	bhi.n	20008fa8 <_realloc_r+0x194>
20008f5a:	1942      	adds	r2, r0, r5
20008f5c:	f003 0301 	and.w	r3, r3, #1
20008f60:	ea43 0505 	orr.w	r5, r3, r5
20008f64:	6045      	str	r5, [r0, #4]
20008f66:	6853      	ldr	r3, [r2, #4]
20008f68:	f043 0301 	orr.w	r3, r3, #1
20008f6c:	6053      	str	r3, [r2, #4]
20008f6e:	4638      	mov	r0, r7
20008f70:	4645      	mov	r5, r8
20008f72:	f7ff faa1 	bl	200084b8 <__malloc_unlock>
20008f76:	4628      	mov	r0, r5
20008f78:	b003      	add	sp, #12
20008f7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20008f7e:	f024 0407 	bic.w	r4, r4, #7
20008f82:	4622      	mov	r2, r4
20008f84:	0fe5      	lsrs	r5, r4, #31
20008f86:	e75d      	b.n	20008e44 <_realloc_r+0x30>
20008f88:	f02c 0c03 	bic.w	ip, ip, #3
20008f8c:	eb0c 050a 	add.w	r5, ip, sl
20008f90:	4295      	cmp	r5, r2
20008f92:	f6ff af7e 	blt.w	20008e92 <_realloc_r+0x7e>
20008f96:	6882      	ldr	r2, [r0, #8]
20008f98:	460b      	mov	r3, r1
20008f9a:	68c1      	ldr	r1, [r0, #12]
20008f9c:	4640      	mov	r0, r8
20008f9e:	f108 0808 	add.w	r8, r8, #8
20008fa2:	608a      	str	r2, [r1, #8]
20008fa4:	60d1      	str	r1, [r2, #12]
20008fa6:	e7d3      	b.n	20008f50 <_realloc_r+0x13c>
20008fa8:	1901      	adds	r1, r0, r4
20008faa:	f003 0301 	and.w	r3, r3, #1
20008fae:	eb01 020c 	add.w	r2, r1, ip
20008fb2:	ea43 0404 	orr.w	r4, r3, r4
20008fb6:	f04c 0301 	orr.w	r3, ip, #1
20008fba:	6044      	str	r4, [r0, #4]
20008fbc:	604b      	str	r3, [r1, #4]
20008fbe:	4638      	mov	r0, r7
20008fc0:	6853      	ldr	r3, [r2, #4]
20008fc2:	3108      	adds	r1, #8
20008fc4:	f043 0301 	orr.w	r3, r3, #1
20008fc8:	6053      	str	r3, [r2, #4]
20008fca:	f7fe fac1 	bl	20007550 <_free_r>
20008fce:	e7ce      	b.n	20008f6e <_realloc_r+0x15a>
20008fd0:	4649      	mov	r1, r9
20008fd2:	4638      	mov	r0, r7
20008fd4:	f7fe fe3e 	bl	20007c54 <_malloc_r>
20008fd8:	4605      	mov	r5, r0
20008fda:	2800      	cmp	r0, #0
20008fdc:	d041      	beq.n	20009062 <_realloc_r+0x24e>
20008fde:	f8d8 3004 	ldr.w	r3, [r8, #4]
20008fe2:	f1a0 0208 	sub.w	r2, r0, #8
20008fe6:	f023 0101 	bic.w	r1, r3, #1
20008fea:	4441      	add	r1, r8
20008fec:	428a      	cmp	r2, r1
20008fee:	f000 80d7 	beq.w	200091a0 <_realloc_r+0x38c>
20008ff2:	f1aa 0204 	sub.w	r2, sl, #4
20008ff6:	4631      	mov	r1, r6
20008ff8:	2a24      	cmp	r2, #36	; 0x24
20008ffa:	d878      	bhi.n	200090ee <_realloc_r+0x2da>
20008ffc:	2a13      	cmp	r2, #19
20008ffe:	4603      	mov	r3, r0
20009000:	d921      	bls.n	20009046 <_realloc_r+0x232>
20009002:	4634      	mov	r4, r6
20009004:	f854 3b04 	ldr.w	r3, [r4], #4
20009008:	1d21      	adds	r1, r4, #4
2000900a:	f840 3b04 	str.w	r3, [r0], #4
2000900e:	1d03      	adds	r3, r0, #4
20009010:	f8d6 c004 	ldr.w	ip, [r6, #4]
20009014:	2a1b      	cmp	r2, #27
20009016:	f8c5 c004 	str.w	ip, [r5, #4]
2000901a:	d914      	bls.n	20009046 <_realloc_r+0x232>
2000901c:	f8d4 e004 	ldr.w	lr, [r4, #4]
20009020:	1d1c      	adds	r4, r3, #4
20009022:	f101 0c04 	add.w	ip, r1, #4
20009026:	f8c0 e004 	str.w	lr, [r0, #4]
2000902a:	6848      	ldr	r0, [r1, #4]
2000902c:	f10c 0104 	add.w	r1, ip, #4
20009030:	6058      	str	r0, [r3, #4]
20009032:	1d23      	adds	r3, r4, #4
20009034:	2a24      	cmp	r2, #36	; 0x24
20009036:	d106      	bne.n	20009046 <_realloc_r+0x232>
20009038:	f8dc 2004 	ldr.w	r2, [ip, #4]
2000903c:	6062      	str	r2, [r4, #4]
2000903e:	684a      	ldr	r2, [r1, #4]
20009040:	3108      	adds	r1, #8
20009042:	605a      	str	r2, [r3, #4]
20009044:	3308      	adds	r3, #8
20009046:	4608      	mov	r0, r1
20009048:	461a      	mov	r2, r3
2000904a:	f850 4b04 	ldr.w	r4, [r0], #4
2000904e:	f842 4b04 	str.w	r4, [r2], #4
20009052:	6849      	ldr	r1, [r1, #4]
20009054:	6059      	str	r1, [r3, #4]
20009056:	6843      	ldr	r3, [r0, #4]
20009058:	6053      	str	r3, [r2, #4]
2000905a:	4631      	mov	r1, r6
2000905c:	4638      	mov	r0, r7
2000905e:	f7fe fa77 	bl	20007550 <_free_r>
20009062:	4638      	mov	r0, r7
20009064:	f7ff fa28 	bl	200084b8 <__malloc_unlock>
20009068:	e785      	b.n	20008f76 <_realloc_r+0x162>
2000906a:	4455      	add	r5, sl
2000906c:	4295      	cmp	r5, r2
2000906e:	dbaf      	blt.n	20008fd0 <_realloc_r+0x1bc>
20009070:	465b      	mov	r3, fp
20009072:	f8db 000c 	ldr.w	r0, [fp, #12]
20009076:	f1aa 0204 	sub.w	r2, sl, #4
2000907a:	f853 1f08 	ldr.w	r1, [r3, #8]!
2000907e:	2a24      	cmp	r2, #36	; 0x24
20009080:	6081      	str	r1, [r0, #8]
20009082:	60c8      	str	r0, [r1, #12]
20009084:	f67f af30 	bls.w	20008ee8 <_realloc_r+0xd4>
20009088:	4618      	mov	r0, r3
2000908a:	4631      	mov	r1, r6
2000908c:	4698      	mov	r8, r3
2000908e:	f7ff f9b5 	bl	200083fc <memmove>
20009092:	4658      	mov	r0, fp
20009094:	f8db 3004 	ldr.w	r3, [fp, #4]
20009098:	e75a      	b.n	20008f50 <_realloc_r+0x13c>
2000909a:	4611      	mov	r1, r2
2000909c:	b003      	add	sp, #12
2000909e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
200090a2:	f7fe bdd7 	b.w	20007c54 <_malloc_r>
200090a6:	230c      	movs	r3, #12
200090a8:	2500      	movs	r5, #0
200090aa:	603b      	str	r3, [r7, #0]
200090ac:	e763      	b.n	20008f76 <_realloc_r+0x162>
200090ae:	f8de 5004 	ldr.w	r5, [lr, #4]
200090b2:	f104 0b10 	add.w	fp, r4, #16
200090b6:	f025 0c03 	bic.w	ip, r5, #3
200090ba:	eb0c 000a 	add.w	r0, ip, sl
200090be:	4558      	cmp	r0, fp
200090c0:	bfb8      	it	lt
200090c2:	4670      	movlt	r0, lr
200090c4:	f6ff aee5 	blt.w	20008e92 <_realloc_r+0x7e>
200090c8:	eb08 0204 	add.w	r2, r8, r4
200090cc:	1b01      	subs	r1, r0, r4
200090ce:	f041 0101 	orr.w	r1, r1, #1
200090d2:	609a      	str	r2, [r3, #8]
200090d4:	6051      	str	r1, [r2, #4]
200090d6:	4638      	mov	r0, r7
200090d8:	f8d8 1004 	ldr.w	r1, [r8, #4]
200090dc:	4635      	mov	r5, r6
200090de:	f001 0301 	and.w	r3, r1, #1
200090e2:	431c      	orrs	r4, r3
200090e4:	f8c8 4004 	str.w	r4, [r8, #4]
200090e8:	f7ff f9e6 	bl	200084b8 <__malloc_unlock>
200090ec:	e743      	b.n	20008f76 <_realloc_r+0x162>
200090ee:	f7ff f985 	bl	200083fc <memmove>
200090f2:	e7b2      	b.n	2000905a <_realloc_r+0x246>
200090f4:	4455      	add	r5, sl
200090f6:	f104 0110 	add.w	r1, r4, #16
200090fa:	44ac      	add	ip, r5
200090fc:	458c      	cmp	ip, r1
200090fe:	dbb5      	blt.n	2000906c <_realloc_r+0x258>
20009100:	465d      	mov	r5, fp
20009102:	f8db 000c 	ldr.w	r0, [fp, #12]
20009106:	f1aa 0204 	sub.w	r2, sl, #4
2000910a:	f855 1f08 	ldr.w	r1, [r5, #8]!
2000910e:	2a24      	cmp	r2, #36	; 0x24
20009110:	6081      	str	r1, [r0, #8]
20009112:	60c8      	str	r0, [r1, #12]
20009114:	d84c      	bhi.n	200091b0 <_realloc_r+0x39c>
20009116:	2a13      	cmp	r2, #19
20009118:	4628      	mov	r0, r5
2000911a:	d924      	bls.n	20009166 <_realloc_r+0x352>
2000911c:	4631      	mov	r1, r6
2000911e:	f10b 0010 	add.w	r0, fp, #16
20009122:	f851 eb04 	ldr.w	lr, [r1], #4
20009126:	f8cb e008 	str.w	lr, [fp, #8]
2000912a:	f8d6 e004 	ldr.w	lr, [r6, #4]
2000912e:	1d0e      	adds	r6, r1, #4
20009130:	2a1b      	cmp	r2, #27
20009132:	f8cb e00c 	str.w	lr, [fp, #12]
20009136:	d916      	bls.n	20009166 <_realloc_r+0x352>
20009138:	f8d1 e004 	ldr.w	lr, [r1, #4]
2000913c:	1d31      	adds	r1, r6, #4
2000913e:	f10b 0018 	add.w	r0, fp, #24
20009142:	f8cb e010 	str.w	lr, [fp, #16]
20009146:	f8d6 e004 	ldr.w	lr, [r6, #4]
2000914a:	1d0e      	adds	r6, r1, #4
2000914c:	2a24      	cmp	r2, #36	; 0x24
2000914e:	f8cb e014 	str.w	lr, [fp, #20]
20009152:	d108      	bne.n	20009166 <_realloc_r+0x352>
20009154:	684a      	ldr	r2, [r1, #4]
20009156:	f10b 0020 	add.w	r0, fp, #32
2000915a:	f8cb 2018 	str.w	r2, [fp, #24]
2000915e:	6872      	ldr	r2, [r6, #4]
20009160:	3608      	adds	r6, #8
20009162:	f8cb 201c 	str.w	r2, [fp, #28]
20009166:	4631      	mov	r1, r6
20009168:	4602      	mov	r2, r0
2000916a:	f851 eb04 	ldr.w	lr, [r1], #4
2000916e:	f842 eb04 	str.w	lr, [r2], #4
20009172:	6876      	ldr	r6, [r6, #4]
20009174:	6046      	str	r6, [r0, #4]
20009176:	6849      	ldr	r1, [r1, #4]
20009178:	6051      	str	r1, [r2, #4]
2000917a:	eb0b 0204 	add.w	r2, fp, r4
2000917e:	ebc4 010c 	rsb	r1, r4, ip
20009182:	f041 0101 	orr.w	r1, r1, #1
20009186:	609a      	str	r2, [r3, #8]
20009188:	6051      	str	r1, [r2, #4]
2000918a:	4638      	mov	r0, r7
2000918c:	f8db 1004 	ldr.w	r1, [fp, #4]
20009190:	f001 0301 	and.w	r3, r1, #1
20009194:	431c      	orrs	r4, r3
20009196:	f8cb 4004 	str.w	r4, [fp, #4]
2000919a:	f7ff f98d 	bl	200084b8 <__malloc_unlock>
2000919e:	e6ea      	b.n	20008f76 <_realloc_r+0x162>
200091a0:	6855      	ldr	r5, [r2, #4]
200091a2:	4640      	mov	r0, r8
200091a4:	f108 0808 	add.w	r8, r8, #8
200091a8:	f025 0503 	bic.w	r5, r5, #3
200091ac:	4455      	add	r5, sl
200091ae:	e6cf      	b.n	20008f50 <_realloc_r+0x13c>
200091b0:	4631      	mov	r1, r6
200091b2:	4628      	mov	r0, r5
200091b4:	9300      	str	r3, [sp, #0]
200091b6:	f8cd c004 	str.w	ip, [sp, #4]
200091ba:	f7ff f91f 	bl	200083fc <memmove>
200091be:	f8dd c004 	ldr.w	ip, [sp, #4]
200091c2:	9b00      	ldr	r3, [sp, #0]
200091c4:	e7d9      	b.n	2000917a <_realloc_r+0x366>
200091c6:	bf00      	nop

200091c8 <__isinfd>:
200091c8:	4602      	mov	r2, r0
200091ca:	4240      	negs	r0, r0
200091cc:	ea40 0302 	orr.w	r3, r0, r2
200091d0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
200091d4:	ea41 73d3 	orr.w	r3, r1, r3, lsr #31
200091d8:	f1c3 43fe 	rsb	r3, r3, #2130706432	; 0x7f000000
200091dc:	f503 0370 	add.w	r3, r3, #15728640	; 0xf00000
200091e0:	4258      	negs	r0, r3
200091e2:	ea40 0303 	orr.w	r3, r0, r3
200091e6:	17d8      	asrs	r0, r3, #31
200091e8:	3001      	adds	r0, #1
200091ea:	4770      	bx	lr

200091ec <__isnand>:
200091ec:	4602      	mov	r2, r0
200091ee:	4240      	negs	r0, r0
200091f0:	4310      	orrs	r0, r2
200091f2:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
200091f6:	ea41 70d0 	orr.w	r0, r1, r0, lsr #31
200091fa:	f1c0 40fe 	rsb	r0, r0, #2130706432	; 0x7f000000
200091fe:	f500 0070 	add.w	r0, r0, #15728640	; 0xf00000
20009202:	0fc0      	lsrs	r0, r0, #31
20009204:	4770      	bx	lr
20009206:	bf00      	nop

20009208 <_sbrk_r>:
20009208:	b538      	push	{r3, r4, r5, lr}
2000920a:	f64a 6460 	movw	r4, #44640	; 0xae60
2000920e:	f2c2 0400 	movt	r4, #8192	; 0x2000
20009212:	4605      	mov	r5, r0
20009214:	4608      	mov	r0, r1
20009216:	2300      	movs	r3, #0
20009218:	6023      	str	r3, [r4, #0]
2000921a:	f7f7 ffbd 	bl	20001198 <_sbrk>
2000921e:	f1b0 3fff 	cmp.w	r0, #4294967295
20009222:	d000      	beq.n	20009226 <_sbrk_r+0x1e>
20009224:	bd38      	pop	{r3, r4, r5, pc}
20009226:	6823      	ldr	r3, [r4, #0]
20009228:	2b00      	cmp	r3, #0
2000922a:	d0fb      	beq.n	20009224 <_sbrk_r+0x1c>
2000922c:	602b      	str	r3, [r5, #0]
2000922e:	bd38      	pop	{r3, r4, r5, pc}

20009230 <__sclose>:
20009230:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
20009234:	f000 b990 	b.w	20009558 <_close_r>

20009238 <__sseek>:
20009238:	b510      	push	{r4, lr}
2000923a:	460c      	mov	r4, r1
2000923c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
20009240:	f000 fa2e 	bl	200096a0 <_lseek_r>
20009244:	89a3      	ldrh	r3, [r4, #12]
20009246:	f1b0 3fff 	cmp.w	r0, #4294967295
2000924a:	bf15      	itete	ne
2000924c:	6560      	strne	r0, [r4, #84]	; 0x54
2000924e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
20009252:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
20009256:	81a3      	strheq	r3, [r4, #12]
20009258:	bf18      	it	ne
2000925a:	81a3      	strhne	r3, [r4, #12]
2000925c:	bd10      	pop	{r4, pc}
2000925e:	bf00      	nop

20009260 <__swrite>:
20009260:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20009264:	461d      	mov	r5, r3
20009266:	898b      	ldrh	r3, [r1, #12]
20009268:	460c      	mov	r4, r1
2000926a:	4616      	mov	r6, r2
2000926c:	4607      	mov	r7, r0
2000926e:	f413 7f80 	tst.w	r3, #256	; 0x100
20009272:	d006      	beq.n	20009282 <__swrite+0x22>
20009274:	2302      	movs	r3, #2
20009276:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
2000927a:	2200      	movs	r2, #0
2000927c:	f000 fa10 	bl	200096a0 <_lseek_r>
20009280:	89a3      	ldrh	r3, [r4, #12]
20009282:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
20009286:	4638      	mov	r0, r7
20009288:	81a3      	strh	r3, [r4, #12]
2000928a:	4632      	mov	r2, r6
2000928c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
20009290:	462b      	mov	r3, r5
20009292:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
20009296:	f7f7 bf5b 	b.w	20001150 <_write_r>
2000929a:	bf00      	nop

2000929c <__sread>:
2000929c:	b510      	push	{r4, lr}
2000929e:	460c      	mov	r4, r1
200092a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
200092a4:	f000 fa12 	bl	200096cc <_read_r>
200092a8:	2800      	cmp	r0, #0
200092aa:	db03      	blt.n	200092b4 <__sread+0x18>
200092ac:	6d63      	ldr	r3, [r4, #84]	; 0x54
200092ae:	181b      	adds	r3, r3, r0
200092b0:	6563      	str	r3, [r4, #84]	; 0x54
200092b2:	bd10      	pop	{r4, pc}
200092b4:	89a3      	ldrh	r3, [r4, #12]
200092b6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
200092ba:	81a3      	strh	r3, [r4, #12]
200092bc:	bd10      	pop	{r4, pc}
200092be:	bf00      	nop

200092c0 <strcmp>:
200092c0:	ea80 0201 	eor.w	r2, r0, r1
200092c4:	f012 0f03 	tst.w	r2, #3
200092c8:	d13a      	bne.n	20009340 <strcmp_unaligned>
200092ca:	f010 0203 	ands.w	r2, r0, #3
200092ce:	f020 0003 	bic.w	r0, r0, #3
200092d2:	f021 0103 	bic.w	r1, r1, #3
200092d6:	f850 cb04 	ldr.w	ip, [r0], #4
200092da:	bf08      	it	eq
200092dc:	f851 3b04 	ldreq.w	r3, [r1], #4
200092e0:	d00d      	beq.n	200092fe <strcmp+0x3e>
200092e2:	f082 0203 	eor.w	r2, r2, #3
200092e6:	ea4f 02c2 	mov.w	r2, r2, lsl #3
200092ea:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
200092ee:	fa23 f202 	lsr.w	r2, r3, r2
200092f2:	f851 3b04 	ldr.w	r3, [r1], #4
200092f6:	ea4c 0c02 	orr.w	ip, ip, r2
200092fa:	ea43 0302 	orr.w	r3, r3, r2
200092fe:	bf00      	nop
20009300:	f1ac 3201 	sub.w	r2, ip, #16843009	; 0x1010101
20009304:	459c      	cmp	ip, r3
20009306:	bf01      	itttt	eq
20009308:	ea22 020c 	biceq.w	r2, r2, ip
2000930c:	f012 3f80 	tsteq.w	r2, #2155905152	; 0x80808080
20009310:	f850 cb04 	ldreq.w	ip, [r0], #4
20009314:	f851 3b04 	ldreq.w	r3, [r1], #4
20009318:	d0f2      	beq.n	20009300 <strcmp+0x40>
2000931a:	ea4f 600c 	mov.w	r0, ip, lsl #24
2000931e:	ea4f 2c1c 	mov.w	ip, ip, lsr #8
20009322:	2801      	cmp	r0, #1
20009324:	bf28      	it	cs
20009326:	ebb0 6f03 	cmpcs.w	r0, r3, lsl #24
2000932a:	bf08      	it	eq
2000932c:	0a1b      	lsreq	r3, r3, #8
2000932e:	d0f4      	beq.n	2000931a <strcmp+0x5a>
20009330:	f003 03ff 	and.w	r3, r3, #255	; 0xff
20009334:	ea4f 6010 	mov.w	r0, r0, lsr #24
20009338:	eba0 0003 	sub.w	r0, r0, r3
2000933c:	4770      	bx	lr
2000933e:	bf00      	nop

20009340 <strcmp_unaligned>:
20009340:	f010 0f03 	tst.w	r0, #3
20009344:	d00a      	beq.n	2000935c <strcmp_unaligned+0x1c>
20009346:	f810 2b01 	ldrb.w	r2, [r0], #1
2000934a:	f811 3b01 	ldrb.w	r3, [r1], #1
2000934e:	2a01      	cmp	r2, #1
20009350:	bf28      	it	cs
20009352:	429a      	cmpcs	r2, r3
20009354:	d0f4      	beq.n	20009340 <strcmp_unaligned>
20009356:	eba2 0003 	sub.w	r0, r2, r3
2000935a:	4770      	bx	lr
2000935c:	f84d 5d04 	str.w	r5, [sp, #-4]!
20009360:	f84d 4d04 	str.w	r4, [sp, #-4]!
20009364:	f04f 0201 	mov.w	r2, #1
20009368:	ea42 2202 	orr.w	r2, r2, r2, lsl #8
2000936c:	ea42 4202 	orr.w	r2, r2, r2, lsl #16
20009370:	f001 0c03 	and.w	ip, r1, #3
20009374:	f021 0103 	bic.w	r1, r1, #3
20009378:	f850 4b04 	ldr.w	r4, [r0], #4
2000937c:	f851 5b04 	ldr.w	r5, [r1], #4
20009380:	f1bc 0f02 	cmp.w	ip, #2
20009384:	d026      	beq.n	200093d4 <strcmp_unaligned+0x94>
20009386:	d84b      	bhi.n	20009420 <strcmp_unaligned+0xe0>
20009388:	f024 4c7f 	bic.w	ip, r4, #4278190080	; 0xff000000
2000938c:	ebbc 2f15 	cmp.w	ip, r5, lsr #8
20009390:	eba4 0302 	sub.w	r3, r4, r2
20009394:	ea23 0304 	bic.w	r3, r3, r4
20009398:	d10d      	bne.n	200093b6 <strcmp_unaligned+0x76>
2000939a:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
2000939e:	bf08      	it	eq
200093a0:	f851 5b04 	ldreq.w	r5, [r1], #4
200093a4:	d10a      	bne.n	200093bc <strcmp_unaligned+0x7c>
200093a6:	ea8c 0c04 	eor.w	ip, ip, r4
200093aa:	ebbc 6f05 	cmp.w	ip, r5, lsl #24
200093ae:	d10c      	bne.n	200093ca <strcmp_unaligned+0x8a>
200093b0:	f850 4b04 	ldr.w	r4, [r0], #4
200093b4:	e7e8      	b.n	20009388 <strcmp_unaligned+0x48>
200093b6:	ea4f 2515 	mov.w	r5, r5, lsr #8
200093ba:	e05c      	b.n	20009476 <strcmp_unaligned+0x136>
200093bc:	f033 437f 	bics.w	r3, r3, #4278190080	; 0xff000000
200093c0:	d152      	bne.n	20009468 <strcmp_unaligned+0x128>
200093c2:	780d      	ldrb	r5, [r1, #0]
200093c4:	ea4f 6c14 	mov.w	ip, r4, lsr #24
200093c8:	e055      	b.n	20009476 <strcmp_unaligned+0x136>
200093ca:	ea4f 6c14 	mov.w	ip, r4, lsr #24
200093ce:	f005 05ff 	and.w	r5, r5, #255	; 0xff
200093d2:	e050      	b.n	20009476 <strcmp_unaligned+0x136>
200093d4:	ea4f 4c04 	mov.w	ip, r4, lsl #16
200093d8:	eba4 0302 	sub.w	r3, r4, r2
200093dc:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
200093e0:	ea23 0304 	bic.w	r3, r3, r4
200093e4:	ebbc 4f15 	cmp.w	ip, r5, lsr #16
200093e8:	d117      	bne.n	2000941a <strcmp_unaligned+0xda>
200093ea:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
200093ee:	bf08      	it	eq
200093f0:	f851 5b04 	ldreq.w	r5, [r1], #4
200093f4:	d107      	bne.n	20009406 <strcmp_unaligned+0xc6>
200093f6:	ea8c 0c04 	eor.w	ip, ip, r4
200093fa:	ebbc 4f05 	cmp.w	ip, r5, lsl #16
200093fe:	d108      	bne.n	20009412 <strcmp_unaligned+0xd2>
20009400:	f850 4b04 	ldr.w	r4, [r0], #4
20009404:	e7e6      	b.n	200093d4 <strcmp_unaligned+0x94>
20009406:	041b      	lsls	r3, r3, #16
20009408:	d12e      	bne.n	20009468 <strcmp_unaligned+0x128>
2000940a:	880d      	ldrh	r5, [r1, #0]
2000940c:	ea4f 4c14 	mov.w	ip, r4, lsr #16
20009410:	e031      	b.n	20009476 <strcmp_unaligned+0x136>
20009412:	ea4f 4505 	mov.w	r5, r5, lsl #16
20009416:	ea4f 4c14 	mov.w	ip, r4, lsr #16
2000941a:	ea4f 4515 	mov.w	r5, r5, lsr #16
2000941e:	e02a      	b.n	20009476 <strcmp_unaligned+0x136>
20009420:	f004 0cff 	and.w	ip, r4, #255	; 0xff
20009424:	ebbc 6f15 	cmp.w	ip, r5, lsr #24
20009428:	eba4 0302 	sub.w	r3, r4, r2
2000942c:	ea23 0304 	bic.w	r3, r3, r4
20009430:	d10d      	bne.n	2000944e <strcmp_unaligned+0x10e>
20009432:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
20009436:	bf08      	it	eq
20009438:	f851 5b04 	ldreq.w	r5, [r1], #4
2000943c:	d10a      	bne.n	20009454 <strcmp_unaligned+0x114>
2000943e:	ea8c 0c04 	eor.w	ip, ip, r4
20009442:	ebbc 2f05 	cmp.w	ip, r5, lsl #8
20009446:	d10a      	bne.n	2000945e <strcmp_unaligned+0x11e>
20009448:	f850 4b04 	ldr.w	r4, [r0], #4
2000944c:	e7e8      	b.n	20009420 <strcmp_unaligned+0xe0>
2000944e:	ea4f 6515 	mov.w	r5, r5, lsr #24
20009452:	e010      	b.n	20009476 <strcmp_unaligned+0x136>
20009454:	f014 0fff 	tst.w	r4, #255	; 0xff
20009458:	d006      	beq.n	20009468 <strcmp_unaligned+0x128>
2000945a:	f851 5b04 	ldr.w	r5, [r1], #4
2000945e:	ea4f 2c14 	mov.w	ip, r4, lsr #8
20009462:	f025 457f 	bic.w	r5, r5, #4278190080	; 0xff000000
20009466:	e006      	b.n	20009476 <strcmp_unaligned+0x136>
20009468:	f04f 0000 	mov.w	r0, #0
2000946c:	f85d 4b04 	ldr.w	r4, [sp], #4
20009470:	f85d 5b04 	ldr.w	r5, [sp], #4
20009474:	4770      	bx	lr
20009476:	f00c 02ff 	and.w	r2, ip, #255	; 0xff
2000947a:	f005 00ff 	and.w	r0, r5, #255	; 0xff
2000947e:	2801      	cmp	r0, #1
20009480:	bf28      	it	cs
20009482:	4290      	cmpcs	r0, r2
20009484:	bf04      	itt	eq
20009486:	ea4f 2c1c 	moveq.w	ip, ip, lsr #8
2000948a:	0a2d      	lsreq	r5, r5, #8
2000948c:	d0f3      	beq.n	20009476 <strcmp_unaligned+0x136>
2000948e:	eba2 0000 	sub.w	r0, r2, r0
20009492:	f85d 4b04 	ldr.w	r4, [sp], #4
20009496:	f85d 5b04 	ldr.w	r5, [sp], #4
2000949a:	4770      	bx	lr

2000949c <strlen>:
2000949c:	f020 0103 	bic.w	r1, r0, #3
200094a0:	f010 0003 	ands.w	r0, r0, #3
200094a4:	f1c0 0000 	rsb	r0, r0, #0
200094a8:	f851 3b04 	ldr.w	r3, [r1], #4
200094ac:	f100 0c04 	add.w	ip, r0, #4
200094b0:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
200094b4:	f06f 0200 	mvn.w	r2, #0
200094b8:	bf1c      	itt	ne
200094ba:	fa22 f20c 	lsrne.w	r2, r2, ip
200094be:	4313      	orrne	r3, r2
200094c0:	f04f 0c01 	mov.w	ip, #1
200094c4:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
200094c8:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
200094cc:	eba3 020c 	sub.w	r2, r3, ip
200094d0:	ea22 0203 	bic.w	r2, r2, r3
200094d4:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
200094d8:	bf04      	itt	eq
200094da:	f851 3b04 	ldreq.w	r3, [r1], #4
200094de:	3004      	addeq	r0, #4
200094e0:	d0f4      	beq.n	200094cc <strlen+0x30>
200094e2:	f013 0fff 	tst.w	r3, #255	; 0xff
200094e6:	bf1f      	itttt	ne
200094e8:	3001      	addne	r0, #1
200094ea:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
200094ee:	3001      	addne	r0, #1
200094f0:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
200094f4:	bf18      	it	ne
200094f6:	3001      	addne	r0, #1
200094f8:	4770      	bx	lr
200094fa:	bf00      	nop

200094fc <_calloc_r>:
200094fc:	b538      	push	{r3, r4, r5, lr}
200094fe:	fb01 f102 	mul.w	r1, r1, r2
20009502:	f7fe fba7 	bl	20007c54 <_malloc_r>
20009506:	4604      	mov	r4, r0
20009508:	b1f8      	cbz	r0, 2000954a <_calloc_r+0x4e>
2000950a:	f850 2c04 	ldr.w	r2, [r0, #-4]
2000950e:	f022 0203 	bic.w	r2, r2, #3
20009512:	3a04      	subs	r2, #4
20009514:	2a24      	cmp	r2, #36	; 0x24
20009516:	d81a      	bhi.n	2000954e <_calloc_r+0x52>
20009518:	2a13      	cmp	r2, #19
2000951a:	4603      	mov	r3, r0
2000951c:	d90f      	bls.n	2000953e <_calloc_r+0x42>
2000951e:	2100      	movs	r1, #0
20009520:	f840 1b04 	str.w	r1, [r0], #4
20009524:	1d03      	adds	r3, r0, #4
20009526:	2a1b      	cmp	r2, #27
20009528:	6061      	str	r1, [r4, #4]
2000952a:	d908      	bls.n	2000953e <_calloc_r+0x42>
2000952c:	1d1d      	adds	r5, r3, #4
2000952e:	6041      	str	r1, [r0, #4]
20009530:	6059      	str	r1, [r3, #4]
20009532:	1d2b      	adds	r3, r5, #4
20009534:	2a24      	cmp	r2, #36	; 0x24
20009536:	bf02      	ittt	eq
20009538:	6069      	streq	r1, [r5, #4]
2000953a:	6059      	streq	r1, [r3, #4]
2000953c:	3308      	addeq	r3, #8
2000953e:	461a      	mov	r2, r3
20009540:	2100      	movs	r1, #0
20009542:	f842 1b04 	str.w	r1, [r2], #4
20009546:	6059      	str	r1, [r3, #4]
20009548:	6051      	str	r1, [r2, #4]
2000954a:	4620      	mov	r0, r4
2000954c:	bd38      	pop	{r3, r4, r5, pc}
2000954e:	2100      	movs	r1, #0
20009550:	f7fb f81c 	bl	2000458c <memset>
20009554:	4620      	mov	r0, r4
20009556:	bd38      	pop	{r3, r4, r5, pc}

20009558 <_close_r>:
20009558:	b538      	push	{r3, r4, r5, lr}
2000955a:	f64a 6460 	movw	r4, #44640	; 0xae60
2000955e:	f2c2 0400 	movt	r4, #8192	; 0x2000
20009562:	4605      	mov	r5, r0
20009564:	4608      	mov	r0, r1
20009566:	2300      	movs	r3, #0
20009568:	6023      	str	r3, [r4, #0]
2000956a:	f7f7 fd8b 	bl	20001084 <_close>
2000956e:	f1b0 3fff 	cmp.w	r0, #4294967295
20009572:	d000      	beq.n	20009576 <_close_r+0x1e>
20009574:	bd38      	pop	{r3, r4, r5, pc}
20009576:	6823      	ldr	r3, [r4, #0]
20009578:	2b00      	cmp	r3, #0
2000957a:	d0fb      	beq.n	20009574 <_close_r+0x1c>
2000957c:	602b      	str	r3, [r5, #0]
2000957e:	bd38      	pop	{r3, r4, r5, pc}

20009580 <_fclose_r>:
20009580:	b570      	push	{r4, r5, r6, lr}
20009582:	4605      	mov	r5, r0
20009584:	460c      	mov	r4, r1
20009586:	2900      	cmp	r1, #0
20009588:	d04b      	beq.n	20009622 <_fclose_r+0xa2>
2000958a:	f7fd fea9 	bl	200072e0 <__sfp_lock_acquire>
2000958e:	b115      	cbz	r5, 20009596 <_fclose_r+0x16>
20009590:	69ab      	ldr	r3, [r5, #24]
20009592:	2b00      	cmp	r3, #0
20009594:	d048      	beq.n	20009628 <_fclose_r+0xa8>
20009596:	f24a 4314 	movw	r3, #42004	; 0xa414
2000959a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000959e:	429c      	cmp	r4, r3
200095a0:	bf08      	it	eq
200095a2:	686c      	ldreq	r4, [r5, #4]
200095a4:	d00e      	beq.n	200095c4 <_fclose_r+0x44>
200095a6:	f24a 4334 	movw	r3, #42036	; 0xa434
200095aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
200095ae:	429c      	cmp	r4, r3
200095b0:	bf08      	it	eq
200095b2:	68ac      	ldreq	r4, [r5, #8]
200095b4:	d006      	beq.n	200095c4 <_fclose_r+0x44>
200095b6:	f24a 4354 	movw	r3, #42068	; 0xa454
200095ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
200095be:	429c      	cmp	r4, r3
200095c0:	bf08      	it	eq
200095c2:	68ec      	ldreq	r4, [r5, #12]
200095c4:	f9b4 600c 	ldrsh.w	r6, [r4, #12]
200095c8:	b33e      	cbz	r6, 2000961a <_fclose_r+0x9a>
200095ca:	4628      	mov	r0, r5
200095cc:	4621      	mov	r1, r4
200095ce:	f7fd fdcb 	bl	20007168 <_fflush_r>
200095d2:	6b23      	ldr	r3, [r4, #48]	; 0x30
200095d4:	4606      	mov	r6, r0
200095d6:	b13b      	cbz	r3, 200095e8 <_fclose_r+0x68>
200095d8:	4628      	mov	r0, r5
200095da:	6a21      	ldr	r1, [r4, #32]
200095dc:	4798      	blx	r3
200095de:	ea36 0620 	bics.w	r6, r6, r0, asr #32
200095e2:	bf28      	it	cs
200095e4:	f04f 36ff 	movcs.w	r6, #4294967295
200095e8:	89a3      	ldrh	r3, [r4, #12]
200095ea:	f013 0f80 	tst.w	r3, #128	; 0x80
200095ee:	d11f      	bne.n	20009630 <_fclose_r+0xb0>
200095f0:	6b61      	ldr	r1, [r4, #52]	; 0x34
200095f2:	b141      	cbz	r1, 20009606 <_fclose_r+0x86>
200095f4:	f104 0344 	add.w	r3, r4, #68	; 0x44
200095f8:	4299      	cmp	r1, r3
200095fa:	d002      	beq.n	20009602 <_fclose_r+0x82>
200095fc:	4628      	mov	r0, r5
200095fe:	f7fd ffa7 	bl	20007550 <_free_r>
20009602:	2300      	movs	r3, #0
20009604:	6363      	str	r3, [r4, #52]	; 0x34
20009606:	6ca1      	ldr	r1, [r4, #72]	; 0x48
20009608:	b121      	cbz	r1, 20009614 <_fclose_r+0x94>
2000960a:	4628      	mov	r0, r5
2000960c:	f7fd ffa0 	bl	20007550 <_free_r>
20009610:	2300      	movs	r3, #0
20009612:	64a3      	str	r3, [r4, #72]	; 0x48
20009614:	f04f 0300 	mov.w	r3, #0
20009618:	81a3      	strh	r3, [r4, #12]
2000961a:	f7fd fe63 	bl	200072e4 <__sfp_lock_release>
2000961e:	4630      	mov	r0, r6
20009620:	bd70      	pop	{r4, r5, r6, pc}
20009622:	460e      	mov	r6, r1
20009624:	4630      	mov	r0, r6
20009626:	bd70      	pop	{r4, r5, r6, pc}
20009628:	4628      	mov	r0, r5
2000962a:	f7fd ff0d 	bl	20007448 <__sinit>
2000962e:	e7b2      	b.n	20009596 <_fclose_r+0x16>
20009630:	4628      	mov	r0, r5
20009632:	6921      	ldr	r1, [r4, #16]
20009634:	f7fd ff8c 	bl	20007550 <_free_r>
20009638:	e7da      	b.n	200095f0 <_fclose_r+0x70>
2000963a:	bf00      	nop

2000963c <fclose>:
2000963c:	f24a 6384 	movw	r3, #42628	; 0xa684
20009640:	4601      	mov	r1, r0
20009642:	f2c2 0300 	movt	r3, #8192	; 0x2000
20009646:	6818      	ldr	r0, [r3, #0]
20009648:	e79a      	b.n	20009580 <_fclose_r>
2000964a:	bf00      	nop

2000964c <_fstat_r>:
2000964c:	b538      	push	{r3, r4, r5, lr}
2000964e:	f64a 6460 	movw	r4, #44640	; 0xae60
20009652:	f2c2 0400 	movt	r4, #8192	; 0x2000
20009656:	4605      	mov	r5, r0
20009658:	4608      	mov	r0, r1
2000965a:	4611      	mov	r1, r2
2000965c:	2300      	movs	r3, #0
2000965e:	6023      	str	r3, [r4, #0]
20009660:	f7f7 fd16 	bl	20001090 <_fstat>
20009664:	f1b0 3fff 	cmp.w	r0, #4294967295
20009668:	d000      	beq.n	2000966c <_fstat_r+0x20>
2000966a:	bd38      	pop	{r3, r4, r5, pc}
2000966c:	6823      	ldr	r3, [r4, #0]
2000966e:	2b00      	cmp	r3, #0
20009670:	d0fb      	beq.n	2000966a <_fstat_r+0x1e>
20009672:	602b      	str	r3, [r5, #0]
20009674:	bd38      	pop	{r3, r4, r5, pc}
20009676:	bf00      	nop

20009678 <_isatty_r>:
20009678:	b538      	push	{r3, r4, r5, lr}
2000967a:	f64a 6460 	movw	r4, #44640	; 0xae60
2000967e:	f2c2 0400 	movt	r4, #8192	; 0x2000
20009682:	4605      	mov	r5, r0
20009684:	4608      	mov	r0, r1
20009686:	2300      	movs	r3, #0
20009688:	6023      	str	r3, [r4, #0]
2000968a:	f7f7 fd0b 	bl	200010a4 <_isatty>
2000968e:	f1b0 3fff 	cmp.w	r0, #4294967295
20009692:	d000      	beq.n	20009696 <_isatty_r+0x1e>
20009694:	bd38      	pop	{r3, r4, r5, pc}
20009696:	6823      	ldr	r3, [r4, #0]
20009698:	2b00      	cmp	r3, #0
2000969a:	d0fb      	beq.n	20009694 <_isatty_r+0x1c>
2000969c:	602b      	str	r3, [r5, #0]
2000969e:	bd38      	pop	{r3, r4, r5, pc}

200096a0 <_lseek_r>:
200096a0:	b538      	push	{r3, r4, r5, lr}
200096a2:	f64a 6460 	movw	r4, #44640	; 0xae60
200096a6:	f2c2 0400 	movt	r4, #8192	; 0x2000
200096aa:	4605      	mov	r5, r0
200096ac:	4608      	mov	r0, r1
200096ae:	4611      	mov	r1, r2
200096b0:	461a      	mov	r2, r3
200096b2:	2300      	movs	r3, #0
200096b4:	6023      	str	r3, [r4, #0]
200096b6:	f7f7 fcf9 	bl	200010ac <_lseek>
200096ba:	f1b0 3fff 	cmp.w	r0, #4294967295
200096be:	d000      	beq.n	200096c2 <_lseek_r+0x22>
200096c0:	bd38      	pop	{r3, r4, r5, pc}
200096c2:	6823      	ldr	r3, [r4, #0]
200096c4:	2b00      	cmp	r3, #0
200096c6:	d0fb      	beq.n	200096c0 <_lseek_r+0x20>
200096c8:	602b      	str	r3, [r5, #0]
200096ca:	bd38      	pop	{r3, r4, r5, pc}

200096cc <_read_r>:
200096cc:	b538      	push	{r3, r4, r5, lr}
200096ce:	f64a 6460 	movw	r4, #44640	; 0xae60
200096d2:	f2c2 0400 	movt	r4, #8192	; 0x2000
200096d6:	4605      	mov	r5, r0
200096d8:	4608      	mov	r0, r1
200096da:	4611      	mov	r1, r2
200096dc:	461a      	mov	r2, r3
200096de:	2300      	movs	r3, #0
200096e0:	6023      	str	r3, [r4, #0]
200096e2:	f7f7 fceb 	bl	200010bc <_read>
200096e6:	f1b0 3fff 	cmp.w	r0, #4294967295
200096ea:	d000      	beq.n	200096ee <_read_r+0x22>
200096ec:	bd38      	pop	{r3, r4, r5, pc}
200096ee:	6823      	ldr	r3, [r4, #0]
200096f0:	2b00      	cmp	r3, #0
200096f2:	d0fb      	beq.n	200096ec <_read_r+0x20>
200096f4:	602b      	str	r3, [r5, #0]
200096f6:	bd38      	pop	{r3, r4, r5, pc}

200096f8 <__aeabi_uidiv>:
200096f8:	1e4a      	subs	r2, r1, #1
200096fa:	bf08      	it	eq
200096fc:	4770      	bxeq	lr
200096fe:	f0c0 8124 	bcc.w	2000994a <__aeabi_uidiv+0x252>
20009702:	4288      	cmp	r0, r1
20009704:	f240 8116 	bls.w	20009934 <__aeabi_uidiv+0x23c>
20009708:	4211      	tst	r1, r2
2000970a:	f000 8117 	beq.w	2000993c <__aeabi_uidiv+0x244>
2000970e:	fab0 f380 	clz	r3, r0
20009712:	fab1 f281 	clz	r2, r1
20009716:	eba2 0303 	sub.w	r3, r2, r3
2000971a:	f1c3 031f 	rsb	r3, r3, #31
2000971e:	a204      	add	r2, pc, #16	; (adr r2, 20009730 <__aeabi_uidiv+0x38>)
20009720:	eb02 1303 	add.w	r3, r2, r3, lsl #4
20009724:	f04f 0200 	mov.w	r2, #0
20009728:	469f      	mov	pc, r3
2000972a:	bf00      	nop
2000972c:	f3af 8000 	nop.w
20009730:	ebb0 7fc1 	cmp.w	r0, r1, lsl #31
20009734:	bf00      	nop
20009736:	eb42 0202 	adc.w	r2, r2, r2
2000973a:	bf28      	it	cs
2000973c:	eba0 70c1 	subcs.w	r0, r0, r1, lsl #31
20009740:	ebb0 7f81 	cmp.w	r0, r1, lsl #30
20009744:	bf00      	nop
20009746:	eb42 0202 	adc.w	r2, r2, r2
2000974a:	bf28      	it	cs
2000974c:	eba0 7081 	subcs.w	r0, r0, r1, lsl #30
20009750:	ebb0 7f41 	cmp.w	r0, r1, lsl #29
20009754:	bf00      	nop
20009756:	eb42 0202 	adc.w	r2, r2, r2
2000975a:	bf28      	it	cs
2000975c:	eba0 7041 	subcs.w	r0, r0, r1, lsl #29
20009760:	ebb0 7f01 	cmp.w	r0, r1, lsl #28
20009764:	bf00      	nop
20009766:	eb42 0202 	adc.w	r2, r2, r2
2000976a:	bf28      	it	cs
2000976c:	eba0 7001 	subcs.w	r0, r0, r1, lsl #28
20009770:	ebb0 6fc1 	cmp.w	r0, r1, lsl #27
20009774:	bf00      	nop
20009776:	eb42 0202 	adc.w	r2, r2, r2
2000977a:	bf28      	it	cs
2000977c:	eba0 60c1 	subcs.w	r0, r0, r1, lsl #27
20009780:	ebb0 6f81 	cmp.w	r0, r1, lsl #26
20009784:	bf00      	nop
20009786:	eb42 0202 	adc.w	r2, r2, r2
2000978a:	bf28      	it	cs
2000978c:	eba0 6081 	subcs.w	r0, r0, r1, lsl #26
20009790:	ebb0 6f41 	cmp.w	r0, r1, lsl #25
20009794:	bf00      	nop
20009796:	eb42 0202 	adc.w	r2, r2, r2
2000979a:	bf28      	it	cs
2000979c:	eba0 6041 	subcs.w	r0, r0, r1, lsl #25
200097a0:	ebb0 6f01 	cmp.w	r0, r1, lsl #24
200097a4:	bf00      	nop
200097a6:	eb42 0202 	adc.w	r2, r2, r2
200097aa:	bf28      	it	cs
200097ac:	eba0 6001 	subcs.w	r0, r0, r1, lsl #24
200097b0:	ebb0 5fc1 	cmp.w	r0, r1, lsl #23
200097b4:	bf00      	nop
200097b6:	eb42 0202 	adc.w	r2, r2, r2
200097ba:	bf28      	it	cs
200097bc:	eba0 50c1 	subcs.w	r0, r0, r1, lsl #23
200097c0:	ebb0 5f81 	cmp.w	r0, r1, lsl #22
200097c4:	bf00      	nop
200097c6:	eb42 0202 	adc.w	r2, r2, r2
200097ca:	bf28      	it	cs
200097cc:	eba0 5081 	subcs.w	r0, r0, r1, lsl #22
200097d0:	ebb0 5f41 	cmp.w	r0, r1, lsl #21
200097d4:	bf00      	nop
200097d6:	eb42 0202 	adc.w	r2, r2, r2
200097da:	bf28      	it	cs
200097dc:	eba0 5041 	subcs.w	r0, r0, r1, lsl #21
200097e0:	ebb0 5f01 	cmp.w	r0, r1, lsl #20
200097e4:	bf00      	nop
200097e6:	eb42 0202 	adc.w	r2, r2, r2
200097ea:	bf28      	it	cs
200097ec:	eba0 5001 	subcs.w	r0, r0, r1, lsl #20
200097f0:	ebb0 4fc1 	cmp.w	r0, r1, lsl #19
200097f4:	bf00      	nop
200097f6:	eb42 0202 	adc.w	r2, r2, r2
200097fa:	bf28      	it	cs
200097fc:	eba0 40c1 	subcs.w	r0, r0, r1, lsl #19
20009800:	ebb0 4f81 	cmp.w	r0, r1, lsl #18
20009804:	bf00      	nop
20009806:	eb42 0202 	adc.w	r2, r2, r2
2000980a:	bf28      	it	cs
2000980c:	eba0 4081 	subcs.w	r0, r0, r1, lsl #18
20009810:	ebb0 4f41 	cmp.w	r0, r1, lsl #17
20009814:	bf00      	nop
20009816:	eb42 0202 	adc.w	r2, r2, r2
2000981a:	bf28      	it	cs
2000981c:	eba0 4041 	subcs.w	r0, r0, r1, lsl #17
20009820:	ebb0 4f01 	cmp.w	r0, r1, lsl #16
20009824:	bf00      	nop
20009826:	eb42 0202 	adc.w	r2, r2, r2
2000982a:	bf28      	it	cs
2000982c:	eba0 4001 	subcs.w	r0, r0, r1, lsl #16
20009830:	ebb0 3fc1 	cmp.w	r0, r1, lsl #15
20009834:	bf00      	nop
20009836:	eb42 0202 	adc.w	r2, r2, r2
2000983a:	bf28      	it	cs
2000983c:	eba0 30c1 	subcs.w	r0, r0, r1, lsl #15
20009840:	ebb0 3f81 	cmp.w	r0, r1, lsl #14
20009844:	bf00      	nop
20009846:	eb42 0202 	adc.w	r2, r2, r2
2000984a:	bf28      	it	cs
2000984c:	eba0 3081 	subcs.w	r0, r0, r1, lsl #14
20009850:	ebb0 3f41 	cmp.w	r0, r1, lsl #13
20009854:	bf00      	nop
20009856:	eb42 0202 	adc.w	r2, r2, r2
2000985a:	bf28      	it	cs
2000985c:	eba0 3041 	subcs.w	r0, r0, r1, lsl #13
20009860:	ebb0 3f01 	cmp.w	r0, r1, lsl #12
20009864:	bf00      	nop
20009866:	eb42 0202 	adc.w	r2, r2, r2
2000986a:	bf28      	it	cs
2000986c:	eba0 3001 	subcs.w	r0, r0, r1, lsl #12
20009870:	ebb0 2fc1 	cmp.w	r0, r1, lsl #11
20009874:	bf00      	nop
20009876:	eb42 0202 	adc.w	r2, r2, r2
2000987a:	bf28      	it	cs
2000987c:	eba0 20c1 	subcs.w	r0, r0, r1, lsl #11
20009880:	ebb0 2f81 	cmp.w	r0, r1, lsl #10
20009884:	bf00      	nop
20009886:	eb42 0202 	adc.w	r2, r2, r2
2000988a:	bf28      	it	cs
2000988c:	eba0 2081 	subcs.w	r0, r0, r1, lsl #10
20009890:	ebb0 2f41 	cmp.w	r0, r1, lsl #9
20009894:	bf00      	nop
20009896:	eb42 0202 	adc.w	r2, r2, r2
2000989a:	bf28      	it	cs
2000989c:	eba0 2041 	subcs.w	r0, r0, r1, lsl #9
200098a0:	ebb0 2f01 	cmp.w	r0, r1, lsl #8
200098a4:	bf00      	nop
200098a6:	eb42 0202 	adc.w	r2, r2, r2
200098aa:	bf28      	it	cs
200098ac:	eba0 2001 	subcs.w	r0, r0, r1, lsl #8
200098b0:	ebb0 1fc1 	cmp.w	r0, r1, lsl #7
200098b4:	bf00      	nop
200098b6:	eb42 0202 	adc.w	r2, r2, r2
200098ba:	bf28      	it	cs
200098bc:	eba0 10c1 	subcs.w	r0, r0, r1, lsl #7
200098c0:	ebb0 1f81 	cmp.w	r0, r1, lsl #6
200098c4:	bf00      	nop
200098c6:	eb42 0202 	adc.w	r2, r2, r2
200098ca:	bf28      	it	cs
200098cc:	eba0 1081 	subcs.w	r0, r0, r1, lsl #6
200098d0:	ebb0 1f41 	cmp.w	r0, r1, lsl #5
200098d4:	bf00      	nop
200098d6:	eb42 0202 	adc.w	r2, r2, r2
200098da:	bf28      	it	cs
200098dc:	eba0 1041 	subcs.w	r0, r0, r1, lsl #5
200098e0:	ebb0 1f01 	cmp.w	r0, r1, lsl #4
200098e4:	bf00      	nop
200098e6:	eb42 0202 	adc.w	r2, r2, r2
200098ea:	bf28      	it	cs
200098ec:	eba0 1001 	subcs.w	r0, r0, r1, lsl #4
200098f0:	ebb0 0fc1 	cmp.w	r0, r1, lsl #3
200098f4:	bf00      	nop
200098f6:	eb42 0202 	adc.w	r2, r2, r2
200098fa:	bf28      	it	cs
200098fc:	eba0 00c1 	subcs.w	r0, r0, r1, lsl #3
20009900:	ebb0 0f81 	cmp.w	r0, r1, lsl #2
20009904:	bf00      	nop
20009906:	eb42 0202 	adc.w	r2, r2, r2
2000990a:	bf28      	it	cs
2000990c:	eba0 0081 	subcs.w	r0, r0, r1, lsl #2
20009910:	ebb0 0f41 	cmp.w	r0, r1, lsl #1
20009914:	bf00      	nop
20009916:	eb42 0202 	adc.w	r2, r2, r2
2000991a:	bf28      	it	cs
2000991c:	eba0 0041 	subcs.w	r0, r0, r1, lsl #1
20009920:	ebb0 0f01 	cmp.w	r0, r1
20009924:	bf00      	nop
20009926:	eb42 0202 	adc.w	r2, r2, r2
2000992a:	bf28      	it	cs
2000992c:	eba0 0001 	subcs.w	r0, r0, r1
20009930:	4610      	mov	r0, r2
20009932:	4770      	bx	lr
20009934:	bf0c      	ite	eq
20009936:	2001      	moveq	r0, #1
20009938:	2000      	movne	r0, #0
2000993a:	4770      	bx	lr
2000993c:	fab1 f281 	clz	r2, r1
20009940:	f1c2 021f 	rsb	r2, r2, #31
20009944:	fa20 f002 	lsr.w	r0, r0, r2
20009948:	4770      	bx	lr
2000994a:	b108      	cbz	r0, 20009950 <__aeabi_uidiv+0x258>
2000994c:	f04f 30ff 	mov.w	r0, #4294967295
20009950:	f000 b80e 	b.w	20009970 <__aeabi_idiv0>

20009954 <__aeabi_uidivmod>:
20009954:	2900      	cmp	r1, #0
20009956:	d0f8      	beq.n	2000994a <__aeabi_uidiv+0x252>
20009958:	e92d 4003 	stmdb	sp!, {r0, r1, lr}
2000995c:	f7ff fecc 	bl	200096f8 <__aeabi_uidiv>
20009960:	e8bd 4006 	ldmia.w	sp!, {r1, r2, lr}
20009964:	fb02 f300 	mul.w	r3, r2, r0
20009968:	eba1 0103 	sub.w	r1, r1, r3
2000996c:	4770      	bx	lr
2000996e:	bf00      	nop

20009970 <__aeabi_idiv0>:
20009970:	4770      	bx	lr
20009972:	bf00      	nop

20009974 <__gedf2>:
20009974:	f04f 3cff 	mov.w	ip, #4294967295
20009978:	e006      	b.n	20009988 <__cmpdf2+0x4>
2000997a:	bf00      	nop

2000997c <__ledf2>:
2000997c:	f04f 0c01 	mov.w	ip, #1
20009980:	e002      	b.n	20009988 <__cmpdf2+0x4>
20009982:	bf00      	nop

20009984 <__cmpdf2>:
20009984:	f04f 0c01 	mov.w	ip, #1
20009988:	f84d cd04 	str.w	ip, [sp, #-4]!
2000998c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
20009990:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
20009994:	ea4f 0c43 	mov.w	ip, r3, lsl #1
20009998:	bf18      	it	ne
2000999a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
2000999e:	d01b      	beq.n	200099d8 <__cmpdf2+0x54>
200099a0:	b001      	add	sp, #4
200099a2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
200099a6:	bf0c      	ite	eq
200099a8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
200099ac:	ea91 0f03 	teqne	r1, r3
200099b0:	bf02      	ittt	eq
200099b2:	ea90 0f02 	teqeq	r0, r2
200099b6:	2000      	moveq	r0, #0
200099b8:	4770      	bxeq	lr
200099ba:	f110 0f00 	cmn.w	r0, #0
200099be:	ea91 0f03 	teq	r1, r3
200099c2:	bf58      	it	pl
200099c4:	4299      	cmppl	r1, r3
200099c6:	bf08      	it	eq
200099c8:	4290      	cmpeq	r0, r2
200099ca:	bf2c      	ite	cs
200099cc:	17d8      	asrcs	r0, r3, #31
200099ce:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
200099d2:	f040 0001 	orr.w	r0, r0, #1
200099d6:	4770      	bx	lr
200099d8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
200099dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
200099e0:	d102      	bne.n	200099e8 <__cmpdf2+0x64>
200099e2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
200099e6:	d107      	bne.n	200099f8 <__cmpdf2+0x74>
200099e8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
200099ec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
200099f0:	d1d6      	bne.n	200099a0 <__cmpdf2+0x1c>
200099f2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
200099f6:	d0d3      	beq.n	200099a0 <__cmpdf2+0x1c>
200099f8:	f85d 0b04 	ldr.w	r0, [sp], #4
200099fc:	4770      	bx	lr
200099fe:	bf00      	nop

20009a00 <__aeabi_cdrcmple>:
20009a00:	4684      	mov	ip, r0
20009a02:	4610      	mov	r0, r2
20009a04:	4662      	mov	r2, ip
20009a06:	468c      	mov	ip, r1
20009a08:	4619      	mov	r1, r3
20009a0a:	4663      	mov	r3, ip
20009a0c:	e000      	b.n	20009a10 <__aeabi_cdcmpeq>
20009a0e:	bf00      	nop

20009a10 <__aeabi_cdcmpeq>:
20009a10:	b501      	push	{r0, lr}
20009a12:	f7ff ffb7 	bl	20009984 <__cmpdf2>
20009a16:	2800      	cmp	r0, #0
20009a18:	bf48      	it	mi
20009a1a:	f110 0f00 	cmnmi.w	r0, #0
20009a1e:	bd01      	pop	{r0, pc}

20009a20 <__aeabi_dcmpeq>:
20009a20:	f84d ed08 	str.w	lr, [sp, #-8]!
20009a24:	f7ff fff4 	bl	20009a10 <__aeabi_cdcmpeq>
20009a28:	bf0c      	ite	eq
20009a2a:	2001      	moveq	r0, #1
20009a2c:	2000      	movne	r0, #0
20009a2e:	f85d fb08 	ldr.w	pc, [sp], #8
20009a32:	bf00      	nop

20009a34 <__aeabi_dcmplt>:
20009a34:	f84d ed08 	str.w	lr, [sp, #-8]!
20009a38:	f7ff ffea 	bl	20009a10 <__aeabi_cdcmpeq>
20009a3c:	bf34      	ite	cc
20009a3e:	2001      	movcc	r0, #1
20009a40:	2000      	movcs	r0, #0
20009a42:	f85d fb08 	ldr.w	pc, [sp], #8
20009a46:	bf00      	nop

20009a48 <__aeabi_dcmple>:
20009a48:	f84d ed08 	str.w	lr, [sp, #-8]!
20009a4c:	f7ff ffe0 	bl	20009a10 <__aeabi_cdcmpeq>
20009a50:	bf94      	ite	ls
20009a52:	2001      	movls	r0, #1
20009a54:	2000      	movhi	r0, #0
20009a56:	f85d fb08 	ldr.w	pc, [sp], #8
20009a5a:	bf00      	nop

20009a5c <__aeabi_dcmpge>:
20009a5c:	f84d ed08 	str.w	lr, [sp, #-8]!
20009a60:	f7ff ffce 	bl	20009a00 <__aeabi_cdrcmple>
20009a64:	bf94      	ite	ls
20009a66:	2001      	movls	r0, #1
20009a68:	2000      	movhi	r0, #0
20009a6a:	f85d fb08 	ldr.w	pc, [sp], #8
20009a6e:	bf00      	nop

20009a70 <__aeabi_dcmpgt>:
20009a70:	f84d ed08 	str.w	lr, [sp, #-8]!
20009a74:	f7ff ffc4 	bl	20009a00 <__aeabi_cdrcmple>
20009a78:	bf34      	ite	cc
20009a7a:	2001      	movcc	r0, #1
20009a7c:	2000      	movcs	r0, #0
20009a7e:	f85d fb08 	ldr.w	pc, [sp], #8
20009a82:	bf00      	nop

20009a84 <__aeabi_uldivmod>:
20009a84:	b94b      	cbnz	r3, 20009a9a <__aeabi_uldivmod+0x16>
20009a86:	b942      	cbnz	r2, 20009a9a <__aeabi_uldivmod+0x16>
20009a88:	2900      	cmp	r1, #0
20009a8a:	bf08      	it	eq
20009a8c:	2800      	cmpeq	r0, #0
20009a8e:	d002      	beq.n	20009a96 <__aeabi_uldivmod+0x12>
20009a90:	f04f 31ff 	mov.w	r1, #4294967295
20009a94:	4608      	mov	r0, r1
20009a96:	f7ff bf6b 	b.w	20009970 <__aeabi_idiv0>
20009a9a:	b082      	sub	sp, #8
20009a9c:	46ec      	mov	ip, sp
20009a9e:	e92d 5000 	stmdb	sp!, {ip, lr}
20009aa2:	f000 f805 	bl	20009ab0 <__gnu_uldivmod_helper>
20009aa6:	f8dd e004 	ldr.w	lr, [sp, #4]
20009aaa:	b002      	add	sp, #8
20009aac:	bc0c      	pop	{r2, r3}
20009aae:	4770      	bx	lr

20009ab0 <__gnu_uldivmod_helper>:
20009ab0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
20009ab2:	4614      	mov	r4, r2
20009ab4:	461d      	mov	r5, r3
20009ab6:	4606      	mov	r6, r0
20009ab8:	460f      	mov	r7, r1
20009aba:	f000 f9d7 	bl	20009e6c <__udivdi3>
20009abe:	fb00 f505 	mul.w	r5, r0, r5
20009ac2:	fba0 2304 	umull	r2, r3, r0, r4
20009ac6:	fb04 5401 	mla	r4, r4, r1, r5
20009aca:	18e3      	adds	r3, r4, r3
20009acc:	1ab6      	subs	r6, r6, r2
20009ace:	eb67 0703 	sbc.w	r7, r7, r3
20009ad2:	9b06      	ldr	r3, [sp, #24]
20009ad4:	e9c3 6700 	strd	r6, r7, [r3]
20009ad8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
20009ada:	bf00      	nop

20009adc <__gnu_ldivmod_helper>:
20009adc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
20009ade:	4614      	mov	r4, r2
20009ae0:	461d      	mov	r5, r3
20009ae2:	4606      	mov	r6, r0
20009ae4:	460f      	mov	r7, r1
20009ae6:	f000 f80f 	bl	20009b08 <__divdi3>
20009aea:	fb00 f505 	mul.w	r5, r0, r5
20009aee:	fba0 2304 	umull	r2, r3, r0, r4
20009af2:	fb04 5401 	mla	r4, r4, r1, r5
20009af6:	18e3      	adds	r3, r4, r3
20009af8:	1ab6      	subs	r6, r6, r2
20009afa:	eb67 0703 	sbc.w	r7, r7, r3
20009afe:	9b06      	ldr	r3, [sp, #24]
20009b00:	e9c3 6700 	strd	r6, r7, [r3]
20009b04:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
20009b06:	bf00      	nop

20009b08 <__divdi3>:
20009b08:	2900      	cmp	r1, #0
20009b0a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20009b0e:	b085      	sub	sp, #20
20009b10:	f2c0 80c8 	blt.w	20009ca4 <__divdi3+0x19c>
20009b14:	2600      	movs	r6, #0
20009b16:	2b00      	cmp	r3, #0
20009b18:	f2c0 80bf 	blt.w	20009c9a <__divdi3+0x192>
20009b1c:	4689      	mov	r9, r1
20009b1e:	4614      	mov	r4, r2
20009b20:	4605      	mov	r5, r0
20009b22:	469b      	mov	fp, r3
20009b24:	2b00      	cmp	r3, #0
20009b26:	d14a      	bne.n	20009bbe <__divdi3+0xb6>
20009b28:	428a      	cmp	r2, r1
20009b2a:	d957      	bls.n	20009bdc <__divdi3+0xd4>
20009b2c:	fab2 f382 	clz	r3, r2
20009b30:	b153      	cbz	r3, 20009b48 <__divdi3+0x40>
20009b32:	f1c3 0020 	rsb	r0, r3, #32
20009b36:	fa01 f903 	lsl.w	r9, r1, r3
20009b3a:	fa25 f800 	lsr.w	r8, r5, r0
20009b3e:	fa12 f403 	lsls.w	r4, r2, r3
20009b42:	409d      	lsls	r5, r3
20009b44:	ea48 0909 	orr.w	r9, r8, r9
20009b48:	0c27      	lsrs	r7, r4, #16
20009b4a:	4648      	mov	r0, r9
20009b4c:	4639      	mov	r1, r7
20009b4e:	fa1f fb84 	uxth.w	fp, r4
20009b52:	f7ff fdd1 	bl	200096f8 <__aeabi_uidiv>
20009b56:	4639      	mov	r1, r7
20009b58:	4682      	mov	sl, r0
20009b5a:	4648      	mov	r0, r9
20009b5c:	f7ff fefa 	bl	20009954 <__aeabi_uidivmod>
20009b60:	0c2a      	lsrs	r2, r5, #16
20009b62:	fb0b f30a 	mul.w	r3, fp, sl
20009b66:	ea42 4901 	orr.w	r9, r2, r1, lsl #16
20009b6a:	454b      	cmp	r3, r9
20009b6c:	d909      	bls.n	20009b82 <__divdi3+0x7a>
20009b6e:	eb19 0904 	adds.w	r9, r9, r4
20009b72:	f10a 3aff 	add.w	sl, sl, #4294967295
20009b76:	d204      	bcs.n	20009b82 <__divdi3+0x7a>
20009b78:	454b      	cmp	r3, r9
20009b7a:	bf84      	itt	hi
20009b7c:	f10a 3aff 	addhi.w	sl, sl, #4294967295
20009b80:	44a1      	addhi	r9, r4
20009b82:	ebc3 0909 	rsb	r9, r3, r9
20009b86:	4639      	mov	r1, r7
20009b88:	4648      	mov	r0, r9
20009b8a:	b2ad      	uxth	r5, r5
20009b8c:	f7ff fdb4 	bl	200096f8 <__aeabi_uidiv>
20009b90:	4639      	mov	r1, r7
20009b92:	4680      	mov	r8, r0
20009b94:	4648      	mov	r0, r9
20009b96:	f7ff fedd 	bl	20009954 <__aeabi_uidivmod>
20009b9a:	fb0b fb08 	mul.w	fp, fp, r8
20009b9e:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
20009ba2:	45ab      	cmp	fp, r5
20009ba4:	d907      	bls.n	20009bb6 <__divdi3+0xae>
20009ba6:	192d      	adds	r5, r5, r4
20009ba8:	f108 38ff 	add.w	r8, r8, #4294967295
20009bac:	d203      	bcs.n	20009bb6 <__divdi3+0xae>
20009bae:	45ab      	cmp	fp, r5
20009bb0:	bf88      	it	hi
20009bb2:	f108 38ff 	addhi.w	r8, r8, #4294967295
20009bb6:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
20009bba:	2700      	movs	r7, #0
20009bbc:	e003      	b.n	20009bc6 <__divdi3+0xbe>
20009bbe:	428b      	cmp	r3, r1
20009bc0:	d957      	bls.n	20009c72 <__divdi3+0x16a>
20009bc2:	2700      	movs	r7, #0
20009bc4:	46b8      	mov	r8, r7
20009bc6:	4642      	mov	r2, r8
20009bc8:	463b      	mov	r3, r7
20009bca:	b116      	cbz	r6, 20009bd2 <__divdi3+0xca>
20009bcc:	4252      	negs	r2, r2
20009bce:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
20009bd2:	4619      	mov	r1, r3
20009bd4:	4610      	mov	r0, r2
20009bd6:	b005      	add	sp, #20
20009bd8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20009bdc:	b922      	cbnz	r2, 20009be8 <__divdi3+0xe0>
20009bde:	4611      	mov	r1, r2
20009be0:	2001      	movs	r0, #1
20009be2:	f7ff fd89 	bl	200096f8 <__aeabi_uidiv>
20009be6:	4604      	mov	r4, r0
20009be8:	fab4 f884 	clz	r8, r4
20009bec:	f1b8 0f00 	cmp.w	r8, #0
20009bf0:	d15e      	bne.n	20009cb0 <__divdi3+0x1a8>
20009bf2:	ebc4 0809 	rsb	r8, r4, r9
20009bf6:	0c27      	lsrs	r7, r4, #16
20009bf8:	fa1f f984 	uxth.w	r9, r4
20009bfc:	2101      	movs	r1, #1
20009bfe:	9102      	str	r1, [sp, #8]
20009c00:	4639      	mov	r1, r7
20009c02:	4640      	mov	r0, r8
20009c04:	f7ff fd78 	bl	200096f8 <__aeabi_uidiv>
20009c08:	4639      	mov	r1, r7
20009c0a:	4682      	mov	sl, r0
20009c0c:	4640      	mov	r0, r8
20009c0e:	f7ff fea1 	bl	20009954 <__aeabi_uidivmod>
20009c12:	ea4f 4815 	mov.w	r8, r5, lsr #16
20009c16:	fb09 f30a 	mul.w	r3, r9, sl
20009c1a:	ea48 4b01 	orr.w	fp, r8, r1, lsl #16
20009c1e:	455b      	cmp	r3, fp
20009c20:	d909      	bls.n	20009c36 <__divdi3+0x12e>
20009c22:	eb1b 0b04 	adds.w	fp, fp, r4
20009c26:	f10a 3aff 	add.w	sl, sl, #4294967295
20009c2a:	d204      	bcs.n	20009c36 <__divdi3+0x12e>
20009c2c:	455b      	cmp	r3, fp
20009c2e:	bf84      	itt	hi
20009c30:	f10a 3aff 	addhi.w	sl, sl, #4294967295
20009c34:	44a3      	addhi	fp, r4
20009c36:	ebc3 0b0b 	rsb	fp, r3, fp
20009c3a:	4639      	mov	r1, r7
20009c3c:	4658      	mov	r0, fp
20009c3e:	b2ad      	uxth	r5, r5
20009c40:	f7ff fd5a 	bl	200096f8 <__aeabi_uidiv>
20009c44:	4639      	mov	r1, r7
20009c46:	4680      	mov	r8, r0
20009c48:	4658      	mov	r0, fp
20009c4a:	f7ff fe83 	bl	20009954 <__aeabi_uidivmod>
20009c4e:	fb09 f908 	mul.w	r9, r9, r8
20009c52:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
20009c56:	45a9      	cmp	r9, r5
20009c58:	d907      	bls.n	20009c6a <__divdi3+0x162>
20009c5a:	192d      	adds	r5, r5, r4
20009c5c:	f108 38ff 	add.w	r8, r8, #4294967295
20009c60:	d203      	bcs.n	20009c6a <__divdi3+0x162>
20009c62:	45a9      	cmp	r9, r5
20009c64:	bf88      	it	hi
20009c66:	f108 38ff 	addhi.w	r8, r8, #4294967295
20009c6a:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
20009c6e:	9f02      	ldr	r7, [sp, #8]
20009c70:	e7a9      	b.n	20009bc6 <__divdi3+0xbe>
20009c72:	fab3 f783 	clz	r7, r3
20009c76:	2f00      	cmp	r7, #0
20009c78:	d168      	bne.n	20009d4c <__divdi3+0x244>
20009c7a:	428b      	cmp	r3, r1
20009c7c:	bf2c      	ite	cs
20009c7e:	f04f 0900 	movcs.w	r9, #0
20009c82:	f04f 0901 	movcc.w	r9, #1
20009c86:	4282      	cmp	r2, r0
20009c88:	bf8c      	ite	hi
20009c8a:	464c      	movhi	r4, r9
20009c8c:	f049 0401 	orrls.w	r4, r9, #1
20009c90:	2c00      	cmp	r4, #0
20009c92:	d096      	beq.n	20009bc2 <__divdi3+0xba>
20009c94:	f04f 0801 	mov.w	r8, #1
20009c98:	e795      	b.n	20009bc6 <__divdi3+0xbe>
20009c9a:	4252      	negs	r2, r2
20009c9c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
20009ca0:	43f6      	mvns	r6, r6
20009ca2:	e73b      	b.n	20009b1c <__divdi3+0x14>
20009ca4:	4240      	negs	r0, r0
20009ca6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
20009caa:	f04f 36ff 	mov.w	r6, #4294967295
20009cae:	e732      	b.n	20009b16 <__divdi3+0xe>
20009cb0:	fa04 f408 	lsl.w	r4, r4, r8
20009cb4:	f1c8 0720 	rsb	r7, r8, #32
20009cb8:	fa35 f307 	lsrs.w	r3, r5, r7
20009cbc:	fa29 fa07 	lsr.w	sl, r9, r7
20009cc0:	0c27      	lsrs	r7, r4, #16
20009cc2:	fa09 fb08 	lsl.w	fp, r9, r8
20009cc6:	4639      	mov	r1, r7
20009cc8:	4650      	mov	r0, sl
20009cca:	ea43 020b 	orr.w	r2, r3, fp
20009cce:	9202      	str	r2, [sp, #8]
20009cd0:	f7ff fd12 	bl	200096f8 <__aeabi_uidiv>
20009cd4:	4639      	mov	r1, r7
20009cd6:	fa1f f984 	uxth.w	r9, r4
20009cda:	4683      	mov	fp, r0
20009cdc:	4650      	mov	r0, sl
20009cde:	f7ff fe39 	bl	20009954 <__aeabi_uidivmod>
20009ce2:	9802      	ldr	r0, [sp, #8]
20009ce4:	fb09 f20b 	mul.w	r2, r9, fp
20009ce8:	0c03      	lsrs	r3, r0, #16
20009cea:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
20009cee:	429a      	cmp	r2, r3
20009cf0:	d904      	bls.n	20009cfc <__divdi3+0x1f4>
20009cf2:	191b      	adds	r3, r3, r4
20009cf4:	f10b 3bff 	add.w	fp, fp, #4294967295
20009cf8:	f0c0 80b1 	bcc.w	20009e5e <__divdi3+0x356>
20009cfc:	1a9b      	subs	r3, r3, r2
20009cfe:	4639      	mov	r1, r7
20009d00:	4618      	mov	r0, r3
20009d02:	9301      	str	r3, [sp, #4]
20009d04:	f7ff fcf8 	bl	200096f8 <__aeabi_uidiv>
20009d08:	9901      	ldr	r1, [sp, #4]
20009d0a:	4682      	mov	sl, r0
20009d0c:	4608      	mov	r0, r1
20009d0e:	4639      	mov	r1, r7
20009d10:	f7ff fe20 	bl	20009954 <__aeabi_uidivmod>
20009d14:	f8dd c008 	ldr.w	ip, [sp, #8]
20009d18:	fb09 f30a 	mul.w	r3, r9, sl
20009d1c:	fa1f f08c 	uxth.w	r0, ip
20009d20:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
20009d24:	4293      	cmp	r3, r2
20009d26:	d908      	bls.n	20009d3a <__divdi3+0x232>
20009d28:	1912      	adds	r2, r2, r4
20009d2a:	f10a 3aff 	add.w	sl, sl, #4294967295
20009d2e:	d204      	bcs.n	20009d3a <__divdi3+0x232>
20009d30:	4293      	cmp	r3, r2
20009d32:	bf84      	itt	hi
20009d34:	f10a 3aff 	addhi.w	sl, sl, #4294967295
20009d38:	1912      	addhi	r2, r2, r4
20009d3a:	fa05 f508 	lsl.w	r5, r5, r8
20009d3e:	ea4a 4e0b 	orr.w	lr, sl, fp, lsl #16
20009d42:	ebc3 0802 	rsb	r8, r3, r2
20009d46:	f8cd e008 	str.w	lr, [sp, #8]
20009d4a:	e759      	b.n	20009c00 <__divdi3+0xf8>
20009d4c:	f1c7 0020 	rsb	r0, r7, #32
20009d50:	fa03 fa07 	lsl.w	sl, r3, r7
20009d54:	40c2      	lsrs	r2, r0
20009d56:	fa35 f300 	lsrs.w	r3, r5, r0
20009d5a:	ea42 0b0a 	orr.w	fp, r2, sl
20009d5e:	fa21 f800 	lsr.w	r8, r1, r0
20009d62:	fa01 f907 	lsl.w	r9, r1, r7
20009d66:	4640      	mov	r0, r8
20009d68:	ea4f 4a1b 	mov.w	sl, fp, lsr #16
20009d6c:	ea43 0109 	orr.w	r1, r3, r9
20009d70:	9102      	str	r1, [sp, #8]
20009d72:	4651      	mov	r1, sl
20009d74:	fa1f f28b 	uxth.w	r2, fp
20009d78:	9203      	str	r2, [sp, #12]
20009d7a:	f7ff fcbd 	bl	200096f8 <__aeabi_uidiv>
20009d7e:	4651      	mov	r1, sl
20009d80:	4681      	mov	r9, r0
20009d82:	4640      	mov	r0, r8
20009d84:	f7ff fde6 	bl	20009954 <__aeabi_uidivmod>
20009d88:	9b03      	ldr	r3, [sp, #12]
20009d8a:	f8dd c008 	ldr.w	ip, [sp, #8]
20009d8e:	fb03 f209 	mul.w	r2, r3, r9
20009d92:	ea4f 401c 	mov.w	r0, ip, lsr #16
20009d96:	fa14 f307 	lsls.w	r3, r4, r7
20009d9a:	ea40 4401 	orr.w	r4, r0, r1, lsl #16
20009d9e:	42a2      	cmp	r2, r4
20009da0:	d904      	bls.n	20009dac <__divdi3+0x2a4>
20009da2:	eb14 040b 	adds.w	r4, r4, fp
20009da6:	f109 39ff 	add.w	r9, r9, #4294967295
20009daa:	d352      	bcc.n	20009e52 <__divdi3+0x34a>
20009dac:	1aa4      	subs	r4, r4, r2
20009dae:	4651      	mov	r1, sl
20009db0:	4620      	mov	r0, r4
20009db2:	9301      	str	r3, [sp, #4]
20009db4:	f7ff fca0 	bl	200096f8 <__aeabi_uidiv>
20009db8:	4651      	mov	r1, sl
20009dba:	4680      	mov	r8, r0
20009dbc:	4620      	mov	r0, r4
20009dbe:	f7ff fdc9 	bl	20009954 <__aeabi_uidivmod>
20009dc2:	9803      	ldr	r0, [sp, #12]
20009dc4:	f8dd c008 	ldr.w	ip, [sp, #8]
20009dc8:	fb00 f208 	mul.w	r2, r0, r8
20009dcc:	fa1f f38c 	uxth.w	r3, ip
20009dd0:	ea43 4001 	orr.w	r0, r3, r1, lsl #16
20009dd4:	9b01      	ldr	r3, [sp, #4]
20009dd6:	4282      	cmp	r2, r0
20009dd8:	d904      	bls.n	20009de4 <__divdi3+0x2dc>
20009dda:	eb10 000b 	adds.w	r0, r0, fp
20009dde:	f108 38ff 	add.w	r8, r8, #4294967295
20009de2:	d330      	bcc.n	20009e46 <__divdi3+0x33e>
20009de4:	ea48 4809 	orr.w	r8, r8, r9, lsl #16
20009de8:	fa1f fc83 	uxth.w	ip, r3
20009dec:	0c1b      	lsrs	r3, r3, #16
20009dee:	1a80      	subs	r0, r0, r2
20009df0:	fa1f fe88 	uxth.w	lr, r8
20009df4:	ea4f 4a18 	mov.w	sl, r8, lsr #16
20009df8:	fb0c f90e 	mul.w	r9, ip, lr
20009dfc:	fb0c fc0a 	mul.w	ip, ip, sl
20009e00:	fb03 c10e 	mla	r1, r3, lr, ip
20009e04:	fb03 f20a 	mul.w	r2, r3, sl
20009e08:	eb01 4119 	add.w	r1, r1, r9, lsr #16
20009e0c:	458c      	cmp	ip, r1
20009e0e:	bf88      	it	hi
20009e10:	f502 3280 	addhi.w	r2, r2, #65536	; 0x10000
20009e14:	eb02 4e11 	add.w	lr, r2, r1, lsr #16
20009e18:	4570      	cmp	r0, lr
20009e1a:	d310      	bcc.n	20009e3e <__divdi3+0x336>
20009e1c:	fa1f f989 	uxth.w	r9, r9
20009e20:	fa05 f707 	lsl.w	r7, r5, r7
20009e24:	eb09 4001 	add.w	r0, r9, r1, lsl #16
20009e28:	bf14      	ite	ne
20009e2a:	2200      	movne	r2, #0
20009e2c:	2201      	moveq	r2, #1
20009e2e:	4287      	cmp	r7, r0
20009e30:	bf2c      	ite	cs
20009e32:	2700      	movcs	r7, #0
20009e34:	f002 0701 	andcc.w	r7, r2, #1
20009e38:	2f00      	cmp	r7, #0
20009e3a:	f43f aec4 	beq.w	20009bc6 <__divdi3+0xbe>
20009e3e:	f108 38ff 	add.w	r8, r8, #4294967295
20009e42:	2700      	movs	r7, #0
20009e44:	e6bf      	b.n	20009bc6 <__divdi3+0xbe>
20009e46:	4282      	cmp	r2, r0
20009e48:	bf84      	itt	hi
20009e4a:	4458      	addhi	r0, fp
20009e4c:	f108 38ff 	addhi.w	r8, r8, #4294967295
20009e50:	e7c8      	b.n	20009de4 <__divdi3+0x2dc>
20009e52:	42a2      	cmp	r2, r4
20009e54:	bf84      	itt	hi
20009e56:	f109 39ff 	addhi.w	r9, r9, #4294967295
20009e5a:	445c      	addhi	r4, fp
20009e5c:	e7a6      	b.n	20009dac <__divdi3+0x2a4>
20009e5e:	429a      	cmp	r2, r3
20009e60:	bf84      	itt	hi
20009e62:	f10b 3bff 	addhi.w	fp, fp, #4294967295
20009e66:	191b      	addhi	r3, r3, r4
20009e68:	e748      	b.n	20009cfc <__divdi3+0x1f4>
20009e6a:	bf00      	nop

20009e6c <__udivdi3>:
20009e6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20009e70:	460c      	mov	r4, r1
20009e72:	b083      	sub	sp, #12
20009e74:	4680      	mov	r8, r0
20009e76:	4616      	mov	r6, r2
20009e78:	4689      	mov	r9, r1
20009e7a:	461f      	mov	r7, r3
20009e7c:	4615      	mov	r5, r2
20009e7e:	468a      	mov	sl, r1
20009e80:	2b00      	cmp	r3, #0
20009e82:	d14b      	bne.n	20009f1c <__udivdi3+0xb0>
20009e84:	428a      	cmp	r2, r1
20009e86:	d95c      	bls.n	20009f42 <__udivdi3+0xd6>
20009e88:	fab2 f382 	clz	r3, r2
20009e8c:	b15b      	cbz	r3, 20009ea6 <__udivdi3+0x3a>
20009e8e:	f1c3 0020 	rsb	r0, r3, #32
20009e92:	fa01 fa03 	lsl.w	sl, r1, r3
20009e96:	fa28 f200 	lsr.w	r2, r8, r0
20009e9a:	fa16 f503 	lsls.w	r5, r6, r3
20009e9e:	fa08 f803 	lsl.w	r8, r8, r3
20009ea2:	ea42 0a0a 	orr.w	sl, r2, sl
20009ea6:	0c2e      	lsrs	r6, r5, #16
20009ea8:	4650      	mov	r0, sl
20009eaa:	4631      	mov	r1, r6
20009eac:	b2af      	uxth	r7, r5
20009eae:	f7ff fc23 	bl	200096f8 <__aeabi_uidiv>
20009eb2:	4631      	mov	r1, r6
20009eb4:	ea4f 4418 	mov.w	r4, r8, lsr #16
20009eb8:	4681      	mov	r9, r0
20009eba:	4650      	mov	r0, sl
20009ebc:	f7ff fd4a 	bl	20009954 <__aeabi_uidivmod>
20009ec0:	fb07 f309 	mul.w	r3, r7, r9
20009ec4:	ea44 4a01 	orr.w	sl, r4, r1, lsl #16
20009ec8:	4553      	cmp	r3, sl
20009eca:	d909      	bls.n	20009ee0 <__udivdi3+0x74>
20009ecc:	eb1a 0a05 	adds.w	sl, sl, r5
20009ed0:	f109 39ff 	add.w	r9, r9, #4294967295
20009ed4:	d204      	bcs.n	20009ee0 <__udivdi3+0x74>
20009ed6:	4553      	cmp	r3, sl
20009ed8:	bf84      	itt	hi
20009eda:	f109 39ff 	addhi.w	r9, r9, #4294967295
20009ede:	44aa      	addhi	sl, r5
20009ee0:	ebc3 0a0a 	rsb	sl, r3, sl
20009ee4:	4631      	mov	r1, r6
20009ee6:	4650      	mov	r0, sl
20009ee8:	fa1f f888 	uxth.w	r8, r8
20009eec:	f7ff fc04 	bl	200096f8 <__aeabi_uidiv>
20009ef0:	4631      	mov	r1, r6
20009ef2:	4604      	mov	r4, r0
20009ef4:	4650      	mov	r0, sl
20009ef6:	f7ff fd2d 	bl	20009954 <__aeabi_uidivmod>
20009efa:	fb07 f704 	mul.w	r7, r7, r4
20009efe:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
20009f02:	4547      	cmp	r7, r8
20009f04:	d906      	bls.n	20009f14 <__udivdi3+0xa8>
20009f06:	3c01      	subs	r4, #1
20009f08:	eb18 0805 	adds.w	r8, r8, r5
20009f0c:	d202      	bcs.n	20009f14 <__udivdi3+0xa8>
20009f0e:	4547      	cmp	r7, r8
20009f10:	bf88      	it	hi
20009f12:	3c01      	subhi	r4, #1
20009f14:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
20009f18:	2600      	movs	r6, #0
20009f1a:	e05c      	b.n	20009fd6 <__udivdi3+0x16a>
20009f1c:	428b      	cmp	r3, r1
20009f1e:	d858      	bhi.n	20009fd2 <__udivdi3+0x166>
20009f20:	fab3 f683 	clz	r6, r3
20009f24:	2e00      	cmp	r6, #0
20009f26:	d15b      	bne.n	20009fe0 <__udivdi3+0x174>
20009f28:	428b      	cmp	r3, r1
20009f2a:	bf2c      	ite	cs
20009f2c:	2200      	movcs	r2, #0
20009f2e:	2201      	movcc	r2, #1
20009f30:	4285      	cmp	r5, r0
20009f32:	bf8c      	ite	hi
20009f34:	4615      	movhi	r5, r2
20009f36:	f042 0501 	orrls.w	r5, r2, #1
20009f3a:	2d00      	cmp	r5, #0
20009f3c:	d049      	beq.n	20009fd2 <__udivdi3+0x166>
20009f3e:	2401      	movs	r4, #1
20009f40:	e049      	b.n	20009fd6 <__udivdi3+0x16a>
20009f42:	b922      	cbnz	r2, 20009f4e <__udivdi3+0xe2>
20009f44:	4611      	mov	r1, r2
20009f46:	2001      	movs	r0, #1
20009f48:	f7ff fbd6 	bl	200096f8 <__aeabi_uidiv>
20009f4c:	4605      	mov	r5, r0
20009f4e:	fab5 f685 	clz	r6, r5
20009f52:	2e00      	cmp	r6, #0
20009f54:	f040 80ba 	bne.w	2000a0cc <__udivdi3+0x260>
20009f58:	1b64      	subs	r4, r4, r5
20009f5a:	0c2f      	lsrs	r7, r5, #16
20009f5c:	fa1f fa85 	uxth.w	sl, r5
20009f60:	2601      	movs	r6, #1
20009f62:	4639      	mov	r1, r7
20009f64:	4620      	mov	r0, r4
20009f66:	f7ff fbc7 	bl	200096f8 <__aeabi_uidiv>
20009f6a:	4639      	mov	r1, r7
20009f6c:	ea4f 4b18 	mov.w	fp, r8, lsr #16
20009f70:	4681      	mov	r9, r0
20009f72:	4620      	mov	r0, r4
20009f74:	f7ff fcee 	bl	20009954 <__aeabi_uidivmod>
20009f78:	fb0a f309 	mul.w	r3, sl, r9
20009f7c:	ea4b 4b01 	orr.w	fp, fp, r1, lsl #16
20009f80:	455b      	cmp	r3, fp
20009f82:	d909      	bls.n	20009f98 <__udivdi3+0x12c>
20009f84:	eb1b 0b05 	adds.w	fp, fp, r5
20009f88:	f109 39ff 	add.w	r9, r9, #4294967295
20009f8c:	d204      	bcs.n	20009f98 <__udivdi3+0x12c>
20009f8e:	455b      	cmp	r3, fp
20009f90:	bf84      	itt	hi
20009f92:	f109 39ff 	addhi.w	r9, r9, #4294967295
20009f96:	44ab      	addhi	fp, r5
20009f98:	ebc3 0b0b 	rsb	fp, r3, fp
20009f9c:	4639      	mov	r1, r7
20009f9e:	4658      	mov	r0, fp
20009fa0:	fa1f f888 	uxth.w	r8, r8
20009fa4:	f7ff fba8 	bl	200096f8 <__aeabi_uidiv>
20009fa8:	4639      	mov	r1, r7
20009faa:	4604      	mov	r4, r0
20009fac:	4658      	mov	r0, fp
20009fae:	f7ff fcd1 	bl	20009954 <__aeabi_uidivmod>
20009fb2:	fb0a fa04 	mul.w	sl, sl, r4
20009fb6:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
20009fba:	45c2      	cmp	sl, r8
20009fbc:	d906      	bls.n	20009fcc <__udivdi3+0x160>
20009fbe:	3c01      	subs	r4, #1
20009fc0:	eb18 0805 	adds.w	r8, r8, r5
20009fc4:	d202      	bcs.n	20009fcc <__udivdi3+0x160>
20009fc6:	45c2      	cmp	sl, r8
20009fc8:	bf88      	it	hi
20009fca:	3c01      	subhi	r4, #1
20009fcc:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
20009fd0:	e001      	b.n	20009fd6 <__udivdi3+0x16a>
20009fd2:	2600      	movs	r6, #0
20009fd4:	4634      	mov	r4, r6
20009fd6:	4631      	mov	r1, r6
20009fd8:	4620      	mov	r0, r4
20009fda:	b003      	add	sp, #12
20009fdc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20009fe0:	f1c6 0020 	rsb	r0, r6, #32
20009fe4:	40b3      	lsls	r3, r6
20009fe6:	fa32 f700 	lsrs.w	r7, r2, r0
20009fea:	fa21 fb00 	lsr.w	fp, r1, r0
20009fee:	431f      	orrs	r7, r3
20009ff0:	fa14 f206 	lsls.w	r2, r4, r6
20009ff4:	fa28 f100 	lsr.w	r1, r8, r0
20009ff8:	4658      	mov	r0, fp
20009ffa:	ea4f 4a17 	mov.w	sl, r7, lsr #16
20009ffe:	4311      	orrs	r1, r2
2000a000:	9100      	str	r1, [sp, #0]
2000a002:	4651      	mov	r1, sl
2000a004:	b2bb      	uxth	r3, r7
2000a006:	9301      	str	r3, [sp, #4]
2000a008:	f7ff fb76 	bl	200096f8 <__aeabi_uidiv>
2000a00c:	4651      	mov	r1, sl
2000a00e:	40b5      	lsls	r5, r6
2000a010:	4681      	mov	r9, r0
2000a012:	4658      	mov	r0, fp
2000a014:	f7ff fc9e 	bl	20009954 <__aeabi_uidivmod>
2000a018:	9c01      	ldr	r4, [sp, #4]
2000a01a:	9800      	ldr	r0, [sp, #0]
2000a01c:	fb04 f309 	mul.w	r3, r4, r9
2000a020:	ea4f 4c10 	mov.w	ip, r0, lsr #16
2000a024:	ea4c 4b01 	orr.w	fp, ip, r1, lsl #16
2000a028:	455b      	cmp	r3, fp
2000a02a:	d905      	bls.n	2000a038 <__udivdi3+0x1cc>
2000a02c:	eb1b 0b07 	adds.w	fp, fp, r7
2000a030:	f109 39ff 	add.w	r9, r9, #4294967295
2000a034:	f0c0 808e 	bcc.w	2000a154 <__udivdi3+0x2e8>
2000a038:	ebc3 0b0b 	rsb	fp, r3, fp
2000a03c:	4651      	mov	r1, sl
2000a03e:	4658      	mov	r0, fp
2000a040:	f7ff fb5a 	bl	200096f8 <__aeabi_uidiv>
2000a044:	4651      	mov	r1, sl
2000a046:	4604      	mov	r4, r0
2000a048:	4658      	mov	r0, fp
2000a04a:	f7ff fc83 	bl	20009954 <__aeabi_uidivmod>
2000a04e:	9801      	ldr	r0, [sp, #4]
2000a050:	9a00      	ldr	r2, [sp, #0]
2000a052:	fb00 f304 	mul.w	r3, r0, r4
2000a056:	fa1f fc82 	uxth.w	ip, r2
2000a05a:	ea4c 4201 	orr.w	r2, ip, r1, lsl #16
2000a05e:	4293      	cmp	r3, r2
2000a060:	d906      	bls.n	2000a070 <__udivdi3+0x204>
2000a062:	3c01      	subs	r4, #1
2000a064:	19d2      	adds	r2, r2, r7
2000a066:	d203      	bcs.n	2000a070 <__udivdi3+0x204>
2000a068:	4293      	cmp	r3, r2
2000a06a:	d901      	bls.n	2000a070 <__udivdi3+0x204>
2000a06c:	19d2      	adds	r2, r2, r7
2000a06e:	3c01      	subs	r4, #1
2000a070:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
2000a074:	b2a8      	uxth	r0, r5
2000a076:	1ad2      	subs	r2, r2, r3
2000a078:	0c2d      	lsrs	r5, r5, #16
2000a07a:	fa1f fc84 	uxth.w	ip, r4
2000a07e:	0c23      	lsrs	r3, r4, #16
2000a080:	fb00 f70c 	mul.w	r7, r0, ip
2000a084:	fb00 fe03 	mul.w	lr, r0, r3
2000a088:	fb05 e10c 	mla	r1, r5, ip, lr
2000a08c:	fb05 f503 	mul.w	r5, r5, r3
2000a090:	eb01 4117 	add.w	r1, r1, r7, lsr #16
2000a094:	458e      	cmp	lr, r1
2000a096:	bf88      	it	hi
2000a098:	f505 3580 	addhi.w	r5, r5, #65536	; 0x10000
2000a09c:	eb05 4511 	add.w	r5, r5, r1, lsr #16
2000a0a0:	42aa      	cmp	r2, r5
2000a0a2:	d310      	bcc.n	2000a0c6 <__udivdi3+0x25a>
2000a0a4:	b2bf      	uxth	r7, r7
2000a0a6:	fa08 f606 	lsl.w	r6, r8, r6
2000a0aa:	eb07 4201 	add.w	r2, r7, r1, lsl #16
2000a0ae:	bf14      	ite	ne
2000a0b0:	f04f 0e00 	movne.w	lr, #0
2000a0b4:	f04f 0e01 	moveq.w	lr, #1
2000a0b8:	4296      	cmp	r6, r2
2000a0ba:	bf2c      	ite	cs
2000a0bc:	2600      	movcs	r6, #0
2000a0be:	f00e 0601 	andcc.w	r6, lr, #1
2000a0c2:	2e00      	cmp	r6, #0
2000a0c4:	d087      	beq.n	20009fd6 <__udivdi3+0x16a>
2000a0c6:	3c01      	subs	r4, #1
2000a0c8:	2600      	movs	r6, #0
2000a0ca:	e784      	b.n	20009fd6 <__udivdi3+0x16a>
2000a0cc:	40b5      	lsls	r5, r6
2000a0ce:	f1c6 0120 	rsb	r1, r6, #32
2000a0d2:	fa24 f901 	lsr.w	r9, r4, r1
2000a0d6:	fa28 f201 	lsr.w	r2, r8, r1
2000a0da:	0c2f      	lsrs	r7, r5, #16
2000a0dc:	40b4      	lsls	r4, r6
2000a0de:	4639      	mov	r1, r7
2000a0e0:	4648      	mov	r0, r9
2000a0e2:	4322      	orrs	r2, r4
2000a0e4:	9200      	str	r2, [sp, #0]
2000a0e6:	f7ff fb07 	bl	200096f8 <__aeabi_uidiv>
2000a0ea:	4639      	mov	r1, r7
2000a0ec:	fa1f fa85 	uxth.w	sl, r5
2000a0f0:	4683      	mov	fp, r0
2000a0f2:	4648      	mov	r0, r9
2000a0f4:	f7ff fc2e 	bl	20009954 <__aeabi_uidivmod>
2000a0f8:	9b00      	ldr	r3, [sp, #0]
2000a0fa:	0c1a      	lsrs	r2, r3, #16
2000a0fc:	fb0a f30b 	mul.w	r3, sl, fp
2000a100:	ea42 4401 	orr.w	r4, r2, r1, lsl #16
2000a104:	42a3      	cmp	r3, r4
2000a106:	d903      	bls.n	2000a110 <__udivdi3+0x2a4>
2000a108:	1964      	adds	r4, r4, r5
2000a10a:	f10b 3bff 	add.w	fp, fp, #4294967295
2000a10e:	d327      	bcc.n	2000a160 <__udivdi3+0x2f4>
2000a110:	1ae4      	subs	r4, r4, r3
2000a112:	4639      	mov	r1, r7
2000a114:	4620      	mov	r0, r4
2000a116:	f7ff faef 	bl	200096f8 <__aeabi_uidiv>
2000a11a:	4639      	mov	r1, r7
2000a11c:	4681      	mov	r9, r0
2000a11e:	4620      	mov	r0, r4
2000a120:	f7ff fc18 	bl	20009954 <__aeabi_uidivmod>
2000a124:	9800      	ldr	r0, [sp, #0]
2000a126:	fb0a f309 	mul.w	r3, sl, r9
2000a12a:	fa1f fc80 	uxth.w	ip, r0
2000a12e:	ea4c 4401 	orr.w	r4, ip, r1, lsl #16
2000a132:	42a3      	cmp	r3, r4
2000a134:	d908      	bls.n	2000a148 <__udivdi3+0x2dc>
2000a136:	1964      	adds	r4, r4, r5
2000a138:	f109 39ff 	add.w	r9, r9, #4294967295
2000a13c:	d204      	bcs.n	2000a148 <__udivdi3+0x2dc>
2000a13e:	42a3      	cmp	r3, r4
2000a140:	bf84      	itt	hi
2000a142:	f109 39ff 	addhi.w	r9, r9, #4294967295
2000a146:	1964      	addhi	r4, r4, r5
2000a148:	fa08 f806 	lsl.w	r8, r8, r6
2000a14c:	1ae4      	subs	r4, r4, r3
2000a14e:	ea49 460b 	orr.w	r6, r9, fp, lsl #16
2000a152:	e706      	b.n	20009f62 <__udivdi3+0xf6>
2000a154:	455b      	cmp	r3, fp
2000a156:	bf84      	itt	hi
2000a158:	f109 39ff 	addhi.w	r9, r9, #4294967295
2000a15c:	44bb      	addhi	fp, r7
2000a15e:	e76b      	b.n	2000a038 <__udivdi3+0x1cc>
2000a160:	42a3      	cmp	r3, r4
2000a162:	bf84      	itt	hi
2000a164:	f10b 3bff 	addhi.w	fp, fp, #4294967295
2000a168:	1964      	addhi	r4, r4, r5
2000a16a:	e7d1      	b.n	2000a110 <__udivdi3+0x2a4>
2000a16c:	44434441 	.word	0x44434441
2000a170:	63657269 	.word	0x63657269
2000a174:	706e4974 	.word	0x706e4974
2000a178:	305f7475 	.word	0x305f7475
2000a17c:	00000000 	.word	0x00000000
2000a180:	44434441 	.word	0x44434441
2000a184:	63657269 	.word	0x63657269
2000a188:	706e4974 	.word	0x706e4974
2000a18c:	315f7475 	.word	0x315f7475
2000a190:	00000000 	.word	0x00000000
2000a194:	5f636461 	.word	0x5f636461
2000a198:	61746164 	.word	0x61746164
2000a19c:	203a665f 	.word	0x203a665f
2000a1a0:	0a0d6925 	.word	0x0a0d6925
2000a1a4:	00000000 	.word	0x00000000
2000a1a8:	5f636461 	.word	0x5f636461
2000a1ac:	61746164 	.word	0x61746164
2000a1b0:	203a625f 	.word	0x203a625f
2000a1b4:	0a0d6925 	.word	0x0a0d6925
2000a1b8:	0000000a 	.word	0x0000000a

2000a1bc <C.18.4679>:
2000a1bc:	ffffffff ffffffff 70616548 646e6120     ........Heap and
2000a1cc:	61747320 63206b63 696c6c6f 6e6f6973      stack collision
2000a1dc:	0000000a                                ....

2000a1e0 <adc_status_reg_lut>:
2000a1e0:	40021000 40021004 40021008              ...@...@...@

2000a1ec <C.16.3498>:
2000a1ec:	00040200                                ....

2000a1f0 <dac_ctrl_reg_lut>:
2000a1f0:	40020060 400200a0 400200e0              `..@...@...@

2000a1fc <dac_enable_masks_lut>:
2000a1fc:	00000010 00000020 00000040              .... ...@...

2000a208 <dac_byte2_reg_lut>:
2000a208:	4002006c 400200ac 400200ec              l..@...@...@

2000a214 <dac_byte01_reg_lut>:
2000a214:	40020500 40020504 40020508              ...@...@...@

2000a220 <comp_id_2_scb_lut>:
2000a220:	01010000 03030202 00000404              ............

2000a22c <C.16.2565>:
2000a22c:	00000001 00000002 00000004 00000001     ................

2000a23c <g_ace_current_resistors>:
2000a23c:	00010001 00010001                       ........

2000a244 <g_ace_external_varef_used>:
2000a244:	00000000                                ....

2000a248 <g_ace_channel_0_name>:
2000a248:	44434441 63657269 706e4974 305f7475     ADCDirectInput_0
2000a258:	00000000                                ....

2000a25c <g_ace_channel_1_name>:
2000a25c:	44434441 63657269 706e4974 315f7475     ADCDirectInput_1
2000a26c:	00000000                                ....

2000a270 <g_ace_ppe_transforms_desc_table>:
2000a270:	00130012 00004000 001c001b 00004000     .....@.......@..

2000a280 <g_ace_sse_proc_0_name>:
2000a280:	30434441 49414d5f 0000004e              ADC0_MAIN...

2000a28c <g_ace_sse_proc_0_sequence>:
2000a28c:	16021706 00001200                       ........

2000a294 <g_ace_sse_proc_1_name>:
2000a294:	31434441 49414d5f 0000004e              ADC1_MAIN...

2000a2a0 <g_ace_sse_proc_1_sequence>:
2000a2a0:	26022706 24cb2551 25510000 000024ca     .'.&Q%.$..Q%.$..
2000a2b0:	000023ff 000023ff 000023ff 000023ff     .#...#...#...#..
2000a2c0:	000023ff 00002319 00002005              .#...#... ..

2000a2cc <channel_quad_lut>:
2000a2cc:	000000ff 01010100 ffffff01 ffffffff     ................
2000a2dc:	020202ff 03030302 ffffff03 ffffffff     ................
2000a2ec:	040404ff ffffff04 ffffffff ffffffff     ................

2000a2fc <channel_type_lut>:
2000a2fc:	01000000 01000002 00000002 00ffff00     ................
2000a30c:	01000000 01000002 00000002 00ffff00     ................
2000a31c:	01000000 ffffff02 000000ff 00ffff00     ................

2000a32c <abps_channel_lut>:
2000a32c:	ff0000ff ff0101ff ffffffff ffffffff     ................
2000a33c:	ff0202ff ff0303ff ffffffff ffffffff     ................
2000a34c:	ff0404ff ffffffff ffffffff ffffffff     ................

2000a35c <abps_idx_lut>:
2000a35c:	ff0100ff ff0302ff ffffffff ffffffff     ................
2000a36c:	ff0504ff ff0706ff ffffffff ffffffff     ................
2000a37c:	ff0908ff ffffffff ffffffff ffffffff     ................

2000a38c <apbs_range>:
2000a38c:	28003c00 0a001400                       .<.(....

2000a394 <apbs_gain_lut>:
2000a394:	0204080c                                ....

2000a398 <_global_impure_ptr>:
2000a398:	2000a688 00000043                       ... C...

2000a3a0 <blanks.3577>:
2000a3a0:	20202020 20202020 20202020 20202020                     

2000a3b0 <zeroes.3578>:
2000a3b0:	30303030 30303030 30303030 30303030     0000000000000000
2000a3c0:	33323130 37363534 42413938 46454443     0123456789ABCDEF
2000a3d0:	00000000 00464e49 00666e69 004e414e     ....INF.inf.NAN.
2000a3e0:	006e616e 33323130 37363534 62613938     nan.0123456789ab
2000a3f0:	66656463 00000000 6c756e28 0000296c     cdef....(null)..
2000a400:	00000030 69666e49 7974696e 00000000     0...Infinity....
2000a410:	004e614e                                NaN.

2000a414 <__sf_fake_stdin>:
	...

2000a434 <__sf_fake_stdout>:
	...

2000a454 <__sf_fake_stderr>:
	...

2000a474 <charset>:
2000a474:	2000a4ac                                ... 

2000a478 <lconv>:
2000a478:	2000a4a8 2000a3d0 2000a3d0 2000a3d0     ... ... ... ... 
2000a488:	2000a3d0 2000a3d0 2000a3d0 2000a3d0     ... ... ... ... 
2000a498:	2000a3d0 2000a3d0 ffffffff ffffffff     ... ... ........
2000a4a8:	0000002e 2d4f5349 39353838 0000312d     ....ISO-8859-1..

2000a4b8 <__mprec_tens>:
2000a4b8:	00000000 3ff00000 00000000 40240000     .......?......$@
2000a4c8:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
2000a4d8:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
2000a4e8:	00000000 412e8480 00000000 416312d0     .......A......cA
2000a4f8:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
2000a508:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
2000a518:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
2000a528:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
2000a538:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
2000a548:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
2000a558:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
2000a568:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
2000a578:	79d99db4 44ea7843                       ...yCx.D

2000a580 <p05.2463>:
2000a580:	00000005 00000019 0000007d 00000000     ........}.......

2000a590 <__mprec_bigtens>:
2000a590:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
2000a5a0:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
2000a5b0:	7f73bf3c 75154fdd                       <.s..O.u

2000a5b8 <__mprec_tinytens>:
2000a5b8:	97d889bc 3c9cd2b2 d5a8a733 3949f623     .......<3...#.I9
2000a5c8:	44f4a73d 32a50ffd cf8c979d 255bba08     =..D...2......[%
2000a5d8:	64ac6f43 0ac80628                       Co.d(...

2000a5e0 <_init>:
2000a5e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
2000a5e2:	bf00      	nop
2000a5e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
2000a5e6:	bc08      	pop	{r3}
2000a5e8:	469e      	mov	lr, r3
2000a5ea:	4770      	bx	lr

2000a5ec <_fini>:
2000a5ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
2000a5ee:	bf00      	nop
2000a5f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
2000a5f2:	bc08      	pop	{r3}
2000a5f4:	469e      	mov	lr, r3
2000a5f6:	4770      	bx	lr

2000a5f8 <__frame_dummy_init_array_entry>:
2000a5f8:	0485 2000                                   ... 

2000a5fc <__do_global_dtors_aux_fini_array_entry>:
2000a5fc:	0471 2000                                   q.. 
