Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: LCD_Control_Test.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "LCD_Control_Test.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "LCD_Control_Test"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : LCD_Control_Test
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\Programming\EE2230_Final\LCD_Convert_Test\ipcore_dir\RAM.v" into library work
Parsing module <RAM>.
Analyzing Verilog file "D:\Programming\EE2230_Final\LCD_Convert_Test\RAM_ctrl.v" into library work
Parsing module <RAM_ctrl>.
Analyzing Verilog file "D:\Programming\EE2230_Final\LCD_Convert_Test\LCD_control.v" into library work
Parsing module <LCD_control>.
Analyzing Verilog file "D:\Programming\EE2230_Final\LCD_Convert_Test\keypad_scan.v" into library work
Parsing verilog file "global.v" included at line 7.
Parsing module <keypad_scan>.
Analyzing Verilog file "D:\Programming\EE2230_Final\LCD_Convert_Test\GameRAMControll.v" into library work
Parsing verilog file "global.v" included at line 14.
Parsing module <GameRAMControll>.
Analyzing Verilog file "D:\Programming\EE2230_Final\LCD_Convert_Test\ct_clkdivider.v" into library work
Parsing module <clock_divider>.
Analyzing Verilog file "D:\Programming\EE2230_Final\LCD_Convert_Test\clock_generator.v" into library work
Parsing verilog file "global.v" included at line 9.
Parsing module <clock_generator>.
Analyzing Verilog file "D:\Programming\EE2230_Final\LCD_Convert_Test\LCD_Control_Test.v" into library work
Parsing module <LCD_Control_Test>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "D:\Programming\EE2230_Final\LCD_Convert_Test\LCD_Control_Test.v" Line 83: Port addr_in is not connected to this instance

Elaborating module <LCD_Control_Test>.

Elaborating module <clock_divider(half_cycle=200,counter_width=8)>.

Elaborating module <clock_generator>.

Elaborating module <keypad_scan>.

Elaborating module <GameRAMControll>.

Elaborating module <RAM_ctrl>.

Elaborating module <RAM>.
WARNING:HDLCompiler:1499 - "D:\Programming\EE2230_Final\LCD_Convert_Test\ipcore_dir\RAM.v" Line 39: Empty module <RAM> remains a black box.

Elaborating module <LCD_control>.
WARNING:HDLCompiler:552 - "D:\Programming\EE2230_Final\LCD_Convert_Test\LCD_Control_Test.v" Line 83: Input port addr_in[3] is not connected on this instance

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <LCD_Control_Test>.
    Related source file is "D:\Programming\EE2230_Final\LCD_Convert_Test\LCD_Control_Test.v".
WARNING:Xst:2898 - Port 'addr_in', unconnected in block instance 'ram_c', is tied to GND.
INFO:Xst:3210 - "D:\Programming\EE2230_Final\LCD_Convert_Test\LCD_Control_Test.v" line 56: Output port <clk_100> of the instance <clk_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Programming\EE2230_Final\LCD_Convert_Test\LCD_Control_Test.v" line 72: Output port <game_sendLine> of the instance <game_ctrl> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <LCD_Control_Test> synthesized.

Synthesizing Unit <clock_divider>.
    Related source file is "D:\Programming\EE2230_Final\LCD_Convert_Test\ct_clkdivider.v".
        counter_width = 8
        half_cycle = 200
    Found 8-bit register for signal <count>.
    Found 1-bit register for signal <clk_div>.
    Found 8-bit adder for signal <count[7]_GND_2_o_add_1_OUT> created at line 41.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   9 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <clock_divider> synthesized.

Synthesizing Unit <clock_generator>.
    Related source file is "D:\Programming\EE2230_Final\LCD_Convert_Test\clock_generator.v".
    Found 18-bit register for signal <count_200K>.
    Found 25-bit register for signal <count_20M>.
    Found 1-bit register for signal <clk_1>.
    Found 1-bit register for signal <clk_100>.
    Found 25-bit adder for signal <count_20M[24]_GND_3_o_add_1_OUT> created at line 41.
    Found 18-bit adder for signal <count_200K[17]_GND_3_o_add_5_OUT> created at line 70.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  45 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <clock_generator> synthesized.

Synthesizing Unit <keypad_scan>.
    Related source file is "D:\Programming\EE2230_Final\LCD_Convert_Test\keypad_scan.v".
    Found 4-bit register for signal <pause_delay>.
    Found 4-bit register for signal <key>.
    Found 5-bit register for signal <press_shift>.
    Found 2-bit register for signal <sel>.
    Found 1-bit register for signal <keypad_state>.
    Found 1-bit register for signal <pressed_scn>.
    Found 1-bit register for signal <pressed>.
    Found 2-bit adder for signal <sel_next> created at line 42.
    Found 4-bit adder for signal <pause_delay[3]_GND_4_o_add_25_OUT> created at line 178.
    Found 4x4-bit Read Only RAM for signal <row_scn>
    Found 5-bit comparator greater for signal <GND_4_o_press_shift[4]_LessThan_32_o> created at line 214
    Summary:
	inferred   1 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <keypad_scan> synthesized.

Synthesizing Unit <GameRAMControll>.
    Related source file is "D:\Programming\EE2230_Final\LCD_Convert_Test\GameRAMControll.v".
WARNING:Xst:647 - Input <clk_1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <game_addLine> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <game_sendLine> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 3-bit register for signal <state>.
    Found 3-bit register for signal <block_gen_type>.
    Found 100-bit register for signal <game_table>.
    Found 7-bit register for signal <block_A>.
    Found 7-bit register for signal <block_B>.
    Found 7-bit register for signal <block_C>.
    Found 7-bit register for signal <block_D>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 19                                             |
    | Inputs             | 13                                             |
    | Outputs            | 7                                              |
    | Clock              | clk_40M (rising_edge)                          |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 7-bit subtractor for signal <block_A[6]_GND_5_o_sub_25_OUT> created at line 161.
    Found 7-bit subtractor for signal <block_D[6]_GND_5_o_sub_28_OUT> created at line 164.
    Found 7-bit subtractor for signal <block_B[6]_GND_5_o_sub_54_OUT> created at line 186.
    Found 7-bit subtractor for signal <block_B[6]_GND_5_o_sub_58_OUT> created at line 187.
    Found 7-bit subtractor for signal <block_C[6]_GND_5_o_sub_98_OUT> created at line 201.
    Found 7-bit subtractor for signal <block_D[6]_GND_5_o_sub_99_OUT> created at line 201.
    Found 7-bit subtractor for signal <block_A[6]_GND_5_o_sub_100_OUT> created at line 202.
    Found 7-bit subtractor for signal <block_C[6]_GND_5_o_sub_101_OUT> created at line 202.
    Found 7-bit subtractor for signal <block_D[6]_GND_5_o_sub_102_OUT> created at line 202.
    Found 7-bit subtractor for signal <block_A[6]_GND_5_o_sub_103_OUT> created at line 203.
    Found 7-bit subtractor for signal <block_A[6]_GND_5_o_sub_109_OUT> created at line 206.
    Found 7-bit subtractor for signal <block_B[6]_GND_5_o_sub_116_OUT> created at line 208.
    Found 7-bit subtractor for signal <block_C[6]_GND_5_o_sub_117_OUT> created at line 208.
    Found 7-bit subtractor for signal <block_A[6]_GND_5_o_sub_118_OUT> created at line 209.
    Found 7-bit subtractor for signal <block_B[6]_GND_5_o_sub_119_OUT> created at line 209.
    Found 7-bit subtractor for signal <block_C[6]_GND_5_o_sub_120_OUT> created at line 209.
    Found 7-bit subtractor for signal <block_D[6]_GND_5_o_sub_124_OUT> created at line 211.
    Found 7-bit subtractor for signal <block_C[6]_GND_5_o_sub_127_OUT> created at line 212.
    Found 7-bit subtractor for signal <block_D[6]_GND_5_o_sub_128_OUT> created at line 212.
    Found 7-bit subtractor for signal <block_A[6]_GND_5_o_sub_129_OUT> created at line 213.
    Found 7-bit subtractor for signal <block_B[6]_GND_5_o_sub_130_OUT> created at line 213.
    Found 7-bit subtractor for signal <block_C[6]_GND_5_o_sub_131_OUT> created at line 213.
    Found 7-bit subtractor for signal <block_A[6]_GND_5_o_sub_133_OUT> created at line 214.
    Found 7-bit subtractor for signal <block_B[6]_GND_5_o_sub_134_OUT> created at line 214.
    Found 7-bit adder for signal <block_A[6]_GND_5_o_add_15_OUT> created at line 144.
    Found 7-bit adder for signal <block_D[6]_GND_5_o_add_18_OUT> created at line 147.
    Found 7-bit adder for signal <block_A[6]_GND_5_o_add_36_OUT> created at line 173.
    Found 7-bit adder for signal <block_D[6]_GND_5_o_add_39_OUT> created at line 176.
    Found 7-bit adder for signal <block_B[6]_GND_5_o_add_61_OUT> created at line 188.
    Found 7-bit adder for signal <block_B[6]_GND_5_o_add_65_OUT> created at line 189.
    Found 7-bit adder for signal <block_A[6]_GND_5_o_add_96_OUT> created at line 201.
    Found 7-bit adder for signal <block_C[6]_GND_5_o_add_103_OUT> created at line 203.
    Found 7-bit adder for signal <block_D[6]_GND_5_o_add_104_OUT> created at line 203.
    Found 7-bit adder for signal <block_A[6]_GND_5_o_add_105_OUT> created at line 204.
    Found 7-bit adder for signal <block_C[6]_GND_5_o_add_106_OUT> created at line 204.
    Found 7-bit adder for signal <block_D[6]_GND_5_o_add_107_OUT> created at line 204.
    Found 7-bit adder for signal <block_B[6]_GND_5_o_add_109_OUT> created at line 206.
    Found 7-bit adder for signal <block_C[6]_GND_5_o_add_110_OUT> created at line 206.
    Found 7-bit adder for signal <block_A[6]_GND_5_o_add_111_OUT> created at line 207.
    Found 7-bit adder for signal <block_B[6]_GND_5_o_add_112_OUT> created at line 207.
    Found 7-bit adder for signal <block_C[6]_GND_5_o_add_113_OUT> created at line 207.
    Found 7-bit adder for signal <block_A[6]_GND_5_o_add_114_OUT> created at line 208.
    Found 7-bit adder for signal <block_A[6]_GND_5_o_add_120_OUT> created at line 211.
    Found 7-bit adder for signal <block_B[6]_GND_5_o_add_121_OUT> created at line 211.
    Found 7-bit adder for signal <block_C[6]_GND_5_o_add_122_OUT> created at line 211.
    Found 7-bit adder for signal <block_A[6]_GND_5_o_add_124_OUT> created at line 212.
    Found 7-bit adder for signal <block_B[6]_GND_5_o_add_125_OUT> created at line 212.
    Found 7-bit adder for signal <block_D[6]_GND_5_o_add_131_OUT> created at line 213.
    Found 7-bit adder for signal <block_C[6]_GND_5_o_add_134_OUT> created at line 214.
    Found 7-bit adder for signal <block_D[6]_GND_5_o_add_135_OUT> created at line 214.
    Found 8x19-bit Read Only RAM for signal <_n1881>
    Found 1-bit 5-to-1 multiplexer for signal <state[2]_block_type[2]_Mux_150_o> created at line 95.
    Found 1-bit 5-to-1 multiplexer for signal <state[2]_block_type[2]_Mux_154_o> created at line 95.
    Found 1-bit 5-to-1 multiplexer for signal <state[2]_block_type[2]_Mux_158_o> created at line 95.
    Found 1-bit 5-to-1 multiplexer for signal <state[2]_block_type[2]_Mux_162_o> created at line 95.
    Found 1-bit 5-to-1 multiplexer for signal <state[2]_block_type[2]_Mux_166_o> created at line 95.
    Found 1-bit 5-to-1 multiplexer for signal <state[2]_block_type[2]_Mux_170_o> created at line 95.
    Found 1-bit 5-to-1 multiplexer for signal <state[2]_block_type[2]_Mux_174_o> created at line 95.
    Found 1-bit 5-to-1 multiplexer for signal <state[2]_block_type[2]_Mux_178_o> created at line 95.
    Found 1-bit 5-to-1 multiplexer for signal <state[2]_block_type[2]_Mux_182_o> created at line 95.
    Found 1-bit 5-to-1 multiplexer for signal <state[2]_block_type[2]_Mux_186_o> created at line 95.
    Found 1-bit 5-to-1 multiplexer for signal <state[2]_block_type[2]_Mux_190_o> created at line 95.
    Found 1-bit 5-to-1 multiplexer for signal <state[2]_block_type[2]_Mux_194_o> created at line 95.
    Found 1-bit 5-to-1 multiplexer for signal <state[2]_block_type[2]_Mux_198_o> created at line 95.
    Found 1-bit 5-to-1 multiplexer for signal <state[2]_block_type[2]_Mux_202_o> created at line 95.
    Found 1-bit 5-to-1 multiplexer for signal <state[2]_block_type[2]_Mux_206_o> created at line 95.
    Found 1-bit 5-to-1 multiplexer for signal <state[2]_block_type[2]_Mux_210_o> created at line 95.
    Found 1-bit 5-to-1 multiplexer for signal <state[2]_block_type[2]_Mux_214_o> created at line 95.
    Found 1-bit 5-to-1 multiplexer for signal <state[2]_block_type[2]_Mux_218_o> created at line 95.
    Found 1-bit 5-to-1 multiplexer for signal <state[2]_block_type[2]_Mux_222_o> created at line 95.
    Found 1-bit 5-to-1 multiplexer for signal <state[2]_block_type[2]_Mux_226_o> created at line 95.
    Found 1-bit 5-to-1 multiplexer for signal <state[2]_block_type[2]_Mux_230_o> created at line 95.
    Found 1-bit 5-to-1 multiplexer for signal <state[2]_block_type[2]_Mux_234_o> created at line 95.
    Found 1-bit 5-to-1 multiplexer for signal <state[2]_block_type[2]_Mux_238_o> created at line 95.
    Found 1-bit 5-to-1 multiplexer for signal <state[2]_block_type[2]_Mux_242_o> created at line 95.
    Found 1-bit 5-to-1 multiplexer for signal <state[2]_block_type[2]_Mux_246_o> created at line 95.
    Found 1-bit 5-to-1 multiplexer for signal <state[2]_block_type[2]_Mux_250_o> created at line 95.
    Found 1-bit 5-to-1 multiplexer for signal <state[2]_block_type[2]_Mux_254_o> created at line 95.
    Found 1-bit 5-to-1 multiplexer for signal <state[2]_block_type[2]_Mux_258_o> created at line 95.
    Found 1-bit 100-to-1 multiplexer for signal <block_next_A[6]_X_5_o_Mux_308_o> created at line 278.
    Found 1-bit 100-to-1 multiplexer for signal <block_next_B[6]_X_5_o_Mux_318_o> created at line 279.
    Found 1-bit 100-to-1 multiplexer for signal <block_next_C[6]_X_5_o_Mux_328_o> created at line 280.
    Found 1-bit 100-to-1 multiplexer for signal <block_next_D[6]_X_5_o_Mux_338_o> created at line 281.
WARNING:Xst:737 - Found 1-bit latch for signal <block_next_D<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <block_next_D<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <block_next_D<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <block_next_D<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <block_next_D<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <block_next_D<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <block_next_D<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <block_next_C<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <block_next_C<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <block_next_C<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <block_next_C<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <block_next_C<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <block_next_C<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <block_next_C<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <block_next_B<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <block_next_B<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <block_next_B<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <block_next_B<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <block_next_B<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <block_next_B<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <block_next_B<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <block_next_A<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <block_next_A<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <block_next_A<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <block_next_A<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <block_next_A<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <block_next_A<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <block_next_A<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <move_available>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <block_rotate<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <block_type<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <block_type<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <block_type<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 7-bit comparator greater for signal <block_A[6]_PWR_5_o_LessThan_20_o> created at line 148
    Found 7-bit comparator greater for signal <block_B[6]_PWR_5_o_LessThan_21_o> created at line 148
    Found 7-bit comparator greater for signal <block_C[6]_PWR_5_o_LessThan_22_o> created at line 148
    Found 7-bit comparator greater for signal <block_D[6]_PWR_5_o_LessThan_23_o> created at line 148
    Found 7-bit comparator equal for signal <block_next_A[6]_block_A[6]_equal_305_o> created at line 278
    Found 7-bit comparator equal for signal <block_next_A[6]_block_B[6]_equal_306_o> created at line 278
    Found 7-bit comparator equal for signal <block_next_A[6]_block_C[6]_equal_307_o> created at line 278
    Found 7-bit comparator equal for signal <block_next_A[6]_block_D[6]_equal_308_o> created at line 278
    Found 7-bit comparator equal for signal <block_next_B[6]_block_A[6]_equal_315_o> created at line 279
    Found 7-bit comparator equal for signal <block_next_B[6]_block_B[6]_equal_316_o> created at line 279
    Found 7-bit comparator equal for signal <block_next_B[6]_block_C[6]_equal_317_o> created at line 279
    Found 7-bit comparator equal for signal <block_next_B[6]_block_D[6]_equal_318_o> created at line 279
    Found 7-bit comparator equal for signal <block_next_C[6]_block_A[6]_equal_325_o> created at line 280
    Found 7-bit comparator equal for signal <block_next_C[6]_block_B[6]_equal_326_o> created at line 280
    Found 7-bit comparator equal for signal <block_next_C[6]_block_C[6]_equal_327_o> created at line 280
    Found 7-bit comparator equal for signal <block_next_C[6]_block_D[6]_equal_328_o> created at line 280
    Found 7-bit comparator equal for signal <block_next_D[6]_block_A[6]_equal_335_o> created at line 281
    Found 7-bit comparator equal for signal <block_next_D[6]_block_B[6]_equal_336_o> created at line 281
    Found 7-bit comparator equal for signal <block_next_D[6]_block_C[6]_equal_337_o> created at line 281
    Found 7-bit comparator equal for signal <block_next_D[6]_block_D[6]_equal_338_o> created at line 281
    Summary:
	inferred   1 RAM(s).
	inferred  50 Adder/Subtractor(s).
	inferred 131 D-type flip-flop(s).
	inferred  33 Latch(s).
	inferred  20 Comparator(s).
	inferred 1947 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <GameRAMControll> synthesized.

Synthesizing Unit <mod_7u_4u>.
    Related source file is "".
    Found 11-bit adder for signal <n0201> created at line 0.
    Found 11-bit adder for signal <GND_6_o_b[3]_add_1_OUT> created at line 0.
    Found 10-bit adder for signal <n0205> created at line 0.
    Found 10-bit adder for signal <GND_6_o_b[3]_add_3_OUT> created at line 0.
    Found 9-bit adder for signal <n0209> created at line 0.
    Found 9-bit adder for signal <GND_6_o_b[3]_add_5_OUT> created at line 0.
    Found 8-bit adder for signal <n0213> created at line 0.
    Found 8-bit adder for signal <GND_6_o_b[3]_add_7_OUT> created at line 0.
    Found 7-bit adder for signal <n0217> created at line 0.
    Found 7-bit adder for signal <a[6]_b[3]_add_9_OUT> created at line 0.
    Found 7-bit adder for signal <n0221> created at line 0.
    Found 7-bit adder for signal <a[6]_GND_6_o_add_11_OUT> created at line 0.
    Found 7-bit adder for signal <n0225> created at line 0.
    Found 7-bit adder for signal <a[6]_GND_6_o_add_13_OUT> created at line 0.
    Found 7-bit adder for signal <n0229> created at line 0.
    Found 7-bit adder for signal <a[6]_GND_6_o_add_15_OUT> created at line 0.
    Found 11-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 10-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 9-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 7-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 7-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 7-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 7-bit comparator lessequal for signal <BUS_0008> created at line 0
    Summary:
	inferred  16 Adder/Subtractor(s).
	inferred   8 Comparator(s).
	inferred  50 Multiplexer(s).
Unit <mod_7u_4u> synthesized.

Synthesizing Unit <RAM_ctrl>.
    Related source file is "D:\Programming\EE2230_Final\LCD_Convert_Test\RAM_ctrl.v".
        IDLE = 2'b00
        WRITE = 2'b01
        GETDATA = 2'b10
        TRANSDATA = 2'b11
WARNING:Xst:647 - Input <addr_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <wen>.
    Found 4-bit register for signal <cnt>.
    Found 512-bit register for signal <mem>.
    Found 2-bit register for signal <state>.
    Found 6-bit register for signal <counter_word>.
    Found 6-bit register for signal <addr>.
    Found 8-bit register for signal <data_out>.
    Found 1-bit register for signal <flag>.
    Found 1-bit register for signal <data_valid>.
    Found 1-bit register for signal <temp_change>.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 10                                             |
    | Inputs             | 6                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst_n (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 9-bit subtractor for signal <GND_42_o_GND_42_o_sub_586_OUT> created at line 226.
    Found 9-bit subtractor for signal <GND_42_o_GND_42_o_sub_588_OUT> created at line 227.
    Found 8-bit subtractor for signal <GND_42_o_GND_42_o_sub_590_OUT> created at line 228.
    Found 7-bit subtractor for signal <GND_42_o_GND_42_o_sub_592_OUT> created at line 229.
    Found 4-bit adder for signal <cnt[3]_GND_42_o_add_55_OUT> created at line 204.
    Found 6-bit adder for signal <addr_next> created at line 209.
    Found 6-bit adder for signal <counter_word[5]_GND_42_o_add_576_OUT> created at line 220.
    Found 3-bit subtractor for signal <GND_42_o_GND_42_o_sub_63_OUT<2:0>> created at line 215.
    Found 9-bit subtractor for signal <GND_42_o_GND_42_o_sub_578_OUT<8:0>> created at line 222.
    Found 9-bit subtractor for signal <GND_42_o_GND_42_o_sub_580_OUT<8:0>> created at line 223.
    Found 9-bit subtractor for signal <GND_42_o_GND_42_o_sub_582_OUT<8:0>> created at line 224.
    Found 9-bit subtractor for signal <GND_42_o_GND_42_o_sub_584_OUT<8:0>> created at line 225.
    Found 10-bit 12-to-1 multiplexer for signal <data> created at line 47.
    Found 1-bit 512-to-1 multiplexer for signal <GND_42_o_mem[511]_Mux_578_o> created at line 222.
    Found 1-bit 512-to-1 multiplexer for signal <GND_42_o_mem[511]_Mux_580_o> created at line 223.
    Found 1-bit 512-to-1 multiplexer for signal <GND_42_o_mem[511]_Mux_582_o> created at line 224.
    Found 1-bit 512-to-1 multiplexer for signal <GND_42_o_mem[511]_Mux_584_o> created at line 225.
    Found 1-bit 512-to-1 multiplexer for signal <GND_42_o_mem[511]_Mux_586_o> created at line 226.
    Found 1-bit 512-to-1 multiplexer for signal <GND_42_o_mem[511]_Mux_588_o> created at line 227.
    Found 1-bit 512-to-1 multiplexer for signal <GND_42_o_mem[511]_Mux_590_o> created at line 228.
    Found 1-bit 512-to-1 multiplexer for signal <GND_42_o_mem[511]_Mux_592_o> created at line 229.
    Found 3-bit comparator lessequal for signal <n0076> created at line 214
    Summary:
	inferred  12 Adder/Subtractor(s).
	inferred 540 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred 528 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <RAM_ctrl> synthesized.

Synthesizing Unit <LCD_control>.
    Related source file is "D:\Programming\EE2230_Final\LCD_Convert_Test\LCD_control.v".
        SETDSL = 3'b000
        SetY = 3'b001
        SetX = 3'b010
        Display = 3'b011
        IDLE = 3'b100
        EARSE = 3'b101
    Found 1-bit register for signal <LCD_en>.
    Found 8-bit register for signal <LCD_data>.
    Found 3-bit register for signal <state>.
    Found 3-bit register for signal <x_cnt>.
    Found 6-bit register for signal <y_cnt>.
    Found 2-bit register for signal <flag>.
    Found 1-bit register for signal <en_tran>.
    Found 1-bit register for signal <LCD_di>.
    Found finite state machine <FSM_2> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 16                                             |
    | Inputs             | 5                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst_n (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 2-bit adder for signal <flag[1]_GND_45_o_add_19_OUT> created at line 115.
    Found 3-bit adder for signal <x_cnt[2]_GND_45_o_add_21_OUT> created at line 122.
    Found 6-bit adder for signal <y_cnt[5]_GND_45_o_add_22_OUT> created at line 124.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  22 D-type flip-flop(s).
	inferred  18 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <LCD_control> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 4x4-bit single-port Read Only RAM                     : 1
 8x19-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 198
 10-bit adder                                          : 16
 11-bit adder                                          : 16
 18-bit adder                                          : 1
 2-bit adder                                           : 2
 25-bit adder                                          : 1
 3-bit adder                                           : 1
 3-bit subtractor                                      : 1
 4-bit adder                                           : 2
 6-bit adder                                           : 3
 7-bit adder                                           : 90
 7-bit subtractor                                      : 25
 8-bit adder                                           : 17
 8-bit subtractor                                      : 1
 9-bit adder                                           : 16
 9-bit subtractor                                      : 6
# Registers                                            : 35
 1-bit register                                        : 13
 100-bit register                                      : 1
 18-bit register                                       : 1
 2-bit register                                        : 2
 25-bit register                                       : 1
 3-bit register                                        : 2
 4-bit register                                        : 3
 5-bit register                                        : 1
 512-bit register                                      : 1
 6-bit register                                        : 3
 7-bit register                                        : 4
 8-bit register                                        : 3
# Latches                                              : 33
 1-bit latch                                           : 33
# Comparators                                          : 86
 10-bit comparator lessequal                           : 8
 11-bit comparator lessequal                           : 8
 3-bit comparator lessequal                            : 1
 5-bit comparator greater                              : 1
 7-bit comparator equal                                : 16
 7-bit comparator greater                              : 4
 7-bit comparator lessequal                            : 32
 8-bit comparator lessequal                            : 8
 9-bit comparator lessequal                            : 8
# Multiplexers                                         : 2900
 1-bit 100-to-1 multiplexer                            : 4
 1-bit 2-to-1 multiplexer                              : 2319
 1-bit 5-to-1 multiplexer                              : 28
 1-bit 512-to-1 multiplexer                            : 8
 10-bit 12-to-1 multiplexer                            : 1
 10-bit 2-to-1 multiplexer                             : 1
 11-bit 2-to-1 multiplexer                             : 1
 12-bit 2-to-1 multiplexer                             : 1
 13-bit 2-to-1 multiplexer                             : 1
 14-bit 2-to-1 multiplexer                             : 1
 15-bit 2-to-1 multiplexer                             : 1
 16-bit 2-to-1 multiplexer                             : 1
 17-bit 2-to-1 multiplexer                             : 1
 18-bit 2-to-1 multiplexer                             : 2
 19-bit 2-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 4
 20-bit 2-to-1 multiplexer                             : 1
 21-bit 2-to-1 multiplexer                             : 1
 22-bit 2-to-1 multiplexer                             : 1
 23-bit 2-to-1 multiplexer                             : 1
 24-bit 2-to-1 multiplexer                             : 1
 25-bit 2-to-1 multiplexer                             : 2
 26-bit 2-to-1 multiplexer                             : 1
 27-bit 2-to-1 multiplexer                             : 1
 28-bit 2-to-1 multiplexer                             : 1
 29-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 1
 30-bit 2-to-1 multiplexer                             : 1
 31-bit 2-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 1
 33-bit 2-to-1 multiplexer                             : 1
 34-bit 2-to-1 multiplexer                             : 1
 35-bit 2-to-1 multiplexer                             : 1
 36-bit 2-to-1 multiplexer                             : 1
 37-bit 2-to-1 multiplexer                             : 1
 38-bit 2-to-1 multiplexer                             : 1
 39-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 12
 40-bit 2-to-1 multiplexer                             : 1
 41-bit 2-to-1 multiplexer                             : 1
 42-bit 2-to-1 multiplexer                             : 1
 43-bit 2-to-1 multiplexer                             : 1
 44-bit 2-to-1 multiplexer                             : 1
 45-bit 2-to-1 multiplexer                             : 1
 46-bit 2-to-1 multiplexer                             : 1
 47-bit 2-to-1 multiplexer                             : 1
 48-bit 2-to-1 multiplexer                             : 1
 49-bit 2-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 1
 50-bit 2-to-1 multiplexer                             : 1
 51-bit 2-to-1 multiplexer                             : 1
 52-bit 2-to-1 multiplexer                             : 1
 53-bit 2-to-1 multiplexer                             : 1
 54-bit 2-to-1 multiplexer                             : 1
 55-bit 2-to-1 multiplexer                             : 1
 56-bit 2-to-1 multiplexer                             : 1
 57-bit 2-to-1 multiplexer                             : 1
 58-bit 2-to-1 multiplexer                             : 1
 59-bit 2-to-1 multiplexer                             : 1
 6-bit 2-to-1 multiplexer                              : 3
 60-bit 2-to-1 multiplexer                             : 1
 61-bit 2-to-1 multiplexer                             : 1
 62-bit 2-to-1 multiplexer                             : 1
 63-bit 2-to-1 multiplexer                             : 1
 64-bit 2-to-1 multiplexer                             : 451
 7-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 10
 9-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 3
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/RAM.ngc>.
Loading core <RAM> for timing and area information for instance <R1>.
WARNING:Xst:1710 - FF/Latch <block_rotate_1> (without init value) has a constant value of 0 in block <game_ctrl>. This FF/Latch will be trimmed during the optimization process.
