--- verilog_synth
+++ uhdm_synth
@@ -1,7 +1,7 @@
 /* Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC) */
 (* dynports =  1  *)
-(* top =  1  *)
 (* src = "dut.sv:1.1-20.10" *)
+(* top =  1  *)
 module param_test(clk, rst, data_in, data_out);
 (* src = "dut.sv:6.29-6.32" *)
 input clk;
@@ -15,60 +15,77 @@
 (* src = "dut.sv:9.29-9.37" *)
 output [7:0] data_out;
 wire [7:0] data_out;
-(* src = "dut.sv:13.5-18.8" *)
-\$_SDFF_PP0_  \data_out_reg[0]  /* _0_ */ (
-.C(clk),
-.D(data_in[0]),
-.Q(data_out[0]),
-.R(rst)
+wire [1:0] _00_;
+\$_ANDNOT_  _01_ (
+.A(data_in[0]),
+.B(rst),
+.Y(_00_[0])
+);
+\$_ANDNOT_  _02_ (
+.A(data_in[1]),
+.B(rst),
+.Y(_00_[1])
 );
+(* \always_ff  = 32'd1 *)
 (* src = "dut.sv:13.5-18.8" *)
-\$_SDFF_PP1_  \data_out_reg[1]  /* _1_ */ (
-.C(clk),
-.D(data_in[1]),
-.Q(data_out[1]),
-.R(rst)
-);
-(* src = "dut.sv:13.5-18.8" *)
-\$_SDFF_PP0_  \data_out_reg[2]  /* _2_ */ (
+\$_SDFF_PP0_  \data_out_reg[2]  /* _03_ */ (
 .C(clk),
 .D(data_in[2]),
 .Q(data_out[2]),
 .R(rst)
 );
+(* \always_ff  = 32'd1 *)
 (* src = "dut.sv:13.5-18.8" *)
-\$_SDFF_PP1_  \data_out_reg[3]  /* _3_ */ (
+\$_SDFF_PP0_  \data_out_reg[3]  /* _04_ */ (
 .C(clk),
 .D(data_in[3]),
 .Q(data_out[3]),
 .R(rst)
 );
+(* \always_ff  = 32'd1 *)
 (* src = "dut.sv:13.5-18.8" *)
-\$_SDFF_PP0_  \data_out_reg[4]  /* _4_ */ (
+\$_SDFF_PP0_  \data_out_reg[4]  /* _05_ */ (
 .C(clk),
 .D(data_in[4]),
 .Q(data_out[4]),
 .R(rst)
 );
+(* \always_ff  = 32'd1 *)
 (* src = "dut.sv:13.5-18.8" *)
-\$_SDFF_PP1_  \data_out_reg[5]  /* _5_ */ (
+\$_SDFF_PP0_  \data_out_reg[5]  /* _06_ */ (
 .C(clk),
 .D(data_in[5]),
 .Q(data_out[5]),
 .R(rst)
 );
+(* \always_ff  = 32'd1 *)
 (* src = "dut.sv:13.5-18.8" *)
-\$_SDFF_PP0_  \data_out_reg[6]  /* _6_ */ (
+\$_SDFF_PP0_  \data_out_reg[6]  /* _07_ */ (
 .C(clk),
 .D(data_in[6]),
 .Q(data_out[6]),
 .R(rst)
 );
+(* \always_ff  = 32'd1 *)
 (* src = "dut.sv:13.5-18.8" *)
-\$_SDFF_PP1_  \data_out_reg[7]  /* _7_ */ (
+\$_SDFF_PP0_  \data_out_reg[7]  /* _08_ */ (
 .C(clk),
 .D(data_in[7]),
 .Q(data_out[7]),
 .R(rst)
 );
+(* \always_ff  = 32'd1 *)
+(* src = "dut.sv:13.5-18.8" *)
+\$_DFF_P_  \data_out_reg[0]  /* _09_ */ (
+.C(clk),
+.D(_00_[0]),
+.Q(data_out[0])
+);
+(* \always_ff  = 32'd1 *)
+(* src = "dut.sv:13.5-18.8" *)
+\$_DFF_P_  \data_out_reg[1]  /* _10_ */ (
+.C(clk),
+.D(_00_[1]),
+.Q(data_out[1])
+);
 endmodule
