<profile>

<section name = "Vivado HLS Report for 'kernel2'" level="0">
<item name = "Date">Sat May  8 03:46:33 2021
</item>
<item name = "Version">2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)</item>
<item name = "Project">prj_kernel2</item>
<item name = "Solution">dependence</item>
<item name = "Product family">kintex7</item>
<item name = "Target device">xc7k160t-fbg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 8.365 ns, 1.25 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">2045, 2045, 20.450 us, 20.450 us, 2045, 2045, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- loop">2043, 2043, 4, 2, 1, 1021, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, 3, 0, 160, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 84, -</column>
<column name="Register">-, -, 124, -, -</column>
<specialColumn name="Available">650, 600, 202800, 101400, 0</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="mul_ln8_fu_132_p2">*, 3, 0, 21, 32, 32</column>
<column name="add_ln8_1_fu_110_p2">+, 0, 0, 17, 10, 3</column>
<column name="add_ln8_2_fu_136_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln8_fu_99_p2">+, 0, 0, 17, 10, 2</column>
<column name="i_fu_126_p2">+, 0, 0, 17, 10, 1</column>
<column name="ap_enable_state2_pp0_iter0_stage0">and, 0, 0, 6, 1, 1</column>
<column name="ap_enable_state3_pp0_iter0_stage1">and, 0, 0, 6, 1, 1</column>
<column name="ap_enable_state4_pp0_iter1_stage0">and, 0, 0, 6, 1, 1</column>
<column name="ap_enable_state5_pp0_iter1_stage1">and, 0, 0, 6, 1, 1</column>
<column name="icmp_ln6_fu_93_p2">icmp, 0, 0, 13, 10, 2</column>
<column name="ap_block_pp0">or, 0, 0, 6, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 6, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">27, 5, 1, 5</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_phi_mux_i_0_phi_fu_85_p4">9, 2, 10, 20</column>
<column name="array_r_address0">15, 3, 10, 30</column>
<column name="array_r_address1">15, 3, 10, 30</column>
<column name="i_0_reg_81">9, 2, 10, 20</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln8_2_reg_181">32, 0, 32, 0</column>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="array_load_1_reg_165">32, 0, 32, 0</column>
<column name="array_load_2_reg_170">32, 0, 32, 0</column>
<column name="i_0_reg_81">10, 0, 10, 0</column>
<column name="i_reg_175">10, 0, 10, 0</column>
<column name="icmp_ln6_reg_146">1, 0, 1, 0</column>
<column name="icmp_ln6_reg_146_pp0_iter1_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, kernel2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, kernel2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, kernel2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, kernel2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, kernel2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, kernel2, return value</column>
<column name="array_r_address0">out, 10, ap_memory, array_r, array</column>
<column name="array_r_ce0">out, 1, ap_memory, array_r, array</column>
<column name="array_r_q0">in, 32, ap_memory, array_r, array</column>
<column name="array_r_address1">out, 10, ap_memory, array_r, array</column>
<column name="array_r_ce1">out, 1, ap_memory, array_r, array</column>
<column name="array_r_we1">out, 1, ap_memory, array_r, array</column>
<column name="array_r_d1">out, 32, ap_memory, array_r, array</column>
<column name="array_r_q1">in, 32, ap_memory, array_r, array</column>
</table>
</item>
</section>
</profile>
