TITLE: Standard Cell Layout,/ Design/ Validation & Characterization Engineer

SKILLS: IT Software - Application Programming

Job Description Â Send me Jobs like this Std cell charcterization-Performs Design Evaluation and PVT Characterization for Analog IPs through Test Chips on Lab Bench. Std cell Layout- lead standard cell layout efforts in Planar and Finfet tech Performing DRC/LVS/DRC+/DFM MAS/QA check Salary: Not Disclosed by Recruiter Industry: IT-Software / Software Services Functional Area: IT Software - Application Programming , Maintenance Role Category:Programming & Design Role:Software Developer Keyskills std cell standard cell pvt std cell characterization std cell hspice std cell spectre design pvt charactreization analog ip Desired Candidate Profile Please refer to the Job description above Company Profile: Vrinda consultant Standard Cell Layout,/ design/ Validation & Characterization Engineer Semiconductor industry visionaries to address the unique challenges encountered in deep sub-micron technologies. Download PPT Photo 1 Â View Contact Details