Classic Timing Analyzer report for M6
Thu Jun 03 09:47:37 2021
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLK'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                            ;
+------------------------------+-------+---------------+------------------------------------------------+--------------------------+--------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                     ; To                       ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+--------------------------+--------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 4.551 ns                                       ; EN                       ; 74161:inst|f74161:sub|87 ; --         ; CLK      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 7.373 ns                                       ; 74161:inst|f74161:sub|99 ; Q2                       ; CLK        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -4.281 ns                                      ; EN                       ; 74161:inst|f74161:sub|9  ; --         ; CLK      ; 0            ;
; Clock Setup: 'CLK'           ; N/A   ; None          ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; 74161:inst|f74161:sub|9  ; 74161:inst|f74161:sub|99 ; CLK        ; CLK      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                          ;                          ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+--------------------------+--------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C8Q208C8        ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 6      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK'                                                                                                                                                                                                       ;
+-------+------------------------------------------------+--------------------------+--------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                     ; To                       ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------------------------+--------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; 74161:inst|f74161:sub|9  ; 74161:inst|f74161:sub|99 ; CLK        ; CLK      ; None                        ; None                      ; 1.183 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; 74161:inst|f74161:sub|99 ; 74161:inst|f74161:sub|9  ; CLK        ; CLK      ; None                        ; None                      ; 1.181 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; 74161:inst|f74161:sub|99 ; 74161:inst|f74161:sub|87 ; CLK        ; CLK      ; None                        ; None                      ; 1.137 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; 74161:inst|f74161:sub|87 ; 74161:inst|f74161:sub|99 ; CLK        ; CLK      ; None                        ; None                      ; 0.757 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; 74161:inst|f74161:sub|87 ; 74161:inst|f74161:sub|9  ; CLK        ; CLK      ; None                        ; None                      ; 0.755 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; 74161:inst|f74161:sub|9  ; 74161:inst|f74161:sub|87 ; CLK        ; CLK      ; None                        ; None                      ; 0.755 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; 74161:inst|f74161:sub|9  ; 74161:inst|f74161:sub|9  ; CLK        ; CLK      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; 74161:inst|f74161:sub|99 ; 74161:inst|f74161:sub|99 ; CLK        ; CLK      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; 74161:inst|f74161:sub|87 ; 74161:inst|f74161:sub|87 ; CLK        ; CLK      ; None                        ; None                      ; 0.501 ns                ;
+-------+------------------------------------------------+--------------------------+--------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------+
; tsu                                                                            ;
+-------+--------------+------------+------+--------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To                       ; To Clock ;
+-------+--------------+------------+------+--------------------------+----------+
; N/A   ; None         ; 4.551 ns   ; EN   ; 74161:inst|f74161:sub|87 ; CLK      ;
; N/A   ; None         ; 4.548 ns   ; EN   ; 74161:inst|f74161:sub|99 ; CLK      ;
; N/A   ; None         ; 4.547 ns   ; EN   ; 74161:inst|f74161:sub|9  ; CLK      ;
+-------+--------------+------------+------+--------------------------+----------+


+--------------------------------------------------------------------------------+
; tco                                                                            ;
+-------+--------------+------------+--------------------------+----+------------+
; Slack ; Required tco ; Actual tco ; From                     ; To ; From Clock ;
+-------+--------------+------------+--------------------------+----+------------+
; N/A   ; None         ; 7.373 ns   ; 74161:inst|f74161:sub|99 ; Q2 ; CLK        ;
; N/A   ; None         ; 7.031 ns   ; 74161:inst|f74161:sub|87 ; Q1 ; CLK        ;
; N/A   ; None         ; 7.009 ns   ; 74161:inst|f74161:sub|9  ; Q0 ; CLK        ;
+-------+--------------+------------+--------------------------+----+------------+


+--------------------------------------------------------------------------------------+
; th                                                                                   ;
+---------------+-------------+-----------+------+--------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To                       ; To Clock ;
+---------------+-------------+-----------+------+--------------------------+----------+
; N/A           ; None        ; -4.281 ns ; EN   ; 74161:inst|f74161:sub|9  ; CLK      ;
; N/A           ; None        ; -4.282 ns ; EN   ; 74161:inst|f74161:sub|99 ; CLK      ;
; N/A           ; None        ; -4.285 ns ; EN   ; 74161:inst|f74161:sub|87 ; CLK      ;
+---------------+-------------+-----------+------+--------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Jun 03 09:47:37 2021
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off M6 -c M6 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK" is an undefined clock
Info: Clock "CLK" Internal fmax is restricted to 360.1 MHz between source register "74161:inst|f74161:sub|9" and destination register "74161:inst|f74161:sub|99"
    Info: fmax restricted to clock pin edge rate 2.777 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.183 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y17_N1; Fanout = 4; REG Node = '74161:inst|f74161:sub|9'
            Info: 2: + IC(0.451 ns) + CELL(0.624 ns) = 1.075 ns; Loc. = LCCOMB_X2_Y17_N28; Fanout = 1; COMB Node = '74161:inst|f74161:sub|98'
            Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.183 ns; Loc. = LCFF_X2_Y17_N29; Fanout = 4; REG Node = '74161:inst|f74161:sub|99'
            Info: Total cell delay = 0.732 ns ( 61.88 % )
            Info: Total interconnect delay = 0.451 ns ( 38.12 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "CLK" to destination register is 2.932 ns
                Info: 1: + IC(0.000 ns) + CELL(1.009 ns) = 1.009 ns; Loc. = PIN_5; Fanout = 3; CLK Node = 'CLK'
                Info: 2: + IC(1.257 ns) + CELL(0.666 ns) = 2.932 ns; Loc. = LCFF_X2_Y17_N29; Fanout = 4; REG Node = '74161:inst|f74161:sub|99'
                Info: Total cell delay = 1.675 ns ( 57.13 % )
                Info: Total interconnect delay = 1.257 ns ( 42.87 % )
            Info: - Longest clock path from clock "CLK" to source register is 2.932 ns
                Info: 1: + IC(0.000 ns) + CELL(1.009 ns) = 1.009 ns; Loc. = PIN_5; Fanout = 3; CLK Node = 'CLK'
                Info: 2: + IC(1.257 ns) + CELL(0.666 ns) = 2.932 ns; Loc. = LCFF_X2_Y17_N1; Fanout = 4; REG Node = '74161:inst|f74161:sub|9'
                Info: Total cell delay = 1.675 ns ( 57.13 % )
                Info: Total interconnect delay = 1.257 ns ( 42.87 % )
        Info: + Micro clock to output delay of source is 0.304 ns
        Info: + Micro setup delay of destination is -0.040 ns
Info: tsu for register "74161:inst|f74161:sub|87" (data pin = "EN", clock pin = "CLK") is 4.551 ns
    Info: + Longest pin to register delay is 7.523 ns
        Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_199; Fanout = 3; PIN Node = 'EN'
        Info: 2: + IC(5.769 ns) + CELL(0.651 ns) = 7.415 ns; Loc. = LCCOMB_X2_Y17_N10; Fanout = 1; COMB Node = '74161:inst|f74161:sub|86'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 7.523 ns; Loc. = LCFF_X2_Y17_N11; Fanout = 4; REG Node = '74161:inst|f74161:sub|87'
        Info: Total cell delay = 1.754 ns ( 23.32 % )
        Info: Total interconnect delay = 5.769 ns ( 76.68 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "CLK" to destination register is 2.932 ns
        Info: 1: + IC(0.000 ns) + CELL(1.009 ns) = 1.009 ns; Loc. = PIN_5; Fanout = 3; CLK Node = 'CLK'
        Info: 2: + IC(1.257 ns) + CELL(0.666 ns) = 2.932 ns; Loc. = LCFF_X2_Y17_N11; Fanout = 4; REG Node = '74161:inst|f74161:sub|87'
        Info: Total cell delay = 1.675 ns ( 57.13 % )
        Info: Total interconnect delay = 1.257 ns ( 42.87 % )
Info: tco from clock "CLK" to destination pin "Q2" through register "74161:inst|f74161:sub|99" is 7.373 ns
    Info: + Longest clock path from clock "CLK" to source register is 2.932 ns
        Info: 1: + IC(0.000 ns) + CELL(1.009 ns) = 1.009 ns; Loc. = PIN_5; Fanout = 3; CLK Node = 'CLK'
        Info: 2: + IC(1.257 ns) + CELL(0.666 ns) = 2.932 ns; Loc. = LCFF_X2_Y17_N29; Fanout = 4; REG Node = '74161:inst|f74161:sub|99'
        Info: Total cell delay = 1.675 ns ( 57.13 % )
        Info: Total interconnect delay = 1.257 ns ( 42.87 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 4.137 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y17_N29; Fanout = 4; REG Node = '74161:inst|f74161:sub|99'
        Info: 2: + IC(1.291 ns) + CELL(2.846 ns) = 4.137 ns; Loc. = PIN_200; Fanout = 0; PIN Node = 'Q2'
        Info: Total cell delay = 2.846 ns ( 68.79 % )
        Info: Total interconnect delay = 1.291 ns ( 31.21 % )
Info: th for register "74161:inst|f74161:sub|9" (data pin = "EN", clock pin = "CLK") is -4.281 ns
    Info: + Longest clock path from clock "CLK" to destination register is 2.932 ns
        Info: 1: + IC(0.000 ns) + CELL(1.009 ns) = 1.009 ns; Loc. = PIN_5; Fanout = 3; CLK Node = 'CLK'
        Info: 2: + IC(1.257 ns) + CELL(0.666 ns) = 2.932 ns; Loc. = LCFF_X2_Y17_N1; Fanout = 4; REG Node = '74161:inst|f74161:sub|9'
        Info: Total cell delay = 1.675 ns ( 57.13 % )
        Info: Total interconnect delay = 1.257 ns ( 42.87 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 7.519 ns
        Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_199; Fanout = 3; PIN Node = 'EN'
        Info: 2: + IC(5.769 ns) + CELL(0.647 ns) = 7.411 ns; Loc. = LCCOMB_X2_Y17_N0; Fanout = 1; COMB Node = '74161:inst|f74161:sub|77'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 7.519 ns; Loc. = LCFF_X2_Y17_N1; Fanout = 4; REG Node = '74161:inst|f74161:sub|9'
        Info: Total cell delay = 1.750 ns ( 23.27 % )
        Info: Total interconnect delay = 5.769 ns ( 76.73 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 207 megabytes
    Info: Processing ended: Thu Jun 03 09:47:37 2021
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


