Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Jun  5 21:46:53 2019
| Host         : Laszlo-LPT running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file img_proc_hw_wrapper_control_sets_placed.rpt
| Design       : img_proc_hw_wrapper
| Device       : xc7z020
------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   419 |
| Unused register locations in slices containing registers |  1255 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |           22 |
|      2 |           11 |
|      3 |            6 |
|      4 |           43 |
|      5 |           28 |
|      6 |           30 |
|      7 |            9 |
|      8 |           36 |
|      9 |            8 |
|     10 |            7 |
|     12 |           20 |
|     13 |            3 |
|     14 |           20 |
|    16+ |          176 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             610 |          241 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             593 |          302 |
| Yes          | No                    | No                     |            3451 |          856 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            3635 |          889 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                    Clock Signal                    |                                                                                               Enable Signal                                                                                               |                                                                                            Set/Reset Signal                                                                                           | Slice Load Count | Bel Load Count |
+----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | img_proc_hw_i/axi_smc/inst/s04_nodes/s04_w_node/inst/s_sc_areset_pipe                                                                                                                                 |                1 |              1 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | img_proc_hw_i/axi_smc/inst/s04_nodes/s04_aw_node/inst/s_sc_areset_pipe                                                                                                                                |                1 |              1 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/comp_d_map_0/U0/ap_NS_fsm122_out                                                                                                                                                            |                                                                                                                                                                                                       |                1 |              1 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | img_proc_hw_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/s_sc_areset_pipe                                                                                                                                |                1 |              1 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                                  |                                                                                                                                                                                                       |                1 |              1 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | img_proc_hw_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                 |                1 |              1 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | img_proc_hw_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                |                1 |              1 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                                  |                                                                                                                                                                                                       |                1 |              1 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | img_proc_hw_i/axi_smc/inst/s04_nodes/s04_b_node/inst/s_sc_areset_pipe                                                                                                                                 |                1 |              1 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | img_proc_hw_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/s_sc_areset_pipe                                                                                                                                |                1 |              1 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | img_proc_hw_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                |                1 |              1 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/s03_entry_pipeline/s03_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg[13]_i_1_n_0    | img_proc_hw_i/axi_smc/inst/s03_entry_pipeline/s03_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg[1]_i_1_n_0 |                1 |              1 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | img_proc_hw_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                 |                1 |              1 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/gen_srls[0].srl_nx1/shift_qual                             |                                                                                                                                                                                                       |                1 |              1 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | img_proc_hw_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                 |                1 |              1 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | img_proc_hw_i/axi_smc/inst/s04_nodes/s04_r_node/inst/s_sc_areset_pipe                                                                                                                                 |                1 |              1 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | img_proc_hw_i/axi_smc/inst/s03_nodes/s03_b_node/inst/s_sc_areset_pipe                                                                                                                                 |                1 |              1 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/s04_entry_pipeline/s04_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg[13]_i_1_n_0    | img_proc_hw_i/axi_smc/inst/s04_entry_pipeline/s04_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg[1]_i_1_n_0 |                1 |              1 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | img_proc_hw_i/axi_smc/inst/s03_nodes/s03_r_node/inst/s_sc_areset_pipe                                                                                                                                 |                1 |              1 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/gen_srls[0].srl_nx1/shift_qual                             |                                                                                                                                                                                                       |                1 |              1 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | img_proc_hw_i/axi_smc/inst/s03_nodes/s03_w_node/inst/s_sc_areset_pipe                                                                                                                                 |                1 |              1 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | img_proc_hw_i/axi_smc/inst/s04_nodes/s04_ar_node/inst/s_sc_areset_pipe                                                                                                                                |                1 |              1 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | img_proc_hw_i/axi_smc/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/areset_r                                                                                                                         |                2 |              2 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_IMG_BUS_m_axi_U/bus_write/fifo_resp/push_0                                                                                                                       |                                                                                                                                                                                                       |                1 |              2 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_IMG_BUS_m_axi_U/bus_write/fifo_resp/q[1]_i_1_n_2                                                                                                                 | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_COST_BUS_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                             |                1 |              2 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | img_proc_hw_i/axi_smc/inst/s04_nodes/s04_b_node/inst/inst_mi_handler/areset_r                                                                                                                         |                2 |              2 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[4].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                  |                                                                                                                                                                                                       |                1 |              2 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                        |                                                                                                                                                                                                       |                1 |              2 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                        |                                                                                                                                                                                                       |                1 |              2 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[3].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                  |                                                                                                                                                                                                       |                1 |              2 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_COST_BUS_m_axi_U/bus_write/bus_equal_gen.fifo_burst/wrreq24_out                                                                                                  |                                                                                                                                                                                                       |                1 |              2 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_COST_BUS_m_axi_U/bus_write/fifo_resp/q[1]_i_1__0_n_2                                                                                                             | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_COST_BUS_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                             |                1 |              2 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[4].srl_nx1/shift                                                                    |                                                                                                                                                                                                       |                1 |              2 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | img_proc_hw_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                        |                3 |              3 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | img_proc_hw_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                        |                3 |              3 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[3].srl_nx1/shift_qual                                                                             |                                                                                                                                                                                                       |                1 |              3 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | img_proc_hw_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/areset_r                                                                                                                         |                3 |              3 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | img_proc_hw_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                         |                3 |              3 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | img_proc_hw_i/axi_smc/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/areset_r                                                                                                                         |                3 |              3 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | img_proc_hw_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                        |                3 |              4 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | img_proc_hw_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                4 |              4 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/s_axi_bready[0]_3[0]                                  | img_proc_hw_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                             |                1 |              4 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | img_proc_hw_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                2 |              4 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/s_axi_bready[0]_2[0]                                  | img_proc_hw_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                             |                1 |              4 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/s03_entry_pipeline/s03_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                   | img_proc_hw_i/axi_smc/inst/s03_entry_pipeline/s03_si_converter/inst/areset                                                                                                                            |                1 |              4 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | img_proc_hw_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                4 |              4 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.accept_cnt_reg[1][0]                 | img_proc_hw_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                             |                2 |              4 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[59][0]                 | img_proc_hw_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                             |                1 |              4 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[8][0]                  | img_proc_hw_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                             |                1 |              4 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[19][0]                 | img_proc_hw_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                             |                1 |              4 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/E[0]                                                   | img_proc_hw_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                             |                2 |              4 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[51][0]                 | img_proc_hw_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                             |                1 |              4 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | img_proc_hw_i/axi_smc/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                2 |              4 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.accept_cnt_reg[2][0]                  | img_proc_hw_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                             |                2 |              4 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[43][0]                 | img_proc_hw_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                             |                1 |              4 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[27][0]                 | img_proc_hw_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                             |                1 |              4 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/fifoaddr[3]_i_1__0_n_0                                     | img_proc_hw_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                     |                2 |              4 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | img_proc_hw_i/axi_smc/inst/s04_nodes/s04_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                2 |              4 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rready[0][0]                                     | img_proc_hw_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                             |                1 |              4 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[3][0]                 | img_proc_hw_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                             |                1 |              4 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/fifoaddr[3]_i_1_n_0                                                            | img_proc_hw_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                     |                1 |              4 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | img_proc_hw_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                       |                3 |              4 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_COST_BUS_m_axi_U/bus_write/fifo_resp/pout[3]_i_1__1_n_2                                                                                                          | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_COST_BUS_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                             |                2 |              4 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | img_proc_hw_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                |                3 |              4 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | img_proc_hw_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                    |                3 |              4 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/s04_entry_pipeline/s04_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                   | img_proc_hw_i/axi_smc/inst/s04_entry_pipeline/s04_si_converter/inst/areset                                                                                                                            |                1 |              4 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_IMG_BUS_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1__0_n_2                                                                                                            | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_COST_BUS_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                             |                1 |              4 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_COST_BUS_m_axi_U/bus_read/fifo_rctl/full_n_tmp_reg_1                                                                                                             | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_COST_BUS_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                             |                1 |              4 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_COST_BUS_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1__2_n_2                                                                                                           | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_COST_BUS_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                             |                1 |              4 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__2_n_0                                                                                     | img_proc_hw_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                     |                1 |              4 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_IMG_BUS_m_axi_U/bus_write/fifo_resp/pout[3]_i_1_n_2                                                                                                              | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_COST_BUS_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                             |                1 |              4 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1__3_n_0                                                                                     | img_proc_hw_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                     |                1 |              4 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/fifoaddr[3]_i_1__1_n_0                                     | img_proc_hw_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                     |                2 |              4 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_COST_BUS_m_axi_U/bus_write/bus_equal_gen.fifo_burst/push                                                                                                         |                                                                                                                                                                                                       |                1 |              4 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[3]_i_1_n_0                                                                          | img_proc_hw_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                        |                2 |              4 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_COST_BUS_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                       | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_COST_BUS_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                             |                1 |              4 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/s_axi_bready[0][0]                                    | img_proc_hw_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                             |                1 |              4 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                  | img_proc_hw_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                                                              |                1 |              4 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/E[0]                                                  | img_proc_hw_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                             |                1 |              4 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/s_axi_bready[0]_1[0]                                  | img_proc_hw_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                             |                1 |              4 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/s_axi_bready[0]_0[0]                                  | img_proc_hw_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                             |                2 |              4 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[56][0]                | img_proc_hw_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                             |                1 |              4 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/s03_entry_pipeline/s03_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg[13]_i_1_n_0    |                                                                                                                                                                                                       |                2 |              5 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_COST_BUS_m_axi_U/bus_write/buff_wdata/di_i_i_reg_279_reg[2][0]                                                                                                   | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_COST_BUS_m_axi_U/bus_write/rs_wreq/ap_CS_fsm_reg[3][0]                                                                                                       |                1 |              5 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_IMG_BUS_m_axi_U/bus_read/rs_rdata/state_reg[0]_0[0]                                                                                                              |                                                                                                                                                                                                       |                2 |              5 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_IMG_BUS_s_axi_U/ar_hs                                                                                                                                            |                                                                                                                                                                                                       |                3 |              5 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/aw_sreg/state_reg[m_valid_i]_3[0]                                                                                                              | img_proc_hw_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                     |                2 |              5 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/s04_entry_pipeline/s04_mmu/inst/aw_sreg/E[0]                                                                                                                                   | img_proc_hw_i/axi_smc/inst/s04_entry_pipeline/s04_mmu/inst/areset                                                                                                                                     |                2 |              5 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_IMG_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/wreq_handling_reg[0]                                                                                           | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_IMG_BUS_m_axi_U/bus_write/fifo_wreq/SR[0]                                                                                                                    |                1 |              5 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_srls[4].srl_nx1/shift_qual                                                 |                                                                                                                                                                                                       |                2 |              5 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | img_proc_hw_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                4 |              5 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | img_proc_hw_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/areset_r                                                                                                                         |                4 |              5 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/aw_sreg/E[0]                                                                                                                                   | img_proc_hw_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                     |                2 |              5 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | img_proc_hw_i/axi_smc/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                3 |              5 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | img_proc_hw_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/areset_r                                                                                                                         |                5 |              5 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/ar_sreg/E[0]                                                                                                                                   | img_proc_hw_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                     |                2 |              5 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/s04_entry_pipeline/s04_mmu/inst/aw_sreg/state_reg[m_valid_i]_3[0]                                                                                                              | img_proc_hw_i/axi_smc/inst/s04_entry_pipeline/s04_mmu/inst/areset                                                                                                                                     |                2 |              5 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/s04_entry_pipeline/s04_mmu/inst/ar_sreg/E[0]                                                                                                                                   | img_proc_hw_i/axi_smc/inst/s04_entry_pipeline/s04_mmu/inst/areset                                                                                                                                     |                2 |              5 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/comp_d_map_0/U0/grp_comp_disps_fu_347/ap_CS_fsm_state12                                                                                                                                     | img_proc_hw_i/comp_d_map_0/U0/grp_comp_disps_fu_347/min_d_reg_162[4]_i_1_n_2                                                                                                                          |                1 |              5 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/comp_d_map_0/U0/grp_comp_disps_fu_347/min_d1_reg_138[4]_i_2_n_2                                                                                                                             | img_proc_hw_i/comp_d_map_0/U0/grp_comp_disps_fu_347/min_d1_reg_138[4]_i_1_n_2                                                                                                                         |                1 |              5 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/comp_d_map_0/U0/ap_CS_fsm_state5                                                                                                                                                            |                                                                                                                                                                                                       |                1 |              5 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer[1144]_i_1_n_0                                                                      | img_proc_hw_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer[146]_i_1_n_0                                                                   |                1 |              5 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_pipelined.mesg_reg                                                         |                                                                                                                                                                                                       |                2 |              5 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/E[0]                                                                                           | img_proc_hw_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                     |                2 |              5 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/s04_entry_pipeline/s04_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg[13]_i_1_n_0    |                                                                                                                                                                                                       |                2 |              5 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_COST_BUS_m_axi_U/bus_write/bus_equal_gen.fifo_burst/empty_n_tmp_i_1__5_n_2                                                                                       | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_COST_BUS_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                             |                2 |              5 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[1144]_i_1__0_n_0                                                                   | img_proc_hw_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[146]_i_1__0_n_0                                                                |                1 |              5 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/E[0]                                                                                           | img_proc_hw_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                     |                2 |              5 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                      | img_proc_hw_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                               |                2 |              5 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                    | img_proc_hw_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                               |                2 |              5 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_IMG_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/wrreq79_out                                                                                                    | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_IMG_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/ap_rst_n_4[0]                                                                                              |                2 |              6 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                            | img_proc_hw_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                 |                1 |              6 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_IMG_BUS_s_axi_U/waddr                                                                                                                                            |                                                                                                                                                                                                       |                2 |              6 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                           | img_proc_hw_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                         |                1 |              6 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | img_proc_hw_i/axi_smc/inst/s03_entry_pipeline/s03_transaction_regulator/inst/areset                                                                                                                   |                2 |              6 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                        | img_proc_hw_i/axi_smc/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                3 |              6 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_COST_BUS_m_axi_U/bus_write/bus_equal_gen.fifo_burst/wrreq24_out                                                                                                  | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_COST_BUS_m_axi_U/bus_write/bus_equal_gen.fifo_burst/ap_rst_n_0[0]                                                                                            |                2 |              6 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | img_proc_hw_i/axi_smc/inst/s04_entry_pipeline/s04_transaction_regulator/inst/areset                                                                                                                   |                2 |              6 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                             | img_proc_hw_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                  |                1 |              6 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                 | img_proc_hw_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                3 |              6 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_IMG_BUS_m_axi_U/bus_read/bus_wide_gen.fifo_burst/wrreq                                                                                                           | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_IMG_BUS_m_axi_U/bus_read/bus_wide_gen.fifo_burst/SR[0]                                                                                                       |                2 |              6 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/s04_nodes/s04_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr      | img_proc_hw_i/axi_smc/inst/s04_nodes/s04_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                2 |              6 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_COST_BUS_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]                                                                                                         | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_COST_BUS_m_axi_U/bus_write/fifo_wreq/SR[0]                                                                                                                   |                2 |              6 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                        | img_proc_hw_i/axi_smc/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                2 |              6 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                         | img_proc_hw_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                3 |              6 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                           | img_proc_hw_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                         |                2 |              6 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/s04_nodes/s04_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                 | img_proc_hw_i/axi_smc/inst/s04_nodes/s04_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                3 |              6 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                 | img_proc_hw_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                3 |              6 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/s04_nodes/s04_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                        | img_proc_hw_i/axi_smc/inst/s04_nodes/s04_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                2 |              6 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr      | img_proc_hw_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                3 |              6 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | img_proc_hw_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/p_0_in                                                                                      |                3 |              6 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/s04_nodes/s04_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                 | img_proc_hw_i/axi_smc/inst/s04_nodes/s04_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                2 |              6 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr      | img_proc_hw_i/axi_smc/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                3 |              6 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/s03_entry_pipeline/s03_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift            |                                                                                                                                                                                                       |                2 |              6 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr     | img_proc_hw_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                3 |              6 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr     | img_proc_hw_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                2 |              6 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_COST_BUS_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                         | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_COST_BUS_m_axi_U/bus_read/fifo_rctl/ap_rst_n_0[0]                                                                                                            |                2 |              6 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | img_proc_hw_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/p_1_in                                                                                      |                4 |              6 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/s04_entry_pipeline/s04_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift            |                                                                                                                                                                                                       |                2 |              6 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                        | img_proc_hw_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                2 |              6 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | img_proc_hw_i/axi_smc/inst/s04_nodes/s04_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                4 |              7 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | img_proc_hw_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                4 |              7 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | img_proc_hw_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                4 |              7 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[1144]_i_1__0_n_0                                                                   | img_proc_hw_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[185]_i_1_n_0                                                                   |                2 |              7 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                  | img_proc_hw_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                3 |              7 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | img_proc_hw_i/axi_smc/inst/s04_nodes/s04_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                5 |              7 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                  | img_proc_hw_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                4 |              7 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | img_proc_hw_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                4 |              7 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | img_proc_hw_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                3 |              7 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/comp_d_map_0/U0/grp_comp_disps_fu_347/ap_CS_fsm_state3                                                                                                                                      |                                                                                                                                                                                                       |                3 |              8 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                  | img_proc_hw_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                4 |              8 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/s04_entry_pipeline/s04_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                            | img_proc_hw_i/axi_smc/inst/s04_entry_pipeline/s04_mmu/inst/areset                                                                                                                                     |                4 |              8 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_IMG_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.WVALID_Dummy_reg[0]                                                                               | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_IMG_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/q_reg[9]_0[0]                                                                                              |                2 |              8 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_IMG_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/push                                                                                                           |                                                                                                                                                                                                       |                2 |              8 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_IMG_BUS_m_axi_U/wreq_throttl/conservative_gen.throttl_cnt[7]_i_1_n_2                                                                                             | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_COST_BUS_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                             |                3 |              8 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_IMG_BUS_m_axi_U/bus_write/buff_wdata/full_n_reg_1[0]                                                                                                             | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_IMG_BUS_m_axi_U/bus_write/rs_wreq/SR[0]                                                                                                                      |                2 |              8 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_IMG_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/p_67_in                                                                                                        | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_IMG_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/ap_rst_n_6[0]                                                                                              |                2 |              8 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_IMG_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.WVALID_Dummy_reg_0[0]                                                                             | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_IMG_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/q_reg[8]_0[0]                                                                                              |                2 |              8 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_IMG_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/E[0]                                                                                                           | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_IMG_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/SR[0]                                                                                                      |                2 |              8 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_IMG_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.WVALID_Dummy_reg_1[0]                                                                             | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_IMG_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/q_reg[11]_0[0]                                                                                             |                2 |              8 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/comp_d_map_0/U0/grp_comp_disps_fu_347/ap_NS_fsm1                                                                                                                                            | img_proc_hw_i/comp_d_map_0/U0/grp_comp_disps_fu_347/ap_NS_fsm116_out                                                                                                                                  |                2 |              8 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_IMG_BUS_m_axi_U/bus_read/fifo_rctl/push                                                                                                                          |                                                                                                                                                                                                       |                2 |              8 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                      |                                                                                                                                                                                                       |                1 |              8 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                 | img_proc_hw_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                         |                3 |              8 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                      |                                                                                                                                                                                                       |                1 |              8 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                         |                                                                                                                                                                                                       |                3 |              8 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                            | img_proc_hw_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                     |                4 |              8 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                            | img_proc_hw_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                             |                3 |              8 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                  | img_proc_hw_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                3 |              8 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                      |                                                                                                                                                                                                       |                1 |              8 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_IMG_BUS_m_axi_U/bus_read/bus_wide_gen.fifo_burst/q_reg[11]_1                                                                                                     | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_IMG_BUS_m_axi_U/bus_read/bus_wide_gen.fifo_burst/q_reg[11]_2                                                                                                 |                2 |              8 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                           |                                                                                                                                                                                                       |                3 |              8 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_IMG_BUS_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                        |                                                                                                                                                                                                       |                2 |              8 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_IMG_BUS_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[30][0]                                                                                                           |                                                                                                                                                                                                       |                2 |              8 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_COST_BUS_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                       | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_COST_BUS_m_axi_U/bus_write/bus_equal_gen.fifo_burst/ap_rst_n_2[0]                                                                                            |                3 |              8 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_IMG_BUS_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                        |                                                                                                                                                                                                       |                2 |              8 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_IMG_BUS_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[14][0]                                                                                                           |                                                                                                                                                                                                       |                1 |              8 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                      |                                                                                                                                                                                                       |                1 |              8 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_IMG_BUS_m_axi_U/bus_read/rs_rdata/ap_NS_fsm[2]                                                                                                                   |                                                                                                                                                                                                       |                2 |              8 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_COST_BUS_m_axi_U/bus_write/bus_equal_gen.WVALID_Dummy_reg_1[0]                                                                                                   | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_COST_BUS_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                             |                2 |              8 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                               |                                                                                                                                                                                                       |                2 |              8 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | img_proc_hw_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                        |                2 |              8 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_IMG_BUS_m_axi_U/bus_read/bus_wide_gen.fifo_burst/last_split                                                                                                      | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_IMG_BUS_m_axi_U/bus_read/bus_wide_gen.fifo_burst/ap_rst_n_1[0]                                                                                               |                3 |              8 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_COST_BUS_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_0[0]                                                                                                | img_proc_hw_i/comp_d_map_0/U0/ap_NS_fsm127_out                                                                                                                                                        |                2 |              8 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                               |                                                                                                                                                                                                       |                4 |              8 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/E[0]                                                                           | img_proc_hw_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                     |                5 |              9 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_IMG_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/empty_n_tmp_i_1_n_2                                                                                            | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_COST_BUS_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                             |                3 |              9 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_IMG_BUS_m_axi_U/bus_write/buff_wdata/pop                                                                                                                         | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_COST_BUS_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                             |                3 |              9 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_COST_BUS_m_axi_U/bus_read/fifo_rctl/p_23_in                                                                                                                      | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_COST_BUS_m_axi_U/bus_read/fifo_rctl/ap_rst_n_1[0]                                                                                                            |                2 |              9 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | img_proc_hw_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                5 |              9 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_IMG_BUS_m_axi_U/bus_read/bus_wide_gen.fifo_burst/q[11]_i_1_n_2                                                                                                   | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_COST_BUS_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                             |                3 |              9 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_COST_BUS_m_axi_U/bus_write/bus_equal_gen.fifo_burst/last_sect_buf                                                                                                | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_COST_BUS_m_axi_U/bus_write/bus_equal_gen.fifo_burst/ap_rst_n_1[0]                                                                                            |                3 |              9 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | img_proc_hw_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                5 |              9 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/comp_d_map_0/U0/grp_comp_disps_fu_347/p_11_in                                                                                                                                               |                                                                                                                                                                                                       |                2 |             10 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | img_proc_hw_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                         |                4 |             10 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_IMG_BUS_m_axi_U/bus_write/buff_wdata/empty_n                                                                                                                     | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_COST_BUS_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                             |                4 |             10 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | img_proc_hw_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                               |                3 |             10 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_IMG_BUS_m_axi_U/bus_read/fifo_rdata/empty_n                                                                                                                      | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_COST_BUS_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                             |                3 |             10 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_COST_BUS_m_axi_U/bus_write/buff_wdata/empty_n                                                                                                                    | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_COST_BUS_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                             |                4 |             10 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_COST_BUS_m_axi_U/bus_read/fifo_rdata/full_n_i_1__2_n_2                                                                                                           | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_COST_BUS_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                             |                3 |             10 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                      | img_proc_hw_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                        |                4 |             12 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                   | img_proc_hw_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                        |                5 |             12 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                      | img_proc_hw_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                        |                5 |             12 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                      | img_proc_hw_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                             |                2 |             12 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/s04_nodes/s04_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                       | img_proc_hw_i/axi_smc/inst/s04_nodes/s04_b_node/inst/inst_mi_handler/areset_r                                                                                                                         |                5 |             12 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/s04_nodes/s04_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                       | img_proc_hw_i/axi_smc/inst/s04_nodes/s04_b_node/inst/inst_mi_handler/areset_r                                                                                                                         |                4 |             12 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/s03_nodes/s03_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                       | img_proc_hw_i/axi_smc/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/areset_r                                                                                                                         |                4 |             12 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_IMG_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/p_87_in                                                                                                        | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_IMG_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/ap_rst_n_5[0]                                                                                              |                3 |             12 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i[11]_i_1_n_0                                                                        | img_proc_hw_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                             |                3 |             12 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/s04_nodes/s04_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                       | img_proc_hw_i/axi_smc/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/areset_r                                                                                                                         |                5 |             12 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                       | img_proc_hw_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/areset_r                                                                                                                         |                3 |             12 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                       | img_proc_hw_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/areset_r                                                                                                                         |                4 |             12 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen40_in |                                                                                                                                                                                                       |                3 |             12 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | img_proc_hw_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                        |                4 |             12 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late/s_sc_valid                                                 | img_proc_hw_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                         |                3 |             12 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                       | img_proc_hw_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                         |                5 |             12 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_IMG_BUS_m_axi_U/bus_read/bus_wide_gen.fifo_burst/p_27_in                                                                                                         | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_IMG_BUS_m_axi_U/bus_read/bus_wide_gen.fifo_burst/ap_rst_n_0[0]                                                                                               |                2 |             12 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                       | img_proc_hw_i/axi_smc/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/areset_r                                                                                                                         |                3 |             12 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                       | img_proc_hw_i/axi_smc/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/areset_r                                                                                                                         |                5 |             12 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                   | img_proc_hw_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                        |                4 |             12 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                 |                                                                                                                                                                                                       |                4 |             13 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rready[0]_0[0]                                   |                                                                                                                                                                                                       |                4 |             13 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                     |                                                                                                                                                                                                       |                4 |             13 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_7                                                              | img_proc_hw_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                             |                3 |             14 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_6                                                               | img_proc_hw_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                             |                3 |             14 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_3                                                               | img_proc_hw_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                             |                3 |             14 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/gen_srls[0].srl_nx1/gen_wsplitter.aw_split_state_reg       |                                                                                                                                                                                                       |                8 |             14 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_0                                                              | img_proc_hw_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                             |                4 |             14 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_5                                                               | img_proc_hw_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                             |                2 |             14 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0                                                               | img_proc_hw_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                             |                3 |             14 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_1                                                               | img_proc_hw_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                             |                3 |             14 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_7                                                               | img_proc_hw_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                             |                2 |             14 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_2                                                              | img_proc_hw_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                             |                4 |             14 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_4                                                               | img_proc_hw_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                             |                3 |             14 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_6                                                              | img_proc_hw_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                             |                3 |             14 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                             |                                                                                                                                                                                                       |                2 |             14 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                      |                                                                                                                                                                                                       |                2 |             14 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_3                                                              | img_proc_hw_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                             |                3 |             14 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_2                                                               | img_proc_hw_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                             |                3 |             14 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_5                                                              | img_proc_hw_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                             |                4 |             14 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_payload_i[13]_i_1__0_n_0                                                                      |                                                                                                                                                                                                       |                4 |             14 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_4                                                              | img_proc_hw_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                             |                3 |             14 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_1                                                              | img_proc_hw_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                             |                3 |             14 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/comp_d_map_0/U0/grp_comp_disps_fu_347/load_p2                                                                                                                                               |                                                                                                                                                                                                       |                2 |             16 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/comp_d_map_0/U0/grp_comp_disps_fu_347/load_p2                                                                                                                                               | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_IMG_BUS_m_axi_U/bus_write/rs_wreq/data_p2[31]_i_1__1_n_2                                                                                                     |                3 |             16 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/comp_d_map_0/U0/ap_CS_fsm_state3                                                                                                                                                            |                                                                                                                                                                                                       |                6 |             16 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[17].srl_nx1/shift_qual                                                                            |                                                                                                                                                                                                       |                4 |             16 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                     |                                                                                                                                                                                                       |                5 |             16 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                         |                                                                                                                                                                                                       |                3 |             16 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/comp_d_map_0/U0/grp_comp_disps_fu_347/push                                                                                                                                                  | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_COST_BUS_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                             |                6 |             17 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/comp_d_map_0/U0/p_1_in                                                                                                                                                                      |                                                                                                                                                                                                       |                5 |             17 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_COST_BUS_m_axi_U/bus_write/fifo_wreq/E[0]                                                                                                                        | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_COST_BUS_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                             |                4 |             20 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_IMG_BUS_m_axi_U/bus_write/fifo_wreq/E[0]                                                                                                                         | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_COST_BUS_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                             |                4 |             20 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_IMG_BUS_m_axi_U/bus_read/fifo_rreq/invalid_len_event_reg[0]                                                                                                      | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_COST_BUS_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                             |                3 |             20 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_COST_BUS_m_axi_U/bus_read/fifo_rctl/rreq_handling_reg_0[0]                                                                                                       | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_COST_BUS_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                             |                3 |             20 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_COST_BUS_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                        |                                                                                                                                                                                                       |                6 |             21 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/comp_d_map_0/U0/grp_comp_disps_fu_347/tmp_9_reg_3351                                                                                                                                        |                                                                                                                                                                                                       |                6 |             21 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/comp_d_map_0/U0/grp_comp_disps_fu_347/ap_CS_fsm_reg[3]_0[0]                                                                                                                                 |                                                                                                                                                                                                       |                4 |             21 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_COST_BUS_m_axi_U/bus_write/rs_wreq/load_p2                                                                                                                       |                                                                                                                                                                                                       |                4 |             21 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_COST_BUS_m_axi_U/bus_write/rs_wreq/load_p1                                                                                                                       |                                                                                                                                                                                                       |                6 |             21 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/comp_d_map_0/U0/tmp_4_i9_reg_8251                                                                                                                                                           |                                                                                                                                                                                                       |                6 |             21 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.ar_split_state_reg_0                                                             |                                                                                                                                                                                                       |                9 |             21 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                           |                                                                                                                                                                                                       |               11 |             22 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                               |                                                                                                                                                                                                       |                9 |             22 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                      | img_proc_hw_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/areset_r                                                                                                                        |                7 |             24 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/comp_d_map_0/U0/ap_NS_fsm126_out                                                                                                                                                            | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_IMG_BUS_s_axi_U/SR[0]                                                                                                                                        |                6 |             24 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                               | img_proc_hw_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/areset_r                                                                                                                         |                9 |             24 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/comp_d_map_0/U0/ap_CS_fsm_state23                                                                                                                                                           |                                                                                                                                                                                                       |                7 |             24 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                       | img_proc_hw_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                         |                8 |             24 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                       | img_proc_hw_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                         |                8 |             24 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                      | img_proc_hw_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/areset_r                                                                                                                        |                9 |             24 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                               | img_proc_hw_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/areset_r                                                                                                                         |                8 |             24 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/comp_d_map_0/U0/grp_comp_disps_fu_347/m_axi_disp_out_m_img_BREADY                                                                                                                           | img_proc_hw_i/comp_d_map_0/U0/grp_comp_disps_fu_347/i_assign_1_reg_104                                                                                                                                |                7 |             24 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/s04_nodes/s04_aw_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                      | img_proc_hw_i/axi_smc/inst/s04_nodes/s04_aw_node/inst/inst_mi_handler/areset_r                                                                                                                        |                8 |             24 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_IMG_BUS_m_axi_U/bus_write/fifo_resp_to_user/empty_n_tmp_reg_1[0]                                                                                                 | img_proc_hw_i/comp_d_map_0/U0/grp_comp_disps_fu_347/SR[0]                                                                                                                                             |                6 |             24 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/comp_d_map_0/U0/grp_comp_disps_fu_347/p_22_in                                                                                                                                               |                                                                                                                                                                                                       |                7 |             24 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_IMG_BUS_m_axi_U/bus_read/bus_wide_gen.fifo_burst/q_reg[11]_1                                                                                                     |                                                                                                                                                                                                       |                9 |             24 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/s04_nodes/s04_ar_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                      | img_proc_hw_i/axi_smc/inst/s04_nodes/s04_ar_node/inst/inst_mi_handler/areset_r                                                                                                                        |                8 |             24 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/comp_d_map_0/U0/ap_CS_fsm_state2                                                                                                                                                            |                                                                                                                                                                                                       |                7 |             24 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_IMG_BUS_s_axi_U/ar_hs                                                                                                                                            | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_IMG_BUS_s_axi_U/rdata_data[31]_i_1_n_2                                                                                                                       |                7 |             27 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                           |                                                                                                                                                                                                       |                8 |             28 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                           |                                                                                                                                                                                                       |                8 |             28 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                               |                                                                                                                                                                                                       |                7 |             28 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                    | img_proc_hw_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                             |                7 |             28 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                    | img_proc_hw_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                             |                6 |             28 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                             |                                                                                                                                                                                                       |                6 |             28 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_COST_BUS_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]                                                                                                         | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_COST_BUS_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                             |                8 |             29 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_COST_BUS_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                         | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_COST_BUS_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                             |                5 |             30 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_IMG_BUS_m_axi_U/bus_read/bus_wide_gen.fifo_burst/p_27_in                                                                                                         | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_COST_BUS_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                             |                6 |             30 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_COST_BUS_m_axi_U/bus_read/fifo_rctl/p_23_in                                                                                                                      | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_COST_BUS_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                             |                6 |             30 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_COST_BUS_m_axi_U/bus_write/bus_equal_gen.fifo_burst/last_sect_buf                                                                                                | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_COST_BUS_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                             |                7 |             31 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_IMG_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/p_87_in                                                                                                        | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_COST_BUS_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                             |                7 |             31 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/comp_d_map_0/U0/grp_comp_disps_fu_347/min_c_reg_150                                                                                                                                         | img_proc_hw_i/comp_d_map_0/U0/grp_comp_disps_fu_347/min_d_reg_162[4]_i_1_n_2                                                                                                                          |                5 |             32 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                        |                                                                                                                                                                                                       |                8 |             32 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_COST_BUS_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                       |                                                                                                                                                                                                       |                8 |             32 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_COST_BUS_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                       |                                                                                                                                                                                                       |               12 |             32 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/comp_d_map_0/U0/grp_comp_disps_fu_347/m_axi_cost_in_m_img_RREADY                                                                                                                            |                                                                                                                                                                                                       |               12 |             32 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_IMG_BUS_s_axi_U/p_0_in15_out                                                                                                                                     |                                                                                                                                                                                                       |                5 |             32 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/comp_d_map_0/U0/sel                                                                                                                                                                         |                                                                                                                                                                                                       |                8 |             32 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_IMG_BUS_s_axi_U/p_0_in11_out                                                                                                                                     |                                                                                                                                                                                                       |                6 |             32 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_IMG_BUS_s_axi_U/p_0_in13_out                                                                                                                                     |                                                                                                                                                                                                       |                6 |             32 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_IMG_BUS_s_axi_U/p_0_in17_out                                                                                                                                     |                                                                                                                                                                                                       |                5 |             32 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | img_proc_hw_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                             |               16 |             32 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_IMG_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/wreq_handling_reg[0]                                                                                           | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_COST_BUS_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                             |                6 |             32 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_COST_BUS_m_axi_U/bus_read/fifo_rdata/E[0]                                                                                                                        |                                                                                                                                                                                                       |                5 |             32 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/comp_d_map_0/U0/IMG_BUS_addr_reg_9390                                                                                                                                                       |                                                                                                                                                                                                       |                8 |             32 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_COST_BUS_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                       |                                                                                                                                                                                                       |                8 |             32 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_IMG_BUS_m_axi_U/bus_write/rs_wreq/load_p1                                                                                                                        |                                                                                                                                                                                                       |                9 |             32 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                     |                                                                                                                                                                                                       |               11 |             33 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_IMG_BUS_m_axi_U/bus_read/rs_rreq/load_p2                                                                                                                         |                                                                                                                                                                                                       |                7 |             33 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_COST_BUS_m_axi_U/bus_read/fifo_rdata/pop                                                                                                                         | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_COST_BUS_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                             |                6 |             33 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/gen_wsplitter.awtrans_cntr                                                                     |                                                                                                                                                                                                       |               11 |             33 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_COST_BUS_m_axi_U/bus_write/fifo_wreq/push                                                                                                                        |                                                                                                                                                                                                       |                5 |             33 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_IMG_BUS_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                         |                                                                                                                                                                                                       |               14 |             33 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_IMG_BUS_m_axi_U/bus_read/fifo_rdata/pop                                                                                                                          | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_COST_BUS_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                             |                6 |             33 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_COST_BUS_m_axi_U/bus_read/fifo_rreq/push                                                                                                                         |                                                                                                                                                                                                       |                5 |             33 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/s04_entry_pipeline/s04_mmu/inst/r_sreg/skid_buffer[1088]_i_2_n_0                                                                                                               | img_proc_hw_i/axi_smc/inst/s04_entry_pipeline/s04_mmu/inst/r_sreg/skid_buffer[1088]_i_1_n_0                                                                                                           |                7 |             34 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_COST_BUS_m_axi_U/bus_read/fifo_rreq/empty_n_tmp_i_1__6_n_2                                                                                                       | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_COST_BUS_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                             |                6 |             34 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_COST_BUS_m_axi_U/bus_write/bus_equal_gen.fifo_burst/wreq_handling_reg                                                                                            | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_COST_BUS_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                             |                6 |             34 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_COST_BUS_m_axi_U/bus_write/bus_equal_gen.fifo_burst/wrreq24_out                                                                                                  | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_COST_BUS_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                             |                6 |             34 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/r_sreg/skid_buffer[1088]_i_2_n_0                                                                                                               | img_proc_hw_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/r_sreg/skid_buffer[1088]_i_1_n_0                                                                                                           |                7 |             34 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_IMG_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/wrreq79_out                                                                                                    | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_COST_BUS_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                             |                6 |             34 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_IMG_BUS_m_axi_U/bus_read/bus_wide_gen.fifo_burst/wrreq                                                                                                           | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_COST_BUS_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                             |                9 |             34 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/s03_entry_pipeline/s03_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                  |                                                                                                                                                                                                       |                8 |             35 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/s03_entry_pipeline/s03_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                  |                                                                                                                                                                                                       |                9 |             35 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/r_sreg/m_vector_i                                                                                                                              |                                                                                                                                                                                                       |               12 |             35 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                      |                                                                                                                                                                                                       |               10 |             35 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/s04_entry_pipeline/s04_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/skid_buffer[1144]_i_1__0_n_0                                |                                                                                                                                                                                                       |                8 |             35 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/s04_entry_pipeline/s04_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                  |                                                                                                                                                                                                       |                7 |             35 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/s04_entry_pipeline/s04_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/skid_buffer[1144]_i_1_n_0                                   |                                                                                                                                                                                                       |                7 |             35 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                        |                                                                                                                                                                                                       |                8 |             35 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/s04_entry_pipeline/s04_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                      |                                                                                                                                                                                                       |                9 |             35 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/s04_entry_pipeline/s04_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                        |                                                                                                                                                                                                       |                8 |             35 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/s04_entry_pipeline/s04_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                  |                                                                                                                                                                                                       |                7 |             35 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                        |                                                                                                                                                                                                       |                8 |             35 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/s03_entry_pipeline/s03_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/skid_buffer[1144]_i_1__0_n_0                                |                                                                                                                                                                                                       |                8 |             35 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_COST_BUS_m_axi_U/bus_read/fifo_rreq/E[0]                                                                                                                         | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_COST_BUS_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                             |                9 |             35 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/s04_entry_pipeline/s04_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                         |                                                                                                                                                                                                       |                7 |             35 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/s04_entry_pipeline/s04_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                        |                                                                                                                                                                                                       |                7 |             35 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                         |                                                                                                                                                                                                       |                7 |             35 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/s04_entry_pipeline/s04_mmu/inst/r_sreg/m_vector_i                                                                                                                              |                                                                                                                                                                                                       |               11 |             35 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/comp_d_map_0/U0/ap_NS_fsm120_out                                                                                                                                                            | img_proc_hw_i/comp_d_map_0/U0/di_i_i_reg_279                                                                                                                                                          |                7 |             35 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/s03_entry_pipeline/s03_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/skid_buffer[1144]_i_1_n_0                                   |                                                                                                                                                                                                       |                9 |             35 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/s04_entry_pipeline/s04_mmu/inst/aw_sreg/m_vector_i                                                                                                                             |                                                                                                                                                                                                       |                8 |             36 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                           |                                                                                                                                                                                                       |                7 |             36 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_IMG_BUS_m_axi_U/bus_write/fifo_wreq/push                                                                                                                         |                                                                                                                                                                                                       |                6 |             36 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                           |                                                                                                                                                                                                       |                6 |             36 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                              |                                                                                                                                                                                                       |                7 |             36 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/s04_entry_pipeline/s04_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                           |                                                                                                                                                                                                       |               11 |             36 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/s04_entry_pipeline/s04_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                           |                                                                                                                                                                                                       |                9 |             36 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/s04_entry_pipeline/s04_mmu/inst/ar_sreg/m_vector_i                                                                                                                             |                                                                                                                                                                                                       |                7 |             36 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/aw_sreg/m_vector_i                                                                                                                             |                                                                                                                                                                                                       |                8 |             36 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][0][userdata][7]_i_1_n_0                                               |                                                                                                                                                                                                       |                7 |             36 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                              |                                                                                                                                                                                                       |                8 |             36 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/ar_sreg/m_vector_i                                                                                                                             |                                                                                                                                                                                                       |                6 |             36 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_IMG_BUS_m_axi_U/bus_read/fifo_rreq/push                                                                                                                          |                                                                                                                                                                                                       |                6 |             36 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][0][userdata][7]_i_1_n_0                                               |                                                                                                                                                                                                       |                7 |             36 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_IMG_BUS_m_axi_U/bus_read/fifo_rreq/E[0]                                                                                                                          | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_COST_BUS_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                             |                7 |             37 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_IMG_BUS_m_axi_U/bus_read/bus_wide_gen.fifo_burst/rreq_handling_reg                                                                                               | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_COST_BUS_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                             |                7 |             37 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                               |                                                                                                                                                                                                       |                7 |             37 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/s04_entry_pipeline/s04_mmu/inst/w_sreg/m_vector_i                                                                                                                              |                                                                                                                                                                                                       |                7 |             37 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/s04_entry_pipeline/s04_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                               |                                                                                                                                                                                                       |                9 |             37 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_IMG_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/wreq_handling_reg_0                                                                                            | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_COST_BUS_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                             |                7 |             37 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/w_sreg/m_vector_i                                                                                                                              |                                                                                                                                                                                                       |                6 |             37 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_COST_BUS_m_axi_U/bus_write/buff_wdata/pop                                                                                                                        | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_COST_BUS_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                             |                8 |             40 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_COST_BUS_m_axi_U/bus_read/fifo_rdata/push                                                                                                                        | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_COST_BUS_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                             |                7 |             41 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_COST_BUS_m_axi_U/bus_write/buff_wdata/push                                                                                                                       | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_COST_BUS_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                             |                7 |             41 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_IMG_BUS_m_axi_U/bus_read/fifo_rdata/push                                                                                                                         | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_COST_BUS_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                             |                9 |             41 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | img_proc_hw_i/axi_smc/inst/s04_entry_pipeline/s04_mmu/inst/areset                                                                                                                                     |               18 |             42 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | img_proc_hw_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                     |               18 |             42 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rready[0]_1[0]                                   |                                                                                                                                                                                                       |               15 |             45 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                              |                                                                                                                                                                                                       |                7 |             45 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1__1_n_0                                                                                                            |                                                                                                                                                                                                       |                7 |             45 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                             |                                                                                                                                                                                                       |               12 |             45 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                      |                                                                                                                                                                                                       |               11 |             45 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                              |                                                                                                                                                                                                       |                8 |             45 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                 |                                                                                                                                                                                                       |               14 |             45 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__2_n_0                                                                                                            |                                                                                                                                                                                                       |                9 |             45 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer[1144]_i_1_n_0                                                                      |                                                                                                                                                                                                       |               14 |             52 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[1144]_i_1__0_n_0                                                                   |                                                                                                                                                                                                       |               15 |             52 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | img_proc_hw_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                     |               25 |             54 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i                                                                                     |                                                                                                                                                                                                       |               19 |             57 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i                                                                                     |                                                                                                                                                                                                       |               22 |             64 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_COST_BUS_m_axi_U/bus_read/fifo_rreq/next_rreq                                                                                                                    | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_COST_BUS_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                             |               16 |             64 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                               |                                                                                                                                                                                                       |               12 |             67 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1122]_i_1_n_0                                                                                                                |                                                                                                                                                                                                       |               13 |             67 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_COST_BUS_m_axi_U/bus_write/bus_equal_gen.fifo_burst/rdreq33_out                                                                                                  | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_COST_BUS_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                             |               14 |             67 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                       | img_proc_hw_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |               14 |             67 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2056]_i_1_n_0                                                                                                                |                                                                                                                                                                                                       |               14 |             73 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                               |                                                                                                                                                                                                       |               11 |             73 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_IMG_BUS_m_axi_U/bus_read/bus_wide_gen.fifo_burst/next_rreq                                                                                                       | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_COST_BUS_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                             |               20 |             74 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                       | img_proc_hw_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |               15 |             74 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr_1                      | img_proc_hw_i/axi_smc/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |               15 |             75 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr_1                      | img_proc_hw_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |               15 |             75 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_IMG_BUS_m_axi_U/bus_write/fifo_wreq/rdreq88_out                                                                                                                  | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_COST_BUS_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                             |               19 |             77 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/comp_d_map_0/U0/IMG_BUS_addr_1_reg_8890                                                                                                                                                     |                                                                                                                                                                                                       |               21 |             77 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                       | img_proc_hw_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |               14 |             77 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/s04_nodes/s04_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                       | img_proc_hw_i/axi_smc/inst/s04_nodes/s04_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |               14 |             77 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                        | img_proc_hw_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |               16 |             78 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                         | img_proc_hw_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |               16 |             79 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                        | img_proc_hw_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |               15 |             82 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                        | img_proc_hw_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |               16 |             82 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                       | img_proc_hw_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |               16 |             83 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/s04_nodes/s04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                       | img_proc_hw_i/axi_smc/inst/s04_nodes/s04_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |               16 |             83 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                           |                                                                                                                                                                                                       |               12 |             96 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                           |                                                                                                                                                                                                       |               12 |             96 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/s04_nodes/s04_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                           |                                                                                                                                                                                                       |               12 |             96 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_IMG_BUS_s_axi_U/int_ap_start_reg_0[0]                                                                                                                            |                                                                                                                                                                                                       |               19 |             96 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                            |                                                                                                                                                                                                       |               13 |            104 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                            |                                                                                                                                                                                                       |               13 |            104 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                            |                                                                                                                                                                                                       |               13 |            104 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                           |                                                                                                                                                                                                       |               13 |            104 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                           |                                                                                                                                                                                                       |               13 |            104 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/s04_nodes/s04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                           |                                                                                                                                                                                                       |               13 |            104 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                            |                                                                                                                                                                                                       |               13 |            104 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                            |                                                                                                                                                                                                       |               13 |            104 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 | img_proc_hw_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                            |                                                                                                                                                                                                       |               14 |            112 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | img_proc_hw_i/comp_d_map_0/U0/comp_d_map_COST_BUS_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                             |               91 |            209 |
|  img_proc_hw_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           |                                                                                                                                                                                                       |              243 |            614 |
+----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


