Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Tue Oct 31 01:28:55 2017
| Host         : DESKTOP-I9PFHR4 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file module_ads7056_wrapper_control_sets_placed.rpt
| Design       : module_ads7056_wrapper
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   189 |
| Unused register locations in slices containing registers |   604 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             452 |          142 |
| No           | No                    | Yes                    |             153 |           43 |
| No           | Yes                   | No                     |             636 |          237 |
| Yes          | No                    | No                     |             769 |          197 |
| Yes          | No                    | Yes                    |             121 |           27 |
| Yes          | Yes                   | No                     |            1073 |          327 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                            Clock Signal                           |                                                                                                                                      Enable Signal                                                                                                                                     |                                                                                                                                     Set/Reset Signal                                                                                                                                    | Slice Load Count | Bel Load Count |
+-------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  module_ads7056_i/clk_wiz_0/inst/clk_out3                         | module_ads7056_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                        |                                                                                                                                                                                                                                                                                         |                1 |              1 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out3                         | module_ads7056_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                        |                                                                                                                                                                                                                                                                                         |                1 |              1 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out3                         |                                                                                                                                                                                                                                                                                        | module_ads7056_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                                      |                1 |              1 |
| ~module_ads7056_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                                                                                                | module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_2                                                                                                                                                                                                                |                1 |              1 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out3                         | module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[9].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                              |                                                                                                                                                                                                                                                                                         |                1 |              1 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                         |                1 |              1 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out3                         |                                                                                                                                                                                                                                                                                        | module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/flush_pipe                                                                                                                                                                                                 |                1 |              1 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out3                         |                                                                                                                                                                                                                                                                                        | module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                                                                                                                                                    |                1 |              1 |
|  module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31           | module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                              | module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0                                                                                                                                    |                1 |              1 |
| ~module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31           |                                                                                                                                                                                                                                                                                        | module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                                                                                                                              |                1 |              1 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out3                         |                                                                                                                                                                                                                                                                                        | module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31           |                                                                                                                                                                                                                                                                                        | module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_i_2_n_0                                                                                                                                                                                                           |                1 |              1 |
|  module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31           | module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                              | module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                                                                                                                                                    |                1 |              1 |
|  module_ads7056_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Capture_0                                                                                                                                                                                                                                 | module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_reset                                                                                                                                                                                                                          |                1 |              1 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out2                         |                                                                                                                                                                                                                                                                                        | module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out3                         | module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                              |                                                                                                                                                                                                                                                                                         |                1 |              1 |
|  module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31           | module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                              | module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.force_stop_cmd_1_reg_0                                                                                                                              |                1 |              1 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out3                         |                                                                                                                                                                                                                                                                                        | module_ads7056_i/microblaze_0_axi_intc/U0/INTC_CORE_I/p_18_out                                                                                                                                                                                                                          |                1 |              1 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out3                         |                                                                                                                                                                                                                                                                                        | module_ads7056_i/microblaze_0_axi_intc/U0/INTC_CORE_I/p_19_out                                                                                                                                                                                                                          |                1 |              1 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out3                         |                                                                                                                                                                                                                                                                                        | module_ads7056_i/microblaze_0_axi_intc/U0/INTC_CORE_I/p_20_out                                                                                                                                                                                                                          |                1 |              1 |
|  module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31           | module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                              | module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0                                                                                                                                    |                1 |              1 |
|  module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31           |                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                         |                2 |              2 |
|  module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31           | module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                         |                1 |              2 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out3                         |                                                                                                                                                                                                                                                                                        | module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/reset_TxFIFO_ptr_int                                                                                                                                            |                1 |              2 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out3                         | module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce_int[0]                                                                                                                                    | module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                               |                1 |              2 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out3                         |                                                                                                                                                                                                                                                                                        | module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/rx_fifo_reset                                                                                                                                         |                1 |              2 |
|  module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31           | module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                                                                                              | module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                                                                                                                                            |                1 |              2 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out3                         |                                                                                                                                                                                                                                                                                        | module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                         |                1 |              2 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out3                         |                                                                                                                                                                                                                                                                                        | module_ads7056_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_valid_i_reg_0                                                                                                                                                  |                2 |              2 |
| ~module_ads7056_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                         |                1 |              2 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out3                         |                                                                                                                                                                                                                                                                                        | module_ads7056_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg_0                                                                                                                                                  |                2 |              2 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out2                         |                                                                                                                                                                                                                                                                                        | module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                         |                1 |              2 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out2                         |                                                                                                                                                                                                                                                                                        | module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/rx_fifo_reset                                                                                                                                         |                1 |              2 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out2                         |                                                                                                                                                                                                                                                                                        | module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/reset_TxFIFO_ptr_int                                                                                                                                            |                1 |              2 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out3                         |                                                                                                                                                                                                                                                                                        | module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out3                         |                                                                                                                                                                                                                                                                                        | module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out2                         |                                                                                                                                                                                                                                                                                        | module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out2                         |                                                                                                                                                                                                                                                                                        | module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out3                         |                                                                                                                                                                                                                                                                                        | module_ads7056_i/mdm_1/U0/MDM_Core_I1/Use_Uart.clear_Ext_BRK_reg_0                                                                                                                                                                                                                      |                1 |              3 |
|  module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31           | module_ads7056_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                                                                                          | module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                                          |                1 |              4 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out3                         |                                                                                                                                                                                                                                                                                        | module_ads7056_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_valid_i_reg_0                                                                                                                                                  |                1 |              4 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out3                         |                                                                                                                                                                                                                                                                                        | module_ads7056_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg_0                                                                                                                                                  |                1 |              4 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out3                         | module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Using_FPGA.Native                                                                                                                                                                                              | module_ads7056_i/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_RX_FIFO_reg_n_0                                                                                                                                                                                                                    |                1 |              4 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out3                         | module_ads7056_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_Data_Out_reg[0][0]                                                                                                                                                                           | module_ads7056_i/axi_gpio_0/U0/bus2ip_reset                                                                                                                                                                                                                                             |                2 |              4 |
|  module_ads7056_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | module_ads7056_i/mdm_1/U0/MDM_Core_I1/p_2_out_1                                                                                                                                                                                                                                        | module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                                          |                1 |              4 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out3                         | module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/icount_out_reg[3]                                                                                                                                              |                                                                                                                                                                                                                                                                                         |                2 |              4 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out3                         | module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_read_fifo_addr[0]_i_1_n_0                                                                                                                                    | module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                           |                2 |              4 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out3                         | module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Using_FPGA.Native                                                                                                                                                                                              | module_ads7056_i/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_TX_FIFO_reg_n_0                                                                                                                                                                                                                    |                1 |              4 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out3                         | module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SYNC_SPIXFER_DONE_S2AX_1/icount_out_reg[3]                                                                                      |                                                                                                                                                                                                                                                                                         |                2 |              4 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out3                         | module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/p_2_out                                                                                                                                                                  | module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                           |                2 |              4 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out3                         | module_ads7056_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/any_grant                                                                                                                                                                                | module_ads7056_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_grant_hot_i[2]_i_1_n_0                                                                                                                                                      |                1 |              4 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out3                         | module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_New_CacheInterface_for_AXI.valid_Bits_1_reg[0]                                                                 | module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/SR[0]                                                                                                                 |                2 |              4 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out3                         | module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_read_fifo_addr[0]_i_1__0_n_0                                                                             | module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                           |                2 |              4 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out3                         | module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_read_fifo_addr[0]_i_1_n_0                                                                 | module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                           |                2 |              4 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out3                         | module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Read_Req_Granted                                                                                                     |                                                                                                                                                                                                                                                                                         |                1 |              4 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out3                         |                                                                                                                                                                                                                                                                                        | module_ads7056_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Read_Reg_Rst                                                                                                                                                                                                |                1 |              4 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out3                         | module_ads7056_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                       | module_ads7056_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                           |                2 |              4 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out3                         | module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.exist_bit_FDRE/E[0]                                                                          | module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                           |                1 |              4 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out2                         |                                                                                                                                                                                                                                                                                        | module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                2 |              4 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out3                         | module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_FPGA.Native                                                                                                                                                        | module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/update_idle                                                                                                                                                               |                1 |              4 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out3                         |                                                                                                                                                                                                                                                                                        | module_ads7056_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                 |                1 |              4 |
| ~module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31           |                                                                                                                                                                                                                                                                                        | module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                                          |                2 |              4 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out3                         |                                                                                                                                                                                                                                                                                        | module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                2 |              4 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out3                         |                                                                                                                                                                                                                                                                                        | module_ads7056_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                      |                1 |              4 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out3                         |                                                                                                                                                                                                                                                                                        | module_ads7056_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                                                                                                                                             |                1 |              4 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out3                         | module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/read_req_granted                                                                                                                                                         |                                                                                                                                                                                                                                                                                         |                2 |              5 |
|  module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31           | module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                              |                                                                                                                                                                                                                                                                                         |                2 |              5 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out3                         | module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_Halted                                                                                                                                                                                                 | module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                           |                1 |              5 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out3                         | module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_PipeRun                                                                                                                                                                                                | module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                           |                1 |              5 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out3                         | module_ads7056_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                                                        | module_ads7056_i/axi_gpio_0/U0/bus2ip_reset                                                                                                                                                                                                                                             |                1 |              5 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out3                         |                                                                                                                                                                                                                                                                                        | module_ads7056_i/rst_clk_wiz_0_120M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                  |                2 |              5 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out2                         | module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1/E[0]                                                                                                        | module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/p_6_out                                                                                                                          |                2 |              5 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out2                         |                                                                                                                                                                                                                                                                                        | reset_rtl_IBUF                                                                                                                                                                                                                                                                          |                1 |              5 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out3                         | module_ads7056_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/any_grant                                                                                                                                                                                | module_ads7056_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                     |                1 |              5 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out3                         | module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/last_outstanding_write                                                                                               | module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                           |                2 |              6 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out3                         | module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[6]_i_1_n_0                                                                                                                                        | module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                               |                1 |              6 |
|  module_ads7056_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.completion_status_reg[10]_0[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                         |                2 |              6 |
|  module_ads7056_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.count_reg[5][0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                         |                3 |              6 |
|  module_ads7056_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.sample_1_reg[10][0]                                                                                                                                                                 |                                                                                                                                                                                                                                                                                         |                1 |              6 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out3                         | module_ads7056_i/rst_clk_wiz_0_120M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                  | module_ads7056_i/rst_clk_wiz_0_120M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                            |                1 |              6 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out3                         |                                                                                                                                                                                                                                                                                        | module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                                                                                                         |                2 |              6 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out3                         | module_ads7056_i/me18_0/inst/TxD_state                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                         |                2 |              6 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out3                         |                                                                                                                                                                                                                                                                                        | module_ads7056_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                        |                3 |              7 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out2                         | module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011[1]_i_1_n_0                                                                            | module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                        |                2 |              7 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out3                         |                                                                                                                                                                                                                                                                                        | module_ads7056_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                           |                3 |              8 |
|  module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31           | module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1_reg[7][0]                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                         |                1 |              8 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out3                         | module_ads7056_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_i_1_n_0                                                                                                                                                                                                       | module_ads7056_i/axi_gpio_0/U0/bus2ip_reset                                                                                                                                                                                                                                             |                1 |              8 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out3                         | module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/SPICR_data_int_reg0                                                                                                                                   | module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                               |                2 |              8 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out3                         | module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[2].FDRE_I/CI                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                         |                2 |              8 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out3                         | module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[2].FDRE_I/CI                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                         |                2 |              8 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out3                         | module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[7][0] | module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0]                                                  |                1 |              8 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out3                         | module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                      | module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0]                                                  |                1 |              8 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out3                         | module_ads7056_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                                                | module_ads7056_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                           |                2 |              8 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out3                         | module_ads7056_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                  | module_ads7056_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                        |                3 |              8 |
| ~module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31           | module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                         |                2 |              8 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out3                         | module_ads7056_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                    | module_ads7056_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                 |                3 |              8 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out3                         | module_ads7056_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0][0]                                                                                                                             |                                                                                                                                                                                                                                                                                         |                3 |              8 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out2                         | module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/CE                                                                                                                              | module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/R                                                                                                                                                 |                1 |              8 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out2                         | module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_SP_MEM_GEN.Shift_Reg[0]_i_1_n_0                                                  | module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                        |                5 |              8 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out2                         | module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/E[0]                                                                                                                            | module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0]                                                  |                1 |              8 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out2                         | module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int[0]_i_1_n_0                                                                            | module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                        |                3 |              8 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out2                         | module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                      | module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0]                                                  |                1 |              8 |
|  module_ads7056_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/E[0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                         |                1 |              8 |
|  module_ads7056_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                         |                3 |              8 |
|  module_ads7056_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_UART.tdo_reg_reg[7][0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                         |                2 |              8 |
|  module_ads7056_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc                                                                          |                                                                                                                                                                                                                                                                                         |                7 |              8 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out3                         | module_ads7056_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                              |                                                                                                                                                                                                                                                                                         |                4 |             10 |
|  module_ads7056_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/E[0]                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                         |                4 |             10 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out3                         | module_ads7056_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11][0]                                                                                                                 |                                                                                                                                                                                                                                                                                         |                2 |             10 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out2                         |                                                                                                                                                                                                                                                                                        | module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             10 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out3                         |                                                                                                                                                                                                                                                                                        | module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             10 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out2                         | module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                      | module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             12 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out3                         | module_ads7056_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_1_n_0                                                                                                             |                                                                                                                                                                                                                                                                                         |                3 |             12 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out3                         | module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                      | module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             12 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out3                         |                                                                                                                                                                                                                                                                                        | module_ads7056_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                     |                3 |             12 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out3                         | module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                  | module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                               |                2 |             14 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out3                         | module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                   | module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                               |                4 |             15 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out3                         | module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                              |                                                                                                                                                                                                                                                                                         |                2 |             16 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out3                         | module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/E[0]                                                                                                                                                                      | module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                           |                8 |             16 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out3                         | module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                              | module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                3 |             16 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out2                         |                                                                                                                                                                                                                                                                                        | module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                2 |             16 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out2                         | module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/gic0.gc1.count_d1_reg[3][0]                                                                                                     | module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                3 |             16 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out2                         | module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/gic0.gc1.count_d1_reg[3][0]                                                                                                     |                                                                                                                                                                                                                                                                                         |                2 |             16 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out2                         |                                                                                                                                                                                                                                                                                        | module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                4 |             16 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out3                         |                                                                                                                                                                                                                                                                                        | module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                3 |             16 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out3                         |                                                                                                                                                                                                                                                                                        | module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out3                         | module_ads7056_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                    | module_ads7056_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                        |                4 |             17 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out3                         | module_ads7056_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                               | module_ads7056_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[19].ce_out_i[19]_i_1_n_0                                                                                                                                                             |                6 |             17 |
| ~module_ads7056_i/clk_wiz_0/inst/clk_out2                         | module_ads7056_i/ADS7056_0/inst/data[17]_i_1_n_0                                                                                                                                                                                                                                       | reset_rtl_IBUF                                                                                                                                                                                                                                                                          |                5 |             18 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out3                         | module_ads7056_i/me18_0/inst/TxD_shift[17]_i_1_n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                         |                5 |             18 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out3                         | module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_2/MUXCY_I/lopt_7                                                                                                                         | module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                           |                5 |             21 |
|  module_ads7056_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 |                                                                                                                                                                                                                                                                                        | module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/shift_n_reset                                                                                                                                                                                                                                  |                5 |             23 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out3                         | module_ads7056_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[11][0]                                                                                                                            |                                                                                                                                                                                                                                                                                         |               11 |             24 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out3                         | module_ads7056_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                              |                                                                                                                                                                                                                                                                                         |               11 |             25 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out3                         |                                                                                                                                                                                                                                                                                        | module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                               |                9 |             26 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out3                         | module_ads7056_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in                                                                                                                                                                                   | module_ads7056_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                     |               10 |             27 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out3                         | module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/update_idle                                                                                                                                                              |                                                                                                                                                                                                                                                                                         |                6 |             28 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out3                         | module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[5].MUXCY_I/E[0]                                                                                                                        | module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                           |                6 |             28 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out3                         | module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_Latch_AS_Logic_1.AND2B1L_I1/E[0]                                                                                                                                   | module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                           |                8 |             28 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out3                         | module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/SR[0]                                                                                                                | module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                           |                9 |             28 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out3                         | module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_ready_MMU_carry_or/MUXCY_I/lopt_6                                                                                                                                             |                                                                                                                                                                                                                                                                                         |               10 |             30 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out3                         |                                                                                                                                                                                                                                                                                        | module_ads7056_i/microblaze_0_axi_intc/U0/INTC_CORE_I/SS[0]                                                                                                                                                                                                                             |               10 |             30 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out3                         |                                                                                                                                                                                                                                                                                        | module_ads7056_i/axi_gpio_0/U0/bus2ip_reset                                                                                                                                                                                                                                             |                7 |             30 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out3                         | module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_read_cache_miss_sel_carry_and/MUXCY_I/Read_Req                                                                                                                       | module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                           |                6 |             31 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out3                         | module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Read_Req                                                                                                                                                                 | module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                           |               11 |             31 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out3                         | module_ads7056_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                                             | module_ads7056_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                        |               11 |             32 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out3                         | module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_LUT/Write_Data_Valid                                                    |                                                                                                                                                                                                                                                                                         |                4 |             32 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out3                         | module_ads7056_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                           |                                                                                                                                                                                                                                                                                         |                9 |             32 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out3                         | module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                                                                                      | module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                           |                9 |             32 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out1                         | module_ads7056_i/led_0/inst/sel                                                                                                                                                                                                                                                        | module_ads7056_i/led_0/inst/clear                                                                                                                                                                                                                                                       |                8 |             32 |
|  module_ads7056_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                                                                                           |                                                                                                                                                                                                                                                                                         |                7 |             32 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out3                         | module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                                                                                                | module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                           |                5 |             32 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out3                         | module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                          | module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                              |               11 |             32 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out3                         | module_ads7056_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                         |                5 |             32 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out3                         | module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/E[0]                                                                                                                                                                     | module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                           |               14 |             32 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out3                         |                                                                                                                                                                                                                                                                                        | module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data[0]_i_1_n_0                                                                                                                                                                         |               13 |             32 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out3                         | module_ads7056_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_rvalid[0]                                                                                                                                                                                | module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                           |               11 |             32 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out3                         | module_ads7056_i/microblaze_0_axi_intc/U0/INTC_CORE_I/irq                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                         |                6 |             32 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out3                         | module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_2/MUXCY_I/lopt_7                                                                                                                         | module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                                                                                                                                                      |                9 |             32 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out3                         | module_ads7056_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                           |                                                                                                                                                                                                                                                                                         |                9 |             32 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out3                         | module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                              | module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                                                                                                                                                          |                8 |             32 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out3                         | module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[0][0]                                                                                                                                                           | module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                           |                6 |             32 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out3                         | module_ads7056_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                         |                8 |             33 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out3                         | module_ads7056_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                                                                                                                             |                                                                                                                                                                                                                                                                                         |                7 |             33 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out3                         | module_ads7056_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                                                                                                           |                                                                                                                                                                                                                                                                                         |                8 |             33 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out3                         | module_ads7056_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                                                                                                                             |                                                                                                                                                                                                                                                                                         |                8 |             33 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out3                         | module_ads7056_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_axi_awready                                                                                                                                                   |                                                                                                                                                                                                                                                                                         |                5 |             34 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out3                         | module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_2/MUXCY_I/lopt_7                                                                                                                         |                                                                                                                                                                                                                                                                                         |                7 |             34 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out3                         | module_ads7056_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/s_axi_arready                                                                                                                                                   |                                                                                                                                                                                                                                                                                         |                8 |             34 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out3                         | module_ads7056_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                                                                                           |                                                                                                                                                                                                                                                                                         |                9 |             34 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out3                         | module_ads7056_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                                                                                           |                                                                                                                                                                                                                                                                                         |                7 |             34 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out3                         |                                                                                                                                                                                                                                                                                        | module_ads7056_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                       |                8 |             34 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out3                         | module_ads7056_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/s_axi_arready                                                                                                                                                   |                                                                                                                                                                                                                                                                                         |                8 |             34 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out3                         | module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/write_req_granted                                                                                                    |                                                                                                                                                                                                                                                                                         |                5 |             34 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out3                         | module_ads7056_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                             |                                                                                                                                                                                                                                                                                         |                9 |             34 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out2                         |                                                                                                                                                                                                                                                                                        | module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                        |               20 |             39 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out3                         |                                                                                                                                                                                                                                                                                        | module_ads7056_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                       |               10 |             42 |
|  module_ads7056_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Capture_0                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                         |               10 |             47 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out2                         |                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                         |               16 |             54 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out3                         | module_ads7056_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                         |                8 |             64 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out3                         | module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_New_CacheInterface_for_AXI.valid_Bits_1_reg[0]                                                                 |                                                                                                                                                                                                                                                                                         |                8 |             64 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out3                         |                                                                                                                                                                                                                                                                                        | module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                               |               22 |             73 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out3                         | module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.Using_Latch_AS_Logic.AND2B1L_I1/if_ready                                                                                                                                         |                                                                                                                                                                                                                                                                                         |               10 |             75 |
|  module_ads7056_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 |                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                         |               21 |             80 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out3                         | module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                              | module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                           |               35 |             94 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out3                         | module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/D[27]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                         |               16 |            128 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out3                         | module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[9].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                              | module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                           |               68 |            221 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out3                         |                                                                                                                                                                                                                                                                                        | module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                           |              109 |            256 |
|  module_ads7056_i/clk_wiz_0/inst/clk_out3                         |                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                         |              108 |            330 |
+-------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    21 |
| 2      |                    13 |
| 3      |                     5 |
| 4      |                    26 |
| 5      |                     9 |
| 6      |                     8 |
| 7      |                     2 |
| 8      |                    22 |
| 10     |                     5 |
| 12     |                     4 |
| 14     |                     1 |
| 15     |                     1 |
| 16+    |                    72 |
+--------+-----------------------+


