DECL|A1|member|__IO uint8_t A1; /**< I2C Address Register 1, offset: 0x0 */
DECL|A2|member|__IO uint8_t A2; /**< I2C Address Register 2, offset: 0x9 */
DECL|AC12ERR|member|__I uint32_t AC12ERR; /**< Auto CMD12 Error Status Register, offset: 0x3C */
DECL|ACCESS16BIT|member|} ACCESS16BIT;
DECL|ACCESS8BIT|member|} ACCESS8BIT;
DECL|ADC0_BASE|macro|ADC0_BASE
DECL|ADC0_IRQn|enumerator|ADC0_IRQn = 39, /**< ADC0 interrupt */
DECL|ADC0|macro|ADC0
DECL|ADC1_BASE|macro|ADC1_BASE
DECL|ADC1_IRQn|enumerator|ADC1_IRQn = 73, /**< ADC1 interrupt */
DECL|ADC1|macro|ADC1
DECL|ADC_BASE_ADDRS|macro|ADC_BASE_ADDRS
DECL|ADC_BASE_PTRS|macro|ADC_BASE_PTRS
DECL|ADC_CFG1_ADICLK_MASK|macro|ADC_CFG1_ADICLK_MASK
DECL|ADC_CFG1_ADICLK_SHIFT|macro|ADC_CFG1_ADICLK_SHIFT
DECL|ADC_CFG1_ADICLK|macro|ADC_CFG1_ADICLK
DECL|ADC_CFG1_ADIV_MASK|macro|ADC_CFG1_ADIV_MASK
DECL|ADC_CFG1_ADIV_SHIFT|macro|ADC_CFG1_ADIV_SHIFT
DECL|ADC_CFG1_ADIV|macro|ADC_CFG1_ADIV
DECL|ADC_CFG1_ADLPC_MASK|macro|ADC_CFG1_ADLPC_MASK
DECL|ADC_CFG1_ADLPC_SHIFT|macro|ADC_CFG1_ADLPC_SHIFT
DECL|ADC_CFG1_ADLPC|macro|ADC_CFG1_ADLPC
DECL|ADC_CFG1_ADLSMP_MASK|macro|ADC_CFG1_ADLSMP_MASK
DECL|ADC_CFG1_ADLSMP_SHIFT|macro|ADC_CFG1_ADLSMP_SHIFT
DECL|ADC_CFG1_ADLSMP|macro|ADC_CFG1_ADLSMP
DECL|ADC_CFG1_MODE_MASK|macro|ADC_CFG1_MODE_MASK
DECL|ADC_CFG1_MODE_SHIFT|macro|ADC_CFG1_MODE_SHIFT
DECL|ADC_CFG1_MODE|macro|ADC_CFG1_MODE
DECL|ADC_CFG2_ADACKEN_MASK|macro|ADC_CFG2_ADACKEN_MASK
DECL|ADC_CFG2_ADACKEN_SHIFT|macro|ADC_CFG2_ADACKEN_SHIFT
DECL|ADC_CFG2_ADACKEN|macro|ADC_CFG2_ADACKEN
DECL|ADC_CFG2_ADHSC_MASK|macro|ADC_CFG2_ADHSC_MASK
DECL|ADC_CFG2_ADHSC_SHIFT|macro|ADC_CFG2_ADHSC_SHIFT
DECL|ADC_CFG2_ADHSC|macro|ADC_CFG2_ADHSC
DECL|ADC_CFG2_ADLSTS_MASK|macro|ADC_CFG2_ADLSTS_MASK
DECL|ADC_CFG2_ADLSTS_SHIFT|macro|ADC_CFG2_ADLSTS_SHIFT
DECL|ADC_CFG2_ADLSTS|macro|ADC_CFG2_ADLSTS
DECL|ADC_CFG2_MUXSEL_MASK|macro|ADC_CFG2_MUXSEL_MASK
DECL|ADC_CFG2_MUXSEL_SHIFT|macro|ADC_CFG2_MUXSEL_SHIFT
DECL|ADC_CFG2_MUXSEL|macro|ADC_CFG2_MUXSEL
DECL|ADC_CLM0_CLM0_MASK|macro|ADC_CLM0_CLM0_MASK
DECL|ADC_CLM0_CLM0_SHIFT|macro|ADC_CLM0_CLM0_SHIFT
DECL|ADC_CLM0_CLM0|macro|ADC_CLM0_CLM0
DECL|ADC_CLM1_CLM1_MASK|macro|ADC_CLM1_CLM1_MASK
DECL|ADC_CLM1_CLM1_SHIFT|macro|ADC_CLM1_CLM1_SHIFT
DECL|ADC_CLM1_CLM1|macro|ADC_CLM1_CLM1
DECL|ADC_CLM2_CLM2_MASK|macro|ADC_CLM2_CLM2_MASK
DECL|ADC_CLM2_CLM2_SHIFT|macro|ADC_CLM2_CLM2_SHIFT
DECL|ADC_CLM2_CLM2|macro|ADC_CLM2_CLM2
DECL|ADC_CLM3_CLM3_MASK|macro|ADC_CLM3_CLM3_MASK
DECL|ADC_CLM3_CLM3_SHIFT|macro|ADC_CLM3_CLM3_SHIFT
DECL|ADC_CLM3_CLM3|macro|ADC_CLM3_CLM3
DECL|ADC_CLM4_CLM4_MASK|macro|ADC_CLM4_CLM4_MASK
DECL|ADC_CLM4_CLM4_SHIFT|macro|ADC_CLM4_CLM4_SHIFT
DECL|ADC_CLM4_CLM4|macro|ADC_CLM4_CLM4
DECL|ADC_CLMD_CLMD_MASK|macro|ADC_CLMD_CLMD_MASK
DECL|ADC_CLMD_CLMD_SHIFT|macro|ADC_CLMD_CLMD_SHIFT
DECL|ADC_CLMD_CLMD|macro|ADC_CLMD_CLMD
DECL|ADC_CLMS_CLMS_MASK|macro|ADC_CLMS_CLMS_MASK
DECL|ADC_CLMS_CLMS_SHIFT|macro|ADC_CLMS_CLMS_SHIFT
DECL|ADC_CLMS_CLMS|macro|ADC_CLMS_CLMS
DECL|ADC_CLP0_CLP0_MASK|macro|ADC_CLP0_CLP0_MASK
DECL|ADC_CLP0_CLP0_SHIFT|macro|ADC_CLP0_CLP0_SHIFT
DECL|ADC_CLP0_CLP0|macro|ADC_CLP0_CLP0
DECL|ADC_CLP1_CLP1_MASK|macro|ADC_CLP1_CLP1_MASK
DECL|ADC_CLP1_CLP1_SHIFT|macro|ADC_CLP1_CLP1_SHIFT
DECL|ADC_CLP1_CLP1|macro|ADC_CLP1_CLP1
DECL|ADC_CLP2_CLP2_MASK|macro|ADC_CLP2_CLP2_MASK
DECL|ADC_CLP2_CLP2_SHIFT|macro|ADC_CLP2_CLP2_SHIFT
DECL|ADC_CLP2_CLP2|macro|ADC_CLP2_CLP2
DECL|ADC_CLP3_CLP3_MASK|macro|ADC_CLP3_CLP3_MASK
DECL|ADC_CLP3_CLP3_SHIFT|macro|ADC_CLP3_CLP3_SHIFT
DECL|ADC_CLP3_CLP3|macro|ADC_CLP3_CLP3
DECL|ADC_CLP4_CLP4_MASK|macro|ADC_CLP4_CLP4_MASK
DECL|ADC_CLP4_CLP4_SHIFT|macro|ADC_CLP4_CLP4_SHIFT
DECL|ADC_CLP4_CLP4|macro|ADC_CLP4_CLP4
DECL|ADC_CLPD_CLPD_MASK|macro|ADC_CLPD_CLPD_MASK
DECL|ADC_CLPD_CLPD_SHIFT|macro|ADC_CLPD_CLPD_SHIFT
DECL|ADC_CLPD_CLPD|macro|ADC_CLPD_CLPD
DECL|ADC_CLPS_CLPS_MASK|macro|ADC_CLPS_CLPS_MASK
DECL|ADC_CLPS_CLPS_SHIFT|macro|ADC_CLPS_CLPS_SHIFT
DECL|ADC_CLPS_CLPS|macro|ADC_CLPS_CLPS
DECL|ADC_CV1_CV_MASK|macro|ADC_CV1_CV_MASK
DECL|ADC_CV1_CV_SHIFT|macro|ADC_CV1_CV_SHIFT
DECL|ADC_CV1_CV|macro|ADC_CV1_CV
DECL|ADC_CV2_CV_MASK|macro|ADC_CV2_CV_MASK
DECL|ADC_CV2_CV_SHIFT|macro|ADC_CV2_CV_SHIFT
DECL|ADC_CV2_CV|macro|ADC_CV2_CV
DECL|ADC_IRQS|macro|ADC_IRQS
DECL|ADC_MG_MG_MASK|macro|ADC_MG_MG_MASK
DECL|ADC_MG_MG_SHIFT|macro|ADC_MG_MG_SHIFT
DECL|ADC_MG_MG|macro|ADC_MG_MG
DECL|ADC_OFS_OFS_MASK|macro|ADC_OFS_OFS_MASK
DECL|ADC_OFS_OFS_SHIFT|macro|ADC_OFS_OFS_SHIFT
DECL|ADC_OFS_OFS|macro|ADC_OFS_OFS
DECL|ADC_PG_PG_MASK|macro|ADC_PG_PG_MASK
DECL|ADC_PG_PG_SHIFT|macro|ADC_PG_PG_SHIFT
DECL|ADC_PG_PG|macro|ADC_PG_PG
DECL|ADC_R_COUNT|macro|ADC_R_COUNT
DECL|ADC_R_D_MASK|macro|ADC_R_D_MASK
DECL|ADC_R_D_SHIFT|macro|ADC_R_D_SHIFT
DECL|ADC_R_D|macro|ADC_R_D
DECL|ADC_SC1_ADCH_MASK|macro|ADC_SC1_ADCH_MASK
DECL|ADC_SC1_ADCH_SHIFT|macro|ADC_SC1_ADCH_SHIFT
DECL|ADC_SC1_ADCH|macro|ADC_SC1_ADCH
DECL|ADC_SC1_AIEN_MASK|macro|ADC_SC1_AIEN_MASK
DECL|ADC_SC1_AIEN_SHIFT|macro|ADC_SC1_AIEN_SHIFT
DECL|ADC_SC1_AIEN|macro|ADC_SC1_AIEN
DECL|ADC_SC1_COCO_MASK|macro|ADC_SC1_COCO_MASK
DECL|ADC_SC1_COCO_SHIFT|macro|ADC_SC1_COCO_SHIFT
DECL|ADC_SC1_COCO|macro|ADC_SC1_COCO
DECL|ADC_SC1_COUNT|macro|ADC_SC1_COUNT
DECL|ADC_SC1_DIFF_MASK|macro|ADC_SC1_DIFF_MASK
DECL|ADC_SC1_DIFF_SHIFT|macro|ADC_SC1_DIFF_SHIFT
DECL|ADC_SC1_DIFF|macro|ADC_SC1_DIFF
DECL|ADC_SC2_ACFE_MASK|macro|ADC_SC2_ACFE_MASK
DECL|ADC_SC2_ACFE_SHIFT|macro|ADC_SC2_ACFE_SHIFT
DECL|ADC_SC2_ACFE|macro|ADC_SC2_ACFE
DECL|ADC_SC2_ACFGT_MASK|macro|ADC_SC2_ACFGT_MASK
DECL|ADC_SC2_ACFGT_SHIFT|macro|ADC_SC2_ACFGT_SHIFT
DECL|ADC_SC2_ACFGT|macro|ADC_SC2_ACFGT
DECL|ADC_SC2_ACREN_MASK|macro|ADC_SC2_ACREN_MASK
DECL|ADC_SC2_ACREN_SHIFT|macro|ADC_SC2_ACREN_SHIFT
DECL|ADC_SC2_ACREN|macro|ADC_SC2_ACREN
DECL|ADC_SC2_ADACT_MASK|macro|ADC_SC2_ADACT_MASK
DECL|ADC_SC2_ADACT_SHIFT|macro|ADC_SC2_ADACT_SHIFT
DECL|ADC_SC2_ADACT|macro|ADC_SC2_ADACT
DECL|ADC_SC2_ADTRG_MASK|macro|ADC_SC2_ADTRG_MASK
DECL|ADC_SC2_ADTRG_SHIFT|macro|ADC_SC2_ADTRG_SHIFT
DECL|ADC_SC2_ADTRG|macro|ADC_SC2_ADTRG
DECL|ADC_SC2_DMAEN_MASK|macro|ADC_SC2_DMAEN_MASK
DECL|ADC_SC2_DMAEN_SHIFT|macro|ADC_SC2_DMAEN_SHIFT
DECL|ADC_SC2_DMAEN|macro|ADC_SC2_DMAEN
DECL|ADC_SC2_REFSEL_MASK|macro|ADC_SC2_REFSEL_MASK
DECL|ADC_SC2_REFSEL_SHIFT|macro|ADC_SC2_REFSEL_SHIFT
DECL|ADC_SC2_REFSEL|macro|ADC_SC2_REFSEL
DECL|ADC_SC3_ADCO_MASK|macro|ADC_SC3_ADCO_MASK
DECL|ADC_SC3_ADCO_SHIFT|macro|ADC_SC3_ADCO_SHIFT
DECL|ADC_SC3_ADCO|macro|ADC_SC3_ADCO
DECL|ADC_SC3_AVGE_MASK|macro|ADC_SC3_AVGE_MASK
DECL|ADC_SC3_AVGE_SHIFT|macro|ADC_SC3_AVGE_SHIFT
DECL|ADC_SC3_AVGE|macro|ADC_SC3_AVGE
DECL|ADC_SC3_AVGS_MASK|macro|ADC_SC3_AVGS_MASK
DECL|ADC_SC3_AVGS_SHIFT|macro|ADC_SC3_AVGS_SHIFT
DECL|ADC_SC3_AVGS|macro|ADC_SC3_AVGS
DECL|ADC_SC3_CALF_MASK|macro|ADC_SC3_CALF_MASK
DECL|ADC_SC3_CALF_SHIFT|macro|ADC_SC3_CALF_SHIFT
DECL|ADC_SC3_CALF|macro|ADC_SC3_CALF
DECL|ADC_SC3_CAL_MASK|macro|ADC_SC3_CAL_MASK
DECL|ADC_SC3_CAL_SHIFT|macro|ADC_SC3_CAL_SHIFT
DECL|ADC_SC3_CAL|macro|ADC_SC3_CAL
DECL|ADC_Type|typedef|} ADC_Type;
DECL|ADDINFO|member|__I uint8_t ADDINFO; /**< Peripheral Additional Info register, offset: 0xC */
DECL|ADDR|member|__IO uint8_t ADDR; /**< Address register, offset: 0x98 */
DECL|ADMAES|member|__I uint32_t ADMAES; /**< ADMA Error Status register, offset: 0x54 */
DECL|ADR_CAA|member|__O uint32_t ADR_CAA; /**< Accumulator register - Add to register command, offset: 0x8C4 */
DECL|ADR_CASR|member|__O uint32_t ADR_CASR; /**< Status register - Add Register command, offset: 0x8C0 */
DECL|ADR_CA|member|__O uint32_t ADR_CA[9]; /**< General Purpose Register 0 - Add to register command..General Purpose Register 8 - Add to register command, array offset: 0x8C8, array step: 0x4 */
DECL|ADSADDR|member|__IO uint32_t ADSADDR; /**< ADMA System Addressregister, offset: 0x58 */
DECL|AESC_CAA|member|__O uint32_t AESC_CAA; /**< Accumulator register - AES Column Operation command, offset: 0xB04 */
DECL|AESC_CASR|member|__O uint32_t AESC_CASR; /**< Status register - AES Column Operation command, offset: 0xB00 */
DECL|AESC_CA|member|__O uint32_t AESC_CA[9]; /**< General Purpose Register 0 - AES Column Operation command..General Purpose Register 8 - AES Column Operation command, array offset: 0xB08, array step: 0x4 */
DECL|AESIC_CAA|member|__O uint32_t AESIC_CAA; /**< Accumulator register - AES Inverse Column Operation command, offset: 0xB44 */
DECL|AESIC_CASR|member|__O uint32_t AESIC_CASR; /**< Status register - AES Inverse Column Operation command, offset: 0xB40 */
DECL|AESIC_CA|member|__O uint32_t AESIC_CA[9]; /**< General Purpose Register 0 - AES Inverse Column Operation command..General Purpose Register 8 - AES Inverse Column Operation command, array offset: 0xB48, array step: 0x4 */
DECL|AIPS0_BASE|macro|AIPS0_BASE
DECL|AIPS0|macro|AIPS0
DECL|AIPS1_BASE|macro|AIPS1_BASE
DECL|AIPS1|macro|AIPS1
DECL|AIPS_BASE_ADDRS|macro|AIPS_BASE_ADDRS
DECL|AIPS_BASE_PTRS|macro|AIPS_BASE_PTRS
DECL|AIPS_MPRA_MPL0_MASK|macro|AIPS_MPRA_MPL0_MASK
DECL|AIPS_MPRA_MPL0_SHIFT|macro|AIPS_MPRA_MPL0_SHIFT
DECL|AIPS_MPRA_MPL0|macro|AIPS_MPRA_MPL0
DECL|AIPS_MPRA_MPL1_MASK|macro|AIPS_MPRA_MPL1_MASK
DECL|AIPS_MPRA_MPL1_SHIFT|macro|AIPS_MPRA_MPL1_SHIFT
DECL|AIPS_MPRA_MPL1|macro|AIPS_MPRA_MPL1
DECL|AIPS_MPRA_MPL2_MASK|macro|AIPS_MPRA_MPL2_MASK
DECL|AIPS_MPRA_MPL2_SHIFT|macro|AIPS_MPRA_MPL2_SHIFT
DECL|AIPS_MPRA_MPL2|macro|AIPS_MPRA_MPL2
DECL|AIPS_MPRA_MPL3_MASK|macro|AIPS_MPRA_MPL3_MASK
DECL|AIPS_MPRA_MPL3_SHIFT|macro|AIPS_MPRA_MPL3_SHIFT
DECL|AIPS_MPRA_MPL3|macro|AIPS_MPRA_MPL3
DECL|AIPS_MPRA_MPL4_MASK|macro|AIPS_MPRA_MPL4_MASK
DECL|AIPS_MPRA_MPL4_SHIFT|macro|AIPS_MPRA_MPL4_SHIFT
DECL|AIPS_MPRA_MPL4|macro|AIPS_MPRA_MPL4
DECL|AIPS_MPRA_MPL5_MASK|macro|AIPS_MPRA_MPL5_MASK
DECL|AIPS_MPRA_MPL5_SHIFT|macro|AIPS_MPRA_MPL5_SHIFT
DECL|AIPS_MPRA_MPL5|macro|AIPS_MPRA_MPL5
DECL|AIPS_MPRA_MTR0_MASK|macro|AIPS_MPRA_MTR0_MASK
DECL|AIPS_MPRA_MTR0_SHIFT|macro|AIPS_MPRA_MTR0_SHIFT
DECL|AIPS_MPRA_MTR0|macro|AIPS_MPRA_MTR0
DECL|AIPS_MPRA_MTR1_MASK|macro|AIPS_MPRA_MTR1_MASK
DECL|AIPS_MPRA_MTR1_SHIFT|macro|AIPS_MPRA_MTR1_SHIFT
DECL|AIPS_MPRA_MTR1|macro|AIPS_MPRA_MTR1
DECL|AIPS_MPRA_MTR2_MASK|macro|AIPS_MPRA_MTR2_MASK
DECL|AIPS_MPRA_MTR2_SHIFT|macro|AIPS_MPRA_MTR2_SHIFT
DECL|AIPS_MPRA_MTR2|macro|AIPS_MPRA_MTR2
DECL|AIPS_MPRA_MTR3_MASK|macro|AIPS_MPRA_MTR3_MASK
DECL|AIPS_MPRA_MTR3_SHIFT|macro|AIPS_MPRA_MTR3_SHIFT
DECL|AIPS_MPRA_MTR3|macro|AIPS_MPRA_MTR3
DECL|AIPS_MPRA_MTR4_MASK|macro|AIPS_MPRA_MTR4_MASK
DECL|AIPS_MPRA_MTR4_SHIFT|macro|AIPS_MPRA_MTR4_SHIFT
DECL|AIPS_MPRA_MTR4|macro|AIPS_MPRA_MTR4
DECL|AIPS_MPRA_MTR5_MASK|macro|AIPS_MPRA_MTR5_MASK
DECL|AIPS_MPRA_MTR5_SHIFT|macro|AIPS_MPRA_MTR5_SHIFT
DECL|AIPS_MPRA_MTR5|macro|AIPS_MPRA_MTR5
DECL|AIPS_MPRA_MTW0_MASK|macro|AIPS_MPRA_MTW0_MASK
DECL|AIPS_MPRA_MTW0_SHIFT|macro|AIPS_MPRA_MTW0_SHIFT
DECL|AIPS_MPRA_MTW0|macro|AIPS_MPRA_MTW0
DECL|AIPS_MPRA_MTW1_MASK|macro|AIPS_MPRA_MTW1_MASK
DECL|AIPS_MPRA_MTW1_SHIFT|macro|AIPS_MPRA_MTW1_SHIFT
DECL|AIPS_MPRA_MTW1|macro|AIPS_MPRA_MTW1
DECL|AIPS_MPRA_MTW2_MASK|macro|AIPS_MPRA_MTW2_MASK
DECL|AIPS_MPRA_MTW2_SHIFT|macro|AIPS_MPRA_MTW2_SHIFT
DECL|AIPS_MPRA_MTW2|macro|AIPS_MPRA_MTW2
DECL|AIPS_MPRA_MTW3_MASK|macro|AIPS_MPRA_MTW3_MASK
DECL|AIPS_MPRA_MTW3_SHIFT|macro|AIPS_MPRA_MTW3_SHIFT
DECL|AIPS_MPRA_MTW3|macro|AIPS_MPRA_MTW3
DECL|AIPS_MPRA_MTW4_MASK|macro|AIPS_MPRA_MTW4_MASK
DECL|AIPS_MPRA_MTW4_SHIFT|macro|AIPS_MPRA_MTW4_SHIFT
DECL|AIPS_MPRA_MTW4|macro|AIPS_MPRA_MTW4
DECL|AIPS_MPRA_MTW5_MASK|macro|AIPS_MPRA_MTW5_MASK
DECL|AIPS_MPRA_MTW5_SHIFT|macro|AIPS_MPRA_MTW5_SHIFT
DECL|AIPS_MPRA_MTW5|macro|AIPS_MPRA_MTW5
DECL|AIPS_PACRA_SP0_MASK|macro|AIPS_PACRA_SP0_MASK
DECL|AIPS_PACRA_SP0_SHIFT|macro|AIPS_PACRA_SP0_SHIFT
DECL|AIPS_PACRA_SP0|macro|AIPS_PACRA_SP0
DECL|AIPS_PACRA_SP1_MASK|macro|AIPS_PACRA_SP1_MASK
DECL|AIPS_PACRA_SP1_SHIFT|macro|AIPS_PACRA_SP1_SHIFT
DECL|AIPS_PACRA_SP1|macro|AIPS_PACRA_SP1
DECL|AIPS_PACRA_SP2_MASK|macro|AIPS_PACRA_SP2_MASK
DECL|AIPS_PACRA_SP2_SHIFT|macro|AIPS_PACRA_SP2_SHIFT
DECL|AIPS_PACRA_SP2|macro|AIPS_PACRA_SP2
DECL|AIPS_PACRA_SP3_MASK|macro|AIPS_PACRA_SP3_MASK
DECL|AIPS_PACRA_SP3_SHIFT|macro|AIPS_PACRA_SP3_SHIFT
DECL|AIPS_PACRA_SP3|macro|AIPS_PACRA_SP3
DECL|AIPS_PACRA_SP4_MASK|macro|AIPS_PACRA_SP4_MASK
DECL|AIPS_PACRA_SP4_SHIFT|macro|AIPS_PACRA_SP4_SHIFT
DECL|AIPS_PACRA_SP4|macro|AIPS_PACRA_SP4
DECL|AIPS_PACRA_SP5_MASK|macro|AIPS_PACRA_SP5_MASK
DECL|AIPS_PACRA_SP5_SHIFT|macro|AIPS_PACRA_SP5_SHIFT
DECL|AIPS_PACRA_SP5|macro|AIPS_PACRA_SP5
DECL|AIPS_PACRA_SP6_MASK|macro|AIPS_PACRA_SP6_MASK
DECL|AIPS_PACRA_SP6_SHIFT|macro|AIPS_PACRA_SP6_SHIFT
DECL|AIPS_PACRA_SP6|macro|AIPS_PACRA_SP6
DECL|AIPS_PACRA_SP7_MASK|macro|AIPS_PACRA_SP7_MASK
DECL|AIPS_PACRA_SP7_SHIFT|macro|AIPS_PACRA_SP7_SHIFT
DECL|AIPS_PACRA_SP7|macro|AIPS_PACRA_SP7
DECL|AIPS_PACRA_TP0_MASK|macro|AIPS_PACRA_TP0_MASK
DECL|AIPS_PACRA_TP0_SHIFT|macro|AIPS_PACRA_TP0_SHIFT
DECL|AIPS_PACRA_TP0|macro|AIPS_PACRA_TP0
DECL|AIPS_PACRA_TP1_MASK|macro|AIPS_PACRA_TP1_MASK
DECL|AIPS_PACRA_TP1_SHIFT|macro|AIPS_PACRA_TP1_SHIFT
DECL|AIPS_PACRA_TP1|macro|AIPS_PACRA_TP1
DECL|AIPS_PACRA_TP2_MASK|macro|AIPS_PACRA_TP2_MASK
DECL|AIPS_PACRA_TP2_SHIFT|macro|AIPS_PACRA_TP2_SHIFT
DECL|AIPS_PACRA_TP2|macro|AIPS_PACRA_TP2
DECL|AIPS_PACRA_TP3_MASK|macro|AIPS_PACRA_TP3_MASK
DECL|AIPS_PACRA_TP3_SHIFT|macro|AIPS_PACRA_TP3_SHIFT
DECL|AIPS_PACRA_TP3|macro|AIPS_PACRA_TP3
DECL|AIPS_PACRA_TP4_MASK|macro|AIPS_PACRA_TP4_MASK
DECL|AIPS_PACRA_TP4_SHIFT|macro|AIPS_PACRA_TP4_SHIFT
DECL|AIPS_PACRA_TP4|macro|AIPS_PACRA_TP4
DECL|AIPS_PACRA_TP5_MASK|macro|AIPS_PACRA_TP5_MASK
DECL|AIPS_PACRA_TP5_SHIFT|macro|AIPS_PACRA_TP5_SHIFT
DECL|AIPS_PACRA_TP5|macro|AIPS_PACRA_TP5
DECL|AIPS_PACRA_TP6_MASK|macro|AIPS_PACRA_TP6_MASK
DECL|AIPS_PACRA_TP6_SHIFT|macro|AIPS_PACRA_TP6_SHIFT
DECL|AIPS_PACRA_TP6|macro|AIPS_PACRA_TP6
DECL|AIPS_PACRA_TP7_MASK|macro|AIPS_PACRA_TP7_MASK
DECL|AIPS_PACRA_TP7_SHIFT|macro|AIPS_PACRA_TP7_SHIFT
DECL|AIPS_PACRA_TP7|macro|AIPS_PACRA_TP7
DECL|AIPS_PACRA_WP0_MASK|macro|AIPS_PACRA_WP0_MASK
DECL|AIPS_PACRA_WP0_SHIFT|macro|AIPS_PACRA_WP0_SHIFT
DECL|AIPS_PACRA_WP0|macro|AIPS_PACRA_WP0
DECL|AIPS_PACRA_WP1_MASK|macro|AIPS_PACRA_WP1_MASK
DECL|AIPS_PACRA_WP1_SHIFT|macro|AIPS_PACRA_WP1_SHIFT
DECL|AIPS_PACRA_WP1|macro|AIPS_PACRA_WP1
DECL|AIPS_PACRA_WP2_MASK|macro|AIPS_PACRA_WP2_MASK
DECL|AIPS_PACRA_WP2_SHIFT|macro|AIPS_PACRA_WP2_SHIFT
DECL|AIPS_PACRA_WP2|macro|AIPS_PACRA_WP2
DECL|AIPS_PACRA_WP3_MASK|macro|AIPS_PACRA_WP3_MASK
DECL|AIPS_PACRA_WP3_SHIFT|macro|AIPS_PACRA_WP3_SHIFT
DECL|AIPS_PACRA_WP3|macro|AIPS_PACRA_WP3
DECL|AIPS_PACRA_WP4_MASK|macro|AIPS_PACRA_WP4_MASK
DECL|AIPS_PACRA_WP4_SHIFT|macro|AIPS_PACRA_WP4_SHIFT
DECL|AIPS_PACRA_WP4|macro|AIPS_PACRA_WP4
DECL|AIPS_PACRA_WP5_MASK|macro|AIPS_PACRA_WP5_MASK
DECL|AIPS_PACRA_WP5_SHIFT|macro|AIPS_PACRA_WP5_SHIFT
DECL|AIPS_PACRA_WP5|macro|AIPS_PACRA_WP5
DECL|AIPS_PACRA_WP6_MASK|macro|AIPS_PACRA_WP6_MASK
DECL|AIPS_PACRA_WP6_SHIFT|macro|AIPS_PACRA_WP6_SHIFT
DECL|AIPS_PACRA_WP6|macro|AIPS_PACRA_WP6
DECL|AIPS_PACRA_WP7_MASK|macro|AIPS_PACRA_WP7_MASK
DECL|AIPS_PACRA_WP7_SHIFT|macro|AIPS_PACRA_WP7_SHIFT
DECL|AIPS_PACRA_WP7|macro|AIPS_PACRA_WP7
DECL|AIPS_PACRB_SP0_MASK|macro|AIPS_PACRB_SP0_MASK
DECL|AIPS_PACRB_SP0_SHIFT|macro|AIPS_PACRB_SP0_SHIFT
DECL|AIPS_PACRB_SP0|macro|AIPS_PACRB_SP0
DECL|AIPS_PACRB_SP1_MASK|macro|AIPS_PACRB_SP1_MASK
DECL|AIPS_PACRB_SP1_SHIFT|macro|AIPS_PACRB_SP1_SHIFT
DECL|AIPS_PACRB_SP1|macro|AIPS_PACRB_SP1
DECL|AIPS_PACRB_SP2_MASK|macro|AIPS_PACRB_SP2_MASK
DECL|AIPS_PACRB_SP2_SHIFT|macro|AIPS_PACRB_SP2_SHIFT
DECL|AIPS_PACRB_SP2|macro|AIPS_PACRB_SP2
DECL|AIPS_PACRB_SP3_MASK|macro|AIPS_PACRB_SP3_MASK
DECL|AIPS_PACRB_SP3_SHIFT|macro|AIPS_PACRB_SP3_SHIFT
DECL|AIPS_PACRB_SP3|macro|AIPS_PACRB_SP3
DECL|AIPS_PACRB_SP4_MASK|macro|AIPS_PACRB_SP4_MASK
DECL|AIPS_PACRB_SP4_SHIFT|macro|AIPS_PACRB_SP4_SHIFT
DECL|AIPS_PACRB_SP4|macro|AIPS_PACRB_SP4
DECL|AIPS_PACRB_SP5_MASK|macro|AIPS_PACRB_SP5_MASK
DECL|AIPS_PACRB_SP5_SHIFT|macro|AIPS_PACRB_SP5_SHIFT
DECL|AIPS_PACRB_SP5|macro|AIPS_PACRB_SP5
DECL|AIPS_PACRB_SP6_MASK|macro|AIPS_PACRB_SP6_MASK
DECL|AIPS_PACRB_SP6_SHIFT|macro|AIPS_PACRB_SP6_SHIFT
DECL|AIPS_PACRB_SP6|macro|AIPS_PACRB_SP6
DECL|AIPS_PACRB_SP7_MASK|macro|AIPS_PACRB_SP7_MASK
DECL|AIPS_PACRB_SP7_SHIFT|macro|AIPS_PACRB_SP7_SHIFT
DECL|AIPS_PACRB_SP7|macro|AIPS_PACRB_SP7
DECL|AIPS_PACRB_TP0_MASK|macro|AIPS_PACRB_TP0_MASK
DECL|AIPS_PACRB_TP0_SHIFT|macro|AIPS_PACRB_TP0_SHIFT
DECL|AIPS_PACRB_TP0|macro|AIPS_PACRB_TP0
DECL|AIPS_PACRB_TP1_MASK|macro|AIPS_PACRB_TP1_MASK
DECL|AIPS_PACRB_TP1_SHIFT|macro|AIPS_PACRB_TP1_SHIFT
DECL|AIPS_PACRB_TP1|macro|AIPS_PACRB_TP1
DECL|AIPS_PACRB_TP2_MASK|macro|AIPS_PACRB_TP2_MASK
DECL|AIPS_PACRB_TP2_SHIFT|macro|AIPS_PACRB_TP2_SHIFT
DECL|AIPS_PACRB_TP2|macro|AIPS_PACRB_TP2
DECL|AIPS_PACRB_TP3_MASK|macro|AIPS_PACRB_TP3_MASK
DECL|AIPS_PACRB_TP3_SHIFT|macro|AIPS_PACRB_TP3_SHIFT
DECL|AIPS_PACRB_TP3|macro|AIPS_PACRB_TP3
DECL|AIPS_PACRB_TP4_MASK|macro|AIPS_PACRB_TP4_MASK
DECL|AIPS_PACRB_TP4_SHIFT|macro|AIPS_PACRB_TP4_SHIFT
DECL|AIPS_PACRB_TP4|macro|AIPS_PACRB_TP4
DECL|AIPS_PACRB_TP5_MASK|macro|AIPS_PACRB_TP5_MASK
DECL|AIPS_PACRB_TP5_SHIFT|macro|AIPS_PACRB_TP5_SHIFT
DECL|AIPS_PACRB_TP5|macro|AIPS_PACRB_TP5
DECL|AIPS_PACRB_TP6_MASK|macro|AIPS_PACRB_TP6_MASK
DECL|AIPS_PACRB_TP6_SHIFT|macro|AIPS_PACRB_TP6_SHIFT
DECL|AIPS_PACRB_TP6|macro|AIPS_PACRB_TP6
DECL|AIPS_PACRB_TP7_MASK|macro|AIPS_PACRB_TP7_MASK
DECL|AIPS_PACRB_TP7_SHIFT|macro|AIPS_PACRB_TP7_SHIFT
DECL|AIPS_PACRB_TP7|macro|AIPS_PACRB_TP7
DECL|AIPS_PACRB_WP0_MASK|macro|AIPS_PACRB_WP0_MASK
DECL|AIPS_PACRB_WP0_SHIFT|macro|AIPS_PACRB_WP0_SHIFT
DECL|AIPS_PACRB_WP0|macro|AIPS_PACRB_WP0
DECL|AIPS_PACRB_WP1_MASK|macro|AIPS_PACRB_WP1_MASK
DECL|AIPS_PACRB_WP1_SHIFT|macro|AIPS_PACRB_WP1_SHIFT
DECL|AIPS_PACRB_WP1|macro|AIPS_PACRB_WP1
DECL|AIPS_PACRB_WP2_MASK|macro|AIPS_PACRB_WP2_MASK
DECL|AIPS_PACRB_WP2_SHIFT|macro|AIPS_PACRB_WP2_SHIFT
DECL|AIPS_PACRB_WP2|macro|AIPS_PACRB_WP2
DECL|AIPS_PACRB_WP3_MASK|macro|AIPS_PACRB_WP3_MASK
DECL|AIPS_PACRB_WP3_SHIFT|macro|AIPS_PACRB_WP3_SHIFT
DECL|AIPS_PACRB_WP3|macro|AIPS_PACRB_WP3
DECL|AIPS_PACRB_WP4_MASK|macro|AIPS_PACRB_WP4_MASK
DECL|AIPS_PACRB_WP4_SHIFT|macro|AIPS_PACRB_WP4_SHIFT
DECL|AIPS_PACRB_WP4|macro|AIPS_PACRB_WP4
DECL|AIPS_PACRB_WP5_MASK|macro|AIPS_PACRB_WP5_MASK
DECL|AIPS_PACRB_WP5_SHIFT|macro|AIPS_PACRB_WP5_SHIFT
DECL|AIPS_PACRB_WP5|macro|AIPS_PACRB_WP5
DECL|AIPS_PACRB_WP6_MASK|macro|AIPS_PACRB_WP6_MASK
DECL|AIPS_PACRB_WP6_SHIFT|macro|AIPS_PACRB_WP6_SHIFT
DECL|AIPS_PACRB_WP6|macro|AIPS_PACRB_WP6
DECL|AIPS_PACRB_WP7_MASK|macro|AIPS_PACRB_WP7_MASK
DECL|AIPS_PACRB_WP7_SHIFT|macro|AIPS_PACRB_WP7_SHIFT
DECL|AIPS_PACRB_WP7|macro|AIPS_PACRB_WP7
DECL|AIPS_PACRC_SP0_MASK|macro|AIPS_PACRC_SP0_MASK
DECL|AIPS_PACRC_SP0_SHIFT|macro|AIPS_PACRC_SP0_SHIFT
DECL|AIPS_PACRC_SP0|macro|AIPS_PACRC_SP0
DECL|AIPS_PACRC_SP1_MASK|macro|AIPS_PACRC_SP1_MASK
DECL|AIPS_PACRC_SP1_SHIFT|macro|AIPS_PACRC_SP1_SHIFT
DECL|AIPS_PACRC_SP1|macro|AIPS_PACRC_SP1
DECL|AIPS_PACRC_SP2_MASK|macro|AIPS_PACRC_SP2_MASK
DECL|AIPS_PACRC_SP2_SHIFT|macro|AIPS_PACRC_SP2_SHIFT
DECL|AIPS_PACRC_SP2|macro|AIPS_PACRC_SP2
DECL|AIPS_PACRC_SP3_MASK|macro|AIPS_PACRC_SP3_MASK
DECL|AIPS_PACRC_SP3_SHIFT|macro|AIPS_PACRC_SP3_SHIFT
DECL|AIPS_PACRC_SP3|macro|AIPS_PACRC_SP3
DECL|AIPS_PACRC_SP4_MASK|macro|AIPS_PACRC_SP4_MASK
DECL|AIPS_PACRC_SP4_SHIFT|macro|AIPS_PACRC_SP4_SHIFT
DECL|AIPS_PACRC_SP4|macro|AIPS_PACRC_SP4
DECL|AIPS_PACRC_SP5_MASK|macro|AIPS_PACRC_SP5_MASK
DECL|AIPS_PACRC_SP5_SHIFT|macro|AIPS_PACRC_SP5_SHIFT
DECL|AIPS_PACRC_SP5|macro|AIPS_PACRC_SP5
DECL|AIPS_PACRC_SP6_MASK|macro|AIPS_PACRC_SP6_MASK
DECL|AIPS_PACRC_SP6_SHIFT|macro|AIPS_PACRC_SP6_SHIFT
DECL|AIPS_PACRC_SP6|macro|AIPS_PACRC_SP6
DECL|AIPS_PACRC_SP7_MASK|macro|AIPS_PACRC_SP7_MASK
DECL|AIPS_PACRC_SP7_SHIFT|macro|AIPS_PACRC_SP7_SHIFT
DECL|AIPS_PACRC_SP7|macro|AIPS_PACRC_SP7
DECL|AIPS_PACRC_TP0_MASK|macro|AIPS_PACRC_TP0_MASK
DECL|AIPS_PACRC_TP0_SHIFT|macro|AIPS_PACRC_TP0_SHIFT
DECL|AIPS_PACRC_TP0|macro|AIPS_PACRC_TP0
DECL|AIPS_PACRC_TP1_MASK|macro|AIPS_PACRC_TP1_MASK
DECL|AIPS_PACRC_TP1_SHIFT|macro|AIPS_PACRC_TP1_SHIFT
DECL|AIPS_PACRC_TP1|macro|AIPS_PACRC_TP1
DECL|AIPS_PACRC_TP2_MASK|macro|AIPS_PACRC_TP2_MASK
DECL|AIPS_PACRC_TP2_SHIFT|macro|AIPS_PACRC_TP2_SHIFT
DECL|AIPS_PACRC_TP2|macro|AIPS_PACRC_TP2
DECL|AIPS_PACRC_TP3_MASK|macro|AIPS_PACRC_TP3_MASK
DECL|AIPS_PACRC_TP3_SHIFT|macro|AIPS_PACRC_TP3_SHIFT
DECL|AIPS_PACRC_TP3|macro|AIPS_PACRC_TP3
DECL|AIPS_PACRC_TP4_MASK|macro|AIPS_PACRC_TP4_MASK
DECL|AIPS_PACRC_TP4_SHIFT|macro|AIPS_PACRC_TP4_SHIFT
DECL|AIPS_PACRC_TP4|macro|AIPS_PACRC_TP4
DECL|AIPS_PACRC_TP5_MASK|macro|AIPS_PACRC_TP5_MASK
DECL|AIPS_PACRC_TP5_SHIFT|macro|AIPS_PACRC_TP5_SHIFT
DECL|AIPS_PACRC_TP5|macro|AIPS_PACRC_TP5
DECL|AIPS_PACRC_TP6_MASK|macro|AIPS_PACRC_TP6_MASK
DECL|AIPS_PACRC_TP6_SHIFT|macro|AIPS_PACRC_TP6_SHIFT
DECL|AIPS_PACRC_TP6|macro|AIPS_PACRC_TP6
DECL|AIPS_PACRC_TP7_MASK|macro|AIPS_PACRC_TP7_MASK
DECL|AIPS_PACRC_TP7_SHIFT|macro|AIPS_PACRC_TP7_SHIFT
DECL|AIPS_PACRC_TP7|macro|AIPS_PACRC_TP7
DECL|AIPS_PACRC_WP0_MASK|macro|AIPS_PACRC_WP0_MASK
DECL|AIPS_PACRC_WP0_SHIFT|macro|AIPS_PACRC_WP0_SHIFT
DECL|AIPS_PACRC_WP0|macro|AIPS_PACRC_WP0
DECL|AIPS_PACRC_WP1_MASK|macro|AIPS_PACRC_WP1_MASK
DECL|AIPS_PACRC_WP1_SHIFT|macro|AIPS_PACRC_WP1_SHIFT
DECL|AIPS_PACRC_WP1|macro|AIPS_PACRC_WP1
DECL|AIPS_PACRC_WP2_MASK|macro|AIPS_PACRC_WP2_MASK
DECL|AIPS_PACRC_WP2_SHIFT|macro|AIPS_PACRC_WP2_SHIFT
DECL|AIPS_PACRC_WP2|macro|AIPS_PACRC_WP2
DECL|AIPS_PACRC_WP3_MASK|macro|AIPS_PACRC_WP3_MASK
DECL|AIPS_PACRC_WP3_SHIFT|macro|AIPS_PACRC_WP3_SHIFT
DECL|AIPS_PACRC_WP3|macro|AIPS_PACRC_WP3
DECL|AIPS_PACRC_WP4_MASK|macro|AIPS_PACRC_WP4_MASK
DECL|AIPS_PACRC_WP4_SHIFT|macro|AIPS_PACRC_WP4_SHIFT
DECL|AIPS_PACRC_WP4|macro|AIPS_PACRC_WP4
DECL|AIPS_PACRC_WP5_MASK|macro|AIPS_PACRC_WP5_MASK
DECL|AIPS_PACRC_WP5_SHIFT|macro|AIPS_PACRC_WP5_SHIFT
DECL|AIPS_PACRC_WP5|macro|AIPS_PACRC_WP5
DECL|AIPS_PACRC_WP6_MASK|macro|AIPS_PACRC_WP6_MASK
DECL|AIPS_PACRC_WP6_SHIFT|macro|AIPS_PACRC_WP6_SHIFT
DECL|AIPS_PACRC_WP6|macro|AIPS_PACRC_WP6
DECL|AIPS_PACRC_WP7_MASK|macro|AIPS_PACRC_WP7_MASK
DECL|AIPS_PACRC_WP7_SHIFT|macro|AIPS_PACRC_WP7_SHIFT
DECL|AIPS_PACRC_WP7|macro|AIPS_PACRC_WP7
DECL|AIPS_PACRD_SP0_MASK|macro|AIPS_PACRD_SP0_MASK
DECL|AIPS_PACRD_SP0_SHIFT|macro|AIPS_PACRD_SP0_SHIFT
DECL|AIPS_PACRD_SP0|macro|AIPS_PACRD_SP0
DECL|AIPS_PACRD_SP1_MASK|macro|AIPS_PACRD_SP1_MASK
DECL|AIPS_PACRD_SP1_SHIFT|macro|AIPS_PACRD_SP1_SHIFT
DECL|AIPS_PACRD_SP1|macro|AIPS_PACRD_SP1
DECL|AIPS_PACRD_SP2_MASK|macro|AIPS_PACRD_SP2_MASK
DECL|AIPS_PACRD_SP2_SHIFT|macro|AIPS_PACRD_SP2_SHIFT
DECL|AIPS_PACRD_SP2|macro|AIPS_PACRD_SP2
DECL|AIPS_PACRD_SP3_MASK|macro|AIPS_PACRD_SP3_MASK
DECL|AIPS_PACRD_SP3_SHIFT|macro|AIPS_PACRD_SP3_SHIFT
DECL|AIPS_PACRD_SP3|macro|AIPS_PACRD_SP3
DECL|AIPS_PACRD_SP4_MASK|macro|AIPS_PACRD_SP4_MASK
DECL|AIPS_PACRD_SP4_SHIFT|macro|AIPS_PACRD_SP4_SHIFT
DECL|AIPS_PACRD_SP4|macro|AIPS_PACRD_SP4
DECL|AIPS_PACRD_SP5_MASK|macro|AIPS_PACRD_SP5_MASK
DECL|AIPS_PACRD_SP5_SHIFT|macro|AIPS_PACRD_SP5_SHIFT
DECL|AIPS_PACRD_SP5|macro|AIPS_PACRD_SP5
DECL|AIPS_PACRD_SP6_MASK|macro|AIPS_PACRD_SP6_MASK
DECL|AIPS_PACRD_SP6_SHIFT|macro|AIPS_PACRD_SP6_SHIFT
DECL|AIPS_PACRD_SP6|macro|AIPS_PACRD_SP6
DECL|AIPS_PACRD_SP7_MASK|macro|AIPS_PACRD_SP7_MASK
DECL|AIPS_PACRD_SP7_SHIFT|macro|AIPS_PACRD_SP7_SHIFT
DECL|AIPS_PACRD_SP7|macro|AIPS_PACRD_SP7
DECL|AIPS_PACRD_TP0_MASK|macro|AIPS_PACRD_TP0_MASK
DECL|AIPS_PACRD_TP0_SHIFT|macro|AIPS_PACRD_TP0_SHIFT
DECL|AIPS_PACRD_TP0|macro|AIPS_PACRD_TP0
DECL|AIPS_PACRD_TP1_MASK|macro|AIPS_PACRD_TP1_MASK
DECL|AIPS_PACRD_TP1_SHIFT|macro|AIPS_PACRD_TP1_SHIFT
DECL|AIPS_PACRD_TP1|macro|AIPS_PACRD_TP1
DECL|AIPS_PACRD_TP2_MASK|macro|AIPS_PACRD_TP2_MASK
DECL|AIPS_PACRD_TP2_SHIFT|macro|AIPS_PACRD_TP2_SHIFT
DECL|AIPS_PACRD_TP2|macro|AIPS_PACRD_TP2
DECL|AIPS_PACRD_TP3_MASK|macro|AIPS_PACRD_TP3_MASK
DECL|AIPS_PACRD_TP3_SHIFT|macro|AIPS_PACRD_TP3_SHIFT
DECL|AIPS_PACRD_TP3|macro|AIPS_PACRD_TP3
DECL|AIPS_PACRD_TP4_MASK|macro|AIPS_PACRD_TP4_MASK
DECL|AIPS_PACRD_TP4_SHIFT|macro|AIPS_PACRD_TP4_SHIFT
DECL|AIPS_PACRD_TP4|macro|AIPS_PACRD_TP4
DECL|AIPS_PACRD_TP5_MASK|macro|AIPS_PACRD_TP5_MASK
DECL|AIPS_PACRD_TP5_SHIFT|macro|AIPS_PACRD_TP5_SHIFT
DECL|AIPS_PACRD_TP5|macro|AIPS_PACRD_TP5
DECL|AIPS_PACRD_TP6_MASK|macro|AIPS_PACRD_TP6_MASK
DECL|AIPS_PACRD_TP6_SHIFT|macro|AIPS_PACRD_TP6_SHIFT
DECL|AIPS_PACRD_TP6|macro|AIPS_PACRD_TP6
DECL|AIPS_PACRD_TP7_MASK|macro|AIPS_PACRD_TP7_MASK
DECL|AIPS_PACRD_TP7_SHIFT|macro|AIPS_PACRD_TP7_SHIFT
DECL|AIPS_PACRD_TP7|macro|AIPS_PACRD_TP7
DECL|AIPS_PACRD_WP0_MASK|macro|AIPS_PACRD_WP0_MASK
DECL|AIPS_PACRD_WP0_SHIFT|macro|AIPS_PACRD_WP0_SHIFT
DECL|AIPS_PACRD_WP0|macro|AIPS_PACRD_WP0
DECL|AIPS_PACRD_WP1_MASK|macro|AIPS_PACRD_WP1_MASK
DECL|AIPS_PACRD_WP1_SHIFT|macro|AIPS_PACRD_WP1_SHIFT
DECL|AIPS_PACRD_WP1|macro|AIPS_PACRD_WP1
DECL|AIPS_PACRD_WP2_MASK|macro|AIPS_PACRD_WP2_MASK
DECL|AIPS_PACRD_WP2_SHIFT|macro|AIPS_PACRD_WP2_SHIFT
DECL|AIPS_PACRD_WP2|macro|AIPS_PACRD_WP2
DECL|AIPS_PACRD_WP3_MASK|macro|AIPS_PACRD_WP3_MASK
DECL|AIPS_PACRD_WP3_SHIFT|macro|AIPS_PACRD_WP3_SHIFT
DECL|AIPS_PACRD_WP3|macro|AIPS_PACRD_WP3
DECL|AIPS_PACRD_WP4_MASK|macro|AIPS_PACRD_WP4_MASK
DECL|AIPS_PACRD_WP4_SHIFT|macro|AIPS_PACRD_WP4_SHIFT
DECL|AIPS_PACRD_WP4|macro|AIPS_PACRD_WP4
DECL|AIPS_PACRD_WP5_MASK|macro|AIPS_PACRD_WP5_MASK
DECL|AIPS_PACRD_WP5_SHIFT|macro|AIPS_PACRD_WP5_SHIFT
DECL|AIPS_PACRD_WP5|macro|AIPS_PACRD_WP5
DECL|AIPS_PACRD_WP6_MASK|macro|AIPS_PACRD_WP6_MASK
DECL|AIPS_PACRD_WP6_SHIFT|macro|AIPS_PACRD_WP6_SHIFT
DECL|AIPS_PACRD_WP6|macro|AIPS_PACRD_WP6
DECL|AIPS_PACRD_WP7_MASK|macro|AIPS_PACRD_WP7_MASK
DECL|AIPS_PACRD_WP7_SHIFT|macro|AIPS_PACRD_WP7_SHIFT
DECL|AIPS_PACRD_WP7|macro|AIPS_PACRD_WP7
DECL|AIPS_PACRE_SP0_MASK|macro|AIPS_PACRE_SP0_MASK
DECL|AIPS_PACRE_SP0_SHIFT|macro|AIPS_PACRE_SP0_SHIFT
DECL|AIPS_PACRE_SP0|macro|AIPS_PACRE_SP0
DECL|AIPS_PACRE_SP1_MASK|macro|AIPS_PACRE_SP1_MASK
DECL|AIPS_PACRE_SP1_SHIFT|macro|AIPS_PACRE_SP1_SHIFT
DECL|AIPS_PACRE_SP1|macro|AIPS_PACRE_SP1
DECL|AIPS_PACRE_SP2_MASK|macro|AIPS_PACRE_SP2_MASK
DECL|AIPS_PACRE_SP2_SHIFT|macro|AIPS_PACRE_SP2_SHIFT
DECL|AIPS_PACRE_SP2|macro|AIPS_PACRE_SP2
DECL|AIPS_PACRE_SP3_MASK|macro|AIPS_PACRE_SP3_MASK
DECL|AIPS_PACRE_SP3_SHIFT|macro|AIPS_PACRE_SP3_SHIFT
DECL|AIPS_PACRE_SP3|macro|AIPS_PACRE_SP3
DECL|AIPS_PACRE_SP4_MASK|macro|AIPS_PACRE_SP4_MASK
DECL|AIPS_PACRE_SP4_SHIFT|macro|AIPS_PACRE_SP4_SHIFT
DECL|AIPS_PACRE_SP4|macro|AIPS_PACRE_SP4
DECL|AIPS_PACRE_SP5_MASK|macro|AIPS_PACRE_SP5_MASK
DECL|AIPS_PACRE_SP5_SHIFT|macro|AIPS_PACRE_SP5_SHIFT
DECL|AIPS_PACRE_SP5|macro|AIPS_PACRE_SP5
DECL|AIPS_PACRE_SP6_MASK|macro|AIPS_PACRE_SP6_MASK
DECL|AIPS_PACRE_SP6_SHIFT|macro|AIPS_PACRE_SP6_SHIFT
DECL|AIPS_PACRE_SP6|macro|AIPS_PACRE_SP6
DECL|AIPS_PACRE_SP7_MASK|macro|AIPS_PACRE_SP7_MASK
DECL|AIPS_PACRE_SP7_SHIFT|macro|AIPS_PACRE_SP7_SHIFT
DECL|AIPS_PACRE_SP7|macro|AIPS_PACRE_SP7
DECL|AIPS_PACRE_TP0_MASK|macro|AIPS_PACRE_TP0_MASK
DECL|AIPS_PACRE_TP0_SHIFT|macro|AIPS_PACRE_TP0_SHIFT
DECL|AIPS_PACRE_TP0|macro|AIPS_PACRE_TP0
DECL|AIPS_PACRE_TP1_MASK|macro|AIPS_PACRE_TP1_MASK
DECL|AIPS_PACRE_TP1_SHIFT|macro|AIPS_PACRE_TP1_SHIFT
DECL|AIPS_PACRE_TP1|macro|AIPS_PACRE_TP1
DECL|AIPS_PACRE_TP2_MASK|macro|AIPS_PACRE_TP2_MASK
DECL|AIPS_PACRE_TP2_SHIFT|macro|AIPS_PACRE_TP2_SHIFT
DECL|AIPS_PACRE_TP2|macro|AIPS_PACRE_TP2
DECL|AIPS_PACRE_TP3_MASK|macro|AIPS_PACRE_TP3_MASK
DECL|AIPS_PACRE_TP3_SHIFT|macro|AIPS_PACRE_TP3_SHIFT
DECL|AIPS_PACRE_TP3|macro|AIPS_PACRE_TP3
DECL|AIPS_PACRE_TP4_MASK|macro|AIPS_PACRE_TP4_MASK
DECL|AIPS_PACRE_TP4_SHIFT|macro|AIPS_PACRE_TP4_SHIFT
DECL|AIPS_PACRE_TP4|macro|AIPS_PACRE_TP4
DECL|AIPS_PACRE_TP5_MASK|macro|AIPS_PACRE_TP5_MASK
DECL|AIPS_PACRE_TP5_SHIFT|macro|AIPS_PACRE_TP5_SHIFT
DECL|AIPS_PACRE_TP5|macro|AIPS_PACRE_TP5
DECL|AIPS_PACRE_TP6_MASK|macro|AIPS_PACRE_TP6_MASK
DECL|AIPS_PACRE_TP6_SHIFT|macro|AIPS_PACRE_TP6_SHIFT
DECL|AIPS_PACRE_TP6|macro|AIPS_PACRE_TP6
DECL|AIPS_PACRE_TP7_MASK|macro|AIPS_PACRE_TP7_MASK
DECL|AIPS_PACRE_TP7_SHIFT|macro|AIPS_PACRE_TP7_SHIFT
DECL|AIPS_PACRE_TP7|macro|AIPS_PACRE_TP7
DECL|AIPS_PACRE_WP0_MASK|macro|AIPS_PACRE_WP0_MASK
DECL|AIPS_PACRE_WP0_SHIFT|macro|AIPS_PACRE_WP0_SHIFT
DECL|AIPS_PACRE_WP0|macro|AIPS_PACRE_WP0
DECL|AIPS_PACRE_WP1_MASK|macro|AIPS_PACRE_WP1_MASK
DECL|AIPS_PACRE_WP1_SHIFT|macro|AIPS_PACRE_WP1_SHIFT
DECL|AIPS_PACRE_WP1|macro|AIPS_PACRE_WP1
DECL|AIPS_PACRE_WP2_MASK|macro|AIPS_PACRE_WP2_MASK
DECL|AIPS_PACRE_WP2_SHIFT|macro|AIPS_PACRE_WP2_SHIFT
DECL|AIPS_PACRE_WP2|macro|AIPS_PACRE_WP2
DECL|AIPS_PACRE_WP3_MASK|macro|AIPS_PACRE_WP3_MASK
DECL|AIPS_PACRE_WP3_SHIFT|macro|AIPS_PACRE_WP3_SHIFT
DECL|AIPS_PACRE_WP3|macro|AIPS_PACRE_WP3
DECL|AIPS_PACRE_WP4_MASK|macro|AIPS_PACRE_WP4_MASK
DECL|AIPS_PACRE_WP4_SHIFT|macro|AIPS_PACRE_WP4_SHIFT
DECL|AIPS_PACRE_WP4|macro|AIPS_PACRE_WP4
DECL|AIPS_PACRE_WP5_MASK|macro|AIPS_PACRE_WP5_MASK
DECL|AIPS_PACRE_WP5_SHIFT|macro|AIPS_PACRE_WP5_SHIFT
DECL|AIPS_PACRE_WP5|macro|AIPS_PACRE_WP5
DECL|AIPS_PACRE_WP6_MASK|macro|AIPS_PACRE_WP6_MASK
DECL|AIPS_PACRE_WP6_SHIFT|macro|AIPS_PACRE_WP6_SHIFT
DECL|AIPS_PACRE_WP6|macro|AIPS_PACRE_WP6
DECL|AIPS_PACRE_WP7_MASK|macro|AIPS_PACRE_WP7_MASK
DECL|AIPS_PACRE_WP7_SHIFT|macro|AIPS_PACRE_WP7_SHIFT
DECL|AIPS_PACRE_WP7|macro|AIPS_PACRE_WP7
DECL|AIPS_PACRF_SP0_MASK|macro|AIPS_PACRF_SP0_MASK
DECL|AIPS_PACRF_SP0_SHIFT|macro|AIPS_PACRF_SP0_SHIFT
DECL|AIPS_PACRF_SP0|macro|AIPS_PACRF_SP0
DECL|AIPS_PACRF_SP1_MASK|macro|AIPS_PACRF_SP1_MASK
DECL|AIPS_PACRF_SP1_SHIFT|macro|AIPS_PACRF_SP1_SHIFT
DECL|AIPS_PACRF_SP1|macro|AIPS_PACRF_SP1
DECL|AIPS_PACRF_SP2_MASK|macro|AIPS_PACRF_SP2_MASK
DECL|AIPS_PACRF_SP2_SHIFT|macro|AIPS_PACRF_SP2_SHIFT
DECL|AIPS_PACRF_SP2|macro|AIPS_PACRF_SP2
DECL|AIPS_PACRF_SP3_MASK|macro|AIPS_PACRF_SP3_MASK
DECL|AIPS_PACRF_SP3_SHIFT|macro|AIPS_PACRF_SP3_SHIFT
DECL|AIPS_PACRF_SP3|macro|AIPS_PACRF_SP3
DECL|AIPS_PACRF_SP4_MASK|macro|AIPS_PACRF_SP4_MASK
DECL|AIPS_PACRF_SP4_SHIFT|macro|AIPS_PACRF_SP4_SHIFT
DECL|AIPS_PACRF_SP4|macro|AIPS_PACRF_SP4
DECL|AIPS_PACRF_SP5_MASK|macro|AIPS_PACRF_SP5_MASK
DECL|AIPS_PACRF_SP5_SHIFT|macro|AIPS_PACRF_SP5_SHIFT
DECL|AIPS_PACRF_SP5|macro|AIPS_PACRF_SP5
DECL|AIPS_PACRF_SP6_MASK|macro|AIPS_PACRF_SP6_MASK
DECL|AIPS_PACRF_SP6_SHIFT|macro|AIPS_PACRF_SP6_SHIFT
DECL|AIPS_PACRF_SP6|macro|AIPS_PACRF_SP6
DECL|AIPS_PACRF_SP7_MASK|macro|AIPS_PACRF_SP7_MASK
DECL|AIPS_PACRF_SP7_SHIFT|macro|AIPS_PACRF_SP7_SHIFT
DECL|AIPS_PACRF_SP7|macro|AIPS_PACRF_SP7
DECL|AIPS_PACRF_TP0_MASK|macro|AIPS_PACRF_TP0_MASK
DECL|AIPS_PACRF_TP0_SHIFT|macro|AIPS_PACRF_TP0_SHIFT
DECL|AIPS_PACRF_TP0|macro|AIPS_PACRF_TP0
DECL|AIPS_PACRF_TP1_MASK|macro|AIPS_PACRF_TP1_MASK
DECL|AIPS_PACRF_TP1_SHIFT|macro|AIPS_PACRF_TP1_SHIFT
DECL|AIPS_PACRF_TP1|macro|AIPS_PACRF_TP1
DECL|AIPS_PACRF_TP2_MASK|macro|AIPS_PACRF_TP2_MASK
DECL|AIPS_PACRF_TP2_SHIFT|macro|AIPS_PACRF_TP2_SHIFT
DECL|AIPS_PACRF_TP2|macro|AIPS_PACRF_TP2
DECL|AIPS_PACRF_TP3_MASK|macro|AIPS_PACRF_TP3_MASK
DECL|AIPS_PACRF_TP3_SHIFT|macro|AIPS_PACRF_TP3_SHIFT
DECL|AIPS_PACRF_TP3|macro|AIPS_PACRF_TP3
DECL|AIPS_PACRF_TP4_MASK|macro|AIPS_PACRF_TP4_MASK
DECL|AIPS_PACRF_TP4_SHIFT|macro|AIPS_PACRF_TP4_SHIFT
DECL|AIPS_PACRF_TP4|macro|AIPS_PACRF_TP4
DECL|AIPS_PACRF_TP5_MASK|macro|AIPS_PACRF_TP5_MASK
DECL|AIPS_PACRF_TP5_SHIFT|macro|AIPS_PACRF_TP5_SHIFT
DECL|AIPS_PACRF_TP5|macro|AIPS_PACRF_TP5
DECL|AIPS_PACRF_TP6_MASK|macro|AIPS_PACRF_TP6_MASK
DECL|AIPS_PACRF_TP6_SHIFT|macro|AIPS_PACRF_TP6_SHIFT
DECL|AIPS_PACRF_TP6|macro|AIPS_PACRF_TP6
DECL|AIPS_PACRF_TP7_MASK|macro|AIPS_PACRF_TP7_MASK
DECL|AIPS_PACRF_TP7_SHIFT|macro|AIPS_PACRF_TP7_SHIFT
DECL|AIPS_PACRF_TP7|macro|AIPS_PACRF_TP7
DECL|AIPS_PACRF_WP0_MASK|macro|AIPS_PACRF_WP0_MASK
DECL|AIPS_PACRF_WP0_SHIFT|macro|AIPS_PACRF_WP0_SHIFT
DECL|AIPS_PACRF_WP0|macro|AIPS_PACRF_WP0
DECL|AIPS_PACRF_WP1_MASK|macro|AIPS_PACRF_WP1_MASK
DECL|AIPS_PACRF_WP1_SHIFT|macro|AIPS_PACRF_WP1_SHIFT
DECL|AIPS_PACRF_WP1|macro|AIPS_PACRF_WP1
DECL|AIPS_PACRF_WP2_MASK|macro|AIPS_PACRF_WP2_MASK
DECL|AIPS_PACRF_WP2_SHIFT|macro|AIPS_PACRF_WP2_SHIFT
DECL|AIPS_PACRF_WP2|macro|AIPS_PACRF_WP2
DECL|AIPS_PACRF_WP3_MASK|macro|AIPS_PACRF_WP3_MASK
DECL|AIPS_PACRF_WP3_SHIFT|macro|AIPS_PACRF_WP3_SHIFT
DECL|AIPS_PACRF_WP3|macro|AIPS_PACRF_WP3
DECL|AIPS_PACRF_WP4_MASK|macro|AIPS_PACRF_WP4_MASK
DECL|AIPS_PACRF_WP4_SHIFT|macro|AIPS_PACRF_WP4_SHIFT
DECL|AIPS_PACRF_WP4|macro|AIPS_PACRF_WP4
DECL|AIPS_PACRF_WP5_MASK|macro|AIPS_PACRF_WP5_MASK
DECL|AIPS_PACRF_WP5_SHIFT|macro|AIPS_PACRF_WP5_SHIFT
DECL|AIPS_PACRF_WP5|macro|AIPS_PACRF_WP5
DECL|AIPS_PACRF_WP6_MASK|macro|AIPS_PACRF_WP6_MASK
DECL|AIPS_PACRF_WP6_SHIFT|macro|AIPS_PACRF_WP6_SHIFT
DECL|AIPS_PACRF_WP6|macro|AIPS_PACRF_WP6
DECL|AIPS_PACRF_WP7_MASK|macro|AIPS_PACRF_WP7_MASK
DECL|AIPS_PACRF_WP7_SHIFT|macro|AIPS_PACRF_WP7_SHIFT
DECL|AIPS_PACRF_WP7|macro|AIPS_PACRF_WP7
DECL|AIPS_PACRG_SP0_MASK|macro|AIPS_PACRG_SP0_MASK
DECL|AIPS_PACRG_SP0_SHIFT|macro|AIPS_PACRG_SP0_SHIFT
DECL|AIPS_PACRG_SP0|macro|AIPS_PACRG_SP0
DECL|AIPS_PACRG_SP1_MASK|macro|AIPS_PACRG_SP1_MASK
DECL|AIPS_PACRG_SP1_SHIFT|macro|AIPS_PACRG_SP1_SHIFT
DECL|AIPS_PACRG_SP1|macro|AIPS_PACRG_SP1
DECL|AIPS_PACRG_SP2_MASK|macro|AIPS_PACRG_SP2_MASK
DECL|AIPS_PACRG_SP2_SHIFT|macro|AIPS_PACRG_SP2_SHIFT
DECL|AIPS_PACRG_SP2|macro|AIPS_PACRG_SP2
DECL|AIPS_PACRG_SP3_MASK|macro|AIPS_PACRG_SP3_MASK
DECL|AIPS_PACRG_SP3_SHIFT|macro|AIPS_PACRG_SP3_SHIFT
DECL|AIPS_PACRG_SP3|macro|AIPS_PACRG_SP3
DECL|AIPS_PACRG_SP4_MASK|macro|AIPS_PACRG_SP4_MASK
DECL|AIPS_PACRG_SP4_SHIFT|macro|AIPS_PACRG_SP4_SHIFT
DECL|AIPS_PACRG_SP4|macro|AIPS_PACRG_SP4
DECL|AIPS_PACRG_SP5_MASK|macro|AIPS_PACRG_SP5_MASK
DECL|AIPS_PACRG_SP5_SHIFT|macro|AIPS_PACRG_SP5_SHIFT
DECL|AIPS_PACRG_SP5|macro|AIPS_PACRG_SP5
DECL|AIPS_PACRG_SP6_MASK|macro|AIPS_PACRG_SP6_MASK
DECL|AIPS_PACRG_SP6_SHIFT|macro|AIPS_PACRG_SP6_SHIFT
DECL|AIPS_PACRG_SP6|macro|AIPS_PACRG_SP6
DECL|AIPS_PACRG_SP7_MASK|macro|AIPS_PACRG_SP7_MASK
DECL|AIPS_PACRG_SP7_SHIFT|macro|AIPS_PACRG_SP7_SHIFT
DECL|AIPS_PACRG_SP7|macro|AIPS_PACRG_SP7
DECL|AIPS_PACRG_TP0_MASK|macro|AIPS_PACRG_TP0_MASK
DECL|AIPS_PACRG_TP0_SHIFT|macro|AIPS_PACRG_TP0_SHIFT
DECL|AIPS_PACRG_TP0|macro|AIPS_PACRG_TP0
DECL|AIPS_PACRG_TP1_MASK|macro|AIPS_PACRG_TP1_MASK
DECL|AIPS_PACRG_TP1_SHIFT|macro|AIPS_PACRG_TP1_SHIFT
DECL|AIPS_PACRG_TP1|macro|AIPS_PACRG_TP1
DECL|AIPS_PACRG_TP2_MASK|macro|AIPS_PACRG_TP2_MASK
DECL|AIPS_PACRG_TP2_SHIFT|macro|AIPS_PACRG_TP2_SHIFT
DECL|AIPS_PACRG_TP2|macro|AIPS_PACRG_TP2
DECL|AIPS_PACRG_TP3_MASK|macro|AIPS_PACRG_TP3_MASK
DECL|AIPS_PACRG_TP3_SHIFT|macro|AIPS_PACRG_TP3_SHIFT
DECL|AIPS_PACRG_TP3|macro|AIPS_PACRG_TP3
DECL|AIPS_PACRG_TP4_MASK|macro|AIPS_PACRG_TP4_MASK
DECL|AIPS_PACRG_TP4_SHIFT|macro|AIPS_PACRG_TP4_SHIFT
DECL|AIPS_PACRG_TP4|macro|AIPS_PACRG_TP4
DECL|AIPS_PACRG_TP5_MASK|macro|AIPS_PACRG_TP5_MASK
DECL|AIPS_PACRG_TP5_SHIFT|macro|AIPS_PACRG_TP5_SHIFT
DECL|AIPS_PACRG_TP5|macro|AIPS_PACRG_TP5
DECL|AIPS_PACRG_TP6_MASK|macro|AIPS_PACRG_TP6_MASK
DECL|AIPS_PACRG_TP6_SHIFT|macro|AIPS_PACRG_TP6_SHIFT
DECL|AIPS_PACRG_TP6|macro|AIPS_PACRG_TP6
DECL|AIPS_PACRG_TP7_MASK|macro|AIPS_PACRG_TP7_MASK
DECL|AIPS_PACRG_TP7_SHIFT|macro|AIPS_PACRG_TP7_SHIFT
DECL|AIPS_PACRG_TP7|macro|AIPS_PACRG_TP7
DECL|AIPS_PACRG_WP0_MASK|macro|AIPS_PACRG_WP0_MASK
DECL|AIPS_PACRG_WP0_SHIFT|macro|AIPS_PACRG_WP0_SHIFT
DECL|AIPS_PACRG_WP0|macro|AIPS_PACRG_WP0
DECL|AIPS_PACRG_WP1_MASK|macro|AIPS_PACRG_WP1_MASK
DECL|AIPS_PACRG_WP1_SHIFT|macro|AIPS_PACRG_WP1_SHIFT
DECL|AIPS_PACRG_WP1|macro|AIPS_PACRG_WP1
DECL|AIPS_PACRG_WP2_MASK|macro|AIPS_PACRG_WP2_MASK
DECL|AIPS_PACRG_WP2_SHIFT|macro|AIPS_PACRG_WP2_SHIFT
DECL|AIPS_PACRG_WP2|macro|AIPS_PACRG_WP2
DECL|AIPS_PACRG_WP3_MASK|macro|AIPS_PACRG_WP3_MASK
DECL|AIPS_PACRG_WP3_SHIFT|macro|AIPS_PACRG_WP3_SHIFT
DECL|AIPS_PACRG_WP3|macro|AIPS_PACRG_WP3
DECL|AIPS_PACRG_WP4_MASK|macro|AIPS_PACRG_WP4_MASK
DECL|AIPS_PACRG_WP4_SHIFT|macro|AIPS_PACRG_WP4_SHIFT
DECL|AIPS_PACRG_WP4|macro|AIPS_PACRG_WP4
DECL|AIPS_PACRG_WP5_MASK|macro|AIPS_PACRG_WP5_MASK
DECL|AIPS_PACRG_WP5_SHIFT|macro|AIPS_PACRG_WP5_SHIFT
DECL|AIPS_PACRG_WP5|macro|AIPS_PACRG_WP5
DECL|AIPS_PACRG_WP6_MASK|macro|AIPS_PACRG_WP6_MASK
DECL|AIPS_PACRG_WP6_SHIFT|macro|AIPS_PACRG_WP6_SHIFT
DECL|AIPS_PACRG_WP6|macro|AIPS_PACRG_WP6
DECL|AIPS_PACRG_WP7_MASK|macro|AIPS_PACRG_WP7_MASK
DECL|AIPS_PACRG_WP7_SHIFT|macro|AIPS_PACRG_WP7_SHIFT
DECL|AIPS_PACRG_WP7|macro|AIPS_PACRG_WP7
DECL|AIPS_PACRH_SP0_MASK|macro|AIPS_PACRH_SP0_MASK
DECL|AIPS_PACRH_SP0_SHIFT|macro|AIPS_PACRH_SP0_SHIFT
DECL|AIPS_PACRH_SP0|macro|AIPS_PACRH_SP0
DECL|AIPS_PACRH_SP1_MASK|macro|AIPS_PACRH_SP1_MASK
DECL|AIPS_PACRH_SP1_SHIFT|macro|AIPS_PACRH_SP1_SHIFT
DECL|AIPS_PACRH_SP1|macro|AIPS_PACRH_SP1
DECL|AIPS_PACRH_SP2_MASK|macro|AIPS_PACRH_SP2_MASK
DECL|AIPS_PACRH_SP2_SHIFT|macro|AIPS_PACRH_SP2_SHIFT
DECL|AIPS_PACRH_SP2|macro|AIPS_PACRH_SP2
DECL|AIPS_PACRH_SP3_MASK|macro|AIPS_PACRH_SP3_MASK
DECL|AIPS_PACRH_SP3_SHIFT|macro|AIPS_PACRH_SP3_SHIFT
DECL|AIPS_PACRH_SP3|macro|AIPS_PACRH_SP3
DECL|AIPS_PACRH_SP4_MASK|macro|AIPS_PACRH_SP4_MASK
DECL|AIPS_PACRH_SP4_SHIFT|macro|AIPS_PACRH_SP4_SHIFT
DECL|AIPS_PACRH_SP4|macro|AIPS_PACRH_SP4
DECL|AIPS_PACRH_SP5_MASK|macro|AIPS_PACRH_SP5_MASK
DECL|AIPS_PACRH_SP5_SHIFT|macro|AIPS_PACRH_SP5_SHIFT
DECL|AIPS_PACRH_SP5|macro|AIPS_PACRH_SP5
DECL|AIPS_PACRH_SP6_MASK|macro|AIPS_PACRH_SP6_MASK
DECL|AIPS_PACRH_SP6_SHIFT|macro|AIPS_PACRH_SP6_SHIFT
DECL|AIPS_PACRH_SP6|macro|AIPS_PACRH_SP6
DECL|AIPS_PACRH_SP7_MASK|macro|AIPS_PACRH_SP7_MASK
DECL|AIPS_PACRH_SP7_SHIFT|macro|AIPS_PACRH_SP7_SHIFT
DECL|AIPS_PACRH_SP7|macro|AIPS_PACRH_SP7
DECL|AIPS_PACRH_TP0_MASK|macro|AIPS_PACRH_TP0_MASK
DECL|AIPS_PACRH_TP0_SHIFT|macro|AIPS_PACRH_TP0_SHIFT
DECL|AIPS_PACRH_TP0|macro|AIPS_PACRH_TP0
DECL|AIPS_PACRH_TP1_MASK|macro|AIPS_PACRH_TP1_MASK
DECL|AIPS_PACRH_TP1_SHIFT|macro|AIPS_PACRH_TP1_SHIFT
DECL|AIPS_PACRH_TP1|macro|AIPS_PACRH_TP1
DECL|AIPS_PACRH_TP2_MASK|macro|AIPS_PACRH_TP2_MASK
DECL|AIPS_PACRH_TP2_SHIFT|macro|AIPS_PACRH_TP2_SHIFT
DECL|AIPS_PACRH_TP2|macro|AIPS_PACRH_TP2
DECL|AIPS_PACRH_TP3_MASK|macro|AIPS_PACRH_TP3_MASK
DECL|AIPS_PACRH_TP3_SHIFT|macro|AIPS_PACRH_TP3_SHIFT
DECL|AIPS_PACRH_TP3|macro|AIPS_PACRH_TP3
DECL|AIPS_PACRH_TP4_MASK|macro|AIPS_PACRH_TP4_MASK
DECL|AIPS_PACRH_TP4_SHIFT|macro|AIPS_PACRH_TP4_SHIFT
DECL|AIPS_PACRH_TP4|macro|AIPS_PACRH_TP4
DECL|AIPS_PACRH_TP5_MASK|macro|AIPS_PACRH_TP5_MASK
DECL|AIPS_PACRH_TP5_SHIFT|macro|AIPS_PACRH_TP5_SHIFT
DECL|AIPS_PACRH_TP5|macro|AIPS_PACRH_TP5
DECL|AIPS_PACRH_TP6_MASK|macro|AIPS_PACRH_TP6_MASK
DECL|AIPS_PACRH_TP6_SHIFT|macro|AIPS_PACRH_TP6_SHIFT
DECL|AIPS_PACRH_TP6|macro|AIPS_PACRH_TP6
DECL|AIPS_PACRH_TP7_MASK|macro|AIPS_PACRH_TP7_MASK
DECL|AIPS_PACRH_TP7_SHIFT|macro|AIPS_PACRH_TP7_SHIFT
DECL|AIPS_PACRH_TP7|macro|AIPS_PACRH_TP7
DECL|AIPS_PACRH_WP0_MASK|macro|AIPS_PACRH_WP0_MASK
DECL|AIPS_PACRH_WP0_SHIFT|macro|AIPS_PACRH_WP0_SHIFT
DECL|AIPS_PACRH_WP0|macro|AIPS_PACRH_WP0
DECL|AIPS_PACRH_WP1_MASK|macro|AIPS_PACRH_WP1_MASK
DECL|AIPS_PACRH_WP1_SHIFT|macro|AIPS_PACRH_WP1_SHIFT
DECL|AIPS_PACRH_WP1|macro|AIPS_PACRH_WP1
DECL|AIPS_PACRH_WP2_MASK|macro|AIPS_PACRH_WP2_MASK
DECL|AIPS_PACRH_WP2_SHIFT|macro|AIPS_PACRH_WP2_SHIFT
DECL|AIPS_PACRH_WP2|macro|AIPS_PACRH_WP2
DECL|AIPS_PACRH_WP3_MASK|macro|AIPS_PACRH_WP3_MASK
DECL|AIPS_PACRH_WP3_SHIFT|macro|AIPS_PACRH_WP3_SHIFT
DECL|AIPS_PACRH_WP3|macro|AIPS_PACRH_WP3
DECL|AIPS_PACRH_WP4_MASK|macro|AIPS_PACRH_WP4_MASK
DECL|AIPS_PACRH_WP4_SHIFT|macro|AIPS_PACRH_WP4_SHIFT
DECL|AIPS_PACRH_WP4|macro|AIPS_PACRH_WP4
DECL|AIPS_PACRH_WP5_MASK|macro|AIPS_PACRH_WP5_MASK
DECL|AIPS_PACRH_WP5_SHIFT|macro|AIPS_PACRH_WP5_SHIFT
DECL|AIPS_PACRH_WP5|macro|AIPS_PACRH_WP5
DECL|AIPS_PACRH_WP6_MASK|macro|AIPS_PACRH_WP6_MASK
DECL|AIPS_PACRH_WP6_SHIFT|macro|AIPS_PACRH_WP6_SHIFT
DECL|AIPS_PACRH_WP6|macro|AIPS_PACRH_WP6
DECL|AIPS_PACRH_WP7_MASK|macro|AIPS_PACRH_WP7_MASK
DECL|AIPS_PACRH_WP7_SHIFT|macro|AIPS_PACRH_WP7_SHIFT
DECL|AIPS_PACRH_WP7|macro|AIPS_PACRH_WP7
DECL|AIPS_PACRI_SP0_MASK|macro|AIPS_PACRI_SP0_MASK
DECL|AIPS_PACRI_SP0_SHIFT|macro|AIPS_PACRI_SP0_SHIFT
DECL|AIPS_PACRI_SP0|macro|AIPS_PACRI_SP0
DECL|AIPS_PACRI_SP1_MASK|macro|AIPS_PACRI_SP1_MASK
DECL|AIPS_PACRI_SP1_SHIFT|macro|AIPS_PACRI_SP1_SHIFT
DECL|AIPS_PACRI_SP1|macro|AIPS_PACRI_SP1
DECL|AIPS_PACRI_SP2_MASK|macro|AIPS_PACRI_SP2_MASK
DECL|AIPS_PACRI_SP2_SHIFT|macro|AIPS_PACRI_SP2_SHIFT
DECL|AIPS_PACRI_SP2|macro|AIPS_PACRI_SP2
DECL|AIPS_PACRI_SP3_MASK|macro|AIPS_PACRI_SP3_MASK
DECL|AIPS_PACRI_SP3_SHIFT|macro|AIPS_PACRI_SP3_SHIFT
DECL|AIPS_PACRI_SP3|macro|AIPS_PACRI_SP3
DECL|AIPS_PACRI_SP4_MASK|macro|AIPS_PACRI_SP4_MASK
DECL|AIPS_PACRI_SP4_SHIFT|macro|AIPS_PACRI_SP4_SHIFT
DECL|AIPS_PACRI_SP4|macro|AIPS_PACRI_SP4
DECL|AIPS_PACRI_SP5_MASK|macro|AIPS_PACRI_SP5_MASK
DECL|AIPS_PACRI_SP5_SHIFT|macro|AIPS_PACRI_SP5_SHIFT
DECL|AIPS_PACRI_SP5|macro|AIPS_PACRI_SP5
DECL|AIPS_PACRI_SP6_MASK|macro|AIPS_PACRI_SP6_MASK
DECL|AIPS_PACRI_SP6_SHIFT|macro|AIPS_PACRI_SP6_SHIFT
DECL|AIPS_PACRI_SP6|macro|AIPS_PACRI_SP6
DECL|AIPS_PACRI_SP7_MASK|macro|AIPS_PACRI_SP7_MASK
DECL|AIPS_PACRI_SP7_SHIFT|macro|AIPS_PACRI_SP7_SHIFT
DECL|AIPS_PACRI_SP7|macro|AIPS_PACRI_SP7
DECL|AIPS_PACRI_TP0_MASK|macro|AIPS_PACRI_TP0_MASK
DECL|AIPS_PACRI_TP0_SHIFT|macro|AIPS_PACRI_TP0_SHIFT
DECL|AIPS_PACRI_TP0|macro|AIPS_PACRI_TP0
DECL|AIPS_PACRI_TP1_MASK|macro|AIPS_PACRI_TP1_MASK
DECL|AIPS_PACRI_TP1_SHIFT|macro|AIPS_PACRI_TP1_SHIFT
DECL|AIPS_PACRI_TP1|macro|AIPS_PACRI_TP1
DECL|AIPS_PACRI_TP2_MASK|macro|AIPS_PACRI_TP2_MASK
DECL|AIPS_PACRI_TP2_SHIFT|macro|AIPS_PACRI_TP2_SHIFT
DECL|AIPS_PACRI_TP2|macro|AIPS_PACRI_TP2
DECL|AIPS_PACRI_TP3_MASK|macro|AIPS_PACRI_TP3_MASK
DECL|AIPS_PACRI_TP3_SHIFT|macro|AIPS_PACRI_TP3_SHIFT
DECL|AIPS_PACRI_TP3|macro|AIPS_PACRI_TP3
DECL|AIPS_PACRI_TP4_MASK|macro|AIPS_PACRI_TP4_MASK
DECL|AIPS_PACRI_TP4_SHIFT|macro|AIPS_PACRI_TP4_SHIFT
DECL|AIPS_PACRI_TP4|macro|AIPS_PACRI_TP4
DECL|AIPS_PACRI_TP5_MASK|macro|AIPS_PACRI_TP5_MASK
DECL|AIPS_PACRI_TP5_SHIFT|macro|AIPS_PACRI_TP5_SHIFT
DECL|AIPS_PACRI_TP5|macro|AIPS_PACRI_TP5
DECL|AIPS_PACRI_TP6_MASK|macro|AIPS_PACRI_TP6_MASK
DECL|AIPS_PACRI_TP6_SHIFT|macro|AIPS_PACRI_TP6_SHIFT
DECL|AIPS_PACRI_TP6|macro|AIPS_PACRI_TP6
DECL|AIPS_PACRI_TP7_MASK|macro|AIPS_PACRI_TP7_MASK
DECL|AIPS_PACRI_TP7_SHIFT|macro|AIPS_PACRI_TP7_SHIFT
DECL|AIPS_PACRI_TP7|macro|AIPS_PACRI_TP7
DECL|AIPS_PACRI_WP0_MASK|macro|AIPS_PACRI_WP0_MASK
DECL|AIPS_PACRI_WP0_SHIFT|macro|AIPS_PACRI_WP0_SHIFT
DECL|AIPS_PACRI_WP0|macro|AIPS_PACRI_WP0
DECL|AIPS_PACRI_WP1_MASK|macro|AIPS_PACRI_WP1_MASK
DECL|AIPS_PACRI_WP1_SHIFT|macro|AIPS_PACRI_WP1_SHIFT
DECL|AIPS_PACRI_WP1|macro|AIPS_PACRI_WP1
DECL|AIPS_PACRI_WP2_MASK|macro|AIPS_PACRI_WP2_MASK
DECL|AIPS_PACRI_WP2_SHIFT|macro|AIPS_PACRI_WP2_SHIFT
DECL|AIPS_PACRI_WP2|macro|AIPS_PACRI_WP2
DECL|AIPS_PACRI_WP3_MASK|macro|AIPS_PACRI_WP3_MASK
DECL|AIPS_PACRI_WP3_SHIFT|macro|AIPS_PACRI_WP3_SHIFT
DECL|AIPS_PACRI_WP3|macro|AIPS_PACRI_WP3
DECL|AIPS_PACRI_WP4_MASK|macro|AIPS_PACRI_WP4_MASK
DECL|AIPS_PACRI_WP4_SHIFT|macro|AIPS_PACRI_WP4_SHIFT
DECL|AIPS_PACRI_WP4|macro|AIPS_PACRI_WP4
DECL|AIPS_PACRI_WP5_MASK|macro|AIPS_PACRI_WP5_MASK
DECL|AIPS_PACRI_WP5_SHIFT|macro|AIPS_PACRI_WP5_SHIFT
DECL|AIPS_PACRI_WP5|macro|AIPS_PACRI_WP5
DECL|AIPS_PACRI_WP6_MASK|macro|AIPS_PACRI_WP6_MASK
DECL|AIPS_PACRI_WP6_SHIFT|macro|AIPS_PACRI_WP6_SHIFT
DECL|AIPS_PACRI_WP6|macro|AIPS_PACRI_WP6
DECL|AIPS_PACRI_WP7_MASK|macro|AIPS_PACRI_WP7_MASK
DECL|AIPS_PACRI_WP7_SHIFT|macro|AIPS_PACRI_WP7_SHIFT
DECL|AIPS_PACRI_WP7|macro|AIPS_PACRI_WP7
DECL|AIPS_PACRJ_SP0_MASK|macro|AIPS_PACRJ_SP0_MASK
DECL|AIPS_PACRJ_SP0_SHIFT|macro|AIPS_PACRJ_SP0_SHIFT
DECL|AIPS_PACRJ_SP0|macro|AIPS_PACRJ_SP0
DECL|AIPS_PACRJ_SP1_MASK|macro|AIPS_PACRJ_SP1_MASK
DECL|AIPS_PACRJ_SP1_SHIFT|macro|AIPS_PACRJ_SP1_SHIFT
DECL|AIPS_PACRJ_SP1|macro|AIPS_PACRJ_SP1
DECL|AIPS_PACRJ_SP2_MASK|macro|AIPS_PACRJ_SP2_MASK
DECL|AIPS_PACRJ_SP2_SHIFT|macro|AIPS_PACRJ_SP2_SHIFT
DECL|AIPS_PACRJ_SP2|macro|AIPS_PACRJ_SP2
DECL|AIPS_PACRJ_SP3_MASK|macro|AIPS_PACRJ_SP3_MASK
DECL|AIPS_PACRJ_SP3_SHIFT|macro|AIPS_PACRJ_SP3_SHIFT
DECL|AIPS_PACRJ_SP3|macro|AIPS_PACRJ_SP3
DECL|AIPS_PACRJ_SP4_MASK|macro|AIPS_PACRJ_SP4_MASK
DECL|AIPS_PACRJ_SP4_SHIFT|macro|AIPS_PACRJ_SP4_SHIFT
DECL|AIPS_PACRJ_SP4|macro|AIPS_PACRJ_SP4
DECL|AIPS_PACRJ_SP5_MASK|macro|AIPS_PACRJ_SP5_MASK
DECL|AIPS_PACRJ_SP5_SHIFT|macro|AIPS_PACRJ_SP5_SHIFT
DECL|AIPS_PACRJ_SP5|macro|AIPS_PACRJ_SP5
DECL|AIPS_PACRJ_SP6_MASK|macro|AIPS_PACRJ_SP6_MASK
DECL|AIPS_PACRJ_SP6_SHIFT|macro|AIPS_PACRJ_SP6_SHIFT
DECL|AIPS_PACRJ_SP6|macro|AIPS_PACRJ_SP6
DECL|AIPS_PACRJ_SP7_MASK|macro|AIPS_PACRJ_SP7_MASK
DECL|AIPS_PACRJ_SP7_SHIFT|macro|AIPS_PACRJ_SP7_SHIFT
DECL|AIPS_PACRJ_SP7|macro|AIPS_PACRJ_SP7
DECL|AIPS_PACRJ_TP0_MASK|macro|AIPS_PACRJ_TP0_MASK
DECL|AIPS_PACRJ_TP0_SHIFT|macro|AIPS_PACRJ_TP0_SHIFT
DECL|AIPS_PACRJ_TP0|macro|AIPS_PACRJ_TP0
DECL|AIPS_PACRJ_TP1_MASK|macro|AIPS_PACRJ_TP1_MASK
DECL|AIPS_PACRJ_TP1_SHIFT|macro|AIPS_PACRJ_TP1_SHIFT
DECL|AIPS_PACRJ_TP1|macro|AIPS_PACRJ_TP1
DECL|AIPS_PACRJ_TP2_MASK|macro|AIPS_PACRJ_TP2_MASK
DECL|AIPS_PACRJ_TP2_SHIFT|macro|AIPS_PACRJ_TP2_SHIFT
DECL|AIPS_PACRJ_TP2|macro|AIPS_PACRJ_TP2
DECL|AIPS_PACRJ_TP3_MASK|macro|AIPS_PACRJ_TP3_MASK
DECL|AIPS_PACRJ_TP3_SHIFT|macro|AIPS_PACRJ_TP3_SHIFT
DECL|AIPS_PACRJ_TP3|macro|AIPS_PACRJ_TP3
DECL|AIPS_PACRJ_TP4_MASK|macro|AIPS_PACRJ_TP4_MASK
DECL|AIPS_PACRJ_TP4_SHIFT|macro|AIPS_PACRJ_TP4_SHIFT
DECL|AIPS_PACRJ_TP4|macro|AIPS_PACRJ_TP4
DECL|AIPS_PACRJ_TP5_MASK|macro|AIPS_PACRJ_TP5_MASK
DECL|AIPS_PACRJ_TP5_SHIFT|macro|AIPS_PACRJ_TP5_SHIFT
DECL|AIPS_PACRJ_TP5|macro|AIPS_PACRJ_TP5
DECL|AIPS_PACRJ_TP6_MASK|macro|AIPS_PACRJ_TP6_MASK
DECL|AIPS_PACRJ_TP6_SHIFT|macro|AIPS_PACRJ_TP6_SHIFT
DECL|AIPS_PACRJ_TP6|macro|AIPS_PACRJ_TP6
DECL|AIPS_PACRJ_TP7_MASK|macro|AIPS_PACRJ_TP7_MASK
DECL|AIPS_PACRJ_TP7_SHIFT|macro|AIPS_PACRJ_TP7_SHIFT
DECL|AIPS_PACRJ_TP7|macro|AIPS_PACRJ_TP7
DECL|AIPS_PACRJ_WP0_MASK|macro|AIPS_PACRJ_WP0_MASK
DECL|AIPS_PACRJ_WP0_SHIFT|macro|AIPS_PACRJ_WP0_SHIFT
DECL|AIPS_PACRJ_WP0|macro|AIPS_PACRJ_WP0
DECL|AIPS_PACRJ_WP1_MASK|macro|AIPS_PACRJ_WP1_MASK
DECL|AIPS_PACRJ_WP1_SHIFT|macro|AIPS_PACRJ_WP1_SHIFT
DECL|AIPS_PACRJ_WP1|macro|AIPS_PACRJ_WP1
DECL|AIPS_PACRJ_WP2_MASK|macro|AIPS_PACRJ_WP2_MASK
DECL|AIPS_PACRJ_WP2_SHIFT|macro|AIPS_PACRJ_WP2_SHIFT
DECL|AIPS_PACRJ_WP2|macro|AIPS_PACRJ_WP2
DECL|AIPS_PACRJ_WP3_MASK|macro|AIPS_PACRJ_WP3_MASK
DECL|AIPS_PACRJ_WP3_SHIFT|macro|AIPS_PACRJ_WP3_SHIFT
DECL|AIPS_PACRJ_WP3|macro|AIPS_PACRJ_WP3
DECL|AIPS_PACRJ_WP4_MASK|macro|AIPS_PACRJ_WP4_MASK
DECL|AIPS_PACRJ_WP4_SHIFT|macro|AIPS_PACRJ_WP4_SHIFT
DECL|AIPS_PACRJ_WP4|macro|AIPS_PACRJ_WP4
DECL|AIPS_PACRJ_WP5_MASK|macro|AIPS_PACRJ_WP5_MASK
DECL|AIPS_PACRJ_WP5_SHIFT|macro|AIPS_PACRJ_WP5_SHIFT
DECL|AIPS_PACRJ_WP5|macro|AIPS_PACRJ_WP5
DECL|AIPS_PACRJ_WP6_MASK|macro|AIPS_PACRJ_WP6_MASK
DECL|AIPS_PACRJ_WP6_SHIFT|macro|AIPS_PACRJ_WP6_SHIFT
DECL|AIPS_PACRJ_WP6|macro|AIPS_PACRJ_WP6
DECL|AIPS_PACRJ_WP7_MASK|macro|AIPS_PACRJ_WP7_MASK
DECL|AIPS_PACRJ_WP7_SHIFT|macro|AIPS_PACRJ_WP7_SHIFT
DECL|AIPS_PACRJ_WP7|macro|AIPS_PACRJ_WP7
DECL|AIPS_PACRK_SP0_MASK|macro|AIPS_PACRK_SP0_MASK
DECL|AIPS_PACRK_SP0_SHIFT|macro|AIPS_PACRK_SP0_SHIFT
DECL|AIPS_PACRK_SP0|macro|AIPS_PACRK_SP0
DECL|AIPS_PACRK_SP1_MASK|macro|AIPS_PACRK_SP1_MASK
DECL|AIPS_PACRK_SP1_SHIFT|macro|AIPS_PACRK_SP1_SHIFT
DECL|AIPS_PACRK_SP1|macro|AIPS_PACRK_SP1
DECL|AIPS_PACRK_SP2_MASK|macro|AIPS_PACRK_SP2_MASK
DECL|AIPS_PACRK_SP2_SHIFT|macro|AIPS_PACRK_SP2_SHIFT
DECL|AIPS_PACRK_SP2|macro|AIPS_PACRK_SP2
DECL|AIPS_PACRK_SP3_MASK|macro|AIPS_PACRK_SP3_MASK
DECL|AIPS_PACRK_SP3_SHIFT|macro|AIPS_PACRK_SP3_SHIFT
DECL|AIPS_PACRK_SP3|macro|AIPS_PACRK_SP3
DECL|AIPS_PACRK_SP4_MASK|macro|AIPS_PACRK_SP4_MASK
DECL|AIPS_PACRK_SP4_SHIFT|macro|AIPS_PACRK_SP4_SHIFT
DECL|AIPS_PACRK_SP4|macro|AIPS_PACRK_SP4
DECL|AIPS_PACRK_SP5_MASK|macro|AIPS_PACRK_SP5_MASK
DECL|AIPS_PACRK_SP5_SHIFT|macro|AIPS_PACRK_SP5_SHIFT
DECL|AIPS_PACRK_SP5|macro|AIPS_PACRK_SP5
DECL|AIPS_PACRK_SP6_MASK|macro|AIPS_PACRK_SP6_MASK
DECL|AIPS_PACRK_SP6_SHIFT|macro|AIPS_PACRK_SP6_SHIFT
DECL|AIPS_PACRK_SP6|macro|AIPS_PACRK_SP6
DECL|AIPS_PACRK_SP7_MASK|macro|AIPS_PACRK_SP7_MASK
DECL|AIPS_PACRK_SP7_SHIFT|macro|AIPS_PACRK_SP7_SHIFT
DECL|AIPS_PACRK_SP7|macro|AIPS_PACRK_SP7
DECL|AIPS_PACRK_TP0_MASK|macro|AIPS_PACRK_TP0_MASK
DECL|AIPS_PACRK_TP0_SHIFT|macro|AIPS_PACRK_TP0_SHIFT
DECL|AIPS_PACRK_TP0|macro|AIPS_PACRK_TP0
DECL|AIPS_PACRK_TP1_MASK|macro|AIPS_PACRK_TP1_MASK
DECL|AIPS_PACRK_TP1_SHIFT|macro|AIPS_PACRK_TP1_SHIFT
DECL|AIPS_PACRK_TP1|macro|AIPS_PACRK_TP1
DECL|AIPS_PACRK_TP2_MASK|macro|AIPS_PACRK_TP2_MASK
DECL|AIPS_PACRK_TP2_SHIFT|macro|AIPS_PACRK_TP2_SHIFT
DECL|AIPS_PACRK_TP2|macro|AIPS_PACRK_TP2
DECL|AIPS_PACRK_TP3_MASK|macro|AIPS_PACRK_TP3_MASK
DECL|AIPS_PACRK_TP3_SHIFT|macro|AIPS_PACRK_TP3_SHIFT
DECL|AIPS_PACRK_TP3|macro|AIPS_PACRK_TP3
DECL|AIPS_PACRK_TP4_MASK|macro|AIPS_PACRK_TP4_MASK
DECL|AIPS_PACRK_TP4_SHIFT|macro|AIPS_PACRK_TP4_SHIFT
DECL|AIPS_PACRK_TP4|macro|AIPS_PACRK_TP4
DECL|AIPS_PACRK_TP5_MASK|macro|AIPS_PACRK_TP5_MASK
DECL|AIPS_PACRK_TP5_SHIFT|macro|AIPS_PACRK_TP5_SHIFT
DECL|AIPS_PACRK_TP5|macro|AIPS_PACRK_TP5
DECL|AIPS_PACRK_TP6_MASK|macro|AIPS_PACRK_TP6_MASK
DECL|AIPS_PACRK_TP6_SHIFT|macro|AIPS_PACRK_TP6_SHIFT
DECL|AIPS_PACRK_TP6|macro|AIPS_PACRK_TP6
DECL|AIPS_PACRK_TP7_MASK|macro|AIPS_PACRK_TP7_MASK
DECL|AIPS_PACRK_TP7_SHIFT|macro|AIPS_PACRK_TP7_SHIFT
DECL|AIPS_PACRK_TP7|macro|AIPS_PACRK_TP7
DECL|AIPS_PACRK_WP0_MASK|macro|AIPS_PACRK_WP0_MASK
DECL|AIPS_PACRK_WP0_SHIFT|macro|AIPS_PACRK_WP0_SHIFT
DECL|AIPS_PACRK_WP0|macro|AIPS_PACRK_WP0
DECL|AIPS_PACRK_WP1_MASK|macro|AIPS_PACRK_WP1_MASK
DECL|AIPS_PACRK_WP1_SHIFT|macro|AIPS_PACRK_WP1_SHIFT
DECL|AIPS_PACRK_WP1|macro|AIPS_PACRK_WP1
DECL|AIPS_PACRK_WP2_MASK|macro|AIPS_PACRK_WP2_MASK
DECL|AIPS_PACRK_WP2_SHIFT|macro|AIPS_PACRK_WP2_SHIFT
DECL|AIPS_PACRK_WP2|macro|AIPS_PACRK_WP2
DECL|AIPS_PACRK_WP3_MASK|macro|AIPS_PACRK_WP3_MASK
DECL|AIPS_PACRK_WP3_SHIFT|macro|AIPS_PACRK_WP3_SHIFT
DECL|AIPS_PACRK_WP3|macro|AIPS_PACRK_WP3
DECL|AIPS_PACRK_WP4_MASK|macro|AIPS_PACRK_WP4_MASK
DECL|AIPS_PACRK_WP4_SHIFT|macro|AIPS_PACRK_WP4_SHIFT
DECL|AIPS_PACRK_WP4|macro|AIPS_PACRK_WP4
DECL|AIPS_PACRK_WP5_MASK|macro|AIPS_PACRK_WP5_MASK
DECL|AIPS_PACRK_WP5_SHIFT|macro|AIPS_PACRK_WP5_SHIFT
DECL|AIPS_PACRK_WP5|macro|AIPS_PACRK_WP5
DECL|AIPS_PACRK_WP6_MASK|macro|AIPS_PACRK_WP6_MASK
DECL|AIPS_PACRK_WP6_SHIFT|macro|AIPS_PACRK_WP6_SHIFT
DECL|AIPS_PACRK_WP6|macro|AIPS_PACRK_WP6
DECL|AIPS_PACRK_WP7_MASK|macro|AIPS_PACRK_WP7_MASK
DECL|AIPS_PACRK_WP7_SHIFT|macro|AIPS_PACRK_WP7_SHIFT
DECL|AIPS_PACRK_WP7|macro|AIPS_PACRK_WP7
DECL|AIPS_PACRL_SP0_MASK|macro|AIPS_PACRL_SP0_MASK
DECL|AIPS_PACRL_SP0_SHIFT|macro|AIPS_PACRL_SP0_SHIFT
DECL|AIPS_PACRL_SP0|macro|AIPS_PACRL_SP0
DECL|AIPS_PACRL_SP1_MASK|macro|AIPS_PACRL_SP1_MASK
DECL|AIPS_PACRL_SP1_SHIFT|macro|AIPS_PACRL_SP1_SHIFT
DECL|AIPS_PACRL_SP1|macro|AIPS_PACRL_SP1
DECL|AIPS_PACRL_SP2_MASK|macro|AIPS_PACRL_SP2_MASK
DECL|AIPS_PACRL_SP2_SHIFT|macro|AIPS_PACRL_SP2_SHIFT
DECL|AIPS_PACRL_SP2|macro|AIPS_PACRL_SP2
DECL|AIPS_PACRL_SP3_MASK|macro|AIPS_PACRL_SP3_MASK
DECL|AIPS_PACRL_SP3_SHIFT|macro|AIPS_PACRL_SP3_SHIFT
DECL|AIPS_PACRL_SP3|macro|AIPS_PACRL_SP3
DECL|AIPS_PACRL_SP4_MASK|macro|AIPS_PACRL_SP4_MASK
DECL|AIPS_PACRL_SP4_SHIFT|macro|AIPS_PACRL_SP4_SHIFT
DECL|AIPS_PACRL_SP4|macro|AIPS_PACRL_SP4
DECL|AIPS_PACRL_SP5_MASK|macro|AIPS_PACRL_SP5_MASK
DECL|AIPS_PACRL_SP5_SHIFT|macro|AIPS_PACRL_SP5_SHIFT
DECL|AIPS_PACRL_SP5|macro|AIPS_PACRL_SP5
DECL|AIPS_PACRL_SP6_MASK|macro|AIPS_PACRL_SP6_MASK
DECL|AIPS_PACRL_SP6_SHIFT|macro|AIPS_PACRL_SP6_SHIFT
DECL|AIPS_PACRL_SP6|macro|AIPS_PACRL_SP6
DECL|AIPS_PACRL_SP7_MASK|macro|AIPS_PACRL_SP7_MASK
DECL|AIPS_PACRL_SP7_SHIFT|macro|AIPS_PACRL_SP7_SHIFT
DECL|AIPS_PACRL_SP7|macro|AIPS_PACRL_SP7
DECL|AIPS_PACRL_TP0_MASK|macro|AIPS_PACRL_TP0_MASK
DECL|AIPS_PACRL_TP0_SHIFT|macro|AIPS_PACRL_TP0_SHIFT
DECL|AIPS_PACRL_TP0|macro|AIPS_PACRL_TP0
DECL|AIPS_PACRL_TP1_MASK|macro|AIPS_PACRL_TP1_MASK
DECL|AIPS_PACRL_TP1_SHIFT|macro|AIPS_PACRL_TP1_SHIFT
DECL|AIPS_PACRL_TP1|macro|AIPS_PACRL_TP1
DECL|AIPS_PACRL_TP2_MASK|macro|AIPS_PACRL_TP2_MASK
DECL|AIPS_PACRL_TP2_SHIFT|macro|AIPS_PACRL_TP2_SHIFT
DECL|AIPS_PACRL_TP2|macro|AIPS_PACRL_TP2
DECL|AIPS_PACRL_TP3_MASK|macro|AIPS_PACRL_TP3_MASK
DECL|AIPS_PACRL_TP3_SHIFT|macro|AIPS_PACRL_TP3_SHIFT
DECL|AIPS_PACRL_TP3|macro|AIPS_PACRL_TP3
DECL|AIPS_PACRL_TP4_MASK|macro|AIPS_PACRL_TP4_MASK
DECL|AIPS_PACRL_TP4_SHIFT|macro|AIPS_PACRL_TP4_SHIFT
DECL|AIPS_PACRL_TP4|macro|AIPS_PACRL_TP4
DECL|AIPS_PACRL_TP5_MASK|macro|AIPS_PACRL_TP5_MASK
DECL|AIPS_PACRL_TP5_SHIFT|macro|AIPS_PACRL_TP5_SHIFT
DECL|AIPS_PACRL_TP5|macro|AIPS_PACRL_TP5
DECL|AIPS_PACRL_TP6_MASK|macro|AIPS_PACRL_TP6_MASK
DECL|AIPS_PACRL_TP6_SHIFT|macro|AIPS_PACRL_TP6_SHIFT
DECL|AIPS_PACRL_TP6|macro|AIPS_PACRL_TP6
DECL|AIPS_PACRL_TP7_MASK|macro|AIPS_PACRL_TP7_MASK
DECL|AIPS_PACRL_TP7_SHIFT|macro|AIPS_PACRL_TP7_SHIFT
DECL|AIPS_PACRL_TP7|macro|AIPS_PACRL_TP7
DECL|AIPS_PACRL_WP0_MASK|macro|AIPS_PACRL_WP0_MASK
DECL|AIPS_PACRL_WP0_SHIFT|macro|AIPS_PACRL_WP0_SHIFT
DECL|AIPS_PACRL_WP0|macro|AIPS_PACRL_WP0
DECL|AIPS_PACRL_WP1_MASK|macro|AIPS_PACRL_WP1_MASK
DECL|AIPS_PACRL_WP1_SHIFT|macro|AIPS_PACRL_WP1_SHIFT
DECL|AIPS_PACRL_WP1|macro|AIPS_PACRL_WP1
DECL|AIPS_PACRL_WP2_MASK|macro|AIPS_PACRL_WP2_MASK
DECL|AIPS_PACRL_WP2_SHIFT|macro|AIPS_PACRL_WP2_SHIFT
DECL|AIPS_PACRL_WP2|macro|AIPS_PACRL_WP2
DECL|AIPS_PACRL_WP3_MASK|macro|AIPS_PACRL_WP3_MASK
DECL|AIPS_PACRL_WP3_SHIFT|macro|AIPS_PACRL_WP3_SHIFT
DECL|AIPS_PACRL_WP3|macro|AIPS_PACRL_WP3
DECL|AIPS_PACRL_WP4_MASK|macro|AIPS_PACRL_WP4_MASK
DECL|AIPS_PACRL_WP4_SHIFT|macro|AIPS_PACRL_WP4_SHIFT
DECL|AIPS_PACRL_WP4|macro|AIPS_PACRL_WP4
DECL|AIPS_PACRL_WP5_MASK|macro|AIPS_PACRL_WP5_MASK
DECL|AIPS_PACRL_WP5_SHIFT|macro|AIPS_PACRL_WP5_SHIFT
DECL|AIPS_PACRL_WP5|macro|AIPS_PACRL_WP5
DECL|AIPS_PACRL_WP6_MASK|macro|AIPS_PACRL_WP6_MASK
DECL|AIPS_PACRL_WP6_SHIFT|macro|AIPS_PACRL_WP6_SHIFT
DECL|AIPS_PACRL_WP6|macro|AIPS_PACRL_WP6
DECL|AIPS_PACRL_WP7_MASK|macro|AIPS_PACRL_WP7_MASK
DECL|AIPS_PACRL_WP7_SHIFT|macro|AIPS_PACRL_WP7_SHIFT
DECL|AIPS_PACRL_WP7|macro|AIPS_PACRL_WP7
DECL|AIPS_PACRM_SP0_MASK|macro|AIPS_PACRM_SP0_MASK
DECL|AIPS_PACRM_SP0_SHIFT|macro|AIPS_PACRM_SP0_SHIFT
DECL|AIPS_PACRM_SP0|macro|AIPS_PACRM_SP0
DECL|AIPS_PACRM_SP1_MASK|macro|AIPS_PACRM_SP1_MASK
DECL|AIPS_PACRM_SP1_SHIFT|macro|AIPS_PACRM_SP1_SHIFT
DECL|AIPS_PACRM_SP1|macro|AIPS_PACRM_SP1
DECL|AIPS_PACRM_SP2_MASK|macro|AIPS_PACRM_SP2_MASK
DECL|AIPS_PACRM_SP2_SHIFT|macro|AIPS_PACRM_SP2_SHIFT
DECL|AIPS_PACRM_SP2|macro|AIPS_PACRM_SP2
DECL|AIPS_PACRM_SP3_MASK|macro|AIPS_PACRM_SP3_MASK
DECL|AIPS_PACRM_SP3_SHIFT|macro|AIPS_PACRM_SP3_SHIFT
DECL|AIPS_PACRM_SP3|macro|AIPS_PACRM_SP3
DECL|AIPS_PACRM_SP4_MASK|macro|AIPS_PACRM_SP4_MASK
DECL|AIPS_PACRM_SP4_SHIFT|macro|AIPS_PACRM_SP4_SHIFT
DECL|AIPS_PACRM_SP4|macro|AIPS_PACRM_SP4
DECL|AIPS_PACRM_SP5_MASK|macro|AIPS_PACRM_SP5_MASK
DECL|AIPS_PACRM_SP5_SHIFT|macro|AIPS_PACRM_SP5_SHIFT
DECL|AIPS_PACRM_SP5|macro|AIPS_PACRM_SP5
DECL|AIPS_PACRM_SP6_MASK|macro|AIPS_PACRM_SP6_MASK
DECL|AIPS_PACRM_SP6_SHIFT|macro|AIPS_PACRM_SP6_SHIFT
DECL|AIPS_PACRM_SP6|macro|AIPS_PACRM_SP6
DECL|AIPS_PACRM_SP7_MASK|macro|AIPS_PACRM_SP7_MASK
DECL|AIPS_PACRM_SP7_SHIFT|macro|AIPS_PACRM_SP7_SHIFT
DECL|AIPS_PACRM_SP7|macro|AIPS_PACRM_SP7
DECL|AIPS_PACRM_TP0_MASK|macro|AIPS_PACRM_TP0_MASK
DECL|AIPS_PACRM_TP0_SHIFT|macro|AIPS_PACRM_TP0_SHIFT
DECL|AIPS_PACRM_TP0|macro|AIPS_PACRM_TP0
DECL|AIPS_PACRM_TP1_MASK|macro|AIPS_PACRM_TP1_MASK
DECL|AIPS_PACRM_TP1_SHIFT|macro|AIPS_PACRM_TP1_SHIFT
DECL|AIPS_PACRM_TP1|macro|AIPS_PACRM_TP1
DECL|AIPS_PACRM_TP2_MASK|macro|AIPS_PACRM_TP2_MASK
DECL|AIPS_PACRM_TP2_SHIFT|macro|AIPS_PACRM_TP2_SHIFT
DECL|AIPS_PACRM_TP2|macro|AIPS_PACRM_TP2
DECL|AIPS_PACRM_TP3_MASK|macro|AIPS_PACRM_TP3_MASK
DECL|AIPS_PACRM_TP3_SHIFT|macro|AIPS_PACRM_TP3_SHIFT
DECL|AIPS_PACRM_TP3|macro|AIPS_PACRM_TP3
DECL|AIPS_PACRM_TP4_MASK|macro|AIPS_PACRM_TP4_MASK
DECL|AIPS_PACRM_TP4_SHIFT|macro|AIPS_PACRM_TP4_SHIFT
DECL|AIPS_PACRM_TP4|macro|AIPS_PACRM_TP4
DECL|AIPS_PACRM_TP5_MASK|macro|AIPS_PACRM_TP5_MASK
DECL|AIPS_PACRM_TP5_SHIFT|macro|AIPS_PACRM_TP5_SHIFT
DECL|AIPS_PACRM_TP5|macro|AIPS_PACRM_TP5
DECL|AIPS_PACRM_TP6_MASK|macro|AIPS_PACRM_TP6_MASK
DECL|AIPS_PACRM_TP6_SHIFT|macro|AIPS_PACRM_TP6_SHIFT
DECL|AIPS_PACRM_TP6|macro|AIPS_PACRM_TP6
DECL|AIPS_PACRM_TP7_MASK|macro|AIPS_PACRM_TP7_MASK
DECL|AIPS_PACRM_TP7_SHIFT|macro|AIPS_PACRM_TP7_SHIFT
DECL|AIPS_PACRM_TP7|macro|AIPS_PACRM_TP7
DECL|AIPS_PACRM_WP0_MASK|macro|AIPS_PACRM_WP0_MASK
DECL|AIPS_PACRM_WP0_SHIFT|macro|AIPS_PACRM_WP0_SHIFT
DECL|AIPS_PACRM_WP0|macro|AIPS_PACRM_WP0
DECL|AIPS_PACRM_WP1_MASK|macro|AIPS_PACRM_WP1_MASK
DECL|AIPS_PACRM_WP1_SHIFT|macro|AIPS_PACRM_WP1_SHIFT
DECL|AIPS_PACRM_WP1|macro|AIPS_PACRM_WP1
DECL|AIPS_PACRM_WP2_MASK|macro|AIPS_PACRM_WP2_MASK
DECL|AIPS_PACRM_WP2_SHIFT|macro|AIPS_PACRM_WP2_SHIFT
DECL|AIPS_PACRM_WP2|macro|AIPS_PACRM_WP2
DECL|AIPS_PACRM_WP3_MASK|macro|AIPS_PACRM_WP3_MASK
DECL|AIPS_PACRM_WP3_SHIFT|macro|AIPS_PACRM_WP3_SHIFT
DECL|AIPS_PACRM_WP3|macro|AIPS_PACRM_WP3
DECL|AIPS_PACRM_WP4_MASK|macro|AIPS_PACRM_WP4_MASK
DECL|AIPS_PACRM_WP4_SHIFT|macro|AIPS_PACRM_WP4_SHIFT
DECL|AIPS_PACRM_WP4|macro|AIPS_PACRM_WP4
DECL|AIPS_PACRM_WP5_MASK|macro|AIPS_PACRM_WP5_MASK
DECL|AIPS_PACRM_WP5_SHIFT|macro|AIPS_PACRM_WP5_SHIFT
DECL|AIPS_PACRM_WP5|macro|AIPS_PACRM_WP5
DECL|AIPS_PACRM_WP6_MASK|macro|AIPS_PACRM_WP6_MASK
DECL|AIPS_PACRM_WP6_SHIFT|macro|AIPS_PACRM_WP6_SHIFT
DECL|AIPS_PACRM_WP6|macro|AIPS_PACRM_WP6
DECL|AIPS_PACRM_WP7_MASK|macro|AIPS_PACRM_WP7_MASK
DECL|AIPS_PACRM_WP7_SHIFT|macro|AIPS_PACRM_WP7_SHIFT
DECL|AIPS_PACRM_WP7|macro|AIPS_PACRM_WP7
DECL|AIPS_PACRN_SP0_MASK|macro|AIPS_PACRN_SP0_MASK
DECL|AIPS_PACRN_SP0_SHIFT|macro|AIPS_PACRN_SP0_SHIFT
DECL|AIPS_PACRN_SP0|macro|AIPS_PACRN_SP0
DECL|AIPS_PACRN_SP1_MASK|macro|AIPS_PACRN_SP1_MASK
DECL|AIPS_PACRN_SP1_SHIFT|macro|AIPS_PACRN_SP1_SHIFT
DECL|AIPS_PACRN_SP1|macro|AIPS_PACRN_SP1
DECL|AIPS_PACRN_SP2_MASK|macro|AIPS_PACRN_SP2_MASK
DECL|AIPS_PACRN_SP2_SHIFT|macro|AIPS_PACRN_SP2_SHIFT
DECL|AIPS_PACRN_SP2|macro|AIPS_PACRN_SP2
DECL|AIPS_PACRN_SP3_MASK|macro|AIPS_PACRN_SP3_MASK
DECL|AIPS_PACRN_SP3_SHIFT|macro|AIPS_PACRN_SP3_SHIFT
DECL|AIPS_PACRN_SP3|macro|AIPS_PACRN_SP3
DECL|AIPS_PACRN_SP4_MASK|macro|AIPS_PACRN_SP4_MASK
DECL|AIPS_PACRN_SP4_SHIFT|macro|AIPS_PACRN_SP4_SHIFT
DECL|AIPS_PACRN_SP4|macro|AIPS_PACRN_SP4
DECL|AIPS_PACRN_SP5_MASK|macro|AIPS_PACRN_SP5_MASK
DECL|AIPS_PACRN_SP5_SHIFT|macro|AIPS_PACRN_SP5_SHIFT
DECL|AIPS_PACRN_SP5|macro|AIPS_PACRN_SP5
DECL|AIPS_PACRN_SP6_MASK|macro|AIPS_PACRN_SP6_MASK
DECL|AIPS_PACRN_SP6_SHIFT|macro|AIPS_PACRN_SP6_SHIFT
DECL|AIPS_PACRN_SP6|macro|AIPS_PACRN_SP6
DECL|AIPS_PACRN_SP7_MASK|macro|AIPS_PACRN_SP7_MASK
DECL|AIPS_PACRN_SP7_SHIFT|macro|AIPS_PACRN_SP7_SHIFT
DECL|AIPS_PACRN_SP7|macro|AIPS_PACRN_SP7
DECL|AIPS_PACRN_TP0_MASK|macro|AIPS_PACRN_TP0_MASK
DECL|AIPS_PACRN_TP0_SHIFT|macro|AIPS_PACRN_TP0_SHIFT
DECL|AIPS_PACRN_TP0|macro|AIPS_PACRN_TP0
DECL|AIPS_PACRN_TP1_MASK|macro|AIPS_PACRN_TP1_MASK
DECL|AIPS_PACRN_TP1_SHIFT|macro|AIPS_PACRN_TP1_SHIFT
DECL|AIPS_PACRN_TP1|macro|AIPS_PACRN_TP1
DECL|AIPS_PACRN_TP2_MASK|macro|AIPS_PACRN_TP2_MASK
DECL|AIPS_PACRN_TP2_SHIFT|macro|AIPS_PACRN_TP2_SHIFT
DECL|AIPS_PACRN_TP2|macro|AIPS_PACRN_TP2
DECL|AIPS_PACRN_TP3_MASK|macro|AIPS_PACRN_TP3_MASK
DECL|AIPS_PACRN_TP3_SHIFT|macro|AIPS_PACRN_TP3_SHIFT
DECL|AIPS_PACRN_TP3|macro|AIPS_PACRN_TP3
DECL|AIPS_PACRN_TP4_MASK|macro|AIPS_PACRN_TP4_MASK
DECL|AIPS_PACRN_TP4_SHIFT|macro|AIPS_PACRN_TP4_SHIFT
DECL|AIPS_PACRN_TP4|macro|AIPS_PACRN_TP4
DECL|AIPS_PACRN_TP5_MASK|macro|AIPS_PACRN_TP5_MASK
DECL|AIPS_PACRN_TP5_SHIFT|macro|AIPS_PACRN_TP5_SHIFT
DECL|AIPS_PACRN_TP5|macro|AIPS_PACRN_TP5
DECL|AIPS_PACRN_TP6_MASK|macro|AIPS_PACRN_TP6_MASK
DECL|AIPS_PACRN_TP6_SHIFT|macro|AIPS_PACRN_TP6_SHIFT
DECL|AIPS_PACRN_TP6|macro|AIPS_PACRN_TP6
DECL|AIPS_PACRN_TP7_MASK|macro|AIPS_PACRN_TP7_MASK
DECL|AIPS_PACRN_TP7_SHIFT|macro|AIPS_PACRN_TP7_SHIFT
DECL|AIPS_PACRN_TP7|macro|AIPS_PACRN_TP7
DECL|AIPS_PACRN_WP0_MASK|macro|AIPS_PACRN_WP0_MASK
DECL|AIPS_PACRN_WP0_SHIFT|macro|AIPS_PACRN_WP0_SHIFT
DECL|AIPS_PACRN_WP0|macro|AIPS_PACRN_WP0
DECL|AIPS_PACRN_WP1_MASK|macro|AIPS_PACRN_WP1_MASK
DECL|AIPS_PACRN_WP1_SHIFT|macro|AIPS_PACRN_WP1_SHIFT
DECL|AIPS_PACRN_WP1|macro|AIPS_PACRN_WP1
DECL|AIPS_PACRN_WP2_MASK|macro|AIPS_PACRN_WP2_MASK
DECL|AIPS_PACRN_WP2_SHIFT|macro|AIPS_PACRN_WP2_SHIFT
DECL|AIPS_PACRN_WP2|macro|AIPS_PACRN_WP2
DECL|AIPS_PACRN_WP3_MASK|macro|AIPS_PACRN_WP3_MASK
DECL|AIPS_PACRN_WP3_SHIFT|macro|AIPS_PACRN_WP3_SHIFT
DECL|AIPS_PACRN_WP3|macro|AIPS_PACRN_WP3
DECL|AIPS_PACRN_WP4_MASK|macro|AIPS_PACRN_WP4_MASK
DECL|AIPS_PACRN_WP4_SHIFT|macro|AIPS_PACRN_WP4_SHIFT
DECL|AIPS_PACRN_WP4|macro|AIPS_PACRN_WP4
DECL|AIPS_PACRN_WP5_MASK|macro|AIPS_PACRN_WP5_MASK
DECL|AIPS_PACRN_WP5_SHIFT|macro|AIPS_PACRN_WP5_SHIFT
DECL|AIPS_PACRN_WP5|macro|AIPS_PACRN_WP5
DECL|AIPS_PACRN_WP6_MASK|macro|AIPS_PACRN_WP6_MASK
DECL|AIPS_PACRN_WP6_SHIFT|macro|AIPS_PACRN_WP6_SHIFT
DECL|AIPS_PACRN_WP6|macro|AIPS_PACRN_WP6
DECL|AIPS_PACRN_WP7_MASK|macro|AIPS_PACRN_WP7_MASK
DECL|AIPS_PACRN_WP7_SHIFT|macro|AIPS_PACRN_WP7_SHIFT
DECL|AIPS_PACRN_WP7|macro|AIPS_PACRN_WP7
DECL|AIPS_PACRO_SP0_MASK|macro|AIPS_PACRO_SP0_MASK
DECL|AIPS_PACRO_SP0_SHIFT|macro|AIPS_PACRO_SP0_SHIFT
DECL|AIPS_PACRO_SP0|macro|AIPS_PACRO_SP0
DECL|AIPS_PACRO_SP1_MASK|macro|AIPS_PACRO_SP1_MASK
DECL|AIPS_PACRO_SP1_SHIFT|macro|AIPS_PACRO_SP1_SHIFT
DECL|AIPS_PACRO_SP1|macro|AIPS_PACRO_SP1
DECL|AIPS_PACRO_SP2_MASK|macro|AIPS_PACRO_SP2_MASK
DECL|AIPS_PACRO_SP2_SHIFT|macro|AIPS_PACRO_SP2_SHIFT
DECL|AIPS_PACRO_SP2|macro|AIPS_PACRO_SP2
DECL|AIPS_PACRO_SP3_MASK|macro|AIPS_PACRO_SP3_MASK
DECL|AIPS_PACRO_SP3_SHIFT|macro|AIPS_PACRO_SP3_SHIFT
DECL|AIPS_PACRO_SP3|macro|AIPS_PACRO_SP3
DECL|AIPS_PACRO_SP4_MASK|macro|AIPS_PACRO_SP4_MASK
DECL|AIPS_PACRO_SP4_SHIFT|macro|AIPS_PACRO_SP4_SHIFT
DECL|AIPS_PACRO_SP4|macro|AIPS_PACRO_SP4
DECL|AIPS_PACRO_SP5_MASK|macro|AIPS_PACRO_SP5_MASK
DECL|AIPS_PACRO_SP5_SHIFT|macro|AIPS_PACRO_SP5_SHIFT
DECL|AIPS_PACRO_SP5|macro|AIPS_PACRO_SP5
DECL|AIPS_PACRO_SP6_MASK|macro|AIPS_PACRO_SP6_MASK
DECL|AIPS_PACRO_SP6_SHIFT|macro|AIPS_PACRO_SP6_SHIFT
DECL|AIPS_PACRO_SP6|macro|AIPS_PACRO_SP6
DECL|AIPS_PACRO_SP7_MASK|macro|AIPS_PACRO_SP7_MASK
DECL|AIPS_PACRO_SP7_SHIFT|macro|AIPS_PACRO_SP7_SHIFT
DECL|AIPS_PACRO_SP7|macro|AIPS_PACRO_SP7
DECL|AIPS_PACRO_TP0_MASK|macro|AIPS_PACRO_TP0_MASK
DECL|AIPS_PACRO_TP0_SHIFT|macro|AIPS_PACRO_TP0_SHIFT
DECL|AIPS_PACRO_TP0|macro|AIPS_PACRO_TP0
DECL|AIPS_PACRO_TP1_MASK|macro|AIPS_PACRO_TP1_MASK
DECL|AIPS_PACRO_TP1_SHIFT|macro|AIPS_PACRO_TP1_SHIFT
DECL|AIPS_PACRO_TP1|macro|AIPS_PACRO_TP1
DECL|AIPS_PACRO_TP2_MASK|macro|AIPS_PACRO_TP2_MASK
DECL|AIPS_PACRO_TP2_SHIFT|macro|AIPS_PACRO_TP2_SHIFT
DECL|AIPS_PACRO_TP2|macro|AIPS_PACRO_TP2
DECL|AIPS_PACRO_TP3_MASK|macro|AIPS_PACRO_TP3_MASK
DECL|AIPS_PACRO_TP3_SHIFT|macro|AIPS_PACRO_TP3_SHIFT
DECL|AIPS_PACRO_TP3|macro|AIPS_PACRO_TP3
DECL|AIPS_PACRO_TP4_MASK|macro|AIPS_PACRO_TP4_MASK
DECL|AIPS_PACRO_TP4_SHIFT|macro|AIPS_PACRO_TP4_SHIFT
DECL|AIPS_PACRO_TP4|macro|AIPS_PACRO_TP4
DECL|AIPS_PACRO_TP5_MASK|macro|AIPS_PACRO_TP5_MASK
DECL|AIPS_PACRO_TP5_SHIFT|macro|AIPS_PACRO_TP5_SHIFT
DECL|AIPS_PACRO_TP5|macro|AIPS_PACRO_TP5
DECL|AIPS_PACRO_TP6_MASK|macro|AIPS_PACRO_TP6_MASK
DECL|AIPS_PACRO_TP6_SHIFT|macro|AIPS_PACRO_TP6_SHIFT
DECL|AIPS_PACRO_TP6|macro|AIPS_PACRO_TP6
DECL|AIPS_PACRO_TP7_MASK|macro|AIPS_PACRO_TP7_MASK
DECL|AIPS_PACRO_TP7_SHIFT|macro|AIPS_PACRO_TP7_SHIFT
DECL|AIPS_PACRO_TP7|macro|AIPS_PACRO_TP7
DECL|AIPS_PACRO_WP0_MASK|macro|AIPS_PACRO_WP0_MASK
DECL|AIPS_PACRO_WP0_SHIFT|macro|AIPS_PACRO_WP0_SHIFT
DECL|AIPS_PACRO_WP0|macro|AIPS_PACRO_WP0
DECL|AIPS_PACRO_WP1_MASK|macro|AIPS_PACRO_WP1_MASK
DECL|AIPS_PACRO_WP1_SHIFT|macro|AIPS_PACRO_WP1_SHIFT
DECL|AIPS_PACRO_WP1|macro|AIPS_PACRO_WP1
DECL|AIPS_PACRO_WP2_MASK|macro|AIPS_PACRO_WP2_MASK
DECL|AIPS_PACRO_WP2_SHIFT|macro|AIPS_PACRO_WP2_SHIFT
DECL|AIPS_PACRO_WP2|macro|AIPS_PACRO_WP2
DECL|AIPS_PACRO_WP3_MASK|macro|AIPS_PACRO_WP3_MASK
DECL|AIPS_PACRO_WP3_SHIFT|macro|AIPS_PACRO_WP3_SHIFT
DECL|AIPS_PACRO_WP3|macro|AIPS_PACRO_WP3
DECL|AIPS_PACRO_WP4_MASK|macro|AIPS_PACRO_WP4_MASK
DECL|AIPS_PACRO_WP4_SHIFT|macro|AIPS_PACRO_WP4_SHIFT
DECL|AIPS_PACRO_WP4|macro|AIPS_PACRO_WP4
DECL|AIPS_PACRO_WP5_MASK|macro|AIPS_PACRO_WP5_MASK
DECL|AIPS_PACRO_WP5_SHIFT|macro|AIPS_PACRO_WP5_SHIFT
DECL|AIPS_PACRO_WP5|macro|AIPS_PACRO_WP5
DECL|AIPS_PACRO_WP6_MASK|macro|AIPS_PACRO_WP6_MASK
DECL|AIPS_PACRO_WP6_SHIFT|macro|AIPS_PACRO_WP6_SHIFT
DECL|AIPS_PACRO_WP6|macro|AIPS_PACRO_WP6
DECL|AIPS_PACRO_WP7_MASK|macro|AIPS_PACRO_WP7_MASK
DECL|AIPS_PACRO_WP7_SHIFT|macro|AIPS_PACRO_WP7_SHIFT
DECL|AIPS_PACRO_WP7|macro|AIPS_PACRO_WP7
DECL|AIPS_PACRP_SP0_MASK|macro|AIPS_PACRP_SP0_MASK
DECL|AIPS_PACRP_SP0_SHIFT|macro|AIPS_PACRP_SP0_SHIFT
DECL|AIPS_PACRP_SP0|macro|AIPS_PACRP_SP0
DECL|AIPS_PACRP_SP1_MASK|macro|AIPS_PACRP_SP1_MASK
DECL|AIPS_PACRP_SP1_SHIFT|macro|AIPS_PACRP_SP1_SHIFT
DECL|AIPS_PACRP_SP1|macro|AIPS_PACRP_SP1
DECL|AIPS_PACRP_SP2_MASK|macro|AIPS_PACRP_SP2_MASK
DECL|AIPS_PACRP_SP2_SHIFT|macro|AIPS_PACRP_SP2_SHIFT
DECL|AIPS_PACRP_SP2|macro|AIPS_PACRP_SP2
DECL|AIPS_PACRP_SP3_MASK|macro|AIPS_PACRP_SP3_MASK
DECL|AIPS_PACRP_SP3_SHIFT|macro|AIPS_PACRP_SP3_SHIFT
DECL|AIPS_PACRP_SP3|macro|AIPS_PACRP_SP3
DECL|AIPS_PACRP_SP4_MASK|macro|AIPS_PACRP_SP4_MASK
DECL|AIPS_PACRP_SP4_SHIFT|macro|AIPS_PACRP_SP4_SHIFT
DECL|AIPS_PACRP_SP4|macro|AIPS_PACRP_SP4
DECL|AIPS_PACRP_SP5_MASK|macro|AIPS_PACRP_SP5_MASK
DECL|AIPS_PACRP_SP5_SHIFT|macro|AIPS_PACRP_SP5_SHIFT
DECL|AIPS_PACRP_SP5|macro|AIPS_PACRP_SP5
DECL|AIPS_PACRP_SP6_MASK|macro|AIPS_PACRP_SP6_MASK
DECL|AIPS_PACRP_SP6_SHIFT|macro|AIPS_PACRP_SP6_SHIFT
DECL|AIPS_PACRP_SP6|macro|AIPS_PACRP_SP6
DECL|AIPS_PACRP_SP7_MASK|macro|AIPS_PACRP_SP7_MASK
DECL|AIPS_PACRP_SP7_SHIFT|macro|AIPS_PACRP_SP7_SHIFT
DECL|AIPS_PACRP_SP7|macro|AIPS_PACRP_SP7
DECL|AIPS_PACRP_TP0_MASK|macro|AIPS_PACRP_TP0_MASK
DECL|AIPS_PACRP_TP0_SHIFT|macro|AIPS_PACRP_TP0_SHIFT
DECL|AIPS_PACRP_TP0|macro|AIPS_PACRP_TP0
DECL|AIPS_PACRP_TP1_MASK|macro|AIPS_PACRP_TP1_MASK
DECL|AIPS_PACRP_TP1_SHIFT|macro|AIPS_PACRP_TP1_SHIFT
DECL|AIPS_PACRP_TP1|macro|AIPS_PACRP_TP1
DECL|AIPS_PACRP_TP2_MASK|macro|AIPS_PACRP_TP2_MASK
DECL|AIPS_PACRP_TP2_SHIFT|macro|AIPS_PACRP_TP2_SHIFT
DECL|AIPS_PACRP_TP2|macro|AIPS_PACRP_TP2
DECL|AIPS_PACRP_TP3_MASK|macro|AIPS_PACRP_TP3_MASK
DECL|AIPS_PACRP_TP3_SHIFT|macro|AIPS_PACRP_TP3_SHIFT
DECL|AIPS_PACRP_TP3|macro|AIPS_PACRP_TP3
DECL|AIPS_PACRP_TP4_MASK|macro|AIPS_PACRP_TP4_MASK
DECL|AIPS_PACRP_TP4_SHIFT|macro|AIPS_PACRP_TP4_SHIFT
DECL|AIPS_PACRP_TP4|macro|AIPS_PACRP_TP4
DECL|AIPS_PACRP_TP5_MASK|macro|AIPS_PACRP_TP5_MASK
DECL|AIPS_PACRP_TP5_SHIFT|macro|AIPS_PACRP_TP5_SHIFT
DECL|AIPS_PACRP_TP5|macro|AIPS_PACRP_TP5
DECL|AIPS_PACRP_TP6_MASK|macro|AIPS_PACRP_TP6_MASK
DECL|AIPS_PACRP_TP6_SHIFT|macro|AIPS_PACRP_TP6_SHIFT
DECL|AIPS_PACRP_TP6|macro|AIPS_PACRP_TP6
DECL|AIPS_PACRP_TP7_MASK|macro|AIPS_PACRP_TP7_MASK
DECL|AIPS_PACRP_TP7_SHIFT|macro|AIPS_PACRP_TP7_SHIFT
DECL|AIPS_PACRP_TP7|macro|AIPS_PACRP_TP7
DECL|AIPS_PACRP_WP0_MASK|macro|AIPS_PACRP_WP0_MASK
DECL|AIPS_PACRP_WP0_SHIFT|macro|AIPS_PACRP_WP0_SHIFT
DECL|AIPS_PACRP_WP0|macro|AIPS_PACRP_WP0
DECL|AIPS_PACRP_WP1_MASK|macro|AIPS_PACRP_WP1_MASK
DECL|AIPS_PACRP_WP1_SHIFT|macro|AIPS_PACRP_WP1_SHIFT
DECL|AIPS_PACRP_WP1|macro|AIPS_PACRP_WP1
DECL|AIPS_PACRP_WP2_MASK|macro|AIPS_PACRP_WP2_MASK
DECL|AIPS_PACRP_WP2_SHIFT|macro|AIPS_PACRP_WP2_SHIFT
DECL|AIPS_PACRP_WP2|macro|AIPS_PACRP_WP2
DECL|AIPS_PACRP_WP3_MASK|macro|AIPS_PACRP_WP3_MASK
DECL|AIPS_PACRP_WP3_SHIFT|macro|AIPS_PACRP_WP3_SHIFT
DECL|AIPS_PACRP_WP3|macro|AIPS_PACRP_WP3
DECL|AIPS_PACRP_WP4_MASK|macro|AIPS_PACRP_WP4_MASK
DECL|AIPS_PACRP_WP4_SHIFT|macro|AIPS_PACRP_WP4_SHIFT
DECL|AIPS_PACRP_WP4|macro|AIPS_PACRP_WP4
DECL|AIPS_PACRP_WP5_MASK|macro|AIPS_PACRP_WP5_MASK
DECL|AIPS_PACRP_WP5_SHIFT|macro|AIPS_PACRP_WP5_SHIFT
DECL|AIPS_PACRP_WP5|macro|AIPS_PACRP_WP5
DECL|AIPS_PACRP_WP6_MASK|macro|AIPS_PACRP_WP6_MASK
DECL|AIPS_PACRP_WP6_SHIFT|macro|AIPS_PACRP_WP6_SHIFT
DECL|AIPS_PACRP_WP6|macro|AIPS_PACRP_WP6
DECL|AIPS_PACRP_WP7_MASK|macro|AIPS_PACRP_WP7_MASK
DECL|AIPS_PACRP_WP7_SHIFT|macro|AIPS_PACRP_WP7_SHIFT
DECL|AIPS_PACRP_WP7|macro|AIPS_PACRP_WP7
DECL|AIPS_PACRU_SP0_MASK|macro|AIPS_PACRU_SP0_MASK
DECL|AIPS_PACRU_SP0_SHIFT|macro|AIPS_PACRU_SP0_SHIFT
DECL|AIPS_PACRU_SP0|macro|AIPS_PACRU_SP0
DECL|AIPS_PACRU_SP1_MASK|macro|AIPS_PACRU_SP1_MASK
DECL|AIPS_PACRU_SP1_SHIFT|macro|AIPS_PACRU_SP1_SHIFT
DECL|AIPS_PACRU_SP1|macro|AIPS_PACRU_SP1
DECL|AIPS_PACRU_TP0_MASK|macro|AIPS_PACRU_TP0_MASK
DECL|AIPS_PACRU_TP0_SHIFT|macro|AIPS_PACRU_TP0_SHIFT
DECL|AIPS_PACRU_TP0|macro|AIPS_PACRU_TP0
DECL|AIPS_PACRU_TP1_MASK|macro|AIPS_PACRU_TP1_MASK
DECL|AIPS_PACRU_TP1_SHIFT|macro|AIPS_PACRU_TP1_SHIFT
DECL|AIPS_PACRU_TP1|macro|AIPS_PACRU_TP1
DECL|AIPS_PACRU_WP0_MASK|macro|AIPS_PACRU_WP0_MASK
DECL|AIPS_PACRU_WP0_SHIFT|macro|AIPS_PACRU_WP0_SHIFT
DECL|AIPS_PACRU_WP0|macro|AIPS_PACRU_WP0
DECL|AIPS_PACRU_WP1_MASK|macro|AIPS_PACRU_WP1_MASK
DECL|AIPS_PACRU_WP1_SHIFT|macro|AIPS_PACRU_WP1_SHIFT
DECL|AIPS_PACRU_WP1|macro|AIPS_PACRU_WP1
DECL|AIPS_Type|typedef|} AIPS_Type;
DECL|ATCOR|member|__IO uint32_t ATCOR; /**< Timer Correction Register, offset: 0x410 */
DECL|ATCR|member|__IO uint32_t ATCR; /**< Adjustable Timer Control Register, offset: 0x400 */
DECL|ATCVH|member|__IO uint8_t ATCVH; /**< MCG Auto Trim Compare Value High Register, offset: 0xA */
DECL|ATCVL|member|__IO uint8_t ATCVL; /**< MCG Auto Trim Compare Value Low Register, offset: 0xB */
DECL|ATINC|member|__IO uint32_t ATINC; /**< Time-Stamping Clock Period Register, offset: 0x414 */
DECL|ATOFF|member|__IO uint32_t ATOFF; /**< Timer Offset Register, offset: 0x408 */
DECL|ATPER|member|__IO uint32_t ATPER; /**< Timer Period Register, offset: 0x40C */
DECL|ATSTMP|member|__I uint32_t ATSTMP; /**< Timestamp of Last Transmitted Frame, offset: 0x418 */
DECL|ATTR|member|__IO uint16_t ATTR; /**< TCD Transfer Attributes, array offset: 0x1006, array step: 0x20 */
DECL|ATVR|member|__IO uint32_t ATVR; /**< Timer Value Register, offset: 0x404 */
DECL|AXBS_BASE_ADDRS|macro|AXBS_BASE_ADDRS
DECL|AXBS_BASE_PTRS|macro|AXBS_BASE_PTRS
DECL|AXBS_BASE|macro|AXBS_BASE
DECL|AXBS_CRS_ARB_MASK|macro|AXBS_CRS_ARB_MASK
DECL|AXBS_CRS_ARB_SHIFT|macro|AXBS_CRS_ARB_SHIFT
DECL|AXBS_CRS_ARB|macro|AXBS_CRS_ARB
DECL|AXBS_CRS_COUNT|macro|AXBS_CRS_COUNT
DECL|AXBS_CRS_HLP_MASK|macro|AXBS_CRS_HLP_MASK
DECL|AXBS_CRS_HLP_SHIFT|macro|AXBS_CRS_HLP_SHIFT
DECL|AXBS_CRS_HLP|macro|AXBS_CRS_HLP
DECL|AXBS_CRS_PARK_MASK|macro|AXBS_CRS_PARK_MASK
DECL|AXBS_CRS_PARK_SHIFT|macro|AXBS_CRS_PARK_SHIFT
DECL|AXBS_CRS_PARK|macro|AXBS_CRS_PARK
DECL|AXBS_CRS_PCTL_MASK|macro|AXBS_CRS_PCTL_MASK
DECL|AXBS_CRS_PCTL_SHIFT|macro|AXBS_CRS_PCTL_SHIFT
DECL|AXBS_CRS_PCTL|macro|AXBS_CRS_PCTL
DECL|AXBS_CRS_RO_MASK|macro|AXBS_CRS_RO_MASK
DECL|AXBS_CRS_RO_SHIFT|macro|AXBS_CRS_RO_SHIFT
DECL|AXBS_CRS_RO|macro|AXBS_CRS_RO
DECL|AXBS_MGPCR0_AULB_MASK|macro|AXBS_MGPCR0_AULB_MASK
DECL|AXBS_MGPCR0_AULB_SHIFT|macro|AXBS_MGPCR0_AULB_SHIFT
DECL|AXBS_MGPCR0_AULB|macro|AXBS_MGPCR0_AULB
DECL|AXBS_MGPCR1_AULB_MASK|macro|AXBS_MGPCR1_AULB_MASK
DECL|AXBS_MGPCR1_AULB_SHIFT|macro|AXBS_MGPCR1_AULB_SHIFT
DECL|AXBS_MGPCR1_AULB|macro|AXBS_MGPCR1_AULB
DECL|AXBS_MGPCR2_AULB_MASK|macro|AXBS_MGPCR2_AULB_MASK
DECL|AXBS_MGPCR2_AULB_SHIFT|macro|AXBS_MGPCR2_AULB_SHIFT
DECL|AXBS_MGPCR2_AULB|macro|AXBS_MGPCR2_AULB
DECL|AXBS_MGPCR3_AULB_MASK|macro|AXBS_MGPCR3_AULB_MASK
DECL|AXBS_MGPCR3_AULB_SHIFT|macro|AXBS_MGPCR3_AULB_SHIFT
DECL|AXBS_MGPCR3_AULB|macro|AXBS_MGPCR3_AULB
DECL|AXBS_MGPCR4_AULB_MASK|macro|AXBS_MGPCR4_AULB_MASK
DECL|AXBS_MGPCR4_AULB_SHIFT|macro|AXBS_MGPCR4_AULB_SHIFT
DECL|AXBS_MGPCR4_AULB|macro|AXBS_MGPCR4_AULB
DECL|AXBS_MGPCR5_AULB_MASK|macro|AXBS_MGPCR5_AULB_MASK
DECL|AXBS_MGPCR5_AULB_SHIFT|macro|AXBS_MGPCR5_AULB_SHIFT
DECL|AXBS_MGPCR5_AULB|macro|AXBS_MGPCR5_AULB
DECL|AXBS_PRS_COUNT|macro|AXBS_PRS_COUNT
DECL|AXBS_PRS_M0_MASK|macro|AXBS_PRS_M0_MASK
DECL|AXBS_PRS_M0_SHIFT|macro|AXBS_PRS_M0_SHIFT
DECL|AXBS_PRS_M0|macro|AXBS_PRS_M0
DECL|AXBS_PRS_M1_MASK|macro|AXBS_PRS_M1_MASK
DECL|AXBS_PRS_M1_SHIFT|macro|AXBS_PRS_M1_SHIFT
DECL|AXBS_PRS_M1|macro|AXBS_PRS_M1
DECL|AXBS_PRS_M2_MASK|macro|AXBS_PRS_M2_MASK
DECL|AXBS_PRS_M2_SHIFT|macro|AXBS_PRS_M2_SHIFT
DECL|AXBS_PRS_M2|macro|AXBS_PRS_M2
DECL|AXBS_PRS_M3_MASK|macro|AXBS_PRS_M3_MASK
DECL|AXBS_PRS_M3_SHIFT|macro|AXBS_PRS_M3_SHIFT
DECL|AXBS_PRS_M3|macro|AXBS_PRS_M3
DECL|AXBS_PRS_M4_MASK|macro|AXBS_PRS_M4_MASK
DECL|AXBS_PRS_M4_SHIFT|macro|AXBS_PRS_M4_SHIFT
DECL|AXBS_PRS_M4|macro|AXBS_PRS_M4
DECL|AXBS_PRS_M5_MASK|macro|AXBS_PRS_M5_MASK
DECL|AXBS_PRS_M5_SHIFT|macro|AXBS_PRS_M5_SHIFT
DECL|AXBS_PRS_M5|macro|AXBS_PRS_M5
DECL|AXBS_Type|typedef|} AXBS_Type;
DECL|AXBS|macro|AXBS
DECL|BACKKEY0|member|__I uint8_t BACKKEY0; /**< Backdoor Comparison Key 0., offset: 0x3 */
DECL|BACKKEY1|member|__I uint8_t BACKKEY1; /**< Backdoor Comparison Key 1., offset: 0x2 */
DECL|BACKKEY2|member|__I uint8_t BACKKEY2; /**< Backdoor Comparison Key 2., offset: 0x1 */
DECL|BACKKEY3|member|__I uint8_t BACKKEY3; /**< Backdoor Comparison Key 3., offset: 0x0 */
DECL|BACKKEY4|member|__I uint8_t BACKKEY4; /**< Backdoor Comparison Key 4., offset: 0x7 */
DECL|BACKKEY5|member|__I uint8_t BACKKEY5; /**< Backdoor Comparison Key 5., offset: 0x6 */
DECL|BACKKEY6|member|__I uint8_t BACKKEY6; /**< Backdoor Comparison Key 6., offset: 0x5 */
DECL|BACKKEY7|member|__I uint8_t BACKKEY7; /**< Backdoor Comparison Key 7., offset: 0x4 */
DECL|BDH|member|__IO uint8_t BDH; /**< UART Baud Rate Registers: High, offset: 0x0 */
DECL|BDL|member|__IO uint8_t BDL; /**< UART Baud Rate Registers: Low, offset: 0x1 */
DECL|BDTPAGE1|member|__IO uint8_t BDTPAGE1; /**< BDT Page register 1, offset: 0x9C */
DECL|BDTPAGE2|member|__IO uint8_t BDTPAGE2; /**< BDT Page Register 2, offset: 0xB0 */
DECL|BDTPAGE3|member|__IO uint8_t BDTPAGE3; /**< BDT Page Register 3, offset: 0xB4 */
DECL|BITBAND_REG16|macro|BITBAND_REG16
DECL|BITBAND_REG32|macro|BITBAND_REG32
DECL|BITBAND_REG8|macro|BITBAND_REG8
DECL|BITBAND_REGADDR|macro|BITBAND_REGADDR
DECL|BITBAND_REG|macro|BITBAND_REG
DECL|BITER_ELINKNO|member|__IO uint16_t BITER_ELINKNO; /**< TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled), array offset: 0x101E, array step: 0x20 */
DECL|BITER_ELINKYES|member|__IO uint16_t BITER_ELINKYES; /**< TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled), array offset: 0x101E, array step: 0x20 */
DECL|BLKATTR|member|__IO uint32_t BLKATTR; /**< Block Attributes register, offset: 0x4 */
DECL|BusFault_IRQn|enumerator|BusFault_IRQn = -11, /**< Cortex-M4 Bus Fault Interrupt */
DECL|C0|member|__IO uint8_t C0; /**< DAC Control Register, offset: 0x21 */
DECL|C1|member|__IO uint32_t C1; /**< Channel n Control register 1, array offset: 0x10, array step: 0x28 */
DECL|C1|member|__IO uint8_t C1; /**< DAC Control Register 1, offset: 0x22 */
DECL|C1|member|__IO uint8_t C1; /**< I2C Control Register 1, offset: 0x2 */
DECL|C1|member|__IO uint8_t C1; /**< MCG Control 1 Register, offset: 0x0 */
DECL|C1|member|__IO uint8_t C1; /**< UART Control Register 1, offset: 0x2 */
DECL|C2|member|__IO uint8_t C2; /**< DAC Control Register 2, offset: 0x23 */
DECL|C2|member|__IO uint8_t C2; /**< I2C Control Register 2, offset: 0x5 */
DECL|C2|member|__IO uint8_t C2; /**< MCG Control 2 Register, offset: 0x1 */
DECL|C2|member|__IO uint8_t C2; /**< UART Control Register 2, offset: 0x3 */
DECL|C3|member|__IO uint8_t C3; /**< MCG Control 3 Register, offset: 0x2 */
DECL|C3|member|__IO uint8_t C3; /**< UART Control Register 3, offset: 0x6 */
DECL|C4|member|__IO uint8_t C4; /**< MCG Control 4 Register, offset: 0x3 */
DECL|C4|member|__IO uint8_t C4; /**< UART Control Register 4, offset: 0xA */
DECL|C5|member|__IO uint8_t C5; /**< MCG Control 5 Register, offset: 0x4 */
DECL|C5|member|__IO uint8_t C5; /**< UART Control Register 5, offset: 0xB */
DECL|C6|member|__IO uint8_t C6; /**< MCG Control 6 Register, offset: 0x5 */
DECL|C7816|member|__IO uint8_t C7816; /**< UART 7816 Control Register, offset: 0x18 */
DECL|C7|member|__IO uint8_t C7; /**< MCG Control 7 Register, offset: 0xC */
DECL|C8|member|__IO uint8_t C8; /**< MCG Control 8 Register, offset: 0xD */
DECL|CAN0_BASE|macro|CAN0_BASE
DECL|CAN0_Bus_Off_IRQn|enumerator|CAN0_Bus_Off_IRQn = 76, /**< CAN0 bus off interrupt */
DECL|CAN0_Error_IRQn|enumerator|CAN0_Error_IRQn = 77, /**< CAN0 error interrupt */
DECL|CAN0_ORed_Message_buffer_IRQn|enumerator|CAN0_ORed_Message_buffer_IRQn = 75, /**< CAN0 OR'd message buffers interrupt */
DECL|CAN0_Rx_Warning_IRQn|enumerator|CAN0_Rx_Warning_IRQn = 79, /**< CAN0 Rx warning interrupt */
DECL|CAN0_Tx_Warning_IRQn|enumerator|CAN0_Tx_Warning_IRQn = 78, /**< CAN0 Tx warning interrupt */
DECL|CAN0_Wake_Up_IRQn|enumerator|CAN0_Wake_Up_IRQn = 80, /**< CAN0 wake up interrupt */
DECL|CAN0|macro|CAN0
DECL|CAN_BASE_ADDRS|macro|CAN_BASE_ADDRS
DECL|CAN_BASE_PTRS|macro|CAN_BASE_PTRS
DECL|CAN_Bus_Off_IRQS|macro|CAN_Bus_Off_IRQS
DECL|CAN_CRCR_MBCRC_MASK|macro|CAN_CRCR_MBCRC_MASK
DECL|CAN_CRCR_MBCRC_SHIFT|macro|CAN_CRCR_MBCRC_SHIFT
DECL|CAN_CRCR_MBCRC|macro|CAN_CRCR_MBCRC
DECL|CAN_CRCR_TXCRC_MASK|macro|CAN_CRCR_TXCRC_MASK
DECL|CAN_CRCR_TXCRC_SHIFT|macro|CAN_CRCR_TXCRC_SHIFT
DECL|CAN_CRCR_TXCRC|macro|CAN_CRCR_TXCRC
DECL|CAN_CS_CODE_MASK|macro|CAN_CS_CODE_MASK
DECL|CAN_CS_CODE_SHIFT|macro|CAN_CS_CODE_SHIFT
DECL|CAN_CS_CODE|macro|CAN_CS_CODE
DECL|CAN_CS_COUNT|macro|CAN_CS_COUNT
DECL|CAN_CS_DLC_MASK|macro|CAN_CS_DLC_MASK
DECL|CAN_CS_DLC_SHIFT|macro|CAN_CS_DLC_SHIFT
DECL|CAN_CS_DLC|macro|CAN_CS_DLC
DECL|CAN_CS_IDE_MASK|macro|CAN_CS_IDE_MASK
DECL|CAN_CS_IDE_SHIFT|macro|CAN_CS_IDE_SHIFT
DECL|CAN_CS_IDE|macro|CAN_CS_IDE
DECL|CAN_CS_RTR_MASK|macro|CAN_CS_RTR_MASK
DECL|CAN_CS_RTR_SHIFT|macro|CAN_CS_RTR_SHIFT
DECL|CAN_CS_RTR|macro|CAN_CS_RTR
DECL|CAN_CS_SRR_MASK|macro|CAN_CS_SRR_MASK
DECL|CAN_CS_SRR_SHIFT|macro|CAN_CS_SRR_SHIFT
DECL|CAN_CS_SRR|macro|CAN_CS_SRR
DECL|CAN_CS_TIME_STAMP_MASK|macro|CAN_CS_TIME_STAMP_MASK
DECL|CAN_CS_TIME_STAMP_SHIFT|macro|CAN_CS_TIME_STAMP_SHIFT
DECL|CAN_CS_TIME_STAMP|macro|CAN_CS_TIME_STAMP
DECL|CAN_CTRL1_BOFFMSK_MASK|macro|CAN_CTRL1_BOFFMSK_MASK
DECL|CAN_CTRL1_BOFFMSK_SHIFT|macro|CAN_CTRL1_BOFFMSK_SHIFT
DECL|CAN_CTRL1_BOFFMSK|macro|CAN_CTRL1_BOFFMSK
DECL|CAN_CTRL1_BOFFREC_MASK|macro|CAN_CTRL1_BOFFREC_MASK
DECL|CAN_CTRL1_BOFFREC_SHIFT|macro|CAN_CTRL1_BOFFREC_SHIFT
DECL|CAN_CTRL1_BOFFREC|macro|CAN_CTRL1_BOFFREC
DECL|CAN_CTRL1_CLKSRC_MASK|macro|CAN_CTRL1_CLKSRC_MASK
DECL|CAN_CTRL1_CLKSRC_SHIFT|macro|CAN_CTRL1_CLKSRC_SHIFT
DECL|CAN_CTRL1_CLKSRC|macro|CAN_CTRL1_CLKSRC
DECL|CAN_CTRL1_ERRMSK_MASK|macro|CAN_CTRL1_ERRMSK_MASK
DECL|CAN_CTRL1_ERRMSK_SHIFT|macro|CAN_CTRL1_ERRMSK_SHIFT
DECL|CAN_CTRL1_ERRMSK|macro|CAN_CTRL1_ERRMSK
DECL|CAN_CTRL1_LBUF_MASK|macro|CAN_CTRL1_LBUF_MASK
DECL|CAN_CTRL1_LBUF_SHIFT|macro|CAN_CTRL1_LBUF_SHIFT
DECL|CAN_CTRL1_LBUF|macro|CAN_CTRL1_LBUF
DECL|CAN_CTRL1_LOM_MASK|macro|CAN_CTRL1_LOM_MASK
DECL|CAN_CTRL1_LOM_SHIFT|macro|CAN_CTRL1_LOM_SHIFT
DECL|CAN_CTRL1_LOM|macro|CAN_CTRL1_LOM
DECL|CAN_CTRL1_LPB_MASK|macro|CAN_CTRL1_LPB_MASK
DECL|CAN_CTRL1_LPB_SHIFT|macro|CAN_CTRL1_LPB_SHIFT
DECL|CAN_CTRL1_LPB|macro|CAN_CTRL1_LPB
DECL|CAN_CTRL1_PRESDIV_MASK|macro|CAN_CTRL1_PRESDIV_MASK
DECL|CAN_CTRL1_PRESDIV_SHIFT|macro|CAN_CTRL1_PRESDIV_SHIFT
DECL|CAN_CTRL1_PRESDIV|macro|CAN_CTRL1_PRESDIV
DECL|CAN_CTRL1_PROPSEG_MASK|macro|CAN_CTRL1_PROPSEG_MASK
DECL|CAN_CTRL1_PROPSEG_SHIFT|macro|CAN_CTRL1_PROPSEG_SHIFT
DECL|CAN_CTRL1_PROPSEG|macro|CAN_CTRL1_PROPSEG
DECL|CAN_CTRL1_PSEG1_MASK|macro|CAN_CTRL1_PSEG1_MASK
DECL|CAN_CTRL1_PSEG1_SHIFT|macro|CAN_CTRL1_PSEG1_SHIFT
DECL|CAN_CTRL1_PSEG1|macro|CAN_CTRL1_PSEG1
DECL|CAN_CTRL1_PSEG2_MASK|macro|CAN_CTRL1_PSEG2_MASK
DECL|CAN_CTRL1_PSEG2_SHIFT|macro|CAN_CTRL1_PSEG2_SHIFT
DECL|CAN_CTRL1_PSEG2|macro|CAN_CTRL1_PSEG2
DECL|CAN_CTRL1_RJW_MASK|macro|CAN_CTRL1_RJW_MASK
DECL|CAN_CTRL1_RJW_SHIFT|macro|CAN_CTRL1_RJW_SHIFT
DECL|CAN_CTRL1_RJW|macro|CAN_CTRL1_RJW
DECL|CAN_CTRL1_RWRNMSK_MASK|macro|CAN_CTRL1_RWRNMSK_MASK
DECL|CAN_CTRL1_RWRNMSK_SHIFT|macro|CAN_CTRL1_RWRNMSK_SHIFT
DECL|CAN_CTRL1_RWRNMSK|macro|CAN_CTRL1_RWRNMSK
DECL|CAN_CTRL1_SMP_MASK|macro|CAN_CTRL1_SMP_MASK
DECL|CAN_CTRL1_SMP_SHIFT|macro|CAN_CTRL1_SMP_SHIFT
DECL|CAN_CTRL1_SMP|macro|CAN_CTRL1_SMP
DECL|CAN_CTRL1_TSYN_MASK|macro|CAN_CTRL1_TSYN_MASK
DECL|CAN_CTRL1_TSYN_SHIFT|macro|CAN_CTRL1_TSYN_SHIFT
DECL|CAN_CTRL1_TSYN|macro|CAN_CTRL1_TSYN
DECL|CAN_CTRL1_TWRNMSK_MASK|macro|CAN_CTRL1_TWRNMSK_MASK
DECL|CAN_CTRL1_TWRNMSK_SHIFT|macro|CAN_CTRL1_TWRNMSK_SHIFT
DECL|CAN_CTRL1_TWRNMSK|macro|CAN_CTRL1_TWRNMSK
DECL|CAN_CTRL2_EACEN_MASK|macro|CAN_CTRL2_EACEN_MASK
DECL|CAN_CTRL2_EACEN_SHIFT|macro|CAN_CTRL2_EACEN_SHIFT
DECL|CAN_CTRL2_EACEN|macro|CAN_CTRL2_EACEN
DECL|CAN_CTRL2_MRP_MASK|macro|CAN_CTRL2_MRP_MASK
DECL|CAN_CTRL2_MRP_SHIFT|macro|CAN_CTRL2_MRP_SHIFT
DECL|CAN_CTRL2_MRP|macro|CAN_CTRL2_MRP
DECL|CAN_CTRL2_RFFN_MASK|macro|CAN_CTRL2_RFFN_MASK
DECL|CAN_CTRL2_RFFN_SHIFT|macro|CAN_CTRL2_RFFN_SHIFT
DECL|CAN_CTRL2_RFFN|macro|CAN_CTRL2_RFFN
DECL|CAN_CTRL2_RRS_MASK|macro|CAN_CTRL2_RRS_MASK
DECL|CAN_CTRL2_RRS_SHIFT|macro|CAN_CTRL2_RRS_SHIFT
DECL|CAN_CTRL2_RRS|macro|CAN_CTRL2_RRS
DECL|CAN_CTRL2_TASD_MASK|macro|CAN_CTRL2_TASD_MASK
DECL|CAN_CTRL2_TASD_SHIFT|macro|CAN_CTRL2_TASD_SHIFT
DECL|CAN_CTRL2_TASD|macro|CAN_CTRL2_TASD
DECL|CAN_CTRL2_WRMFRZ_MASK|macro|CAN_CTRL2_WRMFRZ_MASK
DECL|CAN_CTRL2_WRMFRZ_SHIFT|macro|CAN_CTRL2_WRMFRZ_SHIFT
DECL|CAN_CTRL2_WRMFRZ|macro|CAN_CTRL2_WRMFRZ
DECL|CAN_ECR_RXERRCNT_MASK|macro|CAN_ECR_RXERRCNT_MASK
DECL|CAN_ECR_RXERRCNT_SHIFT|macro|CAN_ECR_RXERRCNT_SHIFT
DECL|CAN_ECR_RXERRCNT|macro|CAN_ECR_RXERRCNT
DECL|CAN_ECR_TXERRCNT_MASK|macro|CAN_ECR_TXERRCNT_MASK
DECL|CAN_ECR_TXERRCNT_SHIFT|macro|CAN_ECR_TXERRCNT_SHIFT
DECL|CAN_ECR_TXERRCNT|macro|CAN_ECR_TXERRCNT
DECL|CAN_ESR1_ACKERR_MASK|macro|CAN_ESR1_ACKERR_MASK
DECL|CAN_ESR1_ACKERR_SHIFT|macro|CAN_ESR1_ACKERR_SHIFT
DECL|CAN_ESR1_ACKERR|macro|CAN_ESR1_ACKERR
DECL|CAN_ESR1_BIT0ERR_MASK|macro|CAN_ESR1_BIT0ERR_MASK
DECL|CAN_ESR1_BIT0ERR_SHIFT|macro|CAN_ESR1_BIT0ERR_SHIFT
DECL|CAN_ESR1_BIT0ERR|macro|CAN_ESR1_BIT0ERR
DECL|CAN_ESR1_BIT1ERR_MASK|macro|CAN_ESR1_BIT1ERR_MASK
DECL|CAN_ESR1_BIT1ERR_SHIFT|macro|CAN_ESR1_BIT1ERR_SHIFT
DECL|CAN_ESR1_BIT1ERR|macro|CAN_ESR1_BIT1ERR
DECL|CAN_ESR1_BOFFINT_MASK|macro|CAN_ESR1_BOFFINT_MASK
DECL|CAN_ESR1_BOFFINT_SHIFT|macro|CAN_ESR1_BOFFINT_SHIFT
DECL|CAN_ESR1_BOFFINT|macro|CAN_ESR1_BOFFINT
DECL|CAN_ESR1_CRCERR_MASK|macro|CAN_ESR1_CRCERR_MASK
DECL|CAN_ESR1_CRCERR_SHIFT|macro|CAN_ESR1_CRCERR_SHIFT
DECL|CAN_ESR1_CRCERR|macro|CAN_ESR1_CRCERR
DECL|CAN_ESR1_ERRINT_MASK|macro|CAN_ESR1_ERRINT_MASK
DECL|CAN_ESR1_ERRINT_SHIFT|macro|CAN_ESR1_ERRINT_SHIFT
DECL|CAN_ESR1_ERRINT|macro|CAN_ESR1_ERRINT
DECL|CAN_ESR1_FLTCONF_MASK|macro|CAN_ESR1_FLTCONF_MASK
DECL|CAN_ESR1_FLTCONF_SHIFT|macro|CAN_ESR1_FLTCONF_SHIFT
DECL|CAN_ESR1_FLTCONF|macro|CAN_ESR1_FLTCONF
DECL|CAN_ESR1_FRMERR_MASK|macro|CAN_ESR1_FRMERR_MASK
DECL|CAN_ESR1_FRMERR_SHIFT|macro|CAN_ESR1_FRMERR_SHIFT
DECL|CAN_ESR1_FRMERR|macro|CAN_ESR1_FRMERR
DECL|CAN_ESR1_IDLE_MASK|macro|CAN_ESR1_IDLE_MASK
DECL|CAN_ESR1_IDLE_SHIFT|macro|CAN_ESR1_IDLE_SHIFT
DECL|CAN_ESR1_IDLE|macro|CAN_ESR1_IDLE
DECL|CAN_ESR1_RWRNINT_MASK|macro|CAN_ESR1_RWRNINT_MASK
DECL|CAN_ESR1_RWRNINT_SHIFT|macro|CAN_ESR1_RWRNINT_SHIFT
DECL|CAN_ESR1_RWRNINT|macro|CAN_ESR1_RWRNINT
DECL|CAN_ESR1_RXWRN_MASK|macro|CAN_ESR1_RXWRN_MASK
DECL|CAN_ESR1_RXWRN_SHIFT|macro|CAN_ESR1_RXWRN_SHIFT
DECL|CAN_ESR1_RXWRN|macro|CAN_ESR1_RXWRN
DECL|CAN_ESR1_RX_MASK|macro|CAN_ESR1_RX_MASK
DECL|CAN_ESR1_RX_SHIFT|macro|CAN_ESR1_RX_SHIFT
DECL|CAN_ESR1_RX|macro|CAN_ESR1_RX
DECL|CAN_ESR1_STFERR_MASK|macro|CAN_ESR1_STFERR_MASK
DECL|CAN_ESR1_STFERR_SHIFT|macro|CAN_ESR1_STFERR_SHIFT
DECL|CAN_ESR1_STFERR|macro|CAN_ESR1_STFERR
DECL|CAN_ESR1_SYNCH_MASK|macro|CAN_ESR1_SYNCH_MASK
DECL|CAN_ESR1_SYNCH_SHIFT|macro|CAN_ESR1_SYNCH_SHIFT
DECL|CAN_ESR1_SYNCH|macro|CAN_ESR1_SYNCH
DECL|CAN_ESR1_TWRNINT_MASK|macro|CAN_ESR1_TWRNINT_MASK
DECL|CAN_ESR1_TWRNINT_SHIFT|macro|CAN_ESR1_TWRNINT_SHIFT
DECL|CAN_ESR1_TWRNINT|macro|CAN_ESR1_TWRNINT
DECL|CAN_ESR1_TXWRN_MASK|macro|CAN_ESR1_TXWRN_MASK
DECL|CAN_ESR1_TXWRN_SHIFT|macro|CAN_ESR1_TXWRN_SHIFT
DECL|CAN_ESR1_TXWRN|macro|CAN_ESR1_TXWRN
DECL|CAN_ESR1_TX_MASK|macro|CAN_ESR1_TX_MASK
DECL|CAN_ESR1_TX_SHIFT|macro|CAN_ESR1_TX_SHIFT
DECL|CAN_ESR1_TX|macro|CAN_ESR1_TX
DECL|CAN_ESR1_WAKINT_MASK|macro|CAN_ESR1_WAKINT_MASK
DECL|CAN_ESR1_WAKINT_SHIFT|macro|CAN_ESR1_WAKINT_SHIFT
DECL|CAN_ESR1_WAKINT|macro|CAN_ESR1_WAKINT
DECL|CAN_ESR2_IMB_MASK|macro|CAN_ESR2_IMB_MASK
DECL|CAN_ESR2_IMB_SHIFT|macro|CAN_ESR2_IMB_SHIFT
DECL|CAN_ESR2_IMB|macro|CAN_ESR2_IMB
DECL|CAN_ESR2_LPTM_MASK|macro|CAN_ESR2_LPTM_MASK
DECL|CAN_ESR2_LPTM_SHIFT|macro|CAN_ESR2_LPTM_SHIFT
DECL|CAN_ESR2_LPTM|macro|CAN_ESR2_LPTM
DECL|CAN_ESR2_VPS_MASK|macro|CAN_ESR2_VPS_MASK
DECL|CAN_ESR2_VPS_SHIFT|macro|CAN_ESR2_VPS_SHIFT
DECL|CAN_ESR2_VPS|macro|CAN_ESR2_VPS
DECL|CAN_Error_IRQS|macro|CAN_Error_IRQS
DECL|CAN_ID_COUNT|macro|CAN_ID_COUNT
DECL|CAN_ID_EXT_MASK|macro|CAN_ID_EXT_MASK
DECL|CAN_ID_EXT_SHIFT|macro|CAN_ID_EXT_SHIFT
DECL|CAN_ID_EXT|macro|CAN_ID_EXT
DECL|CAN_ID_PRIO_MASK|macro|CAN_ID_PRIO_MASK
DECL|CAN_ID_PRIO_SHIFT|macro|CAN_ID_PRIO_SHIFT
DECL|CAN_ID_PRIO|macro|CAN_ID_PRIO
DECL|CAN_ID_STD_MASK|macro|CAN_ID_STD_MASK
DECL|CAN_ID_STD_SHIFT|macro|CAN_ID_STD_SHIFT
DECL|CAN_ID_STD|macro|CAN_ID_STD
DECL|CAN_IFLAG1_BUF0I_MASK|macro|CAN_IFLAG1_BUF0I_MASK
DECL|CAN_IFLAG1_BUF0I_SHIFT|macro|CAN_IFLAG1_BUF0I_SHIFT
DECL|CAN_IFLAG1_BUF0I|macro|CAN_IFLAG1_BUF0I
DECL|CAN_IFLAG1_BUF31TO8I_MASK|macro|CAN_IFLAG1_BUF31TO8I_MASK
DECL|CAN_IFLAG1_BUF31TO8I_SHIFT|macro|CAN_IFLAG1_BUF31TO8I_SHIFT
DECL|CAN_IFLAG1_BUF31TO8I|macro|CAN_IFLAG1_BUF31TO8I
DECL|CAN_IFLAG1_BUF4TO1I_MASK|macro|CAN_IFLAG1_BUF4TO1I_MASK
DECL|CAN_IFLAG1_BUF4TO1I_SHIFT|macro|CAN_IFLAG1_BUF4TO1I_SHIFT
DECL|CAN_IFLAG1_BUF4TO1I|macro|CAN_IFLAG1_BUF4TO1I
DECL|CAN_IFLAG1_BUF5I_MASK|macro|CAN_IFLAG1_BUF5I_MASK
DECL|CAN_IFLAG1_BUF5I_SHIFT|macro|CAN_IFLAG1_BUF5I_SHIFT
DECL|CAN_IFLAG1_BUF5I|macro|CAN_IFLAG1_BUF5I
DECL|CAN_IFLAG1_BUF6I_MASK|macro|CAN_IFLAG1_BUF6I_MASK
DECL|CAN_IFLAG1_BUF6I_SHIFT|macro|CAN_IFLAG1_BUF6I_SHIFT
DECL|CAN_IFLAG1_BUF6I|macro|CAN_IFLAG1_BUF6I
DECL|CAN_IFLAG1_BUF7I_MASK|macro|CAN_IFLAG1_BUF7I_MASK
DECL|CAN_IFLAG1_BUF7I_SHIFT|macro|CAN_IFLAG1_BUF7I_SHIFT
DECL|CAN_IFLAG1_BUF7I|macro|CAN_IFLAG1_BUF7I
DECL|CAN_IMASK1_BUFLM_MASK|macro|CAN_IMASK1_BUFLM_MASK
DECL|CAN_IMASK1_BUFLM_SHIFT|macro|CAN_IMASK1_BUFLM_SHIFT
DECL|CAN_IMASK1_BUFLM|macro|CAN_IMASK1_BUFLM
DECL|CAN_MCR_AEN_MASK|macro|CAN_MCR_AEN_MASK
DECL|CAN_MCR_AEN_SHIFT|macro|CAN_MCR_AEN_SHIFT
DECL|CAN_MCR_AEN|macro|CAN_MCR_AEN
DECL|CAN_MCR_FRZACK_MASK|macro|CAN_MCR_FRZACK_MASK
DECL|CAN_MCR_FRZACK_SHIFT|macro|CAN_MCR_FRZACK_SHIFT
DECL|CAN_MCR_FRZACK|macro|CAN_MCR_FRZACK
DECL|CAN_MCR_FRZ_MASK|macro|CAN_MCR_FRZ_MASK
DECL|CAN_MCR_FRZ_SHIFT|macro|CAN_MCR_FRZ_SHIFT
DECL|CAN_MCR_FRZ|macro|CAN_MCR_FRZ
DECL|CAN_MCR_HALT_MASK|macro|CAN_MCR_HALT_MASK
DECL|CAN_MCR_HALT_SHIFT|macro|CAN_MCR_HALT_SHIFT
DECL|CAN_MCR_HALT|macro|CAN_MCR_HALT
DECL|CAN_MCR_IDAM_MASK|macro|CAN_MCR_IDAM_MASK
DECL|CAN_MCR_IDAM_SHIFT|macro|CAN_MCR_IDAM_SHIFT
DECL|CAN_MCR_IDAM|macro|CAN_MCR_IDAM
DECL|CAN_MCR_IRMQ_MASK|macro|CAN_MCR_IRMQ_MASK
DECL|CAN_MCR_IRMQ_SHIFT|macro|CAN_MCR_IRMQ_SHIFT
DECL|CAN_MCR_IRMQ|macro|CAN_MCR_IRMQ
DECL|CAN_MCR_LPMACK_MASK|macro|CAN_MCR_LPMACK_MASK
DECL|CAN_MCR_LPMACK_SHIFT|macro|CAN_MCR_LPMACK_SHIFT
DECL|CAN_MCR_LPMACK|macro|CAN_MCR_LPMACK
DECL|CAN_MCR_LPRIOEN_MASK|macro|CAN_MCR_LPRIOEN_MASK
DECL|CAN_MCR_LPRIOEN_SHIFT|macro|CAN_MCR_LPRIOEN_SHIFT
DECL|CAN_MCR_LPRIOEN|macro|CAN_MCR_LPRIOEN
DECL|CAN_MCR_MAXMB_MASK|macro|CAN_MCR_MAXMB_MASK
DECL|CAN_MCR_MAXMB_SHIFT|macro|CAN_MCR_MAXMB_SHIFT
DECL|CAN_MCR_MAXMB|macro|CAN_MCR_MAXMB
DECL|CAN_MCR_MDIS_MASK|macro|CAN_MCR_MDIS_MASK
DECL|CAN_MCR_MDIS_SHIFT|macro|CAN_MCR_MDIS_SHIFT
DECL|CAN_MCR_MDIS|macro|CAN_MCR_MDIS
DECL|CAN_MCR_NOTRDY_MASK|macro|CAN_MCR_NOTRDY_MASK
DECL|CAN_MCR_NOTRDY_SHIFT|macro|CAN_MCR_NOTRDY_SHIFT
DECL|CAN_MCR_NOTRDY|macro|CAN_MCR_NOTRDY
DECL|CAN_MCR_RFEN_MASK|macro|CAN_MCR_RFEN_MASK
DECL|CAN_MCR_RFEN_SHIFT|macro|CAN_MCR_RFEN_SHIFT
DECL|CAN_MCR_RFEN|macro|CAN_MCR_RFEN
DECL|CAN_MCR_SLFWAK_MASK|macro|CAN_MCR_SLFWAK_MASK
DECL|CAN_MCR_SLFWAK_SHIFT|macro|CAN_MCR_SLFWAK_SHIFT
DECL|CAN_MCR_SLFWAK|macro|CAN_MCR_SLFWAK
DECL|CAN_MCR_SOFTRST_MASK|macro|CAN_MCR_SOFTRST_MASK
DECL|CAN_MCR_SOFTRST_SHIFT|macro|CAN_MCR_SOFTRST_SHIFT
DECL|CAN_MCR_SOFTRST|macro|CAN_MCR_SOFTRST
DECL|CAN_MCR_SRXDIS_MASK|macro|CAN_MCR_SRXDIS_MASK
DECL|CAN_MCR_SRXDIS_SHIFT|macro|CAN_MCR_SRXDIS_SHIFT
DECL|CAN_MCR_SRXDIS|macro|CAN_MCR_SRXDIS
DECL|CAN_MCR_SUPV_MASK|macro|CAN_MCR_SUPV_MASK
DECL|CAN_MCR_SUPV_SHIFT|macro|CAN_MCR_SUPV_SHIFT
DECL|CAN_MCR_SUPV|macro|CAN_MCR_SUPV
DECL|CAN_MCR_WAKMSK_MASK|macro|CAN_MCR_WAKMSK_MASK
DECL|CAN_MCR_WAKMSK_SHIFT|macro|CAN_MCR_WAKMSK_SHIFT
DECL|CAN_MCR_WAKMSK|macro|CAN_MCR_WAKMSK
DECL|CAN_MCR_WAKSRC_MASK|macro|CAN_MCR_WAKSRC_MASK
DECL|CAN_MCR_WAKSRC_SHIFT|macro|CAN_MCR_WAKSRC_SHIFT
DECL|CAN_MCR_WAKSRC|macro|CAN_MCR_WAKSRC
DECL|CAN_MCR_WRNEN_MASK|macro|CAN_MCR_WRNEN_MASK
DECL|CAN_MCR_WRNEN_SHIFT|macro|CAN_MCR_WRNEN_SHIFT
DECL|CAN_MCR_WRNEN|macro|CAN_MCR_WRNEN
DECL|CAN_ORed_Message_buffer_IRQS|macro|CAN_ORed_Message_buffer_IRQS
DECL|CAN_RX14MASK_RX14M_MASK|macro|CAN_RX14MASK_RX14M_MASK
DECL|CAN_RX14MASK_RX14M_SHIFT|macro|CAN_RX14MASK_RX14M_SHIFT
DECL|CAN_RX14MASK_RX14M|macro|CAN_RX14MASK_RX14M
DECL|CAN_RX15MASK_RX15M_MASK|macro|CAN_RX15MASK_RX15M_MASK
DECL|CAN_RX15MASK_RX15M_SHIFT|macro|CAN_RX15MASK_RX15M_SHIFT
DECL|CAN_RX15MASK_RX15M|macro|CAN_RX15MASK_RX15M
DECL|CAN_RXFGMASK_FGM_MASK|macro|CAN_RXFGMASK_FGM_MASK
DECL|CAN_RXFGMASK_FGM_SHIFT|macro|CAN_RXFGMASK_FGM_SHIFT
DECL|CAN_RXFGMASK_FGM|macro|CAN_RXFGMASK_FGM
DECL|CAN_RXFIR_IDHIT_MASK|macro|CAN_RXFIR_IDHIT_MASK
DECL|CAN_RXFIR_IDHIT_SHIFT|macro|CAN_RXFIR_IDHIT_SHIFT
DECL|CAN_RXFIR_IDHIT|macro|CAN_RXFIR_IDHIT
DECL|CAN_RXIMR_COUNT|macro|CAN_RXIMR_COUNT
DECL|CAN_RXIMR_MI_MASK|macro|CAN_RXIMR_MI_MASK
DECL|CAN_RXIMR_MI_SHIFT|macro|CAN_RXIMR_MI_SHIFT
DECL|CAN_RXIMR_MI|macro|CAN_RXIMR_MI
DECL|CAN_RXMGMASK_MG_MASK|macro|CAN_RXMGMASK_MG_MASK
DECL|CAN_RXMGMASK_MG_SHIFT|macro|CAN_RXMGMASK_MG_SHIFT
DECL|CAN_RXMGMASK_MG|macro|CAN_RXMGMASK_MG
DECL|CAN_Rx_Warning_IRQS|macro|CAN_Rx_Warning_IRQS
DECL|CAN_TIMER_TIMER_MASK|macro|CAN_TIMER_TIMER_MASK
DECL|CAN_TIMER_TIMER_SHIFT|macro|CAN_TIMER_TIMER_SHIFT
DECL|CAN_TIMER_TIMER|macro|CAN_TIMER_TIMER
DECL|CAN_Tx_Warning_IRQS|macro|CAN_Tx_Warning_IRQS
DECL|CAN_Type|typedef|} CAN_Type;
DECL|CAN_WORD0_COUNT|macro|CAN_WORD0_COUNT
DECL|CAN_WORD0_DATA_BYTE_0_MASK|macro|CAN_WORD0_DATA_BYTE_0_MASK
DECL|CAN_WORD0_DATA_BYTE_0_SHIFT|macro|CAN_WORD0_DATA_BYTE_0_SHIFT
DECL|CAN_WORD0_DATA_BYTE_0|macro|CAN_WORD0_DATA_BYTE_0
DECL|CAN_WORD0_DATA_BYTE_1_MASK|macro|CAN_WORD0_DATA_BYTE_1_MASK
DECL|CAN_WORD0_DATA_BYTE_1_SHIFT|macro|CAN_WORD0_DATA_BYTE_1_SHIFT
DECL|CAN_WORD0_DATA_BYTE_1|macro|CAN_WORD0_DATA_BYTE_1
DECL|CAN_WORD0_DATA_BYTE_2_MASK|macro|CAN_WORD0_DATA_BYTE_2_MASK
DECL|CAN_WORD0_DATA_BYTE_2_SHIFT|macro|CAN_WORD0_DATA_BYTE_2_SHIFT
DECL|CAN_WORD0_DATA_BYTE_2|macro|CAN_WORD0_DATA_BYTE_2
DECL|CAN_WORD0_DATA_BYTE_3_MASK|macro|CAN_WORD0_DATA_BYTE_3_MASK
DECL|CAN_WORD0_DATA_BYTE_3_SHIFT|macro|CAN_WORD0_DATA_BYTE_3_SHIFT
DECL|CAN_WORD0_DATA_BYTE_3|macro|CAN_WORD0_DATA_BYTE_3
DECL|CAN_WORD1_COUNT|macro|CAN_WORD1_COUNT
DECL|CAN_WORD1_DATA_BYTE_4_MASK|macro|CAN_WORD1_DATA_BYTE_4_MASK
DECL|CAN_WORD1_DATA_BYTE_4_SHIFT|macro|CAN_WORD1_DATA_BYTE_4_SHIFT
DECL|CAN_WORD1_DATA_BYTE_4|macro|CAN_WORD1_DATA_BYTE_4
DECL|CAN_WORD1_DATA_BYTE_5_MASK|macro|CAN_WORD1_DATA_BYTE_5_MASK
DECL|CAN_WORD1_DATA_BYTE_5_SHIFT|macro|CAN_WORD1_DATA_BYTE_5_SHIFT
DECL|CAN_WORD1_DATA_BYTE_5|macro|CAN_WORD1_DATA_BYTE_5
DECL|CAN_WORD1_DATA_BYTE_6_MASK|macro|CAN_WORD1_DATA_BYTE_6_MASK
DECL|CAN_WORD1_DATA_BYTE_6_SHIFT|macro|CAN_WORD1_DATA_BYTE_6_SHIFT
DECL|CAN_WORD1_DATA_BYTE_6|macro|CAN_WORD1_DATA_BYTE_6
DECL|CAN_WORD1_DATA_BYTE_7_MASK|macro|CAN_WORD1_DATA_BYTE_7_MASK
DECL|CAN_WORD1_DATA_BYTE_7_SHIFT|macro|CAN_WORD1_DATA_BYTE_7_SHIFT
DECL|CAN_WORD1_DATA_BYTE_7|macro|CAN_WORD1_DATA_BYTE_7
DECL|CAN_Wake_Up_IRQS|macro|CAN_Wake_Up_IRQS
DECL|CAU_ADR_CAA_ACC_MASK|macro|CAU_ADR_CAA_ACC_MASK
DECL|CAU_ADR_CAA_ACC_SHIFT|macro|CAU_ADR_CAA_ACC_SHIFT
DECL|CAU_ADR_CAA_ACC|macro|CAU_ADR_CAA_ACC
DECL|CAU_ADR_CASR_DPE_MASK|macro|CAU_ADR_CASR_DPE_MASK
DECL|CAU_ADR_CASR_DPE_SHIFT|macro|CAU_ADR_CASR_DPE_SHIFT
DECL|CAU_ADR_CASR_DPE|macro|CAU_ADR_CASR_DPE
DECL|CAU_ADR_CASR_IC_MASK|macro|CAU_ADR_CASR_IC_MASK
DECL|CAU_ADR_CASR_IC_SHIFT|macro|CAU_ADR_CASR_IC_SHIFT
DECL|CAU_ADR_CASR_IC|macro|CAU_ADR_CASR_IC
DECL|CAU_ADR_CASR_VER_MASK|macro|CAU_ADR_CASR_VER_MASK
DECL|CAU_ADR_CASR_VER_SHIFT|macro|CAU_ADR_CASR_VER_SHIFT
DECL|CAU_ADR_CASR_VER|macro|CAU_ADR_CASR_VER
DECL|CAU_ADR_CA_CA0_MASK|macro|CAU_ADR_CA_CA0_MASK
DECL|CAU_ADR_CA_CA0_SHIFT|macro|CAU_ADR_CA_CA0_SHIFT
DECL|CAU_ADR_CA_CA0|macro|CAU_ADR_CA_CA0
DECL|CAU_ADR_CA_CA1_MASK|macro|CAU_ADR_CA_CA1_MASK
DECL|CAU_ADR_CA_CA1_SHIFT|macro|CAU_ADR_CA_CA1_SHIFT
DECL|CAU_ADR_CA_CA1|macro|CAU_ADR_CA_CA1
DECL|CAU_ADR_CA_CA2_MASK|macro|CAU_ADR_CA_CA2_MASK
DECL|CAU_ADR_CA_CA2_SHIFT|macro|CAU_ADR_CA_CA2_SHIFT
DECL|CAU_ADR_CA_CA2|macro|CAU_ADR_CA_CA2
DECL|CAU_ADR_CA_CA3_MASK|macro|CAU_ADR_CA_CA3_MASK
DECL|CAU_ADR_CA_CA3_SHIFT|macro|CAU_ADR_CA_CA3_SHIFT
DECL|CAU_ADR_CA_CA3|macro|CAU_ADR_CA_CA3
DECL|CAU_ADR_CA_CA4_MASK|macro|CAU_ADR_CA_CA4_MASK
DECL|CAU_ADR_CA_CA4_SHIFT|macro|CAU_ADR_CA_CA4_SHIFT
DECL|CAU_ADR_CA_CA4|macro|CAU_ADR_CA_CA4
DECL|CAU_ADR_CA_CA5_MASK|macro|CAU_ADR_CA_CA5_MASK
DECL|CAU_ADR_CA_CA5_SHIFT|macro|CAU_ADR_CA_CA5_SHIFT
DECL|CAU_ADR_CA_CA5|macro|CAU_ADR_CA_CA5
DECL|CAU_ADR_CA_CA6_MASK|macro|CAU_ADR_CA_CA6_MASK
DECL|CAU_ADR_CA_CA6_SHIFT|macro|CAU_ADR_CA_CA6_SHIFT
DECL|CAU_ADR_CA_CA6|macro|CAU_ADR_CA_CA6
DECL|CAU_ADR_CA_CA7_MASK|macro|CAU_ADR_CA_CA7_MASK
DECL|CAU_ADR_CA_CA7_SHIFT|macro|CAU_ADR_CA_CA7_SHIFT
DECL|CAU_ADR_CA_CA7|macro|CAU_ADR_CA_CA7
DECL|CAU_ADR_CA_CA8_MASK|macro|CAU_ADR_CA_CA8_MASK
DECL|CAU_ADR_CA_CA8_SHIFT|macro|CAU_ADR_CA_CA8_SHIFT
DECL|CAU_ADR_CA_CA8|macro|CAU_ADR_CA_CA8
DECL|CAU_ADR_CA_COUNT|macro|CAU_ADR_CA_COUNT
DECL|CAU_AESC_CAA_ACC_MASK|macro|CAU_AESC_CAA_ACC_MASK
DECL|CAU_AESC_CAA_ACC_SHIFT|macro|CAU_AESC_CAA_ACC_SHIFT
DECL|CAU_AESC_CAA_ACC|macro|CAU_AESC_CAA_ACC
DECL|CAU_AESC_CASR_DPE_MASK|macro|CAU_AESC_CASR_DPE_MASK
DECL|CAU_AESC_CASR_DPE_SHIFT|macro|CAU_AESC_CASR_DPE_SHIFT
DECL|CAU_AESC_CASR_DPE|macro|CAU_AESC_CASR_DPE
DECL|CAU_AESC_CASR_IC_MASK|macro|CAU_AESC_CASR_IC_MASK
DECL|CAU_AESC_CASR_IC_SHIFT|macro|CAU_AESC_CASR_IC_SHIFT
DECL|CAU_AESC_CASR_IC|macro|CAU_AESC_CASR_IC
DECL|CAU_AESC_CASR_VER_MASK|macro|CAU_AESC_CASR_VER_MASK
DECL|CAU_AESC_CASR_VER_SHIFT|macro|CAU_AESC_CASR_VER_SHIFT
DECL|CAU_AESC_CASR_VER|macro|CAU_AESC_CASR_VER
DECL|CAU_AESC_CA_CA0_MASK|macro|CAU_AESC_CA_CA0_MASK
DECL|CAU_AESC_CA_CA0_SHIFT|macro|CAU_AESC_CA_CA0_SHIFT
DECL|CAU_AESC_CA_CA0|macro|CAU_AESC_CA_CA0
DECL|CAU_AESC_CA_CA1_MASK|macro|CAU_AESC_CA_CA1_MASK
DECL|CAU_AESC_CA_CA1_SHIFT|macro|CAU_AESC_CA_CA1_SHIFT
DECL|CAU_AESC_CA_CA1|macro|CAU_AESC_CA_CA1
DECL|CAU_AESC_CA_CA2_MASK|macro|CAU_AESC_CA_CA2_MASK
DECL|CAU_AESC_CA_CA2_SHIFT|macro|CAU_AESC_CA_CA2_SHIFT
DECL|CAU_AESC_CA_CA2|macro|CAU_AESC_CA_CA2
DECL|CAU_AESC_CA_CA3_MASK|macro|CAU_AESC_CA_CA3_MASK
DECL|CAU_AESC_CA_CA3_SHIFT|macro|CAU_AESC_CA_CA3_SHIFT
DECL|CAU_AESC_CA_CA3|macro|CAU_AESC_CA_CA3
DECL|CAU_AESC_CA_CA4_MASK|macro|CAU_AESC_CA_CA4_MASK
DECL|CAU_AESC_CA_CA4_SHIFT|macro|CAU_AESC_CA_CA4_SHIFT
DECL|CAU_AESC_CA_CA4|macro|CAU_AESC_CA_CA4
DECL|CAU_AESC_CA_CA5_MASK|macro|CAU_AESC_CA_CA5_MASK
DECL|CAU_AESC_CA_CA5_SHIFT|macro|CAU_AESC_CA_CA5_SHIFT
DECL|CAU_AESC_CA_CA5|macro|CAU_AESC_CA_CA5
DECL|CAU_AESC_CA_CA6_MASK|macro|CAU_AESC_CA_CA6_MASK
DECL|CAU_AESC_CA_CA6_SHIFT|macro|CAU_AESC_CA_CA6_SHIFT
DECL|CAU_AESC_CA_CA6|macro|CAU_AESC_CA_CA6
DECL|CAU_AESC_CA_CA7_MASK|macro|CAU_AESC_CA_CA7_MASK
DECL|CAU_AESC_CA_CA7_SHIFT|macro|CAU_AESC_CA_CA7_SHIFT
DECL|CAU_AESC_CA_CA7|macro|CAU_AESC_CA_CA7
DECL|CAU_AESC_CA_CA8_MASK|macro|CAU_AESC_CA_CA8_MASK
DECL|CAU_AESC_CA_CA8_SHIFT|macro|CAU_AESC_CA_CA8_SHIFT
DECL|CAU_AESC_CA_CA8|macro|CAU_AESC_CA_CA8
DECL|CAU_AESC_CA_COUNT|macro|CAU_AESC_CA_COUNT
DECL|CAU_AESIC_CAA_ACC_MASK|macro|CAU_AESIC_CAA_ACC_MASK
DECL|CAU_AESIC_CAA_ACC_SHIFT|macro|CAU_AESIC_CAA_ACC_SHIFT
DECL|CAU_AESIC_CAA_ACC|macro|CAU_AESIC_CAA_ACC
DECL|CAU_AESIC_CASR_DPE_MASK|macro|CAU_AESIC_CASR_DPE_MASK
DECL|CAU_AESIC_CASR_DPE_SHIFT|macro|CAU_AESIC_CASR_DPE_SHIFT
DECL|CAU_AESIC_CASR_DPE|macro|CAU_AESIC_CASR_DPE
DECL|CAU_AESIC_CASR_IC_MASK|macro|CAU_AESIC_CASR_IC_MASK
DECL|CAU_AESIC_CASR_IC_SHIFT|macro|CAU_AESIC_CASR_IC_SHIFT
DECL|CAU_AESIC_CASR_IC|macro|CAU_AESIC_CASR_IC
DECL|CAU_AESIC_CASR_VER_MASK|macro|CAU_AESIC_CASR_VER_MASK
DECL|CAU_AESIC_CASR_VER_SHIFT|macro|CAU_AESIC_CASR_VER_SHIFT
DECL|CAU_AESIC_CASR_VER|macro|CAU_AESIC_CASR_VER
DECL|CAU_AESIC_CA_CA0_MASK|macro|CAU_AESIC_CA_CA0_MASK
DECL|CAU_AESIC_CA_CA0_SHIFT|macro|CAU_AESIC_CA_CA0_SHIFT
DECL|CAU_AESIC_CA_CA0|macro|CAU_AESIC_CA_CA0
DECL|CAU_AESIC_CA_CA1_MASK|macro|CAU_AESIC_CA_CA1_MASK
DECL|CAU_AESIC_CA_CA1_SHIFT|macro|CAU_AESIC_CA_CA1_SHIFT
DECL|CAU_AESIC_CA_CA1|macro|CAU_AESIC_CA_CA1
DECL|CAU_AESIC_CA_CA2_MASK|macro|CAU_AESIC_CA_CA2_MASK
DECL|CAU_AESIC_CA_CA2_SHIFT|macro|CAU_AESIC_CA_CA2_SHIFT
DECL|CAU_AESIC_CA_CA2|macro|CAU_AESIC_CA_CA2
DECL|CAU_AESIC_CA_CA3_MASK|macro|CAU_AESIC_CA_CA3_MASK
DECL|CAU_AESIC_CA_CA3_SHIFT|macro|CAU_AESIC_CA_CA3_SHIFT
DECL|CAU_AESIC_CA_CA3|macro|CAU_AESIC_CA_CA3
DECL|CAU_AESIC_CA_CA4_MASK|macro|CAU_AESIC_CA_CA4_MASK
DECL|CAU_AESIC_CA_CA4_SHIFT|macro|CAU_AESIC_CA_CA4_SHIFT
DECL|CAU_AESIC_CA_CA4|macro|CAU_AESIC_CA_CA4
DECL|CAU_AESIC_CA_CA5_MASK|macro|CAU_AESIC_CA_CA5_MASK
DECL|CAU_AESIC_CA_CA5_SHIFT|macro|CAU_AESIC_CA_CA5_SHIFT
DECL|CAU_AESIC_CA_CA5|macro|CAU_AESIC_CA_CA5
DECL|CAU_AESIC_CA_CA6_MASK|macro|CAU_AESIC_CA_CA6_MASK
DECL|CAU_AESIC_CA_CA6_SHIFT|macro|CAU_AESIC_CA_CA6_SHIFT
DECL|CAU_AESIC_CA_CA6|macro|CAU_AESIC_CA_CA6
DECL|CAU_AESIC_CA_CA7_MASK|macro|CAU_AESIC_CA_CA7_MASK
DECL|CAU_AESIC_CA_CA7_SHIFT|macro|CAU_AESIC_CA_CA7_SHIFT
DECL|CAU_AESIC_CA_CA7|macro|CAU_AESIC_CA_CA7
DECL|CAU_AESIC_CA_CA8_MASK|macro|CAU_AESIC_CA_CA8_MASK
DECL|CAU_AESIC_CA_CA8_SHIFT|macro|CAU_AESIC_CA_CA8_SHIFT
DECL|CAU_AESIC_CA_CA8|macro|CAU_AESIC_CA_CA8
DECL|CAU_AESIC_CA_COUNT|macro|CAU_AESIC_CA_COUNT
DECL|CAU_BASE_ADDRS|macro|CAU_BASE_ADDRS
DECL|CAU_BASE_PTRS|macro|CAU_BASE_PTRS
DECL|CAU_BASE|macro|CAU_BASE
DECL|CAU_DIRECT_CAU_DIRECT0_MASK|macro|CAU_DIRECT_CAU_DIRECT0_MASK
DECL|CAU_DIRECT_CAU_DIRECT0_SHIFT|macro|CAU_DIRECT_CAU_DIRECT0_SHIFT
DECL|CAU_DIRECT_CAU_DIRECT0|macro|CAU_DIRECT_CAU_DIRECT0
DECL|CAU_DIRECT_CAU_DIRECT10_MASK|macro|CAU_DIRECT_CAU_DIRECT10_MASK
DECL|CAU_DIRECT_CAU_DIRECT10_SHIFT|macro|CAU_DIRECT_CAU_DIRECT10_SHIFT
DECL|CAU_DIRECT_CAU_DIRECT10|macro|CAU_DIRECT_CAU_DIRECT10
DECL|CAU_DIRECT_CAU_DIRECT11_MASK|macro|CAU_DIRECT_CAU_DIRECT11_MASK
DECL|CAU_DIRECT_CAU_DIRECT11_SHIFT|macro|CAU_DIRECT_CAU_DIRECT11_SHIFT
DECL|CAU_DIRECT_CAU_DIRECT11|macro|CAU_DIRECT_CAU_DIRECT11
DECL|CAU_DIRECT_CAU_DIRECT12_MASK|macro|CAU_DIRECT_CAU_DIRECT12_MASK
DECL|CAU_DIRECT_CAU_DIRECT12_SHIFT|macro|CAU_DIRECT_CAU_DIRECT12_SHIFT
DECL|CAU_DIRECT_CAU_DIRECT12|macro|CAU_DIRECT_CAU_DIRECT12
DECL|CAU_DIRECT_CAU_DIRECT13_MASK|macro|CAU_DIRECT_CAU_DIRECT13_MASK
DECL|CAU_DIRECT_CAU_DIRECT13_SHIFT|macro|CAU_DIRECT_CAU_DIRECT13_SHIFT
DECL|CAU_DIRECT_CAU_DIRECT13|macro|CAU_DIRECT_CAU_DIRECT13
DECL|CAU_DIRECT_CAU_DIRECT14_MASK|macro|CAU_DIRECT_CAU_DIRECT14_MASK
DECL|CAU_DIRECT_CAU_DIRECT14_SHIFT|macro|CAU_DIRECT_CAU_DIRECT14_SHIFT
DECL|CAU_DIRECT_CAU_DIRECT14|macro|CAU_DIRECT_CAU_DIRECT14
DECL|CAU_DIRECT_CAU_DIRECT15_MASK|macro|CAU_DIRECT_CAU_DIRECT15_MASK
DECL|CAU_DIRECT_CAU_DIRECT15_SHIFT|macro|CAU_DIRECT_CAU_DIRECT15_SHIFT
DECL|CAU_DIRECT_CAU_DIRECT15|macro|CAU_DIRECT_CAU_DIRECT15
DECL|CAU_DIRECT_CAU_DIRECT1_MASK|macro|CAU_DIRECT_CAU_DIRECT1_MASK
DECL|CAU_DIRECT_CAU_DIRECT1_SHIFT|macro|CAU_DIRECT_CAU_DIRECT1_SHIFT
DECL|CAU_DIRECT_CAU_DIRECT1|macro|CAU_DIRECT_CAU_DIRECT1
DECL|CAU_DIRECT_CAU_DIRECT2_MASK|macro|CAU_DIRECT_CAU_DIRECT2_MASK
DECL|CAU_DIRECT_CAU_DIRECT2_SHIFT|macro|CAU_DIRECT_CAU_DIRECT2_SHIFT
DECL|CAU_DIRECT_CAU_DIRECT2|macro|CAU_DIRECT_CAU_DIRECT2
DECL|CAU_DIRECT_CAU_DIRECT3_MASK|macro|CAU_DIRECT_CAU_DIRECT3_MASK
DECL|CAU_DIRECT_CAU_DIRECT3_SHIFT|macro|CAU_DIRECT_CAU_DIRECT3_SHIFT
DECL|CAU_DIRECT_CAU_DIRECT3|macro|CAU_DIRECT_CAU_DIRECT3
DECL|CAU_DIRECT_CAU_DIRECT4_MASK|macro|CAU_DIRECT_CAU_DIRECT4_MASK
DECL|CAU_DIRECT_CAU_DIRECT4_SHIFT|macro|CAU_DIRECT_CAU_DIRECT4_SHIFT
DECL|CAU_DIRECT_CAU_DIRECT4|macro|CAU_DIRECT_CAU_DIRECT4
DECL|CAU_DIRECT_CAU_DIRECT5_MASK|macro|CAU_DIRECT_CAU_DIRECT5_MASK
DECL|CAU_DIRECT_CAU_DIRECT5_SHIFT|macro|CAU_DIRECT_CAU_DIRECT5_SHIFT
DECL|CAU_DIRECT_CAU_DIRECT5|macro|CAU_DIRECT_CAU_DIRECT5
DECL|CAU_DIRECT_CAU_DIRECT6_MASK|macro|CAU_DIRECT_CAU_DIRECT6_MASK
DECL|CAU_DIRECT_CAU_DIRECT6_SHIFT|macro|CAU_DIRECT_CAU_DIRECT6_SHIFT
DECL|CAU_DIRECT_CAU_DIRECT6|macro|CAU_DIRECT_CAU_DIRECT6
DECL|CAU_DIRECT_CAU_DIRECT7_MASK|macro|CAU_DIRECT_CAU_DIRECT7_MASK
DECL|CAU_DIRECT_CAU_DIRECT7_SHIFT|macro|CAU_DIRECT_CAU_DIRECT7_SHIFT
DECL|CAU_DIRECT_CAU_DIRECT7|macro|CAU_DIRECT_CAU_DIRECT7
DECL|CAU_DIRECT_CAU_DIRECT8_MASK|macro|CAU_DIRECT_CAU_DIRECT8_MASK
DECL|CAU_DIRECT_CAU_DIRECT8_SHIFT|macro|CAU_DIRECT_CAU_DIRECT8_SHIFT
DECL|CAU_DIRECT_CAU_DIRECT8|macro|CAU_DIRECT_CAU_DIRECT8
DECL|CAU_DIRECT_CAU_DIRECT9_MASK|macro|CAU_DIRECT_CAU_DIRECT9_MASK
DECL|CAU_DIRECT_CAU_DIRECT9_SHIFT|macro|CAU_DIRECT_CAU_DIRECT9_SHIFT
DECL|CAU_DIRECT_CAU_DIRECT9|macro|CAU_DIRECT_CAU_DIRECT9
DECL|CAU_DIRECT_COUNT|macro|CAU_DIRECT_COUNT
DECL|CAU_LDR_CAA_ACC_MASK|macro|CAU_LDR_CAA_ACC_MASK
DECL|CAU_LDR_CAA_ACC_SHIFT|macro|CAU_LDR_CAA_ACC_SHIFT
DECL|CAU_LDR_CAA_ACC|macro|CAU_LDR_CAA_ACC
DECL|CAU_LDR_CASR_DPE_MASK|macro|CAU_LDR_CASR_DPE_MASK
DECL|CAU_LDR_CASR_DPE_SHIFT|macro|CAU_LDR_CASR_DPE_SHIFT
DECL|CAU_LDR_CASR_DPE|macro|CAU_LDR_CASR_DPE
DECL|CAU_LDR_CASR_IC_MASK|macro|CAU_LDR_CASR_IC_MASK
DECL|CAU_LDR_CASR_IC_SHIFT|macro|CAU_LDR_CASR_IC_SHIFT
DECL|CAU_LDR_CASR_IC|macro|CAU_LDR_CASR_IC
DECL|CAU_LDR_CASR_VER_MASK|macro|CAU_LDR_CASR_VER_MASK
DECL|CAU_LDR_CASR_VER_SHIFT|macro|CAU_LDR_CASR_VER_SHIFT
DECL|CAU_LDR_CASR_VER|macro|CAU_LDR_CASR_VER
DECL|CAU_LDR_CA_CA0_MASK|macro|CAU_LDR_CA_CA0_MASK
DECL|CAU_LDR_CA_CA0_SHIFT|macro|CAU_LDR_CA_CA0_SHIFT
DECL|CAU_LDR_CA_CA0|macro|CAU_LDR_CA_CA0
DECL|CAU_LDR_CA_CA1_MASK|macro|CAU_LDR_CA_CA1_MASK
DECL|CAU_LDR_CA_CA1_SHIFT|macro|CAU_LDR_CA_CA1_SHIFT
DECL|CAU_LDR_CA_CA1|macro|CAU_LDR_CA_CA1
DECL|CAU_LDR_CA_CA2_MASK|macro|CAU_LDR_CA_CA2_MASK
DECL|CAU_LDR_CA_CA2_SHIFT|macro|CAU_LDR_CA_CA2_SHIFT
DECL|CAU_LDR_CA_CA2|macro|CAU_LDR_CA_CA2
DECL|CAU_LDR_CA_CA3_MASK|macro|CAU_LDR_CA_CA3_MASK
DECL|CAU_LDR_CA_CA3_SHIFT|macro|CAU_LDR_CA_CA3_SHIFT
DECL|CAU_LDR_CA_CA3|macro|CAU_LDR_CA_CA3
DECL|CAU_LDR_CA_CA4_MASK|macro|CAU_LDR_CA_CA4_MASK
DECL|CAU_LDR_CA_CA4_SHIFT|macro|CAU_LDR_CA_CA4_SHIFT
DECL|CAU_LDR_CA_CA4|macro|CAU_LDR_CA_CA4
DECL|CAU_LDR_CA_CA5_MASK|macro|CAU_LDR_CA_CA5_MASK
DECL|CAU_LDR_CA_CA5_SHIFT|macro|CAU_LDR_CA_CA5_SHIFT
DECL|CAU_LDR_CA_CA5|macro|CAU_LDR_CA_CA5
DECL|CAU_LDR_CA_CA6_MASK|macro|CAU_LDR_CA_CA6_MASK
DECL|CAU_LDR_CA_CA6_SHIFT|macro|CAU_LDR_CA_CA6_SHIFT
DECL|CAU_LDR_CA_CA6|macro|CAU_LDR_CA_CA6
DECL|CAU_LDR_CA_CA7_MASK|macro|CAU_LDR_CA_CA7_MASK
DECL|CAU_LDR_CA_CA7_SHIFT|macro|CAU_LDR_CA_CA7_SHIFT
DECL|CAU_LDR_CA_CA7|macro|CAU_LDR_CA_CA7
DECL|CAU_LDR_CA_CA8_MASK|macro|CAU_LDR_CA_CA8_MASK
DECL|CAU_LDR_CA_CA8_SHIFT|macro|CAU_LDR_CA_CA8_SHIFT
DECL|CAU_LDR_CA_CA8|macro|CAU_LDR_CA_CA8
DECL|CAU_LDR_CA_COUNT|macro|CAU_LDR_CA_COUNT
DECL|CAU_RADR_CAA_ACC_MASK|macro|CAU_RADR_CAA_ACC_MASK
DECL|CAU_RADR_CAA_ACC_SHIFT|macro|CAU_RADR_CAA_ACC_SHIFT
DECL|CAU_RADR_CAA_ACC|macro|CAU_RADR_CAA_ACC
DECL|CAU_RADR_CASR_DPE_MASK|macro|CAU_RADR_CASR_DPE_MASK
DECL|CAU_RADR_CASR_DPE_SHIFT|macro|CAU_RADR_CASR_DPE_SHIFT
DECL|CAU_RADR_CASR_DPE|macro|CAU_RADR_CASR_DPE
DECL|CAU_RADR_CASR_IC_MASK|macro|CAU_RADR_CASR_IC_MASK
DECL|CAU_RADR_CASR_IC_SHIFT|macro|CAU_RADR_CASR_IC_SHIFT
DECL|CAU_RADR_CASR_IC|macro|CAU_RADR_CASR_IC
DECL|CAU_RADR_CASR_VER_MASK|macro|CAU_RADR_CASR_VER_MASK
DECL|CAU_RADR_CASR_VER_SHIFT|macro|CAU_RADR_CASR_VER_SHIFT
DECL|CAU_RADR_CASR_VER|macro|CAU_RADR_CASR_VER
DECL|CAU_RADR_CA_CA0_MASK|macro|CAU_RADR_CA_CA0_MASK
DECL|CAU_RADR_CA_CA0_SHIFT|macro|CAU_RADR_CA_CA0_SHIFT
DECL|CAU_RADR_CA_CA0|macro|CAU_RADR_CA_CA0
DECL|CAU_RADR_CA_CA1_MASK|macro|CAU_RADR_CA_CA1_MASK
DECL|CAU_RADR_CA_CA1_SHIFT|macro|CAU_RADR_CA_CA1_SHIFT
DECL|CAU_RADR_CA_CA1|macro|CAU_RADR_CA_CA1
DECL|CAU_RADR_CA_CA2_MASK|macro|CAU_RADR_CA_CA2_MASK
DECL|CAU_RADR_CA_CA2_SHIFT|macro|CAU_RADR_CA_CA2_SHIFT
DECL|CAU_RADR_CA_CA2|macro|CAU_RADR_CA_CA2
DECL|CAU_RADR_CA_CA3_MASK|macro|CAU_RADR_CA_CA3_MASK
DECL|CAU_RADR_CA_CA3_SHIFT|macro|CAU_RADR_CA_CA3_SHIFT
DECL|CAU_RADR_CA_CA3|macro|CAU_RADR_CA_CA3
DECL|CAU_RADR_CA_CA4_MASK|macro|CAU_RADR_CA_CA4_MASK
DECL|CAU_RADR_CA_CA4_SHIFT|macro|CAU_RADR_CA_CA4_SHIFT
DECL|CAU_RADR_CA_CA4|macro|CAU_RADR_CA_CA4
DECL|CAU_RADR_CA_CA5_MASK|macro|CAU_RADR_CA_CA5_MASK
DECL|CAU_RADR_CA_CA5_SHIFT|macro|CAU_RADR_CA_CA5_SHIFT
DECL|CAU_RADR_CA_CA5|macro|CAU_RADR_CA_CA5
DECL|CAU_RADR_CA_CA6_MASK|macro|CAU_RADR_CA_CA6_MASK
DECL|CAU_RADR_CA_CA6_SHIFT|macro|CAU_RADR_CA_CA6_SHIFT
DECL|CAU_RADR_CA_CA6|macro|CAU_RADR_CA_CA6
DECL|CAU_RADR_CA_CA7_MASK|macro|CAU_RADR_CA_CA7_MASK
DECL|CAU_RADR_CA_CA7_SHIFT|macro|CAU_RADR_CA_CA7_SHIFT
DECL|CAU_RADR_CA_CA7|macro|CAU_RADR_CA_CA7
DECL|CAU_RADR_CA_CA8_MASK|macro|CAU_RADR_CA_CA8_MASK
DECL|CAU_RADR_CA_CA8_SHIFT|macro|CAU_RADR_CA_CA8_SHIFT
DECL|CAU_RADR_CA_CA8|macro|CAU_RADR_CA_CA8
DECL|CAU_RADR_CA_COUNT|macro|CAU_RADR_CA_COUNT
DECL|CAU_ROTL_CAA_ACC_MASK|macro|CAU_ROTL_CAA_ACC_MASK
DECL|CAU_ROTL_CAA_ACC_SHIFT|macro|CAU_ROTL_CAA_ACC_SHIFT
DECL|CAU_ROTL_CAA_ACC|macro|CAU_ROTL_CAA_ACC
DECL|CAU_ROTL_CASR_DPE_MASK|macro|CAU_ROTL_CASR_DPE_MASK
DECL|CAU_ROTL_CASR_DPE_SHIFT|macro|CAU_ROTL_CASR_DPE_SHIFT
DECL|CAU_ROTL_CASR_DPE|macro|CAU_ROTL_CASR_DPE
DECL|CAU_ROTL_CASR_IC_MASK|macro|CAU_ROTL_CASR_IC_MASK
DECL|CAU_ROTL_CASR_IC_SHIFT|macro|CAU_ROTL_CASR_IC_SHIFT
DECL|CAU_ROTL_CASR_IC|macro|CAU_ROTL_CASR_IC
DECL|CAU_ROTL_CASR_VER_MASK|macro|CAU_ROTL_CASR_VER_MASK
DECL|CAU_ROTL_CASR_VER_SHIFT|macro|CAU_ROTL_CASR_VER_SHIFT
DECL|CAU_ROTL_CASR_VER|macro|CAU_ROTL_CASR_VER
DECL|CAU_ROTL_CA_CA0_MASK|macro|CAU_ROTL_CA_CA0_MASK
DECL|CAU_ROTL_CA_CA0_SHIFT|macro|CAU_ROTL_CA_CA0_SHIFT
DECL|CAU_ROTL_CA_CA0|macro|CAU_ROTL_CA_CA0
DECL|CAU_ROTL_CA_CA1_MASK|macro|CAU_ROTL_CA_CA1_MASK
DECL|CAU_ROTL_CA_CA1_SHIFT|macro|CAU_ROTL_CA_CA1_SHIFT
DECL|CAU_ROTL_CA_CA1|macro|CAU_ROTL_CA_CA1
DECL|CAU_ROTL_CA_CA2_MASK|macro|CAU_ROTL_CA_CA2_MASK
DECL|CAU_ROTL_CA_CA2_SHIFT|macro|CAU_ROTL_CA_CA2_SHIFT
DECL|CAU_ROTL_CA_CA2|macro|CAU_ROTL_CA_CA2
DECL|CAU_ROTL_CA_CA3_MASK|macro|CAU_ROTL_CA_CA3_MASK
DECL|CAU_ROTL_CA_CA3_SHIFT|macro|CAU_ROTL_CA_CA3_SHIFT
DECL|CAU_ROTL_CA_CA3|macro|CAU_ROTL_CA_CA3
DECL|CAU_ROTL_CA_CA4_MASK|macro|CAU_ROTL_CA_CA4_MASK
DECL|CAU_ROTL_CA_CA4_SHIFT|macro|CAU_ROTL_CA_CA4_SHIFT
DECL|CAU_ROTL_CA_CA4|macro|CAU_ROTL_CA_CA4
DECL|CAU_ROTL_CA_CA5_MASK|macro|CAU_ROTL_CA_CA5_MASK
DECL|CAU_ROTL_CA_CA5_SHIFT|macro|CAU_ROTL_CA_CA5_SHIFT
DECL|CAU_ROTL_CA_CA5|macro|CAU_ROTL_CA_CA5
DECL|CAU_ROTL_CA_CA6_MASK|macro|CAU_ROTL_CA_CA6_MASK
DECL|CAU_ROTL_CA_CA6_SHIFT|macro|CAU_ROTL_CA_CA6_SHIFT
DECL|CAU_ROTL_CA_CA6|macro|CAU_ROTL_CA_CA6
DECL|CAU_ROTL_CA_CA7_MASK|macro|CAU_ROTL_CA_CA7_MASK
DECL|CAU_ROTL_CA_CA7_SHIFT|macro|CAU_ROTL_CA_CA7_SHIFT
DECL|CAU_ROTL_CA_CA7|macro|CAU_ROTL_CA_CA7
DECL|CAU_ROTL_CA_CA8_MASK|macro|CAU_ROTL_CA_CA8_MASK
DECL|CAU_ROTL_CA_CA8_SHIFT|macro|CAU_ROTL_CA_CA8_SHIFT
DECL|CAU_ROTL_CA_CA8|macro|CAU_ROTL_CA_CA8
DECL|CAU_ROTL_CA_COUNT|macro|CAU_ROTL_CA_COUNT
DECL|CAU_STR_CAA_ACC_MASK|macro|CAU_STR_CAA_ACC_MASK
DECL|CAU_STR_CAA_ACC_SHIFT|macro|CAU_STR_CAA_ACC_SHIFT
DECL|CAU_STR_CAA_ACC|macro|CAU_STR_CAA_ACC
DECL|CAU_STR_CASR_DPE_MASK|macro|CAU_STR_CASR_DPE_MASK
DECL|CAU_STR_CASR_DPE_SHIFT|macro|CAU_STR_CASR_DPE_SHIFT
DECL|CAU_STR_CASR_DPE|macro|CAU_STR_CASR_DPE
DECL|CAU_STR_CASR_IC_MASK|macro|CAU_STR_CASR_IC_MASK
DECL|CAU_STR_CASR_IC_SHIFT|macro|CAU_STR_CASR_IC_SHIFT
DECL|CAU_STR_CASR_IC|macro|CAU_STR_CASR_IC
DECL|CAU_STR_CASR_VER_MASK|macro|CAU_STR_CASR_VER_MASK
DECL|CAU_STR_CASR_VER_SHIFT|macro|CAU_STR_CASR_VER_SHIFT
DECL|CAU_STR_CASR_VER|macro|CAU_STR_CASR_VER
DECL|CAU_STR_CA_CA0_MASK|macro|CAU_STR_CA_CA0_MASK
DECL|CAU_STR_CA_CA0_SHIFT|macro|CAU_STR_CA_CA0_SHIFT
DECL|CAU_STR_CA_CA0|macro|CAU_STR_CA_CA0
DECL|CAU_STR_CA_CA1_MASK|macro|CAU_STR_CA_CA1_MASK
DECL|CAU_STR_CA_CA1_SHIFT|macro|CAU_STR_CA_CA1_SHIFT
DECL|CAU_STR_CA_CA1|macro|CAU_STR_CA_CA1
DECL|CAU_STR_CA_CA2_MASK|macro|CAU_STR_CA_CA2_MASK
DECL|CAU_STR_CA_CA2_SHIFT|macro|CAU_STR_CA_CA2_SHIFT
DECL|CAU_STR_CA_CA2|macro|CAU_STR_CA_CA2
DECL|CAU_STR_CA_CA3_MASK|macro|CAU_STR_CA_CA3_MASK
DECL|CAU_STR_CA_CA3_SHIFT|macro|CAU_STR_CA_CA3_SHIFT
DECL|CAU_STR_CA_CA3|macro|CAU_STR_CA_CA3
DECL|CAU_STR_CA_CA4_MASK|macro|CAU_STR_CA_CA4_MASK
DECL|CAU_STR_CA_CA4_SHIFT|macro|CAU_STR_CA_CA4_SHIFT
DECL|CAU_STR_CA_CA4|macro|CAU_STR_CA_CA4
DECL|CAU_STR_CA_CA5_MASK|macro|CAU_STR_CA_CA5_MASK
DECL|CAU_STR_CA_CA5_SHIFT|macro|CAU_STR_CA_CA5_SHIFT
DECL|CAU_STR_CA_CA5|macro|CAU_STR_CA_CA5
DECL|CAU_STR_CA_CA6_MASK|macro|CAU_STR_CA_CA6_MASK
DECL|CAU_STR_CA_CA6_SHIFT|macro|CAU_STR_CA_CA6_SHIFT
DECL|CAU_STR_CA_CA6|macro|CAU_STR_CA_CA6
DECL|CAU_STR_CA_CA7_MASK|macro|CAU_STR_CA_CA7_MASK
DECL|CAU_STR_CA_CA7_SHIFT|macro|CAU_STR_CA_CA7_SHIFT
DECL|CAU_STR_CA_CA7|macro|CAU_STR_CA_CA7
DECL|CAU_STR_CA_CA8_MASK|macro|CAU_STR_CA_CA8_MASK
DECL|CAU_STR_CA_CA8_SHIFT|macro|CAU_STR_CA_CA8_SHIFT
DECL|CAU_STR_CA_CA8|macro|CAU_STR_CA_CA8
DECL|CAU_STR_CA_COUNT|macro|CAU_STR_CA_COUNT
DECL|CAU_Type|typedef|} CAU_Type;
DECL|CAU_XOR_CAA_ACC_MASK|macro|CAU_XOR_CAA_ACC_MASK
DECL|CAU_XOR_CAA_ACC_SHIFT|macro|CAU_XOR_CAA_ACC_SHIFT
DECL|CAU_XOR_CAA_ACC|macro|CAU_XOR_CAA_ACC
DECL|CAU_XOR_CASR_DPE_MASK|macro|CAU_XOR_CASR_DPE_MASK
DECL|CAU_XOR_CASR_DPE_SHIFT|macro|CAU_XOR_CASR_DPE_SHIFT
DECL|CAU_XOR_CASR_DPE|macro|CAU_XOR_CASR_DPE
DECL|CAU_XOR_CASR_IC_MASK|macro|CAU_XOR_CASR_IC_MASK
DECL|CAU_XOR_CASR_IC_SHIFT|macro|CAU_XOR_CASR_IC_SHIFT
DECL|CAU_XOR_CASR_IC|macro|CAU_XOR_CASR_IC
DECL|CAU_XOR_CASR_VER_MASK|macro|CAU_XOR_CASR_VER_MASK
DECL|CAU_XOR_CASR_VER_SHIFT|macro|CAU_XOR_CASR_VER_SHIFT
DECL|CAU_XOR_CASR_VER|macro|CAU_XOR_CASR_VER
DECL|CAU_XOR_CA_CA0_MASK|macro|CAU_XOR_CA_CA0_MASK
DECL|CAU_XOR_CA_CA0_SHIFT|macro|CAU_XOR_CA_CA0_SHIFT
DECL|CAU_XOR_CA_CA0|macro|CAU_XOR_CA_CA0
DECL|CAU_XOR_CA_CA1_MASK|macro|CAU_XOR_CA_CA1_MASK
DECL|CAU_XOR_CA_CA1_SHIFT|macro|CAU_XOR_CA_CA1_SHIFT
DECL|CAU_XOR_CA_CA1|macro|CAU_XOR_CA_CA1
DECL|CAU_XOR_CA_CA2_MASK|macro|CAU_XOR_CA_CA2_MASK
DECL|CAU_XOR_CA_CA2_SHIFT|macro|CAU_XOR_CA_CA2_SHIFT
DECL|CAU_XOR_CA_CA2|macro|CAU_XOR_CA_CA2
DECL|CAU_XOR_CA_CA3_MASK|macro|CAU_XOR_CA_CA3_MASK
DECL|CAU_XOR_CA_CA3_SHIFT|macro|CAU_XOR_CA_CA3_SHIFT
DECL|CAU_XOR_CA_CA3|macro|CAU_XOR_CA_CA3
DECL|CAU_XOR_CA_CA4_MASK|macro|CAU_XOR_CA_CA4_MASK
DECL|CAU_XOR_CA_CA4_SHIFT|macro|CAU_XOR_CA_CA4_SHIFT
DECL|CAU_XOR_CA_CA4|macro|CAU_XOR_CA_CA4
DECL|CAU_XOR_CA_CA5_MASK|macro|CAU_XOR_CA_CA5_MASK
DECL|CAU_XOR_CA_CA5_SHIFT|macro|CAU_XOR_CA_CA5_SHIFT
DECL|CAU_XOR_CA_CA5|macro|CAU_XOR_CA_CA5
DECL|CAU_XOR_CA_CA6_MASK|macro|CAU_XOR_CA_CA6_MASK
DECL|CAU_XOR_CA_CA6_SHIFT|macro|CAU_XOR_CA_CA6_SHIFT
DECL|CAU_XOR_CA_CA6|macro|CAU_XOR_CA_CA6
DECL|CAU_XOR_CA_CA7_MASK|macro|CAU_XOR_CA_CA7_MASK
DECL|CAU_XOR_CA_CA7_SHIFT|macro|CAU_XOR_CA_CA7_SHIFT
DECL|CAU_XOR_CA_CA7|macro|CAU_XOR_CA_CA7
DECL|CAU_XOR_CA_CA8_MASK|macro|CAU_XOR_CA_CA8_MASK
DECL|CAU_XOR_CA_CA8_SHIFT|macro|CAU_XOR_CA_CA8_SHIFT
DECL|CAU_XOR_CA_CA8|macro|CAU_XOR_CA_CA8
DECL|CAU_XOR_CA_COUNT|macro|CAU_XOR_CA_COUNT
DECL|CAU|macro|CAU
DECL|CDNE|member|__O uint8_t CDNE; /**< Clear DONE Status Bit Register, offset: 0x1C */
DECL|CEEI|member|__O uint8_t CEEI; /**< Clear Enable Error Interrupt Register, offset: 0x18 */
DECL|CERQ|member|__O uint8_t CERQ; /**< Clear Enable Request Register, offset: 0x1A */
DECL|CERR|member|__O uint8_t CERR; /**< Clear Error Register, offset: 0x1E */
DECL|CESR|member|__IO uint32_t CESR; /**< Control/Error Status Register, offset: 0x0 */
DECL|CFG1|member|__IO uint32_t CFG1; /**< ADC Configuration Register 1, offset: 0x8 */
DECL|CFG2|member|__IO uint32_t CFG2; /**< ADC Configuration Register 2, offset: 0xC */
DECL|CFIFO|member|__IO uint8_t CFIFO; /**< UART FIFO Control Register, offset: 0x11 */
DECL|CGH1|member|__IO uint8_t CGH1; /**< CMT Carrier Generator High Data Register 1, offset: 0x0 */
DECL|CGH2|member|__IO uint8_t CGH2; /**< CMT Carrier Generator High Data Register 2, offset: 0x2 */
DECL|CGL1|member|__IO uint8_t CGL1; /**< CMT Carrier Generator Low Data Register 1, offset: 0x1 */
DECL|CGL2|member|__IO uint8_t CGL2; /**< CMT Carrier Generator Low Data Register 2, offset: 0x3 */
DECL|CHANNEL|member|} CHANNEL[4];
DECL|CHANNEL|member|} CHANNEL[4];
DECL|CHCFG|member|__IO uint8_t CHCFG[16]; /**< Channel Configuration register, array offset: 0x0, array step: 0x1 */
DECL|CH|member|} CH[2];
DECL|CINT|member|__O uint8_t CINT; /**< Clear Interrupt Request Register, offset: 0x1F */
DECL|CITER_ELINKNO|member|__IO uint16_t CITER_ELINKNO; /**< TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled), array offset: 0x1016, array step: 0x20 */
DECL|CITER_ELINKYES|member|__IO uint16_t CITER_ELINKYES; /**< TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled), array offset: 0x1016, array step: 0x20 */
DECL|CLKDIV1|member|__IO uint32_t CLKDIV1; /**< System Clock Divider Register 1, offset: 0x1044 */
DECL|CLKDIV2|member|__IO uint32_t CLKDIV2; /**< System Clock Divider Register 2, offset: 0x1048 */
DECL|CLK_RECOVER_CTRL|member|__IO uint8_t CLK_RECOVER_CTRL; /**< USB Clock recovery control, offset: 0x140 */
DECL|CLK_RECOVER_INT_STATUS|member|__IO uint8_t CLK_RECOVER_INT_STATUS; /**< Clock recovery separated interrupt status, offset: 0x15C */
DECL|CLK_RECOVER_IRC_EN|member|__IO uint8_t CLK_RECOVER_IRC_EN; /**< IRC48M oscillator enable register, offset: 0x144 */
DECL|CLM0|member|__IO uint32_t CLM0; /**< ADC Minus-Side General Calibration Value Register, offset: 0x6C */
DECL|CLM1|member|__IO uint32_t CLM1; /**< ADC Minus-Side General Calibration Value Register, offset: 0x68 */
DECL|CLM2|member|__IO uint32_t CLM2; /**< ADC Minus-Side General Calibration Value Register, offset: 0x64 */
DECL|CLM3|member|__IO uint32_t CLM3; /**< ADC Minus-Side General Calibration Value Register, offset: 0x60 */
DECL|CLM4|member|__IO uint32_t CLM4; /**< ADC Minus-Side General Calibration Value Register, offset: 0x5C */
DECL|CLMD|member|__IO uint32_t CLMD; /**< ADC Minus-Side General Calibration Value Register, offset: 0x54 */
DECL|CLMS|member|__IO uint32_t CLMS; /**< ADC Minus-Side General Calibration Value Register, offset: 0x58 */
DECL|CLOCK|member|__IO uint32_t CLOCK; /**< Clock register, offset: 0x4 */
DECL|CLP0|member|__IO uint32_t CLP0; /**< ADC Plus-Side General Calibration Value Register, offset: 0x4C */
DECL|CLP1|member|__IO uint32_t CLP1; /**< ADC Plus-Side General Calibration Value Register, offset: 0x48 */
DECL|CLP2|member|__IO uint32_t CLP2; /**< ADC Plus-Side General Calibration Value Register, offset: 0x44 */
DECL|CLP3|member|__IO uint32_t CLP3; /**< ADC Plus-Side General Calibration Value Register, offset: 0x40 */
DECL|CLP4|member|__IO uint32_t CLP4; /**< ADC Plus-Side General Calibration Value Register, offset: 0x3C */
DECL|CLPD|member|__IO uint32_t CLPD; /**< ADC Plus-Side General Calibration Value Register, offset: 0x34 */
DECL|CLPS|member|__IO uint32_t CLPS; /**< ADC Plus-Side General Calibration Value Register, offset: 0x38 */
DECL|CMD1|member|__IO uint8_t CMD1; /**< CMT Modulator Data Register Mark High, offset: 0x6 */
DECL|CMD2|member|__IO uint8_t CMD2; /**< CMT Modulator Data Register Mark Low, offset: 0x7 */
DECL|CMD3|member|__IO uint8_t CMD3; /**< CMT Modulator Data Register Space High, offset: 0x8 */
DECL|CMD4|member|__IO uint8_t CMD4; /**< CMT Modulator Data Register Space Low, offset: 0x9 */
DECL|CMDARG|member|__IO uint32_t CMDARG; /**< Command Argument register, offset: 0x8 */
DECL|CMDRSP|member|__I uint32_t CMDRSP[4]; /**< Command Response 0..Command Response 3, array offset: 0x10, array step: 0x4 */
DECL|CMP0_BASE|macro|CMP0_BASE
DECL|CMP0_IRQn|enumerator|CMP0_IRQn = 40, /**< CMP0 interrupt */
DECL|CMP0|macro|CMP0
DECL|CMP1_BASE|macro|CMP1_BASE
DECL|CMP1_IRQn|enumerator|CMP1_IRQn = 41, /**< CMP1 interrupt */
DECL|CMP1|macro|CMP1
DECL|CMP2_BASE|macro|CMP2_BASE
DECL|CMP2_IRQn|enumerator|CMP2_IRQn = 70, /**< CMP2 interrupt */
DECL|CMP2|macro|CMP2
DECL|CMPH|member|__IO uint8_t CMPH; /**< Compare High Register, offset: 0x3 */
DECL|CMPL|member|__IO uint8_t CMPL; /**< Compare Low Register, offset: 0x2 */
DECL|CMP_BASE_ADDRS|macro|CMP_BASE_ADDRS
DECL|CMP_BASE_PTRS|macro|CMP_BASE_PTRS
DECL|CMP_CR0_FILTER_CNT_MASK|macro|CMP_CR0_FILTER_CNT_MASK
DECL|CMP_CR0_FILTER_CNT_SHIFT|macro|CMP_CR0_FILTER_CNT_SHIFT
DECL|CMP_CR0_FILTER_CNT|macro|CMP_CR0_FILTER_CNT
DECL|CMP_CR0_HYSTCTR_MASK|macro|CMP_CR0_HYSTCTR_MASK
DECL|CMP_CR0_HYSTCTR_SHIFT|macro|CMP_CR0_HYSTCTR_SHIFT
DECL|CMP_CR0_HYSTCTR|macro|CMP_CR0_HYSTCTR
DECL|CMP_CR1_COS_MASK|macro|CMP_CR1_COS_MASK
DECL|CMP_CR1_COS_SHIFT|macro|CMP_CR1_COS_SHIFT
DECL|CMP_CR1_COS|macro|CMP_CR1_COS
DECL|CMP_CR1_EN_MASK|macro|CMP_CR1_EN_MASK
DECL|CMP_CR1_EN_SHIFT|macro|CMP_CR1_EN_SHIFT
DECL|CMP_CR1_EN|macro|CMP_CR1_EN
DECL|CMP_CR1_INV_MASK|macro|CMP_CR1_INV_MASK
DECL|CMP_CR1_INV_SHIFT|macro|CMP_CR1_INV_SHIFT
DECL|CMP_CR1_INV|macro|CMP_CR1_INV
DECL|CMP_CR1_OPE_MASK|macro|CMP_CR1_OPE_MASK
DECL|CMP_CR1_OPE_SHIFT|macro|CMP_CR1_OPE_SHIFT
DECL|CMP_CR1_OPE|macro|CMP_CR1_OPE
DECL|CMP_CR1_PMODE_MASK|macro|CMP_CR1_PMODE_MASK
DECL|CMP_CR1_PMODE_SHIFT|macro|CMP_CR1_PMODE_SHIFT
DECL|CMP_CR1_PMODE|macro|CMP_CR1_PMODE
DECL|CMP_CR1_SE_MASK|macro|CMP_CR1_SE_MASK
DECL|CMP_CR1_SE_SHIFT|macro|CMP_CR1_SE_SHIFT
DECL|CMP_CR1_SE|macro|CMP_CR1_SE
DECL|CMP_CR1_WE_MASK|macro|CMP_CR1_WE_MASK
DECL|CMP_CR1_WE_SHIFT|macro|CMP_CR1_WE_SHIFT
DECL|CMP_CR1_WE|macro|CMP_CR1_WE
DECL|CMP_DACCR_DACEN_MASK|macro|CMP_DACCR_DACEN_MASK
DECL|CMP_DACCR_DACEN_SHIFT|macro|CMP_DACCR_DACEN_SHIFT
DECL|CMP_DACCR_DACEN|macro|CMP_DACCR_DACEN
DECL|CMP_DACCR_VOSEL_MASK|macro|CMP_DACCR_VOSEL_MASK
DECL|CMP_DACCR_VOSEL_SHIFT|macro|CMP_DACCR_VOSEL_SHIFT
DECL|CMP_DACCR_VOSEL|macro|CMP_DACCR_VOSEL
DECL|CMP_DACCR_VRSEL_MASK|macro|CMP_DACCR_VRSEL_MASK
DECL|CMP_DACCR_VRSEL_SHIFT|macro|CMP_DACCR_VRSEL_SHIFT
DECL|CMP_DACCR_VRSEL|macro|CMP_DACCR_VRSEL
DECL|CMP_FPR_FILT_PER_MASK|macro|CMP_FPR_FILT_PER_MASK
DECL|CMP_FPR_FILT_PER_SHIFT|macro|CMP_FPR_FILT_PER_SHIFT
DECL|CMP_FPR_FILT_PER|macro|CMP_FPR_FILT_PER
DECL|CMP_IRQS|macro|CMP_IRQS
DECL|CMP_MUXCR_MSEL_MASK|macro|CMP_MUXCR_MSEL_MASK
DECL|CMP_MUXCR_MSEL_SHIFT|macro|CMP_MUXCR_MSEL_SHIFT
DECL|CMP_MUXCR_MSEL|macro|CMP_MUXCR_MSEL
DECL|CMP_MUXCR_PSEL_MASK|macro|CMP_MUXCR_PSEL_MASK
DECL|CMP_MUXCR_PSEL_SHIFT|macro|CMP_MUXCR_PSEL_SHIFT
DECL|CMP_MUXCR_PSEL|macro|CMP_MUXCR_PSEL
DECL|CMP_MUXCR_PSTM_MASK|macro|CMP_MUXCR_PSTM_MASK
DECL|CMP_MUXCR_PSTM_SHIFT|macro|CMP_MUXCR_PSTM_SHIFT
DECL|CMP_MUXCR_PSTM|macro|CMP_MUXCR_PSTM
DECL|CMP_SCR_CFF_MASK|macro|CMP_SCR_CFF_MASK
DECL|CMP_SCR_CFF_SHIFT|macro|CMP_SCR_CFF_SHIFT
DECL|CMP_SCR_CFF|macro|CMP_SCR_CFF
DECL|CMP_SCR_CFR_MASK|macro|CMP_SCR_CFR_MASK
DECL|CMP_SCR_CFR_SHIFT|macro|CMP_SCR_CFR_SHIFT
DECL|CMP_SCR_CFR|macro|CMP_SCR_CFR
DECL|CMP_SCR_COUT_MASK|macro|CMP_SCR_COUT_MASK
DECL|CMP_SCR_COUT_SHIFT|macro|CMP_SCR_COUT_SHIFT
DECL|CMP_SCR_COUT|macro|CMP_SCR_COUT
DECL|CMP_SCR_DMAEN_MASK|macro|CMP_SCR_DMAEN_MASK
DECL|CMP_SCR_DMAEN_SHIFT|macro|CMP_SCR_DMAEN_SHIFT
DECL|CMP_SCR_DMAEN|macro|CMP_SCR_DMAEN
DECL|CMP_SCR_IEF_MASK|macro|CMP_SCR_IEF_MASK
DECL|CMP_SCR_IEF_SHIFT|macro|CMP_SCR_IEF_SHIFT
DECL|CMP_SCR_IEF|macro|CMP_SCR_IEF
DECL|CMP_SCR_IER_MASK|macro|CMP_SCR_IER_MASK
DECL|CMP_SCR_IER_SHIFT|macro|CMP_SCR_IER_SHIFT
DECL|CMP_SCR_IER|macro|CMP_SCR_IER
DECL|CMP_Type|typedef|} CMP_Type;
DECL|CMR|member|__IO uint32_t CMR; /**< Low Power Timer Compare Register, offset: 0x8 */
DECL|CMT_BASE_ADDRS|macro|CMT_BASE_ADDRS
DECL|CMT_BASE_PTRS|macro|CMT_BASE_PTRS
DECL|CMT_BASE|macro|CMT_BASE
DECL|CMT_CGH1_PH_MASK|macro|CMT_CGH1_PH_MASK
DECL|CMT_CGH1_PH_SHIFT|macro|CMT_CGH1_PH_SHIFT
DECL|CMT_CGH1_PH|macro|CMT_CGH1_PH
DECL|CMT_CGH2_SH_MASK|macro|CMT_CGH2_SH_MASK
DECL|CMT_CGH2_SH_SHIFT|macro|CMT_CGH2_SH_SHIFT
DECL|CMT_CGH2_SH|macro|CMT_CGH2_SH
DECL|CMT_CGL1_PL_MASK|macro|CMT_CGL1_PL_MASK
DECL|CMT_CGL1_PL_SHIFT|macro|CMT_CGL1_PL_SHIFT
DECL|CMT_CGL1_PL|macro|CMT_CGL1_PL
DECL|CMT_CGL2_SL_MASK|macro|CMT_CGL2_SL_MASK
DECL|CMT_CGL2_SL_SHIFT|macro|CMT_CGL2_SL_SHIFT
DECL|CMT_CGL2_SL|macro|CMT_CGL2_SL
DECL|CMT_CMD1_MB_MASK|macro|CMT_CMD1_MB_MASK
DECL|CMT_CMD1_MB_SHIFT|macro|CMT_CMD1_MB_SHIFT
DECL|CMT_CMD1_MB|macro|CMT_CMD1_MB
DECL|CMT_CMD2_MB_MASK|macro|CMT_CMD2_MB_MASK
DECL|CMT_CMD2_MB_SHIFT|macro|CMT_CMD2_MB_SHIFT
DECL|CMT_CMD2_MB|macro|CMT_CMD2_MB
DECL|CMT_CMD3_SB_MASK|macro|CMT_CMD3_SB_MASK
DECL|CMT_CMD3_SB_SHIFT|macro|CMT_CMD3_SB_SHIFT
DECL|CMT_CMD3_SB|macro|CMT_CMD3_SB
DECL|CMT_CMD4_SB_MASK|macro|CMT_CMD4_SB_MASK
DECL|CMT_CMD4_SB_SHIFT|macro|CMT_CMD4_SB_SHIFT
DECL|CMT_CMD4_SB|macro|CMT_CMD4_SB
DECL|CMT_DMA_DMA_MASK|macro|CMT_DMA_DMA_MASK
DECL|CMT_DMA_DMA_SHIFT|macro|CMT_DMA_DMA_SHIFT
DECL|CMT_DMA_DMA|macro|CMT_DMA_DMA
DECL|CMT_IRQS|macro|CMT_IRQS
DECL|CMT_IRQn|enumerator|CMT_IRQn = 45, /**< CMT interrupt */
DECL|CMT_MSC_BASE_MASK|macro|CMT_MSC_BASE_MASK
DECL|CMT_MSC_BASE_SHIFT|macro|CMT_MSC_BASE_SHIFT
DECL|CMT_MSC_BASE|macro|CMT_MSC_BASE
DECL|CMT_MSC_CMTDIV_MASK|macro|CMT_MSC_CMTDIV_MASK
DECL|CMT_MSC_CMTDIV_SHIFT|macro|CMT_MSC_CMTDIV_SHIFT
DECL|CMT_MSC_CMTDIV|macro|CMT_MSC_CMTDIV
DECL|CMT_MSC_EOCF_MASK|macro|CMT_MSC_EOCF_MASK
DECL|CMT_MSC_EOCF_SHIFT|macro|CMT_MSC_EOCF_SHIFT
DECL|CMT_MSC_EOCF|macro|CMT_MSC_EOCF
DECL|CMT_MSC_EOCIE_MASK|macro|CMT_MSC_EOCIE_MASK
DECL|CMT_MSC_EOCIE_SHIFT|macro|CMT_MSC_EOCIE_SHIFT
DECL|CMT_MSC_EOCIE|macro|CMT_MSC_EOCIE
DECL|CMT_MSC_EXSPC_MASK|macro|CMT_MSC_EXSPC_MASK
DECL|CMT_MSC_EXSPC_SHIFT|macro|CMT_MSC_EXSPC_SHIFT
DECL|CMT_MSC_EXSPC|macro|CMT_MSC_EXSPC
DECL|CMT_MSC_FSK_MASK|macro|CMT_MSC_FSK_MASK
DECL|CMT_MSC_FSK_SHIFT|macro|CMT_MSC_FSK_SHIFT
DECL|CMT_MSC_FSK|macro|CMT_MSC_FSK
DECL|CMT_MSC_MCGEN_MASK|macro|CMT_MSC_MCGEN_MASK
DECL|CMT_MSC_MCGEN_SHIFT|macro|CMT_MSC_MCGEN_SHIFT
DECL|CMT_MSC_MCGEN|macro|CMT_MSC_MCGEN
DECL|CMT_OC_CMTPOL_MASK|macro|CMT_OC_CMTPOL_MASK
DECL|CMT_OC_CMTPOL_SHIFT|macro|CMT_OC_CMTPOL_SHIFT
DECL|CMT_OC_CMTPOL|macro|CMT_OC_CMTPOL
DECL|CMT_OC_IROL_MASK|macro|CMT_OC_IROL_MASK
DECL|CMT_OC_IROL_SHIFT|macro|CMT_OC_IROL_SHIFT
DECL|CMT_OC_IROL|macro|CMT_OC_IROL
DECL|CMT_OC_IROPEN_MASK|macro|CMT_OC_IROPEN_MASK
DECL|CMT_OC_IROPEN_SHIFT|macro|CMT_OC_IROPEN_SHIFT
DECL|CMT_OC_IROPEN|macro|CMT_OC_IROPEN
DECL|CMT_PPS_PPSDIV_MASK|macro|CMT_PPS_PPSDIV_MASK
DECL|CMT_PPS_PPSDIV_SHIFT|macro|CMT_PPS_PPSDIV_SHIFT
DECL|CMT_PPS_PPSDIV|macro|CMT_PPS_PPSDIV
DECL|CMT_Type|typedef|} CMT_Type;
DECL|CMT|macro|CMT
DECL|CNR|member|__IO uint32_t CNR; /**< Low Power Timer Counter Register, offset: 0xC */
DECL|CNTIN|member|__IO uint32_t CNTIN; /**< Counter Initial Value, offset: 0x4C */
DECL|CNT|member|__I uint32_t CNT; /**< Counter register, offset: 0x8 */
DECL|CNT|member|__IO uint32_t CNT; /**< Counter, offset: 0x4 */
DECL|COMBINE|member|__IO uint32_t COMBINE; /**< Function For Linked Channels, offset: 0x64 */
DECL|CONF|member|__IO uint32_t CONF; /**< Configuration, offset: 0x84 */
DECL|CONTROLS|member|} CONTROLS[8];
DECL|CONTROL|member|__IO uint32_t CONTROL; /**< Control register, offset: 0x0 */
DECL|CONTROL|member|__IO uint8_t CONTROL; /**< USB OTG Control register, offset: 0x108 */
DECL|CR0|member|__IO uint8_t CR0; /**< CMP Control Register 0, offset: 0x0 */
DECL|CR1|member|__IO uint8_t CR1; /**< CMP Control Register 1, offset: 0x1 */
DECL|CRC0|macro|CRC0
DECL|CRCR|member|__I uint32_t CRCR; /**< CRC Register, offset: 0x44 */
DECL|CRC_BASE_ADDRS|macro|CRC_BASE_ADDRS
DECL|CRC_BASE_PTRS|macro|CRC_BASE_PTRS
DECL|CRC_BASE|macro|CRC_BASE
DECL|CRC_CTRLHU_FXOR_MASK|macro|CRC_CTRLHU_FXOR_MASK
DECL|CRC_CTRLHU_FXOR_SHIFT|macro|CRC_CTRLHU_FXOR_SHIFT
DECL|CRC_CTRLHU_FXOR|macro|CRC_CTRLHU_FXOR
DECL|CRC_CTRLHU_TCRC_MASK|macro|CRC_CTRLHU_TCRC_MASK
DECL|CRC_CTRLHU_TCRC_SHIFT|macro|CRC_CTRLHU_TCRC_SHIFT
DECL|CRC_CTRLHU_TCRC|macro|CRC_CTRLHU_TCRC
DECL|CRC_CTRLHU_TOTR_MASK|macro|CRC_CTRLHU_TOTR_MASK
DECL|CRC_CTRLHU_TOTR_SHIFT|macro|CRC_CTRLHU_TOTR_SHIFT
DECL|CRC_CTRLHU_TOTR|macro|CRC_CTRLHU_TOTR
DECL|CRC_CTRLHU_TOT_MASK|macro|CRC_CTRLHU_TOT_MASK
DECL|CRC_CTRLHU_TOT_SHIFT|macro|CRC_CTRLHU_TOT_SHIFT
DECL|CRC_CTRLHU_TOT|macro|CRC_CTRLHU_TOT
DECL|CRC_CTRLHU_WAS_MASK|macro|CRC_CTRLHU_WAS_MASK
DECL|CRC_CTRLHU_WAS_SHIFT|macro|CRC_CTRLHU_WAS_SHIFT
DECL|CRC_CTRLHU_WAS|macro|CRC_CTRLHU_WAS
DECL|CRC_CTRL_FXOR_MASK|macro|CRC_CTRL_FXOR_MASK
DECL|CRC_CTRL_FXOR_SHIFT|macro|CRC_CTRL_FXOR_SHIFT
DECL|CRC_CTRL_FXOR|macro|CRC_CTRL_FXOR
DECL|CRC_CTRL_TCRC_MASK|macro|CRC_CTRL_TCRC_MASK
DECL|CRC_CTRL_TCRC_SHIFT|macro|CRC_CTRL_TCRC_SHIFT
DECL|CRC_CTRL_TCRC|macro|CRC_CTRL_TCRC
DECL|CRC_CTRL_TOTR_MASK|macro|CRC_CTRL_TOTR_MASK
DECL|CRC_CTRL_TOTR_SHIFT|macro|CRC_CTRL_TOTR_SHIFT
DECL|CRC_CTRL_TOTR|macro|CRC_CTRL_TOTR
DECL|CRC_CTRL_TOT_MASK|macro|CRC_CTRL_TOT_MASK
DECL|CRC_CTRL_TOT_SHIFT|macro|CRC_CTRL_TOT_SHIFT
DECL|CRC_CTRL_TOT|macro|CRC_CTRL_TOT
DECL|CRC_CTRL_WAS_MASK|macro|CRC_CTRL_WAS_MASK
DECL|CRC_CTRL_WAS_SHIFT|macro|CRC_CTRL_WAS_SHIFT
DECL|CRC_CTRL_WAS|macro|CRC_CTRL_WAS
DECL|CRC_DATAHL_DATAHL_MASK|macro|CRC_DATAHL_DATAHL_MASK
DECL|CRC_DATAHL_DATAHL_SHIFT|macro|CRC_DATAHL_DATAHL_SHIFT
DECL|CRC_DATAHL_DATAHL|macro|CRC_DATAHL_DATAHL
DECL|CRC_DATAHU_DATAHU_MASK|macro|CRC_DATAHU_DATAHU_MASK
DECL|CRC_DATAHU_DATAHU_SHIFT|macro|CRC_DATAHU_DATAHU_SHIFT
DECL|CRC_DATAHU_DATAHU|macro|CRC_DATAHU_DATAHU
DECL|CRC_DATAH_DATAH_MASK|macro|CRC_DATAH_DATAH_MASK
DECL|CRC_DATAH_DATAH_SHIFT|macro|CRC_DATAH_DATAH_SHIFT
DECL|CRC_DATAH_DATAH|macro|CRC_DATAH_DATAH
DECL|CRC_DATALL_DATALL_MASK|macro|CRC_DATALL_DATALL_MASK
DECL|CRC_DATALL_DATALL_SHIFT|macro|CRC_DATALL_DATALL_SHIFT
DECL|CRC_DATALL_DATALL|macro|CRC_DATALL_DATALL
DECL|CRC_DATALU_DATALU_MASK|macro|CRC_DATALU_DATALU_MASK
DECL|CRC_DATALU_DATALU_SHIFT|macro|CRC_DATALU_DATALU_SHIFT
DECL|CRC_DATALU_DATALU|macro|CRC_DATALU_DATALU
DECL|CRC_DATAL_DATAL_MASK|macro|CRC_DATAL_DATAL_MASK
DECL|CRC_DATAL_DATAL_SHIFT|macro|CRC_DATAL_DATAL_SHIFT
DECL|CRC_DATAL_DATAL|macro|CRC_DATAL_DATAL
DECL|CRC_DATA_HL_MASK|macro|CRC_DATA_HL_MASK
DECL|CRC_DATA_HL_SHIFT|macro|CRC_DATA_HL_SHIFT
DECL|CRC_DATA_HL|macro|CRC_DATA_HL
DECL|CRC_DATA_HU_MASK|macro|CRC_DATA_HU_MASK
DECL|CRC_DATA_HU_SHIFT|macro|CRC_DATA_HU_SHIFT
DECL|CRC_DATA_HU|macro|CRC_DATA_HU
DECL|CRC_DATA_LL_MASK|macro|CRC_DATA_LL_MASK
DECL|CRC_DATA_LL_SHIFT|macro|CRC_DATA_LL_SHIFT
DECL|CRC_DATA_LL|macro|CRC_DATA_LL
DECL|CRC_DATA_LU_MASK|macro|CRC_DATA_LU_MASK
DECL|CRC_DATA_LU_SHIFT|macro|CRC_DATA_LU_SHIFT
DECL|CRC_DATA_LU|macro|CRC_DATA_LU
DECL|CRC_GPOLYHL_GPOLYHL_MASK|macro|CRC_GPOLYHL_GPOLYHL_MASK
DECL|CRC_GPOLYHL_GPOLYHL_SHIFT|macro|CRC_GPOLYHL_GPOLYHL_SHIFT
DECL|CRC_GPOLYHL_GPOLYHL|macro|CRC_GPOLYHL_GPOLYHL
DECL|CRC_GPOLYHU_GPOLYHU_MASK|macro|CRC_GPOLYHU_GPOLYHU_MASK
DECL|CRC_GPOLYHU_GPOLYHU_SHIFT|macro|CRC_GPOLYHU_GPOLYHU_SHIFT
DECL|CRC_GPOLYHU_GPOLYHU|macro|CRC_GPOLYHU_GPOLYHU
DECL|CRC_GPOLYH_GPOLYH_MASK|macro|CRC_GPOLYH_GPOLYH_MASK
DECL|CRC_GPOLYH_GPOLYH_SHIFT|macro|CRC_GPOLYH_GPOLYH_SHIFT
DECL|CRC_GPOLYH_GPOLYH|macro|CRC_GPOLYH_GPOLYH
DECL|CRC_GPOLYLL_GPOLYLL_MASK|macro|CRC_GPOLYLL_GPOLYLL_MASK
DECL|CRC_GPOLYLL_GPOLYLL_SHIFT|macro|CRC_GPOLYLL_GPOLYLL_SHIFT
DECL|CRC_GPOLYLL_GPOLYLL|macro|CRC_GPOLYLL_GPOLYLL
DECL|CRC_GPOLYLU_GPOLYLU_MASK|macro|CRC_GPOLYLU_GPOLYLU_MASK
DECL|CRC_GPOLYLU_GPOLYLU_SHIFT|macro|CRC_GPOLYLU_GPOLYLU_SHIFT
DECL|CRC_GPOLYLU_GPOLYLU|macro|CRC_GPOLYLU_GPOLYLU
DECL|CRC_GPOLYL_GPOLYL_MASK|macro|CRC_GPOLYL_GPOLYL_MASK
DECL|CRC_GPOLYL_GPOLYL_SHIFT|macro|CRC_GPOLYL_GPOLYL_SHIFT
DECL|CRC_GPOLYL_GPOLYL|macro|CRC_GPOLYL_GPOLYL
DECL|CRC_GPOLY_HIGH_MASK|macro|CRC_GPOLY_HIGH_MASK
DECL|CRC_GPOLY_HIGH_SHIFT|macro|CRC_GPOLY_HIGH_SHIFT
DECL|CRC_GPOLY_HIGH|macro|CRC_GPOLY_HIGH
DECL|CRC_GPOLY_LOW_MASK|macro|CRC_GPOLY_LOW_MASK
DECL|CRC_GPOLY_LOW_SHIFT|macro|CRC_GPOLY_LOW_SHIFT
DECL|CRC_GPOLY_LOW|macro|CRC_GPOLY_LOW
DECL|CRC_Type|typedef|} CRC_Type;
DECL|CRS|member|__IO uint32_t CRS; /**< Control Register, array offset: 0x10, array step: 0x100 */
DECL|CR|member|__IO uint32_t CR; /**< Control Register, offset: 0x0 */
DECL|CR|member|__IO uint32_t CR; /**< Control Register, offset: 0xC */
DECL|CR|member|__IO uint32_t CR; /**< RNGA Control Register, offset: 0x0 */
DECL|CR|member|__IO uint32_t CR; /**< RTC Control Register, offset: 0x10 */
DECL|CR|member|__IO uint8_t CR; /**< OSC Control Register, offset: 0x0 */
DECL|CSAR|member|__IO uint32_t CSAR; /**< Chip Select Address Register, array offset: 0x0, array step: 0xC */
DECL|CSCR|member|__IO uint32_t CSCR; /**< Chip Select Control Register, array offset: 0x8, array step: 0xC */
DECL|CSMR|member|__IO uint32_t CSMR; /**< Chip Select Mask Register, array offset: 0x4, array step: 0xC */
DECL|CSPMCR|member|__IO uint32_t CSPMCR; /**< Chip Select port Multiplexing Control Register, offset: 0x60 */
DECL|CSR|member|__IO uint16_t CSR; /**< TCD Control and Status, array offset: 0x101C, array step: 0x20 */
DECL|CSR|member|__IO uint32_t CSR; /**< Low Power Timer Control Status Register, offset: 0x0 */
DECL|CS|member|__IO uint32_t CS; /**< Message Buffer 0 CS Register..Message Buffer 15 CS Register, array offset: 0x80, array step: 0x10 */
DECL|CS|member|} CS[6];
DECL|CTAR_SLAVE|member|__IO uint32_t CTAR_SLAVE[1]; /**< Clock and Transfer Attributes Register (In Slave Mode), array offset: 0xC, array step: 0x4 */
DECL|CTAR|member|__IO uint32_t CTAR[2]; /**< Clock and Transfer Attributes Register (In Master Mode), array offset: 0xC, array step: 0x4 */
DECL|CTL|member|__IO uint8_t CTL; /**< Control register, offset: 0x94 */
DECL|CTRL1|member|__IO uint32_t CTRL1; /**< Control 1 register, offset: 0x4 */
DECL|CTRL2|member|__IO uint32_t CTRL2; /**< Control 2 register, offset: 0x34 */
DECL|CTRLHU|member|__IO uint8_t CTRLHU; /**< CRC_CTRLHU register., offset: 0xB */
DECL|CTRL_ACCESS8BIT|member|} CTRL_ACCESS8BIT;
DECL|CTRL|member|__IO uint32_t CTRL; /**< CRC Control register, offset: 0x8 */
DECL|CTRL|member|__IO uint8_t CTRL; /**< Control Register, offset: 0x0 */
DECL|CV1|member|__IO uint32_t CV1; /**< Compare Value Registers, offset: 0x18 */
DECL|CV2|member|__IO uint32_t CV2; /**< Compare Value Registers, offset: 0x1C */
DECL|CVAL|member|__I uint32_t CVAL; /**< Current Timer Value Register, array offset: 0x104, array step: 0x10 */
DECL|CnSC|member|__IO uint32_t CnSC; /**< Channel (n) Status And Control, array offset: 0xC, array step: 0x8 */
DECL|CnV|member|__IO uint32_t CnV; /**< Channel (n) Value, array offset: 0x10, array step: 0x8 */
DECL|DAC0_BASE|macro|DAC0_BASE
DECL|DAC0_IRQn|enumerator|DAC0_IRQn = 56, /**< DAC0 interrupt */
DECL|DAC0|macro|DAC0
DECL|DAC1_BASE|macro|DAC1_BASE
DECL|DAC1_IRQn|enumerator|DAC1_IRQn = 72, /**< DAC1 interrupt */
DECL|DAC1|macro|DAC1
DECL|DACCR|member|__IO uint8_t DACCR; /**< DAC Control Register, offset: 0x4 */
DECL|DAC_BASE_ADDRS|macro|DAC_BASE_ADDRS
DECL|DAC_BASE_PTRS|macro|DAC_BASE_PTRS
DECL|DAC_C0_DACBBIEN_MASK|macro|DAC_C0_DACBBIEN_MASK
DECL|DAC_C0_DACBBIEN_SHIFT|macro|DAC_C0_DACBBIEN_SHIFT
DECL|DAC_C0_DACBBIEN|macro|DAC_C0_DACBBIEN
DECL|DAC_C0_DACBTIEN_MASK|macro|DAC_C0_DACBTIEN_MASK
DECL|DAC_C0_DACBTIEN_SHIFT|macro|DAC_C0_DACBTIEN_SHIFT
DECL|DAC_C0_DACBTIEN|macro|DAC_C0_DACBTIEN
DECL|DAC_C0_DACBWIEN_MASK|macro|DAC_C0_DACBWIEN_MASK
DECL|DAC_C0_DACBWIEN_SHIFT|macro|DAC_C0_DACBWIEN_SHIFT
DECL|DAC_C0_DACBWIEN|macro|DAC_C0_DACBWIEN
DECL|DAC_C0_DACEN_MASK|macro|DAC_C0_DACEN_MASK
DECL|DAC_C0_DACEN_SHIFT|macro|DAC_C0_DACEN_SHIFT
DECL|DAC_C0_DACEN|macro|DAC_C0_DACEN
DECL|DAC_C0_DACRFS_MASK|macro|DAC_C0_DACRFS_MASK
DECL|DAC_C0_DACRFS_SHIFT|macro|DAC_C0_DACRFS_SHIFT
DECL|DAC_C0_DACRFS|macro|DAC_C0_DACRFS
DECL|DAC_C0_DACSWTRG_MASK|macro|DAC_C0_DACSWTRG_MASK
DECL|DAC_C0_DACSWTRG_SHIFT|macro|DAC_C0_DACSWTRG_SHIFT
DECL|DAC_C0_DACSWTRG|macro|DAC_C0_DACSWTRG
DECL|DAC_C0_DACTRGSEL_MASK|macro|DAC_C0_DACTRGSEL_MASK
DECL|DAC_C0_DACTRGSEL_SHIFT|macro|DAC_C0_DACTRGSEL_SHIFT
DECL|DAC_C0_DACTRGSEL|macro|DAC_C0_DACTRGSEL
DECL|DAC_C0_LPEN_MASK|macro|DAC_C0_LPEN_MASK
DECL|DAC_C0_LPEN_SHIFT|macro|DAC_C0_LPEN_SHIFT
DECL|DAC_C0_LPEN|macro|DAC_C0_LPEN
DECL|DAC_C1_DACBFEN_MASK|macro|DAC_C1_DACBFEN_MASK
DECL|DAC_C1_DACBFEN_SHIFT|macro|DAC_C1_DACBFEN_SHIFT
DECL|DAC_C1_DACBFEN|macro|DAC_C1_DACBFEN
DECL|DAC_C1_DACBFMD_MASK|macro|DAC_C1_DACBFMD_MASK
DECL|DAC_C1_DACBFMD_SHIFT|macro|DAC_C1_DACBFMD_SHIFT
DECL|DAC_C1_DACBFMD|macro|DAC_C1_DACBFMD
DECL|DAC_C1_DACBFWM_MASK|macro|DAC_C1_DACBFWM_MASK
DECL|DAC_C1_DACBFWM_SHIFT|macro|DAC_C1_DACBFWM_SHIFT
DECL|DAC_C1_DACBFWM|macro|DAC_C1_DACBFWM
DECL|DAC_C1_DMAEN_MASK|macro|DAC_C1_DMAEN_MASK
DECL|DAC_C1_DMAEN_SHIFT|macro|DAC_C1_DMAEN_SHIFT
DECL|DAC_C1_DMAEN|macro|DAC_C1_DMAEN
DECL|DAC_C2_DACBFRP_MASK|macro|DAC_C2_DACBFRP_MASK
DECL|DAC_C2_DACBFRP_SHIFT|macro|DAC_C2_DACBFRP_SHIFT
DECL|DAC_C2_DACBFRP|macro|DAC_C2_DACBFRP
DECL|DAC_C2_DACBFUP_MASK|macro|DAC_C2_DACBFUP_MASK
DECL|DAC_C2_DACBFUP_SHIFT|macro|DAC_C2_DACBFUP_SHIFT
DECL|DAC_C2_DACBFUP|macro|DAC_C2_DACBFUP
DECL|DAC_DATH_COUNT|macro|DAC_DATH_COUNT
DECL|DAC_DATH_DATA1_MASK|macro|DAC_DATH_DATA1_MASK
DECL|DAC_DATH_DATA1_SHIFT|macro|DAC_DATH_DATA1_SHIFT
DECL|DAC_DATH_DATA1|macro|DAC_DATH_DATA1
DECL|DAC_DATL_COUNT|macro|DAC_DATL_COUNT
DECL|DAC_DATL_DATA0_MASK|macro|DAC_DATL_DATA0_MASK
DECL|DAC_DATL_DATA0_SHIFT|macro|DAC_DATL_DATA0_SHIFT
DECL|DAC_DATL_DATA0|macro|DAC_DATL_DATA0
DECL|DAC_IRQS|macro|DAC_IRQS
DECL|DAC_SR_DACBFRPBF_MASK|macro|DAC_SR_DACBFRPBF_MASK
DECL|DAC_SR_DACBFRPBF_SHIFT|macro|DAC_SR_DACBFRPBF_SHIFT
DECL|DAC_SR_DACBFRPBF|macro|DAC_SR_DACBFRPBF
DECL|DAC_SR_DACBFRPTF_MASK|macro|DAC_SR_DACBFRPTF_MASK
DECL|DAC_SR_DACBFRPTF_SHIFT|macro|DAC_SR_DACBFRPTF_SHIFT
DECL|DAC_SR_DACBFRPTF|macro|DAC_SR_DACBFRPTF
DECL|DAC_SR_DACBFWMF_MASK|macro|DAC_SR_DACBFWMF_MASK
DECL|DAC_SR_DACBFWMF_SHIFT|macro|DAC_SR_DACBFWMF_SHIFT
DECL|DAC_SR_DACBFWMF|macro|DAC_SR_DACBFWMF
DECL|DAC_Type|typedef|} DAC_Type;
DECL|DAC|member|} DAC[2];
DECL|DADDR|member|__IO uint32_t DADDR; /**< TCD Destination Address, array offset: 0x1010, array step: 0x20 */
DECL|DATAHL|member|__IO uint8_t DATAHL; /**< CRC_DATAHL register., offset: 0x2 */
DECL|DATAHU|member|__IO uint8_t DATAHU; /**< CRC_DATAHU register., offset: 0x3 */
DECL|DATAH|member|__IO uint16_t DATAH; /**< CRC_DATAH register., offset: 0x2 */
DECL|DATALL|member|__IO uint8_t DATALL; /**< CRC_DATALL register., offset: 0x0 */
DECL|DATALU|member|__IO uint8_t DATALU; /**< CRC_DATALU register., offset: 0x1 */
DECL|DATAL|member|__IO uint16_t DATAL; /**< CRC_DATAL register., offset: 0x0 */
DECL|DATA_L|member|__IO uint32_t DATA_L; /**< Cache Data Storage (lower word), array offset: 0x204, array step: index*0x20, index2*0x8 */
DECL|DATA_U|member|__IO uint32_t DATA_U; /**< Cache Data Storage (upper word), array offset: 0x200, array step: index*0x20, index2*0x8 */
DECL|DATA|member|__IO uint32_t DATA; /**< CRC Data register, offset: 0x0 */
DECL|DATH|member|__IO uint8_t DATH; /**< DAC Data High Register, array offset: 0x1, array step: 0x2 */
DECL|DATL|member|__IO uint8_t DATL; /**< DAC Data Low Register, array offset: 0x0, array step: 0x2 */
DECL|DATPORT|member|__IO uint32_t DATPORT; /**< Buffer Data Port register, offset: 0x20 */
DECL|DAT|member|} DAT[16];
DECL|DCHPRI0|member|__IO uint8_t DCHPRI0; /**< Channel n Priority Register, offset: 0x103 */
DECL|DCHPRI10|member|__IO uint8_t DCHPRI10; /**< Channel n Priority Register, offset: 0x109 */
DECL|DCHPRI11|member|__IO uint8_t DCHPRI11; /**< Channel n Priority Register, offset: 0x108 */
DECL|DCHPRI12|member|__IO uint8_t DCHPRI12; /**< Channel n Priority Register, offset: 0x10F */
DECL|DCHPRI13|member|__IO uint8_t DCHPRI13; /**< Channel n Priority Register, offset: 0x10E */
DECL|DCHPRI14|member|__IO uint8_t DCHPRI14; /**< Channel n Priority Register, offset: 0x10D */
DECL|DCHPRI15|member|__IO uint8_t DCHPRI15; /**< Channel n Priority Register, offset: 0x10C */
DECL|DCHPRI1|member|__IO uint8_t DCHPRI1; /**< Channel n Priority Register, offset: 0x102 */
DECL|DCHPRI2|member|__IO uint8_t DCHPRI2; /**< Channel n Priority Register, offset: 0x101 */
DECL|DCHPRI3|member|__IO uint8_t DCHPRI3; /**< Channel n Priority Register, offset: 0x100 */
DECL|DCHPRI4|member|__IO uint8_t DCHPRI4; /**< Channel n Priority Register, offset: 0x107 */
DECL|DCHPRI5|member|__IO uint8_t DCHPRI5; /**< Channel n Priority Register, offset: 0x106 */
DECL|DCHPRI6|member|__IO uint8_t DCHPRI6; /**< Channel n Priority Register, offset: 0x105 */
DECL|DCHPRI7|member|__IO uint8_t DCHPRI7; /**< Channel n Priority Register, offset: 0x104 */
DECL|DCHPRI8|member|__IO uint8_t DCHPRI8; /**< Channel n Priority Register, offset: 0x10B */
DECL|DCHPRI9|member|__IO uint8_t DCHPRI9; /**< Channel n Priority Register, offset: 0x10A */
DECL|DEADTIME|member|__IO uint32_t DEADTIME; /**< Deadtime Insertion Control, offset: 0x68 */
DECL|DFCR|member|__IO uint32_t DFCR; /**< Digital Filter Clock Register, offset: 0xC4 */
DECL|DFER|member|__IO uint32_t DFER; /**< Digital Filter Enable Register, offset: 0xC0 */
DECL|DFWR|member|__IO uint32_t DFWR; /**< Digital Filter Width Register, offset: 0xC8 */
DECL|DIRECT|member|__O uint32_t DIRECT[16]; /**< Direct access register 0..Direct access register 15, array offset: 0x0, array step: 0x4 */
DECL|DLAST_SGA|member|__IO uint32_t DLAST_SGA; /**< TCD Last Destination Address Adjustment/Scatter Gather Address, array offset: 0x1018, array step: 0x20 */
DECL|DLY|member|__IO uint32_t DLY[2]; /**< Channel n Delay 0 register..Channel n Delay 1 register, array offset: 0x18, array step: index*0x28, index2*0x4 */
DECL|DMA0_IRQn|enumerator|DMA0_IRQn = 0, /**< DMA Channel 0 Transfer Complete */
DECL|DMA0|macro|DMA0
DECL|DMA10_IRQn|enumerator|DMA10_IRQn = 10, /**< DMA Channel 10 Transfer Complete */
DECL|DMA11_IRQn|enumerator|DMA11_IRQn = 11, /**< DMA Channel 11 Transfer Complete */
DECL|DMA12_IRQn|enumerator|DMA12_IRQn = 12, /**< DMA Channel 12 Transfer Complete */
DECL|DMA13_IRQn|enumerator|DMA13_IRQn = 13, /**< DMA Channel 13 Transfer Complete */
DECL|DMA14_IRQn|enumerator|DMA14_IRQn = 14, /**< DMA Channel 14 Transfer Complete */
DECL|DMA15_IRQn|enumerator|DMA15_IRQn = 15, /**< DMA Channel 15 Transfer Complete */
DECL|DMA1_IRQn|enumerator|DMA1_IRQn = 1, /**< DMA Channel 1 Transfer Complete */
DECL|DMA2_IRQn|enumerator|DMA2_IRQn = 2, /**< DMA Channel 2 Transfer Complete */
DECL|DMA3_IRQn|enumerator|DMA3_IRQn = 3, /**< DMA Channel 3 Transfer Complete */
DECL|DMA4_IRQn|enumerator|DMA4_IRQn = 4, /**< DMA Channel 4 Transfer Complete */
DECL|DMA5_IRQn|enumerator|DMA5_IRQn = 5, /**< DMA Channel 5 Transfer Complete */
DECL|DMA6_IRQn|enumerator|DMA6_IRQn = 6, /**< DMA Channel 6 Transfer Complete */
DECL|DMA7_IRQn|enumerator|DMA7_IRQn = 7, /**< DMA Channel 7 Transfer Complete */
DECL|DMA8_IRQn|enumerator|DMA8_IRQn = 8, /**< DMA Channel 8 Transfer Complete */
DECL|DMA9_IRQn|enumerator|DMA9_IRQn = 9, /**< DMA Channel 9 Transfer Complete */
DECL|DMAMUX0|macro|DMAMUX0
DECL|DMAMUX_BASE_ADDRS|macro|DMAMUX_BASE_ADDRS
DECL|DMAMUX_BASE_PTRS|macro|DMAMUX_BASE_PTRS
DECL|DMAMUX_BASE|macro|DMAMUX_BASE
DECL|DMAMUX_CHCFG_COUNT|macro|DMAMUX_CHCFG_COUNT
DECL|DMAMUX_CHCFG_ENBL_MASK|macro|DMAMUX_CHCFG_ENBL_MASK
DECL|DMAMUX_CHCFG_ENBL_SHIFT|macro|DMAMUX_CHCFG_ENBL_SHIFT
DECL|DMAMUX_CHCFG_ENBL|macro|DMAMUX_CHCFG_ENBL
DECL|DMAMUX_CHCFG_SOURCE_MASK|macro|DMAMUX_CHCFG_SOURCE_MASK
DECL|DMAMUX_CHCFG_SOURCE_SHIFT|macro|DMAMUX_CHCFG_SOURCE_SHIFT
DECL|DMAMUX_CHCFG_SOURCE|macro|DMAMUX_CHCFG_SOURCE
DECL|DMAMUX_CHCFG_TRIG_MASK|macro|DMAMUX_CHCFG_TRIG_MASK
DECL|DMAMUX_CHCFG_TRIG_SHIFT|macro|DMAMUX_CHCFG_TRIG_SHIFT
DECL|DMAMUX_CHCFG_TRIG|macro|DMAMUX_CHCFG_TRIG
DECL|DMAMUX_Type|typedef|} DMAMUX_Type;
DECL|DMAMUX|macro|DMAMUX
DECL|DMA_ATTR_COUNT|macro|DMA_ATTR_COUNT
DECL|DMA_ATTR_DMOD_MASK|macro|DMA_ATTR_DMOD_MASK
DECL|DMA_ATTR_DMOD_SHIFT|macro|DMA_ATTR_DMOD_SHIFT
DECL|DMA_ATTR_DMOD|macro|DMA_ATTR_DMOD
DECL|DMA_ATTR_DSIZE_MASK|macro|DMA_ATTR_DSIZE_MASK
DECL|DMA_ATTR_DSIZE_SHIFT|macro|DMA_ATTR_DSIZE_SHIFT
DECL|DMA_ATTR_DSIZE|macro|DMA_ATTR_DSIZE
DECL|DMA_ATTR_SMOD_MASK|macro|DMA_ATTR_SMOD_MASK
DECL|DMA_ATTR_SMOD_SHIFT|macro|DMA_ATTR_SMOD_SHIFT
DECL|DMA_ATTR_SMOD|macro|DMA_ATTR_SMOD
DECL|DMA_ATTR_SSIZE_MASK|macro|DMA_ATTR_SSIZE_MASK
DECL|DMA_ATTR_SSIZE_SHIFT|macro|DMA_ATTR_SSIZE_SHIFT
DECL|DMA_ATTR_SSIZE|macro|DMA_ATTR_SSIZE
DECL|DMA_BASE_ADDRS|macro|DMA_BASE_ADDRS
DECL|DMA_BASE_PTRS|macro|DMA_BASE_PTRS
DECL|DMA_BASE|macro|DMA_BASE
DECL|DMA_BITER_ELINKNO_BITER_MASK|macro|DMA_BITER_ELINKNO_BITER_MASK
DECL|DMA_BITER_ELINKNO_BITER_SHIFT|macro|DMA_BITER_ELINKNO_BITER_SHIFT
DECL|DMA_BITER_ELINKNO_BITER|macro|DMA_BITER_ELINKNO_BITER
DECL|DMA_BITER_ELINKNO_COUNT|macro|DMA_BITER_ELINKNO_COUNT
DECL|DMA_BITER_ELINKNO_ELINK_MASK|macro|DMA_BITER_ELINKNO_ELINK_MASK
DECL|DMA_BITER_ELINKNO_ELINK_SHIFT|macro|DMA_BITER_ELINKNO_ELINK_SHIFT
DECL|DMA_BITER_ELINKNO_ELINK|macro|DMA_BITER_ELINKNO_ELINK
DECL|DMA_BITER_ELINKYES_BITER_MASK|macro|DMA_BITER_ELINKYES_BITER_MASK
DECL|DMA_BITER_ELINKYES_BITER_SHIFT|macro|DMA_BITER_ELINKYES_BITER_SHIFT
DECL|DMA_BITER_ELINKYES_BITER|macro|DMA_BITER_ELINKYES_BITER
DECL|DMA_BITER_ELINKYES_COUNT|macro|DMA_BITER_ELINKYES_COUNT
DECL|DMA_BITER_ELINKYES_ELINK_MASK|macro|DMA_BITER_ELINKYES_ELINK_MASK
DECL|DMA_BITER_ELINKYES_ELINK_SHIFT|macro|DMA_BITER_ELINKYES_ELINK_SHIFT
DECL|DMA_BITER_ELINKYES_ELINK|macro|DMA_BITER_ELINKYES_ELINK
DECL|DMA_BITER_ELINKYES_LINKCH_MASK|macro|DMA_BITER_ELINKYES_LINKCH_MASK
DECL|DMA_BITER_ELINKYES_LINKCH_SHIFT|macro|DMA_BITER_ELINKYES_LINKCH_SHIFT
DECL|DMA_BITER_ELINKYES_LINKCH|macro|DMA_BITER_ELINKYES_LINKCH
DECL|DMA_CDNE_CADN_MASK|macro|DMA_CDNE_CADN_MASK
DECL|DMA_CDNE_CADN_SHIFT|macro|DMA_CDNE_CADN_SHIFT
DECL|DMA_CDNE_CADN|macro|DMA_CDNE_CADN
DECL|DMA_CDNE_CDNE_MASK|macro|DMA_CDNE_CDNE_MASK
DECL|DMA_CDNE_CDNE_SHIFT|macro|DMA_CDNE_CDNE_SHIFT
DECL|DMA_CDNE_CDNE|macro|DMA_CDNE_CDNE
DECL|DMA_CDNE_NOP_MASK|macro|DMA_CDNE_NOP_MASK
DECL|DMA_CDNE_NOP_SHIFT|macro|DMA_CDNE_NOP_SHIFT
DECL|DMA_CDNE_NOP|macro|DMA_CDNE_NOP
DECL|DMA_CEEI_CAEE_MASK|macro|DMA_CEEI_CAEE_MASK
DECL|DMA_CEEI_CAEE_SHIFT|macro|DMA_CEEI_CAEE_SHIFT
DECL|DMA_CEEI_CAEE|macro|DMA_CEEI_CAEE
DECL|DMA_CEEI_CEEI_MASK|macro|DMA_CEEI_CEEI_MASK
DECL|DMA_CEEI_CEEI_SHIFT|macro|DMA_CEEI_CEEI_SHIFT
DECL|DMA_CEEI_CEEI|macro|DMA_CEEI_CEEI
DECL|DMA_CEEI_NOP_MASK|macro|DMA_CEEI_NOP_MASK
DECL|DMA_CEEI_NOP_SHIFT|macro|DMA_CEEI_NOP_SHIFT
DECL|DMA_CEEI_NOP|macro|DMA_CEEI_NOP
DECL|DMA_CERQ_CAER_MASK|macro|DMA_CERQ_CAER_MASK
DECL|DMA_CERQ_CAER_SHIFT|macro|DMA_CERQ_CAER_SHIFT
DECL|DMA_CERQ_CAER|macro|DMA_CERQ_CAER
DECL|DMA_CERQ_CERQ_MASK|macro|DMA_CERQ_CERQ_MASK
DECL|DMA_CERQ_CERQ_SHIFT|macro|DMA_CERQ_CERQ_SHIFT
DECL|DMA_CERQ_CERQ|macro|DMA_CERQ_CERQ
DECL|DMA_CERQ_NOP_MASK|macro|DMA_CERQ_NOP_MASK
DECL|DMA_CERQ_NOP_SHIFT|macro|DMA_CERQ_NOP_SHIFT
DECL|DMA_CERQ_NOP|macro|DMA_CERQ_NOP
DECL|DMA_CERR_CAEI_MASK|macro|DMA_CERR_CAEI_MASK
DECL|DMA_CERR_CAEI_SHIFT|macro|DMA_CERR_CAEI_SHIFT
DECL|DMA_CERR_CAEI|macro|DMA_CERR_CAEI
DECL|DMA_CERR_CERR_MASK|macro|DMA_CERR_CERR_MASK
DECL|DMA_CERR_CERR_SHIFT|macro|DMA_CERR_CERR_SHIFT
DECL|DMA_CERR_CERR|macro|DMA_CERR_CERR
DECL|DMA_CERR_NOP_MASK|macro|DMA_CERR_NOP_MASK
DECL|DMA_CERR_NOP_SHIFT|macro|DMA_CERR_NOP_SHIFT
DECL|DMA_CERR_NOP|macro|DMA_CERR_NOP
DECL|DMA_CHN_IRQS|macro|DMA_CHN_IRQS
DECL|DMA_CINT_CAIR_MASK|macro|DMA_CINT_CAIR_MASK
DECL|DMA_CINT_CAIR_SHIFT|macro|DMA_CINT_CAIR_SHIFT
DECL|DMA_CINT_CAIR|macro|DMA_CINT_CAIR
DECL|DMA_CINT_CINT_MASK|macro|DMA_CINT_CINT_MASK
DECL|DMA_CINT_CINT_SHIFT|macro|DMA_CINT_CINT_SHIFT
DECL|DMA_CINT_CINT|macro|DMA_CINT_CINT
DECL|DMA_CINT_NOP_MASK|macro|DMA_CINT_NOP_MASK
DECL|DMA_CINT_NOP_SHIFT|macro|DMA_CINT_NOP_SHIFT
DECL|DMA_CINT_NOP|macro|DMA_CINT_NOP
DECL|DMA_CITER_ELINKNO_CITER_MASK|macro|DMA_CITER_ELINKNO_CITER_MASK
DECL|DMA_CITER_ELINKNO_CITER_SHIFT|macro|DMA_CITER_ELINKNO_CITER_SHIFT
DECL|DMA_CITER_ELINKNO_CITER|macro|DMA_CITER_ELINKNO_CITER
DECL|DMA_CITER_ELINKNO_COUNT|macro|DMA_CITER_ELINKNO_COUNT
DECL|DMA_CITER_ELINKNO_ELINK_MASK|macro|DMA_CITER_ELINKNO_ELINK_MASK
DECL|DMA_CITER_ELINKNO_ELINK_SHIFT|macro|DMA_CITER_ELINKNO_ELINK_SHIFT
DECL|DMA_CITER_ELINKNO_ELINK|macro|DMA_CITER_ELINKNO_ELINK
DECL|DMA_CITER_ELINKYES_CITER_MASK|macro|DMA_CITER_ELINKYES_CITER_MASK
DECL|DMA_CITER_ELINKYES_CITER_SHIFT|macro|DMA_CITER_ELINKYES_CITER_SHIFT
DECL|DMA_CITER_ELINKYES_CITER|macro|DMA_CITER_ELINKYES_CITER
DECL|DMA_CITER_ELINKYES_COUNT|macro|DMA_CITER_ELINKYES_COUNT
DECL|DMA_CITER_ELINKYES_ELINK_MASK|macro|DMA_CITER_ELINKYES_ELINK_MASK
DECL|DMA_CITER_ELINKYES_ELINK_SHIFT|macro|DMA_CITER_ELINKYES_ELINK_SHIFT
DECL|DMA_CITER_ELINKYES_ELINK|macro|DMA_CITER_ELINKYES_ELINK
DECL|DMA_CITER_ELINKYES_LINKCH_MASK|macro|DMA_CITER_ELINKYES_LINKCH_MASK
DECL|DMA_CITER_ELINKYES_LINKCH_SHIFT|macro|DMA_CITER_ELINKYES_LINKCH_SHIFT
DECL|DMA_CITER_ELINKYES_LINKCH|macro|DMA_CITER_ELINKYES_LINKCH
DECL|DMA_CR_CLM_MASK|macro|DMA_CR_CLM_MASK
DECL|DMA_CR_CLM_SHIFT|macro|DMA_CR_CLM_SHIFT
DECL|DMA_CR_CLM|macro|DMA_CR_CLM
DECL|DMA_CR_CX_MASK|macro|DMA_CR_CX_MASK
DECL|DMA_CR_CX_SHIFT|macro|DMA_CR_CX_SHIFT
DECL|DMA_CR_CX|macro|DMA_CR_CX
DECL|DMA_CR_ECX_MASK|macro|DMA_CR_ECX_MASK
DECL|DMA_CR_ECX_SHIFT|macro|DMA_CR_ECX_SHIFT
DECL|DMA_CR_ECX|macro|DMA_CR_ECX
DECL|DMA_CR_EDBG_MASK|macro|DMA_CR_EDBG_MASK
DECL|DMA_CR_EDBG_SHIFT|macro|DMA_CR_EDBG_SHIFT
DECL|DMA_CR_EDBG|macro|DMA_CR_EDBG
DECL|DMA_CR_EMLM_MASK|macro|DMA_CR_EMLM_MASK
DECL|DMA_CR_EMLM_SHIFT|macro|DMA_CR_EMLM_SHIFT
DECL|DMA_CR_EMLM|macro|DMA_CR_EMLM
DECL|DMA_CR_ERCA_MASK|macro|DMA_CR_ERCA_MASK
DECL|DMA_CR_ERCA_SHIFT|macro|DMA_CR_ERCA_SHIFT
DECL|DMA_CR_ERCA|macro|DMA_CR_ERCA
DECL|DMA_CR_HALT_MASK|macro|DMA_CR_HALT_MASK
DECL|DMA_CR_HALT_SHIFT|macro|DMA_CR_HALT_SHIFT
DECL|DMA_CR_HALT|macro|DMA_CR_HALT
DECL|DMA_CR_HOE_MASK|macro|DMA_CR_HOE_MASK
DECL|DMA_CR_HOE_SHIFT|macro|DMA_CR_HOE_SHIFT
DECL|DMA_CR_HOE|macro|DMA_CR_HOE
DECL|DMA_CSR_ACTIVE_MASK|macro|DMA_CSR_ACTIVE_MASK
DECL|DMA_CSR_ACTIVE_SHIFT|macro|DMA_CSR_ACTIVE_SHIFT
DECL|DMA_CSR_ACTIVE|macro|DMA_CSR_ACTIVE
DECL|DMA_CSR_BWC_MASK|macro|DMA_CSR_BWC_MASK
DECL|DMA_CSR_BWC_SHIFT|macro|DMA_CSR_BWC_SHIFT
DECL|DMA_CSR_BWC|macro|DMA_CSR_BWC
DECL|DMA_CSR_COUNT|macro|DMA_CSR_COUNT
DECL|DMA_CSR_DONE_MASK|macro|DMA_CSR_DONE_MASK
DECL|DMA_CSR_DONE_SHIFT|macro|DMA_CSR_DONE_SHIFT
DECL|DMA_CSR_DONE|macro|DMA_CSR_DONE
DECL|DMA_CSR_DREQ_MASK|macro|DMA_CSR_DREQ_MASK
DECL|DMA_CSR_DREQ_SHIFT|macro|DMA_CSR_DREQ_SHIFT
DECL|DMA_CSR_DREQ|macro|DMA_CSR_DREQ
DECL|DMA_CSR_ESG_MASK|macro|DMA_CSR_ESG_MASK
DECL|DMA_CSR_ESG_SHIFT|macro|DMA_CSR_ESG_SHIFT
DECL|DMA_CSR_ESG|macro|DMA_CSR_ESG
DECL|DMA_CSR_INTHALF_MASK|macro|DMA_CSR_INTHALF_MASK
DECL|DMA_CSR_INTHALF_SHIFT|macro|DMA_CSR_INTHALF_SHIFT
DECL|DMA_CSR_INTHALF|macro|DMA_CSR_INTHALF
DECL|DMA_CSR_INTMAJOR_MASK|macro|DMA_CSR_INTMAJOR_MASK
DECL|DMA_CSR_INTMAJOR_SHIFT|macro|DMA_CSR_INTMAJOR_SHIFT
DECL|DMA_CSR_INTMAJOR|macro|DMA_CSR_INTMAJOR
DECL|DMA_CSR_MAJORELINK_MASK|macro|DMA_CSR_MAJORELINK_MASK
DECL|DMA_CSR_MAJORELINK_SHIFT|macro|DMA_CSR_MAJORELINK_SHIFT
DECL|DMA_CSR_MAJORELINK|macro|DMA_CSR_MAJORELINK
DECL|DMA_CSR_MAJORLINKCH_MASK|macro|DMA_CSR_MAJORLINKCH_MASK
DECL|DMA_CSR_MAJORLINKCH_SHIFT|macro|DMA_CSR_MAJORLINKCH_SHIFT
DECL|DMA_CSR_MAJORLINKCH|macro|DMA_CSR_MAJORLINKCH
DECL|DMA_CSR_START_MASK|macro|DMA_CSR_START_MASK
DECL|DMA_CSR_START_SHIFT|macro|DMA_CSR_START_SHIFT
DECL|DMA_CSR_START|macro|DMA_CSR_START
DECL|DMA_DADDR_COUNT|macro|DMA_DADDR_COUNT
DECL|DMA_DADDR_DADDR_MASK|macro|DMA_DADDR_DADDR_MASK
DECL|DMA_DADDR_DADDR_SHIFT|macro|DMA_DADDR_DADDR_SHIFT
DECL|DMA_DADDR_DADDR|macro|DMA_DADDR_DADDR
DECL|DMA_DCHPRI0_CHPRI_MASK|macro|DMA_DCHPRI0_CHPRI_MASK
DECL|DMA_DCHPRI0_CHPRI_SHIFT|macro|DMA_DCHPRI0_CHPRI_SHIFT
DECL|DMA_DCHPRI0_CHPRI|macro|DMA_DCHPRI0_CHPRI
DECL|DMA_DCHPRI0_DPA_MASK|macro|DMA_DCHPRI0_DPA_MASK
DECL|DMA_DCHPRI0_DPA_SHIFT|macro|DMA_DCHPRI0_DPA_SHIFT
DECL|DMA_DCHPRI0_DPA|macro|DMA_DCHPRI0_DPA
DECL|DMA_DCHPRI0_ECP_MASK|macro|DMA_DCHPRI0_ECP_MASK
DECL|DMA_DCHPRI0_ECP_SHIFT|macro|DMA_DCHPRI0_ECP_SHIFT
DECL|DMA_DCHPRI0_ECP|macro|DMA_DCHPRI0_ECP
DECL|DMA_DCHPRI10_CHPRI_MASK|macro|DMA_DCHPRI10_CHPRI_MASK
DECL|DMA_DCHPRI10_CHPRI_SHIFT|macro|DMA_DCHPRI10_CHPRI_SHIFT
DECL|DMA_DCHPRI10_CHPRI|macro|DMA_DCHPRI10_CHPRI
DECL|DMA_DCHPRI10_DPA_MASK|macro|DMA_DCHPRI10_DPA_MASK
DECL|DMA_DCHPRI10_DPA_SHIFT|macro|DMA_DCHPRI10_DPA_SHIFT
DECL|DMA_DCHPRI10_DPA|macro|DMA_DCHPRI10_DPA
DECL|DMA_DCHPRI10_ECP_MASK|macro|DMA_DCHPRI10_ECP_MASK
DECL|DMA_DCHPRI10_ECP_SHIFT|macro|DMA_DCHPRI10_ECP_SHIFT
DECL|DMA_DCHPRI10_ECP|macro|DMA_DCHPRI10_ECP
DECL|DMA_DCHPRI11_CHPRI_MASK|macro|DMA_DCHPRI11_CHPRI_MASK
DECL|DMA_DCHPRI11_CHPRI_SHIFT|macro|DMA_DCHPRI11_CHPRI_SHIFT
DECL|DMA_DCHPRI11_CHPRI|macro|DMA_DCHPRI11_CHPRI
DECL|DMA_DCHPRI11_DPA_MASK|macro|DMA_DCHPRI11_DPA_MASK
DECL|DMA_DCHPRI11_DPA_SHIFT|macro|DMA_DCHPRI11_DPA_SHIFT
DECL|DMA_DCHPRI11_DPA|macro|DMA_DCHPRI11_DPA
DECL|DMA_DCHPRI11_ECP_MASK|macro|DMA_DCHPRI11_ECP_MASK
DECL|DMA_DCHPRI11_ECP_SHIFT|macro|DMA_DCHPRI11_ECP_SHIFT
DECL|DMA_DCHPRI11_ECP|macro|DMA_DCHPRI11_ECP
DECL|DMA_DCHPRI12_CHPRI_MASK|macro|DMA_DCHPRI12_CHPRI_MASK
DECL|DMA_DCHPRI12_CHPRI_SHIFT|macro|DMA_DCHPRI12_CHPRI_SHIFT
DECL|DMA_DCHPRI12_CHPRI|macro|DMA_DCHPRI12_CHPRI
DECL|DMA_DCHPRI12_DPA_MASK|macro|DMA_DCHPRI12_DPA_MASK
DECL|DMA_DCHPRI12_DPA_SHIFT|macro|DMA_DCHPRI12_DPA_SHIFT
DECL|DMA_DCHPRI12_DPA|macro|DMA_DCHPRI12_DPA
DECL|DMA_DCHPRI12_ECP_MASK|macro|DMA_DCHPRI12_ECP_MASK
DECL|DMA_DCHPRI12_ECP_SHIFT|macro|DMA_DCHPRI12_ECP_SHIFT
DECL|DMA_DCHPRI12_ECP|macro|DMA_DCHPRI12_ECP
DECL|DMA_DCHPRI13_CHPRI_MASK|macro|DMA_DCHPRI13_CHPRI_MASK
DECL|DMA_DCHPRI13_CHPRI_SHIFT|macro|DMA_DCHPRI13_CHPRI_SHIFT
DECL|DMA_DCHPRI13_CHPRI|macro|DMA_DCHPRI13_CHPRI
DECL|DMA_DCHPRI13_DPA_MASK|macro|DMA_DCHPRI13_DPA_MASK
DECL|DMA_DCHPRI13_DPA_SHIFT|macro|DMA_DCHPRI13_DPA_SHIFT
DECL|DMA_DCHPRI13_DPA|macro|DMA_DCHPRI13_DPA
DECL|DMA_DCHPRI13_ECP_MASK|macro|DMA_DCHPRI13_ECP_MASK
DECL|DMA_DCHPRI13_ECP_SHIFT|macro|DMA_DCHPRI13_ECP_SHIFT
DECL|DMA_DCHPRI13_ECP|macro|DMA_DCHPRI13_ECP
DECL|DMA_DCHPRI14_CHPRI_MASK|macro|DMA_DCHPRI14_CHPRI_MASK
DECL|DMA_DCHPRI14_CHPRI_SHIFT|macro|DMA_DCHPRI14_CHPRI_SHIFT
DECL|DMA_DCHPRI14_CHPRI|macro|DMA_DCHPRI14_CHPRI
DECL|DMA_DCHPRI14_DPA_MASK|macro|DMA_DCHPRI14_DPA_MASK
DECL|DMA_DCHPRI14_DPA_SHIFT|macro|DMA_DCHPRI14_DPA_SHIFT
DECL|DMA_DCHPRI14_DPA|macro|DMA_DCHPRI14_DPA
DECL|DMA_DCHPRI14_ECP_MASK|macro|DMA_DCHPRI14_ECP_MASK
DECL|DMA_DCHPRI14_ECP_SHIFT|macro|DMA_DCHPRI14_ECP_SHIFT
DECL|DMA_DCHPRI14_ECP|macro|DMA_DCHPRI14_ECP
DECL|DMA_DCHPRI15_CHPRI_MASK|macro|DMA_DCHPRI15_CHPRI_MASK
DECL|DMA_DCHPRI15_CHPRI_SHIFT|macro|DMA_DCHPRI15_CHPRI_SHIFT
DECL|DMA_DCHPRI15_CHPRI|macro|DMA_DCHPRI15_CHPRI
DECL|DMA_DCHPRI15_DPA_MASK|macro|DMA_DCHPRI15_DPA_MASK
DECL|DMA_DCHPRI15_DPA_SHIFT|macro|DMA_DCHPRI15_DPA_SHIFT
DECL|DMA_DCHPRI15_DPA|macro|DMA_DCHPRI15_DPA
DECL|DMA_DCHPRI15_ECP_MASK|macro|DMA_DCHPRI15_ECP_MASK
DECL|DMA_DCHPRI15_ECP_SHIFT|macro|DMA_DCHPRI15_ECP_SHIFT
DECL|DMA_DCHPRI15_ECP|macro|DMA_DCHPRI15_ECP
DECL|DMA_DCHPRI1_CHPRI_MASK|macro|DMA_DCHPRI1_CHPRI_MASK
DECL|DMA_DCHPRI1_CHPRI_SHIFT|macro|DMA_DCHPRI1_CHPRI_SHIFT
DECL|DMA_DCHPRI1_CHPRI|macro|DMA_DCHPRI1_CHPRI
DECL|DMA_DCHPRI1_DPA_MASK|macro|DMA_DCHPRI1_DPA_MASK
DECL|DMA_DCHPRI1_DPA_SHIFT|macro|DMA_DCHPRI1_DPA_SHIFT
DECL|DMA_DCHPRI1_DPA|macro|DMA_DCHPRI1_DPA
DECL|DMA_DCHPRI1_ECP_MASK|macro|DMA_DCHPRI1_ECP_MASK
DECL|DMA_DCHPRI1_ECP_SHIFT|macro|DMA_DCHPRI1_ECP_SHIFT
DECL|DMA_DCHPRI1_ECP|macro|DMA_DCHPRI1_ECP
DECL|DMA_DCHPRI2_CHPRI_MASK|macro|DMA_DCHPRI2_CHPRI_MASK
DECL|DMA_DCHPRI2_CHPRI_SHIFT|macro|DMA_DCHPRI2_CHPRI_SHIFT
DECL|DMA_DCHPRI2_CHPRI|macro|DMA_DCHPRI2_CHPRI
DECL|DMA_DCHPRI2_DPA_MASK|macro|DMA_DCHPRI2_DPA_MASK
DECL|DMA_DCHPRI2_DPA_SHIFT|macro|DMA_DCHPRI2_DPA_SHIFT
DECL|DMA_DCHPRI2_DPA|macro|DMA_DCHPRI2_DPA
DECL|DMA_DCHPRI2_ECP_MASK|macro|DMA_DCHPRI2_ECP_MASK
DECL|DMA_DCHPRI2_ECP_SHIFT|macro|DMA_DCHPRI2_ECP_SHIFT
DECL|DMA_DCHPRI2_ECP|macro|DMA_DCHPRI2_ECP
DECL|DMA_DCHPRI3_CHPRI_MASK|macro|DMA_DCHPRI3_CHPRI_MASK
DECL|DMA_DCHPRI3_CHPRI_SHIFT|macro|DMA_DCHPRI3_CHPRI_SHIFT
DECL|DMA_DCHPRI3_CHPRI|macro|DMA_DCHPRI3_CHPRI
DECL|DMA_DCHPRI3_DPA_MASK|macro|DMA_DCHPRI3_DPA_MASK
DECL|DMA_DCHPRI3_DPA_SHIFT|macro|DMA_DCHPRI3_DPA_SHIFT
DECL|DMA_DCHPRI3_DPA|macro|DMA_DCHPRI3_DPA
DECL|DMA_DCHPRI3_ECP_MASK|macro|DMA_DCHPRI3_ECP_MASK
DECL|DMA_DCHPRI3_ECP_SHIFT|macro|DMA_DCHPRI3_ECP_SHIFT
DECL|DMA_DCHPRI3_ECP|macro|DMA_DCHPRI3_ECP
DECL|DMA_DCHPRI4_CHPRI_MASK|macro|DMA_DCHPRI4_CHPRI_MASK
DECL|DMA_DCHPRI4_CHPRI_SHIFT|macro|DMA_DCHPRI4_CHPRI_SHIFT
DECL|DMA_DCHPRI4_CHPRI|macro|DMA_DCHPRI4_CHPRI
DECL|DMA_DCHPRI4_DPA_MASK|macro|DMA_DCHPRI4_DPA_MASK
DECL|DMA_DCHPRI4_DPA_SHIFT|macro|DMA_DCHPRI4_DPA_SHIFT
DECL|DMA_DCHPRI4_DPA|macro|DMA_DCHPRI4_DPA
DECL|DMA_DCHPRI4_ECP_MASK|macro|DMA_DCHPRI4_ECP_MASK
DECL|DMA_DCHPRI4_ECP_SHIFT|macro|DMA_DCHPRI4_ECP_SHIFT
DECL|DMA_DCHPRI4_ECP|macro|DMA_DCHPRI4_ECP
DECL|DMA_DCHPRI5_CHPRI_MASK|macro|DMA_DCHPRI5_CHPRI_MASK
DECL|DMA_DCHPRI5_CHPRI_SHIFT|macro|DMA_DCHPRI5_CHPRI_SHIFT
DECL|DMA_DCHPRI5_CHPRI|macro|DMA_DCHPRI5_CHPRI
DECL|DMA_DCHPRI5_DPA_MASK|macro|DMA_DCHPRI5_DPA_MASK
DECL|DMA_DCHPRI5_DPA_SHIFT|macro|DMA_DCHPRI5_DPA_SHIFT
DECL|DMA_DCHPRI5_DPA|macro|DMA_DCHPRI5_DPA
DECL|DMA_DCHPRI5_ECP_MASK|macro|DMA_DCHPRI5_ECP_MASK
DECL|DMA_DCHPRI5_ECP_SHIFT|macro|DMA_DCHPRI5_ECP_SHIFT
DECL|DMA_DCHPRI5_ECP|macro|DMA_DCHPRI5_ECP
DECL|DMA_DCHPRI6_CHPRI_MASK|macro|DMA_DCHPRI6_CHPRI_MASK
DECL|DMA_DCHPRI6_CHPRI_SHIFT|macro|DMA_DCHPRI6_CHPRI_SHIFT
DECL|DMA_DCHPRI6_CHPRI|macro|DMA_DCHPRI6_CHPRI
DECL|DMA_DCHPRI6_DPA_MASK|macro|DMA_DCHPRI6_DPA_MASK
DECL|DMA_DCHPRI6_DPA_SHIFT|macro|DMA_DCHPRI6_DPA_SHIFT
DECL|DMA_DCHPRI6_DPA|macro|DMA_DCHPRI6_DPA
DECL|DMA_DCHPRI6_ECP_MASK|macro|DMA_DCHPRI6_ECP_MASK
DECL|DMA_DCHPRI6_ECP_SHIFT|macro|DMA_DCHPRI6_ECP_SHIFT
DECL|DMA_DCHPRI6_ECP|macro|DMA_DCHPRI6_ECP
DECL|DMA_DCHPRI7_CHPRI_MASK|macro|DMA_DCHPRI7_CHPRI_MASK
DECL|DMA_DCHPRI7_CHPRI_SHIFT|macro|DMA_DCHPRI7_CHPRI_SHIFT
DECL|DMA_DCHPRI7_CHPRI|macro|DMA_DCHPRI7_CHPRI
DECL|DMA_DCHPRI7_DPA_MASK|macro|DMA_DCHPRI7_DPA_MASK
DECL|DMA_DCHPRI7_DPA_SHIFT|macro|DMA_DCHPRI7_DPA_SHIFT
DECL|DMA_DCHPRI7_DPA|macro|DMA_DCHPRI7_DPA
DECL|DMA_DCHPRI7_ECP_MASK|macro|DMA_DCHPRI7_ECP_MASK
DECL|DMA_DCHPRI7_ECP_SHIFT|macro|DMA_DCHPRI7_ECP_SHIFT
DECL|DMA_DCHPRI7_ECP|macro|DMA_DCHPRI7_ECP
DECL|DMA_DCHPRI8_CHPRI_MASK|macro|DMA_DCHPRI8_CHPRI_MASK
DECL|DMA_DCHPRI8_CHPRI_SHIFT|macro|DMA_DCHPRI8_CHPRI_SHIFT
DECL|DMA_DCHPRI8_CHPRI|macro|DMA_DCHPRI8_CHPRI
DECL|DMA_DCHPRI8_DPA_MASK|macro|DMA_DCHPRI8_DPA_MASK
DECL|DMA_DCHPRI8_DPA_SHIFT|macro|DMA_DCHPRI8_DPA_SHIFT
DECL|DMA_DCHPRI8_DPA|macro|DMA_DCHPRI8_DPA
DECL|DMA_DCHPRI8_ECP_MASK|macro|DMA_DCHPRI8_ECP_MASK
DECL|DMA_DCHPRI8_ECP_SHIFT|macro|DMA_DCHPRI8_ECP_SHIFT
DECL|DMA_DCHPRI8_ECP|macro|DMA_DCHPRI8_ECP
DECL|DMA_DCHPRI9_CHPRI_MASK|macro|DMA_DCHPRI9_CHPRI_MASK
DECL|DMA_DCHPRI9_CHPRI_SHIFT|macro|DMA_DCHPRI9_CHPRI_SHIFT
DECL|DMA_DCHPRI9_CHPRI|macro|DMA_DCHPRI9_CHPRI
DECL|DMA_DCHPRI9_DPA_MASK|macro|DMA_DCHPRI9_DPA_MASK
DECL|DMA_DCHPRI9_DPA_SHIFT|macro|DMA_DCHPRI9_DPA_SHIFT
DECL|DMA_DCHPRI9_DPA|macro|DMA_DCHPRI9_DPA
DECL|DMA_DCHPRI9_ECP_MASK|macro|DMA_DCHPRI9_ECP_MASK
DECL|DMA_DCHPRI9_ECP_SHIFT|macro|DMA_DCHPRI9_ECP_SHIFT
DECL|DMA_DCHPRI9_ECP|macro|DMA_DCHPRI9_ECP
DECL|DMA_DLAST_SGA_COUNT|macro|DMA_DLAST_SGA_COUNT
DECL|DMA_DLAST_SGA_DLASTSGA_MASK|macro|DMA_DLAST_SGA_DLASTSGA_MASK
DECL|DMA_DLAST_SGA_DLASTSGA_SHIFT|macro|DMA_DLAST_SGA_DLASTSGA_SHIFT
DECL|DMA_DLAST_SGA_DLASTSGA|macro|DMA_DLAST_SGA_DLASTSGA
DECL|DMA_DOFF_COUNT|macro|DMA_DOFF_COUNT
DECL|DMA_DOFF_DOFF_MASK|macro|DMA_DOFF_DOFF_MASK
DECL|DMA_DOFF_DOFF_SHIFT|macro|DMA_DOFF_DOFF_SHIFT
DECL|DMA_DOFF_DOFF|macro|DMA_DOFF_DOFF
DECL|DMA_EEI_EEI0_MASK|macro|DMA_EEI_EEI0_MASK
DECL|DMA_EEI_EEI0_SHIFT|macro|DMA_EEI_EEI0_SHIFT
DECL|DMA_EEI_EEI0|macro|DMA_EEI_EEI0
DECL|DMA_EEI_EEI10_MASK|macro|DMA_EEI_EEI10_MASK
DECL|DMA_EEI_EEI10_SHIFT|macro|DMA_EEI_EEI10_SHIFT
DECL|DMA_EEI_EEI10|macro|DMA_EEI_EEI10
DECL|DMA_EEI_EEI11_MASK|macro|DMA_EEI_EEI11_MASK
DECL|DMA_EEI_EEI11_SHIFT|macro|DMA_EEI_EEI11_SHIFT
DECL|DMA_EEI_EEI11|macro|DMA_EEI_EEI11
DECL|DMA_EEI_EEI12_MASK|macro|DMA_EEI_EEI12_MASK
DECL|DMA_EEI_EEI12_SHIFT|macro|DMA_EEI_EEI12_SHIFT
DECL|DMA_EEI_EEI12|macro|DMA_EEI_EEI12
DECL|DMA_EEI_EEI13_MASK|macro|DMA_EEI_EEI13_MASK
DECL|DMA_EEI_EEI13_SHIFT|macro|DMA_EEI_EEI13_SHIFT
DECL|DMA_EEI_EEI13|macro|DMA_EEI_EEI13
DECL|DMA_EEI_EEI14_MASK|macro|DMA_EEI_EEI14_MASK
DECL|DMA_EEI_EEI14_SHIFT|macro|DMA_EEI_EEI14_SHIFT
DECL|DMA_EEI_EEI14|macro|DMA_EEI_EEI14
DECL|DMA_EEI_EEI15_MASK|macro|DMA_EEI_EEI15_MASK
DECL|DMA_EEI_EEI15_SHIFT|macro|DMA_EEI_EEI15_SHIFT
DECL|DMA_EEI_EEI15|macro|DMA_EEI_EEI15
DECL|DMA_EEI_EEI1_MASK|macro|DMA_EEI_EEI1_MASK
DECL|DMA_EEI_EEI1_SHIFT|macro|DMA_EEI_EEI1_SHIFT
DECL|DMA_EEI_EEI1|macro|DMA_EEI_EEI1
DECL|DMA_EEI_EEI2_MASK|macro|DMA_EEI_EEI2_MASK
DECL|DMA_EEI_EEI2_SHIFT|macro|DMA_EEI_EEI2_SHIFT
DECL|DMA_EEI_EEI2|macro|DMA_EEI_EEI2
DECL|DMA_EEI_EEI3_MASK|macro|DMA_EEI_EEI3_MASK
DECL|DMA_EEI_EEI3_SHIFT|macro|DMA_EEI_EEI3_SHIFT
DECL|DMA_EEI_EEI3|macro|DMA_EEI_EEI3
DECL|DMA_EEI_EEI4_MASK|macro|DMA_EEI_EEI4_MASK
DECL|DMA_EEI_EEI4_SHIFT|macro|DMA_EEI_EEI4_SHIFT
DECL|DMA_EEI_EEI4|macro|DMA_EEI_EEI4
DECL|DMA_EEI_EEI5_MASK|macro|DMA_EEI_EEI5_MASK
DECL|DMA_EEI_EEI5_SHIFT|macro|DMA_EEI_EEI5_SHIFT
DECL|DMA_EEI_EEI5|macro|DMA_EEI_EEI5
DECL|DMA_EEI_EEI6_MASK|macro|DMA_EEI_EEI6_MASK
DECL|DMA_EEI_EEI6_SHIFT|macro|DMA_EEI_EEI6_SHIFT
DECL|DMA_EEI_EEI6|macro|DMA_EEI_EEI6
DECL|DMA_EEI_EEI7_MASK|macro|DMA_EEI_EEI7_MASK
DECL|DMA_EEI_EEI7_SHIFT|macro|DMA_EEI_EEI7_SHIFT
DECL|DMA_EEI_EEI7|macro|DMA_EEI_EEI7
DECL|DMA_EEI_EEI8_MASK|macro|DMA_EEI_EEI8_MASK
DECL|DMA_EEI_EEI8_SHIFT|macro|DMA_EEI_EEI8_SHIFT
DECL|DMA_EEI_EEI8|macro|DMA_EEI_EEI8
DECL|DMA_EEI_EEI9_MASK|macro|DMA_EEI_EEI9_MASK
DECL|DMA_EEI_EEI9_SHIFT|macro|DMA_EEI_EEI9_SHIFT
DECL|DMA_EEI_EEI9|macro|DMA_EEI_EEI9
DECL|DMA_ERQ_ERQ0_MASK|macro|DMA_ERQ_ERQ0_MASK
DECL|DMA_ERQ_ERQ0_SHIFT|macro|DMA_ERQ_ERQ0_SHIFT
DECL|DMA_ERQ_ERQ0|macro|DMA_ERQ_ERQ0
DECL|DMA_ERQ_ERQ10_MASK|macro|DMA_ERQ_ERQ10_MASK
DECL|DMA_ERQ_ERQ10_SHIFT|macro|DMA_ERQ_ERQ10_SHIFT
DECL|DMA_ERQ_ERQ10|macro|DMA_ERQ_ERQ10
DECL|DMA_ERQ_ERQ11_MASK|macro|DMA_ERQ_ERQ11_MASK
DECL|DMA_ERQ_ERQ11_SHIFT|macro|DMA_ERQ_ERQ11_SHIFT
DECL|DMA_ERQ_ERQ11|macro|DMA_ERQ_ERQ11
DECL|DMA_ERQ_ERQ12_MASK|macro|DMA_ERQ_ERQ12_MASK
DECL|DMA_ERQ_ERQ12_SHIFT|macro|DMA_ERQ_ERQ12_SHIFT
DECL|DMA_ERQ_ERQ12|macro|DMA_ERQ_ERQ12
DECL|DMA_ERQ_ERQ13_MASK|macro|DMA_ERQ_ERQ13_MASK
DECL|DMA_ERQ_ERQ13_SHIFT|macro|DMA_ERQ_ERQ13_SHIFT
DECL|DMA_ERQ_ERQ13|macro|DMA_ERQ_ERQ13
DECL|DMA_ERQ_ERQ14_MASK|macro|DMA_ERQ_ERQ14_MASK
DECL|DMA_ERQ_ERQ14_SHIFT|macro|DMA_ERQ_ERQ14_SHIFT
DECL|DMA_ERQ_ERQ14|macro|DMA_ERQ_ERQ14
DECL|DMA_ERQ_ERQ15_MASK|macro|DMA_ERQ_ERQ15_MASK
DECL|DMA_ERQ_ERQ15_SHIFT|macro|DMA_ERQ_ERQ15_SHIFT
DECL|DMA_ERQ_ERQ15|macro|DMA_ERQ_ERQ15
DECL|DMA_ERQ_ERQ1_MASK|macro|DMA_ERQ_ERQ1_MASK
DECL|DMA_ERQ_ERQ1_SHIFT|macro|DMA_ERQ_ERQ1_SHIFT
DECL|DMA_ERQ_ERQ1|macro|DMA_ERQ_ERQ1
DECL|DMA_ERQ_ERQ2_MASK|macro|DMA_ERQ_ERQ2_MASK
DECL|DMA_ERQ_ERQ2_SHIFT|macro|DMA_ERQ_ERQ2_SHIFT
DECL|DMA_ERQ_ERQ2|macro|DMA_ERQ_ERQ2
DECL|DMA_ERQ_ERQ3_MASK|macro|DMA_ERQ_ERQ3_MASK
DECL|DMA_ERQ_ERQ3_SHIFT|macro|DMA_ERQ_ERQ3_SHIFT
DECL|DMA_ERQ_ERQ3|macro|DMA_ERQ_ERQ3
DECL|DMA_ERQ_ERQ4_MASK|macro|DMA_ERQ_ERQ4_MASK
DECL|DMA_ERQ_ERQ4_SHIFT|macro|DMA_ERQ_ERQ4_SHIFT
DECL|DMA_ERQ_ERQ4|macro|DMA_ERQ_ERQ4
DECL|DMA_ERQ_ERQ5_MASK|macro|DMA_ERQ_ERQ5_MASK
DECL|DMA_ERQ_ERQ5_SHIFT|macro|DMA_ERQ_ERQ5_SHIFT
DECL|DMA_ERQ_ERQ5|macro|DMA_ERQ_ERQ5
DECL|DMA_ERQ_ERQ6_MASK|macro|DMA_ERQ_ERQ6_MASK
DECL|DMA_ERQ_ERQ6_SHIFT|macro|DMA_ERQ_ERQ6_SHIFT
DECL|DMA_ERQ_ERQ6|macro|DMA_ERQ_ERQ6
DECL|DMA_ERQ_ERQ7_MASK|macro|DMA_ERQ_ERQ7_MASK
DECL|DMA_ERQ_ERQ7_SHIFT|macro|DMA_ERQ_ERQ7_SHIFT
DECL|DMA_ERQ_ERQ7|macro|DMA_ERQ_ERQ7
DECL|DMA_ERQ_ERQ8_MASK|macro|DMA_ERQ_ERQ8_MASK
DECL|DMA_ERQ_ERQ8_SHIFT|macro|DMA_ERQ_ERQ8_SHIFT
DECL|DMA_ERQ_ERQ8|macro|DMA_ERQ_ERQ8
DECL|DMA_ERQ_ERQ9_MASK|macro|DMA_ERQ_ERQ9_MASK
DECL|DMA_ERQ_ERQ9_SHIFT|macro|DMA_ERQ_ERQ9_SHIFT
DECL|DMA_ERQ_ERQ9|macro|DMA_ERQ_ERQ9
DECL|DMA_ERROR_IRQS|macro|DMA_ERROR_IRQS
DECL|DMA_ERR_ERR0_MASK|macro|DMA_ERR_ERR0_MASK
DECL|DMA_ERR_ERR0_SHIFT|macro|DMA_ERR_ERR0_SHIFT
DECL|DMA_ERR_ERR0|macro|DMA_ERR_ERR0
DECL|DMA_ERR_ERR10_MASK|macro|DMA_ERR_ERR10_MASK
DECL|DMA_ERR_ERR10_SHIFT|macro|DMA_ERR_ERR10_SHIFT
DECL|DMA_ERR_ERR10|macro|DMA_ERR_ERR10
DECL|DMA_ERR_ERR11_MASK|macro|DMA_ERR_ERR11_MASK
DECL|DMA_ERR_ERR11_SHIFT|macro|DMA_ERR_ERR11_SHIFT
DECL|DMA_ERR_ERR11|macro|DMA_ERR_ERR11
DECL|DMA_ERR_ERR12_MASK|macro|DMA_ERR_ERR12_MASK
DECL|DMA_ERR_ERR12_SHIFT|macro|DMA_ERR_ERR12_SHIFT
DECL|DMA_ERR_ERR12|macro|DMA_ERR_ERR12
DECL|DMA_ERR_ERR13_MASK|macro|DMA_ERR_ERR13_MASK
DECL|DMA_ERR_ERR13_SHIFT|macro|DMA_ERR_ERR13_SHIFT
DECL|DMA_ERR_ERR13|macro|DMA_ERR_ERR13
DECL|DMA_ERR_ERR14_MASK|macro|DMA_ERR_ERR14_MASK
DECL|DMA_ERR_ERR14_SHIFT|macro|DMA_ERR_ERR14_SHIFT
DECL|DMA_ERR_ERR14|macro|DMA_ERR_ERR14
DECL|DMA_ERR_ERR15_MASK|macro|DMA_ERR_ERR15_MASK
DECL|DMA_ERR_ERR15_SHIFT|macro|DMA_ERR_ERR15_SHIFT
DECL|DMA_ERR_ERR15|macro|DMA_ERR_ERR15
DECL|DMA_ERR_ERR1_MASK|macro|DMA_ERR_ERR1_MASK
DECL|DMA_ERR_ERR1_SHIFT|macro|DMA_ERR_ERR1_SHIFT
DECL|DMA_ERR_ERR1|macro|DMA_ERR_ERR1
DECL|DMA_ERR_ERR2_MASK|macro|DMA_ERR_ERR2_MASK
DECL|DMA_ERR_ERR2_SHIFT|macro|DMA_ERR_ERR2_SHIFT
DECL|DMA_ERR_ERR2|macro|DMA_ERR_ERR2
DECL|DMA_ERR_ERR3_MASK|macro|DMA_ERR_ERR3_MASK
DECL|DMA_ERR_ERR3_SHIFT|macro|DMA_ERR_ERR3_SHIFT
DECL|DMA_ERR_ERR3|macro|DMA_ERR_ERR3
DECL|DMA_ERR_ERR4_MASK|macro|DMA_ERR_ERR4_MASK
DECL|DMA_ERR_ERR4_SHIFT|macro|DMA_ERR_ERR4_SHIFT
DECL|DMA_ERR_ERR4|macro|DMA_ERR_ERR4
DECL|DMA_ERR_ERR5_MASK|macro|DMA_ERR_ERR5_MASK
DECL|DMA_ERR_ERR5_SHIFT|macro|DMA_ERR_ERR5_SHIFT
DECL|DMA_ERR_ERR5|macro|DMA_ERR_ERR5
DECL|DMA_ERR_ERR6_MASK|macro|DMA_ERR_ERR6_MASK
DECL|DMA_ERR_ERR6_SHIFT|macro|DMA_ERR_ERR6_SHIFT
DECL|DMA_ERR_ERR6|macro|DMA_ERR_ERR6
DECL|DMA_ERR_ERR7_MASK|macro|DMA_ERR_ERR7_MASK
DECL|DMA_ERR_ERR7_SHIFT|macro|DMA_ERR_ERR7_SHIFT
DECL|DMA_ERR_ERR7|macro|DMA_ERR_ERR7
DECL|DMA_ERR_ERR8_MASK|macro|DMA_ERR_ERR8_MASK
DECL|DMA_ERR_ERR8_SHIFT|macro|DMA_ERR_ERR8_SHIFT
DECL|DMA_ERR_ERR8|macro|DMA_ERR_ERR8
DECL|DMA_ERR_ERR9_MASK|macro|DMA_ERR_ERR9_MASK
DECL|DMA_ERR_ERR9_SHIFT|macro|DMA_ERR_ERR9_SHIFT
DECL|DMA_ERR_ERR9|macro|DMA_ERR_ERR9
DECL|DMA_ES_CPE_MASK|macro|DMA_ES_CPE_MASK
DECL|DMA_ES_CPE_SHIFT|macro|DMA_ES_CPE_SHIFT
DECL|DMA_ES_CPE|macro|DMA_ES_CPE
DECL|DMA_ES_DAE_MASK|macro|DMA_ES_DAE_MASK
DECL|DMA_ES_DAE_SHIFT|macro|DMA_ES_DAE_SHIFT
DECL|DMA_ES_DAE|macro|DMA_ES_DAE
DECL|DMA_ES_DBE_MASK|macro|DMA_ES_DBE_MASK
DECL|DMA_ES_DBE_SHIFT|macro|DMA_ES_DBE_SHIFT
DECL|DMA_ES_DBE|macro|DMA_ES_DBE
DECL|DMA_ES_DOE_MASK|macro|DMA_ES_DOE_MASK
DECL|DMA_ES_DOE_SHIFT|macro|DMA_ES_DOE_SHIFT
DECL|DMA_ES_DOE|macro|DMA_ES_DOE
DECL|DMA_ES_ECX_MASK|macro|DMA_ES_ECX_MASK
DECL|DMA_ES_ECX_SHIFT|macro|DMA_ES_ECX_SHIFT
DECL|DMA_ES_ECX|macro|DMA_ES_ECX
DECL|DMA_ES_ERRCHN_MASK|macro|DMA_ES_ERRCHN_MASK
DECL|DMA_ES_ERRCHN_SHIFT|macro|DMA_ES_ERRCHN_SHIFT
DECL|DMA_ES_ERRCHN|macro|DMA_ES_ERRCHN
DECL|DMA_ES_NCE_MASK|macro|DMA_ES_NCE_MASK
DECL|DMA_ES_NCE_SHIFT|macro|DMA_ES_NCE_SHIFT
DECL|DMA_ES_NCE|macro|DMA_ES_NCE
DECL|DMA_ES_SAE_MASK|macro|DMA_ES_SAE_MASK
DECL|DMA_ES_SAE_SHIFT|macro|DMA_ES_SAE_SHIFT
DECL|DMA_ES_SAE|macro|DMA_ES_SAE
DECL|DMA_ES_SBE_MASK|macro|DMA_ES_SBE_MASK
DECL|DMA_ES_SBE_SHIFT|macro|DMA_ES_SBE_SHIFT
DECL|DMA_ES_SBE|macro|DMA_ES_SBE
DECL|DMA_ES_SGE_MASK|macro|DMA_ES_SGE_MASK
DECL|DMA_ES_SGE_SHIFT|macro|DMA_ES_SGE_SHIFT
DECL|DMA_ES_SGE|macro|DMA_ES_SGE
DECL|DMA_ES_SOE_MASK|macro|DMA_ES_SOE_MASK
DECL|DMA_ES_SOE_SHIFT|macro|DMA_ES_SOE_SHIFT
DECL|DMA_ES_SOE|macro|DMA_ES_SOE
DECL|DMA_ES_VLD_MASK|macro|DMA_ES_VLD_MASK
DECL|DMA_ES_VLD_SHIFT|macro|DMA_ES_VLD_SHIFT
DECL|DMA_ES_VLD|macro|DMA_ES_VLD
DECL|DMA_Error_IRQn|enumerator|DMA_Error_IRQn = 16, /**< DMA Error Interrupt */
DECL|DMA_HRS_HRS0_MASK|macro|DMA_HRS_HRS0_MASK
DECL|DMA_HRS_HRS0_SHIFT|macro|DMA_HRS_HRS0_SHIFT
DECL|DMA_HRS_HRS0|macro|DMA_HRS_HRS0
DECL|DMA_HRS_HRS10_MASK|macro|DMA_HRS_HRS10_MASK
DECL|DMA_HRS_HRS10_SHIFT|macro|DMA_HRS_HRS10_SHIFT
DECL|DMA_HRS_HRS10|macro|DMA_HRS_HRS10
DECL|DMA_HRS_HRS11_MASK|macro|DMA_HRS_HRS11_MASK
DECL|DMA_HRS_HRS11_SHIFT|macro|DMA_HRS_HRS11_SHIFT
DECL|DMA_HRS_HRS11|macro|DMA_HRS_HRS11
DECL|DMA_HRS_HRS12_MASK|macro|DMA_HRS_HRS12_MASK
DECL|DMA_HRS_HRS12_SHIFT|macro|DMA_HRS_HRS12_SHIFT
DECL|DMA_HRS_HRS12|macro|DMA_HRS_HRS12
DECL|DMA_HRS_HRS13_MASK|macro|DMA_HRS_HRS13_MASK
DECL|DMA_HRS_HRS13_SHIFT|macro|DMA_HRS_HRS13_SHIFT
DECL|DMA_HRS_HRS13|macro|DMA_HRS_HRS13
DECL|DMA_HRS_HRS14_MASK|macro|DMA_HRS_HRS14_MASK
DECL|DMA_HRS_HRS14_SHIFT|macro|DMA_HRS_HRS14_SHIFT
DECL|DMA_HRS_HRS14|macro|DMA_HRS_HRS14
DECL|DMA_HRS_HRS15_MASK|macro|DMA_HRS_HRS15_MASK
DECL|DMA_HRS_HRS15_SHIFT|macro|DMA_HRS_HRS15_SHIFT
DECL|DMA_HRS_HRS15|macro|DMA_HRS_HRS15
DECL|DMA_HRS_HRS1_MASK|macro|DMA_HRS_HRS1_MASK
DECL|DMA_HRS_HRS1_SHIFT|macro|DMA_HRS_HRS1_SHIFT
DECL|DMA_HRS_HRS1|macro|DMA_HRS_HRS1
DECL|DMA_HRS_HRS2_MASK|macro|DMA_HRS_HRS2_MASK
DECL|DMA_HRS_HRS2_SHIFT|macro|DMA_HRS_HRS2_SHIFT
DECL|DMA_HRS_HRS2|macro|DMA_HRS_HRS2
DECL|DMA_HRS_HRS3_MASK|macro|DMA_HRS_HRS3_MASK
DECL|DMA_HRS_HRS3_SHIFT|macro|DMA_HRS_HRS3_SHIFT
DECL|DMA_HRS_HRS3|macro|DMA_HRS_HRS3
DECL|DMA_HRS_HRS4_MASK|macro|DMA_HRS_HRS4_MASK
DECL|DMA_HRS_HRS4_SHIFT|macro|DMA_HRS_HRS4_SHIFT
DECL|DMA_HRS_HRS4|macro|DMA_HRS_HRS4
DECL|DMA_HRS_HRS5_MASK|macro|DMA_HRS_HRS5_MASK
DECL|DMA_HRS_HRS5_SHIFT|macro|DMA_HRS_HRS5_SHIFT
DECL|DMA_HRS_HRS5|macro|DMA_HRS_HRS5
DECL|DMA_HRS_HRS6_MASK|macro|DMA_HRS_HRS6_MASK
DECL|DMA_HRS_HRS6_SHIFT|macro|DMA_HRS_HRS6_SHIFT
DECL|DMA_HRS_HRS6|macro|DMA_HRS_HRS6
DECL|DMA_HRS_HRS7_MASK|macro|DMA_HRS_HRS7_MASK
DECL|DMA_HRS_HRS7_SHIFT|macro|DMA_HRS_HRS7_SHIFT
DECL|DMA_HRS_HRS7|macro|DMA_HRS_HRS7
DECL|DMA_HRS_HRS8_MASK|macro|DMA_HRS_HRS8_MASK
DECL|DMA_HRS_HRS8_SHIFT|macro|DMA_HRS_HRS8_SHIFT
DECL|DMA_HRS_HRS8|macro|DMA_HRS_HRS8
DECL|DMA_HRS_HRS9_MASK|macro|DMA_HRS_HRS9_MASK
DECL|DMA_HRS_HRS9_SHIFT|macro|DMA_HRS_HRS9_SHIFT
DECL|DMA_HRS_HRS9|macro|DMA_HRS_HRS9
DECL|DMA_INT_INT0_MASK|macro|DMA_INT_INT0_MASK
DECL|DMA_INT_INT0_SHIFT|macro|DMA_INT_INT0_SHIFT
DECL|DMA_INT_INT0|macro|DMA_INT_INT0
DECL|DMA_INT_INT10_MASK|macro|DMA_INT_INT10_MASK
DECL|DMA_INT_INT10_SHIFT|macro|DMA_INT_INT10_SHIFT
DECL|DMA_INT_INT10|macro|DMA_INT_INT10
DECL|DMA_INT_INT11_MASK|macro|DMA_INT_INT11_MASK
DECL|DMA_INT_INT11_SHIFT|macro|DMA_INT_INT11_SHIFT
DECL|DMA_INT_INT11|macro|DMA_INT_INT11
DECL|DMA_INT_INT12_MASK|macro|DMA_INT_INT12_MASK
DECL|DMA_INT_INT12_SHIFT|macro|DMA_INT_INT12_SHIFT
DECL|DMA_INT_INT12|macro|DMA_INT_INT12
DECL|DMA_INT_INT13_MASK|macro|DMA_INT_INT13_MASK
DECL|DMA_INT_INT13_SHIFT|macro|DMA_INT_INT13_SHIFT
DECL|DMA_INT_INT13|macro|DMA_INT_INT13
DECL|DMA_INT_INT14_MASK|macro|DMA_INT_INT14_MASK
DECL|DMA_INT_INT14_SHIFT|macro|DMA_INT_INT14_SHIFT
DECL|DMA_INT_INT14|macro|DMA_INT_INT14
DECL|DMA_INT_INT15_MASK|macro|DMA_INT_INT15_MASK
DECL|DMA_INT_INT15_SHIFT|macro|DMA_INT_INT15_SHIFT
DECL|DMA_INT_INT15|macro|DMA_INT_INT15
DECL|DMA_INT_INT1_MASK|macro|DMA_INT_INT1_MASK
DECL|DMA_INT_INT1_SHIFT|macro|DMA_INT_INT1_SHIFT
DECL|DMA_INT_INT1|macro|DMA_INT_INT1
DECL|DMA_INT_INT2_MASK|macro|DMA_INT_INT2_MASK
DECL|DMA_INT_INT2_SHIFT|macro|DMA_INT_INT2_SHIFT
DECL|DMA_INT_INT2|macro|DMA_INT_INT2
DECL|DMA_INT_INT3_MASK|macro|DMA_INT_INT3_MASK
DECL|DMA_INT_INT3_SHIFT|macro|DMA_INT_INT3_SHIFT
DECL|DMA_INT_INT3|macro|DMA_INT_INT3
DECL|DMA_INT_INT4_MASK|macro|DMA_INT_INT4_MASK
DECL|DMA_INT_INT4_SHIFT|macro|DMA_INT_INT4_SHIFT
DECL|DMA_INT_INT4|macro|DMA_INT_INT4
DECL|DMA_INT_INT5_MASK|macro|DMA_INT_INT5_MASK
DECL|DMA_INT_INT5_SHIFT|macro|DMA_INT_INT5_SHIFT
DECL|DMA_INT_INT5|macro|DMA_INT_INT5
DECL|DMA_INT_INT6_MASK|macro|DMA_INT_INT6_MASK
DECL|DMA_INT_INT6_SHIFT|macro|DMA_INT_INT6_SHIFT
DECL|DMA_INT_INT6|macro|DMA_INT_INT6
DECL|DMA_INT_INT7_MASK|macro|DMA_INT_INT7_MASK
DECL|DMA_INT_INT7_SHIFT|macro|DMA_INT_INT7_SHIFT
DECL|DMA_INT_INT7|macro|DMA_INT_INT7
DECL|DMA_INT_INT8_MASK|macro|DMA_INT_INT8_MASK
DECL|DMA_INT_INT8_SHIFT|macro|DMA_INT_INT8_SHIFT
DECL|DMA_INT_INT8|macro|DMA_INT_INT8
DECL|DMA_INT_INT9_MASK|macro|DMA_INT_INT9_MASK
DECL|DMA_INT_INT9_SHIFT|macro|DMA_INT_INT9_SHIFT
DECL|DMA_INT_INT9|macro|DMA_INT_INT9
DECL|DMA_NBYTES_MLNO_COUNT|macro|DMA_NBYTES_MLNO_COUNT
DECL|DMA_NBYTES_MLNO_NBYTES_MASK|macro|DMA_NBYTES_MLNO_NBYTES_MASK
DECL|DMA_NBYTES_MLNO_NBYTES_SHIFT|macro|DMA_NBYTES_MLNO_NBYTES_SHIFT
DECL|DMA_NBYTES_MLNO_NBYTES|macro|DMA_NBYTES_MLNO_NBYTES
DECL|DMA_NBYTES_MLOFFNO_COUNT|macro|DMA_NBYTES_MLOFFNO_COUNT
DECL|DMA_NBYTES_MLOFFNO_DMLOE_MASK|macro|DMA_NBYTES_MLOFFNO_DMLOE_MASK
DECL|DMA_NBYTES_MLOFFNO_DMLOE_SHIFT|macro|DMA_NBYTES_MLOFFNO_DMLOE_SHIFT
DECL|DMA_NBYTES_MLOFFNO_DMLOE|macro|DMA_NBYTES_MLOFFNO_DMLOE
DECL|DMA_NBYTES_MLOFFNO_NBYTES_MASK|macro|DMA_NBYTES_MLOFFNO_NBYTES_MASK
DECL|DMA_NBYTES_MLOFFNO_NBYTES_SHIFT|macro|DMA_NBYTES_MLOFFNO_NBYTES_SHIFT
DECL|DMA_NBYTES_MLOFFNO_NBYTES|macro|DMA_NBYTES_MLOFFNO_NBYTES
DECL|DMA_NBYTES_MLOFFNO_SMLOE_MASK|macro|DMA_NBYTES_MLOFFNO_SMLOE_MASK
DECL|DMA_NBYTES_MLOFFNO_SMLOE_SHIFT|macro|DMA_NBYTES_MLOFFNO_SMLOE_SHIFT
DECL|DMA_NBYTES_MLOFFNO_SMLOE|macro|DMA_NBYTES_MLOFFNO_SMLOE
DECL|DMA_NBYTES_MLOFFYES_COUNT|macro|DMA_NBYTES_MLOFFYES_COUNT
DECL|DMA_NBYTES_MLOFFYES_DMLOE_MASK|macro|DMA_NBYTES_MLOFFYES_DMLOE_MASK
DECL|DMA_NBYTES_MLOFFYES_DMLOE_SHIFT|macro|DMA_NBYTES_MLOFFYES_DMLOE_SHIFT
DECL|DMA_NBYTES_MLOFFYES_DMLOE|macro|DMA_NBYTES_MLOFFYES_DMLOE
DECL|DMA_NBYTES_MLOFFYES_MLOFF_MASK|macro|DMA_NBYTES_MLOFFYES_MLOFF_MASK
DECL|DMA_NBYTES_MLOFFYES_MLOFF_SHIFT|macro|DMA_NBYTES_MLOFFYES_MLOFF_SHIFT
DECL|DMA_NBYTES_MLOFFYES_MLOFF|macro|DMA_NBYTES_MLOFFYES_MLOFF
DECL|DMA_NBYTES_MLOFFYES_NBYTES_MASK|macro|DMA_NBYTES_MLOFFYES_NBYTES_MASK
DECL|DMA_NBYTES_MLOFFYES_NBYTES_SHIFT|macro|DMA_NBYTES_MLOFFYES_NBYTES_SHIFT
DECL|DMA_NBYTES_MLOFFYES_NBYTES|macro|DMA_NBYTES_MLOFFYES_NBYTES
DECL|DMA_NBYTES_MLOFFYES_SMLOE_MASK|macro|DMA_NBYTES_MLOFFYES_SMLOE_MASK
DECL|DMA_NBYTES_MLOFFYES_SMLOE_SHIFT|macro|DMA_NBYTES_MLOFFYES_SMLOE_SHIFT
DECL|DMA_NBYTES_MLOFFYES_SMLOE|macro|DMA_NBYTES_MLOFFYES_SMLOE
DECL|DMA_SADDR_COUNT|macro|DMA_SADDR_COUNT
DECL|DMA_SADDR_SADDR_MASK|macro|DMA_SADDR_SADDR_MASK
DECL|DMA_SADDR_SADDR_SHIFT|macro|DMA_SADDR_SADDR_SHIFT
DECL|DMA_SADDR_SADDR|macro|DMA_SADDR_SADDR
DECL|DMA_SEEI_NOP_MASK|macro|DMA_SEEI_NOP_MASK
DECL|DMA_SEEI_NOP_SHIFT|macro|DMA_SEEI_NOP_SHIFT
DECL|DMA_SEEI_NOP|macro|DMA_SEEI_NOP
DECL|DMA_SEEI_SAEE_MASK|macro|DMA_SEEI_SAEE_MASK
DECL|DMA_SEEI_SAEE_SHIFT|macro|DMA_SEEI_SAEE_SHIFT
DECL|DMA_SEEI_SAEE|macro|DMA_SEEI_SAEE
DECL|DMA_SEEI_SEEI_MASK|macro|DMA_SEEI_SEEI_MASK
DECL|DMA_SEEI_SEEI_SHIFT|macro|DMA_SEEI_SEEI_SHIFT
DECL|DMA_SEEI_SEEI|macro|DMA_SEEI_SEEI
DECL|DMA_SERQ_NOP_MASK|macro|DMA_SERQ_NOP_MASK
DECL|DMA_SERQ_NOP_SHIFT|macro|DMA_SERQ_NOP_SHIFT
DECL|DMA_SERQ_NOP|macro|DMA_SERQ_NOP
DECL|DMA_SERQ_SAER_MASK|macro|DMA_SERQ_SAER_MASK
DECL|DMA_SERQ_SAER_SHIFT|macro|DMA_SERQ_SAER_SHIFT
DECL|DMA_SERQ_SAER|macro|DMA_SERQ_SAER
DECL|DMA_SERQ_SERQ_MASK|macro|DMA_SERQ_SERQ_MASK
DECL|DMA_SERQ_SERQ_SHIFT|macro|DMA_SERQ_SERQ_SHIFT
DECL|DMA_SERQ_SERQ|macro|DMA_SERQ_SERQ
DECL|DMA_SLAST_COUNT|macro|DMA_SLAST_COUNT
DECL|DMA_SLAST_SLAST_MASK|macro|DMA_SLAST_SLAST_MASK
DECL|DMA_SLAST_SLAST_SHIFT|macro|DMA_SLAST_SLAST_SHIFT
DECL|DMA_SLAST_SLAST|macro|DMA_SLAST_SLAST
DECL|DMA_SOFF_COUNT|macro|DMA_SOFF_COUNT
DECL|DMA_SOFF_SOFF_MASK|macro|DMA_SOFF_SOFF_MASK
DECL|DMA_SOFF_SOFF_SHIFT|macro|DMA_SOFF_SOFF_SHIFT
DECL|DMA_SOFF_SOFF|macro|DMA_SOFF_SOFF
DECL|DMA_SSRT_NOP_MASK|macro|DMA_SSRT_NOP_MASK
DECL|DMA_SSRT_NOP_SHIFT|macro|DMA_SSRT_NOP_SHIFT
DECL|DMA_SSRT_NOP|macro|DMA_SSRT_NOP
DECL|DMA_SSRT_SAST_MASK|macro|DMA_SSRT_SAST_MASK
DECL|DMA_SSRT_SAST_SHIFT|macro|DMA_SSRT_SAST_SHIFT
DECL|DMA_SSRT_SAST|macro|DMA_SSRT_SAST
DECL|DMA_SSRT_SSRT_MASK|macro|DMA_SSRT_SSRT_MASK
DECL|DMA_SSRT_SSRT_SHIFT|macro|DMA_SSRT_SSRT_SHIFT
DECL|DMA_SSRT_SSRT|macro|DMA_SSRT_SSRT
DECL|DMA_Type|typedef|} DMA_Type;
DECL|DMA|member|__IO uint8_t DMA; /**< CMT Direct Memory Access Register, offset: 0xB */
DECL|DOFF|member|__IO uint16_t DOFF; /**< TCD Signed Destination Address Offset, array offset: 0x1014, array step: 0x20 */
DECL|DSADDR|member|__IO uint32_t DSADDR; /**< DMA System Address register, offset: 0x0 */
DECL|DSPI0|macro|DSPI0
DECL|DSPI1|macro|DSPI1
DECL|DSPI2|macro|DSPI2
DECL|DebugMonitor_IRQn|enumerator|DebugMonitor_IRQn = -4, /**< Cortex-M4 Debug Monitor Interrupt */
DECL|D|member|__IO uint8_t D; /**< I2C Data I/O register, offset: 0x4 */
DECL|D|member|__IO uint8_t D; /**< UART Data Register, offset: 0x7 */
DECL|EAR|member|__I uint32_t EAR; /**< Error Address Register, slave port n, array offset: 0x10, array step: 0x8 */
DECL|ECR|member|__IO uint32_t ECR; /**< Error Counter, offset: 0x1C */
DECL|ECR|member|__IO uint32_t ECR; /**< Ethernet Control Register, offset: 0x24 */
DECL|EDR|member|__I uint32_t EDR; /**< Error Detail Register, slave port n, array offset: 0x14, array step: 0x8 */
DECL|ED|member|__I uint8_t ED; /**< UART Extended Data Register, offset: 0xC */
DECL|EEI|member|__IO uint32_t EEI; /**< Enable Error Interrupt Register, offset: 0x14 */
DECL|EIMR|member|__IO uint32_t EIMR; /**< Interrupt Mask Register, offset: 0x8 */
DECL|EIR|member|__IO uint32_t EIR; /**< Interrupt Event Register, offset: 0x4 */
DECL|ENDPOINT|member|} ENDPOINT[16];
DECL|ENDPT|member|__IO uint8_t ENDPT; /**< Endpoint Control register, array offset: 0xC0, array step: 0x4 */
DECL|ENET_1588_Timer_IRQS|macro|ENET_1588_Timer_IRQS
DECL|ENET_1588_Timer_IRQn|enumerator|ENET_1588_Timer_IRQn = 82, /**< Ethernet MAC IEEE 1588 Timer Interrupt */
DECL|ENET_ATCOR_COR_MASK|macro|ENET_ATCOR_COR_MASK
DECL|ENET_ATCOR_COR_SHIFT|macro|ENET_ATCOR_COR_SHIFT
DECL|ENET_ATCOR_COR|macro|ENET_ATCOR_COR
DECL|ENET_ATCR_CAPTURE_MASK|macro|ENET_ATCR_CAPTURE_MASK
DECL|ENET_ATCR_CAPTURE_SHIFT|macro|ENET_ATCR_CAPTURE_SHIFT
DECL|ENET_ATCR_CAPTURE|macro|ENET_ATCR_CAPTURE
DECL|ENET_ATCR_EN_MASK|macro|ENET_ATCR_EN_MASK
DECL|ENET_ATCR_EN_SHIFT|macro|ENET_ATCR_EN_SHIFT
DECL|ENET_ATCR_EN|macro|ENET_ATCR_EN
DECL|ENET_ATCR_OFFEN_MASK|macro|ENET_ATCR_OFFEN_MASK
DECL|ENET_ATCR_OFFEN_SHIFT|macro|ENET_ATCR_OFFEN_SHIFT
DECL|ENET_ATCR_OFFEN|macro|ENET_ATCR_OFFEN
DECL|ENET_ATCR_OFFRST_MASK|macro|ENET_ATCR_OFFRST_MASK
DECL|ENET_ATCR_OFFRST_SHIFT|macro|ENET_ATCR_OFFRST_SHIFT
DECL|ENET_ATCR_OFFRST|macro|ENET_ATCR_OFFRST
DECL|ENET_ATCR_PEREN_MASK|macro|ENET_ATCR_PEREN_MASK
DECL|ENET_ATCR_PEREN_SHIFT|macro|ENET_ATCR_PEREN_SHIFT
DECL|ENET_ATCR_PEREN|macro|ENET_ATCR_PEREN
DECL|ENET_ATCR_PINPER_MASK|macro|ENET_ATCR_PINPER_MASK
DECL|ENET_ATCR_PINPER_SHIFT|macro|ENET_ATCR_PINPER_SHIFT
DECL|ENET_ATCR_PINPER|macro|ENET_ATCR_PINPER
DECL|ENET_ATCR_RESTART_MASK|macro|ENET_ATCR_RESTART_MASK
DECL|ENET_ATCR_RESTART_SHIFT|macro|ENET_ATCR_RESTART_SHIFT
DECL|ENET_ATCR_RESTART|macro|ENET_ATCR_RESTART
DECL|ENET_ATCR_SLAVE_MASK|macro|ENET_ATCR_SLAVE_MASK
DECL|ENET_ATCR_SLAVE_SHIFT|macro|ENET_ATCR_SLAVE_SHIFT
DECL|ENET_ATCR_SLAVE|macro|ENET_ATCR_SLAVE
DECL|ENET_ATINC_INC_CORR_MASK|macro|ENET_ATINC_INC_CORR_MASK
DECL|ENET_ATINC_INC_CORR_SHIFT|macro|ENET_ATINC_INC_CORR_SHIFT
DECL|ENET_ATINC_INC_CORR|macro|ENET_ATINC_INC_CORR
DECL|ENET_ATINC_INC_MASK|macro|ENET_ATINC_INC_MASK
DECL|ENET_ATINC_INC_SHIFT|macro|ENET_ATINC_INC_SHIFT
DECL|ENET_ATINC_INC|macro|ENET_ATINC_INC
DECL|ENET_ATOFF_OFFSET_MASK|macro|ENET_ATOFF_OFFSET_MASK
DECL|ENET_ATOFF_OFFSET_SHIFT|macro|ENET_ATOFF_OFFSET_SHIFT
DECL|ENET_ATOFF_OFFSET|macro|ENET_ATOFF_OFFSET
DECL|ENET_ATPER_PERIOD_MASK|macro|ENET_ATPER_PERIOD_MASK
DECL|ENET_ATPER_PERIOD_SHIFT|macro|ENET_ATPER_PERIOD_SHIFT
DECL|ENET_ATPER_PERIOD|macro|ENET_ATPER_PERIOD
DECL|ENET_ATSTMP_TIMESTAMP_MASK|macro|ENET_ATSTMP_TIMESTAMP_MASK
DECL|ENET_ATSTMP_TIMESTAMP_SHIFT|macro|ENET_ATSTMP_TIMESTAMP_SHIFT
DECL|ENET_ATSTMP_TIMESTAMP|macro|ENET_ATSTMP_TIMESTAMP
DECL|ENET_ATVR_ATIME_MASK|macro|ENET_ATVR_ATIME_MASK
DECL|ENET_ATVR_ATIME_SHIFT|macro|ENET_ATVR_ATIME_SHIFT
DECL|ENET_ATVR_ATIME|macro|ENET_ATVR_ATIME
DECL|ENET_BASE_ADDRS|macro|ENET_BASE_ADDRS
DECL|ENET_BASE_PTRS|macro|ENET_BASE_PTRS
DECL|ENET_BASE|macro|ENET_BASE
DECL|ENET_ECR_DBGEN_MASK|macro|ENET_ECR_DBGEN_MASK
DECL|ENET_ECR_DBGEN_SHIFT|macro|ENET_ECR_DBGEN_SHIFT
DECL|ENET_ECR_DBGEN|macro|ENET_ECR_DBGEN
DECL|ENET_ECR_DBSWP_MASK|macro|ENET_ECR_DBSWP_MASK
DECL|ENET_ECR_DBSWP_SHIFT|macro|ENET_ECR_DBSWP_SHIFT
DECL|ENET_ECR_DBSWP|macro|ENET_ECR_DBSWP
DECL|ENET_ECR_EN1588_MASK|macro|ENET_ECR_EN1588_MASK
DECL|ENET_ECR_EN1588_SHIFT|macro|ENET_ECR_EN1588_SHIFT
DECL|ENET_ECR_EN1588|macro|ENET_ECR_EN1588
DECL|ENET_ECR_ETHEREN_MASK|macro|ENET_ECR_ETHEREN_MASK
DECL|ENET_ECR_ETHEREN_SHIFT|macro|ENET_ECR_ETHEREN_SHIFT
DECL|ENET_ECR_ETHEREN|macro|ENET_ECR_ETHEREN
DECL|ENET_ECR_MAGICEN_MASK|macro|ENET_ECR_MAGICEN_MASK
DECL|ENET_ECR_MAGICEN_SHIFT|macro|ENET_ECR_MAGICEN_SHIFT
DECL|ENET_ECR_MAGICEN|macro|ENET_ECR_MAGICEN
DECL|ENET_ECR_RESET_MASK|macro|ENET_ECR_RESET_MASK
DECL|ENET_ECR_RESET_SHIFT|macro|ENET_ECR_RESET_SHIFT
DECL|ENET_ECR_RESET|macro|ENET_ECR_RESET
DECL|ENET_ECR_SLEEP_MASK|macro|ENET_ECR_SLEEP_MASK
DECL|ENET_ECR_SLEEP_SHIFT|macro|ENET_ECR_SLEEP_SHIFT
DECL|ENET_ECR_SLEEP|macro|ENET_ECR_SLEEP
DECL|ENET_ECR_STOPEN_MASK|macro|ENET_ECR_STOPEN_MASK
DECL|ENET_ECR_STOPEN_SHIFT|macro|ENET_ECR_STOPEN_SHIFT
DECL|ENET_ECR_STOPEN|macro|ENET_ECR_STOPEN
DECL|ENET_EIMR_BABR_MASK|macro|ENET_EIMR_BABR_MASK
DECL|ENET_EIMR_BABR_SHIFT|macro|ENET_EIMR_BABR_SHIFT
DECL|ENET_EIMR_BABR|macro|ENET_EIMR_BABR
DECL|ENET_EIMR_BABT_MASK|macro|ENET_EIMR_BABT_MASK
DECL|ENET_EIMR_BABT_SHIFT|macro|ENET_EIMR_BABT_SHIFT
DECL|ENET_EIMR_BABT|macro|ENET_EIMR_BABT
DECL|ENET_EIMR_EBERR_MASK|macro|ENET_EIMR_EBERR_MASK
DECL|ENET_EIMR_EBERR_SHIFT|macro|ENET_EIMR_EBERR_SHIFT
DECL|ENET_EIMR_EBERR|macro|ENET_EIMR_EBERR
DECL|ENET_EIMR_GRA_MASK|macro|ENET_EIMR_GRA_MASK
DECL|ENET_EIMR_GRA_SHIFT|macro|ENET_EIMR_GRA_SHIFT
DECL|ENET_EIMR_GRA|macro|ENET_EIMR_GRA
DECL|ENET_EIMR_LC_MASK|macro|ENET_EIMR_LC_MASK
DECL|ENET_EIMR_LC_SHIFT|macro|ENET_EIMR_LC_SHIFT
DECL|ENET_EIMR_LC|macro|ENET_EIMR_LC
DECL|ENET_EIMR_MII_MASK|macro|ENET_EIMR_MII_MASK
DECL|ENET_EIMR_MII_SHIFT|macro|ENET_EIMR_MII_SHIFT
DECL|ENET_EIMR_MII|macro|ENET_EIMR_MII
DECL|ENET_EIMR_PLR_MASK|macro|ENET_EIMR_PLR_MASK
DECL|ENET_EIMR_PLR_SHIFT|macro|ENET_EIMR_PLR_SHIFT
DECL|ENET_EIMR_PLR|macro|ENET_EIMR_PLR
DECL|ENET_EIMR_RL_MASK|macro|ENET_EIMR_RL_MASK
DECL|ENET_EIMR_RL_SHIFT|macro|ENET_EIMR_RL_SHIFT
DECL|ENET_EIMR_RL|macro|ENET_EIMR_RL
DECL|ENET_EIMR_RXB_MASK|macro|ENET_EIMR_RXB_MASK
DECL|ENET_EIMR_RXB_SHIFT|macro|ENET_EIMR_RXB_SHIFT
DECL|ENET_EIMR_RXB|macro|ENET_EIMR_RXB
DECL|ENET_EIMR_RXF_MASK|macro|ENET_EIMR_RXF_MASK
DECL|ENET_EIMR_RXF_SHIFT|macro|ENET_EIMR_RXF_SHIFT
DECL|ENET_EIMR_RXF|macro|ENET_EIMR_RXF
DECL|ENET_EIMR_TS_AVAIL_MASK|macro|ENET_EIMR_TS_AVAIL_MASK
DECL|ENET_EIMR_TS_AVAIL_SHIFT|macro|ENET_EIMR_TS_AVAIL_SHIFT
DECL|ENET_EIMR_TS_AVAIL|macro|ENET_EIMR_TS_AVAIL
DECL|ENET_EIMR_TS_TIMER_MASK|macro|ENET_EIMR_TS_TIMER_MASK
DECL|ENET_EIMR_TS_TIMER_SHIFT|macro|ENET_EIMR_TS_TIMER_SHIFT
DECL|ENET_EIMR_TS_TIMER|macro|ENET_EIMR_TS_TIMER
DECL|ENET_EIMR_TXB_MASK|macro|ENET_EIMR_TXB_MASK
DECL|ENET_EIMR_TXB_SHIFT|macro|ENET_EIMR_TXB_SHIFT
DECL|ENET_EIMR_TXB|macro|ENET_EIMR_TXB
DECL|ENET_EIMR_TXF_MASK|macro|ENET_EIMR_TXF_MASK
DECL|ENET_EIMR_TXF_SHIFT|macro|ENET_EIMR_TXF_SHIFT
DECL|ENET_EIMR_TXF|macro|ENET_EIMR_TXF
DECL|ENET_EIMR_UN_MASK|macro|ENET_EIMR_UN_MASK
DECL|ENET_EIMR_UN_SHIFT|macro|ENET_EIMR_UN_SHIFT
DECL|ENET_EIMR_UN|macro|ENET_EIMR_UN
DECL|ENET_EIMR_WAKEUP_MASK|macro|ENET_EIMR_WAKEUP_MASK
DECL|ENET_EIMR_WAKEUP_SHIFT|macro|ENET_EIMR_WAKEUP_SHIFT
DECL|ENET_EIMR_WAKEUP|macro|ENET_EIMR_WAKEUP
DECL|ENET_EIR_BABR_MASK|macro|ENET_EIR_BABR_MASK
DECL|ENET_EIR_BABR_SHIFT|macro|ENET_EIR_BABR_SHIFT
DECL|ENET_EIR_BABR|macro|ENET_EIR_BABR
DECL|ENET_EIR_BABT_MASK|macro|ENET_EIR_BABT_MASK
DECL|ENET_EIR_BABT_SHIFT|macro|ENET_EIR_BABT_SHIFT
DECL|ENET_EIR_BABT|macro|ENET_EIR_BABT
DECL|ENET_EIR_EBERR_MASK|macro|ENET_EIR_EBERR_MASK
DECL|ENET_EIR_EBERR_SHIFT|macro|ENET_EIR_EBERR_SHIFT
DECL|ENET_EIR_EBERR|macro|ENET_EIR_EBERR
DECL|ENET_EIR_GRA_MASK|macro|ENET_EIR_GRA_MASK
DECL|ENET_EIR_GRA_SHIFT|macro|ENET_EIR_GRA_SHIFT
DECL|ENET_EIR_GRA|macro|ENET_EIR_GRA
DECL|ENET_EIR_LC_MASK|macro|ENET_EIR_LC_MASK
DECL|ENET_EIR_LC_SHIFT|macro|ENET_EIR_LC_SHIFT
DECL|ENET_EIR_LC|macro|ENET_EIR_LC
DECL|ENET_EIR_MII_MASK|macro|ENET_EIR_MII_MASK
DECL|ENET_EIR_MII_SHIFT|macro|ENET_EIR_MII_SHIFT
DECL|ENET_EIR_MII|macro|ENET_EIR_MII
DECL|ENET_EIR_PLR_MASK|macro|ENET_EIR_PLR_MASK
DECL|ENET_EIR_PLR_SHIFT|macro|ENET_EIR_PLR_SHIFT
DECL|ENET_EIR_PLR|macro|ENET_EIR_PLR
DECL|ENET_EIR_RL_MASK|macro|ENET_EIR_RL_MASK
DECL|ENET_EIR_RL_SHIFT|macro|ENET_EIR_RL_SHIFT
DECL|ENET_EIR_RL|macro|ENET_EIR_RL
DECL|ENET_EIR_RXB_MASK|macro|ENET_EIR_RXB_MASK
DECL|ENET_EIR_RXB_SHIFT|macro|ENET_EIR_RXB_SHIFT
DECL|ENET_EIR_RXB|macro|ENET_EIR_RXB
DECL|ENET_EIR_RXF_MASK|macro|ENET_EIR_RXF_MASK
DECL|ENET_EIR_RXF_SHIFT|macro|ENET_EIR_RXF_SHIFT
DECL|ENET_EIR_RXF|macro|ENET_EIR_RXF
DECL|ENET_EIR_TS_AVAIL_MASK|macro|ENET_EIR_TS_AVAIL_MASK
DECL|ENET_EIR_TS_AVAIL_SHIFT|macro|ENET_EIR_TS_AVAIL_SHIFT
DECL|ENET_EIR_TS_AVAIL|macro|ENET_EIR_TS_AVAIL
DECL|ENET_EIR_TS_TIMER_MASK|macro|ENET_EIR_TS_TIMER_MASK
DECL|ENET_EIR_TS_TIMER_SHIFT|macro|ENET_EIR_TS_TIMER_SHIFT
DECL|ENET_EIR_TS_TIMER|macro|ENET_EIR_TS_TIMER
DECL|ENET_EIR_TXB_MASK|macro|ENET_EIR_TXB_MASK
DECL|ENET_EIR_TXB_SHIFT|macro|ENET_EIR_TXB_SHIFT
DECL|ENET_EIR_TXB|macro|ENET_EIR_TXB
DECL|ENET_EIR_TXF_MASK|macro|ENET_EIR_TXF_MASK
DECL|ENET_EIR_TXF_SHIFT|macro|ENET_EIR_TXF_SHIFT
DECL|ENET_EIR_TXF|macro|ENET_EIR_TXF
DECL|ENET_EIR_UN_MASK|macro|ENET_EIR_UN_MASK
DECL|ENET_EIR_UN_SHIFT|macro|ENET_EIR_UN_SHIFT
DECL|ENET_EIR_UN|macro|ENET_EIR_UN
DECL|ENET_EIR_WAKEUP_MASK|macro|ENET_EIR_WAKEUP_MASK
DECL|ENET_EIR_WAKEUP_SHIFT|macro|ENET_EIR_WAKEUP_SHIFT
DECL|ENET_EIR_WAKEUP|macro|ENET_EIR_WAKEUP
DECL|ENET_Error_IRQS|macro|ENET_Error_IRQS
DECL|ENET_Error_IRQn|enumerator|ENET_Error_IRQn = 85 /**< Ethernet MAC Error and miscelaneous Interrupt */
DECL|ENET_FTRL_TRUNC_FL_MASK|macro|ENET_FTRL_TRUNC_FL_MASK
DECL|ENET_FTRL_TRUNC_FL_SHIFT|macro|ENET_FTRL_TRUNC_FL_SHIFT
DECL|ENET_FTRL_TRUNC_FL|macro|ENET_FTRL_TRUNC_FL
DECL|ENET_GALR_GADDR2_MASK|macro|ENET_GALR_GADDR2_MASK
DECL|ENET_GALR_GADDR2_SHIFT|macro|ENET_GALR_GADDR2_SHIFT
DECL|ENET_GALR_GADDR2|macro|ENET_GALR_GADDR2
DECL|ENET_GAUR_GADDR1_MASK|macro|ENET_GAUR_GADDR1_MASK
DECL|ENET_GAUR_GADDR1_SHIFT|macro|ENET_GAUR_GADDR1_SHIFT
DECL|ENET_GAUR_GADDR1|macro|ENET_GAUR_GADDR1
DECL|ENET_IALR_IADDR2_MASK|macro|ENET_IALR_IADDR2_MASK
DECL|ENET_IALR_IADDR2_SHIFT|macro|ENET_IALR_IADDR2_SHIFT
DECL|ENET_IALR_IADDR2|macro|ENET_IALR_IADDR2
DECL|ENET_IAUR_IADDR1_MASK|macro|ENET_IAUR_IADDR1_MASK
DECL|ENET_IAUR_IADDR1_SHIFT|macro|ENET_IAUR_IADDR1_SHIFT
DECL|ENET_IAUR_IADDR1|macro|ENET_IAUR_IADDR1
DECL|ENET_IEEE_R_ALIGN_COUNT_MASK|macro|ENET_IEEE_R_ALIGN_COUNT_MASK
DECL|ENET_IEEE_R_ALIGN_COUNT_SHIFT|macro|ENET_IEEE_R_ALIGN_COUNT_SHIFT
DECL|ENET_IEEE_R_ALIGN_COUNT|macro|ENET_IEEE_R_ALIGN_COUNT
DECL|ENET_IEEE_R_CRC_COUNT_MASK|macro|ENET_IEEE_R_CRC_COUNT_MASK
DECL|ENET_IEEE_R_CRC_COUNT_SHIFT|macro|ENET_IEEE_R_CRC_COUNT_SHIFT
DECL|ENET_IEEE_R_CRC_COUNT|macro|ENET_IEEE_R_CRC_COUNT
DECL|ENET_IEEE_R_DROP_COUNT_MASK|macro|ENET_IEEE_R_DROP_COUNT_MASK
DECL|ENET_IEEE_R_DROP_COUNT_SHIFT|macro|ENET_IEEE_R_DROP_COUNT_SHIFT
DECL|ENET_IEEE_R_DROP_COUNT|macro|ENET_IEEE_R_DROP_COUNT
DECL|ENET_IEEE_R_FDXFC_COUNT_MASK|macro|ENET_IEEE_R_FDXFC_COUNT_MASK
DECL|ENET_IEEE_R_FDXFC_COUNT_SHIFT|macro|ENET_IEEE_R_FDXFC_COUNT_SHIFT
DECL|ENET_IEEE_R_FDXFC_COUNT|macro|ENET_IEEE_R_FDXFC_COUNT
DECL|ENET_IEEE_R_FRAME_OK_COUNT_MASK|macro|ENET_IEEE_R_FRAME_OK_COUNT_MASK
DECL|ENET_IEEE_R_FRAME_OK_COUNT_SHIFT|macro|ENET_IEEE_R_FRAME_OK_COUNT_SHIFT
DECL|ENET_IEEE_R_FRAME_OK_COUNT|macro|ENET_IEEE_R_FRAME_OK_COUNT
DECL|ENET_IEEE_R_MACERR_COUNT_MASK|macro|ENET_IEEE_R_MACERR_COUNT_MASK
DECL|ENET_IEEE_R_MACERR_COUNT_SHIFT|macro|ENET_IEEE_R_MACERR_COUNT_SHIFT
DECL|ENET_IEEE_R_MACERR_COUNT|macro|ENET_IEEE_R_MACERR_COUNT
DECL|ENET_IEEE_R_OCTETS_OK_COUNT_MASK|macro|ENET_IEEE_R_OCTETS_OK_COUNT_MASK
DECL|ENET_IEEE_R_OCTETS_OK_COUNT_SHIFT|macro|ENET_IEEE_R_OCTETS_OK_COUNT_SHIFT
DECL|ENET_IEEE_R_OCTETS_OK_COUNT|macro|ENET_IEEE_R_OCTETS_OK_COUNT
DECL|ENET_IEEE_T_1COL_COUNT_MASK|macro|ENET_IEEE_T_1COL_COUNT_MASK
DECL|ENET_IEEE_T_1COL_COUNT_SHIFT|macro|ENET_IEEE_T_1COL_COUNT_SHIFT
DECL|ENET_IEEE_T_1COL_COUNT|macro|ENET_IEEE_T_1COL_COUNT
DECL|ENET_IEEE_T_CSERR_COUNT_MASK|macro|ENET_IEEE_T_CSERR_COUNT_MASK
DECL|ENET_IEEE_T_CSERR_COUNT_SHIFT|macro|ENET_IEEE_T_CSERR_COUNT_SHIFT
DECL|ENET_IEEE_T_CSERR_COUNT|macro|ENET_IEEE_T_CSERR_COUNT
DECL|ENET_IEEE_T_DEF_COUNT_MASK|macro|ENET_IEEE_T_DEF_COUNT_MASK
DECL|ENET_IEEE_T_DEF_COUNT_SHIFT|macro|ENET_IEEE_T_DEF_COUNT_SHIFT
DECL|ENET_IEEE_T_DEF_COUNT|macro|ENET_IEEE_T_DEF_COUNT
DECL|ENET_IEEE_T_EXCOL_COUNT_MASK|macro|ENET_IEEE_T_EXCOL_COUNT_MASK
DECL|ENET_IEEE_T_EXCOL_COUNT_SHIFT|macro|ENET_IEEE_T_EXCOL_COUNT_SHIFT
DECL|ENET_IEEE_T_EXCOL_COUNT|macro|ENET_IEEE_T_EXCOL_COUNT
DECL|ENET_IEEE_T_FDXFC_COUNT_MASK|macro|ENET_IEEE_T_FDXFC_COUNT_MASK
DECL|ENET_IEEE_T_FDXFC_COUNT_SHIFT|macro|ENET_IEEE_T_FDXFC_COUNT_SHIFT
DECL|ENET_IEEE_T_FDXFC_COUNT|macro|ENET_IEEE_T_FDXFC_COUNT
DECL|ENET_IEEE_T_FRAME_OK_COUNT_MASK|macro|ENET_IEEE_T_FRAME_OK_COUNT_MASK
DECL|ENET_IEEE_T_FRAME_OK_COUNT_SHIFT|macro|ENET_IEEE_T_FRAME_OK_COUNT_SHIFT
DECL|ENET_IEEE_T_FRAME_OK_COUNT|macro|ENET_IEEE_T_FRAME_OK_COUNT
DECL|ENET_IEEE_T_LCOL_COUNT_MASK|macro|ENET_IEEE_T_LCOL_COUNT_MASK
DECL|ENET_IEEE_T_LCOL_COUNT_SHIFT|macro|ENET_IEEE_T_LCOL_COUNT_SHIFT
DECL|ENET_IEEE_T_LCOL_COUNT|macro|ENET_IEEE_T_LCOL_COUNT
DECL|ENET_IEEE_T_MACERR_COUNT_MASK|macro|ENET_IEEE_T_MACERR_COUNT_MASK
DECL|ENET_IEEE_T_MACERR_COUNT_SHIFT|macro|ENET_IEEE_T_MACERR_COUNT_SHIFT
DECL|ENET_IEEE_T_MACERR_COUNT|macro|ENET_IEEE_T_MACERR_COUNT
DECL|ENET_IEEE_T_MCOL_COUNT_MASK|macro|ENET_IEEE_T_MCOL_COUNT_MASK
DECL|ENET_IEEE_T_MCOL_COUNT_SHIFT|macro|ENET_IEEE_T_MCOL_COUNT_SHIFT
DECL|ENET_IEEE_T_MCOL_COUNT|macro|ENET_IEEE_T_MCOL_COUNT
DECL|ENET_IEEE_T_OCTETS_OK_COUNT_MASK|macro|ENET_IEEE_T_OCTETS_OK_COUNT_MASK
DECL|ENET_IEEE_T_OCTETS_OK_COUNT_SHIFT|macro|ENET_IEEE_T_OCTETS_OK_COUNT_SHIFT
DECL|ENET_IEEE_T_OCTETS_OK_COUNT|macro|ENET_IEEE_T_OCTETS_OK_COUNT
DECL|ENET_MIBC_MIB_CLEAR_MASK|macro|ENET_MIBC_MIB_CLEAR_MASK
DECL|ENET_MIBC_MIB_CLEAR_SHIFT|macro|ENET_MIBC_MIB_CLEAR_SHIFT
DECL|ENET_MIBC_MIB_CLEAR|macro|ENET_MIBC_MIB_CLEAR
DECL|ENET_MIBC_MIB_DIS_MASK|macro|ENET_MIBC_MIB_DIS_MASK
DECL|ENET_MIBC_MIB_DIS_SHIFT|macro|ENET_MIBC_MIB_DIS_SHIFT
DECL|ENET_MIBC_MIB_DIS|macro|ENET_MIBC_MIB_DIS
DECL|ENET_MIBC_MIB_IDLE_MASK|macro|ENET_MIBC_MIB_IDLE_MASK
DECL|ENET_MIBC_MIB_IDLE_SHIFT|macro|ENET_MIBC_MIB_IDLE_SHIFT
DECL|ENET_MIBC_MIB_IDLE|macro|ENET_MIBC_MIB_IDLE
DECL|ENET_MMFR_DATA_MASK|macro|ENET_MMFR_DATA_MASK
DECL|ENET_MMFR_DATA_SHIFT|macro|ENET_MMFR_DATA_SHIFT
DECL|ENET_MMFR_DATA|macro|ENET_MMFR_DATA
DECL|ENET_MMFR_OP_MASK|macro|ENET_MMFR_OP_MASK
DECL|ENET_MMFR_OP_SHIFT|macro|ENET_MMFR_OP_SHIFT
DECL|ENET_MMFR_OP|macro|ENET_MMFR_OP
DECL|ENET_MMFR_PA_MASK|macro|ENET_MMFR_PA_MASK
DECL|ENET_MMFR_PA_SHIFT|macro|ENET_MMFR_PA_SHIFT
DECL|ENET_MMFR_PA|macro|ENET_MMFR_PA
DECL|ENET_MMFR_RA_MASK|macro|ENET_MMFR_RA_MASK
DECL|ENET_MMFR_RA_SHIFT|macro|ENET_MMFR_RA_SHIFT
DECL|ENET_MMFR_RA|macro|ENET_MMFR_RA
DECL|ENET_MMFR_ST_MASK|macro|ENET_MMFR_ST_MASK
DECL|ENET_MMFR_ST_SHIFT|macro|ENET_MMFR_ST_SHIFT
DECL|ENET_MMFR_ST|macro|ENET_MMFR_ST
DECL|ENET_MMFR_TA_MASK|macro|ENET_MMFR_TA_MASK
DECL|ENET_MMFR_TA_SHIFT|macro|ENET_MMFR_TA_SHIFT
DECL|ENET_MMFR_TA|macro|ENET_MMFR_TA
DECL|ENET_MRBR_R_BUF_SIZE_MASK|macro|ENET_MRBR_R_BUF_SIZE_MASK
DECL|ENET_MRBR_R_BUF_SIZE_SHIFT|macro|ENET_MRBR_R_BUF_SIZE_SHIFT
DECL|ENET_MRBR_R_BUF_SIZE|macro|ENET_MRBR_R_BUF_SIZE
DECL|ENET_MSCR_DIS_PRE_MASK|macro|ENET_MSCR_DIS_PRE_MASK
DECL|ENET_MSCR_DIS_PRE_SHIFT|macro|ENET_MSCR_DIS_PRE_SHIFT
DECL|ENET_MSCR_DIS_PRE|macro|ENET_MSCR_DIS_PRE
DECL|ENET_MSCR_HOLDTIME_MASK|macro|ENET_MSCR_HOLDTIME_MASK
DECL|ENET_MSCR_HOLDTIME_SHIFT|macro|ENET_MSCR_HOLDTIME_SHIFT
DECL|ENET_MSCR_HOLDTIME|macro|ENET_MSCR_HOLDTIME
DECL|ENET_MSCR_MII_SPEED_MASK|macro|ENET_MSCR_MII_SPEED_MASK
DECL|ENET_MSCR_MII_SPEED_SHIFT|macro|ENET_MSCR_MII_SPEED_SHIFT
DECL|ENET_MSCR_MII_SPEED|macro|ENET_MSCR_MII_SPEED
DECL|ENET_OPD_OPCODE_MASK|macro|ENET_OPD_OPCODE_MASK
DECL|ENET_OPD_OPCODE_SHIFT|macro|ENET_OPD_OPCODE_SHIFT
DECL|ENET_OPD_OPCODE|macro|ENET_OPD_OPCODE
DECL|ENET_OPD_PAUSE_DUR_MASK|macro|ENET_OPD_PAUSE_DUR_MASK
DECL|ENET_OPD_PAUSE_DUR_SHIFT|macro|ENET_OPD_PAUSE_DUR_SHIFT
DECL|ENET_OPD_PAUSE_DUR|macro|ENET_OPD_PAUSE_DUR
DECL|ENET_PALR_PADDR1_MASK|macro|ENET_PALR_PADDR1_MASK
DECL|ENET_PALR_PADDR1_SHIFT|macro|ENET_PALR_PADDR1_SHIFT
DECL|ENET_PALR_PADDR1|macro|ENET_PALR_PADDR1
DECL|ENET_PAUR_PADDR2_MASK|macro|ENET_PAUR_PADDR2_MASK
DECL|ENET_PAUR_PADDR2_SHIFT|macro|ENET_PAUR_PADDR2_SHIFT
DECL|ENET_PAUR_PADDR2|macro|ENET_PAUR_PADDR2
DECL|ENET_PAUR_TYPE_MASK|macro|ENET_PAUR_TYPE_MASK
DECL|ENET_PAUR_TYPE_SHIFT|macro|ENET_PAUR_TYPE_SHIFT
DECL|ENET_PAUR_TYPE|macro|ENET_PAUR_TYPE
DECL|ENET_RACC_IPDIS_MASK|macro|ENET_RACC_IPDIS_MASK
DECL|ENET_RACC_IPDIS_SHIFT|macro|ENET_RACC_IPDIS_SHIFT
DECL|ENET_RACC_IPDIS|macro|ENET_RACC_IPDIS
DECL|ENET_RACC_LINEDIS_MASK|macro|ENET_RACC_LINEDIS_MASK
DECL|ENET_RACC_LINEDIS_SHIFT|macro|ENET_RACC_LINEDIS_SHIFT
DECL|ENET_RACC_LINEDIS|macro|ENET_RACC_LINEDIS
DECL|ENET_RACC_PADREM_MASK|macro|ENET_RACC_PADREM_MASK
DECL|ENET_RACC_PADREM_SHIFT|macro|ENET_RACC_PADREM_SHIFT
DECL|ENET_RACC_PADREM|macro|ENET_RACC_PADREM
DECL|ENET_RACC_PRODIS_MASK|macro|ENET_RACC_PRODIS_MASK
DECL|ENET_RACC_PRODIS_SHIFT|macro|ENET_RACC_PRODIS_SHIFT
DECL|ENET_RACC_PRODIS|macro|ENET_RACC_PRODIS
DECL|ENET_RACC_SHIFT16_MASK|macro|ENET_RACC_SHIFT16_MASK
DECL|ENET_RACC_SHIFT16_SHIFT|macro|ENET_RACC_SHIFT16_SHIFT
DECL|ENET_RACC_SHIFT16|macro|ENET_RACC_SHIFT16
DECL|ENET_RAEM_RX_ALMOST_EMPTY_MASK|macro|ENET_RAEM_RX_ALMOST_EMPTY_MASK
DECL|ENET_RAEM_RX_ALMOST_EMPTY_SHIFT|macro|ENET_RAEM_RX_ALMOST_EMPTY_SHIFT
DECL|ENET_RAEM_RX_ALMOST_EMPTY|macro|ENET_RAEM_RX_ALMOST_EMPTY
DECL|ENET_RAFL_RX_ALMOST_FULL_MASK|macro|ENET_RAFL_RX_ALMOST_FULL_MASK
DECL|ENET_RAFL_RX_ALMOST_FULL_SHIFT|macro|ENET_RAFL_RX_ALMOST_FULL_SHIFT
DECL|ENET_RAFL_RX_ALMOST_FULL|macro|ENET_RAFL_RX_ALMOST_FULL
DECL|ENET_RCR_BC_REJ_MASK|macro|ENET_RCR_BC_REJ_MASK
DECL|ENET_RCR_BC_REJ_SHIFT|macro|ENET_RCR_BC_REJ_SHIFT
DECL|ENET_RCR_BC_REJ|macro|ENET_RCR_BC_REJ
DECL|ENET_RCR_CFEN_MASK|macro|ENET_RCR_CFEN_MASK
DECL|ENET_RCR_CFEN_SHIFT|macro|ENET_RCR_CFEN_SHIFT
DECL|ENET_RCR_CFEN|macro|ENET_RCR_CFEN
DECL|ENET_RCR_CRCFWD_MASK|macro|ENET_RCR_CRCFWD_MASK
DECL|ENET_RCR_CRCFWD_SHIFT|macro|ENET_RCR_CRCFWD_SHIFT
DECL|ENET_RCR_CRCFWD|macro|ENET_RCR_CRCFWD
DECL|ENET_RCR_DRT_MASK|macro|ENET_RCR_DRT_MASK
DECL|ENET_RCR_DRT_SHIFT|macro|ENET_RCR_DRT_SHIFT
DECL|ENET_RCR_DRT|macro|ENET_RCR_DRT
DECL|ENET_RCR_FCE_MASK|macro|ENET_RCR_FCE_MASK
DECL|ENET_RCR_FCE_SHIFT|macro|ENET_RCR_FCE_SHIFT
DECL|ENET_RCR_FCE|macro|ENET_RCR_FCE
DECL|ENET_RCR_GRS_MASK|macro|ENET_RCR_GRS_MASK
DECL|ENET_RCR_GRS_SHIFT|macro|ENET_RCR_GRS_SHIFT
DECL|ENET_RCR_GRS|macro|ENET_RCR_GRS
DECL|ENET_RCR_LOOP_MASK|macro|ENET_RCR_LOOP_MASK
DECL|ENET_RCR_LOOP_SHIFT|macro|ENET_RCR_LOOP_SHIFT
DECL|ENET_RCR_LOOP|macro|ENET_RCR_LOOP
DECL|ENET_RCR_MAX_FL_MASK|macro|ENET_RCR_MAX_FL_MASK
DECL|ENET_RCR_MAX_FL_SHIFT|macro|ENET_RCR_MAX_FL_SHIFT
DECL|ENET_RCR_MAX_FL|macro|ENET_RCR_MAX_FL
DECL|ENET_RCR_MII_MODE_MASK|macro|ENET_RCR_MII_MODE_MASK
DECL|ENET_RCR_MII_MODE_SHIFT|macro|ENET_RCR_MII_MODE_SHIFT
DECL|ENET_RCR_MII_MODE|macro|ENET_RCR_MII_MODE
DECL|ENET_RCR_NLC_MASK|macro|ENET_RCR_NLC_MASK
DECL|ENET_RCR_NLC_SHIFT|macro|ENET_RCR_NLC_SHIFT
DECL|ENET_RCR_NLC|macro|ENET_RCR_NLC
DECL|ENET_RCR_PADEN_MASK|macro|ENET_RCR_PADEN_MASK
DECL|ENET_RCR_PADEN_SHIFT|macro|ENET_RCR_PADEN_SHIFT
DECL|ENET_RCR_PADEN|macro|ENET_RCR_PADEN
DECL|ENET_RCR_PAUFWD_MASK|macro|ENET_RCR_PAUFWD_MASK
DECL|ENET_RCR_PAUFWD_SHIFT|macro|ENET_RCR_PAUFWD_SHIFT
DECL|ENET_RCR_PAUFWD|macro|ENET_RCR_PAUFWD
DECL|ENET_RCR_PROM_MASK|macro|ENET_RCR_PROM_MASK
DECL|ENET_RCR_PROM_SHIFT|macro|ENET_RCR_PROM_SHIFT
DECL|ENET_RCR_PROM|macro|ENET_RCR_PROM
DECL|ENET_RCR_RMII_10T_MASK|macro|ENET_RCR_RMII_10T_MASK
DECL|ENET_RCR_RMII_10T_SHIFT|macro|ENET_RCR_RMII_10T_SHIFT
DECL|ENET_RCR_RMII_10T|macro|ENET_RCR_RMII_10T
DECL|ENET_RCR_RMII_MODE_MASK|macro|ENET_RCR_RMII_MODE_MASK
DECL|ENET_RCR_RMII_MODE_SHIFT|macro|ENET_RCR_RMII_MODE_SHIFT
DECL|ENET_RCR_RMII_MODE|macro|ENET_RCR_RMII_MODE
DECL|ENET_RDAR_RDAR_MASK|macro|ENET_RDAR_RDAR_MASK
DECL|ENET_RDAR_RDAR_SHIFT|macro|ENET_RDAR_RDAR_SHIFT
DECL|ENET_RDAR_RDAR|macro|ENET_RDAR_RDAR
DECL|ENET_RDSR_R_DES_START_MASK|macro|ENET_RDSR_R_DES_START_MASK
DECL|ENET_RDSR_R_DES_START_SHIFT|macro|ENET_RDSR_R_DES_START_SHIFT
DECL|ENET_RDSR_R_DES_START|macro|ENET_RDSR_R_DES_START
DECL|ENET_RMON_R_BC_PKT_COUNT_MASK|macro|ENET_RMON_R_BC_PKT_COUNT_MASK
DECL|ENET_RMON_R_BC_PKT_COUNT_SHIFT|macro|ENET_RMON_R_BC_PKT_COUNT_SHIFT
DECL|ENET_RMON_R_BC_PKT_COUNT|macro|ENET_RMON_R_BC_PKT_COUNT
DECL|ENET_RMON_R_CRC_ALIGN_COUNT_MASK|macro|ENET_RMON_R_CRC_ALIGN_COUNT_MASK
DECL|ENET_RMON_R_CRC_ALIGN_COUNT_SHIFT|macro|ENET_RMON_R_CRC_ALIGN_COUNT_SHIFT
DECL|ENET_RMON_R_CRC_ALIGN_COUNT|macro|ENET_RMON_R_CRC_ALIGN_COUNT
DECL|ENET_RMON_R_DROP_REG|macro|ENET_RMON_R_DROP_REG
DECL|ENET_RMON_R_FRAG_COUNT_MASK|macro|ENET_RMON_R_FRAG_COUNT_MASK
DECL|ENET_RMON_R_FRAG_COUNT_SHIFT|macro|ENET_RMON_R_FRAG_COUNT_SHIFT
DECL|ENET_RMON_R_FRAG_COUNT|macro|ENET_RMON_R_FRAG_COUNT
DECL|ENET_RMON_R_FRAME_OK_REG|macro|ENET_RMON_R_FRAME_OK_REG
DECL|ENET_RMON_R_JAB_COUNT_MASK|macro|ENET_RMON_R_JAB_COUNT_MASK
DECL|ENET_RMON_R_JAB_COUNT_SHIFT|macro|ENET_RMON_R_JAB_COUNT_SHIFT
DECL|ENET_RMON_R_JAB_COUNT|macro|ENET_RMON_R_JAB_COUNT
DECL|ENET_RMON_R_MC_PKT_COUNT_MASK|macro|ENET_RMON_R_MC_PKT_COUNT_MASK
DECL|ENET_RMON_R_MC_PKT_COUNT_SHIFT|macro|ENET_RMON_R_MC_PKT_COUNT_SHIFT
DECL|ENET_RMON_R_MC_PKT_COUNT|macro|ENET_RMON_R_MC_PKT_COUNT
DECL|ENET_RMON_R_OCTETS_COUNT_MASK|macro|ENET_RMON_R_OCTETS_COUNT_MASK
DECL|ENET_RMON_R_OCTETS_COUNT_SHIFT|macro|ENET_RMON_R_OCTETS_COUNT_SHIFT
DECL|ENET_RMON_R_OCTETS_COUNT|macro|ENET_RMON_R_OCTETS_COUNT
DECL|ENET_RMON_R_OVERSIZE_COUNT_MASK|macro|ENET_RMON_R_OVERSIZE_COUNT_MASK
DECL|ENET_RMON_R_OVERSIZE_COUNT_SHIFT|macro|ENET_RMON_R_OVERSIZE_COUNT_SHIFT
DECL|ENET_RMON_R_OVERSIZE_COUNT|macro|ENET_RMON_R_OVERSIZE_COUNT
DECL|ENET_RMON_R_P1024TO2047_COUNT_MASK|macro|ENET_RMON_R_P1024TO2047_COUNT_MASK
DECL|ENET_RMON_R_P1024TO2047_COUNT_SHIFT|macro|ENET_RMON_R_P1024TO2047_COUNT_SHIFT
DECL|ENET_RMON_R_P1024TO2047_COUNT|macro|ENET_RMON_R_P1024TO2047_COUNT
DECL|ENET_RMON_R_P128TO255_COUNT_MASK|macro|ENET_RMON_R_P128TO255_COUNT_MASK
DECL|ENET_RMON_R_P128TO255_COUNT_SHIFT|macro|ENET_RMON_R_P128TO255_COUNT_SHIFT
DECL|ENET_RMON_R_P128TO255_COUNT|macro|ENET_RMON_R_P128TO255_COUNT
DECL|ENET_RMON_R_P256TO511_COUNT_MASK|macro|ENET_RMON_R_P256TO511_COUNT_MASK
DECL|ENET_RMON_R_P256TO511_COUNT_SHIFT|macro|ENET_RMON_R_P256TO511_COUNT_SHIFT
DECL|ENET_RMON_R_P256TO511_COUNT|macro|ENET_RMON_R_P256TO511_COUNT
DECL|ENET_RMON_R_P512TO1023_COUNT_MASK|macro|ENET_RMON_R_P512TO1023_COUNT_MASK
DECL|ENET_RMON_R_P512TO1023_COUNT_SHIFT|macro|ENET_RMON_R_P512TO1023_COUNT_SHIFT
DECL|ENET_RMON_R_P512TO1023_COUNT|macro|ENET_RMON_R_P512TO1023_COUNT
DECL|ENET_RMON_R_P64_COUNT_MASK|macro|ENET_RMON_R_P64_COUNT_MASK
DECL|ENET_RMON_R_P64_COUNT_SHIFT|macro|ENET_RMON_R_P64_COUNT_SHIFT
DECL|ENET_RMON_R_P64_COUNT|macro|ENET_RMON_R_P64_COUNT
DECL|ENET_RMON_R_P65TO127_COUNT_MASK|macro|ENET_RMON_R_P65TO127_COUNT_MASK
DECL|ENET_RMON_R_P65TO127_COUNT_SHIFT|macro|ENET_RMON_R_P65TO127_COUNT_SHIFT
DECL|ENET_RMON_R_P65TO127_COUNT|macro|ENET_RMON_R_P65TO127_COUNT
DECL|ENET_RMON_R_PACKETS_COUNT_MASK|macro|ENET_RMON_R_PACKETS_COUNT_MASK
DECL|ENET_RMON_R_PACKETS_COUNT_SHIFT|macro|ENET_RMON_R_PACKETS_COUNT_SHIFT
DECL|ENET_RMON_R_PACKETS_COUNT|macro|ENET_RMON_R_PACKETS_COUNT
DECL|ENET_RMON_R_P_GTE2048_COUNT_MASK|macro|ENET_RMON_R_P_GTE2048_COUNT_MASK
DECL|ENET_RMON_R_P_GTE2048_COUNT_SHIFT|macro|ENET_RMON_R_P_GTE2048_COUNT_SHIFT
DECL|ENET_RMON_R_P_GTE2048_COUNT|macro|ENET_RMON_R_P_GTE2048_COUNT
DECL|ENET_RMON_R_UNDERSIZE_COUNT_MASK|macro|ENET_RMON_R_UNDERSIZE_COUNT_MASK
DECL|ENET_RMON_R_UNDERSIZE_COUNT_SHIFT|macro|ENET_RMON_R_UNDERSIZE_COUNT_SHIFT
DECL|ENET_RMON_R_UNDERSIZE_COUNT|macro|ENET_RMON_R_UNDERSIZE_COUNT
DECL|ENET_RMON_T_BC_PKT_TXPKTS_MASK|macro|ENET_RMON_T_BC_PKT_TXPKTS_MASK
DECL|ENET_RMON_T_BC_PKT_TXPKTS_SHIFT|macro|ENET_RMON_T_BC_PKT_TXPKTS_SHIFT
DECL|ENET_RMON_T_BC_PKT_TXPKTS|macro|ENET_RMON_T_BC_PKT_TXPKTS
DECL|ENET_RMON_T_COL_TXPKTS_MASK|macro|ENET_RMON_T_COL_TXPKTS_MASK
DECL|ENET_RMON_T_COL_TXPKTS_SHIFT|macro|ENET_RMON_T_COL_TXPKTS_SHIFT
DECL|ENET_RMON_T_COL_TXPKTS|macro|ENET_RMON_T_COL_TXPKTS
DECL|ENET_RMON_T_CRC_ALIGN_TXPKTS_MASK|macro|ENET_RMON_T_CRC_ALIGN_TXPKTS_MASK
DECL|ENET_RMON_T_CRC_ALIGN_TXPKTS_SHIFT|macro|ENET_RMON_T_CRC_ALIGN_TXPKTS_SHIFT
DECL|ENET_RMON_T_CRC_ALIGN_TXPKTS|macro|ENET_RMON_T_CRC_ALIGN_TXPKTS
DECL|ENET_RMON_T_FRAG_TXPKTS_MASK|macro|ENET_RMON_T_FRAG_TXPKTS_MASK
DECL|ENET_RMON_T_FRAG_TXPKTS_SHIFT|macro|ENET_RMON_T_FRAG_TXPKTS_SHIFT
DECL|ENET_RMON_T_FRAG_TXPKTS|macro|ENET_RMON_T_FRAG_TXPKTS
DECL|ENET_RMON_T_JAB_TXPKTS_MASK|macro|ENET_RMON_T_JAB_TXPKTS_MASK
DECL|ENET_RMON_T_JAB_TXPKTS_SHIFT|macro|ENET_RMON_T_JAB_TXPKTS_SHIFT
DECL|ENET_RMON_T_JAB_TXPKTS|macro|ENET_RMON_T_JAB_TXPKTS
DECL|ENET_RMON_T_MC_PKT_TXPKTS_MASK|macro|ENET_RMON_T_MC_PKT_TXPKTS_MASK
DECL|ENET_RMON_T_MC_PKT_TXPKTS_SHIFT|macro|ENET_RMON_T_MC_PKT_TXPKTS_SHIFT
DECL|ENET_RMON_T_MC_PKT_TXPKTS|macro|ENET_RMON_T_MC_PKT_TXPKTS
DECL|ENET_RMON_T_OCTETS_TXOCTS_MASK|macro|ENET_RMON_T_OCTETS_TXOCTS_MASK
DECL|ENET_RMON_T_OCTETS_TXOCTS_SHIFT|macro|ENET_RMON_T_OCTETS_TXOCTS_SHIFT
DECL|ENET_RMON_T_OCTETS_TXOCTS|macro|ENET_RMON_T_OCTETS_TXOCTS
DECL|ENET_RMON_T_OVERSIZE_TXPKTS_MASK|macro|ENET_RMON_T_OVERSIZE_TXPKTS_MASK
DECL|ENET_RMON_T_OVERSIZE_TXPKTS_SHIFT|macro|ENET_RMON_T_OVERSIZE_TXPKTS_SHIFT
DECL|ENET_RMON_T_OVERSIZE_TXPKTS|macro|ENET_RMON_T_OVERSIZE_TXPKTS
DECL|ENET_RMON_T_P1024TO2047_TXPKTS_MASK|macro|ENET_RMON_T_P1024TO2047_TXPKTS_MASK
DECL|ENET_RMON_T_P1024TO2047_TXPKTS_SHIFT|macro|ENET_RMON_T_P1024TO2047_TXPKTS_SHIFT
DECL|ENET_RMON_T_P1024TO2047_TXPKTS|macro|ENET_RMON_T_P1024TO2047_TXPKTS
DECL|ENET_RMON_T_P128TO255_TXPKTS_MASK|macro|ENET_RMON_T_P128TO255_TXPKTS_MASK
DECL|ENET_RMON_T_P128TO255_TXPKTS_SHIFT|macro|ENET_RMON_T_P128TO255_TXPKTS_SHIFT
DECL|ENET_RMON_T_P128TO255_TXPKTS|macro|ENET_RMON_T_P128TO255_TXPKTS
DECL|ENET_RMON_T_P256TO511_TXPKTS_MASK|macro|ENET_RMON_T_P256TO511_TXPKTS_MASK
DECL|ENET_RMON_T_P256TO511_TXPKTS_SHIFT|macro|ENET_RMON_T_P256TO511_TXPKTS_SHIFT
DECL|ENET_RMON_T_P256TO511_TXPKTS|macro|ENET_RMON_T_P256TO511_TXPKTS
DECL|ENET_RMON_T_P512TO1023_TXPKTS_MASK|macro|ENET_RMON_T_P512TO1023_TXPKTS_MASK
DECL|ENET_RMON_T_P512TO1023_TXPKTS_SHIFT|macro|ENET_RMON_T_P512TO1023_TXPKTS_SHIFT
DECL|ENET_RMON_T_P512TO1023_TXPKTS|macro|ENET_RMON_T_P512TO1023_TXPKTS
DECL|ENET_RMON_T_P64_TXPKTS_MASK|macro|ENET_RMON_T_P64_TXPKTS_MASK
DECL|ENET_RMON_T_P64_TXPKTS_SHIFT|macro|ENET_RMON_T_P64_TXPKTS_SHIFT
DECL|ENET_RMON_T_P64_TXPKTS|macro|ENET_RMON_T_P64_TXPKTS
DECL|ENET_RMON_T_P65TO127_TXPKTS_MASK|macro|ENET_RMON_T_P65TO127_TXPKTS_MASK
DECL|ENET_RMON_T_P65TO127_TXPKTS_SHIFT|macro|ENET_RMON_T_P65TO127_TXPKTS_SHIFT
DECL|ENET_RMON_T_P65TO127_TXPKTS|macro|ENET_RMON_T_P65TO127_TXPKTS
DECL|ENET_RMON_T_PACKETS_TXPKTS_MASK|macro|ENET_RMON_T_PACKETS_TXPKTS_MASK
DECL|ENET_RMON_T_PACKETS_TXPKTS_SHIFT|macro|ENET_RMON_T_PACKETS_TXPKTS_SHIFT
DECL|ENET_RMON_T_PACKETS_TXPKTS|macro|ENET_RMON_T_PACKETS_TXPKTS
DECL|ENET_RMON_T_P_GTE2048_TXPKTS_MASK|macro|ENET_RMON_T_P_GTE2048_TXPKTS_MASK
DECL|ENET_RMON_T_P_GTE2048_TXPKTS_SHIFT|macro|ENET_RMON_T_P_GTE2048_TXPKTS_SHIFT
DECL|ENET_RMON_T_P_GTE2048_TXPKTS|macro|ENET_RMON_T_P_GTE2048_TXPKTS
DECL|ENET_RMON_T_UNDERSIZE_TXPKTS_MASK|macro|ENET_RMON_T_UNDERSIZE_TXPKTS_MASK
DECL|ENET_RMON_T_UNDERSIZE_TXPKTS_SHIFT|macro|ENET_RMON_T_UNDERSIZE_TXPKTS_SHIFT
DECL|ENET_RMON_T_UNDERSIZE_TXPKTS|macro|ENET_RMON_T_UNDERSIZE_TXPKTS
DECL|ENET_RSEM_RX_SECTION_EMPTY_MASK|macro|ENET_RSEM_RX_SECTION_EMPTY_MASK
DECL|ENET_RSEM_RX_SECTION_EMPTY_SHIFT|macro|ENET_RSEM_RX_SECTION_EMPTY_SHIFT
DECL|ENET_RSEM_RX_SECTION_EMPTY|macro|ENET_RSEM_RX_SECTION_EMPTY
DECL|ENET_RSEM_STAT_SECTION_EMPTY_MASK|macro|ENET_RSEM_STAT_SECTION_EMPTY_MASK
DECL|ENET_RSEM_STAT_SECTION_EMPTY_SHIFT|macro|ENET_RSEM_STAT_SECTION_EMPTY_SHIFT
DECL|ENET_RSEM_STAT_SECTION_EMPTY|macro|ENET_RSEM_STAT_SECTION_EMPTY
DECL|ENET_RSFL_RX_SECTION_FULL_MASK|macro|ENET_RSFL_RX_SECTION_FULL_MASK
DECL|ENET_RSFL_RX_SECTION_FULL_SHIFT|macro|ENET_RSFL_RX_SECTION_FULL_SHIFT
DECL|ENET_RSFL_RX_SECTION_FULL|macro|ENET_RSFL_RX_SECTION_FULL
DECL|ENET_Receive_IRQS|macro|ENET_Receive_IRQS
DECL|ENET_Receive_IRQn|enumerator|ENET_Receive_IRQn = 84, /**< Ethernet MAC Receive Interrupt */
DECL|ENET_TACC_IPCHK_MASK|macro|ENET_TACC_IPCHK_MASK
DECL|ENET_TACC_IPCHK_SHIFT|macro|ENET_TACC_IPCHK_SHIFT
DECL|ENET_TACC_IPCHK|macro|ENET_TACC_IPCHK
DECL|ENET_TACC_PROCHK_MASK|macro|ENET_TACC_PROCHK_MASK
DECL|ENET_TACC_PROCHK_SHIFT|macro|ENET_TACC_PROCHK_SHIFT
DECL|ENET_TACC_PROCHK|macro|ENET_TACC_PROCHK
DECL|ENET_TACC_SHIFT16_MASK|macro|ENET_TACC_SHIFT16_MASK
DECL|ENET_TACC_SHIFT16_SHIFT|macro|ENET_TACC_SHIFT16_SHIFT
DECL|ENET_TACC_SHIFT16|macro|ENET_TACC_SHIFT16
DECL|ENET_TAEM_TX_ALMOST_EMPTY_MASK|macro|ENET_TAEM_TX_ALMOST_EMPTY_MASK
DECL|ENET_TAEM_TX_ALMOST_EMPTY_SHIFT|macro|ENET_TAEM_TX_ALMOST_EMPTY_SHIFT
DECL|ENET_TAEM_TX_ALMOST_EMPTY|macro|ENET_TAEM_TX_ALMOST_EMPTY
DECL|ENET_TAFL_TX_ALMOST_FULL_MASK|macro|ENET_TAFL_TX_ALMOST_FULL_MASK
DECL|ENET_TAFL_TX_ALMOST_FULL_SHIFT|macro|ENET_TAFL_TX_ALMOST_FULL_SHIFT
DECL|ENET_TAFL_TX_ALMOST_FULL|macro|ENET_TAFL_TX_ALMOST_FULL
DECL|ENET_TCCR_COUNT|macro|ENET_TCCR_COUNT
DECL|ENET_TCCR_TCC_MASK|macro|ENET_TCCR_TCC_MASK
DECL|ENET_TCCR_TCC_SHIFT|macro|ENET_TCCR_TCC_SHIFT
DECL|ENET_TCCR_TCC|macro|ENET_TCCR_TCC
DECL|ENET_TCR_ADDINS_MASK|macro|ENET_TCR_ADDINS_MASK
DECL|ENET_TCR_ADDINS_SHIFT|macro|ENET_TCR_ADDINS_SHIFT
DECL|ENET_TCR_ADDINS|macro|ENET_TCR_ADDINS
DECL|ENET_TCR_ADDSEL_MASK|macro|ENET_TCR_ADDSEL_MASK
DECL|ENET_TCR_ADDSEL_SHIFT|macro|ENET_TCR_ADDSEL_SHIFT
DECL|ENET_TCR_ADDSEL|macro|ENET_TCR_ADDSEL
DECL|ENET_TCR_CRCFWD_MASK|macro|ENET_TCR_CRCFWD_MASK
DECL|ENET_TCR_CRCFWD_SHIFT|macro|ENET_TCR_CRCFWD_SHIFT
DECL|ENET_TCR_CRCFWD|macro|ENET_TCR_CRCFWD
DECL|ENET_TCR_FDEN_MASK|macro|ENET_TCR_FDEN_MASK
DECL|ENET_TCR_FDEN_SHIFT|macro|ENET_TCR_FDEN_SHIFT
DECL|ENET_TCR_FDEN|macro|ENET_TCR_FDEN
DECL|ENET_TCR_GTS_MASK|macro|ENET_TCR_GTS_MASK
DECL|ENET_TCR_GTS_SHIFT|macro|ENET_TCR_GTS_SHIFT
DECL|ENET_TCR_GTS|macro|ENET_TCR_GTS
DECL|ENET_TCR_RFC_PAUSE_MASK|macro|ENET_TCR_RFC_PAUSE_MASK
DECL|ENET_TCR_RFC_PAUSE_SHIFT|macro|ENET_TCR_RFC_PAUSE_SHIFT
DECL|ENET_TCR_RFC_PAUSE|macro|ENET_TCR_RFC_PAUSE
DECL|ENET_TCR_TFC_PAUSE_MASK|macro|ENET_TCR_TFC_PAUSE_MASK
DECL|ENET_TCR_TFC_PAUSE_SHIFT|macro|ENET_TCR_TFC_PAUSE_SHIFT
DECL|ENET_TCR_TFC_PAUSE|macro|ENET_TCR_TFC_PAUSE
DECL|ENET_TCSR_COUNT|macro|ENET_TCSR_COUNT
DECL|ENET_TCSR_TDRE_MASK|macro|ENET_TCSR_TDRE_MASK
DECL|ENET_TCSR_TDRE_SHIFT|macro|ENET_TCSR_TDRE_SHIFT
DECL|ENET_TCSR_TDRE|macro|ENET_TCSR_TDRE
DECL|ENET_TCSR_TF_MASK|macro|ENET_TCSR_TF_MASK
DECL|ENET_TCSR_TF_SHIFT|macro|ENET_TCSR_TF_SHIFT
DECL|ENET_TCSR_TF|macro|ENET_TCSR_TF
DECL|ENET_TCSR_TIE_MASK|macro|ENET_TCSR_TIE_MASK
DECL|ENET_TCSR_TIE_SHIFT|macro|ENET_TCSR_TIE_SHIFT
DECL|ENET_TCSR_TIE|macro|ENET_TCSR_TIE
DECL|ENET_TCSR_TMODE_MASK|macro|ENET_TCSR_TMODE_MASK
DECL|ENET_TCSR_TMODE_SHIFT|macro|ENET_TCSR_TMODE_SHIFT
DECL|ENET_TCSR_TMODE|macro|ENET_TCSR_TMODE
DECL|ENET_TDAR_TDAR_MASK|macro|ENET_TDAR_TDAR_MASK
DECL|ENET_TDAR_TDAR_SHIFT|macro|ENET_TDAR_TDAR_SHIFT
DECL|ENET_TDAR_TDAR|macro|ENET_TDAR_TDAR
DECL|ENET_TDSR_X_DES_START_MASK|macro|ENET_TDSR_X_DES_START_MASK
DECL|ENET_TDSR_X_DES_START_SHIFT|macro|ENET_TDSR_X_DES_START_SHIFT
DECL|ENET_TDSR_X_DES_START|macro|ENET_TDSR_X_DES_START
DECL|ENET_TFWR_STRFWD_MASK|macro|ENET_TFWR_STRFWD_MASK
DECL|ENET_TFWR_STRFWD_SHIFT|macro|ENET_TFWR_STRFWD_SHIFT
DECL|ENET_TFWR_STRFWD|macro|ENET_TFWR_STRFWD
DECL|ENET_TFWR_TFWR_MASK|macro|ENET_TFWR_TFWR_MASK
DECL|ENET_TFWR_TFWR_SHIFT|macro|ENET_TFWR_TFWR_SHIFT
DECL|ENET_TFWR_TFWR|macro|ENET_TFWR_TFWR
DECL|ENET_TGSR_TF0_MASK|macro|ENET_TGSR_TF0_MASK
DECL|ENET_TGSR_TF0_SHIFT|macro|ENET_TGSR_TF0_SHIFT
DECL|ENET_TGSR_TF0|macro|ENET_TGSR_TF0
DECL|ENET_TGSR_TF1_MASK|macro|ENET_TGSR_TF1_MASK
DECL|ENET_TGSR_TF1_SHIFT|macro|ENET_TGSR_TF1_SHIFT
DECL|ENET_TGSR_TF1|macro|ENET_TGSR_TF1
DECL|ENET_TGSR_TF2_MASK|macro|ENET_TGSR_TF2_MASK
DECL|ENET_TGSR_TF2_SHIFT|macro|ENET_TGSR_TF2_SHIFT
DECL|ENET_TGSR_TF2|macro|ENET_TGSR_TF2
DECL|ENET_TGSR_TF3_MASK|macro|ENET_TGSR_TF3_MASK
DECL|ENET_TGSR_TF3_SHIFT|macro|ENET_TGSR_TF3_SHIFT
DECL|ENET_TGSR_TF3|macro|ENET_TGSR_TF3
DECL|ENET_TIPG_IPG_MASK|macro|ENET_TIPG_IPG_MASK
DECL|ENET_TIPG_IPG_SHIFT|macro|ENET_TIPG_IPG_SHIFT
DECL|ENET_TIPG_IPG|macro|ENET_TIPG_IPG
DECL|ENET_TSEM_TX_SECTION_EMPTY_MASK|macro|ENET_TSEM_TX_SECTION_EMPTY_MASK
DECL|ENET_TSEM_TX_SECTION_EMPTY_SHIFT|macro|ENET_TSEM_TX_SECTION_EMPTY_SHIFT
DECL|ENET_TSEM_TX_SECTION_EMPTY|macro|ENET_TSEM_TX_SECTION_EMPTY
DECL|ENET_Transmit_IRQS|macro|ENET_Transmit_IRQS
DECL|ENET_Transmit_IRQn|enumerator|ENET_Transmit_IRQn = 83, /**< Ethernet MAC Transmit Interrupt */
DECL|ENET_Type|typedef|} ENET_Type;
DECL|ENET|macro|ENET
DECL|ERQ|member|__IO uint32_t ERQ; /**< Enable Request Register, offset: 0xC */
DECL|ERREN|member|__IO uint8_t ERREN; /**< Error Interrupt Enable register, offset: 0x8C */
DECL|ERRSTAT|member|__IO uint8_t ERRSTAT; /**< Error Interrupt Status register, offset: 0x88 */
DECL|ERR|member|__IO uint32_t ERR; /**< Error Register, offset: 0x2C */
DECL|ER|member|__O uint32_t ER; /**< RNGA Entropy Register, offset: 0x8 */
DECL|ESR1|member|__IO uint32_t ESR1; /**< Error and Status 1 register, offset: 0x20 */
DECL|ESR2|member|__I uint32_t ESR2; /**< Error and Status 2 register, offset: 0x38 */
DECL|ES|member|__I uint32_t ES; /**< Error Status Register, offset: 0x4 */
DECL|ET7816|member|__IO uint8_t ET7816; /**< UART 7816 Error Threshold Register, offset: 0x1E */
DECL|ETBCC|member|__IO uint32_t ETBCC; /**< ETB Counter Control register, offset: 0x14 */
DECL|ETBCNT|member|__I uint32_t ETBCNT; /**< ETB Counter Value register, offset: 0x1C */
DECL|ETBRL|member|__IO uint32_t ETBRL; /**< ETB Reload register, offset: 0x18 */
DECL|EWM_BASE_ADDRS|macro|EWM_BASE_ADDRS
DECL|EWM_BASE_PTRS|macro|EWM_BASE_PTRS
DECL|EWM_BASE|macro|EWM_BASE
DECL|EWM_CMPH_COMPAREH_MASK|macro|EWM_CMPH_COMPAREH_MASK
DECL|EWM_CMPH_COMPAREH_SHIFT|macro|EWM_CMPH_COMPAREH_SHIFT
DECL|EWM_CMPH_COMPAREH|macro|EWM_CMPH_COMPAREH
DECL|EWM_CMPL_COMPAREL_MASK|macro|EWM_CMPL_COMPAREL_MASK
DECL|EWM_CMPL_COMPAREL_SHIFT|macro|EWM_CMPL_COMPAREL_SHIFT
DECL|EWM_CMPL_COMPAREL|macro|EWM_CMPL_COMPAREL
DECL|EWM_CTRL_ASSIN_MASK|macro|EWM_CTRL_ASSIN_MASK
DECL|EWM_CTRL_ASSIN_SHIFT|macro|EWM_CTRL_ASSIN_SHIFT
DECL|EWM_CTRL_ASSIN|macro|EWM_CTRL_ASSIN
DECL|EWM_CTRL_EWMEN_MASK|macro|EWM_CTRL_EWMEN_MASK
DECL|EWM_CTRL_EWMEN_SHIFT|macro|EWM_CTRL_EWMEN_SHIFT
DECL|EWM_CTRL_EWMEN|macro|EWM_CTRL_EWMEN
DECL|EWM_CTRL_INEN_MASK|macro|EWM_CTRL_INEN_MASK
DECL|EWM_CTRL_INEN_SHIFT|macro|EWM_CTRL_INEN_SHIFT
DECL|EWM_CTRL_INEN|macro|EWM_CTRL_INEN
DECL|EWM_CTRL_INTEN_MASK|macro|EWM_CTRL_INTEN_MASK
DECL|EWM_CTRL_INTEN_SHIFT|macro|EWM_CTRL_INTEN_SHIFT
DECL|EWM_CTRL_INTEN|macro|EWM_CTRL_INTEN
DECL|EWM_IRQS|macro|EWM_IRQS
DECL|EWM_SERV_SERVICE_MASK|macro|EWM_SERV_SERVICE_MASK
DECL|EWM_SERV_SERVICE_SHIFT|macro|EWM_SERV_SERVICE_SHIFT
DECL|EWM_SERV_SERVICE|macro|EWM_SERV_SERVICE
DECL|EWM_Type|typedef|} EWM_Type;
DECL|EWM|macro|EWM
DECL|EXTTRIG|member|__IO uint32_t EXTTRIG; /**< FTM External Trigger, offset: 0x6C */
DECL|F1|member|__IO uint8_t F1; /**< LLWU Flag 1 register, offset: 0x5 */
DECL|F2|member|__IO uint8_t F2; /**< LLWU Flag 2 register, offset: 0x6 */
DECL|F3|member|__I uint8_t F3; /**< LLWU Flag 3 register, offset: 0x7 */
DECL|FB_BASE_ADDRS|macro|FB_BASE_ADDRS
DECL|FB_BASE_PTRS|macro|FB_BASE_PTRS
DECL|FB_BASE|macro|FB_BASE
DECL|FB_CSAR_BA_MASK|macro|FB_CSAR_BA_MASK
DECL|FB_CSAR_BA_SHIFT|macro|FB_CSAR_BA_SHIFT
DECL|FB_CSAR_BA|macro|FB_CSAR_BA
DECL|FB_CSAR_COUNT|macro|FB_CSAR_COUNT
DECL|FB_CSCR_AA_MASK|macro|FB_CSCR_AA_MASK
DECL|FB_CSCR_AA_SHIFT|macro|FB_CSCR_AA_SHIFT
DECL|FB_CSCR_AA|macro|FB_CSCR_AA
DECL|FB_CSCR_ASET_MASK|macro|FB_CSCR_ASET_MASK
DECL|FB_CSCR_ASET_SHIFT|macro|FB_CSCR_ASET_SHIFT
DECL|FB_CSCR_ASET|macro|FB_CSCR_ASET
DECL|FB_CSCR_BEM_MASK|macro|FB_CSCR_BEM_MASK
DECL|FB_CSCR_BEM_SHIFT|macro|FB_CSCR_BEM_SHIFT
DECL|FB_CSCR_BEM|macro|FB_CSCR_BEM
DECL|FB_CSCR_BLS_MASK|macro|FB_CSCR_BLS_MASK
DECL|FB_CSCR_BLS_SHIFT|macro|FB_CSCR_BLS_SHIFT
DECL|FB_CSCR_BLS|macro|FB_CSCR_BLS
DECL|FB_CSCR_BSTR_MASK|macro|FB_CSCR_BSTR_MASK
DECL|FB_CSCR_BSTR_SHIFT|macro|FB_CSCR_BSTR_SHIFT
DECL|FB_CSCR_BSTR|macro|FB_CSCR_BSTR
DECL|FB_CSCR_BSTW_MASK|macro|FB_CSCR_BSTW_MASK
DECL|FB_CSCR_BSTW_SHIFT|macro|FB_CSCR_BSTW_SHIFT
DECL|FB_CSCR_BSTW|macro|FB_CSCR_BSTW
DECL|FB_CSCR_COUNT|macro|FB_CSCR_COUNT
DECL|FB_CSCR_EXTS_MASK|macro|FB_CSCR_EXTS_MASK
DECL|FB_CSCR_EXTS_SHIFT|macro|FB_CSCR_EXTS_SHIFT
DECL|FB_CSCR_EXTS|macro|FB_CSCR_EXTS
DECL|FB_CSCR_PS_MASK|macro|FB_CSCR_PS_MASK
DECL|FB_CSCR_PS_SHIFT|macro|FB_CSCR_PS_SHIFT
DECL|FB_CSCR_PS|macro|FB_CSCR_PS
DECL|FB_CSCR_RDAH_MASK|macro|FB_CSCR_RDAH_MASK
DECL|FB_CSCR_RDAH_SHIFT|macro|FB_CSCR_RDAH_SHIFT
DECL|FB_CSCR_RDAH|macro|FB_CSCR_RDAH
DECL|FB_CSCR_SWSEN_MASK|macro|FB_CSCR_SWSEN_MASK
DECL|FB_CSCR_SWSEN_SHIFT|macro|FB_CSCR_SWSEN_SHIFT
DECL|FB_CSCR_SWSEN|macro|FB_CSCR_SWSEN
DECL|FB_CSCR_SWS_MASK|macro|FB_CSCR_SWS_MASK
DECL|FB_CSCR_SWS_SHIFT|macro|FB_CSCR_SWS_SHIFT
DECL|FB_CSCR_SWS|macro|FB_CSCR_SWS
DECL|FB_CSCR_WRAH_MASK|macro|FB_CSCR_WRAH_MASK
DECL|FB_CSCR_WRAH_SHIFT|macro|FB_CSCR_WRAH_SHIFT
DECL|FB_CSCR_WRAH|macro|FB_CSCR_WRAH
DECL|FB_CSCR_WS_MASK|macro|FB_CSCR_WS_MASK
DECL|FB_CSCR_WS_SHIFT|macro|FB_CSCR_WS_SHIFT
DECL|FB_CSCR_WS|macro|FB_CSCR_WS
DECL|FB_CSMR_BAM_MASK|macro|FB_CSMR_BAM_MASK
DECL|FB_CSMR_BAM_SHIFT|macro|FB_CSMR_BAM_SHIFT
DECL|FB_CSMR_BAM|macro|FB_CSMR_BAM
DECL|FB_CSMR_COUNT|macro|FB_CSMR_COUNT
DECL|FB_CSMR_V_MASK|macro|FB_CSMR_V_MASK
DECL|FB_CSMR_V_SHIFT|macro|FB_CSMR_V_SHIFT
DECL|FB_CSMR_V|macro|FB_CSMR_V
DECL|FB_CSMR_WP_MASK|macro|FB_CSMR_WP_MASK
DECL|FB_CSMR_WP_SHIFT|macro|FB_CSMR_WP_SHIFT
DECL|FB_CSMR_WP|macro|FB_CSMR_WP
DECL|FB_CSPMCR_GROUP1_MASK|macro|FB_CSPMCR_GROUP1_MASK
DECL|FB_CSPMCR_GROUP1_SHIFT|macro|FB_CSPMCR_GROUP1_SHIFT
DECL|FB_CSPMCR_GROUP1|macro|FB_CSPMCR_GROUP1
DECL|FB_CSPMCR_GROUP2_MASK|macro|FB_CSPMCR_GROUP2_MASK
DECL|FB_CSPMCR_GROUP2_SHIFT|macro|FB_CSPMCR_GROUP2_SHIFT
DECL|FB_CSPMCR_GROUP2|macro|FB_CSPMCR_GROUP2
DECL|FB_CSPMCR_GROUP3_MASK|macro|FB_CSPMCR_GROUP3_MASK
DECL|FB_CSPMCR_GROUP3_SHIFT|macro|FB_CSPMCR_GROUP3_SHIFT
DECL|FB_CSPMCR_GROUP3|macro|FB_CSPMCR_GROUP3
DECL|FB_CSPMCR_GROUP4_MASK|macro|FB_CSPMCR_GROUP4_MASK
DECL|FB_CSPMCR_GROUP4_SHIFT|macro|FB_CSPMCR_GROUP4_SHIFT
DECL|FB_CSPMCR_GROUP4|macro|FB_CSPMCR_GROUP4
DECL|FB_CSPMCR_GROUP5_MASK|macro|FB_CSPMCR_GROUP5_MASK
DECL|FB_CSPMCR_GROUP5_SHIFT|macro|FB_CSPMCR_GROUP5_SHIFT
DECL|FB_CSPMCR_GROUP5|macro|FB_CSPMCR_GROUP5
DECL|FB_Type|typedef|} FB_Type;
DECL|FB|macro|FB
DECL|FCCOB0|member|__IO uint8_t FCCOB0; /**< Flash Common Command Object Registers, offset: 0x7 */
DECL|FCCOB1|member|__IO uint8_t FCCOB1; /**< Flash Common Command Object Registers, offset: 0x6 */
DECL|FCCOB2|member|__IO uint8_t FCCOB2; /**< Flash Common Command Object Registers, offset: 0x5 */
DECL|FCCOB3|member|__IO uint8_t FCCOB3; /**< Flash Common Command Object Registers, offset: 0x4 */
DECL|FCCOB4|member|__IO uint8_t FCCOB4; /**< Flash Common Command Object Registers, offset: 0xB */
DECL|FCCOB5|member|__IO uint8_t FCCOB5; /**< Flash Common Command Object Registers, offset: 0xA */
DECL|FCCOB6|member|__IO uint8_t FCCOB6; /**< Flash Common Command Object Registers, offset: 0x9 */
DECL|FCCOB7|member|__IO uint8_t FCCOB7; /**< Flash Common Command Object Registers, offset: 0x8 */
DECL|FCCOB8|member|__IO uint8_t FCCOB8; /**< Flash Common Command Object Registers, offset: 0xF */
DECL|FCCOB9|member|__IO uint8_t FCCOB9; /**< Flash Common Command Object Registers, offset: 0xE */
DECL|FCCOBA|member|__IO uint8_t FCCOBA; /**< Flash Common Command Object Registers, offset: 0xD */
DECL|FCCOBB|member|__IO uint8_t FCCOBB; /**< Flash Common Command Object Registers, offset: 0xC */
DECL|FCFG1|member|__IO uint32_t FCFG1; /**< Flash Configuration Register 1, offset: 0x104C */
DECL|FCFG2|member|__I uint32_t FCFG2; /**< Flash Configuration Register 2, offset: 0x1050 */
DECL|FCNFG|member|__IO uint8_t FCNFG; /**< Flash Configuration Register, offset: 0x1 */
DECL|FDPROT|member|__I uint8_t FDPROT; /**< Non-volatile D-Flash Protection Register, offset: 0xF */
DECL|FDPROT|member|__IO uint8_t FDPROT; /**< Data Flash Protection Register, offset: 0x17 */
DECL|FEPROT|member|__I uint8_t FEPROT; /**< Non-volatile EERAM Protection Register, offset: 0xE */
DECL|FEPROT|member|__IO uint8_t FEPROT; /**< EEPROM Protection Register, offset: 0x16 */
DECL|FEVT|member|__O uint32_t FEVT; /**< Force Event register, offset: 0x50 */
DECL|FILT1|member|__IO uint8_t FILT1; /**< LLWU Pin Filter 1 register, offset: 0x8 */
DECL|FILT2|member|__IO uint8_t FILT2; /**< LLWU Pin Filter 2 register, offset: 0x9 */
DECL|FILTER|member|__IO uint32_t FILTER; /**< Input Capture Filter Control, offset: 0x78 */
DECL|FLEXCAN0|macro|FLEXCAN0
DECL|FLTCTRL|member|__IO uint32_t FLTCTRL; /**< Fault Control, offset: 0x7C */
DECL|FLTPOL|member|__IO uint32_t FLTPOL; /**< FTM Fault Input Polarity, offset: 0x88 */
DECL|FLT|member|__IO uint8_t FLT; /**< I2C Programmable Input Glitch Filter register, offset: 0x6 */
DECL|FMC_BASE_ADDRS|macro|FMC_BASE_ADDRS
DECL|FMC_BASE_PTRS|macro|FMC_BASE_PTRS
DECL|FMC_BASE|macro|FMC_BASE
DECL|FMC_DATA_L_COUNT2|macro|FMC_DATA_L_COUNT2
DECL|FMC_DATA_L_COUNT|macro|FMC_DATA_L_COUNT
DECL|FMC_DATA_L_data_MASK|macro|FMC_DATA_L_data_MASK
DECL|FMC_DATA_L_data_SHIFT|macro|FMC_DATA_L_data_SHIFT
DECL|FMC_DATA_L_data|macro|FMC_DATA_L_data
DECL|FMC_DATA_U_COUNT2|macro|FMC_DATA_U_COUNT2
DECL|FMC_DATA_U_COUNT|macro|FMC_DATA_U_COUNT
DECL|FMC_DATA_U_data_MASK|macro|FMC_DATA_U_data_MASK
DECL|FMC_DATA_U_data_SHIFT|macro|FMC_DATA_U_data_SHIFT
DECL|FMC_DATA_U_data|macro|FMC_DATA_U_data
DECL|FMC_PFAPR_M0AP_MASK|macro|FMC_PFAPR_M0AP_MASK
DECL|FMC_PFAPR_M0AP_SHIFT|macro|FMC_PFAPR_M0AP_SHIFT
DECL|FMC_PFAPR_M0AP|macro|FMC_PFAPR_M0AP
DECL|FMC_PFAPR_M0PFD_MASK|macro|FMC_PFAPR_M0PFD_MASK
DECL|FMC_PFAPR_M0PFD_SHIFT|macro|FMC_PFAPR_M0PFD_SHIFT
DECL|FMC_PFAPR_M0PFD|macro|FMC_PFAPR_M0PFD
DECL|FMC_PFAPR_M1AP_MASK|macro|FMC_PFAPR_M1AP_MASK
DECL|FMC_PFAPR_M1AP_SHIFT|macro|FMC_PFAPR_M1AP_SHIFT
DECL|FMC_PFAPR_M1AP|macro|FMC_PFAPR_M1AP
DECL|FMC_PFAPR_M1PFD_MASK|macro|FMC_PFAPR_M1PFD_MASK
DECL|FMC_PFAPR_M1PFD_SHIFT|macro|FMC_PFAPR_M1PFD_SHIFT
DECL|FMC_PFAPR_M1PFD|macro|FMC_PFAPR_M1PFD
DECL|FMC_PFAPR_M2AP_MASK|macro|FMC_PFAPR_M2AP_MASK
DECL|FMC_PFAPR_M2AP_SHIFT|macro|FMC_PFAPR_M2AP_SHIFT
DECL|FMC_PFAPR_M2AP|macro|FMC_PFAPR_M2AP
DECL|FMC_PFAPR_M2PFD_MASK|macro|FMC_PFAPR_M2PFD_MASK
DECL|FMC_PFAPR_M2PFD_SHIFT|macro|FMC_PFAPR_M2PFD_SHIFT
DECL|FMC_PFAPR_M2PFD|macro|FMC_PFAPR_M2PFD
DECL|FMC_PFAPR_M3AP_MASK|macro|FMC_PFAPR_M3AP_MASK
DECL|FMC_PFAPR_M3AP_SHIFT|macro|FMC_PFAPR_M3AP_SHIFT
DECL|FMC_PFAPR_M3AP|macro|FMC_PFAPR_M3AP
DECL|FMC_PFAPR_M3PFD_MASK|macro|FMC_PFAPR_M3PFD_MASK
DECL|FMC_PFAPR_M3PFD_SHIFT|macro|FMC_PFAPR_M3PFD_SHIFT
DECL|FMC_PFAPR_M3PFD|macro|FMC_PFAPR_M3PFD
DECL|FMC_PFAPR_M4AP_MASK|macro|FMC_PFAPR_M4AP_MASK
DECL|FMC_PFAPR_M4AP_SHIFT|macro|FMC_PFAPR_M4AP_SHIFT
DECL|FMC_PFAPR_M4AP|macro|FMC_PFAPR_M4AP
DECL|FMC_PFAPR_M4PFD_MASK|macro|FMC_PFAPR_M4PFD_MASK
DECL|FMC_PFAPR_M4PFD_SHIFT|macro|FMC_PFAPR_M4PFD_SHIFT
DECL|FMC_PFAPR_M4PFD|macro|FMC_PFAPR_M4PFD
DECL|FMC_PFAPR_M5AP_MASK|macro|FMC_PFAPR_M5AP_MASK
DECL|FMC_PFAPR_M5AP_SHIFT|macro|FMC_PFAPR_M5AP_SHIFT
DECL|FMC_PFAPR_M5AP|macro|FMC_PFAPR_M5AP
DECL|FMC_PFAPR_M5PFD_MASK|macro|FMC_PFAPR_M5PFD_MASK
DECL|FMC_PFAPR_M5PFD_SHIFT|macro|FMC_PFAPR_M5PFD_SHIFT
DECL|FMC_PFAPR_M5PFD|macro|FMC_PFAPR_M5PFD
DECL|FMC_PFAPR_M6AP_MASK|macro|FMC_PFAPR_M6AP_MASK
DECL|FMC_PFAPR_M6AP_SHIFT|macro|FMC_PFAPR_M6AP_SHIFT
DECL|FMC_PFAPR_M6AP|macro|FMC_PFAPR_M6AP
DECL|FMC_PFAPR_M6PFD_MASK|macro|FMC_PFAPR_M6PFD_MASK
DECL|FMC_PFAPR_M6PFD_SHIFT|macro|FMC_PFAPR_M6PFD_SHIFT
DECL|FMC_PFAPR_M6PFD|macro|FMC_PFAPR_M6PFD
DECL|FMC_PFAPR_M7AP_MASK|macro|FMC_PFAPR_M7AP_MASK
DECL|FMC_PFAPR_M7AP_SHIFT|macro|FMC_PFAPR_M7AP_SHIFT
DECL|FMC_PFAPR_M7AP|macro|FMC_PFAPR_M7AP
DECL|FMC_PFAPR_M7PFD_MASK|macro|FMC_PFAPR_M7PFD_MASK
DECL|FMC_PFAPR_M7PFD_SHIFT|macro|FMC_PFAPR_M7PFD_SHIFT
DECL|FMC_PFAPR_M7PFD|macro|FMC_PFAPR_M7PFD
DECL|FMC_PFB0CR_B0DCE_MASK|macro|FMC_PFB0CR_B0DCE_MASK
DECL|FMC_PFB0CR_B0DCE_SHIFT|macro|FMC_PFB0CR_B0DCE_SHIFT
DECL|FMC_PFB0CR_B0DCE|macro|FMC_PFB0CR_B0DCE
DECL|FMC_PFB0CR_B0DPE_MASK|macro|FMC_PFB0CR_B0DPE_MASK
DECL|FMC_PFB0CR_B0DPE_SHIFT|macro|FMC_PFB0CR_B0DPE_SHIFT
DECL|FMC_PFB0CR_B0DPE|macro|FMC_PFB0CR_B0DPE
DECL|FMC_PFB0CR_B0ICE_MASK|macro|FMC_PFB0CR_B0ICE_MASK
DECL|FMC_PFB0CR_B0ICE_SHIFT|macro|FMC_PFB0CR_B0ICE_SHIFT
DECL|FMC_PFB0CR_B0ICE|macro|FMC_PFB0CR_B0ICE
DECL|FMC_PFB0CR_B0IPE_MASK|macro|FMC_PFB0CR_B0IPE_MASK
DECL|FMC_PFB0CR_B0IPE_SHIFT|macro|FMC_PFB0CR_B0IPE_SHIFT
DECL|FMC_PFB0CR_B0IPE|macro|FMC_PFB0CR_B0IPE
DECL|FMC_PFB0CR_B0MW_MASK|macro|FMC_PFB0CR_B0MW_MASK
DECL|FMC_PFB0CR_B0MW_SHIFT|macro|FMC_PFB0CR_B0MW_SHIFT
DECL|FMC_PFB0CR_B0MW|macro|FMC_PFB0CR_B0MW
DECL|FMC_PFB0CR_B0RWSC_MASK|macro|FMC_PFB0CR_B0RWSC_MASK
DECL|FMC_PFB0CR_B0RWSC_SHIFT|macro|FMC_PFB0CR_B0RWSC_SHIFT
DECL|FMC_PFB0CR_B0RWSC|macro|FMC_PFB0CR_B0RWSC
DECL|FMC_PFB0CR_B0SEBE_MASK|macro|FMC_PFB0CR_B0SEBE_MASK
DECL|FMC_PFB0CR_B0SEBE_SHIFT|macro|FMC_PFB0CR_B0SEBE_SHIFT
DECL|FMC_PFB0CR_B0SEBE|macro|FMC_PFB0CR_B0SEBE
DECL|FMC_PFB0CR_CINV_WAY_MASK|macro|FMC_PFB0CR_CINV_WAY_MASK
DECL|FMC_PFB0CR_CINV_WAY_SHIFT|macro|FMC_PFB0CR_CINV_WAY_SHIFT
DECL|FMC_PFB0CR_CINV_WAY|macro|FMC_PFB0CR_CINV_WAY
DECL|FMC_PFB0CR_CLCK_WAY_MASK|macro|FMC_PFB0CR_CLCK_WAY_MASK
DECL|FMC_PFB0CR_CLCK_WAY_SHIFT|macro|FMC_PFB0CR_CLCK_WAY_SHIFT
DECL|FMC_PFB0CR_CLCK_WAY|macro|FMC_PFB0CR_CLCK_WAY
DECL|FMC_PFB0CR_CRC_MASK|macro|FMC_PFB0CR_CRC_MASK
DECL|FMC_PFB0CR_CRC_SHIFT|macro|FMC_PFB0CR_CRC_SHIFT
DECL|FMC_PFB0CR_CRC|macro|FMC_PFB0CR_CRC
DECL|FMC_PFB0CR_S_B_INV_MASK|macro|FMC_PFB0CR_S_B_INV_MASK
DECL|FMC_PFB0CR_S_B_INV_SHIFT|macro|FMC_PFB0CR_S_B_INV_SHIFT
DECL|FMC_PFB0CR_S_B_INV|macro|FMC_PFB0CR_S_B_INV
DECL|FMC_PFB1CR_B1DCE_MASK|macro|FMC_PFB1CR_B1DCE_MASK
DECL|FMC_PFB1CR_B1DCE_SHIFT|macro|FMC_PFB1CR_B1DCE_SHIFT
DECL|FMC_PFB1CR_B1DCE|macro|FMC_PFB1CR_B1DCE
DECL|FMC_PFB1CR_B1DPE_MASK|macro|FMC_PFB1CR_B1DPE_MASK
DECL|FMC_PFB1CR_B1DPE_SHIFT|macro|FMC_PFB1CR_B1DPE_SHIFT
DECL|FMC_PFB1CR_B1DPE|macro|FMC_PFB1CR_B1DPE
DECL|FMC_PFB1CR_B1ICE_MASK|macro|FMC_PFB1CR_B1ICE_MASK
DECL|FMC_PFB1CR_B1ICE_SHIFT|macro|FMC_PFB1CR_B1ICE_SHIFT
DECL|FMC_PFB1CR_B1ICE|macro|FMC_PFB1CR_B1ICE
DECL|FMC_PFB1CR_B1IPE_MASK|macro|FMC_PFB1CR_B1IPE_MASK
DECL|FMC_PFB1CR_B1IPE_SHIFT|macro|FMC_PFB1CR_B1IPE_SHIFT
DECL|FMC_PFB1CR_B1IPE|macro|FMC_PFB1CR_B1IPE
DECL|FMC_PFB1CR_B1MW_MASK|macro|FMC_PFB1CR_B1MW_MASK
DECL|FMC_PFB1CR_B1MW_SHIFT|macro|FMC_PFB1CR_B1MW_SHIFT
DECL|FMC_PFB1CR_B1MW|macro|FMC_PFB1CR_B1MW
DECL|FMC_PFB1CR_B1RWSC_MASK|macro|FMC_PFB1CR_B1RWSC_MASK
DECL|FMC_PFB1CR_B1RWSC_SHIFT|macro|FMC_PFB1CR_B1RWSC_SHIFT
DECL|FMC_PFB1CR_B1RWSC|macro|FMC_PFB1CR_B1RWSC
DECL|FMC_PFB1CR_B1SEBE_MASK|macro|FMC_PFB1CR_B1SEBE_MASK
DECL|FMC_PFB1CR_B1SEBE_SHIFT|macro|FMC_PFB1CR_B1SEBE_SHIFT
DECL|FMC_PFB1CR_B1SEBE|macro|FMC_PFB1CR_B1SEBE
DECL|FMC_TAGVDW0S_COUNT|macro|FMC_TAGVDW0S_COUNT
DECL|FMC_TAGVDW0S_tag_MASK|macro|FMC_TAGVDW0S_tag_MASK
DECL|FMC_TAGVDW0S_tag_SHIFT|macro|FMC_TAGVDW0S_tag_SHIFT
DECL|FMC_TAGVDW0S_tag|macro|FMC_TAGVDW0S_tag
DECL|FMC_TAGVDW0S_valid_MASK|macro|FMC_TAGVDW0S_valid_MASK
DECL|FMC_TAGVDW0S_valid_SHIFT|macro|FMC_TAGVDW0S_valid_SHIFT
DECL|FMC_TAGVDW0S_valid|macro|FMC_TAGVDW0S_valid
DECL|FMC_TAGVDW1S_COUNT|macro|FMC_TAGVDW1S_COUNT
DECL|FMC_TAGVDW1S_tag_MASK|macro|FMC_TAGVDW1S_tag_MASK
DECL|FMC_TAGVDW1S_tag_SHIFT|macro|FMC_TAGVDW1S_tag_SHIFT
DECL|FMC_TAGVDW1S_tag|macro|FMC_TAGVDW1S_tag
DECL|FMC_TAGVDW1S_valid_MASK|macro|FMC_TAGVDW1S_valid_MASK
DECL|FMC_TAGVDW1S_valid_SHIFT|macro|FMC_TAGVDW1S_valid_SHIFT
DECL|FMC_TAGVDW1S_valid|macro|FMC_TAGVDW1S_valid
DECL|FMC_TAGVDW2S_COUNT|macro|FMC_TAGVDW2S_COUNT
DECL|FMC_TAGVDW2S_tag_MASK|macro|FMC_TAGVDW2S_tag_MASK
DECL|FMC_TAGVDW2S_tag_SHIFT|macro|FMC_TAGVDW2S_tag_SHIFT
DECL|FMC_TAGVDW2S_tag|macro|FMC_TAGVDW2S_tag
DECL|FMC_TAGVDW2S_valid_MASK|macro|FMC_TAGVDW2S_valid_MASK
DECL|FMC_TAGVDW2S_valid_SHIFT|macro|FMC_TAGVDW2S_valid_SHIFT
DECL|FMC_TAGVDW2S_valid|macro|FMC_TAGVDW2S_valid
DECL|FMC_TAGVDW3S_COUNT|macro|FMC_TAGVDW3S_COUNT
DECL|FMC_TAGVDW3S_tag_MASK|macro|FMC_TAGVDW3S_tag_MASK
DECL|FMC_TAGVDW3S_tag_SHIFT|macro|FMC_TAGVDW3S_tag_SHIFT
DECL|FMC_TAGVDW3S_tag|macro|FMC_TAGVDW3S_tag
DECL|FMC_TAGVDW3S_valid_MASK|macro|FMC_TAGVDW3S_valid_MASK
DECL|FMC_TAGVDW3S_valid_SHIFT|macro|FMC_TAGVDW3S_valid_SHIFT
DECL|FMC_TAGVDW3S_valid|macro|FMC_TAGVDW3S_valid
DECL|FMC_Type|typedef|} FMC_Type;
DECL|FMC|macro|FMC
DECL|FMS|member|__IO uint32_t FMS; /**< Fault Mode Status, offset: 0x74 */
DECL|FOPT|member|__I uint8_t FOPT; /**< Flash Option Register, offset: 0x3 */
DECL|FOPT|member|__I uint8_t FOPT; /**< Non-volatile Flash Option Register, offset: 0xD */
DECL|FPROT0|member|__I uint8_t FPROT0; /**< Non-volatile P-Flash Protection 0 - High Register, offset: 0xB */
DECL|FPROT0|member|__IO uint8_t FPROT0; /**< Program Flash Protection Registers, offset: 0x13 */
DECL|FPROT1|member|__I uint8_t FPROT1; /**< Non-volatile P-Flash Protection 0 - Low Register, offset: 0xA */
DECL|FPROT1|member|__IO uint8_t FPROT1; /**< Program Flash Protection Registers, offset: 0x12 */
DECL|FPROT2|member|__I uint8_t FPROT2; /**< Non-volatile P-Flash Protection 1 - High Register, offset: 0x9 */
DECL|FPROT2|member|__IO uint8_t FPROT2; /**< Program Flash Protection Registers, offset: 0x11 */
DECL|FPROT3|member|__I uint8_t FPROT3; /**< Non-volatile P-Flash Protection 1 - Low Register, offset: 0x8 */
DECL|FPROT3|member|__IO uint8_t FPROT3; /**< Program Flash Protection Registers, offset: 0x10 */
DECL|FPR|member|__IO uint8_t FPR; /**< CMP Filter Period Register, offset: 0x2 */
DECL|FRMNUMH|member|__IO uint8_t FRMNUMH; /**< Frame Number register High, offset: 0xA4 */
DECL|FRMNUML|member|__IO uint8_t FRMNUML; /**< Frame Number register Low, offset: 0xA0 */
DECL|FSEC|member|__I uint8_t FSEC; /**< Flash Security Register, offset: 0x2 */
DECL|FSEC|member|__I uint8_t FSEC; /**< Non-volatile Flash Security Register, offset: 0xC */
DECL|FSTAT|member|__IO uint8_t FSTAT; /**< Flash Status Register, offset: 0x0 */
DECL|FTFE_BASE_ADDRS|macro|FTFE_BASE_ADDRS
DECL|FTFE_BASE_PTRS|macro|FTFE_BASE_PTRS
DECL|FTFE_BASE|macro|FTFE_BASE
DECL|FTFE_COMMAND_COMPLETE_IRQS|macro|FTFE_COMMAND_COMPLETE_IRQS
DECL|FTFE_FCCOB0_CCOBn_MASK|macro|FTFE_FCCOB0_CCOBn_MASK
DECL|FTFE_FCCOB0_CCOBn_SHIFT|macro|FTFE_FCCOB0_CCOBn_SHIFT
DECL|FTFE_FCCOB0_CCOBn|macro|FTFE_FCCOB0_CCOBn
DECL|FTFE_FCCOB1_CCOBn_MASK|macro|FTFE_FCCOB1_CCOBn_MASK
DECL|FTFE_FCCOB1_CCOBn_SHIFT|macro|FTFE_FCCOB1_CCOBn_SHIFT
DECL|FTFE_FCCOB1_CCOBn|macro|FTFE_FCCOB1_CCOBn
DECL|FTFE_FCCOB2_CCOBn_MASK|macro|FTFE_FCCOB2_CCOBn_MASK
DECL|FTFE_FCCOB2_CCOBn_SHIFT|macro|FTFE_FCCOB2_CCOBn_SHIFT
DECL|FTFE_FCCOB2_CCOBn|macro|FTFE_FCCOB2_CCOBn
DECL|FTFE_FCCOB3_CCOBn_MASK|macro|FTFE_FCCOB3_CCOBn_MASK
DECL|FTFE_FCCOB3_CCOBn_SHIFT|macro|FTFE_FCCOB3_CCOBn_SHIFT
DECL|FTFE_FCCOB3_CCOBn|macro|FTFE_FCCOB3_CCOBn
DECL|FTFE_FCCOB4_CCOBn_MASK|macro|FTFE_FCCOB4_CCOBn_MASK
DECL|FTFE_FCCOB4_CCOBn_SHIFT|macro|FTFE_FCCOB4_CCOBn_SHIFT
DECL|FTFE_FCCOB4_CCOBn|macro|FTFE_FCCOB4_CCOBn
DECL|FTFE_FCCOB5_CCOBn_MASK|macro|FTFE_FCCOB5_CCOBn_MASK
DECL|FTFE_FCCOB5_CCOBn_SHIFT|macro|FTFE_FCCOB5_CCOBn_SHIFT
DECL|FTFE_FCCOB5_CCOBn|macro|FTFE_FCCOB5_CCOBn
DECL|FTFE_FCCOB6_CCOBn_MASK|macro|FTFE_FCCOB6_CCOBn_MASK
DECL|FTFE_FCCOB6_CCOBn_SHIFT|macro|FTFE_FCCOB6_CCOBn_SHIFT
DECL|FTFE_FCCOB6_CCOBn|macro|FTFE_FCCOB6_CCOBn
DECL|FTFE_FCCOB7_CCOBn_MASK|macro|FTFE_FCCOB7_CCOBn_MASK
DECL|FTFE_FCCOB7_CCOBn_SHIFT|macro|FTFE_FCCOB7_CCOBn_SHIFT
DECL|FTFE_FCCOB7_CCOBn|macro|FTFE_FCCOB7_CCOBn
DECL|FTFE_FCCOB8_CCOBn_MASK|macro|FTFE_FCCOB8_CCOBn_MASK
DECL|FTFE_FCCOB8_CCOBn_SHIFT|macro|FTFE_FCCOB8_CCOBn_SHIFT
DECL|FTFE_FCCOB8_CCOBn|macro|FTFE_FCCOB8_CCOBn
DECL|FTFE_FCCOB9_CCOBn_MASK|macro|FTFE_FCCOB9_CCOBn_MASK
DECL|FTFE_FCCOB9_CCOBn_SHIFT|macro|FTFE_FCCOB9_CCOBn_SHIFT
DECL|FTFE_FCCOB9_CCOBn|macro|FTFE_FCCOB9_CCOBn
DECL|FTFE_FCCOBA_CCOBn_MASK|macro|FTFE_FCCOBA_CCOBn_MASK
DECL|FTFE_FCCOBA_CCOBn_SHIFT|macro|FTFE_FCCOBA_CCOBn_SHIFT
DECL|FTFE_FCCOBA_CCOBn|macro|FTFE_FCCOBA_CCOBn
DECL|FTFE_FCCOBB_CCOBn_MASK|macro|FTFE_FCCOBB_CCOBn_MASK
DECL|FTFE_FCCOBB_CCOBn_SHIFT|macro|FTFE_FCCOBB_CCOBn_SHIFT
DECL|FTFE_FCCOBB_CCOBn|macro|FTFE_FCCOBB_CCOBn
DECL|FTFE_FCNFG_CCIE_MASK|macro|FTFE_FCNFG_CCIE_MASK
DECL|FTFE_FCNFG_CCIE_SHIFT|macro|FTFE_FCNFG_CCIE_SHIFT
DECL|FTFE_FCNFG_CCIE|macro|FTFE_FCNFG_CCIE
DECL|FTFE_FCNFG_EEERDY_MASK|macro|FTFE_FCNFG_EEERDY_MASK
DECL|FTFE_FCNFG_EEERDY_SHIFT|macro|FTFE_FCNFG_EEERDY_SHIFT
DECL|FTFE_FCNFG_EEERDY|macro|FTFE_FCNFG_EEERDY
DECL|FTFE_FCNFG_ERSAREQ_MASK|macro|FTFE_FCNFG_ERSAREQ_MASK
DECL|FTFE_FCNFG_ERSAREQ_SHIFT|macro|FTFE_FCNFG_ERSAREQ_SHIFT
DECL|FTFE_FCNFG_ERSAREQ|macro|FTFE_FCNFG_ERSAREQ
DECL|FTFE_FCNFG_ERSSUSP_MASK|macro|FTFE_FCNFG_ERSSUSP_MASK
DECL|FTFE_FCNFG_ERSSUSP_SHIFT|macro|FTFE_FCNFG_ERSSUSP_SHIFT
DECL|FTFE_FCNFG_ERSSUSP|macro|FTFE_FCNFG_ERSSUSP
DECL|FTFE_FCNFG_PFLSH_MASK|macro|FTFE_FCNFG_PFLSH_MASK
DECL|FTFE_FCNFG_PFLSH_SHIFT|macro|FTFE_FCNFG_PFLSH_SHIFT
DECL|FTFE_FCNFG_PFLSH|macro|FTFE_FCNFG_PFLSH
DECL|FTFE_FCNFG_RAMRDY_MASK|macro|FTFE_FCNFG_RAMRDY_MASK
DECL|FTFE_FCNFG_RAMRDY_SHIFT|macro|FTFE_FCNFG_RAMRDY_SHIFT
DECL|FTFE_FCNFG_RAMRDY|macro|FTFE_FCNFG_RAMRDY
DECL|FTFE_FCNFG_RDCOLLIE_MASK|macro|FTFE_FCNFG_RDCOLLIE_MASK
DECL|FTFE_FCNFG_RDCOLLIE_SHIFT|macro|FTFE_FCNFG_RDCOLLIE_SHIFT
DECL|FTFE_FCNFG_RDCOLLIE|macro|FTFE_FCNFG_RDCOLLIE
DECL|FTFE_FCNFG_SWAP_MASK|macro|FTFE_FCNFG_SWAP_MASK
DECL|FTFE_FCNFG_SWAP_SHIFT|macro|FTFE_FCNFG_SWAP_SHIFT
DECL|FTFE_FCNFG_SWAP|macro|FTFE_FCNFG_SWAP
DECL|FTFE_FDPROT_DPROT_MASK|macro|FTFE_FDPROT_DPROT_MASK
DECL|FTFE_FDPROT_DPROT_SHIFT|macro|FTFE_FDPROT_DPROT_SHIFT
DECL|FTFE_FDPROT_DPROT|macro|FTFE_FDPROT_DPROT
DECL|FTFE_FEPROT_EPROT_MASK|macro|FTFE_FEPROT_EPROT_MASK
DECL|FTFE_FEPROT_EPROT_SHIFT|macro|FTFE_FEPROT_EPROT_SHIFT
DECL|FTFE_FEPROT_EPROT|macro|FTFE_FEPROT_EPROT
DECL|FTFE_FOPT_OPT_MASK|macro|FTFE_FOPT_OPT_MASK
DECL|FTFE_FOPT_OPT_SHIFT|macro|FTFE_FOPT_OPT_SHIFT
DECL|FTFE_FOPT_OPT|macro|FTFE_FOPT_OPT
DECL|FTFE_FPROT0_PROT_MASK|macro|FTFE_FPROT0_PROT_MASK
DECL|FTFE_FPROT0_PROT_SHIFT|macro|FTFE_FPROT0_PROT_SHIFT
DECL|FTFE_FPROT0_PROT|macro|FTFE_FPROT0_PROT
DECL|FTFE_FPROT1_PROT_MASK|macro|FTFE_FPROT1_PROT_MASK
DECL|FTFE_FPROT1_PROT_SHIFT|macro|FTFE_FPROT1_PROT_SHIFT
DECL|FTFE_FPROT1_PROT|macro|FTFE_FPROT1_PROT
DECL|FTFE_FPROT2_PROT_MASK|macro|FTFE_FPROT2_PROT_MASK
DECL|FTFE_FPROT2_PROT_SHIFT|macro|FTFE_FPROT2_PROT_SHIFT
DECL|FTFE_FPROT2_PROT|macro|FTFE_FPROT2_PROT
DECL|FTFE_FPROT3_PROT_MASK|macro|FTFE_FPROT3_PROT_MASK
DECL|FTFE_FPROT3_PROT_SHIFT|macro|FTFE_FPROT3_PROT_SHIFT
DECL|FTFE_FPROT3_PROT|macro|FTFE_FPROT3_PROT
DECL|FTFE_FSEC_FSLACC_MASK|macro|FTFE_FSEC_FSLACC_MASK
DECL|FTFE_FSEC_FSLACC_SHIFT|macro|FTFE_FSEC_FSLACC_SHIFT
DECL|FTFE_FSEC_FSLACC|macro|FTFE_FSEC_FSLACC
DECL|FTFE_FSEC_KEYEN_MASK|macro|FTFE_FSEC_KEYEN_MASK
DECL|FTFE_FSEC_KEYEN_SHIFT|macro|FTFE_FSEC_KEYEN_SHIFT
DECL|FTFE_FSEC_KEYEN|macro|FTFE_FSEC_KEYEN
DECL|FTFE_FSEC_MEEN_MASK|macro|FTFE_FSEC_MEEN_MASK
DECL|FTFE_FSEC_MEEN_SHIFT|macro|FTFE_FSEC_MEEN_SHIFT
DECL|FTFE_FSEC_MEEN|macro|FTFE_FSEC_MEEN
DECL|FTFE_FSEC_SEC_MASK|macro|FTFE_FSEC_SEC_MASK
DECL|FTFE_FSEC_SEC_SHIFT|macro|FTFE_FSEC_SEC_SHIFT
DECL|FTFE_FSEC_SEC|macro|FTFE_FSEC_SEC
DECL|FTFE_FSTAT_ACCERR_MASK|macro|FTFE_FSTAT_ACCERR_MASK
DECL|FTFE_FSTAT_ACCERR_SHIFT|macro|FTFE_FSTAT_ACCERR_SHIFT
DECL|FTFE_FSTAT_ACCERR|macro|FTFE_FSTAT_ACCERR
DECL|FTFE_FSTAT_CCIF_MASK|macro|FTFE_FSTAT_CCIF_MASK
DECL|FTFE_FSTAT_CCIF_SHIFT|macro|FTFE_FSTAT_CCIF_SHIFT
DECL|FTFE_FSTAT_CCIF|macro|FTFE_FSTAT_CCIF
DECL|FTFE_FSTAT_FPVIOL_MASK|macro|FTFE_FSTAT_FPVIOL_MASK
DECL|FTFE_FSTAT_FPVIOL_SHIFT|macro|FTFE_FSTAT_FPVIOL_SHIFT
DECL|FTFE_FSTAT_FPVIOL|macro|FTFE_FSTAT_FPVIOL
DECL|FTFE_FSTAT_MGSTAT0_MASK|macro|FTFE_FSTAT_MGSTAT0_MASK
DECL|FTFE_FSTAT_MGSTAT0_SHIFT|macro|FTFE_FSTAT_MGSTAT0_SHIFT
DECL|FTFE_FSTAT_MGSTAT0|macro|FTFE_FSTAT_MGSTAT0
DECL|FTFE_FSTAT_RDCOLERR_MASK|macro|FTFE_FSTAT_RDCOLERR_MASK
DECL|FTFE_FSTAT_RDCOLERR_SHIFT|macro|FTFE_FSTAT_RDCOLERR_SHIFT
DECL|FTFE_FSTAT_RDCOLERR|macro|FTFE_FSTAT_RDCOLERR
DECL|FTFE_FlashConfig_BASE|macro|FTFE_FlashConfig_BASE
DECL|FTFE_FlashConfig|macro|FTFE_FlashConfig
DECL|FTFE_IRQn|enumerator|FTFE_IRQn = 18, /**< FTFE Command complete interrupt */
DECL|FTFE_READ_COLLISION_IRQS|macro|FTFE_READ_COLLISION_IRQS
DECL|FTFE_Type|typedef|} FTFE_Type;
DECL|FTFE|macro|FTFE
DECL|FTM0_BASE|macro|FTM0_BASE
DECL|FTM0_IRQn|enumerator|FTM0_IRQn = 42, /**< FTM0 fault, overflow and channels interrupt */
DECL|FTM0|macro|FTM0
DECL|FTM1_BASE|macro|FTM1_BASE
DECL|FTM1_IRQn|enumerator|FTM1_IRQn = 43, /**< FTM1 fault, overflow and channels interrupt */
DECL|FTM1|macro|FTM1
DECL|FTM2_BASE|macro|FTM2_BASE
DECL|FTM2_IRQn|enumerator|FTM2_IRQn = 44, /**< FTM2 fault, overflow and channels interrupt */
DECL|FTM2|macro|FTM2
DECL|FTM3_BASE|macro|FTM3_BASE
DECL|FTM3_IRQn|enumerator|FTM3_IRQn = 71, /**< FTM3 fault, overflow and channels interrupt */
DECL|FTM3|macro|FTM3
DECL|FTM_BASE_ADDRS|macro|FTM_BASE_ADDRS
DECL|FTM_BASE_PTRS|macro|FTM_BASE_PTRS
DECL|FTM_CNTIN_INIT_MASK|macro|FTM_CNTIN_INIT_MASK
DECL|FTM_CNTIN_INIT_SHIFT|macro|FTM_CNTIN_INIT_SHIFT
DECL|FTM_CNTIN_INIT|macro|FTM_CNTIN_INIT
DECL|FTM_CNT_COUNT_MASK|macro|FTM_CNT_COUNT_MASK
DECL|FTM_CNT_COUNT_SHIFT|macro|FTM_CNT_COUNT_SHIFT
DECL|FTM_CNT_COUNT|macro|FTM_CNT_COUNT
DECL|FTM_COMBINE_COMBINE0_MASK|macro|FTM_COMBINE_COMBINE0_MASK
DECL|FTM_COMBINE_COMBINE0_SHIFT|macro|FTM_COMBINE_COMBINE0_SHIFT
DECL|FTM_COMBINE_COMBINE0|macro|FTM_COMBINE_COMBINE0
DECL|FTM_COMBINE_COMBINE1_MASK|macro|FTM_COMBINE_COMBINE1_MASK
DECL|FTM_COMBINE_COMBINE1_SHIFT|macro|FTM_COMBINE_COMBINE1_SHIFT
DECL|FTM_COMBINE_COMBINE1|macro|FTM_COMBINE_COMBINE1
DECL|FTM_COMBINE_COMBINE2_MASK|macro|FTM_COMBINE_COMBINE2_MASK
DECL|FTM_COMBINE_COMBINE2_SHIFT|macro|FTM_COMBINE_COMBINE2_SHIFT
DECL|FTM_COMBINE_COMBINE2|macro|FTM_COMBINE_COMBINE2
DECL|FTM_COMBINE_COMBINE3_MASK|macro|FTM_COMBINE_COMBINE3_MASK
DECL|FTM_COMBINE_COMBINE3_SHIFT|macro|FTM_COMBINE_COMBINE3_SHIFT
DECL|FTM_COMBINE_COMBINE3|macro|FTM_COMBINE_COMBINE3
DECL|FTM_COMBINE_COMP0_MASK|macro|FTM_COMBINE_COMP0_MASK
DECL|FTM_COMBINE_COMP0_SHIFT|macro|FTM_COMBINE_COMP0_SHIFT
DECL|FTM_COMBINE_COMP0|macro|FTM_COMBINE_COMP0
DECL|FTM_COMBINE_COMP1_MASK|macro|FTM_COMBINE_COMP1_MASK
DECL|FTM_COMBINE_COMP1_SHIFT|macro|FTM_COMBINE_COMP1_SHIFT
DECL|FTM_COMBINE_COMP1|macro|FTM_COMBINE_COMP1
DECL|FTM_COMBINE_COMP2_MASK|macro|FTM_COMBINE_COMP2_MASK
DECL|FTM_COMBINE_COMP2_SHIFT|macro|FTM_COMBINE_COMP2_SHIFT
DECL|FTM_COMBINE_COMP2|macro|FTM_COMBINE_COMP2
DECL|FTM_COMBINE_COMP3_MASK|macro|FTM_COMBINE_COMP3_MASK
DECL|FTM_COMBINE_COMP3_SHIFT|macro|FTM_COMBINE_COMP3_SHIFT
DECL|FTM_COMBINE_COMP3|macro|FTM_COMBINE_COMP3
DECL|FTM_COMBINE_DECAP0_MASK|macro|FTM_COMBINE_DECAP0_MASK
DECL|FTM_COMBINE_DECAP0_SHIFT|macro|FTM_COMBINE_DECAP0_SHIFT
DECL|FTM_COMBINE_DECAP0|macro|FTM_COMBINE_DECAP0
DECL|FTM_COMBINE_DECAP1_MASK|macro|FTM_COMBINE_DECAP1_MASK
DECL|FTM_COMBINE_DECAP1_SHIFT|macro|FTM_COMBINE_DECAP1_SHIFT
DECL|FTM_COMBINE_DECAP1|macro|FTM_COMBINE_DECAP1
DECL|FTM_COMBINE_DECAP2_MASK|macro|FTM_COMBINE_DECAP2_MASK
DECL|FTM_COMBINE_DECAP2_SHIFT|macro|FTM_COMBINE_DECAP2_SHIFT
DECL|FTM_COMBINE_DECAP2|macro|FTM_COMBINE_DECAP2
DECL|FTM_COMBINE_DECAP3_MASK|macro|FTM_COMBINE_DECAP3_MASK
DECL|FTM_COMBINE_DECAP3_SHIFT|macro|FTM_COMBINE_DECAP3_SHIFT
DECL|FTM_COMBINE_DECAP3|macro|FTM_COMBINE_DECAP3
DECL|FTM_COMBINE_DECAPEN0_MASK|macro|FTM_COMBINE_DECAPEN0_MASK
DECL|FTM_COMBINE_DECAPEN0_SHIFT|macro|FTM_COMBINE_DECAPEN0_SHIFT
DECL|FTM_COMBINE_DECAPEN0|macro|FTM_COMBINE_DECAPEN0
DECL|FTM_COMBINE_DECAPEN1_MASK|macro|FTM_COMBINE_DECAPEN1_MASK
DECL|FTM_COMBINE_DECAPEN1_SHIFT|macro|FTM_COMBINE_DECAPEN1_SHIFT
DECL|FTM_COMBINE_DECAPEN1|macro|FTM_COMBINE_DECAPEN1
DECL|FTM_COMBINE_DECAPEN2_MASK|macro|FTM_COMBINE_DECAPEN2_MASK
DECL|FTM_COMBINE_DECAPEN2_SHIFT|macro|FTM_COMBINE_DECAPEN2_SHIFT
DECL|FTM_COMBINE_DECAPEN2|macro|FTM_COMBINE_DECAPEN2
DECL|FTM_COMBINE_DECAPEN3_MASK|macro|FTM_COMBINE_DECAPEN3_MASK
DECL|FTM_COMBINE_DECAPEN3_SHIFT|macro|FTM_COMBINE_DECAPEN3_SHIFT
DECL|FTM_COMBINE_DECAPEN3|macro|FTM_COMBINE_DECAPEN3
DECL|FTM_COMBINE_DTEN0_MASK|macro|FTM_COMBINE_DTEN0_MASK
DECL|FTM_COMBINE_DTEN0_SHIFT|macro|FTM_COMBINE_DTEN0_SHIFT
DECL|FTM_COMBINE_DTEN0|macro|FTM_COMBINE_DTEN0
DECL|FTM_COMBINE_DTEN1_MASK|macro|FTM_COMBINE_DTEN1_MASK
DECL|FTM_COMBINE_DTEN1_SHIFT|macro|FTM_COMBINE_DTEN1_SHIFT
DECL|FTM_COMBINE_DTEN1|macro|FTM_COMBINE_DTEN1
DECL|FTM_COMBINE_DTEN2_MASK|macro|FTM_COMBINE_DTEN2_MASK
DECL|FTM_COMBINE_DTEN2_SHIFT|macro|FTM_COMBINE_DTEN2_SHIFT
DECL|FTM_COMBINE_DTEN2|macro|FTM_COMBINE_DTEN2
DECL|FTM_COMBINE_DTEN3_MASK|macro|FTM_COMBINE_DTEN3_MASK
DECL|FTM_COMBINE_DTEN3_SHIFT|macro|FTM_COMBINE_DTEN3_SHIFT
DECL|FTM_COMBINE_DTEN3|macro|FTM_COMBINE_DTEN3
DECL|FTM_COMBINE_FAULTEN0_MASK|macro|FTM_COMBINE_FAULTEN0_MASK
DECL|FTM_COMBINE_FAULTEN0_SHIFT|macro|FTM_COMBINE_FAULTEN0_SHIFT
DECL|FTM_COMBINE_FAULTEN0|macro|FTM_COMBINE_FAULTEN0
DECL|FTM_COMBINE_FAULTEN1_MASK|macro|FTM_COMBINE_FAULTEN1_MASK
DECL|FTM_COMBINE_FAULTEN1_SHIFT|macro|FTM_COMBINE_FAULTEN1_SHIFT
DECL|FTM_COMBINE_FAULTEN1|macro|FTM_COMBINE_FAULTEN1
DECL|FTM_COMBINE_FAULTEN2_MASK|macro|FTM_COMBINE_FAULTEN2_MASK
DECL|FTM_COMBINE_FAULTEN2_SHIFT|macro|FTM_COMBINE_FAULTEN2_SHIFT
DECL|FTM_COMBINE_FAULTEN2|macro|FTM_COMBINE_FAULTEN2
DECL|FTM_COMBINE_FAULTEN3_MASK|macro|FTM_COMBINE_FAULTEN3_MASK
DECL|FTM_COMBINE_FAULTEN3_SHIFT|macro|FTM_COMBINE_FAULTEN3_SHIFT
DECL|FTM_COMBINE_FAULTEN3|macro|FTM_COMBINE_FAULTEN3
DECL|FTM_COMBINE_SYNCEN0_MASK|macro|FTM_COMBINE_SYNCEN0_MASK
DECL|FTM_COMBINE_SYNCEN0_SHIFT|macro|FTM_COMBINE_SYNCEN0_SHIFT
DECL|FTM_COMBINE_SYNCEN0|macro|FTM_COMBINE_SYNCEN0
DECL|FTM_COMBINE_SYNCEN1_MASK|macro|FTM_COMBINE_SYNCEN1_MASK
DECL|FTM_COMBINE_SYNCEN1_SHIFT|macro|FTM_COMBINE_SYNCEN1_SHIFT
DECL|FTM_COMBINE_SYNCEN1|macro|FTM_COMBINE_SYNCEN1
DECL|FTM_COMBINE_SYNCEN2_MASK|macro|FTM_COMBINE_SYNCEN2_MASK
DECL|FTM_COMBINE_SYNCEN2_SHIFT|macro|FTM_COMBINE_SYNCEN2_SHIFT
DECL|FTM_COMBINE_SYNCEN2|macro|FTM_COMBINE_SYNCEN2
DECL|FTM_COMBINE_SYNCEN3_MASK|macro|FTM_COMBINE_SYNCEN3_MASK
DECL|FTM_COMBINE_SYNCEN3_SHIFT|macro|FTM_COMBINE_SYNCEN3_SHIFT
DECL|FTM_COMBINE_SYNCEN3|macro|FTM_COMBINE_SYNCEN3
DECL|FTM_CONF_BDMMODE_MASK|macro|FTM_CONF_BDMMODE_MASK
DECL|FTM_CONF_BDMMODE_SHIFT|macro|FTM_CONF_BDMMODE_SHIFT
DECL|FTM_CONF_BDMMODE|macro|FTM_CONF_BDMMODE
DECL|FTM_CONF_GTBEEN_MASK|macro|FTM_CONF_GTBEEN_MASK
DECL|FTM_CONF_GTBEEN_SHIFT|macro|FTM_CONF_GTBEEN_SHIFT
DECL|FTM_CONF_GTBEEN|macro|FTM_CONF_GTBEEN
DECL|FTM_CONF_GTBEOUT_MASK|macro|FTM_CONF_GTBEOUT_MASK
DECL|FTM_CONF_GTBEOUT_SHIFT|macro|FTM_CONF_GTBEOUT_SHIFT
DECL|FTM_CONF_GTBEOUT|macro|FTM_CONF_GTBEOUT
DECL|FTM_CONF_NUMTOF_MASK|macro|FTM_CONF_NUMTOF_MASK
DECL|FTM_CONF_NUMTOF_SHIFT|macro|FTM_CONF_NUMTOF_SHIFT
DECL|FTM_CONF_NUMTOF|macro|FTM_CONF_NUMTOF
DECL|FTM_CnSC_CHF_MASK|macro|FTM_CnSC_CHF_MASK
DECL|FTM_CnSC_CHF_SHIFT|macro|FTM_CnSC_CHF_SHIFT
DECL|FTM_CnSC_CHF|macro|FTM_CnSC_CHF
DECL|FTM_CnSC_CHIE_MASK|macro|FTM_CnSC_CHIE_MASK
DECL|FTM_CnSC_CHIE_SHIFT|macro|FTM_CnSC_CHIE_SHIFT
DECL|FTM_CnSC_CHIE|macro|FTM_CnSC_CHIE
DECL|FTM_CnSC_COUNT|macro|FTM_CnSC_COUNT
DECL|FTM_CnSC_DMA_MASK|macro|FTM_CnSC_DMA_MASK
DECL|FTM_CnSC_DMA_SHIFT|macro|FTM_CnSC_DMA_SHIFT
DECL|FTM_CnSC_DMA|macro|FTM_CnSC_DMA
DECL|FTM_CnSC_ELSA_MASK|macro|FTM_CnSC_ELSA_MASK
DECL|FTM_CnSC_ELSA_SHIFT|macro|FTM_CnSC_ELSA_SHIFT
DECL|FTM_CnSC_ELSA|macro|FTM_CnSC_ELSA
DECL|FTM_CnSC_ELSB_MASK|macro|FTM_CnSC_ELSB_MASK
DECL|FTM_CnSC_ELSB_SHIFT|macro|FTM_CnSC_ELSB_SHIFT
DECL|FTM_CnSC_ELSB|macro|FTM_CnSC_ELSB
DECL|FTM_CnSC_MSA_MASK|macro|FTM_CnSC_MSA_MASK
DECL|FTM_CnSC_MSA_SHIFT|macro|FTM_CnSC_MSA_SHIFT
DECL|FTM_CnSC_MSA|macro|FTM_CnSC_MSA
DECL|FTM_CnSC_MSB_MASK|macro|FTM_CnSC_MSB_MASK
DECL|FTM_CnSC_MSB_SHIFT|macro|FTM_CnSC_MSB_SHIFT
DECL|FTM_CnSC_MSB|macro|FTM_CnSC_MSB
DECL|FTM_CnV_COUNT|macro|FTM_CnV_COUNT
DECL|FTM_CnV_VAL_MASK|macro|FTM_CnV_VAL_MASK
DECL|FTM_CnV_VAL_SHIFT|macro|FTM_CnV_VAL_SHIFT
DECL|FTM_CnV_VAL|macro|FTM_CnV_VAL
DECL|FTM_DEADTIME_DTPS_MASK|macro|FTM_DEADTIME_DTPS_MASK
DECL|FTM_DEADTIME_DTPS_SHIFT|macro|FTM_DEADTIME_DTPS_SHIFT
DECL|FTM_DEADTIME_DTPS|macro|FTM_DEADTIME_DTPS
DECL|FTM_DEADTIME_DTVAL_MASK|macro|FTM_DEADTIME_DTVAL_MASK
DECL|FTM_DEADTIME_DTVAL_SHIFT|macro|FTM_DEADTIME_DTVAL_SHIFT
DECL|FTM_DEADTIME_DTVAL|macro|FTM_DEADTIME_DTVAL
DECL|FTM_EXTTRIG_CH0TRIG_MASK|macro|FTM_EXTTRIG_CH0TRIG_MASK
DECL|FTM_EXTTRIG_CH0TRIG_SHIFT|macro|FTM_EXTTRIG_CH0TRIG_SHIFT
DECL|FTM_EXTTRIG_CH0TRIG|macro|FTM_EXTTRIG_CH0TRIG
DECL|FTM_EXTTRIG_CH1TRIG_MASK|macro|FTM_EXTTRIG_CH1TRIG_MASK
DECL|FTM_EXTTRIG_CH1TRIG_SHIFT|macro|FTM_EXTTRIG_CH1TRIG_SHIFT
DECL|FTM_EXTTRIG_CH1TRIG|macro|FTM_EXTTRIG_CH1TRIG
DECL|FTM_EXTTRIG_CH2TRIG_MASK|macro|FTM_EXTTRIG_CH2TRIG_MASK
DECL|FTM_EXTTRIG_CH2TRIG_SHIFT|macro|FTM_EXTTRIG_CH2TRIG_SHIFT
DECL|FTM_EXTTRIG_CH2TRIG|macro|FTM_EXTTRIG_CH2TRIG
DECL|FTM_EXTTRIG_CH3TRIG_MASK|macro|FTM_EXTTRIG_CH3TRIG_MASK
DECL|FTM_EXTTRIG_CH3TRIG_SHIFT|macro|FTM_EXTTRIG_CH3TRIG_SHIFT
DECL|FTM_EXTTRIG_CH3TRIG|macro|FTM_EXTTRIG_CH3TRIG
DECL|FTM_EXTTRIG_CH4TRIG_MASK|macro|FTM_EXTTRIG_CH4TRIG_MASK
DECL|FTM_EXTTRIG_CH4TRIG_SHIFT|macro|FTM_EXTTRIG_CH4TRIG_SHIFT
DECL|FTM_EXTTRIG_CH4TRIG|macro|FTM_EXTTRIG_CH4TRIG
DECL|FTM_EXTTRIG_CH5TRIG_MASK|macro|FTM_EXTTRIG_CH5TRIG_MASK
DECL|FTM_EXTTRIG_CH5TRIG_SHIFT|macro|FTM_EXTTRIG_CH5TRIG_SHIFT
DECL|FTM_EXTTRIG_CH5TRIG|macro|FTM_EXTTRIG_CH5TRIG
DECL|FTM_EXTTRIG_INITTRIGEN_MASK|macro|FTM_EXTTRIG_INITTRIGEN_MASK
DECL|FTM_EXTTRIG_INITTRIGEN_SHIFT|macro|FTM_EXTTRIG_INITTRIGEN_SHIFT
DECL|FTM_EXTTRIG_INITTRIGEN|macro|FTM_EXTTRIG_INITTRIGEN
DECL|FTM_EXTTRIG_TRIGF_MASK|macro|FTM_EXTTRIG_TRIGF_MASK
DECL|FTM_EXTTRIG_TRIGF_SHIFT|macro|FTM_EXTTRIG_TRIGF_SHIFT
DECL|FTM_EXTTRIG_TRIGF|macro|FTM_EXTTRIG_TRIGF
DECL|FTM_FILTER_CH0FVAL_MASK|macro|FTM_FILTER_CH0FVAL_MASK
DECL|FTM_FILTER_CH0FVAL_SHIFT|macro|FTM_FILTER_CH0FVAL_SHIFT
DECL|FTM_FILTER_CH0FVAL|macro|FTM_FILTER_CH0FVAL
DECL|FTM_FILTER_CH1FVAL_MASK|macro|FTM_FILTER_CH1FVAL_MASK
DECL|FTM_FILTER_CH1FVAL_SHIFT|macro|FTM_FILTER_CH1FVAL_SHIFT
DECL|FTM_FILTER_CH1FVAL|macro|FTM_FILTER_CH1FVAL
DECL|FTM_FILTER_CH2FVAL_MASK|macro|FTM_FILTER_CH2FVAL_MASK
DECL|FTM_FILTER_CH2FVAL_SHIFT|macro|FTM_FILTER_CH2FVAL_SHIFT
DECL|FTM_FILTER_CH2FVAL|macro|FTM_FILTER_CH2FVAL
DECL|FTM_FILTER_CH3FVAL_MASK|macro|FTM_FILTER_CH3FVAL_MASK
DECL|FTM_FILTER_CH3FVAL_SHIFT|macro|FTM_FILTER_CH3FVAL_SHIFT
DECL|FTM_FILTER_CH3FVAL|macro|FTM_FILTER_CH3FVAL
DECL|FTM_FLTCTRL_FAULT0EN_MASK|macro|FTM_FLTCTRL_FAULT0EN_MASK
DECL|FTM_FLTCTRL_FAULT0EN_SHIFT|macro|FTM_FLTCTRL_FAULT0EN_SHIFT
DECL|FTM_FLTCTRL_FAULT0EN|macro|FTM_FLTCTRL_FAULT0EN
DECL|FTM_FLTCTRL_FAULT1EN_MASK|macro|FTM_FLTCTRL_FAULT1EN_MASK
DECL|FTM_FLTCTRL_FAULT1EN_SHIFT|macro|FTM_FLTCTRL_FAULT1EN_SHIFT
DECL|FTM_FLTCTRL_FAULT1EN|macro|FTM_FLTCTRL_FAULT1EN
DECL|FTM_FLTCTRL_FAULT2EN_MASK|macro|FTM_FLTCTRL_FAULT2EN_MASK
DECL|FTM_FLTCTRL_FAULT2EN_SHIFT|macro|FTM_FLTCTRL_FAULT2EN_SHIFT
DECL|FTM_FLTCTRL_FAULT2EN|macro|FTM_FLTCTRL_FAULT2EN
DECL|FTM_FLTCTRL_FAULT3EN_MASK|macro|FTM_FLTCTRL_FAULT3EN_MASK
DECL|FTM_FLTCTRL_FAULT3EN_SHIFT|macro|FTM_FLTCTRL_FAULT3EN_SHIFT
DECL|FTM_FLTCTRL_FAULT3EN|macro|FTM_FLTCTRL_FAULT3EN
DECL|FTM_FLTCTRL_FFLTR0EN_MASK|macro|FTM_FLTCTRL_FFLTR0EN_MASK
DECL|FTM_FLTCTRL_FFLTR0EN_SHIFT|macro|FTM_FLTCTRL_FFLTR0EN_SHIFT
DECL|FTM_FLTCTRL_FFLTR0EN|macro|FTM_FLTCTRL_FFLTR0EN
DECL|FTM_FLTCTRL_FFLTR1EN_MASK|macro|FTM_FLTCTRL_FFLTR1EN_MASK
DECL|FTM_FLTCTRL_FFLTR1EN_SHIFT|macro|FTM_FLTCTRL_FFLTR1EN_SHIFT
DECL|FTM_FLTCTRL_FFLTR1EN|macro|FTM_FLTCTRL_FFLTR1EN
DECL|FTM_FLTCTRL_FFLTR2EN_MASK|macro|FTM_FLTCTRL_FFLTR2EN_MASK
DECL|FTM_FLTCTRL_FFLTR2EN_SHIFT|macro|FTM_FLTCTRL_FFLTR2EN_SHIFT
DECL|FTM_FLTCTRL_FFLTR2EN|macro|FTM_FLTCTRL_FFLTR2EN
DECL|FTM_FLTCTRL_FFLTR3EN_MASK|macro|FTM_FLTCTRL_FFLTR3EN_MASK
DECL|FTM_FLTCTRL_FFLTR3EN_SHIFT|macro|FTM_FLTCTRL_FFLTR3EN_SHIFT
DECL|FTM_FLTCTRL_FFLTR3EN|macro|FTM_FLTCTRL_FFLTR3EN
DECL|FTM_FLTCTRL_FFVAL_MASK|macro|FTM_FLTCTRL_FFVAL_MASK
DECL|FTM_FLTCTRL_FFVAL_SHIFT|macro|FTM_FLTCTRL_FFVAL_SHIFT
DECL|FTM_FLTCTRL_FFVAL|macro|FTM_FLTCTRL_FFVAL
DECL|FTM_FLTPOL_FLT0POL_MASK|macro|FTM_FLTPOL_FLT0POL_MASK
DECL|FTM_FLTPOL_FLT0POL_SHIFT|macro|FTM_FLTPOL_FLT0POL_SHIFT
DECL|FTM_FLTPOL_FLT0POL|macro|FTM_FLTPOL_FLT0POL
DECL|FTM_FLTPOL_FLT1POL_MASK|macro|FTM_FLTPOL_FLT1POL_MASK
DECL|FTM_FLTPOL_FLT1POL_SHIFT|macro|FTM_FLTPOL_FLT1POL_SHIFT
DECL|FTM_FLTPOL_FLT1POL|macro|FTM_FLTPOL_FLT1POL
DECL|FTM_FLTPOL_FLT2POL_MASK|macro|FTM_FLTPOL_FLT2POL_MASK
DECL|FTM_FLTPOL_FLT2POL_SHIFT|macro|FTM_FLTPOL_FLT2POL_SHIFT
DECL|FTM_FLTPOL_FLT2POL|macro|FTM_FLTPOL_FLT2POL
DECL|FTM_FLTPOL_FLT3POL_MASK|macro|FTM_FLTPOL_FLT3POL_MASK
DECL|FTM_FLTPOL_FLT3POL_SHIFT|macro|FTM_FLTPOL_FLT3POL_SHIFT
DECL|FTM_FLTPOL_FLT3POL|macro|FTM_FLTPOL_FLT3POL
DECL|FTM_FMS_FAULTF0_MASK|macro|FTM_FMS_FAULTF0_MASK
DECL|FTM_FMS_FAULTF0_SHIFT|macro|FTM_FMS_FAULTF0_SHIFT
DECL|FTM_FMS_FAULTF0|macro|FTM_FMS_FAULTF0
DECL|FTM_FMS_FAULTF1_MASK|macro|FTM_FMS_FAULTF1_MASK
DECL|FTM_FMS_FAULTF1_SHIFT|macro|FTM_FMS_FAULTF1_SHIFT
DECL|FTM_FMS_FAULTF1|macro|FTM_FMS_FAULTF1
DECL|FTM_FMS_FAULTF2_MASK|macro|FTM_FMS_FAULTF2_MASK
DECL|FTM_FMS_FAULTF2_SHIFT|macro|FTM_FMS_FAULTF2_SHIFT
DECL|FTM_FMS_FAULTF2|macro|FTM_FMS_FAULTF2
DECL|FTM_FMS_FAULTF3_MASK|macro|FTM_FMS_FAULTF3_MASK
DECL|FTM_FMS_FAULTF3_SHIFT|macro|FTM_FMS_FAULTF3_SHIFT
DECL|FTM_FMS_FAULTF3|macro|FTM_FMS_FAULTF3
DECL|FTM_FMS_FAULTF_MASK|macro|FTM_FMS_FAULTF_MASK
DECL|FTM_FMS_FAULTF_SHIFT|macro|FTM_FMS_FAULTF_SHIFT
DECL|FTM_FMS_FAULTF|macro|FTM_FMS_FAULTF
DECL|FTM_FMS_FAULTIN_MASK|macro|FTM_FMS_FAULTIN_MASK
DECL|FTM_FMS_FAULTIN_SHIFT|macro|FTM_FMS_FAULTIN_SHIFT
DECL|FTM_FMS_FAULTIN|macro|FTM_FMS_FAULTIN
DECL|FTM_FMS_WPEN_MASK|macro|FTM_FMS_WPEN_MASK
DECL|FTM_FMS_WPEN_SHIFT|macro|FTM_FMS_WPEN_SHIFT
DECL|FTM_FMS_WPEN|macro|FTM_FMS_WPEN
DECL|FTM_INVCTRL_INV0EN_MASK|macro|FTM_INVCTRL_INV0EN_MASK
DECL|FTM_INVCTRL_INV0EN_SHIFT|macro|FTM_INVCTRL_INV0EN_SHIFT
DECL|FTM_INVCTRL_INV0EN|macro|FTM_INVCTRL_INV0EN
DECL|FTM_INVCTRL_INV1EN_MASK|macro|FTM_INVCTRL_INV1EN_MASK
DECL|FTM_INVCTRL_INV1EN_SHIFT|macro|FTM_INVCTRL_INV1EN_SHIFT
DECL|FTM_INVCTRL_INV1EN|macro|FTM_INVCTRL_INV1EN
DECL|FTM_INVCTRL_INV2EN_MASK|macro|FTM_INVCTRL_INV2EN_MASK
DECL|FTM_INVCTRL_INV2EN_SHIFT|macro|FTM_INVCTRL_INV2EN_SHIFT
DECL|FTM_INVCTRL_INV2EN|macro|FTM_INVCTRL_INV2EN
DECL|FTM_INVCTRL_INV3EN_MASK|macro|FTM_INVCTRL_INV3EN_MASK
DECL|FTM_INVCTRL_INV3EN_SHIFT|macro|FTM_INVCTRL_INV3EN_SHIFT
DECL|FTM_INVCTRL_INV3EN|macro|FTM_INVCTRL_INV3EN
DECL|FTM_IRQS|macro|FTM_IRQS
DECL|FTM_MODE_CAPTEST_MASK|macro|FTM_MODE_CAPTEST_MASK
DECL|FTM_MODE_CAPTEST_SHIFT|macro|FTM_MODE_CAPTEST_SHIFT
DECL|FTM_MODE_CAPTEST|macro|FTM_MODE_CAPTEST
DECL|FTM_MODE_FAULTIE_MASK|macro|FTM_MODE_FAULTIE_MASK
DECL|FTM_MODE_FAULTIE_SHIFT|macro|FTM_MODE_FAULTIE_SHIFT
DECL|FTM_MODE_FAULTIE|macro|FTM_MODE_FAULTIE
DECL|FTM_MODE_FAULTM_MASK|macro|FTM_MODE_FAULTM_MASK
DECL|FTM_MODE_FAULTM_SHIFT|macro|FTM_MODE_FAULTM_SHIFT
DECL|FTM_MODE_FAULTM|macro|FTM_MODE_FAULTM
DECL|FTM_MODE_FTMEN_MASK|macro|FTM_MODE_FTMEN_MASK
DECL|FTM_MODE_FTMEN_SHIFT|macro|FTM_MODE_FTMEN_SHIFT
DECL|FTM_MODE_FTMEN|macro|FTM_MODE_FTMEN
DECL|FTM_MODE_INIT_MASK|macro|FTM_MODE_INIT_MASK
DECL|FTM_MODE_INIT_SHIFT|macro|FTM_MODE_INIT_SHIFT
DECL|FTM_MODE_INIT|macro|FTM_MODE_INIT
DECL|FTM_MODE_PWMSYNC_MASK|macro|FTM_MODE_PWMSYNC_MASK
DECL|FTM_MODE_PWMSYNC_SHIFT|macro|FTM_MODE_PWMSYNC_SHIFT
DECL|FTM_MODE_PWMSYNC|macro|FTM_MODE_PWMSYNC
DECL|FTM_MODE_WPDIS_MASK|macro|FTM_MODE_WPDIS_MASK
DECL|FTM_MODE_WPDIS_SHIFT|macro|FTM_MODE_WPDIS_SHIFT
DECL|FTM_MODE_WPDIS|macro|FTM_MODE_WPDIS
DECL|FTM_MOD_MOD_MASK|macro|FTM_MOD_MOD_MASK
DECL|FTM_MOD_MOD_SHIFT|macro|FTM_MOD_MOD_SHIFT
DECL|FTM_MOD_MOD|macro|FTM_MOD_MOD
DECL|FTM_OUTINIT_CH0OI_MASK|macro|FTM_OUTINIT_CH0OI_MASK
DECL|FTM_OUTINIT_CH0OI_SHIFT|macro|FTM_OUTINIT_CH0OI_SHIFT
DECL|FTM_OUTINIT_CH0OI|macro|FTM_OUTINIT_CH0OI
DECL|FTM_OUTINIT_CH1OI_MASK|macro|FTM_OUTINIT_CH1OI_MASK
DECL|FTM_OUTINIT_CH1OI_SHIFT|macro|FTM_OUTINIT_CH1OI_SHIFT
DECL|FTM_OUTINIT_CH1OI|macro|FTM_OUTINIT_CH1OI
DECL|FTM_OUTINIT_CH2OI_MASK|macro|FTM_OUTINIT_CH2OI_MASK
DECL|FTM_OUTINIT_CH2OI_SHIFT|macro|FTM_OUTINIT_CH2OI_SHIFT
DECL|FTM_OUTINIT_CH2OI|macro|FTM_OUTINIT_CH2OI
DECL|FTM_OUTINIT_CH3OI_MASK|macro|FTM_OUTINIT_CH3OI_MASK
DECL|FTM_OUTINIT_CH3OI_SHIFT|macro|FTM_OUTINIT_CH3OI_SHIFT
DECL|FTM_OUTINIT_CH3OI|macro|FTM_OUTINIT_CH3OI
DECL|FTM_OUTINIT_CH4OI_MASK|macro|FTM_OUTINIT_CH4OI_MASK
DECL|FTM_OUTINIT_CH4OI_SHIFT|macro|FTM_OUTINIT_CH4OI_SHIFT
DECL|FTM_OUTINIT_CH4OI|macro|FTM_OUTINIT_CH4OI
DECL|FTM_OUTINIT_CH5OI_MASK|macro|FTM_OUTINIT_CH5OI_MASK
DECL|FTM_OUTINIT_CH5OI_SHIFT|macro|FTM_OUTINIT_CH5OI_SHIFT
DECL|FTM_OUTINIT_CH5OI|macro|FTM_OUTINIT_CH5OI
DECL|FTM_OUTINIT_CH6OI_MASK|macro|FTM_OUTINIT_CH6OI_MASK
DECL|FTM_OUTINIT_CH6OI_SHIFT|macro|FTM_OUTINIT_CH6OI_SHIFT
DECL|FTM_OUTINIT_CH6OI|macro|FTM_OUTINIT_CH6OI
DECL|FTM_OUTINIT_CH7OI_MASK|macro|FTM_OUTINIT_CH7OI_MASK
DECL|FTM_OUTINIT_CH7OI_SHIFT|macro|FTM_OUTINIT_CH7OI_SHIFT
DECL|FTM_OUTINIT_CH7OI|macro|FTM_OUTINIT_CH7OI
DECL|FTM_OUTMASK_CH0OM_MASK|macro|FTM_OUTMASK_CH0OM_MASK
DECL|FTM_OUTMASK_CH0OM_SHIFT|macro|FTM_OUTMASK_CH0OM_SHIFT
DECL|FTM_OUTMASK_CH0OM|macro|FTM_OUTMASK_CH0OM
DECL|FTM_OUTMASK_CH1OM_MASK|macro|FTM_OUTMASK_CH1OM_MASK
DECL|FTM_OUTMASK_CH1OM_SHIFT|macro|FTM_OUTMASK_CH1OM_SHIFT
DECL|FTM_OUTMASK_CH1OM|macro|FTM_OUTMASK_CH1OM
DECL|FTM_OUTMASK_CH2OM_MASK|macro|FTM_OUTMASK_CH2OM_MASK
DECL|FTM_OUTMASK_CH2OM_SHIFT|macro|FTM_OUTMASK_CH2OM_SHIFT
DECL|FTM_OUTMASK_CH2OM|macro|FTM_OUTMASK_CH2OM
DECL|FTM_OUTMASK_CH3OM_MASK|macro|FTM_OUTMASK_CH3OM_MASK
DECL|FTM_OUTMASK_CH3OM_SHIFT|macro|FTM_OUTMASK_CH3OM_SHIFT
DECL|FTM_OUTMASK_CH3OM|macro|FTM_OUTMASK_CH3OM
DECL|FTM_OUTMASK_CH4OM_MASK|macro|FTM_OUTMASK_CH4OM_MASK
DECL|FTM_OUTMASK_CH4OM_SHIFT|macro|FTM_OUTMASK_CH4OM_SHIFT
DECL|FTM_OUTMASK_CH4OM|macro|FTM_OUTMASK_CH4OM
DECL|FTM_OUTMASK_CH5OM_MASK|macro|FTM_OUTMASK_CH5OM_MASK
DECL|FTM_OUTMASK_CH5OM_SHIFT|macro|FTM_OUTMASK_CH5OM_SHIFT
DECL|FTM_OUTMASK_CH5OM|macro|FTM_OUTMASK_CH5OM
DECL|FTM_OUTMASK_CH6OM_MASK|macro|FTM_OUTMASK_CH6OM_MASK
DECL|FTM_OUTMASK_CH6OM_SHIFT|macro|FTM_OUTMASK_CH6OM_SHIFT
DECL|FTM_OUTMASK_CH6OM|macro|FTM_OUTMASK_CH6OM
DECL|FTM_OUTMASK_CH7OM_MASK|macro|FTM_OUTMASK_CH7OM_MASK
DECL|FTM_OUTMASK_CH7OM_SHIFT|macro|FTM_OUTMASK_CH7OM_SHIFT
DECL|FTM_OUTMASK_CH7OM|macro|FTM_OUTMASK_CH7OM
DECL|FTM_POL_POL0_MASK|macro|FTM_POL_POL0_MASK
DECL|FTM_POL_POL0_SHIFT|macro|FTM_POL_POL0_SHIFT
DECL|FTM_POL_POL0|macro|FTM_POL_POL0
DECL|FTM_POL_POL1_MASK|macro|FTM_POL_POL1_MASK
DECL|FTM_POL_POL1_SHIFT|macro|FTM_POL_POL1_SHIFT
DECL|FTM_POL_POL1|macro|FTM_POL_POL1
DECL|FTM_POL_POL2_MASK|macro|FTM_POL_POL2_MASK
DECL|FTM_POL_POL2_SHIFT|macro|FTM_POL_POL2_SHIFT
DECL|FTM_POL_POL2|macro|FTM_POL_POL2
DECL|FTM_POL_POL3_MASK|macro|FTM_POL_POL3_MASK
DECL|FTM_POL_POL3_SHIFT|macro|FTM_POL_POL3_SHIFT
DECL|FTM_POL_POL3|macro|FTM_POL_POL3
DECL|FTM_POL_POL4_MASK|macro|FTM_POL_POL4_MASK
DECL|FTM_POL_POL4_SHIFT|macro|FTM_POL_POL4_SHIFT
DECL|FTM_POL_POL4|macro|FTM_POL_POL4
DECL|FTM_POL_POL5_MASK|macro|FTM_POL_POL5_MASK
DECL|FTM_POL_POL5_SHIFT|macro|FTM_POL_POL5_SHIFT
DECL|FTM_POL_POL5|macro|FTM_POL_POL5
DECL|FTM_POL_POL6_MASK|macro|FTM_POL_POL6_MASK
DECL|FTM_POL_POL6_SHIFT|macro|FTM_POL_POL6_SHIFT
DECL|FTM_POL_POL6|macro|FTM_POL_POL6
DECL|FTM_POL_POL7_MASK|macro|FTM_POL_POL7_MASK
DECL|FTM_POL_POL7_SHIFT|macro|FTM_POL_POL7_SHIFT
DECL|FTM_POL_POL7|macro|FTM_POL_POL7
DECL|FTM_PWMLOAD_CH0SEL_MASK|macro|FTM_PWMLOAD_CH0SEL_MASK
DECL|FTM_PWMLOAD_CH0SEL_SHIFT|macro|FTM_PWMLOAD_CH0SEL_SHIFT
DECL|FTM_PWMLOAD_CH0SEL|macro|FTM_PWMLOAD_CH0SEL
DECL|FTM_PWMLOAD_CH1SEL_MASK|macro|FTM_PWMLOAD_CH1SEL_MASK
DECL|FTM_PWMLOAD_CH1SEL_SHIFT|macro|FTM_PWMLOAD_CH1SEL_SHIFT
DECL|FTM_PWMLOAD_CH1SEL|macro|FTM_PWMLOAD_CH1SEL
DECL|FTM_PWMLOAD_CH2SEL_MASK|macro|FTM_PWMLOAD_CH2SEL_MASK
DECL|FTM_PWMLOAD_CH2SEL_SHIFT|macro|FTM_PWMLOAD_CH2SEL_SHIFT
DECL|FTM_PWMLOAD_CH2SEL|macro|FTM_PWMLOAD_CH2SEL
DECL|FTM_PWMLOAD_CH3SEL_MASK|macro|FTM_PWMLOAD_CH3SEL_MASK
DECL|FTM_PWMLOAD_CH3SEL_SHIFT|macro|FTM_PWMLOAD_CH3SEL_SHIFT
DECL|FTM_PWMLOAD_CH3SEL|macro|FTM_PWMLOAD_CH3SEL
DECL|FTM_PWMLOAD_CH4SEL_MASK|macro|FTM_PWMLOAD_CH4SEL_MASK
DECL|FTM_PWMLOAD_CH4SEL_SHIFT|macro|FTM_PWMLOAD_CH4SEL_SHIFT
DECL|FTM_PWMLOAD_CH4SEL|macro|FTM_PWMLOAD_CH4SEL
DECL|FTM_PWMLOAD_CH5SEL_MASK|macro|FTM_PWMLOAD_CH5SEL_MASK
DECL|FTM_PWMLOAD_CH5SEL_SHIFT|macro|FTM_PWMLOAD_CH5SEL_SHIFT
DECL|FTM_PWMLOAD_CH5SEL|macro|FTM_PWMLOAD_CH5SEL
DECL|FTM_PWMLOAD_CH6SEL_MASK|macro|FTM_PWMLOAD_CH6SEL_MASK
DECL|FTM_PWMLOAD_CH6SEL_SHIFT|macro|FTM_PWMLOAD_CH6SEL_SHIFT
DECL|FTM_PWMLOAD_CH6SEL|macro|FTM_PWMLOAD_CH6SEL
DECL|FTM_PWMLOAD_CH7SEL_MASK|macro|FTM_PWMLOAD_CH7SEL_MASK
DECL|FTM_PWMLOAD_CH7SEL_SHIFT|macro|FTM_PWMLOAD_CH7SEL_SHIFT
DECL|FTM_PWMLOAD_CH7SEL|macro|FTM_PWMLOAD_CH7SEL
DECL|FTM_PWMLOAD_LDOK_MASK|macro|FTM_PWMLOAD_LDOK_MASK
DECL|FTM_PWMLOAD_LDOK_SHIFT|macro|FTM_PWMLOAD_LDOK_SHIFT
DECL|FTM_PWMLOAD_LDOK|macro|FTM_PWMLOAD_LDOK
DECL|FTM_QDCTRL_PHAFLTREN_MASK|macro|FTM_QDCTRL_PHAFLTREN_MASK
DECL|FTM_QDCTRL_PHAFLTREN_SHIFT|macro|FTM_QDCTRL_PHAFLTREN_SHIFT
DECL|FTM_QDCTRL_PHAFLTREN|macro|FTM_QDCTRL_PHAFLTREN
DECL|FTM_QDCTRL_PHAPOL_MASK|macro|FTM_QDCTRL_PHAPOL_MASK
DECL|FTM_QDCTRL_PHAPOL_SHIFT|macro|FTM_QDCTRL_PHAPOL_SHIFT
DECL|FTM_QDCTRL_PHAPOL|macro|FTM_QDCTRL_PHAPOL
DECL|FTM_QDCTRL_PHBFLTREN_MASK|macro|FTM_QDCTRL_PHBFLTREN_MASK
DECL|FTM_QDCTRL_PHBFLTREN_SHIFT|macro|FTM_QDCTRL_PHBFLTREN_SHIFT
DECL|FTM_QDCTRL_PHBFLTREN|macro|FTM_QDCTRL_PHBFLTREN
DECL|FTM_QDCTRL_PHBPOL_MASK|macro|FTM_QDCTRL_PHBPOL_MASK
DECL|FTM_QDCTRL_PHBPOL_SHIFT|macro|FTM_QDCTRL_PHBPOL_SHIFT
DECL|FTM_QDCTRL_PHBPOL|macro|FTM_QDCTRL_PHBPOL
DECL|FTM_QDCTRL_QUADEN_MASK|macro|FTM_QDCTRL_QUADEN_MASK
DECL|FTM_QDCTRL_QUADEN_SHIFT|macro|FTM_QDCTRL_QUADEN_SHIFT
DECL|FTM_QDCTRL_QUADEN|macro|FTM_QDCTRL_QUADEN
DECL|FTM_QDCTRL_QUADIR_MASK|macro|FTM_QDCTRL_QUADIR_MASK
DECL|FTM_QDCTRL_QUADIR_SHIFT|macro|FTM_QDCTRL_QUADIR_SHIFT
DECL|FTM_QDCTRL_QUADIR|macro|FTM_QDCTRL_QUADIR
DECL|FTM_QDCTRL_QUADMODE_MASK|macro|FTM_QDCTRL_QUADMODE_MASK
DECL|FTM_QDCTRL_QUADMODE_SHIFT|macro|FTM_QDCTRL_QUADMODE_SHIFT
DECL|FTM_QDCTRL_QUADMODE|macro|FTM_QDCTRL_QUADMODE
DECL|FTM_QDCTRL_TOFDIR_MASK|macro|FTM_QDCTRL_TOFDIR_MASK
DECL|FTM_QDCTRL_TOFDIR_SHIFT|macro|FTM_QDCTRL_TOFDIR_SHIFT
DECL|FTM_QDCTRL_TOFDIR|macro|FTM_QDCTRL_TOFDIR
DECL|FTM_SC_CLKS_MASK|macro|FTM_SC_CLKS_MASK
DECL|FTM_SC_CLKS_SHIFT|macro|FTM_SC_CLKS_SHIFT
DECL|FTM_SC_CLKS|macro|FTM_SC_CLKS
DECL|FTM_SC_CPWMS_MASK|macro|FTM_SC_CPWMS_MASK
DECL|FTM_SC_CPWMS_SHIFT|macro|FTM_SC_CPWMS_SHIFT
DECL|FTM_SC_CPWMS|macro|FTM_SC_CPWMS
DECL|FTM_SC_PS_MASK|macro|FTM_SC_PS_MASK
DECL|FTM_SC_PS_SHIFT|macro|FTM_SC_PS_SHIFT
DECL|FTM_SC_PS|macro|FTM_SC_PS
DECL|FTM_SC_TOF_MASK|macro|FTM_SC_TOF_MASK
DECL|FTM_SC_TOF_SHIFT|macro|FTM_SC_TOF_SHIFT
DECL|FTM_SC_TOF|macro|FTM_SC_TOF
DECL|FTM_SC_TOIE_MASK|macro|FTM_SC_TOIE_MASK
DECL|FTM_SC_TOIE_SHIFT|macro|FTM_SC_TOIE_SHIFT
DECL|FTM_SC_TOIE|macro|FTM_SC_TOIE
DECL|FTM_STATUS_CH0F_MASK|macro|FTM_STATUS_CH0F_MASK
DECL|FTM_STATUS_CH0F_SHIFT|macro|FTM_STATUS_CH0F_SHIFT
DECL|FTM_STATUS_CH0F|macro|FTM_STATUS_CH0F
DECL|FTM_STATUS_CH1F_MASK|macro|FTM_STATUS_CH1F_MASK
DECL|FTM_STATUS_CH1F_SHIFT|macro|FTM_STATUS_CH1F_SHIFT
DECL|FTM_STATUS_CH1F|macro|FTM_STATUS_CH1F
DECL|FTM_STATUS_CH2F_MASK|macro|FTM_STATUS_CH2F_MASK
DECL|FTM_STATUS_CH2F_SHIFT|macro|FTM_STATUS_CH2F_SHIFT
DECL|FTM_STATUS_CH2F|macro|FTM_STATUS_CH2F
DECL|FTM_STATUS_CH3F_MASK|macro|FTM_STATUS_CH3F_MASK
DECL|FTM_STATUS_CH3F_SHIFT|macro|FTM_STATUS_CH3F_SHIFT
DECL|FTM_STATUS_CH3F|macro|FTM_STATUS_CH3F
DECL|FTM_STATUS_CH4F_MASK|macro|FTM_STATUS_CH4F_MASK
DECL|FTM_STATUS_CH4F_SHIFT|macro|FTM_STATUS_CH4F_SHIFT
DECL|FTM_STATUS_CH4F|macro|FTM_STATUS_CH4F
DECL|FTM_STATUS_CH5F_MASK|macro|FTM_STATUS_CH5F_MASK
DECL|FTM_STATUS_CH5F_SHIFT|macro|FTM_STATUS_CH5F_SHIFT
DECL|FTM_STATUS_CH5F|macro|FTM_STATUS_CH5F
DECL|FTM_STATUS_CH6F_MASK|macro|FTM_STATUS_CH6F_MASK
DECL|FTM_STATUS_CH6F_SHIFT|macro|FTM_STATUS_CH6F_SHIFT
DECL|FTM_STATUS_CH6F|macro|FTM_STATUS_CH6F
DECL|FTM_STATUS_CH7F_MASK|macro|FTM_STATUS_CH7F_MASK
DECL|FTM_STATUS_CH7F_SHIFT|macro|FTM_STATUS_CH7F_SHIFT
DECL|FTM_STATUS_CH7F|macro|FTM_STATUS_CH7F
DECL|FTM_SWOCTRL_CH0OCV_MASK|macro|FTM_SWOCTRL_CH0OCV_MASK
DECL|FTM_SWOCTRL_CH0OCV_SHIFT|macro|FTM_SWOCTRL_CH0OCV_SHIFT
DECL|FTM_SWOCTRL_CH0OCV|macro|FTM_SWOCTRL_CH0OCV
DECL|FTM_SWOCTRL_CH0OC_MASK|macro|FTM_SWOCTRL_CH0OC_MASK
DECL|FTM_SWOCTRL_CH0OC_SHIFT|macro|FTM_SWOCTRL_CH0OC_SHIFT
DECL|FTM_SWOCTRL_CH0OC|macro|FTM_SWOCTRL_CH0OC
DECL|FTM_SWOCTRL_CH1OCV_MASK|macro|FTM_SWOCTRL_CH1OCV_MASK
DECL|FTM_SWOCTRL_CH1OCV_SHIFT|macro|FTM_SWOCTRL_CH1OCV_SHIFT
DECL|FTM_SWOCTRL_CH1OCV|macro|FTM_SWOCTRL_CH1OCV
DECL|FTM_SWOCTRL_CH1OC_MASK|macro|FTM_SWOCTRL_CH1OC_MASK
DECL|FTM_SWOCTRL_CH1OC_SHIFT|macro|FTM_SWOCTRL_CH1OC_SHIFT
DECL|FTM_SWOCTRL_CH1OC|macro|FTM_SWOCTRL_CH1OC
DECL|FTM_SWOCTRL_CH2OCV_MASK|macro|FTM_SWOCTRL_CH2OCV_MASK
DECL|FTM_SWOCTRL_CH2OCV_SHIFT|macro|FTM_SWOCTRL_CH2OCV_SHIFT
DECL|FTM_SWOCTRL_CH2OCV|macro|FTM_SWOCTRL_CH2OCV
DECL|FTM_SWOCTRL_CH2OC_MASK|macro|FTM_SWOCTRL_CH2OC_MASK
DECL|FTM_SWOCTRL_CH2OC_SHIFT|macro|FTM_SWOCTRL_CH2OC_SHIFT
DECL|FTM_SWOCTRL_CH2OC|macro|FTM_SWOCTRL_CH2OC
DECL|FTM_SWOCTRL_CH3OCV_MASK|macro|FTM_SWOCTRL_CH3OCV_MASK
DECL|FTM_SWOCTRL_CH3OCV_SHIFT|macro|FTM_SWOCTRL_CH3OCV_SHIFT
DECL|FTM_SWOCTRL_CH3OCV|macro|FTM_SWOCTRL_CH3OCV
DECL|FTM_SWOCTRL_CH3OC_MASK|macro|FTM_SWOCTRL_CH3OC_MASK
DECL|FTM_SWOCTRL_CH3OC_SHIFT|macro|FTM_SWOCTRL_CH3OC_SHIFT
DECL|FTM_SWOCTRL_CH3OC|macro|FTM_SWOCTRL_CH3OC
DECL|FTM_SWOCTRL_CH4OCV_MASK|macro|FTM_SWOCTRL_CH4OCV_MASK
DECL|FTM_SWOCTRL_CH4OCV_SHIFT|macro|FTM_SWOCTRL_CH4OCV_SHIFT
DECL|FTM_SWOCTRL_CH4OCV|macro|FTM_SWOCTRL_CH4OCV
DECL|FTM_SWOCTRL_CH4OC_MASK|macro|FTM_SWOCTRL_CH4OC_MASK
DECL|FTM_SWOCTRL_CH4OC_SHIFT|macro|FTM_SWOCTRL_CH4OC_SHIFT
DECL|FTM_SWOCTRL_CH4OC|macro|FTM_SWOCTRL_CH4OC
DECL|FTM_SWOCTRL_CH5OCV_MASK|macro|FTM_SWOCTRL_CH5OCV_MASK
DECL|FTM_SWOCTRL_CH5OCV_SHIFT|macro|FTM_SWOCTRL_CH5OCV_SHIFT
DECL|FTM_SWOCTRL_CH5OCV|macro|FTM_SWOCTRL_CH5OCV
DECL|FTM_SWOCTRL_CH5OC_MASK|macro|FTM_SWOCTRL_CH5OC_MASK
DECL|FTM_SWOCTRL_CH5OC_SHIFT|macro|FTM_SWOCTRL_CH5OC_SHIFT
DECL|FTM_SWOCTRL_CH5OC|macro|FTM_SWOCTRL_CH5OC
DECL|FTM_SWOCTRL_CH6OCV_MASK|macro|FTM_SWOCTRL_CH6OCV_MASK
DECL|FTM_SWOCTRL_CH6OCV_SHIFT|macro|FTM_SWOCTRL_CH6OCV_SHIFT
DECL|FTM_SWOCTRL_CH6OCV|macro|FTM_SWOCTRL_CH6OCV
DECL|FTM_SWOCTRL_CH6OC_MASK|macro|FTM_SWOCTRL_CH6OC_MASK
DECL|FTM_SWOCTRL_CH6OC_SHIFT|macro|FTM_SWOCTRL_CH6OC_SHIFT
DECL|FTM_SWOCTRL_CH6OC|macro|FTM_SWOCTRL_CH6OC
DECL|FTM_SWOCTRL_CH7OCV_MASK|macro|FTM_SWOCTRL_CH7OCV_MASK
DECL|FTM_SWOCTRL_CH7OCV_SHIFT|macro|FTM_SWOCTRL_CH7OCV_SHIFT
DECL|FTM_SWOCTRL_CH7OCV|macro|FTM_SWOCTRL_CH7OCV
DECL|FTM_SWOCTRL_CH7OC_MASK|macro|FTM_SWOCTRL_CH7OC_MASK
DECL|FTM_SWOCTRL_CH7OC_SHIFT|macro|FTM_SWOCTRL_CH7OC_SHIFT
DECL|FTM_SWOCTRL_CH7OC|macro|FTM_SWOCTRL_CH7OC
DECL|FTM_SYNCONF_CNTINC_MASK|macro|FTM_SYNCONF_CNTINC_MASK
DECL|FTM_SYNCONF_CNTINC_SHIFT|macro|FTM_SYNCONF_CNTINC_SHIFT
DECL|FTM_SYNCONF_CNTINC|macro|FTM_SYNCONF_CNTINC
DECL|FTM_SYNCONF_HWINVC_MASK|macro|FTM_SYNCONF_HWINVC_MASK
DECL|FTM_SYNCONF_HWINVC_SHIFT|macro|FTM_SYNCONF_HWINVC_SHIFT
DECL|FTM_SYNCONF_HWINVC|macro|FTM_SYNCONF_HWINVC
DECL|FTM_SYNCONF_HWOM_MASK|macro|FTM_SYNCONF_HWOM_MASK
DECL|FTM_SYNCONF_HWOM_SHIFT|macro|FTM_SYNCONF_HWOM_SHIFT
DECL|FTM_SYNCONF_HWOM|macro|FTM_SYNCONF_HWOM
DECL|FTM_SYNCONF_HWRSTCNT_MASK|macro|FTM_SYNCONF_HWRSTCNT_MASK
DECL|FTM_SYNCONF_HWRSTCNT_SHIFT|macro|FTM_SYNCONF_HWRSTCNT_SHIFT
DECL|FTM_SYNCONF_HWRSTCNT|macro|FTM_SYNCONF_HWRSTCNT
DECL|FTM_SYNCONF_HWSOC_MASK|macro|FTM_SYNCONF_HWSOC_MASK
DECL|FTM_SYNCONF_HWSOC_SHIFT|macro|FTM_SYNCONF_HWSOC_SHIFT
DECL|FTM_SYNCONF_HWSOC|macro|FTM_SYNCONF_HWSOC
DECL|FTM_SYNCONF_HWTRIGMODE_MASK|macro|FTM_SYNCONF_HWTRIGMODE_MASK
DECL|FTM_SYNCONF_HWTRIGMODE_SHIFT|macro|FTM_SYNCONF_HWTRIGMODE_SHIFT
DECL|FTM_SYNCONF_HWTRIGMODE|macro|FTM_SYNCONF_HWTRIGMODE
DECL|FTM_SYNCONF_HWWRBUF_MASK|macro|FTM_SYNCONF_HWWRBUF_MASK
DECL|FTM_SYNCONF_HWWRBUF_SHIFT|macro|FTM_SYNCONF_HWWRBUF_SHIFT
DECL|FTM_SYNCONF_HWWRBUF|macro|FTM_SYNCONF_HWWRBUF
DECL|FTM_SYNCONF_INVC_MASK|macro|FTM_SYNCONF_INVC_MASK
DECL|FTM_SYNCONF_INVC_SHIFT|macro|FTM_SYNCONF_INVC_SHIFT
DECL|FTM_SYNCONF_INVC|macro|FTM_SYNCONF_INVC
DECL|FTM_SYNCONF_SWINVC_MASK|macro|FTM_SYNCONF_SWINVC_MASK
DECL|FTM_SYNCONF_SWINVC_SHIFT|macro|FTM_SYNCONF_SWINVC_SHIFT
DECL|FTM_SYNCONF_SWINVC|macro|FTM_SYNCONF_SWINVC
DECL|FTM_SYNCONF_SWOC_MASK|macro|FTM_SYNCONF_SWOC_MASK
DECL|FTM_SYNCONF_SWOC_SHIFT|macro|FTM_SYNCONF_SWOC_SHIFT
DECL|FTM_SYNCONF_SWOC|macro|FTM_SYNCONF_SWOC
DECL|FTM_SYNCONF_SWOM_MASK|macro|FTM_SYNCONF_SWOM_MASK
DECL|FTM_SYNCONF_SWOM_SHIFT|macro|FTM_SYNCONF_SWOM_SHIFT
DECL|FTM_SYNCONF_SWOM|macro|FTM_SYNCONF_SWOM
DECL|FTM_SYNCONF_SWRSTCNT_MASK|macro|FTM_SYNCONF_SWRSTCNT_MASK
DECL|FTM_SYNCONF_SWRSTCNT_SHIFT|macro|FTM_SYNCONF_SWRSTCNT_SHIFT
DECL|FTM_SYNCONF_SWRSTCNT|macro|FTM_SYNCONF_SWRSTCNT
DECL|FTM_SYNCONF_SWSOC_MASK|macro|FTM_SYNCONF_SWSOC_MASK
DECL|FTM_SYNCONF_SWSOC_SHIFT|macro|FTM_SYNCONF_SWSOC_SHIFT
DECL|FTM_SYNCONF_SWSOC|macro|FTM_SYNCONF_SWSOC
DECL|FTM_SYNCONF_SWWRBUF_MASK|macro|FTM_SYNCONF_SWWRBUF_MASK
DECL|FTM_SYNCONF_SWWRBUF_SHIFT|macro|FTM_SYNCONF_SWWRBUF_SHIFT
DECL|FTM_SYNCONF_SWWRBUF|macro|FTM_SYNCONF_SWWRBUF
DECL|FTM_SYNCONF_SYNCMODE_MASK|macro|FTM_SYNCONF_SYNCMODE_MASK
DECL|FTM_SYNCONF_SYNCMODE_SHIFT|macro|FTM_SYNCONF_SYNCMODE_SHIFT
DECL|FTM_SYNCONF_SYNCMODE|macro|FTM_SYNCONF_SYNCMODE
DECL|FTM_SYNC_CNTMAX_MASK|macro|FTM_SYNC_CNTMAX_MASK
DECL|FTM_SYNC_CNTMAX_SHIFT|macro|FTM_SYNC_CNTMAX_SHIFT
DECL|FTM_SYNC_CNTMAX|macro|FTM_SYNC_CNTMAX
DECL|FTM_SYNC_CNTMIN_MASK|macro|FTM_SYNC_CNTMIN_MASK
DECL|FTM_SYNC_CNTMIN_SHIFT|macro|FTM_SYNC_CNTMIN_SHIFT
DECL|FTM_SYNC_CNTMIN|macro|FTM_SYNC_CNTMIN
DECL|FTM_SYNC_REINIT_MASK|macro|FTM_SYNC_REINIT_MASK
DECL|FTM_SYNC_REINIT_SHIFT|macro|FTM_SYNC_REINIT_SHIFT
DECL|FTM_SYNC_REINIT|macro|FTM_SYNC_REINIT
DECL|FTM_SYNC_SWSYNC_MASK|macro|FTM_SYNC_SWSYNC_MASK
DECL|FTM_SYNC_SWSYNC_SHIFT|macro|FTM_SYNC_SWSYNC_SHIFT
DECL|FTM_SYNC_SWSYNC|macro|FTM_SYNC_SWSYNC
DECL|FTM_SYNC_SYNCHOM_MASK|macro|FTM_SYNC_SYNCHOM_MASK
DECL|FTM_SYNC_SYNCHOM_SHIFT|macro|FTM_SYNC_SYNCHOM_SHIFT
DECL|FTM_SYNC_SYNCHOM|macro|FTM_SYNC_SYNCHOM
DECL|FTM_SYNC_TRIG0_MASK|macro|FTM_SYNC_TRIG0_MASK
DECL|FTM_SYNC_TRIG0_SHIFT|macro|FTM_SYNC_TRIG0_SHIFT
DECL|FTM_SYNC_TRIG0|macro|FTM_SYNC_TRIG0
DECL|FTM_SYNC_TRIG1_MASK|macro|FTM_SYNC_TRIG1_MASK
DECL|FTM_SYNC_TRIG1_SHIFT|macro|FTM_SYNC_TRIG1_SHIFT
DECL|FTM_SYNC_TRIG1|macro|FTM_SYNC_TRIG1
DECL|FTM_SYNC_TRIG2_MASK|macro|FTM_SYNC_TRIG2_MASK
DECL|FTM_SYNC_TRIG2_SHIFT|macro|FTM_SYNC_TRIG2_SHIFT
DECL|FTM_SYNC_TRIG2|macro|FTM_SYNC_TRIG2
DECL|FTM_Type|typedef|} FTM_Type;
DECL|FTRL|member|__IO uint32_t FTRL; /**< Frame Truncation Length, offset: 0x1B0 */
DECL|F|member|__IO uint8_t F; /**< I2C Frequency Divider register, offset: 0x1 */
DECL|GALR|member|__IO uint32_t GALR; /**< Descriptor Group Lower Address Register, offset: 0x124 */
DECL|GAUR|member|__IO uint32_t GAUR; /**< Descriptor Group Upper Address Register, offset: 0x120 */
DECL|GPCHR|member|__O uint32_t GPCHR; /**< Global Pin Control High Register, offset: 0x84 */
DECL|GPCLR|member|__O uint32_t GPCLR; /**< Global Pin Control Low Register, offset: 0x80 */
DECL|GPIOA_BASE|macro|GPIOA_BASE
DECL|GPIOA|macro|GPIOA
DECL|GPIOB_BASE|macro|GPIOB_BASE
DECL|GPIOB|macro|GPIOB
DECL|GPIOC_BASE|macro|GPIOC_BASE
DECL|GPIOC|macro|GPIOC
DECL|GPIOD_BASE|macro|GPIOD_BASE
DECL|GPIOD|macro|GPIOD
DECL|GPIOE_BASE|macro|GPIOE_BASE
DECL|GPIOE|macro|GPIOE
DECL|GPIO_BASE_ADDRS|macro|GPIO_BASE_ADDRS
DECL|GPIO_BASE_PTRS|macro|GPIO_BASE_PTRS
DECL|GPIO_PCOR_PTCO_MASK|macro|GPIO_PCOR_PTCO_MASK
DECL|GPIO_PCOR_PTCO_SHIFT|macro|GPIO_PCOR_PTCO_SHIFT
DECL|GPIO_PCOR_PTCO|macro|GPIO_PCOR_PTCO
DECL|GPIO_PDDR_PDD_MASK|macro|GPIO_PDDR_PDD_MASK
DECL|GPIO_PDDR_PDD_SHIFT|macro|GPIO_PDDR_PDD_SHIFT
DECL|GPIO_PDDR_PDD|macro|GPIO_PDDR_PDD
DECL|GPIO_PDIR_PDI_MASK|macro|GPIO_PDIR_PDI_MASK
DECL|GPIO_PDIR_PDI_SHIFT|macro|GPIO_PDIR_PDI_SHIFT
DECL|GPIO_PDIR_PDI|macro|GPIO_PDIR_PDI
DECL|GPIO_PDOR_PDO_MASK|macro|GPIO_PDOR_PDO_MASK
DECL|GPIO_PDOR_PDO_SHIFT|macro|GPIO_PDOR_PDO_SHIFT
DECL|GPIO_PDOR_PDO|macro|GPIO_PDOR_PDO
DECL|GPIO_PSOR_PTSO_MASK|macro|GPIO_PSOR_PTSO_MASK
DECL|GPIO_PSOR_PTSO_SHIFT|macro|GPIO_PSOR_PTSO_SHIFT
DECL|GPIO_PSOR_PTSO|macro|GPIO_PSOR_PTSO
DECL|GPIO_PTOR_PTTO_MASK|macro|GPIO_PTOR_PTTO_MASK
DECL|GPIO_PTOR_PTTO_SHIFT|macro|GPIO_PTOR_PTTO_SHIFT
DECL|GPIO_PTOR_PTTO|macro|GPIO_PTOR_PTTO
DECL|GPIO_Type|typedef|} GPIO_Type;
DECL|GPOLYHL|member|__IO uint8_t GPOLYHL; /**< CRC_GPOLYHL register., offset: 0x6 */
DECL|GPOLYHU|member|__IO uint8_t GPOLYHU; /**< CRC_GPOLYHU register., offset: 0x7 */
DECL|GPOLYH|member|__IO uint16_t GPOLYH; /**< CRC_GPOLYH register., offset: 0x6 */
DECL|GPOLYLL|member|__IO uint8_t GPOLYLL; /**< CRC_GPOLYLL register., offset: 0x4 */
DECL|GPOLYLU|member|__IO uint8_t GPOLYLU; /**< CRC_GPOLYLU register., offset: 0x5 */
DECL|GPOLYL|member|__IO uint16_t GPOLYL; /**< CRC_GPOLYL register., offset: 0x4 */
DECL|GPOLY_ACCESS16BIT|member|} GPOLY_ACCESS16BIT;
DECL|GPOLY_ACCESS8BIT|member|} GPOLY_ACCESS8BIT;
DECL|GPOLY|member|__IO uint32_t GPOLY; /**< CRC Polynomial register, offset: 0x4 */
DECL|HOSTVER|member|__I uint32_t HOSTVER; /**< Host Controller Version, offset: 0xFC */
DECL|HRS|member|__I uint32_t HRS; /**< Hardware Request Status Register, offset: 0x34 */
DECL|HTCAPBLT|member|__I uint32_t HTCAPBLT; /**< Host Controller Capabilities, offset: 0x40 */
DECL|HardFault_IRQn|enumerator|HardFault_IRQn = -13, /**< Cortex-M4 SV Hard Fault Interrupt */
DECL|I2C0_BASE|macro|I2C0_BASE
DECL|I2C0_IRQn|enumerator|I2C0_IRQn = 24, /**< I2C0 interrupt */
DECL|I2C0|macro|I2C0
DECL|I2C1_BASE|macro|I2C1_BASE
DECL|I2C1_IRQn|enumerator|I2C1_IRQn = 25, /**< I2C1 interrupt */
DECL|I2C1|macro|I2C1
DECL|I2C2_BASE|macro|I2C2_BASE
DECL|I2C2_IRQn|enumerator|I2C2_IRQn = 74, /**< I2C2 interrupt */
DECL|I2C2|macro|I2C2
DECL|I2C_A1_AD_MASK|macro|I2C_A1_AD_MASK
DECL|I2C_A1_AD_SHIFT|macro|I2C_A1_AD_SHIFT
DECL|I2C_A1_AD|macro|I2C_A1_AD
DECL|I2C_A2_SAD_MASK|macro|I2C_A2_SAD_MASK
DECL|I2C_A2_SAD_SHIFT|macro|I2C_A2_SAD_SHIFT
DECL|I2C_A2_SAD|macro|I2C_A2_SAD
DECL|I2C_BASE_ADDRS|macro|I2C_BASE_ADDRS
DECL|I2C_BASE_PTRS|macro|I2C_BASE_PTRS
DECL|I2C_C1_DMAEN_MASK|macro|I2C_C1_DMAEN_MASK
DECL|I2C_C1_DMAEN_SHIFT|macro|I2C_C1_DMAEN_SHIFT
DECL|I2C_C1_DMAEN|macro|I2C_C1_DMAEN
DECL|I2C_C1_IICEN_MASK|macro|I2C_C1_IICEN_MASK
DECL|I2C_C1_IICEN_SHIFT|macro|I2C_C1_IICEN_SHIFT
DECL|I2C_C1_IICEN|macro|I2C_C1_IICEN
DECL|I2C_C1_IICIE_MASK|macro|I2C_C1_IICIE_MASK
DECL|I2C_C1_IICIE_SHIFT|macro|I2C_C1_IICIE_SHIFT
DECL|I2C_C1_IICIE|macro|I2C_C1_IICIE
DECL|I2C_C1_MST_MASK|macro|I2C_C1_MST_MASK
DECL|I2C_C1_MST_SHIFT|macro|I2C_C1_MST_SHIFT
DECL|I2C_C1_MST|macro|I2C_C1_MST
DECL|I2C_C1_RSTA_MASK|macro|I2C_C1_RSTA_MASK
DECL|I2C_C1_RSTA_SHIFT|macro|I2C_C1_RSTA_SHIFT
DECL|I2C_C1_RSTA|macro|I2C_C1_RSTA
DECL|I2C_C1_TXAK_MASK|macro|I2C_C1_TXAK_MASK
DECL|I2C_C1_TXAK_SHIFT|macro|I2C_C1_TXAK_SHIFT
DECL|I2C_C1_TXAK|macro|I2C_C1_TXAK
DECL|I2C_C1_TX_MASK|macro|I2C_C1_TX_MASK
DECL|I2C_C1_TX_SHIFT|macro|I2C_C1_TX_SHIFT
DECL|I2C_C1_TX|macro|I2C_C1_TX
DECL|I2C_C1_WUEN_MASK|macro|I2C_C1_WUEN_MASK
DECL|I2C_C1_WUEN_SHIFT|macro|I2C_C1_WUEN_SHIFT
DECL|I2C_C1_WUEN|macro|I2C_C1_WUEN
DECL|I2C_C2_ADEXT_MASK|macro|I2C_C2_ADEXT_MASK
DECL|I2C_C2_ADEXT_SHIFT|macro|I2C_C2_ADEXT_SHIFT
DECL|I2C_C2_ADEXT|macro|I2C_C2_ADEXT
DECL|I2C_C2_AD_MASK|macro|I2C_C2_AD_MASK
DECL|I2C_C2_AD_SHIFT|macro|I2C_C2_AD_SHIFT
DECL|I2C_C2_AD|macro|I2C_C2_AD
DECL|I2C_C2_GCAEN_MASK|macro|I2C_C2_GCAEN_MASK
DECL|I2C_C2_GCAEN_SHIFT|macro|I2C_C2_GCAEN_SHIFT
DECL|I2C_C2_GCAEN|macro|I2C_C2_GCAEN
DECL|I2C_C2_HDRS_MASK|macro|I2C_C2_HDRS_MASK
DECL|I2C_C2_HDRS_SHIFT|macro|I2C_C2_HDRS_SHIFT
DECL|I2C_C2_HDRS|macro|I2C_C2_HDRS
DECL|I2C_C2_RMEN_MASK|macro|I2C_C2_RMEN_MASK
DECL|I2C_C2_RMEN_SHIFT|macro|I2C_C2_RMEN_SHIFT
DECL|I2C_C2_RMEN|macro|I2C_C2_RMEN
DECL|I2C_C2_SBRC_MASK|macro|I2C_C2_SBRC_MASK
DECL|I2C_C2_SBRC_SHIFT|macro|I2C_C2_SBRC_SHIFT
DECL|I2C_C2_SBRC|macro|I2C_C2_SBRC
DECL|I2C_D_DATA_MASK|macro|I2C_D_DATA_MASK
DECL|I2C_D_DATA_SHIFT|macro|I2C_D_DATA_SHIFT
DECL|I2C_D_DATA|macro|I2C_D_DATA
DECL|I2C_FLT_FLT_MASK|macro|I2C_FLT_FLT_MASK
DECL|I2C_FLT_FLT_SHIFT|macro|I2C_FLT_FLT_SHIFT
DECL|I2C_FLT_FLT|macro|I2C_FLT_FLT
DECL|I2C_FLT_SHEN_MASK|macro|I2C_FLT_SHEN_MASK
DECL|I2C_FLT_SHEN_SHIFT|macro|I2C_FLT_SHEN_SHIFT
DECL|I2C_FLT_SHEN|macro|I2C_FLT_SHEN
DECL|I2C_FLT_SSIE_MASK|macro|I2C_FLT_SSIE_MASK
DECL|I2C_FLT_SSIE_SHIFT|macro|I2C_FLT_SSIE_SHIFT
DECL|I2C_FLT_SSIE|macro|I2C_FLT_SSIE
DECL|I2C_FLT_STARTF_MASK|macro|I2C_FLT_STARTF_MASK
DECL|I2C_FLT_STARTF_SHIFT|macro|I2C_FLT_STARTF_SHIFT
DECL|I2C_FLT_STARTF|macro|I2C_FLT_STARTF
DECL|I2C_FLT_STOPF_MASK|macro|I2C_FLT_STOPF_MASK
DECL|I2C_FLT_STOPF_SHIFT|macro|I2C_FLT_STOPF_SHIFT
DECL|I2C_FLT_STOPF|macro|I2C_FLT_STOPF
DECL|I2C_F_ICR_MASK|macro|I2C_F_ICR_MASK
DECL|I2C_F_ICR_SHIFT|macro|I2C_F_ICR_SHIFT
DECL|I2C_F_ICR|macro|I2C_F_ICR
DECL|I2C_F_MULT_MASK|macro|I2C_F_MULT_MASK
DECL|I2C_F_MULT_SHIFT|macro|I2C_F_MULT_SHIFT
DECL|I2C_F_MULT|macro|I2C_F_MULT
DECL|I2C_IRQS|macro|I2C_IRQS
DECL|I2C_RA_RAD_MASK|macro|I2C_RA_RAD_MASK
DECL|I2C_RA_RAD_SHIFT|macro|I2C_RA_RAD_SHIFT
DECL|I2C_RA_RAD|macro|I2C_RA_RAD
DECL|I2C_SLTH_SSLT_MASK|macro|I2C_SLTH_SSLT_MASK
DECL|I2C_SLTH_SSLT_SHIFT|macro|I2C_SLTH_SSLT_SHIFT
DECL|I2C_SLTH_SSLT|macro|I2C_SLTH_SSLT
DECL|I2C_SLTL_SSLT_MASK|macro|I2C_SLTL_SSLT_MASK
DECL|I2C_SLTL_SSLT_SHIFT|macro|I2C_SLTL_SSLT_SHIFT
DECL|I2C_SLTL_SSLT|macro|I2C_SLTL_SSLT
DECL|I2C_SMB_ALERTEN_MASK|macro|I2C_SMB_ALERTEN_MASK
DECL|I2C_SMB_ALERTEN_SHIFT|macro|I2C_SMB_ALERTEN_SHIFT
DECL|I2C_SMB_ALERTEN|macro|I2C_SMB_ALERTEN
DECL|I2C_SMB_FACK_MASK|macro|I2C_SMB_FACK_MASK
DECL|I2C_SMB_FACK_SHIFT|macro|I2C_SMB_FACK_SHIFT
DECL|I2C_SMB_FACK|macro|I2C_SMB_FACK
DECL|I2C_SMB_SHTF1_MASK|macro|I2C_SMB_SHTF1_MASK
DECL|I2C_SMB_SHTF1_SHIFT|macro|I2C_SMB_SHTF1_SHIFT
DECL|I2C_SMB_SHTF1|macro|I2C_SMB_SHTF1
DECL|I2C_SMB_SHTF2IE_MASK|macro|I2C_SMB_SHTF2IE_MASK
DECL|I2C_SMB_SHTF2IE_SHIFT|macro|I2C_SMB_SHTF2IE_SHIFT
DECL|I2C_SMB_SHTF2IE|macro|I2C_SMB_SHTF2IE
DECL|I2C_SMB_SHTF2_MASK|macro|I2C_SMB_SHTF2_MASK
DECL|I2C_SMB_SHTF2_SHIFT|macro|I2C_SMB_SHTF2_SHIFT
DECL|I2C_SMB_SHTF2|macro|I2C_SMB_SHTF2
DECL|I2C_SMB_SIICAEN_MASK|macro|I2C_SMB_SIICAEN_MASK
DECL|I2C_SMB_SIICAEN_SHIFT|macro|I2C_SMB_SIICAEN_SHIFT
DECL|I2C_SMB_SIICAEN|macro|I2C_SMB_SIICAEN
DECL|I2C_SMB_SLTF_MASK|macro|I2C_SMB_SLTF_MASK
DECL|I2C_SMB_SLTF_SHIFT|macro|I2C_SMB_SLTF_SHIFT
DECL|I2C_SMB_SLTF|macro|I2C_SMB_SLTF
DECL|I2C_SMB_TCKSEL_MASK|macro|I2C_SMB_TCKSEL_MASK
DECL|I2C_SMB_TCKSEL_SHIFT|macro|I2C_SMB_TCKSEL_SHIFT
DECL|I2C_SMB_TCKSEL|macro|I2C_SMB_TCKSEL
DECL|I2C_S_ARBL_MASK|macro|I2C_S_ARBL_MASK
DECL|I2C_S_ARBL_SHIFT|macro|I2C_S_ARBL_SHIFT
DECL|I2C_S_ARBL|macro|I2C_S_ARBL
DECL|I2C_S_BUSY_MASK|macro|I2C_S_BUSY_MASK
DECL|I2C_S_BUSY_SHIFT|macro|I2C_S_BUSY_SHIFT
DECL|I2C_S_BUSY|macro|I2C_S_BUSY
DECL|I2C_S_IAAS_MASK|macro|I2C_S_IAAS_MASK
DECL|I2C_S_IAAS_SHIFT|macro|I2C_S_IAAS_SHIFT
DECL|I2C_S_IAAS|macro|I2C_S_IAAS
DECL|I2C_S_IICIF_MASK|macro|I2C_S_IICIF_MASK
DECL|I2C_S_IICIF_SHIFT|macro|I2C_S_IICIF_SHIFT
DECL|I2C_S_IICIF|macro|I2C_S_IICIF
DECL|I2C_S_RAM_MASK|macro|I2C_S_RAM_MASK
DECL|I2C_S_RAM_SHIFT|macro|I2C_S_RAM_SHIFT
DECL|I2C_S_RAM|macro|I2C_S_RAM
DECL|I2C_S_RXAK_MASK|macro|I2C_S_RXAK_MASK
DECL|I2C_S_RXAK_SHIFT|macro|I2C_S_RXAK_SHIFT
DECL|I2C_S_RXAK|macro|I2C_S_RXAK
DECL|I2C_S_SRW_MASK|macro|I2C_S_SRW_MASK
DECL|I2C_S_SRW_SHIFT|macro|I2C_S_SRW_SHIFT
DECL|I2C_S_SRW|macro|I2C_S_SRW
DECL|I2C_S_TCF_MASK|macro|I2C_S_TCF_MASK
DECL|I2C_S_TCF_SHIFT|macro|I2C_S_TCF_SHIFT
DECL|I2C_S_TCF|macro|I2C_S_TCF
DECL|I2C_Type|typedef|} I2C_Type;
DECL|I2S0_BASE|macro|I2S0_BASE
DECL|I2S0_Rx_IRQn|enumerator|I2S0_Rx_IRQn = 29, /**< I2S0 receive interrupt */
DECL|I2S0_Tx_IRQn|enumerator|I2S0_Tx_IRQn = 28, /**< I2S0 transmit interrupt */
DECL|I2S0|macro|I2S0
DECL|I2S_BASE_ADDRS|macro|I2S_BASE_ADDRS
DECL|I2S_BASE_PTRS|macro|I2S_BASE_PTRS
DECL|I2S_MCR_DUF_MASK|macro|I2S_MCR_DUF_MASK
DECL|I2S_MCR_DUF_SHIFT|macro|I2S_MCR_DUF_SHIFT
DECL|I2S_MCR_DUF|macro|I2S_MCR_DUF
DECL|I2S_MCR_MICS_MASK|macro|I2S_MCR_MICS_MASK
DECL|I2S_MCR_MICS_SHIFT|macro|I2S_MCR_MICS_SHIFT
DECL|I2S_MCR_MICS|macro|I2S_MCR_MICS
DECL|I2S_MCR_MOE_MASK|macro|I2S_MCR_MOE_MASK
DECL|I2S_MCR_MOE_SHIFT|macro|I2S_MCR_MOE_SHIFT
DECL|I2S_MCR_MOE|macro|I2S_MCR_MOE
DECL|I2S_MDR_DIVIDE_MASK|macro|I2S_MDR_DIVIDE_MASK
DECL|I2S_MDR_DIVIDE_SHIFT|macro|I2S_MDR_DIVIDE_SHIFT
DECL|I2S_MDR_DIVIDE|macro|I2S_MDR_DIVIDE
DECL|I2S_MDR_FRACT_MASK|macro|I2S_MDR_FRACT_MASK
DECL|I2S_MDR_FRACT_SHIFT|macro|I2S_MDR_FRACT_SHIFT
DECL|I2S_MDR_FRACT|macro|I2S_MDR_FRACT
DECL|I2S_RCR1_RFW_MASK|macro|I2S_RCR1_RFW_MASK
DECL|I2S_RCR1_RFW_SHIFT|macro|I2S_RCR1_RFW_SHIFT
DECL|I2S_RCR1_RFW|macro|I2S_RCR1_RFW
DECL|I2S_RCR2_BCD_MASK|macro|I2S_RCR2_BCD_MASK
DECL|I2S_RCR2_BCD_SHIFT|macro|I2S_RCR2_BCD_SHIFT
DECL|I2S_RCR2_BCD|macro|I2S_RCR2_BCD
DECL|I2S_RCR2_BCI_MASK|macro|I2S_RCR2_BCI_MASK
DECL|I2S_RCR2_BCI_SHIFT|macro|I2S_RCR2_BCI_SHIFT
DECL|I2S_RCR2_BCI|macro|I2S_RCR2_BCI
DECL|I2S_RCR2_BCP_MASK|macro|I2S_RCR2_BCP_MASK
DECL|I2S_RCR2_BCP_SHIFT|macro|I2S_RCR2_BCP_SHIFT
DECL|I2S_RCR2_BCP|macro|I2S_RCR2_BCP
DECL|I2S_RCR2_BCS_MASK|macro|I2S_RCR2_BCS_MASK
DECL|I2S_RCR2_BCS_SHIFT|macro|I2S_RCR2_BCS_SHIFT
DECL|I2S_RCR2_BCS|macro|I2S_RCR2_BCS
DECL|I2S_RCR2_DIV_MASK|macro|I2S_RCR2_DIV_MASK
DECL|I2S_RCR2_DIV_SHIFT|macro|I2S_RCR2_DIV_SHIFT
DECL|I2S_RCR2_DIV|macro|I2S_RCR2_DIV
DECL|I2S_RCR2_MSEL_MASK|macro|I2S_RCR2_MSEL_MASK
DECL|I2S_RCR2_MSEL_SHIFT|macro|I2S_RCR2_MSEL_SHIFT
DECL|I2S_RCR2_MSEL|macro|I2S_RCR2_MSEL
DECL|I2S_RCR2_SYNC_MASK|macro|I2S_RCR2_SYNC_MASK
DECL|I2S_RCR2_SYNC_SHIFT|macro|I2S_RCR2_SYNC_SHIFT
DECL|I2S_RCR2_SYNC|macro|I2S_RCR2_SYNC
DECL|I2S_RCR3_RCE_MASK|macro|I2S_RCR3_RCE_MASK
DECL|I2S_RCR3_RCE_SHIFT|macro|I2S_RCR3_RCE_SHIFT
DECL|I2S_RCR3_RCE|macro|I2S_RCR3_RCE
DECL|I2S_RCR3_WDFL_MASK|macro|I2S_RCR3_WDFL_MASK
DECL|I2S_RCR3_WDFL_SHIFT|macro|I2S_RCR3_WDFL_SHIFT
DECL|I2S_RCR3_WDFL|macro|I2S_RCR3_WDFL
DECL|I2S_RCR4_FRSZ_MASK|macro|I2S_RCR4_FRSZ_MASK
DECL|I2S_RCR4_FRSZ_SHIFT|macro|I2S_RCR4_FRSZ_SHIFT
DECL|I2S_RCR4_FRSZ|macro|I2S_RCR4_FRSZ
DECL|I2S_RCR4_FSD_MASK|macro|I2S_RCR4_FSD_MASK
DECL|I2S_RCR4_FSD_SHIFT|macro|I2S_RCR4_FSD_SHIFT
DECL|I2S_RCR4_FSD|macro|I2S_RCR4_FSD
DECL|I2S_RCR4_FSE_MASK|macro|I2S_RCR4_FSE_MASK
DECL|I2S_RCR4_FSE_SHIFT|macro|I2S_RCR4_FSE_SHIFT
DECL|I2S_RCR4_FSE|macro|I2S_RCR4_FSE
DECL|I2S_RCR4_FSP_MASK|macro|I2S_RCR4_FSP_MASK
DECL|I2S_RCR4_FSP_SHIFT|macro|I2S_RCR4_FSP_SHIFT
DECL|I2S_RCR4_FSP|macro|I2S_RCR4_FSP
DECL|I2S_RCR4_MF_MASK|macro|I2S_RCR4_MF_MASK
DECL|I2S_RCR4_MF_SHIFT|macro|I2S_RCR4_MF_SHIFT
DECL|I2S_RCR4_MF|macro|I2S_RCR4_MF
DECL|I2S_RCR4_SYWD_MASK|macro|I2S_RCR4_SYWD_MASK
DECL|I2S_RCR4_SYWD_SHIFT|macro|I2S_RCR4_SYWD_SHIFT
DECL|I2S_RCR4_SYWD|macro|I2S_RCR4_SYWD
DECL|I2S_RCR5_FBT_MASK|macro|I2S_RCR5_FBT_MASK
DECL|I2S_RCR5_FBT_SHIFT|macro|I2S_RCR5_FBT_SHIFT
DECL|I2S_RCR5_FBT|macro|I2S_RCR5_FBT
DECL|I2S_RCR5_W0W_MASK|macro|I2S_RCR5_W0W_MASK
DECL|I2S_RCR5_W0W_SHIFT|macro|I2S_RCR5_W0W_SHIFT
DECL|I2S_RCR5_W0W|macro|I2S_RCR5_W0W
DECL|I2S_RCR5_WNW_MASK|macro|I2S_RCR5_WNW_MASK
DECL|I2S_RCR5_WNW_SHIFT|macro|I2S_RCR5_WNW_SHIFT
DECL|I2S_RCR5_WNW|macro|I2S_RCR5_WNW
DECL|I2S_RCSR_BCE_MASK|macro|I2S_RCSR_BCE_MASK
DECL|I2S_RCSR_BCE_SHIFT|macro|I2S_RCSR_BCE_SHIFT
DECL|I2S_RCSR_BCE|macro|I2S_RCSR_BCE
DECL|I2S_RCSR_DBGE_MASK|macro|I2S_RCSR_DBGE_MASK
DECL|I2S_RCSR_DBGE_SHIFT|macro|I2S_RCSR_DBGE_SHIFT
DECL|I2S_RCSR_DBGE|macro|I2S_RCSR_DBGE
DECL|I2S_RCSR_FEF_MASK|macro|I2S_RCSR_FEF_MASK
DECL|I2S_RCSR_FEF_SHIFT|macro|I2S_RCSR_FEF_SHIFT
DECL|I2S_RCSR_FEF|macro|I2S_RCSR_FEF
DECL|I2S_RCSR_FEIE_MASK|macro|I2S_RCSR_FEIE_MASK
DECL|I2S_RCSR_FEIE_SHIFT|macro|I2S_RCSR_FEIE_SHIFT
DECL|I2S_RCSR_FEIE|macro|I2S_RCSR_FEIE
DECL|I2S_RCSR_FRDE_MASK|macro|I2S_RCSR_FRDE_MASK
DECL|I2S_RCSR_FRDE_SHIFT|macro|I2S_RCSR_FRDE_SHIFT
DECL|I2S_RCSR_FRDE|macro|I2S_RCSR_FRDE
DECL|I2S_RCSR_FRF_MASK|macro|I2S_RCSR_FRF_MASK
DECL|I2S_RCSR_FRF_SHIFT|macro|I2S_RCSR_FRF_SHIFT
DECL|I2S_RCSR_FRF|macro|I2S_RCSR_FRF
DECL|I2S_RCSR_FRIE_MASK|macro|I2S_RCSR_FRIE_MASK
DECL|I2S_RCSR_FRIE_SHIFT|macro|I2S_RCSR_FRIE_SHIFT
DECL|I2S_RCSR_FRIE|macro|I2S_RCSR_FRIE
DECL|I2S_RCSR_FR_MASK|macro|I2S_RCSR_FR_MASK
DECL|I2S_RCSR_FR_SHIFT|macro|I2S_RCSR_FR_SHIFT
DECL|I2S_RCSR_FR|macro|I2S_RCSR_FR
DECL|I2S_RCSR_FWDE_MASK|macro|I2S_RCSR_FWDE_MASK
DECL|I2S_RCSR_FWDE_SHIFT|macro|I2S_RCSR_FWDE_SHIFT
DECL|I2S_RCSR_FWDE|macro|I2S_RCSR_FWDE
DECL|I2S_RCSR_FWF_MASK|macro|I2S_RCSR_FWF_MASK
DECL|I2S_RCSR_FWF_SHIFT|macro|I2S_RCSR_FWF_SHIFT
DECL|I2S_RCSR_FWF|macro|I2S_RCSR_FWF
DECL|I2S_RCSR_FWIE_MASK|macro|I2S_RCSR_FWIE_MASK
DECL|I2S_RCSR_FWIE_SHIFT|macro|I2S_RCSR_FWIE_SHIFT
DECL|I2S_RCSR_FWIE|macro|I2S_RCSR_FWIE
DECL|I2S_RCSR_RE_MASK|macro|I2S_RCSR_RE_MASK
DECL|I2S_RCSR_RE_SHIFT|macro|I2S_RCSR_RE_SHIFT
DECL|I2S_RCSR_RE|macro|I2S_RCSR_RE
DECL|I2S_RCSR_SEF_MASK|macro|I2S_RCSR_SEF_MASK
DECL|I2S_RCSR_SEF_SHIFT|macro|I2S_RCSR_SEF_SHIFT
DECL|I2S_RCSR_SEF|macro|I2S_RCSR_SEF
DECL|I2S_RCSR_SEIE_MASK|macro|I2S_RCSR_SEIE_MASK
DECL|I2S_RCSR_SEIE_SHIFT|macro|I2S_RCSR_SEIE_SHIFT
DECL|I2S_RCSR_SEIE|macro|I2S_RCSR_SEIE
DECL|I2S_RCSR_SR_MASK|macro|I2S_RCSR_SR_MASK
DECL|I2S_RCSR_SR_SHIFT|macro|I2S_RCSR_SR_SHIFT
DECL|I2S_RCSR_SR|macro|I2S_RCSR_SR
DECL|I2S_RCSR_STOPE_MASK|macro|I2S_RCSR_STOPE_MASK
DECL|I2S_RCSR_STOPE_SHIFT|macro|I2S_RCSR_STOPE_SHIFT
DECL|I2S_RCSR_STOPE|macro|I2S_RCSR_STOPE
DECL|I2S_RCSR_WSF_MASK|macro|I2S_RCSR_WSF_MASK
DECL|I2S_RCSR_WSF_SHIFT|macro|I2S_RCSR_WSF_SHIFT
DECL|I2S_RCSR_WSF|macro|I2S_RCSR_WSF
DECL|I2S_RCSR_WSIE_MASK|macro|I2S_RCSR_WSIE_MASK
DECL|I2S_RCSR_WSIE_SHIFT|macro|I2S_RCSR_WSIE_SHIFT
DECL|I2S_RCSR_WSIE|macro|I2S_RCSR_WSIE
DECL|I2S_RDR_COUNT|macro|I2S_RDR_COUNT
DECL|I2S_RDR_RDR_MASK|macro|I2S_RDR_RDR_MASK
DECL|I2S_RDR_RDR_SHIFT|macro|I2S_RDR_RDR_SHIFT
DECL|I2S_RDR_RDR|macro|I2S_RDR_RDR
DECL|I2S_RFR_COUNT|macro|I2S_RFR_COUNT
DECL|I2S_RFR_RFP_MASK|macro|I2S_RFR_RFP_MASK
DECL|I2S_RFR_RFP_SHIFT|macro|I2S_RFR_RFP_SHIFT
DECL|I2S_RFR_RFP|macro|I2S_RFR_RFP
DECL|I2S_RFR_WFP_MASK|macro|I2S_RFR_WFP_MASK
DECL|I2S_RFR_WFP_SHIFT|macro|I2S_RFR_WFP_SHIFT
DECL|I2S_RFR_WFP|macro|I2S_RFR_WFP
DECL|I2S_RMR_RWM_MASK|macro|I2S_RMR_RWM_MASK
DECL|I2S_RMR_RWM_SHIFT|macro|I2S_RMR_RWM_SHIFT
DECL|I2S_RMR_RWM|macro|I2S_RMR_RWM
DECL|I2S_RX_IRQS|macro|I2S_RX_IRQS
DECL|I2S_TCR1_TFW_MASK|macro|I2S_TCR1_TFW_MASK
DECL|I2S_TCR1_TFW_SHIFT|macro|I2S_TCR1_TFW_SHIFT
DECL|I2S_TCR1_TFW|macro|I2S_TCR1_TFW
DECL|I2S_TCR2_BCD_MASK|macro|I2S_TCR2_BCD_MASK
DECL|I2S_TCR2_BCD_SHIFT|macro|I2S_TCR2_BCD_SHIFT
DECL|I2S_TCR2_BCD|macro|I2S_TCR2_BCD
DECL|I2S_TCR2_BCI_MASK|macro|I2S_TCR2_BCI_MASK
DECL|I2S_TCR2_BCI_SHIFT|macro|I2S_TCR2_BCI_SHIFT
DECL|I2S_TCR2_BCI|macro|I2S_TCR2_BCI
DECL|I2S_TCR2_BCP_MASK|macro|I2S_TCR2_BCP_MASK
DECL|I2S_TCR2_BCP_SHIFT|macro|I2S_TCR2_BCP_SHIFT
DECL|I2S_TCR2_BCP|macro|I2S_TCR2_BCP
DECL|I2S_TCR2_BCS_MASK|macro|I2S_TCR2_BCS_MASK
DECL|I2S_TCR2_BCS_SHIFT|macro|I2S_TCR2_BCS_SHIFT
DECL|I2S_TCR2_BCS|macro|I2S_TCR2_BCS
DECL|I2S_TCR2_DIV_MASK|macro|I2S_TCR2_DIV_MASK
DECL|I2S_TCR2_DIV_SHIFT|macro|I2S_TCR2_DIV_SHIFT
DECL|I2S_TCR2_DIV|macro|I2S_TCR2_DIV
DECL|I2S_TCR2_MSEL_MASK|macro|I2S_TCR2_MSEL_MASK
DECL|I2S_TCR2_MSEL_SHIFT|macro|I2S_TCR2_MSEL_SHIFT
DECL|I2S_TCR2_MSEL|macro|I2S_TCR2_MSEL
DECL|I2S_TCR2_SYNC_MASK|macro|I2S_TCR2_SYNC_MASK
DECL|I2S_TCR2_SYNC_SHIFT|macro|I2S_TCR2_SYNC_SHIFT
DECL|I2S_TCR2_SYNC|macro|I2S_TCR2_SYNC
DECL|I2S_TCR3_TCE_MASK|macro|I2S_TCR3_TCE_MASK
DECL|I2S_TCR3_TCE_SHIFT|macro|I2S_TCR3_TCE_SHIFT
DECL|I2S_TCR3_TCE|macro|I2S_TCR3_TCE
DECL|I2S_TCR3_WDFL_MASK|macro|I2S_TCR3_WDFL_MASK
DECL|I2S_TCR3_WDFL_SHIFT|macro|I2S_TCR3_WDFL_SHIFT
DECL|I2S_TCR3_WDFL|macro|I2S_TCR3_WDFL
DECL|I2S_TCR4_FRSZ_MASK|macro|I2S_TCR4_FRSZ_MASK
DECL|I2S_TCR4_FRSZ_SHIFT|macro|I2S_TCR4_FRSZ_SHIFT
DECL|I2S_TCR4_FRSZ|macro|I2S_TCR4_FRSZ
DECL|I2S_TCR4_FSD_MASK|macro|I2S_TCR4_FSD_MASK
DECL|I2S_TCR4_FSD_SHIFT|macro|I2S_TCR4_FSD_SHIFT
DECL|I2S_TCR4_FSD|macro|I2S_TCR4_FSD
DECL|I2S_TCR4_FSE_MASK|macro|I2S_TCR4_FSE_MASK
DECL|I2S_TCR4_FSE_SHIFT|macro|I2S_TCR4_FSE_SHIFT
DECL|I2S_TCR4_FSE|macro|I2S_TCR4_FSE
DECL|I2S_TCR4_FSP_MASK|macro|I2S_TCR4_FSP_MASK
DECL|I2S_TCR4_FSP_SHIFT|macro|I2S_TCR4_FSP_SHIFT
DECL|I2S_TCR4_FSP|macro|I2S_TCR4_FSP
DECL|I2S_TCR4_MF_MASK|macro|I2S_TCR4_MF_MASK
DECL|I2S_TCR4_MF_SHIFT|macro|I2S_TCR4_MF_SHIFT
DECL|I2S_TCR4_MF|macro|I2S_TCR4_MF
DECL|I2S_TCR4_SYWD_MASK|macro|I2S_TCR4_SYWD_MASK
DECL|I2S_TCR4_SYWD_SHIFT|macro|I2S_TCR4_SYWD_SHIFT
DECL|I2S_TCR4_SYWD|macro|I2S_TCR4_SYWD
DECL|I2S_TCR5_FBT_MASK|macro|I2S_TCR5_FBT_MASK
DECL|I2S_TCR5_FBT_SHIFT|macro|I2S_TCR5_FBT_SHIFT
DECL|I2S_TCR5_FBT|macro|I2S_TCR5_FBT
DECL|I2S_TCR5_W0W_MASK|macro|I2S_TCR5_W0W_MASK
DECL|I2S_TCR5_W0W_SHIFT|macro|I2S_TCR5_W0W_SHIFT
DECL|I2S_TCR5_W0W|macro|I2S_TCR5_W0W
DECL|I2S_TCR5_WNW_MASK|macro|I2S_TCR5_WNW_MASK
DECL|I2S_TCR5_WNW_SHIFT|macro|I2S_TCR5_WNW_SHIFT
DECL|I2S_TCR5_WNW|macro|I2S_TCR5_WNW
DECL|I2S_TCSR_BCE_MASK|macro|I2S_TCSR_BCE_MASK
DECL|I2S_TCSR_BCE_SHIFT|macro|I2S_TCSR_BCE_SHIFT
DECL|I2S_TCSR_BCE|macro|I2S_TCSR_BCE
DECL|I2S_TCSR_DBGE_MASK|macro|I2S_TCSR_DBGE_MASK
DECL|I2S_TCSR_DBGE_SHIFT|macro|I2S_TCSR_DBGE_SHIFT
DECL|I2S_TCSR_DBGE|macro|I2S_TCSR_DBGE
DECL|I2S_TCSR_FEF_MASK|macro|I2S_TCSR_FEF_MASK
DECL|I2S_TCSR_FEF_SHIFT|macro|I2S_TCSR_FEF_SHIFT
DECL|I2S_TCSR_FEF|macro|I2S_TCSR_FEF
DECL|I2S_TCSR_FEIE_MASK|macro|I2S_TCSR_FEIE_MASK
DECL|I2S_TCSR_FEIE_SHIFT|macro|I2S_TCSR_FEIE_SHIFT
DECL|I2S_TCSR_FEIE|macro|I2S_TCSR_FEIE
DECL|I2S_TCSR_FRDE_MASK|macro|I2S_TCSR_FRDE_MASK
DECL|I2S_TCSR_FRDE_SHIFT|macro|I2S_TCSR_FRDE_SHIFT
DECL|I2S_TCSR_FRDE|macro|I2S_TCSR_FRDE
DECL|I2S_TCSR_FRF_MASK|macro|I2S_TCSR_FRF_MASK
DECL|I2S_TCSR_FRF_SHIFT|macro|I2S_TCSR_FRF_SHIFT
DECL|I2S_TCSR_FRF|macro|I2S_TCSR_FRF
DECL|I2S_TCSR_FRIE_MASK|macro|I2S_TCSR_FRIE_MASK
DECL|I2S_TCSR_FRIE_SHIFT|macro|I2S_TCSR_FRIE_SHIFT
DECL|I2S_TCSR_FRIE|macro|I2S_TCSR_FRIE
DECL|I2S_TCSR_FR_MASK|macro|I2S_TCSR_FR_MASK
DECL|I2S_TCSR_FR_SHIFT|macro|I2S_TCSR_FR_SHIFT
DECL|I2S_TCSR_FR|macro|I2S_TCSR_FR
DECL|I2S_TCSR_FWDE_MASK|macro|I2S_TCSR_FWDE_MASK
DECL|I2S_TCSR_FWDE_SHIFT|macro|I2S_TCSR_FWDE_SHIFT
DECL|I2S_TCSR_FWDE|macro|I2S_TCSR_FWDE
DECL|I2S_TCSR_FWF_MASK|macro|I2S_TCSR_FWF_MASK
DECL|I2S_TCSR_FWF_SHIFT|macro|I2S_TCSR_FWF_SHIFT
DECL|I2S_TCSR_FWF|macro|I2S_TCSR_FWF
DECL|I2S_TCSR_FWIE_MASK|macro|I2S_TCSR_FWIE_MASK
DECL|I2S_TCSR_FWIE_SHIFT|macro|I2S_TCSR_FWIE_SHIFT
DECL|I2S_TCSR_FWIE|macro|I2S_TCSR_FWIE
DECL|I2S_TCSR_SEF_MASK|macro|I2S_TCSR_SEF_MASK
DECL|I2S_TCSR_SEF_SHIFT|macro|I2S_TCSR_SEF_SHIFT
DECL|I2S_TCSR_SEF|macro|I2S_TCSR_SEF
DECL|I2S_TCSR_SEIE_MASK|macro|I2S_TCSR_SEIE_MASK
DECL|I2S_TCSR_SEIE_SHIFT|macro|I2S_TCSR_SEIE_SHIFT
DECL|I2S_TCSR_SEIE|macro|I2S_TCSR_SEIE
DECL|I2S_TCSR_SR_MASK|macro|I2S_TCSR_SR_MASK
DECL|I2S_TCSR_SR_SHIFT|macro|I2S_TCSR_SR_SHIFT
DECL|I2S_TCSR_SR|macro|I2S_TCSR_SR
DECL|I2S_TCSR_STOPE_MASK|macro|I2S_TCSR_STOPE_MASK
DECL|I2S_TCSR_STOPE_SHIFT|macro|I2S_TCSR_STOPE_SHIFT
DECL|I2S_TCSR_STOPE|macro|I2S_TCSR_STOPE
DECL|I2S_TCSR_TE_MASK|macro|I2S_TCSR_TE_MASK
DECL|I2S_TCSR_TE_SHIFT|macro|I2S_TCSR_TE_SHIFT
DECL|I2S_TCSR_TE|macro|I2S_TCSR_TE
DECL|I2S_TCSR_WSF_MASK|macro|I2S_TCSR_WSF_MASK
DECL|I2S_TCSR_WSF_SHIFT|macro|I2S_TCSR_WSF_SHIFT
DECL|I2S_TCSR_WSF|macro|I2S_TCSR_WSF
DECL|I2S_TCSR_WSIE_MASK|macro|I2S_TCSR_WSIE_MASK
DECL|I2S_TCSR_WSIE_SHIFT|macro|I2S_TCSR_WSIE_SHIFT
DECL|I2S_TCSR_WSIE|macro|I2S_TCSR_WSIE
DECL|I2S_TDR_COUNT|macro|I2S_TDR_COUNT
DECL|I2S_TDR_TDR_MASK|macro|I2S_TDR_TDR_MASK
DECL|I2S_TDR_TDR_SHIFT|macro|I2S_TDR_TDR_SHIFT
DECL|I2S_TDR_TDR|macro|I2S_TDR_TDR
DECL|I2S_TFR_COUNT|macro|I2S_TFR_COUNT
DECL|I2S_TFR_RFP_MASK|macro|I2S_TFR_RFP_MASK
DECL|I2S_TFR_RFP_SHIFT|macro|I2S_TFR_RFP_SHIFT
DECL|I2S_TFR_RFP|macro|I2S_TFR_RFP
DECL|I2S_TFR_WFP_MASK|macro|I2S_TFR_WFP_MASK
DECL|I2S_TFR_WFP_SHIFT|macro|I2S_TFR_WFP_SHIFT
DECL|I2S_TFR_WFP|macro|I2S_TFR_WFP
DECL|I2S_TMR_TWM_MASK|macro|I2S_TMR_TWM_MASK
DECL|I2S_TMR_TWM_SHIFT|macro|I2S_TMR_TWM_SHIFT
DECL|I2S_TMR_TWM|macro|I2S_TMR_TWM
DECL|I2S_TX_IRQS|macro|I2S_TX_IRQS
DECL|I2S_Type|typedef|} I2S_Type;
DECL|IALR|member|__IO uint32_t IALR; /**< Descriptor Individual Lower Address Register, offset: 0x11C */
DECL|IAUR|member|__IO uint32_t IAUR; /**< Descriptor Individual Upper Address Register, offset: 0x118 */
DECL|IDCOMP|member|__I uint8_t IDCOMP; /**< Peripheral ID Complement register, offset: 0x4 */
DECL|IDLY|member|__IO uint32_t IDLY; /**< Interrupt Delay register, offset: 0xC */
DECL|ID|member|__IO uint32_t ID; /**< Message Buffer 0 ID Register..Message Buffer 15 ID Register, array offset: 0x84, array step: 0x10 */
DECL|IE7816|member|__IO uint8_t IE7816; /**< UART 7816 Interrupt Enable Register, offset: 0x19 */
DECL|IEEE_R_ALIGN|member|__I uint32_t IEEE_R_ALIGN; /**< Frames Received with Alignment Error Statistic Register, offset: 0x2D4 */
DECL|IEEE_R_CRC|member|__I uint32_t IEEE_R_CRC; /**< Frames Received with CRC Error Statistic Register, offset: 0x2D0 */
DECL|IEEE_R_DROP|member|__I uint32_t IEEE_R_DROP; /**< Frames not Counted Correctly Statistic Register, offset: 0x2C8 */
DECL|IEEE_R_FDXFC|member|__I uint32_t IEEE_R_FDXFC; /**< Flow Control Pause Frames Received Statistic Register, offset: 0x2DC */
DECL|IEEE_R_FRAME_OK|member|__I uint32_t IEEE_R_FRAME_OK; /**< Frames Received OK Statistic Register, offset: 0x2CC */
DECL|IEEE_R_MACERR|member|__I uint32_t IEEE_R_MACERR; /**< Receive FIFO Overflow Count Statistic Register, offset: 0x2D8 */
DECL|IEEE_R_OCTETS_OK|member|__I uint32_t IEEE_R_OCTETS_OK; /**< Octet Count for Frames Received without Error Statistic Register, offset: 0x2E0 */
DECL|IEEE_T_1COL|member|__I uint32_t IEEE_T_1COL; /**< Frames Transmitted with Single Collision Statistic Register, offset: 0x250 */
DECL|IEEE_T_CSERR|member|__I uint32_t IEEE_T_CSERR; /**< Frames Transmitted with Carrier Sense Error Statistic Register, offset: 0x268 */
DECL|IEEE_T_DEF|member|__I uint32_t IEEE_T_DEF; /**< Frames Transmitted after Deferral Delay Statistic Register, offset: 0x258 */
DECL|IEEE_T_EXCOL|member|__I uint32_t IEEE_T_EXCOL; /**< Frames Transmitted with Excessive Collisions Statistic Register, offset: 0x260 */
DECL|IEEE_T_FDXFC|member|__I uint32_t IEEE_T_FDXFC; /**< Flow Control Pause Frames Transmitted Statistic Register, offset: 0x270 */
DECL|IEEE_T_FRAME_OK|member|__I uint32_t IEEE_T_FRAME_OK; /**< Frames Transmitted OK Statistic Register, offset: 0x24C */
DECL|IEEE_T_LCOL|member|__I uint32_t IEEE_T_LCOL; /**< Frames Transmitted with Late Collision Statistic Register, offset: 0x25C */
DECL|IEEE_T_MACERR|member|__I uint32_t IEEE_T_MACERR; /**< Frames Transmitted with Tx FIFO Underrun Statistic Register, offset: 0x264 */
DECL|IEEE_T_MCOL|member|__I uint32_t IEEE_T_MCOL; /**< Frames Transmitted with Multiple Collisions Statistic Register, offset: 0x254 */
DECL|IEEE_T_OCTETS_OK|member|__I uint32_t IEEE_T_OCTETS_OK; /**< Octet Count for Frames Transmitted w/o Error Statistic Register, offset: 0x274 */
DECL|IER|member|__IO uint32_t IER; /**< RTC Interrupt Enable Register, offset: 0x1C */
DECL|IFLAG1|member|__IO uint32_t IFLAG1; /**< Interrupt Flags 1 register, offset: 0x30 */
DECL|IMASK1|member|__IO uint32_t IMASK1; /**< Interrupt Masks 1 register, offset: 0x28 */
DECL|INTC|member|__IO uint32_t INTC; /**< DAC Interval Trigger n Control register, array offset: 0x150, array step: 0x8 */
DECL|INTEN|member|__IO uint8_t INTEN; /**< Interrupt Enable register, offset: 0x84 */
DECL|INT|member|__IO uint32_t INT; /**< DAC Interval n register, array offset: 0x154, array step: 0x8 */
DECL|INT|member|__IO uint32_t INT; /**< Interrupt Request Register, offset: 0x24 */
DECL|INVCTRL|member|__IO uint32_t INVCTRL; /**< FTM Inverting Control, offset: 0x90 */
DECL|IRQSIGEN|member|__IO uint32_t IRQSIGEN; /**< Interrupt Signal Enable register, offset: 0x38 */
DECL|IRQSTATEN|member|__IO uint32_t IRQSTATEN; /**< Interrupt Status Enable register, offset: 0x34 */
DECL|IRQSTAT|member|__IO uint32_t IRQSTAT; /**< Interrupt Status register, offset: 0x30 */
DECL|IRQn_Type|typedef|} IRQn_Type;
DECL|IRQn|enum|typedef enum IRQn {
DECL|IR|member|__IO uint8_t IR; /**< UART Infrared Register, offset: 0xE */
DECL|IS7816|member|__IO uint8_t IS7816; /**< UART 7816 Interrupt Status Register, offset: 0x1A */
DECL|ISCR|member|__IO uint32_t ISCR; /**< Interrupt Status Register, offset: 0x10 */
DECL|ISFR|member|__IO uint32_t ISFR; /**< Interrupt Status Flag Register, offset: 0xA0 */
DECL|ISTAT|member|__IO uint8_t ISTAT; /**< Interrupt Status register, offset: 0x80 */
DECL|LDR_CAA|member|__O uint32_t LDR_CAA; /**< Accumulator register - Load Register command, offset: 0x844 */
DECL|LDR_CASR|member|__O uint32_t LDR_CASR; /**< Status register - Load Register command, offset: 0x840 */
DECL|LDR_CA|member|__O uint32_t LDR_CA[9]; /**< General Purpose Register 0 - Load Register command..General Purpose Register 8 - Load Register command, array offset: 0x848, array step: 0x4 */
DECL|LDVAL|member|__IO uint32_t LDVAL; /**< Timer Load Value Register, array offset: 0x100, array step: 0x10 */
DECL|LLWU_BASE_ADDRS|macro|LLWU_BASE_ADDRS
DECL|LLWU_BASE_PTRS|macro|LLWU_BASE_PTRS
DECL|LLWU_BASE|macro|LLWU_BASE
DECL|LLWU_F1_WUF0_MASK|macro|LLWU_F1_WUF0_MASK
DECL|LLWU_F1_WUF0_SHIFT|macro|LLWU_F1_WUF0_SHIFT
DECL|LLWU_F1_WUF0|macro|LLWU_F1_WUF0
DECL|LLWU_F1_WUF1_MASK|macro|LLWU_F1_WUF1_MASK
DECL|LLWU_F1_WUF1_SHIFT|macro|LLWU_F1_WUF1_SHIFT
DECL|LLWU_F1_WUF1|macro|LLWU_F1_WUF1
DECL|LLWU_F1_WUF2_MASK|macro|LLWU_F1_WUF2_MASK
DECL|LLWU_F1_WUF2_SHIFT|macro|LLWU_F1_WUF2_SHIFT
DECL|LLWU_F1_WUF2|macro|LLWU_F1_WUF2
DECL|LLWU_F1_WUF3_MASK|macro|LLWU_F1_WUF3_MASK
DECL|LLWU_F1_WUF3_SHIFT|macro|LLWU_F1_WUF3_SHIFT
DECL|LLWU_F1_WUF3|macro|LLWU_F1_WUF3
DECL|LLWU_F1_WUF4_MASK|macro|LLWU_F1_WUF4_MASK
DECL|LLWU_F1_WUF4_SHIFT|macro|LLWU_F1_WUF4_SHIFT
DECL|LLWU_F1_WUF4|macro|LLWU_F1_WUF4
DECL|LLWU_F1_WUF5_MASK|macro|LLWU_F1_WUF5_MASK
DECL|LLWU_F1_WUF5_SHIFT|macro|LLWU_F1_WUF5_SHIFT
DECL|LLWU_F1_WUF5|macro|LLWU_F1_WUF5
DECL|LLWU_F1_WUF6_MASK|macro|LLWU_F1_WUF6_MASK
DECL|LLWU_F1_WUF6_SHIFT|macro|LLWU_F1_WUF6_SHIFT
DECL|LLWU_F1_WUF6|macro|LLWU_F1_WUF6
DECL|LLWU_F1_WUF7_MASK|macro|LLWU_F1_WUF7_MASK
DECL|LLWU_F1_WUF7_SHIFT|macro|LLWU_F1_WUF7_SHIFT
DECL|LLWU_F1_WUF7|macro|LLWU_F1_WUF7
DECL|LLWU_F2_WUF10_MASK|macro|LLWU_F2_WUF10_MASK
DECL|LLWU_F2_WUF10_SHIFT|macro|LLWU_F2_WUF10_SHIFT
DECL|LLWU_F2_WUF10|macro|LLWU_F2_WUF10
DECL|LLWU_F2_WUF11_MASK|macro|LLWU_F2_WUF11_MASK
DECL|LLWU_F2_WUF11_SHIFT|macro|LLWU_F2_WUF11_SHIFT
DECL|LLWU_F2_WUF11|macro|LLWU_F2_WUF11
DECL|LLWU_F2_WUF12_MASK|macro|LLWU_F2_WUF12_MASK
DECL|LLWU_F2_WUF12_SHIFT|macro|LLWU_F2_WUF12_SHIFT
DECL|LLWU_F2_WUF12|macro|LLWU_F2_WUF12
DECL|LLWU_F2_WUF13_MASK|macro|LLWU_F2_WUF13_MASK
DECL|LLWU_F2_WUF13_SHIFT|macro|LLWU_F2_WUF13_SHIFT
DECL|LLWU_F2_WUF13|macro|LLWU_F2_WUF13
DECL|LLWU_F2_WUF14_MASK|macro|LLWU_F2_WUF14_MASK
DECL|LLWU_F2_WUF14_SHIFT|macro|LLWU_F2_WUF14_SHIFT
DECL|LLWU_F2_WUF14|macro|LLWU_F2_WUF14
DECL|LLWU_F2_WUF15_MASK|macro|LLWU_F2_WUF15_MASK
DECL|LLWU_F2_WUF15_SHIFT|macro|LLWU_F2_WUF15_SHIFT
DECL|LLWU_F2_WUF15|macro|LLWU_F2_WUF15
DECL|LLWU_F2_WUF8_MASK|macro|LLWU_F2_WUF8_MASK
DECL|LLWU_F2_WUF8_SHIFT|macro|LLWU_F2_WUF8_SHIFT
DECL|LLWU_F2_WUF8|macro|LLWU_F2_WUF8
DECL|LLWU_F2_WUF9_MASK|macro|LLWU_F2_WUF9_MASK
DECL|LLWU_F2_WUF9_SHIFT|macro|LLWU_F2_WUF9_SHIFT
DECL|LLWU_F2_WUF9|macro|LLWU_F2_WUF9
DECL|LLWU_F3_MWUF0_MASK|macro|LLWU_F3_MWUF0_MASK
DECL|LLWU_F3_MWUF0_SHIFT|macro|LLWU_F3_MWUF0_SHIFT
DECL|LLWU_F3_MWUF0|macro|LLWU_F3_MWUF0
DECL|LLWU_F3_MWUF1_MASK|macro|LLWU_F3_MWUF1_MASK
DECL|LLWU_F3_MWUF1_SHIFT|macro|LLWU_F3_MWUF1_SHIFT
DECL|LLWU_F3_MWUF1|macro|LLWU_F3_MWUF1
DECL|LLWU_F3_MWUF2_MASK|macro|LLWU_F3_MWUF2_MASK
DECL|LLWU_F3_MWUF2_SHIFT|macro|LLWU_F3_MWUF2_SHIFT
DECL|LLWU_F3_MWUF2|macro|LLWU_F3_MWUF2
DECL|LLWU_F3_MWUF3_MASK|macro|LLWU_F3_MWUF3_MASK
DECL|LLWU_F3_MWUF3_SHIFT|macro|LLWU_F3_MWUF3_SHIFT
DECL|LLWU_F3_MWUF3|macro|LLWU_F3_MWUF3
DECL|LLWU_F3_MWUF4_MASK|macro|LLWU_F3_MWUF4_MASK
DECL|LLWU_F3_MWUF4_SHIFT|macro|LLWU_F3_MWUF4_SHIFT
DECL|LLWU_F3_MWUF4|macro|LLWU_F3_MWUF4
DECL|LLWU_F3_MWUF5_MASK|macro|LLWU_F3_MWUF5_MASK
DECL|LLWU_F3_MWUF5_SHIFT|macro|LLWU_F3_MWUF5_SHIFT
DECL|LLWU_F3_MWUF5|macro|LLWU_F3_MWUF5
DECL|LLWU_F3_MWUF6_MASK|macro|LLWU_F3_MWUF6_MASK
DECL|LLWU_F3_MWUF6_SHIFT|macro|LLWU_F3_MWUF6_SHIFT
DECL|LLWU_F3_MWUF6|macro|LLWU_F3_MWUF6
DECL|LLWU_F3_MWUF7_MASK|macro|LLWU_F3_MWUF7_MASK
DECL|LLWU_F3_MWUF7_SHIFT|macro|LLWU_F3_MWUF7_SHIFT
DECL|LLWU_F3_MWUF7|macro|LLWU_F3_MWUF7
DECL|LLWU_FILT1_FILTE_MASK|macro|LLWU_FILT1_FILTE_MASK
DECL|LLWU_FILT1_FILTE_SHIFT|macro|LLWU_FILT1_FILTE_SHIFT
DECL|LLWU_FILT1_FILTE|macro|LLWU_FILT1_FILTE
DECL|LLWU_FILT1_FILTF_MASK|macro|LLWU_FILT1_FILTF_MASK
DECL|LLWU_FILT1_FILTF_SHIFT|macro|LLWU_FILT1_FILTF_SHIFT
DECL|LLWU_FILT1_FILTF|macro|LLWU_FILT1_FILTF
DECL|LLWU_FILT1_FILTSEL_MASK|macro|LLWU_FILT1_FILTSEL_MASK
DECL|LLWU_FILT1_FILTSEL_SHIFT|macro|LLWU_FILT1_FILTSEL_SHIFT
DECL|LLWU_FILT1_FILTSEL|macro|LLWU_FILT1_FILTSEL
DECL|LLWU_FILT2_FILTE_MASK|macro|LLWU_FILT2_FILTE_MASK
DECL|LLWU_FILT2_FILTE_SHIFT|macro|LLWU_FILT2_FILTE_SHIFT
DECL|LLWU_FILT2_FILTE|macro|LLWU_FILT2_FILTE
DECL|LLWU_FILT2_FILTF_MASK|macro|LLWU_FILT2_FILTF_MASK
DECL|LLWU_FILT2_FILTF_SHIFT|macro|LLWU_FILT2_FILTF_SHIFT
DECL|LLWU_FILT2_FILTF|macro|LLWU_FILT2_FILTF
DECL|LLWU_FILT2_FILTSEL_MASK|macro|LLWU_FILT2_FILTSEL_MASK
DECL|LLWU_FILT2_FILTSEL_SHIFT|macro|LLWU_FILT2_FILTSEL_SHIFT
DECL|LLWU_FILT2_FILTSEL|macro|LLWU_FILT2_FILTSEL
DECL|LLWU_IRQS|macro|LLWU_IRQS
DECL|LLWU_IRQn|enumerator|LLWU_IRQn = 21, /**< Low Leakage Wakeup Unit */
DECL|LLWU_ME_WUME0_MASK|macro|LLWU_ME_WUME0_MASK
DECL|LLWU_ME_WUME0_SHIFT|macro|LLWU_ME_WUME0_SHIFT
DECL|LLWU_ME_WUME0|macro|LLWU_ME_WUME0
DECL|LLWU_ME_WUME1_MASK|macro|LLWU_ME_WUME1_MASK
DECL|LLWU_ME_WUME1_SHIFT|macro|LLWU_ME_WUME1_SHIFT
DECL|LLWU_ME_WUME1|macro|LLWU_ME_WUME1
DECL|LLWU_ME_WUME2_MASK|macro|LLWU_ME_WUME2_MASK
DECL|LLWU_ME_WUME2_SHIFT|macro|LLWU_ME_WUME2_SHIFT
DECL|LLWU_ME_WUME2|macro|LLWU_ME_WUME2
DECL|LLWU_ME_WUME3_MASK|macro|LLWU_ME_WUME3_MASK
DECL|LLWU_ME_WUME3_SHIFT|macro|LLWU_ME_WUME3_SHIFT
DECL|LLWU_ME_WUME3|macro|LLWU_ME_WUME3
DECL|LLWU_ME_WUME4_MASK|macro|LLWU_ME_WUME4_MASK
DECL|LLWU_ME_WUME4_SHIFT|macro|LLWU_ME_WUME4_SHIFT
DECL|LLWU_ME_WUME4|macro|LLWU_ME_WUME4
DECL|LLWU_ME_WUME5_MASK|macro|LLWU_ME_WUME5_MASK
DECL|LLWU_ME_WUME5_SHIFT|macro|LLWU_ME_WUME5_SHIFT
DECL|LLWU_ME_WUME5|macro|LLWU_ME_WUME5
DECL|LLWU_ME_WUME6_MASK|macro|LLWU_ME_WUME6_MASK
DECL|LLWU_ME_WUME6_SHIFT|macro|LLWU_ME_WUME6_SHIFT
DECL|LLWU_ME_WUME6|macro|LLWU_ME_WUME6
DECL|LLWU_ME_WUME7_MASK|macro|LLWU_ME_WUME7_MASK
DECL|LLWU_ME_WUME7_SHIFT|macro|LLWU_ME_WUME7_SHIFT
DECL|LLWU_ME_WUME7|macro|LLWU_ME_WUME7
DECL|LLWU_PE1_WUPE0_MASK|macro|LLWU_PE1_WUPE0_MASK
DECL|LLWU_PE1_WUPE0_SHIFT|macro|LLWU_PE1_WUPE0_SHIFT
DECL|LLWU_PE1_WUPE0|macro|LLWU_PE1_WUPE0
DECL|LLWU_PE1_WUPE1_MASK|macro|LLWU_PE1_WUPE1_MASK
DECL|LLWU_PE1_WUPE1_SHIFT|macro|LLWU_PE1_WUPE1_SHIFT
DECL|LLWU_PE1_WUPE1|macro|LLWU_PE1_WUPE1
DECL|LLWU_PE1_WUPE2_MASK|macro|LLWU_PE1_WUPE2_MASK
DECL|LLWU_PE1_WUPE2_SHIFT|macro|LLWU_PE1_WUPE2_SHIFT
DECL|LLWU_PE1_WUPE2|macro|LLWU_PE1_WUPE2
DECL|LLWU_PE1_WUPE3_MASK|macro|LLWU_PE1_WUPE3_MASK
DECL|LLWU_PE1_WUPE3_SHIFT|macro|LLWU_PE1_WUPE3_SHIFT
DECL|LLWU_PE1_WUPE3|macro|LLWU_PE1_WUPE3
DECL|LLWU_PE2_WUPE4_MASK|macro|LLWU_PE2_WUPE4_MASK
DECL|LLWU_PE2_WUPE4_SHIFT|macro|LLWU_PE2_WUPE4_SHIFT
DECL|LLWU_PE2_WUPE4|macro|LLWU_PE2_WUPE4
DECL|LLWU_PE2_WUPE5_MASK|macro|LLWU_PE2_WUPE5_MASK
DECL|LLWU_PE2_WUPE5_SHIFT|macro|LLWU_PE2_WUPE5_SHIFT
DECL|LLWU_PE2_WUPE5|macro|LLWU_PE2_WUPE5
DECL|LLWU_PE2_WUPE6_MASK|macro|LLWU_PE2_WUPE6_MASK
DECL|LLWU_PE2_WUPE6_SHIFT|macro|LLWU_PE2_WUPE6_SHIFT
DECL|LLWU_PE2_WUPE6|macro|LLWU_PE2_WUPE6
DECL|LLWU_PE2_WUPE7_MASK|macro|LLWU_PE2_WUPE7_MASK
DECL|LLWU_PE2_WUPE7_SHIFT|macro|LLWU_PE2_WUPE7_SHIFT
DECL|LLWU_PE2_WUPE7|macro|LLWU_PE2_WUPE7
DECL|LLWU_PE3_WUPE10_MASK|macro|LLWU_PE3_WUPE10_MASK
DECL|LLWU_PE3_WUPE10_SHIFT|macro|LLWU_PE3_WUPE10_SHIFT
DECL|LLWU_PE3_WUPE10|macro|LLWU_PE3_WUPE10
DECL|LLWU_PE3_WUPE11_MASK|macro|LLWU_PE3_WUPE11_MASK
DECL|LLWU_PE3_WUPE11_SHIFT|macro|LLWU_PE3_WUPE11_SHIFT
DECL|LLWU_PE3_WUPE11|macro|LLWU_PE3_WUPE11
DECL|LLWU_PE3_WUPE8_MASK|macro|LLWU_PE3_WUPE8_MASK
DECL|LLWU_PE3_WUPE8_SHIFT|macro|LLWU_PE3_WUPE8_SHIFT
DECL|LLWU_PE3_WUPE8|macro|LLWU_PE3_WUPE8
DECL|LLWU_PE3_WUPE9_MASK|macro|LLWU_PE3_WUPE9_MASK
DECL|LLWU_PE3_WUPE9_SHIFT|macro|LLWU_PE3_WUPE9_SHIFT
DECL|LLWU_PE3_WUPE9|macro|LLWU_PE3_WUPE9
DECL|LLWU_PE4_WUPE12_MASK|macro|LLWU_PE4_WUPE12_MASK
DECL|LLWU_PE4_WUPE12_SHIFT|macro|LLWU_PE4_WUPE12_SHIFT
DECL|LLWU_PE4_WUPE12|macro|LLWU_PE4_WUPE12
DECL|LLWU_PE4_WUPE13_MASK|macro|LLWU_PE4_WUPE13_MASK
DECL|LLWU_PE4_WUPE13_SHIFT|macro|LLWU_PE4_WUPE13_SHIFT
DECL|LLWU_PE4_WUPE13|macro|LLWU_PE4_WUPE13
DECL|LLWU_PE4_WUPE14_MASK|macro|LLWU_PE4_WUPE14_MASK
DECL|LLWU_PE4_WUPE14_SHIFT|macro|LLWU_PE4_WUPE14_SHIFT
DECL|LLWU_PE4_WUPE14|macro|LLWU_PE4_WUPE14
DECL|LLWU_PE4_WUPE15_MASK|macro|LLWU_PE4_WUPE15_MASK
DECL|LLWU_PE4_WUPE15_SHIFT|macro|LLWU_PE4_WUPE15_SHIFT
DECL|LLWU_PE4_WUPE15|macro|LLWU_PE4_WUPE15
DECL|LLWU_RST_LLRSTE_MASK|macro|LLWU_RST_LLRSTE_MASK
DECL|LLWU_RST_LLRSTE_SHIFT|macro|LLWU_RST_LLRSTE_SHIFT
DECL|LLWU_RST_LLRSTE|macro|LLWU_RST_LLRSTE
DECL|LLWU_RST_RSTFILT_MASK|macro|LLWU_RST_RSTFILT_MASK
DECL|LLWU_RST_RSTFILT_SHIFT|macro|LLWU_RST_RSTFILT_SHIFT
DECL|LLWU_RST_RSTFILT|macro|LLWU_RST_RSTFILT
DECL|LLWU_Type|typedef|} LLWU_Type;
DECL|LLWU|macro|LLWU
DECL|LLW_IRQHandler|macro|LLW_IRQHandler
DECL|LLW_IRQn|macro|LLW_IRQn
DECL|LPTMR0_BASE|macro|LPTMR0_BASE
DECL|LPTMR0_IRQn|enumerator|LPTMR0_IRQn = 58, /**< LPTimer interrupt */
DECL|LPTMR0|macro|LPTMR0
DECL|LPTMR_BASE_ADDRS|macro|LPTMR_BASE_ADDRS
DECL|LPTMR_BASE_PTRS|macro|LPTMR_BASE_PTRS
DECL|LPTMR_CMR_COMPARE_MASK|macro|LPTMR_CMR_COMPARE_MASK
DECL|LPTMR_CMR_COMPARE_SHIFT|macro|LPTMR_CMR_COMPARE_SHIFT
DECL|LPTMR_CMR_COMPARE|macro|LPTMR_CMR_COMPARE
DECL|LPTMR_CNR_COUNTER_MASK|macro|LPTMR_CNR_COUNTER_MASK
DECL|LPTMR_CNR_COUNTER_SHIFT|macro|LPTMR_CNR_COUNTER_SHIFT
DECL|LPTMR_CNR_COUNTER|macro|LPTMR_CNR_COUNTER
DECL|LPTMR_CSR_TCF_MASK|macro|LPTMR_CSR_TCF_MASK
DECL|LPTMR_CSR_TCF_SHIFT|macro|LPTMR_CSR_TCF_SHIFT
DECL|LPTMR_CSR_TCF|macro|LPTMR_CSR_TCF
DECL|LPTMR_CSR_TEN_MASK|macro|LPTMR_CSR_TEN_MASK
DECL|LPTMR_CSR_TEN_SHIFT|macro|LPTMR_CSR_TEN_SHIFT
DECL|LPTMR_CSR_TEN|macro|LPTMR_CSR_TEN
DECL|LPTMR_CSR_TFC_MASK|macro|LPTMR_CSR_TFC_MASK
DECL|LPTMR_CSR_TFC_SHIFT|macro|LPTMR_CSR_TFC_SHIFT
DECL|LPTMR_CSR_TFC|macro|LPTMR_CSR_TFC
DECL|LPTMR_CSR_TIE_MASK|macro|LPTMR_CSR_TIE_MASK
DECL|LPTMR_CSR_TIE_SHIFT|macro|LPTMR_CSR_TIE_SHIFT
DECL|LPTMR_CSR_TIE|macro|LPTMR_CSR_TIE
DECL|LPTMR_CSR_TMS_MASK|macro|LPTMR_CSR_TMS_MASK
DECL|LPTMR_CSR_TMS_SHIFT|macro|LPTMR_CSR_TMS_SHIFT
DECL|LPTMR_CSR_TMS|macro|LPTMR_CSR_TMS
DECL|LPTMR_CSR_TPP_MASK|macro|LPTMR_CSR_TPP_MASK
DECL|LPTMR_CSR_TPP_SHIFT|macro|LPTMR_CSR_TPP_SHIFT
DECL|LPTMR_CSR_TPP|macro|LPTMR_CSR_TPP
DECL|LPTMR_CSR_TPS_MASK|macro|LPTMR_CSR_TPS_MASK
DECL|LPTMR_CSR_TPS_SHIFT|macro|LPTMR_CSR_TPS_SHIFT
DECL|LPTMR_CSR_TPS|macro|LPTMR_CSR_TPS
DECL|LPTMR_IRQS|macro|LPTMR_IRQS
DECL|LPTMR_PSR_PBYP_MASK|macro|LPTMR_PSR_PBYP_MASK
DECL|LPTMR_PSR_PBYP_SHIFT|macro|LPTMR_PSR_PBYP_SHIFT
DECL|LPTMR_PSR_PBYP|macro|LPTMR_PSR_PBYP
DECL|LPTMR_PSR_PCS_MASK|macro|LPTMR_PSR_PCS_MASK
DECL|LPTMR_PSR_PCS_SHIFT|macro|LPTMR_PSR_PCS_SHIFT
DECL|LPTMR_PSR_PCS|macro|LPTMR_PSR_PCS
DECL|LPTMR_PSR_PRESCALE_MASK|macro|LPTMR_PSR_PRESCALE_MASK
DECL|LPTMR_PSR_PRESCALE_SHIFT|macro|LPTMR_PSR_PRESCALE_SHIFT
DECL|LPTMR_PSR_PRESCALE|macro|LPTMR_PSR_PRESCALE
DECL|LPTMR_Type|typedef|} LPTMR_Type;
DECL|LPTimer_IRQHandler|macro|LPTimer_IRQHandler
DECL|LPTimer_IRQn|macro|LPTimer_IRQn
DECL|LR|member|__IO uint32_t LR; /**< RTC Lock Register, offset: 0x18 */
DECL|LVDSC1|member|__IO uint8_t LVDSC1; /**< Low Voltage Detect Status And Control 1 register, offset: 0x0 */
DECL|LVDSC2|member|__IO uint8_t LVDSC2; /**< Low Voltage Detect Status And Control 2 register, offset: 0x1 */
DECL|LVD_LVW_IRQn|enumerator|LVD_LVW_IRQn = 20, /**< Low Voltage Detect, Low Voltage Warning */
DECL|MA1|member|__IO uint8_t MA1; /**< UART Match Address Registers 1, offset: 0x8 */
DECL|MA2|member|__IO uint8_t MA2; /**< UART Match Address Registers 2, offset: 0x9 */
DECL|MB|member|} MB[16];
DECL|MCG_ATCVH_ATCVH_MASK|macro|MCG_ATCVH_ATCVH_MASK
DECL|MCG_ATCVH_ATCVH_SHIFT|macro|MCG_ATCVH_ATCVH_SHIFT
DECL|MCG_ATCVH_ATCVH|macro|MCG_ATCVH_ATCVH
DECL|MCG_ATCVL_ATCVL_MASK|macro|MCG_ATCVL_ATCVL_MASK
DECL|MCG_ATCVL_ATCVL_SHIFT|macro|MCG_ATCVL_ATCVL_SHIFT
DECL|MCG_ATCVL_ATCVL|macro|MCG_ATCVL_ATCVL
DECL|MCG_BASE_ADDRS|macro|MCG_BASE_ADDRS
DECL|MCG_BASE_PTRS|macro|MCG_BASE_PTRS
DECL|MCG_BASE|macro|MCG_BASE
DECL|MCG_C1_CLKS_MASK|macro|MCG_C1_CLKS_MASK
DECL|MCG_C1_CLKS_SHIFT|macro|MCG_C1_CLKS_SHIFT
DECL|MCG_C1_CLKS|macro|MCG_C1_CLKS
DECL|MCG_C1_FRDIV_MASK|macro|MCG_C1_FRDIV_MASK
DECL|MCG_C1_FRDIV_SHIFT|macro|MCG_C1_FRDIV_SHIFT
DECL|MCG_C1_FRDIV|macro|MCG_C1_FRDIV
DECL|MCG_C1_IRCLKEN_MASK|macro|MCG_C1_IRCLKEN_MASK
DECL|MCG_C1_IRCLKEN_SHIFT|macro|MCG_C1_IRCLKEN_SHIFT
DECL|MCG_C1_IRCLKEN|macro|MCG_C1_IRCLKEN
DECL|MCG_C1_IREFSTEN_MASK|macro|MCG_C1_IREFSTEN_MASK
DECL|MCG_C1_IREFSTEN_SHIFT|macro|MCG_C1_IREFSTEN_SHIFT
DECL|MCG_C1_IREFSTEN|macro|MCG_C1_IREFSTEN
DECL|MCG_C1_IREFS_MASK|macro|MCG_C1_IREFS_MASK
DECL|MCG_C1_IREFS_SHIFT|macro|MCG_C1_IREFS_SHIFT
DECL|MCG_C1_IREFS|macro|MCG_C1_IREFS
DECL|MCG_C2_EREFS0_MASK|macro|MCG_C2_EREFS0_MASK
DECL|MCG_C2_EREFS0_SHIFT|macro|MCG_C2_EREFS0_SHIFT
DECL|MCG_C2_EREFS_MASK|macro|MCG_C2_EREFS_MASK
DECL|MCG_C2_EREFS_SHIFT|macro|MCG_C2_EREFS_SHIFT
DECL|MCG_C2_EREFS|macro|MCG_C2_EREFS
DECL|MCG_C2_FCFTRIM_MASK|macro|MCG_C2_FCFTRIM_MASK
DECL|MCG_C2_FCFTRIM_SHIFT|macro|MCG_C2_FCFTRIM_SHIFT
DECL|MCG_C2_FCFTRIM|macro|MCG_C2_FCFTRIM
DECL|MCG_C2_HGO0_MASK|macro|MCG_C2_HGO0_MASK
DECL|MCG_C2_HGO0_SHIFT|macro|MCG_C2_HGO0_SHIFT
DECL|MCG_C2_HGO_MASK|macro|MCG_C2_HGO_MASK
DECL|MCG_C2_HGO_SHIFT|macro|MCG_C2_HGO_SHIFT
DECL|MCG_C2_HGO|macro|MCG_C2_HGO
DECL|MCG_C2_IRCS_MASK|macro|MCG_C2_IRCS_MASK
DECL|MCG_C2_IRCS_SHIFT|macro|MCG_C2_IRCS_SHIFT
DECL|MCG_C2_IRCS|macro|MCG_C2_IRCS
DECL|MCG_C2_LOCRE0_MASK|macro|MCG_C2_LOCRE0_MASK
DECL|MCG_C2_LOCRE0_SHIFT|macro|MCG_C2_LOCRE0_SHIFT
DECL|MCG_C2_LOCRE0|macro|MCG_C2_LOCRE0
DECL|MCG_C2_LP_MASK|macro|MCG_C2_LP_MASK
DECL|MCG_C2_LP_SHIFT|macro|MCG_C2_LP_SHIFT
DECL|MCG_C2_LP|macro|MCG_C2_LP
DECL|MCG_C2_RANGE0_MASK|macro|MCG_C2_RANGE0_MASK
DECL|MCG_C2_RANGE0_SHIFT|macro|MCG_C2_RANGE0_SHIFT
DECL|MCG_C2_RANGE0|macro|MCG_C2_RANGE0
DECL|MCG_C2_RANGE_MASK|macro|MCG_C2_RANGE_MASK
DECL|MCG_C2_RANGE_SHIFT|macro|MCG_C2_RANGE_SHIFT
DECL|MCG_C2_RANGE|macro|MCG_C2_RANGE
DECL|MCG_C3_SCTRIM_MASK|macro|MCG_C3_SCTRIM_MASK
DECL|MCG_C3_SCTRIM_SHIFT|macro|MCG_C3_SCTRIM_SHIFT
DECL|MCG_C3_SCTRIM|macro|MCG_C3_SCTRIM
DECL|MCG_C4_DMX32_MASK|macro|MCG_C4_DMX32_MASK
DECL|MCG_C4_DMX32_SHIFT|macro|MCG_C4_DMX32_SHIFT
DECL|MCG_C4_DMX32|macro|MCG_C4_DMX32
DECL|MCG_C4_DRST_DRS_MASK|macro|MCG_C4_DRST_DRS_MASK
DECL|MCG_C4_DRST_DRS_SHIFT|macro|MCG_C4_DRST_DRS_SHIFT
DECL|MCG_C4_DRST_DRS|macro|MCG_C4_DRST_DRS
DECL|MCG_C4_FCTRIM_MASK|macro|MCG_C4_FCTRIM_MASK
DECL|MCG_C4_FCTRIM_SHIFT|macro|MCG_C4_FCTRIM_SHIFT
DECL|MCG_C4_FCTRIM|macro|MCG_C4_FCTRIM
DECL|MCG_C4_SCFTRIM_MASK|macro|MCG_C4_SCFTRIM_MASK
DECL|MCG_C4_SCFTRIM_SHIFT|macro|MCG_C4_SCFTRIM_SHIFT
DECL|MCG_C4_SCFTRIM|macro|MCG_C4_SCFTRIM
DECL|MCG_C5_PLLCLKEN0_MASK|macro|MCG_C5_PLLCLKEN0_MASK
DECL|MCG_C5_PLLCLKEN0_SHIFT|macro|MCG_C5_PLLCLKEN0_SHIFT
DECL|MCG_C5_PLLCLKEN0|macro|MCG_C5_PLLCLKEN0
DECL|MCG_C5_PLLSTEN0_MASK|macro|MCG_C5_PLLSTEN0_MASK
DECL|MCG_C5_PLLSTEN0_SHIFT|macro|MCG_C5_PLLSTEN0_SHIFT
DECL|MCG_C5_PLLSTEN0|macro|MCG_C5_PLLSTEN0
DECL|MCG_C5_PRDIV0_MASK|macro|MCG_C5_PRDIV0_MASK
DECL|MCG_C5_PRDIV0_SHIFT|macro|MCG_C5_PRDIV0_SHIFT
DECL|MCG_C5_PRDIV0|macro|MCG_C5_PRDIV0
DECL|MCG_C6_CME0_MASK|macro|MCG_C6_CME0_MASK
DECL|MCG_C6_CME0_SHIFT|macro|MCG_C6_CME0_SHIFT
DECL|MCG_C6_CME0|macro|MCG_C6_CME0
DECL|MCG_C6_LOLIE0_MASK|macro|MCG_C6_LOLIE0_MASK
DECL|MCG_C6_LOLIE0_SHIFT|macro|MCG_C6_LOLIE0_SHIFT
DECL|MCG_C6_LOLIE0|macro|MCG_C6_LOLIE0
DECL|MCG_C6_PLLS_MASK|macro|MCG_C6_PLLS_MASK
DECL|MCG_C6_PLLS_SHIFT|macro|MCG_C6_PLLS_SHIFT
DECL|MCG_C6_PLLS|macro|MCG_C6_PLLS
DECL|MCG_C6_VDIV0_MASK|macro|MCG_C6_VDIV0_MASK
DECL|MCG_C6_VDIV0_SHIFT|macro|MCG_C6_VDIV0_SHIFT
DECL|MCG_C6_VDIV0|macro|MCG_C6_VDIV0
DECL|MCG_C7_OSCSEL_MASK|macro|MCG_C7_OSCSEL_MASK
DECL|MCG_C7_OSCSEL_SHIFT|macro|MCG_C7_OSCSEL_SHIFT
DECL|MCG_C7_OSCSEL|macro|MCG_C7_OSCSEL
DECL|MCG_C8_CME1_MASK|macro|MCG_C8_CME1_MASK
DECL|MCG_C8_CME1_SHIFT|macro|MCG_C8_CME1_SHIFT
DECL|MCG_C8_CME1|macro|MCG_C8_CME1
DECL|MCG_C8_LOCRE1_MASK|macro|MCG_C8_LOCRE1_MASK
DECL|MCG_C8_LOCRE1_SHIFT|macro|MCG_C8_LOCRE1_SHIFT
DECL|MCG_C8_LOCRE1|macro|MCG_C8_LOCRE1
DECL|MCG_C8_LOCS1_MASK|macro|MCG_C8_LOCS1_MASK
DECL|MCG_C8_LOCS1_SHIFT|macro|MCG_C8_LOCS1_SHIFT
DECL|MCG_C8_LOCS1|macro|MCG_C8_LOCS1
DECL|MCG_C8_LOLRE_MASK|macro|MCG_C8_LOLRE_MASK
DECL|MCG_C8_LOLRE_SHIFT|macro|MCG_C8_LOLRE_SHIFT
DECL|MCG_C8_LOLRE|macro|MCG_C8_LOLRE
DECL|MCG_IRQn|enumerator|MCG_IRQn = 57, /**< MCG Interrupt */
DECL|MCG_SC_ATME_MASK|macro|MCG_SC_ATME_MASK
DECL|MCG_SC_ATME_SHIFT|macro|MCG_SC_ATME_SHIFT
DECL|MCG_SC_ATME|macro|MCG_SC_ATME
DECL|MCG_SC_ATMF_MASK|macro|MCG_SC_ATMF_MASK
DECL|MCG_SC_ATMF_SHIFT|macro|MCG_SC_ATMF_SHIFT
DECL|MCG_SC_ATMF|macro|MCG_SC_ATMF
DECL|MCG_SC_ATMS_MASK|macro|MCG_SC_ATMS_MASK
DECL|MCG_SC_ATMS_SHIFT|macro|MCG_SC_ATMS_SHIFT
DECL|MCG_SC_ATMS|macro|MCG_SC_ATMS
DECL|MCG_SC_FCRDIV_MASK|macro|MCG_SC_FCRDIV_MASK
DECL|MCG_SC_FCRDIV_SHIFT|macro|MCG_SC_FCRDIV_SHIFT
DECL|MCG_SC_FCRDIV|macro|MCG_SC_FCRDIV
DECL|MCG_SC_FLTPRSRV_MASK|macro|MCG_SC_FLTPRSRV_MASK
DECL|MCG_SC_FLTPRSRV_SHIFT|macro|MCG_SC_FLTPRSRV_SHIFT
DECL|MCG_SC_FLTPRSRV|macro|MCG_SC_FLTPRSRV
DECL|MCG_SC_LOCS0_MASK|macro|MCG_SC_LOCS0_MASK
DECL|MCG_SC_LOCS0_SHIFT|macro|MCG_SC_LOCS0_SHIFT
DECL|MCG_SC_LOCS0|macro|MCG_SC_LOCS0
DECL|MCG_S_CLKST_MASK|macro|MCG_S_CLKST_MASK
DECL|MCG_S_CLKST_SHIFT|macro|MCG_S_CLKST_SHIFT
DECL|MCG_S_CLKST|macro|MCG_S_CLKST
DECL|MCG_S_IRCST_MASK|macro|MCG_S_IRCST_MASK
DECL|MCG_S_IRCST_SHIFT|macro|MCG_S_IRCST_SHIFT
DECL|MCG_S_IRCST|macro|MCG_S_IRCST
DECL|MCG_S_IREFST_MASK|macro|MCG_S_IREFST_MASK
DECL|MCG_S_IREFST_SHIFT|macro|MCG_S_IREFST_SHIFT
DECL|MCG_S_IREFST|macro|MCG_S_IREFST
DECL|MCG_S_LOCK0_MASK|macro|MCG_S_LOCK0_MASK
DECL|MCG_S_LOCK0_SHIFT|macro|MCG_S_LOCK0_SHIFT
DECL|MCG_S_LOCK0|macro|MCG_S_LOCK0
DECL|MCG_S_LOLS0_MASK|macro|MCG_S_LOLS0_MASK
DECL|MCG_S_LOLS0_SHIFT|macro|MCG_S_LOLS0_SHIFT
DECL|MCG_S_LOLS0|macro|MCG_S_LOLS0
DECL|MCG_S_OSCINIT0_MASK|macro|MCG_S_OSCINIT0_MASK
DECL|MCG_S_OSCINIT0_SHIFT|macro|MCG_S_OSCINIT0_SHIFT
DECL|MCG_S_OSCINIT0|macro|MCG_S_OSCINIT0
DECL|MCG_S_PLLST_MASK|macro|MCG_S_PLLST_MASK
DECL|MCG_S_PLLST_SHIFT|macro|MCG_S_PLLST_SHIFT
DECL|MCG_S_PLLST|macro|MCG_S_PLLST
DECL|MCG_Type|typedef|} MCG_Type;
DECL|MCG|macro|MCG
DECL|MCM0|macro|MCM0
DECL|MCM_BASE_ADDRS|macro|MCM_BASE_ADDRS
DECL|MCM_BASE_PTRS|macro|MCM_BASE_PTRS
DECL|MCM_BASE|macro|MCM_BASE
DECL|MCM_CR_SRAMLAP_MASK|macro|MCM_CR_SRAMLAP_MASK
DECL|MCM_CR_SRAMLAP_SHIFT|macro|MCM_CR_SRAMLAP_SHIFT
DECL|MCM_CR_SRAMLAP|macro|MCM_CR_SRAMLAP
DECL|MCM_CR_SRAMLWP_MASK|macro|MCM_CR_SRAMLWP_MASK
DECL|MCM_CR_SRAMLWP_SHIFT|macro|MCM_CR_SRAMLWP_SHIFT
DECL|MCM_CR_SRAMLWP|macro|MCM_CR_SRAMLWP
DECL|MCM_CR_SRAMUAP_MASK|macro|MCM_CR_SRAMUAP_MASK
DECL|MCM_CR_SRAMUAP_SHIFT|macro|MCM_CR_SRAMUAP_SHIFT
DECL|MCM_CR_SRAMUAP|macro|MCM_CR_SRAMUAP
DECL|MCM_CR_SRAMUWP_MASK|macro|MCM_CR_SRAMUWP_MASK
DECL|MCM_CR_SRAMUWP_SHIFT|macro|MCM_CR_SRAMUWP_SHIFT
DECL|MCM_CR_SRAMUWP|macro|MCM_CR_SRAMUWP
DECL|MCM_ETBCC_CNTEN_MASK|macro|MCM_ETBCC_CNTEN_MASK
DECL|MCM_ETBCC_CNTEN_SHIFT|macro|MCM_ETBCC_CNTEN_SHIFT
DECL|MCM_ETBCC_CNTEN|macro|MCM_ETBCC_CNTEN
DECL|MCM_ETBCC_ETDIS_MASK|macro|MCM_ETBCC_ETDIS_MASK
DECL|MCM_ETBCC_ETDIS_SHIFT|macro|MCM_ETBCC_ETDIS_SHIFT
DECL|MCM_ETBCC_ETDIS|macro|MCM_ETBCC_ETDIS
DECL|MCM_ETBCC_ITDIS_MASK|macro|MCM_ETBCC_ITDIS_MASK
DECL|MCM_ETBCC_ITDIS_SHIFT|macro|MCM_ETBCC_ITDIS_SHIFT
DECL|MCM_ETBCC_ITDIS|macro|MCM_ETBCC_ITDIS
DECL|MCM_ETBCC_RLRQ_MASK|macro|MCM_ETBCC_RLRQ_MASK
DECL|MCM_ETBCC_RLRQ_SHIFT|macro|MCM_ETBCC_RLRQ_SHIFT
DECL|MCM_ETBCC_RLRQ|macro|MCM_ETBCC_RLRQ
DECL|MCM_ETBCC_RSPT_MASK|macro|MCM_ETBCC_RSPT_MASK
DECL|MCM_ETBCC_RSPT_SHIFT|macro|MCM_ETBCC_RSPT_SHIFT
DECL|MCM_ETBCC_RSPT|macro|MCM_ETBCC_RSPT
DECL|MCM_ETBCNT_COUNTER_MASK|macro|MCM_ETBCNT_COUNTER_MASK
DECL|MCM_ETBCNT_COUNTER_SHIFT|macro|MCM_ETBCNT_COUNTER_SHIFT
DECL|MCM_ETBCNT_COUNTER|macro|MCM_ETBCNT_COUNTER
DECL|MCM_ETBRL_RELOAD_MASK|macro|MCM_ETBRL_RELOAD_MASK
DECL|MCM_ETBRL_RELOAD_SHIFT|macro|MCM_ETBRL_RELOAD_SHIFT
DECL|MCM_ETBRL_RELOAD|macro|MCM_ETBRL_RELOAD
DECL|MCM_IRQS|macro|MCM_IRQS
DECL|MCM_IRQn|enumerator|MCM_IRQn = 17, /**< Normal Interrupt */
DECL|MCM_ISCR_DHREQ_MASK|macro|MCM_ISCR_DHREQ_MASK
DECL|MCM_ISCR_DHREQ_SHIFT|macro|MCM_ISCR_DHREQ_SHIFT
DECL|MCM_ISCR_DHREQ|macro|MCM_ISCR_DHREQ
DECL|MCM_ISCR_FDZCE_MASK|macro|MCM_ISCR_FDZCE_MASK
DECL|MCM_ISCR_FDZCE_SHIFT|macro|MCM_ISCR_FDZCE_SHIFT
DECL|MCM_ISCR_FDZCE|macro|MCM_ISCR_FDZCE
DECL|MCM_ISCR_FDZC_MASK|macro|MCM_ISCR_FDZC_MASK
DECL|MCM_ISCR_FDZC_SHIFT|macro|MCM_ISCR_FDZC_SHIFT
DECL|MCM_ISCR_FDZC|macro|MCM_ISCR_FDZC
DECL|MCM_ISCR_FIDCE_MASK|macro|MCM_ISCR_FIDCE_MASK
DECL|MCM_ISCR_FIDCE_SHIFT|macro|MCM_ISCR_FIDCE_SHIFT
DECL|MCM_ISCR_FIDCE|macro|MCM_ISCR_FIDCE
DECL|MCM_ISCR_FIDC_MASK|macro|MCM_ISCR_FIDC_MASK
DECL|MCM_ISCR_FIDC_SHIFT|macro|MCM_ISCR_FIDC_SHIFT
DECL|MCM_ISCR_FIDC|macro|MCM_ISCR_FIDC
DECL|MCM_ISCR_FIOCE_MASK|macro|MCM_ISCR_FIOCE_MASK
DECL|MCM_ISCR_FIOCE_SHIFT|macro|MCM_ISCR_FIOCE_SHIFT
DECL|MCM_ISCR_FIOCE|macro|MCM_ISCR_FIOCE
DECL|MCM_ISCR_FIOC_MASK|macro|MCM_ISCR_FIOC_MASK
DECL|MCM_ISCR_FIOC_SHIFT|macro|MCM_ISCR_FIOC_SHIFT
DECL|MCM_ISCR_FIOC|macro|MCM_ISCR_FIOC
DECL|MCM_ISCR_FIXCE_MASK|macro|MCM_ISCR_FIXCE_MASK
DECL|MCM_ISCR_FIXCE_SHIFT|macro|MCM_ISCR_FIXCE_SHIFT
DECL|MCM_ISCR_FIXCE|macro|MCM_ISCR_FIXCE
DECL|MCM_ISCR_FIXC_MASK|macro|MCM_ISCR_FIXC_MASK
DECL|MCM_ISCR_FIXC_SHIFT|macro|MCM_ISCR_FIXC_SHIFT
DECL|MCM_ISCR_FIXC|macro|MCM_ISCR_FIXC
DECL|MCM_ISCR_FOFCE_MASK|macro|MCM_ISCR_FOFCE_MASK
DECL|MCM_ISCR_FOFCE_SHIFT|macro|MCM_ISCR_FOFCE_SHIFT
DECL|MCM_ISCR_FOFCE|macro|MCM_ISCR_FOFCE
DECL|MCM_ISCR_FOFC_MASK|macro|MCM_ISCR_FOFC_MASK
DECL|MCM_ISCR_FOFC_SHIFT|macro|MCM_ISCR_FOFC_SHIFT
DECL|MCM_ISCR_FOFC|macro|MCM_ISCR_FOFC
DECL|MCM_ISCR_FUFCE_MASK|macro|MCM_ISCR_FUFCE_MASK
DECL|MCM_ISCR_FUFCE_SHIFT|macro|MCM_ISCR_FUFCE_SHIFT
DECL|MCM_ISCR_FUFCE|macro|MCM_ISCR_FUFCE
DECL|MCM_ISCR_FUFC_MASK|macro|MCM_ISCR_FUFC_MASK
DECL|MCM_ISCR_FUFC_SHIFT|macro|MCM_ISCR_FUFC_SHIFT
DECL|MCM_ISCR_FUFC|macro|MCM_ISCR_FUFC
DECL|MCM_ISCR_IRQ_MASK|macro|MCM_ISCR_IRQ_MASK
DECL|MCM_ISCR_IRQ_SHIFT|macro|MCM_ISCR_IRQ_SHIFT
DECL|MCM_ISCR_IRQ|macro|MCM_ISCR_IRQ
DECL|MCM_ISCR_NMI_MASK|macro|MCM_ISCR_NMI_MASK
DECL|MCM_ISCR_NMI_SHIFT|macro|MCM_ISCR_NMI_SHIFT
DECL|MCM_ISCR_NMI|macro|MCM_ISCR_NMI
DECL|MCM_ISR_FDZCE_MASK|macro|MCM_ISR_FDZCE_MASK
DECL|MCM_ISR_FDZCE_SHIFT|macro|MCM_ISR_FDZCE_SHIFT
DECL|MCM_ISR_FDZC_MASK|macro|MCM_ISR_FDZC_MASK
DECL|MCM_ISR_FDZC_SHIFT|macro|MCM_ISR_FDZC_SHIFT
DECL|MCM_ISR_FIDCE_MASK|macro|MCM_ISR_FIDCE_MASK
DECL|MCM_ISR_FIDCE_SHIFT|macro|MCM_ISR_FIDCE_SHIFT
DECL|MCM_ISR_FIDC_MASK|macro|MCM_ISR_FIDC_MASK
DECL|MCM_ISR_FIDC_SHIFT|macro|MCM_ISR_FIDC_SHIFT
DECL|MCM_ISR_FIOCE_MASK|macro|MCM_ISR_FIOCE_MASK
DECL|MCM_ISR_FIOCE_SHIFT|macro|MCM_ISR_FIOCE_SHIFT
DECL|MCM_ISR_FIOC_MASK|macro|MCM_ISR_FIOC_MASK
DECL|MCM_ISR_FIOC_SHIFT|macro|MCM_ISR_FIOC_SHIFT
DECL|MCM_ISR_FIXCE_MASK|macro|MCM_ISR_FIXCE_MASK
DECL|MCM_ISR_FIXCE_SHIFT|macro|MCM_ISR_FIXCE_SHIFT
DECL|MCM_ISR_FIXC_MASK|macro|MCM_ISR_FIXC_MASK
DECL|MCM_ISR_FIXC_SHIFT|macro|MCM_ISR_FIXC_SHIFT
DECL|MCM_ISR_FOFCE_MASK|macro|MCM_ISR_FOFCE_MASK
DECL|MCM_ISR_FOFCE_SHIFT|macro|MCM_ISR_FOFCE_SHIFT
DECL|MCM_ISR_FOFC_MASK|macro|MCM_ISR_FOFC_MASK
DECL|MCM_ISR_FOFC_SHIFT|macro|MCM_ISR_FOFC_SHIFT
DECL|MCM_ISR_FUFCE_MASK|macro|MCM_ISR_FUFCE_MASK
DECL|MCM_ISR_FUFCE_SHIFT|macro|MCM_ISR_FUFCE_SHIFT
DECL|MCM_ISR_FUFC_MASK|macro|MCM_ISR_FUFC_MASK
DECL|MCM_ISR_FUFC_SHIFT|macro|MCM_ISR_FUFC_SHIFT
DECL|MCM_ISR_REG|macro|MCM_ISR_REG
DECL|MCM_PID_PID_MASK|macro|MCM_PID_PID_MASK
DECL|MCM_PID_PID_SHIFT|macro|MCM_PID_PID_SHIFT
DECL|MCM_PID_PID|macro|MCM_PID_PID
DECL|MCM_PLAMC_AMC_MASK|macro|MCM_PLAMC_AMC_MASK
DECL|MCM_PLAMC_AMC_SHIFT|macro|MCM_PLAMC_AMC_SHIFT
DECL|MCM_PLAMC_AMC|macro|MCM_PLAMC_AMC
DECL|MCM_PLASC_ASC_MASK|macro|MCM_PLASC_ASC_MASK
DECL|MCM_PLASC_ASC_SHIFT|macro|MCM_PLASC_ASC_SHIFT
DECL|MCM_PLASC_ASC|macro|MCM_PLASC_ASC
DECL|MCM_Type|typedef|} MCM_Type;
DECL|MCM|macro|MCM
DECL|MCR|member|__IO uint32_t MCR; /**< Module Configuration Register, offset: 0x0 */
DECL|MCR|member|__IO uint32_t MCR; /**< Module Configuration Register, offset: 0x0 */
DECL|MCR|member|__IO uint32_t MCR; /**< PIT Module Control Register, offset: 0x0 */
DECL|MCR|member|__IO uint32_t MCR; /**< SAI MCLK Control Register, offset: 0x100 */
DECL|MCU_MEM_MAP_VERSION_MINOR|macro|MCU_MEM_MAP_VERSION_MINOR
DECL|MCU_MEM_MAP_VERSION|macro|MCU_MEM_MAP_VERSION
DECL|MDR|member|__IO uint32_t MDR; /**< SAI MCLK Divide Register, offset: 0x104 */
DECL|ME|member|__IO uint8_t ME; /**< LLWU Module Enable register, offset: 0x4 */
DECL|MGPCR0|member|__IO uint32_t MGPCR0; /**< Master General Purpose Control Register, offset: 0x800 */
DECL|MGPCR1|member|__IO uint32_t MGPCR1; /**< Master General Purpose Control Register, offset: 0x900 */
DECL|MGPCR2|member|__IO uint32_t MGPCR2; /**< Master General Purpose Control Register, offset: 0xA00 */
DECL|MGPCR3|member|__IO uint32_t MGPCR3; /**< Master General Purpose Control Register, offset: 0xB00 */
DECL|MGPCR4|member|__IO uint32_t MGPCR4; /**< Master General Purpose Control Register, offset: 0xC00 */
DECL|MGPCR5|member|__IO uint32_t MGPCR5; /**< Master General Purpose Control Register, offset: 0xD00 */
DECL|MG|member|__IO uint32_t MG; /**< ADC Minus-Side Gain Register, offset: 0x30 */
DECL|MIBC|member|__IO uint32_t MIBC; /**< MIB Control Register, offset: 0x64 */
DECL|MMCBOOT|member|__IO uint32_t MMCBOOT; /**< MMC Boot register, offset: 0xC4 */
DECL|MMFR|member|__IO uint32_t MMFR; /**< MII Management Frame Register, offset: 0x40 */
DECL|MODEM|member|__IO uint8_t MODEM; /**< UART Modem Register, offset: 0xD */
DECL|MODE|member|__IO uint32_t MODE; /**< Features Mode Selection, offset: 0x54 */
DECL|MOD|member|__IO uint32_t MOD; /**< Modulo, offset: 0x8 */
DECL|MOD|member|__IO uint32_t MOD; /**< Modulus register, offset: 0x4 */
DECL|MPRA|member|__IO uint32_t MPRA; /**< Master Privilege Register A, offset: 0x0 */
DECL|MPU_BASE_ADDRS|macro|MPU_BASE_ADDRS
DECL|MPU_BASE_PTRS|macro|MPU_BASE_PTRS
DECL|MPU_BASE|macro|MPU_BASE
DECL|MPU_CESR_HRL_MASK|macro|MPU_CESR_HRL_MASK
DECL|MPU_CESR_HRL_SHIFT|macro|MPU_CESR_HRL_SHIFT
DECL|MPU_CESR_HRL|macro|MPU_CESR_HRL
DECL|MPU_CESR_NRGD_MASK|macro|MPU_CESR_NRGD_MASK
DECL|MPU_CESR_NRGD_SHIFT|macro|MPU_CESR_NRGD_SHIFT
DECL|MPU_CESR_NRGD|macro|MPU_CESR_NRGD
DECL|MPU_CESR_NSP_MASK|macro|MPU_CESR_NSP_MASK
DECL|MPU_CESR_NSP_SHIFT|macro|MPU_CESR_NSP_SHIFT
DECL|MPU_CESR_NSP|macro|MPU_CESR_NSP
DECL|MPU_CESR_SPERR_MASK|macro|MPU_CESR_SPERR_MASK
DECL|MPU_CESR_SPERR_SHIFT|macro|MPU_CESR_SPERR_SHIFT
DECL|MPU_CESR_SPERR|macro|MPU_CESR_SPERR
DECL|MPU_CESR_VLD_MASK|macro|MPU_CESR_VLD_MASK
DECL|MPU_CESR_VLD_SHIFT|macro|MPU_CESR_VLD_SHIFT
DECL|MPU_CESR_VLD|macro|MPU_CESR_VLD
DECL|MPU_EAR_COUNT|macro|MPU_EAR_COUNT
DECL|MPU_EAR_EADDR_MASK|macro|MPU_EAR_EADDR_MASK
DECL|MPU_EAR_EADDR_SHIFT|macro|MPU_EAR_EADDR_SHIFT
DECL|MPU_EAR_EADDR|macro|MPU_EAR_EADDR
DECL|MPU_EDR_COUNT|macro|MPU_EDR_COUNT
DECL|MPU_EDR_EACD_MASK|macro|MPU_EDR_EACD_MASK
DECL|MPU_EDR_EACD_SHIFT|macro|MPU_EDR_EACD_SHIFT
DECL|MPU_EDR_EACD|macro|MPU_EDR_EACD
DECL|MPU_EDR_EATTR_MASK|macro|MPU_EDR_EATTR_MASK
DECL|MPU_EDR_EATTR_SHIFT|macro|MPU_EDR_EATTR_SHIFT
DECL|MPU_EDR_EATTR|macro|MPU_EDR_EATTR
DECL|MPU_EDR_EMN_MASK|macro|MPU_EDR_EMN_MASK
DECL|MPU_EDR_EMN_SHIFT|macro|MPU_EDR_EMN_SHIFT
DECL|MPU_EDR_EMN|macro|MPU_EDR_EMN
DECL|MPU_EDR_EPID_MASK|macro|MPU_EDR_EPID_MASK
DECL|MPU_EDR_EPID_SHIFT|macro|MPU_EDR_EPID_SHIFT
DECL|MPU_EDR_EPID|macro|MPU_EDR_EPID
DECL|MPU_EDR_ERW_MASK|macro|MPU_EDR_ERW_MASK
DECL|MPU_EDR_ERW_SHIFT|macro|MPU_EDR_ERW_SHIFT
DECL|MPU_EDR_ERW|macro|MPU_EDR_ERW
DECL|MPU_RGDAAC_COUNT|macro|MPU_RGDAAC_COUNT
DECL|MPU_RGDAAC_M0PE_MASK|macro|MPU_RGDAAC_M0PE_MASK
DECL|MPU_RGDAAC_M0PE_SHIFT|macro|MPU_RGDAAC_M0PE_SHIFT
DECL|MPU_RGDAAC_M0PE|macro|MPU_RGDAAC_M0PE
DECL|MPU_RGDAAC_M0SM_MASK|macro|MPU_RGDAAC_M0SM_MASK
DECL|MPU_RGDAAC_M0SM_SHIFT|macro|MPU_RGDAAC_M0SM_SHIFT
DECL|MPU_RGDAAC_M0SM|macro|MPU_RGDAAC_M0SM
DECL|MPU_RGDAAC_M0UM_MASK|macro|MPU_RGDAAC_M0UM_MASK
DECL|MPU_RGDAAC_M0UM_SHIFT|macro|MPU_RGDAAC_M0UM_SHIFT
DECL|MPU_RGDAAC_M0UM|macro|MPU_RGDAAC_M0UM
DECL|MPU_RGDAAC_M1PE_MASK|macro|MPU_RGDAAC_M1PE_MASK
DECL|MPU_RGDAAC_M1PE_SHIFT|macro|MPU_RGDAAC_M1PE_SHIFT
DECL|MPU_RGDAAC_M1PE|macro|MPU_RGDAAC_M1PE
DECL|MPU_RGDAAC_M1SM_MASK|macro|MPU_RGDAAC_M1SM_MASK
DECL|MPU_RGDAAC_M1SM_SHIFT|macro|MPU_RGDAAC_M1SM_SHIFT
DECL|MPU_RGDAAC_M1SM|macro|MPU_RGDAAC_M1SM
DECL|MPU_RGDAAC_M1UM_MASK|macro|MPU_RGDAAC_M1UM_MASK
DECL|MPU_RGDAAC_M1UM_SHIFT|macro|MPU_RGDAAC_M1UM_SHIFT
DECL|MPU_RGDAAC_M1UM|macro|MPU_RGDAAC_M1UM
DECL|MPU_RGDAAC_M2PE_MASK|macro|MPU_RGDAAC_M2PE_MASK
DECL|MPU_RGDAAC_M2PE_SHIFT|macro|MPU_RGDAAC_M2PE_SHIFT
DECL|MPU_RGDAAC_M2PE|macro|MPU_RGDAAC_M2PE
DECL|MPU_RGDAAC_M2SM_MASK|macro|MPU_RGDAAC_M2SM_MASK
DECL|MPU_RGDAAC_M2SM_SHIFT|macro|MPU_RGDAAC_M2SM_SHIFT
DECL|MPU_RGDAAC_M2SM|macro|MPU_RGDAAC_M2SM
DECL|MPU_RGDAAC_M2UM_MASK|macro|MPU_RGDAAC_M2UM_MASK
DECL|MPU_RGDAAC_M2UM_SHIFT|macro|MPU_RGDAAC_M2UM_SHIFT
DECL|MPU_RGDAAC_M2UM|macro|MPU_RGDAAC_M2UM
DECL|MPU_RGDAAC_M3PE_MASK|macro|MPU_RGDAAC_M3PE_MASK
DECL|MPU_RGDAAC_M3PE_SHIFT|macro|MPU_RGDAAC_M3PE_SHIFT
DECL|MPU_RGDAAC_M3PE|macro|MPU_RGDAAC_M3PE
DECL|MPU_RGDAAC_M3SM_MASK|macro|MPU_RGDAAC_M3SM_MASK
DECL|MPU_RGDAAC_M3SM_SHIFT|macro|MPU_RGDAAC_M3SM_SHIFT
DECL|MPU_RGDAAC_M3SM|macro|MPU_RGDAAC_M3SM
DECL|MPU_RGDAAC_M3UM_MASK|macro|MPU_RGDAAC_M3UM_MASK
DECL|MPU_RGDAAC_M3UM_SHIFT|macro|MPU_RGDAAC_M3UM_SHIFT
DECL|MPU_RGDAAC_M3UM|macro|MPU_RGDAAC_M3UM
DECL|MPU_RGDAAC_M4RE_MASK|macro|MPU_RGDAAC_M4RE_MASK
DECL|MPU_RGDAAC_M4RE_SHIFT|macro|MPU_RGDAAC_M4RE_SHIFT
DECL|MPU_RGDAAC_M4RE|macro|MPU_RGDAAC_M4RE
DECL|MPU_RGDAAC_M4WE_MASK|macro|MPU_RGDAAC_M4WE_MASK
DECL|MPU_RGDAAC_M4WE_SHIFT|macro|MPU_RGDAAC_M4WE_SHIFT
DECL|MPU_RGDAAC_M4WE|macro|MPU_RGDAAC_M4WE
DECL|MPU_RGDAAC_M5RE_MASK|macro|MPU_RGDAAC_M5RE_MASK
DECL|MPU_RGDAAC_M5RE_SHIFT|macro|MPU_RGDAAC_M5RE_SHIFT
DECL|MPU_RGDAAC_M5RE|macro|MPU_RGDAAC_M5RE
DECL|MPU_RGDAAC_M5WE_MASK|macro|MPU_RGDAAC_M5WE_MASK
DECL|MPU_RGDAAC_M5WE_SHIFT|macro|MPU_RGDAAC_M5WE_SHIFT
DECL|MPU_RGDAAC_M5WE|macro|MPU_RGDAAC_M5WE
DECL|MPU_RGDAAC_M6RE_MASK|macro|MPU_RGDAAC_M6RE_MASK
DECL|MPU_RGDAAC_M6RE_SHIFT|macro|MPU_RGDAAC_M6RE_SHIFT
DECL|MPU_RGDAAC_M6RE|macro|MPU_RGDAAC_M6RE
DECL|MPU_RGDAAC_M6WE_MASK|macro|MPU_RGDAAC_M6WE_MASK
DECL|MPU_RGDAAC_M6WE_SHIFT|macro|MPU_RGDAAC_M6WE_SHIFT
DECL|MPU_RGDAAC_M6WE|macro|MPU_RGDAAC_M6WE
DECL|MPU_RGDAAC_M7RE_MASK|macro|MPU_RGDAAC_M7RE_MASK
DECL|MPU_RGDAAC_M7RE_SHIFT|macro|MPU_RGDAAC_M7RE_SHIFT
DECL|MPU_RGDAAC_M7RE|macro|MPU_RGDAAC_M7RE
DECL|MPU_RGDAAC_M7WE_MASK|macro|MPU_RGDAAC_M7WE_MASK
DECL|MPU_RGDAAC_M7WE_SHIFT|macro|MPU_RGDAAC_M7WE_SHIFT
DECL|MPU_RGDAAC_M7WE|macro|MPU_RGDAAC_M7WE
DECL|MPU_Type|typedef|} MPU_Type;
DECL|MPU_WORD_COUNT2|macro|MPU_WORD_COUNT2
DECL|MPU_WORD_COUNT|macro|MPU_WORD_COUNT
DECL|MPU_WORD_ENDADDR_MASK|macro|MPU_WORD_ENDADDR_MASK
DECL|MPU_WORD_ENDADDR_SHIFT|macro|MPU_WORD_ENDADDR_SHIFT
DECL|MPU_WORD_ENDADDR|macro|MPU_WORD_ENDADDR
DECL|MPU_WORD_M0PE_MASK|macro|MPU_WORD_M0PE_MASK
DECL|MPU_WORD_M0PE_SHIFT|macro|MPU_WORD_M0PE_SHIFT
DECL|MPU_WORD_M0PE|macro|MPU_WORD_M0PE
DECL|MPU_WORD_M0SM_MASK|macro|MPU_WORD_M0SM_MASK
DECL|MPU_WORD_M0SM_SHIFT|macro|MPU_WORD_M0SM_SHIFT
DECL|MPU_WORD_M0SM|macro|MPU_WORD_M0SM
DECL|MPU_WORD_M0UM_MASK|macro|MPU_WORD_M0UM_MASK
DECL|MPU_WORD_M0UM_SHIFT|macro|MPU_WORD_M0UM_SHIFT
DECL|MPU_WORD_M0UM|macro|MPU_WORD_M0UM
DECL|MPU_WORD_M1PE_MASK|macro|MPU_WORD_M1PE_MASK
DECL|MPU_WORD_M1PE_SHIFT|macro|MPU_WORD_M1PE_SHIFT
DECL|MPU_WORD_M1PE|macro|MPU_WORD_M1PE
DECL|MPU_WORD_M1SM_MASK|macro|MPU_WORD_M1SM_MASK
DECL|MPU_WORD_M1SM_SHIFT|macro|MPU_WORD_M1SM_SHIFT
DECL|MPU_WORD_M1SM|macro|MPU_WORD_M1SM
DECL|MPU_WORD_M1UM_MASK|macro|MPU_WORD_M1UM_MASK
DECL|MPU_WORD_M1UM_SHIFT|macro|MPU_WORD_M1UM_SHIFT
DECL|MPU_WORD_M1UM|macro|MPU_WORD_M1UM
DECL|MPU_WORD_M2PE_MASK|macro|MPU_WORD_M2PE_MASK
DECL|MPU_WORD_M2PE_SHIFT|macro|MPU_WORD_M2PE_SHIFT
DECL|MPU_WORD_M2PE|macro|MPU_WORD_M2PE
DECL|MPU_WORD_M2SM_MASK|macro|MPU_WORD_M2SM_MASK
DECL|MPU_WORD_M2SM_SHIFT|macro|MPU_WORD_M2SM_SHIFT
DECL|MPU_WORD_M2SM|macro|MPU_WORD_M2SM
DECL|MPU_WORD_M2UM_MASK|macro|MPU_WORD_M2UM_MASK
DECL|MPU_WORD_M2UM_SHIFT|macro|MPU_WORD_M2UM_SHIFT
DECL|MPU_WORD_M2UM|macro|MPU_WORD_M2UM
DECL|MPU_WORD_M3PE_MASK|macro|MPU_WORD_M3PE_MASK
DECL|MPU_WORD_M3PE_SHIFT|macro|MPU_WORD_M3PE_SHIFT
DECL|MPU_WORD_M3PE|macro|MPU_WORD_M3PE
DECL|MPU_WORD_M3SM_MASK|macro|MPU_WORD_M3SM_MASK
DECL|MPU_WORD_M3SM_SHIFT|macro|MPU_WORD_M3SM_SHIFT
DECL|MPU_WORD_M3SM|macro|MPU_WORD_M3SM
DECL|MPU_WORD_M3UM_MASK|macro|MPU_WORD_M3UM_MASK
DECL|MPU_WORD_M3UM_SHIFT|macro|MPU_WORD_M3UM_SHIFT
DECL|MPU_WORD_M3UM|macro|MPU_WORD_M3UM
DECL|MPU_WORD_M4RE_MASK|macro|MPU_WORD_M4RE_MASK
DECL|MPU_WORD_M4RE_SHIFT|macro|MPU_WORD_M4RE_SHIFT
DECL|MPU_WORD_M4RE|macro|MPU_WORD_M4RE
DECL|MPU_WORD_M4WE_MASK|macro|MPU_WORD_M4WE_MASK
DECL|MPU_WORD_M4WE_SHIFT|macro|MPU_WORD_M4WE_SHIFT
DECL|MPU_WORD_M4WE|macro|MPU_WORD_M4WE
DECL|MPU_WORD_M5RE_MASK|macro|MPU_WORD_M5RE_MASK
DECL|MPU_WORD_M5RE_SHIFT|macro|MPU_WORD_M5RE_SHIFT
DECL|MPU_WORD_M5RE|macro|MPU_WORD_M5RE
DECL|MPU_WORD_M5WE_MASK|macro|MPU_WORD_M5WE_MASK
DECL|MPU_WORD_M5WE_SHIFT|macro|MPU_WORD_M5WE_SHIFT
DECL|MPU_WORD_M5WE|macro|MPU_WORD_M5WE
DECL|MPU_WORD_M6RE_MASK|macro|MPU_WORD_M6RE_MASK
DECL|MPU_WORD_M6RE_SHIFT|macro|MPU_WORD_M6RE_SHIFT
DECL|MPU_WORD_M6RE|macro|MPU_WORD_M6RE
DECL|MPU_WORD_M6WE_MASK|macro|MPU_WORD_M6WE_MASK
DECL|MPU_WORD_M6WE_SHIFT|macro|MPU_WORD_M6WE_SHIFT
DECL|MPU_WORD_M6WE|macro|MPU_WORD_M6WE
DECL|MPU_WORD_M7RE_MASK|macro|MPU_WORD_M7RE_MASK
DECL|MPU_WORD_M7RE_SHIFT|macro|MPU_WORD_M7RE_SHIFT
DECL|MPU_WORD_M7RE|macro|MPU_WORD_M7RE
DECL|MPU_WORD_M7WE_MASK|macro|MPU_WORD_M7WE_MASK
DECL|MPU_WORD_M7WE_SHIFT|macro|MPU_WORD_M7WE_SHIFT
DECL|MPU_WORD_M7WE|macro|MPU_WORD_M7WE
DECL|MPU_WORD_PIDMASK_MASK|macro|MPU_WORD_PIDMASK_MASK
DECL|MPU_WORD_PIDMASK_SHIFT|macro|MPU_WORD_PIDMASK_SHIFT
DECL|MPU_WORD_PIDMASK|macro|MPU_WORD_PIDMASK
DECL|MPU_WORD_PID_MASK|macro|MPU_WORD_PID_MASK
DECL|MPU_WORD_PID_SHIFT|macro|MPU_WORD_PID_SHIFT
DECL|MPU_WORD_PID|macro|MPU_WORD_PID
DECL|MPU_WORD_SRTADDR_MASK|macro|MPU_WORD_SRTADDR_MASK
DECL|MPU_WORD_SRTADDR_SHIFT|macro|MPU_WORD_SRTADDR_SHIFT
DECL|MPU_WORD_SRTADDR|macro|MPU_WORD_SRTADDR
DECL|MPU_WORD_VLD_MASK|macro|MPU_WORD_VLD_MASK
DECL|MPU_WORD_VLD_SHIFT|macro|MPU_WORD_VLD_SHIFT
DECL|MPU_WORD_VLD|macro|MPU_WORD_VLD
DECL|MPU|macro|MPU
DECL|MRBR|member|__IO uint32_t MRBR; /**< Maximum Receive Buffer Size Register, offset: 0x188 */
DECL|MR|member|__I uint8_t MR; /**< Mode Register, offset: 0x7 */
DECL|MSCR|member|__IO uint32_t MSCR; /**< MII Speed Control Register, offset: 0x44 */
DECL|MSC|member|__IO uint8_t MSC; /**< CMT Modulator Status and Control Register, offset: 0x5 */
DECL|MUXCR|member|__IO uint8_t MUXCR; /**< MUX Control Register, offset: 0x5 */
DECL|MemoryManagement_IRQn|enumerator|MemoryManagement_IRQn = -12, /**< Cortex-M4 Memory Management Interrupt */
DECL|NBYTES_MLNO|member|__IO uint32_t NBYTES_MLNO; /**< TCD Minor Byte Count (Minor Loop Disabled), array offset: 0x1008, array step: 0x20 */
DECL|NBYTES_MLOFFNO|member|__IO uint32_t NBYTES_MLOFFNO; /**< TCD Signed Minor Loop Offset (Minor Loop Enabled and Offset Disabled), array offset: 0x1008, array step: 0x20 */
DECL|NBYTES_MLOFFYES|member|__IO uint32_t NBYTES_MLOFFYES; /**< TCD Signed Minor Loop Offset (Minor Loop and Offset Enabled), array offset: 0x1008, array step: 0x20 */
DECL|NUMBER_OF_INT_VECTORS|macro|NUMBER_OF_INT_VECTORS
DECL|NV_BACKKEY0_KEY_MASK|macro|NV_BACKKEY0_KEY_MASK
DECL|NV_BACKKEY0_KEY_SHIFT|macro|NV_BACKKEY0_KEY_SHIFT
DECL|NV_BACKKEY0_KEY|macro|NV_BACKKEY0_KEY
DECL|NV_BACKKEY1_KEY_MASK|macro|NV_BACKKEY1_KEY_MASK
DECL|NV_BACKKEY1_KEY_SHIFT|macro|NV_BACKKEY1_KEY_SHIFT
DECL|NV_BACKKEY1_KEY|macro|NV_BACKKEY1_KEY
DECL|NV_BACKKEY2_KEY_MASK|macro|NV_BACKKEY2_KEY_MASK
DECL|NV_BACKKEY2_KEY_SHIFT|macro|NV_BACKKEY2_KEY_SHIFT
DECL|NV_BACKKEY2_KEY|macro|NV_BACKKEY2_KEY
DECL|NV_BACKKEY3_KEY_MASK|macro|NV_BACKKEY3_KEY_MASK
DECL|NV_BACKKEY3_KEY_SHIFT|macro|NV_BACKKEY3_KEY_SHIFT
DECL|NV_BACKKEY3_KEY|macro|NV_BACKKEY3_KEY
DECL|NV_BACKKEY4_KEY_MASK|macro|NV_BACKKEY4_KEY_MASK
DECL|NV_BACKKEY4_KEY_SHIFT|macro|NV_BACKKEY4_KEY_SHIFT
DECL|NV_BACKKEY4_KEY|macro|NV_BACKKEY4_KEY
DECL|NV_BACKKEY5_KEY_MASK|macro|NV_BACKKEY5_KEY_MASK
DECL|NV_BACKKEY5_KEY_SHIFT|macro|NV_BACKKEY5_KEY_SHIFT
DECL|NV_BACKKEY5_KEY|macro|NV_BACKKEY5_KEY
DECL|NV_BACKKEY6_KEY_MASK|macro|NV_BACKKEY6_KEY_MASK
DECL|NV_BACKKEY6_KEY_SHIFT|macro|NV_BACKKEY6_KEY_SHIFT
DECL|NV_BACKKEY6_KEY|macro|NV_BACKKEY6_KEY
DECL|NV_BACKKEY7_KEY_MASK|macro|NV_BACKKEY7_KEY_MASK
DECL|NV_BACKKEY7_KEY_SHIFT|macro|NV_BACKKEY7_KEY_SHIFT
DECL|NV_BACKKEY7_KEY|macro|NV_BACKKEY7_KEY
DECL|NV_BASE_ADDRS|macro|NV_BASE_ADDRS
DECL|NV_BASE_PTRS|macro|NV_BASE_PTRS
DECL|NV_FDPROT_DPROT_MASK|macro|NV_FDPROT_DPROT_MASK
DECL|NV_FDPROT_DPROT_SHIFT|macro|NV_FDPROT_DPROT_SHIFT
DECL|NV_FDPROT_DPROT|macro|NV_FDPROT_DPROT
DECL|NV_FEPROT_EPROT_MASK|macro|NV_FEPROT_EPROT_MASK
DECL|NV_FEPROT_EPROT_SHIFT|macro|NV_FEPROT_EPROT_SHIFT
DECL|NV_FEPROT_EPROT|macro|NV_FEPROT_EPROT
DECL|NV_FOPT_EZPORT_DIS_MASK|macro|NV_FOPT_EZPORT_DIS_MASK
DECL|NV_FOPT_EZPORT_DIS_SHIFT|macro|NV_FOPT_EZPORT_DIS_SHIFT
DECL|NV_FOPT_EZPORT_DIS|macro|NV_FOPT_EZPORT_DIS
DECL|NV_FOPT_LPBOOT_MASK|macro|NV_FOPT_LPBOOT_MASK
DECL|NV_FOPT_LPBOOT_SHIFT|macro|NV_FOPT_LPBOOT_SHIFT
DECL|NV_FOPT_LPBOOT|macro|NV_FOPT_LPBOOT
DECL|NV_FPROT0_PROT_MASK|macro|NV_FPROT0_PROT_MASK
DECL|NV_FPROT0_PROT_SHIFT|macro|NV_FPROT0_PROT_SHIFT
DECL|NV_FPROT0_PROT|macro|NV_FPROT0_PROT
DECL|NV_FPROT1_PROT_MASK|macro|NV_FPROT1_PROT_MASK
DECL|NV_FPROT1_PROT_SHIFT|macro|NV_FPROT1_PROT_SHIFT
DECL|NV_FPROT1_PROT|macro|NV_FPROT1_PROT
DECL|NV_FPROT2_PROT_MASK|macro|NV_FPROT2_PROT_MASK
DECL|NV_FPROT2_PROT_SHIFT|macro|NV_FPROT2_PROT_SHIFT
DECL|NV_FPROT2_PROT|macro|NV_FPROT2_PROT
DECL|NV_FPROT3_PROT_MASK|macro|NV_FPROT3_PROT_MASK
DECL|NV_FPROT3_PROT_SHIFT|macro|NV_FPROT3_PROT_SHIFT
DECL|NV_FPROT3_PROT|macro|NV_FPROT3_PROT
DECL|NV_FSEC_FSLACC_MASK|macro|NV_FSEC_FSLACC_MASK
DECL|NV_FSEC_FSLACC_SHIFT|macro|NV_FSEC_FSLACC_SHIFT
DECL|NV_FSEC_FSLACC|macro|NV_FSEC_FSLACC
DECL|NV_FSEC_KEYEN_MASK|macro|NV_FSEC_KEYEN_MASK
DECL|NV_FSEC_KEYEN_SHIFT|macro|NV_FSEC_KEYEN_SHIFT
DECL|NV_FSEC_KEYEN|macro|NV_FSEC_KEYEN
DECL|NV_FSEC_MEEN_MASK|macro|NV_FSEC_MEEN_MASK
DECL|NV_FSEC_MEEN_SHIFT|macro|NV_FSEC_MEEN_SHIFT
DECL|NV_FSEC_MEEN|macro|NV_FSEC_MEEN
DECL|NV_FSEC_SEC_MASK|macro|NV_FSEC_SEC_MASK
DECL|NV_FSEC_SEC_SHIFT|macro|NV_FSEC_SEC_SHIFT
DECL|NV_FSEC_SEC|macro|NV_FSEC_SEC
DECL|NV_Type|typedef|} NV_Type;
DECL|NonMaskableInt_IRQn|enumerator|NonMaskableInt_IRQn = -14, /**< Non Maskable Interrupt */
DECL|NotAvail_IRQn|enumerator|NotAvail_IRQn = -128, /**< Not available device specific interrupt */
DECL|OBSERVE|member|__I uint8_t OBSERVE; /**< USB OTG Observe register, offset: 0x104 */
DECL|OC|member|__IO uint8_t OC; /**< CMT Output Control Register, offset: 0x4 */
DECL|OFS|member|__IO uint32_t OFS; /**< ADC Offset Correction Register, offset: 0x28 */
DECL|OPD|member|__IO uint32_t OPD; /**< Opcode/Pause Duration Register, offset: 0xEC */
DECL|OR|member|__I uint32_t OR; /**< RNGA Output Register, offset: 0xC */
DECL|OSC_BASE_ADDRS|macro|OSC_BASE_ADDRS
DECL|OSC_BASE_PTRS|macro|OSC_BASE_PTRS
DECL|OSC_BASE|macro|OSC_BASE
DECL|OSC_CR_ERCLKEN_MASK|macro|OSC_CR_ERCLKEN_MASK
DECL|OSC_CR_ERCLKEN_SHIFT|macro|OSC_CR_ERCLKEN_SHIFT
DECL|OSC_CR_ERCLKEN|macro|OSC_CR_ERCLKEN
DECL|OSC_CR_EREFSTEN_MASK|macro|OSC_CR_EREFSTEN_MASK
DECL|OSC_CR_EREFSTEN_SHIFT|macro|OSC_CR_EREFSTEN_SHIFT
DECL|OSC_CR_EREFSTEN|macro|OSC_CR_EREFSTEN
DECL|OSC_CR_SC16P_MASK|macro|OSC_CR_SC16P_MASK
DECL|OSC_CR_SC16P_SHIFT|macro|OSC_CR_SC16P_SHIFT
DECL|OSC_CR_SC16P|macro|OSC_CR_SC16P
DECL|OSC_CR_SC2P_MASK|macro|OSC_CR_SC2P_MASK
DECL|OSC_CR_SC2P_SHIFT|macro|OSC_CR_SC2P_SHIFT
DECL|OSC_CR_SC2P|macro|OSC_CR_SC2P
DECL|OSC_CR_SC4P_MASK|macro|OSC_CR_SC4P_MASK
DECL|OSC_CR_SC4P_SHIFT|macro|OSC_CR_SC4P_SHIFT
DECL|OSC_CR_SC4P|macro|OSC_CR_SC4P
DECL|OSC_CR_SC8P_MASK|macro|OSC_CR_SC8P_MASK
DECL|OSC_CR_SC8P_SHIFT|macro|OSC_CR_SC8P_SHIFT
DECL|OSC_CR_SC8P|macro|OSC_CR_SC8P
DECL|OSC_Type|typedef|} OSC_Type;
DECL|OSC|macro|OSC
DECL|OTGCTL|member|__IO uint8_t OTGCTL; /**< OTG Control register, offset: 0x1C */
DECL|OTGICR|member|__IO uint8_t OTGICR; /**< OTG Interrupt Control register, offset: 0x14 */
DECL|OTGISTAT|member|__IO uint8_t OTGISTAT; /**< OTG Interrupt Status register, offset: 0x10 */
DECL|OTGSTAT|member|__IO uint8_t OTGSTAT; /**< OTG Status register, offset: 0x18 */
DECL|OUTINIT|member|__IO uint32_t OUTINIT; /**< Initial State For Channels Output, offset: 0x5C */
DECL|OUTMASK|member|__IO uint32_t OUTMASK; /**< Output Mask, offset: 0x60 */
DECL|PACRA|member|__IO uint32_t PACRA; /**< Peripheral Access Control Register, offset: 0x20 */
DECL|PACRB|member|__IO uint32_t PACRB; /**< Peripheral Access Control Register, offset: 0x24 */
DECL|PACRC|member|__IO uint32_t PACRC; /**< Peripheral Access Control Register, offset: 0x28 */
DECL|PACRD|member|__IO uint32_t PACRD; /**< Peripheral Access Control Register, offset: 0x2C */
DECL|PACRE|member|__IO uint32_t PACRE; /**< Peripheral Access Control Register, offset: 0x40 */
DECL|PACRF|member|__IO uint32_t PACRF; /**< Peripheral Access Control Register, offset: 0x44 */
DECL|PACRG|member|__IO uint32_t PACRG; /**< Peripheral Access Control Register, offset: 0x48 */
DECL|PACRH|member|__IO uint32_t PACRH; /**< Peripheral Access Control Register, offset: 0x4C */
DECL|PACRI|member|__IO uint32_t PACRI; /**< Peripheral Access Control Register, offset: 0x50 */
DECL|PACRJ|member|__IO uint32_t PACRJ; /**< Peripheral Access Control Register, offset: 0x54 */
DECL|PACRK|member|__IO uint32_t PACRK; /**< Peripheral Access Control Register, offset: 0x58 */
DECL|PACRL|member|__IO uint32_t PACRL; /**< Peripheral Access Control Register, offset: 0x5C */
DECL|PACRM|member|__IO uint32_t PACRM; /**< Peripheral Access Control Register, offset: 0x60 */
DECL|PACRN|member|__IO uint32_t PACRN; /**< Peripheral Access Control Register, offset: 0x64 */
DECL|PACRO|member|__IO uint32_t PACRO; /**< Peripheral Access Control Register, offset: 0x68 */
DECL|PACRP|member|__IO uint32_t PACRP; /**< Peripheral Access Control Register, offset: 0x6C */
DECL|PACRU|member|__IO uint32_t PACRU; /**< Peripheral Access Control Register, offset: 0x80 */
DECL|PALR|member|__IO uint32_t PALR; /**< Physical Address Lower Register, offset: 0xE4 */
DECL|PAUR|member|__IO uint32_t PAUR; /**< Physical Address Upper Register, offset: 0xE8 */
DECL|PCOR|member|__O uint32_t PCOR; /**< Port Clear Output Register, offset: 0x8 */
DECL|PCR|member|__IO uint32_t PCR[32]; /**< Pin Control Register n, array offset: 0x0, array step: 0x4 */
DECL|PDB0_BASE|macro|PDB0_BASE
DECL|PDB0_IRQn|enumerator|PDB0_IRQn = 52, /**< PDB0 Interrupt */
DECL|PDB0|macro|PDB0
DECL|PDB_BASE_ADDRS|macro|PDB_BASE_ADDRS
DECL|PDB_BASE_PTRS|macro|PDB_BASE_PTRS
DECL|PDB_C1_BB_MASK|macro|PDB_C1_BB_MASK
DECL|PDB_C1_BB_SHIFT|macro|PDB_C1_BB_SHIFT
DECL|PDB_C1_BB|macro|PDB_C1_BB
DECL|PDB_C1_COUNT|macro|PDB_C1_COUNT
DECL|PDB_C1_EN_MASK|macro|PDB_C1_EN_MASK
DECL|PDB_C1_EN_SHIFT|macro|PDB_C1_EN_SHIFT
DECL|PDB_C1_EN|macro|PDB_C1_EN
DECL|PDB_C1_TOS_MASK|macro|PDB_C1_TOS_MASK
DECL|PDB_C1_TOS_SHIFT|macro|PDB_C1_TOS_SHIFT
DECL|PDB_C1_TOS|macro|PDB_C1_TOS
DECL|PDB_CNT_CNT_MASK|macro|PDB_CNT_CNT_MASK
DECL|PDB_CNT_CNT_SHIFT|macro|PDB_CNT_CNT_SHIFT
DECL|PDB_CNT_CNT|macro|PDB_CNT_CNT
DECL|PDB_DLY_COUNT2|macro|PDB_DLY_COUNT2
DECL|PDB_DLY_COUNT|macro|PDB_DLY_COUNT
DECL|PDB_DLY_DLY_MASK|macro|PDB_DLY_DLY_MASK
DECL|PDB_DLY_DLY_SHIFT|macro|PDB_DLY_DLY_SHIFT
DECL|PDB_DLY_DLY|macro|PDB_DLY_DLY
DECL|PDB_IDLY_IDLY_MASK|macro|PDB_IDLY_IDLY_MASK
DECL|PDB_IDLY_IDLY_SHIFT|macro|PDB_IDLY_IDLY_SHIFT
DECL|PDB_IDLY_IDLY|macro|PDB_IDLY_IDLY
DECL|PDB_INTC_COUNT|macro|PDB_INTC_COUNT
DECL|PDB_INTC_EXT_MASK|macro|PDB_INTC_EXT_MASK
DECL|PDB_INTC_EXT_SHIFT|macro|PDB_INTC_EXT_SHIFT
DECL|PDB_INTC_EXT|macro|PDB_INTC_EXT
DECL|PDB_INTC_TOE_MASK|macro|PDB_INTC_TOE_MASK
DECL|PDB_INTC_TOE_SHIFT|macro|PDB_INTC_TOE_SHIFT
DECL|PDB_INTC_TOE|macro|PDB_INTC_TOE
DECL|PDB_INT_COUNT|macro|PDB_INT_COUNT
DECL|PDB_INT_INT_MASK|macro|PDB_INT_INT_MASK
DECL|PDB_INT_INT_SHIFT|macro|PDB_INT_INT_SHIFT
DECL|PDB_INT_INT|macro|PDB_INT_INT
DECL|PDB_IRQS|macro|PDB_IRQS
DECL|PDB_MOD_MOD_MASK|macro|PDB_MOD_MOD_MASK
DECL|PDB_MOD_MOD_SHIFT|macro|PDB_MOD_MOD_SHIFT
DECL|PDB_MOD_MOD|macro|PDB_MOD_MOD
DECL|PDB_PODLY_COUNT|macro|PDB_PODLY_COUNT
DECL|PDB_PODLY_DLY1_MASK|macro|PDB_PODLY_DLY1_MASK
DECL|PDB_PODLY_DLY1_SHIFT|macro|PDB_PODLY_DLY1_SHIFT
DECL|PDB_PODLY_DLY1|macro|PDB_PODLY_DLY1
DECL|PDB_PODLY_DLY2_MASK|macro|PDB_PODLY_DLY2_MASK
DECL|PDB_PODLY_DLY2_SHIFT|macro|PDB_PODLY_DLY2_SHIFT
DECL|PDB_PODLY_DLY2|macro|PDB_PODLY_DLY2
DECL|PDB_POEN_POEN_MASK|macro|PDB_POEN_POEN_MASK
DECL|PDB_POEN_POEN_SHIFT|macro|PDB_POEN_POEN_SHIFT
DECL|PDB_POEN_POEN|macro|PDB_POEN_POEN
DECL|PDB_SC_CONT_MASK|macro|PDB_SC_CONT_MASK
DECL|PDB_SC_CONT_SHIFT|macro|PDB_SC_CONT_SHIFT
DECL|PDB_SC_CONT|macro|PDB_SC_CONT
DECL|PDB_SC_DMAEN_MASK|macro|PDB_SC_DMAEN_MASK
DECL|PDB_SC_DMAEN_SHIFT|macro|PDB_SC_DMAEN_SHIFT
DECL|PDB_SC_DMAEN|macro|PDB_SC_DMAEN
DECL|PDB_SC_LDMOD_MASK|macro|PDB_SC_LDMOD_MASK
DECL|PDB_SC_LDMOD_SHIFT|macro|PDB_SC_LDMOD_SHIFT
DECL|PDB_SC_LDMOD|macro|PDB_SC_LDMOD
DECL|PDB_SC_LDOK_MASK|macro|PDB_SC_LDOK_MASK
DECL|PDB_SC_LDOK_SHIFT|macro|PDB_SC_LDOK_SHIFT
DECL|PDB_SC_LDOK|macro|PDB_SC_LDOK
DECL|PDB_SC_MULT_MASK|macro|PDB_SC_MULT_MASK
DECL|PDB_SC_MULT_SHIFT|macro|PDB_SC_MULT_SHIFT
DECL|PDB_SC_MULT|macro|PDB_SC_MULT
DECL|PDB_SC_PDBEIE_MASK|macro|PDB_SC_PDBEIE_MASK
DECL|PDB_SC_PDBEIE_SHIFT|macro|PDB_SC_PDBEIE_SHIFT
DECL|PDB_SC_PDBEIE|macro|PDB_SC_PDBEIE
DECL|PDB_SC_PDBEN_MASK|macro|PDB_SC_PDBEN_MASK
DECL|PDB_SC_PDBEN_SHIFT|macro|PDB_SC_PDBEN_SHIFT
DECL|PDB_SC_PDBEN|macro|PDB_SC_PDBEN
DECL|PDB_SC_PDBIE_MASK|macro|PDB_SC_PDBIE_MASK
DECL|PDB_SC_PDBIE_SHIFT|macro|PDB_SC_PDBIE_SHIFT
DECL|PDB_SC_PDBIE|macro|PDB_SC_PDBIE
DECL|PDB_SC_PDBIF_MASK|macro|PDB_SC_PDBIF_MASK
DECL|PDB_SC_PDBIF_SHIFT|macro|PDB_SC_PDBIF_SHIFT
DECL|PDB_SC_PDBIF|macro|PDB_SC_PDBIF
DECL|PDB_SC_PRESCALER_MASK|macro|PDB_SC_PRESCALER_MASK
DECL|PDB_SC_PRESCALER_SHIFT|macro|PDB_SC_PRESCALER_SHIFT
DECL|PDB_SC_PRESCALER|macro|PDB_SC_PRESCALER
DECL|PDB_SC_SWTRIG_MASK|macro|PDB_SC_SWTRIG_MASK
DECL|PDB_SC_SWTRIG_SHIFT|macro|PDB_SC_SWTRIG_SHIFT
DECL|PDB_SC_SWTRIG|macro|PDB_SC_SWTRIG
DECL|PDB_SC_TRGSEL_MASK|macro|PDB_SC_TRGSEL_MASK
DECL|PDB_SC_TRGSEL_SHIFT|macro|PDB_SC_TRGSEL_SHIFT
DECL|PDB_SC_TRGSEL|macro|PDB_SC_TRGSEL
DECL|PDB_S_CF_MASK|macro|PDB_S_CF_MASK
DECL|PDB_S_CF_SHIFT|macro|PDB_S_CF_SHIFT
DECL|PDB_S_CF|macro|PDB_S_CF
DECL|PDB_S_COUNT|macro|PDB_S_COUNT
DECL|PDB_S_ERR_MASK|macro|PDB_S_ERR_MASK
DECL|PDB_S_ERR_SHIFT|macro|PDB_S_ERR_SHIFT
DECL|PDB_S_ERR|macro|PDB_S_ERR
DECL|PDB_Type|typedef|} PDB_Type;
DECL|PDDR|member|__IO uint32_t PDDR; /**< Port Data Direction Register, offset: 0x14 */
DECL|PDIR|member|__I uint32_t PDIR; /**< Port Data Input Register, offset: 0x10 */
DECL|PDOR|member|__IO uint32_t PDOR; /**< Port Data Output Register, offset: 0x0 */
DECL|PE1|member|__IO uint8_t PE1; /**< LLWU Pin Enable 1 register, offset: 0x0 */
DECL|PE2|member|__IO uint8_t PE2; /**< LLWU Pin Enable 2 register, offset: 0x1 */
DECL|PE3|member|__IO uint8_t PE3; /**< LLWU Pin Enable 3 register, offset: 0x2 */
DECL|PE4|member|__IO uint8_t PE4; /**< LLWU Pin Enable 4 register, offset: 0x3 */
DECL|PERID|member|__I uint8_t PERID; /**< Peripheral ID register, offset: 0x0 */
DECL|PFAPR|member|__IO uint32_t PFAPR; /**< Flash Access Protection Register, offset: 0x0 */
DECL|PFB0CR|member|__IO uint32_t PFB0CR; /**< Flash Bank 0 Control Register, offset: 0x4 */
DECL|PFB1CR|member|__IO uint32_t PFB1CR; /**< Flash Bank 1 Control Register, offset: 0x8 */
DECL|PFIFO|member|__IO uint8_t PFIFO; /**< UART FIFO Parameters, offset: 0x10 */
DECL|PG|member|__IO uint32_t PG; /**< ADC Plus-Side Gain Register, offset: 0x2C */
DECL|PID|member|__IO uint32_t PID; /**< Process ID register, offset: 0x30 */
DECL|PIT0_IRQn|enumerator|PIT0_IRQn = 48, /**< PIT timer channel 0 interrupt */
DECL|PIT1_IRQn|enumerator|PIT1_IRQn = 49, /**< PIT timer channel 1 interrupt */
DECL|PIT2_IRQn|enumerator|PIT2_IRQn = 50, /**< PIT timer channel 2 interrupt */
DECL|PIT3_IRQn|enumerator|PIT3_IRQn = 51, /**< PIT timer channel 3 interrupt */
DECL|PIT_BASE_ADDRS|macro|PIT_BASE_ADDRS
DECL|PIT_BASE_PTRS|macro|PIT_BASE_PTRS
DECL|PIT_BASE|macro|PIT_BASE
DECL|PIT_CVAL_COUNT|macro|PIT_CVAL_COUNT
DECL|PIT_CVAL_TVL_MASK|macro|PIT_CVAL_TVL_MASK
DECL|PIT_CVAL_TVL_SHIFT|macro|PIT_CVAL_TVL_SHIFT
DECL|PIT_CVAL_TVL|macro|PIT_CVAL_TVL
DECL|PIT_IRQS|macro|PIT_IRQS
DECL|PIT_LDVAL_COUNT|macro|PIT_LDVAL_COUNT
DECL|PIT_LDVAL_TSV_MASK|macro|PIT_LDVAL_TSV_MASK
DECL|PIT_LDVAL_TSV_SHIFT|macro|PIT_LDVAL_TSV_SHIFT
DECL|PIT_LDVAL_TSV|macro|PIT_LDVAL_TSV
DECL|PIT_MCR_FRZ_MASK|macro|PIT_MCR_FRZ_MASK
DECL|PIT_MCR_FRZ_SHIFT|macro|PIT_MCR_FRZ_SHIFT
DECL|PIT_MCR_FRZ|macro|PIT_MCR_FRZ
DECL|PIT_MCR_MDIS_MASK|macro|PIT_MCR_MDIS_MASK
DECL|PIT_MCR_MDIS_SHIFT|macro|PIT_MCR_MDIS_SHIFT
DECL|PIT_MCR_MDIS|macro|PIT_MCR_MDIS
DECL|PIT_TCTRL_CHN_MASK|macro|PIT_TCTRL_CHN_MASK
DECL|PIT_TCTRL_CHN_SHIFT|macro|PIT_TCTRL_CHN_SHIFT
DECL|PIT_TCTRL_CHN|macro|PIT_TCTRL_CHN
DECL|PIT_TCTRL_COUNT|macro|PIT_TCTRL_COUNT
DECL|PIT_TCTRL_TEN_MASK|macro|PIT_TCTRL_TEN_MASK
DECL|PIT_TCTRL_TEN_SHIFT|macro|PIT_TCTRL_TEN_SHIFT
DECL|PIT_TCTRL_TEN|macro|PIT_TCTRL_TEN
DECL|PIT_TCTRL_TIE_MASK|macro|PIT_TCTRL_TIE_MASK
DECL|PIT_TCTRL_TIE_SHIFT|macro|PIT_TCTRL_TIE_SHIFT
DECL|PIT_TCTRL_TIE|macro|PIT_TCTRL_TIE
DECL|PIT_TFLG_COUNT|macro|PIT_TFLG_COUNT
DECL|PIT_TFLG_TIF_MASK|macro|PIT_TFLG_TIF_MASK
DECL|PIT_TFLG_TIF_SHIFT|macro|PIT_TFLG_TIF_SHIFT
DECL|PIT_TFLG_TIF|macro|PIT_TFLG_TIF
DECL|PIT_Type|typedef|} PIT_Type;
DECL|PIT|macro|PIT
DECL|PLAMC|member|__I uint16_t PLAMC; /**< Crossbar Switch (AXBS) Master Configuration, offset: 0xA */
DECL|PLASC|member|__I uint16_t PLASC; /**< Crossbar Switch (AXBS) Slave Configuration, offset: 0x8 */
DECL|PMCTRL|member|__IO uint8_t PMCTRL; /**< Power Mode Control register, offset: 0x1 */
DECL|PMC_BASE_ADDRS|macro|PMC_BASE_ADDRS
DECL|PMC_BASE_PTRS|macro|PMC_BASE_PTRS
DECL|PMC_BASE|macro|PMC_BASE
DECL|PMC_IRQS|macro|PMC_IRQS
DECL|PMC_LVDSC1_LVDACK_MASK|macro|PMC_LVDSC1_LVDACK_MASK
DECL|PMC_LVDSC1_LVDACK_SHIFT|macro|PMC_LVDSC1_LVDACK_SHIFT
DECL|PMC_LVDSC1_LVDACK|macro|PMC_LVDSC1_LVDACK
DECL|PMC_LVDSC1_LVDF_MASK|macro|PMC_LVDSC1_LVDF_MASK
DECL|PMC_LVDSC1_LVDF_SHIFT|macro|PMC_LVDSC1_LVDF_SHIFT
DECL|PMC_LVDSC1_LVDF|macro|PMC_LVDSC1_LVDF
DECL|PMC_LVDSC1_LVDIE_MASK|macro|PMC_LVDSC1_LVDIE_MASK
DECL|PMC_LVDSC1_LVDIE_SHIFT|macro|PMC_LVDSC1_LVDIE_SHIFT
DECL|PMC_LVDSC1_LVDIE|macro|PMC_LVDSC1_LVDIE
DECL|PMC_LVDSC1_LVDRE_MASK|macro|PMC_LVDSC1_LVDRE_MASK
DECL|PMC_LVDSC1_LVDRE_SHIFT|macro|PMC_LVDSC1_LVDRE_SHIFT
DECL|PMC_LVDSC1_LVDRE|macro|PMC_LVDSC1_LVDRE
DECL|PMC_LVDSC1_LVDV_MASK|macro|PMC_LVDSC1_LVDV_MASK
DECL|PMC_LVDSC1_LVDV_SHIFT|macro|PMC_LVDSC1_LVDV_SHIFT
DECL|PMC_LVDSC1_LVDV|macro|PMC_LVDSC1_LVDV
DECL|PMC_LVDSC2_LVWACK_MASK|macro|PMC_LVDSC2_LVWACK_MASK
DECL|PMC_LVDSC2_LVWACK_SHIFT|macro|PMC_LVDSC2_LVWACK_SHIFT
DECL|PMC_LVDSC2_LVWACK|macro|PMC_LVDSC2_LVWACK
DECL|PMC_LVDSC2_LVWF_MASK|macro|PMC_LVDSC2_LVWF_MASK
DECL|PMC_LVDSC2_LVWF_SHIFT|macro|PMC_LVDSC2_LVWF_SHIFT
DECL|PMC_LVDSC2_LVWF|macro|PMC_LVDSC2_LVWF
DECL|PMC_LVDSC2_LVWIE_MASK|macro|PMC_LVDSC2_LVWIE_MASK
DECL|PMC_LVDSC2_LVWIE_SHIFT|macro|PMC_LVDSC2_LVWIE_SHIFT
DECL|PMC_LVDSC2_LVWIE|macro|PMC_LVDSC2_LVWIE
DECL|PMC_LVDSC2_LVWV_MASK|macro|PMC_LVDSC2_LVWV_MASK
DECL|PMC_LVDSC2_LVWV_SHIFT|macro|PMC_LVDSC2_LVWV_SHIFT
DECL|PMC_LVDSC2_LVWV|macro|PMC_LVDSC2_LVWV
DECL|PMC_REGSC_ACKISO_MASK|macro|PMC_REGSC_ACKISO_MASK
DECL|PMC_REGSC_ACKISO_SHIFT|macro|PMC_REGSC_ACKISO_SHIFT
DECL|PMC_REGSC_ACKISO|macro|PMC_REGSC_ACKISO
DECL|PMC_REGSC_BGBE_MASK|macro|PMC_REGSC_BGBE_MASK
DECL|PMC_REGSC_BGBE_SHIFT|macro|PMC_REGSC_BGBE_SHIFT
DECL|PMC_REGSC_BGBE|macro|PMC_REGSC_BGBE
DECL|PMC_REGSC_BGEN_MASK|macro|PMC_REGSC_BGEN_MASK
DECL|PMC_REGSC_BGEN_SHIFT|macro|PMC_REGSC_BGEN_SHIFT
DECL|PMC_REGSC_BGEN|macro|PMC_REGSC_BGEN
DECL|PMC_REGSC_REGONS_MASK|macro|PMC_REGSC_REGONS_MASK
DECL|PMC_REGSC_REGONS_SHIFT|macro|PMC_REGSC_REGONS_SHIFT
DECL|PMC_REGSC_REGONS|macro|PMC_REGSC_REGONS
DECL|PMC_Type|typedef|} PMC_Type;
DECL|PMC|macro|PMC
DECL|PMPROT|member|__IO uint8_t PMPROT; /**< Power Mode Protection register, offset: 0x0 */
DECL|PMSTAT|member|__I uint8_t PMSTAT; /**< Power Mode Status register, offset: 0x3 */
DECL|PODLY|member|__IO uint32_t PODLY[3]; /**< Pulse-Out n Delay register, array offset: 0x194, array step: 0x4 */
DECL|POEN|member|__IO uint32_t POEN; /**< Pulse-Out n Enable register, offset: 0x190 */
DECL|POL|member|__IO uint32_t POL; /**< Channels Polarity, offset: 0x70 */
DECL|POPR|member|__I uint32_t POPR; /**< POP RX FIFO Register, offset: 0x38 */
DECL|PORTA_BASE|macro|PORTA_BASE
DECL|PORTA_IRQn|enumerator|PORTA_IRQn = 59, /**< Port A interrupt */
DECL|PORTA|macro|PORTA
DECL|PORTB_BASE|macro|PORTB_BASE
DECL|PORTB_IRQn|enumerator|PORTB_IRQn = 60, /**< Port B interrupt */
DECL|PORTB|macro|PORTB
DECL|PORTC_BASE|macro|PORTC_BASE
DECL|PORTC_IRQn|enumerator|PORTC_IRQn = 61, /**< Port C interrupt */
DECL|PORTC|macro|PORTC
DECL|PORTD_BASE|macro|PORTD_BASE
DECL|PORTD_IRQn|enumerator|PORTD_IRQn = 62, /**< Port D interrupt */
DECL|PORTD|macro|PORTD
DECL|PORTE_BASE|macro|PORTE_BASE
DECL|PORTE_IRQn|enumerator|PORTE_IRQn = 63, /**< Port E interrupt */
DECL|PORTE|macro|PORTE
DECL|PORT_BASE_ADDRS|macro|PORT_BASE_ADDRS
DECL|PORT_BASE_PTRS|macro|PORT_BASE_PTRS
DECL|PORT_DFCR_CS_MASK|macro|PORT_DFCR_CS_MASK
DECL|PORT_DFCR_CS_SHIFT|macro|PORT_DFCR_CS_SHIFT
DECL|PORT_DFCR_CS|macro|PORT_DFCR_CS
DECL|PORT_DFER_DFE_MASK|macro|PORT_DFER_DFE_MASK
DECL|PORT_DFER_DFE_SHIFT|macro|PORT_DFER_DFE_SHIFT
DECL|PORT_DFER_DFE|macro|PORT_DFER_DFE
DECL|PORT_DFWR_FILT_MASK|macro|PORT_DFWR_FILT_MASK
DECL|PORT_DFWR_FILT_SHIFT|macro|PORT_DFWR_FILT_SHIFT
DECL|PORT_DFWR_FILT|macro|PORT_DFWR_FILT
DECL|PORT_GPCHR_GPWD_MASK|macro|PORT_GPCHR_GPWD_MASK
DECL|PORT_GPCHR_GPWD_SHIFT|macro|PORT_GPCHR_GPWD_SHIFT
DECL|PORT_GPCHR_GPWD|macro|PORT_GPCHR_GPWD
DECL|PORT_GPCHR_GPWE_MASK|macro|PORT_GPCHR_GPWE_MASK
DECL|PORT_GPCHR_GPWE_SHIFT|macro|PORT_GPCHR_GPWE_SHIFT
DECL|PORT_GPCHR_GPWE|macro|PORT_GPCHR_GPWE
DECL|PORT_GPCLR_GPWD_MASK|macro|PORT_GPCLR_GPWD_MASK
DECL|PORT_GPCLR_GPWD_SHIFT|macro|PORT_GPCLR_GPWD_SHIFT
DECL|PORT_GPCLR_GPWD|macro|PORT_GPCLR_GPWD
DECL|PORT_GPCLR_GPWE_MASK|macro|PORT_GPCLR_GPWE_MASK
DECL|PORT_GPCLR_GPWE_SHIFT|macro|PORT_GPCLR_GPWE_SHIFT
DECL|PORT_GPCLR_GPWE|macro|PORT_GPCLR_GPWE
DECL|PORT_IRQS|macro|PORT_IRQS
DECL|PORT_ISFR_ISF_MASK|macro|PORT_ISFR_ISF_MASK
DECL|PORT_ISFR_ISF_SHIFT|macro|PORT_ISFR_ISF_SHIFT
DECL|PORT_ISFR_ISF|macro|PORT_ISFR_ISF
DECL|PORT_PCR_COUNT|macro|PORT_PCR_COUNT
DECL|PORT_PCR_DSE_MASK|macro|PORT_PCR_DSE_MASK
DECL|PORT_PCR_DSE_SHIFT|macro|PORT_PCR_DSE_SHIFT
DECL|PORT_PCR_DSE|macro|PORT_PCR_DSE
DECL|PORT_PCR_IRQC_MASK|macro|PORT_PCR_IRQC_MASK
DECL|PORT_PCR_IRQC_SHIFT|macro|PORT_PCR_IRQC_SHIFT
DECL|PORT_PCR_IRQC|macro|PORT_PCR_IRQC
DECL|PORT_PCR_ISF_MASK|macro|PORT_PCR_ISF_MASK
DECL|PORT_PCR_ISF_SHIFT|macro|PORT_PCR_ISF_SHIFT
DECL|PORT_PCR_ISF|macro|PORT_PCR_ISF
DECL|PORT_PCR_LK_MASK|macro|PORT_PCR_LK_MASK
DECL|PORT_PCR_LK_SHIFT|macro|PORT_PCR_LK_SHIFT
DECL|PORT_PCR_LK|macro|PORT_PCR_LK
DECL|PORT_PCR_MUX_MASK|macro|PORT_PCR_MUX_MASK
DECL|PORT_PCR_MUX_SHIFT|macro|PORT_PCR_MUX_SHIFT
DECL|PORT_PCR_MUX|macro|PORT_PCR_MUX
DECL|PORT_PCR_ODE_MASK|macro|PORT_PCR_ODE_MASK
DECL|PORT_PCR_ODE_SHIFT|macro|PORT_PCR_ODE_SHIFT
DECL|PORT_PCR_ODE|macro|PORT_PCR_ODE
DECL|PORT_PCR_PE_MASK|macro|PORT_PCR_PE_MASK
DECL|PORT_PCR_PE_SHIFT|macro|PORT_PCR_PE_SHIFT
DECL|PORT_PCR_PE|macro|PORT_PCR_PE
DECL|PORT_PCR_PFE_MASK|macro|PORT_PCR_PFE_MASK
DECL|PORT_PCR_PFE_SHIFT|macro|PORT_PCR_PFE_SHIFT
DECL|PORT_PCR_PFE|macro|PORT_PCR_PFE
DECL|PORT_PCR_PS_MASK|macro|PORT_PCR_PS_MASK
DECL|PORT_PCR_PS_SHIFT|macro|PORT_PCR_PS_SHIFT
DECL|PORT_PCR_PS|macro|PORT_PCR_PS
DECL|PORT_PCR_SRE_MASK|macro|PORT_PCR_SRE_MASK
DECL|PORT_PCR_SRE_SHIFT|macro|PORT_PCR_SRE_SHIFT
DECL|PORT_PCR_SRE|macro|PORT_PCR_SRE
DECL|PORT_Type|typedef|} PORT_Type;
DECL|PPS|member|__IO uint8_t PPS; /**< CMT Primary Prescaler Register, offset: 0xA */
DECL|PRESC|member|__IO uint16_t PRESC; /**< Watchdog Prescaler register, offset: 0x16 */
DECL|PROCTL|member|__IO uint32_t PROCTL; /**< Protocol Control register, offset: 0x28 */
DECL|PRSSTAT|member|__I uint32_t PRSSTAT; /**< Present State register, offset: 0x24 */
DECL|PRS|member|__IO uint32_t PRS; /**< Priority Registers Slave, array offset: 0x0, array step: 0x100 */
DECL|PSOR|member|__O uint32_t PSOR; /**< Port Set Output Register, offset: 0x4 */
DECL|PSR|member|__IO uint32_t PSR; /**< Low Power Timer Prescale Register, offset: 0x4 */
DECL|PTA_BASE|macro|PTA_BASE
DECL|PTA|macro|PTA
DECL|PTB_BASE|macro|PTB_BASE
DECL|PTB|macro|PTB
DECL|PTC_BASE|macro|PTC_BASE
DECL|PTC|macro|PTC
DECL|PTD_BASE|macro|PTD_BASE
DECL|PTD|macro|PTD
DECL|PTE_BASE|macro|PTE_BASE
DECL|PTE|macro|PTE
DECL|PTOR|member|__O uint32_t PTOR; /**< Port Toggle Output Register, offset: 0xC */
DECL|PUSHR_SLAVE|member|__IO uint32_t PUSHR_SLAVE; /**< PUSH TX FIFO Register In Slave Mode, offset: 0x34 */
DECL|PUSHR|member|__IO uint32_t PUSHR; /**< PUSH TX FIFO Register In Master Mode, offset: 0x34 */
DECL|PWMLOAD|member|__IO uint32_t PWMLOAD; /**< FTM PWM Load, offset: 0x98 */
DECL|PendSV_IRQn|enumerator|PendSV_IRQn = -2, /**< Cortex-M4 Pend SV Interrupt */
DECL|QDCTRL|member|__IO uint32_t QDCTRL; /**< Quadrature Decoder Control And Status, offset: 0x80 */
DECL|RACC|member|__IO uint32_t RACC; /**< Receive Accelerator Function Configuration, offset: 0x1C4 */
DECL|RADR_CAA|member|__O uint32_t RADR_CAA; /**< Accumulator register - Reverse and Add to Register command, offset: 0x904 */
DECL|RADR_CASR|member|__O uint32_t RADR_CASR; /**< Status register - Reverse and Add to Register command, offset: 0x900 */
DECL|RADR_CA|member|__O uint32_t RADR_CA[9]; /**< General Purpose Register 0 - Reverse and Add to Register command..General Purpose Register 8 - Reverse and Add to Register command, array offset: 0x908, array step: 0x4 */
DECL|RAEM|member|__IO uint32_t RAEM; /**< Receive FIFO Almost Empty Threshold, offset: 0x198 */
DECL|RAFL|member|__IO uint32_t RAFL; /**< Receive FIFO Almost Full Threshold, offset: 0x19C */
DECL|RAR|member|__IO uint32_t RAR; /**< RTC Read Access Register, offset: 0x804 */
DECL|RA|member|__IO uint8_t RA; /**< I2C Range Address register, offset: 0x7 */
DECL|RCFIFO|member|__I uint8_t RCFIFO; /**< UART FIFO Receive Count, offset: 0x16 */
DECL|RCM_BASE_ADDRS|macro|RCM_BASE_ADDRS
DECL|RCM_BASE_PTRS|macro|RCM_BASE_PTRS
DECL|RCM_BASE|macro|RCM_BASE
DECL|RCM_MR_EZP_MS_MASK|macro|RCM_MR_EZP_MS_MASK
DECL|RCM_MR_EZP_MS_SHIFT|macro|RCM_MR_EZP_MS_SHIFT
DECL|RCM_MR_EZP_MS|macro|RCM_MR_EZP_MS
DECL|RCM_RPFC_RSTFLTSRW_MASK|macro|RCM_RPFC_RSTFLTSRW_MASK
DECL|RCM_RPFC_RSTFLTSRW_SHIFT|macro|RCM_RPFC_RSTFLTSRW_SHIFT
DECL|RCM_RPFC_RSTFLTSRW|macro|RCM_RPFC_RSTFLTSRW
DECL|RCM_RPFC_RSTFLTSS_MASK|macro|RCM_RPFC_RSTFLTSS_MASK
DECL|RCM_RPFC_RSTFLTSS_SHIFT|macro|RCM_RPFC_RSTFLTSS_SHIFT
DECL|RCM_RPFC_RSTFLTSS|macro|RCM_RPFC_RSTFLTSS
DECL|RCM_RPFW_RSTFLTSEL_MASK|macro|RCM_RPFW_RSTFLTSEL_MASK
DECL|RCM_RPFW_RSTFLTSEL_SHIFT|macro|RCM_RPFW_RSTFLTSEL_SHIFT
DECL|RCM_RPFW_RSTFLTSEL|macro|RCM_RPFW_RSTFLTSEL
DECL|RCM_SRS0_LOC_MASK|macro|RCM_SRS0_LOC_MASK
DECL|RCM_SRS0_LOC_SHIFT|macro|RCM_SRS0_LOC_SHIFT
DECL|RCM_SRS0_LOC|macro|RCM_SRS0_LOC
DECL|RCM_SRS0_LOL_MASK|macro|RCM_SRS0_LOL_MASK
DECL|RCM_SRS0_LOL_SHIFT|macro|RCM_SRS0_LOL_SHIFT
DECL|RCM_SRS0_LOL|macro|RCM_SRS0_LOL
DECL|RCM_SRS0_LVD_MASK|macro|RCM_SRS0_LVD_MASK
DECL|RCM_SRS0_LVD_SHIFT|macro|RCM_SRS0_LVD_SHIFT
DECL|RCM_SRS0_LVD|macro|RCM_SRS0_LVD
DECL|RCM_SRS0_PIN_MASK|macro|RCM_SRS0_PIN_MASK
DECL|RCM_SRS0_PIN_SHIFT|macro|RCM_SRS0_PIN_SHIFT
DECL|RCM_SRS0_PIN|macro|RCM_SRS0_PIN
DECL|RCM_SRS0_POR_MASK|macro|RCM_SRS0_POR_MASK
DECL|RCM_SRS0_POR_SHIFT|macro|RCM_SRS0_POR_SHIFT
DECL|RCM_SRS0_POR|macro|RCM_SRS0_POR
DECL|RCM_SRS0_WAKEUP_MASK|macro|RCM_SRS0_WAKEUP_MASK
DECL|RCM_SRS0_WAKEUP_SHIFT|macro|RCM_SRS0_WAKEUP_SHIFT
DECL|RCM_SRS0_WAKEUP|macro|RCM_SRS0_WAKEUP
DECL|RCM_SRS0_WDOG_MASK|macro|RCM_SRS0_WDOG_MASK
DECL|RCM_SRS0_WDOG_SHIFT|macro|RCM_SRS0_WDOG_SHIFT
DECL|RCM_SRS0_WDOG|macro|RCM_SRS0_WDOG
DECL|RCM_SRS1_EZPT_MASK|macro|RCM_SRS1_EZPT_MASK
DECL|RCM_SRS1_EZPT_SHIFT|macro|RCM_SRS1_EZPT_SHIFT
DECL|RCM_SRS1_EZPT|macro|RCM_SRS1_EZPT
DECL|RCM_SRS1_JTAG_MASK|macro|RCM_SRS1_JTAG_MASK
DECL|RCM_SRS1_JTAG_SHIFT|macro|RCM_SRS1_JTAG_SHIFT
DECL|RCM_SRS1_JTAG|macro|RCM_SRS1_JTAG
DECL|RCM_SRS1_LOCKUP_MASK|macro|RCM_SRS1_LOCKUP_MASK
DECL|RCM_SRS1_LOCKUP_SHIFT|macro|RCM_SRS1_LOCKUP_SHIFT
DECL|RCM_SRS1_LOCKUP|macro|RCM_SRS1_LOCKUP
DECL|RCM_SRS1_MDM_AP_MASK|macro|RCM_SRS1_MDM_AP_MASK
DECL|RCM_SRS1_MDM_AP_SHIFT|macro|RCM_SRS1_MDM_AP_SHIFT
DECL|RCM_SRS1_MDM_AP|macro|RCM_SRS1_MDM_AP
DECL|RCM_SRS1_SACKERR_MASK|macro|RCM_SRS1_SACKERR_MASK
DECL|RCM_SRS1_SACKERR_SHIFT|macro|RCM_SRS1_SACKERR_SHIFT
DECL|RCM_SRS1_SACKERR|macro|RCM_SRS1_SACKERR
DECL|RCM_SRS1_SW_MASK|macro|RCM_SRS1_SW_MASK
DECL|RCM_SRS1_SW_SHIFT|macro|RCM_SRS1_SW_SHIFT
DECL|RCM_SRS1_SW|macro|RCM_SRS1_SW
DECL|RCM_Type|typedef|} RCM_Type;
DECL|RCM|macro|RCM
DECL|RCR1|member|__IO uint32_t RCR1; /**< SAI Receive Configuration 1 Register, offset: 0x84 */
DECL|RCR2|member|__IO uint32_t RCR2; /**< SAI Receive Configuration 2 Register, offset: 0x88 */
DECL|RCR3|member|__IO uint32_t RCR3; /**< SAI Receive Configuration 3 Register, offset: 0x8C */
DECL|RCR4|member|__IO uint32_t RCR4; /**< SAI Receive Configuration 4 Register, offset: 0x90 */
DECL|RCR5|member|__IO uint32_t RCR5; /**< SAI Receive Configuration 5 Register, offset: 0x94 */
DECL|RCR|member|__IO uint32_t RCR; /**< Receive Control Register, offset: 0x84 */
DECL|RCSR|member|__IO uint32_t RCSR; /**< SAI Receive Control Register, offset: 0x80 */
DECL|RDAR|member|__IO uint32_t RDAR; /**< Receive Descriptor Active Register, offset: 0x10 */
DECL|RDR|member|__I uint32_t RDR[2]; /**< SAI Receive Data Register, array offset: 0xA0, array step: 0x4 */
DECL|RDSR|member|__IO uint32_t RDSR; /**< Receive Descriptor Ring Start Register, offset: 0x180 */
DECL|REFRESH|member|__IO uint16_t REFRESH; /**< Watchdog Refresh register, offset: 0xC */
DECL|REGSC|member|__IO uint8_t REGSC; /**< Regulator Status And Control register, offset: 0x2 */
DECL|REG|member|__IO uint32_t REG[8]; /**< Register file register, array offset: 0x0, array step: 0x4 */
DECL|REG|member|__IO uint32_t REG[8]; /**< VBAT register file register, array offset: 0x0, array step: 0x4 */
DECL|RESERVED_0|member|uint8_t RESERVED_0[12];
DECL|RESERVED_0|member|uint8_t RESERVED_0[12];
DECL|RESERVED_0|member|uint8_t RESERVED_0[1];
DECL|RESERVED_0|member|uint8_t RESERVED_0[1];
DECL|RESERVED_0|member|uint8_t RESERVED_0[2016];
DECL|RESERVED_0|member|uint8_t RESERVED_0[2048];
DECL|RESERVED_0|member|uint8_t RESERVED_0[240];
DECL|RESERVED_0|member|uint8_t RESERVED_0[244];
DECL|RESERVED_0|member|uint8_t RESERVED_0[24];
DECL|RESERVED_0|member|uint8_t RESERVED_0[24];
DECL|RESERVED_0|member|uint8_t RESERVED_0[24];
DECL|RESERVED_0|member|uint8_t RESERVED_0[252];
DECL|RESERVED_0|member|uint8_t RESERVED_0[28];
DECL|RESERVED_0|member|uint8_t RESERVED_0[2];
DECL|RESERVED_0|member|uint8_t RESERVED_0[2];
DECL|RESERVED_0|member|uint8_t RESERVED_0[3];
DECL|RESERVED_0|member|uint8_t RESERVED_0[3];
DECL|RESERVED_0|member|uint8_t RESERVED_0[3];
DECL|RESERVED_0|member|uint8_t RESERVED_0[4092];
DECL|RESERVED_0|member|uint8_t RESERVED_0[4];
DECL|RESERVED_0|member|uint8_t RESERVED_0[4];
DECL|RESERVED_0|member|uint8_t RESERVED_0[4];
DECL|RESERVED_0|member|uint8_t RESERVED_0[4];
DECL|RESERVED_0|member|uint8_t RESERVED_0[4];
DECL|RESERVED_0|member|uint8_t RESERVED_0[4];
DECL|RESERVED_0|member|uint8_t RESERVED_0[768];
DECL|RESERVED_0|member|uint8_t RESERVED_0[8];
DECL|RESERVED_0|member|uint8_t RESERVED_0[8];
DECL|RESERVED_0|member|uint8_t RESERVED_0[8];
DECL|RESERVED_10|member|uint8_t RESERVED_10[3];
DECL|RESERVED_10|member|uint8_t RESERVED_10[56];
DECL|RESERVED_11|member|uint8_t RESERVED_11[3];
DECL|RESERVED_11|member|uint8_t RESERVED_11[4];
DECL|RESERVED_12|member|uint8_t RESERVED_12[12];
DECL|RESERVED_12|member|uint8_t RESERVED_12[3];
DECL|RESERVED_13|member|uint8_t RESERVED_13[3];
DECL|RESERVED_13|member|uint8_t RESERVED_13[60];
DECL|RESERVED_14|member|uint8_t RESERVED_14[3];
DECL|RESERVED_14|member|uint8_t RESERVED_14[4];
DECL|RESERVED_15|member|uint8_t RESERVED_15[3];
DECL|RESERVED_15|member|uint8_t RESERVED_15[4];
DECL|RESERVED_16|member|uint8_t RESERVED_16[12];
DECL|RESERVED_16|member|uint8_t RESERVED_16[3];
DECL|RESERVED_17|member|uint8_t RESERVED_17[3];
DECL|RESERVED_17|member|uint8_t RESERVED_17[4];
DECL|RESERVED_18|member|uint8_t RESERVED_18[284];
DECL|RESERVED_18|member|uint8_t RESERVED_18[3];
DECL|RESERVED_19|member|uint8_t RESERVED_19[3];
DECL|RESERVED_19|member|uint8_t RESERVED_19[488];
DECL|RESERVED_1|member|uint8_t RESERVED_1[100];
DECL|RESERVED_1|member|uint8_t RESERVED_1[16];
DECL|RESERVED_1|member|uint8_t RESERVED_1[16];
DECL|RESERVED_1|member|uint8_t RESERVED_1[192];
DECL|RESERVED_1|member|uint8_t RESERVED_1[1];
DECL|RESERVED_1|member|uint8_t RESERVED_1[1];
DECL|RESERVED_1|member|uint8_t RESERVED_1[1];
DECL|RESERVED_1|member|uint8_t RESERVED_1[20];
DECL|RESERVED_1|member|uint8_t RESERVED_1[236];
DECL|RESERVED_1|member|uint8_t RESERVED_1[24];
DECL|RESERVED_1|member|uint8_t RESERVED_1[24];
DECL|RESERVED_1|member|uint8_t RESERVED_1[252];
DECL|RESERVED_1|member|uint8_t RESERVED_1[28];
DECL|RESERVED_1|member|uint8_t RESERVED_1[3];
DECL|RESERVED_1|member|uint8_t RESERVED_1[48];
DECL|RESERVED_1|member|uint8_t RESERVED_1[4];
DECL|RESERVED_1|member|uint8_t RESERVED_1[4];
DECL|RESERVED_1|member|uint8_t RESERVED_1[4];
DECL|RESERVED_1|member|uint8_t RESERVED_1[4];
DECL|RESERVED_1|member|uint8_t RESERVED_1[968];
DECL|RESERVED_20|member|uint8_t RESERVED_20[3];
DECL|RESERVED_21|member|uint8_t RESERVED_21[11];
DECL|RESERVED_22|member|uint8_t RESERVED_22[3];
DECL|RESERVED_23|member|uint8_t RESERVED_23[3];
DECL|RESERVED_24|member|uint8_t RESERVED_24[3];
DECL|RESERVED_25|member|uint8_t RESERVED_25[7];
DECL|RESERVED_26|member|uint8_t RESERVED_26[43];
DECL|RESERVED_27|member|uint8_t RESERVED_27[3];
DECL|RESERVED_28|member|uint8_t RESERVED_28[23];
DECL|RESERVED_2|member|uint8_t RESERVED_2[12];
DECL|RESERVED_2|member|uint8_t RESERVED_2[16];
DECL|RESERVED_2|member|uint8_t RESERVED_2[20];
DECL|RESERVED_2|member|uint8_t RESERVED_2[24];
DECL|RESERVED_2|member|uint8_t RESERVED_2[252];
DECL|RESERVED_2|member|uint8_t RESERVED_2[3];
DECL|RESERVED_2|member|uint8_t RESERVED_2[48];
DECL|RESERVED_2|member|uint8_t RESERVED_2[4];
DECL|RESERVED_2|member|uint8_t RESERVED_2[4];
DECL|RESERVED_2|member|uint8_t RESERVED_2[4];
DECL|RESERVED_2|member|uint8_t RESERVED_2[52];
DECL|RESERVED_2|member|uint8_t RESERVED_2[832];
DECL|RESERVED_3|member|uint8_t RESERVED_3[20];
DECL|RESERVED_3|member|uint8_t RESERVED_3[24];
DECL|RESERVED_3|member|uint8_t RESERVED_3[252];
DECL|RESERVED_3|member|uint8_t RESERVED_3[28];
DECL|RESERVED_3|member|uint8_t RESERVED_3[3];
DECL|RESERVED_3|member|uint8_t RESERVED_3[4];
DECL|RESERVED_3|member|uint8_t RESERVED_3[8];
DECL|RESERVED_3|member|uint8_t RESERVED_3[8];
DECL|RESERVED_4|member|uint8_t RESERVED_4[252];
DECL|RESERVED_4|member|uint8_t RESERVED_4[28];
DECL|RESERVED_4|member|uint8_t RESERVED_4[3];
DECL|RESERVED_4|member|uint8_t RESERVED_4[48];
DECL|RESERVED_4|member|uint8_t RESERVED_4[4];
DECL|RESERVED_4|member|uint8_t RESERVED_4[84];
DECL|RESERVED_4|member|uint8_t RESERVED_4[8];
DECL|RESERVED_5|member|uint8_t RESERVED_5[1792];
DECL|RESERVED_5|member|uint8_t RESERVED_5[200];
DECL|RESERVED_5|member|uint8_t RESERVED_5[20];
DECL|RESERVED_5|member|uint8_t RESERVED_5[24];
DECL|RESERVED_5|member|uint8_t RESERVED_5[252];
DECL|RESERVED_5|member|uint8_t RESERVED_5[28];
DECL|RESERVED_5|member|uint8_t RESERVED_5[3];
DECL|RESERVED_6|member|uint8_t RESERVED_6[24];
DECL|RESERVED_6|member|uint8_t RESERVED_6[276];
DECL|RESERVED_6|member|uint8_t RESERVED_6[3824];
DECL|RESERVED_6|member|uint8_t RESERVED_6[3];
DECL|RESERVED_6|member|uint8_t RESERVED_6[60];
DECL|RESERVED_7|member|uint8_t RESERVED_7[20];
DECL|RESERVED_7|member|uint8_t RESERVED_7[28];
DECL|RESERVED_7|member|uint8_t RESERVED_7[28];
DECL|RESERVED_7|member|uint8_t RESERVED_7[99];
DECL|RESERVED_8|member|uint8_t RESERVED_8[3];
DECL|RESERVED_8|member|uint8_t RESERVED_8[40];
DECL|RESERVED_9|member|uint8_t RESERVED_9[28];
DECL|RESERVED_9|member|uint8_t RESERVED_9[3];
DECL|REV|member|__I uint8_t REV; /**< Peripheral Revision register, offset: 0x8 */
DECL|RFR|member|__I uint32_t RFR[2]; /**< SAI Receive FIFO Register, array offset: 0xC0, array step: 0x4 */
DECL|RFSYS_BASE_ADDRS|macro|RFSYS_BASE_ADDRS
DECL|RFSYS_BASE_PTRS|macro|RFSYS_BASE_PTRS
DECL|RFSYS_BASE|macro|RFSYS_BASE
DECL|RFSYS_REG_COUNT|macro|RFSYS_REG_COUNT
DECL|RFSYS_REG_HH_MASK|macro|RFSYS_REG_HH_MASK
DECL|RFSYS_REG_HH_SHIFT|macro|RFSYS_REG_HH_SHIFT
DECL|RFSYS_REG_HH|macro|RFSYS_REG_HH
DECL|RFSYS_REG_HL_MASK|macro|RFSYS_REG_HL_MASK
DECL|RFSYS_REG_HL_SHIFT|macro|RFSYS_REG_HL_SHIFT
DECL|RFSYS_REG_HL|macro|RFSYS_REG_HL
DECL|RFSYS_REG_LH_MASK|macro|RFSYS_REG_LH_MASK
DECL|RFSYS_REG_LH_SHIFT|macro|RFSYS_REG_LH_SHIFT
DECL|RFSYS_REG_LH|macro|RFSYS_REG_LH
DECL|RFSYS_REG_LL_MASK|macro|RFSYS_REG_LL_MASK
DECL|RFSYS_REG_LL_SHIFT|macro|RFSYS_REG_LL_SHIFT
DECL|RFSYS_REG_LL|macro|RFSYS_REG_LL
DECL|RFSYS_Type|typedef|} RFSYS_Type;
DECL|RFSYS|macro|RFSYS
DECL|RFVBAT_BASE_ADDRS|macro|RFVBAT_BASE_ADDRS
DECL|RFVBAT_BASE_PTRS|macro|RFVBAT_BASE_PTRS
DECL|RFVBAT_BASE|macro|RFVBAT_BASE
DECL|RFVBAT_REG_COUNT|macro|RFVBAT_REG_COUNT
DECL|RFVBAT_REG_HH_MASK|macro|RFVBAT_REG_HH_MASK
DECL|RFVBAT_REG_HH_SHIFT|macro|RFVBAT_REG_HH_SHIFT
DECL|RFVBAT_REG_HH|macro|RFVBAT_REG_HH
DECL|RFVBAT_REG_HL_MASK|macro|RFVBAT_REG_HL_MASK
DECL|RFVBAT_REG_HL_SHIFT|macro|RFVBAT_REG_HL_SHIFT
DECL|RFVBAT_REG_HL|macro|RFVBAT_REG_HL
DECL|RFVBAT_REG_LH_MASK|macro|RFVBAT_REG_LH_MASK
DECL|RFVBAT_REG_LH_SHIFT|macro|RFVBAT_REG_LH_SHIFT
DECL|RFVBAT_REG_LH|macro|RFVBAT_REG_LH
DECL|RFVBAT_REG_LL_MASK|macro|RFVBAT_REG_LL_MASK
DECL|RFVBAT_REG_LL_SHIFT|macro|RFVBAT_REG_LL_SHIFT
DECL|RFVBAT_REG_LL|macro|RFVBAT_REG_LL
DECL|RFVBAT_Type|typedef|} RFVBAT_Type;
DECL|RFVBAT|macro|RFVBAT
DECL|RGDAAC|member|__IO uint32_t RGDAAC[12]; /**< Region Descriptor Alternate Access Control n, array offset: 0x800, array step: 0x4 */
DECL|RMON_R_BC_PKT|member|__I uint32_t RMON_R_BC_PKT; /**< Rx Broadcast Packets Statistic Register, offset: 0x288 */
DECL|RMON_R_CRC_ALIGN|member|__I uint32_t RMON_R_CRC_ALIGN; /**< Rx Packets with CRC/Align Error Statistic Register, offset: 0x290 */
DECL|RMON_R_FRAG|member|__I uint32_t RMON_R_FRAG; /**< Rx Packets Less Than 64 Bytes and Bad CRC Statistic Register, offset: 0x29C */
DECL|RMON_R_JAB|member|__I uint32_t RMON_R_JAB; /**< Rx Packets Greater Than MAX_FL Bytes and Bad CRC Statistic Register, offset: 0x2A0 */
DECL|RMON_R_MC_PKT|member|__I uint32_t RMON_R_MC_PKT; /**< Rx Multicast Packets Statistic Register, offset: 0x28C */
DECL|RMON_R_OCTETS|member|__I uint32_t RMON_R_OCTETS; /**< Rx Octets Statistic Register, offset: 0x2C4 */
DECL|RMON_R_OVERSIZE|member|__I uint32_t RMON_R_OVERSIZE; /**< Rx Packets Greater Than MAX_FL and Good CRC Statistic Register, offset: 0x298 */
DECL|RMON_R_P1024TO2047|member|__I uint32_t RMON_R_P1024TO2047; /**< Rx 1024- to 2047-Byte Packets Statistic Register, offset: 0x2BC */
DECL|RMON_R_P128TO255|member|__I uint32_t RMON_R_P128TO255; /**< Rx 128- to 255-Byte Packets Statistic Register, offset: 0x2B0 */
DECL|RMON_R_P256TO511|member|__I uint32_t RMON_R_P256TO511; /**< Rx 256- to 511-Byte Packets Statistic Register, offset: 0x2B4 */
DECL|RMON_R_P512TO1023|member|__I uint32_t RMON_R_P512TO1023; /**< Rx 512- to 1023-Byte Packets Statistic Register, offset: 0x2B8 */
DECL|RMON_R_P64|member|__I uint32_t RMON_R_P64; /**< Rx 64-Byte Packets Statistic Register, offset: 0x2A8 */
DECL|RMON_R_P65TO127|member|__I uint32_t RMON_R_P65TO127; /**< Rx 65- to 127-Byte Packets Statistic Register, offset: 0x2AC */
DECL|RMON_R_PACKETS|member|__I uint32_t RMON_R_PACKETS; /**< Rx Packet Count Statistic Register, offset: 0x284 */
DECL|RMON_R_P_GTE2048|member|__I uint32_t RMON_R_P_GTE2048; /**< Rx Packets Greater than 2048 Bytes Statistic Register, offset: 0x2C0 */
DECL|RMON_R_UNDERSIZE|member|__I uint32_t RMON_R_UNDERSIZE; /**< Rx Packets with Less Than 64 Bytes and Good CRC Statistic Register, offset: 0x294 */
DECL|RMON_T_BC_PKT|member|__I uint32_t RMON_T_BC_PKT; /**< Tx Broadcast Packets Statistic Register, offset: 0x208 */
DECL|RMON_T_COL|member|__I uint32_t RMON_T_COL; /**< Tx Collision Count Statistic Register, offset: 0x224 */
DECL|RMON_T_CRC_ALIGN|member|__I uint32_t RMON_T_CRC_ALIGN; /**< Tx Packets with CRC/Align Error Statistic Register, offset: 0x210 */
DECL|RMON_T_FRAG|member|__I uint32_t RMON_T_FRAG; /**< Tx Packets Less Than 64 Bytes and Bad CRC Statistic Register, offset: 0x21C */
DECL|RMON_T_JAB|member|__I uint32_t RMON_T_JAB; /**< Tx Packets Greater Than MAX_FL bytes and Bad CRC Statistic Register, offset: 0x220 */
DECL|RMON_T_MC_PKT|member|__I uint32_t RMON_T_MC_PKT; /**< Tx Multicast Packets Statistic Register, offset: 0x20C */
DECL|RMON_T_OCTETS|member|__I uint32_t RMON_T_OCTETS; /**< Tx Octets Statistic Register, offset: 0x244 */
DECL|RMON_T_OVERSIZE|member|__I uint32_t RMON_T_OVERSIZE; /**< Tx Packets GT MAX_FL bytes and Good CRC Statistic Register, offset: 0x218 */
DECL|RMON_T_P1024TO2047|member|__I uint32_t RMON_T_P1024TO2047; /**< Tx 1024- to 2047-byte Packets Statistic Register, offset: 0x23C */
DECL|RMON_T_P128TO255|member|__I uint32_t RMON_T_P128TO255; /**< Tx 128- to 255-byte Packets Statistic Register, offset: 0x230 */
DECL|RMON_T_P256TO511|member|__I uint32_t RMON_T_P256TO511; /**< Tx 256- to 511-byte Packets Statistic Register, offset: 0x234 */
DECL|RMON_T_P512TO1023|member|__I uint32_t RMON_T_P512TO1023; /**< Tx 512- to 1023-byte Packets Statistic Register, offset: 0x238 */
DECL|RMON_T_P64|member|__I uint32_t RMON_T_P64; /**< Tx 64-Byte Packets Statistic Register, offset: 0x228 */
DECL|RMON_T_P65TO127|member|__I uint32_t RMON_T_P65TO127; /**< Tx 65- to 127-byte Packets Statistic Register, offset: 0x22C */
DECL|RMON_T_PACKETS|member|__I uint32_t RMON_T_PACKETS; /**< Tx Packet Count Statistic Register, offset: 0x204 */
DECL|RMON_T_P_GTE2048|member|__I uint32_t RMON_T_P_GTE2048; /**< Tx Packets Greater Than 2048 Bytes Statistic Register, offset: 0x240 */
DECL|RMON_T_UNDERSIZE|member|__I uint32_t RMON_T_UNDERSIZE; /**< Tx Packets Less Than Bytes and Good CRC Statistic Register, offset: 0x214 */
DECL|RMR|member|__IO uint32_t RMR; /**< SAI Receive Mask Register, offset: 0xE0 */
DECL|RNG_BASE_ADDRS|macro|RNG_BASE_ADDRS
DECL|RNG_BASE_PTRS|macro|RNG_BASE_PTRS
DECL|RNG_BASE|macro|RNG_BASE
DECL|RNG_CR_CLRI_MASK|macro|RNG_CR_CLRI_MASK
DECL|RNG_CR_CLRI_SHIFT|macro|RNG_CR_CLRI_SHIFT
DECL|RNG_CR_CLRI|macro|RNG_CR_CLRI
DECL|RNG_CR_GO_MASK|macro|RNG_CR_GO_MASK
DECL|RNG_CR_GO_SHIFT|macro|RNG_CR_GO_SHIFT
DECL|RNG_CR_GO|macro|RNG_CR_GO
DECL|RNG_CR_HA_MASK|macro|RNG_CR_HA_MASK
DECL|RNG_CR_HA_SHIFT|macro|RNG_CR_HA_SHIFT
DECL|RNG_CR_HA|macro|RNG_CR_HA
DECL|RNG_CR_INTM_MASK|macro|RNG_CR_INTM_MASK
DECL|RNG_CR_INTM_SHIFT|macro|RNG_CR_INTM_SHIFT
DECL|RNG_CR_INTM|macro|RNG_CR_INTM
DECL|RNG_CR_SLP_MASK|macro|RNG_CR_SLP_MASK
DECL|RNG_CR_SLP_SHIFT|macro|RNG_CR_SLP_SHIFT
DECL|RNG_CR_SLP|macro|RNG_CR_SLP
DECL|RNG_ER_EXT_ENT_MASK|macro|RNG_ER_EXT_ENT_MASK
DECL|RNG_ER_EXT_ENT_SHIFT|macro|RNG_ER_EXT_ENT_SHIFT
DECL|RNG_ER_EXT_ENT|macro|RNG_ER_EXT_ENT
DECL|RNG_IRQS|macro|RNG_IRQS
DECL|RNG_IRQn|enumerator|RNG_IRQn = 23, /**< RNG Interrupt */
DECL|RNG_OR_RANDOUT_MASK|macro|RNG_OR_RANDOUT_MASK
DECL|RNG_OR_RANDOUT_SHIFT|macro|RNG_OR_RANDOUT_SHIFT
DECL|RNG_OR_RANDOUT|macro|RNG_OR_RANDOUT
DECL|RNG_SR_ERRI_MASK|macro|RNG_SR_ERRI_MASK
DECL|RNG_SR_ERRI_SHIFT|macro|RNG_SR_ERRI_SHIFT
DECL|RNG_SR_ERRI|macro|RNG_SR_ERRI
DECL|RNG_SR_LRS_MASK|macro|RNG_SR_LRS_MASK
DECL|RNG_SR_LRS_SHIFT|macro|RNG_SR_LRS_SHIFT
DECL|RNG_SR_LRS|macro|RNG_SR_LRS
DECL|RNG_SR_OREG_LVL_MASK|macro|RNG_SR_OREG_LVL_MASK
DECL|RNG_SR_OREG_LVL_SHIFT|macro|RNG_SR_OREG_LVL_SHIFT
DECL|RNG_SR_OREG_LVL|macro|RNG_SR_OREG_LVL
DECL|RNG_SR_OREG_SIZE_MASK|macro|RNG_SR_OREG_SIZE_MASK
DECL|RNG_SR_OREG_SIZE_SHIFT|macro|RNG_SR_OREG_SIZE_SHIFT
DECL|RNG_SR_OREG_SIZE|macro|RNG_SR_OREG_SIZE
DECL|RNG_SR_ORU_MASK|macro|RNG_SR_ORU_MASK
DECL|RNG_SR_ORU_SHIFT|macro|RNG_SR_ORU_SHIFT
DECL|RNG_SR_ORU|macro|RNG_SR_ORU
DECL|RNG_SR_SECV_MASK|macro|RNG_SR_SECV_MASK
DECL|RNG_SR_SECV_SHIFT|macro|RNG_SR_SECV_SHIFT
DECL|RNG_SR_SECV|macro|RNG_SR_SECV
DECL|RNG_SR_SLP_MASK|macro|RNG_SR_SLP_MASK
DECL|RNG_SR_SLP_SHIFT|macro|RNG_SR_SLP_SHIFT
DECL|RNG_SR_SLP|macro|RNG_SR_SLP
DECL|RNG_Type|typedef|} RNG_Type;
DECL|RNG|macro|RNG
DECL|ROTL_CAA|member|__O uint32_t ROTL_CAA; /**< Accumulator register - Rotate Left command, offset: 0x9C4 */
DECL|ROTL_CASR|member|__O uint32_t ROTL_CASR; /**< Status register - Rotate Left command, offset: 0x9C0 */
DECL|ROTL_CA|member|__O uint32_t ROTL_CA[9]; /**< General Purpose Register 0 - Rotate Left command..General Purpose Register 8 - Rotate Left command, array offset: 0x9C8, array step: 0x4 */
DECL|RPFC|member|__IO uint8_t RPFC; /**< Reset Pin Filter Control register, offset: 0x4 */
DECL|RPFW|member|__IO uint8_t RPFW; /**< Reset Pin Filter Width register, offset: 0x5 */
DECL|RSEM|member|__IO uint32_t RSEM; /**< Receive FIFO Section Empty Threshold, offset: 0x194 */
DECL|RSER|member|__IO uint32_t RSER; /**< DMA/Interrupt Request Select and Enable Register, offset: 0x30 */
DECL|RSFL|member|__IO uint32_t RSFL; /**< Receive FIFO Section Full Threshold, offset: 0x190 */
DECL|RSTCNT|member|__IO uint16_t RSTCNT; /**< Watchdog Reset Count register, offset: 0x14 */
DECL|RST|member|__IO uint8_t RST; /**< LLWU Reset Enable register, offset: 0xA */
DECL|RTC0|macro|RTC0
DECL|RTC_BASE_ADDRS|macro|RTC_BASE_ADDRS
DECL|RTC_BASE_PTRS|macro|RTC_BASE_PTRS
DECL|RTC_BASE|macro|RTC_BASE
DECL|RTC_CR_CLKO_MASK|macro|RTC_CR_CLKO_MASK
DECL|RTC_CR_CLKO_SHIFT|macro|RTC_CR_CLKO_SHIFT
DECL|RTC_CR_CLKO|macro|RTC_CR_CLKO
DECL|RTC_CR_OSCE_MASK|macro|RTC_CR_OSCE_MASK
DECL|RTC_CR_OSCE_SHIFT|macro|RTC_CR_OSCE_SHIFT
DECL|RTC_CR_OSCE|macro|RTC_CR_OSCE
DECL|RTC_CR_SC16P_MASK|macro|RTC_CR_SC16P_MASK
DECL|RTC_CR_SC16P_SHIFT|macro|RTC_CR_SC16P_SHIFT
DECL|RTC_CR_SC16P|macro|RTC_CR_SC16P
DECL|RTC_CR_SC2P_MASK|macro|RTC_CR_SC2P_MASK
DECL|RTC_CR_SC2P_SHIFT|macro|RTC_CR_SC2P_SHIFT
DECL|RTC_CR_SC2P|macro|RTC_CR_SC2P
DECL|RTC_CR_SC4P_MASK|macro|RTC_CR_SC4P_MASK
DECL|RTC_CR_SC4P_SHIFT|macro|RTC_CR_SC4P_SHIFT
DECL|RTC_CR_SC4P|macro|RTC_CR_SC4P
DECL|RTC_CR_SC8P_MASK|macro|RTC_CR_SC8P_MASK
DECL|RTC_CR_SC8P_SHIFT|macro|RTC_CR_SC8P_SHIFT
DECL|RTC_CR_SC8P|macro|RTC_CR_SC8P
DECL|RTC_CR_SUP_MASK|macro|RTC_CR_SUP_MASK
DECL|RTC_CR_SUP_SHIFT|macro|RTC_CR_SUP_SHIFT
DECL|RTC_CR_SUP|macro|RTC_CR_SUP
DECL|RTC_CR_SWR_MASK|macro|RTC_CR_SWR_MASK
DECL|RTC_CR_SWR_SHIFT|macro|RTC_CR_SWR_SHIFT
DECL|RTC_CR_SWR|macro|RTC_CR_SWR
DECL|RTC_CR_UM_MASK|macro|RTC_CR_UM_MASK
DECL|RTC_CR_UM_SHIFT|macro|RTC_CR_UM_SHIFT
DECL|RTC_CR_UM|macro|RTC_CR_UM
DECL|RTC_CR_WPE_MASK|macro|RTC_CR_WPE_MASK
DECL|RTC_CR_WPE_SHIFT|macro|RTC_CR_WPE_SHIFT
DECL|RTC_CR_WPE|macro|RTC_CR_WPE
DECL|RTC_CR_WPS_MASK|macro|RTC_CR_WPS_MASK
DECL|RTC_CR_WPS_SHIFT|macro|RTC_CR_WPS_SHIFT
DECL|RTC_CR_WPS|macro|RTC_CR_WPS
DECL|RTC_IER_TAIE_MASK|macro|RTC_IER_TAIE_MASK
DECL|RTC_IER_TAIE_SHIFT|macro|RTC_IER_TAIE_SHIFT
DECL|RTC_IER_TAIE|macro|RTC_IER_TAIE
DECL|RTC_IER_TIIE_MASK|macro|RTC_IER_TIIE_MASK
DECL|RTC_IER_TIIE_SHIFT|macro|RTC_IER_TIIE_SHIFT
DECL|RTC_IER_TIIE|macro|RTC_IER_TIIE
DECL|RTC_IER_TOIE_MASK|macro|RTC_IER_TOIE_MASK
DECL|RTC_IER_TOIE_SHIFT|macro|RTC_IER_TOIE_SHIFT
DECL|RTC_IER_TOIE|macro|RTC_IER_TOIE
DECL|RTC_IER_TSIE_MASK|macro|RTC_IER_TSIE_MASK
DECL|RTC_IER_TSIE_SHIFT|macro|RTC_IER_TSIE_SHIFT
DECL|RTC_IER_TSIE|macro|RTC_IER_TSIE
DECL|RTC_IER_WPON_MASK|macro|RTC_IER_WPON_MASK
DECL|RTC_IER_WPON_SHIFT|macro|RTC_IER_WPON_SHIFT
DECL|RTC_IER_WPON|macro|RTC_IER_WPON
DECL|RTC_IRQS|macro|RTC_IRQS
DECL|RTC_IRQn|enumerator|RTC_IRQn = 46, /**< RTC interrupt */
DECL|RTC_LR_CRL_MASK|macro|RTC_LR_CRL_MASK
DECL|RTC_LR_CRL_SHIFT|macro|RTC_LR_CRL_SHIFT
DECL|RTC_LR_CRL|macro|RTC_LR_CRL
DECL|RTC_LR_LRL_MASK|macro|RTC_LR_LRL_MASK
DECL|RTC_LR_LRL_SHIFT|macro|RTC_LR_LRL_SHIFT
DECL|RTC_LR_LRL|macro|RTC_LR_LRL
DECL|RTC_LR_SRL_MASK|macro|RTC_LR_SRL_MASK
DECL|RTC_LR_SRL_SHIFT|macro|RTC_LR_SRL_SHIFT
DECL|RTC_LR_SRL|macro|RTC_LR_SRL
DECL|RTC_LR_TCL_MASK|macro|RTC_LR_TCL_MASK
DECL|RTC_LR_TCL_SHIFT|macro|RTC_LR_TCL_SHIFT
DECL|RTC_LR_TCL|macro|RTC_LR_TCL
DECL|RTC_RAR_CRR_MASK|macro|RTC_RAR_CRR_MASK
DECL|RTC_RAR_CRR_SHIFT|macro|RTC_RAR_CRR_SHIFT
DECL|RTC_RAR_CRR|macro|RTC_RAR_CRR
DECL|RTC_RAR_IERR_MASK|macro|RTC_RAR_IERR_MASK
DECL|RTC_RAR_IERR_SHIFT|macro|RTC_RAR_IERR_SHIFT
DECL|RTC_RAR_IERR|macro|RTC_RAR_IERR
DECL|RTC_RAR_LRR_MASK|macro|RTC_RAR_LRR_MASK
DECL|RTC_RAR_LRR_SHIFT|macro|RTC_RAR_LRR_SHIFT
DECL|RTC_RAR_LRR|macro|RTC_RAR_LRR
DECL|RTC_RAR_SRR_MASK|macro|RTC_RAR_SRR_MASK
DECL|RTC_RAR_SRR_SHIFT|macro|RTC_RAR_SRR_SHIFT
DECL|RTC_RAR_SRR|macro|RTC_RAR_SRR
DECL|RTC_RAR_TARR_MASK|macro|RTC_RAR_TARR_MASK
DECL|RTC_RAR_TARR_SHIFT|macro|RTC_RAR_TARR_SHIFT
DECL|RTC_RAR_TARR|macro|RTC_RAR_TARR
DECL|RTC_RAR_TCRR_MASK|macro|RTC_RAR_TCRR_MASK
DECL|RTC_RAR_TCRR_SHIFT|macro|RTC_RAR_TCRR_SHIFT
DECL|RTC_RAR_TCRR|macro|RTC_RAR_TCRR
DECL|RTC_RAR_TPRR_MASK|macro|RTC_RAR_TPRR_MASK
DECL|RTC_RAR_TPRR_SHIFT|macro|RTC_RAR_TPRR_SHIFT
DECL|RTC_RAR_TPRR|macro|RTC_RAR_TPRR
DECL|RTC_RAR_TSRR_MASK|macro|RTC_RAR_TSRR_MASK
DECL|RTC_RAR_TSRR_SHIFT|macro|RTC_RAR_TSRR_SHIFT
DECL|RTC_RAR_TSRR|macro|RTC_RAR_TSRR
DECL|RTC_SECONDS_IRQS|macro|RTC_SECONDS_IRQS
DECL|RTC_SR_TAF_MASK|macro|RTC_SR_TAF_MASK
DECL|RTC_SR_TAF_SHIFT|macro|RTC_SR_TAF_SHIFT
DECL|RTC_SR_TAF|macro|RTC_SR_TAF
DECL|RTC_SR_TCE_MASK|macro|RTC_SR_TCE_MASK
DECL|RTC_SR_TCE_SHIFT|macro|RTC_SR_TCE_SHIFT
DECL|RTC_SR_TCE|macro|RTC_SR_TCE
DECL|RTC_SR_TIF_MASK|macro|RTC_SR_TIF_MASK
DECL|RTC_SR_TIF_SHIFT|macro|RTC_SR_TIF_SHIFT
DECL|RTC_SR_TIF|macro|RTC_SR_TIF
DECL|RTC_SR_TOF_MASK|macro|RTC_SR_TOF_MASK
DECL|RTC_SR_TOF_SHIFT|macro|RTC_SR_TOF_SHIFT
DECL|RTC_SR_TOF|macro|RTC_SR_TOF
DECL|RTC_Seconds_IRQn|enumerator|RTC_Seconds_IRQn = 47, /**< RTC seconds interrupt */
DECL|RTC_TAR_TAR_MASK|macro|RTC_TAR_TAR_MASK
DECL|RTC_TAR_TAR_SHIFT|macro|RTC_TAR_TAR_SHIFT
DECL|RTC_TAR_TAR|macro|RTC_TAR_TAR
DECL|RTC_TCR_CIC_MASK|macro|RTC_TCR_CIC_MASK
DECL|RTC_TCR_CIC_SHIFT|macro|RTC_TCR_CIC_SHIFT
DECL|RTC_TCR_CIC|macro|RTC_TCR_CIC
DECL|RTC_TCR_CIR_MASK|macro|RTC_TCR_CIR_MASK
DECL|RTC_TCR_CIR_SHIFT|macro|RTC_TCR_CIR_SHIFT
DECL|RTC_TCR_CIR|macro|RTC_TCR_CIR
DECL|RTC_TCR_TCR_MASK|macro|RTC_TCR_TCR_MASK
DECL|RTC_TCR_TCR_SHIFT|macro|RTC_TCR_TCR_SHIFT
DECL|RTC_TCR_TCR|macro|RTC_TCR_TCR
DECL|RTC_TCR_TCV_MASK|macro|RTC_TCR_TCV_MASK
DECL|RTC_TCR_TCV_SHIFT|macro|RTC_TCR_TCV_SHIFT
DECL|RTC_TCR_TCV|macro|RTC_TCR_TCV
DECL|RTC_TPR_TPR_MASK|macro|RTC_TPR_TPR_MASK
DECL|RTC_TPR_TPR_SHIFT|macro|RTC_TPR_TPR_SHIFT
DECL|RTC_TPR_TPR|macro|RTC_TPR_TPR
DECL|RTC_TSR_TSR_MASK|macro|RTC_TSR_TSR_MASK
DECL|RTC_TSR_TSR_SHIFT|macro|RTC_TSR_TSR_SHIFT
DECL|RTC_TSR_TSR|macro|RTC_TSR_TSR
DECL|RTC_Type|typedef|} RTC_Type;
DECL|RTC_WAR_CRW_MASK|macro|RTC_WAR_CRW_MASK
DECL|RTC_WAR_CRW_SHIFT|macro|RTC_WAR_CRW_SHIFT
DECL|RTC_WAR_CRW|macro|RTC_WAR_CRW
DECL|RTC_WAR_IERW_MASK|macro|RTC_WAR_IERW_MASK
DECL|RTC_WAR_IERW_SHIFT|macro|RTC_WAR_IERW_SHIFT
DECL|RTC_WAR_IERW|macro|RTC_WAR_IERW
DECL|RTC_WAR_LRW_MASK|macro|RTC_WAR_LRW_MASK
DECL|RTC_WAR_LRW_SHIFT|macro|RTC_WAR_LRW_SHIFT
DECL|RTC_WAR_LRW|macro|RTC_WAR_LRW
DECL|RTC_WAR_SRW_MASK|macro|RTC_WAR_SRW_MASK
DECL|RTC_WAR_SRW_SHIFT|macro|RTC_WAR_SRW_SHIFT
DECL|RTC_WAR_SRW|macro|RTC_WAR_SRW
DECL|RTC_WAR_TARW_MASK|macro|RTC_WAR_TARW_MASK
DECL|RTC_WAR_TARW_SHIFT|macro|RTC_WAR_TARW_SHIFT
DECL|RTC_WAR_TARW|macro|RTC_WAR_TARW
DECL|RTC_WAR_TCRW_MASK|macro|RTC_WAR_TCRW_MASK
DECL|RTC_WAR_TCRW_SHIFT|macro|RTC_WAR_TCRW_SHIFT
DECL|RTC_WAR_TCRW|macro|RTC_WAR_TCRW
DECL|RTC_WAR_TPRW_MASK|macro|RTC_WAR_TPRW_MASK
DECL|RTC_WAR_TPRW_SHIFT|macro|RTC_WAR_TPRW_SHIFT
DECL|RTC_WAR_TPRW|macro|RTC_WAR_TPRW
DECL|RTC_WAR_TSRW_MASK|macro|RTC_WAR_TSRW_MASK
DECL|RTC_WAR_TSRW_SHIFT|macro|RTC_WAR_TSRW_SHIFT
DECL|RTC_WAR_TSRW|macro|RTC_WAR_TSRW
DECL|RTC|macro|RTC
DECL|RWFIFO|member|__IO uint8_t RWFIFO; /**< UART FIFO Receive Watermark, offset: 0x15 */
DECL|RX14MASK|member|__IO uint32_t RX14MASK; /**< Rx 14 Mask register, offset: 0x14 */
DECL|RX15MASK|member|__IO uint32_t RX15MASK; /**< Rx 15 Mask register, offset: 0x18 */
DECL|RXFGMASK|member|__IO uint32_t RXFGMASK; /**< Rx FIFO Global Mask register, offset: 0x48 */
DECL|RXFIR|member|__I uint32_t RXFIR; /**< Rx FIFO Information Register, offset: 0x4C */
DECL|RXFR0|member|__I uint32_t RXFR0; /**< Receive FIFO Registers, offset: 0x7C */
DECL|RXFR1|member|__I uint32_t RXFR1; /**< Receive FIFO Registers, offset: 0x80 */
DECL|RXFR2|member|__I uint32_t RXFR2; /**< Receive FIFO Registers, offset: 0x84 */
DECL|RXFR3|member|__I uint32_t RXFR3; /**< Receive FIFO Registers, offset: 0x88 */
DECL|RXIMR|member|__IO uint32_t RXIMR[16]; /**< Rx Individual Mask Registers, array offset: 0x880, array step: 0x4 */
DECL|RXMGMASK|member|__IO uint32_t RXMGMASK; /**< Rx Mailboxes Global Mask Register, offset: 0x10 */
DECL|Read_Collision_IRQn|enumerator|Read_Collision_IRQn = 19, /**< Read Collision Interrupt */
DECL|Reserved71_IRQn|enumerator|Reserved71_IRQn = 55, /**< Reserved interrupt 71 */
DECL|R|member|__I uint32_t R[2]; /**< ADC Data Result Register, array offset: 0x10, array step: 0x4 */
DECL|S1|member|__I uint8_t S1; /**< UART Status Register 1, offset: 0x4 */
DECL|S2|member|__IO uint8_t S2; /**< UART Status Register 2, offset: 0x5 */
DECL|SADDR|member|__IO uint32_t SADDR; /**< TCD Source Address, array offset: 0x1000, array step: 0x20 */
DECL|SC1|member|__IO uint32_t SC1[2]; /**< ADC Status and Control Registers 1, array offset: 0x0, array step: 0x4 */
DECL|SC2|member|__IO uint32_t SC2; /**< Status and Control Register 2, offset: 0x20 */
DECL|SC3|member|__IO uint32_t SC3; /**< Status and Control Register 3, offset: 0x24 */
DECL|SCGC1|member|__IO uint32_t SCGC1; /**< System Clock Gating Control Register 1, offset: 0x1028 */
DECL|SCGC2|member|__IO uint32_t SCGC2; /**< System Clock Gating Control Register 2, offset: 0x102C */
DECL|SCGC3|member|__IO uint32_t SCGC3; /**< System Clock Gating Control Register 3, offset: 0x1030 */
DECL|SCGC4|member|__IO uint32_t SCGC4; /**< System Clock Gating Control Register 4, offset: 0x1034 */
DECL|SCGC5|member|__IO uint32_t SCGC5; /**< System Clock Gating Control Register 5, offset: 0x1038 */
DECL|SCGC6|member|__IO uint32_t SCGC6; /**< System Clock Gating Control Register 6, offset: 0x103C */
DECL|SCGC7|member|__IO uint32_t SCGC7; /**< System Clock Gating Control Register 7, offset: 0x1040 */
DECL|SCR|member|__IO uint8_t SCR; /**< CMP Status and Control Register, offset: 0x3 */
DECL|SC|member|__IO uint32_t SC; /**< Status And Control, offset: 0x0 */
DECL|SC|member|__IO uint32_t SC; /**< Status and Control register, offset: 0x0 */
DECL|SC|member|__IO uint8_t SC; /**< MCG Status and Control Register, offset: 0x8 */
DECL|SC|member|__IO uint8_t SC; /**< VREF Status and Control Register, offset: 0x1 */
DECL|SDHC_AC12ERR_AC12CE_MASK|macro|SDHC_AC12ERR_AC12CE_MASK
DECL|SDHC_AC12ERR_AC12CE_SHIFT|macro|SDHC_AC12ERR_AC12CE_SHIFT
DECL|SDHC_AC12ERR_AC12CE|macro|SDHC_AC12ERR_AC12CE
DECL|SDHC_AC12ERR_AC12EBE_MASK|macro|SDHC_AC12ERR_AC12EBE_MASK
DECL|SDHC_AC12ERR_AC12EBE_SHIFT|macro|SDHC_AC12ERR_AC12EBE_SHIFT
DECL|SDHC_AC12ERR_AC12EBE|macro|SDHC_AC12ERR_AC12EBE
DECL|SDHC_AC12ERR_AC12IE_MASK|macro|SDHC_AC12ERR_AC12IE_MASK
DECL|SDHC_AC12ERR_AC12IE_SHIFT|macro|SDHC_AC12ERR_AC12IE_SHIFT
DECL|SDHC_AC12ERR_AC12IE|macro|SDHC_AC12ERR_AC12IE
DECL|SDHC_AC12ERR_AC12NE_MASK|macro|SDHC_AC12ERR_AC12NE_MASK
DECL|SDHC_AC12ERR_AC12NE_SHIFT|macro|SDHC_AC12ERR_AC12NE_SHIFT
DECL|SDHC_AC12ERR_AC12NE|macro|SDHC_AC12ERR_AC12NE
DECL|SDHC_AC12ERR_AC12TOE_MASK|macro|SDHC_AC12ERR_AC12TOE_MASK
DECL|SDHC_AC12ERR_AC12TOE_SHIFT|macro|SDHC_AC12ERR_AC12TOE_SHIFT
DECL|SDHC_AC12ERR_AC12TOE|macro|SDHC_AC12ERR_AC12TOE
DECL|SDHC_AC12ERR_CNIBAC12E_MASK|macro|SDHC_AC12ERR_CNIBAC12E_MASK
DECL|SDHC_AC12ERR_CNIBAC12E_SHIFT|macro|SDHC_AC12ERR_CNIBAC12E_SHIFT
DECL|SDHC_AC12ERR_CNIBAC12E|macro|SDHC_AC12ERR_CNIBAC12E
DECL|SDHC_ADMAES_ADMADCE_MASK|macro|SDHC_ADMAES_ADMADCE_MASK
DECL|SDHC_ADMAES_ADMADCE_SHIFT|macro|SDHC_ADMAES_ADMADCE_SHIFT
DECL|SDHC_ADMAES_ADMADCE|macro|SDHC_ADMAES_ADMADCE
DECL|SDHC_ADMAES_ADMAES_MASK|macro|SDHC_ADMAES_ADMAES_MASK
DECL|SDHC_ADMAES_ADMAES_SHIFT|macro|SDHC_ADMAES_ADMAES_SHIFT
DECL|SDHC_ADMAES_ADMAES|macro|SDHC_ADMAES_ADMAES
DECL|SDHC_ADMAES_ADMALME_MASK|macro|SDHC_ADMAES_ADMALME_MASK
DECL|SDHC_ADMAES_ADMALME_SHIFT|macro|SDHC_ADMAES_ADMALME_SHIFT
DECL|SDHC_ADMAES_ADMALME|macro|SDHC_ADMAES_ADMALME
DECL|SDHC_ADSADDR_ADSADDR_MASK|macro|SDHC_ADSADDR_ADSADDR_MASK
DECL|SDHC_ADSADDR_ADSADDR_SHIFT|macro|SDHC_ADSADDR_ADSADDR_SHIFT
DECL|SDHC_ADSADDR_ADSADDR|macro|SDHC_ADSADDR_ADSADDR
DECL|SDHC_BASE_ADDRS|macro|SDHC_BASE_ADDRS
DECL|SDHC_BASE_PTRS|macro|SDHC_BASE_PTRS
DECL|SDHC_BASE|macro|SDHC_BASE
DECL|SDHC_BLKATTR_BLKCNT_MASK|macro|SDHC_BLKATTR_BLKCNT_MASK
DECL|SDHC_BLKATTR_BLKCNT_SHIFT|macro|SDHC_BLKATTR_BLKCNT_SHIFT
DECL|SDHC_BLKATTR_BLKCNT|macro|SDHC_BLKATTR_BLKCNT
DECL|SDHC_BLKATTR_BLKSIZE_MASK|macro|SDHC_BLKATTR_BLKSIZE_MASK
DECL|SDHC_BLKATTR_BLKSIZE_SHIFT|macro|SDHC_BLKATTR_BLKSIZE_SHIFT
DECL|SDHC_BLKATTR_BLKSIZE|macro|SDHC_BLKATTR_BLKSIZE
DECL|SDHC_CMDARG_CMDARG_MASK|macro|SDHC_CMDARG_CMDARG_MASK
DECL|SDHC_CMDARG_CMDARG_SHIFT|macro|SDHC_CMDARG_CMDARG_SHIFT
DECL|SDHC_CMDARG_CMDARG|macro|SDHC_CMDARG_CMDARG
DECL|SDHC_CMDRSP_CMDRSP0_MASK|macro|SDHC_CMDRSP_CMDRSP0_MASK
DECL|SDHC_CMDRSP_CMDRSP0_SHIFT|macro|SDHC_CMDRSP_CMDRSP0_SHIFT
DECL|SDHC_CMDRSP_CMDRSP0|macro|SDHC_CMDRSP_CMDRSP0
DECL|SDHC_CMDRSP_CMDRSP1_MASK|macro|SDHC_CMDRSP_CMDRSP1_MASK
DECL|SDHC_CMDRSP_CMDRSP1_SHIFT|macro|SDHC_CMDRSP_CMDRSP1_SHIFT
DECL|SDHC_CMDRSP_CMDRSP1|macro|SDHC_CMDRSP_CMDRSP1
DECL|SDHC_CMDRSP_CMDRSP2_MASK|macro|SDHC_CMDRSP_CMDRSP2_MASK
DECL|SDHC_CMDRSP_CMDRSP2_SHIFT|macro|SDHC_CMDRSP_CMDRSP2_SHIFT
DECL|SDHC_CMDRSP_CMDRSP2|macro|SDHC_CMDRSP_CMDRSP2
DECL|SDHC_CMDRSP_CMDRSP3_MASK|macro|SDHC_CMDRSP_CMDRSP3_MASK
DECL|SDHC_CMDRSP_CMDRSP3_SHIFT|macro|SDHC_CMDRSP_CMDRSP3_SHIFT
DECL|SDHC_CMDRSP_CMDRSP3|macro|SDHC_CMDRSP_CMDRSP3
DECL|SDHC_CMDRSP_COUNT|macro|SDHC_CMDRSP_COUNT
DECL|SDHC_DATPORT_DATCONT_MASK|macro|SDHC_DATPORT_DATCONT_MASK
DECL|SDHC_DATPORT_DATCONT_SHIFT|macro|SDHC_DATPORT_DATCONT_SHIFT
DECL|SDHC_DATPORT_DATCONT|macro|SDHC_DATPORT_DATCONT
DECL|SDHC_DSADDR_DSADDR_MASK|macro|SDHC_DSADDR_DSADDR_MASK
DECL|SDHC_DSADDR_DSADDR_SHIFT|macro|SDHC_DSADDR_DSADDR_SHIFT
DECL|SDHC_DSADDR_DSADDR|macro|SDHC_DSADDR_DSADDR
DECL|SDHC_FEVT_AC12CE_MASK|macro|SDHC_FEVT_AC12CE_MASK
DECL|SDHC_FEVT_AC12CE_SHIFT|macro|SDHC_FEVT_AC12CE_SHIFT
DECL|SDHC_FEVT_AC12CE|macro|SDHC_FEVT_AC12CE
DECL|SDHC_FEVT_AC12EBE_MASK|macro|SDHC_FEVT_AC12EBE_MASK
DECL|SDHC_FEVT_AC12EBE_SHIFT|macro|SDHC_FEVT_AC12EBE_SHIFT
DECL|SDHC_FEVT_AC12EBE|macro|SDHC_FEVT_AC12EBE
DECL|SDHC_FEVT_AC12E_MASK|macro|SDHC_FEVT_AC12E_MASK
DECL|SDHC_FEVT_AC12E_SHIFT|macro|SDHC_FEVT_AC12E_SHIFT
DECL|SDHC_FEVT_AC12E|macro|SDHC_FEVT_AC12E
DECL|SDHC_FEVT_AC12IE_MASK|macro|SDHC_FEVT_AC12IE_MASK
DECL|SDHC_FEVT_AC12IE_SHIFT|macro|SDHC_FEVT_AC12IE_SHIFT
DECL|SDHC_FEVT_AC12IE|macro|SDHC_FEVT_AC12IE
DECL|SDHC_FEVT_AC12NE_MASK|macro|SDHC_FEVT_AC12NE_MASK
DECL|SDHC_FEVT_AC12NE_SHIFT|macro|SDHC_FEVT_AC12NE_SHIFT
DECL|SDHC_FEVT_AC12NE|macro|SDHC_FEVT_AC12NE
DECL|SDHC_FEVT_AC12TOE_MASK|macro|SDHC_FEVT_AC12TOE_MASK
DECL|SDHC_FEVT_AC12TOE_SHIFT|macro|SDHC_FEVT_AC12TOE_SHIFT
DECL|SDHC_FEVT_AC12TOE|macro|SDHC_FEVT_AC12TOE
DECL|SDHC_FEVT_CCE_MASK|macro|SDHC_FEVT_CCE_MASK
DECL|SDHC_FEVT_CCE_SHIFT|macro|SDHC_FEVT_CCE_SHIFT
DECL|SDHC_FEVT_CCE|macro|SDHC_FEVT_CCE
DECL|SDHC_FEVT_CEBE_MASK|macro|SDHC_FEVT_CEBE_MASK
DECL|SDHC_FEVT_CEBE_SHIFT|macro|SDHC_FEVT_CEBE_SHIFT
DECL|SDHC_FEVT_CEBE|macro|SDHC_FEVT_CEBE
DECL|SDHC_FEVT_CIE_MASK|macro|SDHC_FEVT_CIE_MASK
DECL|SDHC_FEVT_CIE_SHIFT|macro|SDHC_FEVT_CIE_SHIFT
DECL|SDHC_FEVT_CIE|macro|SDHC_FEVT_CIE
DECL|SDHC_FEVT_CINT_MASK|macro|SDHC_FEVT_CINT_MASK
DECL|SDHC_FEVT_CINT_SHIFT|macro|SDHC_FEVT_CINT_SHIFT
DECL|SDHC_FEVT_CINT|macro|SDHC_FEVT_CINT
DECL|SDHC_FEVT_CNIBAC12E_MASK|macro|SDHC_FEVT_CNIBAC12E_MASK
DECL|SDHC_FEVT_CNIBAC12E_SHIFT|macro|SDHC_FEVT_CNIBAC12E_SHIFT
DECL|SDHC_FEVT_CNIBAC12E|macro|SDHC_FEVT_CNIBAC12E
DECL|SDHC_FEVT_CTOE_MASK|macro|SDHC_FEVT_CTOE_MASK
DECL|SDHC_FEVT_CTOE_SHIFT|macro|SDHC_FEVT_CTOE_SHIFT
DECL|SDHC_FEVT_CTOE|macro|SDHC_FEVT_CTOE
DECL|SDHC_FEVT_DCE_MASK|macro|SDHC_FEVT_DCE_MASK
DECL|SDHC_FEVT_DCE_SHIFT|macro|SDHC_FEVT_DCE_SHIFT
DECL|SDHC_FEVT_DCE|macro|SDHC_FEVT_DCE
DECL|SDHC_FEVT_DEBE_MASK|macro|SDHC_FEVT_DEBE_MASK
DECL|SDHC_FEVT_DEBE_SHIFT|macro|SDHC_FEVT_DEBE_SHIFT
DECL|SDHC_FEVT_DEBE|macro|SDHC_FEVT_DEBE
DECL|SDHC_FEVT_DMAE_MASK|macro|SDHC_FEVT_DMAE_MASK
DECL|SDHC_FEVT_DMAE_SHIFT|macro|SDHC_FEVT_DMAE_SHIFT
DECL|SDHC_FEVT_DMAE|macro|SDHC_FEVT_DMAE
DECL|SDHC_FEVT_DTOE_MASK|macro|SDHC_FEVT_DTOE_MASK
DECL|SDHC_FEVT_DTOE_SHIFT|macro|SDHC_FEVT_DTOE_SHIFT
DECL|SDHC_FEVT_DTOE|macro|SDHC_FEVT_DTOE
DECL|SDHC_HOSTVER_SVN_MASK|macro|SDHC_HOSTVER_SVN_MASK
DECL|SDHC_HOSTVER_SVN_SHIFT|macro|SDHC_HOSTVER_SVN_SHIFT
DECL|SDHC_HOSTVER_SVN|macro|SDHC_HOSTVER_SVN
DECL|SDHC_HOSTVER_VVN_MASK|macro|SDHC_HOSTVER_VVN_MASK
DECL|SDHC_HOSTVER_VVN_SHIFT|macro|SDHC_HOSTVER_VVN_SHIFT
DECL|SDHC_HOSTVER_VVN|macro|SDHC_HOSTVER_VVN
DECL|SDHC_HTCAPBLT_ADMAS_MASK|macro|SDHC_HTCAPBLT_ADMAS_MASK
DECL|SDHC_HTCAPBLT_ADMAS_SHIFT|macro|SDHC_HTCAPBLT_ADMAS_SHIFT
DECL|SDHC_HTCAPBLT_ADMAS|macro|SDHC_HTCAPBLT_ADMAS
DECL|SDHC_HTCAPBLT_DMAS_MASK|macro|SDHC_HTCAPBLT_DMAS_MASK
DECL|SDHC_HTCAPBLT_DMAS_SHIFT|macro|SDHC_HTCAPBLT_DMAS_SHIFT
DECL|SDHC_HTCAPBLT_DMAS|macro|SDHC_HTCAPBLT_DMAS
DECL|SDHC_HTCAPBLT_HSS_MASK|macro|SDHC_HTCAPBLT_HSS_MASK
DECL|SDHC_HTCAPBLT_HSS_SHIFT|macro|SDHC_HTCAPBLT_HSS_SHIFT
DECL|SDHC_HTCAPBLT_HSS|macro|SDHC_HTCAPBLT_HSS
DECL|SDHC_HTCAPBLT_MBL_MASK|macro|SDHC_HTCAPBLT_MBL_MASK
DECL|SDHC_HTCAPBLT_MBL_SHIFT|macro|SDHC_HTCAPBLT_MBL_SHIFT
DECL|SDHC_HTCAPBLT_MBL|macro|SDHC_HTCAPBLT_MBL
DECL|SDHC_HTCAPBLT_SRS_MASK|macro|SDHC_HTCAPBLT_SRS_MASK
DECL|SDHC_HTCAPBLT_SRS_SHIFT|macro|SDHC_HTCAPBLT_SRS_SHIFT
DECL|SDHC_HTCAPBLT_SRS|macro|SDHC_HTCAPBLT_SRS
DECL|SDHC_HTCAPBLT_VS33_MASK|macro|SDHC_HTCAPBLT_VS33_MASK
DECL|SDHC_HTCAPBLT_VS33_SHIFT|macro|SDHC_HTCAPBLT_VS33_SHIFT
DECL|SDHC_HTCAPBLT_VS33|macro|SDHC_HTCAPBLT_VS33
DECL|SDHC_IRQSIGEN_AC12EIEN_MASK|macro|SDHC_IRQSIGEN_AC12EIEN_MASK
DECL|SDHC_IRQSIGEN_AC12EIEN_SHIFT|macro|SDHC_IRQSIGEN_AC12EIEN_SHIFT
DECL|SDHC_IRQSIGEN_AC12EIEN|macro|SDHC_IRQSIGEN_AC12EIEN
DECL|SDHC_IRQSIGEN_BGEIEN_MASK|macro|SDHC_IRQSIGEN_BGEIEN_MASK
DECL|SDHC_IRQSIGEN_BGEIEN_SHIFT|macro|SDHC_IRQSIGEN_BGEIEN_SHIFT
DECL|SDHC_IRQSIGEN_BGEIEN|macro|SDHC_IRQSIGEN_BGEIEN
DECL|SDHC_IRQSIGEN_BRRIEN_MASK|macro|SDHC_IRQSIGEN_BRRIEN_MASK
DECL|SDHC_IRQSIGEN_BRRIEN_SHIFT|macro|SDHC_IRQSIGEN_BRRIEN_SHIFT
DECL|SDHC_IRQSIGEN_BRRIEN|macro|SDHC_IRQSIGEN_BRRIEN
DECL|SDHC_IRQSIGEN_BWRIEN_MASK|macro|SDHC_IRQSIGEN_BWRIEN_MASK
DECL|SDHC_IRQSIGEN_BWRIEN_SHIFT|macro|SDHC_IRQSIGEN_BWRIEN_SHIFT
DECL|SDHC_IRQSIGEN_BWRIEN|macro|SDHC_IRQSIGEN_BWRIEN
DECL|SDHC_IRQSIGEN_CCEIEN_MASK|macro|SDHC_IRQSIGEN_CCEIEN_MASK
DECL|SDHC_IRQSIGEN_CCEIEN_SHIFT|macro|SDHC_IRQSIGEN_CCEIEN_SHIFT
DECL|SDHC_IRQSIGEN_CCEIEN|macro|SDHC_IRQSIGEN_CCEIEN
DECL|SDHC_IRQSIGEN_CCIEN_MASK|macro|SDHC_IRQSIGEN_CCIEN_MASK
DECL|SDHC_IRQSIGEN_CCIEN_SHIFT|macro|SDHC_IRQSIGEN_CCIEN_SHIFT
DECL|SDHC_IRQSIGEN_CCIEN|macro|SDHC_IRQSIGEN_CCIEN
DECL|SDHC_IRQSIGEN_CEBEIEN_MASK|macro|SDHC_IRQSIGEN_CEBEIEN_MASK
DECL|SDHC_IRQSIGEN_CEBEIEN_SHIFT|macro|SDHC_IRQSIGEN_CEBEIEN_SHIFT
DECL|SDHC_IRQSIGEN_CEBEIEN|macro|SDHC_IRQSIGEN_CEBEIEN
DECL|SDHC_IRQSIGEN_CIEIEN_MASK|macro|SDHC_IRQSIGEN_CIEIEN_MASK
DECL|SDHC_IRQSIGEN_CIEIEN_SHIFT|macro|SDHC_IRQSIGEN_CIEIEN_SHIFT
DECL|SDHC_IRQSIGEN_CIEIEN|macro|SDHC_IRQSIGEN_CIEIEN
DECL|SDHC_IRQSIGEN_CINSIEN_MASK|macro|SDHC_IRQSIGEN_CINSIEN_MASK
DECL|SDHC_IRQSIGEN_CINSIEN_SHIFT|macro|SDHC_IRQSIGEN_CINSIEN_SHIFT
DECL|SDHC_IRQSIGEN_CINSIEN|macro|SDHC_IRQSIGEN_CINSIEN
DECL|SDHC_IRQSIGEN_CINTIEN_MASK|macro|SDHC_IRQSIGEN_CINTIEN_MASK
DECL|SDHC_IRQSIGEN_CINTIEN_SHIFT|macro|SDHC_IRQSIGEN_CINTIEN_SHIFT
DECL|SDHC_IRQSIGEN_CINTIEN|macro|SDHC_IRQSIGEN_CINTIEN
DECL|SDHC_IRQSIGEN_CRMIEN_MASK|macro|SDHC_IRQSIGEN_CRMIEN_MASK
DECL|SDHC_IRQSIGEN_CRMIEN_SHIFT|macro|SDHC_IRQSIGEN_CRMIEN_SHIFT
DECL|SDHC_IRQSIGEN_CRMIEN|macro|SDHC_IRQSIGEN_CRMIEN
DECL|SDHC_IRQSIGEN_CTOEIEN_MASK|macro|SDHC_IRQSIGEN_CTOEIEN_MASK
DECL|SDHC_IRQSIGEN_CTOEIEN_SHIFT|macro|SDHC_IRQSIGEN_CTOEIEN_SHIFT
DECL|SDHC_IRQSIGEN_CTOEIEN|macro|SDHC_IRQSIGEN_CTOEIEN
DECL|SDHC_IRQSIGEN_DCEIEN_MASK|macro|SDHC_IRQSIGEN_DCEIEN_MASK
DECL|SDHC_IRQSIGEN_DCEIEN_SHIFT|macro|SDHC_IRQSIGEN_DCEIEN_SHIFT
DECL|SDHC_IRQSIGEN_DCEIEN|macro|SDHC_IRQSIGEN_DCEIEN
DECL|SDHC_IRQSIGEN_DEBEIEN_MASK|macro|SDHC_IRQSIGEN_DEBEIEN_MASK
DECL|SDHC_IRQSIGEN_DEBEIEN_SHIFT|macro|SDHC_IRQSIGEN_DEBEIEN_SHIFT
DECL|SDHC_IRQSIGEN_DEBEIEN|macro|SDHC_IRQSIGEN_DEBEIEN
DECL|SDHC_IRQSIGEN_DINTIEN_MASK|macro|SDHC_IRQSIGEN_DINTIEN_MASK
DECL|SDHC_IRQSIGEN_DINTIEN_SHIFT|macro|SDHC_IRQSIGEN_DINTIEN_SHIFT
DECL|SDHC_IRQSIGEN_DINTIEN|macro|SDHC_IRQSIGEN_DINTIEN
DECL|SDHC_IRQSIGEN_DMAEIEN_MASK|macro|SDHC_IRQSIGEN_DMAEIEN_MASK
DECL|SDHC_IRQSIGEN_DMAEIEN_SHIFT|macro|SDHC_IRQSIGEN_DMAEIEN_SHIFT
DECL|SDHC_IRQSIGEN_DMAEIEN|macro|SDHC_IRQSIGEN_DMAEIEN
DECL|SDHC_IRQSIGEN_DTOEIEN_MASK|macro|SDHC_IRQSIGEN_DTOEIEN_MASK
DECL|SDHC_IRQSIGEN_DTOEIEN_SHIFT|macro|SDHC_IRQSIGEN_DTOEIEN_SHIFT
DECL|SDHC_IRQSIGEN_DTOEIEN|macro|SDHC_IRQSIGEN_DTOEIEN
DECL|SDHC_IRQSIGEN_TCIEN_MASK|macro|SDHC_IRQSIGEN_TCIEN_MASK
DECL|SDHC_IRQSIGEN_TCIEN_SHIFT|macro|SDHC_IRQSIGEN_TCIEN_SHIFT
DECL|SDHC_IRQSIGEN_TCIEN|macro|SDHC_IRQSIGEN_TCIEN
DECL|SDHC_IRQSTATEN_AC12ESEN_MASK|macro|SDHC_IRQSTATEN_AC12ESEN_MASK
DECL|SDHC_IRQSTATEN_AC12ESEN_SHIFT|macro|SDHC_IRQSTATEN_AC12ESEN_SHIFT
DECL|SDHC_IRQSTATEN_AC12ESEN|macro|SDHC_IRQSTATEN_AC12ESEN
DECL|SDHC_IRQSTATEN_BGESEN_MASK|macro|SDHC_IRQSTATEN_BGESEN_MASK
DECL|SDHC_IRQSTATEN_BGESEN_SHIFT|macro|SDHC_IRQSTATEN_BGESEN_SHIFT
DECL|SDHC_IRQSTATEN_BGESEN|macro|SDHC_IRQSTATEN_BGESEN
DECL|SDHC_IRQSTATEN_BRRSEN_MASK|macro|SDHC_IRQSTATEN_BRRSEN_MASK
DECL|SDHC_IRQSTATEN_BRRSEN_SHIFT|macro|SDHC_IRQSTATEN_BRRSEN_SHIFT
DECL|SDHC_IRQSTATEN_BRRSEN|macro|SDHC_IRQSTATEN_BRRSEN
DECL|SDHC_IRQSTATEN_BWRSEN_MASK|macro|SDHC_IRQSTATEN_BWRSEN_MASK
DECL|SDHC_IRQSTATEN_BWRSEN_SHIFT|macro|SDHC_IRQSTATEN_BWRSEN_SHIFT
DECL|SDHC_IRQSTATEN_BWRSEN|macro|SDHC_IRQSTATEN_BWRSEN
DECL|SDHC_IRQSTATEN_CCESEN_MASK|macro|SDHC_IRQSTATEN_CCESEN_MASK
DECL|SDHC_IRQSTATEN_CCESEN_SHIFT|macro|SDHC_IRQSTATEN_CCESEN_SHIFT
DECL|SDHC_IRQSTATEN_CCESEN|macro|SDHC_IRQSTATEN_CCESEN
DECL|SDHC_IRQSTATEN_CCSEN_MASK|macro|SDHC_IRQSTATEN_CCSEN_MASK
DECL|SDHC_IRQSTATEN_CCSEN_SHIFT|macro|SDHC_IRQSTATEN_CCSEN_SHIFT
DECL|SDHC_IRQSTATEN_CCSEN|macro|SDHC_IRQSTATEN_CCSEN
DECL|SDHC_IRQSTATEN_CEBESEN_MASK|macro|SDHC_IRQSTATEN_CEBESEN_MASK
DECL|SDHC_IRQSTATEN_CEBESEN_SHIFT|macro|SDHC_IRQSTATEN_CEBESEN_SHIFT
DECL|SDHC_IRQSTATEN_CEBESEN|macro|SDHC_IRQSTATEN_CEBESEN
DECL|SDHC_IRQSTATEN_CIESEN_MASK|macro|SDHC_IRQSTATEN_CIESEN_MASK
DECL|SDHC_IRQSTATEN_CIESEN_SHIFT|macro|SDHC_IRQSTATEN_CIESEN_SHIFT
DECL|SDHC_IRQSTATEN_CIESEN|macro|SDHC_IRQSTATEN_CIESEN
DECL|SDHC_IRQSTATEN_CINSEN_MASK|macro|SDHC_IRQSTATEN_CINSEN_MASK
DECL|SDHC_IRQSTATEN_CINSEN_SHIFT|macro|SDHC_IRQSTATEN_CINSEN_SHIFT
DECL|SDHC_IRQSTATEN_CINSEN|macro|SDHC_IRQSTATEN_CINSEN
DECL|SDHC_IRQSTATEN_CINTSEN_MASK|macro|SDHC_IRQSTATEN_CINTSEN_MASK
DECL|SDHC_IRQSTATEN_CINTSEN_SHIFT|macro|SDHC_IRQSTATEN_CINTSEN_SHIFT
DECL|SDHC_IRQSTATEN_CINTSEN|macro|SDHC_IRQSTATEN_CINTSEN
DECL|SDHC_IRQSTATEN_CRMSEN_MASK|macro|SDHC_IRQSTATEN_CRMSEN_MASK
DECL|SDHC_IRQSTATEN_CRMSEN_SHIFT|macro|SDHC_IRQSTATEN_CRMSEN_SHIFT
DECL|SDHC_IRQSTATEN_CRMSEN|macro|SDHC_IRQSTATEN_CRMSEN
DECL|SDHC_IRQSTATEN_CTOESEN_MASK|macro|SDHC_IRQSTATEN_CTOESEN_MASK
DECL|SDHC_IRQSTATEN_CTOESEN_SHIFT|macro|SDHC_IRQSTATEN_CTOESEN_SHIFT
DECL|SDHC_IRQSTATEN_CTOESEN|macro|SDHC_IRQSTATEN_CTOESEN
DECL|SDHC_IRQSTATEN_DCESEN_MASK|macro|SDHC_IRQSTATEN_DCESEN_MASK
DECL|SDHC_IRQSTATEN_DCESEN_SHIFT|macro|SDHC_IRQSTATEN_DCESEN_SHIFT
DECL|SDHC_IRQSTATEN_DCESEN|macro|SDHC_IRQSTATEN_DCESEN
DECL|SDHC_IRQSTATEN_DEBESEN_MASK|macro|SDHC_IRQSTATEN_DEBESEN_MASK
DECL|SDHC_IRQSTATEN_DEBESEN_SHIFT|macro|SDHC_IRQSTATEN_DEBESEN_SHIFT
DECL|SDHC_IRQSTATEN_DEBESEN|macro|SDHC_IRQSTATEN_DEBESEN
DECL|SDHC_IRQSTATEN_DINTSEN_MASK|macro|SDHC_IRQSTATEN_DINTSEN_MASK
DECL|SDHC_IRQSTATEN_DINTSEN_SHIFT|macro|SDHC_IRQSTATEN_DINTSEN_SHIFT
DECL|SDHC_IRQSTATEN_DINTSEN|macro|SDHC_IRQSTATEN_DINTSEN
DECL|SDHC_IRQSTATEN_DMAESEN_MASK|macro|SDHC_IRQSTATEN_DMAESEN_MASK
DECL|SDHC_IRQSTATEN_DMAESEN_SHIFT|macro|SDHC_IRQSTATEN_DMAESEN_SHIFT
DECL|SDHC_IRQSTATEN_DMAESEN|macro|SDHC_IRQSTATEN_DMAESEN
DECL|SDHC_IRQSTATEN_DTOESEN_MASK|macro|SDHC_IRQSTATEN_DTOESEN_MASK
DECL|SDHC_IRQSTATEN_DTOESEN_SHIFT|macro|SDHC_IRQSTATEN_DTOESEN_SHIFT
DECL|SDHC_IRQSTATEN_DTOESEN|macro|SDHC_IRQSTATEN_DTOESEN
DECL|SDHC_IRQSTATEN_TCSEN_MASK|macro|SDHC_IRQSTATEN_TCSEN_MASK
DECL|SDHC_IRQSTATEN_TCSEN_SHIFT|macro|SDHC_IRQSTATEN_TCSEN_SHIFT
DECL|SDHC_IRQSTATEN_TCSEN|macro|SDHC_IRQSTATEN_TCSEN
DECL|SDHC_IRQSTAT_AC12E_MASK|macro|SDHC_IRQSTAT_AC12E_MASK
DECL|SDHC_IRQSTAT_AC12E_SHIFT|macro|SDHC_IRQSTAT_AC12E_SHIFT
DECL|SDHC_IRQSTAT_AC12E|macro|SDHC_IRQSTAT_AC12E
DECL|SDHC_IRQSTAT_BGE_MASK|macro|SDHC_IRQSTAT_BGE_MASK
DECL|SDHC_IRQSTAT_BGE_SHIFT|macro|SDHC_IRQSTAT_BGE_SHIFT
DECL|SDHC_IRQSTAT_BGE|macro|SDHC_IRQSTAT_BGE
DECL|SDHC_IRQSTAT_BRR_MASK|macro|SDHC_IRQSTAT_BRR_MASK
DECL|SDHC_IRQSTAT_BRR_SHIFT|macro|SDHC_IRQSTAT_BRR_SHIFT
DECL|SDHC_IRQSTAT_BRR|macro|SDHC_IRQSTAT_BRR
DECL|SDHC_IRQSTAT_BWR_MASK|macro|SDHC_IRQSTAT_BWR_MASK
DECL|SDHC_IRQSTAT_BWR_SHIFT|macro|SDHC_IRQSTAT_BWR_SHIFT
DECL|SDHC_IRQSTAT_BWR|macro|SDHC_IRQSTAT_BWR
DECL|SDHC_IRQSTAT_CCE_MASK|macro|SDHC_IRQSTAT_CCE_MASK
DECL|SDHC_IRQSTAT_CCE_SHIFT|macro|SDHC_IRQSTAT_CCE_SHIFT
DECL|SDHC_IRQSTAT_CCE|macro|SDHC_IRQSTAT_CCE
DECL|SDHC_IRQSTAT_CC_MASK|macro|SDHC_IRQSTAT_CC_MASK
DECL|SDHC_IRQSTAT_CC_SHIFT|macro|SDHC_IRQSTAT_CC_SHIFT
DECL|SDHC_IRQSTAT_CC|macro|SDHC_IRQSTAT_CC
DECL|SDHC_IRQSTAT_CEBE_MASK|macro|SDHC_IRQSTAT_CEBE_MASK
DECL|SDHC_IRQSTAT_CEBE_SHIFT|macro|SDHC_IRQSTAT_CEBE_SHIFT
DECL|SDHC_IRQSTAT_CEBE|macro|SDHC_IRQSTAT_CEBE
DECL|SDHC_IRQSTAT_CIE_MASK|macro|SDHC_IRQSTAT_CIE_MASK
DECL|SDHC_IRQSTAT_CIE_SHIFT|macro|SDHC_IRQSTAT_CIE_SHIFT
DECL|SDHC_IRQSTAT_CIE|macro|SDHC_IRQSTAT_CIE
DECL|SDHC_IRQSTAT_CINS_MASK|macro|SDHC_IRQSTAT_CINS_MASK
DECL|SDHC_IRQSTAT_CINS_SHIFT|macro|SDHC_IRQSTAT_CINS_SHIFT
DECL|SDHC_IRQSTAT_CINS|macro|SDHC_IRQSTAT_CINS
DECL|SDHC_IRQSTAT_CINT_MASK|macro|SDHC_IRQSTAT_CINT_MASK
DECL|SDHC_IRQSTAT_CINT_SHIFT|macro|SDHC_IRQSTAT_CINT_SHIFT
DECL|SDHC_IRQSTAT_CINT|macro|SDHC_IRQSTAT_CINT
DECL|SDHC_IRQSTAT_CRM_MASK|macro|SDHC_IRQSTAT_CRM_MASK
DECL|SDHC_IRQSTAT_CRM_SHIFT|macro|SDHC_IRQSTAT_CRM_SHIFT
DECL|SDHC_IRQSTAT_CRM|macro|SDHC_IRQSTAT_CRM
DECL|SDHC_IRQSTAT_CTOE_MASK|macro|SDHC_IRQSTAT_CTOE_MASK
DECL|SDHC_IRQSTAT_CTOE_SHIFT|macro|SDHC_IRQSTAT_CTOE_SHIFT
DECL|SDHC_IRQSTAT_CTOE|macro|SDHC_IRQSTAT_CTOE
DECL|SDHC_IRQSTAT_DCE_MASK|macro|SDHC_IRQSTAT_DCE_MASK
DECL|SDHC_IRQSTAT_DCE_SHIFT|macro|SDHC_IRQSTAT_DCE_SHIFT
DECL|SDHC_IRQSTAT_DCE|macro|SDHC_IRQSTAT_DCE
DECL|SDHC_IRQSTAT_DEBE_MASK|macro|SDHC_IRQSTAT_DEBE_MASK
DECL|SDHC_IRQSTAT_DEBE_SHIFT|macro|SDHC_IRQSTAT_DEBE_SHIFT
DECL|SDHC_IRQSTAT_DEBE|macro|SDHC_IRQSTAT_DEBE
DECL|SDHC_IRQSTAT_DINT_MASK|macro|SDHC_IRQSTAT_DINT_MASK
DECL|SDHC_IRQSTAT_DINT_SHIFT|macro|SDHC_IRQSTAT_DINT_SHIFT
DECL|SDHC_IRQSTAT_DINT|macro|SDHC_IRQSTAT_DINT
DECL|SDHC_IRQSTAT_DMAE_MASK|macro|SDHC_IRQSTAT_DMAE_MASK
DECL|SDHC_IRQSTAT_DMAE_SHIFT|macro|SDHC_IRQSTAT_DMAE_SHIFT
DECL|SDHC_IRQSTAT_DMAE|macro|SDHC_IRQSTAT_DMAE
DECL|SDHC_IRQSTAT_DTOE_MASK|macro|SDHC_IRQSTAT_DTOE_MASK
DECL|SDHC_IRQSTAT_DTOE_SHIFT|macro|SDHC_IRQSTAT_DTOE_SHIFT
DECL|SDHC_IRQSTAT_DTOE|macro|SDHC_IRQSTAT_DTOE
DECL|SDHC_IRQSTAT_TC_MASK|macro|SDHC_IRQSTAT_TC_MASK
DECL|SDHC_IRQSTAT_TC_SHIFT|macro|SDHC_IRQSTAT_TC_SHIFT
DECL|SDHC_IRQSTAT_TC|macro|SDHC_IRQSTAT_TC
DECL|SDHC_IRQS|macro|SDHC_IRQS
DECL|SDHC_IRQn|enumerator|SDHC_IRQn = 81, /**< SDHC interrupt */
DECL|SDHC_MMCBOOT_AUTOSABGEN_MASK|macro|SDHC_MMCBOOT_AUTOSABGEN_MASK
DECL|SDHC_MMCBOOT_AUTOSABGEN_SHIFT|macro|SDHC_MMCBOOT_AUTOSABGEN_SHIFT
DECL|SDHC_MMCBOOT_AUTOSABGEN|macro|SDHC_MMCBOOT_AUTOSABGEN
DECL|SDHC_MMCBOOT_BOOTACK_MASK|macro|SDHC_MMCBOOT_BOOTACK_MASK
DECL|SDHC_MMCBOOT_BOOTACK_SHIFT|macro|SDHC_MMCBOOT_BOOTACK_SHIFT
DECL|SDHC_MMCBOOT_BOOTACK|macro|SDHC_MMCBOOT_BOOTACK
DECL|SDHC_MMCBOOT_BOOTBLKCNT_MASK|macro|SDHC_MMCBOOT_BOOTBLKCNT_MASK
DECL|SDHC_MMCBOOT_BOOTBLKCNT_SHIFT|macro|SDHC_MMCBOOT_BOOTBLKCNT_SHIFT
DECL|SDHC_MMCBOOT_BOOTBLKCNT|macro|SDHC_MMCBOOT_BOOTBLKCNT
DECL|SDHC_MMCBOOT_BOOTEN_MASK|macro|SDHC_MMCBOOT_BOOTEN_MASK
DECL|SDHC_MMCBOOT_BOOTEN_SHIFT|macro|SDHC_MMCBOOT_BOOTEN_SHIFT
DECL|SDHC_MMCBOOT_BOOTEN|macro|SDHC_MMCBOOT_BOOTEN
DECL|SDHC_MMCBOOT_BOOTMODE_MASK|macro|SDHC_MMCBOOT_BOOTMODE_MASK
DECL|SDHC_MMCBOOT_BOOTMODE_SHIFT|macro|SDHC_MMCBOOT_BOOTMODE_SHIFT
DECL|SDHC_MMCBOOT_BOOTMODE|macro|SDHC_MMCBOOT_BOOTMODE
DECL|SDHC_MMCBOOT_DTOCVACK_MASK|macro|SDHC_MMCBOOT_DTOCVACK_MASK
DECL|SDHC_MMCBOOT_DTOCVACK_SHIFT|macro|SDHC_MMCBOOT_DTOCVACK_SHIFT
DECL|SDHC_MMCBOOT_DTOCVACK|macro|SDHC_MMCBOOT_DTOCVACK
DECL|SDHC_PROCTL_CDSS_MASK|macro|SDHC_PROCTL_CDSS_MASK
DECL|SDHC_PROCTL_CDSS_SHIFT|macro|SDHC_PROCTL_CDSS_SHIFT
DECL|SDHC_PROCTL_CDSS|macro|SDHC_PROCTL_CDSS
DECL|SDHC_PROCTL_CDTL_MASK|macro|SDHC_PROCTL_CDTL_MASK
DECL|SDHC_PROCTL_CDTL_SHIFT|macro|SDHC_PROCTL_CDTL_SHIFT
DECL|SDHC_PROCTL_CDTL|macro|SDHC_PROCTL_CDTL
DECL|SDHC_PROCTL_CREQ_MASK|macro|SDHC_PROCTL_CREQ_MASK
DECL|SDHC_PROCTL_CREQ_SHIFT|macro|SDHC_PROCTL_CREQ_SHIFT
DECL|SDHC_PROCTL_CREQ|macro|SDHC_PROCTL_CREQ
DECL|SDHC_PROCTL_D3CD_MASK|macro|SDHC_PROCTL_D3CD_MASK
DECL|SDHC_PROCTL_D3CD_SHIFT|macro|SDHC_PROCTL_D3CD_SHIFT
DECL|SDHC_PROCTL_D3CD|macro|SDHC_PROCTL_D3CD
DECL|SDHC_PROCTL_DMAS_MASK|macro|SDHC_PROCTL_DMAS_MASK
DECL|SDHC_PROCTL_DMAS_SHIFT|macro|SDHC_PROCTL_DMAS_SHIFT
DECL|SDHC_PROCTL_DMAS|macro|SDHC_PROCTL_DMAS
DECL|SDHC_PROCTL_DTW_MASK|macro|SDHC_PROCTL_DTW_MASK
DECL|SDHC_PROCTL_DTW_SHIFT|macro|SDHC_PROCTL_DTW_SHIFT
DECL|SDHC_PROCTL_DTW|macro|SDHC_PROCTL_DTW
DECL|SDHC_PROCTL_EMODE_MASK|macro|SDHC_PROCTL_EMODE_MASK
DECL|SDHC_PROCTL_EMODE_SHIFT|macro|SDHC_PROCTL_EMODE_SHIFT
DECL|SDHC_PROCTL_EMODE|macro|SDHC_PROCTL_EMODE
DECL|SDHC_PROCTL_IABG_MASK|macro|SDHC_PROCTL_IABG_MASK
DECL|SDHC_PROCTL_IABG_SHIFT|macro|SDHC_PROCTL_IABG_SHIFT
DECL|SDHC_PROCTL_IABG|macro|SDHC_PROCTL_IABG
DECL|SDHC_PROCTL_LCTL_MASK|macro|SDHC_PROCTL_LCTL_MASK
DECL|SDHC_PROCTL_LCTL_SHIFT|macro|SDHC_PROCTL_LCTL_SHIFT
DECL|SDHC_PROCTL_LCTL|macro|SDHC_PROCTL_LCTL
DECL|SDHC_PROCTL_RWCTL_MASK|macro|SDHC_PROCTL_RWCTL_MASK
DECL|SDHC_PROCTL_RWCTL_SHIFT|macro|SDHC_PROCTL_RWCTL_SHIFT
DECL|SDHC_PROCTL_RWCTL|macro|SDHC_PROCTL_RWCTL
DECL|SDHC_PROCTL_SABGREQ_MASK|macro|SDHC_PROCTL_SABGREQ_MASK
DECL|SDHC_PROCTL_SABGREQ_SHIFT|macro|SDHC_PROCTL_SABGREQ_SHIFT
DECL|SDHC_PROCTL_SABGREQ|macro|SDHC_PROCTL_SABGREQ
DECL|SDHC_PROCTL_WECINS_MASK|macro|SDHC_PROCTL_WECINS_MASK
DECL|SDHC_PROCTL_WECINS_SHIFT|macro|SDHC_PROCTL_WECINS_SHIFT
DECL|SDHC_PROCTL_WECINS|macro|SDHC_PROCTL_WECINS
DECL|SDHC_PROCTL_WECINT_MASK|macro|SDHC_PROCTL_WECINT_MASK
DECL|SDHC_PROCTL_WECINT_SHIFT|macro|SDHC_PROCTL_WECINT_SHIFT
DECL|SDHC_PROCTL_WECINT|macro|SDHC_PROCTL_WECINT
DECL|SDHC_PROCTL_WECRM_MASK|macro|SDHC_PROCTL_WECRM_MASK
DECL|SDHC_PROCTL_WECRM_SHIFT|macro|SDHC_PROCTL_WECRM_SHIFT
DECL|SDHC_PROCTL_WECRM|macro|SDHC_PROCTL_WECRM
DECL|SDHC_PRSSTAT_BREN_MASK|macro|SDHC_PRSSTAT_BREN_MASK
DECL|SDHC_PRSSTAT_BREN_SHIFT|macro|SDHC_PRSSTAT_BREN_SHIFT
DECL|SDHC_PRSSTAT_BREN|macro|SDHC_PRSSTAT_BREN
DECL|SDHC_PRSSTAT_BWEN_MASK|macro|SDHC_PRSSTAT_BWEN_MASK
DECL|SDHC_PRSSTAT_BWEN_SHIFT|macro|SDHC_PRSSTAT_BWEN_SHIFT
DECL|SDHC_PRSSTAT_BWEN|macro|SDHC_PRSSTAT_BWEN
DECL|SDHC_PRSSTAT_CDIHB_MASK|macro|SDHC_PRSSTAT_CDIHB_MASK
DECL|SDHC_PRSSTAT_CDIHB_SHIFT|macro|SDHC_PRSSTAT_CDIHB_SHIFT
DECL|SDHC_PRSSTAT_CDIHB|macro|SDHC_PRSSTAT_CDIHB
DECL|SDHC_PRSSTAT_CIHB_MASK|macro|SDHC_PRSSTAT_CIHB_MASK
DECL|SDHC_PRSSTAT_CIHB_SHIFT|macro|SDHC_PRSSTAT_CIHB_SHIFT
DECL|SDHC_PRSSTAT_CIHB|macro|SDHC_PRSSTAT_CIHB
DECL|SDHC_PRSSTAT_CINS_MASK|macro|SDHC_PRSSTAT_CINS_MASK
DECL|SDHC_PRSSTAT_CINS_SHIFT|macro|SDHC_PRSSTAT_CINS_SHIFT
DECL|SDHC_PRSSTAT_CINS|macro|SDHC_PRSSTAT_CINS
DECL|SDHC_PRSSTAT_CLSL_MASK|macro|SDHC_PRSSTAT_CLSL_MASK
DECL|SDHC_PRSSTAT_CLSL_SHIFT|macro|SDHC_PRSSTAT_CLSL_SHIFT
DECL|SDHC_PRSSTAT_CLSL|macro|SDHC_PRSSTAT_CLSL
DECL|SDHC_PRSSTAT_DLA_MASK|macro|SDHC_PRSSTAT_DLA_MASK
DECL|SDHC_PRSSTAT_DLA_SHIFT|macro|SDHC_PRSSTAT_DLA_SHIFT
DECL|SDHC_PRSSTAT_DLA|macro|SDHC_PRSSTAT_DLA
DECL|SDHC_PRSSTAT_DLSL_MASK|macro|SDHC_PRSSTAT_DLSL_MASK
DECL|SDHC_PRSSTAT_DLSL_SHIFT|macro|SDHC_PRSSTAT_DLSL_SHIFT
DECL|SDHC_PRSSTAT_DLSL|macro|SDHC_PRSSTAT_DLSL
DECL|SDHC_PRSSTAT_HCKOFF_MASK|macro|SDHC_PRSSTAT_HCKOFF_MASK
DECL|SDHC_PRSSTAT_HCKOFF_SHIFT|macro|SDHC_PRSSTAT_HCKOFF_SHIFT
DECL|SDHC_PRSSTAT_HCKOFF|macro|SDHC_PRSSTAT_HCKOFF
DECL|SDHC_PRSSTAT_IPGOFF_MASK|macro|SDHC_PRSSTAT_IPGOFF_MASK
DECL|SDHC_PRSSTAT_IPGOFF_SHIFT|macro|SDHC_PRSSTAT_IPGOFF_SHIFT
DECL|SDHC_PRSSTAT_IPGOFF|macro|SDHC_PRSSTAT_IPGOFF
DECL|SDHC_PRSSTAT_PEROFF_MASK|macro|SDHC_PRSSTAT_PEROFF_MASK
DECL|SDHC_PRSSTAT_PEROFF_SHIFT|macro|SDHC_PRSSTAT_PEROFF_SHIFT
DECL|SDHC_PRSSTAT_PEROFF|macro|SDHC_PRSSTAT_PEROFF
DECL|SDHC_PRSSTAT_RTA_MASK|macro|SDHC_PRSSTAT_RTA_MASK
DECL|SDHC_PRSSTAT_RTA_SHIFT|macro|SDHC_PRSSTAT_RTA_SHIFT
DECL|SDHC_PRSSTAT_RTA|macro|SDHC_PRSSTAT_RTA
DECL|SDHC_PRSSTAT_SDOFF_MASK|macro|SDHC_PRSSTAT_SDOFF_MASK
DECL|SDHC_PRSSTAT_SDOFF_SHIFT|macro|SDHC_PRSSTAT_SDOFF_SHIFT
DECL|SDHC_PRSSTAT_SDOFF|macro|SDHC_PRSSTAT_SDOFF
DECL|SDHC_PRSSTAT_SDSTB_MASK|macro|SDHC_PRSSTAT_SDSTB_MASK
DECL|SDHC_PRSSTAT_SDSTB_SHIFT|macro|SDHC_PRSSTAT_SDSTB_SHIFT
DECL|SDHC_PRSSTAT_SDSTB|macro|SDHC_PRSSTAT_SDSTB
DECL|SDHC_PRSSTAT_WTA_MASK|macro|SDHC_PRSSTAT_WTA_MASK
DECL|SDHC_PRSSTAT_WTA_SHIFT|macro|SDHC_PRSSTAT_WTA_SHIFT
DECL|SDHC_PRSSTAT_WTA|macro|SDHC_PRSSTAT_WTA
DECL|SDHC_SYSCTL_DTOCV_MASK|macro|SDHC_SYSCTL_DTOCV_MASK
DECL|SDHC_SYSCTL_DTOCV_SHIFT|macro|SDHC_SYSCTL_DTOCV_SHIFT
DECL|SDHC_SYSCTL_DTOCV|macro|SDHC_SYSCTL_DTOCV
DECL|SDHC_SYSCTL_DVS_MASK|macro|SDHC_SYSCTL_DVS_MASK
DECL|SDHC_SYSCTL_DVS_SHIFT|macro|SDHC_SYSCTL_DVS_SHIFT
DECL|SDHC_SYSCTL_DVS|macro|SDHC_SYSCTL_DVS
DECL|SDHC_SYSCTL_HCKEN_MASK|macro|SDHC_SYSCTL_HCKEN_MASK
DECL|SDHC_SYSCTL_HCKEN_SHIFT|macro|SDHC_SYSCTL_HCKEN_SHIFT
DECL|SDHC_SYSCTL_HCKEN|macro|SDHC_SYSCTL_HCKEN
DECL|SDHC_SYSCTL_INITA_MASK|macro|SDHC_SYSCTL_INITA_MASK
DECL|SDHC_SYSCTL_INITA_SHIFT|macro|SDHC_SYSCTL_INITA_SHIFT
DECL|SDHC_SYSCTL_INITA|macro|SDHC_SYSCTL_INITA
DECL|SDHC_SYSCTL_IPGEN_MASK|macro|SDHC_SYSCTL_IPGEN_MASK
DECL|SDHC_SYSCTL_IPGEN_SHIFT|macro|SDHC_SYSCTL_IPGEN_SHIFT
DECL|SDHC_SYSCTL_IPGEN|macro|SDHC_SYSCTL_IPGEN
DECL|SDHC_SYSCTL_PEREN_MASK|macro|SDHC_SYSCTL_PEREN_MASK
DECL|SDHC_SYSCTL_PEREN_SHIFT|macro|SDHC_SYSCTL_PEREN_SHIFT
DECL|SDHC_SYSCTL_PEREN|macro|SDHC_SYSCTL_PEREN
DECL|SDHC_SYSCTL_RSTA_MASK|macro|SDHC_SYSCTL_RSTA_MASK
DECL|SDHC_SYSCTL_RSTA_SHIFT|macro|SDHC_SYSCTL_RSTA_SHIFT
DECL|SDHC_SYSCTL_RSTA|macro|SDHC_SYSCTL_RSTA
DECL|SDHC_SYSCTL_RSTC_MASK|macro|SDHC_SYSCTL_RSTC_MASK
DECL|SDHC_SYSCTL_RSTC_SHIFT|macro|SDHC_SYSCTL_RSTC_SHIFT
DECL|SDHC_SYSCTL_RSTC|macro|SDHC_SYSCTL_RSTC
DECL|SDHC_SYSCTL_RSTD_MASK|macro|SDHC_SYSCTL_RSTD_MASK
DECL|SDHC_SYSCTL_RSTD_SHIFT|macro|SDHC_SYSCTL_RSTD_SHIFT
DECL|SDHC_SYSCTL_RSTD|macro|SDHC_SYSCTL_RSTD
DECL|SDHC_SYSCTL_SDCLKEN_MASK|macro|SDHC_SYSCTL_SDCLKEN_MASK
DECL|SDHC_SYSCTL_SDCLKEN_SHIFT|macro|SDHC_SYSCTL_SDCLKEN_SHIFT
DECL|SDHC_SYSCTL_SDCLKEN|macro|SDHC_SYSCTL_SDCLKEN
DECL|SDHC_SYSCTL_SDCLKFS_MASK|macro|SDHC_SYSCTL_SDCLKFS_MASK
DECL|SDHC_SYSCTL_SDCLKFS_SHIFT|macro|SDHC_SYSCTL_SDCLKFS_SHIFT
DECL|SDHC_SYSCTL_SDCLKFS|macro|SDHC_SYSCTL_SDCLKFS
DECL|SDHC_Type|typedef|} SDHC_Type;
DECL|SDHC_VENDOR_EXBLKNU_MASK|macro|SDHC_VENDOR_EXBLKNU_MASK
DECL|SDHC_VENDOR_EXBLKNU_SHIFT|macro|SDHC_VENDOR_EXBLKNU_SHIFT
DECL|SDHC_VENDOR_EXBLKNU|macro|SDHC_VENDOR_EXBLKNU
DECL|SDHC_VENDOR_EXTDMAEN_MASK|macro|SDHC_VENDOR_EXTDMAEN_MASK
DECL|SDHC_VENDOR_EXTDMAEN_SHIFT|macro|SDHC_VENDOR_EXTDMAEN_SHIFT
DECL|SDHC_VENDOR_EXTDMAEN|macro|SDHC_VENDOR_EXTDMAEN
DECL|SDHC_VENDOR_INTSTVAL_MASK|macro|SDHC_VENDOR_INTSTVAL_MASK
DECL|SDHC_VENDOR_INTSTVAL_SHIFT|macro|SDHC_VENDOR_INTSTVAL_SHIFT
DECL|SDHC_VENDOR_INTSTVAL|macro|SDHC_VENDOR_INTSTVAL
DECL|SDHC_WML_RDWML_MASK|macro|SDHC_WML_RDWML_MASK
DECL|SDHC_WML_RDWML_SHIFT|macro|SDHC_WML_RDWML_SHIFT
DECL|SDHC_WML_RDWML|macro|SDHC_WML_RDWML
DECL|SDHC_WML_WRWML_MASK|macro|SDHC_WML_WRWML_MASK
DECL|SDHC_WML_WRWML_SHIFT|macro|SDHC_WML_WRWML_SHIFT
DECL|SDHC_WML_WRWML|macro|SDHC_WML_WRWML
DECL|SDHC_XFERTYP_AC12EN_MASK|macro|SDHC_XFERTYP_AC12EN_MASK
DECL|SDHC_XFERTYP_AC12EN_SHIFT|macro|SDHC_XFERTYP_AC12EN_SHIFT
DECL|SDHC_XFERTYP_AC12EN|macro|SDHC_XFERTYP_AC12EN
DECL|SDHC_XFERTYP_BCEN_MASK|macro|SDHC_XFERTYP_BCEN_MASK
DECL|SDHC_XFERTYP_BCEN_SHIFT|macro|SDHC_XFERTYP_BCEN_SHIFT
DECL|SDHC_XFERTYP_BCEN|macro|SDHC_XFERTYP_BCEN
DECL|SDHC_XFERTYP_CCCEN_MASK|macro|SDHC_XFERTYP_CCCEN_MASK
DECL|SDHC_XFERTYP_CCCEN_SHIFT|macro|SDHC_XFERTYP_CCCEN_SHIFT
DECL|SDHC_XFERTYP_CCCEN|macro|SDHC_XFERTYP_CCCEN
DECL|SDHC_XFERTYP_CICEN_MASK|macro|SDHC_XFERTYP_CICEN_MASK
DECL|SDHC_XFERTYP_CICEN_SHIFT|macro|SDHC_XFERTYP_CICEN_SHIFT
DECL|SDHC_XFERTYP_CICEN|macro|SDHC_XFERTYP_CICEN
DECL|SDHC_XFERTYP_CMDINX_MASK|macro|SDHC_XFERTYP_CMDINX_MASK
DECL|SDHC_XFERTYP_CMDINX_SHIFT|macro|SDHC_XFERTYP_CMDINX_SHIFT
DECL|SDHC_XFERTYP_CMDINX|macro|SDHC_XFERTYP_CMDINX
DECL|SDHC_XFERTYP_CMDTYP_MASK|macro|SDHC_XFERTYP_CMDTYP_MASK
DECL|SDHC_XFERTYP_CMDTYP_SHIFT|macro|SDHC_XFERTYP_CMDTYP_SHIFT
DECL|SDHC_XFERTYP_CMDTYP|macro|SDHC_XFERTYP_CMDTYP
DECL|SDHC_XFERTYP_DMAEN_MASK|macro|SDHC_XFERTYP_DMAEN_MASK
DECL|SDHC_XFERTYP_DMAEN_SHIFT|macro|SDHC_XFERTYP_DMAEN_SHIFT
DECL|SDHC_XFERTYP_DMAEN|macro|SDHC_XFERTYP_DMAEN
DECL|SDHC_XFERTYP_DPSEL_MASK|macro|SDHC_XFERTYP_DPSEL_MASK
DECL|SDHC_XFERTYP_DPSEL_SHIFT|macro|SDHC_XFERTYP_DPSEL_SHIFT
DECL|SDHC_XFERTYP_DPSEL|macro|SDHC_XFERTYP_DPSEL
DECL|SDHC_XFERTYP_DTDSEL_MASK|macro|SDHC_XFERTYP_DTDSEL_MASK
DECL|SDHC_XFERTYP_DTDSEL_SHIFT|macro|SDHC_XFERTYP_DTDSEL_SHIFT
DECL|SDHC_XFERTYP_DTDSEL|macro|SDHC_XFERTYP_DTDSEL
DECL|SDHC_XFERTYP_MSBSEL_MASK|macro|SDHC_XFERTYP_MSBSEL_MASK
DECL|SDHC_XFERTYP_MSBSEL_SHIFT|macro|SDHC_XFERTYP_MSBSEL_SHIFT
DECL|SDHC_XFERTYP_MSBSEL|macro|SDHC_XFERTYP_MSBSEL
DECL|SDHC_XFERTYP_RSPTYP_MASK|macro|SDHC_XFERTYP_RSPTYP_MASK
DECL|SDHC_XFERTYP_RSPTYP_SHIFT|macro|SDHC_XFERTYP_RSPTYP_SHIFT
DECL|SDHC_XFERTYP_RSPTYP|macro|SDHC_XFERTYP_RSPTYP
DECL|SDHC|macro|SDHC
DECL|SDID|member|__I uint32_t SDID; /**< System Device Identification Register, offset: 0x1024 */
DECL|SEEI|member|__O uint8_t SEEI; /**< Set Enable Error Interrupt Register, offset: 0x19 */
DECL|SERQ|member|__O uint8_t SERQ; /**< Set Enable Request Register, offset: 0x1B */
DECL|SERV|member|__O uint8_t SERV; /**< Service Register, offset: 0x1 */
DECL|SET|member|} SET[4][4];
DECL|SFIFO|member|__IO uint8_t SFIFO; /**< UART FIFO Status Register, offset: 0x12 */
DECL|SIM_BASE_ADDRS|macro|SIM_BASE_ADDRS
DECL|SIM_BASE_PTRS|macro|SIM_BASE_PTRS
DECL|SIM_BASE|macro|SIM_BASE
DECL|SIM_CLKDIV1_OUTDIV1_MASK|macro|SIM_CLKDIV1_OUTDIV1_MASK
DECL|SIM_CLKDIV1_OUTDIV1_SHIFT|macro|SIM_CLKDIV1_OUTDIV1_SHIFT
DECL|SIM_CLKDIV1_OUTDIV1|macro|SIM_CLKDIV1_OUTDIV1
DECL|SIM_CLKDIV1_OUTDIV2_MASK|macro|SIM_CLKDIV1_OUTDIV2_MASK
DECL|SIM_CLKDIV1_OUTDIV2_SHIFT|macro|SIM_CLKDIV1_OUTDIV2_SHIFT
DECL|SIM_CLKDIV1_OUTDIV2|macro|SIM_CLKDIV1_OUTDIV2
DECL|SIM_CLKDIV1_OUTDIV3_MASK|macro|SIM_CLKDIV1_OUTDIV3_MASK
DECL|SIM_CLKDIV1_OUTDIV3_SHIFT|macro|SIM_CLKDIV1_OUTDIV3_SHIFT
DECL|SIM_CLKDIV1_OUTDIV3|macro|SIM_CLKDIV1_OUTDIV3
DECL|SIM_CLKDIV1_OUTDIV4_MASK|macro|SIM_CLKDIV1_OUTDIV4_MASK
DECL|SIM_CLKDIV1_OUTDIV4_SHIFT|macro|SIM_CLKDIV1_OUTDIV4_SHIFT
DECL|SIM_CLKDIV1_OUTDIV4|macro|SIM_CLKDIV1_OUTDIV4
DECL|SIM_CLKDIV2_USBDIV_MASK|macro|SIM_CLKDIV2_USBDIV_MASK
DECL|SIM_CLKDIV2_USBDIV_SHIFT|macro|SIM_CLKDIV2_USBDIV_SHIFT
DECL|SIM_CLKDIV2_USBDIV|macro|SIM_CLKDIV2_USBDIV
DECL|SIM_CLKDIV2_USBFRAC_MASK|macro|SIM_CLKDIV2_USBFRAC_MASK
DECL|SIM_CLKDIV2_USBFRAC_SHIFT|macro|SIM_CLKDIV2_USBFRAC_SHIFT
DECL|SIM_CLKDIV2_USBFRAC|macro|SIM_CLKDIV2_USBFRAC
DECL|SIM_FCFG1_DEPART_MASK|macro|SIM_FCFG1_DEPART_MASK
DECL|SIM_FCFG1_DEPART_SHIFT|macro|SIM_FCFG1_DEPART_SHIFT
DECL|SIM_FCFG1_DEPART|macro|SIM_FCFG1_DEPART
DECL|SIM_FCFG1_EESIZE_MASK|macro|SIM_FCFG1_EESIZE_MASK
DECL|SIM_FCFG1_EESIZE_SHIFT|macro|SIM_FCFG1_EESIZE_SHIFT
DECL|SIM_FCFG1_EESIZE|macro|SIM_FCFG1_EESIZE
DECL|SIM_FCFG1_FLASHDIS_MASK|macro|SIM_FCFG1_FLASHDIS_MASK
DECL|SIM_FCFG1_FLASHDIS_SHIFT|macro|SIM_FCFG1_FLASHDIS_SHIFT
DECL|SIM_FCFG1_FLASHDIS|macro|SIM_FCFG1_FLASHDIS
DECL|SIM_FCFG1_FLASHDOZE_MASK|macro|SIM_FCFG1_FLASHDOZE_MASK
DECL|SIM_FCFG1_FLASHDOZE_SHIFT|macro|SIM_FCFG1_FLASHDOZE_SHIFT
DECL|SIM_FCFG1_FLASHDOZE|macro|SIM_FCFG1_FLASHDOZE
DECL|SIM_FCFG1_NVMSIZE_MASK|macro|SIM_FCFG1_NVMSIZE_MASK
DECL|SIM_FCFG1_NVMSIZE_SHIFT|macro|SIM_FCFG1_NVMSIZE_SHIFT
DECL|SIM_FCFG1_NVMSIZE|macro|SIM_FCFG1_NVMSIZE
DECL|SIM_FCFG1_PFSIZE_MASK|macro|SIM_FCFG1_PFSIZE_MASK
DECL|SIM_FCFG1_PFSIZE_SHIFT|macro|SIM_FCFG1_PFSIZE_SHIFT
DECL|SIM_FCFG1_PFSIZE|macro|SIM_FCFG1_PFSIZE
DECL|SIM_FCFG2_MAXADDR0_MASK|macro|SIM_FCFG2_MAXADDR0_MASK
DECL|SIM_FCFG2_MAXADDR0_SHIFT|macro|SIM_FCFG2_MAXADDR0_SHIFT
DECL|SIM_FCFG2_MAXADDR0|macro|SIM_FCFG2_MAXADDR0
DECL|SIM_FCFG2_MAXADDR1_MASK|macro|SIM_FCFG2_MAXADDR1_MASK
DECL|SIM_FCFG2_MAXADDR1_SHIFT|macro|SIM_FCFG2_MAXADDR1_SHIFT
DECL|SIM_FCFG2_MAXADDR1|macro|SIM_FCFG2_MAXADDR1
DECL|SIM_FCFG2_PFLSH_MASK|macro|SIM_FCFG2_PFLSH_MASK
DECL|SIM_FCFG2_PFLSH_SHIFT|macro|SIM_FCFG2_PFLSH_SHIFT
DECL|SIM_FCFG2_PFLSH|macro|SIM_FCFG2_PFLSH
DECL|SIM_SCGC1_I2C2_MASK|macro|SIM_SCGC1_I2C2_MASK
DECL|SIM_SCGC1_I2C2_SHIFT|macro|SIM_SCGC1_I2C2_SHIFT
DECL|SIM_SCGC1_I2C2|macro|SIM_SCGC1_I2C2
DECL|SIM_SCGC1_UART4_MASK|macro|SIM_SCGC1_UART4_MASK
DECL|SIM_SCGC1_UART4_SHIFT|macro|SIM_SCGC1_UART4_SHIFT
DECL|SIM_SCGC1_UART4|macro|SIM_SCGC1_UART4
DECL|SIM_SCGC1_UART5_MASK|macro|SIM_SCGC1_UART5_MASK
DECL|SIM_SCGC1_UART5_SHIFT|macro|SIM_SCGC1_UART5_SHIFT
DECL|SIM_SCGC1_UART5|macro|SIM_SCGC1_UART5
DECL|SIM_SCGC2_DAC0_MASK|macro|SIM_SCGC2_DAC0_MASK
DECL|SIM_SCGC2_DAC0_SHIFT|macro|SIM_SCGC2_DAC0_SHIFT
DECL|SIM_SCGC2_DAC0|macro|SIM_SCGC2_DAC0
DECL|SIM_SCGC2_DAC1_MASK|macro|SIM_SCGC2_DAC1_MASK
DECL|SIM_SCGC2_DAC1_SHIFT|macro|SIM_SCGC2_DAC1_SHIFT
DECL|SIM_SCGC2_DAC1|macro|SIM_SCGC2_DAC1
DECL|SIM_SCGC2_ENET_MASK|macro|SIM_SCGC2_ENET_MASK
DECL|SIM_SCGC2_ENET_SHIFT|macro|SIM_SCGC2_ENET_SHIFT
DECL|SIM_SCGC2_ENET|macro|SIM_SCGC2_ENET
DECL|SIM_SCGC3_ADC1_MASK|macro|SIM_SCGC3_ADC1_MASK
DECL|SIM_SCGC3_ADC1_SHIFT|macro|SIM_SCGC3_ADC1_SHIFT
DECL|SIM_SCGC3_ADC1|macro|SIM_SCGC3_ADC1
DECL|SIM_SCGC3_FTM2_MASK|macro|SIM_SCGC3_FTM2_MASK
DECL|SIM_SCGC3_FTM2_SHIFT|macro|SIM_SCGC3_FTM2_SHIFT
DECL|SIM_SCGC3_FTM2|macro|SIM_SCGC3_FTM2
DECL|SIM_SCGC3_FTM3_MASK|macro|SIM_SCGC3_FTM3_MASK
DECL|SIM_SCGC3_FTM3_SHIFT|macro|SIM_SCGC3_FTM3_SHIFT
DECL|SIM_SCGC3_FTM3|macro|SIM_SCGC3_FTM3
DECL|SIM_SCGC3_RNGA_MASK|macro|SIM_SCGC3_RNGA_MASK
DECL|SIM_SCGC3_RNGA_SHIFT|macro|SIM_SCGC3_RNGA_SHIFT
DECL|SIM_SCGC3_RNGA|macro|SIM_SCGC3_RNGA
DECL|SIM_SCGC3_SDHC_MASK|macro|SIM_SCGC3_SDHC_MASK
DECL|SIM_SCGC3_SDHC_SHIFT|macro|SIM_SCGC3_SDHC_SHIFT
DECL|SIM_SCGC3_SDHC|macro|SIM_SCGC3_SDHC
DECL|SIM_SCGC3_SPI2_MASK|macro|SIM_SCGC3_SPI2_MASK
DECL|SIM_SCGC3_SPI2_SHIFT|macro|SIM_SCGC3_SPI2_SHIFT
DECL|SIM_SCGC3_SPI2|macro|SIM_SCGC3_SPI2
DECL|SIM_SCGC4_CMP_MASK|macro|SIM_SCGC4_CMP_MASK
DECL|SIM_SCGC4_CMP_SHIFT|macro|SIM_SCGC4_CMP_SHIFT
DECL|SIM_SCGC4_CMP|macro|SIM_SCGC4_CMP
DECL|SIM_SCGC4_CMT_MASK|macro|SIM_SCGC4_CMT_MASK
DECL|SIM_SCGC4_CMT_SHIFT|macro|SIM_SCGC4_CMT_SHIFT
DECL|SIM_SCGC4_CMT|macro|SIM_SCGC4_CMT
DECL|SIM_SCGC4_EWM_MASK|macro|SIM_SCGC4_EWM_MASK
DECL|SIM_SCGC4_EWM_SHIFT|macro|SIM_SCGC4_EWM_SHIFT
DECL|SIM_SCGC4_EWM|macro|SIM_SCGC4_EWM
DECL|SIM_SCGC4_I2C0_MASK|macro|SIM_SCGC4_I2C0_MASK
DECL|SIM_SCGC4_I2C0_SHIFT|macro|SIM_SCGC4_I2C0_SHIFT
DECL|SIM_SCGC4_I2C0|macro|SIM_SCGC4_I2C0
DECL|SIM_SCGC4_I2C1_MASK|macro|SIM_SCGC4_I2C1_MASK
DECL|SIM_SCGC4_I2C1_SHIFT|macro|SIM_SCGC4_I2C1_SHIFT
DECL|SIM_SCGC4_I2C1|macro|SIM_SCGC4_I2C1
DECL|SIM_SCGC4_UART0_MASK|macro|SIM_SCGC4_UART0_MASK
DECL|SIM_SCGC4_UART0_SHIFT|macro|SIM_SCGC4_UART0_SHIFT
DECL|SIM_SCGC4_UART0|macro|SIM_SCGC4_UART0
DECL|SIM_SCGC4_UART1_MASK|macro|SIM_SCGC4_UART1_MASK
DECL|SIM_SCGC4_UART1_SHIFT|macro|SIM_SCGC4_UART1_SHIFT
DECL|SIM_SCGC4_UART1|macro|SIM_SCGC4_UART1
DECL|SIM_SCGC4_UART2_MASK|macro|SIM_SCGC4_UART2_MASK
DECL|SIM_SCGC4_UART2_SHIFT|macro|SIM_SCGC4_UART2_SHIFT
DECL|SIM_SCGC4_UART2|macro|SIM_SCGC4_UART2
DECL|SIM_SCGC4_UART3_MASK|macro|SIM_SCGC4_UART3_MASK
DECL|SIM_SCGC4_UART3_SHIFT|macro|SIM_SCGC4_UART3_SHIFT
DECL|SIM_SCGC4_UART3|macro|SIM_SCGC4_UART3
DECL|SIM_SCGC4_USBOTG_MASK|macro|SIM_SCGC4_USBOTG_MASK
DECL|SIM_SCGC4_USBOTG_SHIFT|macro|SIM_SCGC4_USBOTG_SHIFT
DECL|SIM_SCGC4_USBOTG|macro|SIM_SCGC4_USBOTG
DECL|SIM_SCGC4_VREF_MASK|macro|SIM_SCGC4_VREF_MASK
DECL|SIM_SCGC4_VREF_SHIFT|macro|SIM_SCGC4_VREF_SHIFT
DECL|SIM_SCGC4_VREF|macro|SIM_SCGC4_VREF
DECL|SIM_SCGC5_LPTMR_MASK|macro|SIM_SCGC5_LPTMR_MASK
DECL|SIM_SCGC5_LPTMR_SHIFT|macro|SIM_SCGC5_LPTMR_SHIFT
DECL|SIM_SCGC5_LPTMR|macro|SIM_SCGC5_LPTMR
DECL|SIM_SCGC5_PORTA_MASK|macro|SIM_SCGC5_PORTA_MASK
DECL|SIM_SCGC5_PORTA_SHIFT|macro|SIM_SCGC5_PORTA_SHIFT
DECL|SIM_SCGC5_PORTA|macro|SIM_SCGC5_PORTA
DECL|SIM_SCGC5_PORTB_MASK|macro|SIM_SCGC5_PORTB_MASK
DECL|SIM_SCGC5_PORTB_SHIFT|macro|SIM_SCGC5_PORTB_SHIFT
DECL|SIM_SCGC5_PORTB|macro|SIM_SCGC5_PORTB
DECL|SIM_SCGC5_PORTC_MASK|macro|SIM_SCGC5_PORTC_MASK
DECL|SIM_SCGC5_PORTC_SHIFT|macro|SIM_SCGC5_PORTC_SHIFT
DECL|SIM_SCGC5_PORTC|macro|SIM_SCGC5_PORTC
DECL|SIM_SCGC5_PORTD_MASK|macro|SIM_SCGC5_PORTD_MASK
DECL|SIM_SCGC5_PORTD_SHIFT|macro|SIM_SCGC5_PORTD_SHIFT
DECL|SIM_SCGC5_PORTD|macro|SIM_SCGC5_PORTD
DECL|SIM_SCGC5_PORTE_MASK|macro|SIM_SCGC5_PORTE_MASK
DECL|SIM_SCGC5_PORTE_SHIFT|macro|SIM_SCGC5_PORTE_SHIFT
DECL|SIM_SCGC5_PORTE|macro|SIM_SCGC5_PORTE
DECL|SIM_SCGC6_ADC0_MASK|macro|SIM_SCGC6_ADC0_MASK
DECL|SIM_SCGC6_ADC0_SHIFT|macro|SIM_SCGC6_ADC0_SHIFT
DECL|SIM_SCGC6_ADC0|macro|SIM_SCGC6_ADC0
DECL|SIM_SCGC6_CRC_MASK|macro|SIM_SCGC6_CRC_MASK
DECL|SIM_SCGC6_CRC_SHIFT|macro|SIM_SCGC6_CRC_SHIFT
DECL|SIM_SCGC6_CRC|macro|SIM_SCGC6_CRC
DECL|SIM_SCGC6_DAC0_MASK|macro|SIM_SCGC6_DAC0_MASK
DECL|SIM_SCGC6_DAC0_SHIFT|macro|SIM_SCGC6_DAC0_SHIFT
DECL|SIM_SCGC6_DAC0|macro|SIM_SCGC6_DAC0
DECL|SIM_SCGC6_DMAMUX_MASK|macro|SIM_SCGC6_DMAMUX_MASK
DECL|SIM_SCGC6_DMAMUX_SHIFT|macro|SIM_SCGC6_DMAMUX_SHIFT
DECL|SIM_SCGC6_DMAMUX|macro|SIM_SCGC6_DMAMUX
DECL|SIM_SCGC6_FLEXCAN0_MASK|macro|SIM_SCGC6_FLEXCAN0_MASK
DECL|SIM_SCGC6_FLEXCAN0_SHIFT|macro|SIM_SCGC6_FLEXCAN0_SHIFT
DECL|SIM_SCGC6_FLEXCAN0|macro|SIM_SCGC6_FLEXCAN0
DECL|SIM_SCGC6_FTF_MASK|macro|SIM_SCGC6_FTF_MASK
DECL|SIM_SCGC6_FTF_SHIFT|macro|SIM_SCGC6_FTF_SHIFT
DECL|SIM_SCGC6_FTF|macro|SIM_SCGC6_FTF
DECL|SIM_SCGC6_FTM0_MASK|macro|SIM_SCGC6_FTM0_MASK
DECL|SIM_SCGC6_FTM0_SHIFT|macro|SIM_SCGC6_FTM0_SHIFT
DECL|SIM_SCGC6_FTM0|macro|SIM_SCGC6_FTM0
DECL|SIM_SCGC6_FTM1_MASK|macro|SIM_SCGC6_FTM1_MASK
DECL|SIM_SCGC6_FTM1_SHIFT|macro|SIM_SCGC6_FTM1_SHIFT
DECL|SIM_SCGC6_FTM1|macro|SIM_SCGC6_FTM1
DECL|SIM_SCGC6_FTM2_MASK|macro|SIM_SCGC6_FTM2_MASK
DECL|SIM_SCGC6_FTM2_SHIFT|macro|SIM_SCGC6_FTM2_SHIFT
DECL|SIM_SCGC6_FTM2|macro|SIM_SCGC6_FTM2
DECL|SIM_SCGC6_I2S_MASK|macro|SIM_SCGC6_I2S_MASK
DECL|SIM_SCGC6_I2S_SHIFT|macro|SIM_SCGC6_I2S_SHIFT
DECL|SIM_SCGC6_I2S|macro|SIM_SCGC6_I2S
DECL|SIM_SCGC6_PDB_MASK|macro|SIM_SCGC6_PDB_MASK
DECL|SIM_SCGC6_PDB_SHIFT|macro|SIM_SCGC6_PDB_SHIFT
DECL|SIM_SCGC6_PDB|macro|SIM_SCGC6_PDB
DECL|SIM_SCGC6_PIT_MASK|macro|SIM_SCGC6_PIT_MASK
DECL|SIM_SCGC6_PIT_SHIFT|macro|SIM_SCGC6_PIT_SHIFT
DECL|SIM_SCGC6_PIT|macro|SIM_SCGC6_PIT
DECL|SIM_SCGC6_RNGA_MASK|macro|SIM_SCGC6_RNGA_MASK
DECL|SIM_SCGC6_RNGA_SHIFT|macro|SIM_SCGC6_RNGA_SHIFT
DECL|SIM_SCGC6_RNGA|macro|SIM_SCGC6_RNGA
DECL|SIM_SCGC6_RTC_MASK|macro|SIM_SCGC6_RTC_MASK
DECL|SIM_SCGC6_RTC_SHIFT|macro|SIM_SCGC6_RTC_SHIFT
DECL|SIM_SCGC6_RTC|macro|SIM_SCGC6_RTC
DECL|SIM_SCGC6_SPI0_MASK|macro|SIM_SCGC6_SPI0_MASK
DECL|SIM_SCGC6_SPI0_SHIFT|macro|SIM_SCGC6_SPI0_SHIFT
DECL|SIM_SCGC6_SPI0|macro|SIM_SCGC6_SPI0
DECL|SIM_SCGC6_SPI1_MASK|macro|SIM_SCGC6_SPI1_MASK
DECL|SIM_SCGC6_SPI1_SHIFT|macro|SIM_SCGC6_SPI1_SHIFT
DECL|SIM_SCGC6_SPI1|macro|SIM_SCGC6_SPI1
DECL|SIM_SCGC6_USBDCD_MASK|macro|SIM_SCGC6_USBDCD_MASK
DECL|SIM_SCGC6_USBDCD_SHIFT|macro|SIM_SCGC6_USBDCD_SHIFT
DECL|SIM_SCGC6_USBDCD|macro|SIM_SCGC6_USBDCD
DECL|SIM_SCGC7_DMA_MASK|macro|SIM_SCGC7_DMA_MASK
DECL|SIM_SCGC7_DMA_SHIFT|macro|SIM_SCGC7_DMA_SHIFT
DECL|SIM_SCGC7_DMA|macro|SIM_SCGC7_DMA
DECL|SIM_SCGC7_FLEXBUS_MASK|macro|SIM_SCGC7_FLEXBUS_MASK
DECL|SIM_SCGC7_FLEXBUS_SHIFT|macro|SIM_SCGC7_FLEXBUS_SHIFT
DECL|SIM_SCGC7_FLEXBUS|macro|SIM_SCGC7_FLEXBUS
DECL|SIM_SCGC7_MPU_MASK|macro|SIM_SCGC7_MPU_MASK
DECL|SIM_SCGC7_MPU_SHIFT|macro|SIM_SCGC7_MPU_SHIFT
DECL|SIM_SCGC7_MPU|macro|SIM_SCGC7_MPU
DECL|SIM_SDID_DIEID_MASK|macro|SIM_SDID_DIEID_MASK
DECL|SIM_SDID_DIEID_SHIFT|macro|SIM_SDID_DIEID_SHIFT
DECL|SIM_SDID_DIEID|macro|SIM_SDID_DIEID
DECL|SIM_SDID_FAMID_MASK|macro|SIM_SDID_FAMID_MASK
DECL|SIM_SDID_FAMID_SHIFT|macro|SIM_SDID_FAMID_SHIFT
DECL|SIM_SDID_FAMID|macro|SIM_SDID_FAMID
DECL|SIM_SDID_FAMILYID_MASK|macro|SIM_SDID_FAMILYID_MASK
DECL|SIM_SDID_FAMILYID_SHIFT|macro|SIM_SDID_FAMILYID_SHIFT
DECL|SIM_SDID_FAMILYID|macro|SIM_SDID_FAMILYID
DECL|SIM_SDID_PINID_MASK|macro|SIM_SDID_PINID_MASK
DECL|SIM_SDID_PINID_SHIFT|macro|SIM_SDID_PINID_SHIFT
DECL|SIM_SDID_PINID|macro|SIM_SDID_PINID
DECL|SIM_SDID_REVID_MASK|macro|SIM_SDID_REVID_MASK
DECL|SIM_SDID_REVID_SHIFT|macro|SIM_SDID_REVID_SHIFT
DECL|SIM_SDID_REVID|macro|SIM_SDID_REVID
DECL|SIM_SDID_SERIESID_MASK|macro|SIM_SDID_SERIESID_MASK
DECL|SIM_SDID_SERIESID_SHIFT|macro|SIM_SDID_SERIESID_SHIFT
DECL|SIM_SDID_SERIESID|macro|SIM_SDID_SERIESID
DECL|SIM_SDID_SUBFAMID_MASK|macro|SIM_SDID_SUBFAMID_MASK
DECL|SIM_SDID_SUBFAMID_SHIFT|macro|SIM_SDID_SUBFAMID_SHIFT
DECL|SIM_SDID_SUBFAMID|macro|SIM_SDID_SUBFAMID
DECL|SIM_SOPT1CFG_URWE_MASK|macro|SIM_SOPT1CFG_URWE_MASK
DECL|SIM_SOPT1CFG_URWE_SHIFT|macro|SIM_SOPT1CFG_URWE_SHIFT
DECL|SIM_SOPT1CFG_URWE|macro|SIM_SOPT1CFG_URWE
DECL|SIM_SOPT1CFG_USSWE_MASK|macro|SIM_SOPT1CFG_USSWE_MASK
DECL|SIM_SOPT1CFG_USSWE_SHIFT|macro|SIM_SOPT1CFG_USSWE_SHIFT
DECL|SIM_SOPT1CFG_USSWE|macro|SIM_SOPT1CFG_USSWE
DECL|SIM_SOPT1CFG_UVSWE_MASK|macro|SIM_SOPT1CFG_UVSWE_MASK
DECL|SIM_SOPT1CFG_UVSWE_SHIFT|macro|SIM_SOPT1CFG_UVSWE_SHIFT
DECL|SIM_SOPT1CFG_UVSWE|macro|SIM_SOPT1CFG_UVSWE
DECL|SIM_SOPT1_OSC32KSEL_MASK|macro|SIM_SOPT1_OSC32KSEL_MASK
DECL|SIM_SOPT1_OSC32KSEL_SHIFT|macro|SIM_SOPT1_OSC32KSEL_SHIFT
DECL|SIM_SOPT1_OSC32KSEL|macro|SIM_SOPT1_OSC32KSEL
DECL|SIM_SOPT1_RAMSIZE_MASK|macro|SIM_SOPT1_RAMSIZE_MASK
DECL|SIM_SOPT1_RAMSIZE_SHIFT|macro|SIM_SOPT1_RAMSIZE_SHIFT
DECL|SIM_SOPT1_RAMSIZE|macro|SIM_SOPT1_RAMSIZE
DECL|SIM_SOPT1_USBREGEN_MASK|macro|SIM_SOPT1_USBREGEN_MASK
DECL|SIM_SOPT1_USBREGEN_SHIFT|macro|SIM_SOPT1_USBREGEN_SHIFT
DECL|SIM_SOPT1_USBREGEN|macro|SIM_SOPT1_USBREGEN
DECL|SIM_SOPT1_USBSSTBY_MASK|macro|SIM_SOPT1_USBSSTBY_MASK
DECL|SIM_SOPT1_USBSSTBY_SHIFT|macro|SIM_SOPT1_USBSSTBY_SHIFT
DECL|SIM_SOPT1_USBSSTBY|macro|SIM_SOPT1_USBSSTBY
DECL|SIM_SOPT1_USBVSTBY_MASK|macro|SIM_SOPT1_USBVSTBY_MASK
DECL|SIM_SOPT1_USBVSTBY_SHIFT|macro|SIM_SOPT1_USBVSTBY_SHIFT
DECL|SIM_SOPT1_USBVSTBY|macro|SIM_SOPT1_USBVSTBY
DECL|SIM_SOPT2_CLKOUTSEL_MASK|macro|SIM_SOPT2_CLKOUTSEL_MASK
DECL|SIM_SOPT2_CLKOUTSEL_SHIFT|macro|SIM_SOPT2_CLKOUTSEL_SHIFT
DECL|SIM_SOPT2_CLKOUTSEL|macro|SIM_SOPT2_CLKOUTSEL
DECL|SIM_SOPT2_FBSL_MASK|macro|SIM_SOPT2_FBSL_MASK
DECL|SIM_SOPT2_FBSL_SHIFT|macro|SIM_SOPT2_FBSL_SHIFT
DECL|SIM_SOPT2_FBSL|macro|SIM_SOPT2_FBSL
DECL|SIM_SOPT2_PLLFLLSEL_MASK|macro|SIM_SOPT2_PLLFLLSEL_MASK
DECL|SIM_SOPT2_PLLFLLSEL_SHIFT|macro|SIM_SOPT2_PLLFLLSEL_SHIFT
DECL|SIM_SOPT2_PLLFLLSEL|macro|SIM_SOPT2_PLLFLLSEL
DECL|SIM_SOPT2_PTD7PAD_MASK|macro|SIM_SOPT2_PTD7PAD_MASK
DECL|SIM_SOPT2_PTD7PAD_SHIFT|macro|SIM_SOPT2_PTD7PAD_SHIFT
DECL|SIM_SOPT2_PTD7PAD|macro|SIM_SOPT2_PTD7PAD
DECL|SIM_SOPT2_RMIISRC_MASK|macro|SIM_SOPT2_RMIISRC_MASK
DECL|SIM_SOPT2_RMIISRC_SHIFT|macro|SIM_SOPT2_RMIISRC_SHIFT
DECL|SIM_SOPT2_RMIISRC|macro|SIM_SOPT2_RMIISRC
DECL|SIM_SOPT2_RTCCLKOUTSEL_MASK|macro|SIM_SOPT2_RTCCLKOUTSEL_MASK
DECL|SIM_SOPT2_RTCCLKOUTSEL_SHIFT|macro|SIM_SOPT2_RTCCLKOUTSEL_SHIFT
DECL|SIM_SOPT2_RTCCLKOUTSEL|macro|SIM_SOPT2_RTCCLKOUTSEL
DECL|SIM_SOPT2_SDHCSRC_MASK|macro|SIM_SOPT2_SDHCSRC_MASK
DECL|SIM_SOPT2_SDHCSRC_SHIFT|macro|SIM_SOPT2_SDHCSRC_SHIFT
DECL|SIM_SOPT2_SDHCSRC|macro|SIM_SOPT2_SDHCSRC
DECL|SIM_SOPT2_TIMESRC_MASK|macro|SIM_SOPT2_TIMESRC_MASK
DECL|SIM_SOPT2_TIMESRC_SHIFT|macro|SIM_SOPT2_TIMESRC_SHIFT
DECL|SIM_SOPT2_TIMESRC|macro|SIM_SOPT2_TIMESRC
DECL|SIM_SOPT2_TRACECLKSEL_MASK|macro|SIM_SOPT2_TRACECLKSEL_MASK
DECL|SIM_SOPT2_TRACECLKSEL_SHIFT|macro|SIM_SOPT2_TRACECLKSEL_SHIFT
DECL|SIM_SOPT2_TRACECLKSEL|macro|SIM_SOPT2_TRACECLKSEL
DECL|SIM_SOPT2_USBSRC_MASK|macro|SIM_SOPT2_USBSRC_MASK
DECL|SIM_SOPT2_USBSRC_SHIFT|macro|SIM_SOPT2_USBSRC_SHIFT
DECL|SIM_SOPT2_USBSRC|macro|SIM_SOPT2_USBSRC
DECL|SIM_SOPT4_FTM0CLKSEL_MASK|macro|SIM_SOPT4_FTM0CLKSEL_MASK
DECL|SIM_SOPT4_FTM0CLKSEL_SHIFT|macro|SIM_SOPT4_FTM0CLKSEL_SHIFT
DECL|SIM_SOPT4_FTM0CLKSEL|macro|SIM_SOPT4_FTM0CLKSEL
DECL|SIM_SOPT4_FTM0FLT0_MASK|macro|SIM_SOPT4_FTM0FLT0_MASK
DECL|SIM_SOPT4_FTM0FLT0_SHIFT|macro|SIM_SOPT4_FTM0FLT0_SHIFT
DECL|SIM_SOPT4_FTM0FLT0|macro|SIM_SOPT4_FTM0FLT0
DECL|SIM_SOPT4_FTM0FLT1_MASK|macro|SIM_SOPT4_FTM0FLT1_MASK
DECL|SIM_SOPT4_FTM0FLT1_SHIFT|macro|SIM_SOPT4_FTM0FLT1_SHIFT
DECL|SIM_SOPT4_FTM0FLT1|macro|SIM_SOPT4_FTM0FLT1
DECL|SIM_SOPT4_FTM0FLT2_MASK|macro|SIM_SOPT4_FTM0FLT2_MASK
DECL|SIM_SOPT4_FTM0FLT2_SHIFT|macro|SIM_SOPT4_FTM0FLT2_SHIFT
DECL|SIM_SOPT4_FTM0FLT2|macro|SIM_SOPT4_FTM0FLT2
DECL|SIM_SOPT4_FTM0TRG0SRC_MASK|macro|SIM_SOPT4_FTM0TRG0SRC_MASK
DECL|SIM_SOPT4_FTM0TRG0SRC_SHIFT|macro|SIM_SOPT4_FTM0TRG0SRC_SHIFT
DECL|SIM_SOPT4_FTM0TRG0SRC|macro|SIM_SOPT4_FTM0TRG0SRC
DECL|SIM_SOPT4_FTM0TRG1SRC_MASK|macro|SIM_SOPT4_FTM0TRG1SRC_MASK
DECL|SIM_SOPT4_FTM0TRG1SRC_SHIFT|macro|SIM_SOPT4_FTM0TRG1SRC_SHIFT
DECL|SIM_SOPT4_FTM0TRG1SRC|macro|SIM_SOPT4_FTM0TRG1SRC
DECL|SIM_SOPT4_FTM1CH0SRC_MASK|macro|SIM_SOPT4_FTM1CH0SRC_MASK
DECL|SIM_SOPT4_FTM1CH0SRC_SHIFT|macro|SIM_SOPT4_FTM1CH0SRC_SHIFT
DECL|SIM_SOPT4_FTM1CH0SRC|macro|SIM_SOPT4_FTM1CH0SRC
DECL|SIM_SOPT4_FTM1CLKSEL_MASK|macro|SIM_SOPT4_FTM1CLKSEL_MASK
DECL|SIM_SOPT4_FTM1CLKSEL_SHIFT|macro|SIM_SOPT4_FTM1CLKSEL_SHIFT
DECL|SIM_SOPT4_FTM1CLKSEL|macro|SIM_SOPT4_FTM1CLKSEL
DECL|SIM_SOPT4_FTM1FLT0_MASK|macro|SIM_SOPT4_FTM1FLT0_MASK
DECL|SIM_SOPT4_FTM1FLT0_SHIFT|macro|SIM_SOPT4_FTM1FLT0_SHIFT
DECL|SIM_SOPT4_FTM1FLT0|macro|SIM_SOPT4_FTM1FLT0
DECL|SIM_SOPT4_FTM2CH0SRC_MASK|macro|SIM_SOPT4_FTM2CH0SRC_MASK
DECL|SIM_SOPT4_FTM2CH0SRC_SHIFT|macro|SIM_SOPT4_FTM2CH0SRC_SHIFT
DECL|SIM_SOPT4_FTM2CH0SRC|macro|SIM_SOPT4_FTM2CH0SRC
DECL|SIM_SOPT4_FTM2CLKSEL_MASK|macro|SIM_SOPT4_FTM2CLKSEL_MASK
DECL|SIM_SOPT4_FTM2CLKSEL_SHIFT|macro|SIM_SOPT4_FTM2CLKSEL_SHIFT
DECL|SIM_SOPT4_FTM2CLKSEL|macro|SIM_SOPT4_FTM2CLKSEL
DECL|SIM_SOPT4_FTM2FLT0_MASK|macro|SIM_SOPT4_FTM2FLT0_MASK
DECL|SIM_SOPT4_FTM2FLT0_SHIFT|macro|SIM_SOPT4_FTM2FLT0_SHIFT
DECL|SIM_SOPT4_FTM2FLT0|macro|SIM_SOPT4_FTM2FLT0
DECL|SIM_SOPT4_FTM3CLKSEL_MASK|macro|SIM_SOPT4_FTM3CLKSEL_MASK
DECL|SIM_SOPT4_FTM3CLKSEL_SHIFT|macro|SIM_SOPT4_FTM3CLKSEL_SHIFT
DECL|SIM_SOPT4_FTM3CLKSEL|macro|SIM_SOPT4_FTM3CLKSEL
DECL|SIM_SOPT4_FTM3FLT0_MASK|macro|SIM_SOPT4_FTM3FLT0_MASK
DECL|SIM_SOPT4_FTM3FLT0_SHIFT|macro|SIM_SOPT4_FTM3FLT0_SHIFT
DECL|SIM_SOPT4_FTM3FLT0|macro|SIM_SOPT4_FTM3FLT0
DECL|SIM_SOPT4_FTM3TRG0SRC_MASK|macro|SIM_SOPT4_FTM3TRG0SRC_MASK
DECL|SIM_SOPT4_FTM3TRG0SRC_SHIFT|macro|SIM_SOPT4_FTM3TRG0SRC_SHIFT
DECL|SIM_SOPT4_FTM3TRG0SRC|macro|SIM_SOPT4_FTM3TRG0SRC
DECL|SIM_SOPT4_FTM3TRG1SRC_MASK|macro|SIM_SOPT4_FTM3TRG1SRC_MASK
DECL|SIM_SOPT4_FTM3TRG1SRC_SHIFT|macro|SIM_SOPT4_FTM3TRG1SRC_SHIFT
DECL|SIM_SOPT4_FTM3TRG1SRC|macro|SIM_SOPT4_FTM3TRG1SRC
DECL|SIM_SOPT5_UART0RXSRC_MASK|macro|SIM_SOPT5_UART0RXSRC_MASK
DECL|SIM_SOPT5_UART0RXSRC_SHIFT|macro|SIM_SOPT5_UART0RXSRC_SHIFT
DECL|SIM_SOPT5_UART0RXSRC|macro|SIM_SOPT5_UART0RXSRC
DECL|SIM_SOPT5_UART0TXSRC_MASK|macro|SIM_SOPT5_UART0TXSRC_MASK
DECL|SIM_SOPT5_UART0TXSRC_SHIFT|macro|SIM_SOPT5_UART0TXSRC_SHIFT
DECL|SIM_SOPT5_UART0TXSRC|macro|SIM_SOPT5_UART0TXSRC
DECL|SIM_SOPT5_UART1RXSRC_MASK|macro|SIM_SOPT5_UART1RXSRC_MASK
DECL|SIM_SOPT5_UART1RXSRC_SHIFT|macro|SIM_SOPT5_UART1RXSRC_SHIFT
DECL|SIM_SOPT5_UART1RXSRC|macro|SIM_SOPT5_UART1RXSRC
DECL|SIM_SOPT5_UART1TXSRC_MASK|macro|SIM_SOPT5_UART1TXSRC_MASK
DECL|SIM_SOPT5_UART1TXSRC_SHIFT|macro|SIM_SOPT5_UART1TXSRC_SHIFT
DECL|SIM_SOPT5_UART1TXSRC|macro|SIM_SOPT5_UART1TXSRC
DECL|SIM_SOPT7_ADC0ALTTRGEN_MASK|macro|SIM_SOPT7_ADC0ALTTRGEN_MASK
DECL|SIM_SOPT7_ADC0ALTTRGEN_SHIFT|macro|SIM_SOPT7_ADC0ALTTRGEN_SHIFT
DECL|SIM_SOPT7_ADC0ALTTRGEN|macro|SIM_SOPT7_ADC0ALTTRGEN
DECL|SIM_SOPT7_ADC0PRETRGSEL_MASK|macro|SIM_SOPT7_ADC0PRETRGSEL_MASK
DECL|SIM_SOPT7_ADC0PRETRGSEL_SHIFT|macro|SIM_SOPT7_ADC0PRETRGSEL_SHIFT
DECL|SIM_SOPT7_ADC0PRETRGSEL|macro|SIM_SOPT7_ADC0PRETRGSEL
DECL|SIM_SOPT7_ADC0TRGSEL_MASK|macro|SIM_SOPT7_ADC0TRGSEL_MASK
DECL|SIM_SOPT7_ADC0TRGSEL_SHIFT|macro|SIM_SOPT7_ADC0TRGSEL_SHIFT
DECL|SIM_SOPT7_ADC0TRGSEL|macro|SIM_SOPT7_ADC0TRGSEL
DECL|SIM_SOPT7_ADC1ALTTRGEN_MASK|macro|SIM_SOPT7_ADC1ALTTRGEN_MASK
DECL|SIM_SOPT7_ADC1ALTTRGEN_SHIFT|macro|SIM_SOPT7_ADC1ALTTRGEN_SHIFT
DECL|SIM_SOPT7_ADC1ALTTRGEN|macro|SIM_SOPT7_ADC1ALTTRGEN
DECL|SIM_SOPT7_ADC1PRETRGSEL_MASK|macro|SIM_SOPT7_ADC1PRETRGSEL_MASK
DECL|SIM_SOPT7_ADC1PRETRGSEL_SHIFT|macro|SIM_SOPT7_ADC1PRETRGSEL_SHIFT
DECL|SIM_SOPT7_ADC1PRETRGSEL|macro|SIM_SOPT7_ADC1PRETRGSEL
DECL|SIM_SOPT7_ADC1TRGSEL_MASK|macro|SIM_SOPT7_ADC1TRGSEL_MASK
DECL|SIM_SOPT7_ADC1TRGSEL_SHIFT|macro|SIM_SOPT7_ADC1TRGSEL_SHIFT
DECL|SIM_SOPT7_ADC1TRGSEL|macro|SIM_SOPT7_ADC1TRGSEL
DECL|SIM_Type|typedef|} SIM_Type;
DECL|SIM_UIDH_UID_MASK|macro|SIM_UIDH_UID_MASK
DECL|SIM_UIDH_UID_SHIFT|macro|SIM_UIDH_UID_SHIFT
DECL|SIM_UIDH_UID|macro|SIM_UIDH_UID
DECL|SIM_UIDL_UID_MASK|macro|SIM_UIDL_UID_MASK
DECL|SIM_UIDL_UID_SHIFT|macro|SIM_UIDL_UID_SHIFT
DECL|SIM_UIDL_UID|macro|SIM_UIDL_UID
DECL|SIM_UIDMH_UID_MASK|macro|SIM_UIDMH_UID_MASK
DECL|SIM_UIDMH_UID_SHIFT|macro|SIM_UIDMH_UID_SHIFT
DECL|SIM_UIDMH_UID|macro|SIM_UIDMH_UID
DECL|SIM_UIDML_UID_MASK|macro|SIM_UIDML_UID_MASK
DECL|SIM_UIDML_UID_SHIFT|macro|SIM_UIDML_UID_SHIFT
DECL|SIM_UIDML_UID|macro|SIM_UIDML_UID
DECL|SIM|macro|SIM
DECL|SLAST|member|__IO uint32_t SLAST; /**< TCD Last Source Address Adjustment, array offset: 0x100C, array step: 0x20 */
DECL|SLAVE|member|} SLAVE[5];
DECL|SLTH|member|__IO uint8_t SLTH; /**< I2C SCL Low Timeout Register High, offset: 0xA */
DECL|SLTL|member|__IO uint8_t SLTL; /**< I2C SCL Low Timeout Register Low, offset: 0xB */
DECL|SMB|member|__IO uint8_t SMB; /**< I2C SMBus Control and Status register, offset: 0x8 */
DECL|SMC_BASE_ADDRS|macro|SMC_BASE_ADDRS
DECL|SMC_BASE_PTRS|macro|SMC_BASE_PTRS
DECL|SMC_BASE|macro|SMC_BASE
DECL|SMC_PMCTRL_LPWUI_MASK|macro|SMC_PMCTRL_LPWUI_MASK
DECL|SMC_PMCTRL_LPWUI_SHIFT|macro|SMC_PMCTRL_LPWUI_SHIFT
DECL|SMC_PMCTRL_LPWUI|macro|SMC_PMCTRL_LPWUI
DECL|SMC_PMCTRL_RUNM_MASK|macro|SMC_PMCTRL_RUNM_MASK
DECL|SMC_PMCTRL_RUNM_SHIFT|macro|SMC_PMCTRL_RUNM_SHIFT
DECL|SMC_PMCTRL_RUNM|macro|SMC_PMCTRL_RUNM
DECL|SMC_PMCTRL_STOPA_MASK|macro|SMC_PMCTRL_STOPA_MASK
DECL|SMC_PMCTRL_STOPA_SHIFT|macro|SMC_PMCTRL_STOPA_SHIFT
DECL|SMC_PMCTRL_STOPA|macro|SMC_PMCTRL_STOPA
DECL|SMC_PMCTRL_STOPM_MASK|macro|SMC_PMCTRL_STOPM_MASK
DECL|SMC_PMCTRL_STOPM_SHIFT|macro|SMC_PMCTRL_STOPM_SHIFT
DECL|SMC_PMCTRL_STOPM|macro|SMC_PMCTRL_STOPM
DECL|SMC_PMPROT_ALLS_MASK|macro|SMC_PMPROT_ALLS_MASK
DECL|SMC_PMPROT_ALLS_SHIFT|macro|SMC_PMPROT_ALLS_SHIFT
DECL|SMC_PMPROT_ALLS|macro|SMC_PMPROT_ALLS
DECL|SMC_PMPROT_AVLLS_MASK|macro|SMC_PMPROT_AVLLS_MASK
DECL|SMC_PMPROT_AVLLS_SHIFT|macro|SMC_PMPROT_AVLLS_SHIFT
DECL|SMC_PMPROT_AVLLS|macro|SMC_PMPROT_AVLLS
DECL|SMC_PMPROT_AVLP_MASK|macro|SMC_PMPROT_AVLP_MASK
DECL|SMC_PMPROT_AVLP_SHIFT|macro|SMC_PMPROT_AVLP_SHIFT
DECL|SMC_PMPROT_AVLP|macro|SMC_PMPROT_AVLP
DECL|SMC_PMSTAT_PMSTAT_MASK|macro|SMC_PMSTAT_PMSTAT_MASK
DECL|SMC_PMSTAT_PMSTAT_SHIFT|macro|SMC_PMSTAT_PMSTAT_SHIFT
DECL|SMC_PMSTAT_PMSTAT|macro|SMC_PMSTAT_PMSTAT
DECL|SMC_Type|typedef|} SMC_Type;
DECL|SMC_VLLSCTRL_PORPO_MASK|macro|SMC_VLLSCTRL_PORPO_MASK
DECL|SMC_VLLSCTRL_PORPO_SHIFT|macro|SMC_VLLSCTRL_PORPO_SHIFT
DECL|SMC_VLLSCTRL_PORPO|macro|SMC_VLLSCTRL_PORPO
DECL|SMC_VLLSCTRL_VLLSM_MASK|macro|SMC_VLLSCTRL_VLLSM_MASK
DECL|SMC_VLLSCTRL_VLLSM_SHIFT|macro|SMC_VLLSCTRL_VLLSM_SHIFT
DECL|SMC_VLLSCTRL_VLLSM|macro|SMC_VLLSCTRL_VLLSM
DECL|SMC|macro|SMC
DECL|SOFF|member|__IO uint16_t SOFF; /**< TCD Signed Source Address Offset, array offset: 0x1004, array step: 0x20 */
DECL|SOFTHLD|member|__IO uint8_t SOFTHLD; /**< SOF Threshold register, offset: 0xAC */
DECL|SOPT1CFG|member|__IO uint32_t SOPT1CFG; /**< SOPT1 Configuration Register, offset: 0x4 */
DECL|SOPT1|member|__IO uint32_t SOPT1; /**< System Options Register 1, offset: 0x0 */
DECL|SOPT2|member|__IO uint32_t SOPT2; /**< System Options Register 2, offset: 0x1004 */
DECL|SOPT4|member|__IO uint32_t SOPT4; /**< System Options Register 4, offset: 0x100C */
DECL|SOPT5|member|__IO uint32_t SOPT5; /**< System Options Register 5, offset: 0x1010 */
DECL|SOPT7|member|__IO uint32_t SOPT7; /**< System Options Register 7, offset: 0x1018 */
DECL|SPI0_BASE|macro|SPI0_BASE
DECL|SPI0_IRQn|enumerator|SPI0_IRQn = 26, /**< SPI0 Interrupt */
DECL|SPI0|macro|SPI0
DECL|SPI1_BASE|macro|SPI1_BASE
DECL|SPI1_IRQn|enumerator|SPI1_IRQn = 27, /**< SPI1 Interrupt */
DECL|SPI1|macro|SPI1
DECL|SPI2_BASE|macro|SPI2_BASE
DECL|SPI2_IRQn|enumerator|SPI2_IRQn = 65, /**< SPI2 Interrupt */
DECL|SPI2|macro|SPI2
DECL|SPI_BASE_ADDRS|macro|SPI_BASE_ADDRS
DECL|SPI_BASE_PTRS|macro|SPI_BASE_PTRS
DECL|SPI_CTAR_ASC_MASK|macro|SPI_CTAR_ASC_MASK
DECL|SPI_CTAR_ASC_SHIFT|macro|SPI_CTAR_ASC_SHIFT
DECL|SPI_CTAR_ASC|macro|SPI_CTAR_ASC
DECL|SPI_CTAR_BR_MASK|macro|SPI_CTAR_BR_MASK
DECL|SPI_CTAR_BR_SHIFT|macro|SPI_CTAR_BR_SHIFT
DECL|SPI_CTAR_BR|macro|SPI_CTAR_BR
DECL|SPI_CTAR_COUNT|macro|SPI_CTAR_COUNT
DECL|SPI_CTAR_CPHA_MASK|macro|SPI_CTAR_CPHA_MASK
DECL|SPI_CTAR_CPHA_SHIFT|macro|SPI_CTAR_CPHA_SHIFT
DECL|SPI_CTAR_CPHA|macro|SPI_CTAR_CPHA
DECL|SPI_CTAR_CPOL_MASK|macro|SPI_CTAR_CPOL_MASK
DECL|SPI_CTAR_CPOL_SHIFT|macro|SPI_CTAR_CPOL_SHIFT
DECL|SPI_CTAR_CPOL|macro|SPI_CTAR_CPOL
DECL|SPI_CTAR_CSSCK_MASK|macro|SPI_CTAR_CSSCK_MASK
DECL|SPI_CTAR_CSSCK_SHIFT|macro|SPI_CTAR_CSSCK_SHIFT
DECL|SPI_CTAR_CSSCK|macro|SPI_CTAR_CSSCK
DECL|SPI_CTAR_DBR_MASK|macro|SPI_CTAR_DBR_MASK
DECL|SPI_CTAR_DBR_SHIFT|macro|SPI_CTAR_DBR_SHIFT
DECL|SPI_CTAR_DBR|macro|SPI_CTAR_DBR
DECL|SPI_CTAR_DT_MASK|macro|SPI_CTAR_DT_MASK
DECL|SPI_CTAR_DT_SHIFT|macro|SPI_CTAR_DT_SHIFT
DECL|SPI_CTAR_DT|macro|SPI_CTAR_DT
DECL|SPI_CTAR_FMSZ_MASK|macro|SPI_CTAR_FMSZ_MASK
DECL|SPI_CTAR_FMSZ_SHIFT|macro|SPI_CTAR_FMSZ_SHIFT
DECL|SPI_CTAR_FMSZ|macro|SPI_CTAR_FMSZ
DECL|SPI_CTAR_LSBFE_MASK|macro|SPI_CTAR_LSBFE_MASK
DECL|SPI_CTAR_LSBFE_SHIFT|macro|SPI_CTAR_LSBFE_SHIFT
DECL|SPI_CTAR_LSBFE|macro|SPI_CTAR_LSBFE
DECL|SPI_CTAR_PASC_MASK|macro|SPI_CTAR_PASC_MASK
DECL|SPI_CTAR_PASC_SHIFT|macro|SPI_CTAR_PASC_SHIFT
DECL|SPI_CTAR_PASC|macro|SPI_CTAR_PASC
DECL|SPI_CTAR_PBR_MASK|macro|SPI_CTAR_PBR_MASK
DECL|SPI_CTAR_PBR_SHIFT|macro|SPI_CTAR_PBR_SHIFT
DECL|SPI_CTAR_PBR|macro|SPI_CTAR_PBR
DECL|SPI_CTAR_PCSSCK_MASK|macro|SPI_CTAR_PCSSCK_MASK
DECL|SPI_CTAR_PCSSCK_SHIFT|macro|SPI_CTAR_PCSSCK_SHIFT
DECL|SPI_CTAR_PCSSCK|macro|SPI_CTAR_PCSSCK
DECL|SPI_CTAR_PDT_MASK|macro|SPI_CTAR_PDT_MASK
DECL|SPI_CTAR_PDT_SHIFT|macro|SPI_CTAR_PDT_SHIFT
DECL|SPI_CTAR_PDT|macro|SPI_CTAR_PDT
DECL|SPI_CTAR_SLAVE_COUNT|macro|SPI_CTAR_SLAVE_COUNT
DECL|SPI_CTAR_SLAVE_CPHA_MASK|macro|SPI_CTAR_SLAVE_CPHA_MASK
DECL|SPI_CTAR_SLAVE_CPHA_SHIFT|macro|SPI_CTAR_SLAVE_CPHA_SHIFT
DECL|SPI_CTAR_SLAVE_CPHA|macro|SPI_CTAR_SLAVE_CPHA
DECL|SPI_CTAR_SLAVE_CPOL_MASK|macro|SPI_CTAR_SLAVE_CPOL_MASK
DECL|SPI_CTAR_SLAVE_CPOL_SHIFT|macro|SPI_CTAR_SLAVE_CPOL_SHIFT
DECL|SPI_CTAR_SLAVE_CPOL|macro|SPI_CTAR_SLAVE_CPOL
DECL|SPI_CTAR_SLAVE_FMSZ_MASK|macro|SPI_CTAR_SLAVE_FMSZ_MASK
DECL|SPI_CTAR_SLAVE_FMSZ_SHIFT|macro|SPI_CTAR_SLAVE_FMSZ_SHIFT
DECL|SPI_CTAR_SLAVE_FMSZ|macro|SPI_CTAR_SLAVE_FMSZ
DECL|SPI_IRQS|macro|SPI_IRQS
DECL|SPI_MCR_CLR_RXF_MASK|macro|SPI_MCR_CLR_RXF_MASK
DECL|SPI_MCR_CLR_RXF_SHIFT|macro|SPI_MCR_CLR_RXF_SHIFT
DECL|SPI_MCR_CLR_RXF|macro|SPI_MCR_CLR_RXF
DECL|SPI_MCR_CLR_TXF_MASK|macro|SPI_MCR_CLR_TXF_MASK
DECL|SPI_MCR_CLR_TXF_SHIFT|macro|SPI_MCR_CLR_TXF_SHIFT
DECL|SPI_MCR_CLR_TXF|macro|SPI_MCR_CLR_TXF
DECL|SPI_MCR_CONT_SCKE_MASK|macro|SPI_MCR_CONT_SCKE_MASK
DECL|SPI_MCR_CONT_SCKE_SHIFT|macro|SPI_MCR_CONT_SCKE_SHIFT
DECL|SPI_MCR_CONT_SCKE|macro|SPI_MCR_CONT_SCKE
DECL|SPI_MCR_DCONF_MASK|macro|SPI_MCR_DCONF_MASK
DECL|SPI_MCR_DCONF_SHIFT|macro|SPI_MCR_DCONF_SHIFT
DECL|SPI_MCR_DCONF|macro|SPI_MCR_DCONF
DECL|SPI_MCR_DIS_RXF_MASK|macro|SPI_MCR_DIS_RXF_MASK
DECL|SPI_MCR_DIS_RXF_SHIFT|macro|SPI_MCR_DIS_RXF_SHIFT
DECL|SPI_MCR_DIS_RXF|macro|SPI_MCR_DIS_RXF
DECL|SPI_MCR_DIS_TXF_MASK|macro|SPI_MCR_DIS_TXF_MASK
DECL|SPI_MCR_DIS_TXF_SHIFT|macro|SPI_MCR_DIS_TXF_SHIFT
DECL|SPI_MCR_DIS_TXF|macro|SPI_MCR_DIS_TXF
DECL|SPI_MCR_DOZE_MASK|macro|SPI_MCR_DOZE_MASK
DECL|SPI_MCR_DOZE_SHIFT|macro|SPI_MCR_DOZE_SHIFT
DECL|SPI_MCR_DOZE|macro|SPI_MCR_DOZE
DECL|SPI_MCR_FRZ_MASK|macro|SPI_MCR_FRZ_MASK
DECL|SPI_MCR_FRZ_SHIFT|macro|SPI_MCR_FRZ_SHIFT
DECL|SPI_MCR_FRZ|macro|SPI_MCR_FRZ
DECL|SPI_MCR_HALT_MASK|macro|SPI_MCR_HALT_MASK
DECL|SPI_MCR_HALT_SHIFT|macro|SPI_MCR_HALT_SHIFT
DECL|SPI_MCR_HALT|macro|SPI_MCR_HALT
DECL|SPI_MCR_MDIS_MASK|macro|SPI_MCR_MDIS_MASK
DECL|SPI_MCR_MDIS_SHIFT|macro|SPI_MCR_MDIS_SHIFT
DECL|SPI_MCR_MDIS|macro|SPI_MCR_MDIS
DECL|SPI_MCR_MSTR_MASK|macro|SPI_MCR_MSTR_MASK
DECL|SPI_MCR_MSTR_SHIFT|macro|SPI_MCR_MSTR_SHIFT
DECL|SPI_MCR_MSTR|macro|SPI_MCR_MSTR
DECL|SPI_MCR_MTFE_MASK|macro|SPI_MCR_MTFE_MASK
DECL|SPI_MCR_MTFE_SHIFT|macro|SPI_MCR_MTFE_SHIFT
DECL|SPI_MCR_MTFE|macro|SPI_MCR_MTFE
DECL|SPI_MCR_PCSIS_MASK|macro|SPI_MCR_PCSIS_MASK
DECL|SPI_MCR_PCSIS_SHIFT|macro|SPI_MCR_PCSIS_SHIFT
DECL|SPI_MCR_PCSIS|macro|SPI_MCR_PCSIS
DECL|SPI_MCR_PCSSE_MASK|macro|SPI_MCR_PCSSE_MASK
DECL|SPI_MCR_PCSSE_SHIFT|macro|SPI_MCR_PCSSE_SHIFT
DECL|SPI_MCR_PCSSE|macro|SPI_MCR_PCSSE
DECL|SPI_MCR_ROOE_MASK|macro|SPI_MCR_ROOE_MASK
DECL|SPI_MCR_ROOE_SHIFT|macro|SPI_MCR_ROOE_SHIFT
DECL|SPI_MCR_ROOE|macro|SPI_MCR_ROOE
DECL|SPI_MCR_SMPL_PT_MASK|macro|SPI_MCR_SMPL_PT_MASK
DECL|SPI_MCR_SMPL_PT_SHIFT|macro|SPI_MCR_SMPL_PT_SHIFT
DECL|SPI_MCR_SMPL_PT|macro|SPI_MCR_SMPL_PT
DECL|SPI_POPR_RXDATA_MASK|macro|SPI_POPR_RXDATA_MASK
DECL|SPI_POPR_RXDATA_SHIFT|macro|SPI_POPR_RXDATA_SHIFT
DECL|SPI_POPR_RXDATA|macro|SPI_POPR_RXDATA
DECL|SPI_PUSHR_CONT_MASK|macro|SPI_PUSHR_CONT_MASK
DECL|SPI_PUSHR_CONT_SHIFT|macro|SPI_PUSHR_CONT_SHIFT
DECL|SPI_PUSHR_CONT|macro|SPI_PUSHR_CONT
DECL|SPI_PUSHR_CTAS_MASK|macro|SPI_PUSHR_CTAS_MASK
DECL|SPI_PUSHR_CTAS_SHIFT|macro|SPI_PUSHR_CTAS_SHIFT
DECL|SPI_PUSHR_CTAS|macro|SPI_PUSHR_CTAS
DECL|SPI_PUSHR_CTCNT_MASK|macro|SPI_PUSHR_CTCNT_MASK
DECL|SPI_PUSHR_CTCNT_SHIFT|macro|SPI_PUSHR_CTCNT_SHIFT
DECL|SPI_PUSHR_CTCNT|macro|SPI_PUSHR_CTCNT
DECL|SPI_PUSHR_EOQ_MASK|macro|SPI_PUSHR_EOQ_MASK
DECL|SPI_PUSHR_EOQ_SHIFT|macro|SPI_PUSHR_EOQ_SHIFT
DECL|SPI_PUSHR_EOQ|macro|SPI_PUSHR_EOQ
DECL|SPI_PUSHR_PCS_MASK|macro|SPI_PUSHR_PCS_MASK
DECL|SPI_PUSHR_PCS_SHIFT|macro|SPI_PUSHR_PCS_SHIFT
DECL|SPI_PUSHR_PCS|macro|SPI_PUSHR_PCS
DECL|SPI_PUSHR_SLAVE_TXDATA_MASK|macro|SPI_PUSHR_SLAVE_TXDATA_MASK
DECL|SPI_PUSHR_SLAVE_TXDATA_SHIFT|macro|SPI_PUSHR_SLAVE_TXDATA_SHIFT
DECL|SPI_PUSHR_SLAVE_TXDATA|macro|SPI_PUSHR_SLAVE_TXDATA
DECL|SPI_PUSHR_TXDATA_MASK|macro|SPI_PUSHR_TXDATA_MASK
DECL|SPI_PUSHR_TXDATA_SHIFT|macro|SPI_PUSHR_TXDATA_SHIFT
DECL|SPI_PUSHR_TXDATA|macro|SPI_PUSHR_TXDATA
DECL|SPI_RSER_EOQF_RE_MASK|macro|SPI_RSER_EOQF_RE_MASK
DECL|SPI_RSER_EOQF_RE_SHIFT|macro|SPI_RSER_EOQF_RE_SHIFT
DECL|SPI_RSER_EOQF_RE|macro|SPI_RSER_EOQF_RE
DECL|SPI_RSER_RFDF_DIRS_MASK|macro|SPI_RSER_RFDF_DIRS_MASK
DECL|SPI_RSER_RFDF_DIRS_SHIFT|macro|SPI_RSER_RFDF_DIRS_SHIFT
DECL|SPI_RSER_RFDF_DIRS|macro|SPI_RSER_RFDF_DIRS
DECL|SPI_RSER_RFDF_RE_MASK|macro|SPI_RSER_RFDF_RE_MASK
DECL|SPI_RSER_RFDF_RE_SHIFT|macro|SPI_RSER_RFDF_RE_SHIFT
DECL|SPI_RSER_RFDF_RE|macro|SPI_RSER_RFDF_RE
DECL|SPI_RSER_RFOF_RE_MASK|macro|SPI_RSER_RFOF_RE_MASK
DECL|SPI_RSER_RFOF_RE_SHIFT|macro|SPI_RSER_RFOF_RE_SHIFT
DECL|SPI_RSER_RFOF_RE|macro|SPI_RSER_RFOF_RE
DECL|SPI_RSER_TCF_RE_MASK|macro|SPI_RSER_TCF_RE_MASK
DECL|SPI_RSER_TCF_RE_SHIFT|macro|SPI_RSER_TCF_RE_SHIFT
DECL|SPI_RSER_TCF_RE|macro|SPI_RSER_TCF_RE
DECL|SPI_RSER_TFFF_DIRS_MASK|macro|SPI_RSER_TFFF_DIRS_MASK
DECL|SPI_RSER_TFFF_DIRS_SHIFT|macro|SPI_RSER_TFFF_DIRS_SHIFT
DECL|SPI_RSER_TFFF_DIRS|macro|SPI_RSER_TFFF_DIRS
DECL|SPI_RSER_TFFF_RE_MASK|macro|SPI_RSER_TFFF_RE_MASK
DECL|SPI_RSER_TFFF_RE_SHIFT|macro|SPI_RSER_TFFF_RE_SHIFT
DECL|SPI_RSER_TFFF_RE|macro|SPI_RSER_TFFF_RE
DECL|SPI_RSER_TFUF_RE_MASK|macro|SPI_RSER_TFUF_RE_MASK
DECL|SPI_RSER_TFUF_RE_SHIFT|macro|SPI_RSER_TFUF_RE_SHIFT
DECL|SPI_RSER_TFUF_RE|macro|SPI_RSER_TFUF_RE
DECL|SPI_RXFR0_RXDATA_MASK|macro|SPI_RXFR0_RXDATA_MASK
DECL|SPI_RXFR0_RXDATA_SHIFT|macro|SPI_RXFR0_RXDATA_SHIFT
DECL|SPI_RXFR0_RXDATA|macro|SPI_RXFR0_RXDATA
DECL|SPI_RXFR1_RXDATA_MASK|macro|SPI_RXFR1_RXDATA_MASK
DECL|SPI_RXFR1_RXDATA_SHIFT|macro|SPI_RXFR1_RXDATA_SHIFT
DECL|SPI_RXFR1_RXDATA|macro|SPI_RXFR1_RXDATA
DECL|SPI_RXFR2_RXDATA_MASK|macro|SPI_RXFR2_RXDATA_MASK
DECL|SPI_RXFR2_RXDATA_SHIFT|macro|SPI_RXFR2_RXDATA_SHIFT
DECL|SPI_RXFR2_RXDATA|macro|SPI_RXFR2_RXDATA
DECL|SPI_RXFR3_RXDATA_MASK|macro|SPI_RXFR3_RXDATA_MASK
DECL|SPI_RXFR3_RXDATA_SHIFT|macro|SPI_RXFR3_RXDATA_SHIFT
DECL|SPI_RXFR3_RXDATA|macro|SPI_RXFR3_RXDATA
DECL|SPI_SR_EOQF_MASK|macro|SPI_SR_EOQF_MASK
DECL|SPI_SR_EOQF_SHIFT|macro|SPI_SR_EOQF_SHIFT
DECL|SPI_SR_EOQF|macro|SPI_SR_EOQF
DECL|SPI_SR_POPNXTPTR_MASK|macro|SPI_SR_POPNXTPTR_MASK
DECL|SPI_SR_POPNXTPTR_SHIFT|macro|SPI_SR_POPNXTPTR_SHIFT
DECL|SPI_SR_POPNXTPTR|macro|SPI_SR_POPNXTPTR
DECL|SPI_SR_RFDF_MASK|macro|SPI_SR_RFDF_MASK
DECL|SPI_SR_RFDF_SHIFT|macro|SPI_SR_RFDF_SHIFT
DECL|SPI_SR_RFDF|macro|SPI_SR_RFDF
DECL|SPI_SR_RFOF_MASK|macro|SPI_SR_RFOF_MASK
DECL|SPI_SR_RFOF_SHIFT|macro|SPI_SR_RFOF_SHIFT
DECL|SPI_SR_RFOF|macro|SPI_SR_RFOF
DECL|SPI_SR_RXCTR_MASK|macro|SPI_SR_RXCTR_MASK
DECL|SPI_SR_RXCTR_SHIFT|macro|SPI_SR_RXCTR_SHIFT
DECL|SPI_SR_RXCTR|macro|SPI_SR_RXCTR
DECL|SPI_SR_TCF_MASK|macro|SPI_SR_TCF_MASK
DECL|SPI_SR_TCF_SHIFT|macro|SPI_SR_TCF_SHIFT
DECL|SPI_SR_TCF|macro|SPI_SR_TCF
DECL|SPI_SR_TFFF_MASK|macro|SPI_SR_TFFF_MASK
DECL|SPI_SR_TFFF_SHIFT|macro|SPI_SR_TFFF_SHIFT
DECL|SPI_SR_TFFF|macro|SPI_SR_TFFF
DECL|SPI_SR_TFUF_MASK|macro|SPI_SR_TFUF_MASK
DECL|SPI_SR_TFUF_SHIFT|macro|SPI_SR_TFUF_SHIFT
DECL|SPI_SR_TFUF|macro|SPI_SR_TFUF
DECL|SPI_SR_TXCTR_MASK|macro|SPI_SR_TXCTR_MASK
DECL|SPI_SR_TXCTR_SHIFT|macro|SPI_SR_TXCTR_SHIFT
DECL|SPI_SR_TXCTR|macro|SPI_SR_TXCTR
DECL|SPI_SR_TXNXTPTR_MASK|macro|SPI_SR_TXNXTPTR_MASK
DECL|SPI_SR_TXNXTPTR_SHIFT|macro|SPI_SR_TXNXTPTR_SHIFT
DECL|SPI_SR_TXNXTPTR|macro|SPI_SR_TXNXTPTR
DECL|SPI_SR_TXRXS_MASK|macro|SPI_SR_TXRXS_MASK
DECL|SPI_SR_TXRXS_SHIFT|macro|SPI_SR_TXRXS_SHIFT
DECL|SPI_SR_TXRXS|macro|SPI_SR_TXRXS
DECL|SPI_TCR_SPI_TCNT_MASK|macro|SPI_TCR_SPI_TCNT_MASK
DECL|SPI_TCR_SPI_TCNT_SHIFT|macro|SPI_TCR_SPI_TCNT_SHIFT
DECL|SPI_TCR_SPI_TCNT|macro|SPI_TCR_SPI_TCNT
DECL|SPI_TXFR0_TXCMD_TXDATA_MASK|macro|SPI_TXFR0_TXCMD_TXDATA_MASK
DECL|SPI_TXFR0_TXCMD_TXDATA_SHIFT|macro|SPI_TXFR0_TXCMD_TXDATA_SHIFT
DECL|SPI_TXFR0_TXCMD_TXDATA|macro|SPI_TXFR0_TXCMD_TXDATA
DECL|SPI_TXFR0_TXDATA_MASK|macro|SPI_TXFR0_TXDATA_MASK
DECL|SPI_TXFR0_TXDATA_SHIFT|macro|SPI_TXFR0_TXDATA_SHIFT
DECL|SPI_TXFR0_TXDATA|macro|SPI_TXFR0_TXDATA
DECL|SPI_TXFR1_TXCMD_TXDATA_MASK|macro|SPI_TXFR1_TXCMD_TXDATA_MASK
DECL|SPI_TXFR1_TXCMD_TXDATA_SHIFT|macro|SPI_TXFR1_TXCMD_TXDATA_SHIFT
DECL|SPI_TXFR1_TXCMD_TXDATA|macro|SPI_TXFR1_TXCMD_TXDATA
DECL|SPI_TXFR1_TXDATA_MASK|macro|SPI_TXFR1_TXDATA_MASK
DECL|SPI_TXFR1_TXDATA_SHIFT|macro|SPI_TXFR1_TXDATA_SHIFT
DECL|SPI_TXFR1_TXDATA|macro|SPI_TXFR1_TXDATA
DECL|SPI_TXFR2_TXCMD_TXDATA_MASK|macro|SPI_TXFR2_TXCMD_TXDATA_MASK
DECL|SPI_TXFR2_TXCMD_TXDATA_SHIFT|macro|SPI_TXFR2_TXCMD_TXDATA_SHIFT
DECL|SPI_TXFR2_TXCMD_TXDATA|macro|SPI_TXFR2_TXCMD_TXDATA
DECL|SPI_TXFR2_TXDATA_MASK|macro|SPI_TXFR2_TXDATA_MASK
DECL|SPI_TXFR2_TXDATA_SHIFT|macro|SPI_TXFR2_TXDATA_SHIFT
DECL|SPI_TXFR2_TXDATA|macro|SPI_TXFR2_TXDATA
DECL|SPI_TXFR3_TXCMD_TXDATA_MASK|macro|SPI_TXFR3_TXCMD_TXDATA_MASK
DECL|SPI_TXFR3_TXCMD_TXDATA_SHIFT|macro|SPI_TXFR3_TXCMD_TXDATA_SHIFT
DECL|SPI_TXFR3_TXCMD_TXDATA|macro|SPI_TXFR3_TXCMD_TXDATA
DECL|SPI_TXFR3_TXDATA_MASK|macro|SPI_TXFR3_TXDATA_MASK
DECL|SPI_TXFR3_TXDATA_SHIFT|macro|SPI_TXFR3_TXDATA_SHIFT
DECL|SPI_TXFR3_TXDATA|macro|SPI_TXFR3_TXDATA
DECL|SPI_Type|typedef|} SPI_Type;
DECL|SP|member|} SP[5];
DECL|SRS0|member|__I uint8_t SRS0; /**< System Reset Status Register 0, offset: 0x0 */
DECL|SRS1|member|__I uint8_t SRS1; /**< System Reset Status Register 1, offset: 0x1 */
DECL|SR|member|__I uint32_t SR; /**< RNGA Status Register, offset: 0x4 */
DECL|SR|member|__IO uint32_t SR; /**< RTC Status Register, offset: 0x14 */
DECL|SR|member|__IO uint32_t SR; /**< Status Register, offset: 0x2C */
DECL|SR|member|__IO uint8_t SR; /**< DAC Status Register, offset: 0x20 */
DECL|SSRT|member|__O uint8_t SSRT; /**< Set START Bit Register, offset: 0x1D */
DECL|STATUS|member|__I uint32_t STATUS; /**< Status register, offset: 0x8 */
DECL|STATUS|member|__IO uint32_t STATUS; /**< Capture And Compare Status, offset: 0x50 */
DECL|STAT|member|__I uint8_t STAT; /**< Status register, offset: 0x90 */
DECL|STCTRLH|member|__IO uint16_t STCTRLH; /**< Watchdog Status and Control Register High, offset: 0x0 */
DECL|STCTRLL|member|__IO uint16_t STCTRLL; /**< Watchdog Status and Control Register Low, offset: 0x2 */
DECL|STR_CAA|member|__I uint32_t STR_CAA; /**< Accumulator register - Store Register command, offset: 0x884 */
DECL|STR_CASR|member|__I uint32_t STR_CASR; /**< Status register - Store Register command, offset: 0x880 */
DECL|STR_CA|member|__I uint32_t STR_CA[9]; /**< General Purpose Register 0 - Store Register command..General Purpose Register 8 - Store Register command, array offset: 0x888, array step: 0x4 */
DECL|SVCall_IRQn|enumerator|SVCall_IRQn = -5, /**< Cortex-M4 SV Call Interrupt */
DECL|SWI_IRQn|enumerator|SWI_IRQn = 64, /**< Software interrupt */
DECL|SWOCTRL|member|__IO uint32_t SWOCTRL; /**< FTM Software Output Control, offset: 0x94 */
DECL|SYNCONF|member|__IO uint32_t SYNCONF; /**< Synchronization Configuration, offset: 0x8C */
DECL|SYNC|member|__IO uint32_t SYNC; /**< Synchronization, offset: 0x58 */
DECL|SYSCTL|member|__IO uint32_t SYSCTL; /**< System Control register, offset: 0x2C */
DECL|SysTick_IRQn|enumerator|SysTick_IRQn = -1, /**< Cortex-M4 System Tick Interrupt */
DECL|S|member|__IO uint32_t S; /**< Channel n Status register, array offset: 0x14, array step: 0x28 */
DECL|S|member|__IO uint8_t S; /**< I2C Status register, offset: 0x3 */
DECL|S|member|__IO uint8_t S; /**< MCG Status Register, offset: 0x6 */
DECL|TACC|member|__IO uint32_t TACC; /**< Transmit Accelerator Function Configuration, offset: 0x1C0 */
DECL|TAEM|member|__IO uint32_t TAEM; /**< Transmit FIFO Almost Empty Threshold, offset: 0x1A4 */
DECL|TAFL|member|__IO uint32_t TAFL; /**< Transmit FIFO Almost Full Threshold, offset: 0x1A8 */
DECL|TAGVDW0S|member|__IO uint32_t TAGVDW0S[4]; /**< Cache Tag Storage, array offset: 0x100, array step: 0x4 */
DECL|TAGVDW1S|member|__IO uint32_t TAGVDW1S[4]; /**< Cache Tag Storage, array offset: 0x110, array step: 0x4 */
DECL|TAGVDW2S|member|__IO uint32_t TAGVDW2S[4]; /**< Cache Tag Storage, array offset: 0x120, array step: 0x4 */
DECL|TAGVDW3S|member|__IO uint32_t TAGVDW3S[4]; /**< Cache Tag Storage, array offset: 0x130, array step: 0x4 */
DECL|TAR|member|__IO uint32_t TAR; /**< RTC Time Alarm Register, offset: 0x8 */
DECL|TCCR|member|__IO uint32_t TCCR; /**< Timer Compare Capture Register, array offset: 0x60C, array step: 0x8 */
DECL|TCD|member|} TCD[16];
DECL|TCFIFO|member|__I uint8_t TCFIFO; /**< UART FIFO Transmit Count, offset: 0x14 */
DECL|TCR1|member|__IO uint32_t TCR1; /**< SAI Transmit Configuration 1 Register, offset: 0x4 */
DECL|TCR2|member|__IO uint32_t TCR2; /**< SAI Transmit Configuration 2 Register, offset: 0x8 */
DECL|TCR3|member|__IO uint32_t TCR3; /**< SAI Transmit Configuration 3 Register, offset: 0xC */
DECL|TCR4|member|__IO uint32_t TCR4; /**< SAI Transmit Configuration 4 Register, offset: 0x10 */
DECL|TCR5|member|__IO uint32_t TCR5; /**< SAI Transmit Configuration 5 Register, offset: 0x14 */
DECL|TCR|member|__IO uint32_t TCR; /**< RTC Time Compensation Register, offset: 0xC */
DECL|TCR|member|__IO uint32_t TCR; /**< Transfer Count Register, offset: 0x8 */
DECL|TCR|member|__IO uint32_t TCR; /**< Transmit Control Register, offset: 0xC4 */
DECL|TCSR|member|__IO uint32_t TCSR; /**< SAI Transmit Control Register, offset: 0x0 */
DECL|TCSR|member|__IO uint32_t TCSR; /**< Timer Control Status Register, array offset: 0x608, array step: 0x8 */
DECL|TCTRL|member|__IO uint32_t TCTRL; /**< Timer Control Register, array offset: 0x108, array step: 0x10 */
DECL|TDAR|member|__IO uint32_t TDAR; /**< Transmit Descriptor Active Register, offset: 0x14 */
DECL|TDR|member|__O uint32_t TDR[2]; /**< SAI Transmit Data Register, array offset: 0x20, array step: 0x4 */
DECL|TDSR|member|__IO uint32_t TDSR; /**< Transmit Buffer Descriptor Ring Start Register, offset: 0x184 */
DECL|TFLG|member|__IO uint32_t TFLG; /**< Timer Flag Register, array offset: 0x10C, array step: 0x10 */
DECL|TFR|member|__I uint32_t TFR[2]; /**< SAI Transmit FIFO Register, array offset: 0x40, array step: 0x4 */
DECL|TFWR|member|__IO uint32_t TFWR; /**< Transmit FIFO Watermark Register, offset: 0x144 */
DECL|TGSR|member|__IO uint32_t TGSR; /**< Timer Global Status Register, offset: 0x604 */
DECL|TIMER0|member|__IO uint32_t TIMER0; /**< TIMER0 register, offset: 0x10 */
DECL|TIMER1|member|__IO uint32_t TIMER1; /**< TIMER1 register, offset: 0x14 */
DECL|TIMER2_BC11|member|__IO uint32_t TIMER2_BC11; /**< TIMER2_BC11 register, offset: 0x18 */
DECL|TIMER2_BC12|member|__IO uint32_t TIMER2_BC12; /**< TIMER2_BC12 register, offset: 0x18 */
DECL|TIMER|member|__IO uint32_t TIMER; /**< Free Running Timer, offset: 0x8 */
DECL|TIPG|member|__IO uint32_t TIPG; /**< Transmit Inter-Packet Gap, offset: 0x1AC */
DECL|TL7816|member|__IO uint8_t TL7816; /**< UART 7816 Transmit Length Register, offset: 0x1F */
DECL|TMROUTH|member|__IO uint16_t TMROUTH; /**< Watchdog Timer Output Register High, offset: 0x10 */
DECL|TMROUTL|member|__IO uint16_t TMROUTL; /**< Watchdog Timer Output Register Low, offset: 0x12 */
DECL|TMR|member|__IO uint32_t TMR; /**< SAI Transmit Mask Register, offset: 0x60 */
DECL|TOKEN|member|__IO uint8_t TOKEN; /**< Token register, offset: 0xA8 */
DECL|TOVALH|member|__IO uint16_t TOVALH; /**< Watchdog Time-out Value Register High, offset: 0x4 */
DECL|TOVALL|member|__IO uint16_t TOVALL; /**< Watchdog Time-out Value Register Low, offset: 0x6 */
DECL|TPR|member|__IO uint32_t TPR; /**< RTC Time Prescaler Register, offset: 0x4 */
DECL|TRM|member|__IO uint8_t TRM; /**< VREF Trim Register, offset: 0x0 */
DECL|TSEM|member|__IO uint32_t TSEM; /**< Transmit FIFO Section Empty Threshold, offset: 0x1A0 */
DECL|TSR|member|__IO uint32_t TSR; /**< RTC Time Seconds Register, offset: 0x0 */
DECL|TWFIFO|member|__IO uint8_t TWFIFO; /**< UART FIFO Transmit Watermark, offset: 0x13 */
DECL|TXFR0|member|__I uint32_t TXFR0; /**< Transmit FIFO Registers, offset: 0x3C */
DECL|TXFR1|member|__I uint32_t TXFR1; /**< Transmit FIFO Registers, offset: 0x40 */
DECL|TXFR2|member|__I uint32_t TXFR2; /**< Transmit FIFO Registers, offset: 0x44 */
DECL|TXFR3|member|__I uint32_t TXFR3; /**< Transmit FIFO Registers, offset: 0x48 */
DECL|UART0_BASE|macro|UART0_BASE
DECL|UART0_ERR_IRQn|enumerator|UART0_ERR_IRQn = 32, /**< UART0 Error interrupt */
DECL|UART0_LON_IRQn|enumerator|UART0_LON_IRQn = 30, /**< UART0 LON interrupt */
DECL|UART0_RX_TX_IRQn|enumerator|UART0_RX_TX_IRQn = 31, /**< UART0 Receive/Transmit interrupt */
DECL|UART0|macro|UART0
DECL|UART1_BASE|macro|UART1_BASE
DECL|UART1_ERR_IRQn|enumerator|UART1_ERR_IRQn = 34, /**< UART1 Error interrupt */
DECL|UART1_RX_TX_IRQn|enumerator|UART1_RX_TX_IRQn = 33, /**< UART1 Receive/Transmit interrupt */
DECL|UART1|macro|UART1
DECL|UART2_BASE|macro|UART2_BASE
DECL|UART2_ERR_IRQn|enumerator|UART2_ERR_IRQn = 36, /**< UART2 Error interrupt */
DECL|UART2_RX_TX_IRQn|enumerator|UART2_RX_TX_IRQn = 35, /**< UART2 Receive/Transmit interrupt */
DECL|UART2|macro|UART2
DECL|UART3_BASE|macro|UART3_BASE
DECL|UART3_ERR_IRQn|enumerator|UART3_ERR_IRQn = 38, /**< UART3 Error interrupt */
DECL|UART3_RX_TX_IRQn|enumerator|UART3_RX_TX_IRQn = 37, /**< UART3 Receive/Transmit interrupt */
DECL|UART3|macro|UART3
DECL|UART4_BASE|macro|UART4_BASE
DECL|UART4_ERR_IRQn|enumerator|UART4_ERR_IRQn = 67, /**< UART4 Error interrupt */
DECL|UART4_RX_TX_IRQn|enumerator|UART4_RX_TX_IRQn = 66, /**< UART4 Receive/Transmit interrupt */
DECL|UART4|macro|UART4
DECL|UART5_BASE|macro|UART5_BASE
DECL|UART5_ERR_IRQn|enumerator|UART5_ERR_IRQn = 69, /**< UART5 Error interrupt */
DECL|UART5_RX_TX_IRQn|enumerator|UART5_RX_TX_IRQn = 68, /**< UART5 Receive/Transmit interrupt */
DECL|UART5|macro|UART5
DECL|UART_BASE_ADDRS|macro|UART_BASE_ADDRS
DECL|UART_BASE_PTRS|macro|UART_BASE_PTRS
DECL|UART_BDH_LBKDIE_MASK|macro|UART_BDH_LBKDIE_MASK
DECL|UART_BDH_LBKDIE_SHIFT|macro|UART_BDH_LBKDIE_SHIFT
DECL|UART_BDH_LBKDIE|macro|UART_BDH_LBKDIE
DECL|UART_BDH_RXEDGIE_MASK|macro|UART_BDH_RXEDGIE_MASK
DECL|UART_BDH_RXEDGIE_SHIFT|macro|UART_BDH_RXEDGIE_SHIFT
DECL|UART_BDH_RXEDGIE|macro|UART_BDH_RXEDGIE
DECL|UART_BDH_SBNS_MASK|macro|UART_BDH_SBNS_MASK
DECL|UART_BDH_SBNS_SHIFT|macro|UART_BDH_SBNS_SHIFT
DECL|UART_BDH_SBNS|macro|UART_BDH_SBNS
DECL|UART_BDH_SBR_MASK|macro|UART_BDH_SBR_MASK
DECL|UART_BDH_SBR_SHIFT|macro|UART_BDH_SBR_SHIFT
DECL|UART_BDH_SBR|macro|UART_BDH_SBR
DECL|UART_BDL_SBR_MASK|macro|UART_BDL_SBR_MASK
DECL|UART_BDL_SBR_SHIFT|macro|UART_BDL_SBR_SHIFT
DECL|UART_BDL_SBR|macro|UART_BDL_SBR
DECL|UART_C1_ILT_MASK|macro|UART_C1_ILT_MASK
DECL|UART_C1_ILT_SHIFT|macro|UART_C1_ILT_SHIFT
DECL|UART_C1_ILT|macro|UART_C1_ILT
DECL|UART_C1_LOOPS_MASK|macro|UART_C1_LOOPS_MASK
DECL|UART_C1_LOOPS_SHIFT|macro|UART_C1_LOOPS_SHIFT
DECL|UART_C1_LOOPS|macro|UART_C1_LOOPS
DECL|UART_C1_M_MASK|macro|UART_C1_M_MASK
DECL|UART_C1_M_SHIFT|macro|UART_C1_M_SHIFT
DECL|UART_C1_M|macro|UART_C1_M
DECL|UART_C1_PE_MASK|macro|UART_C1_PE_MASK
DECL|UART_C1_PE_SHIFT|macro|UART_C1_PE_SHIFT
DECL|UART_C1_PE|macro|UART_C1_PE
DECL|UART_C1_PT_MASK|macro|UART_C1_PT_MASK
DECL|UART_C1_PT_SHIFT|macro|UART_C1_PT_SHIFT
DECL|UART_C1_PT|macro|UART_C1_PT
DECL|UART_C1_RSRC_MASK|macro|UART_C1_RSRC_MASK
DECL|UART_C1_RSRC_SHIFT|macro|UART_C1_RSRC_SHIFT
DECL|UART_C1_RSRC|macro|UART_C1_RSRC
DECL|UART_C1_UARTSWAI_MASK|macro|UART_C1_UARTSWAI_MASK
DECL|UART_C1_UARTSWAI_SHIFT|macro|UART_C1_UARTSWAI_SHIFT
DECL|UART_C1_UARTSWAI|macro|UART_C1_UARTSWAI
DECL|UART_C1_WAKE_MASK|macro|UART_C1_WAKE_MASK
DECL|UART_C1_WAKE_SHIFT|macro|UART_C1_WAKE_SHIFT
DECL|UART_C1_WAKE|macro|UART_C1_WAKE
DECL|UART_C2_ILIE_MASK|macro|UART_C2_ILIE_MASK
DECL|UART_C2_ILIE_SHIFT|macro|UART_C2_ILIE_SHIFT
DECL|UART_C2_ILIE|macro|UART_C2_ILIE
DECL|UART_C2_RE_MASK|macro|UART_C2_RE_MASK
DECL|UART_C2_RE_SHIFT|macro|UART_C2_RE_SHIFT
DECL|UART_C2_RE|macro|UART_C2_RE
DECL|UART_C2_RIE_MASK|macro|UART_C2_RIE_MASK
DECL|UART_C2_RIE_SHIFT|macro|UART_C2_RIE_SHIFT
DECL|UART_C2_RIE|macro|UART_C2_RIE
DECL|UART_C2_RWU_MASK|macro|UART_C2_RWU_MASK
DECL|UART_C2_RWU_SHIFT|macro|UART_C2_RWU_SHIFT
DECL|UART_C2_RWU|macro|UART_C2_RWU
DECL|UART_C2_SBK_MASK|macro|UART_C2_SBK_MASK
DECL|UART_C2_SBK_SHIFT|macro|UART_C2_SBK_SHIFT
DECL|UART_C2_SBK|macro|UART_C2_SBK
DECL|UART_C2_TCIE_MASK|macro|UART_C2_TCIE_MASK
DECL|UART_C2_TCIE_SHIFT|macro|UART_C2_TCIE_SHIFT
DECL|UART_C2_TCIE|macro|UART_C2_TCIE
DECL|UART_C2_TE_MASK|macro|UART_C2_TE_MASK
DECL|UART_C2_TE_SHIFT|macro|UART_C2_TE_SHIFT
DECL|UART_C2_TE|macro|UART_C2_TE
DECL|UART_C2_TIE_MASK|macro|UART_C2_TIE_MASK
DECL|UART_C2_TIE_SHIFT|macro|UART_C2_TIE_SHIFT
DECL|UART_C2_TIE|macro|UART_C2_TIE
DECL|UART_C3_FEIE_MASK|macro|UART_C3_FEIE_MASK
DECL|UART_C3_FEIE_SHIFT|macro|UART_C3_FEIE_SHIFT
DECL|UART_C3_FEIE|macro|UART_C3_FEIE
DECL|UART_C3_NEIE_MASK|macro|UART_C3_NEIE_MASK
DECL|UART_C3_NEIE_SHIFT|macro|UART_C3_NEIE_SHIFT
DECL|UART_C3_NEIE|macro|UART_C3_NEIE
DECL|UART_C3_ORIE_MASK|macro|UART_C3_ORIE_MASK
DECL|UART_C3_ORIE_SHIFT|macro|UART_C3_ORIE_SHIFT
DECL|UART_C3_ORIE|macro|UART_C3_ORIE
DECL|UART_C3_PEIE_MASK|macro|UART_C3_PEIE_MASK
DECL|UART_C3_PEIE_SHIFT|macro|UART_C3_PEIE_SHIFT
DECL|UART_C3_PEIE|macro|UART_C3_PEIE
DECL|UART_C3_R8_MASK|macro|UART_C3_R8_MASK
DECL|UART_C3_R8_SHIFT|macro|UART_C3_R8_SHIFT
DECL|UART_C3_R8|macro|UART_C3_R8
DECL|UART_C3_T8_MASK|macro|UART_C3_T8_MASK
DECL|UART_C3_T8_SHIFT|macro|UART_C3_T8_SHIFT
DECL|UART_C3_T8|macro|UART_C3_T8
DECL|UART_C3_TXDIR_MASK|macro|UART_C3_TXDIR_MASK
DECL|UART_C3_TXDIR_SHIFT|macro|UART_C3_TXDIR_SHIFT
DECL|UART_C3_TXDIR|macro|UART_C3_TXDIR
DECL|UART_C3_TXINV_MASK|macro|UART_C3_TXINV_MASK
DECL|UART_C3_TXINV_SHIFT|macro|UART_C3_TXINV_SHIFT
DECL|UART_C3_TXINV|macro|UART_C3_TXINV
DECL|UART_C4_BRFA_MASK|macro|UART_C4_BRFA_MASK
DECL|UART_C4_BRFA_SHIFT|macro|UART_C4_BRFA_SHIFT
DECL|UART_C4_BRFA|macro|UART_C4_BRFA
DECL|UART_C4_M10_MASK|macro|UART_C4_M10_MASK
DECL|UART_C4_M10_SHIFT|macro|UART_C4_M10_SHIFT
DECL|UART_C4_M10|macro|UART_C4_M10
DECL|UART_C4_MAEN1_MASK|macro|UART_C4_MAEN1_MASK
DECL|UART_C4_MAEN1_SHIFT|macro|UART_C4_MAEN1_SHIFT
DECL|UART_C4_MAEN1|macro|UART_C4_MAEN1
DECL|UART_C4_MAEN2_MASK|macro|UART_C4_MAEN2_MASK
DECL|UART_C4_MAEN2_SHIFT|macro|UART_C4_MAEN2_SHIFT
DECL|UART_C4_MAEN2|macro|UART_C4_MAEN2
DECL|UART_C5_ILDMAS_MASK|macro|UART_C5_ILDMAS_MASK
DECL|UART_C5_ILDMAS_SHIFT|macro|UART_C5_ILDMAS_SHIFT
DECL|UART_C5_ILDMAS|macro|UART_C5_ILDMAS
DECL|UART_C5_LBKDDMAS_MASK|macro|UART_C5_LBKDDMAS_MASK
DECL|UART_C5_LBKDDMAS_SHIFT|macro|UART_C5_LBKDDMAS_SHIFT
DECL|UART_C5_LBKDDMAS|macro|UART_C5_LBKDDMAS
DECL|UART_C5_RDMAS_MASK|macro|UART_C5_RDMAS_MASK
DECL|UART_C5_RDMAS_SHIFT|macro|UART_C5_RDMAS_SHIFT
DECL|UART_C5_RDMAS|macro|UART_C5_RDMAS
DECL|UART_C5_TCDMAS_MASK|macro|UART_C5_TCDMAS_MASK
DECL|UART_C5_TCDMAS_SHIFT|macro|UART_C5_TCDMAS_SHIFT
DECL|UART_C5_TCDMAS|macro|UART_C5_TCDMAS
DECL|UART_C5_TDMAS_MASK|macro|UART_C5_TDMAS_MASK
DECL|UART_C5_TDMAS_SHIFT|macro|UART_C5_TDMAS_SHIFT
DECL|UART_C5_TDMAS|macro|UART_C5_TDMAS
DECL|UART_C7816_ANACK_MASK|macro|UART_C7816_ANACK_MASK
DECL|UART_C7816_ANACK_SHIFT|macro|UART_C7816_ANACK_SHIFT
DECL|UART_C7816_ANACK|macro|UART_C7816_ANACK
DECL|UART_C7816_INIT_MASK|macro|UART_C7816_INIT_MASK
DECL|UART_C7816_INIT_SHIFT|macro|UART_C7816_INIT_SHIFT
DECL|UART_C7816_INIT|macro|UART_C7816_INIT
DECL|UART_C7816_ISO_7816E_MASK|macro|UART_C7816_ISO_7816E_MASK
DECL|UART_C7816_ISO_7816E_SHIFT|macro|UART_C7816_ISO_7816E_SHIFT
DECL|UART_C7816_ISO_7816E|macro|UART_C7816_ISO_7816E
DECL|UART_C7816_ONACK_MASK|macro|UART_C7816_ONACK_MASK
DECL|UART_C7816_ONACK_SHIFT|macro|UART_C7816_ONACK_SHIFT
DECL|UART_C7816_ONACK|macro|UART_C7816_ONACK
DECL|UART_C7816_TTYPE_MASK|macro|UART_C7816_TTYPE_MASK
DECL|UART_C7816_TTYPE_SHIFT|macro|UART_C7816_TTYPE_SHIFT
DECL|UART_C7816_TTYPE|macro|UART_C7816_TTYPE
DECL|UART_CFIFO_RXFLUSH_MASK|macro|UART_CFIFO_RXFLUSH_MASK
DECL|UART_CFIFO_RXFLUSH_SHIFT|macro|UART_CFIFO_RXFLUSH_SHIFT
DECL|UART_CFIFO_RXFLUSH|macro|UART_CFIFO_RXFLUSH
DECL|UART_CFIFO_RXOFE_MASK|macro|UART_CFIFO_RXOFE_MASK
DECL|UART_CFIFO_RXOFE_SHIFT|macro|UART_CFIFO_RXOFE_SHIFT
DECL|UART_CFIFO_RXOFE|macro|UART_CFIFO_RXOFE
DECL|UART_CFIFO_RXUFE_MASK|macro|UART_CFIFO_RXUFE_MASK
DECL|UART_CFIFO_RXUFE_SHIFT|macro|UART_CFIFO_RXUFE_SHIFT
DECL|UART_CFIFO_RXUFE|macro|UART_CFIFO_RXUFE
DECL|UART_CFIFO_TXFLUSH_MASK|macro|UART_CFIFO_TXFLUSH_MASK
DECL|UART_CFIFO_TXFLUSH_SHIFT|macro|UART_CFIFO_TXFLUSH_SHIFT
DECL|UART_CFIFO_TXFLUSH|macro|UART_CFIFO_TXFLUSH
DECL|UART_CFIFO_TXOFE_MASK|macro|UART_CFIFO_TXOFE_MASK
DECL|UART_CFIFO_TXOFE_SHIFT|macro|UART_CFIFO_TXOFE_SHIFT
DECL|UART_CFIFO_TXOFE|macro|UART_CFIFO_TXOFE
DECL|UART_D_RT_MASK|macro|UART_D_RT_MASK
DECL|UART_D_RT_SHIFT|macro|UART_D_RT_SHIFT
DECL|UART_D_RT|macro|UART_D_RT
DECL|UART_ED_NOISY_MASK|macro|UART_ED_NOISY_MASK
DECL|UART_ED_NOISY_SHIFT|macro|UART_ED_NOISY_SHIFT
DECL|UART_ED_NOISY|macro|UART_ED_NOISY
DECL|UART_ED_PARITYE_MASK|macro|UART_ED_PARITYE_MASK
DECL|UART_ED_PARITYE_SHIFT|macro|UART_ED_PARITYE_SHIFT
DECL|UART_ED_PARITYE|macro|UART_ED_PARITYE
DECL|UART_ERR_IRQS|macro|UART_ERR_IRQS
DECL|UART_ET7816_RXTHRESHOLD_MASK|macro|UART_ET7816_RXTHRESHOLD_MASK
DECL|UART_ET7816_RXTHRESHOLD_SHIFT|macro|UART_ET7816_RXTHRESHOLD_SHIFT
DECL|UART_ET7816_RXTHRESHOLD|macro|UART_ET7816_RXTHRESHOLD
DECL|UART_ET7816_TXTHRESHOLD_MASK|macro|UART_ET7816_TXTHRESHOLD_MASK
DECL|UART_ET7816_TXTHRESHOLD_SHIFT|macro|UART_ET7816_TXTHRESHOLD_SHIFT
DECL|UART_ET7816_TXTHRESHOLD|macro|UART_ET7816_TXTHRESHOLD
DECL|UART_IE7816_BWTE_MASK|macro|UART_IE7816_BWTE_MASK
DECL|UART_IE7816_BWTE_SHIFT|macro|UART_IE7816_BWTE_SHIFT
DECL|UART_IE7816_BWTE|macro|UART_IE7816_BWTE
DECL|UART_IE7816_CWTE_MASK|macro|UART_IE7816_CWTE_MASK
DECL|UART_IE7816_CWTE_SHIFT|macro|UART_IE7816_CWTE_SHIFT
DECL|UART_IE7816_CWTE|macro|UART_IE7816_CWTE
DECL|UART_IE7816_GTVE_MASK|macro|UART_IE7816_GTVE_MASK
DECL|UART_IE7816_GTVE_SHIFT|macro|UART_IE7816_GTVE_SHIFT
DECL|UART_IE7816_GTVE|macro|UART_IE7816_GTVE
DECL|UART_IE7816_INITDE_MASK|macro|UART_IE7816_INITDE_MASK
DECL|UART_IE7816_INITDE_SHIFT|macro|UART_IE7816_INITDE_SHIFT
DECL|UART_IE7816_INITDE|macro|UART_IE7816_INITDE
DECL|UART_IE7816_RXTE_MASK|macro|UART_IE7816_RXTE_MASK
DECL|UART_IE7816_RXTE_SHIFT|macro|UART_IE7816_RXTE_SHIFT
DECL|UART_IE7816_RXTE|macro|UART_IE7816_RXTE
DECL|UART_IE7816_TXTE_MASK|macro|UART_IE7816_TXTE_MASK
DECL|UART_IE7816_TXTE_SHIFT|macro|UART_IE7816_TXTE_SHIFT
DECL|UART_IE7816_TXTE|macro|UART_IE7816_TXTE
DECL|UART_IE7816_WTE_MASK|macro|UART_IE7816_WTE_MASK
DECL|UART_IE7816_WTE_SHIFT|macro|UART_IE7816_WTE_SHIFT
DECL|UART_IE7816_WTE|macro|UART_IE7816_WTE
DECL|UART_IR_IREN_MASK|macro|UART_IR_IREN_MASK
DECL|UART_IR_IREN_SHIFT|macro|UART_IR_IREN_SHIFT
DECL|UART_IR_IREN|macro|UART_IR_IREN
DECL|UART_IR_TNP_MASK|macro|UART_IR_TNP_MASK
DECL|UART_IR_TNP_SHIFT|macro|UART_IR_TNP_SHIFT
DECL|UART_IR_TNP|macro|UART_IR_TNP
DECL|UART_IS7816_BWT_MASK|macro|UART_IS7816_BWT_MASK
DECL|UART_IS7816_BWT_SHIFT|macro|UART_IS7816_BWT_SHIFT
DECL|UART_IS7816_BWT|macro|UART_IS7816_BWT
DECL|UART_IS7816_CWT_MASK|macro|UART_IS7816_CWT_MASK
DECL|UART_IS7816_CWT_SHIFT|macro|UART_IS7816_CWT_SHIFT
DECL|UART_IS7816_CWT|macro|UART_IS7816_CWT
DECL|UART_IS7816_GTV_MASK|macro|UART_IS7816_GTV_MASK
DECL|UART_IS7816_GTV_SHIFT|macro|UART_IS7816_GTV_SHIFT
DECL|UART_IS7816_GTV|macro|UART_IS7816_GTV
DECL|UART_IS7816_INITD_MASK|macro|UART_IS7816_INITD_MASK
DECL|UART_IS7816_INITD_SHIFT|macro|UART_IS7816_INITD_SHIFT
DECL|UART_IS7816_INITD|macro|UART_IS7816_INITD
DECL|UART_IS7816_RXT_MASK|macro|UART_IS7816_RXT_MASK
DECL|UART_IS7816_RXT_SHIFT|macro|UART_IS7816_RXT_SHIFT
DECL|UART_IS7816_RXT|macro|UART_IS7816_RXT
DECL|UART_IS7816_TXT_MASK|macro|UART_IS7816_TXT_MASK
DECL|UART_IS7816_TXT_SHIFT|macro|UART_IS7816_TXT_SHIFT
DECL|UART_IS7816_TXT|macro|UART_IS7816_TXT
DECL|UART_IS7816_WT_MASK|macro|UART_IS7816_WT_MASK
DECL|UART_IS7816_WT_SHIFT|macro|UART_IS7816_WT_SHIFT
DECL|UART_IS7816_WT|macro|UART_IS7816_WT
DECL|UART_LON_IRQS|macro|UART_LON_IRQS
DECL|UART_MA1_MA_MASK|macro|UART_MA1_MA_MASK
DECL|UART_MA1_MA_SHIFT|macro|UART_MA1_MA_SHIFT
DECL|UART_MA1_MA|macro|UART_MA1_MA
DECL|UART_MA2_MA_MASK|macro|UART_MA2_MA_MASK
DECL|UART_MA2_MA_SHIFT|macro|UART_MA2_MA_SHIFT
DECL|UART_MA2_MA|macro|UART_MA2_MA
DECL|UART_MODEM_RXRTSE_MASK|macro|UART_MODEM_RXRTSE_MASK
DECL|UART_MODEM_RXRTSE_SHIFT|macro|UART_MODEM_RXRTSE_SHIFT
DECL|UART_MODEM_RXRTSE|macro|UART_MODEM_RXRTSE
DECL|UART_MODEM_TXCTSE_MASK|macro|UART_MODEM_TXCTSE_MASK
DECL|UART_MODEM_TXCTSE_SHIFT|macro|UART_MODEM_TXCTSE_SHIFT
DECL|UART_MODEM_TXCTSE|macro|UART_MODEM_TXCTSE
DECL|UART_MODEM_TXRTSE_MASK|macro|UART_MODEM_TXRTSE_MASK
DECL|UART_MODEM_TXRTSE_SHIFT|macro|UART_MODEM_TXRTSE_SHIFT
DECL|UART_MODEM_TXRTSE|macro|UART_MODEM_TXRTSE
DECL|UART_MODEM_TXRTSPOL_MASK|macro|UART_MODEM_TXRTSPOL_MASK
DECL|UART_MODEM_TXRTSPOL_SHIFT|macro|UART_MODEM_TXRTSPOL_SHIFT
DECL|UART_MODEM_TXRTSPOL|macro|UART_MODEM_TXRTSPOL
DECL|UART_PFIFO_RXFE_MASK|macro|UART_PFIFO_RXFE_MASK
DECL|UART_PFIFO_RXFE_SHIFT|macro|UART_PFIFO_RXFE_SHIFT
DECL|UART_PFIFO_RXFE|macro|UART_PFIFO_RXFE
DECL|UART_PFIFO_RXFIFOSIZE_MASK|macro|UART_PFIFO_RXFIFOSIZE_MASK
DECL|UART_PFIFO_RXFIFOSIZE_SHIFT|macro|UART_PFIFO_RXFIFOSIZE_SHIFT
DECL|UART_PFIFO_RXFIFOSIZE|macro|UART_PFIFO_RXFIFOSIZE
DECL|UART_PFIFO_TXFE_MASK|macro|UART_PFIFO_TXFE_MASK
DECL|UART_PFIFO_TXFE_SHIFT|macro|UART_PFIFO_TXFE_SHIFT
DECL|UART_PFIFO_TXFE|macro|UART_PFIFO_TXFE
DECL|UART_PFIFO_TXFIFOSIZE_MASK|macro|UART_PFIFO_TXFIFOSIZE_MASK
DECL|UART_PFIFO_TXFIFOSIZE_SHIFT|macro|UART_PFIFO_TXFIFOSIZE_SHIFT
DECL|UART_PFIFO_TXFIFOSIZE|macro|UART_PFIFO_TXFIFOSIZE
DECL|UART_RCFIFO_RXCOUNT_MASK|macro|UART_RCFIFO_RXCOUNT_MASK
DECL|UART_RCFIFO_RXCOUNT_SHIFT|macro|UART_RCFIFO_RXCOUNT_SHIFT
DECL|UART_RCFIFO_RXCOUNT|macro|UART_RCFIFO_RXCOUNT
DECL|UART_RWFIFO_RXWATER_MASK|macro|UART_RWFIFO_RXWATER_MASK
DECL|UART_RWFIFO_RXWATER_SHIFT|macro|UART_RWFIFO_RXWATER_SHIFT
DECL|UART_RWFIFO_RXWATER|macro|UART_RWFIFO_RXWATER
DECL|UART_RX_TX_IRQS|macro|UART_RX_TX_IRQS
DECL|UART_S1_FE_MASK|macro|UART_S1_FE_MASK
DECL|UART_S1_FE_SHIFT|macro|UART_S1_FE_SHIFT
DECL|UART_S1_FE|macro|UART_S1_FE
DECL|UART_S1_IDLE_MASK|macro|UART_S1_IDLE_MASK
DECL|UART_S1_IDLE_SHIFT|macro|UART_S1_IDLE_SHIFT
DECL|UART_S1_IDLE|macro|UART_S1_IDLE
DECL|UART_S1_NF_MASK|macro|UART_S1_NF_MASK
DECL|UART_S1_NF_SHIFT|macro|UART_S1_NF_SHIFT
DECL|UART_S1_NF|macro|UART_S1_NF
DECL|UART_S1_OR_MASK|macro|UART_S1_OR_MASK
DECL|UART_S1_OR_SHIFT|macro|UART_S1_OR_SHIFT
DECL|UART_S1_OR|macro|UART_S1_OR
DECL|UART_S1_PF_MASK|macro|UART_S1_PF_MASK
DECL|UART_S1_PF_SHIFT|macro|UART_S1_PF_SHIFT
DECL|UART_S1_PF|macro|UART_S1_PF
DECL|UART_S1_RDRF_MASK|macro|UART_S1_RDRF_MASK
DECL|UART_S1_RDRF_SHIFT|macro|UART_S1_RDRF_SHIFT
DECL|UART_S1_RDRF|macro|UART_S1_RDRF
DECL|UART_S1_TC_MASK|macro|UART_S1_TC_MASK
DECL|UART_S1_TC_SHIFT|macro|UART_S1_TC_SHIFT
DECL|UART_S1_TC|macro|UART_S1_TC
DECL|UART_S1_TDRE_MASK|macro|UART_S1_TDRE_MASK
DECL|UART_S1_TDRE_SHIFT|macro|UART_S1_TDRE_SHIFT
DECL|UART_S1_TDRE|macro|UART_S1_TDRE
DECL|UART_S2_BRK13_MASK|macro|UART_S2_BRK13_MASK
DECL|UART_S2_BRK13_SHIFT|macro|UART_S2_BRK13_SHIFT
DECL|UART_S2_BRK13|macro|UART_S2_BRK13
DECL|UART_S2_LBKDE_MASK|macro|UART_S2_LBKDE_MASK
DECL|UART_S2_LBKDE_SHIFT|macro|UART_S2_LBKDE_SHIFT
DECL|UART_S2_LBKDE|macro|UART_S2_LBKDE
DECL|UART_S2_LBKDIF_MASK|macro|UART_S2_LBKDIF_MASK
DECL|UART_S2_LBKDIF_SHIFT|macro|UART_S2_LBKDIF_SHIFT
DECL|UART_S2_LBKDIF|macro|UART_S2_LBKDIF
DECL|UART_S2_MSBF_MASK|macro|UART_S2_MSBF_MASK
DECL|UART_S2_MSBF_SHIFT|macro|UART_S2_MSBF_SHIFT
DECL|UART_S2_MSBF|macro|UART_S2_MSBF
DECL|UART_S2_RAF_MASK|macro|UART_S2_RAF_MASK
DECL|UART_S2_RAF_SHIFT|macro|UART_S2_RAF_SHIFT
DECL|UART_S2_RAF|macro|UART_S2_RAF
DECL|UART_S2_RWUID_MASK|macro|UART_S2_RWUID_MASK
DECL|UART_S2_RWUID_SHIFT|macro|UART_S2_RWUID_SHIFT
DECL|UART_S2_RWUID|macro|UART_S2_RWUID
DECL|UART_S2_RXEDGIF_MASK|macro|UART_S2_RXEDGIF_MASK
DECL|UART_S2_RXEDGIF_SHIFT|macro|UART_S2_RXEDGIF_SHIFT
DECL|UART_S2_RXEDGIF|macro|UART_S2_RXEDGIF
DECL|UART_S2_RXINV_MASK|macro|UART_S2_RXINV_MASK
DECL|UART_S2_RXINV_SHIFT|macro|UART_S2_RXINV_SHIFT
DECL|UART_S2_RXINV|macro|UART_S2_RXINV
DECL|UART_SFIFO_RXEMPT_MASK|macro|UART_SFIFO_RXEMPT_MASK
DECL|UART_SFIFO_RXEMPT_SHIFT|macro|UART_SFIFO_RXEMPT_SHIFT
DECL|UART_SFIFO_RXEMPT|macro|UART_SFIFO_RXEMPT
DECL|UART_SFIFO_RXOF_MASK|macro|UART_SFIFO_RXOF_MASK
DECL|UART_SFIFO_RXOF_SHIFT|macro|UART_SFIFO_RXOF_SHIFT
DECL|UART_SFIFO_RXOF|macro|UART_SFIFO_RXOF
DECL|UART_SFIFO_RXUF_MASK|macro|UART_SFIFO_RXUF_MASK
DECL|UART_SFIFO_RXUF_SHIFT|macro|UART_SFIFO_RXUF_SHIFT
DECL|UART_SFIFO_RXUF|macro|UART_SFIFO_RXUF
DECL|UART_SFIFO_TXEMPT_MASK|macro|UART_SFIFO_TXEMPT_MASK
DECL|UART_SFIFO_TXEMPT_SHIFT|macro|UART_SFIFO_TXEMPT_SHIFT
DECL|UART_SFIFO_TXEMPT|macro|UART_SFIFO_TXEMPT
DECL|UART_SFIFO_TXOF_MASK|macro|UART_SFIFO_TXOF_MASK
DECL|UART_SFIFO_TXOF_SHIFT|macro|UART_SFIFO_TXOF_SHIFT
DECL|UART_SFIFO_TXOF|macro|UART_SFIFO_TXOF
DECL|UART_TCFIFO_TXCOUNT_MASK|macro|UART_TCFIFO_TXCOUNT_MASK
DECL|UART_TCFIFO_TXCOUNT_SHIFT|macro|UART_TCFIFO_TXCOUNT_SHIFT
DECL|UART_TCFIFO_TXCOUNT|macro|UART_TCFIFO_TXCOUNT
DECL|UART_TL7816_TLEN_MASK|macro|UART_TL7816_TLEN_MASK
DECL|UART_TL7816_TLEN_SHIFT|macro|UART_TL7816_TLEN_SHIFT
DECL|UART_TL7816_TLEN|macro|UART_TL7816_TLEN
DECL|UART_TWFIFO_TXWATER_MASK|macro|UART_TWFIFO_TXWATER_MASK
DECL|UART_TWFIFO_TXWATER_SHIFT|macro|UART_TWFIFO_TXWATER_SHIFT
DECL|UART_TWFIFO_TXWATER|macro|UART_TWFIFO_TXWATER
DECL|UART_Type|typedef|} UART_Type;
DECL|UART_WF7816_GTFD_MASK|macro|UART_WF7816_GTFD_MASK
DECL|UART_WF7816_GTFD_SHIFT|macro|UART_WF7816_GTFD_SHIFT
DECL|UART_WF7816_GTFD|macro|UART_WF7816_GTFD
DECL|UART_WN7816_GTN_MASK|macro|UART_WN7816_GTN_MASK
DECL|UART_WN7816_GTN_SHIFT|macro|UART_WN7816_GTN_SHIFT
DECL|UART_WN7816_GTN|macro|UART_WN7816_GTN
DECL|UART_WP7816T0_WI_MASK|macro|UART_WP7816T0_WI_MASK
DECL|UART_WP7816T0_WI_SHIFT|macro|UART_WP7816T0_WI_SHIFT
DECL|UART_WP7816T0_WI|macro|UART_WP7816T0_WI
DECL|UART_WP7816T1_BWI_MASK|macro|UART_WP7816T1_BWI_MASK
DECL|UART_WP7816T1_BWI_SHIFT|macro|UART_WP7816T1_BWI_SHIFT
DECL|UART_WP7816T1_BWI|macro|UART_WP7816T1_BWI
DECL|UART_WP7816T1_CWI_MASK|macro|UART_WP7816T1_CWI_MASK
DECL|UART_WP7816T1_CWI_SHIFT|macro|UART_WP7816T1_CWI_SHIFT
DECL|UART_WP7816T1_CWI|macro|UART_WP7816T1_CWI
DECL|UART_WP7816_T_TYPE0_REG|macro|UART_WP7816_T_TYPE0_REG
DECL|UART_WP7816_T_TYPE0_WI_MASK|macro|UART_WP7816_T_TYPE0_WI_MASK
DECL|UART_WP7816_T_TYPE0_WI_SHIFT|macro|UART_WP7816_T_TYPE0_WI_SHIFT
DECL|UART_WP7816_T_TYPE0_WI|macro|UART_WP7816_T_TYPE0_WI
DECL|UART_WP7816_T_TYPE1_BWI_MASK|macro|UART_WP7816_T_TYPE1_BWI_MASK
DECL|UART_WP7816_T_TYPE1_BWI_SHIFT|macro|UART_WP7816_T_TYPE1_BWI_SHIFT
DECL|UART_WP7816_T_TYPE1_BWI|macro|UART_WP7816_T_TYPE1_BWI
DECL|UART_WP7816_T_TYPE1_CWI_MASK|macro|UART_WP7816_T_TYPE1_CWI_MASK
DECL|UART_WP7816_T_TYPE1_CWI_SHIFT|macro|UART_WP7816_T_TYPE1_CWI_SHIFT
DECL|UART_WP7816_T_TYPE1_CWI|macro|UART_WP7816_T_TYPE1_CWI
DECL|UART_WP7816_T_TYPE1_REG|macro|UART_WP7816_T_TYPE1_REG
DECL|UIDH|member|__I uint32_t UIDH; /**< Unique Identification Register High, offset: 0x1054 */
DECL|UIDL|member|__I uint32_t UIDL; /**< Unique Identification Register Low, offset: 0x1060 */
DECL|UIDMH|member|__I uint32_t UIDMH; /**< Unique Identification Register Mid-High, offset: 0x1058 */
DECL|UIDML|member|__I uint32_t UIDML; /**< Unique Identification Register Mid Low, offset: 0x105C */
DECL|UNLOCK|member|__IO uint16_t UNLOCK; /**< Watchdog Unlock register, offset: 0xE */
DECL|USB0_BASE|macro|USB0_BASE
DECL|USB0_IRQn|enumerator|USB0_IRQn = 53, /**< USB0 interrupt */
DECL|USB0|macro|USB0
DECL|USBCTRL|member|__IO uint8_t USBCTRL; /**< USB Control register, offset: 0x100 */
DECL|USBDCD_BASE_ADDRS|macro|USBDCD_BASE_ADDRS
DECL|USBDCD_BASE_PTRS|macro|USBDCD_BASE_PTRS
DECL|USBDCD_BASE|macro|USBDCD_BASE
DECL|USBDCD_CLOCK_CLOCK_SPEED_MASK|macro|USBDCD_CLOCK_CLOCK_SPEED_MASK
DECL|USBDCD_CLOCK_CLOCK_SPEED_SHIFT|macro|USBDCD_CLOCK_CLOCK_SPEED_SHIFT
DECL|USBDCD_CLOCK_CLOCK_SPEED|macro|USBDCD_CLOCK_CLOCK_SPEED
DECL|USBDCD_CLOCK_CLOCK_UNIT_MASK|macro|USBDCD_CLOCK_CLOCK_UNIT_MASK
DECL|USBDCD_CLOCK_CLOCK_UNIT_SHIFT|macro|USBDCD_CLOCK_CLOCK_UNIT_SHIFT
DECL|USBDCD_CLOCK_CLOCK_UNIT|macro|USBDCD_CLOCK_CLOCK_UNIT
DECL|USBDCD_CONTROL_BC12_MASK|macro|USBDCD_CONTROL_BC12_MASK
DECL|USBDCD_CONTROL_BC12_SHIFT|macro|USBDCD_CONTROL_BC12_SHIFT
DECL|USBDCD_CONTROL_BC12|macro|USBDCD_CONTROL_BC12
DECL|USBDCD_CONTROL_IACK_MASK|macro|USBDCD_CONTROL_IACK_MASK
DECL|USBDCD_CONTROL_IACK_SHIFT|macro|USBDCD_CONTROL_IACK_SHIFT
DECL|USBDCD_CONTROL_IACK|macro|USBDCD_CONTROL_IACK
DECL|USBDCD_CONTROL_IE_MASK|macro|USBDCD_CONTROL_IE_MASK
DECL|USBDCD_CONTROL_IE_SHIFT|macro|USBDCD_CONTROL_IE_SHIFT
DECL|USBDCD_CONTROL_IE|macro|USBDCD_CONTROL_IE
DECL|USBDCD_CONTROL_IF_MASK|macro|USBDCD_CONTROL_IF_MASK
DECL|USBDCD_CONTROL_IF_SHIFT|macro|USBDCD_CONTROL_IF_SHIFT
DECL|USBDCD_CONTROL_IF|macro|USBDCD_CONTROL_IF
DECL|USBDCD_CONTROL_SR_MASK|macro|USBDCD_CONTROL_SR_MASK
DECL|USBDCD_CONTROL_SR_SHIFT|macro|USBDCD_CONTROL_SR_SHIFT
DECL|USBDCD_CONTROL_SR|macro|USBDCD_CONTROL_SR
DECL|USBDCD_CONTROL_START_MASK|macro|USBDCD_CONTROL_START_MASK
DECL|USBDCD_CONTROL_START_SHIFT|macro|USBDCD_CONTROL_START_SHIFT
DECL|USBDCD_CONTROL_START|macro|USBDCD_CONTROL_START
DECL|USBDCD_IRQS|macro|USBDCD_IRQS
DECL|USBDCD_IRQn|enumerator|USBDCD_IRQn = 54, /**< USBDCD Interrupt */
DECL|USBDCD_STATUS_ACTIVE_MASK|macro|USBDCD_STATUS_ACTIVE_MASK
DECL|USBDCD_STATUS_ACTIVE_SHIFT|macro|USBDCD_STATUS_ACTIVE_SHIFT
DECL|USBDCD_STATUS_ACTIVE|macro|USBDCD_STATUS_ACTIVE
DECL|USBDCD_STATUS_ERR_MASK|macro|USBDCD_STATUS_ERR_MASK
DECL|USBDCD_STATUS_ERR_SHIFT|macro|USBDCD_STATUS_ERR_SHIFT
DECL|USBDCD_STATUS_ERR|macro|USBDCD_STATUS_ERR
DECL|USBDCD_STATUS_SEQ_RES_MASK|macro|USBDCD_STATUS_SEQ_RES_MASK
DECL|USBDCD_STATUS_SEQ_RES_SHIFT|macro|USBDCD_STATUS_SEQ_RES_SHIFT
DECL|USBDCD_STATUS_SEQ_RES|macro|USBDCD_STATUS_SEQ_RES
DECL|USBDCD_STATUS_SEQ_STAT_MASK|macro|USBDCD_STATUS_SEQ_STAT_MASK
DECL|USBDCD_STATUS_SEQ_STAT_SHIFT|macro|USBDCD_STATUS_SEQ_STAT_SHIFT
DECL|USBDCD_STATUS_SEQ_STAT|macro|USBDCD_STATUS_SEQ_STAT
DECL|USBDCD_STATUS_TO_MASK|macro|USBDCD_STATUS_TO_MASK
DECL|USBDCD_STATUS_TO_SHIFT|macro|USBDCD_STATUS_TO_SHIFT
DECL|USBDCD_STATUS_TO|macro|USBDCD_STATUS_TO
DECL|USBDCD_TIMER0_TSEQ_INIT_MASK|macro|USBDCD_TIMER0_TSEQ_INIT_MASK
DECL|USBDCD_TIMER0_TSEQ_INIT_SHIFT|macro|USBDCD_TIMER0_TSEQ_INIT_SHIFT
DECL|USBDCD_TIMER0_TSEQ_INIT|macro|USBDCD_TIMER0_TSEQ_INIT
DECL|USBDCD_TIMER0_TUNITCON_MASK|macro|USBDCD_TIMER0_TUNITCON_MASK
DECL|USBDCD_TIMER0_TUNITCON_SHIFT|macro|USBDCD_TIMER0_TUNITCON_SHIFT
DECL|USBDCD_TIMER0_TUNITCON|macro|USBDCD_TIMER0_TUNITCON
DECL|USBDCD_TIMER1_TDCD_DBNC_MASK|macro|USBDCD_TIMER1_TDCD_DBNC_MASK
DECL|USBDCD_TIMER1_TDCD_DBNC_SHIFT|macro|USBDCD_TIMER1_TDCD_DBNC_SHIFT
DECL|USBDCD_TIMER1_TDCD_DBNC|macro|USBDCD_TIMER1_TDCD_DBNC
DECL|USBDCD_TIMER1_TVDPSRC_ON_MASK|macro|USBDCD_TIMER1_TVDPSRC_ON_MASK
DECL|USBDCD_TIMER1_TVDPSRC_ON_SHIFT|macro|USBDCD_TIMER1_TVDPSRC_ON_SHIFT
DECL|USBDCD_TIMER1_TVDPSRC_ON|macro|USBDCD_TIMER1_TVDPSRC_ON
DECL|USBDCD_TIMER2_BC11_CHECK_DM_MASK|macro|USBDCD_TIMER2_BC11_CHECK_DM_MASK
DECL|USBDCD_TIMER2_BC11_CHECK_DM_SHIFT|macro|USBDCD_TIMER2_BC11_CHECK_DM_SHIFT
DECL|USBDCD_TIMER2_BC11_CHECK_DM|macro|USBDCD_TIMER2_BC11_CHECK_DM
DECL|USBDCD_TIMER2_BC11_TVDPSRC_CON_MASK|macro|USBDCD_TIMER2_BC11_TVDPSRC_CON_MASK
DECL|USBDCD_TIMER2_BC11_TVDPSRC_CON_SHIFT|macro|USBDCD_TIMER2_BC11_TVDPSRC_CON_SHIFT
DECL|USBDCD_TIMER2_BC11_TVDPSRC_CON|macro|USBDCD_TIMER2_BC11_TVDPSRC_CON
DECL|USBDCD_TIMER2_BC12_TVDMSRC_ON_MASK|macro|USBDCD_TIMER2_BC12_TVDMSRC_ON_MASK
DECL|USBDCD_TIMER2_BC12_TVDMSRC_ON_SHIFT|macro|USBDCD_TIMER2_BC12_TVDMSRC_ON_SHIFT
DECL|USBDCD_TIMER2_BC12_TVDMSRC_ON|macro|USBDCD_TIMER2_BC12_TVDMSRC_ON
DECL|USBDCD_TIMER2_BC12_TWAIT_AFTER_PRD_MASK|macro|USBDCD_TIMER2_BC12_TWAIT_AFTER_PRD_MASK
DECL|USBDCD_TIMER2_BC12_TWAIT_AFTER_PRD_SHIFT|macro|USBDCD_TIMER2_BC12_TWAIT_AFTER_PRD_SHIFT
DECL|USBDCD_TIMER2_BC12_TWAIT_AFTER_PRD|macro|USBDCD_TIMER2_BC12_TWAIT_AFTER_PRD
DECL|USBDCD_Type|typedef|} USBDCD_Type;
DECL|USBDCD|macro|USBDCD
DECL|USBFRMADJUST|member|__IO uint8_t USBFRMADJUST; /**< Frame Adjust Register, offset: 0x114 */
DECL|USBTRC0|member|__IO uint8_t USBTRC0; /**< USB Transceiver Control register 0, offset: 0x10C */
DECL|USB_ADDINFO_IEHOST_MASK|macro|USB_ADDINFO_IEHOST_MASK
DECL|USB_ADDINFO_IEHOST_SHIFT|macro|USB_ADDINFO_IEHOST_SHIFT
DECL|USB_ADDINFO_IEHOST|macro|USB_ADDINFO_IEHOST
DECL|USB_ADDINFO_IRQNUM_MASK|macro|USB_ADDINFO_IRQNUM_MASK
DECL|USB_ADDINFO_IRQNUM_SHIFT|macro|USB_ADDINFO_IRQNUM_SHIFT
DECL|USB_ADDINFO_IRQNUM|macro|USB_ADDINFO_IRQNUM
DECL|USB_ADDR_ADDR_MASK|macro|USB_ADDR_ADDR_MASK
DECL|USB_ADDR_ADDR_SHIFT|macro|USB_ADDR_ADDR_SHIFT
DECL|USB_ADDR_ADDR|macro|USB_ADDR_ADDR
DECL|USB_ADDR_LSEN_MASK|macro|USB_ADDR_LSEN_MASK
DECL|USB_ADDR_LSEN_SHIFT|macro|USB_ADDR_LSEN_SHIFT
DECL|USB_ADDR_LSEN|macro|USB_ADDR_LSEN
DECL|USB_BASE_ADDRS|macro|USB_BASE_ADDRS
DECL|USB_BASE_PTRS|macro|USB_BASE_PTRS
DECL|USB_BDTPAGE1_BDTBA_MASK|macro|USB_BDTPAGE1_BDTBA_MASK
DECL|USB_BDTPAGE1_BDTBA_SHIFT|macro|USB_BDTPAGE1_BDTBA_SHIFT
DECL|USB_BDTPAGE1_BDTBA|macro|USB_BDTPAGE1_BDTBA
DECL|USB_BDTPAGE2_BDTBA_MASK|macro|USB_BDTPAGE2_BDTBA_MASK
DECL|USB_BDTPAGE2_BDTBA_SHIFT|macro|USB_BDTPAGE2_BDTBA_SHIFT
DECL|USB_BDTPAGE2_BDTBA|macro|USB_BDTPAGE2_BDTBA
DECL|USB_BDTPAGE3_BDTBA_MASK|macro|USB_BDTPAGE3_BDTBA_MASK
DECL|USB_BDTPAGE3_BDTBA_SHIFT|macro|USB_BDTPAGE3_BDTBA_SHIFT
DECL|USB_BDTPAGE3_BDTBA|macro|USB_BDTPAGE3_BDTBA
DECL|USB_CLK_RECOVER_CTRL_CLOCK_RECOVER_EN_MASK|macro|USB_CLK_RECOVER_CTRL_CLOCK_RECOVER_EN_MASK
DECL|USB_CLK_RECOVER_CTRL_CLOCK_RECOVER_EN_SHIFT|macro|USB_CLK_RECOVER_CTRL_CLOCK_RECOVER_EN_SHIFT
DECL|USB_CLK_RECOVER_CTRL_CLOCK_RECOVER_EN|macro|USB_CLK_RECOVER_CTRL_CLOCK_RECOVER_EN
DECL|USB_CLK_RECOVER_CTRL_RESET_RESUME_ROUGH_EN_MASK|macro|USB_CLK_RECOVER_CTRL_RESET_RESUME_ROUGH_EN_MASK
DECL|USB_CLK_RECOVER_CTRL_RESET_RESUME_ROUGH_EN_SHIFT|macro|USB_CLK_RECOVER_CTRL_RESET_RESUME_ROUGH_EN_SHIFT
DECL|USB_CLK_RECOVER_CTRL_RESET_RESUME_ROUGH_EN|macro|USB_CLK_RECOVER_CTRL_RESET_RESUME_ROUGH_EN
DECL|USB_CLK_RECOVER_CTRL_RESTART_IFRTRIM_EN_MASK|macro|USB_CLK_RECOVER_CTRL_RESTART_IFRTRIM_EN_MASK
DECL|USB_CLK_RECOVER_CTRL_RESTART_IFRTRIM_EN_SHIFT|macro|USB_CLK_RECOVER_CTRL_RESTART_IFRTRIM_EN_SHIFT
DECL|USB_CLK_RECOVER_CTRL_RESTART_IFRTRIM_EN|macro|USB_CLK_RECOVER_CTRL_RESTART_IFRTRIM_EN
DECL|USB_CLK_RECOVER_INT_STATUS_OVF_ERROR_MASK|macro|USB_CLK_RECOVER_INT_STATUS_OVF_ERROR_MASK
DECL|USB_CLK_RECOVER_INT_STATUS_OVF_ERROR_SHIFT|macro|USB_CLK_RECOVER_INT_STATUS_OVF_ERROR_SHIFT
DECL|USB_CLK_RECOVER_INT_STATUS_OVF_ERROR|macro|USB_CLK_RECOVER_INT_STATUS_OVF_ERROR
DECL|USB_CLK_RECOVER_IRC_EN_IRC_EN_MASK|macro|USB_CLK_RECOVER_IRC_EN_IRC_EN_MASK
DECL|USB_CLK_RECOVER_IRC_EN_IRC_EN_SHIFT|macro|USB_CLK_RECOVER_IRC_EN_IRC_EN_SHIFT
DECL|USB_CLK_RECOVER_IRC_EN_IRC_EN|macro|USB_CLK_RECOVER_IRC_EN_IRC_EN
DECL|USB_CLK_RECOVER_IRC_EN_REG_EN_MASK|macro|USB_CLK_RECOVER_IRC_EN_REG_EN_MASK
DECL|USB_CLK_RECOVER_IRC_EN_REG_EN_SHIFT|macro|USB_CLK_RECOVER_IRC_EN_REG_EN_SHIFT
DECL|USB_CLK_RECOVER_IRC_EN_REG_EN|macro|USB_CLK_RECOVER_IRC_EN_REG_EN
DECL|USB_CONTROL_DPPULLUPNONOTG_MASK|macro|USB_CONTROL_DPPULLUPNONOTG_MASK
DECL|USB_CONTROL_DPPULLUPNONOTG_SHIFT|macro|USB_CONTROL_DPPULLUPNONOTG_SHIFT
DECL|USB_CONTROL_DPPULLUPNONOTG|macro|USB_CONTROL_DPPULLUPNONOTG
DECL|USB_CTL_HOSTMODEEN_MASK|macro|USB_CTL_HOSTMODEEN_MASK
DECL|USB_CTL_HOSTMODEEN_SHIFT|macro|USB_CTL_HOSTMODEEN_SHIFT
DECL|USB_CTL_HOSTMODEEN|macro|USB_CTL_HOSTMODEEN
DECL|USB_CTL_JSTATE_MASK|macro|USB_CTL_JSTATE_MASK
DECL|USB_CTL_JSTATE_SHIFT|macro|USB_CTL_JSTATE_SHIFT
DECL|USB_CTL_JSTATE|macro|USB_CTL_JSTATE
DECL|USB_CTL_ODDRST_MASK|macro|USB_CTL_ODDRST_MASK
DECL|USB_CTL_ODDRST_SHIFT|macro|USB_CTL_ODDRST_SHIFT
DECL|USB_CTL_ODDRST|macro|USB_CTL_ODDRST
DECL|USB_CTL_RESET_MASK|macro|USB_CTL_RESET_MASK
DECL|USB_CTL_RESET_SHIFT|macro|USB_CTL_RESET_SHIFT
DECL|USB_CTL_RESET|macro|USB_CTL_RESET
DECL|USB_CTL_RESUME_MASK|macro|USB_CTL_RESUME_MASK
DECL|USB_CTL_RESUME_SHIFT|macro|USB_CTL_RESUME_SHIFT
DECL|USB_CTL_RESUME|macro|USB_CTL_RESUME
DECL|USB_CTL_SE0_MASK|macro|USB_CTL_SE0_MASK
DECL|USB_CTL_SE0_SHIFT|macro|USB_CTL_SE0_SHIFT
DECL|USB_CTL_SE0|macro|USB_CTL_SE0
DECL|USB_CTL_TXSUSPENDTOKENBUSY_MASK|macro|USB_CTL_TXSUSPENDTOKENBUSY_MASK
DECL|USB_CTL_TXSUSPENDTOKENBUSY_SHIFT|macro|USB_CTL_TXSUSPENDTOKENBUSY_SHIFT
DECL|USB_CTL_TXSUSPENDTOKENBUSY|macro|USB_CTL_TXSUSPENDTOKENBUSY
DECL|USB_CTL_USBENSOFEN_MASK|macro|USB_CTL_USBENSOFEN_MASK
DECL|USB_CTL_USBENSOFEN_SHIFT|macro|USB_CTL_USBENSOFEN_SHIFT
DECL|USB_CTL_USBENSOFEN|macro|USB_CTL_USBENSOFEN
DECL|USB_ENDPT_COUNT|macro|USB_ENDPT_COUNT
DECL|USB_ENDPT_EPCTLDIS_MASK|macro|USB_ENDPT_EPCTLDIS_MASK
DECL|USB_ENDPT_EPCTLDIS_SHIFT|macro|USB_ENDPT_EPCTLDIS_SHIFT
DECL|USB_ENDPT_EPCTLDIS|macro|USB_ENDPT_EPCTLDIS
DECL|USB_ENDPT_EPHSHK_MASK|macro|USB_ENDPT_EPHSHK_MASK
DECL|USB_ENDPT_EPHSHK_SHIFT|macro|USB_ENDPT_EPHSHK_SHIFT
DECL|USB_ENDPT_EPHSHK|macro|USB_ENDPT_EPHSHK
DECL|USB_ENDPT_EPRXEN_MASK|macro|USB_ENDPT_EPRXEN_MASK
DECL|USB_ENDPT_EPRXEN_SHIFT|macro|USB_ENDPT_EPRXEN_SHIFT
DECL|USB_ENDPT_EPRXEN|macro|USB_ENDPT_EPRXEN
DECL|USB_ENDPT_EPSTALL_MASK|macro|USB_ENDPT_EPSTALL_MASK
DECL|USB_ENDPT_EPSTALL_SHIFT|macro|USB_ENDPT_EPSTALL_SHIFT
DECL|USB_ENDPT_EPSTALL|macro|USB_ENDPT_EPSTALL
DECL|USB_ENDPT_EPTXEN_MASK|macro|USB_ENDPT_EPTXEN_MASK
DECL|USB_ENDPT_EPTXEN_SHIFT|macro|USB_ENDPT_EPTXEN_SHIFT
DECL|USB_ENDPT_EPTXEN|macro|USB_ENDPT_EPTXEN
DECL|USB_ENDPT_HOSTWOHUB_MASK|macro|USB_ENDPT_HOSTWOHUB_MASK
DECL|USB_ENDPT_HOSTWOHUB_SHIFT|macro|USB_ENDPT_HOSTWOHUB_SHIFT
DECL|USB_ENDPT_HOSTWOHUB|macro|USB_ENDPT_HOSTWOHUB
DECL|USB_ENDPT_RETRYDIS_MASK|macro|USB_ENDPT_RETRYDIS_MASK
DECL|USB_ENDPT_RETRYDIS_SHIFT|macro|USB_ENDPT_RETRYDIS_SHIFT
DECL|USB_ENDPT_RETRYDIS|macro|USB_ENDPT_RETRYDIS
DECL|USB_ERREN_BTOERREN_MASK|macro|USB_ERREN_BTOERREN_MASK
DECL|USB_ERREN_BTOERREN_SHIFT|macro|USB_ERREN_BTOERREN_SHIFT
DECL|USB_ERREN_BTOERREN|macro|USB_ERREN_BTOERREN
DECL|USB_ERREN_BTSERREN_MASK|macro|USB_ERREN_BTSERREN_MASK
DECL|USB_ERREN_BTSERREN_SHIFT|macro|USB_ERREN_BTSERREN_SHIFT
DECL|USB_ERREN_BTSERREN|macro|USB_ERREN_BTSERREN
DECL|USB_ERREN_CRC16EN_MASK|macro|USB_ERREN_CRC16EN_MASK
DECL|USB_ERREN_CRC16EN_SHIFT|macro|USB_ERREN_CRC16EN_SHIFT
DECL|USB_ERREN_CRC16EN|macro|USB_ERREN_CRC16EN
DECL|USB_ERREN_CRC5EOFEN_MASK|macro|USB_ERREN_CRC5EOFEN_MASK
DECL|USB_ERREN_CRC5EOFEN_SHIFT|macro|USB_ERREN_CRC5EOFEN_SHIFT
DECL|USB_ERREN_CRC5EOFEN|macro|USB_ERREN_CRC5EOFEN
DECL|USB_ERREN_DFN8EN_MASK|macro|USB_ERREN_DFN8EN_MASK
DECL|USB_ERREN_DFN8EN_SHIFT|macro|USB_ERREN_DFN8EN_SHIFT
DECL|USB_ERREN_DFN8EN|macro|USB_ERREN_DFN8EN
DECL|USB_ERREN_DMAERREN_MASK|macro|USB_ERREN_DMAERREN_MASK
DECL|USB_ERREN_DMAERREN_SHIFT|macro|USB_ERREN_DMAERREN_SHIFT
DECL|USB_ERREN_DMAERREN|macro|USB_ERREN_DMAERREN
DECL|USB_ERREN_PIDERREN_MASK|macro|USB_ERREN_PIDERREN_MASK
DECL|USB_ERREN_PIDERREN_SHIFT|macro|USB_ERREN_PIDERREN_SHIFT
DECL|USB_ERREN_PIDERREN|macro|USB_ERREN_PIDERREN
DECL|USB_ERRSTAT_BTOERR_MASK|macro|USB_ERRSTAT_BTOERR_MASK
DECL|USB_ERRSTAT_BTOERR_SHIFT|macro|USB_ERRSTAT_BTOERR_SHIFT
DECL|USB_ERRSTAT_BTOERR|macro|USB_ERRSTAT_BTOERR
DECL|USB_ERRSTAT_BTSERR_MASK|macro|USB_ERRSTAT_BTSERR_MASK
DECL|USB_ERRSTAT_BTSERR_SHIFT|macro|USB_ERRSTAT_BTSERR_SHIFT
DECL|USB_ERRSTAT_BTSERR|macro|USB_ERRSTAT_BTSERR
DECL|USB_ERRSTAT_CRC16_MASK|macro|USB_ERRSTAT_CRC16_MASK
DECL|USB_ERRSTAT_CRC16_SHIFT|macro|USB_ERRSTAT_CRC16_SHIFT
DECL|USB_ERRSTAT_CRC16|macro|USB_ERRSTAT_CRC16
DECL|USB_ERRSTAT_CRC5EOF_MASK|macro|USB_ERRSTAT_CRC5EOF_MASK
DECL|USB_ERRSTAT_CRC5EOF_SHIFT|macro|USB_ERRSTAT_CRC5EOF_SHIFT
DECL|USB_ERRSTAT_CRC5EOF|macro|USB_ERRSTAT_CRC5EOF
DECL|USB_ERRSTAT_DFN8_MASK|macro|USB_ERRSTAT_DFN8_MASK
DECL|USB_ERRSTAT_DFN8_SHIFT|macro|USB_ERRSTAT_DFN8_SHIFT
DECL|USB_ERRSTAT_DFN8|macro|USB_ERRSTAT_DFN8
DECL|USB_ERRSTAT_DMAERR_MASK|macro|USB_ERRSTAT_DMAERR_MASK
DECL|USB_ERRSTAT_DMAERR_SHIFT|macro|USB_ERRSTAT_DMAERR_SHIFT
DECL|USB_ERRSTAT_DMAERR|macro|USB_ERRSTAT_DMAERR
DECL|USB_ERRSTAT_PIDERR_MASK|macro|USB_ERRSTAT_PIDERR_MASK
DECL|USB_ERRSTAT_PIDERR_SHIFT|macro|USB_ERRSTAT_PIDERR_SHIFT
DECL|USB_ERRSTAT_PIDERR|macro|USB_ERRSTAT_PIDERR
DECL|USB_FRMNUMH_FRM_MASK|macro|USB_FRMNUMH_FRM_MASK
DECL|USB_FRMNUMH_FRM_SHIFT|macro|USB_FRMNUMH_FRM_SHIFT
DECL|USB_FRMNUMH_FRM|macro|USB_FRMNUMH_FRM
DECL|USB_FRMNUML_FRM_MASK|macro|USB_FRMNUML_FRM_MASK
DECL|USB_FRMNUML_FRM_SHIFT|macro|USB_FRMNUML_FRM_SHIFT
DECL|USB_FRMNUML_FRM|macro|USB_FRMNUML_FRM
DECL|USB_IDCOMP_NID_MASK|macro|USB_IDCOMP_NID_MASK
DECL|USB_IDCOMP_NID_SHIFT|macro|USB_IDCOMP_NID_SHIFT
DECL|USB_IDCOMP_NID|macro|USB_IDCOMP_NID
DECL|USB_INTEN_ATTACHEN_MASK|macro|USB_INTEN_ATTACHEN_MASK
DECL|USB_INTEN_ATTACHEN_SHIFT|macro|USB_INTEN_ATTACHEN_SHIFT
DECL|USB_INTEN_ATTACHEN|macro|USB_INTEN_ATTACHEN
DECL|USB_INTEN_ERROREN_MASK|macro|USB_INTEN_ERROREN_MASK
DECL|USB_INTEN_ERROREN_SHIFT|macro|USB_INTEN_ERROREN_SHIFT
DECL|USB_INTEN_ERROREN|macro|USB_INTEN_ERROREN
DECL|USB_INTEN_RESUMEEN_MASK|macro|USB_INTEN_RESUMEEN_MASK
DECL|USB_INTEN_RESUMEEN_SHIFT|macro|USB_INTEN_RESUMEEN_SHIFT
DECL|USB_INTEN_RESUMEEN|macro|USB_INTEN_RESUMEEN
DECL|USB_INTEN_SLEEPEN_MASK|macro|USB_INTEN_SLEEPEN_MASK
DECL|USB_INTEN_SLEEPEN_SHIFT|macro|USB_INTEN_SLEEPEN_SHIFT
DECL|USB_INTEN_SLEEPEN|macro|USB_INTEN_SLEEPEN
DECL|USB_INTEN_SOFTOKEN_MASK|macro|USB_INTEN_SOFTOKEN_MASK
DECL|USB_INTEN_SOFTOKEN_SHIFT|macro|USB_INTEN_SOFTOKEN_SHIFT
DECL|USB_INTEN_SOFTOKEN|macro|USB_INTEN_SOFTOKEN
DECL|USB_INTEN_STALLEN_MASK|macro|USB_INTEN_STALLEN_MASK
DECL|USB_INTEN_STALLEN_SHIFT|macro|USB_INTEN_STALLEN_SHIFT
DECL|USB_INTEN_STALLEN|macro|USB_INTEN_STALLEN
DECL|USB_INTEN_TOKDNEEN_MASK|macro|USB_INTEN_TOKDNEEN_MASK
DECL|USB_INTEN_TOKDNEEN_SHIFT|macro|USB_INTEN_TOKDNEEN_SHIFT
DECL|USB_INTEN_TOKDNEEN|macro|USB_INTEN_TOKDNEEN
DECL|USB_INTEN_USBRSTEN_MASK|macro|USB_INTEN_USBRSTEN_MASK
DECL|USB_INTEN_USBRSTEN_SHIFT|macro|USB_INTEN_USBRSTEN_SHIFT
DECL|USB_INTEN_USBRSTEN|macro|USB_INTEN_USBRSTEN
DECL|USB_IRQS|macro|USB_IRQS
DECL|USB_ISTAT_ATTACH_MASK|macro|USB_ISTAT_ATTACH_MASK
DECL|USB_ISTAT_ATTACH_SHIFT|macro|USB_ISTAT_ATTACH_SHIFT
DECL|USB_ISTAT_ATTACH|macro|USB_ISTAT_ATTACH
DECL|USB_ISTAT_ERROR_MASK|macro|USB_ISTAT_ERROR_MASK
DECL|USB_ISTAT_ERROR_SHIFT|macro|USB_ISTAT_ERROR_SHIFT
DECL|USB_ISTAT_ERROR|macro|USB_ISTAT_ERROR
DECL|USB_ISTAT_RESUME_MASK|macro|USB_ISTAT_RESUME_MASK
DECL|USB_ISTAT_RESUME_SHIFT|macro|USB_ISTAT_RESUME_SHIFT
DECL|USB_ISTAT_RESUME|macro|USB_ISTAT_RESUME
DECL|USB_ISTAT_SLEEP_MASK|macro|USB_ISTAT_SLEEP_MASK
DECL|USB_ISTAT_SLEEP_SHIFT|macro|USB_ISTAT_SLEEP_SHIFT
DECL|USB_ISTAT_SLEEP|macro|USB_ISTAT_SLEEP
DECL|USB_ISTAT_SOFTOK_MASK|macro|USB_ISTAT_SOFTOK_MASK
DECL|USB_ISTAT_SOFTOK_SHIFT|macro|USB_ISTAT_SOFTOK_SHIFT
DECL|USB_ISTAT_SOFTOK|macro|USB_ISTAT_SOFTOK
DECL|USB_ISTAT_STALL_MASK|macro|USB_ISTAT_STALL_MASK
DECL|USB_ISTAT_STALL_SHIFT|macro|USB_ISTAT_STALL_SHIFT
DECL|USB_ISTAT_STALL|macro|USB_ISTAT_STALL
DECL|USB_ISTAT_TOKDNE_MASK|macro|USB_ISTAT_TOKDNE_MASK
DECL|USB_ISTAT_TOKDNE_SHIFT|macro|USB_ISTAT_TOKDNE_SHIFT
DECL|USB_ISTAT_TOKDNE|macro|USB_ISTAT_TOKDNE
DECL|USB_ISTAT_USBRST_MASK|macro|USB_ISTAT_USBRST_MASK
DECL|USB_ISTAT_USBRST_SHIFT|macro|USB_ISTAT_USBRST_SHIFT
DECL|USB_ISTAT_USBRST|macro|USB_ISTAT_USBRST
DECL|USB_OBSERVE_DMPD_MASK|macro|USB_OBSERVE_DMPD_MASK
DECL|USB_OBSERVE_DMPD_SHIFT|macro|USB_OBSERVE_DMPD_SHIFT
DECL|USB_OBSERVE_DMPD|macro|USB_OBSERVE_DMPD
DECL|USB_OBSERVE_DPPD_MASK|macro|USB_OBSERVE_DPPD_MASK
DECL|USB_OBSERVE_DPPD_SHIFT|macro|USB_OBSERVE_DPPD_SHIFT
DECL|USB_OBSERVE_DPPD|macro|USB_OBSERVE_DPPD
DECL|USB_OBSERVE_DPPU_MASK|macro|USB_OBSERVE_DPPU_MASK
DECL|USB_OBSERVE_DPPU_SHIFT|macro|USB_OBSERVE_DPPU_SHIFT
DECL|USB_OBSERVE_DPPU|macro|USB_OBSERVE_DPPU
DECL|USB_OTGCTL_DMLOW_MASK|macro|USB_OTGCTL_DMLOW_MASK
DECL|USB_OTGCTL_DMLOW_SHIFT|macro|USB_OTGCTL_DMLOW_SHIFT
DECL|USB_OTGCTL_DMLOW|macro|USB_OTGCTL_DMLOW
DECL|USB_OTGCTL_DPHIGH_MASK|macro|USB_OTGCTL_DPHIGH_MASK
DECL|USB_OTGCTL_DPHIGH_SHIFT|macro|USB_OTGCTL_DPHIGH_SHIFT
DECL|USB_OTGCTL_DPHIGH|macro|USB_OTGCTL_DPHIGH
DECL|USB_OTGCTL_DPLOW_MASK|macro|USB_OTGCTL_DPLOW_MASK
DECL|USB_OTGCTL_DPLOW_SHIFT|macro|USB_OTGCTL_DPLOW_SHIFT
DECL|USB_OTGCTL_DPLOW|macro|USB_OTGCTL_DPLOW
DECL|USB_OTGCTL_OTGEN_MASK|macro|USB_OTGCTL_OTGEN_MASK
DECL|USB_OTGCTL_OTGEN_SHIFT|macro|USB_OTGCTL_OTGEN_SHIFT
DECL|USB_OTGCTL_OTGEN|macro|USB_OTGCTL_OTGEN
DECL|USB_OTGICR_AVBUSEN_MASK|macro|USB_OTGICR_AVBUSEN_MASK
DECL|USB_OTGICR_AVBUSEN_SHIFT|macro|USB_OTGICR_AVBUSEN_SHIFT
DECL|USB_OTGICR_AVBUSEN|macro|USB_OTGICR_AVBUSEN
DECL|USB_OTGICR_BSESSEN_MASK|macro|USB_OTGICR_BSESSEN_MASK
DECL|USB_OTGICR_BSESSEN_SHIFT|macro|USB_OTGICR_BSESSEN_SHIFT
DECL|USB_OTGICR_BSESSEN|macro|USB_OTGICR_BSESSEN
DECL|USB_OTGICR_IDEN_MASK|macro|USB_OTGICR_IDEN_MASK
DECL|USB_OTGICR_IDEN_SHIFT|macro|USB_OTGICR_IDEN_SHIFT
DECL|USB_OTGICR_IDEN|macro|USB_OTGICR_IDEN
DECL|USB_OTGICR_LINESTATEEN_MASK|macro|USB_OTGICR_LINESTATEEN_MASK
DECL|USB_OTGICR_LINESTATEEN_SHIFT|macro|USB_OTGICR_LINESTATEEN_SHIFT
DECL|USB_OTGICR_LINESTATEEN|macro|USB_OTGICR_LINESTATEEN
DECL|USB_OTGICR_ONEMSECEN_MASK|macro|USB_OTGICR_ONEMSECEN_MASK
DECL|USB_OTGICR_ONEMSECEN_SHIFT|macro|USB_OTGICR_ONEMSECEN_SHIFT
DECL|USB_OTGICR_ONEMSECEN|macro|USB_OTGICR_ONEMSECEN
DECL|USB_OTGICR_SESSVLDEN_MASK|macro|USB_OTGICR_SESSVLDEN_MASK
DECL|USB_OTGICR_SESSVLDEN_SHIFT|macro|USB_OTGICR_SESSVLDEN_SHIFT
DECL|USB_OTGICR_SESSVLDEN|macro|USB_OTGICR_SESSVLDEN
DECL|USB_OTGISTAT_AVBUSCHG_MASK|macro|USB_OTGISTAT_AVBUSCHG_MASK
DECL|USB_OTGISTAT_AVBUSCHG_SHIFT|macro|USB_OTGISTAT_AVBUSCHG_SHIFT
DECL|USB_OTGISTAT_AVBUSCHG|macro|USB_OTGISTAT_AVBUSCHG
DECL|USB_OTGISTAT_B_SESS_CHG_MASK|macro|USB_OTGISTAT_B_SESS_CHG_MASK
DECL|USB_OTGISTAT_B_SESS_CHG_SHIFT|macro|USB_OTGISTAT_B_SESS_CHG_SHIFT
DECL|USB_OTGISTAT_B_SESS_CHG|macro|USB_OTGISTAT_B_SESS_CHG
DECL|USB_OTGISTAT_IDCHG_MASK|macro|USB_OTGISTAT_IDCHG_MASK
DECL|USB_OTGISTAT_IDCHG_SHIFT|macro|USB_OTGISTAT_IDCHG_SHIFT
DECL|USB_OTGISTAT_IDCHG|macro|USB_OTGISTAT_IDCHG
DECL|USB_OTGISTAT_LINE_STATE_CHG_MASK|macro|USB_OTGISTAT_LINE_STATE_CHG_MASK
DECL|USB_OTGISTAT_LINE_STATE_CHG_SHIFT|macro|USB_OTGISTAT_LINE_STATE_CHG_SHIFT
DECL|USB_OTGISTAT_LINE_STATE_CHG|macro|USB_OTGISTAT_LINE_STATE_CHG
DECL|USB_OTGISTAT_ONEMSEC_MASK|macro|USB_OTGISTAT_ONEMSEC_MASK
DECL|USB_OTGISTAT_ONEMSEC_SHIFT|macro|USB_OTGISTAT_ONEMSEC_SHIFT
DECL|USB_OTGISTAT_ONEMSEC|macro|USB_OTGISTAT_ONEMSEC
DECL|USB_OTGISTAT_SESSVLDCHG_MASK|macro|USB_OTGISTAT_SESSVLDCHG_MASK
DECL|USB_OTGISTAT_SESSVLDCHG_SHIFT|macro|USB_OTGISTAT_SESSVLDCHG_SHIFT
DECL|USB_OTGISTAT_SESSVLDCHG|macro|USB_OTGISTAT_SESSVLDCHG
DECL|USB_OTGSTAT_AVBUSVLD_MASK|macro|USB_OTGSTAT_AVBUSVLD_MASK
DECL|USB_OTGSTAT_AVBUSVLD_SHIFT|macro|USB_OTGSTAT_AVBUSVLD_SHIFT
DECL|USB_OTGSTAT_AVBUSVLD|macro|USB_OTGSTAT_AVBUSVLD
DECL|USB_OTGSTAT_BSESSEND_MASK|macro|USB_OTGSTAT_BSESSEND_MASK
DECL|USB_OTGSTAT_BSESSEND_SHIFT|macro|USB_OTGSTAT_BSESSEND_SHIFT
DECL|USB_OTGSTAT_BSESSEND|macro|USB_OTGSTAT_BSESSEND
DECL|USB_OTGSTAT_ID_MASK|macro|USB_OTGSTAT_ID_MASK
DECL|USB_OTGSTAT_ID_SHIFT|macro|USB_OTGSTAT_ID_SHIFT
DECL|USB_OTGSTAT_ID|macro|USB_OTGSTAT_ID
DECL|USB_OTGSTAT_LINESTATESTABLE_MASK|macro|USB_OTGSTAT_LINESTATESTABLE_MASK
DECL|USB_OTGSTAT_LINESTATESTABLE_SHIFT|macro|USB_OTGSTAT_LINESTATESTABLE_SHIFT
DECL|USB_OTGSTAT_LINESTATESTABLE|macro|USB_OTGSTAT_LINESTATESTABLE
DECL|USB_OTGSTAT_ONEMSECEN_MASK|macro|USB_OTGSTAT_ONEMSECEN_MASK
DECL|USB_OTGSTAT_ONEMSECEN_SHIFT|macro|USB_OTGSTAT_ONEMSECEN_SHIFT
DECL|USB_OTGSTAT_ONEMSECEN|macro|USB_OTGSTAT_ONEMSECEN
DECL|USB_OTGSTAT_SESS_VLD_MASK|macro|USB_OTGSTAT_SESS_VLD_MASK
DECL|USB_OTGSTAT_SESS_VLD_SHIFT|macro|USB_OTGSTAT_SESS_VLD_SHIFT
DECL|USB_OTGSTAT_SESS_VLD|macro|USB_OTGSTAT_SESS_VLD
DECL|USB_PERID_ID_MASK|macro|USB_PERID_ID_MASK
DECL|USB_PERID_ID_SHIFT|macro|USB_PERID_ID_SHIFT
DECL|USB_PERID_ID|macro|USB_PERID_ID
DECL|USB_REV_REV_MASK|macro|USB_REV_REV_MASK
DECL|USB_REV_REV_SHIFT|macro|USB_REV_REV_SHIFT
DECL|USB_REV_REV|macro|USB_REV_REV
DECL|USB_SOFTHLD_CNT_MASK|macro|USB_SOFTHLD_CNT_MASK
DECL|USB_SOFTHLD_CNT_SHIFT|macro|USB_SOFTHLD_CNT_SHIFT
DECL|USB_SOFTHLD_CNT|macro|USB_SOFTHLD_CNT
DECL|USB_STAT_ENDP_MASK|macro|USB_STAT_ENDP_MASK
DECL|USB_STAT_ENDP_SHIFT|macro|USB_STAT_ENDP_SHIFT
DECL|USB_STAT_ENDP|macro|USB_STAT_ENDP
DECL|USB_STAT_ODD_MASK|macro|USB_STAT_ODD_MASK
DECL|USB_STAT_ODD_SHIFT|macro|USB_STAT_ODD_SHIFT
DECL|USB_STAT_ODD|macro|USB_STAT_ODD
DECL|USB_STAT_TX_MASK|macro|USB_STAT_TX_MASK
DECL|USB_STAT_TX_SHIFT|macro|USB_STAT_TX_SHIFT
DECL|USB_STAT_TX|macro|USB_STAT_TX
DECL|USB_TOKEN_TOKENENDPT_MASK|macro|USB_TOKEN_TOKENENDPT_MASK
DECL|USB_TOKEN_TOKENENDPT_SHIFT|macro|USB_TOKEN_TOKENENDPT_SHIFT
DECL|USB_TOKEN_TOKENENDPT|macro|USB_TOKEN_TOKENENDPT
DECL|USB_TOKEN_TOKENPID_MASK|macro|USB_TOKEN_TOKENPID_MASK
DECL|USB_TOKEN_TOKENPID_SHIFT|macro|USB_TOKEN_TOKENPID_SHIFT
DECL|USB_TOKEN_TOKENPID|macro|USB_TOKEN_TOKENPID
DECL|USB_Type|typedef|} USB_Type;
DECL|USB_USBCTRL_PDE_MASK|macro|USB_USBCTRL_PDE_MASK
DECL|USB_USBCTRL_PDE_SHIFT|macro|USB_USBCTRL_PDE_SHIFT
DECL|USB_USBCTRL_PDE|macro|USB_USBCTRL_PDE
DECL|USB_USBCTRL_SUSP_MASK|macro|USB_USBCTRL_SUSP_MASK
DECL|USB_USBCTRL_SUSP_SHIFT|macro|USB_USBCTRL_SUSP_SHIFT
DECL|USB_USBCTRL_SUSP|macro|USB_USBCTRL_SUSP
DECL|USB_USBFRMADJUST_ADJ_MASK|macro|USB_USBFRMADJUST_ADJ_MASK
DECL|USB_USBFRMADJUST_ADJ_SHIFT|macro|USB_USBFRMADJUST_ADJ_SHIFT
DECL|USB_USBFRMADJUST_ADJ|macro|USB_USBFRMADJUST_ADJ
DECL|USB_USBTRC0_SYNC_DET_MASK|macro|USB_USBTRC0_SYNC_DET_MASK
DECL|USB_USBTRC0_SYNC_DET_SHIFT|macro|USB_USBTRC0_SYNC_DET_SHIFT
DECL|USB_USBTRC0_SYNC_DET|macro|USB_USBTRC0_SYNC_DET
DECL|USB_USBTRC0_USBRESET_MASK|macro|USB_USBTRC0_USBRESET_MASK
DECL|USB_USBTRC0_USBRESET_SHIFT|macro|USB_USBTRC0_USBRESET_SHIFT
DECL|USB_USBTRC0_USBRESET|macro|USB_USBTRC0_USBRESET
DECL|USB_USBTRC0_USBRESMEN_MASK|macro|USB_USBTRC0_USBRESMEN_MASK
DECL|USB_USBTRC0_USBRESMEN_SHIFT|macro|USB_USBTRC0_USBRESMEN_SHIFT
DECL|USB_USBTRC0_USBRESMEN|macro|USB_USBTRC0_USBRESMEN
DECL|USB_USBTRC0_USB_CLK_RECOVERY_INT_MASK|macro|USB_USBTRC0_USB_CLK_RECOVERY_INT_MASK
DECL|USB_USBTRC0_USB_CLK_RECOVERY_INT_SHIFT|macro|USB_USBTRC0_USB_CLK_RECOVERY_INT_SHIFT
DECL|USB_USBTRC0_USB_CLK_RECOVERY_INT|macro|USB_USBTRC0_USB_CLK_RECOVERY_INT
DECL|USB_USBTRC0_USB_RESUME_INT_MASK|macro|USB_USBTRC0_USB_RESUME_INT_MASK
DECL|USB_USBTRC0_USB_RESUME_INT_SHIFT|macro|USB_USBTRC0_USB_RESUME_INT_SHIFT
DECL|USB_USBTRC0_USB_RESUME_INT|macro|USB_USBTRC0_USB_RESUME_INT
DECL|UsageFault_IRQn|enumerator|UsageFault_IRQn = -10, /**< Cortex-M4 Usage Fault Interrupt */
DECL|VENDOR|member|__IO uint32_t VENDOR; /**< Vendor Specific register, offset: 0xC0 */
DECL|VLLSCTRL|member|__IO uint8_t VLLSCTRL; /**< VLLS Control register, offset: 0x2 */
DECL|VREF_BASE_ADDRS|macro|VREF_BASE_ADDRS
DECL|VREF_BASE_PTRS|macro|VREF_BASE_PTRS
DECL|VREF_BASE|macro|VREF_BASE
DECL|VREF_SC_ICOMPEN_MASK|macro|VREF_SC_ICOMPEN_MASK
DECL|VREF_SC_ICOMPEN_SHIFT|macro|VREF_SC_ICOMPEN_SHIFT
DECL|VREF_SC_ICOMPEN|macro|VREF_SC_ICOMPEN
DECL|VREF_SC_MODE_LV_MASK|macro|VREF_SC_MODE_LV_MASK
DECL|VREF_SC_MODE_LV_SHIFT|macro|VREF_SC_MODE_LV_SHIFT
DECL|VREF_SC_MODE_LV|macro|VREF_SC_MODE_LV
DECL|VREF_SC_REGEN_MASK|macro|VREF_SC_REGEN_MASK
DECL|VREF_SC_REGEN_SHIFT|macro|VREF_SC_REGEN_SHIFT
DECL|VREF_SC_REGEN|macro|VREF_SC_REGEN
DECL|VREF_SC_VREFEN_MASK|macro|VREF_SC_VREFEN_MASK
DECL|VREF_SC_VREFEN_SHIFT|macro|VREF_SC_VREFEN_SHIFT
DECL|VREF_SC_VREFEN|macro|VREF_SC_VREFEN
DECL|VREF_SC_VREFST_MASK|macro|VREF_SC_VREFST_MASK
DECL|VREF_SC_VREFST_SHIFT|macro|VREF_SC_VREFST_SHIFT
DECL|VREF_SC_VREFST|macro|VREF_SC_VREFST
DECL|VREF_TRM_CHOPEN_MASK|macro|VREF_TRM_CHOPEN_MASK
DECL|VREF_TRM_CHOPEN_SHIFT|macro|VREF_TRM_CHOPEN_SHIFT
DECL|VREF_TRM_CHOPEN|macro|VREF_TRM_CHOPEN
DECL|VREF_TRM_TRIM_MASK|macro|VREF_TRM_TRIM_MASK
DECL|VREF_TRM_TRIM_SHIFT|macro|VREF_TRM_TRIM_SHIFT
DECL|VREF_TRM_TRIM|macro|VREF_TRM_TRIM
DECL|VREF_Type|typedef|} VREF_Type;
DECL|VREF|macro|VREF
DECL|WAR|member|__IO uint32_t WAR; /**< RTC Write Access Register, offset: 0x800 */
DECL|WDOG0|macro|WDOG0
DECL|WDOG_BASE_ADDRS|macro|WDOG_BASE_ADDRS
DECL|WDOG_BASE_PTRS|macro|WDOG_BASE_PTRS
DECL|WDOG_BASE|macro|WDOG_BASE
DECL|WDOG_EWM_IRQn|enumerator|WDOG_EWM_IRQn = 22, /**< WDOG Interrupt */
DECL|WDOG_IRQS|macro|WDOG_IRQS
DECL|WDOG_PRESC_PRESCVAL_MASK|macro|WDOG_PRESC_PRESCVAL_MASK
DECL|WDOG_PRESC_PRESCVAL_SHIFT|macro|WDOG_PRESC_PRESCVAL_SHIFT
DECL|WDOG_PRESC_PRESCVAL|macro|WDOG_PRESC_PRESCVAL
DECL|WDOG_REFRESH_WDOGREFRESH_MASK|macro|WDOG_REFRESH_WDOGREFRESH_MASK
DECL|WDOG_REFRESH_WDOGREFRESH_SHIFT|macro|WDOG_REFRESH_WDOGREFRESH_SHIFT
DECL|WDOG_REFRESH_WDOGREFRESH|macro|WDOG_REFRESH_WDOGREFRESH
DECL|WDOG_RSTCNT_RSTCNT_MASK|macro|WDOG_RSTCNT_RSTCNT_MASK
DECL|WDOG_RSTCNT_RSTCNT_SHIFT|macro|WDOG_RSTCNT_RSTCNT_SHIFT
DECL|WDOG_RSTCNT_RSTCNT|macro|WDOG_RSTCNT_RSTCNT
DECL|WDOG_STCTRLH_ALLOWUPDATE_MASK|macro|WDOG_STCTRLH_ALLOWUPDATE_MASK
DECL|WDOG_STCTRLH_ALLOWUPDATE_SHIFT|macro|WDOG_STCTRLH_ALLOWUPDATE_SHIFT
DECL|WDOG_STCTRLH_ALLOWUPDATE|macro|WDOG_STCTRLH_ALLOWUPDATE
DECL|WDOG_STCTRLH_BYTESEL_MASK|macro|WDOG_STCTRLH_BYTESEL_MASK
DECL|WDOG_STCTRLH_BYTESEL_SHIFT|macro|WDOG_STCTRLH_BYTESEL_SHIFT
DECL|WDOG_STCTRLH_BYTESEL|macro|WDOG_STCTRLH_BYTESEL
DECL|WDOG_STCTRLH_CLKSRC_MASK|macro|WDOG_STCTRLH_CLKSRC_MASK
DECL|WDOG_STCTRLH_CLKSRC_SHIFT|macro|WDOG_STCTRLH_CLKSRC_SHIFT
DECL|WDOG_STCTRLH_CLKSRC|macro|WDOG_STCTRLH_CLKSRC
DECL|WDOG_STCTRLH_DBGEN_MASK|macro|WDOG_STCTRLH_DBGEN_MASK
DECL|WDOG_STCTRLH_DBGEN_SHIFT|macro|WDOG_STCTRLH_DBGEN_SHIFT
DECL|WDOG_STCTRLH_DBGEN|macro|WDOG_STCTRLH_DBGEN
DECL|WDOG_STCTRLH_DISTESTWDOG_MASK|macro|WDOG_STCTRLH_DISTESTWDOG_MASK
DECL|WDOG_STCTRLH_DISTESTWDOG_SHIFT|macro|WDOG_STCTRLH_DISTESTWDOG_SHIFT
DECL|WDOG_STCTRLH_DISTESTWDOG|macro|WDOG_STCTRLH_DISTESTWDOG
DECL|WDOG_STCTRLH_IRQRSTEN_MASK|macro|WDOG_STCTRLH_IRQRSTEN_MASK
DECL|WDOG_STCTRLH_IRQRSTEN_SHIFT|macro|WDOG_STCTRLH_IRQRSTEN_SHIFT
DECL|WDOG_STCTRLH_IRQRSTEN|macro|WDOG_STCTRLH_IRQRSTEN
DECL|WDOG_STCTRLH_STOPEN_MASK|macro|WDOG_STCTRLH_STOPEN_MASK
DECL|WDOG_STCTRLH_STOPEN_SHIFT|macro|WDOG_STCTRLH_STOPEN_SHIFT
DECL|WDOG_STCTRLH_STOPEN|macro|WDOG_STCTRLH_STOPEN
DECL|WDOG_STCTRLH_TESTSEL_MASK|macro|WDOG_STCTRLH_TESTSEL_MASK
DECL|WDOG_STCTRLH_TESTSEL_SHIFT|macro|WDOG_STCTRLH_TESTSEL_SHIFT
DECL|WDOG_STCTRLH_TESTSEL|macro|WDOG_STCTRLH_TESTSEL
DECL|WDOG_STCTRLH_TESTWDOG_MASK|macro|WDOG_STCTRLH_TESTWDOG_MASK
DECL|WDOG_STCTRLH_TESTWDOG_SHIFT|macro|WDOG_STCTRLH_TESTWDOG_SHIFT
DECL|WDOG_STCTRLH_TESTWDOG|macro|WDOG_STCTRLH_TESTWDOG
DECL|WDOG_STCTRLH_WAITEN_MASK|macro|WDOG_STCTRLH_WAITEN_MASK
DECL|WDOG_STCTRLH_WAITEN_SHIFT|macro|WDOG_STCTRLH_WAITEN_SHIFT
DECL|WDOG_STCTRLH_WAITEN|macro|WDOG_STCTRLH_WAITEN
DECL|WDOG_STCTRLH_WDOGEN_MASK|macro|WDOG_STCTRLH_WDOGEN_MASK
DECL|WDOG_STCTRLH_WDOGEN_SHIFT|macro|WDOG_STCTRLH_WDOGEN_SHIFT
DECL|WDOG_STCTRLH_WDOGEN|macro|WDOG_STCTRLH_WDOGEN
DECL|WDOG_STCTRLH_WINEN_MASK|macro|WDOG_STCTRLH_WINEN_MASK
DECL|WDOG_STCTRLH_WINEN_SHIFT|macro|WDOG_STCTRLH_WINEN_SHIFT
DECL|WDOG_STCTRLH_WINEN|macro|WDOG_STCTRLH_WINEN
DECL|WDOG_STCTRLL_INTFLG_MASK|macro|WDOG_STCTRLL_INTFLG_MASK
DECL|WDOG_STCTRLL_INTFLG_SHIFT|macro|WDOG_STCTRLL_INTFLG_SHIFT
DECL|WDOG_STCTRLL_INTFLG|macro|WDOG_STCTRLL_INTFLG
DECL|WDOG_TMROUTH_TIMEROUTHIGH_MASK|macro|WDOG_TMROUTH_TIMEROUTHIGH_MASK
DECL|WDOG_TMROUTH_TIMEROUTHIGH_SHIFT|macro|WDOG_TMROUTH_TIMEROUTHIGH_SHIFT
DECL|WDOG_TMROUTH_TIMEROUTHIGH|macro|WDOG_TMROUTH_TIMEROUTHIGH
DECL|WDOG_TMROUTL_TIMEROUTLOW_MASK|macro|WDOG_TMROUTL_TIMEROUTLOW_MASK
DECL|WDOG_TMROUTL_TIMEROUTLOW_SHIFT|macro|WDOG_TMROUTL_TIMEROUTLOW_SHIFT
DECL|WDOG_TMROUTL_TIMEROUTLOW|macro|WDOG_TMROUTL_TIMEROUTLOW
DECL|WDOG_TOVALH_TOVALHIGH_MASK|macro|WDOG_TOVALH_TOVALHIGH_MASK
DECL|WDOG_TOVALH_TOVALHIGH_SHIFT|macro|WDOG_TOVALH_TOVALHIGH_SHIFT
DECL|WDOG_TOVALH_TOVALHIGH|macro|WDOG_TOVALH_TOVALHIGH
DECL|WDOG_TOVALL_TOVALLOW_MASK|macro|WDOG_TOVALL_TOVALLOW_MASK
DECL|WDOG_TOVALL_TOVALLOW_SHIFT|macro|WDOG_TOVALL_TOVALLOW_SHIFT
DECL|WDOG_TOVALL_TOVALLOW|macro|WDOG_TOVALL_TOVALLOW
DECL|WDOG_Type|typedef|} WDOG_Type;
DECL|WDOG_UNLOCK_WDOGUNLOCK_MASK|macro|WDOG_UNLOCK_WDOGUNLOCK_MASK
DECL|WDOG_UNLOCK_WDOGUNLOCK_SHIFT|macro|WDOG_UNLOCK_WDOGUNLOCK_SHIFT
DECL|WDOG_UNLOCK_WDOGUNLOCK|macro|WDOG_UNLOCK_WDOGUNLOCK
DECL|WDOG_WINH_WINHIGH_MASK|macro|WDOG_WINH_WINHIGH_MASK
DECL|WDOG_WINH_WINHIGH_SHIFT|macro|WDOG_WINH_WINHIGH_SHIFT
DECL|WDOG_WINH_WINHIGH|macro|WDOG_WINH_WINHIGH
DECL|WDOG_WINL_WINLOW_MASK|macro|WDOG_WINL_WINLOW_MASK
DECL|WDOG_WINL_WINLOW_SHIFT|macro|WDOG_WINL_WINLOW_SHIFT
DECL|WDOG_WINL_WINLOW|macro|WDOG_WINL_WINLOW
DECL|WDOG|macro|WDOG
DECL|WF7816|member|__IO uint8_t WF7816; /**< UART 7816 Wait FD Register, offset: 0x1D */
DECL|WINH|member|__IO uint16_t WINH; /**< Watchdog Window Register High, offset: 0x8 */
DECL|WINL|member|__IO uint16_t WINL; /**< Watchdog Window Register Low, offset: 0xA */
DECL|WML|member|__IO uint32_t WML; /**< Watermark Level Register, offset: 0x44 */
DECL|WN7816|member|__IO uint8_t WN7816; /**< UART 7816 Wait N Register, offset: 0x1C */
DECL|WORD0|member|__IO uint32_t WORD0; /**< Message Buffer 0 WORD0 Register..Message Buffer 15 WORD0 Register, array offset: 0x88, array step: 0x10 */
DECL|WORD1|member|__IO uint32_t WORD1; /**< Message Buffer 0 WORD1 Register..Message Buffer 15 WORD1 Register, array offset: 0x8C, array step: 0x10 */
DECL|WORD|member|__IO uint32_t WORD[12][4]; /**< Region Descriptor n, Word 0..Region Descriptor n, Word 3, array offset: 0x400, array step: index*0x10, index2*0x4 */
DECL|WP7816T0|member|__IO uint8_t WP7816T0; /**< UART 7816 Wait Parameter Register, offset: 0x1B */
DECL|WP7816T1|member|__IO uint8_t WP7816T1; /**< UART 7816 Wait Parameter Register, offset: 0x1B */
DECL|Watchdog_IRQHandler|macro|Watchdog_IRQHandler
DECL|Watchdog_IRQn|macro|Watchdog_IRQn
DECL|XFERTYP|member|__IO uint32_t XFERTYP; /**< Transfer Type register, offset: 0xC */
DECL|XOR_CAA|member|__O uint32_t XOR_CAA; /**< Accumulator register - Exclusive Or command, offset: 0x984 */
DECL|XOR_CASR|member|__O uint32_t XOR_CASR; /**< Status register - Exclusive Or command, offset: 0x980 */
DECL|XOR_CA|member|__O uint32_t XOR_CA[9]; /**< General Purpose Register 0 - Exclusive Or command..General Purpose Register 8 - Exclusive Or command, array offset: 0x988, array step: 0x4 */
DECL|_MK64F12_H_|macro|_MK64F12_H_
DECL|__FPU_PRESENT|macro|__FPU_PRESENT
DECL|__MPU_PRESENT|macro|__MPU_PRESENT
DECL|__NVIC_PRIO_BITS|macro|__NVIC_PRIO_BITS
DECL|__Vendor_SysTickConfig|macro|__Vendor_SysTickConfig
DECL|_dma_request_source|enum|typedef enum _dma_request_source
DECL|dma_request_source_t|typedef|} dma_request_source_t;
DECL|kDmaRequestMux0ADC0|enumerator|kDmaRequestMux0ADC0 = 40|0x100U, /**< ADC0. */
DECL|kDmaRequestMux0ADC1|enumerator|kDmaRequestMux0ADC1 = 41|0x100U, /**< ADC1. */
DECL|kDmaRequestMux0AlwaysOn58|enumerator|kDmaRequestMux0AlwaysOn58 = 58|0x100U, /**< DMAMUX Always Enabled slot. */
DECL|kDmaRequestMux0AlwaysOn59|enumerator|kDmaRequestMux0AlwaysOn59 = 59|0x100U, /**< DMAMUX Always Enabled slot. */
DECL|kDmaRequestMux0AlwaysOn60|enumerator|kDmaRequestMux0AlwaysOn60 = 60|0x100U, /**< DMAMUX Always Enabled slot. */
DECL|kDmaRequestMux0AlwaysOn61|enumerator|kDmaRequestMux0AlwaysOn61 = 61|0x100U, /**< DMAMUX Always Enabled slot. */
DECL|kDmaRequestMux0AlwaysOn62|enumerator|kDmaRequestMux0AlwaysOn62 = 62|0x100U, /**< DMAMUX Always Enabled slot. */
DECL|kDmaRequestMux0AlwaysOn63|enumerator|kDmaRequestMux0AlwaysOn63 = 63|0x100U, /**< DMAMUX Always Enabled slot. */
DECL|kDmaRequestMux0CMP0|enumerator|kDmaRequestMux0CMP0 = 42|0x100U, /**< CMP0. */
DECL|kDmaRequestMux0CMP1|enumerator|kDmaRequestMux0CMP1 = 43|0x100U, /**< CMP1. */
DECL|kDmaRequestMux0CMP2|enumerator|kDmaRequestMux0CMP2 = 44|0x100U, /**< CMP2. */
DECL|kDmaRequestMux0CMT|enumerator|kDmaRequestMux0CMT = 47|0x100U, /**< CMT. */
DECL|kDmaRequestMux0DAC0|enumerator|kDmaRequestMux0DAC0 = 45|0x100U, /**< DAC0. */
DECL|kDmaRequestMux0DAC1|enumerator|kDmaRequestMux0DAC1 = 46|0x100U, /**< DAC1. */
DECL|kDmaRequestMux0Disable|enumerator|kDmaRequestMux0Disable = 0|0x100U, /**< DMAMUX TriggerDisabled. */
DECL|kDmaRequestMux0FTM0Channel0|enumerator|kDmaRequestMux0FTM0Channel0 = 20|0x100U, /**< FTM0 C0V. */
DECL|kDmaRequestMux0FTM0Channel1|enumerator|kDmaRequestMux0FTM0Channel1 = 21|0x100U, /**< FTM0 C1V. */
DECL|kDmaRequestMux0FTM0Channel2|enumerator|kDmaRequestMux0FTM0Channel2 = 22|0x100U, /**< FTM0 C2V. */
DECL|kDmaRequestMux0FTM0Channel3|enumerator|kDmaRequestMux0FTM0Channel3 = 23|0x100U, /**< FTM0 C3V. */
DECL|kDmaRequestMux0FTM0Channel4|enumerator|kDmaRequestMux0FTM0Channel4 = 24|0x100U, /**< FTM0 C4V. */
DECL|kDmaRequestMux0FTM0Channel5|enumerator|kDmaRequestMux0FTM0Channel5 = 25|0x100U, /**< FTM0 C5V. */
DECL|kDmaRequestMux0FTM0Channel6|enumerator|kDmaRequestMux0FTM0Channel6 = 26|0x100U, /**< FTM0 C6V. */
DECL|kDmaRequestMux0FTM0Channel7|enumerator|kDmaRequestMux0FTM0Channel7 = 27|0x100U, /**< FTM0 C7V. */
DECL|kDmaRequestMux0FTM1Channel0|enumerator|kDmaRequestMux0FTM1Channel0 = 28|0x100U, /**< FTM1 C0V. */
DECL|kDmaRequestMux0FTM1Channel1|enumerator|kDmaRequestMux0FTM1Channel1 = 29|0x100U, /**< FTM1 C1V. */
DECL|kDmaRequestMux0FTM2Channel0|enumerator|kDmaRequestMux0FTM2Channel0 = 30|0x100U, /**< FTM2 C0V. */
DECL|kDmaRequestMux0FTM2Channel1|enumerator|kDmaRequestMux0FTM2Channel1 = 31|0x100U, /**< FTM2 C1V. */
DECL|kDmaRequestMux0FTM3Channel0|enumerator|kDmaRequestMux0FTM3Channel0 = 32|0x100U, /**< FTM3 C0V. */
DECL|kDmaRequestMux0FTM3Channel1|enumerator|kDmaRequestMux0FTM3Channel1 = 33|0x100U, /**< FTM3 C1V. */
DECL|kDmaRequestMux0FTM3Channel2|enumerator|kDmaRequestMux0FTM3Channel2 = 34|0x100U, /**< FTM3 C2V. */
DECL|kDmaRequestMux0FTM3Channel3|enumerator|kDmaRequestMux0FTM3Channel3 = 35|0x100U, /**< FTM3 C3V. */
DECL|kDmaRequestMux0FTM3Channel4|enumerator|kDmaRequestMux0FTM3Channel4 = 36|0x100U, /**< FTM3 C4V. */
DECL|kDmaRequestMux0FTM3Channel5|enumerator|kDmaRequestMux0FTM3Channel5 = 37|0x100U, /**< FTM3 C5V. */
DECL|kDmaRequestMux0FTM3Channel6|enumerator|kDmaRequestMux0FTM3Channel6 = 38|0x100U, /**< FTM3 C6V. */
DECL|kDmaRequestMux0FTM3Channel7|enumerator|kDmaRequestMux0FTM3Channel7 = 39|0x100U, /**< FTM3 C7V. */
DECL|kDmaRequestMux0I2C0|enumerator|kDmaRequestMux0I2C0 = 18|0x100U, /**< I2C0. */
DECL|kDmaRequestMux0I2C1I2C2|enumerator|kDmaRequestMux0I2C1I2C2 = 19|0x100U, /**< I2C1 and I2C2. */
DECL|kDmaRequestMux0I2C1|enumerator|kDmaRequestMux0I2C1 = 19|0x100U, /**< I2C1 and I2C2. */
DECL|kDmaRequestMux0I2C2|enumerator|kDmaRequestMux0I2C2 = 19|0x100U, /**< I2C1 and I2C2. */
DECL|kDmaRequestMux0I2S0Rx|enumerator|kDmaRequestMux0I2S0Rx = 12|0x100U, /**< I2S0 Receive. */
DECL|kDmaRequestMux0I2S0Tx|enumerator|kDmaRequestMux0I2S0Tx = 13|0x100U, /**< I2S0 Transmit. */
DECL|kDmaRequestMux0IEEE1588Timer0|enumerator|kDmaRequestMux0IEEE1588Timer0 = 54|0x100U, /**< ENET IEEE 1588 timer 0. */
DECL|kDmaRequestMux0IEEE1588Timer1|enumerator|kDmaRequestMux0IEEE1588Timer1 = 55|0x100U, /**< ENET IEEE 1588 timer 1. */
DECL|kDmaRequestMux0IEEE1588Timer2|enumerator|kDmaRequestMux0IEEE1588Timer2 = 56|0x100U, /**< ENET IEEE 1588 timer 2. */
DECL|kDmaRequestMux0IEEE1588Timer3|enumerator|kDmaRequestMux0IEEE1588Timer3 = 57|0x100U, /**< ENET IEEE 1588 timer 3. */
DECL|kDmaRequestMux0PDB|enumerator|kDmaRequestMux0PDB = 48|0x100U, /**< PDB0. */
DECL|kDmaRequestMux0PortA|enumerator|kDmaRequestMux0PortA = 49|0x100U, /**< PTA. */
DECL|kDmaRequestMux0PortB|enumerator|kDmaRequestMux0PortB = 50|0x100U, /**< PTB. */
DECL|kDmaRequestMux0PortC|enumerator|kDmaRequestMux0PortC = 51|0x100U, /**< PTC. */
DECL|kDmaRequestMux0PortD|enumerator|kDmaRequestMux0PortD = 52|0x100U, /**< PTD. */
DECL|kDmaRequestMux0PortE|enumerator|kDmaRequestMux0PortE = 53|0x100U, /**< PTE. */
DECL|kDmaRequestMux0Reserved1|enumerator|kDmaRequestMux0Reserved1 = 1|0x100U, /**< Reserved1 */
DECL|kDmaRequestMux0SPI0Rx|enumerator|kDmaRequestMux0SPI0Rx = 14|0x100U, /**< SPI0 Receive. */
DECL|kDmaRequestMux0SPI0Tx|enumerator|kDmaRequestMux0SPI0Tx = 15|0x100U, /**< SPI0 Transmit. */
DECL|kDmaRequestMux0SPI1|enumerator|kDmaRequestMux0SPI1 = 16|0x100U, /**< SPI1 Transmit or Receive. */
DECL|kDmaRequestMux0SPI2|enumerator|kDmaRequestMux0SPI2 = 17|0x100U, /**< SPI2 Transmit or Receive. */
DECL|kDmaRequestMux0UART0Rx|enumerator|kDmaRequestMux0UART0Rx = 2|0x100U, /**< UART0 Receive. */
DECL|kDmaRequestMux0UART0Tx|enumerator|kDmaRequestMux0UART0Tx = 3|0x100U, /**< UART0 Transmit. */
DECL|kDmaRequestMux0UART1Rx|enumerator|kDmaRequestMux0UART1Rx = 4|0x100U, /**< UART1 Receive. */
DECL|kDmaRequestMux0UART1Tx|enumerator|kDmaRequestMux0UART1Tx = 5|0x100U, /**< UART1 Transmit. */
DECL|kDmaRequestMux0UART2Rx|enumerator|kDmaRequestMux0UART2Rx = 6|0x100U, /**< UART2 Receive. */
DECL|kDmaRequestMux0UART2Tx|enumerator|kDmaRequestMux0UART2Tx = 7|0x100U, /**< UART2 Transmit. */
DECL|kDmaRequestMux0UART3Rx|enumerator|kDmaRequestMux0UART3Rx = 8|0x100U, /**< UART3 Receive. */
DECL|kDmaRequestMux0UART3Tx|enumerator|kDmaRequestMux0UART3Tx = 9|0x100U, /**< UART3 Transmit. */
DECL|kDmaRequestMux0UART4|enumerator|kDmaRequestMux0UART4 = 10|0x100U, /**< UART4 Transmit or Receive. */
DECL|kDmaRequestMux0UART5|enumerator|kDmaRequestMux0UART5 = 11|0x100U, /**< UART5 Transmit or Receive. */
