Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Thu Oct  4 16:33:27 2018
| Host         : tibo36-Inspiron-5567 running 64-bit Ubuntu 18.04.1 LTS
| Command      : report_control_sets -verbose -file chenillard_control_sets_placed.rpt
| Design       : chenillard
| Device       : xc7a35t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |    18 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            1 |
|     10 |            1 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              14 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              46 |            6 |
| Yes          | No                    | No                     |              50 |            9 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------+------------------------------------+------------------------+------------------+----------------+
|        Clock Signal        |            Enable Signal           |    Set/Reset Signal    | Slice Load Count | Bel Load Count |
+----------------------------+------------------------------------+------------------------+------------------+----------------+
|  clk_IBUF_BUFG             |                                    |                        |                1 |              4 |
|  Inst_clk_div/clk_div_BUFG |                                    |                        |                1 |             10 |
|  clk_IBUF_BUFG             |                                    | Inst_clk_div/clk_4Hz_i |                6 |             46 |
|  Inst_clk_div/clk_div_BUFG | Inst_shift_vector/temp[15]_i_1_n_0 |                        |                9 |             50 |
+----------------------------+------------------------------------+------------------------+------------------+----------------+


