// Seed: 4007395802
module module_0 (
    id_1
);
  output supply1 id_1;
  assign id_1 = -1 - -1'b0;
  assign module_2.id_2 = 0;
  assign id_1 = -1;
  wire id_2;
endmodule
module module_1;
  wire id_1;
  module_0 modCall_1 (id_1);
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    input tri0 void id_0,
    input uwire id_1,
    output tri0 id_2,
    output wire id_3,
    output tri0 id_4,
    input supply1 id_5,
    output tri id_6,
    output tri0 id_7,
    input wire id_8,
    output wor id_9,
    output tri1 id_10,
    output tri id_11,
    output wor id_12,
    output tri0 id_13,
    input wor id_14,
    input wire id_15,
    input tri1 id_16,
    output supply0 id_17,
    input wand id_18,
    output wand id_19,
    input supply1 id_20
);
  logic id_22;
  module_0 modCall_1 (id_22);
endmodule
