{
  "main": {
    "id": "5cdbc59d50528e88",
    "type": "split",
    "children": [
      {
        "id": "3f850e6c5d522b44",
        "type": "tabs",
        "children": [
          {
            "id": "e4e8d934e81e9177",
            "type": "leaf",
            "state": {
              "type": "markdown",
              "state": {
                "file": "Verilog.md",
                "mode": "preview",
                "source": false
              }
            }
          }
        ]
      }
    ],
    "direction": "vertical"
  },
  "left": {
    "id": "c3f9dea33de70d3a",
    "type": "split",
    "children": [
      {
        "id": "82ac41b6529192b8",
        "type": "tabs",
        "children": [
          {
            "id": "b2d1ab0f32617ce1",
            "type": "leaf",
            "state": {
              "type": "starred",
              "state": {}
            }
          },
          {
            "id": "d2fd3fe747728dc9",
            "type": "leaf",
            "state": {
              "type": "file-explorer",
              "state": {
                "sortOrder": "alphabetical"
              }
            }
          },
          {
            "id": "9d93bca41a6a57a5",
            "type": "leaf",
            "state": {
              "type": "graph",
              "state": {}
            }
          }
        ],
        "currentTab": 2
      }
    ],
    "direction": "horizontal",
    "width": 200,
    "collapsed": true
  },
  "right": {
    "id": "8cf20f15e2d652f4",
    "type": "split",
    "children": [
      {
        "id": "69cfc4de903d3da0",
        "type": "tabs",
        "dimension": 52.5,
        "children": [
          {
            "id": "3e34f1a2ffb2f672",
            "type": "leaf",
            "state": {
              "type": "backlink",
              "state": {
                "file": "Verilog.md",
                "collapseAll": false,
                "extraContext": false,
                "sortOrder": "alphabetical",
                "showSearch": false,
                "searchQuery": "",
                "backlinkCollapsed": true,
                "unlinkedCollapsed": true
              }
            }
          },
          {
            "id": "5dcc27a1d5779bfe",
            "type": "leaf",
            "state": {
              "type": "outgoing-link",
              "state": {
                "file": "Verilog.md",
                "linksCollapsed": false,
                "unlinkedCollapsed": true
              }
            }
          },
          {
            "id": "81b7f9b8da616eec",
            "type": "leaf",
            "state": {
              "type": "tag",
              "state": {
                "sortOrder": "frequency",
                "useHierarchy": true
              }
            }
          },
          {
            "id": "c294cc57ebe9b077",
            "type": "leaf",
            "state": {
              "type": "outline",
              "state": {
                "file": "Verilog.md"
              }
            }
          },
          {
            "id": "1f499520603a2d93",
            "type": "leaf",
            "state": {
              "type": "calendar",
              "state": {}
            }
          }
        ],
        "currentTab": 4
      },
      {
        "id": "bc3f1f8ab0e0e5f8",
        "type": "tabs",
        "dimension": 47.5,
        "children": [
          {
            "id": "abed2df76f33d216",
            "type": "leaf",
            "state": {
              "type": "search",
              "state": {
                "query": "\"\"",
                "matchingCase": false,
                "explainSearch": false,
                "collapseAll": false,
                "extraContext": false,
                "sortOrder": "alphabetical"
              }
            }
          }
        ]
      }
    ],
    "direction": "horizontal",
    "width": 249.5,
    "collapsed": true
  },
  "left-ribbon": {
    "hiddenItems": {
      "switcher:Open quick switcher": false,
      "graph:Open graph view": false,
      "canvas:Create new canvas": false,
      "daily-notes:Open today's daily note": false,
      "templates:Insert template": false,
      "command-palette:Open command palette": false,
      "obsidian-excalidraw-plugin:Create new drawing": false,
      "obsidian-advanced-slides:Show Slide Preview": false
    }
  },
  "active": "e4e8d934e81e9177",
  "lastOpenFiles": [
    "attachments/Pasted image 20230501154058.png",
    "attachments/Pasted image 20230501154050.png",
    "attachments/Pasted image 20230501153841.png",
    "attachments/Pasted image 20230501153820.png",
    "attachments/Pasted image 20230501153811.png",
    "attachments/Pasted image 20230501152946.png",
    "attachments/Pasted image 20230501151041.png",
    "attachments/Pasted image 20230501151031.png",
    "attachments/Pasted image 20230501141827.png",
    "attachments/Pasted image 20230501141411.png",
    "attachments/Pasted image 20230501141332.png",
    "TO DO.md",
    "Cap. 5. Filtros analógicos.md",
    "conflict-files-obsidian-git.md",
    "Verilog.md",
    "Electrónica Digital II.md",
    "Main.md",
    "Ingeniería de Diseño.md",
    "Principios de Estática.md",
    "Resistencia de Materiales.md",
    "Fundamentos de Mecánica de Fluidos.md",
    "Señales y Sistemas II.md",
    "Excalidraw/whiteboard.excalidraw.md",
    "Cap. 4. Análisis cualitativo de sistemas LTI.md",
    "Cap. 2. Modelos de sistemas LTI en tiempo continuo.md",
    "Servomecanismos.md",
    "Análisis de velocidad.md",
    "Mecanismos.md",
    "Excalidraw/blackboard.excalidraw.md",
    "LaTeX.md",
    "balck.md",
    "Cap. 3. Solución de las ecuaciones de estado de sistemas LTI.md",
    "Linked note.md",
    "Análisis de posición.md",
    "Optimización.md",
    "Síntesis de mecanismos.md",
    "Excalidraw/attachments",
    "attachments",
    "New folder",
    "Untitled.canvas"
  ]
}