0.7
2020.2
Oct 13 2023
20:47:58
C:/Users/D4nny/Documents/HDL/Cache/rtl/CacheLineAdapter.sv,1712513711,systemVerilog,,C:/Users/D4nny/Documents/HDL/Cache/rtl/DataL1.sv,,CacheLineAdapter,,uvm,,,,,,
C:/Users/D4nny/Documents/HDL/Cache/rtl/DataL1.sv,1712476187,systemVerilog,,C:/Users/D4nny/Documents/HDL/Cache/rtl/InstructionL1.sv,,DataL1,,uvm,,,,,,
C:/Users/D4nny/Documents/HDL/Cache/rtl/InstructionL1.sv,1712476187,systemVerilog,,C:/Users/D4nny/Documents/HDL/Cache/rtl/MainMemory.sv,,InstrL1,,uvm,,,,,,
C:/Users/D4nny/Documents/HDL/Cache/rtl/MainMemory.sv,1712513897,systemVerilog,,C:/Users/D4nny/Documents/HDL/Cache/rtl/Memory.sv,,SinglePortDelayMemory,,uvm,,,,,,
C:/Users/D4nny/Documents/HDL/Cache/rtl/Memory.sv,1712512079,systemVerilog,,C:/Users/D4nny/Documents/HDL/Cache/rtl/cacheController.sv,,OtterMemory,,uvm,,,,,,
C:/Users/D4nny/Documents/HDL/Cache/rtl/cacheController.sv,1710998504,systemVerilog,,C:/Users/D4nny/Documents/HDL/Cache/verification/test_cache.sv,,CacheController,,uvm,,,,,,
C:/Users/D4nny/Documents/HDL/Cache/verification/test_cache.sv,1712511448,systemVerilog,,,,OtterMemoryTB,,uvm,,,,,,
C:/Users/D4nny/Documents/HDL/Cache/vivado2023.2/vivado2023.2.sim/sim_1/behav/xsim/glbl.v,1710844801,verilog,,,,glbl,,uvm,,,,,,
