drm/i915/tgl: Implement Wa_1806527549

jira LE-1907
Rebuild_History Non-Buildable kernel-4.18.0-240.el8
commit-author José Roberto de Souza <jose.souza@intel.com>
commit 072d069a045971c589269fb44f64082447a8ca79
Empty-Commit: Cherry-Pick Conflicts during history rebuild.
Will be included in final tarball splat. Ref for failed cherry-pick at:
ciq/ciq_backports/kernel-4.18.0-240.el8/072d069a.failed

This will whitelist the HIZ_CHICKEN register so mesa can disable the
optimizations and avoid hang when using D16_UNORM.

v2: moved to the right place and used the right function() (Chris)

	Cc: Matt Roper <matthew.d.roper@intel.com>
	Cc: Rafael Antognolli <rafael.antognolli@intel.com>
	Cc: Chris Wilson <chris@chris-wilson.co.uk>
	Signed-off-by: José Roberto de Souza <jose.souza@intel.com>
	Reviewed-by: Matt Roper <matthew.d.roper@intel.com>
Link: https://patchwork.freedesktop.org/patch/msgid/20200227220101.321671-2-jose.souza@intel.com
(cherry picked from commit 072d069a045971c589269fb44f64082447a8ca79)
	Signed-off-by: Jonathan Maple <jmaple@ciq.com>

# Conflicts:
#	drivers/gpu/drm/i915/gt/intel_workarounds.c
diff --cc drivers/gpu/drm/i915/gt/intel_workarounds.c
index 8f75882ded3f,5d85b7531f76..000000000000
--- a/drivers/gpu/drm/i915/gt/intel_workarounds.c
+++ b/drivers/gpu/drm/i915/gt/intel_workarounds.c
@@@ -1174,6 -1238,36 +1174,39 @@@ static void icl_whitelist_build(struct 
  	}
  }
  
++<<<<<<< HEAD
++=======
+ static void tgl_whitelist_build(struct intel_engine_cs *engine)
+ {
+ 	struct i915_wa_list *w = &engine->whitelist;
+ 
+ 	switch (engine->class) {
+ 	case RENDER_CLASS:
+ 		/*
+ 		 * WaAllowPMDepthAndInvocationCountAccessFromUMD:tgl
+ 		 *
+ 		 * This covers 4 registers which are next to one another :
+ 		 *   - PS_INVOCATION_COUNT
+ 		 *   - PS_INVOCATION_COUNT_UDW
+ 		 *   - PS_DEPTH_COUNT
+ 		 *   - PS_DEPTH_COUNT_UDW
+ 		 */
+ 		whitelist_reg_ext(w, PS_INVOCATION_COUNT,
+ 				  RING_FORCE_TO_NONPRIV_ACCESS_RD |
+ 				  RING_FORCE_TO_NONPRIV_RANGE_4);
+ 
+ 		/* Wa_1808121037:tgl */
+ 		whitelist_reg(w, GEN7_COMMON_SLICE_CHICKEN1);
+ 
+ 		/* Wa_1806527549:tgl */
+ 		whitelist_reg(w, HIZ_CHICKEN);
+ 		break;
+ 	default:
+ 		break;
+ 	}
+ }
+ 
++>>>>>>> 072d069a0459 (drm/i915/tgl: Implement Wa_1806527549)
  void intel_engine_init_whitelist(struct intel_engine_cs *engine)
  {
  	struct drm_i915_private *i915 = engine->i915;
* Unmerged path drivers/gpu/drm/i915/gt/intel_workarounds.c
