# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../DisplayTest.srcs/sources_1/new" \
"../../../../Display Test.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_sim_netlist.v" \
"../../../../DisplayTest.srcs/sources_1/new/top.v" \

sv xil_defaultlib  --include "../../../../DisplayTest.srcs/sources_1/new" \
"../../../../DisplayTest.srcs/sim_1/new/topTB.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
