[root]
type=Root
children=system
eventq_index=0
full_system=false
sim_quantum=0
time_sync_enable=false
time_sync_period=100000000000
time_sync_spin_threshold=100000000

[system]
type=System
children=clk_domain cpu00 cpu01 cpu02 cpu03 cpu04 cpu05 cpu06 cpu07 cpu08 cpu09 cpu10 cpu11 cpu12 cpu13 cpu14 cpu15 cpu_clk_domain cpu_voltage_domain dvfs_handler hmc_dev redirect_paths0 redirect_paths1 redirect_paths2 voltage_domain
boot_osflags=a
cache_line_size=64
eventq_index=0
exit_on_work_items=false
init_param=0
kernel=
kernel_addr_check=true
kernel_extras=
kernel_extras_addrs=
kvm_vm=Null
load_addr_mask=18446744073709551615
load_offset=0
m5ops_base=4294901760
mem_mode=timing
mem_ranges=0:268435456 268435456:536870912 536870912:805306368 805306368:1073741824 1073741824:1342177280 1342177280:1610612736 1610612736:1879048192 1879048192:2147483648 2147483648:2415919104 2415919104:2684354560 2684354560:2952790016 2952790016:3221225472 3221225472:3489660928 3489660928:3758096384 3758096384:4026531840 4026531840:4294967296
memories=system.hmc_dev.mem_ctrls00 system.hmc_dev.mem_ctrls01 system.hmc_dev.mem_ctrls02 system.hmc_dev.mem_ctrls03 system.hmc_dev.mem_ctrls04 system.hmc_dev.mem_ctrls05 system.hmc_dev.mem_ctrls06 system.hmc_dev.mem_ctrls07 system.hmc_dev.mem_ctrls08 system.hmc_dev.mem_ctrls09 system.hmc_dev.mem_ctrls10 system.hmc_dev.mem_ctrls11 system.hmc_dev.mem_ctrls12 system.hmc_dev.mem_ctrls13 system.hmc_dev.mem_ctrls14 system.hmc_dev.mem_ctrls15
mmap_using_noreserve=false
multi_thread=false
num_work_ids=16
readfile=
redirect_paths=system.redirect_paths0 system.redirect_paths1 system.redirect_paths2
symbolfile=
thermal_components=
thermal_model=Null
work_begin_ckpt_count=0
work_begin_cpu_id_exit=-1
work_begin_exit_count=0
work_cpus_ckpt_count=0
work_end_ckpt_count=0
work_end_exit_count=0
work_item_id=-1
system_port=system.hmc_dev.xbar00.slave[15]

[system.clk_domain]
type=SrcClockDomain
clock=1000
domain_id=-1
eventq_index=0
init_perf_level=0
voltage_domain=system.voltage_domain

[system.cpu00]
type=TimingSimpleCPU
children=dtb interrupts isa itb tracer workload
branchPred=Null
checker=Null
clk_domain=system.cpu_clk_domain
cpu_id=0
default_p_state=UNDEFINED
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=system.cpu00.dtb
eventq_index=0
function_trace=false
function_trace_start=0
interrupts=system.cpu00.interrupts
isa=system.cpu00.isa
itb=system.cpu00.itb
max_insts_all_threads=0
max_insts_any_thread=0
numThreads=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_gating_on_idle=false
power_model=
profile=0
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
socket_id=0
switched_out=false
syscallRetryLatency=10000
system=system
tracer=system.cpu00.tracer
wait_for_remote_gdb=false
workload=system.cpu00.workload
dcache_port=system.hmc_dev.xbar00.slave[17]
icache_port=system.hmc_dev.xbar00.slave[16]

[system.cpu00.dtb]
type=X86TLB
children=walker
eventq_index=0
size=64
system=system
walker=system.cpu00.dtb.walker

[system.cpu00.dtb.walker]
type=X86PagetableWalker
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
num_squash_per_cycle=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
system=system
port=system.hmc_dev.xbar00.slave[19]

[system.cpu00.interrupts]
type=X86LocalApic
children=clk_domain
clk_domain=system.cpu00.interrupts.clk_domain
eventq_index=0
int_latency=1000
pio_latency=100000
system=system
int_master=system.hmc_dev.xbar00.slave[20]
int_slave=system.hmc_dev.xbar00.master[17]
pio=system.hmc_dev.xbar00.master[16]

[system.cpu00.interrupts.clk_domain]
type=DerivedClockDomain
clk_divider=16
clk_domain=system.cpu_clk_domain
eventq_index=0

[system.cpu00.isa]
type=X86ISA
eventq_index=0

[system.cpu00.itb]
type=X86TLB
children=walker
eventq_index=0
size=64
system=system
walker=system.cpu00.itb.walker

[system.cpu00.itb.walker]
type=X86PagetableWalker
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
num_squash_per_cycle=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
system=system
port=system.hmc_dev.xbar00.slave[18]

[system.cpu00.tracer]
type=ExeTracer
eventq_index=0

[system.cpu00.workload]
type=Process
cmd=./gapbs/tc_0 -n 1 -s -f ./edgelist_data/hcircuit.mtx
cwd=/afs/ece.cmu.edu/usr/mckenziv/Private/742
drivers=
egid=100
env=
errout=cerr
euid=100
eventq_index=0
executable=./gapbs/tc_0
gid=100
input=cin
kvmInSE=false
maxStackSize=67108864
output=cout
pgid=100
pid=100
ppid=0
release=5.1.0
simpoint=0
system=system
uid=100
useArchPT=false

[system.cpu01]
type=TimingSimpleCPU
children=dtb interrupts isa itb tracer workload
branchPred=Null
checker=Null
clk_domain=system.cpu_clk_domain
cpu_id=1
default_p_state=UNDEFINED
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=system.cpu01.dtb
eventq_index=0
function_trace=false
function_trace_start=0
interrupts=system.cpu01.interrupts
isa=system.cpu01.isa
itb=system.cpu01.itb
max_insts_all_threads=0
max_insts_any_thread=0
numThreads=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_gating_on_idle=false
power_model=
profile=0
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
socket_id=0
switched_out=false
syscallRetryLatency=10000
system=system
tracer=system.cpu01.tracer
wait_for_remote_gdb=false
workload=system.cpu01.workload
dcache_port=system.hmc_dev.xbar01.slave[16]
icache_port=system.hmc_dev.xbar01.slave[15]

[system.cpu01.dtb]
type=X86TLB
children=walker
eventq_index=0
size=64
system=system
walker=system.cpu01.dtb.walker

[system.cpu01.dtb.walker]
type=X86PagetableWalker
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
num_squash_per_cycle=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
system=system
port=system.hmc_dev.xbar01.slave[18]

[system.cpu01.interrupts]
type=X86LocalApic
children=clk_domain
clk_domain=system.cpu01.interrupts.clk_domain
eventq_index=0
int_latency=1000
pio_latency=100000
system=system
int_master=system.hmc_dev.xbar01.slave[19]
int_slave=system.hmc_dev.xbar01.master[17]
pio=system.hmc_dev.xbar01.master[16]

[system.cpu01.interrupts.clk_domain]
type=DerivedClockDomain
clk_divider=16
clk_domain=system.cpu_clk_domain
eventq_index=0

[system.cpu01.isa]
type=X86ISA
eventq_index=0

[system.cpu01.itb]
type=X86TLB
children=walker
eventq_index=0
size=64
system=system
walker=system.cpu01.itb.walker

[system.cpu01.itb.walker]
type=X86PagetableWalker
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
num_squash_per_cycle=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
system=system
port=system.hmc_dev.xbar01.slave[17]

[system.cpu01.tracer]
type=ExeTracer
eventq_index=0

[system.cpu01.workload]
type=Process
cmd=./hello
cwd=/afs/ece.cmu.edu/usr/mckenziv/Private/742
drivers=
egid=100
env=
errout=cerr
euid=100
eventq_index=0
executable=./hello
gid=100
input=cin
kvmInSE=false
maxStackSize=67108864
output=cout
pgid=100
pid=101
ppid=0
release=5.1.0
simpoint=0
system=system
uid=100
useArchPT=false

[system.cpu02]
type=TimingSimpleCPU
children=dtb interrupts isa itb tracer workload
branchPred=Null
checker=Null
clk_domain=system.cpu_clk_domain
cpu_id=2
default_p_state=UNDEFINED
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=system.cpu02.dtb
eventq_index=0
function_trace=false
function_trace_start=0
interrupts=system.cpu02.interrupts
isa=system.cpu02.isa
itb=system.cpu02.itb
max_insts_all_threads=0
max_insts_any_thread=0
numThreads=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_gating_on_idle=false
power_model=
profile=0
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
socket_id=0
switched_out=false
syscallRetryLatency=10000
system=system
tracer=system.cpu02.tracer
wait_for_remote_gdb=false
workload=system.cpu02.workload
dcache_port=system.hmc_dev.xbar02.slave[16]
icache_port=system.hmc_dev.xbar02.slave[15]

[system.cpu02.dtb]
type=X86TLB
children=walker
eventq_index=0
size=64
system=system
walker=system.cpu02.dtb.walker

[system.cpu02.dtb.walker]
type=X86PagetableWalker
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
num_squash_per_cycle=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
system=system
port=system.hmc_dev.xbar02.slave[18]

[system.cpu02.interrupts]
type=X86LocalApic
children=clk_domain
clk_domain=system.cpu02.interrupts.clk_domain
eventq_index=0
int_latency=1000
pio_latency=100000
system=system
int_master=system.hmc_dev.xbar02.slave[19]
int_slave=system.hmc_dev.xbar02.master[17]
pio=system.hmc_dev.xbar02.master[16]

[system.cpu02.interrupts.clk_domain]
type=DerivedClockDomain
clk_divider=16
clk_domain=system.cpu_clk_domain
eventq_index=0

[system.cpu02.isa]
type=X86ISA
eventq_index=0

[system.cpu02.itb]
type=X86TLB
children=walker
eventq_index=0
size=64
system=system
walker=system.cpu02.itb.walker

[system.cpu02.itb.walker]
type=X86PagetableWalker
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
num_squash_per_cycle=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
system=system
port=system.hmc_dev.xbar02.slave[17]

[system.cpu02.tracer]
type=ExeTracer
eventq_index=0

[system.cpu02.workload]
type=Process
cmd=./hello
cwd=/afs/ece.cmu.edu/usr/mckenziv/Private/742
drivers=
egid=100
env=
errout=cerr
euid=100
eventq_index=0
executable=./hello
gid=100
input=cin
kvmInSE=false
maxStackSize=67108864
output=cout
pgid=100
pid=102
ppid=0
release=5.1.0
simpoint=0
system=system
uid=100
useArchPT=false

[system.cpu03]
type=TimingSimpleCPU
children=dtb interrupts isa itb tracer workload
branchPred=Null
checker=Null
clk_domain=system.cpu_clk_domain
cpu_id=3
default_p_state=UNDEFINED
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=system.cpu03.dtb
eventq_index=0
function_trace=false
function_trace_start=0
interrupts=system.cpu03.interrupts
isa=system.cpu03.isa
itb=system.cpu03.itb
max_insts_all_threads=0
max_insts_any_thread=0
numThreads=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_gating_on_idle=false
power_model=
profile=0
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
socket_id=0
switched_out=false
syscallRetryLatency=10000
system=system
tracer=system.cpu03.tracer
wait_for_remote_gdb=false
workload=system.cpu03.workload
dcache_port=system.hmc_dev.xbar03.slave[16]
icache_port=system.hmc_dev.xbar03.slave[15]

[system.cpu03.dtb]
type=X86TLB
children=walker
eventq_index=0
size=64
system=system
walker=system.cpu03.dtb.walker

[system.cpu03.dtb.walker]
type=X86PagetableWalker
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
num_squash_per_cycle=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
system=system
port=system.hmc_dev.xbar03.slave[18]

[system.cpu03.interrupts]
type=X86LocalApic
children=clk_domain
clk_domain=system.cpu03.interrupts.clk_domain
eventq_index=0
int_latency=1000
pio_latency=100000
system=system
int_master=system.hmc_dev.xbar03.slave[19]
int_slave=system.hmc_dev.xbar03.master[17]
pio=system.hmc_dev.xbar03.master[16]

[system.cpu03.interrupts.clk_domain]
type=DerivedClockDomain
clk_divider=16
clk_domain=system.cpu_clk_domain
eventq_index=0

[system.cpu03.isa]
type=X86ISA
eventq_index=0

[system.cpu03.itb]
type=X86TLB
children=walker
eventq_index=0
size=64
system=system
walker=system.cpu03.itb.walker

[system.cpu03.itb.walker]
type=X86PagetableWalker
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
num_squash_per_cycle=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
system=system
port=system.hmc_dev.xbar03.slave[17]

[system.cpu03.tracer]
type=ExeTracer
eventq_index=0

[system.cpu03.workload]
type=Process
cmd=./hello
cwd=/afs/ece.cmu.edu/usr/mckenziv/Private/742
drivers=
egid=100
env=
errout=cerr
euid=100
eventq_index=0
executable=./hello
gid=100
input=cin
kvmInSE=false
maxStackSize=67108864
output=cout
pgid=100
pid=103
ppid=0
release=5.1.0
simpoint=0
system=system
uid=100
useArchPT=false

[system.cpu04]
type=TimingSimpleCPU
children=dtb interrupts isa itb tracer workload
branchPred=Null
checker=Null
clk_domain=system.cpu_clk_domain
cpu_id=4
default_p_state=UNDEFINED
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=system.cpu04.dtb
eventq_index=0
function_trace=false
function_trace_start=0
interrupts=system.cpu04.interrupts
isa=system.cpu04.isa
itb=system.cpu04.itb
max_insts_all_threads=0
max_insts_any_thread=0
numThreads=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_gating_on_idle=false
power_model=
profile=0
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
socket_id=0
switched_out=false
syscallRetryLatency=10000
system=system
tracer=system.cpu04.tracer
wait_for_remote_gdb=false
workload=system.cpu04.workload
dcache_port=system.hmc_dev.xbar04.slave[16]
icache_port=system.hmc_dev.xbar04.slave[15]

[system.cpu04.dtb]
type=X86TLB
children=walker
eventq_index=0
size=64
system=system
walker=system.cpu04.dtb.walker

[system.cpu04.dtb.walker]
type=X86PagetableWalker
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
num_squash_per_cycle=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
system=system
port=system.hmc_dev.xbar04.slave[18]

[system.cpu04.interrupts]
type=X86LocalApic
children=clk_domain
clk_domain=system.cpu04.interrupts.clk_domain
eventq_index=0
int_latency=1000
pio_latency=100000
system=system
int_master=system.hmc_dev.xbar04.slave[19]
int_slave=system.hmc_dev.xbar04.master[17]
pio=system.hmc_dev.xbar04.master[16]

[system.cpu04.interrupts.clk_domain]
type=DerivedClockDomain
clk_divider=16
clk_domain=system.cpu_clk_domain
eventq_index=0

[system.cpu04.isa]
type=X86ISA
eventq_index=0

[system.cpu04.itb]
type=X86TLB
children=walker
eventq_index=0
size=64
system=system
walker=system.cpu04.itb.walker

[system.cpu04.itb.walker]
type=X86PagetableWalker
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
num_squash_per_cycle=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
system=system
port=system.hmc_dev.xbar04.slave[17]

[system.cpu04.tracer]
type=ExeTracer
eventq_index=0

[system.cpu04.workload]
type=Process
cmd=./hello
cwd=/afs/ece.cmu.edu/usr/mckenziv/Private/742
drivers=
egid=100
env=
errout=cerr
euid=100
eventq_index=0
executable=./hello
gid=100
input=cin
kvmInSE=false
maxStackSize=67108864
output=cout
pgid=100
pid=104
ppid=0
release=5.1.0
simpoint=0
system=system
uid=100
useArchPT=false

[system.cpu05]
type=TimingSimpleCPU
children=dtb interrupts isa itb tracer workload
branchPred=Null
checker=Null
clk_domain=system.cpu_clk_domain
cpu_id=5
default_p_state=UNDEFINED
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=system.cpu05.dtb
eventq_index=0
function_trace=false
function_trace_start=0
interrupts=system.cpu05.interrupts
isa=system.cpu05.isa
itb=system.cpu05.itb
max_insts_all_threads=0
max_insts_any_thread=0
numThreads=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_gating_on_idle=false
power_model=
profile=0
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
socket_id=0
switched_out=false
syscallRetryLatency=10000
system=system
tracer=system.cpu05.tracer
wait_for_remote_gdb=false
workload=system.cpu05.workload
dcache_port=system.hmc_dev.xbar05.slave[16]
icache_port=system.hmc_dev.xbar05.slave[15]

[system.cpu05.dtb]
type=X86TLB
children=walker
eventq_index=0
size=64
system=system
walker=system.cpu05.dtb.walker

[system.cpu05.dtb.walker]
type=X86PagetableWalker
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
num_squash_per_cycle=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
system=system
port=system.hmc_dev.xbar05.slave[18]

[system.cpu05.interrupts]
type=X86LocalApic
children=clk_domain
clk_domain=system.cpu05.interrupts.clk_domain
eventq_index=0
int_latency=1000
pio_latency=100000
system=system
int_master=system.hmc_dev.xbar05.slave[19]
int_slave=system.hmc_dev.xbar05.master[17]
pio=system.hmc_dev.xbar05.master[16]

[system.cpu05.interrupts.clk_domain]
type=DerivedClockDomain
clk_divider=16
clk_domain=system.cpu_clk_domain
eventq_index=0

[system.cpu05.isa]
type=X86ISA
eventq_index=0

[system.cpu05.itb]
type=X86TLB
children=walker
eventq_index=0
size=64
system=system
walker=system.cpu05.itb.walker

[system.cpu05.itb.walker]
type=X86PagetableWalker
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
num_squash_per_cycle=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
system=system
port=system.hmc_dev.xbar05.slave[17]

[system.cpu05.tracer]
type=ExeTracer
eventq_index=0

[system.cpu05.workload]
type=Process
cmd=./hello
cwd=/afs/ece.cmu.edu/usr/mckenziv/Private/742
drivers=
egid=100
env=
errout=cerr
euid=100
eventq_index=0
executable=./hello
gid=100
input=cin
kvmInSE=false
maxStackSize=67108864
output=cout
pgid=100
pid=105
ppid=0
release=5.1.0
simpoint=0
system=system
uid=100
useArchPT=false

[system.cpu06]
type=TimingSimpleCPU
children=dtb interrupts isa itb tracer workload
branchPred=Null
checker=Null
clk_domain=system.cpu_clk_domain
cpu_id=6
default_p_state=UNDEFINED
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=system.cpu06.dtb
eventq_index=0
function_trace=false
function_trace_start=0
interrupts=system.cpu06.interrupts
isa=system.cpu06.isa
itb=system.cpu06.itb
max_insts_all_threads=0
max_insts_any_thread=0
numThreads=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_gating_on_idle=false
power_model=
profile=0
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
socket_id=0
switched_out=false
syscallRetryLatency=10000
system=system
tracer=system.cpu06.tracer
wait_for_remote_gdb=false
workload=system.cpu06.workload
dcache_port=system.hmc_dev.xbar06.slave[16]
icache_port=system.hmc_dev.xbar06.slave[15]

[system.cpu06.dtb]
type=X86TLB
children=walker
eventq_index=0
size=64
system=system
walker=system.cpu06.dtb.walker

[system.cpu06.dtb.walker]
type=X86PagetableWalker
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
num_squash_per_cycle=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
system=system
port=system.hmc_dev.xbar06.slave[18]

[system.cpu06.interrupts]
type=X86LocalApic
children=clk_domain
clk_domain=system.cpu06.interrupts.clk_domain
eventq_index=0
int_latency=1000
pio_latency=100000
system=system
int_master=system.hmc_dev.xbar06.slave[19]
int_slave=system.hmc_dev.xbar06.master[17]
pio=system.hmc_dev.xbar06.master[16]

[system.cpu06.interrupts.clk_domain]
type=DerivedClockDomain
clk_divider=16
clk_domain=system.cpu_clk_domain
eventq_index=0

[system.cpu06.isa]
type=X86ISA
eventq_index=0

[system.cpu06.itb]
type=X86TLB
children=walker
eventq_index=0
size=64
system=system
walker=system.cpu06.itb.walker

[system.cpu06.itb.walker]
type=X86PagetableWalker
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
num_squash_per_cycle=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
system=system
port=system.hmc_dev.xbar06.slave[17]

[system.cpu06.tracer]
type=ExeTracer
eventq_index=0

[system.cpu06.workload]
type=Process
cmd=./hello
cwd=/afs/ece.cmu.edu/usr/mckenziv/Private/742
drivers=
egid=100
env=
errout=cerr
euid=100
eventq_index=0
executable=./hello
gid=100
input=cin
kvmInSE=false
maxStackSize=67108864
output=cout
pgid=100
pid=106
ppid=0
release=5.1.0
simpoint=0
system=system
uid=100
useArchPT=false

[system.cpu07]
type=TimingSimpleCPU
children=dtb interrupts isa itb tracer workload
branchPred=Null
checker=Null
clk_domain=system.cpu_clk_domain
cpu_id=7
default_p_state=UNDEFINED
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=system.cpu07.dtb
eventq_index=0
function_trace=false
function_trace_start=0
interrupts=system.cpu07.interrupts
isa=system.cpu07.isa
itb=system.cpu07.itb
max_insts_all_threads=0
max_insts_any_thread=0
numThreads=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_gating_on_idle=false
power_model=
profile=0
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
socket_id=0
switched_out=false
syscallRetryLatency=10000
system=system
tracer=system.cpu07.tracer
wait_for_remote_gdb=false
workload=system.cpu07.workload
dcache_port=system.hmc_dev.xbar07.slave[16]
icache_port=system.hmc_dev.xbar07.slave[15]

[system.cpu07.dtb]
type=X86TLB
children=walker
eventq_index=0
size=64
system=system
walker=system.cpu07.dtb.walker

[system.cpu07.dtb.walker]
type=X86PagetableWalker
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
num_squash_per_cycle=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
system=system
port=system.hmc_dev.xbar07.slave[18]

[system.cpu07.interrupts]
type=X86LocalApic
children=clk_domain
clk_domain=system.cpu07.interrupts.clk_domain
eventq_index=0
int_latency=1000
pio_latency=100000
system=system
int_master=system.hmc_dev.xbar07.slave[19]
int_slave=system.hmc_dev.xbar07.master[17]
pio=system.hmc_dev.xbar07.master[16]

[system.cpu07.interrupts.clk_domain]
type=DerivedClockDomain
clk_divider=16
clk_domain=system.cpu_clk_domain
eventq_index=0

[system.cpu07.isa]
type=X86ISA
eventq_index=0

[system.cpu07.itb]
type=X86TLB
children=walker
eventq_index=0
size=64
system=system
walker=system.cpu07.itb.walker

[system.cpu07.itb.walker]
type=X86PagetableWalker
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
num_squash_per_cycle=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
system=system
port=system.hmc_dev.xbar07.slave[17]

[system.cpu07.tracer]
type=ExeTracer
eventq_index=0

[system.cpu07.workload]
type=Process
cmd=./hello
cwd=/afs/ece.cmu.edu/usr/mckenziv/Private/742
drivers=
egid=100
env=
errout=cerr
euid=100
eventq_index=0
executable=./hello
gid=100
input=cin
kvmInSE=false
maxStackSize=67108864
output=cout
pgid=100
pid=107
ppid=0
release=5.1.0
simpoint=0
system=system
uid=100
useArchPT=false

[system.cpu08]
type=TimingSimpleCPU
children=dtb interrupts isa itb tracer workload
branchPred=Null
checker=Null
clk_domain=system.cpu_clk_domain
cpu_id=8
default_p_state=UNDEFINED
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=system.cpu08.dtb
eventq_index=0
function_trace=false
function_trace_start=0
interrupts=system.cpu08.interrupts
isa=system.cpu08.isa
itb=system.cpu08.itb
max_insts_all_threads=0
max_insts_any_thread=0
numThreads=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_gating_on_idle=false
power_model=
profile=0
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
socket_id=0
switched_out=false
syscallRetryLatency=10000
system=system
tracer=system.cpu08.tracer
wait_for_remote_gdb=false
workload=system.cpu08.workload
dcache_port=system.hmc_dev.xbar08.slave[16]
icache_port=system.hmc_dev.xbar08.slave[15]

[system.cpu08.dtb]
type=X86TLB
children=walker
eventq_index=0
size=64
system=system
walker=system.cpu08.dtb.walker

[system.cpu08.dtb.walker]
type=X86PagetableWalker
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
num_squash_per_cycle=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
system=system
port=system.hmc_dev.xbar08.slave[18]

[system.cpu08.interrupts]
type=X86LocalApic
children=clk_domain
clk_domain=system.cpu08.interrupts.clk_domain
eventq_index=0
int_latency=1000
pio_latency=100000
system=system
int_master=system.hmc_dev.xbar08.slave[19]
int_slave=system.hmc_dev.xbar08.master[17]
pio=system.hmc_dev.xbar08.master[16]

[system.cpu08.interrupts.clk_domain]
type=DerivedClockDomain
clk_divider=16
clk_domain=system.cpu_clk_domain
eventq_index=0

[system.cpu08.isa]
type=X86ISA
eventq_index=0

[system.cpu08.itb]
type=X86TLB
children=walker
eventq_index=0
size=64
system=system
walker=system.cpu08.itb.walker

[system.cpu08.itb.walker]
type=X86PagetableWalker
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
num_squash_per_cycle=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
system=system
port=system.hmc_dev.xbar08.slave[17]

[system.cpu08.tracer]
type=ExeTracer
eventq_index=0

[system.cpu08.workload]
type=Process
cmd=./hello
cwd=/afs/ece.cmu.edu/usr/mckenziv/Private/742
drivers=
egid=100
env=
errout=cerr
euid=100
eventq_index=0
executable=./hello
gid=100
input=cin
kvmInSE=false
maxStackSize=67108864
output=cout
pgid=100
pid=108
ppid=0
release=5.1.0
simpoint=0
system=system
uid=100
useArchPT=false

[system.cpu09]
type=TimingSimpleCPU
children=dtb interrupts isa itb tracer workload
branchPred=Null
checker=Null
clk_domain=system.cpu_clk_domain
cpu_id=9
default_p_state=UNDEFINED
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=system.cpu09.dtb
eventq_index=0
function_trace=false
function_trace_start=0
interrupts=system.cpu09.interrupts
isa=system.cpu09.isa
itb=system.cpu09.itb
max_insts_all_threads=0
max_insts_any_thread=0
numThreads=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_gating_on_idle=false
power_model=
profile=0
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
socket_id=0
switched_out=false
syscallRetryLatency=10000
system=system
tracer=system.cpu09.tracer
wait_for_remote_gdb=false
workload=system.cpu09.workload
dcache_port=system.hmc_dev.xbar09.slave[16]
icache_port=system.hmc_dev.xbar09.slave[15]

[system.cpu09.dtb]
type=X86TLB
children=walker
eventq_index=0
size=64
system=system
walker=system.cpu09.dtb.walker

[system.cpu09.dtb.walker]
type=X86PagetableWalker
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
num_squash_per_cycle=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
system=system
port=system.hmc_dev.xbar09.slave[18]

[system.cpu09.interrupts]
type=X86LocalApic
children=clk_domain
clk_domain=system.cpu09.interrupts.clk_domain
eventq_index=0
int_latency=1000
pio_latency=100000
system=system
int_master=system.hmc_dev.xbar09.slave[19]
int_slave=system.hmc_dev.xbar09.master[17]
pio=system.hmc_dev.xbar09.master[16]

[system.cpu09.interrupts.clk_domain]
type=DerivedClockDomain
clk_divider=16
clk_domain=system.cpu_clk_domain
eventq_index=0

[system.cpu09.isa]
type=X86ISA
eventq_index=0

[system.cpu09.itb]
type=X86TLB
children=walker
eventq_index=0
size=64
system=system
walker=system.cpu09.itb.walker

[system.cpu09.itb.walker]
type=X86PagetableWalker
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
num_squash_per_cycle=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
system=system
port=system.hmc_dev.xbar09.slave[17]

[system.cpu09.tracer]
type=ExeTracer
eventq_index=0

[system.cpu09.workload]
type=Process
cmd=./hello
cwd=/afs/ece.cmu.edu/usr/mckenziv/Private/742
drivers=
egid=100
env=
errout=cerr
euid=100
eventq_index=0
executable=./hello
gid=100
input=cin
kvmInSE=false
maxStackSize=67108864
output=cout
pgid=100
pid=109
ppid=0
release=5.1.0
simpoint=0
system=system
uid=100
useArchPT=false

[system.cpu10]
type=TimingSimpleCPU
children=dtb interrupts isa itb tracer workload
branchPred=Null
checker=Null
clk_domain=system.cpu_clk_domain
cpu_id=10
default_p_state=UNDEFINED
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=system.cpu10.dtb
eventq_index=0
function_trace=false
function_trace_start=0
interrupts=system.cpu10.interrupts
isa=system.cpu10.isa
itb=system.cpu10.itb
max_insts_all_threads=0
max_insts_any_thread=0
numThreads=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_gating_on_idle=false
power_model=
profile=0
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
socket_id=0
switched_out=false
syscallRetryLatency=10000
system=system
tracer=system.cpu10.tracer
wait_for_remote_gdb=false
workload=system.cpu10.workload
dcache_port=system.hmc_dev.xbar10.slave[16]
icache_port=system.hmc_dev.xbar10.slave[15]

[system.cpu10.dtb]
type=X86TLB
children=walker
eventq_index=0
size=64
system=system
walker=system.cpu10.dtb.walker

[system.cpu10.dtb.walker]
type=X86PagetableWalker
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
num_squash_per_cycle=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
system=system
port=system.hmc_dev.xbar10.slave[18]

[system.cpu10.interrupts]
type=X86LocalApic
children=clk_domain
clk_domain=system.cpu10.interrupts.clk_domain
eventq_index=0
int_latency=1000
pio_latency=100000
system=system
int_master=system.hmc_dev.xbar10.slave[19]
int_slave=system.hmc_dev.xbar10.master[17]
pio=system.hmc_dev.xbar10.master[16]

[system.cpu10.interrupts.clk_domain]
type=DerivedClockDomain
clk_divider=16
clk_domain=system.cpu_clk_domain
eventq_index=0

[system.cpu10.isa]
type=X86ISA
eventq_index=0

[system.cpu10.itb]
type=X86TLB
children=walker
eventq_index=0
size=64
system=system
walker=system.cpu10.itb.walker

[system.cpu10.itb.walker]
type=X86PagetableWalker
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
num_squash_per_cycle=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
system=system
port=system.hmc_dev.xbar10.slave[17]

[system.cpu10.tracer]
type=ExeTracer
eventq_index=0

[system.cpu10.workload]
type=Process
cmd=./hello
cwd=/afs/ece.cmu.edu/usr/mckenziv/Private/742
drivers=
egid=100
env=
errout=cerr
euid=100
eventq_index=0
executable=./hello
gid=100
input=cin
kvmInSE=false
maxStackSize=67108864
output=cout
pgid=100
pid=110
ppid=0
release=5.1.0
simpoint=0
system=system
uid=100
useArchPT=false

[system.cpu11]
type=TimingSimpleCPU
children=dtb interrupts isa itb tracer workload
branchPred=Null
checker=Null
clk_domain=system.cpu_clk_domain
cpu_id=11
default_p_state=UNDEFINED
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=system.cpu11.dtb
eventq_index=0
function_trace=false
function_trace_start=0
interrupts=system.cpu11.interrupts
isa=system.cpu11.isa
itb=system.cpu11.itb
max_insts_all_threads=0
max_insts_any_thread=0
numThreads=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_gating_on_idle=false
power_model=
profile=0
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
socket_id=0
switched_out=false
syscallRetryLatency=10000
system=system
tracer=system.cpu11.tracer
wait_for_remote_gdb=false
workload=system.cpu11.workload
dcache_port=system.hmc_dev.xbar11.slave[16]
icache_port=system.hmc_dev.xbar11.slave[15]

[system.cpu11.dtb]
type=X86TLB
children=walker
eventq_index=0
size=64
system=system
walker=system.cpu11.dtb.walker

[system.cpu11.dtb.walker]
type=X86PagetableWalker
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
num_squash_per_cycle=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
system=system
port=system.hmc_dev.xbar11.slave[18]

[system.cpu11.interrupts]
type=X86LocalApic
children=clk_domain
clk_domain=system.cpu11.interrupts.clk_domain
eventq_index=0
int_latency=1000
pio_latency=100000
system=system
int_master=system.hmc_dev.xbar11.slave[19]
int_slave=system.hmc_dev.xbar11.master[17]
pio=system.hmc_dev.xbar11.master[16]

[system.cpu11.interrupts.clk_domain]
type=DerivedClockDomain
clk_divider=16
clk_domain=system.cpu_clk_domain
eventq_index=0

[system.cpu11.isa]
type=X86ISA
eventq_index=0

[system.cpu11.itb]
type=X86TLB
children=walker
eventq_index=0
size=64
system=system
walker=system.cpu11.itb.walker

[system.cpu11.itb.walker]
type=X86PagetableWalker
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
num_squash_per_cycle=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
system=system
port=system.hmc_dev.xbar11.slave[17]

[system.cpu11.tracer]
type=ExeTracer
eventq_index=0

[system.cpu11.workload]
type=Process
cmd=./hello
cwd=/afs/ece.cmu.edu/usr/mckenziv/Private/742
drivers=
egid=100
env=
errout=cerr
euid=100
eventq_index=0
executable=./hello
gid=100
input=cin
kvmInSE=false
maxStackSize=67108864
output=cout
pgid=100
pid=111
ppid=0
release=5.1.0
simpoint=0
system=system
uid=100
useArchPT=false

[system.cpu12]
type=TimingSimpleCPU
children=dtb interrupts isa itb tracer workload
branchPred=Null
checker=Null
clk_domain=system.cpu_clk_domain
cpu_id=12
default_p_state=UNDEFINED
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=system.cpu12.dtb
eventq_index=0
function_trace=false
function_trace_start=0
interrupts=system.cpu12.interrupts
isa=system.cpu12.isa
itb=system.cpu12.itb
max_insts_all_threads=0
max_insts_any_thread=0
numThreads=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_gating_on_idle=false
power_model=
profile=0
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
socket_id=0
switched_out=false
syscallRetryLatency=10000
system=system
tracer=system.cpu12.tracer
wait_for_remote_gdb=false
workload=system.cpu12.workload
dcache_port=system.hmc_dev.xbar12.slave[16]
icache_port=system.hmc_dev.xbar12.slave[15]

[system.cpu12.dtb]
type=X86TLB
children=walker
eventq_index=0
size=64
system=system
walker=system.cpu12.dtb.walker

[system.cpu12.dtb.walker]
type=X86PagetableWalker
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
num_squash_per_cycle=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
system=system
port=system.hmc_dev.xbar12.slave[18]

[system.cpu12.interrupts]
type=X86LocalApic
children=clk_domain
clk_domain=system.cpu12.interrupts.clk_domain
eventq_index=0
int_latency=1000
pio_latency=100000
system=system
int_master=system.hmc_dev.xbar12.slave[19]
int_slave=system.hmc_dev.xbar12.master[17]
pio=system.hmc_dev.xbar12.master[16]

[system.cpu12.interrupts.clk_domain]
type=DerivedClockDomain
clk_divider=16
clk_domain=system.cpu_clk_domain
eventq_index=0

[system.cpu12.isa]
type=X86ISA
eventq_index=0

[system.cpu12.itb]
type=X86TLB
children=walker
eventq_index=0
size=64
system=system
walker=system.cpu12.itb.walker

[system.cpu12.itb.walker]
type=X86PagetableWalker
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
num_squash_per_cycle=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
system=system
port=system.hmc_dev.xbar12.slave[17]

[system.cpu12.tracer]
type=ExeTracer
eventq_index=0

[system.cpu12.workload]
type=Process
cmd=./hello
cwd=/afs/ece.cmu.edu/usr/mckenziv/Private/742
drivers=
egid=100
env=
errout=cerr
euid=100
eventq_index=0
executable=./hello
gid=100
input=cin
kvmInSE=false
maxStackSize=67108864
output=cout
pgid=100
pid=112
ppid=0
release=5.1.0
simpoint=0
system=system
uid=100
useArchPT=false

[system.cpu13]
type=TimingSimpleCPU
children=dtb interrupts isa itb tracer workload
branchPred=Null
checker=Null
clk_domain=system.cpu_clk_domain
cpu_id=13
default_p_state=UNDEFINED
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=system.cpu13.dtb
eventq_index=0
function_trace=false
function_trace_start=0
interrupts=system.cpu13.interrupts
isa=system.cpu13.isa
itb=system.cpu13.itb
max_insts_all_threads=0
max_insts_any_thread=0
numThreads=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_gating_on_idle=false
power_model=
profile=0
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
socket_id=0
switched_out=false
syscallRetryLatency=10000
system=system
tracer=system.cpu13.tracer
wait_for_remote_gdb=false
workload=system.cpu13.workload
dcache_port=system.hmc_dev.xbar13.slave[16]
icache_port=system.hmc_dev.xbar13.slave[15]

[system.cpu13.dtb]
type=X86TLB
children=walker
eventq_index=0
size=64
system=system
walker=system.cpu13.dtb.walker

[system.cpu13.dtb.walker]
type=X86PagetableWalker
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
num_squash_per_cycle=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
system=system
port=system.hmc_dev.xbar13.slave[18]

[system.cpu13.interrupts]
type=X86LocalApic
children=clk_domain
clk_domain=system.cpu13.interrupts.clk_domain
eventq_index=0
int_latency=1000
pio_latency=100000
system=system
int_master=system.hmc_dev.xbar13.slave[19]
int_slave=system.hmc_dev.xbar13.master[17]
pio=system.hmc_dev.xbar13.master[16]

[system.cpu13.interrupts.clk_domain]
type=DerivedClockDomain
clk_divider=16
clk_domain=system.cpu_clk_domain
eventq_index=0

[system.cpu13.isa]
type=X86ISA
eventq_index=0

[system.cpu13.itb]
type=X86TLB
children=walker
eventq_index=0
size=64
system=system
walker=system.cpu13.itb.walker

[system.cpu13.itb.walker]
type=X86PagetableWalker
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
num_squash_per_cycle=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
system=system
port=system.hmc_dev.xbar13.slave[17]

[system.cpu13.tracer]
type=ExeTracer
eventq_index=0

[system.cpu13.workload]
type=Process
cmd=./hello
cwd=/afs/ece.cmu.edu/usr/mckenziv/Private/742
drivers=
egid=100
env=
errout=cerr
euid=100
eventq_index=0
executable=./hello
gid=100
input=cin
kvmInSE=false
maxStackSize=67108864
output=cout
pgid=100
pid=113
ppid=0
release=5.1.0
simpoint=0
system=system
uid=100
useArchPT=false

[system.cpu14]
type=TimingSimpleCPU
children=dtb interrupts isa itb tracer workload
branchPred=Null
checker=Null
clk_domain=system.cpu_clk_domain
cpu_id=14
default_p_state=UNDEFINED
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=system.cpu14.dtb
eventq_index=0
function_trace=false
function_trace_start=0
interrupts=system.cpu14.interrupts
isa=system.cpu14.isa
itb=system.cpu14.itb
max_insts_all_threads=0
max_insts_any_thread=0
numThreads=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_gating_on_idle=false
power_model=
profile=0
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
socket_id=0
switched_out=false
syscallRetryLatency=10000
system=system
tracer=system.cpu14.tracer
wait_for_remote_gdb=false
workload=system.cpu14.workload
dcache_port=system.hmc_dev.xbar14.slave[16]
icache_port=system.hmc_dev.xbar14.slave[15]

[system.cpu14.dtb]
type=X86TLB
children=walker
eventq_index=0
size=64
system=system
walker=system.cpu14.dtb.walker

[system.cpu14.dtb.walker]
type=X86PagetableWalker
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
num_squash_per_cycle=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
system=system
port=system.hmc_dev.xbar14.slave[18]

[system.cpu14.interrupts]
type=X86LocalApic
children=clk_domain
clk_domain=system.cpu14.interrupts.clk_domain
eventq_index=0
int_latency=1000
pio_latency=100000
system=system
int_master=system.hmc_dev.xbar14.slave[19]
int_slave=system.hmc_dev.xbar14.master[17]
pio=system.hmc_dev.xbar14.master[16]

[system.cpu14.interrupts.clk_domain]
type=DerivedClockDomain
clk_divider=16
clk_domain=system.cpu_clk_domain
eventq_index=0

[system.cpu14.isa]
type=X86ISA
eventq_index=0

[system.cpu14.itb]
type=X86TLB
children=walker
eventq_index=0
size=64
system=system
walker=system.cpu14.itb.walker

[system.cpu14.itb.walker]
type=X86PagetableWalker
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
num_squash_per_cycle=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
system=system
port=system.hmc_dev.xbar14.slave[17]

[system.cpu14.tracer]
type=ExeTracer
eventq_index=0

[system.cpu14.workload]
type=Process
cmd=./hello
cwd=/afs/ece.cmu.edu/usr/mckenziv/Private/742
drivers=
egid=100
env=
errout=cerr
euid=100
eventq_index=0
executable=./hello
gid=100
input=cin
kvmInSE=false
maxStackSize=67108864
output=cout
pgid=100
pid=114
ppid=0
release=5.1.0
simpoint=0
system=system
uid=100
useArchPT=false

[system.cpu15]
type=TimingSimpleCPU
children=dtb interrupts isa itb tracer workload
branchPred=Null
checker=Null
clk_domain=system.cpu_clk_domain
cpu_id=15
default_p_state=UNDEFINED
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=system.cpu15.dtb
eventq_index=0
function_trace=false
function_trace_start=0
interrupts=system.cpu15.interrupts
isa=system.cpu15.isa
itb=system.cpu15.itb
max_insts_all_threads=0
max_insts_any_thread=0
numThreads=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_gating_on_idle=false
power_model=
profile=0
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
socket_id=0
switched_out=false
syscallRetryLatency=10000
system=system
tracer=system.cpu15.tracer
wait_for_remote_gdb=false
workload=system.cpu15.workload
dcache_port=system.hmc_dev.xbar15.slave[16]
icache_port=system.hmc_dev.xbar15.slave[15]

[system.cpu15.dtb]
type=X86TLB
children=walker
eventq_index=0
size=64
system=system
walker=system.cpu15.dtb.walker

[system.cpu15.dtb.walker]
type=X86PagetableWalker
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
num_squash_per_cycle=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
system=system
port=system.hmc_dev.xbar15.slave[18]

[system.cpu15.interrupts]
type=X86LocalApic
children=clk_domain
clk_domain=system.cpu15.interrupts.clk_domain
eventq_index=0
int_latency=1000
pio_latency=100000
system=system
int_master=system.hmc_dev.xbar15.slave[19]
int_slave=system.hmc_dev.xbar15.master[17]
pio=system.hmc_dev.xbar15.master[16]

[system.cpu15.interrupts.clk_domain]
type=DerivedClockDomain
clk_divider=16
clk_domain=system.cpu_clk_domain
eventq_index=0

[system.cpu15.isa]
type=X86ISA
eventq_index=0

[system.cpu15.itb]
type=X86TLB
children=walker
eventq_index=0
size=64
system=system
walker=system.cpu15.itb.walker

[system.cpu15.itb.walker]
type=X86PagetableWalker
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
num_squash_per_cycle=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
system=system
port=system.hmc_dev.xbar15.slave[17]

[system.cpu15.tracer]
type=ExeTracer
eventq_index=0

[system.cpu15.workload]
type=Process
cmd=./hello
cwd=/afs/ece.cmu.edu/usr/mckenziv/Private/742
drivers=
egid=100
env=
errout=cerr
euid=100
eventq_index=0
executable=./hello
gid=100
input=cin
kvmInSE=false
maxStackSize=67108864
output=cout
pgid=100
pid=115
ppid=0
release=5.1.0
simpoint=0
system=system
uid=100
useArchPT=false

[system.cpu_clk_domain]
type=SrcClockDomain
clock=500
domain_id=-1
eventq_index=0
init_perf_level=0
voltage_domain=system.cpu_voltage_domain

[system.cpu_voltage_domain]
type=VoltageDomain
eventq_index=0
voltage=1.0

[system.dvfs_handler]
type=DVFSHandler
domains=
enable=false
eventq_index=0
sys_clk_domain=system.clk_domain
transition_latency=100000000

[system.hmc_dev]
type=SubSystem
children=buffers000 buffers001 buffers002 buffers003 buffers004 buffers005 buffers006 buffers007 buffers008 buffers009 buffers010 buffers011 buffers012 buffers013 buffers014 buffers015 buffers016 buffers017 buffers018 buffers019 buffers020 buffers021 buffers022 buffers023 buffers024 buffers025 buffers026 buffers027 buffers028 buffers029 buffers030 buffers031 buffers032 buffers033 buffers034 buffers035 buffers036 buffers037 buffers038 buffers039 buffers040 buffers041 buffers042 buffers043 buffers044 buffers045 buffers046 buffers047 buffers048 buffers049 buffers050 buffers051 buffers052 buffers053 buffers054 buffers055 buffers056 buffers057 buffers058 buffers059 buffers060 buffers061 buffers062 buffers063 buffers064 buffers065 buffers066 buffers067 buffers068 buffers069 buffers070 buffers071 buffers072 buffers073 buffers074 buffers075 buffers076 buffers077 buffers078 buffers079 buffers080 buffers081 buffers082 buffers083 buffers084 buffers085 buffers086 buffers087 buffers088 buffers089 buffers090 buffers091 buffers092 buffers093 buffers094 buffers095 buffers096 buffers097 buffers098 buffers099 buffers100 buffers101 buffers102 buffers103 buffers104 buffers105 buffers106 buffers107 buffers108 buffers109 buffers110 buffers111 buffers112 buffers113 buffers114 buffers115 buffers116 buffers117 buffers118 buffers119 buffers120 buffers121 buffers122 buffers123 buffers124 buffers125 buffers126 buffers127 buffers128 buffers129 buffers130 buffers131 buffers132 buffers133 buffers134 buffers135 buffers136 buffers137 buffers138 buffers139 buffers140 buffers141 buffers142 buffers143 buffers144 buffers145 buffers146 buffers147 buffers148 buffers149 buffers150 buffers151 buffers152 buffers153 buffers154 buffers155 buffers156 buffers157 buffers158 buffers159 buffers160 buffers161 buffers162 buffers163 buffers164 buffers165 buffers166 buffers167 buffers168 buffers169 buffers170 buffers171 buffers172 buffers173 buffers174 buffers175 buffers176 buffers177 buffers178 buffers179 buffers180 buffers181 buffers182 buffers183 buffers184 buffers185 buffers186 buffers187 buffers188 buffers189 buffers190 buffers191 buffers192 buffers193 buffers194 buffers195 buffers196 buffers197 buffers198 buffers199 buffers200 buffers201 buffers202 buffers203 buffers204 buffers205 buffers206 buffers207 buffers208 buffers209 buffers210 buffers211 buffers212 buffers213 buffers214 buffers215 buffers216 buffers217 buffers218 buffers219 buffers220 buffers221 buffers222 buffers223 buffers224 buffers225 buffers226 buffers227 buffers228 buffers229 buffers230 buffers231 buffers232 buffers233 buffers234 buffers235 buffers236 buffers237 buffers238 buffers239 mem_ctrls00 mem_ctrls01 mem_ctrls02 mem_ctrls03 mem_ctrls04 mem_ctrls05 mem_ctrls06 mem_ctrls07 mem_ctrls08 mem_ctrls09 mem_ctrls10 mem_ctrls11 mem_ctrls12 mem_ctrls13 mem_ctrls14 mem_ctrls15 xbar00 xbar01 xbar02 xbar03 xbar04 xbar05 xbar06 xbar07 xbar08 xbar09 xbar10 xbar11 xbar12 xbar13 xbar14 xbar15
eventq_index=0
thermal_domain=Null

[system.hmc_dev.buffers000]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=268435456:536870912
req_size=10
resp_size=10
master=system.hmc_dev.xbar01.slave[0]
slave=system.hmc_dev.xbar00.master[0]

[system.hmc_dev.buffers001]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=536870912:805306368
req_size=10
resp_size=10
master=system.hmc_dev.xbar02.slave[0]
slave=system.hmc_dev.xbar00.master[1]

[system.hmc_dev.buffers002]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=805306368:1073741824
req_size=10
resp_size=10
master=system.hmc_dev.xbar03.slave[0]
slave=system.hmc_dev.xbar00.master[2]

[system.hmc_dev.buffers003]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=1073741824:1342177280
req_size=10
resp_size=10
master=system.hmc_dev.xbar04.slave[0]
slave=system.hmc_dev.xbar00.master[3]

[system.hmc_dev.buffers004]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=1342177280:1610612736
req_size=10
resp_size=10
master=system.hmc_dev.xbar05.slave[0]
slave=system.hmc_dev.xbar00.master[4]

[system.hmc_dev.buffers005]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=1610612736:1879048192
req_size=10
resp_size=10
master=system.hmc_dev.xbar06.slave[0]
slave=system.hmc_dev.xbar00.master[5]

[system.hmc_dev.buffers006]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=1879048192:2147483648
req_size=10
resp_size=10
master=system.hmc_dev.xbar07.slave[0]
slave=system.hmc_dev.xbar00.master[6]

[system.hmc_dev.buffers007]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=2147483648:2415919104
req_size=10
resp_size=10
master=system.hmc_dev.xbar08.slave[0]
slave=system.hmc_dev.xbar00.master[7]

[system.hmc_dev.buffers008]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=2415919104:2684354560
req_size=10
resp_size=10
master=system.hmc_dev.xbar09.slave[0]
slave=system.hmc_dev.xbar00.master[8]

[system.hmc_dev.buffers009]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=2684354560:2952790016
req_size=10
resp_size=10
master=system.hmc_dev.xbar10.slave[0]
slave=system.hmc_dev.xbar00.master[9]

[system.hmc_dev.buffers010]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=2952790016:3221225472
req_size=10
resp_size=10
master=system.hmc_dev.xbar11.slave[0]
slave=system.hmc_dev.xbar00.master[10]

[system.hmc_dev.buffers011]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=3221225472:3489660928
req_size=10
resp_size=10
master=system.hmc_dev.xbar12.slave[0]
slave=system.hmc_dev.xbar00.master[11]

[system.hmc_dev.buffers012]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=3489660928:3758096384
req_size=10
resp_size=10
master=system.hmc_dev.xbar13.slave[0]
slave=system.hmc_dev.xbar00.master[12]

[system.hmc_dev.buffers013]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=3758096384:4026531840
req_size=10
resp_size=10
master=system.hmc_dev.xbar14.slave[0]
slave=system.hmc_dev.xbar00.master[13]

[system.hmc_dev.buffers014]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=4026531840:4294967296
req_size=10
resp_size=10
master=system.hmc_dev.xbar15.slave[0]
slave=system.hmc_dev.xbar00.master[14]

[system.hmc_dev.buffers015]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=0:268435456
req_size=10
resp_size=10
master=system.hmc_dev.xbar00.slave[0]
slave=system.hmc_dev.xbar01.master[0]

[system.hmc_dev.buffers016]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=536870912:805306368
req_size=10
resp_size=10
master=system.hmc_dev.xbar02.slave[1]
slave=system.hmc_dev.xbar01.master[1]

[system.hmc_dev.buffers017]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=805306368:1073741824
req_size=10
resp_size=10
master=system.hmc_dev.xbar03.slave[1]
slave=system.hmc_dev.xbar01.master[2]

[system.hmc_dev.buffers018]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=1073741824:1342177280
req_size=10
resp_size=10
master=system.hmc_dev.xbar04.slave[1]
slave=system.hmc_dev.xbar01.master[3]

[system.hmc_dev.buffers019]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=1342177280:1610612736
req_size=10
resp_size=10
master=system.hmc_dev.xbar05.slave[1]
slave=system.hmc_dev.xbar01.master[4]

[system.hmc_dev.buffers020]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=1610612736:1879048192
req_size=10
resp_size=10
master=system.hmc_dev.xbar06.slave[1]
slave=system.hmc_dev.xbar01.master[5]

[system.hmc_dev.buffers021]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=1879048192:2147483648
req_size=10
resp_size=10
master=system.hmc_dev.xbar07.slave[1]
slave=system.hmc_dev.xbar01.master[6]

[system.hmc_dev.buffers022]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=2147483648:2415919104
req_size=10
resp_size=10
master=system.hmc_dev.xbar08.slave[1]
slave=system.hmc_dev.xbar01.master[7]

[system.hmc_dev.buffers023]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=2415919104:2684354560
req_size=10
resp_size=10
master=system.hmc_dev.xbar09.slave[1]
slave=system.hmc_dev.xbar01.master[8]

[system.hmc_dev.buffers024]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=2684354560:2952790016
req_size=10
resp_size=10
master=system.hmc_dev.xbar10.slave[1]
slave=system.hmc_dev.xbar01.master[9]

[system.hmc_dev.buffers025]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=2952790016:3221225472
req_size=10
resp_size=10
master=system.hmc_dev.xbar11.slave[1]
slave=system.hmc_dev.xbar01.master[10]

[system.hmc_dev.buffers026]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=3221225472:3489660928
req_size=10
resp_size=10
master=system.hmc_dev.xbar12.slave[1]
slave=system.hmc_dev.xbar01.master[11]

[system.hmc_dev.buffers027]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=3489660928:3758096384
req_size=10
resp_size=10
master=system.hmc_dev.xbar13.slave[1]
slave=system.hmc_dev.xbar01.master[12]

[system.hmc_dev.buffers028]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=3758096384:4026531840
req_size=10
resp_size=10
master=system.hmc_dev.xbar14.slave[1]
slave=system.hmc_dev.xbar01.master[13]

[system.hmc_dev.buffers029]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=4026531840:4294967296
req_size=10
resp_size=10
master=system.hmc_dev.xbar15.slave[1]
slave=system.hmc_dev.xbar01.master[14]

[system.hmc_dev.buffers030]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=0:268435456
req_size=10
resp_size=10
master=system.hmc_dev.xbar00.slave[1]
slave=system.hmc_dev.xbar02.master[0]

[system.hmc_dev.buffers031]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=268435456:536870912
req_size=10
resp_size=10
master=system.hmc_dev.xbar01.slave[1]
slave=system.hmc_dev.xbar02.master[1]

[system.hmc_dev.buffers032]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=805306368:1073741824
req_size=10
resp_size=10
master=system.hmc_dev.xbar03.slave[2]
slave=system.hmc_dev.xbar02.master[2]

[system.hmc_dev.buffers033]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=1073741824:1342177280
req_size=10
resp_size=10
master=system.hmc_dev.xbar04.slave[2]
slave=system.hmc_dev.xbar02.master[3]

[system.hmc_dev.buffers034]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=1342177280:1610612736
req_size=10
resp_size=10
master=system.hmc_dev.xbar05.slave[2]
slave=system.hmc_dev.xbar02.master[4]

[system.hmc_dev.buffers035]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=1610612736:1879048192
req_size=10
resp_size=10
master=system.hmc_dev.xbar06.slave[2]
slave=system.hmc_dev.xbar02.master[5]

[system.hmc_dev.buffers036]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=1879048192:2147483648
req_size=10
resp_size=10
master=system.hmc_dev.xbar07.slave[2]
slave=system.hmc_dev.xbar02.master[6]

[system.hmc_dev.buffers037]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=2147483648:2415919104
req_size=10
resp_size=10
master=system.hmc_dev.xbar08.slave[2]
slave=system.hmc_dev.xbar02.master[7]

[system.hmc_dev.buffers038]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=2415919104:2684354560
req_size=10
resp_size=10
master=system.hmc_dev.xbar09.slave[2]
slave=system.hmc_dev.xbar02.master[8]

[system.hmc_dev.buffers039]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=2684354560:2952790016
req_size=10
resp_size=10
master=system.hmc_dev.xbar10.slave[2]
slave=system.hmc_dev.xbar02.master[9]

[system.hmc_dev.buffers040]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=2952790016:3221225472
req_size=10
resp_size=10
master=system.hmc_dev.xbar11.slave[2]
slave=system.hmc_dev.xbar02.master[10]

[system.hmc_dev.buffers041]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=3221225472:3489660928
req_size=10
resp_size=10
master=system.hmc_dev.xbar12.slave[2]
slave=system.hmc_dev.xbar02.master[11]

[system.hmc_dev.buffers042]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=3489660928:3758096384
req_size=10
resp_size=10
master=system.hmc_dev.xbar13.slave[2]
slave=system.hmc_dev.xbar02.master[12]

[system.hmc_dev.buffers043]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=3758096384:4026531840
req_size=10
resp_size=10
master=system.hmc_dev.xbar14.slave[2]
slave=system.hmc_dev.xbar02.master[13]

[system.hmc_dev.buffers044]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=4026531840:4294967296
req_size=10
resp_size=10
master=system.hmc_dev.xbar15.slave[2]
slave=system.hmc_dev.xbar02.master[14]

[system.hmc_dev.buffers045]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=0:268435456
req_size=10
resp_size=10
master=system.hmc_dev.xbar00.slave[2]
slave=system.hmc_dev.xbar03.master[0]

[system.hmc_dev.buffers046]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=268435456:536870912
req_size=10
resp_size=10
master=system.hmc_dev.xbar01.slave[2]
slave=system.hmc_dev.xbar03.master[1]

[system.hmc_dev.buffers047]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=536870912:805306368
req_size=10
resp_size=10
master=system.hmc_dev.xbar02.slave[2]
slave=system.hmc_dev.xbar03.master[2]

[system.hmc_dev.buffers048]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=1073741824:1342177280
req_size=10
resp_size=10
master=system.hmc_dev.xbar04.slave[3]
slave=system.hmc_dev.xbar03.master[3]

[system.hmc_dev.buffers049]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=1342177280:1610612736
req_size=10
resp_size=10
master=system.hmc_dev.xbar05.slave[3]
slave=system.hmc_dev.xbar03.master[4]

[system.hmc_dev.buffers050]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=1610612736:1879048192
req_size=10
resp_size=10
master=system.hmc_dev.xbar06.slave[3]
slave=system.hmc_dev.xbar03.master[5]

[system.hmc_dev.buffers051]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=1879048192:2147483648
req_size=10
resp_size=10
master=system.hmc_dev.xbar07.slave[3]
slave=system.hmc_dev.xbar03.master[6]

[system.hmc_dev.buffers052]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=2147483648:2415919104
req_size=10
resp_size=10
master=system.hmc_dev.xbar08.slave[3]
slave=system.hmc_dev.xbar03.master[7]

[system.hmc_dev.buffers053]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=2415919104:2684354560
req_size=10
resp_size=10
master=system.hmc_dev.xbar09.slave[3]
slave=system.hmc_dev.xbar03.master[8]

[system.hmc_dev.buffers054]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=2684354560:2952790016
req_size=10
resp_size=10
master=system.hmc_dev.xbar10.slave[3]
slave=system.hmc_dev.xbar03.master[9]

[system.hmc_dev.buffers055]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=2952790016:3221225472
req_size=10
resp_size=10
master=system.hmc_dev.xbar11.slave[3]
slave=system.hmc_dev.xbar03.master[10]

[system.hmc_dev.buffers056]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=3221225472:3489660928
req_size=10
resp_size=10
master=system.hmc_dev.xbar12.slave[3]
slave=system.hmc_dev.xbar03.master[11]

[system.hmc_dev.buffers057]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=3489660928:3758096384
req_size=10
resp_size=10
master=system.hmc_dev.xbar13.slave[3]
slave=system.hmc_dev.xbar03.master[12]

[system.hmc_dev.buffers058]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=3758096384:4026531840
req_size=10
resp_size=10
master=system.hmc_dev.xbar14.slave[3]
slave=system.hmc_dev.xbar03.master[13]

[system.hmc_dev.buffers059]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=4026531840:4294967296
req_size=10
resp_size=10
master=system.hmc_dev.xbar15.slave[3]
slave=system.hmc_dev.xbar03.master[14]

[system.hmc_dev.buffers060]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=0:268435456
req_size=10
resp_size=10
master=system.hmc_dev.xbar00.slave[3]
slave=system.hmc_dev.xbar04.master[0]

[system.hmc_dev.buffers061]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=268435456:536870912
req_size=10
resp_size=10
master=system.hmc_dev.xbar01.slave[3]
slave=system.hmc_dev.xbar04.master[1]

[system.hmc_dev.buffers062]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=536870912:805306368
req_size=10
resp_size=10
master=system.hmc_dev.xbar02.slave[3]
slave=system.hmc_dev.xbar04.master[2]

[system.hmc_dev.buffers063]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=805306368:1073741824
req_size=10
resp_size=10
master=system.hmc_dev.xbar03.slave[3]
slave=system.hmc_dev.xbar04.master[3]

[system.hmc_dev.buffers064]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=1342177280:1610612736
req_size=10
resp_size=10
master=system.hmc_dev.xbar05.slave[4]
slave=system.hmc_dev.xbar04.master[4]

[system.hmc_dev.buffers065]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=1610612736:1879048192
req_size=10
resp_size=10
master=system.hmc_dev.xbar06.slave[4]
slave=system.hmc_dev.xbar04.master[5]

[system.hmc_dev.buffers066]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=1879048192:2147483648
req_size=10
resp_size=10
master=system.hmc_dev.xbar07.slave[4]
slave=system.hmc_dev.xbar04.master[6]

[system.hmc_dev.buffers067]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=2147483648:2415919104
req_size=10
resp_size=10
master=system.hmc_dev.xbar08.slave[4]
slave=system.hmc_dev.xbar04.master[7]

[system.hmc_dev.buffers068]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=2415919104:2684354560
req_size=10
resp_size=10
master=system.hmc_dev.xbar09.slave[4]
slave=system.hmc_dev.xbar04.master[8]

[system.hmc_dev.buffers069]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=2684354560:2952790016
req_size=10
resp_size=10
master=system.hmc_dev.xbar10.slave[4]
slave=system.hmc_dev.xbar04.master[9]

[system.hmc_dev.buffers070]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=2952790016:3221225472
req_size=10
resp_size=10
master=system.hmc_dev.xbar11.slave[4]
slave=system.hmc_dev.xbar04.master[10]

[system.hmc_dev.buffers071]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=3221225472:3489660928
req_size=10
resp_size=10
master=system.hmc_dev.xbar12.slave[4]
slave=system.hmc_dev.xbar04.master[11]

[system.hmc_dev.buffers072]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=3489660928:3758096384
req_size=10
resp_size=10
master=system.hmc_dev.xbar13.slave[4]
slave=system.hmc_dev.xbar04.master[12]

[system.hmc_dev.buffers073]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=3758096384:4026531840
req_size=10
resp_size=10
master=system.hmc_dev.xbar14.slave[4]
slave=system.hmc_dev.xbar04.master[13]

[system.hmc_dev.buffers074]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=4026531840:4294967296
req_size=10
resp_size=10
master=system.hmc_dev.xbar15.slave[4]
slave=system.hmc_dev.xbar04.master[14]

[system.hmc_dev.buffers075]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=0:268435456
req_size=10
resp_size=10
master=system.hmc_dev.xbar00.slave[4]
slave=system.hmc_dev.xbar05.master[0]

[system.hmc_dev.buffers076]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=268435456:536870912
req_size=10
resp_size=10
master=system.hmc_dev.xbar01.slave[4]
slave=system.hmc_dev.xbar05.master[1]

[system.hmc_dev.buffers077]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=536870912:805306368
req_size=10
resp_size=10
master=system.hmc_dev.xbar02.slave[4]
slave=system.hmc_dev.xbar05.master[2]

[system.hmc_dev.buffers078]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=805306368:1073741824
req_size=10
resp_size=10
master=system.hmc_dev.xbar03.slave[4]
slave=system.hmc_dev.xbar05.master[3]

[system.hmc_dev.buffers079]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=1073741824:1342177280
req_size=10
resp_size=10
master=system.hmc_dev.xbar04.slave[4]
slave=system.hmc_dev.xbar05.master[4]

[system.hmc_dev.buffers080]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=1610612736:1879048192
req_size=10
resp_size=10
master=system.hmc_dev.xbar06.slave[5]
slave=system.hmc_dev.xbar05.master[5]

[system.hmc_dev.buffers081]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=1879048192:2147483648
req_size=10
resp_size=10
master=system.hmc_dev.xbar07.slave[5]
slave=system.hmc_dev.xbar05.master[6]

[system.hmc_dev.buffers082]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=2147483648:2415919104
req_size=10
resp_size=10
master=system.hmc_dev.xbar08.slave[5]
slave=system.hmc_dev.xbar05.master[7]

[system.hmc_dev.buffers083]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=2415919104:2684354560
req_size=10
resp_size=10
master=system.hmc_dev.xbar09.slave[5]
slave=system.hmc_dev.xbar05.master[8]

[system.hmc_dev.buffers084]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=2684354560:2952790016
req_size=10
resp_size=10
master=system.hmc_dev.xbar10.slave[5]
slave=system.hmc_dev.xbar05.master[9]

[system.hmc_dev.buffers085]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=2952790016:3221225472
req_size=10
resp_size=10
master=system.hmc_dev.xbar11.slave[5]
slave=system.hmc_dev.xbar05.master[10]

[system.hmc_dev.buffers086]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=3221225472:3489660928
req_size=10
resp_size=10
master=system.hmc_dev.xbar12.slave[5]
slave=system.hmc_dev.xbar05.master[11]

[system.hmc_dev.buffers087]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=3489660928:3758096384
req_size=10
resp_size=10
master=system.hmc_dev.xbar13.slave[5]
slave=system.hmc_dev.xbar05.master[12]

[system.hmc_dev.buffers088]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=3758096384:4026531840
req_size=10
resp_size=10
master=system.hmc_dev.xbar14.slave[5]
slave=system.hmc_dev.xbar05.master[13]

[system.hmc_dev.buffers089]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=4026531840:4294967296
req_size=10
resp_size=10
master=system.hmc_dev.xbar15.slave[5]
slave=system.hmc_dev.xbar05.master[14]

[system.hmc_dev.buffers090]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=0:268435456
req_size=10
resp_size=10
master=system.hmc_dev.xbar00.slave[5]
slave=system.hmc_dev.xbar06.master[0]

[system.hmc_dev.buffers091]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=268435456:536870912
req_size=10
resp_size=10
master=system.hmc_dev.xbar01.slave[5]
slave=system.hmc_dev.xbar06.master[1]

[system.hmc_dev.buffers092]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=536870912:805306368
req_size=10
resp_size=10
master=system.hmc_dev.xbar02.slave[5]
slave=system.hmc_dev.xbar06.master[2]

[system.hmc_dev.buffers093]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=805306368:1073741824
req_size=10
resp_size=10
master=system.hmc_dev.xbar03.slave[5]
slave=system.hmc_dev.xbar06.master[3]

[system.hmc_dev.buffers094]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=1073741824:1342177280
req_size=10
resp_size=10
master=system.hmc_dev.xbar04.slave[5]
slave=system.hmc_dev.xbar06.master[4]

[system.hmc_dev.buffers095]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=1342177280:1610612736
req_size=10
resp_size=10
master=system.hmc_dev.xbar05.slave[5]
slave=system.hmc_dev.xbar06.master[5]

[system.hmc_dev.buffers096]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=1879048192:2147483648
req_size=10
resp_size=10
master=system.hmc_dev.xbar07.slave[6]
slave=system.hmc_dev.xbar06.master[6]

[system.hmc_dev.buffers097]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=2147483648:2415919104
req_size=10
resp_size=10
master=system.hmc_dev.xbar08.slave[6]
slave=system.hmc_dev.xbar06.master[7]

[system.hmc_dev.buffers098]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=2415919104:2684354560
req_size=10
resp_size=10
master=system.hmc_dev.xbar09.slave[6]
slave=system.hmc_dev.xbar06.master[8]

[system.hmc_dev.buffers099]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=2684354560:2952790016
req_size=10
resp_size=10
master=system.hmc_dev.xbar10.slave[6]
slave=system.hmc_dev.xbar06.master[9]

[system.hmc_dev.buffers100]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=2952790016:3221225472
req_size=10
resp_size=10
master=system.hmc_dev.xbar11.slave[6]
slave=system.hmc_dev.xbar06.master[10]

[system.hmc_dev.buffers101]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=3221225472:3489660928
req_size=10
resp_size=10
master=system.hmc_dev.xbar12.slave[6]
slave=system.hmc_dev.xbar06.master[11]

[system.hmc_dev.buffers102]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=3489660928:3758096384
req_size=10
resp_size=10
master=system.hmc_dev.xbar13.slave[6]
slave=system.hmc_dev.xbar06.master[12]

[system.hmc_dev.buffers103]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=3758096384:4026531840
req_size=10
resp_size=10
master=system.hmc_dev.xbar14.slave[6]
slave=system.hmc_dev.xbar06.master[13]

[system.hmc_dev.buffers104]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=4026531840:4294967296
req_size=10
resp_size=10
master=system.hmc_dev.xbar15.slave[6]
slave=system.hmc_dev.xbar06.master[14]

[system.hmc_dev.buffers105]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=0:268435456
req_size=10
resp_size=10
master=system.hmc_dev.xbar00.slave[6]
slave=system.hmc_dev.xbar07.master[0]

[system.hmc_dev.buffers106]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=268435456:536870912
req_size=10
resp_size=10
master=system.hmc_dev.xbar01.slave[6]
slave=system.hmc_dev.xbar07.master[1]

[system.hmc_dev.buffers107]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=536870912:805306368
req_size=10
resp_size=10
master=system.hmc_dev.xbar02.slave[6]
slave=system.hmc_dev.xbar07.master[2]

[system.hmc_dev.buffers108]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=805306368:1073741824
req_size=10
resp_size=10
master=system.hmc_dev.xbar03.slave[6]
slave=system.hmc_dev.xbar07.master[3]

[system.hmc_dev.buffers109]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=1073741824:1342177280
req_size=10
resp_size=10
master=system.hmc_dev.xbar04.slave[6]
slave=system.hmc_dev.xbar07.master[4]

[system.hmc_dev.buffers110]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=1342177280:1610612736
req_size=10
resp_size=10
master=system.hmc_dev.xbar05.slave[6]
slave=system.hmc_dev.xbar07.master[5]

[system.hmc_dev.buffers111]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=1610612736:1879048192
req_size=10
resp_size=10
master=system.hmc_dev.xbar06.slave[6]
slave=system.hmc_dev.xbar07.master[6]

[system.hmc_dev.buffers112]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=2147483648:2415919104
req_size=10
resp_size=10
master=system.hmc_dev.xbar08.slave[7]
slave=system.hmc_dev.xbar07.master[7]

[system.hmc_dev.buffers113]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=2415919104:2684354560
req_size=10
resp_size=10
master=system.hmc_dev.xbar09.slave[7]
slave=system.hmc_dev.xbar07.master[8]

[system.hmc_dev.buffers114]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=2684354560:2952790016
req_size=10
resp_size=10
master=system.hmc_dev.xbar10.slave[7]
slave=system.hmc_dev.xbar07.master[9]

[system.hmc_dev.buffers115]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=2952790016:3221225472
req_size=10
resp_size=10
master=system.hmc_dev.xbar11.slave[7]
slave=system.hmc_dev.xbar07.master[10]

[system.hmc_dev.buffers116]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=3221225472:3489660928
req_size=10
resp_size=10
master=system.hmc_dev.xbar12.slave[7]
slave=system.hmc_dev.xbar07.master[11]

[system.hmc_dev.buffers117]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=3489660928:3758096384
req_size=10
resp_size=10
master=system.hmc_dev.xbar13.slave[7]
slave=system.hmc_dev.xbar07.master[12]

[system.hmc_dev.buffers118]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=3758096384:4026531840
req_size=10
resp_size=10
master=system.hmc_dev.xbar14.slave[7]
slave=system.hmc_dev.xbar07.master[13]

[system.hmc_dev.buffers119]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=4026531840:4294967296
req_size=10
resp_size=10
master=system.hmc_dev.xbar15.slave[7]
slave=system.hmc_dev.xbar07.master[14]

[system.hmc_dev.buffers120]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=0:268435456
req_size=10
resp_size=10
master=system.hmc_dev.xbar00.slave[7]
slave=system.hmc_dev.xbar08.master[0]

[system.hmc_dev.buffers121]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=268435456:536870912
req_size=10
resp_size=10
master=system.hmc_dev.xbar01.slave[7]
slave=system.hmc_dev.xbar08.master[1]

[system.hmc_dev.buffers122]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=536870912:805306368
req_size=10
resp_size=10
master=system.hmc_dev.xbar02.slave[7]
slave=system.hmc_dev.xbar08.master[2]

[system.hmc_dev.buffers123]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=805306368:1073741824
req_size=10
resp_size=10
master=system.hmc_dev.xbar03.slave[7]
slave=system.hmc_dev.xbar08.master[3]

[system.hmc_dev.buffers124]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=1073741824:1342177280
req_size=10
resp_size=10
master=system.hmc_dev.xbar04.slave[7]
slave=system.hmc_dev.xbar08.master[4]

[system.hmc_dev.buffers125]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=1342177280:1610612736
req_size=10
resp_size=10
master=system.hmc_dev.xbar05.slave[7]
slave=system.hmc_dev.xbar08.master[5]

[system.hmc_dev.buffers126]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=1610612736:1879048192
req_size=10
resp_size=10
master=system.hmc_dev.xbar06.slave[7]
slave=system.hmc_dev.xbar08.master[6]

[system.hmc_dev.buffers127]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=1879048192:2147483648
req_size=10
resp_size=10
master=system.hmc_dev.xbar07.slave[7]
slave=system.hmc_dev.xbar08.master[7]

[system.hmc_dev.buffers128]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=2415919104:2684354560
req_size=10
resp_size=10
master=system.hmc_dev.xbar09.slave[8]
slave=system.hmc_dev.xbar08.master[8]

[system.hmc_dev.buffers129]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=2684354560:2952790016
req_size=10
resp_size=10
master=system.hmc_dev.xbar10.slave[8]
slave=system.hmc_dev.xbar08.master[9]

[system.hmc_dev.buffers130]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=2952790016:3221225472
req_size=10
resp_size=10
master=system.hmc_dev.xbar11.slave[8]
slave=system.hmc_dev.xbar08.master[10]

[system.hmc_dev.buffers131]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=3221225472:3489660928
req_size=10
resp_size=10
master=system.hmc_dev.xbar12.slave[8]
slave=system.hmc_dev.xbar08.master[11]

[system.hmc_dev.buffers132]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=3489660928:3758096384
req_size=10
resp_size=10
master=system.hmc_dev.xbar13.slave[8]
slave=system.hmc_dev.xbar08.master[12]

[system.hmc_dev.buffers133]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=3758096384:4026531840
req_size=10
resp_size=10
master=system.hmc_dev.xbar14.slave[8]
slave=system.hmc_dev.xbar08.master[13]

[system.hmc_dev.buffers134]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=4026531840:4294967296
req_size=10
resp_size=10
master=system.hmc_dev.xbar15.slave[8]
slave=system.hmc_dev.xbar08.master[14]

[system.hmc_dev.buffers135]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=0:268435456
req_size=10
resp_size=10
master=system.hmc_dev.xbar00.slave[8]
slave=system.hmc_dev.xbar09.master[0]

[system.hmc_dev.buffers136]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=268435456:536870912
req_size=10
resp_size=10
master=system.hmc_dev.xbar01.slave[8]
slave=system.hmc_dev.xbar09.master[1]

[system.hmc_dev.buffers137]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=536870912:805306368
req_size=10
resp_size=10
master=system.hmc_dev.xbar02.slave[8]
slave=system.hmc_dev.xbar09.master[2]

[system.hmc_dev.buffers138]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=805306368:1073741824
req_size=10
resp_size=10
master=system.hmc_dev.xbar03.slave[8]
slave=system.hmc_dev.xbar09.master[3]

[system.hmc_dev.buffers139]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=1073741824:1342177280
req_size=10
resp_size=10
master=system.hmc_dev.xbar04.slave[8]
slave=system.hmc_dev.xbar09.master[4]

[system.hmc_dev.buffers140]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=1342177280:1610612736
req_size=10
resp_size=10
master=system.hmc_dev.xbar05.slave[8]
slave=system.hmc_dev.xbar09.master[5]

[system.hmc_dev.buffers141]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=1610612736:1879048192
req_size=10
resp_size=10
master=system.hmc_dev.xbar06.slave[8]
slave=system.hmc_dev.xbar09.master[6]

[system.hmc_dev.buffers142]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=1879048192:2147483648
req_size=10
resp_size=10
master=system.hmc_dev.xbar07.slave[8]
slave=system.hmc_dev.xbar09.master[7]

[system.hmc_dev.buffers143]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=2147483648:2415919104
req_size=10
resp_size=10
master=system.hmc_dev.xbar08.slave[8]
slave=system.hmc_dev.xbar09.master[8]

[system.hmc_dev.buffers144]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=2684354560:2952790016
req_size=10
resp_size=10
master=system.hmc_dev.xbar10.slave[9]
slave=system.hmc_dev.xbar09.master[9]

[system.hmc_dev.buffers145]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=2952790016:3221225472
req_size=10
resp_size=10
master=system.hmc_dev.xbar11.slave[9]
slave=system.hmc_dev.xbar09.master[10]

[system.hmc_dev.buffers146]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=3221225472:3489660928
req_size=10
resp_size=10
master=system.hmc_dev.xbar12.slave[9]
slave=system.hmc_dev.xbar09.master[11]

[system.hmc_dev.buffers147]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=3489660928:3758096384
req_size=10
resp_size=10
master=system.hmc_dev.xbar13.slave[9]
slave=system.hmc_dev.xbar09.master[12]

[system.hmc_dev.buffers148]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=3758096384:4026531840
req_size=10
resp_size=10
master=system.hmc_dev.xbar14.slave[9]
slave=system.hmc_dev.xbar09.master[13]

[system.hmc_dev.buffers149]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=4026531840:4294967296
req_size=10
resp_size=10
master=system.hmc_dev.xbar15.slave[9]
slave=system.hmc_dev.xbar09.master[14]

[system.hmc_dev.buffers150]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=0:268435456
req_size=10
resp_size=10
master=system.hmc_dev.xbar00.slave[9]
slave=system.hmc_dev.xbar10.master[0]

[system.hmc_dev.buffers151]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=268435456:536870912
req_size=10
resp_size=10
master=system.hmc_dev.xbar01.slave[9]
slave=system.hmc_dev.xbar10.master[1]

[system.hmc_dev.buffers152]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=536870912:805306368
req_size=10
resp_size=10
master=system.hmc_dev.xbar02.slave[9]
slave=system.hmc_dev.xbar10.master[2]

[system.hmc_dev.buffers153]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=805306368:1073741824
req_size=10
resp_size=10
master=system.hmc_dev.xbar03.slave[9]
slave=system.hmc_dev.xbar10.master[3]

[system.hmc_dev.buffers154]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=1073741824:1342177280
req_size=10
resp_size=10
master=system.hmc_dev.xbar04.slave[9]
slave=system.hmc_dev.xbar10.master[4]

[system.hmc_dev.buffers155]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=1342177280:1610612736
req_size=10
resp_size=10
master=system.hmc_dev.xbar05.slave[9]
slave=system.hmc_dev.xbar10.master[5]

[system.hmc_dev.buffers156]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=1610612736:1879048192
req_size=10
resp_size=10
master=system.hmc_dev.xbar06.slave[9]
slave=system.hmc_dev.xbar10.master[6]

[system.hmc_dev.buffers157]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=1879048192:2147483648
req_size=10
resp_size=10
master=system.hmc_dev.xbar07.slave[9]
slave=system.hmc_dev.xbar10.master[7]

[system.hmc_dev.buffers158]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=2147483648:2415919104
req_size=10
resp_size=10
master=system.hmc_dev.xbar08.slave[9]
slave=system.hmc_dev.xbar10.master[8]

[system.hmc_dev.buffers159]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=2415919104:2684354560
req_size=10
resp_size=10
master=system.hmc_dev.xbar09.slave[9]
slave=system.hmc_dev.xbar10.master[9]

[system.hmc_dev.buffers160]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=2952790016:3221225472
req_size=10
resp_size=10
master=system.hmc_dev.xbar11.slave[10]
slave=system.hmc_dev.xbar10.master[10]

[system.hmc_dev.buffers161]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=3221225472:3489660928
req_size=10
resp_size=10
master=system.hmc_dev.xbar12.slave[10]
slave=system.hmc_dev.xbar10.master[11]

[system.hmc_dev.buffers162]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=3489660928:3758096384
req_size=10
resp_size=10
master=system.hmc_dev.xbar13.slave[10]
slave=system.hmc_dev.xbar10.master[12]

[system.hmc_dev.buffers163]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=3758096384:4026531840
req_size=10
resp_size=10
master=system.hmc_dev.xbar14.slave[10]
slave=system.hmc_dev.xbar10.master[13]

[system.hmc_dev.buffers164]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=4026531840:4294967296
req_size=10
resp_size=10
master=system.hmc_dev.xbar15.slave[10]
slave=system.hmc_dev.xbar10.master[14]

[system.hmc_dev.buffers165]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=0:268435456
req_size=10
resp_size=10
master=system.hmc_dev.xbar00.slave[10]
slave=system.hmc_dev.xbar11.master[0]

[system.hmc_dev.buffers166]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=268435456:536870912
req_size=10
resp_size=10
master=system.hmc_dev.xbar01.slave[10]
slave=system.hmc_dev.xbar11.master[1]

[system.hmc_dev.buffers167]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=536870912:805306368
req_size=10
resp_size=10
master=system.hmc_dev.xbar02.slave[10]
slave=system.hmc_dev.xbar11.master[2]

[system.hmc_dev.buffers168]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=805306368:1073741824
req_size=10
resp_size=10
master=system.hmc_dev.xbar03.slave[10]
slave=system.hmc_dev.xbar11.master[3]

[system.hmc_dev.buffers169]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=1073741824:1342177280
req_size=10
resp_size=10
master=system.hmc_dev.xbar04.slave[10]
slave=system.hmc_dev.xbar11.master[4]

[system.hmc_dev.buffers170]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=1342177280:1610612736
req_size=10
resp_size=10
master=system.hmc_dev.xbar05.slave[10]
slave=system.hmc_dev.xbar11.master[5]

[system.hmc_dev.buffers171]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=1610612736:1879048192
req_size=10
resp_size=10
master=system.hmc_dev.xbar06.slave[10]
slave=system.hmc_dev.xbar11.master[6]

[system.hmc_dev.buffers172]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=1879048192:2147483648
req_size=10
resp_size=10
master=system.hmc_dev.xbar07.slave[10]
slave=system.hmc_dev.xbar11.master[7]

[system.hmc_dev.buffers173]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=2147483648:2415919104
req_size=10
resp_size=10
master=system.hmc_dev.xbar08.slave[10]
slave=system.hmc_dev.xbar11.master[8]

[system.hmc_dev.buffers174]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=2415919104:2684354560
req_size=10
resp_size=10
master=system.hmc_dev.xbar09.slave[10]
slave=system.hmc_dev.xbar11.master[9]

[system.hmc_dev.buffers175]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=2684354560:2952790016
req_size=10
resp_size=10
master=system.hmc_dev.xbar10.slave[10]
slave=system.hmc_dev.xbar11.master[10]

[system.hmc_dev.buffers176]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=3221225472:3489660928
req_size=10
resp_size=10
master=system.hmc_dev.xbar12.slave[11]
slave=system.hmc_dev.xbar11.master[11]

[system.hmc_dev.buffers177]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=3489660928:3758096384
req_size=10
resp_size=10
master=system.hmc_dev.xbar13.slave[11]
slave=system.hmc_dev.xbar11.master[12]

[system.hmc_dev.buffers178]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=3758096384:4026531840
req_size=10
resp_size=10
master=system.hmc_dev.xbar14.slave[11]
slave=system.hmc_dev.xbar11.master[13]

[system.hmc_dev.buffers179]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=4026531840:4294967296
req_size=10
resp_size=10
master=system.hmc_dev.xbar15.slave[11]
slave=system.hmc_dev.xbar11.master[14]

[system.hmc_dev.buffers180]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=0:268435456
req_size=10
resp_size=10
master=system.hmc_dev.xbar00.slave[11]
slave=system.hmc_dev.xbar12.master[0]

[system.hmc_dev.buffers181]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=268435456:536870912
req_size=10
resp_size=10
master=system.hmc_dev.xbar01.slave[11]
slave=system.hmc_dev.xbar12.master[1]

[system.hmc_dev.buffers182]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=536870912:805306368
req_size=10
resp_size=10
master=system.hmc_dev.xbar02.slave[11]
slave=system.hmc_dev.xbar12.master[2]

[system.hmc_dev.buffers183]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=805306368:1073741824
req_size=10
resp_size=10
master=system.hmc_dev.xbar03.slave[11]
slave=system.hmc_dev.xbar12.master[3]

[system.hmc_dev.buffers184]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=1073741824:1342177280
req_size=10
resp_size=10
master=system.hmc_dev.xbar04.slave[11]
slave=system.hmc_dev.xbar12.master[4]

[system.hmc_dev.buffers185]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=1342177280:1610612736
req_size=10
resp_size=10
master=system.hmc_dev.xbar05.slave[11]
slave=system.hmc_dev.xbar12.master[5]

[system.hmc_dev.buffers186]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=1610612736:1879048192
req_size=10
resp_size=10
master=system.hmc_dev.xbar06.slave[11]
slave=system.hmc_dev.xbar12.master[6]

[system.hmc_dev.buffers187]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=1879048192:2147483648
req_size=10
resp_size=10
master=system.hmc_dev.xbar07.slave[11]
slave=system.hmc_dev.xbar12.master[7]

[system.hmc_dev.buffers188]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=2147483648:2415919104
req_size=10
resp_size=10
master=system.hmc_dev.xbar08.slave[11]
slave=system.hmc_dev.xbar12.master[8]

[system.hmc_dev.buffers189]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=2415919104:2684354560
req_size=10
resp_size=10
master=system.hmc_dev.xbar09.slave[11]
slave=system.hmc_dev.xbar12.master[9]

[system.hmc_dev.buffers190]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=2684354560:2952790016
req_size=10
resp_size=10
master=system.hmc_dev.xbar10.slave[11]
slave=system.hmc_dev.xbar12.master[10]

[system.hmc_dev.buffers191]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=2952790016:3221225472
req_size=10
resp_size=10
master=system.hmc_dev.xbar11.slave[11]
slave=system.hmc_dev.xbar12.master[11]

[system.hmc_dev.buffers192]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=3489660928:3758096384
req_size=10
resp_size=10
master=system.hmc_dev.xbar13.slave[12]
slave=system.hmc_dev.xbar12.master[12]

[system.hmc_dev.buffers193]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=3758096384:4026531840
req_size=10
resp_size=10
master=system.hmc_dev.xbar14.slave[12]
slave=system.hmc_dev.xbar12.master[13]

[system.hmc_dev.buffers194]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=4026531840:4294967296
req_size=10
resp_size=10
master=system.hmc_dev.xbar15.slave[12]
slave=system.hmc_dev.xbar12.master[14]

[system.hmc_dev.buffers195]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=0:268435456
req_size=10
resp_size=10
master=system.hmc_dev.xbar00.slave[12]
slave=system.hmc_dev.xbar13.master[0]

[system.hmc_dev.buffers196]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=268435456:536870912
req_size=10
resp_size=10
master=system.hmc_dev.xbar01.slave[12]
slave=system.hmc_dev.xbar13.master[1]

[system.hmc_dev.buffers197]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=536870912:805306368
req_size=10
resp_size=10
master=system.hmc_dev.xbar02.slave[12]
slave=system.hmc_dev.xbar13.master[2]

[system.hmc_dev.buffers198]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=805306368:1073741824
req_size=10
resp_size=10
master=system.hmc_dev.xbar03.slave[12]
slave=system.hmc_dev.xbar13.master[3]

[system.hmc_dev.buffers199]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=1073741824:1342177280
req_size=10
resp_size=10
master=system.hmc_dev.xbar04.slave[12]
slave=system.hmc_dev.xbar13.master[4]

[system.hmc_dev.buffers200]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=1342177280:1610612736
req_size=10
resp_size=10
master=system.hmc_dev.xbar05.slave[12]
slave=system.hmc_dev.xbar13.master[5]

[system.hmc_dev.buffers201]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=1610612736:1879048192
req_size=10
resp_size=10
master=system.hmc_dev.xbar06.slave[12]
slave=system.hmc_dev.xbar13.master[6]

[system.hmc_dev.buffers202]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=1879048192:2147483648
req_size=10
resp_size=10
master=system.hmc_dev.xbar07.slave[12]
slave=system.hmc_dev.xbar13.master[7]

[system.hmc_dev.buffers203]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=2147483648:2415919104
req_size=10
resp_size=10
master=system.hmc_dev.xbar08.slave[12]
slave=system.hmc_dev.xbar13.master[8]

[system.hmc_dev.buffers204]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=2415919104:2684354560
req_size=10
resp_size=10
master=system.hmc_dev.xbar09.slave[12]
slave=system.hmc_dev.xbar13.master[9]

[system.hmc_dev.buffers205]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=2684354560:2952790016
req_size=10
resp_size=10
master=system.hmc_dev.xbar10.slave[12]
slave=system.hmc_dev.xbar13.master[10]

[system.hmc_dev.buffers206]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=2952790016:3221225472
req_size=10
resp_size=10
master=system.hmc_dev.xbar11.slave[12]
slave=system.hmc_dev.xbar13.master[11]

[system.hmc_dev.buffers207]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=3221225472:3489660928
req_size=10
resp_size=10
master=system.hmc_dev.xbar12.slave[12]
slave=system.hmc_dev.xbar13.master[12]

[system.hmc_dev.buffers208]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=3758096384:4026531840
req_size=10
resp_size=10
master=system.hmc_dev.xbar14.slave[13]
slave=system.hmc_dev.xbar13.master[13]

[system.hmc_dev.buffers209]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=4026531840:4294967296
req_size=10
resp_size=10
master=system.hmc_dev.xbar15.slave[13]
slave=system.hmc_dev.xbar13.master[14]

[system.hmc_dev.buffers210]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=0:268435456
req_size=10
resp_size=10
master=system.hmc_dev.xbar00.slave[13]
slave=system.hmc_dev.xbar14.master[0]

[system.hmc_dev.buffers211]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=268435456:536870912
req_size=10
resp_size=10
master=system.hmc_dev.xbar01.slave[13]
slave=system.hmc_dev.xbar14.master[1]

[system.hmc_dev.buffers212]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=536870912:805306368
req_size=10
resp_size=10
master=system.hmc_dev.xbar02.slave[13]
slave=system.hmc_dev.xbar14.master[2]

[system.hmc_dev.buffers213]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=805306368:1073741824
req_size=10
resp_size=10
master=system.hmc_dev.xbar03.slave[13]
slave=system.hmc_dev.xbar14.master[3]

[system.hmc_dev.buffers214]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=1073741824:1342177280
req_size=10
resp_size=10
master=system.hmc_dev.xbar04.slave[13]
slave=system.hmc_dev.xbar14.master[4]

[system.hmc_dev.buffers215]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=1342177280:1610612736
req_size=10
resp_size=10
master=system.hmc_dev.xbar05.slave[13]
slave=system.hmc_dev.xbar14.master[5]

[system.hmc_dev.buffers216]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=1610612736:1879048192
req_size=10
resp_size=10
master=system.hmc_dev.xbar06.slave[13]
slave=system.hmc_dev.xbar14.master[6]

[system.hmc_dev.buffers217]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=1879048192:2147483648
req_size=10
resp_size=10
master=system.hmc_dev.xbar07.slave[13]
slave=system.hmc_dev.xbar14.master[7]

[system.hmc_dev.buffers218]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=2147483648:2415919104
req_size=10
resp_size=10
master=system.hmc_dev.xbar08.slave[13]
slave=system.hmc_dev.xbar14.master[8]

[system.hmc_dev.buffers219]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=2415919104:2684354560
req_size=10
resp_size=10
master=system.hmc_dev.xbar09.slave[13]
slave=system.hmc_dev.xbar14.master[9]

[system.hmc_dev.buffers220]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=2684354560:2952790016
req_size=10
resp_size=10
master=system.hmc_dev.xbar10.slave[13]
slave=system.hmc_dev.xbar14.master[10]

[system.hmc_dev.buffers221]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=2952790016:3221225472
req_size=10
resp_size=10
master=system.hmc_dev.xbar11.slave[13]
slave=system.hmc_dev.xbar14.master[11]

[system.hmc_dev.buffers222]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=3221225472:3489660928
req_size=10
resp_size=10
master=system.hmc_dev.xbar12.slave[13]
slave=system.hmc_dev.xbar14.master[12]

[system.hmc_dev.buffers223]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=3489660928:3758096384
req_size=10
resp_size=10
master=system.hmc_dev.xbar13.slave[13]
slave=system.hmc_dev.xbar14.master[13]

[system.hmc_dev.buffers224]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=4026531840:4294967296
req_size=10
resp_size=10
master=system.hmc_dev.xbar15.slave[14]
slave=system.hmc_dev.xbar14.master[14]

[system.hmc_dev.buffers225]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=0:268435456
req_size=10
resp_size=10
master=system.hmc_dev.xbar00.slave[14]
slave=system.hmc_dev.xbar15.master[0]

[system.hmc_dev.buffers226]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=268435456:536870912
req_size=10
resp_size=10
master=system.hmc_dev.xbar01.slave[14]
slave=system.hmc_dev.xbar15.master[1]

[system.hmc_dev.buffers227]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=536870912:805306368
req_size=10
resp_size=10
master=system.hmc_dev.xbar02.slave[14]
slave=system.hmc_dev.xbar15.master[2]

[system.hmc_dev.buffers228]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=805306368:1073741824
req_size=10
resp_size=10
master=system.hmc_dev.xbar03.slave[14]
slave=system.hmc_dev.xbar15.master[3]

[system.hmc_dev.buffers229]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=1073741824:1342177280
req_size=10
resp_size=10
master=system.hmc_dev.xbar04.slave[14]
slave=system.hmc_dev.xbar15.master[4]

[system.hmc_dev.buffers230]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=1342177280:1610612736
req_size=10
resp_size=10
master=system.hmc_dev.xbar05.slave[14]
slave=system.hmc_dev.xbar15.master[5]

[system.hmc_dev.buffers231]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=1610612736:1879048192
req_size=10
resp_size=10
master=system.hmc_dev.xbar06.slave[14]
slave=system.hmc_dev.xbar15.master[6]

[system.hmc_dev.buffers232]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=1879048192:2147483648
req_size=10
resp_size=10
master=system.hmc_dev.xbar07.slave[14]
slave=system.hmc_dev.xbar15.master[7]

[system.hmc_dev.buffers233]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=2147483648:2415919104
req_size=10
resp_size=10
master=system.hmc_dev.xbar08.slave[14]
slave=system.hmc_dev.xbar15.master[8]

[system.hmc_dev.buffers234]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=2415919104:2684354560
req_size=10
resp_size=10
master=system.hmc_dev.xbar09.slave[14]
slave=system.hmc_dev.xbar15.master[9]

[system.hmc_dev.buffers235]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=2684354560:2952790016
req_size=10
resp_size=10
master=system.hmc_dev.xbar10.slave[14]
slave=system.hmc_dev.xbar15.master[10]

[system.hmc_dev.buffers236]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=2952790016:3221225472
req_size=10
resp_size=10
master=system.hmc_dev.xbar11.slave[14]
slave=system.hmc_dev.xbar15.master[11]

[system.hmc_dev.buffers237]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=3221225472:3489660928
req_size=10
resp_size=10
master=system.hmc_dev.xbar12.slave[14]
slave=system.hmc_dev.xbar15.master[12]

[system.hmc_dev.buffers238]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=3489660928:3758096384
req_size=10
resp_size=10
master=system.hmc_dev.xbar13.slave[14]
slave=system.hmc_dev.xbar15.master[13]

[system.hmc_dev.buffers239]
type=Bridge
clk_domain=system.clk_domain
default_p_state=UNDEFINED
delay=0
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ranges=3758096384:4026531840
req_size=10
resp_size=10
master=system.hmc_dev.xbar14.slave[14]
slave=system.hmc_dev.xbar15.master[14]

[system.hmc_dev.mem_ctrls00]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=268435456
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=0:268435456
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar00.master[15]

[system.hmc_dev.mem_ctrls01]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=268435456
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=268435456:536870912
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar01.master[15]

[system.hmc_dev.mem_ctrls02]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=268435456
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=536870912:805306368
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar02.master[15]

[system.hmc_dev.mem_ctrls03]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=268435456
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=805306368:1073741824
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar03.master[15]

[system.hmc_dev.mem_ctrls04]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=268435456
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=1073741824:1342177280
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar04.master[15]

[system.hmc_dev.mem_ctrls05]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=268435456
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=1342177280:1610612736
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar05.master[15]

[system.hmc_dev.mem_ctrls06]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=268435456
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=1610612736:1879048192
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar06.master[15]

[system.hmc_dev.mem_ctrls07]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=268435456
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=1879048192:2147483648
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar07.master[15]

[system.hmc_dev.mem_ctrls08]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=268435456
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=2147483648:2415919104
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar08.master[15]

[system.hmc_dev.mem_ctrls09]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=268435456
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=2415919104:2684354560
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar09.master[15]

[system.hmc_dev.mem_ctrls10]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=268435456
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=2684354560:2952790016
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar10.master[15]

[system.hmc_dev.mem_ctrls11]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=268435456
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=2952790016:3221225472
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar11.master[15]

[system.hmc_dev.mem_ctrls12]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=268435456
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=3221225472:3489660928
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar12.master[15]

[system.hmc_dev.mem_ctrls13]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=268435456
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=3489660928:3758096384
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar13.master[15]

[system.hmc_dev.mem_ctrls14]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=268435456
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=3758096384:4026531840
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar14.master[15]

[system.hmc_dev.mem_ctrls15]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=0
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=32
device_rowbuffer_size=256
device_size=268435456
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=8
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=4026531840:4294967296
ranks_per_channel=1
read_buffer_size=32
static_backend_latency=4000
static_frontend_latency=4000
tBURST=3200
tCCD_L=0
tCCD_L_WR=0
tCK=800
tCL=9900
tCS=800
tRAS=21600
tRCD=10200
tREFI=3900000
tRFC=59000
tRP=7700
tRRD=3200
tRRD_L=0
tRTP=4900
tRTW=2500
tWR=8000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.hmc_dev.xbar15.master[15]

[system.hmc_dev.xbar00]
type=NoncoherentXBar
children=clk_domain
clk_domain=system.hmc_dev.xbar00.clk_domain
default_p_state=UNDEFINED
eventq_index=0
forward_latency=2
frontend_latency=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
response_latency=2
use_default_range=false
width=32
master=system.hmc_dev.buffers000.slave system.hmc_dev.buffers001.slave system.hmc_dev.buffers002.slave system.hmc_dev.buffers003.slave system.hmc_dev.buffers004.slave system.hmc_dev.buffers005.slave system.hmc_dev.buffers006.slave system.hmc_dev.buffers007.slave system.hmc_dev.buffers008.slave system.hmc_dev.buffers009.slave system.hmc_dev.buffers010.slave system.hmc_dev.buffers011.slave system.hmc_dev.buffers012.slave system.hmc_dev.buffers013.slave system.hmc_dev.buffers014.slave system.hmc_dev.mem_ctrls00.port system.cpu00.interrupts.pio system.cpu00.interrupts.int_slave
slave=system.hmc_dev.buffers015.master system.hmc_dev.buffers030.master system.hmc_dev.buffers045.master system.hmc_dev.buffers060.master system.hmc_dev.buffers075.master system.hmc_dev.buffers090.master system.hmc_dev.buffers105.master system.hmc_dev.buffers120.master system.hmc_dev.buffers135.master system.hmc_dev.buffers150.master system.hmc_dev.buffers165.master system.hmc_dev.buffers180.master system.hmc_dev.buffers195.master system.hmc_dev.buffers210.master system.hmc_dev.buffers225.master system.system_port system.cpu00.icache_port system.cpu00.dcache_port system.cpu00.itb.walker.port system.cpu00.dtb.walker.port system.cpu00.interrupts.int_master

[system.hmc_dev.xbar00.clk_domain]
type=SrcClockDomain
children=voltage_domain
clock=1000
domain_id=-1
eventq_index=0
init_perf_level=0
voltage_domain=system.hmc_dev.xbar00.clk_domain.voltage_domain

[system.hmc_dev.xbar00.clk_domain.voltage_domain]
type=VoltageDomain
eventq_index=0
voltage=1.0

[system.hmc_dev.xbar01]
type=NoncoherentXBar
children=clk_domain
clk_domain=system.hmc_dev.xbar01.clk_domain
default_p_state=UNDEFINED
eventq_index=0
forward_latency=2
frontend_latency=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
response_latency=2
use_default_range=false
width=32
master=system.hmc_dev.buffers015.slave system.hmc_dev.buffers016.slave system.hmc_dev.buffers017.slave system.hmc_dev.buffers018.slave system.hmc_dev.buffers019.slave system.hmc_dev.buffers020.slave system.hmc_dev.buffers021.slave system.hmc_dev.buffers022.slave system.hmc_dev.buffers023.slave system.hmc_dev.buffers024.slave system.hmc_dev.buffers025.slave system.hmc_dev.buffers026.slave system.hmc_dev.buffers027.slave system.hmc_dev.buffers028.slave system.hmc_dev.buffers029.slave system.hmc_dev.mem_ctrls01.port system.cpu01.interrupts.pio system.cpu01.interrupts.int_slave
slave=system.hmc_dev.buffers000.master system.hmc_dev.buffers031.master system.hmc_dev.buffers046.master system.hmc_dev.buffers061.master system.hmc_dev.buffers076.master system.hmc_dev.buffers091.master system.hmc_dev.buffers106.master system.hmc_dev.buffers121.master system.hmc_dev.buffers136.master system.hmc_dev.buffers151.master system.hmc_dev.buffers166.master system.hmc_dev.buffers181.master system.hmc_dev.buffers196.master system.hmc_dev.buffers211.master system.hmc_dev.buffers226.master system.cpu01.icache_port system.cpu01.dcache_port system.cpu01.itb.walker.port system.cpu01.dtb.walker.port system.cpu01.interrupts.int_master

[system.hmc_dev.xbar01.clk_domain]
type=SrcClockDomain
children=voltage_domain
clock=1000
domain_id=-1
eventq_index=0
init_perf_level=0
voltage_domain=system.hmc_dev.xbar01.clk_domain.voltage_domain

[system.hmc_dev.xbar01.clk_domain.voltage_domain]
type=VoltageDomain
eventq_index=0
voltage=1.0

[system.hmc_dev.xbar02]
type=NoncoherentXBar
children=clk_domain
clk_domain=system.hmc_dev.xbar02.clk_domain
default_p_state=UNDEFINED
eventq_index=0
forward_latency=2
frontend_latency=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
response_latency=2
use_default_range=false
width=32
master=system.hmc_dev.buffers030.slave system.hmc_dev.buffers031.slave system.hmc_dev.buffers032.slave system.hmc_dev.buffers033.slave system.hmc_dev.buffers034.slave system.hmc_dev.buffers035.slave system.hmc_dev.buffers036.slave system.hmc_dev.buffers037.slave system.hmc_dev.buffers038.slave system.hmc_dev.buffers039.slave system.hmc_dev.buffers040.slave system.hmc_dev.buffers041.slave system.hmc_dev.buffers042.slave system.hmc_dev.buffers043.slave system.hmc_dev.buffers044.slave system.hmc_dev.mem_ctrls02.port system.cpu02.interrupts.pio system.cpu02.interrupts.int_slave
slave=system.hmc_dev.buffers001.master system.hmc_dev.buffers016.master system.hmc_dev.buffers047.master system.hmc_dev.buffers062.master system.hmc_dev.buffers077.master system.hmc_dev.buffers092.master system.hmc_dev.buffers107.master system.hmc_dev.buffers122.master system.hmc_dev.buffers137.master system.hmc_dev.buffers152.master system.hmc_dev.buffers167.master system.hmc_dev.buffers182.master system.hmc_dev.buffers197.master system.hmc_dev.buffers212.master system.hmc_dev.buffers227.master system.cpu02.icache_port system.cpu02.dcache_port system.cpu02.itb.walker.port system.cpu02.dtb.walker.port system.cpu02.interrupts.int_master

[system.hmc_dev.xbar02.clk_domain]
type=SrcClockDomain
children=voltage_domain
clock=1000
domain_id=-1
eventq_index=0
init_perf_level=0
voltage_domain=system.hmc_dev.xbar02.clk_domain.voltage_domain

[system.hmc_dev.xbar02.clk_domain.voltage_domain]
type=VoltageDomain
eventq_index=0
voltage=1.0

[system.hmc_dev.xbar03]
type=NoncoherentXBar
children=clk_domain
clk_domain=system.hmc_dev.xbar03.clk_domain
default_p_state=UNDEFINED
eventq_index=0
forward_latency=2
frontend_latency=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
response_latency=2
use_default_range=false
width=32
master=system.hmc_dev.buffers045.slave system.hmc_dev.buffers046.slave system.hmc_dev.buffers047.slave system.hmc_dev.buffers048.slave system.hmc_dev.buffers049.slave system.hmc_dev.buffers050.slave system.hmc_dev.buffers051.slave system.hmc_dev.buffers052.slave system.hmc_dev.buffers053.slave system.hmc_dev.buffers054.slave system.hmc_dev.buffers055.slave system.hmc_dev.buffers056.slave system.hmc_dev.buffers057.slave system.hmc_dev.buffers058.slave system.hmc_dev.buffers059.slave system.hmc_dev.mem_ctrls03.port system.cpu03.interrupts.pio system.cpu03.interrupts.int_slave
slave=system.hmc_dev.buffers002.master system.hmc_dev.buffers017.master system.hmc_dev.buffers032.master system.hmc_dev.buffers063.master system.hmc_dev.buffers078.master system.hmc_dev.buffers093.master system.hmc_dev.buffers108.master system.hmc_dev.buffers123.master system.hmc_dev.buffers138.master system.hmc_dev.buffers153.master system.hmc_dev.buffers168.master system.hmc_dev.buffers183.master system.hmc_dev.buffers198.master system.hmc_dev.buffers213.master system.hmc_dev.buffers228.master system.cpu03.icache_port system.cpu03.dcache_port system.cpu03.itb.walker.port system.cpu03.dtb.walker.port system.cpu03.interrupts.int_master

[system.hmc_dev.xbar03.clk_domain]
type=SrcClockDomain
children=voltage_domain
clock=1000
domain_id=-1
eventq_index=0
init_perf_level=0
voltage_domain=system.hmc_dev.xbar03.clk_domain.voltage_domain

[system.hmc_dev.xbar03.clk_domain.voltage_domain]
type=VoltageDomain
eventq_index=0
voltage=1.0

[system.hmc_dev.xbar04]
type=NoncoherentXBar
children=clk_domain
clk_domain=system.hmc_dev.xbar04.clk_domain
default_p_state=UNDEFINED
eventq_index=0
forward_latency=2
frontend_latency=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
response_latency=2
use_default_range=false
width=32
master=system.hmc_dev.buffers060.slave system.hmc_dev.buffers061.slave system.hmc_dev.buffers062.slave system.hmc_dev.buffers063.slave system.hmc_dev.buffers064.slave system.hmc_dev.buffers065.slave system.hmc_dev.buffers066.slave system.hmc_dev.buffers067.slave system.hmc_dev.buffers068.slave system.hmc_dev.buffers069.slave system.hmc_dev.buffers070.slave system.hmc_dev.buffers071.slave system.hmc_dev.buffers072.slave system.hmc_dev.buffers073.slave system.hmc_dev.buffers074.slave system.hmc_dev.mem_ctrls04.port system.cpu04.interrupts.pio system.cpu04.interrupts.int_slave
slave=system.hmc_dev.buffers003.master system.hmc_dev.buffers018.master system.hmc_dev.buffers033.master system.hmc_dev.buffers048.master system.hmc_dev.buffers079.master system.hmc_dev.buffers094.master system.hmc_dev.buffers109.master system.hmc_dev.buffers124.master system.hmc_dev.buffers139.master system.hmc_dev.buffers154.master system.hmc_dev.buffers169.master system.hmc_dev.buffers184.master system.hmc_dev.buffers199.master system.hmc_dev.buffers214.master system.hmc_dev.buffers229.master system.cpu04.icache_port system.cpu04.dcache_port system.cpu04.itb.walker.port system.cpu04.dtb.walker.port system.cpu04.interrupts.int_master

[system.hmc_dev.xbar04.clk_domain]
type=SrcClockDomain
children=voltage_domain
clock=1000
domain_id=-1
eventq_index=0
init_perf_level=0
voltage_domain=system.hmc_dev.xbar04.clk_domain.voltage_domain

[system.hmc_dev.xbar04.clk_domain.voltage_domain]
type=VoltageDomain
eventq_index=0
voltage=1.0

[system.hmc_dev.xbar05]
type=NoncoherentXBar
children=clk_domain
clk_domain=system.hmc_dev.xbar05.clk_domain
default_p_state=UNDEFINED
eventq_index=0
forward_latency=2
frontend_latency=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
response_latency=2
use_default_range=false
width=32
master=system.hmc_dev.buffers075.slave system.hmc_dev.buffers076.slave system.hmc_dev.buffers077.slave system.hmc_dev.buffers078.slave system.hmc_dev.buffers079.slave system.hmc_dev.buffers080.slave system.hmc_dev.buffers081.slave system.hmc_dev.buffers082.slave system.hmc_dev.buffers083.slave system.hmc_dev.buffers084.slave system.hmc_dev.buffers085.slave system.hmc_dev.buffers086.slave system.hmc_dev.buffers087.slave system.hmc_dev.buffers088.slave system.hmc_dev.buffers089.slave system.hmc_dev.mem_ctrls05.port system.cpu05.interrupts.pio system.cpu05.interrupts.int_slave
slave=system.hmc_dev.buffers004.master system.hmc_dev.buffers019.master system.hmc_dev.buffers034.master system.hmc_dev.buffers049.master system.hmc_dev.buffers064.master system.hmc_dev.buffers095.master system.hmc_dev.buffers110.master system.hmc_dev.buffers125.master system.hmc_dev.buffers140.master system.hmc_dev.buffers155.master system.hmc_dev.buffers170.master system.hmc_dev.buffers185.master system.hmc_dev.buffers200.master system.hmc_dev.buffers215.master system.hmc_dev.buffers230.master system.cpu05.icache_port system.cpu05.dcache_port system.cpu05.itb.walker.port system.cpu05.dtb.walker.port system.cpu05.interrupts.int_master

[system.hmc_dev.xbar05.clk_domain]
type=SrcClockDomain
children=voltage_domain
clock=1000
domain_id=-1
eventq_index=0
init_perf_level=0
voltage_domain=system.hmc_dev.xbar05.clk_domain.voltage_domain

[system.hmc_dev.xbar05.clk_domain.voltage_domain]
type=VoltageDomain
eventq_index=0
voltage=1.0

[system.hmc_dev.xbar06]
type=NoncoherentXBar
children=clk_domain
clk_domain=system.hmc_dev.xbar06.clk_domain
default_p_state=UNDEFINED
eventq_index=0
forward_latency=2
frontend_latency=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
response_latency=2
use_default_range=false
width=32
master=system.hmc_dev.buffers090.slave system.hmc_dev.buffers091.slave system.hmc_dev.buffers092.slave system.hmc_dev.buffers093.slave system.hmc_dev.buffers094.slave system.hmc_dev.buffers095.slave system.hmc_dev.buffers096.slave system.hmc_dev.buffers097.slave system.hmc_dev.buffers098.slave system.hmc_dev.buffers099.slave system.hmc_dev.buffers100.slave system.hmc_dev.buffers101.slave system.hmc_dev.buffers102.slave system.hmc_dev.buffers103.slave system.hmc_dev.buffers104.slave system.hmc_dev.mem_ctrls06.port system.cpu06.interrupts.pio system.cpu06.interrupts.int_slave
slave=system.hmc_dev.buffers005.master system.hmc_dev.buffers020.master system.hmc_dev.buffers035.master system.hmc_dev.buffers050.master system.hmc_dev.buffers065.master system.hmc_dev.buffers080.master system.hmc_dev.buffers111.master system.hmc_dev.buffers126.master system.hmc_dev.buffers141.master system.hmc_dev.buffers156.master system.hmc_dev.buffers171.master system.hmc_dev.buffers186.master system.hmc_dev.buffers201.master system.hmc_dev.buffers216.master system.hmc_dev.buffers231.master system.cpu06.icache_port system.cpu06.dcache_port system.cpu06.itb.walker.port system.cpu06.dtb.walker.port system.cpu06.interrupts.int_master

[system.hmc_dev.xbar06.clk_domain]
type=SrcClockDomain
children=voltage_domain
clock=1000
domain_id=-1
eventq_index=0
init_perf_level=0
voltage_domain=system.hmc_dev.xbar06.clk_domain.voltage_domain

[system.hmc_dev.xbar06.clk_domain.voltage_domain]
type=VoltageDomain
eventq_index=0
voltage=1.0

[system.hmc_dev.xbar07]
type=NoncoherentXBar
children=clk_domain
clk_domain=system.hmc_dev.xbar07.clk_domain
default_p_state=UNDEFINED
eventq_index=0
forward_latency=2
frontend_latency=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
response_latency=2
use_default_range=false
width=32
master=system.hmc_dev.buffers105.slave system.hmc_dev.buffers106.slave system.hmc_dev.buffers107.slave system.hmc_dev.buffers108.slave system.hmc_dev.buffers109.slave system.hmc_dev.buffers110.slave system.hmc_dev.buffers111.slave system.hmc_dev.buffers112.slave system.hmc_dev.buffers113.slave system.hmc_dev.buffers114.slave system.hmc_dev.buffers115.slave system.hmc_dev.buffers116.slave system.hmc_dev.buffers117.slave system.hmc_dev.buffers118.slave system.hmc_dev.buffers119.slave system.hmc_dev.mem_ctrls07.port system.cpu07.interrupts.pio system.cpu07.interrupts.int_slave
slave=system.hmc_dev.buffers006.master system.hmc_dev.buffers021.master system.hmc_dev.buffers036.master system.hmc_dev.buffers051.master system.hmc_dev.buffers066.master system.hmc_dev.buffers081.master system.hmc_dev.buffers096.master system.hmc_dev.buffers127.master system.hmc_dev.buffers142.master system.hmc_dev.buffers157.master system.hmc_dev.buffers172.master system.hmc_dev.buffers187.master system.hmc_dev.buffers202.master system.hmc_dev.buffers217.master system.hmc_dev.buffers232.master system.cpu07.icache_port system.cpu07.dcache_port system.cpu07.itb.walker.port system.cpu07.dtb.walker.port system.cpu07.interrupts.int_master

[system.hmc_dev.xbar07.clk_domain]
type=SrcClockDomain
children=voltage_domain
clock=1000
domain_id=-1
eventq_index=0
init_perf_level=0
voltage_domain=system.hmc_dev.xbar07.clk_domain.voltage_domain

[system.hmc_dev.xbar07.clk_domain.voltage_domain]
type=VoltageDomain
eventq_index=0
voltage=1.0

[system.hmc_dev.xbar08]
type=NoncoherentXBar
children=clk_domain
clk_domain=system.hmc_dev.xbar08.clk_domain
default_p_state=UNDEFINED
eventq_index=0
forward_latency=2
frontend_latency=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
response_latency=2
use_default_range=false
width=32
master=system.hmc_dev.buffers120.slave system.hmc_dev.buffers121.slave system.hmc_dev.buffers122.slave system.hmc_dev.buffers123.slave system.hmc_dev.buffers124.slave system.hmc_dev.buffers125.slave system.hmc_dev.buffers126.slave system.hmc_dev.buffers127.slave system.hmc_dev.buffers128.slave system.hmc_dev.buffers129.slave system.hmc_dev.buffers130.slave system.hmc_dev.buffers131.slave system.hmc_dev.buffers132.slave system.hmc_dev.buffers133.slave system.hmc_dev.buffers134.slave system.hmc_dev.mem_ctrls08.port system.cpu08.interrupts.pio system.cpu08.interrupts.int_slave
slave=system.hmc_dev.buffers007.master system.hmc_dev.buffers022.master system.hmc_dev.buffers037.master system.hmc_dev.buffers052.master system.hmc_dev.buffers067.master system.hmc_dev.buffers082.master system.hmc_dev.buffers097.master system.hmc_dev.buffers112.master system.hmc_dev.buffers143.master system.hmc_dev.buffers158.master system.hmc_dev.buffers173.master system.hmc_dev.buffers188.master system.hmc_dev.buffers203.master system.hmc_dev.buffers218.master system.hmc_dev.buffers233.master system.cpu08.icache_port system.cpu08.dcache_port system.cpu08.itb.walker.port system.cpu08.dtb.walker.port system.cpu08.interrupts.int_master

[system.hmc_dev.xbar08.clk_domain]
type=SrcClockDomain
children=voltage_domain
clock=1000
domain_id=-1
eventq_index=0
init_perf_level=0
voltage_domain=system.hmc_dev.xbar08.clk_domain.voltage_domain

[system.hmc_dev.xbar08.clk_domain.voltage_domain]
type=VoltageDomain
eventq_index=0
voltage=1.0

[system.hmc_dev.xbar09]
type=NoncoherentXBar
children=clk_domain
clk_domain=system.hmc_dev.xbar09.clk_domain
default_p_state=UNDEFINED
eventq_index=0
forward_latency=2
frontend_latency=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
response_latency=2
use_default_range=false
width=32
master=system.hmc_dev.buffers135.slave system.hmc_dev.buffers136.slave system.hmc_dev.buffers137.slave system.hmc_dev.buffers138.slave system.hmc_dev.buffers139.slave system.hmc_dev.buffers140.slave system.hmc_dev.buffers141.slave system.hmc_dev.buffers142.slave system.hmc_dev.buffers143.slave system.hmc_dev.buffers144.slave system.hmc_dev.buffers145.slave system.hmc_dev.buffers146.slave system.hmc_dev.buffers147.slave system.hmc_dev.buffers148.slave system.hmc_dev.buffers149.slave system.hmc_dev.mem_ctrls09.port system.cpu09.interrupts.pio system.cpu09.interrupts.int_slave
slave=system.hmc_dev.buffers008.master system.hmc_dev.buffers023.master system.hmc_dev.buffers038.master system.hmc_dev.buffers053.master system.hmc_dev.buffers068.master system.hmc_dev.buffers083.master system.hmc_dev.buffers098.master system.hmc_dev.buffers113.master system.hmc_dev.buffers128.master system.hmc_dev.buffers159.master system.hmc_dev.buffers174.master system.hmc_dev.buffers189.master system.hmc_dev.buffers204.master system.hmc_dev.buffers219.master system.hmc_dev.buffers234.master system.cpu09.icache_port system.cpu09.dcache_port system.cpu09.itb.walker.port system.cpu09.dtb.walker.port system.cpu09.interrupts.int_master

[system.hmc_dev.xbar09.clk_domain]
type=SrcClockDomain
children=voltage_domain
clock=1000
domain_id=-1
eventq_index=0
init_perf_level=0
voltage_domain=system.hmc_dev.xbar09.clk_domain.voltage_domain

[system.hmc_dev.xbar09.clk_domain.voltage_domain]
type=VoltageDomain
eventq_index=0
voltage=1.0

[system.hmc_dev.xbar10]
type=NoncoherentXBar
children=clk_domain
clk_domain=system.hmc_dev.xbar10.clk_domain
default_p_state=UNDEFINED
eventq_index=0
forward_latency=2
frontend_latency=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
response_latency=2
use_default_range=false
width=32
master=system.hmc_dev.buffers150.slave system.hmc_dev.buffers151.slave system.hmc_dev.buffers152.slave system.hmc_dev.buffers153.slave system.hmc_dev.buffers154.slave system.hmc_dev.buffers155.slave system.hmc_dev.buffers156.slave system.hmc_dev.buffers157.slave system.hmc_dev.buffers158.slave system.hmc_dev.buffers159.slave system.hmc_dev.buffers160.slave system.hmc_dev.buffers161.slave system.hmc_dev.buffers162.slave system.hmc_dev.buffers163.slave system.hmc_dev.buffers164.slave system.hmc_dev.mem_ctrls10.port system.cpu10.interrupts.pio system.cpu10.interrupts.int_slave
slave=system.hmc_dev.buffers009.master system.hmc_dev.buffers024.master system.hmc_dev.buffers039.master system.hmc_dev.buffers054.master system.hmc_dev.buffers069.master system.hmc_dev.buffers084.master system.hmc_dev.buffers099.master system.hmc_dev.buffers114.master system.hmc_dev.buffers129.master system.hmc_dev.buffers144.master system.hmc_dev.buffers175.master system.hmc_dev.buffers190.master system.hmc_dev.buffers205.master system.hmc_dev.buffers220.master system.hmc_dev.buffers235.master system.cpu10.icache_port system.cpu10.dcache_port system.cpu10.itb.walker.port system.cpu10.dtb.walker.port system.cpu10.interrupts.int_master

[system.hmc_dev.xbar10.clk_domain]
type=SrcClockDomain
children=voltage_domain
clock=1000
domain_id=-1
eventq_index=0
init_perf_level=0
voltage_domain=system.hmc_dev.xbar10.clk_domain.voltage_domain

[system.hmc_dev.xbar10.clk_domain.voltage_domain]
type=VoltageDomain
eventq_index=0
voltage=1.0

[system.hmc_dev.xbar11]
type=NoncoherentXBar
children=clk_domain
clk_domain=system.hmc_dev.xbar11.clk_domain
default_p_state=UNDEFINED
eventq_index=0
forward_latency=2
frontend_latency=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
response_latency=2
use_default_range=false
width=32
master=system.hmc_dev.buffers165.slave system.hmc_dev.buffers166.slave system.hmc_dev.buffers167.slave system.hmc_dev.buffers168.slave system.hmc_dev.buffers169.slave system.hmc_dev.buffers170.slave system.hmc_dev.buffers171.slave system.hmc_dev.buffers172.slave system.hmc_dev.buffers173.slave system.hmc_dev.buffers174.slave system.hmc_dev.buffers175.slave system.hmc_dev.buffers176.slave system.hmc_dev.buffers177.slave system.hmc_dev.buffers178.slave system.hmc_dev.buffers179.slave system.hmc_dev.mem_ctrls11.port system.cpu11.interrupts.pio system.cpu11.interrupts.int_slave
slave=system.hmc_dev.buffers010.master system.hmc_dev.buffers025.master system.hmc_dev.buffers040.master system.hmc_dev.buffers055.master system.hmc_dev.buffers070.master system.hmc_dev.buffers085.master system.hmc_dev.buffers100.master system.hmc_dev.buffers115.master system.hmc_dev.buffers130.master system.hmc_dev.buffers145.master system.hmc_dev.buffers160.master system.hmc_dev.buffers191.master system.hmc_dev.buffers206.master system.hmc_dev.buffers221.master system.hmc_dev.buffers236.master system.cpu11.icache_port system.cpu11.dcache_port system.cpu11.itb.walker.port system.cpu11.dtb.walker.port system.cpu11.interrupts.int_master

[system.hmc_dev.xbar11.clk_domain]
type=SrcClockDomain
children=voltage_domain
clock=1000
domain_id=-1
eventq_index=0
init_perf_level=0
voltage_domain=system.hmc_dev.xbar11.clk_domain.voltage_domain

[system.hmc_dev.xbar11.clk_domain.voltage_domain]
type=VoltageDomain
eventq_index=0
voltage=1.0

[system.hmc_dev.xbar12]
type=NoncoherentXBar
children=clk_domain
clk_domain=system.hmc_dev.xbar12.clk_domain
default_p_state=UNDEFINED
eventq_index=0
forward_latency=2
frontend_latency=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
response_latency=2
use_default_range=false
width=32
master=system.hmc_dev.buffers180.slave system.hmc_dev.buffers181.slave system.hmc_dev.buffers182.slave system.hmc_dev.buffers183.slave system.hmc_dev.buffers184.slave system.hmc_dev.buffers185.slave system.hmc_dev.buffers186.slave system.hmc_dev.buffers187.slave system.hmc_dev.buffers188.slave system.hmc_dev.buffers189.slave system.hmc_dev.buffers190.slave system.hmc_dev.buffers191.slave system.hmc_dev.buffers192.slave system.hmc_dev.buffers193.slave system.hmc_dev.buffers194.slave system.hmc_dev.mem_ctrls12.port system.cpu12.interrupts.pio system.cpu12.interrupts.int_slave
slave=system.hmc_dev.buffers011.master system.hmc_dev.buffers026.master system.hmc_dev.buffers041.master system.hmc_dev.buffers056.master system.hmc_dev.buffers071.master system.hmc_dev.buffers086.master system.hmc_dev.buffers101.master system.hmc_dev.buffers116.master system.hmc_dev.buffers131.master system.hmc_dev.buffers146.master system.hmc_dev.buffers161.master system.hmc_dev.buffers176.master system.hmc_dev.buffers207.master system.hmc_dev.buffers222.master system.hmc_dev.buffers237.master system.cpu12.icache_port system.cpu12.dcache_port system.cpu12.itb.walker.port system.cpu12.dtb.walker.port system.cpu12.interrupts.int_master

[system.hmc_dev.xbar12.clk_domain]
type=SrcClockDomain
children=voltage_domain
clock=1000
domain_id=-1
eventq_index=0
init_perf_level=0
voltage_domain=system.hmc_dev.xbar12.clk_domain.voltage_domain

[system.hmc_dev.xbar12.clk_domain.voltage_domain]
type=VoltageDomain
eventq_index=0
voltage=1.0

[system.hmc_dev.xbar13]
type=NoncoherentXBar
children=clk_domain
clk_domain=system.hmc_dev.xbar13.clk_domain
default_p_state=UNDEFINED
eventq_index=0
forward_latency=2
frontend_latency=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
response_latency=2
use_default_range=false
width=32
master=system.hmc_dev.buffers195.slave system.hmc_dev.buffers196.slave system.hmc_dev.buffers197.slave system.hmc_dev.buffers198.slave system.hmc_dev.buffers199.slave system.hmc_dev.buffers200.slave system.hmc_dev.buffers201.slave system.hmc_dev.buffers202.slave system.hmc_dev.buffers203.slave system.hmc_dev.buffers204.slave system.hmc_dev.buffers205.slave system.hmc_dev.buffers206.slave system.hmc_dev.buffers207.slave system.hmc_dev.buffers208.slave system.hmc_dev.buffers209.slave system.hmc_dev.mem_ctrls13.port system.cpu13.interrupts.pio system.cpu13.interrupts.int_slave
slave=system.hmc_dev.buffers012.master system.hmc_dev.buffers027.master system.hmc_dev.buffers042.master system.hmc_dev.buffers057.master system.hmc_dev.buffers072.master system.hmc_dev.buffers087.master system.hmc_dev.buffers102.master system.hmc_dev.buffers117.master system.hmc_dev.buffers132.master system.hmc_dev.buffers147.master system.hmc_dev.buffers162.master system.hmc_dev.buffers177.master system.hmc_dev.buffers192.master system.hmc_dev.buffers223.master system.hmc_dev.buffers238.master system.cpu13.icache_port system.cpu13.dcache_port system.cpu13.itb.walker.port system.cpu13.dtb.walker.port system.cpu13.interrupts.int_master

[system.hmc_dev.xbar13.clk_domain]
type=SrcClockDomain
children=voltage_domain
clock=1000
domain_id=-1
eventq_index=0
init_perf_level=0
voltage_domain=system.hmc_dev.xbar13.clk_domain.voltage_domain

[system.hmc_dev.xbar13.clk_domain.voltage_domain]
type=VoltageDomain
eventq_index=0
voltage=1.0

[system.hmc_dev.xbar14]
type=NoncoherentXBar
children=clk_domain
clk_domain=system.hmc_dev.xbar14.clk_domain
default_p_state=UNDEFINED
eventq_index=0
forward_latency=2
frontend_latency=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
response_latency=2
use_default_range=false
width=32
master=system.hmc_dev.buffers210.slave system.hmc_dev.buffers211.slave system.hmc_dev.buffers212.slave system.hmc_dev.buffers213.slave system.hmc_dev.buffers214.slave system.hmc_dev.buffers215.slave system.hmc_dev.buffers216.slave system.hmc_dev.buffers217.slave system.hmc_dev.buffers218.slave system.hmc_dev.buffers219.slave system.hmc_dev.buffers220.slave system.hmc_dev.buffers221.slave system.hmc_dev.buffers222.slave system.hmc_dev.buffers223.slave system.hmc_dev.buffers224.slave system.hmc_dev.mem_ctrls14.port system.cpu14.interrupts.pio system.cpu14.interrupts.int_slave
slave=system.hmc_dev.buffers013.master system.hmc_dev.buffers028.master system.hmc_dev.buffers043.master system.hmc_dev.buffers058.master system.hmc_dev.buffers073.master system.hmc_dev.buffers088.master system.hmc_dev.buffers103.master system.hmc_dev.buffers118.master system.hmc_dev.buffers133.master system.hmc_dev.buffers148.master system.hmc_dev.buffers163.master system.hmc_dev.buffers178.master system.hmc_dev.buffers193.master system.hmc_dev.buffers208.master system.hmc_dev.buffers239.master system.cpu14.icache_port system.cpu14.dcache_port system.cpu14.itb.walker.port system.cpu14.dtb.walker.port system.cpu14.interrupts.int_master

[system.hmc_dev.xbar14.clk_domain]
type=SrcClockDomain
children=voltage_domain
clock=1000
domain_id=-1
eventq_index=0
init_perf_level=0
voltage_domain=system.hmc_dev.xbar14.clk_domain.voltage_domain

[system.hmc_dev.xbar14.clk_domain.voltage_domain]
type=VoltageDomain
eventq_index=0
voltage=1.0

[system.hmc_dev.xbar15]
type=NoncoherentXBar
children=clk_domain
clk_domain=system.hmc_dev.xbar15.clk_domain
default_p_state=UNDEFINED
eventq_index=0
forward_latency=2
frontend_latency=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
response_latency=2
use_default_range=false
width=32
master=system.hmc_dev.buffers225.slave system.hmc_dev.buffers226.slave system.hmc_dev.buffers227.slave system.hmc_dev.buffers228.slave system.hmc_dev.buffers229.slave system.hmc_dev.buffers230.slave system.hmc_dev.buffers231.slave system.hmc_dev.buffers232.slave system.hmc_dev.buffers233.slave system.hmc_dev.buffers234.slave system.hmc_dev.buffers235.slave system.hmc_dev.buffers236.slave system.hmc_dev.buffers237.slave system.hmc_dev.buffers238.slave system.hmc_dev.buffers239.slave system.hmc_dev.mem_ctrls15.port system.cpu15.interrupts.pio system.cpu15.interrupts.int_slave
slave=system.hmc_dev.buffers014.master system.hmc_dev.buffers029.master system.hmc_dev.buffers044.master system.hmc_dev.buffers059.master system.hmc_dev.buffers074.master system.hmc_dev.buffers089.master system.hmc_dev.buffers104.master system.hmc_dev.buffers119.master system.hmc_dev.buffers134.master system.hmc_dev.buffers149.master system.hmc_dev.buffers164.master system.hmc_dev.buffers179.master system.hmc_dev.buffers194.master system.hmc_dev.buffers209.master system.hmc_dev.buffers224.master system.cpu15.icache_port system.cpu15.dcache_port system.cpu15.itb.walker.port system.cpu15.dtb.walker.port system.cpu15.interrupts.int_master

[system.hmc_dev.xbar15.clk_domain]
type=SrcClockDomain
children=voltage_domain
clock=1000
domain_id=-1
eventq_index=0
init_perf_level=0
voltage_domain=system.hmc_dev.xbar15.clk_domain.voltage_domain

[system.hmc_dev.xbar15.clk_domain.voltage_domain]
type=VoltageDomain
eventq_index=0
voltage=1.0

[system.redirect_paths0]
type=RedirectPath
app_path=/proc
eventq_index=0
host_paths=./results/gem5/X86/pim-test-multicore/tc/hcircuit/0/fs/proc

[system.redirect_paths1]
type=RedirectPath
app_path=/sys
eventq_index=0
host_paths=./results/gem5/X86/pim-test-multicore/tc/hcircuit/0/fs/sys

[system.redirect_paths2]
type=RedirectPath
app_path=/tmp
eventq_index=0
host_paths=./results/gem5/X86/pim-test-multicore/tc/hcircuit/0/fs/tmp

[system.voltage_domain]
type=VoltageDomain
eventq_index=0
voltage=1.0

