
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3792 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 387.758 ; gain = 98.684
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [D:/Users/alexa/Documents/GitHub/QAM/QAM.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'separateASCII_to_hex' [D:/Users/alexa/Documents/GitHub/QAM/QAM.srcs/sources_1/new/separateASCII_to_hex.v:21]
	Parameter ASCII_CHARS_NO bound to: 9'b101010000 
	Parameter mask bound to: 4'b1111 
INFO: [Synth 8-6157] synthesizing module 'conv_Hex_to_sin_Xperiods' [D:/Users/alexa/Documents/GitHub/QAM/QAM.srcs/sources_1/new/conv_Hex_to_sin_Xperiods.v:23]
INFO: [Synth 8-6157] synthesizing module 'sin_wave_Xperiods' [D:/Users/alexa/Documents/GitHub/QAM/QAM.srcs/sources_1/new/sin_wave_Xperiods.v:8]
	Parameter PERIOD bound to: 29'b00000000000000011111010000000 
	Parameter LEFT_SHIFTS bound to: 3'b010 
	Parameter HALF_PERIOD bound to: 29'b00000000000000001111101000000 
	Parameter PERIOD_X bound to: 29'b00000000000001111101000000000 
INFO: [Synth 8-6157] synthesizing module 'sin_wave' [D:/Users/alexa/Documents/GitHub/QAM/QAM.srcs/sources_1/new/sin_wave.v:23]
	Parameter PERIOD_PWM bound to: 29'b00000000000000000000011111010 
	Parameter HALF_PERIOD_PWM bound to: 29'b00000000000000000000001111101 
	Parameter SAMPLES_MAX bound to: 9'b001001111 
INFO: [Synth 8-6157] synthesizing module 'PWM' [D:/Users/alexa/Documents/GitHub/QAM/QAM.srcs/sources_1/new/PWM.v:1]
	Parameter PERIOD bound to: 29'b00000000000000000000011111010 
INFO: [Synth 8-6157] synthesizing module 'counter' [D:/Users/alexa/Documents/GitHub/QAM/QAM.srcs/sources_1/new/counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'counter' (1#1) [D:/Users/alexa/Documents/GitHub/QAM/QAM.srcs/sources_1/new/counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PWM' (2#1) [D:/Users/alexa/Documents/GitHub/QAM/QAM.srcs/sources_1/new/PWM.v:1]
INFO: [Synth 8-226] default block is never used [D:/Users/alexa/Documents/GitHub/QAM/QAM.srcs/sources_1/new/sin_wave.v:104]
INFO: [Synth 8-226] default block is never used [D:/Users/alexa/Documents/GitHub/QAM/QAM.srcs/sources_1/new/sin_wave.v:174]
INFO: [Synth 8-226] default block is never used [D:/Users/alexa/Documents/GitHub/QAM/QAM.srcs/sources_1/new/sin_wave.v:244]
INFO: [Synth 8-6155] done synthesizing module 'sin_wave' (3#1) [D:/Users/alexa/Documents/GitHub/QAM/QAM.srcs/sources_1/new/sin_wave.v:23]
INFO: [Synth 8-6157] synthesizing module 'PWM__parameterized0' [D:/Users/alexa/Documents/GitHub/QAM/QAM.srcs/sources_1/new/PWM.v:1]
	Parameter PERIOD bound to: 29'b00000000000000011111010000000 
INFO: [Synth 8-6155] done synthesizing module 'PWM__parameterized0' (3#1) [D:/Users/alexa/Documents/GitHub/QAM/QAM.srcs/sources_1/new/PWM.v:1]
INFO: [Synth 8-6155] done synthesizing module 'sin_wave_Xperiods' (4#1) [D:/Users/alexa/Documents/GitHub/QAM/QAM.srcs/sources_1/new/sin_wave_Xperiods.v:8]
INFO: [Synth 8-226] default block is never used [D:/Users/alexa/Documents/GitHub/QAM/QAM.srcs/sources_1/new/conv_Hex_to_sin_Xperiods.v:63]
INFO: [Synth 8-6155] done synthesizing module 'conv_Hex_to_sin_Xperiods' (5#1) [D:/Users/alexa/Documents/GitHub/QAM/QAM.srcs/sources_1/new/conv_Hex_to_sin_Xperiods.v:23]
WARNING: [Synth 8-6014] Unused sequential element previous_debugDuty_reg was removed.  [D:/Users/alexa/Documents/GitHub/QAM/QAM.srcs/sources_1/new/separateASCII_to_hex.v:94]
INFO: [Synth 8-6155] done synthesizing module 'separateASCII_to_hex' (6#1) [D:/Users/alexa/Documents/GitHub/QAM/QAM.srcs/sources_1/new/separateASCII_to_hex.v:21]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [D:/Users/alexa/Documents/GitHub/QAM/QAM.runs/synth_1/.Xil/Vivado-7740-laptopASUS/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (7#1) [D:/Users/alexa/Documents/GitHub/QAM/QAM.runs/synth_1/.Xil/Vivado-7740-laptopASUS/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'top' (8#1) [D:/Users/alexa/Documents/GitHub/QAM/QAM.srcs/sources_1/new/top.v:23]
WARNING: [Synth 8-3917] design top has port LED[15] driven by constant 0
WARNING: [Synth 8-3917] design top has port LED[14] driven by constant 0
WARNING: [Synth 8-3917] design top has port LED[13] driven by constant 0
WARNING: [Synth 8-3917] design top has port LED[12] driven by constant 0
WARNING: [Synth 8-3917] design top has port LED[11] driven by constant 0
WARNING: [Synth 8-3917] design top has port LED[10] driven by constant 0
WARNING: [Synth 8-3917] design top has port LED[9] driven by constant 0
WARNING: [Synth 8-3917] design top has port JA[5] driven by constant 0
WARNING: [Synth 8-3917] design top has port JA[4] driven by constant 0
WARNING: [Synth 8-3917] design top has port JA[3] driven by constant 0
WARNING: [Synth 8-3917] design top has port JA[2] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 442.570 ; gain = 153.496
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 442.570 ; gain = 153.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 442.570 ; gain = 153.496
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Users/alexa/Documents/GitHub/QAM/QAM.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'newClockUt'
Finished Parsing XDC File [d:/Users/alexa/Documents/GitHub/QAM/QAM.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'newClockUt'
Parsing XDC File [D:/Users/alexa/Documents/GitHub/QAM/QAM.srcs/constrs_1/imports/02_proj_lab_3/Basys3_Master.xdc]
Finished Parsing XDC File [D:/Users/alexa/Documents/GitHub/QAM/QAM.srcs/constrs_1/imports/02_proj_lab_3/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Users/alexa/Documents/GitHub/QAM/QAM.srcs/constrs_1/imports/02_proj_lab_3/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 788.047 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 788.047 ; gain = 498.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 788.047 ; gain = 498.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for CLK. (constraint file  d:/Users/alexa/Documents/GitHub/QAM/QAM.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLK. (constraint file  d:/Users/alexa/Documents/GitHub/QAM/QAM.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for newClockUt. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 788.047 ; gain = 498.973
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "doneConverting0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 788.047 ; gain = 498.973
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register constit_reg [D:/Users/alexa/Documents/GitHub/QAM/QAM.srcs/sources_1/new/separateASCII_to_hex.v:64]
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     29 Bit       Adders := 8     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	             2689 Bit    Registers := 1     
	               29 Bit    Registers := 4     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     29 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register constit_reg [D:/Users/alexa/Documents/GitHub/QAM/QAM.srcs/sources_1/new/separateASCII_to_hex.v:64]
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     29 Bit       Adders := 2     
+---Registers : 
	               29 Bit    Registers := 1     
+---Muxes : 
	   2 Input     29 Bit        Muxes := 3     
Module PWM 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sin_wave 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module PWM__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sin_wave_Xperiods 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module conv_Hex_to_sin_Xperiods 
Detailed RTL Component Info : 
+---Muxes : 
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module separateASCII_to_hex 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	             2689 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element const/debugXPeriod_reg was removed.  [D:/Users/alexa/Documents/GitHub/QAM/QAM.srcs/sources_1/new/separateASCII_to_hex.v:93]
WARNING: [Synth 8-3917] design top has port LED[15] driven by constant 0
WARNING: [Synth 8-3917] design top has port LED[14] driven by constant 0
WARNING: [Synth 8-3917] design top has port LED[13] driven by constant 0
WARNING: [Synth 8-3917] design top has port LED[12] driven by constant 0
WARNING: [Synth 8-3917] design top has port LED[11] driven by constant 0
WARNING: [Synth 8-3917] design top has port LED[10] driven by constant 0
WARNING: [Synth 8-3917] design top has port LED[9] driven by constant 0
WARNING: [Synth 8-3917] design top has port JA[5] driven by constant 0
WARNING: [Synth 8-3917] design top has port JA[4] driven by constant 0
WARNING: [Synth 8-3917] design top has port JA[3] driven by constant 0
WARNING: [Synth 8-3917] design top has port JA[2] driven by constant 0
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\const/constit_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\const/constit_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\const/constit_reg[2] )
WARNING: [Synth 8-3332] Sequential element (const/hexToSinXp/sinXp/amplitude_select_reg_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (const/hexToSinXp/sinXp/amplitude_select_reg_reg[1]) is unused and will be removed from module top.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'const/hexToSinXp/sinXp/amplitude_select_reg_reg[1]/Q' [D:/Users/alexa/Documents/GitHub/QAM/QAM.srcs/sources_1/new/sin_wave_Xperiods.v:34]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [D:/Users/alexa/Documents/GitHub/QAM/QAM.srcs/sources_1/new/sin_wave_Xperiods.v:34]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/Users/alexa/Documents/GitHub/QAM/QAM.srcs/sources_1/new/sin_wave_Xperiods.v:34]
WARNING: [Synth 8-3332] Sequential element (const/hexToSinXp/sinXp/amplitude_select_reg_reg[0]__0) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (const/constit_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (const/constit_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (const/constit_reg[2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (const/constit_reg[4]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (const/constit_reg[8]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (const/constit_reg[12]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (const/constit_reg[2685]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (const/constit_reg[2686]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (const/constit_reg[2687]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (const/constit_reg[2688]) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 788.047 ; gain = 498.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+-----------------------------------------+---------------+----------------+
|Module Name | RTL Object                              | Depth x Width | Implemented As | 
+------------+-----------------------------------------+---------------+----------------+
|sin_wave    | dutyCycle                               | 64x8          | LUT            | 
|sin_wave    | dutyCycle                               | 64x8          | LUT            | 
|sin_wave    | dutyCycle                               | 64x8          | LUT            | 
|top         | const/hexToSinXp/sinXp/sin10x/dutyCycle | 64x8          | LUT            | 
|top         | const/hexToSinXp/sinXp/sin10x/dutyCycle | 64x8          | LUT            | 
|top         | const/hexToSinXp/sinXp/sin10x/dutyCycle | 64x8          | LUT            | 
+------------+-----------------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'newClockUt/clk_out1' to pin 'newClockUt/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 788.047 ; gain = 498.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 800.559 ; gain = 511.484
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 808.266 ; gain = 519.191
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 808.266 ; gain = 519.191
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 808.266 ; gain = 519.191
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 808.266 ; gain = 519.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 808.266 ; gain = 519.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 808.266 ; gain = 519.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 808.266 ; gain = 519.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top         | const/constit_reg[58]   | 5      | 66    | YES          | NO                 | YES               | 66     | 0       | 
|top         | const/constit_reg[86]   | 4      | 41    | YES          | NO                 | YES               | 41     | 0       | 
|top         | const/constit_reg[178]  | 7      | 36    | YES          | NO                 | YES               | 36     | 0       | 
|top         | const/constit_reg[359]  | 6      | 7     | YES          | NO                 | YES               | 7      | 0       | 
|top         | const/constit_reg[810]  | 9      | 11    | YES          | NO                 | YES               | 11     | 0       | 
|top         | const/constit_reg[1230] | 8      | 4     | YES          | NO                 | YES               | 4      | 0       | 
|top         | const/constit_reg[1378] | 11     | 5     | YES          | NO                 | YES               | 5      | 0       | 
|top         | const/constit_reg[1462] | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|top         | const/constit_reg[177]  | 23     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|top         | const/constit_reg[505]  | 15     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|top         | const/constit_reg[1129] | 19     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|top         | const/constit_reg[1865] | 13     | 2     | YES          | NO                 | YES               | 2      | 0       | 
|top         | const/constit_reg[2169] | 25     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|top         | const/constit_reg[2433] | 21     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|top         | const/hexSending_reg[3] | 24     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|top         | const/hexSending_reg[2] | 16     | 2     | YES          | NO                 | YES               | 2      | 0       | 
|top         | const/hexSending_reg[0] | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+-------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |clk_wiz_0 |     1|
|2     |CARRY4    |    72|
|3     |LUT1      |    12|
|4     |LUT2      |   455|
|5     |LUT3      |    10|
|6     |LUT4      |    27|
|7     |LUT5      |    14|
|8     |LUT6      |    56|
|9     |SRL16E    |   177|
|10    |SRLC32E   |     5|
|11    |FDRE      |  1237|
|12    |FDSE      |   894|
|13    |IBUF      |     5|
|14    |OBUF      |    24|
+------+----------+------+

Report Instance Areas: 
+------+------------------------+-------------------------+------+
|      |Instance                |Module                   |Cells |
+------+------------------------+-------------------------+------+
|1     |top                     |                         |  2990|
|2     |  const                 |separateASCII_to_hex     |  2804|
|3     |    hexToSinXp          |conv_Hex_to_sin_Xperiods |   502|
|4     |      sinXp             |sin_wave_Xperiods        |   502|
|5     |        clockNew        |PWM__parameterized0      |   102|
|6     |          PWM_counter   |counter_3                |   100|
|7     |        sin10x          |sin_wave                 |   290|
|8     |          clockNew      |PWM                      |   100|
|9     |            PWM_counter |counter_2                |    97|
|10    |          sin_wavePWM   |PWM_0                    |   119|
|11    |            PWM_counter |counter_1                |   114|
|12    |        x_periods       |counter                  |   101|
+------+------------------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 808.266 ; gain = 519.191
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 3 critical warnings and 25 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 808.266 ; gain = 173.715
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 808.266 ; gain = 519.191
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 77 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
43 Infos, 37 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 808.266 ; gain = 530.664
INFO: [Common 17-1381] The checkpoint 'D:/Users/alexa/Documents/GitHub/QAM/QAM.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 808.266 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Jul 20 13:57:53 2018...

*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18724 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 388.023 ; gain = 97.512
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [D:/Users/alexa/Documents/GitHub/QAM/QAM.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'separateASCII_to_hex' [D:/Users/alexa/Documents/GitHub/QAM/QAM.srcs/sources_1/new/separateASCII_to_hex.v:21]
	Parameter ASCII_CHARS_NO bound to: 9'b101010000 
	Parameter mask bound to: 4'b1111 
INFO: [Synth 8-6157] synthesizing module 'conv_Hex_to_sin_Xperiods' [D:/Users/alexa/Documents/GitHub/QAM/QAM.srcs/sources_1/new/conv_Hex_to_sin_Xperiods.v:23]
INFO: [Synth 8-6157] synthesizing module 'sin_wave_Xperiods' [D:/Users/alexa/Documents/GitHub/QAM/QAM.srcs/sources_1/new/sin_wave_Xperiods.v:8]
	Parameter PERIOD bound to: 29'b00000000000000011111010000000 
	Parameter LEFT_SHIFTS bound to: 3'b010 
	Parameter HALF_PERIOD bound to: 29'b00000000000000001111101000000 
	Parameter PERIOD_X bound to: 29'b00000000000001111101000000000 
INFO: [Synth 8-6157] synthesizing module 'sin_wave' [D:/Users/alexa/Documents/GitHub/QAM/QAM.srcs/sources_1/new/sin_wave.v:23]
	Parameter PERIOD_PWM bound to: 29'b00000000000000000000011111010 
	Parameter HALF_PERIOD_PWM bound to: 29'b00000000000000000000001111101 
	Parameter SAMPLES_MAX bound to: 9'b001001111 
INFO: [Synth 8-6157] synthesizing module 'PWM' [D:/Users/alexa/Documents/GitHub/QAM/QAM.srcs/sources_1/new/PWM.v:1]
	Parameter PERIOD bound to: 29'b00000000000000000000011111010 
INFO: [Synth 8-6157] synthesizing module 'counter' [D:/Users/alexa/Documents/GitHub/QAM/QAM.srcs/sources_1/new/counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'counter' (1#1) [D:/Users/alexa/Documents/GitHub/QAM/QAM.srcs/sources_1/new/counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PWM' (2#1) [D:/Users/alexa/Documents/GitHub/QAM/QAM.srcs/sources_1/new/PWM.v:1]
INFO: [Synth 8-226] default block is never used [D:/Users/alexa/Documents/GitHub/QAM/QAM.srcs/sources_1/new/sin_wave.v:104]
INFO: [Synth 8-226] default block is never used [D:/Users/alexa/Documents/GitHub/QAM/QAM.srcs/sources_1/new/sin_wave.v:174]
INFO: [Synth 8-226] default block is never used [D:/Users/alexa/Documents/GitHub/QAM/QAM.srcs/sources_1/new/sin_wave.v:244]
INFO: [Synth 8-6155] done synthesizing module 'sin_wave' (3#1) [D:/Users/alexa/Documents/GitHub/QAM/QAM.srcs/sources_1/new/sin_wave.v:23]
INFO: [Synth 8-6157] synthesizing module 'PWM__parameterized0' [D:/Users/alexa/Documents/GitHub/QAM/QAM.srcs/sources_1/new/PWM.v:1]
	Parameter PERIOD bound to: 29'b00000000000000011111010000000 
INFO: [Synth 8-6155] done synthesizing module 'PWM__parameterized0' (3#1) [D:/Users/alexa/Documents/GitHub/QAM/QAM.srcs/sources_1/new/PWM.v:1]
INFO: [Synth 8-6155] done synthesizing module 'sin_wave_Xperiods' (4#1) [D:/Users/alexa/Documents/GitHub/QAM/QAM.srcs/sources_1/new/sin_wave_Xperiods.v:8]
INFO: [Synth 8-226] default block is never used [D:/Users/alexa/Documents/GitHub/QAM/QAM.srcs/sources_1/new/conv_Hex_to_sin_Xperiods.v:63]
INFO: [Synth 8-6155] done synthesizing module 'conv_Hex_to_sin_Xperiods' (5#1) [D:/Users/alexa/Documents/GitHub/QAM/QAM.srcs/sources_1/new/conv_Hex_to_sin_Xperiods.v:23]
WARNING: [Synth 8-6014] Unused sequential element previous_debugDuty_reg was removed.  [D:/Users/alexa/Documents/GitHub/QAM/QAM.srcs/sources_1/new/separateASCII_to_hex.v:94]
INFO: [Synth 8-6155] done synthesizing module 'separateASCII_to_hex' (6#1) [D:/Users/alexa/Documents/GitHub/QAM/QAM.srcs/sources_1/new/separateASCII_to_hex.v:21]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [D:/Users/alexa/Documents/GitHub/QAM/QAM.runs/synth_1/.Xil/Vivado-8168-laptopASUS/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (7#1) [D:/Users/alexa/Documents/GitHub/QAM/QAM.runs/synth_1/.Xil/Vivado-8168-laptopASUS/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'top' (8#1) [D:/Users/alexa/Documents/GitHub/QAM/QAM.srcs/sources_1/new/top.v:23]
WARNING: [Synth 8-3917] design top has port LED[15] driven by constant 0
WARNING: [Synth 8-3917] design top has port LED[14] driven by constant 0
WARNING: [Synth 8-3917] design top has port LED[13] driven by constant 0
WARNING: [Synth 8-3917] design top has port LED[12] driven by constant 0
WARNING: [Synth 8-3917] design top has port LED[11] driven by constant 0
WARNING: [Synth 8-3917] design top has port LED[10] driven by constant 0
WARNING: [Synth 8-3917] design top has port LED[9] driven by constant 0
WARNING: [Synth 8-3917] design top has port JA[5] driven by constant 0
WARNING: [Synth 8-3917] design top has port JA[4] driven by constant 0
WARNING: [Synth 8-3917] design top has port JA[3] driven by constant 0
WARNING: [Synth 8-3917] design top has port JA[2] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 442.672 ; gain = 152.160
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 442.672 ; gain = 152.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 442.672 ; gain = 152.160
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Users/alexa/Documents/GitHub/QAM/QAM.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'newClockUt'
Finished Parsing XDC File [d:/Users/alexa/Documents/GitHub/QAM/QAM.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'newClockUt'
Parsing XDC File [D:/Users/alexa/Documents/GitHub/QAM/QAM.srcs/constrs_1/imports/02_proj_lab_3/Basys3_Master.xdc]
Finished Parsing XDC File [D:/Users/alexa/Documents/GitHub/QAM/QAM.srcs/constrs_1/imports/02_proj_lab_3/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Users/alexa/Documents/GitHub/QAM/QAM.srcs/constrs_1/imports/02_proj_lab_3/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 789.152 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 789.152 ; gain = 498.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 789.152 ; gain = 498.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for CLK. (constraint file  d:/Users/alexa/Documents/GitHub/QAM/QAM.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLK. (constraint file  d:/Users/alexa/Documents/GitHub/QAM/QAM.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for newClockUt. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 789.152 ; gain = 498.641
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "doneConverting0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 789.152 ; gain = 498.641
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register constit_reg [D:/Users/alexa/Documents/GitHub/QAM/QAM.srcs/sources_1/new/separateASCII_to_hex.v:64]
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     29 Bit       Adders := 8     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	             2689 Bit    Registers := 1     
	               29 Bit    Registers := 4     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     29 Bit        Muxes := 12    
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register constit_reg [D:/Users/alexa/Documents/GitHub/QAM/QAM.srcs/sources_1/new/separateASCII_to_hex.v:64]
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     29 Bit       Adders := 2     
+---Registers : 
	               29 Bit    Registers := 1     
+---Muxes : 
	   2 Input     29 Bit        Muxes := 3     
Module PWM 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sin_wave 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module PWM__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sin_wave_Xperiods 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module conv_Hex_to_sin_Xperiods 
Detailed RTL Component Info : 
+---Muxes : 
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module separateASCII_to_hex 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	             2689 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element const/debugXPeriod_reg was removed.  [D:/Users/alexa/Documents/GitHub/QAM/QAM.srcs/sources_1/new/separateASCII_to_hex.v:93]
WARNING: [Synth 8-3917] design top has port LED[15] driven by constant 0
WARNING: [Synth 8-3917] design top has port LED[14] driven by constant 0
WARNING: [Synth 8-3917] design top has port LED[13] driven by constant 0
WARNING: [Synth 8-3917] design top has port LED[12] driven by constant 0
WARNING: [Synth 8-3917] design top has port LED[11] driven by constant 0
WARNING: [Synth 8-3917] design top has port LED[10] driven by constant 0
WARNING: [Synth 8-3917] design top has port LED[9] driven by constant 0
WARNING: [Synth 8-3917] design top has port JA[5] driven by constant 0
WARNING: [Synth 8-3917] design top has port JA[4] driven by constant 0
WARNING: [Synth 8-3917] design top has port JA[3] driven by constant 0
WARNING: [Synth 8-3917] design top has port JA[2] driven by constant 0
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\const/constit_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\const/constit_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\const/constit_reg[2] )
WARNING: [Synth 8-3332] Sequential element (const/hexToSinXp/sinXp/amplitude_select_reg_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (const/hexToSinXp/sinXp/amplitude_select_reg_reg[1]) is unused and will be removed from module top.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'const/hexToSinXp/sinXp/amplitude_select_reg_reg[1]/Q' [D:/Users/alexa/Documents/GitHub/QAM/QAM.srcs/sources_1/new/sin_wave_Xperiods.v:34]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [D:/Users/alexa/Documents/GitHub/QAM/QAM.srcs/sources_1/new/sin_wave_Xperiods.v:34]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/Users/alexa/Documents/GitHub/QAM/QAM.srcs/sources_1/new/sin_wave_Xperiods.v:34]
WARNING: [Synth 8-3332] Sequential element (const/hexToSinXp/sinXp/amplitude_select_reg_reg[0]__0) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (const/constit_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (const/constit_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (const/constit_reg[2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (const/constit_reg[4]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (const/constit_reg[8]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (const/constit_reg[12]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (const/constit_reg[2685]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (const/constit_reg[2686]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (const/constit_reg[2687]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (const/constit_reg[2688]) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 789.152 ; gain = 498.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+-----------------------------------------+---------------+----------------+
|Module Name | RTL Object                              | Depth x Width | Implemented As | 
+------------+-----------------------------------------+---------------+----------------+
|sin_wave    | dutyCycle                               | 64x8          | LUT            | 
|sin_wave    | dutyCycle                               | 64x8          | LUT            | 
|sin_wave    | dutyCycle                               | 64x8          | LUT            | 
|top         | const/hexToSinXp/sinXp/sin10x/dutyCycle | 64x8          | LUT            | 
|top         | const/hexToSinXp/sinXp/sin10x/dutyCycle | 64x8          | LUT            | 
|top         | const/hexToSinXp/sinXp/sin10x/dutyCycle | 64x8          | LUT            | 
+------------+-----------------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'newClockUt/clk_out1' to pin 'newClockUt/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 789.152 ; gain = 498.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 797.648 ; gain = 507.137
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 805.426 ; gain = 514.914
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 805.426 ; gain = 514.914
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 805.426 ; gain = 514.914
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 805.426 ; gain = 514.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 805.426 ; gain = 514.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 805.426 ; gain = 514.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 805.426 ; gain = 514.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top         | const/constit_reg[58]   | 5      | 66    | YES          | NO                 | YES               | 66     | 0       | 
|top         | const/constit_reg[86]   | 4      | 41    | YES          | NO                 | YES               | 41     | 0       | 
|top         | const/constit_reg[178]  | 7      | 36    | YES          | NO                 | YES               | 36     | 0       | 
|top         | const/constit_reg[359]  | 6      | 7     | YES          | NO                 | YES               | 7      | 0       | 
|top         | const/constit_reg[810]  | 9      | 11    | YES          | NO                 | YES               | 11     | 0       | 
|top         | const/constit_reg[1230] | 8      | 4     | YES          | NO                 | YES               | 4      | 0       | 
|top         | const/constit_reg[1378] | 11     | 5     | YES          | NO                 | YES               | 5      | 0       | 
|top         | const/constit_reg[1462] | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|top         | const/constit_reg[177]  | 23     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|top         | const/constit_reg[505]  | 15     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|top         | const/constit_reg[1129] | 19     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|top         | const/constit_reg[1865] | 13     | 2     | YES          | NO                 | YES               | 2      | 0       | 
|top         | const/constit_reg[2169] | 25     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|top         | const/constit_reg[2433] | 21     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|top         | const/hexSending_reg[3] | 24     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|top         | const/hexSending_reg[2] | 16     | 2     | YES          | NO                 | YES               | 2      | 0       | 
|top         | const/hexSending_reg[0] | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+-------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |clk_wiz_0 |     1|
|2     |CARRY4    |    72|
|3     |LUT1      |    12|
|4     |LUT2      |   455|
|5     |LUT3      |    10|
|6     |LUT4      |    27|
|7     |LUT5      |    14|
|8     |LUT6      |    56|
|9     |SRL16E    |   177|
|10    |SRLC32E   |     5|
|11    |FDRE      |  1237|
|12    |FDSE      |   894|
|13    |IBUF      |     5|
|14    |OBUF      |    24|
+------+----------+------+

Report Instance Areas: 
+------+------------------------+-------------------------+------+
|      |Instance                |Module                   |Cells |
+------+------------------------+-------------------------+------+
|1     |top                     |                         |  2990|
|2     |  const                 |separateASCII_to_hex     |  2804|
|3     |    hexToSinXp          |conv_Hex_to_sin_Xperiods |   502|
|4     |      sinXp             |sin_wave_Xperiods        |   502|
|5     |        clockNew        |PWM__parameterized0      |   102|
|6     |          PWM_counter   |counter_3                |   100|
|7     |        sin10x          |sin_wave                 |   290|
|8     |          clockNew      |PWM                      |   100|
|9     |            PWM_counter |counter_2                |    97|
|10    |          sin_wavePWM   |PWM_0                    |   119|
|11    |            PWM_counter |counter_1                |   114|
|12    |        x_periods       |counter                  |   101|
+------+------------------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 805.426 ; gain = 514.914
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 3 critical warnings and 25 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:29 . Memory (MB): peak = 805.426 ; gain = 168.434
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 805.426 ; gain = 514.914
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 77 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
43 Infos, 37 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 805.426 ; gain = 526.387
INFO: [Common 17-1381] The checkpoint 'D:/Users/alexa/Documents/GitHub/QAM/QAM.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 805.426 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Jul 20 17:16:29 2018...
