Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Apr  2 22:27:45 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               67          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (48)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (48)
--------------------------------
 There are 48 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.579        0.000                      0                 1522        0.128        0.000                      0                 1522       54.305        0.000                       0                   557  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 55.556}       111.111         9.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               7.579        0.000                      0                 1518        0.128        0.000                      0                 1518       54.305        0.000                       0                   557  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                  105.333        0.000                      0                    4        0.969        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        7.579ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       54.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.579ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.662ns  (logic 60.225ns (58.663%)  route 42.437ns (41.337%))
  Logic Levels:           320  (CARRY4=284 LUT2=1 LUT3=27 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 116.008 - 111.111 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.562     5.146    sm/clk
    SLICE_X34Y10         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y10         FDRE (Prop_fdre_C_Q)         0.518     5.664 r  sm/D_states_q_reg[6]/Q
                         net (fo=181, routed)         1.617     7.282    sm/D_states_q[6]
    SLICE_X38Y2          LUT3 (Prop_lut3_I2_O)        0.150     7.432 f  sm/ram_reg_i_177/O
                         net (fo=1, routed)           0.800     8.231    sm/ram_reg_i_177_n_0
    SLICE_X38Y3          LUT6 (Prop_lut6_I0_O)        0.328     8.559 r  sm/ram_reg_i_153/O
                         net (fo=1, routed)           0.306     8.865    sm/ram_reg_i_153_n_0
    SLICE_X38Y4          LUT6 (Prop_lut6_I5_O)        0.124     8.989 r  sm/ram_reg_i_124/O
                         net (fo=64, routed)          1.539    10.529    L_reg/M_sm_ra1[0]
    SLICE_X61Y16         LUT6 (Prop_lut6_I4_O)        0.124    10.653 r  L_reg/D_registers_q[7][31]_i_119/O
                         net (fo=2, routed)           0.977    11.630    L_reg/D_registers_q[7][31]_i_119_n_0
    SLICE_X61Y17         LUT3 (Prop_lut3_I2_O)        0.152    11.782 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          1.287    13.069    sm/M_alum_a[31]
    SLICE_X54Y6          LUT2 (Prop_lut2_I1_O)        0.326    13.395 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    13.395    alum/S[0]
    SLICE_X54Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.908 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    13.908    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.025 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    14.025    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.142 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    14.142    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.259 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    14.259    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.376 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.376    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.493 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.493    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.610 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    14.610    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.727 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    14.727    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.981 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          0.942    15.923    alum/temp_out0[31]
    SLICE_X55Y6          LUT3 (Prop_lut3_I0_O)        0.367    16.290 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.290    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.840 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.840    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.954 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.954    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.068 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.068    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.182 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.182    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.296 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.296    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.410 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.410    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.524 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.524    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.638 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.638    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.795 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.089    18.884    alum/temp_out0[30]
    SLICE_X56Y6          LUT3 (Prop_lut3_I0_O)        0.329    19.213 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    19.213    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.746 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.746    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.863 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.863    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.980 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.980    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.097 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    20.097    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.214 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.214    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.331 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.331    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.448 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.448    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.565 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.565    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.722 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.648    21.370    alum/temp_out0[29]
    SLICE_X57Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    22.158 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    22.158    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.272 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    22.272    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.386 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.386    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.500 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    22.500    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.614 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.614    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.728 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.728    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.842 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.842    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.956 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    22.956    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.113 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.854    23.967    alum/temp_out0[28]
    SLICE_X56Y15         LUT3 (Prop_lut3_I0_O)        0.329    24.296 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.296    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.829 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.829    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.946 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    24.946    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.063 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.063    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.180 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.180    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.297 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.297    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.414 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.414    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.531 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.531    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.648 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.648    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.805 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.077    26.882    alum/temp_out0[27]
    SLICE_X53Y14         LUT3 (Prop_lut3_I0_O)        0.332    27.214 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.214    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.764 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.764    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.878 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.878    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.992 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.992    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.106 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.106    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.220 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.220    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.334 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.334    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.448 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.448    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.562 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.562    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.719 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.055    29.775    alum/temp_out0[26]
    SLICE_X54Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    30.575 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    30.575    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.692 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    30.692    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.809 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    30.809    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.926 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    30.926    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.043 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    31.043    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.160 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    31.160    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.277 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.277    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.394 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.394    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.551 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          0.823    32.374    alum/temp_out0[25]
    SLICE_X55Y15         LUT3 (Prop_lut3_I0_O)        0.332    32.706 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    32.706    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.256 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.256    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.370 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.370    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.484 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.484    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.598 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.598    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.712 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.712    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.826 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.826    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.939 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    33.939    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.053 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.053    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.210 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.210    35.421    alum/temp_out0[24]
    SLICE_X52Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    36.221 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.221    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.338 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.338    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.455 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.455    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.572 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.572    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.689 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.689    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.806 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.806    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.923 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.923    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.040 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.040    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.197 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.082    38.279    alum/temp_out0[23]
    SLICE_X48Y15         LUT3 (Prop_lut3_I0_O)        0.332    38.611 r  alum/D_registers_q[7][22]_i_51/O
                         net (fo=1, routed)           0.000    38.611    alum/D_registers_q[7][22]_i_51_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.161 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.161    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.275 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.275    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.389 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.389    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.503 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.503    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.617 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.617    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.731 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.731    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.845 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.845    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.002 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.864    40.866    alum/temp_out0[22]
    SLICE_X49Y15         LUT3 (Prop_lut3_I0_O)        0.329    41.195 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.195    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.745 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.745    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.859 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.859    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.973 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.973    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.087 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.087    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.201 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.201    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.315 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.315    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.429 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.429    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.543 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.543    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.700 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.113    43.813    alum/temp_out0[21]
    SLICE_X47Y18         LUT3 (Prop_lut3_I0_O)        0.329    44.142 r  alum/D_registers_q[7][20]_i_52/O
                         net (fo=1, routed)           0.000    44.142    alum/D_registers_q[7][20]_i_52_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.692 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.692    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.806 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.806    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.920 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.920    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.034 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.034    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.148 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.148    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.262 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.262    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.376 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.009    45.385    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.542 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.133    46.675    alum/temp_out0[20]
    SLICE_X44Y15         LUT3 (Prop_lut3_I0_O)        0.329    47.004 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.004    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.554 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.554    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.668 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.668    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.782 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.782    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.896 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.896    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.010 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.010    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.124 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.124    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.238 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.238    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.352 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.352    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.509 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.987    49.496    alum/temp_out0[19]
    SLICE_X43Y14         LUT3 (Prop_lut3_I0_O)        0.329    49.825 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.825    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.375 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.375    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.489 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.489    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.603 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.603    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.717 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.717    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.831 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.831    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.945 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.945    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.059 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.059    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.173 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.173    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.330 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.651    51.980    alum/temp_out0[18]
    SLICE_X42Y20         LUT3 (Prop_lut3_I0_O)        0.329    52.309 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.309    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.842 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    52.842    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.959 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    52.959    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.076 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.076    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.193 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.193    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.310 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.009    53.319    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.436 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.436    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.553 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.553    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.670 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.670    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.827 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.854    54.681    alum/temp_out0[17]
    SLICE_X37Y21         LUT3 (Prop_lut3_I0_O)        0.332    55.013 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.013    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.563 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    55.563    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.677 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    55.677    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.791 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    55.791    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.905 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.009    55.914    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.028 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.028    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.142 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.142    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.256 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.256    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.370 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.370    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.527 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.221    57.749    alum/temp_out0[16]
    SLICE_X40Y15         LUT3 (Prop_lut3_I0_O)        0.329    58.078 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.078    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.628 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.628    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.742 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.742    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.856 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    58.856    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.970 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    58.970    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.084 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.084    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.198 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.198    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.312 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.312    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.426 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.426    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.583 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.046    60.628    alum/temp_out0[15]
    SLICE_X39Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    61.413 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.413    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.527 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.527    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.641 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.641    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.755 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    61.755    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.869 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    61.869    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.983 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    61.983    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.097 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.097    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.211 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.211    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.368 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.199    63.567    alum/temp_out0[14]
    SLICE_X38Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    64.367 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.367    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.484 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    64.484    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.601 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    64.601    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.718 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    64.718    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.835 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    64.835    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.952 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    64.952    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.069 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.069    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.186 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.186    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.343 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.078    66.421    alum/temp_out0[13]
    SLICE_X46Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    67.224 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.224    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.341 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.341    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.458 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.458    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.575 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.575    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.692 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.692    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.809 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.809    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.926 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.926    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.043 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.043    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.200 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.396    69.597    alum/temp_out0[12]
    SLICE_X47Y5          LUT3 (Prop_lut3_I0_O)        0.332    69.929 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.929    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.479 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.479    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.593 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.593    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.707 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.707    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.821 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.821    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.935 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.935    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.049 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.049    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.163 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.163    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.277 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.277    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.434 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.857    72.291    alum/temp_out0[11]
    SLICE_X50Y10         LUT3 (Prop_lut3_I0_O)        0.329    72.620 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.620    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.153 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.153    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.270 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.270    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.387 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.387    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.504 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.504    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.621 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.621    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.738 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.738    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.855 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.855    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.972 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.972    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.129 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.899    75.028    alum/temp_out0[10]
    SLICE_X51Y9          LUT3 (Prop_lut3_I0_O)        0.332    75.360 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.360    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.910 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.910    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.024 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.024    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.138 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.138    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.252 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.252    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.366 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.366    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.480 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.480    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.594 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.594    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.708 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.708    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.865 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.078    77.943    alum/temp_out0[9]
    SLICE_X49Y6          LUT3 (Prop_lut3_I0_O)        0.329    78.272 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.272    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.822 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.822    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.936 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.936    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.050 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.050    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.164 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.164    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.278 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.278    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.392 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.392    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.506 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.506    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.620 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.620    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.777 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.202    80.978    alum/temp_out0[8]
    SLICE_X42Y5          LUT3 (Prop_lut3_I0_O)        0.329    81.307 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.307    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.840 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.840    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.957 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.957    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.074 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.074    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.191 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.191    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.308 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.308    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.425 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.425    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.542 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.542    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.659 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.659    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.816 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.905    83.721    alum/temp_out0[7]
    SLICE_X35Y8          LUT3 (Prop_lut3_I0_O)        0.332    84.053 r  alum/D_registers_q[7][3]_i_161/O
                         net (fo=1, routed)           0.000    84.053    alum/D_registers_q[7][3]_i_161_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.603 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.603    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.717 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.717    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.831 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.831    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.945 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.945    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.059 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.059    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.173 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.173    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.287 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.287    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.444 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.203    86.647    alum/temp_out0[6]
    SLICE_X37Y6          LUT3 (Prop_lut3_I0_O)        0.329    86.976 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.976    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.526 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.526    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.640 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.640    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.754 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.754    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.868 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.868    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.982 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.982    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.096 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.096    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.210 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.210    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.324 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.324    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.481 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.088    89.569    alum/temp_out0[5]
    SLICE_X39Y1          LUT3 (Prop_lut3_I0_O)        0.329    89.898 r  alum/D_registers_q[7][3]_i_151/O
                         net (fo=1, routed)           0.000    89.898    alum/D_registers_q[7][3]_i_151_n_0
    SLICE_X39Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.448 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.448    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X39Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.562 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.562    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.676 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.676    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.790 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.790    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.904 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.904    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.018 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.018    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.132 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.132    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.289 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.089    92.378    alum/temp_out0[4]
    SLICE_X40Y0          LUT3 (Prop_lut3_I0_O)        0.329    92.707 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.707    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X40Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.257 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.257    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X40Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.371 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.371    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.485 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.485    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.599 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.599    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.713 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.713    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.827 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.827    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.941 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.941    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.055 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.055    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.212 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.952    95.164    alum/temp_out0[3]
    SLICE_X41Y0          LUT3 (Prop_lut3_I0_O)        0.329    95.493 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.493    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X41Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.043 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.043    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X41Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.157 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.157    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.271 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.271    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.385 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.385    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.499 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.499    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.613 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.613    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.727 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.727    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.841 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.841    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.998 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.901    97.900    alum/temp_out0[2]
    SLICE_X45Y4          LUT3 (Prop_lut3_I0_O)        0.329    98.229 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    98.229    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.779 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    98.779    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.893 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    98.893    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.007 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    99.007    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.121 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    99.121    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.235 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    99.235    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.349 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    99.349    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.463 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    99.463    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.577 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.577    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.734 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.066   100.800    alum/temp_out0[1]
    SLICE_X53Y4          LUT3 (Prop_lut3_I0_O)        0.329   101.129 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   101.129    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X53Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.679 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.679    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.793 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   101.793    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.907 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   101.907    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.021 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   102.021    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.135 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.135    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.249 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.249    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.363 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.363    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.477 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.477    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.634 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.407   103.041    sm/temp_out0[0]
    SLICE_X53Y13         LUT5 (Prop_lut5_I4_O)        0.329   103.370 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.797   104.166    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X45Y16         LUT4 (Prop_lut4_I1_O)        0.124   104.290 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.412   104.703    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X45Y16         LUT6 (Prop_lut6_I0_O)        0.124   104.827 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.236   106.063    display/M_alum_out[0]
    SLICE_X46Y5          LUT6 (Prop_lut6_I5_O)        0.124   106.187 r  display/ram_reg_i_44/O
                         net (fo=2, routed)           0.658   106.845    sm/ram_reg[0]
    SLICE_X46Y4          LUT4 (Prop_lut4_I2_O)        0.153   106.998 r  sm/ram_reg_i_13__0/O
                         net (fo=1, routed)           0.810   107.808    brams/bram2/ram_reg_1[0]
    RAMB18_X1Y3          RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.493   116.008    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y3          RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.187   116.196    
                         clock uncertainty           -0.035   116.161    
    RAMB18_X1Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.773   115.388    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        115.388    
                         arrival time                        -107.809    
  -------------------------------------------------------------------
                         slack                                  7.579    

Slack (MET) :             7.832ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.138ns  (logic 60.516ns (58.675%)  route 42.622ns (41.325%))
  Logic Levels:           321  (CARRY4=284 LUT2=2 LUT3=27 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 115.959 - 111.111 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.562     5.146    sm/clk
    SLICE_X34Y10         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y10         FDRE (Prop_fdre_C_Q)         0.518     5.664 r  sm/D_states_q_reg[6]/Q
                         net (fo=181, routed)         1.617     7.282    sm/D_states_q[6]
    SLICE_X38Y2          LUT3 (Prop_lut3_I2_O)        0.150     7.432 f  sm/ram_reg_i_177/O
                         net (fo=1, routed)           0.800     8.231    sm/ram_reg_i_177_n_0
    SLICE_X38Y3          LUT6 (Prop_lut6_I0_O)        0.328     8.559 r  sm/ram_reg_i_153/O
                         net (fo=1, routed)           0.306     8.865    sm/ram_reg_i_153_n_0
    SLICE_X38Y4          LUT6 (Prop_lut6_I5_O)        0.124     8.989 r  sm/ram_reg_i_124/O
                         net (fo=64, routed)          1.539    10.529    L_reg/M_sm_ra1[0]
    SLICE_X61Y16         LUT6 (Prop_lut6_I4_O)        0.124    10.653 r  L_reg/D_registers_q[7][31]_i_119/O
                         net (fo=2, routed)           0.977    11.630    L_reg/D_registers_q[7][31]_i_119_n_0
    SLICE_X61Y17         LUT3 (Prop_lut3_I2_O)        0.152    11.782 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          1.287    13.069    sm/M_alum_a[31]
    SLICE_X54Y6          LUT2 (Prop_lut2_I1_O)        0.326    13.395 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    13.395    alum/S[0]
    SLICE_X54Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.908 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    13.908    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.025 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    14.025    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.142 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    14.142    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.259 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    14.259    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.376 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.376    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.493 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.493    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.610 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    14.610    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.727 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    14.727    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.981 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          0.942    15.923    alum/temp_out0[31]
    SLICE_X55Y6          LUT3 (Prop_lut3_I0_O)        0.367    16.290 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.290    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.840 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.840    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.954 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.954    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.068 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.068    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.182 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.182    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.296 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.296    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.410 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.410    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.524 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.524    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.638 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.638    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.795 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.089    18.884    alum/temp_out0[30]
    SLICE_X56Y6          LUT3 (Prop_lut3_I0_O)        0.329    19.213 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    19.213    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.746 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.746    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.863 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.863    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.980 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.980    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.097 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    20.097    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.214 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.214    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.331 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.331    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.448 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.448    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.565 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.565    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.722 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.648    21.370    alum/temp_out0[29]
    SLICE_X57Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    22.158 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    22.158    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.272 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    22.272    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.386 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.386    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.500 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    22.500    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.614 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.614    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.728 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.728    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.842 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.842    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.956 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    22.956    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.113 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.854    23.967    alum/temp_out0[28]
    SLICE_X56Y15         LUT3 (Prop_lut3_I0_O)        0.329    24.296 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.296    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.829 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.829    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.946 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    24.946    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.063 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.063    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.180 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.180    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.297 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.297    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.414 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.414    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.531 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.531    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.648 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.648    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.805 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.077    26.882    alum/temp_out0[27]
    SLICE_X53Y14         LUT3 (Prop_lut3_I0_O)        0.332    27.214 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.214    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.764 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.764    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.878 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.878    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.992 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.992    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.106 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.106    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.220 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.220    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.334 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.334    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.448 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.448    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.562 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.562    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.719 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.055    29.775    alum/temp_out0[26]
    SLICE_X54Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    30.575 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    30.575    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.692 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    30.692    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.809 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    30.809    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.926 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    30.926    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.043 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    31.043    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.160 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    31.160    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.277 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.277    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.394 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.394    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.551 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          0.823    32.374    alum/temp_out0[25]
    SLICE_X55Y15         LUT3 (Prop_lut3_I0_O)        0.332    32.706 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    32.706    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.256 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.256    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.370 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.370    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.484 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.484    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.598 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.598    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.712 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.712    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.826 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.826    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.939 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    33.939    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.053 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.053    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.210 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.210    35.421    alum/temp_out0[24]
    SLICE_X52Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    36.221 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.221    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.338 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.338    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.455 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.455    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.572 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.572    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.689 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.689    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.806 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.806    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.923 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.923    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.040 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.040    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.197 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.082    38.279    alum/temp_out0[23]
    SLICE_X48Y15         LUT3 (Prop_lut3_I0_O)        0.332    38.611 r  alum/D_registers_q[7][22]_i_51/O
                         net (fo=1, routed)           0.000    38.611    alum/D_registers_q[7][22]_i_51_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.161 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.161    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.275 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.275    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.389 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.389    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.503 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.503    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.617 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.617    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.731 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.731    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.845 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.845    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.002 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.864    40.866    alum/temp_out0[22]
    SLICE_X49Y15         LUT3 (Prop_lut3_I0_O)        0.329    41.195 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.195    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.745 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.745    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.859 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.859    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.973 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.973    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.087 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.087    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.201 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.201    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.315 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.315    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.429 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.429    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.543 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.543    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.700 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.113    43.813    alum/temp_out0[21]
    SLICE_X47Y18         LUT3 (Prop_lut3_I0_O)        0.329    44.142 r  alum/D_registers_q[7][20]_i_52/O
                         net (fo=1, routed)           0.000    44.142    alum/D_registers_q[7][20]_i_52_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.692 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.692    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.806 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.806    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.920 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.920    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.034 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.034    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.148 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.148    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.262 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.262    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.376 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.009    45.385    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.542 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.133    46.675    alum/temp_out0[20]
    SLICE_X44Y15         LUT3 (Prop_lut3_I0_O)        0.329    47.004 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.004    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.554 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.554    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.668 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.668    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.782 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.782    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.896 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.896    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.010 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.010    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.124 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.124    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.238 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.238    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.352 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.352    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.509 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.987    49.496    alum/temp_out0[19]
    SLICE_X43Y14         LUT3 (Prop_lut3_I0_O)        0.329    49.825 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.825    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.375 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.375    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.489 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.489    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.603 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.603    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.717 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.717    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.831 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.831    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.945 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.945    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.059 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.059    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.173 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.173    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.330 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.651    51.980    alum/temp_out0[18]
    SLICE_X42Y20         LUT3 (Prop_lut3_I0_O)        0.329    52.309 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.309    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.842 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    52.842    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.959 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    52.959    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.076 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.076    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.193 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.193    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.310 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.009    53.319    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.436 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.436    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.553 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.553    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.670 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.670    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.827 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.854    54.681    alum/temp_out0[17]
    SLICE_X37Y21         LUT3 (Prop_lut3_I0_O)        0.332    55.013 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.013    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.563 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    55.563    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.677 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    55.677    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.791 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    55.791    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.905 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.009    55.914    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.028 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.028    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.142 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.142    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.256 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.256    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.370 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.370    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.527 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.221    57.749    alum/temp_out0[16]
    SLICE_X40Y15         LUT3 (Prop_lut3_I0_O)        0.329    58.078 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.078    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.628 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.628    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.742 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.742    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.856 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    58.856    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.970 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    58.970    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.084 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.084    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.198 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.198    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.312 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.312    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.426 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.426    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.583 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.046    60.628    alum/temp_out0[15]
    SLICE_X39Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    61.413 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.413    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.527 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.527    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.641 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.641    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.755 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    61.755    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.869 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    61.869    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.983 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    61.983    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.097 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.097    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.211 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.211    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.368 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.199    63.567    alum/temp_out0[14]
    SLICE_X38Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    64.367 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.367    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.484 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    64.484    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.601 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    64.601    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.718 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    64.718    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.835 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    64.835    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.952 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    64.952    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.069 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.069    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.186 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.186    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.343 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.078    66.421    alum/temp_out0[13]
    SLICE_X46Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    67.224 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.224    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.341 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.341    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.458 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.458    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.575 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.575    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.692 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.692    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.809 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.809    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.926 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.926    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.043 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.043    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.200 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.396    69.597    alum/temp_out0[12]
    SLICE_X47Y5          LUT3 (Prop_lut3_I0_O)        0.332    69.929 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.929    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.479 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.479    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.593 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.593    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.707 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.707    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.821 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.821    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.935 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.935    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.049 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.049    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.163 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.163    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.277 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.277    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.434 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.857    72.291    alum/temp_out0[11]
    SLICE_X50Y10         LUT3 (Prop_lut3_I0_O)        0.329    72.620 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.620    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.153 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.153    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.270 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.270    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.387 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.387    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.504 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.504    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.621 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.621    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.738 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.738    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.855 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.855    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.972 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.972    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.129 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.899    75.028    alum/temp_out0[10]
    SLICE_X51Y9          LUT3 (Prop_lut3_I0_O)        0.332    75.360 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.360    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.910 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.910    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.024 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.024    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.138 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.138    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.252 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.252    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.366 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.366    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.480 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.480    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.594 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.594    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.708 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.708    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.865 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.078    77.943    alum/temp_out0[9]
    SLICE_X49Y6          LUT3 (Prop_lut3_I0_O)        0.329    78.272 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.272    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.822 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.822    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.936 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.936    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.050 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.050    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.164 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.164    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.278 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.278    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.392 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.392    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.506 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.506    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.620 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.620    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.777 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.202    80.978    alum/temp_out0[8]
    SLICE_X42Y5          LUT3 (Prop_lut3_I0_O)        0.329    81.307 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.307    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.840 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.840    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.957 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.957    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.074 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.074    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.191 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.191    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.308 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.308    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.425 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.425    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.542 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.542    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.659 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.659    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.816 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.905    83.721    alum/temp_out0[7]
    SLICE_X35Y8          LUT3 (Prop_lut3_I0_O)        0.332    84.053 r  alum/D_registers_q[7][3]_i_161/O
                         net (fo=1, routed)           0.000    84.053    alum/D_registers_q[7][3]_i_161_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.603 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.603    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.717 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.717    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.831 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.831    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.945 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.945    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.059 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.059    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.173 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.173    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.287 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.287    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.444 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.203    86.647    alum/temp_out0[6]
    SLICE_X37Y6          LUT3 (Prop_lut3_I0_O)        0.329    86.976 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.976    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.526 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.526    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.640 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.640    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.754 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.754    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.868 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.868    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.982 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.982    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.096 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.096    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.210 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.210    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.324 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.324    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.481 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.088    89.569    alum/temp_out0[5]
    SLICE_X39Y1          LUT3 (Prop_lut3_I0_O)        0.329    89.898 r  alum/D_registers_q[7][3]_i_151/O
                         net (fo=1, routed)           0.000    89.898    alum/D_registers_q[7][3]_i_151_n_0
    SLICE_X39Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.448 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.448    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X39Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.562 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.562    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.676 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.676    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.790 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.790    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.904 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.904    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.018 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.018    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.132 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.132    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.289 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.089    92.378    alum/temp_out0[4]
    SLICE_X40Y0          LUT3 (Prop_lut3_I0_O)        0.329    92.707 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.707    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X40Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.257 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.257    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X40Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.371 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.371    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.485 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.485    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.599 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.599    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.713 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.713    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.827 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.827    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.941 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.941    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.055 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.055    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.212 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.952    95.164    alum/temp_out0[3]
    SLICE_X41Y0          LUT3 (Prop_lut3_I0_O)        0.329    95.493 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.493    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X41Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.043 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.043    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X41Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.157 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.157    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.271 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.271    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.385 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.385    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.499 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.499    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.613 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.613    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.727 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.727    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.841 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.841    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.998 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.901    97.900    alum/temp_out0[2]
    SLICE_X45Y4          LUT3 (Prop_lut3_I0_O)        0.329    98.229 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    98.229    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.779 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    98.779    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.893 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    98.893    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.007 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    99.007    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.121 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    99.121    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.235 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    99.235    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.349 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    99.349    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.463 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    99.463    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.577 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.577    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.734 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.066   100.800    alum/temp_out0[1]
    SLICE_X53Y4          LUT3 (Prop_lut3_I0_O)        0.329   101.129 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   101.129    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X53Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.679 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.679    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.793 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   101.793    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.907 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   101.907    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.021 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   102.021    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.135 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.135    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.249 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.249    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.363 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.363    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.477 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.477    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.634 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.407   103.041    sm/temp_out0[0]
    SLICE_X53Y13         LUT5 (Prop_lut5_I4_O)        0.329   103.370 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.797   104.166    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X45Y16         LUT4 (Prop_lut4_I1_O)        0.124   104.290 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.412   104.703    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X45Y16         LUT6 (Prop_lut6_I0_O)        0.124   104.827 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          0.983   105.809    sm/D_states_q_reg[4]_0[0]
    SLICE_X31Y13         LUT2 (Prop_lut2_I1_O)        0.118   105.927 r  sm/D_states_q[4]_i_8/O
                         net (fo=3, routed)           0.852   106.779    sm/D_states_q[4]_i_8_n_0
    SLICE_X29Y14         LUT6 (Prop_lut6_I1_O)        0.326   107.105 r  sm/D_states_q[1]_i_5/O
                         net (fo=3, routed)           0.584   107.689    sm/D_states_q[1]_i_5_n_0
    SLICE_X29Y12         LUT6 (Prop_lut6_I3_O)        0.124   107.813 r  sm/D_states_q[1]_rep_i_1/O
                         net (fo=1, routed)           0.471   108.284    sm/D_states_q[1]_rep_i_1_n_0
    SLICE_X29Y12         FDRE                                         r  sm/D_states_q_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.443   115.959    sm/clk
    SLICE_X29Y12         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
                         clock pessimism              0.259   116.218    
                         clock uncertainty           -0.035   116.183    
    SLICE_X29Y12         FDRE (Setup_fdre_C_D)       -0.067   116.116    sm/D_states_q_reg[1]_rep
  -------------------------------------------------------------------
                         required time                        116.116    
                         arrival time                        -108.284    
  -------------------------------------------------------------------
                         slack                                  7.832    

Slack (MET) :             7.931ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.043ns  (logic 60.516ns (58.729%)  route 42.527ns (41.271%))
  Logic Levels:           321  (CARRY4=284 LUT2=2 LUT3=27 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 115.959 - 111.111 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.562     5.146    sm/clk
    SLICE_X34Y10         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y10         FDRE (Prop_fdre_C_Q)         0.518     5.664 r  sm/D_states_q_reg[6]/Q
                         net (fo=181, routed)         1.617     7.282    sm/D_states_q[6]
    SLICE_X38Y2          LUT3 (Prop_lut3_I2_O)        0.150     7.432 f  sm/ram_reg_i_177/O
                         net (fo=1, routed)           0.800     8.231    sm/ram_reg_i_177_n_0
    SLICE_X38Y3          LUT6 (Prop_lut6_I0_O)        0.328     8.559 r  sm/ram_reg_i_153/O
                         net (fo=1, routed)           0.306     8.865    sm/ram_reg_i_153_n_0
    SLICE_X38Y4          LUT6 (Prop_lut6_I5_O)        0.124     8.989 r  sm/ram_reg_i_124/O
                         net (fo=64, routed)          1.539    10.529    L_reg/M_sm_ra1[0]
    SLICE_X61Y16         LUT6 (Prop_lut6_I4_O)        0.124    10.653 r  L_reg/D_registers_q[7][31]_i_119/O
                         net (fo=2, routed)           0.977    11.630    L_reg/D_registers_q[7][31]_i_119_n_0
    SLICE_X61Y17         LUT3 (Prop_lut3_I2_O)        0.152    11.782 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          1.287    13.069    sm/M_alum_a[31]
    SLICE_X54Y6          LUT2 (Prop_lut2_I1_O)        0.326    13.395 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    13.395    alum/S[0]
    SLICE_X54Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.908 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    13.908    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.025 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    14.025    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.142 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    14.142    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.259 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    14.259    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.376 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.376    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.493 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.493    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.610 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    14.610    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.727 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    14.727    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.981 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          0.942    15.923    alum/temp_out0[31]
    SLICE_X55Y6          LUT3 (Prop_lut3_I0_O)        0.367    16.290 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.290    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.840 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.840    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.954 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.954    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.068 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.068    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.182 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.182    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.296 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.296    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.410 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.410    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.524 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.524    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.638 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.638    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.795 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.089    18.884    alum/temp_out0[30]
    SLICE_X56Y6          LUT3 (Prop_lut3_I0_O)        0.329    19.213 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    19.213    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.746 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.746    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.863 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.863    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.980 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.980    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.097 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    20.097    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.214 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.214    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.331 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.331    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.448 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.448    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.565 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.565    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.722 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.648    21.370    alum/temp_out0[29]
    SLICE_X57Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    22.158 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    22.158    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.272 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    22.272    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.386 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.386    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.500 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    22.500    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.614 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.614    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.728 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.728    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.842 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.842    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.956 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    22.956    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.113 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.854    23.967    alum/temp_out0[28]
    SLICE_X56Y15         LUT3 (Prop_lut3_I0_O)        0.329    24.296 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.296    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.829 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.829    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.946 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    24.946    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.063 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.063    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.180 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.180    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.297 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.297    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.414 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.414    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.531 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.531    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.648 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.648    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.805 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.077    26.882    alum/temp_out0[27]
    SLICE_X53Y14         LUT3 (Prop_lut3_I0_O)        0.332    27.214 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.214    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.764 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.764    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.878 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.878    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.992 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.992    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.106 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.106    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.220 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.220    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.334 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.334    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.448 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.448    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.562 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.562    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.719 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.055    29.775    alum/temp_out0[26]
    SLICE_X54Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    30.575 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    30.575    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.692 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    30.692    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.809 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    30.809    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.926 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    30.926    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.043 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    31.043    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.160 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    31.160    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.277 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.277    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.394 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.394    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.551 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          0.823    32.374    alum/temp_out0[25]
    SLICE_X55Y15         LUT3 (Prop_lut3_I0_O)        0.332    32.706 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    32.706    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.256 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.256    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.370 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.370    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.484 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.484    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.598 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.598    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.712 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.712    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.826 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.826    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.939 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    33.939    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.053 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.053    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.210 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.210    35.421    alum/temp_out0[24]
    SLICE_X52Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    36.221 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.221    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.338 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.338    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.455 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.455    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.572 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.572    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.689 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.689    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.806 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.806    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.923 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.923    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.040 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.040    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.197 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.082    38.279    alum/temp_out0[23]
    SLICE_X48Y15         LUT3 (Prop_lut3_I0_O)        0.332    38.611 r  alum/D_registers_q[7][22]_i_51/O
                         net (fo=1, routed)           0.000    38.611    alum/D_registers_q[7][22]_i_51_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.161 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.161    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.275 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.275    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.389 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.389    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.503 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.503    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.617 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.617    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.731 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.731    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.845 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.845    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.002 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.864    40.866    alum/temp_out0[22]
    SLICE_X49Y15         LUT3 (Prop_lut3_I0_O)        0.329    41.195 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.195    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.745 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.745    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.859 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.859    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.973 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.973    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.087 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.087    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.201 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.201    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.315 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.315    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.429 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.429    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.543 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.543    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.700 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.113    43.813    alum/temp_out0[21]
    SLICE_X47Y18         LUT3 (Prop_lut3_I0_O)        0.329    44.142 r  alum/D_registers_q[7][20]_i_52/O
                         net (fo=1, routed)           0.000    44.142    alum/D_registers_q[7][20]_i_52_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.692 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.692    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.806 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.806    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.920 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.920    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.034 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.034    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.148 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.148    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.262 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.262    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.376 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.009    45.385    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.542 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.133    46.675    alum/temp_out0[20]
    SLICE_X44Y15         LUT3 (Prop_lut3_I0_O)        0.329    47.004 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.004    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.554 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.554    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.668 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.668    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.782 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.782    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.896 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.896    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.010 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.010    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.124 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.124    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.238 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.238    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.352 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.352    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.509 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.987    49.496    alum/temp_out0[19]
    SLICE_X43Y14         LUT3 (Prop_lut3_I0_O)        0.329    49.825 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.825    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.375 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.375    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.489 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.489    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.603 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.603    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.717 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.717    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.831 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.831    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.945 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.945    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.059 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.059    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.173 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.173    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.330 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.651    51.980    alum/temp_out0[18]
    SLICE_X42Y20         LUT3 (Prop_lut3_I0_O)        0.329    52.309 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.309    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.842 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    52.842    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.959 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    52.959    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.076 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.076    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.193 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.193    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.310 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.009    53.319    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.436 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.436    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.553 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.553    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.670 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.670    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.827 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.854    54.681    alum/temp_out0[17]
    SLICE_X37Y21         LUT3 (Prop_lut3_I0_O)        0.332    55.013 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.013    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.563 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    55.563    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.677 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    55.677    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.791 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    55.791    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.905 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.009    55.914    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.028 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.028    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.142 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.142    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.256 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.256    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.370 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.370    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.527 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.221    57.749    alum/temp_out0[16]
    SLICE_X40Y15         LUT3 (Prop_lut3_I0_O)        0.329    58.078 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.078    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.628 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.628    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.742 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.742    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.856 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    58.856    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.970 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    58.970    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.084 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.084    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.198 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.198    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.312 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.312    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.426 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.426    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.583 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.046    60.628    alum/temp_out0[15]
    SLICE_X39Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    61.413 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.413    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.527 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.527    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.641 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.641    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.755 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    61.755    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.869 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    61.869    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.983 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    61.983    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.097 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.097    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.211 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.211    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.368 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.199    63.567    alum/temp_out0[14]
    SLICE_X38Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    64.367 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.367    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.484 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    64.484    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.601 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    64.601    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.718 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    64.718    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.835 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    64.835    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.952 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    64.952    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.069 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.069    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.186 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.186    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.343 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.078    66.421    alum/temp_out0[13]
    SLICE_X46Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    67.224 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.224    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.341 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.341    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.458 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.458    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.575 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.575    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.692 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.692    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.809 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.809    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.926 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.926    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.043 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.043    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.200 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.396    69.597    alum/temp_out0[12]
    SLICE_X47Y5          LUT3 (Prop_lut3_I0_O)        0.332    69.929 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.929    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.479 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.479    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.593 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.593    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.707 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.707    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.821 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.821    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.935 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.935    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.049 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.049    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.163 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.163    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.277 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.277    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.434 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.857    72.291    alum/temp_out0[11]
    SLICE_X50Y10         LUT3 (Prop_lut3_I0_O)        0.329    72.620 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.620    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.153 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.153    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.270 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.270    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.387 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.387    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.504 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.504    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.621 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.621    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.738 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.738    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.855 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.855    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.972 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.972    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.129 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.899    75.028    alum/temp_out0[10]
    SLICE_X51Y9          LUT3 (Prop_lut3_I0_O)        0.332    75.360 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.360    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.910 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.910    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.024 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.024    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.138 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.138    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.252 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.252    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.366 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.366    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.480 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.480    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.594 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.594    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.708 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.708    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.865 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.078    77.943    alum/temp_out0[9]
    SLICE_X49Y6          LUT3 (Prop_lut3_I0_O)        0.329    78.272 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.272    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.822 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.822    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.936 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.936    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.050 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.050    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.164 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.164    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.278 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.278    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.392 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.392    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.506 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.506    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.620 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.620    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.777 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.202    80.978    alum/temp_out0[8]
    SLICE_X42Y5          LUT3 (Prop_lut3_I0_O)        0.329    81.307 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.307    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.840 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.840    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.957 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.957    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.074 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.074    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.191 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.191    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.308 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.308    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.425 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.425    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.542 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.542    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.659 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.659    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.816 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.905    83.721    alum/temp_out0[7]
    SLICE_X35Y8          LUT3 (Prop_lut3_I0_O)        0.332    84.053 r  alum/D_registers_q[7][3]_i_161/O
                         net (fo=1, routed)           0.000    84.053    alum/D_registers_q[7][3]_i_161_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.603 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.603    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.717 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.717    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.831 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.831    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.945 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.945    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.059 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.059    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.173 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.173    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.287 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.287    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.444 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.203    86.647    alum/temp_out0[6]
    SLICE_X37Y6          LUT3 (Prop_lut3_I0_O)        0.329    86.976 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.976    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.526 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.526    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.640 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.640    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.754 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.754    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.868 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.868    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.982 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.982    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.096 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.096    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.210 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.210    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.324 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.324    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.481 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.088    89.569    alum/temp_out0[5]
    SLICE_X39Y1          LUT3 (Prop_lut3_I0_O)        0.329    89.898 r  alum/D_registers_q[7][3]_i_151/O
                         net (fo=1, routed)           0.000    89.898    alum/D_registers_q[7][3]_i_151_n_0
    SLICE_X39Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.448 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.448    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X39Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.562 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.562    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.676 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.676    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.790 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.790    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.904 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.904    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.018 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.018    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.132 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.132    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.289 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.089    92.378    alum/temp_out0[4]
    SLICE_X40Y0          LUT3 (Prop_lut3_I0_O)        0.329    92.707 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.707    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X40Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.257 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.257    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X40Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.371 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.371    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.485 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.485    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.599 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.599    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.713 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.713    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.827 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.827    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.941 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.941    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.055 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.055    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.212 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.952    95.164    alum/temp_out0[3]
    SLICE_X41Y0          LUT3 (Prop_lut3_I0_O)        0.329    95.493 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.493    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X41Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.043 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.043    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X41Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.157 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.157    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.271 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.271    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.385 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.385    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.499 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.499    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.613 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.613    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.727 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.727    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.841 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.841    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.998 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.901    97.900    alum/temp_out0[2]
    SLICE_X45Y4          LUT3 (Prop_lut3_I0_O)        0.329    98.229 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    98.229    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.779 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    98.779    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.893 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    98.893    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.007 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    99.007    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.121 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    99.121    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.235 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    99.235    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.349 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    99.349    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.463 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    99.463    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.577 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.577    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.734 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.066   100.800    alum/temp_out0[1]
    SLICE_X53Y4          LUT3 (Prop_lut3_I0_O)        0.329   101.129 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   101.129    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X53Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.679 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.679    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.793 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   101.793    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.907 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   101.907    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.021 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   102.021    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.135 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.135    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.249 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.249    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.363 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.363    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.477 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.477    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.634 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.407   103.041    sm/temp_out0[0]
    SLICE_X53Y13         LUT5 (Prop_lut5_I4_O)        0.329   103.370 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.797   104.166    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X45Y16         LUT4 (Prop_lut4_I1_O)        0.124   104.290 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.412   104.703    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X45Y16         LUT6 (Prop_lut6_I0_O)        0.124   104.827 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          0.983   105.809    sm/D_states_q_reg[4]_0[0]
    SLICE_X31Y13         LUT2 (Prop_lut2_I1_O)        0.118   105.927 r  sm/D_states_q[4]_i_8/O
                         net (fo=3, routed)           0.852   106.779    sm/D_states_q[4]_i_8_n_0
    SLICE_X29Y14         LUT6 (Prop_lut6_I1_O)        0.326   107.105 r  sm/D_states_q[1]_i_5/O
                         net (fo=3, routed)           0.581   107.686    sm/D_states_q[1]_i_5_n_0
    SLICE_X29Y12         LUT6 (Prop_lut6_I3_O)        0.124   107.810 r  sm/D_states_q[1]_rep__0_i_1/O
                         net (fo=1, routed)           0.379   108.189    sm/D_states_q[1]_rep__0_i_1_n_0
    SLICE_X29Y12         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.443   115.959    sm/clk
    SLICE_X29Y12         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
                         clock pessimism              0.259   116.218    
                         clock uncertainty           -0.035   116.183    
    SLICE_X29Y12         FDRE (Setup_fdre_C_D)       -0.062   116.121    sm/D_states_q_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                        116.121    
                         arrival time                        -108.190    
  -------------------------------------------------------------------
                         slack                                  7.931    

Slack (MET) :             7.948ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.500ns  (logic 60.196ns (58.728%)  route 42.304ns (41.272%))
  Logic Levels:           320  (CARRY4=284 LUT2=1 LUT3=27 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 116.008 - 111.111 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.562     5.146    sm/clk
    SLICE_X34Y10         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y10         FDRE (Prop_fdre_C_Q)         0.518     5.664 r  sm/D_states_q_reg[6]/Q
                         net (fo=181, routed)         1.617     7.282    sm/D_states_q[6]
    SLICE_X38Y2          LUT3 (Prop_lut3_I2_O)        0.150     7.432 f  sm/ram_reg_i_177/O
                         net (fo=1, routed)           0.800     8.231    sm/ram_reg_i_177_n_0
    SLICE_X38Y3          LUT6 (Prop_lut6_I0_O)        0.328     8.559 r  sm/ram_reg_i_153/O
                         net (fo=1, routed)           0.306     8.865    sm/ram_reg_i_153_n_0
    SLICE_X38Y4          LUT6 (Prop_lut6_I5_O)        0.124     8.989 r  sm/ram_reg_i_124/O
                         net (fo=64, routed)          1.539    10.529    L_reg/M_sm_ra1[0]
    SLICE_X61Y16         LUT6 (Prop_lut6_I4_O)        0.124    10.653 r  L_reg/D_registers_q[7][31]_i_119/O
                         net (fo=2, routed)           0.977    11.630    L_reg/D_registers_q[7][31]_i_119_n_0
    SLICE_X61Y17         LUT3 (Prop_lut3_I2_O)        0.152    11.782 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          1.287    13.069    sm/M_alum_a[31]
    SLICE_X54Y6          LUT2 (Prop_lut2_I1_O)        0.326    13.395 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    13.395    alum/S[0]
    SLICE_X54Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.908 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    13.908    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.025 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    14.025    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.142 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    14.142    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.259 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    14.259    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.376 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.376    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.493 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.493    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.610 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    14.610    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.727 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    14.727    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.981 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          0.942    15.923    alum/temp_out0[31]
    SLICE_X55Y6          LUT3 (Prop_lut3_I0_O)        0.367    16.290 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.290    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.840 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.840    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.954 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.954    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.068 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.068    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.182 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.182    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.296 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.296    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.410 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.410    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.524 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.524    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.638 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.638    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.795 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.089    18.884    alum/temp_out0[30]
    SLICE_X56Y6          LUT3 (Prop_lut3_I0_O)        0.329    19.213 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    19.213    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.746 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.746    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.863 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.863    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.980 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.980    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.097 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    20.097    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.214 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.214    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.331 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.331    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.448 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.448    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.565 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.565    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.722 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.648    21.370    alum/temp_out0[29]
    SLICE_X57Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    22.158 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    22.158    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.272 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    22.272    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.386 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.386    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.500 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    22.500    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.614 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.614    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.728 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.728    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.842 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.842    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.956 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    22.956    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.113 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.854    23.967    alum/temp_out0[28]
    SLICE_X56Y15         LUT3 (Prop_lut3_I0_O)        0.329    24.296 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.296    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.829 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.829    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.946 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    24.946    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.063 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.063    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.180 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.180    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.297 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.297    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.414 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.414    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.531 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.531    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.648 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.648    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.805 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.077    26.882    alum/temp_out0[27]
    SLICE_X53Y14         LUT3 (Prop_lut3_I0_O)        0.332    27.214 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.214    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.764 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.764    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.878 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.878    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.992 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.992    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.106 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.106    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.220 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.220    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.334 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.334    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.448 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.448    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.562 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.562    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.719 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.055    29.775    alum/temp_out0[26]
    SLICE_X54Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    30.575 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    30.575    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.692 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    30.692    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.809 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    30.809    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.926 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    30.926    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.043 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    31.043    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.160 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    31.160    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.277 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.277    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.394 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.394    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.551 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          0.823    32.374    alum/temp_out0[25]
    SLICE_X55Y15         LUT3 (Prop_lut3_I0_O)        0.332    32.706 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    32.706    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.256 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.256    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.370 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.370    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.484 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.484    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.598 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.598    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.712 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.712    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.826 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.826    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.939 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    33.939    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.053 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.053    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.210 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.210    35.421    alum/temp_out0[24]
    SLICE_X52Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    36.221 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.221    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.338 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.338    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.455 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.455    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.572 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.572    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.689 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.689    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.806 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.806    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.923 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.923    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.040 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.040    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.197 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.082    38.279    alum/temp_out0[23]
    SLICE_X48Y15         LUT3 (Prop_lut3_I0_O)        0.332    38.611 r  alum/D_registers_q[7][22]_i_51/O
                         net (fo=1, routed)           0.000    38.611    alum/D_registers_q[7][22]_i_51_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.161 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.161    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.275 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.275    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.389 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.389    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.503 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.503    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.617 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.617    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.731 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.731    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.845 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.845    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.002 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.864    40.866    alum/temp_out0[22]
    SLICE_X49Y15         LUT3 (Prop_lut3_I0_O)        0.329    41.195 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.195    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.745 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.745    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.859 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.859    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.973 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.973    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.087 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.087    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.201 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.201    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.315 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.315    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.429 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.429    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.543 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.543    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.700 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.113    43.813    alum/temp_out0[21]
    SLICE_X47Y18         LUT3 (Prop_lut3_I0_O)        0.329    44.142 r  alum/D_registers_q[7][20]_i_52/O
                         net (fo=1, routed)           0.000    44.142    alum/D_registers_q[7][20]_i_52_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.692 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.692    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.806 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.806    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.920 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.920    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.034 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.034    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.148 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.148    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.262 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.262    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.376 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.009    45.385    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.542 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.133    46.675    alum/temp_out0[20]
    SLICE_X44Y15         LUT3 (Prop_lut3_I0_O)        0.329    47.004 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.004    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.554 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.554    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.668 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.668    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.782 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.782    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.896 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.896    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.010 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.010    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.124 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.124    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.238 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.238    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.352 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.352    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.509 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.987    49.496    alum/temp_out0[19]
    SLICE_X43Y14         LUT3 (Prop_lut3_I0_O)        0.329    49.825 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.825    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.375 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.375    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.489 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.489    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.603 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.603    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.717 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.717    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.831 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.831    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.945 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.945    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.059 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.059    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.173 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.173    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.330 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.651    51.980    alum/temp_out0[18]
    SLICE_X42Y20         LUT3 (Prop_lut3_I0_O)        0.329    52.309 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.309    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.842 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    52.842    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.959 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    52.959    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.076 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.076    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.193 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.193    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.310 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.009    53.319    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.436 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.436    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.553 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.553    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.670 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.670    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.827 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.854    54.681    alum/temp_out0[17]
    SLICE_X37Y21         LUT3 (Prop_lut3_I0_O)        0.332    55.013 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.013    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.563 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    55.563    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.677 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    55.677    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.791 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    55.791    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.905 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.009    55.914    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.028 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.028    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.142 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.142    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.256 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.256    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.370 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.370    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.527 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.221    57.749    alum/temp_out0[16]
    SLICE_X40Y15         LUT3 (Prop_lut3_I0_O)        0.329    58.078 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.078    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.628 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.628    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.742 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.742    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.856 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    58.856    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.970 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    58.970    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.084 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.084    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.198 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.198    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.312 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.312    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.426 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.426    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.583 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.046    60.628    alum/temp_out0[15]
    SLICE_X39Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    61.413 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.413    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.527 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.527    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.641 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.641    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.755 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    61.755    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.869 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    61.869    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.983 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    61.983    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.097 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.097    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.211 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.211    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.368 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.199    63.567    alum/temp_out0[14]
    SLICE_X38Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    64.367 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.367    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.484 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    64.484    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.601 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    64.601    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.718 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    64.718    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.835 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    64.835    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.952 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    64.952    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.069 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.069    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.186 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.186    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.343 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.078    66.421    alum/temp_out0[13]
    SLICE_X46Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    67.224 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.224    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.341 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.341    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.458 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.458    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.575 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.575    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.692 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.692    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.809 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.809    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.926 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.926    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.043 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.043    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.200 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.396    69.597    alum/temp_out0[12]
    SLICE_X47Y5          LUT3 (Prop_lut3_I0_O)        0.332    69.929 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.929    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.479 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.479    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.593 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.593    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.707 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.707    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.821 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.821    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.935 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.935    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.049 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.049    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.163 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.163    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.277 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.277    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.434 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.857    72.291    alum/temp_out0[11]
    SLICE_X50Y10         LUT3 (Prop_lut3_I0_O)        0.329    72.620 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.620    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.153 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.153    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.270 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.270    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.387 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.387    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.504 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.504    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.621 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.621    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.738 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.738    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.855 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.855    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.972 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.972    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.129 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.899    75.028    alum/temp_out0[10]
    SLICE_X51Y9          LUT3 (Prop_lut3_I0_O)        0.332    75.360 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.360    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.910 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.910    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.024 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.024    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.138 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.138    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.252 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.252    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.366 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.366    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.480 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.480    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.594 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.594    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.708 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.708    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.865 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.078    77.943    alum/temp_out0[9]
    SLICE_X49Y6          LUT3 (Prop_lut3_I0_O)        0.329    78.272 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.272    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.822 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.822    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.936 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.936    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.050 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.050    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.164 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.164    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.278 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.278    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.392 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.392    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.506 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.506    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.620 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.620    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.777 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.202    80.978    alum/temp_out0[8]
    SLICE_X42Y5          LUT3 (Prop_lut3_I0_O)        0.329    81.307 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.307    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.840 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.840    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.957 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.957    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.074 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.074    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.191 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.191    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.308 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.308    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.425 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.425    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.542 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.542    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.659 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.659    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.816 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.905    83.721    alum/temp_out0[7]
    SLICE_X35Y8          LUT3 (Prop_lut3_I0_O)        0.332    84.053 r  alum/D_registers_q[7][3]_i_161/O
                         net (fo=1, routed)           0.000    84.053    alum/D_registers_q[7][3]_i_161_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.603 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.603    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.717 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.717    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.831 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.831    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.945 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.945    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.059 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.059    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.173 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.173    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.287 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.287    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.444 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.203    86.647    alum/temp_out0[6]
    SLICE_X37Y6          LUT3 (Prop_lut3_I0_O)        0.329    86.976 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.976    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.526 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.526    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.640 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.640    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.754 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.754    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.868 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.868    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.982 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.982    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.096 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.096    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.210 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.210    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.324 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.324    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.481 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.088    89.569    alum/temp_out0[5]
    SLICE_X39Y1          LUT3 (Prop_lut3_I0_O)        0.329    89.898 r  alum/D_registers_q[7][3]_i_151/O
                         net (fo=1, routed)           0.000    89.898    alum/D_registers_q[7][3]_i_151_n_0
    SLICE_X39Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.448 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.448    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X39Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.562 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.562    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.676 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.676    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.790 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.790    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.904 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.904    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.018 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.018    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.132 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.132    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.289 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.089    92.378    alum/temp_out0[4]
    SLICE_X40Y0          LUT3 (Prop_lut3_I0_O)        0.329    92.707 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.707    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X40Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.257 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.257    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X40Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.371 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.371    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.485 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.485    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.599 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.599    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.713 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.713    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.827 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.827    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.941 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.941    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.055 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.055    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.212 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.952    95.164    alum/temp_out0[3]
    SLICE_X41Y0          LUT3 (Prop_lut3_I0_O)        0.329    95.493 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.493    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X41Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.043 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.043    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X41Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.157 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.157    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.271 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.271    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.385 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.385    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.499 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.499    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.613 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.613    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.727 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.727    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.841 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.841    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.998 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.901    97.900    alum/temp_out0[2]
    SLICE_X45Y4          LUT3 (Prop_lut3_I0_O)        0.329    98.229 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    98.229    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.779 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    98.779    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.893 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    98.893    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.007 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    99.007    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.121 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    99.121    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.235 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    99.235    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.349 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    99.349    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.463 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    99.463    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.577 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.577    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.734 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.066   100.800    alum/temp_out0[1]
    SLICE_X53Y4          LUT3 (Prop_lut3_I0_O)        0.329   101.129 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   101.129    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X53Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.679 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.679    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.793 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   101.793    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.907 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   101.907    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.021 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   102.021    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.135 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.135    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.249 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.249    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.363 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.363    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.477 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.477    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.634 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.407   103.041    sm/temp_out0[0]
    SLICE_X53Y13         LUT5 (Prop_lut5_I4_O)        0.329   103.370 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.797   104.166    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X45Y16         LUT4 (Prop_lut4_I1_O)        0.124   104.290 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.412   104.703    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X45Y16         LUT6 (Prop_lut6_I0_O)        0.124   104.827 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.236   106.063    display/M_alum_out[0]
    SLICE_X46Y5          LUT6 (Prop_lut6_I5_O)        0.124   106.187 r  display/ram_reg_i_44/O
                         net (fo=2, routed)           0.658   106.845    sm/ram_reg[0]
    SLICE_X46Y4          LUT4 (Prop_lut4_I0_O)        0.124   106.969 r  sm/ram_reg_i_13/O
                         net (fo=1, routed)           0.677   107.646    brams/bram1/ADDRARDADDR[0]
    RAMB18_X1Y2          RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.493   116.008    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y2          RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.187   116.196    
                         clock uncertainty           -0.035   116.161    
    RAMB18_X1Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   115.595    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        115.595    
                         arrival time                        -107.646    
  -------------------------------------------------------------------
                         slack                                  7.948    

Slack (MET) :             8.168ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.798ns  (logic 60.516ns (58.869%)  route 42.283ns (41.132%))
  Logic Levels:           321  (CARRY4=284 LUT2=2 LUT3=27 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 115.956 - 111.111 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.562     5.146    sm/clk
    SLICE_X34Y10         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y10         FDRE (Prop_fdre_C_Q)         0.518     5.664 r  sm/D_states_q_reg[6]/Q
                         net (fo=181, routed)         1.617     7.282    sm/D_states_q[6]
    SLICE_X38Y2          LUT3 (Prop_lut3_I2_O)        0.150     7.432 f  sm/ram_reg_i_177/O
                         net (fo=1, routed)           0.800     8.231    sm/ram_reg_i_177_n_0
    SLICE_X38Y3          LUT6 (Prop_lut6_I0_O)        0.328     8.559 r  sm/ram_reg_i_153/O
                         net (fo=1, routed)           0.306     8.865    sm/ram_reg_i_153_n_0
    SLICE_X38Y4          LUT6 (Prop_lut6_I5_O)        0.124     8.989 r  sm/ram_reg_i_124/O
                         net (fo=64, routed)          1.539    10.529    L_reg/M_sm_ra1[0]
    SLICE_X61Y16         LUT6 (Prop_lut6_I4_O)        0.124    10.653 r  L_reg/D_registers_q[7][31]_i_119/O
                         net (fo=2, routed)           0.977    11.630    L_reg/D_registers_q[7][31]_i_119_n_0
    SLICE_X61Y17         LUT3 (Prop_lut3_I2_O)        0.152    11.782 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          1.287    13.069    sm/M_alum_a[31]
    SLICE_X54Y6          LUT2 (Prop_lut2_I1_O)        0.326    13.395 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    13.395    alum/S[0]
    SLICE_X54Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.908 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    13.908    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.025 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    14.025    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.142 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    14.142    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.259 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    14.259    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.376 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.376    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.493 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.493    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.610 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    14.610    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.727 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    14.727    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.981 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          0.942    15.923    alum/temp_out0[31]
    SLICE_X55Y6          LUT3 (Prop_lut3_I0_O)        0.367    16.290 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.290    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.840 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.840    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.954 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.954    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.068 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.068    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.182 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.182    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.296 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.296    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.410 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.410    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.524 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.524    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.638 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.638    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.795 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.089    18.884    alum/temp_out0[30]
    SLICE_X56Y6          LUT3 (Prop_lut3_I0_O)        0.329    19.213 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    19.213    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.746 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.746    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.863 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.863    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.980 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.980    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.097 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    20.097    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.214 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.214    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.331 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.331    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.448 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.448    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.565 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.565    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.722 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.648    21.370    alum/temp_out0[29]
    SLICE_X57Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    22.158 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    22.158    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.272 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    22.272    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.386 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.386    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.500 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    22.500    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.614 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.614    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.728 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.728    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.842 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.842    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.956 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    22.956    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.113 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.854    23.967    alum/temp_out0[28]
    SLICE_X56Y15         LUT3 (Prop_lut3_I0_O)        0.329    24.296 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.296    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.829 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.829    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.946 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    24.946    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.063 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.063    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.180 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.180    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.297 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.297    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.414 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.414    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.531 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.531    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.648 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.648    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.805 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.077    26.882    alum/temp_out0[27]
    SLICE_X53Y14         LUT3 (Prop_lut3_I0_O)        0.332    27.214 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.214    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.764 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.764    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.878 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.878    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.992 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.992    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.106 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.106    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.220 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.220    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.334 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.334    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.448 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.448    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.562 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.562    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.719 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.055    29.775    alum/temp_out0[26]
    SLICE_X54Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    30.575 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    30.575    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.692 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    30.692    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.809 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    30.809    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.926 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    30.926    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.043 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    31.043    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.160 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    31.160    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.277 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.277    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.394 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.394    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.551 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          0.823    32.374    alum/temp_out0[25]
    SLICE_X55Y15         LUT3 (Prop_lut3_I0_O)        0.332    32.706 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    32.706    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.256 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.256    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.370 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.370    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.484 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.484    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.598 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.598    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.712 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.712    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.826 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.826    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.939 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    33.939    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.053 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.053    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.210 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.210    35.421    alum/temp_out0[24]
    SLICE_X52Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    36.221 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.221    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.338 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.338    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.455 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.455    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.572 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.572    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.689 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.689    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.806 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.806    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.923 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.923    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.040 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.040    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.197 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.082    38.279    alum/temp_out0[23]
    SLICE_X48Y15         LUT3 (Prop_lut3_I0_O)        0.332    38.611 r  alum/D_registers_q[7][22]_i_51/O
                         net (fo=1, routed)           0.000    38.611    alum/D_registers_q[7][22]_i_51_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.161 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.161    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.275 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.275    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.389 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.389    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.503 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.503    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.617 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.617    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.731 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.731    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.845 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.845    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.002 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.864    40.866    alum/temp_out0[22]
    SLICE_X49Y15         LUT3 (Prop_lut3_I0_O)        0.329    41.195 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.195    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.745 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.745    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.859 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.859    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.973 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.973    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.087 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.087    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.201 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.201    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.315 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.315    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.429 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.429    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.543 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.543    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.700 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.113    43.813    alum/temp_out0[21]
    SLICE_X47Y18         LUT3 (Prop_lut3_I0_O)        0.329    44.142 r  alum/D_registers_q[7][20]_i_52/O
                         net (fo=1, routed)           0.000    44.142    alum/D_registers_q[7][20]_i_52_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.692 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.692    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.806 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.806    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.920 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.920    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.034 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.034    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.148 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.148    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.262 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.262    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.376 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.009    45.385    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.542 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.133    46.675    alum/temp_out0[20]
    SLICE_X44Y15         LUT3 (Prop_lut3_I0_O)        0.329    47.004 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.004    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.554 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.554    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.668 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.668    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.782 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.782    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.896 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.896    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.010 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.010    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.124 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.124    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.238 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.238    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.352 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.352    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.509 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.987    49.496    alum/temp_out0[19]
    SLICE_X43Y14         LUT3 (Prop_lut3_I0_O)        0.329    49.825 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.825    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.375 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.375    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.489 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.489    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.603 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.603    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.717 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.717    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.831 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.831    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.945 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.945    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.059 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.059    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.173 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.173    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.330 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.651    51.980    alum/temp_out0[18]
    SLICE_X42Y20         LUT3 (Prop_lut3_I0_O)        0.329    52.309 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.309    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.842 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    52.842    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.959 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    52.959    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.076 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.076    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.193 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.193    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.310 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.009    53.319    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.436 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.436    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.553 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.553    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.670 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.670    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.827 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.854    54.681    alum/temp_out0[17]
    SLICE_X37Y21         LUT3 (Prop_lut3_I0_O)        0.332    55.013 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.013    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.563 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    55.563    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.677 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    55.677    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.791 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    55.791    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.905 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.009    55.914    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.028 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.028    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.142 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.142    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.256 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.256    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.370 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.370    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.527 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.221    57.749    alum/temp_out0[16]
    SLICE_X40Y15         LUT3 (Prop_lut3_I0_O)        0.329    58.078 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.078    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.628 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.628    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.742 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.742    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.856 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    58.856    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.970 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    58.970    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.084 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.084    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.198 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.198    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.312 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.312    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.426 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.426    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.583 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.046    60.628    alum/temp_out0[15]
    SLICE_X39Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    61.413 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.413    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.527 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.527    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.641 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.641    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.755 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    61.755    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.869 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    61.869    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.983 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    61.983    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.097 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.097    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.211 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.211    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.368 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.199    63.567    alum/temp_out0[14]
    SLICE_X38Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    64.367 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.367    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.484 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    64.484    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.601 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    64.601    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.718 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    64.718    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.835 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    64.835    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.952 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    64.952    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.069 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.069    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.186 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.186    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.343 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.078    66.421    alum/temp_out0[13]
    SLICE_X46Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    67.224 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.224    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.341 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.341    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.458 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.458    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.575 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.575    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.692 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.692    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.809 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.809    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.926 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.926    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.043 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.043    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.200 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.396    69.597    alum/temp_out0[12]
    SLICE_X47Y5          LUT3 (Prop_lut3_I0_O)        0.332    69.929 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.929    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.479 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.479    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.593 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.593    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.707 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.707    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.821 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.821    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.935 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.935    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.049 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.049    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.163 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.163    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.277 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.277    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.434 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.857    72.291    alum/temp_out0[11]
    SLICE_X50Y10         LUT3 (Prop_lut3_I0_O)        0.329    72.620 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.620    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.153 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.153    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.270 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.270    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.387 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.387    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.504 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.504    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.621 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.621    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.738 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.738    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.855 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.855    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.972 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.972    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.129 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.899    75.028    alum/temp_out0[10]
    SLICE_X51Y9          LUT3 (Prop_lut3_I0_O)        0.332    75.360 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.360    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.910 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.910    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.024 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.024    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.138 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.138    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.252 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.252    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.366 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.366    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.480 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.480    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.594 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.594    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.708 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.708    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.865 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.078    77.943    alum/temp_out0[9]
    SLICE_X49Y6          LUT3 (Prop_lut3_I0_O)        0.329    78.272 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.272    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.822 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.822    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.936 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.936    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.050 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.050    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.164 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.164    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.278 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.278    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.392 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.392    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.506 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.506    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.620 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.620    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.777 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.202    80.978    alum/temp_out0[8]
    SLICE_X42Y5          LUT3 (Prop_lut3_I0_O)        0.329    81.307 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.307    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.840 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.840    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.957 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.957    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.074 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.074    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.191 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.191    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.308 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.308    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.425 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.425    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.542 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.542    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.659 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.659    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.816 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.905    83.721    alum/temp_out0[7]
    SLICE_X35Y8          LUT3 (Prop_lut3_I0_O)        0.332    84.053 r  alum/D_registers_q[7][3]_i_161/O
                         net (fo=1, routed)           0.000    84.053    alum/D_registers_q[7][3]_i_161_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.603 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.603    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.717 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.717    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.831 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.831    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.945 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.945    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.059 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.059    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.173 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.173    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.287 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.287    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.444 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.203    86.647    alum/temp_out0[6]
    SLICE_X37Y6          LUT3 (Prop_lut3_I0_O)        0.329    86.976 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.976    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.526 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.526    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.640 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.640    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.754 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.754    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.868 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.868    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.982 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.982    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.096 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.096    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.210 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.210    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.324 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.324    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.481 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.088    89.569    alum/temp_out0[5]
    SLICE_X39Y1          LUT3 (Prop_lut3_I0_O)        0.329    89.898 r  alum/D_registers_q[7][3]_i_151/O
                         net (fo=1, routed)           0.000    89.898    alum/D_registers_q[7][3]_i_151_n_0
    SLICE_X39Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.448 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.448    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X39Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.562 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.562    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.676 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.676    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.790 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.790    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.904 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.904    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.018 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.018    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.132 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.132    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.289 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.089    92.378    alum/temp_out0[4]
    SLICE_X40Y0          LUT3 (Prop_lut3_I0_O)        0.329    92.707 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.707    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X40Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.257 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.257    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X40Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.371 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.371    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.485 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.485    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.599 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.599    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.713 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.713    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.827 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.827    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.941 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.941    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.055 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.055    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.212 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.952    95.164    alum/temp_out0[3]
    SLICE_X41Y0          LUT3 (Prop_lut3_I0_O)        0.329    95.493 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.493    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X41Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.043 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.043    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X41Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.157 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.157    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.271 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.271    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.385 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.385    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.499 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.499    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.613 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.613    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.727 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.727    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.841 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.841    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.998 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.901    97.900    alum/temp_out0[2]
    SLICE_X45Y4          LUT3 (Prop_lut3_I0_O)        0.329    98.229 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    98.229    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.779 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    98.779    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.893 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    98.893    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.007 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    99.007    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.121 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    99.121    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.235 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    99.235    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.349 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    99.349    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.463 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    99.463    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.577 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.577    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.734 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.066   100.800    alum/temp_out0[1]
    SLICE_X53Y4          LUT3 (Prop_lut3_I0_O)        0.329   101.129 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   101.129    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X53Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.679 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.679    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.793 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   101.793    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.907 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   101.907    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.021 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   102.021    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.135 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.135    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.249 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.249    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.363 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.363    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.477 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.477    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.634 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.407   103.041    sm/temp_out0[0]
    SLICE_X53Y13         LUT5 (Prop_lut5_I4_O)        0.329   103.370 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.797   104.166    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X45Y16         LUT4 (Prop_lut4_I1_O)        0.124   104.290 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.412   104.703    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X45Y16         LUT6 (Prop_lut6_I0_O)        0.124   104.827 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          0.983   105.809    sm/D_states_q_reg[4]_0[0]
    SLICE_X31Y13         LUT2 (Prop_lut2_I1_O)        0.118   105.927 f  sm/D_states_q[4]_i_8/O
                         net (fo=3, routed)           0.463   106.391    sm/D_states_q[4]_i_8_n_0
    SLICE_X30Y11         LUT6 (Prop_lut6_I2_O)        0.326   106.717 f  sm/D_states_q[4]_i_2/O
                         net (fo=1, routed)           0.719   107.436    sm/D_states_q[4]_i_2_n_0
    SLICE_X32Y13         LUT6 (Prop_lut6_I0_O)        0.124   107.560 r  sm/D_states_q[4]_i_1/O
                         net (fo=1, routed)           0.385   107.945    sm/D_states_d__0[4]
    SLICE_X32Y13         FDSE                                         r  sm/D_states_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.440   115.956    sm/clk
    SLICE_X32Y13         FDSE                                         r  sm/D_states_q_reg[4]/C
                         clock pessimism              0.259   116.215    
                         clock uncertainty           -0.035   116.180    
    SLICE_X32Y13         FDSE (Setup_fdse_C_D)       -0.067   116.113    sm/D_states_q_reg[4]
  -------------------------------------------------------------------
                         required time                        116.113    
                         arrival time                        -107.945    
  -------------------------------------------------------------------
                         slack                                  8.168    

Slack (MET) :             8.313ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.654ns  (logic 60.516ns (58.951%)  route 42.138ns (41.049%))
  Logic Levels:           321  (CARRY4=284 LUT2=1 LUT3=27 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 115.957 - 111.111 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.562     5.146    sm/clk
    SLICE_X34Y10         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y10         FDRE (Prop_fdre_C_Q)         0.518     5.664 r  sm/D_states_q_reg[6]/Q
                         net (fo=181, routed)         1.617     7.282    sm/D_states_q[6]
    SLICE_X38Y2          LUT3 (Prop_lut3_I2_O)        0.150     7.432 f  sm/ram_reg_i_177/O
                         net (fo=1, routed)           0.800     8.231    sm/ram_reg_i_177_n_0
    SLICE_X38Y3          LUT6 (Prop_lut6_I0_O)        0.328     8.559 r  sm/ram_reg_i_153/O
                         net (fo=1, routed)           0.306     8.865    sm/ram_reg_i_153_n_0
    SLICE_X38Y4          LUT6 (Prop_lut6_I5_O)        0.124     8.989 r  sm/ram_reg_i_124/O
                         net (fo=64, routed)          1.539    10.529    L_reg/M_sm_ra1[0]
    SLICE_X61Y16         LUT6 (Prop_lut6_I4_O)        0.124    10.653 r  L_reg/D_registers_q[7][31]_i_119/O
                         net (fo=2, routed)           0.977    11.630    L_reg/D_registers_q[7][31]_i_119_n_0
    SLICE_X61Y17         LUT3 (Prop_lut3_I2_O)        0.152    11.782 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          1.287    13.069    sm/M_alum_a[31]
    SLICE_X54Y6          LUT2 (Prop_lut2_I1_O)        0.326    13.395 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    13.395    alum/S[0]
    SLICE_X54Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.908 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    13.908    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.025 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    14.025    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.142 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    14.142    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.259 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    14.259    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.376 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.376    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.493 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.493    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.610 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    14.610    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.727 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    14.727    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.981 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          0.942    15.923    alum/temp_out0[31]
    SLICE_X55Y6          LUT3 (Prop_lut3_I0_O)        0.367    16.290 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.290    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.840 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.840    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.954 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.954    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.068 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.068    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.182 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.182    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.296 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.296    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.410 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.410    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.524 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.524    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.638 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.638    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.795 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.089    18.884    alum/temp_out0[30]
    SLICE_X56Y6          LUT3 (Prop_lut3_I0_O)        0.329    19.213 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    19.213    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.746 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.746    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.863 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.863    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.980 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.980    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.097 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    20.097    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.214 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.214    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.331 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.331    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.448 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.448    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.565 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.565    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.722 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.648    21.370    alum/temp_out0[29]
    SLICE_X57Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    22.158 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    22.158    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.272 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    22.272    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.386 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.386    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.500 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    22.500    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.614 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.614    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.728 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.728    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.842 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.842    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.956 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    22.956    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.113 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.854    23.967    alum/temp_out0[28]
    SLICE_X56Y15         LUT3 (Prop_lut3_I0_O)        0.329    24.296 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.296    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.829 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.829    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.946 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    24.946    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.063 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.063    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.180 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.180    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.297 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.297    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.414 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.414    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.531 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.531    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.648 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.648    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.805 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.077    26.882    alum/temp_out0[27]
    SLICE_X53Y14         LUT3 (Prop_lut3_I0_O)        0.332    27.214 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.214    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.764 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.764    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.878 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.878    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.992 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.992    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.106 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.106    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.220 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.220    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.334 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.334    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.448 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.448    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.562 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.562    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.719 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.055    29.775    alum/temp_out0[26]
    SLICE_X54Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    30.575 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    30.575    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.692 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    30.692    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.809 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    30.809    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.926 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    30.926    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.043 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    31.043    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.160 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    31.160    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.277 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.277    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.394 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.394    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.551 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          0.823    32.374    alum/temp_out0[25]
    SLICE_X55Y15         LUT3 (Prop_lut3_I0_O)        0.332    32.706 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    32.706    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.256 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.256    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.370 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.370    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.484 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.484    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.598 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.598    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.712 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.712    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.826 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.826    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.939 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    33.939    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.053 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.053    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.210 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.210    35.421    alum/temp_out0[24]
    SLICE_X52Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    36.221 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.221    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.338 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.338    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.455 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.455    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.572 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.572    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.689 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.689    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.806 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.806    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.923 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.923    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.040 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.040    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.197 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.082    38.279    alum/temp_out0[23]
    SLICE_X48Y15         LUT3 (Prop_lut3_I0_O)        0.332    38.611 r  alum/D_registers_q[7][22]_i_51/O
                         net (fo=1, routed)           0.000    38.611    alum/D_registers_q[7][22]_i_51_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.161 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.161    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.275 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.275    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.389 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.389    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.503 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.503    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.617 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.617    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.731 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.731    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.845 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.845    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.002 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.864    40.866    alum/temp_out0[22]
    SLICE_X49Y15         LUT3 (Prop_lut3_I0_O)        0.329    41.195 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.195    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.745 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.745    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.859 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.859    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.973 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.973    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.087 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.087    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.201 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.201    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.315 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.315    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.429 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.429    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.543 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.543    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.700 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.113    43.813    alum/temp_out0[21]
    SLICE_X47Y18         LUT3 (Prop_lut3_I0_O)        0.329    44.142 r  alum/D_registers_q[7][20]_i_52/O
                         net (fo=1, routed)           0.000    44.142    alum/D_registers_q[7][20]_i_52_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.692 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.692    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.806 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.806    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.920 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.920    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.034 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.034    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.148 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.148    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.262 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.262    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.376 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.009    45.385    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.542 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.133    46.675    alum/temp_out0[20]
    SLICE_X44Y15         LUT3 (Prop_lut3_I0_O)        0.329    47.004 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.004    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.554 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.554    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.668 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.668    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.782 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.782    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.896 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.896    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.010 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.010    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.124 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.124    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.238 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.238    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.352 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.352    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.509 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.987    49.496    alum/temp_out0[19]
    SLICE_X43Y14         LUT3 (Prop_lut3_I0_O)        0.329    49.825 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.825    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.375 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.375    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.489 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.489    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.603 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.603    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.717 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.717    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.831 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.831    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.945 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.945    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.059 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.059    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.173 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.173    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.330 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.651    51.980    alum/temp_out0[18]
    SLICE_X42Y20         LUT3 (Prop_lut3_I0_O)        0.329    52.309 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.309    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.842 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    52.842    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.959 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    52.959    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.076 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.076    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.193 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.193    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.310 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.009    53.319    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.436 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.436    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.553 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.553    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.670 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.670    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.827 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.854    54.681    alum/temp_out0[17]
    SLICE_X37Y21         LUT3 (Prop_lut3_I0_O)        0.332    55.013 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.013    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.563 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    55.563    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.677 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    55.677    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.791 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    55.791    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.905 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.009    55.914    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.028 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.028    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.142 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.142    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.256 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.256    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.370 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.370    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.527 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.221    57.749    alum/temp_out0[16]
    SLICE_X40Y15         LUT3 (Prop_lut3_I0_O)        0.329    58.078 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.078    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.628 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.628    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.742 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.742    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.856 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    58.856    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.970 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    58.970    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.084 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.084    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.198 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.198    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.312 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.312    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.426 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.426    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.583 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.046    60.628    alum/temp_out0[15]
    SLICE_X39Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    61.413 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.413    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.527 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.527    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.641 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.641    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.755 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    61.755    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.869 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    61.869    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.983 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    61.983    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.097 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.097    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.211 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.211    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.368 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.199    63.567    alum/temp_out0[14]
    SLICE_X38Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    64.367 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.367    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.484 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    64.484    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.601 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    64.601    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.718 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    64.718    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.835 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    64.835    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.952 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    64.952    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.069 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.069    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.186 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.186    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.343 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.078    66.421    alum/temp_out0[13]
    SLICE_X46Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    67.224 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.224    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.341 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.341    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.458 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.458    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.575 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.575    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.692 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.692    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.809 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.809    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.926 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.926    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.043 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.043    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.200 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.396    69.597    alum/temp_out0[12]
    SLICE_X47Y5          LUT3 (Prop_lut3_I0_O)        0.332    69.929 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.929    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.479 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.479    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.593 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.593    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.707 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.707    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.821 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.821    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.935 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.935    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.049 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.049    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.163 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.163    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.277 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.277    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.434 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.857    72.291    alum/temp_out0[11]
    SLICE_X50Y10         LUT3 (Prop_lut3_I0_O)        0.329    72.620 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.620    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.153 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.153    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.270 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.270    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.387 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.387    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.504 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.504    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.621 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.621    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.738 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.738    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.855 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.855    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.972 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.972    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.129 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.899    75.028    alum/temp_out0[10]
    SLICE_X51Y9          LUT3 (Prop_lut3_I0_O)        0.332    75.360 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.360    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.910 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.910    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.024 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.024    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.138 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.138    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.252 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.252    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.366 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.366    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.480 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.480    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.594 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.594    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.708 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.708    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.865 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.078    77.943    alum/temp_out0[9]
    SLICE_X49Y6          LUT3 (Prop_lut3_I0_O)        0.329    78.272 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.272    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.822 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.822    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.936 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.936    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.050 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.050    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.164 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.164    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.278 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.278    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.392 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.392    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.506 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.506    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.620 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.620    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.777 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.202    80.978    alum/temp_out0[8]
    SLICE_X42Y5          LUT3 (Prop_lut3_I0_O)        0.329    81.307 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.307    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.840 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.840    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.957 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.957    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.074 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.074    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.191 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.191    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.308 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.308    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.425 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.425    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.542 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.542    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.659 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.659    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.816 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.905    83.721    alum/temp_out0[7]
    SLICE_X35Y8          LUT3 (Prop_lut3_I0_O)        0.332    84.053 r  alum/D_registers_q[7][3]_i_161/O
                         net (fo=1, routed)           0.000    84.053    alum/D_registers_q[7][3]_i_161_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.603 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.603    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.717 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.717    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.831 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.831    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.945 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.945    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.059 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.059    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.173 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.173    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.287 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.287    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.444 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.203    86.647    alum/temp_out0[6]
    SLICE_X37Y6          LUT3 (Prop_lut3_I0_O)        0.329    86.976 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.976    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.526 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.526    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.640 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.640    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.754 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.754    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.868 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.868    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.982 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.982    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.096 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.096    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.210 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.210    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.324 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.324    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.481 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.088    89.569    alum/temp_out0[5]
    SLICE_X39Y1          LUT3 (Prop_lut3_I0_O)        0.329    89.898 r  alum/D_registers_q[7][3]_i_151/O
                         net (fo=1, routed)           0.000    89.898    alum/D_registers_q[7][3]_i_151_n_0
    SLICE_X39Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.448 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.448    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X39Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.562 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.562    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.676 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.676    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.790 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.790    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.904 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.904    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.018 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.018    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.132 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.132    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.289 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.089    92.378    alum/temp_out0[4]
    SLICE_X40Y0          LUT3 (Prop_lut3_I0_O)        0.329    92.707 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.707    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X40Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.257 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.257    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X40Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.371 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.371    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.485 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.485    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.599 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.599    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.713 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.713    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.827 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.827    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.941 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.941    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.055 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.055    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.212 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.952    95.164    alum/temp_out0[3]
    SLICE_X41Y0          LUT3 (Prop_lut3_I0_O)        0.329    95.493 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.493    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X41Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.043 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.043    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X41Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.157 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.157    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.271 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.271    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.385 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.385    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.499 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.499    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.613 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.613    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.727 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.727    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.841 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.841    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.998 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.901    97.900    alum/temp_out0[2]
    SLICE_X45Y4          LUT3 (Prop_lut3_I0_O)        0.329    98.229 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    98.229    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.779 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    98.779    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.893 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    98.893    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.007 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    99.007    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.121 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    99.121    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.235 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    99.235    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.349 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    99.349    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.463 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    99.463    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.577 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.577    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.734 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.066   100.800    alum/temp_out0[1]
    SLICE_X53Y4          LUT3 (Prop_lut3_I0_O)        0.329   101.129 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   101.129    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X53Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.679 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.679    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.793 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   101.793    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.907 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   101.907    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.021 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   102.021    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.135 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.135    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.249 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.249    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.363 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.363    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.477 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.477    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.634 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.407   103.041    sm/temp_out0[0]
    SLICE_X53Y13         LUT5 (Prop_lut5_I4_O)        0.329   103.370 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.797   104.166    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X45Y16         LUT4 (Prop_lut4_I1_O)        0.124   104.290 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.412   104.703    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X45Y16         LUT6 (Prop_lut6_I0_O)        0.124   104.827 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          0.932   105.759    sm/D_states_q_reg[4]_0[0]
    SLICE_X31Y15         LUT5 (Prop_lut5_I2_O)        0.118   105.877 r  sm/D_states_q[4]_i_13/O
                         net (fo=2, routed)           0.499   106.376    sm/D_states_q[4]_i_13_n_0
    SLICE_X31Y13         LUT6 (Prop_lut6_I2_O)        0.326   106.702 r  sm/D_states_q[3]_i_3/O
                         net (fo=1, routed)           0.455   107.156    sm/D_states_q[3]_i_3_n_0
    SLICE_X31Y13         LUT6 (Prop_lut6_I2_O)        0.124   107.280 r  sm/D_states_q[3]_i_1/O
                         net (fo=1, routed)           0.520   107.800    sm/D_states_d__0[3]
    SLICE_X31Y12         FDSE                                         r  sm/D_states_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.441   115.957    sm/clk
    SLICE_X31Y12         FDSE                                         r  sm/D_states_q_reg[3]/C
                         clock pessimism              0.259   116.216    
                         clock uncertainty           -0.035   116.181    
    SLICE_X31Y12         FDSE (Setup_fdse_C_D)       -0.067   116.114    sm/D_states_q_reg[3]
  -------------------------------------------------------------------
                         required time                        116.114    
                         arrival time                        -107.801    
  -------------------------------------------------------------------
                         slack                                  8.313    

Slack (MET) :             8.354ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.713ns  (logic 60.516ns (58.917%)  route 42.197ns (41.083%))
  Logic Levels:           321  (CARRY4=284 LUT2=2 LUT3=27 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 115.959 - 111.111 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.562     5.146    sm/clk
    SLICE_X34Y10         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y10         FDRE (Prop_fdre_C_Q)         0.518     5.664 r  sm/D_states_q_reg[6]/Q
                         net (fo=181, routed)         1.617     7.282    sm/D_states_q[6]
    SLICE_X38Y2          LUT3 (Prop_lut3_I2_O)        0.150     7.432 f  sm/ram_reg_i_177/O
                         net (fo=1, routed)           0.800     8.231    sm/ram_reg_i_177_n_0
    SLICE_X38Y3          LUT6 (Prop_lut6_I0_O)        0.328     8.559 r  sm/ram_reg_i_153/O
                         net (fo=1, routed)           0.306     8.865    sm/ram_reg_i_153_n_0
    SLICE_X38Y4          LUT6 (Prop_lut6_I5_O)        0.124     8.989 r  sm/ram_reg_i_124/O
                         net (fo=64, routed)          1.539    10.529    L_reg/M_sm_ra1[0]
    SLICE_X61Y16         LUT6 (Prop_lut6_I4_O)        0.124    10.653 r  L_reg/D_registers_q[7][31]_i_119/O
                         net (fo=2, routed)           0.977    11.630    L_reg/D_registers_q[7][31]_i_119_n_0
    SLICE_X61Y17         LUT3 (Prop_lut3_I2_O)        0.152    11.782 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          1.287    13.069    sm/M_alum_a[31]
    SLICE_X54Y6          LUT2 (Prop_lut2_I1_O)        0.326    13.395 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    13.395    alum/S[0]
    SLICE_X54Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.908 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    13.908    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.025 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    14.025    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.142 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    14.142    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.259 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    14.259    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.376 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.376    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.493 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.493    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.610 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    14.610    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.727 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    14.727    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.981 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          0.942    15.923    alum/temp_out0[31]
    SLICE_X55Y6          LUT3 (Prop_lut3_I0_O)        0.367    16.290 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.290    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.840 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.840    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.954 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.954    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.068 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.068    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.182 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.182    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.296 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.296    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.410 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.410    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.524 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.524    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.638 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.638    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.795 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.089    18.884    alum/temp_out0[30]
    SLICE_X56Y6          LUT3 (Prop_lut3_I0_O)        0.329    19.213 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    19.213    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.746 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.746    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.863 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.863    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.980 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.980    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.097 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    20.097    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.214 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.214    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.331 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.331    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.448 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.448    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.565 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.565    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.722 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.648    21.370    alum/temp_out0[29]
    SLICE_X57Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    22.158 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    22.158    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.272 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    22.272    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.386 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.386    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.500 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    22.500    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.614 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.614    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.728 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.728    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.842 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.842    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.956 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    22.956    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.113 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.854    23.967    alum/temp_out0[28]
    SLICE_X56Y15         LUT3 (Prop_lut3_I0_O)        0.329    24.296 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.296    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.829 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.829    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.946 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    24.946    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.063 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.063    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.180 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.180    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.297 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.297    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.414 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.414    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.531 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.531    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.648 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.648    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.805 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.077    26.882    alum/temp_out0[27]
    SLICE_X53Y14         LUT3 (Prop_lut3_I0_O)        0.332    27.214 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.214    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.764 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.764    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.878 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.878    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.992 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.992    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.106 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.106    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.220 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.220    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.334 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.334    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.448 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.448    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.562 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.562    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.719 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.055    29.775    alum/temp_out0[26]
    SLICE_X54Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    30.575 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    30.575    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.692 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    30.692    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.809 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    30.809    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.926 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    30.926    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.043 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    31.043    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.160 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    31.160    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.277 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.277    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.394 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.394    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.551 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          0.823    32.374    alum/temp_out0[25]
    SLICE_X55Y15         LUT3 (Prop_lut3_I0_O)        0.332    32.706 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    32.706    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.256 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.256    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.370 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.370    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.484 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.484    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.598 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.598    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.712 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.712    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.826 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.826    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.939 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    33.939    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.053 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.053    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.210 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.210    35.421    alum/temp_out0[24]
    SLICE_X52Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    36.221 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.221    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.338 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.338    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.455 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.455    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.572 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.572    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.689 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.689    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.806 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.806    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.923 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.923    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.040 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.040    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.197 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.082    38.279    alum/temp_out0[23]
    SLICE_X48Y15         LUT3 (Prop_lut3_I0_O)        0.332    38.611 r  alum/D_registers_q[7][22]_i_51/O
                         net (fo=1, routed)           0.000    38.611    alum/D_registers_q[7][22]_i_51_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.161 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.161    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.275 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.275    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.389 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.389    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.503 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.503    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.617 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.617    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.731 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.731    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.845 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.845    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.002 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.864    40.866    alum/temp_out0[22]
    SLICE_X49Y15         LUT3 (Prop_lut3_I0_O)        0.329    41.195 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.195    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.745 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.745    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.859 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.859    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.973 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.973    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.087 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.087    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.201 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.201    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.315 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.315    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.429 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.429    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.543 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.543    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.700 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.113    43.813    alum/temp_out0[21]
    SLICE_X47Y18         LUT3 (Prop_lut3_I0_O)        0.329    44.142 r  alum/D_registers_q[7][20]_i_52/O
                         net (fo=1, routed)           0.000    44.142    alum/D_registers_q[7][20]_i_52_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.692 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.692    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.806 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.806    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.920 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.920    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.034 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.034    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.148 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.148    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.262 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.262    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.376 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.009    45.385    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.542 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.133    46.675    alum/temp_out0[20]
    SLICE_X44Y15         LUT3 (Prop_lut3_I0_O)        0.329    47.004 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.004    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.554 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.554    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.668 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.668    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.782 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.782    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.896 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.896    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.010 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.010    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.124 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.124    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.238 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.238    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.352 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.352    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.509 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.987    49.496    alum/temp_out0[19]
    SLICE_X43Y14         LUT3 (Prop_lut3_I0_O)        0.329    49.825 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.825    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.375 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.375    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.489 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.489    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.603 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.603    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.717 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.717    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.831 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.831    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.945 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.945    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.059 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.059    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.173 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.173    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.330 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.651    51.980    alum/temp_out0[18]
    SLICE_X42Y20         LUT3 (Prop_lut3_I0_O)        0.329    52.309 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.309    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.842 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    52.842    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.959 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    52.959    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.076 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.076    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.193 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.193    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.310 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.009    53.319    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.436 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.436    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.553 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.553    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.670 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.670    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.827 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.854    54.681    alum/temp_out0[17]
    SLICE_X37Y21         LUT3 (Prop_lut3_I0_O)        0.332    55.013 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.013    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.563 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    55.563    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.677 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    55.677    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.791 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    55.791    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.905 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.009    55.914    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.028 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.028    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.142 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.142    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.256 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.256    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.370 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.370    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.527 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.221    57.749    alum/temp_out0[16]
    SLICE_X40Y15         LUT3 (Prop_lut3_I0_O)        0.329    58.078 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.078    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.628 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.628    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.742 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.742    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.856 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    58.856    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.970 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    58.970    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.084 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.084    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.198 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.198    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.312 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.312    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.426 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.426    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.583 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.046    60.628    alum/temp_out0[15]
    SLICE_X39Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    61.413 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.413    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.527 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.527    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.641 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.641    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.755 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    61.755    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.869 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    61.869    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.983 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    61.983    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.097 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.097    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.211 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.211    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.368 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.199    63.567    alum/temp_out0[14]
    SLICE_X38Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    64.367 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.367    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.484 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    64.484    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.601 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    64.601    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.718 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    64.718    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.835 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    64.835    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.952 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    64.952    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.069 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.069    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.186 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.186    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.343 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.078    66.421    alum/temp_out0[13]
    SLICE_X46Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    67.224 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.224    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.341 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.341    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.458 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.458    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.575 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.575    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.692 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.692    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.809 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.809    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.926 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.926    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.043 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.043    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.200 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.396    69.597    alum/temp_out0[12]
    SLICE_X47Y5          LUT3 (Prop_lut3_I0_O)        0.332    69.929 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.929    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.479 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.479    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.593 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.593    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.707 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.707    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.821 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.821    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.935 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.935    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.049 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.049    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.163 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.163    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.277 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.277    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.434 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.857    72.291    alum/temp_out0[11]
    SLICE_X50Y10         LUT3 (Prop_lut3_I0_O)        0.329    72.620 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.620    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.153 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.153    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.270 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.270    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.387 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.387    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.504 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.504    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.621 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.621    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.738 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.738    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.855 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.855    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.972 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.972    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.129 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.899    75.028    alum/temp_out0[10]
    SLICE_X51Y9          LUT3 (Prop_lut3_I0_O)        0.332    75.360 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.360    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.910 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.910    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.024 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.024    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.138 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.138    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.252 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.252    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.366 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.366    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.480 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.480    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.594 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.594    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.708 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.708    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.865 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.078    77.943    alum/temp_out0[9]
    SLICE_X49Y6          LUT3 (Prop_lut3_I0_O)        0.329    78.272 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.272    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.822 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.822    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.936 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.936    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.050 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.050    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.164 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.164    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.278 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.278    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.392 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.392    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.506 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.506    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.620 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.620    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.777 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.202    80.978    alum/temp_out0[8]
    SLICE_X42Y5          LUT3 (Prop_lut3_I0_O)        0.329    81.307 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.307    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.840 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.840    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.957 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.957    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.074 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.074    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.191 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.191    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.308 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.308    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.425 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.425    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.542 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.542    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.659 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.659    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.816 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.905    83.721    alum/temp_out0[7]
    SLICE_X35Y8          LUT3 (Prop_lut3_I0_O)        0.332    84.053 r  alum/D_registers_q[7][3]_i_161/O
                         net (fo=1, routed)           0.000    84.053    alum/D_registers_q[7][3]_i_161_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.603 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.603    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.717 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.717    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.831 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.831    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.945 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.945    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.059 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.059    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.173 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.173    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.287 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.287    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.444 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.203    86.647    alum/temp_out0[6]
    SLICE_X37Y6          LUT3 (Prop_lut3_I0_O)        0.329    86.976 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.976    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.526 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.526    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.640 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.640    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.754 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.754    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.868 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.868    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.982 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.982    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.096 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.096    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.210 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.210    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.324 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.324    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.481 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.088    89.569    alum/temp_out0[5]
    SLICE_X39Y1          LUT3 (Prop_lut3_I0_O)        0.329    89.898 r  alum/D_registers_q[7][3]_i_151/O
                         net (fo=1, routed)           0.000    89.898    alum/D_registers_q[7][3]_i_151_n_0
    SLICE_X39Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.448 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.448    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X39Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.562 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.562    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.676 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.676    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.790 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.790    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.904 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.904    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.018 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.018    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.132 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.132    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.289 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.089    92.378    alum/temp_out0[4]
    SLICE_X40Y0          LUT3 (Prop_lut3_I0_O)        0.329    92.707 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.707    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X40Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.257 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.257    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X40Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.371 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.371    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.485 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.485    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.599 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.599    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.713 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.713    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.827 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.827    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.941 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.941    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.055 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.055    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.212 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.952    95.164    alum/temp_out0[3]
    SLICE_X41Y0          LUT3 (Prop_lut3_I0_O)        0.329    95.493 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.493    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X41Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.043 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.043    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X41Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.157 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.157    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.271 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.271    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.385 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.385    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.499 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.499    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.613 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.613    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.727 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.727    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.841 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.841    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.998 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.901    97.900    alum/temp_out0[2]
    SLICE_X45Y4          LUT3 (Prop_lut3_I0_O)        0.329    98.229 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    98.229    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.779 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    98.779    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.893 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    98.893    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.007 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    99.007    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.121 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    99.121    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.235 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    99.235    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.349 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    99.349    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.463 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    99.463    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.577 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.577    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.734 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.066   100.800    alum/temp_out0[1]
    SLICE_X53Y4          LUT3 (Prop_lut3_I0_O)        0.329   101.129 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   101.129    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X53Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.679 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.679    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.793 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   101.793    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.907 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   101.907    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.021 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   102.021    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.135 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.135    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.249 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.249    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.363 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.363    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.477 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.477    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.634 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.407   103.041    sm/temp_out0[0]
    SLICE_X53Y13         LUT5 (Prop_lut5_I4_O)        0.329   103.370 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.797   104.166    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X45Y16         LUT4 (Prop_lut4_I1_O)        0.124   104.290 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.412   104.703    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X45Y16         LUT6 (Prop_lut6_I0_O)        0.124   104.827 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          0.983   105.809    sm/D_states_q_reg[4]_0[0]
    SLICE_X31Y13         LUT2 (Prop_lut2_I1_O)        0.118   105.927 r  sm/D_states_q[4]_i_8/O
                         net (fo=3, routed)           0.852   106.779    sm/D_states_q[4]_i_8_n_0
    SLICE_X29Y14         LUT6 (Prop_lut6_I1_O)        0.326   107.105 r  sm/D_states_q[1]_i_5/O
                         net (fo=3, routed)           0.630   107.735    sm/D_states_q[1]_i_5_n_0
    SLICE_X29Y12         LUT6 (Prop_lut6_I3_O)        0.124   107.859 r  sm/D_states_q[1]_i_1/O
                         net (fo=1, routed)           0.000   107.859    sm/D_states_d__0[1]
    SLICE_X29Y12         FDRE                                         r  sm/D_states_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.443   115.959    sm/clk
    SLICE_X29Y12         FDRE                                         r  sm/D_states_q_reg[1]/C
                         clock pessimism              0.259   116.218    
                         clock uncertainty           -0.035   116.183    
    SLICE_X29Y12         FDRE (Setup_fdre_C_D)        0.031   116.214    sm/D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                        116.214    
                         arrival time                        -107.860    
  -------------------------------------------------------------------
                         slack                                  8.354    

Slack (MET) :             8.540ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.527ns  (logic 60.320ns (58.833%)  route 42.207ns (41.167%))
  Logic Levels:           321  (CARRY4=284 LUT2=1 LUT3=27 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 115.958 - 111.111 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.562     5.146    sm/clk
    SLICE_X34Y10         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y10         FDRE (Prop_fdre_C_Q)         0.518     5.664 r  sm/D_states_q_reg[6]/Q
                         net (fo=181, routed)         1.617     7.282    sm/D_states_q[6]
    SLICE_X38Y2          LUT3 (Prop_lut3_I2_O)        0.150     7.432 f  sm/ram_reg_i_177/O
                         net (fo=1, routed)           0.800     8.231    sm/ram_reg_i_177_n_0
    SLICE_X38Y3          LUT6 (Prop_lut6_I0_O)        0.328     8.559 r  sm/ram_reg_i_153/O
                         net (fo=1, routed)           0.306     8.865    sm/ram_reg_i_153_n_0
    SLICE_X38Y4          LUT6 (Prop_lut6_I5_O)        0.124     8.989 r  sm/ram_reg_i_124/O
                         net (fo=64, routed)          1.539    10.529    L_reg/M_sm_ra1[0]
    SLICE_X61Y16         LUT6 (Prop_lut6_I4_O)        0.124    10.653 r  L_reg/D_registers_q[7][31]_i_119/O
                         net (fo=2, routed)           0.977    11.630    L_reg/D_registers_q[7][31]_i_119_n_0
    SLICE_X61Y17         LUT3 (Prop_lut3_I2_O)        0.152    11.782 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          1.287    13.069    sm/M_alum_a[31]
    SLICE_X54Y6          LUT2 (Prop_lut2_I1_O)        0.326    13.395 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    13.395    alum/S[0]
    SLICE_X54Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.908 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    13.908    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.025 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    14.025    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.142 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    14.142    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.259 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    14.259    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.376 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.376    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.493 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.493    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.610 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    14.610    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.727 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    14.727    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.981 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          0.942    15.923    alum/temp_out0[31]
    SLICE_X55Y6          LUT3 (Prop_lut3_I0_O)        0.367    16.290 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.290    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.840 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.840    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.954 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.954    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.068 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.068    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.182 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.182    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.296 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.296    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.410 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.410    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.524 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.524    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.638 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.638    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.795 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.089    18.884    alum/temp_out0[30]
    SLICE_X56Y6          LUT3 (Prop_lut3_I0_O)        0.329    19.213 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    19.213    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.746 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.746    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.863 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.863    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.980 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.980    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.097 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    20.097    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.214 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.214    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.331 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.331    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.448 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.448    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.565 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.565    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.722 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.648    21.370    alum/temp_out0[29]
    SLICE_X57Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    22.158 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    22.158    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.272 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    22.272    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.386 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.386    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.500 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    22.500    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.614 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.614    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.728 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.728    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.842 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.842    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.956 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    22.956    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.113 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.854    23.967    alum/temp_out0[28]
    SLICE_X56Y15         LUT3 (Prop_lut3_I0_O)        0.329    24.296 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.296    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.829 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.829    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.946 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    24.946    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.063 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.063    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.180 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.180    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.297 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.297    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.414 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.414    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.531 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.531    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.648 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.648    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.805 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.077    26.882    alum/temp_out0[27]
    SLICE_X53Y14         LUT3 (Prop_lut3_I0_O)        0.332    27.214 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.214    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.764 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.764    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.878 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.878    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.992 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.992    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.106 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.106    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.220 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.220    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.334 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.334    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.448 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.448    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.562 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.562    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.719 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.055    29.775    alum/temp_out0[26]
    SLICE_X54Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    30.575 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    30.575    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.692 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    30.692    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.809 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    30.809    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.926 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    30.926    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.043 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    31.043    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.160 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    31.160    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.277 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.277    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.394 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.394    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.551 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          0.823    32.374    alum/temp_out0[25]
    SLICE_X55Y15         LUT3 (Prop_lut3_I0_O)        0.332    32.706 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    32.706    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.256 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.256    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.370 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.370    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.484 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.484    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.598 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.598    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.712 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.712    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.826 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.826    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.939 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    33.939    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.053 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.053    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.210 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.210    35.421    alum/temp_out0[24]
    SLICE_X52Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    36.221 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.221    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.338 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.338    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.455 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.455    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.572 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.572    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.689 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.689    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.806 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.806    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.923 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.923    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.040 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.040    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.197 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.082    38.279    alum/temp_out0[23]
    SLICE_X48Y15         LUT3 (Prop_lut3_I0_O)        0.332    38.611 r  alum/D_registers_q[7][22]_i_51/O
                         net (fo=1, routed)           0.000    38.611    alum/D_registers_q[7][22]_i_51_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.161 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.161    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.275 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.275    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.389 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.389    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.503 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.503    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.617 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.617    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.731 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.731    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.845 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.845    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.002 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.864    40.866    alum/temp_out0[22]
    SLICE_X49Y15         LUT3 (Prop_lut3_I0_O)        0.329    41.195 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.195    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.745 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.745    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.859 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.859    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.973 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.973    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.087 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.087    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.201 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.201    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.315 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.315    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.429 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.429    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.543 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.543    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.700 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.113    43.813    alum/temp_out0[21]
    SLICE_X47Y18         LUT3 (Prop_lut3_I0_O)        0.329    44.142 r  alum/D_registers_q[7][20]_i_52/O
                         net (fo=1, routed)           0.000    44.142    alum/D_registers_q[7][20]_i_52_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.692 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.692    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.806 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.806    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.920 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.920    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.034 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.034    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.148 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.148    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.262 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.262    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.376 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.009    45.385    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.542 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.133    46.675    alum/temp_out0[20]
    SLICE_X44Y15         LUT3 (Prop_lut3_I0_O)        0.329    47.004 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.004    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.554 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.554    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.668 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.668    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.782 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.782    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.896 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.896    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.010 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.010    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.124 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.124    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.238 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.238    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.352 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.352    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.509 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.987    49.496    alum/temp_out0[19]
    SLICE_X43Y14         LUT3 (Prop_lut3_I0_O)        0.329    49.825 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.825    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.375 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.375    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.489 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.489    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.603 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.603    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.717 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.717    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.831 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.831    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.945 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.945    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.059 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.059    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.173 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.173    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.330 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.651    51.980    alum/temp_out0[18]
    SLICE_X42Y20         LUT3 (Prop_lut3_I0_O)        0.329    52.309 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.309    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.842 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    52.842    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.959 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    52.959    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.076 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.076    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.193 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.193    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.310 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.009    53.319    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.436 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.436    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.553 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.553    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.670 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.670    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.827 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.854    54.681    alum/temp_out0[17]
    SLICE_X37Y21         LUT3 (Prop_lut3_I0_O)        0.332    55.013 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.013    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.563 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    55.563    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.677 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    55.677    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.791 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    55.791    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.905 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.009    55.914    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.028 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.028    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.142 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.142    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.256 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.256    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.370 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.370    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.527 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.221    57.749    alum/temp_out0[16]
    SLICE_X40Y15         LUT3 (Prop_lut3_I0_O)        0.329    58.078 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.078    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.628 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.628    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.742 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.742    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.856 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    58.856    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.970 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    58.970    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.084 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.084    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.198 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.198    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.312 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.312    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.426 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.426    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.583 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.046    60.628    alum/temp_out0[15]
    SLICE_X39Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    61.413 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.413    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.527 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.527    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.641 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.641    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.755 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    61.755    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.869 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    61.869    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.983 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    61.983    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.097 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.097    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.211 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.211    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.368 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.199    63.567    alum/temp_out0[14]
    SLICE_X38Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    64.367 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.367    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.484 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    64.484    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.601 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    64.601    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.718 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    64.718    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.835 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    64.835    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.952 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    64.952    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.069 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.069    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.186 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.186    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.343 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.078    66.421    alum/temp_out0[13]
    SLICE_X46Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    67.224 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.224    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.341 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.341    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.458 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.458    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.575 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.575    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.692 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.692    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.809 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.809    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.926 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.926    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.043 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.043    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.200 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.396    69.597    alum/temp_out0[12]
    SLICE_X47Y5          LUT3 (Prop_lut3_I0_O)        0.332    69.929 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.929    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.479 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.479    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.593 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.593    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.707 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.707    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.821 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.821    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.935 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.935    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.049 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.049    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.163 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.163    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.277 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.277    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.434 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.857    72.291    alum/temp_out0[11]
    SLICE_X50Y10         LUT3 (Prop_lut3_I0_O)        0.329    72.620 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.620    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.153 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.153    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.270 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.270    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.387 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.387    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.504 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.504    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.621 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.621    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.738 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.738    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.855 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.855    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.972 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.972    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.129 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.899    75.028    alum/temp_out0[10]
    SLICE_X51Y9          LUT3 (Prop_lut3_I0_O)        0.332    75.360 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.360    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.910 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.910    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.024 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.024    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.138 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.138    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.252 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.252    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.366 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.366    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.480 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.480    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.594 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.594    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.708 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.708    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.865 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.078    77.943    alum/temp_out0[9]
    SLICE_X49Y6          LUT3 (Prop_lut3_I0_O)        0.329    78.272 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.272    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.822 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.822    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.936 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.936    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.050 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.050    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.164 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.164    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.278 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.278    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.392 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.392    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.506 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.506    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.620 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.620    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.777 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.202    80.978    alum/temp_out0[8]
    SLICE_X42Y5          LUT3 (Prop_lut3_I0_O)        0.329    81.307 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.307    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.840 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.840    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.957 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.957    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.074 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.074    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.191 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.191    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.308 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.308    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.425 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.425    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.542 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.542    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.659 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.659    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.816 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.905    83.721    alum/temp_out0[7]
    SLICE_X35Y8          LUT3 (Prop_lut3_I0_O)        0.332    84.053 r  alum/D_registers_q[7][3]_i_161/O
                         net (fo=1, routed)           0.000    84.053    alum/D_registers_q[7][3]_i_161_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.603 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.603    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.717 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.717    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.831 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.831    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.945 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.945    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.059 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.059    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.173 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.173    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.287 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.287    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.444 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.203    86.647    alum/temp_out0[6]
    SLICE_X37Y6          LUT3 (Prop_lut3_I0_O)        0.329    86.976 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.976    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.526 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.526    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.640 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.640    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.754 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.754    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.868 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.868    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.982 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.982    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.096 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.096    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.210 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.210    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.324 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.324    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.481 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.088    89.569    alum/temp_out0[5]
    SLICE_X39Y1          LUT3 (Prop_lut3_I0_O)        0.329    89.898 r  alum/D_registers_q[7][3]_i_151/O
                         net (fo=1, routed)           0.000    89.898    alum/D_registers_q[7][3]_i_151_n_0
    SLICE_X39Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.448 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.448    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X39Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.562 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.562    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.676 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.676    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.790 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.790    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.904 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.904    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.018 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.018    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.132 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.132    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.289 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.089    92.378    alum/temp_out0[4]
    SLICE_X40Y0          LUT3 (Prop_lut3_I0_O)        0.329    92.707 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.707    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X40Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.257 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.257    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X40Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.371 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.371    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.485 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.485    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.599 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.599    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.713 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.713    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.827 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.827    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.941 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.941    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.055 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.055    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.212 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.952    95.164    alum/temp_out0[3]
    SLICE_X41Y0          LUT3 (Prop_lut3_I0_O)        0.329    95.493 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.493    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X41Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.043 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.043    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X41Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.157 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.157    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.271 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.271    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.385 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.385    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.499 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.499    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.613 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.613    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.727 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.727    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.841 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.841    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.998 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.901    97.900    alum/temp_out0[2]
    SLICE_X45Y4          LUT3 (Prop_lut3_I0_O)        0.329    98.229 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    98.229    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.779 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    98.779    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.893 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    98.893    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.007 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    99.007    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.121 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    99.121    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.235 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    99.235    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.349 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    99.349    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.463 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    99.463    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.577 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.577    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.734 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.066   100.800    alum/temp_out0[1]
    SLICE_X53Y4          LUT3 (Prop_lut3_I0_O)        0.329   101.129 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   101.129    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X53Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.679 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.679    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.793 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   101.793    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.907 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   101.907    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.021 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   102.021    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.135 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.135    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.249 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.249    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.363 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.363    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.477 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.477    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.634 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.407   103.041    sm/temp_out0[0]
    SLICE_X53Y13         LUT5 (Prop_lut5_I4_O)        0.329   103.370 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.797   104.166    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X45Y16         LUT4 (Prop_lut4_I1_O)        0.124   104.290 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.412   104.703    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X45Y16         LUT6 (Prop_lut6_I0_O)        0.124   104.827 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          0.929   105.755    sm/D_states_q_reg[4]_0[0]
    SLICE_X30Y15         LUT6 (Prop_lut6_I0_O)        0.124   105.879 r  sm/D_states_q[2]_i_12/O
                         net (fo=1, routed)           0.606   106.486    sm/D_states_q[2]_i_12_n_0
    SLICE_X30Y15         LUT5 (Prop_lut5_I3_O)        0.124   106.610 r  sm/D_states_q[2]_i_3/O
                         net (fo=4, routed)           0.940   107.549    sm/D_states_q[2]_i_3_n_0
    SLICE_X28Y13         LUT6 (Prop_lut6_I1_O)        0.124   107.673 r  sm/D_states_q[2]_rep__1_i_1/O
                         net (fo=1, routed)           0.000   107.673    sm/D_states_q[2]_rep__1_i_1_n_0
    SLICE_X28Y13         FDRE                                         r  sm/D_states_q_reg[2]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.442   115.958    sm/clk
    SLICE_X28Y13         FDRE                                         r  sm/D_states_q_reg[2]_rep__1/C
                         clock pessimism              0.259   116.217    
                         clock uncertainty           -0.035   116.182    
    SLICE_X28Y13         FDRE (Setup_fdre_C_D)        0.031   116.213    sm/D_states_q_reg[2]_rep__1
  -------------------------------------------------------------------
                         required time                        116.213    
                         arrival time                        -107.673    
  -------------------------------------------------------------------
                         slack                                  8.540    

Slack (MET) :             8.672ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.395ns  (logic 60.320ns (58.909%)  route 42.075ns (41.091%))
  Logic Levels:           321  (CARRY4=284 LUT2=1 LUT3=27 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 115.958 - 111.111 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.562     5.146    sm/clk
    SLICE_X34Y10         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y10         FDRE (Prop_fdre_C_Q)         0.518     5.664 r  sm/D_states_q_reg[6]/Q
                         net (fo=181, routed)         1.617     7.282    sm/D_states_q[6]
    SLICE_X38Y2          LUT3 (Prop_lut3_I2_O)        0.150     7.432 f  sm/ram_reg_i_177/O
                         net (fo=1, routed)           0.800     8.231    sm/ram_reg_i_177_n_0
    SLICE_X38Y3          LUT6 (Prop_lut6_I0_O)        0.328     8.559 r  sm/ram_reg_i_153/O
                         net (fo=1, routed)           0.306     8.865    sm/ram_reg_i_153_n_0
    SLICE_X38Y4          LUT6 (Prop_lut6_I5_O)        0.124     8.989 r  sm/ram_reg_i_124/O
                         net (fo=64, routed)          1.539    10.529    L_reg/M_sm_ra1[0]
    SLICE_X61Y16         LUT6 (Prop_lut6_I4_O)        0.124    10.653 r  L_reg/D_registers_q[7][31]_i_119/O
                         net (fo=2, routed)           0.977    11.630    L_reg/D_registers_q[7][31]_i_119_n_0
    SLICE_X61Y17         LUT3 (Prop_lut3_I2_O)        0.152    11.782 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          1.287    13.069    sm/M_alum_a[31]
    SLICE_X54Y6          LUT2 (Prop_lut2_I1_O)        0.326    13.395 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    13.395    alum/S[0]
    SLICE_X54Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.908 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    13.908    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.025 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    14.025    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.142 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    14.142    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.259 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    14.259    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.376 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.376    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.493 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.493    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.610 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    14.610    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.727 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    14.727    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.981 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          0.942    15.923    alum/temp_out0[31]
    SLICE_X55Y6          LUT3 (Prop_lut3_I0_O)        0.367    16.290 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.290    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.840 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.840    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.954 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.954    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.068 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.068    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.182 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.182    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.296 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.296    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.410 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.410    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.524 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.524    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.638 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.638    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.795 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.089    18.884    alum/temp_out0[30]
    SLICE_X56Y6          LUT3 (Prop_lut3_I0_O)        0.329    19.213 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    19.213    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.746 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.746    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.863 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.863    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.980 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.980    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.097 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    20.097    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.214 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.214    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.331 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.331    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.448 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.448    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.565 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.565    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.722 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.648    21.370    alum/temp_out0[29]
    SLICE_X57Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    22.158 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    22.158    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.272 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    22.272    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.386 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.386    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.500 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    22.500    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.614 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.614    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.728 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.728    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.842 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.842    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.956 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    22.956    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.113 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.854    23.967    alum/temp_out0[28]
    SLICE_X56Y15         LUT3 (Prop_lut3_I0_O)        0.329    24.296 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.296    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.829 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.829    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.946 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    24.946    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.063 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.063    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.180 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.180    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.297 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.297    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.414 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.414    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.531 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.531    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.648 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.648    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.805 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.077    26.882    alum/temp_out0[27]
    SLICE_X53Y14         LUT3 (Prop_lut3_I0_O)        0.332    27.214 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.214    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.764 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.764    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.878 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.878    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.992 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.992    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.106 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.106    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.220 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.220    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.334 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.334    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.448 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.448    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.562 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.562    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.719 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.055    29.775    alum/temp_out0[26]
    SLICE_X54Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    30.575 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    30.575    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.692 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    30.692    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.809 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    30.809    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.926 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    30.926    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.043 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    31.043    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.160 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    31.160    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.277 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.277    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.394 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.394    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.551 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          0.823    32.374    alum/temp_out0[25]
    SLICE_X55Y15         LUT3 (Prop_lut3_I0_O)        0.332    32.706 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    32.706    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.256 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.256    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.370 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.370    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.484 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.484    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.598 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.598    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.712 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.712    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.826 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.826    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.939 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    33.939    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.053 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.053    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.210 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.210    35.421    alum/temp_out0[24]
    SLICE_X52Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    36.221 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.221    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.338 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.338    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.455 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.455    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.572 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.572    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.689 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.689    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.806 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.806    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.923 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.923    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.040 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.040    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.197 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.082    38.279    alum/temp_out0[23]
    SLICE_X48Y15         LUT3 (Prop_lut3_I0_O)        0.332    38.611 r  alum/D_registers_q[7][22]_i_51/O
                         net (fo=1, routed)           0.000    38.611    alum/D_registers_q[7][22]_i_51_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.161 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.161    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.275 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.275    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.389 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.389    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.503 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.503    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.617 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.617    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.731 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.731    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.845 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.845    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.002 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.864    40.866    alum/temp_out0[22]
    SLICE_X49Y15         LUT3 (Prop_lut3_I0_O)        0.329    41.195 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.195    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.745 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.745    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.859 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.859    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.973 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.973    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.087 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.087    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.201 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.201    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.315 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.315    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.429 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.429    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.543 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.543    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.700 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.113    43.813    alum/temp_out0[21]
    SLICE_X47Y18         LUT3 (Prop_lut3_I0_O)        0.329    44.142 r  alum/D_registers_q[7][20]_i_52/O
                         net (fo=1, routed)           0.000    44.142    alum/D_registers_q[7][20]_i_52_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.692 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.692    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.806 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.806    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.920 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.920    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.034 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.034    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.148 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.148    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.262 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.262    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.376 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.009    45.385    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.542 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.133    46.675    alum/temp_out0[20]
    SLICE_X44Y15         LUT3 (Prop_lut3_I0_O)        0.329    47.004 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.004    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.554 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.554    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.668 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.668    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.782 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.782    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.896 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.896    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.010 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.010    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.124 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.124    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.238 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.238    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.352 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.352    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.509 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.987    49.496    alum/temp_out0[19]
    SLICE_X43Y14         LUT3 (Prop_lut3_I0_O)        0.329    49.825 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.825    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.375 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.375    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.489 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.489    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.603 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.603    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.717 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.717    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.831 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.831    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.945 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.945    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.059 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.059    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.173 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.173    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.330 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.651    51.980    alum/temp_out0[18]
    SLICE_X42Y20         LUT3 (Prop_lut3_I0_O)        0.329    52.309 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.309    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.842 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    52.842    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.959 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    52.959    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.076 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.076    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.193 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.193    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.310 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.009    53.319    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.436 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.436    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.553 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.553    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.670 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.670    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.827 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.854    54.681    alum/temp_out0[17]
    SLICE_X37Y21         LUT3 (Prop_lut3_I0_O)        0.332    55.013 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.013    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.563 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    55.563    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.677 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    55.677    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.791 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    55.791    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.905 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.009    55.914    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.028 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.028    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.142 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.142    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.256 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.256    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.370 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.370    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.527 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.221    57.749    alum/temp_out0[16]
    SLICE_X40Y15         LUT3 (Prop_lut3_I0_O)        0.329    58.078 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.078    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.628 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.628    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.742 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.742    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.856 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    58.856    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.970 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    58.970    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.084 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.084    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.198 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.198    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.312 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.312    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.426 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.426    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.583 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.046    60.628    alum/temp_out0[15]
    SLICE_X39Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    61.413 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.413    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.527 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.527    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.641 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.641    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.755 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    61.755    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.869 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    61.869    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.983 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    61.983    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.097 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.097    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.211 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.211    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.368 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.199    63.567    alum/temp_out0[14]
    SLICE_X38Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    64.367 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.367    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.484 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    64.484    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.601 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    64.601    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.718 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    64.718    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.835 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    64.835    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.952 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    64.952    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.069 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.069    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.186 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.186    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.343 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.078    66.421    alum/temp_out0[13]
    SLICE_X46Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    67.224 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.224    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.341 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.341    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.458 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.458    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.575 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.575    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.692 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.692    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.809 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.809    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.926 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.926    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.043 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.043    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.200 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.396    69.597    alum/temp_out0[12]
    SLICE_X47Y5          LUT3 (Prop_lut3_I0_O)        0.332    69.929 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.929    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.479 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.479    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.593 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.593    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.707 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.707    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.821 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.821    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.935 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.935    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.049 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.049    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.163 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.163    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.277 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.277    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.434 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.857    72.291    alum/temp_out0[11]
    SLICE_X50Y10         LUT3 (Prop_lut3_I0_O)        0.329    72.620 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.620    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.153 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.153    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.270 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.270    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.387 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.387    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.504 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.504    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.621 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.621    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.738 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.738    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.855 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.855    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.972 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.972    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.129 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.899    75.028    alum/temp_out0[10]
    SLICE_X51Y9          LUT3 (Prop_lut3_I0_O)        0.332    75.360 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.360    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.910 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.910    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.024 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.024    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.138 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.138    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.252 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.252    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.366 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.366    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.480 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.480    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.594 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.594    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.708 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.708    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.865 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.078    77.943    alum/temp_out0[9]
    SLICE_X49Y6          LUT3 (Prop_lut3_I0_O)        0.329    78.272 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.272    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.822 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.822    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.936 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.936    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.050 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.050    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.164 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.164    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.278 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.278    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.392 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.392    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.506 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.506    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.620 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.620    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.777 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.202    80.978    alum/temp_out0[8]
    SLICE_X42Y5          LUT3 (Prop_lut3_I0_O)        0.329    81.307 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.307    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.840 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.840    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.957 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.957    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.074 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.074    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.191 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.191    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.308 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.308    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.425 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.425    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.542 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.542    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.659 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.659    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.816 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.905    83.721    alum/temp_out0[7]
    SLICE_X35Y8          LUT3 (Prop_lut3_I0_O)        0.332    84.053 r  alum/D_registers_q[7][3]_i_161/O
                         net (fo=1, routed)           0.000    84.053    alum/D_registers_q[7][3]_i_161_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.603 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.603    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.717 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.717    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.831 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.831    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.945 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.945    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.059 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.059    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.173 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.173    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.287 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.287    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.444 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.203    86.647    alum/temp_out0[6]
    SLICE_X37Y6          LUT3 (Prop_lut3_I0_O)        0.329    86.976 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.976    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.526 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.526    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.640 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.640    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.754 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.754    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.868 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.868    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.982 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.982    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.096 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.096    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.210 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.210    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.324 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.324    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.481 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.088    89.569    alum/temp_out0[5]
    SLICE_X39Y1          LUT3 (Prop_lut3_I0_O)        0.329    89.898 r  alum/D_registers_q[7][3]_i_151/O
                         net (fo=1, routed)           0.000    89.898    alum/D_registers_q[7][3]_i_151_n_0
    SLICE_X39Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.448 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.448    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X39Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.562 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.562    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.676 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.676    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.790 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.790    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.904 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.904    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.018 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.018    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.132 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.132    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.289 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.089    92.378    alum/temp_out0[4]
    SLICE_X40Y0          LUT3 (Prop_lut3_I0_O)        0.329    92.707 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.707    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X40Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.257 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.257    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X40Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.371 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.371    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.485 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.485    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.599 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.599    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.713 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.713    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.827 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.827    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.941 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.941    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.055 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.055    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.212 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.952    95.164    alum/temp_out0[3]
    SLICE_X41Y0          LUT3 (Prop_lut3_I0_O)        0.329    95.493 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.493    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X41Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.043 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.043    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X41Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.157 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.157    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.271 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.271    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.385 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.385    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.499 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.499    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.613 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.613    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.727 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.727    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.841 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.841    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.998 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.901    97.900    alum/temp_out0[2]
    SLICE_X45Y4          LUT3 (Prop_lut3_I0_O)        0.329    98.229 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    98.229    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.779 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    98.779    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.893 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    98.893    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.007 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    99.007    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.121 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    99.121    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.235 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    99.235    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.349 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    99.349    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.463 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    99.463    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.577 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.577    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.734 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.066   100.800    alum/temp_out0[1]
    SLICE_X53Y4          LUT3 (Prop_lut3_I0_O)        0.329   101.129 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   101.129    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X53Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.679 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.679    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.793 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   101.793    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.907 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   101.907    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.021 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   102.021    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.135 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.135    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.249 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.249    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.363 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.363    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.477 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.477    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.634 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.407   103.041    sm/temp_out0[0]
    SLICE_X53Y13         LUT5 (Prop_lut5_I4_O)        0.329   103.370 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.797   104.166    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X45Y16         LUT4 (Prop_lut4_I1_O)        0.124   104.290 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.412   104.703    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X45Y16         LUT6 (Prop_lut6_I0_O)        0.124   104.827 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          0.929   105.755    sm/D_states_q_reg[4]_0[0]
    SLICE_X30Y15         LUT6 (Prop_lut6_I0_O)        0.124   105.879 r  sm/D_states_q[2]_i_12/O
                         net (fo=1, routed)           0.606   106.486    sm/D_states_q[2]_i_12_n_0
    SLICE_X30Y15         LUT5 (Prop_lut5_I3_O)        0.124   106.610 r  sm/D_states_q[2]_i_3/O
                         net (fo=4, routed)           0.808   107.417    sm/D_states_q[2]_i_3_n_0
    SLICE_X28Y13         LUT6 (Prop_lut6_I1_O)        0.124   107.541 r  sm/D_states_q[2]_rep_i_1/O
                         net (fo=1, routed)           0.000   107.541    sm/D_states_q[2]_rep_i_1_n_0
    SLICE_X28Y13         FDRE                                         r  sm/D_states_q_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.442   115.958    sm/clk
    SLICE_X28Y13         FDRE                                         r  sm/D_states_q_reg[2]_rep/C
                         clock pessimism              0.259   116.217    
                         clock uncertainty           -0.035   116.182    
    SLICE_X28Y13         FDRE (Setup_fdre_C_D)        0.032   116.214    sm/D_states_q_reg[2]_rep
  -------------------------------------------------------------------
                         required time                        116.214    
                         arrival time                        -107.542    
  -------------------------------------------------------------------
                         slack                                  8.672    

Slack (MET) :             8.710ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.355ns  (logic 60.320ns (58.932%)  route 42.035ns (41.068%))
  Logic Levels:           321  (CARRY4=284 LUT2=1 LUT3=27 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 115.958 - 111.111 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.562     5.146    sm/clk
    SLICE_X34Y10         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y10         FDRE (Prop_fdre_C_Q)         0.518     5.664 r  sm/D_states_q_reg[6]/Q
                         net (fo=181, routed)         1.617     7.282    sm/D_states_q[6]
    SLICE_X38Y2          LUT3 (Prop_lut3_I2_O)        0.150     7.432 f  sm/ram_reg_i_177/O
                         net (fo=1, routed)           0.800     8.231    sm/ram_reg_i_177_n_0
    SLICE_X38Y3          LUT6 (Prop_lut6_I0_O)        0.328     8.559 r  sm/ram_reg_i_153/O
                         net (fo=1, routed)           0.306     8.865    sm/ram_reg_i_153_n_0
    SLICE_X38Y4          LUT6 (Prop_lut6_I5_O)        0.124     8.989 r  sm/ram_reg_i_124/O
                         net (fo=64, routed)          1.539    10.529    L_reg/M_sm_ra1[0]
    SLICE_X61Y16         LUT6 (Prop_lut6_I4_O)        0.124    10.653 r  L_reg/D_registers_q[7][31]_i_119/O
                         net (fo=2, routed)           0.977    11.630    L_reg/D_registers_q[7][31]_i_119_n_0
    SLICE_X61Y17         LUT3 (Prop_lut3_I2_O)        0.152    11.782 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          1.287    13.069    sm/M_alum_a[31]
    SLICE_X54Y6          LUT2 (Prop_lut2_I1_O)        0.326    13.395 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    13.395    alum/S[0]
    SLICE_X54Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.908 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    13.908    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.025 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    14.025    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.142 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    14.142    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.259 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    14.259    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.376 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.376    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.493 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.493    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.610 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    14.610    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.727 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    14.727    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.981 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          0.942    15.923    alum/temp_out0[31]
    SLICE_X55Y6          LUT3 (Prop_lut3_I0_O)        0.367    16.290 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.290    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.840 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.840    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.954 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.954    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.068 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.068    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.182 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.182    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.296 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.296    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.410 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.410    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.524 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.524    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.638 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.638    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.795 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.089    18.884    alum/temp_out0[30]
    SLICE_X56Y6          LUT3 (Prop_lut3_I0_O)        0.329    19.213 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    19.213    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.746 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.746    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.863 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.863    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.980 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.980    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.097 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    20.097    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.214 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.214    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.331 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.331    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.448 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.448    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.565 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.565    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.722 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.648    21.370    alum/temp_out0[29]
    SLICE_X57Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    22.158 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    22.158    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.272 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    22.272    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.386 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.386    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.500 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    22.500    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.614 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.614    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.728 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.728    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.842 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.842    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.956 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    22.956    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.113 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.854    23.967    alum/temp_out0[28]
    SLICE_X56Y15         LUT3 (Prop_lut3_I0_O)        0.329    24.296 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.296    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.829 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.829    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.946 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    24.946    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.063 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.063    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.180 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.180    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.297 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.297    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.414 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.414    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.531 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.531    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.648 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.648    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.805 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.077    26.882    alum/temp_out0[27]
    SLICE_X53Y14         LUT3 (Prop_lut3_I0_O)        0.332    27.214 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.214    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.764 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.764    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.878 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.878    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.992 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.992    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.106 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.106    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.220 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.220    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.334 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.334    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.448 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.448    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.562 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.562    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.719 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.055    29.775    alum/temp_out0[26]
    SLICE_X54Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    30.575 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    30.575    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.692 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    30.692    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.809 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    30.809    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.926 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    30.926    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.043 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    31.043    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.160 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    31.160    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.277 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.277    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.394 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.394    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.551 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          0.823    32.374    alum/temp_out0[25]
    SLICE_X55Y15         LUT3 (Prop_lut3_I0_O)        0.332    32.706 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    32.706    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.256 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.256    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.370 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.370    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.484 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.484    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.598 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.598    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.712 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.712    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.826 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.826    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.939 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    33.939    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.053 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.053    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.210 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.210    35.421    alum/temp_out0[24]
    SLICE_X52Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    36.221 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.221    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.338 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.338    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.455 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.455    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.572 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.572    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.689 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.689    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.806 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.806    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.923 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.923    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.040 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.040    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.197 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.082    38.279    alum/temp_out0[23]
    SLICE_X48Y15         LUT3 (Prop_lut3_I0_O)        0.332    38.611 r  alum/D_registers_q[7][22]_i_51/O
                         net (fo=1, routed)           0.000    38.611    alum/D_registers_q[7][22]_i_51_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.161 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.161    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.275 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.275    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.389 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.389    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.503 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.503    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.617 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.617    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.731 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.731    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.845 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.845    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.002 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.864    40.866    alum/temp_out0[22]
    SLICE_X49Y15         LUT3 (Prop_lut3_I0_O)        0.329    41.195 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.195    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.745 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.745    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.859 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.859    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.973 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.973    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.087 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.087    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.201 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.201    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.315 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.315    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.429 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.429    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.543 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.543    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.700 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.113    43.813    alum/temp_out0[21]
    SLICE_X47Y18         LUT3 (Prop_lut3_I0_O)        0.329    44.142 r  alum/D_registers_q[7][20]_i_52/O
                         net (fo=1, routed)           0.000    44.142    alum/D_registers_q[7][20]_i_52_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.692 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.692    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.806 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.806    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.920 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.920    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.034 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.034    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.148 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.148    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.262 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.262    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.376 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.009    45.385    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.542 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.133    46.675    alum/temp_out0[20]
    SLICE_X44Y15         LUT3 (Prop_lut3_I0_O)        0.329    47.004 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.004    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.554 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.554    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.668 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.668    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.782 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.782    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.896 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.896    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.010 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.010    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.124 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.124    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.238 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.238    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.352 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.352    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.509 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.987    49.496    alum/temp_out0[19]
    SLICE_X43Y14         LUT3 (Prop_lut3_I0_O)        0.329    49.825 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.825    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.375 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.375    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.489 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.489    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.603 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.603    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.717 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.717    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.831 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.831    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.945 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.945    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.059 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.059    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.173 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.173    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.330 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.651    51.980    alum/temp_out0[18]
    SLICE_X42Y20         LUT3 (Prop_lut3_I0_O)        0.329    52.309 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.309    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.842 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    52.842    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.959 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    52.959    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.076 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.076    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.193 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.193    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.310 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.009    53.319    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.436 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.436    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.553 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.553    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.670 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.670    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.827 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.854    54.681    alum/temp_out0[17]
    SLICE_X37Y21         LUT3 (Prop_lut3_I0_O)        0.332    55.013 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.013    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.563 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    55.563    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.677 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    55.677    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.791 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    55.791    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.905 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.009    55.914    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.028 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.028    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.142 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.142    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.256 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.256    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.370 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.370    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.527 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.221    57.749    alum/temp_out0[16]
    SLICE_X40Y15         LUT3 (Prop_lut3_I0_O)        0.329    58.078 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.078    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.628 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.628    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.742 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.742    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.856 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    58.856    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.970 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    58.970    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.084 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.084    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.198 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.198    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.312 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.312    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.426 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.426    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.583 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.046    60.628    alum/temp_out0[15]
    SLICE_X39Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    61.413 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.413    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.527 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.527    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.641 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.641    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.755 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    61.755    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.869 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    61.869    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.983 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    61.983    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.097 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.097    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.211 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.211    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.368 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.199    63.567    alum/temp_out0[14]
    SLICE_X38Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    64.367 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.367    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.484 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    64.484    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.601 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    64.601    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.718 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    64.718    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.835 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    64.835    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.952 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    64.952    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.069 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.069    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.186 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.186    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.343 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.078    66.421    alum/temp_out0[13]
    SLICE_X46Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    67.224 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.224    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.341 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.341    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.458 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.458    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.575 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.575    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.692 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.692    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.809 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.809    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.926 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.926    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.043 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.043    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.200 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.396    69.597    alum/temp_out0[12]
    SLICE_X47Y5          LUT3 (Prop_lut3_I0_O)        0.332    69.929 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.929    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.479 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.479    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.593 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.593    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.707 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.707    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.821 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.821    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.935 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.935    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.049 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.049    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.163 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.163    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.277 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.277    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.434 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.857    72.291    alum/temp_out0[11]
    SLICE_X50Y10         LUT3 (Prop_lut3_I0_O)        0.329    72.620 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.620    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.153 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.153    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.270 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.270    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.387 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.387    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.504 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.504    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.621 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.621    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.738 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.738    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.855 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.855    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.972 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.972    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.129 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.899    75.028    alum/temp_out0[10]
    SLICE_X51Y9          LUT3 (Prop_lut3_I0_O)        0.332    75.360 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.360    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.910 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.910    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.024 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.024    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.138 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.138    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.252 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.252    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.366 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.366    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.480 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.480    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.594 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.594    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.708 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.708    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.865 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.078    77.943    alum/temp_out0[9]
    SLICE_X49Y6          LUT3 (Prop_lut3_I0_O)        0.329    78.272 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.272    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.822 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.822    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.936 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.936    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.050 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.050    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.164 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.164    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.278 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.278    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.392 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.392    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.506 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.506    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.620 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.620    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.777 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.202    80.978    alum/temp_out0[8]
    SLICE_X42Y5          LUT3 (Prop_lut3_I0_O)        0.329    81.307 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.307    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.840 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.840    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.957 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.957    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.074 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.074    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.191 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.191    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.308 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.308    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.425 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.425    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.542 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.542    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.659 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.659    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.816 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.905    83.721    alum/temp_out0[7]
    SLICE_X35Y8          LUT3 (Prop_lut3_I0_O)        0.332    84.053 r  alum/D_registers_q[7][3]_i_161/O
                         net (fo=1, routed)           0.000    84.053    alum/D_registers_q[7][3]_i_161_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.603 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.603    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.717 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.717    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.831 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.831    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.945 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.945    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.059 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.059    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.173 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.173    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.287 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.287    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.444 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.203    86.647    alum/temp_out0[6]
    SLICE_X37Y6          LUT3 (Prop_lut3_I0_O)        0.329    86.976 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.976    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.526 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.526    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.640 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.640    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.754 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.754    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.868 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.868    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.982 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.982    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.096 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.096    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.210 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.210    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.324 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.324    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.481 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.088    89.569    alum/temp_out0[5]
    SLICE_X39Y1          LUT3 (Prop_lut3_I0_O)        0.329    89.898 r  alum/D_registers_q[7][3]_i_151/O
                         net (fo=1, routed)           0.000    89.898    alum/D_registers_q[7][3]_i_151_n_0
    SLICE_X39Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.448 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.448    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X39Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.562 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.562    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.676 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.676    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.790 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.790    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.904 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.904    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.018 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.018    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.132 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.132    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.289 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.089    92.378    alum/temp_out0[4]
    SLICE_X40Y0          LUT3 (Prop_lut3_I0_O)        0.329    92.707 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.707    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X40Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.257 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.257    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X40Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.371 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.371    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.485 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.485    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.599 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.599    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.713 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.713    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.827 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.827    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.941 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.941    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.055 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.055    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.212 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.952    95.164    alum/temp_out0[3]
    SLICE_X41Y0          LUT3 (Prop_lut3_I0_O)        0.329    95.493 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.493    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X41Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.043 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.043    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X41Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.157 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.157    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.271 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.271    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.385 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.385    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.499 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.499    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.613 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.613    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.727 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.727    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.841 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.841    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.998 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.901    97.900    alum/temp_out0[2]
    SLICE_X45Y4          LUT3 (Prop_lut3_I0_O)        0.329    98.229 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    98.229    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.779 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    98.779    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.893 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    98.893    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.007 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    99.007    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.121 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    99.121    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.235 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    99.235    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.349 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    99.349    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.463 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    99.463    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.577 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.577    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.734 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.066   100.800    alum/temp_out0[1]
    SLICE_X53Y4          LUT3 (Prop_lut3_I0_O)        0.329   101.129 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   101.129    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X53Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.679 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.679    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.793 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   101.793    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.907 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   101.907    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.021 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   102.021    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.135 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.135    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.249 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.249    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.363 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.363    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.477 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.477    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.634 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.407   103.041    sm/temp_out0[0]
    SLICE_X53Y13         LUT5 (Prop_lut5_I4_O)        0.329   103.370 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.797   104.166    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X45Y16         LUT4 (Prop_lut4_I1_O)        0.124   104.290 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.412   104.703    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X45Y16         LUT6 (Prop_lut6_I0_O)        0.124   104.827 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          0.929   105.755    sm/D_states_q_reg[4]_0[0]
    SLICE_X30Y15         LUT6 (Prop_lut6_I0_O)        0.124   105.879 r  sm/D_states_q[2]_i_12/O
                         net (fo=1, routed)           0.606   106.486    sm/D_states_q[2]_i_12_n_0
    SLICE_X30Y15         LUT5 (Prop_lut5_I3_O)        0.124   106.610 r  sm/D_states_q[2]_i_3/O
                         net (fo=4, routed)           0.767   107.377    sm/D_states_q[2]_i_3_n_0
    SLICE_X28Y13         LUT6 (Prop_lut6_I1_O)        0.124   107.501 r  sm/D_states_q[2]_i_1/O
                         net (fo=1, routed)           0.000   107.501    sm/D_states_d__0[2]
    SLICE_X28Y13         FDRE                                         r  sm/D_states_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.442   115.958    sm/clk
    SLICE_X28Y13         FDRE                                         r  sm/D_states_q_reg[2]/C
                         clock pessimism              0.259   116.217    
                         clock uncertainty           -0.035   116.182    
    SLICE_X28Y13         FDRE (Setup_fdre_C_D)        0.029   116.211    sm/D_states_q_reg[2]
  -------------------------------------------------------------------
                         required time                        116.211    
                         arrival time                        -107.501    
  -------------------------------------------------------------------
                         slack                                  8.710    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1173087631[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            forLoop_idx_0_1173087631[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.553     1.497    forLoop_idx_0_1173087631[3].cond_butt_dirs/sync/clk
    SLICE_X28Y21         FDRE                                         r  forLoop_idx_0_1173087631[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y21         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  forLoop_idx_0_1173087631[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.058     1.695    forLoop_idx_0_1173087631[3].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X28Y21         FDRE                                         r  forLoop_idx_0_1173087631[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.821     2.011    forLoop_idx_0_1173087631[3].cond_butt_dirs/sync/clk
    SLICE_X28Y21         FDRE                                         r  forLoop_idx_0_1173087631[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.514     1.497    
    SLICE_X28Y21         FDRE (Hold_fdre_C_D)         0.071     1.568    forLoop_idx_0_1173087631[3].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.695    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1713120791[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            forLoop_idx_0_1713120791[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.554     1.498    forLoop_idx_0_1713120791[1].cond_butt_sel_desel/sync/clk
    SLICE_X44Y27         FDRE                                         r  forLoop_idx_0_1713120791[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y27         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  forLoop_idx_0_1713120791[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.065     1.704    forLoop_idx_0_1713120791[1].cond_butt_sel_desel/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X44Y27         FDRE                                         r  forLoop_idx_0_1713120791[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.821     2.011    forLoop_idx_0_1713120791[1].cond_butt_sel_desel/sync/clk
    SLICE_X44Y27         FDRE                                         r  forLoop_idx_0_1713120791[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.513     1.498    
    SLICE_X44Y27         FDRE (Hold_fdre_C_D)         0.075     1.573    forLoop_idx_0_1713120791[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1173087631[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            forLoop_idx_0_1173087631[0].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.553     1.497    forLoop_idx_0_1173087631[0].cond_butt_dirs/sync/clk
    SLICE_X36Y22         FDRE                                         r  forLoop_idx_0_1173087631[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y22         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  forLoop_idx_0_1173087631[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.065     1.703    forLoop_idx_0_1173087631[0].cond_butt_dirs/sync/D_pipe_q[0]
    SLICE_X36Y22         FDRE                                         r  forLoop_idx_0_1173087631[0].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.819     2.009    forLoop_idx_0_1173087631[0].cond_butt_dirs/sync/clk
    SLICE_X36Y22         FDRE                                         r  forLoop_idx_0_1173087631[0].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.512     1.497    
    SLICE_X36Y22         FDRE (Hold_fdre_C_D)         0.075     1.572    forLoop_idx_0_1173087631[0].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1713120791[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            forLoop_idx_0_1713120791[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.554     1.498    forLoop_idx_0_1713120791[0].cond_butt_sel_desel/sync/clk
    SLICE_X36Y29         FDRE                                         r  forLoop_idx_0_1713120791[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  forLoop_idx_0_1713120791[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.065     1.704    forLoop_idx_0_1713120791[0].cond_butt_sel_desel/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X36Y29         FDRE                                         r  forLoop_idx_0_1713120791[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.821     2.011    forLoop_idx_0_1713120791[0].cond_butt_sel_desel/sync/clk
    SLICE_X36Y29         FDRE                                         r  forLoop_idx_0_1713120791[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.513     1.498    
    SLICE_X36Y29         FDRE (Hold_fdre_C_D)         0.075     1.573    forLoop_idx_0_1713120791[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 cond_butt_next_play/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.553     1.497    cond_butt_next_play/sync/clk
    SLICE_X28Y21         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y21         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  cond_butt_next_play/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.065     1.703    cond_butt_next_play/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X28Y21         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.821     2.011    cond_butt_next_play/sync/clk
    SLICE_X28Y21         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.514     1.497    
    SLICE_X28Y21         FDRE (Hold_fdre_C_D)         0.075     1.572    cond_butt_next_play/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.141ns (30.696%)  route 0.318ns (69.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.564     1.508    sr3/clk
    SLICE_X33Y0          FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.318     1.967    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X30Y1          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.833     2.023    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X30Y1          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.499     1.524    
    SLICE_X30Y1          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.833    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.141ns (30.696%)  route 0.318ns (69.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.564     1.508    sr3/clk
    SLICE_X33Y0          FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.318     1.967    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X30Y1          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.833     2.023    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X30Y1          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.499     1.524    
    SLICE_X30Y1          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.833    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.141ns (30.696%)  route 0.318ns (69.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.564     1.508    sr3/clk
    SLICE_X33Y0          FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.318     1.967    sr3/ram/mem_reg_0_3_1_1/A1
    SLICE_X30Y1          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.833     2.023    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X30Y1          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.499     1.524    
    SLICE_X30Y1          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.833    sr3/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.141ns (30.696%)  route 0.318ns (69.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.564     1.508    sr3/clk
    SLICE_X33Y0          FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.318     1.967    sr3/ram/mem_reg_0_3_1_1/A1
    SLICE_X30Y1          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.833     2.023    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X30Y1          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.499     1.524    
    SLICE_X30Y1          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.833    sr3/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/D_waddr_delay_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.141ns (63.734%)  route 0.080ns (36.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.564     1.508    sr3/clk
    SLICE_X33Y0          FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.080     1.729    sr3/D_waddr_q_reg_n_0_[1]
    SLICE_X33Y0          FDRE                                         r  sr3/D_waddr_delay_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.833     2.023    sr3/clk
    SLICE_X33Y0          FDRE                                         r  sr3/D_waddr_delay_q_reg[1]/C
                         clock pessimism             -0.515     1.508    
    SLICE_X33Y0          FDRE (Hold_fdre_C_D)         0.071     1.579    sr3/D_waddr_delay_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.150    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 55.556 }
Period(ns):         111.111
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y2    brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y3    brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         111.111     108.956    BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X40Y11   D_pixeldata_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X40Y11   D_pixeldata_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X42Y6    L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X57Y6    L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X53Y6    L_reg/D_registers_q_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X61Y8    L_reg/D_registers_q_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X63Y10   L_reg/D_registers_q_reg[0][13]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y1    sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y1    sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y1    sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y1    sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y1    sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y1    sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y1    sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y1    sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y2    sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y2    sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y1    sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y1    sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y1    sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y1    sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y1    sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y1    sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y1    sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y1    sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y2    sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y2    sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack      105.333ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.969ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             105.333ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.347ns  (logic 0.642ns (12.006%)  route 4.705ns (87.994%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 115.962 - 111.111 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.562     5.146    sm/clk
    SLICE_X34Y10         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y10         FDSE (Prop_fdse_C_Q)         0.518     5.664 r  sm/D_states_q_reg[7]/Q
                         net (fo=190, routed)         4.130     9.795    sm/D_states_q_reg[7]_0[0]
    SLICE_X33Y3          LUT6 (Prop_lut6_I3_O)        0.124     9.919 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.575    10.494    fifo_reset_cond/AS[0]
    SLICE_X33Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.446   115.962    fifo_reset_cond/clk
    SLICE_X33Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.259   116.221    
                         clock uncertainty           -0.035   116.186    
    SLICE_X33Y2          FDPE (Recov_fdpe_C_PRE)     -0.359   115.827    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        115.827    
                         arrival time                         -10.494    
  -------------------------------------------------------------------
                         slack                                105.333    

Slack (MET) :             105.333ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.347ns  (logic 0.642ns (12.006%)  route 4.705ns (87.994%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 115.962 - 111.111 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.562     5.146    sm/clk
    SLICE_X34Y10         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y10         FDSE (Prop_fdse_C_Q)         0.518     5.664 r  sm/D_states_q_reg[7]/Q
                         net (fo=190, routed)         4.130     9.795    sm/D_states_q_reg[7]_0[0]
    SLICE_X33Y3          LUT6 (Prop_lut6_I3_O)        0.124     9.919 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.575    10.494    fifo_reset_cond/AS[0]
    SLICE_X33Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.446   115.962    fifo_reset_cond/clk
    SLICE_X33Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.259   116.221    
                         clock uncertainty           -0.035   116.186    
    SLICE_X33Y2          FDPE (Recov_fdpe_C_PRE)     -0.359   115.827    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        115.827    
                         arrival time                         -10.494    
  -------------------------------------------------------------------
                         slack                                105.333    

Slack (MET) :             105.333ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.347ns  (logic 0.642ns (12.006%)  route 4.705ns (87.994%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 115.962 - 111.111 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.562     5.146    sm/clk
    SLICE_X34Y10         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y10         FDSE (Prop_fdse_C_Q)         0.518     5.664 r  sm/D_states_q_reg[7]/Q
                         net (fo=190, routed)         4.130     9.795    sm/D_states_q_reg[7]_0[0]
    SLICE_X33Y3          LUT6 (Prop_lut6_I3_O)        0.124     9.919 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.575    10.494    fifo_reset_cond/AS[0]
    SLICE_X33Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.446   115.962    fifo_reset_cond/clk
    SLICE_X33Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.259   116.221    
                         clock uncertainty           -0.035   116.186    
    SLICE_X33Y2          FDPE (Recov_fdpe_C_PRE)     -0.359   115.827    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        115.827    
                         arrival time                         -10.494    
  -------------------------------------------------------------------
                         slack                                105.333    

Slack (MET) :             105.333ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.347ns  (logic 0.642ns (12.006%)  route 4.705ns (87.994%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 115.962 - 111.111 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.562     5.146    sm/clk
    SLICE_X34Y10         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y10         FDSE (Prop_fdse_C_Q)         0.518     5.664 r  sm/D_states_q_reg[7]/Q
                         net (fo=190, routed)         4.130     9.795    sm/D_states_q_reg[7]_0[0]
    SLICE_X33Y3          LUT6 (Prop_lut6_I3_O)        0.124     9.919 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.575    10.494    fifo_reset_cond/AS[0]
    SLICE_X33Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.446   115.962    fifo_reset_cond/clk
    SLICE_X33Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.259   116.221    
                         clock uncertainty           -0.035   116.186    
    SLICE_X33Y2          FDPE (Recov_fdpe_C_PRE)     -0.359   115.827    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        115.827    
                         arrival time                         -10.494    
  -------------------------------------------------------------------
                         slack                                105.333    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.969ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.893ns  (logic 0.186ns (20.820%)  route 0.707ns (79.180%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.561     1.505    sm/clk
    SLICE_X31Y11         FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y11         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  sm/D_states_q_reg[5]/Q
                         net (fo=223, routed)         0.500     2.146    sm/D_states_q[5]
    SLICE_X33Y3          LUT6 (Prop_lut6_I1_O)        0.045     2.191 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.207     2.398    fifo_reset_cond/AS[0]
    SLICE_X33Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.833     2.023    fifo_reset_cond/clk
    SLICE_X33Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.499     1.524    
    SLICE_X33Y2          FDPE (Remov_fdpe_C_PRE)     -0.095     1.429    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.429    
                         arrival time                           2.398    
  -------------------------------------------------------------------
                         slack                                  0.969    

Slack (MET) :             0.969ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.893ns  (logic 0.186ns (20.820%)  route 0.707ns (79.180%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.561     1.505    sm/clk
    SLICE_X31Y11         FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y11         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  sm/D_states_q_reg[5]/Q
                         net (fo=223, routed)         0.500     2.146    sm/D_states_q[5]
    SLICE_X33Y3          LUT6 (Prop_lut6_I1_O)        0.045     2.191 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.207     2.398    fifo_reset_cond/AS[0]
    SLICE_X33Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.833     2.023    fifo_reset_cond/clk
    SLICE_X33Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.499     1.524    
    SLICE_X33Y2          FDPE (Remov_fdpe_C_PRE)     -0.095     1.429    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.429    
                         arrival time                           2.398    
  -------------------------------------------------------------------
                         slack                                  0.969    

Slack (MET) :             0.969ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.893ns  (logic 0.186ns (20.820%)  route 0.707ns (79.180%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.561     1.505    sm/clk
    SLICE_X31Y11         FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y11         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  sm/D_states_q_reg[5]/Q
                         net (fo=223, routed)         0.500     2.146    sm/D_states_q[5]
    SLICE_X33Y3          LUT6 (Prop_lut6_I1_O)        0.045     2.191 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.207     2.398    fifo_reset_cond/AS[0]
    SLICE_X33Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.833     2.023    fifo_reset_cond/clk
    SLICE_X33Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.499     1.524    
    SLICE_X33Y2          FDPE (Remov_fdpe_C_PRE)     -0.095     1.429    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.429    
                         arrival time                           2.398    
  -------------------------------------------------------------------
                         slack                                  0.969    

Slack (MET) :             0.969ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.893ns  (logic 0.186ns (20.820%)  route 0.707ns (79.180%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.561     1.505    sm/clk
    SLICE_X31Y11         FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y11         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  sm/D_states_q_reg[5]/Q
                         net (fo=223, routed)         0.500     2.146    sm/D_states_q[5]
    SLICE_X33Y3          LUT6 (Prop_lut6_I1_O)        0.045     2.191 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.207     2.398    fifo_reset_cond/AS[0]
    SLICE_X33Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.833     2.023    fifo_reset_cond/clk
    SLICE_X33Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.499     1.524    
    SLICE_X33Y2          FDPE (Remov_fdpe_C_PRE)     -0.095     1.429    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.429    
                         arrival time                           2.398    
  -------------------------------------------------------------------
                         slack                                  0.969    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.184ns  (logic 11.949ns (31.293%)  route 26.235ns (68.707%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=6 LUT4=2 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.637     5.221    L_reg/clk_IBUF_BUFG
    SLICE_X63Y8          FDRE                                         r  L_reg/D_registers_q_reg[6][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y8          FDRE (Prop_fdre_C_Q)         0.456     5.677 r  L_reg/D_registers_q_reg[6][13]/Q
                         net (fo=11, routed)          1.470     7.148    L_reg/M_sm_timer[13]
    SLICE_X48Y0          LUT2 (Prop_lut2_I1_O)        0.150     7.298 r  L_reg/L_2f59041e_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           1.017     8.315    L_reg/L_2f59041e_remainder0_carry_i_23__1_n_0
    SLICE_X48Y1          LUT6 (Prop_lut6_I0_O)        0.326     8.641 f  L_reg/L_2f59041e_remainder0_carry_i_18__1/O
                         net (fo=3, routed)           0.877     9.517    L_reg/L_2f59041e_remainder0_carry_i_18__1_n_0
    SLICE_X48Y1          LUT3 (Prop_lut3_I1_O)        0.150     9.667 f  L_reg/L_2f59041e_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           1.024    10.691    L_reg/L_2f59041e_remainder0_carry_i_20__1_n_0
    SLICE_X46Y1          LUT5 (Prop_lut5_I4_O)        0.348    11.039 r  L_reg/L_2f59041e_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.871    11.910    L_reg/L_2f59041e_remainder0_carry_i_10__1_n_0
    SLICE_X47Y1          LUT4 (Prop_lut4_I1_O)        0.328    12.238 r  L_reg/L_2f59041e_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.238    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X47Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.788 r  timerseg_driver/decimal_renderer/L_2f59041e_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.788    timerseg_driver/decimal_renderer/L_2f59041e_remainder0_carry_n_0
    SLICE_X47Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.122 r  timerseg_driver/decimal_renderer/L_2f59041e_remainder0_carry__0/O[1]
                         net (fo=6, routed)           0.839    13.961    L_reg/L_2f59041e_remainder0_3[5]
    SLICE_X45Y2          LUT3 (Prop_lut3_I2_O)        0.303    14.264 r  L_reg/i__carry__0_i_18__1/O
                         net (fo=8, routed)           1.195    15.459    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X46Y0          LUT6 (Prop_lut6_I5_O)        0.124    15.583 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.452    16.035    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X46Y0          LUT5 (Prop_lut5_I3_O)        0.150    16.185 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.133    17.317    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X45Y2          LUT5 (Prop_lut5_I4_O)        0.356    17.673 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.577    18.250    L_reg/i__carry_i_19__3_n_0
    SLICE_X45Y3          LUT3 (Prop_lut3_I0_O)        0.352    18.602 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.111    19.713    L_reg/i__carry_i_11__3_n_0
    SLICE_X43Y0          LUT2 (Prop_lut2_I1_O)        0.326    20.039 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.480    20.519    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X44Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.026 r  timerseg_driver/decimal_renderer/L_2f59041e_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.026    timerseg_driver/decimal_renderer/L_2f59041e_remainder0_inferred__0/i__carry_n_0
    SLICE_X44Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.140 r  timerseg_driver/decimal_renderer/L_2f59041e_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.140    timerseg_driver/decimal_renderer/L_2f59041e_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.474 f  timerseg_driver/decimal_renderer/L_2f59041e_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.036    22.510    L_reg/L_2f59041e_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X42Y3          LUT5 (Prop_lut5_I4_O)        0.303    22.813 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.302    23.115    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X42Y2          LUT5 (Prop_lut5_I0_O)        0.124    23.239 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.864    25.103    L_reg/i__carry_i_14__1_0
    SLICE_X43Y11         LUT3 (Prop_lut3_I0_O)        0.124    25.227 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.806    26.033    L_reg/i__carry_i_25__3_n_0
    SLICE_X43Y10         LUT6 (Prop_lut6_I0_O)        0.124    26.157 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           1.015    27.173    L_reg/i__carry_i_20__3_n_0
    SLICE_X43Y9          LUT6 (Prop_lut6_I2_O)        0.124    27.297 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.807    28.104    L_reg/i__carry_i_13__3_n_0
    SLICE_X43Y8          LUT3 (Prop_lut3_I1_O)        0.152    28.256 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.816    29.071    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X43Y1          LUT5 (Prop_lut5_I0_O)        0.326    29.397 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    29.397    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X43Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.947 r  timerseg_driver/decimal_renderer/L_2f59041e_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.947    timerseg_driver/decimal_renderer/L_2f59041e_remainder0_inferred__1/i__carry_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.061 r  timerseg_driver/decimal_renderer/L_2f59041e_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.061    timerseg_driver/decimal_renderer/L_2f59041e_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.283 f  timerseg_driver/decimal_renderer/L_2f59041e_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.990    31.273    timerseg_driver/decimal_renderer/L_2f59041e_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X43Y5          LUT6 (Prop_lut6_I1_O)        0.299    31.572 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.151    31.724    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X43Y5          LUT6 (Prop_lut6_I1_O)        0.124    31.848 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.831    32.679    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X42Y4          LUT3 (Prop_lut3_I1_O)        0.124    32.803 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.851    33.654    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X43Y11         LUT6 (Prop_lut6_I3_O)        0.124    33.778 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.076    34.854    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X47Y15         LUT4 (Prop_lut4_I2_O)        0.150    35.004 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.645    39.648    timerseg_OBUF[3]
    C1                   OBUF (Prop_obuf_I_O)         3.757    43.405 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    43.405    timerseg[3]
    C1                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.095ns  (logic 11.722ns (30.769%)  route 26.374ns (69.231%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=6 LUT4=2 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.637     5.221    L_reg/clk_IBUF_BUFG
    SLICE_X63Y8          FDRE                                         r  L_reg/D_registers_q_reg[6][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y8          FDRE (Prop_fdre_C_Q)         0.456     5.677 r  L_reg/D_registers_q_reg[6][13]/Q
                         net (fo=11, routed)          1.470     7.148    L_reg/M_sm_timer[13]
    SLICE_X48Y0          LUT2 (Prop_lut2_I1_O)        0.150     7.298 r  L_reg/L_2f59041e_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           1.017     8.315    L_reg/L_2f59041e_remainder0_carry_i_23__1_n_0
    SLICE_X48Y1          LUT6 (Prop_lut6_I0_O)        0.326     8.641 f  L_reg/L_2f59041e_remainder0_carry_i_18__1/O
                         net (fo=3, routed)           0.877     9.517    L_reg/L_2f59041e_remainder0_carry_i_18__1_n_0
    SLICE_X48Y1          LUT3 (Prop_lut3_I1_O)        0.150     9.667 f  L_reg/L_2f59041e_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           1.024    10.691    L_reg/L_2f59041e_remainder0_carry_i_20__1_n_0
    SLICE_X46Y1          LUT5 (Prop_lut5_I4_O)        0.348    11.039 r  L_reg/L_2f59041e_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.871    11.910    L_reg/L_2f59041e_remainder0_carry_i_10__1_n_0
    SLICE_X47Y1          LUT4 (Prop_lut4_I1_O)        0.328    12.238 r  L_reg/L_2f59041e_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.238    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X47Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.788 r  timerseg_driver/decimal_renderer/L_2f59041e_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.788    timerseg_driver/decimal_renderer/L_2f59041e_remainder0_carry_n_0
    SLICE_X47Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.122 r  timerseg_driver/decimal_renderer/L_2f59041e_remainder0_carry__0/O[1]
                         net (fo=6, routed)           0.839    13.961    L_reg/L_2f59041e_remainder0_3[5]
    SLICE_X45Y2          LUT3 (Prop_lut3_I2_O)        0.303    14.264 r  L_reg/i__carry__0_i_18__1/O
                         net (fo=8, routed)           1.195    15.459    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X46Y0          LUT6 (Prop_lut6_I5_O)        0.124    15.583 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.452    16.035    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X46Y0          LUT5 (Prop_lut5_I3_O)        0.150    16.185 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.133    17.317    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X45Y2          LUT5 (Prop_lut5_I4_O)        0.356    17.673 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.577    18.250    L_reg/i__carry_i_19__3_n_0
    SLICE_X45Y3          LUT3 (Prop_lut3_I0_O)        0.352    18.602 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.111    19.713    L_reg/i__carry_i_11__3_n_0
    SLICE_X43Y0          LUT2 (Prop_lut2_I1_O)        0.326    20.039 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.480    20.519    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X44Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.026 r  timerseg_driver/decimal_renderer/L_2f59041e_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.026    timerseg_driver/decimal_renderer/L_2f59041e_remainder0_inferred__0/i__carry_n_0
    SLICE_X44Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.140 r  timerseg_driver/decimal_renderer/L_2f59041e_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.140    timerseg_driver/decimal_renderer/L_2f59041e_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.474 f  timerseg_driver/decimal_renderer/L_2f59041e_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.036    22.510    L_reg/L_2f59041e_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X42Y3          LUT5 (Prop_lut5_I4_O)        0.303    22.813 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.302    23.115    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X42Y2          LUT5 (Prop_lut5_I0_O)        0.124    23.239 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.864    25.103    L_reg/i__carry_i_14__1_0
    SLICE_X43Y11         LUT3 (Prop_lut3_I0_O)        0.124    25.227 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.806    26.033    L_reg/i__carry_i_25__3_n_0
    SLICE_X43Y10         LUT6 (Prop_lut6_I0_O)        0.124    26.157 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           1.015    27.173    L_reg/i__carry_i_20__3_n_0
    SLICE_X43Y9          LUT6 (Prop_lut6_I2_O)        0.124    27.297 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.807    28.104    L_reg/i__carry_i_13__3_n_0
    SLICE_X43Y8          LUT3 (Prop_lut3_I1_O)        0.152    28.256 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.816    29.071    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X43Y1          LUT5 (Prop_lut5_I0_O)        0.326    29.397 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    29.397    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X43Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.947 r  timerseg_driver/decimal_renderer/L_2f59041e_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.947    timerseg_driver/decimal_renderer/L_2f59041e_remainder0_inferred__1/i__carry_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.061 r  timerseg_driver/decimal_renderer/L_2f59041e_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.061    timerseg_driver/decimal_renderer/L_2f59041e_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.283 f  timerseg_driver/decimal_renderer/L_2f59041e_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.990    31.273    timerseg_driver/decimal_renderer/L_2f59041e_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X43Y5          LUT6 (Prop_lut6_I1_O)        0.299    31.572 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.151    31.724    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X43Y5          LUT6 (Prop_lut6_I1_O)        0.124    31.848 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.831    32.679    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X42Y4          LUT3 (Prop_lut3_I1_O)        0.124    32.803 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.851    33.654    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X43Y11         LUT6 (Prop_lut6_I3_O)        0.124    33.778 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.301    35.079    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X47Y15         LUT4 (Prop_lut4_I2_O)        0.124    35.203 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.558    39.761    timerseg_OBUF[6]
    C2                   OBUF (Prop_obuf_I_O)         3.555    43.317 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    43.317    timerseg[6]
    C2                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.086ns  (logic 11.953ns (31.383%)  route 26.134ns (68.617%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=6 LUT4=2 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.637     5.221    L_reg/clk_IBUF_BUFG
    SLICE_X63Y8          FDRE                                         r  L_reg/D_registers_q_reg[6][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y8          FDRE (Prop_fdre_C_Q)         0.456     5.677 r  L_reg/D_registers_q_reg[6][13]/Q
                         net (fo=11, routed)          1.470     7.148    L_reg/M_sm_timer[13]
    SLICE_X48Y0          LUT2 (Prop_lut2_I1_O)        0.150     7.298 r  L_reg/L_2f59041e_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           1.017     8.315    L_reg/L_2f59041e_remainder0_carry_i_23__1_n_0
    SLICE_X48Y1          LUT6 (Prop_lut6_I0_O)        0.326     8.641 f  L_reg/L_2f59041e_remainder0_carry_i_18__1/O
                         net (fo=3, routed)           0.877     9.517    L_reg/L_2f59041e_remainder0_carry_i_18__1_n_0
    SLICE_X48Y1          LUT3 (Prop_lut3_I1_O)        0.150     9.667 f  L_reg/L_2f59041e_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           1.024    10.691    L_reg/L_2f59041e_remainder0_carry_i_20__1_n_0
    SLICE_X46Y1          LUT5 (Prop_lut5_I4_O)        0.348    11.039 r  L_reg/L_2f59041e_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.871    11.910    L_reg/L_2f59041e_remainder0_carry_i_10__1_n_0
    SLICE_X47Y1          LUT4 (Prop_lut4_I1_O)        0.328    12.238 r  L_reg/L_2f59041e_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.238    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X47Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.788 r  timerseg_driver/decimal_renderer/L_2f59041e_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.788    timerseg_driver/decimal_renderer/L_2f59041e_remainder0_carry_n_0
    SLICE_X47Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.122 r  timerseg_driver/decimal_renderer/L_2f59041e_remainder0_carry__0/O[1]
                         net (fo=6, routed)           0.839    13.961    L_reg/L_2f59041e_remainder0_3[5]
    SLICE_X45Y2          LUT3 (Prop_lut3_I2_O)        0.303    14.264 r  L_reg/i__carry__0_i_18__1/O
                         net (fo=8, routed)           1.195    15.459    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X46Y0          LUT6 (Prop_lut6_I5_O)        0.124    15.583 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.452    16.035    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X46Y0          LUT5 (Prop_lut5_I3_O)        0.150    16.185 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.133    17.317    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X45Y2          LUT5 (Prop_lut5_I4_O)        0.356    17.673 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.577    18.250    L_reg/i__carry_i_19__3_n_0
    SLICE_X45Y3          LUT3 (Prop_lut3_I0_O)        0.352    18.602 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.111    19.713    L_reg/i__carry_i_11__3_n_0
    SLICE_X43Y0          LUT2 (Prop_lut2_I1_O)        0.326    20.039 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.480    20.519    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X44Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.026 r  timerseg_driver/decimal_renderer/L_2f59041e_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.026    timerseg_driver/decimal_renderer/L_2f59041e_remainder0_inferred__0/i__carry_n_0
    SLICE_X44Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.140 r  timerseg_driver/decimal_renderer/L_2f59041e_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.140    timerseg_driver/decimal_renderer/L_2f59041e_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.474 f  timerseg_driver/decimal_renderer/L_2f59041e_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.036    22.510    L_reg/L_2f59041e_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X42Y3          LUT5 (Prop_lut5_I4_O)        0.303    22.813 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.302    23.115    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X42Y2          LUT5 (Prop_lut5_I0_O)        0.124    23.239 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.864    25.103    L_reg/i__carry_i_14__1_0
    SLICE_X43Y11         LUT3 (Prop_lut3_I0_O)        0.124    25.227 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.806    26.033    L_reg/i__carry_i_25__3_n_0
    SLICE_X43Y10         LUT6 (Prop_lut6_I0_O)        0.124    26.157 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           1.015    27.173    L_reg/i__carry_i_20__3_n_0
    SLICE_X43Y9          LUT6 (Prop_lut6_I2_O)        0.124    27.297 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.807    28.104    L_reg/i__carry_i_13__3_n_0
    SLICE_X43Y8          LUT3 (Prop_lut3_I1_O)        0.152    28.256 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.816    29.071    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X43Y1          LUT5 (Prop_lut5_I0_O)        0.326    29.397 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    29.397    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X43Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.947 r  timerseg_driver/decimal_renderer/L_2f59041e_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.947    timerseg_driver/decimal_renderer/L_2f59041e_remainder0_inferred__1/i__carry_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.061 r  timerseg_driver/decimal_renderer/L_2f59041e_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.061    timerseg_driver/decimal_renderer/L_2f59041e_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.283 r  timerseg_driver/decimal_renderer/L_2f59041e_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.990    31.273    timerseg_driver/decimal_renderer/L_2f59041e_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X43Y5          LUT6 (Prop_lut6_I1_O)        0.299    31.572 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.151    31.724    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X43Y5          LUT6 (Prop_lut6_I1_O)        0.124    31.848 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.831    32.679    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X42Y4          LUT3 (Prop_lut3_I1_O)        0.124    32.803 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           1.021    33.823    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X44Y9          LUT6 (Prop_lut6_I4_O)        0.124    33.947 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.801    34.748    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X47Y15         LUT4 (Prop_lut4_I0_O)        0.150    34.898 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.649    39.547    timerseg_OBUF[4]
    A2                   OBUF (Prop_obuf_I_O)         3.761    43.308 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    43.308    timerseg[4]
    A2                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.045ns  (logic 11.719ns (30.804%)  route 26.325ns (69.196%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=7 LUT4=1 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.637     5.221    L_reg/clk_IBUF_BUFG
    SLICE_X63Y8          FDRE                                         r  L_reg/D_registers_q_reg[6][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y8          FDRE (Prop_fdre_C_Q)         0.456     5.677 r  L_reg/D_registers_q_reg[6][13]/Q
                         net (fo=11, routed)          1.470     7.148    L_reg/M_sm_timer[13]
    SLICE_X48Y0          LUT2 (Prop_lut2_I1_O)        0.150     7.298 r  L_reg/L_2f59041e_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           1.017     8.315    L_reg/L_2f59041e_remainder0_carry_i_23__1_n_0
    SLICE_X48Y1          LUT6 (Prop_lut6_I0_O)        0.326     8.641 f  L_reg/L_2f59041e_remainder0_carry_i_18__1/O
                         net (fo=3, routed)           0.877     9.517    L_reg/L_2f59041e_remainder0_carry_i_18__1_n_0
    SLICE_X48Y1          LUT3 (Prop_lut3_I1_O)        0.150     9.667 f  L_reg/L_2f59041e_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           1.024    10.691    L_reg/L_2f59041e_remainder0_carry_i_20__1_n_0
    SLICE_X46Y1          LUT5 (Prop_lut5_I4_O)        0.348    11.039 r  L_reg/L_2f59041e_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.871    11.910    L_reg/L_2f59041e_remainder0_carry_i_10__1_n_0
    SLICE_X47Y1          LUT4 (Prop_lut4_I1_O)        0.328    12.238 r  L_reg/L_2f59041e_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.238    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X47Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.788 r  timerseg_driver/decimal_renderer/L_2f59041e_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.788    timerseg_driver/decimal_renderer/L_2f59041e_remainder0_carry_n_0
    SLICE_X47Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.122 r  timerseg_driver/decimal_renderer/L_2f59041e_remainder0_carry__0/O[1]
                         net (fo=6, routed)           0.839    13.961    L_reg/L_2f59041e_remainder0_3[5]
    SLICE_X45Y2          LUT3 (Prop_lut3_I2_O)        0.303    14.264 r  L_reg/i__carry__0_i_18__1/O
                         net (fo=8, routed)           1.195    15.459    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X46Y0          LUT6 (Prop_lut6_I5_O)        0.124    15.583 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.452    16.035    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X46Y0          LUT5 (Prop_lut5_I3_O)        0.150    16.185 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.133    17.317    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X45Y2          LUT5 (Prop_lut5_I4_O)        0.356    17.673 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.577    18.250    L_reg/i__carry_i_19__3_n_0
    SLICE_X45Y3          LUT3 (Prop_lut3_I0_O)        0.352    18.602 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.111    19.713    L_reg/i__carry_i_11__3_n_0
    SLICE_X43Y0          LUT2 (Prop_lut2_I1_O)        0.326    20.039 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.480    20.519    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X44Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.026 r  timerseg_driver/decimal_renderer/L_2f59041e_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.026    timerseg_driver/decimal_renderer/L_2f59041e_remainder0_inferred__0/i__carry_n_0
    SLICE_X44Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.140 r  timerseg_driver/decimal_renderer/L_2f59041e_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.140    timerseg_driver/decimal_renderer/L_2f59041e_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.474 f  timerseg_driver/decimal_renderer/L_2f59041e_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.036    22.510    L_reg/L_2f59041e_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X42Y3          LUT5 (Prop_lut5_I4_O)        0.303    22.813 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.302    23.115    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X42Y2          LUT5 (Prop_lut5_I0_O)        0.124    23.239 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.864    25.103    L_reg/i__carry_i_14__1_0
    SLICE_X43Y11         LUT3 (Prop_lut3_I0_O)        0.124    25.227 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.806    26.033    L_reg/i__carry_i_25__3_n_0
    SLICE_X43Y10         LUT6 (Prop_lut6_I0_O)        0.124    26.157 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           1.015    27.173    L_reg/i__carry_i_20__3_n_0
    SLICE_X43Y9          LUT6 (Prop_lut6_I2_O)        0.124    27.297 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.807    28.104    L_reg/i__carry_i_13__3_n_0
    SLICE_X43Y8          LUT3 (Prop_lut3_I1_O)        0.152    28.256 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.816    29.071    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X43Y1          LUT5 (Prop_lut5_I0_O)        0.326    29.397 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    29.397    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X43Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.947 r  timerseg_driver/decimal_renderer/L_2f59041e_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.947    timerseg_driver/decimal_renderer/L_2f59041e_remainder0_inferred__1/i__carry_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.061 r  timerseg_driver/decimal_renderer/L_2f59041e_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.061    timerseg_driver/decimal_renderer/L_2f59041e_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.283 r  timerseg_driver/decimal_renderer/L_2f59041e_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.990    31.273    timerseg_driver/decimal_renderer/L_2f59041e_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X43Y5          LUT6 (Prop_lut6_I1_O)        0.299    31.572 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.151    31.724    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X43Y5          LUT6 (Prop_lut6_I1_O)        0.124    31.848 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.831    32.679    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X42Y4          LUT3 (Prop_lut3_I1_O)        0.124    32.803 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           1.021    33.823    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X44Y9          LUT6 (Prop_lut6_I4_O)        0.124    33.947 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.951    34.898    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X41Y12         LUT3 (Prop_lut3_I1_O)        0.124    35.022 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.691    39.713    timerseg_OBUF[0]
    D1                   OBUF (Prop_obuf_I_O)         3.553    43.266 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    43.266    timerseg[0]
    D1                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.623ns  (logic 11.710ns (31.125%)  route 25.912ns (68.875%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=6 LUT4=2 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.637     5.221    L_reg/clk_IBUF_BUFG
    SLICE_X63Y8          FDRE                                         r  L_reg/D_registers_q_reg[6][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y8          FDRE (Prop_fdre_C_Q)         0.456     5.677 r  L_reg/D_registers_q_reg[6][13]/Q
                         net (fo=11, routed)          1.470     7.148    L_reg/M_sm_timer[13]
    SLICE_X48Y0          LUT2 (Prop_lut2_I1_O)        0.150     7.298 r  L_reg/L_2f59041e_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           1.017     8.315    L_reg/L_2f59041e_remainder0_carry_i_23__1_n_0
    SLICE_X48Y1          LUT6 (Prop_lut6_I0_O)        0.326     8.641 f  L_reg/L_2f59041e_remainder0_carry_i_18__1/O
                         net (fo=3, routed)           0.877     9.517    L_reg/L_2f59041e_remainder0_carry_i_18__1_n_0
    SLICE_X48Y1          LUT3 (Prop_lut3_I1_O)        0.150     9.667 f  L_reg/L_2f59041e_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           1.024    10.691    L_reg/L_2f59041e_remainder0_carry_i_20__1_n_0
    SLICE_X46Y1          LUT5 (Prop_lut5_I4_O)        0.348    11.039 r  L_reg/L_2f59041e_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.871    11.910    L_reg/L_2f59041e_remainder0_carry_i_10__1_n_0
    SLICE_X47Y1          LUT4 (Prop_lut4_I1_O)        0.328    12.238 r  L_reg/L_2f59041e_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.238    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X47Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.788 r  timerseg_driver/decimal_renderer/L_2f59041e_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.788    timerseg_driver/decimal_renderer/L_2f59041e_remainder0_carry_n_0
    SLICE_X47Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.122 r  timerseg_driver/decimal_renderer/L_2f59041e_remainder0_carry__0/O[1]
                         net (fo=6, routed)           0.839    13.961    L_reg/L_2f59041e_remainder0_3[5]
    SLICE_X45Y2          LUT3 (Prop_lut3_I2_O)        0.303    14.264 r  L_reg/i__carry__0_i_18__1/O
                         net (fo=8, routed)           1.195    15.459    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X46Y0          LUT6 (Prop_lut6_I5_O)        0.124    15.583 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.452    16.035    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X46Y0          LUT5 (Prop_lut5_I3_O)        0.150    16.185 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.133    17.317    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X45Y2          LUT5 (Prop_lut5_I4_O)        0.356    17.673 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.577    18.250    L_reg/i__carry_i_19__3_n_0
    SLICE_X45Y3          LUT3 (Prop_lut3_I0_O)        0.352    18.602 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.111    19.713    L_reg/i__carry_i_11__3_n_0
    SLICE_X43Y0          LUT2 (Prop_lut2_I1_O)        0.326    20.039 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.480    20.519    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X44Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.026 r  timerseg_driver/decimal_renderer/L_2f59041e_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.026    timerseg_driver/decimal_renderer/L_2f59041e_remainder0_inferred__0/i__carry_n_0
    SLICE_X44Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.140 r  timerseg_driver/decimal_renderer/L_2f59041e_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.140    timerseg_driver/decimal_renderer/L_2f59041e_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.474 f  timerseg_driver/decimal_renderer/L_2f59041e_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.036    22.510    L_reg/L_2f59041e_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X42Y3          LUT5 (Prop_lut5_I4_O)        0.303    22.813 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.302    23.115    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X42Y2          LUT5 (Prop_lut5_I0_O)        0.124    23.239 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.864    25.103    L_reg/i__carry_i_14__1_0
    SLICE_X43Y11         LUT3 (Prop_lut3_I0_O)        0.124    25.227 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.806    26.033    L_reg/i__carry_i_25__3_n_0
    SLICE_X43Y10         LUT6 (Prop_lut6_I0_O)        0.124    26.157 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           1.015    27.173    L_reg/i__carry_i_20__3_n_0
    SLICE_X43Y9          LUT6 (Prop_lut6_I2_O)        0.124    27.297 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.807    28.104    L_reg/i__carry_i_13__3_n_0
    SLICE_X43Y8          LUT3 (Prop_lut3_I1_O)        0.152    28.256 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.816    29.071    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X43Y1          LUT5 (Prop_lut5_I0_O)        0.326    29.397 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    29.397    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X43Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.947 r  timerseg_driver/decimal_renderer/L_2f59041e_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.947    timerseg_driver/decimal_renderer/L_2f59041e_remainder0_inferred__1/i__carry_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.061 r  timerseg_driver/decimal_renderer/L_2f59041e_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.061    timerseg_driver/decimal_renderer/L_2f59041e_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.283 f  timerseg_driver/decimal_renderer/L_2f59041e_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.990    31.273    timerseg_driver/decimal_renderer/L_2f59041e_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X43Y5          LUT6 (Prop_lut6_I1_O)        0.299    31.572 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.151    31.724    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X43Y5          LUT6 (Prop_lut6_I1_O)        0.124    31.848 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.831    32.679    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X42Y4          LUT3 (Prop_lut3_I1_O)        0.124    32.803 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.851    33.654    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X43Y11         LUT6 (Prop_lut6_I3_O)        0.124    33.778 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.076    34.854    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X47Y15         LUT4 (Prop_lut4_I0_O)        0.124    34.978 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.322    39.300    timerseg_OBUF[1]
    E2                   OBUF (Prop_obuf_I_O)         3.544    42.844 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    42.844    timerseg[1]
    E2                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.495ns  (logic 11.946ns (31.862%)  route 25.549ns (68.138%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=6 LUT4=2 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.637     5.221    L_reg/clk_IBUF_BUFG
    SLICE_X63Y8          FDRE                                         r  L_reg/D_registers_q_reg[6][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y8          FDRE (Prop_fdre_C_Q)         0.456     5.677 r  L_reg/D_registers_q_reg[6][13]/Q
                         net (fo=11, routed)          1.470     7.148    L_reg/M_sm_timer[13]
    SLICE_X48Y0          LUT2 (Prop_lut2_I1_O)        0.150     7.298 r  L_reg/L_2f59041e_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           1.017     8.315    L_reg/L_2f59041e_remainder0_carry_i_23__1_n_0
    SLICE_X48Y1          LUT6 (Prop_lut6_I0_O)        0.326     8.641 f  L_reg/L_2f59041e_remainder0_carry_i_18__1/O
                         net (fo=3, routed)           0.877     9.517    L_reg/L_2f59041e_remainder0_carry_i_18__1_n_0
    SLICE_X48Y1          LUT3 (Prop_lut3_I1_O)        0.150     9.667 f  L_reg/L_2f59041e_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           1.024    10.691    L_reg/L_2f59041e_remainder0_carry_i_20__1_n_0
    SLICE_X46Y1          LUT5 (Prop_lut5_I4_O)        0.348    11.039 r  L_reg/L_2f59041e_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.871    11.910    L_reg/L_2f59041e_remainder0_carry_i_10__1_n_0
    SLICE_X47Y1          LUT4 (Prop_lut4_I1_O)        0.328    12.238 r  L_reg/L_2f59041e_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.238    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X47Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.788 r  timerseg_driver/decimal_renderer/L_2f59041e_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.788    timerseg_driver/decimal_renderer/L_2f59041e_remainder0_carry_n_0
    SLICE_X47Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.122 r  timerseg_driver/decimal_renderer/L_2f59041e_remainder0_carry__0/O[1]
                         net (fo=6, routed)           0.839    13.961    L_reg/L_2f59041e_remainder0_3[5]
    SLICE_X45Y2          LUT3 (Prop_lut3_I2_O)        0.303    14.264 r  L_reg/i__carry__0_i_18__1/O
                         net (fo=8, routed)           1.195    15.459    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X46Y0          LUT6 (Prop_lut6_I5_O)        0.124    15.583 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.452    16.035    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X46Y0          LUT5 (Prop_lut5_I3_O)        0.150    16.185 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.133    17.317    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X45Y2          LUT5 (Prop_lut5_I4_O)        0.356    17.673 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.577    18.250    L_reg/i__carry_i_19__3_n_0
    SLICE_X45Y3          LUT3 (Prop_lut3_I0_O)        0.352    18.602 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.111    19.713    L_reg/i__carry_i_11__3_n_0
    SLICE_X43Y0          LUT2 (Prop_lut2_I1_O)        0.326    20.039 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.480    20.519    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X44Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.026 r  timerseg_driver/decimal_renderer/L_2f59041e_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.026    timerseg_driver/decimal_renderer/L_2f59041e_remainder0_inferred__0/i__carry_n_0
    SLICE_X44Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.140 r  timerseg_driver/decimal_renderer/L_2f59041e_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.140    timerseg_driver/decimal_renderer/L_2f59041e_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.474 f  timerseg_driver/decimal_renderer/L_2f59041e_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.036    22.510    L_reg/L_2f59041e_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X42Y3          LUT5 (Prop_lut5_I4_O)        0.303    22.813 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.302    23.115    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X42Y2          LUT5 (Prop_lut5_I0_O)        0.124    23.239 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.864    25.103    L_reg/i__carry_i_14__1_0
    SLICE_X43Y11         LUT3 (Prop_lut3_I0_O)        0.124    25.227 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.806    26.033    L_reg/i__carry_i_25__3_n_0
    SLICE_X43Y10         LUT6 (Prop_lut6_I0_O)        0.124    26.157 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           1.015    27.173    L_reg/i__carry_i_20__3_n_0
    SLICE_X43Y9          LUT6 (Prop_lut6_I2_O)        0.124    27.297 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.807    28.104    L_reg/i__carry_i_13__3_n_0
    SLICE_X43Y8          LUT3 (Prop_lut3_I1_O)        0.152    28.256 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.816    29.071    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X43Y1          LUT5 (Prop_lut5_I0_O)        0.326    29.397 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    29.397    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X43Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.947 r  timerseg_driver/decimal_renderer/L_2f59041e_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.947    timerseg_driver/decimal_renderer/L_2f59041e_remainder0_inferred__1/i__carry_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.061 r  timerseg_driver/decimal_renderer/L_2f59041e_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.061    timerseg_driver/decimal_renderer/L_2f59041e_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.283 f  timerseg_driver/decimal_renderer/L_2f59041e_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.990    31.273    timerseg_driver/decimal_renderer/L_2f59041e_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X43Y5          LUT6 (Prop_lut6_I1_O)        0.299    31.572 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.151    31.724    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X43Y5          LUT6 (Prop_lut6_I1_O)        0.124    31.848 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.831    32.679    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X42Y4          LUT3 (Prop_lut3_I1_O)        0.124    32.803 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.851    33.654    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X43Y11         LUT6 (Prop_lut6_I3_O)        0.124    33.778 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.301    35.079    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X47Y15         LUT4 (Prop_lut4_I2_O)        0.154    35.233 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.733    38.966    timerseg_OBUF[9]
    F2                   OBUF (Prop_obuf_I_O)         3.750    42.716 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    42.716    timerseg[9]
    F2                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.450ns  (logic 11.717ns (31.286%)  route 25.733ns (68.714%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=6 LUT4=2 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.637     5.221    L_reg/clk_IBUF_BUFG
    SLICE_X63Y8          FDRE                                         r  L_reg/D_registers_q_reg[6][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y8          FDRE (Prop_fdre_C_Q)         0.456     5.677 r  L_reg/D_registers_q_reg[6][13]/Q
                         net (fo=11, routed)          1.470     7.148    L_reg/M_sm_timer[13]
    SLICE_X48Y0          LUT2 (Prop_lut2_I1_O)        0.150     7.298 r  L_reg/L_2f59041e_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           1.017     8.315    L_reg/L_2f59041e_remainder0_carry_i_23__1_n_0
    SLICE_X48Y1          LUT6 (Prop_lut6_I0_O)        0.326     8.641 f  L_reg/L_2f59041e_remainder0_carry_i_18__1/O
                         net (fo=3, routed)           0.877     9.517    L_reg/L_2f59041e_remainder0_carry_i_18__1_n_0
    SLICE_X48Y1          LUT3 (Prop_lut3_I1_O)        0.150     9.667 f  L_reg/L_2f59041e_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           1.024    10.691    L_reg/L_2f59041e_remainder0_carry_i_20__1_n_0
    SLICE_X46Y1          LUT5 (Prop_lut5_I4_O)        0.348    11.039 r  L_reg/L_2f59041e_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.871    11.910    L_reg/L_2f59041e_remainder0_carry_i_10__1_n_0
    SLICE_X47Y1          LUT4 (Prop_lut4_I1_O)        0.328    12.238 r  L_reg/L_2f59041e_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.238    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X47Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.788 r  timerseg_driver/decimal_renderer/L_2f59041e_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.788    timerseg_driver/decimal_renderer/L_2f59041e_remainder0_carry_n_0
    SLICE_X47Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.122 r  timerseg_driver/decimal_renderer/L_2f59041e_remainder0_carry__0/O[1]
                         net (fo=6, routed)           0.839    13.961    L_reg/L_2f59041e_remainder0_3[5]
    SLICE_X45Y2          LUT3 (Prop_lut3_I2_O)        0.303    14.264 r  L_reg/i__carry__0_i_18__1/O
                         net (fo=8, routed)           1.195    15.459    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X46Y0          LUT6 (Prop_lut6_I5_O)        0.124    15.583 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.452    16.035    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X46Y0          LUT5 (Prop_lut5_I3_O)        0.150    16.185 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.133    17.317    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X45Y2          LUT5 (Prop_lut5_I4_O)        0.356    17.673 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.577    18.250    L_reg/i__carry_i_19__3_n_0
    SLICE_X45Y3          LUT3 (Prop_lut3_I0_O)        0.352    18.602 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.111    19.713    L_reg/i__carry_i_11__3_n_0
    SLICE_X43Y0          LUT2 (Prop_lut2_I1_O)        0.326    20.039 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.480    20.519    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X44Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.026 r  timerseg_driver/decimal_renderer/L_2f59041e_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.026    timerseg_driver/decimal_renderer/L_2f59041e_remainder0_inferred__0/i__carry_n_0
    SLICE_X44Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.140 r  timerseg_driver/decimal_renderer/L_2f59041e_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.140    timerseg_driver/decimal_renderer/L_2f59041e_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.474 f  timerseg_driver/decimal_renderer/L_2f59041e_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.036    22.510    L_reg/L_2f59041e_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X42Y3          LUT5 (Prop_lut5_I4_O)        0.303    22.813 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.302    23.115    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X42Y2          LUT5 (Prop_lut5_I0_O)        0.124    23.239 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.864    25.103    L_reg/i__carry_i_14__1_0
    SLICE_X43Y11         LUT3 (Prop_lut3_I0_O)        0.124    25.227 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.806    26.033    L_reg/i__carry_i_25__3_n_0
    SLICE_X43Y10         LUT6 (Prop_lut6_I0_O)        0.124    26.157 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           1.015    27.173    L_reg/i__carry_i_20__3_n_0
    SLICE_X43Y9          LUT6 (Prop_lut6_I2_O)        0.124    27.297 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.807    28.104    L_reg/i__carry_i_13__3_n_0
    SLICE_X43Y8          LUT3 (Prop_lut3_I1_O)        0.152    28.256 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.816    29.071    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X43Y1          LUT5 (Prop_lut5_I0_O)        0.326    29.397 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    29.397    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X43Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.947 r  timerseg_driver/decimal_renderer/L_2f59041e_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.947    timerseg_driver/decimal_renderer/L_2f59041e_remainder0_inferred__1/i__carry_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.061 r  timerseg_driver/decimal_renderer/L_2f59041e_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.061    timerseg_driver/decimal_renderer/L_2f59041e_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.283 r  timerseg_driver/decimal_renderer/L_2f59041e_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.990    31.273    timerseg_driver/decimal_renderer/L_2f59041e_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X43Y5          LUT6 (Prop_lut6_I1_O)        0.299    31.572 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.151    31.724    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X43Y5          LUT6 (Prop_lut6_I1_O)        0.124    31.848 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.831    32.679    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X42Y4          LUT3 (Prop_lut3_I1_O)        0.124    32.803 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           1.021    33.823    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X44Y9          LUT6 (Prop_lut6_I4_O)        0.124    33.947 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.801    34.748    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X47Y15         LUT4 (Prop_lut4_I1_O)        0.124    34.872 r  L_reg/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           4.249    39.121    timerseg_OBUF[10]
    D3                   OBUF (Prop_obuf_I_O)         3.551    42.671 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    42.671    timerseg[10]
    D3                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.114ns  (logic 11.459ns (31.729%)  route 24.656ns (68.271%))
  Logic Levels:           31  (CARRY4=8 LUT2=2 LUT3=5 LUT4=4 LUT5=4 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.570     5.154    L_reg/clk_IBUF_BUFG
    SLICE_X53Y7          FDRE                                         r  L_reg/D_registers_q_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y7          FDRE (Prop_fdre_C_Q)         0.456     5.610 f  L_reg/D_registers_q_reg[2][6]/Q
                         net (fo=15, routed)          2.331     7.942    L_reg/M_sm_pac[6]
    SLICE_X61Y8          LUT5 (Prop_lut5_I3_O)        0.124     8.066 f  L_reg/L_2f59041e_remainder0_carry_i_24/O
                         net (fo=2, routed)           0.815     8.881    L_reg/L_2f59041e_remainder0_carry_i_24_n_0
    SLICE_X61Y7          LUT6 (Prop_lut6_I3_O)        0.124     9.005 f  L_reg/L_2f59041e_remainder0_carry_i_12/O
                         net (fo=6, routed)           0.599     9.604    L_reg/L_2f59041e_remainder0_carry_i_12_n_0
    SLICE_X63Y7          LUT3 (Prop_lut3_I0_O)        0.150     9.754 f  L_reg/L_2f59041e_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.590    10.344    L_reg/L_2f59041e_remainder0_carry_i_20_n_0
    SLICE_X64Y7          LUT4 (Prop_lut4_I3_O)        0.352    10.696 r  L_reg/L_2f59041e_remainder0_carry__0_i_10/O
                         net (fo=4, routed)           0.750    11.446    L_reg/L_2f59041e_remainder0_carry__0_i_10_n_0
    SLICE_X63Y5          LUT4 (Prop_lut4_I2_O)        0.328    11.774 r  L_reg/L_2f59041e_remainder0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.774    aseg_driver/decimal_renderer/i__carry__0_i_7__2_0[3]
    SLICE_X63Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.175 r  aseg_driver/decimal_renderer/L_2f59041e_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.175    aseg_driver/decimal_renderer/L_2f59041e_remainder0_carry__0_n_0
    SLICE_X63Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.397 f  aseg_driver/decimal_renderer/L_2f59041e_remainder0_carry__1/O[0]
                         net (fo=5, routed)           0.856    13.253    L_reg/L_2f59041e_remainder0[8]
    SLICE_X62Y6          LUT5 (Prop_lut5_I4_O)        0.299    13.552 f  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           1.033    14.585    L_reg/i__carry__1_i_10_n_0
    SLICE_X59Y6          LUT4 (Prop_lut4_I0_O)        0.124    14.709 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.605    15.314    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X59Y5          LUT6 (Prop_lut6_I0_O)        0.124    15.438 r  L_reg/i__carry__0_i_9__0/O
                         net (fo=5, routed)           0.894    16.332    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X59Y6          LUT3 (Prop_lut3_I2_O)        0.150    16.482 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.876    17.358    L_reg/i__carry_i_20__0_n_0
    SLICE_X60Y5          LUT3 (Prop_lut3_I1_O)        0.352    17.710 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           1.103    18.814    L_reg/i__carry_i_11_n_0
    SLICE_X61Y2          LUT2 (Prop_lut2_I1_O)        0.348    19.162 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.471    19.633    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X61Y3          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.140 r  aseg_driver/decimal_renderer/L_2f59041e_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.140    aseg_driver/decimal_renderer/L_2f59041e_remainder0_inferred__0/i__carry_n_0
    SLICE_X61Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.362 r  aseg_driver/decimal_renderer/L_2f59041e_remainder0_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.810    21.172    L_reg/L_2f59041e_remainder0_inferred__1/i__carry__1[0]
    SLICE_X59Y5          LUT3 (Prop_lut3_I2_O)        0.327    21.499 r  L_reg/i__carry__0_i_9/O
                         net (fo=11, routed)          1.564    23.063    aseg_driver/decimal_renderer/i__carry_i_23
    SLICE_X63Y1          LUT2 (Prop_lut2_I1_O)        0.352    23.415 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.607    24.022    L_reg/i__carry_i_13_0
    SLICE_X63Y0          LUT5 (Prop_lut5_I1_O)        0.332    24.354 r  L_reg/i__carry_i_18/O
                         net (fo=2, routed)           0.820    25.174    L_reg/i__carry_i_18_n_0
    SLICE_X63Y1          LUT6 (Prop_lut6_I5_O)        0.124    25.298 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.434    25.733    L_reg/i__carry_i_13_n_0
    SLICE_X61Y1          LUT3 (Prop_lut3_I1_O)        0.118    25.851 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.818    26.668    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X62Y1          LUT5 (Prop_lut5_I0_O)        0.326    26.994 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    26.994    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.544 r  aseg_driver/decimal_renderer/L_2f59041e_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.544    aseg_driver/decimal_renderer/L_2f59041e_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.658 r  aseg_driver/decimal_renderer/L_2f59041e_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.658    aseg_driver/decimal_renderer/L_2f59041e_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.772 r  aseg_driver/decimal_renderer/L_2f59041e_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.772    aseg_driver/decimal_renderer/L_2f59041e_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X62Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.994 f  aseg_driver/decimal_renderer/L_2f59041e_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.999    28.994    aseg_driver/decimal_renderer/L_2f59041e_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X63Y3          LUT6 (Prop_lut6_I5_O)        0.299    29.293 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.806    30.099    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X63Y2          LUT6 (Prop_lut6_I1_O)        0.124    30.223 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.923    31.146    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X65Y2          LUT6 (Prop_lut6_I2_O)        0.124    31.270 f  L_reg/aseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.284    31.554    L_reg/aseg_OBUF[10]_inst_i_7_n_0
    SLICE_X63Y2          LUT6 (Prop_lut6_I5_O)        0.124    31.678 f  L_reg/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.375    33.052    L_reg/aseg_OBUF[10]_inst_i_2_n_0
    SLICE_X64Y6          LUT4 (Prop_lut4_I0_O)        0.146    33.198 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.291    37.489    aseg_OBUF[3]
    P13                  OBUF (Prop_obuf_I_O)         3.780    41.269 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    41.269    aseg[3]
    P13                                                               r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.468ns  (logic 11.225ns (31.649%)  route 24.243ns (68.351%))
  Logic Levels:           31  (CARRY4=8 LUT2=2 LUT3=5 LUT4=4 LUT5=4 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.570     5.154    L_reg/clk_IBUF_BUFG
    SLICE_X53Y7          FDRE                                         r  L_reg/D_registers_q_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y7          FDRE (Prop_fdre_C_Q)         0.456     5.610 f  L_reg/D_registers_q_reg[2][6]/Q
                         net (fo=15, routed)          2.331     7.942    L_reg/M_sm_pac[6]
    SLICE_X61Y8          LUT5 (Prop_lut5_I3_O)        0.124     8.066 f  L_reg/L_2f59041e_remainder0_carry_i_24/O
                         net (fo=2, routed)           0.815     8.881    L_reg/L_2f59041e_remainder0_carry_i_24_n_0
    SLICE_X61Y7          LUT6 (Prop_lut6_I3_O)        0.124     9.005 f  L_reg/L_2f59041e_remainder0_carry_i_12/O
                         net (fo=6, routed)           0.599     9.604    L_reg/L_2f59041e_remainder0_carry_i_12_n_0
    SLICE_X63Y7          LUT3 (Prop_lut3_I0_O)        0.150     9.754 f  L_reg/L_2f59041e_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.590    10.344    L_reg/L_2f59041e_remainder0_carry_i_20_n_0
    SLICE_X64Y7          LUT4 (Prop_lut4_I3_O)        0.352    10.696 r  L_reg/L_2f59041e_remainder0_carry__0_i_10/O
                         net (fo=4, routed)           0.750    11.446    L_reg/L_2f59041e_remainder0_carry__0_i_10_n_0
    SLICE_X63Y5          LUT4 (Prop_lut4_I2_O)        0.328    11.774 r  L_reg/L_2f59041e_remainder0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.774    aseg_driver/decimal_renderer/i__carry__0_i_7__2_0[3]
    SLICE_X63Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.175 r  aseg_driver/decimal_renderer/L_2f59041e_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.175    aseg_driver/decimal_renderer/L_2f59041e_remainder0_carry__0_n_0
    SLICE_X63Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.397 f  aseg_driver/decimal_renderer/L_2f59041e_remainder0_carry__1/O[0]
                         net (fo=5, routed)           0.856    13.253    L_reg/L_2f59041e_remainder0[8]
    SLICE_X62Y6          LUT5 (Prop_lut5_I4_O)        0.299    13.552 f  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           1.033    14.585    L_reg/i__carry__1_i_10_n_0
    SLICE_X59Y6          LUT4 (Prop_lut4_I0_O)        0.124    14.709 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.605    15.314    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X59Y5          LUT6 (Prop_lut6_I0_O)        0.124    15.438 r  L_reg/i__carry__0_i_9__0/O
                         net (fo=5, routed)           0.894    16.332    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X59Y6          LUT3 (Prop_lut3_I2_O)        0.150    16.482 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.876    17.358    L_reg/i__carry_i_20__0_n_0
    SLICE_X60Y5          LUT3 (Prop_lut3_I1_O)        0.352    17.710 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           1.103    18.814    L_reg/i__carry_i_11_n_0
    SLICE_X61Y2          LUT2 (Prop_lut2_I1_O)        0.348    19.162 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.471    19.633    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X61Y3          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.140 r  aseg_driver/decimal_renderer/L_2f59041e_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.140    aseg_driver/decimal_renderer/L_2f59041e_remainder0_inferred__0/i__carry_n_0
    SLICE_X61Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.362 r  aseg_driver/decimal_renderer/L_2f59041e_remainder0_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.810    21.172    L_reg/L_2f59041e_remainder0_inferred__1/i__carry__1[0]
    SLICE_X59Y5          LUT3 (Prop_lut3_I2_O)        0.327    21.499 r  L_reg/i__carry__0_i_9/O
                         net (fo=11, routed)          1.564    23.063    aseg_driver/decimal_renderer/i__carry_i_23
    SLICE_X63Y1          LUT2 (Prop_lut2_I1_O)        0.352    23.415 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.607    24.022    L_reg/i__carry_i_13_0
    SLICE_X63Y0          LUT5 (Prop_lut5_I1_O)        0.332    24.354 r  L_reg/i__carry_i_18/O
                         net (fo=2, routed)           0.820    25.174    L_reg/i__carry_i_18_n_0
    SLICE_X63Y1          LUT6 (Prop_lut6_I5_O)        0.124    25.298 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.434    25.733    L_reg/i__carry_i_13_n_0
    SLICE_X61Y1          LUT3 (Prop_lut3_I1_O)        0.118    25.851 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.818    26.668    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X62Y1          LUT5 (Prop_lut5_I0_O)        0.326    26.994 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    26.994    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.544 r  aseg_driver/decimal_renderer/L_2f59041e_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.544    aseg_driver/decimal_renderer/L_2f59041e_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.658 r  aseg_driver/decimal_renderer/L_2f59041e_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.658    aseg_driver/decimal_renderer/L_2f59041e_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.772 r  aseg_driver/decimal_renderer/L_2f59041e_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.772    aseg_driver/decimal_renderer/L_2f59041e_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X62Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.994 r  aseg_driver/decimal_renderer/L_2f59041e_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.999    28.994    aseg_driver/decimal_renderer/L_2f59041e_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X63Y3          LUT6 (Prop_lut6_I5_O)        0.299    29.293 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.806    30.099    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X63Y2          LUT6 (Prop_lut6_I1_O)        0.124    30.223 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.923    31.146    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X65Y2          LUT6 (Prop_lut6_I2_O)        0.124    31.270 r  L_reg/aseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.284    31.554    L_reg/aseg_OBUF[10]_inst_i_7_n_0
    SLICE_X63Y2          LUT6 (Prop_lut6_I5_O)        0.124    31.678 r  L_reg/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.375    33.052    L_reg/aseg_OBUF[10]_inst_i_2_n_0
    SLICE_X64Y6          LUT4 (Prop_lut4_I1_O)        0.124    33.176 r  L_reg/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.878    37.054    aseg_OBUF[1]
    R11                  OBUF (Prop_obuf_I_O)         3.568    40.622 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    40.622    aseg[1]
    R11                                                               r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.043ns  (logic 11.230ns (32.047%)  route 23.813ns (67.953%))
  Logic Levels:           31  (CARRY4=8 LUT2=2 LUT3=6 LUT4=3 LUT5=4 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.570     5.154    L_reg/clk_IBUF_BUFG
    SLICE_X53Y7          FDRE                                         r  L_reg/D_registers_q_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y7          FDRE (Prop_fdre_C_Q)         0.456     5.610 f  L_reg/D_registers_q_reg[2][6]/Q
                         net (fo=15, routed)          2.331     7.942    L_reg/M_sm_pac[6]
    SLICE_X61Y8          LUT5 (Prop_lut5_I3_O)        0.124     8.066 f  L_reg/L_2f59041e_remainder0_carry_i_24/O
                         net (fo=2, routed)           0.815     8.881    L_reg/L_2f59041e_remainder0_carry_i_24_n_0
    SLICE_X61Y7          LUT6 (Prop_lut6_I3_O)        0.124     9.005 f  L_reg/L_2f59041e_remainder0_carry_i_12/O
                         net (fo=6, routed)           0.599     9.604    L_reg/L_2f59041e_remainder0_carry_i_12_n_0
    SLICE_X63Y7          LUT3 (Prop_lut3_I0_O)        0.150     9.754 f  L_reg/L_2f59041e_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.590    10.344    L_reg/L_2f59041e_remainder0_carry_i_20_n_0
    SLICE_X64Y7          LUT4 (Prop_lut4_I3_O)        0.352    10.696 r  L_reg/L_2f59041e_remainder0_carry__0_i_10/O
                         net (fo=4, routed)           0.750    11.446    L_reg/L_2f59041e_remainder0_carry__0_i_10_n_0
    SLICE_X63Y5          LUT4 (Prop_lut4_I2_O)        0.328    11.774 r  L_reg/L_2f59041e_remainder0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.774    aseg_driver/decimal_renderer/i__carry__0_i_7__2_0[3]
    SLICE_X63Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.175 r  aseg_driver/decimal_renderer/L_2f59041e_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.175    aseg_driver/decimal_renderer/L_2f59041e_remainder0_carry__0_n_0
    SLICE_X63Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.397 f  aseg_driver/decimal_renderer/L_2f59041e_remainder0_carry__1/O[0]
                         net (fo=5, routed)           0.856    13.253    L_reg/L_2f59041e_remainder0[8]
    SLICE_X62Y6          LUT5 (Prop_lut5_I4_O)        0.299    13.552 f  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           1.033    14.585    L_reg/i__carry__1_i_10_n_0
    SLICE_X59Y6          LUT4 (Prop_lut4_I0_O)        0.124    14.709 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.605    15.314    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X59Y5          LUT6 (Prop_lut6_I0_O)        0.124    15.438 r  L_reg/i__carry__0_i_9__0/O
                         net (fo=5, routed)           0.894    16.332    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X59Y6          LUT3 (Prop_lut3_I2_O)        0.150    16.482 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.876    17.358    L_reg/i__carry_i_20__0_n_0
    SLICE_X60Y5          LUT3 (Prop_lut3_I1_O)        0.352    17.710 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           1.103    18.814    L_reg/i__carry_i_11_n_0
    SLICE_X61Y2          LUT2 (Prop_lut2_I1_O)        0.348    19.162 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.471    19.633    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X61Y3          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.140 r  aseg_driver/decimal_renderer/L_2f59041e_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.140    aseg_driver/decimal_renderer/L_2f59041e_remainder0_inferred__0/i__carry_n_0
    SLICE_X61Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.362 r  aseg_driver/decimal_renderer/L_2f59041e_remainder0_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.810    21.172    L_reg/L_2f59041e_remainder0_inferred__1/i__carry__1[0]
    SLICE_X59Y5          LUT3 (Prop_lut3_I2_O)        0.327    21.499 r  L_reg/i__carry__0_i_9/O
                         net (fo=11, routed)          1.564    23.063    aseg_driver/decimal_renderer/i__carry_i_23
    SLICE_X63Y1          LUT2 (Prop_lut2_I1_O)        0.352    23.415 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.607    24.022    L_reg/i__carry_i_13_0
    SLICE_X63Y0          LUT5 (Prop_lut5_I1_O)        0.332    24.354 r  L_reg/i__carry_i_18/O
                         net (fo=2, routed)           0.820    25.174    L_reg/i__carry_i_18_n_0
    SLICE_X63Y1          LUT6 (Prop_lut6_I5_O)        0.124    25.298 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.434    25.733    L_reg/i__carry_i_13_n_0
    SLICE_X61Y1          LUT3 (Prop_lut3_I1_O)        0.118    25.851 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.818    26.668    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X62Y1          LUT5 (Prop_lut5_I0_O)        0.326    26.994 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    26.994    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.544 r  aseg_driver/decimal_renderer/L_2f59041e_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.544    aseg_driver/decimal_renderer/L_2f59041e_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.658 r  aseg_driver/decimal_renderer/L_2f59041e_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.658    aseg_driver/decimal_renderer/L_2f59041e_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.772 r  aseg_driver/decimal_renderer/L_2f59041e_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.772    aseg_driver/decimal_renderer/L_2f59041e_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X62Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.994 r  aseg_driver/decimal_renderer/L_2f59041e_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.999    28.994    aseg_driver/decimal_renderer/L_2f59041e_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X63Y3          LUT6 (Prop_lut6_I5_O)        0.299    29.293 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.806    30.099    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X63Y2          LUT6 (Prop_lut6_I1_O)        0.124    30.223 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.923    31.146    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X65Y2          LUT6 (Prop_lut6_I2_O)        0.124    31.270 r  L_reg/aseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.284    31.554    L_reg/aseg_OBUF[10]_inst_i_7_n_0
    SLICE_X63Y2          LUT6 (Prop_lut6_I5_O)        0.124    31.678 r  L_reg/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.979    32.656    L_reg/aseg_OBUF[10]_inst_i_2_n_0
    SLICE_X64Y6          LUT3 (Prop_lut3_I0_O)        0.124    32.780 r  L_reg/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.844    36.624    aseg_OBUF[0]
    R10                  OBUF (Prop_obuf_I_O)         3.573    40.197 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    40.197    aseg[0]
    R10                                                               r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mattop[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.221ns  (logic 1.409ns (63.454%)  route 0.812ns (36.546%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.563     1.507    display/clk
    SLICE_X37Y6          FDRE                                         r  display/D_rgb_data_0_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y6          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  display/D_rgb_data_0_q_reg[2]/Q
                         net (fo=1, routed)           0.812     2.459    mattop_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.268     3.728 r  mattop_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.728    mattop[2]
    T9                                                                r  mattop[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mattop[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.236ns  (logic 1.408ns (62.979%)  route 0.828ns (37.021%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.563     1.507    display/clk
    SLICE_X37Y6          FDRE                                         r  display/D_rgb_data_0_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y6          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  display/D_rgb_data_0_q_reg[1]/Q
                         net (fo=1, routed)           0.828     2.475    mattop_OBUF[1]
    T10                  OBUF (Prop_obuf_I_O)         1.267     3.742 r  mattop_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.742    mattop[1]
    T10                                                               r  mattop[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.290ns  (logic 1.407ns (61.447%)  route 0.883ns (38.553%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.561     1.505    display/clk
    SLICE_X37Y10         FDRE                                         r  display/D_rgb_data_1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y10         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  display/D_rgb_data_1_q_reg[1]/Q
                         net (fo=1, routed)           0.883     2.529    matbot_OBUF[1]
    P9                   OBUF (Prop_obuf_I_O)         1.266     3.795 r  matbot_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.795    matbot[1]
    P9                                                                r  matbot[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.290ns  (logic 1.407ns (61.452%)  route 0.883ns (38.548%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.561     1.505    display/clk
    SLICE_X37Y11         FDRE                                         r  display/D_rgb_data_1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y11         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  display/D_rgb_data_1_q_reg[2]/Q
                         net (fo=1, routed)           0.883     2.529    matbot_OBUF[2]
    N9                   OBUF (Prop_obuf_I_O)         1.266     3.795 r  matbot_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.795    matbot[2]
    N9                                                                r  matbot[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mattop[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.292ns  (logic 1.420ns (61.970%)  route 0.871ns (38.030%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.563     1.507    display/clk
    SLICE_X37Y6          FDRE                                         r  display/D_rgb_data_0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y6          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  display/D_rgb_data_0_q_reg[0]/Q
                         net (fo=1, routed)           0.871     2.519    mattop_OBUF[0]
    R7                   OBUF (Prop_obuf_I_O)         1.279     3.798 r  mattop_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.798    mattop[0]
    R7                                                                r  mattop[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_latch_blank_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matoe
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.420ns  (logic 1.455ns (60.139%)  route 0.964ns (39.861%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.563     1.507    display/clk
    SLICE_X38Y5          FDRE                                         r  display/D_latch_blank_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y5          FDRE (Prop_fdre_C_Q)         0.164     1.671 r  display/D_latch_blank_q_reg[0]/Q
                         net (fo=1, routed)           0.964     2.635    matoe_OBUF
    M6                   OBUF (Prop_obuf_I_O)         1.291     3.926 r  matoe_OBUF_inst/O
                         net (fo=0)                   0.000     3.926    matoe
    M6                                                                r  matoe (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 butt_cond/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.427ns  (logic 1.445ns (59.537%)  route 0.982ns (40.463%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.557     1.501    butt_cond/clk
    SLICE_X33Y63         FDRE                                         r  butt_cond/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y63         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  butt_cond/D_ctr_q_reg[6]/Q
                         net (fo=3, routed)           0.081     1.723    butt_cond/D_ctr_q_reg[6]
    SLICE_X32Y63         LUT6 (Prop_lut6_I5_O)        0.045     1.768 r  butt_cond/led_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.059     1.827    butt_cond/led_OBUF[0]_inst_i_3_n_0
    SLICE_X32Y63         LUT4 (Prop_lut4_I3_O)        0.045     1.872 r  butt_cond/led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.842     2.714    led_OBUF[0]
    K13                  OBUF (Prop_obuf_I_O)         1.214     3.928 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.928    led[0]
    K13                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.503ns  (logic 1.456ns (58.171%)  route 1.047ns (41.829%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.594     1.538    bseg_driver/ctr/clk
    SLICE_X60Y4          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y4          FDRE (Prop_fdre_C_Q)         0.164     1.702 f  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=19, routed)          0.363     2.064    bseg_driver/ctr/S[1]
    SLICE_X63Y8          LUT2 (Prop_lut2_I1_O)        0.045     2.109 r  bseg_driver/ctr/bseg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.684     2.794    bseg_OBUF[7]
    T2                   OBUF (Prop_obuf_I_O)         1.247     4.041 r  bseg_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.041    bseg[7]
    T2                                                                r  bseg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.515ns  (logic 1.454ns (57.807%)  route 1.061ns (42.193%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.594     1.538    bseg_driver/ctr/clk
    SLICE_X60Y4          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y4          FDRE (Prop_fdre_C_Q)         0.164     1.702 r  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=19, routed)          0.361     2.062    bseg_driver/ctr/S[1]
    SLICE_X63Y8          LUT2 (Prop_lut2_I0_O)        0.045     2.107 r  bseg_driver/ctr/bseg_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.700     2.808    bseg_OBUF[11]
    T3                   OBUF (Prop_obuf_I_O)         1.245     4.053 r  bseg_OBUF[11]_inst/O
                         net (fo=0)                   0.000     4.053    bseg[11]
    T3                                                                r  bseg[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.542ns  (logic 1.492ns (58.696%)  route 1.050ns (41.304%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.594     1.538    bseg_driver/ctr/clk
    SLICE_X60Y4          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y4          FDRE (Prop_fdre_C_Q)         0.164     1.702 r  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=19, routed)          0.363     2.064    bseg_driver/ctr/S[1]
    SLICE_X63Y8          LUT2 (Prop_lut2_I0_O)        0.043     2.107 r  bseg_driver/ctr/bseg_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.687     2.794    bseg_OBUF[8]
    P5                   OBUF (Prop_obuf_I_O)         1.285     4.079 r  bseg_OBUF[8]_inst/O
                         net (fo=0)                   0.000     4.079    bseg[8]
    P5                                                                r  bseg[8] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.362ns  (logic 1.668ns (31.104%)  route 3.694ns (68.896%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.793     4.312    reset_cond/butt_reset_IBUF
    SLICE_X33Y2          LUT1 (Prop_lut1_I0_O)        0.149     4.461 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.901     5.362    reset_cond/M_reset_cond_in
    SLICE_X43Y5          FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.447     4.852    reset_cond/clk
    SLICE_X43Y5          FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.298ns  (logic 1.668ns (31.482%)  route 3.630ns (68.518%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.793     4.312    reset_cond/butt_reset_IBUF
    SLICE_X33Y2          LUT1 (Prop_lut1_I0_O)        0.149     4.461 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.837     5.298    reset_cond/M_reset_cond_in
    SLICE_X40Y0          FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.448     4.853    reset_cond/clk
    SLICE_X40Y0          FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.298ns  (logic 1.668ns (31.482%)  route 3.630ns (68.518%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.793     4.312    reset_cond/butt_reset_IBUF
    SLICE_X33Y2          LUT1 (Prop_lut1_I0_O)        0.149     4.461 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.837     5.298    reset_cond/M_reset_cond_in
    SLICE_X40Y0          FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.448     4.853    reset_cond/clk
    SLICE_X40Y0          FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.280ns  (logic 1.668ns (31.591%)  route 3.612ns (68.409%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.793     4.312    reset_cond/butt_reset_IBUF
    SLICE_X33Y2          LUT1 (Prop_lut1_I0_O)        0.149     4.461 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.818     5.280    reset_cond/M_reset_cond_in
    SLICE_X41Y4          FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.447     4.852    reset_cond/clk
    SLICE_X41Y4          FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1713120791[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.179ns  (logic 1.639ns (39.204%)  route 2.541ns (60.796%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         1.515     1.515 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           2.541     4.055    forLoop_idx_0_1713120791[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X44Y27         LUT1 (Prop_lut1_I0_O)        0.124     4.179 r  forLoop_idx_0_1713120791[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     4.179    forLoop_idx_0_1713120791[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X44Y27         FDRE                                         r  forLoop_idx_0_1713120791[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.434     4.839    forLoop_idx_0_1713120791[1].cond_butt_sel_desel/sync/clk
    SLICE_X44Y27         FDRE                                         r  forLoop_idx_0_1713120791[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 testpullup
                            (input port)
  Destination:            butt_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.993ns  (logic 1.474ns (36.908%)  route 2.519ns (63.092%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.834ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  testpullup (IN)
                         net (fo=0)                   0.000     0.000    testpullup
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  testpullup_IBUF_inst/O
                         net (fo=1, routed)           2.519     3.993    butt_cond/sync/D[0]
    SLICE_X32Y64         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.430     4.834    butt_cond/sync/clk
    SLICE_X32Y64         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1713120791[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.992ns  (logic 1.640ns (41.090%)  route 2.351ns (58.910%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         1.516     1.516 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           2.351     3.868    forLoop_idx_0_1713120791[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X36Y29         LUT1 (Prop_lut1_I0_O)        0.124     3.992 r  forLoop_idx_0_1713120791[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     3.992    forLoop_idx_0_1713120791[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X36Y29         FDRE                                         r  forLoop_idx_0_1713120791[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.434     4.839    forLoop_idx_0_1713120791[0].cond_butt_sel_desel/sync/clk
    SLICE_X36Y29         FDRE                                         r  forLoop_idx_0_1713120791[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1173087631[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.966ns  (logic 1.658ns (41.814%)  route 2.308ns (58.186%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           2.308     3.842    forLoop_idx_0_1173087631[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X39Y25         LUT1 (Prop_lut1_I0_O)        0.124     3.966 r  forLoop_idx_0_1173087631[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     3.966    forLoop_idx_0_1173087631[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X39Y25         FDRE                                         r  forLoop_idx_0_1173087631[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.428     4.833    forLoop_idx_0_1173087631[2].cond_butt_dirs/sync/clk
    SLICE_X39Y25         FDRE                                         r  forLoop_idx_0_1173087631[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.769ns  (logic 1.641ns (43.554%)  route 2.127ns (56.446%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         1.517     1.517 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           2.127     3.645    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X28Y21         LUT1 (Prop_lut1_I0_O)        0.124     3.769 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     3.769    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X28Y21         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.435     4.840    cond_butt_next_play/sync/clk
    SLICE_X28Y21         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1173087631[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.767ns  (logic 1.630ns (43.276%)  route 2.137ns (56.724%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           2.137     3.643    forLoop_idx_0_1173087631[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X36Y22         LUT1 (Prop_lut1_I0_O)        0.124     3.767 r  forLoop_idx_0_1173087631[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     3.767    forLoop_idx_0_1173087631[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X36Y22         FDRE                                         r  forLoop_idx_0_1173087631[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.431     4.836    forLoop_idx_0_1173087631[0].cond_butt_dirs/sync/clk
    SLICE_X36Y22         FDRE                                         r  forLoop_idx_0_1173087631[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1173087631[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.234ns  (logic 0.313ns (25.357%)  route 0.921ns (74.643%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           0.921     1.189    forLoop_idx_0_1173087631[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X35Y19         LUT1 (Prop_lut1_I0_O)        0.045     1.234 r  forLoop_idx_0_1173087631[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.234    forLoop_idx_0_1173087631[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X35Y19         FDRE                                         r  forLoop_idx_0_1173087631[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.821     2.011    forLoop_idx_0_1173087631[1].cond_butt_dirs/sync/clk
    SLICE_X35Y19         FDRE                                         r  forLoop_idx_0_1173087631[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1173087631[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.266ns  (logic 0.319ns (25.192%)  route 0.947ns (74.808%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         0.274     0.274 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           0.947     1.221    forLoop_idx_0_1173087631[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X36Y22         LUT1 (Prop_lut1_I0_O)        0.045     1.266 r  forLoop_idx_0_1173087631[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.266    forLoop_idx_0_1173087631[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X36Y22         FDRE                                         r  forLoop_idx_0_1173087631[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.819     2.009    forLoop_idx_0_1173087631[0].cond_butt_dirs/sync/clk
    SLICE_X36Y22         FDRE                                         r  forLoop_idx_0_1173087631[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1173087631[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.269ns  (logic 0.341ns (26.902%)  route 0.928ns (73.098%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         0.296     0.296 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           0.928     1.224    forLoop_idx_0_1173087631[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X28Y21         LUT1 (Prop_lut1_I0_O)        0.045     1.269 r  forLoop_idx_0_1173087631[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.269    forLoop_idx_0_1173087631[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X28Y21         FDRE                                         r  forLoop_idx_0_1173087631[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.821     2.011    forLoop_idx_0_1173087631[3].cond_butt_dirs/sync/clk
    SLICE_X28Y21         FDRE                                         r  forLoop_idx_0_1173087631[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.275ns  (logic 0.330ns (25.871%)  route 0.945ns (74.129%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         0.285     0.285 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.945     1.230    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X28Y21         LUT1 (Prop_lut1_I0_O)        0.045     1.275 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     1.275    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X28Y21         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.821     2.011    cond_butt_next_play/sync/clk
    SLICE_X28Y21         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1173087631[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.359ns  (logic 0.347ns (25.502%)  route 1.013ns (74.498%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.013     1.314    forLoop_idx_0_1173087631[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X39Y25         LUT1 (Prop_lut1_I0_O)        0.045     1.359 r  forLoop_idx_0_1173087631[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.359    forLoop_idx_0_1173087631[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X39Y25         FDRE                                         r  forLoop_idx_0_1173087631[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.816     2.006    forLoop_idx_0_1173087631[2].cond_butt_dirs/sync/clk
    SLICE_X39Y25         FDRE                                         r  forLoop_idx_0_1173087631[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1713120791[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.379ns  (logic 0.329ns (23.828%)  route 1.050ns (76.172%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         0.284     0.284 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           1.050     1.334    forLoop_idx_0_1713120791[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X36Y29         LUT1 (Prop_lut1_I0_O)        0.045     1.379 r  forLoop_idx_0_1713120791[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.379    forLoop_idx_0_1713120791[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X36Y29         FDRE                                         r  forLoop_idx_0_1713120791[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.821     2.011    forLoop_idx_0_1713120791[0].cond_butt_sel_desel/sync/clk
    SLICE_X36Y29         FDRE                                         r  forLoop_idx_0_1713120791[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 testpullup
                            (input port)
  Destination:            butt_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.403ns  (logic 0.242ns (17.225%)  route 1.161ns (82.775%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  testpullup (IN)
                         net (fo=0)                   0.000     0.000    testpullup
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 r  testpullup_IBUF_inst/O
                         net (fo=1, routed)           1.161     1.403    butt_cond/sync/D[0]
    SLICE_X32Y64         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.824     2.014    butt_cond/sync/clk
    SLICE_X32Y64         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1713120791[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.475ns  (logic 0.327ns (22.172%)  route 1.148ns (77.828%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         0.282     0.282 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           1.148     1.430    forLoop_idx_0_1713120791[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X44Y27         LUT1 (Prop_lut1_I0_O)        0.045     1.475 r  forLoop_idx_0_1713120791[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     1.475    forLoop_idx_0_1713120791[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X44Y27         FDRE                                         r  forLoop_idx_0_1713120791[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.821     2.011    forLoop_idx_0_1713120791[1].cond_butt_sel_desel/sync/clk
    SLICE_X44Y27         FDRE                                         r  forLoop_idx_0_1713120791[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.871ns  (logic 0.330ns (17.655%)  route 1.541ns (82.345%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.228     1.515    reset_cond/butt_reset_IBUF
    SLICE_X33Y2          LUT1 (Prop_lut1_I0_O)        0.044     1.559 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.312     1.871    reset_cond/M_reset_cond_in
    SLICE_X41Y4          FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.833     2.023    reset_cond/clk
    SLICE_X41Y4          FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.887ns  (logic 0.330ns (17.502%)  route 1.557ns (82.498%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.228     1.515    reset_cond/butt_reset_IBUF
    SLICE_X33Y2          LUT1 (Prop_lut1_I0_O)        0.044     1.559 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.329     1.887    reset_cond/M_reset_cond_in
    SLICE_X40Y0          FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.834     2.024    reset_cond/clk
    SLICE_X40Y0          FDPE                                         r  reset_cond/D_stage_q_reg[0]/C





