{"decoupled architectures as a low complexity alternative to out of order execution": {"filter": "Header Section", "author": ["Neal Clayton Crago", "Sanjay J. Patel"]}, "sampling temporal touch hint stth inclusive cache management policy": {"filter": "Header Section", "author": ["Yingying Tian", "Daniel A. Jimenez"]}, "prediction based dram row buffer management in the many core era": {"filter": "Header Section", "author": ["Manu Awasthi", "David W. Nellans", "Rajeev Balasubramonian", "Al Davis"]}, "an alternative memory access scheduling in manycore accelerators": {"filter": "Header Section", "author": ["Yonggon Kim", "Hyunseok Lee", "John Kim"]}, "row buffer reorganization simultaneously improving performance and reducing energy in drams": {"filter": "Header Section", "author": ["Nagendra Dwarakanath Gulur", "R. Manikantan", "R. Govindarajan", "Mahesh Mehendale"]}, "scalable and efficient bounds checking for large scale cmp environments": {"filter": "Header Section", "author": ["Baik Song An", "Ki Hwan Yum", "Eun Jung Kim"]}, "building retargetable and efficient compilers for multimedia instruction sets": {"filter": "Header Section", "author": ["Serge Guelton", "Adrien Guinet", "Ronan Keryell"]}, "probabilistic models towards optimal speculation of dfa applications": {"filter": "Header Section", "author": ["Zhijia Zhao", "Bo Wu"]}, "improving run time scheduling for general purpose parallel code": {"filter": "Header Section", "author": ["Alexandros Tzannes", "Rajeev Barua", "Uzi Vishkin"]}, "collaborative caching for unknown cache sizes": {"filter": "Header Section", "author": ["Xiaoming Gu"]}, "a hierarchical approach to maximizing mapreduce efficiency": {"filter": "Header Section", "author": ["Zhiwei Xiao", "Haibo Chen", "Binyu Zang"]}, "a compiler assisted runtime prefetching scheme for heterogenous platforms": {"filter": "Header Section", "author": ["Baojiang Shou", "Xionghui Hou", "Li Chen"]}, "tideflow a parallel execution model for high performance computing programs": {"filter": "Header Section", "author": ["Daniel A. Orozco"]}, "mrac a memristor based reconfigurable framework for adaptive cache replacement": {"filter": "Header Section", "author": ["Ping Zhou", "Bo Zhao", "Youtao Zhang", "Jun Yang", "Yiran Chen"]}, "beforehand migration on d nuca caches": {"filter": "Header Section", "author": ["Javier Lira", "Timothy M. Jones", "Carlos Molina", "Antonio Gonzalez"]}, "exploiting mutual awareness between prefetchers and on chip networks in multi cores": {"filter": "Header Section", "author": ["Junghoon Lee", "Minjeong Shin", "Hanjoon Kim", "John Kim", "Jaehyuk Huh"]}, "improving last level cache performance by exploiting the concept of mru tour": {"filter": "Header Section", "author": ["Alejandro Valero", "Julio Sahuquillo", "Salvador Petit", "Pedro Lopez", "Jose Duato"]}, "rpram exploring redundancy techniques to improve lifetime of pcm based main memory": {"filter": "Header Section", "author": ["Jie Chen", "Zachary Winter", "Guru Venkataramani", "H. Howie Huang"]}, "regulating locality vs  parallelism tradeoffs in multiple memory controller environments": {"filter": "Header Section", "author": ["Syed Minhaj Hassan", "Dhruv Choudhary", "Mitchelle Rasquinha", "Sudhakar Yalamanchili"]}, "an architecture to enable lifetime full chip testability in chip multiprocessors": {"filter": "Header Section", "author": ["Rance Rodrigues", "Israel Koren", "Sandip Kundu"]}, "exploiting rank idle time for scheduling last level cache writeback": {"filter": "Header Section", "author": ["Zhe Wang", "Daniel A. Jimenez"]}, "a software managed coherent memory architecture for manycores": {"filter": "Header Section", "author": ["Jung-Ho Park", "Choonki Jang", "Jaejin Lee"]}, "programming strategies for gpus and their power consumption": {"filter": "Header Section", "author": ["Sayan Ghosh", "Barbara M. Chapman"]}, "program interferometry": {"filter": "Header Section", "author": ["Zhe Wang", "Daniel A. Jimenez"]}, "criticalfault amplifying soft error effect using vulnerability driven injection": {"filter": "Header Section", "author": ["Xin Xu", "Man-Lap Li"]}, "scalable proximity aware cache replication in chip multiprocessors": {"filter": "Header Section", "author": ["Chongmin Li", "Haixia Wang", "Yibo Xue", "Dongsheng Wang", "Jian Li"]}, "symptomtm symptom based error detection and recovery using hardware transactional memory": {"filter": "Header Section", "author": ["Gulay Yalcin", "Osman S. Unsal", "Adrian Cristal", "Ibrahim Hur", "Mateo Valero"]}, "parameterized micro benchmarking an auto tuning approach for complex applications": {"filter": "Header Section", "author": ["Wenjing Ma", "Sriram Krishnamoorthy", "Gagan Agrawal"]}, "understanding the behavior of pthread applications on non uniform cache architectures": {"filter": "Header Section", "author": ["Gagandeep S. Sachdev", "Kshitij Sudan", "Mary W. Hall", "Rajeev Balasubramonian"]}, "pi tm pessimistic invalidation for scalable lazy hardware transactional memory": {"filter": "Header Section", "author": ["Anurag Negi", "Per Stenstrom", "J. Ruben Titos Gil", "Manuel E. Acacio", "Jose M. Garcia"]}, "mcfq leveraging memory level parallelism and application s cache friendliness for efficient management of quasi partitioned last level caches": {"filter": "Header Section", "author": ["Dimitris Kaseridis", "Muhammad Faisal Iqbal", "Jeffrey Stuecheli", "Lizy Kurian John"]}, "decoupled cache segmentation mutable policy with automated bypass": {"filter": "Header Section", "author": ["Samira Manabi Khan", "Daniel A. Jimenez"]}, "compiler directed data locality optimization for multicore architectures": {"filter": "Header Section", "author": ["Wei Ding", "Jithendra Srinivas", "Mahmut T. Kandemir", "Mustafa Karakoy"]}}