$date
	Sat Oct 22 18:46:55 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#652671
b1 !
1"
#652674
b1 &
b1 %
1$
#652675
0"
#652678
1#
#652682
b0 &
b0 %
0#
0$
#1645780
1"
#1645782
b1 &
b1 %
1$
#1645783
0"
#1645786
1#
#1645790
b0 &
0#
b0 %
0$
#2701854
b111 &
b111 %
1$
b111 !
1"
#2701855
0"
#2701858
b10110 &
b10110 %
#2701862
b1011 &
b1011 %
#2701866
b100010 &
b100010 %
#2701870
b10001 &
b10001 %
#2701874
b110100 &
b110100 %
#2701878
b11010 &
b11010 %
#2701882
b1101 &
b1101 %
#2701886
b101000 &
b101000 %
#2701890
b10100 &
b10100 %
#2701894
b1010 &
b1010 %
#2701898
b101 &
b101 %
#2701902
b10000 &
b10000 %
#2701906
b1000 &
b1000 %
#2701910
b100 &
b100 %
#2701914
b10 &
b10 %
#2701918
b1 &
1#
b1 %
#2701922
b0 &
b0 %
0#
0$
#4500012
