WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

[L1D] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L1I] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L2C] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2500104 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 23 sec)
Heartbeat CPU 0 instructions: 20000000 cycles: 5000104 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 46 sec)
Warmup finished CPU 0 instructions: 25000000 cycles: 6250105 cumulative IPC: 4 (Simulation time: 00 hr 00 min 58 sec)
Warmup complete CPU 0 instructions: 25000000 cycles: 6250105 cumulative IPC: 4 (Simulation time: 00 hr 00 min 58 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 14357296 heartbeat IPC: 1.069 cumulative IPC: 0.6167 (Simulation time: 00 hr 01 min 31 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_16.champsimtrace.xz")
Heartbeat CPU 0 instructions: 40000001 cycles: 30511576 heartbeat IPC: 0.619 cumulative IPC: 0.6183 (Simulation time: 00 hr 02 min 36 sec)
Heartbeat CPU 0 instructions: 50000000 cycles: 46630879 heartbeat IPC: 0.6204 cumulative IPC: 0.6191 (Simulation time: 00 hr 03 min 40 sec)
Heartbeat CPU 0 instructions: 60000000 cycles: 62783857 heartbeat IPC: 0.6191 cumulative IPC: 0.6191 (Simulation time: 00 hr 04 min 45 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_16.champsimtrace.xz")
Heartbeat CPU 0 instructions: 70000000 cycles: 78944517 heartbeat IPC: 0.6188 cumulative IPC: 0.619 (Simulation time: 00 hr 05 min 50 sec)
Heartbeat CPU 0 instructions: 80000003 cycles: 95071461 heartbeat IPC: 0.6201 cumulative IPC: 0.6192 (Simulation time: 00 hr 06 min 55 sec)
Heartbeat CPU 0 instructions: 90000000 cycles: 111217222 heartbeat IPC: 0.6194 cumulative IPC: 0.6192 (Simulation time: 00 hr 08 min 00 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_16.champsimtrace.xz")
Heartbeat CPU 0 instructions: 100000000 cycles: 127372147 heartbeat IPC: 0.619 cumulative IPC: 0.6192 (Simulation time: 00 hr 09 min 04 sec)
Heartbeat CPU 0 instructions: 110000000 cycles: 143514967 heartbeat IPC: 0.6195 cumulative IPC: 0.6192 (Simulation time: 00 hr 10 min 09 sec)
Heartbeat CPU 0 instructions: 120000002 cycles: 159668479 heartbeat IPC: 0.6191 cumulative IPC: 0.6192 (Simulation time: 00 hr 11 min 14 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 161494737 cumulative IPC: 0.6192 (Simulation time: 00 hr 11 min 47 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 161494737 cumulative IPC: 0.6192 (Simulation time: 00 hr 11 min 47 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/public_traces/srv/srv_16.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.6192 instructions: 100000001 cycles: 161494737
CPU 0 Branch Prediction Accuracy: 70.86% MPKI: 51.73 Average ROB Occupancy at Mispredict: 3.454
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.518
BRANCH_INDIRECT: 36
BRANCH_CONDITIONAL: 9.94
BRANCH_DIRECT_CALL: 1.62
BRANCH_INDIRECT_CALL: 2.3
BRANCH_RETURN: 1.32

L1D TOTAL        ACCESS:   34867767 HIT:   31174474 MISS:    3693293
L1D LOAD         ACCESS:   20865287 HIT:   18797027 MISS:    2068260
L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1D WRITE        ACCESS:   14001822 HIT:   12377447 MISS:    1624375
L1D TRANSLATION  ACCESS:        658 HIT:          0 MISS:        658
L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1D AVERAGE MISS LATENCY: 6.305 cycles
L1I TOTAL        ACCESS:   13594382 HIT:    5293448 MISS:    8300934
L1I LOAD         ACCESS:   13594382 HIT:    5293448 MISS:    8300934
L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1I AVERAGE MISS LATENCY: 8.218 cycles
L2C TOTAL        ACCESS:    9977244 HIT:    9684506 MISS:     292738
L2C LOAD         ACCESS:    8282599 HIT:    7996305 MISS:     286294
L2C RFO          ACCESS:     586323 HIT:     583334 MISS:       2989
L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L2C WRITE        ACCESS:    1107664 HIT:    1104538 MISS:       3126
L2C TRANSLATION  ACCESS:        658 HIT:        329 MISS:        329
L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L2C AVERAGE MISS LATENCY: 20.75 cycles
LLC TOTAL        ACCESS:     294491 HIT:     293035 MISS:       1456
LLC LOAD         ACCESS:     286294 HIT:     284849 MISS:       1445
LLC RFO          ACCESS:       2989 HIT:       2989 MISS:          0
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:       4879 HIT:       4879 MISS:          0
LLC TRANSLATION  ACCESS:        329 HIT:        318 MISS:         11
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 193.3 cycles
cpu0_DTLB TOTAL        ACCESS:   27809827 HIT:   26687492 MISS:    1122335
cpu0_DTLB LOAD         ACCESS:   27809827 HIT:   26687492 MISS:    1122335
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 6.744 cycles
cpu0_ITLB TOTAL        ACCESS:   12056175 HIT:    9682644 MISS:    2373531
cpu0_ITLB LOAD         ACCESS:   12056175 HIT:    9682644 MISS:    2373531
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 2.935 cycles
cpu0_STLB TOTAL        ACCESS:    2113844 HIT:    2113186 MISS:        658
cpu0_STLB LOAD         ACCESS:    2113844 HIT:    2113186 MISS:        658
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 35.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        644
  ROW_BUFFER_MISS:        812
 AVG DBUS CONGESTED CYCLE: 3.943
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:          0
  FULL:          1
