Analysis & Synthesis report for top
Fri Nov 23 13:17:59 2018
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |top|control:c0|current_state
 11. State Machine - |top|PS2_Controller:ps2|s_ps2_transceiver
 12. State Machine - |top|PS2_Controller:ps2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter
 13. State Machine - |top|PS2_Controller:ps2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver
 14. State Machine - |top|DE1_SoC_Audio_Example:a0|avconf:avc|mSetup_ST
 15. Registers Removed During Synthesis
 16. Removed Registers Triggering Further Register Optimizations
 17. General Register Statistics
 18. Inverted Register Statistics
 19. Multiplexer Restructuring Statistics (Restructuring Performed)
 20. Source assignments for DE1_SoC_Audio_Example:a0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram
 21. Source assignments for DE1_SoC_Audio_Example:a0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram
 22. Source assignments for DE1_SoC_Audio_Example:a0|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram
 23. Source assignments for DE1_SoC_Audio_Example:a0|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram
 24. Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ukm1:auto_generated
 25. Source assignments for datapath:d0|ram_background:b|altsyncram:altsyncram_component|altsyncram_3vo1:auto_generated
 26. Source assignments for datapath:d0|ram_sprite:s|altsyncram:altsyncram_component|altsyncram_peo1:auto_generated
 27. Source assignments for datapath:d0|ram_sprite_2:s2|altsyncram:altsyncram_component|altsyncram_0co1:auto_generated
 28. Source assignments for datapath:d0|ram_spirit:s3|altsyncram:altsyncram_component|altsyncram_kfo1:auto_generated
 29. Parameter Settings for User Entity Instance: DE1_SoC_Audio_Example:a0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer
 30. Parameter Settings for User Entity Instance: DE1_SoC_Audio_Example:a0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter
 31. Parameter Settings for User Entity Instance: DE1_SoC_Audio_Example:a0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO
 32. Parameter Settings for User Entity Instance: DE1_SoC_Audio_Example:a0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO
 33. Parameter Settings for User Entity Instance: DE1_SoC_Audio_Example:a0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO
 34. Parameter Settings for User Entity Instance: DE1_SoC_Audio_Example:a0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO
 35. Parameter Settings for User Entity Instance: DE1_SoC_Audio_Example:a0|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer
 36. Parameter Settings for User Entity Instance: DE1_SoC_Audio_Example:a0|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO
 37. Parameter Settings for User Entity Instance: DE1_SoC_Audio_Example:a0|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO
 38. Parameter Settings for User Entity Instance: DE1_SoC_Audio_Example:a0|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO
 39. Parameter Settings for User Entity Instance: DE1_SoC_Audio_Example:a0|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO
 40. Parameter Settings for User Entity Instance: DE1_SoC_Audio_Example:a0|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component
 41. Parameter Settings for User Entity Instance: DE1_SoC_Audio_Example:a0|avconf:avc
 42. Parameter Settings for User Entity Instance: PS2_Controller:ps2
 43. Parameter Settings for User Entity Instance: PS2_Controller:ps2|Altera_UP_PS2_Command_Out:PS2_Command_Out
 44. Parameter Settings for User Entity Instance: vga_adapter:VGA
 45. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator
 46. Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory
 47. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component
 48. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller
 49. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator
 50. Parameter Settings for User Entity Instance: datapath:d0|ram_background:b|altsyncram:altsyncram_component
 51. Parameter Settings for User Entity Instance: datapath:d0|ram_sprite:s|altsyncram:altsyncram_component
 52. Parameter Settings for User Entity Instance: datapath:d0|ram_sprite_2:s2|altsyncram:altsyncram_component
 53. Parameter Settings for User Entity Instance: datapath:d0|ram_spirit:s3|altsyncram:altsyncram_component
 54. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod2
 55. Parameter Settings for Inferred Entity Instance: lpm_divide:Div2
 56. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0
 57. Parameter Settings for Inferred Entity Instance: lpm_divide:Div0
 58. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod1
 59. Parameter Settings for Inferred Entity Instance: lpm_divide:Div1
 60. scfifo Parameter Settings by Entity Instance
 61. altpll Parameter Settings by Entity Instance
 62. altsyncram Parameter Settings by Entity Instance
 63. Port Connectivity Checks: "control:c0|rate_divider:u4Hz"
 64. Port Connectivity Checks: "control:c0"
 65. Port Connectivity Checks: "datapath:d0|rate_divider:u4Hz2"
 66. Port Connectivity Checks: "datapath:d0|ram_spirit:s3"
 67. Port Connectivity Checks: "datapath:d0|ram_sprite_2:s2"
 68. Port Connectivity Checks: "datapath:d0|ram_sprite:s"
 69. Port Connectivity Checks: "datapath:d0|ram_background:b"
 70. Port Connectivity Checks: "datapath:d0"
 71. Port Connectivity Checks: "seg7:p4"
 72. Port Connectivity Checks: "seg7:p3"
 73. Port Connectivity Checks: "seg7:p2"
 74. Port Connectivity Checks: "seg7:p1"
 75. Port Connectivity Checks: "seg7:clk2"
 76. Port Connectivity Checks: "seg7:clk1"
 77. Port Connectivity Checks: "vga_adapter:VGA|vga_controller:controller"
 78. Port Connectivity Checks: "vga_adapter:VGA"
 79. Port Connectivity Checks: "PS2_Controller:ps2"
 80. Port Connectivity Checks: "DE1_SoC_Audio_Example:a0|avconf:avc|I2C_Controller:u0"
 81. Port Connectivity Checks: "DE1_SoC_Audio_Example:a0|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock"
 82. Port Connectivity Checks: "DE1_SoC_Audio_Example:a0|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer"
 83. Port Connectivity Checks: "DE1_SoC_Audio_Example:a0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer"
 84. Port Connectivity Checks: "DE1_SoC_Audio_Example:a0|Audio_Controller:Audio_Controller"
 85. Port Connectivity Checks: "DE1_SoC_Audio_Example:a0"
 86. Post-Synthesis Netlist Statistics for Top Partition
 87. Elapsed Time Per Partition
 88. Analysis & Synthesis Messages
 89. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri Nov 23 13:17:59 2018           ;
; Quartus Prime Version           ; 18.0.0 Build 614 04/24/2018 SJ Standard Edition ;
; Revision Name                   ; top                                             ;
; Top-level Entity Name           ; top                                             ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 679                                             ;
; Total pins                      ; 102                                             ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 363,865                                         ;
; Total DSP Blocks                ; 0                                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 2                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; top                ; top                ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                           ;
+-----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------+---------+
; File Name with User-Entered Path  ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                            ; Library ;
+-----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------+---------+
; I2C_Controller.v                  ; yes             ; User Verilog HDL File                  ; W:/Final Project/Week 3/I2C_Controller.v                                ;         ;
; avconf.v                          ; yes             ; User Verilog HDL File                  ; W:/Final Project/Week 3/avconf.v                                        ;         ;
; Audio_Controller.v                ; yes             ; User Verilog HDL File                  ; W:/Final Project/Week 3/Audio_Controller.v                              ;         ;
; Audio_Clock.v                     ; yes             ; User Wizard-Generated File             ; W:/Final Project/Week 3/Audio_Clock.v                                   ;         ;
; Altera_UP_SYNC_FIFO.v             ; yes             ; User Verilog HDL File                  ; W:/Final Project/Week 3/Altera_UP_SYNC_FIFO.v                           ;         ;
; Altera_UP_Clock_Edge.v            ; yes             ; User Verilog HDL File                  ; W:/Final Project/Week 3/Altera_UP_Clock_Edge.v                          ;         ;
; DE1_SoC_Audio_Example.v           ; yes             ; User Verilog HDL File                  ; W:/Final Project/Week 3/DE1_SoC_Audio_Example.v                         ;         ;
; Altera_UP_Audio_Out_Serializer.v  ; yes             ; User Verilog HDL File                  ; W:/Final Project/Week 3/Altera_UP_Audio_Out_Serializer.v                ;         ;
; Altera_UP_Audio_In_Deserializer.v ; yes             ; User Verilog HDL File                  ; W:/Final Project/Week 3/Altera_UP_Audio_In_Deserializer.v               ;         ;
; Altera_UP_Audio_Bit_Counter.v     ; yes             ; User Verilog HDL File                  ; W:/Final Project/Week 3/Altera_UP_Audio_Bit_Counter.v                   ;         ;
; vga_pll.v                         ; yes             ; User Wizard-Generated File             ; W:/Final Project/Week 3/vga_pll.v                                       ;         ;
; vga_controller.v                  ; yes             ; User Verilog HDL File                  ; W:/Final Project/Week 3/vga_controller.v                                ;         ;
; vga_address_translator.v          ; yes             ; User Verilog HDL File                  ; W:/Final Project/Week 3/vga_address_translator.v                        ;         ;
; vga_adapter.v                     ; yes             ; User Verilog HDL File                  ; W:/Final Project/Week 3/vga_adapter.v                                   ;         ;
; top.v                             ; yes             ; User Verilog HDL File                  ; W:/Final Project/Week 3/top.v                                           ;         ;
; seg7.v                            ; yes             ; User Verilog HDL File                  ; W:/Final Project/Week 3/seg7.v                                          ;         ;
; PS2_Controller.v                  ; yes             ; User Verilog HDL File                  ; W:/Final Project/Week 3/PS2_Controller.v                                ;         ;
; datapath.v                        ; yes             ; User Verilog HDL File                  ; W:/Final Project/Week 3/datapath.v                                      ;         ;
; control.v                         ; yes             ; User Verilog HDL File                  ; W:/Final Project/Week 3/control.v                                       ;         ;
; Altera_UP_PS2_Data_In.v           ; yes             ; User Verilog HDL File                  ; W:/Final Project/Week 3/Altera_UP_PS2_Data_In.v                         ;         ;
; Altera_UP_PS2_Command_Out.v       ; yes             ; User Verilog HDL File                  ; W:/Final Project/Week 3/Altera_UP_PS2_Command_Out.v                     ;         ;
; ram_sprite_2.v                    ; yes             ; User Wizard-Generated File             ; W:/Final Project/Week 3/ram_sprite_2.v                                  ;         ;
; ram_sprite.v                      ; yes             ; User Wizard-Generated File             ; W:/Final Project/Week 3/ram_sprite.v                                    ;         ;
; ram_spirit.v                      ; yes             ; User Wizard-Generated File             ; W:/Final Project/Week 3/ram_spirit.v                                    ;         ;
; ram_background.v                  ; yes             ; User Wizard-Generated File             ; W:/Final Project/Week 3/ram_background.v                                ;         ;
; scfifo.tdf                        ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/scfifo.tdf            ;         ;
; a_regfifo.inc                     ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/a_regfifo.inc         ;         ;
; a_dpfifo.inc                      ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/a_dpfifo.inc          ;         ;
; a_i2fifo.inc                      ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/a_i2fifo.inc          ;         ;
; a_fffifo.inc                      ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/a_fffifo.inc          ;         ;
; a_f2fifo.inc                      ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/a_f2fifo.inc          ;         ;
; aglobal180.inc                    ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/aglobal180.inc        ;         ;
; db/scfifo_7ba1.tdf                ; yes             ; Auto-Generated Megafunction            ; W:/Final Project/Week 3/db/scfifo_7ba1.tdf                              ;         ;
; db/a_dpfifo_q2a1.tdf              ; yes             ; Auto-Generated Megafunction            ; W:/Final Project/Week 3/db/a_dpfifo_q2a1.tdf                            ;         ;
; db/altsyncram_n3i1.tdf            ; yes             ; Auto-Generated Megafunction            ; W:/Final Project/Week 3/db/altsyncram_n3i1.tdf                          ;         ;
; db/cmpr_6l8.tdf                   ; yes             ; Auto-Generated Megafunction            ; W:/Final Project/Week 3/db/cmpr_6l8.tdf                                 ;         ;
; db/cntr_h2b.tdf                   ; yes             ; Auto-Generated Megafunction            ; W:/Final Project/Week 3/db/cntr_h2b.tdf                                 ;         ;
; db/cntr_u27.tdf                   ; yes             ; Auto-Generated Megafunction            ; W:/Final Project/Week 3/db/cntr_u27.tdf                                 ;         ;
; db/cntr_i2b.tdf                   ; yes             ; Auto-Generated Megafunction            ; W:/Final Project/Week 3/db/cntr_i2b.tdf                                 ;         ;
; altpll.tdf                        ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/altpll.tdf            ;         ;
; stratix_pll.inc                   ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/stratix_pll.inc       ;         ;
; stratixii_pll.inc                 ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/stratixii_pll.inc     ;         ;
; cycloneii_pll.inc                 ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/cycloneii_pll.inc     ;         ;
; db/audio_clock_altpll.v           ; yes             ; Auto-Generated Megafunction            ; W:/Final Project/Week 3/db/audio_clock_altpll.v                         ;         ;
; altsyncram.tdf                    ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc             ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                       ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                    ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; a_rdenreg.inc                     ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                        ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                        ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                      ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_ukm1.tdf            ; yes             ; Auto-Generated Megafunction            ; W:/Final Project/Week 3/db/altsyncram_ukm1.tdf                          ;         ;
; main_menu.mif                     ; yes             ; Auto-Found Memory Initialization File  ; W:/Final Project/Week 3/main_menu.mif                                   ;         ;
; db/decode_7la.tdf                 ; yes             ; Auto-Generated Megafunction            ; W:/Final Project/Week 3/db/decode_7la.tdf                               ;         ;
; db/decode_01a.tdf                 ; yes             ; Auto-Generated Megafunction            ; W:/Final Project/Week 3/db/decode_01a.tdf                               ;         ;
; db/mux_ofb.tdf                    ; yes             ; Auto-Generated Megafunction            ; W:/Final Project/Week 3/db/mux_ofb.tdf                                  ;         ;
; db/altpll_80u.tdf                 ; yes             ; Auto-Generated Megafunction            ; W:/Final Project/Week 3/db/altpll_80u.tdf                               ;         ;
; db/altsyncram_3vo1.tdf            ; yes             ; Auto-Generated Megafunction            ; W:/Final Project/Week 3/db/altsyncram_3vo1.tdf                          ;         ;
; background.mif                    ; yes             ; Auto-Found Memory Initialization File  ; W:/Final Project/Week 3/background.mif                                  ;         ;
; db/altsyncram_peo1.tdf            ; yes             ; Auto-Generated Megafunction            ; W:/Final Project/Week 3/db/altsyncram_peo1.tdf                          ;         ;
; ghost.mif                         ; yes             ; Auto-Found Memory Initialization File  ; W:/Final Project/Week 3/ghost.mif                                       ;         ;
; db/altsyncram_0co1.tdf            ; yes             ; Auto-Generated Megafunction            ; W:/Final Project/Week 3/db/altsyncram_0co1.tdf                          ;         ;
; ghost2.mif                        ; yes             ; Auto-Found Memory Initialization File  ; W:/Final Project/Week 3/ghost2.mif                                      ;         ;
; db/altsyncram_kfo1.tdf            ; yes             ; Auto-Generated Megafunction            ; W:/Final Project/Week 3/db/altsyncram_kfo1.tdf                          ;         ;
; spirit.mif                        ; yes             ; Auto-Found Memory Initialization File  ; W:/Final Project/Week 3/spirit.mif                                      ;         ;
; lpm_divide.tdf                    ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/lpm_divide.tdf        ;         ;
; abs_divider.inc                   ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/abs_divider.inc       ;         ;
; sign_div_unsign.inc               ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/sign_div_unsign.inc   ;         ;
; db/lpm_divide_72m.tdf             ; yes             ; Auto-Generated Megafunction            ; W:/Final Project/Week 3/db/lpm_divide_72m.tdf                           ;         ;
; db/sign_div_unsign_akh.tdf        ; yes             ; Auto-Generated Megafunction            ; W:/Final Project/Week 3/db/sign_div_unsign_akh.tdf                      ;         ;
; db/alt_u_div_qse.tdf              ; yes             ; Auto-Generated Megafunction            ; W:/Final Project/Week 3/db/alt_u_div_qse.tdf                            ;         ;
; db/lpm_divide_4am.tdf             ; yes             ; Auto-Generated Megafunction            ; W:/Final Project/Week 3/db/lpm_divide_4am.tdf                           ;         ;
+-----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 836            ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 1459           ;
;     -- 7 input functions                    ; 3              ;
;     -- 6 input functions                    ; 199            ;
;     -- 5 input functions                    ; 203            ;
;     -- 4 input functions                    ; 141            ;
;     -- <=3 input functions                  ; 913            ;
;                                             ;                ;
; Dedicated logic registers                   ; 679            ;
;                                             ;                ;
; I/O pins                                    ; 102            ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 363865         ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Total PLLs                                  ; 2              ;
;     -- PLLs                                 ; 2              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 788            ;
; Total fan-out                               ; 11091          ;
; Average fan-out                             ; 4.33           ;
+---------------------------------------------+----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+--------------+
; Compilation Hierarchy Node                                       ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                            ; Entity Name                     ; Library Name ;
+------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+--------------+
; |top                                                             ; 1459 (20)           ; 679 (8)                   ; 363865            ; 0          ; 102  ; 0            ; |top                                                                                                                                                                                                                                                           ; top                             ; work         ;
;    |DE1_SoC_Audio_Example:a0|                                    ; 434 (74)            ; 317 (20)                  ; 16384             ; 0          ; 0    ; 0            ; |top|DE1_SoC_Audio_Example:a0                                                                                                                                                                                                                                  ; DE1_SoC_Audio_Example           ; work         ;
;       |Audio_Controller:Audio_Controller|                        ; 267 (4)             ; 222 (4)                   ; 16384             ; 0          ; 0    ; 0            ; |top|DE1_SoC_Audio_Example:a0|Audio_Controller:Audio_Controller                                                                                                                                                                                                ; Audio_Controller                ; work         ;
;          |Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer| ; 109 (5)             ; 108 (36)                  ; 8192              ; 0          ; 0    ; 0            ; |top|DE1_SoC_Audio_Example:a0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer                                                                                                                                          ; Altera_UP_Audio_In_Deserializer ; work         ;
;             |Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|  ; 9 (9)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |top|DE1_SoC_Audio_Example:a0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter                                                                                        ; Altera_UP_Audio_Bit_Counter     ; work         ;
;             |Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|     ; 48 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |top|DE1_SoC_Audio_Example:a0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO                                                                                           ; Altera_UP_SYNC_FIFO             ; work         ;
;                |scfifo:Sync_FIFO|                                ; 48 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |top|DE1_SoC_Audio_Example:a0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                          ; scfifo                          ; work         ;
;                   |scfifo_7ba1:auto_generated|                   ; 48 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |top|DE1_SoC_Audio_Example:a0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated                                               ; scfifo_7ba1                     ; work         ;
;                      |a_dpfifo_q2a1:dpfifo|                      ; 48 (25)             ; 33 (13)                   ; 4096              ; 0          ; 0    ; 0            ; |top|DE1_SoC_Audio_Example:a0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo                          ; a_dpfifo_q2a1                   ; work         ;
;                         |altsyncram_n3i1:FIFOram|                ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |top|DE1_SoC_Audio_Example:a0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram  ; altsyncram_n3i1                 ; work         ;
;                         |cntr_h2b:rd_ptr_msb|                    ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |top|DE1_SoC_Audio_Example:a0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb      ; cntr_h2b                        ; work         ;
;                         |cntr_i2b:wr_ptr|                        ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |top|DE1_SoC_Audio_Example:a0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr          ; cntr_i2b                        ; work         ;
;                         |cntr_u27:usedw_counter|                 ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |top|DE1_SoC_Audio_Example:a0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter   ; cntr_u27                        ; work         ;
;             |Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|    ; 47 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |top|DE1_SoC_Audio_Example:a0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO                                                                                          ; Altera_UP_SYNC_FIFO             ; work         ;
;                |scfifo:Sync_FIFO|                                ; 47 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |top|DE1_SoC_Audio_Example:a0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO                                                                         ; scfifo                          ; work         ;
;                   |scfifo_7ba1:auto_generated|                   ; 47 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |top|DE1_SoC_Audio_Example:a0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated                                              ; scfifo_7ba1                     ; work         ;
;                      |a_dpfifo_q2a1:dpfifo|                      ; 47 (24)             ; 33 (13)                   ; 4096              ; 0          ; 0    ; 0            ; |top|DE1_SoC_Audio_Example:a0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo                         ; a_dpfifo_q2a1                   ; work         ;
;                         |altsyncram_n3i1:FIFOram|                ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |top|DE1_SoC_Audio_Example:a0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram ; altsyncram_n3i1                 ; work         ;
;                         |cntr_h2b:rd_ptr_msb|                    ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |top|DE1_SoC_Audio_Example:a0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb     ; cntr_h2b                        ; work         ;
;                         |cntr_i2b:wr_ptr|                        ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |top|DE1_SoC_Audio_Example:a0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr         ; cntr_i2b                        ; work         ;
;                         |cntr_u27:usedw_counter|                 ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |top|DE1_SoC_Audio_Example:a0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter  ; cntr_u27                        ; work         ;
;          |Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|   ; 151 (55)            ; 104 (38)                  ; 8192              ; 0          ; 0    ; 0            ; |top|DE1_SoC_Audio_Example:a0|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer                                                                                                                                            ; Altera_UP_Audio_Out_Serializer  ; work         ;
;             |Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|    ; 48 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |top|DE1_SoC_Audio_Example:a0|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO                                                                                            ; Altera_UP_SYNC_FIFO             ; work         ;
;                |scfifo:Sync_FIFO|                                ; 48 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |top|DE1_SoC_Audio_Example:a0|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                           ; scfifo                          ; work         ;
;                   |scfifo_7ba1:auto_generated|                   ; 48 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |top|DE1_SoC_Audio_Example:a0|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated                                                ; scfifo_7ba1                     ; work         ;
;                      |a_dpfifo_q2a1:dpfifo|                      ; 48 (25)             ; 33 (13)                   ; 4096              ; 0          ; 0    ; 0            ; |top|DE1_SoC_Audio_Example:a0|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo                           ; a_dpfifo_q2a1                   ; work         ;
;                         |altsyncram_n3i1:FIFOram|                ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |top|DE1_SoC_Audio_Example:a0|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram   ; altsyncram_n3i1                 ; work         ;
;                         |cntr_h2b:rd_ptr_msb|                    ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |top|DE1_SoC_Audio_Example:a0|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb       ; cntr_h2b                        ; work         ;
;                         |cntr_i2b:wr_ptr|                        ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |top|DE1_SoC_Audio_Example:a0|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr           ; cntr_i2b                        ; work         ;
;                         |cntr_u27:usedw_counter|                 ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |top|DE1_SoC_Audio_Example:a0|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter    ; cntr_u27                        ; work         ;
;             |Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|   ; 48 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |top|DE1_SoC_Audio_Example:a0|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO                                                                                           ; Altera_UP_SYNC_FIFO             ; work         ;
;                |scfifo:Sync_FIFO|                                ; 48 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |top|DE1_SoC_Audio_Example:a0|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO                                                                          ; scfifo                          ; work         ;
;                   |scfifo_7ba1:auto_generated|                   ; 48 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |top|DE1_SoC_Audio_Example:a0|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated                                               ; scfifo_7ba1                     ; work         ;
;                      |a_dpfifo_q2a1:dpfifo|                      ; 48 (25)             ; 33 (13)                   ; 4096              ; 0          ; 0    ; 0            ; |top|DE1_SoC_Audio_Example:a0|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo                          ; a_dpfifo_q2a1                   ; work         ;
;                         |altsyncram_n3i1:FIFOram|                ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |top|DE1_SoC_Audio_Example:a0|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram  ; altsyncram_n3i1                 ; work         ;
;                         |cntr_h2b:rd_ptr_msb|                    ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |top|DE1_SoC_Audio_Example:a0|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb      ; cntr_h2b                        ; work         ;
;                         |cntr_i2b:wr_ptr|                        ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |top|DE1_SoC_Audio_Example:a0|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr          ; cntr_i2b                        ; work         ;
;                         |cntr_u27:usedw_counter|                 ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |top|DE1_SoC_Audio_Example:a0|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter   ; cntr_u27                        ; work         ;
;          |Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|       ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|DE1_SoC_Audio_Example:a0|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges                                                                                                                                                ; Altera_UP_Clock_Edge            ; work         ;
;          |Altera_UP_Clock_Edge:Bit_Clock_Edges|                  ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|DE1_SoC_Audio_Example:a0|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:Bit_Clock_Edges                                                                                                                                                           ; Altera_UP_Clock_Edge            ; work         ;
;          |Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|       ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|DE1_SoC_Audio_Example:a0|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges                                                                                                                                                ; Altera_UP_Clock_Edge            ; work         ;
;          |Audio_Clock:Audio_Clock|                               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|DE1_SoC_Audio_Example:a0|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock                                                                                                                                                                        ; Audio_Clock                     ; work         ;
;             |altpll:altpll_component|                            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|DE1_SoC_Audio_Example:a0|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component                                                                                                                                                ; altpll                          ; work         ;
;                |Audio_Clock_altpll:auto_generated|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|DE1_SoC_Audio_Example:a0|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component|Audio_Clock_altpll:auto_generated                                                                                                              ; Audio_Clock_altpll              ; work         ;
;       |avconf:avc|                                               ; 93 (54)             ; 75 (45)                   ; 0                 ; 0          ; 0    ; 0            ; |top|DE1_SoC_Audio_Example:a0|avconf:avc                                                                                                                                                                                                                       ; avconf                          ; work         ;
;          |I2C_Controller:u0|                                     ; 39 (39)             ; 30 (30)                   ; 0                 ; 0          ; 0    ; 0            ; |top|DE1_SoC_Audio_Example:a0|avconf:avc|I2C_Controller:u0                                                                                                                                                                                                     ; I2C_Controller                  ; work         ;
;    |PS2_Controller:ps2|                                          ; 14 (2)              ; 30 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |top|PS2_Controller:ps2                                                                                                                                                                                                                                        ; PS2_Controller                  ; work         ;
;       |Altera_UP_PS2_Data_In:PS2_Data_In|                        ; 12 (12)             ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |top|PS2_Controller:ps2|Altera_UP_PS2_Data_In:PS2_Data_In                                                                                                                                                                                                      ; Altera_UP_PS2_Data_In           ; work         ;
;    |control:c0|                                                  ; 74 (40)             ; 53 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |top|control:c0                                                                                                                                                                                                                                                ; control                         ; work         ;
;       |rate_divider:u4Hz|                                        ; 34 (34)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |top|control:c0|rate_divider:u4Hz                                                                                                                                                                                                                              ; rate_divider                    ; work         ;
;    |datapath:d0|                                                 ; 566 (513)           ; 241 (199)                 ; 174681            ; 0          ; 0    ; 0            ; |top|datapath:d0                                                                                                                                                                                                                                               ; datapath                        ; work         ;
;       |dice:d1|                                                  ; 12 (12)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |top|datapath:d0|dice:d1                                                                                                                                                                                                                                       ; dice                            ; work         ;
;       |ram_background:b|                                         ; 3 (0)               ; 2 (0)                     ; 172800            ; 0          ; 0    ; 0            ; |top|datapath:d0|ram_background:b                                                                                                                                                                                                                              ; ram_background                  ; work         ;
;          |altsyncram:altsyncram_component|                       ; 3 (0)               ; 2 (0)                     ; 172800            ; 0          ; 0    ; 0            ; |top|datapath:d0|ram_background:b|altsyncram:altsyncram_component                                                                                                                                                                                              ; altsyncram                      ; work         ;
;             |altsyncram_3vo1:auto_generated|                     ; 3 (0)               ; 2 (2)                     ; 172800            ; 0          ; 0    ; 0            ; |top|datapath:d0|ram_background:b|altsyncram:altsyncram_component|altsyncram_3vo1:auto_generated                                                                                                                                                               ; altsyncram_3vo1                 ; work         ;
;                |decode_01a:rden_decode|                          ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|datapath:d0|ram_background:b|altsyncram:altsyncram_component|altsyncram_3vo1:auto_generated|decode_01a:rden_decode                                                                                                                                        ; decode_01a                      ; work         ;
;       |ram_spirit:s3|                                            ; 0 (0)               ; 0 (0)                     ; 81                ; 0          ; 0    ; 0            ; |top|datapath:d0|ram_spirit:s3                                                                                                                                                                                                                                 ; ram_spirit                      ; work         ;
;          |altsyncram:altsyncram_component|                       ; 0 (0)               ; 0 (0)                     ; 81                ; 0          ; 0    ; 0            ; |top|datapath:d0|ram_spirit:s3|altsyncram:altsyncram_component                                                                                                                                                                                                 ; altsyncram                      ; work         ;
;             |altsyncram_kfo1:auto_generated|                     ; 0 (0)               ; 0 (0)                     ; 81                ; 0          ; 0    ; 0            ; |top|datapath:d0|ram_spirit:s3|altsyncram:altsyncram_component|altsyncram_kfo1:auto_generated                                                                                                                                                                  ; altsyncram_kfo1                 ; work         ;
;       |ram_sprite:s|                                             ; 0 (0)               ; 0 (0)                     ; 900               ; 0          ; 0    ; 0            ; |top|datapath:d0|ram_sprite:s                                                                                                                                                                                                                                  ; ram_sprite                      ; work         ;
;          |altsyncram:altsyncram_component|                       ; 0 (0)               ; 0 (0)                     ; 900               ; 0          ; 0    ; 0            ; |top|datapath:d0|ram_sprite:s|altsyncram:altsyncram_component                                                                                                                                                                                                  ; altsyncram                      ; work         ;
;             |altsyncram_peo1:auto_generated|                     ; 0 (0)               ; 0 (0)                     ; 900               ; 0          ; 0    ; 0            ; |top|datapath:d0|ram_sprite:s|altsyncram:altsyncram_component|altsyncram_peo1:auto_generated                                                                                                                                                                   ; altsyncram_peo1                 ; work         ;
;       |ram_sprite_2:s2|                                          ; 0 (0)               ; 0 (0)                     ; 900               ; 0          ; 0    ; 0            ; |top|datapath:d0|ram_sprite_2:s2                                                                                                                                                                                                                               ; ram_sprite_2                    ; work         ;
;          |altsyncram:altsyncram_component|                       ; 0 (0)               ; 0 (0)                     ; 900               ; 0          ; 0    ; 0            ; |top|datapath:d0|ram_sprite_2:s2|altsyncram:altsyncram_component                                                                                                                                                                                               ; altsyncram                      ; work         ;
;             |altsyncram_0co1:auto_generated|                     ; 0 (0)               ; 0 (0)                     ; 900               ; 0          ; 0    ; 0            ; |top|datapath:d0|ram_sprite_2:s2|altsyncram:altsyncram_component|altsyncram_0co1:auto_generated                                                                                                                                                                ; altsyncram_0co1                 ; work         ;
;       |rate_divider:u4Hz2|                                       ; 38 (38)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |top|datapath:d0|rate_divider:u4Hz2                                                                                                                                                                                                                            ; rate_divider                    ; work         ;
;    |lpm_divide:Div0|                                             ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|lpm_divide:Div0                                                                                                                                                                                                                                           ; lpm_divide                      ; work         ;
;       |lpm_divide_4am:auto_generated|                            ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|lpm_divide:Div0|lpm_divide_4am:auto_generated                                                                                                                                                                                                             ; lpm_divide_4am                  ; work         ;
;          |sign_div_unsign_akh:divider|                           ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|lpm_divide:Div0|lpm_divide_4am:auto_generated|sign_div_unsign_akh:divider                                                                                                                                                                                 ; sign_div_unsign_akh             ; work         ;
;             |alt_u_div_qse:divider|                              ; 38 (38)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|lpm_divide:Div0|lpm_divide_4am:auto_generated|sign_div_unsign_akh:divider|alt_u_div_qse:divider                                                                                                                                                           ; alt_u_div_qse                   ; work         ;
;    |lpm_divide:Div1|                                             ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|lpm_divide:Div1                                                                                                                                                                                                                                           ; lpm_divide                      ; work         ;
;       |lpm_divide_4am:auto_generated|                            ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|lpm_divide:Div1|lpm_divide_4am:auto_generated                                                                                                                                                                                                             ; lpm_divide_4am                  ; work         ;
;          |sign_div_unsign_akh:divider|                           ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|lpm_divide:Div1|lpm_divide_4am:auto_generated|sign_div_unsign_akh:divider                                                                                                                                                                                 ; sign_div_unsign_akh             ; work         ;
;             |alt_u_div_qse:divider|                              ; 38 (38)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|lpm_divide:Div1|lpm_divide_4am:auto_generated|sign_div_unsign_akh:divider|alt_u_div_qse:divider                                                                                                                                                           ; alt_u_div_qse                   ; work         ;
;    |lpm_divide:Div2|                                             ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|lpm_divide:Div2                                                                                                                                                                                                                                           ; lpm_divide                      ; work         ;
;       |lpm_divide_4am:auto_generated|                            ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|lpm_divide:Div2|lpm_divide_4am:auto_generated                                                                                                                                                                                                             ; lpm_divide_4am                  ; work         ;
;          |sign_div_unsign_akh:divider|                           ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|lpm_divide:Div2|lpm_divide_4am:auto_generated|sign_div_unsign_akh:divider                                                                                                                                                                                 ; sign_div_unsign_akh             ; work         ;
;             |alt_u_div_qse:divider|                              ; 38 (38)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|lpm_divide:Div2|lpm_divide_4am:auto_generated|sign_div_unsign_akh:divider|alt_u_div_qse:divider                                                                                                                                                           ; alt_u_div_qse                   ; work         ;
;    |lpm_divide:Mod0|                                             ; 42 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|lpm_divide:Mod0                                                                                                                                                                                                                                           ; lpm_divide                      ; work         ;
;       |lpm_divide_72m:auto_generated|                            ; 42 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|lpm_divide:Mod0|lpm_divide_72m:auto_generated                                                                                                                                                                                                             ; lpm_divide_72m                  ; work         ;
;          |sign_div_unsign_akh:divider|                           ; 42 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|lpm_divide:Mod0|lpm_divide_72m:auto_generated|sign_div_unsign_akh:divider                                                                                                                                                                                 ; sign_div_unsign_akh             ; work         ;
;             |alt_u_div_qse:divider|                              ; 42 (42)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|lpm_divide:Mod0|lpm_divide_72m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_qse:divider                                                                                                                                                           ; alt_u_div_qse                   ; work         ;
;    |lpm_divide:Mod1|                                             ; 42 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|lpm_divide:Mod1                                                                                                                                                                                                                                           ; lpm_divide                      ; work         ;
;       |lpm_divide_72m:auto_generated|                            ; 42 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|lpm_divide:Mod1|lpm_divide_72m:auto_generated                                                                                                                                                                                                             ; lpm_divide_72m                  ; work         ;
;          |sign_div_unsign_akh:divider|                           ; 42 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|lpm_divide:Mod1|lpm_divide_72m:auto_generated|sign_div_unsign_akh:divider                                                                                                                                                                                 ; sign_div_unsign_akh             ; work         ;
;             |alt_u_div_qse:divider|                              ; 42 (42)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|lpm_divide:Mod1|lpm_divide_72m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_qse:divider                                                                                                                                                           ; alt_u_div_qse                   ; work         ;
;    |lpm_divide:Mod2|                                             ; 42 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|lpm_divide:Mod2                                                                                                                                                                                                                                           ; lpm_divide                      ; work         ;
;       |lpm_divide_72m:auto_generated|                            ; 42 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|lpm_divide:Mod2|lpm_divide_72m:auto_generated                                                                                                                                                                                                             ; lpm_divide_72m                  ; work         ;
;          |sign_div_unsign_akh:divider|                           ; 42 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|lpm_divide:Mod2|lpm_divide_72m:auto_generated|sign_div_unsign_akh:divider                                                                                                                                                                                 ; sign_div_unsign_akh             ; work         ;
;             |alt_u_div_qse:divider|                              ; 42 (42)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|lpm_divide:Mod2|lpm_divide_72m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_qse:divider                                                                                                                                                           ; alt_u_div_qse                   ; work         ;
;    |seg7:clk1|                                                   ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|seg7:clk1                                                                                                                                                                                                                                                 ; seg7                            ; work         ;
;    |seg7:clk2|                                                   ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|seg7:clk2                                                                                                                                                                                                                                                 ; seg7                            ; work         ;
;    |seg7:p1|                                                     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|seg7:p1                                                                                                                                                                                                                                                   ; seg7                            ; work         ;
;    |seg7:p2|                                                     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|seg7:p2                                                                                                                                                                                                                                                   ; seg7                            ; work         ;
;    |seg7:p3|                                                     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|seg7:p3                                                                                                                                                                                                                                                   ; seg7                            ; work         ;
;    |seg7:p4|                                                     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|seg7:p4                                                                                                                                                                                                                                                   ; seg7                            ; work         ;
;    |vga_adapter:VGA|                                             ; 69 (2)              ; 30 (0)                    ; 172800            ; 0          ; 0    ; 0            ; |top|vga_adapter:VGA                                                                                                                                                                                                                                           ; vga_adapter                     ; work         ;
;       |altsyncram:VideoMemory|                                   ; 15 (0)              ; 4 (0)                     ; 172800            ; 0          ; 0    ; 0            ; |top|vga_adapter:VGA|altsyncram:VideoMemory                                                                                                                                                                                                                    ; altsyncram                      ; work         ;
;          |altsyncram_ukm1:auto_generated|                        ; 15 (0)              ; 4 (4)                     ; 172800            ; 0          ; 0    ; 0            ; |top|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ukm1:auto_generated                                                                                                                                                                                     ; altsyncram_ukm1                 ; work         ;
;             |decode_01a:rden_decode_b|                           ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ukm1:auto_generated|decode_01a:rden_decode_b                                                                                                                                                            ; decode_01a                      ; work         ;
;             |decode_7la:decode2|                                 ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ukm1:auto_generated|decode_7la:decode2                                                                                                                                                                  ; decode_7la                      ; work         ;
;             |mux_ofb:mux3|                                       ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ukm1:auto_generated|mux_ofb:mux3                                                                                                                                                                        ; mux_ofb                         ; work         ;
;       |vga_address_translator:user_input_translator|             ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|vga_adapter:VGA|vga_address_translator:user_input_translator                                                                                                                                                                                              ; vga_address_translator          ; work         ;
;       |vga_controller:controller|                                ; 42 (32)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |top|vga_adapter:VGA|vga_controller:controller                                                                                                                                                                                                                 ; vga_controller                  ; work         ;
;          |vga_address_translator:controller_translator|          ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator                                                                                                                                                                    ; vga_address_translator          ; work         ;
;       |vga_pll:mypll|                                            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|vga_adapter:VGA|vga_pll:mypll                                                                                                                                                                                                                             ; vga_pll                         ; work         ;
;          |altpll:altpll_component|                               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component                                                                                                                                                                                                     ; altpll                          ; work         ;
;             |altpll_80u:auto_generated|                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated                                                                                                                                                                           ; altpll_80u                      ; work         ;
+------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------+
; Name                                                                                                                                                                                                                                                                 ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------+
; DE1_SoC_Audio_Example:a0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096   ; None           ;
; DE1_SoC_Audio_Example:a0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096   ; None           ;
; DE1_SoC_Audio_Example:a0|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096   ; None           ;
; DE1_SoC_Audio_Example:a0|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096   ; None           ;
; datapath:d0|ram_background:b|altsyncram:altsyncram_component|altsyncram_3vo1:auto_generated|ALTSYNCRAM                                                                                                                                                               ; AUTO ; Single Port      ; 19200        ; 9            ; --           ; --           ; 172800 ; background.mif ;
; datapath:d0|ram_spirit:s3|altsyncram:altsyncram_component|altsyncram_kfo1:auto_generated|ALTSYNCRAM                                                                                                                                                                  ; AUTO ; Single Port      ; 9            ; 9            ; --           ; --           ; 81     ; ../spirit.mif  ;
; datapath:d0|ram_sprite:s|altsyncram:altsyncram_component|altsyncram_peo1:auto_generated|ALTSYNCRAM                                                                                                                                                                   ; AUTO ; Single Port      ; 100          ; 9            ; --           ; --           ; 900    ; ../ghost.mif   ;
; datapath:d0|ram_sprite_2:s2|altsyncram:altsyncram_component|altsyncram_0co1:auto_generated|ALTSYNCRAM                                                                                                                                                                ; AUTO ; Single Port      ; 100          ; 9            ; --           ; --           ; 900    ; ghost2.mif     ;
; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ukm1:auto_generated|ALTSYNCRAM                                                                                                                                                                                     ; AUTO ; Simple Dual Port ; 19200        ; 9            ; 19200        ; 9            ; 172800 ; main_menu.mif  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                ;
+--------+--------------+---------+--------------+--------------+-----------------------------------+------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                   ; IP Include File  ;
+--------+--------------+---------+--------------+--------------+-----------------------------------+------------------+
; Altera ; RAM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |top|datapath:d0|ram_background:b ; ram_background.v ;
; Altera ; RAM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |top|datapath:d0|ram_sprite:s     ; ram_sprite.v     ;
; Altera ; RAM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |top|datapath:d0|ram_sprite_2:s2  ; ram_sprite_2.v   ;
; Altera ; RAM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |top|datapath:d0|ram_spirit:s3    ; ram_spirit.v     ;
+--------+--------------+---------+--------------+--------------+-----------------------------------+------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|control:c0|current_state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------+------------------------+---------------------------+---------------------------------+-------------------------------+---------------------------------+----------------------------------+--------------------------+------------------------+--------------------------+---------------------------+--------------------------------+------------------------------+--------------------------------+---------------------------------+-------------------------+-----------------------+-------------------------+--------------------------+---------------------+--------------------+-----------------------+----------------------+----------------------------+--------------------------+----------------------------+---------------------------+-------------------------+-------------------------+---------------------+
; Name                             ; current_state.END_GAME ; current_state.RAND_SPIRIT ; current_state.ERASE_ghost_DOWN2 ; current_state.ERASE_ghost_UP2 ; current_state.ERASE_ghost_LEFT2 ; current_state.ERASE_ghost_RIGHT2 ; current_state.MOVE_DOWN2 ; current_state.MOVE_UP2 ; current_state.MOVE_LEFT2 ; current_state.MOVE_RIGHT2 ; current_state.ERASE_ghost_DOWN ; current_state.ERASE_ghost_UP ; current_state.ERASE_ghost_LEFT ; current_state.ERASE_ghost_RIGHT ; current_state.MOVE_DOWN ; current_state.MOVE_UP ; current_state.MOVE_LEFT ; current_state.MOVE_RIGHT ; current_state.WAIT2 ; current_state.WAIT ; current_state.WAITRD2 ; current_state.WAITRD ; current_state.DRAW_ghost_2 ; current_state.DRAW_ghost ; current_state.ERASE_SPIRIT ; current_state.DRAW_SPIRIT ; current_state.DRAW_GAME ; current_state.MAIN_MENU ; current_state.START ;
+----------------------------------+------------------------+---------------------------+---------------------------------+-------------------------------+---------------------------------+----------------------------------+--------------------------+------------------------+--------------------------+---------------------------+--------------------------------+------------------------------+--------------------------------+---------------------------------+-------------------------+-----------------------+-------------------------+--------------------------+---------------------+--------------------+-----------------------+----------------------+----------------------------+--------------------------+----------------------------+---------------------------+-------------------------+-------------------------+---------------------+
; current_state.START              ; 0                      ; 0                         ; 0                               ; 0                             ; 0                               ; 0                                ; 0                        ; 0                      ; 0                        ; 0                         ; 0                              ; 0                            ; 0                              ; 0                               ; 0                       ; 0                     ; 0                       ; 0                        ; 0                   ; 0                  ; 0                     ; 0                    ; 0                          ; 0                        ; 0                          ; 0                         ; 0                       ; 0                       ; 0                   ;
; current_state.MAIN_MENU          ; 0                      ; 0                         ; 0                               ; 0                             ; 0                               ; 0                                ; 0                        ; 0                      ; 0                        ; 0                         ; 0                              ; 0                            ; 0                              ; 0                               ; 0                       ; 0                     ; 0                       ; 0                        ; 0                   ; 0                  ; 0                     ; 0                    ; 0                          ; 0                        ; 0                          ; 0                         ; 0                       ; 1                       ; 1                   ;
; current_state.DRAW_GAME          ; 0                      ; 0                         ; 0                               ; 0                             ; 0                               ; 0                                ; 0                        ; 0                      ; 0                        ; 0                         ; 0                              ; 0                            ; 0                              ; 0                               ; 0                       ; 0                     ; 0                       ; 0                        ; 0                   ; 0                  ; 0                     ; 0                    ; 0                          ; 0                        ; 0                          ; 0                         ; 1                       ; 0                       ; 1                   ;
; current_state.DRAW_SPIRIT        ; 0                      ; 0                         ; 0                               ; 0                             ; 0                               ; 0                                ; 0                        ; 0                      ; 0                        ; 0                         ; 0                              ; 0                            ; 0                              ; 0                               ; 0                       ; 0                     ; 0                       ; 0                        ; 0                   ; 0                  ; 0                     ; 0                    ; 0                          ; 0                        ; 0                          ; 1                         ; 0                       ; 0                       ; 1                   ;
; current_state.ERASE_SPIRIT       ; 0                      ; 0                         ; 0                               ; 0                             ; 0                               ; 0                                ; 0                        ; 0                      ; 0                        ; 0                         ; 0                              ; 0                            ; 0                              ; 0                               ; 0                       ; 0                     ; 0                       ; 0                        ; 0                   ; 0                  ; 0                     ; 0                    ; 0                          ; 0                        ; 1                          ; 0                         ; 0                       ; 0                       ; 1                   ;
; current_state.DRAW_ghost         ; 0                      ; 0                         ; 0                               ; 0                             ; 0                               ; 0                                ; 0                        ; 0                      ; 0                        ; 0                         ; 0                              ; 0                            ; 0                              ; 0                               ; 0                       ; 0                     ; 0                       ; 0                        ; 0                   ; 0                  ; 0                     ; 0                    ; 0                          ; 1                        ; 0                          ; 0                         ; 0                       ; 0                       ; 1                   ;
; current_state.DRAW_ghost_2       ; 0                      ; 0                         ; 0                               ; 0                             ; 0                               ; 0                                ; 0                        ; 0                      ; 0                        ; 0                         ; 0                              ; 0                            ; 0                              ; 0                               ; 0                       ; 0                     ; 0                       ; 0                        ; 0                   ; 0                  ; 0                     ; 0                    ; 1                          ; 0                        ; 0                          ; 0                         ; 0                       ; 0                       ; 1                   ;
; current_state.WAITRD             ; 0                      ; 0                         ; 0                               ; 0                             ; 0                               ; 0                                ; 0                        ; 0                      ; 0                        ; 0                         ; 0                              ; 0                            ; 0                              ; 0                               ; 0                       ; 0                     ; 0                       ; 0                        ; 0                   ; 0                  ; 0                     ; 1                    ; 0                          ; 0                        ; 0                          ; 0                         ; 0                       ; 0                       ; 1                   ;
; current_state.WAITRD2            ; 0                      ; 0                         ; 0                               ; 0                             ; 0                               ; 0                                ; 0                        ; 0                      ; 0                        ; 0                         ; 0                              ; 0                            ; 0                              ; 0                               ; 0                       ; 0                     ; 0                       ; 0                        ; 0                   ; 0                  ; 1                     ; 0                    ; 0                          ; 0                        ; 0                          ; 0                         ; 0                       ; 0                       ; 1                   ;
; current_state.WAIT               ; 0                      ; 0                         ; 0                               ; 0                             ; 0                               ; 0                                ; 0                        ; 0                      ; 0                        ; 0                         ; 0                              ; 0                            ; 0                              ; 0                               ; 0                       ; 0                     ; 0                       ; 0                        ; 0                   ; 1                  ; 0                     ; 0                    ; 0                          ; 0                        ; 0                          ; 0                         ; 0                       ; 0                       ; 1                   ;
; current_state.WAIT2              ; 0                      ; 0                         ; 0                               ; 0                             ; 0                               ; 0                                ; 0                        ; 0                      ; 0                        ; 0                         ; 0                              ; 0                            ; 0                              ; 0                               ; 0                       ; 0                     ; 0                       ; 0                        ; 1                   ; 0                  ; 0                     ; 0                    ; 0                          ; 0                        ; 0                          ; 0                         ; 0                       ; 0                       ; 1                   ;
; current_state.MOVE_RIGHT         ; 0                      ; 0                         ; 0                               ; 0                             ; 0                               ; 0                                ; 0                        ; 0                      ; 0                        ; 0                         ; 0                              ; 0                            ; 0                              ; 0                               ; 0                       ; 0                     ; 0                       ; 1                        ; 0                   ; 0                  ; 0                     ; 0                    ; 0                          ; 0                        ; 0                          ; 0                         ; 0                       ; 0                       ; 1                   ;
; current_state.MOVE_LEFT          ; 0                      ; 0                         ; 0                               ; 0                             ; 0                               ; 0                                ; 0                        ; 0                      ; 0                        ; 0                         ; 0                              ; 0                            ; 0                              ; 0                               ; 0                       ; 0                     ; 1                       ; 0                        ; 0                   ; 0                  ; 0                     ; 0                    ; 0                          ; 0                        ; 0                          ; 0                         ; 0                       ; 0                       ; 1                   ;
; current_state.MOVE_UP            ; 0                      ; 0                         ; 0                               ; 0                             ; 0                               ; 0                                ; 0                        ; 0                      ; 0                        ; 0                         ; 0                              ; 0                            ; 0                              ; 0                               ; 0                       ; 1                     ; 0                       ; 0                        ; 0                   ; 0                  ; 0                     ; 0                    ; 0                          ; 0                        ; 0                          ; 0                         ; 0                       ; 0                       ; 1                   ;
; current_state.MOVE_DOWN          ; 0                      ; 0                         ; 0                               ; 0                             ; 0                               ; 0                                ; 0                        ; 0                      ; 0                        ; 0                         ; 0                              ; 0                            ; 0                              ; 0                               ; 1                       ; 0                     ; 0                       ; 0                        ; 0                   ; 0                  ; 0                     ; 0                    ; 0                          ; 0                        ; 0                          ; 0                         ; 0                       ; 0                       ; 1                   ;
; current_state.ERASE_ghost_RIGHT  ; 0                      ; 0                         ; 0                               ; 0                             ; 0                               ; 0                                ; 0                        ; 0                      ; 0                        ; 0                         ; 0                              ; 0                            ; 0                              ; 1                               ; 0                       ; 0                     ; 0                       ; 0                        ; 0                   ; 0                  ; 0                     ; 0                    ; 0                          ; 0                        ; 0                          ; 0                         ; 0                       ; 0                       ; 1                   ;
; current_state.ERASE_ghost_LEFT   ; 0                      ; 0                         ; 0                               ; 0                             ; 0                               ; 0                                ; 0                        ; 0                      ; 0                        ; 0                         ; 0                              ; 0                            ; 1                              ; 0                               ; 0                       ; 0                     ; 0                       ; 0                        ; 0                   ; 0                  ; 0                     ; 0                    ; 0                          ; 0                        ; 0                          ; 0                         ; 0                       ; 0                       ; 1                   ;
; current_state.ERASE_ghost_UP     ; 0                      ; 0                         ; 0                               ; 0                             ; 0                               ; 0                                ; 0                        ; 0                      ; 0                        ; 0                         ; 0                              ; 1                            ; 0                              ; 0                               ; 0                       ; 0                     ; 0                       ; 0                        ; 0                   ; 0                  ; 0                     ; 0                    ; 0                          ; 0                        ; 0                          ; 0                         ; 0                       ; 0                       ; 1                   ;
; current_state.ERASE_ghost_DOWN   ; 0                      ; 0                         ; 0                               ; 0                             ; 0                               ; 0                                ; 0                        ; 0                      ; 0                        ; 0                         ; 1                              ; 0                            ; 0                              ; 0                               ; 0                       ; 0                     ; 0                       ; 0                        ; 0                   ; 0                  ; 0                     ; 0                    ; 0                          ; 0                        ; 0                          ; 0                         ; 0                       ; 0                       ; 1                   ;
; current_state.MOVE_RIGHT2        ; 0                      ; 0                         ; 0                               ; 0                             ; 0                               ; 0                                ; 0                        ; 0                      ; 0                        ; 1                         ; 0                              ; 0                            ; 0                              ; 0                               ; 0                       ; 0                     ; 0                       ; 0                        ; 0                   ; 0                  ; 0                     ; 0                    ; 0                          ; 0                        ; 0                          ; 0                         ; 0                       ; 0                       ; 1                   ;
; current_state.MOVE_LEFT2         ; 0                      ; 0                         ; 0                               ; 0                             ; 0                               ; 0                                ; 0                        ; 0                      ; 1                        ; 0                         ; 0                              ; 0                            ; 0                              ; 0                               ; 0                       ; 0                     ; 0                       ; 0                        ; 0                   ; 0                  ; 0                     ; 0                    ; 0                          ; 0                        ; 0                          ; 0                         ; 0                       ; 0                       ; 1                   ;
; current_state.MOVE_UP2           ; 0                      ; 0                         ; 0                               ; 0                             ; 0                               ; 0                                ; 0                        ; 1                      ; 0                        ; 0                         ; 0                              ; 0                            ; 0                              ; 0                               ; 0                       ; 0                     ; 0                       ; 0                        ; 0                   ; 0                  ; 0                     ; 0                    ; 0                          ; 0                        ; 0                          ; 0                         ; 0                       ; 0                       ; 1                   ;
; current_state.MOVE_DOWN2         ; 0                      ; 0                         ; 0                               ; 0                             ; 0                               ; 0                                ; 1                        ; 0                      ; 0                        ; 0                         ; 0                              ; 0                            ; 0                              ; 0                               ; 0                       ; 0                     ; 0                       ; 0                        ; 0                   ; 0                  ; 0                     ; 0                    ; 0                          ; 0                        ; 0                          ; 0                         ; 0                       ; 0                       ; 1                   ;
; current_state.ERASE_ghost_RIGHT2 ; 0                      ; 0                         ; 0                               ; 0                             ; 0                               ; 1                                ; 0                        ; 0                      ; 0                        ; 0                         ; 0                              ; 0                            ; 0                              ; 0                               ; 0                       ; 0                     ; 0                       ; 0                        ; 0                   ; 0                  ; 0                     ; 0                    ; 0                          ; 0                        ; 0                          ; 0                         ; 0                       ; 0                       ; 1                   ;
; current_state.ERASE_ghost_LEFT2  ; 0                      ; 0                         ; 0                               ; 0                             ; 1                               ; 0                                ; 0                        ; 0                      ; 0                        ; 0                         ; 0                              ; 0                            ; 0                              ; 0                               ; 0                       ; 0                     ; 0                       ; 0                        ; 0                   ; 0                  ; 0                     ; 0                    ; 0                          ; 0                        ; 0                          ; 0                         ; 0                       ; 0                       ; 1                   ;
; current_state.ERASE_ghost_UP2    ; 0                      ; 0                         ; 0                               ; 1                             ; 0                               ; 0                                ; 0                        ; 0                      ; 0                        ; 0                         ; 0                              ; 0                            ; 0                              ; 0                               ; 0                       ; 0                     ; 0                       ; 0                        ; 0                   ; 0                  ; 0                     ; 0                    ; 0                          ; 0                        ; 0                          ; 0                         ; 0                       ; 0                       ; 1                   ;
; current_state.ERASE_ghost_DOWN2  ; 0                      ; 0                         ; 1                               ; 0                             ; 0                               ; 0                                ; 0                        ; 0                      ; 0                        ; 0                         ; 0                              ; 0                            ; 0                              ; 0                               ; 0                       ; 0                     ; 0                       ; 0                        ; 0                   ; 0                  ; 0                     ; 0                    ; 0                          ; 0                        ; 0                          ; 0                         ; 0                       ; 0                       ; 1                   ;
; current_state.RAND_SPIRIT        ; 0                      ; 1                         ; 0                               ; 0                             ; 0                               ; 0                                ; 0                        ; 0                      ; 0                        ; 0                         ; 0                              ; 0                            ; 0                              ; 0                               ; 0                       ; 0                     ; 0                       ; 0                        ; 0                   ; 0                  ; 0                     ; 0                    ; 0                          ; 0                        ; 0                          ; 0                         ; 0                       ; 0                       ; 1                   ;
; current_state.END_GAME           ; 1                      ; 0                         ; 0                               ; 0                             ; 0                               ; 0                                ; 0                        ; 0                      ; 0                        ; 0                         ; 0                              ; 0                            ; 0                              ; 0                               ; 0                       ; 0                     ; 0                       ; 0                        ; 0                   ; 0                  ; 0                     ; 0                    ; 0                          ; 0                        ; 0                          ; 0                         ; 0                       ; 0                       ; 1                   ;
+----------------------------------+------------------------+---------------------------+---------------------------------+-------------------------------+---------------------------------+----------------------------------+--------------------------+------------------------+--------------------------+---------------------------+--------------------------------+------------------------------+--------------------------------+---------------------------------+-------------------------+-----------------------+-------------------------+--------------------------+---------------------+--------------------+-----------------------+----------------------+----------------------------+--------------------------+----------------------------+---------------------------+-------------------------+-------------------------+---------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|PS2_Controller:ps2|s_ps2_transceiver                                                                                                                                                                                                    ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+
; Name                                       ; s_ps2_transceiver.PS2_STATE_3_END_TRANSFER ; s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT ; s_ps2_transceiver.PS2_STATE_1_DATA_IN ; s_ps2_transceiver.PS2_STATE_0_IDLE ; s_ps2_transceiver.PS2_STATE_4_END_DELAYED ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+
; s_ps2_transceiver.PS2_STATE_0_IDLE         ; 0                                          ; 0                                         ; 0                                     ; 0                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_1_DATA_IN      ; 0                                          ; 0                                         ; 1                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT  ; 0                                          ; 1                                         ; 0                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_3_END_TRANSFER ; 1                                          ; 0                                         ; 0                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_4_END_DELAYED  ; 0                                          ; 0                                         ; 0                                     ; 1                                  ; 1                                         ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|PS2_Controller:ps2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+
; Name                                                 ; s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR ; s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT ; s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT ; s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT ; s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA ; s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK ; s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; s_ps2_transmitter.PS2_STATE_0_IDLE ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+
; s_ps2_transmitter.PS2_STATE_0_IDLE                   ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 0                                  ;
; s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 1                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK         ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 1                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA          ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 1                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT      ; 0                                                ; 0                                              ; 0                                             ; 1                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT        ; 0                                                ; 0                                              ; 1                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT       ; 0                                                ; 1                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR     ; 1                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|PS2_Controller:ps2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver                                                                                                                                               ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+
; Name                                     ; s_ps2_receiver.PS2_STATE_3_PARITY_IN ; s_ps2_receiver.PS2_STATE_2_DATA_IN ; s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA ; s_ps2_receiver.PS2_STATE_0_IDLE ; s_ps2_receiver.PS2_STATE_4_STOP_IN ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+
; s_ps2_receiver.PS2_STATE_0_IDLE          ; 0                                    ; 0                                  ; 0                                        ; 0                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA ; 0                                    ; 0                                  ; 1                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_2_DATA_IN       ; 0                                    ; 1                                  ; 0                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_3_PARITY_IN     ; 1                                    ; 0                                  ; 0                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_4_STOP_IN       ; 0                                    ; 0                                  ; 0                                        ; 1                               ; 1                                  ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------+
; State Machine - |top|DE1_SoC_Audio_Example:a0|avconf:avc|mSetup_ST ;
+----------------+----------------+----------------+-----------------+
; Name           ; mSetup_ST.0000 ; mSetup_ST.0010 ; mSetup_ST.0001  ;
+----------------+----------------+----------------+-----------------+
; mSetup_ST.0000 ; 0              ; 0              ; 0               ;
; mSetup_ST.0001 ; 1              ; 0              ; 1               ;
; mSetup_ST.0010 ; 1              ; 1              ; 0               ;
+----------------+----------------+----------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+
; Register name                                                                                                     ; Reason for Removal                                                       ;
+-------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+
; PS2_Controller:ps2|idle_counter[0..7]                                                                             ; Lost fanout                                                              ;
; PS2_Controller:ps2|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[0..7]                                    ; Stuck at GND due to stuck port data_in                                   ;
; PS2_Controller:ps2|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[8]                                       ; Stuck at VCC due to stuck port data_in                                   ;
; DE1_SoC_Audio_Example:a0|avconf:avc|mI2C_DATA[16,17,19,23]                                                        ; Stuck at GND due to stuck port data_in                                   ;
; DE1_SoC_Audio_Example:a0|avconf:avc|I2C_Controller:u0|SD[16,17,19,23]                                             ; Stuck at GND due to stuck port data_in                                   ;
; datapath:d0|dice:d2|coordinate[6]                                                                                 ; Merged with datapath:d0|dice:d1|coordinate[6]                            ;
; datapath:d0|dice:d2|coordinate[5]                                                                                 ; Merged with datapath:d0|dice:d1|coordinate[5]                            ;
; datapath:d0|dice:d2|coordinate[4]                                                                                 ; Merged with datapath:d0|dice:d1|coordinate[4]                            ;
; datapath:d0|dice:d2|coordinate[3]                                                                                 ; Merged with datapath:d0|dice:d1|coordinate[3]                            ;
; datapath:d0|dice:d2|coordinate[2]                                                                                 ; Merged with datapath:d0|dice:d1|coordinate[2]                            ;
; datapath:d0|dice:d2|coordinate[1]                                                                                 ; Merged with datapath:d0|dice:d1|coordinate[1]                            ;
; datapath:d0|dice:d2|coordinate[0]                                                                                 ; Merged with datapath:d0|dice:d1|coordinate[0]                            ;
; DE1_SoC_Audio_Example:a0|avconf:avc|I2C_Controller:u0|SD[20,21]                                                   ; Merged with DE1_SoC_Audio_Example:a0|avconf:avc|I2C_Controller:u0|SD[18] ;
; datapath:d0|dice:d2|count[6]                                                                                      ; Merged with datapath:d0|dice:d1|count[6]                                 ;
; datapath:d0|dice:d2|count[5]                                                                                      ; Merged with datapath:d0|dice:d1|count[5]                                 ;
; datapath:d0|dice:d2|count[4]                                                                                      ; Merged with datapath:d0|dice:d1|count[4]                                 ;
; datapath:d0|dice:d2|count[3]                                                                                      ; Merged with datapath:d0|dice:d1|count[3]                                 ;
; datapath:d0|dice:d2|count[2]                                                                                      ; Merged with datapath:d0|dice:d1|count[2]                                 ;
; datapath:d0|dice:d2|count[1]                                                                                      ; Merged with datapath:d0|dice:d1|count[1]                                 ;
; datapath:d0|dice:d2|count[0]                                                                                      ; Merged with datapath:d0|dice:d1|count[0]                                 ;
; DE1_SoC_Audio_Example:a0|avconf:avc|mI2C_DATA[20,21]                                                              ; Merged with DE1_SoC_Audio_Example:a0|avconf:avc|mI2C_DATA[18]            ;
; datapath:d0|counterdone3                                                                                          ; Stuck at GND due to stuck port data_in                                   ;
; control:c0|current_state.END_GAME                                                                                 ; Lost fanout                                                              ;
; control:c0|current_state~2                                                                                        ; Lost fanout                                                              ;
; control:c0|current_state~3                                                                                        ; Lost fanout                                                              ;
; control:c0|current_state~4                                                                                        ; Lost fanout                                                              ;
; control:c0|current_state~5                                                                                        ; Lost fanout                                                              ;
; control:c0|current_state~6                                                                                        ; Lost fanout                                                              ;
; control:c0|current_state~7                                                                                        ; Lost fanout                                                              ;
; PS2_Controller:ps2|s_ps2_transceiver~2                                                                            ; Lost fanout                                                              ;
; PS2_Controller:ps2|s_ps2_transceiver~3                                                                            ; Lost fanout                                                              ;
; PS2_Controller:ps2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~2                                  ; Lost fanout                                                              ;
; PS2_Controller:ps2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~3                                  ; Lost fanout                                                              ;
; PS2_Controller:ps2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~4                                  ; Lost fanout                                                              ;
; PS2_Controller:ps2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver~2                                             ; Lost fanout                                                              ;
; PS2_Controller:ps2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver~3                                             ; Lost fanout                                                              ;
; DE1_SoC_Audio_Example:a0|avconf:avc|mSetup_ST~9                                                                   ; Lost fanout                                                              ;
; DE1_SoC_Audio_Example:a0|avconf:avc|mSetup_ST~10                                                                  ; Lost fanout                                                              ;
; PS2_Controller:ps2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_0_IDLE                   ; Lost fanout                                                              ;
; PS2_Controller:ps2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; Stuck at GND due to stuck port data_in                                   ;
; control:c0|current_state.WAITRD2                                                                                  ; Stuck at GND due to stuck port data_in                                   ;
; PS2_Controller:ps2|s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT                                                      ; Stuck at GND due to stuck port data_in                                   ;
; PS2_Controller:ps2|s_ps2_transceiver.PS2_STATE_4_END_DELAYED                                                      ; Stuck at GND due to stuck port data_in                                   ;
; PS2_Controller:ps2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_was_sent                                     ; Lost fanout                                                              ;
; PS2_Controller:ps2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT       ; Lost fanout                                                              ;
; PS2_Controller:ps2|Altera_UP_PS2_Command_Out:PS2_Command_Out|error_communication_timed_out                        ; Lost fanout                                                              ;
; PS2_Controller:ps2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR     ; Lost fanout                                                              ;
; PS2_Controller:ps2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[1..13]                      ; Stuck at GND due to stuck port sclear                                    ;
; PS2_Controller:ps2|s_ps2_transceiver.PS2_STATE_3_END_TRANSFER                                                     ; Stuck at GND due to stuck port data_in                                   ;
; PS2_Controller:ps2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA                     ; Stuck at GND due to stuck port data_in                                   ;
; PS2_Controller:ps2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK         ; Stuck at GND due to stuck port data_in                                   ;
; PS2_Controller:ps2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[1..20]                               ; Stuck at GND due to stuck port sclear                                    ;
; PS2_Controller:ps2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA          ; Stuck at GND due to stuck port data_in                                   ;
; PS2_Controller:ps2|Altera_UP_PS2_Command_Out:PS2_Command_Out|cur_bit[0..3]                                        ; Lost fanout                                                              ;
; PS2_Controller:ps2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT      ; Stuck at GND due to stuck port data_in                                   ;
; PS2_Controller:ps2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT        ; Stuck at GND due to stuck port data_in                                   ;
; PS2_Controller:ps2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[1..17]                              ; Stuck at GND due to stuck port sclear                                    ;
; datapath:d0|memory_address_spirit[4..7]                                                                           ; Lost fanout                                                              ;
; datapath:d0|memory_address_ghost[7]                                                                               ; Lost fanout                                                              ;
; datapath:d0|memory_address_ghost_2[7]                                                                             ; Lost fanout                                                              ;
; Total Number of Removed Registers = 135                                                                           ;                                                                          ;
+-------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                     ; Reason for Removal        ; Registers Removed due to This Register                                                                        ;
+-------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------+
; PS2_Controller:ps2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK         ; Stuck at GND              ; PS2_Controller:ps2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[18],                             ;
;                                                                                                                   ; due to stuck port data_in ; PS2_Controller:ps2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[19],                             ;
;                                                                                                                   ;                           ; PS2_Controller:ps2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[20],                             ;
;                                                                                                                   ;                           ; PS2_Controller:ps2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[4],                              ;
;                                                                                                                   ;                           ; PS2_Controller:ps2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[3],                              ;
;                                                                                                                   ;                           ; PS2_Controller:ps2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[2],                              ;
;                                                                                                                   ;                           ; PS2_Controller:ps2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[1],                              ;
;                                                                                                                   ;                           ; PS2_Controller:ps2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[12],                             ;
;                                                                                                                   ;                           ; PS2_Controller:ps2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[13],                             ;
;                                                                                                                   ;                           ; PS2_Controller:ps2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[14],                             ;
;                                                                                                                   ;                           ; PS2_Controller:ps2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[15],                             ;
;                                                                                                                   ;                           ; PS2_Controller:ps2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[16],                             ;
;                                                                                                                   ;                           ; PS2_Controller:ps2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[5],                              ;
;                                                                                                                   ;                           ; PS2_Controller:ps2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[6],                              ;
;                                                                                                                   ;                           ; PS2_Controller:ps2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[17],                             ;
;                                                                                                                   ;                           ; PS2_Controller:ps2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[7],                              ;
;                                                                                                                   ;                           ; PS2_Controller:ps2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[8],                              ;
;                                                                                                                   ;                           ; PS2_Controller:ps2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[9],                              ;
;                                                                                                                   ;                           ; PS2_Controller:ps2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[10],                             ;
;                                                                                                                   ;                           ; PS2_Controller:ps2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[11],                             ;
;                                                                                                                   ;                           ; PS2_Controller:ps2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA,     ;
;                                                                                                                   ;                           ; PS2_Controller:ps2|Altera_UP_PS2_Command_Out:PS2_Command_Out|cur_bit[1],                                      ;
;                                                                                                                   ;                           ; PS2_Controller:ps2|Altera_UP_PS2_Command_Out:PS2_Command_Out|cur_bit[0],                                      ;
;                                                                                                                   ;                           ; PS2_Controller:ps2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT, ;
;                                                                                                                   ;                           ; PS2_Controller:ps2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT,   ;
;                                                                                                                   ;                           ; PS2_Controller:ps2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[15],                            ;
;                                                                                                                   ;                           ; PS2_Controller:ps2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[16],                            ;
;                                                                                                                   ;                           ; PS2_Controller:ps2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[17],                            ;
;                                                                                                                   ;                           ; PS2_Controller:ps2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[1],                             ;
;                                                                                                                   ;                           ; PS2_Controller:ps2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[3],                             ;
;                                                                                                                   ;                           ; PS2_Controller:ps2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[2],                             ;
;                                                                                                                   ;                           ; PS2_Controller:ps2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[4],                             ;
;                                                                                                                   ;                           ; PS2_Controller:ps2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[5],                             ;
;                                                                                                                   ;                           ; PS2_Controller:ps2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[6],                             ;
;                                                                                                                   ;                           ; PS2_Controller:ps2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[7],                             ;
;                                                                                                                   ;                           ; PS2_Controller:ps2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[8],                             ;
;                                                                                                                   ;                           ; PS2_Controller:ps2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[9]                              ;
; PS2_Controller:ps2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; Stuck at GND              ; PS2_Controller:ps2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[13],                    ;
;                                                                                                                   ; due to stuck port data_in ; PS2_Controller:ps2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[11],                    ;
;                                                                                                                   ;                           ; PS2_Controller:ps2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[10],                    ;
;                                                                                                                   ;                           ; PS2_Controller:ps2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[3],                     ;
;                                                                                                                   ;                           ; PS2_Controller:ps2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[4],                     ;
;                                                                                                                   ;                           ; PS2_Controller:ps2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[2],                     ;
;                                                                                                                   ;                           ; PS2_Controller:ps2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[1],                     ;
;                                                                                                                   ;                           ; PS2_Controller:ps2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[12],                    ;
;                                                                                                                   ;                           ; PS2_Controller:ps2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[9],                     ;
;                                                                                                                   ;                           ; PS2_Controller:ps2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[8],                     ;
;                                                                                                                   ;                           ; PS2_Controller:ps2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[7],                     ;
;                                                                                                                   ;                           ; PS2_Controller:ps2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[6],                     ;
;                                                                                                                   ;                           ; PS2_Controller:ps2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[5]                      ;
; PS2_Controller:ps2|idle_counter[3]                                                                                ; Lost Fanouts              ; PS2_Controller:ps2|idle_counter[4], PS2_Controller:ps2|idle_counter[5],                                       ;
;                                                                                                                   ;                           ; PS2_Controller:ps2|idle_counter[6], PS2_Controller:ps2|idle_counter[7]                                        ;
; datapath:d0|memory_address_spirit[7]                                                                              ; Lost Fanouts              ; datapath:d0|memory_address_spirit[6], datapath:d0|memory_address_spirit[5],                                   ;
;                                                                                                                   ;                           ; datapath:d0|memory_address_spirit[4]                                                                          ;
; PS2_Controller:ps2|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[0]                                       ; Stuck at GND              ; PS2_Controller:ps2|Altera_UP_PS2_Command_Out:PS2_Command_Out|cur_bit[3],                                      ;
;                                                                                                                   ; due to stuck port data_in ; PS2_Controller:ps2|Altera_UP_PS2_Command_Out:PS2_Command_Out|cur_bit[2]                                       ;
; PS2_Controller:ps2|s_ps2_transceiver~2                                                                            ; Lost Fanouts              ; PS2_Controller:ps2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_was_sent,                                ;
;                                                                                                                   ;                           ; PS2_Controller:ps2|Altera_UP_PS2_Command_Out:PS2_Command_Out|error_communication_timed_out                    ;
; PS2_Controller:ps2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_0_IDLE                   ; Lost Fanouts              ; PS2_Controller:ps2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT,  ;
;                                                                                                                   ;                           ; PS2_Controller:ps2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR ;
; PS2_Controller:ps2|s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT                                                      ; Stuck at GND              ; PS2_Controller:ps2|s_ps2_transceiver.PS2_STATE_3_END_TRANSFER,                                                ;
;                                                                                                                   ; due to stuck port data_in ; PS2_Controller:ps2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA                 ;
; DE1_SoC_Audio_Example:a0|avconf:avc|mI2C_DATA[23]                                                                 ; Stuck at GND              ; DE1_SoC_Audio_Example:a0|avconf:avc|I2C_Controller:u0|SD[23]                                                  ;
;                                                                                                                   ; due to stuck port data_in ;                                                                                                               ;
; DE1_SoC_Audio_Example:a0|avconf:avc|mI2C_DATA[19]                                                                 ; Stuck at GND              ; DE1_SoC_Audio_Example:a0|avconf:avc|I2C_Controller:u0|SD[19]                                                  ;
;                                                                                                                   ; due to stuck port data_in ;                                                                                                               ;
; DE1_SoC_Audio_Example:a0|avconf:avc|mI2C_DATA[17]                                                                 ; Stuck at GND              ; DE1_SoC_Audio_Example:a0|avconf:avc|I2C_Controller:u0|SD[17]                                                  ;
;                                                                                                                   ; due to stuck port data_in ;                                                                                                               ;
; DE1_SoC_Audio_Example:a0|avconf:avc|mI2C_DATA[16]                                                                 ; Stuck at GND              ; DE1_SoC_Audio_Example:a0|avconf:avc|I2C_Controller:u0|SD[16]                                                  ;
;                                                                                                                   ; due to stuck port data_in ;                                                                                                               ;
+-------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 679   ;
; Number of registers using Synchronous Clear  ; 445   ;
; Number of registers using Synchronous Load   ; 19    ;
; Number of registers using Asynchronous Clear ; 111   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 405   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------+
; Inverted Register Statistics                                                  ;
+---------------------------------------------------------------------+---------+
; Inverted Register                                                   ; Fan out ;
+---------------------------------------------------------------------+---------+
; DE1_SoC_Audio_Example:a0|avconf:avc|I2C_Controller:u0|SCLK          ; 3       ;
; DE1_SoC_Audio_Example:a0|avconf:avc|I2C_Controller:u0|SD_COUNTER[5] ; 17      ;
; DE1_SoC_Audio_Example:a0|avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; 18      ;
; DE1_SoC_Audio_Example:a0|avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; 21      ;
; DE1_SoC_Audio_Example:a0|avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; 21      ;
; DE1_SoC_Audio_Example:a0|avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; 17      ;
; DE1_SoC_Audio_Example:a0|avconf:avc|I2C_Controller:u0|SD_COUNTER[0] ; 23      ;
; datapath:d0|rate_divider:u4Hz2|count[19]                            ; 2       ;
; datapath:d0|rate_divider:u4Hz2|count[20]                            ; 2       ;
; datapath:d0|rate_divider:u4Hz2|count[21]                            ; 2       ;
; datapath:d0|rate_divider:u4Hz2|count[22]                            ; 2       ;
; datapath:d0|rate_divider:u4Hz2|count[25]                            ; 2       ;
; datapath:d0|rate_divider:u4Hz2|count[23]                            ; 2       ;
; datapath:d0|rate_divider:u4Hz2|count[7]                             ; 2       ;
; datapath:d0|rate_divider:u4Hz2|count[12]                            ; 2       ;
; datapath:d0|rate_divider:u4Hz2|count[13]                            ; 2       ;
; datapath:d0|rate_divider:u4Hz2|count[14]                            ; 2       ;
; datapath:d0|rate_divider:u4Hz2|count[17]                            ; 2       ;
; datapath:d0|rate_divider:u4Hz2|count[15]                            ; 2       ;
; DE1_SoC_Audio_Example:a0|avconf:avc|I2C_Controller:u0|END           ; 6       ;
; DE1_SoC_Audio_Example:a0|avconf:avc|I2C_Controller:u0|SDO           ; 2       ;
; control:c0|rate_divider:u4Hz|count[18]                              ; 2       ;
; control:c0|rate_divider:u4Hz|count[15]                              ; 2       ;
; control:c0|rate_divider:u4Hz|count[12]                              ; 2       ;
; control:c0|rate_divider:u4Hz|count[9]                               ; 2       ;
; control:c0|rate_divider:u4Hz|count[8]                               ; 2       ;
; control:c0|rate_divider:u4Hz|count[7]                               ; 2       ;
; control:c0|rate_divider:u4Hz|count[6]                               ; 3       ;
; control:c0|rate_divider:u4Hz|count[5]                               ; 3       ;
; Total number of inverted registers = 29                             ;         ;
+---------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |top|vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                                                                             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |top|DE1_SoC_Audio_Example:a0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[22]                                            ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |top|PS2_Controller:ps2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[11]                                                                                         ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |top|PS2_Controller:ps2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[18]                                                                                                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|PS2_Controller:ps2|Altera_UP_PS2_Command_Out:PS2_Command_Out|cur_bit[3]                                                                                                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|PS2_Controller:ps2|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[3]                                                                                                                ;
; 3:1                ; 17 bits   ; 34 LEs        ; 0 LEs                ; 34 LEs                 ; Yes        ; |top|PS2_Controller:ps2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[10]                                                                                                 ;
; 4:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |top|datapath:d0|scorep1[3]                                                                                                                                                            ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |top|DE1_SoC_Audio_Example:a0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[4] ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |top|datapath:d0|counter_y2_ghost[4]                                                                                                                                                   ;
; 5:1                ; 9 bits    ; 27 LEs        ; 18 LEs               ; 9 LEs                  ; Yes        ; |top|datapath:d0|x2init[0]                                                                                                                                                             ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |top|datapath:d0|y2init[4]                                                                                                                                                             ;
; 5:1                ; 9 bits    ; 27 LEs        ; 18 LEs               ; 9 LEs                  ; Yes        ; |top|datapath:d0|xinit[6]                                                                                                                                                              ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |top|datapath:d0|yinit[0]                                                                                                                                                              ;
; 6:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; Yes        ; |top|key_left2                                                                                                                                                                         ;
; 6:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; Yes        ; |top|key_left                                                                                                                                                                          ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top|datapath:d0|memory_address_ghost[1]                                                                                                                                               ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top|datapath:d0|memory_address_ghost_2[4]                                                                                                                                             ;
; 6:1                ; 31 bits   ; 124 LEs       ; 62 LEs               ; 62 LEs                 ; Yes        ; |top|DE1_SoC_Audio_Example:a0|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[32]                                             ;
; 6:1                ; 9 bits    ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |top|datapath:d0|xsinit[1]                                                                                                                                                             ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top|datapath:d0|ysinit[5]                                                                                                                                                             ;
; 7:1                ; 7 bits    ; 28 LEs        ; 21 LEs               ; 7 LEs                  ; Yes        ; |top|datapath:d0|counter_y_ghost[5]                                                                                                                                                    ;
; 8:1                ; 8 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; Yes        ; |top|datapath:d0|xpos[7]                                                                                                                                                               ;
; 8:1                ; 7 bits    ; 35 LEs        ; 14 LEs               ; 21 LEs                 ; Yes        ; |top|datapath:d0|ypos[4]                                                                                                                                                               ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |top|datapath:d0|counter_x_ghost[2]                                                                                                                                                    ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |top|datapath:d0|counter_x2_ghost[7]                                                                                                                                                   ;
; 8:1                ; 9 bits    ; 45 LEs        ; 36 LEs               ; 9 LEs                  ; Yes        ; |top|datapath:d0|colour[2]                                                                                                                                                             ;
; 15:1               ; 7 bits    ; 70 LEs        ; 56 LEs               ; 14 LEs                 ; Yes        ; |top|datapath:d0|counter_y_spirit[4]                                                                                                                                                   ;
; 15:1               ; 15 bits   ; 150 LEs       ; 0 LEs                ; 150 LEs                ; Yes        ; |top|datapath:d0|memory_address_map[0]                                                                                                                                                 ;
; 16:1               ; 7 bits    ; 70 LEs        ; 56 LEs               ; 14 LEs                 ; Yes        ; |top|datapath:d0|counter_y_map[0]                                                                                                                                                      ;
; 16:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |top|datapath:d0|memory_address_spirit[6]                                                                                                                                              ;
; 17:1               ; 8 bits    ; 88 LEs        ; 0 LEs                ; 88 LEs                 ; Yes        ; |top|datapath:d0|counter_x_map[1]                                                                                                                                                      ;
; 18:1               ; 8 bits    ; 96 LEs        ; 0 LEs                ; 96 LEs                 ; Yes        ; |top|datapath:d0|counter_x_spirit[4]                                                                                                                                                   ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top|DE1_SoC_Audio_Example:a0|avconf:avc|I2C_Controller:u0|SD_COUNTER[1]                                                                                                               ;
; 3:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |top|datapath:d0|Add7                                                                                                                                                                  ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |top|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ukm1:auto_generated|mux_ofb:mux3|result_node[7]                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE1_SoC_Audio_Example:a0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE1_SoC_Audio_Example:a0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE1_SoC_Audio_Example:a0|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE1_SoC_Audio_Example:a0|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ukm1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------+
; Assignment                      ; Value              ; From ; To                             ;
+---------------------------------+--------------------+------+--------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                              ;
+---------------------------------+--------------------+------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for datapath:d0|ram_background:b|altsyncram:altsyncram_component|altsyncram_3vo1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for datapath:d0|ram_sprite:s|altsyncram:altsyncram_component|altsyncram_peo1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for datapath:d0|ram_sprite_2:s2|altsyncram:altsyncram_component|altsyncram_0co1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for datapath:d0|ram_spirit:s3|altsyncram:altsyncram_component|altsyncram_kfo1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_Audio_Example:a0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer ;
+------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                               ;
+------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; AUDIO_DATA_WIDTH ; 32    ; Signed Integer                                                                                                                     ;
; BIT_COUNTER_INIT ; 11111 ; Unsigned Binary                                                                                                                    ;
+------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_Audio_Example:a0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                                                 ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BIT_COUNTER_INIT ; 11111 ; Unsigned Binary                                                                                                                                                                      ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_Audio_Example:a0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                      ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                                                      ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_Audio_Example:a0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                                  ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                                        ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                                                                        ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                                                        ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                                                        ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                                               ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                                               ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                                               ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                               ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                               ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                               ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                               ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                                               ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                               ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                               ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                                               ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                               ;
; CBXI_PARAMETER          ; scfifo_7ba1 ; Untyped                                                                                                                                                                               ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_Audio_Example:a0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                       ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                                                       ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_Audio_Example:a0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                                   ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                                           ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                                         ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                                                                         ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                                                         ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                                                         ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                                                ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                                                ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                                                ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                                ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                                ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                                ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                                                ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                                ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                                ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                                                ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                                ;
; CBXI_PARAMETER          ; scfifo_7ba1 ; Untyped                                                                                                                                                                                ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_Audio_Example:a0|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer ;
+------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                             ;
+------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; AUDIO_DATA_WIDTH ; 32    ; Signed Integer                                                                                                                   ;
+------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_Audio_Example:a0|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                     ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                                                     ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_Audio_Example:a0|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                                 ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                                         ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                                       ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                                                                       ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                                                       ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                                                       ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                                              ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                                              ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                                              ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                              ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                              ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                              ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                              ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                                              ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                              ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                              ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                                              ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                              ;
; CBXI_PARAMETER          ; scfifo_7ba1 ; Untyped                                                                                                                                                                              ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_Audio_Example:a0|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                      ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                                                      ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_Audio_Example:a0|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                                  ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                                        ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                                                                        ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                                                        ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                                                        ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                                               ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                                               ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                                               ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                               ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                               ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                               ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                               ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                                               ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                               ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                               ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                                               ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                               ;
; CBXI_PARAMETER          ; scfifo_7ba1 ; Untyped                                                                                                                                                                               ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_Audio_Example:a0|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component ;
+-------------------------------+-------------------------------+-----------------------------------------------------------------------------------------+
; Parameter Name                ; Value                         ; Type                                                                                    ;
+-------------------------------+-------------------------------+-----------------------------------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL                        ; Untyped                                                                                 ;
; PLL_TYPE                      ; AUTO                          ; Untyped                                                                                 ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=Audio_Clock ; Untyped                                                                                 ;
; QUALIFY_CONF_DONE             ; OFF                           ; Untyped                                                                                 ;
; COMPENSATE_CLOCK              ; CLK0                          ; Untyped                                                                                 ;
; SCAN_CHAIN                    ; LONG                          ; Untyped                                                                                 ;
; PRIMARY_CLOCK                 ; INCLK0                        ; Untyped                                                                                 ;
; INCLK0_INPUT_FREQUENCY        ; 20000                         ; Signed Integer                                                                          ;
; INCLK1_INPUT_FREQUENCY        ; 0                             ; Untyped                                                                                 ;
; GATE_LOCK_SIGNAL              ; NO                            ; Untyped                                                                                 ;
; GATE_LOCK_COUNTER             ; 0                             ; Untyped                                                                                 ;
; LOCK_HIGH                     ; 1                             ; Untyped                                                                                 ;
; LOCK_LOW                      ; 1                             ; Untyped                                                                                 ;
; VALID_LOCK_MULTIPLIER         ; 1                             ; Signed Integer                                                                          ;
; INVALID_LOCK_MULTIPLIER       ; 5                             ; Signed Integer                                                                          ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                           ; Untyped                                                                                 ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                           ; Untyped                                                                                 ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                           ; Untyped                                                                                 ;
; SKIP_VCO                      ; OFF                           ; Untyped                                                                                 ;
; SWITCH_OVER_COUNTER           ; 0                             ; Untyped                                                                                 ;
; SWITCH_OVER_TYPE              ; AUTO                          ; Untyped                                                                                 ;
; FEEDBACK_SOURCE               ; EXTCLK0                       ; Untyped                                                                                 ;
; BANDWIDTH                     ; 0                             ; Untyped                                                                                 ;
; BANDWIDTH_TYPE                ; AUTO                          ; Untyped                                                                                 ;
; SPREAD_FREQUENCY              ; 0                             ; Untyped                                                                                 ;
; DOWN_SPREAD                   ; 0                             ; Untyped                                                                                 ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                           ; Untyped                                                                                 ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                           ; Untyped                                                                                 ;
; CLK9_MULTIPLY_BY              ; 0                             ; Untyped                                                                                 ;
; CLK8_MULTIPLY_BY              ; 0                             ; Untyped                                                                                 ;
; CLK7_MULTIPLY_BY              ; 0                             ; Untyped                                                                                 ;
; CLK6_MULTIPLY_BY              ; 0                             ; Untyped                                                                                 ;
; CLK5_MULTIPLY_BY              ; 1                             ; Untyped                                                                                 ;
; CLK4_MULTIPLY_BY              ; 1                             ; Untyped                                                                                 ;
; CLK3_MULTIPLY_BY              ; 1                             ; Untyped                                                                                 ;
; CLK2_MULTIPLY_BY              ; 1                             ; Untyped                                                                                 ;
; CLK1_MULTIPLY_BY              ; 1                             ; Untyped                                                                                 ;
; CLK0_MULTIPLY_BY              ; 1                             ; Signed Integer                                                                          ;
; CLK9_DIVIDE_BY                ; 0                             ; Untyped                                                                                 ;
; CLK8_DIVIDE_BY                ; 0                             ; Untyped                                                                                 ;
; CLK7_DIVIDE_BY                ; 0                             ; Untyped                                                                                 ;
; CLK6_DIVIDE_BY                ; 0                             ; Untyped                                                                                 ;
; CLK5_DIVIDE_BY                ; 1                             ; Untyped                                                                                 ;
; CLK4_DIVIDE_BY                ; 1                             ; Untyped                                                                                 ;
; CLK3_DIVIDE_BY                ; 1                             ; Untyped                                                                                 ;
; CLK2_DIVIDE_BY                ; 1                             ; Untyped                                                                                 ;
; CLK1_DIVIDE_BY                ; 1                             ; Untyped                                                                                 ;
; CLK0_DIVIDE_BY                ; 4                             ; Signed Integer                                                                          ;
; CLK9_PHASE_SHIFT              ; 0                             ; Untyped                                                                                 ;
; CLK8_PHASE_SHIFT              ; 0                             ; Untyped                                                                                 ;
; CLK7_PHASE_SHIFT              ; 0                             ; Untyped                                                                                 ;
; CLK6_PHASE_SHIFT              ; 0                             ; Untyped                                                                                 ;
; CLK5_PHASE_SHIFT              ; 0                             ; Untyped                                                                                 ;
; CLK4_PHASE_SHIFT              ; 0                             ; Untyped                                                                                 ;
; CLK3_PHASE_SHIFT              ; 0                             ; Untyped                                                                                 ;
; CLK2_PHASE_SHIFT              ; 0                             ; Untyped                                                                                 ;
; CLK1_PHASE_SHIFT              ; 0                             ; Untyped                                                                                 ;
; CLK0_PHASE_SHIFT              ; 0                             ; Untyped                                                                                 ;
; CLK5_TIME_DELAY               ; 0                             ; Untyped                                                                                 ;
; CLK4_TIME_DELAY               ; 0                             ; Untyped                                                                                 ;
; CLK3_TIME_DELAY               ; 0                             ; Untyped                                                                                 ;
; CLK2_TIME_DELAY               ; 0                             ; Untyped                                                                                 ;
; CLK1_TIME_DELAY               ; 0                             ; Untyped                                                                                 ;
; CLK0_TIME_DELAY               ; 0                             ; Untyped                                                                                 ;
; CLK9_DUTY_CYCLE               ; 50                            ; Untyped                                                                                 ;
; CLK8_DUTY_CYCLE               ; 50                            ; Untyped                                                                                 ;
; CLK7_DUTY_CYCLE               ; 50                            ; Untyped                                                                                 ;
; CLK6_DUTY_CYCLE               ; 50                            ; Untyped                                                                                 ;
; CLK5_DUTY_CYCLE               ; 50                            ; Untyped                                                                                 ;
; CLK4_DUTY_CYCLE               ; 50                            ; Untyped                                                                                 ;
; CLK3_DUTY_CYCLE               ; 50                            ; Untyped                                                                                 ;
; CLK2_DUTY_CYCLE               ; 50                            ; Untyped                                                                                 ;
; CLK1_DUTY_CYCLE               ; 50                            ; Untyped                                                                                 ;
; CLK0_DUTY_CYCLE               ; 50                            ; Signed Integer                                                                          ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                                 ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                                 ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                                 ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                                 ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                                 ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                                 ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                                 ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                                 ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                                 ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                                 ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                                 ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                                 ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                                 ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                                 ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                                 ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                                 ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                                 ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                                 ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                                 ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                                 ;
; LOCK_WINDOW_UI                ;  0.05                         ; Untyped                                                                                 ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                        ; Untyped                                                                                 ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                        ; Untyped                                                                                 ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                        ; Untyped                                                                                 ;
; DPA_MULTIPLY_BY               ; 0                             ; Untyped                                                                                 ;
; DPA_DIVIDE_BY                 ; 1                             ; Untyped                                                                                 ;
; DPA_DIVIDER                   ; 0                             ; Untyped                                                                                 ;
; EXTCLK3_MULTIPLY_BY           ; 1                             ; Untyped                                                                                 ;
; EXTCLK2_MULTIPLY_BY           ; 1                             ; Untyped                                                                                 ;
; EXTCLK1_MULTIPLY_BY           ; 1                             ; Untyped                                                                                 ;
; EXTCLK0_MULTIPLY_BY           ; 1                             ; Untyped                                                                                 ;
; EXTCLK3_DIVIDE_BY             ; 1                             ; Untyped                                                                                 ;
; EXTCLK2_DIVIDE_BY             ; 1                             ; Untyped                                                                                 ;
; EXTCLK1_DIVIDE_BY             ; 1                             ; Untyped                                                                                 ;
; EXTCLK0_DIVIDE_BY             ; 1                             ; Untyped                                                                                 ;
; EXTCLK3_PHASE_SHIFT           ; 0                             ; Untyped                                                                                 ;
; EXTCLK2_PHASE_SHIFT           ; 0                             ; Untyped                                                                                 ;
; EXTCLK1_PHASE_SHIFT           ; 0                             ; Untyped                                                                                 ;
; EXTCLK0_PHASE_SHIFT           ; 0                             ; Untyped                                                                                 ;
; EXTCLK3_TIME_DELAY            ; 0                             ; Untyped                                                                                 ;
; EXTCLK2_TIME_DELAY            ; 0                             ; Untyped                                                                                 ;
; EXTCLK1_TIME_DELAY            ; 0                             ; Untyped                                                                                 ;
; EXTCLK0_TIME_DELAY            ; 0                             ; Untyped                                                                                 ;
; EXTCLK3_DUTY_CYCLE            ; 50                            ; Untyped                                                                                 ;
; EXTCLK2_DUTY_CYCLE            ; 50                            ; Untyped                                                                                 ;
; EXTCLK1_DUTY_CYCLE            ; 50                            ; Untyped                                                                                 ;
; EXTCLK0_DUTY_CYCLE            ; 50                            ; Untyped                                                                                 ;
; VCO_MULTIPLY_BY               ; 0                             ; Untyped                                                                                 ;
; VCO_DIVIDE_BY                 ; 0                             ; Untyped                                                                                 ;
; SCLKOUT0_PHASE_SHIFT          ; 0                             ; Untyped                                                                                 ;
; SCLKOUT1_PHASE_SHIFT          ; 0                             ; Untyped                                                                                 ;
; VCO_MIN                       ; 0                             ; Untyped                                                                                 ;
; VCO_MAX                       ; 0                             ; Untyped                                                                                 ;
; VCO_CENTER                    ; 0                             ; Untyped                                                                                 ;
; PFD_MIN                       ; 0                             ; Untyped                                                                                 ;
; PFD_MAX                       ; 0                             ; Untyped                                                                                 ;
; M_INITIAL                     ; 0                             ; Untyped                                                                                 ;
; M                             ; 0                             ; Untyped                                                                                 ;
; N                             ; 1                             ; Untyped                                                                                 ;
; M2                            ; 1                             ; Untyped                                                                                 ;
; N2                            ; 1                             ; Untyped                                                                                 ;
; SS                            ; 1                             ; Untyped                                                                                 ;
; C0_HIGH                       ; 0                             ; Untyped                                                                                 ;
; C1_HIGH                       ; 0                             ; Untyped                                                                                 ;
; C2_HIGH                       ; 0                             ; Untyped                                                                                 ;
; C3_HIGH                       ; 0                             ; Untyped                                                                                 ;
; C4_HIGH                       ; 0                             ; Untyped                                                                                 ;
; C5_HIGH                       ; 0                             ; Untyped                                                                                 ;
; C6_HIGH                       ; 0                             ; Untyped                                                                                 ;
; C7_HIGH                       ; 0                             ; Untyped                                                                                 ;
; C8_HIGH                       ; 0                             ; Untyped                                                                                 ;
; C9_HIGH                       ; 0                             ; Untyped                                                                                 ;
; C0_LOW                        ; 0                             ; Untyped                                                                                 ;
; C1_LOW                        ; 0                             ; Untyped                                                                                 ;
; C2_LOW                        ; 0                             ; Untyped                                                                                 ;
; C3_LOW                        ; 0                             ; Untyped                                                                                 ;
; C4_LOW                        ; 0                             ; Untyped                                                                                 ;
; C5_LOW                        ; 0                             ; Untyped                                                                                 ;
; C6_LOW                        ; 0                             ; Untyped                                                                                 ;
; C7_LOW                        ; 0                             ; Untyped                                                                                 ;
; C8_LOW                        ; 0                             ; Untyped                                                                                 ;
; C9_LOW                        ; 0                             ; Untyped                                                                                 ;
; C0_INITIAL                    ; 0                             ; Untyped                                                                                 ;
; C1_INITIAL                    ; 0                             ; Untyped                                                                                 ;
; C2_INITIAL                    ; 0                             ; Untyped                                                                                 ;
; C3_INITIAL                    ; 0                             ; Untyped                                                                                 ;
; C4_INITIAL                    ; 0                             ; Untyped                                                                                 ;
; C5_INITIAL                    ; 0                             ; Untyped                                                                                 ;
; C6_INITIAL                    ; 0                             ; Untyped                                                                                 ;
; C7_INITIAL                    ; 0                             ; Untyped                                                                                 ;
; C8_INITIAL                    ; 0                             ; Untyped                                                                                 ;
; C9_INITIAL                    ; 0                             ; Untyped                                                                                 ;
; C0_MODE                       ; BYPASS                        ; Untyped                                                                                 ;
; C1_MODE                       ; BYPASS                        ; Untyped                                                                                 ;
; C2_MODE                       ; BYPASS                        ; Untyped                                                                                 ;
; C3_MODE                       ; BYPASS                        ; Untyped                                                                                 ;
; C4_MODE                       ; BYPASS                        ; Untyped                                                                                 ;
; C5_MODE                       ; BYPASS                        ; Untyped                                                                                 ;
; C6_MODE                       ; BYPASS                        ; Untyped                                                                                 ;
; C7_MODE                       ; BYPASS                        ; Untyped                                                                                 ;
; C8_MODE                       ; BYPASS                        ; Untyped                                                                                 ;
; C9_MODE                       ; BYPASS                        ; Untyped                                                                                 ;
; C0_PH                         ; 0                             ; Untyped                                                                                 ;
; C1_PH                         ; 0                             ; Untyped                                                                                 ;
; C2_PH                         ; 0                             ; Untyped                                                                                 ;
; C3_PH                         ; 0                             ; Untyped                                                                                 ;
; C4_PH                         ; 0                             ; Untyped                                                                                 ;
; C5_PH                         ; 0                             ; Untyped                                                                                 ;
; C6_PH                         ; 0                             ; Untyped                                                                                 ;
; C7_PH                         ; 0                             ; Untyped                                                                                 ;
; C8_PH                         ; 0                             ; Untyped                                                                                 ;
; C9_PH                         ; 0                             ; Untyped                                                                                 ;
; L0_HIGH                       ; 1                             ; Untyped                                                                                 ;
; L1_HIGH                       ; 1                             ; Untyped                                                                                 ;
; G0_HIGH                       ; 1                             ; Untyped                                                                                 ;
; G1_HIGH                       ; 1                             ; Untyped                                                                                 ;
; G2_HIGH                       ; 1                             ; Untyped                                                                                 ;
; G3_HIGH                       ; 1                             ; Untyped                                                                                 ;
; E0_HIGH                       ; 1                             ; Untyped                                                                                 ;
; E1_HIGH                       ; 1                             ; Untyped                                                                                 ;
; E2_HIGH                       ; 1                             ; Untyped                                                                                 ;
; E3_HIGH                       ; 1                             ; Untyped                                                                                 ;
; L0_LOW                        ; 1                             ; Untyped                                                                                 ;
; L1_LOW                        ; 1                             ; Untyped                                                                                 ;
; G0_LOW                        ; 1                             ; Untyped                                                                                 ;
; G1_LOW                        ; 1                             ; Untyped                                                                                 ;
; G2_LOW                        ; 1                             ; Untyped                                                                                 ;
; G3_LOW                        ; 1                             ; Untyped                                                                                 ;
; E0_LOW                        ; 1                             ; Untyped                                                                                 ;
; E1_LOW                        ; 1                             ; Untyped                                                                                 ;
; E2_LOW                        ; 1                             ; Untyped                                                                                 ;
; E3_LOW                        ; 1                             ; Untyped                                                                                 ;
; L0_INITIAL                    ; 1                             ; Untyped                                                                                 ;
; L1_INITIAL                    ; 1                             ; Untyped                                                                                 ;
; G0_INITIAL                    ; 1                             ; Untyped                                                                                 ;
; G1_INITIAL                    ; 1                             ; Untyped                                                                                 ;
; G2_INITIAL                    ; 1                             ; Untyped                                                                                 ;
; G3_INITIAL                    ; 1                             ; Untyped                                                                                 ;
; E0_INITIAL                    ; 1                             ; Untyped                                                                                 ;
; E1_INITIAL                    ; 1                             ; Untyped                                                                                 ;
; E2_INITIAL                    ; 1                             ; Untyped                                                                                 ;
; E3_INITIAL                    ; 1                             ; Untyped                                                                                 ;
; L0_MODE                       ; BYPASS                        ; Untyped                                                                                 ;
; L1_MODE                       ; BYPASS                        ; Untyped                                                                                 ;
; G0_MODE                       ; BYPASS                        ; Untyped                                                                                 ;
; G1_MODE                       ; BYPASS                        ; Untyped                                                                                 ;
; G2_MODE                       ; BYPASS                        ; Untyped                                                                                 ;
; G3_MODE                       ; BYPASS                        ; Untyped                                                                                 ;
; E0_MODE                       ; BYPASS                        ; Untyped                                                                                 ;
; E1_MODE                       ; BYPASS                        ; Untyped                                                                                 ;
; E2_MODE                       ; BYPASS                        ; Untyped                                                                                 ;
; E3_MODE                       ; BYPASS                        ; Untyped                                                                                 ;
; L0_PH                         ; 0                             ; Untyped                                                                                 ;
; L1_PH                         ; 0                             ; Untyped                                                                                 ;
; G0_PH                         ; 0                             ; Untyped                                                                                 ;
; G1_PH                         ; 0                             ; Untyped                                                                                 ;
; G2_PH                         ; 0                             ; Untyped                                                                                 ;
; G3_PH                         ; 0                             ; Untyped                                                                                 ;
; E0_PH                         ; 0                             ; Untyped                                                                                 ;
; E1_PH                         ; 0                             ; Untyped                                                                                 ;
; E2_PH                         ; 0                             ; Untyped                                                                                 ;
; E3_PH                         ; 0                             ; Untyped                                                                                 ;
; M_PH                          ; 0                             ; Untyped                                                                                 ;
; C1_USE_CASC_IN                ; OFF                           ; Untyped                                                                                 ;
; C2_USE_CASC_IN                ; OFF                           ; Untyped                                                                                 ;
; C3_USE_CASC_IN                ; OFF                           ; Untyped                                                                                 ;
; C4_USE_CASC_IN                ; OFF                           ; Untyped                                                                                 ;
; C5_USE_CASC_IN                ; OFF                           ; Untyped                                                                                 ;
; C6_USE_CASC_IN                ; OFF                           ; Untyped                                                                                 ;
; C7_USE_CASC_IN                ; OFF                           ; Untyped                                                                                 ;
; C8_USE_CASC_IN                ; OFF                           ; Untyped                                                                                 ;
; C9_USE_CASC_IN                ; OFF                           ; Untyped                                                                                 ;
; CLK0_COUNTER                  ; G0                            ; Untyped                                                                                 ;
; CLK1_COUNTER                  ; G0                            ; Untyped                                                                                 ;
; CLK2_COUNTER                  ; G0                            ; Untyped                                                                                 ;
; CLK3_COUNTER                  ; G0                            ; Untyped                                                                                 ;
; CLK4_COUNTER                  ; G0                            ; Untyped                                                                                 ;
; CLK5_COUNTER                  ; G0                            ; Untyped                                                                                 ;
; CLK6_COUNTER                  ; E0                            ; Untyped                                                                                 ;
; CLK7_COUNTER                  ; E1                            ; Untyped                                                                                 ;
; CLK8_COUNTER                  ; E2                            ; Untyped                                                                                 ;
; CLK9_COUNTER                  ; E3                            ; Untyped                                                                                 ;
; L0_TIME_DELAY                 ; 0                             ; Untyped                                                                                 ;
; L1_TIME_DELAY                 ; 0                             ; Untyped                                                                                 ;
; G0_TIME_DELAY                 ; 0                             ; Untyped                                                                                 ;
; G1_TIME_DELAY                 ; 0                             ; Untyped                                                                                 ;
; G2_TIME_DELAY                 ; 0                             ; Untyped                                                                                 ;
; G3_TIME_DELAY                 ; 0                             ; Untyped                                                                                 ;
; E0_TIME_DELAY                 ; 0                             ; Untyped                                                                                 ;
; E1_TIME_DELAY                 ; 0                             ; Untyped                                                                                 ;
; E2_TIME_DELAY                 ; 0                             ; Untyped                                                                                 ;
; E3_TIME_DELAY                 ; 0                             ; Untyped                                                                                 ;
; M_TIME_DELAY                  ; 0                             ; Untyped                                                                                 ;
; N_TIME_DELAY                  ; 0                             ; Untyped                                                                                 ;
; EXTCLK3_COUNTER               ; E3                            ; Untyped                                                                                 ;
; EXTCLK2_COUNTER               ; E2                            ; Untyped                                                                                 ;
; EXTCLK1_COUNTER               ; E1                            ; Untyped                                                                                 ;
; EXTCLK0_COUNTER               ; E0                            ; Untyped                                                                                 ;
; ENABLE0_COUNTER               ; L0                            ; Untyped                                                                                 ;
; ENABLE1_COUNTER               ; L0                            ; Untyped                                                                                 ;
; CHARGE_PUMP_CURRENT           ; 2                             ; Untyped                                                                                 ;
; LOOP_FILTER_R                 ;  1.000000                     ; Untyped                                                                                 ;
; LOOP_FILTER_C                 ; 5                             ; Untyped                                                                                 ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                          ; Untyped                                                                                 ;
; LOOP_FILTER_R_BITS            ; 9999                          ; Untyped                                                                                 ;
; LOOP_FILTER_C_BITS            ; 9999                          ; Untyped                                                                                 ;
; VCO_POST_SCALE                ; 0                             ; Untyped                                                                                 ;
; CLK2_OUTPUT_FREQUENCY         ; 0                             ; Untyped                                                                                 ;
; CLK1_OUTPUT_FREQUENCY         ; 0                             ; Untyped                                                                                 ;
; CLK0_OUTPUT_FREQUENCY         ; 0                             ; Untyped                                                                                 ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II                    ; Untyped                                                                                 ;
; PORT_CLKENA0                  ; PORT_UNUSED                   ; Untyped                                                                                 ;
; PORT_CLKENA1                  ; PORT_UNUSED                   ; Untyped                                                                                 ;
; PORT_CLKENA2                  ; PORT_UNUSED                   ; Untyped                                                                                 ;
; PORT_CLKENA3                  ; PORT_UNUSED                   ; Untyped                                                                                 ;
; PORT_CLKENA4                  ; PORT_UNUSED                   ; Untyped                                                                                 ;
; PORT_CLKENA5                  ; PORT_UNUSED                   ; Untyped                                                                                 ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY             ; Untyped                                                                                 ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY             ; Untyped                                                                                 ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY             ; Untyped                                                                                 ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY             ; Untyped                                                                                 ;
; PORT_EXTCLK0                  ; PORT_UNUSED                   ; Untyped                                                                                 ;
; PORT_EXTCLK1                  ; PORT_UNUSED                   ; Untyped                                                                                 ;
; PORT_EXTCLK2                  ; PORT_UNUSED                   ; Untyped                                                                                 ;
; PORT_EXTCLK3                  ; PORT_UNUSED                   ; Untyped                                                                                 ;
; PORT_CLKBAD0                  ; PORT_UNUSED                   ; Untyped                                                                                 ;
; PORT_CLKBAD1                  ; PORT_UNUSED                   ; Untyped                                                                                 ;
; PORT_CLK0                     ; PORT_USED                     ; Untyped                                                                                 ;
; PORT_CLK1                     ; PORT_UNUSED                   ; Untyped                                                                                 ;
; PORT_CLK2                     ; PORT_UNUSED                   ; Untyped                                                                                 ;
; PORT_CLK3                     ; PORT_UNUSED                   ; Untyped                                                                                 ;
; PORT_CLK4                     ; PORT_UNUSED                   ; Untyped                                                                                 ;
; PORT_CLK5                     ; PORT_UNUSED                   ; Untyped                                                                                 ;
; PORT_CLK6                     ; PORT_UNUSED                   ; Untyped                                                                                 ;
; PORT_CLK7                     ; PORT_UNUSED                   ; Untyped                                                                                 ;
; PORT_CLK8                     ; PORT_UNUSED                   ; Untyped                                                                                 ;
; PORT_CLK9                     ; PORT_UNUSED                   ; Untyped                                                                                 ;
; PORT_SCANDATA                 ; PORT_UNUSED                   ; Untyped                                                                                 ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                   ; Untyped                                                                                 ;
; PORT_SCANDONE                 ; PORT_UNUSED                   ; Untyped                                                                                 ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY             ; Untyped                                                                                 ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY             ; Untyped                                                                                 ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                   ; Untyped                                                                                 ;
; PORT_CLKLOSS                  ; PORT_UNUSED                   ; Untyped                                                                                 ;
; PORT_INCLK1                   ; PORT_UNUSED                   ; Untyped                                                                                 ;
; PORT_INCLK0                   ; PORT_USED                     ; Untyped                                                                                 ;
; PORT_FBIN                     ; PORT_UNUSED                   ; Untyped                                                                                 ;
; PORT_PLLENA                   ; PORT_UNUSED                   ; Untyped                                                                                 ;
; PORT_CLKSWITCH                ; PORT_UNUSED                   ; Untyped                                                                                 ;
; PORT_ARESET                   ; PORT_USED                     ; Untyped                                                                                 ;
; PORT_PFDENA                   ; PORT_UNUSED                   ; Untyped                                                                                 ;
; PORT_SCANCLK                  ; PORT_UNUSED                   ; Untyped                                                                                 ;
; PORT_SCANACLR                 ; PORT_UNUSED                   ; Untyped                                                                                 ;
; PORT_SCANREAD                 ; PORT_UNUSED                   ; Untyped                                                                                 ;
; PORT_SCANWRITE                ; PORT_UNUSED                   ; Untyped                                                                                 ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY             ; Untyped                                                                                 ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY             ; Untyped                                                                                 ;
; PORT_LOCKED                   ; PORT_USED                     ; Untyped                                                                                 ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                   ; Untyped                                                                                 ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY             ; Untyped                                                                                 ;
; PORT_PHASEDONE                ; PORT_UNUSED                   ; Untyped                                                                                 ;
; PORT_PHASESTEP                ; PORT_UNUSED                   ; Untyped                                                                                 ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                   ; Untyped                                                                                 ;
; PORT_SCANCLKENA               ; PORT_UNUSED                   ; Untyped                                                                                 ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                   ; Untyped                                                                                 ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY             ; Untyped                                                                                 ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY             ; Untyped                                                                                 ;
; M_TEST_SOURCE                 ; 5                             ; Untyped                                                                                 ;
; C0_TEST_SOURCE                ; 5                             ; Untyped                                                                                 ;
; C1_TEST_SOURCE                ; 5                             ; Untyped                                                                                 ;
; C2_TEST_SOURCE                ; 5                             ; Untyped                                                                                 ;
; C3_TEST_SOURCE                ; 5                             ; Untyped                                                                                 ;
; C4_TEST_SOURCE                ; 5                             ; Untyped                                                                                 ;
; C5_TEST_SOURCE                ; 5                             ; Untyped                                                                                 ;
; C6_TEST_SOURCE                ; 5                             ; Untyped                                                                                 ;
; C7_TEST_SOURCE                ; 5                             ; Untyped                                                                                 ;
; C8_TEST_SOURCE                ; 5                             ; Untyped                                                                                 ;
; C9_TEST_SOURCE                ; 5                             ; Untyped                                                                                 ;
; CBXI_PARAMETER                ; Audio_Clock_altpll            ; Untyped                                                                                 ;
; VCO_FREQUENCY_CONTROL         ; AUTO                          ; Untyped                                                                                 ;
; VCO_PHASE_SHIFT_STEP          ; 0                             ; Untyped                                                                                 ;
; WIDTH_CLOCK                   ; 6                             ; Untyped                                                                                 ;
; WIDTH_PHASECOUNTERSELECT      ; 4                             ; Untyped                                                                                 ;
; USING_FBMIMICBIDIR_PORT       ; OFF                           ; Untyped                                                                                 ;
; DEVICE_FAMILY                 ; Cyclone V                     ; Untyped                                                                                 ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                        ; Untyped                                                                                 ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                           ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS             ; ON                            ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS          ; OFF                           ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS           ; ON                            ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS        ; OFF                           ; IGNORE_CASCADE                                                                          ;
+-------------------------------+-------------------------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_Audio_Example:a0|avconf:avc ;
+-----------------+-----------+----------------------------------------------------+
; Parameter Name  ; Value     ; Type                                               ;
+-----------------+-----------+----------------------------------------------------+
; USE_MIC_INPUT   ; 1         ; Signed Integer                                     ;
; AUD_LINE_IN_LC  ; 000011000 ; Unsigned Binary                                    ;
; AUD_LINE_IN_RC  ; 000011000 ; Unsigned Binary                                    ;
; AUD_LINE_OUT_LC ; 001110111 ; Unsigned Binary                                    ;
; AUD_LINE_OUT_RC ; 001110111 ; Unsigned Binary                                    ;
; AUD_ADC_PATH    ; 000010001 ; Unsigned Binary                                    ;
; AUD_DAC_PATH    ; 000000110 ; Unsigned Binary                                    ;
; AUD_POWER       ; 000000000 ; Unsigned Binary                                    ;
; AUD_DATA_FORMAT ; 001001101 ; Unsigned Binary                                    ;
; AUD_SAMPLE_CTRL ; 000000000 ; Unsigned Binary                                    ;
; AUD_SET_ACTIVE  ; 000000001 ; Unsigned Binary                                    ;
; CLK_Freq        ; 50000000  ; Signed Integer                                     ;
; I2C_Freq        ; 20000     ; Signed Integer                                     ;
; LUT_SIZE        ; 50        ; Signed Integer                                     ;
; SET_LIN_L       ; 0         ; Signed Integer                                     ;
; SET_LIN_R       ; 1         ; Signed Integer                                     ;
; SET_HEAD_L      ; 2         ; Signed Integer                                     ;
; SET_HEAD_R      ; 3         ; Signed Integer                                     ;
; A_PATH_CTRL     ; 4         ; Signed Integer                                     ;
; D_PATH_CTRL     ; 5         ; Signed Integer                                     ;
; POWER_ON        ; 6         ; Signed Integer                                     ;
; SET_FORMAT      ; 7         ; Signed Integer                                     ;
; SAMPLE_CTRL     ; 8         ; Signed Integer                                     ;
; SET_ACTIVE      ; 9         ; Signed Integer                                     ;
; SET_VIDEO       ; 10        ; Signed Integer                                     ;
+-----------------+-----------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PS2_Controller:ps2 ;
+------------------+-------+--------------------------------------+
; Parameter Name   ; Value ; Type                                 ;
+------------------+-------+--------------------------------------+
; INITIALIZE_MOUSE ; 0     ; Signed Integer                       ;
+------------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PS2_Controller:ps2|Altera_UP_PS2_Command_Out:PS2_Command_Out ;
+------------------------------------+----------------------+-----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                          ;
+------------------------------------+----------------------+-----------------------------------------------+
; CLOCK_CYCLES_FOR_101US             ; 5050                 ; Signed Integer                                ;
; NUMBER_OF_BITS_FOR_101US           ; 13                   ; Signed Integer                                ;
; COUNTER_INCREMENT_FOR_101US        ; 0000000000001        ; Unsigned Binary                               ;
; CLOCK_CYCLES_FOR_15MS              ; 750000               ; Signed Integer                                ;
; NUMBER_OF_BITS_FOR_15MS            ; 20                   ; Signed Integer                                ;
; COUNTER_INCREMENT_FOR_15MS         ; 00000000000000000001 ; Unsigned Binary                               ;
; CLOCK_CYCLES_FOR_2MS               ; 100000               ; Signed Integer                                ;
; NUMBER_OF_BITS_FOR_2MS             ; 17                   ; Signed Integer                                ;
; COUNTER_INCREMENT_FOR_2MS          ; 00000000000000001    ; Unsigned Binary                               ;
; PS2_STATE_0_IDLE                   ; 000                  ; Unsigned Binary                               ;
; PS2_STATE_1_INITIATE_COMMUNICATION ; 001                  ; Unsigned Binary                               ;
; PS2_STATE_2_WAIT_FOR_CLOCK         ; 010                  ; Unsigned Binary                               ;
; PS2_STATE_3_TRANSMIT_DATA          ; 011                  ; Unsigned Binary                               ;
; PS2_STATE_4_TRANSMIT_STOP_BIT      ; 100                  ; Unsigned Binary                               ;
; PS2_STATE_5_RECEIVE_ACK_BIT        ; 101                  ; Unsigned Binary                               ;
; PS2_STATE_6_COMMAND_WAS_SENT       ; 110                  ; Unsigned Binary                               ;
; PS2_STATE_7_TRANSMISSION_ERROR     ; 111                  ; Unsigned Binary                               ;
+------------------------------------+----------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA ;
+-------------------------+---------------+--------------------+
; Parameter Name          ; Value         ; Type               ;
+-------------------------+---------------+--------------------+
; BITS_PER_COLOUR_CHANNEL ; 3             ; Signed Integer     ;
; MONOCHROME              ; FALSE         ; String             ;
; RESOLUTION              ; 160x120       ; String             ;
; BACKGROUND_IMAGE        ; main_menu.mif ; String             ;
+-------------------------+---------------+--------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator ;
+----------------+---------+--------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                           ;
+----------------+---------+--------------------------------------------------------------------------------+
; RESOLUTION     ; 160x120 ; String                                                                         ;
+----------------+---------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory ;
+------------------------------------+----------------------+-------------------------+
; Parameter Name                     ; Value                ; Type                    ;
+------------------------------------+----------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                 ;
; WIDTH_A                            ; 9                    ; Signed Integer          ;
; WIDTHAD_A                          ; 15                   ; Signed Integer          ;
; NUMWORDS_A                         ; 19200                ; Signed Integer          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WIDTH_B                            ; 9                    ; Signed Integer          ;
; WIDTHAD_B                          ; 15                   ; Signed Integer          ;
; NUMWORDS_B                         ; 19200                ; Signed Integer          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                 ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; INIT_FILE                          ; main_menu.mif        ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_ukm1      ; Untyped                 ;
+------------------------------------+----------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
+-------------------------------+-------------------+------------------------------------------------+
; Parameter Name                ; Value             ; Type                                           ;
+-------------------------------+-------------------+------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                        ;
; PLL_TYPE                      ; FAST              ; Untyped                                        ;
; LPM_HINT                      ; UNUSED            ; Untyped                                        ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                        ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                        ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                        ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                        ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                 ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                        ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                        ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                        ;
; LOCK_HIGH                     ; 1                 ; Untyped                                        ;
; LOCK_LOW                      ; 1                 ; Untyped                                        ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                        ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                        ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                        ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                        ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                        ;
; SKIP_VCO                      ; OFF               ; Untyped                                        ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                        ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                        ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                        ;
; BANDWIDTH                     ; 0                 ; Untyped                                        ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                        ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                        ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                        ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                        ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                        ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                 ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                                 ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                 ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                        ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                        ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                        ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                        ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                        ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; VCO_MIN                       ; 0                 ; Untyped                                        ;
; VCO_MAX                       ; 0                 ; Untyped                                        ;
; VCO_CENTER                    ; 0                 ; Untyped                                        ;
; PFD_MIN                       ; 0                 ; Untyped                                        ;
; PFD_MAX                       ; 0                 ; Untyped                                        ;
; M_INITIAL                     ; 0                 ; Untyped                                        ;
; M                             ; 0                 ; Untyped                                        ;
; N                             ; 1                 ; Untyped                                        ;
; M2                            ; 1                 ; Untyped                                        ;
; N2                            ; 1                 ; Untyped                                        ;
; SS                            ; 1                 ; Untyped                                        ;
; C0_HIGH                       ; 0                 ; Untyped                                        ;
; C1_HIGH                       ; 0                 ; Untyped                                        ;
; C2_HIGH                       ; 0                 ; Untyped                                        ;
; C3_HIGH                       ; 0                 ; Untyped                                        ;
; C4_HIGH                       ; 0                 ; Untyped                                        ;
; C5_HIGH                       ; 0                 ; Untyped                                        ;
; C6_HIGH                       ; 0                 ; Untyped                                        ;
; C7_HIGH                       ; 0                 ; Untyped                                        ;
; C8_HIGH                       ; 0                 ; Untyped                                        ;
; C9_HIGH                       ; 0                 ; Untyped                                        ;
; C0_LOW                        ; 0                 ; Untyped                                        ;
; C1_LOW                        ; 0                 ; Untyped                                        ;
; C2_LOW                        ; 0                 ; Untyped                                        ;
; C3_LOW                        ; 0                 ; Untyped                                        ;
; C4_LOW                        ; 0                 ; Untyped                                        ;
; C5_LOW                        ; 0                 ; Untyped                                        ;
; C6_LOW                        ; 0                 ; Untyped                                        ;
; C7_LOW                        ; 0                 ; Untyped                                        ;
; C8_LOW                        ; 0                 ; Untyped                                        ;
; C9_LOW                        ; 0                 ; Untyped                                        ;
; C0_INITIAL                    ; 0                 ; Untyped                                        ;
; C1_INITIAL                    ; 0                 ; Untyped                                        ;
; C2_INITIAL                    ; 0                 ; Untyped                                        ;
; C3_INITIAL                    ; 0                 ; Untyped                                        ;
; C4_INITIAL                    ; 0                 ; Untyped                                        ;
; C5_INITIAL                    ; 0                 ; Untyped                                        ;
; C6_INITIAL                    ; 0                 ; Untyped                                        ;
; C7_INITIAL                    ; 0                 ; Untyped                                        ;
; C8_INITIAL                    ; 0                 ; Untyped                                        ;
; C9_INITIAL                    ; 0                 ; Untyped                                        ;
; C0_MODE                       ; BYPASS            ; Untyped                                        ;
; C1_MODE                       ; BYPASS            ; Untyped                                        ;
; C2_MODE                       ; BYPASS            ; Untyped                                        ;
; C3_MODE                       ; BYPASS            ; Untyped                                        ;
; C4_MODE                       ; BYPASS            ; Untyped                                        ;
; C5_MODE                       ; BYPASS            ; Untyped                                        ;
; C6_MODE                       ; BYPASS            ; Untyped                                        ;
; C7_MODE                       ; BYPASS            ; Untyped                                        ;
; C8_MODE                       ; BYPASS            ; Untyped                                        ;
; C9_MODE                       ; BYPASS            ; Untyped                                        ;
; C0_PH                         ; 0                 ; Untyped                                        ;
; C1_PH                         ; 0                 ; Untyped                                        ;
; C2_PH                         ; 0                 ; Untyped                                        ;
; C3_PH                         ; 0                 ; Untyped                                        ;
; C4_PH                         ; 0                 ; Untyped                                        ;
; C5_PH                         ; 0                 ; Untyped                                        ;
; C6_PH                         ; 0                 ; Untyped                                        ;
; C7_PH                         ; 0                 ; Untyped                                        ;
; C8_PH                         ; 0                 ; Untyped                                        ;
; C9_PH                         ; 0                 ; Untyped                                        ;
; L0_HIGH                       ; 1                 ; Untyped                                        ;
; L1_HIGH                       ; 1                 ; Untyped                                        ;
; G0_HIGH                       ; 1                 ; Untyped                                        ;
; G1_HIGH                       ; 1                 ; Untyped                                        ;
; G2_HIGH                       ; 1                 ; Untyped                                        ;
; G3_HIGH                       ; 1                 ; Untyped                                        ;
; E0_HIGH                       ; 1                 ; Untyped                                        ;
; E1_HIGH                       ; 1                 ; Untyped                                        ;
; E2_HIGH                       ; 1                 ; Untyped                                        ;
; E3_HIGH                       ; 1                 ; Untyped                                        ;
; L0_LOW                        ; 1                 ; Untyped                                        ;
; L1_LOW                        ; 1                 ; Untyped                                        ;
; G0_LOW                        ; 1                 ; Untyped                                        ;
; G1_LOW                        ; 1                 ; Untyped                                        ;
; G2_LOW                        ; 1                 ; Untyped                                        ;
; G3_LOW                        ; 1                 ; Untyped                                        ;
; E0_LOW                        ; 1                 ; Untyped                                        ;
; E1_LOW                        ; 1                 ; Untyped                                        ;
; E2_LOW                        ; 1                 ; Untyped                                        ;
; E3_LOW                        ; 1                 ; Untyped                                        ;
; L0_INITIAL                    ; 1                 ; Untyped                                        ;
; L1_INITIAL                    ; 1                 ; Untyped                                        ;
; G0_INITIAL                    ; 1                 ; Untyped                                        ;
; G1_INITIAL                    ; 1                 ; Untyped                                        ;
; G2_INITIAL                    ; 1                 ; Untyped                                        ;
; G3_INITIAL                    ; 1                 ; Untyped                                        ;
; E0_INITIAL                    ; 1                 ; Untyped                                        ;
; E1_INITIAL                    ; 1                 ; Untyped                                        ;
; E2_INITIAL                    ; 1                 ; Untyped                                        ;
; E3_INITIAL                    ; 1                 ; Untyped                                        ;
; L0_MODE                       ; BYPASS            ; Untyped                                        ;
; L1_MODE                       ; BYPASS            ; Untyped                                        ;
; G0_MODE                       ; BYPASS            ; Untyped                                        ;
; G1_MODE                       ; BYPASS            ; Untyped                                        ;
; G2_MODE                       ; BYPASS            ; Untyped                                        ;
; G3_MODE                       ; BYPASS            ; Untyped                                        ;
; E0_MODE                       ; BYPASS            ; Untyped                                        ;
; E1_MODE                       ; BYPASS            ; Untyped                                        ;
; E2_MODE                       ; BYPASS            ; Untyped                                        ;
; E3_MODE                       ; BYPASS            ; Untyped                                        ;
; L0_PH                         ; 0                 ; Untyped                                        ;
; L1_PH                         ; 0                 ; Untyped                                        ;
; G0_PH                         ; 0                 ; Untyped                                        ;
; G1_PH                         ; 0                 ; Untyped                                        ;
; G2_PH                         ; 0                 ; Untyped                                        ;
; G3_PH                         ; 0                 ; Untyped                                        ;
; E0_PH                         ; 0                 ; Untyped                                        ;
; E1_PH                         ; 0                 ; Untyped                                        ;
; E2_PH                         ; 0                 ; Untyped                                        ;
; E3_PH                         ; 0                 ; Untyped                                        ;
; M_PH                          ; 0                 ; Untyped                                        ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; CLK0_COUNTER                  ; G0                ; Untyped                                        ;
; CLK1_COUNTER                  ; G0                ; Untyped                                        ;
; CLK2_COUNTER                  ; G0                ; Untyped                                        ;
; CLK3_COUNTER                  ; G0                ; Untyped                                        ;
; CLK4_COUNTER                  ; G0                ; Untyped                                        ;
; CLK5_COUNTER                  ; G0                ; Untyped                                        ;
; CLK6_COUNTER                  ; E0                ; Untyped                                        ;
; CLK7_COUNTER                  ; E1                ; Untyped                                        ;
; CLK8_COUNTER                  ; E2                ; Untyped                                        ;
; CLK9_COUNTER                  ; E3                ; Untyped                                        ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                        ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                        ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                        ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                        ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                        ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                        ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                        ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                        ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                        ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                        ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                        ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                        ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                        ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                        ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK0                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK1                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK3                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK4                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK5                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_SCANDATA                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDATAOUT              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK1                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_LOCKED                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                        ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                        ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; CBXI_PARAMETER                ; altpll_80u        ; Untyped                                        ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                        ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                        ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                        ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                        ;
; DEVICE_FAMILY                 ; Cyclone V         ; Untyped                                        ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                        ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                        ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                 ;
+-------------------------------+-------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller ;
+-------------------------+------------+-------------------------------------------------+
; Parameter Name          ; Value      ; Type                                            ;
+-------------------------+------------+-------------------------------------------------+
; BITS_PER_COLOUR_CHANNEL ; 3          ; Signed Integer                                  ;
; MONOCHROME              ; FALSE      ; String                                          ;
; RESOLUTION              ; 160x120    ; String                                          ;
; C_VERT_NUM_PIXELS       ; 0111100000 ; Unsigned Binary                                 ;
; C_VERT_SYNC_START       ; 0111101101 ; Unsigned Binary                                 ;
; C_VERT_SYNC_END         ; 0111101110 ; Unsigned Binary                                 ;
; C_VERT_TOTAL_COUNT      ; 1000001101 ; Unsigned Binary                                 ;
; C_HORZ_NUM_PIXELS       ; 1010000000 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_START       ; 1010010011 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_END         ; 1011110010 ; Unsigned Binary                                 ;
; C_HORZ_TOTAL_COUNT      ; 1100100000 ; Unsigned Binary                                 ;
+-------------------------+------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                                                     ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; RESOLUTION     ; 160x120 ; String                                                                                                   ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:d0|ram_background:b|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                          ;
+------------------------------------+----------------------+-----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                       ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                       ;
; WIDTH_A                            ; 9                    ; Signed Integer                                ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                ;
; NUMWORDS_A                         ; 19200                ; Signed Integer                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WIDTH_B                            ; 1                    ; Untyped                                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; INIT_FILE                          ; background.mif       ; Untyped                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                       ;
; CBXI_PARAMETER                     ; altsyncram_3vo1      ; Untyped                                       ;
+------------------------------------+----------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:d0|ram_sprite:s|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------+
; Parameter Name                     ; Value                ; Type                                      ;
+------------------------------------+----------------------+-------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                   ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                   ;
; WIDTH_A                            ; 9                    ; Signed Integer                            ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                            ;
; NUMWORDS_A                         ; 100                  ; Signed Integer                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WIDTH_B                            ; 1                    ; Untyped                                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; INIT_FILE                          ; ../ghost.mif         ; Untyped                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                   ;
; CBXI_PARAMETER                     ; altsyncram_peo1      ; Untyped                                   ;
+------------------------------------+----------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:d0|ram_sprite_2:s2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                         ;
+------------------------------------+----------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                      ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                      ;
; WIDTH_A                            ; 9                    ; Signed Integer                               ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                               ;
; NUMWORDS_A                         ; 100                  ; Signed Integer                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WIDTH_B                            ; 1                    ; Untyped                                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; INIT_FILE                          ; ghost2.mif           ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                      ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_0co1      ; Untyped                                      ;
+------------------------------------+----------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:d0|ram_spirit:s3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------+
; Parameter Name                     ; Value                ; Type                                       ;
+------------------------------------+----------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                    ;
; WIDTH_A                            ; 9                    ; Signed Integer                             ;
; WIDTHAD_A                          ; 4                    ; Signed Integer                             ;
; NUMWORDS_A                         ; 9                    ; Signed Integer                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; INIT_FILE                          ; ../spirit.mif        ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_kfo1      ; Untyped                                    ;
+------------------------------------+----------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod2 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_72m ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div2 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_4am ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_72m ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_4am ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod1 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_72m ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div1 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_4am ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                                                                   ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                                             ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 4                                                                                                                                                                                 ;
; Entity Instance            ; DE1_SoC_Audio_Example:a0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                      ;
;     -- lpm_width           ; 32                                                                                                                                                                                ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                                               ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                                                ;
;     -- USE_EAB             ; ON                                                                                                                                                                                ;
; Entity Instance            ; DE1_SoC_Audio_Example:a0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                      ;
;     -- lpm_width           ; 32                                                                                                                                                                                ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                                               ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                                                ;
;     -- USE_EAB             ; ON                                                                                                                                                                                ;
; Entity Instance            ; DE1_SoC_Audio_Example:a0|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO   ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                      ;
;     -- lpm_width           ; 32                                                                                                                                                                                ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                                               ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                                                ;
;     -- USE_EAB             ; ON                                                                                                                                                                                ;
; Entity Instance            ; DE1_SoC_Audio_Example:a0|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                      ;
;     -- lpm_width           ; 32                                                                                                                                                                                ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                                               ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                                                ;
;     -- USE_EAB             ; ON                                                                                                                                                                                ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                                                               ;
+-------------------------------+------------------------------------------------------------------------------------------------------------+
; Name                          ; Value                                                                                                      ;
+-------------------------------+------------------------------------------------------------------------------------------------------------+
; Number of entity instances    ; 2                                                                                                          ;
; Entity Instance               ; DE1_SoC_Audio_Example:a0|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                                                                     ;
;     -- PLL_TYPE               ; AUTO                                                                                                       ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                                                     ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                                                      ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                                          ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                                          ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                                          ;
; Entity Instance               ; vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component                                                      ;
;     -- OPERATION_MODE         ; NORMAL                                                                                                     ;
;     -- PLL_TYPE               ; FAST                                                                                                       ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                                                     ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                                                      ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                                          ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                                          ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                                          ;
+-------------------------------+------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                         ;
+-------------------------------------------+--------------------------------------------------------------+
; Name                                      ; Value                                                        ;
+-------------------------------------------+--------------------------------------------------------------+
; Number of entity instances                ; 5                                                            ;
; Entity Instance                           ; vga_adapter:VGA|altsyncram:VideoMemory                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                    ;
;     -- WIDTH_A                            ; 9                                                            ;
;     -- NUMWORDS_A                         ; 19200                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                 ;
;     -- WIDTH_B                            ; 9                                                            ;
;     -- NUMWORDS_B                         ; 19200                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                       ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                    ;
; Entity Instance                           ; datapath:d0|ram_background:b|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                  ;
;     -- WIDTH_A                            ; 9                                                            ;
;     -- NUMWORDS_A                         ; 19200                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                 ;
;     -- WIDTH_B                            ; 1                                                            ;
;     -- NUMWORDS_B                         ; 1                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                    ;
; Entity Instance                           ; datapath:d0|ram_sprite:s|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                  ;
;     -- WIDTH_A                            ; 9                                                            ;
;     -- NUMWORDS_A                         ; 100                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                 ;
;     -- WIDTH_B                            ; 1                                                            ;
;     -- NUMWORDS_B                         ; 1                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                    ;
; Entity Instance                           ; datapath:d0|ram_sprite_2:s2|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                  ;
;     -- WIDTH_A                            ; 9                                                            ;
;     -- NUMWORDS_A                         ; 100                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                 ;
;     -- WIDTH_B                            ; 1                                                            ;
;     -- NUMWORDS_B                         ; 1                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                    ;
; Entity Instance                           ; datapath:d0|ram_spirit:s3|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                  ;
;     -- WIDTH_A                            ; 9                                                            ;
;     -- NUMWORDS_A                         ; 9                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                 ;
;     -- WIDTH_B                            ; 1                                                            ;
;     -- NUMWORDS_B                         ; 1                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                    ;
+-------------------------------------------+--------------------------------------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "control:c0|rate_divider:u4Hz" ;
+--------------+-------+----------+------------------------+
; Port         ; Type  ; Severity ; Details                ;
+--------------+-------+----------+------------------------+
; enable       ; Input ; Info     ; Stuck at VCC           ;
; load[9..5]   ; Input ; Info     ; Stuck at VCC           ;
; load[25..19] ; Input ; Info     ; Stuck at GND           ;
; load[17..16] ; Input ; Info     ; Stuck at GND           ;
; load[14..13] ; Input ; Info     ; Stuck at GND           ;
; load[11..10] ; Input ; Info     ; Stuck at GND           ;
; load[4..0]   ; Input ; Info     ; Stuck at GND           ;
; load[18]     ; Input ; Info     ; Stuck at VCC           ;
; load[15]     ; Input ; Info     ; Stuck at VCC           ;
; load[12]     ; Input ; Info     ; Stuck at VCC           ;
+--------------+-------+----------+------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "control:c0"                                                                                                                                                ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                      ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; erased_spirit_done ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; spirit_erase       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "datapath:d0|rate_divider:u4Hz2" ;
+--------------+-------+----------+--------------------------+
; Port         ; Type  ; Severity ; Details                  ;
+--------------+-------+----------+--------------------------+
; enable       ; Input ; Info     ; Stuck at VCC             ;
; load[23..19] ; Input ; Info     ; Stuck at VCC             ;
; load[15..12] ; Input ; Info     ; Stuck at VCC             ;
; load[11..8]  ; Input ; Info     ; Stuck at GND             ;
; load[6..0]   ; Input ; Info     ; Stuck at GND             ;
; load[25]     ; Input ; Info     ; Stuck at VCC             ;
; load[24]     ; Input ; Info     ; Stuck at GND             ;
; load[18]     ; Input ; Info     ; Stuck at GND             ;
; load[17]     ; Input ; Info     ; Stuck at VCC             ;
; load[16]     ; Input ; Info     ; Stuck at GND             ;
; load[7]      ; Input ; Info     ; Stuck at VCC             ;
+--------------+-------+----------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:d0|ram_spirit:s3"                                                                                                                                                         ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                          ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data    ; Input ; Info     ; Stuck at GND                                                                                                                                                                     ;
; wren    ; Input ; Info     ; Stuck at GND                                                                                                                                                                     ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:d0|ram_sprite_2:s2"                                                                                                                                                       ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                          ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (7 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data    ; Input ; Info     ; Stuck at GND                                                                                                                                                                     ;
; wren    ; Input ; Info     ; Stuck at GND                                                                                                                                                                     ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:d0|ram_sprite:s"                                                                                                                                                          ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                          ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (7 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data    ; Input ; Info     ; Stuck at GND                                                                                                                                                                     ;
; wren    ; Input ; Info     ; Stuck at GND                                                                                                                                                                     ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "datapath:d0|ram_background:b" ;
+------+-------+----------+--------------------------------+
; Port ; Type  ; Severity ; Details                        ;
+------+-------+----------+--------------------------------+
; data ; Input ; Info     ; Stuck at GND                   ;
; wren ; Input ; Info     ; Stuck at GND                   ;
+------+-------+----------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:d0"                                                                                                                                               ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                      ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; spirit_erase       ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; erased_spirit_done ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; endgame            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "seg7:p4"                                                                                                                                                                               ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; hex_digit ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (4 bits) it drives.  The 28 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "seg7:p3"                                                                                                                                                                               ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; hex_digit ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (4 bits) it drives.  The 28 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "seg7:p2"                                                                                                                                                                               ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; hex_digit ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (4 bits) it drives.  The 28 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "seg7:p1"                                                                                                                                                                               ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; hex_digit ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (4 bits) it drives.  The 28 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "seg7:clk2"                                                                                                                                                                             ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; hex_digit ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (4 bits) it drives.  The 28 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "seg7:clk1"                                                                                                                                                                             ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; hex_digit ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (4 bits) it drives.  The 28 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_adapter:VGA|vga_controller:controller"                                                 ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; VGA_R[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; VGA_G[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; VGA_B[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_adapter:VGA"                                                                                                                                                        ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                                                ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; VGA_R ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (10 bits) it drives.  The 2 most-significant bit(s) in the port expression will be connected to GND. ;
; VGA_G ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (10 bits) it drives.  The 2 most-significant bit(s) in the port expression will be connected to GND. ;
; VGA_B ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (10 bits) it drives.  The 2 most-significant bit(s) in the port expression will be connected to GND. ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PS2_Controller:ps2"                                                                                          ;
+-------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                          ; Type   ; Severity ; Details                                                                             ;
+-------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; command_was_sent              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; error_communication_timed_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; received_data_en              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_Audio_Example:a0|avconf:avc|I2C_Controller:u0"                                                                                             ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; W_R        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; SD_COUNTER ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; SDO        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_Audio_Example:a0|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock" ;
+--------+--------+----------+-----------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                           ;
+--------+--------+----------+-----------------------------------------------------------------------------------+
; areset ; Input  ; Info     ; Explicitly unconnected                                                            ;
; locked ; Output ; Info     ; Explicitly unconnected                                                            ;
+--------+--------+----------+-----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_Audio_Example:a0|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer"     ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                 ; Type   ; Severity ; Details                                                                             ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; left_channel_fifo_write_space[5..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; right_channel_fifo_write_space[5..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_Audio_Example:a0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer" ;
+-----------------------------------+--------+----------+--------------------------------------------------------------------------------------+
; Port                              ; Type   ; Severity ; Details                                                                              ;
+-----------------------------------+--------+----------+--------------------------------------------------------------------------------------+
; left_audio_fifo_read_space[5..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.  ;
; right_audio_fifo_read_space[5..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.  ;
+-----------------------------------+--------+----------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_Audio_Example:a0|Audio_Controller:Audio_Controller" ;
+------------------------+-------+----------+--------------------------------------------+
; Port                   ; Type  ; Severity ; Details                                    ;
+------------------------+-------+----------+--------------------------------------------+
; clear_audio_in_memory  ; Input ; Info     ; Explicitly unconnected                     ;
; clear_audio_out_memory ; Input ; Info     ; Explicitly unconnected                     ;
+------------------------+-------+----------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_Audio_Example:a0"                                                                                                                                                           ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SW       ; Input ; Warning  ; Input port expression (5 bits) is wider than the input port (4 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; SW[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                     ;
; SW[0]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                     ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 679                         ;
;     CLR               ; 39                          ;
;     CLR SCLR          ; 58                          ;
;     ENA               ; 81                          ;
;     ENA CLR           ; 4                           ;
;     ENA CLR SCLR      ; 10                          ;
;     ENA SCLR          ; 301                         ;
;     ENA SLD           ; 9                           ;
;     SCLR              ; 66                          ;
;     SCLR SLD          ; 10                          ;
;     plain             ; 101                         ;
; arriav_io_obuf        ; 6                           ;
; arriav_lcell_comb     ; 1466                        ;
;     arith             ; 597                         ;
;         0 data inputs ; 40                          ;
;         1 data inputs ; 343                         ;
;         2 data inputs ; 91                          ;
;         3 data inputs ; 96                          ;
;         4 data inputs ; 19                          ;
;         5 data inputs ; 8                           ;
;     extend            ; 3                           ;
;         7 data inputs ; 3                           ;
;     normal            ; 816                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 28                          ;
;         2 data inputs ; 154                         ;
;         3 data inputs ; 116                         ;
;         4 data inputs ; 122                         ;
;         5 data inputs ; 195                         ;
;         6 data inputs ; 199                         ;
;     shared            ; 50                          ;
;         0 data inputs ; 8                           ;
;         1 data inputs ; 28                          ;
;         2 data inputs ; 12                          ;
;         3 data inputs ; 2                           ;
; boundary_port         ; 102                         ;
; generic_pll           ; 2                           ;
; stratixv_ram_block    ; 209                         ;
;                       ;                             ;
; Max LUT depth         ; 9.50                        ;
; Average LUT depth     ; 3.21                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:10     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition
    Info: Processing started: Fri Nov 23 13:16:31 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off week3 -c top
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file i2c_controller.v
    Info (12023): Found entity 1: I2C_Controller File: W:/Final Project/Week 3/I2C_Controller.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file avconf.v
    Info (12023): Found entity 1: avconf File: W:/Final Project/Week 3/avconf.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file audio_controller.v
    Info (12023): Found entity 1: Audio_Controller File: W:/Final Project/Week 3/Audio_Controller.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file audio_clock.v
    Info (12023): Found entity 1: Audio_Clock File: W:/Final Project/Week 3/Audio_Clock.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_sync_fifo.v
    Info (12023): Found entity 1: Altera_UP_SYNC_FIFO File: W:/Final Project/Week 3/Altera_UP_SYNC_FIFO.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_clock_edge.v
    Info (12023): Found entity 1: Altera_UP_Clock_Edge File: W:/Final Project/Week 3/Altera_UP_Clock_Edge.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_audio_example.v
    Info (12023): Found entity 1: DE1_SoC_Audio_Example File: W:/Final Project/Week 3/DE1_SoC_Audio_Example.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_audio_out_serializer.v
    Info (12023): Found entity 1: Altera_UP_Audio_Out_Serializer File: W:/Final Project/Week 3/Altera_UP_Audio_Out_Serializer.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_audio_in_deserializer.v
    Info (12023): Found entity 1: Altera_UP_Audio_In_Deserializer File: W:/Final Project/Week 3/Altera_UP_Audio_In_Deserializer.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_audio_bit_counter.v
    Info (12023): Found entity 1: Altera_UP_Audio_Bit_Counter File: W:/Final Project/Week 3/Altera_UP_Audio_Bit_Counter.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file vga_pll.v
    Info (12023): Found entity 1: vga_pll File: W:/Final Project/Week 3/vga_pll.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller.v
    Info (12023): Found entity 1: vga_controller File: W:/Final Project/Week 3/vga_controller.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file vga_address_translator.v
    Info (12023): Found entity 1: vga_address_translator File: W:/Final Project/Week 3/vga_address_translator.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter.v
    Info (12023): Found entity 1: vga_adapter File: W:/Final Project/Week 3/vga_adapter.v Line: 78
Warning (10229): Verilog HDL Expression warning at top.v(98): truncated literal to match 8 bits File: W:/Final Project/Week 3/top.v Line: 98
Warning (10229): Verilog HDL Expression warning at top.v(104): truncated literal to match 8 bits File: W:/Final Project/Week 3/top.v Line: 104
Warning (10229): Verilog HDL Expression warning at top.v(110): truncated literal to match 8 bits File: W:/Final Project/Week 3/top.v Line: 110
Warning (10229): Verilog HDL Expression warning at top.v(116): truncated literal to match 8 bits File: W:/Final Project/Week 3/top.v Line: 116
Info (12021): Found 1 design units, including 1 entities, in source file top.v
    Info (12023): Found entity 1: top File: W:/Final Project/Week 3/top.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file seg7.v
    Info (12023): Found entity 1: seg7 File: W:/Final Project/Week 3/seg7.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ps2_controller.v
    Info (12023): Found entity 1: PS2_Controller File: W:/Final Project/Week 3/PS2_Controller.v Line: 9
Info (12021): Found 2 design units, including 2 entities, in source file datapath.v
    Info (12023): Found entity 1: datapath File: W:/Final Project/Week 3/datapath.v Line: 1
    Info (12023): Found entity 2: dice File: W:/Final Project/Week 3/datapath.v Line: 1047
Info (12021): Found 2 design units, including 2 entities, in source file control.v
    Info (12023): Found entity 1: control File: W:/Final Project/Week 3/control.v Line: 1
    Info (12023): Found entity 2: rate_divider File: W:/Final Project/Week 3/control.v Line: 653
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_ps2_data_in.v
    Info (12023): Found entity 1: Altera_UP_PS2_Data_In File: W:/Final Project/Week 3/Altera_UP_PS2_Data_In.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_ps2_command_out.v
    Info (12023): Found entity 1: Altera_UP_PS2_Command_Out File: W:/Final Project/Week 3/Altera_UP_PS2_Command_Out.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file ram_sprite_2.v
    Info (12023): Found entity 1: ram_sprite_2 File: W:/Final Project/Week 3/ram_sprite_2.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ram_sprite.v
    Info (12023): Found entity 1: ram_sprite File: W:/Final Project/Week 3/ram_sprite.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ram_spirit.v
    Info (12023): Found entity 1: ram_spirit File: W:/Final Project/Week 3/ram_spirit.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ram_doublesprite.v
    Info (12023): Found entity 1: ram_doublesprite File: W:/Final Project/Week 3/ram_doublesprite.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ram_background.v
    Info (12023): Found entity 1: ram_background File: W:/Final Project/Week 3/ram_background.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file housefinal.v
    Info (12023): Found entity 1: housefinal File: W:/Final Project/Week 3/housefinal.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file house4.v
    Info (12023): Found entity 1: house4 File: W:/Final Project/Week 3/house4.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file house3.v
    Info (12023): Found entity 1: house3 File: W:/Final Project/Week 3/house3.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file house2.v
    Info (12023): Found entity 1: house2 File: W:/Final Project/Week 3/house2.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file house02.v
    Info (12023): Found entity 1: house02 File: W:/Final Project/Week 3/house02.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file house1.v
    Info (12023): Found entity 1: house1 File: W:/Final Project/Week 3/house1.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file house01.v
    Info (12023): Found entity 1: house01 File: W:/Final Project/Week 3/house01.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file house00.v
    Info (12023): Found entity 1: house00 File: W:/Final Project/Week 3/house00.v Line: 39
Warning (10236): Verilog HDL Implicit Net warning at top.v(67): created implicit net for "key_reset" File: W:/Final Project/Week 3/top.v Line: 67
Info (12127): Elaborating entity "top" for the top level hierarchy
Info (12128): Elaborating entity "DE1_SoC_Audio_Example" for hierarchy "DE1_SoC_Audio_Example:a0" File: W:/Final Project/Week 3/top.v Line: 58
Warning (10230): Verilog HDL assignment warning at DE1_SoC_Audio_Example.v(88): truncated value with size 32 to match size of target (19) File: W:/Final Project/Week 3/DE1_SoC_Audio_Example.v Line: 88
Info (12128): Elaborating entity "Audio_Controller" for hierarchy "DE1_SoC_Audio_Example:a0|Audio_Controller:Audio_Controller" File: W:/Final Project/Week 3/DE1_SoC_Audio_Example.v Line: 140
Info (12128): Elaborating entity "Altera_UP_Clock_Edge" for hierarchy "DE1_SoC_Audio_Example:a0|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:Bit_Clock_Edges" File: W:/Final Project/Week 3/Audio_Controller.v Line: 182
Info (12128): Elaborating entity "Altera_UP_Audio_In_Deserializer" for hierarchy "DE1_SoC_Audio_Example:a0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer" File: W:/Final Project/Week 3/Audio_Controller.v Line: 237
Info (12128): Elaborating entity "Altera_UP_Audio_Bit_Counter" for hierarchy "DE1_SoC_Audio_Example:a0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter" File: W:/Final Project/Week 3/Altera_UP_Audio_In_Deserializer.v Line: 159
Info (12128): Elaborating entity "Altera_UP_SYNC_FIFO" for hierarchy "DE1_SoC_Audio_Example:a0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO" File: W:/Final Project/Week 3/Altera_UP_Audio_In_Deserializer.v Line: 181
Info (12128): Elaborating entity "scfifo" for hierarchy "DE1_SoC_Audio_Example:a0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" File: W:/Final Project/Week 3/Altera_UP_SYNC_FIFO.v Line: 115
Info (12130): Elaborated megafunction instantiation "DE1_SoC_Audio_Example:a0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" File: W:/Final Project/Week 3/Altera_UP_SYNC_FIFO.v Line: 115
Info (12133): Instantiated megafunction "DE1_SoC_Audio_Example:a0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" with the following parameter: File: W:/Final Project/Week 3/Altera_UP_SYNC_FIFO.v Line: 115
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_numwords" = "128"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "7"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_7ba1.tdf
    Info (12023): Found entity 1: scfifo_7ba1 File: W:/Final Project/Week 3/db/scfifo_7ba1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_7ba1" for hierarchy "DE1_SoC_Audio_Example:a0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_q2a1.tdf
    Info (12023): Found entity 1: a_dpfifo_q2a1 File: W:/Final Project/Week 3/db/a_dpfifo_q2a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_q2a1" for hierarchy "DE1_SoC_Audio_Example:a0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo" File: W:/Final Project/Week 3/db/scfifo_7ba1.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_n3i1.tdf
    Info (12023): Found entity 1: altsyncram_n3i1 File: W:/Final Project/Week 3/db/altsyncram_n3i1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_n3i1" for hierarchy "DE1_SoC_Audio_Example:a0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram" File: W:/Final Project/Week 3/db/a_dpfifo_q2a1.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_6l8.tdf
    Info (12023): Found entity 1: cmpr_6l8 File: W:/Final Project/Week 3/db/cmpr_6l8.tdf Line: 22
Info (12128): Elaborating entity "cmpr_6l8" for hierarchy "DE1_SoC_Audio_Example:a0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cmpr_6l8:almost_full_comparer" File: W:/Final Project/Week 3/db/a_dpfifo_q2a1.tdf Line: 54
Info (12128): Elaborating entity "cmpr_6l8" for hierarchy "DE1_SoC_Audio_Example:a0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cmpr_6l8:three_comparison" File: W:/Final Project/Week 3/db/a_dpfifo_q2a1.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_h2b.tdf
    Info (12023): Found entity 1: cntr_h2b File: W:/Final Project/Week 3/db/cntr_h2b.tdf Line: 25
Info (12128): Elaborating entity "cntr_h2b" for hierarchy "DE1_SoC_Audio_Example:a0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb" File: W:/Final Project/Week 3/db/a_dpfifo_q2a1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_u27.tdf
    Info (12023): Found entity 1: cntr_u27 File: W:/Final Project/Week 3/db/cntr_u27.tdf Line: 25
Info (12128): Elaborating entity "cntr_u27" for hierarchy "DE1_SoC_Audio_Example:a0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter" File: W:/Final Project/Week 3/db/a_dpfifo_q2a1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf
    Info (12023): Found entity 1: cntr_i2b File: W:/Final Project/Week 3/db/cntr_i2b.tdf Line: 25
Info (12128): Elaborating entity "cntr_i2b" for hierarchy "DE1_SoC_Audio_Example:a0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr" File: W:/Final Project/Week 3/db/a_dpfifo_q2a1.tdf Line: 58
Info (12128): Elaborating entity "Altera_UP_Audio_Out_Serializer" for hierarchy "DE1_SoC_Audio_Example:a0|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer" File: W:/Final Project/Week 3/Audio_Controller.v Line: 265
Info (12128): Elaborating entity "Audio_Clock" for hierarchy "DE1_SoC_Audio_Example:a0|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock" File: W:/Final Project/Week 3/Audio_Controller.v Line: 277
Info (12128): Elaborating entity "altpll" for hierarchy "DE1_SoC_Audio_Example:a0|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component" File: W:/Final Project/Week 3/Audio_Clock.v Line: 94
Info (12130): Elaborated megafunction instantiation "DE1_SoC_Audio_Example:a0|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component" File: W:/Final Project/Week 3/Audio_Clock.v Line: 94
Info (12133): Instantiated megafunction "DE1_SoC_Audio_Example:a0|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component" with the following parameter: File: W:/Final Project/Week 3/Audio_Clock.v Line: 94
    Info (12134): Parameter "clk0_divide_by" = "4"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "gate_lock_signal" = "NO"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "invalid_lock_multiplier" = "5"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=Audio_Clock"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "valid_lock_multiplier" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/audio_clock_altpll.v
    Info (12023): Found entity 1: Audio_Clock_altpll File: W:/Final Project/Week 3/db/audio_clock_altpll.v Line: 29
Info (12128): Elaborating entity "Audio_Clock_altpll" for hierarchy "DE1_SoC_Audio_Example:a0|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component|Audio_Clock_altpll:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "avconf" for hierarchy "DE1_SoC_Audio_Example:a0|avconf:avc" File: W:/Final Project/Week 3/DE1_SoC_Audio_Example.v Line: 147
Warning (10230): Verilog HDL assignment warning at avconf.v(68): truncated value with size 32 to match size of target (16) File: W:/Final Project/Week 3/avconf.v Line: 68
Warning (10230): Verilog HDL assignment warning at avconf.v(119): truncated value with size 32 to match size of target (6) File: W:/Final Project/Week 3/avconf.v Line: 119
Warning (10230): Verilog HDL assignment warning at avconf.v(137): truncated value with size 32 to match size of target (16) File: W:/Final Project/Week 3/avconf.v Line: 137
Warning (10270): Verilog HDL Case Statement warning at avconf.v(131): incomplete case statement has no default case item File: W:/Final Project/Week 3/avconf.v Line: 131
Info (12128): Elaborating entity "I2C_Controller" for hierarchy "DE1_SoC_Audio_Example:a0|avconf:avc|I2C_Controller:u0" File: W:/Final Project/Week 3/avconf.v Line: 84
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(79): truncated value with size 32 to match size of target (1) File: W:/Final Project/Week 3/I2C_Controller.v Line: 79
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(78): truncated value with size 32 to match size of target (1) File: W:/Final Project/Week 3/I2C_Controller.v Line: 78
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(91): truncated value with size 32 to match size of target (6) File: W:/Final Project/Week 3/I2C_Controller.v Line: 91
Info (12128): Elaborating entity "PS2_Controller" for hierarchy "PS2_Controller:ps2" File: W:/Final Project/Week 3/top.v Line: 80
Info (12128): Elaborating entity "Altera_UP_PS2_Data_In" for hierarchy "PS2_Controller:ps2|Altera_UP_PS2_Data_In:PS2_Data_In" File: W:/Final Project/Week 3/PS2_Controller.v Line: 246
Info (12128): Elaborating entity "Altera_UP_PS2_Command_Out" for hierarchy "PS2_Controller:ps2|Altera_UP_PS2_Command_Out:PS2_Command_Out" File: W:/Final Project/Week 3/PS2_Controller.v Line: 266
Info (12128): Elaborating entity "vga_adapter" for hierarchy "vga_adapter:VGA" File: W:/Final Project/Week 3/top.v Line: 168
Info (12128): Elaborating entity "vga_address_translator" for hierarchy "vga_adapter:VGA|vga_address_translator:user_input_translator" File: W:/Final Project/Week 3/vga_adapter.v Line: 192
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory" File: W:/Final Project/Week 3/vga_adapter.v Line: 213
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|altsyncram:VideoMemory" File: W:/Final Project/Week 3/vga_adapter.v Line: 213
Info (12133): Instantiated megafunction "vga_adapter:VGA|altsyncram:VideoMemory" with the following parameter: File: W:/Final Project/Week 3/vga_adapter.v Line: 213
    Info (12134): Parameter "WIDTH_A" = "9"
    Info (12134): Parameter "WIDTH_B" = "9"
    Info (12134): Parameter "INTENDED_DEVICE_FAMILY" = "Cyclone II"
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTHAD_A" = "15"
    Info (12134): Parameter "NUMWORDS_A" = "19200"
    Info (12134): Parameter "WIDTHAD_B" = "15"
    Info (12134): Parameter "NUMWORDS_B" = "19200"
    Info (12134): Parameter "OUTDATA_REG_B" = "CLOCK1"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_A" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_B" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_OUTPUT_B" = "BYPASS"
    Info (12134): Parameter "POWER_UP_UNINITIALIZED" = "FALSE"
    Info (12134): Parameter "INIT_FILE" = "main_menu.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ukm1.tdf
    Info (12023): Found entity 1: altsyncram_ukm1 File: W:/Final Project/Week 3/db/altsyncram_ukm1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_ukm1" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ukm1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_7la.tdf
    Info (12023): Found entity 1: decode_7la File: W:/Final Project/Week 3/db/decode_7la.tdf Line: 22
Info (12128): Elaborating entity "decode_7la" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ukm1:auto_generated|decode_7la:decode2" File: W:/Final Project/Week 3/db/altsyncram_ukm1.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_01a.tdf
    Info (12023): Found entity 1: decode_01a File: W:/Final Project/Week 3/db/decode_01a.tdf Line: 22
Info (12128): Elaborating entity "decode_01a" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ukm1:auto_generated|decode_01a:rden_decode_b" File: W:/Final Project/Week 3/db/altsyncram_ukm1.tdf Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ofb.tdf
    Info (12023): Found entity 1: mux_ofb File: W:/Final Project/Week 3/db/mux_ofb.tdf Line: 22
Info (12128): Elaborating entity "mux_ofb" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ukm1:auto_generated|mux_ofb:mux3" File: W:/Final Project/Week 3/db/altsyncram_ukm1.tdf Line: 49
Info (12128): Elaborating entity "vga_pll" for hierarchy "vga_adapter:VGA|vga_pll:mypll" File: W:/Final Project/Week 3/vga_adapter.v Line: 231
Info (12128): Elaborating entity "altpll" for hierarchy "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: W:/Final Project/Week 3/vga_pll.v Line: 53
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: W:/Final Project/Week 3/vga_pll.v Line: 53
Info (12133): Instantiated megafunction "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" with the following parameter: File: W:/Final Project/Week 3/vga_pll.v Line: 53
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "primary_clock" = "INCLK0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf
    Info (12023): Found entity 1: altpll_80u File: W:/Final Project/Week 3/db/altpll_80u.tdf Line: 25
Info (12128): Elaborating entity "altpll_80u" for hierarchy "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_adapter:VGA|vga_controller:controller" File: W:/Final Project/Week 3/vga_adapter.v Line: 262
Info (12128): Elaborating entity "seg7" for hierarchy "seg7:clk1" File: W:/Final Project/Week 3/top.v Line: 196
Info (12128): Elaborating entity "datapath" for hierarchy "datapath:d0" File: W:/Final Project/Week 3/top.v Line: 282
Warning (10036): Verilog HDL or VHDL warning at datapath.v(102): object "counter_x_erases" assigned a value but never read File: W:/Final Project/Week 3/datapath.v Line: 102
Warning (10036): Verilog HDL or VHDL warning at datapath.v(103): object "counter_y_erases" assigned a value but never read File: W:/Final Project/Week 3/datapath.v Line: 103
Warning (10036): Verilog HDL or VHDL warning at datapath.v(107): object "xseinit" assigned a value but never read File: W:/Final Project/Week 3/datapath.v Line: 107
Warning (10036): Verilog HDL or VHDL warning at datapath.v(108): object "yseinit" assigned a value but never read File: W:/Final Project/Week 3/datapath.v Line: 108
Warning (10230): Verilog HDL assignment warning at datapath.v(234): truncated value with size 32 to match size of target (1) File: W:/Final Project/Week 3/datapath.v Line: 234
Warning (10230): Verilog HDL assignment warning at datapath.v(245): truncated value with size 32 to match size of target (7) File: W:/Final Project/Week 3/datapath.v Line: 245
Warning (10230): Verilog HDL assignment warning at datapath.v(667): truncated value with size 32 to match size of target (8) File: W:/Final Project/Week 3/datapath.v Line: 667
Warning (10230): Verilog HDL assignment warning at datapath.v(670): truncated value with size 32 to match size of target (8) File: W:/Final Project/Week 3/datapath.v Line: 670
Warning (10230): Verilog HDL assignment warning at datapath.v(674): truncated value with size 32 to match size of target (7) File: W:/Final Project/Week 3/datapath.v Line: 674
Warning (10230): Verilog HDL assignment warning at datapath.v(692): truncated value with size 9 to match size of target (8) File: W:/Final Project/Week 3/datapath.v Line: 692
Warning (10230): Verilog HDL assignment warning at datapath.v(693): truncated value with size 8 to match size of target (7) File: W:/Final Project/Week 3/datapath.v Line: 693
Warning (10230): Verilog HDL assignment warning at datapath.v(712): truncated value with size 32 to match size of target (8) File: W:/Final Project/Week 3/datapath.v Line: 712
Warning (10230): Verilog HDL assignment warning at datapath.v(715): truncated value with size 32 to match size of target (8) File: W:/Final Project/Week 3/datapath.v Line: 715
Warning (10230): Verilog HDL assignment warning at datapath.v(719): truncated value with size 32 to match size of target (7) File: W:/Final Project/Week 3/datapath.v Line: 719
Warning (10230): Verilog HDL assignment warning at datapath.v(736): truncated value with size 9 to match size of target (8) File: W:/Final Project/Week 3/datapath.v Line: 736
Warning (10230): Verilog HDL assignment warning at datapath.v(737): truncated value with size 8 to match size of target (7) File: W:/Final Project/Week 3/datapath.v Line: 737
Warning (10230): Verilog HDL assignment warning at datapath.v(750): truncated value with size 32 to match size of target (7) File: W:/Final Project/Week 3/datapath.v Line: 750
Warning (10230): Verilog HDL assignment warning at datapath.v(754): truncated value with size 32 to match size of target (7) File: W:/Final Project/Week 3/datapath.v Line: 754
Warning (10230): Verilog HDL assignment warning at datapath.v(767): truncated value with size 32 to match size of target (8) File: W:/Final Project/Week 3/datapath.v Line: 767
Warning (10230): Verilog HDL assignment warning at datapath.v(771): truncated value with size 32 to match size of target (7) File: W:/Final Project/Week 3/datapath.v Line: 771
Warning (10230): Verilog HDL assignment warning at datapath.v(803): truncated value with size 32 to match size of target (8) File: W:/Final Project/Week 3/datapath.v Line: 803
Warning (10230): Verilog HDL assignment warning at datapath.v(806): truncated value with size 32 to match size of target (8) File: W:/Final Project/Week 3/datapath.v Line: 806
Warning (10230): Verilog HDL assignment warning at datapath.v(810): truncated value with size 32 to match size of target (7) File: W:/Final Project/Week 3/datapath.v Line: 810
Warning (10230): Verilog HDL assignment warning at datapath.v(831): truncated value with size 9 to match size of target (8) File: W:/Final Project/Week 3/datapath.v Line: 831
Warning (10230): Verilog HDL assignment warning at datapath.v(832): truncated value with size 8 to match size of target (7) File: W:/Final Project/Week 3/datapath.v Line: 832
Warning (10230): Verilog HDL assignment warning at datapath.v(852): truncated value with size 32 to match size of target (15) File: W:/Final Project/Week 3/datapath.v Line: 852
Warning (10230): Verilog HDL assignment warning at datapath.v(855): truncated value with size 32 to match size of target (8) File: W:/Final Project/Week 3/datapath.v Line: 855
Warning (10230): Verilog HDL assignment warning at datapath.v(859): truncated value with size 32 to match size of target (7) File: W:/Final Project/Week 3/datapath.v Line: 859
Warning (10230): Verilog HDL assignment warning at datapath.v(893): truncated value with size 32 to match size of target (9) File: W:/Final Project/Week 3/datapath.v Line: 893
Warning (10230): Verilog HDL assignment warning at datapath.v(894): truncated value with size 9 to match size of target (8) File: W:/Final Project/Week 3/datapath.v Line: 894
Warning (10230): Verilog HDL assignment warning at datapath.v(913): truncated value with size 32 to match size of target (9) File: W:/Final Project/Week 3/datapath.v Line: 913
Warning (10230): Verilog HDL assignment warning at datapath.v(914): truncated value with size 9 to match size of target (8) File: W:/Final Project/Week 3/datapath.v Line: 914
Warning (10230): Verilog HDL assignment warning at datapath.v(933): truncated value with size 32 to match size of target (8) File: W:/Final Project/Week 3/datapath.v Line: 933
Warning (10230): Verilog HDL assignment warning at datapath.v(934): truncated value with size 8 to match size of target (7) File: W:/Final Project/Week 3/datapath.v Line: 934
Warning (10230): Verilog HDL assignment warning at datapath.v(953): truncated value with size 32 to match size of target (8) File: W:/Final Project/Week 3/datapath.v Line: 953
Warning (10230): Verilog HDL assignment warning at datapath.v(954): truncated value with size 8 to match size of target (7) File: W:/Final Project/Week 3/datapath.v Line: 954
Warning (10230): Verilog HDL assignment warning at datapath.v(973): truncated value with size 32 to match size of target (9) File: W:/Final Project/Week 3/datapath.v Line: 973
Warning (10230): Verilog HDL assignment warning at datapath.v(974): truncated value with size 9 to match size of target (8) File: W:/Final Project/Week 3/datapath.v Line: 974
Warning (10230): Verilog HDL assignment warning at datapath.v(993): truncated value with size 32 to match size of target (9) File: W:/Final Project/Week 3/datapath.v Line: 993
Warning (10230): Verilog HDL assignment warning at datapath.v(994): truncated value with size 9 to match size of target (8) File: W:/Final Project/Week 3/datapath.v Line: 994
Warning (10230): Verilog HDL assignment warning at datapath.v(1013): truncated value with size 32 to match size of target (8) File: W:/Final Project/Week 3/datapath.v Line: 1013
Warning (10230): Verilog HDL assignment warning at datapath.v(1014): truncated value with size 8 to match size of target (7) File: W:/Final Project/Week 3/datapath.v Line: 1014
Warning (10230): Verilog HDL assignment warning at datapath.v(1033): truncated value with size 32 to match size of target (8) File: W:/Final Project/Week 3/datapath.v Line: 1033
Warning (10230): Verilog HDL assignment warning at datapath.v(1034): truncated value with size 8 to match size of target (7) File: W:/Final Project/Week 3/datapath.v Line: 1034
Warning (10034): Output port "erased_spirit_done" at datapath.v(59) has no driver File: W:/Final Project/Week 3/datapath.v Line: 59
Info (12128): Elaborating entity "ram_background" for hierarchy "datapath:d0|ram_background:b" File: W:/Final Project/Week 3/datapath.v Line: 144
Info (12128): Elaborating entity "altsyncram" for hierarchy "datapath:d0|ram_background:b|altsyncram:altsyncram_component" File: W:/Final Project/Week 3/ram_background.v Line: 85
Info (12130): Elaborated megafunction instantiation "datapath:d0|ram_background:b|altsyncram:altsyncram_component" File: W:/Final Project/Week 3/ram_background.v Line: 85
Info (12133): Instantiated megafunction "datapath:d0|ram_background:b|altsyncram:altsyncram_component" with the following parameter: File: W:/Final Project/Week 3/ram_background.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "background.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "19200"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "9"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3vo1.tdf
    Info (12023): Found entity 1: altsyncram_3vo1 File: W:/Final Project/Week 3/db/altsyncram_3vo1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_3vo1" for hierarchy "datapath:d0|ram_background:b|altsyncram:altsyncram_component|altsyncram_3vo1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "ram_sprite" for hierarchy "datapath:d0|ram_sprite:s" File: W:/Final Project/Week 3/datapath.v Line: 214
Info (12128): Elaborating entity "altsyncram" for hierarchy "datapath:d0|ram_sprite:s|altsyncram:altsyncram_component" File: W:/Final Project/Week 3/ram_sprite.v Line: 85
Info (12130): Elaborated megafunction instantiation "datapath:d0|ram_sprite:s|altsyncram:altsyncram_component" File: W:/Final Project/Week 3/ram_sprite.v Line: 85
Info (12133): Instantiated megafunction "datapath:d0|ram_sprite:s|altsyncram:altsyncram_component" with the following parameter: File: W:/Final Project/Week 3/ram_sprite.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../ghost.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "100"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "width_a" = "9"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_peo1.tdf
    Info (12023): Found entity 1: altsyncram_peo1 File: W:/Final Project/Week 3/db/altsyncram_peo1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_peo1" for hierarchy "datapath:d0|ram_sprite:s|altsyncram:altsyncram_component|altsyncram_peo1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "ram_sprite_2" for hierarchy "datapath:d0|ram_sprite_2:s2" File: W:/Final Project/Week 3/datapath.v Line: 222
Info (12128): Elaborating entity "altsyncram" for hierarchy "datapath:d0|ram_sprite_2:s2|altsyncram:altsyncram_component" File: W:/Final Project/Week 3/ram_sprite_2.v Line: 85
Info (12130): Elaborated megafunction instantiation "datapath:d0|ram_sprite_2:s2|altsyncram:altsyncram_component" File: W:/Final Project/Week 3/ram_sprite_2.v Line: 85
Info (12133): Instantiated megafunction "datapath:d0|ram_sprite_2:s2|altsyncram:altsyncram_component" with the following parameter: File: W:/Final Project/Week 3/ram_sprite_2.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "ghost2.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "100"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "width_a" = "9"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0co1.tdf
    Info (12023): Found entity 1: altsyncram_0co1 File: W:/Final Project/Week 3/db/altsyncram_0co1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_0co1" for hierarchy "datapath:d0|ram_sprite_2:s2|altsyncram:altsyncram_component|altsyncram_0co1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "ram_spirit" for hierarchy "datapath:d0|ram_spirit:s3" File: W:/Final Project/Week 3/datapath.v Line: 230
Info (12128): Elaborating entity "altsyncram" for hierarchy "datapath:d0|ram_spirit:s3|altsyncram:altsyncram_component" File: W:/Final Project/Week 3/ram_spirit.v Line: 85
Info (12130): Elaborated megafunction instantiation "datapath:d0|ram_spirit:s3|altsyncram:altsyncram_component" File: W:/Final Project/Week 3/ram_spirit.v Line: 85
Info (12133): Instantiated megafunction "datapath:d0|ram_spirit:s3|altsyncram:altsyncram_component" with the following parameter: File: W:/Final Project/Week 3/ram_spirit.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../spirit.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "9"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "4"
    Info (12134): Parameter "width_a" = "9"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kfo1.tdf
    Info (12023): Found entity 1: altsyncram_kfo1 File: W:/Final Project/Week 3/db/altsyncram_kfo1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_kfo1" for hierarchy "datapath:d0|ram_spirit:s3|altsyncram:altsyncram_component|altsyncram_kfo1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "rate_divider" for hierarchy "datapath:d0|rate_divider:u4Hz2" File: W:/Final Project/Week 3/datapath.v Line: 242
Warning (10230): Verilog HDL assignment warning at control.v(666): truncated value with size 32 to match size of target (26) File: W:/Final Project/Week 3/control.v Line: 666
Info (12128): Elaborating entity "dice" for hierarchy "datapath:d0|dice:d1" File: W:/Final Project/Week 3/datapath.v Line: 256
Info (12128): Elaborating entity "control" for hierarchy "control:c0" File: W:/Final Project/Week 3/top.v Line: 346
Warning (10230): Verilog HDL assignment warning at control.v(66): truncated value with size 32 to match size of target (1) File: W:/Final Project/Week 3/control.v Line: 66
Warning (10240): Verilog HDL Always Construct warning at control.v(208): inferring latch(es) for variable "next_state", which holds its previous value in one or more paths through the always construct File: W:/Final Project/Week 3/control.v Line: 208
Warning (10270): Verilog HDL Case Statement warning at control.v(542): incomplete case statement has no default case item File: W:/Final Project/Week 3/control.v Line: 542
Info (10264): Verilog HDL Case Statement information at control.v(542): all case item expressions in this case statement are onehot File: W:/Final Project/Week 3/control.v Line: 542
Info (10041): Inferred latch for "next_state.END_GAME" at control.v(208) File: W:/Final Project/Week 3/control.v Line: 208
Info (10041): Inferred latch for "next_state.RAND_SPIRIT" at control.v(208) File: W:/Final Project/Week 3/control.v Line: 208
Info (10041): Inferred latch for "next_state.ERASE_ghost_DOWN2" at control.v(208) File: W:/Final Project/Week 3/control.v Line: 208
Info (10041): Inferred latch for "next_state.ERASE_ghost_UP2" at control.v(208) File: W:/Final Project/Week 3/control.v Line: 208
Info (10041): Inferred latch for "next_state.ERASE_ghost_LEFT2" at control.v(208) File: W:/Final Project/Week 3/control.v Line: 208
Info (10041): Inferred latch for "next_state.ERASE_ghost_RIGHT2" at control.v(208) File: W:/Final Project/Week 3/control.v Line: 208
Info (10041): Inferred latch for "next_state.MOVE_DOWN2" at control.v(208) File: W:/Final Project/Week 3/control.v Line: 208
Info (10041): Inferred latch for "next_state.MOVE_UP2" at control.v(208) File: W:/Final Project/Week 3/control.v Line: 208
Info (10041): Inferred latch for "next_state.MOVE_LEFT2" at control.v(208) File: W:/Final Project/Week 3/control.v Line: 208
Info (10041): Inferred latch for "next_state.MOVE_RIGHT2" at control.v(208) File: W:/Final Project/Week 3/control.v Line: 208
Info (10041): Inferred latch for "next_state.ERASE_ghost_DOWN" at control.v(208) File: W:/Final Project/Week 3/control.v Line: 208
Info (10041): Inferred latch for "next_state.ERASE_ghost_UP" at control.v(208) File: W:/Final Project/Week 3/control.v Line: 208
Info (10041): Inferred latch for "next_state.ERASE_ghost_LEFT" at control.v(208) File: W:/Final Project/Week 3/control.v Line: 208
Info (10041): Inferred latch for "next_state.ERASE_ghost_RIGHT" at control.v(208) File: W:/Final Project/Week 3/control.v Line: 208
Info (10041): Inferred latch for "next_state.MOVE_DOWN" at control.v(208) File: W:/Final Project/Week 3/control.v Line: 208
Info (10041): Inferred latch for "next_state.MOVE_UP" at control.v(208) File: W:/Final Project/Week 3/control.v Line: 208
Info (10041): Inferred latch for "next_state.MOVE_LEFT" at control.v(208) File: W:/Final Project/Week 3/control.v Line: 208
Info (10041): Inferred latch for "next_state.MOVE_RIGHT" at control.v(208) File: W:/Final Project/Week 3/control.v Line: 208
Info (10041): Inferred latch for "next_state.WAIT2" at control.v(208) File: W:/Final Project/Week 3/control.v Line: 208
Info (10041): Inferred latch for "next_state.WAIT" at control.v(208) File: W:/Final Project/Week 3/control.v Line: 208
Info (10041): Inferred latch for "next_state.WAITRD2" at control.v(208) File: W:/Final Project/Week 3/control.v Line: 208
Info (10041): Inferred latch for "next_state.WAITRD" at control.v(208) File: W:/Final Project/Week 3/control.v Line: 208
Info (10041): Inferred latch for "next_state.DRAW_ghost_2" at control.v(208) File: W:/Final Project/Week 3/control.v Line: 208
Info (10041): Inferred latch for "next_state.DRAW_ghost" at control.v(208) File: W:/Final Project/Week 3/control.v Line: 208
Info (10041): Inferred latch for "next_state.ERASE_SPIRIT" at control.v(208) File: W:/Final Project/Week 3/control.v Line: 208
Info (10041): Inferred latch for "next_state.DRAW_SPIRIT" at control.v(208) File: W:/Final Project/Week 3/control.v Line: 208
Info (10041): Inferred latch for "next_state.DRAW_GAME" at control.v(208) File: W:/Final Project/Week 3/control.v Line: 208
Info (10041): Inferred latch for "next_state.MAIN_MENU" at control.v(208) File: W:/Final Project/Week 3/control.v Line: 208
Info (10041): Inferred latch for "next_state.START" at control.v(208) File: W:/Final Project/Week 3/control.v Line: 208
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "DE1_SoC_Audio_Example:a0|avconf:avc|Ram0" is uninferred due to inappropriate RAM size File: W:/Final Project/Week 3/avconf.v Line: 131
Warning (14026): LATCH primitive "control:c0|next_state.MAIN_MENU_663" is permanently enabled File: W:/Final Project/Week 3/control.v Line: 208
Warning (14026): LATCH primitive "control:c0|next_state.DRAW_GAME_655" is permanently enabled File: W:/Final Project/Week 3/control.v Line: 208
Warning (14026): LATCH primitive "control:c0|next_state.DRAW_SPIRIT_647" is permanently enabled File: W:/Final Project/Week 3/control.v Line: 208
Warning (14026): LATCH primitive "control:c0|next_state.ERASE_SPIRIT_639" is permanently enabled File: W:/Final Project/Week 3/control.v Line: 208
Warning (14026): LATCH primitive "control:c0|next_state.DRAW_ghost_631" is permanently enabled File: W:/Final Project/Week 3/control.v Line: 208
Warning (14026): LATCH primitive "control:c0|next_state.DRAW_ghost_2_623" is permanently enabled File: W:/Final Project/Week 3/control.v Line: 208
Warning (14026): LATCH primitive "control:c0|next_state.WAITRD_615" is permanently enabled File: W:/Final Project/Week 3/control.v Line: 208
Warning (14026): LATCH primitive "control:c0|next_state.WAITRD2_607" is permanently enabled File: W:/Final Project/Week 3/control.v Line: 208
Warning (14026): LATCH primitive "control:c0|next_state.WAIT_599" is permanently enabled File: W:/Final Project/Week 3/control.v Line: 208
Warning (14026): LATCH primitive "control:c0|next_state.WAIT2_591" is permanently enabled File: W:/Final Project/Week 3/control.v Line: 208
Warning (14026): LATCH primitive "control:c0|next_state.MOVE_RIGHT_583" is permanently enabled File: W:/Final Project/Week 3/control.v Line: 208
Warning (14026): LATCH primitive "control:c0|next_state.MOVE_LEFT_575" is permanently enabled File: W:/Final Project/Week 3/control.v Line: 208
Warning (14026): LATCH primitive "control:c0|next_state.MOVE_UP_567" is permanently enabled File: W:/Final Project/Week 3/control.v Line: 208
Warning (14026): LATCH primitive "control:c0|next_state.MOVE_DOWN_559" is permanently enabled File: W:/Final Project/Week 3/control.v Line: 208
Warning (14026): LATCH primitive "control:c0|next_state.ERASE_ghost_RIGHT_551" is permanently enabled File: W:/Final Project/Week 3/control.v Line: 208
Warning (14026): LATCH primitive "control:c0|next_state.ERASE_ghost_LEFT_543" is permanently enabled File: W:/Final Project/Week 3/control.v Line: 208
Warning (14026): LATCH primitive "control:c0|next_state.ERASE_ghost_UP_535" is permanently enabled File: W:/Final Project/Week 3/control.v Line: 208
Warning (14026): LATCH primitive "control:c0|next_state.ERASE_ghost_DOWN_527" is permanently enabled File: W:/Final Project/Week 3/control.v Line: 208
Warning (14026): LATCH primitive "control:c0|next_state.MOVE_RIGHT2_519" is permanently enabled File: W:/Final Project/Week 3/control.v Line: 208
Warning (14026): LATCH primitive "control:c0|next_state.MOVE_LEFT2_511" is permanently enabled File: W:/Final Project/Week 3/control.v Line: 208
Warning (14026): LATCH primitive "control:c0|next_state.MOVE_UP2_503" is permanently enabled File: W:/Final Project/Week 3/control.v Line: 208
Warning (14026): LATCH primitive "control:c0|next_state.MOVE_DOWN2_495" is permanently enabled File: W:/Final Project/Week 3/control.v Line: 208
Warning (14026): LATCH primitive "control:c0|next_state.ERASE_ghost_RIGHT2_487" is permanently enabled File: W:/Final Project/Week 3/control.v Line: 208
Warning (14026): LATCH primitive "control:c0|next_state.ERASE_ghost_LEFT2_479" is permanently enabled File: W:/Final Project/Week 3/control.v Line: 208
Warning (14026): LATCH primitive "control:c0|next_state.ERASE_ghost_UP2_471" is permanently enabled File: W:/Final Project/Week 3/control.v Line: 208
Warning (14026): LATCH primitive "control:c0|next_state.ERASE_ghost_DOWN2_463" is permanently enabled File: W:/Final Project/Week 3/control.v Line: 208
Warning (14026): LATCH primitive "control:c0|next_state.RAND_SPIRIT_455" is permanently enabled File: W:/Final Project/Week 3/control.v Line: 208
Info (278001): Inferred 6 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod2" File: W:/Final Project/Week 3/top.v Line: 214
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div2" File: W:/Final Project/Week 3/top.v Line: 219
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod0" File: W:/Final Project/Week 3/top.v Line: 194
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div0" File: W:/Final Project/Week 3/top.v Line: 199
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod1" File: W:/Final Project/Week 3/top.v Line: 204
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div1" File: W:/Final Project/Week 3/top.v Line: 209
Info (12130): Elaborated megafunction instantiation "lpm_divide:Mod2" File: W:/Final Project/Week 3/top.v Line: 214
Info (12133): Instantiated megafunction "lpm_divide:Mod2" with the following parameter: File: W:/Final Project/Week 3/top.v Line: 214
    Info (12134): Parameter "LPM_WIDTHN" = "7"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_72m.tdf
    Info (12023): Found entity 1: lpm_divide_72m File: W:/Final Project/Week 3/db/lpm_divide_72m.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf
    Info (12023): Found entity 1: sign_div_unsign_akh File: W:/Final Project/Week 3/db/sign_div_unsign_akh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_qse.tdf
    Info (12023): Found entity 1: alt_u_div_qse File: W:/Final Project/Week 3/db/alt_u_div_qse.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div2" File: W:/Final Project/Week 3/top.v Line: 219
Info (12133): Instantiated megafunction "lpm_divide:Div2" with the following parameter: File: W:/Final Project/Week 3/top.v Line: 219
    Info (12134): Parameter "LPM_WIDTHN" = "7"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_4am.tdf
    Info (12023): Found entity 1: lpm_divide_4am File: W:/Final Project/Week 3/db/lpm_divide_4am.tdf Line: 24
Warning (12241): 14 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: W:/Final Project/Week 3/control.v Line: 663
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "VGA_SYNC_N" is stuck at VCC File: W:/Final Project/Week 3/top.v Line: 10
    Warning (13410): Pin "VGA_R[8]" is stuck at GND File: W:/Final Project/Week 3/top.v Line: 11
    Warning (13410): Pin "VGA_R[9]" is stuck at GND File: W:/Final Project/Week 3/top.v Line: 11
    Warning (13410): Pin "VGA_G[8]" is stuck at GND File: W:/Final Project/Week 3/top.v Line: 12
    Warning (13410): Pin "VGA_G[9]" is stuck at GND File: W:/Final Project/Week 3/top.v Line: 12
    Warning (13410): Pin "VGA_B[8]" is stuck at GND File: W:/Final Project/Week 3/top.v Line: 13
    Warning (13410): Pin "VGA_B[9]" is stuck at GND File: W:/Final Project/Week 3/top.v Line: 13
Info (286030): Timing-Driven Synthesis is running
Info (17049): 39 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 385 assignments for entity "DE1_SoC" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_DIN -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_DOUT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_ADCDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_ADCLRCK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_BCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_DACDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_DACLRCK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_XCK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK2_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK3_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK4_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_BA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_BA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CKE -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_LDQM -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_RAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_UDQM -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_WE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FAN_CTRL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FPGA_I2C_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FPGA_I2C_SDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[32] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[33] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[34] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[35] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[32] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[33] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[34] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[35] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_CONV_USB_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CKE -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_CK_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_CK_P -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ODT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_RAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "1.5 V" -to HPS_DDR3_RZQ -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_WE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_GTX_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_INT_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_MDC -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_MDIO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DV -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_EN -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_NCSO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_GSENSOR_INT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C1_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C1_SDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C2_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C2_SDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C_CONTROL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_KEY -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_LED -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_LTC_GPIO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_CMD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_MISO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_MOSI -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_SS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_UART_RX -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_UART_TX -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_CLKOUT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DIR -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_NXT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_STP -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to IRDA_RXD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to IRDA_TXD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_CLK2 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_DAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_DAT2 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_CLK27 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_HS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_VS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_EMPTY -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_FULL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_OE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_RD_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_SCL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_SDA -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_WR_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_BLANK_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_HS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_SYNC_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_VS -entity DE1_SoC was ignored
Info (144001): Generated suppressed messages file W:/Final Project/Week 3/output_files/top.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 8 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: W:/Final Project/Week 3/db/altpll_80u.tdf Line: 33
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance DE1_SoC_Audio_Example:a0|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component|Audio_Clock_altpll:auto_generated|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: W:/Final Project/Week 3/db/audio_clock_altpll.v Line: 62
    Info: Must be connected
Warning (21074): Design contains 13 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[1]" File: W:/Final Project/Week 3/top.v Line: 3
    Warning (15610): No output dependent on input pin "KEY[2]" File: W:/Final Project/Week 3/top.v Line: 3
    Warning (15610): No output dependent on input pin "KEY[3]" File: W:/Final Project/Week 3/top.v Line: 3
    Warning (15610): No output dependent on input pin "SW[0]" File: W:/Final Project/Week 3/top.v Line: 4
    Warning (15610): No output dependent on input pin "SW[1]" File: W:/Final Project/Week 3/top.v Line: 4
    Warning (15610): No output dependent on input pin "SW[2]" File: W:/Final Project/Week 3/top.v Line: 4
    Warning (15610): No output dependent on input pin "SW[3]" File: W:/Final Project/Week 3/top.v Line: 4
    Warning (15610): No output dependent on input pin "SW[4]" File: W:/Final Project/Week 3/top.v Line: 4
    Warning (15610): No output dependent on input pin "SW[5]" File: W:/Final Project/Week 3/top.v Line: 4
    Warning (15610): No output dependent on input pin "SW[6]" File: W:/Final Project/Week 3/top.v Line: 4
    Warning (15610): No output dependent on input pin "SW[7]" File: W:/Final Project/Week 3/top.v Line: 4
    Warning (15610): No output dependent on input pin "SW[8]" File: W:/Final Project/Week 3/top.v Line: 4
    Warning (15610): No output dependent on input pin "SW[9]" File: W:/Final Project/Week 3/top.v Line: 4
Info (21057): Implemented 1876 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 16 input pins
    Info (21059): Implemented 80 output pins
    Info (21060): Implemented 6 bidirectional pins
    Info (21061): Implemented 1563 logic cells
    Info (21064): Implemented 209 RAM segments
    Info (21065): Implemented 2 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 501 warnings
    Info: Peak virtual memory: 781 megabytes
    Info: Processing ended: Fri Nov 23 13:18:00 2018
    Info: Elapsed time: 00:01:29
    Info: Total CPU time (on all processors): 00:00:46


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in W:/Final Project/Week 3/output_files/top.map.smsg.


