# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II 64-Bit
# Version 13.1.0 Build 162 10/23/2013 SJ Full Version
# Date created = 21:31:26  July 04, 2017
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		riscv-CCMM_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone IV GX"
set_global_assignment -name DEVICE EP4CGX150DF31C7
set_global_assignment -name TOP_LEVEL_ENTITY riscv_top
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 13.1
set_global_assignment -name PROJECT_CREATION_TIME_DATE "21:31:26  JULY 04, 2017"
set_global_assignment -name LAST_QUARTUS_VERSION 13.1
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name NOMINAL_CORE_SUPPLY_VOLTAGE 1.2V
set_global_assignment -name EDA_SIMULATION_TOOL "QuestaSim (Verilog)"
set_global_assignment -name EDA_TIME_SCALE "1 ps" -section_id eda_simulation
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT "VERILOG HDL" -section_id eda_simulation
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name VHDL_FILE ../wsbn/wshbn_timer.vhd
set_global_assignment -name VHDL_FILE ../wsbn/wshbn_pio.vhd
set_global_assignment -name VHDL_FILE ../wsbn/wshbn_master_no.vhd
set_global_assignment -name VERILOG_FILE pll_50.v
set_global_assignment -name SYSTEMVERILOG_FILE ../cache/cache_parameters.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../cache/cache.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../cpu/sram_mux.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../cpu/riscv_regfile.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../cpu/riscv_fetch.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../cpu/riscv_div.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../cpu/riscv_decoder.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../cpu/riscv_cpu_no.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../cpu/riscv_alu.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../cpu/memory_mapping.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../cpu/mem_ctrl.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../cpu/interrupt_controller.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../cpu/inst_mem_ctrl.sv
set_global_assignment -name VHDL_FILE ../cpu/i_cache.vhd
set_global_assignment -name VHDL_FILE ../cpu/d_cache.vhd
set_global_assignment -name SYSTEMVERILOG_FILE ../cpu/comparator.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../wsbn_ram_cache/wshbn_slave_ram.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../wsbn_ram_cache/wshbn_ports_defs.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../wsbn_ram_cache/wshbn_master_cache.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../riscv_wishbone.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../riscv_top.sv
set_global_assignment -name VERILOG_FILE ../button_debouncer.v
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name QIP_FILE ram.qip
set_global_assignment -name QIP_FILE rom.qip
set_global_assignment -name TIMEQUEST_MULTICORNER_ANALYSIS ON
set_global_assignment -name SMART_RECOMPILE ON
set_global_assignment -name NUM_PARALLEL_PROCESSORS ALL
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top