// Seed: 128128832
module module_0 (
    output supply1 id_0,
    input wor id_1,
    output tri1 id_2,
    input uwire id_3,
    output wor id_4,
    input supply1 id_5,
    input tri id_6
);
  logic id_8;
  wire  id_9;
  assign module_1.id_9 = 0;
endmodule
module module_0 (
    input wor id_0,
    output tri0 id_1,
    input supply1 id_2,
    input tri0 id_3,
    input uwire id_4,
    input tri1 id_5,
    output wor id_6,
    output tri id_7,
    output wor id_8,
    output uwire id_9,
    input wand id_10
    , id_25,
    input tri1 id_11,
    input tri id_12,
    input tri0 id_13,
    input supply1 id_14,
    output wand id_15,
    output tri0 module_1,
    output supply1 id_17,
    input wire id_18,
    output tri0 id_19,
    input supply0 id_20,
    output supply0 id_21,
    output supply0 id_22,
    input supply1 id_23
);
  wire id_26;
  module_0 modCall_1 (
      id_21,
      id_14,
      id_19,
      id_2,
      id_17,
      id_12,
      id_20
  );
endmodule
