// Seed: 384577544
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_6 = id_1;
endmodule
module module_1 (
    input supply1 id_0,
    input wand id_1,
    output wor id_2
    , id_8,
    input wire id_3
    , id_9,
    input supply0 id_4,
    input wand id_5,
    output logic id_6
);
  assign id_9 = id_8++ & id_1;
  module_0 modCall_1 (
      id_8,
      id_9,
      id_8,
      id_9,
      id_9,
      id_9
  );
  always @(posedge id_0) begin : LABEL_0
    id_6 <= -1 - id_5;
  end
endmodule
