International Allegro CL Enterprise Edition
10.1 [64-bit Linux (x86-64) *SMP*] (May 15, 2018 2:40)
Copyright (C) 1985-2017, Franz Inc., Oakland, CA, USA.  All Rights Reserved.

This dynamic runtime copy of Allegro CL was built by:
   [TC21720] SRI International

;; Optimization settings: safety 1, space 1, speed 3, debug 1.
;; For a complete description of all compiler switches given the
;; current optimization settings evaluate (explain-compiler-settings).
;;---
;; Current reader case mode: :case-sensitive-lower

*** 
*** BITMAP__BITMAP__GETONE_UNSIGNEDLONG_CONST_FFFFFFFF000044A0 (9:38:26 5/16/2019)
*** Generated by proveit - ProofLite-6.0.10 (xx/xx/xx)
*** 
Context changed to ~/Desktop/pvs-alegro/pvs-7.0.639/Renee/RSL/presentation/mostimportantfilesforthisweek/rsl/
Parsing BITMAP__BITMAP__GETONE_UNSIGNEDLONG_CONST_FFFFFFFF000044A0
BITMAP__BITMAP__GETONE_UNSIGNEDLONG_CONST_FFFFFFFF000044A0 parsed in 0.01 seconds
Typechecking BITMAP__BITMAP__GETONE_UNSIGNEDLONG_CONST_FFFFFFFF000044A0
Parsing arm_state
arm_state parsed in 0.01 seconds
Typechecking arm_state
arm_state typechecked in 0.13s: 12 TCCs, 0 proved, 9 subsumed, 3 unproved
Parsing ldr_imm_gen
ldr_imm_gen parsed in 0.02 seconds
Typechecking ldr_imm_gen
Parsing bts
bts parsed in 0.01 seconds
Typechecking bts
bts typechecked in 0.08s: 2 TCCs, 0 proved, 0 subsumed, 2 unproved
Parsing bt
bt parsed in 0.00 seconds
Typechecking bt
bt typechecked in 0.01s: No TCCs generated
Parsing LSL
LSL parsed in 0.01 seconds
Typechecking LSL
Parsing Zeros
Zeros parsed in 0.00 seconds
Typechecking Zeros
Zeros typechecked in 0.00s: No TCCs generated
Parsing field
field parsed in 0.00 seconds
Typechecking field
field typechecked in 0.10s: 2 TCCs, 0 proved, 0 subsumed, 2 unproved

 LET/WHERE variable extended_x at line 28, col 8 is given type
  bvec[N + shift] from its value expression.


 LET/WHERE variable result at line 29, col 8 is given type
  bvec[N] from its value expression.


 LET/WHERE variable carry_out at line 30, col 8 is given type
  bit from its value expression.

LSL_C typechecked in 0.18s: 3 TCCs, 0 proved, 0 subsumed, 3 unproved; 3 msgs
LSL typechecked in 0.03s: 3 TCCs, 0 proved, 0 subsumed, 3 unproved
Parsing ZeroExtend
ZeroExtend parsed in 0.00 seconds
Typechecking ZeroExtend
ZeroExtend typechecked in 0.02s: 1 TCC, 0 proved, 0 subsumed, 1 unproved

 LET/WHERE variable extended_x at line 66, col 9 is given type
  bvec[N + shift] from its value expression.


 LET/WHERE variable result at line 67, col 9 is given type
  bvec[N] from its value expression.


 LET/WHERE variable carry_out at line 68, col 9 is given type
  bit from its value expression.

LSR_C typechecked in 0.12s: 4 TCCs, 0 proved, 0 subsumed, 4 unproved; 3 msgs
LSR typechecked in 0.03s: 3 TCCs, 0 proved, 0 subsumed, 3 unproved
Parsing UInt
UInt parsed in 0.00 seconds
Typechecking UInt
UInt typechecked in 0.04s: No TCCs generated
Parsing Basic_ASL_Types
Basic_ASL_Types parsed in 0.01 seconds
Typechecking Basic_ASL_Types
Basic_ASL_Types typechecked in 0.31s: No TCCs generated
Parsing Basic_ASL_Function
Basic_ASL_Function parsed in 0.01 seconds
Typechecking Basic_ASL_Function
Parsing DecodeShift
DecodeShift parsed in 0.00 seconds
Typechecking DecodeShift
DecodeShift typechecked in 0.03s: 7 TCCs, 0 proved, 3 subsumed, 4 unproved
Parsing ShiftReg
ShiftReg parsed in 0.00 seconds
Typechecking ShiftReg
Parsing ASR
ASR parsed in 0.00 seconds
Typechecking ASR
Parsing SignExtend
SignExtend parsed in 0.00 seconds
Typechecking SignExtend
Parsing Replicate
Replicate parsed in 0.01 seconds
Typechecking Replicate

 In declaration Replicate:
  added conversion extend[below(n * M), below(0), boolean, FALSE]
             
  to LAMBDA (i: below(0)): FALSE, converting
     [below(0) -> bool]
  to [below(n * M) -> bool]

Replicate typechecked in 0.11s: 6 TCCs, 0 proved, 1 subsumed, 5 unproved; 1 conversion
Parsing SInt
SInt parsed in 0.00 seconds
Typechecking SInt

 LET/WHERE variable l at line 5, col 46 is given type
  below(exp2(n)) from its value expression.

SInt typechecked in 0.04s: 4 TCCs, 0 proved, 0 subsumed, 4 unproved; 1 msg
SignExtend typechecked in 0.19s: 2 TCCs, 0 proved, 0 subsumed, 2 unproved

 LET/WHERE variable extended_x at line 34, col 8 is given type
  bvec[N + shift] from its value expression.


 LET/WHERE variable result at line 35, col 8 is given type
  bvec[N] from its value expression.


 LET/WHERE variable carry_out at line 36, col 8 is given type
  bit from its value expression.

ASR_C typechecked in 0.28s: 4 TCCs, 0 proved, 0 subsumed, 4 unproved; 3 msgs
ASR typechecked in 0.01s: 1 TCC, 0 proved, 0 subsumed, 1 unproved
Parsing ROR
ROR parsed in 0.00 seconds
Typechecking ROR
Restored theory from /home/ssrgv/Desktop/pvs-alegro/pvs-7.0.639/lib/bitvectors/pvsbin/bv_concat.bin in 0.10s (load part took 0.02s)
Restored theory from /home/ssrgv/Desktop/pvs-alegro/pvs-7.0.639/lib/bitvectors/pvsbin/bv_rotate.bin in 0.08s (load part took 0.01s)

 LET/WHERE variable m at line 30, col 11 is given type
  {k | abs(k) < abs(N)} from its value expression.


 LET/WHERE variable result at line 31, col 11 is given type
  bvec[N] from its value expression.


 LET/WHERE variable carry_out at line 32, col 11 is given type
  bit from its value expression.

ROR_C typechecked in 0.24s: 2 TCCs, 0 proved, 0 subsumed, 2 unproved; 3 msgs
ROR typechecked in 0.02s: 1 TCC, 0 proved, 0 subsumed, 1 unproved

 LET/WHERE variable result at line 8, col 17 is given type
  bvec[N] from its value expression.

ShiftReg typechecked in 0.61s: 6 TCCs, 0 proved, 1 subsumed, 5 unproved; 1 msg
Parsing AuthIA
AuthIA parsed in 0.00 seconds
Typechecking AuthIA
AuthIA typechecked in 0.00s: No TCCs generated
Parsing AuthIB
AuthIB parsed in 0.00 seconds
Typechecking AuthIB
AuthIB typechecked in 0.00s: No TCCs generated
Basic_ASL_Function typechecked in 0.68s: 1 TCC, 0 proved, 0 subsumed, 1 unproved
Restored theory from /home/ssrgv/Desktop/pvs-alegro/pvs-7.0.639/lib/bitvectors/pvsbin/bv_arith_nat.bin in 0.12s (load part took 0.02s)
Restored theory from /home/ssrgv/Desktop/pvs-alegro/pvs-7.0.639/lib/bitvectors/pvsbin/bv_adder.bin in 0.10s (load part took 0.01s)
Parsing check_carry
check_carry parsed in 0.01 seconds
Typechecking check_carry

 In declaration test:
  added conversion LAMBDA (x: [real, real]): (bv[5](x`1), bv[5](x`2))
             
  to (0b1101, 0b1110), converting
     [real, real]
  to [bvec[5], bvec[5]]

check_carry typechecked in 0.08s: 4 TCCs, 0 proved, 0 subsumed, 4 unproved; 1 conversion
ldr_imm_gen typechecked in 2.01s: 5 TCCs, 0 proved, 0 subsumed, 5 unproved
Adding decl ldr_imm_gen_0.Diag
Adding decl ldr_imm_gen_0.addr
Adding decl ldr_imm_gen_0.diag
Adding decl ldr_imm_gen_0.D
Adding decl ldr_imm_gen_0.v
Adding decl ldr_imm_gen_0.postindex
Adding decl ldr_imm_gen_0.scale
Adding decl ldr_imm_gen_0.offset
Adding decl ldr_imm_gen_0.n
Adding decl ldr_imm_gen_0.t
Adding decl ldr_imm_gen_0.regsize
Adding decl ldr_imm_gen_0.acctype
Adding decl ldr_imm_gen_0.ASL
Adding decl ldr_imm_gen_0.sts
Adding decl ldr_imm_gen_0.sts0
Adding decl ldr_imm_gen_0.sts1
Adding decl ldr_imm_gen_0.datasize
Adding decl ldr_imm_gen_0.sts2
Adding decl ldr_imm_gen_0.sts3
Adding decl ldr_imm_gen_0.sts4
Adding decl ldr_imm_gen_0.u
Adding decl ldr_imm_gen_0.sts5
Adding decl ldr_imm_gen_0.post
Parsing movz
movz parsed in 0.01 seconds
Typechecking movz
movz typechecked in 0.13s: 15 TCCs, 0 proved, 4 subsumed, 11 unproved;;; GC:;;; Finished GC

Adding decl movz_1.Diag
Adding decl movz_1.addr
Adding decl movz_1.diag
Adding decl movz_1.D
Adding decl movz_1.v
Adding decl movz_1.d
Adding decl movz_1.datasize
Adding decl movz_1.imm
Adding decl movz_1.opcode
Adding decl movz_1.pos
Adding decl movz_1.ASL
Adding decl movz_1.sts1
Adding decl movz_1.sts2
Adding decl movz_1.update_field
Adding decl movz_1.sts3
Adding decl movz_1.sts4
Adding decl movz_1.post
Parsing add_addsub_imm
add_addsub_imm parsed in 0.00 seconds
Typechecking add_addsub_imm
add_addsub_imm typechecked in 0.05s: 1 TCC, 0 proved, 0 subsumed, 1 unproved
Adding decl add_addsub_imm_2.Diag
Adding decl add_addsub_imm_2.addr
Adding decl add_addsub_imm_2.diag
Adding decl add_addsub_imm_2.D
Adding decl add_addsub_imm_2.v
Adding decl add_addsub_imm_2.post
Adding decl ldr_imm_gen_3.Diag
Adding decl ldr_imm_gen_3.addr
Adding decl ldr_imm_gen_3.diag
Adding decl ldr_imm_gen_3.D
Adding decl ldr_imm_gen_3.v
Adding decl ldr_imm_gen_3.postindex
Adding decl ldr_imm_gen_3.scale
Adding decl ldr_imm_gen_3.offset
Adding decl ldr_imm_gen_3.n
Adding decl ldr_imm_gen_3.t
Adding decl ldr_imm_gen_3.regsize
Adding decl ldr_imm_gen_3.acctype
Adding decl ldr_imm_gen_3.ASL
Adding decl ldr_imm_gen_3.sts
Adding decl ldr_imm_gen_3.sts0
Adding decl ldr_imm_gen_3.sts1
Adding decl ldr_imm_gen_3.datasize
Adding decl ldr_imm_gen_3.sts2
Adding decl ldr_imm_gen_3.sts3
Adding decl ldr_imm_gen_3.sts4
Adding decl ldr_imm_gen_3.u
Adding decl ldr_imm_gen_3.sts5
Adding decl ldr_imm_gen_3.post
Parsing br
br parsed in 0.02 seconds
Typechecking br
Parsing BranchTo
BranchTo parsed in 0.01 seconds
Typechecking BranchTo
reverse typechecked in 0.06s: 1 TCC, 0 proved, 0 subsumed, 1 unproved

 LET/WHERE variable Intg at line 34, col 21 is given type
  int from its value expression.


 LET/WHERE variable Intg at line 47, col 21 is given type
  int from its value expression.

AArch64_BranchAddr typechecked in 0.01s: No TCCs generated; 2 msgs
BranchTo typechecked in 0.01s: No TCCs generated
br typechecked in 0.26s: 26 TCCs, 0 proved, 9 subsumed, 17 unproved
Adding decl br_4.Diag
Adding decl br_4.addr
Adding decl br_4.diag
Adding decl br_4.D
Adding decl br_4.v
Adding decl br_4.branch_typ
Adding decl br_4.ASL
Adding decl br_4.sts0
Adding decl br_4.sts1
Adding decl br_4.sts2
Adding decl br_4.sts3
Adding decl br_4.sts4
Adding decl br_4.sts5
Adding decl br_4.sts6
Adding decl br_4.p0
Adding decl br_4.post
BITMAP__BITMAP__GETONE_UNSIGNEDLONG_CONST_FFFFFFFF000044A0 typechecked in 3.71s: 10 TCCs, 0 proved, 5 subsumed, 5 unproved
Saving bin file for theory ROR
Saving ROR
Saving bin file for theory bt
Saving bt
Saving bin file for theory SInt
Saving SInt
Saving bin file for theory reverse
Saving reverse
Saving bin file for theory ASR
Saving ASR
Saving bin file for theory ROR_C
Saving ROR_C
Saving bin file for theory LSL_C
Saving LSL_C
Saving bin file for theory check_carry
Saving check_carry
Saving bin file for theory LSL
Saving LSL
Saving bin file for theory br
Saving br
Saving bin file for theory AArch64_BranchAddr
Saving AArch64_BranchAddr
Saving bin file for theory Zeros
Saving Zeros
Saving bin file for theory UInt
Saving UInt
Saving bin file for theory arm_state
Saving arm_state
Saving bin file for theory Replicate
Saving Replicate
Saving bin file for theory add_addsub_imm
Saving add_addsub_imm
Saving bin file for theory ASR_C
Saving ASR_C
Saving bin file for theory movz
Saving movz
Saving bin file for theory LSR
Saving LSR
Saving bin file for theory AuthIA
Saving AuthIA
Saving bin file for theory BITMAP__BITMAP__GETONE_UNSIGNEDLONG_CONST_FFFFFFFF000044A0
Saving BITMAP__BITMAP__GETONE_UNSIGNEDLONG_CONST_FFFFFFFF000044A0
Saving bin file for theory Basic_ASL_Types
Saving Basic_ASL_Types
Saving bin file for theory ShiftReg
Saving ShiftReg
Saving bin file for theory ZeroExtend
Saving ZeroExtend
Saving bin file for theory SignExtend
Saving SignExtend
Saving bin file for theory DecodeShift
Saving DecodeShift
Saving bin file for theory bts
Saving bts
Saving bin file for theory field
Saving field
Saving bin file for theory LSR_C
Saving LSR_C
Saving bin file for theory Basic_ASL_Function
Saving Basic_ASL_Function
Saving bin file for theory AuthIB
Saving AuthIB
Saving bin file for theory BranchTo
Saving BranchTo
Saving bin file for theory ldr_imm_gen
Saving ldr_imm_gen
Context file /home/ssrgv/Desktop/pvs-alegro/pvs-7.0.639/Renee/RSL/presentation/mostimportantfilesforthisweek/rsl/.pvscontext written
Installing proof scripts [Theory: BITMAP__BITMAP__GETONE_UNSIGNEDLONG_CONST_FFFFFFFF000044A0]
Renamed BITMAP__BITMAP__GETONE_UNSIGNEDLONG_CONST_FFFFFFFF000044A0.prf to BITMAP__BITMAP__GETONE_UNSIGNEDLONG_CONST_FFFFFFFF000044A0.prf~
Wrote proof file BITMAP__BITMAP__GETONE_UNSIGNEDLONG_CONST_FFFFFFFF000044A0.prf
Proof script ldr_imm_gen_0_TCC1 was installed
Renamed BITMAP__BITMAP__GETONE_UNSIGNEDLONG_CONST_FFFFFFFF000044A0.prf to BITMAP__BITMAP__GETONE_UNSIGNEDLONG_CONST_FFFFFFFF000044A0.prf~
Wrote proof file BITMAP__BITMAP__GETONE_UNSIGNEDLONG_CONST_FFFFFFFF000044A0.prf
Proof script movz_1_TCC1 was installed
Renamed BITMAP__BITMAP__GETONE_UNSIGNEDLONG_CONST_FFFFFFFF000044A0.prf to BITMAP__BITMAP__GETONE_UNSIGNEDLONG_CONST_FFFFFFFF000044A0.prf~
Wrote proof file BITMAP__BITMAP__GETONE_UNSIGNEDLONG_CONST_FFFFFFFF000044A0.prf
Proof script add_addsub_imm_2_TCC1 was installed
Renamed BITMAP__BITMAP__GETONE_UNSIGNEDLONG_CONST_FFFFFFFF000044A0.prf to BITMAP__BITMAP__GETONE_UNSIGNEDLONG_CONST_FFFFFFFF000044A0.prf~
Wrote proof file BITMAP__BITMAP__GETONE_UNSIGNEDLONG_CONST_FFFFFFFF000044A0.prf
Proof script ldr_imm_gen_3_TCC1 was installed
Renamed BITMAP__BITMAP__GETONE_UNSIGNEDLONG_CONST_FFFFFFFF000044A0.prf to BITMAP__BITMAP__GETONE_UNSIGNEDLONG_CONST_FFFFFFFF000044A0.prf~
Wrote proof file BITMAP__BITMAP__GETONE_UNSIGNEDLONG_CONST_FFFFFFFF000044A0.prf
Proof script br_4_TCC1 was installed
Defining b_cond. 
Defining b_cond$. 
Defining b_uncond. 
Defining b_uncond$. 
Defining b_uncond_bi. 
Defining b_uncond_bi$. 
Defining bl_uncond. 
Defining bl_uncond$. 
Defining b_uncond_TCC3. 
Defining b_uncond_TCC3$. 
Defining addsub-imm. 
Defining addsub-imm$. 
Defining test-subs-addsub-shift. 
Defining test-subs-addsub-shift$. 
Defining test-subs-addsub-shift-1. 
Defining test-subs-addsub-shift-1$. 
Defining subs_addsub_shift_ALS_TCC2. 
Defining subs_addsub_shift_ALS_TCC2$. 
Defining opcode_TCC2. 
Defining opcode_TCC2$. 
Defining movk. 
Defining movk$. 
Defining movewide. 
Defining movewide$. 
Defining adds-addsub-imm. 
Defining adds-addsub-imm$. 
Defining DecodeRegExtend_TCC8. 
Defining DecodeRegExtend_TCC8$. 
Defining UInt_bound. 
Defining UInt_bound$. 
Defining branch_typ_TCC3. 
Defining branch_typ_TCC3$. 
Defining 2_d_6. 
Defining 2_d_6$. 
Defining Log-Shift. 
Defining Log-Shift$. 
Defining log-shift-expand. 
Defining log-shift-expand$. 
Defining log-shift-NZCV. 
Defining log-shift-NZCV$. 
Defining log-shift-result. 
Defining log-shift-result$. 
Defining log-shift. 
Defining log-shift$. 
Defining log-shift-disj-TCC4. 
Defining log-shift-disj-TCC4$. 
Defining pc-related-addr. 
Defining pc-related-addr$. 
Defining exp1-str-imm-gen. 
Defining exp1-str-imm-gen$. 
Defining eval-exp-UInt. 
Defining eval-exp-UInt$. 
Defining eval-u1. 
Defining eval-u1$. 
Defining str-imm-gen. 
Defining str-imm-gen$. 
Proving theory BITMAP__BITMAP__GETONE_UNSIGNEDLONG_CONST_FFFFFFFF000044A0
Rerunning proof of BITMAP__BITMAP__GETONE_UNSIGNEDLONG_CONST_FFFFFFFF000044A0.ldr_imm_gen_0_TCC1
IN pvs2cl-lisp-function: compile _exp2,
                                                                                                   args = (n),
                                                                                                   long-list: nil

BITMAP__BITMAP__GETONE_UNSIGNEDLONG_CONST_FFFFFFFF000044A0.ldr_imm_gen_0_TCC1 proved in 0.02 real, 0.02 cpu seconds
Rerunning proof of BITMAP__BITMAP__GETONE_UNSIGNEDLONG_CONST_FFFFFFFF000044A0.movz_1_TCC1
BITMAP__BITMAP__GETONE_UNSIGNEDLONG_CONST_FFFFFFFF000044A0.movz_1_TCC1 proved in 0.00 real, 0.00 cpu seconds
Rerunning proof of BITMAP__BITMAP__GETONE_UNSIGNEDLONG_CONST_FFFFFFFF000044A0.add_addsub_imm_2_TCC1
BITMAP__BITMAP__GETONE_UNSIGNEDLONG_CONST_FFFFFFFF000044A0.add_addsub_imm_2_TCC1 proved in 0.00 real, 0.00 cpu seconds
Rerunning proof of BITMAP__BITMAP__GETONE_UNSIGNEDLONG_CONST_FFFFFFFF000044A0.ldr_imm_gen_3_TCC1
BITMAP__BITMAP__GETONE_UNSIGNEDLONG_CONST_FFFFFFFF000044A0.ldr_imm_gen_3_TCC1 proved in 0.00 real, 0.00 cpu seconds
Rerunning proof of BITMAP__BITMAP__GETONE_UNSIGNEDLONG_CONST_FFFFFFFF000044A0.br_4_TCC1
BITMAP__BITMAP__GETONE_UNSIGNEDLONG_CONST_FFFFFFFF000044A0.br_4_TCC1 proved in 0.00 real, 0.00 cpu seconds


 Proof summary for theory BITMAP__BITMAP__GETONE_UNSIGNEDLONG_CONST_FFFFFFFF000044A0
    ldr_imm_gen_0_TCC1....................proved - complete   [shostak](0.02 s)
    movz_1_TCC1...........................proved - complete   [shostak](0.00 s)
    add_addsub_imm_2_TCC1.................proved - complete   [shostak](0.00 s)
    ldr_imm_gen_3_TCC1....................proved - complete   [shostak](0.00 s)
    br_4_TCC1.............................proved - complete   [shostak](0.00 s)
    Theory totals: 5 formulas, 5 attempted, 5 succeeded (0.04 s)

Grand Totals: 5 proofs, 5 attempted, 5 succeeded (0.04 s)
Context file /home/ssrgv/Desktop/pvs-alegro/pvs-7.0.639/Renee/RSL/presentation/mostimportantfilesforthisweek/rsl/.pvscontext written