Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Sep 12 00:02:48 2024
| Host         : DESKTOP-G7DAL0R running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TOP_timing_summary_routed.rpt -pb TOP_timing_summary_routed.pb -rpx TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.322        0.000                      0                   57        0.167        0.000                      0                   57        3.000        0.000                       0                    47  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
CLK                   {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        7.322        0.000                      0                   57        0.167        0.000                      0                   57        4.500        0.000                       0                    43  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  miMMCM/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  miMMCM/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  miMMCM/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  miMMCM/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  miMMCM/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  miMMCM/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        7.322ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.322ns  (required time - arrival time)
  Source:                 FT245_instTx/FSM_sequential_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FT245_instTx/DATA_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.383ns  (logic 0.580ns (24.334%)  route 1.803ns (75.666%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 8.506 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    miMMCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  miMMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    miMMCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  miMMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    miMMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  miMMCM/inst/clkout1_buf/O
                         net (fo=41, routed)          1.609    -0.903    FT245_instTx/CLK
    SLICE_X0Y77          FDCE                                         r  FT245_instTx/FSM_sequential_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.456    -0.447 f  FT245_instTx/FSM_sequential_state_reg_reg[2]/Q
                         net (fo=5, routed)           0.895     0.448    FT245_instTx/state_reg[2]
    SLICE_X0Y77          LUT4 (Prop_lut4_I1_O)        0.124     0.572 r  FT245_instTx/DATA_reg[7]_i_1/O
                         net (fo=8, routed)           0.909     1.481    FT245_instTx/DATA_reg[7]_i_1_n_0
    SLICE_X0Y83          FDCE                                         r  FT245_instTx/DATA_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    miMMCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  miMMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    miMMCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  miMMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    miMMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  miMMCM/inst/clkout1_buf/O
                         net (fo=41, routed)          1.502     8.506    FT245_instTx/CLK
    SLICE_X0Y83          FDCE                                         r  FT245_instTx/DATA_reg_reg[0]/C
                         clock pessimism              0.576     9.082    
                         clock uncertainty           -0.074     9.008    
    SLICE_X0Y83          FDCE (Setup_fdce_C_CE)      -0.205     8.803    FT245_instTx/DATA_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.803    
                         arrival time                          -1.481    
  -------------------------------------------------------------------
                         slack                                  7.322    

Slack (MET) :             7.322ns  (required time - arrival time)
  Source:                 FT245_instTx/FSM_sequential_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FT245_instTx/DATA_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.383ns  (logic 0.580ns (24.334%)  route 1.803ns (75.666%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 8.506 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    miMMCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  miMMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    miMMCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  miMMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    miMMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  miMMCM/inst/clkout1_buf/O
                         net (fo=41, routed)          1.609    -0.903    FT245_instTx/CLK
    SLICE_X0Y77          FDCE                                         r  FT245_instTx/FSM_sequential_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.456    -0.447 f  FT245_instTx/FSM_sequential_state_reg_reg[2]/Q
                         net (fo=5, routed)           0.895     0.448    FT245_instTx/state_reg[2]
    SLICE_X0Y77          LUT4 (Prop_lut4_I1_O)        0.124     0.572 r  FT245_instTx/DATA_reg[7]_i_1/O
                         net (fo=8, routed)           0.909     1.481    FT245_instTx/DATA_reg[7]_i_1_n_0
    SLICE_X0Y83          FDCE                                         r  FT245_instTx/DATA_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    miMMCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  miMMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    miMMCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  miMMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    miMMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  miMMCM/inst/clkout1_buf/O
                         net (fo=41, routed)          1.502     8.506    FT245_instTx/CLK
    SLICE_X0Y83          FDCE                                         r  FT245_instTx/DATA_reg_reg[2]/C
                         clock pessimism              0.576     9.082    
                         clock uncertainty           -0.074     9.008    
    SLICE_X0Y83          FDCE (Setup_fdce_C_CE)      -0.205     8.803    FT245_instTx/DATA_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.803    
                         arrival time                          -1.481    
  -------------------------------------------------------------------
                         slack                                  7.322    

Slack (MET) :             7.540ns  (required time - arrival time)
  Source:                 FT245_instTx/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FT245_instTx/FSM_sequential_state_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.414ns  (logic 0.580ns (24.024%)  route 1.834ns (75.976%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    miMMCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  miMMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    miMMCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  miMMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    miMMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  miMMCM/inst/clkout1_buf/O
                         net (fo=41, routed)          1.609    -0.903    FT245_instTx/CLK
    SLICE_X0Y77          FDCE                                         r  FT245_instTx/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.456    -0.447 r  FT245_instTx/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=5, routed)           1.834     1.387    FT245_instTx/state_reg[0]
    SLICE_X0Y77          LUT5 (Prop_lut5_I3_O)        0.124     1.511 r  FT245_instTx/FSM_sequential_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.511    FT245_instTx/FSM_sequential_state_reg[0]_i_1_n_0
    SLICE_X0Y77          FDCE                                         r  FT245_instTx/FSM_sequential_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    miMMCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  miMMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    miMMCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  miMMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    miMMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  miMMCM/inst/clkout1_buf/O
                         net (fo=41, routed)          1.495     8.499    FT245_instTx/CLK
    SLICE_X0Y77          FDCE                                         r  FT245_instTx/FSM_sequential_state_reg_reg[0]/C
                         clock pessimism              0.598     9.097    
                         clock uncertainty           -0.074     9.023    
    SLICE_X0Y77          FDCE (Setup_fdce_C_D)        0.029     9.052    FT245_instTx/FSM_sequential_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.052    
                         arrival time                          -1.511    
  -------------------------------------------------------------------
                         slack                                  7.540    

Slack (MET) :             7.558ns  (required time - arrival time)
  Source:                 FT245_instTx/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FT245_instTx/FSM_sequential_state_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.442ns  (logic 0.608ns (24.895%)  route 1.834ns (75.105%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    miMMCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  miMMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    miMMCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  miMMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    miMMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  miMMCM/inst/clkout1_buf/O
                         net (fo=41, routed)          1.609    -0.903    FT245_instTx/CLK
    SLICE_X0Y77          FDCE                                         r  FT245_instTx/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.456    -0.447 r  FT245_instTx/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=5, routed)           1.834     1.387    FT245_instTx/state_reg[0]
    SLICE_X0Y77          LUT4 (Prop_lut4_I2_O)        0.152     1.539 r  FT245_instTx/FSM_sequential_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.539    FT245_instTx/FSM_sequential_state_reg[1]_i_1_n_0
    SLICE_X0Y77          FDCE                                         r  FT245_instTx/FSM_sequential_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    miMMCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  miMMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    miMMCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  miMMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    miMMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  miMMCM/inst/clkout1_buf/O
                         net (fo=41, routed)          1.495     8.499    FT245_instTx/CLK
    SLICE_X0Y77          FDCE                                         r  FT245_instTx/FSM_sequential_state_reg_reg[1]/C
                         clock pessimism              0.598     9.097    
                         clock uncertainty           -0.074     9.023    
    SLICE_X0Y77          FDCE (Setup_fdce_C_D)        0.075     9.098    FT245_instTx/FSM_sequential_state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.098    
                         arrival time                          -1.539    
  -------------------------------------------------------------------
                         slack                                  7.558    

Slack (MET) :             7.604ns  (required time - arrival time)
  Source:                 FT245_instTx/FSM_sequential_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FT245_instTx/DATA_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.101ns  (logic 0.580ns (27.612%)  route 1.521ns (72.388%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 8.505 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    miMMCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  miMMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    miMMCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  miMMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    miMMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  miMMCM/inst/clkout1_buf/O
                         net (fo=41, routed)          1.609    -0.903    FT245_instTx/CLK
    SLICE_X0Y77          FDCE                                         r  FT245_instTx/FSM_sequential_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.456    -0.447 f  FT245_instTx/FSM_sequential_state_reg_reg[2]/Q
                         net (fo=5, routed)           0.895     0.448    FT245_instTx/state_reg[2]
    SLICE_X0Y77          LUT4 (Prop_lut4_I1_O)        0.124     0.572 r  FT245_instTx/DATA_reg[7]_i_1/O
                         net (fo=8, routed)           0.626     1.198    FT245_instTx/DATA_reg[7]_i_1_n_0
    SLICE_X1Y82          FDCE                                         r  FT245_instTx/DATA_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    miMMCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  miMMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    miMMCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  miMMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    miMMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  miMMCM/inst/clkout1_buf/O
                         net (fo=41, routed)          1.501     8.505    FT245_instTx/CLK
    SLICE_X1Y82          FDCE                                         r  FT245_instTx/DATA_reg_reg[1]/C
                         clock pessimism              0.576     9.081    
                         clock uncertainty           -0.074     9.007    
    SLICE_X1Y82          FDCE (Setup_fdce_C_CE)      -0.205     8.802    FT245_instTx/DATA_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.802    
                         arrival time                          -1.198    
  -------------------------------------------------------------------
                         slack                                  7.604    

Slack (MET) :             7.604ns  (required time - arrival time)
  Source:                 FT245_instTx/FSM_sequential_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FT245_instTx/DATA_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.101ns  (logic 0.580ns (27.612%)  route 1.521ns (72.388%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 8.505 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    miMMCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  miMMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    miMMCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  miMMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    miMMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  miMMCM/inst/clkout1_buf/O
                         net (fo=41, routed)          1.609    -0.903    FT245_instTx/CLK
    SLICE_X0Y77          FDCE                                         r  FT245_instTx/FSM_sequential_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.456    -0.447 f  FT245_instTx/FSM_sequential_state_reg_reg[2]/Q
                         net (fo=5, routed)           0.895     0.448    FT245_instTx/state_reg[2]
    SLICE_X0Y77          LUT4 (Prop_lut4_I1_O)        0.124     0.572 r  FT245_instTx/DATA_reg[7]_i_1/O
                         net (fo=8, routed)           0.626     1.198    FT245_instTx/DATA_reg[7]_i_1_n_0
    SLICE_X1Y82          FDCE                                         r  FT245_instTx/DATA_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    miMMCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  miMMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    miMMCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  miMMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    miMMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  miMMCM/inst/clkout1_buf/O
                         net (fo=41, routed)          1.501     8.505    FT245_instTx/CLK
    SLICE_X1Y82          FDCE                                         r  FT245_instTx/DATA_reg_reg[3]/C
                         clock pessimism              0.576     9.081    
                         clock uncertainty           -0.074     9.007    
    SLICE_X1Y82          FDCE (Setup_fdce_C_CE)      -0.205     8.802    FT245_instTx/DATA_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          8.802    
                         arrival time                          -1.198    
  -------------------------------------------------------------------
                         slack                                  7.604    

Slack (MET) :             7.604ns  (required time - arrival time)
  Source:                 FT245_instTx/FSM_sequential_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FT245_instTx/DATA_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.101ns  (logic 0.580ns (27.612%)  route 1.521ns (72.388%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 8.505 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    miMMCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  miMMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    miMMCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  miMMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    miMMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  miMMCM/inst/clkout1_buf/O
                         net (fo=41, routed)          1.609    -0.903    FT245_instTx/CLK
    SLICE_X0Y77          FDCE                                         r  FT245_instTx/FSM_sequential_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.456    -0.447 f  FT245_instTx/FSM_sequential_state_reg_reg[2]/Q
                         net (fo=5, routed)           0.895     0.448    FT245_instTx/state_reg[2]
    SLICE_X0Y77          LUT4 (Prop_lut4_I1_O)        0.124     0.572 r  FT245_instTx/DATA_reg[7]_i_1/O
                         net (fo=8, routed)           0.626     1.198    FT245_instTx/DATA_reg[7]_i_1_n_0
    SLICE_X1Y82          FDCE                                         r  FT245_instTx/DATA_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    miMMCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  miMMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    miMMCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  miMMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    miMMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  miMMCM/inst/clkout1_buf/O
                         net (fo=41, routed)          1.501     8.505    FT245_instTx/CLK
    SLICE_X1Y82          FDCE                                         r  FT245_instTx/DATA_reg_reg[4]/C
                         clock pessimism              0.576     9.081    
                         clock uncertainty           -0.074     9.007    
    SLICE_X1Y82          FDCE (Setup_fdce_C_CE)      -0.205     8.802    FT245_instTx/DATA_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          8.802    
                         arrival time                          -1.198    
  -------------------------------------------------------------------
                         slack                                  7.604    

Slack (MET) :             7.604ns  (required time - arrival time)
  Source:                 FT245_instTx/FSM_sequential_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FT245_instTx/DATA_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.101ns  (logic 0.580ns (27.612%)  route 1.521ns (72.388%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 8.505 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    miMMCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  miMMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    miMMCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  miMMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    miMMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  miMMCM/inst/clkout1_buf/O
                         net (fo=41, routed)          1.609    -0.903    FT245_instTx/CLK
    SLICE_X0Y77          FDCE                                         r  FT245_instTx/FSM_sequential_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.456    -0.447 f  FT245_instTx/FSM_sequential_state_reg_reg[2]/Q
                         net (fo=5, routed)           0.895     0.448    FT245_instTx/state_reg[2]
    SLICE_X0Y77          LUT4 (Prop_lut4_I1_O)        0.124     0.572 r  FT245_instTx/DATA_reg[7]_i_1/O
                         net (fo=8, routed)           0.626     1.198    FT245_instTx/DATA_reg[7]_i_1_n_0
    SLICE_X1Y82          FDCE                                         r  FT245_instTx/DATA_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    miMMCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  miMMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    miMMCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  miMMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    miMMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  miMMCM/inst/clkout1_buf/O
                         net (fo=41, routed)          1.501     8.505    FT245_instTx/CLK
    SLICE_X1Y82          FDCE                                         r  FT245_instTx/DATA_reg_reg[5]/C
                         clock pessimism              0.576     9.081    
                         clock uncertainty           -0.074     9.007    
    SLICE_X1Y82          FDCE (Setup_fdce_C_CE)      -0.205     8.802    FT245_instTx/DATA_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          8.802    
                         arrival time                          -1.198    
  -------------------------------------------------------------------
                         slack                                  7.604    

Slack (MET) :             7.604ns  (required time - arrival time)
  Source:                 FT245_instTx/FSM_sequential_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FT245_instTx/DATA_reg_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.101ns  (logic 0.580ns (27.612%)  route 1.521ns (72.388%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 8.505 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    miMMCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  miMMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    miMMCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  miMMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    miMMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  miMMCM/inst/clkout1_buf/O
                         net (fo=41, routed)          1.609    -0.903    FT245_instTx/CLK
    SLICE_X0Y77          FDCE                                         r  FT245_instTx/FSM_sequential_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.456    -0.447 f  FT245_instTx/FSM_sequential_state_reg_reg[2]/Q
                         net (fo=5, routed)           0.895     0.448    FT245_instTx/state_reg[2]
    SLICE_X0Y77          LUT4 (Prop_lut4_I1_O)        0.124     0.572 r  FT245_instTx/DATA_reg[7]_i_1/O
                         net (fo=8, routed)           0.626     1.198    FT245_instTx/DATA_reg[7]_i_1_n_0
    SLICE_X1Y82          FDCE                                         r  FT245_instTx/DATA_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    miMMCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  miMMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    miMMCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  miMMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    miMMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  miMMCM/inst/clkout1_buf/O
                         net (fo=41, routed)          1.501     8.505    FT245_instTx/CLK
    SLICE_X1Y82          FDCE                                         r  FT245_instTx/DATA_reg_reg[6]/C
                         clock pessimism              0.576     9.081    
                         clock uncertainty           -0.074     9.007    
    SLICE_X1Y82          FDCE (Setup_fdce_C_CE)      -0.205     8.802    FT245_instTx/DATA_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          8.802    
                         arrival time                          -1.198    
  -------------------------------------------------------------------
                         slack                                  7.604    

Slack (MET) :             7.604ns  (required time - arrival time)
  Source:                 FT245_instTx/FSM_sequential_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FT245_instTx/DATA_reg_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.101ns  (logic 0.580ns (27.612%)  route 1.521ns (72.388%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 8.505 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    miMMCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  miMMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    miMMCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  miMMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    miMMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  miMMCM/inst/clkout1_buf/O
                         net (fo=41, routed)          1.609    -0.903    FT245_instTx/CLK
    SLICE_X0Y77          FDCE                                         r  FT245_instTx/FSM_sequential_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.456    -0.447 f  FT245_instTx/FSM_sequential_state_reg_reg[2]/Q
                         net (fo=5, routed)           0.895     0.448    FT245_instTx/state_reg[2]
    SLICE_X0Y77          LUT4 (Prop_lut4_I1_O)        0.124     0.572 r  FT245_instTx/DATA_reg[7]_i_1/O
                         net (fo=8, routed)           0.626     1.198    FT245_instTx/DATA_reg[7]_i_1_n_0
    SLICE_X1Y82          FDCE                                         r  FT245_instTx/DATA_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    miMMCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  miMMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    miMMCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  miMMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    miMMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  miMMCM/inst/clkout1_buf/O
                         net (fo=41, routed)          1.501     8.505    FT245_instTx/CLK
    SLICE_X1Y82          FDCE                                         r  FT245_instTx/DATA_reg_reg[7]/C
                         clock pessimism              0.576     9.081    
                         clock uncertainty           -0.074     9.007    
    SLICE_X1Y82          FDCE (Setup_fdce_C_CE)      -0.205     8.802    FT245_instTx/DATA_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          8.802    
                         arrival time                          -1.198    
  -------------------------------------------------------------------
                         slack                                  7.604    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 FT245_instRx/DATA_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FT245_instTx/DATA_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.128ns (63.220%)  route 0.074ns (36.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    miMMCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  miMMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    miMMCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  miMMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    miMMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  miMMCM/inst/clkout1_buf/O
                         net (fo=41, routed)          0.587    -0.594    FT245_instRx/CLK
    SLICE_X0Y82          FDCE                                         r  FT245_instRx/DATA_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDCE (Prop_fdce_C_Q)         0.128    -0.466 r  FT245_instRx/DATA_reg_reg[6]/Q
                         net (fo=2, routed)           0.074    -0.392    FT245_instTx/DATA_reg_reg[7]_0[6]
    SLICE_X1Y82          FDCE                                         r  FT245_instTx/DATA_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    miMMCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  miMMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    miMMCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  miMMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    miMMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  miMMCM/inst/clkout1_buf/O
                         net (fo=41, routed)          0.855    -0.834    FT245_instTx/CLK
    SLICE_X1Y82          FDCE                                         r  FT245_instTx/DATA_reg_reg[6]/C
                         clock pessimism              0.253    -0.581    
    SLICE_X1Y82          FDCE (Hold_fdce_C_D)         0.022    -0.559    FT245_instTx/DATA_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.559    
                         arrival time                          -0.392    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 FT245_instRx/DATA_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FT245_instTx/DATA_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.128ns (62.427%)  route 0.077ns (37.573%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    miMMCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  miMMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    miMMCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  miMMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    miMMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  miMMCM/inst/clkout1_buf/O
                         net (fo=41, routed)          0.587    -0.594    FT245_instRx/CLK
    SLICE_X0Y82          FDCE                                         r  FT245_instRx/DATA_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDCE (Prop_fdce_C_Q)         0.128    -0.466 r  FT245_instRx/DATA_reg_reg[7]/Q
                         net (fo=2, routed)           0.077    -0.389    FT245_instTx/DATA_reg_reg[7]_0[7]
    SLICE_X1Y82          FDCE                                         r  FT245_instTx/DATA_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    miMMCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  miMMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    miMMCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  miMMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    miMMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  miMMCM/inst/clkout1_buf/O
                         net (fo=41, routed)          0.855    -0.834    FT245_instTx/CLK
    SLICE_X1Y82          FDCE                                         r  FT245_instTx/DATA_reg_reg[7]/C
                         clock pessimism              0.253    -0.581    
    SLICE_X1Y82          FDCE (Hold_fdce_C_D)         0.018    -0.563    FT245_instTx/DATA_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.563    
                         arrival time                          -0.389    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 FT245_instRx/DATA_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FT245_instTx/DATA_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.816%)  route 0.126ns (47.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    miMMCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  miMMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    miMMCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  miMMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    miMMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  miMMCM/inst/clkout1_buf/O
                         net (fo=41, routed)          0.587    -0.594    FT245_instRx/CLK
    SLICE_X0Y82          FDCE                                         r  FT245_instRx/DATA_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDCE (Prop_fdce_C_Q)         0.141    -0.453 r  FT245_instRx/DATA_reg_reg[2]/Q
                         net (fo=2, routed)           0.126    -0.327    FT245_instTx/DATA_reg_reg[7]_0[2]
    SLICE_X0Y83          FDCE                                         r  FT245_instTx/DATA_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    miMMCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  miMMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    miMMCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  miMMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    miMMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  miMMCM/inst/clkout1_buf/O
                         net (fo=41, routed)          0.856    -0.833    FT245_instTx/CLK
    SLICE_X0Y83          FDCE                                         r  FT245_instTx/DATA_reg_reg[2]/C
                         clock pessimism              0.254    -0.579    
    SLICE_X0Y83          FDCE (Hold_fdce_C_D)         0.066    -0.513    FT245_instTx/DATA_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 FT245_instRx/DATA_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FT245_instTx/DATA_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.802%)  route 0.131ns (48.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    miMMCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  miMMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    miMMCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  miMMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    miMMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  miMMCM/inst/clkout1_buf/O
                         net (fo=41, routed)          0.587    -0.594    FT245_instRx/CLK
    SLICE_X0Y82          FDCE                                         r  FT245_instRx/DATA_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDCE (Prop_fdce_C_Q)         0.141    -0.453 r  FT245_instRx/DATA_reg_reg[5]/Q
                         net (fo=2, routed)           0.131    -0.322    FT245_instTx/DATA_reg_reg[7]_0[5]
    SLICE_X1Y82          FDCE                                         r  FT245_instTx/DATA_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    miMMCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  miMMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    miMMCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  miMMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    miMMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  miMMCM/inst/clkout1_buf/O
                         net (fo=41, routed)          0.855    -0.834    FT245_instTx/CLK
    SLICE_X1Y82          FDCE                                         r  FT245_instTx/DATA_reg_reg[5]/C
                         clock pessimism              0.253    -0.581    
    SLICE_X1Y82          FDCE (Hold_fdce_C_D)         0.072    -0.509    FT245_instTx/DATA_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 FT245_instRx/DATA_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FT245_instTx/DATA_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.352%)  route 0.134ns (48.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    miMMCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  miMMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    miMMCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  miMMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    miMMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  miMMCM/inst/clkout1_buf/O
                         net (fo=41, routed)          0.587    -0.594    FT245_instRx/CLK
    SLICE_X0Y82          FDCE                                         r  FT245_instRx/DATA_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDCE (Prop_fdce_C_Q)         0.141    -0.453 r  FT245_instRx/DATA_reg_reg[0]/Q
                         net (fo=2, routed)           0.134    -0.320    FT245_instTx/DATA_reg_reg[7]_0[0]
    SLICE_X0Y83          FDCE                                         r  FT245_instTx/DATA_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    miMMCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  miMMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    miMMCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  miMMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    miMMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  miMMCM/inst/clkout1_buf/O
                         net (fo=41, routed)          0.856    -0.833    FT245_instTx/CLK
    SLICE_X0Y83          FDCE                                         r  FT245_instTx/DATA_reg_reg[0]/C
                         clock pessimism              0.254    -0.579    
    SLICE_X0Y83          FDCE (Hold_fdce_C_D)         0.070    -0.509    FT245_instTx/DATA_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 FT245_instRx/r_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FT245_instRx/r_reg_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.128ns (50.775%)  route 0.124ns (49.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    miMMCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  miMMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    miMMCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  miMMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    miMMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  miMMCM/inst/clkout1_buf/O
                         net (fo=41, routed)          0.583    -0.598    FT245_instRx/CLK
    SLICE_X0Y77          FDPE                                         r  FT245_instRx/r_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDPE (Prop_fdpe_C_Q)         0.128    -0.470 r  FT245_instRx/r_reg_reg[1]/Q
                         net (fo=1, routed)           0.124    -0.346    FT245_instRx/p_0_in[0]
    SLICE_X1Y78          FDPE                                         r  FT245_instRx/r_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    miMMCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  miMMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    miMMCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  miMMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    miMMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  miMMCM/inst/clkout1_buf/O
                         net (fo=41, routed)          0.851    -0.838    FT245_instRx/CLK
    SLICE_X1Y78          FDPE                                         r  FT245_instRx/r_reg_reg[0]/C
                         clock pessimism              0.254    -0.584    
    SLICE_X1Y78          FDPE (Hold_fdpe_C_D)         0.017    -0.567    FT245_instRx/r_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.567    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 FT245_instRx/FSM_sequential_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FT245_instRx/FSM_sequential_state_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.227ns (69.909%)  route 0.098ns (30.091%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    miMMCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  miMMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    miMMCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  miMMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    miMMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  miMMCM/inst/clkout1_buf/O
                         net (fo=41, routed)          0.586    -0.595    FT245_instRx/CLK
    SLICE_X1Y81          FDCE                                         r  FT245_instRx/FSM_sequential_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.128    -0.467 r  FT245_instRx/FSM_sequential_state_reg_reg[2]/Q
                         net (fo=14, routed)          0.098    -0.370    FT245_instRx/state_reg[2]
    SLICE_X1Y81          LUT4 (Prop_lut4_I2_O)        0.099    -0.271 r  FT245_instRx/FSM_sequential_state_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.271    FT245_instRx/FSM_sequential_state_reg[0]_i_1__0_n_0
    SLICE_X1Y81          FDCE                                         r  FT245_instRx/FSM_sequential_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    miMMCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  miMMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    miMMCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  miMMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    miMMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  miMMCM/inst/clkout1_buf/O
                         net (fo=41, routed)          0.854    -0.835    FT245_instRx/CLK
    SLICE_X1Y81          FDCE                                         r  FT245_instRx/FSM_sequential_state_reg_reg[0]/C
                         clock pessimism              0.240    -0.595    
    SLICE_X1Y81          FDCE (Hold_fdce_C_D)         0.092    -0.503    FT245_instRx/FSM_sequential_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 FT245_instTx/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FT245_instTx/FSM_sequential_state_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.227ns (68.632%)  route 0.104ns (31.368%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    miMMCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  miMMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    miMMCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  miMMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    miMMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  miMMCM/inst/clkout1_buf/O
                         net (fo=41, routed)          0.583    -0.598    FT245_instTx/CLK
    SLICE_X0Y77          FDCE                                         r  FT245_instTx/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.128    -0.470 r  FT245_instTx/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=6, routed)           0.104    -0.367    FT245_instTx/state_reg[1]
    SLICE_X0Y77          LUT3 (Prop_lut3_I0_O)        0.099    -0.268 r  FT245_instTx/FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.268    FT245_instTx/FSM_sequential_state_reg[2]_i_1_n_0
    SLICE_X0Y77          FDCE                                         r  FT245_instTx/FSM_sequential_state_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    miMMCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  miMMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    miMMCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  miMMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    miMMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  miMMCM/inst/clkout1_buf/O
                         net (fo=41, routed)          0.850    -0.839    FT245_instTx/CLK
    SLICE_X0Y77          FDCE                                         r  FT245_instTx/FSM_sequential_state_reg_reg[2]/C
                         clock pessimism              0.241    -0.598    
    SLICE_X0Y77          FDCE (Hold_fdce_C_D)         0.092    -0.506    FT245_instTx/FSM_sequential_state_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 FT245_instRx/DATA_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FT245_instTx/DATA_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.416%)  route 0.191ns (57.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    miMMCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  miMMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    miMMCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  miMMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    miMMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  miMMCM/inst/clkout1_buf/O
                         net (fo=41, routed)          0.587    -0.594    FT245_instRx/CLK
    SLICE_X0Y82          FDCE                                         r  FT245_instRx/DATA_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDCE (Prop_fdce_C_Q)         0.141    -0.453 r  FT245_instRx/DATA_reg_reg[4]/Q
                         net (fo=2, routed)           0.191    -0.262    FT245_instTx/DATA_reg_reg[7]_0[4]
    SLICE_X1Y82          FDCE                                         r  FT245_instTx/DATA_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    miMMCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  miMMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    miMMCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  miMMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    miMMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  miMMCM/inst/clkout1_buf/O
                         net (fo=41, routed)          0.855    -0.834    FT245_instTx/CLK
    SLICE_X1Y82          FDCE                                         r  FT245_instTx/DATA_reg_reg[4]/C
                         clock pessimism              0.253    -0.581    
    SLICE_X1Y82          FDCE (Hold_fdce_C_D)         0.070    -0.511    FT245_instTx/DATA_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 Disp_inst/Q_REG_10/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Disp_inst/Q_REG_10/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    miMMCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  miMMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    miMMCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  miMMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    miMMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  miMMCM/inst/clkout1_buf/O
                         net (fo=41, routed)          0.585    -0.596    Disp_inst/CLK
    SLICE_X2Y80          FDRE                                         r  Disp_inst/Q_REG_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  Disp_inst/Q_REG_10/Q
                         net (fo=1, routed)           0.114    -0.318    Disp_inst/Q_REG_10_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.208 r  Disp_inst/Mcount_Q_REG_cy_8_Q_CARRY4/O[2]
                         net (fo=1, routed)           0.000    -0.208    Disp_inst/Mcount_Q_REG_xor_10_Q_n_0
    SLICE_X2Y80          FDRE                                         r  Disp_inst/Q_REG_10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    miMMCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  miMMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    miMMCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  miMMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    miMMCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  miMMCM/inst/clkout1_buf/O
                         net (fo=41, routed)          0.853    -0.836    Disp_inst/CLK
    SLICE_X2Y80          FDRE                                         r  Disp_inst/Q_REG_10/C
                         clock pessimism              0.240    -0.596    
    SLICE_X2Y80          FDRE (Hold_fdre_C_D)         0.134    -0.462    Disp_inst/Q_REG_10
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { miMMCM/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    miMMCM/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  miMMCM/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y78      Disp_inst/Q_REG_0/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y78      Disp_inst/Q_REG_1/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y80      Disp_inst/Q_REG_10/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y80      Disp_inst/Q_REG_11/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y81      Disp_inst/Q_REG_12/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y78      Disp_inst/Q_REG_2/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y78      Disp_inst/Q_REG_3/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y79      Disp_inst/Q_REG_4/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  miMMCM/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y78      Disp_inst/Q_REG_0/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y78      Disp_inst/Q_REG_0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y78      Disp_inst/Q_REG_1/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y78      Disp_inst/Q_REG_1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y80      Disp_inst/Q_REG_10/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y80      Disp_inst/Q_REG_11/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y81      Disp_inst/Q_REG_12/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y78      Disp_inst/Q_REG_2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y78      Disp_inst/Q_REG_2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y78      Disp_inst/Q_REG_3/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y82      FT245_instRx/DATA_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y82      FT245_instRx/DATA_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y82      FT245_instRx/DATA_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y82      FT245_instRx/DATA_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y82      FT245_instRx/DATA_reg_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y82      FT245_instRx/DATA_reg_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y82      FT245_instRx/DATA_reg_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y82      FT245_instRx/DATA_reg_reg[7]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y83      FT245_instTx/DATA_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y82      FT245_instTx/DATA_reg_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { miMMCM/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    miMMCM/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  miMMCM/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  miMMCM/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  miMMCM/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  miMMCM/inst/mmcm_adv_inst/CLKFBOUT



