

================================================================
== Vitis HLS Report for 'spmv_Pipeline_L2'
================================================================
* Date:           Fri Oct 21 20:26:59 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        spmv_base
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.274 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- L2      |        ?|        ?|        48|         40|          1|     ?|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    907|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    5|     348|    711|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    708|    -|
|Register         |        -|    -|     881|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    5|    1229|   2326|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    2|       1|      4|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance             |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_5_full_dsp_1_U1  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U2   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                              |                                |        0|   5|  348|  711|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |add_ln18_1_fu_507_p2             |         +|   0|  0|  71|          64|           2|
    |add_ln18_2_fu_518_p2             |         +|   0|  0|  71|          64|           2|
    |add_ln18_3_fu_529_p2             |         +|   0|  0|  71|          64|           3|
    |add_ln18_4_fu_540_p2             |         +|   0|  0|  71|          64|           3|
    |add_ln18_5_fu_551_p2             |         +|   0|  0|  71|          64|           3|
    |add_ln18_6_fu_562_p2             |         +|   0|  0|  71|          64|           3|
    |add_ln18_7_fu_770_p2             |         +|   0|  0|  71|          64|           4|
    |add_ln18_fu_496_p2               |         +|   0|  0|  71|          64|           1|
    |add_ln21_1_fu_594_p2             |         +|   0|  0|  13|           4|           2|
    |add_ln21_2_fu_620_p2             |         +|   0|  0|  13|           4|           2|
    |add_ln21_3_fu_646_p2             |         +|   0|  0|  13|           4|           3|
    |add_ln21_4_fu_672_p2             |         +|   0|  0|  13|           4|           3|
    |add_ln21_5_fu_698_p2             |         +|   0|  0|  13|           4|           3|
    |add_ln21_6_fu_724_p2             |         +|   0|  0|  13|           4|           3|
    |add_ln21_fu_578_p2               |         +|   0|  0|  13|           4|           1|
    |ap_predicate_tran43to50_state41  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_tran43to51_state41  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_tran43to52_state41  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_tran43to53_state41  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_tran43to54_state41  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_tran43to55_state41  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_tran43to56_state41  |       and|   0|  0|   2|           1|           1|
    |icmp_ln18_1_fu_502_p2            |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln18_2_fu_513_p2            |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln18_3_fu_524_p2            |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln18_4_fu_535_p2            |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln18_5_fu_546_p2            |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln18_6_fu_557_p2            |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln18_7_fu_568_p2            |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln18_fu_481_p2              |      icmp|   0|  0|  29|          64|          64|
    |ap_enable_pp0                    |       xor|   0|  0|   2|           1|           2|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0| 907|        1060|         559|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+-----+-----------+-----+-----------+
    |            Name            | LUT | Input Size| Bits| Total Bits|
    +----------------------------+-----+-----------+-----+-----------+
    |UnifiedRetVal_reg_387       |   42|          8|    3|         24|
    |ap_NS_fsm                   |  221|         51|    1|         51|
    |ap_enable_reg_pp0_iter1     |    9|          2|    1|          2|
    |ap_exit_tran_regpp0         |   42|          8|    3|         24|
    |ap_return                   |    9|          2|    3|          6|
    |ap_sig_allocacmp_y0_0_load  |    9|          2|   32|         64|
    |columnIndex_address0        |   48|          9|    4|         36|
    |grp_fu_424_p0               |   48|          9|   32|        288|
    |grp_fu_424_p1               |   42|          8|   32|        256|
    |grp_fu_428_p0               |   48|          9|   32|        288|
    |grp_fu_428_p1               |   48|          9|   32|        288|
    |grp_load_fu_432_p1          |   14|          3|   32|         96|
    |k_1_0_fu_108                |    9|          2|   64|        128|
    |values_address0             |   48|          9|    4|         36|
    |x_address0                  |   48|          9|    2|         18|
    |y0_0_fu_104                 |    9|          2|   32|         64|
    |y0_0_out                    |   14|          3|   32|         96|
    +----------------------------+-----+-----------+-----+-----------+
    |Total                       |  708|        145|  341|       1765|
    +----------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |UnifiedRetVal_reg_387              |   3|   0|    3|          0|
    |ap_CS_fsm                          |  50|   0|   50|          0|
    |ap_enable_reg_pp0_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_exit_tran_regpp0                |   3|   0|    8|          5|
    |ap_return_preg                     |   3|   0|    3|          0|
    |icmp_ln18_1_reg_841                |   1|   0|    1|          0|
    |icmp_ln18_1_reg_841_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln18_2_reg_845                |   1|   0|    1|          0|
    |icmp_ln18_2_reg_845_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln18_3_reg_849                |   1|   0|    1|          0|
    |icmp_ln18_3_reg_849_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln18_4_reg_853                |   1|   0|    1|          0|
    |icmp_ln18_4_reg_853_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln18_5_reg_857                |   1|   0|    1|          0|
    |icmp_ln18_5_reg_857_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln18_6_reg_861                |   1|   0|    1|          0|
    |icmp_ln18_6_reg_861_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln18_7_reg_865                |   1|   0|    1|          0|
    |icmp_ln18_7_reg_865_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln18_reg_816                  |   1|   0|    1|          0|
    |icmp_ln18_reg_816_pp0_iter1_reg    |   1|   0|    1|          0|
    |k_1_0_fu_108                       |  64|   0|   64|          0|
    |k_1_0_load_reg_811                 |  64|   0|   64|          0|
    |mul_1_reg_1005                     |  32|   0|   32|          0|
    |mul_2_reg_1035                     |  32|   0|   32|          0|
    |mul_3_reg_1055                     |  32|   0|   32|          0|
    |mul_4_reg_1070                     |  32|   0|   32|          0|
    |mul_6_reg_1085                     |  32|   0|   32|          0|
    |mul_7_reg_1090                     |  32|   0|   32|          0|
    |reg_437                            |  32|   0|   32|          0|
    |reg_441                            |  32|   0|   32|          0|
    |reg_445                            |  32|   0|   32|          0|
    |reg_449                            |  32|   0|   32|          0|
    |reg_454                            |  32|   0|   32|          0|
    |sext_ln18_1_cast_reg_799           |  64|   0|   64|          0|
    |trunc_ln21_reg_820                 |   4|   0|    4|          0|
    |y0_0_fu_104                        |  32|   0|   32|          0|
    |y0_0_load_reg_999                  |  32|   0|   32|          0|
    |y0_1_1_reg_1095                    |  32|   0|   32|          0|
    |y0_1_2_reg_1101                    |  32|   0|   32|          0|
    |y0_1_3_reg_1107                    |  32|   0|   32|          0|
    |y0_1_4_reg_1113                    |  32|   0|   32|          0|
    |y0_1_5_reg_1119                    |  32|   0|   32|          0|
    |y0_1_6_reg_1125                    |  32|   0|   32|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 881|   0|  886|          5|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+----------------------+-----+-----+------------+------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  spmv_Pipeline_L2|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  spmv_Pipeline_L2|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  spmv_Pipeline_L2|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  spmv_Pipeline_L2|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  spmv_Pipeline_L2|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  spmv_Pipeline_L2|  return value|
|ap_return             |  out|    3|  ap_ctrl_hs|  spmv_Pipeline_L2|  return value|
|sext_ln18             |   in|   32|     ap_none|         sext_ln18|        scalar|
|sext_ln18_1           |   in|   32|     ap_none|       sext_ln18_1|        scalar|
|values_address0       |  out|    4|   ap_memory|            values|         array|
|values_ce0            |  out|    1|   ap_memory|            values|         array|
|values_q0             |   in|   32|   ap_memory|            values|         array|
|columnIndex_address0  |  out|    4|   ap_memory|       columnIndex|         array|
|columnIndex_ce0       |  out|    1|   ap_memory|       columnIndex|         array|
|columnIndex_q0        |   in|   32|   ap_memory|       columnIndex|         array|
|x_address0            |  out|    2|   ap_memory|                 x|         array|
|x_ce0                 |  out|    1|   ap_memory|                 x|         array|
|x_q0                  |   in|   32|   ap_memory|                 x|         array|
|y0_0_out              |  out|   32|      ap_vld|          y0_0_out|       pointer|
|y0_0_out_ap_vld       |  out|    1|      ap_vld|          y0_0_out|       pointer|
|y0_1_6_out            |  out|   32|      ap_vld|        y0_1_6_out|       pointer|
|y0_1_6_out_ap_vld     |  out|    1|      ap_vld|        y0_1_6_out|       pointer|
|y0_1_5_out            |  out|   32|      ap_vld|        y0_1_5_out|       pointer|
|y0_1_5_out_ap_vld     |  out|    1|      ap_vld|        y0_1_5_out|       pointer|
|y0_1_4_out            |  out|   32|      ap_vld|        y0_1_4_out|       pointer|
|y0_1_4_out_ap_vld     |  out|    1|      ap_vld|        y0_1_4_out|       pointer|
|y0_1_3_out            |  out|   32|      ap_vld|        y0_1_3_out|       pointer|
|y0_1_3_out_ap_vld     |  out|    1|      ap_vld|        y0_1_3_out|       pointer|
|y0_1_2_out            |  out|   32|      ap_vld|        y0_1_2_out|       pointer|
|y0_1_2_out_ap_vld     |  out|    1|      ap_vld|        y0_1_2_out|       pointer|
|y0_1_1_out            |  out|   32|      ap_vld|        y0_1_1_out|       pointer|
|y0_1_1_out_ap_vld     |  out|    1|      ap_vld|        y0_1_1_out|       pointer|
|y0_1_out              |  out|   32|      ap_vld|          y0_1_out|       pointer|
|y0_1_out_ap_vld       |  out|    1|      ap_vld|          y0_1_out|       pointer|
+----------------------+-----+-----+------------+------------------+--------------+

