// Seed: 1845486233
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire module_0;
  always @(1) id_1 = 1'b0;
endmodule
module module_1 (
    input  wand  id_0,
    output logic id_1
);
  wire id_3;
  always @(1 or negedge 1)
    if (1) begin
      id_1 <= 1 == "";
    end
  module_0(
      id_3, id_3, id_3, id_3, id_3, id_3
  );
endmodule
