--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 11
-n 3 -fastpaths -xml top_ml410.twx top_ml410.ncd -o top_ml410.twr top_ml410.pcf
-ucf ml410.ucf

Design file:              top_ml410.ncd
Physical constraint file: top_ml410.pcf
Device,package,speed:     xc4vfx60,ff1152,-11 (PRODUCTION 1.71 2013-10-13, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
1 logic loop found and disabled.

  ----------------------------------------------------------------------
 ! Warning: The following connections close logic loops, and some paths !
 !          through these connections may not be analyzed. To better    !
 !          understand the logic associated with these loops, run a     !
 !          Analyze Against User-Defined End-Point Analysis inside      !
 !          Timing Analyzer (timingan) with the listed signal as a      !
 !          source NET (*signal_name). The Timing Report will display   !
 !          all the paths associated with this signal and the logic     !
 !          loop will be reported.                                      !
 !                                                                      !
 ! Signal                            Driver            Load             !
 ! --------------------------------  ----------------  ---------------- !
 ! pt_cache2.u_cache/write_toggle15  SLICE_X43Y207.X   SLICE_X42Y206.F2 !
  ---------------------------------------------------------------------- 


================================================================================
Timing constraint: TS_board_clk = PERIOD TIMEGRP "board_clk" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   6.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_board_clk = PERIOD TIMEGRP "board_clk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 6.666ns (150.015MHz) (Tdcmpc)
  Physical resource: DCM_AUTOCALIBRATION_u1_plasma_top/u0_clk/DCM_BASE0/u1_plasma_top/u0_clk/DCM_BASE0/CLKIN
  Logical resource: DCM_AUTOCALIBRATION_u1_plasma_top/u0_clk/DCM_BASE0/u1_plasma_top/u0_clk/DCM_BASE0/CLKIN
  Location pin: DCM_ADV_X0Y11.CLKIN
  Clock network: u1_plasma_top/sys_clk_in1
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 6.666ns (150.015MHz) (Tdcmpco)
  Physical resource: DCM_AUTOCALIBRATION_u1_plasma_top/u0_clk/DCM_BASE0/u1_plasma_top/u0_clk/DCM_BASE0/CLK0
  Logical resource: DCM_AUTOCALIBRATION_u1_plasma_top/u0_clk/DCM_BASE0/u1_plasma_top/u0_clk/DCM_BASE0/CLK0
  Location pin: DCM_ADV_X0Y11.CLK0
  Clock network: u1_plasma_top/u0_clk/clk0_bufg_in
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: DCM_AUTOCALIBRATION_u1_plasma_top/u0_clk/DCM_BASE0/u1_plasma_top/u0_clk/DCM_BASE0/CLKIN
  Logical resource: DCM_AUTOCALIBRATION_u1_plasma_top/u0_clk/DCM_BASE0/u1_plasma_top/u0_clk/DCM_BASE0/CLKIN
  Location pin: DCM_ADV_X0Y11.CLKIN
  Clock network: u1_plasma_top/sys_clk_in1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_u1_plasma_top_u0_clk_clk_2x_bufg_in = PERIOD TIMEGRP      
   "u1_plasma_top_u0_clk_clk_2x_bufg_in" TS_board_clk / 0.791666667 HIGH        
 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 117 paths analyzed, 53 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.198ns.
--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_write2_40 (SLICE_X18Y206.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.058ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/data_write2_24 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_write2_40 (FF)
  Requirement:          6.005ns
  Data Path Delay:      2.643ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         u1_plasma_top/clk_2x falling at 12.941ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 18.946ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u1_plasma_top/u2_ddr/u2_ddr/data_write2_24 to u1_plasma_top/u2_ddr/u2_ddr/data_write2_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y167.YQ     Tcko                  0.262   u1_plasma_top/u2_ddr/u2_ddr/data_write2<25>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_24
    SLICE_X18Y206.BY     net (fanout=1)        2.102   u1_plasma_top/u2_ddr/u2_ddr/data_write2<24>
    SLICE_X18Y206.CLK    Tdick                 0.279   u1_plasma_top/u2_ddr/u2_ddr/data_write2<41>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_40
    -------------------------------------------------  ---------------------------
    Total                                      2.643ns (0.541ns logic, 2.102ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_write2_39 (SLICE_X17Y207.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.283ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/data_write2_23 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_write2_39 (FF)
  Requirement:          6.005ns
  Data Path Delay:      2.418ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         u1_plasma_top/clk_2x falling at 12.941ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 18.946ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u1_plasma_top/u2_ddr/u2_ddr/data_write2_23 to u1_plasma_top/u2_ddr/u2_ddr/data_write2_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y157.XQ     Tcko                  0.262   u1_plasma_top/u2_ddr/u2_ddr/data_write2<23>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_23
    SLICE_X17Y207.BX     net (fanout=1)        1.874   u1_plasma_top/u2_ddr/u2_ddr/data_write2<23>
    SLICE_X17Y207.CLK    Tdick                 0.282   u1_plasma_top/u2_ddr/u2_ddr/data_write2<39>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_39
    -------------------------------------------------  ---------------------------
    Total                                      2.418ns (0.544ns logic, 1.874ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_write2_42 (SLICE_X19Y205.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.320ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/data_write2_26 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_write2_42 (FF)
  Requirement:          6.005ns
  Data Path Delay:      2.381ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         u1_plasma_top/clk_2x falling at 12.941ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 18.946ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u1_plasma_top/u2_ddr/u2_ddr/data_write2_26 to u1_plasma_top/u2_ddr/u2_ddr/data_write2_42
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y161.YQ     Tcko                  0.244   u1_plasma_top/u2_ddr/u2_ddr/data_write2<27>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_26
    SLICE_X19Y205.BY     net (fanout=1)        1.845   u1_plasma_top/u2_ddr/u2_ddr/data_write2<26>
    SLICE_X19Y205.CLK    Tdick                 0.292   u1_plasma_top/u2_ddr/u2_ddr/data_write2<43>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_42
    -------------------------------------------------  ---------------------------
    Total                                      2.381ns (0.536ns logic, 1.845ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_u1_plasma_top_u0_clk_clk_2x_bufg_in = PERIOD TIMEGRP
        "u1_plasma_top_u0_clk_clk_2x_bufg_in" TS_board_clk / 0.791666667 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_read_31 (SLICE_X32Y210.CE), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.272ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_31 (FF)
  Requirement:          0.310ns
  Data Path Delay:      1.259ns (Levels of Logic = 1)
  Clock Path Skew:      -0.007ns (0.896 - 0.903)
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2 to u1_plasma_top/u2_ddr/u2_ddr/data_read_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y218.YQ     Tcko                  0.268   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<2>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2
    SLICE_X34Y218.F4     net (fanout=5)        0.301   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<2>
    SLICE_X34Y218.X      Tilo                  0.153   u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and00001
    SLICE_X32Y210.CE     net (fanout=8)        0.539   u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000
    SLICE_X32Y210.CLK    Tckce       (-Th)     0.002   u1_plasma_top/u2_ddr/u2_ddr/data_read<31>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_31
    -------------------------------------------------  ---------------------------
    Total                                      1.259ns (0.419ns logic, 0.840ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.485ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_31 (FF)
  Requirement:          0.310ns
  Data Path Delay:      1.472ns (Levels of Logic = 1)
  Clock Path Skew:      -0.007ns (0.896 - 0.903)
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1 to u1_plasma_top/u2_ddr/u2_ddr/data_read_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y219.XQ     Tcko                  0.283   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<1>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1
    SLICE_X34Y218.F1     net (fanout=6)        0.499   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<1>
    SLICE_X34Y218.X      Tilo                  0.153   u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and00001
    SLICE_X32Y210.CE     net (fanout=8)        0.539   u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000
    SLICE_X32Y210.CLK    Tckce       (-Th)     0.002   u1_plasma_top/u2_ddr/u2_ddr/data_read<31>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_31
    -------------------------------------------------  ---------------------------
    Total                                      1.472ns (0.434ns logic, 1.038ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.807ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_31 (FF)
  Requirement:          0.310ns
  Data Path Delay:      1.810ns (Levels of Logic = 1)
  Clock Path Skew:      0.009ns (0.896 - 0.887)
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0 to u1_plasma_top/u2_ddr/u2_ddr/data_read_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y218.YQ     Tcko                  0.283   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<0>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0
    SLICE_X34Y218.F2     net (fanout=7)        0.837   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<0>
    SLICE_X34Y218.X      Tilo                  0.153   u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and00001
    SLICE_X32Y210.CE     net (fanout=8)        0.539   u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000
    SLICE_X32Y210.CLK    Tckce       (-Th)     0.002   u1_plasma_top/u2_ddr/u2_ddr/data_read<31>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_31
    -------------------------------------------------  ---------------------------
    Total                                      1.810ns (0.434ns logic, 1.376ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_read_30 (SLICE_X32Y210.CE), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.272ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_30 (FF)
  Requirement:          0.310ns
  Data Path Delay:      1.259ns (Levels of Logic = 1)
  Clock Path Skew:      -0.007ns (0.896 - 0.903)
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2 to u1_plasma_top/u2_ddr/u2_ddr/data_read_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y218.YQ     Tcko                  0.268   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<2>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2
    SLICE_X34Y218.F4     net (fanout=5)        0.301   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<2>
    SLICE_X34Y218.X      Tilo                  0.153   u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and00001
    SLICE_X32Y210.CE     net (fanout=8)        0.539   u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000
    SLICE_X32Y210.CLK    Tckce       (-Th)     0.002   u1_plasma_top/u2_ddr/u2_ddr/data_read<31>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_30
    -------------------------------------------------  ---------------------------
    Total                                      1.259ns (0.419ns logic, 0.840ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.485ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_30 (FF)
  Requirement:          0.310ns
  Data Path Delay:      1.472ns (Levels of Logic = 1)
  Clock Path Skew:      -0.007ns (0.896 - 0.903)
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1 to u1_plasma_top/u2_ddr/u2_ddr/data_read_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y219.XQ     Tcko                  0.283   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<1>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1
    SLICE_X34Y218.F1     net (fanout=6)        0.499   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<1>
    SLICE_X34Y218.X      Tilo                  0.153   u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and00001
    SLICE_X32Y210.CE     net (fanout=8)        0.539   u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000
    SLICE_X32Y210.CLK    Tckce       (-Th)     0.002   u1_plasma_top/u2_ddr/u2_ddr/data_read<31>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_30
    -------------------------------------------------  ---------------------------
    Total                                      1.472ns (0.434ns logic, 1.038ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.807ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_30 (FF)
  Requirement:          0.310ns
  Data Path Delay:      1.810ns (Levels of Logic = 1)
  Clock Path Skew:      0.009ns (0.896 - 0.887)
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0 to u1_plasma_top/u2_ddr/u2_ddr/data_read_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y218.YQ     Tcko                  0.283   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<0>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0
    SLICE_X34Y218.F2     net (fanout=7)        0.837   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<0>
    SLICE_X34Y218.X      Tilo                  0.153   u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and00001
    SLICE_X32Y210.CE     net (fanout=8)        0.539   u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000
    SLICE_X32Y210.CLK    Tckce       (-Th)     0.002   u1_plasma_top/u2_ddr/u2_ddr/data_read<31>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_30
    -------------------------------------------------  ---------------------------
    Total                                      1.810ns (0.434ns logic, 1.376ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_read_9 (SLICE_X32Y209.CE), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.398ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_9 (FF)
  Requirement:          0.310ns
  Data Path Delay:      1.382ns (Levels of Logic = 1)
  Clock Path Skew:      -0.010ns (0.893 - 0.903)
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2 to u1_plasma_top/u2_ddr/u2_ddr/data_read_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y218.YQ     Tcko                  0.268   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<2>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2
    SLICE_X35Y218.F4     net (fanout=5)        0.301   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<2>
    SLICE_X35Y218.X      Tilo                  0.152   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<2>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and00001
    SLICE_X32Y209.CE     net (fanout=8)        0.663   u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and0000
    SLICE_X32Y209.CLK    Tckce       (-Th)     0.002   u1_plasma_top/u2_ddr/u2_ddr/data_read<9>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_9
    -------------------------------------------------  ---------------------------
    Total                                      1.382ns (0.418ns logic, 0.964ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.611ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_9 (FF)
  Requirement:          0.310ns
  Data Path Delay:      1.595ns (Levels of Logic = 1)
  Clock Path Skew:      -0.010ns (0.893 - 0.903)
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1 to u1_plasma_top/u2_ddr/u2_ddr/data_read_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y219.XQ     Tcko                  0.283   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<1>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1
    SLICE_X35Y218.F1     net (fanout=6)        0.499   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<1>
    SLICE_X35Y218.X      Tilo                  0.152   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<2>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and00001
    SLICE_X32Y209.CE     net (fanout=8)        0.663   u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and0000
    SLICE_X32Y209.CLK    Tckce       (-Th)     0.002   u1_plasma_top/u2_ddr/u2_ddr/data_read<9>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_9
    -------------------------------------------------  ---------------------------
    Total                                      1.595ns (0.433ns logic, 1.162ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.937ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_9 (FF)
  Requirement:          0.310ns
  Data Path Delay:      1.937ns (Levels of Logic = 1)
  Clock Path Skew:      0.006ns (0.893 - 0.887)
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0 to u1_plasma_top/u2_ddr/u2_ddr/data_read_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y218.YQ     Tcko                  0.283   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<0>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0
    SLICE_X35Y218.F2     net (fanout=7)        0.841   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<0>
    SLICE_X35Y218.X      Tilo                  0.152   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<2>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and00001
    SLICE_X32Y209.CE     net (fanout=8)        0.663   u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and0000
    SLICE_X32Y209.CLK    Tckce       (-Th)     0.002   u1_plasma_top/u2_ddr/u2_ddr/data_read<9>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_9
    -------------------------------------------------  ---------------------------
    Total                                      1.937ns (0.433ns logic, 1.504ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_u1_plasma_top_u0_clk_clk_2x_bufg_in = PERIOD TIMEGRP
        "u1_plasma_top_u0_clk_clk_2x_bufg_in" TS_board_clk / 0.791666667 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 11.469ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.631ns
  Low pulse: 6.315ns
  Low pulse limit: 0.581ns (Trpw)
  Physical resource: u1_plasma_top/u2_ddr/u2_ddr/byte_we_reg2<2>/SR
  Logical resource: u1_plasma_top/u2_ddr/u2_ddr/byte_we_reg2_2/SR
  Location pin: SLICE_X35Y215.SR
  Clock network: u1_plasma_top/reset
--------------------------------------------------------------------------------
Slack: 11.469ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.631ns
  High pulse: 6.315ns
  High pulse limit: 0.581ns (Trpw)
  Physical resource: u1_plasma_top/u2_ddr/u2_ddr/byte_we_reg2<2>/SR
  Logical resource: u1_plasma_top/u2_ddr/u2_ddr/byte_we_reg2_2/SR
  Location pin: SLICE_X35Y215.SR
  Clock network: u1_plasma_top/reset
--------------------------------------------------------------------------------
Slack: 11.469ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.631ns
  Low pulse: 6.315ns
  Low pulse limit: 0.581ns (Trpw)
  Physical resource: u1_plasma_top/u2_ddr/u2_ddr/byte_we_reg2<3>/SR
  Logical resource: u1_plasma_top/u2_ddr/u2_ddr/byte_we_reg2_3/SR
  Location pin: SLICE_X35Y216.SR
  Clock network: u1_plasma_top/reset
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 
TS_u1_plasma_top_u0_clk_clk_2x_bufg_in * 2 PHASE         0.31 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 112140758 paths analyzed, 5213 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  25.168ns.
--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_reg_1 (SLICE_X56Y164.F1), 1190081 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.095ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_15 (FF)
  Destination:          u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_reg_1 (FF)
  Requirement:          25.263ns
  Data Path Delay:      24.917ns (Levels of Logic = 17)
  Clock Path Skew:      -0.251ns (1.523 - 1.774)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk rising at 25.573ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_15 to u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y168.XQ     Tcko                  0.307   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<15>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_15
    SLICE_X38Y116.G1     net (fanout=26)       3.291   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<15>
    SLICE_X38Y116.Y      Tilo                  0.166   N1097
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/rs_index<4>_SW0
    SLICE_X39Y109.G4     net (fanout=3)        0.477   N284
    SLICE_X39Y109.Y      Tilo                  0.165   N1133
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_source_out_or0000_SW0_SW1
    SLICE_X39Y109.F1     net (fanout=1)        0.469   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_source_out_or0000_SW0_SW1/O
    SLICE_X39Y109.X      Tilo                  0.165   N1133
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_source_out_or0000_SW3
    SLICE_X30Y126.G3     net (fanout=1)        1.001   N1133
    SLICE_X30Y126.Y      Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/reg_dest_out<13>8
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_source_out_or0000
    SLICE_X19Y68.F1      net (fanout=32)       3.403   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_source_out_or0000
    SLICE_X19Y68.X       Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/reg_source<18>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_source_out<18>1
    SLICE_X34Y130.G2     net (fanout=2)        1.943   u1_plasma_top/u1_plasma/u1_cpu/reg_source<18>
    SLICE_X34Y130.COUT   Topcyg                0.478   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<9>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_lut<9>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<9>
    SLICE_X34Y131.CIN    net (fanout=1)        0.000   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<9>
    SLICE_X34Y131.COUT   Tbyp                  0.076   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<11>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<10>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<11>
    SLICE_X34Y132.CIN    net (fanout=1)        0.000   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<11>
    SLICE_X34Y132.COUT   Tbyp                  0.076   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<13>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<12>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<13>
    SLICE_X34Y133.CIN    net (fanout=1)        0.000   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<13>
    SLICE_X34Y133.COUT   Tbyp                  0.076   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<15>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<14>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<15>
    SLICE_X19Y191.G2     net (fanout=7)        1.950   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<15>
    SLICE_X19Y191.Y      Tilo                  0.165   N690
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/branch_func<2>_SW0
    SLICE_X19Y190.G1     net (fanout=5)        0.358   N306
    SLICE_X19Y190.XMUX   Tif5x                 0.488   u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/N01
                                                       u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_next_mux0001<29>11_F
                                                       u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_next_mux0001<29>11
    SLICE_X19Y144.F1     net (fanout=14)       1.431   u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/N01
    SLICE_X19Y144.X      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/N20
                                                       u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_future<28>11
    SLICE_X35Y185.G1     net (fanout=2)        1.751   u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/N20
    SLICE_X35Y185.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_reg<28>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_var_mux0003<26>_SW0
    SLICE_X35Y185.F4     net (fanout=1)        0.136   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_var_mux0003<26>_SW0/O
    SLICE_X35Y185.X      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_reg<28>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_var_mux0003<26>
    SLICE_X21Y201.F4     net (fanout=2)        1.188   u1_plasma_top/u1_plasma/address_next<28>
    SLICE_X21Y201.X      Tilo                  0.165   N549
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access_cmp_eq0000152_SW0
    SLICE_X39Y206.G3     net (fanout=12)       1.231   N549
    SLICE_X39Y206.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_reg<26>
                                                       u1_plasma_top/u1_plasma/Mmux_cache_ram_data_w1011
    SLICE_X56Y164.F1     net (fanout=16)       2.787   u1_plasma_top/u1_plasma/N0
    SLICE_X56Y164.CLK    Tfck                  0.183   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_reg<1>
                                                       u1_plasma_top/u1_plasma/Mmux_cache_ram_data_w241
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_reg_1
    -------------------------------------------------  ---------------------------
    Total                                     24.917ns (3.501ns logic, 21.416ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.101ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_15 (FF)
  Destination:          u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_reg_1 (FF)
  Requirement:          25.263ns
  Data Path Delay:      24.911ns (Levels of Logic = 17)
  Clock Path Skew:      -0.251ns (1.523 - 1.774)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk rising at 25.573ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_15 to u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y168.XQ     Tcko                  0.307   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<15>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_15
    SLICE_X38Y116.G1     net (fanout=26)       3.291   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<15>
    SLICE_X38Y116.Y      Tilo                  0.166   N1097
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/rs_index<4>_SW0
    SLICE_X39Y109.G4     net (fanout=3)        0.477   N284
    SLICE_X39Y109.Y      Tilo                  0.165   N1133
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_source_out_or0000_SW0_SW1
    SLICE_X39Y109.F1     net (fanout=1)        0.469   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_source_out_or0000_SW0_SW1/O
    SLICE_X39Y109.X      Tilo                  0.165   N1133
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_source_out_or0000_SW3
    SLICE_X30Y126.G3     net (fanout=1)        1.001   N1133
    SLICE_X30Y126.Y      Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/reg_dest_out<13>8
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_source_out_or0000
    SLICE_X19Y68.F1      net (fanout=32)       3.403   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_source_out_or0000
    SLICE_X19Y68.X       Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/reg_source<18>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_source_out<18>1
    SLICE_X34Y130.G2     net (fanout=2)        1.943   u1_plasma_top/u1_plasma/u1_cpu/reg_source<18>
    SLICE_X34Y130.COUT   Topcyg                0.478   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<9>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_lut<9>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<9>
    SLICE_X34Y131.CIN    net (fanout=1)        0.000   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<9>
    SLICE_X34Y131.COUT   Tbyp                  0.076   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<11>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<10>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<11>
    SLICE_X34Y132.CIN    net (fanout=1)        0.000   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<11>
    SLICE_X34Y132.COUT   Tbyp                  0.076   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<13>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<12>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<13>
    SLICE_X34Y133.CIN    net (fanout=1)        0.000   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<13>
    SLICE_X34Y133.COUT   Tbyp                  0.076   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<15>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<14>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<15>
    SLICE_X19Y191.G2     net (fanout=7)        1.950   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<15>
    SLICE_X19Y191.Y      Tilo                  0.165   N690
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/branch_func<2>_SW0
    SLICE_X19Y190.F1     net (fanout=5)        0.358   N306
    SLICE_X19Y190.XMUX   Tif5x                 0.482   u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/N01
                                                       u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_next_mux0001<29>11_G
                                                       u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_next_mux0001<29>11
    SLICE_X19Y144.F1     net (fanout=14)       1.431   u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/N01
    SLICE_X19Y144.X      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/N20
                                                       u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_future<28>11
    SLICE_X35Y185.G1     net (fanout=2)        1.751   u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/N20
    SLICE_X35Y185.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_reg<28>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_var_mux0003<26>_SW0
    SLICE_X35Y185.F4     net (fanout=1)        0.136   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_var_mux0003<26>_SW0/O
    SLICE_X35Y185.X      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_reg<28>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_var_mux0003<26>
    SLICE_X21Y201.F4     net (fanout=2)        1.188   u1_plasma_top/u1_plasma/address_next<28>
    SLICE_X21Y201.X      Tilo                  0.165   N549
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access_cmp_eq0000152_SW0
    SLICE_X39Y206.G3     net (fanout=12)       1.231   N549
    SLICE_X39Y206.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_reg<26>
                                                       u1_plasma_top/u1_plasma/Mmux_cache_ram_data_w1011
    SLICE_X56Y164.F1     net (fanout=16)       2.787   u1_plasma_top/u1_plasma/N0
    SLICE_X56Y164.CLK    Tfck                  0.183   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_reg<1>
                                                       u1_plasma_top/u1_plasma/Mmux_cache_ram_data_w241
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_reg_1
    -------------------------------------------------  ---------------------------
    Total                                     24.911ns (3.495ns logic, 21.416ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.126ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_15 (FF)
  Destination:          u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_reg_1 (FF)
  Requirement:          25.263ns
  Data Path Delay:      24.886ns (Levels of Logic = 16)
  Clock Path Skew:      -0.251ns (1.523 - 1.774)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk rising at 25.573ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_15 to u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y168.XQ     Tcko                  0.307   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<15>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_15
    SLICE_X38Y116.G1     net (fanout=26)       3.291   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<15>
    SLICE_X38Y116.Y      Tilo                  0.166   N1097
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/rs_index<4>_SW0
    SLICE_X39Y109.G4     net (fanout=3)        0.477   N284
    SLICE_X39Y109.Y      Tilo                  0.165   N1133
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_source_out_or0000_SW0_SW1
    SLICE_X39Y109.F1     net (fanout=1)        0.469   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_source_out_or0000_SW0_SW1/O
    SLICE_X39Y109.X      Tilo                  0.165   N1133
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_source_out_or0000_SW3
    SLICE_X30Y126.G3     net (fanout=1)        1.001   N1133
    SLICE_X30Y126.Y      Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/reg_dest_out<13>8
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_source_out_or0000
    SLICE_X19Y68.G1      net (fanout=32)       3.403   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_source_out_or0000
    SLICE_X19Y68.Y       Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/reg_source<18>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_source_out<21>1
    SLICE_X34Y131.F4     net (fanout=2)        1.975   u1_plasma_top/u1_plasma/u1_cpu/reg_source<21>
    SLICE_X34Y131.COUT   Topcyf                0.491   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<11>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_lut<10>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<10>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<11>
    SLICE_X34Y132.CIN    net (fanout=1)        0.000   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<11>
    SLICE_X34Y132.COUT   Tbyp                  0.076   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<13>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<12>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<13>
    SLICE_X34Y133.CIN    net (fanout=1)        0.000   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<13>
    SLICE_X34Y133.COUT   Tbyp                  0.076   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<15>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<14>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<15>
    SLICE_X19Y191.G2     net (fanout=7)        1.950   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<15>
    SLICE_X19Y191.Y      Tilo                  0.165   N690
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/branch_func<2>_SW0
    SLICE_X19Y190.G1     net (fanout=5)        0.358   N306
    SLICE_X19Y190.XMUX   Tif5x                 0.488   u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/N01
                                                       u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_next_mux0001<29>11_F
                                                       u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_next_mux0001<29>11
    SLICE_X19Y144.F1     net (fanout=14)       1.431   u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/N01
    SLICE_X19Y144.X      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/N20
                                                       u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_future<28>11
    SLICE_X35Y185.G1     net (fanout=2)        1.751   u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/N20
    SLICE_X35Y185.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_reg<28>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_var_mux0003<26>_SW0
    SLICE_X35Y185.F4     net (fanout=1)        0.136   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_var_mux0003<26>_SW0/O
    SLICE_X35Y185.X      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_reg<28>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_var_mux0003<26>
    SLICE_X21Y201.F4     net (fanout=2)        1.188   u1_plasma_top/u1_plasma/address_next<28>
    SLICE_X21Y201.X      Tilo                  0.165   N549
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access_cmp_eq0000152_SW0
    SLICE_X39Y206.G3     net (fanout=12)       1.231   N549
    SLICE_X39Y206.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_reg<26>
                                                       u1_plasma_top/u1_plasma/Mmux_cache_ram_data_w1011
    SLICE_X56Y164.F1     net (fanout=16)       2.787   u1_plasma_top/u1_plasma/N0
    SLICE_X56Y164.CLK    Tfck                  0.183   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_reg<1>
                                                       u1_plasma_top/u1_plasma/Mmux_cache_ram_data_w241
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_reg_1
    -------------------------------------------------  ---------------------------
    Total                                     24.886ns (3.438ns logic, 21.448ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_reg_0 (SLICE_X56Y164.G1), 1190081 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.095ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_15 (FF)
  Destination:          u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_reg_0 (FF)
  Requirement:          25.263ns
  Data Path Delay:      24.917ns (Levels of Logic = 17)
  Clock Path Skew:      -0.251ns (1.523 - 1.774)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk rising at 25.573ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_15 to u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y168.XQ     Tcko                  0.307   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<15>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_15
    SLICE_X38Y116.G1     net (fanout=26)       3.291   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<15>
    SLICE_X38Y116.Y      Tilo                  0.166   N1097
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/rs_index<4>_SW0
    SLICE_X39Y109.G4     net (fanout=3)        0.477   N284
    SLICE_X39Y109.Y      Tilo                  0.165   N1133
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_source_out_or0000_SW0_SW1
    SLICE_X39Y109.F1     net (fanout=1)        0.469   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_source_out_or0000_SW0_SW1/O
    SLICE_X39Y109.X      Tilo                  0.165   N1133
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_source_out_or0000_SW3
    SLICE_X30Y126.G3     net (fanout=1)        1.001   N1133
    SLICE_X30Y126.Y      Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/reg_dest_out<13>8
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_source_out_or0000
    SLICE_X19Y68.F1      net (fanout=32)       3.403   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_source_out_or0000
    SLICE_X19Y68.X       Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/reg_source<18>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_source_out<18>1
    SLICE_X34Y130.G2     net (fanout=2)        1.943   u1_plasma_top/u1_plasma/u1_cpu/reg_source<18>
    SLICE_X34Y130.COUT   Topcyg                0.478   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<9>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_lut<9>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<9>
    SLICE_X34Y131.CIN    net (fanout=1)        0.000   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<9>
    SLICE_X34Y131.COUT   Tbyp                  0.076   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<11>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<10>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<11>
    SLICE_X34Y132.CIN    net (fanout=1)        0.000   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<11>
    SLICE_X34Y132.COUT   Tbyp                  0.076   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<13>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<12>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<13>
    SLICE_X34Y133.CIN    net (fanout=1)        0.000   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<13>
    SLICE_X34Y133.COUT   Tbyp                  0.076   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<15>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<14>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<15>
    SLICE_X19Y191.G2     net (fanout=7)        1.950   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<15>
    SLICE_X19Y191.Y      Tilo                  0.165   N690
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/branch_func<2>_SW0
    SLICE_X19Y190.G1     net (fanout=5)        0.358   N306
    SLICE_X19Y190.XMUX   Tif5x                 0.488   u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/N01
                                                       u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_next_mux0001<29>11_F
                                                       u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_next_mux0001<29>11
    SLICE_X19Y144.F1     net (fanout=14)       1.431   u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/N01
    SLICE_X19Y144.X      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/N20
                                                       u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_future<28>11
    SLICE_X35Y185.G1     net (fanout=2)        1.751   u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/N20
    SLICE_X35Y185.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_reg<28>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_var_mux0003<26>_SW0
    SLICE_X35Y185.F4     net (fanout=1)        0.136   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_var_mux0003<26>_SW0/O
    SLICE_X35Y185.X      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_reg<28>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_var_mux0003<26>
    SLICE_X21Y201.F4     net (fanout=2)        1.188   u1_plasma_top/u1_plasma/address_next<28>
    SLICE_X21Y201.X      Tilo                  0.165   N549
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access_cmp_eq0000152_SW0
    SLICE_X39Y206.G3     net (fanout=12)       1.231   N549
    SLICE_X39Y206.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_reg<26>
                                                       u1_plasma_top/u1_plasma/Mmux_cache_ram_data_w1011
    SLICE_X56Y164.G1     net (fanout=16)       2.789   u1_plasma_top/u1_plasma/N0
    SLICE_X56Y164.CLK    Tgck                  0.181   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_reg<1>
                                                       u1_plasma_top/u1_plasma/Mmux_cache_ram_data_w21
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_reg_0
    -------------------------------------------------  ---------------------------
    Total                                     24.917ns (3.499ns logic, 21.418ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.101ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_15 (FF)
  Destination:          u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_reg_0 (FF)
  Requirement:          25.263ns
  Data Path Delay:      24.911ns (Levels of Logic = 17)
  Clock Path Skew:      -0.251ns (1.523 - 1.774)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk rising at 25.573ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_15 to u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y168.XQ     Tcko                  0.307   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<15>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_15
    SLICE_X38Y116.G1     net (fanout=26)       3.291   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<15>
    SLICE_X38Y116.Y      Tilo                  0.166   N1097
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/rs_index<4>_SW0
    SLICE_X39Y109.G4     net (fanout=3)        0.477   N284
    SLICE_X39Y109.Y      Tilo                  0.165   N1133
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_source_out_or0000_SW0_SW1
    SLICE_X39Y109.F1     net (fanout=1)        0.469   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_source_out_or0000_SW0_SW1/O
    SLICE_X39Y109.X      Tilo                  0.165   N1133
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_source_out_or0000_SW3
    SLICE_X30Y126.G3     net (fanout=1)        1.001   N1133
    SLICE_X30Y126.Y      Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/reg_dest_out<13>8
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_source_out_or0000
    SLICE_X19Y68.F1      net (fanout=32)       3.403   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_source_out_or0000
    SLICE_X19Y68.X       Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/reg_source<18>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_source_out<18>1
    SLICE_X34Y130.G2     net (fanout=2)        1.943   u1_plasma_top/u1_plasma/u1_cpu/reg_source<18>
    SLICE_X34Y130.COUT   Topcyg                0.478   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<9>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_lut<9>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<9>
    SLICE_X34Y131.CIN    net (fanout=1)        0.000   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<9>
    SLICE_X34Y131.COUT   Tbyp                  0.076   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<11>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<10>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<11>
    SLICE_X34Y132.CIN    net (fanout=1)        0.000   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<11>
    SLICE_X34Y132.COUT   Tbyp                  0.076   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<13>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<12>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<13>
    SLICE_X34Y133.CIN    net (fanout=1)        0.000   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<13>
    SLICE_X34Y133.COUT   Tbyp                  0.076   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<15>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<14>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<15>
    SLICE_X19Y191.G2     net (fanout=7)        1.950   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<15>
    SLICE_X19Y191.Y      Tilo                  0.165   N690
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/branch_func<2>_SW0
    SLICE_X19Y190.F1     net (fanout=5)        0.358   N306
    SLICE_X19Y190.XMUX   Tif5x                 0.482   u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/N01
                                                       u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_next_mux0001<29>11_G
                                                       u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_next_mux0001<29>11
    SLICE_X19Y144.F1     net (fanout=14)       1.431   u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/N01
    SLICE_X19Y144.X      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/N20
                                                       u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_future<28>11
    SLICE_X35Y185.G1     net (fanout=2)        1.751   u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/N20
    SLICE_X35Y185.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_reg<28>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_var_mux0003<26>_SW0
    SLICE_X35Y185.F4     net (fanout=1)        0.136   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_var_mux0003<26>_SW0/O
    SLICE_X35Y185.X      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_reg<28>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_var_mux0003<26>
    SLICE_X21Y201.F4     net (fanout=2)        1.188   u1_plasma_top/u1_plasma/address_next<28>
    SLICE_X21Y201.X      Tilo                  0.165   N549
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access_cmp_eq0000152_SW0
    SLICE_X39Y206.G3     net (fanout=12)       1.231   N549
    SLICE_X39Y206.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_reg<26>
                                                       u1_plasma_top/u1_plasma/Mmux_cache_ram_data_w1011
    SLICE_X56Y164.G1     net (fanout=16)       2.789   u1_plasma_top/u1_plasma/N0
    SLICE_X56Y164.CLK    Tgck                  0.181   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_reg<1>
                                                       u1_plasma_top/u1_plasma/Mmux_cache_ram_data_w21
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_reg_0
    -------------------------------------------------  ---------------------------
    Total                                     24.911ns (3.493ns logic, 21.418ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.126ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_15 (FF)
  Destination:          u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_reg_0 (FF)
  Requirement:          25.263ns
  Data Path Delay:      24.886ns (Levels of Logic = 16)
  Clock Path Skew:      -0.251ns (1.523 - 1.774)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk rising at 25.573ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_15 to u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y168.XQ     Tcko                  0.307   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<15>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_15
    SLICE_X38Y116.G1     net (fanout=26)       3.291   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<15>
    SLICE_X38Y116.Y      Tilo                  0.166   N1097
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/rs_index<4>_SW0
    SLICE_X39Y109.G4     net (fanout=3)        0.477   N284
    SLICE_X39Y109.Y      Tilo                  0.165   N1133
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_source_out_or0000_SW0_SW1
    SLICE_X39Y109.F1     net (fanout=1)        0.469   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_source_out_or0000_SW0_SW1/O
    SLICE_X39Y109.X      Tilo                  0.165   N1133
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_source_out_or0000_SW3
    SLICE_X30Y126.G3     net (fanout=1)        1.001   N1133
    SLICE_X30Y126.Y      Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/reg_dest_out<13>8
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_source_out_or0000
    SLICE_X19Y68.G1      net (fanout=32)       3.403   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_source_out_or0000
    SLICE_X19Y68.Y       Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/reg_source<18>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_source_out<21>1
    SLICE_X34Y131.F4     net (fanout=2)        1.975   u1_plasma_top/u1_plasma/u1_cpu/reg_source<21>
    SLICE_X34Y131.COUT   Topcyf                0.491   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<11>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_lut<10>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<10>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<11>
    SLICE_X34Y132.CIN    net (fanout=1)        0.000   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<11>
    SLICE_X34Y132.COUT   Tbyp                  0.076   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<13>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<12>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<13>
    SLICE_X34Y133.CIN    net (fanout=1)        0.000   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<13>
    SLICE_X34Y133.COUT   Tbyp                  0.076   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<15>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<14>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<15>
    SLICE_X19Y191.G2     net (fanout=7)        1.950   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<15>
    SLICE_X19Y191.Y      Tilo                  0.165   N690
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/branch_func<2>_SW0
    SLICE_X19Y190.G1     net (fanout=5)        0.358   N306
    SLICE_X19Y190.XMUX   Tif5x                 0.488   u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/N01
                                                       u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_next_mux0001<29>11_F
                                                       u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_next_mux0001<29>11
    SLICE_X19Y144.F1     net (fanout=14)       1.431   u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/N01
    SLICE_X19Y144.X      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/N20
                                                       u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_future<28>11
    SLICE_X35Y185.G1     net (fanout=2)        1.751   u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/N20
    SLICE_X35Y185.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_reg<28>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_var_mux0003<26>_SW0
    SLICE_X35Y185.F4     net (fanout=1)        0.136   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_var_mux0003<26>_SW0/O
    SLICE_X35Y185.X      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_reg<28>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_var_mux0003<26>
    SLICE_X21Y201.F4     net (fanout=2)        1.188   u1_plasma_top/u1_plasma/address_next<28>
    SLICE_X21Y201.X      Tilo                  0.165   N549
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access_cmp_eq0000152_SW0
    SLICE_X39Y206.G3     net (fanout=12)       1.231   N549
    SLICE_X39Y206.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_reg<26>
                                                       u1_plasma_top/u1_plasma/Mmux_cache_ram_data_w1011
    SLICE_X56Y164.G1     net (fanout=16)       2.789   u1_plasma_top/u1_plasma/N0
    SLICE_X56Y164.CLK    Tgck                  0.181   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_reg<1>
                                                       u1_plasma_top/u1_plasma/Mmux_cache_ram_data_w21
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_reg_0
    -------------------------------------------------  ---------------------------
    Total                                     24.886ns (3.436ns logic, 21.450ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_reg_2 (SLICE_X56Y168.G4), 1190081 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.346ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_15 (FF)
  Destination:          u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_reg_2 (FF)
  Requirement:          25.263ns
  Data Path Delay:      24.662ns (Levels of Logic = 17)
  Clock Path Skew:      -0.255ns (1.519 - 1.774)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk rising at 25.573ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_15 to u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y168.XQ     Tcko                  0.307   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<15>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_15
    SLICE_X38Y116.G1     net (fanout=26)       3.291   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<15>
    SLICE_X38Y116.Y      Tilo                  0.166   N1097
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/rs_index<4>_SW0
    SLICE_X39Y109.G4     net (fanout=3)        0.477   N284
    SLICE_X39Y109.Y      Tilo                  0.165   N1133
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_source_out_or0000_SW0_SW1
    SLICE_X39Y109.F1     net (fanout=1)        0.469   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_source_out_or0000_SW0_SW1/O
    SLICE_X39Y109.X      Tilo                  0.165   N1133
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_source_out_or0000_SW3
    SLICE_X30Y126.G3     net (fanout=1)        1.001   N1133
    SLICE_X30Y126.Y      Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/reg_dest_out<13>8
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_source_out_or0000
    SLICE_X19Y68.F1      net (fanout=32)       3.403   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_source_out_or0000
    SLICE_X19Y68.X       Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/reg_source<18>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_source_out<18>1
    SLICE_X34Y130.G2     net (fanout=2)        1.943   u1_plasma_top/u1_plasma/u1_cpu/reg_source<18>
    SLICE_X34Y130.COUT   Topcyg                0.478   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<9>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_lut<9>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<9>
    SLICE_X34Y131.CIN    net (fanout=1)        0.000   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<9>
    SLICE_X34Y131.COUT   Tbyp                  0.076   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<11>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<10>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<11>
    SLICE_X34Y132.CIN    net (fanout=1)        0.000   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<11>
    SLICE_X34Y132.COUT   Tbyp                  0.076   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<13>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<12>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<13>
    SLICE_X34Y133.CIN    net (fanout=1)        0.000   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<13>
    SLICE_X34Y133.COUT   Tbyp                  0.076   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<15>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<14>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<15>
    SLICE_X19Y191.G2     net (fanout=7)        1.950   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<15>
    SLICE_X19Y191.Y      Tilo                  0.165   N690
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/branch_func<2>_SW0
    SLICE_X19Y190.G1     net (fanout=5)        0.358   N306
    SLICE_X19Y190.XMUX   Tif5x                 0.488   u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/N01
                                                       u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_next_mux0001<29>11_F
                                                       u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_next_mux0001<29>11
    SLICE_X19Y144.F1     net (fanout=14)       1.431   u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/N01
    SLICE_X19Y144.X      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/N20
                                                       u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_future<28>11
    SLICE_X35Y185.G1     net (fanout=2)        1.751   u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/N20
    SLICE_X35Y185.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_reg<28>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_var_mux0003<26>_SW0
    SLICE_X35Y185.F4     net (fanout=1)        0.136   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_var_mux0003<26>_SW0/O
    SLICE_X35Y185.X      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_reg<28>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_var_mux0003<26>
    SLICE_X21Y201.F4     net (fanout=2)        1.188   u1_plasma_top/u1_plasma/address_next<28>
    SLICE_X21Y201.X      Tilo                  0.165   N549
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access_cmp_eq0000152_SW0
    SLICE_X47Y200.G1     net (fanout=12)       1.882   N549
    SLICE_X47Y200.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_reg<12>
                                                       u1_plasma_top/u1_plasma/Mmux_cache_ram_data_w1011_1
    SLICE_X56Y168.G4     net (fanout=16)       1.883   u1_plasma_top/u1_plasma/Mmux_cache_ram_data_w1011
    SLICE_X56Y168.CLK    Tgck                  0.181   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_reg<3>
                                                       u1_plasma_top/u1_plasma/Mmux_cache_ram_data_w461
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_reg_2
    -------------------------------------------------  ---------------------------
    Total                                     24.662ns (3.499ns logic, 21.163ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.352ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_15 (FF)
  Destination:          u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_reg_2 (FF)
  Requirement:          25.263ns
  Data Path Delay:      24.656ns (Levels of Logic = 17)
  Clock Path Skew:      -0.255ns (1.519 - 1.774)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk rising at 25.573ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_15 to u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y168.XQ     Tcko                  0.307   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<15>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_15
    SLICE_X38Y116.G1     net (fanout=26)       3.291   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<15>
    SLICE_X38Y116.Y      Tilo                  0.166   N1097
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/rs_index<4>_SW0
    SLICE_X39Y109.G4     net (fanout=3)        0.477   N284
    SLICE_X39Y109.Y      Tilo                  0.165   N1133
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_source_out_or0000_SW0_SW1
    SLICE_X39Y109.F1     net (fanout=1)        0.469   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_source_out_or0000_SW0_SW1/O
    SLICE_X39Y109.X      Tilo                  0.165   N1133
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_source_out_or0000_SW3
    SLICE_X30Y126.G3     net (fanout=1)        1.001   N1133
    SLICE_X30Y126.Y      Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/reg_dest_out<13>8
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_source_out_or0000
    SLICE_X19Y68.F1      net (fanout=32)       3.403   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_source_out_or0000
    SLICE_X19Y68.X       Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/reg_source<18>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_source_out<18>1
    SLICE_X34Y130.G2     net (fanout=2)        1.943   u1_plasma_top/u1_plasma/u1_cpu/reg_source<18>
    SLICE_X34Y130.COUT   Topcyg                0.478   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<9>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_lut<9>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<9>
    SLICE_X34Y131.CIN    net (fanout=1)        0.000   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<9>
    SLICE_X34Y131.COUT   Tbyp                  0.076   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<11>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<10>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<11>
    SLICE_X34Y132.CIN    net (fanout=1)        0.000   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<11>
    SLICE_X34Y132.COUT   Tbyp                  0.076   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<13>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<12>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<13>
    SLICE_X34Y133.CIN    net (fanout=1)        0.000   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<13>
    SLICE_X34Y133.COUT   Tbyp                  0.076   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<15>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<14>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<15>
    SLICE_X19Y191.G2     net (fanout=7)        1.950   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<15>
    SLICE_X19Y191.Y      Tilo                  0.165   N690
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/branch_func<2>_SW0
    SLICE_X19Y190.F1     net (fanout=5)        0.358   N306
    SLICE_X19Y190.XMUX   Tif5x                 0.482   u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/N01
                                                       u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_next_mux0001<29>11_G
                                                       u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_next_mux0001<29>11
    SLICE_X19Y144.F1     net (fanout=14)       1.431   u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/N01
    SLICE_X19Y144.X      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/N20
                                                       u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_future<28>11
    SLICE_X35Y185.G1     net (fanout=2)        1.751   u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/N20
    SLICE_X35Y185.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_reg<28>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_var_mux0003<26>_SW0
    SLICE_X35Y185.F4     net (fanout=1)        0.136   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_var_mux0003<26>_SW0/O
    SLICE_X35Y185.X      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_reg<28>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_var_mux0003<26>
    SLICE_X21Y201.F4     net (fanout=2)        1.188   u1_plasma_top/u1_plasma/address_next<28>
    SLICE_X21Y201.X      Tilo                  0.165   N549
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access_cmp_eq0000152_SW0
    SLICE_X47Y200.G1     net (fanout=12)       1.882   N549
    SLICE_X47Y200.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_reg<12>
                                                       u1_plasma_top/u1_plasma/Mmux_cache_ram_data_w1011_1
    SLICE_X56Y168.G4     net (fanout=16)       1.883   u1_plasma_top/u1_plasma/Mmux_cache_ram_data_w1011
    SLICE_X56Y168.CLK    Tgck                  0.181   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_reg<3>
                                                       u1_plasma_top/u1_plasma/Mmux_cache_ram_data_w461
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_reg_2
    -------------------------------------------------  ---------------------------
    Total                                     24.656ns (3.493ns logic, 21.163ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.377ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_15 (FF)
  Destination:          u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_reg_2 (FF)
  Requirement:          25.263ns
  Data Path Delay:      24.631ns (Levels of Logic = 16)
  Clock Path Skew:      -0.255ns (1.519 - 1.774)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk rising at 25.573ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_15 to u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y168.XQ     Tcko                  0.307   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<15>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_15
    SLICE_X38Y116.G1     net (fanout=26)       3.291   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<15>
    SLICE_X38Y116.Y      Tilo                  0.166   N1097
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/rs_index<4>_SW0
    SLICE_X39Y109.G4     net (fanout=3)        0.477   N284
    SLICE_X39Y109.Y      Tilo                  0.165   N1133
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_source_out_or0000_SW0_SW1
    SLICE_X39Y109.F1     net (fanout=1)        0.469   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_source_out_or0000_SW0_SW1/O
    SLICE_X39Y109.X      Tilo                  0.165   N1133
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_source_out_or0000_SW3
    SLICE_X30Y126.G3     net (fanout=1)        1.001   N1133
    SLICE_X30Y126.Y      Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/reg_dest_out<13>8
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_source_out_or0000
    SLICE_X19Y68.G1      net (fanout=32)       3.403   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_source_out_or0000
    SLICE_X19Y68.Y       Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/reg_source<18>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_source_out<21>1
    SLICE_X34Y131.F4     net (fanout=2)        1.975   u1_plasma_top/u1_plasma/u1_cpu/reg_source<21>
    SLICE_X34Y131.COUT   Topcyf                0.491   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<11>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_lut<10>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<10>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<11>
    SLICE_X34Y132.CIN    net (fanout=1)        0.000   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<11>
    SLICE_X34Y132.COUT   Tbyp                  0.076   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<13>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<12>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<13>
    SLICE_X34Y133.CIN    net (fanout=1)        0.000   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<13>
    SLICE_X34Y133.COUT   Tbyp                  0.076   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<15>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<14>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<15>
    SLICE_X19Y191.G2     net (fanout=7)        1.950   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<15>
    SLICE_X19Y191.Y      Tilo                  0.165   N690
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/branch_func<2>_SW0
    SLICE_X19Y190.G1     net (fanout=5)        0.358   N306
    SLICE_X19Y190.XMUX   Tif5x                 0.488   u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/N01
                                                       u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_next_mux0001<29>11_F
                                                       u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_next_mux0001<29>11
    SLICE_X19Y144.F1     net (fanout=14)       1.431   u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/N01
    SLICE_X19Y144.X      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/N20
                                                       u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_future<28>11
    SLICE_X35Y185.G1     net (fanout=2)        1.751   u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/N20
    SLICE_X35Y185.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_reg<28>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_var_mux0003<26>_SW0
    SLICE_X35Y185.F4     net (fanout=1)        0.136   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_var_mux0003<26>_SW0/O
    SLICE_X35Y185.X      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_reg<28>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_var_mux0003<26>
    SLICE_X21Y201.F4     net (fanout=2)        1.188   u1_plasma_top/u1_plasma/address_next<28>
    SLICE_X21Y201.X      Tilo                  0.165   N549
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access_cmp_eq0000152_SW0
    SLICE_X47Y200.G1     net (fanout=12)       1.882   N549
    SLICE_X47Y200.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_reg<12>
                                                       u1_plasma_top/u1_plasma/Mmux_cache_ram_data_w1011_1
    SLICE_X56Y168.G4     net (fanout=16)       1.883   u1_plasma_top/u1_plasma/Mmux_cache_ram_data_w1011
    SLICE_X56Y168.CLK    Tgck                  0.181   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_reg<3>
                                                       u1_plasma_top/u1_plasma/Mmux_cache_ram_data_w461
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_reg_2
    -------------------------------------------------  ---------------------------
    Total                                     24.631ns (3.436ns logic, 21.195ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" TS_u1_plasma_top_u0_clk_clk_2x_bufg_in * 2 PHASE
        0.31 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte0 (RAMB16_X4Y21.DIB2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.391ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_reg_2 (FF)
  Destination:          u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte0 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.424ns (Levels of Logic = 0)
  Clock Path Skew:      0.033ns (0.633 - 0.600)
  Source Clock:         u1_plasma_top/clk rising at 25.573ns
  Destination Clock:    u1_plasma_top/clk rising at 25.573ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_reg_2 to u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y168.YQ     Tcko                  0.283   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_reg<3>
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_reg_2
    RAMB16_X4Y21.DIB2    net (fanout=3)        0.421   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_reg<2>
    RAMB16_X4Y21.CLKB    Trckd_DIB   (-Th)     0.280   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte0
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte0
    -------------------------------------------------  ---------------------------
    Total                                      0.424ns (0.003ns logic, 0.421ns route)
                                                       (0.7% logic, 99.3% route)

--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte0 (RAMB16_X4Y21.DIB3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.414ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_reg_3 (FF)
  Destination:          u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte0 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.447ns (Levels of Logic = 0)
  Clock Path Skew:      0.033ns (0.633 - 0.600)
  Source Clock:         u1_plasma_top/clk rising at 25.573ns
  Destination Clock:    u1_plasma_top/clk rising at 25.573ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_reg_3 to u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y168.XQ     Tcko                  0.283   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_reg<3>
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_reg_3
    RAMB16_X4Y21.DIB3    net (fanout=3)        0.444   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_reg<3>
    RAMB16_X4Y21.CLKB    Trckd_DIB   (-Th)     0.280   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte0
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte0
    -------------------------------------------------  ---------------------------
    Total                                      0.447ns (0.003ns logic, 0.444ns route)
                                                       (0.7% logic, 99.3% route)

--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_14 (SLICE_X38Y168.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.419ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/next_opcode_reg_14 (FF)
  Destination:          u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.419ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         u1_plasma_top/clk rising at 25.573ns
  Destination Clock:    u1_plasma_top/clk rising at 25.573ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/next_opcode_reg_14 to u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y169.YQ     Tcko                  0.268   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/next_opcode_reg<14>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/next_opcode_reg_14
    SLICE_X38Y168.G4     net (fanout=1)        0.272   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/next_opcode_reg<14>
    SLICE_X38Y168.CLK    Tckg        (-Th)     0.121   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<15>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/Mmux_opcode_reg_mux0000181
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_14
    -------------------------------------------------  ---------------------------
    Total                                      0.419ns (0.147ns logic, 0.272ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" TS_u1_plasma_top_u0_clk_clk_2x_bufg_in * 2 PHASE
        0.31 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 23.043ns (period - min period limit)
  Period: 25.263ns
  Min period limit: 2.220ns (450.450MHz) (Trper_CLKA)
  Physical resource: u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag1/CLKA
  Logical resource: u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag1/CLKA
  Location pin: RAMB16_X4Y30.CLKA
  Clock network: u1_plasma_top/clk
--------------------------------------------------------------------------------
Slack: 23.043ns (period - min period limit)
  Period: 25.263ns
  Min period limit: 2.220ns (450.450MHz) (Trper_CLKB)
  Physical resource: u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag1/CLKB
  Logical resource: u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag1/CLKB
  Location pin: RAMB16_X4Y30.CLKB
  Clock network: u1_plasma_top/clk
--------------------------------------------------------------------------------
Slack: 23.043ns (period - min period limit)
  Period: 25.263ns
  Min period limit: 2.220ns (450.450MHz) (Trper_CLKA)
  Physical resource: u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag2/CLKA
  Logical resource: u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag2/CLKA
  Location pin: RAMB16_X4Y29.CLKA
  Clock network: u1_plasma_top/clk
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_board_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_board_clk                   |     10.000ns|      6.666ns|      9.962ns|            0|            0|            0|    112140875|
| TS_u1_plasma_top_u0_clk_clk_2x|     12.632ns|      6.198ns|     12.584ns|            0|            0|          117|    112140758|
| _bufg_in                      |             |             |             |             |             |             |             |
|  TS_clk                       |     25.263ns|     25.168ns|          N/A|            0|            0|    112140758|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock sys_clk_pin
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys_clk_pin    |    6.310|         |    5.975|    2.947|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 112140875 paths, 0 nets, and 15755 connections

Design statistics:
   Minimum period:  25.168ns{1}   (Maximum frequency:  39.733MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Sep  5 15:52:13 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 628 MB



