{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 19 00:04:50 2022 " "Info: Processing started: Fri Aug 19 00:04:50 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off projetoSD -c projetoSD --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off projetoSD -c projetoSD --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "SinalB S 12.014 ns Longest " "Info: Longest tpd from source pin \"SinalB\" to destination pin \"S\" is 12.014 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.880 ns) 0.880 ns SinalB 1 PIN PIN_T3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.880 ns) = 0.880 ns; Loc. = PIN_T3; Fanout = 2; PIN Node = 'SinalB'" {  } { { "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SinalB } "NODE_NAME" } } { "AigualB.bdf" "" { Schematic "C:/Users/caior/Desktop/projeto-ULA/AigualB.bdf" { { 248 -16 0 416 "SinalB" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.853 ns) + CELL(0.184 ns) 6.917 ns inst22~6 2 COMB LCCOMB_X1_Y12_N8 1 " "Info: 2: + IC(5.853 ns) + CELL(0.184 ns) = 6.917 ns; Loc. = LCCOMB_X1_Y12_N8; Fanout = 1; COMB Node = 'inst22~6'" {  } { { "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.037 ns" { SinalB inst22~6 } "NODE_NAME" } } { "AigualB.bdf" "" { Schematic "C:/Users/caior/Desktop/projeto-ULA/AigualB.bdf" { { -312 808 872 -264 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.539 ns) 7.756 ns inst22~3 3 COMB LCCOMB_X1_Y12_N2 1 " "Info: 3: + IC(0.300 ns) + CELL(0.539 ns) = 7.756 ns; Loc. = LCCOMB_X1_Y12_N2; Fanout = 1; COMB Node = 'inst22~3'" {  } { { "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.839 ns" { inst22~6 inst22~3 } "NODE_NAME" } } { "AigualB.bdf" "" { Schematic "C:/Users/caior/Desktop/projeto-ULA/AigualB.bdf" { { -312 808 872 -264 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.183 ns) 8.234 ns inst22~5 4 COMB LCCOMB_X1_Y12_N6 1 " "Info: 4: + IC(0.295 ns) + CELL(0.183 ns) = 8.234 ns; Loc. = LCCOMB_X1_Y12_N6; Fanout = 1; COMB Node = 'inst22~5'" {  } { { "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.478 ns" { inst22~3 inst22~5 } "NODE_NAME" } } { "AigualB.bdf" "" { Schematic "C:/Users/caior/Desktop/projeto-ULA/AigualB.bdf" { { -312 808 872 -264 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.845 ns) + CELL(2.935 ns) 12.014 ns S 5 PIN PIN_C1 0 " "Info: 5: + IC(0.845 ns) + CELL(2.935 ns) = 12.014 ns; Loc. = PIN_C1; Fanout = 0; PIN Node = 'S'" {  } { { "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.780 ns" { inst22~5 S } "NODE_NAME" } } { "AigualB.bdf" "" { Schematic "C:/Users/caior/Desktop/projeto-ULA/AigualB.bdf" { { -296 928 1104 -280 "S" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.721 ns ( 39.30 % ) " "Info: Total cell delay = 4.721 ns ( 39.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.293 ns ( 60.70 % ) " "Info: Total interconnect delay = 7.293 ns ( 60.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.014 ns" { SinalB inst22~6 inst22~3 inst22~5 S } "NODE_NAME" } } { "f:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.014 ns" { SinalB {} SinalB~combout {} inst22~6 {} inst22~3 {} inst22~5 {} S {} } { 0.000ns 0.000ns 5.853ns 0.300ns 0.295ns 0.845ns } { 0.000ns 0.880ns 0.184ns 0.539ns 0.183ns 2.935ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "185 " "Info: Peak virtual memory: 185 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 19 00:04:50 2022 " "Info: Processing ended: Fri Aug 19 00:04:50 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
