../../../../rtl/verilog/core/peripheral_arbiter_rr.sv
../../../../rtl/verilog/core/peripheral_noc_buffer.sv
../../../../rtl/verilog/core/peripheral_noc_demux.sv
../../../../rtl/verilog/core/peripheral_noc_mux.sv
../../../../rtl/verilog/core/peripheral_noc_vchannel_mux.sv

../../../../rtl/verilog/router/peripheral_noc_router_input.sv
../../../../rtl/verilog/router/peripheral_noc_router_lookup_slice.sv
../../../../rtl/verilog/router/peripheral_noc_router_lookup.sv
../../../../rtl/verilog/router/peripheral_noc_router_output.sv
../../../../rtl/verilog/router/peripheral_noc_router.sv

../../../../rtl/verilog/topology/peripheral_noc_mesh4d.sv

../../../../bench/verilog/tests/peripheral_noc_testbench.sv
