// Seed: 590082456
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  always @(-1 or negedge id_2 == -1) release id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_2,
      id_2
  );
  inout wire id_2;
  output logic [7:0] id_1;
endmodule
module module_2 #(
    parameter id_5 = 32'd76,
    parameter id_8 = 32'd4,
    parameter id_9 = 32'd43
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    id_7,
    _id_8,
    _id_9,
    id_10,
    id_11
);
  input wire id_11;
  inout wire id_10;
  inout wire _id_9;
  inout wire _id_8;
  input wire id_7;
  inout wire id_6;
  output wire _id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  logic [1  ==  id_9  &  {  id_5  {  id_8  }  } : -1] id_12;
  ;
  module_0 modCall_1 (
      id_12,
      id_10,
      id_10,
      id_12,
      id_3
  );
  logic [-1 : 1] id_13;
  assign id_4 = id_7;
  assign id_8 = id_1;
endmodule
