TimeQuest Timing Analyzer report for DE2_TV
Mon Apr 22 22:52:11 2013
Quartus II 64-Bit Version 11.0 Build 157 04/27/2011 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'
 13. Slow Model Setup: 'OSC_50'
 14. Slow Model Setup: 'TD_CLK'
 15. Slow Model Setup: 'OSC_27'
 16. Slow Model Setup: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2'
 17. Slow Model Hold: 'TD_CLK'
 18. Slow Model Hold: 'OSC_27'
 19. Slow Model Hold: 'OSC_50'
 20. Slow Model Hold: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'
 21. Slow Model Hold: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2'
 22. Slow Model Recovery: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'
 23. Slow Model Recovery: 'OSC_27'
 24. Slow Model Removal: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'
 25. Slow Model Removal: 'OSC_27'
 26. Slow Model Minimum Pulse Width: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'
 27. Slow Model Minimum Pulse Width: 'OSC_50'
 28. Slow Model Minimum Pulse Width: 'OSC_27'
 29. Slow Model Minimum Pulse Width: 'TD_CLK'
 30. Slow Model Minimum Pulse Width: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2'
 31. Setup Times
 32. Hold Times
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Propagation Delay
 36. Minimum Propagation Delay
 37. Output Enable Times
 38. Minimum Output Enable Times
 39. Output Disable Times
 40. Minimum Output Disable Times
 41. Fast Model Setup Summary
 42. Fast Model Hold Summary
 43. Fast Model Recovery Summary
 44. Fast Model Removal Summary
 45. Fast Model Minimum Pulse Width Summary
 46. Fast Model Setup: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'
 47. Fast Model Setup: 'OSC_50'
 48. Fast Model Setup: 'TD_CLK'
 49. Fast Model Setup: 'OSC_27'
 50. Fast Model Setup: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2'
 51. Fast Model Hold: 'TD_CLK'
 52. Fast Model Hold: 'OSC_27'
 53. Fast Model Hold: 'OSC_50'
 54. Fast Model Hold: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'
 55. Fast Model Hold: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2'
 56. Fast Model Recovery: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'
 57. Fast Model Recovery: 'OSC_27'
 58. Fast Model Removal: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'
 59. Fast Model Removal: 'OSC_27'
 60. Fast Model Minimum Pulse Width: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'
 61. Fast Model Minimum Pulse Width: 'OSC_50'
 62. Fast Model Minimum Pulse Width: 'TD_CLK'
 63. Fast Model Minimum Pulse Width: 'OSC_27'
 64. Fast Model Minimum Pulse Width: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2'
 65. Setup Times
 66. Hold Times
 67. Clock to Output Times
 68. Minimum Clock to Output Times
 69. Propagation Delay
 70. Minimum Propagation Delay
 71. Output Enable Times
 72. Minimum Output Enable Times
 73. Output Disable Times
 74. Minimum Output Disable Times
 75. Multicorner Timing Analysis Summary
 76. Setup Times
 77. Hold Times
 78. Clock to Output Times
 79. Minimum Clock to Output Times
 80. Progagation Delay
 81. Minimum Progagation Delay
 82. Setup Transfers
 83. Hold Transfers
 84. Recovery Transfers
 85. Removal Transfers
 86. Report TCCS
 87. Report RSKM
 88. Unconstrained Paths
 89. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                      ;
+--------------------+---------------------------------------------------+
; Quartus II Version ; Version 11.0 Build 157 04/27/2011 SJ Full Version ;
; Revision Name      ; DE2_TV                                            ;
; Device Family      ; Cyclone II                                        ;
; Device Name        ; EP2C35F672C8                                      ;
; Timing Models      ; Final                                             ;
; Delay Model        ; Combined                                          ;
; Rise/Fall Delays   ; Unavailable                                       ;
+--------------------+---------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 2.33        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;  16.7%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; DE2_TV.sdc    ; OK     ; Mon Apr 22 22:52:06 2013 ;
+---------------+--------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------------------------------------------------+-----------+------------+-----------+--------+------------+------------+-----------+-------------+--------+--------+-----------+------------+----------+--------+---------------------------------------------+-----------------------------------------------+
; Clock Name                                                                ; Type      ; Period     ; Frequency ; Rise   ; Fall       ; Duty Cycle ; Divide by ; Multiply by ; Phase  ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                      ; Targets                                       ;
+---------------------------------------------------------------------------+-----------+------------+-----------+--------+------------+------------+-----------+-------------+--------+--------+-----------+------------+----------+--------+---------------------------------------------+-----------------------------------------------+
; OSC_27                                                                    ; Base      ; 37.037     ; 27.0 MHz  ; 0.000  ; 18.518     ;            ;           ;             ;        ;        ;           ;            ;          ;        ;                                             ; { OSC_27 }                                    ;
; OSC_50                                                                    ; Base      ; 20.000     ; 50.0 MHz  ; 0.000  ; 10.000     ;            ;           ;             ;        ;        ;           ;            ;          ;        ;                                             ; { OSC_50 }                                    ;
; Reset_Delay:u3|oRST_0                                                     ; Generated ; 327680.000 ; 0.0 MHz   ; 0.000  ; 163840.000 ;            ; 16384     ; 1           ;        ;        ;           ;            ; false    ; OSC_50 ; OSC_50                                      ; { Reset_Delay:u3|oRST_0 }                     ;
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Generated ; 9.259      ; 108.0 MHz ; 0.000  ; 4.629      ; 50.00      ; 1         ; 4           ;        ;        ;           ;            ; false    ; OSC_27 ; u6|sdram_pll1|altpll_component|pll|inclk[0] ; { u6|sdram_pll1|altpll_component|pll|clk[0] } ;
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk1 ; Generated ; 9.259      ; 108.0 MHz ; -3.009 ; 1.620      ; 50.00      ; 1         ; 4           ; -117.0 ;        ;           ;            ; false    ; OSC_27 ; u6|sdram_pll1|altpll_component|pll|inclk[0] ; { u6|sdram_pll1|altpll_component|pll|clk[1] } ;
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Generated ; 53.703     ; 18.62 MHz ; 0.000  ; 26.851     ; 50.00      ; 29        ; 20          ;        ;        ;           ;            ; false    ; OSC_27 ; u6|sdram_pll1|altpll_component|pll|inclk[0] ; { u6|sdram_pll1|altpll_component|pll|clk[2] } ;
; TD_CLK                                                                    ; Base      ; 37.037     ; 27.0 MHz  ; 0.000  ; 18.518     ;            ;           ;             ;        ;        ;           ;            ;          ;        ;                                             ; { TD_CLK }                                    ;
+---------------------------------------------------------------------------+-----------+------------+-----------+--------+------------+------------+-----------+-------------+--------+--------+-----------+------------+----------+--------+---------------------------------------------+-----------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                         ;
+------------+-----------------+---------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                ; Note ;
+------------+-----------------+---------------------------------------------------------------------------+------+
; 53.16 MHz  ; 53.16 MHz       ; TD_CLK                                                                    ;      ;
; 93.8 MHz   ; 93.8 MHz        ; OSC_27                                                                    ;      ;
; 121.89 MHz ; 121.89 MHz      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;      ;
; 142.53 MHz ; 142.53 MHz      ; OSC_50                                                                    ;      ;
; 252.59 MHz ; 252.59 MHz      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;      ;
+------------+-----------------+---------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                                           ;
+---------------------------------------------------------------------------+--------+---------------+
; Clock                                                                     ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------+--------+---------------+
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 1.055  ; 0.000         ;
; OSC_50                                                                    ; 12.984 ; 0.000         ;
; TD_CLK                                                                    ; 18.225 ; 0.000         ;
; OSC_27                                                                    ; 26.376 ; 0.000         ;
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 49.744 ; 0.000         ;
+---------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------+
; Slow Model Hold Summary                                                                           ;
+---------------------------------------------------------------------------+-------+---------------+
; Clock                                                                     ; Slack ; End Point TNS ;
+---------------------------------------------------------------------------+-------+---------------+
; TD_CLK                                                                    ; 0.165 ; 0.000         ;
; OSC_27                                                                    ; 0.499 ; 0.000         ;
; OSC_50                                                                    ; 0.499 ; 0.000         ;
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.499 ; 0.000         ;
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.499 ; 0.000         ;
+---------------------------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------+
; Slow Model Recovery Summary                                                                        ;
+---------------------------------------------------------------------------+--------+---------------+
; Clock                                                                     ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------+--------+---------------+
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 2.661  ; 0.000         ;
; OSC_27                                                                    ; 16.610 ; 0.000         ;
+---------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------+
; Slow Model Removal Summary                                                                         ;
+---------------------------------------------------------------------------+--------+---------------+
; Clock                                                                     ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------+--------+---------------+
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 5.975  ; 0.000         ;
; OSC_27                                                                    ; 19.859 ; 0.000         ;
+---------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                                             ;
+---------------------------------------------------------------------------+--------+---------------+
; Clock                                                                     ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------+--------+---------------+
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 1.562  ; 0.000         ;
; OSC_50                                                                    ; 8.758  ; 0.000         ;
; OSC_27                                                                    ; 15.451 ; 0.000         ;
; TD_CLK                                                                    ; 15.451 ; 0.000         ;
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 25.609 ; 0.000         ;
+---------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                        ; To Node                                                                                                                                                           ; Launch Clock                                                              ; Latch Clock                                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; 1.055 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[3] ; Sdram_Control_4Port:u6|mADDR[16]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.027     ; 8.217      ;
; 1.055 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[3] ; Sdram_Control_4Port:u6|mADDR[17]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.027     ; 8.217      ;
; 1.158 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[4]                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.067      ; 8.122      ;
; 1.158 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[4]                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.067      ; 8.122      ;
; 1.158 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[4]                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.067      ; 8.122      ;
; 1.158 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[4]                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.067      ; 8.122      ;
; 1.158 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[4]                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.067      ; 8.122      ;
; 1.158 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[4]                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.067      ; 8.122      ;
; 1.158 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[4]                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.067      ; 8.122      ;
; 1.201 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[5]                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.067      ; 8.079      ;
; 1.201 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[5]                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.067      ; 8.079      ;
; 1.201 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[5]                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.067      ; 8.079      ;
; 1.201 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[5]                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.067      ; 8.079      ;
; 1.201 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[5]                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.067      ; 8.079      ;
; 1.201 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[5]                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.067      ; 8.079      ;
; 1.201 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[5]                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.067      ; 8.079      ;
; 1.202 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[4] ; Sdram_Control_4Port:u6|mADDR[16]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.028     ; 8.069      ;
; 1.202 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[4] ; Sdram_Control_4Port:u6|mADDR[17]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.028     ; 8.069      ;
; 1.206 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[3] ; Sdram_Control_4Port:u6|mADDR[13]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.019     ; 8.074      ;
; 1.207 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[3] ; Sdram_Control_4Port:u6|mADDR[11]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.019     ; 8.073      ;
; 1.208 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[3] ; Sdram_Control_4Port:u6|mADDR[10]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.019     ; 8.072      ;
; 1.209 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[3] ; Sdram_Control_4Port:u6|mADDR[9]                                                                                                                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.019     ; 8.071      ;
; 1.210 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[3] ; Sdram_Control_4Port:u6|mADDR[12]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.019     ; 8.070      ;
; 1.211 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[3] ; Sdram_Control_4Port:u6|mADDR[14]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.019     ; 8.069      ;
; 1.212 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[3] ; Sdram_Control_4Port:u6|mADDR[8]                                                                                                                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.019     ; 8.068      ;
; 1.212 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[3] ; Sdram_Control_4Port:u6|mADDR[15]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.019     ; 8.068      ;
; 1.221 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[5] ; Sdram_Control_4Port:u6|mADDR[16]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.028     ; 8.050      ;
; 1.221 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[5] ; Sdram_Control_4Port:u6|mADDR[17]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.028     ; 8.050      ;
; 1.224 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0] ; Sdram_Control_4Port:u6|mADDR[16]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.027     ; 8.048      ;
; 1.224 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0] ; Sdram_Control_4Port:u6|mADDR[17]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.027     ; 8.048      ;
; 1.241 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[3] ; Sdram_Control_4Port:u6|mADDR[7]                                                                                                                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.027     ; 8.031      ;
; 1.243 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[3] ; Sdram_Control_4Port:u6|mADDR[18]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.027     ; 8.029      ;
; 1.245 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[3] ; Sdram_Control_4Port:u6|mADDR[21]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.027     ; 8.027      ;
; 1.250 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[3] ; Sdram_Control_4Port:u6|mADDR[19]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.027     ; 8.022      ;
; 1.291 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[5] ; Sdram_Control_4Port:u6|mADDR[16]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.023     ; 7.985      ;
; 1.291 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[5] ; Sdram_Control_4Port:u6|mADDR[17]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.023     ; 7.985      ;
; 1.323 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[2] ; Sdram_Control_4Port:u6|mADDR[16]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.025     ; 7.951      ;
; 1.323 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[2] ; Sdram_Control_4Port:u6|mADDR[17]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.025     ; 7.951      ;
; 1.353 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[4] ; Sdram_Control_4Port:u6|mADDR[13]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.020     ; 7.926      ;
; 1.354 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[4] ; Sdram_Control_4Port:u6|mADDR[11]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.020     ; 7.925      ;
; 1.355 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[4] ; Sdram_Control_4Port:u6|mADDR[10]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.020     ; 7.924      ;
; 1.356 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[4] ; Sdram_Control_4Port:u6|mADDR[9]                                                                                                                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.020     ; 7.923      ;
; 1.357 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[4] ; Sdram_Control_4Port:u6|mADDR[12]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.020     ; 7.922      ;
; 1.358 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[4] ; Sdram_Control_4Port:u6|mADDR[14]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.020     ; 7.921      ;
; 1.359 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[4] ; Sdram_Control_4Port:u6|mADDR[8]                                                                                                                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.020     ; 7.920      ;
; 1.359 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[4] ; Sdram_Control_4Port:u6|mADDR[15]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.020     ; 7.920      ;
; 1.372 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[5] ; Sdram_Control_4Port:u6|mADDR[13]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.020     ; 7.907      ;
; 1.373 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[5] ; Sdram_Control_4Port:u6|mADDR[11]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.020     ; 7.906      ;
; 1.374 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[5] ; Sdram_Control_4Port:u6|mADDR[10]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.020     ; 7.905      ;
; 1.375 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0] ; Sdram_Control_4Port:u6|mADDR[13]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.019     ; 7.905      ;
; 1.375 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[5] ; Sdram_Control_4Port:u6|mADDR[9]                                                                                                                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.020     ; 7.904      ;
; 1.376 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0] ; Sdram_Control_4Port:u6|mADDR[11]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.019     ; 7.904      ;
; 1.376 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[5] ; Sdram_Control_4Port:u6|mADDR[12]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.020     ; 7.903      ;
; 1.377 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0] ; Sdram_Control_4Port:u6|mADDR[10]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.019     ; 7.903      ;
; 1.377 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[5] ; Sdram_Control_4Port:u6|mADDR[14]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.020     ; 7.902      ;
; 1.378 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0] ; Sdram_Control_4Port:u6|mADDR[9]                                                                                                                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.019     ; 7.902      ;
; 1.378 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[5] ; Sdram_Control_4Port:u6|mADDR[8]                                                                                                                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.020     ; 7.901      ;
; 1.378 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[5] ; Sdram_Control_4Port:u6|mADDR[15]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.020     ; 7.901      ;
; 1.379 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0] ; Sdram_Control_4Port:u6|mADDR[12]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.019     ; 7.901      ;
; 1.380 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0] ; Sdram_Control_4Port:u6|mADDR[14]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.019     ; 7.900      ;
; 1.381 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0] ; Sdram_Control_4Port:u6|mADDR[8]                                                                                                                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.019     ; 7.899      ;
; 1.381 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0] ; Sdram_Control_4Port:u6|mADDR[15]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.019     ; 7.899      ;
; 1.383 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0] ; Sdram_Control_4Port:u6|mADDR[22]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.033     ; 7.883      ;
; 1.383 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0] ; Sdram_Control_4Port:u6|mADDR[20]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.033     ; 7.883      ;
; 1.388 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[4] ; Sdram_Control_4Port:u6|mADDR[7]                                                                                                                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.028     ; 7.883      ;
; 1.390 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[4] ; Sdram_Control_4Port:u6|mADDR[18]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.028     ; 7.881      ;
; 1.391 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0] ; Sdram_Control_4Port:u6|mADDR[7]                                                                                                                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.034     ; 7.874      ;
; 1.391 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0] ; Sdram_Control_4Port:u6|mADDR[16]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.034     ; 7.874      ;
; 1.391 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0] ; Sdram_Control_4Port:u6|mADDR[17]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.034     ; 7.874      ;
; 1.391 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0] ; Sdram_Control_4Port:u6|mADDR[18]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.034     ; 7.874      ;
; 1.391 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0] ; Sdram_Control_4Port:u6|mADDR[19]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.034     ; 7.874      ;
; 1.391 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0] ; Sdram_Control_4Port:u6|mADDR[21]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.034     ; 7.874      ;
; 1.392 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[4] ; Sdram_Control_4Port:u6|mADDR[21]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.028     ; 7.879      ;
; 1.397 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[4] ; Sdram_Control_4Port:u6|mADDR[19]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.028     ; 7.874      ;
; 1.407 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[5] ; Sdram_Control_4Port:u6|mADDR[7]                                                                                                                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.028     ; 7.864      ;
; 1.409 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[5] ; Sdram_Control_4Port:u6|mADDR[18]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.028     ; 7.862      ;
; 1.410 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0] ; Sdram_Control_4Port:u6|mADDR[7]                                                                                                                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.027     ; 7.862      ;
; 1.411 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[5] ; Sdram_Control_4Port:u6|mADDR[21]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.028     ; 7.860      ;
; 1.412 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0] ; Sdram_Control_4Port:u6|mADDR[18]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.027     ; 7.860      ;
; 1.414 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0] ; Sdram_Control_4Port:u6|mADDR[21]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.027     ; 7.858      ;
; 1.414 ; Sdram_Control_4Port:u6|ST[9]                                                                                                     ; Sdram_Control_4Port:u6|mADDR[22]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.042     ; 7.843      ;
; 1.414 ; Sdram_Control_4Port:u6|ST[9]                                                                                                     ; Sdram_Control_4Port:u6|mADDR[20]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.042     ; 7.843      ;
; 1.416 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[5] ; Sdram_Control_4Port:u6|mADDR[19]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.028     ; 7.855      ;
; 1.419 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0] ; Sdram_Control_4Port:u6|mADDR[19]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.027     ; 7.853      ;
; 1.422 ; Sdram_Control_4Port:u6|ST[9]                                                                                                     ; Sdram_Control_4Port:u6|mADDR[7]                                                                                                                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.043     ; 7.834      ;
; 1.422 ; Sdram_Control_4Port:u6|ST[9]                                                                                                     ; Sdram_Control_4Port:u6|mADDR[16]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.043     ; 7.834      ;
; 1.422 ; Sdram_Control_4Port:u6|ST[9]                                                                                                     ; Sdram_Control_4Port:u6|mADDR[17]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.043     ; 7.834      ;
; 1.422 ; Sdram_Control_4Port:u6|ST[9]                                                                                                     ; Sdram_Control_4Port:u6|mADDR[18]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.043     ; 7.834      ;
; 1.422 ; Sdram_Control_4Port:u6|ST[9]                                                                                                     ; Sdram_Control_4Port:u6|mADDR[19]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.043     ; 7.834      ;
; 1.422 ; Sdram_Control_4Port:u6|ST[9]                                                                                                     ; Sdram_Control_4Port:u6|mADDR[21]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.043     ; 7.834      ;
; 1.442 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[5] ; Sdram_Control_4Port:u6|mADDR[13]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.015     ; 7.842      ;
; 1.443 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[5] ; Sdram_Control_4Port:u6|mADDR[11]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.015     ; 7.841      ;
; 1.443 ; Sdram_Control_4Port:u6|ST[8]                                                                                                     ; Sdram_Control_4Port:u6|mADDR[22]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.042     ; 7.814      ;
; 1.443 ; Sdram_Control_4Port:u6|ST[8]                                                                                                     ; Sdram_Control_4Port:u6|mADDR[20]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.042     ; 7.814      ;
; 1.444 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[5] ; Sdram_Control_4Port:u6|mADDR[10]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.015     ; 7.840      ;
; 1.445 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[5] ; Sdram_Control_4Port:u6|mADDR[9]                                                                                                                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.015     ; 7.839      ;
; 1.446 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[5] ; Sdram_Control_4Port:u6|mADDR[12]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.015     ; 7.838      ;
; 1.447 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[5] ; Sdram_Control_4Port:u6|mADDR[14]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.015     ; 7.837      ;
; 1.448 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[5] ; Sdram_Control_4Port:u6|mADDR[8]                                                                                                                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.015     ; 7.836      ;
; 1.448 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[5] ; Sdram_Control_4Port:u6|mADDR[15]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.015     ; 7.836      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'OSC_50'                                                                                                       ;
+--------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; 12.984 ; counter_1ms[12]         ; BTN_a                   ; OSC_50       ; OSC_50      ; 20.000       ; 0.023      ; 7.079      ;
; 13.172 ; counter_1ms[13]         ; BTN_a                   ; OSC_50       ; OSC_50      ; 20.000       ; 0.023      ; 6.891      ;
; 13.337 ; counter_1ms[23]         ; BTN_a                   ; OSC_50       ; OSC_50      ; 20.000       ; 0.001      ; 6.704      ;
; 13.383 ; counter_1ms[16]         ; BTN_a                   ; OSC_50       ; OSC_50      ; 20.000       ; 0.023      ; 6.680      ;
; 13.488 ; counter_1ms[24]         ; BTN_a                   ; OSC_50       ; OSC_50      ; 20.000       ; 0.001      ; 6.553      ;
; 13.574 ; counter_1ms[22]         ; BTN_a                   ; OSC_50       ; OSC_50      ; 20.000       ; 0.001      ; 6.467      ;
; 13.653 ; counter_1ms[19]         ; BTN_a                   ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 6.387      ;
; 13.667 ; counter_1ms[25]         ; BTN_a                   ; OSC_50       ; OSC_50      ; 20.000       ; 0.001      ; 6.374      ;
; 13.741 ; counter_1ms[12]         ; counter_1ms[12]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 6.299      ;
; 13.741 ; counter_1ms[12]         ; counter_1ms[13]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 6.299      ;
; 13.744 ; counter_1ms[12]         ; counter_1ms[16]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 6.296      ;
; 13.890 ; counter_ones[0]         ; counter_1ms[16]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.024     ; 6.126      ;
; 13.891 ; counter_ones[16]        ; seconds_ones[3]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.001     ; 6.148      ;
; 13.895 ; counter_1ms[12]         ; counter_1ms[22]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.022      ; 6.167      ;
; 13.896 ; counter_1ms[12]         ; counter_1ms[24]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.022      ; 6.166      ;
; 13.929 ; counter_1ms[13]         ; counter_1ms[12]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 6.111      ;
; 13.929 ; counter_1ms[13]         ; counter_1ms[13]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 6.111      ;
; 13.932 ; counter_1ms[13]         ; counter_1ms[16]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 6.108      ;
; 13.961 ; counter_ones[1]         ; counter_1ms[16]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.024     ; 6.055      ;
; 13.970 ; counter_1ms[18]         ; BTN_a                   ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 6.070      ;
; 13.977 ; counter_ones[16]        ; seconds_ones[2]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.001     ; 6.062      ;
; 14.022 ; counter_1ms[26]         ; BTN_a                   ; OSC_50       ; OSC_50      ; 20.000       ; 0.001      ; 6.019      ;
; 14.030 ; counter_1ms[12]         ; counter_1ms[14]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.023      ; 6.033      ;
; 14.031 ; counter_1ms[12]         ; counter_1ms[18]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.023      ; 6.032      ;
; 14.031 ; counter_1ms[12]         ; counter_1ms[20]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.023      ; 6.032      ;
; 14.031 ; counter_1ms[12]         ; counter_1ms[11]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.023      ; 6.032      ;
; 14.032 ; counter_1ms[12]         ; counter_1ms[21]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.023      ; 6.031      ;
; 14.034 ; counter_1ms[12]         ; counter_1ms[19]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.023      ; 6.029      ;
; 14.063 ; counter_ones[16]        ; seconds_ones[1]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.001     ; 5.976      ;
; 14.083 ; counter_1ms[13]         ; counter_1ms[22]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.022      ; 5.979      ;
; 14.084 ; counter_1ms[13]         ; counter_1ms[24]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.022      ; 5.978      ;
; 14.094 ; counter_1ms[23]         ; counter_1ms[12]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.022     ; 5.924      ;
; 14.094 ; counter_1ms[23]         ; counter_1ms[13]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.022     ; 5.924      ;
; 14.097 ; counter_1ms[23]         ; counter_1ms[16]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.022     ; 5.921      ;
; 14.134 ; counter_ones[0]         ; counter_1ms[24]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.002     ; 5.904      ;
; 14.140 ; counter_1ms[16]         ; counter_1ms[12]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.900      ;
; 14.140 ; counter_1ms[16]         ; counter_1ms[13]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.900      ;
; 14.141 ; counter_ones[14]        ; seconds_ones[3]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.899      ;
; 14.143 ; counter_1ms[16]         ; counter_1ms[16]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.897      ;
; 14.204 ; counter_ones[17]        ; seconds_ones[3]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.002     ; 5.834      ;
; 14.205 ; counter_ones[1]         ; counter_1ms[24]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.002     ; 5.833      ;
; 14.218 ; counter_1ms[13]         ; counter_1ms[14]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.023      ; 5.845      ;
; 14.219 ; counter_1ms[13]         ; counter_1ms[18]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.023      ; 5.844      ;
; 14.219 ; counter_1ms[13]         ; counter_1ms[20]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.023      ; 5.844      ;
; 14.219 ; counter_1ms[13]         ; counter_1ms[11]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.023      ; 5.844      ;
; 14.220 ; counter_1ms[13]         ; counter_1ms[21]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.023      ; 5.843      ;
; 14.222 ; counter_1ms[13]         ; counter_1ms[19]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.023      ; 5.841      ;
; 14.227 ; counter_ones[14]        ; seconds_ones[2]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.813      ;
; 14.235 ; counter_ones[0]         ; counter_1ms[13]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.024     ; 5.781      ;
; 14.245 ; counter_1ms[24]         ; counter_1ms[12]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.022     ; 5.773      ;
; 14.245 ; counter_1ms[24]         ; counter_1ms[13]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.022     ; 5.773      ;
; 14.248 ; counter_1ms[23]         ; counter_1ms[22]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.792      ;
; 14.248 ; counter_1ms[24]         ; counter_1ms[16]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.022     ; 5.770      ;
; 14.249 ; counter_1ms[23]         ; counter_1ms[24]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.791      ;
; 14.250 ; counter_1ms[10]         ; BTN_a                   ; OSC_50       ; OSC_50      ; 20.000       ; -0.004     ; 5.786      ;
; 14.255 ; counter_ones[0]         ; counter_1ms[12]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.024     ; 5.761      ;
; 14.262 ; Reset_Delay:u3|Cont[8]  ; Reset_Delay:u3|Cont[8]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.778      ;
; 14.262 ; Reset_Delay:u3|Cont[8]  ; Reset_Delay:u3|Cont[9]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.778      ;
; 14.262 ; Reset_Delay:u3|Cont[8]  ; Reset_Delay:u3|Cont[10] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.778      ;
; 14.262 ; Reset_Delay:u3|Cont[8]  ; Reset_Delay:u3|Cont[7]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.778      ;
; 14.262 ; Reset_Delay:u3|Cont[8]  ; Reset_Delay:u3|Cont[4]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.778      ;
; 14.262 ; Reset_Delay:u3|Cont[8]  ; Reset_Delay:u3|Cont[6]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.778      ;
; 14.262 ; Reset_Delay:u3|Cont[8]  ; Reset_Delay:u3|Cont[5]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.778      ;
; 14.262 ; Reset_Delay:u3|Cont[8]  ; Reset_Delay:u3|Cont[3]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.778      ;
; 14.262 ; Reset_Delay:u3|Cont[8]  ; Reset_Delay:u3|Cont[2]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.778      ;
; 14.262 ; Reset_Delay:u3|Cont[8]  ; Reset_Delay:u3|Cont[1]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.778      ;
; 14.272 ; counter_1ms[9]          ; BTN_a                   ; OSC_50       ; OSC_50      ; 20.000       ; -0.004     ; 5.764      ;
; 14.279 ; counter_ones[0]         ; counter_1ms[20]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.001     ; 5.760      ;
; 14.279 ; counter_ones[0]         ; counter_1ms[21]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.001     ; 5.760      ;
; 14.290 ; counter_ones[17]        ; seconds_ones[2]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.002     ; 5.748      ;
; 14.294 ; counter_1ms[16]         ; counter_1ms[22]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.022      ; 5.768      ;
; 14.295 ; counter_1ms[16]         ; counter_1ms[24]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.022      ; 5.767      ;
; 14.301 ; counter_ones[6]         ; seconds_ones[3]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.006     ; 5.733      ;
; 14.301 ; Reset_Delay:u3|Cont[14] ; Reset_Delay:u3|Cont[8]  ; OSC_50       ; OSC_50      ; 20.000       ; -0.005     ; 5.734      ;
; 14.301 ; Reset_Delay:u3|Cont[14] ; Reset_Delay:u3|Cont[9]  ; OSC_50       ; OSC_50      ; 20.000       ; -0.005     ; 5.734      ;
; 14.301 ; Reset_Delay:u3|Cont[14] ; Reset_Delay:u3|Cont[10] ; OSC_50       ; OSC_50      ; 20.000       ; -0.005     ; 5.734      ;
; 14.301 ; Reset_Delay:u3|Cont[14] ; Reset_Delay:u3|Cont[7]  ; OSC_50       ; OSC_50      ; 20.000       ; -0.005     ; 5.734      ;
; 14.301 ; Reset_Delay:u3|Cont[14] ; Reset_Delay:u3|Cont[4]  ; OSC_50       ; OSC_50      ; 20.000       ; -0.005     ; 5.734      ;
; 14.301 ; Reset_Delay:u3|Cont[14] ; Reset_Delay:u3|Cont[6]  ; OSC_50       ; OSC_50      ; 20.000       ; -0.005     ; 5.734      ;
; 14.301 ; Reset_Delay:u3|Cont[14] ; Reset_Delay:u3|Cont[5]  ; OSC_50       ; OSC_50      ; 20.000       ; -0.005     ; 5.734      ;
; 14.301 ; Reset_Delay:u3|Cont[14] ; Reset_Delay:u3|Cont[3]  ; OSC_50       ; OSC_50      ; 20.000       ; -0.005     ; 5.734      ;
; 14.301 ; Reset_Delay:u3|Cont[14] ; Reset_Delay:u3|Cont[2]  ; OSC_50       ; OSC_50      ; 20.000       ; -0.005     ; 5.734      ;
; 14.301 ; Reset_Delay:u3|Cont[14] ; Reset_Delay:u3|Cont[1]  ; OSC_50       ; OSC_50      ; 20.000       ; -0.005     ; 5.734      ;
; 14.305 ; counter_1ms[12]         ; counter_1ms[6]          ; OSC_50       ; OSC_50      ; 20.000       ; 0.027      ; 5.762      ;
; 14.305 ; counter_ones[0]         ; counter_1ms[22]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.002     ; 5.733      ;
; 14.306 ; counter_ones[1]         ; counter_1ms[13]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.024     ; 5.710      ;
; 14.313 ; counter_ones[14]        ; seconds_ones[1]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.727      ;
; 14.326 ; counter_ones[1]         ; counter_1ms[12]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.024     ; 5.690      ;
; 14.331 ; counter_1ms[22]         ; counter_1ms[12]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.022     ; 5.687      ;
; 14.331 ; counter_1ms[22]         ; counter_1ms[13]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.022     ; 5.687      ;
; 14.334 ; counter_1ms[22]         ; counter_1ms[16]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.022     ; 5.684      ;
; 14.348 ; counter_ones[13]        ; seconds_ones[3]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 5.692      ;
; 14.350 ; counter_ones[1]         ; counter_1ms[20]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.001     ; 5.689      ;
; 14.350 ; counter_ones[1]         ; counter_1ms[21]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.001     ; 5.689      ;
; 14.355 ; counter_ones[0]         ; counter_1ms[19]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.001     ; 5.684      ;
; 14.376 ; counter_ones[17]        ; seconds_ones[1]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.002     ; 5.662      ;
; 14.376 ; counter_ones[1]         ; counter_1ms[22]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.002     ; 5.662      ;
; 14.383 ; counter_1ms[23]         ; counter_1ms[14]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.001      ; 5.658      ;
; 14.384 ; counter_1ms[23]         ; counter_1ms[18]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.001      ; 5.657      ;
; 14.384 ; counter_1ms[23]         ; counter_1ms[20]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.001      ; 5.657      ;
+--------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'TD_CLK'                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                       ; To Node                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.225 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[0]                              ; ITU_656_Decoder:u4|Data_Valid                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.944      ; 19.796     ;
; 18.312 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[1]                              ; ITU_656_Decoder:u4|Data_Valid                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.944      ; 19.709     ;
; 18.456 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[2]                              ; ITU_656_Decoder:u4|Data_Valid                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.944      ; 19.565     ;
; 18.503 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[4]                          ; ITU_656_Decoder:u4|Data_Valid                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.939      ; 19.513     ;
; 18.553 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[3]                              ; ITU_656_Decoder:u4|Data_Valid                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.944      ; 19.468     ;
; 18.557 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFDenominator[2]                        ; ITU_656_Decoder:u4|Data_Valid                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.939      ; 19.459     ;
; 20.095 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[0]                              ; ITU_656_Decoder:u4|YCbCr[3]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.956      ; 17.938     ;
; 20.182 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[1]                              ; ITU_656_Decoder:u4|YCbCr[3]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.956      ; 17.851     ;
; 20.326 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[2]                              ; ITU_656_Decoder:u4|YCbCr[3]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.956      ; 17.707     ;
; 20.373 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[4]                          ; ITU_656_Decoder:u4|YCbCr[3]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.951      ; 17.655     ;
; 20.423 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[3]                              ; ITU_656_Decoder:u4|YCbCr[3]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.956      ; 17.610     ;
; 20.427 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFDenominator[2]                        ; ITU_656_Decoder:u4|YCbCr[3]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.951      ; 17.601     ;
; 20.520 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[0]                              ; ITU_656_Decoder:u4|YCbCr[0]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.956      ; 17.513     ;
; 20.520 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[0]                              ; ITU_656_Decoder:u4|YCbCr[2]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.956      ; 17.513     ;
; 20.521 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[0]                              ; ITU_656_Decoder:u4|YCbCr[4]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.956      ; 17.512     ;
; 20.521 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[0]                              ; ITU_656_Decoder:u4|YCbCr[5]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.956      ; 17.512     ;
; 20.523 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[0]                              ; ITU_656_Decoder:u4|YCbCr[6]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.956      ; 17.510     ;
; 20.523 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[0]                              ; ITU_656_Decoder:u4|YCbCr[7]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.956      ; 17.510     ;
; 20.524 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[0]                              ; ITU_656_Decoder:u4|YCbCr[1]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.956      ; 17.509     ;
; 20.607 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[1]                              ; ITU_656_Decoder:u4|YCbCr[0]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.956      ; 17.426     ;
; 20.607 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[1]                              ; ITU_656_Decoder:u4|YCbCr[2]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.956      ; 17.426     ;
; 20.608 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[1]                              ; ITU_656_Decoder:u4|YCbCr[4]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.956      ; 17.425     ;
; 20.608 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[1]                              ; ITU_656_Decoder:u4|YCbCr[5]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.956      ; 17.425     ;
; 20.610 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[1]                              ; ITU_656_Decoder:u4|YCbCr[6]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.956      ; 17.423     ;
; 20.610 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[1]                              ; ITU_656_Decoder:u4|YCbCr[7]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.956      ; 17.423     ;
; 20.611 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[1]                              ; ITU_656_Decoder:u4|YCbCr[1]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.956      ; 17.422     ;
; 20.751 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[2]                              ; ITU_656_Decoder:u4|YCbCr[0]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.956      ; 17.282     ;
; 20.751 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[2]                              ; ITU_656_Decoder:u4|YCbCr[2]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.956      ; 17.282     ;
; 20.752 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[2]                              ; ITU_656_Decoder:u4|YCbCr[4]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.956      ; 17.281     ;
; 20.752 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[2]                              ; ITU_656_Decoder:u4|YCbCr[5]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.956      ; 17.281     ;
; 20.754 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[2]                              ; ITU_656_Decoder:u4|YCbCr[6]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.956      ; 17.279     ;
; 20.754 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[2]                              ; ITU_656_Decoder:u4|YCbCr[7]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.956      ; 17.279     ;
; 20.755 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[2]                              ; ITU_656_Decoder:u4|YCbCr[1]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.956      ; 17.278     ;
; 20.798 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[4]                          ; ITU_656_Decoder:u4|YCbCr[0]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.951      ; 17.230     ;
; 20.798 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[4]                          ; ITU_656_Decoder:u4|YCbCr[2]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.951      ; 17.230     ;
; 20.799 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[4]                          ; ITU_656_Decoder:u4|YCbCr[4]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.951      ; 17.229     ;
; 20.799 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[4]                          ; ITU_656_Decoder:u4|YCbCr[5]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.951      ; 17.229     ;
; 20.801 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[4]                          ; ITU_656_Decoder:u4|YCbCr[6]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.951      ; 17.227     ;
; 20.801 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[4]                          ; ITU_656_Decoder:u4|YCbCr[7]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.951      ; 17.227     ;
; 20.802 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[4]                          ; ITU_656_Decoder:u4|YCbCr[1]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.951      ; 17.226     ;
; 20.848 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[3]                              ; ITU_656_Decoder:u4|YCbCr[0]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.956      ; 17.185     ;
; 20.848 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[3]                              ; ITU_656_Decoder:u4|YCbCr[2]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.956      ; 17.185     ;
; 20.849 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[3]                              ; ITU_656_Decoder:u4|YCbCr[4]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.956      ; 17.184     ;
; 20.849 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[3]                              ; ITU_656_Decoder:u4|YCbCr[5]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.956      ; 17.184     ;
; 20.851 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[3]                              ; ITU_656_Decoder:u4|YCbCr[6]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.956      ; 17.182     ;
; 20.851 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[3]                              ; ITU_656_Decoder:u4|YCbCr[7]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.956      ; 17.182     ;
; 20.852 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFDenominator[2]                        ; ITU_656_Decoder:u4|YCbCr[0]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.951      ; 17.176     ;
; 20.852 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFDenominator[2]                        ; ITU_656_Decoder:u4|YCbCr[2]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.951      ; 17.176     ;
; 20.852 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[3]                              ; ITU_656_Decoder:u4|YCbCr[1]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.956      ; 17.181     ;
; 20.853 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFDenominator[2]                        ; ITU_656_Decoder:u4|YCbCr[4]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.951      ; 17.175     ;
; 20.853 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFDenominator[2]                        ; ITU_656_Decoder:u4|YCbCr[5]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.951      ; 17.175     ;
; 20.855 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFDenominator[2]                        ; ITU_656_Decoder:u4|YCbCr[6]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.951      ; 17.173     ;
; 20.855 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFDenominator[2]                        ; ITU_656_Decoder:u4|YCbCr[7]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.951      ; 17.173     ;
; 20.856 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFDenominator[2]                        ; ITU_656_Decoder:u4|YCbCr[1]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.951      ; 17.172     ;
; 21.137 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[3]                          ; ITU_656_Decoder:u4|Data_Valid                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.939      ; 16.879     ;
; 23.007 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[3]                          ; ITU_656_Decoder:u4|YCbCr[3]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.951      ; 15.021     ;
; 23.432 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[3]                          ; ITU_656_Decoder:u4|YCbCr[0]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.951      ; 14.596     ;
; 23.432 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[3]                          ; ITU_656_Decoder:u4|YCbCr[2]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.951      ; 14.596     ;
; 23.433 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[3]                          ; ITU_656_Decoder:u4|YCbCr[4]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.951      ; 14.595     ;
; 23.433 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[3]                          ; ITU_656_Decoder:u4|YCbCr[5]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.951      ; 14.595     ;
; 23.435 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[3]                          ; ITU_656_Decoder:u4|YCbCr[6]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.951      ; 14.593     ;
; 23.435 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[3]                          ; ITU_656_Decoder:u4|YCbCr[7]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.951      ; 14.593     ;
; 23.436 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[3]                          ; ITU_656_Decoder:u4|YCbCr[1]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.951      ; 14.592     ;
; 24.756 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[2]                          ; ITU_656_Decoder:u4|Data_Valid                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.952      ; 13.273     ;
; 26.626 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[2]                          ; ITU_656_Decoder:u4|YCbCr[3]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.964      ; 11.415     ;
; 27.051 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[2]                          ; ITU_656_Decoder:u4|YCbCr[0]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.964      ; 10.990     ;
; 27.051 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[2]                          ; ITU_656_Decoder:u4|YCbCr[2]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.964      ; 10.990     ;
; 27.052 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[2]                          ; ITU_656_Decoder:u4|YCbCr[4]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.964      ; 10.989     ;
; 27.052 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[2]                          ; ITU_656_Decoder:u4|YCbCr[5]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.964      ; 10.989     ;
; 27.054 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[2]                          ; ITU_656_Decoder:u4|YCbCr[6]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.964      ; 10.987     ;
; 27.054 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[2]                          ; ITU_656_Decoder:u4|YCbCr[7]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.964      ; 10.987     ;
; 27.055 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[2]                          ; ITU_656_Decoder:u4|YCbCr[1]                                                                                                                  ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.964      ; 10.986     ;
; 28.241 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.000      ; 8.836      ;
; 28.241 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8] ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.000      ; 8.836      ;
; 28.280 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.015      ; 8.812      ;
; 28.280 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8] ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.015      ; 8.812      ;
; 28.454 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7] ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.015     ; 8.608      ;
; 28.493 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7] ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.000      ; 8.584      ;
; 28.590 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[1]                          ; ITU_656_Decoder:u4|Data_Valid                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.952      ; 9.439      ;
; 28.733 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.000      ; 8.344      ;
; 28.733 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8] ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.000      ; 8.344      ;
; 28.946 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7] ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.015     ; 8.116      ;
; 29.103 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.036      ; 8.010      ;
; 29.103 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8] ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.036      ; 8.010      ;
; 29.113 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.036      ; 8.000      ;
; 29.113 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8] ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.036      ; 8.000      ;
; 29.122 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[8] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.000      ; 7.955      ;
; 29.122 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[8] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8] ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.000      ; 7.955      ;
; 29.153 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.000      ; 7.924      ;
; 29.153 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8] ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.000      ; 7.924      ;
; 29.168 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.913     ; 6.996      ;
; 29.168 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8] ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.913     ; 6.996      ;
; 29.220 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9] ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.913     ; 6.944      ;
; 29.220 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8] ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.913     ; 6.944      ;
; 29.316 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7] ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.021      ; 7.782      ;
; 29.326 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7] ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.021      ; 7.772      ;
; 29.335 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[8] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7] ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.015     ; 7.727      ;
; 29.366 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7] ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.015     ; 7.696      ;
; 29.381 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7] ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.928     ; 6.768      ;
; 29.433 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7] ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.928     ; 6.716      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'OSC_27'                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                       ; To Node                                                                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 26.376 ; VGA_Ctrl:u9|H_Cont[4]                                                                                                           ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                               ; OSC_27       ; OSC_27      ; 37.037       ; -0.016     ; 10.685     ;
; 26.494 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10          ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[26]                                                                                           ; OSC_27       ; OSC_27      ; 37.037       ; -0.389     ; 10.194     ;
; 26.531 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10~DATAOUT1 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[26]                                                                                           ; OSC_27       ; OSC_27      ; 37.037       ; -0.408     ; 10.138     ;
; 26.580 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10          ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[25]                                                                                           ; OSC_27       ; OSC_27      ; 37.037       ; -0.389     ; 10.108     ;
; 26.617 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10~DATAOUT1 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[25]                                                                                           ; OSC_27       ; OSC_27      ; 37.037       ; -0.408     ; 10.052     ;
; 26.666 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10          ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[24]                                                                                           ; OSC_27       ; OSC_27      ; 37.037       ; -0.389     ; 10.022     ;
; 26.692 ; VGA_Ctrl:u9|H_Cont[4]                                                                                                           ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg0 ; OSC_27       ; OSC_27      ; 37.037       ; 0.096      ; 10.395     ;
; 26.692 ; VGA_Ctrl:u9|H_Cont[4]                                                                                                           ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg1 ; OSC_27       ; OSC_27      ; 37.037       ; 0.096      ; 10.395     ;
; 26.692 ; VGA_Ctrl:u9|H_Cont[4]                                                                                                           ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg2 ; OSC_27       ; OSC_27      ; 37.037       ; 0.096      ; 10.395     ;
; 26.692 ; VGA_Ctrl:u9|H_Cont[4]                                                                                                           ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg3 ; OSC_27       ; OSC_27      ; 37.037       ; 0.096      ; 10.395     ;
; 26.692 ; VGA_Ctrl:u9|H_Cont[4]                                                                                                           ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg4 ; OSC_27       ; OSC_27      ; 37.037       ; 0.096      ; 10.395     ;
; 26.692 ; VGA_Ctrl:u9|H_Cont[4]                                                                                                           ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg5 ; OSC_27       ; OSC_27      ; 37.037       ; 0.096      ; 10.395     ;
; 26.692 ; VGA_Ctrl:u9|H_Cont[4]                                                                                                           ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg6 ; OSC_27       ; OSC_27      ; 37.037       ; 0.096      ; 10.395     ;
; 26.692 ; VGA_Ctrl:u9|H_Cont[4]                                                                                                           ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg7 ; OSC_27       ; OSC_27      ; 37.037       ; 0.096      ; 10.395     ;
; 26.692 ; VGA_Ctrl:u9|H_Cont[4]                                                                                                           ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg8 ; OSC_27       ; OSC_27      ; 37.037       ; 0.096      ; 10.395     ;
; 26.702 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10~DATAOUT1 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[26]                                                                                           ; OSC_27       ; OSC_27      ; 37.037       ; -0.393     ; 9.982      ;
; 26.703 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10~DATAOUT1 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[24]                                                                                           ; OSC_27       ; OSC_27      ; 37.037       ; -0.408     ; 9.966      ;
; 26.752 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10          ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[23]                                                                                           ; OSC_27       ; OSC_27      ; 37.037       ; -0.389     ; 9.936      ;
; 26.788 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10~DATAOUT1 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[25]                                                                                           ; OSC_27       ; OSC_27      ; 37.037       ; -0.393     ; 9.896      ;
; 26.789 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10~DATAOUT1 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[23]                                                                                           ; OSC_27       ; OSC_27      ; 37.037       ; -0.408     ; 9.880      ;
; 26.802 ; VGA_Ctrl:u9|H_Cont[4]                                                                                                           ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                               ; OSC_27       ; OSC_27      ; 37.037       ; -0.016     ; 10.259     ;
; 26.802 ; VGA_Ctrl:u9|H_Cont[4]                                                                                                           ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                               ; OSC_27       ; OSC_27      ; 37.037       ; -0.016     ; 10.259     ;
; 26.838 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10          ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[22]                                                                                           ; OSC_27       ; OSC_27      ; 37.037       ; -0.389     ; 9.850      ;
; 26.853 ; VGA_Ctrl:u9|H_Cont[3]                                                                                                           ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                               ; OSC_27       ; OSC_27      ; 37.037       ; -0.016     ; 10.208     ;
; 26.874 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10~DATAOUT1 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[24]                                                                                           ; OSC_27       ; OSC_27      ; 37.037       ; -0.393     ; 9.810      ;
; 26.875 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10~DATAOUT1 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[22]                                                                                           ; OSC_27       ; OSC_27      ; 37.037       ; -0.408     ; 9.794      ;
; 26.895 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10          ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[26]                                                                                           ; OSC_27       ; OSC_27      ; 37.037       ; -0.408     ; 9.774      ;
; 26.924 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10          ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[21]                                                                                           ; OSC_27       ; OSC_27      ; 37.037       ; -0.389     ; 9.764      ;
; 26.960 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10~DATAOUT1 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[23]                                                                                           ; OSC_27       ; OSC_27      ; 37.037       ; -0.393     ; 9.724      ;
; 26.961 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10~DATAOUT1 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[21]                                                                                           ; OSC_27       ; OSC_27      ; 37.037       ; -0.408     ; 9.708      ;
; 26.981 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10          ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[25]                                                                                           ; OSC_27       ; OSC_27      ; 37.037       ; -0.408     ; 9.688      ;
; 26.989 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT1 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[26]                                                                                           ; OSC_27       ; OSC_27      ; 37.037       ; -0.389     ; 9.699      ;
; 27.012 ; VGA_Ctrl:u9|H_Cont[6]                                                                                                           ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                               ; OSC_27       ; OSC_27      ; 37.037       ; -0.016     ; 10.049     ;
; 27.017 ; VGA_Ctrl:u9|H_Cont[9]                                                                                                           ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                               ; OSC_27       ; OSC_27      ; 37.037       ; -0.016     ; 10.044     ;
; 27.029 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10~DATAOUT2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[26]                                                                                           ; OSC_27       ; OSC_27      ; 37.037       ; -0.408     ; 9.640      ;
; 27.046 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10~DATAOUT1 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[22]                                                                                           ; OSC_27       ; OSC_27      ; 37.037       ; -0.393     ; 9.638      ;
; 27.046 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10          ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[26]                                                                                           ; OSC_27       ; OSC_27      ; 37.037       ; -0.393     ; 9.638      ;
; 27.067 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10          ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[24]                                                                                           ; OSC_27       ; OSC_27      ; 37.037       ; -0.408     ; 9.602      ;
; 27.070 ; VGA_Ctrl:u9|H_Cont[4]                                                                                                           ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_address_reg0 ; OSC_27       ; OSC_27      ; 37.037       ; 0.089      ; 10.010     ;
; 27.070 ; VGA_Ctrl:u9|H_Cont[4]                                                                                                           ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_address_reg1 ; OSC_27       ; OSC_27      ; 37.037       ; 0.089      ; 10.010     ;
; 27.070 ; VGA_Ctrl:u9|H_Cont[4]                                                                                                           ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_address_reg2 ; OSC_27       ; OSC_27      ; 37.037       ; 0.089      ; 10.010     ;
; 27.070 ; VGA_Ctrl:u9|H_Cont[4]                                                                                                           ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_address_reg3 ; OSC_27       ; OSC_27      ; 37.037       ; 0.089      ; 10.010     ;
; 27.070 ; VGA_Ctrl:u9|H_Cont[4]                                                                                                           ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_address_reg4 ; OSC_27       ; OSC_27      ; 37.037       ; 0.089      ; 10.010     ;
; 27.070 ; VGA_Ctrl:u9|H_Cont[4]                                                                                                           ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_address_reg5 ; OSC_27       ; OSC_27      ; 37.037       ; 0.089      ; 10.010     ;
; 27.070 ; VGA_Ctrl:u9|H_Cont[4]                                                                                                           ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_address_reg6 ; OSC_27       ; OSC_27      ; 37.037       ; 0.089      ; 10.010     ;
; 27.070 ; VGA_Ctrl:u9|H_Cont[4]                                                                                                           ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_address_reg7 ; OSC_27       ; OSC_27      ; 37.037       ; 0.089      ; 10.010     ;
; 27.070 ; VGA_Ctrl:u9|H_Cont[4]                                                                                                           ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_address_reg8 ; OSC_27       ; OSC_27      ; 37.037       ; 0.089      ; 10.010     ;
; 27.075 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT1 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[25]                                                                                           ; OSC_27       ; OSC_27      ; 37.037       ; -0.389     ; 9.613      ;
; 27.092 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10~DATAOUT2 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[26]                                                                                           ; OSC_27       ; OSC_27      ; 37.037       ; -0.393     ; 9.592      ;
; 27.103 ; VGA_Ctrl:u9|H_Cont[2]                                                                                                           ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                               ; OSC_27       ; OSC_27      ; 37.037       ; -0.016     ; 9.958      ;
; 27.104 ; VGA_Ctrl:u9|H_Cont[4]                                                                                                           ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                               ; OSC_27       ; OSC_27      ; 37.037       ; -0.003     ; 9.970      ;
; 27.104 ; VGA_Ctrl:u9|H_Cont[4]                                                                                                           ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                    ; OSC_27       ; OSC_27      ; 37.037       ; -0.003     ; 9.970      ;
; 27.104 ; VGA_Ctrl:u9|H_Cont[4]                                                                                                           ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                                              ; OSC_27       ; OSC_27      ; 37.037       ; -0.003     ; 9.970      ;
; 27.104 ; VGA_Ctrl:u9|H_Cont[4]                                                                                                           ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                                              ; OSC_27       ; OSC_27      ; 37.037       ; -0.003     ; 9.970      ;
; 27.104 ; VGA_Ctrl:u9|H_Cont[4]                                                                                                           ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                                              ; OSC_27       ; OSC_27      ; 37.037       ; -0.003     ; 9.970      ;
; 27.114 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10          ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[20]                                                                                           ; OSC_27       ; OSC_27      ; 37.037       ; -0.389     ; 9.574      ;
; 27.115 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10~DATAOUT2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[25]                                                                                           ; OSC_27       ; OSC_27      ; 37.037       ; -0.408     ; 9.554      ;
; 27.132 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10~DATAOUT1 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[21]                                                                                           ; OSC_27       ; OSC_27      ; 37.037       ; -0.393     ; 9.552      ;
; 27.132 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10          ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[25]                                                                                           ; OSC_27       ; OSC_27      ; 37.037       ; -0.393     ; 9.552      ;
; 27.151 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10~DATAOUT1 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[20]                                                                                           ; OSC_27       ; OSC_27      ; 37.037       ; -0.408     ; 9.518      ;
; 27.153 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10          ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[23]                                                                                           ; OSC_27       ; OSC_27      ; 37.037       ; -0.408     ; 9.516      ;
; 27.161 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT1 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[24]                                                                                           ; OSC_27       ; OSC_27      ; 37.037       ; -0.389     ; 9.527      ;
; 27.169 ; VGA_Ctrl:u9|H_Cont[3]                                                                                                           ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg0 ; OSC_27       ; OSC_27      ; 37.037       ; 0.096      ; 9.918      ;
; 27.169 ; VGA_Ctrl:u9|H_Cont[3]                                                                                                           ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg1 ; OSC_27       ; OSC_27      ; 37.037       ; 0.096      ; 9.918      ;
; 27.169 ; VGA_Ctrl:u9|H_Cont[3]                                                                                                           ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg2 ; OSC_27       ; OSC_27      ; 37.037       ; 0.096      ; 9.918      ;
; 27.169 ; VGA_Ctrl:u9|H_Cont[3]                                                                                                           ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg3 ; OSC_27       ; OSC_27      ; 37.037       ; 0.096      ; 9.918      ;
; 27.169 ; VGA_Ctrl:u9|H_Cont[3]                                                                                                           ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg4 ; OSC_27       ; OSC_27      ; 37.037       ; 0.096      ; 9.918      ;
; 27.169 ; VGA_Ctrl:u9|H_Cont[3]                                                                                                           ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg5 ; OSC_27       ; OSC_27      ; 37.037       ; 0.096      ; 9.918      ;
; 27.169 ; VGA_Ctrl:u9|H_Cont[3]                                                                                                           ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg6 ; OSC_27       ; OSC_27      ; 37.037       ; 0.096      ; 9.918      ;
; 27.169 ; VGA_Ctrl:u9|H_Cont[3]                                                                                                           ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg7 ; OSC_27       ; OSC_27      ; 37.037       ; 0.096      ; 9.918      ;
; 27.169 ; VGA_Ctrl:u9|H_Cont[3]                                                                                                           ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg8 ; OSC_27       ; OSC_27      ; 37.037       ; 0.096      ; 9.918      ;
; 27.169 ; VGA_Ctrl:u9|H_Cont[8]                                                                                                           ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                               ; OSC_27       ; OSC_27      ; 37.037       ; -0.016     ; 9.892      ;
; 27.178 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10~DATAOUT2 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[25]                                                                                           ; OSC_27       ; OSC_27      ; 37.037       ; -0.393     ; 9.506      ;
; 27.188 ; VGA_Ctrl:u9|H_Cont[10]                                                                                                          ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                               ; OSC_27       ; OSC_27      ; 37.037       ; -0.016     ; 9.873      ;
; 27.200 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10          ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[19]                                                                                           ; OSC_27       ; OSC_27      ; 37.037       ; -0.389     ; 9.488      ;
; 27.201 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10~DATAOUT2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[24]                                                                                           ; OSC_27       ; OSC_27      ; 37.037       ; -0.408     ; 9.468      ;
; 27.218 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10          ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[24]                                                                                           ; OSC_27       ; OSC_27      ; 37.037       ; -0.393     ; 9.466      ;
; 27.237 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10~DATAOUT1 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[19]                                                                                           ; OSC_27       ; OSC_27      ; 37.037       ; -0.408     ; 9.432      ;
; 27.239 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10          ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[22]                                                                                           ; OSC_27       ; OSC_27      ; 37.037       ; -0.408     ; 9.430      ;
; 27.247 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT1 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[23]                                                                                           ; OSC_27       ; OSC_27      ; 37.037       ; -0.389     ; 9.441      ;
; 27.255 ; VGA_Ctrl:u9|H_Cont[4]                                                                                                           ; buffer3:delayer|line2[637]                                                                                                                                                                ; OSC_27       ; OSC_27      ; 37.037       ; -0.012     ; 9.810      ;
; 27.255 ; VGA_Ctrl:u9|H_Cont[4]                                                                                                           ; buffer3:delayer|line3[206]                                                                                                                                                                ; OSC_27       ; OSC_27      ; 37.037       ; -0.012     ; 9.810      ;
; 27.255 ; VGA_Ctrl:u9|H_Cont[4]                                                                                                           ; buffer3:delayer|line3[205]                                                                                                                                                                ; OSC_27       ; OSC_27      ; 37.037       ; -0.012     ; 9.810      ;
; 27.255 ; VGA_Ctrl:u9|H_Cont[4]                                                                                                           ; buffer3:delayer|line3[204]                                                                                                                                                                ; OSC_27       ; OSC_27      ; 37.037       ; -0.012     ; 9.810      ;
; 27.255 ; VGA_Ctrl:u9|H_Cont[4]                                                                                                           ; buffer3:delayer|line3[203]                                                                                                                                                                ; OSC_27       ; OSC_27      ; 37.037       ; -0.012     ; 9.810      ;
; 27.255 ; VGA_Ctrl:u9|H_Cont[4]                                                                                                           ; buffer3:delayer|line3[202]                                                                                                                                                                ; OSC_27       ; OSC_27      ; 37.037       ; -0.012     ; 9.810      ;
; 27.255 ; VGA_Ctrl:u9|H_Cont[4]                                                                                                           ; buffer3:delayer|line3[201]                                                                                                                                                                ; OSC_27       ; OSC_27      ; 37.037       ; -0.012     ; 9.810      ;
; 27.255 ; VGA_Ctrl:u9|H_Cont[4]                                                                                                           ; buffer3:delayer|line3[200]                                                                                                                                                                ; OSC_27       ; OSC_27      ; 37.037       ; -0.012     ; 9.810      ;
; 27.255 ; VGA_Ctrl:u9|H_Cont[4]                                                                                                           ; buffer3:delayer|line3[199]                                                                                                                                                                ; OSC_27       ; OSC_27      ; 37.037       ; -0.012     ; 9.810      ;
; 27.255 ; VGA_Ctrl:u9|H_Cont[4]                                                                                                           ; buffer3:delayer|line3[198]                                                                                                                                                                ; OSC_27       ; OSC_27      ; 37.037       ; -0.012     ; 9.810      ;
; 27.255 ; VGA_Ctrl:u9|H_Cont[4]                                                                                                           ; buffer3:delayer|line3[197]                                                                                                                                                                ; OSC_27       ; OSC_27      ; 37.037       ; -0.012     ; 9.810      ;
; 27.255 ; VGA_Ctrl:u9|H_Cont[4]                                                                                                           ; buffer3:delayer|line3[196]                                                                                                                                                                ; OSC_27       ; OSC_27      ; 37.037       ; -0.012     ; 9.810      ;
; 27.255 ; VGA_Ctrl:u9|H_Cont[4]                                                                                                           ; buffer3:delayer|line3[195]                                                                                                                                                                ; OSC_27       ; OSC_27      ; 37.037       ; -0.012     ; 9.810      ;
; 27.255 ; VGA_Ctrl:u9|H_Cont[4]                                                                                                           ; buffer3:delayer|line3[194]                                                                                                                                                                ; OSC_27       ; OSC_27      ; 37.037       ; -0.012     ; 9.810      ;
; 27.255 ; VGA_Ctrl:u9|H_Cont[4]                                                                                                           ; buffer3:delayer|line3[639]                                                                                                                                                                ; OSC_27       ; OSC_27      ; 37.037       ; -0.012     ; 9.810      ;
; 27.258 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10          ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[26]                                                                                           ; OSC_27       ; OSC_27      ; 37.037       ; -0.406     ; 9.413      ;
; 27.264 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10~DATAOUT2 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[24]                                                                                           ; OSC_27       ; OSC_27      ; 37.037       ; -0.393     ; 9.420      ;
; 27.266 ; VGA_Ctrl:u9|H_Cont[1]                                                                                                           ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                               ; OSC_27       ; OSC_27      ; 37.037       ; -0.016     ; 9.795      ;
; 27.274 ; VGA_Ctrl:u9|H_Cont[5]                                                                                                           ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                               ; OSC_27       ; OSC_27      ; 37.037       ; -0.016     ; 9.787      ;
; 27.279 ; VGA_Ctrl:u9|H_Cont[3]                                                                                                           ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                               ; OSC_27       ; OSC_27      ; 37.037       ; -0.016     ; 9.782      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2'                                                                                                                                                                                 ;
+--------+----------------------------------+----------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                          ; Launch Clock                                                              ; Latch Clock                                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+----------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; 49.744 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.999      ;
; 49.744 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.999      ;
; 49.744 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.999      ;
; 49.744 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.999      ;
; 49.744 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.999      ;
; 49.744 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.999      ;
; 49.744 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.999      ;
; 49.744 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.999      ;
; 49.744 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.999      ;
; 49.814 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.929      ;
; 49.814 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.929      ;
; 49.814 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.929      ;
; 49.814 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.929      ;
; 49.814 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.929      ;
; 49.814 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.929      ;
; 49.814 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.929      ;
; 49.814 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.929      ;
; 49.814 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.929      ;
; 50.040 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.703      ;
; 50.040 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.703      ;
; 50.040 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.703      ;
; 50.040 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.703      ;
; 50.040 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.703      ;
; 50.040 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.703      ;
; 50.040 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.703      ;
; 50.040 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.703      ;
; 50.040 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.703      ;
; 50.238 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.505      ;
; 50.238 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.505      ;
; 50.238 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.505      ;
; 50.238 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.505      ;
; 50.238 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.505      ;
; 50.238 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.505      ;
; 50.238 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.505      ;
; 50.238 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.505      ;
; 50.238 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.505      ;
; 50.626 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.117      ;
; 50.696 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.047      ;
; 50.741 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.002      ;
; 50.741 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.002      ;
; 50.741 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.002      ;
; 50.741 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.002      ;
; 50.741 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.002      ;
; 50.741 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.002      ;
; 50.741 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.002      ;
; 50.741 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.002      ;
; 50.741 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 3.002      ;
; 50.922 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.821      ;
; 51.036 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.707      ;
; 51.036 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.707      ;
; 51.036 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.707      ;
; 51.036 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.707      ;
; 51.036 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.707      ;
; 51.036 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.707      ;
; 51.036 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.707      ;
; 51.036 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.707      ;
; 51.036 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.707      ;
; 51.120 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.623      ;
; 51.222 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.521      ;
; 51.222 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.521      ;
; 51.222 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.521      ;
; 51.222 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.521      ;
; 51.222 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.521      ;
; 51.222 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.521      ;
; 51.222 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.521      ;
; 51.222 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.521      ;
; 51.222 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.521      ;
; 51.357 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.386      ;
; 51.357 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.386      ;
; 51.357 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.386      ;
; 51.357 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.386      ;
; 51.357 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.386      ;
; 51.357 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.386      ;
; 51.357 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.386      ;
; 51.357 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.386      ;
; 51.357 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.386      ;
; 51.623 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.120      ;
; 51.674 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.069      ;
; 51.674 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.069      ;
; 51.674 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.069      ;
; 51.674 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.069      ;
; 51.674 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.069      ;
; 51.674 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.069      ;
; 51.674 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.069      ;
; 51.674 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.069      ;
; 51.674 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 2.069      ;
; 51.918 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.825      ;
; 51.998 ; AUDIO_DAC_ADC:u12|BCK_DIV[0]     ; AUDIO_DAC_ADC:u12|oAUD_BCK       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.745      ;
; 52.104 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.639      ;
; 52.205 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.538      ;
; 52.230 ; AUDIO_DAC_ADC:u12|BCK_DIV[0]     ; AUDIO_DAC_ADC:u12|BCK_DIV[1]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.513      ;
; 52.230 ; AUDIO_DAC_ADC:u12|BCK_DIV[1]     ; AUDIO_DAC_ADC:u12|oAUD_BCK       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.513      ;
; 52.234 ; AUDIO_DAC_ADC:u12|BCK_DIV[1]     ; AUDIO_DAC_ADC:u12|BCK_DIV[0]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.509      ;
; 52.239 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.504      ;
; 52.276 ; AUDIO_DAC_ADC:u12|BCK_DIV[0]     ; AUDIO_DAC_ADC:u12|BCK_DIV[2]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.467      ;
; 52.655 ; AUDIO_DAC_ADC:u12|BCK_DIV[2]     ; AUDIO_DAC_ADC:u12|oAUD_BCK       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.088      ;
; 52.657 ; AUDIO_DAC_ADC:u12|BCK_DIV[2]     ; AUDIO_DAC_ADC:u12|BCK_DIV[0]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.086      ;
; 52.660 ; AUDIO_DAC_ADC:u12|BCK_DIV[1]     ; AUDIO_DAC_ADC:u12|BCK_DIV[2]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.083      ;
; 52.663 ; AUDIO_DAC_ADC:u12|BCK_DIV[2]     ; AUDIO_DAC_ADC:u12|BCK_DIV[1]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.080      ;
; 52.938 ; AUDIO_DAC_ADC:u12|LRCK_1X        ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.805      ;
+--------+----------------------------------+----------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'TD_CLK'                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                       ; To Node                                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.165 ; ITU_656_Decoder:u4|Cont[1]                                                                                                                                      ; ITU_656_Decoder:u4|YCbCr[3]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 1.306      ; 1.777      ;
; 0.168 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[6] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6]                            ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.949      ; 1.423      ;
; 0.257 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[9] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9]                            ; TD_CLK       ; TD_CLK      ; 0.000        ; 1.294      ; 1.857      ;
; 0.307 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.941      ; 1.554      ;
; 0.307 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.941      ; 1.554      ;
; 0.377 ; ITU_656_Decoder:u4|Cont[1]                                                                                                                                      ; ITU_656_Decoder:u4|YCbCr[4]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 1.306      ; 1.989      ;
; 0.379 ; ITU_656_Decoder:u4|Cont[1]                                                                                                                                      ; ITU_656_Decoder:u4|YCbCr[2]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 1.306      ; 1.991      ;
; 0.380 ; ITU_656_Decoder:u4|Cont[1]                                                                                                                                      ; ITU_656_Decoder:u4|YCbCr[0]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 1.306      ; 1.992      ;
; 0.380 ; ITU_656_Decoder:u4|Cont[1]                                                                                                                                      ; ITU_656_Decoder:u4|YCbCr[6]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 1.306      ; 1.992      ;
; 0.381 ; ITU_656_Decoder:u4|Cont[1]                                                                                                                                      ; ITU_656_Decoder:u4|YCbCr[1]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 1.306      ; 1.993      ;
; 0.476 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|delayed_wrptr_g[4]                                                                     ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.947      ; 1.729      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ITU_656_Decoder:u4|Active_Video                                                                                                                                 ; ITU_656_Decoder:u4|Active_Video                                                                                                                                                            ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ITU_656_Decoder:u4|Start                                                                                                                                        ; ITU_656_Decoder:u4|Start                                                                                                                                                                   ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.805      ;
; 0.630 ; ITU_656_Decoder:u4|Cont[1]                                                                                                                                      ; ITU_656_Decoder:u4|YCbCr[5]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 1.306      ; 2.242      ;
; 0.642 ; ITU_656_Decoder:u4|Cont[1]                                                                                                                                      ; ITU_656_Decoder:u4|YCbCr[7]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 1.306      ; 2.254      ;
; 0.672 ; ITU_656_Decoder:u4|Window[11]                                                                                                                                   ; ITU_656_Decoder:u4|Window[19]                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.379      ; 1.357      ;
; 0.697 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|delayed_wrptr_g[9]                                                                     ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.911      ; 1.914      ;
; 0.704 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[5] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5]                            ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.913      ; 1.923      ;
; 0.720 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[3] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[3]                            ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.913      ; 1.939      ;
; 0.722 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|delayed_wrptr_g[8]                                                                     ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.911      ; 1.939      ;
; 0.737 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[8] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[8]                            ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.043      ;
; 0.749 ; ITU_656_Decoder:u4|Window[0]                                                                                                                                    ; ITU_656_Decoder:u4|Window[8]                                                                                                                                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.055      ;
; 0.749 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|delayed_wrptr_g[7]                                                                     ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.055      ;
; 0.750 ; ITU_656_Decoder:u4|Window[2]                                                                                                                                    ; ITU_656_Decoder:u4|Window[10]                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.056      ;
; 0.750 ; ITU_656_Decoder:u4|Field                                                                                                                                        ; ITU_656_Decoder:u4|Pre_Field                                                                                                                                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; -0.001     ; 1.055      ;
; 0.752 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                                                    ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.058      ;
; 0.754 ; ITU_656_Decoder:u4|Window[7]                                                                                                                                    ; ITU_656_Decoder:u4|Window[15]                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.060      ;
; 0.756 ; ITU_656_Decoder:u4|Window[6]                                                                                                                                    ; ITU_656_Decoder:u4|Window[14]                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.062      ;
; 0.765 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.071      ;
; 0.775 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.081      ;
; 0.780 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|delayed_wrptr_g[2]                                                                     ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.086      ;
; 0.781 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.087      ;
; 0.783 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.089      ;
; 0.795 ; ITU_656_Decoder:u4|Cont[6]                                                                                                                                      ; ITU_656_Decoder:u4|Active_Video                                                                                                                                                            ; TD_CLK       ; TD_CLK      ; 0.000        ; 1.336      ; 2.437      ;
; 0.858 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[7] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[7]                            ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.164      ;
; 0.893 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[4] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4]                            ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.199      ;
; 0.898 ; ITU_656_Decoder:u4|Window[9]                                                                                                                                    ; ITU_656_Decoder:u4|Window[17]                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.204      ;
; 0.899 ; ITU_656_Decoder:u4|Window[5]                                                                                                                                    ; ITU_656_Decoder:u4|Window[13]                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.205      ;
; 0.905 ; ITU_656_Decoder:u4|Window[4]                                                                                                                                    ; ITU_656_Decoder:u4|Window[12]                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.211      ;
; 0.910 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[1] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[1]                            ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.913      ; 2.129      ;
; 0.933 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                                                    ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.239      ;
; 1.047 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg6 ; TD_CLK       ; TD_CLK      ; 0.000        ; 1.172      ; 2.486      ;
; 1.055 ; ITU_656_Decoder:u4|Window[15]                                                                                                                                   ; ITU_656_Decoder:u4|Window[23]                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.361      ;
; 1.062 ; ITU_656_Decoder:u4|Window[14]                                                                                                                                   ; ITU_656_Decoder:u4|Window[22]                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.368      ;
; 1.062 ; ITU_656_Decoder:u4|Window[12]                                                                                                                                   ; ITU_656_Decoder:u4|Window[20]                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.368      ;
; 1.068 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg4 ; TD_CLK       ; TD_CLK      ; 0.000        ; 1.172      ; 2.507      ;
; 1.084 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg5 ; TD_CLK       ; TD_CLK      ; 0.000        ; 1.172      ; 2.523      ;
; 1.107 ; ITU_656_Decoder:u4|YCbCr[14]                                                                                                                                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg5  ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.697      ; 2.071      ;
; 1.109 ; ITU_656_Decoder:u4|YCbCr[12]                                                                                                                                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg3  ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.697      ; 2.073      ;
; 1.114 ; ITU_656_Decoder:u4|YCbCr[15]                                                                                                                                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg6  ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.697      ; 2.078      ;
; 1.132 ; ITU_656_Decoder:u4|Window[10]                                                                                                                                   ; ITU_656_Decoder:u4|Window[18]                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.438      ;
; 1.155 ; ITU_656_Decoder:u4|Cb[5]                                                                                                                                        ; ITU_656_Decoder:u4|YCbCr[5]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; -0.022     ; 1.439      ;
; 1.166 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[0]                          ; ITU_656_Decoder:u4|Data_Valid                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 1.308      ; 2.780      ;
; 1.166 ; ITU_656_Decoder:u4|Cont[9]                                                                                                                                      ; ITU_656_Decoder:u4|Cont[9]                                                                                                                                                                 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.472      ;
; 1.171 ; ITU_656_Decoder:u4|Cont[10]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[10]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.477      ;
; 1.172 ; ITU_656_Decoder:u4|Cont[2]                                                                                                                                      ; ITU_656_Decoder:u4|Cont[2]                                                                                                                                                                 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.478      ;
; 1.172 ; ITU_656_Decoder:u4|Cont[4]                                                                                                                                      ; ITU_656_Decoder:u4|Cont[4]                                                                                                                                                                 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.478      ;
; 1.177 ; ITU_656_Decoder:u4|Cont[7]                                                                                                                                      ; ITU_656_Decoder:u4|Cont[7]                                                                                                                                                                 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ITU_656_Decoder:u4|Cont[6]                                                                                                                                      ; ITU_656_Decoder:u4|Cont[6]                                                                                                                                                                 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ITU_656_Decoder:u4|Cont[8]                                                                                                                                      ; ITU_656_Decoder:u4|Cont[8]                                                                                                                                                                 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                                                    ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.483      ;
; 1.178 ; ITU_656_Decoder:u4|Field                                                                                                                                        ; ITU_656_Decoder:u4|Start                                                                                                                                                                   ; TD_CLK       ; TD_CLK      ; 0.000        ; -0.001     ; 1.483      ;
; 1.186 ; ITU_656_Decoder:u4|Cont[13]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[13]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.492      ;
; 1.186 ; ITU_656_Decoder:u4|Cont[11]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[11]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.492      ;
; 1.187 ; ITU_656_Decoder:u4|Cont[16]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[16]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.493      ;
; 1.192 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.498      ;
; 1.198 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.504      ;
; 1.200 ; ITU_656_Decoder:u4|Window[1]                                                                                                                                    ; ITU_656_Decoder:u4|Window[9]                                                                                                                                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.506      ;
; 1.208 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.514      ;
; 1.211 ; ITU_656_Decoder:u4|Cont[5]                                                                                                                                      ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[4]                                                     ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.355      ; 1.872      ;
; 1.217 ; ITU_656_Decoder:u4|Cont[4]                                                                                                                                      ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[3]                                                     ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.355      ; 1.878      ;
; 1.220 ; ITU_656_Decoder:u4|Cont[17]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[17]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.526      ;
; 1.225 ; ITU_656_Decoder:u4|Cont[3]                                                                                                                                      ; ITU_656_Decoder:u4|Cont[3]                                                                                                                                                                 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.531      ;
; 1.226 ; ITU_656_Decoder:u4|Cont[5]                                                                                                                                      ; ITU_656_Decoder:u4|Cont[5]                                                                                                                                                                 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.532      ;
; 1.227 ; ITU_656_Decoder:u4|Pre_Field                                                                                                                                    ; ITU_656_Decoder:u4|Start                                                                                                                                                                   ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.533      ;
; 1.228 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[2] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2]                            ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.534      ;
; 1.234 ; ITU_656_Decoder:u4|Cont[1]                                                                                                                                      ; ITU_656_Decoder:u4|Cont[1]                                                                                                                                                                 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.540      ;
; 1.235 ; ITU_656_Decoder:u4|Cont[14]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[14]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.541      ;
; 1.235 ; ITU_656_Decoder:u4|Cont[12]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[12]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.541      ;
; 1.236 ; ITU_656_Decoder:u4|Cont[15]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[15]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.542      ;
; 1.238 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.008      ; 1.552      ;
; 1.239 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 1.545      ;
; 1.273 ; ITU_656_Decoder:u4|Cont[1]                                                                                                                                      ; ITU_656_Decoder:u4|Active_Video                                                                                                                                                            ; TD_CLK       ; TD_CLK      ; 0.000        ; 1.336      ; 2.915      ;
; 1.281 ; ITU_656_Decoder:u4|Cb[3]                                                                                                                                        ; ITU_656_Decoder:u4|YCbCr[3]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; -0.022     ; 1.565      ;
; 1.353 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[0]                          ; ITU_656_Decoder:u4|YCbCr[1]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 1.320      ; 2.979      ;
; 1.354 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[0]                          ; ITU_656_Decoder:u4|YCbCr[6]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 1.320      ; 2.980      ;
; 1.354 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[0]                          ; ITU_656_Decoder:u4|YCbCr[7]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 1.320      ; 2.980      ;
; 1.356 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[0]                          ; ITU_656_Decoder:u4|YCbCr[4]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 1.320      ; 2.982      ;
; 1.356 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[0]                          ; ITU_656_Decoder:u4|YCbCr[5]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 1.320      ; 2.982      ;
; 1.357 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[0]                          ; ITU_656_Decoder:u4|YCbCr[2]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 1.320      ; 2.983      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'OSC_27'                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                      ; To Node                                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; VGA_Ctrl:u9|oVGA_HS                                                                                                                                            ; VGA_Ctrl:u9|oVGA_HS                                                                                                                                            ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.805      ;
; 0.712 ; VGA_Ctrl:u9|H_Cont[5]                                                                                                                                          ; VGA_Ctrl:u9|oVGA_HS                                                                                                                                            ; OSC_27       ; OSC_27      ; 0.000        ; 0.744      ; 1.762      ;
; 0.732 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0] ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.038      ;
; 0.734 ; buffer3:delayer|line2[529]                                                                                                                                     ; buffer3:delayer|line2[530]                                                                                                                                     ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.040      ;
; 0.734 ; buffer3:delayer|line2[512]                                                                                                                                     ; buffer3:delayer|line2[513]                                                                                                                                     ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.040      ;
; 0.734 ; buffer3:delayer|line2[399]                                                                                                                                     ; buffer3:delayer|line2[400]                                                                                                                                     ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.040      ;
; 0.734 ; buffer3:delayer|line2[380]                                                                                                                                     ; buffer3:delayer|line2[381]                                                                                                                                     ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.040      ;
; 0.734 ; buffer3:delayer|line2[328]                                                                                                                                     ; buffer3:delayer|line2[329]                                                                                                                                     ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.040      ;
; 0.734 ; buffer3:delayer|line2[287]                                                                                                                                     ; buffer3:delayer|line2[288]                                                                                                                                     ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.040      ;
; 0.734 ; buffer3:delayer|line2[271]                                                                                                                                     ; buffer3:delayer|line2[272]                                                                                                                                     ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.040      ;
; 0.734 ; buffer3:delayer|line2[153]                                                                                                                                     ; buffer3:delayer|line2[154]                                                                                                                                     ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.040      ;
; 0.734 ; buffer3:delayer|line2[116]                                                                                                                                     ; buffer3:delayer|line2[117]                                                                                                                                     ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.040      ;
; 0.734 ; buffer3:delayer|line2[91]                                                                                                                                      ; buffer3:delayer|line2[92]                                                                                                                                      ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.040      ;
; 0.734 ; buffer3:delayer|line2[55]                                                                                                                                      ; buffer3:delayer|line2[56]                                                                                                                                      ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.040      ;
; 0.734 ; buffer3:delayer|line1[620]                                                                                                                                     ; buffer3:delayer|line1[621]                                                                                                                                     ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.040      ;
; 0.734 ; buffer3:delayer|line1[535]                                                                                                                                     ; buffer3:delayer|line1[536]                                                                                                                                     ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.040      ;
; 0.734 ; buffer3:delayer|line1[487]                                                                                                                                     ; buffer3:delayer|line1[488]                                                                                                                                     ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.040      ;
; 0.734 ; buffer3:delayer|line1[378]                                                                                                                                     ; buffer3:delayer|line1[379]                                                                                                                                     ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.040      ;
; 0.734 ; buffer3:delayer|line1[362]                                                                                                                                     ; buffer3:delayer|line1[363]                                                                                                                                     ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.040      ;
; 0.734 ; buffer3:delayer|line1[341]                                                                                                                                     ; buffer3:delayer|line1[342]                                                                                                                                     ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.040      ;
; 0.734 ; buffer3:delayer|line1[302]                                                                                                                                     ; buffer3:delayer|line1[303]                                                                                                                                     ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.040      ;
; 0.734 ; buffer3:delayer|line1[245]                                                                                                                                     ; buffer3:delayer|line1[246]                                                                                                                                     ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.040      ;
; 0.734 ; buffer3:delayer|line1[201]                                                                                                                                     ; buffer3:delayer|line1[202]                                                                                                                                     ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.040      ;
; 0.734 ; buffer3:delayer|line1[150]                                                                                                                                     ; buffer3:delayer|line1[151]                                                                                                                                     ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.040      ;
; 0.734 ; buffer3:delayer|line1[129]                                                                                                                                     ; buffer3:delayer|line1[130]                                                                                                                                     ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.040      ;
; 0.734 ; buffer3:delayer|line1[71]                                                                                                                                      ; buffer3:delayer|line1[72]                                                                                                                                      ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.040      ;
; 0.734 ; buffer3:delayer|line1[44]                                                                                                                                      ; buffer3:delayer|line1[45]                                                                                                                                      ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.040      ;
; 0.734 ; buffer3:delayer|line1[28]                                                                                                                                      ; buffer3:delayer|line1[29]                                                                                                                                      ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.040      ;
; 0.734 ; buffer3:delayer|line3[603]                                                                                                                                     ; buffer3:delayer|line3[604]                                                                                                                                     ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.040      ;
; 0.734 ; buffer3:delayer|line3[537]                                                                                                                                     ; buffer3:delayer|line3[538]                                                                                                                                     ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.040      ;
; 0.734 ; buffer3:delayer|line3[521]                                                                                                                                     ; buffer3:delayer|line3[522]                                                                                                                                     ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.040      ;
; 0.734 ; buffer3:delayer|line3[405]                                                                                                                                     ; buffer3:delayer|line3[406]                                                                                                                                     ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.040      ;
; 0.734 ; buffer3:delayer|line3[393]                                                                                                                                     ; buffer3:delayer|line3[394]                                                                                                                                     ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.040      ;
; 0.734 ; buffer3:delayer|line3[333]                                                                                                                                     ; buffer3:delayer|line3[334]                                                                                                                                     ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.040      ;
; 0.734 ; buffer3:delayer|line3[312]                                                                                                                                     ; buffer3:delayer|line3[313]                                                                                                                                     ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.040      ;
; 0.734 ; buffer3:delayer|line3[218]                                                                                                                                     ; buffer3:delayer|line3[219]                                                                                                                                     ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.040      ;
; 0.734 ; buffer3:delayer|line3[189]                                                                                                                                     ; buffer3:delayer|line3[190]                                                                                                                                     ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.040      ;
; 0.734 ; buffer3:delayer|line3[113]                                                                                                                                     ; buffer3:delayer|line3[114]                                                                                                                                     ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.040      ;
; 0.734 ; buffer3:delayer|line3[74]                                                                                                                                      ; buffer3:delayer|line3[75]                                                                                                                                      ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.040      ;
; 0.734 ; buffer3:delayer|line3[53]                                                                                                                                      ; buffer3:delayer|line3[54]                                                                                                                                      ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.040      ;
; 0.734 ; buffer3:delayer|line3[38]                                                                                                                                      ; buffer3:delayer|line3[39]                                                                                                                                      ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.040      ;
; 0.735 ; buffer3:delayer|line1[443]                                                                                                                                     ; buffer3:delayer|line1[444]                                                                                                                                     ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.041      ;
; 0.736 ; buffer3:delayer|line1[61]                                                                                                                                      ; buffer3:delayer|line1[62]                                                                                                                                      ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.042      ;
; 0.737 ; YCbCr2RGB:u8|X_OUT[2]                                                                                                                                          ; YCbCr2RGB:u8|oRed[2]                                                                                                                                           ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.043      ;
; 0.737 ; buffer3:delayer|line2[614]                                                                                                                                     ; buffer3:delayer|line2[615]                                                                                                                                     ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.043      ;
; 0.737 ; buffer3:delayer|line2[609]                                                                                                                                     ; buffer3:delayer|line2[610]                                                                                                                                     ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.043      ;
; 0.737 ; buffer3:delayer|line2[557]                                                                                                                                     ; buffer3:delayer|line2[558]                                                                                                                                     ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.043      ;
; 0.737 ; buffer3:delayer|line2[414]                                                                                                                                     ; buffer3:delayer|line2[415]                                                                                                                                     ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.043      ;
; 0.737 ; buffer3:delayer|line2[383]                                                                                                                                     ; buffer3:delayer|line2[384]                                                                                                                                     ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.043      ;
; 0.737 ; buffer3:delayer|line2[222]                                                                                                                                     ; buffer3:delayer|line2[223]                                                                                                                                     ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.043      ;
; 0.737 ; buffer3:delayer|line2[99]                                                                                                                                      ; buffer3:delayer|line2[100]                                                                                                                                     ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.043      ;
; 0.737 ; buffer3:delayer|line1[585]                                                                                                                                     ; buffer3:delayer|line1[586]                                                                                                                                     ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.043      ;
; 0.737 ; buffer3:delayer|line1[569]                                                                                                                                     ; buffer3:delayer|line1[570]                                                                                                                                     ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.043      ;
; 0.737 ; buffer3:delayer|line1[472]                                                                                                                                     ; buffer3:delayer|line1[473]                                                                                                                                     ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.043      ;
; 0.737 ; buffer3:delayer|line1[440]                                                                                                                                     ; buffer3:delayer|line1[441]                                                                                                                                     ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.043      ;
; 0.737 ; buffer3:delayer|line1[417]                                                                                                                                     ; buffer3:delayer|line1[418]                                                                                                                                     ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.043      ;
; 0.737 ; buffer3:delayer|line1[393]                                                                                                                                     ; buffer3:delayer|line1[394]                                                                                                                                     ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.043      ;
; 0.737 ; buffer3:delayer|line1[255]                                                                                                                                     ; buffer3:delayer|line1[256]                                                                                                                                     ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.043      ;
; 0.737 ; buffer3:delayer|line1[213]                                                                                                                                     ; buffer3:delayer|line1[214]                                                                                                                                     ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.043      ;
; 0.737 ; buffer3:delayer|line1[105]                                                                                                                                     ; buffer3:delayer|line1[106]                                                                                                                                     ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.043      ;
; 0.737 ; buffer3:delayer|line3[579]                                                                                                                                     ; buffer3:delayer|line3[580]                                                                                                                                     ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.043      ;
; 0.737 ; buffer3:delayer|line3[549]                                                                                                                                     ; buffer3:delayer|line3[550]                                                                                                                                     ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.043      ;
; 0.737 ; buffer3:delayer|line3[505]                                                                                                                                     ; buffer3:delayer|line3[506]                                                                                                                                     ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.043      ;
; 0.737 ; buffer3:delayer|line3[423]                                                                                                                                     ; buffer3:delayer|line3[424]                                                                                                                                     ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.043      ;
; 0.737 ; buffer3:delayer|line3[285]                                                                                                                                     ; buffer3:delayer|line3[286]                                                                                                                                     ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.043      ;
; 0.737 ; buffer3:delayer|line3[169]                                                                                                                                     ; buffer3:delayer|line3[170]                                                                                                                                     ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.043      ;
; 0.738 ; buffer3:delayer|line2[619]                                                                                                                                     ; buffer3:delayer|line2[620]                                                                                                                                     ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.044      ;
; 0.738 ; buffer3:delayer|line2[569]                                                                                                                                     ; buffer3:delayer|line2[570]                                                                                                                                     ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.044      ;
; 0.738 ; buffer3:delayer|line2[496]                                                                                                                                     ; buffer3:delayer|line2[497]                                                                                                                                     ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.044      ;
; 0.738 ; buffer3:delayer|line2[243]                                                                                                                                     ; buffer3:delayer|line2[244]                                                                                                                                     ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.044      ;
; 0.738 ; buffer3:delayer|line2[209]                                                                                                                                     ; buffer3:delayer|line2[210]                                                                                                                                     ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.044      ;
; 0.738 ; buffer3:delayer|line2[23]                                                                                                                                      ; buffer3:delayer|line2[24]                                                                                                                                      ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.044      ;
; 0.738 ; buffer3:delayer|line1[385]                                                                                                                                     ; buffer3:delayer|line1[386]                                                                                                                                     ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.044      ;
; 0.738 ; buffer3:delayer|line1[267]                                                                                                                                     ; buffer3:delayer|line1[268]                                                                                                                                     ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.044      ;
; 0.738 ; buffer3:delayer|line1[170]                                                                                                                                     ; buffer3:delayer|line1[171]                                                                                                                                     ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.044      ;
; 0.738 ; buffer3:delayer|line1[97]                                                                                                                                      ; buffer3:delayer|line1[98]                                                                                                                                      ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.044      ;
; 0.738 ; buffer3:delayer|line1[16]                                                                                                                                      ; buffer3:delayer|line1[17]                                                                                                                                      ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.044      ;
; 0.738 ; buffer3:delayer|line3[565]                                                                                                                                     ; buffer3:delayer|line3[566]                                                                                                                                     ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.044      ;
; 0.738 ; buffer3:delayer|line3[469]                                                                                                                                     ; buffer3:delayer|line3[470]                                                                                                                                     ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.044      ;
; 0.738 ; buffer3:delayer|line3[443]                                                                                                                                     ; buffer3:delayer|line3[444]                                                                                                                                     ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 1.044      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'OSC_50'                                                                                                                                    ;
+-------+-----------------------------------+-----------------------------------+-----------------------+-------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+-----------------------+-------------+--------------+------------+------------+
; 0.499 ; Reset_Delay:u3|oRST_0             ; Reset_Delay:u3|oRST_0             ; Reset_Delay:u3|oRST_0 ; OSC_50      ; 0.000        ; -0.304     ; 0.805      ;
; 0.499 ; Reset_Delay:u3|oRST_0             ; Reset_Delay:u3|oRST_0             ; Reset_Delay:u3|oRST_0 ; OSC_50      ; 0.000        ; -0.304     ; 0.805      ;
; 0.499 ; Reset_Delay:u3|oRST_2             ; Reset_Delay:u3|oRST_2             ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Reset_Delay:u3|Cont[0]            ; Reset_Delay:u3|Cont[0]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Reset_Delay:u3|oRST_1             ; Reset_Delay:u3|oRST_1             ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; seconds_thousands[0]              ; seconds_thousands[0]              ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; seconds_thousands[1]              ; seconds_thousands[1]              ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; seconds_thousands[2]              ; seconds_thousands[2]              ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; seconds_thousands[3]              ; seconds_thousands[3]              ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; BTN_a                             ; BTN_a                             ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; I2C_AV_Config:u1|mI2C_CTRL_CLK    ; I2C_AV_Config:u1|mI2C_CTRL_CLK    ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.753 ; seconds_ones[3]                   ; seconds_ones[3]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.059      ;
; 0.753 ; counter_ones[26]                  ; counter_ones[26]                  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.059      ;
; 0.753 ; I2C_AV_Config:u1|mI2C_CLK_DIV[15] ; I2C_AV_Config:u1|mI2C_CLK_DIV[15] ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.059      ;
; 0.793 ; seconds_hundreds[3]               ; seconds_hundreds[3]               ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.099      ;
; 0.839 ; seconds_thousands[1]              ; seconds_thousands[2]              ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.145      ;
; 0.842 ; seconds_thousands[1]              ; seconds_thousands[3]              ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.148      ;
; 1.159 ; I2C_AV_Config:u1|mI2C_CLK_DIV[0]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[0]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.465      ;
; 1.163 ; counter_ones[24]                  ; counter_ones[24]                  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.469      ;
; 1.164 ; Reset_Delay:u3|Cont[2]            ; Reset_Delay:u3|Cont[2]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.470      ;
; 1.166 ; Reset_Delay:u3|Cont[11]           ; Reset_Delay:u3|Cont[11]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.472      ;
; 1.167 ; I2C_AV_Config:u1|mI2C_CLK_DIV[1]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[1]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.473      ;
; 1.171 ; Reset_Delay:u3|Cont[20]           ; Reset_Delay:u3|Cont[20]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.477      ;
; 1.171 ; Reset_Delay:u3|Cont[12]           ; Reset_Delay:u3|Cont[12]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.477      ;
; 1.172 ; Reset_Delay:u3|Cont[4]            ; Reset_Delay:u3|Cont[4]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.478      ;
; 1.172 ; Reset_Delay:u3|Cont[6]            ; Reset_Delay:u3|Cont[6]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.478      ;
; 1.175 ; counter_1ms[15]                   ; counter_1ms[15]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.481      ;
; 1.176 ; counter_ones[6]                   ; counter_ones[6]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.482      ;
; 1.176 ; Reset_Delay:u3|Cont[13]           ; Reset_Delay:u3|Cont[13]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.482      ;
; 1.176 ; I2C_AV_Config:u1|mI2C_CLK_DIV[9]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[9]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.482      ;
; 1.176 ; I2C_AV_Config:u1|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[2]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.482      ;
; 1.176 ; counter_1ms[23]                   ; counter_1ms[23]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.482      ;
; 1.177 ; seconds_ones[1]                   ; seconds_ones[1]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; counter_ones[4]                   ; counter_ones[4]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; counter_ones[11]                  ; counter_ones[11]                  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; counter_ones[10]                  ; counter_ones[10]                  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; counter_ones[8]                   ; counter_ones[8]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; Reset_Delay:u3|Cont[18]           ; Reset_Delay:u3|Cont[18]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; Reset_Delay:u3|Cont[15]           ; Reset_Delay:u3|Cont[15]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; Reset_Delay:u3|Cont[8]            ; Reset_Delay:u3|Cont[8]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; Reset_Delay:u3|Cont[9]            ; Reset_Delay:u3|Cont[9]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; Reset_Delay:u3|Cont[10]           ; Reset_Delay:u3|Cont[10]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; I2C_AV_Config:u1|mI2C_CLK_DIV[11] ; I2C_AV_Config:u1|mI2C_CLK_DIV[11] ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; I2C_AV_Config:u1|mI2C_CLK_DIV[14] ; I2C_AV_Config:u1|mI2C_CLK_DIV[14] ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; I2C_AV_Config:u1|mI2C_CLK_DIV[13] ; I2C_AV_Config:u1|mI2C_CLK_DIV[13] ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; I2C_AV_Config:u1|mI2C_CLK_DIV[7]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[7]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; I2C_AV_Config:u1|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[4]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; counter_1ms[25]                   ; counter_1ms[25]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.483      ;
; 1.181 ; counter_ones[1]                   ; counter_ones[1]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.487      ;
; 1.182 ; counter_1ms[5]                    ; counter_1ms[5]                    ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.488      ;
; 1.182 ; counter_1ms[9]                    ; counter_1ms[9]                    ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.488      ;
; 1.182 ; counter_1ms[7]                    ; counter_1ms[7]                    ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.488      ;
; 1.191 ; counter_1ms[2]                    ; counter_1ms[2]                    ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.497      ;
; 1.213 ; counter_1ms[17]                   ; counter_1ms[17]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.519      ;
; 1.216 ; Reset_Delay:u3|Cont[1]            ; Reset_Delay:u3|Cont[1]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.522      ;
; 1.220 ; Reset_Delay:u3|Cont[19]           ; Reset_Delay:u3|Cont[19]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.526      ;
; 1.221 ; counter_ones[9]                   ; counter_ones[9]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.527      ;
; 1.221 ; counter_ones[16]                  ; counter_ones[16]                  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.527      ;
; 1.221 ; counter_ones[18]                  ; counter_ones[18]                  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.527      ;
; 1.222 ; seconds_hundreds[0]               ; seconds_hundreds[0]               ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.528      ;
; 1.223 ; seconds_hundreds[2]               ; seconds_hundreds[2]               ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.529      ;
; 1.223 ; seconds_hundreds[1]               ; seconds_hundreds[1]               ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.529      ;
; 1.224 ; counter_1ms[10]                   ; counter_1ms[10]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.530      ;
; 1.225 ; counter_ones[5]                   ; counter_ones[5]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.531      ;
; 1.225 ; Reset_Delay:u3|Cont[21]           ; Reset_Delay:u3|Cont[21]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.531      ;
; 1.225 ; Reset_Delay:u3|Cont[14]           ; Reset_Delay:u3|Cont[14]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.531      ;
; 1.225 ; Reset_Delay:u3|Cont[5]            ; Reset_Delay:u3|Cont[5]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.531      ;
; 1.225 ; Reset_Delay:u3|Cont[3]            ; Reset_Delay:u3|Cont[3]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.531      ;
; 1.225 ; I2C_AV_Config:u1|mI2C_CLK_DIV[8]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[8]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.531      ;
; 1.225 ; I2C_AV_Config:u1|mI2C_CLK_DIV[10] ; I2C_AV_Config:u1|mI2C_CLK_DIV[10] ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.531      ;
; 1.225 ; I2C_AV_Config:u1|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[3]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.531      ;
; 1.225 ; counter_1ms[26]                   ; counter_1ms[26]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.531      ;
; 1.226 ; Reset_Delay:u3|Cont[17]           ; Reset_Delay:u3|Cont[17]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.532      ;
; 1.226 ; Reset_Delay:u3|Cont[16]           ; Reset_Delay:u3|Cont[16]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.532      ;
; 1.226 ; Reset_Delay:u3|Cont[7]            ; Reset_Delay:u3|Cont[7]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.532      ;
; 1.226 ; I2C_AV_Config:u1|mI2C_CLK_DIV[12] ; I2C_AV_Config:u1|mI2C_CLK_DIV[12] ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.532      ;
; 1.226 ; I2C_AV_Config:u1|mI2C_CLK_DIV[6]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[6]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.532      ;
; 1.226 ; I2C_AV_Config:u1|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[5]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.532      ;
; 1.229 ; seconds_ones[0]                   ; seconds_ones[0]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.535      ;
; 1.229 ; counter_1ms[8]                    ; counter_1ms[8]                    ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.535      ;
; 1.230 ; counter_ones[3]                   ; counter_ones[3]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.536      ;
; 1.230 ; counter_ones[2]                   ; counter_ones[2]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.536      ;
; 1.233 ; seconds_tens[2]                   ; seconds_tens[2]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.539      ;
; 1.234 ; counter_1ms[3]                    ; counter_1ms[3]                    ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.540      ;
; 1.234 ; counter_1ms[4]                    ; counter_1ms[4]                    ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.540      ;
; 1.235 ; seconds_ones[2]                   ; seconds_ones[2]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.541      ;
; 1.235 ; seconds_tens[0]                   ; seconds_tens[0]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.541      ;
; 1.237 ; counter_ones[0]                   ; counter_ones[0]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.543      ;
; 1.259 ; seconds_thousands[2]              ; seconds_thousands[3]              ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.565      ;
; 1.277 ; seconds_tens[1]                   ; seconds_tens[1]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.583      ;
; 1.281 ; seconds_tens[3]                   ; seconds_tens[3]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.587      ;
; 1.287 ; seconds_thousands[0]              ; seconds_thousands[1]              ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.593      ;
; 1.287 ; seconds_thousands[0]              ; seconds_thousands[2]              ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.593      ;
; 1.521 ; Reset_Delay:u3|Cont[20]           ; Reset_Delay:u3|oRST_0             ; OSC_50                ; OSC_50      ; 0.000        ; 0.001      ; 1.828      ;
; 1.521 ; Reset_Delay:u3|Cont[20]           ; Reset_Delay:u3|oRST_2             ; OSC_50                ; OSC_50      ; 0.000        ; 0.001      ; 1.828      ;
; 1.522 ; counter_1ms[3]                    ; counter_1ms[6]                    ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 1.828      ;
; 1.524 ; Reset_Delay:u3|Cont[20]           ; Reset_Delay:u3|Cont[0]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.001      ; 1.831      ;
; 1.525 ; Reset_Delay:u3|Cont[20]           ; Reset_Delay:u3|oRST_1             ; OSC_50                ; OSC_50      ; 0.000        ; 0.001      ; 1.832      ;
; 1.574 ; Reset_Delay:u3|Cont[21]           ; Reset_Delay:u3|Cont[0]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.001      ; 1.881      ;
; 1.574 ; Reset_Delay:u3|Cont[21]           ; Reset_Delay:u3|oRST_0             ; OSC_50                ; OSC_50      ; 0.000        ; 0.001      ; 1.881      ;
+-------+-----------------------------------+-----------------------------------+-----------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                       ; To Node                                                                                                                                                         ; Launch Clock                                                              ; Latch Clock                                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|OUT_VALID                                                                                                                                ; Sdram_Control_4Port:u6|OUT_VALID                                                                                                                                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|mRD_DONE                                                                                                                                 ; Sdram_Control_4Port:u6|mRD_DONE                                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Read                                                                                                                                     ; Sdram_Control_4Port:u6|Read                                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|ST[7]                                                                                                                                    ; Sdram_Control_4Port:u6|ST[7]                                                                                                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|mWR                                                                                                                                      ; Sdram_Control_4Port:u6|mWR                                                                                                                                      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|ST[0]                                                                                                                                    ; Sdram_Control_4Port:u6|ST[0]                                                                                                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|command:command1|oe4                                                                                                                     ; Sdram_Control_4Port:u6|command:command1|oe4                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|IN_REQ                                                                                                                                   ; Sdram_Control_4Port:u6|IN_REQ                                                                                                                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|mWR_DONE                                                                                                                                 ; Sdram_Control_4Port:u6|mWR_DONE                                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|control_interface:control1|CMD_ACK                                                                                                       ; Sdram_Control_4Port:u6|control_interface:control1|CMD_ACK                                                                                                       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|command:command1|do_writea                                                                                                               ; Sdram_Control_4Port:u6|command:command1|do_writea                                                                                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|command:command1|do_precharge                                                                                                            ; Sdram_Control_4Port:u6|command:command1|do_precharge                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|command:command1|do_refresh                                                                                                              ; Sdram_Control_4Port:u6|command:command1|do_refresh                                                                                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|command:command1|do_reada                                                                                                                ; Sdram_Control_4Port:u6|command:command1|do_reada                                                                                                                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|command:command1|CM_ACK                                                                                                                  ; Sdram_Control_4Port:u6|command:command1|CM_ACK                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|control_interface:control1|REF_REQ                                                                                                       ; Sdram_Control_4Port:u6|control_interface:control1|REF_REQ                                                                                                       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|command:command1|REF_ACK                                                                                                                 ; Sdram_Control_4Port:u6|command:command1|REF_ACK                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|command:command1|do_load_mode                                                                                                            ; Sdram_Control_4Port:u6|command:command1|do_load_mode                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|command:command1|ex_write                                                                                                                ; Sdram_Control_4Port:u6|command:command1|ex_write                                                                                                                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|command:command1|ex_read                                                                                                                 ; Sdram_Control_4Port:u6|command:command1|ex_read                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[0]                                                                                                 ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[0]                                                                                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|command:command1|do_rw                                                                                                                   ; Sdram_Control_4Port:u6|command:command1|do_rw                                                                                                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Sdram_Control_4Port:u6|command:command1|rw_flag                                                                                                                 ; Sdram_Control_4Port:u6|command:command1|rw_flag                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.805      ;
; 0.734 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.040      ;
; 0.735 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[2]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.041      ;
; 0.736 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.042      ;
; 0.736 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.042      ;
; 0.738 ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[20]                                                                                                     ; Sdram_Control_4Port:u6|command:command1|BA[0]                                                                                                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.044      ;
; 0.739 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[2]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.045      ;
; 0.741 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[1]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[1]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.047      ;
; 0.741 ; Sdram_Control_4Port:u6|command:command1|command_delay[7]                                                                                                        ; Sdram_Control_4Port:u6|command:command1|command_delay[6]                                                                                                        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.047      ;
; 0.741 ; Sdram_Control_4Port:u6|command:command1|BA[0]                                                                                                                   ; Sdram_Control_4Port:u6|BA[0]                                                                                                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.047      ;
; 0.741 ; Sdram_Control_4Port:u6|mADDR[20]                                                                                                                                ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[20]                                                                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.047      ;
; 0.743 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.049      ;
; 0.744 ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[14]                                                                                                     ; Sdram_Control_4Port:u6|command:command1|SA[6]                                                                                                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.050      ;
; 0.745 ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[7]                                                                                                      ; Sdram_Control_4Port:u6|command:command1|SA[7]                                                                                                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.051      ;
; 0.746 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.052      ;
; 0.748 ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[17]                                                                                                     ; Sdram_Control_4Port:u6|command:command1|SA[9]                                                                                                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.054      ;
; 0.748 ; Sdram_Control_4Port:u6|command:command1|rw_shift[0]                                                                                                             ; Sdram_Control_4Port:u6|command:command1|do_rw                                                                                                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.054      ;
; 0.752 ; Sdram_Control_4Port:u6|command:command1|CM_ACK                                                                                                                  ; Sdram_Control_4Port:u6|control_interface:control1|CMD_ACK                                                                                                       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.058      ;
; 0.753 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[9] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.059      ;
; 0.753 ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[15]                                                                                                ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[15]                                                                                                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.059      ;
; 0.753 ; Sdram_Control_4Port:u6|control_interface:control1|timer[15]                                                                                                     ; Sdram_Control_4Port:u6|control_interface:control1|timer[15]                                                                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.059      ;
; 0.753 ; Sdram_Control_4Port:u6|rRD1_ADDR[22]                                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[22]                                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.059      ;
; 0.753 ; Sdram_Control_4Port:u6|rWR1_ADDR[22]                                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[22]                                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.059      ;
; 0.753 ; Sdram_Control_4Port:u6|rRD2_ADDR[22]                                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[22]                                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.059      ;
; 0.754 ; Sdram_Control_4Port:u6|CMD[1]                                                                                                                                   ; Sdram_Control_4Port:u6|control_interface:control1|READA                                                                                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.060      ;
; 0.755 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[4]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.061      ;
; 0.756 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|delayed_wrptr_g[0]                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.062      ;
; 0.756 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.062      ;
; 0.757 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[0]                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.063      ;
; 0.758 ; Sdram_Control_4Port:u6|CMD[1]                                                                                                                                   ; Sdram_Control_4Port:u6|control_interface:control1|WRITEA                                                                                                        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.064      ;
; 0.761 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.067      ;
; 0.761 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.067      ;
; 0.762 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0]                                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.068      ;
; 0.763 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                          ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.069      ;
; 0.764 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.070      ;
; 0.767 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[8]                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.073      ;
; 0.770 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[7]                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.076      ;
; 0.770 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[6]                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.076      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2'                                                                                                                                                                                 ;
+-------+----------------------------------+----------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                          ; Launch Clock                                                              ; Latch Clock                                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+----------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; 0.499 ; AUDIO_DAC_ADC:u12|LRCK_1X        ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; AUDIO_DAC_ADC:u12|oAUD_BCK       ; AUDIO_DAC_ADC:u12|oAUD_BCK       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; AUDIO_DAC_ADC:u12|BCK_DIV[0]     ; AUDIO_DAC_ADC:u12|BCK_DIV[0]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; AUDIO_DAC_ADC:u12|BCK_DIV[1]     ; AUDIO_DAC_ADC:u12|BCK_DIV[1]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; AUDIO_DAC_ADC:u12|BCK_DIV[2]     ; AUDIO_DAC_ADC:u12|BCK_DIV[2]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.805      ;
; 0.774 ; AUDIO_DAC_ADC:u12|BCK_DIV[2]     ; AUDIO_DAC_ADC:u12|BCK_DIV[1]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.080      ;
; 0.777 ; AUDIO_DAC_ADC:u12|BCK_DIV[1]     ; AUDIO_DAC_ADC:u12|BCK_DIV[2]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.083      ;
; 0.780 ; AUDIO_DAC_ADC:u12|BCK_DIV[2]     ; AUDIO_DAC_ADC:u12|BCK_DIV[0]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.086      ;
; 0.782 ; AUDIO_DAC_ADC:u12|BCK_DIV[2]     ; AUDIO_DAC_ADC:u12|oAUD_BCK       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.088      ;
; 1.161 ; AUDIO_DAC_ADC:u12|BCK_DIV[0]     ; AUDIO_DAC_ADC:u12|BCK_DIV[2]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.467      ;
; 1.166 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.472      ;
; 1.168 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.474      ;
; 1.191 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.497      ;
; 1.192 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.498      ;
; 1.195 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.501      ;
; 1.198 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.504      ;
; 1.203 ; AUDIO_DAC_ADC:u12|BCK_DIV[1]     ; AUDIO_DAC_ADC:u12|BCK_DIV[0]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.509      ;
; 1.207 ; AUDIO_DAC_ADC:u12|BCK_DIV[1]     ; AUDIO_DAC_ADC:u12|oAUD_BCK       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.513      ;
; 1.207 ; AUDIO_DAC_ADC:u12|BCK_DIV[0]     ; AUDIO_DAC_ADC:u12|BCK_DIV[1]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.513      ;
; 1.232 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.538      ;
; 1.232 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.538      ;
; 1.234 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.540      ;
; 1.235 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.541      ;
; 1.236 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.542      ;
; 1.333 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.639      ;
; 1.439 ; AUDIO_DAC_ADC:u12|BCK_DIV[0]     ; AUDIO_DAC_ADC:u12|oAUD_BCK       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.745      ;
; 1.519 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.825      ;
; 1.645 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.951      ;
; 1.646 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.952      ;
; 1.670 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.976      ;
; 1.671 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.977      ;
; 1.714 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.020      ;
; 1.715 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.021      ;
; 1.716 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.022      ;
; 1.731 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.037      ;
; 1.732 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.038      ;
; 1.756 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.062      ;
; 1.757 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.063      ;
; 1.763 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.069      ;
; 1.763 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.069      ;
; 1.763 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.069      ;
; 1.763 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.069      ;
; 1.763 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.069      ;
; 1.763 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.069      ;
; 1.763 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.069      ;
; 1.763 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.069      ;
; 1.784 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.090      ;
; 1.800 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.106      ;
; 1.801 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.107      ;
; 1.814 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.120      ;
; 1.817 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.123      ;
; 1.818 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.124      ;
; 1.842 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.148      ;
; 1.843 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.149      ;
; 1.886 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.192      ;
; 1.903 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.209      ;
; 1.904 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.210      ;
; 1.906 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.212      ;
; 1.928 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.234      ;
; 1.972 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.278      ;
; 1.989 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.295      ;
; 1.990 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.296      ;
; 1.991 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.297      ;
; 2.014 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.320      ;
; 2.033 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.339      ;
; 2.075 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.381      ;
; 2.076 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.382      ;
; 2.080 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.386      ;
; 2.080 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.386      ;
; 2.080 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.386      ;
; 2.080 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.386      ;
; 2.080 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.386      ;
; 2.080 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.386      ;
; 2.080 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.386      ;
; 2.162 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.468      ;
; 2.162 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.468      ;
; 2.204 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.510      ;
; 2.215 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.521      ;
; 2.215 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.521      ;
; 2.215 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.521      ;
; 2.215 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.521      ;
; 2.215 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.521      ;
; 2.215 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.521      ;
; 2.265 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.571      ;
; 2.317 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.623      ;
; 2.352 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.658      ;
; 2.401 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.707      ;
; 2.401 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.707      ;
; 2.401 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.707      ;
; 2.401 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.707      ;
; 2.515 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 2.821      ;
; 2.696 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 3.002      ;
; 2.696 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 3.002      ;
; 2.696 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 3.002      ;
; 2.696 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 3.002      ;
; 2.696 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 3.002      ;
; 2.741 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 3.047      ;
; 2.811 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 3.117      ;
; 3.397 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 3.703      ;
; 3.397 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 3.703      ;
+-------+----------------------------------+----------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                         ; To Node                                                                                                                                       ; Launch Clock                                                              ; Latch Clock                                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; 2.661 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; -0.027     ; 1.982      ;
; 2.661 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; -0.027     ; 1.982      ;
; 2.692 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 1.978      ;
; 2.692 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 1.978      ;
; 2.692 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 1.978      ;
; 2.692 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 1.978      ;
; 2.692 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 1.978      ;
; 2.735 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 1.935      ;
; 2.735 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 1.935      ;
; 2.735 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 1.935      ;
; 2.735 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 1.935      ;
; 2.735 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 1.935      ;
; 3.003 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 1.667      ;
; 3.003 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 1.667      ;
; 3.003 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 1.667      ;
; 3.003 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 1.667      ;
; 3.003 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 1.667      ;
; 3.003 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 1.667      ;
; 3.003 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 1.667      ;
; 3.003 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|p0addr                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 1.667      ;
; 3.003 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 1.667      ;
; 3.003 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 1.667      ;
; 3.018 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 1.652      ;
; 3.018 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 1.652      ;
; 3.018 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 1.652      ;
; 3.018 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 1.652      ;
; 3.018 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 1.652      ;
; 3.018 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 1.652      ;
; 3.018 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 1.652      ;
; 3.018 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|p0addr                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 1.652      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'OSC_27'                                                                                                                                                                                                                                                                                                                                  ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                        ; To Node                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.610 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; OSC_27       ; OSC_27      ; 18.519       ; -0.001     ; 1.948      ;
; 16.610 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; OSC_27       ; OSC_27      ; 18.519       ; -0.001     ; 1.948      ;
; 16.610 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; OSC_27       ; OSC_27      ; 18.519       ; -0.001     ; 1.948      ;
; 16.610 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 ; OSC_27       ; OSC_27      ; 18.519       ; -0.001     ; 1.948      ;
; 16.610 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 ; OSC_27       ; OSC_27      ; 18.519       ; -0.001     ; 1.948      ;
; 16.622 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.001      ; 1.938      ;
; 16.622 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; OSC_27       ; OSC_27      ; 18.519       ; 0.001      ; 1.938      ;
; 16.622 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 ; OSC_27       ; OSC_27      ; 18.519       ; 0.001      ; 1.938      ;
; 16.622 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 ; OSC_27       ; OSC_27      ; 18.519       ; 0.001      ; 1.938      ;
; 16.622 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; OSC_27       ; OSC_27      ; 18.519       ; 0.001      ; 1.938      ;
; 16.903 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 1.656      ;
; 16.903 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 1.656      ;
; 16.903 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 1.656      ;
; 16.903 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 1.656      ;
; 16.903 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 1.656      ;
; 16.903 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 1.656      ;
; 16.903 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 1.656      ;
; 16.903 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|p0addr                                    ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 1.656      ;
; 16.903 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 1.656      ;
; 16.903 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 1.656      ;
; 16.912 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 1.647      ;
; 16.912 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 1.647      ;
; 16.912 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 1.647      ;
; 16.912 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 1.647      ;
; 16.912 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 1.647      ;
; 16.912 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 1.647      ;
; 16.912 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 1.647      ;
; 16.912 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|p0addr                                    ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 1.647      ;
; 16.912 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 1.647      ;
; 16.912 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 1.647      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                         ; To Node                                                                                                                                       ; Launch Clock                                                              ; Latch Clock                                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; 5.975 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 1.652      ;
; 5.975 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 1.652      ;
; 5.975 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 1.652      ;
; 5.975 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 1.652      ;
; 5.975 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 1.652      ;
; 5.975 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 1.652      ;
; 5.975 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 1.652      ;
; 5.975 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|p0addr                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 1.652      ;
; 5.990 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 1.667      ;
; 5.990 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 1.667      ;
; 5.990 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 1.667      ;
; 5.990 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 1.667      ;
; 5.990 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 1.667      ;
; 5.990 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 1.667      ;
; 5.990 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 1.667      ;
; 5.990 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|p0addr                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 1.667      ;
; 5.990 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 1.667      ;
; 5.990 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 1.667      ;
; 6.258 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 1.935      ;
; 6.258 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 1.935      ;
; 6.258 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 1.935      ;
; 6.258 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 1.935      ;
; 6.258 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 1.935      ;
; 6.301 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 1.978      ;
; 6.301 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 1.978      ;
; 6.301 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 1.978      ;
; 6.301 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 1.978      ;
; 6.301 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 1.978      ;
; 6.332 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; -0.027     ; 1.982      ;
; 6.332 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; -0.027     ; 1.982      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'OSC_27'                                                                                                                                                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                        ; To Node                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 19.859 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 1.647      ;
; 19.859 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 1.647      ;
; 19.859 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 1.647      ;
; 19.859 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 1.647      ;
; 19.859 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 1.647      ;
; 19.859 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 1.647      ;
; 19.859 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 1.647      ;
; 19.859 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|p0addr                                    ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 1.647      ;
; 19.859 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 1.647      ;
; 19.859 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 1.647      ;
; 19.868 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 1.656      ;
; 19.868 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 1.656      ;
; 19.868 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 1.656      ;
; 19.868 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 1.656      ;
; 19.868 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 1.656      ;
; 19.868 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 1.656      ;
; 19.868 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 1.656      ;
; 19.868 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|p0addr                                    ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 1.656      ;
; 19.868 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 1.656      ;
; 19.868 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 1.656      ;
; 20.149 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.001      ; 1.938      ;
; 20.149 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; OSC_27       ; OSC_27      ; -18.518      ; 0.001      ; 1.938      ;
; 20.149 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 ; OSC_27       ; OSC_27      ; -18.518      ; 0.001      ; 1.938      ;
; 20.149 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 ; OSC_27       ; OSC_27      ; -18.518      ; 0.001      ; 1.938      ;
; 20.149 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; OSC_27       ; OSC_27      ; -18.518      ; 0.001      ; 1.938      ;
; 20.161 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; OSC_27       ; OSC_27      ; -18.518      ; -0.001     ; 1.948      ;
; 20.161 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; OSC_27       ; OSC_27      ; -18.518      ; -0.001     ; 1.948      ;
; 20.161 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; OSC_27       ; OSC_27      ; -18.518      ; -0.001     ; 1.948      ;
; 20.161 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 ; OSC_27       ; OSC_27      ; -18.518      ; -0.001     ; 1.948      ;
; 20.161 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 ; OSC_27       ; OSC_27      ; -18.518      ; -0.001     ; 1.948      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                     ; Clock Edge ; Target                                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg1 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg2 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg3 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg4 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg5 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg6 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg7 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg8 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg5  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg6  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg7  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg8  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_memory_reg0  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_we_reg       ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_memory_reg0 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15~portb_memory_reg0 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_memory_reg0  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_memory_reg0  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_memory_reg0  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_memory_reg0  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_memory_reg0  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg0 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg1 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg2 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg3 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg4 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg5 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg6 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg7 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg8 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg0  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg1  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg2  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg3  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg4  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg5  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg6  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_memory_reg0  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_we_reg       ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_memory_reg0  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg1 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg2 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg3 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg4 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg5 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg6 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg7 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg8 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg5  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg6  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg7  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg8  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_memory_reg0  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_we_reg       ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_memory_reg0 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15~portb_memory_reg0 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_memory_reg0  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_memory_reg0  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_memory_reg0  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_memory_reg0  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_memory_reg0  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg0 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg1 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg2 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg3 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg4 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg5 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg6 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg7 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg8 ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg0  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg1  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg2  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg3  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg4  ;
; 1.562 ; 4.629        ; 3.067          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg5  ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'OSC_50'                                                                           ;
+-------+--------------+----------------+------------------+--------+------------+-----------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                            ;
+-------+--------------+----------------+------------------+--------+------------+-----------------------------------+
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; BTN_a                             ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; BTN_a                             ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[0]  ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[0]  ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[10] ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[10] ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[11] ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[11] ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[12] ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[12] ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[13] ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[13] ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[14] ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[14] ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[15] ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[15] ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[1]  ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[1]  ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[2]  ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[2]  ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[3]  ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[3]  ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[4]  ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[4]  ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[5]  ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[5]  ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[6]  ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[6]  ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[7]  ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[7]  ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[8]  ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[8]  ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[9]  ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[9]  ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CTRL_CLK    ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CTRL_CLK    ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[0]            ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[0]            ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[10]           ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[10]           ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[11]           ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[11]           ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[12]           ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[12]           ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[13]           ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[13]           ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[14]           ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[14]           ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[15]           ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[15]           ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[16]           ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[16]           ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[17]           ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[17]           ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[18]           ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[18]           ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[19]           ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[19]           ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[1]            ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[1]            ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[20]           ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[20]           ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[21]           ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[21]           ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[2]            ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[2]            ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[3]            ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[3]            ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[4]            ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[4]            ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[5]            ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[5]            ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[6]            ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[6]            ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[7]            ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[7]            ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[8]            ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[8]            ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[9]            ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[9]            ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|oRST_0             ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|oRST_0             ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|oRST_1             ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|oRST_1             ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|oRST_2             ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|oRST_2             ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; counter_1ms[10]                   ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; counter_1ms[10]                   ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; counter_1ms[11]                   ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; counter_1ms[11]                   ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; counter_1ms[12]                   ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; counter_1ms[12]                   ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; counter_1ms[13]                   ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; counter_1ms[13]                   ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; counter_1ms[14]                   ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; counter_1ms[14]                   ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; counter_1ms[15]                   ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; counter_1ms[15]                   ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; OSC_50 ; Rise       ; counter_1ms[16]                   ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; OSC_50 ; Rise       ; counter_1ms[16]                   ;
+-------+--------------+----------------+------------------+--------+------------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'OSC_27'                                                                                                                                                                                           ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                                                                           ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[0]                           ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[10]                          ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[11]                          ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[12]                          ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[13]                          ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[14]                          ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[15]                          ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[1]                           ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[2]                           ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[3]                           ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[4]                           ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[5]                           ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[6]                           ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[7]                           ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[8]                           ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[9]                           ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_address_reg0  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_address_reg1  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_address_reg2  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_address_reg3  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_address_reg4  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_address_reg5  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_address_reg6  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_address_reg7  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_address_reg8  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_address_reg9  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_datain_reg0   ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_datain_reg1   ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_datain_reg2   ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_datain_reg3   ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_memory_reg0   ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~portb_address_reg0  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~portb_address_reg1  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~portb_address_reg2  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~portb_address_reg3  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~portb_address_reg4  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~portb_address_reg5  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~portb_address_reg6  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~portb_address_reg7  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~portb_address_reg8  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~portb_address_reg9  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_address_reg0 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_address_reg1 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_address_reg2 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_address_reg3 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_address_reg4 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_address_reg5 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_address_reg6 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_address_reg7 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_address_reg8 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_address_reg9 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_datain_reg0  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_datain_reg1  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_datain_reg2  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_datain_reg3  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_memory_reg0  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~portb_address_reg0 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~portb_address_reg1 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~portb_address_reg2 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~portb_address_reg3 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~portb_address_reg4 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~portb_address_reg5 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~portb_address_reg6 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~portb_address_reg7 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~portb_address_reg8 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~portb_address_reg9 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a11~porta_memory_reg0  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a12~porta_memory_reg0  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a13~porta_memory_reg0  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a14~porta_memory_reg0  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a15~porta_memory_reg0  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_address_reg0  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_address_reg1  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_address_reg2  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_address_reg3  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_address_reg4  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_address_reg5  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_address_reg6  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_address_reg7  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_address_reg8  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_address_reg9  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_datain_reg0   ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_datain_reg1   ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_datain_reg2   ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_datain_reg3   ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_memory_reg0   ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~portb_address_reg0  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~portb_address_reg1  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~portb_address_reg2  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~portb_address_reg3  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~portb_address_reg4  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~portb_address_reg5  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~portb_address_reg6  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~portb_address_reg7  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~portb_address_reg8  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~portb_address_reg9  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a2~porta_memory_reg0   ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a3~porta_memory_reg0   ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a4~porta_memory_reg0   ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a5~porta_address_reg0  ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'TD_CLK'                                                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg1 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg2 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg3 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg4 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg5 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg6 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg7 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg8 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg5  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg6  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg7  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg8  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_memory_reg0  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_we_reg       ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_memory_reg0 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15~portb_memory_reg0 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_memory_reg0  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_memory_reg0  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_memory_reg0  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_memory_reg0  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_memory_reg0  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_memory_reg0  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg0 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg1 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg2 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg3 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg4 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg5 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg6 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg7 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg8 ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg0  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg2  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg3  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg4  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg5  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg6  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_memory_reg0  ;
; 15.451 ; 18.518       ; 3.067          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_we_reg       ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0 ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg1 ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg2 ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg3 ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg4 ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg5 ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg6 ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg7 ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg8 ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0  ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1  ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2  ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3  ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4  ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg5  ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg6  ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg7  ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg8  ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_memory_reg0  ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_we_reg       ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0 ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0 ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0 ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_memory_reg0 ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0 ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15~portb_memory_reg0 ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_memory_reg0  ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_memory_reg0  ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_memory_reg0  ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_memory_reg0  ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_memory_reg0  ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0  ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0  ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_memory_reg0  ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg0 ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg1 ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg2 ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg3 ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg4 ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg5 ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg6 ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg7 ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg8 ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg0  ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1  ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg2  ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg3  ;
; 15.452 ; 18.519       ; 3.067          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg4  ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2'                                                                                                ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------+------------+-------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                     ; Clock Edge ; Target                                                ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------+------------+-------------------------------------------------------+
; 25.609 ; 26.851       ; 1.242          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|BCK_DIV[0]                          ;
; 25.609 ; 26.851       ; 1.242          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|BCK_DIV[1]                          ;
; 25.609 ; 26.851       ; 1.242          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|BCK_DIV[2]                          ;
; 25.609 ; 26.851       ; 1.242          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X                             ;
; 25.609 ; 26.851       ; 1.242          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0]                      ;
; 25.609 ; 26.851       ; 1.242          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1]                      ;
; 25.609 ; 26.851       ; 1.242          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2]                      ;
; 25.609 ; 26.851       ; 1.242          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3]                      ;
; 25.609 ; 26.851       ; 1.242          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4]                      ;
; 25.609 ; 26.851       ; 1.242          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5]                      ;
; 25.609 ; 26.851       ; 1.242          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6]                      ;
; 25.609 ; 26.851       ; 1.242          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7]                      ;
; 25.609 ; 26.851       ; 1.242          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8]                      ;
; 25.609 ; 26.851       ; 1.242          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|oAUD_BCK                            ;
; 25.610 ; 26.852       ; 1.242          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|BCK_DIV[0]                          ;
; 25.610 ; 26.852       ; 1.242          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|BCK_DIV[1]                          ;
; 25.610 ; 26.852       ; 1.242          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|BCK_DIV[2]                          ;
; 25.610 ; 26.852       ; 1.242          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X                             ;
; 25.610 ; 26.852       ; 1.242          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0]                      ;
; 25.610 ; 26.852       ; 1.242          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1]                      ;
; 25.610 ; 26.852       ; 1.242          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2]                      ;
; 25.610 ; 26.852       ; 1.242          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3]                      ;
; 25.610 ; 26.852       ; 1.242          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4]                      ;
; 25.610 ; 26.852       ; 1.242          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5]                      ;
; 25.610 ; 26.852       ; 1.242          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6]                      ;
; 25.610 ; 26.852       ; 1.242          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7]                      ;
; 25.610 ; 26.852       ; 1.242          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8]                      ;
; 25.610 ; 26.852       ; 1.242          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|oAUD_BCK                            ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|BCK_DIV[0]|clk                                    ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|BCK_DIV[1]|clk                                    ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|BCK_DIV[2]|clk                                    ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[0]|clk                                ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[1]|clk                                ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[2]|clk                                ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[3]|clk                                ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[4]|clk                                ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[5]|clk                                ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[6]|clk                                ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[7]|clk                                ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[8]|clk                                ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X|clk                                       ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|oAUD_BCK|clk                                      ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u6|sdram_pll1|altpll_component|_clk2~clkctrl|inclk[0] ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u6|sdram_pll1|altpll_component|_clk2~clkctrl|outclk   ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|BCK_DIV[0]|clk                                    ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|BCK_DIV[1]|clk                                    ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|BCK_DIV[2]|clk                                    ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[0]|clk                                ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[1]|clk                                ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[2]|clk                                ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[3]|clk                                ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[4]|clk                                ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[5]|clk                                ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[6]|clk                                ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[7]|clk                                ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[8]|clk                                ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X|clk                                       ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|oAUD_BCK|clk                                      ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u6|sdram_pll1|altpll_component|_clk2~clkctrl|inclk[0] ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u6|sdram_pll1|altpll_component|_clk2~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------+------------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                        ;
+--------------+------------+-------+-------+------------+---------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                           ;
+--------------+------------+-------+-------+------------+---------------------------------------------------------------------------+
; DPDT_SW[*]   ; OSC_27     ; 6.648 ; 6.648 ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[11] ; OSC_27     ; 1.705 ; 1.705 ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[12] ; OSC_27     ; 2.055 ; 2.055 ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[13] ; OSC_27     ; 6.648 ; 6.648 ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[14] ; OSC_27     ; 6.474 ; 6.474 ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[15] ; OSC_27     ; 6.390 ; 6.390 ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[16] ; OSC_27     ; 6.613 ; 6.613 ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[17] ; OSC_27     ; 6.043 ; 6.043 ; Rise       ; OSC_27                                                                    ;
; KEY[*]       ; OSC_50     ; 6.415 ; 6.415 ; Rise       ; OSC_50                                                                    ;
;  KEY[0]      ; OSC_50     ; 6.415 ; 6.415 ; Rise       ; OSC_50                                                                    ;
; DRAM_DQ[*]   ; OSC_27     ; 8.672 ; 8.672 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]  ; OSC_27     ; 8.055 ; 8.055 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]  ; OSC_27     ; 6.436 ; 6.436 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]  ; OSC_27     ; 8.281 ; 8.281 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]  ; OSC_27     ; 8.482 ; 8.482 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]  ; OSC_27     ; 8.166 ; 8.166 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]  ; OSC_27     ; 8.525 ; 8.525 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]  ; OSC_27     ; 8.313 ; 8.313 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]  ; OSC_27     ; 7.160 ; 7.160 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]  ; OSC_27     ; 7.675 ; 7.675 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]  ; OSC_27     ; 7.519 ; 7.519 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10] ; OSC_27     ; 8.672 ; 8.672 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11] ; OSC_27     ; 8.482 ; 8.482 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12] ; OSC_27     ; 8.402 ; 8.402 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13] ; OSC_27     ; 8.345 ; 8.345 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14] ; OSC_27     ; 8.288 ; 8.288 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15] ; OSC_27     ; 8.194 ; 8.194 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; TD_DATA[*]   ; TD_CLK     ; 7.590 ; 7.590 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[0]  ; TD_CLK     ; 5.999 ; 5.999 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[1]  ; TD_CLK     ; 6.015 ; 6.015 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[2]  ; TD_CLK     ; 5.636 ; 5.636 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[3]  ; TD_CLK     ; 5.857 ; 5.857 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[4]  ; TD_CLK     ; 7.590 ; 7.590 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[5]  ; TD_CLK     ; 4.866 ; 4.866 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[6]  ; TD_CLK     ; 4.869 ; 4.869 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[7]  ; TD_CLK     ; 5.269 ; 5.269 ; Rise       ; TD_CLK                                                                    ;
+--------------+------------+-------+-------+------------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                           ;
+--------------+------------+--------+--------+------------+---------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                           ;
+--------------+------------+--------+--------+------------+---------------------------------------------------------------------------+
; DPDT_SW[*]   ; OSC_27     ; -1.439 ; -1.439 ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[11] ; OSC_27     ; -1.439 ; -1.439 ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[12] ; OSC_27     ; -1.789 ; -1.789 ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[13] ; OSC_27     ; -6.382 ; -6.382 ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[14] ; OSC_27     ; -6.208 ; -6.208 ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[15] ; OSC_27     ; -6.124 ; -6.124 ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[16] ; OSC_27     ; -6.347 ; -6.347 ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[17] ; OSC_27     ; -5.777 ; -5.777 ; Rise       ; OSC_27                                                                    ;
; KEY[*]       ; OSC_50     ; -5.713 ; -5.713 ; Rise       ; OSC_50                                                                    ;
;  KEY[0]      ; OSC_50     ; -5.713 ; -5.713 ; Rise       ; OSC_50                                                                    ;
; DRAM_DQ[*]   ; OSC_27     ; -6.170 ; -6.170 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]  ; OSC_27     ; -7.789 ; -7.789 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]  ; OSC_27     ; -6.170 ; -6.170 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]  ; OSC_27     ; -8.015 ; -8.015 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]  ; OSC_27     ; -8.216 ; -8.216 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]  ; OSC_27     ; -7.900 ; -7.900 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]  ; OSC_27     ; -8.259 ; -8.259 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]  ; OSC_27     ; -8.047 ; -8.047 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]  ; OSC_27     ; -6.894 ; -6.894 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]  ; OSC_27     ; -7.409 ; -7.409 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]  ; OSC_27     ; -7.253 ; -7.253 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10] ; OSC_27     ; -8.406 ; -8.406 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11] ; OSC_27     ; -8.216 ; -8.216 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12] ; OSC_27     ; -8.136 ; -8.136 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13] ; OSC_27     ; -8.079 ; -8.079 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14] ; OSC_27     ; -8.022 ; -8.022 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15] ; OSC_27     ; -7.928 ; -7.928 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; TD_DATA[*]   ; TD_CLK     ; -3.714 ; -3.714 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[0]  ; TD_CLK     ; -4.168 ; -4.168 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[1]  ; TD_CLK     ; -4.012 ; -4.012 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[2]  ; TD_CLK     ; -4.197 ; -4.197 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[3]  ; TD_CLK     ; -4.749 ; -4.749 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[4]  ; TD_CLK     ; -4.210 ; -4.210 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[5]  ; TD_CLK     ; -3.908 ; -3.908 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[6]  ; TD_CLK     ; -3.714 ; -3.714 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[7]  ; TD_CLK     ; -4.054 ; -4.054 ; Rise       ; TD_CLK                                                                    ;
+--------------+------------+--------+--------+------------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                  ;
+----------------+------------+--------+--------+------------+---------------------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                           ;
+----------------+------------+--------+--------+------------+---------------------------------------------------------------------------+
; LED_GREEN[*]   ; OSC_27     ; 20.374 ; 20.374 ; Rise       ; OSC_27                                                                    ;
;  LED_GREEN[0]  ; OSC_27     ; 20.374 ; 20.374 ; Rise       ; OSC_27                                                                    ;
;  LED_GREEN[1]  ; OSC_27     ; 18.372 ; 18.372 ; Rise       ; OSC_27                                                                    ;
;  LED_GREEN[2]  ; OSC_27     ; 10.029 ; 10.029 ; Rise       ; OSC_27                                                                    ;
;  LED_GREEN[3]  ; OSC_27     ; 10.375 ; 10.375 ; Rise       ; OSC_27                                                                    ;
;  LED_GREEN[4]  ; OSC_27     ; 10.776 ; 10.776 ; Rise       ; OSC_27                                                                    ;
;  LED_GREEN[5]  ; OSC_27     ; 11.527 ; 11.527 ; Rise       ; OSC_27                                                                    ;
;  LED_GREEN[6]  ; OSC_27     ; 10.702 ; 10.702 ; Rise       ; OSC_27                                                                    ;
;  LED_GREEN[7]  ; OSC_27     ; 12.851 ; 12.851 ; Rise       ; OSC_27                                                                    ;
; VGA_B[*]       ; OSC_27     ; 20.116 ; 20.116 ; Rise       ; OSC_27                                                                    ;
;  VGA_B[0]      ; OSC_27     ; 20.036 ; 20.036 ; Rise       ; OSC_27                                                                    ;
;  VGA_B[1]      ; OSC_27     ; 20.036 ; 20.036 ; Rise       ; OSC_27                                                                    ;
;  VGA_B[2]      ; OSC_27     ; 20.007 ; 20.007 ; Rise       ; OSC_27                                                                    ;
;  VGA_B[3]      ; OSC_27     ; 19.997 ; 19.997 ; Rise       ; OSC_27                                                                    ;
;  VGA_B[4]      ; OSC_27     ; 20.116 ; 20.116 ; Rise       ; OSC_27                                                                    ;
;  VGA_B[5]      ; OSC_27     ; 20.106 ; 20.106 ; Rise       ; OSC_27                                                                    ;
;  VGA_B[6]      ; OSC_27     ; 20.086 ; 20.086 ; Rise       ; OSC_27                                                                    ;
;  VGA_B[7]      ; OSC_27     ; 20.086 ; 20.086 ; Rise       ; OSC_27                                                                    ;
;  VGA_B[8]      ; OSC_27     ; 19.639 ; 19.639 ; Rise       ; OSC_27                                                                    ;
;  VGA_B[9]      ; OSC_27     ; 19.639 ; 19.639 ; Rise       ; OSC_27                                                                    ;
; VGA_BLANK      ; OSC_27     ; 13.206 ; 13.206 ; Rise       ; OSC_27                                                                    ;
; VGA_CLK        ; OSC_27     ; 7.036  ; 7.036  ; Rise       ; OSC_27                                                                    ;
; VGA_G[*]       ; OSC_27     ; 20.774 ; 20.774 ; Rise       ; OSC_27                                                                    ;
;  VGA_G[0]      ; OSC_27     ; 20.774 ; 20.774 ; Rise       ; OSC_27                                                                    ;
;  VGA_G[1]      ; OSC_27     ; 20.774 ; 20.774 ; Rise       ; OSC_27                                                                    ;
;  VGA_G[2]      ; OSC_27     ; 20.430 ; 20.430 ; Rise       ; OSC_27                                                                    ;
;  VGA_G[3]      ; OSC_27     ; 20.430 ; 20.430 ; Rise       ; OSC_27                                                                    ;
;  VGA_G[4]      ; OSC_27     ; 20.440 ; 20.440 ; Rise       ; OSC_27                                                                    ;
;  VGA_G[5]      ; OSC_27     ; 20.440 ; 20.440 ; Rise       ; OSC_27                                                                    ;
;  VGA_G[6]      ; OSC_27     ; 20.395 ; 20.395 ; Rise       ; OSC_27                                                                    ;
;  VGA_G[7]      ; OSC_27     ; 20.415 ; 20.415 ; Rise       ; OSC_27                                                                    ;
;  VGA_G[8]      ; OSC_27     ; 20.425 ; 20.425 ; Rise       ; OSC_27                                                                    ;
;  VGA_G[9]      ; OSC_27     ; 20.425 ; 20.425 ; Rise       ; OSC_27                                                                    ;
; VGA_HS         ; OSC_27     ; 9.661  ; 9.661  ; Rise       ; OSC_27                                                                    ;
; VGA_R[*]       ; OSC_27     ; 21.299 ; 21.299 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[0]      ; OSC_27     ; 21.236 ; 21.236 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[1]      ; OSC_27     ; 21.216 ; 21.216 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[2]      ; OSC_27     ; 21.216 ; 21.216 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[3]      ; OSC_27     ; 21.210 ; 21.210 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[4]      ; OSC_27     ; 21.210 ; 21.210 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[5]      ; OSC_27     ; 21.299 ; 21.299 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[6]      ; OSC_27     ; 21.279 ; 21.279 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[7]      ; OSC_27     ; 21.289 ; 21.289 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[8]      ; OSC_27     ; 20.441 ; 20.441 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[9]      ; OSC_27     ; 20.441 ; 20.441 ; Rise       ; OSC_27                                                                    ;
; VGA_CLK        ; OSC_27     ; 7.036  ; 7.036  ; Fall       ; OSC_27                                                                    ;
; GPIO_0[*]      ; OSC_50     ; 9.148  ; 9.148  ; Rise       ; OSC_50                                                                    ;
;  GPIO_0[28]    ; OSC_50     ; 9.148  ; 9.148  ; Rise       ; OSC_50                                                                    ;
; HEX0[*]        ; OSC_50     ; 13.394 ; 13.394 ; Rise       ; OSC_50                                                                    ;
;  HEX0[0]       ; OSC_50     ; 13.394 ; 13.394 ; Rise       ; OSC_50                                                                    ;
;  HEX0[1]       ; OSC_50     ; 13.349 ; 13.349 ; Rise       ; OSC_50                                                                    ;
;  HEX0[2]       ; OSC_50     ; 13.356 ; 13.356 ; Rise       ; OSC_50                                                                    ;
;  HEX0[3]       ; OSC_50     ; 13.361 ; 13.361 ; Rise       ; OSC_50                                                                    ;
;  HEX0[4]       ; OSC_50     ; 13.360 ; 13.360 ; Rise       ; OSC_50                                                                    ;
;  HEX0[5]       ; OSC_50     ; 12.995 ; 12.995 ; Rise       ; OSC_50                                                                    ;
;  HEX0[6]       ; OSC_50     ; 12.987 ; 12.987 ; Rise       ; OSC_50                                                                    ;
; HEX1[*]        ; OSC_50     ; 10.774 ; 10.774 ; Rise       ; OSC_50                                                                    ;
;  HEX1[0]       ; OSC_50     ; 10.774 ; 10.774 ; Rise       ; OSC_50                                                                    ;
;  HEX1[1]       ; OSC_50     ; 10.746 ; 10.746 ; Rise       ; OSC_50                                                                    ;
;  HEX1[2]       ; OSC_50     ; 10.621 ; 10.621 ; Rise       ; OSC_50                                                                    ;
;  HEX1[3]       ; OSC_50     ; 10.553 ; 10.553 ; Rise       ; OSC_50                                                                    ;
;  HEX1[4]       ; OSC_50     ; 10.466 ; 10.466 ; Rise       ; OSC_50                                                                    ;
;  HEX1[5]       ; OSC_50     ; 10.456 ; 10.456 ; Rise       ; OSC_50                                                                    ;
;  HEX1[6]       ; OSC_50     ; 10.523 ; 10.523 ; Rise       ; OSC_50                                                                    ;
; HEX2[*]        ; OSC_50     ; 9.691  ; 9.691  ; Rise       ; OSC_50                                                                    ;
;  HEX2[0]       ; OSC_50     ; 9.691  ; 9.691  ; Rise       ; OSC_50                                                                    ;
;  HEX2[1]       ; OSC_50     ; 9.067  ; 9.067  ; Rise       ; OSC_50                                                                    ;
;  HEX2[2]       ; OSC_50     ; 9.088  ; 9.088  ; Rise       ; OSC_50                                                                    ;
;  HEX2[3]       ; OSC_50     ; 9.120  ; 9.120  ; Rise       ; OSC_50                                                                    ;
;  HEX2[4]       ; OSC_50     ; 9.125  ; 9.125  ; Rise       ; OSC_50                                                                    ;
;  HEX2[5]       ; OSC_50     ; 9.142  ; 9.142  ; Rise       ; OSC_50                                                                    ;
;  HEX2[6]       ; OSC_50     ; 9.105  ; 9.105  ; Rise       ; OSC_50                                                                    ;
; HEX3[*]        ; OSC_50     ; 8.945  ; 8.945  ; Rise       ; OSC_50                                                                    ;
;  HEX3[0]       ; OSC_50     ; 8.829  ; 8.829  ; Rise       ; OSC_50                                                                    ;
;  HEX3[1]       ; OSC_50     ; 8.607  ; 8.607  ; Rise       ; OSC_50                                                                    ;
;  HEX3[2]       ; OSC_50     ; 8.606  ; 8.606  ; Rise       ; OSC_50                                                                    ;
;  HEX3[3]       ; OSC_50     ; 8.559  ; 8.559  ; Rise       ; OSC_50                                                                    ;
;  HEX3[4]       ; OSC_50     ; 8.605  ; 8.605  ; Rise       ; OSC_50                                                                    ;
;  HEX3[5]       ; OSC_50     ; 8.936  ; 8.936  ; Rise       ; OSC_50                                                                    ;
;  HEX3[6]       ; OSC_50     ; 8.945  ; 8.945  ; Rise       ; OSC_50                                                                    ;
; I2C_SCLK       ; OSC_50     ; 12.132 ; 12.132 ; Rise       ; OSC_50                                                                    ;
; DRAM_ADDR[*]   ; OSC_27     ; 9.389  ; 9.389  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[0]  ; OSC_27     ; 8.200  ; 8.200  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[1]  ; OSC_27     ; 9.109  ; 9.109  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[2]  ; OSC_27     ; 9.051  ; 9.051  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[3]  ; OSC_27     ; 7.878  ; 7.878  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[4]  ; OSC_27     ; 7.868  ; 7.868  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[5]  ; OSC_27     ; 9.277  ; 9.277  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[6]  ; OSC_27     ; 7.773  ; 7.773  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[7]  ; OSC_27     ; 7.921  ; 7.921  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[8]  ; OSC_27     ; 7.202  ; 7.202  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[9]  ; OSC_27     ; 9.389  ; 9.389  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[10] ; OSC_27     ; 8.997  ; 8.997  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[11] ; OSC_27     ; 8.769  ; 8.769  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_BA_0      ; OSC_27     ; 7.685  ; 7.685  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_BA_1      ; OSC_27     ; 7.521  ; 7.521  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CAS_N     ; OSC_27     ; 8.044  ; 8.044  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CS_N      ; OSC_27     ; 5.308  ; 5.308  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_DQ[*]     ; OSC_27     ; 11.751 ; 11.751 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]    ; OSC_27     ; 10.074 ; 10.074 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]    ; OSC_27     ; 10.018 ; 10.018 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]    ; OSC_27     ; 11.392 ; 11.392 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]    ; OSC_27     ; 10.533 ; 10.533 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]    ; OSC_27     ; 10.975 ; 10.975 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]    ; OSC_27     ; 11.250 ; 11.250 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]    ; OSC_27     ; 10.340 ; 10.340 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]    ; OSC_27     ; 10.459 ; 10.459 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]    ; OSC_27     ; 11.465 ; 11.465 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]    ; OSC_27     ; 10.838 ; 10.838 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10]   ; OSC_27     ; 11.373 ; 11.373 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11]   ; OSC_27     ; 11.425 ; 11.425 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12]   ; OSC_27     ; 10.652 ; 10.652 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13]   ; OSC_27     ; 11.751 ; 11.751 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14]   ; OSC_27     ; 11.095 ; 11.095 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15]   ; OSC_27     ; 11.478 ; 11.478 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_LDQM      ; OSC_27     ; 8.723  ; 8.723  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_RAS_N     ; OSC_27     ; 8.355  ; 8.355  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_UDQM      ; OSC_27     ; 10.331 ; 10.331 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_WE_N      ; OSC_27     ; 7.910  ; 7.910  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CLK       ; OSC_27     ; 0.478  ;        ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk1 ;
; DRAM_CLK       ; OSC_27     ;        ; 0.478  ; Fall       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk1 ;
; AUD_BCLK       ; OSC_27     ; 4.877  ; 4.877  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;
; AUD_DACLRCK    ; OSC_27     ; 4.864  ; 4.864  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;
; AUD_XCK        ; OSC_27     ; 3.561  ;        ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;
; AUD_XCK        ; OSC_27     ;        ; 3.561  ; Fall       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;
+----------------+------------+--------+--------+------------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                          ;
+----------------+------------+--------+--------+------------+---------------------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                           ;
+----------------+------------+--------+--------+------------+---------------------------------------------------------------------------+
; LED_GREEN[*]   ; OSC_27     ; 10.029 ; 10.029 ; Rise       ; OSC_27                                                                    ;
;  LED_GREEN[0]  ; OSC_27     ; 15.239 ; 15.239 ; Rise       ; OSC_27                                                                    ;
;  LED_GREEN[1]  ; OSC_27     ; 16.545 ; 16.545 ; Rise       ; OSC_27                                                                    ;
;  LED_GREEN[2]  ; OSC_27     ; 10.029 ; 10.029 ; Rise       ; OSC_27                                                                    ;
;  LED_GREEN[3]  ; OSC_27     ; 10.375 ; 10.375 ; Rise       ; OSC_27                                                                    ;
;  LED_GREEN[4]  ; OSC_27     ; 10.776 ; 10.776 ; Rise       ; OSC_27                                                                    ;
;  LED_GREEN[5]  ; OSC_27     ; 11.527 ; 11.527 ; Rise       ; OSC_27                                                                    ;
;  LED_GREEN[6]  ; OSC_27     ; 10.702 ; 10.702 ; Rise       ; OSC_27                                                                    ;
;  LED_GREEN[7]  ; OSC_27     ; 12.851 ; 12.851 ; Rise       ; OSC_27                                                                    ;
; VGA_B[*]       ; OSC_27     ; 12.825 ; 12.825 ; Rise       ; OSC_27                                                                    ;
;  VGA_B[0]      ; OSC_27     ; 13.222 ; 13.222 ; Rise       ; OSC_27                                                                    ;
;  VGA_B[1]      ; OSC_27     ; 13.222 ; 13.222 ; Rise       ; OSC_27                                                                    ;
;  VGA_B[2]      ; OSC_27     ; 13.193 ; 13.193 ; Rise       ; OSC_27                                                                    ;
;  VGA_B[3]      ; OSC_27     ; 13.183 ; 13.183 ; Rise       ; OSC_27                                                                    ;
;  VGA_B[4]      ; OSC_27     ; 13.302 ; 13.302 ; Rise       ; OSC_27                                                                    ;
;  VGA_B[5]      ; OSC_27     ; 13.292 ; 13.292 ; Rise       ; OSC_27                                                                    ;
;  VGA_B[6]      ; OSC_27     ; 13.272 ; 13.272 ; Rise       ; OSC_27                                                                    ;
;  VGA_B[7]      ; OSC_27     ; 13.272 ; 13.272 ; Rise       ; OSC_27                                                                    ;
;  VGA_B[8]      ; OSC_27     ; 12.825 ; 12.825 ; Rise       ; OSC_27                                                                    ;
;  VGA_B[9]      ; OSC_27     ; 12.825 ; 12.825 ; Rise       ; OSC_27                                                                    ;
; VGA_BLANK      ; OSC_27     ; 11.589 ; 11.589 ; Rise       ; OSC_27                                                                    ;
; VGA_CLK        ; OSC_27     ; 7.036  ; 7.036  ; Rise       ; OSC_27                                                                    ;
; VGA_G[*]       ; OSC_27     ; 13.581 ; 13.581 ; Rise       ; OSC_27                                                                    ;
;  VGA_G[0]      ; OSC_27     ; 13.960 ; 13.960 ; Rise       ; OSC_27                                                                    ;
;  VGA_G[1]      ; OSC_27     ; 13.960 ; 13.960 ; Rise       ; OSC_27                                                                    ;
;  VGA_G[2]      ; OSC_27     ; 13.616 ; 13.616 ; Rise       ; OSC_27                                                                    ;
;  VGA_G[3]      ; OSC_27     ; 13.616 ; 13.616 ; Rise       ; OSC_27                                                                    ;
;  VGA_G[4]      ; OSC_27     ; 13.626 ; 13.626 ; Rise       ; OSC_27                                                                    ;
;  VGA_G[5]      ; OSC_27     ; 13.626 ; 13.626 ; Rise       ; OSC_27                                                                    ;
;  VGA_G[6]      ; OSC_27     ; 13.581 ; 13.581 ; Rise       ; OSC_27                                                                    ;
;  VGA_G[7]      ; OSC_27     ; 13.601 ; 13.601 ; Rise       ; OSC_27                                                                    ;
;  VGA_G[8]      ; OSC_27     ; 13.611 ; 13.611 ; Rise       ; OSC_27                                                                    ;
;  VGA_G[9]      ; OSC_27     ; 13.611 ; 13.611 ; Rise       ; OSC_27                                                                    ;
; VGA_HS         ; OSC_27     ; 9.661  ; 9.661  ; Rise       ; OSC_27                                                                    ;
; VGA_R[*]       ; OSC_27     ; 13.743 ; 13.743 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[0]      ; OSC_27     ; 14.538 ; 14.538 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[1]      ; OSC_27     ; 14.518 ; 14.518 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[2]      ; OSC_27     ; 14.518 ; 14.518 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[3]      ; OSC_27     ; 14.512 ; 14.512 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[4]      ; OSC_27     ; 14.512 ; 14.512 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[5]      ; OSC_27     ; 14.601 ; 14.601 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[6]      ; OSC_27     ; 14.581 ; 14.581 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[7]      ; OSC_27     ; 14.591 ; 14.591 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[8]      ; OSC_27     ; 13.743 ; 13.743 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[9]      ; OSC_27     ; 13.743 ; 13.743 ; Rise       ; OSC_27                                                                    ;
; VGA_CLK        ; OSC_27     ; 7.036  ; 7.036  ; Fall       ; OSC_27                                                                    ;
; GPIO_0[*]      ; OSC_50     ; 9.148  ; 9.148  ; Rise       ; OSC_50                                                                    ;
;  GPIO_0[28]    ; OSC_50     ; 9.148  ; 9.148  ; Rise       ; OSC_50                                                                    ;
; HEX0[*]        ; OSC_50     ; 11.890 ; 11.890 ; Rise       ; OSC_50                                                                    ;
;  HEX0[0]       ; OSC_50     ; 12.301 ; 12.301 ; Rise       ; OSC_50                                                                    ;
;  HEX0[1]       ; OSC_50     ; 12.254 ; 12.254 ; Rise       ; OSC_50                                                                    ;
;  HEX0[2]       ; OSC_50     ; 12.258 ; 12.258 ; Rise       ; OSC_50                                                                    ;
;  HEX0[3]       ; OSC_50     ; 12.269 ; 12.269 ; Rise       ; OSC_50                                                                    ;
;  HEX0[4]       ; OSC_50     ; 12.273 ; 12.273 ; Rise       ; OSC_50                                                                    ;
;  HEX0[5]       ; OSC_50     ; 11.892 ; 11.892 ; Rise       ; OSC_50                                                                    ;
;  HEX0[6]       ; OSC_50     ; 11.890 ; 11.890 ; Rise       ; OSC_50                                                                    ;
; HEX1[*]        ; OSC_50     ; 9.636  ; 9.636  ; Rise       ; OSC_50                                                                    ;
;  HEX1[0]       ; OSC_50     ; 10.302 ; 10.302 ; Rise       ; OSC_50                                                                    ;
;  HEX1[1]       ; OSC_50     ; 10.275 ; 10.275 ; Rise       ; OSC_50                                                                    ;
;  HEX1[2]       ; OSC_50     ; 10.150 ; 10.150 ; Rise       ; OSC_50                                                                    ;
;  HEX1[3]       ; OSC_50     ; 10.082 ; 10.082 ; Rise       ; OSC_50                                                                    ;
;  HEX1[4]       ; OSC_50     ; 9.645  ; 9.645  ; Rise       ; OSC_50                                                                    ;
;  HEX1[5]       ; OSC_50     ; 9.636  ; 9.636  ; Rise       ; OSC_50                                                                    ;
;  HEX1[6]       ; OSC_50     ; 9.702  ; 9.702  ; Rise       ; OSC_50                                                                    ;
; HEX2[*]        ; OSC_50     ; 8.598  ; 8.598  ; Rise       ; OSC_50                                                                    ;
;  HEX2[0]       ; OSC_50     ; 9.223  ; 9.223  ; Rise       ; OSC_50                                                                    ;
;  HEX2[1]       ; OSC_50     ; 8.598  ; 8.598  ; Rise       ; OSC_50                                                                    ;
;  HEX2[2]       ; OSC_50     ; 8.619  ; 8.619  ; Rise       ; OSC_50                                                                    ;
;  HEX2[3]       ; OSC_50     ; 8.651  ; 8.651  ; Rise       ; OSC_50                                                                    ;
;  HEX2[4]       ; OSC_50     ; 8.656  ; 8.656  ; Rise       ; OSC_50                                                                    ;
;  HEX2[5]       ; OSC_50     ; 8.674  ; 8.674  ; Rise       ; OSC_50                                                                    ;
;  HEX2[6]       ; OSC_50     ; 8.640  ; 8.640  ; Rise       ; OSC_50                                                                    ;
; HEX3[*]        ; OSC_50     ; 7.902  ; 7.902  ; Rise       ; OSC_50                                                                    ;
;  HEX3[0]       ; OSC_50     ; 8.168  ; 8.168  ; Rise       ; OSC_50                                                                    ;
;  HEX3[1]       ; OSC_50     ; 7.946  ; 7.946  ; Rise       ; OSC_50                                                                    ;
;  HEX3[2]       ; OSC_50     ; 7.949  ; 7.949  ; Rise       ; OSC_50                                                                    ;
;  HEX3[3]       ; OSC_50     ; 7.902  ; 7.902  ; Rise       ; OSC_50                                                                    ;
;  HEX3[4]       ; OSC_50     ; 7.948  ; 7.948  ; Rise       ; OSC_50                                                                    ;
;  HEX3[5]       ; OSC_50     ; 8.280  ; 8.280  ; Rise       ; OSC_50                                                                    ;
;  HEX3[6]       ; OSC_50     ; 8.283  ; 8.283  ; Rise       ; OSC_50                                                                    ;
; I2C_SCLK       ; OSC_50     ; 12.132 ; 12.132 ; Rise       ; OSC_50                                                                    ;
; DRAM_ADDR[*]   ; OSC_27     ; 7.202  ; 7.202  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[0]  ; OSC_27     ; 8.200  ; 8.200  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[1]  ; OSC_27     ; 9.109  ; 9.109  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[2]  ; OSC_27     ; 9.051  ; 9.051  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[3]  ; OSC_27     ; 7.878  ; 7.878  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[4]  ; OSC_27     ; 7.868  ; 7.868  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[5]  ; OSC_27     ; 9.277  ; 9.277  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[6]  ; OSC_27     ; 7.773  ; 7.773  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[7]  ; OSC_27     ; 7.921  ; 7.921  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[8]  ; OSC_27     ; 7.202  ; 7.202  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[9]  ; OSC_27     ; 9.389  ; 9.389  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[10] ; OSC_27     ; 8.997  ; 8.997  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[11] ; OSC_27     ; 8.769  ; 8.769  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_BA_0      ; OSC_27     ; 7.685  ; 7.685  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_BA_1      ; OSC_27     ; 7.521  ; 7.521  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CAS_N     ; OSC_27     ; 8.044  ; 8.044  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CS_N      ; OSC_27     ; 5.308  ; 5.308  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_DQ[*]     ; OSC_27     ; 7.428  ; 7.428  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]    ; OSC_27     ; 7.801  ; 7.801  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]    ; OSC_27     ; 7.428  ; 7.428  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]    ; OSC_27     ; 8.705  ; 8.705  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]    ; OSC_27     ; 7.861  ; 7.861  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]    ; OSC_27     ; 8.692  ; 8.692  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]    ; OSC_27     ; 8.662  ; 8.662  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]    ; OSC_27     ; 8.071  ; 8.071  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]    ; OSC_27     ; 7.844  ; 7.844  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]    ; OSC_27     ; 9.151  ; 9.151  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]    ; OSC_27     ; 8.575  ; 8.575  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10]   ; OSC_27     ; 8.862  ; 8.862  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11]   ; OSC_27     ; 9.248  ; 9.248  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12]   ; OSC_27     ; 8.312  ; 8.312  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13]   ; OSC_27     ; 9.809  ; 9.809  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14]   ; OSC_27     ; 8.608  ; 8.608  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15]   ; OSC_27     ; 8.889  ; 8.889  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_LDQM      ; OSC_27     ; 8.723  ; 8.723  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_RAS_N     ; OSC_27     ; 8.355  ; 8.355  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_UDQM      ; OSC_27     ; 10.331 ; 10.331 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_WE_N      ; OSC_27     ; 7.910  ; 7.910  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CLK       ; OSC_27     ; 0.478  ;        ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk1 ;
; DRAM_CLK       ; OSC_27     ;        ; 0.478  ; Fall       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk1 ;
; AUD_BCLK       ; OSC_27     ; 4.877  ; 4.877  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;
; AUD_DACLRCK    ; OSC_27     ; 4.864  ; 4.864  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;
; AUD_XCK        ; OSC_27     ; 3.561  ;        ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;
; AUD_XCK        ; OSC_27     ;        ; 3.561  ; Fall       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;
+----------------+------------+--------+--------+------------+---------------------------------------------------------------------------+


+----------------------------------------------------------------+
; Propagation Delay                                              ;
+-------------+--------------+--------+--------+--------+--------+
; Input Port  ; Output Port  ; RR     ; RF     ; FR     ; FF     ;
+-------------+--------------+--------+--------+--------+--------+
; DPDT_SW[0]  ; GPIO_0[26]   ;        ; 5.568  ; 5.568  ;        ;
; DPDT_SW[0]  ; GPIO_0[30]   ;        ; 5.525  ; 5.525  ;        ;
; DPDT_SW[0]  ; GPIO_0[34]   ; 5.097  ;        ;        ; 5.097  ;
; DPDT_SW[1]  ; GPIO_0[32]   ; 5.131  ;        ;        ; 5.131  ;
; DPDT_SW[2]  ; VGA_B[0]     ; 14.417 ; 14.417 ; 14.417 ; 14.417 ;
; DPDT_SW[2]  ; VGA_B[1]     ; 14.417 ; 14.417 ; 14.417 ; 14.417 ;
; DPDT_SW[2]  ; VGA_B[2]     ; 14.388 ; 14.388 ; 14.388 ; 14.388 ;
; DPDT_SW[2]  ; VGA_B[3]     ; 14.378 ; 14.378 ; 14.378 ; 14.378 ;
; DPDT_SW[2]  ; VGA_B[4]     ; 14.497 ; 14.497 ; 14.497 ; 14.497 ;
; DPDT_SW[2]  ; VGA_B[5]     ; 14.487 ; 14.487 ; 14.487 ; 14.487 ;
; DPDT_SW[2]  ; VGA_B[6]     ; 14.467 ; 14.467 ; 14.467 ; 14.467 ;
; DPDT_SW[2]  ; VGA_B[7]     ; 14.467 ; 14.467 ; 14.467 ; 14.467 ;
; DPDT_SW[2]  ; VGA_B[8]     ; 14.020 ; 14.020 ; 14.020 ; 14.020 ;
; DPDT_SW[2]  ; VGA_B[9]     ; 14.020 ; 14.020 ; 14.020 ; 14.020 ;
; DPDT_SW[2]  ; VGA_G[0]     ; 15.155 ; 15.155 ; 15.155 ; 15.155 ;
; DPDT_SW[2]  ; VGA_G[1]     ; 15.155 ; 15.155 ; 15.155 ; 15.155 ;
; DPDT_SW[2]  ; VGA_G[2]     ; 14.811 ; 14.811 ; 14.811 ; 14.811 ;
; DPDT_SW[2]  ; VGA_G[3]     ; 14.811 ; 14.811 ; 14.811 ; 14.811 ;
; DPDT_SW[2]  ; VGA_G[4]     ; 14.821 ; 14.821 ; 14.821 ; 14.821 ;
; DPDT_SW[2]  ; VGA_G[5]     ; 14.821 ; 14.821 ; 14.821 ; 14.821 ;
; DPDT_SW[2]  ; VGA_G[6]     ; 14.776 ; 14.776 ; 14.776 ; 14.776 ;
; DPDT_SW[2]  ; VGA_G[7]     ; 14.796 ; 14.796 ; 14.796 ; 14.796 ;
; DPDT_SW[2]  ; VGA_G[8]     ; 14.806 ; 14.806 ; 14.806 ; 14.806 ;
; DPDT_SW[2]  ; VGA_G[9]     ; 14.806 ; 14.806 ; 14.806 ; 14.806 ;
; DPDT_SW[2]  ; VGA_R[0]     ; 15.733 ; 15.733 ; 15.733 ; 15.733 ;
; DPDT_SW[2]  ; VGA_R[1]     ; 15.713 ; 15.713 ; 15.713 ; 15.713 ;
; DPDT_SW[2]  ; VGA_R[2]     ; 15.713 ; 15.713 ; 15.713 ; 15.713 ;
; DPDT_SW[2]  ; VGA_R[3]     ; 15.707 ; 15.707 ; 15.707 ; 15.707 ;
; DPDT_SW[2]  ; VGA_R[4]     ; 15.707 ; 15.707 ; 15.707 ; 15.707 ;
; DPDT_SW[2]  ; VGA_R[5]     ; 15.796 ; 15.796 ; 15.796 ; 15.796 ;
; DPDT_SW[2]  ; VGA_R[6]     ; 15.776 ; 15.776 ; 15.776 ; 15.776 ;
; DPDT_SW[2]  ; VGA_R[7]     ; 15.786 ; 15.786 ; 15.786 ; 15.786 ;
; DPDT_SW[2]  ; VGA_R[8]     ; 14.938 ; 14.938 ; 14.938 ; 14.938 ;
; DPDT_SW[2]  ; VGA_R[9]     ; 14.938 ; 14.938 ; 14.938 ; 14.938 ;
; DPDT_SW[3]  ; VGA_B[0]     ; 14.477 ; 14.477 ; 14.477 ; 14.477 ;
; DPDT_SW[3]  ; VGA_B[1]     ; 14.477 ; 14.477 ; 14.477 ; 14.477 ;
; DPDT_SW[3]  ; VGA_B[2]     ; 14.448 ; 14.448 ; 14.448 ; 14.448 ;
; DPDT_SW[3]  ; VGA_B[3]     ; 14.438 ; 14.438 ; 14.438 ; 14.438 ;
; DPDT_SW[3]  ; VGA_B[4]     ; 14.557 ; 14.557 ; 14.557 ; 14.557 ;
; DPDT_SW[3]  ; VGA_B[5]     ; 14.547 ; 14.547 ; 14.547 ; 14.547 ;
; DPDT_SW[3]  ; VGA_B[6]     ; 14.527 ; 14.527 ; 14.527 ; 14.527 ;
; DPDT_SW[3]  ; VGA_B[7]     ; 14.527 ; 14.527 ; 14.527 ; 14.527 ;
; DPDT_SW[3]  ; VGA_B[8]     ; 14.080 ; 14.080 ; 14.080 ; 14.080 ;
; DPDT_SW[3]  ; VGA_B[9]     ; 14.080 ; 14.080 ; 14.080 ; 14.080 ;
; DPDT_SW[3]  ; VGA_G[0]     ; 15.215 ; 15.215 ; 15.215 ; 15.215 ;
; DPDT_SW[3]  ; VGA_G[1]     ; 15.215 ; 15.215 ; 15.215 ; 15.215 ;
; DPDT_SW[3]  ; VGA_G[2]     ; 14.871 ; 14.871 ; 14.871 ; 14.871 ;
; DPDT_SW[3]  ; VGA_G[3]     ; 14.871 ; 14.871 ; 14.871 ; 14.871 ;
; DPDT_SW[3]  ; VGA_G[4]     ; 14.881 ; 14.881 ; 14.881 ; 14.881 ;
; DPDT_SW[3]  ; VGA_G[5]     ; 14.881 ; 14.881 ; 14.881 ; 14.881 ;
; DPDT_SW[3]  ; VGA_G[6]     ; 14.836 ; 14.836 ; 14.836 ; 14.836 ;
; DPDT_SW[3]  ; VGA_G[7]     ; 14.856 ; 14.856 ; 14.856 ; 14.856 ;
; DPDT_SW[3]  ; VGA_G[8]     ; 14.866 ; 14.866 ; 14.866 ; 14.866 ;
; DPDT_SW[3]  ; VGA_G[9]     ; 14.866 ; 14.866 ; 14.866 ; 14.866 ;
; DPDT_SW[3]  ; VGA_R[0]     ; 15.793 ; 15.793 ; 15.793 ; 15.793 ;
; DPDT_SW[3]  ; VGA_R[1]     ; 15.773 ; 15.773 ; 15.773 ; 15.773 ;
; DPDT_SW[3]  ; VGA_R[2]     ; 15.773 ; 15.773 ; 15.773 ; 15.773 ;
; DPDT_SW[3]  ; VGA_R[3]     ; 15.767 ; 15.767 ; 15.767 ; 15.767 ;
; DPDT_SW[3]  ; VGA_R[4]     ; 15.767 ; 15.767 ; 15.767 ; 15.767 ;
; DPDT_SW[3]  ; VGA_R[5]     ; 15.856 ; 15.856 ; 15.856 ; 15.856 ;
; DPDT_SW[3]  ; VGA_R[6]     ; 15.836 ; 15.836 ; 15.836 ; 15.836 ;
; DPDT_SW[3]  ; VGA_R[7]     ; 15.846 ; 15.846 ; 15.846 ; 15.846 ;
; DPDT_SW[3]  ; VGA_R[8]     ; 14.998 ; 14.998 ; 14.998 ; 14.998 ;
; DPDT_SW[3]  ; VGA_R[9]     ; 14.998 ; 14.998 ; 14.998 ; 14.998 ;
; DPDT_SW[4]  ; VGA_B[0]     ; 14.426 ; 14.426 ; 14.426 ; 14.426 ;
; DPDT_SW[4]  ; VGA_B[1]     ; 14.426 ; 14.426 ; 14.426 ; 14.426 ;
; DPDT_SW[4]  ; VGA_B[2]     ; 14.397 ; 14.397 ; 14.397 ; 14.397 ;
; DPDT_SW[4]  ; VGA_B[3]     ; 14.387 ; 14.387 ; 14.387 ; 14.387 ;
; DPDT_SW[4]  ; VGA_B[4]     ; 14.506 ; 14.506 ; 14.506 ; 14.506 ;
; DPDT_SW[4]  ; VGA_B[5]     ; 14.496 ; 14.496 ; 14.496 ; 14.496 ;
; DPDT_SW[4]  ; VGA_B[6]     ; 14.476 ; 14.476 ; 14.476 ; 14.476 ;
; DPDT_SW[4]  ; VGA_B[7]     ; 14.476 ; 14.476 ; 14.476 ; 14.476 ;
; DPDT_SW[4]  ; VGA_B[8]     ; 14.029 ; 14.029 ; 14.029 ; 14.029 ;
; DPDT_SW[4]  ; VGA_B[9]     ; 14.029 ; 14.029 ; 14.029 ; 14.029 ;
; DPDT_SW[4]  ; VGA_G[0]     ; 15.164 ; 15.164 ; 15.164 ; 15.164 ;
; DPDT_SW[4]  ; VGA_G[1]     ; 15.164 ; 15.164 ; 15.164 ; 15.164 ;
; DPDT_SW[4]  ; VGA_G[2]     ; 14.820 ; 14.820 ; 14.820 ; 14.820 ;
; DPDT_SW[4]  ; VGA_G[3]     ; 14.820 ; 14.820 ; 14.820 ; 14.820 ;
; DPDT_SW[4]  ; VGA_G[4]     ; 14.830 ; 14.830 ; 14.830 ; 14.830 ;
; DPDT_SW[4]  ; VGA_G[5]     ; 14.830 ; 14.830 ; 14.830 ; 14.830 ;
; DPDT_SW[4]  ; VGA_G[6]     ; 14.785 ; 14.785 ; 14.785 ; 14.785 ;
; DPDT_SW[4]  ; VGA_G[7]     ; 14.805 ; 14.805 ; 14.805 ; 14.805 ;
; DPDT_SW[4]  ; VGA_G[8]     ; 14.815 ; 14.815 ; 14.815 ; 14.815 ;
; DPDT_SW[4]  ; VGA_G[9]     ; 14.815 ; 14.815 ; 14.815 ; 14.815 ;
; DPDT_SW[4]  ; VGA_R[0]     ; 15.742 ; 15.742 ; 15.742 ; 15.742 ;
; DPDT_SW[4]  ; VGA_R[1]     ; 15.722 ; 15.722 ; 15.722 ; 15.722 ;
; DPDT_SW[4]  ; VGA_R[2]     ; 15.722 ; 15.722 ; 15.722 ; 15.722 ;
; DPDT_SW[4]  ; VGA_R[3]     ; 15.716 ; 15.716 ; 15.716 ; 15.716 ;
; DPDT_SW[4]  ; VGA_R[4]     ; 15.716 ; 15.716 ; 15.716 ; 15.716 ;
; DPDT_SW[4]  ; VGA_R[5]     ; 15.805 ; 15.805 ; 15.805 ; 15.805 ;
; DPDT_SW[4]  ; VGA_R[6]     ; 15.785 ; 15.785 ; 15.785 ; 15.785 ;
; DPDT_SW[4]  ; VGA_R[7]     ; 15.795 ; 15.795 ; 15.795 ; 15.795 ;
; DPDT_SW[4]  ; VGA_R[8]     ; 14.947 ; 14.947 ; 14.947 ; 14.947 ;
; DPDT_SW[4]  ; VGA_R[9]     ; 14.947 ; 14.947 ; 14.947 ; 14.947 ;
; DPDT_SW[5]  ; VGA_B[0]     ; 14.052 ; 14.052 ; 14.052 ; 14.052 ;
; DPDT_SW[5]  ; VGA_B[1]     ; 14.052 ; 14.052 ; 14.052 ; 14.052 ;
; DPDT_SW[5]  ; VGA_B[2]     ; 14.023 ; 14.023 ; 14.023 ; 14.023 ;
; DPDT_SW[5]  ; VGA_B[3]     ; 14.013 ; 14.013 ; 14.013 ; 14.013 ;
; DPDT_SW[5]  ; VGA_B[4]     ; 14.132 ; 14.132 ; 14.132 ; 14.132 ;
; DPDT_SW[5]  ; VGA_B[5]     ; 14.122 ; 14.122 ; 14.122 ; 14.122 ;
; DPDT_SW[5]  ; VGA_B[6]     ; 14.102 ; 14.102 ; 14.102 ; 14.102 ;
; DPDT_SW[5]  ; VGA_B[7]     ; 14.102 ; 14.102 ; 14.102 ; 14.102 ;
; DPDT_SW[5]  ; VGA_B[8]     ; 13.655 ; 13.655 ; 13.655 ; 13.655 ;
; DPDT_SW[5]  ; VGA_B[9]     ; 13.655 ; 13.655 ; 13.655 ; 13.655 ;
; DPDT_SW[5]  ; VGA_G[0]     ; 14.790 ; 14.790 ; 14.790 ; 14.790 ;
; DPDT_SW[5]  ; VGA_G[1]     ; 14.790 ; 14.790 ; 14.790 ; 14.790 ;
; DPDT_SW[5]  ; VGA_G[2]     ; 14.446 ; 14.446 ; 14.446 ; 14.446 ;
; DPDT_SW[5]  ; VGA_G[3]     ; 14.446 ; 14.446 ; 14.446 ; 14.446 ;
; DPDT_SW[5]  ; VGA_G[4]     ; 14.456 ; 14.456 ; 14.456 ; 14.456 ;
; DPDT_SW[5]  ; VGA_G[5]     ; 14.456 ; 14.456 ; 14.456 ; 14.456 ;
; DPDT_SW[5]  ; VGA_G[6]     ; 14.411 ; 14.411 ; 14.411 ; 14.411 ;
; DPDT_SW[5]  ; VGA_G[7]     ; 14.431 ; 14.431 ; 14.431 ; 14.431 ;
; DPDT_SW[5]  ; VGA_G[8]     ; 14.441 ; 14.441 ; 14.441 ; 14.441 ;
; DPDT_SW[5]  ; VGA_G[9]     ; 14.441 ; 14.441 ; 14.441 ; 14.441 ;
; DPDT_SW[5]  ; VGA_R[0]     ; 15.368 ; 15.368 ; 15.368 ; 15.368 ;
; DPDT_SW[5]  ; VGA_R[1]     ; 15.348 ; 15.348 ; 15.348 ; 15.348 ;
; DPDT_SW[5]  ; VGA_R[2]     ; 15.348 ; 15.348 ; 15.348 ; 15.348 ;
; DPDT_SW[5]  ; VGA_R[3]     ; 15.342 ; 15.342 ; 15.342 ; 15.342 ;
; DPDT_SW[5]  ; VGA_R[4]     ; 15.342 ; 15.342 ; 15.342 ; 15.342 ;
; DPDT_SW[5]  ; VGA_R[5]     ; 15.431 ; 15.431 ; 15.431 ; 15.431 ;
; DPDT_SW[5]  ; VGA_R[6]     ; 15.411 ; 15.411 ; 15.411 ; 15.411 ;
; DPDT_SW[5]  ; VGA_R[7]     ; 15.421 ; 15.421 ; 15.421 ; 15.421 ;
; DPDT_SW[5]  ; VGA_R[8]     ; 14.573 ; 14.573 ; 14.573 ; 14.573 ;
; DPDT_SW[5]  ; VGA_R[9]     ; 14.573 ; 14.573 ; 14.573 ; 14.573 ;
; DPDT_SW[6]  ; VGA_B[0]     ; 14.693 ; 14.693 ; 14.693 ; 14.693 ;
; DPDT_SW[6]  ; VGA_B[1]     ; 14.693 ; 14.693 ; 14.693 ; 14.693 ;
; DPDT_SW[6]  ; VGA_B[2]     ; 14.664 ; 14.664 ; 14.664 ; 14.664 ;
; DPDT_SW[6]  ; VGA_B[3]     ; 14.654 ; 14.654 ; 14.654 ; 14.654 ;
; DPDT_SW[6]  ; VGA_B[4]     ; 14.773 ; 14.773 ; 14.773 ; 14.773 ;
; DPDT_SW[6]  ; VGA_B[5]     ; 14.763 ; 14.763 ; 14.763 ; 14.763 ;
; DPDT_SW[6]  ; VGA_B[6]     ; 14.743 ; 14.743 ; 14.743 ; 14.743 ;
; DPDT_SW[6]  ; VGA_B[7]     ; 14.743 ; 14.743 ; 14.743 ; 14.743 ;
; DPDT_SW[6]  ; VGA_B[8]     ; 14.296 ; 14.296 ; 14.296 ; 14.296 ;
; DPDT_SW[6]  ; VGA_B[9]     ; 14.296 ; 14.296 ; 14.296 ; 14.296 ;
; DPDT_SW[6]  ; VGA_G[0]     ; 15.431 ; 15.431 ; 15.431 ; 15.431 ;
; DPDT_SW[6]  ; VGA_G[1]     ; 15.431 ; 15.431 ; 15.431 ; 15.431 ;
; DPDT_SW[6]  ; VGA_G[2]     ; 15.087 ; 15.087 ; 15.087 ; 15.087 ;
; DPDT_SW[6]  ; VGA_G[3]     ; 15.087 ; 15.087 ; 15.087 ; 15.087 ;
; DPDT_SW[6]  ; VGA_G[4]     ; 15.097 ; 15.097 ; 15.097 ; 15.097 ;
; DPDT_SW[6]  ; VGA_G[5]     ; 15.097 ; 15.097 ; 15.097 ; 15.097 ;
; DPDT_SW[6]  ; VGA_G[6]     ; 15.052 ; 15.052 ; 15.052 ; 15.052 ;
; DPDT_SW[6]  ; VGA_G[7]     ; 15.072 ; 15.072 ; 15.072 ; 15.072 ;
; DPDT_SW[6]  ; VGA_G[8]     ; 15.082 ; 15.082 ; 15.082 ; 15.082 ;
; DPDT_SW[6]  ; VGA_G[9]     ; 15.082 ; 15.082 ; 15.082 ; 15.082 ;
; DPDT_SW[6]  ; VGA_R[0]     ; 16.009 ; 16.009 ; 16.009 ; 16.009 ;
; DPDT_SW[6]  ; VGA_R[1]     ; 15.989 ; 15.989 ; 15.989 ; 15.989 ;
; DPDT_SW[6]  ; VGA_R[2]     ; 15.989 ; 15.989 ; 15.989 ; 15.989 ;
; DPDT_SW[6]  ; VGA_R[3]     ; 15.983 ; 15.983 ; 15.983 ; 15.983 ;
; DPDT_SW[6]  ; VGA_R[4]     ; 15.983 ; 15.983 ; 15.983 ; 15.983 ;
; DPDT_SW[6]  ; VGA_R[5]     ; 16.072 ; 16.072 ; 16.072 ; 16.072 ;
; DPDT_SW[6]  ; VGA_R[6]     ; 16.052 ; 16.052 ; 16.052 ; 16.052 ;
; DPDT_SW[6]  ; VGA_R[7]     ; 16.062 ; 16.062 ; 16.062 ; 16.062 ;
; DPDT_SW[6]  ; VGA_R[8]     ; 15.214 ; 15.214 ; 15.214 ; 15.214 ;
; DPDT_SW[6]  ; VGA_R[9]     ; 15.214 ; 15.214 ; 15.214 ; 15.214 ;
; DPDT_SW[7]  ; VGA_B[0]     ; 15.121 ; 15.121 ; 15.121 ; 15.121 ;
; DPDT_SW[7]  ; VGA_B[1]     ; 15.121 ; 15.121 ; 15.121 ; 15.121 ;
; DPDT_SW[7]  ; VGA_B[2]     ; 15.092 ; 15.092 ; 15.092 ; 15.092 ;
; DPDT_SW[7]  ; VGA_B[3]     ; 15.082 ; 15.082 ; 15.082 ; 15.082 ;
; DPDT_SW[7]  ; VGA_B[4]     ; 15.201 ; 15.201 ; 15.201 ; 15.201 ;
; DPDT_SW[7]  ; VGA_B[5]     ; 15.191 ; 15.191 ; 15.191 ; 15.191 ;
; DPDT_SW[7]  ; VGA_B[6]     ; 15.171 ; 15.171 ; 15.171 ; 15.171 ;
; DPDT_SW[7]  ; VGA_B[7]     ; 15.171 ; 15.171 ; 15.171 ; 15.171 ;
; DPDT_SW[7]  ; VGA_B[8]     ; 14.724 ; 14.724 ; 14.724 ; 14.724 ;
; DPDT_SW[7]  ; VGA_B[9]     ; 14.724 ; 14.724 ; 14.724 ; 14.724 ;
; DPDT_SW[7]  ; VGA_G[0]     ; 15.859 ; 15.859 ; 15.859 ; 15.859 ;
; DPDT_SW[7]  ; VGA_G[1]     ; 15.859 ; 15.859 ; 15.859 ; 15.859 ;
; DPDT_SW[7]  ; VGA_G[2]     ; 15.515 ; 15.515 ; 15.515 ; 15.515 ;
; DPDT_SW[7]  ; VGA_G[3]     ; 15.515 ; 15.515 ; 15.515 ; 15.515 ;
; DPDT_SW[7]  ; VGA_G[4]     ; 15.525 ; 15.525 ; 15.525 ; 15.525 ;
; DPDT_SW[7]  ; VGA_G[5]     ; 15.525 ; 15.525 ; 15.525 ; 15.525 ;
; DPDT_SW[7]  ; VGA_G[6]     ; 15.480 ; 15.480 ; 15.480 ; 15.480 ;
; DPDT_SW[7]  ; VGA_G[7]     ; 15.500 ; 15.500 ; 15.500 ; 15.500 ;
; DPDT_SW[7]  ; VGA_G[8]     ; 15.510 ; 15.510 ; 15.510 ; 15.510 ;
; DPDT_SW[7]  ; VGA_G[9]     ; 15.510 ; 15.510 ; 15.510 ; 15.510 ;
; DPDT_SW[7]  ; VGA_R[0]     ; 16.437 ; 16.437 ; 16.437 ; 16.437 ;
; DPDT_SW[7]  ; VGA_R[1]     ; 16.417 ; 16.417 ; 16.417 ; 16.417 ;
; DPDT_SW[7]  ; VGA_R[2]     ; 16.417 ; 16.417 ; 16.417 ; 16.417 ;
; DPDT_SW[7]  ; VGA_R[3]     ; 16.411 ; 16.411 ; 16.411 ; 16.411 ;
; DPDT_SW[7]  ; VGA_R[4]     ; 16.411 ; 16.411 ; 16.411 ; 16.411 ;
; DPDT_SW[7]  ; VGA_R[5]     ; 16.500 ; 16.500 ; 16.500 ; 16.500 ;
; DPDT_SW[7]  ; VGA_R[6]     ; 16.480 ; 16.480 ; 16.480 ; 16.480 ;
; DPDT_SW[7]  ; VGA_R[7]     ; 16.490 ; 16.490 ; 16.490 ; 16.490 ;
; DPDT_SW[7]  ; VGA_R[8]     ; 15.642 ; 15.642 ; 15.642 ; 15.642 ;
; DPDT_SW[7]  ; VGA_R[9]     ; 15.642 ; 15.642 ; 15.642 ; 15.642 ;
; DPDT_SW[8]  ; VGA_B[0]     ; 13.745 ; 13.745 ; 13.745 ; 13.745 ;
; DPDT_SW[8]  ; VGA_B[1]     ; 13.745 ; 13.745 ; 13.745 ; 13.745 ;
; DPDT_SW[8]  ; VGA_B[2]     ; 13.716 ; 13.716 ; 13.716 ; 13.716 ;
; DPDT_SW[8]  ; VGA_B[3]     ; 13.706 ; 13.706 ; 13.706 ; 13.706 ;
; DPDT_SW[8]  ; VGA_B[4]     ; 13.825 ; 13.825 ; 13.825 ; 13.825 ;
; DPDT_SW[8]  ; VGA_B[5]     ; 13.815 ; 13.815 ; 13.815 ; 13.815 ;
; DPDT_SW[8]  ; VGA_B[6]     ; 13.795 ; 13.795 ; 13.795 ; 13.795 ;
; DPDT_SW[8]  ; VGA_B[7]     ; 13.795 ; 13.795 ; 13.795 ; 13.795 ;
; DPDT_SW[8]  ; VGA_B[8]     ; 13.348 ; 13.348 ; 13.348 ; 13.348 ;
; DPDT_SW[8]  ; VGA_B[9]     ; 13.348 ; 13.348 ; 13.348 ; 13.348 ;
; DPDT_SW[8]  ; VGA_G[0]     ; 14.483 ; 14.483 ; 14.483 ; 14.483 ;
; DPDT_SW[8]  ; VGA_G[1]     ; 14.483 ; 14.483 ; 14.483 ; 14.483 ;
; DPDT_SW[8]  ; VGA_G[2]     ; 14.139 ; 14.139 ; 14.139 ; 14.139 ;
; DPDT_SW[8]  ; VGA_G[3]     ; 14.139 ; 14.139 ; 14.139 ; 14.139 ;
; DPDT_SW[8]  ; VGA_G[4]     ; 14.149 ; 14.149 ; 14.149 ; 14.149 ;
; DPDT_SW[8]  ; VGA_G[5]     ; 14.149 ; 14.149 ; 14.149 ; 14.149 ;
; DPDT_SW[8]  ; VGA_G[6]     ; 14.104 ; 14.104 ; 14.104 ; 14.104 ;
; DPDT_SW[8]  ; VGA_G[7]     ; 14.124 ; 14.124 ; 14.124 ; 14.124 ;
; DPDT_SW[8]  ; VGA_G[8]     ; 14.134 ; 14.134 ; 14.134 ; 14.134 ;
; DPDT_SW[8]  ; VGA_G[9]     ; 14.134 ; 14.134 ; 14.134 ; 14.134 ;
; DPDT_SW[8]  ; VGA_R[0]     ; 15.061 ; 15.061 ; 15.061 ; 15.061 ;
; DPDT_SW[8]  ; VGA_R[1]     ; 15.041 ; 15.041 ; 15.041 ; 15.041 ;
; DPDT_SW[8]  ; VGA_R[2]     ; 15.041 ; 15.041 ; 15.041 ; 15.041 ;
; DPDT_SW[8]  ; VGA_R[3]     ; 15.035 ; 15.035 ; 15.035 ; 15.035 ;
; DPDT_SW[8]  ; VGA_R[4]     ; 15.035 ; 15.035 ; 15.035 ; 15.035 ;
; DPDT_SW[8]  ; VGA_R[5]     ; 15.124 ; 15.124 ; 15.124 ; 15.124 ;
; DPDT_SW[8]  ; VGA_R[6]     ; 15.104 ; 15.104 ; 15.104 ; 15.104 ;
; DPDT_SW[8]  ; VGA_R[7]     ; 15.114 ; 15.114 ; 15.114 ; 15.114 ;
; DPDT_SW[8]  ; VGA_R[8]     ; 14.266 ; 14.266 ; 14.266 ; 14.266 ;
; DPDT_SW[8]  ; VGA_R[9]     ; 14.266 ; 14.266 ; 14.266 ; 14.266 ;
; DPDT_SW[9]  ; VGA_B[0]     ; 14.936 ; 14.936 ; 14.936 ; 14.936 ;
; DPDT_SW[9]  ; VGA_B[1]     ; 14.936 ; 14.936 ; 14.936 ; 14.936 ;
; DPDT_SW[9]  ; VGA_B[2]     ; 14.907 ; 14.907 ; 14.907 ; 14.907 ;
; DPDT_SW[9]  ; VGA_B[3]     ; 14.897 ; 14.897 ; 14.897 ; 14.897 ;
; DPDT_SW[9]  ; VGA_B[4]     ; 15.016 ; 15.016 ; 15.016 ; 15.016 ;
; DPDT_SW[9]  ; VGA_B[5]     ; 15.006 ; 15.006 ; 15.006 ; 15.006 ;
; DPDT_SW[9]  ; VGA_B[6]     ; 14.986 ; 14.986 ; 14.986 ; 14.986 ;
; DPDT_SW[9]  ; VGA_B[7]     ; 14.986 ; 14.986 ; 14.986 ; 14.986 ;
; DPDT_SW[9]  ; VGA_B[8]     ; 14.539 ; 14.539 ; 14.539 ; 14.539 ;
; DPDT_SW[9]  ; VGA_B[9]     ; 14.539 ; 14.539 ; 14.539 ; 14.539 ;
; DPDT_SW[9]  ; VGA_G[0]     ; 15.674 ; 15.674 ; 15.674 ; 15.674 ;
; DPDT_SW[9]  ; VGA_G[1]     ; 15.674 ; 15.674 ; 15.674 ; 15.674 ;
; DPDT_SW[9]  ; VGA_G[2]     ; 15.330 ; 15.330 ; 15.330 ; 15.330 ;
; DPDT_SW[9]  ; VGA_G[3]     ; 15.330 ; 15.330 ; 15.330 ; 15.330 ;
; DPDT_SW[9]  ; VGA_G[4]     ; 15.340 ; 15.340 ; 15.340 ; 15.340 ;
; DPDT_SW[9]  ; VGA_G[5]     ; 15.340 ; 15.340 ; 15.340 ; 15.340 ;
; DPDT_SW[9]  ; VGA_G[6]     ; 15.295 ; 15.295 ; 15.295 ; 15.295 ;
; DPDT_SW[9]  ; VGA_G[7]     ; 15.315 ; 15.315 ; 15.315 ; 15.315 ;
; DPDT_SW[9]  ; VGA_G[8]     ; 15.325 ; 15.325 ; 15.325 ; 15.325 ;
; DPDT_SW[9]  ; VGA_G[9]     ; 15.325 ; 15.325 ; 15.325 ; 15.325 ;
; DPDT_SW[9]  ; VGA_R[0]     ; 16.252 ; 16.252 ; 16.252 ; 16.252 ;
; DPDT_SW[9]  ; VGA_R[1]     ; 16.232 ; 16.232 ; 16.232 ; 16.232 ;
; DPDT_SW[9]  ; VGA_R[2]     ; 16.232 ; 16.232 ; 16.232 ; 16.232 ;
; DPDT_SW[9]  ; VGA_R[3]     ; 16.226 ; 16.226 ; 16.226 ; 16.226 ;
; DPDT_SW[9]  ; VGA_R[4]     ; 16.226 ; 16.226 ; 16.226 ; 16.226 ;
; DPDT_SW[9]  ; VGA_R[5]     ; 16.315 ; 16.315 ; 16.315 ; 16.315 ;
; DPDT_SW[9]  ; VGA_R[6]     ; 16.295 ; 16.295 ; 16.295 ; 16.295 ;
; DPDT_SW[9]  ; VGA_R[7]     ; 16.305 ; 16.305 ; 16.305 ; 16.305 ;
; DPDT_SW[9]  ; VGA_R[8]     ; 15.457 ; 15.457 ; 15.457 ; 15.457 ;
; DPDT_SW[9]  ; VGA_R[9]     ; 15.457 ; 15.457 ; 15.457 ; 15.457 ;
; DPDT_SW[10] ; VGA_B[0]     ; 15.055 ; 15.055 ; 15.055 ; 15.055 ;
; DPDT_SW[10] ; VGA_B[1]     ; 15.055 ; 15.055 ; 15.055 ; 15.055 ;
; DPDT_SW[10] ; VGA_B[2]     ; 15.026 ; 15.026 ; 15.026 ; 15.026 ;
; DPDT_SW[10] ; VGA_B[3]     ; 15.016 ; 15.016 ; 15.016 ; 15.016 ;
; DPDT_SW[10] ; VGA_B[4]     ; 15.135 ; 15.135 ; 15.135 ; 15.135 ;
; DPDT_SW[10] ; VGA_B[5]     ; 15.125 ; 15.125 ; 15.125 ; 15.125 ;
; DPDT_SW[10] ; VGA_B[6]     ; 15.105 ; 15.105 ; 15.105 ; 15.105 ;
; DPDT_SW[10] ; VGA_B[7]     ; 15.105 ; 15.105 ; 15.105 ; 15.105 ;
; DPDT_SW[10] ; VGA_B[8]     ; 14.658 ; 14.658 ; 14.658 ; 14.658 ;
; DPDT_SW[10] ; VGA_B[9]     ; 14.658 ; 14.658 ; 14.658 ; 14.658 ;
; DPDT_SW[10] ; VGA_G[0]     ; 15.793 ; 15.793 ; 15.793 ; 15.793 ;
; DPDT_SW[10] ; VGA_G[1]     ; 15.793 ; 15.793 ; 15.793 ; 15.793 ;
; DPDT_SW[10] ; VGA_G[2]     ; 15.449 ; 15.449 ; 15.449 ; 15.449 ;
; DPDT_SW[10] ; VGA_G[3]     ; 15.449 ; 15.449 ; 15.449 ; 15.449 ;
; DPDT_SW[10] ; VGA_G[4]     ; 15.459 ; 15.459 ; 15.459 ; 15.459 ;
; DPDT_SW[10] ; VGA_G[5]     ; 15.459 ; 15.459 ; 15.459 ; 15.459 ;
; DPDT_SW[10] ; VGA_G[6]     ; 15.414 ; 15.414 ; 15.414 ; 15.414 ;
; DPDT_SW[10] ; VGA_G[7]     ; 15.434 ; 15.434 ; 15.434 ; 15.434 ;
; DPDT_SW[10] ; VGA_G[8]     ; 15.444 ; 15.444 ; 15.444 ; 15.444 ;
; DPDT_SW[10] ; VGA_G[9]     ; 15.444 ; 15.444 ; 15.444 ; 15.444 ;
; DPDT_SW[10] ; VGA_R[0]     ; 16.371 ; 16.371 ; 16.371 ; 16.371 ;
; DPDT_SW[10] ; VGA_R[1]     ; 16.351 ; 16.351 ; 16.351 ; 16.351 ;
; DPDT_SW[10] ; VGA_R[2]     ; 16.351 ; 16.351 ; 16.351 ; 16.351 ;
; DPDT_SW[10] ; VGA_R[3]     ; 16.345 ; 16.345 ; 16.345 ; 16.345 ;
; DPDT_SW[10] ; VGA_R[4]     ; 16.345 ; 16.345 ; 16.345 ; 16.345 ;
; DPDT_SW[10] ; VGA_R[5]     ; 16.434 ; 16.434 ; 16.434 ; 16.434 ;
; DPDT_SW[10] ; VGA_R[6]     ; 16.414 ; 16.414 ; 16.414 ; 16.414 ;
; DPDT_SW[10] ; VGA_R[7]     ; 16.424 ; 16.424 ; 16.424 ; 16.424 ;
; DPDT_SW[10] ; VGA_R[8]     ; 15.576 ; 15.576 ; 15.576 ; 15.576 ;
; DPDT_SW[10] ; VGA_R[9]     ; 15.576 ; 15.576 ; 15.576 ; 15.576 ;
; DPDT_SW[11] ; LED_GREEN[0] ;        ; 12.377 ; 12.377 ;        ;
; DPDT_SW[11] ; VGA_B[0]     ;        ; 12.039 ; 12.039 ;        ;
; DPDT_SW[11] ; VGA_B[1]     ;        ; 12.039 ; 12.039 ;        ;
; DPDT_SW[11] ; VGA_B[2]     ;        ; 12.010 ; 12.010 ;        ;
; DPDT_SW[11] ; VGA_B[3]     ;        ; 12.000 ; 12.000 ;        ;
; DPDT_SW[11] ; VGA_B[4]     ;        ; 12.119 ; 12.119 ;        ;
; DPDT_SW[11] ; VGA_B[5]     ;        ; 12.109 ; 12.109 ;        ;
; DPDT_SW[11] ; VGA_B[6]     ;        ; 12.089 ; 12.089 ;        ;
; DPDT_SW[11] ; VGA_B[7]     ;        ; 12.089 ; 12.089 ;        ;
; DPDT_SW[11] ; VGA_B[8]     ;        ; 11.642 ; 11.642 ;        ;
; DPDT_SW[11] ; VGA_B[9]     ;        ; 11.642 ; 11.642 ;        ;
; DPDT_SW[11] ; VGA_G[0]     ;        ; 12.777 ; 12.777 ;        ;
; DPDT_SW[11] ; VGA_G[1]     ;        ; 12.777 ; 12.777 ;        ;
; DPDT_SW[11] ; VGA_G[2]     ;        ; 12.433 ; 12.433 ;        ;
; DPDT_SW[11] ; VGA_G[3]     ;        ; 12.433 ; 12.433 ;        ;
; DPDT_SW[11] ; VGA_G[4]     ;        ; 12.443 ; 12.443 ;        ;
; DPDT_SW[11] ; VGA_G[5]     ;        ; 12.443 ; 12.443 ;        ;
; DPDT_SW[11] ; VGA_G[6]     ;        ; 12.398 ; 12.398 ;        ;
; DPDT_SW[11] ; VGA_G[7]     ;        ; 12.418 ; 12.418 ;        ;
; DPDT_SW[11] ; VGA_G[8]     ;        ; 12.428 ; 12.428 ;        ;
; DPDT_SW[11] ; VGA_G[9]     ;        ; 12.428 ; 12.428 ;        ;
; DPDT_SW[11] ; VGA_R[0]     ;        ; 13.239 ; 13.239 ;        ;
; DPDT_SW[11] ; VGA_R[1]     ;        ; 13.219 ; 13.219 ;        ;
; DPDT_SW[11] ; VGA_R[2]     ;        ; 13.219 ; 13.219 ;        ;
; DPDT_SW[11] ; VGA_R[3]     ;        ; 13.213 ; 13.213 ;        ;
; DPDT_SW[11] ; VGA_R[4]     ;        ; 13.213 ; 13.213 ;        ;
; DPDT_SW[11] ; VGA_R[5]     ;        ; 13.302 ; 13.302 ;        ;
; DPDT_SW[11] ; VGA_R[6]     ;        ; 13.282 ; 13.282 ;        ;
; DPDT_SW[11] ; VGA_R[7]     ;        ; 13.292 ; 13.292 ;        ;
; DPDT_SW[11] ; VGA_R[8]     ;        ; 12.444 ; 12.444 ;        ;
; DPDT_SW[11] ; VGA_R[9]     ;        ; 12.444 ; 12.444 ;        ;
; DPDT_SW[12] ; LED_GREEN[0] ;        ; 12.727 ; 12.727 ;        ;
; DPDT_SW[12] ; VGA_B[0]     ;        ; 12.389 ; 12.389 ;        ;
; DPDT_SW[12] ; VGA_B[1]     ;        ; 12.389 ; 12.389 ;        ;
; DPDT_SW[12] ; VGA_B[2]     ;        ; 12.360 ; 12.360 ;        ;
; DPDT_SW[12] ; VGA_B[3]     ;        ; 12.350 ; 12.350 ;        ;
; DPDT_SW[12] ; VGA_B[4]     ;        ; 12.469 ; 12.469 ;        ;
; DPDT_SW[12] ; VGA_B[5]     ;        ; 12.459 ; 12.459 ;        ;
; DPDT_SW[12] ; VGA_B[6]     ;        ; 12.439 ; 12.439 ;        ;
; DPDT_SW[12] ; VGA_B[7]     ;        ; 12.439 ; 12.439 ;        ;
; DPDT_SW[12] ; VGA_B[8]     ;        ; 11.992 ; 11.992 ;        ;
; DPDT_SW[12] ; VGA_B[9]     ;        ; 11.992 ; 11.992 ;        ;
; DPDT_SW[12] ; VGA_G[0]     ;        ; 13.127 ; 13.127 ;        ;
; DPDT_SW[12] ; VGA_G[1]     ;        ; 13.127 ; 13.127 ;        ;
; DPDT_SW[12] ; VGA_G[2]     ;        ; 12.783 ; 12.783 ;        ;
; DPDT_SW[12] ; VGA_G[3]     ;        ; 12.783 ; 12.783 ;        ;
; DPDT_SW[12] ; VGA_G[4]     ;        ; 12.793 ; 12.793 ;        ;
; DPDT_SW[12] ; VGA_G[5]     ;        ; 12.793 ; 12.793 ;        ;
; DPDT_SW[12] ; VGA_G[6]     ;        ; 12.748 ; 12.748 ;        ;
; DPDT_SW[12] ; VGA_G[7]     ;        ; 12.768 ; 12.768 ;        ;
; DPDT_SW[12] ; VGA_G[8]     ;        ; 12.778 ; 12.778 ;        ;
; DPDT_SW[12] ; VGA_G[9]     ;        ; 12.778 ; 12.778 ;        ;
; DPDT_SW[12] ; VGA_R[0]     ;        ; 13.589 ; 13.589 ;        ;
; DPDT_SW[12] ; VGA_R[1]     ;        ; 13.569 ; 13.569 ;        ;
; DPDT_SW[12] ; VGA_R[2]     ;        ; 13.569 ; 13.569 ;        ;
; DPDT_SW[12] ; VGA_R[3]     ;        ; 13.563 ; 13.563 ;        ;
; DPDT_SW[12] ; VGA_R[4]     ;        ; 13.563 ; 13.563 ;        ;
; DPDT_SW[12] ; VGA_R[5]     ;        ; 13.652 ; 13.652 ;        ;
; DPDT_SW[12] ; VGA_R[6]     ;        ; 13.632 ; 13.632 ;        ;
; DPDT_SW[12] ; VGA_R[7]     ;        ; 13.642 ; 13.642 ;        ;
; DPDT_SW[12] ; VGA_R[8]     ;        ; 12.794 ; 12.794 ;        ;
; DPDT_SW[12] ; VGA_R[9]     ;        ; 12.794 ; 12.794 ;        ;
; DPDT_SW[13] ; LED_GREEN[0] ;        ; 17.320 ; 17.320 ;        ;
; DPDT_SW[13] ; VGA_B[0]     ;        ; 16.982 ; 16.982 ;        ;
; DPDT_SW[13] ; VGA_B[1]     ;        ; 16.982 ; 16.982 ;        ;
; DPDT_SW[13] ; VGA_B[2]     ;        ; 16.953 ; 16.953 ;        ;
; DPDT_SW[13] ; VGA_B[3]     ;        ; 16.943 ; 16.943 ;        ;
; DPDT_SW[13] ; VGA_B[4]     ;        ; 17.062 ; 17.062 ;        ;
; DPDT_SW[13] ; VGA_B[5]     ;        ; 17.052 ; 17.052 ;        ;
; DPDT_SW[13] ; VGA_B[6]     ;        ; 17.032 ; 17.032 ;        ;
; DPDT_SW[13] ; VGA_B[7]     ;        ; 17.032 ; 17.032 ;        ;
; DPDT_SW[13] ; VGA_B[8]     ;        ; 16.585 ; 16.585 ;        ;
; DPDT_SW[13] ; VGA_B[9]     ;        ; 16.585 ; 16.585 ;        ;
; DPDT_SW[13] ; VGA_G[0]     ;        ; 17.720 ; 17.720 ;        ;
; DPDT_SW[13] ; VGA_G[1]     ;        ; 17.720 ; 17.720 ;        ;
; DPDT_SW[13] ; VGA_G[2]     ;        ; 17.376 ; 17.376 ;        ;
; DPDT_SW[13] ; VGA_G[3]     ;        ; 17.376 ; 17.376 ;        ;
; DPDT_SW[13] ; VGA_G[4]     ;        ; 17.386 ; 17.386 ;        ;
; DPDT_SW[13] ; VGA_G[5]     ;        ; 17.386 ; 17.386 ;        ;
; DPDT_SW[13] ; VGA_G[6]     ;        ; 17.341 ; 17.341 ;        ;
; DPDT_SW[13] ; VGA_G[7]     ;        ; 17.361 ; 17.361 ;        ;
; DPDT_SW[13] ; VGA_G[8]     ;        ; 17.371 ; 17.371 ;        ;
; DPDT_SW[13] ; VGA_G[9]     ;        ; 17.371 ; 17.371 ;        ;
; DPDT_SW[13] ; VGA_R[0]     ;        ; 18.182 ; 18.182 ;        ;
; DPDT_SW[13] ; VGA_R[1]     ;        ; 18.162 ; 18.162 ;        ;
; DPDT_SW[13] ; VGA_R[2]     ;        ; 18.162 ; 18.162 ;        ;
; DPDT_SW[13] ; VGA_R[3]     ;        ; 18.156 ; 18.156 ;        ;
; DPDT_SW[13] ; VGA_R[4]     ;        ; 18.156 ; 18.156 ;        ;
; DPDT_SW[13] ; VGA_R[5]     ;        ; 18.245 ; 18.245 ;        ;
; DPDT_SW[13] ; VGA_R[6]     ;        ; 18.225 ; 18.225 ;        ;
; DPDT_SW[13] ; VGA_R[7]     ;        ; 18.235 ; 18.235 ;        ;
; DPDT_SW[13] ; VGA_R[8]     ;        ; 17.387 ; 17.387 ;        ;
; DPDT_SW[13] ; VGA_R[9]     ;        ; 17.387 ; 17.387 ;        ;
; DPDT_SW[14] ; LED_GREEN[0] ;        ; 17.146 ; 17.146 ;        ;
; DPDT_SW[14] ; VGA_B[0]     ;        ; 16.808 ; 16.808 ;        ;
; DPDT_SW[14] ; VGA_B[1]     ;        ; 16.808 ; 16.808 ;        ;
; DPDT_SW[14] ; VGA_B[2]     ;        ; 16.779 ; 16.779 ;        ;
; DPDT_SW[14] ; VGA_B[3]     ;        ; 16.769 ; 16.769 ;        ;
; DPDT_SW[14] ; VGA_B[4]     ;        ; 16.888 ; 16.888 ;        ;
; DPDT_SW[14] ; VGA_B[5]     ;        ; 16.878 ; 16.878 ;        ;
; DPDT_SW[14] ; VGA_B[6]     ;        ; 16.858 ; 16.858 ;        ;
; DPDT_SW[14] ; VGA_B[7]     ;        ; 16.858 ; 16.858 ;        ;
; DPDT_SW[14] ; VGA_B[8]     ;        ; 16.411 ; 16.411 ;        ;
; DPDT_SW[14] ; VGA_B[9]     ;        ; 16.411 ; 16.411 ;        ;
; DPDT_SW[14] ; VGA_G[0]     ;        ; 17.546 ; 17.546 ;        ;
; DPDT_SW[14] ; VGA_G[1]     ;        ; 17.546 ; 17.546 ;        ;
; DPDT_SW[14] ; VGA_G[2]     ;        ; 17.202 ; 17.202 ;        ;
; DPDT_SW[14] ; VGA_G[3]     ;        ; 17.202 ; 17.202 ;        ;
; DPDT_SW[14] ; VGA_G[4]     ;        ; 17.212 ; 17.212 ;        ;
; DPDT_SW[14] ; VGA_G[5]     ;        ; 17.212 ; 17.212 ;        ;
; DPDT_SW[14] ; VGA_G[6]     ;        ; 17.167 ; 17.167 ;        ;
; DPDT_SW[14] ; VGA_G[7]     ;        ; 17.187 ; 17.187 ;        ;
; DPDT_SW[14] ; VGA_G[8]     ;        ; 17.197 ; 17.197 ;        ;
; DPDT_SW[14] ; VGA_G[9]     ;        ; 17.197 ; 17.197 ;        ;
; DPDT_SW[14] ; VGA_R[0]     ;        ; 18.008 ; 18.008 ;        ;
; DPDT_SW[14] ; VGA_R[1]     ;        ; 17.988 ; 17.988 ;        ;
; DPDT_SW[14] ; VGA_R[2]     ;        ; 17.988 ; 17.988 ;        ;
; DPDT_SW[14] ; VGA_R[3]     ;        ; 17.982 ; 17.982 ;        ;
; DPDT_SW[14] ; VGA_R[4]     ;        ; 17.982 ; 17.982 ;        ;
; DPDT_SW[14] ; VGA_R[5]     ;        ; 18.071 ; 18.071 ;        ;
; DPDT_SW[14] ; VGA_R[6]     ;        ; 18.051 ; 18.051 ;        ;
; DPDT_SW[14] ; VGA_R[7]     ;        ; 18.061 ; 18.061 ;        ;
; DPDT_SW[14] ; VGA_R[8]     ;        ; 17.213 ; 17.213 ;        ;
; DPDT_SW[14] ; VGA_R[9]     ;        ; 17.213 ; 17.213 ;        ;
; DPDT_SW[15] ; LED_GREEN[0] ;        ; 17.062 ; 17.062 ;        ;
; DPDT_SW[15] ; VGA_B[0]     ;        ; 16.724 ; 16.724 ;        ;
; DPDT_SW[15] ; VGA_B[1]     ;        ; 16.724 ; 16.724 ;        ;
; DPDT_SW[15] ; VGA_B[2]     ;        ; 16.695 ; 16.695 ;        ;
; DPDT_SW[15] ; VGA_B[3]     ;        ; 16.685 ; 16.685 ;        ;
; DPDT_SW[15] ; VGA_B[4]     ;        ; 16.804 ; 16.804 ;        ;
; DPDT_SW[15] ; VGA_B[5]     ;        ; 16.794 ; 16.794 ;        ;
; DPDT_SW[15] ; VGA_B[6]     ;        ; 16.774 ; 16.774 ;        ;
; DPDT_SW[15] ; VGA_B[7]     ;        ; 16.774 ; 16.774 ;        ;
; DPDT_SW[15] ; VGA_B[8]     ;        ; 16.327 ; 16.327 ;        ;
; DPDT_SW[15] ; VGA_B[9]     ;        ; 16.327 ; 16.327 ;        ;
; DPDT_SW[15] ; VGA_G[0]     ;        ; 17.462 ; 17.462 ;        ;
; DPDT_SW[15] ; VGA_G[1]     ;        ; 17.462 ; 17.462 ;        ;
; DPDT_SW[15] ; VGA_G[2]     ;        ; 17.118 ; 17.118 ;        ;
; DPDT_SW[15] ; VGA_G[3]     ;        ; 17.118 ; 17.118 ;        ;
; DPDT_SW[15] ; VGA_G[4]     ;        ; 17.128 ; 17.128 ;        ;
; DPDT_SW[15] ; VGA_G[5]     ;        ; 17.128 ; 17.128 ;        ;
; DPDT_SW[15] ; VGA_G[6]     ;        ; 17.083 ; 17.083 ;        ;
; DPDT_SW[15] ; VGA_G[7]     ;        ; 17.103 ; 17.103 ;        ;
; DPDT_SW[15] ; VGA_G[8]     ;        ; 17.113 ; 17.113 ;        ;
; DPDT_SW[15] ; VGA_G[9]     ;        ; 17.113 ; 17.113 ;        ;
; DPDT_SW[15] ; VGA_R[0]     ;        ; 17.924 ; 17.924 ;        ;
; DPDT_SW[15] ; VGA_R[1]     ;        ; 17.904 ; 17.904 ;        ;
; DPDT_SW[15] ; VGA_R[2]     ;        ; 17.904 ; 17.904 ;        ;
; DPDT_SW[15] ; VGA_R[3]     ;        ; 17.898 ; 17.898 ;        ;
; DPDT_SW[15] ; VGA_R[4]     ;        ; 17.898 ; 17.898 ;        ;
; DPDT_SW[15] ; VGA_R[5]     ;        ; 17.987 ; 17.987 ;        ;
; DPDT_SW[15] ; VGA_R[6]     ;        ; 17.967 ; 17.967 ;        ;
; DPDT_SW[15] ; VGA_R[7]     ;        ; 17.977 ; 17.977 ;        ;
; DPDT_SW[15] ; VGA_R[8]     ;        ; 17.129 ; 17.129 ;        ;
; DPDT_SW[15] ; VGA_R[9]     ;        ; 17.129 ; 17.129 ;        ;
; DPDT_SW[16] ; LED_GREEN[0] ;        ; 17.285 ; 17.285 ;        ;
; DPDT_SW[16] ; VGA_B[0]     ;        ; 16.947 ; 16.947 ;        ;
; DPDT_SW[16] ; VGA_B[1]     ;        ; 16.947 ; 16.947 ;        ;
; DPDT_SW[16] ; VGA_B[2]     ;        ; 16.918 ; 16.918 ;        ;
; DPDT_SW[16] ; VGA_B[3]     ;        ; 16.908 ; 16.908 ;        ;
; DPDT_SW[16] ; VGA_B[4]     ;        ; 17.027 ; 17.027 ;        ;
; DPDT_SW[16] ; VGA_B[5]     ;        ; 17.017 ; 17.017 ;        ;
; DPDT_SW[16] ; VGA_B[6]     ;        ; 16.997 ; 16.997 ;        ;
; DPDT_SW[16] ; VGA_B[7]     ;        ; 16.997 ; 16.997 ;        ;
; DPDT_SW[16] ; VGA_B[8]     ;        ; 16.550 ; 16.550 ;        ;
; DPDT_SW[16] ; VGA_B[9]     ;        ; 16.550 ; 16.550 ;        ;
; DPDT_SW[16] ; VGA_G[0]     ;        ; 17.685 ; 17.685 ;        ;
; DPDT_SW[16] ; VGA_G[1]     ;        ; 17.685 ; 17.685 ;        ;
; DPDT_SW[16] ; VGA_G[2]     ;        ; 17.341 ; 17.341 ;        ;
; DPDT_SW[16] ; VGA_G[3]     ;        ; 17.341 ; 17.341 ;        ;
; DPDT_SW[16] ; VGA_G[4]     ;        ; 17.351 ; 17.351 ;        ;
; DPDT_SW[16] ; VGA_G[5]     ;        ; 17.351 ; 17.351 ;        ;
; DPDT_SW[16] ; VGA_G[6]     ;        ; 17.306 ; 17.306 ;        ;
; DPDT_SW[16] ; VGA_G[7]     ;        ; 17.326 ; 17.326 ;        ;
; DPDT_SW[16] ; VGA_G[8]     ;        ; 17.336 ; 17.336 ;        ;
; DPDT_SW[16] ; VGA_G[9]     ;        ; 17.336 ; 17.336 ;        ;
; DPDT_SW[16] ; VGA_R[0]     ;        ; 18.147 ; 18.147 ;        ;
; DPDT_SW[16] ; VGA_R[1]     ;        ; 18.127 ; 18.127 ;        ;
; DPDT_SW[16] ; VGA_R[2]     ;        ; 18.127 ; 18.127 ;        ;
; DPDT_SW[16] ; VGA_R[3]     ;        ; 18.121 ; 18.121 ;        ;
; DPDT_SW[16] ; VGA_R[4]     ;        ; 18.121 ; 18.121 ;        ;
; DPDT_SW[16] ; VGA_R[5]     ;        ; 18.210 ; 18.210 ;        ;
; DPDT_SW[16] ; VGA_R[6]     ;        ; 18.190 ; 18.190 ;        ;
; DPDT_SW[16] ; VGA_R[7]     ;        ; 18.200 ; 18.200 ;        ;
; DPDT_SW[16] ; VGA_R[8]     ;        ; 17.352 ; 17.352 ;        ;
; DPDT_SW[16] ; VGA_R[9]     ;        ; 17.352 ; 17.352 ;        ;
; DPDT_SW[17] ; LED_GREEN[0] ;        ; 16.715 ; 16.715 ;        ;
; DPDT_SW[17] ; VGA_B[0]     ;        ; 16.377 ; 16.377 ;        ;
; DPDT_SW[17] ; VGA_B[1]     ;        ; 16.377 ; 16.377 ;        ;
; DPDT_SW[17] ; VGA_B[2]     ;        ; 16.348 ; 16.348 ;        ;
; DPDT_SW[17] ; VGA_B[3]     ;        ; 16.338 ; 16.338 ;        ;
; DPDT_SW[17] ; VGA_B[4]     ;        ; 16.457 ; 16.457 ;        ;
; DPDT_SW[17] ; VGA_B[5]     ;        ; 16.447 ; 16.447 ;        ;
; DPDT_SW[17] ; VGA_B[6]     ;        ; 16.427 ; 16.427 ;        ;
; DPDT_SW[17] ; VGA_B[7]     ;        ; 16.427 ; 16.427 ;        ;
; DPDT_SW[17] ; VGA_B[8]     ;        ; 15.980 ; 15.980 ;        ;
; DPDT_SW[17] ; VGA_B[9]     ;        ; 15.980 ; 15.980 ;        ;
; DPDT_SW[17] ; VGA_G[0]     ;        ; 17.115 ; 17.115 ;        ;
; DPDT_SW[17] ; VGA_G[1]     ;        ; 17.115 ; 17.115 ;        ;
; DPDT_SW[17] ; VGA_G[2]     ;        ; 16.771 ; 16.771 ;        ;
; DPDT_SW[17] ; VGA_G[3]     ;        ; 16.771 ; 16.771 ;        ;
; DPDT_SW[17] ; VGA_G[4]     ;        ; 16.781 ; 16.781 ;        ;
; DPDT_SW[17] ; VGA_G[5]     ;        ; 16.781 ; 16.781 ;        ;
; DPDT_SW[17] ; VGA_G[6]     ;        ; 16.736 ; 16.736 ;        ;
; DPDT_SW[17] ; VGA_G[7]     ;        ; 16.756 ; 16.756 ;        ;
; DPDT_SW[17] ; VGA_G[8]     ;        ; 16.766 ; 16.766 ;        ;
; DPDT_SW[17] ; VGA_G[9]     ;        ; 16.766 ; 16.766 ;        ;
; DPDT_SW[17] ; VGA_R[0]     ;        ; 17.577 ; 17.577 ;        ;
; DPDT_SW[17] ; VGA_R[1]     ;        ; 17.557 ; 17.557 ;        ;
; DPDT_SW[17] ; VGA_R[2]     ;        ; 17.557 ; 17.557 ;        ;
; DPDT_SW[17] ; VGA_R[3]     ;        ; 17.551 ; 17.551 ;        ;
; DPDT_SW[17] ; VGA_R[4]     ;        ; 17.551 ; 17.551 ;        ;
; DPDT_SW[17] ; VGA_R[5]     ;        ; 17.640 ; 17.640 ;        ;
; DPDT_SW[17] ; VGA_R[6]     ;        ; 17.620 ; 17.620 ;        ;
; DPDT_SW[17] ; VGA_R[7]     ;        ; 17.630 ; 17.630 ;        ;
; DPDT_SW[17] ; VGA_R[8]     ;        ; 16.782 ; 16.782 ;        ;
; DPDT_SW[17] ; VGA_R[9]     ;        ; 16.782 ; 16.782 ;        ;
+-------------+--------------+--------+--------+--------+--------+


+----------------------------------------------------------------+
; Minimum Propagation Delay                                      ;
+-------------+--------------+--------+--------+--------+--------+
; Input Port  ; Output Port  ; RR     ; RF     ; FR     ; FF     ;
+-------------+--------------+--------+--------+--------+--------+
; DPDT_SW[0]  ; GPIO_0[26]   ;        ; 5.568  ; 5.568  ;        ;
; DPDT_SW[0]  ; GPIO_0[30]   ;        ; 5.525  ; 5.525  ;        ;
; DPDT_SW[0]  ; GPIO_0[34]   ; 5.097  ;        ;        ; 5.097  ;
; DPDT_SW[1]  ; GPIO_0[32]   ; 5.131  ;        ;        ; 5.131  ;
; DPDT_SW[2]  ; VGA_B[0]     ; 12.754 ; 12.754 ; 12.754 ; 12.754 ;
; DPDT_SW[2]  ; VGA_B[1]     ; 12.754 ; 12.754 ; 12.754 ; 12.754 ;
; DPDT_SW[2]  ; VGA_B[2]     ; 12.725 ; 12.725 ; 12.725 ; 12.725 ;
; DPDT_SW[2]  ; VGA_B[3]     ; 12.715 ; 12.715 ; 12.715 ; 12.715 ;
; DPDT_SW[2]  ; VGA_B[4]     ; 12.834 ; 12.834 ; 12.834 ; 12.834 ;
; DPDT_SW[2]  ; VGA_B[5]     ; 12.824 ; 12.824 ; 12.824 ; 12.824 ;
; DPDT_SW[2]  ; VGA_B[6]     ; 12.804 ; 12.804 ; 12.804 ; 12.804 ;
; DPDT_SW[2]  ; VGA_B[7]     ; 12.804 ; 12.804 ; 12.804 ; 12.804 ;
; DPDT_SW[2]  ; VGA_B[8]     ; 12.357 ; 12.357 ; 12.357 ; 12.357 ;
; DPDT_SW[2]  ; VGA_B[9]     ; 12.357 ; 12.357 ; 12.357 ; 12.357 ;
; DPDT_SW[2]  ; VGA_G[0]     ; 13.492 ; 13.492 ; 13.492 ; 13.492 ;
; DPDT_SW[2]  ; VGA_G[1]     ; 13.492 ; 13.492 ; 13.492 ; 13.492 ;
; DPDT_SW[2]  ; VGA_G[2]     ; 13.148 ; 13.148 ; 13.148 ; 13.148 ;
; DPDT_SW[2]  ; VGA_G[3]     ; 13.148 ; 13.148 ; 13.148 ; 13.148 ;
; DPDT_SW[2]  ; VGA_G[4]     ; 13.158 ; 13.158 ; 13.158 ; 13.158 ;
; DPDT_SW[2]  ; VGA_G[5]     ; 13.158 ; 13.158 ; 13.158 ; 13.158 ;
; DPDT_SW[2]  ; VGA_G[6]     ; 13.113 ; 13.113 ; 13.113 ; 13.113 ;
; DPDT_SW[2]  ; VGA_G[7]     ; 13.133 ; 13.133 ; 13.133 ; 13.133 ;
; DPDT_SW[2]  ; VGA_G[8]     ; 13.143 ; 13.143 ; 13.143 ; 13.143 ;
; DPDT_SW[2]  ; VGA_G[9]     ; 13.143 ; 13.143 ; 13.143 ; 13.143 ;
; DPDT_SW[2]  ; VGA_R[0]     ; 14.070 ; 14.070 ; 14.070 ; 14.070 ;
; DPDT_SW[2]  ; VGA_R[1]     ; 14.050 ; 14.050 ; 14.050 ; 14.050 ;
; DPDT_SW[2]  ; VGA_R[2]     ; 14.050 ; 14.050 ; 14.050 ; 14.050 ;
; DPDT_SW[2]  ; VGA_R[3]     ; 14.044 ; 14.044 ; 14.044 ; 14.044 ;
; DPDT_SW[2]  ; VGA_R[4]     ; 14.044 ; 14.044 ; 14.044 ; 14.044 ;
; DPDT_SW[2]  ; VGA_R[5]     ; 14.133 ; 14.133 ; 14.133 ; 14.133 ;
; DPDT_SW[2]  ; VGA_R[6]     ; 14.113 ; 14.113 ; 14.113 ; 14.113 ;
; DPDT_SW[2]  ; VGA_R[7]     ; 14.123 ; 14.123 ; 14.123 ; 14.123 ;
; DPDT_SW[2]  ; VGA_R[8]     ; 13.275 ; 13.275 ; 13.275 ; 13.275 ;
; DPDT_SW[2]  ; VGA_R[9]     ; 13.275 ; 13.275 ; 13.275 ; 13.275 ;
; DPDT_SW[3]  ; VGA_B[0]     ; 12.818 ; 12.818 ; 12.818 ; 12.818 ;
; DPDT_SW[3]  ; VGA_B[1]     ; 12.818 ; 12.818 ; 12.818 ; 12.818 ;
; DPDT_SW[3]  ; VGA_B[2]     ; 12.789 ; 12.789 ; 12.789 ; 12.789 ;
; DPDT_SW[3]  ; VGA_B[3]     ; 12.779 ; 12.779 ; 12.779 ; 12.779 ;
; DPDT_SW[3]  ; VGA_B[4]     ; 12.898 ; 12.898 ; 12.898 ; 12.898 ;
; DPDT_SW[3]  ; VGA_B[5]     ; 12.888 ; 12.888 ; 12.888 ; 12.888 ;
; DPDT_SW[3]  ; VGA_B[6]     ; 12.868 ; 12.868 ; 12.868 ; 12.868 ;
; DPDT_SW[3]  ; VGA_B[7]     ; 12.868 ; 12.868 ; 12.868 ; 12.868 ;
; DPDT_SW[3]  ; VGA_B[8]     ; 12.421 ; 12.421 ; 12.421 ; 12.421 ;
; DPDT_SW[3]  ; VGA_B[9]     ; 12.421 ; 12.421 ; 12.421 ; 12.421 ;
; DPDT_SW[3]  ; VGA_G[0]     ; 13.556 ; 13.556 ; 13.556 ; 13.556 ;
; DPDT_SW[3]  ; VGA_G[1]     ; 13.556 ; 13.556 ; 13.556 ; 13.556 ;
; DPDT_SW[3]  ; VGA_G[2]     ; 13.212 ; 13.212 ; 13.212 ; 13.212 ;
; DPDT_SW[3]  ; VGA_G[3]     ; 13.212 ; 13.212 ; 13.212 ; 13.212 ;
; DPDT_SW[3]  ; VGA_G[4]     ; 13.222 ; 13.222 ; 13.222 ; 13.222 ;
; DPDT_SW[3]  ; VGA_G[5]     ; 13.222 ; 13.222 ; 13.222 ; 13.222 ;
; DPDT_SW[3]  ; VGA_G[6]     ; 13.177 ; 13.177 ; 13.177 ; 13.177 ;
; DPDT_SW[3]  ; VGA_G[7]     ; 13.197 ; 13.197 ; 13.197 ; 13.197 ;
; DPDT_SW[3]  ; VGA_G[8]     ; 13.207 ; 13.207 ; 13.207 ; 13.207 ;
; DPDT_SW[3]  ; VGA_G[9]     ; 13.207 ; 13.207 ; 13.207 ; 13.207 ;
; DPDT_SW[3]  ; VGA_R[0]     ; 14.134 ; 14.134 ; 14.134 ; 14.134 ;
; DPDT_SW[3]  ; VGA_R[1]     ; 14.114 ; 14.114 ; 14.114 ; 14.114 ;
; DPDT_SW[3]  ; VGA_R[2]     ; 14.114 ; 14.114 ; 14.114 ; 14.114 ;
; DPDT_SW[3]  ; VGA_R[3]     ; 14.108 ; 14.108 ; 14.108 ; 14.108 ;
; DPDT_SW[3]  ; VGA_R[4]     ; 14.108 ; 14.108 ; 14.108 ; 14.108 ;
; DPDT_SW[3]  ; VGA_R[5]     ; 14.197 ; 14.197 ; 14.197 ; 14.197 ;
; DPDT_SW[3]  ; VGA_R[6]     ; 14.177 ; 14.177 ; 14.177 ; 14.177 ;
; DPDT_SW[3]  ; VGA_R[7]     ; 14.187 ; 14.187 ; 14.187 ; 14.187 ;
; DPDT_SW[3]  ; VGA_R[8]     ; 13.339 ; 13.339 ; 13.339 ; 13.339 ;
; DPDT_SW[3]  ; VGA_R[9]     ; 13.339 ; 13.339 ; 13.339 ; 13.339 ;
; DPDT_SW[4]  ; VGA_B[0]     ; 13.950 ; 13.950 ; 13.950 ; 13.950 ;
; DPDT_SW[4]  ; VGA_B[1]     ; 13.950 ; 13.950 ; 13.950 ; 13.950 ;
; DPDT_SW[4]  ; VGA_B[2]     ; 13.921 ; 13.921 ; 13.921 ; 13.921 ;
; DPDT_SW[4]  ; VGA_B[3]     ; 13.911 ; 13.911 ; 13.911 ; 13.911 ;
; DPDT_SW[4]  ; VGA_B[4]     ; 14.030 ; 14.030 ; 14.030 ; 14.030 ;
; DPDT_SW[4]  ; VGA_B[5]     ; 14.020 ; 14.020 ; 14.020 ; 14.020 ;
; DPDT_SW[4]  ; VGA_B[6]     ; 14.000 ; 14.000 ; 14.000 ; 14.000 ;
; DPDT_SW[4]  ; VGA_B[7]     ; 14.000 ; 14.000 ; 14.000 ; 14.000 ;
; DPDT_SW[4]  ; VGA_B[8]     ; 13.553 ; 13.553 ; 13.553 ; 13.553 ;
; DPDT_SW[4]  ; VGA_B[9]     ; 13.553 ; 13.553 ; 13.553 ; 13.553 ;
; DPDT_SW[4]  ; VGA_G[0]     ; 14.688 ; 14.688 ; 14.688 ; 14.688 ;
; DPDT_SW[4]  ; VGA_G[1]     ; 14.688 ; 14.688 ; 14.688 ; 14.688 ;
; DPDT_SW[4]  ; VGA_G[2]     ; 14.344 ; 14.344 ; 14.344 ; 14.344 ;
; DPDT_SW[4]  ; VGA_G[3]     ; 14.344 ; 14.344 ; 14.344 ; 14.344 ;
; DPDT_SW[4]  ; VGA_G[4]     ; 14.354 ; 14.354 ; 14.354 ; 14.354 ;
; DPDT_SW[4]  ; VGA_G[5]     ; 14.354 ; 14.354 ; 14.354 ; 14.354 ;
; DPDT_SW[4]  ; VGA_G[6]     ; 14.309 ; 14.309 ; 14.309 ; 14.309 ;
; DPDT_SW[4]  ; VGA_G[7]     ; 14.329 ; 14.329 ; 14.329 ; 14.329 ;
; DPDT_SW[4]  ; VGA_G[8]     ; 14.339 ; 14.339 ; 14.339 ; 14.339 ;
; DPDT_SW[4]  ; VGA_G[9]     ; 14.339 ; 14.339 ; 14.339 ; 14.339 ;
; DPDT_SW[4]  ; VGA_R[0]     ; 15.266 ; 15.266 ; 15.266 ; 15.266 ;
; DPDT_SW[4]  ; VGA_R[1]     ; 15.246 ; 15.246 ; 15.246 ; 15.246 ;
; DPDT_SW[4]  ; VGA_R[2]     ; 15.246 ; 15.246 ; 15.246 ; 15.246 ;
; DPDT_SW[4]  ; VGA_R[3]     ; 15.240 ; 15.240 ; 15.240 ; 15.240 ;
; DPDT_SW[4]  ; VGA_R[4]     ; 15.240 ; 15.240 ; 15.240 ; 15.240 ;
; DPDT_SW[4]  ; VGA_R[5]     ; 15.329 ; 15.329 ; 15.329 ; 15.329 ;
; DPDT_SW[4]  ; VGA_R[6]     ; 15.309 ; 15.309 ; 15.309 ; 15.309 ;
; DPDT_SW[4]  ; VGA_R[7]     ; 15.319 ; 15.319 ; 15.319 ; 15.319 ;
; DPDT_SW[4]  ; VGA_R[8]     ; 14.471 ; 14.471 ; 14.471 ; 14.471 ;
; DPDT_SW[4]  ; VGA_R[9]     ; 14.471 ; 14.471 ; 14.471 ; 14.471 ;
; DPDT_SW[5]  ; VGA_B[0]     ; 13.195 ; 13.195 ; 13.195 ; 13.195 ;
; DPDT_SW[5]  ; VGA_B[1]     ; 13.195 ; 13.195 ; 13.195 ; 13.195 ;
; DPDT_SW[5]  ; VGA_B[2]     ; 13.166 ; 13.166 ; 13.166 ; 13.166 ;
; DPDT_SW[5]  ; VGA_B[3]     ; 13.156 ; 13.156 ; 13.156 ; 13.156 ;
; DPDT_SW[5]  ; VGA_B[4]     ; 13.275 ; 13.275 ; 13.275 ; 13.275 ;
; DPDT_SW[5]  ; VGA_B[5]     ; 13.265 ; 13.265 ; 13.265 ; 13.265 ;
; DPDT_SW[5]  ; VGA_B[6]     ; 13.245 ; 13.245 ; 13.245 ; 13.245 ;
; DPDT_SW[5]  ; VGA_B[7]     ; 13.245 ; 13.245 ; 13.245 ; 13.245 ;
; DPDT_SW[5]  ; VGA_B[8]     ; 12.798 ; 12.798 ; 12.798 ; 12.798 ;
; DPDT_SW[5]  ; VGA_B[9]     ; 12.798 ; 12.798 ; 12.798 ; 12.798 ;
; DPDT_SW[5]  ; VGA_G[0]     ; 13.933 ; 13.933 ; 13.933 ; 13.933 ;
; DPDT_SW[5]  ; VGA_G[1]     ; 13.933 ; 13.933 ; 13.933 ; 13.933 ;
; DPDT_SW[5]  ; VGA_G[2]     ; 13.589 ; 13.589 ; 13.589 ; 13.589 ;
; DPDT_SW[5]  ; VGA_G[3]     ; 13.589 ; 13.589 ; 13.589 ; 13.589 ;
; DPDT_SW[5]  ; VGA_G[4]     ; 13.599 ; 13.599 ; 13.599 ; 13.599 ;
; DPDT_SW[5]  ; VGA_G[5]     ; 13.599 ; 13.599 ; 13.599 ; 13.599 ;
; DPDT_SW[5]  ; VGA_G[6]     ; 13.554 ; 13.554 ; 13.554 ; 13.554 ;
; DPDT_SW[5]  ; VGA_G[7]     ; 13.574 ; 13.574 ; 13.574 ; 13.574 ;
; DPDT_SW[5]  ; VGA_G[8]     ; 13.584 ; 13.584 ; 13.584 ; 13.584 ;
; DPDT_SW[5]  ; VGA_G[9]     ; 13.584 ; 13.584 ; 13.584 ; 13.584 ;
; DPDT_SW[5]  ; VGA_R[0]     ; 14.511 ; 14.511 ; 14.511 ; 14.511 ;
; DPDT_SW[5]  ; VGA_R[1]     ; 14.491 ; 14.491 ; 14.491 ; 14.491 ;
; DPDT_SW[5]  ; VGA_R[2]     ; 14.491 ; 14.491 ; 14.491 ; 14.491 ;
; DPDT_SW[5]  ; VGA_R[3]     ; 14.485 ; 14.485 ; 14.485 ; 14.485 ;
; DPDT_SW[5]  ; VGA_R[4]     ; 14.485 ; 14.485 ; 14.485 ; 14.485 ;
; DPDT_SW[5]  ; VGA_R[5]     ; 14.574 ; 14.574 ; 14.574 ; 14.574 ;
; DPDT_SW[5]  ; VGA_R[6]     ; 14.554 ; 14.554 ; 14.554 ; 14.554 ;
; DPDT_SW[5]  ; VGA_R[7]     ; 14.564 ; 14.564 ; 14.564 ; 14.564 ;
; DPDT_SW[5]  ; VGA_R[8]     ; 13.716 ; 13.716 ; 13.716 ; 13.716 ;
; DPDT_SW[5]  ; VGA_R[9]     ; 13.716 ; 13.716 ; 13.716 ; 13.716 ;
; DPDT_SW[6]  ; VGA_B[0]     ; 13.639 ; 13.639 ; 13.639 ; 13.639 ;
; DPDT_SW[6]  ; VGA_B[1]     ; 13.639 ; 13.639 ; 13.639 ; 13.639 ;
; DPDT_SW[6]  ; VGA_B[2]     ; 13.610 ; 13.610 ; 13.610 ; 13.610 ;
; DPDT_SW[6]  ; VGA_B[3]     ; 13.600 ; 13.600 ; 13.600 ; 13.600 ;
; DPDT_SW[6]  ; VGA_B[4]     ; 13.719 ; 13.719 ; 13.719 ; 13.719 ;
; DPDT_SW[6]  ; VGA_B[5]     ; 13.709 ; 13.709 ; 13.709 ; 13.709 ;
; DPDT_SW[6]  ; VGA_B[6]     ; 13.689 ; 13.689 ; 13.689 ; 13.689 ;
; DPDT_SW[6]  ; VGA_B[7]     ; 13.689 ; 13.689 ; 13.689 ; 13.689 ;
; DPDT_SW[6]  ; VGA_B[8]     ; 13.242 ; 13.242 ; 13.242 ; 13.242 ;
; DPDT_SW[6]  ; VGA_B[9]     ; 13.242 ; 13.242 ; 13.242 ; 13.242 ;
; DPDT_SW[6]  ; VGA_G[0]     ; 14.377 ; 14.377 ; 14.377 ; 14.377 ;
; DPDT_SW[6]  ; VGA_G[1]     ; 14.377 ; 14.377 ; 14.377 ; 14.377 ;
; DPDT_SW[6]  ; VGA_G[2]     ; 14.033 ; 14.033 ; 14.033 ; 14.033 ;
; DPDT_SW[6]  ; VGA_G[3]     ; 14.033 ; 14.033 ; 14.033 ; 14.033 ;
; DPDT_SW[6]  ; VGA_G[4]     ; 14.043 ; 14.043 ; 14.043 ; 14.043 ;
; DPDT_SW[6]  ; VGA_G[5]     ; 14.043 ; 14.043 ; 14.043 ; 14.043 ;
; DPDT_SW[6]  ; VGA_G[6]     ; 13.998 ; 13.998 ; 13.998 ; 13.998 ;
; DPDT_SW[6]  ; VGA_G[7]     ; 14.018 ; 14.018 ; 14.018 ; 14.018 ;
; DPDT_SW[6]  ; VGA_G[8]     ; 14.028 ; 14.028 ; 14.028 ; 14.028 ;
; DPDT_SW[6]  ; VGA_G[9]     ; 14.028 ; 14.028 ; 14.028 ; 14.028 ;
; DPDT_SW[6]  ; VGA_R[0]     ; 14.955 ; 14.955 ; 14.955 ; 14.955 ;
; DPDT_SW[6]  ; VGA_R[1]     ; 14.935 ; 14.935 ; 14.935 ; 14.935 ;
; DPDT_SW[6]  ; VGA_R[2]     ; 14.935 ; 14.935 ; 14.935 ; 14.935 ;
; DPDT_SW[6]  ; VGA_R[3]     ; 14.929 ; 14.929 ; 14.929 ; 14.929 ;
; DPDT_SW[6]  ; VGA_R[4]     ; 14.929 ; 14.929 ; 14.929 ; 14.929 ;
; DPDT_SW[6]  ; VGA_R[5]     ; 15.018 ; 15.018 ; 15.018 ; 15.018 ;
; DPDT_SW[6]  ; VGA_R[6]     ; 14.998 ; 14.998 ; 14.998 ; 14.998 ;
; DPDT_SW[6]  ; VGA_R[7]     ; 15.008 ; 15.008 ; 15.008 ; 15.008 ;
; DPDT_SW[6]  ; VGA_R[8]     ; 14.160 ; 14.160 ; 14.160 ; 14.160 ;
; DPDT_SW[6]  ; VGA_R[9]     ; 14.160 ; 14.160 ; 14.160 ; 14.160 ;
; DPDT_SW[7]  ; VGA_B[0]     ; 14.698 ; 14.698 ; 14.698 ; 14.698 ;
; DPDT_SW[7]  ; VGA_B[1]     ; 14.698 ; 14.698 ; 14.698 ; 14.698 ;
; DPDT_SW[7]  ; VGA_B[2]     ; 14.669 ; 14.669 ; 14.669 ; 14.669 ;
; DPDT_SW[7]  ; VGA_B[3]     ; 14.659 ; 14.659 ; 14.659 ; 14.659 ;
; DPDT_SW[7]  ; VGA_B[4]     ; 14.778 ; 14.778 ; 14.778 ; 14.778 ;
; DPDT_SW[7]  ; VGA_B[5]     ; 14.768 ; 14.768 ; 14.768 ; 14.768 ;
; DPDT_SW[7]  ; VGA_B[6]     ; 14.748 ; 14.748 ; 14.748 ; 14.748 ;
; DPDT_SW[7]  ; VGA_B[7]     ; 14.748 ; 14.748 ; 14.748 ; 14.748 ;
; DPDT_SW[7]  ; VGA_B[8]     ; 14.301 ; 14.301 ; 14.301 ; 14.301 ;
; DPDT_SW[7]  ; VGA_B[9]     ; 14.301 ; 14.301 ; 14.301 ; 14.301 ;
; DPDT_SW[7]  ; VGA_G[0]     ; 15.436 ; 15.436 ; 15.436 ; 15.436 ;
; DPDT_SW[7]  ; VGA_G[1]     ; 15.436 ; 15.436 ; 15.436 ; 15.436 ;
; DPDT_SW[7]  ; VGA_G[2]     ; 15.092 ; 15.092 ; 15.092 ; 15.092 ;
; DPDT_SW[7]  ; VGA_G[3]     ; 15.092 ; 15.092 ; 15.092 ; 15.092 ;
; DPDT_SW[7]  ; VGA_G[4]     ; 15.102 ; 15.102 ; 15.102 ; 15.102 ;
; DPDT_SW[7]  ; VGA_G[5]     ; 15.102 ; 15.102 ; 15.102 ; 15.102 ;
; DPDT_SW[7]  ; VGA_G[6]     ; 15.057 ; 15.057 ; 15.057 ; 15.057 ;
; DPDT_SW[7]  ; VGA_G[7]     ; 15.077 ; 15.077 ; 15.077 ; 15.077 ;
; DPDT_SW[7]  ; VGA_G[8]     ; 15.087 ; 15.087 ; 15.087 ; 15.087 ;
; DPDT_SW[7]  ; VGA_G[9]     ; 15.087 ; 15.087 ; 15.087 ; 15.087 ;
; DPDT_SW[7]  ; VGA_R[0]     ; 16.014 ; 16.014 ; 16.014 ; 16.014 ;
; DPDT_SW[7]  ; VGA_R[1]     ; 15.994 ; 15.994 ; 15.994 ; 15.994 ;
; DPDT_SW[7]  ; VGA_R[2]     ; 15.994 ; 15.994 ; 15.994 ; 15.994 ;
; DPDT_SW[7]  ; VGA_R[3]     ; 15.988 ; 15.988 ; 15.988 ; 15.988 ;
; DPDT_SW[7]  ; VGA_R[4]     ; 15.988 ; 15.988 ; 15.988 ; 15.988 ;
; DPDT_SW[7]  ; VGA_R[5]     ; 16.077 ; 16.077 ; 16.077 ; 16.077 ;
; DPDT_SW[7]  ; VGA_R[6]     ; 16.057 ; 16.057 ; 16.057 ; 16.057 ;
; DPDT_SW[7]  ; VGA_R[7]     ; 16.067 ; 16.067 ; 16.067 ; 16.067 ;
; DPDT_SW[7]  ; VGA_R[8]     ; 15.219 ; 15.219 ; 15.219 ; 15.219 ;
; DPDT_SW[7]  ; VGA_R[9]     ; 15.219 ; 15.219 ; 15.219 ; 15.219 ;
; DPDT_SW[8]  ; VGA_B[0]     ; 13.304 ; 13.304 ; 13.304 ; 13.304 ;
; DPDT_SW[8]  ; VGA_B[1]     ; 13.304 ; 13.304 ; 13.304 ; 13.304 ;
; DPDT_SW[8]  ; VGA_B[2]     ; 13.275 ; 13.275 ; 13.275 ; 13.275 ;
; DPDT_SW[8]  ; VGA_B[3]     ; 13.265 ; 13.265 ; 13.265 ; 13.265 ;
; DPDT_SW[8]  ; VGA_B[4]     ; 13.384 ; 13.384 ; 13.384 ; 13.384 ;
; DPDT_SW[8]  ; VGA_B[5]     ; 13.374 ; 13.374 ; 13.374 ; 13.374 ;
; DPDT_SW[8]  ; VGA_B[6]     ; 13.354 ; 13.354 ; 13.354 ; 13.354 ;
; DPDT_SW[8]  ; VGA_B[7]     ; 13.354 ; 13.354 ; 13.354 ; 13.354 ;
; DPDT_SW[8]  ; VGA_B[8]     ; 12.907 ; 12.907 ; 12.907 ; 12.907 ;
; DPDT_SW[8]  ; VGA_B[9]     ; 12.907 ; 12.907 ; 12.907 ; 12.907 ;
; DPDT_SW[8]  ; VGA_G[0]     ; 14.042 ; 14.042 ; 14.042 ; 14.042 ;
; DPDT_SW[8]  ; VGA_G[1]     ; 14.042 ; 14.042 ; 14.042 ; 14.042 ;
; DPDT_SW[8]  ; VGA_G[2]     ; 13.698 ; 13.698 ; 13.698 ; 13.698 ;
; DPDT_SW[8]  ; VGA_G[3]     ; 13.698 ; 13.698 ; 13.698 ; 13.698 ;
; DPDT_SW[8]  ; VGA_G[4]     ; 13.708 ; 13.708 ; 13.708 ; 13.708 ;
; DPDT_SW[8]  ; VGA_G[5]     ; 13.708 ; 13.708 ; 13.708 ; 13.708 ;
; DPDT_SW[8]  ; VGA_G[6]     ; 13.663 ; 13.663 ; 13.663 ; 13.663 ;
; DPDT_SW[8]  ; VGA_G[7]     ; 13.683 ; 13.683 ; 13.683 ; 13.683 ;
; DPDT_SW[8]  ; VGA_G[8]     ; 13.693 ; 13.693 ; 13.693 ; 13.693 ;
; DPDT_SW[8]  ; VGA_G[9]     ; 13.693 ; 13.693 ; 13.693 ; 13.693 ;
; DPDT_SW[8]  ; VGA_R[0]     ; 14.620 ; 14.620 ; 14.620 ; 14.620 ;
; DPDT_SW[8]  ; VGA_R[1]     ; 14.600 ; 14.600 ; 14.600 ; 14.600 ;
; DPDT_SW[8]  ; VGA_R[2]     ; 14.600 ; 14.600 ; 14.600 ; 14.600 ;
; DPDT_SW[8]  ; VGA_R[3]     ; 14.594 ; 14.594 ; 14.594 ; 14.594 ;
; DPDT_SW[8]  ; VGA_R[4]     ; 14.594 ; 14.594 ; 14.594 ; 14.594 ;
; DPDT_SW[8]  ; VGA_R[5]     ; 14.683 ; 14.683 ; 14.683 ; 14.683 ;
; DPDT_SW[8]  ; VGA_R[6]     ; 14.663 ; 14.663 ; 14.663 ; 14.663 ;
; DPDT_SW[8]  ; VGA_R[7]     ; 14.673 ; 14.673 ; 14.673 ; 14.673 ;
; DPDT_SW[8]  ; VGA_R[8]     ; 13.825 ; 13.825 ; 13.825 ; 13.825 ;
; DPDT_SW[8]  ; VGA_R[9]     ; 13.825 ; 13.825 ; 13.825 ; 13.825 ;
; DPDT_SW[9]  ; VGA_B[0]     ; 14.100 ; 14.100 ; 14.100 ; 14.100 ;
; DPDT_SW[9]  ; VGA_B[1]     ; 14.100 ; 14.100 ; 14.100 ; 14.100 ;
; DPDT_SW[9]  ; VGA_B[2]     ; 14.071 ; 14.071 ; 14.071 ; 14.071 ;
; DPDT_SW[9]  ; VGA_B[3]     ; 14.061 ; 14.061 ; 14.061 ; 14.061 ;
; DPDT_SW[9]  ; VGA_B[4]     ; 14.180 ; 14.180 ; 14.180 ; 14.180 ;
; DPDT_SW[9]  ; VGA_B[5]     ; 14.170 ; 14.170 ; 14.170 ; 14.170 ;
; DPDT_SW[9]  ; VGA_B[6]     ; 14.150 ; 14.150 ; 14.150 ; 14.150 ;
; DPDT_SW[9]  ; VGA_B[7]     ; 14.150 ; 14.150 ; 14.150 ; 14.150 ;
; DPDT_SW[9]  ; VGA_B[8]     ; 13.703 ; 13.703 ; 13.703 ; 13.703 ;
; DPDT_SW[9]  ; VGA_B[9]     ; 13.703 ; 13.703 ; 13.703 ; 13.703 ;
; DPDT_SW[9]  ; VGA_G[0]     ; 14.838 ; 14.838 ; 14.838 ; 14.838 ;
; DPDT_SW[9]  ; VGA_G[1]     ; 14.838 ; 14.838 ; 14.838 ; 14.838 ;
; DPDT_SW[9]  ; VGA_G[2]     ; 14.494 ; 14.494 ; 14.494 ; 14.494 ;
; DPDT_SW[9]  ; VGA_G[3]     ; 14.494 ; 14.494 ; 14.494 ; 14.494 ;
; DPDT_SW[9]  ; VGA_G[4]     ; 14.504 ; 14.504 ; 14.504 ; 14.504 ;
; DPDT_SW[9]  ; VGA_G[5]     ; 14.504 ; 14.504 ; 14.504 ; 14.504 ;
; DPDT_SW[9]  ; VGA_G[6]     ; 14.459 ; 14.459 ; 14.459 ; 14.459 ;
; DPDT_SW[9]  ; VGA_G[7]     ; 14.479 ; 14.479 ; 14.479 ; 14.479 ;
; DPDT_SW[9]  ; VGA_G[8]     ; 14.489 ; 14.489 ; 14.489 ; 14.489 ;
; DPDT_SW[9]  ; VGA_G[9]     ; 14.489 ; 14.489 ; 14.489 ; 14.489 ;
; DPDT_SW[9]  ; VGA_R[0]     ; 15.416 ; 15.416 ; 15.416 ; 15.416 ;
; DPDT_SW[9]  ; VGA_R[1]     ; 15.396 ; 15.396 ; 15.396 ; 15.396 ;
; DPDT_SW[9]  ; VGA_R[2]     ; 15.396 ; 15.396 ; 15.396 ; 15.396 ;
; DPDT_SW[9]  ; VGA_R[3]     ; 15.390 ; 15.390 ; 15.390 ; 15.390 ;
; DPDT_SW[9]  ; VGA_R[4]     ; 15.390 ; 15.390 ; 15.390 ; 15.390 ;
; DPDT_SW[9]  ; VGA_R[5]     ; 15.479 ; 15.479 ; 15.479 ; 15.479 ;
; DPDT_SW[9]  ; VGA_R[6]     ; 15.459 ; 15.459 ; 15.459 ; 15.459 ;
; DPDT_SW[9]  ; VGA_R[7]     ; 15.469 ; 15.469 ; 15.469 ; 15.469 ;
; DPDT_SW[9]  ; VGA_R[8]     ; 14.621 ; 14.621 ; 14.621 ; 14.621 ;
; DPDT_SW[9]  ; VGA_R[9]     ; 14.621 ; 14.621 ; 14.621 ; 14.621 ;
; DPDT_SW[10] ; VGA_B[0]     ; 14.284 ; 14.284 ; 14.284 ; 14.284 ;
; DPDT_SW[10] ; VGA_B[1]     ; 14.284 ; 14.284 ; 14.284 ; 14.284 ;
; DPDT_SW[10] ; VGA_B[2]     ; 14.255 ; 14.255 ; 14.255 ; 14.255 ;
; DPDT_SW[10] ; VGA_B[3]     ; 14.245 ; 14.245 ; 14.245 ; 14.245 ;
; DPDT_SW[10] ; VGA_B[4]     ; 14.364 ; 14.364 ; 14.364 ; 14.364 ;
; DPDT_SW[10] ; VGA_B[5]     ; 14.354 ; 14.354 ; 14.354 ; 14.354 ;
; DPDT_SW[10] ; VGA_B[6]     ; 14.334 ; 14.334 ; 14.334 ; 14.334 ;
; DPDT_SW[10] ; VGA_B[7]     ; 14.334 ; 14.334 ; 14.334 ; 14.334 ;
; DPDT_SW[10] ; VGA_B[8]     ; 13.887 ; 13.887 ; 13.887 ; 13.887 ;
; DPDT_SW[10] ; VGA_B[9]     ; 13.887 ; 13.887 ; 13.887 ; 13.887 ;
; DPDT_SW[10] ; VGA_G[0]     ; 15.022 ; 15.022 ; 15.022 ; 15.022 ;
; DPDT_SW[10] ; VGA_G[1]     ; 15.022 ; 15.022 ; 15.022 ; 15.022 ;
; DPDT_SW[10] ; VGA_G[2]     ; 14.678 ; 14.678 ; 14.678 ; 14.678 ;
; DPDT_SW[10] ; VGA_G[3]     ; 14.678 ; 14.678 ; 14.678 ; 14.678 ;
; DPDT_SW[10] ; VGA_G[4]     ; 14.688 ; 14.688 ; 14.688 ; 14.688 ;
; DPDT_SW[10] ; VGA_G[5]     ; 14.688 ; 14.688 ; 14.688 ; 14.688 ;
; DPDT_SW[10] ; VGA_G[6]     ; 14.643 ; 14.643 ; 14.643 ; 14.643 ;
; DPDT_SW[10] ; VGA_G[7]     ; 14.663 ; 14.663 ; 14.663 ; 14.663 ;
; DPDT_SW[10] ; VGA_G[8]     ; 14.673 ; 14.673 ; 14.673 ; 14.673 ;
; DPDT_SW[10] ; VGA_G[9]     ; 14.673 ; 14.673 ; 14.673 ; 14.673 ;
; DPDT_SW[10] ; VGA_R[0]     ; 15.600 ; 15.600 ; 15.600 ; 15.600 ;
; DPDT_SW[10] ; VGA_R[1]     ; 15.580 ; 15.580 ; 15.580 ; 15.580 ;
; DPDT_SW[10] ; VGA_R[2]     ; 15.580 ; 15.580 ; 15.580 ; 15.580 ;
; DPDT_SW[10] ; VGA_R[3]     ; 15.574 ; 15.574 ; 15.574 ; 15.574 ;
; DPDT_SW[10] ; VGA_R[4]     ; 15.574 ; 15.574 ; 15.574 ; 15.574 ;
; DPDT_SW[10] ; VGA_R[5]     ; 15.663 ; 15.663 ; 15.663 ; 15.663 ;
; DPDT_SW[10] ; VGA_R[6]     ; 15.643 ; 15.643 ; 15.643 ; 15.643 ;
; DPDT_SW[10] ; VGA_R[7]     ; 15.653 ; 15.653 ; 15.653 ; 15.653 ;
; DPDT_SW[10] ; VGA_R[8]     ; 14.805 ; 14.805 ; 14.805 ; 14.805 ;
; DPDT_SW[10] ; VGA_R[9]     ; 14.805 ; 14.805 ; 14.805 ; 14.805 ;
; DPDT_SW[11] ; LED_GREEN[0] ;        ; 12.377 ; 12.377 ;        ;
; DPDT_SW[11] ; VGA_B[0]     ;        ; 12.039 ; 12.039 ;        ;
; DPDT_SW[11] ; VGA_B[1]     ;        ; 12.039 ; 12.039 ;        ;
; DPDT_SW[11] ; VGA_B[2]     ;        ; 12.010 ; 12.010 ;        ;
; DPDT_SW[11] ; VGA_B[3]     ;        ; 12.000 ; 12.000 ;        ;
; DPDT_SW[11] ; VGA_B[4]     ;        ; 12.119 ; 12.119 ;        ;
; DPDT_SW[11] ; VGA_B[5]     ;        ; 12.109 ; 12.109 ;        ;
; DPDT_SW[11] ; VGA_B[6]     ;        ; 12.089 ; 12.089 ;        ;
; DPDT_SW[11] ; VGA_B[7]     ;        ; 12.089 ; 12.089 ;        ;
; DPDT_SW[11] ; VGA_B[8]     ;        ; 11.642 ; 11.642 ;        ;
; DPDT_SW[11] ; VGA_B[9]     ;        ; 11.642 ; 11.642 ;        ;
; DPDT_SW[11] ; VGA_G[0]     ;        ; 12.777 ; 12.777 ;        ;
; DPDT_SW[11] ; VGA_G[1]     ;        ; 12.777 ; 12.777 ;        ;
; DPDT_SW[11] ; VGA_G[2]     ;        ; 12.433 ; 12.433 ;        ;
; DPDT_SW[11] ; VGA_G[3]     ;        ; 12.433 ; 12.433 ;        ;
; DPDT_SW[11] ; VGA_G[4]     ;        ; 12.443 ; 12.443 ;        ;
; DPDT_SW[11] ; VGA_G[5]     ;        ; 12.443 ; 12.443 ;        ;
; DPDT_SW[11] ; VGA_G[6]     ;        ; 12.398 ; 12.398 ;        ;
; DPDT_SW[11] ; VGA_G[7]     ;        ; 12.418 ; 12.418 ;        ;
; DPDT_SW[11] ; VGA_G[8]     ;        ; 12.428 ; 12.428 ;        ;
; DPDT_SW[11] ; VGA_G[9]     ;        ; 12.428 ; 12.428 ;        ;
; DPDT_SW[11] ; VGA_R[0]     ;        ; 13.239 ; 13.239 ;        ;
; DPDT_SW[11] ; VGA_R[1]     ;        ; 13.219 ; 13.219 ;        ;
; DPDT_SW[11] ; VGA_R[2]     ;        ; 13.219 ; 13.219 ;        ;
; DPDT_SW[11] ; VGA_R[3]     ;        ; 13.213 ; 13.213 ;        ;
; DPDT_SW[11] ; VGA_R[4]     ;        ; 13.213 ; 13.213 ;        ;
; DPDT_SW[11] ; VGA_R[5]     ;        ; 13.302 ; 13.302 ;        ;
; DPDT_SW[11] ; VGA_R[6]     ;        ; 13.282 ; 13.282 ;        ;
; DPDT_SW[11] ; VGA_R[7]     ;        ; 13.292 ; 13.292 ;        ;
; DPDT_SW[11] ; VGA_R[8]     ;        ; 12.444 ; 12.444 ;        ;
; DPDT_SW[11] ; VGA_R[9]     ;        ; 12.444 ; 12.444 ;        ;
; DPDT_SW[12] ; LED_GREEN[0] ;        ; 12.727 ; 12.727 ;        ;
; DPDT_SW[12] ; VGA_B[0]     ;        ; 12.389 ; 12.389 ;        ;
; DPDT_SW[12] ; VGA_B[1]     ;        ; 12.389 ; 12.389 ;        ;
; DPDT_SW[12] ; VGA_B[2]     ;        ; 12.360 ; 12.360 ;        ;
; DPDT_SW[12] ; VGA_B[3]     ;        ; 12.350 ; 12.350 ;        ;
; DPDT_SW[12] ; VGA_B[4]     ;        ; 12.469 ; 12.469 ;        ;
; DPDT_SW[12] ; VGA_B[5]     ;        ; 12.459 ; 12.459 ;        ;
; DPDT_SW[12] ; VGA_B[6]     ;        ; 12.439 ; 12.439 ;        ;
; DPDT_SW[12] ; VGA_B[7]     ;        ; 12.439 ; 12.439 ;        ;
; DPDT_SW[12] ; VGA_B[8]     ;        ; 11.992 ; 11.992 ;        ;
; DPDT_SW[12] ; VGA_B[9]     ;        ; 11.992 ; 11.992 ;        ;
; DPDT_SW[12] ; VGA_G[0]     ;        ; 13.127 ; 13.127 ;        ;
; DPDT_SW[12] ; VGA_G[1]     ;        ; 13.127 ; 13.127 ;        ;
; DPDT_SW[12] ; VGA_G[2]     ;        ; 12.783 ; 12.783 ;        ;
; DPDT_SW[12] ; VGA_G[3]     ;        ; 12.783 ; 12.783 ;        ;
; DPDT_SW[12] ; VGA_G[4]     ;        ; 12.793 ; 12.793 ;        ;
; DPDT_SW[12] ; VGA_G[5]     ;        ; 12.793 ; 12.793 ;        ;
; DPDT_SW[12] ; VGA_G[6]     ;        ; 12.748 ; 12.748 ;        ;
; DPDT_SW[12] ; VGA_G[7]     ;        ; 12.768 ; 12.768 ;        ;
; DPDT_SW[12] ; VGA_G[8]     ;        ; 12.778 ; 12.778 ;        ;
; DPDT_SW[12] ; VGA_G[9]     ;        ; 12.778 ; 12.778 ;        ;
; DPDT_SW[12] ; VGA_R[0]     ;        ; 13.589 ; 13.589 ;        ;
; DPDT_SW[12] ; VGA_R[1]     ;        ; 13.569 ; 13.569 ;        ;
; DPDT_SW[12] ; VGA_R[2]     ;        ; 13.569 ; 13.569 ;        ;
; DPDT_SW[12] ; VGA_R[3]     ;        ; 13.563 ; 13.563 ;        ;
; DPDT_SW[12] ; VGA_R[4]     ;        ; 13.563 ; 13.563 ;        ;
; DPDT_SW[12] ; VGA_R[5]     ;        ; 13.652 ; 13.652 ;        ;
; DPDT_SW[12] ; VGA_R[6]     ;        ; 13.632 ; 13.632 ;        ;
; DPDT_SW[12] ; VGA_R[7]     ;        ; 13.642 ; 13.642 ;        ;
; DPDT_SW[12] ; VGA_R[8]     ;        ; 12.794 ; 12.794 ;        ;
; DPDT_SW[12] ; VGA_R[9]     ;        ; 12.794 ; 12.794 ;        ;
; DPDT_SW[13] ; LED_GREEN[0] ;        ; 17.320 ; 17.320 ;        ;
; DPDT_SW[13] ; VGA_B[0]     ;        ; 16.982 ; 16.982 ;        ;
; DPDT_SW[13] ; VGA_B[1]     ;        ; 16.982 ; 16.982 ;        ;
; DPDT_SW[13] ; VGA_B[2]     ;        ; 16.953 ; 16.953 ;        ;
; DPDT_SW[13] ; VGA_B[3]     ;        ; 16.943 ; 16.943 ;        ;
; DPDT_SW[13] ; VGA_B[4]     ;        ; 17.062 ; 17.062 ;        ;
; DPDT_SW[13] ; VGA_B[5]     ;        ; 17.052 ; 17.052 ;        ;
; DPDT_SW[13] ; VGA_B[6]     ;        ; 17.032 ; 17.032 ;        ;
; DPDT_SW[13] ; VGA_B[7]     ;        ; 17.032 ; 17.032 ;        ;
; DPDT_SW[13] ; VGA_B[8]     ;        ; 16.585 ; 16.585 ;        ;
; DPDT_SW[13] ; VGA_B[9]     ;        ; 16.585 ; 16.585 ;        ;
; DPDT_SW[13] ; VGA_G[0]     ;        ; 17.720 ; 17.720 ;        ;
; DPDT_SW[13] ; VGA_G[1]     ;        ; 17.720 ; 17.720 ;        ;
; DPDT_SW[13] ; VGA_G[2]     ;        ; 17.376 ; 17.376 ;        ;
; DPDT_SW[13] ; VGA_G[3]     ;        ; 17.376 ; 17.376 ;        ;
; DPDT_SW[13] ; VGA_G[4]     ;        ; 17.386 ; 17.386 ;        ;
; DPDT_SW[13] ; VGA_G[5]     ;        ; 17.386 ; 17.386 ;        ;
; DPDT_SW[13] ; VGA_G[6]     ;        ; 17.341 ; 17.341 ;        ;
; DPDT_SW[13] ; VGA_G[7]     ;        ; 17.361 ; 17.361 ;        ;
; DPDT_SW[13] ; VGA_G[8]     ;        ; 17.371 ; 17.371 ;        ;
; DPDT_SW[13] ; VGA_G[9]     ;        ; 17.371 ; 17.371 ;        ;
; DPDT_SW[13] ; VGA_R[0]     ;        ; 18.182 ; 18.182 ;        ;
; DPDT_SW[13] ; VGA_R[1]     ;        ; 18.162 ; 18.162 ;        ;
; DPDT_SW[13] ; VGA_R[2]     ;        ; 18.162 ; 18.162 ;        ;
; DPDT_SW[13] ; VGA_R[3]     ;        ; 18.156 ; 18.156 ;        ;
; DPDT_SW[13] ; VGA_R[4]     ;        ; 18.156 ; 18.156 ;        ;
; DPDT_SW[13] ; VGA_R[5]     ;        ; 18.245 ; 18.245 ;        ;
; DPDT_SW[13] ; VGA_R[6]     ;        ; 18.225 ; 18.225 ;        ;
; DPDT_SW[13] ; VGA_R[7]     ;        ; 18.235 ; 18.235 ;        ;
; DPDT_SW[13] ; VGA_R[8]     ;        ; 17.387 ; 17.387 ;        ;
; DPDT_SW[13] ; VGA_R[9]     ;        ; 17.387 ; 17.387 ;        ;
; DPDT_SW[14] ; LED_GREEN[0] ;        ; 17.146 ; 17.146 ;        ;
; DPDT_SW[14] ; VGA_B[0]     ;        ; 16.808 ; 16.808 ;        ;
; DPDT_SW[14] ; VGA_B[1]     ;        ; 16.808 ; 16.808 ;        ;
; DPDT_SW[14] ; VGA_B[2]     ;        ; 16.779 ; 16.779 ;        ;
; DPDT_SW[14] ; VGA_B[3]     ;        ; 16.769 ; 16.769 ;        ;
; DPDT_SW[14] ; VGA_B[4]     ;        ; 16.888 ; 16.888 ;        ;
; DPDT_SW[14] ; VGA_B[5]     ;        ; 16.878 ; 16.878 ;        ;
; DPDT_SW[14] ; VGA_B[6]     ;        ; 16.858 ; 16.858 ;        ;
; DPDT_SW[14] ; VGA_B[7]     ;        ; 16.858 ; 16.858 ;        ;
; DPDT_SW[14] ; VGA_B[8]     ;        ; 16.411 ; 16.411 ;        ;
; DPDT_SW[14] ; VGA_B[9]     ;        ; 16.411 ; 16.411 ;        ;
; DPDT_SW[14] ; VGA_G[0]     ;        ; 17.546 ; 17.546 ;        ;
; DPDT_SW[14] ; VGA_G[1]     ;        ; 17.546 ; 17.546 ;        ;
; DPDT_SW[14] ; VGA_G[2]     ;        ; 17.202 ; 17.202 ;        ;
; DPDT_SW[14] ; VGA_G[3]     ;        ; 17.202 ; 17.202 ;        ;
; DPDT_SW[14] ; VGA_G[4]     ;        ; 17.212 ; 17.212 ;        ;
; DPDT_SW[14] ; VGA_G[5]     ;        ; 17.212 ; 17.212 ;        ;
; DPDT_SW[14] ; VGA_G[6]     ;        ; 17.167 ; 17.167 ;        ;
; DPDT_SW[14] ; VGA_G[7]     ;        ; 17.187 ; 17.187 ;        ;
; DPDT_SW[14] ; VGA_G[8]     ;        ; 17.197 ; 17.197 ;        ;
; DPDT_SW[14] ; VGA_G[9]     ;        ; 17.197 ; 17.197 ;        ;
; DPDT_SW[14] ; VGA_R[0]     ;        ; 18.008 ; 18.008 ;        ;
; DPDT_SW[14] ; VGA_R[1]     ;        ; 17.988 ; 17.988 ;        ;
; DPDT_SW[14] ; VGA_R[2]     ;        ; 17.988 ; 17.988 ;        ;
; DPDT_SW[14] ; VGA_R[3]     ;        ; 17.982 ; 17.982 ;        ;
; DPDT_SW[14] ; VGA_R[4]     ;        ; 17.982 ; 17.982 ;        ;
; DPDT_SW[14] ; VGA_R[5]     ;        ; 18.071 ; 18.071 ;        ;
; DPDT_SW[14] ; VGA_R[6]     ;        ; 18.051 ; 18.051 ;        ;
; DPDT_SW[14] ; VGA_R[7]     ;        ; 18.061 ; 18.061 ;        ;
; DPDT_SW[14] ; VGA_R[8]     ;        ; 17.213 ; 17.213 ;        ;
; DPDT_SW[14] ; VGA_R[9]     ;        ; 17.213 ; 17.213 ;        ;
; DPDT_SW[15] ; LED_GREEN[0] ;        ; 17.062 ; 17.062 ;        ;
; DPDT_SW[15] ; VGA_B[0]     ;        ; 16.724 ; 16.724 ;        ;
; DPDT_SW[15] ; VGA_B[1]     ;        ; 16.724 ; 16.724 ;        ;
; DPDT_SW[15] ; VGA_B[2]     ;        ; 16.695 ; 16.695 ;        ;
; DPDT_SW[15] ; VGA_B[3]     ;        ; 16.685 ; 16.685 ;        ;
; DPDT_SW[15] ; VGA_B[4]     ;        ; 16.804 ; 16.804 ;        ;
; DPDT_SW[15] ; VGA_B[5]     ;        ; 16.794 ; 16.794 ;        ;
; DPDT_SW[15] ; VGA_B[6]     ;        ; 16.774 ; 16.774 ;        ;
; DPDT_SW[15] ; VGA_B[7]     ;        ; 16.774 ; 16.774 ;        ;
; DPDT_SW[15] ; VGA_B[8]     ;        ; 16.327 ; 16.327 ;        ;
; DPDT_SW[15] ; VGA_B[9]     ;        ; 16.327 ; 16.327 ;        ;
; DPDT_SW[15] ; VGA_G[0]     ;        ; 17.462 ; 17.462 ;        ;
; DPDT_SW[15] ; VGA_G[1]     ;        ; 17.462 ; 17.462 ;        ;
; DPDT_SW[15] ; VGA_G[2]     ;        ; 17.118 ; 17.118 ;        ;
; DPDT_SW[15] ; VGA_G[3]     ;        ; 17.118 ; 17.118 ;        ;
; DPDT_SW[15] ; VGA_G[4]     ;        ; 17.128 ; 17.128 ;        ;
; DPDT_SW[15] ; VGA_G[5]     ;        ; 17.128 ; 17.128 ;        ;
; DPDT_SW[15] ; VGA_G[6]     ;        ; 17.083 ; 17.083 ;        ;
; DPDT_SW[15] ; VGA_G[7]     ;        ; 17.103 ; 17.103 ;        ;
; DPDT_SW[15] ; VGA_G[8]     ;        ; 17.113 ; 17.113 ;        ;
; DPDT_SW[15] ; VGA_G[9]     ;        ; 17.113 ; 17.113 ;        ;
; DPDT_SW[15] ; VGA_R[0]     ;        ; 17.924 ; 17.924 ;        ;
; DPDT_SW[15] ; VGA_R[1]     ;        ; 17.904 ; 17.904 ;        ;
; DPDT_SW[15] ; VGA_R[2]     ;        ; 17.904 ; 17.904 ;        ;
; DPDT_SW[15] ; VGA_R[3]     ;        ; 17.898 ; 17.898 ;        ;
; DPDT_SW[15] ; VGA_R[4]     ;        ; 17.898 ; 17.898 ;        ;
; DPDT_SW[15] ; VGA_R[5]     ;        ; 17.987 ; 17.987 ;        ;
; DPDT_SW[15] ; VGA_R[6]     ;        ; 17.967 ; 17.967 ;        ;
; DPDT_SW[15] ; VGA_R[7]     ;        ; 17.977 ; 17.977 ;        ;
; DPDT_SW[15] ; VGA_R[8]     ;        ; 17.129 ; 17.129 ;        ;
; DPDT_SW[15] ; VGA_R[9]     ;        ; 17.129 ; 17.129 ;        ;
; DPDT_SW[16] ; LED_GREEN[0] ;        ; 17.285 ; 17.285 ;        ;
; DPDT_SW[16] ; VGA_B[0]     ;        ; 16.947 ; 16.947 ;        ;
; DPDT_SW[16] ; VGA_B[1]     ;        ; 16.947 ; 16.947 ;        ;
; DPDT_SW[16] ; VGA_B[2]     ;        ; 16.918 ; 16.918 ;        ;
; DPDT_SW[16] ; VGA_B[3]     ;        ; 16.908 ; 16.908 ;        ;
; DPDT_SW[16] ; VGA_B[4]     ;        ; 17.027 ; 17.027 ;        ;
; DPDT_SW[16] ; VGA_B[5]     ;        ; 17.017 ; 17.017 ;        ;
; DPDT_SW[16] ; VGA_B[6]     ;        ; 16.997 ; 16.997 ;        ;
; DPDT_SW[16] ; VGA_B[7]     ;        ; 16.997 ; 16.997 ;        ;
; DPDT_SW[16] ; VGA_B[8]     ;        ; 16.550 ; 16.550 ;        ;
; DPDT_SW[16] ; VGA_B[9]     ;        ; 16.550 ; 16.550 ;        ;
; DPDT_SW[16] ; VGA_G[0]     ;        ; 17.685 ; 17.685 ;        ;
; DPDT_SW[16] ; VGA_G[1]     ;        ; 17.685 ; 17.685 ;        ;
; DPDT_SW[16] ; VGA_G[2]     ;        ; 17.341 ; 17.341 ;        ;
; DPDT_SW[16] ; VGA_G[3]     ;        ; 17.341 ; 17.341 ;        ;
; DPDT_SW[16] ; VGA_G[4]     ;        ; 17.351 ; 17.351 ;        ;
; DPDT_SW[16] ; VGA_G[5]     ;        ; 17.351 ; 17.351 ;        ;
; DPDT_SW[16] ; VGA_G[6]     ;        ; 17.306 ; 17.306 ;        ;
; DPDT_SW[16] ; VGA_G[7]     ;        ; 17.326 ; 17.326 ;        ;
; DPDT_SW[16] ; VGA_G[8]     ;        ; 17.336 ; 17.336 ;        ;
; DPDT_SW[16] ; VGA_G[9]     ;        ; 17.336 ; 17.336 ;        ;
; DPDT_SW[16] ; VGA_R[0]     ;        ; 18.147 ; 18.147 ;        ;
; DPDT_SW[16] ; VGA_R[1]     ;        ; 18.127 ; 18.127 ;        ;
; DPDT_SW[16] ; VGA_R[2]     ;        ; 18.127 ; 18.127 ;        ;
; DPDT_SW[16] ; VGA_R[3]     ;        ; 18.121 ; 18.121 ;        ;
; DPDT_SW[16] ; VGA_R[4]     ;        ; 18.121 ; 18.121 ;        ;
; DPDT_SW[16] ; VGA_R[5]     ;        ; 18.210 ; 18.210 ;        ;
; DPDT_SW[16] ; VGA_R[6]     ;        ; 18.190 ; 18.190 ;        ;
; DPDT_SW[16] ; VGA_R[7]     ;        ; 18.200 ; 18.200 ;        ;
; DPDT_SW[16] ; VGA_R[8]     ;        ; 17.352 ; 17.352 ;        ;
; DPDT_SW[16] ; VGA_R[9]     ;        ; 17.352 ; 17.352 ;        ;
; DPDT_SW[17] ; LED_GREEN[0] ;        ; 16.715 ; 16.715 ;        ;
; DPDT_SW[17] ; VGA_B[0]     ;        ; 16.377 ; 16.377 ;        ;
; DPDT_SW[17] ; VGA_B[1]     ;        ; 16.377 ; 16.377 ;        ;
; DPDT_SW[17] ; VGA_B[2]     ;        ; 16.348 ; 16.348 ;        ;
; DPDT_SW[17] ; VGA_B[3]     ;        ; 16.338 ; 16.338 ;        ;
; DPDT_SW[17] ; VGA_B[4]     ;        ; 16.457 ; 16.457 ;        ;
; DPDT_SW[17] ; VGA_B[5]     ;        ; 16.447 ; 16.447 ;        ;
; DPDT_SW[17] ; VGA_B[6]     ;        ; 16.427 ; 16.427 ;        ;
; DPDT_SW[17] ; VGA_B[7]     ;        ; 16.427 ; 16.427 ;        ;
; DPDT_SW[17] ; VGA_B[8]     ;        ; 15.980 ; 15.980 ;        ;
; DPDT_SW[17] ; VGA_B[9]     ;        ; 15.980 ; 15.980 ;        ;
; DPDT_SW[17] ; VGA_G[0]     ;        ; 17.115 ; 17.115 ;        ;
; DPDT_SW[17] ; VGA_G[1]     ;        ; 17.115 ; 17.115 ;        ;
; DPDT_SW[17] ; VGA_G[2]     ;        ; 16.771 ; 16.771 ;        ;
; DPDT_SW[17] ; VGA_G[3]     ;        ; 16.771 ; 16.771 ;        ;
; DPDT_SW[17] ; VGA_G[4]     ;        ; 16.781 ; 16.781 ;        ;
; DPDT_SW[17] ; VGA_G[5]     ;        ; 16.781 ; 16.781 ;        ;
; DPDT_SW[17] ; VGA_G[6]     ;        ; 16.736 ; 16.736 ;        ;
; DPDT_SW[17] ; VGA_G[7]     ;        ; 16.756 ; 16.756 ;        ;
; DPDT_SW[17] ; VGA_G[8]     ;        ; 16.766 ; 16.766 ;        ;
; DPDT_SW[17] ; VGA_G[9]     ;        ; 16.766 ; 16.766 ;        ;
; DPDT_SW[17] ; VGA_R[0]     ;        ; 17.577 ; 17.577 ;        ;
; DPDT_SW[17] ; VGA_R[1]     ;        ; 17.557 ; 17.557 ;        ;
; DPDT_SW[17] ; VGA_R[2]     ;        ; 17.557 ; 17.557 ;        ;
; DPDT_SW[17] ; VGA_R[3]     ;        ; 17.551 ; 17.551 ;        ;
; DPDT_SW[17] ; VGA_R[4]     ;        ; 17.551 ; 17.551 ;        ;
; DPDT_SW[17] ; VGA_R[5]     ;        ; 17.640 ; 17.640 ;        ;
; DPDT_SW[17] ; VGA_R[6]     ;        ; 17.620 ; 17.620 ;        ;
; DPDT_SW[17] ; VGA_R[7]     ;        ; 17.630 ; 17.630 ;        ;
; DPDT_SW[17] ; VGA_R[8]     ;        ; 16.782 ; 16.782 ;        ;
; DPDT_SW[17] ; VGA_R[9]     ;        ; 16.782 ; 16.782 ;        ;
+-------------+--------------+--------+--------+--------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                               ;
+--------------+------------+-------+------+------------+---------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                                                           ;
+--------------+------------+-------+------+------------+---------------------------------------------------------------------------+
; DRAM_DQ[*]   ; OSC_27     ; 4.344 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]  ; OSC_27     ; 4.344 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]  ; OSC_27     ; 4.374 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]  ; OSC_27     ; 4.374 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]  ; OSC_27     ; 4.782 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]  ; OSC_27     ; 4.782 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]  ; OSC_27     ; 4.782 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]  ; OSC_27     ; 4.782 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]  ; OSC_27     ; 4.829 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]  ; OSC_27     ; 4.799 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]  ; OSC_27     ; 4.829 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10] ; OSC_27     ; 4.829 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11] ; OSC_27     ; 4.829 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12] ; OSC_27     ; 4.829 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13] ; OSC_27     ; 4.839 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14] ; OSC_27     ; 4.839 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15] ; OSC_27     ; 4.814 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
+--------------+------------+-------+------+------------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                       ;
+--------------+------------+-------+------+------------+---------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                                                           ;
+--------------+------------+-------+------+------------+---------------------------------------------------------------------------+
; DRAM_DQ[*]   ; OSC_27     ; 4.344 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]  ; OSC_27     ; 4.344 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]  ; OSC_27     ; 4.374 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]  ; OSC_27     ; 4.374 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]  ; OSC_27     ; 4.782 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]  ; OSC_27     ; 4.782 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]  ; OSC_27     ; 4.782 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]  ; OSC_27     ; 4.782 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]  ; OSC_27     ; 4.829 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]  ; OSC_27     ; 4.799 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]  ; OSC_27     ; 4.829 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10] ; OSC_27     ; 4.829 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11] ; OSC_27     ; 4.829 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12] ; OSC_27     ; 4.829 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13] ; OSC_27     ; 4.839 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14] ; OSC_27     ; 4.839 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15] ; OSC_27     ; 4.814 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
+--------------+------------+-------+------+------------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                       ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                           ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------------------+
; DRAM_DQ[*]   ; OSC_27     ; 4.344     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]  ; OSC_27     ; 4.344     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]  ; OSC_27     ; 4.374     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]  ; OSC_27     ; 4.374     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]  ; OSC_27     ; 4.782     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]  ; OSC_27     ; 4.782     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]  ; OSC_27     ; 4.782     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]  ; OSC_27     ; 4.782     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]  ; OSC_27     ; 4.829     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]  ; OSC_27     ; 4.799     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]  ; OSC_27     ; 4.829     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10] ; OSC_27     ; 4.829     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11] ; OSC_27     ; 4.829     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12] ; OSC_27     ; 4.829     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13] ; OSC_27     ; 4.839     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14] ; OSC_27     ; 4.839     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15] ; OSC_27     ; 4.814     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                               ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                           ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------------------+
; DRAM_DQ[*]   ; OSC_27     ; 4.344     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]  ; OSC_27     ; 4.344     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]  ; OSC_27     ; 4.374     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]  ; OSC_27     ; 4.374     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]  ; OSC_27     ; 4.782     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]  ; OSC_27     ; 4.782     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]  ; OSC_27     ; 4.782     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]  ; OSC_27     ; 4.782     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]  ; OSC_27     ; 4.829     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]  ; OSC_27     ; 4.799     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]  ; OSC_27     ; 4.829     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10] ; OSC_27     ; 4.829     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11] ; OSC_27     ; 4.829     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12] ; OSC_27     ; 4.829     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13] ; OSC_27     ; 4.839     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14] ; OSC_27     ; 4.839     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15] ; OSC_27     ; 4.814     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                                           ;
+---------------------------------------------------------------------------+--------+---------------+
; Clock                                                                     ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------+--------+---------------+
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 6.556  ; 0.000         ;
; OSC_50                                                                    ; 17.825 ; 0.000         ;
; TD_CLK                                                                    ; 31.399 ; 0.000         ;
; OSC_27                                                                    ; 33.707 ; 0.000         ;
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 52.393 ; 0.000         ;
+---------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------+
; Fast Model Hold Summary                                                                           ;
+---------------------------------------------------------------------------+-------+---------------+
; Clock                                                                     ; Slack ; End Point TNS ;
+---------------------------------------------------------------------------+-------+---------------+
; TD_CLK                                                                    ; 0.026 ; 0.000         ;
; OSC_27                                                                    ; 0.215 ; 0.000         ;
; OSC_50                                                                    ; 0.215 ; 0.000         ;
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.215 ; 0.000         ;
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.215 ; 0.000         ;
+---------------------------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------+
; Fast Model Recovery Summary                                                                        ;
+---------------------------------------------------------------------------+--------+---------------+
; Clock                                                                     ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------+--------+---------------+
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 3.803  ; 0.000         ;
; OSC_27                                                                    ; 17.730 ; 0.000         ;
+---------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------+
; Fast Model Removal Summary                                                                         ;
+---------------------------------------------------------------------------+--------+---------------+
; Clock                                                                     ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------+--------+---------------+
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 5.216  ; 0.000         ;
; OSC_27                                                                    ; 19.103 ; 0.000         ;
+---------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                                             ;
+---------------------------------------------------------------------------+--------+---------------+
; Clock                                                                     ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------+--------+---------------+
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 2.249  ; 0.000         ;
; OSC_50                                                                    ; 9.000  ; 0.000         ;
; TD_CLK                                                                    ; 16.138 ; 0.000         ;
; OSC_27                                                                    ; 16.391 ; 0.000         ;
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 25.851 ; 0.000         ;
+---------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                         ; To Node                                                                                                                                                           ; Launch Clock                                                              ; Latch Clock                                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; 6.556 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[3]  ; Sdram_Control_4Port:u6|mADDR[16]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.021     ; 2.714      ;
; 6.556 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[3]  ; Sdram_Control_4Port:u6|mADDR[17]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.021     ; 2.714      ;
; 6.556 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0]  ; Sdram_Control_4Port:u6|mADDR[16]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.021     ; 2.714      ;
; 6.556 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0]  ; Sdram_Control_4Port:u6|mADDR[17]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.021     ; 2.714      ;
; 6.580 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[3]  ; Sdram_Control_4Port:u6|mADDR[13]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.014     ; 2.697      ;
; 6.580 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0]  ; Sdram_Control_4Port:u6|mADDR[13]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.014     ; 2.697      ;
; 6.581 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[3]  ; Sdram_Control_4Port:u6|mADDR[11]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.014     ; 2.696      ;
; 6.581 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0]  ; Sdram_Control_4Port:u6|mADDR[11]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.014     ; 2.696      ;
; 6.583 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[3]  ; Sdram_Control_4Port:u6|mADDR[10]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.014     ; 2.694      ;
; 6.583 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0]  ; Sdram_Control_4Port:u6|mADDR[10]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.014     ; 2.694      ;
; 6.584 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[3]  ; Sdram_Control_4Port:u6|mADDR[9]                                                                                                                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.014     ; 2.693      ;
; 6.584 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[3]  ; Sdram_Control_4Port:u6|mADDR[12]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.014     ; 2.693      ;
; 6.584 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0]  ; Sdram_Control_4Port:u6|mADDR[9]                                                                                                                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.014     ; 2.693      ;
; 6.584 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0]  ; Sdram_Control_4Port:u6|mADDR[12]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.014     ; 2.693      ;
; 6.585 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[3]  ; Sdram_Control_4Port:u6|mADDR[8]                                                                                                                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.014     ; 2.692      ;
; 6.585 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[3]  ; Sdram_Control_4Port:u6|mADDR[14]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.014     ; 2.692      ;
; 6.585 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0]  ; Sdram_Control_4Port:u6|mADDR[8]                                                                                                                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.014     ; 2.692      ;
; 6.585 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0]  ; Sdram_Control_4Port:u6|mADDR[14]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.014     ; 2.692      ;
; 6.586 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[3]  ; Sdram_Control_4Port:u6|mADDR[15]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.014     ; 2.691      ;
; 6.586 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0]  ; Sdram_Control_4Port:u6|mADDR[15]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.014     ; 2.691      ;
; 6.602 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[4]  ; Sdram_Control_4Port:u6|mADDR[16]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.025     ; 2.664      ;
; 6.602 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[4]  ; Sdram_Control_4Port:u6|mADDR[17]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.025     ; 2.664      ;
; 6.603 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[3]  ; Sdram_Control_4Port:u6|mADDR[7]                                                                                                                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.021     ; 2.667      ;
; 6.603 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0]  ; Sdram_Control_4Port:u6|mADDR[7]                                                                                                                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.021     ; 2.667      ;
; 6.604 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[3]  ; Sdram_Control_4Port:u6|mADDR[18]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.021     ; 2.666      ;
; 6.604 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0]  ; Sdram_Control_4Port:u6|mADDR[18]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.021     ; 2.666      ;
; 6.606 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[3]  ; Sdram_Control_4Port:u6|mADDR[21]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.021     ; 2.664      ;
; 6.606 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0]  ; Sdram_Control_4Port:u6|mADDR[21]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.021     ; 2.664      ;
; 6.612 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[3]  ; Sdram_Control_4Port:u6|mADDR[19]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.021     ; 2.658      ;
; 6.612 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0]  ; Sdram_Control_4Port:u6|mADDR[19]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.021     ; 2.658      ;
; 6.623 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[2]  ; Sdram_Control_4Port:u6|mADDR[16]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.020     ; 2.648      ;
; 6.623 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[2]  ; Sdram_Control_4Port:u6|mADDR[17]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.020     ; 2.648      ;
; 6.626 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[5]  ; Sdram_Control_4Port:u6|mADDR[16]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.025     ; 2.640      ;
; 6.626 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[5]  ; Sdram_Control_4Port:u6|mADDR[17]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.025     ; 2.640      ;
; 6.626 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[4]  ; Sdram_Control_4Port:u6|mADDR[13]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 2.647      ;
; 6.627 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[4]  ; Sdram_Control_4Port:u6|mADDR[11]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 2.646      ;
; 6.629 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[4]  ; Sdram_Control_4Port:u6|mADDR[10]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 2.644      ;
; 6.630 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[4]  ; Sdram_Control_4Port:u6|mADDR[9]                                                                                                                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 2.643      ;
; 6.630 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[4]  ; Sdram_Control_4Port:u6|mADDR[12]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 2.643      ;
; 6.631 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[4]  ; Sdram_Control_4Port:u6|mADDR[8]                                                                                                                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 2.642      ;
; 6.631 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[4]  ; Sdram_Control_4Port:u6|mADDR[14]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 2.642      ;
; 6.632 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[4]  ; Sdram_Control_4Port:u6|mADDR[15]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 2.641      ;
; 6.647 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[2]  ; Sdram_Control_4Port:u6|mADDR[13]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.013     ; 2.631      ;
; 6.648 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[2]  ; Sdram_Control_4Port:u6|mADDR[11]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.013     ; 2.630      ;
; 6.649 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[4]  ; Sdram_Control_4Port:u6|mADDR[7]                                                                                                                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.025     ; 2.617      ;
; 6.650 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0]  ; Sdram_Control_4Port:u6|mADDR[16]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.021     ; 2.620      ;
; 6.650 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0]  ; Sdram_Control_4Port:u6|mADDR[17]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.021     ; 2.620      ;
; 6.650 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[5]  ; Sdram_Control_4Port:u6|mADDR[13]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 2.623      ;
; 6.650 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[2]  ; Sdram_Control_4Port:u6|mADDR[10]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.013     ; 2.628      ;
; 6.650 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[4]  ; Sdram_Control_4Port:u6|mADDR[18]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.025     ; 2.616      ;
; 6.651 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[3] ; Sdram_Control_4Port:u6|mADDR[22]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.028     ; 2.612      ;
; 6.651 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[3] ; Sdram_Control_4Port:u6|mADDR[20]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.028     ; 2.612      ;
; 6.651 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[5]  ; Sdram_Control_4Port:u6|mADDR[11]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 2.622      ;
; 6.651 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[2]  ; Sdram_Control_4Port:u6|mADDR[9]                                                                                                                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.013     ; 2.627      ;
; 6.651 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[2]  ; Sdram_Control_4Port:u6|mADDR[12]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.013     ; 2.627      ;
; 6.652 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[5]  ; Sdram_Control_4Port:u6|mADDR[16]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 2.621      ;
; 6.652 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[5]  ; Sdram_Control_4Port:u6|mADDR[17]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 2.621      ;
; 6.652 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[2]  ; Sdram_Control_4Port:u6|mADDR[8]                                                                                                                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.013     ; 2.626      ;
; 6.652 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[2]  ; Sdram_Control_4Port:u6|mADDR[14]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.013     ; 2.626      ;
; 6.652 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[4]  ; Sdram_Control_4Port:u6|mADDR[21]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.025     ; 2.614      ;
; 6.653 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[5]  ; Sdram_Control_4Port:u6|mADDR[10]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 2.620      ;
; 6.653 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[2]  ; Sdram_Control_4Port:u6|mADDR[15]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.013     ; 2.625      ;
; 6.653 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0]  ; Sdram_Control_4Port:u6|mADDR[22]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.031     ; 2.607      ;
; 6.653 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0]  ; Sdram_Control_4Port:u6|mADDR[20]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.031     ; 2.607      ;
; 6.654 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[5]  ; Sdram_Control_4Port:u6|mADDR[9]                                                                                                                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 2.619      ;
; 6.654 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[5]  ; Sdram_Control_4Port:u6|mADDR[12]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 2.619      ;
; 6.655 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[5]  ; Sdram_Control_4Port:u6|mADDR[8]                                                                                                                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 2.618      ;
; 6.655 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[5]  ; Sdram_Control_4Port:u6|mADDR[14]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 2.618      ;
; 6.656 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[3] ; Sdram_Control_4Port:u6|mADDR[7]                                                                                                                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.028     ; 2.607      ;
; 6.656 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[3] ; Sdram_Control_4Port:u6|mADDR[16]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.028     ; 2.607      ;
; 6.656 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[3] ; Sdram_Control_4Port:u6|mADDR[17]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.028     ; 2.607      ;
; 6.656 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[3] ; Sdram_Control_4Port:u6|mADDR[18]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.028     ; 2.607      ;
; 6.656 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[3] ; Sdram_Control_4Port:u6|mADDR[19]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.028     ; 2.607      ;
; 6.656 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[3] ; Sdram_Control_4Port:u6|mADDR[21]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.028     ; 2.607      ;
; 6.656 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[5]  ; Sdram_Control_4Port:u6|mADDR[15]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.018     ; 2.617      ;
; 6.656 ; Sdram_Control_4Port:u6|ST[9]                                                                                                      ; Sdram_Control_4Port:u6|mADDR[22]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.038     ; 2.597      ;
; 6.656 ; Sdram_Control_4Port:u6|ST[9]                                                                                                      ; Sdram_Control_4Port:u6|mADDR[20]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.038     ; 2.597      ;
; 6.658 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[4]  ; Sdram_Control_4Port:u6|mADDR[19]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.025     ; 2.608      ;
; 6.658 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0]  ; Sdram_Control_4Port:u6|mADDR[7]                                                                                                                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.031     ; 2.602      ;
; 6.658 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0]  ; Sdram_Control_4Port:u6|mADDR[16]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.031     ; 2.602      ;
; 6.658 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0]  ; Sdram_Control_4Port:u6|mADDR[17]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.031     ; 2.602      ;
; 6.658 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0]  ; Sdram_Control_4Port:u6|mADDR[18]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.031     ; 2.602      ;
; 6.658 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0]  ; Sdram_Control_4Port:u6|mADDR[19]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.031     ; 2.602      ;
; 6.658 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0]  ; Sdram_Control_4Port:u6|mADDR[21]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.031     ; 2.602      ;
; 6.661 ; Sdram_Control_4Port:u6|ST[9]                                                                                                      ; Sdram_Control_4Port:u6|mADDR[7]                                                                                                                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.038     ; 2.592      ;
; 6.661 ; Sdram_Control_4Port:u6|ST[9]                                                                                                      ; Sdram_Control_4Port:u6|mADDR[16]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.038     ; 2.592      ;
; 6.661 ; Sdram_Control_4Port:u6|ST[9]                                                                                                      ; Sdram_Control_4Port:u6|mADDR[17]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.038     ; 2.592      ;
; 6.661 ; Sdram_Control_4Port:u6|ST[9]                                                                                                      ; Sdram_Control_4Port:u6|mADDR[18]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.038     ; 2.592      ;
; 6.661 ; Sdram_Control_4Port:u6|ST[9]                                                                                                      ; Sdram_Control_4Port:u6|mADDR[19]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.038     ; 2.592      ;
; 6.661 ; Sdram_Control_4Port:u6|ST[9]                                                                                                      ; Sdram_Control_4Port:u6|mADDR[21]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.038     ; 2.592      ;
; 6.665 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[4]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.041      ; 2.634      ;
; 6.665 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[4]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.041      ; 2.634      ;
; 6.665 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[4]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.041      ; 2.634      ;
; 6.665 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[4]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.041      ; 2.634      ;
; 6.665 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[4]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.041      ; 2.634      ;
; 6.665 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[4]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.041      ; 2.634      ;
; 6.665 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[4]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; 0.041      ; 2.634      ;
; 6.668 ; Sdram_Control_4Port:u6|ST[8]                                                                                                      ; Sdram_Control_4Port:u6|mADDR[22]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.038     ; 2.585      ;
; 6.668 ; Sdram_Control_4Port:u6|ST[8]                                                                                                      ; Sdram_Control_4Port:u6|mADDR[20]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.038     ; 2.585      ;
; 6.669 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[1]  ; Sdram_Control_4Port:u6|mADDR[16]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259        ; -0.021     ; 2.601      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'OSC_50'                                                                                                       ;
+--------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; 17.825 ; counter_1ms[12]         ; BTN_a                   ; OSC_50       ; OSC_50      ; 20.000       ; 0.021      ; 2.228      ;
; 17.861 ; counter_1ms[13]         ; BTN_a                   ; OSC_50       ; OSC_50      ; 20.000       ; 0.021      ; 2.192      ;
; 17.902 ; counter_1ms[23]         ; BTN_a                   ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 2.130      ;
; 17.937 ; counter_ones[0]         ; counter_1ms[24]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.002     ; 2.093      ;
; 17.944 ; counter_ones[0]         ; counter_1ms[16]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.023     ; 2.065      ;
; 17.954 ; counter_1ms[16]         ; BTN_a                   ; OSC_50       ; OSC_50      ; 20.000       ; 0.021      ; 2.099      ;
; 17.956 ; counter_1ms[24]         ; BTN_a                   ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 2.076      ;
; 17.960 ; counter_ones[1]         ; counter_1ms[24]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.002     ; 2.070      ;
; 17.967 ; counter_ones[1]         ; counter_1ms[16]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.023     ; 2.042      ;
; 17.985 ; counter_1ms[22]         ; BTN_a                   ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 2.047      ;
; 18.006 ; counter_1ms[25]         ; BTN_a                   ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 2.026      ;
; 18.007 ; counter_ones[0]         ; counter_1ms[22]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.002     ; 2.023      ;
; 18.025 ; counter_1ms[19]         ; BTN_a                   ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 2.007      ;
; 18.030 ; counter_ones[0]         ; counter_1ms[21]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.002     ; 2.000      ;
; 18.030 ; counter_ones[1]         ; counter_1ms[22]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.002     ; 2.000      ;
; 18.053 ; counter_ones[0]         ; counter_1ms[20]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.002     ; 1.977      ;
; 18.053 ; counter_ones[1]         ; counter_1ms[21]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.002     ; 1.977      ;
; 18.061 ; counter_1ms[12]         ; counter_1ms[12]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.971      ;
; 18.062 ; counter_1ms[12]         ; counter_1ms[13]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.970      ;
; 18.065 ; counter_1ms[12]         ; counter_1ms[16]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.967      ;
; 18.069 ; counter_ones[16]        ; seconds_ones[3]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.001     ; 1.962      ;
; 18.076 ; counter_ones[1]         ; counter_1ms[20]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.002     ; 1.954      ;
; 18.083 ; counter_ones[0]         ; counter_1ms[19]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.002     ; 1.947      ;
; 18.097 ; counter_1ms[13]         ; counter_1ms[12]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.935      ;
; 18.098 ; counter_ones[0]         ; counter_1ms[13]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.023     ; 1.911      ;
; 18.098 ; counter_1ms[13]         ; counter_1ms[13]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.934      ;
; 18.100 ; counter_ones[0]         ; counter_1ms[12]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.023     ; 1.909      ;
; 18.101 ; Reset_Delay:u3|Cont[8]  ; Reset_Delay:u3|Cont[8]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.931      ;
; 18.101 ; Reset_Delay:u3|Cont[8]  ; Reset_Delay:u3|Cont[9]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.931      ;
; 18.101 ; Reset_Delay:u3|Cont[8]  ; Reset_Delay:u3|Cont[10] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.931      ;
; 18.101 ; Reset_Delay:u3|Cont[8]  ; Reset_Delay:u3|Cont[7]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.931      ;
; 18.101 ; Reset_Delay:u3|Cont[8]  ; Reset_Delay:u3|Cont[4]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.931      ;
; 18.101 ; Reset_Delay:u3|Cont[8]  ; Reset_Delay:u3|Cont[6]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.931      ;
; 18.101 ; Reset_Delay:u3|Cont[8]  ; Reset_Delay:u3|Cont[5]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.931      ;
; 18.101 ; Reset_Delay:u3|Cont[8]  ; Reset_Delay:u3|Cont[3]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.931      ;
; 18.101 ; Reset_Delay:u3|Cont[8]  ; Reset_Delay:u3|Cont[2]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.931      ;
; 18.101 ; Reset_Delay:u3|Cont[8]  ; Reset_Delay:u3|Cont[1]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.931      ;
; 18.101 ; counter_1ms[13]         ; counter_1ms[16]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.931      ;
; 18.104 ; counter_ones[16]        ; seconds_ones[2]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.001     ; 1.927      ;
; 18.106 ; counter_ones[1]         ; counter_1ms[19]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.002     ; 1.924      ;
; 18.110 ; counter_ones[0]         ; counter_ones[25]        ; OSC_50       ; OSC_50      ; 20.000       ; -0.005     ; 1.917      ;
; 18.116 ; counter_1ms[18]         ; BTN_a                   ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.916      ;
; 18.121 ; counter_ones[0]         ; counter_1ms[18]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.002     ; 1.909      ;
; 18.121 ; counter_ones[1]         ; counter_1ms[13]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.023     ; 1.888      ;
; 18.123 ; counter_ones[1]         ; counter_1ms[12]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.023     ; 1.886      ;
; 18.124 ; Reset_Delay:u3|Cont[14] ; Reset_Delay:u3|Cont[8]  ; OSC_50       ; OSC_50      ; 20.000       ; -0.005     ; 1.903      ;
; 18.124 ; Reset_Delay:u3|Cont[14] ; Reset_Delay:u3|Cont[9]  ; OSC_50       ; OSC_50      ; 20.000       ; -0.005     ; 1.903      ;
; 18.124 ; Reset_Delay:u3|Cont[14] ; Reset_Delay:u3|Cont[10] ; OSC_50       ; OSC_50      ; 20.000       ; -0.005     ; 1.903      ;
; 18.124 ; Reset_Delay:u3|Cont[14] ; Reset_Delay:u3|Cont[7]  ; OSC_50       ; OSC_50      ; 20.000       ; -0.005     ; 1.903      ;
; 18.124 ; Reset_Delay:u3|Cont[14] ; Reset_Delay:u3|Cont[4]  ; OSC_50       ; OSC_50      ; 20.000       ; -0.005     ; 1.903      ;
; 18.124 ; Reset_Delay:u3|Cont[14] ; Reset_Delay:u3|Cont[6]  ; OSC_50       ; OSC_50      ; 20.000       ; -0.005     ; 1.903      ;
; 18.124 ; Reset_Delay:u3|Cont[14] ; Reset_Delay:u3|Cont[5]  ; OSC_50       ; OSC_50      ; 20.000       ; -0.005     ; 1.903      ;
; 18.124 ; Reset_Delay:u3|Cont[14] ; Reset_Delay:u3|Cont[3]  ; OSC_50       ; OSC_50      ; 20.000       ; -0.005     ; 1.903      ;
; 18.124 ; Reset_Delay:u3|Cont[14] ; Reset_Delay:u3|Cont[2]  ; OSC_50       ; OSC_50      ; 20.000       ; -0.005     ; 1.903      ;
; 18.124 ; Reset_Delay:u3|Cont[14] ; Reset_Delay:u3|Cont[1]  ; OSC_50       ; OSC_50      ; 20.000       ; -0.005     ; 1.903      ;
; 18.129 ; counter_1ms[26]         ; BTN_a                   ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.903      ;
; 18.138 ; counter_1ms[23]         ; counter_1ms[12]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.021     ; 1.873      ;
; 18.138 ; Reset_Delay:u3|Cont[7]  ; Reset_Delay:u3|Cont[8]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.894      ;
; 18.138 ; Reset_Delay:u3|Cont[7]  ; Reset_Delay:u3|Cont[9]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.894      ;
; 18.138 ; Reset_Delay:u3|Cont[7]  ; Reset_Delay:u3|Cont[10] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.894      ;
; 18.138 ; Reset_Delay:u3|Cont[7]  ; Reset_Delay:u3|Cont[7]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.894      ;
; 18.138 ; Reset_Delay:u3|Cont[7]  ; Reset_Delay:u3|Cont[4]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.894      ;
; 18.138 ; Reset_Delay:u3|Cont[7]  ; Reset_Delay:u3|Cont[6]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.894      ;
; 18.138 ; Reset_Delay:u3|Cont[7]  ; Reset_Delay:u3|Cont[5]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.894      ;
; 18.138 ; Reset_Delay:u3|Cont[7]  ; Reset_Delay:u3|Cont[3]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.894      ;
; 18.138 ; Reset_Delay:u3|Cont[7]  ; Reset_Delay:u3|Cont[2]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.894      ;
; 18.138 ; Reset_Delay:u3|Cont[7]  ; Reset_Delay:u3|Cont[1]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.894      ;
; 18.139 ; counter_ones[16]        ; seconds_ones[1]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.001     ; 1.892      ;
; 18.139 ; counter_1ms[23]         ; counter_1ms[13]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.021     ; 1.872      ;
; 18.142 ; counter_1ms[23]         ; counter_1ms[16]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.021     ; 1.869      ;
; 18.143 ; counter_1ms[12]         ; counter_1ms[24]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.021      ; 1.910      ;
; 18.143 ; counter_1ms[12]         ; counter_1ms[22]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.021      ; 1.910      ;
; 18.144 ; counter_ones[1]         ; counter_1ms[18]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.002     ; 1.886      ;
; 18.147 ; counter_1ms[12]         ; counter_1ms[14]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.021      ; 1.906      ;
; 18.148 ; counter_1ms[12]         ; counter_1ms[11]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.021      ; 1.905      ;
; 18.148 ; counter_1ms[10]         ; BTN_a                   ; OSC_50       ; OSC_50      ; 20.000       ; -0.004     ; 1.880      ;
; 18.148 ; counter_1ms[12]         ; counter_1ms[21]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.021      ; 1.905      ;
; 18.149 ; counter_1ms[12]         ; counter_1ms[20]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.021      ; 1.904      ;
; 18.149 ; counter_1ms[12]         ; counter_1ms[19]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.021      ; 1.904      ;
; 18.149 ; counter_1ms[12]         ; counter_1ms[18]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.021      ; 1.904      ;
; 18.151 ; Reset_Delay:u3|Cont[4]  ; Reset_Delay:u3|Cont[8]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.881      ;
; 18.151 ; Reset_Delay:u3|Cont[4]  ; Reset_Delay:u3|Cont[9]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.881      ;
; 18.151 ; Reset_Delay:u3|Cont[4]  ; Reset_Delay:u3|Cont[10] ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.881      ;
; 18.151 ; Reset_Delay:u3|Cont[4]  ; Reset_Delay:u3|Cont[7]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.881      ;
; 18.151 ; Reset_Delay:u3|Cont[4]  ; Reset_Delay:u3|Cont[4]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.881      ;
; 18.151 ; Reset_Delay:u3|Cont[4]  ; Reset_Delay:u3|Cont[6]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.881      ;
; 18.151 ; Reset_Delay:u3|Cont[4]  ; Reset_Delay:u3|Cont[5]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.881      ;
; 18.151 ; Reset_Delay:u3|Cont[4]  ; Reset_Delay:u3|Cont[3]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.881      ;
; 18.151 ; Reset_Delay:u3|Cont[4]  ; Reset_Delay:u3|Cont[2]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.881      ;
; 18.151 ; Reset_Delay:u3|Cont[4]  ; Reset_Delay:u3|Cont[1]  ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.881      ;
; 18.159 ; counter_1ms[9]          ; BTN_a                   ; OSC_50       ; OSC_50      ; 20.000       ; -0.004     ; 1.869      ;
; 18.160 ; counter_ones[14]        ; seconds_ones[3]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.000      ; 1.872      ;
; 18.160 ; counter_ones[1]         ; counter_ones[25]        ; OSC_50       ; OSC_50      ; 20.000       ; -0.005     ; 1.867      ;
; 18.161 ; counter_ones[17]        ; seconds_ones[3]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.002     ; 1.869      ;
; 18.163 ; counter_1ms[2]          ; counter_1ms[24]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.004     ; 1.865      ;
; 18.169 ; counter_ones[0]         ; counter_1ms[26]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.002     ; 1.861      ;
; 18.170 ; counter_1ms[2]          ; counter_1ms[16]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.025     ; 1.837      ;
; 18.172 ; counter_ones[6]         ; seconds_ones[3]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.006     ; 1.854      ;
; 18.179 ; counter_ones[0]         ; counter_ones[23]        ; OSC_50       ; OSC_50      ; 20.000       ; -0.005     ; 1.848      ;
; 18.179 ; counter_1ms[13]         ; counter_1ms[24]         ; OSC_50       ; OSC_50      ; 20.000       ; 0.021      ; 1.874      ;
+--------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'TD_CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                 ; To Node                                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 31.399 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[0]                                                        ; ITU_656_Decoder:u4|Data_Valid                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.323      ; 5.993      ;
; 31.435 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[1]                                                        ; ITU_656_Decoder:u4|Data_Valid                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.323      ; 5.957      ;
; 31.468 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[4]                                                    ; ITU_656_Decoder:u4|Data_Valid                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.321      ; 5.922      ;
; 31.486 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFDenominator[2]                                                  ; ITU_656_Decoder:u4|Data_Valid                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.321      ; 5.904      ;
; 31.487 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[2]                                                        ; ITU_656_Decoder:u4|Data_Valid                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.323      ; 5.905      ;
; 31.525 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[3]                                                        ; ITU_656_Decoder:u4|Data_Valid                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.323      ; 5.867      ;
; 31.995 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[0]                                                        ; ITU_656_Decoder:u4|YCbCr[3]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.330      ; 5.404      ;
; 32.031 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[1]                                                        ; ITU_656_Decoder:u4|YCbCr[3]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.330      ; 5.368      ;
; 32.064 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[4]                                                    ; ITU_656_Decoder:u4|YCbCr[3]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.328      ; 5.333      ;
; 32.082 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFDenominator[2]                                                  ; ITU_656_Decoder:u4|YCbCr[3]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.328      ; 5.315      ;
; 32.083 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[2]                                                        ; ITU_656_Decoder:u4|YCbCr[3]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.330      ; 5.316      ;
; 32.113 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[0]                                                        ; ITU_656_Decoder:u4|YCbCr[0]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.330      ; 5.286      ;
; 32.113 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[0]                                                        ; ITU_656_Decoder:u4|YCbCr[2]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.330      ; 5.286      ;
; 32.114 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[0]                                                        ; ITU_656_Decoder:u4|YCbCr[4]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.330      ; 5.285      ;
; 32.114 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[0]                                                        ; ITU_656_Decoder:u4|YCbCr[5]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.330      ; 5.285      ;
; 32.116 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[0]                                                        ; ITU_656_Decoder:u4|YCbCr[6]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.330      ; 5.283      ;
; 32.116 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[0]                                                        ; ITU_656_Decoder:u4|YCbCr[7]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.330      ; 5.283      ;
; 32.117 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[0]                                                        ; ITU_656_Decoder:u4|YCbCr[1]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.330      ; 5.282      ;
; 32.121 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[3]                                                        ; ITU_656_Decoder:u4|YCbCr[3]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.330      ; 5.278      ;
; 32.149 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[1]                                                        ; ITU_656_Decoder:u4|YCbCr[0]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.330      ; 5.250      ;
; 32.149 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[1]                                                        ; ITU_656_Decoder:u4|YCbCr[2]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.330      ; 5.250      ;
; 32.150 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[1]                                                        ; ITU_656_Decoder:u4|YCbCr[4]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.330      ; 5.249      ;
; 32.150 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[1]                                                        ; ITU_656_Decoder:u4|YCbCr[5]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.330      ; 5.249      ;
; 32.152 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[1]                                                        ; ITU_656_Decoder:u4|YCbCr[6]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.330      ; 5.247      ;
; 32.152 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[1]                                                        ; ITU_656_Decoder:u4|YCbCr[7]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.330      ; 5.247      ;
; 32.153 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[1]                                                        ; ITU_656_Decoder:u4|YCbCr[1]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.330      ; 5.246      ;
; 32.182 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[4]                                                    ; ITU_656_Decoder:u4|YCbCr[0]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.328      ; 5.215      ;
; 32.182 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[4]                                                    ; ITU_656_Decoder:u4|YCbCr[2]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.328      ; 5.215      ;
; 32.183 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[4]                                                    ; ITU_656_Decoder:u4|YCbCr[4]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.328      ; 5.214      ;
; 32.183 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[4]                                                    ; ITU_656_Decoder:u4|YCbCr[5]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.328      ; 5.214      ;
; 32.185 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[4]                                                    ; ITU_656_Decoder:u4|YCbCr[6]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.328      ; 5.212      ;
; 32.185 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[4]                                                    ; ITU_656_Decoder:u4|YCbCr[7]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.328      ; 5.212      ;
; 32.186 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[4]                                                    ; ITU_656_Decoder:u4|YCbCr[1]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.328      ; 5.211      ;
; 32.200 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFDenominator[2]                                                  ; ITU_656_Decoder:u4|YCbCr[0]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.328      ; 5.197      ;
; 32.200 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFDenominator[2]                                                  ; ITU_656_Decoder:u4|YCbCr[2]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.328      ; 5.197      ;
; 32.201 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[2]                                                        ; ITU_656_Decoder:u4|YCbCr[0]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.330      ; 5.198      ;
; 32.201 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[2]                                                        ; ITU_656_Decoder:u4|YCbCr[2]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.330      ; 5.198      ;
; 32.201 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFDenominator[2]                                                  ; ITU_656_Decoder:u4|YCbCr[4]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.328      ; 5.196      ;
; 32.201 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFDenominator[2]                                                  ; ITU_656_Decoder:u4|YCbCr[5]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.328      ; 5.196      ;
; 32.202 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[2]                                                        ; ITU_656_Decoder:u4|YCbCr[4]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.330      ; 5.197      ;
; 32.202 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[2]                                                        ; ITU_656_Decoder:u4|YCbCr[5]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.330      ; 5.197      ;
; 32.203 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFDenominator[2]                                                  ; ITU_656_Decoder:u4|YCbCr[6]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.328      ; 5.194      ;
; 32.203 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFDenominator[2]                                                  ; ITU_656_Decoder:u4|YCbCr[7]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.328      ; 5.194      ;
; 32.204 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[2]                                                        ; ITU_656_Decoder:u4|YCbCr[6]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.330      ; 5.195      ;
; 32.204 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[2]                                                        ; ITU_656_Decoder:u4|YCbCr[7]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.330      ; 5.195      ;
; 32.204 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFDenominator[2]                                                  ; ITU_656_Decoder:u4|YCbCr[1]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.328      ; 5.193      ;
; 32.205 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[2]                                                        ; ITU_656_Decoder:u4|YCbCr[1]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.330      ; 5.194      ;
; 32.239 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[3]                                                        ; ITU_656_Decoder:u4|YCbCr[0]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.330      ; 5.160      ;
; 32.239 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[3]                                                        ; ITU_656_Decoder:u4|YCbCr[2]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.330      ; 5.160      ;
; 32.240 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[3]                                                        ; ITU_656_Decoder:u4|YCbCr[4]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.330      ; 5.159      ;
; 32.240 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[3]                                                        ; ITU_656_Decoder:u4|YCbCr[5]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.330      ; 5.159      ;
; 32.242 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[3]                                                        ; ITU_656_Decoder:u4|YCbCr[6]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.330      ; 5.157      ;
; 32.242 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[3]                                                        ; ITU_656_Decoder:u4|YCbCr[7]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.330      ; 5.157      ;
; 32.243 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[3]                                                        ; ITU_656_Decoder:u4|YCbCr[1]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.330      ; 5.156      ;
; 32.250 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[3]                                                    ; ITU_656_Decoder:u4|Data_Valid                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.321      ; 5.140      ;
; 32.846 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[3]                                                    ; ITU_656_Decoder:u4|YCbCr[3]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.328      ; 4.551      ;
; 32.964 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[3]                                                    ; ITU_656_Decoder:u4|YCbCr[0]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.328      ; 4.433      ;
; 32.964 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[3]                                                    ; ITU_656_Decoder:u4|YCbCr[2]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.328      ; 4.433      ;
; 32.965 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[3]                                                    ; ITU_656_Decoder:u4|YCbCr[4]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.328      ; 4.432      ;
; 32.965 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[3]                                                    ; ITU_656_Decoder:u4|YCbCr[5]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.328      ; 4.432      ;
; 32.967 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[3]                                                    ; ITU_656_Decoder:u4|YCbCr[6]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.328      ; 4.430      ;
; 32.967 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[3]                                                    ; ITU_656_Decoder:u4|YCbCr[7]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.328      ; 4.430      ;
; 32.968 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[3]                                                    ; ITU_656_Decoder:u4|YCbCr[1]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.328      ; 4.429      ;
; 33.309 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[2]                                                    ; ITU_656_Decoder:u4|Data_Valid                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.335      ; 4.095      ;
; 33.905 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[2]                                                    ; ITU_656_Decoder:u4|YCbCr[3]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.342      ; 3.506      ;
; 34.023 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[2]                                                    ; ITU_656_Decoder:u4|YCbCr[0]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.342      ; 3.388      ;
; 34.023 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[2]                                                    ; ITU_656_Decoder:u4|YCbCr[2]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.342      ; 3.388      ;
; 34.024 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[2]                                                    ; ITU_656_Decoder:u4|YCbCr[4]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.342      ; 3.387      ;
; 34.024 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[2]                                                    ; ITU_656_Decoder:u4|YCbCr[5]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.342      ; 3.387      ;
; 34.026 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[2]                                                    ; ITU_656_Decoder:u4|YCbCr[6]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.342      ; 3.385      ;
; 34.026 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[2]                                                    ; ITU_656_Decoder:u4|YCbCr[7]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.342      ; 3.385      ;
; 34.027 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[2]                                                    ; ITU_656_Decoder:u4|YCbCr[1]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.342      ; 3.384      ;
; 34.358 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2]                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.000      ; 2.711      ;
; 34.359 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2]                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.000      ; 2.710      ;
; 34.383 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                                              ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.013      ; 2.699      ;
; 34.384 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                                              ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.013      ; 2.698      ;
; 34.404 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2]                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.013     ; 2.652      ;
; 34.429 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                                              ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.000      ; 2.640      ;
; 34.448 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[1]                                                    ; ITU_656_Decoder:u4|Data_Valid                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.335      ; 2.956      ;
; 34.511 ; ITU_656_Decoder:u4|Cont[14]                                                                                                                                                               ; ITU_656_Decoder:u4|Cont[17]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.000      ; 2.558      ;
; 34.523 ; ITU_656_Decoder:u4|Cont[13]                                                                                                                                                               ; ITU_656_Decoder:u4|Cont[17]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.000      ; 2.546      ;
; 34.526 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4]                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.000      ; 2.543      ;
; 34.527 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4]                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; 0.000      ; 2.542      ;
; 34.572 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4]                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.013     ; 2.484      ;
; 34.578 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6]                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.305     ; 2.186      ;
; 34.579 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6]                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                               ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.305     ; 2.185      ;
; 34.580 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_memory_reg0  ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.018     ; 2.438      ;
; 34.580 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_memory_reg0  ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.018     ; 2.438      ;
; 34.580 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_memory_reg0  ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.018     ; 2.438      ;
; 34.580 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_memory_reg0  ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.018     ; 2.438      ;
; 34.580 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_memory_reg0  ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.018     ; 2.438      ;
; 34.580 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg5 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_memory_reg0  ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.018     ; 2.438      ;
; 34.580 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg6 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0  ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.018     ; 2.438      ;
; 34.580 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg7 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0  ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.018     ; 2.438      ;
; 34.580 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg8 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_memory_reg0  ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.018     ; 2.438      ;
; 34.580 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_memory_reg0  ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.018     ; 2.438      ;
; 34.580 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0 ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.018     ; 2.438      ;
; 34.580 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg2 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0 ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.018     ; 2.438      ;
; 34.580 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg3 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0 ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.018     ; 2.438      ;
; 34.580 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg4 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_memory_reg0 ; TD_CLK       ; TD_CLK      ; 37.037       ; -0.018     ; 2.438      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'OSC_27'                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                       ; To Node                                                                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 33.707 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10~DATAOUT1 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[26]                                                                                           ; OSC_27       ; OSC_27      ; 37.037       ; -0.053     ; 3.309      ;
; 33.712 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10~DATAOUT1 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[26]                                                                                           ; OSC_27       ; OSC_27      ; 37.037       ; -0.039     ; 3.318      ;
; 33.742 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10~DATAOUT1 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[25]                                                                                           ; OSC_27       ; OSC_27      ; 37.037       ; -0.053     ; 3.274      ;
; 33.747 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10~DATAOUT1 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[25]                                                                                           ; OSC_27       ; OSC_27      ; 37.037       ; -0.039     ; 3.283      ;
; 33.761 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10          ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[26]                                                                                           ; OSC_27       ; OSC_27      ; 37.037       ; -0.034     ; 3.274      ;
; 33.777 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10~DATAOUT1 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[24]                                                                                           ; OSC_27       ; OSC_27      ; 37.037       ; -0.053     ; 3.239      ;
; 33.782 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10~DATAOUT1 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[24]                                                                                           ; OSC_27       ; OSC_27      ; 37.037       ; -0.039     ; 3.248      ;
; 33.796 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10          ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[25]                                                                                           ; OSC_27       ; OSC_27      ; 37.037       ; -0.034     ; 3.239      ;
; 33.812 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10~DATAOUT1 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[23]                                                                                           ; OSC_27       ; OSC_27      ; 37.037       ; -0.053     ; 3.204      ;
; 33.817 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10~DATAOUT1 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[23]                                                                                           ; OSC_27       ; OSC_27      ; 37.037       ; -0.039     ; 3.213      ;
; 33.831 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10          ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[24]                                                                                           ; OSC_27       ; OSC_27      ; 37.037       ; -0.034     ; 3.204      ;
; 33.847 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10~DATAOUT1 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[22]                                                                                           ; OSC_27       ; OSC_27      ; 37.037       ; -0.053     ; 3.169      ;
; 33.849 ; VGA_Ctrl:u9|H_Cont[4]                                                                                                           ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                               ; OSC_27       ; OSC_27      ; 37.037       ; -0.013     ; 3.207      ;
; 33.852 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10~DATAOUT1 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[22]                                                                                           ; OSC_27       ; OSC_27      ; 37.037       ; -0.039     ; 3.178      ;
; 33.857 ; VGA_Ctrl:u9|H_Cont[4]                                                                                                           ; buffer3:delayer|line2[637]                                                                                                                                                                ; OSC_27       ; OSC_27      ; 37.037       ; -0.008     ; 3.204      ;
; 33.857 ; VGA_Ctrl:u9|H_Cont[4]                                                                                                           ; buffer3:delayer|line3[206]                                                                                                                                                                ; OSC_27       ; OSC_27      ; 37.037       ; -0.008     ; 3.204      ;
; 33.857 ; VGA_Ctrl:u9|H_Cont[4]                                                                                                           ; buffer3:delayer|line3[205]                                                                                                                                                                ; OSC_27       ; OSC_27      ; 37.037       ; -0.008     ; 3.204      ;
; 33.857 ; VGA_Ctrl:u9|H_Cont[4]                                                                                                           ; buffer3:delayer|line3[204]                                                                                                                                                                ; OSC_27       ; OSC_27      ; 37.037       ; -0.008     ; 3.204      ;
; 33.857 ; VGA_Ctrl:u9|H_Cont[4]                                                                                                           ; buffer3:delayer|line3[203]                                                                                                                                                                ; OSC_27       ; OSC_27      ; 37.037       ; -0.008     ; 3.204      ;
; 33.857 ; VGA_Ctrl:u9|H_Cont[4]                                                                                                           ; buffer3:delayer|line3[202]                                                                                                                                                                ; OSC_27       ; OSC_27      ; 37.037       ; -0.008     ; 3.204      ;
; 33.857 ; VGA_Ctrl:u9|H_Cont[4]                                                                                                           ; buffer3:delayer|line3[201]                                                                                                                                                                ; OSC_27       ; OSC_27      ; 37.037       ; -0.008     ; 3.204      ;
; 33.857 ; VGA_Ctrl:u9|H_Cont[4]                                                                                                           ; buffer3:delayer|line3[200]                                                                                                                                                                ; OSC_27       ; OSC_27      ; 37.037       ; -0.008     ; 3.204      ;
; 33.857 ; VGA_Ctrl:u9|H_Cont[4]                                                                                                           ; buffer3:delayer|line3[199]                                                                                                                                                                ; OSC_27       ; OSC_27      ; 37.037       ; -0.008     ; 3.204      ;
; 33.857 ; VGA_Ctrl:u9|H_Cont[4]                                                                                                           ; buffer3:delayer|line3[198]                                                                                                                                                                ; OSC_27       ; OSC_27      ; 37.037       ; -0.008     ; 3.204      ;
; 33.857 ; VGA_Ctrl:u9|H_Cont[4]                                                                                                           ; buffer3:delayer|line3[197]                                                                                                                                                                ; OSC_27       ; OSC_27      ; 37.037       ; -0.008     ; 3.204      ;
; 33.857 ; VGA_Ctrl:u9|H_Cont[4]                                                                                                           ; buffer3:delayer|line3[196]                                                                                                                                                                ; OSC_27       ; OSC_27      ; 37.037       ; -0.008     ; 3.204      ;
; 33.857 ; VGA_Ctrl:u9|H_Cont[4]                                                                                                           ; buffer3:delayer|line3[195]                                                                                                                                                                ; OSC_27       ; OSC_27      ; 37.037       ; -0.008     ; 3.204      ;
; 33.857 ; VGA_Ctrl:u9|H_Cont[4]                                                                                                           ; buffer3:delayer|line3[194]                                                                                                                                                                ; OSC_27       ; OSC_27      ; 37.037       ; -0.008     ; 3.204      ;
; 33.857 ; VGA_Ctrl:u9|H_Cont[4]                                                                                                           ; buffer3:delayer|line3[639]                                                                                                                                                                ; OSC_27       ; OSC_27      ; 37.037       ; -0.008     ; 3.204      ;
; 33.865 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10          ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[26]                                                                                           ; OSC_27       ; OSC_27      ; 37.037       ; -0.053     ; 3.151      ;
; 33.866 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10          ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[23]                                                                                           ; OSC_27       ; OSC_27      ; 37.037       ; -0.034     ; 3.169      ;
; 33.873 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10~DATAOUT2 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[26]                                                                                           ; OSC_27       ; OSC_27      ; 37.037       ; -0.039     ; 3.157      ;
; 33.882 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10~DATAOUT1 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[21]                                                                                           ; OSC_27       ; OSC_27      ; 37.037       ; -0.053     ; 3.134      ;
; 33.882 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10          ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[26]                                                                                           ; OSC_27       ; OSC_27      ; 37.037       ; -0.039     ; 3.148      ;
; 33.887 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10~DATAOUT1 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[21]                                                                                           ; OSC_27       ; OSC_27      ; 37.037       ; -0.039     ; 3.143      ;
; 33.900 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10          ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[25]                                                                                           ; OSC_27       ; OSC_27      ; 37.037       ; -0.053     ; 3.116      ;
; 33.901 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10          ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[22]                                                                                           ; OSC_27       ; OSC_27      ; 37.037       ; -0.034     ; 3.134      ;
; 33.905 ; VGA_Ctrl:u9|H_Cont[4]                                                                                                           ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg0 ; OSC_27       ; OSC_27      ; 37.037       ; 0.067      ; 3.198      ;
; 33.905 ; VGA_Ctrl:u9|H_Cont[4]                                                                                                           ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg1 ; OSC_27       ; OSC_27      ; 37.037       ; 0.067      ; 3.198      ;
; 33.905 ; VGA_Ctrl:u9|H_Cont[4]                                                                                                           ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg2 ; OSC_27       ; OSC_27      ; 37.037       ; 0.067      ; 3.198      ;
; 33.905 ; VGA_Ctrl:u9|H_Cont[4]                                                                                                           ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg3 ; OSC_27       ; OSC_27      ; 37.037       ; 0.067      ; 3.198      ;
; 33.905 ; VGA_Ctrl:u9|H_Cont[4]                                                                                                           ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg4 ; OSC_27       ; OSC_27      ; 37.037       ; 0.067      ; 3.198      ;
; 33.905 ; VGA_Ctrl:u9|H_Cont[4]                                                                                                           ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg5 ; OSC_27       ; OSC_27      ; 37.037       ; 0.067      ; 3.198      ;
; 33.905 ; VGA_Ctrl:u9|H_Cont[4]                                                                                                           ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg6 ; OSC_27       ; OSC_27      ; 37.037       ; 0.067      ; 3.198      ;
; 33.905 ; VGA_Ctrl:u9|H_Cont[4]                                                                                                           ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg7 ; OSC_27       ; OSC_27      ; 37.037       ; 0.067      ; 3.198      ;
; 33.905 ; VGA_Ctrl:u9|H_Cont[4]                                                                                                           ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg8 ; OSC_27       ; OSC_27      ; 37.037       ; 0.067      ; 3.198      ;
; 33.908 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10~DATAOUT2 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[25]                                                                                           ; OSC_27       ; OSC_27      ; 37.037       ; -0.039     ; 3.122      ;
; 33.913 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT1 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[26]                                                                                           ; OSC_27       ; OSC_27      ; 37.037       ; -0.034     ; 3.122      ;
; 33.917 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10          ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[25]                                                                                           ; OSC_27       ; OSC_27      ; 37.037       ; -0.039     ; 3.113      ;
; 33.919 ; VGA_Ctrl:u9|H_Cont[4]                                                                                                           ; buffer3:delayer|line2[275]                                                                                                                                                                ; OSC_27       ; OSC_27      ; 37.037       ; 0.009      ; 3.159      ;
; 33.919 ; VGA_Ctrl:u9|H_Cont[4]                                                                                                           ; buffer3:delayer|line2[274]                                                                                                                                                                ; OSC_27       ; OSC_27      ; 37.037       ; 0.009      ; 3.159      ;
; 33.919 ; VGA_Ctrl:u9|H_Cont[4]                                                                                                           ; buffer3:delayer|line2[273]                                                                                                                                                                ; OSC_27       ; OSC_27      ; 37.037       ; 0.009      ; 3.159      ;
; 33.919 ; VGA_Ctrl:u9|H_Cont[4]                                                                                                           ; buffer3:delayer|line2[272]                                                                                                                                                                ; OSC_27       ; OSC_27      ; 37.037       ; 0.009      ; 3.159      ;
; 33.919 ; VGA_Ctrl:u9|H_Cont[4]                                                                                                           ; buffer3:delayer|line2[271]                                                                                                                                                                ; OSC_27       ; OSC_27      ; 37.037       ; 0.009      ; 3.159      ;
; 33.919 ; VGA_Ctrl:u9|H_Cont[4]                                                                                                           ; buffer3:delayer|line2[270]                                                                                                                                                                ; OSC_27       ; OSC_27      ; 37.037       ; 0.009      ; 3.159      ;
; 33.919 ; VGA_Ctrl:u9|H_Cont[4]                                                                                                           ; buffer3:delayer|line2[269]                                                                                                                                                                ; OSC_27       ; OSC_27      ; 37.037       ; 0.009      ; 3.159      ;
; 33.919 ; VGA_Ctrl:u9|H_Cont[4]                                                                                                           ; buffer3:delayer|line2[268]                                                                                                                                                                ; OSC_27       ; OSC_27      ; 37.037       ; 0.009      ; 3.159      ;
; 33.919 ; VGA_Ctrl:u9|H_Cont[4]                                                                                                           ; buffer3:delayer|line2[267]                                                                                                                                                                ; OSC_27       ; OSC_27      ; 37.037       ; 0.009      ; 3.159      ;
; 33.919 ; VGA_Ctrl:u9|H_Cont[4]                                                                                                           ; buffer3:delayer|line2[266]                                                                                                                                                                ; OSC_27       ; OSC_27      ; 37.037       ; 0.009      ; 3.159      ;
; 33.919 ; VGA_Ctrl:u9|H_Cont[4]                                                                                                           ; buffer3:delayer|line2[265]                                                                                                                                                                ; OSC_27       ; OSC_27      ; 37.037       ; 0.009      ; 3.159      ;
; 33.919 ; VGA_Ctrl:u9|H_Cont[4]                                                                                                           ; buffer3:delayer|line2[264]                                                                                                                                                                ; OSC_27       ; OSC_27      ; 37.037       ; 0.009      ; 3.159      ;
; 33.919 ; VGA_Ctrl:u9|H_Cont[4]                                                                                                           ; buffer3:delayer|line2[263]                                                                                                                                                                ; OSC_27       ; OSC_27      ; 37.037       ; 0.009      ; 3.159      ;
; 33.919 ; VGA_Ctrl:u9|H_Cont[4]                                                                                                           ; buffer3:delayer|line2[262]                                                                                                                                                                ; OSC_27       ; OSC_27      ; 37.037       ; 0.009      ; 3.159      ;
; 33.919 ; VGA_Ctrl:u9|H_Cont[4]                                                                                                           ; buffer3:delayer|line2[261]                                                                                                                                                                ; OSC_27       ; OSC_27      ; 37.037       ; 0.009      ; 3.159      ;
; 33.919 ; VGA_Ctrl:u9|H_Cont[4]                                                                                                           ; buffer3:delayer|line2[260]                                                                                                                                                                ; OSC_27       ; OSC_27      ; 37.037       ; 0.009      ; 3.159      ;
; 33.925 ; VGA_Ctrl:u9|H_Cont[4]                                                                                                           ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                               ; OSC_27       ; OSC_27      ; 37.037       ; -0.001     ; 3.143      ;
; 33.925 ; VGA_Ctrl:u9|H_Cont[4]                                                                                                           ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                    ; OSC_27       ; OSC_27      ; 37.037       ; -0.001     ; 3.143      ;
; 33.925 ; VGA_Ctrl:u9|H_Cont[4]                                                                                                           ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                                              ; OSC_27       ; OSC_27      ; 37.037       ; -0.001     ; 3.143      ;
; 33.925 ; VGA_Ctrl:u9|H_Cont[4]                                                                                                           ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                                              ; OSC_27       ; OSC_27      ; 37.037       ; -0.001     ; 3.143      ;
; 33.925 ; VGA_Ctrl:u9|H_Cont[4]                                                                                                           ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                                              ; OSC_27       ; OSC_27      ; 37.037       ; -0.001     ; 3.143      ;
; 33.925 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10~DATAOUT2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[26]                                                                                           ; OSC_27       ; OSC_27      ; 37.037       ; -0.053     ; 3.091      ;
; 33.931 ; VGA_Ctrl:u9|H_Cont[4]                                                                                                           ; buffer3:delayer|line2[291]                                                                                                                                                                ; OSC_27       ; OSC_27      ; 37.037       ; 0.004      ; 3.142      ;
; 33.931 ; VGA_Ctrl:u9|H_Cont[4]                                                                                                           ; buffer3:delayer|line2[290]                                                                                                                                                                ; OSC_27       ; OSC_27      ; 37.037       ; 0.004      ; 3.142      ;
; 33.931 ; VGA_Ctrl:u9|H_Cont[4]                                                                                                           ; buffer3:delayer|line2[289]                                                                                                                                                                ; OSC_27       ; OSC_27      ; 37.037       ; 0.004      ; 3.142      ;
; 33.931 ; VGA_Ctrl:u9|H_Cont[4]                                                                                                           ; buffer3:delayer|line2[288]                                                                                                                                                                ; OSC_27       ; OSC_27      ; 37.037       ; 0.004      ; 3.142      ;
; 33.931 ; VGA_Ctrl:u9|H_Cont[4]                                                                                                           ; buffer3:delayer|line2[287]                                                                                                                                                                ; OSC_27       ; OSC_27      ; 37.037       ; 0.004      ; 3.142      ;
; 33.931 ; VGA_Ctrl:u9|H_Cont[4]                                                                                                           ; buffer3:delayer|line2[286]                                                                                                                                                                ; OSC_27       ; OSC_27      ; 37.037       ; 0.004      ; 3.142      ;
; 33.931 ; VGA_Ctrl:u9|H_Cont[4]                                                                                                           ; buffer3:delayer|line2[285]                                                                                                                                                                ; OSC_27       ; OSC_27      ; 37.037       ; 0.004      ; 3.142      ;
; 33.931 ; VGA_Ctrl:u9|H_Cont[4]                                                                                                           ; buffer3:delayer|line2[284]                                                                                                                                                                ; OSC_27       ; OSC_27      ; 37.037       ; 0.004      ; 3.142      ;
; 33.931 ; VGA_Ctrl:u9|H_Cont[4]                                                                                                           ; buffer3:delayer|line2[283]                                                                                                                                                                ; OSC_27       ; OSC_27      ; 37.037       ; 0.004      ; 3.142      ;
; 33.931 ; VGA_Ctrl:u9|H_Cont[4]                                                                                                           ; buffer3:delayer|line2[282]                                                                                                                                                                ; OSC_27       ; OSC_27      ; 37.037       ; 0.004      ; 3.142      ;
; 33.931 ; VGA_Ctrl:u9|H_Cont[4]                                                                                                           ; buffer3:delayer|line2[281]                                                                                                                                                                ; OSC_27       ; OSC_27      ; 37.037       ; 0.004      ; 3.142      ;
; 33.931 ; VGA_Ctrl:u9|H_Cont[4]                                                                                                           ; buffer3:delayer|line2[280]                                                                                                                                                                ; OSC_27       ; OSC_27      ; 37.037       ; 0.004      ; 3.142      ;
; 33.931 ; VGA_Ctrl:u9|H_Cont[4]                                                                                                           ; buffer3:delayer|line2[279]                                                                                                                                                                ; OSC_27       ; OSC_27      ; 37.037       ; 0.004      ; 3.142      ;
; 33.931 ; VGA_Ctrl:u9|H_Cont[4]                                                                                                           ; buffer3:delayer|line2[278]                                                                                                                                                                ; OSC_27       ; OSC_27      ; 37.037       ; 0.004      ; 3.142      ;
; 33.931 ; VGA_Ctrl:u9|H_Cont[4]                                                                                                           ; buffer3:delayer|line2[277]                                                                                                                                                                ; OSC_27       ; OSC_27      ; 37.037       ; 0.004      ; 3.142      ;
; 33.931 ; VGA_Ctrl:u9|H_Cont[4]                                                                                                           ; buffer3:delayer|line2[276]                                                                                                                                                                ; OSC_27       ; OSC_27      ; 37.037       ; 0.004      ; 3.142      ;
; 33.935 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10          ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[24]                                                                                           ; OSC_27       ; OSC_27      ; 37.037       ; -0.053     ; 3.081      ;
; 33.936 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10          ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[21]                                                                                           ; OSC_27       ; OSC_27      ; 37.037       ; -0.034     ; 3.099      ;
; 33.943 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10~DATAOUT2 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[24]                                                                                           ; OSC_27       ; OSC_27      ; 37.037       ; -0.039     ; 3.087      ;
; 33.948 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10~DATAOUT1 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[25]                                                                                           ; OSC_27       ; OSC_27      ; 37.037       ; -0.034     ; 3.087      ;
; 33.952 ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10          ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[24]                                                                                           ; OSC_27       ; OSC_27      ; 37.037       ; -0.039     ; 3.078      ;
; 33.955 ; VGA_Ctrl:u9|H_Cont[6]                                                                                                           ; buffer3:delayer|line2[637]                                                                                                                                                                ; OSC_27       ; OSC_27      ; 37.037       ; -0.008     ; 3.106      ;
; 33.955 ; VGA_Ctrl:u9|H_Cont[6]                                                                                                           ; buffer3:delayer|line3[206]                                                                                                                                                                ; OSC_27       ; OSC_27      ; 37.037       ; -0.008     ; 3.106      ;
; 33.955 ; VGA_Ctrl:u9|H_Cont[6]                                                                                                           ; buffer3:delayer|line3[205]                                                                                                                                                                ; OSC_27       ; OSC_27      ; 37.037       ; -0.008     ; 3.106      ;
; 33.955 ; VGA_Ctrl:u9|H_Cont[6]                                                                                                           ; buffer3:delayer|line3[204]                                                                                                                                                                ; OSC_27       ; OSC_27      ; 37.037       ; -0.008     ; 3.106      ;
; 33.955 ; VGA_Ctrl:u9|H_Cont[6]                                                                                                           ; buffer3:delayer|line3[203]                                                                                                                                                                ; OSC_27       ; OSC_27      ; 37.037       ; -0.008     ; 3.106      ;
; 33.955 ; VGA_Ctrl:u9|H_Cont[6]                                                                                                           ; buffer3:delayer|line3[202]                                                                                                                                                                ; OSC_27       ; OSC_27      ; 37.037       ; -0.008     ; 3.106      ;
; 33.955 ; VGA_Ctrl:u9|H_Cont[6]                                                                                                           ; buffer3:delayer|line3[201]                                                                                                                                                                ; OSC_27       ; OSC_27      ; 37.037       ; -0.008     ; 3.106      ;
; 33.955 ; VGA_Ctrl:u9|H_Cont[6]                                                                                                           ; buffer3:delayer|line3[200]                                                                                                                                                                ; OSC_27       ; OSC_27      ; 37.037       ; -0.008     ; 3.106      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2'                                                                                                                                                                                 ;
+--------+----------------------------------+----------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                          ; Launch Clock                                                              ; Latch Clock                                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+----------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; 52.393 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.342      ;
; 52.393 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.342      ;
; 52.393 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.342      ;
; 52.393 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.342      ;
; 52.393 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.342      ;
; 52.393 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.342      ;
; 52.393 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.342      ;
; 52.393 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.342      ;
; 52.393 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.342      ;
; 52.414 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.321      ;
; 52.414 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.321      ;
; 52.414 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.321      ;
; 52.414 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.321      ;
; 52.414 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.321      ;
; 52.414 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.321      ;
; 52.414 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.321      ;
; 52.414 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.321      ;
; 52.414 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.321      ;
; 52.469 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.266      ;
; 52.469 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.266      ;
; 52.469 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.266      ;
; 52.469 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.266      ;
; 52.469 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.266      ;
; 52.469 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.266      ;
; 52.469 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.266      ;
; 52.469 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.266      ;
; 52.469 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.266      ;
; 52.512 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.223      ;
; 52.512 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.223      ;
; 52.512 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.223      ;
; 52.512 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.223      ;
; 52.512 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.223      ;
; 52.512 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.223      ;
; 52.512 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.223      ;
; 52.512 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.223      ;
; 52.512 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.223      ;
; 52.675 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.060      ;
; 52.675 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.060      ;
; 52.675 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.060      ;
; 52.675 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.060      ;
; 52.675 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.060      ;
; 52.675 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.060      ;
; 52.675 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.060      ;
; 52.675 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.060      ;
; 52.675 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 1.060      ;
; 52.745 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.990      ;
; 52.756 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.979      ;
; 52.756 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.979      ;
; 52.756 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.979      ;
; 52.756 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.979      ;
; 52.756 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.979      ;
; 52.756 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.979      ;
; 52.756 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.979      ;
; 52.756 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.979      ;
; 52.756 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.979      ;
; 52.766 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.969      ;
; 52.812 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.923      ;
; 52.812 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.923      ;
; 52.812 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.923      ;
; 52.812 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.923      ;
; 52.812 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.923      ;
; 52.812 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.923      ;
; 52.812 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.923      ;
; 52.812 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.923      ;
; 52.812 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.923      ;
; 52.821 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.914      ;
; 52.856 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.879      ;
; 52.856 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.879      ;
; 52.856 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.879      ;
; 52.856 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.879      ;
; 52.856 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.879      ;
; 52.856 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.879      ;
; 52.856 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.879      ;
; 52.856 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.879      ;
; 52.856 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.879      ;
; 52.864 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.871      ;
; 52.930 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.805      ;
; 52.930 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.805      ;
; 52.930 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.805      ;
; 52.930 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.805      ;
; 52.930 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.805      ;
; 52.930 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.805      ;
; 52.930 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.805      ;
; 52.930 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.805      ;
; 52.930 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.805      ;
; 53.027 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.708      ;
; 53.108 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.627      ;
; 53.142 ; AUDIO_DAC_ADC:u12|BCK_DIV[0]     ; AUDIO_DAC_ADC:u12|oAUD_BCK       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.593      ;
; 53.164 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.571      ;
; 53.203 ; AUDIO_DAC_ADC:u12|BCK_DIV[0]     ; AUDIO_DAC_ADC:u12|BCK_DIV[1]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.532      ;
; 53.203 ; AUDIO_DAC_ADC:u12|BCK_DIV[0]     ; AUDIO_DAC_ADC:u12|BCK_DIV[2]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.532      ;
; 53.204 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.531      ;
; 53.205 ; AUDIO_DAC_ADC:u12|BCK_DIV[1]     ; AUDIO_DAC_ADC:u12|oAUD_BCK       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.530      ;
; 53.208 ; AUDIO_DAC_ADC:u12|BCK_DIV[1]     ; AUDIO_DAC_ADC:u12|BCK_DIV[0]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.527      ;
; 53.209 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.526      ;
; 53.323 ; AUDIO_DAC_ADC:u12|BCK_DIV[2]     ; AUDIO_DAC_ADC:u12|oAUD_BCK       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.412      ;
; 53.326 ; AUDIO_DAC_ADC:u12|BCK_DIV[2]     ; AUDIO_DAC_ADC:u12|BCK_DIV[0]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.409      ;
; 53.327 ; AUDIO_DAC_ADC:u12|BCK_DIV[2]     ; AUDIO_DAC_ADC:u12|BCK_DIV[1]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.408      ;
; 53.327 ; AUDIO_DAC_ADC:u12|BCK_DIV[1]     ; AUDIO_DAC_ADC:u12|BCK_DIV[2]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.408      ;
; 53.368 ; AUDIO_DAC_ADC:u12|LRCK_1X        ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703       ; 0.000      ; 0.367      ;
+--------+----------------------------------+----------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'TD_CLK'                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                       ; To Node                                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.026 ; ITU_656_Decoder:u4|Cont[1]                                                                                                                                      ; ITU_656_Decoder:u4|YCbCr[3]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.432      ; 0.610      ;
; 0.066 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.321      ; 0.539      ;
; 0.066 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.321      ; 0.539      ;
; 0.073 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[6] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6]                            ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.325      ; 0.550      ;
; 0.084 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[9] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9]                            ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.425      ; 0.661      ;
; 0.099 ; ITU_656_Decoder:u4|Cont[1]                                                                                                                                      ; ITU_656_Decoder:u4|YCbCr[2]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.432      ; 0.683      ;
; 0.100 ; ITU_656_Decoder:u4|Cont[1]                                                                                                                                      ; ITU_656_Decoder:u4|YCbCr[0]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.432      ; 0.684      ;
; 0.100 ; ITU_656_Decoder:u4|Cont[1]                                                                                                                                      ; ITU_656_Decoder:u4|YCbCr[4]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.432      ; 0.684      ;
; 0.101 ; ITU_656_Decoder:u4|Cont[1]                                                                                                                                      ; ITU_656_Decoder:u4|YCbCr[6]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.432      ; 0.685      ;
; 0.103 ; ITU_656_Decoder:u4|Cont[1]                                                                                                                                      ; ITU_656_Decoder:u4|YCbCr[1]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.432      ; 0.687      ;
; 0.109 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|delayed_wrptr_g[4]                                                                     ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.325      ; 0.586      ;
; 0.155 ; ITU_656_Decoder:u4|Cont[1]                                                                                                                                      ; ITU_656_Decoder:u4|YCbCr[7]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.432      ; 0.739      ;
; 0.169 ; ITU_656_Decoder:u4|Cont[1]                                                                                                                                      ; ITU_656_Decoder:u4|YCbCr[5]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.432      ; 0.753      ;
; 0.192 ; ITU_656_Decoder:u4|Cont[6]                                                                                                                                      ; ITU_656_Decoder:u4|Active_Video                                                                                                                                                            ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.443      ; 0.787      ;
; 0.211 ; ITU_656_Decoder:u4|Window[11]                                                                                                                                   ; ITU_656_Decoder:u4|Window[19]                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.115      ; 0.478      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ITU_656_Decoder:u4|Start                                                                                                                                        ; ITU_656_Decoder:u4|Start                                                                                                                                                                   ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ITU_656_Decoder:u4|Active_Video                                                                                                                                 ; ITU_656_Decoder:u4|Active_Video                                                                                                                                                            ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.367      ;
; 0.238 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[8] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[8]                            ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|delayed_wrptr_g[9]                                                                     ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.305      ; 0.695      ;
; 0.240 ; ITU_656_Decoder:u4|Window[0]                                                                                                                                    ; ITU_656_Decoder:u4|Window[8]                                                                                                                                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|delayed_wrptr_g[7]                                                                     ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[5] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5]                            ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.305      ; 0.699      ;
; 0.242 ; ITU_656_Decoder:u4|Field                                                                                                                                        ; ITU_656_Decoder:u4|Pre_Field                                                                                                                                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.001      ; 0.395      ;
; 0.243 ; ITU_656_Decoder:u4|Window[2]                                                                                                                                    ; ITU_656_Decoder:u4|Window[10]                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.395      ;
; 0.245 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                                                    ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; ITU_656_Decoder:u4|Window[7]                                                                                                                                    ; ITU_656_Decoder:u4|Window[15]                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; ITU_656_Decoder:u4|Window[6]                                                                                                                                    ; ITU_656_Decoder:u4|Window[14]                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.397      ;
; 0.248 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.400      ;
; 0.250 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[3] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[3]                            ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.305      ; 0.707      ;
; 0.252 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|delayed_wrptr_g[8]                                                                     ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.305      ; 0.709      ;
; 0.252 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.404      ;
; 0.257 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|delayed_wrptr_g[2]                                                                     ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.409      ;
; 0.257 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.409      ;
; 0.259 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[1] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[1]                            ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.305      ; 0.716      ;
; 0.259 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.411      ;
; 0.299 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                                                    ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.451      ;
; 0.312 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[7] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[7]                            ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.464      ;
; 0.313 ; ITU_656_Decoder:u4|YCbCr[12]                                                                                                                                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg3  ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.235      ; 0.686      ;
; 0.314 ; ITU_656_Decoder:u4|YCbCr[14]                                                                                                                                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg5  ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.235      ; 0.687      ;
; 0.318 ; ITU_656_Decoder:u4|YCbCr[15]                                                                                                                                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg6  ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.235      ; 0.691      ;
; 0.319 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg6 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.370      ; 0.827      ;
; 0.323 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[0]                          ; ITU_656_Decoder:u4|Data_Valid                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.439      ; 0.914      ;
; 0.324 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[4] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4]                            ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.476      ;
; 0.325 ; ITU_656_Decoder:u4|Window[9]                                                                                                                                    ; ITU_656_Decoder:u4|Window[17]                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.477      ;
; 0.326 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg4 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.370      ; 0.834      ;
; 0.326 ; ITU_656_Decoder:u4|Window[4]                                                                                                                                    ; ITU_656_Decoder:u4|Window[12]                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.478      ;
; 0.326 ; ITU_656_Decoder:u4|Window[5]                                                                                                                                    ; ITU_656_Decoder:u4|Window[13]                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.478      ;
; 0.328 ; ITU_656_Decoder:u4|Window[15]                                                                                                                                   ; ITU_656_Decoder:u4|Window[23]                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; -0.002     ; 0.478      ;
; 0.332 ; ITU_656_Decoder:u4|Window[14]                                                                                                                                   ; ITU_656_Decoder:u4|Window[22]                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; -0.002     ; 0.482      ;
; 0.332 ; ITU_656_Decoder:u4|Cont[1]                                                                                                                                      ; ITU_656_Decoder:u4|Active_Video                                                                                                                                                            ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.443      ; 0.927      ;
; 0.334 ; ITU_656_Decoder:u4|Window[12]                                                                                                                                   ; ITU_656_Decoder:u4|Window[20]                                                                                                                                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; -0.002     ; 0.484      ;
; 0.335 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg5 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.370      ; 0.843      ;
; 0.355 ; ITU_656_Decoder:u4|Cont[9]                                                                                                                                      ; ITU_656_Decoder:u4|Cont[9]                                                                                                                                                                 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.507      ;
; 0.357 ; ITU_656_Decoder:u4|Cont[10]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[10]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.509      ;
; 0.358 ; ITU_656_Decoder:u4|Cont[2]                                                                                                                                      ; ITU_656_Decoder:u4|Cont[2]                                                                                                                                                                 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; ITU_656_Decoder:u4|Cont[4]                                                                                                                                      ; ITU_656_Decoder:u4|Cont[4]                                                                                                                                                                 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.510      ;
; 0.361 ; ITU_656_Decoder:u4|Cont[7]                                                                                                                                      ; ITU_656_Decoder:u4|Cont[7]                                                                                                                                                                 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ITU_656_Decoder:u4|Cont[6]                                                                                                                                      ; ITU_656_Decoder:u4|Cont[6]                                                                                                                                                                 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ITU_656_Decoder:u4|Cont[8]                                                                                                                                      ; ITU_656_Decoder:u4|Cont[8]                                                                                                                                                                 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.513      ;
; 0.362 ; ITU_656_Decoder:u4|Field                                                                                                                                        ; ITU_656_Decoder:u4|Start                                                                                                                                                                   ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.001      ; 0.515      ;
; 0.363 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                                                    ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.515      ;
; 0.367 ; ITU_656_Decoder:u4|Cont[13]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[13]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; ITU_656_Decoder:u4|Cont[11]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[11]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.519      ;
; 0.368 ; ITU_656_Decoder:u4|Cont[16]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[16]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.520      ;
; 0.370 ; ITU_656_Decoder:u4|Cont[17]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[17]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.522      ;
; 0.371 ; ITU_656_Decoder:u4|Cont[3]                                                                                                                                      ; ITU_656_Decoder:u4|Cont[3]                                                                                                                                                                 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.523      ;
; 0.372 ; ITU_656_Decoder:u4|Cont[5]                                                                                                                                      ; ITU_656_Decoder:u4|Cont[5]                                                                                                                                                                 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; ITU_656_Decoder:u4|Cb[5]                                                                                                                                        ; ITU_656_Decoder:u4|YCbCr[5]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; -0.011     ; 0.513      ;
; 0.374 ; ITU_656_Decoder:u4|Cont[1]                                                                                                                                      ; ITU_656_Decoder:u4|Cont[1]                                                                                                                                                                 ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.526      ;
; 0.375 ; ITU_656_Decoder:u4|Pre_Field                                                                                                                                    ; ITU_656_Decoder:u4|Start                                                                                                                                                                   ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.527      ;
; 0.377 ; ITU_656_Decoder:u4|Cont[12]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[12]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.529      ;
; 0.377 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.529      ;
; 0.377 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                                               ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.529      ;
; 0.378 ; ITU_656_Decoder:u4|Cont[15]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[15]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; ITU_656_Decoder:u4|Cont[14]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[14]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.000      ; 0.530      ;
; 0.381 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                                              ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.004      ; 0.537      ;
; 0.390 ; ITU_656_Decoder:u4|YCbCr[13]                                                                                                                                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg4  ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.253      ; 0.781      ;
; 0.393 ; ITU_656_Decoder:u4|YCbCr[11]                                                                                                                                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg2  ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.253      ; 0.784      ;
; 0.394 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[0]                          ; ITU_656_Decoder:u4|YCbCr[1]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.446      ; 0.992      ;
; 0.395 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[0]                          ; ITU_656_Decoder:u4|YCbCr[6]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.446      ; 0.993      ;
; 0.395 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[0]                          ; ITU_656_Decoder:u4|YCbCr[7]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.446      ; 0.993      ;
; 0.396 ; ITU_656_Decoder:u4|YCbCr[9]                                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg0  ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.253      ; 0.787      ;
; 0.397 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[0]                          ; ITU_656_Decoder:u4|YCbCr[4]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.446      ; 0.995      ;
; 0.397 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[0]                          ; ITU_656_Decoder:u4|YCbCr[5]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.446      ; 0.995      ;
; 0.398 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[0]                          ; ITU_656_Decoder:u4|YCbCr[2]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.446      ; 0.996      ;
; 0.398 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[0]                          ; ITU_656_Decoder:u4|YCbCr[0]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.446      ; 0.996      ;
; 0.399 ; ITU_656_Decoder:u4|YCbCr[10]                                                                                                                                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1  ; TD_CLK       ; TD_CLK      ; 0.000        ; 0.253      ; 0.790      ;
; 0.403 ; ITU_656_Decoder:u4|Cb[3]                                                                                                                                        ; ITU_656_Decoder:u4|YCbCr[3]                                                                                                                                                                ; TD_CLK       ; TD_CLK      ; 0.000        ; -0.011     ; 0.544      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'OSC_27'                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                      ; To Node                                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; VGA_Ctrl:u9|oVGA_HS                                                                                                                                            ; VGA_Ctrl:u9|oVGA_HS                                                                                                                                            ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.367      ;
; 0.236 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0] ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; buffer3:delayer|line2[529]                                                                                                                                     ; buffer3:delayer|line2[530]                                                                                                                                     ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; buffer3:delayer|line2[512]                                                                                                                                     ; buffer3:delayer|line2[513]                                                                                                                                     ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; buffer3:delayer|line2[380]                                                                                                                                     ; buffer3:delayer|line2[381]                                                                                                                                     ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; buffer3:delayer|line2[328]                                                                                                                                     ; buffer3:delayer|line2[329]                                                                                                                                     ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; buffer3:delayer|line2[287]                                                                                                                                     ; buffer3:delayer|line2[288]                                                                                                                                     ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; buffer3:delayer|line2[271]                                                                                                                                     ; buffer3:delayer|line2[272]                                                                                                                                     ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; buffer3:delayer|line2[153]                                                                                                                                     ; buffer3:delayer|line2[154]                                                                                                                                     ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; buffer3:delayer|line2[116]                                                                                                                                     ; buffer3:delayer|line2[117]                                                                                                                                     ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; buffer3:delayer|line2[91]                                                                                                                                      ; buffer3:delayer|line2[92]                                                                                                                                      ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; buffer3:delayer|line2[55]                                                                                                                                      ; buffer3:delayer|line2[56]                                                                                                                                      ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; buffer3:delayer|line1[620]                                                                                                                                     ; buffer3:delayer|line1[621]                                                                                                                                     ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; buffer3:delayer|line1[535]                                                                                                                                     ; buffer3:delayer|line1[536]                                                                                                                                     ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; buffer3:delayer|line1[487]                                                                                                                                     ; buffer3:delayer|line1[488]                                                                                                                                     ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; buffer3:delayer|line1[378]                                                                                                                                     ; buffer3:delayer|line1[379]                                                                                                                                     ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; buffer3:delayer|line1[362]                                                                                                                                     ; buffer3:delayer|line1[363]                                                                                                                                     ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; buffer3:delayer|line1[341]                                                                                                                                     ; buffer3:delayer|line1[342]                                                                                                                                     ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; buffer3:delayer|line1[302]                                                                                                                                     ; buffer3:delayer|line1[303]                                                                                                                                     ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; buffer3:delayer|line1[245]                                                                                                                                     ; buffer3:delayer|line1[246]                                                                                                                                     ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; buffer3:delayer|line1[201]                                                                                                                                     ; buffer3:delayer|line1[202]                                                                                                                                     ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; buffer3:delayer|line1[150]                                                                                                                                     ; buffer3:delayer|line1[151]                                                                                                                                     ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; buffer3:delayer|line1[129]                                                                                                                                     ; buffer3:delayer|line1[130]                                                                                                                                     ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; buffer3:delayer|line1[71]                                                                                                                                      ; buffer3:delayer|line1[72]                                                                                                                                      ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; buffer3:delayer|line1[44]                                                                                                                                      ; buffer3:delayer|line1[45]                                                                                                                                      ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; buffer3:delayer|line1[28]                                                                                                                                      ; buffer3:delayer|line1[29]                                                                                                                                      ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; buffer3:delayer|line3[603]                                                                                                                                     ; buffer3:delayer|line3[604]                                                                                                                                     ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; buffer3:delayer|line3[537]                                                                                                                                     ; buffer3:delayer|line3[538]                                                                                                                                     ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; buffer3:delayer|line3[521]                                                                                                                                     ; buffer3:delayer|line3[522]                                                                                                                                     ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; buffer3:delayer|line3[405]                                                                                                                                     ; buffer3:delayer|line3[406]                                                                                                                                     ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; buffer3:delayer|line3[393]                                                                                                                                     ; buffer3:delayer|line3[394]                                                                                                                                     ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; buffer3:delayer|line3[333]                                                                                                                                     ; buffer3:delayer|line3[334]                                                                                                                                     ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; buffer3:delayer|line3[312]                                                                                                                                     ; buffer3:delayer|line3[313]                                                                                                                                     ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; buffer3:delayer|line3[218]                                                                                                                                     ; buffer3:delayer|line3[219]                                                                                                                                     ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; buffer3:delayer|line3[189]                                                                                                                                     ; buffer3:delayer|line3[190]                                                                                                                                     ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; buffer3:delayer|line3[113]                                                                                                                                     ; buffer3:delayer|line3[114]                                                                                                                                     ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; buffer3:delayer|line3[74]                                                                                                                                      ; buffer3:delayer|line3[75]                                                                                                                                      ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; buffer3:delayer|line3[53]                                                                                                                                      ; buffer3:delayer|line3[54]                                                                                                                                      ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; buffer3:delayer|line3[38]                                                                                                                                      ; buffer3:delayer|line3[39]                                                                                                                                      ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.388      ;
; 0.237 ; buffer3:delayer|line2[614]                                                                                                                                     ; buffer3:delayer|line2[615]                                                                                                                                     ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; buffer3:delayer|line2[609]                                                                                                                                     ; buffer3:delayer|line2[610]                                                                                                                                     ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; buffer3:delayer|line2[557]                                                                                                                                     ; buffer3:delayer|line2[558]                                                                                                                                     ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; buffer3:delayer|line2[414]                                                                                                                                     ; buffer3:delayer|line2[415]                                                                                                                                     ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; buffer3:delayer|line2[399]                                                                                                                                     ; buffer3:delayer|line2[400]                                                                                                                                     ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; buffer3:delayer|line2[383]                                                                                                                                     ; buffer3:delayer|line2[384]                                                                                                                                     ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; buffer3:delayer|line2[222]                                                                                                                                     ; buffer3:delayer|line2[223]                                                                                                                                     ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; buffer3:delayer|line2[99]                                                                                                                                      ; buffer3:delayer|line2[100]                                                                                                                                     ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; buffer3:delayer|line1[585]                                                                                                                                     ; buffer3:delayer|line1[586]                                                                                                                                     ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; buffer3:delayer|line1[569]                                                                                                                                     ; buffer3:delayer|line1[570]                                                                                                                                     ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; buffer3:delayer|line1[472]                                                                                                                                     ; buffer3:delayer|line1[473]                                                                                                                                     ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; buffer3:delayer|line1[443]                                                                                                                                     ; buffer3:delayer|line1[444]                                                                                                                                     ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; buffer3:delayer|line1[440]                                                                                                                                     ; buffer3:delayer|line1[441]                                                                                                                                     ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; buffer3:delayer|line1[417]                                                                                                                                     ; buffer3:delayer|line1[418]                                                                                                                                     ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; buffer3:delayer|line1[393]                                                                                                                                     ; buffer3:delayer|line1[394]                                                                                                                                     ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; buffer3:delayer|line1[255]                                                                                                                                     ; buffer3:delayer|line1[256]                                                                                                                                     ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; buffer3:delayer|line1[213]                                                                                                                                     ; buffer3:delayer|line1[214]                                                                                                                                     ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; buffer3:delayer|line1[105]                                                                                                                                     ; buffer3:delayer|line1[106]                                                                                                                                     ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; buffer3:delayer|line3[579]                                                                                                                                     ; buffer3:delayer|line3[580]                                                                                                                                     ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; buffer3:delayer|line3[549]                                                                                                                                     ; buffer3:delayer|line3[550]                                                                                                                                     ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; buffer3:delayer|line3[505]                                                                                                                                     ; buffer3:delayer|line3[506]                                                                                                                                     ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; buffer3:delayer|line3[423]                                                                                                                                     ; buffer3:delayer|line3[424]                                                                                                                                     ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; buffer3:delayer|line3[285]                                                                                                                                     ; buffer3:delayer|line3[286]                                                                                                                                     ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; buffer3:delayer|line3[169]                                                                                                                                     ; buffer3:delayer|line3[170]                                                                                                                                     ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.389      ;
; 0.238 ; YCbCr2RGB:u8|X_OUT[2]                                                                                                                                          ; YCbCr2RGB:u8|oRed[2]                                                                                                                                           ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; buffer3:delayer|line2[619]                                                                                                                                     ; buffer3:delayer|line2[620]                                                                                                                                     ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; buffer3:delayer|line2[569]                                                                                                                                     ; buffer3:delayer|line2[570]                                                                                                                                     ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; buffer3:delayer|line2[496]                                                                                                                                     ; buffer3:delayer|line2[497]                                                                                                                                     ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; buffer3:delayer|line2[374]                                                                                                                                     ; buffer3:delayer|line2[375]                                                                                                                                     ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; buffer3:delayer|line2[243]                                                                                                                                     ; buffer3:delayer|line2[244]                                                                                                                                     ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; buffer3:delayer|line2[209]                                                                                                                                     ; buffer3:delayer|line2[210]                                                                                                                                     ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; buffer3:delayer|line2[23]                                                                                                                                      ; buffer3:delayer|line2[24]                                                                                                                                      ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; buffer3:delayer|line1[609]                                                                                                                                     ; buffer3:delayer|line1[610]                                                                                                                                     ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; buffer3:delayer|line1[460]                                                                                                                                     ; buffer3:delayer|line1[461]                                                                                                                                     ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; buffer3:delayer|line1[385]                                                                                                                                     ; buffer3:delayer|line1[386]                                                                                                                                     ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; buffer3:delayer|line1[333]                                                                                                                                     ; buffer3:delayer|line1[334]                                                                                                                                     ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; buffer3:delayer|line1[311]                                                                                                                                     ; buffer3:delayer|line1[312]                                                                                                                                     ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; buffer3:delayer|line1[282]                                                                                                                                     ; buffer3:delayer|line1[283]                                                                                                                                     ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; buffer3:delayer|line1[267]                                                                                                                                     ; buffer3:delayer|line1[268]                                                                                                                                     ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; buffer3:delayer|line1[170]                                                                                                                                     ; buffer3:delayer|line1[171]                                                                                                                                     ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; buffer3:delayer|line1[97]                                                                                                                                      ; buffer3:delayer|line1[98]                                                                                                                                      ; OSC_27       ; OSC_27      ; 0.000        ; 0.000      ; 0.390      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'OSC_50'                                                                                                                                    ;
+-------+-----------------------------------+-----------------------------------+-----------------------+-------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+-----------------------+-------------+--------------+------------+------------+
; 0.215 ; Reset_Delay:u3|oRST_0             ; Reset_Delay:u3|oRST_0             ; Reset_Delay:u3|oRST_0 ; OSC_50      ; 0.000        ; -0.141     ; 0.367      ;
; 0.215 ; Reset_Delay:u3|oRST_0             ; Reset_Delay:u3|oRST_0             ; Reset_Delay:u3|oRST_0 ; OSC_50      ; 0.000        ; -0.141     ; 0.367      ;
; 0.215 ; Reset_Delay:u3|oRST_2             ; Reset_Delay:u3|oRST_2             ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Reset_Delay:u3|Cont[0]            ; Reset_Delay:u3|Cont[0]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Reset_Delay:u3|oRST_1             ; Reset_Delay:u3|oRST_1             ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; seconds_thousands[0]              ; seconds_thousands[0]              ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; seconds_thousands[1]              ; seconds_thousands[1]              ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; seconds_thousands[2]              ; seconds_thousands[2]              ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; seconds_thousands[3]              ; seconds_thousands[3]              ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; BTN_a                             ; BTN_a                             ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; I2C_AV_Config:u1|mI2C_CTRL_CLK    ; I2C_AV_Config:u1|mI2C_CTRL_CLK    ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.243 ; seconds_ones[3]                   ; seconds_ones[3]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; counter_ones[26]                  ; counter_ones[26]                  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; I2C_AV_Config:u1|mI2C_CLK_DIV[15] ; I2C_AV_Config:u1|mI2C_CLK_DIV[15] ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.395      ;
; 0.266 ; seconds_hundreds[3]               ; seconds_hundreds[3]               ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.418      ;
; 0.286 ; seconds_thousands[1]              ; seconds_thousands[2]              ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.438      ;
; 0.289 ; seconds_thousands[1]              ; seconds_thousands[3]              ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.441      ;
; 0.353 ; I2C_AV_Config:u1|mI2C_CLK_DIV[0]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[0]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.505      ;
; 0.355 ; Reset_Delay:u3|Cont[11]           ; Reset_Delay:u3|Cont[11]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.507      ;
; 0.356 ; counter_ones[24]                  ; counter_ones[24]                  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.508      ;
; 0.356 ; Reset_Delay:u3|Cont[2]            ; Reset_Delay:u3|Cont[2]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.508      ;
; 0.357 ; Reset_Delay:u3|Cont[20]           ; Reset_Delay:u3|Cont[20]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.509      ;
; 0.357 ; Reset_Delay:u3|Cont[12]           ; Reset_Delay:u3|Cont[12]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.509      ;
; 0.357 ; I2C_AV_Config:u1|mI2C_CLK_DIV[1]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[1]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.509      ;
; 0.358 ; Reset_Delay:u3|Cont[4]            ; Reset_Delay:u3|Cont[4]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; Reset_Delay:u3|Cont[6]            ; Reset_Delay:u3|Cont[6]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.510      ;
; 0.359 ; counter_1ms[15]                   ; counter_1ms[15]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.511      ;
; 0.360 ; counter_ones[8]                   ; counter_ones[8]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; counter_ones[6]                   ; counter_ones[6]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; Reset_Delay:u3|Cont[13]           ; Reset_Delay:u3|Cont[13]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; I2C_AV_Config:u1|mI2C_CLK_DIV[11] ; I2C_AV_Config:u1|mI2C_CLK_DIV[11] ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; I2C_AV_Config:u1|mI2C_CLK_DIV[9]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[9]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; I2C_AV_Config:u1|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[2]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; counter_1ms[23]                   ; counter_1ms[23]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; counter_1ms[25]                   ; counter_1ms[25]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.512      ;
; 0.361 ; seconds_ones[1]                   ; seconds_ones[1]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; counter_ones[4]                   ; counter_ones[4]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; Reset_Delay:u3|Cont[18]           ; Reset_Delay:u3|Cont[18]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; Reset_Delay:u3|Cont[15]           ; Reset_Delay:u3|Cont[15]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; Reset_Delay:u3|Cont[8]            ; Reset_Delay:u3|Cont[8]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; Reset_Delay:u3|Cont[9]            ; Reset_Delay:u3|Cont[9]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; Reset_Delay:u3|Cont[10]           ; Reset_Delay:u3|Cont[10]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; I2C_AV_Config:u1|mI2C_CLK_DIV[14] ; I2C_AV_Config:u1|mI2C_CLK_DIV[14] ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; I2C_AV_Config:u1|mI2C_CLK_DIV[13] ; I2C_AV_Config:u1|mI2C_CLK_DIV[13] ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; I2C_AV_Config:u1|mI2C_CLK_DIV[7]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[7]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; I2C_AV_Config:u1|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[4]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.513      ;
; 0.362 ; counter_ones[11]                  ; counter_ones[11]                  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; counter_ones[10]                  ; counter_ones[10]                  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.514      ;
; 0.363 ; counter_ones[1]                   ; counter_ones[1]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.515      ;
; 0.364 ; counter_1ms[9]                    ; counter_1ms[9]                    ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.516      ;
; 0.364 ; counter_1ms[7]                    ; counter_1ms[7]                    ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.516      ;
; 0.366 ; counter_1ms[5]                    ; counter_1ms[5]                    ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.518      ;
; 0.367 ; Reset_Delay:u3|Cont[1]            ; Reset_Delay:u3|Cont[1]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; counter_1ms[17]                   ; counter_1ms[17]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.519      ;
; 0.368 ; counter_1ms[2]                    ; counter_1ms[2]                    ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.520      ;
; 0.369 ; counter_ones[16]                  ; counter_ones[16]                  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; counter_ones[18]                  ; counter_ones[18]                  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; Reset_Delay:u3|Cont[21]           ; Reset_Delay:u3|Cont[21]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; Reset_Delay:u3|Cont[19]           ; Reset_Delay:u3|Cont[19]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.521      ;
; 0.370 ; counter_ones[5]                   ; counter_ones[5]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.522      ;
; 0.371 ; seconds_ones[0]                   ; seconds_ones[0]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; Reset_Delay:u3|Cont[14]           ; Reset_Delay:u3|Cont[14]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; Reset_Delay:u3|Cont[5]            ; Reset_Delay:u3|Cont[5]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; Reset_Delay:u3|Cont[3]            ; Reset_Delay:u3|Cont[3]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; I2C_AV_Config:u1|mI2C_CLK_DIV[8]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[8]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; I2C_AV_Config:u1|mI2C_CLK_DIV[10] ; I2C_AV_Config:u1|mI2C_CLK_DIV[10] ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; I2C_AV_Config:u1|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[3]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; counter_1ms[26]                   ; counter_1ms[26]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.523      ;
; 0.372 ; counter_ones[9]                   ; counter_ones[9]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; Reset_Delay:u3|Cont[17]           ; Reset_Delay:u3|Cont[17]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; Reset_Delay:u3|Cont[16]           ; Reset_Delay:u3|Cont[16]           ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; Reset_Delay:u3|Cont[7]            ; Reset_Delay:u3|Cont[7]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; I2C_AV_Config:u1|mI2C_CLK_DIV[12] ; I2C_AV_Config:u1|mI2C_CLK_DIV[12] ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; I2C_AV_Config:u1|mI2C_CLK_DIV[6]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[6]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; I2C_AV_Config:u1|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[5]  ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.524      ;
; 0.373 ; counter_1ms[8]                    ; counter_1ms[8]                    ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.525      ;
; 0.373 ; counter_1ms[10]                   ; counter_1ms[10]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.525      ;
; 0.374 ; counter_ones[3]                   ; counter_ones[3]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.526      ;
; 0.374 ; counter_ones[2]                   ; counter_ones[2]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.526      ;
; 0.375 ; seconds_ones[2]                   ; seconds_ones[2]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.527      ;
; 0.376 ; counter_ones[0]                   ; counter_ones[0]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.528      ;
; 0.376 ; counter_1ms[3]                    ; counter_1ms[3]                    ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.528      ;
; 0.376 ; counter_1ms[4]                    ; counter_1ms[4]                    ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.528      ;
; 0.382 ; seconds_hundreds[1]               ; seconds_hundreds[1]               ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.534      ;
; 0.386 ; seconds_hundreds[0]               ; seconds_hundreds[0]               ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.538      ;
; 0.387 ; seconds_tens[2]                   ; seconds_tens[2]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.539      ;
; 0.389 ; seconds_hundreds[2]               ; seconds_hundreds[2]               ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.541      ;
; 0.390 ; seconds_tens[0]                   ; seconds_tens[0]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.542      ;
; 0.398 ; seconds_tens[1]                   ; seconds_tens[1]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.550      ;
; 0.402 ; seconds_tens[3]                   ; seconds_tens[3]                   ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.554      ;
; 0.403 ; seconds_thousands[2]              ; seconds_thousands[3]              ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.555      ;
; 0.405 ; seconds_thousands[0]              ; seconds_thousands[1]              ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.557      ;
; 0.405 ; seconds_thousands[0]              ; seconds_thousands[2]              ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.557      ;
; 0.460 ; Reset_Delay:u3|Cont[20]           ; Reset_Delay:u3|oRST_2             ; OSC_50                ; OSC_50      ; 0.000        ; 0.001      ; 0.613      ;
; 0.461 ; Reset_Delay:u3|Cont[20]           ; Reset_Delay:u3|oRST_0             ; OSC_50                ; OSC_50      ; 0.000        ; 0.001      ; 0.614      ;
; 0.467 ; Reset_Delay:u3|Cont[20]           ; Reset_Delay:u3|Cont[0]            ; OSC_50                ; OSC_50      ; 0.000        ; 0.001      ; 0.620      ;
; 0.467 ; Reset_Delay:u3|Cont[20]           ; Reset_Delay:u3|oRST_1             ; OSC_50                ; OSC_50      ; 0.000        ; 0.001      ; 0.620      ;
; 0.470 ; counter_1ms[3]                    ; counter_1ms[6]                    ; OSC_50                ; OSC_50      ; 0.000        ; 0.000      ; 0.622      ;
; 0.473 ; Reset_Delay:u3|Cont[21]           ; Reset_Delay:u3|oRST_2             ; OSC_50                ; OSC_50      ; 0.000        ; 0.001      ; 0.626      ;
; 0.474 ; Reset_Delay:u3|Cont[21]           ; Reset_Delay:u3|oRST_0             ; OSC_50                ; OSC_50      ; 0.000        ; 0.001      ; 0.627      ;
+-------+-----------------------------------+-----------------------------------+-----------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                       ; To Node                                                                                                                                                         ; Launch Clock                                                              ; Latch Clock                                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|OUT_VALID                                                                                                                                ; Sdram_Control_4Port:u6|OUT_VALID                                                                                                                                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|mRD_DONE                                                                                                                                 ; Sdram_Control_4Port:u6|mRD_DONE                                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Read                                                                                                                                     ; Sdram_Control_4Port:u6|Read                                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|ST[7]                                                                                                                                    ; Sdram_Control_4Port:u6|ST[7]                                                                                                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|mWR                                                                                                                                      ; Sdram_Control_4Port:u6|mWR                                                                                                                                      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|ST[0]                                                                                                                                    ; Sdram_Control_4Port:u6|ST[0]                                                                                                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|command:command1|oe4                                                                                                                     ; Sdram_Control_4Port:u6|command:command1|oe4                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|IN_REQ                                                                                                                                   ; Sdram_Control_4Port:u6|IN_REQ                                                                                                                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|mWR_DONE                                                                                                                                 ; Sdram_Control_4Port:u6|mWR_DONE                                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|control_interface:control1|CMD_ACK                                                                                                       ; Sdram_Control_4Port:u6|control_interface:control1|CMD_ACK                                                                                                       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|command:command1|do_writea                                                                                                               ; Sdram_Control_4Port:u6|command:command1|do_writea                                                                                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|command:command1|do_precharge                                                                                                            ; Sdram_Control_4Port:u6|command:command1|do_precharge                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|command:command1|do_refresh                                                                                                              ; Sdram_Control_4Port:u6|command:command1|do_refresh                                                                                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|command:command1|do_reada                                                                                                                ; Sdram_Control_4Port:u6|command:command1|do_reada                                                                                                                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|command:command1|CM_ACK                                                                                                                  ; Sdram_Control_4Port:u6|command:command1|CM_ACK                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|control_interface:control1|REF_REQ                                                                                                       ; Sdram_Control_4Port:u6|control_interface:control1|REF_REQ                                                                                                       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|command:command1|REF_ACK                                                                                                                 ; Sdram_Control_4Port:u6|command:command1|REF_ACK                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|command:command1|do_load_mode                                                                                                            ; Sdram_Control_4Port:u6|command:command1|do_load_mode                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|command:command1|ex_write                                                                                                                ; Sdram_Control_4Port:u6|command:command1|ex_write                                                                                                                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|command:command1|ex_read                                                                                                                 ; Sdram_Control_4Port:u6|command:command1|ex_read                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[0]                                                                                                 ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[0]                                                                                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|command:command1|do_rw                                                                                                                   ; Sdram_Control_4Port:u6|command:command1|do_rw                                                                                                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u6|command:command1|rw_flag                                                                                                                 ; Sdram_Control_4Port:u6|command:command1|rw_flag                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.236 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.388      ;
; 0.237 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[2]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.389      ;
; 0.238 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[2]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; Sdram_Control_4Port:u6|command:command1|command_delay[7]                                                                                                        ; Sdram_Control_4Port:u6|command:command1|command_delay[6]                                                                                                        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[20]                                                                                                     ; Sdram_Control_4Port:u6|command:command1|BA[0]                                                                                                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; Sdram_Control_4Port:u6|mADDR[20]                                                                                                                                ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[20]                                                                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[1]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[1]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; Sdram_Control_4Port:u6|command:command1|BA[0]                                                                                                                   ; Sdram_Control_4Port:u6|BA[0]                                                                                                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[7]                                                                                                      ; Sdram_Control_4Port:u6|command:command1|SA[7]                                                                                                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[14]                                                                                                     ; Sdram_Control_4Port:u6|command:command1|SA[6]                                                                                                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.393      ;
; 0.243 ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[15]                                                                                                ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[15]                                                                                                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; Sdram_Control_4Port:u6|control_interface:control1|timer[15]                                                                                                     ; Sdram_Control_4Port:u6|control_interface:control1|timer[15]                                                                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; Sdram_Control_4Port:u6|rRD1_ADDR[22]                                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[22]                                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; Sdram_Control_4Port:u6|rWR1_ADDR[22]                                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[22]                                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; Sdram_Control_4Port:u6|rRD2_ADDR[22]                                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[22]                                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[17]                                                                                                     ; Sdram_Control_4Port:u6|command:command1|SA[9]                                                                                                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; Sdram_Control_4Port:u6|command:command1|rw_shift[0]                                                                                                             ; Sdram_Control_4Port:u6|command:command1|do_rw                                                                                                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.395      ;
; 0.244 ; Sdram_Control_4Port:u6|command:command1|CM_ACK                                                                                                                  ; Sdram_Control_4Port:u6|control_interface:control1|CMD_ACK                                                                                                       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.396      ;
; 0.245 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|delayed_wrptr_g[0]                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[9] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.397      ;
; 0.246 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.398      ;
; 0.247 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|rdptr_g[0]                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.399      ;
; 0.247 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0]                                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.399      ;
; 0.247 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.399      ;
; 0.248 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[4]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.400      ;
; 0.248 ; Sdram_Control_4Port:u6|CMD[1]                                                                                                                                   ; Sdram_Control_4Port:u6|control_interface:control1|WRITEA                                                                                                        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.400      ;
; 0.248 ; Sdram_Control_4Port:u6|CMD[1]                                                                                                                                   ; Sdram_Control_4Port:u6|control_interface:control1|READA                                                                                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.400      ;
; 0.249 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.401      ;
; 0.249 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[8]                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.401      ;
; 0.249 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                          ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.401      ;
; 0.249 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.401      ;
; 0.251 ; Sdram_Control_4Port:u6|ST[7]                                                                                                                                    ; Sdram_Control_4Port:u6|ST[3]                                                                                                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.403      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2'                                                                                                                                                                                 ;
+-------+----------------------------------+----------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                          ; Launch Clock                                                              ; Latch Clock                                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+----------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; 0.215 ; AUDIO_DAC_ADC:u12|LRCK_1X        ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; AUDIO_DAC_ADC:u12|oAUD_BCK       ; AUDIO_DAC_ADC:u12|oAUD_BCK       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; AUDIO_DAC_ADC:u12|BCK_DIV[0]     ; AUDIO_DAC_ADC:u12|BCK_DIV[0]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; AUDIO_DAC_ADC:u12|BCK_DIV[1]     ; AUDIO_DAC_ADC:u12|BCK_DIV[1]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; AUDIO_DAC_ADC:u12|BCK_DIV[2]     ; AUDIO_DAC_ADC:u12|BCK_DIV[2]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.367      ;
; 0.256 ; AUDIO_DAC_ADC:u12|BCK_DIV[2]     ; AUDIO_DAC_ADC:u12|BCK_DIV[1]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.408      ;
; 0.256 ; AUDIO_DAC_ADC:u12|BCK_DIV[1]     ; AUDIO_DAC_ADC:u12|BCK_DIV[2]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.408      ;
; 0.257 ; AUDIO_DAC_ADC:u12|BCK_DIV[2]     ; AUDIO_DAC_ADC:u12|BCK_DIV[0]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.409      ;
; 0.260 ; AUDIO_DAC_ADC:u12|BCK_DIV[2]     ; AUDIO_DAC_ADC:u12|oAUD_BCK       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.412      ;
; 0.357 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.509      ;
; 0.357 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.509      ;
; 0.369 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.521      ;
; 0.370 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.522      ;
; 0.372 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.524      ;
; 0.374 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.526      ;
; 0.375 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.527      ;
; 0.375 ; AUDIO_DAC_ADC:u12|BCK_DIV[1]     ; AUDIO_DAC_ADC:u12|BCK_DIV[0]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.527      ;
; 0.377 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.529      ;
; 0.378 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; AUDIO_DAC_ADC:u12|BCK_DIV[1]     ; AUDIO_DAC_ADC:u12|oAUD_BCK       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.530      ;
; 0.379 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.531      ;
; 0.379 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.531      ;
; 0.380 ; AUDIO_DAC_ADC:u12|BCK_DIV[0]     ; AUDIO_DAC_ADC:u12|BCK_DIV[1]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.532      ;
; 0.380 ; AUDIO_DAC_ADC:u12|BCK_DIV[0]     ; AUDIO_DAC_ADC:u12|BCK_DIV[2]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.532      ;
; 0.419 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.571      ;
; 0.441 ; AUDIO_DAC_ADC:u12|BCK_DIV[0]     ; AUDIO_DAC_ADC:u12|oAUD_BCK       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.593      ;
; 0.475 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.627      ;
; 0.495 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.647      ;
; 0.495 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.647      ;
; 0.507 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.659      ;
; 0.508 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.660      ;
; 0.517 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.669      ;
; 0.518 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.670      ;
; 0.519 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.671      ;
; 0.530 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.682      ;
; 0.530 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.682      ;
; 0.542 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.694      ;
; 0.543 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.695      ;
; 0.552 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.704      ;
; 0.553 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.705      ;
; 0.556 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.708      ;
; 0.565 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.717      ;
; 0.565 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.717      ;
; 0.565 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.717      ;
; 0.577 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.729      ;
; 0.578 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.730      ;
; 0.587 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.739      ;
; 0.600 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.752      ;
; 0.600 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.752      ;
; 0.612 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.764      ;
; 0.613 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.765      ;
; 0.622 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.774      ;
; 0.635 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.787      ;
; 0.635 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.787      ;
; 0.647 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.799      ;
; 0.647 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.799      ;
; 0.653 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.805      ;
; 0.653 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.805      ;
; 0.653 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.805      ;
; 0.653 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.805      ;
; 0.653 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.805      ;
; 0.653 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.805      ;
; 0.653 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.805      ;
; 0.653 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.805      ;
; 0.670 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.822      ;
; 0.670 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.822      ;
; 0.672 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.824      ;
; 0.705 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.857      ;
; 0.716 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.868      ;
; 0.719 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.871      ;
; 0.727 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.879      ;
; 0.727 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.879      ;
; 0.727 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.879      ;
; 0.727 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.879      ;
; 0.727 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.879      ;
; 0.727 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.879      ;
; 0.727 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.879      ;
; 0.741 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.893      ;
; 0.762 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.914      ;
; 0.764 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.916      ;
; 0.771 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.923      ;
; 0.771 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.923      ;
; 0.771 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.923      ;
; 0.771 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.923      ;
; 0.771 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.923      ;
; 0.771 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.923      ;
; 0.799 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.951      ;
; 0.817 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.969      ;
; 0.827 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.979      ;
; 0.827 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.979      ;
; 0.827 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.979      ;
; 0.827 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.979      ;
; 0.838 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 0.990      ;
; 0.908 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.060      ;
; 0.908 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.060      ;
; 0.908 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.060      ;
; 0.908 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.060      ;
; 0.908 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.060      ;
; 1.114 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.266      ;
; 1.114 ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000        ; 0.000      ; 1.266      ;
+-------+----------------------------------+----------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                         ; To Node                                                                                                                                       ; Launch Clock                                                              ; Latch Clock                                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; 3.803 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; -0.024     ; 0.835      ;
; 3.803 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; -0.024     ; 0.835      ;
; 3.827 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 0.835      ;
; 3.827 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 0.835      ;
; 3.827 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 0.835      ;
; 3.827 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 0.835      ;
; 3.827 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 0.835      ;
; 3.848 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 0.814      ;
; 3.848 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 0.814      ;
; 3.848 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 0.814      ;
; 3.848 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 0.814      ;
; 3.848 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 0.814      ;
; 3.914 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 0.748      ;
; 3.914 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 0.748      ;
; 3.914 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 0.748      ;
; 3.914 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 0.748      ;
; 3.914 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 0.748      ;
; 3.914 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 0.748      ;
; 3.914 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 0.748      ;
; 3.914 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|p0addr                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 0.748      ;
; 3.914 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 0.748      ;
; 3.914 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 0.748      ;
; 3.923 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 0.739      ;
; 3.923 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 0.739      ;
; 3.923 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 0.739      ;
; 3.923 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 0.739      ;
; 3.923 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 0.739      ;
; 3.923 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 0.739      ;
; 3.923 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 0.739      ;
; 3.923 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|p0addr                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 4.630        ; 0.000      ; 0.739      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'OSC_27'                                                                                                                                                                                                                                                                                                                                  ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                        ; To Node                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.730 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; OSC_27       ; OSC_27      ; 18.519       ; -0.001     ; 0.820      ;
; 17.730 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; OSC_27       ; OSC_27      ; 18.519       ; -0.001     ; 0.820      ;
; 17.730 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; OSC_27       ; OSC_27      ; 18.519       ; -0.001     ; 0.820      ;
; 17.730 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 ; OSC_27       ; OSC_27      ; 18.519       ; -0.001     ; 0.820      ;
; 17.730 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 ; OSC_27       ; OSC_27      ; 18.519       ; -0.001     ; 0.820      ;
; 17.737 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.001      ; 0.815      ;
; 17.737 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; OSC_27       ; OSC_27      ; 18.519       ; 0.001      ; 0.815      ;
; 17.737 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 ; OSC_27       ; OSC_27      ; 18.519       ; 0.001      ; 0.815      ;
; 17.737 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 ; OSC_27       ; OSC_27      ; 18.519       ; 0.001      ; 0.815      ;
; 17.737 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; OSC_27       ; OSC_27      ; 18.519       ; 0.001      ; 0.815      ;
; 17.808 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 0.743      ;
; 17.808 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 0.743      ;
; 17.808 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 0.743      ;
; 17.808 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 0.743      ;
; 17.808 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 0.743      ;
; 17.808 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 0.743      ;
; 17.808 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 0.743      ;
; 17.808 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|p0addr                                    ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 0.743      ;
; 17.808 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 0.743      ;
; 17.808 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 0.743      ;
; 17.814 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 0.737      ;
; 17.814 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 0.737      ;
; 17.814 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 0.737      ;
; 17.814 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 0.737      ;
; 17.814 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 0.737      ;
; 17.814 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 0.737      ;
; 17.814 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 0.737      ;
; 17.814 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|p0addr                                    ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 0.737      ;
; 17.814 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 0.737      ;
; 17.814 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; OSC_27       ; OSC_27      ; 18.519       ; 0.000      ; 0.737      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                         ; To Node                                                                                                                                       ; Launch Clock                                                              ; Latch Clock                                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; 5.216 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 0.739      ;
; 5.216 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 0.739      ;
; 5.216 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 0.739      ;
; 5.216 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 0.739      ;
; 5.216 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 0.739      ;
; 5.216 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 0.739      ;
; 5.216 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 0.739      ;
; 5.216 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|p0addr                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 0.739      ;
; 5.225 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 0.748      ;
; 5.225 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 0.748      ;
; 5.225 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 0.748      ;
; 5.225 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 0.748      ;
; 5.225 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 0.748      ;
; 5.225 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 0.748      ;
; 5.225 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 0.748      ;
; 5.225 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|p0addr                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 0.748      ;
; 5.225 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 0.748      ;
; 5.225 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 0.748      ;
; 5.291 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 0.814      ;
; 5.291 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 0.814      ;
; 5.291 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 0.814      ;
; 5.291 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 0.814      ;
; 5.291 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 0.814      ;
; 5.312 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 0.835      ;
; 5.312 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 0.835      ;
; 5.312 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 0.835      ;
; 5.312 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 0.835      ;
; 5.312 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; 0.000      ; 0.835      ;
; 5.336 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; -0.024     ; 0.835      ;
; 5.336 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; -4.629       ; -0.024     ; 0.835      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'OSC_27'                                                                                                                                                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                        ; To Node                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 19.103 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 0.737      ;
; 19.103 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 0.737      ;
; 19.103 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 0.737      ;
; 19.103 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 0.737      ;
; 19.103 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 0.737      ;
; 19.103 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 0.737      ;
; 19.103 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 0.737      ;
; 19.103 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|p0addr                                    ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 0.737      ;
; 19.103 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 0.737      ;
; 19.103 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 0.737      ;
; 19.109 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 0.743      ;
; 19.109 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 0.743      ;
; 19.109 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 0.743      ;
; 19.109 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 0.743      ;
; 19.109 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 0.743      ;
; 19.109 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 0.743      ;
; 19.109 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 0.743      ;
; 19.109 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|p0addr                                    ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 0.743      ;
; 19.109 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 0.743      ;
; 19.109 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.000      ; 0.743      ;
; 19.180 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; OSC_27       ; OSC_27      ; -18.518      ; 0.001      ; 0.815      ;
; 19.180 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; OSC_27       ; OSC_27      ; -18.518      ; 0.001      ; 0.815      ;
; 19.180 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 ; OSC_27       ; OSC_27      ; -18.518      ; 0.001      ; 0.815      ;
; 19.180 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 ; OSC_27       ; OSC_27      ; -18.518      ; 0.001      ; 0.815      ;
; 19.180 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; OSC_27       ; OSC_27      ; -18.518      ; 0.001      ; 0.815      ;
; 19.187 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; OSC_27       ; OSC_27      ; -18.518      ; -0.001     ; 0.820      ;
; 19.187 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; OSC_27       ; OSC_27      ; -18.518      ; -0.001     ; 0.820      ;
; 19.187 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; OSC_27       ; OSC_27      ; -18.518      ; -0.001     ; 0.820      ;
; 19.187 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 ; OSC_27       ; OSC_27      ; -18.518      ; -0.001     ; 0.820      ;
; 19.187 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 ; OSC_27       ; OSC_27      ; -18.518      ; -0.001     ; 0.820      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                     ; Clock Edge ; Target                                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg1 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg2 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg3 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg4 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg5 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg6 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg7 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg8 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg5  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg6  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg7  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg8  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_memory_reg0  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_we_reg       ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_memory_reg0 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15~portb_memory_reg0 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_memory_reg0  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_memory_reg0  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_memory_reg0  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_memory_reg0  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_memory_reg0  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg0 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg1 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg2 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg3 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg4 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg5 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg6 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg7 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg8 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg0  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg1  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg2  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg3  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg4  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg5  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg6  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_memory_reg0  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_we_reg       ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_memory_reg0  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg1 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg2 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg3 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg4 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg5 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg6 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg7 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg8 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg5  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg6  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg7  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg8  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_memory_reg0  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_we_reg       ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_memory_reg0 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15~portb_memory_reg0 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_memory_reg0  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_memory_reg0  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_memory_reg0  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_memory_reg0  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_memory_reg0  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg0 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg1 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg2 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg3 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg4 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg5 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg6 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg7 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg8 ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg0  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg1  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg2  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg3  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg4  ;
; 2.249 ; 4.629        ; 2.380          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg5  ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'OSC_50'                                                                           ;
+-------+--------------+----------------+------------------+--------+------------+-----------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                            ;
+-------+--------------+----------------+------------------+--------+------------+-----------------------------------+
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; BTN_a                             ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; BTN_a                             ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[0]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[0]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[10] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[10] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[11] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[11] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[12] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[12] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[13] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[13] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[14] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[14] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[15] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[15] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[1]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[1]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[2]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[2]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[3]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[3]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[4]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[4]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[5]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[5]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[6]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[6]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[7]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[7]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[8]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[8]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[9]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CLK_DIV[9]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CTRL_CLK    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; I2C_AV_Config:u1|mI2C_CTRL_CLK    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[0]            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[0]            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[10]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[10]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[11]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[11]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[12]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[12]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[13]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[13]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[14]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[14]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[15]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[15]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[16]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[16]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[17]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[17]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[18]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[18]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[19]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[19]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[1]            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[1]            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[20]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[20]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[21]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[21]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[2]            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[2]            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[3]            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[3]            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[4]            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[4]            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[5]            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[5]            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[6]            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[6]            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[7]            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[7]            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[8]            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[8]            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[9]            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|Cont[9]            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|oRST_0             ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|oRST_0             ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|oRST_1             ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|oRST_1             ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; Reset_Delay:u3|oRST_2             ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; Reset_Delay:u3|oRST_2             ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; counter_1ms[10]                   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; counter_1ms[10]                   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; counter_1ms[11]                   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; counter_1ms[11]                   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; counter_1ms[12]                   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; counter_1ms[12]                   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; counter_1ms[13]                   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; counter_1ms[13]                   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; counter_1ms[14]                   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; counter_1ms[14]                   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; counter_1ms[15]                   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; counter_1ms[15]                   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; OSC_50 ; Rise       ; counter_1ms[16]                   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; OSC_50 ; Rise       ; counter_1ms[16]                   ;
+-------+--------------+----------------+------------------+--------+------------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'TD_CLK'                                                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg1 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg2 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg3 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg4 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg5 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg6 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg7 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg8 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg5  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg6  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg7  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg8  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_memory_reg0  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_we_reg       ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_memory_reg0 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15~portb_memory_reg0 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_memory_reg0  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_memory_reg0  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_memory_reg0  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_memory_reg0  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_memory_reg0  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_memory_reg0  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg0 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg1 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg2 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg3 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg4 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg5 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg6 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg7 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg8 ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg0  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg2  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg3  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg4  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg5  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg6  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_memory_reg0  ;
; 16.138 ; 18.518       ; 2.380          ; High Pulse Width ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_we_reg       ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0 ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg1 ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg2 ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg3 ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg4 ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg5 ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg6 ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg7 ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg8 ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0  ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1  ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2  ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3  ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4  ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg5  ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg6  ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg7  ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg8  ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_memory_reg0  ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_we_reg       ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0 ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0 ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0 ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_memory_reg0 ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0 ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15~portb_memory_reg0 ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_memory_reg0  ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_memory_reg0  ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_memory_reg0  ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_memory_reg0  ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_memory_reg0  ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0  ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0  ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_memory_reg0  ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg0 ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg1 ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg2 ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg3 ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg4 ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg5 ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg6 ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg7 ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg8 ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg0  ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1  ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg2  ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg3  ;
; 16.139 ; 18.519       ; 2.380          ; Low Pulse Width  ; TD_CLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_iep1:auto_generated|altsyncram_h2c1:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg4  ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'OSC_27'                                                                                                                                                                                           ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                                                                           ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[0]                           ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[10]                          ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[11]                          ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[12]                          ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[13]                          ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[14]                          ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[15]                          ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[1]                           ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[2]                           ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[3]                           ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[4]                           ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[5]                           ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[6]                           ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[7]                           ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[8]                           ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[9]                           ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_address_reg0  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_address_reg1  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_address_reg2  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_address_reg3  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_address_reg4  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_address_reg5  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_address_reg6  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_address_reg7  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_address_reg8  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_address_reg9  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_datain_reg0   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_datain_reg1   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_datain_reg2   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_datain_reg3   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_memory_reg0   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~portb_address_reg0  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~portb_address_reg1  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~portb_address_reg2  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~portb_address_reg3  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~portb_address_reg4  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~portb_address_reg5  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~portb_address_reg6  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~portb_address_reg7  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~portb_address_reg8  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~portb_address_reg9  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_address_reg0 ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_address_reg1 ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_address_reg2 ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_address_reg3 ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_address_reg4 ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_address_reg5 ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_address_reg6 ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_address_reg7 ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_address_reg8 ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_address_reg9 ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_datain_reg0  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_datain_reg1  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_datain_reg2  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_datain_reg3  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~porta_memory_reg0  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~portb_address_reg0 ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~portb_address_reg1 ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~portb_address_reg2 ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~portb_address_reg3 ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~portb_address_reg4 ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~portb_address_reg5 ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~portb_address_reg6 ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~portb_address_reg7 ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~portb_address_reg8 ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a10~portb_address_reg9 ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a11~porta_memory_reg0  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a12~porta_memory_reg0  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a13~porta_memory_reg0  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a14~porta_memory_reg0  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a15~porta_memory_reg0  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_address_reg0  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_address_reg1  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_address_reg2  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_address_reg3  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_address_reg4  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_address_reg5  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_address_reg6  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_address_reg7  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_address_reg8  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_address_reg9  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_datain_reg0   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_datain_reg1   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_datain_reg2   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_datain_reg3   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_memory_reg0   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~portb_address_reg0  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~portb_address_reg1  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~portb_address_reg2  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~portb_address_reg3  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~portb_address_reg4  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~portb_address_reg5  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~portb_address_reg6  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~portb_address_reg7  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~portb_address_reg8  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~portb_address_reg9  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a2~porta_memory_reg0   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a3~porta_memory_reg0   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a4~porta_memory_reg0   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; OSC_27 ; Rise       ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a5~porta_address_reg0  ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2'                                                                                                ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------+------------+-------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                     ; Clock Edge ; Target                                                ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------+------------+-------------------------------------------------------+
; 25.851 ; 26.851       ; 1.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|BCK_DIV[0]                          ;
; 25.851 ; 26.851       ; 1.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|BCK_DIV[1]                          ;
; 25.851 ; 26.851       ; 1.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|BCK_DIV[2]                          ;
; 25.851 ; 26.851       ; 1.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X                             ;
; 25.851 ; 26.851       ; 1.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0]                      ;
; 25.851 ; 26.851       ; 1.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1]                      ;
; 25.851 ; 26.851       ; 1.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2]                      ;
; 25.851 ; 26.851       ; 1.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3]                      ;
; 25.851 ; 26.851       ; 1.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4]                      ;
; 25.851 ; 26.851       ; 1.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5]                      ;
; 25.851 ; 26.851       ; 1.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6]                      ;
; 25.851 ; 26.851       ; 1.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7]                      ;
; 25.851 ; 26.851       ; 1.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8]                      ;
; 25.851 ; 26.851       ; 1.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|oAUD_BCK                            ;
; 25.852 ; 26.852       ; 1.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|BCK_DIV[0]                          ;
; 25.852 ; 26.852       ; 1.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|BCK_DIV[1]                          ;
; 25.852 ; 26.852       ; 1.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|BCK_DIV[2]                          ;
; 25.852 ; 26.852       ; 1.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X                             ;
; 25.852 ; 26.852       ; 1.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[0]                      ;
; 25.852 ; 26.852       ; 1.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[1]                      ;
; 25.852 ; 26.852       ; 1.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[2]                      ;
; 25.852 ; 26.852       ; 1.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[3]                      ;
; 25.852 ; 26.852       ; 1.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[4]                      ;
; 25.852 ; 26.852       ; 1.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[5]                      ;
; 25.852 ; 26.852       ; 1.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[6]                      ;
; 25.852 ; 26.852       ; 1.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[7]                      ;
; 25.852 ; 26.852       ; 1.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|LRCK_1X_DIV[8]                      ;
; 25.852 ; 26.852       ; 1.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; AUDIO_DAC_ADC:u12|oAUD_BCK                            ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|BCK_DIV[0]|clk                                    ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|BCK_DIV[1]|clk                                    ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|BCK_DIV[2]|clk                                    ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[0]|clk                                ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[1]|clk                                ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[2]|clk                                ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[3]|clk                                ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[4]|clk                                ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[5]|clk                                ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[6]|clk                                ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[7]|clk                                ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[8]|clk                                ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X|clk                                       ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|oAUD_BCK|clk                                      ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u6|sdram_pll1|altpll_component|_clk2~clkctrl|inclk[0] ;
; 26.851 ; 26.851       ; 0.000          ; High Pulse Width ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u6|sdram_pll1|altpll_component|_clk2~clkctrl|outclk   ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|BCK_DIV[0]|clk                                    ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|BCK_DIV[1]|clk                                    ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|BCK_DIV[2]|clk                                    ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[0]|clk                                ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[1]|clk                                ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[2]|clk                                ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[3]|clk                                ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[4]|clk                                ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[5]|clk                                ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[6]|clk                                ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[7]|clk                                ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X_DIV[8]|clk                                ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|LRCK_1X|clk                                       ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u12|oAUD_BCK|clk                                      ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u6|sdram_pll1|altpll_component|_clk2~clkctrl|inclk[0] ;
; 26.852 ; 26.852       ; 0.000          ; Low Pulse Width  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Rise       ; u6|sdram_pll1|altpll_component|_clk2~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------+------------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                        ;
+--------------+------------+-------+-------+------------+---------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                           ;
+--------------+------------+-------+-------+------------+---------------------------------------------------------------------------+
; DPDT_SW[*]   ; OSC_27     ; 2.790 ; 2.790 ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[11] ; OSC_27     ; 0.196 ; 0.196 ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[12] ; OSC_27     ; 0.285 ; 0.285 ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[13] ; OSC_27     ; 2.790 ; 2.790 ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[14] ; OSC_27     ; 2.730 ; 2.730 ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[15] ; OSC_27     ; 2.695 ; 2.695 ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[16] ; OSC_27     ; 2.741 ; 2.741 ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[17] ; OSC_27     ; 2.673 ; 2.673 ; Rise       ; OSC_27                                                                    ;
; KEY[*]       ; OSC_50     ; 2.673 ; 2.673 ; Rise       ; OSC_50                                                                    ;
;  KEY[0]      ; OSC_50     ; 2.673 ; 2.673 ; Rise       ; OSC_50                                                                    ;
; DRAM_DQ[*]   ; OSC_27     ; 4.227 ; 4.227 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]  ; OSC_27     ; 3.956 ; 3.956 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]  ; OSC_27     ; 3.362 ; 3.362 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]  ; OSC_27     ; 4.079 ; 4.079 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]  ; OSC_27     ; 4.189 ; 4.189 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]  ; OSC_27     ; 4.036 ; 4.036 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]  ; OSC_27     ; 4.208 ; 4.208 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]  ; OSC_27     ; 4.097 ; 4.097 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]  ; OSC_27     ; 3.659 ; 3.659 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]  ; OSC_27     ; 3.851 ; 3.851 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]  ; OSC_27     ; 3.779 ; 3.779 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10] ; OSC_27     ; 4.227 ; 4.227 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11] ; OSC_27     ; 4.183 ; 4.183 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12] ; OSC_27     ; 4.142 ; 4.142 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13] ; OSC_27     ; 4.123 ; 4.123 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14] ; OSC_27     ; 4.113 ; 4.113 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15] ; OSC_27     ; 4.051 ; 4.051 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; TD_DATA[*]   ; TD_CLK     ; 3.317 ; 3.317 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[0]  ; TD_CLK     ; 2.778 ; 2.778 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[1]  ; TD_CLK     ; 2.788 ; 2.788 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[2]  ; TD_CLK     ; 2.703 ; 2.703 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[3]  ; TD_CLK     ; 2.814 ; 2.814 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[4]  ; TD_CLK     ; 3.317 ; 3.317 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[5]  ; TD_CLK     ; 2.441 ; 2.441 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[6]  ; TD_CLK     ; 2.455 ; 2.455 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[7]  ; TD_CLK     ; 2.583 ; 2.583 ; Rise       ; TD_CLK                                                                    ;
+--------------+------------+-------+-------+------------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                           ;
+--------------+------------+--------+--------+------------+---------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                           ;
+--------------+------------+--------+--------+------------+---------------------------------------------------------------------------+
; DPDT_SW[*]   ; OSC_27     ; -0.076 ; -0.076 ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[11] ; OSC_27     ; -0.076 ; -0.076 ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[12] ; OSC_27     ; -0.165 ; -0.165 ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[13] ; OSC_27     ; -2.670 ; -2.670 ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[14] ; OSC_27     ; -2.610 ; -2.610 ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[15] ; OSC_27     ; -2.575 ; -2.575 ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[16] ; OSC_27     ; -2.621 ; -2.621 ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[17] ; OSC_27     ; -2.553 ; -2.553 ; Rise       ; OSC_27                                                                    ;
; KEY[*]       ; OSC_50     ; -2.398 ; -2.398 ; Rise       ; OSC_50                                                                    ;
;  KEY[0]      ; OSC_50     ; -2.398 ; -2.398 ; Rise       ; OSC_50                                                                    ;
; DRAM_DQ[*]   ; OSC_27     ; -3.242 ; -3.242 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]  ; OSC_27     ; -3.836 ; -3.836 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]  ; OSC_27     ; -3.242 ; -3.242 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]  ; OSC_27     ; -3.959 ; -3.959 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]  ; OSC_27     ; -4.069 ; -4.069 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]  ; OSC_27     ; -3.916 ; -3.916 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]  ; OSC_27     ; -4.088 ; -4.088 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]  ; OSC_27     ; -3.977 ; -3.977 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]  ; OSC_27     ; -3.539 ; -3.539 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]  ; OSC_27     ; -3.731 ; -3.731 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]  ; OSC_27     ; -3.659 ; -3.659 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10] ; OSC_27     ; -4.107 ; -4.107 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11] ; OSC_27     ; -4.063 ; -4.063 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12] ; OSC_27     ; -4.022 ; -4.022 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13] ; OSC_27     ; -4.003 ; -4.003 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14] ; OSC_27     ; -3.993 ; -3.993 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15] ; OSC_27     ; -3.931 ; -3.931 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; TD_DATA[*]   ; TD_CLK     ; -1.992 ; -1.992 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[0]  ; TD_CLK     ; -2.179 ; -2.179 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[1]  ; TD_CLK     ; -2.096 ; -2.096 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[2]  ; TD_CLK     ; -2.133 ; -2.133 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[3]  ; TD_CLK     ; -2.402 ; -2.402 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[4]  ; TD_CLK     ; -2.133 ; -2.133 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[5]  ; TD_CLK     ; -2.070 ; -2.070 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[6]  ; TD_CLK     ; -1.992 ; -1.992 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[7]  ; TD_CLK     ; -2.148 ; -2.148 ; Rise       ; TD_CLK                                                                    ;
+--------------+------------+--------+--------+------------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                  ;
+----------------+------------+--------+--------+------------+---------------------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                           ;
+----------------+------------+--------+--------+------------+---------------------------------------------------------------------------+
; LED_GREEN[*]   ; OSC_27     ; 7.659  ; 7.659  ; Rise       ; OSC_27                                                                    ;
;  LED_GREEN[0]  ; OSC_27     ; 7.659  ; 7.659  ; Rise       ; OSC_27                                                                    ;
;  LED_GREEN[1]  ; OSC_27     ; 7.007  ; 7.007  ; Rise       ; OSC_27                                                                    ;
;  LED_GREEN[2]  ; OSC_27     ; 4.521  ; 4.521  ; Rise       ; OSC_27                                                                    ;
;  LED_GREEN[3]  ; OSC_27     ; 4.586  ; 4.586  ; Rise       ; OSC_27                                                                    ;
;  LED_GREEN[4]  ; OSC_27     ; 4.733  ; 4.733  ; Rise       ; OSC_27                                                                    ;
;  LED_GREEN[5]  ; OSC_27     ; 4.877  ; 4.877  ; Rise       ; OSC_27                                                                    ;
;  LED_GREEN[6]  ; OSC_27     ; 4.654  ; 4.654  ; Rise       ; OSC_27                                                                    ;
;  LED_GREEN[7]  ; OSC_27     ; 5.521  ; 5.521  ; Rise       ; OSC_27                                                                    ;
; VGA_B[*]       ; OSC_27     ; 7.565  ; 7.565  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[0]      ; OSC_27     ; 7.502  ; 7.502  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[1]      ; OSC_27     ; 7.502  ; 7.502  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[2]      ; OSC_27     ; 7.477  ; 7.477  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[3]      ; OSC_27     ; 7.467  ; 7.467  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[4]      ; OSC_27     ; 7.565  ; 7.565  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[5]      ; OSC_27     ; 7.555  ; 7.555  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[6]      ; OSC_27     ; 7.535  ; 7.535  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[7]      ; OSC_27     ; 7.535  ; 7.535  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[8]      ; OSC_27     ; 7.378  ; 7.378  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[9]      ; OSC_27     ; 7.378  ; 7.378  ; Rise       ; OSC_27                                                                    ;
; VGA_BLANK      ; OSC_27     ; 5.359  ; 5.359  ; Rise       ; OSC_27                                                                    ;
; VGA_CLK        ; OSC_27     ; 3.098  ; 3.098  ; Rise       ; OSC_27                                                                    ;
; VGA_G[*]       ; OSC_27     ; 7.738  ; 7.738  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[0]      ; OSC_27     ; 7.738  ; 7.738  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[1]      ; OSC_27     ; 7.738  ; 7.738  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[2]      ; OSC_27     ; 7.636  ; 7.636  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[3]      ; OSC_27     ; 7.636  ; 7.636  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[4]      ; OSC_27     ; 7.646  ; 7.646  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[5]      ; OSC_27     ; 7.646  ; 7.646  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[6]      ; OSC_27     ; 7.601  ; 7.601  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[7]      ; OSC_27     ; 7.621  ; 7.621  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[8]      ; OSC_27     ; 7.631  ; 7.631  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[9]      ; OSC_27     ; 7.631  ; 7.631  ; Rise       ; OSC_27                                                                    ;
; VGA_HS         ; OSC_27     ; 4.150  ; 4.150  ; Rise       ; OSC_27                                                                    ;
; VGA_R[*]       ; OSC_27     ; 8.069  ; 8.069  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[0]      ; OSC_27     ; 8.035  ; 8.035  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[1]      ; OSC_27     ; 8.015  ; 8.015  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[2]      ; OSC_27     ; 8.015  ; 8.015  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[3]      ; OSC_27     ; 8.014  ; 8.014  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[4]      ; OSC_27     ; 8.014  ; 8.014  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[5]      ; OSC_27     ; 8.069  ; 8.069  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[6]      ; OSC_27     ; 8.049  ; 8.049  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[7]      ; OSC_27     ; 8.059  ; 8.059  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[8]      ; OSC_27     ; 7.769  ; 7.769  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[9]      ; OSC_27     ; 7.769  ; 7.769  ; Rise       ; OSC_27                                                                    ;
; VGA_CLK        ; OSC_27     ; 3.098  ; 3.098  ; Fall       ; OSC_27                                                                    ;
; GPIO_0[*]      ; OSC_50     ; 4.056  ; 4.056  ; Rise       ; OSC_50                                                                    ;
;  GPIO_0[28]    ; OSC_50     ; 4.056  ; 4.056  ; Rise       ; OSC_50                                                                    ;
; HEX0[*]        ; OSC_50     ; 5.602  ; 5.602  ; Rise       ; OSC_50                                                                    ;
;  HEX0[0]       ; OSC_50     ; 5.602  ; 5.602  ; Rise       ; OSC_50                                                                    ;
;  HEX0[1]       ; OSC_50     ; 5.563  ; 5.563  ; Rise       ; OSC_50                                                                    ;
;  HEX0[2]       ; OSC_50     ; 5.572  ; 5.572  ; Rise       ; OSC_50                                                                    ;
;  HEX0[3]       ; OSC_50     ; 5.578  ; 5.578  ; Rise       ; OSC_50                                                                    ;
;  HEX0[4]       ; OSC_50     ; 5.578  ; 5.578  ; Rise       ; OSC_50                                                                    ;
;  HEX0[5]       ; OSC_50     ; 5.469  ; 5.469  ; Rise       ; OSC_50                                                                    ;
;  HEX0[6]       ; OSC_50     ; 5.462  ; 5.462  ; Rise       ; OSC_50                                                                    ;
; HEX1[*]        ; OSC_50     ; 4.596  ; 4.596  ; Rise       ; OSC_50                                                                    ;
;  HEX1[0]       ; OSC_50     ; 4.596  ; 4.596  ; Rise       ; OSC_50                                                                    ;
;  HEX1[1]       ; OSC_50     ; 4.588  ; 4.588  ; Rise       ; OSC_50                                                                    ;
;  HEX1[2]       ; OSC_50     ; 4.489  ; 4.489  ; Rise       ; OSC_50                                                                    ;
;  HEX1[3]       ; OSC_50     ; 4.448  ; 4.448  ; Rise       ; OSC_50                                                                    ;
;  HEX1[4]       ; OSC_50     ; 4.413  ; 4.413  ; Rise       ; OSC_50                                                                    ;
;  HEX1[5]       ; OSC_50     ; 4.402  ; 4.402  ; Rise       ; OSC_50                                                                    ;
;  HEX1[6]       ; OSC_50     ; 4.449  ; 4.449  ; Rise       ; OSC_50                                                                    ;
; HEX2[*]        ; OSC_50     ; 4.239  ; 4.239  ; Rise       ; OSC_50                                                                    ;
;  HEX2[0]       ; OSC_50     ; 4.239  ; 4.239  ; Rise       ; OSC_50                                                                    ;
;  HEX2[1]       ; OSC_50     ; 3.985  ; 3.985  ; Rise       ; OSC_50                                                                    ;
;  HEX2[2]       ; OSC_50     ; 4.012  ; 4.012  ; Rise       ; OSC_50                                                                    ;
;  HEX2[3]       ; OSC_50     ; 4.034  ; 4.034  ; Rise       ; OSC_50                                                                    ;
;  HEX2[4]       ; OSC_50     ; 4.025  ; 4.025  ; Rise       ; OSC_50                                                                    ;
;  HEX2[5]       ; OSC_50     ; 4.035  ; 4.035  ; Rise       ; OSC_50                                                                    ;
;  HEX2[6]       ; OSC_50     ; 4.016  ; 4.016  ; Rise       ; OSC_50                                                                    ;
; HEX3[*]        ; OSC_50     ; 3.962  ; 3.962  ; Rise       ; OSC_50                                                                    ;
;  HEX3[0]       ; OSC_50     ; 3.919  ; 3.919  ; Rise       ; OSC_50                                                                    ;
;  HEX3[1]       ; OSC_50     ; 3.882  ; 3.882  ; Rise       ; OSC_50                                                                    ;
;  HEX3[2]       ; OSC_50     ; 3.881  ; 3.881  ; Rise       ; OSC_50                                                                    ;
;  HEX3[3]       ; OSC_50     ; 3.857  ; 3.857  ; Rise       ; OSC_50                                                                    ;
;  HEX3[4]       ; OSC_50     ; 3.882  ; 3.882  ; Rise       ; OSC_50                                                                    ;
;  HEX3[5]       ; OSC_50     ; 3.954  ; 3.954  ; Rise       ; OSC_50                                                                    ;
;  HEX3[6]       ; OSC_50     ; 3.962  ; 3.962  ; Rise       ; OSC_50                                                                    ;
; I2C_SCLK       ; OSC_50     ; 4.812  ; 4.812  ; Rise       ; OSC_50                                                                    ;
; DRAM_ADDR[*]   ; OSC_27     ; 3.635  ; 3.635  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[0]  ; OSC_27     ; 3.053  ; 3.053  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[1]  ; OSC_27     ; 3.486  ; 3.486  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[2]  ; OSC_27     ; 3.277  ; 3.277  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[3]  ; OSC_27     ; 3.034  ; 3.034  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[4]  ; OSC_27     ; 2.991  ; 2.991  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[5]  ; OSC_27     ; 3.635  ; 3.635  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[6]  ; OSC_27     ; 2.979  ; 2.979  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[7]  ; OSC_27     ; 3.034  ; 3.034  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[8]  ; OSC_27     ; 2.773  ; 2.773  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[9]  ; OSC_27     ; 3.506  ; 3.506  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[10] ; OSC_27     ; 3.261  ; 3.261  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[11] ; OSC_27     ; 3.435  ; 3.435  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_BA_0      ; OSC_27     ; 2.998  ; 2.998  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_BA_1      ; OSC_27     ; 2.955  ; 2.955  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CAS_N     ; OSC_27     ; 3.121  ; 3.121  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CS_N      ; OSC_27     ; 2.106  ; 2.106  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_DQ[*]     ; OSC_27     ; 4.271  ; 4.271  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]    ; OSC_27     ; 3.791  ; 3.791  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]    ; OSC_27     ; 3.806  ; 3.806  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]    ; OSC_27     ; 4.204  ; 4.204  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]    ; OSC_27     ; 3.957  ; 3.957  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]    ; OSC_27     ; 4.052  ; 4.052  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]    ; OSC_27     ; 4.179  ; 4.179  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]    ; OSC_27     ; 3.882  ; 3.882  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]    ; OSC_27     ; 3.929  ; 3.929  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]    ; OSC_27     ; 4.160  ; 4.160  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]    ; OSC_27     ; 4.045  ; 4.045  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10]   ; OSC_27     ; 4.232  ; 4.232  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11]   ; OSC_27     ; 4.211  ; 4.211  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12]   ; OSC_27     ; 3.971  ; 3.971  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13]   ; OSC_27     ; 4.271  ; 4.271  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14]   ; OSC_27     ; 4.100  ; 4.100  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15]   ; OSC_27     ; 4.212  ; 4.212  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_LDQM      ; OSC_27     ; 3.343  ; 3.343  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_RAS_N     ; OSC_27     ; 3.164  ; 3.164  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_UDQM      ; OSC_27     ; 3.869  ; 3.869  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_WE_N      ; OSC_27     ; 3.064  ; 3.064  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CLK       ; OSC_27     ; -1.622 ;        ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk1 ;
; DRAM_CLK       ; OSC_27     ;        ; -1.622 ; Fall       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk1 ;
; AUD_BCLK       ; OSC_27     ; 2.012  ; 2.012  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;
; AUD_DACLRCK    ; OSC_27     ; 2.001  ; 2.001  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;
; AUD_XCK        ; OSC_27     ; 1.463  ;        ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;
; AUD_XCK        ; OSC_27     ;        ; 1.463  ; Fall       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;
+----------------+------------+--------+--------+------------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                          ;
+----------------+------------+--------+--------+------------+---------------------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                           ;
+----------------+------------+--------+--------+------------+---------------------------------------------------------------------------+
; LED_GREEN[*]   ; OSC_27     ; 4.521  ; 4.521  ; Rise       ; OSC_27                                                                    ;
;  LED_GREEN[0]  ; OSC_27     ; 6.071  ; 6.071  ; Rise       ; OSC_27                                                                    ;
;  LED_GREEN[1]  ; OSC_27     ; 6.490  ; 6.490  ; Rise       ; OSC_27                                                                    ;
;  LED_GREEN[2]  ; OSC_27     ; 4.521  ; 4.521  ; Rise       ; OSC_27                                                                    ;
;  LED_GREEN[3]  ; OSC_27     ; 4.586  ; 4.586  ; Rise       ; OSC_27                                                                    ;
;  LED_GREEN[4]  ; OSC_27     ; 4.733  ; 4.733  ; Rise       ; OSC_27                                                                    ;
;  LED_GREEN[5]  ; OSC_27     ; 4.877  ; 4.877  ; Rise       ; OSC_27                                                                    ;
;  LED_GREEN[6]  ; OSC_27     ; 4.654  ; 4.654  ; Rise       ; OSC_27                                                                    ;
;  LED_GREEN[7]  ; OSC_27     ; 5.521  ; 5.521  ; Rise       ; OSC_27                                                                    ;
; VGA_B[*]       ; OSC_27     ; 5.346  ; 5.346  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[0]      ; OSC_27     ; 5.470  ; 5.470  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[1]      ; OSC_27     ; 5.470  ; 5.470  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[2]      ; OSC_27     ; 5.445  ; 5.445  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[3]      ; OSC_27     ; 5.435  ; 5.435  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[4]      ; OSC_27     ; 5.533  ; 5.533  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[5]      ; OSC_27     ; 5.523  ; 5.523  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[6]      ; OSC_27     ; 5.503  ; 5.503  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[7]      ; OSC_27     ; 5.503  ; 5.503  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[8]      ; OSC_27     ; 5.346  ; 5.346  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[9]      ; OSC_27     ; 5.346  ; 5.346  ; Rise       ; OSC_27                                                                    ;
; VGA_BLANK      ; OSC_27     ; 4.880  ; 4.880  ; Rise       ; OSC_27                                                                    ;
; VGA_CLK        ; OSC_27     ; 3.098  ; 3.098  ; Rise       ; OSC_27                                                                    ;
; VGA_G[*]       ; OSC_27     ; 5.569  ; 5.569  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[0]      ; OSC_27     ; 5.706  ; 5.706  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[1]      ; OSC_27     ; 5.706  ; 5.706  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[2]      ; OSC_27     ; 5.604  ; 5.604  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[3]      ; OSC_27     ; 5.604  ; 5.604  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[4]      ; OSC_27     ; 5.614  ; 5.614  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[5]      ; OSC_27     ; 5.614  ; 5.614  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[6]      ; OSC_27     ; 5.569  ; 5.569  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[7]      ; OSC_27     ; 5.589  ; 5.589  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[8]      ; OSC_27     ; 5.599  ; 5.599  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[9]      ; OSC_27     ; 5.599  ; 5.599  ; Rise       ; OSC_27                                                                    ;
; VGA_HS         ; OSC_27     ; 4.150  ; 4.150  ; Rise       ; OSC_27                                                                    ;
; VGA_R[*]       ; OSC_27     ; 5.734  ; 5.734  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[0]      ; OSC_27     ; 6.000  ; 6.000  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[1]      ; OSC_27     ; 5.980  ; 5.980  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[2]      ; OSC_27     ; 5.980  ; 5.980  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[3]      ; OSC_27     ; 5.979  ; 5.979  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[4]      ; OSC_27     ; 5.979  ; 5.979  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[5]      ; OSC_27     ; 6.034  ; 6.034  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[6]      ; OSC_27     ; 6.014  ; 6.014  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[7]      ; OSC_27     ; 6.024  ; 6.024  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[8]      ; OSC_27     ; 5.734  ; 5.734  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[9]      ; OSC_27     ; 5.734  ; 5.734  ; Rise       ; OSC_27                                                                    ;
; VGA_CLK        ; OSC_27     ; 3.098  ; 3.098  ; Fall       ; OSC_27                                                                    ;
; GPIO_0[*]      ; OSC_50     ; 4.056  ; 4.056  ; Rise       ; OSC_50                                                                    ;
;  GPIO_0[28]    ; OSC_50     ; 4.056  ; 4.056  ; Rise       ; OSC_50                                                                    ;
; HEX0[*]        ; OSC_50     ; 5.070  ; 5.070  ; Rise       ; OSC_50                                                                    ;
;  HEX0[0]       ; OSC_50     ; 5.211  ; 5.211  ; Rise       ; OSC_50                                                                    ;
;  HEX0[1]       ; OSC_50     ; 5.172  ; 5.172  ; Rise       ; OSC_50                                                                    ;
;  HEX0[2]       ; OSC_50     ; 5.176  ; 5.176  ; Rise       ; OSC_50                                                                    ;
;  HEX0[3]       ; OSC_50     ; 5.188  ; 5.188  ; Rise       ; OSC_50                                                                    ;
;  HEX0[4]       ; OSC_50     ; 5.191  ; 5.191  ; Rise       ; OSC_50                                                                    ;
;  HEX0[5]       ; OSC_50     ; 5.070  ; 5.070  ; Rise       ; OSC_50                                                                    ;
;  HEX0[6]       ; OSC_50     ; 5.070  ; 5.070  ; Rise       ; OSC_50                                                                    ;
; HEX1[*]        ; OSC_50     ; 4.174  ; 4.174  ; Rise       ; OSC_50                                                                    ;
;  HEX1[0]       ; OSC_50     ; 4.468  ; 4.468  ; Rise       ; OSC_50                                                                    ;
;  HEX1[1]       ; OSC_50     ; 4.459  ; 4.459  ; Rise       ; OSC_50                                                                    ;
;  HEX1[2]       ; OSC_50     ; 4.360  ; 4.360  ; Rise       ; OSC_50                                                                    ;
;  HEX1[3]       ; OSC_50     ; 4.319  ; 4.319  ; Rise       ; OSC_50                                                                    ;
;  HEX1[4]       ; OSC_50     ; 4.184  ; 4.184  ; Rise       ; OSC_50                                                                    ;
;  HEX1[5]       ; OSC_50     ; 4.174  ; 4.174  ; Rise       ; OSC_50                                                                    ;
;  HEX1[6]       ; OSC_50     ; 4.220  ; 4.220  ; Rise       ; OSC_50                                                                    ;
; HEX2[*]        ; OSC_50     ; 3.857  ; 3.857  ; Rise       ; OSC_50                                                                    ;
;  HEX2[0]       ; OSC_50     ; 4.105  ; 4.105  ; Rise       ; OSC_50                                                                    ;
;  HEX2[1]       ; OSC_50     ; 3.857  ; 3.857  ; Rise       ; OSC_50                                                                    ;
;  HEX2[2]       ; OSC_50     ; 3.884  ; 3.884  ; Rise       ; OSC_50                                                                    ;
;  HEX2[3]       ; OSC_50     ; 3.906  ; 3.906  ; Rise       ; OSC_50                                                                    ;
;  HEX2[4]       ; OSC_50     ; 3.898  ; 3.898  ; Rise       ; OSC_50                                                                    ;
;  HEX2[5]       ; OSC_50     ; 3.908  ; 3.908  ; Rise       ; OSC_50                                                                    ;
;  HEX2[6]       ; OSC_50     ; 3.888  ; 3.888  ; Rise       ; OSC_50                                                                    ;
; HEX3[*]        ; OSC_50     ; 3.669  ; 3.669  ; Rise       ; OSC_50                                                                    ;
;  HEX3[0]       ; OSC_50     ; 3.720  ; 3.720  ; Rise       ; OSC_50                                                                    ;
;  HEX3[1]       ; OSC_50     ; 3.691  ; 3.691  ; Rise       ; OSC_50                                                                    ;
;  HEX3[2]       ; OSC_50     ; 3.693  ; 3.693  ; Rise       ; OSC_50                                                                    ;
;  HEX3[3]       ; OSC_50     ; 3.669  ; 3.669  ; Rise       ; OSC_50                                                                    ;
;  HEX3[4]       ; OSC_50     ; 3.695  ; 3.695  ; Rise       ; OSC_50                                                                    ;
;  HEX3[5]       ; OSC_50     ; 3.767  ; 3.767  ; Rise       ; OSC_50                                                                    ;
;  HEX3[6]       ; OSC_50     ; 3.771  ; 3.771  ; Rise       ; OSC_50                                                                    ;
; I2C_SCLK       ; OSC_50     ; 4.812  ; 4.812  ; Rise       ; OSC_50                                                                    ;
; DRAM_ADDR[*]   ; OSC_27     ; 2.773  ; 2.773  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[0]  ; OSC_27     ; 3.053  ; 3.053  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[1]  ; OSC_27     ; 3.486  ; 3.486  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[2]  ; OSC_27     ; 3.277  ; 3.277  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[3]  ; OSC_27     ; 3.034  ; 3.034  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[4]  ; OSC_27     ; 2.991  ; 2.991  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[5]  ; OSC_27     ; 3.635  ; 3.635  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[6]  ; OSC_27     ; 2.979  ; 2.979  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[7]  ; OSC_27     ; 3.034  ; 3.034  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[8]  ; OSC_27     ; 2.773  ; 2.773  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[9]  ; OSC_27     ; 3.506  ; 3.506  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[10] ; OSC_27     ; 3.261  ; 3.261  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[11] ; OSC_27     ; 3.435  ; 3.435  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_BA_0      ; OSC_27     ; 2.998  ; 2.998  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_BA_1      ; OSC_27     ; 2.955  ; 2.955  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CAS_N     ; OSC_27     ; 3.121  ; 3.121  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CS_N      ; OSC_27     ; 2.106  ; 2.106  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_DQ[*]     ; OSC_27     ; 2.829  ; 2.829  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]    ; OSC_27     ; 2.908  ; 2.908  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]    ; OSC_27     ; 2.829  ; 2.829  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]    ; OSC_27     ; 3.195  ; 3.195  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]    ; OSC_27     ; 2.961  ; 2.961  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]    ; OSC_27     ; 3.158  ; 3.158  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]    ; OSC_27     ; 3.230  ; 3.230  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]    ; OSC_27     ; 2.994  ; 2.994  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]    ; OSC_27     ; 2.946  ; 2.946  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]    ; OSC_27     ; 3.282  ; 3.282  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]    ; OSC_27     ; 3.184  ; 3.184  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10]   ; OSC_27     ; 3.303  ; 3.303  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11]   ; OSC_27     ; 3.366  ; 3.366  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12]   ; OSC_27     ; 3.100  ; 3.100  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13]   ; OSC_27     ; 3.535  ; 3.535  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14]   ; OSC_27     ; 3.219  ; 3.219  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15]   ; OSC_27     ; 3.245  ; 3.245  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_LDQM      ; OSC_27     ; 3.343  ; 3.343  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_RAS_N     ; OSC_27     ; 3.164  ; 3.164  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_UDQM      ; OSC_27     ; 3.869  ; 3.869  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_WE_N      ; OSC_27     ; 3.064  ; 3.064  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CLK       ; OSC_27     ; -1.622 ;        ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk1 ;
; DRAM_CLK       ; OSC_27     ;        ; -1.622 ; Fall       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk1 ;
; AUD_BCLK       ; OSC_27     ; 2.012  ; 2.012  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;
; AUD_DACLRCK    ; OSC_27     ; 2.001  ; 2.001  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;
; AUD_XCK        ; OSC_27     ; 1.463  ;        ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;
; AUD_XCK        ; OSC_27     ;        ; 1.463  ; Fall       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;
+----------------+------------+--------+--------+------------+---------------------------------------------------------------------------+


+------------------------------------------------------------+
; Propagation Delay                                          ;
+-------------+--------------+-------+-------+-------+-------+
; Input Port  ; Output Port  ; RR    ; RF    ; FR    ; FF    ;
+-------------+--------------+-------+-------+-------+-------+
; DPDT_SW[0]  ; GPIO_0[26]   ;       ; 2.467 ; 2.467 ;       ;
; DPDT_SW[0]  ; GPIO_0[30]   ;       ; 2.449 ; 2.449 ;       ;
; DPDT_SW[0]  ; GPIO_0[34]   ; 2.300 ;       ;       ; 2.300 ;
; DPDT_SW[1]  ; GPIO_0[32]   ; 2.318 ;       ;       ; 2.318 ;
; DPDT_SW[2]  ; VGA_B[0]     ; 5.291 ; 5.291 ; 5.291 ; 5.291 ;
; DPDT_SW[2]  ; VGA_B[1]     ; 5.291 ; 5.291 ; 5.291 ; 5.291 ;
; DPDT_SW[2]  ; VGA_B[2]     ; 5.266 ; 5.266 ; 5.266 ; 5.266 ;
; DPDT_SW[2]  ; VGA_B[3]     ; 5.256 ; 5.256 ; 5.256 ; 5.256 ;
; DPDT_SW[2]  ; VGA_B[4]     ; 5.354 ; 5.354 ; 5.354 ; 5.354 ;
; DPDT_SW[2]  ; VGA_B[5]     ; 5.344 ; 5.344 ; 5.344 ; 5.344 ;
; DPDT_SW[2]  ; VGA_B[6]     ; 5.324 ; 5.324 ; 5.324 ; 5.324 ;
; DPDT_SW[2]  ; VGA_B[7]     ; 5.324 ; 5.324 ; 5.324 ; 5.324 ;
; DPDT_SW[2]  ; VGA_B[8]     ; 5.167 ; 5.167 ; 5.167 ; 5.167 ;
; DPDT_SW[2]  ; VGA_B[9]     ; 5.167 ; 5.167 ; 5.167 ; 5.167 ;
; DPDT_SW[2]  ; VGA_G[0]     ; 5.527 ; 5.527 ; 5.527 ; 5.527 ;
; DPDT_SW[2]  ; VGA_G[1]     ; 5.527 ; 5.527 ; 5.527 ; 5.527 ;
; DPDT_SW[2]  ; VGA_G[2]     ; 5.425 ; 5.425 ; 5.425 ; 5.425 ;
; DPDT_SW[2]  ; VGA_G[3]     ; 5.425 ; 5.425 ; 5.425 ; 5.425 ;
; DPDT_SW[2]  ; VGA_G[4]     ; 5.435 ; 5.435 ; 5.435 ; 5.435 ;
; DPDT_SW[2]  ; VGA_G[5]     ; 5.435 ; 5.435 ; 5.435 ; 5.435 ;
; DPDT_SW[2]  ; VGA_G[6]     ; 5.390 ; 5.390 ; 5.390 ; 5.390 ;
; DPDT_SW[2]  ; VGA_G[7]     ; 5.410 ; 5.410 ; 5.410 ; 5.410 ;
; DPDT_SW[2]  ; VGA_G[8]     ; 5.420 ; 5.420 ; 5.420 ; 5.420 ;
; DPDT_SW[2]  ; VGA_G[9]     ; 5.420 ; 5.420 ; 5.420 ; 5.420 ;
; DPDT_SW[2]  ; VGA_R[0]     ; 5.821 ; 5.821 ; 5.821 ; 5.821 ;
; DPDT_SW[2]  ; VGA_R[1]     ; 5.801 ; 5.801 ; 5.801 ; 5.801 ;
; DPDT_SW[2]  ; VGA_R[2]     ; 5.801 ; 5.801 ; 5.801 ; 5.801 ;
; DPDT_SW[2]  ; VGA_R[3]     ; 5.800 ; 5.800 ; 5.800 ; 5.800 ;
; DPDT_SW[2]  ; VGA_R[4]     ; 5.800 ; 5.800 ; 5.800 ; 5.800 ;
; DPDT_SW[2]  ; VGA_R[5]     ; 5.855 ; 5.855 ; 5.855 ; 5.855 ;
; DPDT_SW[2]  ; VGA_R[6]     ; 5.835 ; 5.835 ; 5.835 ; 5.835 ;
; DPDT_SW[2]  ; VGA_R[7]     ; 5.845 ; 5.845 ; 5.845 ; 5.845 ;
; DPDT_SW[2]  ; VGA_R[8]     ; 5.555 ; 5.555 ; 5.555 ; 5.555 ;
; DPDT_SW[2]  ; VGA_R[9]     ; 5.555 ; 5.555 ; 5.555 ; 5.555 ;
; DPDT_SW[3]  ; VGA_B[0]     ; 5.307 ; 5.307 ; 5.307 ; 5.307 ;
; DPDT_SW[3]  ; VGA_B[1]     ; 5.307 ; 5.307 ; 5.307 ; 5.307 ;
; DPDT_SW[3]  ; VGA_B[2]     ; 5.282 ; 5.282 ; 5.282 ; 5.282 ;
; DPDT_SW[3]  ; VGA_B[3]     ; 5.272 ; 5.272 ; 5.272 ; 5.272 ;
; DPDT_SW[3]  ; VGA_B[4]     ; 5.370 ; 5.370 ; 5.370 ; 5.370 ;
; DPDT_SW[3]  ; VGA_B[5]     ; 5.360 ; 5.360 ; 5.360 ; 5.360 ;
; DPDT_SW[3]  ; VGA_B[6]     ; 5.340 ; 5.340 ; 5.340 ; 5.340 ;
; DPDT_SW[3]  ; VGA_B[7]     ; 5.340 ; 5.340 ; 5.340 ; 5.340 ;
; DPDT_SW[3]  ; VGA_B[8]     ; 5.183 ; 5.183 ; 5.183 ; 5.183 ;
; DPDT_SW[3]  ; VGA_B[9]     ; 5.183 ; 5.183 ; 5.183 ; 5.183 ;
; DPDT_SW[3]  ; VGA_G[0]     ; 5.543 ; 5.543 ; 5.543 ; 5.543 ;
; DPDT_SW[3]  ; VGA_G[1]     ; 5.543 ; 5.543 ; 5.543 ; 5.543 ;
; DPDT_SW[3]  ; VGA_G[2]     ; 5.441 ; 5.441 ; 5.441 ; 5.441 ;
; DPDT_SW[3]  ; VGA_G[3]     ; 5.441 ; 5.441 ; 5.441 ; 5.441 ;
; DPDT_SW[3]  ; VGA_G[4]     ; 5.451 ; 5.451 ; 5.451 ; 5.451 ;
; DPDT_SW[3]  ; VGA_G[5]     ; 5.451 ; 5.451 ; 5.451 ; 5.451 ;
; DPDT_SW[3]  ; VGA_G[6]     ; 5.406 ; 5.406 ; 5.406 ; 5.406 ;
; DPDT_SW[3]  ; VGA_G[7]     ; 5.426 ; 5.426 ; 5.426 ; 5.426 ;
; DPDT_SW[3]  ; VGA_G[8]     ; 5.436 ; 5.436 ; 5.436 ; 5.436 ;
; DPDT_SW[3]  ; VGA_G[9]     ; 5.436 ; 5.436 ; 5.436 ; 5.436 ;
; DPDT_SW[3]  ; VGA_R[0]     ; 5.837 ; 5.837 ; 5.837 ; 5.837 ;
; DPDT_SW[3]  ; VGA_R[1]     ; 5.817 ; 5.817 ; 5.817 ; 5.817 ;
; DPDT_SW[3]  ; VGA_R[2]     ; 5.817 ; 5.817 ; 5.817 ; 5.817 ;
; DPDT_SW[3]  ; VGA_R[3]     ; 5.816 ; 5.816 ; 5.816 ; 5.816 ;
; DPDT_SW[3]  ; VGA_R[4]     ; 5.816 ; 5.816 ; 5.816 ; 5.816 ;
; DPDT_SW[3]  ; VGA_R[5]     ; 5.871 ; 5.871 ; 5.871 ; 5.871 ;
; DPDT_SW[3]  ; VGA_R[6]     ; 5.851 ; 5.851 ; 5.851 ; 5.851 ;
; DPDT_SW[3]  ; VGA_R[7]     ; 5.861 ; 5.861 ; 5.861 ; 5.861 ;
; DPDT_SW[3]  ; VGA_R[8]     ; 5.571 ; 5.571 ; 5.571 ; 5.571 ;
; DPDT_SW[3]  ; VGA_R[9]     ; 5.571 ; 5.571 ; 5.571 ; 5.571 ;
; DPDT_SW[4]  ; VGA_B[0]     ; 5.432 ; 5.432 ; 5.432 ; 5.432 ;
; DPDT_SW[4]  ; VGA_B[1]     ; 5.432 ; 5.432 ; 5.432 ; 5.432 ;
; DPDT_SW[4]  ; VGA_B[2]     ; 5.407 ; 5.407 ; 5.407 ; 5.407 ;
; DPDT_SW[4]  ; VGA_B[3]     ; 5.397 ; 5.397 ; 5.397 ; 5.397 ;
; DPDT_SW[4]  ; VGA_B[4]     ; 5.495 ; 5.495 ; 5.495 ; 5.495 ;
; DPDT_SW[4]  ; VGA_B[5]     ; 5.485 ; 5.485 ; 5.485 ; 5.485 ;
; DPDT_SW[4]  ; VGA_B[6]     ; 5.465 ; 5.465 ; 5.465 ; 5.465 ;
; DPDT_SW[4]  ; VGA_B[7]     ; 5.465 ; 5.465 ; 5.465 ; 5.465 ;
; DPDT_SW[4]  ; VGA_B[8]     ; 5.308 ; 5.308 ; 5.308 ; 5.308 ;
; DPDT_SW[4]  ; VGA_B[9]     ; 5.308 ; 5.308 ; 5.308 ; 5.308 ;
; DPDT_SW[4]  ; VGA_G[0]     ; 5.668 ; 5.668 ; 5.668 ; 5.668 ;
; DPDT_SW[4]  ; VGA_G[1]     ; 5.668 ; 5.668 ; 5.668 ; 5.668 ;
; DPDT_SW[4]  ; VGA_G[2]     ; 5.566 ; 5.566 ; 5.566 ; 5.566 ;
; DPDT_SW[4]  ; VGA_G[3]     ; 5.566 ; 5.566 ; 5.566 ; 5.566 ;
; DPDT_SW[4]  ; VGA_G[4]     ; 5.576 ; 5.576 ; 5.576 ; 5.576 ;
; DPDT_SW[4]  ; VGA_G[5]     ; 5.576 ; 5.576 ; 5.576 ; 5.576 ;
; DPDT_SW[4]  ; VGA_G[6]     ; 5.531 ; 5.531 ; 5.531 ; 5.531 ;
; DPDT_SW[4]  ; VGA_G[7]     ; 5.551 ; 5.551 ; 5.551 ; 5.551 ;
; DPDT_SW[4]  ; VGA_G[8]     ; 5.561 ; 5.561 ; 5.561 ; 5.561 ;
; DPDT_SW[4]  ; VGA_G[9]     ; 5.561 ; 5.561 ; 5.561 ; 5.561 ;
; DPDT_SW[4]  ; VGA_R[0]     ; 5.962 ; 5.962 ; 5.962 ; 5.962 ;
; DPDT_SW[4]  ; VGA_R[1]     ; 5.942 ; 5.942 ; 5.942 ; 5.942 ;
; DPDT_SW[4]  ; VGA_R[2]     ; 5.942 ; 5.942 ; 5.942 ; 5.942 ;
; DPDT_SW[4]  ; VGA_R[3]     ; 5.941 ; 5.941 ; 5.941 ; 5.941 ;
; DPDT_SW[4]  ; VGA_R[4]     ; 5.941 ; 5.941 ; 5.941 ; 5.941 ;
; DPDT_SW[4]  ; VGA_R[5]     ; 5.996 ; 5.996 ; 5.996 ; 5.996 ;
; DPDT_SW[4]  ; VGA_R[6]     ; 5.976 ; 5.976 ; 5.976 ; 5.976 ;
; DPDT_SW[4]  ; VGA_R[7]     ; 5.986 ; 5.986 ; 5.986 ; 5.986 ;
; DPDT_SW[4]  ; VGA_R[8]     ; 5.696 ; 5.696 ; 5.696 ; 5.696 ;
; DPDT_SW[4]  ; VGA_R[9]     ; 5.696 ; 5.696 ; 5.696 ; 5.696 ;
; DPDT_SW[5]  ; VGA_B[0]     ; 5.258 ; 5.258 ; 5.258 ; 5.258 ;
; DPDT_SW[5]  ; VGA_B[1]     ; 5.258 ; 5.258 ; 5.258 ; 5.258 ;
; DPDT_SW[5]  ; VGA_B[2]     ; 5.233 ; 5.233 ; 5.233 ; 5.233 ;
; DPDT_SW[5]  ; VGA_B[3]     ; 5.223 ; 5.223 ; 5.223 ; 5.223 ;
; DPDT_SW[5]  ; VGA_B[4]     ; 5.321 ; 5.321 ; 5.321 ; 5.321 ;
; DPDT_SW[5]  ; VGA_B[5]     ; 5.311 ; 5.311 ; 5.311 ; 5.311 ;
; DPDT_SW[5]  ; VGA_B[6]     ; 5.291 ; 5.291 ; 5.291 ; 5.291 ;
; DPDT_SW[5]  ; VGA_B[7]     ; 5.291 ; 5.291 ; 5.291 ; 5.291 ;
; DPDT_SW[5]  ; VGA_B[8]     ; 5.134 ; 5.134 ; 5.134 ; 5.134 ;
; DPDT_SW[5]  ; VGA_B[9]     ; 5.134 ; 5.134 ; 5.134 ; 5.134 ;
; DPDT_SW[5]  ; VGA_G[0]     ; 5.494 ; 5.494 ; 5.494 ; 5.494 ;
; DPDT_SW[5]  ; VGA_G[1]     ; 5.494 ; 5.494 ; 5.494 ; 5.494 ;
; DPDT_SW[5]  ; VGA_G[2]     ; 5.392 ; 5.392 ; 5.392 ; 5.392 ;
; DPDT_SW[5]  ; VGA_G[3]     ; 5.392 ; 5.392 ; 5.392 ; 5.392 ;
; DPDT_SW[5]  ; VGA_G[4]     ; 5.402 ; 5.402 ; 5.402 ; 5.402 ;
; DPDT_SW[5]  ; VGA_G[5]     ; 5.402 ; 5.402 ; 5.402 ; 5.402 ;
; DPDT_SW[5]  ; VGA_G[6]     ; 5.357 ; 5.357 ; 5.357 ; 5.357 ;
; DPDT_SW[5]  ; VGA_G[7]     ; 5.377 ; 5.377 ; 5.377 ; 5.377 ;
; DPDT_SW[5]  ; VGA_G[8]     ; 5.387 ; 5.387 ; 5.387 ; 5.387 ;
; DPDT_SW[5]  ; VGA_G[9]     ; 5.387 ; 5.387 ; 5.387 ; 5.387 ;
; DPDT_SW[5]  ; VGA_R[0]     ; 5.788 ; 5.788 ; 5.788 ; 5.788 ;
; DPDT_SW[5]  ; VGA_R[1]     ; 5.768 ; 5.768 ; 5.768 ; 5.768 ;
; DPDT_SW[5]  ; VGA_R[2]     ; 5.768 ; 5.768 ; 5.768 ; 5.768 ;
; DPDT_SW[5]  ; VGA_R[3]     ; 5.767 ; 5.767 ; 5.767 ; 5.767 ;
; DPDT_SW[5]  ; VGA_R[4]     ; 5.767 ; 5.767 ; 5.767 ; 5.767 ;
; DPDT_SW[5]  ; VGA_R[5]     ; 5.822 ; 5.822 ; 5.822 ; 5.822 ;
; DPDT_SW[5]  ; VGA_R[6]     ; 5.802 ; 5.802 ; 5.802 ; 5.802 ;
; DPDT_SW[5]  ; VGA_R[7]     ; 5.812 ; 5.812 ; 5.812 ; 5.812 ;
; DPDT_SW[5]  ; VGA_R[8]     ; 5.522 ; 5.522 ; 5.522 ; 5.522 ;
; DPDT_SW[5]  ; VGA_R[9]     ; 5.522 ; 5.522 ; 5.522 ; 5.522 ;
; DPDT_SW[6]  ; VGA_B[0]     ; 5.576 ; 5.576 ; 5.576 ; 5.576 ;
; DPDT_SW[6]  ; VGA_B[1]     ; 5.576 ; 5.576 ; 5.576 ; 5.576 ;
; DPDT_SW[6]  ; VGA_B[2]     ; 5.551 ; 5.551 ; 5.551 ; 5.551 ;
; DPDT_SW[6]  ; VGA_B[3]     ; 5.541 ; 5.541 ; 5.541 ; 5.541 ;
; DPDT_SW[6]  ; VGA_B[4]     ; 5.639 ; 5.639 ; 5.639 ; 5.639 ;
; DPDT_SW[6]  ; VGA_B[5]     ; 5.629 ; 5.629 ; 5.629 ; 5.629 ;
; DPDT_SW[6]  ; VGA_B[6]     ; 5.609 ; 5.609 ; 5.609 ; 5.609 ;
; DPDT_SW[6]  ; VGA_B[7]     ; 5.609 ; 5.609 ; 5.609 ; 5.609 ;
; DPDT_SW[6]  ; VGA_B[8]     ; 5.452 ; 5.452 ; 5.452 ; 5.452 ;
; DPDT_SW[6]  ; VGA_B[9]     ; 5.452 ; 5.452 ; 5.452 ; 5.452 ;
; DPDT_SW[6]  ; VGA_G[0]     ; 5.812 ; 5.812 ; 5.812 ; 5.812 ;
; DPDT_SW[6]  ; VGA_G[1]     ; 5.812 ; 5.812 ; 5.812 ; 5.812 ;
; DPDT_SW[6]  ; VGA_G[2]     ; 5.710 ; 5.710 ; 5.710 ; 5.710 ;
; DPDT_SW[6]  ; VGA_G[3]     ; 5.710 ; 5.710 ; 5.710 ; 5.710 ;
; DPDT_SW[6]  ; VGA_G[4]     ; 5.720 ; 5.720 ; 5.720 ; 5.720 ;
; DPDT_SW[6]  ; VGA_G[5]     ; 5.720 ; 5.720 ; 5.720 ; 5.720 ;
; DPDT_SW[6]  ; VGA_G[6]     ; 5.675 ; 5.675 ; 5.675 ; 5.675 ;
; DPDT_SW[6]  ; VGA_G[7]     ; 5.695 ; 5.695 ; 5.695 ; 5.695 ;
; DPDT_SW[6]  ; VGA_G[8]     ; 5.705 ; 5.705 ; 5.705 ; 5.705 ;
; DPDT_SW[6]  ; VGA_G[9]     ; 5.705 ; 5.705 ; 5.705 ; 5.705 ;
; DPDT_SW[6]  ; VGA_R[0]     ; 6.106 ; 6.106 ; 6.106 ; 6.106 ;
; DPDT_SW[6]  ; VGA_R[1]     ; 6.086 ; 6.086 ; 6.086 ; 6.086 ;
; DPDT_SW[6]  ; VGA_R[2]     ; 6.086 ; 6.086 ; 6.086 ; 6.086 ;
; DPDT_SW[6]  ; VGA_R[3]     ; 6.085 ; 6.085 ; 6.085 ; 6.085 ;
; DPDT_SW[6]  ; VGA_R[4]     ; 6.085 ; 6.085 ; 6.085 ; 6.085 ;
; DPDT_SW[6]  ; VGA_R[5]     ; 6.140 ; 6.140 ; 6.140 ; 6.140 ;
; DPDT_SW[6]  ; VGA_R[6]     ; 6.120 ; 6.120 ; 6.120 ; 6.120 ;
; DPDT_SW[6]  ; VGA_R[7]     ; 6.130 ; 6.130 ; 6.130 ; 6.130 ;
; DPDT_SW[6]  ; VGA_R[8]     ; 5.840 ; 5.840 ; 5.840 ; 5.840 ;
; DPDT_SW[6]  ; VGA_R[9]     ; 5.840 ; 5.840 ; 5.840 ; 5.840 ;
; DPDT_SW[7]  ; VGA_B[0]     ; 5.740 ; 5.740 ; 5.740 ; 5.740 ;
; DPDT_SW[7]  ; VGA_B[1]     ; 5.740 ; 5.740 ; 5.740 ; 5.740 ;
; DPDT_SW[7]  ; VGA_B[2]     ; 5.715 ; 5.715 ; 5.715 ; 5.715 ;
; DPDT_SW[7]  ; VGA_B[3]     ; 5.705 ; 5.705 ; 5.705 ; 5.705 ;
; DPDT_SW[7]  ; VGA_B[4]     ; 5.803 ; 5.803 ; 5.803 ; 5.803 ;
; DPDT_SW[7]  ; VGA_B[5]     ; 5.793 ; 5.793 ; 5.793 ; 5.793 ;
; DPDT_SW[7]  ; VGA_B[6]     ; 5.773 ; 5.773 ; 5.773 ; 5.773 ;
; DPDT_SW[7]  ; VGA_B[7]     ; 5.773 ; 5.773 ; 5.773 ; 5.773 ;
; DPDT_SW[7]  ; VGA_B[8]     ; 5.616 ; 5.616 ; 5.616 ; 5.616 ;
; DPDT_SW[7]  ; VGA_B[9]     ; 5.616 ; 5.616 ; 5.616 ; 5.616 ;
; DPDT_SW[7]  ; VGA_G[0]     ; 5.976 ; 5.976 ; 5.976 ; 5.976 ;
; DPDT_SW[7]  ; VGA_G[1]     ; 5.976 ; 5.976 ; 5.976 ; 5.976 ;
; DPDT_SW[7]  ; VGA_G[2]     ; 5.874 ; 5.874 ; 5.874 ; 5.874 ;
; DPDT_SW[7]  ; VGA_G[3]     ; 5.874 ; 5.874 ; 5.874 ; 5.874 ;
; DPDT_SW[7]  ; VGA_G[4]     ; 5.884 ; 5.884 ; 5.884 ; 5.884 ;
; DPDT_SW[7]  ; VGA_G[5]     ; 5.884 ; 5.884 ; 5.884 ; 5.884 ;
; DPDT_SW[7]  ; VGA_G[6]     ; 5.839 ; 5.839 ; 5.839 ; 5.839 ;
; DPDT_SW[7]  ; VGA_G[7]     ; 5.859 ; 5.859 ; 5.859 ; 5.859 ;
; DPDT_SW[7]  ; VGA_G[8]     ; 5.869 ; 5.869 ; 5.869 ; 5.869 ;
; DPDT_SW[7]  ; VGA_G[9]     ; 5.869 ; 5.869 ; 5.869 ; 5.869 ;
; DPDT_SW[7]  ; VGA_R[0]     ; 6.270 ; 6.270 ; 6.270 ; 6.270 ;
; DPDT_SW[7]  ; VGA_R[1]     ; 6.250 ; 6.250 ; 6.250 ; 6.250 ;
; DPDT_SW[7]  ; VGA_R[2]     ; 6.250 ; 6.250 ; 6.250 ; 6.250 ;
; DPDT_SW[7]  ; VGA_R[3]     ; 6.249 ; 6.249 ; 6.249 ; 6.249 ;
; DPDT_SW[7]  ; VGA_R[4]     ; 6.249 ; 6.249 ; 6.249 ; 6.249 ;
; DPDT_SW[7]  ; VGA_R[5]     ; 6.304 ; 6.304 ; 6.304 ; 6.304 ;
; DPDT_SW[7]  ; VGA_R[6]     ; 6.284 ; 6.284 ; 6.284 ; 6.284 ;
; DPDT_SW[7]  ; VGA_R[7]     ; 6.294 ; 6.294 ; 6.294 ; 6.294 ;
; DPDT_SW[7]  ; VGA_R[8]     ; 6.004 ; 6.004 ; 6.004 ; 6.004 ;
; DPDT_SW[7]  ; VGA_R[9]     ; 6.004 ; 6.004 ; 6.004 ; 6.004 ;
; DPDT_SW[8]  ; VGA_B[0]     ; 5.127 ; 5.127 ; 5.127 ; 5.127 ;
; DPDT_SW[8]  ; VGA_B[1]     ; 5.127 ; 5.127 ; 5.127 ; 5.127 ;
; DPDT_SW[8]  ; VGA_B[2]     ; 5.102 ; 5.102 ; 5.102 ; 5.102 ;
; DPDT_SW[8]  ; VGA_B[3]     ; 5.092 ; 5.092 ; 5.092 ; 5.092 ;
; DPDT_SW[8]  ; VGA_B[4]     ; 5.190 ; 5.190 ; 5.190 ; 5.190 ;
; DPDT_SW[8]  ; VGA_B[5]     ; 5.180 ; 5.180 ; 5.180 ; 5.180 ;
; DPDT_SW[8]  ; VGA_B[6]     ; 5.160 ; 5.160 ; 5.160 ; 5.160 ;
; DPDT_SW[8]  ; VGA_B[7]     ; 5.160 ; 5.160 ; 5.160 ; 5.160 ;
; DPDT_SW[8]  ; VGA_B[8]     ; 5.003 ; 5.003 ; 5.003 ; 5.003 ;
; DPDT_SW[8]  ; VGA_B[9]     ; 5.003 ; 5.003 ; 5.003 ; 5.003 ;
; DPDT_SW[8]  ; VGA_G[0]     ; 5.363 ; 5.363 ; 5.363 ; 5.363 ;
; DPDT_SW[8]  ; VGA_G[1]     ; 5.363 ; 5.363 ; 5.363 ; 5.363 ;
; DPDT_SW[8]  ; VGA_G[2]     ; 5.261 ; 5.261 ; 5.261 ; 5.261 ;
; DPDT_SW[8]  ; VGA_G[3]     ; 5.261 ; 5.261 ; 5.261 ; 5.261 ;
; DPDT_SW[8]  ; VGA_G[4]     ; 5.271 ; 5.271 ; 5.271 ; 5.271 ;
; DPDT_SW[8]  ; VGA_G[5]     ; 5.271 ; 5.271 ; 5.271 ; 5.271 ;
; DPDT_SW[8]  ; VGA_G[6]     ; 5.226 ; 5.226 ; 5.226 ; 5.226 ;
; DPDT_SW[8]  ; VGA_G[7]     ; 5.246 ; 5.246 ; 5.246 ; 5.246 ;
; DPDT_SW[8]  ; VGA_G[8]     ; 5.256 ; 5.256 ; 5.256 ; 5.256 ;
; DPDT_SW[8]  ; VGA_G[9]     ; 5.256 ; 5.256 ; 5.256 ; 5.256 ;
; DPDT_SW[8]  ; VGA_R[0]     ; 5.657 ; 5.657 ; 5.657 ; 5.657 ;
; DPDT_SW[8]  ; VGA_R[1]     ; 5.637 ; 5.637 ; 5.637 ; 5.637 ;
; DPDT_SW[8]  ; VGA_R[2]     ; 5.637 ; 5.637 ; 5.637 ; 5.637 ;
; DPDT_SW[8]  ; VGA_R[3]     ; 5.636 ; 5.636 ; 5.636 ; 5.636 ;
; DPDT_SW[8]  ; VGA_R[4]     ; 5.636 ; 5.636 ; 5.636 ; 5.636 ;
; DPDT_SW[8]  ; VGA_R[5]     ; 5.691 ; 5.691 ; 5.691 ; 5.691 ;
; DPDT_SW[8]  ; VGA_R[6]     ; 5.671 ; 5.671 ; 5.671 ; 5.671 ;
; DPDT_SW[8]  ; VGA_R[7]     ; 5.681 ; 5.681 ; 5.681 ; 5.681 ;
; DPDT_SW[8]  ; VGA_R[8]     ; 5.391 ; 5.391 ; 5.391 ; 5.391 ;
; DPDT_SW[8]  ; VGA_R[9]     ; 5.391 ; 5.391 ; 5.391 ; 5.391 ;
; DPDT_SW[9]  ; VGA_B[0]     ; 5.544 ; 5.544 ; 5.544 ; 5.544 ;
; DPDT_SW[9]  ; VGA_B[1]     ; 5.544 ; 5.544 ; 5.544 ; 5.544 ;
; DPDT_SW[9]  ; VGA_B[2]     ; 5.519 ; 5.519 ; 5.519 ; 5.519 ;
; DPDT_SW[9]  ; VGA_B[3]     ; 5.509 ; 5.509 ; 5.509 ; 5.509 ;
; DPDT_SW[9]  ; VGA_B[4]     ; 5.607 ; 5.607 ; 5.607 ; 5.607 ;
; DPDT_SW[9]  ; VGA_B[5]     ; 5.597 ; 5.597 ; 5.597 ; 5.597 ;
; DPDT_SW[9]  ; VGA_B[6]     ; 5.577 ; 5.577 ; 5.577 ; 5.577 ;
; DPDT_SW[9]  ; VGA_B[7]     ; 5.577 ; 5.577 ; 5.577 ; 5.577 ;
; DPDT_SW[9]  ; VGA_B[8]     ; 5.420 ; 5.420 ; 5.420 ; 5.420 ;
; DPDT_SW[9]  ; VGA_B[9]     ; 5.420 ; 5.420 ; 5.420 ; 5.420 ;
; DPDT_SW[9]  ; VGA_G[0]     ; 5.780 ; 5.780 ; 5.780 ; 5.780 ;
; DPDT_SW[9]  ; VGA_G[1]     ; 5.780 ; 5.780 ; 5.780 ; 5.780 ;
; DPDT_SW[9]  ; VGA_G[2]     ; 5.678 ; 5.678 ; 5.678 ; 5.678 ;
; DPDT_SW[9]  ; VGA_G[3]     ; 5.678 ; 5.678 ; 5.678 ; 5.678 ;
; DPDT_SW[9]  ; VGA_G[4]     ; 5.688 ; 5.688 ; 5.688 ; 5.688 ;
; DPDT_SW[9]  ; VGA_G[5]     ; 5.688 ; 5.688 ; 5.688 ; 5.688 ;
; DPDT_SW[9]  ; VGA_G[6]     ; 5.643 ; 5.643 ; 5.643 ; 5.643 ;
; DPDT_SW[9]  ; VGA_G[7]     ; 5.663 ; 5.663 ; 5.663 ; 5.663 ;
; DPDT_SW[9]  ; VGA_G[8]     ; 5.673 ; 5.673 ; 5.673 ; 5.673 ;
; DPDT_SW[9]  ; VGA_G[9]     ; 5.673 ; 5.673 ; 5.673 ; 5.673 ;
; DPDT_SW[9]  ; VGA_R[0]     ; 6.074 ; 6.074 ; 6.074 ; 6.074 ;
; DPDT_SW[9]  ; VGA_R[1]     ; 6.054 ; 6.054 ; 6.054 ; 6.054 ;
; DPDT_SW[9]  ; VGA_R[2]     ; 6.054 ; 6.054 ; 6.054 ; 6.054 ;
; DPDT_SW[9]  ; VGA_R[3]     ; 6.053 ; 6.053 ; 6.053 ; 6.053 ;
; DPDT_SW[9]  ; VGA_R[4]     ; 6.053 ; 6.053 ; 6.053 ; 6.053 ;
; DPDT_SW[9]  ; VGA_R[5]     ; 6.108 ; 6.108 ; 6.108 ; 6.108 ;
; DPDT_SW[9]  ; VGA_R[6]     ; 6.088 ; 6.088 ; 6.088 ; 6.088 ;
; DPDT_SW[9]  ; VGA_R[7]     ; 6.098 ; 6.098 ; 6.098 ; 6.098 ;
; DPDT_SW[9]  ; VGA_R[8]     ; 5.808 ; 5.808 ; 5.808 ; 5.808 ;
; DPDT_SW[9]  ; VGA_R[9]     ; 5.808 ; 5.808 ; 5.808 ; 5.808 ;
; DPDT_SW[10] ; VGA_B[0]     ; 5.485 ; 5.485 ; 5.485 ; 5.485 ;
; DPDT_SW[10] ; VGA_B[1]     ; 5.485 ; 5.485 ; 5.485 ; 5.485 ;
; DPDT_SW[10] ; VGA_B[2]     ; 5.460 ; 5.460 ; 5.460 ; 5.460 ;
; DPDT_SW[10] ; VGA_B[3]     ; 5.450 ; 5.450 ; 5.450 ; 5.450 ;
; DPDT_SW[10] ; VGA_B[4]     ; 5.548 ; 5.548 ; 5.548 ; 5.548 ;
; DPDT_SW[10] ; VGA_B[5]     ; 5.538 ; 5.538 ; 5.538 ; 5.538 ;
; DPDT_SW[10] ; VGA_B[6]     ; 5.518 ; 5.518 ; 5.518 ; 5.518 ;
; DPDT_SW[10] ; VGA_B[7]     ; 5.518 ; 5.518 ; 5.518 ; 5.518 ;
; DPDT_SW[10] ; VGA_B[8]     ; 5.361 ; 5.361 ; 5.361 ; 5.361 ;
; DPDT_SW[10] ; VGA_B[9]     ; 5.361 ; 5.361 ; 5.361 ; 5.361 ;
; DPDT_SW[10] ; VGA_G[0]     ; 5.721 ; 5.721 ; 5.721 ; 5.721 ;
; DPDT_SW[10] ; VGA_G[1]     ; 5.721 ; 5.721 ; 5.721 ; 5.721 ;
; DPDT_SW[10] ; VGA_G[2]     ; 5.619 ; 5.619 ; 5.619 ; 5.619 ;
; DPDT_SW[10] ; VGA_G[3]     ; 5.619 ; 5.619 ; 5.619 ; 5.619 ;
; DPDT_SW[10] ; VGA_G[4]     ; 5.629 ; 5.629 ; 5.629 ; 5.629 ;
; DPDT_SW[10] ; VGA_G[5]     ; 5.629 ; 5.629 ; 5.629 ; 5.629 ;
; DPDT_SW[10] ; VGA_G[6]     ; 5.584 ; 5.584 ; 5.584 ; 5.584 ;
; DPDT_SW[10] ; VGA_G[7]     ; 5.604 ; 5.604 ; 5.604 ; 5.604 ;
; DPDT_SW[10] ; VGA_G[8]     ; 5.614 ; 5.614 ; 5.614 ; 5.614 ;
; DPDT_SW[10] ; VGA_G[9]     ; 5.614 ; 5.614 ; 5.614 ; 5.614 ;
; DPDT_SW[10] ; VGA_R[0]     ; 6.015 ; 6.015 ; 6.015 ; 6.015 ;
; DPDT_SW[10] ; VGA_R[1]     ; 5.995 ; 5.995 ; 5.995 ; 5.995 ;
; DPDT_SW[10] ; VGA_R[2]     ; 5.995 ; 5.995 ; 5.995 ; 5.995 ;
; DPDT_SW[10] ; VGA_R[3]     ; 5.994 ; 5.994 ; 5.994 ; 5.994 ;
; DPDT_SW[10] ; VGA_R[4]     ; 5.994 ; 5.994 ; 5.994 ; 5.994 ;
; DPDT_SW[10] ; VGA_R[5]     ; 6.049 ; 6.049 ; 6.049 ; 6.049 ;
; DPDT_SW[10] ; VGA_R[6]     ; 6.029 ; 6.029 ; 6.029 ; 6.029 ;
; DPDT_SW[10] ; VGA_R[7]     ; 6.039 ; 6.039 ; 6.039 ; 6.039 ;
; DPDT_SW[10] ; VGA_R[8]     ; 5.749 ; 5.749 ; 5.749 ; 5.749 ;
; DPDT_SW[10] ; VGA_R[9]     ; 5.749 ; 5.749 ; 5.749 ; 5.749 ;
; DPDT_SW[11] ; LED_GREEN[0] ;       ; 4.814 ; 4.814 ;       ;
; DPDT_SW[11] ; VGA_B[0]     ;       ; 4.657 ; 4.657 ;       ;
; DPDT_SW[11] ; VGA_B[1]     ;       ; 4.657 ; 4.657 ;       ;
; DPDT_SW[11] ; VGA_B[2]     ;       ; 4.632 ; 4.632 ;       ;
; DPDT_SW[11] ; VGA_B[3]     ;       ; 4.622 ; 4.622 ;       ;
; DPDT_SW[11] ; VGA_B[4]     ;       ; 4.720 ; 4.720 ;       ;
; DPDT_SW[11] ; VGA_B[5]     ;       ; 4.710 ; 4.710 ;       ;
; DPDT_SW[11] ; VGA_B[6]     ;       ; 4.690 ; 4.690 ;       ;
; DPDT_SW[11] ; VGA_B[7]     ;       ; 4.690 ; 4.690 ;       ;
; DPDT_SW[11] ; VGA_B[8]     ;       ; 4.533 ; 4.533 ;       ;
; DPDT_SW[11] ; VGA_B[9]     ;       ; 4.533 ; 4.533 ;       ;
; DPDT_SW[11] ; VGA_G[0]     ;       ; 4.893 ; 4.893 ;       ;
; DPDT_SW[11] ; VGA_G[1]     ;       ; 4.893 ; 4.893 ;       ;
; DPDT_SW[11] ; VGA_G[2]     ;       ; 4.791 ; 4.791 ;       ;
; DPDT_SW[11] ; VGA_G[3]     ;       ; 4.791 ; 4.791 ;       ;
; DPDT_SW[11] ; VGA_G[4]     ;       ; 4.801 ; 4.801 ;       ;
; DPDT_SW[11] ; VGA_G[5]     ;       ; 4.801 ; 4.801 ;       ;
; DPDT_SW[11] ; VGA_G[6]     ;       ; 4.756 ; 4.756 ;       ;
; DPDT_SW[11] ; VGA_G[7]     ;       ; 4.776 ; 4.776 ;       ;
; DPDT_SW[11] ; VGA_G[8]     ;       ; 4.786 ; 4.786 ;       ;
; DPDT_SW[11] ; VGA_G[9]     ;       ; 4.786 ; 4.786 ;       ;
; DPDT_SW[11] ; VGA_R[0]     ;       ; 5.190 ; 5.190 ;       ;
; DPDT_SW[11] ; VGA_R[1]     ;       ; 5.170 ; 5.170 ;       ;
; DPDT_SW[11] ; VGA_R[2]     ;       ; 5.170 ; 5.170 ;       ;
; DPDT_SW[11] ; VGA_R[3]     ;       ; 5.169 ; 5.169 ;       ;
; DPDT_SW[11] ; VGA_R[4]     ;       ; 5.169 ; 5.169 ;       ;
; DPDT_SW[11] ; VGA_R[5]     ;       ; 5.224 ; 5.224 ;       ;
; DPDT_SW[11] ; VGA_R[6]     ;       ; 5.204 ; 5.204 ;       ;
; DPDT_SW[11] ; VGA_R[7]     ;       ; 5.214 ; 5.214 ;       ;
; DPDT_SW[11] ; VGA_R[8]     ;       ; 4.924 ; 4.924 ;       ;
; DPDT_SW[11] ; VGA_R[9]     ;       ; 4.924 ; 4.924 ;       ;
; DPDT_SW[12] ; LED_GREEN[0] ;       ; 4.903 ; 4.903 ;       ;
; DPDT_SW[12] ; VGA_B[0]     ;       ; 4.746 ; 4.746 ;       ;
; DPDT_SW[12] ; VGA_B[1]     ;       ; 4.746 ; 4.746 ;       ;
; DPDT_SW[12] ; VGA_B[2]     ;       ; 4.721 ; 4.721 ;       ;
; DPDT_SW[12] ; VGA_B[3]     ;       ; 4.711 ; 4.711 ;       ;
; DPDT_SW[12] ; VGA_B[4]     ;       ; 4.809 ; 4.809 ;       ;
; DPDT_SW[12] ; VGA_B[5]     ;       ; 4.799 ; 4.799 ;       ;
; DPDT_SW[12] ; VGA_B[6]     ;       ; 4.779 ; 4.779 ;       ;
; DPDT_SW[12] ; VGA_B[7]     ;       ; 4.779 ; 4.779 ;       ;
; DPDT_SW[12] ; VGA_B[8]     ;       ; 4.622 ; 4.622 ;       ;
; DPDT_SW[12] ; VGA_B[9]     ;       ; 4.622 ; 4.622 ;       ;
; DPDT_SW[12] ; VGA_G[0]     ;       ; 4.982 ; 4.982 ;       ;
; DPDT_SW[12] ; VGA_G[1]     ;       ; 4.982 ; 4.982 ;       ;
; DPDT_SW[12] ; VGA_G[2]     ;       ; 4.880 ; 4.880 ;       ;
; DPDT_SW[12] ; VGA_G[3]     ;       ; 4.880 ; 4.880 ;       ;
; DPDT_SW[12] ; VGA_G[4]     ;       ; 4.890 ; 4.890 ;       ;
; DPDT_SW[12] ; VGA_G[5]     ;       ; 4.890 ; 4.890 ;       ;
; DPDT_SW[12] ; VGA_G[6]     ;       ; 4.845 ; 4.845 ;       ;
; DPDT_SW[12] ; VGA_G[7]     ;       ; 4.865 ; 4.865 ;       ;
; DPDT_SW[12] ; VGA_G[8]     ;       ; 4.875 ; 4.875 ;       ;
; DPDT_SW[12] ; VGA_G[9]     ;       ; 4.875 ; 4.875 ;       ;
; DPDT_SW[12] ; VGA_R[0]     ;       ; 5.279 ; 5.279 ;       ;
; DPDT_SW[12] ; VGA_R[1]     ;       ; 5.259 ; 5.259 ;       ;
; DPDT_SW[12] ; VGA_R[2]     ;       ; 5.259 ; 5.259 ;       ;
; DPDT_SW[12] ; VGA_R[3]     ;       ; 5.258 ; 5.258 ;       ;
; DPDT_SW[12] ; VGA_R[4]     ;       ; 5.258 ; 5.258 ;       ;
; DPDT_SW[12] ; VGA_R[5]     ;       ; 5.313 ; 5.313 ;       ;
; DPDT_SW[12] ; VGA_R[6]     ;       ; 5.293 ; 5.293 ;       ;
; DPDT_SW[12] ; VGA_R[7]     ;       ; 5.303 ; 5.303 ;       ;
; DPDT_SW[12] ; VGA_R[8]     ;       ; 5.013 ; 5.013 ;       ;
; DPDT_SW[12] ; VGA_R[9]     ;       ; 5.013 ; 5.013 ;       ;
; DPDT_SW[13] ; LED_GREEN[0] ;       ; 7.408 ; 7.408 ;       ;
; DPDT_SW[13] ; VGA_B[0]     ;       ; 7.251 ; 7.251 ;       ;
; DPDT_SW[13] ; VGA_B[1]     ;       ; 7.251 ; 7.251 ;       ;
; DPDT_SW[13] ; VGA_B[2]     ;       ; 7.226 ; 7.226 ;       ;
; DPDT_SW[13] ; VGA_B[3]     ;       ; 7.216 ; 7.216 ;       ;
; DPDT_SW[13] ; VGA_B[4]     ;       ; 7.314 ; 7.314 ;       ;
; DPDT_SW[13] ; VGA_B[5]     ;       ; 7.304 ; 7.304 ;       ;
; DPDT_SW[13] ; VGA_B[6]     ;       ; 7.284 ; 7.284 ;       ;
; DPDT_SW[13] ; VGA_B[7]     ;       ; 7.284 ; 7.284 ;       ;
; DPDT_SW[13] ; VGA_B[8]     ;       ; 7.127 ; 7.127 ;       ;
; DPDT_SW[13] ; VGA_B[9]     ;       ; 7.127 ; 7.127 ;       ;
; DPDT_SW[13] ; VGA_G[0]     ;       ; 7.487 ; 7.487 ;       ;
; DPDT_SW[13] ; VGA_G[1]     ;       ; 7.487 ; 7.487 ;       ;
; DPDT_SW[13] ; VGA_G[2]     ;       ; 7.385 ; 7.385 ;       ;
; DPDT_SW[13] ; VGA_G[3]     ;       ; 7.385 ; 7.385 ;       ;
; DPDT_SW[13] ; VGA_G[4]     ;       ; 7.395 ; 7.395 ;       ;
; DPDT_SW[13] ; VGA_G[5]     ;       ; 7.395 ; 7.395 ;       ;
; DPDT_SW[13] ; VGA_G[6]     ;       ; 7.350 ; 7.350 ;       ;
; DPDT_SW[13] ; VGA_G[7]     ;       ; 7.370 ; 7.370 ;       ;
; DPDT_SW[13] ; VGA_G[8]     ;       ; 7.380 ; 7.380 ;       ;
; DPDT_SW[13] ; VGA_G[9]     ;       ; 7.380 ; 7.380 ;       ;
; DPDT_SW[13] ; VGA_R[0]     ;       ; 7.784 ; 7.784 ;       ;
; DPDT_SW[13] ; VGA_R[1]     ;       ; 7.764 ; 7.764 ;       ;
; DPDT_SW[13] ; VGA_R[2]     ;       ; 7.764 ; 7.764 ;       ;
; DPDT_SW[13] ; VGA_R[3]     ;       ; 7.763 ; 7.763 ;       ;
; DPDT_SW[13] ; VGA_R[4]     ;       ; 7.763 ; 7.763 ;       ;
; DPDT_SW[13] ; VGA_R[5]     ;       ; 7.818 ; 7.818 ;       ;
; DPDT_SW[13] ; VGA_R[6]     ;       ; 7.798 ; 7.798 ;       ;
; DPDT_SW[13] ; VGA_R[7]     ;       ; 7.808 ; 7.808 ;       ;
; DPDT_SW[13] ; VGA_R[8]     ;       ; 7.518 ; 7.518 ;       ;
; DPDT_SW[13] ; VGA_R[9]     ;       ; 7.518 ; 7.518 ;       ;
; DPDT_SW[14] ; LED_GREEN[0] ;       ; 7.348 ; 7.348 ;       ;
; DPDT_SW[14] ; VGA_B[0]     ;       ; 7.191 ; 7.191 ;       ;
; DPDT_SW[14] ; VGA_B[1]     ;       ; 7.191 ; 7.191 ;       ;
; DPDT_SW[14] ; VGA_B[2]     ;       ; 7.166 ; 7.166 ;       ;
; DPDT_SW[14] ; VGA_B[3]     ;       ; 7.156 ; 7.156 ;       ;
; DPDT_SW[14] ; VGA_B[4]     ;       ; 7.254 ; 7.254 ;       ;
; DPDT_SW[14] ; VGA_B[5]     ;       ; 7.244 ; 7.244 ;       ;
; DPDT_SW[14] ; VGA_B[6]     ;       ; 7.224 ; 7.224 ;       ;
; DPDT_SW[14] ; VGA_B[7]     ;       ; 7.224 ; 7.224 ;       ;
; DPDT_SW[14] ; VGA_B[8]     ;       ; 7.067 ; 7.067 ;       ;
; DPDT_SW[14] ; VGA_B[9]     ;       ; 7.067 ; 7.067 ;       ;
; DPDT_SW[14] ; VGA_G[0]     ;       ; 7.427 ; 7.427 ;       ;
; DPDT_SW[14] ; VGA_G[1]     ;       ; 7.427 ; 7.427 ;       ;
; DPDT_SW[14] ; VGA_G[2]     ;       ; 7.325 ; 7.325 ;       ;
; DPDT_SW[14] ; VGA_G[3]     ;       ; 7.325 ; 7.325 ;       ;
; DPDT_SW[14] ; VGA_G[4]     ;       ; 7.335 ; 7.335 ;       ;
; DPDT_SW[14] ; VGA_G[5]     ;       ; 7.335 ; 7.335 ;       ;
; DPDT_SW[14] ; VGA_G[6]     ;       ; 7.290 ; 7.290 ;       ;
; DPDT_SW[14] ; VGA_G[7]     ;       ; 7.310 ; 7.310 ;       ;
; DPDT_SW[14] ; VGA_G[8]     ;       ; 7.320 ; 7.320 ;       ;
; DPDT_SW[14] ; VGA_G[9]     ;       ; 7.320 ; 7.320 ;       ;
; DPDT_SW[14] ; VGA_R[0]     ;       ; 7.724 ; 7.724 ;       ;
; DPDT_SW[14] ; VGA_R[1]     ;       ; 7.704 ; 7.704 ;       ;
; DPDT_SW[14] ; VGA_R[2]     ;       ; 7.704 ; 7.704 ;       ;
; DPDT_SW[14] ; VGA_R[3]     ;       ; 7.703 ; 7.703 ;       ;
; DPDT_SW[14] ; VGA_R[4]     ;       ; 7.703 ; 7.703 ;       ;
; DPDT_SW[14] ; VGA_R[5]     ;       ; 7.758 ; 7.758 ;       ;
; DPDT_SW[14] ; VGA_R[6]     ;       ; 7.738 ; 7.738 ;       ;
; DPDT_SW[14] ; VGA_R[7]     ;       ; 7.748 ; 7.748 ;       ;
; DPDT_SW[14] ; VGA_R[8]     ;       ; 7.458 ; 7.458 ;       ;
; DPDT_SW[14] ; VGA_R[9]     ;       ; 7.458 ; 7.458 ;       ;
; DPDT_SW[15] ; LED_GREEN[0] ;       ; 7.313 ; 7.313 ;       ;
; DPDT_SW[15] ; VGA_B[0]     ;       ; 7.156 ; 7.156 ;       ;
; DPDT_SW[15] ; VGA_B[1]     ;       ; 7.156 ; 7.156 ;       ;
; DPDT_SW[15] ; VGA_B[2]     ;       ; 7.131 ; 7.131 ;       ;
; DPDT_SW[15] ; VGA_B[3]     ;       ; 7.121 ; 7.121 ;       ;
; DPDT_SW[15] ; VGA_B[4]     ;       ; 7.219 ; 7.219 ;       ;
; DPDT_SW[15] ; VGA_B[5]     ;       ; 7.209 ; 7.209 ;       ;
; DPDT_SW[15] ; VGA_B[6]     ;       ; 7.189 ; 7.189 ;       ;
; DPDT_SW[15] ; VGA_B[7]     ;       ; 7.189 ; 7.189 ;       ;
; DPDT_SW[15] ; VGA_B[8]     ;       ; 7.032 ; 7.032 ;       ;
; DPDT_SW[15] ; VGA_B[9]     ;       ; 7.032 ; 7.032 ;       ;
; DPDT_SW[15] ; VGA_G[0]     ;       ; 7.392 ; 7.392 ;       ;
; DPDT_SW[15] ; VGA_G[1]     ;       ; 7.392 ; 7.392 ;       ;
; DPDT_SW[15] ; VGA_G[2]     ;       ; 7.290 ; 7.290 ;       ;
; DPDT_SW[15] ; VGA_G[3]     ;       ; 7.290 ; 7.290 ;       ;
; DPDT_SW[15] ; VGA_G[4]     ;       ; 7.300 ; 7.300 ;       ;
; DPDT_SW[15] ; VGA_G[5]     ;       ; 7.300 ; 7.300 ;       ;
; DPDT_SW[15] ; VGA_G[6]     ;       ; 7.255 ; 7.255 ;       ;
; DPDT_SW[15] ; VGA_G[7]     ;       ; 7.275 ; 7.275 ;       ;
; DPDT_SW[15] ; VGA_G[8]     ;       ; 7.285 ; 7.285 ;       ;
; DPDT_SW[15] ; VGA_G[9]     ;       ; 7.285 ; 7.285 ;       ;
; DPDT_SW[15] ; VGA_R[0]     ;       ; 7.689 ; 7.689 ;       ;
; DPDT_SW[15] ; VGA_R[1]     ;       ; 7.669 ; 7.669 ;       ;
; DPDT_SW[15] ; VGA_R[2]     ;       ; 7.669 ; 7.669 ;       ;
; DPDT_SW[15] ; VGA_R[3]     ;       ; 7.668 ; 7.668 ;       ;
; DPDT_SW[15] ; VGA_R[4]     ;       ; 7.668 ; 7.668 ;       ;
; DPDT_SW[15] ; VGA_R[5]     ;       ; 7.723 ; 7.723 ;       ;
; DPDT_SW[15] ; VGA_R[6]     ;       ; 7.703 ; 7.703 ;       ;
; DPDT_SW[15] ; VGA_R[7]     ;       ; 7.713 ; 7.713 ;       ;
; DPDT_SW[15] ; VGA_R[8]     ;       ; 7.423 ; 7.423 ;       ;
; DPDT_SW[15] ; VGA_R[9]     ;       ; 7.423 ; 7.423 ;       ;
; DPDT_SW[16] ; LED_GREEN[0] ;       ; 7.359 ; 7.359 ;       ;
; DPDT_SW[16] ; VGA_B[0]     ;       ; 7.202 ; 7.202 ;       ;
; DPDT_SW[16] ; VGA_B[1]     ;       ; 7.202 ; 7.202 ;       ;
; DPDT_SW[16] ; VGA_B[2]     ;       ; 7.177 ; 7.177 ;       ;
; DPDT_SW[16] ; VGA_B[3]     ;       ; 7.167 ; 7.167 ;       ;
; DPDT_SW[16] ; VGA_B[4]     ;       ; 7.265 ; 7.265 ;       ;
; DPDT_SW[16] ; VGA_B[5]     ;       ; 7.255 ; 7.255 ;       ;
; DPDT_SW[16] ; VGA_B[6]     ;       ; 7.235 ; 7.235 ;       ;
; DPDT_SW[16] ; VGA_B[7]     ;       ; 7.235 ; 7.235 ;       ;
; DPDT_SW[16] ; VGA_B[8]     ;       ; 7.078 ; 7.078 ;       ;
; DPDT_SW[16] ; VGA_B[9]     ;       ; 7.078 ; 7.078 ;       ;
; DPDT_SW[16] ; VGA_G[0]     ;       ; 7.438 ; 7.438 ;       ;
; DPDT_SW[16] ; VGA_G[1]     ;       ; 7.438 ; 7.438 ;       ;
; DPDT_SW[16] ; VGA_G[2]     ;       ; 7.336 ; 7.336 ;       ;
; DPDT_SW[16] ; VGA_G[3]     ;       ; 7.336 ; 7.336 ;       ;
; DPDT_SW[16] ; VGA_G[4]     ;       ; 7.346 ; 7.346 ;       ;
; DPDT_SW[16] ; VGA_G[5]     ;       ; 7.346 ; 7.346 ;       ;
; DPDT_SW[16] ; VGA_G[6]     ;       ; 7.301 ; 7.301 ;       ;
; DPDT_SW[16] ; VGA_G[7]     ;       ; 7.321 ; 7.321 ;       ;
; DPDT_SW[16] ; VGA_G[8]     ;       ; 7.331 ; 7.331 ;       ;
; DPDT_SW[16] ; VGA_G[9]     ;       ; 7.331 ; 7.331 ;       ;
; DPDT_SW[16] ; VGA_R[0]     ;       ; 7.735 ; 7.735 ;       ;
; DPDT_SW[16] ; VGA_R[1]     ;       ; 7.715 ; 7.715 ;       ;
; DPDT_SW[16] ; VGA_R[2]     ;       ; 7.715 ; 7.715 ;       ;
; DPDT_SW[16] ; VGA_R[3]     ;       ; 7.714 ; 7.714 ;       ;
; DPDT_SW[16] ; VGA_R[4]     ;       ; 7.714 ; 7.714 ;       ;
; DPDT_SW[16] ; VGA_R[5]     ;       ; 7.769 ; 7.769 ;       ;
; DPDT_SW[16] ; VGA_R[6]     ;       ; 7.749 ; 7.749 ;       ;
; DPDT_SW[16] ; VGA_R[7]     ;       ; 7.759 ; 7.759 ;       ;
; DPDT_SW[16] ; VGA_R[8]     ;       ; 7.469 ; 7.469 ;       ;
; DPDT_SW[16] ; VGA_R[9]     ;       ; 7.469 ; 7.469 ;       ;
; DPDT_SW[17] ; LED_GREEN[0] ;       ; 7.291 ; 7.291 ;       ;
; DPDT_SW[17] ; VGA_B[0]     ;       ; 7.134 ; 7.134 ;       ;
; DPDT_SW[17] ; VGA_B[1]     ;       ; 7.134 ; 7.134 ;       ;
; DPDT_SW[17] ; VGA_B[2]     ;       ; 7.109 ; 7.109 ;       ;
; DPDT_SW[17] ; VGA_B[3]     ;       ; 7.099 ; 7.099 ;       ;
; DPDT_SW[17] ; VGA_B[4]     ;       ; 7.197 ; 7.197 ;       ;
; DPDT_SW[17] ; VGA_B[5]     ;       ; 7.187 ; 7.187 ;       ;
; DPDT_SW[17] ; VGA_B[6]     ;       ; 7.167 ; 7.167 ;       ;
; DPDT_SW[17] ; VGA_B[7]     ;       ; 7.167 ; 7.167 ;       ;
; DPDT_SW[17] ; VGA_B[8]     ;       ; 7.010 ; 7.010 ;       ;
; DPDT_SW[17] ; VGA_B[9]     ;       ; 7.010 ; 7.010 ;       ;
; DPDT_SW[17] ; VGA_G[0]     ;       ; 7.370 ; 7.370 ;       ;
; DPDT_SW[17] ; VGA_G[1]     ;       ; 7.370 ; 7.370 ;       ;
; DPDT_SW[17] ; VGA_G[2]     ;       ; 7.268 ; 7.268 ;       ;
; DPDT_SW[17] ; VGA_G[3]     ;       ; 7.268 ; 7.268 ;       ;
; DPDT_SW[17] ; VGA_G[4]     ;       ; 7.278 ; 7.278 ;       ;
; DPDT_SW[17] ; VGA_G[5]     ;       ; 7.278 ; 7.278 ;       ;
; DPDT_SW[17] ; VGA_G[6]     ;       ; 7.233 ; 7.233 ;       ;
; DPDT_SW[17] ; VGA_G[7]     ;       ; 7.253 ; 7.253 ;       ;
; DPDT_SW[17] ; VGA_G[8]     ;       ; 7.263 ; 7.263 ;       ;
; DPDT_SW[17] ; VGA_G[9]     ;       ; 7.263 ; 7.263 ;       ;
; DPDT_SW[17] ; VGA_R[0]     ;       ; 7.667 ; 7.667 ;       ;
; DPDT_SW[17] ; VGA_R[1]     ;       ; 7.647 ; 7.647 ;       ;
; DPDT_SW[17] ; VGA_R[2]     ;       ; 7.647 ; 7.647 ;       ;
; DPDT_SW[17] ; VGA_R[3]     ;       ; 7.646 ; 7.646 ;       ;
; DPDT_SW[17] ; VGA_R[4]     ;       ; 7.646 ; 7.646 ;       ;
; DPDT_SW[17] ; VGA_R[5]     ;       ; 7.701 ; 7.701 ;       ;
; DPDT_SW[17] ; VGA_R[6]     ;       ; 7.681 ; 7.681 ;       ;
; DPDT_SW[17] ; VGA_R[7]     ;       ; 7.691 ; 7.691 ;       ;
; DPDT_SW[17] ; VGA_R[8]     ;       ; 7.401 ; 7.401 ;       ;
; DPDT_SW[17] ; VGA_R[9]     ;       ; 7.401 ; 7.401 ;       ;
+-------------+--------------+-------+-------+-------+-------+


+------------------------------------------------------------+
; Minimum Propagation Delay                                  ;
+-------------+--------------+-------+-------+-------+-------+
; Input Port  ; Output Port  ; RR    ; RF    ; FR    ; FF    ;
+-------------+--------------+-------+-------+-------+-------+
; DPDT_SW[0]  ; GPIO_0[26]   ;       ; 2.467 ; 2.467 ;       ;
; DPDT_SW[0]  ; GPIO_0[30]   ;       ; 2.449 ; 2.449 ;       ;
; DPDT_SW[0]  ; GPIO_0[34]   ; 2.300 ;       ;       ; 2.300 ;
; DPDT_SW[1]  ; GPIO_0[32]   ; 2.318 ;       ;       ; 2.318 ;
; DPDT_SW[2]  ; VGA_B[0]     ; 4.858 ; 4.858 ; 4.858 ; 4.858 ;
; DPDT_SW[2]  ; VGA_B[1]     ; 4.858 ; 4.858 ; 4.858 ; 4.858 ;
; DPDT_SW[2]  ; VGA_B[2]     ; 4.833 ; 4.833 ; 4.833 ; 4.833 ;
; DPDT_SW[2]  ; VGA_B[3]     ; 4.823 ; 4.823 ; 4.823 ; 4.823 ;
; DPDT_SW[2]  ; VGA_B[4]     ; 4.921 ; 4.921 ; 4.921 ; 4.921 ;
; DPDT_SW[2]  ; VGA_B[5]     ; 4.911 ; 4.911 ; 4.911 ; 4.911 ;
; DPDT_SW[2]  ; VGA_B[6]     ; 4.891 ; 4.891 ; 4.891 ; 4.891 ;
; DPDT_SW[2]  ; VGA_B[7]     ; 4.891 ; 4.891 ; 4.891 ; 4.891 ;
; DPDT_SW[2]  ; VGA_B[8]     ; 4.734 ; 4.734 ; 4.734 ; 4.734 ;
; DPDT_SW[2]  ; VGA_B[9]     ; 4.734 ; 4.734 ; 4.734 ; 4.734 ;
; DPDT_SW[2]  ; VGA_G[0]     ; 5.094 ; 5.094 ; 5.094 ; 5.094 ;
; DPDT_SW[2]  ; VGA_G[1]     ; 5.094 ; 5.094 ; 5.094 ; 5.094 ;
; DPDT_SW[2]  ; VGA_G[2]     ; 4.992 ; 4.992 ; 4.992 ; 4.992 ;
; DPDT_SW[2]  ; VGA_G[3]     ; 4.992 ; 4.992 ; 4.992 ; 4.992 ;
; DPDT_SW[2]  ; VGA_G[4]     ; 5.002 ; 5.002 ; 5.002 ; 5.002 ;
; DPDT_SW[2]  ; VGA_G[5]     ; 5.002 ; 5.002 ; 5.002 ; 5.002 ;
; DPDT_SW[2]  ; VGA_G[6]     ; 4.957 ; 4.957 ; 4.957 ; 4.957 ;
; DPDT_SW[2]  ; VGA_G[7]     ; 4.977 ; 4.977 ; 4.977 ; 4.977 ;
; DPDT_SW[2]  ; VGA_G[8]     ; 4.987 ; 4.987 ; 4.987 ; 4.987 ;
; DPDT_SW[2]  ; VGA_G[9]     ; 4.987 ; 4.987 ; 4.987 ; 4.987 ;
; DPDT_SW[2]  ; VGA_R[0]     ; 5.388 ; 5.388 ; 5.388 ; 5.388 ;
; DPDT_SW[2]  ; VGA_R[1]     ; 5.368 ; 5.368 ; 5.368 ; 5.368 ;
; DPDT_SW[2]  ; VGA_R[2]     ; 5.368 ; 5.368 ; 5.368 ; 5.368 ;
; DPDT_SW[2]  ; VGA_R[3]     ; 5.367 ; 5.367 ; 5.367 ; 5.367 ;
; DPDT_SW[2]  ; VGA_R[4]     ; 5.367 ; 5.367 ; 5.367 ; 5.367 ;
; DPDT_SW[2]  ; VGA_R[5]     ; 5.422 ; 5.422 ; 5.422 ; 5.422 ;
; DPDT_SW[2]  ; VGA_R[6]     ; 5.402 ; 5.402 ; 5.402 ; 5.402 ;
; DPDT_SW[2]  ; VGA_R[7]     ; 5.412 ; 5.412 ; 5.412 ; 5.412 ;
; DPDT_SW[2]  ; VGA_R[8]     ; 5.122 ; 5.122 ; 5.122 ; 5.122 ;
; DPDT_SW[2]  ; VGA_R[9]     ; 5.122 ; 5.122 ; 5.122 ; 5.122 ;
; DPDT_SW[3]  ; VGA_B[0]     ; 4.878 ; 4.878 ; 4.878 ; 4.878 ;
; DPDT_SW[3]  ; VGA_B[1]     ; 4.878 ; 4.878 ; 4.878 ; 4.878 ;
; DPDT_SW[3]  ; VGA_B[2]     ; 4.853 ; 4.853 ; 4.853 ; 4.853 ;
; DPDT_SW[3]  ; VGA_B[3]     ; 4.843 ; 4.843 ; 4.843 ; 4.843 ;
; DPDT_SW[3]  ; VGA_B[4]     ; 4.941 ; 4.941 ; 4.941 ; 4.941 ;
; DPDT_SW[3]  ; VGA_B[5]     ; 4.931 ; 4.931 ; 4.931 ; 4.931 ;
; DPDT_SW[3]  ; VGA_B[6]     ; 4.911 ; 4.911 ; 4.911 ; 4.911 ;
; DPDT_SW[3]  ; VGA_B[7]     ; 4.911 ; 4.911 ; 4.911 ; 4.911 ;
; DPDT_SW[3]  ; VGA_B[8]     ; 4.754 ; 4.754 ; 4.754 ; 4.754 ;
; DPDT_SW[3]  ; VGA_B[9]     ; 4.754 ; 4.754 ; 4.754 ; 4.754 ;
; DPDT_SW[3]  ; VGA_G[0]     ; 5.114 ; 5.114 ; 5.114 ; 5.114 ;
; DPDT_SW[3]  ; VGA_G[1]     ; 5.114 ; 5.114 ; 5.114 ; 5.114 ;
; DPDT_SW[3]  ; VGA_G[2]     ; 5.012 ; 5.012 ; 5.012 ; 5.012 ;
; DPDT_SW[3]  ; VGA_G[3]     ; 5.012 ; 5.012 ; 5.012 ; 5.012 ;
; DPDT_SW[3]  ; VGA_G[4]     ; 5.022 ; 5.022 ; 5.022 ; 5.022 ;
; DPDT_SW[3]  ; VGA_G[5]     ; 5.022 ; 5.022 ; 5.022 ; 5.022 ;
; DPDT_SW[3]  ; VGA_G[6]     ; 4.977 ; 4.977 ; 4.977 ; 4.977 ;
; DPDT_SW[3]  ; VGA_G[7]     ; 4.997 ; 4.997 ; 4.997 ; 4.997 ;
; DPDT_SW[3]  ; VGA_G[8]     ; 5.007 ; 5.007 ; 5.007 ; 5.007 ;
; DPDT_SW[3]  ; VGA_G[9]     ; 5.007 ; 5.007 ; 5.007 ; 5.007 ;
; DPDT_SW[3]  ; VGA_R[0]     ; 5.408 ; 5.408 ; 5.408 ; 5.408 ;
; DPDT_SW[3]  ; VGA_R[1]     ; 5.388 ; 5.388 ; 5.388 ; 5.388 ;
; DPDT_SW[3]  ; VGA_R[2]     ; 5.388 ; 5.388 ; 5.388 ; 5.388 ;
; DPDT_SW[3]  ; VGA_R[3]     ; 5.387 ; 5.387 ; 5.387 ; 5.387 ;
; DPDT_SW[3]  ; VGA_R[4]     ; 5.387 ; 5.387 ; 5.387 ; 5.387 ;
; DPDT_SW[3]  ; VGA_R[5]     ; 5.442 ; 5.442 ; 5.442 ; 5.442 ;
; DPDT_SW[3]  ; VGA_R[6]     ; 5.422 ; 5.422 ; 5.422 ; 5.422 ;
; DPDT_SW[3]  ; VGA_R[7]     ; 5.432 ; 5.432 ; 5.432 ; 5.432 ;
; DPDT_SW[3]  ; VGA_R[8]     ; 5.142 ; 5.142 ; 5.142 ; 5.142 ;
; DPDT_SW[3]  ; VGA_R[9]     ; 5.142 ; 5.142 ; 5.142 ; 5.142 ;
; DPDT_SW[4]  ; VGA_B[0]     ; 5.296 ; 5.296 ; 5.296 ; 5.296 ;
; DPDT_SW[4]  ; VGA_B[1]     ; 5.296 ; 5.296 ; 5.296 ; 5.296 ;
; DPDT_SW[4]  ; VGA_B[2]     ; 5.271 ; 5.271 ; 5.271 ; 5.271 ;
; DPDT_SW[4]  ; VGA_B[3]     ; 5.261 ; 5.261 ; 5.261 ; 5.261 ;
; DPDT_SW[4]  ; VGA_B[4]     ; 5.359 ; 5.359 ; 5.359 ; 5.359 ;
; DPDT_SW[4]  ; VGA_B[5]     ; 5.349 ; 5.349 ; 5.349 ; 5.349 ;
; DPDT_SW[4]  ; VGA_B[6]     ; 5.329 ; 5.329 ; 5.329 ; 5.329 ;
; DPDT_SW[4]  ; VGA_B[7]     ; 5.329 ; 5.329 ; 5.329 ; 5.329 ;
; DPDT_SW[4]  ; VGA_B[8]     ; 5.172 ; 5.172 ; 5.172 ; 5.172 ;
; DPDT_SW[4]  ; VGA_B[9]     ; 5.172 ; 5.172 ; 5.172 ; 5.172 ;
; DPDT_SW[4]  ; VGA_G[0]     ; 5.532 ; 5.532 ; 5.532 ; 5.532 ;
; DPDT_SW[4]  ; VGA_G[1]     ; 5.532 ; 5.532 ; 5.532 ; 5.532 ;
; DPDT_SW[4]  ; VGA_G[2]     ; 5.430 ; 5.430 ; 5.430 ; 5.430 ;
; DPDT_SW[4]  ; VGA_G[3]     ; 5.430 ; 5.430 ; 5.430 ; 5.430 ;
; DPDT_SW[4]  ; VGA_G[4]     ; 5.440 ; 5.440 ; 5.440 ; 5.440 ;
; DPDT_SW[4]  ; VGA_G[5]     ; 5.440 ; 5.440 ; 5.440 ; 5.440 ;
; DPDT_SW[4]  ; VGA_G[6]     ; 5.395 ; 5.395 ; 5.395 ; 5.395 ;
; DPDT_SW[4]  ; VGA_G[7]     ; 5.415 ; 5.415 ; 5.415 ; 5.415 ;
; DPDT_SW[4]  ; VGA_G[8]     ; 5.425 ; 5.425 ; 5.425 ; 5.425 ;
; DPDT_SW[4]  ; VGA_G[9]     ; 5.425 ; 5.425 ; 5.425 ; 5.425 ;
; DPDT_SW[4]  ; VGA_R[0]     ; 5.826 ; 5.826 ; 5.826 ; 5.826 ;
; DPDT_SW[4]  ; VGA_R[1]     ; 5.806 ; 5.806 ; 5.806 ; 5.806 ;
; DPDT_SW[4]  ; VGA_R[2]     ; 5.806 ; 5.806 ; 5.806 ; 5.806 ;
; DPDT_SW[4]  ; VGA_R[3]     ; 5.805 ; 5.805 ; 5.805 ; 5.805 ;
; DPDT_SW[4]  ; VGA_R[4]     ; 5.805 ; 5.805 ; 5.805 ; 5.805 ;
; DPDT_SW[4]  ; VGA_R[5]     ; 5.860 ; 5.860 ; 5.860 ; 5.860 ;
; DPDT_SW[4]  ; VGA_R[6]     ; 5.840 ; 5.840 ; 5.840 ; 5.840 ;
; DPDT_SW[4]  ; VGA_R[7]     ; 5.850 ; 5.850 ; 5.850 ; 5.850 ;
; DPDT_SW[4]  ; VGA_R[8]     ; 5.560 ; 5.560 ; 5.560 ; 5.560 ;
; DPDT_SW[4]  ; VGA_R[9]     ; 5.560 ; 5.560 ; 5.560 ; 5.560 ;
; DPDT_SW[5]  ; VGA_B[0]     ; 4.979 ; 4.979 ; 4.979 ; 4.979 ;
; DPDT_SW[5]  ; VGA_B[1]     ; 4.979 ; 4.979 ; 4.979 ; 4.979 ;
; DPDT_SW[5]  ; VGA_B[2]     ; 4.954 ; 4.954 ; 4.954 ; 4.954 ;
; DPDT_SW[5]  ; VGA_B[3]     ; 4.944 ; 4.944 ; 4.944 ; 4.944 ;
; DPDT_SW[5]  ; VGA_B[4]     ; 5.042 ; 5.042 ; 5.042 ; 5.042 ;
; DPDT_SW[5]  ; VGA_B[5]     ; 5.032 ; 5.032 ; 5.032 ; 5.032 ;
; DPDT_SW[5]  ; VGA_B[6]     ; 5.012 ; 5.012 ; 5.012 ; 5.012 ;
; DPDT_SW[5]  ; VGA_B[7]     ; 5.012 ; 5.012 ; 5.012 ; 5.012 ;
; DPDT_SW[5]  ; VGA_B[8]     ; 4.855 ; 4.855 ; 4.855 ; 4.855 ;
; DPDT_SW[5]  ; VGA_B[9]     ; 4.855 ; 4.855 ; 4.855 ; 4.855 ;
; DPDT_SW[5]  ; VGA_G[0]     ; 5.215 ; 5.215 ; 5.215 ; 5.215 ;
; DPDT_SW[5]  ; VGA_G[1]     ; 5.215 ; 5.215 ; 5.215 ; 5.215 ;
; DPDT_SW[5]  ; VGA_G[2]     ; 5.113 ; 5.113 ; 5.113 ; 5.113 ;
; DPDT_SW[5]  ; VGA_G[3]     ; 5.113 ; 5.113 ; 5.113 ; 5.113 ;
; DPDT_SW[5]  ; VGA_G[4]     ; 5.123 ; 5.123 ; 5.123 ; 5.123 ;
; DPDT_SW[5]  ; VGA_G[5]     ; 5.123 ; 5.123 ; 5.123 ; 5.123 ;
; DPDT_SW[5]  ; VGA_G[6]     ; 5.078 ; 5.078 ; 5.078 ; 5.078 ;
; DPDT_SW[5]  ; VGA_G[7]     ; 5.098 ; 5.098 ; 5.098 ; 5.098 ;
; DPDT_SW[5]  ; VGA_G[8]     ; 5.108 ; 5.108 ; 5.108 ; 5.108 ;
; DPDT_SW[5]  ; VGA_G[9]     ; 5.108 ; 5.108 ; 5.108 ; 5.108 ;
; DPDT_SW[5]  ; VGA_R[0]     ; 5.509 ; 5.509 ; 5.509 ; 5.509 ;
; DPDT_SW[5]  ; VGA_R[1]     ; 5.489 ; 5.489 ; 5.489 ; 5.489 ;
; DPDT_SW[5]  ; VGA_R[2]     ; 5.489 ; 5.489 ; 5.489 ; 5.489 ;
; DPDT_SW[5]  ; VGA_R[3]     ; 5.488 ; 5.488 ; 5.488 ; 5.488 ;
; DPDT_SW[5]  ; VGA_R[4]     ; 5.488 ; 5.488 ; 5.488 ; 5.488 ;
; DPDT_SW[5]  ; VGA_R[5]     ; 5.543 ; 5.543 ; 5.543 ; 5.543 ;
; DPDT_SW[5]  ; VGA_R[6]     ; 5.523 ; 5.523 ; 5.523 ; 5.523 ;
; DPDT_SW[5]  ; VGA_R[7]     ; 5.533 ; 5.533 ; 5.533 ; 5.533 ;
; DPDT_SW[5]  ; VGA_R[8]     ; 5.243 ; 5.243 ; 5.243 ; 5.243 ;
; DPDT_SW[5]  ; VGA_R[9]     ; 5.243 ; 5.243 ; 5.243 ; 5.243 ;
; DPDT_SW[6]  ; VGA_B[0]     ; 5.271 ; 5.271 ; 5.271 ; 5.271 ;
; DPDT_SW[6]  ; VGA_B[1]     ; 5.271 ; 5.271 ; 5.271 ; 5.271 ;
; DPDT_SW[6]  ; VGA_B[2]     ; 5.246 ; 5.246 ; 5.246 ; 5.246 ;
; DPDT_SW[6]  ; VGA_B[3]     ; 5.236 ; 5.236 ; 5.236 ; 5.236 ;
; DPDT_SW[6]  ; VGA_B[4]     ; 5.334 ; 5.334 ; 5.334 ; 5.334 ;
; DPDT_SW[6]  ; VGA_B[5]     ; 5.324 ; 5.324 ; 5.324 ; 5.324 ;
; DPDT_SW[6]  ; VGA_B[6]     ; 5.304 ; 5.304 ; 5.304 ; 5.304 ;
; DPDT_SW[6]  ; VGA_B[7]     ; 5.304 ; 5.304 ; 5.304 ; 5.304 ;
; DPDT_SW[6]  ; VGA_B[8]     ; 5.147 ; 5.147 ; 5.147 ; 5.147 ;
; DPDT_SW[6]  ; VGA_B[9]     ; 5.147 ; 5.147 ; 5.147 ; 5.147 ;
; DPDT_SW[6]  ; VGA_G[0]     ; 5.507 ; 5.507 ; 5.507 ; 5.507 ;
; DPDT_SW[6]  ; VGA_G[1]     ; 5.507 ; 5.507 ; 5.507 ; 5.507 ;
; DPDT_SW[6]  ; VGA_G[2]     ; 5.405 ; 5.405 ; 5.405 ; 5.405 ;
; DPDT_SW[6]  ; VGA_G[3]     ; 5.405 ; 5.405 ; 5.405 ; 5.405 ;
; DPDT_SW[6]  ; VGA_G[4]     ; 5.415 ; 5.415 ; 5.415 ; 5.415 ;
; DPDT_SW[6]  ; VGA_G[5]     ; 5.415 ; 5.415 ; 5.415 ; 5.415 ;
; DPDT_SW[6]  ; VGA_G[6]     ; 5.370 ; 5.370 ; 5.370 ; 5.370 ;
; DPDT_SW[6]  ; VGA_G[7]     ; 5.390 ; 5.390 ; 5.390 ; 5.390 ;
; DPDT_SW[6]  ; VGA_G[8]     ; 5.400 ; 5.400 ; 5.400 ; 5.400 ;
; DPDT_SW[6]  ; VGA_G[9]     ; 5.400 ; 5.400 ; 5.400 ; 5.400 ;
; DPDT_SW[6]  ; VGA_R[0]     ; 5.801 ; 5.801 ; 5.801 ; 5.801 ;
; DPDT_SW[6]  ; VGA_R[1]     ; 5.781 ; 5.781 ; 5.781 ; 5.781 ;
; DPDT_SW[6]  ; VGA_R[2]     ; 5.781 ; 5.781 ; 5.781 ; 5.781 ;
; DPDT_SW[6]  ; VGA_R[3]     ; 5.780 ; 5.780 ; 5.780 ; 5.780 ;
; DPDT_SW[6]  ; VGA_R[4]     ; 5.780 ; 5.780 ; 5.780 ; 5.780 ;
; DPDT_SW[6]  ; VGA_R[5]     ; 5.835 ; 5.835 ; 5.835 ; 5.835 ;
; DPDT_SW[6]  ; VGA_R[6]     ; 5.815 ; 5.815 ; 5.815 ; 5.815 ;
; DPDT_SW[6]  ; VGA_R[7]     ; 5.825 ; 5.825 ; 5.825 ; 5.825 ;
; DPDT_SW[6]  ; VGA_R[8]     ; 5.535 ; 5.535 ; 5.535 ; 5.535 ;
; DPDT_SW[6]  ; VGA_R[9]     ; 5.535 ; 5.535 ; 5.535 ; 5.535 ;
; DPDT_SW[7]  ; VGA_B[0]     ; 5.567 ; 5.567 ; 5.567 ; 5.567 ;
; DPDT_SW[7]  ; VGA_B[1]     ; 5.567 ; 5.567 ; 5.567 ; 5.567 ;
; DPDT_SW[7]  ; VGA_B[2]     ; 5.542 ; 5.542 ; 5.542 ; 5.542 ;
; DPDT_SW[7]  ; VGA_B[3]     ; 5.532 ; 5.532 ; 5.532 ; 5.532 ;
; DPDT_SW[7]  ; VGA_B[4]     ; 5.630 ; 5.630 ; 5.630 ; 5.630 ;
; DPDT_SW[7]  ; VGA_B[5]     ; 5.620 ; 5.620 ; 5.620 ; 5.620 ;
; DPDT_SW[7]  ; VGA_B[6]     ; 5.600 ; 5.600 ; 5.600 ; 5.600 ;
; DPDT_SW[7]  ; VGA_B[7]     ; 5.600 ; 5.600 ; 5.600 ; 5.600 ;
; DPDT_SW[7]  ; VGA_B[8]     ; 5.443 ; 5.443 ; 5.443 ; 5.443 ;
; DPDT_SW[7]  ; VGA_B[9]     ; 5.443 ; 5.443 ; 5.443 ; 5.443 ;
; DPDT_SW[7]  ; VGA_G[0]     ; 5.803 ; 5.803 ; 5.803 ; 5.803 ;
; DPDT_SW[7]  ; VGA_G[1]     ; 5.803 ; 5.803 ; 5.803 ; 5.803 ;
; DPDT_SW[7]  ; VGA_G[2]     ; 5.701 ; 5.701 ; 5.701 ; 5.701 ;
; DPDT_SW[7]  ; VGA_G[3]     ; 5.701 ; 5.701 ; 5.701 ; 5.701 ;
; DPDT_SW[7]  ; VGA_G[4]     ; 5.711 ; 5.711 ; 5.711 ; 5.711 ;
; DPDT_SW[7]  ; VGA_G[5]     ; 5.711 ; 5.711 ; 5.711 ; 5.711 ;
; DPDT_SW[7]  ; VGA_G[6]     ; 5.666 ; 5.666 ; 5.666 ; 5.666 ;
; DPDT_SW[7]  ; VGA_G[7]     ; 5.686 ; 5.686 ; 5.686 ; 5.686 ;
; DPDT_SW[7]  ; VGA_G[8]     ; 5.696 ; 5.696 ; 5.696 ; 5.696 ;
; DPDT_SW[7]  ; VGA_G[9]     ; 5.696 ; 5.696 ; 5.696 ; 5.696 ;
; DPDT_SW[7]  ; VGA_R[0]     ; 6.097 ; 6.097 ; 6.097 ; 6.097 ;
; DPDT_SW[7]  ; VGA_R[1]     ; 6.077 ; 6.077 ; 6.077 ; 6.077 ;
; DPDT_SW[7]  ; VGA_R[2]     ; 6.077 ; 6.077 ; 6.077 ; 6.077 ;
; DPDT_SW[7]  ; VGA_R[3]     ; 6.076 ; 6.076 ; 6.076 ; 6.076 ;
; DPDT_SW[7]  ; VGA_R[4]     ; 6.076 ; 6.076 ; 6.076 ; 6.076 ;
; DPDT_SW[7]  ; VGA_R[5]     ; 6.131 ; 6.131 ; 6.131 ; 6.131 ;
; DPDT_SW[7]  ; VGA_R[6]     ; 6.111 ; 6.111 ; 6.111 ; 6.111 ;
; DPDT_SW[7]  ; VGA_R[7]     ; 6.121 ; 6.121 ; 6.121 ; 6.121 ;
; DPDT_SW[7]  ; VGA_R[8]     ; 5.831 ; 5.831 ; 5.831 ; 5.831 ;
; DPDT_SW[7]  ; VGA_R[9]     ; 5.831 ; 5.831 ; 5.831 ; 5.831 ;
; DPDT_SW[8]  ; VGA_B[0]     ; 4.996 ; 4.996 ; 4.996 ; 4.996 ;
; DPDT_SW[8]  ; VGA_B[1]     ; 4.996 ; 4.996 ; 4.996 ; 4.996 ;
; DPDT_SW[8]  ; VGA_B[2]     ; 4.971 ; 4.971 ; 4.971 ; 4.971 ;
; DPDT_SW[8]  ; VGA_B[3]     ; 4.961 ; 4.961 ; 4.961 ; 4.961 ;
; DPDT_SW[8]  ; VGA_B[4]     ; 5.059 ; 5.059 ; 5.059 ; 5.059 ;
; DPDT_SW[8]  ; VGA_B[5]     ; 5.049 ; 5.049 ; 5.049 ; 5.049 ;
; DPDT_SW[8]  ; VGA_B[6]     ; 5.029 ; 5.029 ; 5.029 ; 5.029 ;
; DPDT_SW[8]  ; VGA_B[7]     ; 5.029 ; 5.029 ; 5.029 ; 5.029 ;
; DPDT_SW[8]  ; VGA_B[8]     ; 4.872 ; 4.872 ; 4.872 ; 4.872 ;
; DPDT_SW[8]  ; VGA_B[9]     ; 4.872 ; 4.872 ; 4.872 ; 4.872 ;
; DPDT_SW[8]  ; VGA_G[0]     ; 5.232 ; 5.232 ; 5.232 ; 5.232 ;
; DPDT_SW[8]  ; VGA_G[1]     ; 5.232 ; 5.232 ; 5.232 ; 5.232 ;
; DPDT_SW[8]  ; VGA_G[2]     ; 5.130 ; 5.130 ; 5.130 ; 5.130 ;
; DPDT_SW[8]  ; VGA_G[3]     ; 5.130 ; 5.130 ; 5.130 ; 5.130 ;
; DPDT_SW[8]  ; VGA_G[4]     ; 5.140 ; 5.140 ; 5.140 ; 5.140 ;
; DPDT_SW[8]  ; VGA_G[5]     ; 5.140 ; 5.140 ; 5.140 ; 5.140 ;
; DPDT_SW[8]  ; VGA_G[6]     ; 5.095 ; 5.095 ; 5.095 ; 5.095 ;
; DPDT_SW[8]  ; VGA_G[7]     ; 5.115 ; 5.115 ; 5.115 ; 5.115 ;
; DPDT_SW[8]  ; VGA_G[8]     ; 5.125 ; 5.125 ; 5.125 ; 5.125 ;
; DPDT_SW[8]  ; VGA_G[9]     ; 5.125 ; 5.125 ; 5.125 ; 5.125 ;
; DPDT_SW[8]  ; VGA_R[0]     ; 5.526 ; 5.526 ; 5.526 ; 5.526 ;
; DPDT_SW[8]  ; VGA_R[1]     ; 5.506 ; 5.506 ; 5.506 ; 5.506 ;
; DPDT_SW[8]  ; VGA_R[2]     ; 5.506 ; 5.506 ; 5.506 ; 5.506 ;
; DPDT_SW[8]  ; VGA_R[3]     ; 5.505 ; 5.505 ; 5.505 ; 5.505 ;
; DPDT_SW[8]  ; VGA_R[4]     ; 5.505 ; 5.505 ; 5.505 ; 5.505 ;
; DPDT_SW[8]  ; VGA_R[5]     ; 5.560 ; 5.560 ; 5.560 ; 5.560 ;
; DPDT_SW[8]  ; VGA_R[6]     ; 5.540 ; 5.540 ; 5.540 ; 5.540 ;
; DPDT_SW[8]  ; VGA_R[7]     ; 5.550 ; 5.550 ; 5.550 ; 5.550 ;
; DPDT_SW[8]  ; VGA_R[8]     ; 5.260 ; 5.260 ; 5.260 ; 5.260 ;
; DPDT_SW[8]  ; VGA_R[9]     ; 5.260 ; 5.260 ; 5.260 ; 5.260 ;
; DPDT_SW[9]  ; VGA_B[0]     ; 5.300 ; 5.300 ; 5.300 ; 5.300 ;
; DPDT_SW[9]  ; VGA_B[1]     ; 5.300 ; 5.300 ; 5.300 ; 5.300 ;
; DPDT_SW[9]  ; VGA_B[2]     ; 5.275 ; 5.275 ; 5.275 ; 5.275 ;
; DPDT_SW[9]  ; VGA_B[3]     ; 5.265 ; 5.265 ; 5.265 ; 5.265 ;
; DPDT_SW[9]  ; VGA_B[4]     ; 5.363 ; 5.363 ; 5.363 ; 5.363 ;
; DPDT_SW[9]  ; VGA_B[5]     ; 5.353 ; 5.353 ; 5.353 ; 5.353 ;
; DPDT_SW[9]  ; VGA_B[6]     ; 5.333 ; 5.333 ; 5.333 ; 5.333 ;
; DPDT_SW[9]  ; VGA_B[7]     ; 5.333 ; 5.333 ; 5.333 ; 5.333 ;
; DPDT_SW[9]  ; VGA_B[8]     ; 5.176 ; 5.176 ; 5.176 ; 5.176 ;
; DPDT_SW[9]  ; VGA_B[9]     ; 5.176 ; 5.176 ; 5.176 ; 5.176 ;
; DPDT_SW[9]  ; VGA_G[0]     ; 5.536 ; 5.536 ; 5.536 ; 5.536 ;
; DPDT_SW[9]  ; VGA_G[1]     ; 5.536 ; 5.536 ; 5.536 ; 5.536 ;
; DPDT_SW[9]  ; VGA_G[2]     ; 5.434 ; 5.434 ; 5.434 ; 5.434 ;
; DPDT_SW[9]  ; VGA_G[3]     ; 5.434 ; 5.434 ; 5.434 ; 5.434 ;
; DPDT_SW[9]  ; VGA_G[4]     ; 5.444 ; 5.444 ; 5.444 ; 5.444 ;
; DPDT_SW[9]  ; VGA_G[5]     ; 5.444 ; 5.444 ; 5.444 ; 5.444 ;
; DPDT_SW[9]  ; VGA_G[6]     ; 5.399 ; 5.399 ; 5.399 ; 5.399 ;
; DPDT_SW[9]  ; VGA_G[7]     ; 5.419 ; 5.419 ; 5.419 ; 5.419 ;
; DPDT_SW[9]  ; VGA_G[8]     ; 5.429 ; 5.429 ; 5.429 ; 5.429 ;
; DPDT_SW[9]  ; VGA_G[9]     ; 5.429 ; 5.429 ; 5.429 ; 5.429 ;
; DPDT_SW[9]  ; VGA_R[0]     ; 5.830 ; 5.830 ; 5.830 ; 5.830 ;
; DPDT_SW[9]  ; VGA_R[1]     ; 5.810 ; 5.810 ; 5.810 ; 5.810 ;
; DPDT_SW[9]  ; VGA_R[2]     ; 5.810 ; 5.810 ; 5.810 ; 5.810 ;
; DPDT_SW[9]  ; VGA_R[3]     ; 5.809 ; 5.809 ; 5.809 ; 5.809 ;
; DPDT_SW[9]  ; VGA_R[4]     ; 5.809 ; 5.809 ; 5.809 ; 5.809 ;
; DPDT_SW[9]  ; VGA_R[5]     ; 5.864 ; 5.864 ; 5.864 ; 5.864 ;
; DPDT_SW[9]  ; VGA_R[6]     ; 5.844 ; 5.844 ; 5.844 ; 5.844 ;
; DPDT_SW[9]  ; VGA_R[7]     ; 5.854 ; 5.854 ; 5.854 ; 5.854 ;
; DPDT_SW[9]  ; VGA_R[8]     ; 5.564 ; 5.564 ; 5.564 ; 5.564 ;
; DPDT_SW[9]  ; VGA_R[9]     ; 5.564 ; 5.564 ; 5.564 ; 5.564 ;
; DPDT_SW[10] ; VGA_B[0]     ; 5.261 ; 5.261 ; 5.261 ; 5.261 ;
; DPDT_SW[10] ; VGA_B[1]     ; 5.261 ; 5.261 ; 5.261 ; 5.261 ;
; DPDT_SW[10] ; VGA_B[2]     ; 5.236 ; 5.236 ; 5.236 ; 5.236 ;
; DPDT_SW[10] ; VGA_B[3]     ; 5.226 ; 5.226 ; 5.226 ; 5.226 ;
; DPDT_SW[10] ; VGA_B[4]     ; 5.324 ; 5.324 ; 5.324 ; 5.324 ;
; DPDT_SW[10] ; VGA_B[5]     ; 5.314 ; 5.314 ; 5.314 ; 5.314 ;
; DPDT_SW[10] ; VGA_B[6]     ; 5.294 ; 5.294 ; 5.294 ; 5.294 ;
; DPDT_SW[10] ; VGA_B[7]     ; 5.294 ; 5.294 ; 5.294 ; 5.294 ;
; DPDT_SW[10] ; VGA_B[8]     ; 5.137 ; 5.137 ; 5.137 ; 5.137 ;
; DPDT_SW[10] ; VGA_B[9]     ; 5.137 ; 5.137 ; 5.137 ; 5.137 ;
; DPDT_SW[10] ; VGA_G[0]     ; 5.497 ; 5.497 ; 5.497 ; 5.497 ;
; DPDT_SW[10] ; VGA_G[1]     ; 5.497 ; 5.497 ; 5.497 ; 5.497 ;
; DPDT_SW[10] ; VGA_G[2]     ; 5.395 ; 5.395 ; 5.395 ; 5.395 ;
; DPDT_SW[10] ; VGA_G[3]     ; 5.395 ; 5.395 ; 5.395 ; 5.395 ;
; DPDT_SW[10] ; VGA_G[4]     ; 5.405 ; 5.405 ; 5.405 ; 5.405 ;
; DPDT_SW[10] ; VGA_G[5]     ; 5.405 ; 5.405 ; 5.405 ; 5.405 ;
; DPDT_SW[10] ; VGA_G[6]     ; 5.360 ; 5.360 ; 5.360 ; 5.360 ;
; DPDT_SW[10] ; VGA_G[7]     ; 5.380 ; 5.380 ; 5.380 ; 5.380 ;
; DPDT_SW[10] ; VGA_G[8]     ; 5.390 ; 5.390 ; 5.390 ; 5.390 ;
; DPDT_SW[10] ; VGA_G[9]     ; 5.390 ; 5.390 ; 5.390 ; 5.390 ;
; DPDT_SW[10] ; VGA_R[0]     ; 5.791 ; 5.791 ; 5.791 ; 5.791 ;
; DPDT_SW[10] ; VGA_R[1]     ; 5.771 ; 5.771 ; 5.771 ; 5.771 ;
; DPDT_SW[10] ; VGA_R[2]     ; 5.771 ; 5.771 ; 5.771 ; 5.771 ;
; DPDT_SW[10] ; VGA_R[3]     ; 5.770 ; 5.770 ; 5.770 ; 5.770 ;
; DPDT_SW[10] ; VGA_R[4]     ; 5.770 ; 5.770 ; 5.770 ; 5.770 ;
; DPDT_SW[10] ; VGA_R[5]     ; 5.825 ; 5.825 ; 5.825 ; 5.825 ;
; DPDT_SW[10] ; VGA_R[6]     ; 5.805 ; 5.805 ; 5.805 ; 5.805 ;
; DPDT_SW[10] ; VGA_R[7]     ; 5.815 ; 5.815 ; 5.815 ; 5.815 ;
; DPDT_SW[10] ; VGA_R[8]     ; 5.525 ; 5.525 ; 5.525 ; 5.525 ;
; DPDT_SW[10] ; VGA_R[9]     ; 5.525 ; 5.525 ; 5.525 ; 5.525 ;
; DPDT_SW[11] ; LED_GREEN[0] ;       ; 4.814 ; 4.814 ;       ;
; DPDT_SW[11] ; VGA_B[0]     ;       ; 4.657 ; 4.657 ;       ;
; DPDT_SW[11] ; VGA_B[1]     ;       ; 4.657 ; 4.657 ;       ;
; DPDT_SW[11] ; VGA_B[2]     ;       ; 4.632 ; 4.632 ;       ;
; DPDT_SW[11] ; VGA_B[3]     ;       ; 4.622 ; 4.622 ;       ;
; DPDT_SW[11] ; VGA_B[4]     ;       ; 4.720 ; 4.720 ;       ;
; DPDT_SW[11] ; VGA_B[5]     ;       ; 4.710 ; 4.710 ;       ;
; DPDT_SW[11] ; VGA_B[6]     ;       ; 4.690 ; 4.690 ;       ;
; DPDT_SW[11] ; VGA_B[7]     ;       ; 4.690 ; 4.690 ;       ;
; DPDT_SW[11] ; VGA_B[8]     ;       ; 4.533 ; 4.533 ;       ;
; DPDT_SW[11] ; VGA_B[9]     ;       ; 4.533 ; 4.533 ;       ;
; DPDT_SW[11] ; VGA_G[0]     ;       ; 4.893 ; 4.893 ;       ;
; DPDT_SW[11] ; VGA_G[1]     ;       ; 4.893 ; 4.893 ;       ;
; DPDT_SW[11] ; VGA_G[2]     ;       ; 4.791 ; 4.791 ;       ;
; DPDT_SW[11] ; VGA_G[3]     ;       ; 4.791 ; 4.791 ;       ;
; DPDT_SW[11] ; VGA_G[4]     ;       ; 4.801 ; 4.801 ;       ;
; DPDT_SW[11] ; VGA_G[5]     ;       ; 4.801 ; 4.801 ;       ;
; DPDT_SW[11] ; VGA_G[6]     ;       ; 4.756 ; 4.756 ;       ;
; DPDT_SW[11] ; VGA_G[7]     ;       ; 4.776 ; 4.776 ;       ;
; DPDT_SW[11] ; VGA_G[8]     ;       ; 4.786 ; 4.786 ;       ;
; DPDT_SW[11] ; VGA_G[9]     ;       ; 4.786 ; 4.786 ;       ;
; DPDT_SW[11] ; VGA_R[0]     ;       ; 5.190 ; 5.190 ;       ;
; DPDT_SW[11] ; VGA_R[1]     ;       ; 5.170 ; 5.170 ;       ;
; DPDT_SW[11] ; VGA_R[2]     ;       ; 5.170 ; 5.170 ;       ;
; DPDT_SW[11] ; VGA_R[3]     ;       ; 5.169 ; 5.169 ;       ;
; DPDT_SW[11] ; VGA_R[4]     ;       ; 5.169 ; 5.169 ;       ;
; DPDT_SW[11] ; VGA_R[5]     ;       ; 5.224 ; 5.224 ;       ;
; DPDT_SW[11] ; VGA_R[6]     ;       ; 5.204 ; 5.204 ;       ;
; DPDT_SW[11] ; VGA_R[7]     ;       ; 5.214 ; 5.214 ;       ;
; DPDT_SW[11] ; VGA_R[8]     ;       ; 4.924 ; 4.924 ;       ;
; DPDT_SW[11] ; VGA_R[9]     ;       ; 4.924 ; 4.924 ;       ;
; DPDT_SW[12] ; LED_GREEN[0] ;       ; 4.903 ; 4.903 ;       ;
; DPDT_SW[12] ; VGA_B[0]     ;       ; 4.746 ; 4.746 ;       ;
; DPDT_SW[12] ; VGA_B[1]     ;       ; 4.746 ; 4.746 ;       ;
; DPDT_SW[12] ; VGA_B[2]     ;       ; 4.721 ; 4.721 ;       ;
; DPDT_SW[12] ; VGA_B[3]     ;       ; 4.711 ; 4.711 ;       ;
; DPDT_SW[12] ; VGA_B[4]     ;       ; 4.809 ; 4.809 ;       ;
; DPDT_SW[12] ; VGA_B[5]     ;       ; 4.799 ; 4.799 ;       ;
; DPDT_SW[12] ; VGA_B[6]     ;       ; 4.779 ; 4.779 ;       ;
; DPDT_SW[12] ; VGA_B[7]     ;       ; 4.779 ; 4.779 ;       ;
; DPDT_SW[12] ; VGA_B[8]     ;       ; 4.622 ; 4.622 ;       ;
; DPDT_SW[12] ; VGA_B[9]     ;       ; 4.622 ; 4.622 ;       ;
; DPDT_SW[12] ; VGA_G[0]     ;       ; 4.982 ; 4.982 ;       ;
; DPDT_SW[12] ; VGA_G[1]     ;       ; 4.982 ; 4.982 ;       ;
; DPDT_SW[12] ; VGA_G[2]     ;       ; 4.880 ; 4.880 ;       ;
; DPDT_SW[12] ; VGA_G[3]     ;       ; 4.880 ; 4.880 ;       ;
; DPDT_SW[12] ; VGA_G[4]     ;       ; 4.890 ; 4.890 ;       ;
; DPDT_SW[12] ; VGA_G[5]     ;       ; 4.890 ; 4.890 ;       ;
; DPDT_SW[12] ; VGA_G[6]     ;       ; 4.845 ; 4.845 ;       ;
; DPDT_SW[12] ; VGA_G[7]     ;       ; 4.865 ; 4.865 ;       ;
; DPDT_SW[12] ; VGA_G[8]     ;       ; 4.875 ; 4.875 ;       ;
; DPDT_SW[12] ; VGA_G[9]     ;       ; 4.875 ; 4.875 ;       ;
; DPDT_SW[12] ; VGA_R[0]     ;       ; 5.279 ; 5.279 ;       ;
; DPDT_SW[12] ; VGA_R[1]     ;       ; 5.259 ; 5.259 ;       ;
; DPDT_SW[12] ; VGA_R[2]     ;       ; 5.259 ; 5.259 ;       ;
; DPDT_SW[12] ; VGA_R[3]     ;       ; 5.258 ; 5.258 ;       ;
; DPDT_SW[12] ; VGA_R[4]     ;       ; 5.258 ; 5.258 ;       ;
; DPDT_SW[12] ; VGA_R[5]     ;       ; 5.313 ; 5.313 ;       ;
; DPDT_SW[12] ; VGA_R[6]     ;       ; 5.293 ; 5.293 ;       ;
; DPDT_SW[12] ; VGA_R[7]     ;       ; 5.303 ; 5.303 ;       ;
; DPDT_SW[12] ; VGA_R[8]     ;       ; 5.013 ; 5.013 ;       ;
; DPDT_SW[12] ; VGA_R[9]     ;       ; 5.013 ; 5.013 ;       ;
; DPDT_SW[13] ; LED_GREEN[0] ;       ; 7.408 ; 7.408 ;       ;
; DPDT_SW[13] ; VGA_B[0]     ;       ; 7.251 ; 7.251 ;       ;
; DPDT_SW[13] ; VGA_B[1]     ;       ; 7.251 ; 7.251 ;       ;
; DPDT_SW[13] ; VGA_B[2]     ;       ; 7.226 ; 7.226 ;       ;
; DPDT_SW[13] ; VGA_B[3]     ;       ; 7.216 ; 7.216 ;       ;
; DPDT_SW[13] ; VGA_B[4]     ;       ; 7.314 ; 7.314 ;       ;
; DPDT_SW[13] ; VGA_B[5]     ;       ; 7.304 ; 7.304 ;       ;
; DPDT_SW[13] ; VGA_B[6]     ;       ; 7.284 ; 7.284 ;       ;
; DPDT_SW[13] ; VGA_B[7]     ;       ; 7.284 ; 7.284 ;       ;
; DPDT_SW[13] ; VGA_B[8]     ;       ; 7.127 ; 7.127 ;       ;
; DPDT_SW[13] ; VGA_B[9]     ;       ; 7.127 ; 7.127 ;       ;
; DPDT_SW[13] ; VGA_G[0]     ;       ; 7.487 ; 7.487 ;       ;
; DPDT_SW[13] ; VGA_G[1]     ;       ; 7.487 ; 7.487 ;       ;
; DPDT_SW[13] ; VGA_G[2]     ;       ; 7.385 ; 7.385 ;       ;
; DPDT_SW[13] ; VGA_G[3]     ;       ; 7.385 ; 7.385 ;       ;
; DPDT_SW[13] ; VGA_G[4]     ;       ; 7.395 ; 7.395 ;       ;
; DPDT_SW[13] ; VGA_G[5]     ;       ; 7.395 ; 7.395 ;       ;
; DPDT_SW[13] ; VGA_G[6]     ;       ; 7.350 ; 7.350 ;       ;
; DPDT_SW[13] ; VGA_G[7]     ;       ; 7.370 ; 7.370 ;       ;
; DPDT_SW[13] ; VGA_G[8]     ;       ; 7.380 ; 7.380 ;       ;
; DPDT_SW[13] ; VGA_G[9]     ;       ; 7.380 ; 7.380 ;       ;
; DPDT_SW[13] ; VGA_R[0]     ;       ; 7.784 ; 7.784 ;       ;
; DPDT_SW[13] ; VGA_R[1]     ;       ; 7.764 ; 7.764 ;       ;
; DPDT_SW[13] ; VGA_R[2]     ;       ; 7.764 ; 7.764 ;       ;
; DPDT_SW[13] ; VGA_R[3]     ;       ; 7.763 ; 7.763 ;       ;
; DPDT_SW[13] ; VGA_R[4]     ;       ; 7.763 ; 7.763 ;       ;
; DPDT_SW[13] ; VGA_R[5]     ;       ; 7.818 ; 7.818 ;       ;
; DPDT_SW[13] ; VGA_R[6]     ;       ; 7.798 ; 7.798 ;       ;
; DPDT_SW[13] ; VGA_R[7]     ;       ; 7.808 ; 7.808 ;       ;
; DPDT_SW[13] ; VGA_R[8]     ;       ; 7.518 ; 7.518 ;       ;
; DPDT_SW[13] ; VGA_R[9]     ;       ; 7.518 ; 7.518 ;       ;
; DPDT_SW[14] ; LED_GREEN[0] ;       ; 7.348 ; 7.348 ;       ;
; DPDT_SW[14] ; VGA_B[0]     ;       ; 7.191 ; 7.191 ;       ;
; DPDT_SW[14] ; VGA_B[1]     ;       ; 7.191 ; 7.191 ;       ;
; DPDT_SW[14] ; VGA_B[2]     ;       ; 7.166 ; 7.166 ;       ;
; DPDT_SW[14] ; VGA_B[3]     ;       ; 7.156 ; 7.156 ;       ;
; DPDT_SW[14] ; VGA_B[4]     ;       ; 7.254 ; 7.254 ;       ;
; DPDT_SW[14] ; VGA_B[5]     ;       ; 7.244 ; 7.244 ;       ;
; DPDT_SW[14] ; VGA_B[6]     ;       ; 7.224 ; 7.224 ;       ;
; DPDT_SW[14] ; VGA_B[7]     ;       ; 7.224 ; 7.224 ;       ;
; DPDT_SW[14] ; VGA_B[8]     ;       ; 7.067 ; 7.067 ;       ;
; DPDT_SW[14] ; VGA_B[9]     ;       ; 7.067 ; 7.067 ;       ;
; DPDT_SW[14] ; VGA_G[0]     ;       ; 7.427 ; 7.427 ;       ;
; DPDT_SW[14] ; VGA_G[1]     ;       ; 7.427 ; 7.427 ;       ;
; DPDT_SW[14] ; VGA_G[2]     ;       ; 7.325 ; 7.325 ;       ;
; DPDT_SW[14] ; VGA_G[3]     ;       ; 7.325 ; 7.325 ;       ;
; DPDT_SW[14] ; VGA_G[4]     ;       ; 7.335 ; 7.335 ;       ;
; DPDT_SW[14] ; VGA_G[5]     ;       ; 7.335 ; 7.335 ;       ;
; DPDT_SW[14] ; VGA_G[6]     ;       ; 7.290 ; 7.290 ;       ;
; DPDT_SW[14] ; VGA_G[7]     ;       ; 7.310 ; 7.310 ;       ;
; DPDT_SW[14] ; VGA_G[8]     ;       ; 7.320 ; 7.320 ;       ;
; DPDT_SW[14] ; VGA_G[9]     ;       ; 7.320 ; 7.320 ;       ;
; DPDT_SW[14] ; VGA_R[0]     ;       ; 7.724 ; 7.724 ;       ;
; DPDT_SW[14] ; VGA_R[1]     ;       ; 7.704 ; 7.704 ;       ;
; DPDT_SW[14] ; VGA_R[2]     ;       ; 7.704 ; 7.704 ;       ;
; DPDT_SW[14] ; VGA_R[3]     ;       ; 7.703 ; 7.703 ;       ;
; DPDT_SW[14] ; VGA_R[4]     ;       ; 7.703 ; 7.703 ;       ;
; DPDT_SW[14] ; VGA_R[5]     ;       ; 7.758 ; 7.758 ;       ;
; DPDT_SW[14] ; VGA_R[6]     ;       ; 7.738 ; 7.738 ;       ;
; DPDT_SW[14] ; VGA_R[7]     ;       ; 7.748 ; 7.748 ;       ;
; DPDT_SW[14] ; VGA_R[8]     ;       ; 7.458 ; 7.458 ;       ;
; DPDT_SW[14] ; VGA_R[9]     ;       ; 7.458 ; 7.458 ;       ;
; DPDT_SW[15] ; LED_GREEN[0] ;       ; 7.313 ; 7.313 ;       ;
; DPDT_SW[15] ; VGA_B[0]     ;       ; 7.156 ; 7.156 ;       ;
; DPDT_SW[15] ; VGA_B[1]     ;       ; 7.156 ; 7.156 ;       ;
; DPDT_SW[15] ; VGA_B[2]     ;       ; 7.131 ; 7.131 ;       ;
; DPDT_SW[15] ; VGA_B[3]     ;       ; 7.121 ; 7.121 ;       ;
; DPDT_SW[15] ; VGA_B[4]     ;       ; 7.219 ; 7.219 ;       ;
; DPDT_SW[15] ; VGA_B[5]     ;       ; 7.209 ; 7.209 ;       ;
; DPDT_SW[15] ; VGA_B[6]     ;       ; 7.189 ; 7.189 ;       ;
; DPDT_SW[15] ; VGA_B[7]     ;       ; 7.189 ; 7.189 ;       ;
; DPDT_SW[15] ; VGA_B[8]     ;       ; 7.032 ; 7.032 ;       ;
; DPDT_SW[15] ; VGA_B[9]     ;       ; 7.032 ; 7.032 ;       ;
; DPDT_SW[15] ; VGA_G[0]     ;       ; 7.392 ; 7.392 ;       ;
; DPDT_SW[15] ; VGA_G[1]     ;       ; 7.392 ; 7.392 ;       ;
; DPDT_SW[15] ; VGA_G[2]     ;       ; 7.290 ; 7.290 ;       ;
; DPDT_SW[15] ; VGA_G[3]     ;       ; 7.290 ; 7.290 ;       ;
; DPDT_SW[15] ; VGA_G[4]     ;       ; 7.300 ; 7.300 ;       ;
; DPDT_SW[15] ; VGA_G[5]     ;       ; 7.300 ; 7.300 ;       ;
; DPDT_SW[15] ; VGA_G[6]     ;       ; 7.255 ; 7.255 ;       ;
; DPDT_SW[15] ; VGA_G[7]     ;       ; 7.275 ; 7.275 ;       ;
; DPDT_SW[15] ; VGA_G[8]     ;       ; 7.285 ; 7.285 ;       ;
; DPDT_SW[15] ; VGA_G[9]     ;       ; 7.285 ; 7.285 ;       ;
; DPDT_SW[15] ; VGA_R[0]     ;       ; 7.689 ; 7.689 ;       ;
; DPDT_SW[15] ; VGA_R[1]     ;       ; 7.669 ; 7.669 ;       ;
; DPDT_SW[15] ; VGA_R[2]     ;       ; 7.669 ; 7.669 ;       ;
; DPDT_SW[15] ; VGA_R[3]     ;       ; 7.668 ; 7.668 ;       ;
; DPDT_SW[15] ; VGA_R[4]     ;       ; 7.668 ; 7.668 ;       ;
; DPDT_SW[15] ; VGA_R[5]     ;       ; 7.723 ; 7.723 ;       ;
; DPDT_SW[15] ; VGA_R[6]     ;       ; 7.703 ; 7.703 ;       ;
; DPDT_SW[15] ; VGA_R[7]     ;       ; 7.713 ; 7.713 ;       ;
; DPDT_SW[15] ; VGA_R[8]     ;       ; 7.423 ; 7.423 ;       ;
; DPDT_SW[15] ; VGA_R[9]     ;       ; 7.423 ; 7.423 ;       ;
; DPDT_SW[16] ; LED_GREEN[0] ;       ; 7.359 ; 7.359 ;       ;
; DPDT_SW[16] ; VGA_B[0]     ;       ; 7.202 ; 7.202 ;       ;
; DPDT_SW[16] ; VGA_B[1]     ;       ; 7.202 ; 7.202 ;       ;
; DPDT_SW[16] ; VGA_B[2]     ;       ; 7.177 ; 7.177 ;       ;
; DPDT_SW[16] ; VGA_B[3]     ;       ; 7.167 ; 7.167 ;       ;
; DPDT_SW[16] ; VGA_B[4]     ;       ; 7.265 ; 7.265 ;       ;
; DPDT_SW[16] ; VGA_B[5]     ;       ; 7.255 ; 7.255 ;       ;
; DPDT_SW[16] ; VGA_B[6]     ;       ; 7.235 ; 7.235 ;       ;
; DPDT_SW[16] ; VGA_B[7]     ;       ; 7.235 ; 7.235 ;       ;
; DPDT_SW[16] ; VGA_B[8]     ;       ; 7.078 ; 7.078 ;       ;
; DPDT_SW[16] ; VGA_B[9]     ;       ; 7.078 ; 7.078 ;       ;
; DPDT_SW[16] ; VGA_G[0]     ;       ; 7.438 ; 7.438 ;       ;
; DPDT_SW[16] ; VGA_G[1]     ;       ; 7.438 ; 7.438 ;       ;
; DPDT_SW[16] ; VGA_G[2]     ;       ; 7.336 ; 7.336 ;       ;
; DPDT_SW[16] ; VGA_G[3]     ;       ; 7.336 ; 7.336 ;       ;
; DPDT_SW[16] ; VGA_G[4]     ;       ; 7.346 ; 7.346 ;       ;
; DPDT_SW[16] ; VGA_G[5]     ;       ; 7.346 ; 7.346 ;       ;
; DPDT_SW[16] ; VGA_G[6]     ;       ; 7.301 ; 7.301 ;       ;
; DPDT_SW[16] ; VGA_G[7]     ;       ; 7.321 ; 7.321 ;       ;
; DPDT_SW[16] ; VGA_G[8]     ;       ; 7.331 ; 7.331 ;       ;
; DPDT_SW[16] ; VGA_G[9]     ;       ; 7.331 ; 7.331 ;       ;
; DPDT_SW[16] ; VGA_R[0]     ;       ; 7.735 ; 7.735 ;       ;
; DPDT_SW[16] ; VGA_R[1]     ;       ; 7.715 ; 7.715 ;       ;
; DPDT_SW[16] ; VGA_R[2]     ;       ; 7.715 ; 7.715 ;       ;
; DPDT_SW[16] ; VGA_R[3]     ;       ; 7.714 ; 7.714 ;       ;
; DPDT_SW[16] ; VGA_R[4]     ;       ; 7.714 ; 7.714 ;       ;
; DPDT_SW[16] ; VGA_R[5]     ;       ; 7.769 ; 7.769 ;       ;
; DPDT_SW[16] ; VGA_R[6]     ;       ; 7.749 ; 7.749 ;       ;
; DPDT_SW[16] ; VGA_R[7]     ;       ; 7.759 ; 7.759 ;       ;
; DPDT_SW[16] ; VGA_R[8]     ;       ; 7.469 ; 7.469 ;       ;
; DPDT_SW[16] ; VGA_R[9]     ;       ; 7.469 ; 7.469 ;       ;
; DPDT_SW[17] ; LED_GREEN[0] ;       ; 7.291 ; 7.291 ;       ;
; DPDT_SW[17] ; VGA_B[0]     ;       ; 7.134 ; 7.134 ;       ;
; DPDT_SW[17] ; VGA_B[1]     ;       ; 7.134 ; 7.134 ;       ;
; DPDT_SW[17] ; VGA_B[2]     ;       ; 7.109 ; 7.109 ;       ;
; DPDT_SW[17] ; VGA_B[3]     ;       ; 7.099 ; 7.099 ;       ;
; DPDT_SW[17] ; VGA_B[4]     ;       ; 7.197 ; 7.197 ;       ;
; DPDT_SW[17] ; VGA_B[5]     ;       ; 7.187 ; 7.187 ;       ;
; DPDT_SW[17] ; VGA_B[6]     ;       ; 7.167 ; 7.167 ;       ;
; DPDT_SW[17] ; VGA_B[7]     ;       ; 7.167 ; 7.167 ;       ;
; DPDT_SW[17] ; VGA_B[8]     ;       ; 7.010 ; 7.010 ;       ;
; DPDT_SW[17] ; VGA_B[9]     ;       ; 7.010 ; 7.010 ;       ;
; DPDT_SW[17] ; VGA_G[0]     ;       ; 7.370 ; 7.370 ;       ;
; DPDT_SW[17] ; VGA_G[1]     ;       ; 7.370 ; 7.370 ;       ;
; DPDT_SW[17] ; VGA_G[2]     ;       ; 7.268 ; 7.268 ;       ;
; DPDT_SW[17] ; VGA_G[3]     ;       ; 7.268 ; 7.268 ;       ;
; DPDT_SW[17] ; VGA_G[4]     ;       ; 7.278 ; 7.278 ;       ;
; DPDT_SW[17] ; VGA_G[5]     ;       ; 7.278 ; 7.278 ;       ;
; DPDT_SW[17] ; VGA_G[6]     ;       ; 7.233 ; 7.233 ;       ;
; DPDT_SW[17] ; VGA_G[7]     ;       ; 7.253 ; 7.253 ;       ;
; DPDT_SW[17] ; VGA_G[8]     ;       ; 7.263 ; 7.263 ;       ;
; DPDT_SW[17] ; VGA_G[9]     ;       ; 7.263 ; 7.263 ;       ;
; DPDT_SW[17] ; VGA_R[0]     ;       ; 7.667 ; 7.667 ;       ;
; DPDT_SW[17] ; VGA_R[1]     ;       ; 7.647 ; 7.647 ;       ;
; DPDT_SW[17] ; VGA_R[2]     ;       ; 7.647 ; 7.647 ;       ;
; DPDT_SW[17] ; VGA_R[3]     ;       ; 7.646 ; 7.646 ;       ;
; DPDT_SW[17] ; VGA_R[4]     ;       ; 7.646 ; 7.646 ;       ;
; DPDT_SW[17] ; VGA_R[5]     ;       ; 7.701 ; 7.701 ;       ;
; DPDT_SW[17] ; VGA_R[6]     ;       ; 7.681 ; 7.681 ;       ;
; DPDT_SW[17] ; VGA_R[7]     ;       ; 7.691 ; 7.691 ;       ;
; DPDT_SW[17] ; VGA_R[8]     ;       ; 7.401 ; 7.401 ;       ;
; DPDT_SW[17] ; VGA_R[9]     ;       ; 7.401 ; 7.401 ;       ;
+-------------+--------------+-------+-------+-------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                               ;
+--------------+------------+-------+------+------------+---------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                                                           ;
+--------------+------------+-------+------+------------+---------------------------------------------------------------------------+
; DRAM_DQ[*]   ; OSC_27     ; 1.740 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]  ; OSC_27     ; 1.740 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]  ; OSC_27     ; 1.770 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]  ; OSC_27     ; 1.770 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]  ; OSC_27     ; 1.887 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]  ; OSC_27     ; 1.887 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]  ; OSC_27     ; 1.887 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]  ; OSC_27     ; 1.887 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]  ; OSC_27     ; 1.932 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]  ; OSC_27     ; 1.902 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]  ; OSC_27     ; 1.932 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10] ; OSC_27     ; 1.932 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11] ; OSC_27     ; 1.932 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12] ; OSC_27     ; 1.932 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13] ; OSC_27     ; 1.942 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14] ; OSC_27     ; 1.942 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15] ; OSC_27     ; 1.917 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
+--------------+------------+-------+------+------------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                       ;
+--------------+------------+-------+------+------------+---------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                                                           ;
+--------------+------------+-------+------+------------+---------------------------------------------------------------------------+
; DRAM_DQ[*]   ; OSC_27     ; 1.740 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]  ; OSC_27     ; 1.740 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]  ; OSC_27     ; 1.770 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]  ; OSC_27     ; 1.770 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]  ; OSC_27     ; 1.887 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]  ; OSC_27     ; 1.887 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]  ; OSC_27     ; 1.887 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]  ; OSC_27     ; 1.887 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]  ; OSC_27     ; 1.932 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]  ; OSC_27     ; 1.902 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]  ; OSC_27     ; 1.932 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10] ; OSC_27     ; 1.932 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11] ; OSC_27     ; 1.932 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12] ; OSC_27     ; 1.932 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13] ; OSC_27     ; 1.942 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14] ; OSC_27     ; 1.942 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15] ; OSC_27     ; 1.917 ;      ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
+--------------+------------+-------+------+------------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                       ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                           ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------------------+
; DRAM_DQ[*]   ; OSC_27     ; 1.740     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]  ; OSC_27     ; 1.740     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]  ; OSC_27     ; 1.770     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]  ; OSC_27     ; 1.770     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]  ; OSC_27     ; 1.887     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]  ; OSC_27     ; 1.887     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]  ; OSC_27     ; 1.887     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]  ; OSC_27     ; 1.887     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]  ; OSC_27     ; 1.932     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]  ; OSC_27     ; 1.902     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]  ; OSC_27     ; 1.932     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10] ; OSC_27     ; 1.932     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11] ; OSC_27     ; 1.932     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12] ; OSC_27     ; 1.932     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13] ; OSC_27     ; 1.942     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14] ; OSC_27     ; 1.942     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15] ; OSC_27     ; 1.917     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                               ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                           ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------------------+
; DRAM_DQ[*]   ; OSC_27     ; 1.740     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]  ; OSC_27     ; 1.740     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]  ; OSC_27     ; 1.770     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]  ; OSC_27     ; 1.770     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]  ; OSC_27     ; 1.887     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]  ; OSC_27     ; 1.887     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]  ; OSC_27     ; 1.887     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]  ; OSC_27     ; 1.887     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]  ; OSC_27     ; 1.932     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]  ; OSC_27     ; 1.902     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]  ; OSC_27     ; 1.932     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10] ; OSC_27     ; 1.932     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11] ; OSC_27     ; 1.932     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12] ; OSC_27     ; 1.932     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13] ; OSC_27     ; 1.942     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14] ; OSC_27     ; 1.942     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15] ; OSC_27     ; 1.917     ;           ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                    ;
+----------------------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                                      ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                                           ; 1.055  ; 0.026 ; 2.661    ; 5.216   ; 1.562               ;
;  OSC_27                                                                    ; 26.376 ; 0.215 ; 16.610   ; 19.103  ; 15.451              ;
;  OSC_50                                                                    ; 12.984 ; 0.215 ; N/A      ; N/A     ; 8.758               ;
;  Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 1.055  ; 0.215 ; 2.661    ; 5.216   ; 1.562               ;
;  Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 49.744 ; 0.215 ; N/A      ; N/A     ; 25.609              ;
;  TD_CLK                                                                    ; 18.225 ; 0.026 ; N/A      ; N/A     ; 15.451              ;
; Design-wide TNS                                                            ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  OSC_27                                                                    ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  OSC_50                                                                    ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  TD_CLK                                                                    ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+----------------------------------------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                        ;
+--------------+------------+-------+-------+------------+---------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                           ;
+--------------+------------+-------+-------+------------+---------------------------------------------------------------------------+
; DPDT_SW[*]   ; OSC_27     ; 6.648 ; 6.648 ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[11] ; OSC_27     ; 1.705 ; 1.705 ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[12] ; OSC_27     ; 2.055 ; 2.055 ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[13] ; OSC_27     ; 6.648 ; 6.648 ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[14] ; OSC_27     ; 6.474 ; 6.474 ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[15] ; OSC_27     ; 6.390 ; 6.390 ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[16] ; OSC_27     ; 6.613 ; 6.613 ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[17] ; OSC_27     ; 6.043 ; 6.043 ; Rise       ; OSC_27                                                                    ;
; KEY[*]       ; OSC_50     ; 6.415 ; 6.415 ; Rise       ; OSC_50                                                                    ;
;  KEY[0]      ; OSC_50     ; 6.415 ; 6.415 ; Rise       ; OSC_50                                                                    ;
; DRAM_DQ[*]   ; OSC_27     ; 8.672 ; 8.672 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]  ; OSC_27     ; 8.055 ; 8.055 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]  ; OSC_27     ; 6.436 ; 6.436 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]  ; OSC_27     ; 8.281 ; 8.281 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]  ; OSC_27     ; 8.482 ; 8.482 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]  ; OSC_27     ; 8.166 ; 8.166 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]  ; OSC_27     ; 8.525 ; 8.525 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]  ; OSC_27     ; 8.313 ; 8.313 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]  ; OSC_27     ; 7.160 ; 7.160 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]  ; OSC_27     ; 7.675 ; 7.675 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]  ; OSC_27     ; 7.519 ; 7.519 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10] ; OSC_27     ; 8.672 ; 8.672 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11] ; OSC_27     ; 8.482 ; 8.482 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12] ; OSC_27     ; 8.402 ; 8.402 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13] ; OSC_27     ; 8.345 ; 8.345 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14] ; OSC_27     ; 8.288 ; 8.288 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15] ; OSC_27     ; 8.194 ; 8.194 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; TD_DATA[*]   ; TD_CLK     ; 7.590 ; 7.590 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[0]  ; TD_CLK     ; 5.999 ; 5.999 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[1]  ; TD_CLK     ; 6.015 ; 6.015 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[2]  ; TD_CLK     ; 5.636 ; 5.636 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[3]  ; TD_CLK     ; 5.857 ; 5.857 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[4]  ; TD_CLK     ; 7.590 ; 7.590 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[5]  ; TD_CLK     ; 4.866 ; 4.866 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[6]  ; TD_CLK     ; 4.869 ; 4.869 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[7]  ; TD_CLK     ; 5.269 ; 5.269 ; Rise       ; TD_CLK                                                                    ;
+--------------+------------+-------+-------+------------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                           ;
+--------------+------------+--------+--------+------------+---------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                           ;
+--------------+------------+--------+--------+------------+---------------------------------------------------------------------------+
; DPDT_SW[*]   ; OSC_27     ; -0.076 ; -0.076 ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[11] ; OSC_27     ; -0.076 ; -0.076 ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[12] ; OSC_27     ; -0.165 ; -0.165 ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[13] ; OSC_27     ; -2.670 ; -2.670 ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[14] ; OSC_27     ; -2.610 ; -2.610 ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[15] ; OSC_27     ; -2.575 ; -2.575 ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[16] ; OSC_27     ; -2.621 ; -2.621 ; Rise       ; OSC_27                                                                    ;
;  DPDT_SW[17] ; OSC_27     ; -2.553 ; -2.553 ; Rise       ; OSC_27                                                                    ;
; KEY[*]       ; OSC_50     ; -2.398 ; -2.398 ; Rise       ; OSC_50                                                                    ;
;  KEY[0]      ; OSC_50     ; -2.398 ; -2.398 ; Rise       ; OSC_50                                                                    ;
; DRAM_DQ[*]   ; OSC_27     ; -3.242 ; -3.242 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]  ; OSC_27     ; -3.836 ; -3.836 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]  ; OSC_27     ; -3.242 ; -3.242 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]  ; OSC_27     ; -3.959 ; -3.959 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]  ; OSC_27     ; -4.069 ; -4.069 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]  ; OSC_27     ; -3.916 ; -3.916 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]  ; OSC_27     ; -4.088 ; -4.088 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]  ; OSC_27     ; -3.977 ; -3.977 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]  ; OSC_27     ; -3.539 ; -3.539 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]  ; OSC_27     ; -3.731 ; -3.731 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]  ; OSC_27     ; -3.659 ; -3.659 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10] ; OSC_27     ; -4.107 ; -4.107 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11] ; OSC_27     ; -4.063 ; -4.063 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12] ; OSC_27     ; -4.022 ; -4.022 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13] ; OSC_27     ; -4.003 ; -4.003 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14] ; OSC_27     ; -3.993 ; -3.993 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15] ; OSC_27     ; -3.931 ; -3.931 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; TD_DATA[*]   ; TD_CLK     ; -1.992 ; -1.992 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[0]  ; TD_CLK     ; -2.179 ; -2.179 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[1]  ; TD_CLK     ; -2.096 ; -2.096 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[2]  ; TD_CLK     ; -2.133 ; -2.133 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[3]  ; TD_CLK     ; -2.402 ; -2.402 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[4]  ; TD_CLK     ; -2.133 ; -2.133 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[5]  ; TD_CLK     ; -2.070 ; -2.070 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[6]  ; TD_CLK     ; -1.992 ; -1.992 ; Rise       ; TD_CLK                                                                    ;
;  TD_DATA[7]  ; TD_CLK     ; -2.148 ; -2.148 ; Rise       ; TD_CLK                                                                    ;
+--------------+------------+--------+--------+------------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                  ;
+----------------+------------+--------+--------+------------+---------------------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                           ;
+----------------+------------+--------+--------+------------+---------------------------------------------------------------------------+
; LED_GREEN[*]   ; OSC_27     ; 20.374 ; 20.374 ; Rise       ; OSC_27                                                                    ;
;  LED_GREEN[0]  ; OSC_27     ; 20.374 ; 20.374 ; Rise       ; OSC_27                                                                    ;
;  LED_GREEN[1]  ; OSC_27     ; 18.372 ; 18.372 ; Rise       ; OSC_27                                                                    ;
;  LED_GREEN[2]  ; OSC_27     ; 10.029 ; 10.029 ; Rise       ; OSC_27                                                                    ;
;  LED_GREEN[3]  ; OSC_27     ; 10.375 ; 10.375 ; Rise       ; OSC_27                                                                    ;
;  LED_GREEN[4]  ; OSC_27     ; 10.776 ; 10.776 ; Rise       ; OSC_27                                                                    ;
;  LED_GREEN[5]  ; OSC_27     ; 11.527 ; 11.527 ; Rise       ; OSC_27                                                                    ;
;  LED_GREEN[6]  ; OSC_27     ; 10.702 ; 10.702 ; Rise       ; OSC_27                                                                    ;
;  LED_GREEN[7]  ; OSC_27     ; 12.851 ; 12.851 ; Rise       ; OSC_27                                                                    ;
; VGA_B[*]       ; OSC_27     ; 20.116 ; 20.116 ; Rise       ; OSC_27                                                                    ;
;  VGA_B[0]      ; OSC_27     ; 20.036 ; 20.036 ; Rise       ; OSC_27                                                                    ;
;  VGA_B[1]      ; OSC_27     ; 20.036 ; 20.036 ; Rise       ; OSC_27                                                                    ;
;  VGA_B[2]      ; OSC_27     ; 20.007 ; 20.007 ; Rise       ; OSC_27                                                                    ;
;  VGA_B[3]      ; OSC_27     ; 19.997 ; 19.997 ; Rise       ; OSC_27                                                                    ;
;  VGA_B[4]      ; OSC_27     ; 20.116 ; 20.116 ; Rise       ; OSC_27                                                                    ;
;  VGA_B[5]      ; OSC_27     ; 20.106 ; 20.106 ; Rise       ; OSC_27                                                                    ;
;  VGA_B[6]      ; OSC_27     ; 20.086 ; 20.086 ; Rise       ; OSC_27                                                                    ;
;  VGA_B[7]      ; OSC_27     ; 20.086 ; 20.086 ; Rise       ; OSC_27                                                                    ;
;  VGA_B[8]      ; OSC_27     ; 19.639 ; 19.639 ; Rise       ; OSC_27                                                                    ;
;  VGA_B[9]      ; OSC_27     ; 19.639 ; 19.639 ; Rise       ; OSC_27                                                                    ;
; VGA_BLANK      ; OSC_27     ; 13.206 ; 13.206 ; Rise       ; OSC_27                                                                    ;
; VGA_CLK        ; OSC_27     ; 7.036  ; 7.036  ; Rise       ; OSC_27                                                                    ;
; VGA_G[*]       ; OSC_27     ; 20.774 ; 20.774 ; Rise       ; OSC_27                                                                    ;
;  VGA_G[0]      ; OSC_27     ; 20.774 ; 20.774 ; Rise       ; OSC_27                                                                    ;
;  VGA_G[1]      ; OSC_27     ; 20.774 ; 20.774 ; Rise       ; OSC_27                                                                    ;
;  VGA_G[2]      ; OSC_27     ; 20.430 ; 20.430 ; Rise       ; OSC_27                                                                    ;
;  VGA_G[3]      ; OSC_27     ; 20.430 ; 20.430 ; Rise       ; OSC_27                                                                    ;
;  VGA_G[4]      ; OSC_27     ; 20.440 ; 20.440 ; Rise       ; OSC_27                                                                    ;
;  VGA_G[5]      ; OSC_27     ; 20.440 ; 20.440 ; Rise       ; OSC_27                                                                    ;
;  VGA_G[6]      ; OSC_27     ; 20.395 ; 20.395 ; Rise       ; OSC_27                                                                    ;
;  VGA_G[7]      ; OSC_27     ; 20.415 ; 20.415 ; Rise       ; OSC_27                                                                    ;
;  VGA_G[8]      ; OSC_27     ; 20.425 ; 20.425 ; Rise       ; OSC_27                                                                    ;
;  VGA_G[9]      ; OSC_27     ; 20.425 ; 20.425 ; Rise       ; OSC_27                                                                    ;
; VGA_HS         ; OSC_27     ; 9.661  ; 9.661  ; Rise       ; OSC_27                                                                    ;
; VGA_R[*]       ; OSC_27     ; 21.299 ; 21.299 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[0]      ; OSC_27     ; 21.236 ; 21.236 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[1]      ; OSC_27     ; 21.216 ; 21.216 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[2]      ; OSC_27     ; 21.216 ; 21.216 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[3]      ; OSC_27     ; 21.210 ; 21.210 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[4]      ; OSC_27     ; 21.210 ; 21.210 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[5]      ; OSC_27     ; 21.299 ; 21.299 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[6]      ; OSC_27     ; 21.279 ; 21.279 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[7]      ; OSC_27     ; 21.289 ; 21.289 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[8]      ; OSC_27     ; 20.441 ; 20.441 ; Rise       ; OSC_27                                                                    ;
;  VGA_R[9]      ; OSC_27     ; 20.441 ; 20.441 ; Rise       ; OSC_27                                                                    ;
; VGA_CLK        ; OSC_27     ; 7.036  ; 7.036  ; Fall       ; OSC_27                                                                    ;
; GPIO_0[*]      ; OSC_50     ; 9.148  ; 9.148  ; Rise       ; OSC_50                                                                    ;
;  GPIO_0[28]    ; OSC_50     ; 9.148  ; 9.148  ; Rise       ; OSC_50                                                                    ;
; HEX0[*]        ; OSC_50     ; 13.394 ; 13.394 ; Rise       ; OSC_50                                                                    ;
;  HEX0[0]       ; OSC_50     ; 13.394 ; 13.394 ; Rise       ; OSC_50                                                                    ;
;  HEX0[1]       ; OSC_50     ; 13.349 ; 13.349 ; Rise       ; OSC_50                                                                    ;
;  HEX0[2]       ; OSC_50     ; 13.356 ; 13.356 ; Rise       ; OSC_50                                                                    ;
;  HEX0[3]       ; OSC_50     ; 13.361 ; 13.361 ; Rise       ; OSC_50                                                                    ;
;  HEX0[4]       ; OSC_50     ; 13.360 ; 13.360 ; Rise       ; OSC_50                                                                    ;
;  HEX0[5]       ; OSC_50     ; 12.995 ; 12.995 ; Rise       ; OSC_50                                                                    ;
;  HEX0[6]       ; OSC_50     ; 12.987 ; 12.987 ; Rise       ; OSC_50                                                                    ;
; HEX1[*]        ; OSC_50     ; 10.774 ; 10.774 ; Rise       ; OSC_50                                                                    ;
;  HEX1[0]       ; OSC_50     ; 10.774 ; 10.774 ; Rise       ; OSC_50                                                                    ;
;  HEX1[1]       ; OSC_50     ; 10.746 ; 10.746 ; Rise       ; OSC_50                                                                    ;
;  HEX1[2]       ; OSC_50     ; 10.621 ; 10.621 ; Rise       ; OSC_50                                                                    ;
;  HEX1[3]       ; OSC_50     ; 10.553 ; 10.553 ; Rise       ; OSC_50                                                                    ;
;  HEX1[4]       ; OSC_50     ; 10.466 ; 10.466 ; Rise       ; OSC_50                                                                    ;
;  HEX1[5]       ; OSC_50     ; 10.456 ; 10.456 ; Rise       ; OSC_50                                                                    ;
;  HEX1[6]       ; OSC_50     ; 10.523 ; 10.523 ; Rise       ; OSC_50                                                                    ;
; HEX2[*]        ; OSC_50     ; 9.691  ; 9.691  ; Rise       ; OSC_50                                                                    ;
;  HEX2[0]       ; OSC_50     ; 9.691  ; 9.691  ; Rise       ; OSC_50                                                                    ;
;  HEX2[1]       ; OSC_50     ; 9.067  ; 9.067  ; Rise       ; OSC_50                                                                    ;
;  HEX2[2]       ; OSC_50     ; 9.088  ; 9.088  ; Rise       ; OSC_50                                                                    ;
;  HEX2[3]       ; OSC_50     ; 9.120  ; 9.120  ; Rise       ; OSC_50                                                                    ;
;  HEX2[4]       ; OSC_50     ; 9.125  ; 9.125  ; Rise       ; OSC_50                                                                    ;
;  HEX2[5]       ; OSC_50     ; 9.142  ; 9.142  ; Rise       ; OSC_50                                                                    ;
;  HEX2[6]       ; OSC_50     ; 9.105  ; 9.105  ; Rise       ; OSC_50                                                                    ;
; HEX3[*]        ; OSC_50     ; 8.945  ; 8.945  ; Rise       ; OSC_50                                                                    ;
;  HEX3[0]       ; OSC_50     ; 8.829  ; 8.829  ; Rise       ; OSC_50                                                                    ;
;  HEX3[1]       ; OSC_50     ; 8.607  ; 8.607  ; Rise       ; OSC_50                                                                    ;
;  HEX3[2]       ; OSC_50     ; 8.606  ; 8.606  ; Rise       ; OSC_50                                                                    ;
;  HEX3[3]       ; OSC_50     ; 8.559  ; 8.559  ; Rise       ; OSC_50                                                                    ;
;  HEX3[4]       ; OSC_50     ; 8.605  ; 8.605  ; Rise       ; OSC_50                                                                    ;
;  HEX3[5]       ; OSC_50     ; 8.936  ; 8.936  ; Rise       ; OSC_50                                                                    ;
;  HEX3[6]       ; OSC_50     ; 8.945  ; 8.945  ; Rise       ; OSC_50                                                                    ;
; I2C_SCLK       ; OSC_50     ; 12.132 ; 12.132 ; Rise       ; OSC_50                                                                    ;
; DRAM_ADDR[*]   ; OSC_27     ; 9.389  ; 9.389  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[0]  ; OSC_27     ; 8.200  ; 8.200  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[1]  ; OSC_27     ; 9.109  ; 9.109  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[2]  ; OSC_27     ; 9.051  ; 9.051  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[3]  ; OSC_27     ; 7.878  ; 7.878  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[4]  ; OSC_27     ; 7.868  ; 7.868  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[5]  ; OSC_27     ; 9.277  ; 9.277  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[6]  ; OSC_27     ; 7.773  ; 7.773  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[7]  ; OSC_27     ; 7.921  ; 7.921  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[8]  ; OSC_27     ; 7.202  ; 7.202  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[9]  ; OSC_27     ; 9.389  ; 9.389  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[10] ; OSC_27     ; 8.997  ; 8.997  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[11] ; OSC_27     ; 8.769  ; 8.769  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_BA_0      ; OSC_27     ; 7.685  ; 7.685  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_BA_1      ; OSC_27     ; 7.521  ; 7.521  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CAS_N     ; OSC_27     ; 8.044  ; 8.044  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CS_N      ; OSC_27     ; 5.308  ; 5.308  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_DQ[*]     ; OSC_27     ; 11.751 ; 11.751 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]    ; OSC_27     ; 10.074 ; 10.074 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]    ; OSC_27     ; 10.018 ; 10.018 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]    ; OSC_27     ; 11.392 ; 11.392 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]    ; OSC_27     ; 10.533 ; 10.533 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]    ; OSC_27     ; 10.975 ; 10.975 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]    ; OSC_27     ; 11.250 ; 11.250 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]    ; OSC_27     ; 10.340 ; 10.340 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]    ; OSC_27     ; 10.459 ; 10.459 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]    ; OSC_27     ; 11.465 ; 11.465 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]    ; OSC_27     ; 10.838 ; 10.838 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10]   ; OSC_27     ; 11.373 ; 11.373 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11]   ; OSC_27     ; 11.425 ; 11.425 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12]   ; OSC_27     ; 10.652 ; 10.652 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13]   ; OSC_27     ; 11.751 ; 11.751 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14]   ; OSC_27     ; 11.095 ; 11.095 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15]   ; OSC_27     ; 11.478 ; 11.478 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_LDQM      ; OSC_27     ; 8.723  ; 8.723  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_RAS_N     ; OSC_27     ; 8.355  ; 8.355  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_UDQM      ; OSC_27     ; 10.331 ; 10.331 ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_WE_N      ; OSC_27     ; 7.910  ; 7.910  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CLK       ; OSC_27     ; 0.478  ;        ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk1 ;
; DRAM_CLK       ; OSC_27     ;        ; 0.478  ; Fall       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk1 ;
; AUD_BCLK       ; OSC_27     ; 4.877  ; 4.877  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;
; AUD_DACLRCK    ; OSC_27     ; 4.864  ; 4.864  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;
; AUD_XCK        ; OSC_27     ; 3.561  ;        ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;
; AUD_XCK        ; OSC_27     ;        ; 3.561  ; Fall       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;
+----------------+------------+--------+--------+------------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                          ;
+----------------+------------+--------+--------+------------+---------------------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                           ;
+----------------+------------+--------+--------+------------+---------------------------------------------------------------------------+
; LED_GREEN[*]   ; OSC_27     ; 4.521  ; 4.521  ; Rise       ; OSC_27                                                                    ;
;  LED_GREEN[0]  ; OSC_27     ; 6.071  ; 6.071  ; Rise       ; OSC_27                                                                    ;
;  LED_GREEN[1]  ; OSC_27     ; 6.490  ; 6.490  ; Rise       ; OSC_27                                                                    ;
;  LED_GREEN[2]  ; OSC_27     ; 4.521  ; 4.521  ; Rise       ; OSC_27                                                                    ;
;  LED_GREEN[3]  ; OSC_27     ; 4.586  ; 4.586  ; Rise       ; OSC_27                                                                    ;
;  LED_GREEN[4]  ; OSC_27     ; 4.733  ; 4.733  ; Rise       ; OSC_27                                                                    ;
;  LED_GREEN[5]  ; OSC_27     ; 4.877  ; 4.877  ; Rise       ; OSC_27                                                                    ;
;  LED_GREEN[6]  ; OSC_27     ; 4.654  ; 4.654  ; Rise       ; OSC_27                                                                    ;
;  LED_GREEN[7]  ; OSC_27     ; 5.521  ; 5.521  ; Rise       ; OSC_27                                                                    ;
; VGA_B[*]       ; OSC_27     ; 5.346  ; 5.346  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[0]      ; OSC_27     ; 5.470  ; 5.470  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[1]      ; OSC_27     ; 5.470  ; 5.470  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[2]      ; OSC_27     ; 5.445  ; 5.445  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[3]      ; OSC_27     ; 5.435  ; 5.435  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[4]      ; OSC_27     ; 5.533  ; 5.533  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[5]      ; OSC_27     ; 5.523  ; 5.523  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[6]      ; OSC_27     ; 5.503  ; 5.503  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[7]      ; OSC_27     ; 5.503  ; 5.503  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[8]      ; OSC_27     ; 5.346  ; 5.346  ; Rise       ; OSC_27                                                                    ;
;  VGA_B[9]      ; OSC_27     ; 5.346  ; 5.346  ; Rise       ; OSC_27                                                                    ;
; VGA_BLANK      ; OSC_27     ; 4.880  ; 4.880  ; Rise       ; OSC_27                                                                    ;
; VGA_CLK        ; OSC_27     ; 3.098  ; 3.098  ; Rise       ; OSC_27                                                                    ;
; VGA_G[*]       ; OSC_27     ; 5.569  ; 5.569  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[0]      ; OSC_27     ; 5.706  ; 5.706  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[1]      ; OSC_27     ; 5.706  ; 5.706  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[2]      ; OSC_27     ; 5.604  ; 5.604  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[3]      ; OSC_27     ; 5.604  ; 5.604  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[4]      ; OSC_27     ; 5.614  ; 5.614  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[5]      ; OSC_27     ; 5.614  ; 5.614  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[6]      ; OSC_27     ; 5.569  ; 5.569  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[7]      ; OSC_27     ; 5.589  ; 5.589  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[8]      ; OSC_27     ; 5.599  ; 5.599  ; Rise       ; OSC_27                                                                    ;
;  VGA_G[9]      ; OSC_27     ; 5.599  ; 5.599  ; Rise       ; OSC_27                                                                    ;
; VGA_HS         ; OSC_27     ; 4.150  ; 4.150  ; Rise       ; OSC_27                                                                    ;
; VGA_R[*]       ; OSC_27     ; 5.734  ; 5.734  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[0]      ; OSC_27     ; 6.000  ; 6.000  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[1]      ; OSC_27     ; 5.980  ; 5.980  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[2]      ; OSC_27     ; 5.980  ; 5.980  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[3]      ; OSC_27     ; 5.979  ; 5.979  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[4]      ; OSC_27     ; 5.979  ; 5.979  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[5]      ; OSC_27     ; 6.034  ; 6.034  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[6]      ; OSC_27     ; 6.014  ; 6.014  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[7]      ; OSC_27     ; 6.024  ; 6.024  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[8]      ; OSC_27     ; 5.734  ; 5.734  ; Rise       ; OSC_27                                                                    ;
;  VGA_R[9]      ; OSC_27     ; 5.734  ; 5.734  ; Rise       ; OSC_27                                                                    ;
; VGA_CLK        ; OSC_27     ; 3.098  ; 3.098  ; Fall       ; OSC_27                                                                    ;
; GPIO_0[*]      ; OSC_50     ; 4.056  ; 4.056  ; Rise       ; OSC_50                                                                    ;
;  GPIO_0[28]    ; OSC_50     ; 4.056  ; 4.056  ; Rise       ; OSC_50                                                                    ;
; HEX0[*]        ; OSC_50     ; 5.070  ; 5.070  ; Rise       ; OSC_50                                                                    ;
;  HEX0[0]       ; OSC_50     ; 5.211  ; 5.211  ; Rise       ; OSC_50                                                                    ;
;  HEX0[1]       ; OSC_50     ; 5.172  ; 5.172  ; Rise       ; OSC_50                                                                    ;
;  HEX0[2]       ; OSC_50     ; 5.176  ; 5.176  ; Rise       ; OSC_50                                                                    ;
;  HEX0[3]       ; OSC_50     ; 5.188  ; 5.188  ; Rise       ; OSC_50                                                                    ;
;  HEX0[4]       ; OSC_50     ; 5.191  ; 5.191  ; Rise       ; OSC_50                                                                    ;
;  HEX0[5]       ; OSC_50     ; 5.070  ; 5.070  ; Rise       ; OSC_50                                                                    ;
;  HEX0[6]       ; OSC_50     ; 5.070  ; 5.070  ; Rise       ; OSC_50                                                                    ;
; HEX1[*]        ; OSC_50     ; 4.174  ; 4.174  ; Rise       ; OSC_50                                                                    ;
;  HEX1[0]       ; OSC_50     ; 4.468  ; 4.468  ; Rise       ; OSC_50                                                                    ;
;  HEX1[1]       ; OSC_50     ; 4.459  ; 4.459  ; Rise       ; OSC_50                                                                    ;
;  HEX1[2]       ; OSC_50     ; 4.360  ; 4.360  ; Rise       ; OSC_50                                                                    ;
;  HEX1[3]       ; OSC_50     ; 4.319  ; 4.319  ; Rise       ; OSC_50                                                                    ;
;  HEX1[4]       ; OSC_50     ; 4.184  ; 4.184  ; Rise       ; OSC_50                                                                    ;
;  HEX1[5]       ; OSC_50     ; 4.174  ; 4.174  ; Rise       ; OSC_50                                                                    ;
;  HEX1[6]       ; OSC_50     ; 4.220  ; 4.220  ; Rise       ; OSC_50                                                                    ;
; HEX2[*]        ; OSC_50     ; 3.857  ; 3.857  ; Rise       ; OSC_50                                                                    ;
;  HEX2[0]       ; OSC_50     ; 4.105  ; 4.105  ; Rise       ; OSC_50                                                                    ;
;  HEX2[1]       ; OSC_50     ; 3.857  ; 3.857  ; Rise       ; OSC_50                                                                    ;
;  HEX2[2]       ; OSC_50     ; 3.884  ; 3.884  ; Rise       ; OSC_50                                                                    ;
;  HEX2[3]       ; OSC_50     ; 3.906  ; 3.906  ; Rise       ; OSC_50                                                                    ;
;  HEX2[4]       ; OSC_50     ; 3.898  ; 3.898  ; Rise       ; OSC_50                                                                    ;
;  HEX2[5]       ; OSC_50     ; 3.908  ; 3.908  ; Rise       ; OSC_50                                                                    ;
;  HEX2[6]       ; OSC_50     ; 3.888  ; 3.888  ; Rise       ; OSC_50                                                                    ;
; HEX3[*]        ; OSC_50     ; 3.669  ; 3.669  ; Rise       ; OSC_50                                                                    ;
;  HEX3[0]       ; OSC_50     ; 3.720  ; 3.720  ; Rise       ; OSC_50                                                                    ;
;  HEX3[1]       ; OSC_50     ; 3.691  ; 3.691  ; Rise       ; OSC_50                                                                    ;
;  HEX3[2]       ; OSC_50     ; 3.693  ; 3.693  ; Rise       ; OSC_50                                                                    ;
;  HEX3[3]       ; OSC_50     ; 3.669  ; 3.669  ; Rise       ; OSC_50                                                                    ;
;  HEX3[4]       ; OSC_50     ; 3.695  ; 3.695  ; Rise       ; OSC_50                                                                    ;
;  HEX3[5]       ; OSC_50     ; 3.767  ; 3.767  ; Rise       ; OSC_50                                                                    ;
;  HEX3[6]       ; OSC_50     ; 3.771  ; 3.771  ; Rise       ; OSC_50                                                                    ;
; I2C_SCLK       ; OSC_50     ; 4.812  ; 4.812  ; Rise       ; OSC_50                                                                    ;
; DRAM_ADDR[*]   ; OSC_27     ; 2.773  ; 2.773  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[0]  ; OSC_27     ; 3.053  ; 3.053  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[1]  ; OSC_27     ; 3.486  ; 3.486  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[2]  ; OSC_27     ; 3.277  ; 3.277  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[3]  ; OSC_27     ; 3.034  ; 3.034  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[4]  ; OSC_27     ; 2.991  ; 2.991  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[5]  ; OSC_27     ; 3.635  ; 3.635  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[6]  ; OSC_27     ; 2.979  ; 2.979  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[7]  ; OSC_27     ; 3.034  ; 3.034  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[8]  ; OSC_27     ; 2.773  ; 2.773  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[9]  ; OSC_27     ; 3.506  ; 3.506  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[10] ; OSC_27     ; 3.261  ; 3.261  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[11] ; OSC_27     ; 3.435  ; 3.435  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_BA_0      ; OSC_27     ; 2.998  ; 2.998  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_BA_1      ; OSC_27     ; 2.955  ; 2.955  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CAS_N     ; OSC_27     ; 3.121  ; 3.121  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CS_N      ; OSC_27     ; 2.106  ; 2.106  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_DQ[*]     ; OSC_27     ; 2.829  ; 2.829  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]    ; OSC_27     ; 2.908  ; 2.908  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]    ; OSC_27     ; 2.829  ; 2.829  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]    ; OSC_27     ; 3.195  ; 3.195  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]    ; OSC_27     ; 2.961  ; 2.961  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]    ; OSC_27     ; 3.158  ; 3.158  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]    ; OSC_27     ; 3.230  ; 3.230  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]    ; OSC_27     ; 2.994  ; 2.994  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]    ; OSC_27     ; 2.946  ; 2.946  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]    ; OSC_27     ; 3.282  ; 3.282  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]    ; OSC_27     ; 3.184  ; 3.184  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10]   ; OSC_27     ; 3.303  ; 3.303  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11]   ; OSC_27     ; 3.366  ; 3.366  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12]   ; OSC_27     ; 3.100  ; 3.100  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13]   ; OSC_27     ; 3.535  ; 3.535  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14]   ; OSC_27     ; 3.219  ; 3.219  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15]   ; OSC_27     ; 3.245  ; 3.245  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_LDQM      ; OSC_27     ; 3.343  ; 3.343  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_RAS_N     ; OSC_27     ; 3.164  ; 3.164  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_UDQM      ; OSC_27     ; 3.869  ; 3.869  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_WE_N      ; OSC_27     ; 3.064  ; 3.064  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CLK       ; OSC_27     ; -1.622 ;        ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk1 ;
; DRAM_CLK       ; OSC_27     ;        ; -1.622 ; Fall       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk1 ;
; AUD_BCLK       ; OSC_27     ; 2.012  ; 2.012  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;
; AUD_DACLRCK    ; OSC_27     ; 2.001  ; 2.001  ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;
; AUD_XCK        ; OSC_27     ; 1.463  ;        ; Rise       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;
; AUD_XCK        ; OSC_27     ;        ; 1.463  ; Fall       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;
+----------------+------------+--------+--------+------------+---------------------------------------------------------------------------+


+----------------------------------------------------------------+
; Progagation Delay                                              ;
+-------------+--------------+--------+--------+--------+--------+
; Input Port  ; Output Port  ; RR     ; RF     ; FR     ; FF     ;
+-------------+--------------+--------+--------+--------+--------+
; DPDT_SW[0]  ; GPIO_0[26]   ;        ; 5.568  ; 5.568  ;        ;
; DPDT_SW[0]  ; GPIO_0[30]   ;        ; 5.525  ; 5.525  ;        ;
; DPDT_SW[0]  ; GPIO_0[34]   ; 5.097  ;        ;        ; 5.097  ;
; DPDT_SW[1]  ; GPIO_0[32]   ; 5.131  ;        ;        ; 5.131  ;
; DPDT_SW[2]  ; VGA_B[0]     ; 14.417 ; 14.417 ; 14.417 ; 14.417 ;
; DPDT_SW[2]  ; VGA_B[1]     ; 14.417 ; 14.417 ; 14.417 ; 14.417 ;
; DPDT_SW[2]  ; VGA_B[2]     ; 14.388 ; 14.388 ; 14.388 ; 14.388 ;
; DPDT_SW[2]  ; VGA_B[3]     ; 14.378 ; 14.378 ; 14.378 ; 14.378 ;
; DPDT_SW[2]  ; VGA_B[4]     ; 14.497 ; 14.497 ; 14.497 ; 14.497 ;
; DPDT_SW[2]  ; VGA_B[5]     ; 14.487 ; 14.487 ; 14.487 ; 14.487 ;
; DPDT_SW[2]  ; VGA_B[6]     ; 14.467 ; 14.467 ; 14.467 ; 14.467 ;
; DPDT_SW[2]  ; VGA_B[7]     ; 14.467 ; 14.467 ; 14.467 ; 14.467 ;
; DPDT_SW[2]  ; VGA_B[8]     ; 14.020 ; 14.020 ; 14.020 ; 14.020 ;
; DPDT_SW[2]  ; VGA_B[9]     ; 14.020 ; 14.020 ; 14.020 ; 14.020 ;
; DPDT_SW[2]  ; VGA_G[0]     ; 15.155 ; 15.155 ; 15.155 ; 15.155 ;
; DPDT_SW[2]  ; VGA_G[1]     ; 15.155 ; 15.155 ; 15.155 ; 15.155 ;
; DPDT_SW[2]  ; VGA_G[2]     ; 14.811 ; 14.811 ; 14.811 ; 14.811 ;
; DPDT_SW[2]  ; VGA_G[3]     ; 14.811 ; 14.811 ; 14.811 ; 14.811 ;
; DPDT_SW[2]  ; VGA_G[4]     ; 14.821 ; 14.821 ; 14.821 ; 14.821 ;
; DPDT_SW[2]  ; VGA_G[5]     ; 14.821 ; 14.821 ; 14.821 ; 14.821 ;
; DPDT_SW[2]  ; VGA_G[6]     ; 14.776 ; 14.776 ; 14.776 ; 14.776 ;
; DPDT_SW[2]  ; VGA_G[7]     ; 14.796 ; 14.796 ; 14.796 ; 14.796 ;
; DPDT_SW[2]  ; VGA_G[8]     ; 14.806 ; 14.806 ; 14.806 ; 14.806 ;
; DPDT_SW[2]  ; VGA_G[9]     ; 14.806 ; 14.806 ; 14.806 ; 14.806 ;
; DPDT_SW[2]  ; VGA_R[0]     ; 15.733 ; 15.733 ; 15.733 ; 15.733 ;
; DPDT_SW[2]  ; VGA_R[1]     ; 15.713 ; 15.713 ; 15.713 ; 15.713 ;
; DPDT_SW[2]  ; VGA_R[2]     ; 15.713 ; 15.713 ; 15.713 ; 15.713 ;
; DPDT_SW[2]  ; VGA_R[3]     ; 15.707 ; 15.707 ; 15.707 ; 15.707 ;
; DPDT_SW[2]  ; VGA_R[4]     ; 15.707 ; 15.707 ; 15.707 ; 15.707 ;
; DPDT_SW[2]  ; VGA_R[5]     ; 15.796 ; 15.796 ; 15.796 ; 15.796 ;
; DPDT_SW[2]  ; VGA_R[6]     ; 15.776 ; 15.776 ; 15.776 ; 15.776 ;
; DPDT_SW[2]  ; VGA_R[7]     ; 15.786 ; 15.786 ; 15.786 ; 15.786 ;
; DPDT_SW[2]  ; VGA_R[8]     ; 14.938 ; 14.938 ; 14.938 ; 14.938 ;
; DPDT_SW[2]  ; VGA_R[9]     ; 14.938 ; 14.938 ; 14.938 ; 14.938 ;
; DPDT_SW[3]  ; VGA_B[0]     ; 14.477 ; 14.477 ; 14.477 ; 14.477 ;
; DPDT_SW[3]  ; VGA_B[1]     ; 14.477 ; 14.477 ; 14.477 ; 14.477 ;
; DPDT_SW[3]  ; VGA_B[2]     ; 14.448 ; 14.448 ; 14.448 ; 14.448 ;
; DPDT_SW[3]  ; VGA_B[3]     ; 14.438 ; 14.438 ; 14.438 ; 14.438 ;
; DPDT_SW[3]  ; VGA_B[4]     ; 14.557 ; 14.557 ; 14.557 ; 14.557 ;
; DPDT_SW[3]  ; VGA_B[5]     ; 14.547 ; 14.547 ; 14.547 ; 14.547 ;
; DPDT_SW[3]  ; VGA_B[6]     ; 14.527 ; 14.527 ; 14.527 ; 14.527 ;
; DPDT_SW[3]  ; VGA_B[7]     ; 14.527 ; 14.527 ; 14.527 ; 14.527 ;
; DPDT_SW[3]  ; VGA_B[8]     ; 14.080 ; 14.080 ; 14.080 ; 14.080 ;
; DPDT_SW[3]  ; VGA_B[9]     ; 14.080 ; 14.080 ; 14.080 ; 14.080 ;
; DPDT_SW[3]  ; VGA_G[0]     ; 15.215 ; 15.215 ; 15.215 ; 15.215 ;
; DPDT_SW[3]  ; VGA_G[1]     ; 15.215 ; 15.215 ; 15.215 ; 15.215 ;
; DPDT_SW[3]  ; VGA_G[2]     ; 14.871 ; 14.871 ; 14.871 ; 14.871 ;
; DPDT_SW[3]  ; VGA_G[3]     ; 14.871 ; 14.871 ; 14.871 ; 14.871 ;
; DPDT_SW[3]  ; VGA_G[4]     ; 14.881 ; 14.881 ; 14.881 ; 14.881 ;
; DPDT_SW[3]  ; VGA_G[5]     ; 14.881 ; 14.881 ; 14.881 ; 14.881 ;
; DPDT_SW[3]  ; VGA_G[6]     ; 14.836 ; 14.836 ; 14.836 ; 14.836 ;
; DPDT_SW[3]  ; VGA_G[7]     ; 14.856 ; 14.856 ; 14.856 ; 14.856 ;
; DPDT_SW[3]  ; VGA_G[8]     ; 14.866 ; 14.866 ; 14.866 ; 14.866 ;
; DPDT_SW[3]  ; VGA_G[9]     ; 14.866 ; 14.866 ; 14.866 ; 14.866 ;
; DPDT_SW[3]  ; VGA_R[0]     ; 15.793 ; 15.793 ; 15.793 ; 15.793 ;
; DPDT_SW[3]  ; VGA_R[1]     ; 15.773 ; 15.773 ; 15.773 ; 15.773 ;
; DPDT_SW[3]  ; VGA_R[2]     ; 15.773 ; 15.773 ; 15.773 ; 15.773 ;
; DPDT_SW[3]  ; VGA_R[3]     ; 15.767 ; 15.767 ; 15.767 ; 15.767 ;
; DPDT_SW[3]  ; VGA_R[4]     ; 15.767 ; 15.767 ; 15.767 ; 15.767 ;
; DPDT_SW[3]  ; VGA_R[5]     ; 15.856 ; 15.856 ; 15.856 ; 15.856 ;
; DPDT_SW[3]  ; VGA_R[6]     ; 15.836 ; 15.836 ; 15.836 ; 15.836 ;
; DPDT_SW[3]  ; VGA_R[7]     ; 15.846 ; 15.846 ; 15.846 ; 15.846 ;
; DPDT_SW[3]  ; VGA_R[8]     ; 14.998 ; 14.998 ; 14.998 ; 14.998 ;
; DPDT_SW[3]  ; VGA_R[9]     ; 14.998 ; 14.998 ; 14.998 ; 14.998 ;
; DPDT_SW[4]  ; VGA_B[0]     ; 14.426 ; 14.426 ; 14.426 ; 14.426 ;
; DPDT_SW[4]  ; VGA_B[1]     ; 14.426 ; 14.426 ; 14.426 ; 14.426 ;
; DPDT_SW[4]  ; VGA_B[2]     ; 14.397 ; 14.397 ; 14.397 ; 14.397 ;
; DPDT_SW[4]  ; VGA_B[3]     ; 14.387 ; 14.387 ; 14.387 ; 14.387 ;
; DPDT_SW[4]  ; VGA_B[4]     ; 14.506 ; 14.506 ; 14.506 ; 14.506 ;
; DPDT_SW[4]  ; VGA_B[5]     ; 14.496 ; 14.496 ; 14.496 ; 14.496 ;
; DPDT_SW[4]  ; VGA_B[6]     ; 14.476 ; 14.476 ; 14.476 ; 14.476 ;
; DPDT_SW[4]  ; VGA_B[7]     ; 14.476 ; 14.476 ; 14.476 ; 14.476 ;
; DPDT_SW[4]  ; VGA_B[8]     ; 14.029 ; 14.029 ; 14.029 ; 14.029 ;
; DPDT_SW[4]  ; VGA_B[9]     ; 14.029 ; 14.029 ; 14.029 ; 14.029 ;
; DPDT_SW[4]  ; VGA_G[0]     ; 15.164 ; 15.164 ; 15.164 ; 15.164 ;
; DPDT_SW[4]  ; VGA_G[1]     ; 15.164 ; 15.164 ; 15.164 ; 15.164 ;
; DPDT_SW[4]  ; VGA_G[2]     ; 14.820 ; 14.820 ; 14.820 ; 14.820 ;
; DPDT_SW[4]  ; VGA_G[3]     ; 14.820 ; 14.820 ; 14.820 ; 14.820 ;
; DPDT_SW[4]  ; VGA_G[4]     ; 14.830 ; 14.830 ; 14.830 ; 14.830 ;
; DPDT_SW[4]  ; VGA_G[5]     ; 14.830 ; 14.830 ; 14.830 ; 14.830 ;
; DPDT_SW[4]  ; VGA_G[6]     ; 14.785 ; 14.785 ; 14.785 ; 14.785 ;
; DPDT_SW[4]  ; VGA_G[7]     ; 14.805 ; 14.805 ; 14.805 ; 14.805 ;
; DPDT_SW[4]  ; VGA_G[8]     ; 14.815 ; 14.815 ; 14.815 ; 14.815 ;
; DPDT_SW[4]  ; VGA_G[9]     ; 14.815 ; 14.815 ; 14.815 ; 14.815 ;
; DPDT_SW[4]  ; VGA_R[0]     ; 15.742 ; 15.742 ; 15.742 ; 15.742 ;
; DPDT_SW[4]  ; VGA_R[1]     ; 15.722 ; 15.722 ; 15.722 ; 15.722 ;
; DPDT_SW[4]  ; VGA_R[2]     ; 15.722 ; 15.722 ; 15.722 ; 15.722 ;
; DPDT_SW[4]  ; VGA_R[3]     ; 15.716 ; 15.716 ; 15.716 ; 15.716 ;
; DPDT_SW[4]  ; VGA_R[4]     ; 15.716 ; 15.716 ; 15.716 ; 15.716 ;
; DPDT_SW[4]  ; VGA_R[5]     ; 15.805 ; 15.805 ; 15.805 ; 15.805 ;
; DPDT_SW[4]  ; VGA_R[6]     ; 15.785 ; 15.785 ; 15.785 ; 15.785 ;
; DPDT_SW[4]  ; VGA_R[7]     ; 15.795 ; 15.795 ; 15.795 ; 15.795 ;
; DPDT_SW[4]  ; VGA_R[8]     ; 14.947 ; 14.947 ; 14.947 ; 14.947 ;
; DPDT_SW[4]  ; VGA_R[9]     ; 14.947 ; 14.947 ; 14.947 ; 14.947 ;
; DPDT_SW[5]  ; VGA_B[0]     ; 14.052 ; 14.052 ; 14.052 ; 14.052 ;
; DPDT_SW[5]  ; VGA_B[1]     ; 14.052 ; 14.052 ; 14.052 ; 14.052 ;
; DPDT_SW[5]  ; VGA_B[2]     ; 14.023 ; 14.023 ; 14.023 ; 14.023 ;
; DPDT_SW[5]  ; VGA_B[3]     ; 14.013 ; 14.013 ; 14.013 ; 14.013 ;
; DPDT_SW[5]  ; VGA_B[4]     ; 14.132 ; 14.132 ; 14.132 ; 14.132 ;
; DPDT_SW[5]  ; VGA_B[5]     ; 14.122 ; 14.122 ; 14.122 ; 14.122 ;
; DPDT_SW[5]  ; VGA_B[6]     ; 14.102 ; 14.102 ; 14.102 ; 14.102 ;
; DPDT_SW[5]  ; VGA_B[7]     ; 14.102 ; 14.102 ; 14.102 ; 14.102 ;
; DPDT_SW[5]  ; VGA_B[8]     ; 13.655 ; 13.655 ; 13.655 ; 13.655 ;
; DPDT_SW[5]  ; VGA_B[9]     ; 13.655 ; 13.655 ; 13.655 ; 13.655 ;
; DPDT_SW[5]  ; VGA_G[0]     ; 14.790 ; 14.790 ; 14.790 ; 14.790 ;
; DPDT_SW[5]  ; VGA_G[1]     ; 14.790 ; 14.790 ; 14.790 ; 14.790 ;
; DPDT_SW[5]  ; VGA_G[2]     ; 14.446 ; 14.446 ; 14.446 ; 14.446 ;
; DPDT_SW[5]  ; VGA_G[3]     ; 14.446 ; 14.446 ; 14.446 ; 14.446 ;
; DPDT_SW[5]  ; VGA_G[4]     ; 14.456 ; 14.456 ; 14.456 ; 14.456 ;
; DPDT_SW[5]  ; VGA_G[5]     ; 14.456 ; 14.456 ; 14.456 ; 14.456 ;
; DPDT_SW[5]  ; VGA_G[6]     ; 14.411 ; 14.411 ; 14.411 ; 14.411 ;
; DPDT_SW[5]  ; VGA_G[7]     ; 14.431 ; 14.431 ; 14.431 ; 14.431 ;
; DPDT_SW[5]  ; VGA_G[8]     ; 14.441 ; 14.441 ; 14.441 ; 14.441 ;
; DPDT_SW[5]  ; VGA_G[9]     ; 14.441 ; 14.441 ; 14.441 ; 14.441 ;
; DPDT_SW[5]  ; VGA_R[0]     ; 15.368 ; 15.368 ; 15.368 ; 15.368 ;
; DPDT_SW[5]  ; VGA_R[1]     ; 15.348 ; 15.348 ; 15.348 ; 15.348 ;
; DPDT_SW[5]  ; VGA_R[2]     ; 15.348 ; 15.348 ; 15.348 ; 15.348 ;
; DPDT_SW[5]  ; VGA_R[3]     ; 15.342 ; 15.342 ; 15.342 ; 15.342 ;
; DPDT_SW[5]  ; VGA_R[4]     ; 15.342 ; 15.342 ; 15.342 ; 15.342 ;
; DPDT_SW[5]  ; VGA_R[5]     ; 15.431 ; 15.431 ; 15.431 ; 15.431 ;
; DPDT_SW[5]  ; VGA_R[6]     ; 15.411 ; 15.411 ; 15.411 ; 15.411 ;
; DPDT_SW[5]  ; VGA_R[7]     ; 15.421 ; 15.421 ; 15.421 ; 15.421 ;
; DPDT_SW[5]  ; VGA_R[8]     ; 14.573 ; 14.573 ; 14.573 ; 14.573 ;
; DPDT_SW[5]  ; VGA_R[9]     ; 14.573 ; 14.573 ; 14.573 ; 14.573 ;
; DPDT_SW[6]  ; VGA_B[0]     ; 14.693 ; 14.693 ; 14.693 ; 14.693 ;
; DPDT_SW[6]  ; VGA_B[1]     ; 14.693 ; 14.693 ; 14.693 ; 14.693 ;
; DPDT_SW[6]  ; VGA_B[2]     ; 14.664 ; 14.664 ; 14.664 ; 14.664 ;
; DPDT_SW[6]  ; VGA_B[3]     ; 14.654 ; 14.654 ; 14.654 ; 14.654 ;
; DPDT_SW[6]  ; VGA_B[4]     ; 14.773 ; 14.773 ; 14.773 ; 14.773 ;
; DPDT_SW[6]  ; VGA_B[5]     ; 14.763 ; 14.763 ; 14.763 ; 14.763 ;
; DPDT_SW[6]  ; VGA_B[6]     ; 14.743 ; 14.743 ; 14.743 ; 14.743 ;
; DPDT_SW[6]  ; VGA_B[7]     ; 14.743 ; 14.743 ; 14.743 ; 14.743 ;
; DPDT_SW[6]  ; VGA_B[8]     ; 14.296 ; 14.296 ; 14.296 ; 14.296 ;
; DPDT_SW[6]  ; VGA_B[9]     ; 14.296 ; 14.296 ; 14.296 ; 14.296 ;
; DPDT_SW[6]  ; VGA_G[0]     ; 15.431 ; 15.431 ; 15.431 ; 15.431 ;
; DPDT_SW[6]  ; VGA_G[1]     ; 15.431 ; 15.431 ; 15.431 ; 15.431 ;
; DPDT_SW[6]  ; VGA_G[2]     ; 15.087 ; 15.087 ; 15.087 ; 15.087 ;
; DPDT_SW[6]  ; VGA_G[3]     ; 15.087 ; 15.087 ; 15.087 ; 15.087 ;
; DPDT_SW[6]  ; VGA_G[4]     ; 15.097 ; 15.097 ; 15.097 ; 15.097 ;
; DPDT_SW[6]  ; VGA_G[5]     ; 15.097 ; 15.097 ; 15.097 ; 15.097 ;
; DPDT_SW[6]  ; VGA_G[6]     ; 15.052 ; 15.052 ; 15.052 ; 15.052 ;
; DPDT_SW[6]  ; VGA_G[7]     ; 15.072 ; 15.072 ; 15.072 ; 15.072 ;
; DPDT_SW[6]  ; VGA_G[8]     ; 15.082 ; 15.082 ; 15.082 ; 15.082 ;
; DPDT_SW[6]  ; VGA_G[9]     ; 15.082 ; 15.082 ; 15.082 ; 15.082 ;
; DPDT_SW[6]  ; VGA_R[0]     ; 16.009 ; 16.009 ; 16.009 ; 16.009 ;
; DPDT_SW[6]  ; VGA_R[1]     ; 15.989 ; 15.989 ; 15.989 ; 15.989 ;
; DPDT_SW[6]  ; VGA_R[2]     ; 15.989 ; 15.989 ; 15.989 ; 15.989 ;
; DPDT_SW[6]  ; VGA_R[3]     ; 15.983 ; 15.983 ; 15.983 ; 15.983 ;
; DPDT_SW[6]  ; VGA_R[4]     ; 15.983 ; 15.983 ; 15.983 ; 15.983 ;
; DPDT_SW[6]  ; VGA_R[5]     ; 16.072 ; 16.072 ; 16.072 ; 16.072 ;
; DPDT_SW[6]  ; VGA_R[6]     ; 16.052 ; 16.052 ; 16.052 ; 16.052 ;
; DPDT_SW[6]  ; VGA_R[7]     ; 16.062 ; 16.062 ; 16.062 ; 16.062 ;
; DPDT_SW[6]  ; VGA_R[8]     ; 15.214 ; 15.214 ; 15.214 ; 15.214 ;
; DPDT_SW[6]  ; VGA_R[9]     ; 15.214 ; 15.214 ; 15.214 ; 15.214 ;
; DPDT_SW[7]  ; VGA_B[0]     ; 15.121 ; 15.121 ; 15.121 ; 15.121 ;
; DPDT_SW[7]  ; VGA_B[1]     ; 15.121 ; 15.121 ; 15.121 ; 15.121 ;
; DPDT_SW[7]  ; VGA_B[2]     ; 15.092 ; 15.092 ; 15.092 ; 15.092 ;
; DPDT_SW[7]  ; VGA_B[3]     ; 15.082 ; 15.082 ; 15.082 ; 15.082 ;
; DPDT_SW[7]  ; VGA_B[4]     ; 15.201 ; 15.201 ; 15.201 ; 15.201 ;
; DPDT_SW[7]  ; VGA_B[5]     ; 15.191 ; 15.191 ; 15.191 ; 15.191 ;
; DPDT_SW[7]  ; VGA_B[6]     ; 15.171 ; 15.171 ; 15.171 ; 15.171 ;
; DPDT_SW[7]  ; VGA_B[7]     ; 15.171 ; 15.171 ; 15.171 ; 15.171 ;
; DPDT_SW[7]  ; VGA_B[8]     ; 14.724 ; 14.724 ; 14.724 ; 14.724 ;
; DPDT_SW[7]  ; VGA_B[9]     ; 14.724 ; 14.724 ; 14.724 ; 14.724 ;
; DPDT_SW[7]  ; VGA_G[0]     ; 15.859 ; 15.859 ; 15.859 ; 15.859 ;
; DPDT_SW[7]  ; VGA_G[1]     ; 15.859 ; 15.859 ; 15.859 ; 15.859 ;
; DPDT_SW[7]  ; VGA_G[2]     ; 15.515 ; 15.515 ; 15.515 ; 15.515 ;
; DPDT_SW[7]  ; VGA_G[3]     ; 15.515 ; 15.515 ; 15.515 ; 15.515 ;
; DPDT_SW[7]  ; VGA_G[4]     ; 15.525 ; 15.525 ; 15.525 ; 15.525 ;
; DPDT_SW[7]  ; VGA_G[5]     ; 15.525 ; 15.525 ; 15.525 ; 15.525 ;
; DPDT_SW[7]  ; VGA_G[6]     ; 15.480 ; 15.480 ; 15.480 ; 15.480 ;
; DPDT_SW[7]  ; VGA_G[7]     ; 15.500 ; 15.500 ; 15.500 ; 15.500 ;
; DPDT_SW[7]  ; VGA_G[8]     ; 15.510 ; 15.510 ; 15.510 ; 15.510 ;
; DPDT_SW[7]  ; VGA_G[9]     ; 15.510 ; 15.510 ; 15.510 ; 15.510 ;
; DPDT_SW[7]  ; VGA_R[0]     ; 16.437 ; 16.437 ; 16.437 ; 16.437 ;
; DPDT_SW[7]  ; VGA_R[1]     ; 16.417 ; 16.417 ; 16.417 ; 16.417 ;
; DPDT_SW[7]  ; VGA_R[2]     ; 16.417 ; 16.417 ; 16.417 ; 16.417 ;
; DPDT_SW[7]  ; VGA_R[3]     ; 16.411 ; 16.411 ; 16.411 ; 16.411 ;
; DPDT_SW[7]  ; VGA_R[4]     ; 16.411 ; 16.411 ; 16.411 ; 16.411 ;
; DPDT_SW[7]  ; VGA_R[5]     ; 16.500 ; 16.500 ; 16.500 ; 16.500 ;
; DPDT_SW[7]  ; VGA_R[6]     ; 16.480 ; 16.480 ; 16.480 ; 16.480 ;
; DPDT_SW[7]  ; VGA_R[7]     ; 16.490 ; 16.490 ; 16.490 ; 16.490 ;
; DPDT_SW[7]  ; VGA_R[8]     ; 15.642 ; 15.642 ; 15.642 ; 15.642 ;
; DPDT_SW[7]  ; VGA_R[9]     ; 15.642 ; 15.642 ; 15.642 ; 15.642 ;
; DPDT_SW[8]  ; VGA_B[0]     ; 13.745 ; 13.745 ; 13.745 ; 13.745 ;
; DPDT_SW[8]  ; VGA_B[1]     ; 13.745 ; 13.745 ; 13.745 ; 13.745 ;
; DPDT_SW[8]  ; VGA_B[2]     ; 13.716 ; 13.716 ; 13.716 ; 13.716 ;
; DPDT_SW[8]  ; VGA_B[3]     ; 13.706 ; 13.706 ; 13.706 ; 13.706 ;
; DPDT_SW[8]  ; VGA_B[4]     ; 13.825 ; 13.825 ; 13.825 ; 13.825 ;
; DPDT_SW[8]  ; VGA_B[5]     ; 13.815 ; 13.815 ; 13.815 ; 13.815 ;
; DPDT_SW[8]  ; VGA_B[6]     ; 13.795 ; 13.795 ; 13.795 ; 13.795 ;
; DPDT_SW[8]  ; VGA_B[7]     ; 13.795 ; 13.795 ; 13.795 ; 13.795 ;
; DPDT_SW[8]  ; VGA_B[8]     ; 13.348 ; 13.348 ; 13.348 ; 13.348 ;
; DPDT_SW[8]  ; VGA_B[9]     ; 13.348 ; 13.348 ; 13.348 ; 13.348 ;
; DPDT_SW[8]  ; VGA_G[0]     ; 14.483 ; 14.483 ; 14.483 ; 14.483 ;
; DPDT_SW[8]  ; VGA_G[1]     ; 14.483 ; 14.483 ; 14.483 ; 14.483 ;
; DPDT_SW[8]  ; VGA_G[2]     ; 14.139 ; 14.139 ; 14.139 ; 14.139 ;
; DPDT_SW[8]  ; VGA_G[3]     ; 14.139 ; 14.139 ; 14.139 ; 14.139 ;
; DPDT_SW[8]  ; VGA_G[4]     ; 14.149 ; 14.149 ; 14.149 ; 14.149 ;
; DPDT_SW[8]  ; VGA_G[5]     ; 14.149 ; 14.149 ; 14.149 ; 14.149 ;
; DPDT_SW[8]  ; VGA_G[6]     ; 14.104 ; 14.104 ; 14.104 ; 14.104 ;
; DPDT_SW[8]  ; VGA_G[7]     ; 14.124 ; 14.124 ; 14.124 ; 14.124 ;
; DPDT_SW[8]  ; VGA_G[8]     ; 14.134 ; 14.134 ; 14.134 ; 14.134 ;
; DPDT_SW[8]  ; VGA_G[9]     ; 14.134 ; 14.134 ; 14.134 ; 14.134 ;
; DPDT_SW[8]  ; VGA_R[0]     ; 15.061 ; 15.061 ; 15.061 ; 15.061 ;
; DPDT_SW[8]  ; VGA_R[1]     ; 15.041 ; 15.041 ; 15.041 ; 15.041 ;
; DPDT_SW[8]  ; VGA_R[2]     ; 15.041 ; 15.041 ; 15.041 ; 15.041 ;
; DPDT_SW[8]  ; VGA_R[3]     ; 15.035 ; 15.035 ; 15.035 ; 15.035 ;
; DPDT_SW[8]  ; VGA_R[4]     ; 15.035 ; 15.035 ; 15.035 ; 15.035 ;
; DPDT_SW[8]  ; VGA_R[5]     ; 15.124 ; 15.124 ; 15.124 ; 15.124 ;
; DPDT_SW[8]  ; VGA_R[6]     ; 15.104 ; 15.104 ; 15.104 ; 15.104 ;
; DPDT_SW[8]  ; VGA_R[7]     ; 15.114 ; 15.114 ; 15.114 ; 15.114 ;
; DPDT_SW[8]  ; VGA_R[8]     ; 14.266 ; 14.266 ; 14.266 ; 14.266 ;
; DPDT_SW[8]  ; VGA_R[9]     ; 14.266 ; 14.266 ; 14.266 ; 14.266 ;
; DPDT_SW[9]  ; VGA_B[0]     ; 14.936 ; 14.936 ; 14.936 ; 14.936 ;
; DPDT_SW[9]  ; VGA_B[1]     ; 14.936 ; 14.936 ; 14.936 ; 14.936 ;
; DPDT_SW[9]  ; VGA_B[2]     ; 14.907 ; 14.907 ; 14.907 ; 14.907 ;
; DPDT_SW[9]  ; VGA_B[3]     ; 14.897 ; 14.897 ; 14.897 ; 14.897 ;
; DPDT_SW[9]  ; VGA_B[4]     ; 15.016 ; 15.016 ; 15.016 ; 15.016 ;
; DPDT_SW[9]  ; VGA_B[5]     ; 15.006 ; 15.006 ; 15.006 ; 15.006 ;
; DPDT_SW[9]  ; VGA_B[6]     ; 14.986 ; 14.986 ; 14.986 ; 14.986 ;
; DPDT_SW[9]  ; VGA_B[7]     ; 14.986 ; 14.986 ; 14.986 ; 14.986 ;
; DPDT_SW[9]  ; VGA_B[8]     ; 14.539 ; 14.539 ; 14.539 ; 14.539 ;
; DPDT_SW[9]  ; VGA_B[9]     ; 14.539 ; 14.539 ; 14.539 ; 14.539 ;
; DPDT_SW[9]  ; VGA_G[0]     ; 15.674 ; 15.674 ; 15.674 ; 15.674 ;
; DPDT_SW[9]  ; VGA_G[1]     ; 15.674 ; 15.674 ; 15.674 ; 15.674 ;
; DPDT_SW[9]  ; VGA_G[2]     ; 15.330 ; 15.330 ; 15.330 ; 15.330 ;
; DPDT_SW[9]  ; VGA_G[3]     ; 15.330 ; 15.330 ; 15.330 ; 15.330 ;
; DPDT_SW[9]  ; VGA_G[4]     ; 15.340 ; 15.340 ; 15.340 ; 15.340 ;
; DPDT_SW[9]  ; VGA_G[5]     ; 15.340 ; 15.340 ; 15.340 ; 15.340 ;
; DPDT_SW[9]  ; VGA_G[6]     ; 15.295 ; 15.295 ; 15.295 ; 15.295 ;
; DPDT_SW[9]  ; VGA_G[7]     ; 15.315 ; 15.315 ; 15.315 ; 15.315 ;
; DPDT_SW[9]  ; VGA_G[8]     ; 15.325 ; 15.325 ; 15.325 ; 15.325 ;
; DPDT_SW[9]  ; VGA_G[9]     ; 15.325 ; 15.325 ; 15.325 ; 15.325 ;
; DPDT_SW[9]  ; VGA_R[0]     ; 16.252 ; 16.252 ; 16.252 ; 16.252 ;
; DPDT_SW[9]  ; VGA_R[1]     ; 16.232 ; 16.232 ; 16.232 ; 16.232 ;
; DPDT_SW[9]  ; VGA_R[2]     ; 16.232 ; 16.232 ; 16.232 ; 16.232 ;
; DPDT_SW[9]  ; VGA_R[3]     ; 16.226 ; 16.226 ; 16.226 ; 16.226 ;
; DPDT_SW[9]  ; VGA_R[4]     ; 16.226 ; 16.226 ; 16.226 ; 16.226 ;
; DPDT_SW[9]  ; VGA_R[5]     ; 16.315 ; 16.315 ; 16.315 ; 16.315 ;
; DPDT_SW[9]  ; VGA_R[6]     ; 16.295 ; 16.295 ; 16.295 ; 16.295 ;
; DPDT_SW[9]  ; VGA_R[7]     ; 16.305 ; 16.305 ; 16.305 ; 16.305 ;
; DPDT_SW[9]  ; VGA_R[8]     ; 15.457 ; 15.457 ; 15.457 ; 15.457 ;
; DPDT_SW[9]  ; VGA_R[9]     ; 15.457 ; 15.457 ; 15.457 ; 15.457 ;
; DPDT_SW[10] ; VGA_B[0]     ; 15.055 ; 15.055 ; 15.055 ; 15.055 ;
; DPDT_SW[10] ; VGA_B[1]     ; 15.055 ; 15.055 ; 15.055 ; 15.055 ;
; DPDT_SW[10] ; VGA_B[2]     ; 15.026 ; 15.026 ; 15.026 ; 15.026 ;
; DPDT_SW[10] ; VGA_B[3]     ; 15.016 ; 15.016 ; 15.016 ; 15.016 ;
; DPDT_SW[10] ; VGA_B[4]     ; 15.135 ; 15.135 ; 15.135 ; 15.135 ;
; DPDT_SW[10] ; VGA_B[5]     ; 15.125 ; 15.125 ; 15.125 ; 15.125 ;
; DPDT_SW[10] ; VGA_B[6]     ; 15.105 ; 15.105 ; 15.105 ; 15.105 ;
; DPDT_SW[10] ; VGA_B[7]     ; 15.105 ; 15.105 ; 15.105 ; 15.105 ;
; DPDT_SW[10] ; VGA_B[8]     ; 14.658 ; 14.658 ; 14.658 ; 14.658 ;
; DPDT_SW[10] ; VGA_B[9]     ; 14.658 ; 14.658 ; 14.658 ; 14.658 ;
; DPDT_SW[10] ; VGA_G[0]     ; 15.793 ; 15.793 ; 15.793 ; 15.793 ;
; DPDT_SW[10] ; VGA_G[1]     ; 15.793 ; 15.793 ; 15.793 ; 15.793 ;
; DPDT_SW[10] ; VGA_G[2]     ; 15.449 ; 15.449 ; 15.449 ; 15.449 ;
; DPDT_SW[10] ; VGA_G[3]     ; 15.449 ; 15.449 ; 15.449 ; 15.449 ;
; DPDT_SW[10] ; VGA_G[4]     ; 15.459 ; 15.459 ; 15.459 ; 15.459 ;
; DPDT_SW[10] ; VGA_G[5]     ; 15.459 ; 15.459 ; 15.459 ; 15.459 ;
; DPDT_SW[10] ; VGA_G[6]     ; 15.414 ; 15.414 ; 15.414 ; 15.414 ;
; DPDT_SW[10] ; VGA_G[7]     ; 15.434 ; 15.434 ; 15.434 ; 15.434 ;
; DPDT_SW[10] ; VGA_G[8]     ; 15.444 ; 15.444 ; 15.444 ; 15.444 ;
; DPDT_SW[10] ; VGA_G[9]     ; 15.444 ; 15.444 ; 15.444 ; 15.444 ;
; DPDT_SW[10] ; VGA_R[0]     ; 16.371 ; 16.371 ; 16.371 ; 16.371 ;
; DPDT_SW[10] ; VGA_R[1]     ; 16.351 ; 16.351 ; 16.351 ; 16.351 ;
; DPDT_SW[10] ; VGA_R[2]     ; 16.351 ; 16.351 ; 16.351 ; 16.351 ;
; DPDT_SW[10] ; VGA_R[3]     ; 16.345 ; 16.345 ; 16.345 ; 16.345 ;
; DPDT_SW[10] ; VGA_R[4]     ; 16.345 ; 16.345 ; 16.345 ; 16.345 ;
; DPDT_SW[10] ; VGA_R[5]     ; 16.434 ; 16.434 ; 16.434 ; 16.434 ;
; DPDT_SW[10] ; VGA_R[6]     ; 16.414 ; 16.414 ; 16.414 ; 16.414 ;
; DPDT_SW[10] ; VGA_R[7]     ; 16.424 ; 16.424 ; 16.424 ; 16.424 ;
; DPDT_SW[10] ; VGA_R[8]     ; 15.576 ; 15.576 ; 15.576 ; 15.576 ;
; DPDT_SW[10] ; VGA_R[9]     ; 15.576 ; 15.576 ; 15.576 ; 15.576 ;
; DPDT_SW[11] ; LED_GREEN[0] ;        ; 12.377 ; 12.377 ;        ;
; DPDT_SW[11] ; VGA_B[0]     ;        ; 12.039 ; 12.039 ;        ;
; DPDT_SW[11] ; VGA_B[1]     ;        ; 12.039 ; 12.039 ;        ;
; DPDT_SW[11] ; VGA_B[2]     ;        ; 12.010 ; 12.010 ;        ;
; DPDT_SW[11] ; VGA_B[3]     ;        ; 12.000 ; 12.000 ;        ;
; DPDT_SW[11] ; VGA_B[4]     ;        ; 12.119 ; 12.119 ;        ;
; DPDT_SW[11] ; VGA_B[5]     ;        ; 12.109 ; 12.109 ;        ;
; DPDT_SW[11] ; VGA_B[6]     ;        ; 12.089 ; 12.089 ;        ;
; DPDT_SW[11] ; VGA_B[7]     ;        ; 12.089 ; 12.089 ;        ;
; DPDT_SW[11] ; VGA_B[8]     ;        ; 11.642 ; 11.642 ;        ;
; DPDT_SW[11] ; VGA_B[9]     ;        ; 11.642 ; 11.642 ;        ;
; DPDT_SW[11] ; VGA_G[0]     ;        ; 12.777 ; 12.777 ;        ;
; DPDT_SW[11] ; VGA_G[1]     ;        ; 12.777 ; 12.777 ;        ;
; DPDT_SW[11] ; VGA_G[2]     ;        ; 12.433 ; 12.433 ;        ;
; DPDT_SW[11] ; VGA_G[3]     ;        ; 12.433 ; 12.433 ;        ;
; DPDT_SW[11] ; VGA_G[4]     ;        ; 12.443 ; 12.443 ;        ;
; DPDT_SW[11] ; VGA_G[5]     ;        ; 12.443 ; 12.443 ;        ;
; DPDT_SW[11] ; VGA_G[6]     ;        ; 12.398 ; 12.398 ;        ;
; DPDT_SW[11] ; VGA_G[7]     ;        ; 12.418 ; 12.418 ;        ;
; DPDT_SW[11] ; VGA_G[8]     ;        ; 12.428 ; 12.428 ;        ;
; DPDT_SW[11] ; VGA_G[9]     ;        ; 12.428 ; 12.428 ;        ;
; DPDT_SW[11] ; VGA_R[0]     ;        ; 13.239 ; 13.239 ;        ;
; DPDT_SW[11] ; VGA_R[1]     ;        ; 13.219 ; 13.219 ;        ;
; DPDT_SW[11] ; VGA_R[2]     ;        ; 13.219 ; 13.219 ;        ;
; DPDT_SW[11] ; VGA_R[3]     ;        ; 13.213 ; 13.213 ;        ;
; DPDT_SW[11] ; VGA_R[4]     ;        ; 13.213 ; 13.213 ;        ;
; DPDT_SW[11] ; VGA_R[5]     ;        ; 13.302 ; 13.302 ;        ;
; DPDT_SW[11] ; VGA_R[6]     ;        ; 13.282 ; 13.282 ;        ;
; DPDT_SW[11] ; VGA_R[7]     ;        ; 13.292 ; 13.292 ;        ;
; DPDT_SW[11] ; VGA_R[8]     ;        ; 12.444 ; 12.444 ;        ;
; DPDT_SW[11] ; VGA_R[9]     ;        ; 12.444 ; 12.444 ;        ;
; DPDT_SW[12] ; LED_GREEN[0] ;        ; 12.727 ; 12.727 ;        ;
; DPDT_SW[12] ; VGA_B[0]     ;        ; 12.389 ; 12.389 ;        ;
; DPDT_SW[12] ; VGA_B[1]     ;        ; 12.389 ; 12.389 ;        ;
; DPDT_SW[12] ; VGA_B[2]     ;        ; 12.360 ; 12.360 ;        ;
; DPDT_SW[12] ; VGA_B[3]     ;        ; 12.350 ; 12.350 ;        ;
; DPDT_SW[12] ; VGA_B[4]     ;        ; 12.469 ; 12.469 ;        ;
; DPDT_SW[12] ; VGA_B[5]     ;        ; 12.459 ; 12.459 ;        ;
; DPDT_SW[12] ; VGA_B[6]     ;        ; 12.439 ; 12.439 ;        ;
; DPDT_SW[12] ; VGA_B[7]     ;        ; 12.439 ; 12.439 ;        ;
; DPDT_SW[12] ; VGA_B[8]     ;        ; 11.992 ; 11.992 ;        ;
; DPDT_SW[12] ; VGA_B[9]     ;        ; 11.992 ; 11.992 ;        ;
; DPDT_SW[12] ; VGA_G[0]     ;        ; 13.127 ; 13.127 ;        ;
; DPDT_SW[12] ; VGA_G[1]     ;        ; 13.127 ; 13.127 ;        ;
; DPDT_SW[12] ; VGA_G[2]     ;        ; 12.783 ; 12.783 ;        ;
; DPDT_SW[12] ; VGA_G[3]     ;        ; 12.783 ; 12.783 ;        ;
; DPDT_SW[12] ; VGA_G[4]     ;        ; 12.793 ; 12.793 ;        ;
; DPDT_SW[12] ; VGA_G[5]     ;        ; 12.793 ; 12.793 ;        ;
; DPDT_SW[12] ; VGA_G[6]     ;        ; 12.748 ; 12.748 ;        ;
; DPDT_SW[12] ; VGA_G[7]     ;        ; 12.768 ; 12.768 ;        ;
; DPDT_SW[12] ; VGA_G[8]     ;        ; 12.778 ; 12.778 ;        ;
; DPDT_SW[12] ; VGA_G[9]     ;        ; 12.778 ; 12.778 ;        ;
; DPDT_SW[12] ; VGA_R[0]     ;        ; 13.589 ; 13.589 ;        ;
; DPDT_SW[12] ; VGA_R[1]     ;        ; 13.569 ; 13.569 ;        ;
; DPDT_SW[12] ; VGA_R[2]     ;        ; 13.569 ; 13.569 ;        ;
; DPDT_SW[12] ; VGA_R[3]     ;        ; 13.563 ; 13.563 ;        ;
; DPDT_SW[12] ; VGA_R[4]     ;        ; 13.563 ; 13.563 ;        ;
; DPDT_SW[12] ; VGA_R[5]     ;        ; 13.652 ; 13.652 ;        ;
; DPDT_SW[12] ; VGA_R[6]     ;        ; 13.632 ; 13.632 ;        ;
; DPDT_SW[12] ; VGA_R[7]     ;        ; 13.642 ; 13.642 ;        ;
; DPDT_SW[12] ; VGA_R[8]     ;        ; 12.794 ; 12.794 ;        ;
; DPDT_SW[12] ; VGA_R[9]     ;        ; 12.794 ; 12.794 ;        ;
; DPDT_SW[13] ; LED_GREEN[0] ;        ; 17.320 ; 17.320 ;        ;
; DPDT_SW[13] ; VGA_B[0]     ;        ; 16.982 ; 16.982 ;        ;
; DPDT_SW[13] ; VGA_B[1]     ;        ; 16.982 ; 16.982 ;        ;
; DPDT_SW[13] ; VGA_B[2]     ;        ; 16.953 ; 16.953 ;        ;
; DPDT_SW[13] ; VGA_B[3]     ;        ; 16.943 ; 16.943 ;        ;
; DPDT_SW[13] ; VGA_B[4]     ;        ; 17.062 ; 17.062 ;        ;
; DPDT_SW[13] ; VGA_B[5]     ;        ; 17.052 ; 17.052 ;        ;
; DPDT_SW[13] ; VGA_B[6]     ;        ; 17.032 ; 17.032 ;        ;
; DPDT_SW[13] ; VGA_B[7]     ;        ; 17.032 ; 17.032 ;        ;
; DPDT_SW[13] ; VGA_B[8]     ;        ; 16.585 ; 16.585 ;        ;
; DPDT_SW[13] ; VGA_B[9]     ;        ; 16.585 ; 16.585 ;        ;
; DPDT_SW[13] ; VGA_G[0]     ;        ; 17.720 ; 17.720 ;        ;
; DPDT_SW[13] ; VGA_G[1]     ;        ; 17.720 ; 17.720 ;        ;
; DPDT_SW[13] ; VGA_G[2]     ;        ; 17.376 ; 17.376 ;        ;
; DPDT_SW[13] ; VGA_G[3]     ;        ; 17.376 ; 17.376 ;        ;
; DPDT_SW[13] ; VGA_G[4]     ;        ; 17.386 ; 17.386 ;        ;
; DPDT_SW[13] ; VGA_G[5]     ;        ; 17.386 ; 17.386 ;        ;
; DPDT_SW[13] ; VGA_G[6]     ;        ; 17.341 ; 17.341 ;        ;
; DPDT_SW[13] ; VGA_G[7]     ;        ; 17.361 ; 17.361 ;        ;
; DPDT_SW[13] ; VGA_G[8]     ;        ; 17.371 ; 17.371 ;        ;
; DPDT_SW[13] ; VGA_G[9]     ;        ; 17.371 ; 17.371 ;        ;
; DPDT_SW[13] ; VGA_R[0]     ;        ; 18.182 ; 18.182 ;        ;
; DPDT_SW[13] ; VGA_R[1]     ;        ; 18.162 ; 18.162 ;        ;
; DPDT_SW[13] ; VGA_R[2]     ;        ; 18.162 ; 18.162 ;        ;
; DPDT_SW[13] ; VGA_R[3]     ;        ; 18.156 ; 18.156 ;        ;
; DPDT_SW[13] ; VGA_R[4]     ;        ; 18.156 ; 18.156 ;        ;
; DPDT_SW[13] ; VGA_R[5]     ;        ; 18.245 ; 18.245 ;        ;
; DPDT_SW[13] ; VGA_R[6]     ;        ; 18.225 ; 18.225 ;        ;
; DPDT_SW[13] ; VGA_R[7]     ;        ; 18.235 ; 18.235 ;        ;
; DPDT_SW[13] ; VGA_R[8]     ;        ; 17.387 ; 17.387 ;        ;
; DPDT_SW[13] ; VGA_R[9]     ;        ; 17.387 ; 17.387 ;        ;
; DPDT_SW[14] ; LED_GREEN[0] ;        ; 17.146 ; 17.146 ;        ;
; DPDT_SW[14] ; VGA_B[0]     ;        ; 16.808 ; 16.808 ;        ;
; DPDT_SW[14] ; VGA_B[1]     ;        ; 16.808 ; 16.808 ;        ;
; DPDT_SW[14] ; VGA_B[2]     ;        ; 16.779 ; 16.779 ;        ;
; DPDT_SW[14] ; VGA_B[3]     ;        ; 16.769 ; 16.769 ;        ;
; DPDT_SW[14] ; VGA_B[4]     ;        ; 16.888 ; 16.888 ;        ;
; DPDT_SW[14] ; VGA_B[5]     ;        ; 16.878 ; 16.878 ;        ;
; DPDT_SW[14] ; VGA_B[6]     ;        ; 16.858 ; 16.858 ;        ;
; DPDT_SW[14] ; VGA_B[7]     ;        ; 16.858 ; 16.858 ;        ;
; DPDT_SW[14] ; VGA_B[8]     ;        ; 16.411 ; 16.411 ;        ;
; DPDT_SW[14] ; VGA_B[9]     ;        ; 16.411 ; 16.411 ;        ;
; DPDT_SW[14] ; VGA_G[0]     ;        ; 17.546 ; 17.546 ;        ;
; DPDT_SW[14] ; VGA_G[1]     ;        ; 17.546 ; 17.546 ;        ;
; DPDT_SW[14] ; VGA_G[2]     ;        ; 17.202 ; 17.202 ;        ;
; DPDT_SW[14] ; VGA_G[3]     ;        ; 17.202 ; 17.202 ;        ;
; DPDT_SW[14] ; VGA_G[4]     ;        ; 17.212 ; 17.212 ;        ;
; DPDT_SW[14] ; VGA_G[5]     ;        ; 17.212 ; 17.212 ;        ;
; DPDT_SW[14] ; VGA_G[6]     ;        ; 17.167 ; 17.167 ;        ;
; DPDT_SW[14] ; VGA_G[7]     ;        ; 17.187 ; 17.187 ;        ;
; DPDT_SW[14] ; VGA_G[8]     ;        ; 17.197 ; 17.197 ;        ;
; DPDT_SW[14] ; VGA_G[9]     ;        ; 17.197 ; 17.197 ;        ;
; DPDT_SW[14] ; VGA_R[0]     ;        ; 18.008 ; 18.008 ;        ;
; DPDT_SW[14] ; VGA_R[1]     ;        ; 17.988 ; 17.988 ;        ;
; DPDT_SW[14] ; VGA_R[2]     ;        ; 17.988 ; 17.988 ;        ;
; DPDT_SW[14] ; VGA_R[3]     ;        ; 17.982 ; 17.982 ;        ;
; DPDT_SW[14] ; VGA_R[4]     ;        ; 17.982 ; 17.982 ;        ;
; DPDT_SW[14] ; VGA_R[5]     ;        ; 18.071 ; 18.071 ;        ;
; DPDT_SW[14] ; VGA_R[6]     ;        ; 18.051 ; 18.051 ;        ;
; DPDT_SW[14] ; VGA_R[7]     ;        ; 18.061 ; 18.061 ;        ;
; DPDT_SW[14] ; VGA_R[8]     ;        ; 17.213 ; 17.213 ;        ;
; DPDT_SW[14] ; VGA_R[9]     ;        ; 17.213 ; 17.213 ;        ;
; DPDT_SW[15] ; LED_GREEN[0] ;        ; 17.062 ; 17.062 ;        ;
; DPDT_SW[15] ; VGA_B[0]     ;        ; 16.724 ; 16.724 ;        ;
; DPDT_SW[15] ; VGA_B[1]     ;        ; 16.724 ; 16.724 ;        ;
; DPDT_SW[15] ; VGA_B[2]     ;        ; 16.695 ; 16.695 ;        ;
; DPDT_SW[15] ; VGA_B[3]     ;        ; 16.685 ; 16.685 ;        ;
; DPDT_SW[15] ; VGA_B[4]     ;        ; 16.804 ; 16.804 ;        ;
; DPDT_SW[15] ; VGA_B[5]     ;        ; 16.794 ; 16.794 ;        ;
; DPDT_SW[15] ; VGA_B[6]     ;        ; 16.774 ; 16.774 ;        ;
; DPDT_SW[15] ; VGA_B[7]     ;        ; 16.774 ; 16.774 ;        ;
; DPDT_SW[15] ; VGA_B[8]     ;        ; 16.327 ; 16.327 ;        ;
; DPDT_SW[15] ; VGA_B[9]     ;        ; 16.327 ; 16.327 ;        ;
; DPDT_SW[15] ; VGA_G[0]     ;        ; 17.462 ; 17.462 ;        ;
; DPDT_SW[15] ; VGA_G[1]     ;        ; 17.462 ; 17.462 ;        ;
; DPDT_SW[15] ; VGA_G[2]     ;        ; 17.118 ; 17.118 ;        ;
; DPDT_SW[15] ; VGA_G[3]     ;        ; 17.118 ; 17.118 ;        ;
; DPDT_SW[15] ; VGA_G[4]     ;        ; 17.128 ; 17.128 ;        ;
; DPDT_SW[15] ; VGA_G[5]     ;        ; 17.128 ; 17.128 ;        ;
; DPDT_SW[15] ; VGA_G[6]     ;        ; 17.083 ; 17.083 ;        ;
; DPDT_SW[15] ; VGA_G[7]     ;        ; 17.103 ; 17.103 ;        ;
; DPDT_SW[15] ; VGA_G[8]     ;        ; 17.113 ; 17.113 ;        ;
; DPDT_SW[15] ; VGA_G[9]     ;        ; 17.113 ; 17.113 ;        ;
; DPDT_SW[15] ; VGA_R[0]     ;        ; 17.924 ; 17.924 ;        ;
; DPDT_SW[15] ; VGA_R[1]     ;        ; 17.904 ; 17.904 ;        ;
; DPDT_SW[15] ; VGA_R[2]     ;        ; 17.904 ; 17.904 ;        ;
; DPDT_SW[15] ; VGA_R[3]     ;        ; 17.898 ; 17.898 ;        ;
; DPDT_SW[15] ; VGA_R[4]     ;        ; 17.898 ; 17.898 ;        ;
; DPDT_SW[15] ; VGA_R[5]     ;        ; 17.987 ; 17.987 ;        ;
; DPDT_SW[15] ; VGA_R[6]     ;        ; 17.967 ; 17.967 ;        ;
; DPDT_SW[15] ; VGA_R[7]     ;        ; 17.977 ; 17.977 ;        ;
; DPDT_SW[15] ; VGA_R[8]     ;        ; 17.129 ; 17.129 ;        ;
; DPDT_SW[15] ; VGA_R[9]     ;        ; 17.129 ; 17.129 ;        ;
; DPDT_SW[16] ; LED_GREEN[0] ;        ; 17.285 ; 17.285 ;        ;
; DPDT_SW[16] ; VGA_B[0]     ;        ; 16.947 ; 16.947 ;        ;
; DPDT_SW[16] ; VGA_B[1]     ;        ; 16.947 ; 16.947 ;        ;
; DPDT_SW[16] ; VGA_B[2]     ;        ; 16.918 ; 16.918 ;        ;
; DPDT_SW[16] ; VGA_B[3]     ;        ; 16.908 ; 16.908 ;        ;
; DPDT_SW[16] ; VGA_B[4]     ;        ; 17.027 ; 17.027 ;        ;
; DPDT_SW[16] ; VGA_B[5]     ;        ; 17.017 ; 17.017 ;        ;
; DPDT_SW[16] ; VGA_B[6]     ;        ; 16.997 ; 16.997 ;        ;
; DPDT_SW[16] ; VGA_B[7]     ;        ; 16.997 ; 16.997 ;        ;
; DPDT_SW[16] ; VGA_B[8]     ;        ; 16.550 ; 16.550 ;        ;
; DPDT_SW[16] ; VGA_B[9]     ;        ; 16.550 ; 16.550 ;        ;
; DPDT_SW[16] ; VGA_G[0]     ;        ; 17.685 ; 17.685 ;        ;
; DPDT_SW[16] ; VGA_G[1]     ;        ; 17.685 ; 17.685 ;        ;
; DPDT_SW[16] ; VGA_G[2]     ;        ; 17.341 ; 17.341 ;        ;
; DPDT_SW[16] ; VGA_G[3]     ;        ; 17.341 ; 17.341 ;        ;
; DPDT_SW[16] ; VGA_G[4]     ;        ; 17.351 ; 17.351 ;        ;
; DPDT_SW[16] ; VGA_G[5]     ;        ; 17.351 ; 17.351 ;        ;
; DPDT_SW[16] ; VGA_G[6]     ;        ; 17.306 ; 17.306 ;        ;
; DPDT_SW[16] ; VGA_G[7]     ;        ; 17.326 ; 17.326 ;        ;
; DPDT_SW[16] ; VGA_G[8]     ;        ; 17.336 ; 17.336 ;        ;
; DPDT_SW[16] ; VGA_G[9]     ;        ; 17.336 ; 17.336 ;        ;
; DPDT_SW[16] ; VGA_R[0]     ;        ; 18.147 ; 18.147 ;        ;
; DPDT_SW[16] ; VGA_R[1]     ;        ; 18.127 ; 18.127 ;        ;
; DPDT_SW[16] ; VGA_R[2]     ;        ; 18.127 ; 18.127 ;        ;
; DPDT_SW[16] ; VGA_R[3]     ;        ; 18.121 ; 18.121 ;        ;
; DPDT_SW[16] ; VGA_R[4]     ;        ; 18.121 ; 18.121 ;        ;
; DPDT_SW[16] ; VGA_R[5]     ;        ; 18.210 ; 18.210 ;        ;
; DPDT_SW[16] ; VGA_R[6]     ;        ; 18.190 ; 18.190 ;        ;
; DPDT_SW[16] ; VGA_R[7]     ;        ; 18.200 ; 18.200 ;        ;
; DPDT_SW[16] ; VGA_R[8]     ;        ; 17.352 ; 17.352 ;        ;
; DPDT_SW[16] ; VGA_R[9]     ;        ; 17.352 ; 17.352 ;        ;
; DPDT_SW[17] ; LED_GREEN[0] ;        ; 16.715 ; 16.715 ;        ;
; DPDT_SW[17] ; VGA_B[0]     ;        ; 16.377 ; 16.377 ;        ;
; DPDT_SW[17] ; VGA_B[1]     ;        ; 16.377 ; 16.377 ;        ;
; DPDT_SW[17] ; VGA_B[2]     ;        ; 16.348 ; 16.348 ;        ;
; DPDT_SW[17] ; VGA_B[3]     ;        ; 16.338 ; 16.338 ;        ;
; DPDT_SW[17] ; VGA_B[4]     ;        ; 16.457 ; 16.457 ;        ;
; DPDT_SW[17] ; VGA_B[5]     ;        ; 16.447 ; 16.447 ;        ;
; DPDT_SW[17] ; VGA_B[6]     ;        ; 16.427 ; 16.427 ;        ;
; DPDT_SW[17] ; VGA_B[7]     ;        ; 16.427 ; 16.427 ;        ;
; DPDT_SW[17] ; VGA_B[8]     ;        ; 15.980 ; 15.980 ;        ;
; DPDT_SW[17] ; VGA_B[9]     ;        ; 15.980 ; 15.980 ;        ;
; DPDT_SW[17] ; VGA_G[0]     ;        ; 17.115 ; 17.115 ;        ;
; DPDT_SW[17] ; VGA_G[1]     ;        ; 17.115 ; 17.115 ;        ;
; DPDT_SW[17] ; VGA_G[2]     ;        ; 16.771 ; 16.771 ;        ;
; DPDT_SW[17] ; VGA_G[3]     ;        ; 16.771 ; 16.771 ;        ;
; DPDT_SW[17] ; VGA_G[4]     ;        ; 16.781 ; 16.781 ;        ;
; DPDT_SW[17] ; VGA_G[5]     ;        ; 16.781 ; 16.781 ;        ;
; DPDT_SW[17] ; VGA_G[6]     ;        ; 16.736 ; 16.736 ;        ;
; DPDT_SW[17] ; VGA_G[7]     ;        ; 16.756 ; 16.756 ;        ;
; DPDT_SW[17] ; VGA_G[8]     ;        ; 16.766 ; 16.766 ;        ;
; DPDT_SW[17] ; VGA_G[9]     ;        ; 16.766 ; 16.766 ;        ;
; DPDT_SW[17] ; VGA_R[0]     ;        ; 17.577 ; 17.577 ;        ;
; DPDT_SW[17] ; VGA_R[1]     ;        ; 17.557 ; 17.557 ;        ;
; DPDT_SW[17] ; VGA_R[2]     ;        ; 17.557 ; 17.557 ;        ;
; DPDT_SW[17] ; VGA_R[3]     ;        ; 17.551 ; 17.551 ;        ;
; DPDT_SW[17] ; VGA_R[4]     ;        ; 17.551 ; 17.551 ;        ;
; DPDT_SW[17] ; VGA_R[5]     ;        ; 17.640 ; 17.640 ;        ;
; DPDT_SW[17] ; VGA_R[6]     ;        ; 17.620 ; 17.620 ;        ;
; DPDT_SW[17] ; VGA_R[7]     ;        ; 17.630 ; 17.630 ;        ;
; DPDT_SW[17] ; VGA_R[8]     ;        ; 16.782 ; 16.782 ;        ;
; DPDT_SW[17] ; VGA_R[9]     ;        ; 16.782 ; 16.782 ;        ;
+-------------+--------------+--------+--------+--------+--------+


+------------------------------------------------------------+
; Minimum Progagation Delay                                  ;
+-------------+--------------+-------+-------+-------+-------+
; Input Port  ; Output Port  ; RR    ; RF    ; FR    ; FF    ;
+-------------+--------------+-------+-------+-------+-------+
; DPDT_SW[0]  ; GPIO_0[26]   ;       ; 2.467 ; 2.467 ;       ;
; DPDT_SW[0]  ; GPIO_0[30]   ;       ; 2.449 ; 2.449 ;       ;
; DPDT_SW[0]  ; GPIO_0[34]   ; 2.300 ;       ;       ; 2.300 ;
; DPDT_SW[1]  ; GPIO_0[32]   ; 2.318 ;       ;       ; 2.318 ;
; DPDT_SW[2]  ; VGA_B[0]     ; 4.858 ; 4.858 ; 4.858 ; 4.858 ;
; DPDT_SW[2]  ; VGA_B[1]     ; 4.858 ; 4.858 ; 4.858 ; 4.858 ;
; DPDT_SW[2]  ; VGA_B[2]     ; 4.833 ; 4.833 ; 4.833 ; 4.833 ;
; DPDT_SW[2]  ; VGA_B[3]     ; 4.823 ; 4.823 ; 4.823 ; 4.823 ;
; DPDT_SW[2]  ; VGA_B[4]     ; 4.921 ; 4.921 ; 4.921 ; 4.921 ;
; DPDT_SW[2]  ; VGA_B[5]     ; 4.911 ; 4.911 ; 4.911 ; 4.911 ;
; DPDT_SW[2]  ; VGA_B[6]     ; 4.891 ; 4.891 ; 4.891 ; 4.891 ;
; DPDT_SW[2]  ; VGA_B[7]     ; 4.891 ; 4.891 ; 4.891 ; 4.891 ;
; DPDT_SW[2]  ; VGA_B[8]     ; 4.734 ; 4.734 ; 4.734 ; 4.734 ;
; DPDT_SW[2]  ; VGA_B[9]     ; 4.734 ; 4.734 ; 4.734 ; 4.734 ;
; DPDT_SW[2]  ; VGA_G[0]     ; 5.094 ; 5.094 ; 5.094 ; 5.094 ;
; DPDT_SW[2]  ; VGA_G[1]     ; 5.094 ; 5.094 ; 5.094 ; 5.094 ;
; DPDT_SW[2]  ; VGA_G[2]     ; 4.992 ; 4.992 ; 4.992 ; 4.992 ;
; DPDT_SW[2]  ; VGA_G[3]     ; 4.992 ; 4.992 ; 4.992 ; 4.992 ;
; DPDT_SW[2]  ; VGA_G[4]     ; 5.002 ; 5.002 ; 5.002 ; 5.002 ;
; DPDT_SW[2]  ; VGA_G[5]     ; 5.002 ; 5.002 ; 5.002 ; 5.002 ;
; DPDT_SW[2]  ; VGA_G[6]     ; 4.957 ; 4.957 ; 4.957 ; 4.957 ;
; DPDT_SW[2]  ; VGA_G[7]     ; 4.977 ; 4.977 ; 4.977 ; 4.977 ;
; DPDT_SW[2]  ; VGA_G[8]     ; 4.987 ; 4.987 ; 4.987 ; 4.987 ;
; DPDT_SW[2]  ; VGA_G[9]     ; 4.987 ; 4.987 ; 4.987 ; 4.987 ;
; DPDT_SW[2]  ; VGA_R[0]     ; 5.388 ; 5.388 ; 5.388 ; 5.388 ;
; DPDT_SW[2]  ; VGA_R[1]     ; 5.368 ; 5.368 ; 5.368 ; 5.368 ;
; DPDT_SW[2]  ; VGA_R[2]     ; 5.368 ; 5.368 ; 5.368 ; 5.368 ;
; DPDT_SW[2]  ; VGA_R[3]     ; 5.367 ; 5.367 ; 5.367 ; 5.367 ;
; DPDT_SW[2]  ; VGA_R[4]     ; 5.367 ; 5.367 ; 5.367 ; 5.367 ;
; DPDT_SW[2]  ; VGA_R[5]     ; 5.422 ; 5.422 ; 5.422 ; 5.422 ;
; DPDT_SW[2]  ; VGA_R[6]     ; 5.402 ; 5.402 ; 5.402 ; 5.402 ;
; DPDT_SW[2]  ; VGA_R[7]     ; 5.412 ; 5.412 ; 5.412 ; 5.412 ;
; DPDT_SW[2]  ; VGA_R[8]     ; 5.122 ; 5.122 ; 5.122 ; 5.122 ;
; DPDT_SW[2]  ; VGA_R[9]     ; 5.122 ; 5.122 ; 5.122 ; 5.122 ;
; DPDT_SW[3]  ; VGA_B[0]     ; 4.878 ; 4.878 ; 4.878 ; 4.878 ;
; DPDT_SW[3]  ; VGA_B[1]     ; 4.878 ; 4.878 ; 4.878 ; 4.878 ;
; DPDT_SW[3]  ; VGA_B[2]     ; 4.853 ; 4.853 ; 4.853 ; 4.853 ;
; DPDT_SW[3]  ; VGA_B[3]     ; 4.843 ; 4.843 ; 4.843 ; 4.843 ;
; DPDT_SW[3]  ; VGA_B[4]     ; 4.941 ; 4.941 ; 4.941 ; 4.941 ;
; DPDT_SW[3]  ; VGA_B[5]     ; 4.931 ; 4.931 ; 4.931 ; 4.931 ;
; DPDT_SW[3]  ; VGA_B[6]     ; 4.911 ; 4.911 ; 4.911 ; 4.911 ;
; DPDT_SW[3]  ; VGA_B[7]     ; 4.911 ; 4.911 ; 4.911 ; 4.911 ;
; DPDT_SW[3]  ; VGA_B[8]     ; 4.754 ; 4.754 ; 4.754 ; 4.754 ;
; DPDT_SW[3]  ; VGA_B[9]     ; 4.754 ; 4.754 ; 4.754 ; 4.754 ;
; DPDT_SW[3]  ; VGA_G[0]     ; 5.114 ; 5.114 ; 5.114 ; 5.114 ;
; DPDT_SW[3]  ; VGA_G[1]     ; 5.114 ; 5.114 ; 5.114 ; 5.114 ;
; DPDT_SW[3]  ; VGA_G[2]     ; 5.012 ; 5.012 ; 5.012 ; 5.012 ;
; DPDT_SW[3]  ; VGA_G[3]     ; 5.012 ; 5.012 ; 5.012 ; 5.012 ;
; DPDT_SW[3]  ; VGA_G[4]     ; 5.022 ; 5.022 ; 5.022 ; 5.022 ;
; DPDT_SW[3]  ; VGA_G[5]     ; 5.022 ; 5.022 ; 5.022 ; 5.022 ;
; DPDT_SW[3]  ; VGA_G[6]     ; 4.977 ; 4.977 ; 4.977 ; 4.977 ;
; DPDT_SW[3]  ; VGA_G[7]     ; 4.997 ; 4.997 ; 4.997 ; 4.997 ;
; DPDT_SW[3]  ; VGA_G[8]     ; 5.007 ; 5.007 ; 5.007 ; 5.007 ;
; DPDT_SW[3]  ; VGA_G[9]     ; 5.007 ; 5.007 ; 5.007 ; 5.007 ;
; DPDT_SW[3]  ; VGA_R[0]     ; 5.408 ; 5.408 ; 5.408 ; 5.408 ;
; DPDT_SW[3]  ; VGA_R[1]     ; 5.388 ; 5.388 ; 5.388 ; 5.388 ;
; DPDT_SW[3]  ; VGA_R[2]     ; 5.388 ; 5.388 ; 5.388 ; 5.388 ;
; DPDT_SW[3]  ; VGA_R[3]     ; 5.387 ; 5.387 ; 5.387 ; 5.387 ;
; DPDT_SW[3]  ; VGA_R[4]     ; 5.387 ; 5.387 ; 5.387 ; 5.387 ;
; DPDT_SW[3]  ; VGA_R[5]     ; 5.442 ; 5.442 ; 5.442 ; 5.442 ;
; DPDT_SW[3]  ; VGA_R[6]     ; 5.422 ; 5.422 ; 5.422 ; 5.422 ;
; DPDT_SW[3]  ; VGA_R[7]     ; 5.432 ; 5.432 ; 5.432 ; 5.432 ;
; DPDT_SW[3]  ; VGA_R[8]     ; 5.142 ; 5.142 ; 5.142 ; 5.142 ;
; DPDT_SW[3]  ; VGA_R[9]     ; 5.142 ; 5.142 ; 5.142 ; 5.142 ;
; DPDT_SW[4]  ; VGA_B[0]     ; 5.296 ; 5.296 ; 5.296 ; 5.296 ;
; DPDT_SW[4]  ; VGA_B[1]     ; 5.296 ; 5.296 ; 5.296 ; 5.296 ;
; DPDT_SW[4]  ; VGA_B[2]     ; 5.271 ; 5.271 ; 5.271 ; 5.271 ;
; DPDT_SW[4]  ; VGA_B[3]     ; 5.261 ; 5.261 ; 5.261 ; 5.261 ;
; DPDT_SW[4]  ; VGA_B[4]     ; 5.359 ; 5.359 ; 5.359 ; 5.359 ;
; DPDT_SW[4]  ; VGA_B[5]     ; 5.349 ; 5.349 ; 5.349 ; 5.349 ;
; DPDT_SW[4]  ; VGA_B[6]     ; 5.329 ; 5.329 ; 5.329 ; 5.329 ;
; DPDT_SW[4]  ; VGA_B[7]     ; 5.329 ; 5.329 ; 5.329 ; 5.329 ;
; DPDT_SW[4]  ; VGA_B[8]     ; 5.172 ; 5.172 ; 5.172 ; 5.172 ;
; DPDT_SW[4]  ; VGA_B[9]     ; 5.172 ; 5.172 ; 5.172 ; 5.172 ;
; DPDT_SW[4]  ; VGA_G[0]     ; 5.532 ; 5.532 ; 5.532 ; 5.532 ;
; DPDT_SW[4]  ; VGA_G[1]     ; 5.532 ; 5.532 ; 5.532 ; 5.532 ;
; DPDT_SW[4]  ; VGA_G[2]     ; 5.430 ; 5.430 ; 5.430 ; 5.430 ;
; DPDT_SW[4]  ; VGA_G[3]     ; 5.430 ; 5.430 ; 5.430 ; 5.430 ;
; DPDT_SW[4]  ; VGA_G[4]     ; 5.440 ; 5.440 ; 5.440 ; 5.440 ;
; DPDT_SW[4]  ; VGA_G[5]     ; 5.440 ; 5.440 ; 5.440 ; 5.440 ;
; DPDT_SW[4]  ; VGA_G[6]     ; 5.395 ; 5.395 ; 5.395 ; 5.395 ;
; DPDT_SW[4]  ; VGA_G[7]     ; 5.415 ; 5.415 ; 5.415 ; 5.415 ;
; DPDT_SW[4]  ; VGA_G[8]     ; 5.425 ; 5.425 ; 5.425 ; 5.425 ;
; DPDT_SW[4]  ; VGA_G[9]     ; 5.425 ; 5.425 ; 5.425 ; 5.425 ;
; DPDT_SW[4]  ; VGA_R[0]     ; 5.826 ; 5.826 ; 5.826 ; 5.826 ;
; DPDT_SW[4]  ; VGA_R[1]     ; 5.806 ; 5.806 ; 5.806 ; 5.806 ;
; DPDT_SW[4]  ; VGA_R[2]     ; 5.806 ; 5.806 ; 5.806 ; 5.806 ;
; DPDT_SW[4]  ; VGA_R[3]     ; 5.805 ; 5.805 ; 5.805 ; 5.805 ;
; DPDT_SW[4]  ; VGA_R[4]     ; 5.805 ; 5.805 ; 5.805 ; 5.805 ;
; DPDT_SW[4]  ; VGA_R[5]     ; 5.860 ; 5.860 ; 5.860 ; 5.860 ;
; DPDT_SW[4]  ; VGA_R[6]     ; 5.840 ; 5.840 ; 5.840 ; 5.840 ;
; DPDT_SW[4]  ; VGA_R[7]     ; 5.850 ; 5.850 ; 5.850 ; 5.850 ;
; DPDT_SW[4]  ; VGA_R[8]     ; 5.560 ; 5.560 ; 5.560 ; 5.560 ;
; DPDT_SW[4]  ; VGA_R[9]     ; 5.560 ; 5.560 ; 5.560 ; 5.560 ;
; DPDT_SW[5]  ; VGA_B[0]     ; 4.979 ; 4.979 ; 4.979 ; 4.979 ;
; DPDT_SW[5]  ; VGA_B[1]     ; 4.979 ; 4.979 ; 4.979 ; 4.979 ;
; DPDT_SW[5]  ; VGA_B[2]     ; 4.954 ; 4.954 ; 4.954 ; 4.954 ;
; DPDT_SW[5]  ; VGA_B[3]     ; 4.944 ; 4.944 ; 4.944 ; 4.944 ;
; DPDT_SW[5]  ; VGA_B[4]     ; 5.042 ; 5.042 ; 5.042 ; 5.042 ;
; DPDT_SW[5]  ; VGA_B[5]     ; 5.032 ; 5.032 ; 5.032 ; 5.032 ;
; DPDT_SW[5]  ; VGA_B[6]     ; 5.012 ; 5.012 ; 5.012 ; 5.012 ;
; DPDT_SW[5]  ; VGA_B[7]     ; 5.012 ; 5.012 ; 5.012 ; 5.012 ;
; DPDT_SW[5]  ; VGA_B[8]     ; 4.855 ; 4.855 ; 4.855 ; 4.855 ;
; DPDT_SW[5]  ; VGA_B[9]     ; 4.855 ; 4.855 ; 4.855 ; 4.855 ;
; DPDT_SW[5]  ; VGA_G[0]     ; 5.215 ; 5.215 ; 5.215 ; 5.215 ;
; DPDT_SW[5]  ; VGA_G[1]     ; 5.215 ; 5.215 ; 5.215 ; 5.215 ;
; DPDT_SW[5]  ; VGA_G[2]     ; 5.113 ; 5.113 ; 5.113 ; 5.113 ;
; DPDT_SW[5]  ; VGA_G[3]     ; 5.113 ; 5.113 ; 5.113 ; 5.113 ;
; DPDT_SW[5]  ; VGA_G[4]     ; 5.123 ; 5.123 ; 5.123 ; 5.123 ;
; DPDT_SW[5]  ; VGA_G[5]     ; 5.123 ; 5.123 ; 5.123 ; 5.123 ;
; DPDT_SW[5]  ; VGA_G[6]     ; 5.078 ; 5.078 ; 5.078 ; 5.078 ;
; DPDT_SW[5]  ; VGA_G[7]     ; 5.098 ; 5.098 ; 5.098 ; 5.098 ;
; DPDT_SW[5]  ; VGA_G[8]     ; 5.108 ; 5.108 ; 5.108 ; 5.108 ;
; DPDT_SW[5]  ; VGA_G[9]     ; 5.108 ; 5.108 ; 5.108 ; 5.108 ;
; DPDT_SW[5]  ; VGA_R[0]     ; 5.509 ; 5.509 ; 5.509 ; 5.509 ;
; DPDT_SW[5]  ; VGA_R[1]     ; 5.489 ; 5.489 ; 5.489 ; 5.489 ;
; DPDT_SW[5]  ; VGA_R[2]     ; 5.489 ; 5.489 ; 5.489 ; 5.489 ;
; DPDT_SW[5]  ; VGA_R[3]     ; 5.488 ; 5.488 ; 5.488 ; 5.488 ;
; DPDT_SW[5]  ; VGA_R[4]     ; 5.488 ; 5.488 ; 5.488 ; 5.488 ;
; DPDT_SW[5]  ; VGA_R[5]     ; 5.543 ; 5.543 ; 5.543 ; 5.543 ;
; DPDT_SW[5]  ; VGA_R[6]     ; 5.523 ; 5.523 ; 5.523 ; 5.523 ;
; DPDT_SW[5]  ; VGA_R[7]     ; 5.533 ; 5.533 ; 5.533 ; 5.533 ;
; DPDT_SW[5]  ; VGA_R[8]     ; 5.243 ; 5.243 ; 5.243 ; 5.243 ;
; DPDT_SW[5]  ; VGA_R[9]     ; 5.243 ; 5.243 ; 5.243 ; 5.243 ;
; DPDT_SW[6]  ; VGA_B[0]     ; 5.271 ; 5.271 ; 5.271 ; 5.271 ;
; DPDT_SW[6]  ; VGA_B[1]     ; 5.271 ; 5.271 ; 5.271 ; 5.271 ;
; DPDT_SW[6]  ; VGA_B[2]     ; 5.246 ; 5.246 ; 5.246 ; 5.246 ;
; DPDT_SW[6]  ; VGA_B[3]     ; 5.236 ; 5.236 ; 5.236 ; 5.236 ;
; DPDT_SW[6]  ; VGA_B[4]     ; 5.334 ; 5.334 ; 5.334 ; 5.334 ;
; DPDT_SW[6]  ; VGA_B[5]     ; 5.324 ; 5.324 ; 5.324 ; 5.324 ;
; DPDT_SW[6]  ; VGA_B[6]     ; 5.304 ; 5.304 ; 5.304 ; 5.304 ;
; DPDT_SW[6]  ; VGA_B[7]     ; 5.304 ; 5.304 ; 5.304 ; 5.304 ;
; DPDT_SW[6]  ; VGA_B[8]     ; 5.147 ; 5.147 ; 5.147 ; 5.147 ;
; DPDT_SW[6]  ; VGA_B[9]     ; 5.147 ; 5.147 ; 5.147 ; 5.147 ;
; DPDT_SW[6]  ; VGA_G[0]     ; 5.507 ; 5.507 ; 5.507 ; 5.507 ;
; DPDT_SW[6]  ; VGA_G[1]     ; 5.507 ; 5.507 ; 5.507 ; 5.507 ;
; DPDT_SW[6]  ; VGA_G[2]     ; 5.405 ; 5.405 ; 5.405 ; 5.405 ;
; DPDT_SW[6]  ; VGA_G[3]     ; 5.405 ; 5.405 ; 5.405 ; 5.405 ;
; DPDT_SW[6]  ; VGA_G[4]     ; 5.415 ; 5.415 ; 5.415 ; 5.415 ;
; DPDT_SW[6]  ; VGA_G[5]     ; 5.415 ; 5.415 ; 5.415 ; 5.415 ;
; DPDT_SW[6]  ; VGA_G[6]     ; 5.370 ; 5.370 ; 5.370 ; 5.370 ;
; DPDT_SW[6]  ; VGA_G[7]     ; 5.390 ; 5.390 ; 5.390 ; 5.390 ;
; DPDT_SW[6]  ; VGA_G[8]     ; 5.400 ; 5.400 ; 5.400 ; 5.400 ;
; DPDT_SW[6]  ; VGA_G[9]     ; 5.400 ; 5.400 ; 5.400 ; 5.400 ;
; DPDT_SW[6]  ; VGA_R[0]     ; 5.801 ; 5.801 ; 5.801 ; 5.801 ;
; DPDT_SW[6]  ; VGA_R[1]     ; 5.781 ; 5.781 ; 5.781 ; 5.781 ;
; DPDT_SW[6]  ; VGA_R[2]     ; 5.781 ; 5.781 ; 5.781 ; 5.781 ;
; DPDT_SW[6]  ; VGA_R[3]     ; 5.780 ; 5.780 ; 5.780 ; 5.780 ;
; DPDT_SW[6]  ; VGA_R[4]     ; 5.780 ; 5.780 ; 5.780 ; 5.780 ;
; DPDT_SW[6]  ; VGA_R[5]     ; 5.835 ; 5.835 ; 5.835 ; 5.835 ;
; DPDT_SW[6]  ; VGA_R[6]     ; 5.815 ; 5.815 ; 5.815 ; 5.815 ;
; DPDT_SW[6]  ; VGA_R[7]     ; 5.825 ; 5.825 ; 5.825 ; 5.825 ;
; DPDT_SW[6]  ; VGA_R[8]     ; 5.535 ; 5.535 ; 5.535 ; 5.535 ;
; DPDT_SW[6]  ; VGA_R[9]     ; 5.535 ; 5.535 ; 5.535 ; 5.535 ;
; DPDT_SW[7]  ; VGA_B[0]     ; 5.567 ; 5.567 ; 5.567 ; 5.567 ;
; DPDT_SW[7]  ; VGA_B[1]     ; 5.567 ; 5.567 ; 5.567 ; 5.567 ;
; DPDT_SW[7]  ; VGA_B[2]     ; 5.542 ; 5.542 ; 5.542 ; 5.542 ;
; DPDT_SW[7]  ; VGA_B[3]     ; 5.532 ; 5.532 ; 5.532 ; 5.532 ;
; DPDT_SW[7]  ; VGA_B[4]     ; 5.630 ; 5.630 ; 5.630 ; 5.630 ;
; DPDT_SW[7]  ; VGA_B[5]     ; 5.620 ; 5.620 ; 5.620 ; 5.620 ;
; DPDT_SW[7]  ; VGA_B[6]     ; 5.600 ; 5.600 ; 5.600 ; 5.600 ;
; DPDT_SW[7]  ; VGA_B[7]     ; 5.600 ; 5.600 ; 5.600 ; 5.600 ;
; DPDT_SW[7]  ; VGA_B[8]     ; 5.443 ; 5.443 ; 5.443 ; 5.443 ;
; DPDT_SW[7]  ; VGA_B[9]     ; 5.443 ; 5.443 ; 5.443 ; 5.443 ;
; DPDT_SW[7]  ; VGA_G[0]     ; 5.803 ; 5.803 ; 5.803 ; 5.803 ;
; DPDT_SW[7]  ; VGA_G[1]     ; 5.803 ; 5.803 ; 5.803 ; 5.803 ;
; DPDT_SW[7]  ; VGA_G[2]     ; 5.701 ; 5.701 ; 5.701 ; 5.701 ;
; DPDT_SW[7]  ; VGA_G[3]     ; 5.701 ; 5.701 ; 5.701 ; 5.701 ;
; DPDT_SW[7]  ; VGA_G[4]     ; 5.711 ; 5.711 ; 5.711 ; 5.711 ;
; DPDT_SW[7]  ; VGA_G[5]     ; 5.711 ; 5.711 ; 5.711 ; 5.711 ;
; DPDT_SW[7]  ; VGA_G[6]     ; 5.666 ; 5.666 ; 5.666 ; 5.666 ;
; DPDT_SW[7]  ; VGA_G[7]     ; 5.686 ; 5.686 ; 5.686 ; 5.686 ;
; DPDT_SW[7]  ; VGA_G[8]     ; 5.696 ; 5.696 ; 5.696 ; 5.696 ;
; DPDT_SW[7]  ; VGA_G[9]     ; 5.696 ; 5.696 ; 5.696 ; 5.696 ;
; DPDT_SW[7]  ; VGA_R[0]     ; 6.097 ; 6.097 ; 6.097 ; 6.097 ;
; DPDT_SW[7]  ; VGA_R[1]     ; 6.077 ; 6.077 ; 6.077 ; 6.077 ;
; DPDT_SW[7]  ; VGA_R[2]     ; 6.077 ; 6.077 ; 6.077 ; 6.077 ;
; DPDT_SW[7]  ; VGA_R[3]     ; 6.076 ; 6.076 ; 6.076 ; 6.076 ;
; DPDT_SW[7]  ; VGA_R[4]     ; 6.076 ; 6.076 ; 6.076 ; 6.076 ;
; DPDT_SW[7]  ; VGA_R[5]     ; 6.131 ; 6.131 ; 6.131 ; 6.131 ;
; DPDT_SW[7]  ; VGA_R[6]     ; 6.111 ; 6.111 ; 6.111 ; 6.111 ;
; DPDT_SW[7]  ; VGA_R[7]     ; 6.121 ; 6.121 ; 6.121 ; 6.121 ;
; DPDT_SW[7]  ; VGA_R[8]     ; 5.831 ; 5.831 ; 5.831 ; 5.831 ;
; DPDT_SW[7]  ; VGA_R[9]     ; 5.831 ; 5.831 ; 5.831 ; 5.831 ;
; DPDT_SW[8]  ; VGA_B[0]     ; 4.996 ; 4.996 ; 4.996 ; 4.996 ;
; DPDT_SW[8]  ; VGA_B[1]     ; 4.996 ; 4.996 ; 4.996 ; 4.996 ;
; DPDT_SW[8]  ; VGA_B[2]     ; 4.971 ; 4.971 ; 4.971 ; 4.971 ;
; DPDT_SW[8]  ; VGA_B[3]     ; 4.961 ; 4.961 ; 4.961 ; 4.961 ;
; DPDT_SW[8]  ; VGA_B[4]     ; 5.059 ; 5.059 ; 5.059 ; 5.059 ;
; DPDT_SW[8]  ; VGA_B[5]     ; 5.049 ; 5.049 ; 5.049 ; 5.049 ;
; DPDT_SW[8]  ; VGA_B[6]     ; 5.029 ; 5.029 ; 5.029 ; 5.029 ;
; DPDT_SW[8]  ; VGA_B[7]     ; 5.029 ; 5.029 ; 5.029 ; 5.029 ;
; DPDT_SW[8]  ; VGA_B[8]     ; 4.872 ; 4.872 ; 4.872 ; 4.872 ;
; DPDT_SW[8]  ; VGA_B[9]     ; 4.872 ; 4.872 ; 4.872 ; 4.872 ;
; DPDT_SW[8]  ; VGA_G[0]     ; 5.232 ; 5.232 ; 5.232 ; 5.232 ;
; DPDT_SW[8]  ; VGA_G[1]     ; 5.232 ; 5.232 ; 5.232 ; 5.232 ;
; DPDT_SW[8]  ; VGA_G[2]     ; 5.130 ; 5.130 ; 5.130 ; 5.130 ;
; DPDT_SW[8]  ; VGA_G[3]     ; 5.130 ; 5.130 ; 5.130 ; 5.130 ;
; DPDT_SW[8]  ; VGA_G[4]     ; 5.140 ; 5.140 ; 5.140 ; 5.140 ;
; DPDT_SW[8]  ; VGA_G[5]     ; 5.140 ; 5.140 ; 5.140 ; 5.140 ;
; DPDT_SW[8]  ; VGA_G[6]     ; 5.095 ; 5.095 ; 5.095 ; 5.095 ;
; DPDT_SW[8]  ; VGA_G[7]     ; 5.115 ; 5.115 ; 5.115 ; 5.115 ;
; DPDT_SW[8]  ; VGA_G[8]     ; 5.125 ; 5.125 ; 5.125 ; 5.125 ;
; DPDT_SW[8]  ; VGA_G[9]     ; 5.125 ; 5.125 ; 5.125 ; 5.125 ;
; DPDT_SW[8]  ; VGA_R[0]     ; 5.526 ; 5.526 ; 5.526 ; 5.526 ;
; DPDT_SW[8]  ; VGA_R[1]     ; 5.506 ; 5.506 ; 5.506 ; 5.506 ;
; DPDT_SW[8]  ; VGA_R[2]     ; 5.506 ; 5.506 ; 5.506 ; 5.506 ;
; DPDT_SW[8]  ; VGA_R[3]     ; 5.505 ; 5.505 ; 5.505 ; 5.505 ;
; DPDT_SW[8]  ; VGA_R[4]     ; 5.505 ; 5.505 ; 5.505 ; 5.505 ;
; DPDT_SW[8]  ; VGA_R[5]     ; 5.560 ; 5.560 ; 5.560 ; 5.560 ;
; DPDT_SW[8]  ; VGA_R[6]     ; 5.540 ; 5.540 ; 5.540 ; 5.540 ;
; DPDT_SW[8]  ; VGA_R[7]     ; 5.550 ; 5.550 ; 5.550 ; 5.550 ;
; DPDT_SW[8]  ; VGA_R[8]     ; 5.260 ; 5.260 ; 5.260 ; 5.260 ;
; DPDT_SW[8]  ; VGA_R[9]     ; 5.260 ; 5.260 ; 5.260 ; 5.260 ;
; DPDT_SW[9]  ; VGA_B[0]     ; 5.300 ; 5.300 ; 5.300 ; 5.300 ;
; DPDT_SW[9]  ; VGA_B[1]     ; 5.300 ; 5.300 ; 5.300 ; 5.300 ;
; DPDT_SW[9]  ; VGA_B[2]     ; 5.275 ; 5.275 ; 5.275 ; 5.275 ;
; DPDT_SW[9]  ; VGA_B[3]     ; 5.265 ; 5.265 ; 5.265 ; 5.265 ;
; DPDT_SW[9]  ; VGA_B[4]     ; 5.363 ; 5.363 ; 5.363 ; 5.363 ;
; DPDT_SW[9]  ; VGA_B[5]     ; 5.353 ; 5.353 ; 5.353 ; 5.353 ;
; DPDT_SW[9]  ; VGA_B[6]     ; 5.333 ; 5.333 ; 5.333 ; 5.333 ;
; DPDT_SW[9]  ; VGA_B[7]     ; 5.333 ; 5.333 ; 5.333 ; 5.333 ;
; DPDT_SW[9]  ; VGA_B[8]     ; 5.176 ; 5.176 ; 5.176 ; 5.176 ;
; DPDT_SW[9]  ; VGA_B[9]     ; 5.176 ; 5.176 ; 5.176 ; 5.176 ;
; DPDT_SW[9]  ; VGA_G[0]     ; 5.536 ; 5.536 ; 5.536 ; 5.536 ;
; DPDT_SW[9]  ; VGA_G[1]     ; 5.536 ; 5.536 ; 5.536 ; 5.536 ;
; DPDT_SW[9]  ; VGA_G[2]     ; 5.434 ; 5.434 ; 5.434 ; 5.434 ;
; DPDT_SW[9]  ; VGA_G[3]     ; 5.434 ; 5.434 ; 5.434 ; 5.434 ;
; DPDT_SW[9]  ; VGA_G[4]     ; 5.444 ; 5.444 ; 5.444 ; 5.444 ;
; DPDT_SW[9]  ; VGA_G[5]     ; 5.444 ; 5.444 ; 5.444 ; 5.444 ;
; DPDT_SW[9]  ; VGA_G[6]     ; 5.399 ; 5.399 ; 5.399 ; 5.399 ;
; DPDT_SW[9]  ; VGA_G[7]     ; 5.419 ; 5.419 ; 5.419 ; 5.419 ;
; DPDT_SW[9]  ; VGA_G[8]     ; 5.429 ; 5.429 ; 5.429 ; 5.429 ;
; DPDT_SW[9]  ; VGA_G[9]     ; 5.429 ; 5.429 ; 5.429 ; 5.429 ;
; DPDT_SW[9]  ; VGA_R[0]     ; 5.830 ; 5.830 ; 5.830 ; 5.830 ;
; DPDT_SW[9]  ; VGA_R[1]     ; 5.810 ; 5.810 ; 5.810 ; 5.810 ;
; DPDT_SW[9]  ; VGA_R[2]     ; 5.810 ; 5.810 ; 5.810 ; 5.810 ;
; DPDT_SW[9]  ; VGA_R[3]     ; 5.809 ; 5.809 ; 5.809 ; 5.809 ;
; DPDT_SW[9]  ; VGA_R[4]     ; 5.809 ; 5.809 ; 5.809 ; 5.809 ;
; DPDT_SW[9]  ; VGA_R[5]     ; 5.864 ; 5.864 ; 5.864 ; 5.864 ;
; DPDT_SW[9]  ; VGA_R[6]     ; 5.844 ; 5.844 ; 5.844 ; 5.844 ;
; DPDT_SW[9]  ; VGA_R[7]     ; 5.854 ; 5.854 ; 5.854 ; 5.854 ;
; DPDT_SW[9]  ; VGA_R[8]     ; 5.564 ; 5.564 ; 5.564 ; 5.564 ;
; DPDT_SW[9]  ; VGA_R[9]     ; 5.564 ; 5.564 ; 5.564 ; 5.564 ;
; DPDT_SW[10] ; VGA_B[0]     ; 5.261 ; 5.261 ; 5.261 ; 5.261 ;
; DPDT_SW[10] ; VGA_B[1]     ; 5.261 ; 5.261 ; 5.261 ; 5.261 ;
; DPDT_SW[10] ; VGA_B[2]     ; 5.236 ; 5.236 ; 5.236 ; 5.236 ;
; DPDT_SW[10] ; VGA_B[3]     ; 5.226 ; 5.226 ; 5.226 ; 5.226 ;
; DPDT_SW[10] ; VGA_B[4]     ; 5.324 ; 5.324 ; 5.324 ; 5.324 ;
; DPDT_SW[10] ; VGA_B[5]     ; 5.314 ; 5.314 ; 5.314 ; 5.314 ;
; DPDT_SW[10] ; VGA_B[6]     ; 5.294 ; 5.294 ; 5.294 ; 5.294 ;
; DPDT_SW[10] ; VGA_B[7]     ; 5.294 ; 5.294 ; 5.294 ; 5.294 ;
; DPDT_SW[10] ; VGA_B[8]     ; 5.137 ; 5.137 ; 5.137 ; 5.137 ;
; DPDT_SW[10] ; VGA_B[9]     ; 5.137 ; 5.137 ; 5.137 ; 5.137 ;
; DPDT_SW[10] ; VGA_G[0]     ; 5.497 ; 5.497 ; 5.497 ; 5.497 ;
; DPDT_SW[10] ; VGA_G[1]     ; 5.497 ; 5.497 ; 5.497 ; 5.497 ;
; DPDT_SW[10] ; VGA_G[2]     ; 5.395 ; 5.395 ; 5.395 ; 5.395 ;
; DPDT_SW[10] ; VGA_G[3]     ; 5.395 ; 5.395 ; 5.395 ; 5.395 ;
; DPDT_SW[10] ; VGA_G[4]     ; 5.405 ; 5.405 ; 5.405 ; 5.405 ;
; DPDT_SW[10] ; VGA_G[5]     ; 5.405 ; 5.405 ; 5.405 ; 5.405 ;
; DPDT_SW[10] ; VGA_G[6]     ; 5.360 ; 5.360 ; 5.360 ; 5.360 ;
; DPDT_SW[10] ; VGA_G[7]     ; 5.380 ; 5.380 ; 5.380 ; 5.380 ;
; DPDT_SW[10] ; VGA_G[8]     ; 5.390 ; 5.390 ; 5.390 ; 5.390 ;
; DPDT_SW[10] ; VGA_G[9]     ; 5.390 ; 5.390 ; 5.390 ; 5.390 ;
; DPDT_SW[10] ; VGA_R[0]     ; 5.791 ; 5.791 ; 5.791 ; 5.791 ;
; DPDT_SW[10] ; VGA_R[1]     ; 5.771 ; 5.771 ; 5.771 ; 5.771 ;
; DPDT_SW[10] ; VGA_R[2]     ; 5.771 ; 5.771 ; 5.771 ; 5.771 ;
; DPDT_SW[10] ; VGA_R[3]     ; 5.770 ; 5.770 ; 5.770 ; 5.770 ;
; DPDT_SW[10] ; VGA_R[4]     ; 5.770 ; 5.770 ; 5.770 ; 5.770 ;
; DPDT_SW[10] ; VGA_R[5]     ; 5.825 ; 5.825 ; 5.825 ; 5.825 ;
; DPDT_SW[10] ; VGA_R[6]     ; 5.805 ; 5.805 ; 5.805 ; 5.805 ;
; DPDT_SW[10] ; VGA_R[7]     ; 5.815 ; 5.815 ; 5.815 ; 5.815 ;
; DPDT_SW[10] ; VGA_R[8]     ; 5.525 ; 5.525 ; 5.525 ; 5.525 ;
; DPDT_SW[10] ; VGA_R[9]     ; 5.525 ; 5.525 ; 5.525 ; 5.525 ;
; DPDT_SW[11] ; LED_GREEN[0] ;       ; 4.814 ; 4.814 ;       ;
; DPDT_SW[11] ; VGA_B[0]     ;       ; 4.657 ; 4.657 ;       ;
; DPDT_SW[11] ; VGA_B[1]     ;       ; 4.657 ; 4.657 ;       ;
; DPDT_SW[11] ; VGA_B[2]     ;       ; 4.632 ; 4.632 ;       ;
; DPDT_SW[11] ; VGA_B[3]     ;       ; 4.622 ; 4.622 ;       ;
; DPDT_SW[11] ; VGA_B[4]     ;       ; 4.720 ; 4.720 ;       ;
; DPDT_SW[11] ; VGA_B[5]     ;       ; 4.710 ; 4.710 ;       ;
; DPDT_SW[11] ; VGA_B[6]     ;       ; 4.690 ; 4.690 ;       ;
; DPDT_SW[11] ; VGA_B[7]     ;       ; 4.690 ; 4.690 ;       ;
; DPDT_SW[11] ; VGA_B[8]     ;       ; 4.533 ; 4.533 ;       ;
; DPDT_SW[11] ; VGA_B[9]     ;       ; 4.533 ; 4.533 ;       ;
; DPDT_SW[11] ; VGA_G[0]     ;       ; 4.893 ; 4.893 ;       ;
; DPDT_SW[11] ; VGA_G[1]     ;       ; 4.893 ; 4.893 ;       ;
; DPDT_SW[11] ; VGA_G[2]     ;       ; 4.791 ; 4.791 ;       ;
; DPDT_SW[11] ; VGA_G[3]     ;       ; 4.791 ; 4.791 ;       ;
; DPDT_SW[11] ; VGA_G[4]     ;       ; 4.801 ; 4.801 ;       ;
; DPDT_SW[11] ; VGA_G[5]     ;       ; 4.801 ; 4.801 ;       ;
; DPDT_SW[11] ; VGA_G[6]     ;       ; 4.756 ; 4.756 ;       ;
; DPDT_SW[11] ; VGA_G[7]     ;       ; 4.776 ; 4.776 ;       ;
; DPDT_SW[11] ; VGA_G[8]     ;       ; 4.786 ; 4.786 ;       ;
; DPDT_SW[11] ; VGA_G[9]     ;       ; 4.786 ; 4.786 ;       ;
; DPDT_SW[11] ; VGA_R[0]     ;       ; 5.190 ; 5.190 ;       ;
; DPDT_SW[11] ; VGA_R[1]     ;       ; 5.170 ; 5.170 ;       ;
; DPDT_SW[11] ; VGA_R[2]     ;       ; 5.170 ; 5.170 ;       ;
; DPDT_SW[11] ; VGA_R[3]     ;       ; 5.169 ; 5.169 ;       ;
; DPDT_SW[11] ; VGA_R[4]     ;       ; 5.169 ; 5.169 ;       ;
; DPDT_SW[11] ; VGA_R[5]     ;       ; 5.224 ; 5.224 ;       ;
; DPDT_SW[11] ; VGA_R[6]     ;       ; 5.204 ; 5.204 ;       ;
; DPDT_SW[11] ; VGA_R[7]     ;       ; 5.214 ; 5.214 ;       ;
; DPDT_SW[11] ; VGA_R[8]     ;       ; 4.924 ; 4.924 ;       ;
; DPDT_SW[11] ; VGA_R[9]     ;       ; 4.924 ; 4.924 ;       ;
; DPDT_SW[12] ; LED_GREEN[0] ;       ; 4.903 ; 4.903 ;       ;
; DPDT_SW[12] ; VGA_B[0]     ;       ; 4.746 ; 4.746 ;       ;
; DPDT_SW[12] ; VGA_B[1]     ;       ; 4.746 ; 4.746 ;       ;
; DPDT_SW[12] ; VGA_B[2]     ;       ; 4.721 ; 4.721 ;       ;
; DPDT_SW[12] ; VGA_B[3]     ;       ; 4.711 ; 4.711 ;       ;
; DPDT_SW[12] ; VGA_B[4]     ;       ; 4.809 ; 4.809 ;       ;
; DPDT_SW[12] ; VGA_B[5]     ;       ; 4.799 ; 4.799 ;       ;
; DPDT_SW[12] ; VGA_B[6]     ;       ; 4.779 ; 4.779 ;       ;
; DPDT_SW[12] ; VGA_B[7]     ;       ; 4.779 ; 4.779 ;       ;
; DPDT_SW[12] ; VGA_B[8]     ;       ; 4.622 ; 4.622 ;       ;
; DPDT_SW[12] ; VGA_B[9]     ;       ; 4.622 ; 4.622 ;       ;
; DPDT_SW[12] ; VGA_G[0]     ;       ; 4.982 ; 4.982 ;       ;
; DPDT_SW[12] ; VGA_G[1]     ;       ; 4.982 ; 4.982 ;       ;
; DPDT_SW[12] ; VGA_G[2]     ;       ; 4.880 ; 4.880 ;       ;
; DPDT_SW[12] ; VGA_G[3]     ;       ; 4.880 ; 4.880 ;       ;
; DPDT_SW[12] ; VGA_G[4]     ;       ; 4.890 ; 4.890 ;       ;
; DPDT_SW[12] ; VGA_G[5]     ;       ; 4.890 ; 4.890 ;       ;
; DPDT_SW[12] ; VGA_G[6]     ;       ; 4.845 ; 4.845 ;       ;
; DPDT_SW[12] ; VGA_G[7]     ;       ; 4.865 ; 4.865 ;       ;
; DPDT_SW[12] ; VGA_G[8]     ;       ; 4.875 ; 4.875 ;       ;
; DPDT_SW[12] ; VGA_G[9]     ;       ; 4.875 ; 4.875 ;       ;
; DPDT_SW[12] ; VGA_R[0]     ;       ; 5.279 ; 5.279 ;       ;
; DPDT_SW[12] ; VGA_R[1]     ;       ; 5.259 ; 5.259 ;       ;
; DPDT_SW[12] ; VGA_R[2]     ;       ; 5.259 ; 5.259 ;       ;
; DPDT_SW[12] ; VGA_R[3]     ;       ; 5.258 ; 5.258 ;       ;
; DPDT_SW[12] ; VGA_R[4]     ;       ; 5.258 ; 5.258 ;       ;
; DPDT_SW[12] ; VGA_R[5]     ;       ; 5.313 ; 5.313 ;       ;
; DPDT_SW[12] ; VGA_R[6]     ;       ; 5.293 ; 5.293 ;       ;
; DPDT_SW[12] ; VGA_R[7]     ;       ; 5.303 ; 5.303 ;       ;
; DPDT_SW[12] ; VGA_R[8]     ;       ; 5.013 ; 5.013 ;       ;
; DPDT_SW[12] ; VGA_R[9]     ;       ; 5.013 ; 5.013 ;       ;
; DPDT_SW[13] ; LED_GREEN[0] ;       ; 7.408 ; 7.408 ;       ;
; DPDT_SW[13] ; VGA_B[0]     ;       ; 7.251 ; 7.251 ;       ;
; DPDT_SW[13] ; VGA_B[1]     ;       ; 7.251 ; 7.251 ;       ;
; DPDT_SW[13] ; VGA_B[2]     ;       ; 7.226 ; 7.226 ;       ;
; DPDT_SW[13] ; VGA_B[3]     ;       ; 7.216 ; 7.216 ;       ;
; DPDT_SW[13] ; VGA_B[4]     ;       ; 7.314 ; 7.314 ;       ;
; DPDT_SW[13] ; VGA_B[5]     ;       ; 7.304 ; 7.304 ;       ;
; DPDT_SW[13] ; VGA_B[6]     ;       ; 7.284 ; 7.284 ;       ;
; DPDT_SW[13] ; VGA_B[7]     ;       ; 7.284 ; 7.284 ;       ;
; DPDT_SW[13] ; VGA_B[8]     ;       ; 7.127 ; 7.127 ;       ;
; DPDT_SW[13] ; VGA_B[9]     ;       ; 7.127 ; 7.127 ;       ;
; DPDT_SW[13] ; VGA_G[0]     ;       ; 7.487 ; 7.487 ;       ;
; DPDT_SW[13] ; VGA_G[1]     ;       ; 7.487 ; 7.487 ;       ;
; DPDT_SW[13] ; VGA_G[2]     ;       ; 7.385 ; 7.385 ;       ;
; DPDT_SW[13] ; VGA_G[3]     ;       ; 7.385 ; 7.385 ;       ;
; DPDT_SW[13] ; VGA_G[4]     ;       ; 7.395 ; 7.395 ;       ;
; DPDT_SW[13] ; VGA_G[5]     ;       ; 7.395 ; 7.395 ;       ;
; DPDT_SW[13] ; VGA_G[6]     ;       ; 7.350 ; 7.350 ;       ;
; DPDT_SW[13] ; VGA_G[7]     ;       ; 7.370 ; 7.370 ;       ;
; DPDT_SW[13] ; VGA_G[8]     ;       ; 7.380 ; 7.380 ;       ;
; DPDT_SW[13] ; VGA_G[9]     ;       ; 7.380 ; 7.380 ;       ;
; DPDT_SW[13] ; VGA_R[0]     ;       ; 7.784 ; 7.784 ;       ;
; DPDT_SW[13] ; VGA_R[1]     ;       ; 7.764 ; 7.764 ;       ;
; DPDT_SW[13] ; VGA_R[2]     ;       ; 7.764 ; 7.764 ;       ;
; DPDT_SW[13] ; VGA_R[3]     ;       ; 7.763 ; 7.763 ;       ;
; DPDT_SW[13] ; VGA_R[4]     ;       ; 7.763 ; 7.763 ;       ;
; DPDT_SW[13] ; VGA_R[5]     ;       ; 7.818 ; 7.818 ;       ;
; DPDT_SW[13] ; VGA_R[6]     ;       ; 7.798 ; 7.798 ;       ;
; DPDT_SW[13] ; VGA_R[7]     ;       ; 7.808 ; 7.808 ;       ;
; DPDT_SW[13] ; VGA_R[8]     ;       ; 7.518 ; 7.518 ;       ;
; DPDT_SW[13] ; VGA_R[9]     ;       ; 7.518 ; 7.518 ;       ;
; DPDT_SW[14] ; LED_GREEN[0] ;       ; 7.348 ; 7.348 ;       ;
; DPDT_SW[14] ; VGA_B[0]     ;       ; 7.191 ; 7.191 ;       ;
; DPDT_SW[14] ; VGA_B[1]     ;       ; 7.191 ; 7.191 ;       ;
; DPDT_SW[14] ; VGA_B[2]     ;       ; 7.166 ; 7.166 ;       ;
; DPDT_SW[14] ; VGA_B[3]     ;       ; 7.156 ; 7.156 ;       ;
; DPDT_SW[14] ; VGA_B[4]     ;       ; 7.254 ; 7.254 ;       ;
; DPDT_SW[14] ; VGA_B[5]     ;       ; 7.244 ; 7.244 ;       ;
; DPDT_SW[14] ; VGA_B[6]     ;       ; 7.224 ; 7.224 ;       ;
; DPDT_SW[14] ; VGA_B[7]     ;       ; 7.224 ; 7.224 ;       ;
; DPDT_SW[14] ; VGA_B[8]     ;       ; 7.067 ; 7.067 ;       ;
; DPDT_SW[14] ; VGA_B[9]     ;       ; 7.067 ; 7.067 ;       ;
; DPDT_SW[14] ; VGA_G[0]     ;       ; 7.427 ; 7.427 ;       ;
; DPDT_SW[14] ; VGA_G[1]     ;       ; 7.427 ; 7.427 ;       ;
; DPDT_SW[14] ; VGA_G[2]     ;       ; 7.325 ; 7.325 ;       ;
; DPDT_SW[14] ; VGA_G[3]     ;       ; 7.325 ; 7.325 ;       ;
; DPDT_SW[14] ; VGA_G[4]     ;       ; 7.335 ; 7.335 ;       ;
; DPDT_SW[14] ; VGA_G[5]     ;       ; 7.335 ; 7.335 ;       ;
; DPDT_SW[14] ; VGA_G[6]     ;       ; 7.290 ; 7.290 ;       ;
; DPDT_SW[14] ; VGA_G[7]     ;       ; 7.310 ; 7.310 ;       ;
; DPDT_SW[14] ; VGA_G[8]     ;       ; 7.320 ; 7.320 ;       ;
; DPDT_SW[14] ; VGA_G[9]     ;       ; 7.320 ; 7.320 ;       ;
; DPDT_SW[14] ; VGA_R[0]     ;       ; 7.724 ; 7.724 ;       ;
; DPDT_SW[14] ; VGA_R[1]     ;       ; 7.704 ; 7.704 ;       ;
; DPDT_SW[14] ; VGA_R[2]     ;       ; 7.704 ; 7.704 ;       ;
; DPDT_SW[14] ; VGA_R[3]     ;       ; 7.703 ; 7.703 ;       ;
; DPDT_SW[14] ; VGA_R[4]     ;       ; 7.703 ; 7.703 ;       ;
; DPDT_SW[14] ; VGA_R[5]     ;       ; 7.758 ; 7.758 ;       ;
; DPDT_SW[14] ; VGA_R[6]     ;       ; 7.738 ; 7.738 ;       ;
; DPDT_SW[14] ; VGA_R[7]     ;       ; 7.748 ; 7.748 ;       ;
; DPDT_SW[14] ; VGA_R[8]     ;       ; 7.458 ; 7.458 ;       ;
; DPDT_SW[14] ; VGA_R[9]     ;       ; 7.458 ; 7.458 ;       ;
; DPDT_SW[15] ; LED_GREEN[0] ;       ; 7.313 ; 7.313 ;       ;
; DPDT_SW[15] ; VGA_B[0]     ;       ; 7.156 ; 7.156 ;       ;
; DPDT_SW[15] ; VGA_B[1]     ;       ; 7.156 ; 7.156 ;       ;
; DPDT_SW[15] ; VGA_B[2]     ;       ; 7.131 ; 7.131 ;       ;
; DPDT_SW[15] ; VGA_B[3]     ;       ; 7.121 ; 7.121 ;       ;
; DPDT_SW[15] ; VGA_B[4]     ;       ; 7.219 ; 7.219 ;       ;
; DPDT_SW[15] ; VGA_B[5]     ;       ; 7.209 ; 7.209 ;       ;
; DPDT_SW[15] ; VGA_B[6]     ;       ; 7.189 ; 7.189 ;       ;
; DPDT_SW[15] ; VGA_B[7]     ;       ; 7.189 ; 7.189 ;       ;
; DPDT_SW[15] ; VGA_B[8]     ;       ; 7.032 ; 7.032 ;       ;
; DPDT_SW[15] ; VGA_B[9]     ;       ; 7.032 ; 7.032 ;       ;
; DPDT_SW[15] ; VGA_G[0]     ;       ; 7.392 ; 7.392 ;       ;
; DPDT_SW[15] ; VGA_G[1]     ;       ; 7.392 ; 7.392 ;       ;
; DPDT_SW[15] ; VGA_G[2]     ;       ; 7.290 ; 7.290 ;       ;
; DPDT_SW[15] ; VGA_G[3]     ;       ; 7.290 ; 7.290 ;       ;
; DPDT_SW[15] ; VGA_G[4]     ;       ; 7.300 ; 7.300 ;       ;
; DPDT_SW[15] ; VGA_G[5]     ;       ; 7.300 ; 7.300 ;       ;
; DPDT_SW[15] ; VGA_G[6]     ;       ; 7.255 ; 7.255 ;       ;
; DPDT_SW[15] ; VGA_G[7]     ;       ; 7.275 ; 7.275 ;       ;
; DPDT_SW[15] ; VGA_G[8]     ;       ; 7.285 ; 7.285 ;       ;
; DPDT_SW[15] ; VGA_G[9]     ;       ; 7.285 ; 7.285 ;       ;
; DPDT_SW[15] ; VGA_R[0]     ;       ; 7.689 ; 7.689 ;       ;
; DPDT_SW[15] ; VGA_R[1]     ;       ; 7.669 ; 7.669 ;       ;
; DPDT_SW[15] ; VGA_R[2]     ;       ; 7.669 ; 7.669 ;       ;
; DPDT_SW[15] ; VGA_R[3]     ;       ; 7.668 ; 7.668 ;       ;
; DPDT_SW[15] ; VGA_R[4]     ;       ; 7.668 ; 7.668 ;       ;
; DPDT_SW[15] ; VGA_R[5]     ;       ; 7.723 ; 7.723 ;       ;
; DPDT_SW[15] ; VGA_R[6]     ;       ; 7.703 ; 7.703 ;       ;
; DPDT_SW[15] ; VGA_R[7]     ;       ; 7.713 ; 7.713 ;       ;
; DPDT_SW[15] ; VGA_R[8]     ;       ; 7.423 ; 7.423 ;       ;
; DPDT_SW[15] ; VGA_R[9]     ;       ; 7.423 ; 7.423 ;       ;
; DPDT_SW[16] ; LED_GREEN[0] ;       ; 7.359 ; 7.359 ;       ;
; DPDT_SW[16] ; VGA_B[0]     ;       ; 7.202 ; 7.202 ;       ;
; DPDT_SW[16] ; VGA_B[1]     ;       ; 7.202 ; 7.202 ;       ;
; DPDT_SW[16] ; VGA_B[2]     ;       ; 7.177 ; 7.177 ;       ;
; DPDT_SW[16] ; VGA_B[3]     ;       ; 7.167 ; 7.167 ;       ;
; DPDT_SW[16] ; VGA_B[4]     ;       ; 7.265 ; 7.265 ;       ;
; DPDT_SW[16] ; VGA_B[5]     ;       ; 7.255 ; 7.255 ;       ;
; DPDT_SW[16] ; VGA_B[6]     ;       ; 7.235 ; 7.235 ;       ;
; DPDT_SW[16] ; VGA_B[7]     ;       ; 7.235 ; 7.235 ;       ;
; DPDT_SW[16] ; VGA_B[8]     ;       ; 7.078 ; 7.078 ;       ;
; DPDT_SW[16] ; VGA_B[9]     ;       ; 7.078 ; 7.078 ;       ;
; DPDT_SW[16] ; VGA_G[0]     ;       ; 7.438 ; 7.438 ;       ;
; DPDT_SW[16] ; VGA_G[1]     ;       ; 7.438 ; 7.438 ;       ;
; DPDT_SW[16] ; VGA_G[2]     ;       ; 7.336 ; 7.336 ;       ;
; DPDT_SW[16] ; VGA_G[3]     ;       ; 7.336 ; 7.336 ;       ;
; DPDT_SW[16] ; VGA_G[4]     ;       ; 7.346 ; 7.346 ;       ;
; DPDT_SW[16] ; VGA_G[5]     ;       ; 7.346 ; 7.346 ;       ;
; DPDT_SW[16] ; VGA_G[6]     ;       ; 7.301 ; 7.301 ;       ;
; DPDT_SW[16] ; VGA_G[7]     ;       ; 7.321 ; 7.321 ;       ;
; DPDT_SW[16] ; VGA_G[8]     ;       ; 7.331 ; 7.331 ;       ;
; DPDT_SW[16] ; VGA_G[9]     ;       ; 7.331 ; 7.331 ;       ;
; DPDT_SW[16] ; VGA_R[0]     ;       ; 7.735 ; 7.735 ;       ;
; DPDT_SW[16] ; VGA_R[1]     ;       ; 7.715 ; 7.715 ;       ;
; DPDT_SW[16] ; VGA_R[2]     ;       ; 7.715 ; 7.715 ;       ;
; DPDT_SW[16] ; VGA_R[3]     ;       ; 7.714 ; 7.714 ;       ;
; DPDT_SW[16] ; VGA_R[4]     ;       ; 7.714 ; 7.714 ;       ;
; DPDT_SW[16] ; VGA_R[5]     ;       ; 7.769 ; 7.769 ;       ;
; DPDT_SW[16] ; VGA_R[6]     ;       ; 7.749 ; 7.749 ;       ;
; DPDT_SW[16] ; VGA_R[7]     ;       ; 7.759 ; 7.759 ;       ;
; DPDT_SW[16] ; VGA_R[8]     ;       ; 7.469 ; 7.469 ;       ;
; DPDT_SW[16] ; VGA_R[9]     ;       ; 7.469 ; 7.469 ;       ;
; DPDT_SW[17] ; LED_GREEN[0] ;       ; 7.291 ; 7.291 ;       ;
; DPDT_SW[17] ; VGA_B[0]     ;       ; 7.134 ; 7.134 ;       ;
; DPDT_SW[17] ; VGA_B[1]     ;       ; 7.134 ; 7.134 ;       ;
; DPDT_SW[17] ; VGA_B[2]     ;       ; 7.109 ; 7.109 ;       ;
; DPDT_SW[17] ; VGA_B[3]     ;       ; 7.099 ; 7.099 ;       ;
; DPDT_SW[17] ; VGA_B[4]     ;       ; 7.197 ; 7.197 ;       ;
; DPDT_SW[17] ; VGA_B[5]     ;       ; 7.187 ; 7.187 ;       ;
; DPDT_SW[17] ; VGA_B[6]     ;       ; 7.167 ; 7.167 ;       ;
; DPDT_SW[17] ; VGA_B[7]     ;       ; 7.167 ; 7.167 ;       ;
; DPDT_SW[17] ; VGA_B[8]     ;       ; 7.010 ; 7.010 ;       ;
; DPDT_SW[17] ; VGA_B[9]     ;       ; 7.010 ; 7.010 ;       ;
; DPDT_SW[17] ; VGA_G[0]     ;       ; 7.370 ; 7.370 ;       ;
; DPDT_SW[17] ; VGA_G[1]     ;       ; 7.370 ; 7.370 ;       ;
; DPDT_SW[17] ; VGA_G[2]     ;       ; 7.268 ; 7.268 ;       ;
; DPDT_SW[17] ; VGA_G[3]     ;       ; 7.268 ; 7.268 ;       ;
; DPDT_SW[17] ; VGA_G[4]     ;       ; 7.278 ; 7.278 ;       ;
; DPDT_SW[17] ; VGA_G[5]     ;       ; 7.278 ; 7.278 ;       ;
; DPDT_SW[17] ; VGA_G[6]     ;       ; 7.233 ; 7.233 ;       ;
; DPDT_SW[17] ; VGA_G[7]     ;       ; 7.253 ; 7.253 ;       ;
; DPDT_SW[17] ; VGA_G[8]     ;       ; 7.263 ; 7.263 ;       ;
; DPDT_SW[17] ; VGA_G[9]     ;       ; 7.263 ; 7.263 ;       ;
; DPDT_SW[17] ; VGA_R[0]     ;       ; 7.667 ; 7.667 ;       ;
; DPDT_SW[17] ; VGA_R[1]     ;       ; 7.647 ; 7.647 ;       ;
; DPDT_SW[17] ; VGA_R[2]     ;       ; 7.647 ; 7.647 ;       ;
; DPDT_SW[17] ; VGA_R[3]     ;       ; 7.646 ; 7.646 ;       ;
; DPDT_SW[17] ; VGA_R[4]     ;       ; 7.646 ; 7.646 ;       ;
; DPDT_SW[17] ; VGA_R[5]     ;       ; 7.701 ; 7.701 ;       ;
; DPDT_SW[17] ; VGA_R[6]     ;       ; 7.681 ; 7.681 ;       ;
; DPDT_SW[17] ; VGA_R[7]     ;       ; 7.691 ; 7.691 ;       ;
; DPDT_SW[17] ; VGA_R[8]     ;       ; 7.401 ; 7.401 ;       ;
; DPDT_SW[17] ; VGA_R[9]     ;       ; 7.401 ; 7.401 ;       ;
+-------------+--------------+-------+-------+-------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                       ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+------------+------------+----------+----------+
; From Clock                                                                ; To Clock                                                                  ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+------------+------------+----------+----------+
; OSC_27                                                                    ; OSC_27                                                                    ; 61163      ; 0          ; 0        ; 0        ;
; OSC_50                                                                    ; OSC_27                                                                    ; false path ; 0          ; 0        ; 0        ;
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; OSC_27                                                                    ; 20         ; 0          ; 0        ; 0        ;
; OSC_50                                                                    ; OSC_50                                                                    ; 2880       ; 0          ; 0        ; 0        ;
; Reset_Delay:u3|oRST_0                                                     ; OSC_50                                                                    ; 1          ; 1          ; 0        ; 0        ;
; OSC_27                                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 20         ; 0          ; 0        ; 0        ;
; Reset_Delay:u3|oRST_0                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; false path ; false path ; 0        ; 0        ;
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 12786      ; 0          ; 0        ; 0        ;
; TD_CLK                                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; false path ; 0          ; 0        ; 0        ;
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 149        ; 0          ; 0        ; 0        ;
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; TD_CLK                                                                    ; false path ; 0          ; 0        ; 0        ;
; TD_CLK                                                                    ; TD_CLK                                                                    ; 127163     ; 0          ; 0        ; 0        ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                        ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+------------+------------+----------+----------+
; From Clock                                                                ; To Clock                                                                  ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+------------+------------+----------+----------+
; OSC_27                                                                    ; OSC_27                                                                    ; 61163      ; 0          ; 0        ; 0        ;
; OSC_50                                                                    ; OSC_27                                                                    ; false path ; 0          ; 0        ; 0        ;
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; OSC_27                                                                    ; 20         ; 0          ; 0        ; 0        ;
; OSC_50                                                                    ; OSC_50                                                                    ; 2880       ; 0          ; 0        ; 0        ;
; Reset_Delay:u3|oRST_0                                                     ; OSC_50                                                                    ; 1          ; 1          ; 0        ; 0        ;
; OSC_27                                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 20         ; 0          ; 0        ; 0        ;
; Reset_Delay:u3|oRST_0                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; false path ; false path ; 0        ; 0        ;
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 12786      ; 0          ; 0        ; 0        ;
; TD_CLK                                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; false path ; 0          ; 0        ; 0        ;
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 149        ; 0          ; 0        ; 0        ;
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; TD_CLK                                                                    ; false path ; 0          ; 0        ; 0        ;
; TD_CLK                                                                    ; TD_CLK                                                                    ; 127163     ; 0          ; 0        ; 0        ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                                                        ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+------------+------------+------------+------------+
; From Clock                                                                ; To Clock                                                                  ; RR Paths   ; FR Paths   ; RF Paths   ; FF Paths   ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+------------+------------+------------+------------+
; OSC_27                                                                    ; OSC_27                                                                    ; 0          ; 30         ; 0          ; 0          ;
; OSC_50                                                                    ; OSC_27                                                                    ; false path ; 0          ; 0          ; 0          ;
; Reset_Delay:u3|oRST_0                                                     ; OSC_27                                                                    ; false path ; false path ; false path ; false path ;
; Reset_Delay:u3|oRST_0                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; false path ; false path ; false path ; false path ;
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0          ; 30         ; 0          ; 0          ;
; Reset_Delay:u3|oRST_0                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; false path ; false path ; 0          ; 0          ;
; OSC_50                                                                    ; TD_CLK                                                                    ; false path ; 0          ; 0          ; 0          ;
; Reset_Delay:u3|oRST_0                                                     ; TD_CLK                                                                    ; false path ; false path ; 0          ; 0          ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+------------+------------+------------+------------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                                                         ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+------------+------------+------------+------------+
; From Clock                                                                ; To Clock                                                                  ; RR Paths   ; FR Paths   ; RF Paths   ; FF Paths   ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+------------+------------+------------+------------+
; OSC_27                                                                    ; OSC_27                                                                    ; 0          ; 30         ; 0          ; 0          ;
; OSC_50                                                                    ; OSC_27                                                                    ; false path ; 0          ; 0          ; 0          ;
; Reset_Delay:u3|oRST_0                                                     ; OSC_27                                                                    ; false path ; false path ; false path ; false path ;
; Reset_Delay:u3|oRST_0                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; false path ; false path ; false path ; false path ;
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0          ; 30         ; 0          ; 0          ;
; Reset_Delay:u3|oRST_0                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; false path ; false path ; 0          ; 0          ;
; OSC_50                                                                    ; TD_CLK                                                                    ; false path ; 0          ; 0          ; 0          ;
; Reset_Delay:u3|oRST_0                                                     ; TD_CLK                                                                    ; false path ; false path ; 0          ; 0          ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+------------+------------+------------+------------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 3     ; 3    ;
; Unconstrained Input Ports       ; 46    ; 46   ;
; Unconstrained Input Port Paths  ; 733   ; 733  ;
; Unconstrained Output Ports      ; 117   ; 117  ;
; Unconstrained Output Port Paths ; 1759  ; 1759 ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 11.0 Build 157 04/27/2011 SJ Full Version
    Info: Processing started: Mon Apr 22 22:52:05 2013
Info: Command: quartus_sta DE2_TV -c DE2_TV
Info: qsta_default_script.tcl version: #1
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Info: Evaluating HDL-embedded SDC commands
    Info: Entity dcfifo_iep1
        Info: set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a* 
        Info: set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a* 
Info: Reading SDC File: 'DE2_TV.sdc'
Info: Deriving PLL Clocks
    Info: create_generated_clock -source {u6|sdram_pll1|altpll_component|pll|inclk[0]} -multiply_by 4 -duty_cycle 50.00 -name {Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0} {u6|sdram_pll1|altpll_component|pll|clk[0]}
    Info: create_generated_clock -source {u6|sdram_pll1|altpll_component|pll|inclk[0]} -multiply_by 4 -phase -117.00 -duty_cycle 50.00 -name {Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk1} {u6|sdram_pll1|altpll_component|pll|clk[1]}
    Info: create_generated_clock -source {u6|sdram_pll1|altpll_component|pll|inclk[0]} -divide_by 29 -multiply_by 20 -duty_cycle 50.00 -name {Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2} {u6|sdram_pll1|altpll_component|pll|clk[2]}
Warning: Node: TD_HS was determined to be a clock but was found without an associated clock assignment.
Warning: Node: VGA_Ctrl:u9|oVGA_HS was determined to be a clock but was found without an associated clock assignment.
Warning: Node: I2C_AV_Config:u1|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
Info: Analyzing Slow Model
Info: Worst-case setup slack is 1.055
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     1.055         0.000 Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 
    Info:    12.984         0.000 OSC_50 
    Info:    18.225         0.000 TD_CLK 
    Info:    26.376         0.000 OSC_27 
    Info:    49.744         0.000 Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 
Info: Worst-case hold slack is 0.165
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.165         0.000 TD_CLK 
    Info:     0.499         0.000 OSC_27 
    Info:     0.499         0.000 OSC_50 
    Info:     0.499         0.000 Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 
    Info:     0.499         0.000 Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 
Info: Worst-case recovery slack is 2.661
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     2.661         0.000 Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 
    Info:    16.610         0.000 OSC_27 
Info: Worst-case removal slack is 5.975
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     5.975         0.000 Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 
    Info:    19.859         0.000 OSC_27 
Info: Worst-case minimum pulse width slack is 1.562
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     1.562         0.000 Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 
    Info:     8.758         0.000 OSC_50 
    Info:    15.451         0.000 OSC_27 
    Info:    15.451         0.000 TD_CLK 
    Info:    25.609         0.000 Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 
Info: The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info: Started post-fitting delay annotation
Warning: Found 377 output pins without output pin load capacitance assignment
    Info: Pin "FL_DQ[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_DQ[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_DQ[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_DQ[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_DQ[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_DQ[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_DQ[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_DQ[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_DATA[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_DATA[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_DATA[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_DATA[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_DATA[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_DATA[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_DATA[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_DATA[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_DATA[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_DATA[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_DATA[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_DATA[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_DATA[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_DATA[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_DATA[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_DATA[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LCD_DATA[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LCD_DATA[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LCD_DATA[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LCD_DATA[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LCD_DATA[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LCD_DATA[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LCD_DATA[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LCD_DATA[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SD_DAT" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SD_DAT3" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SD_CMD" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_DATA[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_DATA[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_DATA[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_DATA[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_DATA[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_DATA[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_DATA[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_DATA[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_DATA[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_DATA[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_DATA[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_DATA[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_DATA[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_DATA[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_DATA[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_DATA[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "AUD_ADCLRCK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[18]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[19]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[20]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[21]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[22]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[23]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[25]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[27]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[29]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[31]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[33]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[35]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[18]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[19]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[20]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[21]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[22]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[23]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[24]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[25]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[26]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[27]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[28]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[29]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[30]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[31]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[32]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[33]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[34]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[35]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_DQ[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_DQ[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_DQ[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_DQ[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_DQ[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_DQ[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_DQ[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_DQ[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_DQ[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_DQ[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_DQ[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_DQ[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_DQ[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_DQ[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_DQ[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_DQ[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "I2C_SDAT" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "AUD_DACLRCK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "AUD_BCLK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[24]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[26]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[28]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[30]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[32]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[34]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX0[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX0[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX0[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX0[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX0[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX0[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX0[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX1[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX1[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX1[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX1[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX1[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX1[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX1[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX2[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX2[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX2[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX2[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX2[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX2[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX2[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX3[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX3[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX3[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX3[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX3[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX3[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX3[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX4[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX4[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX4[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX4[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX4[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX4[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX4[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX5[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX5[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX5[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX5[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX5[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX5[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX5[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX6[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX6[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX6[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX6[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX6[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX6[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX6[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX7[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX7[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX7[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX7[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX7[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX7[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX7[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LED_GREEN[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LED_GREEN[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LED_GREEN[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LED_GREEN[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LED_GREEN[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LED_GREEN[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LED_GREEN[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LED_GREEN[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LED_GREEN[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LED_RED[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LED_RED[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LED_RED[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LED_RED[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LED_RED[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LED_RED[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LED_RED[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LED_RED[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LED_RED[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LED_RED[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LED_RED[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LED_RED[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LED_RED[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LED_RED[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LED_RED[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LED_RED[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LED_RED[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LED_RED[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "UART_TXD" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "IRDA_TXD" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_ADDR[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_ADDR[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_ADDR[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_ADDR[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_ADDR[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_ADDR[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_ADDR[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_ADDR[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_ADDR[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_ADDR[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_ADDR[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_ADDR[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_LDQM" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_UDQM" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_WE_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_CAS_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_RAS_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_CS_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_BA_0" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_BA_1" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_CLK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_CKE" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[18]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[19]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[20]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[21]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_WE_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_RST_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_OE_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_CE_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_UB_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_LB_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_WE_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_CE_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_OE_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_ADDR[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_ADDR[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_CS_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_RD_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_WR_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_RST_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_FSPEED" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_LSPEED" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_DACK0_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_DACK1_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LCD_ON" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LCD_BLON" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LCD_RW" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LCD_EN" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LCD_RS" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SD_CLK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "TDO" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "I2C_SCLK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_CLK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_HS" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_VS" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_BLANK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_SYNC" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_R[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_R[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_R[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_R[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_R[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_R[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_R[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_R[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_R[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_R[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_G[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_G[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_G[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_G[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_G[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_G[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_G[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_G[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_G[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_G[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_B[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_B[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_B[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_B[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_B[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_B[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_B[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_B[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_B[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_B[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_CMD" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_CS_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_WR_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_RD_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_RST_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_CLK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "AUD_DACDAT" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "AUD_XCK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "TD_RESET" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info: Delay annotation completed successfully
Warning: Node: TD_HS was determined to be a clock but was found without an associated clock assignment.
Warning: Node: VGA_Ctrl:u9|oVGA_HS was determined to be a clock but was found without an associated clock assignment.
Warning: Node: I2C_AV_Config:u1|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
Info: Worst-case setup slack is 6.556
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     6.556         0.000 Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 
    Info:    17.825         0.000 OSC_50 
    Info:    31.399         0.000 TD_CLK 
    Info:    33.707         0.000 OSC_27 
    Info:    52.393         0.000 Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 
Info: Worst-case hold slack is 0.026
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.026         0.000 TD_CLK 
    Info:     0.215         0.000 OSC_27 
    Info:     0.215         0.000 OSC_50 
    Info:     0.215         0.000 Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 
    Info:     0.215         0.000 Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 
Info: Worst-case recovery slack is 3.803
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     3.803         0.000 Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 
    Info:    17.730         0.000 OSC_27 
Info: Worst-case removal slack is 5.216
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     5.216         0.000 Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 
    Info:    19.103         0.000 OSC_27 
Info: Worst-case minimum pulse width slack is 2.249
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     2.249         0.000 Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 
    Info:     9.000         0.000 OSC_50 
    Info:    16.138         0.000 TD_CLK 
    Info:    16.391         0.000 OSC_27 
    Info:    25.851         0.000 Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 
Info: The selected device family is not supported by the report_metastability command.
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 431 megabytes
    Info: Processing ended: Mon Apr 22 22:52:11 2013
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:06


