.comment from next-pnr
.device 1k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001010000000100
000000001000000100
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000010000000000000
000010110000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
000000000000000000
000100000000000000
000000000000000000
010000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 6 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
000100000000000000
000000000000000000
000000000000000000
100000000000000000
000000000000000000
000000000000000000
000010000000000000
000000110000000001
000000000000000000
000000000000000000

.io_tile 7 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
000100000000000000
000000000000000000
000010000000000000
000101010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 1
000000000000000000
000000000000000000
000100000000000000
000000000000010000
001100000000001100
000100000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000001010000000000

.logic_tile 1 1
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000001010000011110100000000
100000000000000000000000000000000000000011110000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101100000010000000000000000000000000000
000000000000001101000010100000000000000000000000000000
000000000000000101100000011011111111000010000000000000
000000000000000000000010101111001101000000000000000000
110000000000001000000110100101001110000010000000000000
010000000000000101000000001111001101000000000000000000

.logic_tile 2 1
000000000000000101100110000001000000000000001000000000
000000000000000000000000000000000000000000000000001000
011000000000001000000000000000001010001100111100000000
100000000000000111000000000000001100110011000000000000
000000000000000101100000010101001000001100111100000000
000000000000000000000010000000100000110011000000000000
000000000000000000000000010000001000001100111100000000
000000000000000000000010000000001001110011000000000000
000000000000000001100000000111101000001100111100000000
000000000000000000000000000000000000110011000000000000
000000001010000000000110000111101000001100111100000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000000101101000001100111100000000
000000000000000000000000000000100000110011000000000000
010000000000001001100000000000001001001100111100000000
010000000000000001000000000000001101110011000000000000

.ramb_tile 3 1
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000

.logic_tile 7 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 1
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 2
001000000000000000
000000000000000000
001000000000000000
000100000000000000
000000000000000000
000100000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 2
000000000000000000000000000011101101100000000000000000
000000000000000000000000000111001111000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001111001110000010000000000000
000000000000000000000010110011101111000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000101000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000001101100000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000001101100110110000000000000000000000000000
000000000000000101000010100000000000000000000000000000
000000000000000000000110101011011010100000000000000000
000000000000000000000000001101111011000000000000000000

.logic_tile 2 2
000000000000000000000000010101001000001100111100000000
000000001000000000000010000000000000110011000000010000
011000000000001001100110010000001000001100111100000000
100000000000001011000010000000001100110011000000000000
000000000000001000000000000000001000001100111100000000
000000000000000001000000000000001001110011000000000000
000000000000001000000000000000001000001100111100000000
000000000000000001000000000000001101110011000000000000
000000000000000001100110000101101000001100111100000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001001110011000000000000
010000000000000000000000000000001001001100111100000000
010000000000000000000000000000001001110011000000000000

.ramt_tile 3 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 3
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 3
000000000000000000000000001101011001100000000000000100
000000000000000000000000001011011110000000000010000111
000000000000000000000010110000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000111101111000010000000000000
000000000000000101000000000011011001000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000010100000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000

.logic_tile 2 3
000000000000000001100000000101001000001100111100000000
000000000000000000000000000000000000110011000000010000
011000000000000000000110000000001000001100111100000000
100000000000000000000000000000001000110011000000000000
000000000000001000000000000000001000001100111100000000
000000000000000001000000000000001101110011000000000000
000000000000001111100000000000001000001100111100000000
000000000000000001000000000000001101110011000000000000
000000000000000000000110010101101000001100111100000000
000000000000000000000010000000000000110011000000000000
000000000000000000000000000111101000001100111100000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000000111101000001100111100000000
000000000000000000000000000000100000110011000000000000
010000000000000001100000010000001001001100111100000000
110000000000000000000010000000001001110011000000000000

.ramb_tile 3 3
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 3
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 4
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100001000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 4
010000000000000001100010100111001000001100111100000000
001000000000000000000000000000000000110011000000010000
011000000000000000000000000000001000001100111100000000
100000000000000111000000000000001000110011000000000000
000000000000000000000000000000001000001100110100000000
001000000000000000000000001011000000110011000000000000
000000000000000101000010100000000000000000000000000000
001000000000000000000010100000000000000000000000000000
000000000000000000000000010000000000000000000000000000
001000000000000000000010000000000000000000000000000000
000000000000000000000000000101111010000010000000000000
001000000000000000000000000001011110000000000000000000
000000000000001000000000000101101000101000000000000000
001000000000000001000000001011110000000000000000000000
010000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000

.ramt_tile 3 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 5 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 6 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 7 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 8 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 9 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramt_tile 10 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 4
000000000100000000
000100000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000100000000000000
100000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 0 5
001000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramb_tile 3 5
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 5 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 6 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000010000000000000
001000000000000000000000000000000000000000000000100000
010000000000000000000110000111100000010110100100000100
101000000000000000000000000000100000010110100000000000

.logic_tile 7 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 8 5
010000000000000000000000000000011100000100000100000000
001000000000000000000000000000010000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000001111000000000000000000000000000000000000
000000000000000000000000000111000000000000000100000000
001000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
001000000000000000000010000000000000000000000000000000
000000000000000000000110100011000000000000000100000000
001000000000000000000000000000100000000001000000000000
000000000000001000000000000000000000000000000000000000
001000000000000001000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000

.logic_tile 9 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
111000000000000000000000000000011010000100000100000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000001001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
110000000000000000000000011000000000000000000100000000
011000000000000000000011011111000000000010000000000000

.ramb_tile 10 5
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 5
000000000100001000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000101000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 6
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
011000000000010000000000000111100000010110100000000000
100000000000100000000000000000000000010110100010000000
010000000000000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000010000100
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011000000010110100000000100
000000000000000000000000000000100000010110100000000000
000000000000000101100000001000000000010110100000000100
000000000000000000000000001011000000101001010000000000

.logic_tile 2 6
000000000000000000000000010011100000000000001000000000
000000000000010000000010000000000000000000000000001000
001000000000000001100000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000110000000001000001100111100000001
000000000000000000000000000000001001110011000000000000
000000000000000000000110000101001000001100111100000000
000000000000000000000000000000100000110011000010000000
000000000000000000000000000111101000001100111110000000
000000000000000000000000000000000000110011000000000000
000000000000000101000010100000001001001100111100000000
000000000000000000100100000000001000110011000010000000
000000000000000000000000000111101000001100111100000000
000000000000000000000000000000100000110011000000000010
110000000000001000000000010101101000001100111100000000
100000000000000001000010000000100000110011000000000010

.ramt_tile 3 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 6
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000011111111000000000010000000000000

.logic_tile 5 6
100000000000001000000000000000001110000100000100000000
000000000000000001000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011100001111001110000000000
000000000000000001000000000001101111010000100000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 6
100000000000000000000000010011000000100000010000000000
000000000000000000000010001011001001111001110000000000
011000000000000000000000000000011010000100000100000000
000000000100000000000000000000010000000000000000000000
010000000000000000000000000111000000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000010100000011000000000000000000001000000100100000000
000000000000100011000000000000001110000000000000000000

.logic_tile 7 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000110000000
000000000000000000000000001111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000

.logic_tile 8 6
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
111000000000100000000000000000000000000000000000000000
100000000001010000000000000000000000000000000000000000
010000000000000000000011100000001010000100000100000000
110000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 6
000000000000000000000000000000011000000100000100000000
000000000000010000000011110000010000000000000000000000
111000000000000000000010100000001010000100000100000000
100000000000000000000100000000000000000000000000000000
010000000000000101000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000011111110000010000000000000
000000000000000001000000000011111110000000000000000100
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000001000000000000000000100000000
000000000000000000000000000111000000000010000000000000
000000000000000001100000010101100000000000000100000000
000000000000000000100010000000100000000001000000000000

.ramt_tile 10 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 6
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000010010
000000000000110000
001100000000000000
000011110000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 7
000000000000000101000010110000011010000011110000000000
000000000000000000100010010000010000000011110000000100
001000000000001000000000000000000000010110100000000000
000000000000001001000000001001000000101001010000000000
000000000000000000000000001000000000010110100000000000
000000000000000000000000000001000000101001010000000100
000000000000000000000000010000001100000011110000000000
000000000000000000000010010000010000000011110000000100
000000000000000000000000010000000000001111000000000000
000010000000000000000010100000001001001111000000000100
000000000000000101100110000000000000000000000100000000
000000000000000000000000000001000000000010000010000000
000000000000000000000000000011100000010110100000000100
000000000000000000000000000000000000010110100000000000
110000000000000001100000001111100000001100110100000000
100000000000000000000000001011000000110011000010000000

.logic_tile 2 7
000000000000000000000000000101001000001100111100000000
000000000000000000000000000000000000110011000000010000
001010100000000001100000000101001000001100111110000000
000001000000000000000000000000000000110011000000000000
000000000000001001100110000111001000001100111100000000
000000000000000001000000000000100000110011000010000000
000000000000001000000000000101001000001100111100000010
000000000000000001000000000000100000110011000010000000
000000000000000000000000000101101000001100111100000000
000000000000000000000000000000000000110011000000000001
000000000000000000000110000000001001001100111100000000
000000000000000000000000000000001000110011000010000000
000000000000000000000000010111101000001100111100000000
000000000000000000000010000000100000110011000000000000
110000000000000000000000010000001001001100111100000010
100000000000000000000010000000001101110011000000100000

.ramb_tile 3 7
000000000000100000000000000000000000000000
000000010001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000100000000000000000000000000000
000010100001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 7
100000000000000000000011100001100000000000000100000000
000000000000000000000100000000000000000001000000000000
101000000000000111100000000000000000000000000100000000
100000000000000000100000000111000000000010000000000000
110000000000000000000111100000001000000100000100000000
110000100000000000000100000000010000000000000000000000
000000000000000000000111100000011010000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000010000011100000100000100000000
000000000000000000000011100000010000000000000000000000
000000000000000000000111100000001010000100000100000000
000000000000001111000100000000010000000000000000000000
000000000000000000000111101000000000000000000100000000
000000000000000111000100000011000000000010000000000010
000000000000000000000000000000001100000100000100000000
000000000000000000000000000000010000000000000000000000

.logic_tile 5 7
000000000000001101100000000101100001101001010100000000
000000000000001001000010110001001000100110010000000000
111000000000000000000000000001101110111101010100000000
100000000000000111000010101101010000010100000000000000
010000000000001000000000011000001011111001000100000001
010000000000000101000010101001001000110110000000000000
000000000000001101100000010001111011111000100100000000
000000000000000101000011110000001011111000100000000000
000000000000000101100000001111100001101001010100000000
000000000000000000000000001111001000011001100000000000
000000000000000001100000010000000000000000000000000000
000000001000000000100010100000000000000000000000000000
000000000000000000000110101011100001101001010100000000
000000000000000000000000001011001000100110010000000000
000000000000001000000110000001100000100000010100000000
000000000000000101000100000011001000110110110000000000

.logic_tile 6 7
100000000000000000000010100000001000000100000100000000
000000000000000000000100000000010000000000000000000000
011000000000000001100000000011011110101000110000000000
000000000000001101000000000000001011101000110000000000
010000000001011101000000010000000001000000100100000000
000000000000000001100010000000001000000000000000000000
000000000000000101000000001011111110101001010000000000
000000000000000000100000000001000000101010100000000000
000000000000001000000000001011111110101000000000000000
000000000000000101000000000111100000111101010000000000
000000000000000000000110010000001010000100000100000000
000000000000000101000010100000000000000000000000000000
000000000000000000000000001101000001101001010000000000
000000000000000000000000001011001110011001100000000000
000000000000001101000000000101100000000000000100000000
000000000000000101000000000000000000000001000000000000

.logic_tile 7 7
100000000000001000000000000000000000000000100100000000
000000000000000111000000000000001000000000000000000000
011000000000000000000000000000000001000000100100000000
000000000000000000000000000000001111000000000000000000
010000000000000000000111110000011010000100000100000000
000000000000000000000011100000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000100001100000000000001010000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000010000000000000000100100000000
000000000000010000000010000000001011000000000000000000
000000000000000000000000000000011010110001010000000000
000000000000000000000010110011001111110010100001000000

.logic_tile 8 7
000000000000000000000000001000011010000100000000000000
000000000000000000000010100001001001001000000000000000
111000000000000000000000000001111100000000000000000001
100000000000000101000000001101011111000010000000000000
010000000000000111100110100000000000000000000100000000
110000000000000000100110100101000000000010000000000000
000000000000001000000000000000000000001111000000000000
000000000000001001000000000000001101001111000001000000
000000100000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000010000000001000000100100000000
000000000000000000000010000000001110000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 7
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000100000000000000000001000
111000000000000000000000000101000000000000001000000000
100000000000000000000000000000100000000000000000000000
000000000000000111000110000000001000001100110100000000
000000000000000111100010111011000000110011000000000000
000000000000000001100000000000001010001100110100000000
000000000000000000000000001101010000110011000000000000
000001000000000000000000010000000000000000000000000000
000010000000000000000010000000000000000000000000000000
000000000000000000000000000101000000000000000100000000
000000000000000001000000000000000000000001000000000000
000000000000000000000000000101001010000000010001000100
000000000000000000000000001011101011000000000010000000
110000000000000000000000000000011010000100000100000000
010000000000000000000000000000000000000000000000100000

.ramb_tile 10 7
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 7
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
011100000000000000
000000000000000000
000000000000000000
000000000000100000
000000000000000001
000000000000000000
000000000000000000

.io_tile 0 8
000001010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
010000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.logic_tile 1 8
100000000000001000000000001000000000000000000110000000
000000000000001001000010011001000000000010000000000000
101000000000001101000010111000000000010110100000000000
100000000000001001000010010001000000101001010000000000
010000000000000001100000000000000000000000100110000000
010000000000000000100000000000001000000000000000000000
000000000000000000000000000001000000010110100000000000
000000000000000000000000000000000000010110100000000100
000000000000000000000000000000011000000011110000000000
000000000000000000000000000000010000000011110000000000
000000000000000000000000000001100000010110100000000100
000000000000000000000000000000100000010110100000000000
000000000000000000000000000000000000001111000000000001
000000000000000000000000000000001010001111000000000000
000000000000000000000000000001100000010110100000000000
000000000000000000000000000000000000010110100000000100

.logic_tile 2 8
000000000000000001100000000000001000001100111100000000
000000000000000000000000000000001100110011000010010100
001010000000000000000000010000001000001100111100000010
000001000000000000000010000000001000110011000010000000
000000000000000000000000000111001000001100111100000000
000000000000000000000000000000100000110011000000100100
000000000000001000000110000000001000001100111100000000
000000000000000001000000000000001101110011000000100000
000000000000001000000110000101101000001100111100000110
000000000000000001000000000000000000110011000000000000
000000100001010000000000000111101000001100111100000000
000001000000100000000000000000000000110011000000000001
000000000000000000000000010000001001001100111100000101
000000000000000000000010000000001001110011000000000000
110000000000000001100000000101101000001100111100000000
100000000000000000000000000000100000110011000000000001

.ramt_tile 3 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 8
000000000000000000000000001101101100101001010100000000
000000000000000000000000001101100000010101010000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000010100000000000000010110000000000000000000000000000
000001000000000000000011010000000000000000000000000000
000000000000100001000000010000000000000000000000000000
000000000000010000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 5 8
000000000000000111000010110001111111010000100000000000
000000000000000101000010001011111010100010110000000000
111000000000010111100110011011111000101001010110000000
100000000000101111100011100001100000010101010000000000
010000000000000101000111100101001011111001110010000000
010000000000001111000011111101101000111101110001100001
000000000000000001100010100001111000110100010100000000
000000001100000101000010100000011101110100010000000000
000001000000000000000110010001011011011001110000000000
000010100010000001000111000011011110001001010000000000
000000000001011000000000000111011101110110000000000000
000000000000100001000010001001101110110101000000000000
000000100000000000000110000001011111000000100000000000
000000000000000000000000000001001011010100100000000000
000000000000001001000000010111101011101000000000000000
000000000000000011100010000001001010010000100000000000

.logic_tile 6 8
000000000000000000000111000001000000000000001000000000
000000000000000000000100000000100000000000000000001000
011000000000000000000000010101001010001100111100000000
100000000000000000000010000000010000110011000000000000
000000000000000001100111000000001000001100111100100000
000000000000000000000100000000001101110011000000000000
000000000000000001100110000111001000001100111100000000
000000001100000000000000000000100000110011000000000000
000000000000000000000000010000001001001100111100000000
000000000000000000000010000000001100110011000000000000
000000100000001000000000000101101000001100111100000000
000000000000000001000000000000000000110011000000000000
000000000000000000000110000000001001001100111100000000
000000000000000000000000000000001001110011000000000000
010000000000000000000000000101101000001100111100000000
100000000000000000000000000000100000110011000000000000

.logic_tile 7 8
100000000000001101000000000011101110010100000000000000
000000000000001001100010011001111100010000100000100000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000011000000000000000000100000000
000000000000000000000010011101000000000010000000000000
000000000000000000000110110111101100111101010000000000
000000000000000000000010010001010000010100000001000000
000000000000001000000000010000000001000000100100000000
000000000000000101000010000000001100000000000000000000
000000000000000000000010101001000000001001000010000101
000000000000001001000000001101001011000000000000100111
000010100000000000000000010101101010000000000010000101
000000000000000000000011110001110000010100000000100001
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 8
000000000000000000000000001000001101111001000100000000
000000000000000000000000000101011001110110000000000000
111000000001000000000000010000000000000000000000000000
100000000000000000000010100000000000000000000000000000
010010100000000000000111000000000000000000000000000000
110001000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111001000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000010000001010000011110100000000
000000000000100000000010000000010000000011110000000000
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
110000000000010000000000000000000000000000000000000000

.ramt_tile 10 8
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 8
000000000000000000
001000000000000000
110000000000000000
100000000000000001
000000000000001100
000000000000001100
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000011010000000000

.io_tile 0 9
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001111000000100
000000001000000100
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 9
000000000000001101000111000001000000000000001000000000
000000000000000011000100000000000000000000000000001000
000000000000000000000111000001100000000000001000000000
000000000000000101000100000000000000000000000000000000
000000000000001011100000000000000000000000001000000000
000000000000001011100000000000001000000000000000000000
000000000000001000000000000101000000000000001000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000010000000000000000001001000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000

.logic_tile 2 9
000000000000000001100000000111001000001100111100000010
000000000000000000000000000000000000110011000010010000
001000000000000000000110000000001000001100111100000000
000000000000000000000000000000001000110011000010000100
000000000000000000000110000000001000001100111100000000
000000000000000000000000000000001101110011000010000100
000000000000000000000000000101001000001100111100000000
000000001100000000000000000000100000110011000000100100
000000000000000000000000010000001001001100111100000101
000000000000000000000010000000001100110011000000000000
000010100001011001100000010000001001001100111100000100
000001000000100001000010000000001100110011000010000000
000000000000001000000000000000001001001100111100000010
000000000000000001000000000000001101110011000000000000
110010000000010000000000000000001001001100111100000010
100000001100000000000000000000001001110011000000100000

.ramb_tile 3 9
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 9
000000000000000000000000010101111110111000100100000000
000000000000000101000010010000001011111000100000000000
111000000000001111000010101111100001101001010100000000
100000000000000001000100001101101010011001100000000000
010000100000000001100110000111001100000001110000000000
010000000000000000000010111011011010000000010000000000
000000000000001000000000001011000001101001010000000000
000000000000000111000010111111001000100110010000000000
000000000000001101000010000011011100101001000000000000
000000000000000101000010100001101101100000000000000000
000000000000000001100000011000011111110100010100000000
000000000000000000000011000101001001111000100000000000
000000000000001000000000010011001111000001000000000000
000000000000000001000010000000011000000001000000000000
000000000000000101100010110000011101101100010100000010
000000000000000111000010101101011010011100100000000000

.logic_tile 5 9
100000000000000001100010100000000000000000100100000000
000000000000000101000100000000001111000000000000000000
011000000000001111000110000000001110000100000100000000
000000000000000001000000000000000000000000000000000000
010001000000000101000000001001011000111101000000000001
000010100010000000100000000001101000111111100000000000
000000000001011000000000010011100000000000000100000000
000000000000101011000010100000000000000001000000000000
000000000000001000000000010101111010000001110000000000
000000000000000101000011101011011010000011110000000000
000000000000001000000000001000011110101000110000000000
000000000000000101000000001001001000010100110000000000
000000000000000101100111100000000000000000000100000000
000000000000100000000000000011000000000010000000000000
000000000000010111000011100111100000000000000100000000
000000000000100000000100000000100000000001000000000000

.logic_tile 6 9
000000000000000001100000000111001000001100111100000000
000000000000000000000000000000000000110011000000010000
011000000000001000000110000000001000001100111100000000
100000000000000001000000000000001000110011000000000000
000000000000000000000110010101001000001100111100000000
000001000000000000000010000000100000110011000000000000
000000000000000001100000000101001000001100111100000000
000000000000000000000000000000100000110011000000000001
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000010000000000000000000000101101000001100111100000000
000001000000000000000000000000000000110011000000000000
000000000000001000000000000111101000001100111100000000
000000000000000001000000000000100000110011000000000000
010000000000000000000000010000001001001100111100000000
100000000000000000000010000000001001110011000000000000

.logic_tile 7 9
100000000000000000000000010000000000000000100100000000
000000000000000000000010100000001110000000000000000000
011000000100000101100110101000000000000000000100000000
000000000000000000000011111111000000000010000000000000
010000000000000000000000000000011000000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000010000000001000000100100000000
000000000000000000000010100000001011000000000000000000
000000000000000000000000000000011000000100000100000000
000010000000000000000000000000010000000000000000000001
000000001100000001100000000001100000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000111000110000000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000000010100000000000011111011010101001010000000000
000000000001010000000011010011100000010101010010000000

.logic_tile 8 9
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
111000000000000000000000010111101001110100010000000000
100000000000001111000010100000011101110100010010000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100001111110110001010000000000
000000000000000000000000000000101010110001010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000001010000001100110000000011110000011110110000001
010000000000000000100000000000010000000011110101000010

.logic_tile 9 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 9
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 9
000000000000011000
000000000000000000
000001011000000000
000000000000000000
000000000000001100
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 10
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 10
000000000000000000000000000000000001000000001000000000
000000000000000000000011100000001001000000000000010000
000000000000000000000000010101100000000000001000000000
000000000000000000000011010000000000000000000000000000
000000000000000011100111000000000000000000001000000000
000000000000000000100000000000001011000000000000000000
000010000000000001000000010011000000000000001000000000
000001000000000000000011000000100000000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000010100000100000000000000000000000
000000000000000000000000000101000000000000001000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000010100000000000000000001000000000
000000000000000000000000000000001001000000000000000000
000010000000010000000000000111000000000000001000000000
000001000000100000000000000000100000000000000000000000

.logic_tile 2 10
000000000000001000000000000000001000001100111100000010
000000000000000001000000000000001000110011000010010000
001010000001000000000000000000001000001100111100000010
000001000000100000000000000000001100110011000000100000
000000000000000000000000000000001000001100111110000000
000000000000000000000000000000001101110011000000000000
000000000000000001100110000111001000001100111110000000
000000001110000000000000000000100000110011000000000000
000000000000000001100000010111101000001100111100000001
000000000000000000000010000000000000110011000010000000
000000100000010000000000010101101000001100111100000000
000001000000100000000010000000000000110011000010000000
000010100000000000000110000000001001001100111100000010
000000000000000000000000000000001101110011000010000000
110000000001001000000000000101101000001100110100000000
100000000000100001000000000000100000110011000010100000

.ramt_tile 3 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 10
100000000000000000000000000000000000010110100000000000
000000000000000000000000001111000000101001010000000000
101000000001010000000111100000000000000000000000000000
100000000000100000000100000000000000000000000000000000
010000000000000000000111100000011010000100000100000000
110000000000000000000000000000010000000000000000000000
000010100000000000000000010000000000000000000000000000
000001000000000000000011110000000000000000000000000000
000000000000000000000000010000000000001111000000000000
000000000000100000000010100000001101001111000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000110100001100000000000000100000000
000000000000000000000010000000100000000001000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001111000000000010000000000000

.logic_tile 5 10
000000000000001000000010100101000000000000001000000000
000000001000000101000011110000100000000000000000001000
111000000001000000000000000101001001110011001100100000
100000000000001001000000000000011011001100110100000101
000000000000000001000000000101101000110011001110100011
000000000000001101000011110000001010001100110100100101
000000000000011111100000010001001000110011001100000000
000000000000100101100010000000001100001100110100000100
000000000000000001000000000111101000001100111100000000
000000000000000000000000000000001010110011000100100000
000000000000000001100000000101001001001100110100000000
000000001100000000000000000000001100110011000110000000
000000000000000001100000000000000000010110100000000000
000000000000000000000000000111000000101001010000000000
010000000000001000000000000101100000111001110000000000
010000000000100001000000000101001001010000100000000000

.logic_tile 6 10
000000000000000000000000000000001000001100111110000000
000000000000000000000000000000001100110011000000010000
011000000000001000000000000111001000001100111110000000
100000000000000001000000000000000000110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001101110011000000000100
000000000000000000000110000111001000001100111100000000
000000000000000000000000000000100000110011000000000000
000000000000101000000000010000001001001100111100000000
000000000001000001000010000000001000110011000000000000
000000000000000000000000000111101000001100111100000000
000000000110000000000000000000000000110011000000000000
000000000000000001100110000111101000001100111100000000
000000000000000000000000000000100000110011000000000000
010000000000000001100000010101101000001100111100000000
100000001000000000000010000000100000110011000000000000

.logic_tile 7 10
000000000000100000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
111000000000000000000000001111111010011001000110000000
100000000000000000000000000011001111101001000000000000
010000000000000000000000000101100000010110100000000000
010000000000000000000000000000000000010110100000000000
000000000000001111100000000000000000000000000000000000
000000000000001111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000

.logic_tile 8 10
000000000000000000000011101000000000010110100000000000
000000000000000000000100001011000000101001010000000000
001000000000000000000010100111100000010110100000000000
000000000110000111000000000000000000010110100000000000
000001000000000111100000000001011001100000000000000000
000000000000000000000000000101111000111000000001000000
000000000000001000000110010000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001101000000000010000000100000
000000000000000000000000000000011110000011110000000000
000000000000010000000010110000010000000011110000000000
000010000000000000000000000101111010001100110100000000
000001100000000000000000000000100000110011000000100000
010000000001010101000010101000000000010110100000000000
100000000000000000100100000101000000101001010000000000

.logic_tile 9 10
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011000000000000000100000000
000000000000000000000000000000100000000001000000000000

.ramt_tile 10 10
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000

.logic_tile 11 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 10
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 11
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 11
000000000000000000000000000011100000000000001000000000
000000000110000000000000000000100000000000000000010000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000001101100000000111000000000000001000000000
000000000000000101000000000000000000000000000000000000
000000000000001101100110110000000000000000001000000000
000000000000000101000010100000001100000000000000000000
000000000010000000000010100000000001000000001000000000
000000000000000101000000000000001100000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000100000000000000000000000

.logic_tile 2 11
000000000000001011100000000000011000000011110000000000
000000000000000011100000000000000000000011110000000000
000000000000000111000000000000000001001111000000000000
000000001010000000000000000000001011001111000000000000
000000000000000011100011100000000000001111000000000000
000000000000000000000000000000001000001111000000000000
000010100000010011100000000000001010000011110000000000
000000000000000000100010000000010000000011110000000000
000000000000000000000000000001000000010110100000000000
000000000000000000000010000000000000010110100000000000
000000100000000000000000000000001010000011110000000000
000001000000000000000000000000000000000011110000000000
000000000000000000000000000000000000010110100000000000
000000000000000000000000001011000000101001010000000000
000000000000000000000000000101100000010110100000000000
000000000000000000000000000000000000010110100000000000

.ramb_tile 3 11
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000001000000000000000000000000000000000000
001000100000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000001100000000000000000000000000000000
001000000000000000000000000000000000000000
000010100000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 11
100000000000000111100111110001011010110100000000000000
000000000000000000000111111101001010011000000010000000
101000000001010000000000000000000000000000000000000000
100000000000100000000000000000000000000000000000000000
110000000000000101000110000000001000000100000100000000
010000000000000000100100000000010000000000000000000000
000000000000001000000111100011101000101001010000100000
000000000000001001000100000011110000101010100000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000010000000000010101000000000000000000000000
000000000000100000000010100000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000101100000000000000100000000
000000000000000000000000000000100000000001000000000000

.logic_tile 5 11
100000000000000000000110000000000000000000100100000000
000000000000000111000100000000001000000000000000000000
011010000000001001100000010001100000000000000100000000
000001000000000001100010010000100000000001000000000000
010000000000000000000000000000000001000000100100000000
000000000000000000000010110000001011000000000000000000
000000000000001111000110000000000000000000100100000000
000000000000001001000100000000001001000000000000000000
000000000000000000000000000000011000000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101111000111101010000000000
000000000000000000000000001101000000010100000000000000
000000000000000000000000000111100000000000000100000000
000000001100000000000000000000000000000001000000000000
000010000000000000000000000000000001000000100100000001
000000000000001111000000000000001010000000000000000000

.logic_tile 6 11
000000000000000001100110000101001000001100111100000000
000000000000000000000000000000000000110011000000010000
011000000000000000000000000000001000001100111100000010
100000000000000000000000000000001000110011000000000000
000000000000001000000000000111001000001100111100000000
000000000000000001000000000000100000110011000000000000
000000100000000000000000000000001000001100111100000000
000001000000000000000000000000001001110011000000000100
000000000000000000000000000000001001001100111100000100
000000000000000000000000000000001100110011000000000000
000000000000011000000110000111101000001100111100000000
000000000000000001000000000000000000110011000010000000
000000000000000000000000010111101000001100111100000000
000001000000000000000010000000100000110011000000000100
010000000000000001100000010000001001001100111100000100
100000001100000000000010000000001101110011000000000000

.logic_tile 7 11
000000000000000000000110010101100000000000001000000000
000000000000000000000010000000000000000000000000001000
001000000000000000000000010001100000000000001000000000
000000000000000000000010010000100000000000000000000000
000000000000000000000000000000001000001100111110000000
000000000000000000000000000000001001110011000000000000
000000001101011001100110000000001000001100111100100000
000000000000001001000000000000001001110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001100110011000000100000
000000000100001000000000000101101000001100111100000000
000000000000000001000000000000000000110011000000100000
000000000000000000000000000111101000001100111100000000
000000000000000000000000000000100000110011000000100000
010000000000000000000000010101101000001100111100000000
100000001010000000000010000000100000110011000000100000

.logic_tile 8 11
000011000000000000000000000000000000001111000000000000
000011100000000000000000000000001011001111000000000000
000000000001010000000000001000000000010110100000000000
000000000000000000000000001101000000101001010000000000
000000000000000000000110110000001100000011110000000000
000000000000000000000010100000000000000011110000000000
000000000000001000000000000000000001001111000000000000
000000000110000101000010100000001010001111000000000000
000000000000000101000000000111000000010110100000000000
000000000000000000100000000000000000010110100000000000
000000000000110000000000000000011110000011110000000000
000000000000000000000000000000000000000011110000000000
000010100000000000000000000111100000010110100000000000
000000000000001101000000000000000000010110100000000000
000000000000000101000000000000000000010110100000000000
000000000000001101100000001101000000101001010000000000

.logic_tile 9 11
000000000000001101100110100011100000000000001000000000
000000000000000101000000000000100000000000000000001000
000000000000000000000000000000000000000000001000000000
000010000000000000000000000000001000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000110100001000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000001001100000000001000000000000001000000000
000000000000001001100000000000100000000000000000000000
000000000000000000000110000000000000000000001000000000
000000000000000000000100000000001100000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000001100000000111100000000000001000000000
000000000000000000100000000000000000000000000000000000

.ramb_tile 10 11
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 11
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 12
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 12
010000000000000000000000000111100000000000001000000000
001000000000000000000000000000000000000000000000010000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000001000000000
001000000000000000000000000000001111000000000000000000
000000000000000000000000000000000001000000001000000000
001000000000000000000000000000001101000000000000000000
000000000000000101000000000000000001000000001000000000
001000000000000000000000000000001101000000000000000000
000000000000000101000010010000000001000000001000000000
001000000000000000000110100000001100000000000000000000
000000000000000101100000000111100000000000001000000000
001000000000000000000000000000100000000000000000000000
000000000000001000000110100000000000000000001000000000
001000000000000101000010100000001100000000000000000000

.logic_tile 2 12
010000000000000101100011100000001110000011110000000000
001000000000000000100000000000000000000011110000000000
111000000000000011100010100101100000010110100000000000
100000000000000000000111100000000000010110100000000000
010001000000000011100111100001011001111001000110000000
111000000000000000000010110000011100111001000000000000
000000000000000111000000010001100000010110100000000000
001000000000000000000011100000100000010110100000000000
000000000000000000000000000001000000010110100000000000
001000000000000000000000000000100000010110100000000000
000000100000000000000000001011100000100000010100000000
001001000000000001000000001101001011110110110001000000
000000000000001000000000000000011000000011110000000000
001000000000001101000000000000000000000011110000000000
000000000000000000000000000101000000010110100000000000
001000001010000000000000000000000000010110100000000000

.ramt_tile 3 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 12
010000000000000000000110000111011010110001010100000000
001000000000000000000110100000101111110001010000000000
111000000000001101000010110011011001111111010000000000
100000000000000001000010000101111000011001000000000000
010000000000000000000111000001001010101001010000000000
111000000000001101000010000111110000010101010000000000
000000000000000001100111100000011101110100010000000000
001000000000000001100110111101011011111000100001000000
000000000000001011000000000001111010101000110100000000
001000000000000101000010000000101100101000110000000000
000000100000000000000110011001011010111101010100000000
001001000000000001000010100101100000101000000000000000
000000000000001101000011111011101101101011110000000000
001000000000000001000110000011101000001001000000000000
000000000001010000000000000101111101010100110000000000
001000000000000000000010000111101111100100110000000000

.logic_tile 5 12
110000000000001000000011110101001011110100010000000000
001000000000001001000010010000011000110100010000000000
011010100000011000000000000001000000000000000100000000
000000000000000001000000000000000000000001000000000100
010000000001001000000000001000000000000000000100000000
001000000000001011000010101101000000000010000000000000
000000000000000001100111000000001000000100000100000000
001000000000000000000100000000010000000000000000000000
000000000000000001000000000000001000000100000100000000
001000000000000000100000000000010000000000000000000000
000010100000000000000000000000000000000000000100000000
001000000000000001000000000011000000000010000000000000
000000000000000000000110001000000000000000000100000000
001000000000000000000000000011000000000010000000000000
000000000001000000000000000101101110111101010001000000
001001000000100000000000000101010000101000000000000000

.logic_tile 6 12
010000000000000000000000000000001000001100111100000000
001000000000000000000000000000001100110011000000010000
011000000000000000000000010111001000001100111100000000
100000000000000000000010000000000000110011000000000001
000000000000000000000110000000001000001100111100000001
001000000000000000000000000000001101110011000000000000
000000000000001001100110000101001000001100111100000000
001000000000000001000000000000100000110011000000000001
000000000000001000000000010101101000001100111100000100
001000000000000001000010000000000000110011000000000000
000000000000000000000000000101101000001100111100000000
001000000000000000000000000000000000110011000000000000
000000000000000001100000000000001001001100111100000100
001000000000000000000000000000001001110011000000000000
010000000000010000000000000101101000001100110100000010
101000000000010000000000000000100000110011000000000000

.logic_tile 7 12
010000000000001000000000010000001000001100111100000000
001000000000000001000010000000001000110011000000110000
001000000000000000000000000000001000001100111100000000
000000000000000000000000000000001100110011000000100000
000000000000010000000110000000001000001100111100100000
001000000000000000000000000000001001110011000000000000
000000000000000001100000000101001000001100111100000000
001000000000000000000000000000100000110011000000000000
000000000000100001100000000000001001001100111110000000
001000000001010000000000000000001100110011000000000000
000000000000001000000000010101101000001100111100000000
001000000000000001000010000000000000110011000000000100
000000000000000000000000000000001001001100111100000000
001000000000000000000000000000001101110011000000100000
010000000000000000000110000111101000001100111100000000
101000000000000000000000000000100000110011000000000000

.logic_tile 8 12
110000000000000000000110100000001010000011110000000000
001000000000000000000000000000010000000011110000000000
011000000000000111100000000000011010000011110000000000
000000000000000000100000000000010000000011110000000000
010000000000000000000111010000001000000100000100000000
001000000000000000000110100000010000000000000000000000
000000000000001000000110110000000000001111000000000000
001000000000000011000010100000001001001111000000000000
000000000000000000000000001000000000000000000100000000
001000000000000000000000001101000000000010000000000000
000000000000001000000000000000000001001111000000000000
001000000000000001000000000000001011001111000000000000
000000000000000000000000000001100000000000000100000000
001000000000000000000000000000000000000001000000000000
000000000000000000000000000011101011101000110000000000
001000000110000000000000000000011010101000110000000000

.logic_tile 9 12
010000000000001000000000000111100000000000001000000000
001000000000000101000000000000000000000000000000010000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000101100110100000000000000000001000000000
001000000000000000000000000000001000000000000000000000
000000000000000101100000000101000000000000001000000000
001000000000000000000000000000100000000000000000000000
000000000000000000000000010111100000000000001000000000
001000000000000000000010010000100000000000000000000000
000000000000000001100000000000000001000000001000000000
001000000000000000100000000000001100000000000000000000
000000000000000000000000000000000001000000001000000000
001000000000000000000000000000001010000000000000000000
000000000000001000000000010101000000000000001000000000
001000000000001001000010010000000000000000000000000000

.ramt_tile 10 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 12
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 13
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 13
010000000000000000000000000111100000000000001000000000
001000000000000000000000000000000000000000000000010000
000000000000000101000000000011000000000000001000000000
000000000000000000100000000000100000000000000000000000
000000000000000101000010100000000000000000001000000000
001000000000000000100110110000001011000000000000000000
000000000000000000000000000000000001000000001000000000
001000000000001101000010110000001011000000000000000000
000000000000000000000000000000000000000000001000000000
001000000000000000000010100000001010000000000000000000
000000000000000000000000000000000001000000001000000000
001000000000000000000000000000001010000000000000000000
000000000000000000000000000001100000000000001000000000
001000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000001000000000
001000000000000101000000000000001011000000000000000000

.logic_tile 2 13
110000000000000000000111000111000000000000000100000000
001000000000000000000111100000100000000001000010000000
101000000000001000000000000101000000010110100000000000
100000000000000011000000000000100000010110100000000000
010000000000000011100011110000000000000000100100000000
011000000000000000100011010000001010000000000000000000
000000000000000011100000000000000000000000000100000000
001000000000000000100000001001000000000010000000000100
000000000000000000000000000000000001001111000000000000
001000000000000000000000000000001010001111000000000000
000000000000001000000000000000000000001111000000000000
001000000000001101000000000000001011001111000000000000
000000000000000000000000010000000001001111000000000000
001000000000000000000010110000001100001111000000000000
000000000000000000000000000001100000000000000100000000
001000000000000000000000000000000000000001000000000000

.ramb_tile 3 13
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 13
110000000000000111000110100101011010010100000000000000
001000000000000000100100001101101111101110000000000000
011000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000001000010001000011101110100010000000000
001000000000001101000010111101001111111000100000000000
000000000000000001000111001101101010100001010000000000
001000000000001101000100000001001010100000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000001010101100000000000000000000000000000000000
001000000000100000000000000000000000000000000000000000
000000000000000000000110000001000000000000000100000000
001000000000000000000000000000000000000001000000000000
000000000000000000000110000000000000000000100100000000
001000000000000000000000000000001001000000000000000000

.logic_tile 5 13
110000000000000000000000000101000000000000000100000000
001000000000100111000011100000000000000001000000000000
011000000000001000000000010000000001000000100100000000
000000000000001011000010000000001011000000000000000000
010000000000001000000000000111011111101000110000000000
001000000000001111000000000000011011101000110000000000
000000000000000000000010010111111001101100010000000000
001000000000000000000011100000111111101100010000000000
000000000000000000000000000000000000000000000100000000
001001000000000000000000001111000000000010000000000000
000000000000000000000000000001000000000000000100000000
001000000000000000000000000000000000000001000000000000
000000000000001000000010000000000000000000100100000000
001000000000000001000000000000001001000000000000000000
000000000000000000000110100000011000000100000100000000
001000000000000000000011100000000000000000000000000000

.logic_tile 6 13
110000000000000000000000001000000000000000000100000000
001000100000000101000000000101000000000010000000000000
011000000000000000000000011000000000000000000100000000
000000000000000000000010000101000000000010000000000000
010000000000000000000000000000000000000000000100000000
001000000000000000000000000001000000000010000000000100
000000000000001101000000001000000000000000000100000000
001000000000000011000011101101000000000010000000000000
000000000000000000000110000000011110000011110000000000
001000000000000000000000000000000000000011110010000000
000010000001010000000010100111111000101000000010000000
001000000000000000000000001011110000111110100000000000
000000000000000101100000000000011100000100000100000000
001000000000000000000000000000010000000000000000000000
000000000000001000000010000000001110000100000100000000
001000000000000101000000000000000000000000000000000000

.logic_tile 7 13
010000000000101000000000000000001000001100111101000000
001000000001010001000000000000001000110011000000010000
001000000000000001100000000101001000001100111100000000
000000000000000000000000000000000000110011000000000000
000000000000000001100110010101001000001100111100000000
001000000000000000000010000000100000110011000001000000
000000000000001000000000000101001000001100111100000000
001000000000000001000000000000100000110011000001000000
000000000000000000000000000101101000001100111100000000
001000000000000000000000000000000000110011000001000000
000000000000000000000000010000001001001100111110000000
001000000000000000000010000000001000110011000000000000
000000000000000000000000000000001001001100111100000000
001000000000000000000000000000001101110011000000000100
010000000000000000000110000111101000001100111110000000
101000000000000000000000000000100000110011000000000000

.logic_tile 8 13
010000000000001000000110100000000000001111000000000000
001000000000000101000010100000001000001111000000000000
111000000000000101100000010001100000010110100000000000
100000000000000000000010100000100000010110100000000000
010000000000000101100010010001100000010110100000000000
111000000000000000000010100000000000010110100000000000
000000000000001000000010100000000000001111000000000000
001000000000001011000010100000001011001111000000000000
000000000000000000000000000000000000001111000000000000
001000000000001111000000000000001010001111000000000000
000000000000000000000000000000001001111000100000000000
001000000000000000000000001111011011110100010000000000
000000000000000000000000010001000000010110100000000000
001000000000000000000011000000100000010110100000000000
000000000000000000000000000101101101111001000100000000
001000000000000000000000000000101010111001000000100000

.logic_tile 9 13
010000000000001101100110110000000000000000001000000000
001000000000000101000010100000001000000000000000010000
000000000000001000000000000001100000000000001000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000001000000000000001000000000
001000000000000000000000000000100000000000000000000000
000000000000000000000000010000000001000000001000000000
001000000000000000000010100000001011000000000000000000
000000000000000000000000000000000001000000001000000000
001000000000000000000000000000001110000000000000000000
000000000000000000000010100001000000000000001000000000
001000000000000000000100000000100000000000000000000000
000000000000000000000000000001000000000000001000000000
001000000000000000000000000000000000000000000000000000
000000000000000111100000000000000001000000001000000000
001000000000000000100000000000001101000000000000000000

.ramb_tile 10 13
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 13
110000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
011000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
010000000000100000000000000000000000000000000000000000
001000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000001100000000000000100000000
001000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 13
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 14
000000000000000000000111000000001000000011110011000001
000000000000000000000100000000000000000011110000110010
000000000000000000000000000011000000010110100000000000
000000000000000000000000000000000000010110100000000000
000000000000000011100111000000000000010110100000000000
000000000000000000100010001101000000101001010000000000
000000000000000000000111000101000000010110100000000000
000000000000000001000000000000000000010110100000000000
000000000000000000000000000000011010000011110000000000
000000000000000001000000000000000000000011110000000000
000000000000000000000000000101100000010110100000000000
000000000000000000000000000000100000010110100000000000
000000000000000000000000000000001000000011110000000000
000000000000000000000000000000010000000011110000000000
000000000000000000000000000000000000010110100000000000
000000000000000000000000001101000000101001010000000010

.logic_tile 2 14
100000000000000000000111001000000000000000000100000000
000000000000000111000100001011000000000010000010000000
101000000000000000000000010000000000000000000100000000
100000000000000000000011011001000000000010000010000000
010000000000000000000011000000000001001111000000000000
110000000000000000000000000000001001001111000000000000
000000000000000000000000000000011110000100000100000000
000000000000000000000000000000000000000000000010000000
000000001110000000000110100011000000000000000100000000
000000001000000000000100000000100000000001000010000000
000000000000000000000000010001000000000000000100000000
000000000000000000000010110000000000000001000010000000
000000000000000011000000000000000000000000100100000000
000000000000000000000000000000001110000000000010000000
000000000000000101100000001000000000000000000100000000
000000000000000001100000000111000000000010000000000010

.ramt_tile 3 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 14
000000000000000001100110000001101000111101010100000000
000000000000000000000110100011010000010100000000000000
111000000000000111000000011111100001100000010100000000
100000000000001101000010000001001111111001110000000000
110000000000000000000111011011011100000001010000000000
110000000000000000000010010101101011000010010000000000
000000000000000001100000001000001000110100010100000000
000000000000000000000000000001011111111000100000000000
000000000000000001000110011001011100010100000000000000
000000000000001111100011100001001011100100000000000000
000000000000000001000000000000001101111001000100000000
000000000000000000000000001101011000110110000000000000
000000000001011000000111001111011000101001010100000000
000000000000100111000111111111000000101010100000000000
000000000000000111000110100001101011000110000000000000
000000000000000000000011110011111100001010000000000000

.logic_tile 5 14
100000000000100001100110010111100000000000000100000000
000000000011000000100011100000000000000001000000000000
011010000000000000000000011000000000000000000100000000
000001000000000000000011111101000000000010000000000000
010000000110000001100010010001000000101001010000000000
000000000000000000000011010101101111011001100000000000
000000000000000001000010110000001010000100000100000000
000000000000000101000011100000010000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000101100000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000100000000111000101000001100000010000000000
000000000001000000000100001111101011111001110000000000
000000000000000000000000000001100001100000010000000000
000000000000000001000000000001101010110110110000000000

.logic_tile 6 14
100000000000000000000000010000011000000100000100000000
000000000000000000000011010000010000000000000010000000
101000000000010000000111111000000000000000000000000000
100000000000100000000011110011000000000010000000000000
010000000000000000000011000000011100000011110000000000
110000000000000101000100000000000000000011110010000000
000000000000000000000000000111100001100000010000000000
000000000000001101000000000101101010110110110000000100
000000100000000000000110100011000000010110100000000000
000000000000000000000000000000100000010110100010000000
000000000000000101100000000000011000000100000100000000
000000000100000000000000000000010000000000000000000100
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000010000001000000000000000100000010
000000000000000000000000000000100000000001000000000000

.logic_tile 7 14
000000000000001001100110000000001000001100111100000000
000000000000000001000000000000001000110011000001010000
001000000001000000000000000000001000001100111100000000
000000000000100000000000000000001000110011000001000000
000000000000000000000000000000001000001100111110000000
000000000000000000000000000000001101110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000001000000
000000000000000000000000010111101000001100111110000000
000000000000000000000010000000000000110011000000000000
000000000000000000000000000111101000001100111100000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000000111101000001100111100000000
000000000000000000000000000000100000110011000010000000
010000000000001001100110010111101000001100111100000000
100000000000000001000010000000100000110011000000000000

.logic_tile 8 14
000000000000000111000000010000000000001111000000000000
000000000000000000100010100000001010001111000000000000
111000000000000101000000000001000000010110100000000000
100000000000000000000000000000100000010110100000000000
110000000000001101100000001000000000010110100000000000
010000000000000101000000001101000000101001010000000000
000000000000000111000110110000000001001111000000000000
000000000000000000000010100000001011001111000000000000
000000000000000111100000010101000000010110100000000000
000000000000001111100011010000000000010110100000000000
000000000000000000000000000011011010101000110110000000
000000000000000000000000000000001000101000110000000000
000000000000000000000000001011011000111101010100000000
000000000000000000000000000101000000101000000000100000
000000000000100000000110000111100000010110100000000000
000000000000000000000100000000100000010110100000000000

.logic_tile 9 14
000000000000000000000110100101100000000000001000000000
000000000000000000000000000000000000000000000000010000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000001101100000010000000000000000001000000000
000000000000000101000010100000001010000000000000000000
000000000000001000000000000000000001000000001000000000
000000000000000101000000000000001100000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000111100000000111000000000000001000000000
000000000000000000100000000000000000000000000000000000
000000000000000111100000000001000000000000001000000000
000000000000000000100000000000100000000000000000000000
000000000000000000000010100000000000000000001000000000
000000000000000000000100000000001011000000000000000000

.ramt_tile 10 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000000000011111011110100010000000000
000000000000000000000000000000001001110100010001000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 15
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001111000000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000010000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 15
100000000000000000000000010000000000000000000100000000
000000000000000000000011100101000000000010000010000000
101000000000000000000011111000000000000000000100000000
100000000000000000000011000111000000000010000010000000
010000000000000011100000000000000001000000100100000001
010000000000000000000000000000001001000000000000000000
000000000000000000000000000000000000000000000100000001
000000000000000000000000001011000000000010000000000000
000000000000000000000110100001100000000000000101000000
000000000000000000000100000000100000000001000000000000
000000000000000000000000000111000000000000000110000000
000000000000000001000000000000000000000001000000000000
000000001110000011000000001000000000000000000100000000
000000000000000000000000000011000000000010000000000010
000000000000001000000110100111100000000000000100000000
000000000000001101000100000000100000000001000000000010

.ramb_tile 3 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 15
000000000000001000000000010111001011101000110100000000
000000000000000001000010010000111001101000110000000000
111000000000000111100010110001011010000010000000000000
100000000000000000100010010011011010000111000000000000
010000000000000000000011110011011000010011100000100000
110000000000000001000011000111111111000011000000000000
000000000000001001100110000101111100000001000000000000
000000000000001101000000000101011100010010100000000000
000000000000000001000110010101011100111000100100000000
000000000000001111000010100000101001111000100000000000
000000000000001111100000010000001100111001000100000000
000000000000000101100010000111001011110110000000000000
000000001010001001100010000101011011111000100100000000
000000000000000101000011110000101100111000100000000000
000000000000000000000000001000001100101100010100000000
000000000000000000000000000001011011011100100000000000

.logic_tile 5 15
100000000000000000000000000101111101101100010000000000
000000000000000000000000000000011001101100010000000000
011000000000000101000110000111100000000000000100000000
000000000000001111000011100000000000000001000000000000
010000000000000001100000000011011001101100010000000000
000000000000000101100000000000001001101100010000000000
000000000000000000000000001000011000101000110000000000
000000000000000101000000001001011010010100110000000000
000001000000000001100000001011111110101000000000000000
000010100000000000000010001001010000111101010000000000
000000000000000001100110100000001100000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000000000000000011100000010000011000000100000100000000
000000000000000000100010000000000000000000000000000000

.logic_tile 6 15
100000000000000000000010100000000001000000100100000000
000000000000000000000100000000001100000000000000000000
011000000000000011100000000000000000000000100100000000
000000000000000000000000000000001011000000000000000000
010000000000001000000111100101001001101000000000000000
000000000000001011000110001101011111110110110000000000
000010000000000000000000000000000000000000100100000000
000001000000000000000000000000001100000000000000000000
000000000000001011000000000011100000000000000100000000
000000000000000001000010000000000000000001000000000000
000000100000001101100000001011001100101001010000000000
000001000000000101000000001111010000101010100000000000
000000000000000000000000000001100000000000000100000000
000000000000000000000011000000000000000001000000000000
000000000000000000000111010000000000000000000100000000
000000000000000000000110001111000000000010000000000000

.logic_tile 7 15
000000000000001000000110010000001000001100111100000000
000000000000000001000010000000001000110011000000010000
001000000000000000000000000000001000001100111100000000
000000000110000000000000000000001100110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000010000000
000000000000001000000000000000001000001100111100000000
000000000000000001000000000000001001110011000000000000
000000000000000001100000000101101000001100111100000000
000000000000000000000000000000000000110011000000000000
000000000000000000000110010111101000001100111100000000
000000000000000000000010000000000000110011000000000000
000000000000000000000000000000001001001100111110000000
000000000000000000000000000000001101110011000000000000
010000000000000001100000001000001000001100110100000000
100000000000000000000000001011000000110011000010000000

.logic_tile 8 15
100000000000000101100110010101100000010110100000000000
000000000000000000000011000000100000010110100000000000
011010100000000101100000000000000001001111000000000000
000000000000000000000000000000001000001111000000000000
010000000000000000000000010101100000010110100000000000
000000000000000000000010100000000000010110100000000000
000000100000001000000000010000000000000000100100000000
000000000000000101000010100000001000000000000000000000
000000000000000000000010100001000000010110100000000000
000000000000000000000100000000000000010110100000000000
000000000000000000000000000000000000001111000000000000
000000000000000000000000000000001011001111000000000000
000000000000000000000000000011001000111001000000000000
000000000000000000000000000000111001111001000000000000
000000000000001000000000001000000000010110100000000000
000000000110001001000000000111000000101001010000000000

.logic_tile 9 15
000000000000001000000000010000000000000000001000000000
000000000000000101000010100000001101000000000000010000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000101100000000000000001000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000001101100000000011100000000000001000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000001101000010110000001001000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 15
100000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001010000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 16
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000100000000000000000000000000000
000010100001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 16
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
111000000000000000000000000000011011111000100100000000
100000000000000000000000000101001111110100010000000000
010000000000000000000111000000000000000000000000000000
110000000000000001000100000000000000000000000000000000
000000000000000111100111100101100000101001010100000000
000000000000000000100100001001101010100110010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000

.logic_tile 5 16
100000000000000000000110110000000000000000000000000000
000000000000000000000010010000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000101100110010000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000000000000
000000000000000000000000000001001010101000010000000000
000000000000000000000010011001101110101110010010000000
000000000000100000000000000101011110101000000000000000
000000000001000011000000001101100000111110100000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000

.logic_tile 6 16
000000000000001000000111001011011000000110000000000000
000000000000000001000100000001001011000101000000000000
111000000000001111000111111011111100111101010100000000
100000000000000001000111011011010000010100000000000000
110000000000000011100011110001011001010100000000000000
110000000000000000000011000001111111011101000000000010
000000000000001101000000010011101100111101010100000000
000000000000001111000011111101000000010100000000000000
000000000000001001100111101011000001101001010100000000
000000000000000101000100000101101100100110010000000000
000000000000000101100111110001111100110001010100000000
000000000000001001000010000000101111110001010000000000
000000000000000000000011100011111010101001010000000000
000000000000000000000011000101010000101010100000000000
000000000000000001100110001111101011011100000000000000
000000000000000000000000000001011010000100000000000000

.logic_tile 7 16
100000000000000000000010100011000001101001010000000000
000000000000000000000000001011001111011001100000000000
011000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
010000000000000000000000000001000000000000000100000000
000000000000000101000000000000100000000001000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001111000000000010000000000000
000000000000000001100000010000000000000000000000000000
000000000000000000100010000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000

.logic_tile 8 16
000000000000000000000000010000011100000011110000000000
000000000000000000000011010000010000000011110000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000000001110000011110000000000
010000000000000000000000000000000000000011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000110000000001100000011110000000000
000000000000000000000100000000010000000011110000000000
000000000000000011100110010000000000000000000000000000
000000000000000000100111010000000000000000000000000000
000000000000001000000000001101111100101001010100000000
000000000000001001000000001011100000010101010001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 16
000000000000000000000000000000001000000011110000000000
000000000000000000000000000000000000000011110001010000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 1 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000001110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000000100
000101111000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.sym 0 clk_12MHz$SB_IO_IN
.sym 1 freq_etalon$SB_IO_IN_$glb_clk
.sym 2 f2.Ns_SB_DFFNE_Q_E_$glb_ce
.sym 3 f2.Ns_counter_SB_DFFSR_Q_R_$glb_sr
.sym 4 clk_1Hz_$glb_clk
.sym 5 f2.gate_sync_$glb_clk
.sym 6 clk_72MHz_$glb_clk
.sym 7 c1.d_clk_SB_DFFE_Q_D_$glb_sr
.sym 8 i_SPI_CLK$SB_IO_IN_$glb_clk
.sym 37 clk_12MHz$SB_IO_IN
.sym 40 c1.count[0]
.sym 45 c1.d_clk_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 46 c1.d_clk_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 47 c1.d_clk_SB_DFFE_Q_E_SB_LUT4_O_I0[2]
.sym 49 c1.d_clk_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 54 c1.d_clk_SB_DFFE_Q_E_SB_LUT4_O_I0[0]
.sym 104 $PACKER_GND_NET
.sym 128 $PACKER_GND_NET
.sym 133 clk_12MHz$SB_IO_IN
.sym 177 c1.d_clk_SB_DFFE_Q_E
.sym 179 c1.d_clk_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 487 clk_12MHz$SB_IO_IN
.sym 520 f1.counter_SB_DFFSR_Q_39_D[5]
.sym 522 clk_1Hz
.sym 525 f1.counter_SB_DFFSR_Q_39_D[3]
.sym 526 f1.counter_SB_DFFSR_Q_39_D[7]
.sym 633 f1.counter_SB_DFFSR_Q_39_D[6]
.sym 634 c1.d_clk_SB_DFFE_Q_D
.sym 635 f1.counter_SB_DFFSR_Q_39_D[4]
.sym 636 f1.counter_SB_DFFSR_Q_39_D[10]
.sym 637 f1.counter_SB_DFFSR_Q_39_D[2]
.sym 638 f1.counter[0]
.sym 639 f1.counter_SB_DFFSR_Q_39_D[13]
.sym 640 f1.counter[1]
.sym 665 f1.counter[4]
.sym 746 counter_not[14]
.sym 747 f1.counter_SB_DFFSR_Q_39_D[0]
.sym 748 counter_not[8]
.sym 749 f1.counter_SB_DFFSR_Q_39_D[8]
.sym 750 f1.counter_SB_DFFSR_Q_39_D[1]
.sym 751 f1.counter_SB_DFFSR_Q_39_D[14]
.sym 752 f1.counter_SB_DFFSR_Q_39_D[9]
.sym 753 f1.counter_SB_DFFSR_Q_39_D[12]
.sym 801 f1.counter[1]
.sym 830 c1.d_clk_SB_DFFE_Q_D
.sym 836 clk_12MHz$SB_IO_IN
.sym 845 c1.d_clk_SB_DFFE_Q_D
.sym 935 counter_not[14]
.sym 939 counter_not[8]
.sym 944 clk_1Hz
.sym 963 clk_1Hz
.sym 1046 clk_1Hz
.sym 1358 s1.tx_byte[18]
.sym 1430 f1.counter_out_SB_DFFNE_Q_E
.sym 1431 f1.counter_SB_DFFSR_Q_39_D[36]
.sym 1432 f1.counter_SB_DFFSR_Q_39_D[39]
.sym 1433 f1.counter_SB_DFFSR_Q_39_D[34]
.sym 1434 f1.counter_SB_DFFSR_Q_39_D[37]
.sym 1435 f1.counter_SB_DFFSR_Q_39_D[38]
.sym 1436 f1.counter_SB_DFFSR_Q_39_D[35]
.sym 1437 f1.counter_SB_DFFSR_Q_39_D[27]
.sym 1548 counter_not[27]
.sym 1573 f1.counter_out_SB_DFFNE_Q_E
.sym 1619 f1.counter_out_SB_DFFNE_Q_E
.sym 1702 counter_not[33]
.sym 1848 $PACKER_GND_NET
.sym 1868 $PACKER_GND_NET
.sym 1880 c1.count[1]
.sym 1881 c1.count[2]
.sym 1882 c1.count[3]
.sym 1883 c1.count[4]
.sym 1884 c1.count[5]
.sym 1885 c1.count[6]
.sym 1886 c1.count[7]
.sym 1905 c1.d_clk_SB_DFFE_Q_E
.sym 1978 c1.count[0]
.sym 1988 c1.count[3]
.sym 1989 c1.d_clk_SB_DFFE_Q_E
.sym 1990 c1.count[5]
.sym 1991 c1.count[6]
.sym 1994 c1.count[1]
.sym 1995 c1.count[2]
.sym 1997 c1.count[4]
.sym 2000 c1.count[7]
.sym 2011 c1.count[0]
.sym 2038 c1.count[7]
.sym 2039 c1.count[5]
.sym 2040 c1.count[6]
.sym 2041 c1.count[4]
.sym 2044 c1.count[2]
.sym 2045 c1.count[0]
.sym 2046 c1.count[3]
.sym 2047 c1.count[1]
.sym 2049 clk_72MHz_$glb_clk
.sym 2050 c1.d_clk_SB_DFFE_Q_E
.sym 2063 c1.count[8]
.sym 2064 c1.count[9]
.sym 2065 c1.count[10]
.sym 2066 c1.count[11]
.sym 2067 c1.count[12]
.sym 2068 c1.count[13]
.sym 2069 c1.count[14]
.sym 2070 c1.count[15]
.sym 2076 c1.d_clk_SB_DFFE_Q_E
.sym 2091 $PACKER_VCC_NET
.sym 2105 c1.d_clk_SB_DFFE_Q_E
.sym 2144 c1.d_clk_SB_DFFE_Q_E
.sym 2162 c1.d_clk_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 2166 c1.d_clk_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 2167 c1.d_clk_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 2169 c1.count[17]
.sym 2170 c1.d_clk_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 2172 c1.count[12]
.sym 2173 c1.count[13]
.sym 2176 c1.count[8]
.sym 2177 c1.count[9]
.sym 2178 c1.count[10]
.sym 2179 c1.count[11]
.sym 2183 c1.count[15]
.sym 2185 c1.count[9]
.sym 2186 c1.count[13]
.sym 2187 c1.count[15]
.sym 2188 c1.count[17]
.sym 2197 c1.count[12]
.sym 2198 c1.count[10]
.sym 2199 c1.count[11]
.sym 2200 c1.count[8]
.sym 2227 c1.d_clk_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 2228 c1.d_clk_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 2229 c1.d_clk_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 2230 c1.d_clk_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 2234 c1.count[16]
.sym 2235 c1.count[17]
.sym 2236 c1.count[18]
.sym 2237 c1.count[19]
.sym 2238 c1.count[20]
.sym 2239 c1.count[21]
.sym 2240 c1.count[22]
.sym 2241 c1.count[23]
.sym 2266 c1.d_clk_SB_DFFE_Q_E
.sym 2293 c1.count[14]
.sym 2294 c1.d_clk_SB_DFFE_Q_E_SB_LUT4_O_I0[0]
.sym 2295 c1.d_clk_SB_DFFE_Q_E_SB_LUT4_O_I0[2]
.sym 2303 c1.count[16]
.sym 2309 c1.d_clk_SB_DFFE_Q_E_SB_LUT4_O_I0[1]
.sym 2313 c1.count[18]
.sym 2315 c1.count[20]
.sym 2316 c1.d_clk_SB_DFFE_Q_E_SB_LUT4_O_I0[3]
.sym 2320 c1.d_clk_SB_DFFE_Q_E_SB_LUT4_O_I0[1]
.sym 2321 c1.d_clk_SB_DFFE_Q_E_SB_LUT4_O_I0[2]
.sym 2322 c1.d_clk_SB_DFFE_Q_E_SB_LUT4_O_I0[3]
.sym 2323 c1.d_clk_SB_DFFE_Q_E_SB_LUT4_O_I0[0]
.sym 2332 c1.count[16]
.sym 2333 c1.count[20]
.sym 2334 c1.count[14]
.sym 2335 c1.count[18]
.sym 2369 c1.count[24]
.sym 2370 c1.count[25]
.sym 2371 c1.count[26]
.sym 2374 c1.d_clk_SB_DFFE_Q_E_SB_LUT4_O_I0[3]
.sym 2375 c1.d_clk_SB_DFFE_Q_E_SB_LUT4_O_I0[1]
.sym 2381 c1.d_clk_SB_DFFE_Q_E
.sym 2412 c1.d_clk_SB_DFFE_Q_E
.sym 2641 f1.counter[2]
.sym 2642 f1.counter[3]
.sym 2643 f1.counter[4]
.sym 2644 f1.counter[5]
.sym 2645 f1.counter[6]
.sym 2646 f1.counter[7]
.sym 2665 f1.counter[15]
.sym 2676 f1.counter_SB_DFFSR_Q_39_D[2]
.sym 2677 clk_1Hz
.sym 2683 f1.counter_SB_DFFSR_Q_39_D[3]
.sym 2684 f1.counter_SB_DFFSR_Q_39_D[6]
.sym 2685 f1.counter_SB_DFFSR_Q_39_D[7]
.sym 2693 c1.d_clk_SB_DFFE_Q_D
.sym 2703 c1.d_clk_SB_DFFE_Q_E
.sym 2711 f1.counter[3]
.sym 2715 f1.counter[7]
.sym 2721 f1.counter[5]
.sym 2732 f1.counter[5]
.sym 2743 c1.d_clk_SB_DFFE_Q_D
.sym 2762 f1.counter[3]
.sym 2767 f1.counter[7]
.sym 2771 c1.d_clk_SB_DFFE_Q_E
.sym 2772 clk_72MHz_$glb_clk
.sym 2774 f1.counter[8]
.sym 2775 f1.counter[9]
.sym 2776 f1.counter[10]
.sym 2777 f1.counter[11]
.sym 2778 f1.counter[12]
.sym 2779 f1.counter[13]
.sym 2780 f1.counter[14]
.sym 2781 f1.counter[15]
.sym 2790 f1.counter_SB_DFFSR_Q_39_D[5]
.sym 2794 clk_1Hz
.sym 2806 f1.counter[18]
.sym 2808 f1.counter[19]
.sym 2810 f1.counter_SB_DFFSR_Q_39_D[4]
.sym 2812 f1.counter_SB_DFFSR_Q_39_D[10]
.sym 2813 f1.counter_SB_DFFSR_Q_39_D[5]
.sym 2817 f1.counter_SB_DFFSR_Q_39_D[12]
.sym 2818 f1.counter_SB_DFFSR_Q_39_D[13]
.sym 2828 f1.counter_SB_DFFSR_Q_39_D[0]
.sym 2829 f1.counter[2]
.sym 2830 clk_1Hz
.sym 2831 f1.counter[4]
.sym 2841 f1.counter[6]
.sym 2845 f1.counter[10]
.sym 2848 f1.counter[13]
.sym 2850 f1.counter[1]
.sym 2856 f1.counter[0]
.sym 2863 f1.counter[6]
.sym 2866 clk_1Hz
.sym 2872 f1.counter[4]
.sym 2881 f1.counter[10]
.sym 2886 f1.counter[2]
.sym 2890 f1.counter_SB_DFFSR_Q_39_D[0]
.sym 2897 f1.counter[13]
.sym 2902 f1.counter[1]
.sym 2903 f1.counter[0]
.sym 2907 freq_etalon$SB_IO_IN_$glb_clk
.sym 2908 c1.d_clk_SB_DFFE_Q_D_$glb_sr
.sym 2909 f1.counter[16]
.sym 2910 f1.counter[17]
.sym 2911 f1.counter[18]
.sym 2912 f1.counter[19]
.sym 2913 f1.counter[20]
.sym 2914 f1.counter[21]
.sym 2915 f1.counter[22]
.sym 2916 f1.counter[23]
.sym 2923 f1.counter[0]
.sym 2929 f1.counter_out_SB_DFFNE_Q_E
.sym 2930 f1.counter[9]
.sym 2935 f1.counter[31]
.sym 2937 f1.counter_SB_DFFSR_Q_39_D[9]
.sym 2941 f1.counter_out_SB_DFFNE_Q_E
.sym 2942 f1.counter[16]
.sym 2943 f1.counter[27]
.sym 2945 f1.counter_out_SB_DFFNE_Q_E
.sym 2947 f1.counter_SB_DFFSR_Q_39_D[8]
.sym 2951 f1.counter_SB_DFFSR_Q_39_D[14]
.sym 2962 f1.counter[8]
.sym 2964 f1.counter_out_SB_DFFNE_Q_E
.sym 2966 f1.counter[12]
.sym 2967 f1.counter[0]
.sym 2968 f1.counter[14]
.sym 2969 f1.counter[1]
.sym 2971 f1.counter[9]
.sym 2995 f1.counter[14]
.sym 3001 f1.counter[0]
.sym 3009 f1.counter[8]
.sym 3014 f1.counter[8]
.sym 3022 f1.counter[1]
.sym 3026 f1.counter[14]
.sym 3033 f1.counter[9]
.sym 3038 f1.counter[12]
.sym 3041 f1.counter_out_SB_DFFNE_Q_E
.sym 3042 clk_1Hz_$glb_clk
.sym 3044 f1.counter[24]
.sym 3045 f1.counter[25]
.sym 3046 f1.counter[26]
.sym 3047 f1.counter[27]
.sym 3048 f1.counter[28]
.sym 3049 f1.counter[29]
.sym 3050 f1.counter[30]
.sym 3051 f1.counter[31]
.sym 3068 f1.counter[18]
.sym 3069 f1.counter[11]
.sym 3070 f1.counter[39]
.sym 3072 f1.counter[20]
.sym 3074 f1.counter[33]
.sym 3076 f1.counter[22]
.sym 3079 f1.counter[25]
.sym 3097 f1.counter_SB_DFFSR_Q_39_D[2]
.sym 3098 f1.counter_SB_DFFSR_Q_39_D[0]
.sym 3100 f1.counter_SB_DFFSR_Q_39_D[7]
.sym 3101 f1.counter_SB_DFFSR_Q_39_D[1]
.sym 3104 f1.counter_SB_DFFSR_Q_39_D[5]
.sym 3105 f1.counter_SB_DFFSR_Q_39_D[6]
.sym 3106 f1.counter_SB_DFFSR_Q_39_D[3]
.sym 3109 f1.counter_SB_DFFSR_Q_39_D[4]
.sym 3129 $nextpnr_ICESTORM_LC_0$O
.sym 3131 f1.counter_SB_DFFSR_Q_39_D[0]
.sym 3135 f1.counter_out_SB_DFFNE_Q_E_SB_LUT4_O_I3[1]
.sym 3137 f1.counter_SB_DFFSR_Q_39_D[1]
.sym 3141 f1.counter_out_SB_DFFNE_Q_E_SB_LUT4_O_I3[2]
.sym 3144 f1.counter_SB_DFFSR_Q_39_D[2]
.sym 3147 f1.counter_out_SB_DFFNE_Q_E_SB_LUT4_O_I3[3]
.sym 3149 f1.counter_SB_DFFSR_Q_39_D[3]
.sym 3153 f1.counter_out_SB_DFFNE_Q_E_SB_LUT4_O_I3[4]
.sym 3155 f1.counter_SB_DFFSR_Q_39_D[4]
.sym 3159 f1.counter_out_SB_DFFNE_Q_E_SB_LUT4_O_I3[5]
.sym 3162 f1.counter_SB_DFFSR_Q_39_D[5]
.sym 3165 f1.counter_out_SB_DFFNE_Q_E_SB_LUT4_O_I3[6]
.sym 3167 f1.counter_SB_DFFSR_Q_39_D[6]
.sym 3171 f1.counter_out_SB_DFFNE_Q_E_SB_LUT4_O_I3[7]
.sym 3174 f1.counter_SB_DFFSR_Q_39_D[7]
.sym 3179 f1.counter[32]
.sym 3180 f1.counter[33]
.sym 3181 f1.counter[34]
.sym 3182 f1.counter[35]
.sym 3183 f1.counter[36]
.sym 3184 f1.counter[37]
.sym 3185 f1.counter[38]
.sym 3186 f1.counter[39]
.sym 3203 f1.counter[26]
.sym 3204 f1.counter[16]
.sym 3205 f1.counter[27]
.sym 3207 f1.counter[28]
.sym 3209 f1.counter[29]
.sym 3210 f1.counter[15]
.sym 3212 f1.counter[17]
.sym 3227 f1.counter_out_SB_DFFNE_Q_E_SB_LUT4_O_I3[7]
.sym 3234 f1.counter_SB_DFFSR_Q_39_D[14]
.sym 3238 f1.counter_SB_DFFSR_Q_39_D[8]
.sym 3241 f1.counter_SB_DFFSR_Q_39_D[13]
.sym 3243 f1.counter_SB_DFFSR_Q_39_D[10]
.sym 3245 f1.counter_SB_DFFSR_Q_39_D[9]
.sym 3246 f1.counter_SB_DFFSR_Q_39_D[12]
.sym 3250 f1.counter_SB_DFFSR_Q_39_D[11]
.sym 3259 f1.counter_SB_DFFSR_Q_39_D[15]
.sym 3264 f1.counter_out_SB_DFFNE_Q_E_SB_LUT4_O_I3[8]
.sym 3267 f1.counter_SB_DFFSR_Q_39_D[8]
.sym 3270 f1.counter_out_SB_DFFNE_Q_E_SB_LUT4_O_I3[9]
.sym 3272 f1.counter_SB_DFFSR_Q_39_D[9]
.sym 3276 f1.counter_out_SB_DFFNE_Q_E_SB_LUT4_O_I3[10]
.sym 3279 f1.counter_SB_DFFSR_Q_39_D[10]
.sym 3282 f1.counter_out_SB_DFFNE_Q_E_SB_LUT4_O_I3[11]
.sym 3284 f1.counter_SB_DFFSR_Q_39_D[11]
.sym 3288 f1.counter_out_SB_DFFNE_Q_E_SB_LUT4_O_I3[12]
.sym 3290 f1.counter_SB_DFFSR_Q_39_D[12]
.sym 3294 f1.counter_out_SB_DFFNE_Q_E_SB_LUT4_O_I3[13]
.sym 3296 f1.counter_SB_DFFSR_Q_39_D[13]
.sym 3300 f1.counter_out_SB_DFFNE_Q_E_SB_LUT4_O_I3[14]
.sym 3303 f1.counter_SB_DFFSR_Q_39_D[14]
.sym 3306 f1.counter_out_SB_DFFNE_Q_E_SB_LUT4_O_I3[15]
.sym 3308 f1.counter_SB_DFFSR_Q_39_D[15]
.sym 3314 f1.counter_SB_DFFSR_Q_39_D[17]
.sym 3315 f1.counter_SB_DFFSR_Q_39_D[21]
.sym 3316 f1.counter_SB_DFFSR_Q_39_D[11]
.sym 3317 f1.counter_SB_DFFSR_Q_39_D[15]
.sym 3318 f1.counter_SB_DFFSR_Q_39_D[22]
.sym 3319 f1.counter_SB_DFFSR_Q_39_D[18]
.sym 3320 f1.counter_SB_DFFSR_Q_39_D[23]
.sym 3321 f1.counter_SB_DFFSR_Q_39_D[16]
.sym 3327 f1.counter[38]
.sym 3329 f1.counter[35]
.sym 3331 f1.counter[39]
.sym 3337 f1.counter[34]
.sym 3343 f1.counter[26]
.sym 3345 f1.counter[24]
.sym 3346 f1.counter[18]
.sym 3347 f1.counter[25]
.sym 3348 f1.counter[19]
.sym 3349 f1.counter[29]
.sym 3352 f1.counter[39]
.sym 3356 f1.counter[38]
.sym 3358 f1.counter[34]
.sym 3360 f1.counter[35]
.sym 3362 f1.counter_out_SB_DFFNE_Q_E_SB_LUT4_O_I3[15]
.sym 3383 f1.counter_SB_DFFSR_Q_39_D[17]
.sym 3384 f1.counter_SB_DFFSR_Q_39_D[21]
.sym 3387 f1.counter_SB_DFFSR_Q_39_D[22]
.sym 3388 f1.counter_SB_DFFSR_Q_39_D[18]
.sym 3389 f1.counter_SB_DFFSR_Q_39_D[23]
.sym 3390 f1.counter_SB_DFFSR_Q_39_D[16]
.sym 3391 f1.counter_SB_DFFSR_Q_39_D[20]
.sym 3394 f1.counter_SB_DFFSR_Q_39_D[19]
.sym 3399 f1.counter_out_SB_DFFNE_Q_E_SB_LUT4_O_I3[16]
.sym 3401 f1.counter_SB_DFFSR_Q_39_D[16]
.sym 3405 f1.counter_out_SB_DFFNE_Q_E_SB_LUT4_O_I3[17]
.sym 3407 f1.counter_SB_DFFSR_Q_39_D[17]
.sym 3411 f1.counter_out_SB_DFFNE_Q_E_SB_LUT4_O_I3[18]
.sym 3413 f1.counter_SB_DFFSR_Q_39_D[18]
.sym 3417 f1.counter_out_SB_DFFNE_Q_E_SB_LUT4_O_I3[19]
.sym 3419 f1.counter_SB_DFFSR_Q_39_D[19]
.sym 3423 f1.counter_out_SB_DFFNE_Q_E_SB_LUT4_O_I3[20]
.sym 3425 f1.counter_SB_DFFSR_Q_39_D[20]
.sym 3429 f1.counter_out_SB_DFFNE_Q_E_SB_LUT4_O_I3[21]
.sym 3432 f1.counter_SB_DFFSR_Q_39_D[21]
.sym 3435 f1.counter_out_SB_DFFNE_Q_E_SB_LUT4_O_I3[22]
.sym 3438 f1.counter_SB_DFFSR_Q_39_D[22]
.sym 3441 f1.counter_out_SB_DFFNE_Q_E_SB_LUT4_O_I3[23]
.sym 3443 f1.counter_SB_DFFSR_Q_39_D[23]
.sym 3449 f1.counter_SB_DFFSR_Q_39_D[20]
.sym 3450 f1.counter_SB_DFFSR_Q_39_D[25]
.sym 3451 s1.tx_byte[26]
.sym 3452 f1.counter_SB_DFFSR_Q_39_D[19]
.sym 3453 f1.counter_SB_DFFSR_Q_39_D[24]
.sym 3454 s1.tx_byte[18]
.sym 3455 f1.counter_SB_DFFSR_Q_39_D[28]
.sym 3456 f1.counter_SB_DFFSR_Q_39_D[26]
.sym 3463 f1.counter_out_SB_DFFNE_Q_E
.sym 3473 f1.counter_out_SB_DFFNE_Q_E
.sym 3474 f1.counter[32]
.sym 3476 f1.counter[27]
.sym 3478 f1.counter[37]
.sym 3479 f1.counter_out_SB_DFFNE_Q_E
.sym 3480 f1.counter[31]
.sym 3482 f1.counter[36]
.sym 3483 f1.counter[16]
.sym 3489 f1.counter_out_SB_DFFNE_Q_E
.sym 3497 f1.counter_out_SB_DFFNE_Q_E_SB_LUT4_O_I3[23]
.sym 3519 f1.counter_SB_DFFSR_Q_39_D[31]
.sym 3523 f1.counter_SB_DFFSR_Q_39_D[29]
.sym 3524 f1.counter_SB_DFFSR_Q_39_D[28]
.sym 3525 f1.counter_SB_DFFSR_Q_39_D[27]
.sym 3527 f1.counter_SB_DFFSR_Q_39_D[25]
.sym 3530 f1.counter_SB_DFFSR_Q_39_D[24]
.sym 3532 f1.counter_SB_DFFSR_Q_39_D[30]
.sym 3533 f1.counter_SB_DFFSR_Q_39_D[26]
.sym 3534 f1.counter_out_SB_DFFNE_Q_E_SB_LUT4_O_I3[24]
.sym 3536 f1.counter_SB_DFFSR_Q_39_D[24]
.sym 3540 f1.counter_out_SB_DFFNE_Q_E_SB_LUT4_O_I3[25]
.sym 3542 f1.counter_SB_DFFSR_Q_39_D[25]
.sym 3546 f1.counter_out_SB_DFFNE_Q_E_SB_LUT4_O_I3[26]
.sym 3549 f1.counter_SB_DFFSR_Q_39_D[26]
.sym 3552 f1.counter_out_SB_DFFNE_Q_E_SB_LUT4_O_I3[27]
.sym 3555 f1.counter_SB_DFFSR_Q_39_D[27]
.sym 3558 f1.counter_out_SB_DFFNE_Q_E_SB_LUT4_O_I3[28]
.sym 3561 f1.counter_SB_DFFSR_Q_39_D[28]
.sym 3564 f1.counter_out_SB_DFFNE_Q_E_SB_LUT4_O_I3[29]
.sym 3567 f1.counter_SB_DFFSR_Q_39_D[29]
.sym 3570 f1.counter_out_SB_DFFNE_Q_E_SB_LUT4_O_I3[30]
.sym 3572 f1.counter_SB_DFFSR_Q_39_D[30]
.sym 3576 f1.counter_out_SB_DFFNE_Q_E_SB_LUT4_O_I3[31]
.sym 3579 f1.counter_SB_DFFSR_Q_39_D[31]
.sym 3584 counter_not[15]
.sym 3585 f1.counter_SB_DFFSR_Q_39_D[31]
.sym 3586 counter_not[18]
.sym 3587 counter_not[19]
.sym 3588 f1.counter_SB_DFFSR_Q_39_D[32]
.sym 3589 f1.counter_SB_DFFSR_Q_39_D[29]
.sym 3590 f1.counter_SB_DFFSR_Q_39_D[30]
.sym 3591 counter_not[26]
.sym 3601 s1.tx_byte_SB_DFFE_Q_28_D_SB_LUT4_O_I2[1]
.sym 3607 s1.tx_byte[26]
.sym 3608 f1.counter[25]
.sym 3610 f1.counter[33]
.sym 3611 f1.counter_SB_DFFSR_Q_39_D[27]
.sym 3612 f1.counter[20]
.sym 3613 f1.counter_out_SB_DFFNE_Q_E
.sym 3615 f1.counter[39]
.sym 3632 f1.counter_out_SB_DFFNE_Q_E_SB_LUT4_O_I3[31]
.sym 3642 f1.counter_SB_DFFSR_Q_39_D[38]
.sym 3646 f1.counter_SB_DFFSR_Q_39_D[36]
.sym 3647 f1.counter_SB_DFFSR_Q_39_D[39]
.sym 3648 f1.counter_SB_DFFSR_Q_39_D[34]
.sym 3649 f1.counter_SB_DFFSR_Q_39_D[37]
.sym 3651 f1.counter_SB_DFFSR_Q_39_D[35]
.sym 3655 f1.counter_SB_DFFSR_Q_39_D[33]
.sym 3665 f1.counter_SB_DFFSR_Q_39_D[32]
.sym 3669 f1.counter_out_SB_DFFNE_Q_E_SB_LUT4_O_I3[32]
.sym 3671 f1.counter_SB_DFFSR_Q_39_D[32]
.sym 3675 f1.counter_out_SB_DFFNE_Q_E_SB_LUT4_O_I3[33]
.sym 3677 f1.counter_SB_DFFSR_Q_39_D[33]
.sym 3681 f1.counter_out_SB_DFFNE_Q_E_SB_LUT4_O_I3[34]
.sym 3684 f1.counter_SB_DFFSR_Q_39_D[34]
.sym 3687 f1.counter_out_SB_DFFNE_Q_E_SB_LUT4_O_I3[35]
.sym 3690 f1.counter_SB_DFFSR_Q_39_D[35]
.sym 3693 f1.counter_out_SB_DFFNE_Q_E_SB_LUT4_O_I3[36]
.sym 3696 f1.counter_SB_DFFSR_Q_39_D[36]
.sym 3699 f1.counter_out_SB_DFFNE_Q_E_SB_LUT4_O_I3[37]
.sym 3702 f1.counter_SB_DFFSR_Q_39_D[37]
.sym 3705 f1.counter_out_SB_DFFNE_Q_E_SB_LUT4_O_I3[38]
.sym 3707 f1.counter_SB_DFFSR_Q_39_D[38]
.sym 3711 f1.counter_out_SB_DFFNE_Q_E_SB_LUT4_O_I3[39]
.sym 3714 f1.counter_SB_DFFSR_Q_39_D[39]
.sym 3719 counter_not[17]
.sym 3720 counter_not[16]
.sym 3721 f1.counter_SB_DFFSR_Q_39_D[33]
.sym 3722 counter_not[31]
.sym 3723 counter_not[30]
.sym 3724 counter_not[20]
.sym 3725 counter_not[11]
.sym 3726 counter_not[28]
.sym 3745 counter_not[19]
.sym 3750 f1.counter[27]
.sym 3754 f1.counter[29]
.sym 3767 f1.counter_out_SB_DFFNE_Q_E_SB_LUT4_O_I3[39]
.sym 3775 f1.counter[35]
.sym 3781 f1.counter[34]
.sym 3782 f1.counter[27]
.sym 3783 f1.counter[39]
.sym 3784 f1.counter[37]
.sym 3787 f1.counter[38]
.sym 3788 f1.counter[36]
.sym 3808 f1.counter_out_SB_DFFNE_Q_E_SB_LUT4_O_I3[39]
.sym 3812 f1.counter[36]
.sym 3817 f1.counter[39]
.sym 3824 f1.counter[34]
.sym 3832 f1.counter[37]
.sym 3836 f1.counter[38]
.sym 3844 f1.counter[35]
.sym 3847 f1.counter[27]
.sym 3854 counter_not[25]
.sym 3855 counter_not[24]
.sym 3856 counter_not[39]
.sym 3857 counter_not[38]
.sym 3858 counter_not[29]
.sym 3859 counter_not[33]
.sym 3860 counter_not[36]
.sym 3861 counter_not[32]
.sym 3867 counter_not[11]
.sym 3918 f1.counter_out_SB_DFFNE_Q_E
.sym 3934 f1.counter[27]
.sym 3966 f1.counter[27]
.sym 3986 f1.counter_out_SB_DFFNE_Q_E
.sym 3987 clk_1Hz_$glb_clk
.sym 4004 f1.counter_out_SB_DFFNE_Q_E
.sym 4011 counter_not[27]
.sym 4211 $PACKER_VCC_NET
.sym 4233 $PACKER_VCC_NET
.sym 4261 f1.counter[20]
.sym 4280 c1.count[0]
.sym 4282 c1.count[3]
.sym 4283 c1.d_clk_SB_DFFE_Q_E
.sym 4288 c1.count[0]
.sym 4289 c1.count[2]
.sym 4293 c1.count[6]
.sym 4296 c1.count[1]
.sym 4302 c1.count[7]
.sym 4307 c1.count[4]
.sym 4308 c1.count[5]
.sym 4311 $nextpnr_ICESTORM_LC_7$O
.sym 4313 c1.count[0]
.sym 4317 c1.count_SB_CARRY_CI_CO[2]
.sym 4320 c1.count[1]
.sym 4321 c1.count[0]
.sym 4323 c1.count_SB_CARRY_CI_CO[3]
.sym 4325 c1.count[2]
.sym 4327 c1.count_SB_CARRY_CI_CO[2]
.sym 4329 c1.count_SB_CARRY_CI_CO[4]
.sym 4332 c1.count[3]
.sym 4333 c1.count_SB_CARRY_CI_CO[3]
.sym 4335 c1.count_SB_CARRY_CI_CO[5]
.sym 4337 c1.count[4]
.sym 4339 c1.count_SB_CARRY_CI_CO[4]
.sym 4341 c1.count_SB_CARRY_CI_CO[6]
.sym 4343 c1.count[5]
.sym 4345 c1.count_SB_CARRY_CI_CO[5]
.sym 4347 c1.count_SB_CARRY_CI_CO[7]
.sym 4349 c1.count[6]
.sym 4351 c1.count_SB_CARRY_CI_CO[6]
.sym 4353 c1.count_SB_CARRY_CI_CO[8]
.sym 4356 c1.count[7]
.sym 4357 c1.count_SB_CARRY_CI_CO[7]
.sym 4359 clk_72MHz_$glb_clk
.sym 4360 c1.d_clk_SB_DFFE_Q_E
.sym 4380 $PACKER_GND_NET
.sym 4437 c1.count_SB_CARRY_CI_CO[8]
.sym 4444 c1.count[10]
.sym 4446 c1.d_clk_SB_DFFE_Q_E
.sym 4447 c1.count[13]
.sym 4448 c1.count[14]
.sym 4449 c1.count[15]
.sym 4450 c1.count[8]
.sym 4454 c1.count[12]
.sym 4459 c1.count[9]
.sym 4461 c1.count[11]
.sym 4474 c1.count_SB_CARRY_CI_CO[9]
.sym 4476 c1.count[8]
.sym 4478 c1.count_SB_CARRY_CI_CO[8]
.sym 4480 c1.count_SB_CARRY_CI_CO[10]
.sym 4483 c1.count[9]
.sym 4484 c1.count_SB_CARRY_CI_CO[9]
.sym 4486 c1.count_SB_CARRY_CI_CO[11]
.sym 4489 c1.count[10]
.sym 4490 c1.count_SB_CARRY_CI_CO[10]
.sym 4492 c1.count_SB_CARRY_CI_CO[12]
.sym 4495 c1.count[11]
.sym 4496 c1.count_SB_CARRY_CI_CO[11]
.sym 4498 c1.count_SB_CARRY_CI_CO[13]
.sym 4500 c1.count[12]
.sym 4502 c1.count_SB_CARRY_CI_CO[12]
.sym 4504 c1.count_SB_CARRY_CI_CO[14]
.sym 4507 c1.count[13]
.sym 4508 c1.count_SB_CARRY_CI_CO[13]
.sym 4510 c1.count_SB_CARRY_CI_CO[15]
.sym 4513 c1.count[14]
.sym 4514 c1.count_SB_CARRY_CI_CO[14]
.sym 4516 c1.count_SB_CARRY_CI_CO[16]
.sym 4519 c1.count[15]
.sym 4520 c1.count_SB_CARRY_CI_CO[15]
.sym 4522 clk_72MHz_$glb_clk
.sym 4523 c1.d_clk_SB_DFFE_Q_E
.sym 4534 f1.counter[15]
.sym 4537 $PACKER_VCC_NET
.sym 4560 c1.count_SB_CARRY_CI_CO[16]
.sym 4566 c1.count[17]
.sym 4572 c1.count[23]
.sym 4573 c1.count[16]
.sym 4577 c1.count[20]
.sym 4578 c1.d_clk_SB_DFFE_Q_E
.sym 4583 c1.count[18]
.sym 4584 c1.count[19]
.sym 4594 c1.count[21]
.sym 4595 c1.count[22]
.sym 4597 c1.count_SB_CARRY_CI_CO[17]
.sym 4599 c1.count[16]
.sym 4601 c1.count_SB_CARRY_CI_CO[16]
.sym 4603 c1.count_SB_CARRY_CI_CO[18]
.sym 4606 c1.count[17]
.sym 4607 c1.count_SB_CARRY_CI_CO[17]
.sym 4609 c1.count_SB_CARRY_CI_CO[19]
.sym 4612 c1.count[18]
.sym 4613 c1.count_SB_CARRY_CI_CO[18]
.sym 4615 c1.count_SB_CARRY_CI_CO[20]
.sym 4618 c1.count[19]
.sym 4619 c1.count_SB_CARRY_CI_CO[19]
.sym 4621 c1.count_SB_CARRY_CI_CO[21]
.sym 4623 c1.count[20]
.sym 4625 c1.count_SB_CARRY_CI_CO[20]
.sym 4627 c1.count_SB_CARRY_CI_CO[22]
.sym 4629 c1.count[21]
.sym 4631 c1.count_SB_CARRY_CI_CO[21]
.sym 4633 c1.count_SB_CARRY_CI_CO[23]
.sym 4635 c1.count[22]
.sym 4637 c1.count_SB_CARRY_CI_CO[22]
.sym 4639 c1.count_SB_CARRY_CI_CO[24]
.sym 4642 c1.count[23]
.sym 4643 c1.count_SB_CARRY_CI_CO[23]
.sym 4645 clk_72MHz_$glb_clk
.sym 4646 c1.d_clk_SB_DFFE_Q_E
.sym 4658 f1.counter[30]
.sym 4683 c1.count_SB_CARRY_CI_CO[24]
.sym 4689 c1.count[25]
.sym 4691 c1.count[19]
.sym 4692 c1.d_clk_SB_DFFE_Q_E
.sym 4701 c1.count[21]
.sym 4702 c1.count[22]
.sym 4703 c1.count[23]
.sym 4706 c1.count[26]
.sym 4712 c1.count[24]
.sym 4720 c1.count_SB_CARRY_CI_CO[25]
.sym 4722 c1.count[24]
.sym 4724 c1.count_SB_CARRY_CI_CO[24]
.sym 4726 c1.count_SB_CARRY_CI_CO[26]
.sym 4729 c1.count[25]
.sym 4730 c1.count_SB_CARRY_CI_CO[25]
.sym 4733 c1.count[26]
.sym 4736 c1.count_SB_CARRY_CI_CO[26]
.sym 4751 c1.count[25]
.sym 4752 c1.count[21]
.sym 4753 c1.count[24]
.sym 4754 c1.count[23]
.sym 4757 c1.count[26]
.sym 4758 c1.count[22]
.sym 4760 c1.count[19]
.sym 4768 clk_72MHz_$glb_clk
.sym 4769 c1.d_clk_SB_DFFE_Q_E
.sym 4780 f1.counter[31]
.sym 4781 f1.counter[38]
.sym 4795 f1.counter[6]
.sym 4797 f1.counter[7]
.sym 4803 f1.counter[2]
.sym 4903 f1.counter[17]
.sym 4904 f1.counter[24]
.sym 4936 f1.counter[2]
.sym 4939 f1.counter[5]
.sym 4945 f1.counter[3]
.sym 4949 f1.counter[7]
.sym 4955 f1.counter[0]
.sym 4957 f1.counter[1]
.sym 4962 f1.counter[4]
.sym 4964 f1.counter[6]
.sym 4966 $nextpnr_ICESTORM_LC_4$O
.sym 4968 f1.counter[0]
.sym 4972 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 4975 f1.counter[1]
.sym 4978 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 4981 f1.counter[2]
.sym 4982 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 4984 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 4986 f1.counter[3]
.sym 4988 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 4990 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 4992 f1.counter[4]
.sym 4994 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 4996 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 4999 f1.counter[5]
.sym 5000 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 5002 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 5004 f1.counter[6]
.sym 5006 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 5008 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 5010 f1.counter[7]
.sym 5012 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 5014 freq_etalon$SB_IO_IN_$glb_clk
.sym 5015 c1.d_clk_SB_DFFE_Q_D_$glb_sr
.sym 5026 f1.counter[11]
.sym 5027 f1.counter[32]
.sym 5030 f1.counter[5]
.sym 5032 f1.counter_out_SB_DFFNE_Q_E
.sym 5036 f1.counter[3]
.sym 5052 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 5062 f1.counter[13]
.sym 5065 f1.counter[8]
.sym 5066 f1.counter[9]
.sym 5068 f1.counter[11]
.sym 5069 f1.counter[12]
.sym 5080 f1.counter[15]
.sym 5083 f1.counter[10]
.sym 5087 f1.counter[14]
.sym 5089 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 5091 f1.counter[8]
.sym 5093 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 5095 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 5097 f1.counter[9]
.sym 5099 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 5101 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 5103 f1.counter[10]
.sym 5105 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 5107 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 5109 f1.counter[11]
.sym 5111 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 5113 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 5115 f1.counter[12]
.sym 5117 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 5119 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 5122 f1.counter[13]
.sym 5123 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 5125 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 5127 f1.counter[14]
.sym 5129 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 5131 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 5134 f1.counter[15]
.sym 5135 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 5137 freq_etalon$SB_IO_IN_$glb_clk
.sym 5138 c1.d_clk_SB_DFFE_Q_D_$glb_sr
.sym 5149 f1.counter[33]
.sym 5153 f1.counter[13]
.sym 5157 f1.counter[10]
.sym 5159 f1.counter[11]
.sym 5167 f1.counter[22]
.sym 5168 f1.counter[12]
.sym 5175 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 5181 f1.counter[17]
.sym 5186 f1.counter[22]
.sym 5192 f1.counter[20]
.sym 5195 f1.counter[23]
.sym 5196 f1.counter[16]
.sym 5199 f1.counter[19]
.sym 5206 f1.counter[18]
.sym 5209 f1.counter[21]
.sym 5212 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 5215 f1.counter[16]
.sym 5216 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 5218 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 5221 f1.counter[17]
.sym 5222 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 5224 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 5226 f1.counter[18]
.sym 5228 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 5230 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 5233 f1.counter[19]
.sym 5234 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 5236 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 5238 f1.counter[20]
.sym 5240 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 5242 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 5244 f1.counter[21]
.sym 5246 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 5248 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 5251 f1.counter[22]
.sym 5252 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 5254 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 5256 f1.counter[23]
.sym 5258 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 5260 freq_etalon$SB_IO_IN_$glb_clk
.sym 5261 c1.d_clk_SB_DFFE_Q_D_$glb_sr
.sym 5274 f1.counter[16]
.sym 5275 s1.tx_byte_SB_DFFE_Q_E
.sym 5278 f1.counter[17]
.sym 5286 f1.counter[28]
.sym 5293 f1.counter[21]
.sym 5297 f1.counter[23]
.sym 5298 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 5304 f1.counter[25]
.sym 5310 f1.counter[31]
.sym 5314 f1.counter[27]
.sym 5321 f1.counter[26]
.sym 5323 f1.counter[28]
.sym 5324 f1.counter[29]
.sym 5325 f1.counter[30]
.sym 5327 f1.counter[24]
.sym 5335 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[25]
.sym 5337 f1.counter[24]
.sym 5339 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 5341 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[26]
.sym 5344 f1.counter[25]
.sym 5345 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[25]
.sym 5347 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[27]
.sym 5350 f1.counter[26]
.sym 5351 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[26]
.sym 5353 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[28]
.sym 5355 f1.counter[27]
.sym 5357 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[27]
.sym 5359 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[29]
.sym 5362 f1.counter[28]
.sym 5363 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[28]
.sym 5365 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[30]
.sym 5368 f1.counter[29]
.sym 5369 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[29]
.sym 5371 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[31]
.sym 5374 f1.counter[30]
.sym 5375 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[30]
.sym 5377 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[32]
.sym 5380 f1.counter[31]
.sym 5381 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[31]
.sym 5383 freq_etalon$SB_IO_IN_$glb_clk
.sym 5384 c1.d_clk_SB_DFFE_Q_D_$glb_sr
.sym 5397 f1.counter[24]
.sym 5399 f1.counter[29]
.sym 5401 f1.counter[25]
.sym 5403 f1.counter[26]
.sym 5409 f1.counter[36]
.sym 5421 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[32]
.sym 5426 f1.counter[32]
.sym 5439 f1.counter[37]
.sym 5441 f1.counter[39]
.sym 5443 f1.counter[33]
.sym 5444 f1.counter[34]
.sym 5448 f1.counter[38]
.sym 5453 f1.counter[35]
.sym 5454 f1.counter[36]
.sym 5458 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[33]
.sym 5461 f1.counter[32]
.sym 5462 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[32]
.sym 5464 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[34]
.sym 5467 f1.counter[33]
.sym 5468 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[33]
.sym 5470 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[35]
.sym 5473 f1.counter[34]
.sym 5474 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[34]
.sym 5476 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[36]
.sym 5478 f1.counter[35]
.sym 5480 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[35]
.sym 5482 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[37]
.sym 5484 f1.counter[36]
.sym 5486 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[36]
.sym 5488 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[38]
.sym 5490 f1.counter[37]
.sym 5492 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[37]
.sym 5494 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[39]
.sym 5497 f1.counter[38]
.sym 5498 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[38]
.sym 5502 f1.counter[39]
.sym 5504 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[39]
.sym 5506 freq_etalon$SB_IO_IN_$glb_clk
.sym 5507 c1.d_clk_SB_DFFE_Q_D_$glb_sr
.sym 5520 f1.counter[32]
.sym 5522 f1.counter[37]
.sym 5530 f1.counter[36]
.sym 5532 s1.rx_byte_SB_LUT4_I0_O[3]
.sym 5549 f1.counter[11]
.sym 5550 f1.counter[22]
.sym 5554 f1.counter[17]
.sym 5558 f1.counter[18]
.sym 5560 f1.counter[15]
.sym 5562 f1.counter[16]
.sym 5563 f1.counter[21]
.sym 5567 f1.counter[23]
.sym 5585 f1.counter[17]
.sym 5590 f1.counter[21]
.sym 5596 f1.counter[11]
.sym 5603 f1.counter[15]
.sym 5607 f1.counter[22]
.sym 5615 f1.counter[18]
.sym 5618 f1.counter[23]
.sym 5625 f1.counter[16]
.sym 5673 s1.tx_byte_SB_DFFE_Q_20_D_SB_LUT4_O_I2[1]
.sym 5675 f1.counter[24]
.sym 5677 f1.counter[28]
.sym 5678 f1.counter[19]
.sym 5679 counter_not[26]
.sym 5681 f1.counter[26]
.sym 5682 counter_not[18]
.sym 5683 s1.tx_byte_SB_DFFE_Q_E
.sym 5685 f1.counter[25]
.sym 5686 s1.tx_byte_SB_DFFE_Q_28_D_SB_LUT4_O_I2[1]
.sym 5692 s1.rx_byte_SB_LUT4_I0_O[3]
.sym 5696 f1.counter[20]
.sym 5708 f1.counter[20]
.sym 5712 f1.counter[25]
.sym 5718 s1.tx_byte_SB_DFFE_Q_20_D_SB_LUT4_O_I2[1]
.sym 5719 s1.rx_byte_SB_LUT4_I0_O[3]
.sym 5720 counter_not[26]
.sym 5724 f1.counter[19]
.sym 5730 f1.counter[24]
.sym 5735 s1.tx_byte_SB_DFFE_Q_28_D_SB_LUT4_O_I2[1]
.sym 5736 s1.rx_byte_SB_LUT4_I0_O[3]
.sym 5737 counter_not[18]
.sym 5744 f1.counter[28]
.sym 5748 f1.counter[26]
.sym 5751 s1.tx_byte_SB_DFFE_Q_E
.sym 5752 i_SPI_CLK$SB_IO_IN_$glb_clk
.sym 5763 s1.tx_byte_SB_DFFE_Q_20_D_SB_LUT4_O_I2[1]
.sym 5769 s1.tx_byte_SB_DFFE_Q_E
.sym 5771 counter_not[19]
.sym 5781 counter_not[28]
.sym 5786 f1.counter[28]
.sym 5797 f1.counter_out_SB_DFFNE_Q_E
.sym 5798 f1.counter[19]
.sym 5799 f1.counter[26]
.sym 5804 f1.counter[18]
.sym 5805 f1.counter[29]
.sym 5806 f1.counter[31]
.sym 5808 f1.counter[32]
.sym 5815 f1.counter[30]
.sym 5821 f1.counter[15]
.sym 5829 f1.counter[15]
.sym 5835 f1.counter[31]
.sym 5842 f1.counter[18]
.sym 5846 f1.counter[19]
.sym 5854 f1.counter[32]
.sym 5860 f1.counter[29]
.sym 5866 f1.counter[30]
.sym 5871 f1.counter[26]
.sym 5874 f1.counter_out_SB_DFFNE_Q_E
.sym 5875 clk_1Hz_$glb_clk
.sym 5889 counter_not[15]
.sym 5901 f1.counter[36]
.sym 5902 counter_not[36]
.sym 5904 counter_not[32]
.sym 5910 counter_not[39]
.sym 5912 counter_not[38]
.sym 5918 f1.counter[20]
.sym 5921 f1.counter[16]
.sym 5924 f1.counter[33]
.sym 5929 f1.counter_out_SB_DFFNE_Q_E
.sym 5937 f1.counter[30]
.sym 5940 f1.counter[17]
.sym 5943 f1.counter[11]
.sym 5946 f1.counter[28]
.sym 5947 f1.counter[31]
.sym 5951 f1.counter[17]
.sym 5957 f1.counter[16]
.sym 5965 f1.counter[33]
.sym 5972 f1.counter[31]
.sym 5976 f1.counter[30]
.sym 5982 f1.counter[20]
.sym 5989 f1.counter[11]
.sym 5993 f1.counter[28]
.sym 5997 f1.counter_out_SB_DFFNE_Q_E
.sym 5998 clk_1Hz_$glb_clk
.sym 6012 counter_not[17]
.sym 6014 counter_not[20]
.sym 6016 counter_not[16]
.sym 6020 counter_not[31]
.sym 6021 f1.counter_out_SB_DFFNE_Q_E
.sym 6022 counter_not[30]
.sym 6043 f1.counter_out_SB_DFFNE_Q_E
.sym 6047 f1.counter[39]
.sym 6048 f1.counter[29]
.sym 6050 f1.counter[25]
.sym 6060 f1.counter[38]
.sym 6061 f1.counter[36]
.sym 6066 f1.counter[33]
.sym 6069 f1.counter[24]
.sym 6072 f1.counter[32]
.sym 6074 f1.counter[25]
.sym 6080 f1.counter[24]
.sym 6088 f1.counter[39]
.sym 6092 f1.counter[38]
.sym 6099 f1.counter[29]
.sym 6105 f1.counter[33]
.sym 6110 f1.counter[36]
.sym 6117 f1.counter[32]
.sym 6120 f1.counter_out_SB_DFFNE_Q_E
.sym 6121 clk_1Hz_$glb_clk
.sym 6131 counter_not[29]
.sym 6135 counter_not[25]
.sym 6137 f1.counter_out_SB_DFFNE_Q_E
.sym 6139 counter_not[24]
.sym 6871 counter_not[3]
.sym 6873 counter_not[5]
.sym 6968 counter_not[2]
.sym 6969 counter_not[4]
.sym 6970 counter_not[1]
.sym 6971 counter_not[7]
.sym 6972 counter_not[0]
.sym 6973 counter_not[6]
.sym 6974 counter_not[10]
.sym 6975 counter_not[13]
.sym 7024 s1.tx_byte_SB_DFFE_Q_33_D_SB_LUT4_O_I2[1]
.sym 7070 s1.tx_byte[13]
.sym 7116 f1.counter[7]
.sym 7120 f1.counter[6]
.sym 7122 f1.counter[2]
.sym 7128 f1.counter[4]
.sym 7133 s1.rx_byte_SB_LUT4_I0_O[2]
.sym 7172 s1.tx_byte[8]
.sym 7173 s1.tx_byte[12]
.sym 7174 s1.tx_count_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I1[0]
.sym 7175 s1.tx_byte_SB_DFFE_Q_38_D_SB_LUT4_O_I2[1]
.sym 7176 s1.tx_count_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I1[1]
.sym 7177 s1.tx_byte[9]
.sym 7178 s1.tx_count_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 7179 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 7233 s1.tx_byte_SB_DFFE_Q_24_D_SB_LUT4_O_I2[1]
.sym 7274 s1.tx_count[3]
.sym 7276 counter_not[22]
.sym 7278 s1.tx_count[2]
.sym 7280 counter_not[12]
.sym 7281 counter_not[9]
.sym 7317 s1.rx_byte_SB_LUT4_I0_O[3]
.sym 7318 s1.tx_count_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 7319 f2.Nx_counter[8]
.sym 7325 f2.Nx_counter[9]
.sym 7330 s1.tx_byte_SB_DFFE_Q_E
.sym 7336 counter_not[8]
.sym 7376 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 7378 counter_not[21]
.sym 7379 s1.tx_byte_SB_DFFE_Q_24_D_SB_LUT4_O_I2[1]
.sym 7381 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 7383 counter_not[23]
.sym 7420 f1.counter[12]
.sym 7421 f1.counter[22]
.sym 7478 s1.tx_byte[19]
.sym 7479 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 7480 s1.tx_byte_SB_DFFE_Q_27_D_SB_LUT4_O_I2[1]
.sym 7481 s1.tx_byte_SB_DFFE_Q_28_D_SB_LUT4_O_I2[1]
.sym 7482 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 7483 s1.tx_byte[21]
.sym 7484 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 7485 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[3]
.sym 7522 f1.counter[23]
.sym 7526 f2.Nx_counter[22]
.sym 7528 f1.counter[21]
.sym 7529 s1.rx_byte_SB_LUT4_I0_O[2]
.sym 7534 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 7535 s1.rx_byte_SB_LUT4_I0_O[2]
.sym 7542 f1.counter_out_SB_DFFNE_Q_E
.sym 7580 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 7582 s1.tx_byte_SB_DFFE_Q_30_D_SB_LUT4_O_I2[1]
.sym 7583 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0]
.sym 7586 Nx[18]
.sym 7587 Nx[16]
.sym 7624 s1.tx_byte[18]
.sym 7637 s1.rx_byte_SB_LUT4_I0_O[3]
.sym 7639 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 7643 s1.rx_byte_SB_LUT4_I0_O[3]
.sym 7682 s1.tx_byte[17]
.sym 7683 s1.tx_byte[31]
.sym 7684 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[1]
.sym 7685 s1.tx_byte[16]
.sym 7686 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[2]
.sym 7687 s1.tx_byte[20]
.sym 7688 s1.tx_byte[30]
.sym 7689 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 7720 f2.Nx_counter[16]
.sym 7743 s1.tx_byte_SB_DFFE_Q_E
.sym 7746 s1.tx_byte_SB_DFFE_Q_E
.sym 7784 s1.tx_byte[24]
.sym 7785 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 7786 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 7787 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 7788 s1.tx_byte[27]
.sym 7789 s1.tx_byte[25]
.sym 7790 s1.tx_byte[29]
.sym 7791 s1.tx_byte[28]
.sym 7847 s1.tx_byte_SB_DFFE_Q_15_D_SB_LUT4_O_I2[1]
.sym 7887 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[1]
.sym 7889 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[0]
.sym 7938 counter_not[28]
.sym 8028 counter_not[38]
.sym 8030 counter_not[32]
.sym 8034 counter_not[36]
.sym 8036 counter_not[39]
.sym 8242 freq_etalon$SB_IO_IN
.sym 8661 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 8774 Nx[2]
.sym 8780 s1.tx_byte_SB_DFFE_Q_4_D_SB_LUT4_O_I2[1]
.sym 8799 counter_not[10]
.sym 8804 s1.rx_byte_SB_LUT4_I0_O[2]
.sym 8806 s1.rx_byte_SB_LUT4_I0_O[3]
.sym 8833 f1.counter_out_SB_DFFNE_Q_E
.sym 8841 f1.counter[5]
.sym 8845 f1.counter[3]
.sym 8880 f1.counter[3]
.sym 8890 f1.counter[5]
.sym 8894 f1.counter_out_SB_DFFNE_Q_E
.sym 8895 clk_1Hz_$glb_clk
.sym 8897 s1.tx_byte[0]
.sym 8898 s1.tx_byte[1]
.sym 8899 s1.tx_byte[2]
.sym 8900 s1.tx_byte[6]
.sym 8901 s1.tx_byte[5]
.sym 8903 s1.tx_byte[3]
.sym 8904 s1.tx_byte[4]
.sym 8913 f2.Nx_counter[0]
.sym 8926 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 8929 s1.tx_byte_SB_DFFE_Q_E
.sym 8931 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 8941 f1.counter[1]
.sym 8943 f1.counter[2]
.sym 8949 f1.counter[6]
.sym 8953 f1.counter[7]
.sym 8956 f1.counter[13]
.sym 8958 f1.counter[10]
.sym 8961 f1.counter[0]
.sym 8962 f1.counter[4]
.sym 8965 f1.counter_out_SB_DFFNE_Q_E
.sym 8972 f1.counter[2]
.sym 8977 f1.counter[4]
.sym 8986 f1.counter[1]
.sym 8992 f1.counter[7]
.sym 8998 f1.counter[0]
.sym 9004 f1.counter[6]
.sym 9007 f1.counter[10]
.sym 9016 f1.counter[13]
.sym 9017 f1.counter_out_SB_DFFNE_Q_E
.sym 9018 clk_1Hz_$glb_clk
.sym 9020 s1.tx_count_SB_LUT4_O_I3[0]
.sym 9021 s1.tx_byte[14]
.sym 9022 s1.tx_byte_SB_DFFE_Q_E
.sym 9023 s1.tx_byte[7]
.sym 9024 s1.tx_count_SB_LUT4_O_2_I3_SB_LUT4_O_I3[3]
.sym 9025 s1.tx_count_SB_LUT4_O_2_I3[2]
.sym 9026 s1.tx_count_SB_LUT4_O_2_I3[1]
.sym 9027 s1.tx_count_SB_LUT4_O_2_I3[0]
.sym 9035 s1.tx_byte_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 9037 f1.counter[1]
.sym 9044 s1.tx_count_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 9047 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 9049 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 9053 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 9075 s1.tx_byte_SB_DFFE_Q_33_D_SB_LUT4_O_I2[1]
.sym 9076 counter_not[13]
.sym 9078 s1.rx_byte_SB_LUT4_I0_O[3]
.sym 9079 s1.tx_byte_SB_DFFE_Q_E
.sym 9094 counter_not[13]
.sym 9095 s1.tx_byte_SB_DFFE_Q_33_D_SB_LUT4_O_I2[1]
.sym 9097 s1.rx_byte_SB_LUT4_I0_O[3]
.sym 9140 s1.tx_byte_SB_DFFE_Q_E
.sym 9141 i_SPI_CLK$SB_IO_IN_$glb_clk
.sym 9143 Nx[8]
.sym 9144 Ns[9]
.sym 9145 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 9146 Ns[12]
.sym 9147 s1.tx_count_SB_LUT4_O_I3[1]
.sym 9148 s1.tx_byte_SB_DFFE_Q_37_D_SB_LUT4_O_I2[1]
.sym 9149 Ns[8]
.sym 9150 Nx[9]
.sym 9160 s1.tx_byte_SB_DFFE_Q_39_D_SB_LUT4_O_I2[1]
.sym 9164 s1.tx_byte[14]
.sym 9165 counter_not[14]
.sym 9166 s1.tx_byte_SB_DFFE_Q_E
.sym 9173 f1.counter[9]
.sym 9175 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 9178 f1.counter_out_SB_DFFNE_Q_E
.sym 9184 s1.tx_byte[13]
.sym 9186 s1.tx_byte_SB_DFFE_Q_E
.sym 9188 s1.tx_count_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I1[1]
.sym 9189 s1.rx_byte_SB_LUT4_I0_O[2]
.sym 9191 counter_not[9]
.sym 9193 s1.tx_byte[12]
.sym 9194 counter_not[22]
.sym 9195 s1.tx_byte_SB_DFFE_Q_38_D_SB_LUT4_O_I2[1]
.sym 9196 s1.rx_byte_SB_LUT4_I0_O[3]
.sym 9198 counter_not[12]
.sym 9200 Nx[8]
.sym 9201 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 9202 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 9203 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 9205 s1.tx_byte[9]
.sym 9206 s1.tx_byte_SB_DFFE_Q_24_D_SB_LUT4_O_I2[1]
.sym 9208 s1.tx_byte[8]
.sym 9210 s1.tx_count_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I1[0]
.sym 9212 counter_not[8]
.sym 9213 s1.tx_byte_SB_DFFE_Q_37_D_SB_LUT4_O_I2[1]
.sym 9214 Ns[8]
.sym 9215 s1.tx_byte_SB_DFFE_Q_34_D_SB_LUT4_O_I2[1]
.sym 9218 s1.rx_byte_SB_LUT4_I0_O[3]
.sym 9219 s1.tx_byte_SB_DFFE_Q_38_D_SB_LUT4_O_I2[1]
.sym 9220 counter_not[8]
.sym 9223 counter_not[12]
.sym 9224 s1.tx_byte_SB_DFFE_Q_34_D_SB_LUT4_O_I2[1]
.sym 9225 s1.rx_byte_SB_LUT4_I0_O[3]
.sym 9229 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 9230 s1.tx_byte[8]
.sym 9231 s1.tx_byte[12]
.sym 9232 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 9235 Ns[8]
.sym 9236 Nx[8]
.sym 9237 s1.rx_byte_SB_LUT4_I0_O[2]
.sym 9241 s1.tx_byte[13]
.sym 9242 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 9243 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 9244 s1.tx_byte[9]
.sym 9247 s1.rx_byte_SB_LUT4_I0_O[3]
.sym 9249 counter_not[9]
.sym 9250 s1.tx_byte_SB_DFFE_Q_37_D_SB_LUT4_O_I2[1]
.sym 9254 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 9255 s1.tx_count_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I1[1]
.sym 9256 s1.tx_count_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I1[0]
.sym 9259 counter_not[22]
.sym 9261 s1.rx_byte_SB_LUT4_I0_O[3]
.sym 9262 s1.tx_byte_SB_DFFE_Q_24_D_SB_LUT4_O_I2[1]
.sym 9263 s1.tx_byte_SB_DFFE_Q_E
.sym 9264 i_SPI_CLK$SB_IO_IN_$glb_clk
.sym 9267 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 9268 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 9269 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 9270 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 9271 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 9272 s1.tx_count[1]
.sym 9273 s1.tx_byte_SB_DFFE_Q_34_D_SB_LUT4_O_I2[1]
.sym 9280 s1.tx_byte_SB_DFFE_Q_33_D_SB_LUT4_O_I2[1]
.sym 9293 s1.rx_byte_SB_LUT4_I0_O[2]
.sym 9294 f2.Nx_counter[12]
.sym 9295 s1.rx_byte_SB_LUT4_I0_O[3]
.sym 9299 s1.rx_byte_SB_LUT4_I0_O[2]
.sym 9301 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 9314 f1.counter[12]
.sym 9318 f1.counter_out_SB_DFFNE_Q_E
.sym 9321 f1.counter[22]
.sym 9325 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 9333 f1.counter[9]
.sym 9334 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 9340 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 9355 f1.counter[22]
.sym 9366 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 9377 f1.counter[12]
.sym 9382 f1.counter[9]
.sym 9386 f1.counter_out_SB_DFFNE_Q_E
.sym 9387 clk_1Hz_$glb_clk
.sym 9389 Nx[12]
.sym 9390 Ns[22]
.sym 9391 Ns[23]
.sym 9392 Ns[19]
.sym 9393 Ns[21]
.sym 9394 s1.tx_byte_SB_DFFE_Q_25_D_SB_LUT4_O_I2[1]
.sym 9395 Nx[22]
.sym 9396 Ns[20]
.sym 9404 f1.counter_out_SB_DFFNE_Q_E
.sym 9411 s1.rx_byte_SB_LUT4_I0_O[2]
.sym 9412 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 9413 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 9415 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 9416 f2.Nx_counter[21]
.sym 9417 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 9420 f2.Nx_counter[23]
.sym 9423 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 9431 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 9432 s1.rx_byte_SB_LUT4_I0_O[2]
.sym 9433 f1.counter[21]
.sym 9439 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 9441 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 9442 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 9445 f1.counter[23]
.sym 9447 Ns[22]
.sym 9448 f1.counter_out_SB_DFFNE_Q_E
.sym 9452 Nx[22]
.sym 9463 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 9464 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 9465 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 9466 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 9478 f1.counter[21]
.sym 9481 Ns[22]
.sym 9482 Nx[22]
.sym 9484 s1.rx_byte_SB_LUT4_I0_O[2]
.sym 9494 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 9506 f1.counter[23]
.sym 9509 f1.counter_out_SB_DFFNE_Q_E
.sym 9510 clk_1Hz_$glb_clk
.sym 9512 s1.tx_byte_SB_DFFE_Q_23_D_SB_LUT4_O_I2[1]
.sym 9513 Ns[24]
.sym 9514 Nx[21]
.sym 9515 Ns[26]
.sym 9516 Nx[23]
.sym 9517 Nx[26]
.sym 9518 Ns[18]
.sym 9519 s1.tx_byte_SB_DFFE_Q_20_D_SB_LUT4_O_I2[1]
.sym 9524 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 9534 s1.rx_byte_SB_LUT4_I0_O[3]
.sym 9535 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 9536 f2.Nx_counter[24]
.sym 9539 f1.counter[34]
.sym 9540 f2.Ns_counter[16]
.sym 9542 f2.Ns_counter[17]
.sym 9546 f1.counter[35]
.sym 9547 Ns[24]
.sym 9555 counter_not[21]
.sym 9556 Ns[19]
.sym 9557 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 9558 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 9559 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 9560 counter_not[23]
.sym 9561 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 9563 s1.rx_byte_SB_LUT4_I0_O[2]
.sym 9564 s1.tx_byte_SB_DFFE_Q_E
.sym 9565 s1.rx_byte_SB_LUT4_I0_O[3]
.sym 9566 s1.tx_byte_SB_DFFE_Q_25_D_SB_LUT4_O_I2[1]
.sym 9567 Nx[18]
.sym 9568 s1.tx_byte[18]
.sym 9569 s1.tx_byte_SB_DFFE_Q_23_D_SB_LUT4_O_I2[1]
.sym 9570 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 9571 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 9573 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 9575 Ns[18]
.sym 9576 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[3]
.sym 9577 s1.tx_byte[19]
.sym 9578 Nx[19]
.sym 9579 s1.tx_byte_SB_DFFE_Q_27_D_SB_LUT4_O_I2[1]
.sym 9580 counter_not[19]
.sym 9583 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 9587 s1.tx_byte_SB_DFFE_Q_27_D_SB_LUT4_O_I2[1]
.sym 9588 counter_not[19]
.sym 9589 s1.rx_byte_SB_LUT4_I0_O[3]
.sym 9592 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 9593 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 9594 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 9595 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 9598 Nx[19]
.sym 9599 Ns[19]
.sym 9601 s1.rx_byte_SB_LUT4_I0_O[2]
.sym 9604 s1.rx_byte_SB_LUT4_I0_O[2]
.sym 9606 Nx[18]
.sym 9607 Ns[18]
.sym 9611 counter_not[23]
.sym 9612 s1.tx_byte_SB_DFFE_Q_23_D_SB_LUT4_O_I2[1]
.sym 9613 s1.rx_byte_SB_LUT4_I0_O[3]
.sym 9616 s1.rx_byte_SB_LUT4_I0_O[3]
.sym 9617 counter_not[21]
.sym 9619 s1.tx_byte_SB_DFFE_Q_25_D_SB_LUT4_O_I2[1]
.sym 9622 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 9623 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[3]
.sym 9624 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 9625 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 9628 s1.tx_byte[19]
.sym 9629 s1.tx_byte[18]
.sym 9630 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 9631 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 9632 s1.tx_byte_SB_DFFE_Q_E
.sym 9633 i_SPI_CLK$SB_IO_IN_$glb_clk
.sym 9635 Nx[20]
.sym 9636 Nx[19]
.sym 9637 s1.tx_byte_SB_DFFE_Q_26_D_SB_LUT4_O_I2[1]
.sym 9638 s1.tx_byte_SB_DFFE_Q_29_D_SB_LUT4_O_I2[1]
.sym 9639 Nx[30]
.sym 9640 Ns[16]
.sym 9641 Ns[17]
.sym 9642 Nx[24]
.sym 9660 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 9667 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 9677 f2.Nx_counter[18]
.sym 9679 f2.Nx_counter[16]
.sym 9681 s1.tx_byte[21]
.sym 9684 s1.tx_byte[17]
.sym 9685 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 9686 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[1]
.sym 9687 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 9688 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[2]
.sym 9689 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 9691 s1.rx_byte_SB_LUT4_I0_O[2]
.sym 9697 Ns[16]
.sym 9703 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0]
.sym 9707 Nx[16]
.sym 9709 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 9710 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[1]
.sym 9711 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0]
.sym 9712 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[2]
.sym 9721 s1.rx_byte_SB_LUT4_I0_O[2]
.sym 9723 Nx[16]
.sym 9724 Ns[16]
.sym 9727 s1.tx_byte[21]
.sym 9728 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 9729 s1.tx_byte[17]
.sym 9730 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 9746 f2.Nx_counter[18]
.sym 9753 f2.Nx_counter[16]
.sym 9755 f2.Ns_SB_DFFNE_Q_E_$glb_ce
.sym 9756 f2.gate_sync_$glb_clk
.sym 9758 Ns[38]
.sym 9759 Nx[27]
.sym 9760 s1.tx_byte_SB_DFFE_Q_19_D_SB_LUT4_O_I2[1]
.sym 9761 Ns[27]
.sym 9762 Nx[25]
.sym 9763 Ns[28]
.sym 9764 s1.tx_byte_SB_DFFE_Q_22_D_SB_LUT4_O_I2[1]
.sym 9765 s1.tx_byte_SB_DFFE_Q_16_D_SB_LUT4_O_I2[1]
.sym 9771 f2.Nx_counter[18]
.sym 9774 s1.tx_byte_SB_DFFE_Q_15_D_SB_LUT4_O_I2[1]
.sym 9775 f2.Nx_counter[19]
.sym 9777 f2.Nx_counter[20]
.sym 9783 s1.rx_byte_SB_LUT4_I0_O[3]
.sym 9785 s1.rx_byte_SB_LUT4_I0_O[2]
.sym 9789 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 9790 s1.tx_byte[26]
.sym 9792 s1.rx_byte_SB_LUT4_I0_O[2]
.sym 9800 s1.tx_byte[31]
.sym 9801 s1.tx_byte_SB_DFFE_Q_30_D_SB_LUT4_O_I2[1]
.sym 9802 s1.tx_byte_SB_DFFE_Q_29_D_SB_LUT4_O_I2[1]
.sym 9803 s1.tx_byte[27]
.sym 9804 s1.rx_byte_SB_LUT4_I0_O[3]
.sym 9805 s1.tx_byte[30]
.sym 9809 s1.tx_byte_SB_DFFE_Q_26_D_SB_LUT4_O_I2[1]
.sym 9810 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 9812 s1.tx_byte[20]
.sym 9815 counter_not[17]
.sym 9816 s1.tx_byte[26]
.sym 9817 counter_not[20]
.sym 9818 s1.tx_byte[16]
.sym 9820 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 9823 counter_not[30]
.sym 9825 counter_not[16]
.sym 9826 s1.tx_byte_SB_DFFE_Q_E
.sym 9828 s1.tx_byte_SB_DFFE_Q_15_D_SB_LUT4_O_I2[1]
.sym 9829 counter_not[31]
.sym 9830 s1.tx_byte_SB_DFFE_Q_16_D_SB_LUT4_O_I2[1]
.sym 9832 counter_not[17]
.sym 9833 s1.rx_byte_SB_LUT4_I0_O[3]
.sym 9835 s1.tx_byte_SB_DFFE_Q_29_D_SB_LUT4_O_I2[1]
.sym 9838 s1.rx_byte_SB_LUT4_I0_O[3]
.sym 9839 s1.tx_byte_SB_DFFE_Q_15_D_SB_LUT4_O_I2[1]
.sym 9840 counter_not[31]
.sym 9844 s1.tx_byte[20]
.sym 9845 s1.tx_byte[16]
.sym 9846 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 9847 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 9850 s1.rx_byte_SB_LUT4_I0_O[3]
.sym 9852 counter_not[16]
.sym 9853 s1.tx_byte_SB_DFFE_Q_30_D_SB_LUT4_O_I2[1]
.sym 9856 s1.tx_byte[27]
.sym 9857 s1.tx_byte[31]
.sym 9858 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 9859 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 9862 s1.tx_byte_SB_DFFE_Q_26_D_SB_LUT4_O_I2[1]
.sym 9864 s1.rx_byte_SB_LUT4_I0_O[3]
.sym 9865 counter_not[20]
.sym 9868 s1.tx_byte_SB_DFFE_Q_16_D_SB_LUT4_O_I2[1]
.sym 9869 counter_not[30]
.sym 9871 s1.rx_byte_SB_LUT4_I0_O[3]
.sym 9874 s1.tx_byte[26]
.sym 9875 s1.tx_byte[30]
.sym 9876 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 9877 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 9878 s1.tx_byte_SB_DFFE_Q_E
.sym 9879 i_SPI_CLK$SB_IO_IN_$glb_clk
.sym 9881 s1.tx_byte_SB_DFFE_Q_21_D_SB_LUT4_O_I2[1]
.sym 9882 Nx[28]
.sym 9883 s1.tx_byte_SB_DFFE_Q_18_D_SB_LUT4_O_I2[1]
.sym 9884 s1.tx_byte_SB_DFFE_Q_8_D_SB_LUT4_O_I2[1]
.sym 9885 s1.tx_byte_SB_DFFE_Q_17_D_SB_LUT4_O_I2[1]
.sym 9886 Ns[29]
.sym 9887 Nx[29]
.sym 9888 Nx[38]
.sym 9896 s1.rx_byte_SB_LUT4_I0_O[2]
.sym 9898 f2.Nx_counter[27]
.sym 9922 s1.tx_byte[24]
.sym 9924 s1.tx_byte_SB_DFFE_Q_19_D_SB_LUT4_O_I2[1]
.sym 9927 counter_not[28]
.sym 9928 s1.tx_byte_SB_DFFE_Q_22_D_SB_LUT4_O_I2[1]
.sym 9929 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 9930 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 9932 s1.rx_byte_SB_LUT4_I0_O[3]
.sym 9933 s1.tx_byte_SB_DFFE_Q_E
.sym 9934 counter_not[29]
.sym 9935 s1.tx_byte[25]
.sym 9937 s1.tx_byte[28]
.sym 9938 counter_not[25]
.sym 9939 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 9940 s1.tx_byte_SB_DFFE_Q_18_D_SB_LUT4_O_I2[1]
.sym 9941 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 9942 s1.tx_byte_SB_DFFE_Q_17_D_SB_LUT4_O_I2[1]
.sym 9943 counter_not[27]
.sym 9944 s1.tx_byte[29]
.sym 9946 s1.tx_byte_SB_DFFE_Q_21_D_SB_LUT4_O_I2[1]
.sym 9947 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 9948 counter_not[24]
.sym 9949 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 9956 counter_not[24]
.sym 9957 s1.tx_byte_SB_DFFE_Q_22_D_SB_LUT4_O_I2[1]
.sym 9958 s1.rx_byte_SB_LUT4_I0_O[3]
.sym 9961 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 9962 s1.tx_byte[24]
.sym 9963 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 9964 s1.tx_byte[28]
.sym 9967 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 9968 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 9969 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 9970 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 9973 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 9974 s1.tx_byte[25]
.sym 9975 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 9976 s1.tx_byte[29]
.sym 9980 s1.rx_byte_SB_LUT4_I0_O[3]
.sym 9981 s1.tx_byte_SB_DFFE_Q_19_D_SB_LUT4_O_I2[1]
.sym 9982 counter_not[27]
.sym 9985 s1.tx_byte_SB_DFFE_Q_21_D_SB_LUT4_O_I2[1]
.sym 9987 s1.rx_byte_SB_LUT4_I0_O[3]
.sym 9988 counter_not[25]
.sym 9992 s1.rx_byte_SB_LUT4_I0_O[3]
.sym 9993 s1.tx_byte_SB_DFFE_Q_17_D_SB_LUT4_O_I2[1]
.sym 9994 counter_not[29]
.sym 9997 counter_not[28]
.sym 9999 s1.rx_byte_SB_LUT4_I0_O[3]
.sym 10000 s1.tx_byte_SB_DFFE_Q_18_D_SB_LUT4_O_I2[1]
.sym 10001 s1.tx_byte_SB_DFFE_Q_E
.sym 10002 i_SPI_CLK$SB_IO_IN_$glb_clk
.sym 10008 Nx[39]
.sym 10009 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 10010 s1.tx_byte_SB_DFFE_Q_7_D_SB_LUT4_O_I2[1]
.sym 10018 counter_not[33]
.sym 10029 f2.Nx_counter[28]
.sym 10048 s1.tx_byte_SB_DFFE_Q_8_D_SB_LUT4_O_I2[1]
.sym 10053 s1.rx_byte_SB_LUT4_I0_O[3]
.sym 10056 s1.tx_byte_SB_DFFE_Q_E
.sym 10058 counter_not[39]
.sym 10060 counter_not[38]
.sym 10075 s1.tx_byte_SB_DFFE_Q_7_D_SB_LUT4_O_I2[1]
.sym 10084 s1.rx_byte_SB_LUT4_I0_O[3]
.sym 10086 s1.tx_byte_SB_DFFE_Q_7_D_SB_LUT4_O_I2[1]
.sym 10087 counter_not[39]
.sym 10096 s1.tx_byte_SB_DFFE_Q_8_D_SB_LUT4_O_I2[1]
.sym 10097 counter_not[38]
.sym 10098 s1.rx_byte_SB_LUT4_I0_O[3]
.sym 10124 s1.tx_byte_SB_DFFE_Q_E
.sym 10125 i_SPI_CLK$SB_IO_IN_$glb_clk
.sym 10230 $PACKER_GND_NET
.sym 10258 freq_etalon$SB_IO_IN
.sym 10352 clk_72MHz
.sym 10412 clk_72MHz
.sym 10660 $PACKER_VCC_NET
.sym 10765 $PACKER_VCC_NET
.sym 10766 f2.Ns_counter[0]
.sym 10787 f2.Nx_counter[2]
.sym 10882 s1.tx_byte_SB_DFFE_Q_6_D_SB_LUT4_O_I2[1]
.sym 10883 Ns[0]
.sym 10884 Nx[0]
.sym 10889 Ns[2]
.sym 10911 f2.Ns_counter[2]
.sym 10915 s1.tx_byte[2]
.sym 10916 f2.Ns_counter[0]
.sym 10923 Nx[2]
.sym 10946 s1.rx_byte_SB_LUT4_I0_O[2]
.sym 10947 f2.Nx_counter[2]
.sym 10954 Ns[2]
.sym 10959 f2.Nx_counter[2]
.sym 10992 Nx[2]
.sym 10993 s1.rx_byte_SB_LUT4_I0_O[2]
.sym 10994 Ns[2]
.sym 11002 f2.Ns_SB_DFFNE_Q_E_$glb_ce
.sym 11003 f2.gate_sync_$glb_clk
.sym 11005 Ns[3]
.sym 11006 s1.tx_byte_SB_DFFE_Q_2_D_SB_LUT4_O_I2[1]
.sym 11007 Ns[4]
.sym 11008 s1.tx_byte_SB_DFFE_Q_5_D_SB_LUT4_O_I2[1]
.sym 11009 s1.tx_byte_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 11010 Ns[1]
.sym 11011 s1.tx_byte_SB_DFFE_Q_3_D_SB_LUT4_O_I2[1]
.sym 11012 Ns[5]
.sym 11025 clk_1Hz
.sym 11031 s1.tx_byte_SB_DFFE_Q_32_D_SB_LUT4_O_I2[1]
.sym 11046 s1.tx_byte_SB_DFFE_Q_6_D_SB_LUT4_O_I2[1]
.sym 11047 counter_not[4]
.sym 11048 s1.tx_byte_SB_DFFE_Q_E
.sym 11050 s1.rx_byte_SB_LUT4_I0_O[3]
.sym 11052 s1.tx_byte_SB_DFFE_Q_4_D_SB_LUT4_O_I2[1]
.sym 11054 counter_not[2]
.sym 11056 counter_not[1]
.sym 11058 counter_not[0]
.sym 11059 counter_not[6]
.sym 11060 s1.tx_byte_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 11063 s1.tx_byte_SB_DFFE_Q_2_D_SB_LUT4_O_I2[1]
.sym 11067 counter_not[3]
.sym 11068 s1.tx_byte_SB_DFFE_Q_3_D_SB_LUT4_O_I2[1]
.sym 11073 s1.tx_byte_SB_DFFE_Q_5_D_SB_LUT4_O_I2[1]
.sym 11074 s1.tx_byte_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 11077 counter_not[5]
.sym 11079 s1.tx_byte_SB_DFFE_Q_6_D_SB_LUT4_O_I2[1]
.sym 11080 counter_not[0]
.sym 11081 s1.rx_byte_SB_LUT4_I0_O[3]
.sym 11085 counter_not[1]
.sym 11086 s1.rx_byte_SB_LUT4_I0_O[3]
.sym 11088 s1.tx_byte_SB_DFFE_Q_5_D_SB_LUT4_O_I2[1]
.sym 11091 s1.tx_byte_SB_DFFE_Q_4_D_SB_LUT4_O_I2[1]
.sym 11093 s1.rx_byte_SB_LUT4_I0_O[3]
.sym 11094 counter_not[2]
.sym 11098 s1.rx_byte_SB_LUT4_I0_O[3]
.sym 11099 s1.tx_byte_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 11100 counter_not[6]
.sym 11103 counter_not[5]
.sym 11104 s1.tx_byte_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 11105 s1.rx_byte_SB_LUT4_I0_O[3]
.sym 11115 s1.tx_byte_SB_DFFE_Q_3_D_SB_LUT4_O_I2[1]
.sym 11116 counter_not[3]
.sym 11117 s1.rx_byte_SB_LUT4_I0_O[3]
.sym 11121 s1.tx_byte_SB_DFFE_Q_2_D_SB_LUT4_O_I2[1]
.sym 11122 s1.rx_byte_SB_LUT4_I0_O[3]
.sym 11123 counter_not[4]
.sym 11125 s1.tx_byte_SB_DFFE_Q_E
.sym 11126 i_SPI_CLK$SB_IO_IN_$glb_clk
.sym 11129 f2.Ns_counter[1]
.sym 11130 f2.Ns_counter[2]
.sym 11131 f2.Ns_counter[3]
.sym 11132 f2.Ns_counter[4]
.sym 11133 f2.Ns_counter[5]
.sym 11134 f2.Ns_counter[6]
.sym 11135 f2.Ns_counter[7]
.sym 11145 f2.Ns_counter_SB_DFFSR_Q_R
.sym 11152 $PACKER_VCC_NET
.sym 11160 $PACKER_VCC_NET
.sym 11161 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 11162 f2.gate_sync
.sym 11169 s1.tx_byte[0]
.sym 11170 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 11171 s1.tx_byte_SB_DFFE_Q_E
.sym 11172 s1.tx_byte[6]
.sym 11173 s1.rx_byte_SB_LUT4_I0_O[3]
.sym 11174 counter_not[14]
.sym 11175 s1.tx_byte_SB_DFFE_Q_39_D_SB_LUT4_O_I2[1]
.sym 11176 s1.tx_count_SB_LUT4_O_2_I3[0]
.sym 11177 s1.rx_byte_SB_LUT4_I0_1_O[2]
.sym 11178 s1.tx_byte[1]
.sym 11179 s1.rx_byte_SB_LUT4_I0_O[2]
.sym 11180 s1.rx_byte_SB_LUT4_I0_O[0]
.sym 11181 s1.tx_byte[5]
.sym 11182 s1.tx_count_SB_LUT4_O_2_I3[2]
.sym 11183 s1.tx_byte[3]
.sym 11184 s1.tx_byte[4]
.sym 11185 s1.tx_byte[2]
.sym 11187 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 11188 counter_not[7]
.sym 11189 s1.tx_count_SB_LUT4_O_2_I3_SB_LUT4_O_I3[3]
.sym 11191 s1.tx_byte_SB_DFFE_Q_32_D_SB_LUT4_O_I2[1]
.sym 11196 s1.tx_byte[7]
.sym 11197 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 11198 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 11199 s1.tx_count_SB_LUT4_O_2_I3[1]
.sym 11202 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 11203 s1.tx_count_SB_LUT4_O_2_I3[0]
.sym 11204 s1.tx_count_SB_LUT4_O_2_I3[2]
.sym 11205 s1.tx_count_SB_LUT4_O_2_I3[1]
.sym 11208 counter_not[14]
.sym 11209 s1.tx_byte_SB_DFFE_Q_32_D_SB_LUT4_O_I2[1]
.sym 11211 s1.rx_byte_SB_LUT4_I0_O[3]
.sym 11214 s1.rx_byte_SB_LUT4_I0_O[0]
.sym 11215 s1.rx_byte_SB_LUT4_I0_O[2]
.sym 11216 s1.rx_byte_SB_LUT4_I0_O[3]
.sym 11217 s1.rx_byte_SB_LUT4_I0_1_O[2]
.sym 11221 s1.rx_byte_SB_LUT4_I0_O[3]
.sym 11222 counter_not[7]
.sym 11223 s1.tx_byte_SB_DFFE_Q_39_D_SB_LUT4_O_I2[1]
.sym 11226 s1.tx_byte[2]
.sym 11227 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 11228 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 11229 s1.tx_byte[3]
.sym 11232 s1.tx_byte[6]
.sym 11233 s1.tx_byte[7]
.sym 11234 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 11235 s1.tx_count_SB_LUT4_O_2_I3_SB_LUT4_O_I3[3]
.sym 11238 s1.tx_byte[0]
.sym 11239 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 11240 s1.tx_byte[4]
.sym 11241 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 11244 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 11245 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 11246 s1.tx_byte[5]
.sym 11247 s1.tx_byte[1]
.sym 11248 s1.tx_byte_SB_DFFE_Q_E
.sym 11249 i_SPI_CLK$SB_IO_IN_$glb_clk
.sym 11251 f2.Ns_counter[8]
.sym 11252 f2.Ns_counter[9]
.sym 11253 f2.Ns_counter[10]
.sym 11254 f2.Ns_counter[11]
.sym 11255 f2.Ns_counter[12]
.sym 11256 f2.Ns_counter[13]
.sym 11257 f2.Ns_counter[14]
.sym 11258 f2.Ns_counter[15]
.sym 11262 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 11263 s1.rx_byte_SB_LUT4_I0_1_O[2]
.sym 11266 s1.rx_byte_SB_LUT4_I0_O[0]
.sym 11267 s1.rx_byte_SB_LUT4_I0_O[2]
.sym 11269 s1.rx_byte_SB_LUT4_I0_O[3]
.sym 11271 counter_not[10]
.sym 11276 s1.tx_byte_SB_DFFE_Q_E
.sym 11283 f2.Nx_counter[2]
.sym 11284 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 11292 s1.tx_count_SB_LUT4_O_I3[0]
.sym 11293 Ns[9]
.sym 11295 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 11296 s1.tx_count_SB_LUT4_O_I3[1]
.sym 11297 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 11299 Nx[9]
.sym 11301 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 11304 s1.tx_count_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 11306 s1.tx_count_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 11308 f2.Ns_counter[8]
.sym 11310 s1.tx_count_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 11312 f2.Ns_counter[12]
.sym 11317 f2.Ns_counter[9]
.sym 11319 f2.Nx_counter[8]
.sym 11321 s1.rx_byte_SB_LUT4_I0_O[2]
.sym 11323 f2.Nx_counter[9]
.sym 11327 f2.Nx_counter[8]
.sym 11334 f2.Ns_counter[9]
.sym 11337 s1.tx_count_SB_LUT4_O_I3[1]
.sym 11338 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 11339 s1.tx_count_SB_LUT4_O_I3[0]
.sym 11340 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 11344 f2.Ns_counter[12]
.sym 11349 s1.tx_count_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 11350 s1.tx_count_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 11351 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 11352 s1.tx_count_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 11355 Nx[9]
.sym 11357 Ns[9]
.sym 11358 s1.rx_byte_SB_LUT4_I0_O[2]
.sym 11361 f2.Ns_counter[8]
.sym 11368 f2.Nx_counter[9]
.sym 11371 f2.Ns_SB_DFFNE_Q_E_$glb_ce
.sym 11372 f2.gate_sync_$glb_clk
.sym 11374 f2.Ns_counter[16]
.sym 11375 f2.Ns_counter[17]
.sym 11376 f2.Ns_counter[18]
.sym 11377 f2.Ns_counter[19]
.sym 11378 f2.Ns_counter[20]
.sym 11379 f2.Ns_counter[21]
.sym 11380 f2.Ns_counter[22]
.sym 11381 f2.Ns_counter[23]
.sym 11389 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 11391 s1.tx_byte_SB_DFFE_Q_E
.sym 11403 i_SPI_CS$SB_IO_IN
.sym 11405 s1.tx_byte_SB_DFFE_Q_E
.sym 11408 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 11415 s1.tx_count[3]
.sym 11417 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 11418 Ns[12]
.sym 11419 i_SPI_CS$SB_IO_IN
.sym 11423 Nx[12]
.sym 11424 $PACKER_VCC_NET
.sym 11425 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 11427 s1.tx_count[2]
.sym 11428 s1.rx_byte_SB_LUT4_I0_O[2]
.sym 11429 s1.tx_count[1]
.sym 11432 $PACKER_VCC_NET
.sym 11436 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 11440 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 11443 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 11447 $nextpnr_ICESTORM_LC_6$O
.sym 11449 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 11453 s1.tx_count_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 11455 $PACKER_VCC_NET
.sym 11456 s1.tx_count[1]
.sym 11457 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 11459 s1.tx_count_SB_DFFR_Q_D_SB_LUT4_O_I3[3]
.sym 11461 s1.tx_count[2]
.sym 11462 $PACKER_VCC_NET
.sym 11463 s1.tx_count_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 11465 s1.tx_count_SB_DFFR_Q_D_SB_LUT4_O_I3[4]
.sym 11467 s1.tx_count[3]
.sym 11468 $PACKER_VCC_NET
.sym 11469 s1.tx_count_SB_DFFR_Q_D_SB_LUT4_O_I3[3]
.sym 11471 s1.tx_count_SB_DFFR_Q_D_SB_LUT4_O_I3[5]
.sym 11473 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 11474 $PACKER_VCC_NET
.sym 11475 s1.tx_count_SB_DFFR_Q_D_SB_LUT4_O_I3[4]
.sym 11479 $PACKER_VCC_NET
.sym 11480 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 11481 s1.tx_count_SB_DFFR_Q_D_SB_LUT4_O_I3[5]
.sym 11484 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 11490 Nx[12]
.sym 11491 s1.rx_byte_SB_LUT4_I0_O[2]
.sym 11492 Ns[12]
.sym 11495 i_SPI_CLK$SB_IO_IN_$glb_clk
.sym 11496 i_SPI_CS$SB_IO_IN
.sym 11497 f2.Ns_counter[24]
.sym 11498 f2.Ns_counter[25]
.sym 11499 f2.Ns_counter[26]
.sym 11500 f2.Ns_counter[27]
.sym 11501 f2.Ns_counter[28]
.sym 11502 f2.Ns_counter[29]
.sym 11503 f2.Ns_counter[30]
.sym 11504 f2.Ns_counter[31]
.sym 11510 s1.tx_count_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 11511 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 11513 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 11516 f2.Ns_counter[16]
.sym 11518 f2.Ns_counter[17]
.sym 11521 f2.Ns_counter[18]
.sym 11522 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 11526 f2.Ns_counter[30]
.sym 11527 Ns[20]
.sym 11528 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 11538 f2.Nx_counter[12]
.sym 11541 f2.Ns_counter[19]
.sym 11542 Ns[21]
.sym 11543 f2.Ns_counter[21]
.sym 11544 f2.Ns_counter[22]
.sym 11548 Nx[21]
.sym 11550 f2.Ns_counter[20]
.sym 11551 s1.rx_byte_SB_LUT4_I0_O[2]
.sym 11553 f2.Ns_counter[23]
.sym 11566 f2.Nx_counter[22]
.sym 11573 f2.Nx_counter[12]
.sym 11578 f2.Ns_counter[22]
.sym 11585 f2.Ns_counter[23]
.sym 11591 f2.Ns_counter[19]
.sym 11598 f2.Ns_counter[21]
.sym 11601 Nx[21]
.sym 11602 s1.rx_byte_SB_LUT4_I0_O[2]
.sym 11604 Ns[21]
.sym 11608 f2.Nx_counter[22]
.sym 11615 f2.Ns_counter[20]
.sym 11617 f2.Ns_SB_DFFNE_Q_E_$glb_ce
.sym 11618 f2.gate_sync_$glb_clk
.sym 11620 f2.Ns_counter[32]
.sym 11621 f2.Ns_counter[33]
.sym 11622 f2.Ns_counter[34]
.sym 11623 f2.Ns_counter[35]
.sym 11624 f2.Ns_counter[36]
.sym 11625 f2.Ns_counter[37]
.sym 11626 f2.Ns_counter[38]
.sym 11627 f2.Ns_counter[39]
.sym 11632 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 11646 f2.Ns_counter[27]
.sym 11648 f2.Ns_counter[28]
.sym 11650 f2.gate_sync
.sym 11651 f2.Nx_counter[30]
.sym 11652 f2.Nx_counter[26]
.sym 11654 f2.Ns_counter[31]
.sym 11655 f1.counter[37]
.sym 11661 f2.Ns_counter[24]
.sym 11663 f2.Ns_counter[26]
.sym 11664 f2.Nx_counter[23]
.sym 11665 Nx[23]
.sym 11669 s1.rx_byte_SB_LUT4_I0_O[2]
.sym 11671 Ns[23]
.sym 11674 Nx[26]
.sym 11676 f2.Nx_counter[21]
.sym 11678 f2.Nx_counter[26]
.sym 11681 f2.Ns_counter[18]
.sym 11688 Ns[26]
.sym 11695 s1.rx_byte_SB_LUT4_I0_O[2]
.sym 11696 Nx[23]
.sym 11697 Ns[23]
.sym 11701 f2.Ns_counter[24]
.sym 11706 f2.Nx_counter[21]
.sym 11715 f2.Ns_counter[26]
.sym 11721 f2.Nx_counter[23]
.sym 11724 f2.Nx_counter[26]
.sym 11730 f2.Ns_counter[18]
.sym 11736 s1.rx_byte_SB_LUT4_I0_O[2]
.sym 11737 Nx[26]
.sym 11739 Ns[26]
.sym 11740 f2.Ns_SB_DFFNE_Q_E_$glb_ce
.sym 11741 f2.gate_sync_$glb_clk
.sym 11743 Ns[37]
.sym 11744 Ns[30]
.sym 11745 Ns[32]
.sym 11746 Ns[31]
.sym 11747 f2.Nx_counter_SB_DFFSR_Q_39_D[20]
.sym 11748 s1.tx_byte_SB_DFFE_Q_15_D_SB_LUT4_O_I2[1]
.sym 11749 Nx[31]
.sym 11750 Nx[17]
.sym 11755 f2.Nx_counter[12]
.sym 11769 s1.tx_byte_SB_DFFE_Q_E
.sym 11771 f2.Ns_counter[36]
.sym 11775 f2.Ns_counter[38]
.sym 11776 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 11778 f2.Ns_counter[29]
.sym 11784 f2.Ns_counter[16]
.sym 11786 f2.Ns_counter[17]
.sym 11788 f2.Nx_counter[24]
.sym 11790 Ns[17]
.sym 11792 f2.Nx_counter[20]
.sym 11798 f2.Nx_counter[19]
.sym 11799 Ns[20]
.sym 11808 Nx[20]
.sym 11811 f2.Nx_counter[30]
.sym 11814 s1.rx_byte_SB_LUT4_I0_O[2]
.sym 11815 Nx[17]
.sym 11818 f2.Nx_counter[20]
.sym 11825 f2.Nx_counter[19]
.sym 11830 Nx[20]
.sym 11831 Ns[20]
.sym 11832 s1.rx_byte_SB_LUT4_I0_O[2]
.sym 11836 Nx[17]
.sym 11837 s1.rx_byte_SB_LUT4_I0_O[2]
.sym 11838 Ns[17]
.sym 11841 f2.Nx_counter[30]
.sym 11848 f2.Ns_counter[16]
.sym 11855 f2.Ns_counter[17]
.sym 11862 f2.Nx_counter[24]
.sym 11863 f2.Ns_SB_DFFNE_Q_E_$glb_ce
.sym 11864 f2.gate_sync_$glb_clk
.sym 11866 counter_not[34]
.sym 11867 f2.Nx_counter[29]
.sym 11868 f2.Nx_counter_SB_DFFSR_Q_39_D[29]
.sym 11869 s1.tx_byte_SB_DFFE_Q_9_D_SB_LUT4_O_I2[1]
.sym 11870 f2.Nx_counter_SB_DFFSR_Q_39_D[27]
.sym 11871 counter_not[35]
.sym 11873 counter_not[37]
.sym 11882 f2.Nx_counter[21]
.sym 11886 f2.Nx_counter[23]
.sym 11890 Ns[32]
.sym 11893 counter_not[35]
.sym 11900 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 11908 Ns[30]
.sym 11909 f2.Nx_counter[25]
.sym 11910 Ns[27]
.sym 11913 s1.rx_byte_SB_LUT4_I0_O[2]
.sym 11916 Nx[27]
.sym 11917 Ns[24]
.sym 11918 f2.Ns_counter[27]
.sym 11919 Nx[30]
.sym 11920 f2.Ns_counter[28]
.sym 11921 f2.Nx_counter[27]
.sym 11922 Nx[24]
.sym 11934 s1.rx_byte_SB_LUT4_I0_O[2]
.sym 11935 f2.Ns_counter[38]
.sym 11941 f2.Ns_counter[38]
.sym 11946 f2.Nx_counter[27]
.sym 11952 Nx[27]
.sym 11953 Ns[27]
.sym 11954 s1.rx_byte_SB_LUT4_I0_O[2]
.sym 11961 f2.Ns_counter[27]
.sym 11966 f2.Nx_counter[25]
.sym 11971 f2.Ns_counter[28]
.sym 11976 s1.rx_byte_SB_LUT4_I0_O[2]
.sym 11977 Ns[24]
.sym 11978 Nx[24]
.sym 11982 Ns[30]
.sym 11983 s1.rx_byte_SB_LUT4_I0_O[2]
.sym 11984 Nx[30]
.sym 11986 f2.Ns_SB_DFFNE_Q_E_$glb_ce
.sym 11987 f2.gate_sync_$glb_clk
.sym 11989 Nx[36]
.sym 11990 Ns[35]
.sym 11991 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]
.sym 11992 Ns[39]
.sym 11993 Nx[37]
.sym 11994 s1.tx_byte_SB_DFFE_Q_10_D_SB_LUT4_O_I2[1]
.sym 11995 Ns[36]
.sym 11996 Ns[25]
.sym 12001 f2.Nx_counter[28]
.sym 12003 f2.Nx_counter[25]
.sym 12004 f1.counter[35]
.sym 12005 f1.counter[34]
.sym 12007 counter_not[11]
.sym 12011 f2.Nx_counter[24]
.sym 12015 s1.tx_byte_SB_DFFE_Q_9_D_SB_LUT4_O_I2[1]
.sym 12020 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 12022 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 12034 f2.Nx_counter[38]
.sym 12035 Ns[28]
.sym 12036 s1.rx_byte_SB_LUT4_I0_O[2]
.sym 12037 Nx[38]
.sym 12038 Ns[38]
.sym 12039 f2.Nx_counter[29]
.sym 12042 Nx[25]
.sym 12047 Nx[28]
.sym 12048 f2.Ns_counter[29]
.sym 12051 Ns[29]
.sym 12053 Ns[25]
.sym 12059 f2.Nx_counter[28]
.sym 12060 Nx[29]
.sym 12064 Nx[25]
.sym 12065 s1.rx_byte_SB_LUT4_I0_O[2]
.sym 12066 Ns[25]
.sym 12070 f2.Nx_counter[28]
.sym 12076 Nx[28]
.sym 12077 s1.rx_byte_SB_LUT4_I0_O[2]
.sym 12078 Ns[28]
.sym 12081 Nx[38]
.sym 12083 Ns[38]
.sym 12084 s1.rx_byte_SB_LUT4_I0_O[2]
.sym 12087 s1.rx_byte_SB_LUT4_I0_O[2]
.sym 12088 Ns[29]
.sym 12090 Nx[29]
.sym 12096 f2.Ns_counter[29]
.sym 12099 f2.Nx_counter[29]
.sym 12108 f2.Nx_counter[38]
.sym 12109 f2.Ns_SB_DFFNE_Q_E_$glb_ce
.sym 12110 f2.gate_sync_$glb_clk
.sym 12112 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 12113 i_SPI_CS_SB_DFFR_R_2_Q[1]
.sym 12114 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 12115 s1.tx_byte[35]
.sym 12116 i_SPI_CS_SB_DFFR_R_2_Q[0]
.sym 12117 s1.tx_byte[37]
.sym 12118 s1.tx_byte_SB_DFFE_Q_14_D_SB_LUT4_O_I2[1]
.sym 12119 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 12130 f2.Nx_counter[38]
.sym 12132 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 12139 s1.tx_byte[34]
.sym 12142 f2.gate_sync
.sym 12155 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]
.sym 12156 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[0]
.sym 12162 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[1]
.sym 12163 s1.rx_byte_SB_LUT4_I0_O[2]
.sym 12164 Ns[39]
.sym 12175 f2.Nx_counter[39]
.sym 12177 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 12181 Nx[39]
.sym 12210 f2.Nx_counter[39]
.sym 12216 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[0]
.sym 12217 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]
.sym 12218 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 12219 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[1]
.sym 12222 Ns[39]
.sym 12223 s1.rx_byte_SB_LUT4_I0_O[2]
.sym 12225 Nx[39]
.sym 12232 f2.Ns_SB_DFFNE_Q_E_$glb_ce
.sym 12233 f2.gate_sync_$glb_clk
.sym 12245 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 12246 s1.rx_byte_SB_LUT4_I0_O[2]
.sym 12254 s1.tx_byte[33]
.sym 12257 f2.Nx_counter[39]
.sym 12262 s1.tx_byte_SB_DFFE_Q_E
.sym 12309 clk_72MHz
.sym 12331 clk_72MHz
.sym 12485 $PACKER_GND_NET
.sym 12940 f2.Ns_counter[0]
.sym 12985 f2.Ns_counter[0]
.sym 12989 clk_72MHz_$glb_clk
.sym 12990 f2.Ns_counter_SB_DFFSR_Q_R_$glb_sr
.sym 12994 f2.gate_sync
.sym 13023 f2.Nx_counter[6]
.sym 13026 s1.rx_byte_SB_LUT4_I0_O[2]
.sym 13034 Nx[0]
.sym 13047 f2.Ns_counter[0]
.sym 13049 Ns[0]
.sym 13050 s1.rx_byte_SB_LUT4_I0_O[2]
.sym 13058 f2.Nx_counter[0]
.sym 13060 f2.Ns_counter[2]
.sym 13065 s1.rx_byte_SB_LUT4_I0_O[2]
.sym 13066 Ns[0]
.sym 13067 Nx[0]
.sym 13074 f2.Ns_counter[0]
.sym 13078 f2.Nx_counter[0]
.sym 13109 f2.Ns_counter[2]
.sym 13111 f2.Ns_SB_DFFNE_Q_E_$glb_ce
.sym 13112 f2.gate_sync_$glb_clk
.sym 13114 Nx[4]
.sym 13115 Ns[6]
.sym 13116 Nx[6]
.sym 13118 Nx[5]
.sym 13120 Nx[3]
.sym 13121 s1.tx_byte_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 13129 f2.gate_sync
.sym 13138 s1.rx_byte_SB_LUT4_I0_O[3]
.sym 13142 s1.tx_count_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 13158 f2.Ns_counter[3]
.sym 13159 f2.Ns_counter[4]
.sym 13160 Ns[1]
.sym 13163 Ns[3]
.sym 13164 f2.Ns_counter[1]
.sym 13165 Ns[4]
.sym 13168 f2.Ns_counter[5]
.sym 13171 Nx[4]
.sym 13175 Nx[1]
.sym 13177 Nx[3]
.sym 13178 Ns[5]
.sym 13183 Nx[5]
.sym 13184 s1.rx_byte_SB_LUT4_I0_O[2]
.sym 13191 f2.Ns_counter[3]
.sym 13195 Nx[4]
.sym 13196 Ns[4]
.sym 13197 s1.rx_byte_SB_LUT4_I0_O[2]
.sym 13202 f2.Ns_counter[4]
.sym 13206 Ns[1]
.sym 13207 Nx[1]
.sym 13209 s1.rx_byte_SB_LUT4_I0_O[2]
.sym 13212 s1.rx_byte_SB_LUT4_I0_O[2]
.sym 13213 Ns[5]
.sym 13215 Nx[5]
.sym 13221 f2.Ns_counter[1]
.sym 13224 Nx[3]
.sym 13225 Ns[3]
.sym 13226 s1.rx_byte_SB_LUT4_I0_O[2]
.sym 13231 f2.Ns_counter[5]
.sym 13234 f2.Ns_SB_DFFNE_Q_E_$glb_ce
.sym 13235 f2.gate_sync_$glb_clk
.sym 13237 s1.tx_count_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 13239 Ns[7]
.sym 13240 s1.tx_byte_SB_DFFE_Q_39_D_SB_LUT4_O_I2[1]
.sym 13241 Nx[1]
.sym 13242 s1.rx_byte_SB_LUT4_I0_O[2]
.sym 13243 s1.rx_byte_SB_LUT4_I0_O[3]
.sym 13247 f2.Ns_counter[39]
.sym 13264 s1.rx_byte_SB_LUT4_I0_O[2]
.sym 13281 f2.Ns_counter[0]
.sym 13284 f2.Ns_counter[6]
.sym 13287 f2.Ns_counter[1]
.sym 13289 f2.Ns_counter[0]
.sym 13291 f2.Ns_counter[5]
.sym 13293 f2.Ns_counter[7]
.sym 13296 f2.Ns_counter[2]
.sym 13298 f2.Ns_counter[4]
.sym 13305 f2.Ns_counter[3]
.sym 13310 $nextpnr_ICESTORM_LC_5$O
.sym 13312 f2.Ns_counter[0]
.sym 13316 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 13318 f2.Ns_counter[1]
.sym 13320 f2.Ns_counter[0]
.sym 13322 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 13325 f2.Ns_counter[2]
.sym 13326 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 13328 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 13330 f2.Ns_counter[3]
.sym 13332 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 13334 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 13337 f2.Ns_counter[4]
.sym 13338 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 13340 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 13342 f2.Ns_counter[5]
.sym 13344 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 13346 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 13349 f2.Ns_counter[6]
.sym 13350 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 13352 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 13354 f2.Ns_counter[7]
.sym 13356 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 13358 clk_72MHz_$glb_clk
.sym 13359 f2.Ns_counter_SB_DFFSR_Q_R_$glb_sr
.sym 13360 Nx[10]
.sym 13361 Nx[7]
.sym 13362 Ns[13]
.sym 13363 Ns[14]
.sym 13364 Ns[15]
.sym 13365 Nx[14]
.sym 13366 Ns[10]
.sym 13367 s1.tx_byte_SB_DFFE_Q_32_D_SB_LUT4_O_I2[1]
.sym 13370 f2.Ns_counter[25]
.sym 13378 i_SPI_CS$SB_IO_IN
.sym 13390 s1.rx_byte_SB_LUT4_I0_O[2]
.sym 13391 f2.Nx_counter[3]
.sym 13392 s1.rx_byte_SB_LUT4_I0_O[3]
.sym 13393 f2.Nx_counter[4]
.sym 13395 f2.Nx_counter[5]
.sym 13396 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 13402 f2.Ns_counter[9]
.sym 13405 f2.Ns_counter[12]
.sym 13408 f2.Ns_counter[15]
.sym 13411 f2.Ns_counter[10]
.sym 13412 f2.Ns_counter[11]
.sym 13414 f2.Ns_counter[13]
.sym 13425 f2.Ns_counter[8]
.sym 13431 f2.Ns_counter[14]
.sym 13433 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 13435 f2.Ns_counter[8]
.sym 13437 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 13439 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 13442 f2.Ns_counter[9]
.sym 13443 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 13445 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 13447 f2.Ns_counter[10]
.sym 13449 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 13451 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 13453 f2.Ns_counter[11]
.sym 13455 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 13457 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 13460 f2.Ns_counter[12]
.sym 13461 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 13463 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 13465 f2.Ns_counter[13]
.sym 13467 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 13469 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 13471 f2.Ns_counter[14]
.sym 13473 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 13475 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 13478 f2.Ns_counter[15]
.sym 13479 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 13481 clk_72MHz_$glb_clk
.sym 13482 f2.Ns_counter_SB_DFFSR_Q_R_$glb_sr
.sym 13484 o_SPI_MISO$SB_IO_OUT
.sym 13485 s1.o_SPI_MISO_SB_DFFE_Q_E
.sym 13493 counter_not[37]
.sym 13500 s1.tx_byte_SB_DFFE_Q_32_D_SB_LUT4_O_I2[1]
.sym 13503 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 13507 f2.Nx_counter[6]
.sym 13509 f2.Nx_counter[7]
.sym 13510 f2.Ns_counter[11]
.sym 13511 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 13512 f2.Nx_counter[10]
.sym 13519 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 13528 f2.Ns_counter[20]
.sym 13539 f2.Ns_counter[23]
.sym 13540 f2.Ns_counter[16]
.sym 13542 f2.Ns_counter[18]
.sym 13549 f2.Ns_counter[17]
.sym 13551 f2.Ns_counter[19]
.sym 13553 f2.Ns_counter[21]
.sym 13554 f2.Ns_counter[22]
.sym 13556 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 13559 f2.Ns_counter[16]
.sym 13560 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 13562 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 13564 f2.Ns_counter[17]
.sym 13566 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 13568 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 13571 f2.Ns_counter[18]
.sym 13572 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 13574 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 13576 f2.Ns_counter[19]
.sym 13578 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 13580 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 13583 f2.Ns_counter[20]
.sym 13584 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 13586 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 13588 f2.Ns_counter[21]
.sym 13590 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 13592 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 13594 f2.Ns_counter[22]
.sym 13596 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 13598 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 13600 f2.Ns_counter[23]
.sym 13602 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 13604 clk_72MHz_$glb_clk
.sym 13605 f2.Ns_counter_SB_DFFSR_Q_R_$glb_sr
.sym 13608 f2.Nx_counter[2]
.sym 13609 f2.Nx_counter[3]
.sym 13610 f2.Nx_counter[4]
.sym 13611 f2.Nx_counter[5]
.sym 13612 f2.Nx_counter[6]
.sym 13613 f2.Nx_counter[7]
.sym 13627 o_SPI_MISO$SB_IO_OUT
.sym 13628 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 13629 i_SPI_CS$SB_IO_IN
.sym 13630 f2.Nx_counter[14]
.sym 13634 f2.Nx_counter[8]
.sym 13636 f2.Nx_counter[9]
.sym 13639 f2.Ns_counter[34]
.sym 13642 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 13648 f2.Ns_counter[25]
.sym 13650 f2.Ns_counter[27]
.sym 13655 f2.Ns_counter[24]
.sym 13667 f2.Ns_counter[28]
.sym 13670 f2.Ns_counter[31]
.sym 13673 f2.Ns_counter[26]
.sym 13676 f2.Ns_counter[29]
.sym 13677 f2.Ns_counter[30]
.sym 13679 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[25]
.sym 13681 f2.Ns_counter[24]
.sym 13683 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 13685 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[26]
.sym 13688 f2.Ns_counter[25]
.sym 13689 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[25]
.sym 13691 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[27]
.sym 13693 f2.Ns_counter[26]
.sym 13695 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[26]
.sym 13697 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[28]
.sym 13700 f2.Ns_counter[27]
.sym 13701 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[27]
.sym 13703 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[29]
.sym 13706 f2.Ns_counter[28]
.sym 13707 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[28]
.sym 13709 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[30]
.sym 13711 f2.Ns_counter[29]
.sym 13713 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[29]
.sym 13715 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[31]
.sym 13717 f2.Ns_counter[30]
.sym 13719 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[30]
.sym 13721 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[32]
.sym 13724 f2.Ns_counter[31]
.sym 13725 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[31]
.sym 13727 clk_72MHz_$glb_clk
.sym 13728 f2.Ns_counter_SB_DFFSR_Q_R_$glb_sr
.sym 13729 f2.Nx_counter[8]
.sym 13730 f2.Nx_counter[9]
.sym 13731 f2.Nx_counter[10]
.sym 13732 f2.Nx_counter[11]
.sym 13733 f2.Nx_counter[12]
.sym 13734 f2.Nx_counter[13]
.sym 13735 f2.Nx_counter[14]
.sym 13736 f2.Nx_counter[15]
.sym 13743 f2.Ns_counter[29]
.sym 13752 f2.Nx_counter[2]
.sym 13756 f2.Nx_counter[13]
.sym 13763 f2.Ns_counter[33]
.sym 13764 s1.rx_byte_SB_LUT4_I0_O[2]
.sym 13765 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[32]
.sym 13776 f2.Ns_counter[38]
.sym 13781 f2.Ns_counter[35]
.sym 13782 f2.Ns_counter[36]
.sym 13783 f2.Ns_counter[37]
.sym 13785 f2.Ns_counter[39]
.sym 13786 f2.Ns_counter[32]
.sym 13788 f2.Ns_counter[34]
.sym 13795 f2.Ns_counter[33]
.sym 13802 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[33]
.sym 13805 f2.Ns_counter[32]
.sym 13806 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[32]
.sym 13808 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[34]
.sym 13810 f2.Ns_counter[33]
.sym 13812 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[33]
.sym 13814 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[35]
.sym 13817 f2.Ns_counter[34]
.sym 13818 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[34]
.sym 13820 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[36]
.sym 13822 f2.Ns_counter[35]
.sym 13824 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[35]
.sym 13826 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[37]
.sym 13828 f2.Ns_counter[36]
.sym 13830 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[36]
.sym 13832 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[38]
.sym 13834 f2.Ns_counter[37]
.sym 13836 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[37]
.sym 13838 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[39]
.sym 13841 f2.Ns_counter[38]
.sym 13842 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[38]
.sym 13846 f2.Ns_counter[39]
.sym 13848 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[39]
.sym 13850 clk_72MHz_$glb_clk
.sym 13851 f2.Ns_counter_SB_DFFSR_Q_R_$glb_sr
.sym 13852 f2.Nx_counter[16]
.sym 13853 f2.Nx_counter[17]
.sym 13854 f2.Nx_counter[18]
.sym 13855 f2.Nx_counter[19]
.sym 13856 f2.Nx_counter[20]
.sym 13857 f2.Nx_counter[21]
.sym 13858 f2.Nx_counter[22]
.sym 13859 f2.Nx_counter[23]
.sym 13879 f2.Ns_counter[35]
.sym 13880 s1.rx_byte_SB_LUT4_I0_O[3]
.sym 13881 f2.Nx_counter[22]
.sym 13887 s1.rx_byte_SB_LUT4_I0_O[2]
.sym 13893 f2.Ns_counter[32]
.sym 13899 Nx[31]
.sym 13905 f2.Ns_counter[30]
.sym 13906 f2.Ns_counter[37]
.sym 13907 f2.Ns_counter[31]
.sym 13912 Ns[31]
.sym 13916 f2.Nx_counter[31]
.sym 13918 f2.Nx_counter[17]
.sym 13921 f2.Nx_counter[20]
.sym 13924 s1.rx_byte_SB_LUT4_I0_O[2]
.sym 13926 f2.Ns_counter[37]
.sym 13932 f2.Ns_counter[30]
.sym 13938 f2.Ns_counter[32]
.sym 13944 f2.Ns_counter[31]
.sym 13953 f2.Nx_counter[20]
.sym 13956 Ns[31]
.sym 13957 s1.rx_byte_SB_LUT4_I0_O[2]
.sym 13959 Nx[31]
.sym 13965 f2.Nx_counter[31]
.sym 13971 f2.Nx_counter[17]
.sym 13972 f2.Ns_SB_DFFNE_Q_E_$glb_ce
.sym 13973 f2.gate_sync_$glb_clk
.sym 13975 f2.Nx_counter[24]
.sym 13976 f2.Nx_counter[25]
.sym 13977 f2.Nx_counter[26]
.sym 13978 f2.Nx_counter[27]
.sym 13979 f2.Nx_counter[28]
.sym 13980 f2.Nx_counter[29]
.sym 13981 f2.Nx_counter[30]
.sym 13982 f2.Nx_counter[31]
.sym 13987 counter_not[15]
.sym 13997 f2.Nx_counter_SB_DFFSR_Q_39_D[20]
.sym 14003 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 14018 f1.counter[37]
.sym 14022 f1.counter[35]
.sym 14023 f1.counter[34]
.sym 14024 Ns[37]
.sym 14027 f1.counter_out_SB_DFFNE_Q_E
.sym 14028 Nx[37]
.sym 14035 f2.Nx_counter[27]
.sym 14037 f2.Nx_counter[29]
.sym 14047 s1.rx_byte_SB_LUT4_I0_O[2]
.sym 14052 f1.counter[34]
.sym 14055 f2.Nx_counter[29]
.sym 14064 f2.Nx_counter[29]
.sym 14067 Ns[37]
.sym 14068 s1.rx_byte_SB_LUT4_I0_O[2]
.sym 14069 Nx[37]
.sym 14074 f2.Nx_counter[27]
.sym 14082 f1.counter[35]
.sym 14092 f1.counter[37]
.sym 14095 f1.counter_out_SB_DFFNE_Q_E
.sym 14096 clk_1Hz_$glb_clk
.sym 14098 f2.Nx_counter[32]
.sym 14099 f2.Nx_counter[33]
.sym 14100 f2.Nx_counter[34]
.sym 14101 f2.Nx_counter[35]
.sym 14102 f2.Nx_counter[36]
.sym 14103 f2.Nx_counter[37]
.sym 14104 f2.Nx_counter[38]
.sym 14105 f2.Nx_counter[39]
.sym 14110 counter_not[34]
.sym 14111 f2.Nx_counter[30]
.sym 14114 s1.tx_byte[34]
.sym 14116 f2.Nx_counter_SB_DFFSR_Q_39_D[29]
.sym 14120 f2.Nx_counter_SB_DFFSR_Q_39_D[27]
.sym 14121 f2.Nx_counter[26]
.sym 14142 s1.tx_byte[35]
.sym 14144 f2.Ns_counter[36]
.sym 14147 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 14149 f2.Ns_counter[35]
.sym 14150 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 14155 Nx[36]
.sym 14156 f2.Ns_counter[39]
.sym 14157 s1.rx_byte_SB_LUT4_I0_O[2]
.sym 14159 f2.Nx_counter[36]
.sym 14160 f2.Nx_counter[37]
.sym 14165 f2.Ns_counter[25]
.sym 14169 Ns[36]
.sym 14170 s1.tx_byte[34]
.sym 14174 f2.Nx_counter[36]
.sym 14180 f2.Ns_counter[35]
.sym 14184 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 14185 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 14186 s1.tx_byte[34]
.sym 14187 s1.tx_byte[35]
.sym 14192 f2.Ns_counter[39]
.sym 14197 f2.Nx_counter[37]
.sym 14202 Ns[36]
.sym 14203 Nx[36]
.sym 14205 s1.rx_byte_SB_LUT4_I0_O[2]
.sym 14209 f2.Ns_counter[36]
.sym 14214 f2.Ns_counter[25]
.sym 14218 f2.Ns_SB_DFFNE_Q_E_$glb_ce
.sym 14219 f2.gate_sync_$glb_clk
.sym 14221 s1.tx_byte_SB_DFFE_Q_11_D_SB_LUT4_O_I2[1]
.sym 14223 Nx[35]
.sym 14224 Ns[33]
.sym 14226 Nx[32]
.sym 14238 f2.Nx_counter[39]
.sym 14248 f2.Ns_counter[33]
.sym 14262 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 14265 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 14266 i_SPI_CS_SB_DFFR_R_2_Q[0]
.sym 14267 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 14268 s1.tx_byte_SB_DFFE_Q_9_D_SB_LUT4_O_I2[1]
.sym 14269 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 14271 Ns[32]
.sym 14272 counter_not[35]
.sym 14273 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 14274 s1.tx_byte[33]
.sym 14275 s1.tx_byte_SB_DFFE_Q_10_D_SB_LUT4_O_I2[1]
.sym 14276 s1.rx_byte_SB_LUT4_I0_O[2]
.sym 14278 s1.tx_byte_SB_DFFE_Q_11_D_SB_LUT4_O_I2[1]
.sym 14279 i_SPI_CS_SB_DFFR_R_2_Q[1]
.sym 14281 counter_not[36]
.sym 14282 s1.rx_byte_SB_LUT4_I0_O[3]
.sym 14283 Nx[32]
.sym 14284 s1.tx_byte_SB_DFFE_Q_14_D_SB_LUT4_O_I2[1]
.sym 14285 counter_not[32]
.sym 14288 counter_not[37]
.sym 14289 s1.tx_byte_SB_DFFE_Q_E
.sym 14291 s1.tx_byte[37]
.sym 14293 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 14295 i_SPI_CS_SB_DFFR_R_2_Q[0]
.sym 14296 i_SPI_CS_SB_DFFR_R_2_Q[1]
.sym 14297 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 14298 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 14301 counter_not[32]
.sym 14302 s1.rx_byte_SB_LUT4_I0_O[3]
.sym 14304 s1.tx_byte_SB_DFFE_Q_14_D_SB_LUT4_O_I2[1]
.sym 14307 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 14308 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 14309 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 14310 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 14313 counter_not[35]
.sym 14314 s1.rx_byte_SB_LUT4_I0_O[3]
.sym 14316 s1.tx_byte_SB_DFFE_Q_11_D_SB_LUT4_O_I2[1]
.sym 14319 s1.tx_byte_SB_DFFE_Q_10_D_SB_LUT4_O_I2[1]
.sym 14320 counter_not[36]
.sym 14321 s1.rx_byte_SB_LUT4_I0_O[3]
.sym 14326 s1.tx_byte_SB_DFFE_Q_9_D_SB_LUT4_O_I2[1]
.sym 14327 counter_not[37]
.sym 14328 s1.rx_byte_SB_LUT4_I0_O[3]
.sym 14331 Ns[32]
.sym 14332 Nx[32]
.sym 14334 s1.rx_byte_SB_LUT4_I0_O[2]
.sym 14337 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 14338 s1.tx_byte[37]
.sym 14339 s1.tx_byte[33]
.sym 14340 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 14341 s1.tx_byte_SB_DFFE_Q_E
.sym 14342 i_SPI_CLK$SB_IO_IN_$glb_clk
.sym 14364 s1.rx_byte_SB_LUT4_I0_O[3]
.sym 14388 f2.gate_sync
.sym 14408 f2.gate_sync
.sym 14418 freq_etalon$SB_IO_IN
.sym 14436 freq_etalon$SB_IO_IN
.sym 14977 s1.rx_byte_tp[3]
.sym 14979 s1.rx_byte_tp[4]
.sym 14982 s1.rx_byte_tp[5]
.sym 15008 s1.rx_byte_SB_DFFE_Q_E
.sym 15102 s1.rx_byte[4]
.sym 15104 s1.rx_byte[5]
.sym 15126 s1.tx_byte_SB_DFFE_Q_E
.sym 15134 s1.rx_byte_SB_LUT4_I0_O[2]
.sym 15171 clk_1Hz
.sym 15192 clk_1Hz
.sym 15221 freq_etalon$SB_IO_IN_$glb_clk
.sym 15223 s1.rx_byte_SB_LUT4_I1_1_O[2]
.sym 15224 s1.rx_byte_SB_LUT4_I0_O[0]
.sym 15225 s1.rx_byte[0]
.sym 15226 f2.Ns_counter_SB_DFFSR_Q_R
.sym 15229 s1.rx_byte[1]
.sym 15264 f2.Nx_counter[4]
.sym 15274 f2.Nx_counter[5]
.sym 15275 f2.Nx_counter[3]
.sym 15276 f2.Nx_counter[6]
.sym 15277 s1.rx_byte_SB_LUT4_I0_O[2]
.sym 15281 Ns[6]
.sym 15290 Nx[6]
.sym 15294 f2.Ns_counter[6]
.sym 15299 f2.Nx_counter[4]
.sym 15305 f2.Ns_counter[6]
.sym 15312 f2.Nx_counter[6]
.sym 15324 f2.Nx_counter[5]
.sym 15335 f2.Nx_counter[3]
.sym 15339 Ns[6]
.sym 15341 Nx[6]
.sym 15342 s1.rx_byte_SB_LUT4_I0_O[2]
.sym 15343 f2.Ns_SB_DFFNE_Q_E_$glb_ce
.sym 15344 f2.gate_sync_$glb_clk
.sym 15346 s1.tx_byte[10]
.sym 15354 s1.rx_byte_SB_DFFE_Q_E
.sym 15360 f2.Nx_counter[5]
.sym 15361 f2.Nx_counter[3]
.sym 15364 i_SPI_MOSI$SB_IO_IN
.sym 15368 f2.Nx_counter[4]
.sym 15372 s1.rx_byte_SB_LUT4_I0_O[2]
.sym 15374 s1.rx_byte_SB_LUT4_I0_O[3]
.sym 15378 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 15379 f2.Nx_counter[0]
.sym 15387 s1.rx_byte_SB_LUT4_I1_1_O[2]
.sym 15388 Nx[7]
.sym 15389 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 15397 s1.rx_byte[0]
.sym 15401 s1.rx_byte[1]
.sym 15402 f2.Ns_counter[7]
.sym 15403 s1.tx_byte[10]
.sym 15405 Ns[7]
.sym 15407 f2.Nx_counter[1]
.sym 15410 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 15413 s1.tx_byte[14]
.sym 15416 s1.rx_byte_SB_LUT4_I0_O[2]
.sym 15420 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 15421 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 15422 s1.tx_byte[10]
.sym 15423 s1.tx_byte[14]
.sym 15432 f2.Ns_counter[7]
.sym 15438 Nx[7]
.sym 15439 s1.rx_byte_SB_LUT4_I0_O[2]
.sym 15441 Ns[7]
.sym 15446 f2.Nx_counter[1]
.sym 15450 s1.rx_byte[1]
.sym 15451 s1.rx_byte_SB_LUT4_I1_1_O[2]
.sym 15452 s1.rx_byte[0]
.sym 15456 s1.rx_byte_SB_LUT4_I1_1_O[2]
.sym 15457 s1.rx_byte[1]
.sym 15459 s1.rx_byte[0]
.sym 15466 f2.Ns_SB_DFFNE_Q_E_$glb_ce
.sym 15467 f2.gate_sync_$glb_clk
.sym 15470 s1.tx_byte_SB_DFFE_Q_33_D_SB_LUT4_O_I2[1]
.sym 15474 s1.tx_byte_SB_DFFE_Q_36_D_SB_LUT4_O_I2[1]
.sym 15476 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 15493 f2.Nx_counter[1]
.sym 15494 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 15500 s1.rx_byte_SB_LUT4_I0_O[2]
.sym 15501 s1.tx_byte[11]
.sym 15502 s1.rx_byte_SB_LUT4_I0_O[3]
.sym 15512 f2.Ns_counter[10]
.sym 15515 f2.Ns_counter[13]
.sym 15516 f2.Nx_counter[14]
.sym 15517 f2.Ns_counter[15]
.sym 15523 s1.rx_byte_SB_LUT4_I0_O[2]
.sym 15524 f2.Ns_counter[14]
.sym 15531 Nx[14]
.sym 15535 f2.Nx_counter[10]
.sym 15537 Ns[14]
.sym 15540 f2.Nx_counter[7]
.sym 15545 f2.Nx_counter[10]
.sym 15549 f2.Nx_counter[7]
.sym 15558 f2.Ns_counter[13]
.sym 15563 f2.Ns_counter[14]
.sym 15570 f2.Ns_counter[15]
.sym 15574 f2.Nx_counter[14]
.sym 15579 f2.Ns_counter[10]
.sym 15585 Nx[14]
.sym 15586 Ns[14]
.sym 15588 s1.rx_byte_SB_LUT4_I0_O[2]
.sym 15589 f2.Ns_SB_DFFNE_Q_E_$glb_ce
.sym 15590 f2.gate_sync_$glb_clk
.sym 15592 f2.Nx_counter_SB_DFFSR_Q_39_D[6]
.sym 15593 f2.Nx_counter_SB_DFFSR_Q_39_D[5]
.sym 15594 s1.tx_count_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 15596 f2.Nx_counter[0]
.sym 15597 f2.Nx_counter_SB_DFFSR_Q_39_D[7]
.sym 15598 f2.Nx_counter[1]
.sym 15599 f2.Ns_SB_DFFNE_Q_E_SB_LUT4_O_I3[0]
.sym 15612 f2.Nx_counter[14]
.sym 15619 s1.tx_byte_SB_DFFE_Q_E
.sym 15621 Ns[15]
.sym 15626 s1.rx_byte_SB_LUT4_I0_O[2]
.sym 15635 s1.o_SPI_MISO_SB_DFFE_Q_E
.sym 15645 i_SPI_CS$SB_IO_IN
.sym 15646 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 15654 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 15659 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 15662 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 15672 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 15673 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 15674 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 15675 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 15679 i_SPI_CS$SB_IO_IN
.sym 15712 s1.o_SPI_MISO_SB_DFFE_Q_E
.sym 15713 i_SPI_CLK$SB_IO_IN_$glb_clk
.sym 15715 f2.Nx_counter_SB_DFFSR_Q_39_D[3]
.sym 15716 f2.Nx_counter_SB_DFFSR_Q_39_D[1]
.sym 15717 f2.Nx_counter_SB_DFFSR_Q_39_D[9]
.sym 15718 f2.Nx_counter_SB_DFFSR_Q_39_D[4]
.sym 15719 f2.Nx_counter_SB_DFFSR_Q_39_D[8]
.sym 15720 f2.Nx_counter_SB_DFFSR_Q_39_D[13]
.sym 15721 f2.Nx_counter_SB_DFFSR_Q_39_D[12]
.sym 15722 f2.Nx_counter_SB_DFFSR_Q_39_D[2]
.sym 15731 f2.Nx_counter[13]
.sym 15758 f2.Nx_counter[2]
.sym 15759 f2.Nx_counter[3]
.sym 15762 f2.Nx_counter[1]
.sym 15768 f2.Nx_counter[0]
.sym 15769 f2.Nx_counter[5]
.sym 15771 f2.Nx_counter[7]
.sym 15776 f2.Nx_counter[4]
.sym 15786 f2.Nx_counter[6]
.sym 15788 $nextpnr_ICESTORM_LC_3$O
.sym 15790 f2.Nx_counter[0]
.sym 15794 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 15796 f2.Nx_counter[1]
.sym 15800 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 15803 f2.Nx_counter[2]
.sym 15804 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 15806 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 15809 f2.Nx_counter[3]
.sym 15810 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 15812 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 15815 f2.Nx_counter[4]
.sym 15816 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 15818 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 15820 f2.Nx_counter[5]
.sym 15822 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 15824 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 15826 f2.Nx_counter[6]
.sym 15828 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 15830 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 15832 f2.Nx_counter[7]
.sym 15834 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 15836 freq_etalon$SB_IO_IN_$glb_clk
.sym 15837 f2.Ns_counter_SB_DFFSR_Q_R_$glb_sr
.sym 15838 f2.Nx_counter_SB_DFFSR_Q_39_D[10]
.sym 15839 f2.Nx_counter_SB_DFFSR_Q_39_D[15]
.sym 15840 Nx[11]
.sym 15841 f2.Nx_counter_SB_DFFSR_Q_39_D[11]
.sym 15842 Nx[15]
.sym 15843 f2.Nx_counter_SB_DFFSR_Q_39_D[14]
.sym 15844 Ns[11]
.sym 15845 s1.tx_byte_SB_DFFE_Q_31_D_SB_LUT4_O_I2[1]
.sym 15862 s1.rx_byte_SB_LUT4_I0_O[3]
.sym 15864 s1.tx_byte[15]
.sym 15872 s1.rx_byte_SB_LUT4_I0_O[2]
.sym 15874 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 15879 f2.Nx_counter[8]
.sym 15881 f2.Nx_counter[10]
.sym 15890 f2.Nx_counter[11]
.sym 15892 f2.Nx_counter[13]
.sym 15896 f2.Nx_counter[9]
.sym 15899 f2.Nx_counter[12]
.sym 15901 f2.Nx_counter[14]
.sym 15910 f2.Nx_counter[15]
.sym 15911 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 15914 f2.Nx_counter[8]
.sym 15915 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 15917 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 15920 f2.Nx_counter[9]
.sym 15921 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 15923 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 15926 f2.Nx_counter[10]
.sym 15927 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 15929 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 15931 f2.Nx_counter[11]
.sym 15933 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 15935 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 15938 f2.Nx_counter[12]
.sym 15939 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 15941 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 15943 f2.Nx_counter[13]
.sym 15945 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 15947 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 15950 f2.Nx_counter[14]
.sym 15951 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 15953 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 15955 f2.Nx_counter[15]
.sym 15957 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 15959 freq_etalon$SB_IO_IN_$glb_clk
.sym 15960 f2.Ns_counter_SB_DFFSR_Q_R_$glb_sr
.sym 15961 f2.Nx_counter_SB_DFFSR_Q_39_D[16]
.sym 15962 f2.Nx_counter_SB_DFFSR_Q_39_D[22]
.sym 15963 f2.Nx_counter_SB_DFFSR_Q_39_D[21]
.sym 15964 f2.Nx_counter_SB_DFFSR_Q_39_D[18]
.sym 15965 f2.Nx_counter_SB_DFFSR_Q_39_D[17]
.sym 15966 s1.tx_byte_SB_DFFE_Q_35_D_SB_LUT4_O_I2[1]
.sym 15967 f2.Nx_counter_SB_DFFSR_Q_39_D[19]
.sym 15968 s1.tx_byte[15]
.sym 15983 f2.Ns_counter[11]
.sym 15985 s1.tx_byte[11]
.sym 15988 s1.rx_byte_SB_LUT4_I0_O[2]
.sym 15990 s1.rx_byte_SB_LUT4_I0_O[3]
.sym 15994 s1.rx_byte_SB_LUT4_I0_O[3]
.sym 15997 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 16002 f2.Nx_counter[16]
.sym 16007 f2.Nx_counter[21]
.sym 16011 f2.Nx_counter[17]
.sym 16012 f2.Nx_counter[18]
.sym 16013 f2.Nx_counter[19]
.sym 16014 f2.Nx_counter[20]
.sym 16024 f2.Nx_counter[22]
.sym 16033 f2.Nx_counter[23]
.sym 16034 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 16037 f2.Nx_counter[16]
.sym 16038 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 16040 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 16042 f2.Nx_counter[17]
.sym 16044 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 16046 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 16048 f2.Nx_counter[18]
.sym 16050 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 16052 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 16054 f2.Nx_counter[19]
.sym 16056 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 16058 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 16060 f2.Nx_counter[20]
.sym 16062 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 16064 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 16067 f2.Nx_counter[21]
.sym 16068 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 16070 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 16073 f2.Nx_counter[22]
.sym 16074 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 16076 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 16078 f2.Nx_counter[23]
.sym 16080 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 16082 freq_etalon$SB_IO_IN_$glb_clk
.sym 16083 f2.Ns_counter_SB_DFFSR_Q_R_$glb_sr
.sym 16084 f2.Nx_counter_SB_DFFSR_Q_39_D[25]
.sym 16085 f2.Nx_counter_SB_DFFSR_Q_39_D[26]
.sym 16086 f2.Nx_counter_SB_DFFSR_Q_39_D[31]
.sym 16087 f2.Nx_counter_SB_DFFSR_Q_39_D[30]
.sym 16088 f2.Nx_counter_SB_DFFSR_Q_39_D[24]
.sym 16089 s1.tx_byte[34]
.sym 16090 s1.tx_byte[11]
.sym 16091 f2.Nx_counter_SB_DFFSR_Q_39_D[23]
.sym 16100 f2.Ns_counter[34]
.sym 16119 s1.tx_byte_SB_DFFE_Q_E
.sym 16120 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 16125 f2.Nx_counter[24]
.sym 16126 f2.Nx_counter[25]
.sym 16128 f2.Nx_counter[27]
.sym 16143 f2.Nx_counter[26]
.sym 16153 f2.Nx_counter[28]
.sym 16154 f2.Nx_counter[29]
.sym 16155 f2.Nx_counter[30]
.sym 16156 f2.Nx_counter[31]
.sym 16157 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[25]
.sym 16160 f2.Nx_counter[24]
.sym 16161 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 16163 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[26]
.sym 16166 f2.Nx_counter[25]
.sym 16167 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[25]
.sym 16169 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[27]
.sym 16172 f2.Nx_counter[26]
.sym 16173 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[26]
.sym 16175 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[28]
.sym 16178 f2.Nx_counter[27]
.sym 16179 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[27]
.sym 16181 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[29]
.sym 16183 f2.Nx_counter[28]
.sym 16185 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[28]
.sym 16187 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[30]
.sym 16189 f2.Nx_counter[29]
.sym 16191 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[29]
.sym 16193 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[31]
.sym 16195 f2.Nx_counter[30]
.sym 16197 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[30]
.sym 16199 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[32]
.sym 16201 f2.Nx_counter[31]
.sym 16203 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[31]
.sym 16205 freq_etalon$SB_IO_IN_$glb_clk
.sym 16206 f2.Ns_counter_SB_DFFSR_Q_R_$glb_sr
.sym 16207 f2.Nx_counter_SB_DFFSR_Q_39_D[38]
.sym 16208 f2.Nx_counter_SB_DFFSR_Q_39_D[37]
.sym 16209 f2.Nx_counter_SB_DFFSR_Q_39_D[36]
.sym 16210 Nx[33]
.sym 16211 f2.Nx_counter_SB_DFFSR_Q_39_D[33]
.sym 16212 f2.Nx_counter_SB_DFFSR_Q_39_D[34]
.sym 16213 s1.tx_byte_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 16214 f2.Nx_counter_SB_DFFSR_Q_39_D[28]
.sym 16243 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[32]
.sym 16248 f2.Nx_counter[32]
.sym 16250 f2.Nx_counter[34]
.sym 16251 f2.Nx_counter[35]
.sym 16260 f2.Nx_counter[36]
.sym 16265 f2.Nx_counter[33]
.sym 16270 f2.Nx_counter[38]
.sym 16271 f2.Nx_counter[39]
.sym 16277 f2.Nx_counter[37]
.sym 16280 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[33]
.sym 16283 f2.Nx_counter[32]
.sym 16284 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[32]
.sym 16286 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[34]
.sym 16289 f2.Nx_counter[33]
.sym 16290 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[33]
.sym 16292 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[35]
.sym 16295 f2.Nx_counter[34]
.sym 16296 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[34]
.sym 16298 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[36]
.sym 16301 f2.Nx_counter[35]
.sym 16302 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[35]
.sym 16304 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[37]
.sym 16306 f2.Nx_counter[36]
.sym 16308 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[36]
.sym 16310 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[38]
.sym 16312 f2.Nx_counter[37]
.sym 16314 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[37]
.sym 16316 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[39]
.sym 16319 f2.Nx_counter[38]
.sym 16320 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[38]
.sym 16323 f2.Nx_counter[39]
.sym 16326 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[39]
.sym 16328 freq_etalon$SB_IO_IN_$glb_clk
.sym 16329 f2.Ns_counter_SB_DFFSR_Q_R_$glb_sr
.sym 16330 f2.Nx_counter_SB_DFFSR_Q_39_D[39]
.sym 16332 f2.Nx_counter_SB_DFFSR_Q_39_D[32]
.sym 16334 f2.Nx_counter_SB_DFFSR_Q_39_D[35]
.sym 16336 s1.tx_byte[33]
.sym 16348 f2.Nx_counter[34]
.sym 16374 f2.Nx_counter[35]
.sym 16379 f2.Nx_counter[32]
.sym 16388 Ns[35]
.sym 16389 Nx[35]
.sym 16397 f2.Ns_counter[33]
.sym 16402 s1.rx_byte_SB_LUT4_I0_O[2]
.sym 16404 Nx[35]
.sym 16405 Ns[35]
.sym 16406 s1.rx_byte_SB_LUT4_I0_O[2]
.sym 16417 f2.Nx_counter[35]
.sym 16422 f2.Ns_counter[33]
.sym 16434 f2.Nx_counter[32]
.sym 16450 f2.Ns_SB_DFFNE_Q_E_$glb_ce
.sym 16451 f2.gate_sync_$glb_clk
.sym 16471 f2.Ns_SB_DFFNE_Q_E
.sym 16474 s1.rx_byte_SB_LUT4_I0_O[3]
.sym 16475 counter_not[33]
.sym 16484 s1.rx_byte_SB_LUT4_I0_O[2]
.sym 16488 f2.Ns_SB_DFFNE_Q_E
.sym 16497 f2.Ns_SB_DFFNE_Q_E
.sym 16514 f2.Ns_SB_DFFNE_Q_E
.sym 17087 s1.rx_byte_tp[6]
.sym 17093 s1.rx_byte_tp[2]
.sym 17131 i_SPI_CS$SB_IO_IN
.sym 17145 s1.rx_byte_tp[4]
.sym 17150 s1.rx_byte_tp[2]
.sym 17151 s1.rx_byte_tp[3]
.sym 17163 s1.rx_byte_tp[2]
.sym 17173 s1.rx_byte_tp[3]
.sym 17191 s1.rx_byte_tp[4]
.sym 17207 i_SPI_CLK$SB_IO_IN_$glb_clk
.sym 17208 i_SPI_CS$SB_IO_IN
.sym 17209 s1.rx_byte[2]
.sym 17210 s1.rx_byte[7]
.sym 17213 s1.rx_byte_SB_LUT4_I0_1_O[2]
.sym 17215 s1.rx_byte[6]
.sym 17216 s1.rx_byte[3]
.sym 17227 i_SPI_CS$SB_IO_IN
.sym 17234 s1.rx_byte_SB_LUT4_I0_1_O[2]
.sym 17235 s1.rx_byte_tp[1]
.sym 17237 i_SPI_CS$SB_IO_IN
.sym 17240 s1.rx_byte_SB_LUT4_I0_O[0]
.sym 17252 s1.rx_byte_tp[4]
.sym 17258 s1.rx_byte_tp[3]
.sym 17261 s1.rx_byte_SB_DFFE_Q_E
.sym 17298 s1.rx_byte_tp[3]
.sym 17307 s1.rx_byte_tp[4]
.sym 17329 s1.rx_byte_SB_DFFE_Q_E
.sym 17330 i_SPI_CLK$SB_IO_IN_$glb_clk
.sym 17334 s1.rx_counter[2]
.sym 17335 s1.rx_counter[1]
.sym 17337 s1.rx_byte_tp[0]
.sym 17338 s1.rx_byte_SB_DFFE_Q_E
.sym 17339 s1.rx_byte_tp[1]
.sym 17375 s1.rx_byte[4]
.sym 17377 s1.rx_byte[5]
.sym 17382 i_SPI_MOSI$SB_IO_IN
.sym 17383 s1.rx_byte[4]
.sym 17384 s1.rx_byte_SB_DFFE_Q_E
.sym 17385 s1.rx_byte_SB_LUT4_I0_1_O[2]
.sym 17392 f2.gate_sync
.sym 17395 s1.rx_byte[1]
.sym 17399 s1.rx_byte[0]
.sym 17402 s1.rx_byte_tp[0]
.sym 17406 s1.rx_byte[5]
.sym 17408 s1.rx_byte[4]
.sym 17409 s1.rx_byte_SB_LUT4_I0_1_O[2]
.sym 17412 s1.rx_byte[4]
.sym 17413 s1.rx_byte[5]
.sym 17414 s1.rx_byte[0]
.sym 17415 s1.rx_byte[1]
.sym 17418 i_SPI_MOSI$SB_IO_IN
.sym 17426 f2.gate_sync
.sym 17444 s1.rx_byte_tp[0]
.sym 17452 s1.rx_byte_SB_DFFE_Q_E
.sym 17453 i_SPI_CLK$SB_IO_IN_$glb_clk
.sym 17457 s1.rx_counter[0]
.sym 17468 s1.rx_byte_SB_DFFE_Q_E
.sym 17482 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 17487 s1.rx_byte_SB_DFFE_Q_E
.sym 17502 s1.rx_byte_SB_LUT4_I0_O[3]
.sym 17507 s1.tx_byte_SB_DFFE_Q_E
.sym 17509 s1.tx_byte_SB_DFFE_Q_36_D_SB_LUT4_O_I2[1]
.sym 17515 counter_not[10]
.sym 17529 s1.tx_byte_SB_DFFE_Q_36_D_SB_LUT4_O_I2[1]
.sym 17531 s1.rx_byte_SB_LUT4_I0_O[3]
.sym 17532 counter_not[10]
.sym 17575 s1.tx_byte_SB_DFFE_Q_E
.sym 17576 i_SPI_CLK$SB_IO_IN_$glb_clk
.sym 17608 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 17621 Ns[13]
.sym 17623 i_SPI_CS$SB_IO_IN
.sym 17625 Ns[10]
.sym 17627 Nx[10]
.sym 17642 Nx[13]
.sym 17648 s1.rx_byte_SB_LUT4_I0_O[2]
.sym 17650 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 17659 s1.rx_byte_SB_LUT4_I0_O[2]
.sym 17660 Nx[13]
.sym 17661 Ns[13]
.sym 17683 Ns[10]
.sym 17684 Nx[10]
.sym 17685 s1.rx_byte_SB_LUT4_I0_O[2]
.sym 17697 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 17699 i_SPI_CLK$SB_IO_IN_$glb_clk
.sym 17700 i_SPI_CS$SB_IO_IN
.sym 17708 Nx[13]
.sym 17717 s1.tx_byte_SB_DFFE_Q_33_D_SB_LUT4_O_I2[1]
.sym 17719 i_SPI_CS$SB_IO_IN
.sym 17745 s1.tx_byte[15]
.sym 17746 s1.tx_byte[11]
.sym 17749 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 17751 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 17754 f2.Nx_counter[0]
.sym 17756 f2.Nx_counter[1]
.sym 17757 f2.Ns_SB_DFFNE_Q_E_SB_LUT4_O_I3[0]
.sym 17764 f2.Nx_counter[6]
.sym 17771 f2.Nx_counter[5]
.sym 17773 f2.Nx_counter[7]
.sym 17775 f2.Nx_counter[6]
.sym 17782 f2.Nx_counter[5]
.sym 17787 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 17788 s1.tx_byte[15]
.sym 17789 s1.tx_byte[11]
.sym 17790 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 17799 f2.Ns_SB_DFFNE_Q_E_SB_LUT4_O_I3[0]
.sym 17808 f2.Nx_counter[7]
.sym 17812 f2.Nx_counter[1]
.sym 17814 f2.Nx_counter[0]
.sym 17817 f2.Nx_counter[0]
.sym 17822 freq_etalon$SB_IO_IN_$glb_clk
.sym 17823 f2.Ns_counter_SB_DFFSR_Q_R_$glb_sr
.sym 17841 s1.tx_byte[15]
.sym 17847 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 17850 s1.tx_byte_SB_DFFE_Q_E
.sym 17875 f2.Nx_counter[2]
.sym 17876 f2.Nx_counter[3]
.sym 17877 f2.Nx_counter[4]
.sym 17879 f2.Nx_counter[1]
.sym 17882 f2.Nx_counter[9]
.sym 17889 f2.Nx_counter[8]
.sym 17893 f2.Nx_counter[12]
.sym 17894 f2.Nx_counter[13]
.sym 17900 f2.Nx_counter[3]
.sym 17904 f2.Nx_counter[1]
.sym 17913 f2.Nx_counter[9]
.sym 17918 f2.Nx_counter[4]
.sym 17923 f2.Nx_counter[8]
.sym 17931 f2.Nx_counter[13]
.sym 17935 f2.Nx_counter[12]
.sym 17940 f2.Nx_counter[2]
.sym 17959 s1.rx_byte_SB_LUT4_I0_O[2]
.sym 17991 f2.Nx_counter[11]
.sym 17993 f2.Ns_counter[11]
.sym 17998 f2.Nx_counter[10]
.sym 17999 s1.rx_byte_SB_LUT4_I0_O[2]
.sym 18000 Ns[15]
.sym 18002 f2.Nx_counter[14]
.sym 18003 f2.Nx_counter[15]
.sym 18008 Nx[15]
.sym 18024 f2.Nx_counter[10]
.sym 18030 f2.Nx_counter[15]
.sym 18036 f2.Nx_counter[11]
.sym 18041 f2.Nx_counter[11]
.sym 18045 f2.Nx_counter[15]
.sym 18053 f2.Nx_counter[14]
.sym 18058 f2.Ns_counter[11]
.sym 18064 Nx[15]
.sym 18065 Ns[15]
.sym 18066 s1.rx_byte_SB_LUT4_I0_O[2]
.sym 18067 f2.Ns_SB_DFFNE_Q_E_$glb_ce
.sym 18068 f2.gate_sync_$glb_clk
.sym 18111 f2.Nx_counter[16]
.sym 18113 Nx[11]
.sym 18114 f2.Nx_counter[19]
.sym 18116 f2.Nx_counter[21]
.sym 18117 f2.Nx_counter[22]
.sym 18120 f2.Nx_counter[17]
.sym 18121 f2.Nx_counter[18]
.sym 18122 s1.tx_byte_SB_DFFE_Q_E
.sym 18123 s1.rx_byte_SB_LUT4_I0_O[3]
.sym 18125 Ns[11]
.sym 18126 s1.tx_byte_SB_DFFE_Q_31_D_SB_LUT4_O_I2[1]
.sym 18127 counter_not[15]
.sym 18137 s1.rx_byte_SB_LUT4_I0_O[2]
.sym 18146 f2.Nx_counter[16]
.sym 18151 f2.Nx_counter[22]
.sym 18157 f2.Nx_counter[21]
.sym 18164 f2.Nx_counter[18]
.sym 18170 f2.Nx_counter[17]
.sym 18174 s1.rx_byte_SB_LUT4_I0_O[2]
.sym 18176 Ns[11]
.sym 18177 Nx[11]
.sym 18181 f2.Nx_counter[19]
.sym 18187 s1.tx_byte_SB_DFFE_Q_31_D_SB_LUT4_O_I2[1]
.sym 18188 s1.rx_byte_SB_LUT4_I0_O[3]
.sym 18189 counter_not[15]
.sym 18190 s1.tx_byte_SB_DFFE_Q_E
.sym 18191 i_SPI_CLK$SB_IO_IN_$glb_clk
.sym 18235 s1.tx_byte_SB_DFFE_Q_12_D_SB_LUT4_O_I2[1]
.sym 18236 f2.Nx_counter[26]
.sym 18239 s1.tx_byte_SB_DFFE_Q_35_D_SB_LUT4_O_I2[1]
.sym 18242 f2.Nx_counter[24]
.sym 18243 f2.Nx_counter[25]
.sym 18247 s1.rx_byte_SB_LUT4_I0_O[3]
.sym 18248 f2.Nx_counter[30]
.sym 18249 f2.Nx_counter[31]
.sym 18250 counter_not[34]
.sym 18251 counter_not[11]
.sym 18252 s1.tx_byte_SB_DFFE_Q_E
.sym 18265 f2.Nx_counter[23]
.sym 18269 f2.Nx_counter[25]
.sym 18274 f2.Nx_counter[26]
.sym 18279 f2.Nx_counter[31]
.sym 18287 f2.Nx_counter[30]
.sym 18292 f2.Nx_counter[24]
.sym 18298 counter_not[34]
.sym 18299 s1.tx_byte_SB_DFFE_Q_12_D_SB_LUT4_O_I2[1]
.sym 18300 s1.rx_byte_SB_LUT4_I0_O[3]
.sym 18303 s1.rx_byte_SB_LUT4_I0_O[3]
.sym 18304 counter_not[11]
.sym 18306 s1.tx_byte_SB_DFFE_Q_35_D_SB_LUT4_O_I2[1]
.sym 18310 f2.Nx_counter[23]
.sym 18313 s1.tx_byte_SB_DFFE_Q_E
.sym 18314 i_SPI_CLK$SB_IO_IN_$glb_clk
.sym 18329 s1.tx_byte_SB_DFFE_Q_12_D_SB_LUT4_O_I2[1]
.sym 18358 f2.Nx_counter[33]
.sym 18359 s1.rx_byte_SB_LUT4_I0_O[2]
.sym 18360 Nx[33]
.sym 18362 f2.Nx_counter[37]
.sym 18367 f2.Nx_counter[34]
.sym 18369 f2.Nx_counter[36]
.sym 18371 f2.Nx_counter[38]
.sym 18376 Ns[33]
.sym 18385 f2.Nx_counter[28]
.sym 18391 f2.Nx_counter[38]
.sym 18398 f2.Nx_counter[37]
.sym 18403 f2.Nx_counter[36]
.sym 18410 f2.Nx_counter[33]
.sym 18415 f2.Nx_counter[33]
.sym 18422 f2.Nx_counter[34]
.sym 18427 Ns[33]
.sym 18428 s1.rx_byte_SB_LUT4_I0_O[2]
.sym 18429 Nx[33]
.sym 18432 f2.Nx_counter[28]
.sym 18436 f2.Ns_SB_DFFNE_Q_E_$glb_ce
.sym 18437 f2.gate_sync_$glb_clk
.sym 18439 f2.Ns_SB_DFFNE_Q_E
.sym 18482 s1.tx_byte_SB_DFFE_Q_E
.sym 18494 s1.tx_byte_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 18499 f2.Nx_counter[35]
.sym 18501 s1.rx_byte_SB_LUT4_I0_O[3]
.sym 18502 counter_not[33]
.sym 18503 f2.Nx_counter[39]
.sym 18504 f2.Nx_counter[32]
.sym 18516 f2.Nx_counter[39]
.sym 18528 f2.Nx_counter[32]
.sym 18540 f2.Nx_counter[35]
.sym 18549 counter_not[33]
.sym 18550 s1.tx_byte_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 18552 s1.rx_byte_SB_LUT4_I0_O[3]
.sym 18559 s1.tx_byte_SB_DFFE_Q_E
.sym 18560 i_SPI_CLK$SB_IO_IN_$glb_clk
.sym 19248 s1.rx_byte_tp[5]
.sym 19255 i_SPI_CS$SB_IO_IN
.sym 19265 s1.rx_byte_tp[1]
.sym 19277 s1.rx_byte_tp[5]
.sym 19310 s1.rx_byte_tp[1]
.sym 19315 i_SPI_CLK$SB_IO_IN_$glb_clk
.sym 19316 i_SPI_CS$SB_IO_IN
.sym 19341 i_SPI_CS$SB_IO_IN
.sym 19360 s1.rx_byte_SB_DFFE_Q_E
.sym 19365 s1.rx_byte_tp[1]
.sym 19367 s1.rx_byte_tp[6]
.sym 19373 s1.rx_byte_tp[2]
.sym 19374 s1.rx_byte[2]
.sym 19381 s1.rx_byte[3]
.sym 19383 s1.rx_byte[7]
.sym 19387 s1.rx_byte_tp[5]
.sym 19388 s1.rx_byte[6]
.sym 19394 s1.rx_byte_tp[1]
.sym 19400 s1.rx_byte_tp[6]
.sym 19415 s1.rx_byte[2]
.sym 19416 s1.rx_byte[3]
.sym 19417 s1.rx_byte[7]
.sym 19418 s1.rx_byte[6]
.sym 19427 s1.rx_byte_tp[5]
.sym 19434 s1.rx_byte_tp[2]
.sym 19437 s1.rx_byte_SB_DFFE_Q_E
.sym 19438 i_SPI_CLK$SB_IO_IN_$glb_clk
.sym 19456 s1.rx_byte_SB_DFFE_Q_E
.sym 19489 i_SPI_CS$SB_IO_IN
.sym 19490 i_SPI_MOSI$SB_IO_IN
.sym 19491 s1.rx_counter[0]
.sym 19492 s1.rx_counter[1]
.sym 19494 s1.rx_byte_tp[0]
.sym 19499 s1.rx_counter[2]
.sym 19501 i_SPI_CS$SB_IO_IN
.sym 19513 $nextpnr_ICESTORM_LC_2$O
.sym 19515 s1.rx_counter[0]
.sym 19519 s1.rx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 19521 s1.rx_counter[1]
.sym 19526 s1.rx_counter[2]
.sym 19529 s1.rx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 19532 s1.rx_counter[0]
.sym 19535 s1.rx_counter[1]
.sym 19545 i_SPI_MOSI$SB_IO_IN
.sym 19550 s1.rx_counter[2]
.sym 19551 s1.rx_counter[0]
.sym 19552 s1.rx_counter[1]
.sym 19553 i_SPI_CS$SB_IO_IN
.sym 19559 s1.rx_byte_tp[0]
.sym 19561 i_SPI_CLK$SB_IO_IN_$glb_clk
.sym 19562 i_SPI_CS$SB_IO_IN
.sym 19576 i_SPI_MOSI$SB_IO_IN
.sym 19583 f2.Ns_counter_SB_DFFSR_Q_R
.sym 19587 o_SPI_MISO$SB_IO_OUT
.sym 19614 s1.rx_counter[0]
.sym 19617 i_SPI_CS$SB_IO_IN
.sym 19652 s1.rx_counter[0]
.sym 19684 i_SPI_CLK$SB_IO_IN_$glb_clk
.sym 19685 i_SPI_CS$SB_IO_IN
.sym 19705 i_SPI_CS$SB_IO_IN
.sym 19868 f2.Nx_counter[13]
.sym 19926 f2.Nx_counter[13]
.sym 19929 f2.Ns_SB_DFFNE_Q_E_$glb_ce
.sym 19930 f2.gate_sync_$glb_clk
.sym 19973 f2.Nx_counter_SB_DFFSR_Q_39_D[3]
.sym 19974 f2.Nx_counter_SB_DFFSR_Q_39_D[1]
.sym 19976 f2.Nx_counter_SB_DFFSR_Q_39_D[4]
.sym 19988 f2.Nx_counter_SB_DFFSR_Q_39_D[2]
.sym 19989 f2.Nx_counter_SB_DFFSR_Q_39_D[6]
.sym 19990 f2.Nx_counter_SB_DFFSR_Q_39_D[5]
.sym 19996 f2.Ns_SB_DFFNE_Q_E_SB_LUT4_O_I3[0]
.sym 20002 f2.Nx_counter_SB_DFFSR_Q_39_D[7]
.sym 20005 $nextpnr_ICESTORM_LC_1$O
.sym 20007 f2.Ns_SB_DFFNE_Q_E_SB_LUT4_O_I3[0]
.sym 20011 f2.Ns_SB_DFFNE_Q_E_SB_LUT4_O_I3[1]
.sym 20014 f2.Nx_counter_SB_DFFSR_Q_39_D[1]
.sym 20017 f2.Ns_SB_DFFNE_Q_E_SB_LUT4_O_I3[2]
.sym 20020 f2.Nx_counter_SB_DFFSR_Q_39_D[2]
.sym 20023 f2.Ns_SB_DFFNE_Q_E_SB_LUT4_O_I3[3]
.sym 20025 f2.Nx_counter_SB_DFFSR_Q_39_D[3]
.sym 20029 f2.Ns_SB_DFFNE_Q_E_SB_LUT4_O_I3[4]
.sym 20031 f2.Nx_counter_SB_DFFSR_Q_39_D[4]
.sym 20035 f2.Ns_SB_DFFNE_Q_E_SB_LUT4_O_I3[5]
.sym 20038 f2.Nx_counter_SB_DFFSR_Q_39_D[5]
.sym 20041 f2.Ns_SB_DFFNE_Q_E_SB_LUT4_O_I3[6]
.sym 20044 f2.Nx_counter_SB_DFFSR_Q_39_D[6]
.sym 20047 f2.Ns_SB_DFFNE_Q_E_SB_LUT4_O_I3[7]
.sym 20049 f2.Nx_counter_SB_DFFSR_Q_39_D[7]
.sym 20091 f2.Ns_SB_DFFNE_Q_E_SB_LUT4_O_I3[7]
.sym 20096 f2.Nx_counter_SB_DFFSR_Q_39_D[10]
.sym 20105 f2.Nx_counter_SB_DFFSR_Q_39_D[15]
.sym 20107 f2.Nx_counter_SB_DFFSR_Q_39_D[11]
.sym 20109 f2.Nx_counter_SB_DFFSR_Q_39_D[14]
.sym 20114 f2.Nx_counter_SB_DFFSR_Q_39_D[9]
.sym 20117 f2.Nx_counter_SB_DFFSR_Q_39_D[13]
.sym 20124 f2.Nx_counter_SB_DFFSR_Q_39_D[8]
.sym 20126 f2.Nx_counter_SB_DFFSR_Q_39_D[12]
.sym 20128 f2.Ns_SB_DFFNE_Q_E_SB_LUT4_O_I3[8]
.sym 20130 f2.Nx_counter_SB_DFFSR_Q_39_D[8]
.sym 20134 f2.Ns_SB_DFFNE_Q_E_SB_LUT4_O_I3[9]
.sym 20136 f2.Nx_counter_SB_DFFSR_Q_39_D[9]
.sym 20140 f2.Ns_SB_DFFNE_Q_E_SB_LUT4_O_I3[10]
.sym 20143 f2.Nx_counter_SB_DFFSR_Q_39_D[10]
.sym 20146 f2.Ns_SB_DFFNE_Q_E_SB_LUT4_O_I3[11]
.sym 20148 f2.Nx_counter_SB_DFFSR_Q_39_D[11]
.sym 20152 f2.Ns_SB_DFFNE_Q_E_SB_LUT4_O_I3[12]
.sym 20154 f2.Nx_counter_SB_DFFSR_Q_39_D[12]
.sym 20158 f2.Ns_SB_DFFNE_Q_E_SB_LUT4_O_I3[13]
.sym 20161 f2.Nx_counter_SB_DFFSR_Q_39_D[13]
.sym 20164 f2.Ns_SB_DFFNE_Q_E_SB_LUT4_O_I3[14]
.sym 20167 f2.Nx_counter_SB_DFFSR_Q_39_D[14]
.sym 20170 f2.Ns_SB_DFFNE_Q_E_SB_LUT4_O_I3[15]
.sym 20172 f2.Nx_counter_SB_DFFSR_Q_39_D[15]
.sym 20214 f2.Ns_SB_DFFNE_Q_E_SB_LUT4_O_I3[15]
.sym 20219 f2.Nx_counter_SB_DFFSR_Q_39_D[16]
.sym 20220 f2.Nx_counter_SB_DFFSR_Q_39_D[22]
.sym 20221 f2.Nx_counter_SB_DFFSR_Q_39_D[21]
.sym 20222 f2.Nx_counter_SB_DFFSR_Q_39_D[18]
.sym 20223 f2.Nx_counter_SB_DFFSR_Q_39_D[17]
.sym 20233 f2.Nx_counter_SB_DFFSR_Q_39_D[19]
.sym 20242 f2.Nx_counter_SB_DFFSR_Q_39_D[23]
.sym 20248 f2.Nx_counter_SB_DFFSR_Q_39_D[20]
.sym 20251 f2.Ns_SB_DFFNE_Q_E_SB_LUT4_O_I3[16]
.sym 20254 f2.Nx_counter_SB_DFFSR_Q_39_D[16]
.sym 20257 f2.Ns_SB_DFFNE_Q_E_SB_LUT4_O_I3[17]
.sym 20259 f2.Nx_counter_SB_DFFSR_Q_39_D[17]
.sym 20263 f2.Ns_SB_DFFNE_Q_E_SB_LUT4_O_I3[18]
.sym 20265 f2.Nx_counter_SB_DFFSR_Q_39_D[18]
.sym 20269 f2.Ns_SB_DFFNE_Q_E_SB_LUT4_O_I3[19]
.sym 20272 f2.Nx_counter_SB_DFFSR_Q_39_D[19]
.sym 20275 f2.Ns_SB_DFFNE_Q_E_SB_LUT4_O_I3[20]
.sym 20278 f2.Nx_counter_SB_DFFSR_Q_39_D[20]
.sym 20281 f2.Ns_SB_DFFNE_Q_E_SB_LUT4_O_I3[21]
.sym 20283 f2.Nx_counter_SB_DFFSR_Q_39_D[21]
.sym 20287 f2.Ns_SB_DFFNE_Q_E_SB_LUT4_O_I3[22]
.sym 20289 f2.Nx_counter_SB_DFFSR_Q_39_D[22]
.sym 20293 f2.Ns_SB_DFFNE_Q_E_SB_LUT4_O_I3[23]
.sym 20296 f2.Nx_counter_SB_DFFSR_Q_39_D[23]
.sym 20337 f2.Ns_SB_DFFNE_Q_E_SB_LUT4_O_I3[23]
.sym 20345 f2.Nx_counter_SB_DFFSR_Q_39_D[30]
.sym 20350 f2.Nx_counter_SB_DFFSR_Q_39_D[25]
.sym 20351 f2.Nx_counter_SB_DFFSR_Q_39_D[26]
.sym 20352 f2.Nx_counter_SB_DFFSR_Q_39_D[31]
.sym 20354 f2.Nx_counter_SB_DFFSR_Q_39_D[24]
.sym 20363 f2.Nx_counter_SB_DFFSR_Q_39_D[27]
.sym 20367 f2.Nx_counter_SB_DFFSR_Q_39_D[29]
.sym 20373 f2.Nx_counter_SB_DFFSR_Q_39_D[28]
.sym 20374 f2.Ns_SB_DFFNE_Q_E_SB_LUT4_O_I3[24]
.sym 20376 f2.Nx_counter_SB_DFFSR_Q_39_D[24]
.sym 20380 f2.Ns_SB_DFFNE_Q_E_SB_LUT4_O_I3[25]
.sym 20383 f2.Nx_counter_SB_DFFSR_Q_39_D[25]
.sym 20386 f2.Ns_SB_DFFNE_Q_E_SB_LUT4_O_I3[26]
.sym 20389 f2.Nx_counter_SB_DFFSR_Q_39_D[26]
.sym 20392 f2.Ns_SB_DFFNE_Q_E_SB_LUT4_O_I3[27]
.sym 20395 f2.Nx_counter_SB_DFFSR_Q_39_D[27]
.sym 20398 f2.Ns_SB_DFFNE_Q_E_SB_LUT4_O_I3[28]
.sym 20401 f2.Nx_counter_SB_DFFSR_Q_39_D[28]
.sym 20404 f2.Ns_SB_DFFNE_Q_E_SB_LUT4_O_I3[29]
.sym 20406 f2.Nx_counter_SB_DFFSR_Q_39_D[29]
.sym 20410 f2.Ns_SB_DFFNE_Q_E_SB_LUT4_O_I3[30]
.sym 20412 f2.Nx_counter_SB_DFFSR_Q_39_D[30]
.sym 20416 f2.Ns_SB_DFFNE_Q_E_SB_LUT4_O_I3[31]
.sym 20419 f2.Nx_counter_SB_DFFSR_Q_39_D[31]
.sym 20460 f2.Ns_SB_DFFNE_Q_E_SB_LUT4_O_I3[31]
.sym 20465 f2.Nx_counter_SB_DFFSR_Q_39_D[38]
.sym 20467 f2.Nx_counter_SB_DFFSR_Q_39_D[36]
.sym 20474 f2.Nx_counter_SB_DFFSR_Q_39_D[37]
.sym 20477 f2.Nx_counter_SB_DFFSR_Q_39_D[33]
.sym 20478 f2.Nx_counter_SB_DFFSR_Q_39_D[34]
.sym 20481 f2.Nx_counter_SB_DFFSR_Q_39_D[39]
.sym 20483 f2.Nx_counter_SB_DFFSR_Q_39_D[32]
.sym 20485 f2.Nx_counter_SB_DFFSR_Q_39_D[35]
.sym 20497 f2.Ns_SB_DFFNE_Q_E_SB_LUT4_O_I3[32]
.sym 20500 f2.Nx_counter_SB_DFFSR_Q_39_D[32]
.sym 20503 f2.Ns_SB_DFFNE_Q_E_SB_LUT4_O_I3[33]
.sym 20506 f2.Nx_counter_SB_DFFSR_Q_39_D[33]
.sym 20509 f2.Ns_SB_DFFNE_Q_E_SB_LUT4_O_I3[34]
.sym 20512 f2.Nx_counter_SB_DFFSR_Q_39_D[34]
.sym 20515 f2.Ns_SB_DFFNE_Q_E_SB_LUT4_O_I3[35]
.sym 20517 f2.Nx_counter_SB_DFFSR_Q_39_D[35]
.sym 20521 f2.Ns_SB_DFFNE_Q_E_SB_LUT4_O_I3[36]
.sym 20524 f2.Nx_counter_SB_DFFSR_Q_39_D[36]
.sym 20527 f2.Ns_SB_DFFNE_Q_E_SB_LUT4_O_I3[37]
.sym 20529 f2.Nx_counter_SB_DFFSR_Q_39_D[37]
.sym 20533 f2.Ns_SB_DFFNE_Q_E_SB_LUT4_O_I3[38]
.sym 20536 f2.Nx_counter_SB_DFFSR_Q_39_D[38]
.sym 20539 f2.Ns_SB_DFFNE_Q_E_SB_LUT4_O_I3[39]
.sym 20541 f2.Nx_counter_SB_DFFSR_Q_39_D[39]
.sym 20583 f2.Ns_SB_DFFNE_Q_E_SB_LUT4_O_I3[39]
.sym 20624 f2.Ns_SB_DFFNE_Q_E_SB_LUT4_O_I3[39]
.sym 21442 o_SPI_MISO$SB_IO_OUT
.sym 21648 i_SPI_CS$SB_IO_IN
.sym 21843 i_SPI_CS$SB_IO_IN
.sym 22008 Ns[34]
.sym 22108 s1.tx_byte_SB_DFFE_Q_12_D_SB_LUT4_O_I2[1]
.sym 22214 Nx[34]
.sym 23457 i_SPI_MOSI$SB_IO_IN
.sym 24084 s1.rx_byte_SB_LUT4_I0_O[2]
.sym 24105 f2.Ns_counter[34]
.sym 24158 f2.Ns_counter[34]
.sym 24179 f2.Ns_SB_DFFNE_Q_E_$glb_ce
.sym 24180 f2.gate_sync_$glb_clk
.sym 24201 f2.Ns_counter[34]
.sym 24229 Nx[34]
.sym 24235 Ns[34]
.sym 24244 s1.rx_byte_SB_LUT4_I0_O[2]
.sym 24269 s1.rx_byte_SB_LUT4_I0_O[2]
.sym 24270 Nx[34]
.sym 24271 Ns[34]
.sym 24354 f2.Nx_counter[34]
.sym 24418 f2.Nx_counter[34]
.sym 24425 f2.Ns_SB_DFFNE_Q_E_$glb_ce
.sym 24426 f2.gate_sync_$glb_clk
.sym 24440 f2.Nx_counter[34]
.sym 25091 i_SPI_CLK$SB_IO_IN
.sym 25408 i_SPI_CS$SB_IO_IN
.sym 25556 i_SPI_MOSI$SB_IO_IN
.sym 25709 i_SPI_CS$SB_IO_IN
.sym 26028 i_SPI_CS$SB_IO_IN
.sym 27247 i_SPI_CLK$SB_IO_IN
.sym 27365 i_SPI_CS$SB_IO_IN
.sym 27367 i_SPI_CLK$SB_IO_IN
.sym 27370 o_SPI_MISO$SB_IO_OUT
.sym 27385 o_SPI_MISO$SB_IO_OUT
.sym 27395 i_SPI_CS$SB_IO_IN
.sym 27428 f2.Ns_counter_SB_DFFSR_Q_R
.sym 27429 i_SPI_CLK$SB_IO_IN
.sym 27453 i_SPI_CLK$SB_IO_IN
.sym 27459 f2.Ns_counter_SB_DFFSR_Q_R
.sym 27472 f2.Ns_counter_SB_DFFSR_Q_R
.sym 27689 c1.count[0]
.sym 27706 c1.count[4]
.sym 27707 c1.count[5]
.sym 27708 c1.count[6]
.sym 27709 c1.count[7]
.sym 27710 c1.count[0]
.sym 27711 c1.count[1]
.sym 27712 c1.count[2]
.sym 27713 c1.count[3]
.sym 27714 c1.count[9]
.sym 27715 c1.count[13]
.sym 27716 c1.count[15]
.sym 27717 c1.count[17]
.sym 27722 c1.count[8]
.sym 27723 c1.count[10]
.sym 27724 c1.count[11]
.sym 27725 c1.count[12]
.sym 27742 c1.d_clk_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 27743 c1.d_clk_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 27744 c1.d_clk_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 27745 c1.d_clk_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 27746 c1.d_clk_SB_DFFE_Q_E_SB_LUT4_O_I0[0]
.sym 27747 c1.d_clk_SB_DFFE_Q_E_SB_LUT4_O_I0[1]
.sym 27748 c1.d_clk_SB_DFFE_Q_E_SB_LUT4_O_I0[2]
.sym 27749 c1.d_clk_SB_DFFE_Q_E_SB_LUT4_O_I0[3]
.sym 27754 c1.count[14]
.sym 27755 c1.count[16]
.sym 27756 c1.count[18]
.sym 27757 c1.count[20]
.sym 27849 f1.counter[5]
.sym 27854 c1.d_clk_SB_DFFE_Q_D
.sym 27869 f1.counter[3]
.sym 27873 f1.counter[7]
.sym 27877 f1.counter[6]
.sym 27881 clk_1Hz
.sym 27885 f1.counter[4]
.sym 27889 f1.counter[10]
.sym 27893 f1.counter[2]
.sym 27894 f1.counter_SB_DFFSR_Q_39_D[0]
.sym 27901 f1.counter[13]
.sym 27904 f1.counter[1]
.sym 27905 f1.counter[0]
.sym 27906 f1.counter[14]
.sym 27913 f1.counter[0]
.sym 27914 f1.counter[8]
.sym 27921 f1.counter[8]
.sym 27925 f1.counter[1]
.sym 27929 f1.counter[14]
.sym 27933 f1.counter[9]
.sym 27937 f1.counter[12]
.sym 27939 f1.counter_SB_DFFSR_Q_39_D[0]
.sym 27944 f1.counter_SB_DFFSR_Q_39_D[1]
.sym 27948 f1.counter_SB_DFFSR_Q_39_D[2]
.sym 27952 f1.counter_SB_DFFSR_Q_39_D[3]
.sym 27956 f1.counter_SB_DFFSR_Q_39_D[4]
.sym 27960 f1.counter_SB_DFFSR_Q_39_D[5]
.sym 27964 f1.counter_SB_DFFSR_Q_39_D[6]
.sym 27968 f1.counter_SB_DFFSR_Q_39_D[7]
.sym 27972 f1.counter_SB_DFFSR_Q_39_D[8]
.sym 27976 f1.counter_SB_DFFSR_Q_39_D[9]
.sym 27980 f1.counter_SB_DFFSR_Q_39_D[10]
.sym 27984 f1.counter_SB_DFFSR_Q_39_D[11]
.sym 27988 f1.counter_SB_DFFSR_Q_39_D[12]
.sym 27992 f1.counter_SB_DFFSR_Q_39_D[13]
.sym 27996 f1.counter_SB_DFFSR_Q_39_D[14]
.sym 28000 f1.counter_SB_DFFSR_Q_39_D[15]
.sym 28004 f1.counter_SB_DFFSR_Q_39_D[16]
.sym 28008 f1.counter_SB_DFFSR_Q_39_D[17]
.sym 28012 f1.counter_SB_DFFSR_Q_39_D[18]
.sym 28016 f1.counter_SB_DFFSR_Q_39_D[19]
.sym 28020 f1.counter_SB_DFFSR_Q_39_D[20]
.sym 28024 f1.counter_SB_DFFSR_Q_39_D[21]
.sym 28028 f1.counter_SB_DFFSR_Q_39_D[22]
.sym 28032 f1.counter_SB_DFFSR_Q_39_D[23]
.sym 28036 f1.counter_SB_DFFSR_Q_39_D[24]
.sym 28040 f1.counter_SB_DFFSR_Q_39_D[25]
.sym 28044 f1.counter_SB_DFFSR_Q_39_D[26]
.sym 28048 f1.counter_SB_DFFSR_Q_39_D[27]
.sym 28052 f1.counter_SB_DFFSR_Q_39_D[28]
.sym 28056 f1.counter_SB_DFFSR_Q_39_D[29]
.sym 28060 f1.counter_SB_DFFSR_Q_39_D[30]
.sym 28064 f1.counter_SB_DFFSR_Q_39_D[31]
.sym 28068 f1.counter_SB_DFFSR_Q_39_D[32]
.sym 28072 f1.counter_SB_DFFSR_Q_39_D[33]
.sym 28076 f1.counter_SB_DFFSR_Q_39_D[34]
.sym 28080 f1.counter_SB_DFFSR_Q_39_D[35]
.sym 28084 f1.counter_SB_DFFSR_Q_39_D[36]
.sym 28088 f1.counter_SB_DFFSR_Q_39_D[37]
.sym 28092 f1.counter_SB_DFFSR_Q_39_D[38]
.sym 28096 f1.counter_SB_DFFSR_Q_39_D[39]
.sym 28101 f1.counter_out_SB_DFFNE_Q_E_SB_LUT4_O_I3[39]
.sym 28105 f1.counter[36]
.sym 28109 f1.counter[39]
.sym 28113 f1.counter[34]
.sym 28117 f1.counter[37]
.sym 28121 f1.counter[38]
.sym 28125 f1.counter[35]
.sym 28129 f1.counter[27]
.sym 28146 f1.counter[27]
.sym 28195 c1.count[0]
.sym 28200 c1.count[1]
.sym 28201 c1.count[0]
.sym 28204 c1.count[2]
.sym 28205 c1.count_SB_CARRY_CI_CO[2]
.sym 28208 c1.count[3]
.sym 28209 c1.count_SB_CARRY_CI_CO[3]
.sym 28212 c1.count[4]
.sym 28213 c1.count_SB_CARRY_CI_CO[4]
.sym 28216 c1.count[5]
.sym 28217 c1.count_SB_CARRY_CI_CO[5]
.sym 28220 c1.count[6]
.sym 28221 c1.count_SB_CARRY_CI_CO[6]
.sym 28224 c1.count[7]
.sym 28225 c1.count_SB_CARRY_CI_CO[7]
.sym 28228 c1.count[8]
.sym 28229 c1.count_SB_CARRY_CI_CO[8]
.sym 28232 c1.count[9]
.sym 28233 c1.count_SB_CARRY_CI_CO[9]
.sym 28236 c1.count[10]
.sym 28237 c1.count_SB_CARRY_CI_CO[10]
.sym 28240 c1.count[11]
.sym 28241 c1.count_SB_CARRY_CI_CO[11]
.sym 28244 c1.count[12]
.sym 28245 c1.count_SB_CARRY_CI_CO[12]
.sym 28248 c1.count[13]
.sym 28249 c1.count_SB_CARRY_CI_CO[13]
.sym 28252 c1.count[14]
.sym 28253 c1.count_SB_CARRY_CI_CO[14]
.sym 28256 c1.count[15]
.sym 28257 c1.count_SB_CARRY_CI_CO[15]
.sym 28260 c1.count[16]
.sym 28261 c1.count_SB_CARRY_CI_CO[16]
.sym 28264 c1.count[17]
.sym 28265 c1.count_SB_CARRY_CI_CO[17]
.sym 28268 c1.count[18]
.sym 28269 c1.count_SB_CARRY_CI_CO[18]
.sym 28272 c1.count[19]
.sym 28273 c1.count_SB_CARRY_CI_CO[19]
.sym 28276 c1.count[20]
.sym 28277 c1.count_SB_CARRY_CI_CO[20]
.sym 28280 c1.count[21]
.sym 28281 c1.count_SB_CARRY_CI_CO[21]
.sym 28284 c1.count[22]
.sym 28285 c1.count_SB_CARRY_CI_CO[22]
.sym 28288 c1.count[23]
.sym 28289 c1.count_SB_CARRY_CI_CO[23]
.sym 28292 c1.count[24]
.sym 28293 c1.count_SB_CARRY_CI_CO[24]
.sym 28296 c1.count[25]
.sym 28297 c1.count_SB_CARRY_CI_CO[25]
.sym 28300 c1.count[26]
.sym 28301 c1.count_SB_CARRY_CI_CO[26]
.sym 28310 c1.count[21]
.sym 28311 c1.count[23]
.sym 28312 c1.count[24]
.sym 28313 c1.count[25]
.sym 28315 c1.count[19]
.sym 28316 c1.count[22]
.sym 28317 c1.count[26]
.sym 28355 f1.counter[0]
.sym 28360 f1.counter[1]
.sym 28364 f1.counter[2]
.sym 28365 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 28368 f1.counter[3]
.sym 28369 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 28372 f1.counter[4]
.sym 28373 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 28376 f1.counter[5]
.sym 28377 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 28380 f1.counter[6]
.sym 28381 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 28384 f1.counter[7]
.sym 28385 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 28388 f1.counter[8]
.sym 28389 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 28392 f1.counter[9]
.sym 28393 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 28396 f1.counter[10]
.sym 28397 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 28400 f1.counter[11]
.sym 28401 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 28404 f1.counter[12]
.sym 28405 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 28408 f1.counter[13]
.sym 28409 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 28412 f1.counter[14]
.sym 28413 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 28416 f1.counter[15]
.sym 28417 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 28420 f1.counter[16]
.sym 28421 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 28424 f1.counter[17]
.sym 28425 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 28428 f1.counter[18]
.sym 28429 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 28432 f1.counter[19]
.sym 28433 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 28436 f1.counter[20]
.sym 28437 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 28440 f1.counter[21]
.sym 28441 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 28444 f1.counter[22]
.sym 28445 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 28448 f1.counter[23]
.sym 28449 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 28452 f1.counter[24]
.sym 28453 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 28456 f1.counter[25]
.sym 28457 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[25]
.sym 28460 f1.counter[26]
.sym 28461 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[26]
.sym 28464 f1.counter[27]
.sym 28465 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[27]
.sym 28468 f1.counter[28]
.sym 28469 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[28]
.sym 28472 f1.counter[29]
.sym 28473 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[29]
.sym 28476 f1.counter[30]
.sym 28477 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[30]
.sym 28480 f1.counter[31]
.sym 28481 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[31]
.sym 28484 f1.counter[32]
.sym 28485 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[32]
.sym 28488 f1.counter[33]
.sym 28489 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[33]
.sym 28492 f1.counter[34]
.sym 28493 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[34]
.sym 28496 f1.counter[35]
.sym 28497 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[35]
.sym 28500 f1.counter[36]
.sym 28501 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[36]
.sym 28504 f1.counter[37]
.sym 28505 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[37]
.sym 28508 f1.counter[38]
.sym 28509 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[38]
.sym 28512 f1.counter[39]
.sym 28513 f1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[39]
.sym 28517 f1.counter[17]
.sym 28521 f1.counter[21]
.sym 28525 f1.counter[11]
.sym 28529 f1.counter[15]
.sym 28533 f1.counter[22]
.sym 28537 f1.counter[18]
.sym 28541 f1.counter[23]
.sym 28545 f1.counter[16]
.sym 28549 f1.counter[20]
.sym 28553 f1.counter[25]
.sym 28555 counter_not[26]
.sym 28556 s1.tx_byte_SB_DFFE_Q_20_D_SB_LUT4_O_I2[1]
.sym 28557 s1.rx_byte_SB_LUT4_I0_O[3]
.sym 28561 f1.counter[19]
.sym 28565 f1.counter[24]
.sym 28567 counter_not[18]
.sym 28568 s1.tx_byte_SB_DFFE_Q_28_D_SB_LUT4_O_I2[1]
.sym 28569 s1.rx_byte_SB_LUT4_I0_O[3]
.sym 28573 f1.counter[28]
.sym 28577 f1.counter[26]
.sym 28578 f1.counter[15]
.sym 28585 f1.counter[31]
.sym 28586 f1.counter[18]
.sym 28590 f1.counter[19]
.sym 28597 f1.counter[32]
.sym 28601 f1.counter[29]
.sym 28605 f1.counter[30]
.sym 28606 f1.counter[26]
.sym 28610 f1.counter[17]
.sym 28614 f1.counter[16]
.sym 28621 f1.counter[33]
.sym 28622 f1.counter[31]
.sym 28626 f1.counter[30]
.sym 28630 f1.counter[20]
.sym 28634 f1.counter[11]
.sym 28638 f1.counter[28]
.sym 28642 f1.counter[25]
.sym 28646 f1.counter[24]
.sym 28650 f1.counter[39]
.sym 28654 f1.counter[38]
.sym 28658 f1.counter[29]
.sym 28662 f1.counter[33]
.sym 28666 f1.counter[36]
.sym 28670 f1.counter[32]
.sym 28886 f1.counter[3]
.sym 28894 f1.counter[5]
.sym 28898 f1.counter[2]
.sym 28902 f1.counter[4]
.sym 28906 f1.counter[1]
.sym 28910 f1.counter[7]
.sym 28914 f1.counter[0]
.sym 28918 f1.counter[6]
.sym 28922 f1.counter[10]
.sym 28926 f1.counter[13]
.sym 28931 counter_not[13]
.sym 28932 s1.tx_byte_SB_DFFE_Q_33_D_SB_LUT4_O_I2[1]
.sym 28933 s1.rx_byte_SB_LUT4_I0_O[3]
.sym 28963 counter_not[8]
.sym 28964 s1.tx_byte_SB_DFFE_Q_38_D_SB_LUT4_O_I2[1]
.sym 28965 s1.rx_byte_SB_LUT4_I0_O[3]
.sym 28967 counter_not[12]
.sym 28968 s1.tx_byte_SB_DFFE_Q_34_D_SB_LUT4_O_I2[1]
.sym 28969 s1.rx_byte_SB_LUT4_I0_O[3]
.sym 28970 s1.tx_byte[12]
.sym 28971 s1.tx_byte[8]
.sym 28972 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 28973 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 28975 Ns[8]
.sym 28976 Nx[8]
.sym 28977 s1.rx_byte_SB_LUT4_I0_O[2]
.sym 28978 s1.tx_byte[13]
.sym 28979 s1.tx_byte[9]
.sym 28980 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 28981 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 28983 counter_not[9]
.sym 28984 s1.tx_byte_SB_DFFE_Q_37_D_SB_LUT4_O_I2[1]
.sym 28985 s1.rx_byte_SB_LUT4_I0_O[3]
.sym 28987 s1.tx_count_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I1[0]
.sym 28988 s1.tx_count_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I1[1]
.sym 28989 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 28991 counter_not[22]
.sym 28992 s1.tx_byte_SB_DFFE_Q_24_D_SB_LUT4_O_I2[1]
.sym 28993 s1.rx_byte_SB_LUT4_I0_O[3]
.sym 28997 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 29002 f1.counter[22]
.sym 29013 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 29018 f1.counter[12]
.sym 29022 f1.counter[9]
.sym 29026 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 29027 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 29028 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 29029 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 29034 f1.counter[21]
.sym 29039 Ns[22]
.sym 29040 Nx[22]
.sym 29041 s1.rx_byte_SB_LUT4_I0_O[2]
.sym 29049 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 29054 f1.counter[23]
.sym 29059 counter_not[19]
.sym 29060 s1.tx_byte_SB_DFFE_Q_27_D_SB_LUT4_O_I2[1]
.sym 29061 s1.rx_byte_SB_LUT4_I0_O[3]
.sym 29062 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 29063 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 29064 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 29065 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 29067 Ns[19]
.sym 29068 Nx[19]
.sym 29069 s1.rx_byte_SB_LUT4_I0_O[2]
.sym 29071 Ns[18]
.sym 29072 Nx[18]
.sym 29073 s1.rx_byte_SB_LUT4_I0_O[2]
.sym 29075 counter_not[23]
.sym 29076 s1.tx_byte_SB_DFFE_Q_23_D_SB_LUT4_O_I2[1]
.sym 29077 s1.rx_byte_SB_LUT4_I0_O[3]
.sym 29079 counter_not[21]
.sym 29080 s1.tx_byte_SB_DFFE_Q_25_D_SB_LUT4_O_I2[1]
.sym 29081 s1.rx_byte_SB_LUT4_I0_O[3]
.sym 29082 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 29083 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 29084 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 29085 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[3]
.sym 29086 s1.tx_byte[18]
.sym 29087 s1.tx_byte[19]
.sym 29088 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 29089 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 29090 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0]
.sym 29091 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[1]
.sym 29092 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[2]
.sym 29093 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 29099 Ns[16]
.sym 29100 Nx[16]
.sym 29101 s1.rx_byte_SB_LUT4_I0_O[2]
.sym 29102 s1.tx_byte[21]
.sym 29103 s1.tx_byte[17]
.sym 29104 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 29105 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 29114 f2.Nx_counter[18]
.sym 29118 f2.Nx_counter[16]
.sym 29123 counter_not[17]
.sym 29124 s1.tx_byte_SB_DFFE_Q_29_D_SB_LUT4_O_I2[1]
.sym 29125 s1.rx_byte_SB_LUT4_I0_O[3]
.sym 29127 counter_not[31]
.sym 29128 s1.tx_byte_SB_DFFE_Q_15_D_SB_LUT4_O_I2[1]
.sym 29129 s1.rx_byte_SB_LUT4_I0_O[3]
.sym 29130 s1.tx_byte[20]
.sym 29131 s1.tx_byte[16]
.sym 29132 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 29133 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 29135 counter_not[16]
.sym 29136 s1.tx_byte_SB_DFFE_Q_30_D_SB_LUT4_O_I2[1]
.sym 29137 s1.rx_byte_SB_LUT4_I0_O[3]
.sym 29138 s1.tx_byte[31]
.sym 29139 s1.tx_byte[27]
.sym 29140 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 29141 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 29143 counter_not[20]
.sym 29144 s1.tx_byte_SB_DFFE_Q_26_D_SB_LUT4_O_I2[1]
.sym 29145 s1.rx_byte_SB_LUT4_I0_O[3]
.sym 29147 counter_not[30]
.sym 29148 s1.tx_byte_SB_DFFE_Q_16_D_SB_LUT4_O_I2[1]
.sym 29149 s1.rx_byte_SB_LUT4_I0_O[3]
.sym 29150 s1.tx_byte[30]
.sym 29151 s1.tx_byte[26]
.sym 29152 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 29153 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 29155 counter_not[24]
.sym 29156 s1.tx_byte_SB_DFFE_Q_22_D_SB_LUT4_O_I2[1]
.sym 29157 s1.rx_byte_SB_LUT4_I0_O[3]
.sym 29158 s1.tx_byte[28]
.sym 29159 s1.tx_byte[24]
.sym 29160 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 29161 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 29162 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 29163 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 29164 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 29165 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 29166 s1.tx_byte[29]
.sym 29167 s1.tx_byte[25]
.sym 29168 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 29169 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 29171 counter_not[27]
.sym 29172 s1.tx_byte_SB_DFFE_Q_19_D_SB_LUT4_O_I2[1]
.sym 29173 s1.rx_byte_SB_LUT4_I0_O[3]
.sym 29175 counter_not[25]
.sym 29176 s1.tx_byte_SB_DFFE_Q_21_D_SB_LUT4_O_I2[1]
.sym 29177 s1.rx_byte_SB_LUT4_I0_O[3]
.sym 29179 counter_not[29]
.sym 29180 s1.tx_byte_SB_DFFE_Q_17_D_SB_LUT4_O_I2[1]
.sym 29181 s1.rx_byte_SB_LUT4_I0_O[3]
.sym 29183 counter_not[28]
.sym 29184 s1.tx_byte_SB_DFFE_Q_18_D_SB_LUT4_O_I2[1]
.sym 29185 s1.rx_byte_SB_LUT4_I0_O[3]
.sym 29191 counter_not[39]
.sym 29192 s1.tx_byte_SB_DFFE_Q_7_D_SB_LUT4_O_I2[1]
.sym 29193 s1.rx_byte_SB_LUT4_I0_O[3]
.sym 29199 counter_not[38]
.sym 29200 s1.tx_byte_SB_DFFE_Q_8_D_SB_LUT4_O_I2[1]
.sym 29201 s1.rx_byte_SB_LUT4_I0_O[3]
.sym 29378 f2.Nx_counter[2]
.sym 29403 Ns[2]
.sym 29404 Nx[2]
.sym 29405 s1.rx_byte_SB_LUT4_I0_O[2]
.sym 29411 counter_not[0]
.sym 29412 s1.tx_byte_SB_DFFE_Q_6_D_SB_LUT4_O_I2[1]
.sym 29413 s1.rx_byte_SB_LUT4_I0_O[3]
.sym 29415 counter_not[1]
.sym 29416 s1.tx_byte_SB_DFFE_Q_5_D_SB_LUT4_O_I2[1]
.sym 29417 s1.rx_byte_SB_LUT4_I0_O[3]
.sym 29419 counter_not[2]
.sym 29420 s1.tx_byte_SB_DFFE_Q_4_D_SB_LUT4_O_I2[1]
.sym 29421 s1.rx_byte_SB_LUT4_I0_O[3]
.sym 29423 counter_not[6]
.sym 29424 s1.tx_byte_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 29425 s1.rx_byte_SB_LUT4_I0_O[3]
.sym 29427 counter_not[5]
.sym 29428 s1.tx_byte_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 29429 s1.rx_byte_SB_LUT4_I0_O[3]
.sym 29435 counter_not[3]
.sym 29436 s1.tx_byte_SB_DFFE_Q_3_D_SB_LUT4_O_I2[1]
.sym 29437 s1.rx_byte_SB_LUT4_I0_O[3]
.sym 29439 counter_not[4]
.sym 29440 s1.tx_byte_SB_DFFE_Q_2_D_SB_LUT4_O_I2[1]
.sym 29441 s1.rx_byte_SB_LUT4_I0_O[3]
.sym 29442 s1.tx_count_SB_LUT4_O_2_I3[0]
.sym 29443 s1.tx_count_SB_LUT4_O_2_I3[1]
.sym 29444 s1.tx_count_SB_LUT4_O_2_I3[2]
.sym 29445 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 29447 counter_not[14]
.sym 29448 s1.tx_byte_SB_DFFE_Q_32_D_SB_LUT4_O_I2[1]
.sym 29449 s1.rx_byte_SB_LUT4_I0_O[3]
.sym 29450 s1.rx_byte_SB_LUT4_I0_O[0]
.sym 29451 s1.rx_byte_SB_LUT4_I0_1_O[2]
.sym 29452 s1.rx_byte_SB_LUT4_I0_O[2]
.sym 29453 s1.rx_byte_SB_LUT4_I0_O[3]
.sym 29455 counter_not[7]
.sym 29456 s1.tx_byte_SB_DFFE_Q_39_D_SB_LUT4_O_I2[1]
.sym 29457 s1.rx_byte_SB_LUT4_I0_O[3]
.sym 29458 s1.tx_byte[2]
.sym 29459 s1.tx_byte[3]
.sym 29460 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 29461 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 29462 s1.tx_byte[6]
.sym 29463 s1.tx_byte[7]
.sym 29464 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 29465 s1.tx_count_SB_LUT4_O_2_I3_SB_LUT4_O_I3[3]
.sym 29466 s1.tx_byte[4]
.sym 29467 s1.tx_byte[0]
.sym 29468 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 29469 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 29470 s1.tx_byte[5]
.sym 29471 s1.tx_byte[1]
.sym 29472 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 29473 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 29474 f2.Nx_counter[8]
.sym 29478 f2.Ns_counter[9]
.sym 29482 s1.tx_count_SB_LUT4_O_I3[0]
.sym 29483 s1.tx_count_SB_LUT4_O_I3[1]
.sym 29484 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 29485 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 29486 f2.Ns_counter[12]
.sym 29490 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 29491 s1.tx_count_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 29492 s1.tx_count_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 29493 s1.tx_count_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 29495 Ns[9]
.sym 29496 Nx[9]
.sym 29497 s1.rx_byte_SB_LUT4_I0_O[2]
.sym 29498 f2.Ns_counter[8]
.sym 29502 f2.Nx_counter[9]
.sym 29507 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 29511 s1.tx_count[1]
.sym 29512 $PACKER_VCC_NET
.sym 29513 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 29515 s1.tx_count[2]
.sym 29516 $PACKER_VCC_NET
.sym 29517 s1.tx_count_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 29519 s1.tx_count[3]
.sym 29520 $PACKER_VCC_NET
.sym 29521 s1.tx_count_SB_DFFR_Q_D_SB_LUT4_O_I3[3]
.sym 29523 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 29524 $PACKER_VCC_NET
.sym 29525 s1.tx_count_SB_DFFR_Q_D_SB_LUT4_O_I3[4]
.sym 29526 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 29528 $PACKER_VCC_NET
.sym 29529 s1.tx_count_SB_DFFR_Q_D_SB_LUT4_O_I3[5]
.sym 29533 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 29535 Ns[12]
.sym 29536 Nx[12]
.sym 29537 s1.rx_byte_SB_LUT4_I0_O[2]
.sym 29538 f2.Nx_counter[12]
.sym 29542 f2.Ns_counter[22]
.sym 29546 f2.Ns_counter[23]
.sym 29550 f2.Ns_counter[19]
.sym 29554 f2.Ns_counter[21]
.sym 29559 Ns[21]
.sym 29560 Nx[21]
.sym 29561 s1.rx_byte_SB_LUT4_I0_O[2]
.sym 29562 f2.Nx_counter[22]
.sym 29566 f2.Ns_counter[20]
.sym 29571 Ns[23]
.sym 29572 Nx[23]
.sym 29573 s1.rx_byte_SB_LUT4_I0_O[2]
.sym 29574 f2.Ns_counter[24]
.sym 29578 f2.Nx_counter[21]
.sym 29582 f2.Ns_counter[26]
.sym 29586 f2.Nx_counter[23]
.sym 29590 f2.Nx_counter[26]
.sym 29594 f2.Ns_counter[18]
.sym 29599 Ns[26]
.sym 29600 Nx[26]
.sym 29601 s1.rx_byte_SB_LUT4_I0_O[2]
.sym 29602 f2.Nx_counter[20]
.sym 29606 f2.Nx_counter[19]
.sym 29611 Ns[20]
.sym 29612 Nx[20]
.sym 29613 s1.rx_byte_SB_LUT4_I0_O[2]
.sym 29615 Ns[17]
.sym 29616 Nx[17]
.sym 29617 s1.rx_byte_SB_LUT4_I0_O[2]
.sym 29618 f2.Nx_counter[30]
.sym 29622 f2.Ns_counter[16]
.sym 29626 f2.Ns_counter[17]
.sym 29630 f2.Nx_counter[24]
.sym 29634 f2.Ns_counter[38]
.sym 29638 f2.Nx_counter[27]
.sym 29643 Ns[27]
.sym 29644 Nx[27]
.sym 29645 s1.rx_byte_SB_LUT4_I0_O[2]
.sym 29646 f2.Ns_counter[27]
.sym 29650 f2.Nx_counter[25]
.sym 29654 f2.Ns_counter[28]
.sym 29659 Ns[24]
.sym 29660 Nx[24]
.sym 29661 s1.rx_byte_SB_LUT4_I0_O[2]
.sym 29663 Ns[30]
.sym 29664 Nx[30]
.sym 29665 s1.rx_byte_SB_LUT4_I0_O[2]
.sym 29667 Ns[25]
.sym 29668 Nx[25]
.sym 29669 s1.rx_byte_SB_LUT4_I0_O[2]
.sym 29670 f2.Nx_counter[28]
.sym 29675 Ns[28]
.sym 29676 Nx[28]
.sym 29677 s1.rx_byte_SB_LUT4_I0_O[2]
.sym 29679 Ns[38]
.sym 29680 Nx[38]
.sym 29681 s1.rx_byte_SB_LUT4_I0_O[2]
.sym 29683 Ns[29]
.sym 29684 Nx[29]
.sym 29685 s1.rx_byte_SB_LUT4_I0_O[2]
.sym 29686 f2.Ns_counter[29]
.sym 29690 f2.Nx_counter[29]
.sym 29694 f2.Nx_counter[38]
.sym 29714 f2.Nx_counter[39]
.sym 29718 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[0]
.sym 29719 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[1]
.sym 29720 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 29721 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]
.sym 29723 Ns[39]
.sym 29724 Nx[39]
.sym 29725 s1.rx_byte_SB_LUT4_I0_O[2]
.sym 29889 f2.Ns_counter[0]
.sym 29891 Ns[0]
.sym 29892 Nx[0]
.sym 29893 s1.rx_byte_SB_LUT4_I0_O[2]
.sym 29894 f2.Ns_counter[0]
.sym 29898 f2.Nx_counter[0]
.sym 29918 f2.Ns_counter[2]
.sym 29922 f2.Ns_counter[3]
.sym 29927 Ns[4]
.sym 29928 Nx[4]
.sym 29929 s1.rx_byte_SB_LUT4_I0_O[2]
.sym 29930 f2.Ns_counter[4]
.sym 29935 Ns[1]
.sym 29936 Nx[1]
.sym 29937 s1.rx_byte_SB_LUT4_I0_O[2]
.sym 29939 Ns[5]
.sym 29940 Nx[5]
.sym 29941 s1.rx_byte_SB_LUT4_I0_O[2]
.sym 29942 f2.Ns_counter[1]
.sym 29947 Ns[3]
.sym 29948 Nx[3]
.sym 29949 s1.rx_byte_SB_LUT4_I0_O[2]
.sym 29950 f2.Ns_counter[5]
.sym 29955 f2.Ns_counter[0]
.sym 29960 f2.Ns_counter[1]
.sym 29961 f2.Ns_counter[0]
.sym 29964 f2.Ns_counter[2]
.sym 29965 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 29968 f2.Ns_counter[3]
.sym 29969 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 29972 f2.Ns_counter[4]
.sym 29973 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 29976 f2.Ns_counter[5]
.sym 29977 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 29980 f2.Ns_counter[6]
.sym 29981 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 29984 f2.Ns_counter[7]
.sym 29985 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 29988 f2.Ns_counter[8]
.sym 29989 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 29992 f2.Ns_counter[9]
.sym 29993 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 29996 f2.Ns_counter[10]
.sym 29997 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 30000 f2.Ns_counter[11]
.sym 30001 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 30004 f2.Ns_counter[12]
.sym 30005 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 30008 f2.Ns_counter[13]
.sym 30009 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 30012 f2.Ns_counter[14]
.sym 30013 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 30016 f2.Ns_counter[15]
.sym 30017 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 30020 f2.Ns_counter[16]
.sym 30021 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 30024 f2.Ns_counter[17]
.sym 30025 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 30028 f2.Ns_counter[18]
.sym 30029 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 30032 f2.Ns_counter[19]
.sym 30033 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 30036 f2.Ns_counter[20]
.sym 30037 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 30040 f2.Ns_counter[21]
.sym 30041 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 30044 f2.Ns_counter[22]
.sym 30045 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 30048 f2.Ns_counter[23]
.sym 30049 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 30052 f2.Ns_counter[24]
.sym 30053 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 30056 f2.Ns_counter[25]
.sym 30057 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[25]
.sym 30060 f2.Ns_counter[26]
.sym 30061 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[26]
.sym 30064 f2.Ns_counter[27]
.sym 30065 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[27]
.sym 30068 f2.Ns_counter[28]
.sym 30069 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[28]
.sym 30072 f2.Ns_counter[29]
.sym 30073 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[29]
.sym 30076 f2.Ns_counter[30]
.sym 30077 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[30]
.sym 30080 f2.Ns_counter[31]
.sym 30081 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[31]
.sym 30084 f2.Ns_counter[32]
.sym 30085 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[32]
.sym 30088 f2.Ns_counter[33]
.sym 30089 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[33]
.sym 30092 f2.Ns_counter[34]
.sym 30093 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[34]
.sym 30096 f2.Ns_counter[35]
.sym 30097 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[35]
.sym 30100 f2.Ns_counter[36]
.sym 30101 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[36]
.sym 30104 f2.Ns_counter[37]
.sym 30105 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[37]
.sym 30108 f2.Ns_counter[38]
.sym 30109 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[38]
.sym 30112 f2.Ns_counter[39]
.sym 30113 f2.Ns_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[39]
.sym 30114 f2.Ns_counter[37]
.sym 30118 f2.Ns_counter[30]
.sym 30122 f2.Ns_counter[32]
.sym 30126 f2.Ns_counter[31]
.sym 30133 f2.Nx_counter[20]
.sym 30135 Ns[31]
.sym 30136 Nx[31]
.sym 30137 s1.rx_byte_SB_LUT4_I0_O[2]
.sym 30138 f2.Nx_counter[31]
.sym 30142 f2.Nx_counter[17]
.sym 30146 f1.counter[34]
.sym 30153 f2.Nx_counter[29]
.sym 30157 f2.Nx_counter[29]
.sym 30159 Ns[37]
.sym 30160 Nx[37]
.sym 30161 s1.rx_byte_SB_LUT4_I0_O[2]
.sym 30165 f2.Nx_counter[27]
.sym 30166 f1.counter[35]
.sym 30174 f1.counter[37]
.sym 30178 f2.Nx_counter[36]
.sym 30182 f2.Ns_counter[35]
.sym 30186 s1.tx_byte[34]
.sym 30187 s1.tx_byte[35]
.sym 30188 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 30189 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 30190 f2.Ns_counter[39]
.sym 30194 f2.Nx_counter[37]
.sym 30199 Ns[36]
.sym 30200 Nx[36]
.sym 30201 s1.rx_byte_SB_LUT4_I0_O[2]
.sym 30202 f2.Ns_counter[36]
.sym 30206 f2.Ns_counter[25]
.sym 30210 i_SPI_CS_SB_DFFR_R_2_Q[0]
.sym 30211 i_SPI_CS_SB_DFFR_R_2_Q[1]
.sym 30212 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 30213 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 30215 counter_not[32]
.sym 30216 s1.tx_byte_SB_DFFE_Q_14_D_SB_LUT4_O_I2[1]
.sym 30217 s1.rx_byte_SB_LUT4_I0_O[3]
.sym 30218 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 30219 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 30220 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 30221 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 30223 counter_not[35]
.sym 30224 s1.tx_byte_SB_DFFE_Q_11_D_SB_LUT4_O_I2[1]
.sym 30225 s1.rx_byte_SB_LUT4_I0_O[3]
.sym 30227 counter_not[36]
.sym 30228 s1.tx_byte_SB_DFFE_Q_10_D_SB_LUT4_O_I2[1]
.sym 30229 s1.rx_byte_SB_LUT4_I0_O[3]
.sym 30231 counter_not[37]
.sym 30232 s1.tx_byte_SB_DFFE_Q_9_D_SB_LUT4_O_I2[1]
.sym 30233 s1.rx_byte_SB_LUT4_I0_O[3]
.sym 30235 Ns[32]
.sym 30236 Nx[32]
.sym 30237 s1.rx_byte_SB_LUT4_I0_O[2]
.sym 30238 s1.tx_byte[37]
.sym 30239 s1.tx_byte[33]
.sym 30240 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 30241 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 30414 clk_1Hz
.sym 30434 f2.Nx_counter[4]
.sym 30438 f2.Ns_counter[6]
.sym 30442 f2.Nx_counter[6]
.sym 30450 f2.Nx_counter[5]
.sym 30458 f2.Nx_counter[3]
.sym 30463 Ns[6]
.sym 30464 Nx[6]
.sym 30465 s1.rx_byte_SB_LUT4_I0_O[2]
.sym 30466 s1.tx_byte[14]
.sym 30467 s1.tx_byte[10]
.sym 30468 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 30469 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 30474 f2.Ns_counter[7]
.sym 30479 Ns[7]
.sym 30480 Nx[7]
.sym 30481 s1.rx_byte_SB_LUT4_I0_O[2]
.sym 30482 f2.Nx_counter[1]
.sym 30487 s1.rx_byte[0]
.sym 30488 s1.rx_byte[1]
.sym 30489 s1.rx_byte_SB_LUT4_I1_1_O[2]
.sym 30491 s1.rx_byte[1]
.sym 30492 s1.rx_byte_SB_LUT4_I1_1_O[2]
.sym 30493 s1.rx_byte[0]
.sym 30498 f2.Nx_counter[10]
.sym 30502 f2.Nx_counter[7]
.sym 30506 f2.Ns_counter[13]
.sym 30510 f2.Ns_counter[14]
.sym 30514 f2.Ns_counter[15]
.sym 30518 f2.Nx_counter[14]
.sym 30522 f2.Ns_counter[10]
.sym 30527 Ns[14]
.sym 30528 Nx[14]
.sym 30529 s1.rx_byte_SB_LUT4_I0_O[2]
.sym 30534 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 30535 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 30536 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 30537 s1.o_SPI_MISO_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 30541 i_SPI_CS$SB_IO_IN
.sym 30563 f2.Nx_counter[0]
.sym 30568 f2.Nx_counter[1]
.sym 30572 f2.Nx_counter[2]
.sym 30573 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 30576 f2.Nx_counter[3]
.sym 30577 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 30580 f2.Nx_counter[4]
.sym 30581 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 30584 f2.Nx_counter[5]
.sym 30585 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 30588 f2.Nx_counter[6]
.sym 30589 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 30592 f2.Nx_counter[7]
.sym 30593 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 30596 f2.Nx_counter[8]
.sym 30597 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 30600 f2.Nx_counter[9]
.sym 30601 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 30604 f2.Nx_counter[10]
.sym 30605 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 30608 f2.Nx_counter[11]
.sym 30609 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 30612 f2.Nx_counter[12]
.sym 30613 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 30616 f2.Nx_counter[13]
.sym 30617 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 30620 f2.Nx_counter[14]
.sym 30621 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 30624 f2.Nx_counter[15]
.sym 30625 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 30628 f2.Nx_counter[16]
.sym 30629 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 30632 f2.Nx_counter[17]
.sym 30633 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 30636 f2.Nx_counter[18]
.sym 30637 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 30640 f2.Nx_counter[19]
.sym 30641 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 30644 f2.Nx_counter[20]
.sym 30645 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 30648 f2.Nx_counter[21]
.sym 30649 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 30652 f2.Nx_counter[22]
.sym 30653 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 30656 f2.Nx_counter[23]
.sym 30657 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 30660 f2.Nx_counter[24]
.sym 30661 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 30664 f2.Nx_counter[25]
.sym 30665 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[25]
.sym 30668 f2.Nx_counter[26]
.sym 30669 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[26]
.sym 30672 f2.Nx_counter[27]
.sym 30673 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[27]
.sym 30676 f2.Nx_counter[28]
.sym 30677 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[28]
.sym 30680 f2.Nx_counter[29]
.sym 30681 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[29]
.sym 30684 f2.Nx_counter[30]
.sym 30685 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[30]
.sym 30688 f2.Nx_counter[31]
.sym 30689 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[31]
.sym 30692 f2.Nx_counter[32]
.sym 30693 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[32]
.sym 30696 f2.Nx_counter[33]
.sym 30697 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[33]
.sym 30700 f2.Nx_counter[34]
.sym 30701 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[34]
.sym 30704 f2.Nx_counter[35]
.sym 30705 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[35]
.sym 30708 f2.Nx_counter[36]
.sym 30709 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[36]
.sym 30712 f2.Nx_counter[37]
.sym 30713 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[37]
.sym 30716 f2.Nx_counter[38]
.sym 30717 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[38]
.sym 30720 f2.Nx_counter[39]
.sym 30721 f2.Nx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[39]
.sym 30723 Ns[35]
.sym 30724 Nx[35]
.sym 30725 s1.rx_byte_SB_LUT4_I0_O[2]
.sym 30730 f2.Nx_counter[35]
.sym 30734 f2.Ns_counter[33]
.sym 30742 f2.Nx_counter[32]
.sym 30882 s1.rx_byte_tp[2]
.sym 30890 s1.rx_byte_tp[3]
.sym 30902 s1.rx_byte_tp[4]
.sym 30922 s1.rx_byte_tp[3]
.sym 30930 s1.rx_byte_tp[4]
.sym 30947 s1.rx_byte[4]
.sym 30948 s1.rx_byte[5]
.sym 30949 s1.rx_byte_SB_LUT4_I0_1_O[2]
.sym 30950 s1.rx_byte[1]
.sym 30951 s1.rx_byte[0]
.sym 30952 s1.rx_byte[5]
.sym 30953 s1.rx_byte[4]
.sym 30954 i_SPI_MOSI$SB_IO_IN
.sym 30961 f2.gate_sync
.sym 30970 s1.rx_byte_tp[0]
.sym 30979 counter_not[10]
.sym 30980 s1.tx_byte_SB_DFFE_Q_36_D_SB_LUT4_O_I2[1]
.sym 30981 s1.rx_byte_SB_LUT4_I0_O[3]
.sym 31015 Ns[13]
.sym 31016 Nx[13]
.sym 31017 s1.rx_byte_SB_LUT4_I0_O[2]
.sym 31031 Ns[10]
.sym 31032 Nx[10]
.sym 31033 s1.rx_byte_SB_LUT4_I0_O[2]
.sym 31041 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 31045 f2.Nx_counter[6]
.sym 31049 f2.Nx_counter[5]
.sym 31050 s1.tx_byte[15]
.sym 31051 s1.tx_byte[11]
.sym 31052 i_SPI_CS_SB_DFFR_R_2_Q[3]
.sym 31053 i_SPI_CS_SB_DFFR_R_2_Q[2]
.sym 31058 f2.Ns_SB_DFFNE_Q_E_SB_LUT4_O_I3[0]
.sym 31065 f2.Nx_counter[7]
.sym 31068 f2.Nx_counter[1]
.sym 31069 f2.Nx_counter[0]
.sym 31073 f2.Nx_counter[0]
.sym 31077 f2.Nx_counter[3]
.sym 31081 f2.Nx_counter[1]
.sym 31085 f2.Nx_counter[9]
.sym 31089 f2.Nx_counter[4]
.sym 31093 f2.Nx_counter[8]
.sym 31097 f2.Nx_counter[13]
.sym 31101 f2.Nx_counter[12]
.sym 31105 f2.Nx_counter[2]
.sym 31109 f2.Nx_counter[10]
.sym 31113 f2.Nx_counter[15]
.sym 31114 f2.Nx_counter[11]
.sym 31121 f2.Nx_counter[11]
.sym 31122 f2.Nx_counter[15]
.sym 31129 f2.Nx_counter[14]
.sym 31130 f2.Ns_counter[11]
.sym 31135 Ns[15]
.sym 31136 Nx[15]
.sym 31137 s1.rx_byte_SB_LUT4_I0_O[2]
.sym 31141 f2.Nx_counter[16]
.sym 31145 f2.Nx_counter[22]
.sym 31149 f2.Nx_counter[21]
.sym 31153 f2.Nx_counter[18]
.sym 31157 f2.Nx_counter[17]
.sym 31159 Ns[11]
.sym 31160 Nx[11]
.sym 31161 s1.rx_byte_SB_LUT4_I0_O[2]
.sym 31165 f2.Nx_counter[19]
.sym 31167 counter_not[15]
.sym 31168 s1.tx_byte_SB_DFFE_Q_31_D_SB_LUT4_O_I2[1]
.sym 31169 s1.rx_byte_SB_LUT4_I0_O[3]
.sym 31173 f2.Nx_counter[25]
.sym 31177 f2.Nx_counter[26]
.sym 31181 f2.Nx_counter[31]
.sym 31185 f2.Nx_counter[30]
.sym 31189 f2.Nx_counter[24]
.sym 31191 counter_not[34]
.sym 31192 s1.tx_byte_SB_DFFE_Q_12_D_SB_LUT4_O_I2[1]
.sym 31193 s1.rx_byte_SB_LUT4_I0_O[3]
.sym 31195 counter_not[11]
.sym 31196 s1.tx_byte_SB_DFFE_Q_35_D_SB_LUT4_O_I2[1]
.sym 31197 s1.rx_byte_SB_LUT4_I0_O[3]
.sym 31201 f2.Nx_counter[23]
.sym 31205 f2.Nx_counter[38]
.sym 31209 f2.Nx_counter[37]
.sym 31213 f2.Nx_counter[36]
.sym 31214 f2.Nx_counter[33]
.sym 31221 f2.Nx_counter[33]
.sym 31225 f2.Nx_counter[34]
.sym 31227 Ns[33]
.sym 31228 Nx[33]
.sym 31229 s1.rx_byte_SB_LUT4_I0_O[2]
.sym 31233 f2.Nx_counter[28]
.sym 31237 f2.Nx_counter[39]
.sym 31245 f2.Nx_counter[32]
.sym 31253 f2.Nx_counter[35]
.sym 31259 counter_not[33]
.sym 31260 s1.tx_byte_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 31261 s1.rx_byte_SB_LUT4_I0_O[3]
.sym 31398 s1.rx_byte_tp[5]
.sym 31422 s1.rx_byte_tp[1]
.sym 31426 s1.rx_byte_tp[1]
.sym 31430 s1.rx_byte_tp[6]
.sym 31442 s1.rx_byte[2]
.sym 31443 s1.rx_byte[3]
.sym 31444 s1.rx_byte[6]
.sym 31445 s1.rx_byte[7]
.sym 31450 s1.rx_byte_tp[5]
.sym 31454 s1.rx_byte_tp[2]
.sym 31459 s1.rx_counter[0]
.sym 31464 s1.rx_counter[1]
.sym 31468 s1.rx_counter[2]
.sym 31469 s1.rx_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 31472 s1.rx_counter[1]
.sym 31473 s1.rx_counter[0]
.sym 31478 i_SPI_MOSI$SB_IO_IN
.sym 31482 i_SPI_CS$SB_IO_IN
.sym 31483 s1.rx_counter[2]
.sym 31484 s1.rx_counter[1]
.sym 31485 s1.rx_counter[0]
.sym 31486 s1.rx_byte_tp[0]
.sym 31501 s1.rx_counter[0]
.sym 31582 f2.Nx_counter[13]
.sym 31587 f2.Ns_SB_DFFNE_Q_E_SB_LUT4_O_I3[0]
.sym 31592 f2.Nx_counter_SB_DFFSR_Q_39_D[1]
.sym 31596 f2.Nx_counter_SB_DFFSR_Q_39_D[2]
.sym 31600 f2.Nx_counter_SB_DFFSR_Q_39_D[3]
.sym 31604 f2.Nx_counter_SB_DFFSR_Q_39_D[4]
.sym 31608 f2.Nx_counter_SB_DFFSR_Q_39_D[5]
.sym 31612 f2.Nx_counter_SB_DFFSR_Q_39_D[6]
.sym 31616 f2.Nx_counter_SB_DFFSR_Q_39_D[7]
.sym 31620 f2.Nx_counter_SB_DFFSR_Q_39_D[8]
.sym 31624 f2.Nx_counter_SB_DFFSR_Q_39_D[9]
.sym 31628 f2.Nx_counter_SB_DFFSR_Q_39_D[10]
.sym 31632 f2.Nx_counter_SB_DFFSR_Q_39_D[11]
.sym 31636 f2.Nx_counter_SB_DFFSR_Q_39_D[12]
.sym 31640 f2.Nx_counter_SB_DFFSR_Q_39_D[13]
.sym 31644 f2.Nx_counter_SB_DFFSR_Q_39_D[14]
.sym 31648 f2.Nx_counter_SB_DFFSR_Q_39_D[15]
.sym 31652 f2.Nx_counter_SB_DFFSR_Q_39_D[16]
.sym 31656 f2.Nx_counter_SB_DFFSR_Q_39_D[17]
.sym 31660 f2.Nx_counter_SB_DFFSR_Q_39_D[18]
.sym 31664 f2.Nx_counter_SB_DFFSR_Q_39_D[19]
.sym 31668 f2.Nx_counter_SB_DFFSR_Q_39_D[20]
.sym 31672 f2.Nx_counter_SB_DFFSR_Q_39_D[21]
.sym 31676 f2.Nx_counter_SB_DFFSR_Q_39_D[22]
.sym 31680 f2.Nx_counter_SB_DFFSR_Q_39_D[23]
.sym 31684 f2.Nx_counter_SB_DFFSR_Q_39_D[24]
.sym 31688 f2.Nx_counter_SB_DFFSR_Q_39_D[25]
.sym 31692 f2.Nx_counter_SB_DFFSR_Q_39_D[26]
.sym 31696 f2.Nx_counter_SB_DFFSR_Q_39_D[27]
.sym 31700 f2.Nx_counter_SB_DFFSR_Q_39_D[28]
.sym 31704 f2.Nx_counter_SB_DFFSR_Q_39_D[29]
.sym 31708 f2.Nx_counter_SB_DFFSR_Q_39_D[30]
.sym 31712 f2.Nx_counter_SB_DFFSR_Q_39_D[31]
.sym 31716 f2.Nx_counter_SB_DFFSR_Q_39_D[32]
.sym 31720 f2.Nx_counter_SB_DFFSR_Q_39_D[33]
.sym 31724 f2.Nx_counter_SB_DFFSR_Q_39_D[34]
.sym 31728 f2.Nx_counter_SB_DFFSR_Q_39_D[35]
.sym 31732 f2.Nx_counter_SB_DFFSR_Q_39_D[36]
.sym 31736 f2.Nx_counter_SB_DFFSR_Q_39_D[37]
.sym 31740 f2.Nx_counter_SB_DFFSR_Q_39_D[38]
.sym 31744 f2.Nx_counter_SB_DFFSR_Q_39_D[39]
.sym 31749 f2.Ns_SB_DFFNE_Q_E_SB_LUT4_O_I3[39]
.sym 32178 f2.Ns_counter[34]
.sym 32203 Ns[34]
.sym 32204 Nx[34]
.sym 32205 s1.rx_byte_SB_LUT4_I0_O[2]
.sym 32250 f2.Nx_counter[34]
