{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1659062946416 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1659062946418 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 29 08:19:06 2022 " "Processing started: Fri Jul 29 08:19:06 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1659062946418 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659062946418 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ripple_count_8bit -c ripple_count_8bit " "Command: quartus_map --read_settings_files=on --write_settings_files=off ripple_count_8bit -c ripple_count_8bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659062946418 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1659062946872 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1659062946872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/project_processor/d_latch/nand_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hp/documents/project_processor/d_latch/nand_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nand_3-df " "Found design unit 1: nand_3-df" {  } { { "../D_LATCH/nand_3.vhd" "" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/D_LATCH/nand_3.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659062955862 ""} { "Info" "ISGN_ENTITY_NAME" "1 nand_3 " "Found entity 1: nand_3" {  } { { "../D_LATCH/nand_3.vhd" "" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/D_LATCH/nand_3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659062955862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659062955862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/project_processor/d_latch/nand_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hp/documents/project_processor/d_latch/nand_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nand_2-df " "Found design unit 1: nand_2-df" {  } { { "../D_LATCH/nand_2.vhd" "" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/D_LATCH/nand_2.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659062955863 ""} { "Info" "ISGN_ENTITY_NAME" "1 nand_2 " "Found entity 1: nand_2" {  } { { "../D_LATCH/nand_2.vhd" "" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/D_LATCH/nand_2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659062955863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659062955863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/project_processor/d_latch/d_latch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hp/documents/project_processor/d_latch/d_latch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 D_latch-struc " "Found design unit 1: D_latch-struc" {  } { { "../D_LATCH/D_latch.vhd" "" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/D_LATCH/D_latch.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659062955865 ""} { "Info" "ISGN_ENTITY_NAME" "1 D_latch " "Found entity 1: D_latch" {  } { { "../D_LATCH/D_latch.vhd" "" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/D_LATCH/D_latch.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659062955865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659062955865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/project_processor/d_flipflop/d_flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hp/documents/project_processor/d_flipflop/d_flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 D_flipflop-struc " "Found design unit 1: D_flipflop-struc" {  } { { "../D_flipflop/D_flipflop.vhd" "" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/D_flipflop/D_flipflop.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659062955866 ""} { "Info" "ISGN_ENTITY_NAME" "1 D_flipflop " "Found entity 1: D_flipflop" {  } { { "../D_flipflop/D_flipflop.vhd" "" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/D_flipflop/D_flipflop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659062955866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659062955866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/project_processor/jk_flipflop/jk_flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hp/documents/project_processor/jk_flipflop/jk_flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 JK_flipflop-struc " "Found design unit 1: JK_flipflop-struc" {  } { { "../JK_flipflop/JK_flipflop.vhd" "" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/JK_flipflop/JK_flipflop.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659062955867 ""} { "Info" "ISGN_ENTITY_NAME" "1 JK_flipflop " "Found entity 1: JK_flipflop" {  } { { "../JK_flipflop/JK_flipflop.vhd" "" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/JK_flipflop/JK_flipflop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659062955867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659062955867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ripple_count_8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ripple_count_8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ripple_count_8bit-struc " "Found design unit 1: ripple_count_8bit-struc" {  } { { "ripple_count_8bit.vhd" "" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/RIPPLE_COUNT_8BIT/ripple_count_8bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659062955869 ""} { "Info" "ISGN_ENTITY_NAME" "1 ripple_count_8bit " "Found entity 1: ripple_count_8bit" {  } { { "ripple_count_8bit.vhd" "" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/RIPPLE_COUNT_8BIT/ripple_count_8bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659062955869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659062955869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_bench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file test_bench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Test_Bench-tb " "Found design unit 1: Test_Bench-tb" {  } { { "Test_Bench.vhd" "" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/RIPPLE_COUNT_8BIT/Test_Bench.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659062955869 ""} { "Info" "ISGN_ENTITY_NAME" "1 Test_Bench " "Found entity 1: Test_Bench" {  } { { "Test_Bench.vhd" "" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/RIPPLE_COUNT_8BIT/Test_Bench.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659062955869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659062955869 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ripple_count_8bit " "Elaborating entity \"ripple_count_8bit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1659062955941 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "n8 ripple_count_8bit.vhd(20) " "Verilog HDL or VHDL warning at ripple_count_8bit.vhd(20): object \"n8\" assigned a value but never read" {  } { { "ripple_count_8bit.vhd" "" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/RIPPLE_COUNT_8BIT/ripple_count_8bit.vhd" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1659062955949 "|ripple_count_8bit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JK_flipflop JK_flipflop:CNTR1 " "Elaborating entity \"JK_flipflop\" for hierarchy \"JK_flipflop:CNTR1\"" {  } { { "ripple_count_8bit.vhd" "CNTR1" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/RIPPLE_COUNT_8BIT/ripple_count_8bit.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659062955972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_flipflop JK_flipflop:CNTR1\|D_flipflop:JK_flipflop " "Elaborating entity \"D_flipflop\" for hierarchy \"JK_flipflop:CNTR1\|D_flipflop:JK_flipflop\"" {  } { { "../JK_flipflop/JK_flipflop.vhd" "JK_flipflop" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/JK_flipflop/JK_flipflop.vhd" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659062955984 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s1 D_flipflop.vhd(12) " "Verilog HDL or VHDL warning at D_flipflop.vhd(12): object \"s1\" assigned a value but never read" {  } { { "../D_flipflop/D_flipflop.vhd" "" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/D_flipflop/D_flipflop.vhd" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1659062955984 "|ripple_count_8bit|JK_flipflop:CNTR1|D_flipflop:JK_flipflop"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_latch JK_flipflop:CNTR1\|D_flipflop:JK_flipflop\|D_latch:D0 " "Elaborating entity \"D_latch\" for hierarchy \"JK_flipflop:CNTR1\|D_flipflop:JK_flipflop\|D_latch:D0\"" {  } { { "../D_flipflop/D_flipflop.vhd" "D0" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/D_flipflop/D_flipflop.vhd" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659062955997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nand_2 JK_flipflop:CNTR1\|D_flipflop:JK_flipflop\|D_latch:D0\|nand_2:nand0 " "Elaborating entity \"nand_2\" for hierarchy \"JK_flipflop:CNTR1\|D_flipflop:JK_flipflop\|D_latch:D0\|nand_2:nand0\"" {  } { { "../D_LATCH/D_latch.vhd" "nand0" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/D_LATCH/D_latch.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659062956010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nand_3 JK_flipflop:CNTR1\|D_flipflop:JK_flipflop\|D_latch:D0\|nand_3:nand3 " "Elaborating entity \"nand_3\" for hierarchy \"JK_flipflop:CNTR1\|D_flipflop:JK_flipflop\|D_latch:D0\|nand_3:nand3\"" {  } { { "../D_LATCH/D_latch.vhd" "nand3" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/D_LATCH/D_latch.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659062956028 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1659062957009 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1659062957365 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659062957365 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "34 " "Implemented 34 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1659062957416 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1659062957416 ""} { "Info" "ICUT_CUT_TM_LCELLS" "24 " "Implemented 24 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1659062957416 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1659062957416 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4789 " "Peak virtual memory: 4789 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1659062957429 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 29 08:19:17 2022 " "Processing ended: Fri Jul 29 08:19:17 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1659062957429 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1659062957429 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1659062957429 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1659062957429 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1659062958759 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1659062958761 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 29 08:19:18 2022 " "Processing started: Fri Jul 29 08:19:18 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1659062958761 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1659062958761 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ripple_count_8bit -c ripple_count_8bit " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ripple_count_8bit -c ripple_count_8bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1659062958761 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1659062958984 ""}
{ "Info" "0" "" "Project  = ripple_count_8bit" {  } {  } 0 0 "Project  = ripple_count_8bit" 0 0 "Fitter" 0 0 1659062958984 ""}
{ "Info" "0" "" "Revision = ripple_count_8bit" {  } {  } 0 0 "Revision = ripple_count_8bit" 0 0 "Fitter" 0 0 1659062958984 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1659062959071 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1659062959072 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "ripple_count_8bit EP4CE6E22C6 " "Automatically selected device EP4CE6E22C6 for design ripple_count_8bit" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1659062959244 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1659062959307 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1659062959307 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1659062959412 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1659062959426 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C6 " "Device EP4CE10E22C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1659062959540 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C6 " "Device EP4CE15E22C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1659062959540 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C6 " "Device EP4CE22E22C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1659062959540 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1659062959540 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/PROJECT_PROCESSOR/RIPPLE_COUNT_8BIT/" { { 0 { 0 ""} 0 178 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1659062959546 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/PROJECT_PROCESSOR/RIPPLE_COUNT_8BIT/" { { 0 { 0 ""} 0 180 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1659062959546 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/PROJECT_PROCESSOR/RIPPLE_COUNT_8BIT/" { { 0 { 0 ""} 0 182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1659062959546 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/PROJECT_PROCESSOR/RIPPLE_COUNT_8BIT/" { { 0 { 0 ""} 0 184 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1659062959546 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/PROJECT_PROCESSOR/RIPPLE_COUNT_8BIT/" { { 0 { 0 ""} 0 186 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1659062959546 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1659062959546 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1659062959548 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "10 10 " "No exact pin location assignment(s) for 10 pins of 10 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1659062959762 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "The Timing Analyzer is analyzing 8 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1659062959953 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ripple_count_8bit.sdc " "Synopsys Design Constraints File file not found: 'ripple_count_8bit.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1659062959954 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1659062959955 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "CNTR8\|JK_flipflop\|D1\|nand2\|F~1\|combout " "Node \"CNTR8\|JK_flipflop\|D1\|nand2\|F~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1659062959956 ""} { "Warning" "WSTA_SCC_NODE" "CNTR8\|JK_flipflop\|D1\|nand2\|F~1\|dataa " "Node \"CNTR8\|JK_flipflop\|D1\|nand2\|F~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1659062959956 ""}  } { { "../D_LATCH/nand_2.vhd" "" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/D_LATCH/nand_2.vhd" 7 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1659062959956 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "CNTR6\|JK_flipflop\|D1\|nand2\|F~1\|combout " "Node \"CNTR6\|JK_flipflop\|D1\|nand2\|F~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1659062959956 ""} { "Warning" "WSTA_SCC_NODE" "CNTR6\|JK_flipflop\|D1\|nand2\|F~1\|datac " "Node \"CNTR6\|JK_flipflop\|D1\|nand2\|F~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1659062959956 ""}  } { { "../D_LATCH/nand_2.vhd" "" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/D_LATCH/nand_2.vhd" 7 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1659062959956 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "CNTR5\|JK_flipflop\|D1\|nand2\|F~1\|combout " "Node \"CNTR5\|JK_flipflop\|D1\|nand2\|F~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1659062959956 ""} { "Warning" "WSTA_SCC_NODE" "CNTR5\|JK_flipflop\|D1\|nand2\|F~1\|datac " "Node \"CNTR5\|JK_flipflop\|D1\|nand2\|F~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1659062959956 ""}  } { { "../D_LATCH/nand_2.vhd" "" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/D_LATCH/nand_2.vhd" 7 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1659062959956 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "CNTR4\|JK_flipflop\|D1\|nand2\|F~1\|combout " "Node \"CNTR4\|JK_flipflop\|D1\|nand2\|F~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1659062959956 ""} { "Warning" "WSTA_SCC_NODE" "CNTR4\|JK_flipflop\|D1\|nand2\|F~1\|datac " "Node \"CNTR4\|JK_flipflop\|D1\|nand2\|F~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1659062959956 ""}  } { { "../D_LATCH/nand_2.vhd" "" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/D_LATCH/nand_2.vhd" 7 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1659062959956 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "CNTR3\|JK_flipflop\|D1\|nand2\|F~1\|combout " "Node \"CNTR3\|JK_flipflop\|D1\|nand2\|F~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1659062959956 ""} { "Warning" "WSTA_SCC_NODE" "CNTR3\|JK_flipflop\|D1\|nand2\|F~1\|datac " "Node \"CNTR3\|JK_flipflop\|D1\|nand2\|F~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1659062959956 ""}  } { { "../D_LATCH/nand_2.vhd" "" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/D_LATCH/nand_2.vhd" 7 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1659062959956 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "CNTR2\|JK_flipflop\|D1\|nand2\|F~1\|datac " "Node \"CNTR2\|JK_flipflop\|D1\|nand2\|F~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1659062959956 ""} { "Warning" "WSTA_SCC_NODE" "CNTR2\|JK_flipflop\|D1\|nand2\|F~1\|combout " "Node \"CNTR2\|JK_flipflop\|D1\|nand2\|F~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1659062959956 ""}  } { { "../D_LATCH/nand_2.vhd" "" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/D_LATCH/nand_2.vhd" 7 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1659062959956 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "CNTR1\|JK_flipflop\|D1\|nand2\|F~1\|datad " "Node \"CNTR1\|JK_flipflop\|D1\|nand2\|F~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1659062959956 ""} { "Warning" "WSTA_SCC_NODE" "CNTR1\|JK_flipflop\|D1\|nand2\|F~1\|combout " "Node \"CNTR1\|JK_flipflop\|D1\|nand2\|F~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1659062959956 ""} { "Warning" "WSTA_SCC_NODE" "CNTR1\|JK_flipflop\|D1\|nand2\|F~1\|datac " "Node \"CNTR1\|JK_flipflop\|D1\|nand2\|F~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1659062959956 ""} { "Warning" "WSTA_SCC_NODE" "CNTR1\|JK_flipflop\|D0\|nand2\|F~1\|datab " "Node \"CNTR1\|JK_flipflop\|D0\|nand2\|F~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1659062959956 ""} { "Warning" "WSTA_SCC_NODE" "CNTR1\|JK_flipflop\|D0\|nand2\|F~1\|combout " "Node \"CNTR1\|JK_flipflop\|D0\|nand2\|F~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1659062959956 ""} { "Warning" "WSTA_SCC_NODE" "CNTR1\|JK_flipflop\|D0\|nand2\|F~1\|datac " "Node \"CNTR1\|JK_flipflop\|D0\|nand2\|F~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1659062959956 ""}  } { { "../D_LATCH/nand_2.vhd" "" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/D_LATCH/nand_2.vhd" 7 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1659062959956 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: CNTR1\|JK_flipflop\|D0\|nand2\|F~1\|dataa  to: CNTR1\|JK_flipflop\|D1\|nand2\|F~1\|combout " "From: CNTR1\|JK_flipflop\|D0\|nand2\|F~1\|dataa  to: CNTR1\|JK_flipflop\|D1\|nand2\|F~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1659062959959 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CNTR2\|JK_flipflop\|D1\|nand2\|F~1  from: dataa  to: combout " "Cell: CNTR2\|JK_flipflop\|D1\|nand2\|F~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1659062959959 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CNTR2\|JK_flipflop\|D1\|nand2\|F~1  from: datab  to: combout " "Cell: CNTR2\|JK_flipflop\|D1\|nand2\|F~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1659062959959 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CNTR3\|JK_flipflop\|D1\|nand2\|F~1  from: dataa  to: combout " "Cell: CNTR3\|JK_flipflop\|D1\|nand2\|F~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1659062959959 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CNTR3\|JK_flipflop\|D1\|nand2\|F~1  from: datab  to: combout " "Cell: CNTR3\|JK_flipflop\|D1\|nand2\|F~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1659062959959 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CNTR4\|JK_flipflop\|D1\|nand2\|F~1  from: dataa  to: combout " "Cell: CNTR4\|JK_flipflop\|D1\|nand2\|F~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1659062959959 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CNTR4\|JK_flipflop\|D1\|nand2\|F~1  from: datab  to: combout " "Cell: CNTR4\|JK_flipflop\|D1\|nand2\|F~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1659062959959 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CNTR5\|JK_flipflop\|D1\|nand2\|F~1  from: dataa  to: combout " "Cell: CNTR5\|JK_flipflop\|D1\|nand2\|F~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1659062959959 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CNTR5\|JK_flipflop\|D1\|nand2\|F~1  from: datab  to: combout " "Cell: CNTR5\|JK_flipflop\|D1\|nand2\|F~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1659062959959 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CNTR6\|JK_flipflop\|D1\|nand2\|F~1  from: dataa  to: combout " "Cell: CNTR6\|JK_flipflop\|D1\|nand2\|F~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1659062959959 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CNTR6\|JK_flipflop\|D1\|nand2\|F~1  from: datab  to: combout " "Cell: CNTR6\|JK_flipflop\|D1\|nand2\|F~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1659062959959 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1659062959959 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1659062959960 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1659062959960 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1659062959961 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1659062960159 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1659062960159 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1659062960159 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1659062960160 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1659062960160 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1659062960160 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1659062960160 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1659062960160 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1659062960161 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1659062960161 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1659062960161 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "10 unused 2.5V 2 8 0 " "Number of I/O pins in group: 10 (unused VREF, 2.5V VCCIO, 2 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1659062960164 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1659062960164 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1659062960164 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 7 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1659062960165 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 8 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1659062960165 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 11 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1659062960165 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1659062960165 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 13 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1659062960165 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 9 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1659062960165 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 13 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1659062960165 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 12 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1659062960165 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1659062960165 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1659062960165 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1659062960235 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1659062960244 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1659062960689 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1659062960730 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1659062960747 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1659062960985 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1659062960986 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1659062961320 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X0_Y0 X10_Y11 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11" {  } { { "loc" "" { Generic "C:/Users/HP/Documents/PROJECT_PROCESSOR/RIPPLE_COUNT_8BIT/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11"} { { 12 { 0 ""} 0 0 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1659062961932 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1659062961932 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1659062962185 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1659062962325 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1659062962325 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1659062962327 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.30 " "Total time spent on timing analysis during the Fitter is 0.30 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1659062962534 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1659062962542 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1659062962810 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1659062962810 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1659062963145 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1659062963722 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/HP/Documents/PROJECT_PROCESSOR/RIPPLE_COUNT_8BIT/output_files/ripple_count_8bit.fit.smsg " "Generated suppressed messages file C:/Users/HP/Documents/PROJECT_PROCESSOR/RIPPLE_COUNT_8BIT/output_files/ripple_count_8bit.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1659062963990 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 31 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5490 " "Peak virtual memory: 5490 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1659062964223 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 29 08:19:24 2022 " "Processing ended: Fri Jul 29 08:19:24 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1659062964223 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1659062964223 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1659062964223 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1659062964223 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1659062965396 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1659062965397 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 29 08:19:25 2022 " "Processing started: Fri Jul 29 08:19:25 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1659062965397 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1659062965397 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ripple_count_8bit -c ripple_count_8bit " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ripple_count_8bit -c ripple_count_8bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1659062965397 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1659062965717 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1659062965949 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1659062965977 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4678 " "Peak virtual memory: 4678 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1659062966105 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 29 08:19:26 2022 " "Processing ended: Fri Jul 29 08:19:26 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1659062966105 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1659062966105 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1659062966105 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1659062966105 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1659062966755 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1659062967396 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1659062967396 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 29 08:19:27 2022 " "Processing started: Fri Jul 29 08:19:27 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1659062967396 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1659062967396 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ripple_count_8bit -c ripple_count_8bit " "Command: quartus_sta ripple_count_8bit -c ripple_count_8bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1659062967396 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1659062967531 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1659062967647 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1659062967647 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1659062967684 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1659062967684 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "The Timing Analyzer is analyzing 8 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1659062967815 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ripple_count_8bit.sdc " "Synopsys Design Constraints File file not found: 'ripple_count_8bit.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1659062967839 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1659062967840 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name RST RST " "create_clock -period 1.000 -name RST RST" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1659062967841 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1659062967841 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "CNTR8\|JK_flipflop\|D1\|nand2\|F~1\|combout " "Node \"CNTR8\|JK_flipflop\|D1\|nand2\|F~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1659062967841 ""} { "Warning" "WSTA_SCC_NODE" "CNTR8\|JK_flipflop\|D1\|nand2\|F~1\|datab " "Node \"CNTR8\|JK_flipflop\|D1\|nand2\|F~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1659062967841 ""}  } { { "../D_LATCH/nand_2.vhd" "" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/D_LATCH/nand_2.vhd" 7 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1659062967841 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "CNTR6\|JK_flipflop\|D1\|nand2\|F~1\|combout " "Node \"CNTR6\|JK_flipflop\|D1\|nand2\|F~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1659062967843 ""} { "Warning" "WSTA_SCC_NODE" "CNTR6\|JK_flipflop\|D1\|nand2\|F~1\|dataa " "Node \"CNTR6\|JK_flipflop\|D1\|nand2\|F~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1659062967843 ""}  } { { "../D_LATCH/nand_2.vhd" "" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/D_LATCH/nand_2.vhd" 7 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1659062967843 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "CNTR5\|JK_flipflop\|D1\|nand2\|F~1\|combout " "Node \"CNTR5\|JK_flipflop\|D1\|nand2\|F~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1659062967843 ""} { "Warning" "WSTA_SCC_NODE" "CNTR5\|JK_flipflop\|D1\|nand2\|F~1\|datab " "Node \"CNTR5\|JK_flipflop\|D1\|nand2\|F~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1659062967843 ""}  } { { "../D_LATCH/nand_2.vhd" "" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/D_LATCH/nand_2.vhd" 7 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1659062967843 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "CNTR4\|JK_flipflop\|D1\|nand2\|F~1\|combout " "Node \"CNTR4\|JK_flipflop\|D1\|nand2\|F~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1659062967843 ""} { "Warning" "WSTA_SCC_NODE" "CNTR4\|JK_flipflop\|D1\|nand2\|F~1\|dataa " "Node \"CNTR4\|JK_flipflop\|D1\|nand2\|F~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1659062967843 ""}  } { { "../D_LATCH/nand_2.vhd" "" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/D_LATCH/nand_2.vhd" 7 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1659062967843 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "CNTR3\|JK_flipflop\|D1\|nand2\|F~1\|combout " "Node \"CNTR3\|JK_flipflop\|D1\|nand2\|F~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1659062967844 ""} { "Warning" "WSTA_SCC_NODE" "CNTR3\|JK_flipflop\|D1\|nand2\|F~1\|datab " "Node \"CNTR3\|JK_flipflop\|D1\|nand2\|F~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1659062967844 ""}  } { { "../D_LATCH/nand_2.vhd" "" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/D_LATCH/nand_2.vhd" 7 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1659062967844 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "CNTR2\|JK_flipflop\|D1\|nand2\|F~1\|datab " "Node \"CNTR2\|JK_flipflop\|D1\|nand2\|F~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1659062967844 ""} { "Warning" "WSTA_SCC_NODE" "CNTR2\|JK_flipflop\|D1\|nand2\|F~1\|combout " "Node \"CNTR2\|JK_flipflop\|D1\|nand2\|F~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1659062967844 ""}  } { { "../D_LATCH/nand_2.vhd" "" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/D_LATCH/nand_2.vhd" 7 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1659062967844 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "CNTR1\|JK_flipflop\|D1\|nand2\|F~1\|datac " "Node \"CNTR1\|JK_flipflop\|D1\|nand2\|F~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1659062967844 ""} { "Warning" "WSTA_SCC_NODE" "CNTR1\|JK_flipflop\|D1\|nand2\|F~1\|combout " "Node \"CNTR1\|JK_flipflop\|D1\|nand2\|F~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1659062967844 ""} { "Warning" "WSTA_SCC_NODE" "CNTR1\|JK_flipflop\|D0\|nand2\|F~1\|dataa " "Node \"CNTR1\|JK_flipflop\|D0\|nand2\|F~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1659062967844 ""} { "Warning" "WSTA_SCC_NODE" "CNTR1\|JK_flipflop\|D0\|nand2\|F~1\|combout " "Node \"CNTR1\|JK_flipflop\|D0\|nand2\|F~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1659062967844 ""} { "Warning" "WSTA_SCC_NODE" "CNTR1\|JK_flipflop\|D0\|nand2\|F~1\|datac " "Node \"CNTR1\|JK_flipflop\|D0\|nand2\|F~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1659062967844 ""} { "Warning" "WSTA_SCC_NODE" "CNTR1\|JK_flipflop\|D1\|nand2\|F~1\|datab " "Node \"CNTR1\|JK_flipflop\|D1\|nand2\|F~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1659062967844 ""}  } { { "../D_LATCH/nand_2.vhd" "" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/D_LATCH/nand_2.vhd" 7 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1659062967844 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: CNTR1\|JK_flipflop\|D0\|nand2\|F~1\|datad  to: CNTR1\|JK_flipflop\|D1\|nand2\|F~1\|combout " "From: CNTR1\|JK_flipflop\|D0\|nand2\|F~1\|datad  to: CNTR1\|JK_flipflop\|D1\|nand2\|F~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1659062967845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CNTR2\|JK_flipflop\|D1\|nand2\|F~1  from: dataa  to: combout " "Cell: CNTR2\|JK_flipflop\|D1\|nand2\|F~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1659062967845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CNTR2\|JK_flipflop\|D1\|nand2\|F~1  from: datad  to: combout " "Cell: CNTR2\|JK_flipflop\|D1\|nand2\|F~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1659062967845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CNTR3\|JK_flipflop\|D1\|nand2\|F~1  from: dataa  to: combout " "Cell: CNTR3\|JK_flipflop\|D1\|nand2\|F~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1659062967845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CNTR3\|JK_flipflop\|D1\|nand2\|F~1  from: datad  to: combout " "Cell: CNTR3\|JK_flipflop\|D1\|nand2\|F~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1659062967845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CNTR4\|JK_flipflop\|D1\|nand2\|F~1  from: datab  to: combout " "Cell: CNTR4\|JK_flipflop\|D1\|nand2\|F~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1659062967845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CNTR4\|JK_flipflop\|D1\|nand2\|F~1  from: datad  to: combout " "Cell: CNTR4\|JK_flipflop\|D1\|nand2\|F~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1659062967845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CNTR5\|JK_flipflop\|D1\|nand2\|F~1  from: dataa  to: combout " "Cell: CNTR5\|JK_flipflop\|D1\|nand2\|F~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1659062967845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CNTR5\|JK_flipflop\|D1\|nand2\|F~1  from: datad  to: combout " "Cell: CNTR5\|JK_flipflop\|D1\|nand2\|F~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1659062967845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CNTR6\|JK_flipflop\|D1\|nand2\|F~1  from: datab  to: combout " "Cell: CNTR6\|JK_flipflop\|D1\|nand2\|F~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1659062967845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CNTR6\|JK_flipflop\|D1\|nand2\|F~1  from: datad  to: combout " "Cell: CNTR6\|JK_flipflop\|D1\|nand2\|F~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1659062967845 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1659062967845 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1659062967845 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1659062967845 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1659062967846 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1659062967854 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1659062967874 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1659062967874 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.845 " "Worst-case setup slack is -10.845" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659062967877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659062967877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.845             -58.903 RST  " "  -10.845             -58.903 RST " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659062967877 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1659062967877 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.750 " "Worst-case hold slack is -0.750" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659062967881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659062967881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.750              -2.476 RST  " "   -0.750              -2.476 RST " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659062967881 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1659062967881 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.786 " "Worst-case recovery slack is -3.786" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659062967885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659062967885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.786             -11.176 RST  " "   -3.786             -11.176 RST " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659062967885 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1659062967885 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -5.353 " "Worst-case removal slack is -5.353" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659062967888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659062967888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.353             -13.801 RST  " "   -5.353             -13.801 RST " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659062967888 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1659062967888 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -4.008 " "Worst-case minimum pulse width slack is -4.008" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659062967891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659062967891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.008            -377.294 RST  " "   -4.008            -377.294 RST " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659062967891 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1659062967891 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1659062967931 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1659062967950 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1659062968232 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: CNTR1\|JK_flipflop\|D0\|nand2\|F~1\|datad  to: CNTR1\|JK_flipflop\|D1\|nand2\|F~1\|combout " "From: CNTR1\|JK_flipflop\|D0\|nand2\|F~1\|datad  to: CNTR1\|JK_flipflop\|D1\|nand2\|F~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1659062968257 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CNTR2\|JK_flipflop\|D1\|nand2\|F~1  from: dataa  to: combout " "Cell: CNTR2\|JK_flipflop\|D1\|nand2\|F~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1659062968257 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CNTR2\|JK_flipflop\|D1\|nand2\|F~1  from: datad  to: combout " "Cell: CNTR2\|JK_flipflop\|D1\|nand2\|F~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1659062968257 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CNTR3\|JK_flipflop\|D1\|nand2\|F~1  from: dataa  to: combout " "Cell: CNTR3\|JK_flipflop\|D1\|nand2\|F~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1659062968257 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CNTR3\|JK_flipflop\|D1\|nand2\|F~1  from: datad  to: combout " "Cell: CNTR3\|JK_flipflop\|D1\|nand2\|F~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1659062968257 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CNTR4\|JK_flipflop\|D1\|nand2\|F~1  from: datab  to: combout " "Cell: CNTR4\|JK_flipflop\|D1\|nand2\|F~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1659062968257 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CNTR4\|JK_flipflop\|D1\|nand2\|F~1  from: datad  to: combout " "Cell: CNTR4\|JK_flipflop\|D1\|nand2\|F~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1659062968257 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CNTR5\|JK_flipflop\|D1\|nand2\|F~1  from: dataa  to: combout " "Cell: CNTR5\|JK_flipflop\|D1\|nand2\|F~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1659062968257 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CNTR5\|JK_flipflop\|D1\|nand2\|F~1  from: datad  to: combout " "Cell: CNTR5\|JK_flipflop\|D1\|nand2\|F~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1659062968257 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CNTR6\|JK_flipflop\|D1\|nand2\|F~1  from: datab  to: combout " "Cell: CNTR6\|JK_flipflop\|D1\|nand2\|F~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1659062968257 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CNTR6\|JK_flipflop\|D1\|nand2\|F~1  from: datad  to: combout " "Cell: CNTR6\|JK_flipflop\|D1\|nand2\|F~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1659062968257 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1659062968257 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1659062968258 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1659062968267 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1659062968267 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.754 " "Worst-case setup slack is -9.754" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659062968271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659062968271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.754             -52.791 RST  " "   -9.754             -52.791 RST " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659062968271 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1659062968271 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.621 " "Worst-case hold slack is -0.621" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659062968277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659062968277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.621              -1.950 RST  " "   -0.621              -1.950 RST " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659062968277 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1659062968277 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.385 " "Worst-case recovery slack is -3.385" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659062968284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659062968284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.385              -9.833 RST  " "   -3.385              -9.833 RST " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659062968284 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1659062968284 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -4.854 " "Worst-case removal slack is -4.854" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659062968289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659062968289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.854             -12.439 RST  " "   -4.854             -12.439 RST " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659062968289 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1659062968289 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.479 " "Worst-case minimum pulse width slack is -3.479" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659062968292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659062968292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.479            -330.889 RST  " "   -3.479            -330.889 RST " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659062968292 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1659062968292 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1659062968339 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: CNTR1\|JK_flipflop\|D0\|nand2\|F~1\|datad  to: CNTR1\|JK_flipflop\|D1\|nand2\|F~1\|combout " "From: CNTR1\|JK_flipflop\|D0\|nand2\|F~1\|datad  to: CNTR1\|JK_flipflop\|D1\|nand2\|F~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1659062968400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CNTR2\|JK_flipflop\|D1\|nand2\|F~1  from: dataa  to: combout " "Cell: CNTR2\|JK_flipflop\|D1\|nand2\|F~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1659062968400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CNTR2\|JK_flipflop\|D1\|nand2\|F~1  from: datad  to: combout " "Cell: CNTR2\|JK_flipflop\|D1\|nand2\|F~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1659062968400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CNTR3\|JK_flipflop\|D1\|nand2\|F~1  from: dataa  to: combout " "Cell: CNTR3\|JK_flipflop\|D1\|nand2\|F~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1659062968400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CNTR3\|JK_flipflop\|D1\|nand2\|F~1  from: datad  to: combout " "Cell: CNTR3\|JK_flipflop\|D1\|nand2\|F~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1659062968400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CNTR4\|JK_flipflop\|D1\|nand2\|F~1  from: datab  to: combout " "Cell: CNTR4\|JK_flipflop\|D1\|nand2\|F~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1659062968400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CNTR4\|JK_flipflop\|D1\|nand2\|F~1  from: datad  to: combout " "Cell: CNTR4\|JK_flipflop\|D1\|nand2\|F~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1659062968400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CNTR5\|JK_flipflop\|D1\|nand2\|F~1  from: dataa  to: combout " "Cell: CNTR5\|JK_flipflop\|D1\|nand2\|F~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1659062968400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CNTR5\|JK_flipflop\|D1\|nand2\|F~1  from: datad  to: combout " "Cell: CNTR5\|JK_flipflop\|D1\|nand2\|F~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1659062968400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CNTR6\|JK_flipflop\|D1\|nand2\|F~1  from: datab  to: combout " "Cell: CNTR6\|JK_flipflop\|D1\|nand2\|F~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1659062968400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CNTR6\|JK_flipflop\|D1\|nand2\|F~1  from: datad  to: combout " "Cell: CNTR6\|JK_flipflop\|D1\|nand2\|F~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1659062968400 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1659062968400 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1659062968400 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1659062968403 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1659062968403 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.429 " "Worst-case setup slack is -6.429" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659062968406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659062968406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.429             -34.333 RST  " "   -6.429             -34.333 RST " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659062968406 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1659062968406 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.384 " "Worst-case hold slack is -0.384" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659062968413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659062968413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.384              -0.735 RST  " "   -0.384              -0.735 RST " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659062968413 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1659062968413 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.550 " "Worst-case recovery slack is -2.550" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659062968419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659062968419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.550              -7.678 RST  " "   -2.550              -7.678 RST " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659062968419 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1659062968419 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -2.841 " "Worst-case removal slack is -2.841" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659062968426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659062968426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.841              -7.191 RST  " "   -2.841              -7.191 RST " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659062968426 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1659062968426 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659062968430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659062968430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -173.817 RST  " "   -3.000            -173.817 RST " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1659062968430 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1659062968430 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1659062968768 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1659062968769 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 31 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4771 " "Peak virtual memory: 4771 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1659062968835 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 29 08:19:28 2022 " "Processing ended: Fri Jul 29 08:19:28 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1659062968835 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1659062968835 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1659062968835 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1659062968835 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 66 s " "Quartus Prime Full Compilation was successful. 0 errors, 66 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1659062971123 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1659062975878 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1659062975879 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 29 08:19:35 2022 " "Processing started: Fri Jul 29 08:19:35 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1659062975879 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1659062975879 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp ripple_count_8bit -c ripple_count_8bit --netlist_type=sgate " "Command: quartus_npp ripple_count_8bit -c ripple_count_8bit --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1659062975879 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1659062976076 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4546 " "Peak virtual memory: 4546 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1659062976092 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 29 08:19:36 2022 " "Processing ended: Fri Jul 29 08:19:36 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1659062976092 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1659062976092 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1659062976092 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1659062976092 ""}
