
BEA_CAN2CAN_DEMO_TEN1HC_HUST.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004858  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000007c  080049e8  080049e8  000059e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004a64  08004a64  0000607c  2**0
                  CONTENTS
  4 .ARM          00000008  08004a64  08004a64  00005a64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004a6c  08004a6c  0000607c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004a6c  08004a6c  00005a6c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004a70  08004a70  00005a70  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000007c  20000000  08004a74  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000607c  2**0
                  CONTENTS
 10 .bss          000012b4  2000007c  2000007c  0000607c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20001330  20001330  0000607c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000607c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000aed1  00000000  00000000  000060ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001d0d  00000000  00000000  00010f7d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000008b8  00000000  00000000  00012c90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000006a5  00000000  00000000  00013548  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00001d8c  00000000  00000000  00013bed  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000ad60  00000000  00000000  00015979  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000ba9e9  00000000  00000000  000206d9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000db0c2  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000027fc  00000000  00000000  000db108  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000068  00000000  00000000  000dd904  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000007c 	.word	0x2000007c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080049d0 	.word	0x080049d0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000080 	.word	0x20000080
 80001cc:	080049d0 	.word	0x080049d0

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b988 	b.w	8000598 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	468e      	mov	lr, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	4688      	mov	r8, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d962      	bls.n	800037c <__udivmoddi4+0xdc>
 80002b6:	fab2 f682 	clz	r6, r2
 80002ba:	b14e      	cbz	r6, 80002d0 <__udivmoddi4+0x30>
 80002bc:	f1c6 0320 	rsb	r3, r6, #32
 80002c0:	fa01 f806 	lsl.w	r8, r1, r6
 80002c4:	fa20 f303 	lsr.w	r3, r0, r3
 80002c8:	40b7      	lsls	r7, r6
 80002ca:	ea43 0808 	orr.w	r8, r3, r8
 80002ce:	40b4      	lsls	r4, r6
 80002d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002d4:	fa1f fc87 	uxth.w	ip, r7
 80002d8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002dc:	0c23      	lsrs	r3, r4, #16
 80002de:	fb0e 8811 	mls	r8, lr, r1, r8
 80002e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e6:	fb01 f20c 	mul.w	r2, r1, ip
 80002ea:	429a      	cmp	r2, r3
 80002ec:	d909      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ee:	18fb      	adds	r3, r7, r3
 80002f0:	f101 30ff 	add.w	r0, r1, #4294967295
 80002f4:	f080 80ea 	bcs.w	80004cc <__udivmoddi4+0x22c>
 80002f8:	429a      	cmp	r2, r3
 80002fa:	f240 80e7 	bls.w	80004cc <__udivmoddi4+0x22c>
 80002fe:	3902      	subs	r1, #2
 8000300:	443b      	add	r3, r7
 8000302:	1a9a      	subs	r2, r3, r2
 8000304:	b2a3      	uxth	r3, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000312:	fb00 fc0c 	mul.w	ip, r0, ip
 8000316:	459c      	cmp	ip, r3
 8000318:	d909      	bls.n	800032e <__udivmoddi4+0x8e>
 800031a:	18fb      	adds	r3, r7, r3
 800031c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000320:	f080 80d6 	bcs.w	80004d0 <__udivmoddi4+0x230>
 8000324:	459c      	cmp	ip, r3
 8000326:	f240 80d3 	bls.w	80004d0 <__udivmoddi4+0x230>
 800032a:	443b      	add	r3, r7
 800032c:	3802      	subs	r0, #2
 800032e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000332:	eba3 030c 	sub.w	r3, r3, ip
 8000336:	2100      	movs	r1, #0
 8000338:	b11d      	cbz	r5, 8000342 <__udivmoddi4+0xa2>
 800033a:	40f3      	lsrs	r3, r6
 800033c:	2200      	movs	r2, #0
 800033e:	e9c5 3200 	strd	r3, r2, [r5]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d905      	bls.n	8000356 <__udivmoddi4+0xb6>
 800034a:	b10d      	cbz	r5, 8000350 <__udivmoddi4+0xb0>
 800034c:	e9c5 0100 	strd	r0, r1, [r5]
 8000350:	2100      	movs	r1, #0
 8000352:	4608      	mov	r0, r1
 8000354:	e7f5      	b.n	8000342 <__udivmoddi4+0xa2>
 8000356:	fab3 f183 	clz	r1, r3
 800035a:	2900      	cmp	r1, #0
 800035c:	d146      	bne.n	80003ec <__udivmoddi4+0x14c>
 800035e:	4573      	cmp	r3, lr
 8000360:	d302      	bcc.n	8000368 <__udivmoddi4+0xc8>
 8000362:	4282      	cmp	r2, r0
 8000364:	f200 8105 	bhi.w	8000572 <__udivmoddi4+0x2d2>
 8000368:	1a84      	subs	r4, r0, r2
 800036a:	eb6e 0203 	sbc.w	r2, lr, r3
 800036e:	2001      	movs	r0, #1
 8000370:	4690      	mov	r8, r2
 8000372:	2d00      	cmp	r5, #0
 8000374:	d0e5      	beq.n	8000342 <__udivmoddi4+0xa2>
 8000376:	e9c5 4800 	strd	r4, r8, [r5]
 800037a:	e7e2      	b.n	8000342 <__udivmoddi4+0xa2>
 800037c:	2a00      	cmp	r2, #0
 800037e:	f000 8090 	beq.w	80004a2 <__udivmoddi4+0x202>
 8000382:	fab2 f682 	clz	r6, r2
 8000386:	2e00      	cmp	r6, #0
 8000388:	f040 80a4 	bne.w	80004d4 <__udivmoddi4+0x234>
 800038c:	1a8a      	subs	r2, r1, r2
 800038e:	0c03      	lsrs	r3, r0, #16
 8000390:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000394:	b280      	uxth	r0, r0
 8000396:	b2bc      	uxth	r4, r7
 8000398:	2101      	movs	r1, #1
 800039a:	fbb2 fcfe 	udiv	ip, r2, lr
 800039e:	fb0e 221c 	mls	r2, lr, ip, r2
 80003a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003a6:	fb04 f20c 	mul.w	r2, r4, ip
 80003aa:	429a      	cmp	r2, r3
 80003ac:	d907      	bls.n	80003be <__udivmoddi4+0x11e>
 80003ae:	18fb      	adds	r3, r7, r3
 80003b0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003b4:	d202      	bcs.n	80003bc <__udivmoddi4+0x11c>
 80003b6:	429a      	cmp	r2, r3
 80003b8:	f200 80e0 	bhi.w	800057c <__udivmoddi4+0x2dc>
 80003bc:	46c4      	mov	ip, r8
 80003be:	1a9b      	subs	r3, r3, r2
 80003c0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003c4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003c8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003cc:	fb02 f404 	mul.w	r4, r2, r4
 80003d0:	429c      	cmp	r4, r3
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x144>
 80003d4:	18fb      	adds	r3, r7, r3
 80003d6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x142>
 80003dc:	429c      	cmp	r4, r3
 80003de:	f200 80ca 	bhi.w	8000576 <__udivmoddi4+0x2d6>
 80003e2:	4602      	mov	r2, r0
 80003e4:	1b1b      	subs	r3, r3, r4
 80003e6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003ea:	e7a5      	b.n	8000338 <__udivmoddi4+0x98>
 80003ec:	f1c1 0620 	rsb	r6, r1, #32
 80003f0:	408b      	lsls	r3, r1
 80003f2:	fa22 f706 	lsr.w	r7, r2, r6
 80003f6:	431f      	orrs	r7, r3
 80003f8:	fa0e f401 	lsl.w	r4, lr, r1
 80003fc:	fa20 f306 	lsr.w	r3, r0, r6
 8000400:	fa2e fe06 	lsr.w	lr, lr, r6
 8000404:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000408:	4323      	orrs	r3, r4
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	fa1f fc87 	uxth.w	ip, r7
 8000412:	fbbe f0f9 	udiv	r0, lr, r9
 8000416:	0c1c      	lsrs	r4, r3, #16
 8000418:	fb09 ee10 	mls	lr, r9, r0, lr
 800041c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000420:	fb00 fe0c 	mul.w	lr, r0, ip
 8000424:	45a6      	cmp	lr, r4
 8000426:	fa02 f201 	lsl.w	r2, r2, r1
 800042a:	d909      	bls.n	8000440 <__udivmoddi4+0x1a0>
 800042c:	193c      	adds	r4, r7, r4
 800042e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000432:	f080 809c 	bcs.w	800056e <__udivmoddi4+0x2ce>
 8000436:	45a6      	cmp	lr, r4
 8000438:	f240 8099 	bls.w	800056e <__udivmoddi4+0x2ce>
 800043c:	3802      	subs	r0, #2
 800043e:	443c      	add	r4, r7
 8000440:	eba4 040e 	sub.w	r4, r4, lr
 8000444:	fa1f fe83 	uxth.w	lr, r3
 8000448:	fbb4 f3f9 	udiv	r3, r4, r9
 800044c:	fb09 4413 	mls	r4, r9, r3, r4
 8000450:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000454:	fb03 fc0c 	mul.w	ip, r3, ip
 8000458:	45a4      	cmp	ip, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x1ce>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000462:	f080 8082 	bcs.w	800056a <__udivmoddi4+0x2ca>
 8000466:	45a4      	cmp	ip, r4
 8000468:	d97f      	bls.n	800056a <__udivmoddi4+0x2ca>
 800046a:	3b02      	subs	r3, #2
 800046c:	443c      	add	r4, r7
 800046e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000472:	eba4 040c 	sub.w	r4, r4, ip
 8000476:	fba0 ec02 	umull	lr, ip, r0, r2
 800047a:	4564      	cmp	r4, ip
 800047c:	4673      	mov	r3, lr
 800047e:	46e1      	mov	r9, ip
 8000480:	d362      	bcc.n	8000548 <__udivmoddi4+0x2a8>
 8000482:	d05f      	beq.n	8000544 <__udivmoddi4+0x2a4>
 8000484:	b15d      	cbz	r5, 800049e <__udivmoddi4+0x1fe>
 8000486:	ebb8 0203 	subs.w	r2, r8, r3
 800048a:	eb64 0409 	sbc.w	r4, r4, r9
 800048e:	fa04 f606 	lsl.w	r6, r4, r6
 8000492:	fa22 f301 	lsr.w	r3, r2, r1
 8000496:	431e      	orrs	r6, r3
 8000498:	40cc      	lsrs	r4, r1
 800049a:	e9c5 6400 	strd	r6, r4, [r5]
 800049e:	2100      	movs	r1, #0
 80004a0:	e74f      	b.n	8000342 <__udivmoddi4+0xa2>
 80004a2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004a6:	0c01      	lsrs	r1, r0, #16
 80004a8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ac:	b280      	uxth	r0, r0
 80004ae:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004b2:	463b      	mov	r3, r7
 80004b4:	4638      	mov	r0, r7
 80004b6:	463c      	mov	r4, r7
 80004b8:	46b8      	mov	r8, r7
 80004ba:	46be      	mov	lr, r7
 80004bc:	2620      	movs	r6, #32
 80004be:	fbb1 f1f7 	udiv	r1, r1, r7
 80004c2:	eba2 0208 	sub.w	r2, r2, r8
 80004c6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ca:	e766      	b.n	800039a <__udivmoddi4+0xfa>
 80004cc:	4601      	mov	r1, r0
 80004ce:	e718      	b.n	8000302 <__udivmoddi4+0x62>
 80004d0:	4610      	mov	r0, r2
 80004d2:	e72c      	b.n	800032e <__udivmoddi4+0x8e>
 80004d4:	f1c6 0220 	rsb	r2, r6, #32
 80004d8:	fa2e f302 	lsr.w	r3, lr, r2
 80004dc:	40b7      	lsls	r7, r6
 80004de:	40b1      	lsls	r1, r6
 80004e0:	fa20 f202 	lsr.w	r2, r0, r2
 80004e4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004e8:	430a      	orrs	r2, r1
 80004ea:	fbb3 f8fe 	udiv	r8, r3, lr
 80004ee:	b2bc      	uxth	r4, r7
 80004f0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb08 f904 	mul.w	r9, r8, r4
 80004fe:	40b0      	lsls	r0, r6
 8000500:	4589      	cmp	r9, r1
 8000502:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000506:	b280      	uxth	r0, r0
 8000508:	d93e      	bls.n	8000588 <__udivmoddi4+0x2e8>
 800050a:	1879      	adds	r1, r7, r1
 800050c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000510:	d201      	bcs.n	8000516 <__udivmoddi4+0x276>
 8000512:	4589      	cmp	r9, r1
 8000514:	d81f      	bhi.n	8000556 <__udivmoddi4+0x2b6>
 8000516:	eba1 0109 	sub.w	r1, r1, r9
 800051a:	fbb1 f9fe 	udiv	r9, r1, lr
 800051e:	fb09 f804 	mul.w	r8, r9, r4
 8000522:	fb0e 1119 	mls	r1, lr, r9, r1
 8000526:	b292      	uxth	r2, r2
 8000528:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800052c:	4542      	cmp	r2, r8
 800052e:	d229      	bcs.n	8000584 <__udivmoddi4+0x2e4>
 8000530:	18ba      	adds	r2, r7, r2
 8000532:	f109 31ff 	add.w	r1, r9, #4294967295
 8000536:	d2c4      	bcs.n	80004c2 <__udivmoddi4+0x222>
 8000538:	4542      	cmp	r2, r8
 800053a:	d2c2      	bcs.n	80004c2 <__udivmoddi4+0x222>
 800053c:	f1a9 0102 	sub.w	r1, r9, #2
 8000540:	443a      	add	r2, r7
 8000542:	e7be      	b.n	80004c2 <__udivmoddi4+0x222>
 8000544:	45f0      	cmp	r8, lr
 8000546:	d29d      	bcs.n	8000484 <__udivmoddi4+0x1e4>
 8000548:	ebbe 0302 	subs.w	r3, lr, r2
 800054c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000550:	3801      	subs	r0, #1
 8000552:	46e1      	mov	r9, ip
 8000554:	e796      	b.n	8000484 <__udivmoddi4+0x1e4>
 8000556:	eba7 0909 	sub.w	r9, r7, r9
 800055a:	4449      	add	r1, r9
 800055c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000560:	fbb1 f9fe 	udiv	r9, r1, lr
 8000564:	fb09 f804 	mul.w	r8, r9, r4
 8000568:	e7db      	b.n	8000522 <__udivmoddi4+0x282>
 800056a:	4673      	mov	r3, lr
 800056c:	e77f      	b.n	800046e <__udivmoddi4+0x1ce>
 800056e:	4650      	mov	r0, sl
 8000570:	e766      	b.n	8000440 <__udivmoddi4+0x1a0>
 8000572:	4608      	mov	r0, r1
 8000574:	e6fd      	b.n	8000372 <__udivmoddi4+0xd2>
 8000576:	443b      	add	r3, r7
 8000578:	3a02      	subs	r2, #2
 800057a:	e733      	b.n	80003e4 <__udivmoddi4+0x144>
 800057c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000580:	443b      	add	r3, r7
 8000582:	e71c      	b.n	80003be <__udivmoddi4+0x11e>
 8000584:	4649      	mov	r1, r9
 8000586:	e79c      	b.n	80004c2 <__udivmoddi4+0x222>
 8000588:	eba1 0109 	sub.w	r1, r1, r9
 800058c:	46c4      	mov	ip, r8
 800058e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000592:	fb09 f804 	mul.w	r8, r9, r4
 8000596:	e7c4      	b.n	8000522 <__udivmoddi4+0x282>

08000598 <__aeabi_idiv0>:
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop

0800059c <crc8_sae_j1850>:
 */
#include "ex1.h"



uint8_t crc8_sae_j1850(uint8_t *data, uint8_t len){
 800059c:	b480      	push	{r7}
 800059e:	b083      	sub	sp, #12
 80005a0:	af00      	add	r7, sp, #0
 80005a2:	6078      	str	r0, [r7, #4]
 80005a4:	460b      	mov	r3, r1
 80005a6:	70fb      	strb	r3, [r7, #3]
	return 1;
 80005a8:	2301      	movs	r3, #1
}
 80005aa:	4618      	mov	r0, r3
 80005ac:	370c      	adds	r7, #12
 80005ae:	46bd      	mov	sp, r7
 80005b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005b4:	4770      	bx	lr
	...

080005b8 <CAN2_prep_data_tx>:
        prev_msg_counter = msg_counter; // Still update to avoid cascading errors
        return false;
    }
}

void CAN2_prep_data_tx(uint8_t value1, uint8_t value2){
 80005b8:	b580      	push	{r7, lr}
 80005ba:	b082      	sub	sp, #8
 80005bc:	af00      	add	r7, sp, #0
 80005be:	4603      	mov	r3, r0
 80005c0:	460a      	mov	r2, r1
 80005c2:	71fb      	strb	r3, [r7, #7]
 80005c4:	4613      	mov	r3, r2
 80005c6:	71bb      	strb	r3, [r7, #6]
	CAN2_DATA_TX[0] = value1;
 80005c8:	4a0c      	ldr	r2, [pc, #48]	@ (80005fc <CAN2_prep_data_tx+0x44>)
 80005ca:	79fb      	ldrb	r3, [r7, #7]
 80005cc:	7013      	strb	r3, [r2, #0]
	CAN2_DATA_TX[1] = value2;
 80005ce:	4a0b      	ldr	r2, [pc, #44]	@ (80005fc <CAN2_prep_data_tx+0x44>)
 80005d0:	79bb      	ldrb	r3, [r7, #6]
 80005d2:	7053      	strb	r3, [r2, #1]
	CAN2_DATA_TX[6] = msg_counter & 0x0F;
 80005d4:	4b0a      	ldr	r3, [pc, #40]	@ (8000600 <CAN2_prep_data_tx+0x48>)
 80005d6:	781b      	ldrb	r3, [r3, #0]
 80005d8:	f003 030f 	and.w	r3, r3, #15
 80005dc:	b2da      	uxtb	r2, r3
 80005de:	4b07      	ldr	r3, [pc, #28]	@ (80005fc <CAN2_prep_data_tx+0x44>)
 80005e0:	719a      	strb	r2, [r3, #6]
	CAN2_DATA_TX[7] = crc8_sae_j1850(CAN2_DATA_TX, 7);
 80005e2:	2107      	movs	r1, #7
 80005e4:	4805      	ldr	r0, [pc, #20]	@ (80005fc <CAN2_prep_data_tx+0x44>)
 80005e6:	f7ff ffd9 	bl	800059c <crc8_sae_j1850>
 80005ea:	4603      	mov	r3, r0
 80005ec:	461a      	mov	r2, r3
 80005ee:	4b03      	ldr	r3, [pc, #12]	@ (80005fc <CAN2_prep_data_tx+0x44>)
 80005f0:	71da      	strb	r2, [r3, #7]
}
 80005f2:	bf00      	nop
 80005f4:	3708      	adds	r7, #8
 80005f6:	46bd      	mov	sp, r7
 80005f8:	bd80      	pop	{r7, pc}
 80005fa:	bf00      	nop
 80005fc:	200011c4 	.word	0x200011c4
 8000600:	200011d4 	.word	0x200011d4

08000604 <CAN1_prep_data_tx>:

void CAN1_prep_data_tx(){
 8000604:	b580      	push	{r7, lr}
 8000606:	af00      	add	r7, sp, #0
	CAN1_DATA_TX[0] = CAN1_DATA_RX[0];
 8000608:	4b10      	ldr	r3, [pc, #64]	@ (800064c <CAN1_prep_data_tx+0x48>)
 800060a:	781a      	ldrb	r2, [r3, #0]
 800060c:	4b10      	ldr	r3, [pc, #64]	@ (8000650 <CAN1_prep_data_tx+0x4c>)
 800060e:	701a      	strb	r2, [r3, #0]
	CAN1_DATA_TX[1] = CAN1_DATA_RX[1];
 8000610:	4b0e      	ldr	r3, [pc, #56]	@ (800064c <CAN1_prep_data_tx+0x48>)
 8000612:	785a      	ldrb	r2, [r3, #1]
 8000614:	4b0e      	ldr	r3, [pc, #56]	@ (8000650 <CAN1_prep_data_tx+0x4c>)
 8000616:	705a      	strb	r2, [r3, #1]
	CAN1_DATA_TX[2] = CAN1_DATA_RX[0] + CAN1_DATA_RX[1];
 8000618:	4b0c      	ldr	r3, [pc, #48]	@ (800064c <CAN1_prep_data_tx+0x48>)
 800061a:	781a      	ldrb	r2, [r3, #0]
 800061c:	4b0b      	ldr	r3, [pc, #44]	@ (800064c <CAN1_prep_data_tx+0x48>)
 800061e:	785b      	ldrb	r3, [r3, #1]
 8000620:	4413      	add	r3, r2
 8000622:	b2da      	uxtb	r2, r3
 8000624:	4b0a      	ldr	r3, [pc, #40]	@ (8000650 <CAN1_prep_data_tx+0x4c>)
 8000626:	709a      	strb	r2, [r3, #2]
	CAN1_DATA_TX[6] = msg_counter & 0x0F;
 8000628:	4b0a      	ldr	r3, [pc, #40]	@ (8000654 <CAN1_prep_data_tx+0x50>)
 800062a:	781b      	ldrb	r3, [r3, #0]
 800062c:	f003 030f 	and.w	r3, r3, #15
 8000630:	b2da      	uxtb	r2, r3
 8000632:	4b07      	ldr	r3, [pc, #28]	@ (8000650 <CAN1_prep_data_tx+0x4c>)
 8000634:	719a      	strb	r2, [r3, #6]

	//Thêm phần nếu ấn nút thì checksum ở đây sẽ thành sai.
	CAN1_DATA_TX[7] = crc8_sae_j1850(CAN1_DATA_TX, 7);
 8000636:	2107      	movs	r1, #7
 8000638:	4805      	ldr	r0, [pc, #20]	@ (8000650 <CAN1_prep_data_tx+0x4c>)
 800063a:	f7ff ffaf 	bl	800059c <crc8_sae_j1850>
 800063e:	4603      	mov	r3, r0
 8000640:	461a      	mov	r2, r3
 8000642:	4b03      	ldr	r3, [pc, #12]	@ (8000650 <CAN1_prep_data_tx+0x4c>)
 8000644:	71da      	strb	r2, [r3, #7]
}
 8000646:	bf00      	nop
 8000648:	bd80      	pop	{r7, pc}
 800064a:	bf00      	nop
 800064c:	200011bc 	.word	0x200011bc
 8000650:	200011b4 	.word	0x200011b4
 8000654:	200011d4 	.word	0x200011d4

08000658 <CAN2_SendMessage>:

void CAN2_SendMessage(uint8_t* data)
{
 8000658:	b580      	push	{r7, lr}
 800065a:	b084      	sub	sp, #16
 800065c:	af00      	add	r7, sp, #0
 800065e:	6078      	str	r0, [r7, #4]
    uint32_t txMailbox;
	//Cập nhật msg_counter
	msg_counter ++;
 8000660:	4b08      	ldr	r3, [pc, #32]	@ (8000684 <CAN2_SendMessage+0x2c>)
 8000662:	781b      	ldrb	r3, [r3, #0]
 8000664:	3301      	adds	r3, #1
 8000666:	b2da      	uxtb	r2, r3
 8000668:	4b06      	ldr	r3, [pc, #24]	@ (8000684 <CAN2_SendMessage+0x2c>)
 800066a:	701a      	strb	r2, [r3, #0]

	//Gửi dữ liệu header + CAN2_DATA_TX
	HAL_CAN_AddTxMessage(&hcan2, &CAN2_pHeader, CAN2_DATA_TX, &txMailbox);
 800066c:	f107 030c 	add.w	r3, r7, #12
 8000670:	4a05      	ldr	r2, [pc, #20]	@ (8000688 <CAN2_SendMessage+0x30>)
 8000672:	4906      	ldr	r1, [pc, #24]	@ (800068c <CAN2_SendMessage+0x34>)
 8000674:	4806      	ldr	r0, [pc, #24]	@ (8000690 <CAN2_SendMessage+0x38>)
 8000676:	f001 f8ab 	bl	80017d0 <HAL_CAN_AddTxMessage>
}
 800067a:	bf00      	nop
 800067c:	3710      	adds	r7, #16
 800067e:	46bd      	mov	sp, r7
 8000680:	bd80      	pop	{r7, pc}
 8000682:	bf00      	nop
 8000684:	200011d4 	.word	0x200011d4
 8000688:	200011c4 	.word	0x200011c4
 800068c:	2000016c 	.word	0x2000016c
 8000690:	200000c0 	.word	0x200000c0

08000694 <CAN1_SendMessage>:

void CAN1_SendMessage(uint8_t* data)
{
 8000694:	b580      	push	{r7, lr}
 8000696:	b084      	sub	sp, #16
 8000698:	af00      	add	r7, sp, #0
 800069a:	6078      	str	r0, [r7, #4]
    uint32_t txMailbox;
	//Cập nhật msg_counter
	msg_counter ++;
 800069c:	4b08      	ldr	r3, [pc, #32]	@ (80006c0 <CAN1_SendMessage+0x2c>)
 800069e:	781b      	ldrb	r3, [r3, #0]
 80006a0:	3301      	adds	r3, #1
 80006a2:	b2da      	uxtb	r2, r3
 80006a4:	4b06      	ldr	r3, [pc, #24]	@ (80006c0 <CAN1_SendMessage+0x2c>)
 80006a6:	701a      	strb	r2, [r3, #0]

	//Gửi dữ liệu header + CAN1_DATA_TX
	HAL_CAN_AddTxMessage(&hcan1, &CAN1_pHeader, CAN1_DATA_TX, &txMailbox);
 80006a8:	f107 030c 	add.w	r3, r7, #12
 80006ac:	4a05      	ldr	r2, [pc, #20]	@ (80006c4 <CAN1_SendMessage+0x30>)
 80006ae:	4906      	ldr	r1, [pc, #24]	@ (80006c8 <CAN1_SendMessage+0x34>)
 80006b0:	4806      	ldr	r0, [pc, #24]	@ (80006cc <CAN1_SendMessage+0x38>)
 80006b2:	f001 f88d 	bl	80017d0 <HAL_CAN_AddTxMessage>

}
 80006b6:	bf00      	nop
 80006b8:	3710      	adds	r7, #16
 80006ba:	46bd      	mov	sp, r7
 80006bc:	bd80      	pop	{r7, pc}
 80006be:	bf00      	nop
 80006c0:	200011d4 	.word	0x200011d4
 80006c4:	200011b4 	.word	0x200011b4
 80006c8:	2000012c 	.word	0x2000012c
 80006cc:	20000098 	.word	0x20000098

080006d0 <HAL_CAN_RxFifo0MsgPendingCallback>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
//Đây là callback, chạy sau khi node 1 hoặc node 2 nhận dữ liệu
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80006d0:	b580      	push	{r7, lr}
 80006d2:	b08c      	sub	sp, #48	@ 0x30
 80006d4:	af00      	add	r7, sp, #0
 80006d6:	6078      	str	r0, [r7, #4]
    CAN_RxHeaderTypeDef rxHeader;
    uint8_t rxData[8];

    HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &rxHeader, rxData);
 80006d8:	f107 0308 	add.w	r3, r7, #8
 80006dc:	f107 0210 	add.w	r2, r7, #16
 80006e0:	2100      	movs	r1, #0
 80006e2:	6878      	ldr	r0, [r7, #4]
 80006e4:	f001 f94f 	bl	8001986 <HAL_CAN_GetRxMessage>
    if (hcan->Instance == CAN1) {
 80006e8:	687b      	ldr	r3, [r7, #4]
 80006ea:	681b      	ldr	r3, [r3, #0]
 80006ec:	4a24      	ldr	r2, [pc, #144]	@ (8000780 <HAL_CAN_RxFifo0MsgPendingCallback+0xb0>)
 80006ee:	4293      	cmp	r3, r2
 80006f0:	d11e      	bne.n	8000730 <HAL_CAN_RxFifo0MsgPendingCallback+0x60>
        if (currentState == STATE_CAN2_TRANSMISSION){
 80006f2:	4b24      	ldr	r3, [pc, #144]	@ (8000784 <HAL_CAN_RxFifo0MsgPendingCallback+0xb4>)
 80006f4:	781b      	ldrb	r3, [r3, #0]
 80006f6:	2b02      	cmp	r3, #2
 80006f8:	d13d      	bne.n	8000776 <HAL_CAN_RxFifo0MsgPendingCallback+0xa6>
        	for (uint8_t i = 0; i < 8; i++){
 80006fa:	2300      	movs	r3, #0
 80006fc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8000700:	e00e      	b.n	8000720 <HAL_CAN_RxFifo0MsgPendingCallback+0x50>
        		CAN1_DATA_RX[i] = rxData[i];
 8000702:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8000706:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800070a:	3230      	adds	r2, #48	@ 0x30
 800070c:	443a      	add	r2, r7
 800070e:	f812 1c28 	ldrb.w	r1, [r2, #-40]
 8000712:	4a1d      	ldr	r2, [pc, #116]	@ (8000788 <HAL_CAN_RxFifo0MsgPendingCallback+0xb8>)
 8000714:	54d1      	strb	r1, [r2, r3]
        	for (uint8_t i = 0; i < 8; i++){
 8000716:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800071a:	3301      	adds	r3, #1
 800071c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8000720:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000724:	2b07      	cmp	r3, #7
 8000726:	d9ec      	bls.n	8000702 <HAL_CAN_RxFifo0MsgPendingCallback+0x32>
        	}
        	currentState = STATE_READING_CAN1_RECEPTION;
 8000728:	4b16      	ldr	r3, [pc, #88]	@ (8000784 <HAL_CAN_RxFifo0MsgPendingCallback+0xb4>)
 800072a:	2203      	movs	r2, #3
 800072c:	701a      	strb	r2, [r3, #0]
        	currentState = STATE_READING_CAN2_RECEPTION;
        }

    }

}
 800072e:	e022      	b.n	8000776 <HAL_CAN_RxFifo0MsgPendingCallback+0xa6>
    } else if (hcan->Instance == CAN2) {
 8000730:	687b      	ldr	r3, [r7, #4]
 8000732:	681b      	ldr	r3, [r3, #0]
 8000734:	4a15      	ldr	r2, [pc, #84]	@ (800078c <HAL_CAN_RxFifo0MsgPendingCallback+0xbc>)
 8000736:	4293      	cmp	r3, r2
 8000738:	d11d      	bne.n	8000776 <HAL_CAN_RxFifo0MsgPendingCallback+0xa6>
        if (currentState == STATE_CAN1_TRANSMISSION){
 800073a:	4b12      	ldr	r3, [pc, #72]	@ (8000784 <HAL_CAN_RxFifo0MsgPendingCallback+0xb4>)
 800073c:	781b      	ldrb	r3, [r3, #0]
 800073e:	2b05      	cmp	r3, #5
 8000740:	d119      	bne.n	8000776 <HAL_CAN_RxFifo0MsgPendingCallback+0xa6>
        	for (uint8_t i = 0; i < 8; i++){
 8000742:	2300      	movs	r3, #0
 8000744:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8000748:	e00e      	b.n	8000768 <HAL_CAN_RxFifo0MsgPendingCallback+0x98>
        		CAN2_DATA_RX[i] = rxData[i];
 800074a:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 800074e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8000752:	3230      	adds	r2, #48	@ 0x30
 8000754:	443a      	add	r2, r7
 8000756:	f812 1c28 	ldrb.w	r1, [r2, #-40]
 800075a:	4a0d      	ldr	r2, [pc, #52]	@ (8000790 <HAL_CAN_RxFifo0MsgPendingCallback+0xc0>)
 800075c:	54d1      	strb	r1, [r2, r3]
        	for (uint8_t i = 0; i < 8; i++){
 800075e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8000762:	3301      	adds	r3, #1
 8000764:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8000768:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800076c:	2b07      	cmp	r3, #7
 800076e:	d9ec      	bls.n	800074a <HAL_CAN_RxFifo0MsgPendingCallback+0x7a>
        	currentState = STATE_READING_CAN2_RECEPTION;
 8000770:	4b04      	ldr	r3, [pc, #16]	@ (8000784 <HAL_CAN_RxFifo0MsgPendingCallback+0xb4>)
 8000772:	2206      	movs	r2, #6
 8000774:	701a      	strb	r2, [r3, #0]
}
 8000776:	bf00      	nop
 8000778:	3730      	adds	r7, #48	@ 0x30
 800077a:	46bd      	mov	sp, r7
 800077c:	bd80      	pop	{r7, pc}
 800077e:	bf00      	nop
 8000780:	40006400 	.word	0x40006400
 8000784:	200011d6 	.word	0x200011d6
 8000788:	200011bc 	.word	0x200011bc
 800078c:	40006800 	.word	0x40006800
 8000790:	200011cc 	.word	0x200011cc

08000794 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000794:	b580      	push	{r7, lr}
 8000796:	b082      	sub	sp, #8
 8000798:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	uint16_t i,j = 0;
 800079a:	2300      	movs	r3, #0
 800079c:	80fb      	strh	r3, [r7, #6]
	uint16_t Consecutive_Cntr = 0;
 800079e:	2300      	movs	r3, #0
 80007a0:	80bb      	strh	r3, [r7, #4]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80007a2:	f000 fd5f 	bl	8001264 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80007a6:	f000 f887 	bl	80008b8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80007aa:	f000 f989 	bl	8000ac0 <MX_GPIO_Init>
  MX_CAN1_Init();
 80007ae:	f000 f8ed 	bl	800098c <MX_CAN1_Init>
  MX_CAN2_Init();
 80007b2:	f000 f923 	bl	80009fc <MX_CAN2_Init>
  MX_USART3_UART_Init();
 80007b6:	f000 f959 	bl	8000a6c <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  MX_CAN1_Setup();
 80007ba:	f000 f9fd 	bl	8000bb8 <MX_CAN1_Setup>
  MX_CAN2_Setup();
 80007be:	f000 fa3f 	bl	8000c40 <MX_CAN2_Setup>
  __HAL_UART_ENABLE_IT(&huart3, UART_IT_RXNE);
 80007c2:	4b34      	ldr	r3, [pc, #208]	@ (8000894 <main+0x100>)
 80007c4:	681b      	ldr	r3, [r3, #0]
 80007c6:	68da      	ldr	r2, [r3, #12]
 80007c8:	4b32      	ldr	r3, [pc, #200]	@ (8000894 <main+0x100>)
 80007ca:	681b      	ldr	r3, [r3, #0]
 80007cc:	f042 0220 	orr.w	r2, r2, #32
 80007d0:	60da      	str	r2, [r3, #12]
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	if(!BtnU) /*IG OFF->ON stimulation*/
 80007d2:	2102      	movs	r1, #2
 80007d4:	4830      	ldr	r0, [pc, #192]	@ (8000898 <main+0x104>)
 80007d6:	f001 ff7d 	bl	80026d4 <HAL_GPIO_ReadPin>
 80007da:	4603      	mov	r3, r0
 80007dc:	2b00      	cmp	r3, #0
 80007de:	d11a      	bne.n	8000816 <main+0x82>
	{
	  delay(20);
 80007e0:	2014      	movs	r0, #20
 80007e2:	f000 fb33 	bl	8000e4c <delay>
	  USART3_SendString((uint8_t *)"IG OFF ");
 80007e6:	482d      	ldr	r0, [pc, #180]	@ (800089c <main+0x108>)
 80007e8:	f000 fa6e 	bl	8000cc8 <USART3_SendString>
	  while(!BtnU);
 80007ec:	bf00      	nop
 80007ee:	2102      	movs	r1, #2
 80007f0:	4829      	ldr	r0, [pc, #164]	@ (8000898 <main+0x104>)
 80007f2:	f001 ff6f 	bl	80026d4 <HAL_GPIO_ReadPin>
 80007f6:	4603      	mov	r3, r0
 80007f8:	2b00      	cmp	r3, #0
 80007fa:	d0f8      	beq.n	80007ee <main+0x5a>
	  MX_CAN1_Setup();
 80007fc:	f000 f9dc 	bl	8000bb8 <MX_CAN1_Setup>
	  MX_CAN2_Setup();
 8000800:	f000 fa1e 	bl	8000c40 <MX_CAN2_Setup>
	  USART3_SendString((uint8_t *)"-> IG ON \n");
 8000804:	4826      	ldr	r0, [pc, #152]	@ (80008a0 <main+0x10c>)
 8000806:	f000 fa5f 	bl	8000cc8 <USART3_SendString>
	  delay(20);
 800080a:	2014      	movs	r0, #20
 800080c:	f000 fb1e 	bl	8000e4c <delay>
	  prev_msg_counter = 0xFF;
 8000810:	4b24      	ldr	r3, [pc, #144]	@ (80008a4 <main+0x110>)
 8000812:	22ff      	movs	r2, #255	@ 0xff
 8000814:	701a      	strb	r2, [r3, #0]
	}
	switch (currentState){
 8000816:	4b24      	ldr	r3, [pc, #144]	@ (80008a8 <main+0x114>)
 8000818:	781b      	ldrb	r3, [r3, #0]
 800081a:	2b06      	cmp	r3, #6
 800081c:	d8d9      	bhi.n	80007d2 <main+0x3e>
 800081e:	a201      	add	r2, pc, #4	@ (adr r2, 8000824 <main+0x90>)
 8000820:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000824:	08000841 	.word	0x08000841
 8000828:	08000849 	.word	0x08000849
 800082c:	080007d3 	.word	0x080007d3
 8000830:	0800085f 	.word	0x0800085f
 8000834:	08000867 	.word	0x08000867
 8000838:	080007d3 	.word	0x080007d3
 800083c:	08000887 	.word	0x08000887
		case STATE_IDLE:
			//wait for 50ms to change into STATE_PREPARING_FOR_CAN2_TRANSMISSION

			currentState =  STATE_PREPARING_FOR_CAN2_TRANSMISSION;
 8000840:	4b19      	ldr	r3, [pc, #100]	@ (80008a8 <main+0x114>)
 8000842:	2201      	movs	r2, #1
 8000844:	701a      	strb	r2, [r3, #0]
			break;
 8000846:	e023      	b.n	8000890 <main+0xfc>

		case STATE_PREPARING_FOR_CAN2_TRANSMISSION:
			CAN2_prep_data_tx(1,2);
 8000848:	2102      	movs	r1, #2
 800084a:	2001      	movs	r0, #1
 800084c:	f7ff feb4 	bl	80005b8 <CAN2_prep_data_tx>

			CAN2_SendMessage(CAN2_DATA_TX);
 8000850:	4816      	ldr	r0, [pc, #88]	@ (80008ac <main+0x118>)
 8000852:	f7ff ff01 	bl	8000658 <CAN2_SendMessage>

			currentState = STATE_CAN2_TRANSMISSION;
 8000856:	4b14      	ldr	r3, [pc, #80]	@ (80008a8 <main+0x114>)
 8000858:	2202      	movs	r2, #2
 800085a:	701a      	strb	r2, [r3, #0]
			break;
 800085c:	e018      	b.n	8000890 <main+0xfc>

			//Check if checksum is correct or not

			//Print RX data to terminal

			currentState = STATE_PREPARING_FOR_CAN1_TRANSMISSION;
 800085e:	4b12      	ldr	r3, [pc, #72]	@ (80008a8 <main+0x114>)
 8000860:	2204      	movs	r2, #4
 8000862:	701a      	strb	r2, [r3, #0]
			break;
 8000864:	e014      	b.n	8000890 <main+0xfc>

		case STATE_PREPARING_FOR_CAN1_TRANSMISSION:
			CAN1_prep_data_tx();
 8000866:	f7ff fecd 	bl	8000604 <CAN1_prep_data_tx>
			CAN1_SendMessage(CAN1_DATA_TX);
 800086a:	4811      	ldr	r0, [pc, #68]	@ (80008b0 <main+0x11c>)
 800086c:	f7ff ff12 	bl	8000694 <CAN1_SendMessage>
			PrintCANLog(CAN1_pHeader.StdId, &CAN1_DATA_TX[0]);
 8000870:	4b10      	ldr	r3, [pc, #64]	@ (80008b4 <main+0x120>)
 8000872:	681b      	ldr	r3, [r3, #0]
 8000874:	b29b      	uxth	r3, r3
 8000876:	490e      	ldr	r1, [pc, #56]	@ (80008b0 <main+0x11c>)
 8000878:	4618      	mov	r0, r3
 800087a:	f000 fa3f 	bl	8000cfc <PrintCANLog>

			//Print TX data to terminal
			currentState = STATE_CAN1_TRANSMISSION;
 800087e:	4b0a      	ldr	r3, [pc, #40]	@ (80008a8 <main+0x114>)
 8000880:	2205      	movs	r2, #5
 8000882:	701a      	strb	r2, [r3, #0]
			break;
 8000884:	e004      	b.n	8000890 <main+0xfc>
			//verify msg_counter

			//Check if checksum is correct or not

			//Print RX Data to terminal
			currentState = STATE_IDLE;
 8000886:	4b08      	ldr	r3, [pc, #32]	@ (80008a8 <main+0x114>)
 8000888:	2200      	movs	r2, #0
 800088a:	701a      	strb	r2, [r3, #0]
			break;
 800088c:	bf00      	nop
 800088e:	e7a0      	b.n	80007d2 <main+0x3e>
	if(!BtnU) /*IG OFF->ON stimulation*/
 8000890:	e79f      	b.n	80007d2 <main+0x3e>
 8000892:	bf00      	nop
 8000894:	200000e8 	.word	0x200000e8
 8000898:	40020000 	.word	0x40020000
 800089c:	080049e8 	.word	0x080049e8
 80008a0:	080049f0 	.word	0x080049f0
 80008a4:	200011d5 	.word	0x200011d5
 80008a8:	200011d6 	.word	0x200011d6
 80008ac:	200011c4 	.word	0x200011c4
 80008b0:	200011b4 	.word	0x200011b4
 80008b4:	2000012c 	.word	0x2000012c

080008b8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80008b8:	b580      	push	{r7, lr}
 80008ba:	b094      	sub	sp, #80	@ 0x50
 80008bc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80008be:	f107 0320 	add.w	r3, r7, #32
 80008c2:	2230      	movs	r2, #48	@ 0x30
 80008c4:	2100      	movs	r1, #0
 80008c6:	4618      	mov	r0, r3
 80008c8:	f003 fc04 	bl	80040d4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80008cc:	f107 030c 	add.w	r3, r7, #12
 80008d0:	2200      	movs	r2, #0
 80008d2:	601a      	str	r2, [r3, #0]
 80008d4:	605a      	str	r2, [r3, #4]
 80008d6:	609a      	str	r2, [r3, #8]
 80008d8:	60da      	str	r2, [r3, #12]
 80008da:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80008dc:	2300      	movs	r3, #0
 80008de:	60bb      	str	r3, [r7, #8]
 80008e0:	4b28      	ldr	r3, [pc, #160]	@ (8000984 <SystemClock_Config+0xcc>)
 80008e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008e4:	4a27      	ldr	r2, [pc, #156]	@ (8000984 <SystemClock_Config+0xcc>)
 80008e6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80008ea:	6413      	str	r3, [r2, #64]	@ 0x40
 80008ec:	4b25      	ldr	r3, [pc, #148]	@ (8000984 <SystemClock_Config+0xcc>)
 80008ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008f0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80008f4:	60bb      	str	r3, [r7, #8]
 80008f6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80008f8:	2300      	movs	r3, #0
 80008fa:	607b      	str	r3, [r7, #4]
 80008fc:	4b22      	ldr	r3, [pc, #136]	@ (8000988 <SystemClock_Config+0xd0>)
 80008fe:	681b      	ldr	r3, [r3, #0]
 8000900:	4a21      	ldr	r2, [pc, #132]	@ (8000988 <SystemClock_Config+0xd0>)
 8000902:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000906:	6013      	str	r3, [r2, #0]
 8000908:	4b1f      	ldr	r3, [pc, #124]	@ (8000988 <SystemClock_Config+0xd0>)
 800090a:	681b      	ldr	r3, [r3, #0]
 800090c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000910:	607b      	str	r3, [r7, #4]
 8000912:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000914:	2302      	movs	r3, #2
 8000916:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000918:	2301      	movs	r3, #1
 800091a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800091c:	2310      	movs	r3, #16
 800091e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000920:	2302      	movs	r3, #2
 8000922:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000924:	2300      	movs	r3, #0
 8000926:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000928:	2308      	movs	r3, #8
 800092a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 80;
 800092c:	2350      	movs	r3, #80	@ 0x50
 800092e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000930:	2302      	movs	r3, #2
 8000932:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000934:	2304      	movs	r3, #4
 8000936:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000938:	f107 0320 	add.w	r3, r7, #32
 800093c:	4618      	mov	r0, r3
 800093e:	f001 ff05 	bl	800274c <HAL_RCC_OscConfig>
 8000942:	4603      	mov	r3, r0
 8000944:	2b00      	cmp	r3, #0
 8000946:	d001      	beq.n	800094c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000948:	f000 fa8d 	bl	8000e66 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800094c:	230f      	movs	r3, #15
 800094e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000950:	2302      	movs	r3, #2
 8000952:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000954:	2300      	movs	r3, #0
 8000956:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000958:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800095c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800095e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000962:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000964:	f107 030c 	add.w	r3, r7, #12
 8000968:	2102      	movs	r1, #2
 800096a:	4618      	mov	r0, r3
 800096c:	f002 f966 	bl	8002c3c <HAL_RCC_ClockConfig>
 8000970:	4603      	mov	r3, r0
 8000972:	2b00      	cmp	r3, #0
 8000974:	d001      	beq.n	800097a <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000976:	f000 fa76 	bl	8000e66 <Error_Handler>
  }
}
 800097a:	bf00      	nop
 800097c:	3750      	adds	r7, #80	@ 0x50
 800097e:	46bd      	mov	sp, r7
 8000980:	bd80      	pop	{r7, pc}
 8000982:	bf00      	nop
 8000984:	40023800 	.word	0x40023800
 8000988:	40007000 	.word	0x40007000

0800098c <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 800098c:	b580      	push	{r7, lr}
 800098e:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8000990:	4b18      	ldr	r3, [pc, #96]	@ (80009f4 <MX_CAN1_Init+0x68>)
 8000992:	4a19      	ldr	r2, [pc, #100]	@ (80009f8 <MX_CAN1_Init+0x6c>)
 8000994:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 5;
 8000996:	4b17      	ldr	r3, [pc, #92]	@ (80009f4 <MX_CAN1_Init+0x68>)
 8000998:	2205      	movs	r2, #5
 800099a:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 800099c:	4b15      	ldr	r3, [pc, #84]	@ (80009f4 <MX_CAN1_Init+0x68>)
 800099e:	2200      	movs	r2, #0
 80009a0:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_2TQ;
 80009a2:	4b14      	ldr	r3, [pc, #80]	@ (80009f4 <MX_CAN1_Init+0x68>)
 80009a4:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80009a8:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_11TQ;
 80009aa:	4b12      	ldr	r3, [pc, #72]	@ (80009f4 <MX_CAN1_Init+0x68>)
 80009ac:	f44f 2220 	mov.w	r2, #655360	@ 0xa0000
 80009b0:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_4TQ;
 80009b2:	4b10      	ldr	r3, [pc, #64]	@ (80009f4 <MX_CAN1_Init+0x68>)
 80009b4:	f44f 1240 	mov.w	r2, #3145728	@ 0x300000
 80009b8:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 80009ba:	4b0e      	ldr	r3, [pc, #56]	@ (80009f4 <MX_CAN1_Init+0x68>)
 80009bc:	2200      	movs	r2, #0
 80009be:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 80009c0:	4b0c      	ldr	r3, [pc, #48]	@ (80009f4 <MX_CAN1_Init+0x68>)
 80009c2:	2200      	movs	r2, #0
 80009c4:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 80009c6:	4b0b      	ldr	r3, [pc, #44]	@ (80009f4 <MX_CAN1_Init+0x68>)
 80009c8:	2200      	movs	r2, #0
 80009ca:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 80009cc:	4b09      	ldr	r3, [pc, #36]	@ (80009f4 <MX_CAN1_Init+0x68>)
 80009ce:	2200      	movs	r2, #0
 80009d0:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 80009d2:	4b08      	ldr	r3, [pc, #32]	@ (80009f4 <MX_CAN1_Init+0x68>)
 80009d4:	2200      	movs	r2, #0
 80009d6:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 80009d8:	4b06      	ldr	r3, [pc, #24]	@ (80009f4 <MX_CAN1_Init+0x68>)
 80009da:	2200      	movs	r2, #0
 80009dc:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 80009de:	4805      	ldr	r0, [pc, #20]	@ (80009f4 <MX_CAN1_Init+0x68>)
 80009e0:	f000 fcd6 	bl	8001390 <HAL_CAN_Init>
 80009e4:	4603      	mov	r3, r0
 80009e6:	2b00      	cmp	r3, #0
 80009e8:	d001      	beq.n	80009ee <MX_CAN1_Init+0x62>
  {
    Error_Handler();
 80009ea:	f000 fa3c 	bl	8000e66 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 80009ee:	bf00      	nop
 80009f0:	bd80      	pop	{r7, pc}
 80009f2:	bf00      	nop
 80009f4:	20000098 	.word	0x20000098
 80009f8:	40006400 	.word	0x40006400

080009fc <MX_CAN2_Init>:
  * @brief CAN2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN2_Init(void)
{
 80009fc:	b580      	push	{r7, lr}
 80009fe:	af00      	add	r7, sp, #0
  /* USER CODE END CAN2_Init 0 */

  /* USER CODE BEGIN CAN2_Init 1 */

  /* USER CODE END CAN2_Init 1 */
  hcan2.Instance = CAN2;
 8000a00:	4b18      	ldr	r3, [pc, #96]	@ (8000a64 <MX_CAN2_Init+0x68>)
 8000a02:	4a19      	ldr	r2, [pc, #100]	@ (8000a68 <MX_CAN2_Init+0x6c>)
 8000a04:	601a      	str	r2, [r3, #0]
  hcan2.Init.Prescaler = 5;
 8000a06:	4b17      	ldr	r3, [pc, #92]	@ (8000a64 <MX_CAN2_Init+0x68>)
 8000a08:	2205      	movs	r2, #5
 8000a0a:	605a      	str	r2, [r3, #4]
  hcan2.Init.Mode = CAN_MODE_NORMAL;
 8000a0c:	4b15      	ldr	r3, [pc, #84]	@ (8000a64 <MX_CAN2_Init+0x68>)
 8000a0e:	2200      	movs	r2, #0
 8000a10:	609a      	str	r2, [r3, #8]
  hcan2.Init.SyncJumpWidth = CAN_SJW_2TQ;
 8000a12:	4b14      	ldr	r3, [pc, #80]	@ (8000a64 <MX_CAN2_Init+0x68>)
 8000a14:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8000a18:	60da      	str	r2, [r3, #12]
  hcan2.Init.TimeSeg1 = CAN_BS1_11TQ;
 8000a1a:	4b12      	ldr	r3, [pc, #72]	@ (8000a64 <MX_CAN2_Init+0x68>)
 8000a1c:	f44f 2220 	mov.w	r2, #655360	@ 0xa0000
 8000a20:	611a      	str	r2, [r3, #16]
  hcan2.Init.TimeSeg2 = CAN_BS2_4TQ;
 8000a22:	4b10      	ldr	r3, [pc, #64]	@ (8000a64 <MX_CAN2_Init+0x68>)
 8000a24:	f44f 1240 	mov.w	r2, #3145728	@ 0x300000
 8000a28:	615a      	str	r2, [r3, #20]
  hcan2.Init.TimeTriggeredMode = DISABLE;
 8000a2a:	4b0e      	ldr	r3, [pc, #56]	@ (8000a64 <MX_CAN2_Init+0x68>)
 8000a2c:	2200      	movs	r2, #0
 8000a2e:	761a      	strb	r2, [r3, #24]
  hcan2.Init.AutoBusOff = DISABLE;
 8000a30:	4b0c      	ldr	r3, [pc, #48]	@ (8000a64 <MX_CAN2_Init+0x68>)
 8000a32:	2200      	movs	r2, #0
 8000a34:	765a      	strb	r2, [r3, #25]
  hcan2.Init.AutoWakeUp = DISABLE;
 8000a36:	4b0b      	ldr	r3, [pc, #44]	@ (8000a64 <MX_CAN2_Init+0x68>)
 8000a38:	2200      	movs	r2, #0
 8000a3a:	769a      	strb	r2, [r3, #26]
  hcan2.Init.AutoRetransmission = DISABLE;
 8000a3c:	4b09      	ldr	r3, [pc, #36]	@ (8000a64 <MX_CAN2_Init+0x68>)
 8000a3e:	2200      	movs	r2, #0
 8000a40:	76da      	strb	r2, [r3, #27]
  hcan2.Init.ReceiveFifoLocked = DISABLE;
 8000a42:	4b08      	ldr	r3, [pc, #32]	@ (8000a64 <MX_CAN2_Init+0x68>)
 8000a44:	2200      	movs	r2, #0
 8000a46:	771a      	strb	r2, [r3, #28]
  hcan2.Init.TransmitFifoPriority = DISABLE;
 8000a48:	4b06      	ldr	r3, [pc, #24]	@ (8000a64 <MX_CAN2_Init+0x68>)
 8000a4a:	2200      	movs	r2, #0
 8000a4c:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan2) != HAL_OK)
 8000a4e:	4805      	ldr	r0, [pc, #20]	@ (8000a64 <MX_CAN2_Init+0x68>)
 8000a50:	f000 fc9e 	bl	8001390 <HAL_CAN_Init>
 8000a54:	4603      	mov	r3, r0
 8000a56:	2b00      	cmp	r3, #0
 8000a58:	d001      	beq.n	8000a5e <MX_CAN2_Init+0x62>
  {
    Error_Handler();
 8000a5a:	f000 fa04 	bl	8000e66 <Error_Handler>
  }
  /* USER CODE BEGIN CAN2_Init 2 */

  /* USER CODE END CAN2_Init 2 */

}
 8000a5e:	bf00      	nop
 8000a60:	bd80      	pop	{r7, pc}
 8000a62:	bf00      	nop
 8000a64:	200000c0 	.word	0x200000c0
 8000a68:	40006800 	.word	0x40006800

08000a6c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000a6c:	b580      	push	{r7, lr}
 8000a6e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000a70:	4b11      	ldr	r3, [pc, #68]	@ (8000ab8 <MX_USART3_UART_Init+0x4c>)
 8000a72:	4a12      	ldr	r2, [pc, #72]	@ (8000abc <MX_USART3_UART_Init+0x50>)
 8000a74:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000a76:	4b10      	ldr	r3, [pc, #64]	@ (8000ab8 <MX_USART3_UART_Init+0x4c>)
 8000a78:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000a7c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000a7e:	4b0e      	ldr	r3, [pc, #56]	@ (8000ab8 <MX_USART3_UART_Init+0x4c>)
 8000a80:	2200      	movs	r2, #0
 8000a82:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000a84:	4b0c      	ldr	r3, [pc, #48]	@ (8000ab8 <MX_USART3_UART_Init+0x4c>)
 8000a86:	2200      	movs	r2, #0
 8000a88:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000a8a:	4b0b      	ldr	r3, [pc, #44]	@ (8000ab8 <MX_USART3_UART_Init+0x4c>)
 8000a8c:	2200      	movs	r2, #0
 8000a8e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000a90:	4b09      	ldr	r3, [pc, #36]	@ (8000ab8 <MX_USART3_UART_Init+0x4c>)
 8000a92:	220c      	movs	r2, #12
 8000a94:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a96:	4b08      	ldr	r3, [pc, #32]	@ (8000ab8 <MX_USART3_UART_Init+0x4c>)
 8000a98:	2200      	movs	r2, #0
 8000a9a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a9c:	4b06      	ldr	r3, [pc, #24]	@ (8000ab8 <MX_USART3_UART_Init+0x4c>)
 8000a9e:	2200      	movs	r2, #0
 8000aa0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000aa2:	4805      	ldr	r0, [pc, #20]	@ (8000ab8 <MX_USART3_UART_Init+0x4c>)
 8000aa4:	f002 faea 	bl	800307c <HAL_UART_Init>
 8000aa8:	4603      	mov	r3, r0
 8000aaa:	2b00      	cmp	r3, #0
 8000aac:	d001      	beq.n	8000ab2 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8000aae:	f000 f9da 	bl	8000e66 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000ab2:	bf00      	nop
 8000ab4:	bd80      	pop	{r7, pc}
 8000ab6:	bf00      	nop
 8000ab8:	200000e8 	.word	0x200000e8
 8000abc:	40004800 	.word	0x40004800

08000ac0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000ac0:	b580      	push	{r7, lr}
 8000ac2:	b08a      	sub	sp, #40	@ 0x28
 8000ac4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ac6:	f107 0314 	add.w	r3, r7, #20
 8000aca:	2200      	movs	r2, #0
 8000acc:	601a      	str	r2, [r3, #0]
 8000ace:	605a      	str	r2, [r3, #4]
 8000ad0:	609a      	str	r2, [r3, #8]
 8000ad2:	60da      	str	r2, [r3, #12]
 8000ad4:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ad6:	2300      	movs	r3, #0
 8000ad8:	613b      	str	r3, [r7, #16]
 8000ada:	4b34      	ldr	r3, [pc, #208]	@ (8000bac <MX_GPIO_Init+0xec>)
 8000adc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ade:	4a33      	ldr	r2, [pc, #204]	@ (8000bac <MX_GPIO_Init+0xec>)
 8000ae0:	f043 0304 	orr.w	r3, r3, #4
 8000ae4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ae6:	4b31      	ldr	r3, [pc, #196]	@ (8000bac <MX_GPIO_Init+0xec>)
 8000ae8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000aea:	f003 0304 	and.w	r3, r3, #4
 8000aee:	613b      	str	r3, [r7, #16]
 8000af0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000af2:	2300      	movs	r3, #0
 8000af4:	60fb      	str	r3, [r7, #12]
 8000af6:	4b2d      	ldr	r3, [pc, #180]	@ (8000bac <MX_GPIO_Init+0xec>)
 8000af8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000afa:	4a2c      	ldr	r2, [pc, #176]	@ (8000bac <MX_GPIO_Init+0xec>)
 8000afc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000b00:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b02:	4b2a      	ldr	r3, [pc, #168]	@ (8000bac <MX_GPIO_Init+0xec>)
 8000b04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b06:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000b0a:	60fb      	str	r3, [r7, #12]
 8000b0c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b0e:	2300      	movs	r3, #0
 8000b10:	60bb      	str	r3, [r7, #8]
 8000b12:	4b26      	ldr	r3, [pc, #152]	@ (8000bac <MX_GPIO_Init+0xec>)
 8000b14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b16:	4a25      	ldr	r2, [pc, #148]	@ (8000bac <MX_GPIO_Init+0xec>)
 8000b18:	f043 0301 	orr.w	r3, r3, #1
 8000b1c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b1e:	4b23      	ldr	r3, [pc, #140]	@ (8000bac <MX_GPIO_Init+0xec>)
 8000b20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b22:	f003 0301 	and.w	r3, r3, #1
 8000b26:	60bb      	str	r3, [r7, #8]
 8000b28:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b2a:	2300      	movs	r3, #0
 8000b2c:	607b      	str	r3, [r7, #4]
 8000b2e:	4b1f      	ldr	r3, [pc, #124]	@ (8000bac <MX_GPIO_Init+0xec>)
 8000b30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b32:	4a1e      	ldr	r2, [pc, #120]	@ (8000bac <MX_GPIO_Init+0xec>)
 8000b34:	f043 0302 	orr.w	r3, r3, #2
 8000b38:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b3a:	4b1c      	ldr	r3, [pc, #112]	@ (8000bac <MX_GPIO_Init+0xec>)
 8000b3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b3e:	f003 0302 	and.w	r3, r3, #2
 8000b42:	607b      	str	r3, [r7, #4]
 8000b44:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pins : PC13 PC4 PC5 PC6
                           PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
 8000b46:	f242 03f0 	movw	r3, #8432	@ 0x20f0
 8000b4a:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b4c:	2300      	movs	r3, #0
 8000b4e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000b50:	2301      	movs	r3, #1
 8000b52:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000b54:	f107 0314 	add.w	r3, r7, #20
 8000b58:	4619      	mov	r1, r3
 8000b5a:	4815      	ldr	r0, [pc, #84]	@ (8000bb0 <MX_GPIO_Init+0xf0>)
 8000b5c:	f001 fc1e 	bl	800239c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000b60:	2301      	movs	r3, #1
 8000b62:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000b64:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000b68:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000b6a:	2301      	movs	r3, #1
 8000b6c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b6e:	f107 0314 	add.w	r3, r7, #20
 8000b72:	4619      	mov	r1, r3
 8000b74:	480f      	ldr	r0, [pc, #60]	@ (8000bb4 <MX_GPIO_Init+0xf4>)
 8000b76:	f001 fc11 	bl	800239c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000b7a:	2302      	movs	r3, #2
 8000b7c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b7e:	2300      	movs	r3, #0
 8000b80:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000b82:	2301      	movs	r3, #1
 8000b84:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b86:	f107 0314 	add.w	r3, r7, #20
 8000b8a:	4619      	mov	r1, r3
 8000b8c:	4809      	ldr	r0, [pc, #36]	@ (8000bb4 <MX_GPIO_Init+0xf4>)
 8000b8e:	f001 fc05 	bl	800239c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 1, 0);
 8000b92:	2200      	movs	r2, #0
 8000b94:	2101      	movs	r1, #1
 8000b96:	2006      	movs	r0, #6
 8000b98:	f001 fb37 	bl	800220a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8000b9c:	2006      	movs	r0, #6
 8000b9e:	f001 fb50 	bl	8002242 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000ba2:	bf00      	nop
 8000ba4:	3728      	adds	r7, #40	@ 0x28
 8000ba6:	46bd      	mov	sp, r7
 8000ba8:	bd80      	pop	{r7, pc}
 8000baa:	bf00      	nop
 8000bac:	40023800 	.word	0x40023800
 8000bb0:	40020800 	.word	0x40020800
 8000bb4:	40020000 	.word	0x40020000

08000bb8 <MX_CAN1_Setup>:

/* USER CODE BEGIN 4 */

void MX_CAN1_Setup()
{
 8000bb8:	b580      	push	{r7, lr}
 8000bba:	af00      	add	r7, sp, #0
	//Cần config các setting của filter ở đây
	CAN1_sFilterConfig.FilterBank = 0;
 8000bbc:	4b1d      	ldr	r3, [pc, #116]	@ (8000c34 <MX_CAN1_Setup+0x7c>)
 8000bbe:	2200      	movs	r2, #0
 8000bc0:	615a      	str	r2, [r3, #20]
	CAN1_sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 8000bc2:	4b1c      	ldr	r3, [pc, #112]	@ (8000c34 <MX_CAN1_Setup+0x7c>)
 8000bc4:	2200      	movs	r2, #0
 8000bc6:	619a      	str	r2, [r3, #24]
	CAN1_sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 8000bc8:	4b1a      	ldr	r3, [pc, #104]	@ (8000c34 <MX_CAN1_Setup+0x7c>)
 8000bca:	2201      	movs	r2, #1
 8000bcc:	61da      	str	r2, [r3, #28]
	CAN1_sFilterConfig.FilterIdHigh = 0x0A2 << 5;
 8000bce:	4b19      	ldr	r3, [pc, #100]	@ (8000c34 <MX_CAN1_Setup+0x7c>)
 8000bd0:	f44f 52a2 	mov.w	r2, #5184	@ 0x1440
 8000bd4:	601a      	str	r2, [r3, #0]
	CAN1_sFilterConfig.FilterIdLow = 0x0000;
 8000bd6:	4b17      	ldr	r3, [pc, #92]	@ (8000c34 <MX_CAN1_Setup+0x7c>)
 8000bd8:	2200      	movs	r2, #0
 8000bda:	605a      	str	r2, [r3, #4]
	CAN1_sFilterConfig.FilterMaskIdHigh = 0x7FF << 5;
 8000bdc:	4b15      	ldr	r3, [pc, #84]	@ (8000c34 <MX_CAN1_Setup+0x7c>)
 8000bde:	f64f 72e0 	movw	r2, #65504	@ 0xffe0
 8000be2:	609a      	str	r2, [r3, #8]
	CAN1_sFilterConfig.FilterMaskIdLow = 0x0000;
 8000be4:	4b13      	ldr	r3, [pc, #76]	@ (8000c34 <MX_CAN1_Setup+0x7c>)
 8000be6:	2200      	movs	r2, #0
 8000be8:	60da      	str	r2, [r3, #12]
	CAN1_sFilterConfig.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 8000bea:	4b12      	ldr	r3, [pc, #72]	@ (8000c34 <MX_CAN1_Setup+0x7c>)
 8000bec:	2200      	movs	r2, #0
 8000bee:	611a      	str	r2, [r3, #16]
	CAN1_sFilterConfig.FilterActivation = ENABLE;
 8000bf0:	4b10      	ldr	r3, [pc, #64]	@ (8000c34 <MX_CAN1_Setup+0x7c>)
 8000bf2:	2201      	movs	r2, #1
 8000bf4:	621a      	str	r2, [r3, #32]

	HAL_CAN_ConfigFilter(&hcan1, &CAN1_sFilterConfig);
 8000bf6:	490f      	ldr	r1, [pc, #60]	@ (8000c34 <MX_CAN1_Setup+0x7c>)
 8000bf8:	480f      	ldr	r0, [pc, #60]	@ (8000c38 <MX_CAN1_Setup+0x80>)
 8000bfa:	f000 fcc5 	bl	8001588 <HAL_CAN_ConfigFilter>
	HAL_CAN_Start(&hcan1);
 8000bfe:	480e      	ldr	r0, [pc, #56]	@ (8000c38 <MX_CAN1_Setup+0x80>)
 8000c00:	f000 fda2 	bl	8001748 <HAL_CAN_Start>
	HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING);
 8000c04:	2102      	movs	r1, #2
 8000c06:	480c      	ldr	r0, [pc, #48]	@ (8000c38 <MX_CAN1_Setup+0x80>)
 8000c08:	f000 ffcf 	bl	8001baa <HAL_CAN_ActivateNotification>

	//Cần config header của CAN1
    CAN1_pHeader.StdId = 0x012;                   // Set TX message ID
 8000c0c:	4b0b      	ldr	r3, [pc, #44]	@ (8000c3c <MX_CAN1_Setup+0x84>)
 8000c0e:	2212      	movs	r2, #18
 8000c10:	601a      	str	r2, [r3, #0]
    CAN1_pHeader.ExtId = 0x00;                    // Not used in standard ID
 8000c12:	4b0a      	ldr	r3, [pc, #40]	@ (8000c3c <MX_CAN1_Setup+0x84>)
 8000c14:	2200      	movs	r2, #0
 8000c16:	605a      	str	r2, [r3, #4]
    CAN1_pHeader.IDE = CAN_ID_STD;                // Use standard ID
 8000c18:	4b08      	ldr	r3, [pc, #32]	@ (8000c3c <MX_CAN1_Setup+0x84>)
 8000c1a:	2200      	movs	r2, #0
 8000c1c:	609a      	str	r2, [r3, #8]
    CAN1_pHeader.RTR = CAN_RTR_DATA;              // Sending data, not a request
 8000c1e:	4b07      	ldr	r3, [pc, #28]	@ (8000c3c <MX_CAN1_Setup+0x84>)
 8000c20:	2200      	movs	r2, #0
 8000c22:	60da      	str	r2, [r3, #12]
    CAN1_pHeader.DLC = 8;                         // 8 bytes of data
 8000c24:	4b05      	ldr	r3, [pc, #20]	@ (8000c3c <MX_CAN1_Setup+0x84>)
 8000c26:	2208      	movs	r2, #8
 8000c28:	611a      	str	r2, [r3, #16]
    CAN1_pHeader.TransmitGlobalTime = DISABLE;    // No timestamping
 8000c2a:	4b04      	ldr	r3, [pc, #16]	@ (8000c3c <MX_CAN1_Setup+0x84>)
 8000c2c:	2200      	movs	r2, #0
 8000c2e:	751a      	strb	r2, [r3, #20]
}
 8000c30:	bf00      	nop
 8000c32:	bd80      	pop	{r7, pc}
 8000c34:	20000144 	.word	0x20000144
 8000c38:	20000098 	.word	0x20000098
 8000c3c:	2000012c 	.word	0x2000012c

08000c40 <MX_CAN2_Setup>:
void MX_CAN2_Setup()
{
 8000c40:	b580      	push	{r7, lr}
 8000c42:	af00      	add	r7, sp, #0
	//Cần config các setting của filter ở đây
	CAN2_sFilterConfig.FilterBank = 14;
 8000c44:	4b1d      	ldr	r3, [pc, #116]	@ (8000cbc <MX_CAN2_Setup+0x7c>)
 8000c46:	220e      	movs	r2, #14
 8000c48:	615a      	str	r2, [r3, #20]
	CAN2_sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 8000c4a:	4b1c      	ldr	r3, [pc, #112]	@ (8000cbc <MX_CAN2_Setup+0x7c>)
 8000c4c:	2200      	movs	r2, #0
 8000c4e:	619a      	str	r2, [r3, #24]
	CAN2_sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 8000c50:	4b1a      	ldr	r3, [pc, #104]	@ (8000cbc <MX_CAN2_Setup+0x7c>)
 8000c52:	2201      	movs	r2, #1
 8000c54:	61da      	str	r2, [r3, #28]
	CAN2_sFilterConfig.FilterIdHigh = 0x012 << 5;
 8000c56:	4b19      	ldr	r3, [pc, #100]	@ (8000cbc <MX_CAN2_Setup+0x7c>)
 8000c58:	f44f 7210 	mov.w	r2, #576	@ 0x240
 8000c5c:	601a      	str	r2, [r3, #0]
	CAN2_sFilterConfig.FilterIdLow = 0x0000;
 8000c5e:	4b17      	ldr	r3, [pc, #92]	@ (8000cbc <MX_CAN2_Setup+0x7c>)
 8000c60:	2200      	movs	r2, #0
 8000c62:	605a      	str	r2, [r3, #4]
	CAN2_sFilterConfig.FilterMaskIdHigh = 0x7FF << 5;
 8000c64:	4b15      	ldr	r3, [pc, #84]	@ (8000cbc <MX_CAN2_Setup+0x7c>)
 8000c66:	f64f 72e0 	movw	r2, #65504	@ 0xffe0
 8000c6a:	609a      	str	r2, [r3, #8]
	CAN2_sFilterConfig.FilterMaskIdLow = 0x0000;
 8000c6c:	4b13      	ldr	r3, [pc, #76]	@ (8000cbc <MX_CAN2_Setup+0x7c>)
 8000c6e:	2200      	movs	r2, #0
 8000c70:	60da      	str	r2, [r3, #12]
	CAN2_sFilterConfig.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 8000c72:	4b12      	ldr	r3, [pc, #72]	@ (8000cbc <MX_CAN2_Setup+0x7c>)
 8000c74:	2200      	movs	r2, #0
 8000c76:	611a      	str	r2, [r3, #16]
	CAN2_sFilterConfig.FilterActivation = ENABLE;
 8000c78:	4b10      	ldr	r3, [pc, #64]	@ (8000cbc <MX_CAN2_Setup+0x7c>)
 8000c7a:	2201      	movs	r2, #1
 8000c7c:	621a      	str	r2, [r3, #32]

	HAL_CAN_ConfigFilter(&hcan2, &CAN2_sFilterConfig);
 8000c7e:	490f      	ldr	r1, [pc, #60]	@ (8000cbc <MX_CAN2_Setup+0x7c>)
 8000c80:	480f      	ldr	r0, [pc, #60]	@ (8000cc0 <MX_CAN2_Setup+0x80>)
 8000c82:	f000 fc81 	bl	8001588 <HAL_CAN_ConfigFilter>
	HAL_CAN_Start(&hcan2);
 8000c86:	480e      	ldr	r0, [pc, #56]	@ (8000cc0 <MX_CAN2_Setup+0x80>)
 8000c88:	f000 fd5e 	bl	8001748 <HAL_CAN_Start>
	HAL_CAN_ActivateNotification(&hcan2, CAN_IT_RX_FIFO0_MSG_PENDING);
 8000c8c:	2102      	movs	r1, #2
 8000c8e:	480c      	ldr	r0, [pc, #48]	@ (8000cc0 <MX_CAN2_Setup+0x80>)
 8000c90:	f000 ff8b 	bl	8001baa <HAL_CAN_ActivateNotification>

	//Cần config header của CAN2
    CAN2_pHeader.StdId = 0x0A2;                   // Set TX message ID
 8000c94:	4b0b      	ldr	r3, [pc, #44]	@ (8000cc4 <MX_CAN2_Setup+0x84>)
 8000c96:	22a2      	movs	r2, #162	@ 0xa2
 8000c98:	601a      	str	r2, [r3, #0]
    CAN2_pHeader.ExtId = 0x00;                    // Not used in standard ID
 8000c9a:	4b0a      	ldr	r3, [pc, #40]	@ (8000cc4 <MX_CAN2_Setup+0x84>)
 8000c9c:	2200      	movs	r2, #0
 8000c9e:	605a      	str	r2, [r3, #4]
    CAN2_pHeader.IDE = CAN_ID_STD;                // Use standard ID
 8000ca0:	4b08      	ldr	r3, [pc, #32]	@ (8000cc4 <MX_CAN2_Setup+0x84>)
 8000ca2:	2200      	movs	r2, #0
 8000ca4:	609a      	str	r2, [r3, #8]
    CAN2_pHeader.RTR = CAN_RTR_DATA;              // Sending data, not a request
 8000ca6:	4b07      	ldr	r3, [pc, #28]	@ (8000cc4 <MX_CAN2_Setup+0x84>)
 8000ca8:	2200      	movs	r2, #0
 8000caa:	60da      	str	r2, [r3, #12]
    CAN2_pHeader.DLC = 8;                         // 8 bytes of data
 8000cac:	4b05      	ldr	r3, [pc, #20]	@ (8000cc4 <MX_CAN2_Setup+0x84>)
 8000cae:	2208      	movs	r2, #8
 8000cb0:	611a      	str	r2, [r3, #16]
    CAN2_pHeader.TransmitGlobalTime = DISABLE;    // No timestamping
 8000cb2:	4b04      	ldr	r3, [pc, #16]	@ (8000cc4 <MX_CAN2_Setup+0x84>)
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	751a      	strb	r2, [r3, #20]
}
 8000cb8:	bf00      	nop
 8000cba:	bd80      	pop	{r7, pc}
 8000cbc:	20000184 	.word	0x20000184
 8000cc0:	200000c0 	.word	0x200000c0
 8000cc4:	2000016c 	.word	0x2000016c

08000cc8 <USART3_SendString>:

void USART3_SendString(uint8_t *ch)
{
 8000cc8:	b580      	push	{r7, lr}
 8000cca:	b082      	sub	sp, #8
 8000ccc:	af00      	add	r7, sp, #0
 8000cce:	6078      	str	r0, [r7, #4]
   while(*ch!=0)
 8000cd0:	e009      	b.n	8000ce6 <USART3_SendString+0x1e>
   {
      HAL_UART_Transmit(&huart3, ch, 1,HAL_MAX_DELAY);
 8000cd2:	f04f 33ff 	mov.w	r3, #4294967295
 8000cd6:	2201      	movs	r2, #1
 8000cd8:	6879      	ldr	r1, [r7, #4]
 8000cda:	4807      	ldr	r0, [pc, #28]	@ (8000cf8 <USART3_SendString+0x30>)
 8000cdc:	f002 fa1b 	bl	8003116 <HAL_UART_Transmit>
      ch++;
 8000ce0:	687b      	ldr	r3, [r7, #4]
 8000ce2:	3301      	adds	r3, #1
 8000ce4:	607b      	str	r3, [r7, #4]
   while(*ch!=0)
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	781b      	ldrb	r3, [r3, #0]
 8000cea:	2b00      	cmp	r3, #0
 8000cec:	d1f1      	bne.n	8000cd2 <USART3_SendString+0xa>
   }
}
 8000cee:	bf00      	nop
 8000cf0:	bf00      	nop
 8000cf2:	3708      	adds	r7, #8
 8000cf4:	46bd      	mov	sp, r7
 8000cf6:	bd80      	pop	{r7, pc}
 8000cf8:	200000e8 	.word	0x200000e8

08000cfc <PrintCANLog>:
void PrintCANLog(uint16_t CANID, uint8_t * CAN_Frame)
{
 8000cfc:	b580      	push	{r7, lr}
 8000cfe:	b088      	sub	sp, #32
 8000d00:	af00      	add	r7, sp, #0
 8000d02:	4603      	mov	r3, r0
 8000d04:	6039      	str	r1, [r7, #0]
 8000d06:	80fb      	strh	r3, [r7, #6]
	uint16_t loopIndx = 0;
 8000d08:	2300      	movs	r3, #0
 8000d0a:	83fb      	strh	r3, [r7, #30]
	char bufID[6] = "   ";
 8000d0c:	4b38      	ldr	r3, [pc, #224]	@ (8000df0 <PrintCANLog+0xf4>)
 8000d0e:	61bb      	str	r3, [r7, #24]
 8000d10:	2300      	movs	r3, #0
 8000d12:	83bb      	strh	r3, [r7, #28]
	char bufDat[4] = "  ";
 8000d14:	f242 0320 	movw	r3, #8224	@ 0x2020
 8000d18:	617b      	str	r3, [r7, #20]
	char bufTime [8]="        ";
 8000d1a:	4a36      	ldr	r2, [pc, #216]	@ (8000df4 <PrintCANLog+0xf8>)
 8000d1c:	f107 030c 	add.w	r3, r7, #12
 8000d20:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000d24:	e883 0003 	stmia.w	r3, {r0, r1}

	sprintf(bufTime,"%d",TimeStamp);
 8000d28:	4b33      	ldr	r3, [pc, #204]	@ (8000df8 <PrintCANLog+0xfc>)
 8000d2a:	681a      	ldr	r2, [r3, #0]
 8000d2c:	f107 030c 	add.w	r3, r7, #12
 8000d30:	4932      	ldr	r1, [pc, #200]	@ (8000dfc <PrintCANLog+0x100>)
 8000d32:	4618      	mov	r0, r3
 8000d34:	f003 f9ac 	bl	8004090 <siprintf>
	USART3_SendString((uint8_t*)bufTime);
 8000d38:	f107 030c 	add.w	r3, r7, #12
 8000d3c:	4618      	mov	r0, r3
 8000d3e:	f7ff ffc3 	bl	8000cc8 <USART3_SendString>
	USART3_SendString((uint8_t*)" ");
 8000d42:	482f      	ldr	r0, [pc, #188]	@ (8000e00 <PrintCANLog+0x104>)
 8000d44:	f7ff ffc0 	bl	8000cc8 <USART3_SendString>

	sprintf(bufID,"%X",CANID);
 8000d48:	88fa      	ldrh	r2, [r7, #6]
 8000d4a:	f107 0318 	add.w	r3, r7, #24
 8000d4e:	492d      	ldr	r1, [pc, #180]	@ (8000e04 <PrintCANLog+0x108>)
 8000d50:	4618      	mov	r0, r3
 8000d52:	f003 f99d 	bl	8004090 <siprintf>
	for(loopIndx = 0; loopIndx < 3; loopIndx ++)
 8000d56:	2300      	movs	r3, #0
 8000d58:	83fb      	strh	r3, [r7, #30]
 8000d5a:	e00a      	b.n	8000d72 <PrintCANLog+0x76>
	{
		bufsend[loopIndx]  = bufID[loopIndx];
 8000d5c:	8bfa      	ldrh	r2, [r7, #30]
 8000d5e:	8bfb      	ldrh	r3, [r7, #30]
 8000d60:	3220      	adds	r2, #32
 8000d62:	443a      	add	r2, r7
 8000d64:	f812 1c08 	ldrb.w	r1, [r2, #-8]
 8000d68:	4a27      	ldr	r2, [pc, #156]	@ (8000e08 <PrintCANLog+0x10c>)
 8000d6a:	54d1      	strb	r1, [r2, r3]
	for(loopIndx = 0; loopIndx < 3; loopIndx ++)
 8000d6c:	8bfb      	ldrh	r3, [r7, #30]
 8000d6e:	3301      	adds	r3, #1
 8000d70:	83fb      	strh	r3, [r7, #30]
 8000d72:	8bfb      	ldrh	r3, [r7, #30]
 8000d74:	2b02      	cmp	r3, #2
 8000d76:	d9f1      	bls.n	8000d5c <PrintCANLog+0x60>
	}
	bufsend[3] = ':';
 8000d78:	4b23      	ldr	r3, [pc, #140]	@ (8000e08 <PrintCANLog+0x10c>)
 8000d7a:	223a      	movs	r2, #58	@ 0x3a
 8000d7c:	70da      	strb	r2, [r3, #3]
	bufsend[4] = ' ';
 8000d7e:	4b22      	ldr	r3, [pc, #136]	@ (8000e08 <PrintCANLog+0x10c>)
 8000d80:	2220      	movs	r2, #32
 8000d82:	711a      	strb	r2, [r3, #4]


	for(loopIndx = 0; loopIndx < 8; loopIndx ++ )
 8000d84:	2300      	movs	r3, #0
 8000d86:	83fb      	strh	r3, [r7, #30]
 8000d88:	e025      	b.n	8000dd6 <PrintCANLog+0xda>
	{
		sprintf(bufDat,"%02X",CAN_Frame[loopIndx]);
 8000d8a:	8bfb      	ldrh	r3, [r7, #30]
 8000d8c:	683a      	ldr	r2, [r7, #0]
 8000d8e:	4413      	add	r3, r2
 8000d90:	781b      	ldrb	r3, [r3, #0]
 8000d92:	461a      	mov	r2, r3
 8000d94:	f107 0314 	add.w	r3, r7, #20
 8000d98:	491c      	ldr	r1, [pc, #112]	@ (8000e0c <PrintCANLog+0x110>)
 8000d9a:	4618      	mov	r0, r3
 8000d9c:	f003 f978 	bl	8004090 <siprintf>
		bufsend[loopIndx*3 + 5] = bufDat[0];
 8000da0:	8bfa      	ldrh	r2, [r7, #30]
 8000da2:	4613      	mov	r3, r2
 8000da4:	005b      	lsls	r3, r3, #1
 8000da6:	4413      	add	r3, r2
 8000da8:	3305      	adds	r3, #5
 8000daa:	7d39      	ldrb	r1, [r7, #20]
 8000dac:	4a16      	ldr	r2, [pc, #88]	@ (8000e08 <PrintCANLog+0x10c>)
 8000dae:	54d1      	strb	r1, [r2, r3]
		bufsend[loopIndx*3 + 6] = bufDat[1];
 8000db0:	8bfa      	ldrh	r2, [r7, #30]
 8000db2:	4613      	mov	r3, r2
 8000db4:	005b      	lsls	r3, r3, #1
 8000db6:	4413      	add	r3, r2
 8000db8:	3306      	adds	r3, #6
 8000dba:	7d79      	ldrb	r1, [r7, #21]
 8000dbc:	4a12      	ldr	r2, [pc, #72]	@ (8000e08 <PrintCANLog+0x10c>)
 8000dbe:	54d1      	strb	r1, [r2, r3]
		bufsend[loopIndx*3 + 7] = ' ';
 8000dc0:	8bfa      	ldrh	r2, [r7, #30]
 8000dc2:	4613      	mov	r3, r2
 8000dc4:	005b      	lsls	r3, r3, #1
 8000dc6:	4413      	add	r3, r2
 8000dc8:	3307      	adds	r3, #7
 8000dca:	4a0f      	ldr	r2, [pc, #60]	@ (8000e08 <PrintCANLog+0x10c>)
 8000dcc:	2120      	movs	r1, #32
 8000dce:	54d1      	strb	r1, [r2, r3]
	for(loopIndx = 0; loopIndx < 8; loopIndx ++ )
 8000dd0:	8bfb      	ldrh	r3, [r7, #30]
 8000dd2:	3301      	adds	r3, #1
 8000dd4:	83fb      	strh	r3, [r7, #30]
 8000dd6:	8bfb      	ldrh	r3, [r7, #30]
 8000dd8:	2b07      	cmp	r3, #7
 8000dda:	d9d6      	bls.n	8000d8a <PrintCANLog+0x8e>
	}
	bufsend[29] = '\n';
 8000ddc:	4b0a      	ldr	r3, [pc, #40]	@ (8000e08 <PrintCANLog+0x10c>)
 8000dde:	220a      	movs	r2, #10
 8000de0:	775a      	strb	r2, [r3, #29]
	USART3_SendString((unsigned char*)bufsend);
 8000de2:	4809      	ldr	r0, [pc, #36]	@ (8000e08 <PrintCANLog+0x10c>)
 8000de4:	f7ff ff70 	bl	8000cc8 <USART3_SendString>
}
 8000de8:	bf00      	nop
 8000dea:	3720      	adds	r7, #32
 8000dec:	46bd      	mov	sp, r7
 8000dee:	bd80      	pop	{r7, pc}
 8000df0:	00202020 	.word	0x00202020
 8000df4:	08004a10 	.word	0x08004a10
 8000df8:	200011d8 	.word	0x200011d8
 8000dfc:	080049fc 	.word	0x080049fc
 8000e00:	08004a00 	.word	0x08004a00
 8000e04:	08004a04 	.word	0x08004a04
 8000e08:	20000000 	.word	0x20000000
 8000e0c:	08004a08 	.word	0x08004a08

08000e10 <HAL_UART_RxCpltCallback>:
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000e10:	b480      	push	{r7}
 8000e12:	b083      	sub	sp, #12
 8000e14:	af00      	add	r7, sp, #0
 8000e16:	6078      	str	r0, [r7, #4]
	REQ_BUFFER[NumBytesReq] = REQ_1BYTE_DATA;
 8000e18:	4b09      	ldr	r3, [pc, #36]	@ (8000e40 <HAL_UART_RxCpltCallback+0x30>)
 8000e1a:	881b      	ldrh	r3, [r3, #0]
 8000e1c:	461a      	mov	r2, r3
 8000e1e:	4b09      	ldr	r3, [pc, #36]	@ (8000e44 <HAL_UART_RxCpltCallback+0x34>)
 8000e20:	7819      	ldrb	r1, [r3, #0]
 8000e22:	4b09      	ldr	r3, [pc, #36]	@ (8000e48 <HAL_UART_RxCpltCallback+0x38>)
 8000e24:	5499      	strb	r1, [r3, r2]
	NumBytesReq++;
 8000e26:	4b06      	ldr	r3, [pc, #24]	@ (8000e40 <HAL_UART_RxCpltCallback+0x30>)
 8000e28:	881b      	ldrh	r3, [r3, #0]
 8000e2a:	3301      	adds	r3, #1
 8000e2c:	b29a      	uxth	r2, r3
 8000e2e:	4b04      	ldr	r3, [pc, #16]	@ (8000e40 <HAL_UART_RxCpltCallback+0x30>)
 8000e30:	801a      	strh	r2, [r3, #0]
	//REQ_BUFFER[7] = NumBytesReq;
}
 8000e32:	bf00      	nop
 8000e34:	370c      	adds	r7, #12
 8000e36:	46bd      	mov	sp, r7
 8000e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e3c:	4770      	bx	lr
 8000e3e:	bf00      	nop
 8000e40:	200001ac 	.word	0x200001ac
 8000e44:	200011b0 	.word	0x200011b0
 8000e48:	200001b0 	.word	0x200001b0

08000e4c <delay>:
void delay(uint16_t delay)
{
 8000e4c:	b580      	push	{r7, lr}
 8000e4e:	b082      	sub	sp, #8
 8000e50:	af00      	add	r7, sp, #0
 8000e52:	4603      	mov	r3, r0
 8000e54:	80fb      	strh	r3, [r7, #6]
	HAL_Delay(delay);
 8000e56:	88fb      	ldrh	r3, [r7, #6]
 8000e58:	4618      	mov	r0, r3
 8000e5a:	f000 fa75 	bl	8001348 <HAL_Delay>
}
 8000e5e:	bf00      	nop
 8000e60:	3708      	adds	r7, #8
 8000e62:	46bd      	mov	sp, r7
 8000e64:	bd80      	pop	{r7, pc}

08000e66 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e66:	b480      	push	{r7}
 8000e68:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000e6a:	b672      	cpsid	i
}
 8000e6c:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000e6e:	bf00      	nop
 8000e70:	e7fd      	b.n	8000e6e <Error_Handler+0x8>
	...

08000e74 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e74:	b480      	push	{r7}
 8000e76:	b083      	sub	sp, #12
 8000e78:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e7a:	2300      	movs	r3, #0
 8000e7c:	607b      	str	r3, [r7, #4]
 8000e7e:	4b10      	ldr	r3, [pc, #64]	@ (8000ec0 <HAL_MspInit+0x4c>)
 8000e80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e82:	4a0f      	ldr	r2, [pc, #60]	@ (8000ec0 <HAL_MspInit+0x4c>)
 8000e84:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000e88:	6453      	str	r3, [r2, #68]	@ 0x44
 8000e8a:	4b0d      	ldr	r3, [pc, #52]	@ (8000ec0 <HAL_MspInit+0x4c>)
 8000e8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e8e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000e92:	607b      	str	r3, [r7, #4]
 8000e94:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e96:	2300      	movs	r3, #0
 8000e98:	603b      	str	r3, [r7, #0]
 8000e9a:	4b09      	ldr	r3, [pc, #36]	@ (8000ec0 <HAL_MspInit+0x4c>)
 8000e9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e9e:	4a08      	ldr	r2, [pc, #32]	@ (8000ec0 <HAL_MspInit+0x4c>)
 8000ea0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000ea4:	6413      	str	r3, [r2, #64]	@ 0x40
 8000ea6:	4b06      	ldr	r3, [pc, #24]	@ (8000ec0 <HAL_MspInit+0x4c>)
 8000ea8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000eaa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000eae:	603b      	str	r3, [r7, #0]
 8000eb0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000eb2:	bf00      	nop
 8000eb4:	370c      	adds	r7, #12
 8000eb6:	46bd      	mov	sp, r7
 8000eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ebc:	4770      	bx	lr
 8000ebe:	bf00      	nop
 8000ec0:	40023800 	.word	0x40023800

08000ec4 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	b08c      	sub	sp, #48	@ 0x30
 8000ec8:	af00      	add	r7, sp, #0
 8000eca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ecc:	f107 031c 	add.w	r3, r7, #28
 8000ed0:	2200      	movs	r2, #0
 8000ed2:	601a      	str	r2, [r3, #0]
 8000ed4:	605a      	str	r2, [r3, #4]
 8000ed6:	609a      	str	r2, [r3, #8]
 8000ed8:	60da      	str	r2, [r3, #12]
 8000eda:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	681b      	ldr	r3, [r3, #0]
 8000ee0:	4a4a      	ldr	r2, [pc, #296]	@ (800100c <HAL_CAN_MspInit+0x148>)
 8000ee2:	4293      	cmp	r3, r2
 8000ee4:	d13e      	bne.n	8000f64 <HAL_CAN_MspInit+0xa0>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_CAN1_CLK_ENABLED++;
 8000ee6:	4b4a      	ldr	r3, [pc, #296]	@ (8001010 <HAL_CAN_MspInit+0x14c>)
 8000ee8:	681b      	ldr	r3, [r3, #0]
 8000eea:	3301      	adds	r3, #1
 8000eec:	4a48      	ldr	r2, [pc, #288]	@ (8001010 <HAL_CAN_MspInit+0x14c>)
 8000eee:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 8000ef0:	4b47      	ldr	r3, [pc, #284]	@ (8001010 <HAL_CAN_MspInit+0x14c>)
 8000ef2:	681b      	ldr	r3, [r3, #0]
 8000ef4:	2b01      	cmp	r3, #1
 8000ef6:	d10d      	bne.n	8000f14 <HAL_CAN_MspInit+0x50>
      __HAL_RCC_CAN1_CLK_ENABLE();
 8000ef8:	2300      	movs	r3, #0
 8000efa:	61bb      	str	r3, [r7, #24]
 8000efc:	4b45      	ldr	r3, [pc, #276]	@ (8001014 <HAL_CAN_MspInit+0x150>)
 8000efe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f00:	4a44      	ldr	r2, [pc, #272]	@ (8001014 <HAL_CAN_MspInit+0x150>)
 8000f02:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000f06:	6413      	str	r3, [r2, #64]	@ 0x40
 8000f08:	4b42      	ldr	r3, [pc, #264]	@ (8001014 <HAL_CAN_MspInit+0x150>)
 8000f0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f0c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000f10:	61bb      	str	r3, [r7, #24]
 8000f12:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f14:	2300      	movs	r3, #0
 8000f16:	617b      	str	r3, [r7, #20]
 8000f18:	4b3e      	ldr	r3, [pc, #248]	@ (8001014 <HAL_CAN_MspInit+0x150>)
 8000f1a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f1c:	4a3d      	ldr	r2, [pc, #244]	@ (8001014 <HAL_CAN_MspInit+0x150>)
 8000f1e:	f043 0301 	orr.w	r3, r3, #1
 8000f22:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f24:	4b3b      	ldr	r3, [pc, #236]	@ (8001014 <HAL_CAN_MspInit+0x150>)
 8000f26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f28:	f003 0301 	and.w	r3, r3, #1
 8000f2c:	617b      	str	r3, [r7, #20]
 8000f2e:	697b      	ldr	r3, [r7, #20]
    /**CAN1 GPIO Configuration
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8000f30:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8000f34:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f36:	2302      	movs	r3, #2
 8000f38:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f3a:	2300      	movs	r3, #0
 8000f3c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f3e:	2303      	movs	r3, #3
 8000f40:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8000f42:	2309      	movs	r3, #9
 8000f44:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f46:	f107 031c 	add.w	r3, r7, #28
 8000f4a:	4619      	mov	r1, r3
 8000f4c:	4832      	ldr	r0, [pc, #200]	@ (8001018 <HAL_CAN_MspInit+0x154>)
 8000f4e:	f001 fa25 	bl	800239c <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 2, 0);
 8000f52:	2200      	movs	r2, #0
 8000f54:	2102      	movs	r1, #2
 8000f56:	2014      	movs	r0, #20
 8000f58:	f001 f957 	bl	800220a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8000f5c:	2014      	movs	r0, #20
 8000f5e:	f001 f970 	bl	8002242 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN2_MspInit 1 */

  /* USER CODE END CAN2_MspInit 1 */
  }

}
 8000f62:	e04f      	b.n	8001004 <HAL_CAN_MspInit+0x140>
  else if(hcan->Instance==CAN2)
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	681b      	ldr	r3, [r3, #0]
 8000f68:	4a2c      	ldr	r2, [pc, #176]	@ (800101c <HAL_CAN_MspInit+0x158>)
 8000f6a:	4293      	cmp	r3, r2
 8000f6c:	d14a      	bne.n	8001004 <HAL_CAN_MspInit+0x140>
    __HAL_RCC_CAN2_CLK_ENABLE();
 8000f6e:	2300      	movs	r3, #0
 8000f70:	613b      	str	r3, [r7, #16]
 8000f72:	4b28      	ldr	r3, [pc, #160]	@ (8001014 <HAL_CAN_MspInit+0x150>)
 8000f74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f76:	4a27      	ldr	r2, [pc, #156]	@ (8001014 <HAL_CAN_MspInit+0x150>)
 8000f78:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8000f7c:	6413      	str	r3, [r2, #64]	@ 0x40
 8000f7e:	4b25      	ldr	r3, [pc, #148]	@ (8001014 <HAL_CAN_MspInit+0x150>)
 8000f80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f82:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8000f86:	613b      	str	r3, [r7, #16]
 8000f88:	693b      	ldr	r3, [r7, #16]
    HAL_RCC_CAN1_CLK_ENABLED++;
 8000f8a:	4b21      	ldr	r3, [pc, #132]	@ (8001010 <HAL_CAN_MspInit+0x14c>)
 8000f8c:	681b      	ldr	r3, [r3, #0]
 8000f8e:	3301      	adds	r3, #1
 8000f90:	4a1f      	ldr	r2, [pc, #124]	@ (8001010 <HAL_CAN_MspInit+0x14c>)
 8000f92:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 8000f94:	4b1e      	ldr	r3, [pc, #120]	@ (8001010 <HAL_CAN_MspInit+0x14c>)
 8000f96:	681b      	ldr	r3, [r3, #0]
 8000f98:	2b01      	cmp	r3, #1
 8000f9a:	d10d      	bne.n	8000fb8 <HAL_CAN_MspInit+0xf4>
      __HAL_RCC_CAN1_CLK_ENABLE();
 8000f9c:	2300      	movs	r3, #0
 8000f9e:	60fb      	str	r3, [r7, #12]
 8000fa0:	4b1c      	ldr	r3, [pc, #112]	@ (8001014 <HAL_CAN_MspInit+0x150>)
 8000fa2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fa4:	4a1b      	ldr	r2, [pc, #108]	@ (8001014 <HAL_CAN_MspInit+0x150>)
 8000fa6:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000faa:	6413      	str	r3, [r2, #64]	@ 0x40
 8000fac:	4b19      	ldr	r3, [pc, #100]	@ (8001014 <HAL_CAN_MspInit+0x150>)
 8000fae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fb0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000fb4:	60fb      	str	r3, [r7, #12]
 8000fb6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fb8:	2300      	movs	r3, #0
 8000fba:	60bb      	str	r3, [r7, #8]
 8000fbc:	4b15      	ldr	r3, [pc, #84]	@ (8001014 <HAL_CAN_MspInit+0x150>)
 8000fbe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fc0:	4a14      	ldr	r2, [pc, #80]	@ (8001014 <HAL_CAN_MspInit+0x150>)
 8000fc2:	f043 0302 	orr.w	r3, r3, #2
 8000fc6:	6313      	str	r3, [r2, #48]	@ 0x30
 8000fc8:	4b12      	ldr	r3, [pc, #72]	@ (8001014 <HAL_CAN_MspInit+0x150>)
 8000fca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fcc:	f003 0302 	and.w	r3, r3, #2
 8000fd0:	60bb      	str	r3, [r7, #8]
 8000fd2:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8000fd4:	2360      	movs	r3, #96	@ 0x60
 8000fd6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fd8:	2302      	movs	r3, #2
 8000fda:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fdc:	2300      	movs	r3, #0
 8000fde:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000fe0:	2303      	movs	r3, #3
 8000fe2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN2;
 8000fe4:	2309      	movs	r3, #9
 8000fe6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000fe8:	f107 031c 	add.w	r3, r7, #28
 8000fec:	4619      	mov	r1, r3
 8000fee:	480c      	ldr	r0, [pc, #48]	@ (8001020 <HAL_CAN_MspInit+0x15c>)
 8000ff0:	f001 f9d4 	bl	800239c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(CAN2_RX0_IRQn, 2, 0);
 8000ff4:	2200      	movs	r2, #0
 8000ff6:	2102      	movs	r1, #2
 8000ff8:	2040      	movs	r0, #64	@ 0x40
 8000ffa:	f001 f906 	bl	800220a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN2_RX0_IRQn);
 8000ffe:	2040      	movs	r0, #64	@ 0x40
 8001000:	f001 f91f 	bl	8002242 <HAL_NVIC_EnableIRQ>
}
 8001004:	bf00      	nop
 8001006:	3730      	adds	r7, #48	@ 0x30
 8001008:	46bd      	mov	sp, r7
 800100a:	bd80      	pop	{r7, pc}
 800100c:	40006400 	.word	0x40006400
 8001010:	200011dc 	.word	0x200011dc
 8001014:	40023800 	.word	0x40023800
 8001018:	40020000 	.word	0x40020000
 800101c:	40006800 	.word	0x40006800
 8001020:	40020400 	.word	0x40020400

08001024 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001024:	b580      	push	{r7, lr}
 8001026:	b08a      	sub	sp, #40	@ 0x28
 8001028:	af00      	add	r7, sp, #0
 800102a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800102c:	f107 0314 	add.w	r3, r7, #20
 8001030:	2200      	movs	r2, #0
 8001032:	601a      	str	r2, [r3, #0]
 8001034:	605a      	str	r2, [r3, #4]
 8001036:	609a      	str	r2, [r3, #8]
 8001038:	60da      	str	r2, [r3, #12]
 800103a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	4a1d      	ldr	r2, [pc, #116]	@ (80010b8 <HAL_UART_MspInit+0x94>)
 8001042:	4293      	cmp	r3, r2
 8001044:	d134      	bne.n	80010b0 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001046:	2300      	movs	r3, #0
 8001048:	613b      	str	r3, [r7, #16]
 800104a:	4b1c      	ldr	r3, [pc, #112]	@ (80010bc <HAL_UART_MspInit+0x98>)
 800104c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800104e:	4a1b      	ldr	r2, [pc, #108]	@ (80010bc <HAL_UART_MspInit+0x98>)
 8001050:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001054:	6413      	str	r3, [r2, #64]	@ 0x40
 8001056:	4b19      	ldr	r3, [pc, #100]	@ (80010bc <HAL_UART_MspInit+0x98>)
 8001058:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800105a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800105e:	613b      	str	r3, [r7, #16]
 8001060:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001062:	2300      	movs	r3, #0
 8001064:	60fb      	str	r3, [r7, #12]
 8001066:	4b15      	ldr	r3, [pc, #84]	@ (80010bc <HAL_UART_MspInit+0x98>)
 8001068:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800106a:	4a14      	ldr	r2, [pc, #80]	@ (80010bc <HAL_UART_MspInit+0x98>)
 800106c:	f043 0304 	orr.w	r3, r3, #4
 8001070:	6313      	str	r3, [r2, #48]	@ 0x30
 8001072:	4b12      	ldr	r3, [pc, #72]	@ (80010bc <HAL_UART_MspInit+0x98>)
 8001074:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001076:	f003 0304 	and.w	r3, r3, #4
 800107a:	60fb      	str	r3, [r7, #12]
 800107c:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PC10     ------> USART3_TX
    PC11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800107e:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001082:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001084:	2302      	movs	r3, #2
 8001086:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001088:	2300      	movs	r3, #0
 800108a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800108c:	2303      	movs	r3, #3
 800108e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001090:	2307      	movs	r3, #7
 8001092:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001094:	f107 0314 	add.w	r3, r7, #20
 8001098:	4619      	mov	r1, r3
 800109a:	4809      	ldr	r0, [pc, #36]	@ (80010c0 <HAL_UART_MspInit+0x9c>)
 800109c:	f001 f97e 	bl	800239c <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 1, 0);
 80010a0:	2200      	movs	r2, #0
 80010a2:	2101      	movs	r1, #1
 80010a4:	2027      	movs	r0, #39	@ 0x27
 80010a6:	f001 f8b0 	bl	800220a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80010aa:	2027      	movs	r0, #39	@ 0x27
 80010ac:	f001 f8c9 	bl	8002242 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80010b0:	bf00      	nop
 80010b2:	3728      	adds	r7, #40	@ 0x28
 80010b4:	46bd      	mov	sp, r7
 80010b6:	bd80      	pop	{r7, pc}
 80010b8:	40004800 	.word	0x40004800
 80010bc:	40023800 	.word	0x40023800
 80010c0:	40020800 	.word	0x40020800

080010c4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80010c4:	b480      	push	{r7}
 80010c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80010c8:	bf00      	nop
 80010ca:	e7fd      	b.n	80010c8 <NMI_Handler+0x4>

080010cc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80010cc:	b480      	push	{r7}
 80010ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80010d0:	bf00      	nop
 80010d2:	e7fd      	b.n	80010d0 <HardFault_Handler+0x4>

080010d4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80010d4:	b480      	push	{r7}
 80010d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80010d8:	bf00      	nop
 80010da:	e7fd      	b.n	80010d8 <MemManage_Handler+0x4>

080010dc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80010dc:	b480      	push	{r7}
 80010de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80010e0:	bf00      	nop
 80010e2:	e7fd      	b.n	80010e0 <BusFault_Handler+0x4>

080010e4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80010e4:	b480      	push	{r7}
 80010e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80010e8:	bf00      	nop
 80010ea:	e7fd      	b.n	80010e8 <UsageFault_Handler+0x4>

080010ec <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80010ec:	b480      	push	{r7}
 80010ee:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80010f0:	bf00      	nop
 80010f2:	46bd      	mov	sp, r7
 80010f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f8:	4770      	bx	lr

080010fa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80010fa:	b480      	push	{r7}
 80010fc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80010fe:	bf00      	nop
 8001100:	46bd      	mov	sp, r7
 8001102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001106:	4770      	bx	lr

08001108 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001108:	b480      	push	{r7}
 800110a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800110c:	bf00      	nop
 800110e:	46bd      	mov	sp, r7
 8001110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001114:	4770      	bx	lr
	...

08001118 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001118:	b580      	push	{r7, lr}
 800111a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800111c:	f000 f8f4 	bl	8001308 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /*Support to print time stamp in CAN log*/
  TimeStamp ++;
 8001120:	4b03      	ldr	r3, [pc, #12]	@ (8001130 <SysTick_Handler+0x18>)
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	3301      	adds	r3, #1
 8001126:	4a02      	ldr	r2, [pc, #8]	@ (8001130 <SysTick_Handler+0x18>)
 8001128:	6013      	str	r3, [r2, #0]


  /* USER CODE END SysTick_IRQn 1 */
}
 800112a:	bf00      	nop
 800112c:	bd80      	pop	{r7, pc}
 800112e:	bf00      	nop
 8001130:	200011d8 	.word	0x200011d8

08001134 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8001134:	b580      	push	{r7, lr}
 8001136:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8001138:	2001      	movs	r0, #1
 800113a:	f001 fae3 	bl	8002704 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 800113e:	bf00      	nop
 8001140:	bd80      	pop	{r7, pc}
	...

08001144 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 8001144:	b580      	push	{r7, lr}
 8001146:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8001148:	4802      	ldr	r0, [pc, #8]	@ (8001154 <CAN1_RX0_IRQHandler+0x10>)
 800114a:	f000 fd54 	bl	8001bf6 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 800114e:	bf00      	nop
 8001150:	bd80      	pop	{r7, pc}
 8001152:	bf00      	nop
 8001154:	20000098 	.word	0x20000098

08001158 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001158:	b580      	push	{r7, lr}
 800115a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 800115c:	4802      	ldr	r0, [pc, #8]	@ (8001168 <USART3_IRQHandler+0x10>)
 800115e:	f002 f86d 	bl	800323c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001162:	bf00      	nop
 8001164:	bd80      	pop	{r7, pc}
 8001166:	bf00      	nop
 8001168:	200000e8 	.word	0x200000e8

0800116c <CAN2_RX0_IRQHandler>:

/**
  * @brief This function handles CAN2 RX0 interrupts.
  */
void CAN2_RX0_IRQHandler(void)
{
 800116c:	b580      	push	{r7, lr}
 800116e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN2_RX0_IRQn 0 */

  /* USER CODE END CAN2_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan2);
 8001170:	4802      	ldr	r0, [pc, #8]	@ (800117c <CAN2_RX0_IRQHandler+0x10>)
 8001172:	f000 fd40 	bl	8001bf6 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN2_RX0_IRQn 1 */

  /* USER CODE END CAN2_RX0_IRQn 1 */
}
 8001176:	bf00      	nop
 8001178:	bd80      	pop	{r7, pc}
 800117a:	bf00      	nop
 800117c:	200000c0 	.word	0x200000c0

08001180 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001180:	b580      	push	{r7, lr}
 8001182:	b086      	sub	sp, #24
 8001184:	af00      	add	r7, sp, #0
 8001186:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001188:	4a14      	ldr	r2, [pc, #80]	@ (80011dc <_sbrk+0x5c>)
 800118a:	4b15      	ldr	r3, [pc, #84]	@ (80011e0 <_sbrk+0x60>)
 800118c:	1ad3      	subs	r3, r2, r3
 800118e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001190:	697b      	ldr	r3, [r7, #20]
 8001192:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001194:	4b13      	ldr	r3, [pc, #76]	@ (80011e4 <_sbrk+0x64>)
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	2b00      	cmp	r3, #0
 800119a:	d102      	bne.n	80011a2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800119c:	4b11      	ldr	r3, [pc, #68]	@ (80011e4 <_sbrk+0x64>)
 800119e:	4a12      	ldr	r2, [pc, #72]	@ (80011e8 <_sbrk+0x68>)
 80011a0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80011a2:	4b10      	ldr	r3, [pc, #64]	@ (80011e4 <_sbrk+0x64>)
 80011a4:	681a      	ldr	r2, [r3, #0]
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	4413      	add	r3, r2
 80011aa:	693a      	ldr	r2, [r7, #16]
 80011ac:	429a      	cmp	r2, r3
 80011ae:	d207      	bcs.n	80011c0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80011b0:	f002 ff98 	bl	80040e4 <__errno>
 80011b4:	4603      	mov	r3, r0
 80011b6:	220c      	movs	r2, #12
 80011b8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80011ba:	f04f 33ff 	mov.w	r3, #4294967295
 80011be:	e009      	b.n	80011d4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80011c0:	4b08      	ldr	r3, [pc, #32]	@ (80011e4 <_sbrk+0x64>)
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80011c6:	4b07      	ldr	r3, [pc, #28]	@ (80011e4 <_sbrk+0x64>)
 80011c8:	681a      	ldr	r2, [r3, #0]
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	4413      	add	r3, r2
 80011ce:	4a05      	ldr	r2, [pc, #20]	@ (80011e4 <_sbrk+0x64>)
 80011d0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80011d2:	68fb      	ldr	r3, [r7, #12]
}
 80011d4:	4618      	mov	r0, r3
 80011d6:	3718      	adds	r7, #24
 80011d8:	46bd      	mov	sp, r7
 80011da:	bd80      	pop	{r7, pc}
 80011dc:	20020000 	.word	0x20020000
 80011e0:	00000400 	.word	0x00000400
 80011e4:	200011e0 	.word	0x200011e0
 80011e8:	20001330 	.word	0x20001330

080011ec <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80011ec:	b480      	push	{r7}
 80011ee:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80011f0:	4b06      	ldr	r3, [pc, #24]	@ (800120c <SystemInit+0x20>)
 80011f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80011f6:	4a05      	ldr	r2, [pc, #20]	@ (800120c <SystemInit+0x20>)
 80011f8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80011fc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001200:	bf00      	nop
 8001202:	46bd      	mov	sp, r7
 8001204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001208:	4770      	bx	lr
 800120a:	bf00      	nop
 800120c:	e000ed00 	.word	0xe000ed00

08001210 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001210:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001248 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001214:	480d      	ldr	r0, [pc, #52]	@ (800124c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001216:	490e      	ldr	r1, [pc, #56]	@ (8001250 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001218:	4a0e      	ldr	r2, [pc, #56]	@ (8001254 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800121a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800121c:	e002      	b.n	8001224 <LoopCopyDataInit>

0800121e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800121e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001220:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001222:	3304      	adds	r3, #4

08001224 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001224:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001226:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001228:	d3f9      	bcc.n	800121e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800122a:	4a0b      	ldr	r2, [pc, #44]	@ (8001258 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800122c:	4c0b      	ldr	r4, [pc, #44]	@ (800125c <LoopFillZerobss+0x26>)
  movs r3, #0
 800122e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001230:	e001      	b.n	8001236 <LoopFillZerobss>

08001232 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001232:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001234:	3204      	adds	r2, #4

08001236 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001236:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001238:	d3fb      	bcc.n	8001232 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800123a:	f7ff ffd7 	bl	80011ec <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800123e:	f002 ff57 	bl	80040f0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001242:	f7ff faa7 	bl	8000794 <main>
  bx  lr    
 8001246:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001248:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800124c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001250:	2000007c 	.word	0x2000007c
  ldr r2, =_sidata
 8001254:	08004a74 	.word	0x08004a74
  ldr r2, =_sbss
 8001258:	2000007c 	.word	0x2000007c
  ldr r4, =_ebss
 800125c:	20001330 	.word	0x20001330

08001260 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001260:	e7fe      	b.n	8001260 <ADC_IRQHandler>
	...

08001264 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001264:	b580      	push	{r7, lr}
 8001266:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001268:	4b0e      	ldr	r3, [pc, #56]	@ (80012a4 <HAL_Init+0x40>)
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	4a0d      	ldr	r2, [pc, #52]	@ (80012a4 <HAL_Init+0x40>)
 800126e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001272:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001274:	4b0b      	ldr	r3, [pc, #44]	@ (80012a4 <HAL_Init+0x40>)
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	4a0a      	ldr	r2, [pc, #40]	@ (80012a4 <HAL_Init+0x40>)
 800127a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800127e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001280:	4b08      	ldr	r3, [pc, #32]	@ (80012a4 <HAL_Init+0x40>)
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	4a07      	ldr	r2, [pc, #28]	@ (80012a4 <HAL_Init+0x40>)
 8001286:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800128a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800128c:	2003      	movs	r0, #3
 800128e:	f000 ffb1 	bl	80021f4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001292:	2000      	movs	r0, #0
 8001294:	f000 f808 	bl	80012a8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001298:	f7ff fdec 	bl	8000e74 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800129c:	2300      	movs	r3, #0
}
 800129e:	4618      	mov	r0, r3
 80012a0:	bd80      	pop	{r7, pc}
 80012a2:	bf00      	nop
 80012a4:	40023c00 	.word	0x40023c00

080012a8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80012a8:	b580      	push	{r7, lr}
 80012aa:	b082      	sub	sp, #8
 80012ac:	af00      	add	r7, sp, #0
 80012ae:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80012b0:	4b12      	ldr	r3, [pc, #72]	@ (80012fc <HAL_InitTick+0x54>)
 80012b2:	681a      	ldr	r2, [r3, #0]
 80012b4:	4b12      	ldr	r3, [pc, #72]	@ (8001300 <HAL_InitTick+0x58>)
 80012b6:	781b      	ldrb	r3, [r3, #0]
 80012b8:	4619      	mov	r1, r3
 80012ba:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80012be:	fbb3 f3f1 	udiv	r3, r3, r1
 80012c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80012c6:	4618      	mov	r0, r3
 80012c8:	f000 ffc9 	bl	800225e <HAL_SYSTICK_Config>
 80012cc:	4603      	mov	r3, r0
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	d001      	beq.n	80012d6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80012d2:	2301      	movs	r3, #1
 80012d4:	e00e      	b.n	80012f4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	2b0f      	cmp	r3, #15
 80012da:	d80a      	bhi.n	80012f2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80012dc:	2200      	movs	r2, #0
 80012de:	6879      	ldr	r1, [r7, #4]
 80012e0:	f04f 30ff 	mov.w	r0, #4294967295
 80012e4:	f000 ff91 	bl	800220a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80012e8:	4a06      	ldr	r2, [pc, #24]	@ (8001304 <HAL_InitTick+0x5c>)
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80012ee:	2300      	movs	r3, #0
 80012f0:	e000      	b.n	80012f4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80012f2:	2301      	movs	r3, #1
}
 80012f4:	4618      	mov	r0, r3
 80012f6:	3708      	adds	r7, #8
 80012f8:	46bd      	mov	sp, r7
 80012fa:	bd80      	pop	{r7, pc}
 80012fc:	20000020 	.word	0x20000020
 8001300:	20000028 	.word	0x20000028
 8001304:	20000024 	.word	0x20000024

08001308 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001308:	b480      	push	{r7}
 800130a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800130c:	4b06      	ldr	r3, [pc, #24]	@ (8001328 <HAL_IncTick+0x20>)
 800130e:	781b      	ldrb	r3, [r3, #0]
 8001310:	461a      	mov	r2, r3
 8001312:	4b06      	ldr	r3, [pc, #24]	@ (800132c <HAL_IncTick+0x24>)
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	4413      	add	r3, r2
 8001318:	4a04      	ldr	r2, [pc, #16]	@ (800132c <HAL_IncTick+0x24>)
 800131a:	6013      	str	r3, [r2, #0]
}
 800131c:	bf00      	nop
 800131e:	46bd      	mov	sp, r7
 8001320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001324:	4770      	bx	lr
 8001326:	bf00      	nop
 8001328:	20000028 	.word	0x20000028
 800132c:	200011e4 	.word	0x200011e4

08001330 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001330:	b480      	push	{r7}
 8001332:	af00      	add	r7, sp, #0
  return uwTick;
 8001334:	4b03      	ldr	r3, [pc, #12]	@ (8001344 <HAL_GetTick+0x14>)
 8001336:	681b      	ldr	r3, [r3, #0]
}
 8001338:	4618      	mov	r0, r3
 800133a:	46bd      	mov	sp, r7
 800133c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001340:	4770      	bx	lr
 8001342:	bf00      	nop
 8001344:	200011e4 	.word	0x200011e4

08001348 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001348:	b580      	push	{r7, lr}
 800134a:	b084      	sub	sp, #16
 800134c:	af00      	add	r7, sp, #0
 800134e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001350:	f7ff ffee 	bl	8001330 <HAL_GetTick>
 8001354:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800135a:	68fb      	ldr	r3, [r7, #12]
 800135c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001360:	d005      	beq.n	800136e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001362:	4b0a      	ldr	r3, [pc, #40]	@ (800138c <HAL_Delay+0x44>)
 8001364:	781b      	ldrb	r3, [r3, #0]
 8001366:	461a      	mov	r2, r3
 8001368:	68fb      	ldr	r3, [r7, #12]
 800136a:	4413      	add	r3, r2
 800136c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800136e:	bf00      	nop
 8001370:	f7ff ffde 	bl	8001330 <HAL_GetTick>
 8001374:	4602      	mov	r2, r0
 8001376:	68bb      	ldr	r3, [r7, #8]
 8001378:	1ad3      	subs	r3, r2, r3
 800137a:	68fa      	ldr	r2, [r7, #12]
 800137c:	429a      	cmp	r2, r3
 800137e:	d8f7      	bhi.n	8001370 <HAL_Delay+0x28>
  {
  }
}
 8001380:	bf00      	nop
 8001382:	bf00      	nop
 8001384:	3710      	adds	r7, #16
 8001386:	46bd      	mov	sp, r7
 8001388:	bd80      	pop	{r7, pc}
 800138a:	bf00      	nop
 800138c:	20000028 	.word	0x20000028

08001390 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8001390:	b580      	push	{r7, lr}
 8001392:	b084      	sub	sp, #16
 8001394:	af00      	add	r7, sp, #0
 8001396:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	2b00      	cmp	r3, #0
 800139c:	d101      	bne.n	80013a2 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 800139e:	2301      	movs	r3, #1
 80013a0:	e0ed      	b.n	800157e <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80013a8:	b2db      	uxtb	r3, r3
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d102      	bne.n	80013b4 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80013ae:	6878      	ldr	r0, [r7, #4]
 80013b0:	f7ff fd88 	bl	8000ec4 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	681a      	ldr	r2, [r3, #0]
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	f042 0201 	orr.w	r2, r2, #1
 80013c2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80013c4:	f7ff ffb4 	bl	8001330 <HAL_GetTick>
 80013c8:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80013ca:	e012      	b.n	80013f2 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80013cc:	f7ff ffb0 	bl	8001330 <HAL_GetTick>
 80013d0:	4602      	mov	r2, r0
 80013d2:	68fb      	ldr	r3, [r7, #12]
 80013d4:	1ad3      	subs	r3, r2, r3
 80013d6:	2b0a      	cmp	r3, #10
 80013d8:	d90b      	bls.n	80013f2 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80013de:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	2205      	movs	r2, #5
 80013ea:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80013ee:	2301      	movs	r3, #1
 80013f0:	e0c5      	b.n	800157e <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	685b      	ldr	r3, [r3, #4]
 80013f8:	f003 0301 	and.w	r3, r3, #1
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d0e5      	beq.n	80013cc <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	681a      	ldr	r2, [r3, #0]
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	f022 0202 	bic.w	r2, r2, #2
 800140e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001410:	f7ff ff8e 	bl	8001330 <HAL_GetTick>
 8001414:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001416:	e012      	b.n	800143e <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001418:	f7ff ff8a 	bl	8001330 <HAL_GetTick>
 800141c:	4602      	mov	r2, r0
 800141e:	68fb      	ldr	r3, [r7, #12]
 8001420:	1ad3      	subs	r3, r2, r3
 8001422:	2b0a      	cmp	r3, #10
 8001424:	d90b      	bls.n	800143e <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800142a:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	2205      	movs	r2, #5
 8001436:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800143a:	2301      	movs	r3, #1
 800143c:	e09f      	b.n	800157e <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	685b      	ldr	r3, [r3, #4]
 8001444:	f003 0302 	and.w	r3, r3, #2
 8001448:	2b00      	cmp	r3, #0
 800144a:	d1e5      	bne.n	8001418 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	7e1b      	ldrb	r3, [r3, #24]
 8001450:	2b01      	cmp	r3, #1
 8001452:	d108      	bne.n	8001466 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	681a      	ldr	r2, [r3, #0]
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8001462:	601a      	str	r2, [r3, #0]
 8001464:	e007      	b.n	8001476 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	681a      	ldr	r2, [r3, #0]
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001474:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	7e5b      	ldrb	r3, [r3, #25]
 800147a:	2b01      	cmp	r3, #1
 800147c:	d108      	bne.n	8001490 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	681a      	ldr	r2, [r3, #0]
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800148c:	601a      	str	r2, [r3, #0]
 800148e:	e007      	b.n	80014a0 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	681a      	ldr	r2, [r3, #0]
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800149e:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	7e9b      	ldrb	r3, [r3, #26]
 80014a4:	2b01      	cmp	r3, #1
 80014a6:	d108      	bne.n	80014ba <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	681a      	ldr	r2, [r3, #0]
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	f042 0220 	orr.w	r2, r2, #32
 80014b6:	601a      	str	r2, [r3, #0]
 80014b8:	e007      	b.n	80014ca <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	681a      	ldr	r2, [r3, #0]
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	f022 0220 	bic.w	r2, r2, #32
 80014c8:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	7edb      	ldrb	r3, [r3, #27]
 80014ce:	2b01      	cmp	r3, #1
 80014d0:	d108      	bne.n	80014e4 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	681a      	ldr	r2, [r3, #0]
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	f022 0210 	bic.w	r2, r2, #16
 80014e0:	601a      	str	r2, [r3, #0]
 80014e2:	e007      	b.n	80014f4 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	681a      	ldr	r2, [r3, #0]
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	f042 0210 	orr.w	r2, r2, #16
 80014f2:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	7f1b      	ldrb	r3, [r3, #28]
 80014f8:	2b01      	cmp	r3, #1
 80014fa:	d108      	bne.n	800150e <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	681a      	ldr	r2, [r3, #0]
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	f042 0208 	orr.w	r2, r2, #8
 800150a:	601a      	str	r2, [r3, #0]
 800150c:	e007      	b.n	800151e <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	681a      	ldr	r2, [r3, #0]
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	f022 0208 	bic.w	r2, r2, #8
 800151c:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	7f5b      	ldrb	r3, [r3, #29]
 8001522:	2b01      	cmp	r3, #1
 8001524:	d108      	bne.n	8001538 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	681a      	ldr	r2, [r3, #0]
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	f042 0204 	orr.w	r2, r2, #4
 8001534:	601a      	str	r2, [r3, #0]
 8001536:	e007      	b.n	8001548 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	681a      	ldr	r2, [r3, #0]
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	f022 0204 	bic.w	r2, r2, #4
 8001546:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	689a      	ldr	r2, [r3, #8]
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	68db      	ldr	r3, [r3, #12]
 8001550:	431a      	orrs	r2, r3
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	691b      	ldr	r3, [r3, #16]
 8001556:	431a      	orrs	r2, r3
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	695b      	ldr	r3, [r3, #20]
 800155c:	ea42 0103 	orr.w	r1, r2, r3
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	685b      	ldr	r3, [r3, #4]
 8001564:	1e5a      	subs	r2, r3, #1
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	430a      	orrs	r2, r1
 800156c:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	2200      	movs	r2, #0
 8001572:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	2201      	movs	r2, #1
 8001578:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 800157c:	2300      	movs	r3, #0
}
 800157e:	4618      	mov	r0, r3
 8001580:	3710      	adds	r7, #16
 8001582:	46bd      	mov	sp, r7
 8001584:	bd80      	pop	{r7, pc}
	...

08001588 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8001588:	b480      	push	{r7}
 800158a:	b087      	sub	sp, #28
 800158c:	af00      	add	r7, sp, #0
 800158e:	6078      	str	r0, [r7, #4]
 8001590:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800159e:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 80015a0:	7cfb      	ldrb	r3, [r7, #19]
 80015a2:	2b01      	cmp	r3, #1
 80015a4:	d003      	beq.n	80015ae <HAL_CAN_ConfigFilter+0x26>
 80015a6:	7cfb      	ldrb	r3, [r7, #19]
 80015a8:	2b02      	cmp	r3, #2
 80015aa:	f040 80be 	bne.w	800172a <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 80015ae:	4b65      	ldr	r3, [pc, #404]	@ (8001744 <HAL_CAN_ConfigFilter+0x1bc>)
 80015b0:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80015b2:	697b      	ldr	r3, [r7, #20]
 80015b4:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80015b8:	f043 0201 	orr.w	r2, r3, #1
 80015bc:	697b      	ldr	r3, [r7, #20]
 80015be:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 80015c2:	697b      	ldr	r3, [r7, #20]
 80015c4:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80015c8:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 80015cc:	697b      	ldr	r3, [r7, #20]
 80015ce:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 80015d2:	697b      	ldr	r3, [r7, #20]
 80015d4:	f8d3 2200 	ldr.w	r2, [r3, #512]	@ 0x200
 80015d8:	683b      	ldr	r3, [r7, #0]
 80015da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80015dc:	021b      	lsls	r3, r3, #8
 80015de:	431a      	orrs	r2, r3
 80015e0:	697b      	ldr	r3, [r7, #20]
 80015e2:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 80015e6:	683b      	ldr	r3, [r7, #0]
 80015e8:	695b      	ldr	r3, [r3, #20]
 80015ea:	f003 031f 	and.w	r3, r3, #31
 80015ee:	2201      	movs	r2, #1
 80015f0:	fa02 f303 	lsl.w	r3, r2, r3
 80015f4:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 80015f6:	697b      	ldr	r3, [r7, #20]
 80015f8:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 80015fc:	68fb      	ldr	r3, [r7, #12]
 80015fe:	43db      	mvns	r3, r3
 8001600:	401a      	ands	r2, r3
 8001602:	697b      	ldr	r3, [r7, #20]
 8001604:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8001608:	683b      	ldr	r3, [r7, #0]
 800160a:	69db      	ldr	r3, [r3, #28]
 800160c:	2b00      	cmp	r3, #0
 800160e:	d123      	bne.n	8001658 <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8001610:	697b      	ldr	r3, [r7, #20]
 8001612:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8001616:	68fb      	ldr	r3, [r7, #12]
 8001618:	43db      	mvns	r3, r3
 800161a:	401a      	ands	r2, r3
 800161c:	697b      	ldr	r3, [r7, #20]
 800161e:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001622:	683b      	ldr	r3, [r7, #0]
 8001624:	68db      	ldr	r3, [r3, #12]
 8001626:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001628:	683b      	ldr	r3, [r7, #0]
 800162a:	685b      	ldr	r3, [r3, #4]
 800162c:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800162e:	683a      	ldr	r2, [r7, #0]
 8001630:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001632:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001634:	697b      	ldr	r3, [r7, #20]
 8001636:	3248      	adds	r2, #72	@ 0x48
 8001638:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800163c:	683b      	ldr	r3, [r7, #0]
 800163e:	689b      	ldr	r3, [r3, #8]
 8001640:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8001642:	683b      	ldr	r3, [r7, #0]
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001648:	683b      	ldr	r3, [r7, #0]
 800164a:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800164c:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800164e:	6979      	ldr	r1, [r7, #20]
 8001650:	3348      	adds	r3, #72	@ 0x48
 8001652:	00db      	lsls	r3, r3, #3
 8001654:	440b      	add	r3, r1
 8001656:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8001658:	683b      	ldr	r3, [r7, #0]
 800165a:	69db      	ldr	r3, [r3, #28]
 800165c:	2b01      	cmp	r3, #1
 800165e:	d122      	bne.n	80016a6 <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8001660:	697b      	ldr	r3, [r7, #20]
 8001662:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8001666:	68fb      	ldr	r3, [r7, #12]
 8001668:	431a      	orrs	r2, r3
 800166a:	697b      	ldr	r3, [r7, #20]
 800166c:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8001670:	683b      	ldr	r3, [r7, #0]
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001676:	683b      	ldr	r3, [r7, #0]
 8001678:	685b      	ldr	r3, [r3, #4]
 800167a:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800167c:	683a      	ldr	r2, [r7, #0]
 800167e:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8001680:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001682:	697b      	ldr	r3, [r7, #20]
 8001684:	3248      	adds	r2, #72	@ 0x48
 8001686:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800168a:	683b      	ldr	r3, [r7, #0]
 800168c:	689b      	ldr	r3, [r3, #8]
 800168e:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8001690:	683b      	ldr	r3, [r7, #0]
 8001692:	68db      	ldr	r3, [r3, #12]
 8001694:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001696:	683b      	ldr	r3, [r7, #0]
 8001698:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800169a:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800169c:	6979      	ldr	r1, [r7, #20]
 800169e:	3348      	adds	r3, #72	@ 0x48
 80016a0:	00db      	lsls	r3, r3, #3
 80016a2:	440b      	add	r3, r1
 80016a4:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 80016a6:	683b      	ldr	r3, [r7, #0]
 80016a8:	699b      	ldr	r3, [r3, #24]
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d109      	bne.n	80016c2 <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 80016ae:	697b      	ldr	r3, [r7, #20]
 80016b0:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80016b4:	68fb      	ldr	r3, [r7, #12]
 80016b6:	43db      	mvns	r3, r3
 80016b8:	401a      	ands	r2, r3
 80016ba:	697b      	ldr	r3, [r7, #20]
 80016bc:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 80016c0:	e007      	b.n	80016d2 <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 80016c2:	697b      	ldr	r3, [r7, #20]
 80016c4:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80016c8:	68fb      	ldr	r3, [r7, #12]
 80016ca:	431a      	orrs	r2, r3
 80016cc:	697b      	ldr	r3, [r7, #20]
 80016ce:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 80016d2:	683b      	ldr	r3, [r7, #0]
 80016d4:	691b      	ldr	r3, [r3, #16]
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	d109      	bne.n	80016ee <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 80016da:	697b      	ldr	r3, [r7, #20]
 80016dc:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 80016e0:	68fb      	ldr	r3, [r7, #12]
 80016e2:	43db      	mvns	r3, r3
 80016e4:	401a      	ands	r2, r3
 80016e6:	697b      	ldr	r3, [r7, #20]
 80016e8:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 80016ec:	e007      	b.n	80016fe <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 80016ee:	697b      	ldr	r3, [r7, #20]
 80016f0:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 80016f4:	68fb      	ldr	r3, [r7, #12]
 80016f6:	431a      	orrs	r2, r3
 80016f8:	697b      	ldr	r3, [r7, #20]
 80016fa:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 80016fe:	683b      	ldr	r3, [r7, #0]
 8001700:	6a1b      	ldr	r3, [r3, #32]
 8001702:	2b01      	cmp	r3, #1
 8001704:	d107      	bne.n	8001716 <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8001706:	697b      	ldr	r3, [r7, #20]
 8001708:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 800170c:	68fb      	ldr	r3, [r7, #12]
 800170e:	431a      	orrs	r2, r3
 8001710:	697b      	ldr	r3, [r7, #20]
 8001712:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001716:	697b      	ldr	r3, [r7, #20]
 8001718:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 800171c:	f023 0201 	bic.w	r2, r3, #1
 8001720:	697b      	ldr	r3, [r7, #20]
 8001722:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 8001726:	2300      	movs	r3, #0
 8001728:	e006      	b.n	8001738 <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800172e:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001736:	2301      	movs	r3, #1
  }
}
 8001738:	4618      	mov	r0, r3
 800173a:	371c      	adds	r7, #28
 800173c:	46bd      	mov	sp, r7
 800173e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001742:	4770      	bx	lr
 8001744:	40006400 	.word	0x40006400

08001748 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8001748:	b580      	push	{r7, lr}
 800174a:	b084      	sub	sp, #16
 800174c:	af00      	add	r7, sp, #0
 800174e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001756:	b2db      	uxtb	r3, r3
 8001758:	2b01      	cmp	r3, #1
 800175a:	d12e      	bne.n	80017ba <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	2202      	movs	r2, #2
 8001760:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	681a      	ldr	r2, [r3, #0]
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	f022 0201 	bic.w	r2, r2, #1
 8001772:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8001774:	f7ff fddc 	bl	8001330 <HAL_GetTick>
 8001778:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800177a:	e012      	b.n	80017a2 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800177c:	f7ff fdd8 	bl	8001330 <HAL_GetTick>
 8001780:	4602      	mov	r2, r0
 8001782:	68fb      	ldr	r3, [r7, #12]
 8001784:	1ad3      	subs	r3, r2, r3
 8001786:	2b0a      	cmp	r3, #10
 8001788:	d90b      	bls.n	80017a2 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800178e:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	2205      	movs	r2, #5
 800179a:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 800179e:	2301      	movs	r3, #1
 80017a0:	e012      	b.n	80017c8 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	685b      	ldr	r3, [r3, #4]
 80017a8:	f003 0301 	and.w	r3, r3, #1
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	d1e5      	bne.n	800177c <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	2200      	movs	r2, #0
 80017b4:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 80017b6:	2300      	movs	r3, #0
 80017b8:	e006      	b.n	80017c8 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80017be:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80017c6:	2301      	movs	r3, #1
  }
}
 80017c8:	4618      	mov	r0, r3
 80017ca:	3710      	adds	r7, #16
 80017cc:	46bd      	mov	sp, r7
 80017ce:	bd80      	pop	{r7, pc}

080017d0 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 80017d0:	b480      	push	{r7}
 80017d2:	b089      	sub	sp, #36	@ 0x24
 80017d4:	af00      	add	r7, sp, #0
 80017d6:	60f8      	str	r0, [r7, #12]
 80017d8:	60b9      	str	r1, [r7, #8]
 80017da:	607a      	str	r2, [r7, #4]
 80017dc:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 80017de:	68fb      	ldr	r3, [r7, #12]
 80017e0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80017e4:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 80017e6:	68fb      	ldr	r3, [r7, #12]
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	689b      	ldr	r3, [r3, #8]
 80017ec:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 80017ee:	7ffb      	ldrb	r3, [r7, #31]
 80017f0:	2b01      	cmp	r3, #1
 80017f2:	d003      	beq.n	80017fc <HAL_CAN_AddTxMessage+0x2c>
 80017f4:	7ffb      	ldrb	r3, [r7, #31]
 80017f6:	2b02      	cmp	r3, #2
 80017f8:	f040 80b8 	bne.w	800196c <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80017fc:	69bb      	ldr	r3, [r7, #24]
 80017fe:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001802:	2b00      	cmp	r3, #0
 8001804:	d10a      	bne.n	800181c <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8001806:	69bb      	ldr	r3, [r7, #24]
 8001808:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 800180c:	2b00      	cmp	r3, #0
 800180e:	d105      	bne.n	800181c <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8001810:	69bb      	ldr	r3, [r7, #24]
 8001812:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8001816:	2b00      	cmp	r3, #0
 8001818:	f000 80a0 	beq.w	800195c <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 800181c:	69bb      	ldr	r3, [r7, #24]
 800181e:	0e1b      	lsrs	r3, r3, #24
 8001820:	f003 0303 	and.w	r3, r3, #3
 8001824:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 8001826:	697b      	ldr	r3, [r7, #20]
 8001828:	2b02      	cmp	r3, #2
 800182a:	d907      	bls.n	800183c <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 800182c:	68fb      	ldr	r3, [r7, #12]
 800182e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001830:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8001834:	68fb      	ldr	r3, [r7, #12]
 8001836:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8001838:	2301      	movs	r3, #1
 800183a:	e09e      	b.n	800197a <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 800183c:	2201      	movs	r2, #1
 800183e:	697b      	ldr	r3, [r7, #20]
 8001840:	409a      	lsls	r2, r3
 8001842:	683b      	ldr	r3, [r7, #0]
 8001844:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8001846:	68bb      	ldr	r3, [r7, #8]
 8001848:	689b      	ldr	r3, [r3, #8]
 800184a:	2b00      	cmp	r3, #0
 800184c:	d10d      	bne.n	800186a <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800184e:	68bb      	ldr	r3, [r7, #8]
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8001854:	68bb      	ldr	r3, [r7, #8]
 8001856:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8001858:	68f9      	ldr	r1, [r7, #12]
 800185a:	6809      	ldr	r1, [r1, #0]
 800185c:	431a      	orrs	r2, r3
 800185e:	697b      	ldr	r3, [r7, #20]
 8001860:	3318      	adds	r3, #24
 8001862:	011b      	lsls	r3, r3, #4
 8001864:	440b      	add	r3, r1
 8001866:	601a      	str	r2, [r3, #0]
 8001868:	e00f      	b.n	800188a <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800186a:	68bb      	ldr	r3, [r7, #8]
 800186c:	685b      	ldr	r3, [r3, #4]
 800186e:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8001870:	68bb      	ldr	r3, [r7, #8]
 8001872:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001874:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8001876:	68bb      	ldr	r3, [r7, #8]
 8001878:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800187a:	68f9      	ldr	r1, [r7, #12]
 800187c:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 800187e:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001880:	697b      	ldr	r3, [r7, #20]
 8001882:	3318      	adds	r3, #24
 8001884:	011b      	lsls	r3, r3, #4
 8001886:	440b      	add	r3, r1
 8001888:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 800188a:	68fb      	ldr	r3, [r7, #12]
 800188c:	6819      	ldr	r1, [r3, #0]
 800188e:	68bb      	ldr	r3, [r7, #8]
 8001890:	691a      	ldr	r2, [r3, #16]
 8001892:	697b      	ldr	r3, [r7, #20]
 8001894:	3318      	adds	r3, #24
 8001896:	011b      	lsls	r3, r3, #4
 8001898:	440b      	add	r3, r1
 800189a:	3304      	adds	r3, #4
 800189c:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 800189e:	68bb      	ldr	r3, [r7, #8]
 80018a0:	7d1b      	ldrb	r3, [r3, #20]
 80018a2:	2b01      	cmp	r3, #1
 80018a4:	d111      	bne.n	80018ca <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 80018a6:	68fb      	ldr	r3, [r7, #12]
 80018a8:	681a      	ldr	r2, [r3, #0]
 80018aa:	697b      	ldr	r3, [r7, #20]
 80018ac:	3318      	adds	r3, #24
 80018ae:	011b      	lsls	r3, r3, #4
 80018b0:	4413      	add	r3, r2
 80018b2:	3304      	adds	r3, #4
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	68fa      	ldr	r2, [r7, #12]
 80018b8:	6811      	ldr	r1, [r2, #0]
 80018ba:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80018be:	697b      	ldr	r3, [r7, #20]
 80018c0:	3318      	adds	r3, #24
 80018c2:	011b      	lsls	r3, r3, #4
 80018c4:	440b      	add	r3, r1
 80018c6:	3304      	adds	r3, #4
 80018c8:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	3307      	adds	r3, #7
 80018ce:	781b      	ldrb	r3, [r3, #0]
 80018d0:	061a      	lsls	r2, r3, #24
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	3306      	adds	r3, #6
 80018d6:	781b      	ldrb	r3, [r3, #0]
 80018d8:	041b      	lsls	r3, r3, #16
 80018da:	431a      	orrs	r2, r3
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	3305      	adds	r3, #5
 80018e0:	781b      	ldrb	r3, [r3, #0]
 80018e2:	021b      	lsls	r3, r3, #8
 80018e4:	4313      	orrs	r3, r2
 80018e6:	687a      	ldr	r2, [r7, #4]
 80018e8:	3204      	adds	r2, #4
 80018ea:	7812      	ldrb	r2, [r2, #0]
 80018ec:	4610      	mov	r0, r2
 80018ee:	68fa      	ldr	r2, [r7, #12]
 80018f0:	6811      	ldr	r1, [r2, #0]
 80018f2:	ea43 0200 	orr.w	r2, r3, r0
 80018f6:	697b      	ldr	r3, [r7, #20]
 80018f8:	011b      	lsls	r3, r3, #4
 80018fa:	440b      	add	r3, r1
 80018fc:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 8001900:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	3303      	adds	r3, #3
 8001906:	781b      	ldrb	r3, [r3, #0]
 8001908:	061a      	lsls	r2, r3, #24
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	3302      	adds	r3, #2
 800190e:	781b      	ldrb	r3, [r3, #0]
 8001910:	041b      	lsls	r3, r3, #16
 8001912:	431a      	orrs	r2, r3
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	3301      	adds	r3, #1
 8001918:	781b      	ldrb	r3, [r3, #0]
 800191a:	021b      	lsls	r3, r3, #8
 800191c:	4313      	orrs	r3, r2
 800191e:	687a      	ldr	r2, [r7, #4]
 8001920:	7812      	ldrb	r2, [r2, #0]
 8001922:	4610      	mov	r0, r2
 8001924:	68fa      	ldr	r2, [r7, #12]
 8001926:	6811      	ldr	r1, [r2, #0]
 8001928:	ea43 0200 	orr.w	r2, r3, r0
 800192c:	697b      	ldr	r3, [r7, #20]
 800192e:	011b      	lsls	r3, r3, #4
 8001930:	440b      	add	r3, r1
 8001932:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 8001936:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8001938:	68fb      	ldr	r3, [r7, #12]
 800193a:	681a      	ldr	r2, [r3, #0]
 800193c:	697b      	ldr	r3, [r7, #20]
 800193e:	3318      	adds	r3, #24
 8001940:	011b      	lsls	r3, r3, #4
 8001942:	4413      	add	r3, r2
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	68fa      	ldr	r2, [r7, #12]
 8001948:	6811      	ldr	r1, [r2, #0]
 800194a:	f043 0201 	orr.w	r2, r3, #1
 800194e:	697b      	ldr	r3, [r7, #20]
 8001950:	3318      	adds	r3, #24
 8001952:	011b      	lsls	r3, r3, #4
 8001954:	440b      	add	r3, r1
 8001956:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8001958:	2300      	movs	r3, #0
 800195a:	e00e      	b.n	800197a <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800195c:	68fb      	ldr	r3, [r7, #12]
 800195e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001960:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8001964:	68fb      	ldr	r3, [r7, #12]
 8001966:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 8001968:	2301      	movs	r3, #1
 800196a:	e006      	b.n	800197a <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800196c:	68fb      	ldr	r3, [r7, #12]
 800196e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001970:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8001974:	68fb      	ldr	r3, [r7, #12]
 8001976:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001978:	2301      	movs	r3, #1
  }
}
 800197a:	4618      	mov	r0, r3
 800197c:	3724      	adds	r7, #36	@ 0x24
 800197e:	46bd      	mov	sp, r7
 8001980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001984:	4770      	bx	lr

08001986 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8001986:	b480      	push	{r7}
 8001988:	b087      	sub	sp, #28
 800198a:	af00      	add	r7, sp, #0
 800198c:	60f8      	str	r0, [r7, #12]
 800198e:	60b9      	str	r1, [r7, #8]
 8001990:	607a      	str	r2, [r7, #4]
 8001992:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001994:	68fb      	ldr	r3, [r7, #12]
 8001996:	f893 3020 	ldrb.w	r3, [r3, #32]
 800199a:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 800199c:	7dfb      	ldrb	r3, [r7, #23]
 800199e:	2b01      	cmp	r3, #1
 80019a0:	d003      	beq.n	80019aa <HAL_CAN_GetRxMessage+0x24>
 80019a2:	7dfb      	ldrb	r3, [r7, #23]
 80019a4:	2b02      	cmp	r3, #2
 80019a6:	f040 80f3 	bne.w	8001b90 <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80019aa:	68bb      	ldr	r3, [r7, #8]
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	d10e      	bne.n	80019ce <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 80019b0:	68fb      	ldr	r3, [r7, #12]
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	68db      	ldr	r3, [r3, #12]
 80019b6:	f003 0303 	and.w	r3, r3, #3
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d116      	bne.n	80019ec <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80019be:	68fb      	ldr	r3, [r7, #12]
 80019c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80019c2:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80019c6:	68fb      	ldr	r3, [r7, #12]
 80019c8:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 80019ca:	2301      	movs	r3, #1
 80019cc:	e0e7      	b.n	8001b9e <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 80019ce:	68fb      	ldr	r3, [r7, #12]
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	691b      	ldr	r3, [r3, #16]
 80019d4:	f003 0303 	and.w	r3, r3, #3
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d107      	bne.n	80019ec <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80019dc:	68fb      	ldr	r3, [r7, #12]
 80019de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80019e0:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80019e4:	68fb      	ldr	r3, [r7, #12]
 80019e6:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 80019e8:	2301      	movs	r3, #1
 80019ea:	e0d8      	b.n	8001b9e <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 80019ec:	68fb      	ldr	r3, [r7, #12]
 80019ee:	681a      	ldr	r2, [r3, #0]
 80019f0:	68bb      	ldr	r3, [r7, #8]
 80019f2:	331b      	adds	r3, #27
 80019f4:	011b      	lsls	r3, r3, #4
 80019f6:	4413      	add	r3, r2
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	f003 0204 	and.w	r2, r3, #4
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	689b      	ldr	r3, [r3, #8]
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d10c      	bne.n	8001a24 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8001a0a:	68fb      	ldr	r3, [r7, #12]
 8001a0c:	681a      	ldr	r2, [r3, #0]
 8001a0e:	68bb      	ldr	r3, [r7, #8]
 8001a10:	331b      	adds	r3, #27
 8001a12:	011b      	lsls	r3, r3, #4
 8001a14:	4413      	add	r3, r2
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	0d5b      	lsrs	r3, r3, #21
 8001a1a:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	601a      	str	r2, [r3, #0]
 8001a22:	e00b      	b.n	8001a3c <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8001a24:	68fb      	ldr	r3, [r7, #12]
 8001a26:	681a      	ldr	r2, [r3, #0]
 8001a28:	68bb      	ldr	r3, [r7, #8]
 8001a2a:	331b      	adds	r3, #27
 8001a2c:	011b      	lsls	r3, r3, #4
 8001a2e:	4413      	add	r3, r2
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	08db      	lsrs	r3, r3, #3
 8001a34:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8001a3c:	68fb      	ldr	r3, [r7, #12]
 8001a3e:	681a      	ldr	r2, [r3, #0]
 8001a40:	68bb      	ldr	r3, [r7, #8]
 8001a42:	331b      	adds	r3, #27
 8001a44:	011b      	lsls	r3, r3, #4
 8001a46:	4413      	add	r3, r2
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	f003 0202 	and.w	r2, r3, #2
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8001a52:	68fb      	ldr	r3, [r7, #12]
 8001a54:	681a      	ldr	r2, [r3, #0]
 8001a56:	68bb      	ldr	r3, [r7, #8]
 8001a58:	331b      	adds	r3, #27
 8001a5a:	011b      	lsls	r3, r3, #4
 8001a5c:	4413      	add	r3, r2
 8001a5e:	3304      	adds	r3, #4
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	f003 020f 	and.w	r2, r3, #15
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8001a6a:	68fb      	ldr	r3, [r7, #12]
 8001a6c:	681a      	ldr	r2, [r3, #0]
 8001a6e:	68bb      	ldr	r3, [r7, #8]
 8001a70:	331b      	adds	r3, #27
 8001a72:	011b      	lsls	r3, r3, #4
 8001a74:	4413      	add	r3, r2
 8001a76:	3304      	adds	r3, #4
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	0a1b      	lsrs	r3, r3, #8
 8001a7c:	b2da      	uxtb	r2, r3
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8001a82:	68fb      	ldr	r3, [r7, #12]
 8001a84:	681a      	ldr	r2, [r3, #0]
 8001a86:	68bb      	ldr	r3, [r7, #8]
 8001a88:	331b      	adds	r3, #27
 8001a8a:	011b      	lsls	r3, r3, #4
 8001a8c:	4413      	add	r3, r2
 8001a8e:	3304      	adds	r3, #4
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	0c1b      	lsrs	r3, r3, #16
 8001a94:	b29a      	uxth	r2, r3
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8001a9a:	68fb      	ldr	r3, [r7, #12]
 8001a9c:	681a      	ldr	r2, [r3, #0]
 8001a9e:	68bb      	ldr	r3, [r7, #8]
 8001aa0:	011b      	lsls	r3, r3, #4
 8001aa2:	4413      	add	r3, r2
 8001aa4:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	b2da      	uxtb	r2, r3
 8001aac:	683b      	ldr	r3, [r7, #0]
 8001aae:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8001ab0:	68fb      	ldr	r3, [r7, #12]
 8001ab2:	681a      	ldr	r2, [r3, #0]
 8001ab4:	68bb      	ldr	r3, [r7, #8]
 8001ab6:	011b      	lsls	r3, r3, #4
 8001ab8:	4413      	add	r3, r2
 8001aba:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	0a1a      	lsrs	r2, r3, #8
 8001ac2:	683b      	ldr	r3, [r7, #0]
 8001ac4:	3301      	adds	r3, #1
 8001ac6:	b2d2      	uxtb	r2, r2
 8001ac8:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8001aca:	68fb      	ldr	r3, [r7, #12]
 8001acc:	681a      	ldr	r2, [r3, #0]
 8001ace:	68bb      	ldr	r3, [r7, #8]
 8001ad0:	011b      	lsls	r3, r3, #4
 8001ad2:	4413      	add	r3, r2
 8001ad4:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	0c1a      	lsrs	r2, r3, #16
 8001adc:	683b      	ldr	r3, [r7, #0]
 8001ade:	3302      	adds	r3, #2
 8001ae0:	b2d2      	uxtb	r2, r2
 8001ae2:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8001ae4:	68fb      	ldr	r3, [r7, #12]
 8001ae6:	681a      	ldr	r2, [r3, #0]
 8001ae8:	68bb      	ldr	r3, [r7, #8]
 8001aea:	011b      	lsls	r3, r3, #4
 8001aec:	4413      	add	r3, r2
 8001aee:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	0e1a      	lsrs	r2, r3, #24
 8001af6:	683b      	ldr	r3, [r7, #0]
 8001af8:	3303      	adds	r3, #3
 8001afa:	b2d2      	uxtb	r2, r2
 8001afc:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8001afe:	68fb      	ldr	r3, [r7, #12]
 8001b00:	681a      	ldr	r2, [r3, #0]
 8001b02:	68bb      	ldr	r3, [r7, #8]
 8001b04:	011b      	lsls	r3, r3, #4
 8001b06:	4413      	add	r3, r2
 8001b08:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8001b0c:	681a      	ldr	r2, [r3, #0]
 8001b0e:	683b      	ldr	r3, [r7, #0]
 8001b10:	3304      	adds	r3, #4
 8001b12:	b2d2      	uxtb	r2, r2
 8001b14:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8001b16:	68fb      	ldr	r3, [r7, #12]
 8001b18:	681a      	ldr	r2, [r3, #0]
 8001b1a:	68bb      	ldr	r3, [r7, #8]
 8001b1c:	011b      	lsls	r3, r3, #4
 8001b1e:	4413      	add	r3, r2
 8001b20:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	0a1a      	lsrs	r2, r3, #8
 8001b28:	683b      	ldr	r3, [r7, #0]
 8001b2a:	3305      	adds	r3, #5
 8001b2c:	b2d2      	uxtb	r2, r2
 8001b2e:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8001b30:	68fb      	ldr	r3, [r7, #12]
 8001b32:	681a      	ldr	r2, [r3, #0]
 8001b34:	68bb      	ldr	r3, [r7, #8]
 8001b36:	011b      	lsls	r3, r3, #4
 8001b38:	4413      	add	r3, r2
 8001b3a:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	0c1a      	lsrs	r2, r3, #16
 8001b42:	683b      	ldr	r3, [r7, #0]
 8001b44:	3306      	adds	r3, #6
 8001b46:	b2d2      	uxtb	r2, r2
 8001b48:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8001b4a:	68fb      	ldr	r3, [r7, #12]
 8001b4c:	681a      	ldr	r2, [r3, #0]
 8001b4e:	68bb      	ldr	r3, [r7, #8]
 8001b50:	011b      	lsls	r3, r3, #4
 8001b52:	4413      	add	r3, r2
 8001b54:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	0e1a      	lsrs	r2, r3, #24
 8001b5c:	683b      	ldr	r3, [r7, #0]
 8001b5e:	3307      	adds	r3, #7
 8001b60:	b2d2      	uxtb	r2, r2
 8001b62:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8001b64:	68bb      	ldr	r3, [r7, #8]
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d108      	bne.n	8001b7c <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8001b6a:	68fb      	ldr	r3, [r7, #12]
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	68da      	ldr	r2, [r3, #12]
 8001b70:	68fb      	ldr	r3, [r7, #12]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	f042 0220 	orr.w	r2, r2, #32
 8001b78:	60da      	str	r2, [r3, #12]
 8001b7a:	e007      	b.n	8001b8c <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8001b7c:	68fb      	ldr	r3, [r7, #12]
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	691a      	ldr	r2, [r3, #16]
 8001b82:	68fb      	ldr	r3, [r7, #12]
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	f042 0220 	orr.w	r2, r2, #32
 8001b8a:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8001b8c:	2300      	movs	r3, #0
 8001b8e:	e006      	b.n	8001b9e <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001b90:	68fb      	ldr	r3, [r7, #12]
 8001b92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b94:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8001b98:	68fb      	ldr	r3, [r7, #12]
 8001b9a:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001b9c:	2301      	movs	r3, #1
  }
}
 8001b9e:	4618      	mov	r0, r3
 8001ba0:	371c      	adds	r7, #28
 8001ba2:	46bd      	mov	sp, r7
 8001ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba8:	4770      	bx	lr

08001baa <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8001baa:	b480      	push	{r7}
 8001bac:	b085      	sub	sp, #20
 8001bae:	af00      	add	r7, sp, #0
 8001bb0:	6078      	str	r0, [r7, #4]
 8001bb2:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001bba:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8001bbc:	7bfb      	ldrb	r3, [r7, #15]
 8001bbe:	2b01      	cmp	r3, #1
 8001bc0:	d002      	beq.n	8001bc8 <HAL_CAN_ActivateNotification+0x1e>
 8001bc2:	7bfb      	ldrb	r3, [r7, #15]
 8001bc4:	2b02      	cmp	r3, #2
 8001bc6:	d109      	bne.n	8001bdc <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	6959      	ldr	r1, [r3, #20]
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	683a      	ldr	r2, [r7, #0]
 8001bd4:	430a      	orrs	r2, r1
 8001bd6:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8001bd8:	2300      	movs	r3, #0
 8001bda:	e006      	b.n	8001bea <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001be0:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001be8:	2301      	movs	r3, #1
  }
}
 8001bea:	4618      	mov	r0, r3
 8001bec:	3714      	adds	r7, #20
 8001bee:	46bd      	mov	sp, r7
 8001bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf4:	4770      	bx	lr

08001bf6 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8001bf6:	b580      	push	{r7, lr}
 8001bf8:	b08a      	sub	sp, #40	@ 0x28
 8001bfa:	af00      	add	r7, sp, #0
 8001bfc:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8001bfe:	2300      	movs	r3, #0
 8001c00:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	695b      	ldr	r3, [r3, #20]
 8001c08:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	685b      	ldr	r3, [r3, #4]
 8001c10:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	689b      	ldr	r3, [r3, #8]
 8001c18:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	68db      	ldr	r3, [r3, #12]
 8001c20:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	691b      	ldr	r3, [r3, #16]
 8001c28:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	699b      	ldr	r3, [r3, #24]
 8001c30:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8001c32:	6a3b      	ldr	r3, [r7, #32]
 8001c34:	f003 0301 	and.w	r3, r3, #1
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d07c      	beq.n	8001d36 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8001c3c:	69bb      	ldr	r3, [r7, #24]
 8001c3e:	f003 0301 	and.w	r3, r3, #1
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d023      	beq.n	8001c8e <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	2201      	movs	r2, #1
 8001c4c:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8001c4e:	69bb      	ldr	r3, [r7, #24]
 8001c50:	f003 0302 	and.w	r3, r3, #2
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d003      	beq.n	8001c60 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8001c58:	6878      	ldr	r0, [r7, #4]
 8001c5a:	f000 f983 	bl	8001f64 <HAL_CAN_TxMailbox0CompleteCallback>
 8001c5e:	e016      	b.n	8001c8e <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8001c60:	69bb      	ldr	r3, [r7, #24]
 8001c62:	f003 0304 	and.w	r3, r3, #4
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d004      	beq.n	8001c74 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8001c6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c6c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001c70:	627b      	str	r3, [r7, #36]	@ 0x24
 8001c72:	e00c      	b.n	8001c8e <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8001c74:	69bb      	ldr	r3, [r7, #24]
 8001c76:	f003 0308 	and.w	r3, r3, #8
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d004      	beq.n	8001c88 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8001c7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c80:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001c84:	627b      	str	r3, [r7, #36]	@ 0x24
 8001c86:	e002      	b.n	8001c8e <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8001c88:	6878      	ldr	r0, [r7, #4]
 8001c8a:	f000 f989 	bl	8001fa0 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8001c8e:	69bb      	ldr	r3, [r7, #24]
 8001c90:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d024      	beq.n	8001ce2 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001ca0:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8001ca2:	69bb      	ldr	r3, [r7, #24]
 8001ca4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d003      	beq.n	8001cb4 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8001cac:	6878      	ldr	r0, [r7, #4]
 8001cae:	f000 f963 	bl	8001f78 <HAL_CAN_TxMailbox1CompleteCallback>
 8001cb2:	e016      	b.n	8001ce2 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8001cb4:	69bb      	ldr	r3, [r7, #24]
 8001cb6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d004      	beq.n	8001cc8 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8001cbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001cc0:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001cc4:	627b      	str	r3, [r7, #36]	@ 0x24
 8001cc6:	e00c      	b.n	8001ce2 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8001cc8:	69bb      	ldr	r3, [r7, #24]
 8001cca:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d004      	beq.n	8001cdc <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8001cd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001cd4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001cd8:	627b      	str	r3, [r7, #36]	@ 0x24
 8001cda:	e002      	b.n	8001ce2 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8001cdc:	6878      	ldr	r0, [r7, #4]
 8001cde:	f000 f969 	bl	8001fb4 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8001ce2:	69bb      	ldr	r3, [r7, #24]
 8001ce4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d024      	beq.n	8001d36 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001cf4:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8001cf6:	69bb      	ldr	r3, [r7, #24]
 8001cf8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d003      	beq.n	8001d08 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8001d00:	6878      	ldr	r0, [r7, #4]
 8001d02:	f000 f943 	bl	8001f8c <HAL_CAN_TxMailbox2CompleteCallback>
 8001d06:	e016      	b.n	8001d36 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8001d08:	69bb      	ldr	r3, [r7, #24]
 8001d0a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d004      	beq.n	8001d1c <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8001d12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d14:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001d18:	627b      	str	r3, [r7, #36]	@ 0x24
 8001d1a:	e00c      	b.n	8001d36 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8001d1c:	69bb      	ldr	r3, [r7, #24]
 8001d1e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d004      	beq.n	8001d30 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8001d26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d28:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001d2c:	627b      	str	r3, [r7, #36]	@ 0x24
 8001d2e:	e002      	b.n	8001d36 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8001d30:	6878      	ldr	r0, [r7, #4]
 8001d32:	f000 f949 	bl	8001fc8 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8001d36:	6a3b      	ldr	r3, [r7, #32]
 8001d38:	f003 0308 	and.w	r3, r3, #8
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d00c      	beq.n	8001d5a <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8001d40:	697b      	ldr	r3, [r7, #20]
 8001d42:	f003 0310 	and.w	r3, r3, #16
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d007      	beq.n	8001d5a <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8001d4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d4c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001d50:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	2210      	movs	r2, #16
 8001d58:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8001d5a:	6a3b      	ldr	r3, [r7, #32]
 8001d5c:	f003 0304 	and.w	r3, r3, #4
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d00b      	beq.n	8001d7c <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8001d64:	697b      	ldr	r3, [r7, #20]
 8001d66:	f003 0308 	and.w	r3, r3, #8
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	d006      	beq.n	8001d7c <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	2208      	movs	r2, #8
 8001d74:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8001d76:	6878      	ldr	r0, [r7, #4]
 8001d78:	f000 f930 	bl	8001fdc <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8001d7c:	6a3b      	ldr	r3, [r7, #32]
 8001d7e:	f003 0302 	and.w	r3, r3, #2
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d009      	beq.n	8001d9a <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	68db      	ldr	r3, [r3, #12]
 8001d8c:	f003 0303 	and.w	r3, r3, #3
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d002      	beq.n	8001d9a <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8001d94:	6878      	ldr	r0, [r7, #4]
 8001d96:	f7fe fc9b 	bl	80006d0 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8001d9a:	6a3b      	ldr	r3, [r7, #32]
 8001d9c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d00c      	beq.n	8001dbe <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8001da4:	693b      	ldr	r3, [r7, #16]
 8001da6:	f003 0310 	and.w	r3, r3, #16
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d007      	beq.n	8001dbe <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8001dae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001db0:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001db4:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	2210      	movs	r2, #16
 8001dbc:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8001dbe:	6a3b      	ldr	r3, [r7, #32]
 8001dc0:	f003 0320 	and.w	r3, r3, #32
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d00b      	beq.n	8001de0 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8001dc8:	693b      	ldr	r3, [r7, #16]
 8001dca:	f003 0308 	and.w	r3, r3, #8
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d006      	beq.n	8001de0 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	2208      	movs	r2, #8
 8001dd8:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8001dda:	6878      	ldr	r0, [r7, #4]
 8001ddc:	f000 f912 	bl	8002004 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8001de0:	6a3b      	ldr	r3, [r7, #32]
 8001de2:	f003 0310 	and.w	r3, r3, #16
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d009      	beq.n	8001dfe <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	691b      	ldr	r3, [r3, #16]
 8001df0:	f003 0303 	and.w	r3, r3, #3
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d002      	beq.n	8001dfe <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8001df8:	6878      	ldr	r0, [r7, #4]
 8001dfa:	f000 f8f9 	bl	8001ff0 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8001dfe:	6a3b      	ldr	r3, [r7, #32]
 8001e00:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d00b      	beq.n	8001e20 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8001e08:	69fb      	ldr	r3, [r7, #28]
 8001e0a:	f003 0310 	and.w	r3, r3, #16
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d006      	beq.n	8001e20 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	2210      	movs	r2, #16
 8001e18:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8001e1a:	6878      	ldr	r0, [r7, #4]
 8001e1c:	f000 f8fc 	bl	8002018 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8001e20:	6a3b      	ldr	r3, [r7, #32]
 8001e22:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d00b      	beq.n	8001e42 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8001e2a:	69fb      	ldr	r3, [r7, #28]
 8001e2c:	f003 0308 	and.w	r3, r3, #8
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d006      	beq.n	8001e42 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	2208      	movs	r2, #8
 8001e3a:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8001e3c:	6878      	ldr	r0, [r7, #4]
 8001e3e:	f000 f8f5 	bl	800202c <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8001e42:	6a3b      	ldr	r3, [r7, #32]
 8001e44:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d07b      	beq.n	8001f44 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8001e4c:	69fb      	ldr	r3, [r7, #28]
 8001e4e:	f003 0304 	and.w	r3, r3, #4
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d072      	beq.n	8001f3c <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8001e56:	6a3b      	ldr	r3, [r7, #32]
 8001e58:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d008      	beq.n	8001e72 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8001e60:	68fb      	ldr	r3, [r7, #12]
 8001e62:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d003      	beq.n	8001e72 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8001e6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e6c:	f043 0301 	orr.w	r3, r3, #1
 8001e70:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8001e72:	6a3b      	ldr	r3, [r7, #32]
 8001e74:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d008      	beq.n	8001e8e <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8001e7c:	68fb      	ldr	r3, [r7, #12]
 8001e7e:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d003      	beq.n	8001e8e <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8001e86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e88:	f043 0302 	orr.w	r3, r3, #2
 8001e8c:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8001e8e:	6a3b      	ldr	r3, [r7, #32]
 8001e90:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d008      	beq.n	8001eaa <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8001e98:	68fb      	ldr	r3, [r7, #12]
 8001e9a:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d003      	beq.n	8001eaa <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8001ea2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ea4:	f043 0304 	orr.w	r3, r3, #4
 8001ea8:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8001eaa:	6a3b      	ldr	r3, [r7, #32]
 8001eac:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	d043      	beq.n	8001f3c <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8001eb4:	68fb      	ldr	r3, [r7, #12]
 8001eb6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d03e      	beq.n	8001f3c <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8001ebe:	68fb      	ldr	r3, [r7, #12]
 8001ec0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001ec4:	2b60      	cmp	r3, #96	@ 0x60
 8001ec6:	d02b      	beq.n	8001f20 <HAL_CAN_IRQHandler+0x32a>
 8001ec8:	2b60      	cmp	r3, #96	@ 0x60
 8001eca:	d82e      	bhi.n	8001f2a <HAL_CAN_IRQHandler+0x334>
 8001ecc:	2b50      	cmp	r3, #80	@ 0x50
 8001ece:	d022      	beq.n	8001f16 <HAL_CAN_IRQHandler+0x320>
 8001ed0:	2b50      	cmp	r3, #80	@ 0x50
 8001ed2:	d82a      	bhi.n	8001f2a <HAL_CAN_IRQHandler+0x334>
 8001ed4:	2b40      	cmp	r3, #64	@ 0x40
 8001ed6:	d019      	beq.n	8001f0c <HAL_CAN_IRQHandler+0x316>
 8001ed8:	2b40      	cmp	r3, #64	@ 0x40
 8001eda:	d826      	bhi.n	8001f2a <HAL_CAN_IRQHandler+0x334>
 8001edc:	2b30      	cmp	r3, #48	@ 0x30
 8001ede:	d010      	beq.n	8001f02 <HAL_CAN_IRQHandler+0x30c>
 8001ee0:	2b30      	cmp	r3, #48	@ 0x30
 8001ee2:	d822      	bhi.n	8001f2a <HAL_CAN_IRQHandler+0x334>
 8001ee4:	2b10      	cmp	r3, #16
 8001ee6:	d002      	beq.n	8001eee <HAL_CAN_IRQHandler+0x2f8>
 8001ee8:	2b20      	cmp	r3, #32
 8001eea:	d005      	beq.n	8001ef8 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8001eec:	e01d      	b.n	8001f2a <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8001eee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ef0:	f043 0308 	orr.w	r3, r3, #8
 8001ef4:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001ef6:	e019      	b.n	8001f2c <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8001ef8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001efa:	f043 0310 	orr.w	r3, r3, #16
 8001efe:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001f00:	e014      	b.n	8001f2c <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8001f02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f04:	f043 0320 	orr.w	r3, r3, #32
 8001f08:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001f0a:	e00f      	b.n	8001f2c <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8001f0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f0e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001f12:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001f14:	e00a      	b.n	8001f2c <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8001f16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f18:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001f1c:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001f1e:	e005      	b.n	8001f2c <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8001f20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f22:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001f26:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001f28:	e000      	b.n	8001f2c <HAL_CAN_IRQHandler+0x336>
            break;
 8001f2a:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	699a      	ldr	r2, [r3, #24]
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8001f3a:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	2204      	movs	r2, #4
 8001f42:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8001f44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d008      	beq.n	8001f5c <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001f4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f50:	431a      	orrs	r2, r3
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8001f56:	6878      	ldr	r0, [r7, #4]
 8001f58:	f000 f872 	bl	8002040 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8001f5c:	bf00      	nop
 8001f5e:	3728      	adds	r7, #40	@ 0x28
 8001f60:	46bd      	mov	sp, r7
 8001f62:	bd80      	pop	{r7, pc}

08001f64 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001f64:	b480      	push	{r7}
 8001f66:	b083      	sub	sp, #12
 8001f68:	af00      	add	r7, sp, #0
 8001f6a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8001f6c:	bf00      	nop
 8001f6e:	370c      	adds	r7, #12
 8001f70:	46bd      	mov	sp, r7
 8001f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f76:	4770      	bx	lr

08001f78 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001f78:	b480      	push	{r7}
 8001f7a:	b083      	sub	sp, #12
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8001f80:	bf00      	nop
 8001f82:	370c      	adds	r7, #12
 8001f84:	46bd      	mov	sp, r7
 8001f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f8a:	4770      	bx	lr

08001f8c <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001f8c:	b480      	push	{r7}
 8001f8e:	b083      	sub	sp, #12
 8001f90:	af00      	add	r7, sp, #0
 8001f92:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8001f94:	bf00      	nop
 8001f96:	370c      	adds	r7, #12
 8001f98:	46bd      	mov	sp, r7
 8001f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f9e:	4770      	bx	lr

08001fa0 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001fa0:	b480      	push	{r7}
 8001fa2:	b083      	sub	sp, #12
 8001fa4:	af00      	add	r7, sp, #0
 8001fa6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8001fa8:	bf00      	nop
 8001faa:	370c      	adds	r7, #12
 8001fac:	46bd      	mov	sp, r7
 8001fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb2:	4770      	bx	lr

08001fb4 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001fb4:	b480      	push	{r7}
 8001fb6:	b083      	sub	sp, #12
 8001fb8:	af00      	add	r7, sp, #0
 8001fba:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8001fbc:	bf00      	nop
 8001fbe:	370c      	adds	r7, #12
 8001fc0:	46bd      	mov	sp, r7
 8001fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc6:	4770      	bx	lr

08001fc8 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001fc8:	b480      	push	{r7}
 8001fca:	b083      	sub	sp, #12
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8001fd0:	bf00      	nop
 8001fd2:	370c      	adds	r7, #12
 8001fd4:	46bd      	mov	sp, r7
 8001fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fda:	4770      	bx	lr

08001fdc <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8001fdc:	b480      	push	{r7}
 8001fde:	b083      	sub	sp, #12
 8001fe0:	af00      	add	r7, sp, #0
 8001fe2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8001fe4:	bf00      	nop
 8001fe6:	370c      	adds	r7, #12
 8001fe8:	46bd      	mov	sp, r7
 8001fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fee:	4770      	bx	lr

08001ff0 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8001ff0:	b480      	push	{r7}
 8001ff2:	b083      	sub	sp, #12
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8001ff8:	bf00      	nop
 8001ffa:	370c      	adds	r7, #12
 8001ffc:	46bd      	mov	sp, r7
 8001ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002002:	4770      	bx	lr

08002004 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8002004:	b480      	push	{r7}
 8002006:	b083      	sub	sp, #12
 8002008:	af00      	add	r7, sp, #0
 800200a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 800200c:	bf00      	nop
 800200e:	370c      	adds	r7, #12
 8002010:	46bd      	mov	sp, r7
 8002012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002016:	4770      	bx	lr

08002018 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8002018:	b480      	push	{r7}
 800201a:	b083      	sub	sp, #12
 800201c:	af00      	add	r7, sp, #0
 800201e:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8002020:	bf00      	nop
 8002022:	370c      	adds	r7, #12
 8002024:	46bd      	mov	sp, r7
 8002026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800202a:	4770      	bx	lr

0800202c <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 800202c:	b480      	push	{r7}
 800202e:	b083      	sub	sp, #12
 8002030:	af00      	add	r7, sp, #0
 8002032:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8002034:	bf00      	nop
 8002036:	370c      	adds	r7, #12
 8002038:	46bd      	mov	sp, r7
 800203a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800203e:	4770      	bx	lr

08002040 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8002040:	b480      	push	{r7}
 8002042:	b083      	sub	sp, #12
 8002044:	af00      	add	r7, sp, #0
 8002046:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8002048:	bf00      	nop
 800204a:	370c      	adds	r7, #12
 800204c:	46bd      	mov	sp, r7
 800204e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002052:	4770      	bx	lr

08002054 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002054:	b480      	push	{r7}
 8002056:	b085      	sub	sp, #20
 8002058:	af00      	add	r7, sp, #0
 800205a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	f003 0307 	and.w	r3, r3, #7
 8002062:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002064:	4b0c      	ldr	r3, [pc, #48]	@ (8002098 <__NVIC_SetPriorityGrouping+0x44>)
 8002066:	68db      	ldr	r3, [r3, #12]
 8002068:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800206a:	68ba      	ldr	r2, [r7, #8]
 800206c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002070:	4013      	ands	r3, r2
 8002072:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002074:	68fb      	ldr	r3, [r7, #12]
 8002076:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002078:	68bb      	ldr	r3, [r7, #8]
 800207a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800207c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002080:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002084:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002086:	4a04      	ldr	r2, [pc, #16]	@ (8002098 <__NVIC_SetPriorityGrouping+0x44>)
 8002088:	68bb      	ldr	r3, [r7, #8]
 800208a:	60d3      	str	r3, [r2, #12]
}
 800208c:	bf00      	nop
 800208e:	3714      	adds	r7, #20
 8002090:	46bd      	mov	sp, r7
 8002092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002096:	4770      	bx	lr
 8002098:	e000ed00 	.word	0xe000ed00

0800209c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800209c:	b480      	push	{r7}
 800209e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80020a0:	4b04      	ldr	r3, [pc, #16]	@ (80020b4 <__NVIC_GetPriorityGrouping+0x18>)
 80020a2:	68db      	ldr	r3, [r3, #12]
 80020a4:	0a1b      	lsrs	r3, r3, #8
 80020a6:	f003 0307 	and.w	r3, r3, #7
}
 80020aa:	4618      	mov	r0, r3
 80020ac:	46bd      	mov	sp, r7
 80020ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b2:	4770      	bx	lr
 80020b4:	e000ed00 	.word	0xe000ed00

080020b8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80020b8:	b480      	push	{r7}
 80020ba:	b083      	sub	sp, #12
 80020bc:	af00      	add	r7, sp, #0
 80020be:	4603      	mov	r3, r0
 80020c0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80020c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	db0b      	blt.n	80020e2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80020ca:	79fb      	ldrb	r3, [r7, #7]
 80020cc:	f003 021f 	and.w	r2, r3, #31
 80020d0:	4907      	ldr	r1, [pc, #28]	@ (80020f0 <__NVIC_EnableIRQ+0x38>)
 80020d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020d6:	095b      	lsrs	r3, r3, #5
 80020d8:	2001      	movs	r0, #1
 80020da:	fa00 f202 	lsl.w	r2, r0, r2
 80020de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80020e2:	bf00      	nop
 80020e4:	370c      	adds	r7, #12
 80020e6:	46bd      	mov	sp, r7
 80020e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ec:	4770      	bx	lr
 80020ee:	bf00      	nop
 80020f0:	e000e100 	.word	0xe000e100

080020f4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80020f4:	b480      	push	{r7}
 80020f6:	b083      	sub	sp, #12
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	4603      	mov	r3, r0
 80020fc:	6039      	str	r1, [r7, #0]
 80020fe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002100:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002104:	2b00      	cmp	r3, #0
 8002106:	db0a      	blt.n	800211e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002108:	683b      	ldr	r3, [r7, #0]
 800210a:	b2da      	uxtb	r2, r3
 800210c:	490c      	ldr	r1, [pc, #48]	@ (8002140 <__NVIC_SetPriority+0x4c>)
 800210e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002112:	0112      	lsls	r2, r2, #4
 8002114:	b2d2      	uxtb	r2, r2
 8002116:	440b      	add	r3, r1
 8002118:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800211c:	e00a      	b.n	8002134 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800211e:	683b      	ldr	r3, [r7, #0]
 8002120:	b2da      	uxtb	r2, r3
 8002122:	4908      	ldr	r1, [pc, #32]	@ (8002144 <__NVIC_SetPriority+0x50>)
 8002124:	79fb      	ldrb	r3, [r7, #7]
 8002126:	f003 030f 	and.w	r3, r3, #15
 800212a:	3b04      	subs	r3, #4
 800212c:	0112      	lsls	r2, r2, #4
 800212e:	b2d2      	uxtb	r2, r2
 8002130:	440b      	add	r3, r1
 8002132:	761a      	strb	r2, [r3, #24]
}
 8002134:	bf00      	nop
 8002136:	370c      	adds	r7, #12
 8002138:	46bd      	mov	sp, r7
 800213a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800213e:	4770      	bx	lr
 8002140:	e000e100 	.word	0xe000e100
 8002144:	e000ed00 	.word	0xe000ed00

08002148 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002148:	b480      	push	{r7}
 800214a:	b089      	sub	sp, #36	@ 0x24
 800214c:	af00      	add	r7, sp, #0
 800214e:	60f8      	str	r0, [r7, #12]
 8002150:	60b9      	str	r1, [r7, #8]
 8002152:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002154:	68fb      	ldr	r3, [r7, #12]
 8002156:	f003 0307 	and.w	r3, r3, #7
 800215a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800215c:	69fb      	ldr	r3, [r7, #28]
 800215e:	f1c3 0307 	rsb	r3, r3, #7
 8002162:	2b04      	cmp	r3, #4
 8002164:	bf28      	it	cs
 8002166:	2304      	movcs	r3, #4
 8002168:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800216a:	69fb      	ldr	r3, [r7, #28]
 800216c:	3304      	adds	r3, #4
 800216e:	2b06      	cmp	r3, #6
 8002170:	d902      	bls.n	8002178 <NVIC_EncodePriority+0x30>
 8002172:	69fb      	ldr	r3, [r7, #28]
 8002174:	3b03      	subs	r3, #3
 8002176:	e000      	b.n	800217a <NVIC_EncodePriority+0x32>
 8002178:	2300      	movs	r3, #0
 800217a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800217c:	f04f 32ff 	mov.w	r2, #4294967295
 8002180:	69bb      	ldr	r3, [r7, #24]
 8002182:	fa02 f303 	lsl.w	r3, r2, r3
 8002186:	43da      	mvns	r2, r3
 8002188:	68bb      	ldr	r3, [r7, #8]
 800218a:	401a      	ands	r2, r3
 800218c:	697b      	ldr	r3, [r7, #20]
 800218e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002190:	f04f 31ff 	mov.w	r1, #4294967295
 8002194:	697b      	ldr	r3, [r7, #20]
 8002196:	fa01 f303 	lsl.w	r3, r1, r3
 800219a:	43d9      	mvns	r1, r3
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021a0:	4313      	orrs	r3, r2
         );
}
 80021a2:	4618      	mov	r0, r3
 80021a4:	3724      	adds	r7, #36	@ 0x24
 80021a6:	46bd      	mov	sp, r7
 80021a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ac:	4770      	bx	lr
	...

080021b0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80021b0:	b580      	push	{r7, lr}
 80021b2:	b082      	sub	sp, #8
 80021b4:	af00      	add	r7, sp, #0
 80021b6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	3b01      	subs	r3, #1
 80021bc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80021c0:	d301      	bcc.n	80021c6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80021c2:	2301      	movs	r3, #1
 80021c4:	e00f      	b.n	80021e6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80021c6:	4a0a      	ldr	r2, [pc, #40]	@ (80021f0 <SysTick_Config+0x40>)
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	3b01      	subs	r3, #1
 80021cc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80021ce:	210f      	movs	r1, #15
 80021d0:	f04f 30ff 	mov.w	r0, #4294967295
 80021d4:	f7ff ff8e 	bl	80020f4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80021d8:	4b05      	ldr	r3, [pc, #20]	@ (80021f0 <SysTick_Config+0x40>)
 80021da:	2200      	movs	r2, #0
 80021dc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80021de:	4b04      	ldr	r3, [pc, #16]	@ (80021f0 <SysTick_Config+0x40>)
 80021e0:	2207      	movs	r2, #7
 80021e2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80021e4:	2300      	movs	r3, #0
}
 80021e6:	4618      	mov	r0, r3
 80021e8:	3708      	adds	r7, #8
 80021ea:	46bd      	mov	sp, r7
 80021ec:	bd80      	pop	{r7, pc}
 80021ee:	bf00      	nop
 80021f0:	e000e010 	.word	0xe000e010

080021f4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80021f4:	b580      	push	{r7, lr}
 80021f6:	b082      	sub	sp, #8
 80021f8:	af00      	add	r7, sp, #0
 80021fa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80021fc:	6878      	ldr	r0, [r7, #4]
 80021fe:	f7ff ff29 	bl	8002054 <__NVIC_SetPriorityGrouping>
}
 8002202:	bf00      	nop
 8002204:	3708      	adds	r7, #8
 8002206:	46bd      	mov	sp, r7
 8002208:	bd80      	pop	{r7, pc}

0800220a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800220a:	b580      	push	{r7, lr}
 800220c:	b086      	sub	sp, #24
 800220e:	af00      	add	r7, sp, #0
 8002210:	4603      	mov	r3, r0
 8002212:	60b9      	str	r1, [r7, #8]
 8002214:	607a      	str	r2, [r7, #4]
 8002216:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002218:	2300      	movs	r3, #0
 800221a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800221c:	f7ff ff3e 	bl	800209c <__NVIC_GetPriorityGrouping>
 8002220:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002222:	687a      	ldr	r2, [r7, #4]
 8002224:	68b9      	ldr	r1, [r7, #8]
 8002226:	6978      	ldr	r0, [r7, #20]
 8002228:	f7ff ff8e 	bl	8002148 <NVIC_EncodePriority>
 800222c:	4602      	mov	r2, r0
 800222e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002232:	4611      	mov	r1, r2
 8002234:	4618      	mov	r0, r3
 8002236:	f7ff ff5d 	bl	80020f4 <__NVIC_SetPriority>
}
 800223a:	bf00      	nop
 800223c:	3718      	adds	r7, #24
 800223e:	46bd      	mov	sp, r7
 8002240:	bd80      	pop	{r7, pc}

08002242 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002242:	b580      	push	{r7, lr}
 8002244:	b082      	sub	sp, #8
 8002246:	af00      	add	r7, sp, #0
 8002248:	4603      	mov	r3, r0
 800224a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800224c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002250:	4618      	mov	r0, r3
 8002252:	f7ff ff31 	bl	80020b8 <__NVIC_EnableIRQ>
}
 8002256:	bf00      	nop
 8002258:	3708      	adds	r7, #8
 800225a:	46bd      	mov	sp, r7
 800225c:	bd80      	pop	{r7, pc}

0800225e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800225e:	b580      	push	{r7, lr}
 8002260:	b082      	sub	sp, #8
 8002262:	af00      	add	r7, sp, #0
 8002264:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002266:	6878      	ldr	r0, [r7, #4]
 8002268:	f7ff ffa2 	bl	80021b0 <SysTick_Config>
 800226c:	4603      	mov	r3, r0
}
 800226e:	4618      	mov	r0, r3
 8002270:	3708      	adds	r7, #8
 8002272:	46bd      	mov	sp, r7
 8002274:	bd80      	pop	{r7, pc}

08002276 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002276:	b580      	push	{r7, lr}
 8002278:	b084      	sub	sp, #16
 800227a:	af00      	add	r7, sp, #0
 800227c:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002282:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002284:	f7ff f854 	bl	8001330 <HAL_GetTick>
 8002288:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002290:	b2db      	uxtb	r3, r3
 8002292:	2b02      	cmp	r3, #2
 8002294:	d008      	beq.n	80022a8 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	2280      	movs	r2, #128	@ 0x80
 800229a:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	2200      	movs	r2, #0
 80022a0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80022a4:	2301      	movs	r3, #1
 80022a6:	e052      	b.n	800234e <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	681a      	ldr	r2, [r3, #0]
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	f022 0216 	bic.w	r2, r2, #22
 80022b6:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	695a      	ldr	r2, [r3, #20]
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80022c6:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d103      	bne.n	80022d8 <HAL_DMA_Abort+0x62>
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d007      	beq.n	80022e8 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	681a      	ldr	r2, [r3, #0]
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	f022 0208 	bic.w	r2, r2, #8
 80022e6:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	681a      	ldr	r2, [r3, #0]
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	f022 0201 	bic.w	r2, r2, #1
 80022f6:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80022f8:	e013      	b.n	8002322 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80022fa:	f7ff f819 	bl	8001330 <HAL_GetTick>
 80022fe:	4602      	mov	r2, r0
 8002300:	68bb      	ldr	r3, [r7, #8]
 8002302:	1ad3      	subs	r3, r2, r3
 8002304:	2b05      	cmp	r3, #5
 8002306:	d90c      	bls.n	8002322 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	2220      	movs	r2, #32
 800230c:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	2203      	movs	r2, #3
 8002312:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	2200      	movs	r2, #0
 800231a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 800231e:	2303      	movs	r3, #3
 8002320:	e015      	b.n	800234e <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	f003 0301 	and.w	r3, r3, #1
 800232c:	2b00      	cmp	r3, #0
 800232e:	d1e4      	bne.n	80022fa <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002334:	223f      	movs	r2, #63	@ 0x3f
 8002336:	409a      	lsls	r2, r3
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	2201      	movs	r2, #1
 8002340:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	2200      	movs	r2, #0
 8002348:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 800234c:	2300      	movs	r3, #0
}
 800234e:	4618      	mov	r0, r3
 8002350:	3710      	adds	r7, #16
 8002352:	46bd      	mov	sp, r7
 8002354:	bd80      	pop	{r7, pc}

08002356 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002356:	b480      	push	{r7}
 8002358:	b083      	sub	sp, #12
 800235a:	af00      	add	r7, sp, #0
 800235c:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002364:	b2db      	uxtb	r3, r3
 8002366:	2b02      	cmp	r3, #2
 8002368:	d004      	beq.n	8002374 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	2280      	movs	r2, #128	@ 0x80
 800236e:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002370:	2301      	movs	r3, #1
 8002372:	e00c      	b.n	800238e <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	2205      	movs	r2, #5
 8002378:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	681a      	ldr	r2, [r3, #0]
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	f022 0201 	bic.w	r2, r2, #1
 800238a:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800238c:	2300      	movs	r3, #0
}
 800238e:	4618      	mov	r0, r3
 8002390:	370c      	adds	r7, #12
 8002392:	46bd      	mov	sp, r7
 8002394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002398:	4770      	bx	lr
	...

0800239c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800239c:	b480      	push	{r7}
 800239e:	b089      	sub	sp, #36	@ 0x24
 80023a0:	af00      	add	r7, sp, #0
 80023a2:	6078      	str	r0, [r7, #4]
 80023a4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80023a6:	2300      	movs	r3, #0
 80023a8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80023aa:	2300      	movs	r3, #0
 80023ac:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80023ae:	2300      	movs	r3, #0
 80023b0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80023b2:	2300      	movs	r3, #0
 80023b4:	61fb      	str	r3, [r7, #28]
 80023b6:	e16b      	b.n	8002690 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80023b8:	2201      	movs	r2, #1
 80023ba:	69fb      	ldr	r3, [r7, #28]
 80023bc:	fa02 f303 	lsl.w	r3, r2, r3
 80023c0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80023c2:	683b      	ldr	r3, [r7, #0]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	697a      	ldr	r2, [r7, #20]
 80023c8:	4013      	ands	r3, r2
 80023ca:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80023cc:	693a      	ldr	r2, [r7, #16]
 80023ce:	697b      	ldr	r3, [r7, #20]
 80023d0:	429a      	cmp	r2, r3
 80023d2:	f040 815a 	bne.w	800268a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80023d6:	683b      	ldr	r3, [r7, #0]
 80023d8:	685b      	ldr	r3, [r3, #4]
 80023da:	f003 0303 	and.w	r3, r3, #3
 80023de:	2b01      	cmp	r3, #1
 80023e0:	d005      	beq.n	80023ee <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80023e2:	683b      	ldr	r3, [r7, #0]
 80023e4:	685b      	ldr	r3, [r3, #4]
 80023e6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80023ea:	2b02      	cmp	r3, #2
 80023ec:	d130      	bne.n	8002450 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	689b      	ldr	r3, [r3, #8]
 80023f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80023f4:	69fb      	ldr	r3, [r7, #28]
 80023f6:	005b      	lsls	r3, r3, #1
 80023f8:	2203      	movs	r2, #3
 80023fa:	fa02 f303 	lsl.w	r3, r2, r3
 80023fe:	43db      	mvns	r3, r3
 8002400:	69ba      	ldr	r2, [r7, #24]
 8002402:	4013      	ands	r3, r2
 8002404:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002406:	683b      	ldr	r3, [r7, #0]
 8002408:	68da      	ldr	r2, [r3, #12]
 800240a:	69fb      	ldr	r3, [r7, #28]
 800240c:	005b      	lsls	r3, r3, #1
 800240e:	fa02 f303 	lsl.w	r3, r2, r3
 8002412:	69ba      	ldr	r2, [r7, #24]
 8002414:	4313      	orrs	r3, r2
 8002416:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	69ba      	ldr	r2, [r7, #24]
 800241c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	685b      	ldr	r3, [r3, #4]
 8002422:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002424:	2201      	movs	r2, #1
 8002426:	69fb      	ldr	r3, [r7, #28]
 8002428:	fa02 f303 	lsl.w	r3, r2, r3
 800242c:	43db      	mvns	r3, r3
 800242e:	69ba      	ldr	r2, [r7, #24]
 8002430:	4013      	ands	r3, r2
 8002432:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002434:	683b      	ldr	r3, [r7, #0]
 8002436:	685b      	ldr	r3, [r3, #4]
 8002438:	091b      	lsrs	r3, r3, #4
 800243a:	f003 0201 	and.w	r2, r3, #1
 800243e:	69fb      	ldr	r3, [r7, #28]
 8002440:	fa02 f303 	lsl.w	r3, r2, r3
 8002444:	69ba      	ldr	r2, [r7, #24]
 8002446:	4313      	orrs	r3, r2
 8002448:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	69ba      	ldr	r2, [r7, #24]
 800244e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002450:	683b      	ldr	r3, [r7, #0]
 8002452:	685b      	ldr	r3, [r3, #4]
 8002454:	f003 0303 	and.w	r3, r3, #3
 8002458:	2b03      	cmp	r3, #3
 800245a:	d017      	beq.n	800248c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	68db      	ldr	r3, [r3, #12]
 8002460:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002462:	69fb      	ldr	r3, [r7, #28]
 8002464:	005b      	lsls	r3, r3, #1
 8002466:	2203      	movs	r2, #3
 8002468:	fa02 f303 	lsl.w	r3, r2, r3
 800246c:	43db      	mvns	r3, r3
 800246e:	69ba      	ldr	r2, [r7, #24]
 8002470:	4013      	ands	r3, r2
 8002472:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002474:	683b      	ldr	r3, [r7, #0]
 8002476:	689a      	ldr	r2, [r3, #8]
 8002478:	69fb      	ldr	r3, [r7, #28]
 800247a:	005b      	lsls	r3, r3, #1
 800247c:	fa02 f303 	lsl.w	r3, r2, r3
 8002480:	69ba      	ldr	r2, [r7, #24]
 8002482:	4313      	orrs	r3, r2
 8002484:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	69ba      	ldr	r2, [r7, #24]
 800248a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800248c:	683b      	ldr	r3, [r7, #0]
 800248e:	685b      	ldr	r3, [r3, #4]
 8002490:	f003 0303 	and.w	r3, r3, #3
 8002494:	2b02      	cmp	r3, #2
 8002496:	d123      	bne.n	80024e0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002498:	69fb      	ldr	r3, [r7, #28]
 800249a:	08da      	lsrs	r2, r3, #3
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	3208      	adds	r2, #8
 80024a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80024a4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80024a6:	69fb      	ldr	r3, [r7, #28]
 80024a8:	f003 0307 	and.w	r3, r3, #7
 80024ac:	009b      	lsls	r3, r3, #2
 80024ae:	220f      	movs	r2, #15
 80024b0:	fa02 f303 	lsl.w	r3, r2, r3
 80024b4:	43db      	mvns	r3, r3
 80024b6:	69ba      	ldr	r2, [r7, #24]
 80024b8:	4013      	ands	r3, r2
 80024ba:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80024bc:	683b      	ldr	r3, [r7, #0]
 80024be:	691a      	ldr	r2, [r3, #16]
 80024c0:	69fb      	ldr	r3, [r7, #28]
 80024c2:	f003 0307 	and.w	r3, r3, #7
 80024c6:	009b      	lsls	r3, r3, #2
 80024c8:	fa02 f303 	lsl.w	r3, r2, r3
 80024cc:	69ba      	ldr	r2, [r7, #24]
 80024ce:	4313      	orrs	r3, r2
 80024d0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80024d2:	69fb      	ldr	r3, [r7, #28]
 80024d4:	08da      	lsrs	r2, r3, #3
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	3208      	adds	r2, #8
 80024da:	69b9      	ldr	r1, [r7, #24]
 80024dc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80024e6:	69fb      	ldr	r3, [r7, #28]
 80024e8:	005b      	lsls	r3, r3, #1
 80024ea:	2203      	movs	r2, #3
 80024ec:	fa02 f303 	lsl.w	r3, r2, r3
 80024f0:	43db      	mvns	r3, r3
 80024f2:	69ba      	ldr	r2, [r7, #24]
 80024f4:	4013      	ands	r3, r2
 80024f6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80024f8:	683b      	ldr	r3, [r7, #0]
 80024fa:	685b      	ldr	r3, [r3, #4]
 80024fc:	f003 0203 	and.w	r2, r3, #3
 8002500:	69fb      	ldr	r3, [r7, #28]
 8002502:	005b      	lsls	r3, r3, #1
 8002504:	fa02 f303 	lsl.w	r3, r2, r3
 8002508:	69ba      	ldr	r2, [r7, #24]
 800250a:	4313      	orrs	r3, r2
 800250c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	69ba      	ldr	r2, [r7, #24]
 8002512:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002514:	683b      	ldr	r3, [r7, #0]
 8002516:	685b      	ldr	r3, [r3, #4]
 8002518:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800251c:	2b00      	cmp	r3, #0
 800251e:	f000 80b4 	beq.w	800268a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002522:	2300      	movs	r3, #0
 8002524:	60fb      	str	r3, [r7, #12]
 8002526:	4b60      	ldr	r3, [pc, #384]	@ (80026a8 <HAL_GPIO_Init+0x30c>)
 8002528:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800252a:	4a5f      	ldr	r2, [pc, #380]	@ (80026a8 <HAL_GPIO_Init+0x30c>)
 800252c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002530:	6453      	str	r3, [r2, #68]	@ 0x44
 8002532:	4b5d      	ldr	r3, [pc, #372]	@ (80026a8 <HAL_GPIO_Init+0x30c>)
 8002534:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002536:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800253a:	60fb      	str	r3, [r7, #12]
 800253c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800253e:	4a5b      	ldr	r2, [pc, #364]	@ (80026ac <HAL_GPIO_Init+0x310>)
 8002540:	69fb      	ldr	r3, [r7, #28]
 8002542:	089b      	lsrs	r3, r3, #2
 8002544:	3302      	adds	r3, #2
 8002546:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800254a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800254c:	69fb      	ldr	r3, [r7, #28]
 800254e:	f003 0303 	and.w	r3, r3, #3
 8002552:	009b      	lsls	r3, r3, #2
 8002554:	220f      	movs	r2, #15
 8002556:	fa02 f303 	lsl.w	r3, r2, r3
 800255a:	43db      	mvns	r3, r3
 800255c:	69ba      	ldr	r2, [r7, #24]
 800255e:	4013      	ands	r3, r2
 8002560:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	4a52      	ldr	r2, [pc, #328]	@ (80026b0 <HAL_GPIO_Init+0x314>)
 8002566:	4293      	cmp	r3, r2
 8002568:	d02b      	beq.n	80025c2 <HAL_GPIO_Init+0x226>
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	4a51      	ldr	r2, [pc, #324]	@ (80026b4 <HAL_GPIO_Init+0x318>)
 800256e:	4293      	cmp	r3, r2
 8002570:	d025      	beq.n	80025be <HAL_GPIO_Init+0x222>
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	4a50      	ldr	r2, [pc, #320]	@ (80026b8 <HAL_GPIO_Init+0x31c>)
 8002576:	4293      	cmp	r3, r2
 8002578:	d01f      	beq.n	80025ba <HAL_GPIO_Init+0x21e>
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	4a4f      	ldr	r2, [pc, #316]	@ (80026bc <HAL_GPIO_Init+0x320>)
 800257e:	4293      	cmp	r3, r2
 8002580:	d019      	beq.n	80025b6 <HAL_GPIO_Init+0x21a>
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	4a4e      	ldr	r2, [pc, #312]	@ (80026c0 <HAL_GPIO_Init+0x324>)
 8002586:	4293      	cmp	r3, r2
 8002588:	d013      	beq.n	80025b2 <HAL_GPIO_Init+0x216>
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	4a4d      	ldr	r2, [pc, #308]	@ (80026c4 <HAL_GPIO_Init+0x328>)
 800258e:	4293      	cmp	r3, r2
 8002590:	d00d      	beq.n	80025ae <HAL_GPIO_Init+0x212>
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	4a4c      	ldr	r2, [pc, #304]	@ (80026c8 <HAL_GPIO_Init+0x32c>)
 8002596:	4293      	cmp	r3, r2
 8002598:	d007      	beq.n	80025aa <HAL_GPIO_Init+0x20e>
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	4a4b      	ldr	r2, [pc, #300]	@ (80026cc <HAL_GPIO_Init+0x330>)
 800259e:	4293      	cmp	r3, r2
 80025a0:	d101      	bne.n	80025a6 <HAL_GPIO_Init+0x20a>
 80025a2:	2307      	movs	r3, #7
 80025a4:	e00e      	b.n	80025c4 <HAL_GPIO_Init+0x228>
 80025a6:	2308      	movs	r3, #8
 80025a8:	e00c      	b.n	80025c4 <HAL_GPIO_Init+0x228>
 80025aa:	2306      	movs	r3, #6
 80025ac:	e00a      	b.n	80025c4 <HAL_GPIO_Init+0x228>
 80025ae:	2305      	movs	r3, #5
 80025b0:	e008      	b.n	80025c4 <HAL_GPIO_Init+0x228>
 80025b2:	2304      	movs	r3, #4
 80025b4:	e006      	b.n	80025c4 <HAL_GPIO_Init+0x228>
 80025b6:	2303      	movs	r3, #3
 80025b8:	e004      	b.n	80025c4 <HAL_GPIO_Init+0x228>
 80025ba:	2302      	movs	r3, #2
 80025bc:	e002      	b.n	80025c4 <HAL_GPIO_Init+0x228>
 80025be:	2301      	movs	r3, #1
 80025c0:	e000      	b.n	80025c4 <HAL_GPIO_Init+0x228>
 80025c2:	2300      	movs	r3, #0
 80025c4:	69fa      	ldr	r2, [r7, #28]
 80025c6:	f002 0203 	and.w	r2, r2, #3
 80025ca:	0092      	lsls	r2, r2, #2
 80025cc:	4093      	lsls	r3, r2
 80025ce:	69ba      	ldr	r2, [r7, #24]
 80025d0:	4313      	orrs	r3, r2
 80025d2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80025d4:	4935      	ldr	r1, [pc, #212]	@ (80026ac <HAL_GPIO_Init+0x310>)
 80025d6:	69fb      	ldr	r3, [r7, #28]
 80025d8:	089b      	lsrs	r3, r3, #2
 80025da:	3302      	adds	r3, #2
 80025dc:	69ba      	ldr	r2, [r7, #24]
 80025de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80025e2:	4b3b      	ldr	r3, [pc, #236]	@ (80026d0 <HAL_GPIO_Init+0x334>)
 80025e4:	689b      	ldr	r3, [r3, #8]
 80025e6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80025e8:	693b      	ldr	r3, [r7, #16]
 80025ea:	43db      	mvns	r3, r3
 80025ec:	69ba      	ldr	r2, [r7, #24]
 80025ee:	4013      	ands	r3, r2
 80025f0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80025f2:	683b      	ldr	r3, [r7, #0]
 80025f4:	685b      	ldr	r3, [r3, #4]
 80025f6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d003      	beq.n	8002606 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80025fe:	69ba      	ldr	r2, [r7, #24]
 8002600:	693b      	ldr	r3, [r7, #16]
 8002602:	4313      	orrs	r3, r2
 8002604:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002606:	4a32      	ldr	r2, [pc, #200]	@ (80026d0 <HAL_GPIO_Init+0x334>)
 8002608:	69bb      	ldr	r3, [r7, #24]
 800260a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800260c:	4b30      	ldr	r3, [pc, #192]	@ (80026d0 <HAL_GPIO_Init+0x334>)
 800260e:	68db      	ldr	r3, [r3, #12]
 8002610:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002612:	693b      	ldr	r3, [r7, #16]
 8002614:	43db      	mvns	r3, r3
 8002616:	69ba      	ldr	r2, [r7, #24]
 8002618:	4013      	ands	r3, r2
 800261a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800261c:	683b      	ldr	r3, [r7, #0]
 800261e:	685b      	ldr	r3, [r3, #4]
 8002620:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002624:	2b00      	cmp	r3, #0
 8002626:	d003      	beq.n	8002630 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002628:	69ba      	ldr	r2, [r7, #24]
 800262a:	693b      	ldr	r3, [r7, #16]
 800262c:	4313      	orrs	r3, r2
 800262e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002630:	4a27      	ldr	r2, [pc, #156]	@ (80026d0 <HAL_GPIO_Init+0x334>)
 8002632:	69bb      	ldr	r3, [r7, #24]
 8002634:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002636:	4b26      	ldr	r3, [pc, #152]	@ (80026d0 <HAL_GPIO_Init+0x334>)
 8002638:	685b      	ldr	r3, [r3, #4]
 800263a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800263c:	693b      	ldr	r3, [r7, #16]
 800263e:	43db      	mvns	r3, r3
 8002640:	69ba      	ldr	r2, [r7, #24]
 8002642:	4013      	ands	r3, r2
 8002644:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002646:	683b      	ldr	r3, [r7, #0]
 8002648:	685b      	ldr	r3, [r3, #4]
 800264a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800264e:	2b00      	cmp	r3, #0
 8002650:	d003      	beq.n	800265a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002652:	69ba      	ldr	r2, [r7, #24]
 8002654:	693b      	ldr	r3, [r7, #16]
 8002656:	4313      	orrs	r3, r2
 8002658:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800265a:	4a1d      	ldr	r2, [pc, #116]	@ (80026d0 <HAL_GPIO_Init+0x334>)
 800265c:	69bb      	ldr	r3, [r7, #24]
 800265e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002660:	4b1b      	ldr	r3, [pc, #108]	@ (80026d0 <HAL_GPIO_Init+0x334>)
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002666:	693b      	ldr	r3, [r7, #16]
 8002668:	43db      	mvns	r3, r3
 800266a:	69ba      	ldr	r2, [r7, #24]
 800266c:	4013      	ands	r3, r2
 800266e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002670:	683b      	ldr	r3, [r7, #0]
 8002672:	685b      	ldr	r3, [r3, #4]
 8002674:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002678:	2b00      	cmp	r3, #0
 800267a:	d003      	beq.n	8002684 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800267c:	69ba      	ldr	r2, [r7, #24]
 800267e:	693b      	ldr	r3, [r7, #16]
 8002680:	4313      	orrs	r3, r2
 8002682:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002684:	4a12      	ldr	r2, [pc, #72]	@ (80026d0 <HAL_GPIO_Init+0x334>)
 8002686:	69bb      	ldr	r3, [r7, #24]
 8002688:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800268a:	69fb      	ldr	r3, [r7, #28]
 800268c:	3301      	adds	r3, #1
 800268e:	61fb      	str	r3, [r7, #28]
 8002690:	69fb      	ldr	r3, [r7, #28]
 8002692:	2b0f      	cmp	r3, #15
 8002694:	f67f ae90 	bls.w	80023b8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002698:	bf00      	nop
 800269a:	bf00      	nop
 800269c:	3724      	adds	r7, #36	@ 0x24
 800269e:	46bd      	mov	sp, r7
 80026a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a4:	4770      	bx	lr
 80026a6:	bf00      	nop
 80026a8:	40023800 	.word	0x40023800
 80026ac:	40013800 	.word	0x40013800
 80026b0:	40020000 	.word	0x40020000
 80026b4:	40020400 	.word	0x40020400
 80026b8:	40020800 	.word	0x40020800
 80026bc:	40020c00 	.word	0x40020c00
 80026c0:	40021000 	.word	0x40021000
 80026c4:	40021400 	.word	0x40021400
 80026c8:	40021800 	.word	0x40021800
 80026cc:	40021c00 	.word	0x40021c00
 80026d0:	40013c00 	.word	0x40013c00

080026d4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80026d4:	b480      	push	{r7}
 80026d6:	b085      	sub	sp, #20
 80026d8:	af00      	add	r7, sp, #0
 80026da:	6078      	str	r0, [r7, #4]
 80026dc:	460b      	mov	r3, r1
 80026de:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	691a      	ldr	r2, [r3, #16]
 80026e4:	887b      	ldrh	r3, [r7, #2]
 80026e6:	4013      	ands	r3, r2
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d002      	beq.n	80026f2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80026ec:	2301      	movs	r3, #1
 80026ee:	73fb      	strb	r3, [r7, #15]
 80026f0:	e001      	b.n	80026f6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80026f2:	2300      	movs	r3, #0
 80026f4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80026f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80026f8:	4618      	mov	r0, r3
 80026fa:	3714      	adds	r7, #20
 80026fc:	46bd      	mov	sp, r7
 80026fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002702:	4770      	bx	lr

08002704 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002704:	b580      	push	{r7, lr}
 8002706:	b082      	sub	sp, #8
 8002708:	af00      	add	r7, sp, #0
 800270a:	4603      	mov	r3, r0
 800270c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800270e:	4b08      	ldr	r3, [pc, #32]	@ (8002730 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002710:	695a      	ldr	r2, [r3, #20]
 8002712:	88fb      	ldrh	r3, [r7, #6]
 8002714:	4013      	ands	r3, r2
 8002716:	2b00      	cmp	r3, #0
 8002718:	d006      	beq.n	8002728 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800271a:	4a05      	ldr	r2, [pc, #20]	@ (8002730 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800271c:	88fb      	ldrh	r3, [r7, #6]
 800271e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002720:	88fb      	ldrh	r3, [r7, #6]
 8002722:	4618      	mov	r0, r3
 8002724:	f000 f806 	bl	8002734 <HAL_GPIO_EXTI_Callback>
  }
}
 8002728:	bf00      	nop
 800272a:	3708      	adds	r7, #8
 800272c:	46bd      	mov	sp, r7
 800272e:	bd80      	pop	{r7, pc}
 8002730:	40013c00 	.word	0x40013c00

08002734 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002734:	b480      	push	{r7}
 8002736:	b083      	sub	sp, #12
 8002738:	af00      	add	r7, sp, #0
 800273a:	4603      	mov	r3, r0
 800273c:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800273e:	bf00      	nop
 8002740:	370c      	adds	r7, #12
 8002742:	46bd      	mov	sp, r7
 8002744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002748:	4770      	bx	lr
	...

0800274c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800274c:	b580      	push	{r7, lr}
 800274e:	b086      	sub	sp, #24
 8002750:	af00      	add	r7, sp, #0
 8002752:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	2b00      	cmp	r3, #0
 8002758:	d101      	bne.n	800275e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800275a:	2301      	movs	r3, #1
 800275c:	e267      	b.n	8002c2e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	f003 0301 	and.w	r3, r3, #1
 8002766:	2b00      	cmp	r3, #0
 8002768:	d075      	beq.n	8002856 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800276a:	4b88      	ldr	r3, [pc, #544]	@ (800298c <HAL_RCC_OscConfig+0x240>)
 800276c:	689b      	ldr	r3, [r3, #8]
 800276e:	f003 030c 	and.w	r3, r3, #12
 8002772:	2b04      	cmp	r3, #4
 8002774:	d00c      	beq.n	8002790 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002776:	4b85      	ldr	r3, [pc, #532]	@ (800298c <HAL_RCC_OscConfig+0x240>)
 8002778:	689b      	ldr	r3, [r3, #8]
 800277a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800277e:	2b08      	cmp	r3, #8
 8002780:	d112      	bne.n	80027a8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002782:	4b82      	ldr	r3, [pc, #520]	@ (800298c <HAL_RCC_OscConfig+0x240>)
 8002784:	685b      	ldr	r3, [r3, #4]
 8002786:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800278a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800278e:	d10b      	bne.n	80027a8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002790:	4b7e      	ldr	r3, [pc, #504]	@ (800298c <HAL_RCC_OscConfig+0x240>)
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002798:	2b00      	cmp	r3, #0
 800279a:	d05b      	beq.n	8002854 <HAL_RCC_OscConfig+0x108>
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	685b      	ldr	r3, [r3, #4]
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d157      	bne.n	8002854 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80027a4:	2301      	movs	r3, #1
 80027a6:	e242      	b.n	8002c2e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	685b      	ldr	r3, [r3, #4]
 80027ac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80027b0:	d106      	bne.n	80027c0 <HAL_RCC_OscConfig+0x74>
 80027b2:	4b76      	ldr	r3, [pc, #472]	@ (800298c <HAL_RCC_OscConfig+0x240>)
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	4a75      	ldr	r2, [pc, #468]	@ (800298c <HAL_RCC_OscConfig+0x240>)
 80027b8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80027bc:	6013      	str	r3, [r2, #0]
 80027be:	e01d      	b.n	80027fc <HAL_RCC_OscConfig+0xb0>
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	685b      	ldr	r3, [r3, #4]
 80027c4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80027c8:	d10c      	bne.n	80027e4 <HAL_RCC_OscConfig+0x98>
 80027ca:	4b70      	ldr	r3, [pc, #448]	@ (800298c <HAL_RCC_OscConfig+0x240>)
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	4a6f      	ldr	r2, [pc, #444]	@ (800298c <HAL_RCC_OscConfig+0x240>)
 80027d0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80027d4:	6013      	str	r3, [r2, #0]
 80027d6:	4b6d      	ldr	r3, [pc, #436]	@ (800298c <HAL_RCC_OscConfig+0x240>)
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	4a6c      	ldr	r2, [pc, #432]	@ (800298c <HAL_RCC_OscConfig+0x240>)
 80027dc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80027e0:	6013      	str	r3, [r2, #0]
 80027e2:	e00b      	b.n	80027fc <HAL_RCC_OscConfig+0xb0>
 80027e4:	4b69      	ldr	r3, [pc, #420]	@ (800298c <HAL_RCC_OscConfig+0x240>)
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	4a68      	ldr	r2, [pc, #416]	@ (800298c <HAL_RCC_OscConfig+0x240>)
 80027ea:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80027ee:	6013      	str	r3, [r2, #0]
 80027f0:	4b66      	ldr	r3, [pc, #408]	@ (800298c <HAL_RCC_OscConfig+0x240>)
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	4a65      	ldr	r2, [pc, #404]	@ (800298c <HAL_RCC_OscConfig+0x240>)
 80027f6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80027fa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	685b      	ldr	r3, [r3, #4]
 8002800:	2b00      	cmp	r3, #0
 8002802:	d013      	beq.n	800282c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002804:	f7fe fd94 	bl	8001330 <HAL_GetTick>
 8002808:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800280a:	e008      	b.n	800281e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800280c:	f7fe fd90 	bl	8001330 <HAL_GetTick>
 8002810:	4602      	mov	r2, r0
 8002812:	693b      	ldr	r3, [r7, #16]
 8002814:	1ad3      	subs	r3, r2, r3
 8002816:	2b64      	cmp	r3, #100	@ 0x64
 8002818:	d901      	bls.n	800281e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800281a:	2303      	movs	r3, #3
 800281c:	e207      	b.n	8002c2e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800281e:	4b5b      	ldr	r3, [pc, #364]	@ (800298c <HAL_RCC_OscConfig+0x240>)
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002826:	2b00      	cmp	r3, #0
 8002828:	d0f0      	beq.n	800280c <HAL_RCC_OscConfig+0xc0>
 800282a:	e014      	b.n	8002856 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800282c:	f7fe fd80 	bl	8001330 <HAL_GetTick>
 8002830:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002832:	e008      	b.n	8002846 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002834:	f7fe fd7c 	bl	8001330 <HAL_GetTick>
 8002838:	4602      	mov	r2, r0
 800283a:	693b      	ldr	r3, [r7, #16]
 800283c:	1ad3      	subs	r3, r2, r3
 800283e:	2b64      	cmp	r3, #100	@ 0x64
 8002840:	d901      	bls.n	8002846 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002842:	2303      	movs	r3, #3
 8002844:	e1f3      	b.n	8002c2e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002846:	4b51      	ldr	r3, [pc, #324]	@ (800298c <HAL_RCC_OscConfig+0x240>)
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800284e:	2b00      	cmp	r3, #0
 8002850:	d1f0      	bne.n	8002834 <HAL_RCC_OscConfig+0xe8>
 8002852:	e000      	b.n	8002856 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002854:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	f003 0302 	and.w	r3, r3, #2
 800285e:	2b00      	cmp	r3, #0
 8002860:	d063      	beq.n	800292a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002862:	4b4a      	ldr	r3, [pc, #296]	@ (800298c <HAL_RCC_OscConfig+0x240>)
 8002864:	689b      	ldr	r3, [r3, #8]
 8002866:	f003 030c 	and.w	r3, r3, #12
 800286a:	2b00      	cmp	r3, #0
 800286c:	d00b      	beq.n	8002886 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800286e:	4b47      	ldr	r3, [pc, #284]	@ (800298c <HAL_RCC_OscConfig+0x240>)
 8002870:	689b      	ldr	r3, [r3, #8]
 8002872:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002876:	2b08      	cmp	r3, #8
 8002878:	d11c      	bne.n	80028b4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800287a:	4b44      	ldr	r3, [pc, #272]	@ (800298c <HAL_RCC_OscConfig+0x240>)
 800287c:	685b      	ldr	r3, [r3, #4]
 800287e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002882:	2b00      	cmp	r3, #0
 8002884:	d116      	bne.n	80028b4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002886:	4b41      	ldr	r3, [pc, #260]	@ (800298c <HAL_RCC_OscConfig+0x240>)
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	f003 0302 	and.w	r3, r3, #2
 800288e:	2b00      	cmp	r3, #0
 8002890:	d005      	beq.n	800289e <HAL_RCC_OscConfig+0x152>
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	68db      	ldr	r3, [r3, #12]
 8002896:	2b01      	cmp	r3, #1
 8002898:	d001      	beq.n	800289e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800289a:	2301      	movs	r3, #1
 800289c:	e1c7      	b.n	8002c2e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800289e:	4b3b      	ldr	r3, [pc, #236]	@ (800298c <HAL_RCC_OscConfig+0x240>)
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	691b      	ldr	r3, [r3, #16]
 80028aa:	00db      	lsls	r3, r3, #3
 80028ac:	4937      	ldr	r1, [pc, #220]	@ (800298c <HAL_RCC_OscConfig+0x240>)
 80028ae:	4313      	orrs	r3, r2
 80028b0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80028b2:	e03a      	b.n	800292a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	68db      	ldr	r3, [r3, #12]
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d020      	beq.n	80028fe <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80028bc:	4b34      	ldr	r3, [pc, #208]	@ (8002990 <HAL_RCC_OscConfig+0x244>)
 80028be:	2201      	movs	r2, #1
 80028c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028c2:	f7fe fd35 	bl	8001330 <HAL_GetTick>
 80028c6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80028c8:	e008      	b.n	80028dc <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80028ca:	f7fe fd31 	bl	8001330 <HAL_GetTick>
 80028ce:	4602      	mov	r2, r0
 80028d0:	693b      	ldr	r3, [r7, #16]
 80028d2:	1ad3      	subs	r3, r2, r3
 80028d4:	2b02      	cmp	r3, #2
 80028d6:	d901      	bls.n	80028dc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80028d8:	2303      	movs	r3, #3
 80028da:	e1a8      	b.n	8002c2e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80028dc:	4b2b      	ldr	r3, [pc, #172]	@ (800298c <HAL_RCC_OscConfig+0x240>)
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	f003 0302 	and.w	r3, r3, #2
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d0f0      	beq.n	80028ca <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80028e8:	4b28      	ldr	r3, [pc, #160]	@ (800298c <HAL_RCC_OscConfig+0x240>)
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	691b      	ldr	r3, [r3, #16]
 80028f4:	00db      	lsls	r3, r3, #3
 80028f6:	4925      	ldr	r1, [pc, #148]	@ (800298c <HAL_RCC_OscConfig+0x240>)
 80028f8:	4313      	orrs	r3, r2
 80028fa:	600b      	str	r3, [r1, #0]
 80028fc:	e015      	b.n	800292a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80028fe:	4b24      	ldr	r3, [pc, #144]	@ (8002990 <HAL_RCC_OscConfig+0x244>)
 8002900:	2200      	movs	r2, #0
 8002902:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002904:	f7fe fd14 	bl	8001330 <HAL_GetTick>
 8002908:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800290a:	e008      	b.n	800291e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800290c:	f7fe fd10 	bl	8001330 <HAL_GetTick>
 8002910:	4602      	mov	r2, r0
 8002912:	693b      	ldr	r3, [r7, #16]
 8002914:	1ad3      	subs	r3, r2, r3
 8002916:	2b02      	cmp	r3, #2
 8002918:	d901      	bls.n	800291e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800291a:	2303      	movs	r3, #3
 800291c:	e187      	b.n	8002c2e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800291e:	4b1b      	ldr	r3, [pc, #108]	@ (800298c <HAL_RCC_OscConfig+0x240>)
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	f003 0302 	and.w	r3, r3, #2
 8002926:	2b00      	cmp	r3, #0
 8002928:	d1f0      	bne.n	800290c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	f003 0308 	and.w	r3, r3, #8
 8002932:	2b00      	cmp	r3, #0
 8002934:	d036      	beq.n	80029a4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	695b      	ldr	r3, [r3, #20]
 800293a:	2b00      	cmp	r3, #0
 800293c:	d016      	beq.n	800296c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800293e:	4b15      	ldr	r3, [pc, #84]	@ (8002994 <HAL_RCC_OscConfig+0x248>)
 8002940:	2201      	movs	r2, #1
 8002942:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002944:	f7fe fcf4 	bl	8001330 <HAL_GetTick>
 8002948:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800294a:	e008      	b.n	800295e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800294c:	f7fe fcf0 	bl	8001330 <HAL_GetTick>
 8002950:	4602      	mov	r2, r0
 8002952:	693b      	ldr	r3, [r7, #16]
 8002954:	1ad3      	subs	r3, r2, r3
 8002956:	2b02      	cmp	r3, #2
 8002958:	d901      	bls.n	800295e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800295a:	2303      	movs	r3, #3
 800295c:	e167      	b.n	8002c2e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800295e:	4b0b      	ldr	r3, [pc, #44]	@ (800298c <HAL_RCC_OscConfig+0x240>)
 8002960:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002962:	f003 0302 	and.w	r3, r3, #2
 8002966:	2b00      	cmp	r3, #0
 8002968:	d0f0      	beq.n	800294c <HAL_RCC_OscConfig+0x200>
 800296a:	e01b      	b.n	80029a4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800296c:	4b09      	ldr	r3, [pc, #36]	@ (8002994 <HAL_RCC_OscConfig+0x248>)
 800296e:	2200      	movs	r2, #0
 8002970:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002972:	f7fe fcdd 	bl	8001330 <HAL_GetTick>
 8002976:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002978:	e00e      	b.n	8002998 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800297a:	f7fe fcd9 	bl	8001330 <HAL_GetTick>
 800297e:	4602      	mov	r2, r0
 8002980:	693b      	ldr	r3, [r7, #16]
 8002982:	1ad3      	subs	r3, r2, r3
 8002984:	2b02      	cmp	r3, #2
 8002986:	d907      	bls.n	8002998 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002988:	2303      	movs	r3, #3
 800298a:	e150      	b.n	8002c2e <HAL_RCC_OscConfig+0x4e2>
 800298c:	40023800 	.word	0x40023800
 8002990:	42470000 	.word	0x42470000
 8002994:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002998:	4b88      	ldr	r3, [pc, #544]	@ (8002bbc <HAL_RCC_OscConfig+0x470>)
 800299a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800299c:	f003 0302 	and.w	r3, r3, #2
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d1ea      	bne.n	800297a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	f003 0304 	and.w	r3, r3, #4
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	f000 8097 	beq.w	8002ae0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80029b2:	2300      	movs	r3, #0
 80029b4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80029b6:	4b81      	ldr	r3, [pc, #516]	@ (8002bbc <HAL_RCC_OscConfig+0x470>)
 80029b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d10f      	bne.n	80029e2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80029c2:	2300      	movs	r3, #0
 80029c4:	60bb      	str	r3, [r7, #8]
 80029c6:	4b7d      	ldr	r3, [pc, #500]	@ (8002bbc <HAL_RCC_OscConfig+0x470>)
 80029c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029ca:	4a7c      	ldr	r2, [pc, #496]	@ (8002bbc <HAL_RCC_OscConfig+0x470>)
 80029cc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80029d0:	6413      	str	r3, [r2, #64]	@ 0x40
 80029d2:	4b7a      	ldr	r3, [pc, #488]	@ (8002bbc <HAL_RCC_OscConfig+0x470>)
 80029d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029d6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80029da:	60bb      	str	r3, [r7, #8]
 80029dc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80029de:	2301      	movs	r3, #1
 80029e0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80029e2:	4b77      	ldr	r3, [pc, #476]	@ (8002bc0 <HAL_RCC_OscConfig+0x474>)
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d118      	bne.n	8002a20 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80029ee:	4b74      	ldr	r3, [pc, #464]	@ (8002bc0 <HAL_RCC_OscConfig+0x474>)
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	4a73      	ldr	r2, [pc, #460]	@ (8002bc0 <HAL_RCC_OscConfig+0x474>)
 80029f4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80029f8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80029fa:	f7fe fc99 	bl	8001330 <HAL_GetTick>
 80029fe:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a00:	e008      	b.n	8002a14 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002a02:	f7fe fc95 	bl	8001330 <HAL_GetTick>
 8002a06:	4602      	mov	r2, r0
 8002a08:	693b      	ldr	r3, [r7, #16]
 8002a0a:	1ad3      	subs	r3, r2, r3
 8002a0c:	2b02      	cmp	r3, #2
 8002a0e:	d901      	bls.n	8002a14 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002a10:	2303      	movs	r3, #3
 8002a12:	e10c      	b.n	8002c2e <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a14:	4b6a      	ldr	r3, [pc, #424]	@ (8002bc0 <HAL_RCC_OscConfig+0x474>)
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d0f0      	beq.n	8002a02 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	689b      	ldr	r3, [r3, #8]
 8002a24:	2b01      	cmp	r3, #1
 8002a26:	d106      	bne.n	8002a36 <HAL_RCC_OscConfig+0x2ea>
 8002a28:	4b64      	ldr	r3, [pc, #400]	@ (8002bbc <HAL_RCC_OscConfig+0x470>)
 8002a2a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a2c:	4a63      	ldr	r2, [pc, #396]	@ (8002bbc <HAL_RCC_OscConfig+0x470>)
 8002a2e:	f043 0301 	orr.w	r3, r3, #1
 8002a32:	6713      	str	r3, [r2, #112]	@ 0x70
 8002a34:	e01c      	b.n	8002a70 <HAL_RCC_OscConfig+0x324>
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	689b      	ldr	r3, [r3, #8]
 8002a3a:	2b05      	cmp	r3, #5
 8002a3c:	d10c      	bne.n	8002a58 <HAL_RCC_OscConfig+0x30c>
 8002a3e:	4b5f      	ldr	r3, [pc, #380]	@ (8002bbc <HAL_RCC_OscConfig+0x470>)
 8002a40:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a42:	4a5e      	ldr	r2, [pc, #376]	@ (8002bbc <HAL_RCC_OscConfig+0x470>)
 8002a44:	f043 0304 	orr.w	r3, r3, #4
 8002a48:	6713      	str	r3, [r2, #112]	@ 0x70
 8002a4a:	4b5c      	ldr	r3, [pc, #368]	@ (8002bbc <HAL_RCC_OscConfig+0x470>)
 8002a4c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a4e:	4a5b      	ldr	r2, [pc, #364]	@ (8002bbc <HAL_RCC_OscConfig+0x470>)
 8002a50:	f043 0301 	orr.w	r3, r3, #1
 8002a54:	6713      	str	r3, [r2, #112]	@ 0x70
 8002a56:	e00b      	b.n	8002a70 <HAL_RCC_OscConfig+0x324>
 8002a58:	4b58      	ldr	r3, [pc, #352]	@ (8002bbc <HAL_RCC_OscConfig+0x470>)
 8002a5a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a5c:	4a57      	ldr	r2, [pc, #348]	@ (8002bbc <HAL_RCC_OscConfig+0x470>)
 8002a5e:	f023 0301 	bic.w	r3, r3, #1
 8002a62:	6713      	str	r3, [r2, #112]	@ 0x70
 8002a64:	4b55      	ldr	r3, [pc, #340]	@ (8002bbc <HAL_RCC_OscConfig+0x470>)
 8002a66:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a68:	4a54      	ldr	r2, [pc, #336]	@ (8002bbc <HAL_RCC_OscConfig+0x470>)
 8002a6a:	f023 0304 	bic.w	r3, r3, #4
 8002a6e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	689b      	ldr	r3, [r3, #8]
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d015      	beq.n	8002aa4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a78:	f7fe fc5a 	bl	8001330 <HAL_GetTick>
 8002a7c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002a7e:	e00a      	b.n	8002a96 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002a80:	f7fe fc56 	bl	8001330 <HAL_GetTick>
 8002a84:	4602      	mov	r2, r0
 8002a86:	693b      	ldr	r3, [r7, #16]
 8002a88:	1ad3      	subs	r3, r2, r3
 8002a8a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002a8e:	4293      	cmp	r3, r2
 8002a90:	d901      	bls.n	8002a96 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002a92:	2303      	movs	r3, #3
 8002a94:	e0cb      	b.n	8002c2e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002a96:	4b49      	ldr	r3, [pc, #292]	@ (8002bbc <HAL_RCC_OscConfig+0x470>)
 8002a98:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a9a:	f003 0302 	and.w	r3, r3, #2
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d0ee      	beq.n	8002a80 <HAL_RCC_OscConfig+0x334>
 8002aa2:	e014      	b.n	8002ace <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002aa4:	f7fe fc44 	bl	8001330 <HAL_GetTick>
 8002aa8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002aaa:	e00a      	b.n	8002ac2 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002aac:	f7fe fc40 	bl	8001330 <HAL_GetTick>
 8002ab0:	4602      	mov	r2, r0
 8002ab2:	693b      	ldr	r3, [r7, #16]
 8002ab4:	1ad3      	subs	r3, r2, r3
 8002ab6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002aba:	4293      	cmp	r3, r2
 8002abc:	d901      	bls.n	8002ac2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002abe:	2303      	movs	r3, #3
 8002ac0:	e0b5      	b.n	8002c2e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002ac2:	4b3e      	ldr	r3, [pc, #248]	@ (8002bbc <HAL_RCC_OscConfig+0x470>)
 8002ac4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ac6:	f003 0302 	and.w	r3, r3, #2
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d1ee      	bne.n	8002aac <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002ace:	7dfb      	ldrb	r3, [r7, #23]
 8002ad0:	2b01      	cmp	r3, #1
 8002ad2:	d105      	bne.n	8002ae0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002ad4:	4b39      	ldr	r3, [pc, #228]	@ (8002bbc <HAL_RCC_OscConfig+0x470>)
 8002ad6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ad8:	4a38      	ldr	r2, [pc, #224]	@ (8002bbc <HAL_RCC_OscConfig+0x470>)
 8002ada:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002ade:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	699b      	ldr	r3, [r3, #24]
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	f000 80a1 	beq.w	8002c2c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002aea:	4b34      	ldr	r3, [pc, #208]	@ (8002bbc <HAL_RCC_OscConfig+0x470>)
 8002aec:	689b      	ldr	r3, [r3, #8]
 8002aee:	f003 030c 	and.w	r3, r3, #12
 8002af2:	2b08      	cmp	r3, #8
 8002af4:	d05c      	beq.n	8002bb0 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	699b      	ldr	r3, [r3, #24]
 8002afa:	2b02      	cmp	r3, #2
 8002afc:	d141      	bne.n	8002b82 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002afe:	4b31      	ldr	r3, [pc, #196]	@ (8002bc4 <HAL_RCC_OscConfig+0x478>)
 8002b00:	2200      	movs	r2, #0
 8002b02:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b04:	f7fe fc14 	bl	8001330 <HAL_GetTick>
 8002b08:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002b0a:	e008      	b.n	8002b1e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002b0c:	f7fe fc10 	bl	8001330 <HAL_GetTick>
 8002b10:	4602      	mov	r2, r0
 8002b12:	693b      	ldr	r3, [r7, #16]
 8002b14:	1ad3      	subs	r3, r2, r3
 8002b16:	2b02      	cmp	r3, #2
 8002b18:	d901      	bls.n	8002b1e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002b1a:	2303      	movs	r3, #3
 8002b1c:	e087      	b.n	8002c2e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002b1e:	4b27      	ldr	r3, [pc, #156]	@ (8002bbc <HAL_RCC_OscConfig+0x470>)
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d1f0      	bne.n	8002b0c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	69da      	ldr	r2, [r3, #28]
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	6a1b      	ldr	r3, [r3, #32]
 8002b32:	431a      	orrs	r2, r3
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b38:	019b      	lsls	r3, r3, #6
 8002b3a:	431a      	orrs	r2, r3
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b40:	085b      	lsrs	r3, r3, #1
 8002b42:	3b01      	subs	r3, #1
 8002b44:	041b      	lsls	r3, r3, #16
 8002b46:	431a      	orrs	r2, r3
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b4c:	061b      	lsls	r3, r3, #24
 8002b4e:	491b      	ldr	r1, [pc, #108]	@ (8002bbc <HAL_RCC_OscConfig+0x470>)
 8002b50:	4313      	orrs	r3, r2
 8002b52:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002b54:	4b1b      	ldr	r3, [pc, #108]	@ (8002bc4 <HAL_RCC_OscConfig+0x478>)
 8002b56:	2201      	movs	r2, #1
 8002b58:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b5a:	f7fe fbe9 	bl	8001330 <HAL_GetTick>
 8002b5e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002b60:	e008      	b.n	8002b74 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002b62:	f7fe fbe5 	bl	8001330 <HAL_GetTick>
 8002b66:	4602      	mov	r2, r0
 8002b68:	693b      	ldr	r3, [r7, #16]
 8002b6a:	1ad3      	subs	r3, r2, r3
 8002b6c:	2b02      	cmp	r3, #2
 8002b6e:	d901      	bls.n	8002b74 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002b70:	2303      	movs	r3, #3
 8002b72:	e05c      	b.n	8002c2e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002b74:	4b11      	ldr	r3, [pc, #68]	@ (8002bbc <HAL_RCC_OscConfig+0x470>)
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d0f0      	beq.n	8002b62 <HAL_RCC_OscConfig+0x416>
 8002b80:	e054      	b.n	8002c2c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002b82:	4b10      	ldr	r3, [pc, #64]	@ (8002bc4 <HAL_RCC_OscConfig+0x478>)
 8002b84:	2200      	movs	r2, #0
 8002b86:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b88:	f7fe fbd2 	bl	8001330 <HAL_GetTick>
 8002b8c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002b8e:	e008      	b.n	8002ba2 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002b90:	f7fe fbce 	bl	8001330 <HAL_GetTick>
 8002b94:	4602      	mov	r2, r0
 8002b96:	693b      	ldr	r3, [r7, #16]
 8002b98:	1ad3      	subs	r3, r2, r3
 8002b9a:	2b02      	cmp	r3, #2
 8002b9c:	d901      	bls.n	8002ba2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002b9e:	2303      	movs	r3, #3
 8002ba0:	e045      	b.n	8002c2e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002ba2:	4b06      	ldr	r3, [pc, #24]	@ (8002bbc <HAL_RCC_OscConfig+0x470>)
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d1f0      	bne.n	8002b90 <HAL_RCC_OscConfig+0x444>
 8002bae:	e03d      	b.n	8002c2c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	699b      	ldr	r3, [r3, #24]
 8002bb4:	2b01      	cmp	r3, #1
 8002bb6:	d107      	bne.n	8002bc8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002bb8:	2301      	movs	r3, #1
 8002bba:	e038      	b.n	8002c2e <HAL_RCC_OscConfig+0x4e2>
 8002bbc:	40023800 	.word	0x40023800
 8002bc0:	40007000 	.word	0x40007000
 8002bc4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002bc8:	4b1b      	ldr	r3, [pc, #108]	@ (8002c38 <HAL_RCC_OscConfig+0x4ec>)
 8002bca:	685b      	ldr	r3, [r3, #4]
 8002bcc:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	699b      	ldr	r3, [r3, #24]
 8002bd2:	2b01      	cmp	r3, #1
 8002bd4:	d028      	beq.n	8002c28 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002be0:	429a      	cmp	r2, r3
 8002be2:	d121      	bne.n	8002c28 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002bee:	429a      	cmp	r2, r3
 8002bf0:	d11a      	bne.n	8002c28 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002bf2:	68fa      	ldr	r2, [r7, #12]
 8002bf4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002bf8:	4013      	ands	r3, r2
 8002bfa:	687a      	ldr	r2, [r7, #4]
 8002bfc:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002bfe:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002c00:	4293      	cmp	r3, r2
 8002c02:	d111      	bne.n	8002c28 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c0e:	085b      	lsrs	r3, r3, #1
 8002c10:	3b01      	subs	r3, #1
 8002c12:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002c14:	429a      	cmp	r2, r3
 8002c16:	d107      	bne.n	8002c28 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c22:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002c24:	429a      	cmp	r2, r3
 8002c26:	d001      	beq.n	8002c2c <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8002c28:	2301      	movs	r3, #1
 8002c2a:	e000      	b.n	8002c2e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002c2c:	2300      	movs	r3, #0
}
 8002c2e:	4618      	mov	r0, r3
 8002c30:	3718      	adds	r7, #24
 8002c32:	46bd      	mov	sp, r7
 8002c34:	bd80      	pop	{r7, pc}
 8002c36:	bf00      	nop
 8002c38:	40023800 	.word	0x40023800

08002c3c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002c3c:	b580      	push	{r7, lr}
 8002c3e:	b084      	sub	sp, #16
 8002c40:	af00      	add	r7, sp, #0
 8002c42:	6078      	str	r0, [r7, #4]
 8002c44:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d101      	bne.n	8002c50 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002c4c:	2301      	movs	r3, #1
 8002c4e:	e0cc      	b.n	8002dea <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002c50:	4b68      	ldr	r3, [pc, #416]	@ (8002df4 <HAL_RCC_ClockConfig+0x1b8>)
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	f003 0307 	and.w	r3, r3, #7
 8002c58:	683a      	ldr	r2, [r7, #0]
 8002c5a:	429a      	cmp	r2, r3
 8002c5c:	d90c      	bls.n	8002c78 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c5e:	4b65      	ldr	r3, [pc, #404]	@ (8002df4 <HAL_RCC_ClockConfig+0x1b8>)
 8002c60:	683a      	ldr	r2, [r7, #0]
 8002c62:	b2d2      	uxtb	r2, r2
 8002c64:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c66:	4b63      	ldr	r3, [pc, #396]	@ (8002df4 <HAL_RCC_ClockConfig+0x1b8>)
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	f003 0307 	and.w	r3, r3, #7
 8002c6e:	683a      	ldr	r2, [r7, #0]
 8002c70:	429a      	cmp	r2, r3
 8002c72:	d001      	beq.n	8002c78 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002c74:	2301      	movs	r3, #1
 8002c76:	e0b8      	b.n	8002dea <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	f003 0302 	and.w	r3, r3, #2
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d020      	beq.n	8002cc6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	f003 0304 	and.w	r3, r3, #4
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d005      	beq.n	8002c9c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002c90:	4b59      	ldr	r3, [pc, #356]	@ (8002df8 <HAL_RCC_ClockConfig+0x1bc>)
 8002c92:	689b      	ldr	r3, [r3, #8]
 8002c94:	4a58      	ldr	r2, [pc, #352]	@ (8002df8 <HAL_RCC_ClockConfig+0x1bc>)
 8002c96:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002c9a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	f003 0308 	and.w	r3, r3, #8
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d005      	beq.n	8002cb4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002ca8:	4b53      	ldr	r3, [pc, #332]	@ (8002df8 <HAL_RCC_ClockConfig+0x1bc>)
 8002caa:	689b      	ldr	r3, [r3, #8]
 8002cac:	4a52      	ldr	r2, [pc, #328]	@ (8002df8 <HAL_RCC_ClockConfig+0x1bc>)
 8002cae:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002cb2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002cb4:	4b50      	ldr	r3, [pc, #320]	@ (8002df8 <HAL_RCC_ClockConfig+0x1bc>)
 8002cb6:	689b      	ldr	r3, [r3, #8]
 8002cb8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	689b      	ldr	r3, [r3, #8]
 8002cc0:	494d      	ldr	r1, [pc, #308]	@ (8002df8 <HAL_RCC_ClockConfig+0x1bc>)
 8002cc2:	4313      	orrs	r3, r2
 8002cc4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	f003 0301 	and.w	r3, r3, #1
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d044      	beq.n	8002d5c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	685b      	ldr	r3, [r3, #4]
 8002cd6:	2b01      	cmp	r3, #1
 8002cd8:	d107      	bne.n	8002cea <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002cda:	4b47      	ldr	r3, [pc, #284]	@ (8002df8 <HAL_RCC_ClockConfig+0x1bc>)
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d119      	bne.n	8002d1a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002ce6:	2301      	movs	r3, #1
 8002ce8:	e07f      	b.n	8002dea <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	685b      	ldr	r3, [r3, #4]
 8002cee:	2b02      	cmp	r3, #2
 8002cf0:	d003      	beq.n	8002cfa <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002cf6:	2b03      	cmp	r3, #3
 8002cf8:	d107      	bne.n	8002d0a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002cfa:	4b3f      	ldr	r3, [pc, #252]	@ (8002df8 <HAL_RCC_ClockConfig+0x1bc>)
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d109      	bne.n	8002d1a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002d06:	2301      	movs	r3, #1
 8002d08:	e06f      	b.n	8002dea <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002d0a:	4b3b      	ldr	r3, [pc, #236]	@ (8002df8 <HAL_RCC_ClockConfig+0x1bc>)
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	f003 0302 	and.w	r3, r3, #2
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d101      	bne.n	8002d1a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002d16:	2301      	movs	r3, #1
 8002d18:	e067      	b.n	8002dea <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002d1a:	4b37      	ldr	r3, [pc, #220]	@ (8002df8 <HAL_RCC_ClockConfig+0x1bc>)
 8002d1c:	689b      	ldr	r3, [r3, #8]
 8002d1e:	f023 0203 	bic.w	r2, r3, #3
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	685b      	ldr	r3, [r3, #4]
 8002d26:	4934      	ldr	r1, [pc, #208]	@ (8002df8 <HAL_RCC_ClockConfig+0x1bc>)
 8002d28:	4313      	orrs	r3, r2
 8002d2a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002d2c:	f7fe fb00 	bl	8001330 <HAL_GetTick>
 8002d30:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d32:	e00a      	b.n	8002d4a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002d34:	f7fe fafc 	bl	8001330 <HAL_GetTick>
 8002d38:	4602      	mov	r2, r0
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	1ad3      	subs	r3, r2, r3
 8002d3e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d42:	4293      	cmp	r3, r2
 8002d44:	d901      	bls.n	8002d4a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002d46:	2303      	movs	r3, #3
 8002d48:	e04f      	b.n	8002dea <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d4a:	4b2b      	ldr	r3, [pc, #172]	@ (8002df8 <HAL_RCC_ClockConfig+0x1bc>)
 8002d4c:	689b      	ldr	r3, [r3, #8]
 8002d4e:	f003 020c 	and.w	r2, r3, #12
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	685b      	ldr	r3, [r3, #4]
 8002d56:	009b      	lsls	r3, r3, #2
 8002d58:	429a      	cmp	r2, r3
 8002d5a:	d1eb      	bne.n	8002d34 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002d5c:	4b25      	ldr	r3, [pc, #148]	@ (8002df4 <HAL_RCC_ClockConfig+0x1b8>)
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	f003 0307 	and.w	r3, r3, #7
 8002d64:	683a      	ldr	r2, [r7, #0]
 8002d66:	429a      	cmp	r2, r3
 8002d68:	d20c      	bcs.n	8002d84 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d6a:	4b22      	ldr	r3, [pc, #136]	@ (8002df4 <HAL_RCC_ClockConfig+0x1b8>)
 8002d6c:	683a      	ldr	r2, [r7, #0]
 8002d6e:	b2d2      	uxtb	r2, r2
 8002d70:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d72:	4b20      	ldr	r3, [pc, #128]	@ (8002df4 <HAL_RCC_ClockConfig+0x1b8>)
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	f003 0307 	and.w	r3, r3, #7
 8002d7a:	683a      	ldr	r2, [r7, #0]
 8002d7c:	429a      	cmp	r2, r3
 8002d7e:	d001      	beq.n	8002d84 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002d80:	2301      	movs	r3, #1
 8002d82:	e032      	b.n	8002dea <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	f003 0304 	and.w	r3, r3, #4
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d008      	beq.n	8002da2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002d90:	4b19      	ldr	r3, [pc, #100]	@ (8002df8 <HAL_RCC_ClockConfig+0x1bc>)
 8002d92:	689b      	ldr	r3, [r3, #8]
 8002d94:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	68db      	ldr	r3, [r3, #12]
 8002d9c:	4916      	ldr	r1, [pc, #88]	@ (8002df8 <HAL_RCC_ClockConfig+0x1bc>)
 8002d9e:	4313      	orrs	r3, r2
 8002da0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	f003 0308 	and.w	r3, r3, #8
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d009      	beq.n	8002dc2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002dae:	4b12      	ldr	r3, [pc, #72]	@ (8002df8 <HAL_RCC_ClockConfig+0x1bc>)
 8002db0:	689b      	ldr	r3, [r3, #8]
 8002db2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	691b      	ldr	r3, [r3, #16]
 8002dba:	00db      	lsls	r3, r3, #3
 8002dbc:	490e      	ldr	r1, [pc, #56]	@ (8002df8 <HAL_RCC_ClockConfig+0x1bc>)
 8002dbe:	4313      	orrs	r3, r2
 8002dc0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002dc2:	f000 f821 	bl	8002e08 <HAL_RCC_GetSysClockFreq>
 8002dc6:	4602      	mov	r2, r0
 8002dc8:	4b0b      	ldr	r3, [pc, #44]	@ (8002df8 <HAL_RCC_ClockConfig+0x1bc>)
 8002dca:	689b      	ldr	r3, [r3, #8]
 8002dcc:	091b      	lsrs	r3, r3, #4
 8002dce:	f003 030f 	and.w	r3, r3, #15
 8002dd2:	490a      	ldr	r1, [pc, #40]	@ (8002dfc <HAL_RCC_ClockConfig+0x1c0>)
 8002dd4:	5ccb      	ldrb	r3, [r1, r3]
 8002dd6:	fa22 f303 	lsr.w	r3, r2, r3
 8002dda:	4a09      	ldr	r2, [pc, #36]	@ (8002e00 <HAL_RCC_ClockConfig+0x1c4>)
 8002ddc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002dde:	4b09      	ldr	r3, [pc, #36]	@ (8002e04 <HAL_RCC_ClockConfig+0x1c8>)
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	4618      	mov	r0, r3
 8002de4:	f7fe fa60 	bl	80012a8 <HAL_InitTick>

  return HAL_OK;
 8002de8:	2300      	movs	r3, #0
}
 8002dea:	4618      	mov	r0, r3
 8002dec:	3710      	adds	r7, #16
 8002dee:	46bd      	mov	sp, r7
 8002df0:	bd80      	pop	{r7, pc}
 8002df2:	bf00      	nop
 8002df4:	40023c00 	.word	0x40023c00
 8002df8:	40023800 	.word	0x40023800
 8002dfc:	08004a18 	.word	0x08004a18
 8002e00:	20000020 	.word	0x20000020
 8002e04:	20000024 	.word	0x20000024

08002e08 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002e08:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002e0c:	b094      	sub	sp, #80	@ 0x50
 8002e0e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002e10:	2300      	movs	r3, #0
 8002e12:	647b      	str	r3, [r7, #68]	@ 0x44
 8002e14:	2300      	movs	r3, #0
 8002e16:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002e18:	2300      	movs	r3, #0
 8002e1a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8002e1c:	2300      	movs	r3, #0
 8002e1e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002e20:	4b79      	ldr	r3, [pc, #484]	@ (8003008 <HAL_RCC_GetSysClockFreq+0x200>)
 8002e22:	689b      	ldr	r3, [r3, #8]
 8002e24:	f003 030c 	and.w	r3, r3, #12
 8002e28:	2b08      	cmp	r3, #8
 8002e2a:	d00d      	beq.n	8002e48 <HAL_RCC_GetSysClockFreq+0x40>
 8002e2c:	2b08      	cmp	r3, #8
 8002e2e:	f200 80e1 	bhi.w	8002ff4 <HAL_RCC_GetSysClockFreq+0x1ec>
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d002      	beq.n	8002e3c <HAL_RCC_GetSysClockFreq+0x34>
 8002e36:	2b04      	cmp	r3, #4
 8002e38:	d003      	beq.n	8002e42 <HAL_RCC_GetSysClockFreq+0x3a>
 8002e3a:	e0db      	b.n	8002ff4 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002e3c:	4b73      	ldr	r3, [pc, #460]	@ (800300c <HAL_RCC_GetSysClockFreq+0x204>)
 8002e3e:	64bb      	str	r3, [r7, #72]	@ 0x48
       break;
 8002e40:	e0db      	b.n	8002ffa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002e42:	4b73      	ldr	r3, [pc, #460]	@ (8003010 <HAL_RCC_GetSysClockFreq+0x208>)
 8002e44:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002e46:	e0d8      	b.n	8002ffa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002e48:	4b6f      	ldr	r3, [pc, #444]	@ (8003008 <HAL_RCC_GetSysClockFreq+0x200>)
 8002e4a:	685b      	ldr	r3, [r3, #4]
 8002e4c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002e50:	647b      	str	r3, [r7, #68]	@ 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002e52:	4b6d      	ldr	r3, [pc, #436]	@ (8003008 <HAL_RCC_GetSysClockFreq+0x200>)
 8002e54:	685b      	ldr	r3, [r3, #4]
 8002e56:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d063      	beq.n	8002f26 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002e5e:	4b6a      	ldr	r3, [pc, #424]	@ (8003008 <HAL_RCC_GetSysClockFreq+0x200>)
 8002e60:	685b      	ldr	r3, [r3, #4]
 8002e62:	099b      	lsrs	r3, r3, #6
 8002e64:	2200      	movs	r2, #0
 8002e66:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002e68:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8002e6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002e6c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002e70:	633b      	str	r3, [r7, #48]	@ 0x30
 8002e72:	2300      	movs	r3, #0
 8002e74:	637b      	str	r3, [r7, #52]	@ 0x34
 8002e76:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8002e7a:	4622      	mov	r2, r4
 8002e7c:	462b      	mov	r3, r5
 8002e7e:	f04f 0000 	mov.w	r0, #0
 8002e82:	f04f 0100 	mov.w	r1, #0
 8002e86:	0159      	lsls	r1, r3, #5
 8002e88:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002e8c:	0150      	lsls	r0, r2, #5
 8002e8e:	4602      	mov	r2, r0
 8002e90:	460b      	mov	r3, r1
 8002e92:	4621      	mov	r1, r4
 8002e94:	1a51      	subs	r1, r2, r1
 8002e96:	6139      	str	r1, [r7, #16]
 8002e98:	4629      	mov	r1, r5
 8002e9a:	eb63 0301 	sbc.w	r3, r3, r1
 8002e9e:	617b      	str	r3, [r7, #20]
 8002ea0:	f04f 0200 	mov.w	r2, #0
 8002ea4:	f04f 0300 	mov.w	r3, #0
 8002ea8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002eac:	4659      	mov	r1, fp
 8002eae:	018b      	lsls	r3, r1, #6
 8002eb0:	4651      	mov	r1, sl
 8002eb2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002eb6:	4651      	mov	r1, sl
 8002eb8:	018a      	lsls	r2, r1, #6
 8002eba:	4651      	mov	r1, sl
 8002ebc:	ebb2 0801 	subs.w	r8, r2, r1
 8002ec0:	4659      	mov	r1, fp
 8002ec2:	eb63 0901 	sbc.w	r9, r3, r1
 8002ec6:	f04f 0200 	mov.w	r2, #0
 8002eca:	f04f 0300 	mov.w	r3, #0
 8002ece:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002ed2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002ed6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002eda:	4690      	mov	r8, r2
 8002edc:	4699      	mov	r9, r3
 8002ede:	4623      	mov	r3, r4
 8002ee0:	eb18 0303 	adds.w	r3, r8, r3
 8002ee4:	60bb      	str	r3, [r7, #8]
 8002ee6:	462b      	mov	r3, r5
 8002ee8:	eb49 0303 	adc.w	r3, r9, r3
 8002eec:	60fb      	str	r3, [r7, #12]
 8002eee:	f04f 0200 	mov.w	r2, #0
 8002ef2:	f04f 0300 	mov.w	r3, #0
 8002ef6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002efa:	4629      	mov	r1, r5
 8002efc:	024b      	lsls	r3, r1, #9
 8002efe:	4621      	mov	r1, r4
 8002f00:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002f04:	4621      	mov	r1, r4
 8002f06:	024a      	lsls	r2, r1, #9
 8002f08:	4610      	mov	r0, r2
 8002f0a:	4619      	mov	r1, r3
 8002f0c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002f0e:	2200      	movs	r2, #0
 8002f10:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002f12:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002f14:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002f18:	f7fd f9aa 	bl	8000270 <__aeabi_uldivmod>
 8002f1c:	4602      	mov	r2, r0
 8002f1e:	460b      	mov	r3, r1
 8002f20:	4613      	mov	r3, r2
 8002f22:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002f24:	e058      	b.n	8002fd8 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002f26:	4b38      	ldr	r3, [pc, #224]	@ (8003008 <HAL_RCC_GetSysClockFreq+0x200>)
 8002f28:	685b      	ldr	r3, [r3, #4]
 8002f2a:	099b      	lsrs	r3, r3, #6
 8002f2c:	2200      	movs	r2, #0
 8002f2e:	4618      	mov	r0, r3
 8002f30:	4611      	mov	r1, r2
 8002f32:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002f36:	623b      	str	r3, [r7, #32]
 8002f38:	2300      	movs	r3, #0
 8002f3a:	627b      	str	r3, [r7, #36]	@ 0x24
 8002f3c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002f40:	4642      	mov	r2, r8
 8002f42:	464b      	mov	r3, r9
 8002f44:	f04f 0000 	mov.w	r0, #0
 8002f48:	f04f 0100 	mov.w	r1, #0
 8002f4c:	0159      	lsls	r1, r3, #5
 8002f4e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002f52:	0150      	lsls	r0, r2, #5
 8002f54:	4602      	mov	r2, r0
 8002f56:	460b      	mov	r3, r1
 8002f58:	4641      	mov	r1, r8
 8002f5a:	ebb2 0a01 	subs.w	sl, r2, r1
 8002f5e:	4649      	mov	r1, r9
 8002f60:	eb63 0b01 	sbc.w	fp, r3, r1
 8002f64:	f04f 0200 	mov.w	r2, #0
 8002f68:	f04f 0300 	mov.w	r3, #0
 8002f6c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002f70:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002f74:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002f78:	ebb2 040a 	subs.w	r4, r2, sl
 8002f7c:	eb63 050b 	sbc.w	r5, r3, fp
 8002f80:	f04f 0200 	mov.w	r2, #0
 8002f84:	f04f 0300 	mov.w	r3, #0
 8002f88:	00eb      	lsls	r3, r5, #3
 8002f8a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002f8e:	00e2      	lsls	r2, r4, #3
 8002f90:	4614      	mov	r4, r2
 8002f92:	461d      	mov	r5, r3
 8002f94:	4643      	mov	r3, r8
 8002f96:	18e3      	adds	r3, r4, r3
 8002f98:	603b      	str	r3, [r7, #0]
 8002f9a:	464b      	mov	r3, r9
 8002f9c:	eb45 0303 	adc.w	r3, r5, r3
 8002fa0:	607b      	str	r3, [r7, #4]
 8002fa2:	f04f 0200 	mov.w	r2, #0
 8002fa6:	f04f 0300 	mov.w	r3, #0
 8002faa:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002fae:	4629      	mov	r1, r5
 8002fb0:	028b      	lsls	r3, r1, #10
 8002fb2:	4621      	mov	r1, r4
 8002fb4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002fb8:	4621      	mov	r1, r4
 8002fba:	028a      	lsls	r2, r1, #10
 8002fbc:	4610      	mov	r0, r2
 8002fbe:	4619      	mov	r1, r3
 8002fc0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002fc2:	2200      	movs	r2, #0
 8002fc4:	61bb      	str	r3, [r7, #24]
 8002fc6:	61fa      	str	r2, [r7, #28]
 8002fc8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002fcc:	f7fd f950 	bl	8000270 <__aeabi_uldivmod>
 8002fd0:	4602      	mov	r2, r0
 8002fd2:	460b      	mov	r3, r1
 8002fd4:	4613      	mov	r3, r2
 8002fd6:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002fd8:	4b0b      	ldr	r3, [pc, #44]	@ (8003008 <HAL_RCC_GetSysClockFreq+0x200>)
 8002fda:	685b      	ldr	r3, [r3, #4]
 8002fdc:	0c1b      	lsrs	r3, r3, #16
 8002fde:	f003 0303 	and.w	r3, r3, #3
 8002fe2:	3301      	adds	r3, #1
 8002fe4:	005b      	lsls	r3, r3, #1
 8002fe6:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco/pllp;
 8002fe8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002fea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002fec:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ff0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002ff2:	e002      	b.n	8002ffa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002ff4:	4b05      	ldr	r3, [pc, #20]	@ (800300c <HAL_RCC_GetSysClockFreq+0x204>)
 8002ff6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002ff8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002ffa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8002ffc:	4618      	mov	r0, r3
 8002ffe:	3750      	adds	r7, #80	@ 0x50
 8003000:	46bd      	mov	sp, r7
 8003002:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003006:	bf00      	nop
 8003008:	40023800 	.word	0x40023800
 800300c:	00f42400 	.word	0x00f42400
 8003010:	007a1200 	.word	0x007a1200

08003014 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003014:	b480      	push	{r7}
 8003016:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003018:	4b03      	ldr	r3, [pc, #12]	@ (8003028 <HAL_RCC_GetHCLKFreq+0x14>)
 800301a:	681b      	ldr	r3, [r3, #0]
}
 800301c:	4618      	mov	r0, r3
 800301e:	46bd      	mov	sp, r7
 8003020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003024:	4770      	bx	lr
 8003026:	bf00      	nop
 8003028:	20000020 	.word	0x20000020

0800302c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800302c:	b580      	push	{r7, lr}
 800302e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003030:	f7ff fff0 	bl	8003014 <HAL_RCC_GetHCLKFreq>
 8003034:	4602      	mov	r2, r0
 8003036:	4b05      	ldr	r3, [pc, #20]	@ (800304c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003038:	689b      	ldr	r3, [r3, #8]
 800303a:	0a9b      	lsrs	r3, r3, #10
 800303c:	f003 0307 	and.w	r3, r3, #7
 8003040:	4903      	ldr	r1, [pc, #12]	@ (8003050 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003042:	5ccb      	ldrb	r3, [r1, r3]
 8003044:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003048:	4618      	mov	r0, r3
 800304a:	bd80      	pop	{r7, pc}
 800304c:	40023800 	.word	0x40023800
 8003050:	08004a28 	.word	0x08004a28

08003054 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003054:	b580      	push	{r7, lr}
 8003056:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003058:	f7ff ffdc 	bl	8003014 <HAL_RCC_GetHCLKFreq>
 800305c:	4602      	mov	r2, r0
 800305e:	4b05      	ldr	r3, [pc, #20]	@ (8003074 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003060:	689b      	ldr	r3, [r3, #8]
 8003062:	0b5b      	lsrs	r3, r3, #13
 8003064:	f003 0307 	and.w	r3, r3, #7
 8003068:	4903      	ldr	r1, [pc, #12]	@ (8003078 <HAL_RCC_GetPCLK2Freq+0x24>)
 800306a:	5ccb      	ldrb	r3, [r1, r3]
 800306c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003070:	4618      	mov	r0, r3
 8003072:	bd80      	pop	{r7, pc}
 8003074:	40023800 	.word	0x40023800
 8003078:	08004a28 	.word	0x08004a28

0800307c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800307c:	b580      	push	{r7, lr}
 800307e:	b082      	sub	sp, #8
 8003080:	af00      	add	r7, sp, #0
 8003082:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	2b00      	cmp	r3, #0
 8003088:	d101      	bne.n	800308e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800308a:	2301      	movs	r3, #1
 800308c:	e03f      	b.n	800310e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003094:	b2db      	uxtb	r3, r3
 8003096:	2b00      	cmp	r3, #0
 8003098:	d106      	bne.n	80030a8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	2200      	movs	r2, #0
 800309e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80030a2:	6878      	ldr	r0, [r7, #4]
 80030a4:	f7fd ffbe 	bl	8001024 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	2224      	movs	r2, #36	@ 0x24
 80030ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	68da      	ldr	r2, [r3, #12]
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80030be:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80030c0:	6878      	ldr	r0, [r7, #4]
 80030c2:	f000 fd71 	bl	8003ba8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	691a      	ldr	r2, [r3, #16]
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80030d4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	695a      	ldr	r2, [r3, #20]
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80030e4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	68da      	ldr	r2, [r3, #12]
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80030f4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	2200      	movs	r2, #0
 80030fa:	641a      	str	r2, [r3, #64]	@ 0x40
  huart->gState = HAL_UART_STATE_READY;
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	2220      	movs	r2, #32
 8003100:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	2220      	movs	r2, #32
 8003108:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 800310c:	2300      	movs	r3, #0
}
 800310e:	4618      	mov	r0, r3
 8003110:	3708      	adds	r7, #8
 8003112:	46bd      	mov	sp, r7
 8003114:	bd80      	pop	{r7, pc}

08003116 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003116:	b580      	push	{r7, lr}
 8003118:	b08a      	sub	sp, #40	@ 0x28
 800311a:	af02      	add	r7, sp, #8
 800311c:	60f8      	str	r0, [r7, #12]
 800311e:	60b9      	str	r1, [r7, #8]
 8003120:	603b      	str	r3, [r7, #0]
 8003122:	4613      	mov	r3, r2
 8003124:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003126:	2300      	movs	r3, #0
 8003128:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003130:	b2db      	uxtb	r3, r3
 8003132:	2b20      	cmp	r3, #32
 8003134:	d17c      	bne.n	8003230 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003136:	68bb      	ldr	r3, [r7, #8]
 8003138:	2b00      	cmp	r3, #0
 800313a:	d002      	beq.n	8003142 <HAL_UART_Transmit+0x2c>
 800313c:	88fb      	ldrh	r3, [r7, #6]
 800313e:	2b00      	cmp	r3, #0
 8003140:	d101      	bne.n	8003146 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003142:	2301      	movs	r3, #1
 8003144:	e075      	b.n	8003232 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800314c:	2b01      	cmp	r3, #1
 800314e:	d101      	bne.n	8003154 <HAL_UART_Transmit+0x3e>
 8003150:	2302      	movs	r3, #2
 8003152:	e06e      	b.n	8003232 <HAL_UART_Transmit+0x11c>
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	2201      	movs	r2, #1
 8003158:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	2200      	movs	r2, #0
 8003160:	641a      	str	r2, [r3, #64]	@ 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	2221      	movs	r2, #33	@ 0x21
 8003166:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800316a:	f7fe f8e1 	bl	8001330 <HAL_GetTick>
 800316e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	88fa      	ldrh	r2, [r7, #6]
 8003174:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	88fa      	ldrh	r2, [r7, #6]
 800317a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	689b      	ldr	r3, [r3, #8]
 8003180:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003184:	d108      	bne.n	8003198 <HAL_UART_Transmit+0x82>
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	691b      	ldr	r3, [r3, #16]
 800318a:	2b00      	cmp	r3, #0
 800318c:	d104      	bne.n	8003198 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800318e:	2300      	movs	r3, #0
 8003190:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003192:	68bb      	ldr	r3, [r7, #8]
 8003194:	61bb      	str	r3, [r7, #24]
 8003196:	e003      	b.n	80031a0 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8003198:	68bb      	ldr	r3, [r7, #8]
 800319a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800319c:	2300      	movs	r3, #0
 800319e:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	2200      	movs	r2, #0
 80031a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    while (huart->TxXferCount > 0U)
 80031a8:	e02a      	b.n	8003200 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80031aa:	683b      	ldr	r3, [r7, #0]
 80031ac:	9300      	str	r3, [sp, #0]
 80031ae:	697b      	ldr	r3, [r7, #20]
 80031b0:	2200      	movs	r2, #0
 80031b2:	2180      	movs	r1, #128	@ 0x80
 80031b4:	68f8      	ldr	r0, [r7, #12]
 80031b6:	f000 faef 	bl	8003798 <UART_WaitOnFlagUntilTimeout>
 80031ba:	4603      	mov	r3, r0
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d001      	beq.n	80031c4 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80031c0:	2303      	movs	r3, #3
 80031c2:	e036      	b.n	8003232 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80031c4:	69fb      	ldr	r3, [r7, #28]
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d10b      	bne.n	80031e2 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80031ca:	69bb      	ldr	r3, [r7, #24]
 80031cc:	881b      	ldrh	r3, [r3, #0]
 80031ce:	461a      	mov	r2, r3
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80031d8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80031da:	69bb      	ldr	r3, [r7, #24]
 80031dc:	3302      	adds	r3, #2
 80031de:	61bb      	str	r3, [r7, #24]
 80031e0:	e007      	b.n	80031f2 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80031e2:	69fb      	ldr	r3, [r7, #28]
 80031e4:	781a      	ldrb	r2, [r3, #0]
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80031ec:	69fb      	ldr	r3, [r7, #28]
 80031ee:	3301      	adds	r3, #1
 80031f0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80031f6:	b29b      	uxth	r3, r3
 80031f8:	3b01      	subs	r3, #1
 80031fa:	b29a      	uxth	r2, r3
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003204:	b29b      	uxth	r3, r3
 8003206:	2b00      	cmp	r3, #0
 8003208:	d1cf      	bne.n	80031aa <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800320a:	683b      	ldr	r3, [r7, #0]
 800320c:	9300      	str	r3, [sp, #0]
 800320e:	697b      	ldr	r3, [r7, #20]
 8003210:	2200      	movs	r2, #0
 8003212:	2140      	movs	r1, #64	@ 0x40
 8003214:	68f8      	ldr	r0, [r7, #12]
 8003216:	f000 fabf 	bl	8003798 <UART_WaitOnFlagUntilTimeout>
 800321a:	4603      	mov	r3, r0
 800321c:	2b00      	cmp	r3, #0
 800321e:	d001      	beq.n	8003224 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8003220:	2303      	movs	r3, #3
 8003222:	e006      	b.n	8003232 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	2220      	movs	r2, #32
 8003228:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 800322c:	2300      	movs	r3, #0
 800322e:	e000      	b.n	8003232 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8003230:	2302      	movs	r3, #2
  }
}
 8003232:	4618      	mov	r0, r3
 8003234:	3720      	adds	r7, #32
 8003236:	46bd      	mov	sp, r7
 8003238:	bd80      	pop	{r7, pc}
	...

0800323c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800323c:	b580      	push	{r7, lr}
 800323e:	b0ba      	sub	sp, #232	@ 0xe8
 8003240:	af00      	add	r7, sp, #0
 8003242:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	68db      	ldr	r3, [r3, #12]
 8003254:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	695b      	ldr	r3, [r3, #20]
 800325e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8003262:	2300      	movs	r3, #0
 8003264:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8003268:	2300      	movs	r3, #0
 800326a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800326e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003272:	f003 030f 	and.w	r3, r3, #15
 8003276:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800327a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800327e:	2b00      	cmp	r3, #0
 8003280:	d10f      	bne.n	80032a2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003282:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003286:	f003 0320 	and.w	r3, r3, #32
 800328a:	2b00      	cmp	r3, #0
 800328c:	d009      	beq.n	80032a2 <HAL_UART_IRQHandler+0x66>
 800328e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003292:	f003 0320 	and.w	r3, r3, #32
 8003296:	2b00      	cmp	r3, #0
 8003298:	d003      	beq.n	80032a2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800329a:	6878      	ldr	r0, [r7, #4]
 800329c:	f000 fbc9 	bl	8003a32 <UART_Receive_IT>
      return;
 80032a0:	e256      	b.n	8003750 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80032a2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	f000 80de 	beq.w	8003468 <HAL_UART_IRQHandler+0x22c>
 80032ac:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80032b0:	f003 0301 	and.w	r3, r3, #1
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d106      	bne.n	80032c6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80032b8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80032bc:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	f000 80d1 	beq.w	8003468 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80032c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80032ca:	f003 0301 	and.w	r3, r3, #1
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d00b      	beq.n	80032ea <HAL_UART_IRQHandler+0xae>
 80032d2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80032d6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d005      	beq.n	80032ea <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032e2:	f043 0201 	orr.w	r2, r3, #1
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80032ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80032ee:	f003 0304 	and.w	r3, r3, #4
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d00b      	beq.n	800330e <HAL_UART_IRQHandler+0xd2>
 80032f6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80032fa:	f003 0301 	and.w	r3, r3, #1
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d005      	beq.n	800330e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003306:	f043 0202 	orr.w	r2, r3, #2
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800330e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003312:	f003 0302 	and.w	r3, r3, #2
 8003316:	2b00      	cmp	r3, #0
 8003318:	d00b      	beq.n	8003332 <HAL_UART_IRQHandler+0xf6>
 800331a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800331e:	f003 0301 	and.w	r3, r3, #1
 8003322:	2b00      	cmp	r3, #0
 8003324:	d005      	beq.n	8003332 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800332a:	f043 0204 	orr.w	r2, r3, #4
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8003332:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003336:	f003 0308 	and.w	r3, r3, #8
 800333a:	2b00      	cmp	r3, #0
 800333c:	d011      	beq.n	8003362 <HAL_UART_IRQHandler+0x126>
 800333e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003342:	f003 0320 	and.w	r3, r3, #32
 8003346:	2b00      	cmp	r3, #0
 8003348:	d105      	bne.n	8003356 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800334a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800334e:	f003 0301 	and.w	r3, r3, #1
 8003352:	2b00      	cmp	r3, #0
 8003354:	d005      	beq.n	8003362 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800335a:	f043 0208 	orr.w	r2, r3, #8
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003366:	2b00      	cmp	r3, #0
 8003368:	f000 81ed 	beq.w	8003746 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800336c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003370:	f003 0320 	and.w	r3, r3, #32
 8003374:	2b00      	cmp	r3, #0
 8003376:	d008      	beq.n	800338a <HAL_UART_IRQHandler+0x14e>
 8003378:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800337c:	f003 0320 	and.w	r3, r3, #32
 8003380:	2b00      	cmp	r3, #0
 8003382:	d002      	beq.n	800338a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8003384:	6878      	ldr	r0, [r7, #4]
 8003386:	f000 fb54 	bl	8003a32 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	695b      	ldr	r3, [r3, #20]
 8003390:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003394:	2b40      	cmp	r3, #64	@ 0x40
 8003396:	bf0c      	ite	eq
 8003398:	2301      	moveq	r3, #1
 800339a:	2300      	movne	r3, #0
 800339c:	b2db      	uxtb	r3, r3
 800339e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033a6:	f003 0308 	and.w	r3, r3, #8
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d103      	bne.n	80033b6 <HAL_UART_IRQHandler+0x17a>
 80033ae:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d04f      	beq.n	8003456 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80033b6:	6878      	ldr	r0, [r7, #4]
 80033b8:	f000 fa5c 	bl	8003874 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	695b      	ldr	r3, [r3, #20]
 80033c2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80033c6:	2b40      	cmp	r3, #64	@ 0x40
 80033c8:	d141      	bne.n	800344e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	3314      	adds	r3, #20
 80033d0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80033d4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80033d8:	e853 3f00 	ldrex	r3, [r3]
 80033dc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80033e0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80033e4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80033e8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	3314      	adds	r3, #20
 80033f2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80033f6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80033fa:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80033fe:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8003402:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8003406:	e841 2300 	strex	r3, r2, [r1]
 800340a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800340e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003412:	2b00      	cmp	r3, #0
 8003414:	d1d9      	bne.n	80033ca <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800341a:	2b00      	cmp	r3, #0
 800341c:	d013      	beq.n	8003446 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003422:	4a7d      	ldr	r2, [pc, #500]	@ (8003618 <HAL_UART_IRQHandler+0x3dc>)
 8003424:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800342a:	4618      	mov	r0, r3
 800342c:	f7fe ff93 	bl	8002356 <HAL_DMA_Abort_IT>
 8003430:	4603      	mov	r3, r0
 8003432:	2b00      	cmp	r3, #0
 8003434:	d016      	beq.n	8003464 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800343a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800343c:	687a      	ldr	r2, [r7, #4]
 800343e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003440:	4610      	mov	r0, r2
 8003442:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003444:	e00e      	b.n	8003464 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003446:	6878      	ldr	r0, [r7, #4]
 8003448:	f000 f990 	bl	800376c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800344c:	e00a      	b.n	8003464 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800344e:	6878      	ldr	r0, [r7, #4]
 8003450:	f000 f98c 	bl	800376c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003454:	e006      	b.n	8003464 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003456:	6878      	ldr	r0, [r7, #4]
 8003458:	f000 f988 	bl	800376c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	2200      	movs	r2, #0
 8003460:	641a      	str	r2, [r3, #64]	@ 0x40
      }
    }
    return;
 8003462:	e170      	b.n	8003746 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003464:	bf00      	nop
    return;
 8003466:	e16e      	b.n	8003746 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800346c:	2b01      	cmp	r3, #1
 800346e:	f040 814a 	bne.w	8003706 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8003472:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003476:	f003 0310 	and.w	r3, r3, #16
 800347a:	2b00      	cmp	r3, #0
 800347c:	f000 8143 	beq.w	8003706 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8003480:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003484:	f003 0310 	and.w	r3, r3, #16
 8003488:	2b00      	cmp	r3, #0
 800348a:	f000 813c 	beq.w	8003706 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800348e:	2300      	movs	r3, #0
 8003490:	60bb      	str	r3, [r7, #8]
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	60bb      	str	r3, [r7, #8]
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	685b      	ldr	r3, [r3, #4]
 80034a0:	60bb      	str	r3, [r7, #8]
 80034a2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	695b      	ldr	r3, [r3, #20]
 80034aa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80034ae:	2b40      	cmp	r3, #64	@ 0x40
 80034b0:	f040 80b4 	bne.w	800361c <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	685b      	ldr	r3, [r3, #4]
 80034bc:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80034c0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	f000 8140 	beq.w	800374a <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80034ce:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80034d2:	429a      	cmp	r2, r3
 80034d4:	f080 8139 	bcs.w	800374a <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80034de:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80034e4:	69db      	ldr	r3, [r3, #28]
 80034e6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80034ea:	f000 8088 	beq.w	80035fe <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	330c      	adds	r3, #12
 80034f4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80034f8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80034fc:	e853 3f00 	ldrex	r3, [r3]
 8003500:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8003504:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003508:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800350c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	330c      	adds	r3, #12
 8003516:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800351a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800351e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003522:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8003526:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800352a:	e841 2300 	strex	r3, r2, [r1]
 800352e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8003532:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003536:	2b00      	cmp	r3, #0
 8003538:	d1d9      	bne.n	80034ee <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	3314      	adds	r3, #20
 8003540:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003542:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003544:	e853 3f00 	ldrex	r3, [r3]
 8003548:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800354a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800354c:	f023 0301 	bic.w	r3, r3, #1
 8003550:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	3314      	adds	r3, #20
 800355a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800355e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8003562:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003564:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8003566:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800356a:	e841 2300 	strex	r3, r2, [r1]
 800356e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8003570:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003572:	2b00      	cmp	r3, #0
 8003574:	d1e1      	bne.n	800353a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	3314      	adds	r3, #20
 800357c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800357e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003580:	e853 3f00 	ldrex	r3, [r3]
 8003584:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8003586:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003588:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800358c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	3314      	adds	r3, #20
 8003596:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800359a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800359c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800359e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80035a0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80035a2:	e841 2300 	strex	r3, r2, [r1]
 80035a6:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80035a8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d1e3      	bne.n	8003576 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	2220      	movs	r2, #32
 80035b2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	2200      	movs	r2, #0
 80035ba:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	330c      	adds	r3, #12
 80035c2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80035c4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80035c6:	e853 3f00 	ldrex	r3, [r3]
 80035ca:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80035cc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80035ce:	f023 0310 	bic.w	r3, r3, #16
 80035d2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	330c      	adds	r3, #12
 80035dc:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80035e0:	65ba      	str	r2, [r7, #88]	@ 0x58
 80035e2:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80035e4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80035e6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80035e8:	e841 2300 	strex	r3, r2, [r1]
 80035ec:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80035ee:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d1e3      	bne.n	80035bc <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80035f8:	4618      	mov	r0, r3
 80035fa:	f7fe fe3c 	bl	8002276 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003606:	b29b      	uxth	r3, r3
 8003608:	1ad3      	subs	r3, r2, r3
 800360a:	b29b      	uxth	r3, r3
 800360c:	4619      	mov	r1, r3
 800360e:	6878      	ldr	r0, [r7, #4]
 8003610:	f000 f8b6 	bl	8003780 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003614:	e099      	b.n	800374a <HAL_UART_IRQHandler+0x50e>
 8003616:	bf00      	nop
 8003618:	0800393b 	.word	0x0800393b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003624:	b29b      	uxth	r3, r3
 8003626:	1ad3      	subs	r3, r2, r3
 8003628:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003630:	b29b      	uxth	r3, r3
 8003632:	2b00      	cmp	r3, #0
 8003634:	f000 808b 	beq.w	800374e <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8003638:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800363c:	2b00      	cmp	r3, #0
 800363e:	f000 8086 	beq.w	800374e <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	330c      	adds	r3, #12
 8003648:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800364a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800364c:	e853 3f00 	ldrex	r3, [r3]
 8003650:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003652:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003654:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003658:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	330c      	adds	r3, #12
 8003662:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8003666:	647a      	str	r2, [r7, #68]	@ 0x44
 8003668:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800366a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800366c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800366e:	e841 2300 	strex	r3, r2, [r1]
 8003672:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003674:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003676:	2b00      	cmp	r3, #0
 8003678:	d1e3      	bne.n	8003642 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	3314      	adds	r3, #20
 8003680:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003682:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003684:	e853 3f00 	ldrex	r3, [r3]
 8003688:	623b      	str	r3, [r7, #32]
   return(result);
 800368a:	6a3b      	ldr	r3, [r7, #32]
 800368c:	f023 0301 	bic.w	r3, r3, #1
 8003690:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	3314      	adds	r3, #20
 800369a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800369e:	633a      	str	r2, [r7, #48]	@ 0x30
 80036a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80036a2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80036a4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80036a6:	e841 2300 	strex	r3, r2, [r1]
 80036aa:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80036ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d1e3      	bne.n	800367a <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	2220      	movs	r2, #32
 80036b6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	2200      	movs	r2, #0
 80036be:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	330c      	adds	r3, #12
 80036c6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80036c8:	693b      	ldr	r3, [r7, #16]
 80036ca:	e853 3f00 	ldrex	r3, [r3]
 80036ce:	60fb      	str	r3, [r7, #12]
   return(result);
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	f023 0310 	bic.w	r3, r3, #16
 80036d6:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	330c      	adds	r3, #12
 80036e0:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80036e4:	61fa      	str	r2, [r7, #28]
 80036e6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80036e8:	69b9      	ldr	r1, [r7, #24]
 80036ea:	69fa      	ldr	r2, [r7, #28]
 80036ec:	e841 2300 	strex	r3, r2, [r1]
 80036f0:	617b      	str	r3, [r7, #20]
   return(result);
 80036f2:	697b      	ldr	r3, [r7, #20]
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d1e3      	bne.n	80036c0 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80036f8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80036fc:	4619      	mov	r1, r3
 80036fe:	6878      	ldr	r0, [r7, #4]
 8003700:	f000 f83e 	bl	8003780 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003704:	e023      	b.n	800374e <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003706:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800370a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800370e:	2b00      	cmp	r3, #0
 8003710:	d009      	beq.n	8003726 <HAL_UART_IRQHandler+0x4ea>
 8003712:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003716:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800371a:	2b00      	cmp	r3, #0
 800371c:	d003      	beq.n	8003726 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 800371e:	6878      	ldr	r0, [r7, #4]
 8003720:	f000 f91f 	bl	8003962 <UART_Transmit_IT>
    return;
 8003724:	e014      	b.n	8003750 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003726:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800372a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800372e:	2b00      	cmp	r3, #0
 8003730:	d00e      	beq.n	8003750 <HAL_UART_IRQHandler+0x514>
 8003732:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003736:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800373a:	2b00      	cmp	r3, #0
 800373c:	d008      	beq.n	8003750 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 800373e:	6878      	ldr	r0, [r7, #4]
 8003740:	f000 f95f 	bl	8003a02 <UART_EndTransmit_IT>
    return;
 8003744:	e004      	b.n	8003750 <HAL_UART_IRQHandler+0x514>
    return;
 8003746:	bf00      	nop
 8003748:	e002      	b.n	8003750 <HAL_UART_IRQHandler+0x514>
      return;
 800374a:	bf00      	nop
 800374c:	e000      	b.n	8003750 <HAL_UART_IRQHandler+0x514>
      return;
 800374e:	bf00      	nop
  }
}
 8003750:	37e8      	adds	r7, #232	@ 0xe8
 8003752:	46bd      	mov	sp, r7
 8003754:	bd80      	pop	{r7, pc}
 8003756:	bf00      	nop

08003758 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003758:	b480      	push	{r7}
 800375a:	b083      	sub	sp, #12
 800375c:	af00      	add	r7, sp, #0
 800375e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8003760:	bf00      	nop
 8003762:	370c      	adds	r7, #12
 8003764:	46bd      	mov	sp, r7
 8003766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800376a:	4770      	bx	lr

0800376c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800376c:	b480      	push	{r7}
 800376e:	b083      	sub	sp, #12
 8003770:	af00      	add	r7, sp, #0
 8003772:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8003774:	bf00      	nop
 8003776:	370c      	adds	r7, #12
 8003778:	46bd      	mov	sp, r7
 800377a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800377e:	4770      	bx	lr

08003780 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003780:	b480      	push	{r7}
 8003782:	b083      	sub	sp, #12
 8003784:	af00      	add	r7, sp, #0
 8003786:	6078      	str	r0, [r7, #4]
 8003788:	460b      	mov	r3, r1
 800378a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800378c:	bf00      	nop
 800378e:	370c      	adds	r7, #12
 8003790:	46bd      	mov	sp, r7
 8003792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003796:	4770      	bx	lr

08003798 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003798:	b580      	push	{r7, lr}
 800379a:	b090      	sub	sp, #64	@ 0x40
 800379c:	af00      	add	r7, sp, #0
 800379e:	60f8      	str	r0, [r7, #12]
 80037a0:	60b9      	str	r1, [r7, #8]
 80037a2:	603b      	str	r3, [r7, #0]
 80037a4:	4613      	mov	r3, r2
 80037a6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80037a8:	e050      	b.n	800384c <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80037aa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80037ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80037b0:	d04c      	beq.n	800384c <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80037b2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d007      	beq.n	80037c8 <UART_WaitOnFlagUntilTimeout+0x30>
 80037b8:	f7fd fdba 	bl	8001330 <HAL_GetTick>
 80037bc:	4602      	mov	r2, r0
 80037be:	683b      	ldr	r3, [r7, #0]
 80037c0:	1ad3      	subs	r3, r2, r3
 80037c2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80037c4:	429a      	cmp	r2, r3
 80037c6:	d241      	bcs.n	800384c <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	330c      	adds	r3, #12
 80037ce:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80037d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80037d2:	e853 3f00 	ldrex	r3, [r3]
 80037d6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80037d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037da:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 80037de:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	330c      	adds	r3, #12
 80037e6:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80037e8:	637a      	str	r2, [r7, #52]	@ 0x34
 80037ea:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80037ec:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80037ee:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80037f0:	e841 2300 	strex	r3, r2, [r1]
 80037f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 80037f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d1e5      	bne.n	80037c8 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	3314      	adds	r3, #20
 8003802:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003804:	697b      	ldr	r3, [r7, #20]
 8003806:	e853 3f00 	ldrex	r3, [r3]
 800380a:	613b      	str	r3, [r7, #16]
   return(result);
 800380c:	693b      	ldr	r3, [r7, #16]
 800380e:	f023 0301 	bic.w	r3, r3, #1
 8003812:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	3314      	adds	r3, #20
 800381a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800381c:	623a      	str	r2, [r7, #32]
 800381e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003820:	69f9      	ldr	r1, [r7, #28]
 8003822:	6a3a      	ldr	r2, [r7, #32]
 8003824:	e841 2300 	strex	r3, r2, [r1]
 8003828:	61bb      	str	r3, [r7, #24]
   return(result);
 800382a:	69bb      	ldr	r3, [r7, #24]
 800382c:	2b00      	cmp	r3, #0
 800382e:	d1e5      	bne.n	80037fc <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	2220      	movs	r2, #32
 8003834:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	2220      	movs	r2, #32
 800383c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	2200      	movs	r2, #0
 8003844:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_TIMEOUT;
 8003848:	2303      	movs	r3, #3
 800384a:	e00f      	b.n	800386c <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	681a      	ldr	r2, [r3, #0]
 8003852:	68bb      	ldr	r3, [r7, #8]
 8003854:	4013      	ands	r3, r2
 8003856:	68ba      	ldr	r2, [r7, #8]
 8003858:	429a      	cmp	r2, r3
 800385a:	bf0c      	ite	eq
 800385c:	2301      	moveq	r3, #1
 800385e:	2300      	movne	r3, #0
 8003860:	b2db      	uxtb	r3, r3
 8003862:	461a      	mov	r2, r3
 8003864:	79fb      	ldrb	r3, [r7, #7]
 8003866:	429a      	cmp	r2, r3
 8003868:	d09f      	beq.n	80037aa <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800386a:	2300      	movs	r3, #0
}
 800386c:	4618      	mov	r0, r3
 800386e:	3740      	adds	r7, #64	@ 0x40
 8003870:	46bd      	mov	sp, r7
 8003872:	bd80      	pop	{r7, pc}

08003874 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003874:	b480      	push	{r7}
 8003876:	b095      	sub	sp, #84	@ 0x54
 8003878:	af00      	add	r7, sp, #0
 800387a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	330c      	adds	r3, #12
 8003882:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003884:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003886:	e853 3f00 	ldrex	r3, [r3]
 800388a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800388c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800388e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003892:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	330c      	adds	r3, #12
 800389a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800389c:	643a      	str	r2, [r7, #64]	@ 0x40
 800389e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80038a0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80038a2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80038a4:	e841 2300 	strex	r3, r2, [r1]
 80038a8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80038aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d1e5      	bne.n	800387c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	3314      	adds	r3, #20
 80038b6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80038b8:	6a3b      	ldr	r3, [r7, #32]
 80038ba:	e853 3f00 	ldrex	r3, [r3]
 80038be:	61fb      	str	r3, [r7, #28]
   return(result);
 80038c0:	69fb      	ldr	r3, [r7, #28]
 80038c2:	f023 0301 	bic.w	r3, r3, #1
 80038c6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	3314      	adds	r3, #20
 80038ce:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80038d0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80038d2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80038d4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80038d6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80038d8:	e841 2300 	strex	r3, r2, [r1]
 80038dc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80038de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d1e5      	bne.n	80038b0 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038e8:	2b01      	cmp	r3, #1
 80038ea:	d119      	bne.n	8003920 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	330c      	adds	r3, #12
 80038f2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	e853 3f00 	ldrex	r3, [r3]
 80038fa:	60bb      	str	r3, [r7, #8]
   return(result);
 80038fc:	68bb      	ldr	r3, [r7, #8]
 80038fe:	f023 0310 	bic.w	r3, r3, #16
 8003902:	647b      	str	r3, [r7, #68]	@ 0x44
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	330c      	adds	r3, #12
 800390a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800390c:	61ba      	str	r2, [r7, #24]
 800390e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003910:	6979      	ldr	r1, [r7, #20]
 8003912:	69ba      	ldr	r2, [r7, #24]
 8003914:	e841 2300 	strex	r3, r2, [r1]
 8003918:	613b      	str	r3, [r7, #16]
   return(result);
 800391a:	693b      	ldr	r3, [r7, #16]
 800391c:	2b00      	cmp	r3, #0
 800391e:	d1e5      	bne.n	80038ec <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	2220      	movs	r2, #32
 8003924:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	2200      	movs	r2, #0
 800392c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800392e:	bf00      	nop
 8003930:	3754      	adds	r7, #84	@ 0x54
 8003932:	46bd      	mov	sp, r7
 8003934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003938:	4770      	bx	lr

0800393a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800393a:	b580      	push	{r7, lr}
 800393c:	b084      	sub	sp, #16
 800393e:	af00      	add	r7, sp, #0
 8003940:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003946:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	2200      	movs	r2, #0
 800394c:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	2200      	movs	r2, #0
 8003952:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003954:	68f8      	ldr	r0, [r7, #12]
 8003956:	f7ff ff09 	bl	800376c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800395a:	bf00      	nop
 800395c:	3710      	adds	r7, #16
 800395e:	46bd      	mov	sp, r7
 8003960:	bd80      	pop	{r7, pc}

08003962 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8003962:	b480      	push	{r7}
 8003964:	b085      	sub	sp, #20
 8003966:	af00      	add	r7, sp, #0
 8003968:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003970:	b2db      	uxtb	r3, r3
 8003972:	2b21      	cmp	r3, #33	@ 0x21
 8003974:	d13e      	bne.n	80039f4 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	689b      	ldr	r3, [r3, #8]
 800397a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800397e:	d114      	bne.n	80039aa <UART_Transmit_IT+0x48>
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	691b      	ldr	r3, [r3, #16]
 8003984:	2b00      	cmp	r3, #0
 8003986:	d110      	bne.n	80039aa <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	6a1b      	ldr	r3, [r3, #32]
 800398c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	881b      	ldrh	r3, [r3, #0]
 8003992:	461a      	mov	r2, r3
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800399c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	6a1b      	ldr	r3, [r3, #32]
 80039a2:	1c9a      	adds	r2, r3, #2
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	621a      	str	r2, [r3, #32]
 80039a8:	e008      	b.n	80039bc <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	6a1b      	ldr	r3, [r3, #32]
 80039ae:	1c59      	adds	r1, r3, #1
 80039b0:	687a      	ldr	r2, [r7, #4]
 80039b2:	6211      	str	r1, [r2, #32]
 80039b4:	781a      	ldrb	r2, [r3, #0]
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80039c0:	b29b      	uxth	r3, r3
 80039c2:	3b01      	subs	r3, #1
 80039c4:	b29b      	uxth	r3, r3
 80039c6:	687a      	ldr	r2, [r7, #4]
 80039c8:	4619      	mov	r1, r3
 80039ca:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d10f      	bne.n	80039f0 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	68da      	ldr	r2, [r3, #12]
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80039de:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	68da      	ldr	r2, [r3, #12]
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80039ee:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80039f0:	2300      	movs	r3, #0
 80039f2:	e000      	b.n	80039f6 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80039f4:	2302      	movs	r3, #2
  }
}
 80039f6:	4618      	mov	r0, r3
 80039f8:	3714      	adds	r7, #20
 80039fa:	46bd      	mov	sp, r7
 80039fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a00:	4770      	bx	lr

08003a02 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003a02:	b580      	push	{r7, lr}
 8003a04:	b082      	sub	sp, #8
 8003a06:	af00      	add	r7, sp, #0
 8003a08:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	68da      	ldr	r2, [r3, #12]
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003a18:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	2220      	movs	r2, #32
 8003a1e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003a22:	6878      	ldr	r0, [r7, #4]
 8003a24:	f7ff fe98 	bl	8003758 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8003a28:	2300      	movs	r3, #0
}
 8003a2a:	4618      	mov	r0, r3
 8003a2c:	3708      	adds	r7, #8
 8003a2e:	46bd      	mov	sp, r7
 8003a30:	bd80      	pop	{r7, pc}

08003a32 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8003a32:	b580      	push	{r7, lr}
 8003a34:	b08c      	sub	sp, #48	@ 0x30
 8003a36:	af00      	add	r7, sp, #0
 8003a38:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003a40:	b2db      	uxtb	r3, r3
 8003a42:	2b22      	cmp	r3, #34	@ 0x22
 8003a44:	f040 80ab 	bne.w	8003b9e <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	689b      	ldr	r3, [r3, #8]
 8003a4c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003a50:	d117      	bne.n	8003a82 <UART_Receive_IT+0x50>
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	691b      	ldr	r3, [r3, #16]
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d113      	bne.n	8003a82 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8003a5a:	2300      	movs	r3, #0
 8003a5c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a62:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	685b      	ldr	r3, [r3, #4]
 8003a6a:	b29b      	uxth	r3, r3
 8003a6c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003a70:	b29a      	uxth	r2, r3
 8003a72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a74:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a7a:	1c9a      	adds	r2, r3, #2
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	629a      	str	r2, [r3, #40]	@ 0x28
 8003a80:	e026      	b.n	8003ad0 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a86:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8003a88:	2300      	movs	r3, #0
 8003a8a:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	689b      	ldr	r3, [r3, #8]
 8003a90:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003a94:	d007      	beq.n	8003aa6 <UART_Receive_IT+0x74>
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	689b      	ldr	r3, [r3, #8]
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d10a      	bne.n	8003ab4 <UART_Receive_IT+0x82>
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	691b      	ldr	r3, [r3, #16]
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d106      	bne.n	8003ab4 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	685b      	ldr	r3, [r3, #4]
 8003aac:	b2da      	uxtb	r2, r3
 8003aae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003ab0:	701a      	strb	r2, [r3, #0]
 8003ab2:	e008      	b.n	8003ac6 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	685b      	ldr	r3, [r3, #4]
 8003aba:	b2db      	uxtb	r3, r3
 8003abc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003ac0:	b2da      	uxtb	r2, r3
 8003ac2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003ac4:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003aca:	1c5a      	adds	r2, r3, #1
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003ad4:	b29b      	uxth	r3, r3
 8003ad6:	3b01      	subs	r3, #1
 8003ad8:	b29b      	uxth	r3, r3
 8003ada:	687a      	ldr	r2, [r7, #4]
 8003adc:	4619      	mov	r1, r3
 8003ade:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d15a      	bne.n	8003b9a <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	68da      	ldr	r2, [r3, #12]
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	f022 0220 	bic.w	r2, r2, #32
 8003af2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	68da      	ldr	r2, [r3, #12]
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003b02:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	695a      	ldr	r2, [r3, #20]
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	f022 0201 	bic.w	r2, r2, #1
 8003b12:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	2220      	movs	r2, #32
 8003b18:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b20:	2b01      	cmp	r3, #1
 8003b22:	d135      	bne.n	8003b90 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	2200      	movs	r2, #0
 8003b28:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	330c      	adds	r3, #12
 8003b30:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b32:	697b      	ldr	r3, [r7, #20]
 8003b34:	e853 3f00 	ldrex	r3, [r3]
 8003b38:	613b      	str	r3, [r7, #16]
   return(result);
 8003b3a:	693b      	ldr	r3, [r7, #16]
 8003b3c:	f023 0310 	bic.w	r3, r3, #16
 8003b40:	627b      	str	r3, [r7, #36]	@ 0x24
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	330c      	adds	r3, #12
 8003b48:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003b4a:	623a      	str	r2, [r7, #32]
 8003b4c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b4e:	69f9      	ldr	r1, [r7, #28]
 8003b50:	6a3a      	ldr	r2, [r7, #32]
 8003b52:	e841 2300 	strex	r3, r2, [r1]
 8003b56:	61bb      	str	r3, [r7, #24]
   return(result);
 8003b58:	69bb      	ldr	r3, [r7, #24]
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d1e5      	bne.n	8003b2a <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	f003 0310 	and.w	r3, r3, #16
 8003b68:	2b10      	cmp	r3, #16
 8003b6a:	d10a      	bne.n	8003b82 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003b6c:	2300      	movs	r3, #0
 8003b6e:	60fb      	str	r3, [r7, #12]
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	60fb      	str	r3, [r7, #12]
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	685b      	ldr	r3, [r3, #4]
 8003b7e:	60fb      	str	r3, [r7, #12]
 8003b80:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003b86:	4619      	mov	r1, r3
 8003b88:	6878      	ldr	r0, [r7, #4]
 8003b8a:	f7ff fdf9 	bl	8003780 <HAL_UARTEx_RxEventCallback>
 8003b8e:	e002      	b.n	8003b96 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8003b90:	6878      	ldr	r0, [r7, #4]
 8003b92:	f7fd f93d 	bl	8000e10 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8003b96:	2300      	movs	r3, #0
 8003b98:	e002      	b.n	8003ba0 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8003b9a:	2300      	movs	r3, #0
 8003b9c:	e000      	b.n	8003ba0 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8003b9e:	2302      	movs	r3, #2
  }
}
 8003ba0:	4618      	mov	r0, r3
 8003ba2:	3730      	adds	r7, #48	@ 0x30
 8003ba4:	46bd      	mov	sp, r7
 8003ba6:	bd80      	pop	{r7, pc}

08003ba8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003ba8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003bac:	b0c0      	sub	sp, #256	@ 0x100
 8003bae:	af00      	add	r7, sp, #0
 8003bb0:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003bb4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	691b      	ldr	r3, [r3, #16]
 8003bbc:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8003bc0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003bc4:	68d9      	ldr	r1, [r3, #12]
 8003bc6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003bca:	681a      	ldr	r2, [r3, #0]
 8003bcc:	ea40 0301 	orr.w	r3, r0, r1
 8003bd0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003bd2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003bd6:	689a      	ldr	r2, [r3, #8]
 8003bd8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003bdc:	691b      	ldr	r3, [r3, #16]
 8003bde:	431a      	orrs	r2, r3
 8003be0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003be4:	695b      	ldr	r3, [r3, #20]
 8003be6:	431a      	orrs	r2, r3
 8003be8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003bec:	69db      	ldr	r3, [r3, #28]
 8003bee:	4313      	orrs	r3, r2
 8003bf0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003bf4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	68db      	ldr	r3, [r3, #12]
 8003bfc:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8003c00:	f021 010c 	bic.w	r1, r1, #12
 8003c04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c08:	681a      	ldr	r2, [r3, #0]
 8003c0a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8003c0e:	430b      	orrs	r3, r1
 8003c10:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003c12:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	695b      	ldr	r3, [r3, #20]
 8003c1a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8003c1e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c22:	6999      	ldr	r1, [r3, #24]
 8003c24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c28:	681a      	ldr	r2, [r3, #0]
 8003c2a:	ea40 0301 	orr.w	r3, r0, r1
 8003c2e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003c30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c34:	681a      	ldr	r2, [r3, #0]
 8003c36:	4b8f      	ldr	r3, [pc, #572]	@ (8003e74 <UART_SetConfig+0x2cc>)
 8003c38:	429a      	cmp	r2, r3
 8003c3a:	d005      	beq.n	8003c48 <UART_SetConfig+0xa0>
 8003c3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c40:	681a      	ldr	r2, [r3, #0]
 8003c42:	4b8d      	ldr	r3, [pc, #564]	@ (8003e78 <UART_SetConfig+0x2d0>)
 8003c44:	429a      	cmp	r2, r3
 8003c46:	d104      	bne.n	8003c52 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003c48:	f7ff fa04 	bl	8003054 <HAL_RCC_GetPCLK2Freq>
 8003c4c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8003c50:	e003      	b.n	8003c5a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003c52:	f7ff f9eb 	bl	800302c <HAL_RCC_GetPCLK1Freq>
 8003c56:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003c5a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c5e:	69db      	ldr	r3, [r3, #28]
 8003c60:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003c64:	f040 810c 	bne.w	8003e80 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003c68:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003c6c:	2200      	movs	r2, #0
 8003c6e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003c72:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8003c76:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8003c7a:	4622      	mov	r2, r4
 8003c7c:	462b      	mov	r3, r5
 8003c7e:	1891      	adds	r1, r2, r2
 8003c80:	65b9      	str	r1, [r7, #88]	@ 0x58
 8003c82:	415b      	adcs	r3, r3
 8003c84:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003c86:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003c8a:	4621      	mov	r1, r4
 8003c8c:	eb12 0801 	adds.w	r8, r2, r1
 8003c90:	4629      	mov	r1, r5
 8003c92:	eb43 0901 	adc.w	r9, r3, r1
 8003c96:	f04f 0200 	mov.w	r2, #0
 8003c9a:	f04f 0300 	mov.w	r3, #0
 8003c9e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003ca2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003ca6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003caa:	4690      	mov	r8, r2
 8003cac:	4699      	mov	r9, r3
 8003cae:	4623      	mov	r3, r4
 8003cb0:	eb18 0303 	adds.w	r3, r8, r3
 8003cb4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003cb8:	462b      	mov	r3, r5
 8003cba:	eb49 0303 	adc.w	r3, r9, r3
 8003cbe:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003cc2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003cc6:	685b      	ldr	r3, [r3, #4]
 8003cc8:	2200      	movs	r2, #0
 8003cca:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003cce:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8003cd2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8003cd6:	460b      	mov	r3, r1
 8003cd8:	18db      	adds	r3, r3, r3
 8003cda:	653b      	str	r3, [r7, #80]	@ 0x50
 8003cdc:	4613      	mov	r3, r2
 8003cde:	eb42 0303 	adc.w	r3, r2, r3
 8003ce2:	657b      	str	r3, [r7, #84]	@ 0x54
 8003ce4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8003ce8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8003cec:	f7fc fac0 	bl	8000270 <__aeabi_uldivmod>
 8003cf0:	4602      	mov	r2, r0
 8003cf2:	460b      	mov	r3, r1
 8003cf4:	4b61      	ldr	r3, [pc, #388]	@ (8003e7c <UART_SetConfig+0x2d4>)
 8003cf6:	fba3 2302 	umull	r2, r3, r3, r2
 8003cfa:	095b      	lsrs	r3, r3, #5
 8003cfc:	011c      	lsls	r4, r3, #4
 8003cfe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003d02:	2200      	movs	r2, #0
 8003d04:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003d08:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8003d0c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8003d10:	4642      	mov	r2, r8
 8003d12:	464b      	mov	r3, r9
 8003d14:	1891      	adds	r1, r2, r2
 8003d16:	64b9      	str	r1, [r7, #72]	@ 0x48
 8003d18:	415b      	adcs	r3, r3
 8003d1a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003d1c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003d20:	4641      	mov	r1, r8
 8003d22:	eb12 0a01 	adds.w	sl, r2, r1
 8003d26:	4649      	mov	r1, r9
 8003d28:	eb43 0b01 	adc.w	fp, r3, r1
 8003d2c:	f04f 0200 	mov.w	r2, #0
 8003d30:	f04f 0300 	mov.w	r3, #0
 8003d34:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003d38:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003d3c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003d40:	4692      	mov	sl, r2
 8003d42:	469b      	mov	fp, r3
 8003d44:	4643      	mov	r3, r8
 8003d46:	eb1a 0303 	adds.w	r3, sl, r3
 8003d4a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003d4e:	464b      	mov	r3, r9
 8003d50:	eb4b 0303 	adc.w	r3, fp, r3
 8003d54:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003d58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003d5c:	685b      	ldr	r3, [r3, #4]
 8003d5e:	2200      	movs	r2, #0
 8003d60:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003d64:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8003d68:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003d6c:	460b      	mov	r3, r1
 8003d6e:	18db      	adds	r3, r3, r3
 8003d70:	643b      	str	r3, [r7, #64]	@ 0x40
 8003d72:	4613      	mov	r3, r2
 8003d74:	eb42 0303 	adc.w	r3, r2, r3
 8003d78:	647b      	str	r3, [r7, #68]	@ 0x44
 8003d7a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8003d7e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8003d82:	f7fc fa75 	bl	8000270 <__aeabi_uldivmod>
 8003d86:	4602      	mov	r2, r0
 8003d88:	460b      	mov	r3, r1
 8003d8a:	4611      	mov	r1, r2
 8003d8c:	4b3b      	ldr	r3, [pc, #236]	@ (8003e7c <UART_SetConfig+0x2d4>)
 8003d8e:	fba3 2301 	umull	r2, r3, r3, r1
 8003d92:	095b      	lsrs	r3, r3, #5
 8003d94:	2264      	movs	r2, #100	@ 0x64
 8003d96:	fb02 f303 	mul.w	r3, r2, r3
 8003d9a:	1acb      	subs	r3, r1, r3
 8003d9c:	00db      	lsls	r3, r3, #3
 8003d9e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8003da2:	4b36      	ldr	r3, [pc, #216]	@ (8003e7c <UART_SetConfig+0x2d4>)
 8003da4:	fba3 2302 	umull	r2, r3, r3, r2
 8003da8:	095b      	lsrs	r3, r3, #5
 8003daa:	005b      	lsls	r3, r3, #1
 8003dac:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8003db0:	441c      	add	r4, r3
 8003db2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003db6:	2200      	movs	r2, #0
 8003db8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003dbc:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8003dc0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8003dc4:	4642      	mov	r2, r8
 8003dc6:	464b      	mov	r3, r9
 8003dc8:	1891      	adds	r1, r2, r2
 8003dca:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003dcc:	415b      	adcs	r3, r3
 8003dce:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003dd0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8003dd4:	4641      	mov	r1, r8
 8003dd6:	1851      	adds	r1, r2, r1
 8003dd8:	6339      	str	r1, [r7, #48]	@ 0x30
 8003dda:	4649      	mov	r1, r9
 8003ddc:	414b      	adcs	r3, r1
 8003dde:	637b      	str	r3, [r7, #52]	@ 0x34
 8003de0:	f04f 0200 	mov.w	r2, #0
 8003de4:	f04f 0300 	mov.w	r3, #0
 8003de8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8003dec:	4659      	mov	r1, fp
 8003dee:	00cb      	lsls	r3, r1, #3
 8003df0:	4651      	mov	r1, sl
 8003df2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003df6:	4651      	mov	r1, sl
 8003df8:	00ca      	lsls	r2, r1, #3
 8003dfa:	4610      	mov	r0, r2
 8003dfc:	4619      	mov	r1, r3
 8003dfe:	4603      	mov	r3, r0
 8003e00:	4642      	mov	r2, r8
 8003e02:	189b      	adds	r3, r3, r2
 8003e04:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003e08:	464b      	mov	r3, r9
 8003e0a:	460a      	mov	r2, r1
 8003e0c:	eb42 0303 	adc.w	r3, r2, r3
 8003e10:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003e14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e18:	685b      	ldr	r3, [r3, #4]
 8003e1a:	2200      	movs	r2, #0
 8003e1c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003e20:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8003e24:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8003e28:	460b      	mov	r3, r1
 8003e2a:	18db      	adds	r3, r3, r3
 8003e2c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003e2e:	4613      	mov	r3, r2
 8003e30:	eb42 0303 	adc.w	r3, r2, r3
 8003e34:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003e36:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003e3a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8003e3e:	f7fc fa17 	bl	8000270 <__aeabi_uldivmod>
 8003e42:	4602      	mov	r2, r0
 8003e44:	460b      	mov	r3, r1
 8003e46:	4b0d      	ldr	r3, [pc, #52]	@ (8003e7c <UART_SetConfig+0x2d4>)
 8003e48:	fba3 1302 	umull	r1, r3, r3, r2
 8003e4c:	095b      	lsrs	r3, r3, #5
 8003e4e:	2164      	movs	r1, #100	@ 0x64
 8003e50:	fb01 f303 	mul.w	r3, r1, r3
 8003e54:	1ad3      	subs	r3, r2, r3
 8003e56:	00db      	lsls	r3, r3, #3
 8003e58:	3332      	adds	r3, #50	@ 0x32
 8003e5a:	4a08      	ldr	r2, [pc, #32]	@ (8003e7c <UART_SetConfig+0x2d4>)
 8003e5c:	fba2 2303 	umull	r2, r3, r2, r3
 8003e60:	095b      	lsrs	r3, r3, #5
 8003e62:	f003 0207 	and.w	r2, r3, #7
 8003e66:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	4422      	add	r2, r4
 8003e6e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003e70:	e106      	b.n	8004080 <UART_SetConfig+0x4d8>
 8003e72:	bf00      	nop
 8003e74:	40011000 	.word	0x40011000
 8003e78:	40011400 	.word	0x40011400
 8003e7c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003e80:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003e84:	2200      	movs	r2, #0
 8003e86:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003e8a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8003e8e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8003e92:	4642      	mov	r2, r8
 8003e94:	464b      	mov	r3, r9
 8003e96:	1891      	adds	r1, r2, r2
 8003e98:	6239      	str	r1, [r7, #32]
 8003e9a:	415b      	adcs	r3, r3
 8003e9c:	627b      	str	r3, [r7, #36]	@ 0x24
 8003e9e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003ea2:	4641      	mov	r1, r8
 8003ea4:	1854      	adds	r4, r2, r1
 8003ea6:	4649      	mov	r1, r9
 8003ea8:	eb43 0501 	adc.w	r5, r3, r1
 8003eac:	f04f 0200 	mov.w	r2, #0
 8003eb0:	f04f 0300 	mov.w	r3, #0
 8003eb4:	00eb      	lsls	r3, r5, #3
 8003eb6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003eba:	00e2      	lsls	r2, r4, #3
 8003ebc:	4614      	mov	r4, r2
 8003ebe:	461d      	mov	r5, r3
 8003ec0:	4643      	mov	r3, r8
 8003ec2:	18e3      	adds	r3, r4, r3
 8003ec4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003ec8:	464b      	mov	r3, r9
 8003eca:	eb45 0303 	adc.w	r3, r5, r3
 8003ece:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003ed2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003ed6:	685b      	ldr	r3, [r3, #4]
 8003ed8:	2200      	movs	r2, #0
 8003eda:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003ede:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003ee2:	f04f 0200 	mov.w	r2, #0
 8003ee6:	f04f 0300 	mov.w	r3, #0
 8003eea:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8003eee:	4629      	mov	r1, r5
 8003ef0:	008b      	lsls	r3, r1, #2
 8003ef2:	4621      	mov	r1, r4
 8003ef4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003ef8:	4621      	mov	r1, r4
 8003efa:	008a      	lsls	r2, r1, #2
 8003efc:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8003f00:	f7fc f9b6 	bl	8000270 <__aeabi_uldivmod>
 8003f04:	4602      	mov	r2, r0
 8003f06:	460b      	mov	r3, r1
 8003f08:	4b60      	ldr	r3, [pc, #384]	@ (800408c <UART_SetConfig+0x4e4>)
 8003f0a:	fba3 2302 	umull	r2, r3, r3, r2
 8003f0e:	095b      	lsrs	r3, r3, #5
 8003f10:	011c      	lsls	r4, r3, #4
 8003f12:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003f16:	2200      	movs	r2, #0
 8003f18:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003f1c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8003f20:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8003f24:	4642      	mov	r2, r8
 8003f26:	464b      	mov	r3, r9
 8003f28:	1891      	adds	r1, r2, r2
 8003f2a:	61b9      	str	r1, [r7, #24]
 8003f2c:	415b      	adcs	r3, r3
 8003f2e:	61fb      	str	r3, [r7, #28]
 8003f30:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003f34:	4641      	mov	r1, r8
 8003f36:	1851      	adds	r1, r2, r1
 8003f38:	6139      	str	r1, [r7, #16]
 8003f3a:	4649      	mov	r1, r9
 8003f3c:	414b      	adcs	r3, r1
 8003f3e:	617b      	str	r3, [r7, #20]
 8003f40:	f04f 0200 	mov.w	r2, #0
 8003f44:	f04f 0300 	mov.w	r3, #0
 8003f48:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003f4c:	4659      	mov	r1, fp
 8003f4e:	00cb      	lsls	r3, r1, #3
 8003f50:	4651      	mov	r1, sl
 8003f52:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003f56:	4651      	mov	r1, sl
 8003f58:	00ca      	lsls	r2, r1, #3
 8003f5a:	4610      	mov	r0, r2
 8003f5c:	4619      	mov	r1, r3
 8003f5e:	4603      	mov	r3, r0
 8003f60:	4642      	mov	r2, r8
 8003f62:	189b      	adds	r3, r3, r2
 8003f64:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003f68:	464b      	mov	r3, r9
 8003f6a:	460a      	mov	r2, r1
 8003f6c:	eb42 0303 	adc.w	r3, r2, r3
 8003f70:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003f74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f78:	685b      	ldr	r3, [r3, #4]
 8003f7a:	2200      	movs	r2, #0
 8003f7c:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003f7e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8003f80:	f04f 0200 	mov.w	r2, #0
 8003f84:	f04f 0300 	mov.w	r3, #0
 8003f88:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8003f8c:	4649      	mov	r1, r9
 8003f8e:	008b      	lsls	r3, r1, #2
 8003f90:	4641      	mov	r1, r8
 8003f92:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003f96:	4641      	mov	r1, r8
 8003f98:	008a      	lsls	r2, r1, #2
 8003f9a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8003f9e:	f7fc f967 	bl	8000270 <__aeabi_uldivmod>
 8003fa2:	4602      	mov	r2, r0
 8003fa4:	460b      	mov	r3, r1
 8003fa6:	4611      	mov	r1, r2
 8003fa8:	4b38      	ldr	r3, [pc, #224]	@ (800408c <UART_SetConfig+0x4e4>)
 8003faa:	fba3 2301 	umull	r2, r3, r3, r1
 8003fae:	095b      	lsrs	r3, r3, #5
 8003fb0:	2264      	movs	r2, #100	@ 0x64
 8003fb2:	fb02 f303 	mul.w	r3, r2, r3
 8003fb6:	1acb      	subs	r3, r1, r3
 8003fb8:	011b      	lsls	r3, r3, #4
 8003fba:	3332      	adds	r3, #50	@ 0x32
 8003fbc:	4a33      	ldr	r2, [pc, #204]	@ (800408c <UART_SetConfig+0x4e4>)
 8003fbe:	fba2 2303 	umull	r2, r3, r2, r3
 8003fc2:	095b      	lsrs	r3, r3, #5
 8003fc4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003fc8:	441c      	add	r4, r3
 8003fca:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003fce:	2200      	movs	r2, #0
 8003fd0:	673b      	str	r3, [r7, #112]	@ 0x70
 8003fd2:	677a      	str	r2, [r7, #116]	@ 0x74
 8003fd4:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8003fd8:	4642      	mov	r2, r8
 8003fda:	464b      	mov	r3, r9
 8003fdc:	1891      	adds	r1, r2, r2
 8003fde:	60b9      	str	r1, [r7, #8]
 8003fe0:	415b      	adcs	r3, r3
 8003fe2:	60fb      	str	r3, [r7, #12]
 8003fe4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003fe8:	4641      	mov	r1, r8
 8003fea:	1851      	adds	r1, r2, r1
 8003fec:	6039      	str	r1, [r7, #0]
 8003fee:	4649      	mov	r1, r9
 8003ff0:	414b      	adcs	r3, r1
 8003ff2:	607b      	str	r3, [r7, #4]
 8003ff4:	f04f 0200 	mov.w	r2, #0
 8003ff8:	f04f 0300 	mov.w	r3, #0
 8003ffc:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004000:	4659      	mov	r1, fp
 8004002:	00cb      	lsls	r3, r1, #3
 8004004:	4651      	mov	r1, sl
 8004006:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800400a:	4651      	mov	r1, sl
 800400c:	00ca      	lsls	r2, r1, #3
 800400e:	4610      	mov	r0, r2
 8004010:	4619      	mov	r1, r3
 8004012:	4603      	mov	r3, r0
 8004014:	4642      	mov	r2, r8
 8004016:	189b      	adds	r3, r3, r2
 8004018:	66bb      	str	r3, [r7, #104]	@ 0x68
 800401a:	464b      	mov	r3, r9
 800401c:	460a      	mov	r2, r1
 800401e:	eb42 0303 	adc.w	r3, r2, r3
 8004022:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004024:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004028:	685b      	ldr	r3, [r3, #4]
 800402a:	2200      	movs	r2, #0
 800402c:	663b      	str	r3, [r7, #96]	@ 0x60
 800402e:	667a      	str	r2, [r7, #100]	@ 0x64
 8004030:	f04f 0200 	mov.w	r2, #0
 8004034:	f04f 0300 	mov.w	r3, #0
 8004038:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800403c:	4649      	mov	r1, r9
 800403e:	008b      	lsls	r3, r1, #2
 8004040:	4641      	mov	r1, r8
 8004042:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004046:	4641      	mov	r1, r8
 8004048:	008a      	lsls	r2, r1, #2
 800404a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800404e:	f7fc f90f 	bl	8000270 <__aeabi_uldivmod>
 8004052:	4602      	mov	r2, r0
 8004054:	460b      	mov	r3, r1
 8004056:	4b0d      	ldr	r3, [pc, #52]	@ (800408c <UART_SetConfig+0x4e4>)
 8004058:	fba3 1302 	umull	r1, r3, r3, r2
 800405c:	095b      	lsrs	r3, r3, #5
 800405e:	2164      	movs	r1, #100	@ 0x64
 8004060:	fb01 f303 	mul.w	r3, r1, r3
 8004064:	1ad3      	subs	r3, r2, r3
 8004066:	011b      	lsls	r3, r3, #4
 8004068:	3332      	adds	r3, #50	@ 0x32
 800406a:	4a08      	ldr	r2, [pc, #32]	@ (800408c <UART_SetConfig+0x4e4>)
 800406c:	fba2 2303 	umull	r2, r3, r2, r3
 8004070:	095b      	lsrs	r3, r3, #5
 8004072:	f003 020f 	and.w	r2, r3, #15
 8004076:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	4422      	add	r2, r4
 800407e:	609a      	str	r2, [r3, #8]
}
 8004080:	bf00      	nop
 8004082:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8004086:	46bd      	mov	sp, r7
 8004088:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800408c:	51eb851f 	.word	0x51eb851f

08004090 <siprintf>:
 8004090:	b40e      	push	{r1, r2, r3}
 8004092:	b510      	push	{r4, lr}
 8004094:	b09d      	sub	sp, #116	@ 0x74
 8004096:	ab1f      	add	r3, sp, #124	@ 0x7c
 8004098:	9002      	str	r0, [sp, #8]
 800409a:	9006      	str	r0, [sp, #24]
 800409c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80040a0:	480a      	ldr	r0, [pc, #40]	@ (80040cc <siprintf+0x3c>)
 80040a2:	9107      	str	r1, [sp, #28]
 80040a4:	9104      	str	r1, [sp, #16]
 80040a6:	490a      	ldr	r1, [pc, #40]	@ (80040d0 <siprintf+0x40>)
 80040a8:	f853 2b04 	ldr.w	r2, [r3], #4
 80040ac:	9105      	str	r1, [sp, #20]
 80040ae:	2400      	movs	r4, #0
 80040b0:	a902      	add	r1, sp, #8
 80040b2:	6800      	ldr	r0, [r0, #0]
 80040b4:	9301      	str	r3, [sp, #4]
 80040b6:	941b      	str	r4, [sp, #108]	@ 0x6c
 80040b8:	f000 f994 	bl	80043e4 <_svfiprintf_r>
 80040bc:	9b02      	ldr	r3, [sp, #8]
 80040be:	701c      	strb	r4, [r3, #0]
 80040c0:	b01d      	add	sp, #116	@ 0x74
 80040c2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80040c6:	b003      	add	sp, #12
 80040c8:	4770      	bx	lr
 80040ca:	bf00      	nop
 80040cc:	2000002c 	.word	0x2000002c
 80040d0:	ffff0208 	.word	0xffff0208

080040d4 <memset>:
 80040d4:	4402      	add	r2, r0
 80040d6:	4603      	mov	r3, r0
 80040d8:	4293      	cmp	r3, r2
 80040da:	d100      	bne.n	80040de <memset+0xa>
 80040dc:	4770      	bx	lr
 80040de:	f803 1b01 	strb.w	r1, [r3], #1
 80040e2:	e7f9      	b.n	80040d8 <memset+0x4>

080040e4 <__errno>:
 80040e4:	4b01      	ldr	r3, [pc, #4]	@ (80040ec <__errno+0x8>)
 80040e6:	6818      	ldr	r0, [r3, #0]
 80040e8:	4770      	bx	lr
 80040ea:	bf00      	nop
 80040ec:	2000002c 	.word	0x2000002c

080040f0 <__libc_init_array>:
 80040f0:	b570      	push	{r4, r5, r6, lr}
 80040f2:	4d0d      	ldr	r5, [pc, #52]	@ (8004128 <__libc_init_array+0x38>)
 80040f4:	4c0d      	ldr	r4, [pc, #52]	@ (800412c <__libc_init_array+0x3c>)
 80040f6:	1b64      	subs	r4, r4, r5
 80040f8:	10a4      	asrs	r4, r4, #2
 80040fa:	2600      	movs	r6, #0
 80040fc:	42a6      	cmp	r6, r4
 80040fe:	d109      	bne.n	8004114 <__libc_init_array+0x24>
 8004100:	4d0b      	ldr	r5, [pc, #44]	@ (8004130 <__libc_init_array+0x40>)
 8004102:	4c0c      	ldr	r4, [pc, #48]	@ (8004134 <__libc_init_array+0x44>)
 8004104:	f000 fc64 	bl	80049d0 <_init>
 8004108:	1b64      	subs	r4, r4, r5
 800410a:	10a4      	asrs	r4, r4, #2
 800410c:	2600      	movs	r6, #0
 800410e:	42a6      	cmp	r6, r4
 8004110:	d105      	bne.n	800411e <__libc_init_array+0x2e>
 8004112:	bd70      	pop	{r4, r5, r6, pc}
 8004114:	f855 3b04 	ldr.w	r3, [r5], #4
 8004118:	4798      	blx	r3
 800411a:	3601      	adds	r6, #1
 800411c:	e7ee      	b.n	80040fc <__libc_init_array+0xc>
 800411e:	f855 3b04 	ldr.w	r3, [r5], #4
 8004122:	4798      	blx	r3
 8004124:	3601      	adds	r6, #1
 8004126:	e7f2      	b.n	800410e <__libc_init_array+0x1e>
 8004128:	08004a6c 	.word	0x08004a6c
 800412c:	08004a6c 	.word	0x08004a6c
 8004130:	08004a6c 	.word	0x08004a6c
 8004134:	08004a70 	.word	0x08004a70

08004138 <__retarget_lock_acquire_recursive>:
 8004138:	4770      	bx	lr

0800413a <__retarget_lock_release_recursive>:
 800413a:	4770      	bx	lr

0800413c <_free_r>:
 800413c:	b538      	push	{r3, r4, r5, lr}
 800413e:	4605      	mov	r5, r0
 8004140:	2900      	cmp	r1, #0
 8004142:	d041      	beq.n	80041c8 <_free_r+0x8c>
 8004144:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004148:	1f0c      	subs	r4, r1, #4
 800414a:	2b00      	cmp	r3, #0
 800414c:	bfb8      	it	lt
 800414e:	18e4      	addlt	r4, r4, r3
 8004150:	f000 f8e0 	bl	8004314 <__malloc_lock>
 8004154:	4a1d      	ldr	r2, [pc, #116]	@ (80041cc <_free_r+0x90>)
 8004156:	6813      	ldr	r3, [r2, #0]
 8004158:	b933      	cbnz	r3, 8004168 <_free_r+0x2c>
 800415a:	6063      	str	r3, [r4, #4]
 800415c:	6014      	str	r4, [r2, #0]
 800415e:	4628      	mov	r0, r5
 8004160:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004164:	f000 b8dc 	b.w	8004320 <__malloc_unlock>
 8004168:	42a3      	cmp	r3, r4
 800416a:	d908      	bls.n	800417e <_free_r+0x42>
 800416c:	6820      	ldr	r0, [r4, #0]
 800416e:	1821      	adds	r1, r4, r0
 8004170:	428b      	cmp	r3, r1
 8004172:	bf01      	itttt	eq
 8004174:	6819      	ldreq	r1, [r3, #0]
 8004176:	685b      	ldreq	r3, [r3, #4]
 8004178:	1809      	addeq	r1, r1, r0
 800417a:	6021      	streq	r1, [r4, #0]
 800417c:	e7ed      	b.n	800415a <_free_r+0x1e>
 800417e:	461a      	mov	r2, r3
 8004180:	685b      	ldr	r3, [r3, #4]
 8004182:	b10b      	cbz	r3, 8004188 <_free_r+0x4c>
 8004184:	42a3      	cmp	r3, r4
 8004186:	d9fa      	bls.n	800417e <_free_r+0x42>
 8004188:	6811      	ldr	r1, [r2, #0]
 800418a:	1850      	adds	r0, r2, r1
 800418c:	42a0      	cmp	r0, r4
 800418e:	d10b      	bne.n	80041a8 <_free_r+0x6c>
 8004190:	6820      	ldr	r0, [r4, #0]
 8004192:	4401      	add	r1, r0
 8004194:	1850      	adds	r0, r2, r1
 8004196:	4283      	cmp	r3, r0
 8004198:	6011      	str	r1, [r2, #0]
 800419a:	d1e0      	bne.n	800415e <_free_r+0x22>
 800419c:	6818      	ldr	r0, [r3, #0]
 800419e:	685b      	ldr	r3, [r3, #4]
 80041a0:	6053      	str	r3, [r2, #4]
 80041a2:	4408      	add	r0, r1
 80041a4:	6010      	str	r0, [r2, #0]
 80041a6:	e7da      	b.n	800415e <_free_r+0x22>
 80041a8:	d902      	bls.n	80041b0 <_free_r+0x74>
 80041aa:	230c      	movs	r3, #12
 80041ac:	602b      	str	r3, [r5, #0]
 80041ae:	e7d6      	b.n	800415e <_free_r+0x22>
 80041b0:	6820      	ldr	r0, [r4, #0]
 80041b2:	1821      	adds	r1, r4, r0
 80041b4:	428b      	cmp	r3, r1
 80041b6:	bf04      	itt	eq
 80041b8:	6819      	ldreq	r1, [r3, #0]
 80041ba:	685b      	ldreq	r3, [r3, #4]
 80041bc:	6063      	str	r3, [r4, #4]
 80041be:	bf04      	itt	eq
 80041c0:	1809      	addeq	r1, r1, r0
 80041c2:	6021      	streq	r1, [r4, #0]
 80041c4:	6054      	str	r4, [r2, #4]
 80041c6:	e7ca      	b.n	800415e <_free_r+0x22>
 80041c8:	bd38      	pop	{r3, r4, r5, pc}
 80041ca:	bf00      	nop
 80041cc:	2000132c 	.word	0x2000132c

080041d0 <sbrk_aligned>:
 80041d0:	b570      	push	{r4, r5, r6, lr}
 80041d2:	4e0f      	ldr	r6, [pc, #60]	@ (8004210 <sbrk_aligned+0x40>)
 80041d4:	460c      	mov	r4, r1
 80041d6:	6831      	ldr	r1, [r6, #0]
 80041d8:	4605      	mov	r5, r0
 80041da:	b911      	cbnz	r1, 80041e2 <sbrk_aligned+0x12>
 80041dc:	f000 fba4 	bl	8004928 <_sbrk_r>
 80041e0:	6030      	str	r0, [r6, #0]
 80041e2:	4621      	mov	r1, r4
 80041e4:	4628      	mov	r0, r5
 80041e6:	f000 fb9f 	bl	8004928 <_sbrk_r>
 80041ea:	1c43      	adds	r3, r0, #1
 80041ec:	d103      	bne.n	80041f6 <sbrk_aligned+0x26>
 80041ee:	f04f 34ff 	mov.w	r4, #4294967295
 80041f2:	4620      	mov	r0, r4
 80041f4:	bd70      	pop	{r4, r5, r6, pc}
 80041f6:	1cc4      	adds	r4, r0, #3
 80041f8:	f024 0403 	bic.w	r4, r4, #3
 80041fc:	42a0      	cmp	r0, r4
 80041fe:	d0f8      	beq.n	80041f2 <sbrk_aligned+0x22>
 8004200:	1a21      	subs	r1, r4, r0
 8004202:	4628      	mov	r0, r5
 8004204:	f000 fb90 	bl	8004928 <_sbrk_r>
 8004208:	3001      	adds	r0, #1
 800420a:	d1f2      	bne.n	80041f2 <sbrk_aligned+0x22>
 800420c:	e7ef      	b.n	80041ee <sbrk_aligned+0x1e>
 800420e:	bf00      	nop
 8004210:	20001328 	.word	0x20001328

08004214 <_malloc_r>:
 8004214:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004218:	1ccd      	adds	r5, r1, #3
 800421a:	f025 0503 	bic.w	r5, r5, #3
 800421e:	3508      	adds	r5, #8
 8004220:	2d0c      	cmp	r5, #12
 8004222:	bf38      	it	cc
 8004224:	250c      	movcc	r5, #12
 8004226:	2d00      	cmp	r5, #0
 8004228:	4606      	mov	r6, r0
 800422a:	db01      	blt.n	8004230 <_malloc_r+0x1c>
 800422c:	42a9      	cmp	r1, r5
 800422e:	d904      	bls.n	800423a <_malloc_r+0x26>
 8004230:	230c      	movs	r3, #12
 8004232:	6033      	str	r3, [r6, #0]
 8004234:	2000      	movs	r0, #0
 8004236:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800423a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004310 <_malloc_r+0xfc>
 800423e:	f000 f869 	bl	8004314 <__malloc_lock>
 8004242:	f8d8 3000 	ldr.w	r3, [r8]
 8004246:	461c      	mov	r4, r3
 8004248:	bb44      	cbnz	r4, 800429c <_malloc_r+0x88>
 800424a:	4629      	mov	r1, r5
 800424c:	4630      	mov	r0, r6
 800424e:	f7ff ffbf 	bl	80041d0 <sbrk_aligned>
 8004252:	1c43      	adds	r3, r0, #1
 8004254:	4604      	mov	r4, r0
 8004256:	d158      	bne.n	800430a <_malloc_r+0xf6>
 8004258:	f8d8 4000 	ldr.w	r4, [r8]
 800425c:	4627      	mov	r7, r4
 800425e:	2f00      	cmp	r7, #0
 8004260:	d143      	bne.n	80042ea <_malloc_r+0xd6>
 8004262:	2c00      	cmp	r4, #0
 8004264:	d04b      	beq.n	80042fe <_malloc_r+0xea>
 8004266:	6823      	ldr	r3, [r4, #0]
 8004268:	4639      	mov	r1, r7
 800426a:	4630      	mov	r0, r6
 800426c:	eb04 0903 	add.w	r9, r4, r3
 8004270:	f000 fb5a 	bl	8004928 <_sbrk_r>
 8004274:	4581      	cmp	r9, r0
 8004276:	d142      	bne.n	80042fe <_malloc_r+0xea>
 8004278:	6821      	ldr	r1, [r4, #0]
 800427a:	1a6d      	subs	r5, r5, r1
 800427c:	4629      	mov	r1, r5
 800427e:	4630      	mov	r0, r6
 8004280:	f7ff ffa6 	bl	80041d0 <sbrk_aligned>
 8004284:	3001      	adds	r0, #1
 8004286:	d03a      	beq.n	80042fe <_malloc_r+0xea>
 8004288:	6823      	ldr	r3, [r4, #0]
 800428a:	442b      	add	r3, r5
 800428c:	6023      	str	r3, [r4, #0]
 800428e:	f8d8 3000 	ldr.w	r3, [r8]
 8004292:	685a      	ldr	r2, [r3, #4]
 8004294:	bb62      	cbnz	r2, 80042f0 <_malloc_r+0xdc>
 8004296:	f8c8 7000 	str.w	r7, [r8]
 800429a:	e00f      	b.n	80042bc <_malloc_r+0xa8>
 800429c:	6822      	ldr	r2, [r4, #0]
 800429e:	1b52      	subs	r2, r2, r5
 80042a0:	d420      	bmi.n	80042e4 <_malloc_r+0xd0>
 80042a2:	2a0b      	cmp	r2, #11
 80042a4:	d917      	bls.n	80042d6 <_malloc_r+0xc2>
 80042a6:	1961      	adds	r1, r4, r5
 80042a8:	42a3      	cmp	r3, r4
 80042aa:	6025      	str	r5, [r4, #0]
 80042ac:	bf18      	it	ne
 80042ae:	6059      	strne	r1, [r3, #4]
 80042b0:	6863      	ldr	r3, [r4, #4]
 80042b2:	bf08      	it	eq
 80042b4:	f8c8 1000 	streq.w	r1, [r8]
 80042b8:	5162      	str	r2, [r4, r5]
 80042ba:	604b      	str	r3, [r1, #4]
 80042bc:	4630      	mov	r0, r6
 80042be:	f000 f82f 	bl	8004320 <__malloc_unlock>
 80042c2:	f104 000b 	add.w	r0, r4, #11
 80042c6:	1d23      	adds	r3, r4, #4
 80042c8:	f020 0007 	bic.w	r0, r0, #7
 80042cc:	1ac2      	subs	r2, r0, r3
 80042ce:	bf1c      	itt	ne
 80042d0:	1a1b      	subne	r3, r3, r0
 80042d2:	50a3      	strne	r3, [r4, r2]
 80042d4:	e7af      	b.n	8004236 <_malloc_r+0x22>
 80042d6:	6862      	ldr	r2, [r4, #4]
 80042d8:	42a3      	cmp	r3, r4
 80042da:	bf0c      	ite	eq
 80042dc:	f8c8 2000 	streq.w	r2, [r8]
 80042e0:	605a      	strne	r2, [r3, #4]
 80042e2:	e7eb      	b.n	80042bc <_malloc_r+0xa8>
 80042e4:	4623      	mov	r3, r4
 80042e6:	6864      	ldr	r4, [r4, #4]
 80042e8:	e7ae      	b.n	8004248 <_malloc_r+0x34>
 80042ea:	463c      	mov	r4, r7
 80042ec:	687f      	ldr	r7, [r7, #4]
 80042ee:	e7b6      	b.n	800425e <_malloc_r+0x4a>
 80042f0:	461a      	mov	r2, r3
 80042f2:	685b      	ldr	r3, [r3, #4]
 80042f4:	42a3      	cmp	r3, r4
 80042f6:	d1fb      	bne.n	80042f0 <_malloc_r+0xdc>
 80042f8:	2300      	movs	r3, #0
 80042fa:	6053      	str	r3, [r2, #4]
 80042fc:	e7de      	b.n	80042bc <_malloc_r+0xa8>
 80042fe:	230c      	movs	r3, #12
 8004300:	6033      	str	r3, [r6, #0]
 8004302:	4630      	mov	r0, r6
 8004304:	f000 f80c 	bl	8004320 <__malloc_unlock>
 8004308:	e794      	b.n	8004234 <_malloc_r+0x20>
 800430a:	6005      	str	r5, [r0, #0]
 800430c:	e7d6      	b.n	80042bc <_malloc_r+0xa8>
 800430e:	bf00      	nop
 8004310:	2000132c 	.word	0x2000132c

08004314 <__malloc_lock>:
 8004314:	4801      	ldr	r0, [pc, #4]	@ (800431c <__malloc_lock+0x8>)
 8004316:	f7ff bf0f 	b.w	8004138 <__retarget_lock_acquire_recursive>
 800431a:	bf00      	nop
 800431c:	20001324 	.word	0x20001324

08004320 <__malloc_unlock>:
 8004320:	4801      	ldr	r0, [pc, #4]	@ (8004328 <__malloc_unlock+0x8>)
 8004322:	f7ff bf0a 	b.w	800413a <__retarget_lock_release_recursive>
 8004326:	bf00      	nop
 8004328:	20001324 	.word	0x20001324

0800432c <__ssputs_r>:
 800432c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004330:	688e      	ldr	r6, [r1, #8]
 8004332:	461f      	mov	r7, r3
 8004334:	42be      	cmp	r6, r7
 8004336:	680b      	ldr	r3, [r1, #0]
 8004338:	4682      	mov	sl, r0
 800433a:	460c      	mov	r4, r1
 800433c:	4690      	mov	r8, r2
 800433e:	d82d      	bhi.n	800439c <__ssputs_r+0x70>
 8004340:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004344:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8004348:	d026      	beq.n	8004398 <__ssputs_r+0x6c>
 800434a:	6965      	ldr	r5, [r4, #20]
 800434c:	6909      	ldr	r1, [r1, #16]
 800434e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004352:	eba3 0901 	sub.w	r9, r3, r1
 8004356:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800435a:	1c7b      	adds	r3, r7, #1
 800435c:	444b      	add	r3, r9
 800435e:	106d      	asrs	r5, r5, #1
 8004360:	429d      	cmp	r5, r3
 8004362:	bf38      	it	cc
 8004364:	461d      	movcc	r5, r3
 8004366:	0553      	lsls	r3, r2, #21
 8004368:	d527      	bpl.n	80043ba <__ssputs_r+0x8e>
 800436a:	4629      	mov	r1, r5
 800436c:	f7ff ff52 	bl	8004214 <_malloc_r>
 8004370:	4606      	mov	r6, r0
 8004372:	b360      	cbz	r0, 80043ce <__ssputs_r+0xa2>
 8004374:	6921      	ldr	r1, [r4, #16]
 8004376:	464a      	mov	r2, r9
 8004378:	f000 fae6 	bl	8004948 <memcpy>
 800437c:	89a3      	ldrh	r3, [r4, #12]
 800437e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8004382:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004386:	81a3      	strh	r3, [r4, #12]
 8004388:	6126      	str	r6, [r4, #16]
 800438a:	6165      	str	r5, [r4, #20]
 800438c:	444e      	add	r6, r9
 800438e:	eba5 0509 	sub.w	r5, r5, r9
 8004392:	6026      	str	r6, [r4, #0]
 8004394:	60a5      	str	r5, [r4, #8]
 8004396:	463e      	mov	r6, r7
 8004398:	42be      	cmp	r6, r7
 800439a:	d900      	bls.n	800439e <__ssputs_r+0x72>
 800439c:	463e      	mov	r6, r7
 800439e:	6820      	ldr	r0, [r4, #0]
 80043a0:	4632      	mov	r2, r6
 80043a2:	4641      	mov	r1, r8
 80043a4:	f000 faa6 	bl	80048f4 <memmove>
 80043a8:	68a3      	ldr	r3, [r4, #8]
 80043aa:	1b9b      	subs	r3, r3, r6
 80043ac:	60a3      	str	r3, [r4, #8]
 80043ae:	6823      	ldr	r3, [r4, #0]
 80043b0:	4433      	add	r3, r6
 80043b2:	6023      	str	r3, [r4, #0]
 80043b4:	2000      	movs	r0, #0
 80043b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80043ba:	462a      	mov	r2, r5
 80043bc:	f000 fad2 	bl	8004964 <_realloc_r>
 80043c0:	4606      	mov	r6, r0
 80043c2:	2800      	cmp	r0, #0
 80043c4:	d1e0      	bne.n	8004388 <__ssputs_r+0x5c>
 80043c6:	6921      	ldr	r1, [r4, #16]
 80043c8:	4650      	mov	r0, sl
 80043ca:	f7ff feb7 	bl	800413c <_free_r>
 80043ce:	230c      	movs	r3, #12
 80043d0:	f8ca 3000 	str.w	r3, [sl]
 80043d4:	89a3      	ldrh	r3, [r4, #12]
 80043d6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80043da:	81a3      	strh	r3, [r4, #12]
 80043dc:	f04f 30ff 	mov.w	r0, #4294967295
 80043e0:	e7e9      	b.n	80043b6 <__ssputs_r+0x8a>
	...

080043e4 <_svfiprintf_r>:
 80043e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80043e8:	4698      	mov	r8, r3
 80043ea:	898b      	ldrh	r3, [r1, #12]
 80043ec:	061b      	lsls	r3, r3, #24
 80043ee:	b09d      	sub	sp, #116	@ 0x74
 80043f0:	4607      	mov	r7, r0
 80043f2:	460d      	mov	r5, r1
 80043f4:	4614      	mov	r4, r2
 80043f6:	d510      	bpl.n	800441a <_svfiprintf_r+0x36>
 80043f8:	690b      	ldr	r3, [r1, #16]
 80043fa:	b973      	cbnz	r3, 800441a <_svfiprintf_r+0x36>
 80043fc:	2140      	movs	r1, #64	@ 0x40
 80043fe:	f7ff ff09 	bl	8004214 <_malloc_r>
 8004402:	6028      	str	r0, [r5, #0]
 8004404:	6128      	str	r0, [r5, #16]
 8004406:	b930      	cbnz	r0, 8004416 <_svfiprintf_r+0x32>
 8004408:	230c      	movs	r3, #12
 800440a:	603b      	str	r3, [r7, #0]
 800440c:	f04f 30ff 	mov.w	r0, #4294967295
 8004410:	b01d      	add	sp, #116	@ 0x74
 8004412:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004416:	2340      	movs	r3, #64	@ 0x40
 8004418:	616b      	str	r3, [r5, #20]
 800441a:	2300      	movs	r3, #0
 800441c:	9309      	str	r3, [sp, #36]	@ 0x24
 800441e:	2320      	movs	r3, #32
 8004420:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004424:	f8cd 800c 	str.w	r8, [sp, #12]
 8004428:	2330      	movs	r3, #48	@ 0x30
 800442a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80045c8 <_svfiprintf_r+0x1e4>
 800442e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8004432:	f04f 0901 	mov.w	r9, #1
 8004436:	4623      	mov	r3, r4
 8004438:	469a      	mov	sl, r3
 800443a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800443e:	b10a      	cbz	r2, 8004444 <_svfiprintf_r+0x60>
 8004440:	2a25      	cmp	r2, #37	@ 0x25
 8004442:	d1f9      	bne.n	8004438 <_svfiprintf_r+0x54>
 8004444:	ebba 0b04 	subs.w	fp, sl, r4
 8004448:	d00b      	beq.n	8004462 <_svfiprintf_r+0x7e>
 800444a:	465b      	mov	r3, fp
 800444c:	4622      	mov	r2, r4
 800444e:	4629      	mov	r1, r5
 8004450:	4638      	mov	r0, r7
 8004452:	f7ff ff6b 	bl	800432c <__ssputs_r>
 8004456:	3001      	adds	r0, #1
 8004458:	f000 80a7 	beq.w	80045aa <_svfiprintf_r+0x1c6>
 800445c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800445e:	445a      	add	r2, fp
 8004460:	9209      	str	r2, [sp, #36]	@ 0x24
 8004462:	f89a 3000 	ldrb.w	r3, [sl]
 8004466:	2b00      	cmp	r3, #0
 8004468:	f000 809f 	beq.w	80045aa <_svfiprintf_r+0x1c6>
 800446c:	2300      	movs	r3, #0
 800446e:	f04f 32ff 	mov.w	r2, #4294967295
 8004472:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004476:	f10a 0a01 	add.w	sl, sl, #1
 800447a:	9304      	str	r3, [sp, #16]
 800447c:	9307      	str	r3, [sp, #28]
 800447e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004482:	931a      	str	r3, [sp, #104]	@ 0x68
 8004484:	4654      	mov	r4, sl
 8004486:	2205      	movs	r2, #5
 8004488:	f814 1b01 	ldrb.w	r1, [r4], #1
 800448c:	484e      	ldr	r0, [pc, #312]	@ (80045c8 <_svfiprintf_r+0x1e4>)
 800448e:	f7fb fe9f 	bl	80001d0 <memchr>
 8004492:	9a04      	ldr	r2, [sp, #16]
 8004494:	b9d8      	cbnz	r0, 80044ce <_svfiprintf_r+0xea>
 8004496:	06d0      	lsls	r0, r2, #27
 8004498:	bf44      	itt	mi
 800449a:	2320      	movmi	r3, #32
 800449c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80044a0:	0711      	lsls	r1, r2, #28
 80044a2:	bf44      	itt	mi
 80044a4:	232b      	movmi	r3, #43	@ 0x2b
 80044a6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80044aa:	f89a 3000 	ldrb.w	r3, [sl]
 80044ae:	2b2a      	cmp	r3, #42	@ 0x2a
 80044b0:	d015      	beq.n	80044de <_svfiprintf_r+0xfa>
 80044b2:	9a07      	ldr	r2, [sp, #28]
 80044b4:	4654      	mov	r4, sl
 80044b6:	2000      	movs	r0, #0
 80044b8:	f04f 0c0a 	mov.w	ip, #10
 80044bc:	4621      	mov	r1, r4
 80044be:	f811 3b01 	ldrb.w	r3, [r1], #1
 80044c2:	3b30      	subs	r3, #48	@ 0x30
 80044c4:	2b09      	cmp	r3, #9
 80044c6:	d94b      	bls.n	8004560 <_svfiprintf_r+0x17c>
 80044c8:	b1b0      	cbz	r0, 80044f8 <_svfiprintf_r+0x114>
 80044ca:	9207      	str	r2, [sp, #28]
 80044cc:	e014      	b.n	80044f8 <_svfiprintf_r+0x114>
 80044ce:	eba0 0308 	sub.w	r3, r0, r8
 80044d2:	fa09 f303 	lsl.w	r3, r9, r3
 80044d6:	4313      	orrs	r3, r2
 80044d8:	9304      	str	r3, [sp, #16]
 80044da:	46a2      	mov	sl, r4
 80044dc:	e7d2      	b.n	8004484 <_svfiprintf_r+0xa0>
 80044de:	9b03      	ldr	r3, [sp, #12]
 80044e0:	1d19      	adds	r1, r3, #4
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	9103      	str	r1, [sp, #12]
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	bfbb      	ittet	lt
 80044ea:	425b      	neglt	r3, r3
 80044ec:	f042 0202 	orrlt.w	r2, r2, #2
 80044f0:	9307      	strge	r3, [sp, #28]
 80044f2:	9307      	strlt	r3, [sp, #28]
 80044f4:	bfb8      	it	lt
 80044f6:	9204      	strlt	r2, [sp, #16]
 80044f8:	7823      	ldrb	r3, [r4, #0]
 80044fa:	2b2e      	cmp	r3, #46	@ 0x2e
 80044fc:	d10a      	bne.n	8004514 <_svfiprintf_r+0x130>
 80044fe:	7863      	ldrb	r3, [r4, #1]
 8004500:	2b2a      	cmp	r3, #42	@ 0x2a
 8004502:	d132      	bne.n	800456a <_svfiprintf_r+0x186>
 8004504:	9b03      	ldr	r3, [sp, #12]
 8004506:	1d1a      	adds	r2, r3, #4
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	9203      	str	r2, [sp, #12]
 800450c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004510:	3402      	adds	r4, #2
 8004512:	9305      	str	r3, [sp, #20]
 8004514:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80045d8 <_svfiprintf_r+0x1f4>
 8004518:	7821      	ldrb	r1, [r4, #0]
 800451a:	2203      	movs	r2, #3
 800451c:	4650      	mov	r0, sl
 800451e:	f7fb fe57 	bl	80001d0 <memchr>
 8004522:	b138      	cbz	r0, 8004534 <_svfiprintf_r+0x150>
 8004524:	9b04      	ldr	r3, [sp, #16]
 8004526:	eba0 000a 	sub.w	r0, r0, sl
 800452a:	2240      	movs	r2, #64	@ 0x40
 800452c:	4082      	lsls	r2, r0
 800452e:	4313      	orrs	r3, r2
 8004530:	3401      	adds	r4, #1
 8004532:	9304      	str	r3, [sp, #16]
 8004534:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004538:	4824      	ldr	r0, [pc, #144]	@ (80045cc <_svfiprintf_r+0x1e8>)
 800453a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800453e:	2206      	movs	r2, #6
 8004540:	f7fb fe46 	bl	80001d0 <memchr>
 8004544:	2800      	cmp	r0, #0
 8004546:	d036      	beq.n	80045b6 <_svfiprintf_r+0x1d2>
 8004548:	4b21      	ldr	r3, [pc, #132]	@ (80045d0 <_svfiprintf_r+0x1ec>)
 800454a:	bb1b      	cbnz	r3, 8004594 <_svfiprintf_r+0x1b0>
 800454c:	9b03      	ldr	r3, [sp, #12]
 800454e:	3307      	adds	r3, #7
 8004550:	f023 0307 	bic.w	r3, r3, #7
 8004554:	3308      	adds	r3, #8
 8004556:	9303      	str	r3, [sp, #12]
 8004558:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800455a:	4433      	add	r3, r6
 800455c:	9309      	str	r3, [sp, #36]	@ 0x24
 800455e:	e76a      	b.n	8004436 <_svfiprintf_r+0x52>
 8004560:	fb0c 3202 	mla	r2, ip, r2, r3
 8004564:	460c      	mov	r4, r1
 8004566:	2001      	movs	r0, #1
 8004568:	e7a8      	b.n	80044bc <_svfiprintf_r+0xd8>
 800456a:	2300      	movs	r3, #0
 800456c:	3401      	adds	r4, #1
 800456e:	9305      	str	r3, [sp, #20]
 8004570:	4619      	mov	r1, r3
 8004572:	f04f 0c0a 	mov.w	ip, #10
 8004576:	4620      	mov	r0, r4
 8004578:	f810 2b01 	ldrb.w	r2, [r0], #1
 800457c:	3a30      	subs	r2, #48	@ 0x30
 800457e:	2a09      	cmp	r2, #9
 8004580:	d903      	bls.n	800458a <_svfiprintf_r+0x1a6>
 8004582:	2b00      	cmp	r3, #0
 8004584:	d0c6      	beq.n	8004514 <_svfiprintf_r+0x130>
 8004586:	9105      	str	r1, [sp, #20]
 8004588:	e7c4      	b.n	8004514 <_svfiprintf_r+0x130>
 800458a:	fb0c 2101 	mla	r1, ip, r1, r2
 800458e:	4604      	mov	r4, r0
 8004590:	2301      	movs	r3, #1
 8004592:	e7f0      	b.n	8004576 <_svfiprintf_r+0x192>
 8004594:	ab03      	add	r3, sp, #12
 8004596:	9300      	str	r3, [sp, #0]
 8004598:	462a      	mov	r2, r5
 800459a:	4b0e      	ldr	r3, [pc, #56]	@ (80045d4 <_svfiprintf_r+0x1f0>)
 800459c:	a904      	add	r1, sp, #16
 800459e:	4638      	mov	r0, r7
 80045a0:	f3af 8000 	nop.w
 80045a4:	1c42      	adds	r2, r0, #1
 80045a6:	4606      	mov	r6, r0
 80045a8:	d1d6      	bne.n	8004558 <_svfiprintf_r+0x174>
 80045aa:	89ab      	ldrh	r3, [r5, #12]
 80045ac:	065b      	lsls	r3, r3, #25
 80045ae:	f53f af2d 	bmi.w	800440c <_svfiprintf_r+0x28>
 80045b2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80045b4:	e72c      	b.n	8004410 <_svfiprintf_r+0x2c>
 80045b6:	ab03      	add	r3, sp, #12
 80045b8:	9300      	str	r3, [sp, #0]
 80045ba:	462a      	mov	r2, r5
 80045bc:	4b05      	ldr	r3, [pc, #20]	@ (80045d4 <_svfiprintf_r+0x1f0>)
 80045be:	a904      	add	r1, sp, #16
 80045c0:	4638      	mov	r0, r7
 80045c2:	f000 f879 	bl	80046b8 <_printf_i>
 80045c6:	e7ed      	b.n	80045a4 <_svfiprintf_r+0x1c0>
 80045c8:	08004a30 	.word	0x08004a30
 80045cc:	08004a3a 	.word	0x08004a3a
 80045d0:	00000000 	.word	0x00000000
 80045d4:	0800432d 	.word	0x0800432d
 80045d8:	08004a36 	.word	0x08004a36

080045dc <_printf_common>:
 80045dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80045e0:	4616      	mov	r6, r2
 80045e2:	4698      	mov	r8, r3
 80045e4:	688a      	ldr	r2, [r1, #8]
 80045e6:	690b      	ldr	r3, [r1, #16]
 80045e8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80045ec:	4293      	cmp	r3, r2
 80045ee:	bfb8      	it	lt
 80045f0:	4613      	movlt	r3, r2
 80045f2:	6033      	str	r3, [r6, #0]
 80045f4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80045f8:	4607      	mov	r7, r0
 80045fa:	460c      	mov	r4, r1
 80045fc:	b10a      	cbz	r2, 8004602 <_printf_common+0x26>
 80045fe:	3301      	adds	r3, #1
 8004600:	6033      	str	r3, [r6, #0]
 8004602:	6823      	ldr	r3, [r4, #0]
 8004604:	0699      	lsls	r1, r3, #26
 8004606:	bf42      	ittt	mi
 8004608:	6833      	ldrmi	r3, [r6, #0]
 800460a:	3302      	addmi	r3, #2
 800460c:	6033      	strmi	r3, [r6, #0]
 800460e:	6825      	ldr	r5, [r4, #0]
 8004610:	f015 0506 	ands.w	r5, r5, #6
 8004614:	d106      	bne.n	8004624 <_printf_common+0x48>
 8004616:	f104 0a19 	add.w	sl, r4, #25
 800461a:	68e3      	ldr	r3, [r4, #12]
 800461c:	6832      	ldr	r2, [r6, #0]
 800461e:	1a9b      	subs	r3, r3, r2
 8004620:	42ab      	cmp	r3, r5
 8004622:	dc26      	bgt.n	8004672 <_printf_common+0x96>
 8004624:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004628:	6822      	ldr	r2, [r4, #0]
 800462a:	3b00      	subs	r3, #0
 800462c:	bf18      	it	ne
 800462e:	2301      	movne	r3, #1
 8004630:	0692      	lsls	r2, r2, #26
 8004632:	d42b      	bmi.n	800468c <_printf_common+0xb0>
 8004634:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004638:	4641      	mov	r1, r8
 800463a:	4638      	mov	r0, r7
 800463c:	47c8      	blx	r9
 800463e:	3001      	adds	r0, #1
 8004640:	d01e      	beq.n	8004680 <_printf_common+0xa4>
 8004642:	6823      	ldr	r3, [r4, #0]
 8004644:	6922      	ldr	r2, [r4, #16]
 8004646:	f003 0306 	and.w	r3, r3, #6
 800464a:	2b04      	cmp	r3, #4
 800464c:	bf02      	ittt	eq
 800464e:	68e5      	ldreq	r5, [r4, #12]
 8004650:	6833      	ldreq	r3, [r6, #0]
 8004652:	1aed      	subeq	r5, r5, r3
 8004654:	68a3      	ldr	r3, [r4, #8]
 8004656:	bf0c      	ite	eq
 8004658:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800465c:	2500      	movne	r5, #0
 800465e:	4293      	cmp	r3, r2
 8004660:	bfc4      	itt	gt
 8004662:	1a9b      	subgt	r3, r3, r2
 8004664:	18ed      	addgt	r5, r5, r3
 8004666:	2600      	movs	r6, #0
 8004668:	341a      	adds	r4, #26
 800466a:	42b5      	cmp	r5, r6
 800466c:	d11a      	bne.n	80046a4 <_printf_common+0xc8>
 800466e:	2000      	movs	r0, #0
 8004670:	e008      	b.n	8004684 <_printf_common+0xa8>
 8004672:	2301      	movs	r3, #1
 8004674:	4652      	mov	r2, sl
 8004676:	4641      	mov	r1, r8
 8004678:	4638      	mov	r0, r7
 800467a:	47c8      	blx	r9
 800467c:	3001      	adds	r0, #1
 800467e:	d103      	bne.n	8004688 <_printf_common+0xac>
 8004680:	f04f 30ff 	mov.w	r0, #4294967295
 8004684:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004688:	3501      	adds	r5, #1
 800468a:	e7c6      	b.n	800461a <_printf_common+0x3e>
 800468c:	18e1      	adds	r1, r4, r3
 800468e:	1c5a      	adds	r2, r3, #1
 8004690:	2030      	movs	r0, #48	@ 0x30
 8004692:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004696:	4422      	add	r2, r4
 8004698:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800469c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80046a0:	3302      	adds	r3, #2
 80046a2:	e7c7      	b.n	8004634 <_printf_common+0x58>
 80046a4:	2301      	movs	r3, #1
 80046a6:	4622      	mov	r2, r4
 80046a8:	4641      	mov	r1, r8
 80046aa:	4638      	mov	r0, r7
 80046ac:	47c8      	blx	r9
 80046ae:	3001      	adds	r0, #1
 80046b0:	d0e6      	beq.n	8004680 <_printf_common+0xa4>
 80046b2:	3601      	adds	r6, #1
 80046b4:	e7d9      	b.n	800466a <_printf_common+0x8e>
	...

080046b8 <_printf_i>:
 80046b8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80046bc:	7e0f      	ldrb	r7, [r1, #24]
 80046be:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80046c0:	2f78      	cmp	r7, #120	@ 0x78
 80046c2:	4691      	mov	r9, r2
 80046c4:	4680      	mov	r8, r0
 80046c6:	460c      	mov	r4, r1
 80046c8:	469a      	mov	sl, r3
 80046ca:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80046ce:	d807      	bhi.n	80046e0 <_printf_i+0x28>
 80046d0:	2f62      	cmp	r7, #98	@ 0x62
 80046d2:	d80a      	bhi.n	80046ea <_printf_i+0x32>
 80046d4:	2f00      	cmp	r7, #0
 80046d6:	f000 80d1 	beq.w	800487c <_printf_i+0x1c4>
 80046da:	2f58      	cmp	r7, #88	@ 0x58
 80046dc:	f000 80b8 	beq.w	8004850 <_printf_i+0x198>
 80046e0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80046e4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80046e8:	e03a      	b.n	8004760 <_printf_i+0xa8>
 80046ea:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80046ee:	2b15      	cmp	r3, #21
 80046f0:	d8f6      	bhi.n	80046e0 <_printf_i+0x28>
 80046f2:	a101      	add	r1, pc, #4	@ (adr r1, 80046f8 <_printf_i+0x40>)
 80046f4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80046f8:	08004751 	.word	0x08004751
 80046fc:	08004765 	.word	0x08004765
 8004700:	080046e1 	.word	0x080046e1
 8004704:	080046e1 	.word	0x080046e1
 8004708:	080046e1 	.word	0x080046e1
 800470c:	080046e1 	.word	0x080046e1
 8004710:	08004765 	.word	0x08004765
 8004714:	080046e1 	.word	0x080046e1
 8004718:	080046e1 	.word	0x080046e1
 800471c:	080046e1 	.word	0x080046e1
 8004720:	080046e1 	.word	0x080046e1
 8004724:	08004863 	.word	0x08004863
 8004728:	0800478f 	.word	0x0800478f
 800472c:	0800481d 	.word	0x0800481d
 8004730:	080046e1 	.word	0x080046e1
 8004734:	080046e1 	.word	0x080046e1
 8004738:	08004885 	.word	0x08004885
 800473c:	080046e1 	.word	0x080046e1
 8004740:	0800478f 	.word	0x0800478f
 8004744:	080046e1 	.word	0x080046e1
 8004748:	080046e1 	.word	0x080046e1
 800474c:	08004825 	.word	0x08004825
 8004750:	6833      	ldr	r3, [r6, #0]
 8004752:	1d1a      	adds	r2, r3, #4
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	6032      	str	r2, [r6, #0]
 8004758:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800475c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004760:	2301      	movs	r3, #1
 8004762:	e09c      	b.n	800489e <_printf_i+0x1e6>
 8004764:	6833      	ldr	r3, [r6, #0]
 8004766:	6820      	ldr	r0, [r4, #0]
 8004768:	1d19      	adds	r1, r3, #4
 800476a:	6031      	str	r1, [r6, #0]
 800476c:	0606      	lsls	r6, r0, #24
 800476e:	d501      	bpl.n	8004774 <_printf_i+0xbc>
 8004770:	681d      	ldr	r5, [r3, #0]
 8004772:	e003      	b.n	800477c <_printf_i+0xc4>
 8004774:	0645      	lsls	r5, r0, #25
 8004776:	d5fb      	bpl.n	8004770 <_printf_i+0xb8>
 8004778:	f9b3 5000 	ldrsh.w	r5, [r3]
 800477c:	2d00      	cmp	r5, #0
 800477e:	da03      	bge.n	8004788 <_printf_i+0xd0>
 8004780:	232d      	movs	r3, #45	@ 0x2d
 8004782:	426d      	negs	r5, r5
 8004784:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004788:	4858      	ldr	r0, [pc, #352]	@ (80048ec <_printf_i+0x234>)
 800478a:	230a      	movs	r3, #10
 800478c:	e011      	b.n	80047b2 <_printf_i+0xfa>
 800478e:	6821      	ldr	r1, [r4, #0]
 8004790:	6833      	ldr	r3, [r6, #0]
 8004792:	0608      	lsls	r0, r1, #24
 8004794:	f853 5b04 	ldr.w	r5, [r3], #4
 8004798:	d402      	bmi.n	80047a0 <_printf_i+0xe8>
 800479a:	0649      	lsls	r1, r1, #25
 800479c:	bf48      	it	mi
 800479e:	b2ad      	uxthmi	r5, r5
 80047a0:	2f6f      	cmp	r7, #111	@ 0x6f
 80047a2:	4852      	ldr	r0, [pc, #328]	@ (80048ec <_printf_i+0x234>)
 80047a4:	6033      	str	r3, [r6, #0]
 80047a6:	bf14      	ite	ne
 80047a8:	230a      	movne	r3, #10
 80047aa:	2308      	moveq	r3, #8
 80047ac:	2100      	movs	r1, #0
 80047ae:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80047b2:	6866      	ldr	r6, [r4, #4]
 80047b4:	60a6      	str	r6, [r4, #8]
 80047b6:	2e00      	cmp	r6, #0
 80047b8:	db05      	blt.n	80047c6 <_printf_i+0x10e>
 80047ba:	6821      	ldr	r1, [r4, #0]
 80047bc:	432e      	orrs	r6, r5
 80047be:	f021 0104 	bic.w	r1, r1, #4
 80047c2:	6021      	str	r1, [r4, #0]
 80047c4:	d04b      	beq.n	800485e <_printf_i+0x1a6>
 80047c6:	4616      	mov	r6, r2
 80047c8:	fbb5 f1f3 	udiv	r1, r5, r3
 80047cc:	fb03 5711 	mls	r7, r3, r1, r5
 80047d0:	5dc7      	ldrb	r7, [r0, r7]
 80047d2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80047d6:	462f      	mov	r7, r5
 80047d8:	42bb      	cmp	r3, r7
 80047da:	460d      	mov	r5, r1
 80047dc:	d9f4      	bls.n	80047c8 <_printf_i+0x110>
 80047de:	2b08      	cmp	r3, #8
 80047e0:	d10b      	bne.n	80047fa <_printf_i+0x142>
 80047e2:	6823      	ldr	r3, [r4, #0]
 80047e4:	07df      	lsls	r7, r3, #31
 80047e6:	d508      	bpl.n	80047fa <_printf_i+0x142>
 80047e8:	6923      	ldr	r3, [r4, #16]
 80047ea:	6861      	ldr	r1, [r4, #4]
 80047ec:	4299      	cmp	r1, r3
 80047ee:	bfde      	ittt	le
 80047f0:	2330      	movle	r3, #48	@ 0x30
 80047f2:	f806 3c01 	strble.w	r3, [r6, #-1]
 80047f6:	f106 36ff 	addle.w	r6, r6, #4294967295
 80047fa:	1b92      	subs	r2, r2, r6
 80047fc:	6122      	str	r2, [r4, #16]
 80047fe:	f8cd a000 	str.w	sl, [sp]
 8004802:	464b      	mov	r3, r9
 8004804:	aa03      	add	r2, sp, #12
 8004806:	4621      	mov	r1, r4
 8004808:	4640      	mov	r0, r8
 800480a:	f7ff fee7 	bl	80045dc <_printf_common>
 800480e:	3001      	adds	r0, #1
 8004810:	d14a      	bne.n	80048a8 <_printf_i+0x1f0>
 8004812:	f04f 30ff 	mov.w	r0, #4294967295
 8004816:	b004      	add	sp, #16
 8004818:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800481c:	6823      	ldr	r3, [r4, #0]
 800481e:	f043 0320 	orr.w	r3, r3, #32
 8004822:	6023      	str	r3, [r4, #0]
 8004824:	4832      	ldr	r0, [pc, #200]	@ (80048f0 <_printf_i+0x238>)
 8004826:	2778      	movs	r7, #120	@ 0x78
 8004828:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800482c:	6823      	ldr	r3, [r4, #0]
 800482e:	6831      	ldr	r1, [r6, #0]
 8004830:	061f      	lsls	r7, r3, #24
 8004832:	f851 5b04 	ldr.w	r5, [r1], #4
 8004836:	d402      	bmi.n	800483e <_printf_i+0x186>
 8004838:	065f      	lsls	r7, r3, #25
 800483a:	bf48      	it	mi
 800483c:	b2ad      	uxthmi	r5, r5
 800483e:	6031      	str	r1, [r6, #0]
 8004840:	07d9      	lsls	r1, r3, #31
 8004842:	bf44      	itt	mi
 8004844:	f043 0320 	orrmi.w	r3, r3, #32
 8004848:	6023      	strmi	r3, [r4, #0]
 800484a:	b11d      	cbz	r5, 8004854 <_printf_i+0x19c>
 800484c:	2310      	movs	r3, #16
 800484e:	e7ad      	b.n	80047ac <_printf_i+0xf4>
 8004850:	4826      	ldr	r0, [pc, #152]	@ (80048ec <_printf_i+0x234>)
 8004852:	e7e9      	b.n	8004828 <_printf_i+0x170>
 8004854:	6823      	ldr	r3, [r4, #0]
 8004856:	f023 0320 	bic.w	r3, r3, #32
 800485a:	6023      	str	r3, [r4, #0]
 800485c:	e7f6      	b.n	800484c <_printf_i+0x194>
 800485e:	4616      	mov	r6, r2
 8004860:	e7bd      	b.n	80047de <_printf_i+0x126>
 8004862:	6833      	ldr	r3, [r6, #0]
 8004864:	6825      	ldr	r5, [r4, #0]
 8004866:	6961      	ldr	r1, [r4, #20]
 8004868:	1d18      	adds	r0, r3, #4
 800486a:	6030      	str	r0, [r6, #0]
 800486c:	062e      	lsls	r6, r5, #24
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	d501      	bpl.n	8004876 <_printf_i+0x1be>
 8004872:	6019      	str	r1, [r3, #0]
 8004874:	e002      	b.n	800487c <_printf_i+0x1c4>
 8004876:	0668      	lsls	r0, r5, #25
 8004878:	d5fb      	bpl.n	8004872 <_printf_i+0x1ba>
 800487a:	8019      	strh	r1, [r3, #0]
 800487c:	2300      	movs	r3, #0
 800487e:	6123      	str	r3, [r4, #16]
 8004880:	4616      	mov	r6, r2
 8004882:	e7bc      	b.n	80047fe <_printf_i+0x146>
 8004884:	6833      	ldr	r3, [r6, #0]
 8004886:	1d1a      	adds	r2, r3, #4
 8004888:	6032      	str	r2, [r6, #0]
 800488a:	681e      	ldr	r6, [r3, #0]
 800488c:	6862      	ldr	r2, [r4, #4]
 800488e:	2100      	movs	r1, #0
 8004890:	4630      	mov	r0, r6
 8004892:	f7fb fc9d 	bl	80001d0 <memchr>
 8004896:	b108      	cbz	r0, 800489c <_printf_i+0x1e4>
 8004898:	1b80      	subs	r0, r0, r6
 800489a:	6060      	str	r0, [r4, #4]
 800489c:	6863      	ldr	r3, [r4, #4]
 800489e:	6123      	str	r3, [r4, #16]
 80048a0:	2300      	movs	r3, #0
 80048a2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80048a6:	e7aa      	b.n	80047fe <_printf_i+0x146>
 80048a8:	6923      	ldr	r3, [r4, #16]
 80048aa:	4632      	mov	r2, r6
 80048ac:	4649      	mov	r1, r9
 80048ae:	4640      	mov	r0, r8
 80048b0:	47d0      	blx	sl
 80048b2:	3001      	adds	r0, #1
 80048b4:	d0ad      	beq.n	8004812 <_printf_i+0x15a>
 80048b6:	6823      	ldr	r3, [r4, #0]
 80048b8:	079b      	lsls	r3, r3, #30
 80048ba:	d413      	bmi.n	80048e4 <_printf_i+0x22c>
 80048bc:	68e0      	ldr	r0, [r4, #12]
 80048be:	9b03      	ldr	r3, [sp, #12]
 80048c0:	4298      	cmp	r0, r3
 80048c2:	bfb8      	it	lt
 80048c4:	4618      	movlt	r0, r3
 80048c6:	e7a6      	b.n	8004816 <_printf_i+0x15e>
 80048c8:	2301      	movs	r3, #1
 80048ca:	4632      	mov	r2, r6
 80048cc:	4649      	mov	r1, r9
 80048ce:	4640      	mov	r0, r8
 80048d0:	47d0      	blx	sl
 80048d2:	3001      	adds	r0, #1
 80048d4:	d09d      	beq.n	8004812 <_printf_i+0x15a>
 80048d6:	3501      	adds	r5, #1
 80048d8:	68e3      	ldr	r3, [r4, #12]
 80048da:	9903      	ldr	r1, [sp, #12]
 80048dc:	1a5b      	subs	r3, r3, r1
 80048de:	42ab      	cmp	r3, r5
 80048e0:	dcf2      	bgt.n	80048c8 <_printf_i+0x210>
 80048e2:	e7eb      	b.n	80048bc <_printf_i+0x204>
 80048e4:	2500      	movs	r5, #0
 80048e6:	f104 0619 	add.w	r6, r4, #25
 80048ea:	e7f5      	b.n	80048d8 <_printf_i+0x220>
 80048ec:	08004a41 	.word	0x08004a41
 80048f0:	08004a52 	.word	0x08004a52

080048f4 <memmove>:
 80048f4:	4288      	cmp	r0, r1
 80048f6:	b510      	push	{r4, lr}
 80048f8:	eb01 0402 	add.w	r4, r1, r2
 80048fc:	d902      	bls.n	8004904 <memmove+0x10>
 80048fe:	4284      	cmp	r4, r0
 8004900:	4623      	mov	r3, r4
 8004902:	d807      	bhi.n	8004914 <memmove+0x20>
 8004904:	1e43      	subs	r3, r0, #1
 8004906:	42a1      	cmp	r1, r4
 8004908:	d008      	beq.n	800491c <memmove+0x28>
 800490a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800490e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004912:	e7f8      	b.n	8004906 <memmove+0x12>
 8004914:	4402      	add	r2, r0
 8004916:	4601      	mov	r1, r0
 8004918:	428a      	cmp	r2, r1
 800491a:	d100      	bne.n	800491e <memmove+0x2a>
 800491c:	bd10      	pop	{r4, pc}
 800491e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004922:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004926:	e7f7      	b.n	8004918 <memmove+0x24>

08004928 <_sbrk_r>:
 8004928:	b538      	push	{r3, r4, r5, lr}
 800492a:	4d06      	ldr	r5, [pc, #24]	@ (8004944 <_sbrk_r+0x1c>)
 800492c:	2300      	movs	r3, #0
 800492e:	4604      	mov	r4, r0
 8004930:	4608      	mov	r0, r1
 8004932:	602b      	str	r3, [r5, #0]
 8004934:	f7fc fc24 	bl	8001180 <_sbrk>
 8004938:	1c43      	adds	r3, r0, #1
 800493a:	d102      	bne.n	8004942 <_sbrk_r+0x1a>
 800493c:	682b      	ldr	r3, [r5, #0]
 800493e:	b103      	cbz	r3, 8004942 <_sbrk_r+0x1a>
 8004940:	6023      	str	r3, [r4, #0]
 8004942:	bd38      	pop	{r3, r4, r5, pc}
 8004944:	20001320 	.word	0x20001320

08004948 <memcpy>:
 8004948:	440a      	add	r2, r1
 800494a:	4291      	cmp	r1, r2
 800494c:	f100 33ff 	add.w	r3, r0, #4294967295
 8004950:	d100      	bne.n	8004954 <memcpy+0xc>
 8004952:	4770      	bx	lr
 8004954:	b510      	push	{r4, lr}
 8004956:	f811 4b01 	ldrb.w	r4, [r1], #1
 800495a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800495e:	4291      	cmp	r1, r2
 8004960:	d1f9      	bne.n	8004956 <memcpy+0xe>
 8004962:	bd10      	pop	{r4, pc}

08004964 <_realloc_r>:
 8004964:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004968:	4607      	mov	r7, r0
 800496a:	4614      	mov	r4, r2
 800496c:	460d      	mov	r5, r1
 800496e:	b921      	cbnz	r1, 800497a <_realloc_r+0x16>
 8004970:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004974:	4611      	mov	r1, r2
 8004976:	f7ff bc4d 	b.w	8004214 <_malloc_r>
 800497a:	b92a      	cbnz	r2, 8004988 <_realloc_r+0x24>
 800497c:	f7ff fbde 	bl	800413c <_free_r>
 8004980:	4625      	mov	r5, r4
 8004982:	4628      	mov	r0, r5
 8004984:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004988:	f000 f81a 	bl	80049c0 <_malloc_usable_size_r>
 800498c:	4284      	cmp	r4, r0
 800498e:	4606      	mov	r6, r0
 8004990:	d802      	bhi.n	8004998 <_realloc_r+0x34>
 8004992:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8004996:	d8f4      	bhi.n	8004982 <_realloc_r+0x1e>
 8004998:	4621      	mov	r1, r4
 800499a:	4638      	mov	r0, r7
 800499c:	f7ff fc3a 	bl	8004214 <_malloc_r>
 80049a0:	4680      	mov	r8, r0
 80049a2:	b908      	cbnz	r0, 80049a8 <_realloc_r+0x44>
 80049a4:	4645      	mov	r5, r8
 80049a6:	e7ec      	b.n	8004982 <_realloc_r+0x1e>
 80049a8:	42b4      	cmp	r4, r6
 80049aa:	4622      	mov	r2, r4
 80049ac:	4629      	mov	r1, r5
 80049ae:	bf28      	it	cs
 80049b0:	4632      	movcs	r2, r6
 80049b2:	f7ff ffc9 	bl	8004948 <memcpy>
 80049b6:	4629      	mov	r1, r5
 80049b8:	4638      	mov	r0, r7
 80049ba:	f7ff fbbf 	bl	800413c <_free_r>
 80049be:	e7f1      	b.n	80049a4 <_realloc_r+0x40>

080049c0 <_malloc_usable_size_r>:
 80049c0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80049c4:	1f18      	subs	r0, r3, #4
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	bfbc      	itt	lt
 80049ca:	580b      	ldrlt	r3, [r1, r0]
 80049cc:	18c0      	addlt	r0, r0, r3
 80049ce:	4770      	bx	lr

080049d0 <_init>:
 80049d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80049d2:	bf00      	nop
 80049d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80049d6:	bc08      	pop	{r3}
 80049d8:	469e      	mov	lr, r3
 80049da:	4770      	bx	lr

080049dc <_fini>:
 80049dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80049de:	bf00      	nop
 80049e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80049e2:	bc08      	pop	{r3}
 80049e4:	469e      	mov	lr, r3
 80049e6:	4770      	bx	lr
