{"relationshipsSections":[{"identifiers":["doc:\/\/VHDLMachines\/Se","doc:\/\/VHDLMachines\/SE","doc:\/\/VHDLMachines\/SQ","doc:\/\/VHDLMachines\/SH","doc:\/\/VHDLMachines\/SY","doc:\/\/VHDLMachines\/s8SendableP"],"kind":"relationships","title":"Conforms To","type":"conformsTo"}],"kind":"symbol","schemaVersion":{"minor":3,"major":0,"patch":0},"sections":[],"topicSections":[{"identifiers":["doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/TransitionCondition\/after(statement:)","doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/TransitionCondition\/and(lhs:rhs:)","doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/TransitionCondition\/boolean(expression:)","doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/TransitionCondition\/conditional(condition:)","doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/TransitionCondition\/equals(lhs:rhs:)","doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/TransitionCondition\/nand(lhs:rhs:)","doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/TransitionCondition\/nor(lhs:rhs:)","doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/TransitionCondition\/not(value:)","doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/TransitionCondition\/notEquals(lhs:rhs:)","doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/TransitionCondition\/or(lhs:rhs:)","doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/TransitionCondition\/precedence(condition:)","doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/TransitionCondition\/variable(name:)","doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/TransitionCondition\/xnor(lhs:rhs:)","doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/TransitionCondition\/xor(lhs:rhs:)"],"title":"Enumeration Cases"},{"identifiers":["doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/TransitionCondition\/init(rawValue:)"],"title":"Initializers"},{"identifiers":["doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/TransitionCondition\/hasAfter","doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/TransitionCondition\/rawValue"],"title":"Instance Properties"},{"identifiers":["doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/TransitionCondition\/Equatable-Implementations","doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/TransitionCondition\/RawRepresentable-Implementations"],"generated":true,"title":"Default Implementations"}],"metadata":{"roleHeading":"Enumeration","fragments":[{"kind":"keyword","text":"enum"},{"kind":"text","text":" "},{"kind":"identifier","text":"TransitionCondition"}],"symbolKind":"enum","modules":[{"name":"VHDLMachines"}],"externalID":"s:12VHDLMachines19TransitionConditionO","title":"TransitionCondition","navigatorTitle":[{"kind":"identifier","text":"TransitionCondition"}],"role":"symbol"},"abstract":[{"text":"A condition that labels a transition between states in an LLFSM.","type":"text"}],"primaryContentSections":[{"declarations":[{"platforms":["Linux"],"languages":["swift"],"tokens":[{"text":"indirect","kind":"keyword"},{"text":" ","kind":"text"},{"text":"enum","kind":"keyword"},{"text":" ","kind":"text"},{"text":"TransitionCondition","kind":"identifier"}]}],"kind":"declarations"}],"variants":[{"traits":[{"interfaceLanguage":"swift"}],"paths":["\/documentation\/vhdlmachines\/transitioncondition"]}],"identifier":{"url":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/TransitionCondition","interfaceLanguage":"swift"},"hierarchy":{"paths":[["doc:\/\/VHDLMachines\/documentation\/VHDLMachines"]]},"references":{"doc://VHDLMachines/documentation/VHDLMachines/TransitionCondition/nand(lhs:rhs:)":{"fragments":[{"kind":"keyword","text":"case"},{"kind":"text","text":" "},{"kind":"identifier","text":"nand"},{"kind":"text","text":"("},{"kind":"externalParam","text":"lhs"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"TransitionCondition","preciseIdentifier":"s:12VHDLMachines19TransitionConditionO"},{"kind":"text","text":", "},{"kind":"externalParam","text":"rhs"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"TransitionCondition","preciseIdentifier":"s:12VHDLMachines19TransitionConditionO"},{"kind":"text","text":")"}],"title":"TransitionCondition.nand(lhs:rhs:)","role":"symbol","type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/TransitionCondition\/nand(lhs:rhs:)","url":"\/documentation\/vhdlmachines\/transitioncondition\/nand(lhs:rhs:)","kind":"symbol","abstract":[{"type":"text","text":"A "},{"type":"codeVoice","code":"nand"},{"type":"text","text":" operation containing an "},{"type":"codeVoice","code":"after"},{"type":"text","text":" statement.."}]},"doc://VHDLMachines/documentation/VHDLMachines/TransitionCondition/hasAfter":{"title":"hasAfter","fragments":[{"text":"var","kind":"keyword"},{"text":" ","kind":"text"},{"text":"hasAfter","kind":"identifier"},{"text":": ","kind":"text"},{"text":"Bool","preciseIdentifier":"s:Sb","kind":"typeIdentifier"}],"role":"symbol","type":"topic","kind":"symbol","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/TransitionCondition\/hasAfter","url":"\/documentation\/vhdlmachines\/transitioncondition\/hasafter","abstract":[{"type":"text","text":"Whether this condition contains an "},{"isActive":true,"type":"reference","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/AfterStatement"},{"type":"text","text":"."}]},"doc://VHDLMachines/documentation/VHDLMachines/TransitionCondition/after(statement:)":{"identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/TransitionCondition\/after(statement:)","fragments":[{"kind":"keyword","text":"case"},{"kind":"text","text":" "},{"kind":"identifier","text":"after"},{"kind":"text","text":"("},{"kind":"externalParam","text":"statement"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"AfterStatement","preciseIdentifier":"s:12VHDLMachines14AfterStatementV"},{"kind":"text","text":")"}],"type":"topic","role":"symbol","title":"TransitionCondition.after(statement:)","abstract":[{"text":"An ","type":"text"},{"type":"reference","isActive":true,"identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/AfterStatement"},{"type":"text","text":". This condition evaluates to "},{"type":"codeVoice","code":"true"},{"type":"text","text":" after the specified time has elapsed."}],"kind":"symbol","url":"\/documentation\/vhdlmachines\/transitioncondition\/after(statement:)"},"doc://VHDLMachines/documentation/VHDLMachines/TransitionCondition/boolean(expression:)":{"url":"\/documentation\/vhdlmachines\/transitioncondition\/boolean(expression:)","kind":"symbol","role":"symbol","type":"topic","abstract":[{"type":"text","text":"A "},{"type":"codeVoice","code":"VHDL"},{"type":"text","text":" "},{"type":"codeVoice","code":"BooleanExpression"},{"type":"text","text":"."}],"fragments":[{"kind":"keyword","text":"case"},{"kind":"text","text":" "},{"kind":"identifier","text":"boolean"},{"kind":"text","text":"("},{"kind":"externalParam","text":"expression"},{"kind":"text","text":": "},{"kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing17BooleanExpressionO","text":"BooleanExpression"},{"kind":"text","text":")"}],"title":"TransitionCondition.boolean(expression:)","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/TransitionCondition\/boolean(expression:)"},"doc://VHDLMachines/SY":{"type":"unresolvable","title":"Swift.RawRepresentable","identifier":"doc:\/\/VHDLMachines\/SY"},"doc://VHDLMachines/s8SendableP":{"type":"unresolvable","title":"Swift.Sendable","identifier":"doc:\/\/VHDLMachines\/s8SendableP"},"doc://VHDLMachines/documentation/VHDLMachines/TransitionCondition/xnor(lhs:rhs:)":{"identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/TransitionCondition\/xnor(lhs:rhs:)","abstract":[{"type":"text","text":"An "},{"type":"codeVoice","code":"xnor"},{"type":"text","text":" operation containing an "},{"type":"codeVoice","code":"after"},{"type":"text","text":" statement.."}],"url":"\/documentation\/vhdlmachines\/transitioncondition\/xnor(lhs:rhs:)","title":"TransitionCondition.xnor(lhs:rhs:)","type":"topic","fragments":[{"text":"case","kind":"keyword"},{"text":" ","kind":"text"},{"text":"xnor","kind":"identifier"},{"text":"(","kind":"text"},{"text":"lhs","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"TransitionCondition","kind":"typeIdentifier","preciseIdentifier":"s:12VHDLMachines19TransitionConditionO"},{"text":", ","kind":"text"},{"text":"rhs","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"TransitionCondition","preciseIdentifier":"s:12VHDLMachines19TransitionConditionO","kind":"typeIdentifier"},{"text":")","kind":"text"}],"role":"symbol","kind":"symbol"},"doc://VHDLMachines/documentation/VHDLMachines/TransitionCondition/nor(lhs:rhs:)":{"identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/TransitionCondition\/nor(lhs:rhs:)","type":"topic","kind":"symbol","fragments":[{"text":"case","kind":"keyword"},{"text":" ","kind":"text"},{"text":"nor","kind":"identifier"},{"text":"(","kind":"text"},{"text":"lhs","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"TransitionCondition","preciseIdentifier":"s:12VHDLMachines19TransitionConditionO","kind":"typeIdentifier"},{"text":", ","kind":"text"},{"text":"rhs","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"TransitionCondition","preciseIdentifier":"s:12VHDLMachines19TransitionConditionO","kind":"typeIdentifier"},{"text":")","kind":"text"}],"role":"symbol","title":"TransitionCondition.nor(lhs:rhs:)","url":"\/documentation\/vhdlmachines\/transitioncondition\/nor(lhs:rhs:)","abstract":[{"text":"A ","type":"text"},{"type":"codeVoice","code":"nor"},{"text":" operation containing an ","type":"text"},{"type":"codeVoice","code":"after"},{"text":" statement..","type":"text"}]},"doc://VHDLMachines/documentation/VHDLMachines/TransitionCondition/conditional(condition:)":{"fragments":[{"kind":"keyword","text":"case"},{"kind":"text","text":" "},{"kind":"identifier","text":"conditional"},{"kind":"text","text":"("},{"kind":"externalParam","text":"condition"},{"kind":"text","text":": "},{"preciseIdentifier":"s:11VHDLParsing21ConditionalExpressionO","kind":"typeIdentifier","text":"ConditionalExpression"},{"kind":"text","text":")"}],"title":"TransitionCondition.conditional(condition:)","role":"symbol","type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/TransitionCondition\/conditional(condition:)","url":"\/documentation\/vhdlmachines\/transitioncondition\/conditional(condition:)","kind":"symbol","abstract":[{"type":"text","text":"A "},{"code":"VHDL","type":"codeVoice"},{"type":"text","text":" "},{"code":"ConditionalExpression","type":"codeVoice"},{"type":"text","text":"."}]},"doc://VHDLMachines/documentation/VHDLMachines/TransitionCondition/not(value:)":{"kind":"symbol","url":"\/documentation\/vhdlmachines\/transitioncondition\/not(value:)","type":"topic","abstract":[{"text":"A ","type":"text"},{"code":"not","type":"codeVoice"},{"type":"text","text":" operation containing an "},{"type":"codeVoice","code":"after"},{"type":"text","text":" statement.."}],"identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/TransitionCondition\/not(value:)","role":"symbol","fragments":[{"kind":"keyword","text":"case"},{"kind":"text","text":" "},{"kind":"identifier","text":"not"},{"kind":"text","text":"("},{"kind":"externalParam","text":"value"},{"kind":"text","text":": "},{"kind":"typeIdentifier","preciseIdentifier":"s:12VHDLMachines19TransitionConditionO","text":"TransitionCondition"},{"kind":"text","text":")"}],"title":"TransitionCondition.not(value:)"},"doc://VHDLMachines/SQ":{"type":"unresolvable","title":"Swift.Equatable","identifier":"doc:\/\/VHDLMachines\/SQ"},"doc://VHDLMachines/documentation/VHDLMachines/TransitionCondition/notEquals(lhs:rhs:)":{"url":"\/documentation\/vhdlmachines\/transitioncondition\/notequals(lhs:rhs:)","kind":"symbol","role":"symbol","type":"topic","abstract":[{"text":"A ","type":"text"},{"type":"codeVoice","code":"VHDL"},{"text":" inequality operation containing an ","type":"text"},{"type":"codeVoice","code":"after"},{"text":" statement.","type":"text"}],"fragments":[{"text":"case","kind":"keyword"},{"text":" ","kind":"text"},{"text":"notEquals","kind":"identifier"},{"text":"(","kind":"text"},{"text":"lhs","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"TransitionCondition","kind":"typeIdentifier","preciseIdentifier":"s:12VHDLMachines19TransitionConditionO"},{"text":", ","kind":"text"},{"text":"rhs","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"TransitionCondition","kind":"typeIdentifier","preciseIdentifier":"s:12VHDLMachines19TransitionConditionO"},{"text":")","kind":"text"}],"title":"TransitionCondition.notEquals(lhs:rhs:)","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/TransitionCondition\/notEquals(lhs:rhs:)"},"doc://VHDLMachines/documentation/VHDLMachines/TransitionCondition":{"title":"TransitionCondition","url":"\/documentation\/vhdlmachines\/transitioncondition","abstract":[{"type":"text","text":"A condition that labels a transition between states in an LLFSM."}],"role":"symbol","fragments":[{"kind":"keyword","text":"enum"},{"kind":"text","text":" "},{"kind":"identifier","text":"TransitionCondition"}],"type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/TransitionCondition","kind":"symbol","navigatorTitle":[{"kind":"identifier","text":"TransitionCondition"}]},"doc://VHDLMachines/documentation/VHDLMachines/TransitionCondition/rawValue":{"identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/TransitionCondition\/rawValue","fragments":[{"kind":"keyword","text":"var"},{"kind":"text","text":" "},{"kind":"identifier","text":"rawValue"},{"kind":"text","text":": "},{"kind":"typeIdentifier","preciseIdentifier":"s:SS","text":"String"}],"type":"topic","title":"rawValue","role":"symbol","url":"\/documentation\/vhdlmachines\/transitioncondition\/rawvalue","kind":"symbol","abstract":[{"text":"The ","type":"text"},{"type":"codeVoice","code":"VHDL"},{"text":" code enacting this condition.","type":"text"}]},"doc://VHDLMachines/documentation/VHDLMachines/TransitionCondition/or(lhs:rhs:)":{"role":"symbol","abstract":[{"type":"text","text":"An "},{"code":"or","type":"codeVoice"},{"type":"text","text":" operation containing an "},{"code":"after","type":"codeVoice"},{"type":"text","text":" statement.."}],"type":"topic","title":"TransitionCondition.or(lhs:rhs:)","url":"\/documentation\/vhdlmachines\/transitioncondition\/or(lhs:rhs:)","kind":"symbol","fragments":[{"text":"case","kind":"keyword"},{"text":" ","kind":"text"},{"text":"or","kind":"identifier"},{"text":"(","kind":"text"},{"text":"lhs","kind":"externalParam"},{"text":": ","kind":"text"},{"preciseIdentifier":"s:12VHDLMachines19TransitionConditionO","text":"TransitionCondition","kind":"typeIdentifier"},{"text":", ","kind":"text"},{"text":"rhs","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"TransitionCondition","kind":"typeIdentifier","preciseIdentifier":"s:12VHDLMachines19TransitionConditionO"},{"kind":"text","text":")"}],"identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/TransitionCondition\/or(lhs:rhs:)"},"doc://VHDLMachines/documentation/VHDLMachines/TransitionCondition/RawRepresentable-Implementations":{"title":"RawRepresentable Implementations","role":"collectionGroup","type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/TransitionCondition\/RawRepresentable-Implementations","url":"\/documentation\/vhdlmachines\/transitioncondition\/rawrepresentable-implementations","kind":"article","abstract":[]},"doc://VHDLMachines/Se":{"type":"unresolvable","title":"Swift.Decodable","identifier":"doc:\/\/VHDLMachines\/Se"},"doc://VHDLMachines/documentation/VHDLMachines/TransitionCondition/precedence(condition:)":{"url":"\/documentation\/vhdlmachines\/transitioncondition\/precedence(condition:)","kind":"symbol","role":"symbol","type":"topic","abstract":[{"type":"text","text":"A "},{"type":"codeVoice","code":"VHDL"},{"type":"text","text":" precedence operation containing an "},{"type":"codeVoice","code":"after"},{"type":"text","text":" statement."}],"fragments":[{"text":"case","kind":"keyword"},{"text":" ","kind":"text"},{"text":"precedence","kind":"identifier"},{"text":"(","kind":"text"},{"text":"condition","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"TransitionCondition","kind":"typeIdentifier","preciseIdentifier":"s:12VHDLMachines19TransitionConditionO"},{"text":")","kind":"text"}],"title":"TransitionCondition.precedence(condition:)","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/TransitionCondition\/precedence(condition:)"},"doc://VHDLMachines/documentation/VHDLMachines/TransitionCondition/and(lhs:rhs:)":{"url":"\/documentation\/vhdlmachines\/transitioncondition\/and(lhs:rhs:)","kind":"symbol","role":"symbol","type":"topic","abstract":[{"type":"text","text":"An "},{"type":"codeVoice","code":"and"},{"type":"text","text":" operation containing an "},{"type":"codeVoice","code":"after"},{"type":"text","text":" statement.."}],"fragments":[{"text":"case","kind":"keyword"},{"text":" ","kind":"text"},{"text":"and","kind":"identifier"},{"text":"(","kind":"text"},{"text":"lhs","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"TransitionCondition","kind":"typeIdentifier","preciseIdentifier":"s:12VHDLMachines19TransitionConditionO"},{"text":", ","kind":"text"},{"text":"rhs","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"TransitionCondition","kind":"typeIdentifier","preciseIdentifier":"s:12VHDLMachines19TransitionConditionO"},{"text":")","kind":"text"}],"title":"TransitionCondition.and(lhs:rhs:)","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/TransitionCondition\/and(lhs:rhs:)"},"doc://VHDLMachines/SE":{"type":"unresolvable","title":"Swift.Encodable","identifier":"doc:\/\/VHDLMachines\/SE"},"doc://VHDLMachines/documentation/VHDLMachines/TransitionCondition/xor(lhs:rhs:)":{"type":"topic","abstract":[{"text":"An ","type":"text"},{"code":"xor","type":"codeVoice"},{"type":"text","text":" operation containing an "},{"code":"after","type":"codeVoice"},{"type":"text","text":" statement.."}],"fragments":[{"text":"case","kind":"keyword"},{"kind":"text","text":" "},{"kind":"identifier","text":"xor"},{"kind":"text","text":"("},{"kind":"externalParam","text":"lhs"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"TransitionCondition","preciseIdentifier":"s:12VHDLMachines19TransitionConditionO"},{"kind":"text","text":", "},{"kind":"externalParam","text":"rhs"},{"kind":"text","text":": "},{"preciseIdentifier":"s:12VHDLMachines19TransitionConditionO","kind":"typeIdentifier","text":"TransitionCondition"},{"kind":"text","text":")"}],"url":"\/documentation\/vhdlmachines\/transitioncondition\/xor(lhs:rhs:)","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/TransitionCondition\/xor(lhs:rhs:)","title":"TransitionCondition.xor(lhs:rhs:)","kind":"symbol","role":"symbol"},"doc://VHDLMachines/documentation/VHDLMachines/TransitionCondition/equals(lhs:rhs:)":{"type":"topic","title":"TransitionCondition.equals(lhs:rhs:)","kind":"symbol","abstract":[{"type":"text","text":"A "},{"code":"VHDL","type":"codeVoice"},{"type":"text","text":" equality operation containing an "},{"type":"codeVoice","code":"after"},{"type":"text","text":" statement."}],"role":"symbol","fragments":[{"kind":"keyword","text":"case"},{"kind":"text","text":" "},{"kind":"identifier","text":"equals"},{"kind":"text","text":"("},{"kind":"externalParam","text":"lhs"},{"kind":"text","text":": "},{"kind":"typeIdentifier","preciseIdentifier":"s:12VHDLMachines19TransitionConditionO","text":"TransitionCondition"},{"kind":"text","text":", "},{"kind":"externalParam","text":"rhs"},{"kind":"text","text":": "},{"kind":"typeIdentifier","preciseIdentifier":"s:12VHDLMachines19TransitionConditionO","text":"TransitionCondition"},{"kind":"text","text":")"}],"identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/TransitionCondition\/equals(lhs:rhs:)","url":"\/documentation\/vhdlmachines\/transitioncondition\/equals(lhs:rhs:)"},"doc://VHDLMachines/SH":{"type":"unresolvable","title":"Swift.Hashable","identifier":"doc:\/\/VHDLMachines\/SH"},"doc://VHDLMachines/documentation/VHDLMachines/TransitionCondition/variable(name:)":{"role":"symbol","kind":"symbol","fragments":[{"text":"case","kind":"keyword"},{"text":" ","kind":"text"},{"text":"variable","kind":"identifier"},{"text":"(","kind":"text"},{"text":"name","kind":"externalParam"},{"text":": ","kind":"text"},{"preciseIdentifier":"s:11VHDLParsing12VariableNameV","kind":"typeIdentifier","text":"VariableName"},{"kind":"text","text":")"}],"identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/TransitionCondition\/variable(name:)","type":"topic","abstract":[{"text":"A ","type":"text"},{"code":"VHDL","type":"codeVoice"},{"text":" variable.","type":"text"}],"title":"TransitionCondition.variable(name:)","url":"\/documentation\/vhdlmachines\/transitioncondition\/variable(name:)"},"doc://VHDLMachines/documentation/VHDLMachines/TransitionCondition/Equatable-Implementations":{"url":"\/documentation\/vhdlmachines\/transitioncondition\/equatable-implementations","kind":"article","role":"collectionGroup","type":"topic","abstract":[],"title":"Equatable Implementations","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/TransitionCondition\/Equatable-Implementations"},"doc://VHDLMachines/documentation/VHDLMachines/AfterStatement":{"type":"topic","navigatorTitle":[{"kind":"identifier","text":"AfterStatement"}],"role":"symbol","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/AfterStatement","kind":"symbol","abstract":[{"type":"text","text":"An after statement found commonly on "},{"code":"LLFSM","type":"codeVoice"},{"type":"text","text":" transitions."}],"url":"\/documentation\/vhdlmachines\/afterstatement","title":"AfterStatement","fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"AfterStatement"}]},"doc://VHDLMachines/documentation/VHDLMachines":{"title":"VHDLMachines","role":"collection","type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines","url":"\/documentation\/vhdlmachines","kind":"symbol","abstract":[]},"doc://VHDLMachines/documentation/VHDLMachines/TransitionCondition/init(rawValue:)":{"kind":"symbol","abstract":[{"type":"text","text":"Creates a new "},{"isActive":true,"type":"reference","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/TransitionCondition"},{"type":"text","text":" from "},{"code":"VHDL","type":"codeVoice"},{"type":"text","text":" code that may also contain the "},{"code":"LLFSM","type":"codeVoice"},{"text":" ","type":"text"},{"code":"after","type":"codeVoice"},{"text":" ","type":"text"},{"text":"commands.","type":"text"}],"type":"topic","role":"symbol","fragments":[{"text":"init","kind":"identifier"},{"text":"?(","kind":"text"},{"text":"rawValue","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"String","preciseIdentifier":"s:SS","kind":"typeIdentifier"},{"text":")","kind":"text"}],"url":"\/documentation\/vhdlmachines\/transitioncondition\/init(rawvalue:)","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/TransitionCondition\/init(rawValue:)","title":"init(rawValue:)"}}}