#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Aug 11 18:12:05 2022
# Process ID: 19148
# Current directory: D:/Xilinx_Project/soc_like_0x7C00/vivado/soc_like_0x7C00.runs/bd_top_mycpu_0_0_synth_1
# Command line: vivado.exe -log bd_top_mycpu_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_top_mycpu_0_0.tcl
# Log file: D:/Xilinx_Project/soc_like_0x7C00/vivado/soc_like_0x7C00.runs/bd_top_mycpu_0_0_synth_1/bd_top_mycpu_0_0.vds
# Journal file: D:/Xilinx_Project/soc_like_0x7C00/vivado/soc_like_0x7C00.runs/bd_top_mycpu_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source bd_top_mycpu_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Xilinx_Project/soc_like_0x7C00/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top bd_top_mycpu_0_0 -part xc7a200tfbg676-2 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'bd_top_mycpu_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 21176 
WARNING: [Synth 8-6901] identifier 'fifo_req_addr_ok' is used before its declaration [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/mem/data_uncache.v:107]
WARNING: [Synth 8-6901] identifier 'fifo_req_data_ok' is used before its declaration [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/mem/data_uncache.v:143]
WARNING: [Synth 8-6901] identifier 'fifo_req_rdata' is used before its declaration [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/mem/data_uncache.v:153]
WARNING: [Synth 8-6901] identifier 'fifo_req_addr_ok' is used before its declaration [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/mem/data_uncache.v:154]
WARNING: [Synth 8-6901] identifier 'fifo_req_data_ok' is used before its declaration [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/mem/data_uncache.v:155]
WARNING: [Synth 8-6901] identifier 'req_reg' is used before its declaration [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/mem/data_uncache.v:174]
WARNING: [Synth 8-6901] identifier 'axi_data' is used before its declaration [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/mem/data_uncache.v:175]
WARNING: [Synth 8-6901] identifier 'state' is used before its declaration [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/mem/dcache.v:166]
WARNING: [Synth 8-6901] identifier 'hit_array' is used before its declaration [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/mem/dcache.v:171]
WARNING: [Synth 8-6901] identifier 'hit_array' is used before its declaration [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/mem/dcache.v:173]
WARNING: [Synth 8-6901] identifier 'dirty_array' is used before its declaration [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/mem/dcache.v:175]
WARNING: [Synth 8-6901] identifier 'valid_array' is used before its declaration [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/mem/dcache.v:175]
WARNING: [Synth 8-6901] identifier 'hit_array' is used before its declaration [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/mem/dcache.v:184]
WARNING: [Synth 8-6901] identifier 'hit_array' is used before its declaration [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/mem/dcache.v:186]
WARNING: [Synth 8-6901] identifier 'hit_array' is used before its declaration [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/mem/dcache.v:188]
WARNING: [Synth 8-6901] identifier 'hit_array' is used before its declaration [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/mem/dcache.v:192]
WARNING: [Synth 8-6901] identifier 'hit_array' is used before its declaration [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/mem/dcache.v:194]
WARNING: [Synth 8-6901] identifier 'hit_array' is used before its declaration [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/mem/dcache.v:196]
WARNING: [Synth 8-6901] identifier 'hit_array' is used before its declaration [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/mem/dcache.v:197]
WARNING: [Synth 8-6901] identifier 'dirty_array' is used before its declaration [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/mem/dcache.v:197]
WARNING: [Synth 8-6901] identifier 'hit_vc' is used before its declaration [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/mem/dcache.v:197]
WARNING: [Synth 8-6901] identifier 'hit_vc' is used before its declaration [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/mem/dcache.v:198]
WARNING: [Synth 8-6901] identifier 'hit_vc_way' is used before its declaration [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/mem/dcache.v:199]
WARNING: [Synth 8-6901] identifier 'state' is used before its declaration [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/mem/dcache.v:207]
WARNING: [Synth 8-6901] identifier 'hit_data' is used before its declaration [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/mem/dcache.v:240]
WARNING: [Synth 8-6901] identifier 'wb_state' is used before its declaration [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/mem/dcache.v:244]
WARNING: [Synth 8-6901] identifier 'hit_vc' is used before its declaration [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/mem/dcache.v:248]
WARNING: [Synth 8-6901] identifier 'sel_way_need_wb' is used before its declaration [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/mem/dcache.v:249]
WARNING: [Synth 8-6901] identifier 'vc_full' is used before its declaration [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/mem/dcache.v:251]
WARNING: [Synth 8-6901] identifier 'wb_ready' is used before its declaration [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/mem/dcache.v:252]
WARNING: [Synth 8-6901] identifier 'reset_cnt' is used before its declaration [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/mem/dcache.v:256]
WARNING: [Synth 8-6901] identifier 'hit_data' is used before its declaration [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/mem/dcache.v:265]
WARNING: [Synth 8-6901] identifier 'hit_way' is used before its declaration [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/mem/dcache.v:266]
WARNING: [Synth 8-6901] identifier 'hit_way' is used before its declaration [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/mem/dcache.v:267]
WARNING: [Synth 8-6901] identifier 'hit_way' is used before its declaration [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/mem/dcache.v:269]
WARNING: [Synth 8-6901] identifier 'hit_data' is used before its declaration [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/mem/dcache.v:271]
WARNING: [Synth 8-6901] identifier 'reset_cnt' is used before its declaration [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/mem/dcache.v:279]
WARNING: [Synth 8-6901] identifier 'hit_data' is used before its declaration [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/mem/dcache.v:287]
WARNING: [Synth 8-6901] identifier 'dirty_array' is used before its declaration [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/mem/dcache.v:290]
WARNING: [Synth 8-6901] identifier 'valid_array' is used before its declaration [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/mem/dcache.v:291]
WARNING: [Synth 8-6901] identifier 'wb_ready' is used before its declaration [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/mem/dcache.v:407]
WARNING: [Synth 8-6901] identifier 'tag_array' is used before its declaration [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/mem/dcache.v:417]
WARNING: [Synth 8-6901] identifier 'data_array' is used before its declaration [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/mem/dcache.v:418]
WARNING: [Synth 8-6901] identifier 'tag_array' is used before its declaration [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/mem/dcache.v:420]
WARNING: [Synth 8-6901] identifier 'data_array' is used before its declaration [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/mem/dcache.v:422]
WARNING: [Synth 8-6901] identifier 'wb_ready' is used before its declaration [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/mem/dcache.v:423]
WARNING: [Synth 8-6901] identifier 'tag_array' is used before its declaration [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/mem/dcache.v:452]
WARNING: [Synth 8-6901] identifier 'data_array' is used before its declaration [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/mem/dcache.v:455]
WARNING: [Synth 8-6901] identifier 'hit_array' is used before its declaration [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/mem/dcache.v:481]
WARNING: [Synth 8-6901] identifier 'hit_array' is used before its declaration [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/mem/dcache.v:508]
WARNING: [Synth 8-6901] identifier 'ins_rdhwr' is used before its declaration [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/core/ID/decode.v:54]
WARNING: [Synth 8-6901] identifier 'state' is used before its declaration [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/mem/icache.v:79]
WARNING: [Synth 8-6901] identifier 'state' is used before its declaration [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/mem/icache.v:93]
WARNING: [Synth 8-6901] identifier 'hit_data' is used before its declaration [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/mem/icache.v:113]
WARNING: [Synth 8-6901] identifier 'axi_datacome' is used before its declaration [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/mem/icache.v:119]
WARNING: [Synth 8-6901] identifier 'reset_cnt' is used before its declaration [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/mem/icache.v:121]
WARNING: [Synth 8-6901] identifier 'hit_data' is used before its declaration [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/mem/icache.v:141]
WARNING: [Synth 8-6901] identifier 'hit_way' is used before its declaration [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/mem/icache.v:142]
WARNING: [Synth 8-6901] identifier 'hit_way' is used before its declaration [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/mem/icache.v:143]
WARNING: [Synth 8-6901] identifier 'hit_way' is used before its declaration [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/mem/icache.v:145]
WARNING: [Synth 8-6901] identifier 'hit_data' is used before its declaration [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/mem/icache.v:147]
WARNING: [Synth 8-6901] identifier 'reset_cnt' is used before its declaration [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/mem/icache.v:155]
WARNING: [Synth 8-6901] identifier 'hit_data' is used before its declaration [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/mem/icache.v:162]
WARNING: [Synth 8-6901] identifier 'hit_array' is used before its declaration [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/mem/icache.v:251]
WARNING: [Synth 8-6901] identifier 'delayslot' is used before its declaration [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/core/ID/seg_id.v:91]
WARNING: [Synth 8-6901] identifier 'delayslot' is used before its declaration [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/core/ID/seg_id.v:92]
WARNING: [Synth 8-6901] identifier 'preif_exception_vector' is used before its declaration [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/core/IF/seg_if.v:112]
WARNING: [Synth 8-6901] identifier 'pre_addr_ok' is used before its declaration [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/core/IF/seg_if.v:261]
WARNING: [Synth 8-6901] identifier 'exception_flag' is used before its declaration [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/core/MEM/seg_mem1.v:140]
WARNING: [Synth 8-6901] identifier 'exception_code' is used before its declaration [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/core/MEM/seg_mem1.v:140]
WARNING: [Synth 8-6901] identifier 'data_addr' is used before its declaration [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/mycpu.v:262]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 841.637 ; gain = 243.871
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_top_mycpu_0_0' [d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_mycpu_0_0/synth/bd_top_mycpu_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'mycpu' [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/mycpu.v:3]
INFO: [Synth 8-6157] synthesizing module 'cpu_core' [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/core/cpu_core.v:3]
INFO: [Synth 8-6157] synthesizing module 'seg_if' [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/core/IF/seg_if.v:3]
	Parameter TLB_NOT_USE bound to: 2'b00 
	Parameter TLB_REQ bound to: 2'b01 
	Parameter TLB_OK bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'convert_addr' [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/core/TOOLS/convert_addr.v:3]
INFO: [Synth 8-6155] done synthesizing module 'convert_addr' (1#1) [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/core/TOOLS/convert_addr.v:3]
INFO: [Synth 8-6157] synthesizing module 'excepttpye' [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/core/TOOLS/excepttype.v:3]
INFO: [Synth 8-6155] done synthesizing module 'excepttpye' (2#1) [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/core/TOOLS/excepttype.v:3]
INFO: [Synth 8-6155] done synthesizing module 'seg_if' (3#1) [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/core/IF/seg_if.v:3]
INFO: [Synth 8-6157] synthesizing module 'predictor' [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/core/IF/preditor.v:3]
	Parameter IDEL bound to: 1'b0 
	Parameter BUSY bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'PHT' [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/core/IF/branch/PHT.v:1]
INFO: [Synth 8-6157] synthesizing module 'PHT_CORE' [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/core/IF/branch/submodule/pht_core.v:3]
	Parameter PHT_BITS bound to: 10 - type: integer 
	Parameter PHT_NUM bound to: 1024 - type: integer 
	Parameter strongly_not_taken bound to: 2'b00 
	Parameter weakly_not_taken bound to: 2'b01 
	Parameter weakly_taken bound to: 2'b11 
	Parameter strongly_taken bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'PHT_CORE' (4#1) [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/core/IF/branch/submodule/pht_core.v:3]
INFO: [Synth 8-6155] done synthesizing module 'PHT' (5#1) [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/core/IF/branch/PHT.v:1]
INFO: [Synth 8-6157] synthesizing module 'BTB' [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/core/IF/branch/BTB.v:3]
INFO: [Synth 8-6155] done synthesizing module 'BTB' (6#1) [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/core/IF/branch/BTB.v:3]
INFO: [Synth 8-6157] synthesizing module 'RAS' [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/core/IF/branch/RAS.v:1]
INFO: [Synth 8-6155] done synthesizing module 'RAS' (7#1) [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/core/IF/branch/RAS.v:1]
INFO: [Synth 8-6155] done synthesizing module 'predictor' (8#1) [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/core/IF/preditor.v:3]
INFO: [Synth 8-6157] synthesizing module 'instbuffer' [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/core/IF/instbuffer.v:3]
	Parameter FIFO_WIDTH bound to: 131 - type: integer 
	Parameter FIFO_DEPTH bound to: 8 - type: integer 
	Parameter ADDR_MSB bound to: 2 - type: integer 
	Parameter PTR_MSB bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'instbuffer' (9#1) [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/core/IF/instbuffer.v:3]
INFO: [Synth 8-6157] synthesizing module 'seg_issue' [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/core/ID/seg_issue.v:3]
INFO: [Synth 8-6157] synthesizing module 'decode' [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/core/ID/decode.v:3]
INFO: [Synth 8-6155] done synthesizing module 'decode' (10#1) [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/core/ID/decode.v:3]
INFO: [Synth 8-6155] done synthesizing module 'seg_issue' (11#1) [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/core/ID/seg_issue.v:3]
INFO: [Synth 8-6157] synthesizing module 'seg_id' [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/core/ID/seg_id.v:3]
INFO: [Synth 8-6155] done synthesizing module 'seg_id' (12#1) [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/core/ID/seg_id.v:3]
INFO: [Synth 8-6157] synthesizing module 'seg_ex' [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/core/EX/seg_ex.v:3]
	Parameter IDLE bound to: 1'b0 
	Parameter REQ bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'alu' [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/core/EX/alu.v:3]
INFO: [Synth 8-6155] done synthesizing module 'alu' (13#1) [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/core/EX/alu.v:3]
INFO: [Synth 8-6157] synthesizing module 'alu_cloz' [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/core/EX/alu_cloz.v:3]
	Parameter NOT_USE bound to: 2'b00 
	Parameter COMPUTE bound to: 2'b01 
	Parameter OK bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'alu_cloz' (14#1) [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/core/EX/alu_cloz.v:3]
INFO: [Synth 8-6157] synthesizing module 'alu_mult' [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/core/EX/alu_mult.v:3]
	Parameter DATA_LEN bound to: 32 - type: integer 
	Parameter STATE_NUM bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mult_gen_0' [d:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/xilinx_ip/mult_gen_0/synth/mult_gen_0.vhd:70]
WARNING: [Synth 8-5640] Port 'zero_detect' is missing in component declaration [d:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/xilinx_ip/mult_gen_0/synth/mult_gen_0.vhd:73]
WARNING: [Synth 8-5640] Port 'pcasc' is missing in component declaration [d:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/xilinx_ip/mult_gen_0/synth/mult_gen_0.vhd:73]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_MODEL_TYPE bound to: 0 - type: integer 
	Parameter C_OPTIMIZE_GOAL bound to: 1 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_HAS_SCLR bound to: 1 - type: integer 
	Parameter C_LATENCY bound to: 5 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TYPE bound to: 1 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TYPE bound to: 1 - type: integer 
	Parameter C_OUT_HIGH bound to: 63 - type: integer 
	Parameter C_OUT_LOW bound to: 0 - type: integer 
	Parameter C_MULT_TYPE bound to: 0 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_CCM_IMP bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 10000001 - type: string 
	Parameter C_HAS_ZERO_DETECT bound to: 0 - type: integer 
	Parameter C_ROUND_OUTPUT bound to: 0 - type: integer 
	Parameter C_ROUND_PT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mult_gen_v12_0_16' declared at 'd:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/xilinx_ip/div_gen_0/hdl/mult_gen_v12_0_vh_rfs.vhd:21013' bound to instance 'U0' of component 'mult_gen_v12_0_16' [d:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/xilinx_ip/mult_gen_0/synth/mult_gen_0.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_0' (19#1) [d:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/xilinx_ip/mult_gen_0/synth/mult_gen_0.vhd:70]
INFO: [Synth 8-6155] done synthesizing module 'alu_mult' (20#1) [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/core/EX/alu_mult.v:3]
INFO: [Synth 8-6157] synthesizing module 'alu_div' [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/core/EX/alu_div.v:3]
	Parameter DATA_LEN bound to: 32 - type: integer 
	Parameter STATE_NUM bound to: 34 - type: integer 
INFO: [Synth 8-638] synthesizing module 'div_gen_0' [d:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/xilinx_ip/div_gen_0/synth/div_gen_0.vhd:73]
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_HAS_ARESETN bound to: 1 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_LATENCY bound to: 34 - type: integer 
	Parameter ALGORITHM_TYPE bound to: 1 - type: integer 
	Parameter DIVISOR_WIDTH bound to: 32 - type: integer 
	Parameter DIVIDEND_WIDTH bound to: 32 - type: integer 
	Parameter SIGNED_B bound to: 0 - type: integer 
	Parameter DIVCLK_SEL bound to: 1 - type: integer 
	Parameter FRACTIONAL_B bound to: 0 - type: integer 
	Parameter FRACTIONAL_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_DIV_BY_ZERO bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_HAS_S_AXIS_DIVISOR_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_S_AXIS_DIVISOR_TLAST bound to: 0 - type: integer 
	Parameter C_S_AXIS_DIVISOR_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_DIVISOR_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_S_AXIS_DIVIDEND_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_S_AXIS_DIVIDEND_TLAST bound to: 0 - type: integer 
	Parameter C_S_AXIS_DIVIDEND_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_DIVIDEND_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_DOUT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXIS_DOUT_TUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'div_gen_v5_1_16' declared at 'd:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/xilinx_ip/div_gen_0/hdl/div_gen_v5_1_vh_rfs.vhd:13859' bound to instance 'U0' of component 'div_gen_v5_1_16' [d:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/xilinx_ip/div_gen_0/synth/div_gen_0.vhd:149]
INFO: [Synth 8-256] done synthesizing module 'div_gen_0' (30#1) [d:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/xilinx_ip/div_gen_0/synth/div_gen_0.vhd:73]
WARNING: [Synth 8-7023] instance 'U_div_gen_0' of module 'div_gen_0' has 9 connections declared, but only 8 given [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/core/EX/alu_div.v:40]
INFO: [Synth 8-6155] done synthesizing module 'alu_div' (31#1) [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/core/EX/alu_div.v:3]
WARNING: [Synth 8-6014] Unused sequential element predictor_addr_secondary_reg was removed.  [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/core/EX/seg_ex.v:156]
WARNING: [Synth 8-6014] Unused sequential element predictor_pht_flag_secondary_reg was removed.  [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/core/EX/seg_ex.v:157]
WARNING: [Synth 8-6014] Unused sequential element predictor_bht_flag_secondary_reg was removed.  [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/core/EX/seg_ex.v:158]
WARNING: [Synth 8-6014] Unused sequential element branch_count_reg was removed.  [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/core/EX/seg_ex.v:356]
WARNING: [Synth 8-6014] Unused sequential element succeed_branch_count_reg was removed.  [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/core/EX/seg_ex.v:357]
WARNING: [Synth 8-6014] Unused sequential element fail_branch_count_reg was removed.  [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/core/EX/seg_ex.v:358]
WARNING: [Synth 8-6014] Unused sequential element fail_count_reg was removed.  [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/core/EX/seg_ex.v:359]
WARNING: [Synth 8-6014] Unused sequential element succesd_jr_count_reg was removed.  [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/core/EX/seg_ex.v:360]
WARNING: [Synth 8-6014] Unused sequential element jr_count_reg was removed.  [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/core/EX/seg_ex.v:361]
WARNING: [Synth 8-6014] Unused sequential element succesd_jr31_count_reg was removed.  [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/core/EX/seg_ex.v:362]
WARNING: [Synth 8-6014] Unused sequential element jr31_count_reg was removed.  [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/core/EX/seg_ex.v:363]
WARNING: [Synth 8-6014] Unused sequential element addr_error_count_reg was removed.  [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/core/EX/seg_ex.v:364]
WARNING: [Synth 8-6014] Unused sequential element flag_error_count_reg was removed.  [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/core/EX/seg_ex.v:365]
INFO: [Synth 8-6155] done synthesizing module 'seg_ex' (32#1) [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/core/EX/seg_ex.v:3]
INFO: [Synth 8-6157] synthesizing module 'reg_cp0' [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/core/FIFO/reg_cp0.v:3]
INFO: [Synth 8-6155] done synthesizing module 'reg_cp0' (33#1) [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/core/FIFO/reg_cp0.v:3]
INFO: [Synth 8-6157] synthesizing module 'reg_hilo' [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/core/FIFO/reg_hilo.v:3]
INFO: [Synth 8-6155] done synthesizing module 'reg_hilo' (34#1) [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/core/FIFO/reg_hilo.v:3]
INFO: [Synth 8-6157] synthesizing module 'seg_mem1' [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/core/MEM/seg_mem1.v:3]
	Parameter TLB_NOT_USE bound to: 2'b00 
	Parameter TLB_REQ bound to: 2'b01 
	Parameter TLB_OK bound to: 2'b10 
	Parameter IDEL bound to: 1'b0 
	Parameter BUSY bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'seg_mem1' (35#1) [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/core/MEM/seg_mem1.v:3]
INFO: [Synth 8-6157] synthesizing module 'seg_mem2' [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/core/MEM/seg_mem2.v:3]
INFO: [Synth 8-6155] done synthesizing module 'seg_mem2' (36#1) [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/core/MEM/seg_mem2.v:3]
INFO: [Synth 8-6157] synthesizing module 'seg_wb' [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/core/WB/seg_wb.v:3]
INFO: [Synth 8-6155] done synthesizing module 'seg_wb' (37#1) [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/core/WB/seg_wb.v:3]
INFO: [Synth 8-6157] synthesizing module 'reg_file' [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/core/FIFO/reg_file.v:3]
INFO: [Synth 8-6155] done synthesizing module 'reg_file' (38#1) [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/core/FIFO/reg_file.v:3]
INFO: [Synth 8-6157] synthesizing module 'TLB' [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/core/MMU/TLB.v:3]
INFO: [Synth 8-6155] done synthesizing module 'TLB' (39#1) [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/core/MMU/TLB.v:3]
INFO: [Synth 8-6155] done synthesizing module 'cpu_core' (40#1) [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/core/cpu_core.v:3]
WARNING: [Synth 8-7023] instance 'u_dual_issue_core' of module 'cpu_core' has 32 connections declared, but only 31 given [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/mycpu.v:419]
INFO: [Synth 8-6157] synthesizing module 'icache' [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/mem/icache.v:11]
	Parameter RESET bound to: 3'b000 
	Parameter IDLE bound to: 3'b001 
	Parameter RUN bound to: 3'b010 
	Parameter MISS bound to: 3'b011 
	Parameter FILL bound to: 3'b100 
	Parameter FINISH bound to: 3'b101 
	Parameter CACHE_OP bound to: 3'b110 
	Parameter IDX_INV bound to: 5'b00000 
	Parameter IDX_STR_TAG bound to: 5'b01000 
	Parameter HIT_INV bound to: 5'b10000 
INFO: [Synth 8-6157] synthesizing module 'icache_tag' [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/mem/icache_tag.v:8]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/mem/icache_tag.v:23]
INFO: [Synth 8-6155] done synthesizing module 'icache_tag' (41#1) [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/mem/icache_tag.v:8]
INFO: [Synth 8-6157] synthesizing module 'icache_data' [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/mem/icache_data.v:8]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_spram' [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8485]
	Parameter MEMORY_SIZE bound to: 32768 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: 0 - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 256 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 256 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 256 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 1 - type: integer 
	Parameter WRITE_MODE_A bound to: read_first - type: string 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter P_CLOCKING_MODE bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 0 - type: integer 
	Parameter P_WRITE_MODE_A bound to: 1 - type: integer 
	Parameter P_MEMORY_OPTIMIZATION bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 0 - type: integer 
	Parameter MEMORY_SIZE bound to: 32768 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: 0 - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 256 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 256 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 256 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 1 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 256 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 256 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 256 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 256 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 256 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 256 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 256 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 128 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 256 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 256 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 256 - type: integer 
	Parameter rstb_loop_iter bound to: 256 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 256 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (42#1) [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_spram' (43#1) [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8485]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'icache_data' (44#1) [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/mem/icache_data.v:8]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/mem/icache.v:109]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/mem/icache.v:109]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'icache' (45#1) [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/mem/icache.v:11]
INFO: [Synth 8-6157] synthesizing module 'inst_uncache' [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/mem/inst_uncache.v:11]
INFO: [Synth 8-6155] done synthesizing module 'inst_uncache' (46#1) [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/mem/inst_uncache.v:11]
INFO: [Synth 8-6157] synthesizing module 'dcache' [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/mem/dcache.v:11]
	Parameter RESET bound to: 4'b0000 
	Parameter IDLE bound to: 4'b0001 
	Parameter RUN bound to: 4'b0010 
	Parameter MISS bound to: 4'b0011 
	Parameter READ_REQ bound to: 4'b0100 
	Parameter WRITE_VC bound to: 4'b0101 
	Parameter WB bound to: 4'b0110 
	Parameter REPLACE bound to: 4'b0111 
	Parameter FILL bound to: 4'b1000 
	Parameter FINISH bound to: 4'b1001 
	Parameter CACHE_SEL bound to: 4'b1010 
	Parameter CACHE_OP bound to: 4'b1011 
	Parameter CACHE_WB bound to: 4'b1100 
	Parameter CACHE bound to: 4'b1101 
	Parameter IDX_WB_INV bound to: 5'b00001 
	Parameter IDX_STR_TAG bound to: 5'b01001 
	Parameter HIT_INV bound to: 5'b10001 
	Parameter HIT_WB_INV bound to: 5'b10101 
	Parameter WB_IDLE bound to: 2'b00 
	Parameter WB_REQ bound to: 2'b01 
	Parameter WB_WRITE bound to: 2'b10 
	Parameter WB_FINISH bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'dcache_tag' [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/mem/dcache_tag.v:8]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/mem/dcache_tag.v:27]
INFO: [Synth 8-6155] done synthesizing module 'dcache_tag' (47#1) [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/mem/dcache_tag.v:8]
INFO: [Synth 8-6157] synthesizing module 'dcache_data' [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/mem/dcache_data.v:8]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram' [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8322]
	Parameter MEMORY_SIZE bound to: 32768 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter CLOCKING_MODE bound to: common_clock - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: 0 - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 256 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 7 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter READ_DATA_WIDTH_B bound to: 256 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: read_first - type: string 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter P_CLOCKING_MODE bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 0 - type: integer 
	Parameter P_WRITE_MODE_B bound to: 1 - type: integer 
	Parameter P_MEMORY_OPTIMIZATION bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized0' [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 32768 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: 0 - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 256 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 256 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 256 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 256 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 256 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 256 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 256 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 256 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 256 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 128 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 8 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 256 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 32 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 1 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 256 - type: integer 
	Parameter rstb_loop_iter bound to: 256 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 256 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[0].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[0].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[2].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[2].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[3].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[3].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[4].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[4].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[5].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[5].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[6].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[6].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[7].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[7].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[8].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[8].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[9].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[9].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[10].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[10].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[11].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[11].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[12].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[12].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[13].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[13].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[14].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[14].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[15].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[15].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[16].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[16].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[17].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[17].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[18].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[18].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[19].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[19].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[20].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[20].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[21].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[21].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[22].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[22].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[23].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[23].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[24].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[24].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[25].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[25].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[26].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[26].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[27].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[27].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[28].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[28].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[29].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[29].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[30].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[30].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[31].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[31].mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized0' (47#1) [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram' (48#1) [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8322]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'dcache_data' (49#1) [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/mem/dcache_data.v:8]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/mem/dcache.v:168]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/mem/dcache.v:168]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/mem/dcache.v:236]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/mem/dcache.v:236]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/mem/dcache.v:472]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/mem/dcache.v:472]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Common 17-14] Message 'Synth 8-5772' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'dcache' (50#1) [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/mem/dcache.v:11]
INFO: [Synth 8-6157] synthesizing module 'data_uncache' [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/mem/data_uncache.v:15]
INFO: [Synth 8-6155] done synthesizing module 'data_uncache' (51#1) [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/mem/data_uncache.v:15]
INFO: [Synth 8-6155] done synthesizing module 'mycpu' (52#1) [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/mycpu.v:3]
INFO: [Synth 8-6155] done synthesizing module 'bd_top_mycpu_0_0' (53#1) [d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_mycpu_0_0/synth/bd_top_mycpu_0_0.v:58]
WARNING: [Synth 8-3331] design data_uncache has unconnected port rid[3]
WARNING: [Synth 8-3331] design data_uncache has unconnected port rid[2]
WARNING: [Synth 8-3331] design data_uncache has unconnected port rid[1]
WARNING: [Synth 8-3331] design data_uncache has unconnected port rid[0]
WARNING: [Synth 8-3331] design data_uncache has unconnected port rresp[1]
WARNING: [Synth 8-3331] design data_uncache has unconnected port rresp[0]
WARNING: [Synth 8-3331] design data_uncache has unconnected port rlast
WARNING: [Synth 8-3331] design data_uncache has unconnected port wready
WARNING: [Synth 8-3331] design data_uncache has unconnected port bid[3]
WARNING: [Synth 8-3331] design data_uncache has unconnected port bid[2]
WARNING: [Synth 8-3331] design data_uncache has unconnected port bid[1]
WARNING: [Synth 8-3331] design data_uncache has unconnected port bid[0]
WARNING: [Synth 8-3331] design data_uncache has unconnected port bresp[1]
WARNING: [Synth 8-3331] design data_uncache has unconnected port bresp[0]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port sleep
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port rsta
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port regcea
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port injectsbiterra
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port injectdbiterra
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port clkb
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port regceb
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port web[0]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[255]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[254]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[253]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[252]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[251]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[250]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[249]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[248]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[247]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[246]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[245]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[244]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[243]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[242]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[241]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[240]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[239]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[238]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[237]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[236]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[235]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[234]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[233]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[232]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[231]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[230]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[229]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[228]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[227]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[226]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[225]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[224]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[223]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[222]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[221]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[220]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[219]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[218]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[217]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[216]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[215]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[214]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[213]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[212]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[211]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[210]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[209]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[208]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[207]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[206]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[205]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[204]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[203]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[202]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[201]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[200]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[199]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[198]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[197]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[196]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[195]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[194]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[193]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[192]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[191]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[190]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[189]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[188]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[187]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[186]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[185]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[184]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[183]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[182]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[181]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[180]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[179]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[178]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1342.336 ; gain = 744.570
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1342.336 ; gain = 744.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1342.336 ; gain = 744.570
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1342.336 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3778 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_mycpu_0_0/bd_top_mycpu_0_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_mycpu_0_0/bd_top_mycpu_0_0_ooc.xdc] for cell 'inst'
Parsing XDC File [D:/Xilinx_Project/soc_like_0x7C00/vivado/soc_like_0x7C00.runs/bd_top_mycpu_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Xilinx_Project/soc_like_0x7C00/vivado/soc_like_0x7C00.runs/bd_top_mycpu_0_0_synth_1/dont_touch.xdc]
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/u_dcache/dcache_ways[0].U_dcache_data/xpm_memory_sdpram_inst'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/u_dcache/dcache_ways[0].U_dcache_data/xpm_memory_sdpram_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/u_dcache/dcache_ways[1].U_dcache_data/xpm_memory_sdpram_inst'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/u_dcache/dcache_ways[1].U_dcache_data/xpm_memory_sdpram_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/u_dcache/dcache_ways[2].U_dcache_data/xpm_memory_sdpram_inst'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/u_dcache/dcache_ways[2].U_dcache_data/xpm_memory_sdpram_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/u_dcache/dcache_ways[3].U_dcache_data/xpm_memory_sdpram_inst'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/u_dcache/dcache_ways[3].U_dcache_data/xpm_memory_sdpram_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/bd_top_mycpu_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/bd_top_mycpu_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1578.211 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 528 instances were transformed.
  MULT_AND => LUT2: 528 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.533 . Memory (MB): peak = 1593.027 ; gain = 14.816
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:03 ; elapsed = 00:01:03 . Memory (MB): peak = 1593.027 ; gain = 995.262
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:03 ; elapsed = 00:01:03 . Memory (MB): peak = 1593.027 ; gain = 995.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  D:/Xilinx_Project/soc_like_0x7C00/vivado/soc_like_0x7C00.runs/bd_top_mycpu_0_0_synth_1/dont_touch.xdc, line 15).
Applied set_property DONT_TOUCH = true for inst/u_dual_issue_core/U_ex/U_div/U_div_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/u_dual_issue_core/U_ex/U_mult/U_mult_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/u_dcache/\dcache_ways[0].U_dcache_data /xpm_memory_sdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/u_dcache/\dcache_ways[1].U_dcache_data /xpm_memory_sdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/u_dcache/\dcache_ways[2].U_dcache_data /xpm_memory_sdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/u_dcache/\dcache_ways[3].U_dcache_data /xpm_memory_sdpram_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:03 ; elapsed = 00:01:03 . Memory (MB): peak = 1593.027 ; gain = 995.262
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'tlb_state_reg' in module 'seg_if'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'alu_cloz'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/core/EX/seg_ex.v:239]
INFO: [Synth 8-802] inferred FSM for state register 'tlb_state_reg' in module 'seg_mem1'
WARNING: [Synth 8-3936] Found unconnected internal register 'mem_addr_primary_reg' and it is trimmed from '32' to '2' bits. [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/core/MEM/seg_mem2.v:77]
WARNING: [Synth 8-3936] Found unconnected internal register 'cache_addr_reg_reg' and it is trimmed from '32' to '14' bits. [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/mem/icache.v:227]
INFO: [Synth 8-4471] merging register 'cache_dirty_wen_reg[3:0]' into 'cache_valid_wen_reg[3:0]' [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/mem/dcache.v:173]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             TLB_NOT_USE |                              001 |                               00
                 TLB_REQ |                              100 |                               01
                  TLB_OK |                              010 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tlb_state_reg' using encoding 'one-hot' in module 'seg_if'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 NOT_USE |                               00 |                               00
                 COMPUTE |                               01 |                               01
                      OK |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'alu_cloz'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             TLB_NOT_USE |                              001 |                               00
                 TLB_REQ |                              100 |                               01
                  TLB_OK |                              010 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tlb_state_reg' using encoding 'one-hot' in module 'seg_mem1'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:27 ; elapsed = 00:01:31 . Memory (MB): peak = 1593.027 ; gain = 995.262
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------+------------+----------+
|      |RTL Partition  |Replication |Instances |
+------+---------------+------------+----------+
|1     |PHT            |           1|     31636|
|2     |predictor__GB1 |           1|     30435|
|3     |seg_ex         |           1|     25938|
|4     |cpu_core__GCB1 |           1|      3317|
|5     |cpu_core__GCB2 |           1|     18708|
|6     |cpu_core__GCB3 |           1|     20973|
|7     |cpu_core__GCB4 |           1|     19492|
|8     |mycpu__GC0     |           1|     26844|
+------+---------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/u_dual_issue_corei_2/\U_if/preif_valid_reg )
INFO: [Synth 8-3886] merging instance 'inst/u_dual_issue_corei_2/U_if/if_exception_vector_reg[0]' (FDRE) to 'inst/u_dual_issue_corei_2/U_if/if_exception_vector_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/u_dual_issue_corei_2/U_if/if_exception_vector_reg[2]' (FDRE) to 'inst/u_dual_issue_corei_2/U_if/if_exception_vector_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/u_dual_issue_corei_2/U_if/if_exception_vector_reg[3]' (FDRE) to 'inst/u_dual_issue_corei_2/U_if/if_exception_vector_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/u_dual_issue_corei_2/U_if/if_exception_vector_reg[4]' (FDRE) to 'inst/u_dual_issue_corei_2/U_if/if_exception_vector_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/u_dual_issue_corei_2/U_if/if_exception_vector_reg[5]' (FDRE) to 'inst/u_dual_issue_corei_2/U_if/if_exception_vector_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/u_dual_issue_corei_2/U_if/if_exception_vector_reg[6]' (FDRE) to 'inst/u_dual_issue_corei_2/U_if/if_exception_vector_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/u_dual_issue_corei_2/U_if/if_exception_vector_reg[7]' (FDRE) to 'inst/u_dual_issue_corei_2/U_if/if_exception_vector_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/u_dual_issue_corei_2/U_if/if_exception_vector_reg[8]' (FDRE) to 'inst/u_dual_issue_corei_2/U_if/if_exception_vector_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/u_dual_issue_corei_2/U_if/if_exception_vector_reg[9]' (FDRE) to 'inst/u_dual_issue_corei_2/U_if/if_exception_vector_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/u_dual_issue_corei_2/U_if/if_exception_vector_reg[12]' (FDRE) to 'inst/u_dual_issue_corei_2/U_if/if_exception_vector_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/u_dual_issue_corei_2/U_if/if_exception_vector_reg[13]' (FDRE) to 'inst/u_dual_issue_corei_2/U_if/if_exception_vector_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/u_dual_issue_corei_2/U_if/if_exception_vector_reg[14]' (FDRE) to 'inst/u_dual_issue_corei_2/U_if/if_exception_vector_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/u_dual_issue_corei_2/U_if/if_exception_vector_reg[15]' (FDRE) to 'inst/u_dual_issue_corei_2/U_if/if_exception_vector_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/u_dual_issue_corei_2/U_if/if_exception_vector_reg[16]' (FDRE) to 'inst/u_dual_issue_corei_2/U_if/if_exception_vector_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/u_dual_issue_corei_2/U_if/if_exception_vector_reg[17]' (FDRE) to 'inst/u_dual_issue_corei_2/U_if/if_exception_vector_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/u_dual_issue_corei_2/U_if/if_exception_vector_reg[18]' (FDRE) to 'inst/u_dual_issue_corei_2/U_if/if_exception_vector_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/u_dual_issue_corei_2/U_if/if_exception_vector_reg[19]' (FDRE) to 'inst/u_dual_issue_corei_2/U_if/if_exception_vector_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/u_dual_issue_corei_2/U_if/if_exception_vector_reg[20]' (FDRE) to 'inst/u_dual_issue_corei_2/U_if/if_exception_vector_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/u_dual_issue_corei_2/U_if/if_exception_vector_reg[21]' (FDRE) to 'inst/u_dual_issue_corei_2/U_if/if_exception_vector_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/u_dual_issue_corei_2/U_if/if_exception_vector_reg[22]' (FDRE) to 'inst/u_dual_issue_corei_2/U_if/if_exception_vector_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/u_dual_issue_corei_2/U_if/if_exception_vector_reg[23]' (FDRE) to 'inst/u_dual_issue_corei_2/U_if/if_exception_vector_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/u_dual_issue_corei_2/U_if/if_exception_vector_reg[24]' (FDRE) to 'inst/u_dual_issue_corei_2/U_if/if_exception_vector_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/u_dual_issue_corei_2/U_if/if_exception_vector_reg[25]' (FDRE) to 'inst/u_dual_issue_corei_2/U_if/if_exception_vector_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/u_dual_issue_corei_2/U_if/if_exception_vector_reg[26]' (FDRE) to 'inst/u_dual_issue_corei_2/U_if/if_exception_vector_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/u_dual_issue_corei_2/U_if/if_exception_vector_reg[27]' (FDRE) to 'inst/u_dual_issue_corei_2/U_if/if_exception_vector_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/u_dual_issue_corei_2/U_if/if_exception_vector_reg[28]' (FDRE) to 'inst/u_dual_issue_corei_2/U_if/if_exception_vector_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/u_dual_issue_corei_2/U_if/if_exception_vector_reg[29]' (FDRE) to 'inst/u_dual_issue_corei_2/U_if/if_exception_vector_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/u_dual_issue_corei_2/U_if/if_exception_vector_reg[30]' (FDRE) to 'inst/u_dual_issue_corei_2/U_if/if_exception_vector_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/u_dual_issue_corei_2/\U_if/if_exception_vector_reg[31] )
INFO: [Synth 8-3886] merging instance 'inst/u_dual_issue_corei_2/U_if/if_predictor_bus2_reg[34]' (FDRE) to 'inst/u_dual_issue_corei_2/U_if/if_predictor_bus1_reg[34]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/u_dual_issue_corei_2/\U_if/if_predictor_bus1_reg[34] )
INFO: [Synth 8-4471] merging register 'U_RAS/stack_decoder_reg[6][31:0]' into 'U_RAS/stack_decoder_reg[7][31:0]' [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/core/IF/branch/RAS.v:96]
INFO: [Synth 8-4471] merging register 'U_RAS/stack_decoder_reg[5][31:0]' into 'U_RAS/stack_decoder_reg[7][31:0]' [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/core/IF/branch/RAS.v:96]
INFO: [Synth 8-4471] merging register 'U_RAS/stack_decoder_reg[4][31:0]' into 'U_RAS/stack_decoder_reg[7][31:0]' [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/core/IF/branch/RAS.v:96]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_RAS/stack_decoder_reg[7][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_RAS/stack_decoder_reg[7][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_RAS/stack_decoder_reg[7][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_RAS/stack_decoder_reg[7][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_RAS/stack_decoder_reg[7][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_RAS/stack_decoder_reg[7][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_RAS/stack_decoder_reg[7][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_RAS/stack_decoder_reg[7][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_RAS/stack_decoder_reg[7][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_RAS/stack_decoder_reg[7][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_RAS/stack_decoder_reg[7][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_RAS/stack_decoder_reg[7][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_RAS/stack_decoder_reg[7][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_RAS/stack_decoder_reg[7][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_RAS/stack_decoder_reg[7][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_RAS/stack_decoder_reg[7][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_RAS/stack_decoder_reg[7][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_RAS/stack_decoder_reg[7][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_RAS/stack_decoder_reg[7][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_RAS/stack_decoder_reg[7][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_RAS/stack_decoder_reg[7][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_RAS/stack_decoder_reg[7][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_RAS/stack_decoder_reg[7][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_RAS/stack_decoder_reg[7][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_RAS/stack_decoder_reg[7][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_RAS/stack_decoder_reg[7][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_RAS/stack_decoder_reg[7][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_RAS/stack_decoder_reg[7][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_RAS/stack_decoder_reg[7][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_RAS/stack_decoder_reg[7][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_RAS/stack_decoder_reg[7][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_RAS/stack_decoder_reg[7][31] )
WARNING: [Synth 8-3917] design seg_ex has port ex_mem1_bus_primary_o[212] driven by constant 0
WARNING: [Synth 8-3917] design seg_ex has port ex_mem1_bus_primary_o[211] driven by constant 0
WARNING: [Synth 8-3917] design seg_ex has port ex_mem1_bus_primary_o[210] driven by constant 0
WARNING: [Synth 8-3917] design seg_ex has port ex_mem1_bus_primary_o[209] driven by constant 0
WARNING: [Synth 8-3917] design seg_ex has port ex_mem1_bus_primary_o[208] driven by constant 0
WARNING: [Synth 8-3917] design seg_ex has port ex_mem1_bus_primary_o[207] driven by constant 0
WARNING: [Synth 8-3917] design seg_ex has port ex_mem1_bus_primary_o[206] driven by constant 0
WARNING: [Synth 8-3917] design seg_ex has port ex_mem1_bus_primary_o[205] driven by constant 0
WARNING: [Synth 8-3917] design seg_ex has port ex_mem1_bus_primary_o[204] driven by constant 0
WARNING: [Synth 8-3917] design seg_ex has port ex_mem1_bus_primary_o[203] driven by constant 0
WARNING: [Synth 8-3917] design seg_ex has port ex_mem1_bus_primary_o[202] driven by constant 0
WARNING: [Synth 8-3917] design seg_ex has port ex_mem1_bus_primary_o[201] driven by constant 0
WARNING: [Synth 8-3917] design seg_ex has port ex_mem1_bus_primary_o[200] driven by constant 0
WARNING: [Synth 8-3917] design seg_ex has port ex_mem1_bus_primary_o[199] driven by constant 0
WARNING: [Synth 8-3917] design seg_ex has port ex_mem1_bus_primary_o[198] driven by constant 0
WARNING: [Synth 8-3917] design seg_ex has port ex_mem1_bus_primary_o[197] driven by constant 0
WARNING: [Synth 8-3917] design seg_ex has port ex_mem1_bus_primary_o[196] driven by constant 0
WARNING: [Synth 8-3917] design seg_ex has port ex_mem1_bus_primary_o[195] driven by constant 0
WARNING: [Synth 8-3917] design seg_ex has port ex_mem1_bus_primary_o[194] driven by constant 0
WARNING: [Synth 8-3917] design seg_ex has port ex_mem1_bus_primary_o[193] driven by constant 0
WARNING: [Synth 8-3917] design seg_ex has port ex_mem1_bus_primary_o[192] driven by constant 0
WARNING: [Synth 8-3917] design seg_ex has port ex_mem1_bus_primary_o[191] driven by constant 0
WARNING: [Synth 8-3917] design seg_ex has port ex_mem1_bus_primary_o[190] driven by constant 0
WARNING: [Synth 8-3917] design seg_ex has port ex_mem1_bus_primary_o[189] driven by constant 0
WARNING: [Synth 8-3917] design seg_ex has port ex_mem1_bus_primary_o[188] driven by constant 0
WARNING: [Synth 8-3917] design seg_ex has port ex_mem1_bus_primary_o[187] driven by constant 0
WARNING: [Synth 8-3917] design seg_ex has port ex_mem1_bus_primary_o[186] driven by constant 0
WARNING: [Synth 8-3917] design seg_ex has port ex_mem1_bus_primary_o[185] driven by constant 0
WARNING: [Synth 8-3917] design seg_ex has port ex_mem1_bus_primary_o[184] driven by constant 0
WARNING: [Synth 8-3917] design seg_ex has port ex_mem1_bus_primary_o[183] driven by constant 0
WARNING: [Synth 8-3917] design seg_ex has port ex_mem1_bus_primary_o[182] driven by constant 0
WARNING: [Synth 8-3917] design seg_ex has port ex_mem1_bus_primary_o[181] driven by constant 0
WARNING: [Synth 8-3917] design seg_ex has port ex_mem1_bus_primary_o[180] driven by constant 0
WARNING: [Synth 8-3917] design seg_ex has port ex_mem1_bus_primary_o[179] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'U_mult/U_mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[7][36]' (FDRE) to 'U_mult/U_mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][36]'
INFO: [Synth 8-3886] merging instance 'U_mult/U_mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][36]' (FDRE) to 'U_mult/U_mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[6][36]'
INFO: [Synth 8-3886] merging instance 'U_mult/U_mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[1][36]' (FDRE) to 'U_mult/U_mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[6][36]'
INFO: [Synth 8-3886] merging instance 'U_mult/U_mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[2][36]' (FDRE) to 'U_mult/U_mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[6][36]'
INFO: [Synth 8-3886] merging instance 'U_mult/U_mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[3][36]' (FDRE) to 'U_mult/U_mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[6][36]'
INFO: [Synth 8-3886] merging instance 'U_mult/U_mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[4][36]' (FDRE) to 'U_mult/U_mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[6][36]'
INFO: [Synth 8-3886] merging instance 'U_mult/U_mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[5][36]' (FDRE) to 'U_mult/U_mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[6][36]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_mult/U_mult_gen_0/U0/i_mult/\gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[6][36] )
INFO: [Synth 8-3886] merging instance 'U_mult/U_mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[3][41]' (FDRE) to 'U_mult/U_mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][41]'
INFO: [Synth 8-3886] merging instance 'U_mult/U_mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][41]' (FDRE) to 'U_mult/U_mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[2][41]'
INFO: [Synth 8-3886] merging instance 'U_mult/U_mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[1][41]' (FDRE) to 'U_mult/U_mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[2][41]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_mult/U_mult_gen_0/U0/i_mult/\gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[2][41] )
INFO: [Synth 8-3886] merging instance 'U_mult/U_mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[1][50]' (FDRE) to 'U_mult/U_mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][50]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_mult/U_mult_gen_0/U0/i_mult/\gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U_cp0/cause_ce_reg[1] )
INFO: [Synth 8-4471] merging register 'dcache_ways[1].U_dcache_data/wstrb_reg_reg[31:0]' into 'dcache_ways[0].U_dcache_data/wstrb_reg_reg[31:0]' [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/mem/dcache_data.v:28]
INFO: [Synth 8-4471] merging register 'dcache_ways[2].U_dcache_data/wstrb_reg_reg[31:0]' into 'dcache_ways[0].U_dcache_data/wstrb_reg_reg[31:0]' [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/mem/dcache_data.v:28]
INFO: [Synth 8-4471] merging register 'dcache_ways[3].U_dcache_data/wstrb_reg_reg[31:0]' into 'dcache_ways[0].U_dcache_data/wstrb_reg_reg[31:0]' [D:/Xilinx_Project/soc_like_0x7C00/src/cpu_zqy/mem/dcache_data.v:28]
WARNING: [Synth 8-3917] design mycpu__GC0 has port inst_uncache_arid[3] driven by constant 0
WARNING: [Synth 8-3917] design mycpu__GC0 has port inst_uncache_arid[2] driven by constant 0
WARNING: [Synth 8-3917] design mycpu__GC0 has port inst_uncache_arid[1] driven by constant 0
WARNING: [Synth 8-3917] design mycpu__GC0 has port inst_uncache_arid[0] driven by constant 0
WARNING: [Synth 8-3917] design mycpu__GC0 has port inst_uncache_arlen[3] driven by constant 0
WARNING: [Synth 8-3917] design mycpu__GC0 has port inst_uncache_arlen[2] driven by constant 0
WARNING: [Synth 8-3917] design mycpu__GC0 has port inst_uncache_arlen[1] driven by constant 0
WARNING: [Synth 8-3917] design mycpu__GC0 has port inst_uncache_arlen[0] driven by constant 1
WARNING: [Synth 8-3917] design mycpu__GC0 has port inst_uncache_arsize[2] driven by constant 0
WARNING: [Synth 8-3917] design mycpu__GC0 has port inst_uncache_arsize[1] driven by constant 1
WARNING: [Synth 8-3917] design mycpu__GC0 has port inst_uncache_arsize[0] driven by constant 0
WARNING: [Synth 8-3917] design mycpu__GC0 has port inst_uncache_arburst[1] driven by constant 0
WARNING: [Synth 8-3917] design mycpu__GC0 has port inst_uncache_arburst[0] driven by constant 1
WARNING: [Synth 8-3917] design mycpu__GC0 has port inst_uncache_arlock[1] driven by constant 0
WARNING: [Synth 8-3917] design mycpu__GC0 has port inst_uncache_arlock[0] driven by constant 0
WARNING: [Synth 8-3917] design mycpu__GC0 has port inst_uncache_arcache[3] driven by constant 0
WARNING: [Synth 8-3917] design mycpu__GC0 has port inst_uncache_arcache[2] driven by constant 0
WARNING: [Synth 8-3917] design mycpu__GC0 has port inst_uncache_arcache[1] driven by constant 0
WARNING: [Synth 8-3917] design mycpu__GC0 has port inst_uncache_arcache[0] driven by constant 0
WARNING: [Synth 8-3917] design mycpu__GC0 has port inst_uncache_arprot[2] driven by constant 0
WARNING: [Synth 8-3917] design mycpu__GC0 has port inst_uncache_arprot[1] driven by constant 0
WARNING: [Synth 8-3917] design mycpu__GC0 has port inst_uncache_arprot[0] driven by constant 0
WARNING: [Synth 8-3917] design mycpu__GC0 has port inst_uncache_arqos[3] driven by constant 0
WARNING: [Synth 8-3917] design mycpu__GC0 has port inst_uncache_arqos[2] driven by constant 0
WARNING: [Synth 8-3917] design mycpu__GC0 has port inst_uncache_arqos[1] driven by constant 0
WARNING: [Synth 8-3917] design mycpu__GC0 has port inst_uncache_arqos[0] driven by constant 0
WARNING: [Synth 8-3917] design mycpu__GC0 has port inst_uncache_rready driven by constant 1
WARNING: [Synth 8-3917] design mycpu__GC0 has port data_uncache_arid[3] driven by constant 0
WARNING: [Synth 8-3917] design mycpu__GC0 has port data_uncache_arid[2] driven by constant 0
WARNING: [Synth 8-3917] design mycpu__GC0 has port data_uncache_arid[1] driven by constant 0
WARNING: [Synth 8-3917] design mycpu__GC0 has port data_uncache_arid[0] driven by constant 0
WARNING: [Synth 8-3917] design mycpu__GC0 has port data_uncache_arlen[3] driven by constant 0
WARNING: [Synth 8-3917] design mycpu__GC0 has port data_uncache_arlen[2] driven by constant 0
WARNING: [Synth 8-3917] design mycpu__GC0 has port data_uncache_arlen[1] driven by constant 0
WARNING: [Synth 8-3917] design mycpu__GC0 has port data_uncache_arlen[0] driven by constant 0
WARNING: [Synth 8-3917] design mycpu__GC0 has port data_uncache_arburst[1] driven by constant 0
WARNING: [Synth 8-3917] design mycpu__GC0 has port data_uncache_arburst[0] driven by constant 0
WARNING: [Synth 8-3917] design mycpu__GC0 has port data_uncache_arlock[1] driven by constant 0
WARNING: [Synth 8-3917] design mycpu__GC0 has port data_uncache_arlock[0] driven by constant 0
WARNING: [Synth 8-3917] design mycpu__GC0 has port data_uncache_arcache[3] driven by constant 0
WARNING: [Synth 8-3917] design mycpu__GC0 has port data_uncache_arcache[2] driven by constant 0
WARNING: [Synth 8-3917] design mycpu__GC0 has port data_uncache_arcache[1] driven by constant 0
WARNING: [Synth 8-3917] design mycpu__GC0 has port data_uncache_arcache[0] driven by constant 0
WARNING: [Synth 8-3917] design mycpu__GC0 has port data_uncache_arprot[2] driven by constant 0
WARNING: [Synth 8-3917] design mycpu__GC0 has port data_uncache_arprot[1] driven by constant 0
WARNING: [Synth 8-3917] design mycpu__GC0 has port data_uncache_arprot[0] driven by constant 0
WARNING: [Synth 8-3917] design mycpu__GC0 has port data_uncache_arqos[3] driven by constant 0
WARNING: [Synth 8-3917] design mycpu__GC0 has port data_uncache_arqos[2] driven by constant 0
WARNING: [Synth 8-3917] design mycpu__GC0 has port data_uncache_arqos[1] driven by constant 0
WARNING: [Synth 8-3917] design mycpu__GC0 has port data_uncache_arqos[0] driven by constant 0
WARNING: [Synth 8-3917] design mycpu__GC0 has port data_uncache_rready driven by constant 1
WARNING: [Synth 8-3917] design mycpu__GC0 has port data_uncache_awid[3] driven by constant 0
WARNING: [Synth 8-3917] design mycpu__GC0 has port data_uncache_awid[2] driven by constant 0
WARNING: [Synth 8-3917] design mycpu__GC0 has port data_uncache_awid[1] driven by constant 0
WARNING: [Synth 8-3917] design mycpu__GC0 has port data_uncache_awid[0] driven by constant 0
WARNING: [Synth 8-3917] design mycpu__GC0 has port data_uncache_awlen[3] driven by constant 0
WARNING: [Synth 8-3917] design mycpu__GC0 has port data_uncache_awlen[2] driven by constant 0
WARNING: [Synth 8-3917] design mycpu__GC0 has port data_uncache_awlen[1] driven by constant 0
WARNING: [Synth 8-3917] design mycpu__GC0 has port data_uncache_awlen[0] driven by constant 0
WARNING: [Synth 8-3917] design mycpu__GC0 has port data_uncache_awburst[1] driven by constant 0
WARNING: [Synth 8-3917] design mycpu__GC0 has port data_uncache_awburst[0] driven by constant 0
WARNING: [Synth 8-3917] design mycpu__GC0 has port data_uncache_awlock[1] driven by constant 0
WARNING: [Synth 8-3917] design mycpu__GC0 has port data_uncache_awlock[0] driven by constant 0
WARNING: [Synth 8-3917] design mycpu__GC0 has port data_uncache_awcache[3] driven by constant 0
WARNING: [Synth 8-3917] design mycpu__GC0 has port data_uncache_awcache[2] driven by constant 0
WARNING: [Synth 8-3917] design mycpu__GC0 has port data_uncache_awcache[1] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'u_icache/index_reg_reg_rep[0]' (FDE) to 'u_icache/index_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_icache/index_reg_reg_rep[1]' (FDE) to 'u_icache/index_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_icache/index_reg_reg_rep[2]' (FDE) to 'u_icache/index_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_icache/index_reg_reg_rep[3]' (FDE) to 'u_icache/index_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_icache/index_reg_reg_rep[4]' (FDE) to 'u_icache/index_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'u_icache/index_reg_reg_rep[5]' (FDE) to 'u_icache/index_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'u_dcache/index_reg_reg_rep[0]' (FDE) to 'u_dcache/index_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_dcache/index_reg_reg_rep[1]' (FDE) to 'u_dcache/index_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_dcache/index_reg_reg_rep[2]' (FDE) to 'u_dcache/index_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_dcache/index_reg_reg_rep[3]' (FDE) to 'u_dcache/index_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_dcache/index_reg_reg_rep[4]' (FDE) to 'u_dcache/index_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'u_dcache/index_reg_reg_rep[5]' (FDE) to 'u_dcache/index_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'u_dcache/cache_dirty_reg_reg' (FDE) to 'u_dcache/cache_valid_reg_reg'
INFO: [Synth 8-3886] merging instance 'u_icache/index_reg_reg_rep[6]' (FDE) to 'u_icache/index_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'u_dcache/index_reg_reg_rep[6]' (FDE) to 'u_dcache/index_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'u_dcache/cache_tag_reg_reg[2]' (FDE) to 'u_dcache/cache_tag_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_dcache/cache_tag_reg_reg[1]' (FDE) to 'u_dcache/cache_tag_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_dcache/cache_tag_reg_reg[0]' (FDE) to 'u_dcache/cache_tag_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_dcache/cache_tag_reg_reg[3]' (FDE) to 'u_dcache/cache_tag_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'u_dcache/cache_tag_reg_reg[4]' (FDE) to 'u_dcache/cache_tag_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'u_dcache/cache_tag_reg_reg[5]' (FDE) to 'u_dcache/cache_tag_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'u_dcache/cache_tag_reg_reg[6]' (FDE) to 'u_dcache/cache_tag_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_dcache/cache_tag_reg_reg[7]' (FDE) to 'u_dcache/cache_tag_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'u_dcache/cache_tag_reg_reg[8]' (FDE) to 'u_dcache/cache_tag_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'u_dcache/cache_tag_reg_reg[9]' (FDE) to 'u_dcache/cache_tag_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'u_dcache/cache_tag_reg_reg[10]' (FDE) to 'u_dcache/cache_tag_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'u_dcache/cache_tag_reg_reg[11]' (FDE) to 'u_dcache/cache_tag_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'u_dcache/cache_tag_reg_reg[12]' (FDE) to 'u_dcache/cache_tag_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'u_dcache/cache_tag_reg_reg[13]' (FDE) to 'u_dcache/cache_tag_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'u_dcache/cache_tag_reg_reg[14]' (FDE) to 'u_dcache/cache_tag_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_dcache/cache_tag_reg_reg[15]' (FDE) to 'u_dcache/cache_tag_reg_reg[16]'
INFO: [Synth 8-3886] merging instance 'u_dcache/cache_tag_reg_reg[16]' (FDE) to 'u_dcache/cache_tag_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'u_dcache/cache_tag_reg_reg[17]' (FDE) to 'u_dcache/cache_tag_reg_reg[18]'
INFO: [Synth 8-3886] merging instance 'u_dcache/cache_tag_reg_reg[18]' (FDE) to 'u_dcache/cache_tag_reg_reg[19]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_dcache/\cache_tag_reg_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_dcache/cache_valid_reg_reg)
INFO: [Synth 8-3886] merging instance 'u_dcache/dcache_ways[3].U_dcache_data/wline_reg[224]' (FD) to 'u_dcache/dcache_ways[2].U_dcache_data/wline_reg[224]'
INFO: [Synth 8-3886] merging instance 'u_dcache/dcache_ways[2].U_dcache_data/wline_reg[224]' (FD) to 'u_dcache/dcache_ways[1].U_dcache_data/wline_reg[224]'
INFO: [Synth 8-3886] merging instance 'u_dcache/dcache_ways[1].U_dcache_data/wline_reg[224]' (FD) to 'u_dcache/dcache_ways[0].U_dcache_data/wline_reg[224]'
INFO: [Synth 8-3886] merging instance 'u_dcache/dcache_ways[3].U_dcache_data/wline_reg[192]' (FD) to 'u_dcache/dcache_ways[2].U_dcache_data/wline_reg[192]'
INFO: [Synth 8-3886] merging instance 'u_dcache/dcache_ways[2].U_dcache_data/wline_reg[192]' (FD) to 'u_dcache/dcache_ways[1].U_dcache_data/wline_reg[192]'
INFO: [Synth 8-3886] merging instance 'u_dcache/dcache_ways[1].U_dcache_data/wline_reg[192]' (FD) to 'u_dcache/dcache_ways[0].U_dcache_data/wline_reg[192]'
INFO: [Synth 8-3886] merging instance 'u_dcache/dcache_ways[3].U_dcache_data/wline_reg[160]' (FD) to 'u_dcache/dcache_ways[2].U_dcache_data/wline_reg[160]'
INFO: [Synth 8-3886] merging instance 'u_dcache/dcache_ways[2].U_dcache_data/wline_reg[160]' (FD) to 'u_dcache/dcache_ways[1].U_dcache_data/wline_reg[160]'
INFO: [Synth 8-3886] merging instance 'u_dcache/dcache_ways[1].U_dcache_data/wline_reg[160]' (FD) to 'u_dcache/dcache_ways[0].U_dcache_data/wline_reg[160]'
INFO: [Synth 8-3886] merging instance 'u_dcache/dcache_ways[3].U_dcache_data/wline_reg[128]' (FD) to 'u_dcache/dcache_ways[2].U_dcache_data/wline_reg[128]'
INFO: [Synth 8-3886] merging instance 'u_dcache/dcache_ways[2].U_dcache_data/wline_reg[128]' (FD) to 'u_dcache/dcache_ways[1].U_dcache_data/wline_reg[128]'
INFO: [Synth 8-3886] merging instance 'u_dcache/dcache_ways[1].U_dcache_data/wline_reg[128]' (FD) to 'u_dcache/dcache_ways[0].U_dcache_data/wline_reg[128]'
INFO: [Synth 8-3886] merging instance 'u_dcache/dcache_ways[3].U_dcache_data/wline_reg[96]' (FD) to 'u_dcache/dcache_ways[2].U_dcache_data/wline_reg[96]'
INFO: [Synth 8-3886] merging instance 'u_dcache/dcache_ways[2].U_dcache_data/wline_reg[96]' (FD) to 'u_dcache/dcache_ways[1].U_dcache_data/wline_reg[96]'
INFO: [Synth 8-3886] merging instance 'u_dcache/dcache_ways[1].U_dcache_data/wline_reg[96]' (FD) to 'u_dcache/dcache_ways[0].U_dcache_data/wline_reg[96]'
INFO: [Synth 8-3886] merging instance 'u_dcache/dcache_ways[3].U_dcache_data/wline_reg[64]' (FD) to 'u_dcache/dcache_ways[2].U_dcache_data/wline_reg[64]'
INFO: [Synth 8-3886] merging instance 'u_dcache/dcache_ways[2].U_dcache_data/wline_reg[64]' (FD) to 'u_dcache/dcache_ways[1].U_dcache_data/wline_reg[64]'
INFO: [Synth 8-3886] merging instance 'u_dcache/dcache_ways[1].U_dcache_data/wline_reg[64]' (FD) to 'u_dcache/dcache_ways[0].U_dcache_data/wline_reg[64]'
INFO: [Synth 8-3886] merging instance 'u_dcache/dcache_ways[3].U_dcache_data/wline_reg[32]' (FD) to 'u_dcache/dcache_ways[2].U_dcache_data/wline_reg[32]'
INFO: [Synth 8-3886] merging instance 'u_dcache/dcache_ways[2].U_dcache_data/wline_reg[32]' (FD) to 'u_dcache/dcache_ways[1].U_dcache_data/wline_reg[32]'
INFO: [Synth 8-3886] merging instance 'u_dcache/dcache_ways[1].U_dcache_data/wline_reg[32]' (FD) to 'u_dcache/dcache_ways[0].U_dcache_data/wline_reg[32]'
INFO: [Synth 8-3886] merging instance 'u_dcache/dcache_ways[3].U_dcache_data/wline_reg[0]' (FD) to 'u_dcache/dcache_ways[2].U_dcache_data/wline_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_dcache/dcache_ways[2].U_dcache_data/wline_reg[0]' (FD) to 'u_dcache/dcache_ways[1].U_dcache_data/wline_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_dcache/dcache_ways[1].U_dcache_data/wline_reg[0]' (FD) to 'u_dcache/dcache_ways[0].U_dcache_data/wline_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_dcache/dcache_ways[3].U_dcache_data/wline_reg[225]' (FD) to 'u_dcache/dcache_ways[2].U_dcache_data/wline_reg[225]'
INFO: [Synth 8-3886] merging instance 'u_dcache/dcache_ways[2].U_dcache_data/wline_reg[225]' (FD) to 'u_dcache/dcache_ways[1].U_dcache_data/wline_reg[225]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:45 ; elapsed = 00:02:53 . Memory (MB): peak = 1593.027 ; gain = 995.262
---------------------------------------------------------------------------------
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM gen_wr_a.gen_word_narrow.mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM gen_wr_a.gen_word_narrow.mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM gen_wr_a.gen_word_narrow.mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM gen_wr_a.gen_word_narrow.mem_reg to conserve power

Report RTL Partitions: 
+------+---------------+------------+----------+
|      |RTL Partition  |Replication |Instances |
+------+---------------+------------+----------+
|1     |PHT            |           1|      8412|
|2     |predictor__GB1 |           1|     23778|
|3     |seg_ex         |           1|     22019|
|4     |cpu_core__GCB1 |           1|      2312|
|5     |cpu_core__GCB2 |           1|     16323|
|6     |cpu_core__GCB3 |           1|     16699|
|7     |cpu_core__GCB4 |           1|     10820|
|8     |mycpu__GC0     |           1|     27751|
+------+---------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:52 ; elapsed = 00:02:59 . Memory (MB): peak = 1593.027 ; gain = 995.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\u_inst_uncache/addr_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\u_icache/offset_reg_reg[2] )
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:23 ; elapsed = 00:03:31 . Memory (MB): peak = 1593.027 ; gain = 995.262
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------+------------+----------+
|      |RTL Partition  |Replication |Instances |
+------+---------------+------------+----------+
|1     |PHT            |           1|      8412|
|2     |predictor__GB1 |           1|     23776|
|3     |seg_ex         |           1|     21943|
|4     |cpu_core__GCB2 |           1|     15417|
|5     |cpu_core__GCB3 |           1|     16696|
|6     |cpu_core__GCB4 |           1|     10820|
|7     |mycpu_GT0      |           1|     28698|
+------+---------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7053] The timing for the instance inst/i_0/u_icache/icache_ways[0].u_icache_data/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_0/u_icache/icache_ways[0].u_icache_data/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_0/u_icache/icache_ways[0].u_icache_data/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_0/u_icache/icache_ways[0].u_icache_data/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_0/u_icache/icache_ways[0].u_icache_data/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_0/u_icache/icache_ways[0].u_icache_data/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_0/u_icache/icache_ways[0].u_icache_data/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_0/u_icache/icache_ways[0].u_icache_data/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_0/u_icache/icache_ways[0].u_icache_data/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_0/u_icache/icache_ways[0].u_icache_data/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_0/u_icache/icache_ways[0].u_icache_data/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_0/u_icache/icache_ways[0].u_icache_data/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_0/u_icache/icache_ways[0].u_icache_data/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_0/u_icache/icache_ways[0].u_icache_data/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_0/u_icache/icache_ways[0].u_icache_data/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_0/u_icache/icache_ways[1].u_icache_data/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_0/u_icache/icache_ways[1].u_icache_data/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_0/u_icache/icache_ways[1].u_icache_data/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_0/u_icache/icache_ways[1].u_icache_data/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_0/u_icache/icache_ways[1].u_icache_data/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_0/u_icache/icache_ways[1].u_icache_data/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_0/u_icache/icache_ways[1].u_icache_data/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_0/u_icache/icache_ways[1].u_icache_data/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_0/u_icache/icache_ways[1].u_icache_data/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_0/u_icache/icache_ways[1].u_icache_data/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_0/u_icache/icache_ways[1].u_icache_data/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_0/u_icache/icache_ways[1].u_icache_data/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_0/u_icache/icache_ways[1].u_icache_data/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_0/u_icache/icache_ways[1].u_icache_data/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_0/u_icache/icache_ways[1].u_icache_data/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_0/u_icache/icache_ways[2].u_icache_data/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_0/u_icache/icache_ways[2].u_icache_data/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_0/u_icache/icache_ways[2].u_icache_data/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_0/u_icache/icache_ways[2].u_icache_data/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_0/u_icache/icache_ways[2].u_icache_data/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_0/u_icache/icache_ways[2].u_icache_data/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_0/u_icache/icache_ways[2].u_icache_data/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_0/u_icache/icache_ways[2].u_icache_data/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_0/u_icache/icache_ways[2].u_icache_data/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_0/u_icache/icache_ways[2].u_icache_data/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_0/u_icache/icache_ways[2].u_icache_data/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_0/u_icache/icache_ways[2].u_icache_data/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_0/u_icache/icache_ways[2].u_icache_data/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_0/u_icache/icache_ways[2].u_icache_data/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_0/u_icache/icache_ways[2].u_icache_data/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_0/u_icache/icache_ways[3].u_icache_data/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_0/u_icache/icache_ways[3].u_icache_data/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_0/u_icache/icache_ways[3].u_icache_data/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_0/u_icache/icache_ways[3].u_icache_data/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_0/u_icache/icache_ways[3].u_icache_data/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_0/u_icache/icache_ways[3].u_icache_data/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_0/u_icache/icache_ways[3].u_icache_data/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_0/u_icache/icache_ways[3].u_icache_data/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_0/u_icache/icache_ways[3].u_icache_data/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_0/u_icache/icache_ways[3].u_icache_data/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_0/u_icache/icache_ways[3].u_icache_data/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_0/u_icache/icache_ways[3].u_icache_data/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_0/u_icache/icache_ways[3].u_icache_data/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_0/u_icache/icache_ways[3].u_icache_data/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_0/u_icache/icache_ways[3].u_icache_data/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_0/u_dcache/dcache_ways[0].U_dcache_data/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_0/u_dcache/dcache_ways[0].U_dcache_data/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_0/u_dcache/dcache_ways[0].U_dcache_data/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_0/u_dcache/dcache_ways[0].U_dcache_data/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_0/u_dcache/dcache_ways[1].U_dcache_data/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_0/u_dcache/dcache_ways[1].U_dcache_data/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_0/u_dcache/dcache_ways[1].U_dcache_data/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_0/u_dcache/dcache_ways[1].U_dcache_data/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_0/u_dcache/dcache_ways[2].U_dcache_data/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_0/u_dcache/dcache_ways[2].U_dcache_data/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_0/u_dcache/dcache_ways[2].U_dcache_data/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_0/u_dcache/dcache_ways[2].U_dcache_data/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_0/u_dcache/dcache_ways[3].U_dcache_data/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_0/u_dcache/dcache_ways[3].U_dcache_data/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_0/u_dcache/dcache_ways[3].U_dcache_data/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_0/u_dcache/dcache_ways[3].U_dcache_data/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:33 ; elapsed = 00:03:50 . Memory (MB): peak = 1593.027 ; gain = 995.262
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------+------------+----------+
|      |RTL Partition  |Replication |Instances |
+------+---------------+------------+----------+
|1     |PHT            |           1|      5841|
|2     |predictor__GB1 |           1|     14667|
|3     |seg_ex         |           1|     13748|
|4     |cpu_core__GCB2 |           1|      4630|
|5     |cpu_core__GCB3 |           1|      8085|
|6     |cpu_core__GCB4 |           1|      5009|
|7     |mycpu_GT0      |           1|     11776|
+------+---------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\u_dual_issue_core/U_ex/exception_vector_secondary_tmp_reg[0] )
INFO: [Synth 8-7053] The timing for the instance inst/u_icache/icache_ways[0].u_icache_data/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/u_icache/icache_ways[0].u_icache_data/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/u_icache/icache_ways[0].u_icache_data/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/u_icache/icache_ways[0].u_icache_data/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/u_icache/icache_ways[0].u_icache_data/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/u_icache/icache_ways[0].u_icache_data/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/u_icache/icache_ways[0].u_icache_data/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/u_icache/icache_ways[0].u_icache_data/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/u_icache/icache_ways[0].u_icache_data/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/u_icache/icache_ways[0].u_icache_data/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/u_icache/icache_ways[0].u_icache_data/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/u_icache/icache_ways[0].u_icache_data/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/u_icache/icache_ways[0].u_icache_data/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/u_icache/icache_ways[0].u_icache_data/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/u_icache/icache_ways[0].u_icache_data/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/u_icache/icache_ways[1].u_icache_data/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/u_icache/icache_ways[1].u_icache_data/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/u_icache/icache_ways[1].u_icache_data/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/u_icache/icache_ways[1].u_icache_data/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/u_icache/icache_ways[1].u_icache_data/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/u_icache/icache_ways[1].u_icache_data/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/u_icache/icache_ways[1].u_icache_data/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/u_icache/icache_ways[1].u_icache_data/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/u_icache/icache_ways[1].u_icache_data/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-7053' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:39 ; elapsed = 00:03:57 . Memory (MB): peak = 1593.027 ; gain = 995.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:39 ; elapsed = 00:03:57 . Memory (MB): peak = 1593.027 ; gain = 995.262
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:45 ; elapsed = 00:04:03 . Memory (MB): peak = 1593.027 ; gain = 995.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:45 ; elapsed = 00:04:03 . Memory (MB): peak = 1593.027 ; gain = 995.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:49 ; elapsed = 00:04:07 . Memory (MB): peak = 1593.027 ; gain = 995.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:49 ; elapsed = 00:04:07 . Memory (MB): peak = 1593.027 ; gain = 995.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   614|
|2     |LUT1     |   379|
|3     |LUT2     |  2630|
|4     |LUT3     |  3288|
|5     |LUT4     |  8296|
|6     |LUT5     |  3944|
|7     |LUT6     | 16276|
|8     |MULT_AND |   528|
|9     |MUXCY    |  1617|
|10    |MUXF7    |  2791|
|11    |MUXF8    |   839|
|12    |RAM32M   |   186|
|13    |RAM64M   |   624|
|14    |RAM64X1D |   144|
|15    |RAMB18E1 |    32|
|16    |RAMB36E1 |    16|
|17    |SRL16E   |     6|
|18    |XORCY    |  1633|
|19    |FDRE     | 17718|
|20    |FDSE     |  2746|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:49 ; elapsed = 00:04:07 . Memory (MB): peak = 1593.027 ; gain = 995.262
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 334 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:53 ; elapsed = 00:03:50 . Memory (MB): peak = 1593.027 ; gain = 744.570
Synthesis Optimization Complete : Time (s): cpu = 00:03:50 ; elapsed = 00:04:08 . Memory (MB): peak = 1593.027 ; gain = 995.262
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.794 . Memory (MB): peak = 1593.027 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 9024 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1593.027 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1923 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 441 instances
  MULT_AND => LUT2: 528 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 186 instances
  RAM64M => RAM64M (RAMD64E(x4)): 624 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 144 instances

INFO: [Common 17-83] Releasing license: Synthesis
482 Infos, 295 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:05 ; elapsed = 00:04:23 . Memory (MB): peak = 1593.027 ; gain = 1297.352
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1593.027 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Xilinx_Project/soc_like_0x7C00/vivado/soc_like_0x7C00.runs/bd_top_mycpu_0_0_synth_1/bd_top_mycpu_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1593.027 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1593.027 ; gain = 0.000
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1174] Renamed 366 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1593.027 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Xilinx_Project/soc_like_0x7C00/vivado/soc_like_0x7C00.runs/bd_top_mycpu_0_0_synth_1/bd_top_mycpu_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1593.027 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file bd_top_mycpu_0_0_utilization_synth.rpt -pb bd_top_mycpu_0_0_utilization_synth.pb
write_vhdl: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1593.027 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Aug 11 18:17:02 2022...
