{
        "PCIE_tx_p[0]": { "PIO_DIRECTION": "OUTPUT", "PCIE": "PCIE_TX_p[0]" },
        "PCIE_tx_p[1]": { "PIO_DIRECTION": "OUTPUT", "PCIE": "PCIE_TX_p[1]" },
        "PCIE_tx_p[2]": { "PIO_DIRECTION": "OUTPUT", "PCIE": "PCIE_TX_p[2]" },
        "PCIE_tx_p[3]": { "PIO_DIRECTION": "OUTPUT", "PCIE": "PCIE_TX_p[3]" },
        "PCIE_tx_p[4]": { "PIO_DIRECTION": "OUTPUT", "PCIE": "PCIE_TX_p[4]" },
        "PCIE_tx_p[5]": { "PIO_DIRECTION": "OUTPUT", "PCIE": "PCIE_TX_p[5]" },
        "PCIE_tx_p[6]": { "PIO_DIRECTION": "OUTPUT", "PCIE": "PCIE_TX_p[6]" },
        "PCIE_tx_p[7]": { "PIO_DIRECTION": "OUTPUT", "PCIE": "PCIE_TX_p[7]" },
        "PCIE_rx_p[0]": { "PIO_DIRECTION": "INPUT", "PCIE": "PCIE_RX_p[0]" },
        "PCIE_rx_p[1]": { "PIO_DIRECTION": "INPUT", "PCIE": "PCIE_RX_p[1]" },
        "PCIE_rx_p[2]": { "PIO_DIRECTION": "INPUT", "PCIE": "PCIE_RX_p[2]" },
        "PCIE_rx_p[3]": { "PIO_DIRECTION": "INPUT", "PCIE": "PCIE_RX_p[3]" },
        "PCIE_rx_p[4]": { "PIO_DIRECTION": "INPUT", "PCIE": "PCIE_RX_p[4]" },
        "PCIE_rx_p[5]": { "PIO_DIRECTION": "INPUT", "PCIE": "PCIE_RX_p[5]" },
        "PCIE_rx_p[6]": { "PIO_DIRECTION": "INPUT", "PCIE": "PCIE_RX_p[6]" },
        "PCIE_rx_p[7]": { "PIO_DIRECTION": "INPUT", "PCIE": "PCIE_RX_p[7]" },
        "pcie_refclk_p": { "PIO_DIRECTION": "INPUT", "PCIE": "PCIE_REFCLK_p" },
        "pcie_perst_n": { "PIO_DIRECTION": "INPUT", "PCIE": "PCIE_PERST_n" },
        "osc_50_b3b": { "PIO_DIRECTION": "INPUT", "OSC": "OSC_50_B3B" },
        "osc_50_b3d": { "PIO_DIRECTION": "INPUT", "OSC": "OSC_50_B3D" },
        "osc_50_b4a": { "PIO_DIRECTION": "INPUT", "OSC": "OSC_50_B4A" },
        "osc_50_b4d": { "PIO_DIRECTION": "INPUT", "OSC": "OSC_50_B4D" },
        "osc_50_b7a": { "PIO_DIRECTION": "INPUT", "OSC": "OSC_50_B7A" },
        "osc_50_b7d": { "PIO_DIRECTION": "INPUT", "OSC": "OSC_50_B7D" },
        "osc_50_b8a": { "PIO_DIRECTION": "INPUT", "OSC": "OSC_50_B8A" },
        "osc_50_b8d": { "PIO_DIRECTION": "INPUT", "OSC": "OSC_50_B8D" },
        "rzq_4": { "PIO_DIRECTION": "INPUT", "RZQ": "RZQ_4" },
        "ddr3b_a[0]": { "PIO_DIRECTION": "OUTPUT", "DDR3B": "DDR3B_A[0]", "CURRENT_STRENGTH_NEW": "MAXIMUM CURRENT", "PACKAGE_SKEW_COMPENSATION": "ON"   },
        "ddr3b_a[1]": { "PIO_DIRECTION": "OUTPUT", "DDR3B": "DDR3B_A[1]", "CURRENT_STRENGTH_NEW": "MAXIMUM CURRENT", "PACKAGE_SKEW_COMPENSATION": "ON"   },
        "ddr3b_a[2]": { "PIO_DIRECTION": "OUTPUT", "DDR3B": "DDR3B_A[2]", "CURRENT_STRENGTH_NEW": "MAXIMUM CURRENT", "PACKAGE_SKEW_COMPENSATION": "ON"   },
        "ddr3b_a[3]": { "PIO_DIRECTION": "OUTPUT", "DDR3B": "DDR3B_A[3]", "CURRENT_STRENGTH_NEW": "MAXIMUM CURRENT", "PACKAGE_SKEW_COMPENSATION": "ON"   },
        "ddr3b_a[4]": { "PIO_DIRECTION": "OUTPUT", "DDR3B": "DDR3B_A[4]", "CURRENT_STRENGTH_NEW": "MAXIMUM CURRENT", "PACKAGE_SKEW_COMPENSATION": "ON"   },
        "ddr3b_a[5]": { "PIO_DIRECTION": "OUTPUT", "DDR3B": "DDR3B_A[5]", "CURRENT_STRENGTH_NEW": "MAXIMUM CURRENT", "PACKAGE_SKEW_COMPENSATION": "ON"   },
        "ddr3b_a[6]": { "PIO_DIRECTION": "OUTPUT", "DDR3B": "DDR3B_A[6]", "CURRENT_STRENGTH_NEW": "MAXIMUM CURRENT", "PACKAGE_SKEW_COMPENSATION": "ON"   },
        "ddr3b_a[7]": { "PIO_DIRECTION": "OUTPUT", "DDR3B": "DDR3B_A[7]", "CURRENT_STRENGTH_NEW": "MAXIMUM CURRENT", "PACKAGE_SKEW_COMPENSATION": "ON"   },
        "ddr3b_a[8]": { "PIO_DIRECTION": "OUTPUT", "DDR3B": "DDR3B_A[8]", "CURRENT_STRENGTH_NEW": "MAXIMUM CURRENT", "PACKAGE_SKEW_COMPENSATION": "ON"   },
        "ddr3b_a[9]": { "PIO_DIRECTION": "OUTPUT", "DDR3B": "DDR3B_A[9]", "CURRENT_STRENGTH_NEW": "MAXIMUM CURRENT", "PACKAGE_SKEW_COMPENSATION": "ON"   },
        "ddr3b_a[10]": { "PIO_DIRECTION": "OUTPUT", "DDR3B": "DDR3B_A[10]", "CURRENT_STRENGTH_NEW": "MAXIMUM CURRENT", "PACKAGE_SKEW_COMPENSATION": "ON"   },
        "ddr3b_a[11]": { "PIO_DIRECTION": "OUTPUT", "DDR3B": "DDR3B_A[11]", "CURRENT_STRENGTH_NEW": "MAXIMUM CURRENT", "PACKAGE_SKEW_COMPENSATION": "ON"   },
        "ddr3b_a[12]": { "PIO_DIRECTION": "OUTPUT", "DDR3B": "DDR3B_A[12]", "CURRENT_STRENGTH_NEW": "MAXIMUM CURRENT", "PACKAGE_SKEW_COMPENSATION": "ON"   },
        "ddr3b_a[13]": { "PIO_DIRECTION": "OUTPUT", "DDR3B": "DDR3B_A[13]", "CURRENT_STRENGTH_NEW": "MAXIMUM CURRENT", "PACKAGE_SKEW_COMPENSATION": "ON"   },
        "ddr3b_a[14]": { "PIO_DIRECTION": "OUTPUT", "DDR3B": "DDR3B_A[14]", "CURRENT_STRENGTH_NEW": "MAXIMUM CURRENT", "PACKAGE_SKEW_COMPENSATION": "ON"   },
        "ddr3b_a[15]": { "PIO_DIRECTION": "OUTPUT", "DDR3B": "DDR3B_A[15]", "CURRENT_STRENGTH_NEW": "MAXIMUM CURRENT", "PACKAGE_SKEW_COMPENSATION": "ON"   },
        "ddr3b_ba[0]": { "PIO_DIRECTION": "OUTPUT", "DDR3B": "DDR3B_BA[0]", "CURRENT_STRENGTH_NEW": "MAXIMUM CURRENT", "PACKAGE_SKEW_COMPENSATION": "ON"   },
        "ddr3b_ba[1]": { "PIO_DIRECTION": "OUTPUT", "DDR3B": "DDR3B_BA[1]", "CURRENT_STRENGTH_NEW": "MAXIMUM CURRENT", "PACKAGE_SKEW_COMPENSATION": "ON"   },
        "ddr3b_ba[2]": { "PIO_DIRECTION": "OUTPUT", "DDR3B": "DDR3B_BA[2]", "CURRENT_STRENGTH_NEW": "MAXIMUM CURRENT", "PACKAGE_SKEW_COMPENSATION": "ON"   },
        "ddr3b_cas_n": { "PIO_DIRECTION": "OUTPUT", "DDR3B": "DDR3B_CAS_n", "CURRENT_STRENGTH_NEW": "MAXIMUM CURRENT", "PACKAGE_SKEW_COMPENSATION": "ON"   },
        "ddr3b_cke": { "PIO_DIRECTION": "OUTPUT", "DDR3B": "DDR3B_CKE[0]", "CURRENT_STRENGTH_NEW": "MAXIMUM CURRENT", "PACKAGE_SKEW_COMPENSATION": "ON"   },
        "ddr3b_ck": { "PIO_DIRECTION": "OUTPUT", "DDR3B": "DDR3B_CK[0]", "OUTPUT_TERMINATION": "SERIES 50 OHM WITH CALIBRATION", "PACKAGE_SKEW_COMPENSATION": "ON"  },
        "ddr3b_ck_n": { "PIO_DIRECTION": "OUTPUT", "DDR3B": "DDR3B_CK_n[0]", "OUTPUT_TERMINATION": "SERIES 50 OHM WITH CALIBRATION", "PACKAGE_SKEW_COMPENSATION": "ON"   },
        "ddr3b_cs_n": { "PIO_DIRECTION": "OUTPUT", "DDR3B": "DDR3B_CS_n[0]", "CURRENT_STRENGTH_NEW": "MAXIMUM CURRENT", "PACKAGE_SKEW_COMPENSATION": "ON"   },
        "ddr3b_we_n": { "PIO_DIRECTION": "OUTPUT", "DDR3B": "DDR3B_WE_n", "CURRENT_STRENGTH_NEW": "MAXIMUM CURRENT", "PACKAGE_SKEW_COMPENSATION": "ON"   },
        "ddr3b_scl": { "PIO_DIRECTION": "OUTPUT", "DDR3B": "DDR3B_SCL" },
        "ddr3b_sda": { "PIO_DIRECTION": "BIDIR", "DDR3B": "DDR3B_SDA" },
        "ddr3b_ras_n": { "PIO_DIRECTION": "OUTPUT", "DDR3B": "DDR3B_RAS_n", "CURRENT_STRENGTH_NEW": "MAXIMUM CURRENT", "PACKAGE_SKEW_COMPENSATION": "ON"  },
        "ddr3b_reset_n": { "PIO_DIRECTION": "OUTPUT", "DDR3B": "DDR3B_RESET_n", "CURRENT_STRENGTH_NEW": "MAXIMUM CURRENT", "PACKAGE_SKEW_COMPENSATION": "ON"   },
        "ddr3b_odt": { "PIO_DIRECTION": "OUTPUT", "DDR3B": "DDR3B_ODT[0]", "CURRENT_STRENGTH_NEW": "MAXIMUM CURRENT", "PACKAGE_SKEW_COMPENSATION": "ON"   },
        "ddr3b_event_n": { "PIO_DIRECTION": "INPUT", "DDR3B": "DDR3B_EVENT_n" },
        "ddr3b_dm[0]": { "PIO_DIRECTION": "OUTPUT", "DDR3B": "DDR3B_DM[0]", "OUTPUT_TERMINATION": "SERIES 50 OHM WITH CALIBRATION", "PACKAGE_SKEW_COMPENSATION": "ON"   },
        "ddr3b_dm[1]": { "PIO_DIRECTION": "OUTPUT", "DDR3B": "DDR3B_DM[1]", "OUTPUT_TERMINATION": "SERIES 50 OHM WITH CALIBRATION", "PACKAGE_SKEW_COMPENSATION": "ON"   },
        "ddr3b_dm[2]": { "PIO_DIRECTION": "OUTPUT", "DDR3B": "DDR3B_DM[2]", "OUTPUT_TERMINATION": "SERIES 50 OHM WITH CALIBRATION", "PACKAGE_SKEW_COMPENSATION": "ON"   },
        "ddr3b_dm[3]": { "PIO_DIRECTION": "OUTPUT", "DDR3B": "DDR3B_DM[3]", "OUTPUT_TERMINATION": "SERIES 50 OHM WITH CALIBRATION", "PACKAGE_SKEW_COMPENSATION": "ON"   },
        "ddr3b_dm[4]": { "PIO_DIRECTION": "OUTPUT", "DDR3B": "DDR3B_DM[4]", "OUTPUT_TERMINATION": "SERIES 50 OHM WITH CALIBRATION", "PACKAGE_SKEW_COMPENSATION": "ON"   },
        "ddr3b_dm[5]": { "PIO_DIRECTION": "OUTPUT", "DDR3B": "DDR3B_DM[5]", "OUTPUT_TERMINATION": "SERIES 50 OHM WITH CALIBRATION", "PACKAGE_SKEW_COMPENSATION": "ON"   },
        "ddr3b_dm[6]": { "PIO_DIRECTION": "OUTPUT", "DDR3B": "DDR3B_DM[6]", "OUTPUT_TERMINATION": "SERIES 50 OHM WITH CALIBRATION", "PACKAGE_SKEW_COMPENSATION": "ON"   },
        "ddr3b_dm[7]": { "PIO_DIRECTION": "OUTPUT", "DDR3B": "DDR3B_DM[7]", "OUTPUT_TERMINATION": "SERIES 50 OHM WITH CALIBRATION", "PACKAGE_SKEW_COMPENSATION": "ON"   },
        "ddr3b_dqs[0]": { "PIO_DIRECTION": "BIDIR", "DDR3B": "DDR3B_DQS[0]", "INPUT_TERMINATION": "PARALLEL 50 OHM WITH CALIBRATION", "OUTPUT_TERMINATION": "SERIES 50 OHM WITH CALIBRATION", "PACKAGE_SKEW_COMPENSATION": "ON"   },
        "ddr3b_dqs[1]": { "PIO_DIRECTION": "BIDIR", "DDR3B": "DDR3B_DQS[1]", "INPUT_TERMINATION": "PARALLEL 50 OHM WITH CALIBRATION", "OUTPUT_TERMINATION": "SERIES 50 OHM WITH CALIBRATION", "PACKAGE_SKEW_COMPENSATION": "ON"   },
        "ddr3b_dqs[2]": { "PIO_DIRECTION": "BIDIR", "DDR3B": "DDR3B_DQS[2]", "INPUT_TERMINATION": "PARALLEL 50 OHM WITH CALIBRATION", "OUTPUT_TERMINATION": "SERIES 50 OHM WITH CALIBRATION", "PACKAGE_SKEW_COMPENSATION": "ON"   },
        "ddr3b_dqs[3]": { "PIO_DIRECTION": "BIDIR", "DDR3B": "DDR3B_DQS[3]", "INPUT_TERMINATION": "PARALLEL 50 OHM WITH CALIBRATION", "OUTPUT_TERMINATION": "SERIES 50 OHM WITH CALIBRATION", "PACKAGE_SKEW_COMPENSATION": "ON"   },
        "ddr3b_dqs[4]": { "PIO_DIRECTION": "BIDIR", "DDR3B": "DDR3B_DQS[4]", "INPUT_TERMINATION": "PARALLEL 50 OHM WITH CALIBRATION", "OUTPUT_TERMINATION": "SERIES 50 OHM WITH CALIBRATION", "PACKAGE_SKEW_COMPENSATION": "ON"   },
        "ddr3b_dqs[5]": { "PIO_DIRECTION": "BIDIR", "DDR3B": "DDR3B_DQS[5]", "INPUT_TERMINATION": "PARALLEL 50 OHM WITH CALIBRATION", "OUTPUT_TERMINATION": "SERIES 50 OHM WITH CALIBRATION", "PACKAGE_SKEW_COMPENSATION": "ON"   },
        "ddr3b_dqs[6]": { "PIO_DIRECTION": "BIDIR", "DDR3B": "DDR3B_DQS[6]", "INPUT_TERMINATION": "PARALLEL 50 OHM WITH CALIBRATION", "OUTPUT_TERMINATION": "SERIES 50 OHM WITH CALIBRATION", "PACKAGE_SKEW_COMPENSATION": "ON"   },
        "ddr3b_dqs[7]": { "PIO_DIRECTION": "BIDIR", "DDR3B": "DDR3B_DQS[7]", "INPUT_TERMINATION": "PARALLEL 50 OHM WITH CALIBRATION", "OUTPUT_TERMINATION": "SERIES 50 OHM WITH CALIBRATION", "PACKAGE_SKEW_COMPENSATION": "ON"   },
        "ddr3b_dqs_n[0]": { "PIO_DIRECTION": "BIDIR", "DDR3B": "DDR3B_DQS_n[0]", "INPUT_TERMINATION": "PARALLEL 50 OHM WITH CALIBRATION", "OUTPUT_TERMINATION": "SERIES 50 OHM WITH CALIBRATION", "PACKAGE_SKEW_COMPENSATION": "ON"   },
        "ddr3b_dqs_n[1]": { "PIO_DIRECTION": "BIDIR", "DDR3B": "DDR3B_DQS_n[1]", "INPUT_TERMINATION": "PARALLEL 50 OHM WITH CALIBRATION", "OUTPUT_TERMINATION": "SERIES 50 OHM WITH CALIBRATION", "PACKAGE_SKEW_COMPENSATION": "ON"   },
        "ddr3b_dqs_n[2]": { "PIO_DIRECTION": "BIDIR", "DDR3B": "DDR3B_DQS_n[2]", "INPUT_TERMINATION": "PARALLEL 50 OHM WITH CALIBRATION", "OUTPUT_TERMINATION": "SERIES 50 OHM WITH CALIBRATION", "PACKAGE_SKEW_COMPENSATION": "ON"   },
        "ddr3b_dqs_n[3]": { "PIO_DIRECTION": "BIDIR", "DDR3B": "DDR3B_DQS_n[3]", "INPUT_TERMINATION": "PARALLEL 50 OHM WITH CALIBRATION", "OUTPUT_TERMINATION": "SERIES 50 OHM WITH CALIBRATION", "PACKAGE_SKEW_COMPENSATION": "ON"   },
        "ddr3b_dqs_n[4]": { "PIO_DIRECTION": "BIDIR", "DDR3B": "DDR3B_DQS_n[4]", "INPUT_TERMINATION": "PARALLEL 50 OHM WITH CALIBRATION", "OUTPUT_TERMINATION": "SERIES 50 OHM WITH CALIBRATION", "PACKAGE_SKEW_COMPENSATION": "ON"   },
        "ddr3b_dqs_n[5]": { "PIO_DIRECTION": "BIDIR", "DDR3B": "DDR3B_DQS_n[5]", "INPUT_TERMINATION": "PARALLEL 50 OHM WITH CALIBRATION", "OUTPUT_TERMINATION": "SERIES 50 OHM WITH CALIBRATION", "PACKAGE_SKEW_COMPENSATION": "ON"   },
        "ddr3b_dqs_n[6]": { "PIO_DIRECTION": "BIDIR", "DDR3B": "DDR3B_DQS_n[6]", "INPUT_TERMINATION": "PARALLEL 50 OHM WITH CALIBRATION", "OUTPUT_TERMINATION": "SERIES 50 OHM WITH CALIBRATION", "PACKAGE_SKEW_COMPENSATION": "ON"   },
        "ddr3b_dqs_n[7]": { "PIO_DIRECTION": "BIDIR", "DDR3B": "DDR3B_DQS_n[7]", "INPUT_TERMINATION": "PARALLEL 50 OHM WITH CALIBRATION", "OUTPUT_TERMINATION": "SERIES 50 OHM WITH CALIBRATION", "PACKAGE_SKEW_COMPENSATION": "ON"   },
        "ddr3b_dq[0]": { "PIO_DIRECTION": "BIDIR", "DDR3B": "DDR3B_DQ[0]", "INPUT_TERMINATION": "PARALLEL 50 OHM WITH CALIBRATION", "OUTPUT_TERMINATION": "SERIES 50 OHM WITH CALIBRATION", "PACKAGE_SKEW_COMPENSATION": "ON" },
        "ddr3b_dq[1]": { "PIO_DIRECTION": "BIDIR", "DDR3B": "DDR3B_DQ[1]", "INPUT_TERMINATION": "PARALLEL 50 OHM WITH CALIBRATION", "OUTPUT_TERMINATION": "SERIES 50 OHM WITH CALIBRATION", "PACKAGE_SKEW_COMPENSATION": "ON" },
        "ddr3b_dq[2]": { "PIO_DIRECTION": "BIDIR", "DDR3B": "DDR3B_DQ[2]", "INPUT_TERMINATION": "PARALLEL 50 OHM WITH CALIBRATION", "OUTPUT_TERMINATION": "SERIES 50 OHM WITH CALIBRATION", "PACKAGE_SKEW_COMPENSATION": "ON" },
        "ddr3b_dq[3]": { "PIO_DIRECTION": "BIDIR", "DDR3B": "DDR3B_DQ[3]", "INPUT_TERMINATION": "PARALLEL 50 OHM WITH CALIBRATION", "OUTPUT_TERMINATION": "SERIES 50 OHM WITH CALIBRATION", "PACKAGE_SKEW_COMPENSATION": "ON" },
        "ddr3b_dq[4]": { "PIO_DIRECTION": "BIDIR", "DDR3B": "DDR3B_DQ[4]", "INPUT_TERMINATION": "PARALLEL 50 OHM WITH CALIBRATION", "OUTPUT_TERMINATION": "SERIES 50 OHM WITH CALIBRATION", "PACKAGE_SKEW_COMPENSATION": "ON" },
        "ddr3b_dq[5]": { "PIO_DIRECTION": "BIDIR", "DDR3B": "DDR3B_DQ[5]", "INPUT_TERMINATION": "PARALLEL 50 OHM WITH CALIBRATION", "OUTPUT_TERMINATION": "SERIES 50 OHM WITH CALIBRATION", "PACKAGE_SKEW_COMPENSATION": "ON" },
        "ddr3b_dq[6]": { "PIO_DIRECTION": "BIDIR", "DDR3B": "DDR3B_DQ[6]", "INPUT_TERMINATION": "PARALLEL 50 OHM WITH CALIBRATION", "OUTPUT_TERMINATION": "SERIES 50 OHM WITH CALIBRATION", "PACKAGE_SKEW_COMPENSATION": "ON" },
        "ddr3b_dq[7]": { "PIO_DIRECTION": "BIDIR", "DDR3B": "DDR3B_DQ[7]", "INPUT_TERMINATION": "PARALLEL 50 OHM WITH CALIBRATION", "OUTPUT_TERMINATION": "SERIES 50 OHM WITH CALIBRATION", "PACKAGE_SKEW_COMPENSATION": "ON" },
        "ddr3b_dq[8]": { "PIO_DIRECTION": "BIDIR", "DDR3B": "DDR3B_DQ[8]", "INPUT_TERMINATION": "PARALLEL 50 OHM WITH CALIBRATION", "OUTPUT_TERMINATION": "SERIES 50 OHM WITH CALIBRATION", "PACKAGE_SKEW_COMPENSATION": "ON" },
        "ddr3b_dq[9]": { "PIO_DIRECTION": "BIDIR", "DDR3B": "DDR3B_DQ[9]", "INPUT_TERMINATION": "PARALLEL 50 OHM WITH CALIBRATION", "OUTPUT_TERMINATION": "SERIES 50 OHM WITH CALIBRATION", "PACKAGE_SKEW_COMPENSATION": "ON" },
        "ddr3b_dq[10]": { "PIO_DIRECTION": "BIDIR", "DDR3B": "DDR3B_DQ[10]", "INPUT_TERMINATION": "PARALLEL 50 OHM WITH CALIBRATION", "OUTPUT_TERMINATION": "SERIES 50 OHM WITH CALIBRATION", "PACKAGE_SKEW_COMPENSATION": "ON"  },
        "ddr3b_dq[11]": { "PIO_DIRECTION": "BIDIR", "DDR3B": "DDR3B_DQ[11]", "INPUT_TERMINATION": "PARALLEL 50 OHM WITH CALIBRATION", "OUTPUT_TERMINATION": "SERIES 50 OHM WITH CALIBRATION", "PACKAGE_SKEW_COMPENSATION": "ON"  },
        "ddr3b_dq[12]": { "PIO_DIRECTION": "BIDIR", "DDR3B": "DDR3B_DQ[12]", "INPUT_TERMINATION": "PARALLEL 50 OHM WITH CALIBRATION", "OUTPUT_TERMINATION": "SERIES 50 OHM WITH CALIBRATION", "PACKAGE_SKEW_COMPENSATION": "ON"  },
        "ddr3b_dq[13]": { "PIO_DIRECTION": "BIDIR", "DDR3B": "DDR3B_DQ[13]", "INPUT_TERMINATION": "PARALLEL 50 OHM WITH CALIBRATION", "OUTPUT_TERMINATION": "SERIES 50 OHM WITH CALIBRATION", "PACKAGE_SKEW_COMPENSATION": "ON"  },
        "ddr3b_dq[14]": { "PIO_DIRECTION": "BIDIR", "DDR3B": "DDR3B_DQ[14]", "INPUT_TERMINATION": "PARALLEL 50 OHM WITH CALIBRATION", "OUTPUT_TERMINATION": "SERIES 50 OHM WITH CALIBRATION", "PACKAGE_SKEW_COMPENSATION": "ON"  },
        "ddr3b_dq[15]": { "PIO_DIRECTION": "BIDIR", "DDR3B": "DDR3B_DQ[15]", "INPUT_TERMINATION": "PARALLEL 50 OHM WITH CALIBRATION", "OUTPUT_TERMINATION": "SERIES 50 OHM WITH CALIBRATION", "PACKAGE_SKEW_COMPENSATION": "ON"  },
        "ddr3b_dq[16]": { "PIO_DIRECTION": "BIDIR", "DDR3B": "DDR3B_DQ[16]", "INPUT_TERMINATION": "PARALLEL 50 OHM WITH CALIBRATION", "OUTPUT_TERMINATION": "SERIES 50 OHM WITH CALIBRATION", "PACKAGE_SKEW_COMPENSATION": "ON"  },
        "ddr3b_dq[17]": { "PIO_DIRECTION": "BIDIR", "DDR3B": "DDR3B_DQ[17]", "INPUT_TERMINATION": "PARALLEL 50 OHM WITH CALIBRATION", "OUTPUT_TERMINATION": "SERIES 50 OHM WITH CALIBRATION", "PACKAGE_SKEW_COMPENSATION": "ON"  },
        "ddr3b_dq[18]": { "PIO_DIRECTION": "BIDIR", "DDR3B": "DDR3B_DQ[18]", "INPUT_TERMINATION": "PARALLEL 50 OHM WITH CALIBRATION", "OUTPUT_TERMINATION": "SERIES 50 OHM WITH CALIBRATION", "PACKAGE_SKEW_COMPENSATION": "ON"  },
        "ddr3b_dq[19]": { "PIO_DIRECTION": "BIDIR", "DDR3B": "DDR3B_DQ[19]", "INPUT_TERMINATION": "PARALLEL 50 OHM WITH CALIBRATION", "OUTPUT_TERMINATION": "SERIES 50 OHM WITH CALIBRATION", "PACKAGE_SKEW_COMPENSATION": "ON"  },
        "ddr3b_dq[20]": { "PIO_DIRECTION": "BIDIR", "DDR3B": "DDR3B_DQ[20]", "INPUT_TERMINATION": "PARALLEL 50 OHM WITH CALIBRATION", "OUTPUT_TERMINATION": "SERIES 50 OHM WITH CALIBRATION", "PACKAGE_SKEW_COMPENSATION": "ON"  },
        "ddr3b_dq[21]": { "PIO_DIRECTION": "BIDIR", "DDR3B": "DDR3B_DQ[21]", "INPUT_TERMINATION": "PARALLEL 50 OHM WITH CALIBRATION", "OUTPUT_TERMINATION": "SERIES 50 OHM WITH CALIBRATION", "PACKAGE_SKEW_COMPENSATION": "ON"  },
        "ddr3b_dq[22]": { "PIO_DIRECTION": "BIDIR", "DDR3B": "DDR3B_DQ[22]", "INPUT_TERMINATION": "PARALLEL 50 OHM WITH CALIBRATION", "OUTPUT_TERMINATION": "SERIES 50 OHM WITH CALIBRATION", "PACKAGE_SKEW_COMPENSATION": "ON"  },
        "ddr3b_dq[23]": { "PIO_DIRECTION": "BIDIR", "DDR3B": "DDR3B_DQ[23]", "INPUT_TERMINATION": "PARALLEL 50 OHM WITH CALIBRATION", "OUTPUT_TERMINATION": "SERIES 50 OHM WITH CALIBRATION", "PACKAGE_SKEW_COMPENSATION": "ON"  },
        "ddr3b_dq[24]": { "PIO_DIRECTION": "BIDIR", "DDR3B": "DDR3B_DQ[24]", "INPUT_TERMINATION": "PARALLEL 50 OHM WITH CALIBRATION", "OUTPUT_TERMINATION": "SERIES 50 OHM WITH CALIBRATION", "PACKAGE_SKEW_COMPENSATION": "ON"  },
        "ddr3b_dq[25]": { "PIO_DIRECTION": "BIDIR", "DDR3B": "DDR3B_DQ[25]", "INPUT_TERMINATION": "PARALLEL 50 OHM WITH CALIBRATION", "OUTPUT_TERMINATION": "SERIES 50 OHM WITH CALIBRATION", "PACKAGE_SKEW_COMPENSATION": "ON"  },
        "ddr3b_dq[26]": { "PIO_DIRECTION": "BIDIR", "DDR3B": "DDR3B_DQ[26]", "INPUT_TERMINATION": "PARALLEL 50 OHM WITH CALIBRATION", "OUTPUT_TERMINATION": "SERIES 50 OHM WITH CALIBRATION", "PACKAGE_SKEW_COMPENSATION": "ON"  },
        "ddr3b_dq[27]": { "PIO_DIRECTION": "BIDIR", "DDR3B": "DDR3B_DQ[27]", "INPUT_TERMINATION": "PARALLEL 50 OHM WITH CALIBRATION", "OUTPUT_TERMINATION": "SERIES 50 OHM WITH CALIBRATION", "PACKAGE_SKEW_COMPENSATION": "ON"  },
        "ddr3b_dq[28]": { "PIO_DIRECTION": "BIDIR", "DDR3B": "DDR3B_DQ[28]", "INPUT_TERMINATION": "PARALLEL 50 OHM WITH CALIBRATION", "OUTPUT_TERMINATION": "SERIES 50 OHM WITH CALIBRATION", "PACKAGE_SKEW_COMPENSATION": "ON"  },
        "ddr3b_dq[29]": { "PIO_DIRECTION": "BIDIR", "DDR3B": "DDR3B_DQ[29]", "INPUT_TERMINATION": "PARALLEL 50 OHM WITH CALIBRATION", "OUTPUT_TERMINATION": "SERIES 50 OHM WITH CALIBRATION", "PACKAGE_SKEW_COMPENSATION": "ON"  },
        "ddr3b_dq[30]": { "PIO_DIRECTION": "BIDIR", "DDR3B": "DDR3B_DQ[30]", "INPUT_TERMINATION": "PARALLEL 50 OHM WITH CALIBRATION", "OUTPUT_TERMINATION": "SERIES 50 OHM WITH CALIBRATION", "PACKAGE_SKEW_COMPENSATION": "ON"  },
        "ddr3b_dq[31]": { "PIO_DIRECTION": "BIDIR", "DDR3B": "DDR3B_DQ[31]", "INPUT_TERMINATION": "PARALLEL 50 OHM WITH CALIBRATION", "OUTPUT_TERMINATION": "SERIES 50 OHM WITH CALIBRATION", "PACKAGE_SKEW_COMPENSATION": "ON"  },
        "ddr3b_dq[32]": { "PIO_DIRECTION": "BIDIR", "DDR3B": "DDR3B_DQ[32]", "INPUT_TERMINATION": "PARALLEL 50 OHM WITH CALIBRATION", "OUTPUT_TERMINATION": "SERIES 50 OHM WITH CALIBRATION", "PACKAGE_SKEW_COMPENSATION": "ON"  },
        "ddr3b_dq[33]": { "PIO_DIRECTION": "BIDIR", "DDR3B": "DDR3B_DQ[33]", "INPUT_TERMINATION": "PARALLEL 50 OHM WITH CALIBRATION", "OUTPUT_TERMINATION": "SERIES 50 OHM WITH CALIBRATION", "PACKAGE_SKEW_COMPENSATION": "ON"  },
        "ddr3b_dq[34]": { "PIO_DIRECTION": "BIDIR", "DDR3B": "DDR3B_DQ[34]", "INPUT_TERMINATION": "PARALLEL 50 OHM WITH CALIBRATION", "OUTPUT_TERMINATION": "SERIES 50 OHM WITH CALIBRATION", "PACKAGE_SKEW_COMPENSATION": "ON"  },
        "ddr3b_dq[35]": { "PIO_DIRECTION": "BIDIR", "DDR3B": "DDR3B_DQ[35]", "INPUT_TERMINATION": "PARALLEL 50 OHM WITH CALIBRATION", "OUTPUT_TERMINATION": "SERIES 50 OHM WITH CALIBRATION", "PACKAGE_SKEW_COMPENSATION": "ON"  },
        "ddr3b_dq[36]": { "PIO_DIRECTION": "BIDIR", "DDR3B": "DDR3B_DQ[36]", "INPUT_TERMINATION": "PARALLEL 50 OHM WITH CALIBRATION", "OUTPUT_TERMINATION": "SERIES 50 OHM WITH CALIBRATION", "PACKAGE_SKEW_COMPENSATION": "ON"  },
        "ddr3b_dq[37]": { "PIO_DIRECTION": "BIDIR", "DDR3B": "DDR3B_DQ[37]", "INPUT_TERMINATION": "PARALLEL 50 OHM WITH CALIBRATION", "OUTPUT_TERMINATION": "SERIES 50 OHM WITH CALIBRATION", "PACKAGE_SKEW_COMPENSATION": "ON"  },
        "ddr3b_dq[38]": { "PIO_DIRECTION": "BIDIR", "DDR3B": "DDR3B_DQ[38]", "INPUT_TERMINATION": "PARALLEL 50 OHM WITH CALIBRATION", "OUTPUT_TERMINATION": "SERIES 50 OHM WITH CALIBRATION", "PACKAGE_SKEW_COMPENSATION": "ON"  },
        "ddr3b_dq[39]": { "PIO_DIRECTION": "BIDIR", "DDR3B": "DDR3B_DQ[39]", "INPUT_TERMINATION": "PARALLEL 50 OHM WITH CALIBRATION", "OUTPUT_TERMINATION": "SERIES 50 OHM WITH CALIBRATION", "PACKAGE_SKEW_COMPENSATION": "ON"  },
        "ddr3b_dq[40]": { "PIO_DIRECTION": "BIDIR", "DDR3B": "DDR3B_DQ[40]", "INPUT_TERMINATION": "PARALLEL 50 OHM WITH CALIBRATION", "OUTPUT_TERMINATION": "SERIES 50 OHM WITH CALIBRATION", "PACKAGE_SKEW_COMPENSATION": "ON"  },
        "ddr3b_dq[41]": { "PIO_DIRECTION": "BIDIR", "DDR3B": "DDR3B_DQ[41]", "INPUT_TERMINATION": "PARALLEL 50 OHM WITH CALIBRATION", "OUTPUT_TERMINATION": "SERIES 50 OHM WITH CALIBRATION", "PACKAGE_SKEW_COMPENSATION": "ON"  },
        "ddr3b_dq[42]": { "PIO_DIRECTION": "BIDIR", "DDR3B": "DDR3B_DQ[42]", "INPUT_TERMINATION": "PARALLEL 50 OHM WITH CALIBRATION", "OUTPUT_TERMINATION": "SERIES 50 OHM WITH CALIBRATION", "PACKAGE_SKEW_COMPENSATION": "ON"  },
        "ddr3b_dq[43]": { "PIO_DIRECTION": "BIDIR", "DDR3B": "DDR3B_DQ[43]", "INPUT_TERMINATION": "PARALLEL 50 OHM WITH CALIBRATION", "OUTPUT_TERMINATION": "SERIES 50 OHM WITH CALIBRATION", "PACKAGE_SKEW_COMPENSATION": "ON"  },
        "ddr3b_dq[44]": { "PIO_DIRECTION": "BIDIR", "DDR3B": "DDR3B_DQ[44]", "INPUT_TERMINATION": "PARALLEL 50 OHM WITH CALIBRATION", "OUTPUT_TERMINATION": "SERIES 50 OHM WITH CALIBRATION", "PACKAGE_SKEW_COMPENSATION": "ON"  },
        "ddr3b_dq[45]": { "PIO_DIRECTION": "BIDIR", "DDR3B": "DDR3B_DQ[45]", "INPUT_TERMINATION": "PARALLEL 50 OHM WITH CALIBRATION", "OUTPUT_TERMINATION": "SERIES 50 OHM WITH CALIBRATION", "PACKAGE_SKEW_COMPENSATION": "ON"  },
        "ddr3b_dq[46]": { "PIO_DIRECTION": "BIDIR", "DDR3B": "DDR3B_DQ[46]", "INPUT_TERMINATION": "PARALLEL 50 OHM WITH CALIBRATION", "OUTPUT_TERMINATION": "SERIES 50 OHM WITH CALIBRATION", "PACKAGE_SKEW_COMPENSATION": "ON"  },
        "ddr3b_dq[47]": { "PIO_DIRECTION": "BIDIR", "DDR3B": "DDR3B_DQ[47]", "INPUT_TERMINATION": "PARALLEL 50 OHM WITH CALIBRATION", "OUTPUT_TERMINATION": "SERIES 50 OHM WITH CALIBRATION", "PACKAGE_SKEW_COMPENSATION": "ON"  },
        "ddr3b_dq[48]": { "PIO_DIRECTION": "BIDIR", "DDR3B": "DDR3B_DQ[48]", "INPUT_TERMINATION": "PARALLEL 50 OHM WITH CALIBRATION", "OUTPUT_TERMINATION": "SERIES 50 OHM WITH CALIBRATION", "PACKAGE_SKEW_COMPENSATION": "ON"  },
        "ddr3b_dq[49]": { "PIO_DIRECTION": "BIDIR", "DDR3B": "DDR3B_DQ[49]", "INPUT_TERMINATION": "PARALLEL 50 OHM WITH CALIBRATION", "OUTPUT_TERMINATION": "SERIES 50 OHM WITH CALIBRATION", "PACKAGE_SKEW_COMPENSATION": "ON"  },
        "ddr3b_dq[50]": { "PIO_DIRECTION": "BIDIR", "DDR3B": "DDR3B_DQ[50]", "INPUT_TERMINATION": "PARALLEL 50 OHM WITH CALIBRATION", "OUTPUT_TERMINATION": "SERIES 50 OHM WITH CALIBRATION", "PACKAGE_SKEW_COMPENSATION": "ON"  },
        "ddr3b_dq[51]": { "PIO_DIRECTION": "BIDIR", "DDR3B": "DDR3B_DQ[51]", "INPUT_TERMINATION": "PARALLEL 50 OHM WITH CALIBRATION", "OUTPUT_TERMINATION": "SERIES 50 OHM WITH CALIBRATION", "PACKAGE_SKEW_COMPENSATION": "ON"  },
        "ddr3b_dq[52]": { "PIO_DIRECTION": "BIDIR", "DDR3B": "DDR3B_DQ[52]", "INPUT_TERMINATION": "PARALLEL 50 OHM WITH CALIBRATION", "OUTPUT_TERMINATION": "SERIES 50 OHM WITH CALIBRATION", "PACKAGE_SKEW_COMPENSATION": "ON"  },
        "ddr3b_dq[53]": { "PIO_DIRECTION": "BIDIR", "DDR3B": "DDR3B_DQ[53]", "INPUT_TERMINATION": "PARALLEL 50 OHM WITH CALIBRATION", "OUTPUT_TERMINATION": "SERIES 50 OHM WITH CALIBRATION", "PACKAGE_SKEW_COMPENSATION": "ON"  },
        "ddr3b_dq[54]": { "PIO_DIRECTION": "BIDIR", "DDR3B": "DDR3B_DQ[54]", "INPUT_TERMINATION": "PARALLEL 50 OHM WITH CALIBRATION", "OUTPUT_TERMINATION": "SERIES 50 OHM WITH CALIBRATION", "PACKAGE_SKEW_COMPENSATION": "ON"  },
        "ddr3b_dq[55]": { "PIO_DIRECTION": "BIDIR", "DDR3B": "DDR3B_DQ[55]", "INPUT_TERMINATION": "PARALLEL 50 OHM WITH CALIBRATION", "OUTPUT_TERMINATION": "SERIES 50 OHM WITH CALIBRATION", "PACKAGE_SKEW_COMPENSATION": "ON"  },
        "ddr3b_dq[56]": { "PIO_DIRECTION": "BIDIR", "DDR3B": "DDR3B_DQ[56]", "INPUT_TERMINATION": "PARALLEL 50 OHM WITH CALIBRATION", "OUTPUT_TERMINATION": "SERIES 50 OHM WITH CALIBRATION", "PACKAGE_SKEW_COMPENSATION": "ON"  },
        "ddr3b_dq[57]": { "PIO_DIRECTION": "BIDIR", "DDR3B": "DDR3B_DQ[57]", "INPUT_TERMINATION": "PARALLEL 50 OHM WITH CALIBRATION", "OUTPUT_TERMINATION": "SERIES 50 OHM WITH CALIBRATION", "PACKAGE_SKEW_COMPENSATION": "ON"  },
        "ddr3b_dq[58]": { "PIO_DIRECTION": "BIDIR", "DDR3B": "DDR3B_DQ[58]", "INPUT_TERMINATION": "PARALLEL 50 OHM WITH CALIBRATION", "OUTPUT_TERMINATION": "SERIES 50 OHM WITH CALIBRATION", "PACKAGE_SKEW_COMPENSATION": "ON"  },
        "ddr3b_dq[59]": { "PIO_DIRECTION": "BIDIR", "DDR3B": "DDR3B_DQ[59]", "INPUT_TERMINATION": "PARALLEL 50 OHM WITH CALIBRATION", "OUTPUT_TERMINATION": "SERIES 50 OHM WITH CALIBRATION", "PACKAGE_SKEW_COMPENSATION": "ON"  },
        "ddr3b_dq[60]": { "PIO_DIRECTION": "BIDIR", "DDR3B": "DDR3B_DQ[60]", "INPUT_TERMINATION": "PARALLEL 50 OHM WITH CALIBRATION", "OUTPUT_TERMINATION": "SERIES 50 OHM WITH CALIBRATION", "PACKAGE_SKEW_COMPENSATION": "ON"  },
        "ddr3b_dq[61]": { "PIO_DIRECTION": "BIDIR", "DDR3B": "DDR3B_DQ[61]", "INPUT_TERMINATION": "PARALLEL 50 OHM WITH CALIBRATION", "OUTPUT_TERMINATION": "SERIES 50 OHM WITH CALIBRATION", "PACKAGE_SKEW_COMPENSATION": "ON"  },
        "ddr3b_dq[62]": { "PIO_DIRECTION": "BIDIR", "DDR3B": "DDR3B_DQ[62]", "INPUT_TERMINATION": "PARALLEL 50 OHM WITH CALIBRATION", "OUTPUT_TERMINATION": "SERIES 50 OHM WITH CALIBRATION", "PACKAGE_SKEW_COMPENSATION": "ON"  },
        "ddr3b_dq[63]": { "PIO_DIRECTION": "BIDIR", "DDR3B": "DDR3B_DQ[63]", "INPUT_TERMINATION": "PARALLEL 50 OHM WITH CALIBRATION", "OUTPUT_TERMINATION": "SERIES 50 OHM WITH CALIBRATION", "PACKAGE_SKEW_COMPENSATION": "ON"  }
}
