Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
<<<<<<< HEAD
| Date         : Sat Dec  9 23:54:47 2023
| Host         : worker running 64-bit Ubuntu 20.04.6 LTS
=======
| Date         : Sat Dec  9 14:06:17 2023
| Host         : seshanpc running 64-bit Debian GNU/Linux 12 (bookworm)
>>>>>>> 72dab6fe6601fe79836acf26be93ce4699d459f8
| Command      : report_timing_summary -file obj/post_place_timing_summary.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

<<<<<<< HEAD
1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.
=======
1. checking no_clock (2007)
---------------------------
 There are 2007 register/latch pins with no clock driven by root clock pin: new_clk_reg[20]/Q (HIGH)
>>>>>>> 72dab6fe6601fe79836acf26be93ce4699d459f8


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
<<<<<<< HEAD
      1.941        0.000                      0                 3961       -0.060       -1.050                     41                 3961        3.500        0.000                       0                  1994  
=======
      4.710        0.000                      0                  554        0.179        0.000                      0                  554        3.500        0.000                       0                   316  
>>>>>>> 72dab6fe6601fe79836acf26be93ce4699d459f8


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
gclk   {0.000 4.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
<<<<<<< HEAD
gclk                1.941        0.000                      0                 3961       -0.060       -1.050                     41                 3961        3.500        0.000                       0                  1994  
=======
gclk                4.710        0.000                      0                  554        0.179        0.000                      0                  554        3.500        0.000                       0                   316  
>>>>>>> 72dab6fe6601fe79836acf26be93ce4699d459f8


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  gclk
  To Clock:  gclk

<<<<<<< HEAD
Setup :            0  Failing Endpoints,  Worst Slack        1.941ns,  Total Violation        0.000ns
Hold  :           41  Failing Endpoints,  Worst Slack       -0.060ns,  Total Violation       -1.050ns
=======
Setup :            0  Failing Endpoints,  Worst Slack        4.710ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
>>>>>>> 72dab6fe6601fe79836acf26be93ce4699d459f8
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
<<<<<<< HEAD
Slack (MET) :             1.941ns  (required time - arrival time)
  Source:                 main/gmem/data_mem/output_register.doutb_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            main/graph/mem_req_out_reg[4]/D
=======
Slack (MET) :             4.710ns  (required time - arrival time)
  Source:                 man/brx/addr_o_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            man/lab8_io_core_inst/val3_out_buf_reg[10]/CE
>>>>>>> 72dab6fe6601fe79836acf26be93ce4699d459f8
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        7.700ns  (logic 3.584ns (46.545%)  route 4.116ns (53.455%))
  Logic Levels:           10  (CARRY4=6 LUT1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.182ns
=======
  Data Path Delay:        5.008ns  (logic 1.375ns (27.456%)  route 3.633ns (72.544%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.253ns
>>>>>>> 72dab6fe6601fe79836acf26be93ce4699d459f8
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        1.972     3.412    clk_100mhz_IBUF
<<<<<<< HEAD
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1993, estimated)     1.807     5.315    main/gmem/data_mem/clk_100mhz_IBUF_BUFG
    SLICE_X7Y101         FDRE                                         r  main/gmem/data_mem/output_register.doutb_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y101         FDRE (Prop_fdre_C_Q)         0.456     5.771 f  main/gmem/data_mem/output_register.doutb_reg_reg[1]/Q
                         net (fo=11, estimated)       0.743     6.514    main/gmem/data_mem/Q[1]
    SLICE_X4Y98          LUT1 (Prop_lut1_I0_O)        0.124     6.638 r  main/gmem/data_mem/mem_req_out[0]_i_31/O
                         net (fo=1, routed)           0.000     6.638    main/gmem/data_mem/mem_req_out[0]_i_31_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.170 r  main/gmem/data_mem/mem_req_out_reg[0]_i_30/CO[3]
                         net (fo=1, estimated)        0.000     7.170    main/gmem/data_mem/mem_req_out_reg[0]_i_30_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.483 r  main/gmem/data_mem/mem_req_out_reg[0]_i_29/O[3]
                         net (fo=2, estimated)        0.737     8.220    main/graph/mem_valid_out3[7]
    SLICE_X7Y99          LUT4 (Prop_lut4_I3_O)        0.306     8.526 r  main/graph/mem_req_out[0]_i_19/O
                         net (fo=1, routed)           0.000     8.526    main/graph/mem_req_out[0]_i_19_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.058 r  main/graph/mem_req_out_reg[0]_i_8/CO[3]
                         net (fo=1, estimated)        0.000     9.058    main/graph/mem_req_out_reg[0]_i_8_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.172 r  main/graph/mem_req_out_reg[0]_i_3/CO[3]
                         net (fo=1, estimated)        0.000     9.172    main/graph/mem_req_out_reg[0]_i_3_n_0
    SLICE_X7Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.286 r  main/graph/mem_req_out_reg[0]_i_2/CO[3]
                         net (fo=34, estimated)       1.014    10.300    main/graph/mem_valid_out232_in
    SLICE_X7Y97          LUT5 (Prop_lut5_I2_O)        0.124    10.424 r  main/graph/mem_req_out[4]_i_3/O
                         net (fo=1, estimated)        0.473    10.897    main/graph/mem_req_out[4]_i_3_n_0
    SLICE_X6Y96          CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.662    11.559 r  main/graph/mem_req_out_reg[4]_i_2/O[3]
                         net (fo=1, estimated)        0.769    12.328    main/gmem/data_mem/mem_req_out_reg[4][3]
    SLICE_X6Y95          LUT3 (Prop_lut3_I2_O)        0.307    12.635 r  main/gmem/data_mem/mem_req_out[4]_i_1/O
                         net (fo=1, estimated)        0.380    13.015    main/graph/mem_req_out_reg[4]_0
    SLICE_X6Y95          FDRE                                         r  main/graph/mem_req_out_reg[4]/D
=======
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=315, estimated)      1.641     5.149    man/brx/clk_100mhz_IBUF_BUFG
    SLICE_X2Y1           FDRE                                         r  man/brx/addr_o_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDRE (Prop_fdre_C_Q)         0.478     5.627 f  man/brx/addr_o_reg[15]/Q
                         net (fo=1, estimated)        0.760     6.387    man/brx/brx_lab8_io_core_addr[15]
    SLICE_X2Y0           LUT4 (Prop_lut4_I2_O)        0.295     6.682 f  man/brx/val3_out_buf[31]_i_4/O
                         net (fo=1, estimated)        0.450     7.132    man/brx/val3_out_buf[31]_i_4_n_0
    SLICE_X4Y1           LUT5 (Prop_lut5_I4_O)        0.124     7.256 f  man/brx/val3_out_buf[31]_i_3/O
                         net (fo=5, estimated)        1.095     8.351    man/brx/val3_out_buf[31]_i_3_n_0
    SLICE_X11Y2          LUT5 (Prop_lut5_I4_O)        0.152     8.503 f  man/brx/val3_out_buf[15]_i_4/O
                         net (fo=1, estimated)        0.508     9.011    man/brx/val3_out_buf[15]_i_4_n_0
    SLICE_X13Y2          LUT5 (Prop_lut5_I4_O)        0.326     9.337 r  man/brx/val3_out_buf[15]_i_1/O
                         net (fo=16, estimated)       0.820    10.157    man/lab8_io_core_inst/val3_out_buf_reg[16]_0[0]
    SLICE_X4Y3           FDRE                                         r  man/lab8_io_core_inst/val3_out_buf_reg[10]/CE
>>>>>>> 72dab6fe6601fe79836acf26be93ce4699d459f8
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        1.873    13.244    clk_100mhz_IBUF
<<<<<<< HEAD
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.335 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1993, estimated)     1.503    14.838    main/graph/clk_100mhz_IBUF_BUFG
    SLICE_X6Y95          FDRE                                         r  main/graph/mem_req_out_reg[4]/C
                         clock pessimism              0.182    15.019    
                         clock uncertainty           -0.035    14.984    
    SLICE_X6Y95          FDRE (Setup_fdre_C_D)       -0.028    14.956    main/graph/mem_req_out_reg[4]
  -------------------------------------------------------------------
                         required time                         14.956    
                         arrival time                         -13.015    
  -------------------------------------------------------------------
                         slack                                  1.941    
=======
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.335 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=315, estimated)      1.520    14.855    man/lab8_io_core_inst/clk_100mhz_IBUF_BUFG
    SLICE_X4Y3           FDRE                                         r  man/lab8_io_core_inst/val3_out_buf_reg[10]/C
                         clock pessimism              0.253    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X4Y3           FDRE (Setup_fdre_C_CE)      -0.205    14.867    man/lab8_io_core_inst/val3_out_buf_reg[10]
  -------------------------------------------------------------------
                         required time                         14.867    
                         arrival time                         -10.157    
  -------------------------------------------------------------------
                         slack                                  4.710    
>>>>>>> 72dab6fe6601fe79836acf26be93ce4699d459f8





Min Delay Paths
--------------------------------------------------------------------------------------
<<<<<<< HEAD
Slack (VIOLATED) :        -0.060ns  (arrival time - required time)
  Source:                 main/distance_calc/intermediate_mults_out_reg[2][19]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            main/distance_calc/intermediate_mults_out_reg[2][20]/D
=======
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 man/brx/data_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            man/lab8_io_core_inst/val3_out_buf_reg[3]/D
>>>>>>> 72dab6fe6601fe79836acf26be93ce4699d459f8
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gclk rise@0.000ns - gclk rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        0.397ns  (logic 0.308ns (77.676%)  route 0.089ns (22.324%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.216ns
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.239ns
=======
  Data Path Delay:        0.242ns  (logic 0.164ns (67.774%)  route 0.078ns (32.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.138ns
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.488ns
>>>>>>> 72dab6fe6601fe79836acf26be93ce4699d459f8

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        0.831     1.040    clk_100mhz_IBUF
<<<<<<< HEAD
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.066 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1993, estimated)     0.559     1.625    main/distance_calc/clk_100mhz_IBUF_BUFG
    SLICE_X29Y99         FDRE                                         r  main/distance_calc/intermediate_mults_out_reg[2][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y99         FDRE (Prop_fdre_C_Q)         0.141     1.766 r  main/distance_calc/intermediate_mults_out_reg[2][19]/Q
                         net (fo=3, estimated)        0.089     1.854    main/distance_calc/intermediate_mults_out_reg_n_0_[2][19]
    SLICE_X29Y99         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     1.967 r  main/distance_calc/intermediate_mults_out_reg[2][19]_i_1/CO[3]
                         net (fo=1, estimated)        0.000     1.967    main/distance_calc/intermediate_mults_out_reg[2][19]_i_1_n_0
    SLICE_X29Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.021 r  main/distance_calc/intermediate_mults_out_reg[2][23]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.021    main/distance_calc/p_5_out[20]
    SLICE_X29Y100        FDRE                                         r  main/distance_calc/intermediate_mults_out_reg[2][20]/D
=======
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.066 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=315, estimated)      0.568     1.634    man/brx/clk_100mhz_IBUF_BUFG
    SLICE_X12Y0          FDRE                                         r  man/brx/data_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y0          FDRE (Prop_fdre_C_Q)         0.164     1.798 r  man/brx/data_o_reg[3]/Q
                         net (fo=5, estimated)        0.078     1.876    man/lab8_io_core_inst/D[3]
    SLICE_X13Y0          FDRE                                         r  man/lab8_io_core_inst/val3_out_buf_reg[3]/D
>>>>>>> 72dab6fe6601fe79836acf26be93ce4699d459f8
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        0.875     1.271    clk_100mhz_IBUF
<<<<<<< HEAD
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1993, estimated)     0.916     2.216    main/distance_calc/clk_100mhz_IBUF_BUFG
    SLICE_X29Y100        FDRE                                         r  main/distance_calc/intermediate_mults_out_reg[2][20]/C
                         clock pessimism             -0.239     1.977    
    SLICE_X29Y100        FDRE (Hold_fdre_C_D)         0.105     2.082    main/distance_calc/intermediate_mults_out_reg[2][20]
  -------------------------------------------------------------------
                         required time                         -2.082    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                 -0.060    
=======
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=315, estimated)      0.838     2.138    man/lab8_io_core_inst/clk_100mhz_IBUF_BUFG
    SLICE_X13Y0          FDRE                                         r  man/lab8_io_core_inst/val3_out_buf_reg[3]/C
                         clock pessimism             -0.488     1.650    
    SLICE_X13Y0          FDRE (Hold_fdre_C_D)         0.047     1.697    man/lab8_io_core_inst/val3_out_buf_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.179    
>>>>>>> 72dab6fe6601fe79836acf26be93ce4699d459f8





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

<<<<<<< HEAD
Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y20  main/gmem/ptr_mem/BRAM_reg/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.000       5.500      SLICE_X1Y106  count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X1Y106  count_reg[0]/C
=======
Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_100mhz_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X36Y42   new_clk_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y42   new_clk_reg[0]/C
>>>>>>> 72dab6fe6601fe79836acf26be93ce4699d459f8



