#pragma once

#include <dragon/Architecture.hpp>
#include <dragon/disassembler/Function.hpp>
#include <dragon/disassembler/Graph.hpp>
#include <dragon/lifters/ignil/IGNIL.hpp>
#include <llvm/IR/IRBuilder.h>
#include <llvm/IR/LLVMContext.h>
#include <llvm/IR/Module.h>
#include <map>
#include <memory>
#include <string_view>

namespace dragon::llvmlifter {

class LLVMLifter {
  public:
  explicit LLVMLifter(Architecture arch,
                      std::string_view moduleName = "lifted");
  ~LLVMLifter();

  LLVMLifter(const LLVMLifter &) = delete;
  LLVMLifter &operator=(const LLVMLifter &) = delete;
  LLVMLifter(LLVMLifter &&) noexcept;
  LLVMLifter &operator=(LLVMLifter &&) noexcept = default;

  /// Lift one function (all its IGNIL blocks must be in the graph).
  bool lift(const Function &fn, const Graph &graph);

  /// Lifts a single, already-flattened IGNIL block directly to LLVM IR -
  /// no Graph/Function needed. This is the Graph-free counterpart to
  /// Disassembler::liftTrace(): a linear, already-resolved execution trace
  /// has no unresolved branch left to encode (the block's op order *is*
  /// the path that was actually taken), so JMP/CJMP ops - which liftTrace
  /// still emits per-instruction, same as normal lifting - are dropped
  /// rather than translated, instead of producing `unreachable` (their
  /// fate under the Graph-based `lift()` when a target isn't in the
  /// function). CALL is preserved as a real LLVM call. RET, if present,
  /// must be the block's true terminator - anything after it is ignored,
  /// matching how a real `ret` would end execution. If the block has no
  /// RET, a synthetic `ret void` (with the usual register write-back) is
  /// appended so the function is always well-formed.
  ///
  /// Returns false for an empty block.
  bool liftBlock(const ignil::Block &block, std::string_view name = "trace");

  // Run optimization passes in the recommended order.
  void runMem2Reg(); // promotes allocas → SSA, inserts PHIs
  void runInstCombine(); // folds sub-register mask/OR patterns
  void runGVN(); // eliminates redundant loads
  void runDCE(); // removes dead flag computations

  [[nodiscard]] std::string ir() const; // dump textual LLVM IR
  [[nodiscard]] llvm::Module &module();

  /// Recover `fn`'s prototype (arguments + return) for this lifter's
  /// architecture and render it as a C-like string, e.g.
  /// `i32 sub_1000(i32 RDI, i32 RSI)`. This is the same recovery lift()
  /// records on each lifted function as a "dragon.signature" attribute;
  /// exposed here so a caller can get the prototype without parsing the IR.
  /// See dragon::analysis::recoverSignature for the method and its limits.
  [[nodiscard]] std::string recoveredSignatureString(const Function &fn,
                                                     const Graph &graph) const;

  private:
  // All allocas for a lifted function.
  // In this way we keep the registers that have been
  // used, and we only generate those that are used by
  // the function.
  // map<register offset, map<bit width, AllocaInst>>
  using RegFile =
          std::map<std::uint32_t, std::map<ignil::Width, llvm::AllocaInst *>>;

  // SSA values produced by Temp operands within the current block.
  using TempMap = std::map<std::uint32_t, llvm::Value *>;

  // First pass: scan every IGNIL op in every block of the function,
  // collect all (offset, width) pairs, emit one alloca per pair
  // in the entry block.
  RegFile buildRegFile(llvm::Function *llfn, const Function *fn,
                       const Graph &graph) const;

  // Shared by buildRegFile() and liftBlock(): scan `ops`, recording every
  // (offset, width) Reg pair referenced (as dst or src) into `regFile`
  // (value left null - allocateRegFile fills it in) and any name seen.
  // Not static: on x86-64 a 32-bit destination also needs its 64-bit parent
  // slot, which depends on the architecture being lifted.
  void collectRegsFromOps(
          const std::vector<ignil::Op> &ops, RegFile &regFile,
          std::map<std::pair<std::uint32_t, ignil::Width>, std::string_view>
                  &regNames) const;

  // Shared by buildRegFile() and liftBlock(): given a regFile whose
  // (offset, width) keys are already collected, create one alloca per pair
  // at the entry block's insertion point, named from `regNames` where
  // known.
  void allocateRegFile(
          llvm::Function *llfn, RegFile &regFile,
          const std::map<std::pair<std::uint32_t, ignil::Width>,
                         std::string_view> &regNames) const;

  // Shared by liftOp()'s RET case and liftBlock()'s synthetic-return
  // fallback: write the widest register at each offset back to `regsPtr`
  // and terminate the current block with `ret void`.
  void emitReturn(RegFile &regs, llvm::Value *regsPtr,
                  llvm::IRBuilder<> &builder);

  // Map each IGNIL block address to a llvm::BasicBlock.
  // Returns nullopt if any block in fn is missing an IGNIL translation,
  // since the function cannot be correctly lifted with a gap.
  std::optional<std::map<std::uint64_t, llvm::BasicBlock *>>
  buildBlockMap(llvm::Function *llfn, const Function *fn,
                const Graph &graph) const;

  // Translate one IGNIL block into its llvm::BasicBlock.
  void liftBlock(const ignil::Block *ib, llvm::Function *llfn, RegFile *regs,
                 TempMap *temps, llvm::Value *memPtr, llvm::Value *regsPtr,
                 const std::map<std::uint64_t, llvm::BasicBlock *> &bbMap);

  // Translate one IGNIL Op; records the result in temps if the op has a
  // Temp destination
  void liftOp(const ignil::Op &op, RegFile &regs, TempMap &temps,
              llvm::Value *memPtr, llvm::Value *regsPtr,
              llvm::IRBuilder<> &builder,
              const std::map<std::uint64_t, llvm::BasicBlock *> &bbMap);

  // Resolve an ignil::Value to a llvm::Value (load from alloca or
  // look up the temp SSA value).
  llvm::Value *resolve(const ignil::Value &v, RegFile &regs,
                       const TempMap &temps, llvm::IRBuilder<> &builder) const;

  // After writing `value` (of `width` bits) to `offset`, propagate
  // into every wider alloca that exists at the same offset.
  void mergeIntoParent(std::uint32_t offset, ignil::Width width,
                       llvm::Value *value, RegFile &regs,
                       llvm::IRBuilder<> &builder);

  // Prologue: load each register's initial value from %regs and store into
  // its alloca. Sub-register allocas are initialized by truncating the widest
  // value at the same offset.
  void initializeRegistersFromParam(llvm::Function *llfn, RegFile &regFile,
                                    llvm::Value *regsPtr);

  Architecture arch_;
  std::unique_ptr<llvm::LLVMContext> ctx_;
  std::unique_ptr<llvm::Module> module_;
};

} // namespace dragon::llvmlifter
