[1] C. Isci, A. Buyuktosunoglu, C.-Y. Cher, P. Bose, and M. Martonosi,
"An Analysis of Efficient Multi-Core Global Power Management
Policies: Maximizing Performance for a Given Power Budget," in
Proceedings of the 39th Annual IEEE/ACM International Symposium
on Microarchitecture, 2006, pp. 347-358.

[2] S. Borkar, "Thousand core chips: a technology perspective," in
Proceedings of the 44th annual Design Automation Conference,
2007, pp. 746-749.

[3] R. G. Kim et al, "Wireless NoC for VFI-Enabled Multicore Chip
Design: Performance Evaluation and Design Trade-Offs," [EEE
Transactions on Computers, vol. 65, no. 4, pp. 1323-1336, 2016.

[4] K. Duraisamy et al., "Energy efficient MapReduce with VFI-enabled
multicore platforms," in Proceedings of the 52nd Annual Design
Automation Conference, 2015, pp. 1-6.

[5] R. G. Kim, W. Choi, Z. Chen, P. P. Pande, D. Marculescu, and R.
Marculescu, "Wireless NoC and Dynamic VFI Codesign: Energy
Efficiency Without Performance Penalty," Transactions on Very
Large Scale Integration (VLSI) Systems, vol. 24, no. 7, pp. 24882501, 2016.

[6] S. Jin, S. Pei, Y. Han, and H. Li, "A Cost-Effective Energy
Optimization Framework of Multicore SoCs Based on Dynamically
Reconfigurable Voltage-Frequency Islands," ACM Trans. Des.
Autom. Electron. Syst. vol. 21, no. 2, pp. 1-14, 2016.

[7] A. K. Singh, A. M. Shafique, A. A. Kumar, and A. J. Henkel,
"Mapping on multi/many-core systems: survey of current and
emerging trends," in Proceedings of the 50th Annual Design
Automation Conference, 2013, no. ACM, pp. 1-10.

[8] M. Bambagini, M. Marinoni, H. Aydin, and G. Buttazzo, "Energy
Aware Scheduling for Real-Time Systems: A Survey," ACM Trans.
Embed. Comput. Syst., vol. 15, no. 1, pp. 1-34, 2016.

[9] U. Y. Ogras, R. Marculescu, D. Marculescu, and E. G. Jung, "Design
and management of voltage-frequency island partitioned networkson-chip," IEEE Trans. Very Large Scale Integr. Syst. vol. 17, no. 3,
pp. 330-341, 2009.

[10] M. Ozen and S. Tosun, "Genetic algorithm based NoC design with
voltage/frequency islands," in 5th International Conference on
Application of Information and Communication Technologies (AICT),
2011, pp. 1-5.

[11] S. Ninomiya, K. Sakanushi, Y. Takeuchi, and M. Imai, "Task
Allocation and Scheduling for Voltage-Frequency Islands Applied
NoC-based MPSoC Considering Network Congestion," presented at
the IEEE 6th International Symposium on Embedded Multicore
SoCs, pp. 107-112, 2012.

[12] P. Ghosh, A. Sen, and A. Hall, "Energy efficient application mapping
to NoC processing elements operating at multiple voltage levels,"
presented at the 3rd ACM/IEEE International Symposium on
Networks-on-Chip, pp. 80-85, 2009.

[13] F. Kong, W. Yi, and Q. Deng, "Energy-efficient scheduling of realtime tasks on cluster-based multicores," in Design, Automation &
Test in Europe, 2011, pp. 1-6.

[14] A. Demiriz, N. Bagherzadeh, and O. Ozturk, "Voltage island based
heterogeneous NoC design through constraint programming"
Computers & Electrical Engineering, vol. 40, no. 8, pp. 307-316,
2014.

[15] T. Lei and S. Kumar, "A two-step genetic algorithm for mapping task
graphs to a network on chip architecture," in Euromicro Symposium
on Digital System Design, 2003, pp. 180-187.

[16] A. Mahabadi, S. M. Zahedi, and A. Khonsari, "Reliable energy-aware
application mapping and voltage-frequency island partitioning for
GALS-based NoC," J. Comput. Syst. Sci., vol. 79, pp. 457-474, 2013.

[17] S. Jin and Y. Wang, "On optimizing system energy of GALS-based
multi-core SoC in the presence of process variations," presented at the
2nd International Symposium on Instrumentation and Measurement,
Sensor Network and Automation (MSNA, pp. 357-360, 2013.

[18] S. Pagani and J. J. Chen, "Energy Efficient Task Partitioning Based
on the Single Frequency Approximation Scheme," presented at the
TEEE 34th Real-Time Systems Symposium, pp. 308-318, 2013.

[19] X. Wu, Y. Zeng, and J. Han, “Energy-Efficient Task Allocation for
VFI-Based Real-Time Multi-core Systems," presented at the
International Conference on Information Science and Cloud
Computing Companion, pp. 123-128, 2013.

[20] P. Ghosh and A. Sen, "Efficient mapping and voltage islanding
technique for energy minimization in NoC under design constraints,"
in Proceedings of the ACM Symposium on Applied Computing, 2010,
pp. 535-541.

[21] S. Jin, Y. Han, and S. Pei, "Statistical energy optimization on
voltage—frequency island based MPSoCs in the presence of process
variations," Microelectronics Journal, vol. 54, pp. 23-31, 2016.

[22] C. Bienia, S. Kumar, J. P. Singh, and K. Li, "The PARSEC
benchmark suite: characterization and architectural implications,"
Proceedings of the 17th international conference on Parallel
architectures and compilation techniques, pp. 72-81, 2008.

[23] S. Hajiamini, B. Shirazi, A. Crandall, H. Ghasemzadeh, and C. Cain,
"Impact of Cache Voltage Scaling on Energy-Time Pareto Frontier in
Multicore Systems," in "unpublished," 2017, Available:
https://sites.google.com/view/shervinamini/home.

[24] J. Howard et al., "A 48-Core IA-32 Processor in 45 nm CMOS Using
On-Die Message-Passing and DVFS for Performance and Power
Scaling," IEEE Journal of Solid-State Circuits, vol. 46, no. 1, pp.
173-183, 2011.

[25] R. David, P. Bogdan, R. Marculescu, and U. Ogras, "Dynamic Power
Management of Voltage-Frequency Island Partitioned Networks-onChip using Intel Single-Chip Cloud Computer," presented at the
Proceedings of the Fifth ACM/IEEE International Symposium on
Networks-on-Chip, pp. 257-258, 2011.

[26] N. Binkert et al, "The gem5 simulator," SIGARCH Comput. Archit.
News, vol. 39, pp. 1-7, 2011.

[27] S. Li, A. J. H. Ahn, A. R. D. Strong, A. J. B. Brockman, A. D. M.
Tullsen, and A. N. P. Jouppi, "McPAT: an integrated power, area, and
timing modeling framework for multicore and manycore
architectures," presented at the 42nd Annual IEEE/ACM International
Symposium on Microarchitecture, pp. 469-480, 2009.

[28] C. Bienia, "Benchmarking Modern Multiprocessors," PhD
Dissertation, Dept. CS, Princeton Univ., Princeton, NJ, pp. 1-153,
2011.

[29] D. M. Gay, "The AMPL Modeling Language: An Aid to Formulating
and Solving Optimization Problems," in Springer Proceedings in
Mathematics & Statistics, 2015, vol. 134, pp. 1-22.

[30] I. Gurobi Optimization. (2017). Gurobi optimizer reference manual
[online]. Available: http://www.gurobi.com/documentation/
