Classic Timing Analyzer report for USBupload
Mon Nov 11 16:56:21 2019
Quartus II Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                           ;
+------------------------------+-------+---------------+------------------------------------------------+---------------+--------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From          ; To                 ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+---------------+--------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 5.440 ns                                       ; nrxf          ; fstate.set_nRD_low ; --         ; clock    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 13.292 ns                                      ; dout[2]$latch ; dout[2]            ; clock      ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 3.950 ns                                       ; din[6]        ; temp[6]            ; --         ; clock    ; 0            ;
; Clock Setup: 'clock'         ; N/A   ; None          ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; temp[7]       ; dout[7]$latch      ; clock      ; clock    ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;               ;                    ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+---------------+--------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C5T144C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                           ;
+-------+------------------------------------------------+-----------------------------+-----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                        ; To                          ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------------------+-----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; temp[3]                     ; dout[3]$latch               ; clock      ; clock    ; None                        ; None                      ; 0.569 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; temp[7]                     ; dout[7]$latch               ; clock      ; clock    ; None                        ; None                      ; 0.569 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; temp[2]                     ; dout[2]$latch               ; clock      ; clock    ; None                        ; None                      ; 0.570 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; temp[4]                     ; dout[4]$latch               ; clock      ; clock    ; None                        ; None                      ; 0.569 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; temp[5]                     ; dout[5]$latch               ; clock      ; clock    ; None                        ; None                      ; 0.569 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; temp[6]                     ; dout[6]$latch               ; clock      ; clock    ; None                        ; None                      ; 0.569 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; temp[1]                     ; dout[1]$latch               ; clock      ; clock    ; None                        ; None                      ; 0.570 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; temp[0]                     ; dout[0]$latch               ; clock      ; clock    ; None                        ; None                      ; 0.570 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; fstate.latch_data_from_host ; fstate.wait_nTXE_low        ; clock      ; clock    ; None                        ; None                      ; 1.175 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; fstate.set_nRD_low          ; fstate.latch_data_from_host ; clock      ; clock    ; None                        ; None                      ; 0.911 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; fstate.send_data_host       ; fstate.wait_nRXF_low        ; clock      ; clock    ; None                        ; None                      ; 1.102 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; fstate.wait_nRXF_low        ; fstate.set_nRD_low          ; clock      ; clock    ; None                        ; None                      ; 0.915 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; fstate.set_WR_high          ; fstate.send_data_host       ; clock      ; clock    ; None                        ; None                      ; 0.744 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; fstate.wait_nTXE_low        ; fstate.set_WR_high          ; clock      ; clock    ; None                        ; None                      ; 0.746 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; fstate.wait_nRXF_low        ; fstate.wait_nRXF_low        ; clock      ; clock    ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; fstate.wait_nTXE_low        ; fstate.wait_nTXE_low        ; clock      ; clock    ; None                        ; None                      ; 0.501 ns                ;
+-------+------------------------------------------------+-----------------------------+-----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------+
; tsu                                                                          ;
+-------+--------------+------------+--------+----------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From   ; To                   ; To Clock ;
+-------+--------------+------------+--------+----------------------+----------+
; N/A   ; None         ; 5.440 ns   ; nrxf   ; fstate.set_nRD_low   ; clock    ;
; N/A   ; None         ; 5.098 ns   ; ntxe   ; fstate.set_WR_high   ; clock    ;
; N/A   ; None         ; 5.083 ns   ; nrxf   ; fstate.wait_nRXF_low ; clock    ;
; N/A   ; None         ; 4.776 ns   ; ntxe   ; fstate.wait_nTXE_low ; clock    ;
; N/A   ; None         ; 2.675 ns   ; din[1] ; temp[1]              ; clock    ;
; N/A   ; None         ; 2.302 ns   ; din[4] ; temp[4]              ; clock    ;
; N/A   ; None         ; 1.749 ns   ; din[3] ; temp[3]              ; clock    ;
; N/A   ; None         ; 1.357 ns   ; din[0] ; temp[0]              ; clock    ;
; N/A   ; None         ; 1.175 ns   ; din[2] ; temp[2]              ; clock    ;
; N/A   ; None         ; -2.596 ns  ; din[7] ; temp[7]              ; clock    ;
; N/A   ; None         ; -2.712 ns  ; din[5] ; temp[5]              ; clock    ;
; N/A   ; None         ; -2.751 ns  ; din[6] ; temp[6]              ; clock    ;
+-------+--------------+------------+--------+----------------------+----------+


+----------------------------------------------------------------------------------------+
; tco                                                                                    ;
+-------+--------------+------------+-----------------------------+---------+------------+
; Slack ; Required tco ; Actual tco ; From                        ; To      ; From Clock ;
+-------+--------------+------------+-----------------------------+---------+------------+
; N/A   ; None         ; 13.292 ns  ; dout[2]$latch               ; dout[2] ; clock      ;
; N/A   ; None         ; 11.510 ns  ; dout[5]$latch               ; dout[5] ; clock      ;
; N/A   ; None         ; 11.506 ns  ; dout[6]$latch               ; dout[6] ; clock      ;
; N/A   ; None         ; 11.476 ns  ; dout[4]$latch               ; dout[4] ; clock      ;
; N/A   ; None         ; 11.340 ns  ; dout[7]$latch               ; dout[7] ; clock      ;
; N/A   ; None         ; 11.285 ns  ; dout[3]$latch               ; dout[3] ; clock      ;
; N/A   ; None         ; 11.065 ns  ; dout[0]$latch               ; dout[0] ; clock      ;
; N/A   ; None         ; 10.984 ns  ; dout[1]$latch               ; dout[1] ; clock      ;
; N/A   ; None         ; 8.844 ns   ; fstate.set_nRD_low          ; nrd     ; clock      ;
; N/A   ; None         ; 8.070 ns   ; fstate.latch_data_from_host ; nrd     ; clock      ;
; N/A   ; None         ; 7.831 ns   ; fstate.set_WR_high          ; wr      ; clock      ;
+-------+--------------+------------+-----------------------------+---------+------------+


+------------------------------------------------------------------------------------+
; th                                                                                 ;
+---------------+-------------+-----------+--------+----------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From   ; To                   ; To Clock ;
+---------------+-------------+-----------+--------+----------------------+----------+
; N/A           ; None        ; 3.950 ns  ; din[6] ; temp[6]              ; clock    ;
; N/A           ; None        ; 3.911 ns  ; din[5] ; temp[5]              ; clock    ;
; N/A           ; None        ; 3.535 ns  ; din[7] ; temp[7]              ; clock    ;
; N/A           ; None        ; -0.158 ns ; din[0] ; temp[0]              ; clock    ;
; N/A           ; None        ; -0.236 ns ; din[2] ; temp[2]              ; clock    ;
; N/A           ; None        ; -0.810 ns ; din[3] ; temp[3]              ; clock    ;
; N/A           ; None        ; -1.103 ns ; din[4] ; temp[4]              ; clock    ;
; N/A           ; None        ; -1.476 ns ; din[1] ; temp[1]              ; clock    ;
; N/A           ; None        ; -4.510 ns ; ntxe   ; fstate.wait_nTXE_low ; clock    ;
; N/A           ; None        ; -4.817 ns ; nrxf   ; fstate.wait_nRXF_low ; clock    ;
; N/A           ; None        ; -4.832 ns ; ntxe   ; fstate.set_WR_high   ; clock    ;
; N/A           ; None        ; -5.174 ns ; nrxf   ; fstate.set_nRD_low   ; clock    ;
+---------------+-------------+-----------+--------+----------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Nov 11 16:56:21 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off USBupload -c USBupload --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "dout[0]$latch" is a latch
    Warning: Node "temp[0]" is a latch
    Warning: Node "dout[1]$latch" is a latch
    Warning: Node "temp[1]" is a latch
    Warning: Node "dout[2]$latch" is a latch
    Warning: Node "temp[2]" is a latch
    Warning: Node "dout[3]$latch" is a latch
    Warning: Node "temp[3]" is a latch
    Warning: Node "dout[4]$latch" is a latch
    Warning: Node "temp[4]" is a latch
    Warning: Node "dout[5]$latch" is a latch
    Warning: Node "temp[5]" is a latch
    Warning: Node "dout[6]$latch" is a latch
    Warning: Node "temp[6]" is a latch
    Warning: Node "dout[7]$latch" is a latch
    Warning: Node "temp[7]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "fstate.latch_data_from_host" as buffer
    Info: Detected ripple clock "fstate.send_data_host" as buffer
Info: Clock "clock" Internal fmax is restricted to 340.02 MHz between source register "temp[3]" and destination register "dout[3]$latch"
    Info: fmax restricted to clock pin edge rate 2.941 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.569 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X5_Y5_N26; Fanout = 1; REG Node = 'temp[3]'
            Info: 2: + IC(0.363 ns) + CELL(0.206 ns) = 0.569 ns; Loc. = LCCOMB_X5_Y5_N24; Fanout = 1; REG Node = 'dout[3]$latch'
            Info: Total cell delay = 0.206 ns ( 36.20 % )
            Info: Total interconnect delay = 0.363 ns ( 63.80 % )
        Info: - Smallest clock skew is 0.057 ns
            Info: + Shortest clock path from clock "clock" to destination register is 6.950 ns
                Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clock'
                Info: 2: + IC(0.859 ns) + CELL(0.970 ns) = 2.929 ns; Loc. = LCFF_X2_Y6_N15; Fanout = 2; REG Node = 'fstate.send_data_host'
                Info: 3: + IC(2.337 ns) + CELL(0.000 ns) = 5.266 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'fstate.send_data_host~clkctrl'
                Info: 4: + IC(1.318 ns) + CELL(0.366 ns) = 6.950 ns; Loc. = LCCOMB_X5_Y5_N24; Fanout = 1; REG Node = 'dout[3]$latch'
                Info: Total cell delay = 2.436 ns ( 35.05 % )
                Info: Total interconnect delay = 4.514 ns ( 64.95 % )
            Info: - Longest clock path from clock "clock" to source register is 6.893 ns
                Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clock'
                Info: 2: + IC(0.859 ns) + CELL(0.970 ns) = 2.929 ns; Loc. = LCFF_X2_Y6_N23; Fanout = 3; REG Node = 'fstate.latch_data_from_host'
                Info: 3: + IC(2.272 ns) + CELL(0.000 ns) = 5.201 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'fstate.latch_data_from_host~clkctrl'
                Info: 4: + IC(1.322 ns) + CELL(0.370 ns) = 6.893 ns; Loc. = LCCOMB_X5_Y5_N26; Fanout = 1; REG Node = 'temp[3]'
                Info: Total cell delay = 2.440 ns ( 35.40 % )
                Info: Total interconnect delay = 4.453 ns ( 64.60 % )
        Info: + Micro clock to output delay of source is 0.000 ns
        Info: + Micro setup delay of destination is 1.403 ns
Info: tsu for register "fstate.set_nRD_low" (data pin = "nrxf", clock pin = "clock") is 5.440 ns
    Info: + Longest pin to register delay is 8.201 ns
        Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_87; Fanout = 2; PIN Node = 'nrxf'
        Info: 2: + IC(6.614 ns) + CELL(0.534 ns) = 8.093 ns; Loc. = LCCOMB_X2_Y6_N8; Fanout = 1; COMB Node = 'reg_fstate.set_nRD_low~0'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 8.201 ns; Loc. = LCFF_X2_Y6_N9; Fanout = 2; REG Node = 'fstate.set_nRD_low'
        Info: Total cell delay = 1.587 ns ( 19.35 % )
        Info: Total interconnect delay = 6.614 ns ( 80.65 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "clock" to destination register is 2.721 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clock'
        Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 4; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.812 ns) + CELL(0.666 ns) = 2.721 ns; Loc. = LCFF_X2_Y6_N9; Fanout = 2; REG Node = 'fstate.set_nRD_low'
        Info: Total cell delay = 1.766 ns ( 64.90 % )
        Info: Total interconnect delay = 0.955 ns ( 35.10 % )
Info: tco from clock "clock" to destination pin "dout[2]" through register "dout[2]$latch" is 13.292 ns
    Info: + Longest clock path from clock "clock" to source register is 6.983 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clock'
        Info: 2: + IC(0.859 ns) + CELL(0.970 ns) = 2.929 ns; Loc. = LCFF_X2_Y6_N15; Fanout = 2; REG Node = 'fstate.send_data_host'
        Info: 3: + IC(2.337 ns) + CELL(0.000 ns) = 5.266 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'fstate.send_data_host~clkctrl'
        Info: 4: + IC(1.351 ns) + CELL(0.366 ns) = 6.983 ns; Loc. = LCCOMB_X27_Y12_N16; Fanout = 1; REG Node = 'dout[2]$latch'
        Info: Total cell delay = 2.436 ns ( 34.88 % )
        Info: Total interconnect delay = 4.547 ns ( 65.12 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 6.309 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X27_Y12_N16; Fanout = 1; REG Node = 'dout[2]$latch'
        Info: 2: + IC(3.253 ns) + CELL(3.056 ns) = 6.309 ns; Loc. = PIN_8; Fanout = 0; PIN Node = 'dout[2]'
        Info: Total cell delay = 3.056 ns ( 48.44 % )
        Info: Total interconnect delay = 3.253 ns ( 51.56 % )
Info: th for register "temp[6]" (data pin = "din[6]", clock pin = "clock") is 3.950 ns
    Info: + Longest clock path from clock "clock" to destination register is 6.729 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clock'
        Info: 2: + IC(0.859 ns) + CELL(0.970 ns) = 2.929 ns; Loc. = LCFF_X2_Y6_N23; Fanout = 3; REG Node = 'fstate.latch_data_from_host'
        Info: 3: + IC(2.272 ns) + CELL(0.000 ns) = 5.201 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'fstate.latch_data_from_host~clkctrl'
        Info: 4: + IC(1.322 ns) + CELL(0.206 ns) = 6.729 ns; Loc. = LCCOMB_X27_Y5_N26; Fanout = 1; REG Node = 'temp[6]'
        Info: Total cell delay = 2.276 ns ( 33.82 % )
        Info: Total interconnect delay = 4.453 ns ( 66.18 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: - Shortest pin to register delay is 2.779 ns
        Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_89; Fanout = 1; PIN Node = 'din[6]'
        Info: 2: + IC(1.019 ns) + CELL(0.650 ns) = 2.779 ns; Loc. = LCCOMB_X27_Y5_N26; Fanout = 1; REG Node = 'temp[6]'
        Info: Total cell delay = 1.760 ns ( 63.33 % )
        Info: Total interconnect delay = 1.019 ns ( 36.67 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 19 warnings
    Info: Peak virtual memory: 196 megabytes
    Info: Processing ended: Mon Nov 11 16:56:21 2019
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


