// Seed: 1402448682
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  inout tri1 id_3;
  output wire id_2;
  output wire id_1;
  assign id_3 = id_3 > id_4;
  wire id_6 [1 : 1];
  wire id_7;
  ;
  assign id_5 = id_4;
endmodule
module module_1 #(
    parameter id_1 = 32'd26
) (
    _id_1,
    id_2,
    id_3
);
  output wand id_3;
  inout reg id_2;
  input wire _id_1;
  localparam integer id_4 = ~1;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_4,
      id_4,
      id_4
  );
  logic [7:0][id_1 : -1  ==  1] id_5, id_6;
  wire  id_7;
  logic id_8;
  ;
  assign id_6[1 : 1] = id_4;
  assign id_3 = 1;
  logic id_9, id_10;
  always_ff id_2 <= -1;
  parameter id_11 = -1;
  wire id_12, id_13;
  parameter id_14 = id_11;
endmodule
