<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: kv_lspipe</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_kv_lspipe'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_kv_lspipe')">kv_lspipe</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 74.56</td>
<td class="s9 cl rt"><a href="mod1741.html#Line" > 95.40</a></td>
<td class="s5 cl rt"><a href="mod1741.html#Cond" > 59.43</a></td>
<td class="s5 cl rt"><a href="mod1741.html#Toggle" > 54.26</a></td>
<td class="s10 cl rt"><a href="mod1741.html#FSM" >100.00</a></td>
<td class="s6 cl rt"><a href="mod1741.html#Branch" > 63.71</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/dft_reg_26_jan/gemini_ddr3/DV/subsystem_level/config_ss_verif_env/tb_src/usr_envs/DFT_0.9_Work/acpu/ae350_cpu_subsystem.v')">/nfs_project/gemini/DV/nadeem/dv/dft_reg_26_jan/gemini_ddr3/DV/subsystem_level/config_ss_verif_env/tb_src/usr_envs/DFT_0.9_Work/acpu/ae350_cpu_subsystem.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1741.html#inst_tag_93543"  onclick="showContent('inst_tag_93543')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_lsu.u_lspipe</a></td>
<td class="s7 cl rt"> 74.56</td>
<td class="s9 cl rt"><a href="mod1741.html#Line" > 95.40</a></td>
<td class="s5 cl rt"><a href="mod1741.html#Cond" > 59.43</a></td>
<td class="s5 cl rt"><a href="mod1741.html#Toggle" > 54.26</a></td>
<td class="s10 cl rt"><a href="mod1741.html#FSM" >100.00</a></td>
<td class="s6 cl rt"><a href="mod1741.html#Branch" > 63.71</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_kv_lspipe'>
<hr>
<a name="inst_tag_93543"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy57.html#tag_urg_inst_93543" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_lsu.u_lspipe</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 74.56</td>
<td class="s9 cl rt"><a href="mod1741.html#Line" > 95.40</a></td>
<td class="s5 cl rt"><a href="mod1741.html#Cond" > 59.43</a></td>
<td class="s5 cl rt"><a href="mod1741.html#Toggle" > 54.26</a></td>
<td class="s10 cl rt"><a href="mod1741.html#FSM" >100.00</a></td>
<td class="s6 cl rt"><a href="mod1741.html#Branch" > 63.71</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 73.99</td>
<td class="s8 cl rt"> 84.75</td>
<td class="s6 cl rt"> 65.28</td>
<td class="s5 cl rt"> 52.68</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 67.25</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 50.40</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.40</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod3025.html#inst_tag_229379" >kv_lsu</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod792_0.html#inst_tag_34197" id="tag_urg_inst_34197">gen_ilm_ctrl.u_ilm_a_fifo</a></td>
<td class="s7 cl rt"> 71.53</td>
<td class="s9 cl rt"> 94.74</td>
<td class="s6 cl rt"> 62.50</td>
<td class="s4 cl rt"> 48.89</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1075.html#inst_tag_68986" id="tag_urg_inst_68986">gen_ilm_ctrl.u_lsu_ilm_w_valid</a></td>
<td class="s8 cl rt"> 80.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod53.html#inst_tag_1683" id="tag_urg_inst_1683">u_axcache</a></td>
<td class="s3 cl rt"> 35.16</td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 53.85</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 23.08</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod3185.html#inst_tag_234968" id="tag_urg_inst_234968">u_kv_fmt_store</a></td>
<td class="s6 cl rt"> 65.69</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 65.69</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2643.html#inst_tag_194042" id="tag_urg_inst_194042">u_lsu_rob</a></td>
<td class="s7 cl rt"> 79.03</td>
<td class="s9 cl rt"> 94.44</td>
<td class="s8 cl rt"> 86.67</td>
<td class="s4 cl rt"> 46.31</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 88.68</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2743_0.html#inst_tag_205089" id="tag_urg_inst_205089">u_m0_kill</a></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod875.html#inst_tag_39177" id="tag_urg_inst_39177">u_m0_mask</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2743_1.html#inst_tag_205092" id="tag_urg_inst_205092">u_m1_commit_lsp</a></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2743_0.html#inst_tag_205090" id="tag_urg_inst_205090">u_m1_kill</a></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod3067.html#inst_tag_231676" id="tag_urg_inst_231676">u_m1_pc</a></td>
<td class="s9 cl rt"> 97.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod3067.html#inst_tag_231678" id="tag_urg_inst_231678">u_m2_bresult_sel</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2743_1.html#inst_tag_205093" id="tag_urg_inst_205093">u_m2_commit_lsp</a></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2743_0.html#inst_tag_205091" id="tag_urg_inst_205091">u_m2_kill</a></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod3067.html#inst_tag_231677" id="tag_urg_inst_231677">u_m2_pc</a></td>
<td class="s9 cl rt"> 97.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_kv_lspipe'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod1741.html" >kv_lspipe</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>87</td><td>83</td><td>95.40</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>23524</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>23639</td><td>18</td><td>18</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>23671</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>23680</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>23802</td><td>18</td><td>18</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>23843</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>23852</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>23861</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>24344</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>24353</td><td>13</td><td>11</td><td>84.62</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>24449</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>24474</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>24483</td><td>3</td><td>1</td><td>33.33</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>24512</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>24521</td><td>5</td><td>5</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
23523                   always @(posedge core_clk or negedge core_reset_n) begin
23524      1/1              if (!core_reset_n) begin
23525      1/1                  m0_id &lt;= 1'b0;
23526                       end
23527      1/1              else if (s12) begin
23528      1/1                  m0_id &lt;= ~m0_id;
23529                       end
                        MISSING_ELSE
23530                   end
23531                   
23532                   assign lsp_req_ready = ~m0_stall;
23533                   assign m0_valid = lsp_req_valid &amp; ~s51;
23534                   assign s13 = ({4{m0_dlm &amp; (s235 == 2'b11)}} &amp; 4'b1000) | ({4{m0_dlm &amp; (s235 == 2'b10)}} &amp; 4'b0100) | ({4{m0_dlm &amp; (s235 == 2'b01)}} &amp; 4'b0010) | ({4{m0_dlm &amp; (s235 == 2'b00)}} &amp; 4'b0001);
23535                   assign s14 = lsp_req_func;
23536                   assign s15 = lsp_req_pc;
23537                   assign s39 = lsp_req_ptw;
23538                   assign s48 = lsp_req_func[25];
23539                   assign s37 = m2_stall | s50;
23540                   assign s50 = s213 | (s19 &amp; m1_valid) | lsp_req_stall;
23541                   assign m0_stall = (m0_dlm &amp; s18 &amp; ~s232) | (m0_dlm &amp; m0_load &amp; ~s233) | (m0_ilm &amp; s18 &amp; ~s218) | (m0_ilm &amp; m0_load &amp; ~s217) | (m0_dcu &amp; ~dcu_req_ready) | s50 | m2_stall;
23542                   assign s12 = m0_valid &amp; ~m0_stall;
23543                   assign s42[EXTVALEN - 1:3] = s40[EXTVALEN - 1:3];
23544                   assign s42[2] = s40[2] &amp; (s16 &lt;= 2'd2);
23545                   assign s42[1] = s40[1] &amp; (s16 &lt;= 2'd1);
23546                   assign s42[0] = s40[0] &amp; (s16 == 2'd0);
23547                   assign s43[EXTVALEN - 1:3] = s41[EXTVALEN - 1:3];
23548                   assign s43[2] = s41[2] &amp; (s16 &lt;= 2'd2);
23549                   assign s43[1] = s41[1] &amp; (s16 &lt;= 2'd1);
23550                   assign s43[0] = s41[0] &amp; (s16 == 2'd0);
23551                   kv_st_mask u_m0_mask(
23552                       .mask(s49),
23553                       .addr(s42[2:0]),
23554                       .size(s16)
23555                   );
23556                   assign s9 = csr_mcache_ctl_dc_en &amp; ~csr_mxstatus_dme;
23557                   generate
23558                       if ((MMU_SCHEME_INT == 3)) begin:gen_m0_bad_va_sv48
23559                           wire s240 = (|lsp_req_va[EXTVALEN - 1:38]) &amp; ~(&amp;lsp_req_va[EXTVALEN - 1:38]) &amp; s8;
23560                           assign s46 = s3 &amp; ((lsp_req_va[EXTVALEN - 1] ^ lsp_req_va[EXTVALEN - 2]) | s240);
23561                       end
23562                       else begin:gen_m0_bad_va_check
23563                           assign s46 = s3 &amp; (lsp_req_va[EXTVALEN - 1] ^ lsp_req_va[EXTVALEN - 2]);
23564                       end
23565                   endgenerate
23566                   assign m0_dlm = lsp_req_dlm;
23567                   assign m0_ilm = lsp_req_ilm;
23568                   assign m0_dcu = (s9 &amp; ~s38) | s29;
23569                   assign s31 = (s16[1:0] == 2'd0) | (s16[1:0] == 2'd1) | ((s16[1:0] == 2'd2) &amp; s1);
23570                   assign s32 = (s16[1:0] == 2'd0) | (s16[1:0] == 2'd1) | ((s16[1:0] == 2'd2) &amp; s1);
23571                   assign s34 = (s18 &amp; s31 &amp; m0_ilm &amp; s7) | (s18 &amp; s32 &amp; m0_dlm &amp; s4);
23572                   assign s236 = m2_valid &amp; s178 &amp; s199 &amp; (s10 == s151);
23573                   assign s52 = s236 ? s171 : s14[12 +:4];
23574                   generate
23575                       if (EXTVALEN &gt;= PALEN) begin:gen_m0_pa
23576                           assign s47 = s38 ? s40[PALEN - 1:0] : lsp_req_pa;
23577                       end
23578                       else begin:gen_m0_pa_zext
23579                           wire [PALEN - 1:0] s241;
23580                           kv_zero_ext #(
23581                               .OW(PALEN),
23582                               .IW(EXTVALEN)
23583                           ) u_m0_lm_pa (
23584                               .out(s241),
23585                               .in(s40)
23586                           );
23587                           assign s47 = s38 ? s241 : lsp_req_pa;
23588                       end
23589                   endgenerate
23590                   assign s11[14] = m0_id;
23591                   assign s11[3 +:4] = s13;
23592                   assign s11[15] = m0_ilm;
23593                   assign s11[9] = m0_dlm;
23594                   assign s11[8] = m0_dcu;
23595                   assign s11[32] = s39;
23596                   assign s11[77] = s29;
23597                   assign s11[18] = s24;
23598                   assign s11[76] = s25;
23599                   assign s11[19] = s33;
23600                   assign s11[78] = s30;
23601                   assign s11[66 +:8] = s54;
23602                   assign s11[74] = s53;
23603                   assign s11[59] = s55 &amp; ~m0_ilm &amp; ~m0_dlm &amp; s53;
23604                   assign s11[65] = s56 &amp; ~m0_ilm &amp; ~m0_dlm &amp; s53;
23605                   assign s11[63] = s57 &amp; ~m0_ilm &amp; ~m0_dlm &amp; s53;
23606                   assign s11[64] = s58 &amp; ~m0_ilm &amp; ~m0_dlm &amp; s53;
23607                   assign s11[60] = s59 &amp; ~m0_ilm &amp; ~m0_dlm &amp; s53;
23608                   assign s11[61] = s60 &amp; ~m0_ilm &amp; ~m0_dlm &amp; s53;
23609                   assign s11[62] = s61 &amp; ~m0_ilm &amp; ~m0_dlm &amp; s53;
23610                   assign s11[42] = s62 &amp; ~m0_ilm &amp; ~m0_dlm &amp; s53;
23611                   assign s11[43 +:3] = s63;
23612                   assign s11[46 +:8] = s64;
23613                   assign s11[54] = s65;
23614                   assign s11[55 +:4] = s66;
23615                   assign s11[29] = s28 &amp; (s48 ^ csr_ls_translate_en);
23616                   assign s11[2] = s46;
23617                   assign s11[17] = s14[2];
23618                   assign s11[41] = s14[3];
23619                   assign s11[39 +:2] = s14[0 +:2];
23620                   assign s11[11 +:3] = s14[34 +:3];
23621                   assign s11[20] = s14[4];
23622                   assign s11[38] = s14[5];
23623                   assign s11[0] = s14[6];
23624                   assign s11[7] = s14[10];
23625                   assign s11[75] = s14[11];
23626                   assign s11[28] = s14[26];
23627                   assign s11[79] = s14[25];
23628                   assign s11[30] = s14[27];
23629                   assign s11[31] = s14[28];
23630                   assign s11[10] = s14[29];
23631                   assign s11[26] = s14[16];
23632                   assign s11[33 +:5] = s14[17 +:5];
23633                   assign s11[1] = s14[30];
23634                   assign s11[27] = s14[31];
23635                   assign s11[16] = s14[33];
23636                   assign s11[25] = s14[32];
23637                   assign s11[21 +:4] = s52;
23638                   always @(posedge core_clk or negedge core_reset_n) begin
23639      1/1              if (!core_reset_n) begin
23640      1/1                  m1_valid &lt;= 1'b0;
23641      1/1                  s72 &lt;= {80{1'b0}};
23642      1/1                  s74 &lt;= {EXTVALEN{1'b0}};
23643      1/1                  s75 &lt;= 3'd0;
23644      1/1                  s76 &lt;= 3'd0;
23645      1/1                  s80 &lt;= {PALEN{1'b0}};
23646      1/1                  s81 &lt;= {4{1'b0}};
23647      1/1                  s71 &lt;= {LSP_SRCS{1'b0}};
23648                       end
23649      1/1              else if (~m2_stall) begin
23650      1/1                  m1_valid &lt;= m0_valid &amp; ~m0_stall;
23651      1/1                  s72 &lt;= s11;
23652      1/1                  s74 &lt;= s40;
23653      1/1                  s75 &lt;= s44;
23654      1/1                  s76 &lt;= s45;
23655      1/1                  s80 &lt;= s47;
23656      1/1                  s81 &lt;= s49;
23657      1/1                  s71 &lt;= s10;
23658                       end
                        MISSING_ELSE
23659                   end
23660                   
23661                   kv_dff_gen #(
23662                       .EXPRESSION((DCACHE_PREFETCH_SUPPORT_INT == 1)),
23663                       .W(12)
23664                   ) u_m1_pc (
23665                       .clk(core_clk),
23666                       .en(s212),
23667                       .d(s15),
23668                       .q(s82)
23669                   );
23670                   always @(posedge core_clk or negedge core_reset_n) begin
23671      1/1              if (!core_reset_n) begin
23672      1/1                  m1_killed &lt;= 1'b0;
23673                       end
23674                       else begin
23675      1/1                  m1_killed &lt;= s130;
23676                       end
23677                   end
23678                   
23679                   always @(posedge core_clk or negedge core_reset_n) begin
23680      1/1              if (!core_reset_n) begin
23681      1/1                  s67 &lt;= 1'b0;
23682                       end
23683                       else begin
23684      1/1                  s67 &lt;= s68;
23685                       end
23686                   end
23687                   
23688                   kv_mux_onehot #(
23689                       .N(LSP_SRCS),
23690                       .W(1)
23691                   ) u_m1_commit_lsp (
23692                       .out(s69),
23693                       .sel(s71),
23694                       .in(lsp_commit)
23695                   );
23696                   assign s130 = m2_stall ? s131 : 1'b0;
23697                   assign s131 = m1_killed | s129;
23698                   assign s68 = m2_stall &amp; (s67 | s69);
23699                   assign s70 = s67 | s69;
23700                   assign lsu_pma_req_pa = s80;
23701                   assign trigm_ls_addr = s78[VALEN - 1:0];
23702                   assign trigm_ls_load = m1_load;
23703                   assign trigm_ls_store = s85;
23704                   assign s119 = s72[15] | s72[9];
23705                   assign s120 = (m1_dcu &amp; ~s124 &amp; ~s125) | s92;
23706                   assign s127 = s72[19] | (s93 &amp; s124) | (s93 &amp; s125);
23707                   assign s118 = ~s119 &amp; ~s120;
23708                   assign s237 = m2_valid &amp; s178 &amp; s199 &amp; (s71 == s151);
23709                   assign s142 = s237 ? s171 : s72[21 +:4];
23710                   assign s143 = pma_lsu_resp_mtype;
23711                   assign s144 = (s90 | s96) &amp; ~s119 &amp; ~s113 &amp; ((4'd2 &lt;= s142) &amp;&amp; (s142 &lt;= 4'd12));
23712                   assign s145 = s144 &amp; (s143 != s142);
23713                   assign s116[0] = (s74[1:0] == 2'd0) &amp; ~(s1 &amp; s74[2]);
23714                   assign s116[1] = (s74[1:0] == 2'd1) &amp; ~(s1 &amp; s74[2]);
23715                   assign s116[2] = (s74[1:0] == 2'd2) &amp; ~(s1 &amp; s74[2]);
23716                   assign s116[3] = (s74[1:0] == 2'd3) &amp; ~(s1 &amp; s74[2]);
23717                   assign s116[4] = (s74[1:0] == 2'd0) &amp; (s1 &amp; s74[2]);
23718                   assign s116[5] = (s74[1:0] == 2'd1) &amp; (s1 &amp; s74[2]);
23719                   assign s116[6] = (s74[1:0] == 2'd2) &amp; (s1 &amp; s74[2]);
23720                   assign s116[7] = (s74[1:0] == 2'd3) &amp; (s1 &amp; s74[2]);
23721                   assign s117[1] = (s76[1:0] == 2'd1) &amp; ~((s1 | s2) &amp; s76[2]);
23722                   assign s117[2] = (s76[1:0] == 2'd2) &amp; ~((s1 | s2) &amp; s76[2]);
23723                   assign s117[3] = (s76[1:0] == 2'd3) &amp; ~((s1 | s2) &amp; s76[2]);
23724                   assign s117[4] = (s76[1:0] == 2'd0) &amp; ((s1 | s2) &amp; s76[2]);
23725                   assign s117[5] = (s76[1:0] == 2'd1) &amp; ((s1 | s2) &amp; s76[2]);
23726                   assign s117[6] = (s76[1:0] == 2'd2) &amp; ((s1 | s2) &amp; s76[2]);
23727                   assign s117[7] = (s76[1:0] == 2'd3) &amp; ((s1 | s2) &amp; s76[2]);
23728                   assign s73[18] = s124;
23729                   assign s73[53 +:4] = s122;
23730                   assign s73[7] = s120;
23731                   assign s73[6] = s118;
23732                   assign s73[33] = s128;
23733                   assign s73[42] = s127;
23734                   assign s73[20 +:8] = s132;
23735                   assign s73[28] = s133;
23736                   assign s73[29 +:4] = s134;
23737                   assign s141 = (s90 &amp; ~csr_mmisc_ctl_una) | (s90 &amp; (s86 | s87 | s88)) | (s90 &amp; s124 &amp; s113 &amp; ~s98) | (s99 &amp; s124 &amp; s113) | s89;
23738                   assign s140 = s106 | s121 | s123 | s126 | s89 | s145;
23739                   assign s149 = (s88 | s85 | s92) ? 6'h7 : 6'h5;
23740                   assign s147 = s88 ? 6'h7 : s87 ? 6'h7 : s86 ? 6'h5 : s115 ? s146 : s124 ? s149 : s89 ? s149 : s85 ? 6'h6 : 6'h4;
23741                   assign s148 = (s147 == 6'h6) | (s147 == 6'h4);
23742                   assign s146 = (s88 | s85 | s92) ? 6'hf : 6'hd;
23743                   assign s73[8 +:6] = s135 ? 6'h3 : s141 ? s147 : s115 ? s146 : s140 ? s149 : 6'd0;
23744                   assign s73[14 +:3] = s141 ? 3'd4 : s106 ? s107 : s121 ? 3'd2 : s145 ? 3'd6 : s123 ? 3'd5 : s126 ? 3'd7 : 3'd0;
23745                   assign s132 = s106 ? s108 : 8'd0;
23746                   assign s133 = s106 ? s109 : 1'd0;
23747                   assign s134 = s106 ? s110 : 4'd0;
23748                   assign s79 = s77;
23749                   assign s77[EXTVALEN - 1:3] = s74[EXTVALEN - 1:3];
23750                   assign s77[2] = s74[2] &amp; (s83 &lt;= 2'd2);
23751                   assign s77[1] = s74[1] &amp; (s83 &lt;= 2'd1);
23752                   assign s77[0] = s74[0] &amp; (s83 == 2'd0);
23753                   assign s73[102] = s135 | s141 | s115 | s140;
23754                   assign s73[37] = s136;
23755                   assign s73[89] = s137;
23756                   assign s73[88] = s138;
23757                   assign s73[87] = s139;
23758                   assign s112[0] = m1_load &amp; ((s84[1:0] == 2'd3) | ((s84[1:0] == 2'd2) &amp; ~s74[2]));
23759                   assign s112[1] = m1_load &amp; ((s84[1:0] == 2'd2) &amp; s74[2]);
23760                   assign s112[2] = m1_load &amp; (s84[1:0] == 2'd3);
23761                   assign s112[3] = m1_load &amp; (s84[2:0] == 3'd2) &amp; (s74[2:0] == 3'd0);
23762                   assign s112[4] = m1_load &amp; (s84[2:0] == 3'd2) &amp; (s74[2:0] == 3'd4);
23763                   assign s111[0] = m1_load &amp; ((s84[1:0] == 2'd3) | (s84[1:0] == 2'd2) | (s84[1:0] == 2'd1));
23764                   assign s111[1] = m1_load &amp; ((s84[1:0] == 2'd3) | (s84[1:0] == 2'd2));
23765                   assign s111[2] = m1_load &amp; (s84[1:0] == 2'd3);
23766                   assign s111[3] = m1_load &amp; (s84[2:0] == 3'd0);
23767                   assign s111[4] = m1_load &amp; (s84[2:0] == 3'd1);
23768                   assign s111[5] = m1_load &amp; (s84[2:0] == 3'd2);
23769                   assign s73[2 +:4] = m1_bank;
23770                   assign s73[41] = s72[17];
23771                   assign s73[76] = s72[41];
23772                   assign s73[74 +:2] = s72[39 +:2];
23773                   assign s73[43] = s72[20];
23774                   assign s73[73] = s72[38];
23775                   assign s73[0] = s72[0];
23776                   assign s73[100] = s72[77];
23777                   assign s73[39] = s72[15];
23778                   assign s73[19] = s72[9];
23779                   assign s73[17] = s72[8];
23780                   assign s73[78 +:8] = s72[66 +:8];
23781                   assign s73[86] = s72[74];
23782                   assign s73[77] = s72[59];
23783                   assign s73[91] = s72[76];
23784                   assign s73[38] = s72[14];
23785                   assign s73[57] = s72[28];
23786                   assign s73[58] = s72[29];
23787                   assign s73[101] = s72[79];
23788                   assign s73[59] = s72[30];
23789                   assign s73[60] = s72[31];
23790                   assign s73[90] = s72[75];
23791                   assign s73[45] = s72[26];
23792                   assign s73[62 +:5] = s72[33 +:5];
23793                   assign s73[61] = s72[32];
23794                   assign s73[40] = s72[16];
23795                   assign s73[44] = s72[25];
23796                   assign s73[34 +:3] = s72[11 +:3];
23797                   assign s73[1] = s72[2];
23798                   assign s73[46 +:7] = s117;
23799                   assign s73[92 +:8] = s116;
23800                   assign s73[67 +:6] = s111;
23801                   always @(posedge core_clk or negedge core_reset_n) begin
23802      1/1              if (!core_reset_n) begin
23803      1/1                  m2_valid &lt;= 1'b0;
23804      1/1                  s157 &lt;= {103{1'b0}};
23805      1/1                  s158 &lt;= {EXTVALEN{1'b0}};
23806      1/1                  s159 &lt;= {PALEN{1'b0}};
23807      1/1                  s161 &lt;= 3'd0;
23808      1/1                  s162 &lt;= {4{1'b0}};
23809      1/1                  s151 &lt;= {LSP_SRCS{1'b0}};
23810      1/1                  s160 &lt;= 3'd0;
23811                       end
23812      1/1              else if (~m2_stall) begin
23813      1/1                  m2_valid &lt;= m1_valid;
23814      1/1                  s157 &lt;= s73;
23815      1/1                  s158 &lt;= s79;
23816      1/1                  s159 &lt;= s80;
23817      1/1                  s161 &lt;= s76;
23818      1/1                  s162 &lt;= s81;
23819      1/1                  s151 &lt;= s71;
23820      1/1                  s160 &lt;= s75;
23821                       end
                        MISSING_ELSE
23822                   end
23823                   
23824                   kv_dff_gen #(
23825                       .EXPRESSION((DCACHE_PREFETCH_SUPPORT_INT == 1)),
23826                       .W(12)
23827                   ) u_m2_pc (
23828                       .clk(core_clk),
23829                       .en(s212),
23830                       .d(s82),
23831                       .q(s165)
23832                   );
23833                   kv_dff_gen #(
23834                       .EXPRESSION(1'b0),
23835                       .W(5)
23836                   ) u_m2_bresult_sel (
23837                       .clk(core_clk),
23838                       .en(s212),
23839                       .d(s112),
23840                       .q(m2_bresult_sel)
23841                   );
23842                   always @(posedge core_clk or negedge core_reset_n) begin
23843      1/1              if (!core_reset_n) begin
23844      1/1                  s153 &lt;= 1'b0;
23845                       end
23846                       else begin
23847      1/1                  s153 &lt;= s154;
23848                       end
23849                   end
23850                   
23851                   always @(posedge core_clk or negedge core_reset_n) begin
23852      1/1              if (!core_reset_n) begin
23853      1/1                  s208 &lt;= 1'b0;
23854                       end
23855                       else begin
23856      1/1                  s208 &lt;= s209;
23857                       end
23858                   end
23859                   
23860                   always @(posedge core_clk or negedge core_reset_n) begin
23861      1/1              if (!core_reset_n) begin
23862      1/1                  s155 &lt;= 1'b0;
23863                       end
23864                       else begin
23865      1/1                  s155 &lt;= s156;
23866                       end
23867                   end
23868                   
23869                   assign m2_alive = m2_valid &amp; ~s153;
23870                   kv_mux_onehot #(
23871                       .N(LSP_SRCS),
23872                       .W(1)
23873                   ) u_m2_commit_lsp (
23874                       .out(s210),
23875                       .sel(s151),
23876                       .in(lsp_commit)
23877                   );
23878                   assign s154 = m2_stall ? (s153 | s152 | (m2_abort &amp; s211)) : s131;
23879                   assign s156 = m2_stall &amp; (s155 | s211);
23880                   assign s209 = m2_stall ? (s208 | s211) : s70;
23881                   assign s211 = s208 | s210;
23882                   assign s194 = m2_sc &amp; ~s175;
23883                   assign s195 = s173 | s172 | s194 | s176 | s180;
23884                   assign m2_abort = s195 | s174 | s196;
23885                   assign s150 = m2_alive &amp; s211 &amp; ~m2_abort &amp; ~s152;
23886                   assign s214 = (s150 &amp; m2_c &amp; rob_valid &amp; ls_rob_status[0]);
23887                   assign s215 = m2_alive &amp; s211 &amp; s174;
23888                   assign s213 = s214 | s215;
23889                   assign s216 = s174 | s196 | lsp_ack_status[14] | lsp_ack_status[15];
23890                   assign s198 = (m2_load &amp; m2_ilm &amp; csr_milmb_rwecc) | (m2_load &amp; m2_dlm &amp; csr_mdlmb_rwecc);
23891                   assign s197[0] = s182;
23892                   assign s197[1] = s183;
23893                   assign s197[2] = 1'b0;
23894                   assign s163 = csr_halt_mode | (s207 &amp; m2_store) | (s206 &amp; m2_load);
23895                   assign s196 = m2_load &amp; (s171 == 4'd8) &amp; dcu_wna_pending;
23896                   kv_lsu_rob #(
23897                       .ILM_SIZE_KB(ILM_SIZE_KB),
23898                       .DLM_SIZE_KB(DLM_SIZE_KB),
23899                       .EXTVALEN(EXTVALEN)
23900                   ) u_lsu_rob (
23901                       .core_clk(core_clk),
23902                       .core_reset_n(core_reset_n),
23903                       .m0_valid(m0_valid),
23904                       .m0_stall(m0_stall),
23905                       .m0_load(m0_load),
23906                       .m0_id(m0_id),
23907                       .m1_id(m1_id),
23908                       .m2_id(m2_id),
23909                       .m1_bank(m1_bank),
23910                       .m2_bank(m2_bank),
23911                       .m0_ilm(m0_ilm),
23912                       .m0_dlm(m0_dlm),
23913                       .m0_dcu(m0_dcu),
23914                       .m1_valid(m1_valid),
23915                       .m1_killed(m1_killed),
23916                       .m1_ilm(m1_ilm),
23917                       .m1_dlm(m1_dlm),
23918                       .m1_dcu(m1_dcu),
23919                       .m1_load(m1_load),
23920                       .m1_nbload(m1_nbload),
23921                       .m2_valid(m2_valid),
23922                       .m2_alive(m2_alive),
23923                       .m2_committed(s211),
23924                       .m2_abort(m2_abort),
23925                       .m2_ilm(m2_ilm),
23926                       .m2_dlm(m2_dlm),
23927                       .m2_dcu(m2_dcu),
23928                       .m2_biu(m2_biu),
23929                       .m2_c(m2_c),
23930                       .m2_load(m2_load),
23931                       .m2_nbload(m2_nbload),
23932                       .m2_store(m2_store),
23933                       .m2_lr(m2_lr),
23934                       .m2_sc(m2_sc),
23935                       .m2_va_onehot(m2_va_onehot),
23936                       .m2_offset_onehot(m2_offset_onehot),
23937                       .m2_result_sel(m2_result_sel),
23938                       .m2_bresult_sel(m2_bresult_sel),
23939                       .ilm_resp_valid(ilm_resp_valid),
23940                       .ilm_rdata(ilm_rdata),
23941                       .ilm_resp_status(ilm_resp_status),
23942                       .ilm_w_ready(lsu_ilm_w_ready),
23943                       .dlm_resp_valid0(dlm_resp_valid0),
23944                       .dlm_resp_valid1(dlm_resp_valid1),
23945                       .dlm_resp_valid2(dlm_resp_valid2),
23946                       .dlm_resp_valid3(dlm_resp_valid3),
23947                       .dlm_resp_status0(dlm_resp_status0),
23948                       .dlm_resp_status1(dlm_resp_status1),
23949                       .dlm_resp_status2(dlm_resp_status2),
23950                       .dlm_resp_status3(dlm_resp_status3),
23951                       .dlm0_resp_id(dlm0_resp_id),
23952                       .dlm1_resp_id(dlm1_resp_id),
23953                       .dlm2_resp_id(dlm2_resp_id),
23954                       .dlm3_resp_id(dlm3_resp_id),
23955                       .dlm_rdata0(dlm_rdata0),
23956                       .dlm_rdata1(dlm_rdata1),
23957                       .dlm_rdata2(dlm_rdata2),
23958                       .dlm_rdata3(dlm_rdata3),
23959                       .dlm_w_ready(s234),
23960                       .dcu_ack_valid(dcu_ack_valid),
23961                       .dcu_ack_id(dcu_ack_id),
23962                       .dcu_rdata(dcu_ack_rdata),
23963                       .dcu_ack_status(dcu_ack_status),
23964                       .dcu_cri_valid(dcu_cri_valid),
23965                       .dcu_cri_id(dcu_cri_id),
23966                       .dcu_cri_rdata(dcu_cri_rdata),
23967                       .dcu_cri_nbload_result(dcu_cri_nbload_result),
23968                       .dcu_cri_status(dcu_cri_status),
23969                       .biu_bk_valid(biu_bk_valid),
23970                       .biu_bk_error(biu_bk_error),
23971                       .biu_bk_exokay(biu_bk_exokay),
23972                       .biu_bk_rdata(biu_bk_rdata),
23973                       .biu_resp_valid(biu_resp_valid),
23974                       .biu_stall(biu_stall),
23975                       .rob_valid(rob_valid),
23976                       .ls_rob_status(ls_rob_status),
23977                       .fmt_result(fmt_result),
23978                       .fmt_result2(fmt_result2),
23979                       .fmt_bresult(fmt_bresult),
23980                       .m2_stall(m2_stall),
23981                       .m2_resp_valid(m2_resp_valid),
23982                       .nbload_resp_valid(nbload_resp_valid),
23983                       .nbload_resp_rd(nbload_resp_rd),
23984                       .nbload_resp_result(nbload_resp_result),
23985                       .nbload_resp_status(nbload_resp_status),
23986                       .lsu_async_read_error(lsu_async_read_error),
23987                       .prf_resp_valid(prf_resp_valid),
23988                       .prf_resp_id(prf_resp_id),
23989                       .prf_resp_status(prf_resp_status)
23990                   );
23991                   kv_fmt_store #(
23992                       .FLEN(FLEN)
23993                   ) u_kv_fmt_store (
23994                       .addr(s158[2:0]),
23995                       .offset(s161[2:0]),
23996                       .cmt_wdata(lsp_cmt_wdata),
23997                       .fmt_wdata(fmt_wdata)
23998                   );
23999                   assign lsu_dtlb_lru_valid = m2_alive &amp; ~s174 &amp; ~s168 &amp; ~m2_stall &amp; s157[86] &amp; ~s164;
24000                   assign lsu_dtlb_lru_wdata = s157[78 +:8];
24001                   assign lsu_pmp_req_pa = s80;
24002                   assign lsu_pmp_req_store = s85 | s94;
24003                   assign dcu_req_valid = m0_valid &amp; ~s37;
24004                   assign dcu_req_stall = ~m0_dcu;
24005                   assign dcu_req_id = m0_id;
24006                   assign dcu_req_addr = s47;
24007                   assign dcu_req_func[0] = m0_load;
24008                   assign dcu_req_func[1] = s18;
24009                   assign dcu_req_func[2] = s20;
24010                   assign dcu_req_func[3] = s19;
24011                   assign dcu_req_func[4] = s21;
24012                   assign dcu_req_func[5] = s22;
24013                   assign dcu_req_func[6] = s23;
24014                   assign dcu_req_func[7 +:2] = s16;
24015                   assign dcu_req_func[18 +:3] = s17;
24016                   assign dcu_req_func[15] = s24;
24017                   assign dcu_req_func[16] = s25;
24018                   assign dcu_req_func[9] = s26;
24019                   assign dcu_req_func[10 +:5] = s27;
24020                   assign dcu_req_func[17] = s28;
24021                   assign dcu_req_func[21] = csr_halt_mode;
24022                   assign dcu_cmt_valid = m2_valid &amp; m2_dcu &amp; s211 &amp; ~s155;
24023                   assign dcu_cmt_addr = s159;
24024                   assign dcu_cmt_wmask = s162;
24025                   assign dcu_cmt_wdata = fmt_wdata;
24026                   assign dcu_cmt_func[0] = ~s150 | ~m2_c | s238;
24027                   assign dcu_cmt_func[1] = s163;
24028                   assign dcu_cmt_func[2] = s205;
24029                   assign dcu_cmt_func[3 +:4] = s171;
24030                   assign dcu_cmt_func[7] = m2_load;
24031                   assign dcu_cmt_func[8] = m2_store;
24032                   assign dcu_cmt_func[9] = s185;
24033                   assign dcu_cmt_func[10] = s177;
24034                   assign dlm_rdata0 = lsu_dlm0_d_data;
24035                   assign dlm_rdata1 = lsu_dlm1_d_data;
24036                   assign dlm_rdata2 = lsu_dlm2_d_data;
24037                   assign dlm_rdata3 = lsu_dlm3_d_data;
24038                   assign dlm_resp_valid0 = lsu_dlm0_d_valid;
24039                   assign dlm_resp_valid1 = lsu_dlm1_d_valid;
24040                   assign dlm_resp_valid2 = lsu_dlm2_d_valid;
24041                   assign dlm_resp_valid3 = lsu_dlm3_d_valid;
24042                   assign dlm_resp_status0[0] = lsu_dlm0_d_status[0];
24043                   assign dlm_resp_status0[1] = (s5 &amp; lsu_dlm0_d_status[1]);
24044                   assign dlm_resp_status0[2] = (s6 &amp; lsu_dlm0_d_status[1]) | (s6 &amp; lsu_dlm0_d_status[2]) | (s5 &amp; lsu_dlm0_d_status[2]) | lsu_dlm0_d_status[13];
24045                   assign dlm_resp_status0[3 +:3] = lsu_dlm0_d_status[13] ? 3'd3 : 3'd1;
24046                   assign dlm_resp_status0[6] = 1'b1;
24047                   assign dlm_resp_status0[7] = 1'b0;
24048                   assign dlm_resp_status0[8] = 1'b0;
24049                   assign dlm_resp_status0[9 +:8] = lsu_dlm0_d_status[3 +:8];
24050                   assign dlm_resp_status0[17] = lsu_dlm0_d_status[1];
24051                   assign dlm_resp_status0[18 +:4] = 4'd9;
24052                   assign dlm_resp_status0[22] = 1'b0;
24053                   assign dlm_resp_status1[0] = lsu_dlm1_d_status[0];
24054                   assign dlm_resp_status1[1] = (s5 &amp; lsu_dlm1_d_status[1]);
24055                   assign dlm_resp_status1[2] = (s6 &amp; lsu_dlm1_d_status[1]) | (s6 &amp; lsu_dlm1_d_status[2]) | (s5 &amp; lsu_dlm1_d_status[2]) | lsu_dlm1_d_status[13];
24056                   assign dlm_resp_status1[3 +:3] = lsu_dlm1_d_status[13] ? 3'd3 : 3'd1;
24057                   assign dlm_resp_status1[6] = 1'b1;
24058                   assign dlm_resp_status1[7] = 1'b0;
24059                   assign dlm_resp_status1[8] = 1'b0;
24060                   assign dlm_resp_status1[9 +:8] = lsu_dlm1_d_status[3 +:8];
24061                   assign dlm_resp_status1[17] = lsu_dlm1_d_status[1];
24062                   assign dlm_resp_status1[18 +:4] = 4'd9;
24063                   assign dlm_resp_status1[22] = 1'b0;
24064                   assign dlm_resp_status2[0] = lsu_dlm2_d_status[0];
24065                   assign dlm_resp_status2[1] = (s5 &amp; lsu_dlm2_d_status[1]);
24066                   assign dlm_resp_status2[2] = (s6 &amp; lsu_dlm2_d_status[1]) | (s6 &amp; lsu_dlm2_d_status[2]) | (s5 &amp; lsu_dlm2_d_status[2]) | lsu_dlm2_d_status[13];
24067                   assign dlm_resp_status2[3 +:3] = lsu_dlm2_d_status[13] ? 3'd3 : 3'd1;
24068                   assign dlm_resp_status2[6] = 1'b1;
24069                   assign dlm_resp_status2[7] = 1'b0;
24070                   assign dlm_resp_status2[8] = 1'b0;
24071                   assign dlm_resp_status2[9 +:8] = lsu_dlm2_d_status[3 +:8];
24072                   assign dlm_resp_status2[17] = lsu_dlm2_d_status[1];
24073                   assign dlm_resp_status2[18 +:4] = 4'd9;
24074                   assign dlm_resp_status2[22] = 1'b0;
24075                   assign dlm_resp_status3[0] = lsu_dlm3_d_status[0];
24076                   assign dlm_resp_status3[1] = (s5 &amp; lsu_dlm3_d_status[1]);
24077                   assign dlm_resp_status3[2] = (s6 &amp; lsu_dlm3_d_status[1]) | (s6 &amp; lsu_dlm3_d_status[2]) | (s5 &amp; lsu_dlm3_d_status[2]) | lsu_dlm3_d_status[13];
24078                   assign dlm_resp_status3[3 +:3] = lsu_dlm3_d_status[13] ? 3'd3 : 3'd1;
24079                   assign dlm_resp_status3[6] = 1'b1;
24080                   assign dlm_resp_status3[7] = 1'b0;
24081                   assign dlm_resp_status3[8] = 1'b0;
24082                   assign dlm_resp_status3[9 +:8] = lsu_dlm3_d_status[3 +:8];
24083                   assign dlm_resp_status3[17] = lsu_dlm3_d_status[1];
24084                   assign dlm_resp_status3[18 +:4] = 4'd9;
24085                   assign dlm_resp_status3[22] = 1'b0;
24086                   assign s235 = (NUM_DLM_BANKS == 1) ? 2'b00 : (NUM_DLM_BANKS == 2) ? {1'b0,s42[2]} : s42[3:2];
24087                   generate
24088                       if ((DLM_SIZE_KB != 0) &amp;&amp; (NUM_DLM_BANKS == 1)) begin:gen_one_bank_dlm_ctrl
24089                           wire [DLM_AMSB:0] s242;
24090                           wire [2:0] s243;
24091                           wire s244;
24092                           wire s245;
24093                           wire [0:0] s246;
24094                           wire s247;
24095                           wire s248;
24096                           assign s247 = m0_valid;
24097                           assign s245 = ~m0_dlm | s50 | m2_stall;
24098                           assign s242 = s43[DLM_AMSB:0];
24099                           assign s243[0] = s35;
24100                           assign s243[1] = s36;
24101                           assign s243[2] = csr_mdlmb_rwecc;
24102                           assign s246 = m0_id;
24103                           assign lsu_dlm0_a_valid = s247;
24104                           assign lsu_dlm0_a_stall = s245;
24105                           assign lsu_dlm0_a_addr = s242;
24106                           assign lsu_dlm0_a_func = s243;
24107                           assign lsu_dlm0_a_user = s246;
24108                           assign s244 = lsu_dlm0_a_ready;
24109                           assign lsu_dlm0_w_valid = m2_valid &amp; s211 &amp; m2_store &amp; m2_dlm;
24110                           assign lsu_dlm0_w_data = fmt_wdata;
24111                           assign lsu_dlm0_w_mask = s162 &amp; {4{s150}};
24112                           assign s248 = lsu_dlm0_w_status;
24113                           assign s234 = lsu_dlm0_w_ready;
24114                           assign s233 = s244;
24115                           assign s232 = s244;
24116                           assign s201 = m2_store &amp; m2_dlm &amp; s248;
24117                           assign lsu_dlm1_a_addr = {(DLM_AMSB + 1){1'b0}};
24118                           assign lsu_dlm1_a_func = {3{1'b0}};
24119                           assign lsu_dlm1_a_stall = 1'b0;
24120                           assign lsu_dlm1_a_user = 1'b0;
24121                           assign lsu_dlm1_a_valid = 1'b0;
24122                           assign lsu_dlm2_a_addr = {(DLM_AMSB + 1){1'b0}};
24123                           assign lsu_dlm2_a_func = {3{1'b0}};
24124                           assign lsu_dlm2_a_stall = 1'b0;
24125                           assign lsu_dlm2_a_user = 1'b0;
24126                           assign lsu_dlm2_a_valid = 1'b0;
24127                           assign lsu_dlm3_a_addr = {(DLM_AMSB + 1){1'b0}};
24128                           assign lsu_dlm3_a_func = {3{1'b0}};
24129                           assign lsu_dlm3_a_stall = 1'b0;
24130                           assign lsu_dlm3_a_user = 1'b0;
24131                           assign lsu_dlm3_a_valid = 1'b0;
24132                           assign lsu_dlm1_w_data = {32{1'b0}};
24133                           assign lsu_dlm1_w_mask = {4{1'b0}};
24134                           assign lsu_dlm1_w_valid = 1'b0;
24135                           assign lsu_dlm2_w_data = {32{1'b0}};
24136                           assign lsu_dlm2_w_mask = {4{1'b0}};
24137                           assign lsu_dlm2_w_valid = 1'b0;
24138                           assign lsu_dlm3_w_data = {32{1'b0}};
24139                           assign lsu_dlm3_w_mask = {4{1'b0}};
24140                           assign lsu_dlm3_w_valid = 1'b0;
24141                       end
24142                       else if (DLM_SIZE_KB != 0) begin:gen_multi_bank_dlm_ctrl
24143                           wire [DLM_AMSB:0] s242;
24144                           wire [2:0] s243;
24145                           wire s244;
24146                           wire s245;
24147                           wire [0:0] s246;
24148                           wire s247;
24149                           wire s248;
24150                           wire s249 = (NUM_DLM_BANKS == 4);
24151                           assign s247 = m0_valid;
24152                           assign s245 = ~m0_dlm | s50 | m2_stall;
24153                           assign s242 = s43[DLM_AMSB:0];
24154                           assign s243[0] = s35;
24155                           assign s243[1] = s36;
24156                           assign s243[2] = csr_mdlmb_rwecc;
24157                           assign s246 = m0_id;
24158                           kv_lm_a_bank_sel #(
24159                               .AW(DLM_AMSB + 1),
24160                               .BANKS(NUM_DLM_BANKS),
24161                               .DW(32),
24162                               .UW(1)
24163                           ) u_lsu_a_bank_sel (
24164                               .core_clk(core_clk),
24165                               .core_reset_n(core_reset_n),
24166                               .us_bank_sel(s235),
24167                               .us_a_valid(s247),
24168                               .us_a_stall(s245),
24169                               .us_a_ready(s244),
24170                               .us_a_func(s243),
24171                               .us_a_addr(s242),
24172                               .us_a_user(s246),
24173                               .ds0_a_valid(lsu_dlm0_a_valid),
24174                               .ds0_a_ready(lsu_dlm0_a_ready),
24175                               .ds0_a_func(lsu_dlm0_a_func),
24176                               .ds0_a_addr(lsu_dlm0_a_addr),
24177                               .ds0_a_user(lsu_dlm0_a_user),
24178                               .ds0_a_stall(lsu_dlm0_a_stall),
24179                               .ds1_a_valid(lsu_dlm1_a_valid),
24180                               .ds1_a_ready(lsu_dlm1_a_ready),
24181                               .ds1_a_func(lsu_dlm1_a_func),
24182                               .ds1_a_addr(lsu_dlm1_a_addr),
24183                               .ds1_a_user(lsu_dlm1_a_user),
24184                               .ds1_a_stall(lsu_dlm1_a_stall),
24185                               .ds2_a_valid(lsu_dlm2_a_valid),
24186                               .ds2_a_ready(lsu_dlm2_a_ready),
24187                               .ds2_a_func(lsu_dlm2_a_func),
24188                               .ds2_a_addr(lsu_dlm2_a_addr),
24189                               .ds2_a_user(lsu_dlm2_a_user),
24190                               .ds2_a_stall(lsu_dlm2_a_stall),
24191                               .ds3_a_valid(lsu_dlm3_a_valid),
24192                               .ds3_a_ready(lsu_dlm3_a_ready),
24193                               .ds3_a_func(lsu_dlm3_a_func),
24194                               .ds3_a_addr(lsu_dlm3_a_addr),
24195                               .ds3_a_user(lsu_dlm3_a_user),
24196                               .ds3_a_stall(lsu_dlm3_a_stall)
24197                           );
24198                           assign lsu_dlm0_w_valid = m2_valid &amp; s211 &amp; m2_store &amp; m2_dlm &amp; m2_bank[0];
24199                           assign lsu_dlm1_w_valid = m2_valid &amp; s211 &amp; m2_store &amp; m2_dlm &amp; m2_bank[1];
24200                           assign lsu_dlm2_w_valid = m2_valid &amp; s211 &amp; m2_store &amp; m2_dlm &amp; m2_bank[2] &amp; s249;
24201                           assign lsu_dlm3_w_valid = m2_valid &amp; s211 &amp; m2_store &amp; m2_dlm &amp; m2_bank[3] &amp; s249;
24202                           assign lsu_dlm0_w_data = fmt_wdata;
24203                           assign lsu_dlm1_w_data = fmt_wdata;
24204                           assign lsu_dlm2_w_data = fmt_wdata &amp; {32{s249}};
24205                           assign lsu_dlm3_w_data = fmt_wdata &amp; {32{s249}};
24206                           assign lsu_dlm0_w_mask = s162 &amp; {4{s150}};
24207                           assign lsu_dlm1_w_mask = s162 &amp; {4{s150}};
24208                           assign lsu_dlm2_w_mask = s162 &amp; {4{s150 &amp; s249}};
24209                           assign lsu_dlm3_w_mask = s162 &amp; {4{s150 &amp; s249}};
24210                           assign s248 = (lsu_dlm0_w_status &amp; m2_bank[0]) | (lsu_dlm1_w_status &amp; m2_bank[1]) | (lsu_dlm2_w_status &amp; m2_bank[2] &amp; s249) | (lsu_dlm3_w_status &amp; m2_bank[3] &amp; s249);
24211                           assign s234 = (lsu_dlm0_w_ready &amp; m2_bank[0]) | (lsu_dlm1_w_ready &amp; m2_bank[1]) | (lsu_dlm2_w_ready &amp; m2_bank[2] &amp; s249) | (lsu_dlm3_w_ready &amp; m2_bank[3] &amp; s249);
24212                           assign s233 = s244;
24213                           assign s232 = s244;
24214                           assign s201 = m2_store &amp; m2_dlm &amp; s248;
24215                       end
24216                       else begin:gen_dlm_ctrl_stub
24217                           assign s233 = 1'b1;
24218                           assign s232 = 1'b1;
24219                           assign lsu_dlm0_a_addr = {(DLM_AMSB + 1){1'b0}};
24220                           assign lsu_dlm0_a_func = {3{1'b0}};
24221                           assign lsu_dlm0_a_stall = 1'b0;
24222                           assign lsu_dlm0_a_user = 1'b0;
24223                           assign lsu_dlm0_a_valid = 1'b0;
24224                           assign lsu_dlm1_a_addr = {(DLM_AMSB + 1){1'b0}};
24225                           assign lsu_dlm1_a_func = {3{1'b0}};
24226                           assign lsu_dlm1_a_stall = 1'b0;
24227                           assign lsu_dlm1_a_user = 1'b0;
24228                           assign lsu_dlm1_a_valid = 1'b0;
24229                           assign lsu_dlm2_a_addr = {(DLM_AMSB + 1){1'b0}};
24230                           assign lsu_dlm2_a_func = {3{1'b0}};
24231                           assign lsu_dlm2_a_stall = 1'b0;
24232                           assign lsu_dlm2_a_user = 1'b0;
24233                           assign lsu_dlm2_a_valid = 1'b0;
24234                           assign lsu_dlm3_a_addr = {(DLM_AMSB + 1){1'b0}};
24235                           assign lsu_dlm3_a_func = {3{1'b0}};
24236                           assign lsu_dlm3_a_stall = 1'b0;
24237                           assign lsu_dlm3_a_user = 1'b0;
24238                           assign lsu_dlm3_a_valid = 1'b0;
24239                           assign lsu_dlm0_w_data = {32{1'b0}};
24240                           assign lsu_dlm0_w_mask = {4{1'b0}};
24241                           assign lsu_dlm0_w_valid = 1'b0;
24242                           assign lsu_dlm1_w_data = {32{1'b0}};
24243                           assign lsu_dlm1_w_mask = {4{1'b0}};
24244                           assign lsu_dlm1_w_valid = 1'b0;
24245                           assign lsu_dlm2_w_data = {32{1'b0}};
24246                           assign lsu_dlm2_w_mask = {4{1'b0}};
24247                           assign lsu_dlm2_w_valid = 1'b0;
24248                           assign lsu_dlm3_w_data = {32{1'b0}};
24249                           assign lsu_dlm3_w_mask = {4{1'b0}};
24250                           assign lsu_dlm3_w_valid = 1'b0;
24251                           assign s201 = 1'b0;
24252                           assign s234 = 1'b0;
24253                       end
24254                   endgenerate
24255                   generate
24256                       if (ILM_SIZE_KB != 0) begin:gen_ilm_ctrl
24257                           wire s250 = s7 &amp; (csr_milmb_eccen == 2'd2);
24258                           wire s251 = s7 &amp; (csr_milmb_eccen == 2'd3);
24259                           wire [ILM_AMSB + 3:0] s252;
24260                           wire s253;
24261                           wire nds_unused_ilm_a_fifo_wready;
24262                           wire s254;
24263                           wire s255;
24264                           wire [ILM_AMSB + 3:0] s256;
24265                           wire s257;
24266                           wire s258;
24267                           kv_fifo #(
24268                               .DEPTH(2),
24269                               .WIDTH(ILM_AMSB + 3 + 1)
24270                           ) u_ilm_a_fifo (
24271                               .clk(core_clk),
24272                               .reset_n(core_reset_n),
24273                               .flush(1'b0),
24274                               .wdata(s252),
24275                               .wvalid(s253),
24276                               .wready(nds_unused_ilm_a_fifo_wready),
24277                               .rdata(s256),
24278                               .rvalid(s254),
24279                               .rready(s255)
24280                           );
24281                           assign s252 = {csr_milmb_rwecc,s36,s35,s42[ILM_AMSB:0]};
24282                           assign s253 = m0_valid &amp; m0_ilm &amp; ~m0_stall;
24283                           assign s255 = lsu_ilm_a_ready;
24284                           assign lsu_ilm_a_valid = s254;
24285                           assign lsu_ilm_a_stall = 1'b0;
24286                           assign {lsu_ilm_a_func[2],lsu_ilm_a_func[1],lsu_ilm_a_func[0],lsu_ilm_a_addr} = s256;
24287                           assign lsu_ilm_a_user = {2'd0,lsu_ilm_a_addr[2]};
24288                           assign s258 = m2_stall &amp; lsu_ilm_w_ready;
24289                           kv_stall_filter u_lsu_ilm_w_valid(
24290                               .clk(core_clk),
24291                               .reset_n(core_reset_n),
24292                               .valid_pre(s257),
24293                               .stall(s258),
24294                               .valid(lsu_ilm_w_valid)
24295                           );
24296                           assign s257 = m2_valid &amp; s211 &amp; m2_store &amp; m2_ilm;
24297                           assign lsu_ilm_w_data[31:0] = fmt_wdata[31:0];
24298                           assign lsu_ilm_w_data[63:32] = fmt_wdata[31 -:32];
24299                           assign lsu_ilm_w_mask[3:0] = s162[0 +:4] &amp; {4{(~s158[2] | s1) &amp; s150}};
24300                           assign lsu_ilm_w_mask[7:4] = s162[3 -:4] &amp; {4{(s158[2] | s1) &amp; s150}};
24301                           assign ilm_rdata = (lsu_ilm_d_user[0]) ? lsu_ilm_d_data[63 -:32] : lsu_ilm_d_data[0 +:32];
24302                           assign s217 = lsu_ilm_a_ready;
24303                           assign s218 = lsu_ilm_a_ready;
24304                           assign ilm_resp_valid = lsu_ilm_d_valid;
24305                           assign ilm_resp_status[0] = lsu_ilm_d_status[0];
24306                           assign ilm_resp_status[1] = (s250 &amp; lsu_ilm_d_status[1]);
24307                           assign ilm_resp_status[2] = (s251 &amp; lsu_ilm_d_status[1]) | (s251 &amp; lsu_ilm_d_status[2]) | (s250 &amp; lsu_ilm_d_status[2]) | lsu_ilm_d_status[13];
24308                           assign ilm_resp_status[3 +:3] = lsu_ilm_d_status[13] ? 3'd3 : 3'd1;
24309                           assign ilm_resp_status[6] = 1'b1;
24310                           assign ilm_resp_status[7] = 1'b0;
24311                           assign ilm_resp_status[8] = 1'b0;
24312                           assign ilm_resp_status[9 +:8] = lsu_ilm_d_status[3 +:8];
24313                           assign ilm_resp_status[17] = lsu_ilm_d_status[1];
24314                           assign ilm_resp_status[18 +:4] = 4'd8;
24315                           assign ilm_resp_status[22] = 1'b0;
24316                           assign s200 = m2_store &amp; m2_ilm &amp; lsu_ilm_w_status;
24317                       end
24318                       else begin:gen_ilm_ctrl_stub
24319                           assign s217 = 1'b1;
24320                           assign s218 = 1'b1;
24321                           assign ilm_rdata = {32{1'b0}};
24322                           assign ilm_resp_valid = 1'b0;
24323                           assign ilm_resp_status = {23{1'b0}};
24324                           assign lsu_ilm_a_addr = {(ILM_AMSB + 1){1'b0}};
24325                           assign lsu_ilm_a_func = {3{1'b0}};
24326                           assign lsu_ilm_a_stall = 1'b0;
24327                           assign lsu_ilm_a_user = 3'b0;
24328                           assign lsu_ilm_a_valid = 1'b0;
24329                           assign lsu_ilm_w_data = {64{1'b0}};
24330                           assign lsu_ilm_w_mask = {8{1'b0}};
24331                           assign lsu_ilm_w_valid = 1'b0;
24332                           assign s200 = 1'b0;
24333                           wire [1:0] nds_unused_csr_milmb_eccen = csr_milmb_eccen;
24334                           wire nds_unused_csr_milmb_rwecc = csr_milmb_rwecc;
24335                           wire nds_unused_lsu_ilm_a_ready = lsu_ilm_a_ready;
24336                           wire [63:0] nds_unused_lsu_ilm_d_data = lsu_ilm_d_data;
24337                           wire [13:0] nds_unused_lsu_ilm_d_status = lsu_ilm_d_status;
24338                           wire [2:0] nds_unused_lsu_ilm_d_user = lsu_ilm_d_user;
24339                           wire nds_unused_lsu_ilm_d_valid = lsu_ilm_d_valid;
24340                           wire nds_unused_lsu_ilm_w_status = lsu_ilm_w_status;
24341                       end
24342                   endgenerate
24343                   always @(posedge core_clk or negedge core_reset_n) begin
24344      1/1              if (!core_reset_n) begin
24345      1/1                  s224 &lt;= {{(BIU_STATE_BITS - 1){1'b0}},1'b1};
24346                       end
24347      1/1              else if (s226) begin
24348      1/1                  s224 &lt;= s225;
24349                       end
                        MISSING_ELSE
24350                   end
24351                   
24352                   always @* begin
24353      1/1              s225 = {BIU_STATE_BITS{1'b0}};
24354      1/1              case (1'b1)
24355                           s224[BIU_STATE_IDLE]: begin
24356      1/1                      s225[BIU_STATE_NB] = m2_store &amp; ~m2_sc;
24357      1/1                      s225[BIU_STATE_BK] = ~(m2_store &amp; ~m2_sc);
24358      1/1                      s226 = s221;
24359                           end
24360                           s224[BIU_STATE_NB]: begin
24361      1/1                      s225[BIU_STATE_IDLE] = 1'b1;
24362      1/1                      s226 = s222;
24363                           end
24364                           s224[BIU_STATE_BK]: begin
24365      1/1                      s225[BIU_STATE_RESP] = 1'b1;
24366      1/1                      s226 = s222;
24367                           end
24368                           s224[BIU_STATE_RESP]: begin
24369      1/1                      s225[BIU_STATE_IDLE] = 1'b1;
24370      1/1                      s226 = 1'b1;
24371                           end
24372                           default: begin
24373      <font color = "red">0/1     ==>              s225 = {BIU_STATE_BITS{1'b0}};</font>
24374      <font color = "red">0/1     ==>              s226 = 1'b0;</font>
24375                           end
24376                       endcase
24377                   end
24378                   
24379                   kv_pma2axcache u_axcache(
24380                       .c2nc(1'b1),
24381                       .pma_mtype(s171),
24382                       .arcache(s203),
24383                       .awcache(s204)
24384                   );
24385                   assign s221 = lspipe_a_valid &amp; lspipe_a_ready;
24386                   assign s222 = lspipe_d_valid &amp; lspipe_d_ready;
24387                   assign s223 = lspipe_d_denied | lspipe_d_corrupt | lspipe_d_user[1];
24388                   assign lspipe_a_valid = s150 &amp; s157[6] &amp; s227;
24389                   assign lspipe_a_address[PALEN - 1:3] = s159[PALEN - 1:3];
24390                   assign lspipe_a_address[2] = s159[2] &amp; (s166 &lt;= 2'd2);
24391                   assign lspipe_a_address[1] = s159[1] &amp; (s166 &lt;= 2'd1);
24392                   assign lspipe_a_address[0] = s159[0] &amp; (s166 == 2'd0);
24393                   assign lspipe_a_opcode = ({3{s157[41]}} &amp; 3'd4) | ({3{s157[76]}} &amp; 3'd1);
24394                   assign lspipe_a_size = {1'b0,s166};
24395                   assign lspipe_a_param[2:0] = 3'd0;
24396                   assign lspipe_a_user[0 +:3] = s197;
24397                   assign lspipe_a_user[3 +:4] = m2_load ? s203 : s204;
24398                   assign lspipe_a_user[7] = m2_lr | m2_sc;
24399                   assign lspipe_a_corrupt = 1'b0;
24400                   assign lspipe_a_data = fmt_wdata;
24401                   assign lspipe_a_mask = s162;
24402                   assign lspipe_a_source = 1'd0;
24403                   assign s231 = (m2_store &amp; ~m2_sc &amp; s227 &amp; lspipe_a_ready);
24404                   assign biu_resp_valid = s230 | s231;
24405                   assign biu_stall = (m2_alive &amp; m2_biu &amp; ~m2_abort &amp; ~biu_resp_valid);
24406                   assign biu_bk_valid = s228 &amp; s222;
24407                   assign biu_bk_rdata = lspipe_d_data;
24408                   assign biu_bk_error = s223;
24409                   assign biu_bk_exokay = lspipe_d_user[0];
24410                   assign lsu_async_write_error = (s229 &amp; s222 &amp; s223);
24411                   assign lspipe_d_ready = 1'b1;
24412                   assign lsp_ack_status[0] = s157[37];
24413                   assign lsp_ack_status[13] = s174;
24414                   assign lsp_ack_status[1] = m2_abort ? s157[102] : ls_rob_status[2];
24415                   assign lsp_ack_status[15] = m2_abort ? s196 : ls_rob_status[0] | s202 | s238;
24416                   assign lsp_ack_status[14] = m2_abort ? 1'b0 : ls_rob_status[1];
24417                   assign lsp_ack_status[16] = m2_abort ? 1'b0 : ls_rob_status[7];
24418                   assign lsp_ack_status[22 +:8] = m2_abort ? s191 : ls_rob_status[9 +:8];
24419                   assign lsp_ack_status[30] = m2_abort ? s192 : ls_rob_status[17];
24420                   assign lsp_ack_status[31 +:4] = m2_abort ? s193 : ls_rob_status[18 +:4];
24421                   assign lsp_ack_status[35] = m2_abort ? 1'd0 : s198;
24422                   assign lsp_ack_status[2 +:6] = m2_abort ? s157[8 +:6] : s170 ? 6'h7 : s167 ? 6'h7 : m2_store ? 6'h7 : 6'h5;
24423                   assign lsp_ack_status[8 +:3] = m2_abort ? s157[14 +:3] : ls_rob_status[3 +:3];
24424                   assign lsp_ack_status[12] = s175 &amp; ls_rob_status[6];
24425                   assign lsp_ack_status[11] = m2_sc;
24426                   assign lsp_ack_status[17 +:4] = s171;
24427                   assign lsp_ack_status[21] = m2_abort ? ~s176 : ls_rob_status[22];
24428                   assign lsp_ack_status[37] = s186;
24429                   assign lsp_ack_status[36] = s187;
24430                   assign lsp_ack_status[38 +:3] = s161;
24431                   assign lsp_ack_status[41] = s178;
24432                   assign lsp_ack_status[42] = m2_abort ? 1'b0 : s188;
24433                   assign lsp_ack_status[43] = m2_abort ? 1'b0 : s189;
24434                   assign lsp_ack_status[44] = m2_abort ? 1'b0 : s190;
24435                   assign lsp_ack_va = s158;
24436                   assign lsp_ack_pa = s159;
24437                   assign lsp_ack_src = s151;
24438                   assign lsp_ack_kill = s152;
24439                   assign lsp_ack_result = fmt_result;
24440                   assign lsp_ack_bresult = fmt_bresult;
24441                   assign lsp_ack_result2 = fmt_result2;
24442                   assign lsp_ack_fault_va = {s158[EXTVALEN - 1:3],s160};
24443                   assign lsp_ack_valid = m2_alive &amp; s211 &amp; (m2_resp_valid | m2_abort);
24444                   generate
24445                       if (PERFORMANCE_MONITOR_INT == 1) begin:gen_pfm_events
24446                           reg [3:0] s259;
24447                           wire [3:0] s260;
24448                           always @(posedge core_clk) begin
24449      1/1                      s259 &lt;= s260;
24450                           end
24451                   
24452                           assign s260[0] = m2_valid &amp; m2_load &amp; m2_biu &amp; ~m2_stall;
24453                           assign s260[1] = m2_valid &amp; m2_load &amp; m2_biu &amp; m2_stall;
24454                           assign s260[2] = m2_valid &amp; m2_c &amp; m2_stall;
24455                           assign s260[3] = m2_valid &amp; s177 &amp; s220 &amp; ~m2_abort &amp; ~s216;
24456                           assign lsp_event = s259;
24457                       end
24458                       else begin:gen_pfm_events_stub
24459                           assign lsp_event = {4{1'b0}};
24460                       end
24461                   endgenerate
24462                   generate
24463                       if (RVA_SUPPORT_INT == 1) begin:gen_rva_lrsc
24464                           reg s261;
24465                           wire s262;
24466                           wire s263;
24467                           wire s264;
24468                           reg [EXTVALEN - 1:2] s265;
24469                           wire s266;
24470                           reg s267;
24471                           wire s268 = s166 == 2'b10;
24472                           wire s269 = s83 == 2'b10;
24473                           always @(posedge core_clk or negedge core_reset_n) begin
24474      1/1                      if (!core_reset_n) begin
24475      1/1                          s261 &lt;= 1'b0;
24476                               end
24477                               else begin
24478      1/1                          s261 &lt;= s264;
24479                               end
24480                           end
24481                   
24482                           always @(posedge core_clk) begin
24483      1/1                      if (s262) begin
24484      <font color = "red">0/1     ==>                  s265 &lt;= s158[EXTVALEN - 1:2];</font>
24485      <font color = "red">0/1     ==>                  s267 &lt;= s268;</font>
24486                               end
                        MISSING_ELSE
24487                           end
24488                   
24489                           assign s264 = s262 | (s261 &amp; ~s263);
24490                           assign s262 = s150 &amp; ~m2_stall &amp; m2_lr &amp; ls_rob_status[6] &amp; ~ls_rob_status[0] &amp; ~ls_rob_status[1] &amp; ~ls_rob_status[2];
24491                           assign s263 = (lsp_ack_valid &amp; ~s216 &amp; ~s152) | lsp_reserve_clr;
24492                           assign s266 = (s74[EXTVALEN - 1:2] == s265[EXTVALEN - 1:2]) &amp; (s269 == s267);
24493                           assign s128 = ~s87 | (s261 &amp; s266);
24494                       end
24495                       else begin:gen_no_rva_lrsc
24496                           assign s128 = 1'b0;
24497                       end
24498                   endgenerate
24499                   generate
24500                       if ((DCACHE_PREFETCH_SUPPORT_INT == 1)) begin:gen_rpt_cmt
24501                           reg s270;
24502                           reg s271;
24503                           reg [11:0] s272;
24504                           reg [EXTVALEN - 1:0] s273;
24505                           reg [16:0] s274;
24506                           wire s275;
24507                           wire s276;
24508                           wire [11:0] s277;
24509                           wire [EXTVALEN - 1:0] s278;
24510                           wire [16:0] s279;
24511                           always @(posedge core_clk or negedge core_reset_n) begin
24512      1/1                      if (!core_reset_n) begin
24513      1/1                          s270 &lt;= 1'b0;
24514                               end
24515                               else begin
24516      1/1                          s270 &lt;= s275;
24517                               end
24518                           end
24519                   
24520                           always @(posedge core_clk) begin
24521      1/1                      if (lsp_ack_valid) begin
24522      1/1                          s271 &lt;= s276;
24523      1/1                          s272 &lt;= s277;
24524      1/1                          s273 &lt;= s278;
24525      1/1                          s274 &lt;= s279;
24526                               end
                        MISSING_ELSE
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod1741.html" >kv_lspipe</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>106</td><td>63</td><td>59.43</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>106</td><td>63</td><td>59.43</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       23327
 EXPRESSION (s95 ? 4'b0 : pma_lsu_resp_mtype)
             -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       23573
 EXPRESSION (s236 ? s171 : s14[12+:4])
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       23576
 EXPRESSION (s38 ? s40[(PALEN - 1):0] : lsp_req_pa)
             -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       23696
 EXPRESSION (m2_stall ? s131 : 1'b0)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       23709
 EXPRESSION (s237 ? s171 : s72[21+:4])
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       23739
 EXPRESSION ((((s88 | s85) | s92)) ? 6'h07 : 6'h05)
             ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       23740
 EXPRESSION (s88 ? 6'h07 : (s87 ? 6'h07 : (s86 ? 6'h05 : (s115 ? s146 : (s124 ? s149 : (s89 ? s149 : (s85 ? 6'h06 : 6'h04)))))))
             -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       23740
 SUB-EXPRESSION (s87 ? 6'h07 : (s86 ? 6'h05 : (s115 ? s146 : (s124 ? s149 : (s89 ? s149 : (s85 ? 6'h06 : 6'h04))))))
                 -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       23740
 SUB-EXPRESSION (s86 ? 6'h05 : (s115 ? s146 : (s124 ? s149 : (s89 ? s149 : (s85 ? 6'h06 : 6'h04)))))
                 -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       23740
 SUB-EXPRESSION (s115 ? s146 : (s124 ? s149 : (s89 ? s149 : (s85 ? 6'h06 : 6'h04))))
                 --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       23740
 SUB-EXPRESSION (s124 ? s149 : (s89 ? s149 : (s85 ? 6'h06 : 6'h04)))
                 --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       23740
 SUB-EXPRESSION (s89 ? s149 : (s85 ? 6'h06 : 6'h04))
                 -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       23740
 SUB-EXPRESSION (s85 ? 6'h06 : 6'h04)
                 -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       23742
 EXPRESSION ((((s88 | s85) | s92)) ? 6'h0f : 6'h0d)
             ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       23743
 EXPRESSION (s135 ? 6'h03 : (s141 ? s147 : (s115 ? s146 : (s140 ? s149 : 6'b0))))
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       23743
 SUB-EXPRESSION (s141 ? s147 : (s115 ? s146 : (s140 ? s149 : 6'b0)))
                 --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       23743
 SUB-EXPRESSION (s115 ? s146 : (s140 ? s149 : 6'b0))
                 --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       23743
 SUB-EXPRESSION (s140 ? s149 : 6'b0)
                 --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       23744
 EXPRESSION (s141 ? 3'd4 : (s106 ? s107 : (s121 ? 3'd2 : (s145 ? 3'd6 : (s123 ? 3'd5 : (s126 ? 3'd7 : 3'b0))))))
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       23744
 SUB-EXPRESSION (s106 ? s107 : (s121 ? 3'd2 : (s145 ? 3'd6 : (s123 ? 3'd5 : (s126 ? 3'd7 : 3'b0)))))
                 --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       23744
 SUB-EXPRESSION (s121 ? 3'd2 : (s145 ? 3'd6 : (s123 ? 3'd5 : (s126 ? 3'd7 : 3'b0))))
                 --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       23744
 SUB-EXPRESSION (s145 ? 3'd6 : (s123 ? 3'd5 : (s126 ? 3'd7 : 3'b0)))
                 --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       23744
 SUB-EXPRESSION (s123 ? 3'd5 : (s126 ? 3'd7 : 3'b0))
                 --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       23744
 SUB-EXPRESSION (s126 ? 3'd7 : 3'b0)
                 --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       23745
 EXPRESSION (s106 ? s108 : 8'b0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       23746
 EXPRESSION (s106 ? s109 : 1'b0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       23747
 EXPRESSION (s106 ? s110 : 4'b0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       23878
 EXPRESSION (m2_stall ? (((s153 | s152) | (m2_abort &amp; s211))) : s131)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       23880
 EXPRESSION (m2_stall ? ((s208 | s211)) : s70)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       24045
 EXPRESSION (lsu_dlm0_d_status[13] ? 3'd3 : 3'b1)
             ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       24056
 EXPRESSION (lsu_dlm1_d_status[13] ? 3'd3 : 3'b1)
             ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       24067
 EXPRESSION (lsu_dlm2_d_status[13] ? 3'd3 : 3'b1)
             ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       24078
 EXPRESSION (lsu_dlm3_d_status[13] ? 3'd3 : 3'b1)
             ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       24301
 EXPRESSION (lsu_ilm_d_user[0] ? lsu_ilm_d_data[63-:32] : lsu_ilm_d_data[0+:32])
             --------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       24308
 EXPRESSION (lsu_ilm_d_status[13] ? 3'd3 : 3'b1)
             ----------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       24397
 EXPRESSION (m2_load ? s203 : s204)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       24414
 EXPRESSION (m2_abort ? s157[102] : ls_rob_status[2])
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       24415
 EXPRESSION (m2_abort ? s196 : (((ls_rob_status[0] | s202) | s238)))
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       24416
 EXPRESSION (m2_abort ? 1'b0 : ls_rob_status[1])
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       24417
 EXPRESSION (m2_abort ? 1'b0 : ls_rob_status[7])
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       24418
 EXPRESSION (m2_abort ? s191 : ls_rob_status[9+:8])
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       24419
 EXPRESSION (m2_abort ? s192 : ls_rob_status[17])
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       24420
 EXPRESSION (m2_abort ? s193 : ls_rob_status[18+:4])
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       24421
 EXPRESSION (m2_abort ? 1'b0 : s198)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       24422
 EXPRESSION (m2_abort ? s157[8+:6] : (s170 ? 6'h07 : (s167 ? 6'h07 : (m2_store ? 6'h07 : 6'h05))))
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       24422
 SUB-EXPRESSION (s170 ? 6'h07 : (s167 ? 6'h07 : (m2_store ? 6'h07 : 6'h05)))
                 --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       24422
 SUB-EXPRESSION (s167 ? 6'h07 : (m2_store ? 6'h07 : 6'h05))
                 --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       24422
 SUB-EXPRESSION (m2_store ? 6'h07 : 6'h05)
                 ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       24423
 EXPRESSION (m2_abort ? s157[14+:3] : ls_rob_status[3+:3])
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       24427
 EXPRESSION (m2_abort ? ((~s176)) : ls_rob_status[22])
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       24432
 EXPRESSION (m2_abort ? 1'b0 : s188)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       24433
 EXPRESSION (m2_abort ? 1'b0 : s189)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       24434
 EXPRESSION (m2_abort ? 1'b0 : s190)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod1741.html" >kv_lspipe</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">188</td>
<td class="rt">54</td>
<td class="rt">28.72 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">3666</td>
<td class="rt">1989</td>
<td class="rt">54.26 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">1833</td>
<td class="rt">996</td>
<td class="rt">54.34 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">1833</td>
<td class="rt">993</td>
<td class="rt">54.17 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">188</td>
<td class="rt">54</td>
<td class="rt">28.72 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">3666</td>
<td class="rt">1989</td>
<td class="rt">54.26 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">1833</td>
<td class="rt">996</td>
<td class="rt">54.34 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">1833</td>
<td class="rt">993</td>
<td class="rt">54.17 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>core_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>core_reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>csr_ls_translate_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_milmb_eccen[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_milmb_rwecc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_mdlmb_eccen[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_mdlmb_rwecc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_mxstatus_dme</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_mcache_ctl_dc_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>csr_halt_mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_satp_mode[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_mmisc_ctl_una</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>lsp_event[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>lsp_event[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dcu_wna_pending</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>lsp_standby_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rpt_cmt_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rpt_cmt_kill</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rpt_cmt_pc[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rpt_cmt_pc[11:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rpt_cmt_va[19:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rpt_cmt_va[20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rpt_cmt_va[21]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rpt_cmt_va[23:22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rpt_cmt_va[26:24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rpt_cmt_va[27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rpt_cmt_va[30:28]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rpt_cmt_va[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rpt_cmt_status[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rpt_cmt_status[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rpt_cmt_status[4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rpt_cmt_status[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rpt_cmt_status[7:6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rpt_cmt_status[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rpt_cmt_status[9]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rpt_cmt_status[10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rpt_cmt_status[11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rpt_cmt_status[16:12]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>lsp_req_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>lsp_req_stall</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>lsp_req_ptw</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>lsp_req_src[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>lsp_req_src[6:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>lsp_req_func[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>lsp_req_func[16:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>lsp_req_func[21:17]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>lsp_req_func[26:22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>lsp_req_func[28:27]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>lsp_req_func[32:29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>lsp_req_func[36:33]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>lsp_req_pc[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>lsp_req_pc[11:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>lsp_req_va[19:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>lsp_req_va[20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>lsp_req_va[21]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>lsp_req_va[23:22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>lsp_req_va[26:24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>lsp_req_va[27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>lsp_req_va[31:28]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>lsp_req_va_lm[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>lsp_req_pa[19:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>lsp_req_pa[20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>lsp_req_pa[21]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>lsp_req_pa[23:22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>lsp_req_pa[26:24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>lsp_req_pa[27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>lsp_req_pa[31:28]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>lsp_req_base_va20[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>lsp_req_offset[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>lsp_req_ilm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>lsp_req_dlm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>lsp_req_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>lsp_ack_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>lsp_ack_kill</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>lsp_ack_src[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>lsp_ack_src[6:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>lsp_ack_result[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>lsp_ack_result2[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>lsp_ack_bresult[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>lsp_ack_va[19:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>lsp_ack_va[20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>lsp_ack_va[21]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>lsp_ack_va[23:22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>lsp_ack_va[26:24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>lsp_ack_va[27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>lsp_ack_va[31:28]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>lsp_ack_fault_va[19:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>lsp_ack_fault_va[20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>lsp_ack_fault_va[21]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>lsp_ack_fault_va[23:22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>lsp_ack_fault_va[26:24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>lsp_ack_fault_va[27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>lsp_ack_fault_va[31:28]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>lsp_ack_pa[19:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>lsp_ack_pa[20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>lsp_ack_pa[21]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>lsp_ack_pa[23:22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>lsp_ack_pa[26:24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>lsp_ack_pa[27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>lsp_ack_pa[31:28]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>lsp_ack_status[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>lsp_ack_status[3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>lsp_ack_status[7:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>lsp_ack_status[10:8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>lsp_ack_status[11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>lsp_ack_status[12]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>lsp_ack_status[14:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>lsp_ack_status[15]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>lsp_ack_status[16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>lsp_ack_status[18:17]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>lsp_ack_status[19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>lsp_ack_status[21:20]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>lsp_ack_status[29:22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>lsp_ack_status[31:30]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>lsp_ack_status[32]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>lsp_ack_status[34:33]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>lsp_ack_status[36:35]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>lsp_ack_status[37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>lsp_ack_status[44:38]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>nbload_resp_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>nbload_resp_rd[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>nbload_resp_result[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>nbload_resp_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>lsu_async_read_error</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>prf_resp_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>prf_resp_id[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>prf_resp_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>lsp_commit[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>lsp_commit[6:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>lsp_kill[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>lsp_kill[6:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>lsp_cmt_wdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>lsp_cmt_wdata[63:32]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>lsp_reserve_clr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dtlb_lsu_status[30:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>lsu_dtlb_lru_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>lsu_dtlb_lru_wdata[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>lsu_pmp_req_pa[19:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>lsu_pmp_req_pa[20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>lsu_pmp_req_pa[21]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>lsu_pmp_req_pa[23:22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>lsu_pmp_req_pa[26:24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>lsu_pmp_req_pa[27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>lsu_pmp_req_pa[31:28]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>lsu_pmp_req_store</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>pmp_lsu_resp_fault</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>lsu_pma_req_pa[19:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>lsu_pma_req_pa[20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>lsu_pma_req_pa[21]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>lsu_pma_req_pa[23:22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>lsu_pma_req_pa[26:24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>lsu_pma_req_pa[27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>lsu_pma_req_pa[31:28]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>pma_lsu_resp_fault</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pma_lsu_resp_mtype[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>pma_lsu_resp_mtype[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pma_lsu_resp_mtype[3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>pma_lsu_resp_namo</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dcu_req_addr[19:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dcu_req_addr[20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dcu_req_addr[21]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dcu_req_addr[23:22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dcu_req_addr[26:24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dcu_req_addr[27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dcu_req_addr[31:28]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dcu_req_func[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dcu_req_func[6:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dcu_req_func[8:7]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dcu_req_func[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dcu_req_func[14:10]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dcu_req_func[17:15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dcu_req_func[20:18]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dcu_req_func[21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dcu_req_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dcu_req_stall</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dcu_req_id</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dcu_req_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dcu_ack_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dcu_ack_id</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dcu_ack_rdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dcu_ack_status[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dcu_ack_status[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dcu_ack_status[3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dcu_ack_status[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dcu_ack_status[5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dcu_ack_status[18:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dcu_cmt_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dcu_cmt_addr[19:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dcu_cmt_addr[20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dcu_cmt_addr[21]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dcu_cmt_addr[23:22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dcu_cmt_addr[26:24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dcu_cmt_addr[27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dcu_cmt_addr[31:28]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dcu_cmt_func[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dcu_cmt_func[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dcu_cmt_func[4:3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dcu_cmt_func[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dcu_cmt_func[8:6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dcu_cmt_func[10:9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dcu_cmt_wdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dcu_cmt_wmask[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dcu_cri_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dcu_cri_id</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dcu_cri_rdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dcu_cri_nbload_result[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dcu_cri_status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dcu_cri_status[6:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dcu_cri_status[8:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>lspipe_a_opcode[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>lspipe_a_opcode[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>lspipe_a_opcode[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>lspipe_a_param[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>lspipe_a_user[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>lspipe_a_user[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>lspipe_a_user[4:3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>lspipe_a_user[7:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>lspipe_a_size[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>lspipe_a_size[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>lspipe_a_source</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>lspipe_a_address[19:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>lspipe_a_address[20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>lspipe_a_address[21]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>lspipe_a_address[23:22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>lspipe_a_address[26:24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>lspipe_a_address[27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>lspipe_a_address[31:28]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>lspipe_a_data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>lspipe_a_mask[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>lspipe_a_corrupt</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>lspipe_a_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>lspipe_a_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>lspipe_d_opcode[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>lspipe_d_param[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>lspipe_d_user[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>lspipe_d_size[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>lspipe_d_source</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>lspipe_d_sink[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>lspipe_d_sink[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>lspipe_d_data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>lspipe_d_denied</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>lspipe_d_corrupt</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>lspipe_d_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>lspipe_d_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>lsu_dlm0_a_addr[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>lsu_dlm0_a_func[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>lsu_dlm0_a_func[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>lsu_dlm0_a_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>lsu_dlm0_a_stall</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>lsu_dlm0_a_user</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>lsu_dlm0_a_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>lsu_dlm1_a_addr[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>lsu_dlm1_a_func[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>lsu_dlm1_a_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>lsu_dlm1_a_stall</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>lsu_dlm1_a_user</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>lsu_dlm1_a_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>lsu_dlm2_a_addr[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>lsu_dlm2_a_func[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>lsu_dlm2_a_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>lsu_dlm2_a_stall</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>lsu_dlm2_a_user</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>lsu_dlm2_a_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>lsu_dlm3_a_addr[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>lsu_dlm3_a_func[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>lsu_dlm3_a_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>lsu_dlm3_a_stall</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>lsu_dlm3_a_user</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>lsu_dlm3_a_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>lsu_dlm0_d_data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>lsu_dlm0_d_status[13:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>lsu_dlm0_d_user</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>lsu_dlm0_d_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>lsu_dlm1_d_data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>lsu_dlm1_d_status[13:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>lsu_dlm1_d_user</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>lsu_dlm1_d_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>lsu_dlm2_d_data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>lsu_dlm2_d_status[13:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>lsu_dlm2_d_user</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>lsu_dlm2_d_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>lsu_dlm3_d_data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>lsu_dlm3_d_status[13:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>lsu_dlm3_d_user</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>lsu_dlm3_d_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>lsu_dlm0_w_data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>lsu_dlm0_w_mask[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>lsu_dlm0_w_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>lsu_dlm0_w_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>lsu_dlm0_w_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>lsu_dlm1_w_data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>lsu_dlm1_w_mask[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>lsu_dlm1_w_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>lsu_dlm1_w_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>lsu_dlm1_w_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>lsu_dlm2_w_data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>lsu_dlm2_w_mask[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>lsu_dlm2_w_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>lsu_dlm2_w_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>lsu_dlm2_w_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>lsu_dlm3_w_data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>lsu_dlm3_w_mask[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>lsu_dlm3_w_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>lsu_dlm3_w_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>lsu_dlm3_w_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>lsu_ilm_a_addr[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>lsu_ilm_a_func[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>lsu_ilm_a_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>lsu_ilm_a_stall</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>lsu_ilm_a_user[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>lsu_ilm_a_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>lsu_ilm_d_data[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>lsu_ilm_d_status[13:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>lsu_ilm_d_user[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>lsu_ilm_d_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>lsu_ilm_w_data[63:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>lsu_ilm_w_mask[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>lsu_ilm_w_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>lsu_ilm_w_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>lsu_ilm_w_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>trigm_ls_load</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>trigm_ls_store</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>trigm_ls_addr[19:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>trigm_ls_addr[20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>trigm_ls_addr[21]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>trigm_ls_addr[23:22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>trigm_ls_addr[26:24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>trigm_ls_addr[27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>trigm_ls_addr[31:28]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>trigm_ls_result[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>lsu_async_write_error</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="FSM"></a>
FSM Coverage for Module : <a href="mod1741.html" >kv_lspipe</a><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: s224</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
<td>(Not included in score)</td>
</tr><tr class="s10">
<td>Transitions</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: s224</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>BIU_STATE_BK</td>
<td class="rt">24357</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>BIU_STATE_IDLE</td>
<td class="rt">24361</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>BIU_STATE_NB</td>
<td class="rt">24356</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>BIU_STATE_RESP</td>
<td class="rt">24365</td>
<td>Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>BIU_STATE_BK->BIU_STATE_RESP</td>
<td class="rt">24365</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>BIU_STATE_IDLE->BIU_STATE_BK</td>
<td class="rt">24357</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>BIU_STATE_IDLE->BIU_STATE_NB</td>
<td class="rt">24356</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>BIU_STATE_NB->BIU_STATE_IDLE</td>
<td class="rt">24361</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>BIU_STATE_RESP->BIU_STATE_IDLE</td>
<td class="rt">24369</td>
<td>Covered</td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod1741.html" >kv_lspipe</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">124</td>
<td class="rt">79</td>
<td class="rt">63.71 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">23327</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">23573</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">23696</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">23709</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">23739</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">23740</td>
<td class="rt">8</td>
<td class="rt">3</td>
<td class="rt">37.50 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">23742</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s2">
<td>TERNARY</td>
<td class="rt">23743</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s1">
<td>TERNARY</td>
<td class="rt">23744</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">23745</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">23746</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">23747</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">23878</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">23880</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">24045</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">24056</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">24067</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">24078</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">24397</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">24414</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">24415</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">24416</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">24417</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">24418</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">24419</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">24420</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">24421</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s4">
<td>TERNARY</td>
<td class="rt">24422</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">24423</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">24427</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">24432</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">24433</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">24434</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">23576</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">24301</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">24308</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">23524</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">23639</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">23671</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">23680</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">23802</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">23843</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">23852</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">23861</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">24344</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s8">
<td>CASE</td>
<td class="rt">24354</td>
<td class="rt">5</td>
<td class="rt">4</td>
<td class="rt">80.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">24474</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">24483</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">24512</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">24521</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23327      wire [3:0] s122 = s95 ? 4'b0000 : pma_lsu_resp_mtype;
                                 <font color = "red">-1-</font>  
                                 <font color = "red">==></font>  
                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23573      assign s52 = s236 ? s171 : s14[12 +:4];
                             <font color = "red">-1-</font>  
                             <font color = "red">==></font>  
                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23696      assign s130 = m2_stall ? s131 : 1'b0;
                                  <font color = "green">-1-</font>  
                                  <font color = "green">==></font>  
                                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23709      assign s142 = s237 ? s171 : s72[21 +:4];
                              <font color = "red">-1-</font>  
                              <font color = "red">==></font>  
                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23739      assign s149 = (s88 | s85 | s92) ? 6'h7 : 6'h5;
                                           <font color = "green">-1-</font>  
                                           <font color = "green">==></font>  
                                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23740      assign s147 = s88 ? 6'h7 : s87 ? 6'h7 : s86 ? 6'h5 : s115 ? s146 : s124 ? s149 : s89 ? s149 : s85 ? 6'h6 : 6'h4;
                             <font color = "red">-1-</font>          <font color = "red">-2-</font>          <font color = "red">-3-</font>           <font color = "red">-4-</font>           <font color = "green">-5-</font>          <font color = "red">-6-</font>          <font color = "green">-7-</font>                  
                             <font color = "red">==></font>          <font color = "red">==></font>          <font color = "red">==></font>           <font color = "red">==></font>           <font color = "green">==></font>          <font color = "red">==></font>          <font color = "green">==></font>                  
                                                                                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>-6-</th><th nowrap width=80>-7-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23742      assign s146 = (s88 | s85 | s92) ? 6'hf : 6'hd;
                                           <font color = "green">-1-</font>  
                                           <font color = "green">==></font>  
                                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23743      assign s73[8 +:6] = s135 ? 6'h3 : s141 ? s147 : s115 ? s146 : s140 ? s149 : 6'd0;
                                    <font color = "red">-1-</font>           <font color = "red">-2-</font>           <font color = "red">-3-</font>           <font color = "red">-4-</font>         
                                    <font color = "red">==></font>           <font color = "red">==></font>           <font color = "red">==></font>           <font color = "red">==></font>         
                                                                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23744      assign s73[14 +:3] = s141 ? 3'd4 : s106 ? s107 : s121 ? 3'd2 : s145 ? 3'd6 : s123 ? 3'd5 : s126 ? 3'd7 : 3'd0;
                                     <font color = "red">-1-</font>           <font color = "red">-2-</font>           <font color = "red">-3-</font>           <font color = "red">-4-</font>           <font color = "red">-5-</font>           <font color = "red">-6-</font>               
                                     <font color = "red">==></font>           <font color = "red">==></font>           <font color = "red">==></font>           <font color = "red">==></font>           <font color = "red">==></font>           <font color = "red">==></font>               
                                                                                                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>-6-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23745      assign s132 = s106 ? s108 : 8'd0;
                              <font color = "red">-1-</font>  
                              <font color = "red">==></font>  
                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23746      assign s133 = s106 ? s109 : 1'd0;
                              <font color = "red">-1-</font>  
                              <font color = "red">==></font>  
                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23747      assign s134 = s106 ? s110 : 4'd0;
                              <font color = "red">-1-</font>  
                              <font color = "red">==></font>  
                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23878      assign s154 = m2_stall ? (s153 | s152 | (m2_abort & s211)) : s131;
                                  <font color = "green">-1-</font>  
                                  <font color = "green">==></font>  
                                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23880      assign s209 = m2_stall ? (s208 | s211) : s70;
                                  <font color = "green">-1-</font>  
                                  <font color = "green">==></font>  
                                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
24045      assign dlm_resp_status0[3 +:3] = lsu_dlm0_d_status[13] ? 3'd3 : 3'd1;
                                                                  <font color = "red">-1-</font>  
                                                                  <font color = "red">==></font>  
                                                                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
24056      assign dlm_resp_status1[3 +:3] = lsu_dlm1_d_status[13] ? 3'd3 : 3'd1;
                                                                  <font color = "red">-1-</font>  
                                                                  <font color = "red">==></font>  
                                                                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
24067      assign dlm_resp_status2[3 +:3] = lsu_dlm2_d_status[13] ? 3'd3 : 3'd1;
                                                                  <font color = "red">-1-</font>  
                                                                  <font color = "red">==></font>  
                                                                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
24078      assign dlm_resp_status3[3 +:3] = lsu_dlm3_d_status[13] ? 3'd3 : 3'd1;
                                                                  <font color = "red">-1-</font>  
                                                                  <font color = "red">==></font>  
                                                                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
24397      assign lspipe_a_user[3 +:4] = m2_load ? s203 : s204;
                                                 <font color = "green">-1-</font>  
                                                 <font color = "green">==></font>  
                                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
24414      assign lsp_ack_status[1] = m2_abort ? s157[102] : ls_rob_status[2];
                                               <font color = "red">-1-</font>  
                                               <font color = "red">==></font>  
                                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
24415      assign lsp_ack_status[15] = m2_abort ? s196 : ls_rob_status[0] | s202 | s238;
                                                <font color = "red">-1-</font>  
                                                <font color = "red">==></font>  
                                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
24416      assign lsp_ack_status[14] = m2_abort ? 1'b0 : ls_rob_status[1];
                                                <font color = "red">-1-</font>  
                                                <font color = "red">==></font>  
                                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
24417      assign lsp_ack_status[16] = m2_abort ? 1'b0 : ls_rob_status[7];
                                                <font color = "red">-1-</font>  
                                                <font color = "red">==></font>  
                                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
24418      assign lsp_ack_status[22 +:8] = m2_abort ? s191 : ls_rob_status[9 +:8];
                                                    <font color = "red">-1-</font>  
                                                    <font color = "red">==></font>  
                                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
24419      assign lsp_ack_status[30] = m2_abort ? s192 : ls_rob_status[17];
                                                <font color = "red">-1-</font>  
                                                <font color = "red">==></font>  
                                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
24420      assign lsp_ack_status[31 +:4] = m2_abort ? s193 : ls_rob_status[18 +:4];
                                                    <font color = "red">-1-</font>  
                                                    <font color = "red">==></font>  
                                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
24421      assign lsp_ack_status[35] = m2_abort ? 1'd0 : s198;
                                                <font color = "red">-1-</font>  
                                                <font color = "red">==></font>  
                                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
24422      assign lsp_ack_status[2 +:6] = m2_abort ? s157[8 +:6] : s170 ? 6'h7 : s167 ? 6'h7 : m2_store ? 6'h7 : 6'h5;
                                                   <font color = "red">-1-</font>                  <font color = "red">-2-</font>           <font color = "red">-3-</font>               <font color = "green">-4-</font>         
                                                   <font color = "red">==></font>                  <font color = "red">==></font>           <font color = "red">==></font>               <font color = "green">==></font>         
                                                                                                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
24423      assign lsp_ack_status[8 +:3] = m2_abort ? s157[14 +:3] : ls_rob_status[3 +:3];
                                                   <font color = "red">-1-</font>  
                                                   <font color = "red">==></font>  
                                                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
24427      assign lsp_ack_status[21] = m2_abort ? ~s176 : ls_rob_status[22];
                                                <font color = "red">-1-</font>  
                                                <font color = "red">==></font>  
                                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
24432      assign lsp_ack_status[42] = m2_abort ? 1'b0 : s188;
                                                <font color = "red">-1-</font>  
                                                <font color = "red">==></font>  
                                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
24433      assign lsp_ack_status[43] = m2_abort ? 1'b0 : s189;
                                                <font color = "red">-1-</font>  
                                                <font color = "red">==></font>  
                                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
24434      assign lsp_ack_status[44] = m2_abort ? 1'b0 : s190;
                                                <font color = "red">-1-</font>  
                                                <font color = "red">==></font>  
                                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23576              assign s47 = s38 ? s40[PALEN - 1:0] : lsp_req_pa;
                                    <font color = "green">-1-</font>  
                                    <font color = "green">==></font>  
                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
24301              assign ilm_rdata = (lsu_ilm_d_user[0]) ? lsu_ilm_d_data[63 -:32] : lsu_ilm_d_data[0 +:32];
                                                          <font color = "red">-1-</font>  
                                                          <font color = "red">==></font>  
                                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
24308              assign ilm_resp_status[3 +:3] = lsu_ilm_d_status[13] ? 3'd3 : 3'd1;
                                                                        <font color = "red">-1-</font>  
                                                                        <font color = "red">==></font>  
                                                                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23524          if (!core_reset_n) begin
               <font color = "green">-1-</font>  
23525              m0_id <= 1'b0;
           <font color = "green">        ==></font>
23526          end
23527          else if (s12) begin
                    <font color = "green">-2-</font>  
23528              m0_id <= ~m0_id;
           <font color = "green">        ==></font>
23529          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23639          if (!core_reset_n) begin
               <font color = "green">-1-</font>  
23640              m1_valid <= 1'b0;
           <font color = "green">        ==></font>
23641              s72 <= {80{1'b0}};
23642              s74 <= {EXTVALEN{1'b0}};
23643              s75 <= 3'd0;
23644              s76 <= 3'd0;
23645              s80 <= {PALEN{1'b0}};
23646              s81 <= {4{1'b0}};
23647              s71 <= {LSP_SRCS{1'b0}};
23648          end
23649          else if (~m2_stall) begin
                    <font color = "green">-2-</font>  
23650              m1_valid <= m0_valid & ~m0_stall;
           <font color = "green">        ==></font>
23651              s72 <= s11;
23652              s74 <= s40;
23653              s75 <= s44;
23654              s76 <= s45;
23655              s80 <= s47;
23656              s81 <= s49;
23657              s71 <= s10;
23658          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23671          if (!core_reset_n) begin
               <font color = "green">-1-</font>  
23672              m1_killed <= 1'b0;
           <font color = "green">        ==></font>
23673          end
23674          else begin
23675              m1_killed <= s130;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23680          if (!core_reset_n) begin
               <font color = "green">-1-</font>  
23681              s67 <= 1'b0;
           <font color = "green">        ==></font>
23682          end
23683          else begin
23684              s67 <= s68;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23802          if (!core_reset_n) begin
               <font color = "green">-1-</font>  
23803              m2_valid <= 1'b0;
           <font color = "green">        ==></font>
23804              s157 <= {103{1'b0}};
23805              s158 <= {EXTVALEN{1'b0}};
23806              s159 <= {PALEN{1'b0}};
23807              s161 <= 3'd0;
23808              s162 <= {4{1'b0}};
23809              s151 <= {LSP_SRCS{1'b0}};
23810              s160 <= 3'd0;
23811          end
23812          else if (~m2_stall) begin
                    <font color = "green">-2-</font>  
23813              m2_valid <= m1_valid;
           <font color = "green">        ==></font>
23814              s157 <= s73;
23815              s158 <= s79;
23816              s159 <= s80;
23817              s161 <= s76;
23818              s162 <= s81;
23819              s151 <= s71;
23820              s160 <= s75;
23821          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23843          if (!core_reset_n) begin
               <font color = "green">-1-</font>  
23844              s153 <= 1'b0;
           <font color = "green">        ==></font>
23845          end
23846          else begin
23847              s153 <= s154;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23852          if (!core_reset_n) begin
               <font color = "green">-1-</font>  
23853              s208 <= 1'b0;
           <font color = "green">        ==></font>
23854          end
23855          else begin
23856              s208 <= s209;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23861          if (!core_reset_n) begin
               <font color = "green">-1-</font>  
23862              s155 <= 1'b0;
           <font color = "green">        ==></font>
23863          end
23864          else begin
23865              s155 <= s156;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
24344          if (!core_reset_n) begin
               <font color = "green">-1-</font>  
24345              s224 <= {{(BIU_STATE_BITS - 1){1'b0}},1'b1};
           <font color = "green">        ==></font>
24346          end
24347          else if (s226) begin
                    <font color = "green">-2-</font>  
24348              s224 <= s225;
           <font color = "green">        ==></font>
24349          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
24354          case (1'b1)
               <font color = "red">-1-</font>  
24355              s224[BIU_STATE_IDLE]: begin
24356                  s225[BIU_STATE_NB] = m2_store & ~m2_sc;
           <font color = "green">            ==></font>
24357                  s225[BIU_STATE_BK] = ~(m2_store & ~m2_sc);
24358                  s226 = s221;
24359              end
24360              s224[BIU_STATE_NB]: begin
24361                  s225[BIU_STATE_IDLE] = 1'b1;
           <font color = "green">            ==></font>
24362                  s226 = s222;
24363              end
24364              s224[BIU_STATE_BK]: begin
24365                  s225[BIU_STATE_RESP] = 1'b1;
           <font color = "green">            ==></font>
24366                  s226 = s222;
24367              end
24368              s224[BIU_STATE_RESP]: begin
24369                  s225[BIU_STATE_IDLE] = 1'b1;
           <font color = "green">            ==></font>
24370                  s226 = 1'b1;
24371              end
24372              default: begin
24373                  s225 = {BIU_STATE_BITS{1'b0}};
           <font color = "red">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>s224[BIU_STATE_IDLE] </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>s224[BIU_STATE_NB] </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>s224[BIU_STATE_BK] </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>s224[BIU_STATE_RESP] </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
24474                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
24475                      s261 <= 1'b0;
           <font color = "green">                ==></font>
24476                  end
24477                  else begin
24478                      s261 <= s264;
           <font color = "green">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
24483                  if (s262) begin
                       <font color = "red">-1-</font>  
24484                      s265 <= s158[EXTVALEN - 1:2];
           <font color = "red">                ==></font>
24485                      s267 <= s268;
24486                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
24512                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
24513                      s270 <= 1'b0;
           <font color = "green">                ==></font>
24514                  end
24515                  else begin
24516                      s270 <= s275;
           <font color = "green">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
24521                  if (lsp_ack_valid) begin
                       <font color = "green">-1-</font>  
24522                      s271 <= s276;
           <font color = "green">                ==></font>
24523                      s272 <= s277;
24524                      s273 <= s278;
24525                      s274 <= s279;
24526                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_93543">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#FSM">FSM</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_kv_lspipe">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#FSM">FSM</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
