\chapter{Learning FPGA Design}
\hypertarget{md_learn}{}\label{md_learn}\index{Learning FPGA Design@{Learning FPGA Design}}
\label{md_learn_autotoc_md6}%
\Hypertarget{md_learn_autotoc_md6}%


A large number of resources exists for learning FPGA design.

Some of them have been collected and aggregated on this page.

An online class was held by tiny\+Vision.\+ai, and is available freely\+:


\begin{DoxyItemize}
\item \href{https://github.com/tinyvision-ai-inc/Hands-on-FPGA-class/}{\texttt{ Hands-\/on-\/\+FPGA-\/class}}
\end{DoxyItemize}\hypertarget{md_learn_autotoc_md7}{}\doxysection{\texorpdfstring{Video format}{Video format}}\label{md_learn_autotoc_md7}

\begin{DoxyItemize}
\item \href{https://www.youtube.com/watch?v=lLg1AgA2Xoo}{\texttt{ Digi-\/\+Key Intro to FPGA}} Starts with defining FPGA and covers HDLs, programming flow etc. New to FPGAs? Start here!
\item \href{https://www.bilibili.com/video/BV1Rr4y1z7Dv?p=1}{\texttt{ System\+Verilog in 5 minutes}} Serie of concise and focused descriptions of the System\+Verilog language.
\item \href{https://youtube.com/channel/UCzvXC7WbnaWs5FZ5djO8cag}{\texttt{ VLSI Chaps}} Discussion and explanation of ASICs, VLISI, but also System\+Verilog.
\item \href{https://youtu.be/FcFbFTbngrw}{\texttt{ Digital to FPGA 101}} design a circuit in digital convert into verilog and run it on an ice40 FPGA (like Upduino\+\_\+v3.\+1).
\end{DoxyItemize}\hypertarget{md_learn_autotoc_md8}{}\doxysection{\texorpdfstring{Examples}{Examples}}\label{md_learn_autotoc_md8}

\begin{DoxyItemize}
\item \href{https://github.com/icebreaker-fpga/icebreaker-verilog-examples}{\texttt{ icebreaker-\/verilog-\/examples}} A collection of examples using Makefiles for i\+CE40 boards. Can be used for the {\ttfamily pico2-\/ice} with minor adaptations.
\item \href{https://github.com/XarkLabs/upduino-example/tree/master}{\texttt{ Xark\textquotesingle{}s upduino-\/example}} An example for how to use a Makefile for building a Verilog. Can be used for the {\ttfamily pico2-\/ice} with minor adaptations.
\item \href{https://github.com/smunaut/ice40-playground/}{\texttt{ tnt\textquotesingle{}s ice40-\/playground}} S. Munaut\textquotesingle{}s examples for the i\+CE40.
\item \href{https://www.librecores.org/}{\texttt{ Librecores}} Index of open source cores (Verilog, VHDL...) projects. Good Verilog examples.
\item \href{https://github.com/osresearch/up5k}{\texttt{ Upduino v2 icestorm examples}} large collection of very useful code, and a good overview. Upduino v2 only.
\end{DoxyItemize}\hypertarget{md_learn_autotoc_md9}{}\doxysection{\texorpdfstring{General tutorials}{General tutorials}}\label{md_learn_autotoc_md9}

\begin{DoxyItemize}
\item \href{https://hackaday.io/project/27550-the-hobbyists-guide-to-fpgas}{\texttt{ Hobbyist\textquotesingle{}s guide to FPGAs}} FPGA tutorials, theory of design articles, hands-\/on labs targeted towards hobbyists.
\item \href{https://vhdlwhiz.com/}{\texttt{ VHDL Wiz}} Community offering tutoring focused on VHDL.
\item \href{https://www.hackster.io/sthibault/hardware-as-code-part-i-an-introduction-48bacb}{\texttt{ Hardware as Code}} A 5-\/part tutorial series using the UPduino as an example.
\item \href{https://www.nandland.com/articles/fpga-101-fpgas-for-beginners.html}{\texttt{ fpga 101 fpgas for beginners}} Tutorial explaining concepts and practice with videos and articles.
\item \href{https://alchitry.com/}{\texttt{ Alchitry}} Tutorial focused on the Artix 7 Alchitry boards.
\item \href{https://workshop.fomu.im/en/latest/}{\texttt{ Fomu Workshop}} Workshop by FOMU the ICE40 FPGA that fits on an USB port.
\item \href{https://github.com/Obijuan/open-fpga-verilog-tutorial/wiki}{\texttt{ Open FPGA Verilog Tutorial}} Excellent tutorial series for beginners and the more experienced.
\item \href{https://atadiat.com/en/}{\texttt{ Atadiat}} Introduction about FPGA in both English and Arabic languages.
\item \href{http://www.referencedesigner.com/tutorials/verilog/verilog_01.php}{\texttt{ Verilog Tutorial for beginners}} Verilog Tutorial Series.
\item \href{https://learn.circuitverse.org/}{\texttt{ Circuit\+Verse}} Teaching verilog through an interactive book with challenges along the way.
\item \href{https://www.asic-world.com/verilog/veritut.html}{\texttt{ ASIC-\/\+World Tutorial on Verilog}} Introduction to Verilog oriented toward ASICs and chip design.
\item \href{https://www.fpga4fun.com/}{\texttt{ FPGA-\/4-\/fun}} Tutorials covering many practical problems with FPGAs. Lots of info and very well put together
\item \href{https://hsel.co.uk/2018/05/21/lattice-ice40-ultra-plus-fpga-gnarly-grey-upduino-tutorial-1-the-basics/}{\texttt{ Lattice Ice\+Cube2 Tutorial}} A tutorial on Lattice\textquotesingle{}s Ice\+Cube2 software/ide. Ice\+Cube2 is no longer recommended, replaced by Radiant
\item \href{https://youtube.com/channel/UCzvXC7WbnaWs5FZ5djO8cag}{\texttt{ VLSI Chaps}} Discussion and explanation of ASICs, VLISI, but also System\+Verilog.
\item \href{https://youtu.be/FcFbFTbngrw}{\texttt{ Digital to FPGA 101}} design a circuit in digital convert into verilog and run it on an ice40 FPGA (like Upduino\+\_\+v3.\+1).
\item \href{http://www.asic-world.com/verilog/veritut.html}{\texttt{ Verilog Tutorial}} Tutorial series on verilog with example code. all examples are synthesizable in icarus verilog simulator
\item \href{https://cfu-playground.readthedocs.io/en/latest/}{\texttt{ CFU Playground}} The "{}\+Crash Course on Everything"{} is a good introduction
\item \href{https://www.jopdesign.com/teaching/VHDL.pdf}{\texttt{ VHDL in an hour}} Fast paced but practical guide to VHDL. longest hour ever
\item \href{https://www.allaboutcircuits.com/technical-articles/a-microcontroller-enthusiast-first-look-at-programmable-logic/}{\texttt{ First look at Prog. Logic}} Getting started w/\+FPGAs article series 1.
\item \href{https://www.sparkfun.com/news/1203}{\texttt{ Sparkfun So you want to learn FPGAs}} Sparkfun article introducing to FPGAs.
\item \href{http://zipcpu.com/}{\texttt{ ZIPCPU}} Articles by Gisselquist explaining design,verification, and more.
\item \href{https://github.com/ranzbak/fpga-workshop}{\texttt{ FPGA Workshop}} Basic FPGA development for absolute beginners featuring the Upduino V2.
\item \href{https://blog.idorobots.org/entries/upduino-fpga-tutorial.html}{\texttt{ Upduino FPGA Tutorial}} UPduino FPGA tutorial using APIO.
\item \href{https://www.youtube.com/watch?v=Bfhnu9XUzLs}{\texttt{ Installing the Icestorm Toolchain}} Guide on getting comfortable with a Makefile-\/based development process for Icestorm/\+Yosys and Verilog.
\item \href{https://vanhunteradams.com/DE1/Lorenz/Verilog.html}{\texttt{ Explanation of essential Verilog concepts}} Several pitfalls and myths debunked about the Verilog language, as part of an introduction.
\end{DoxyItemize}\hypertarget{md_learn_autotoc_md10}{}\doxysection{\texorpdfstring{Specific topic}{Specific topic}}\label{md_learn_autotoc_md10}

\begin{DoxyItemize}
\item \href{http://fpgacpu.ca/fpga/handshake.html}{\texttt{ clock domain crossing}} Sending data across modules of two different clock domain\+: clock domain crossing.
\item \href{https://github.com/lowRISC/style-guides/blob/master/VerilogCodingStyle.md}{\texttt{ low\+RISC Verilog Coding Style}} Set of rules for formatting and organizing Verilog code. Not difficult per-\/se, but problem encountered after initial discovery of Verilog is over
\item \href{https://www.analog.com/en/technical-articles/interfacing-fpgas-to-an-adcs-digital-data-output.html}{\texttt{ Interfacing FPGAs to an ADCâ€™s Digital Data Output}} Article from Analog Design exploring the topic of ADC/\+DAC \texorpdfstring{$<$}{<}-\/\texorpdfstring{$>$}{>} FPGA interface.
\item \href{https://pingu98.wordpress.com/2019/04/08/}{\texttt{ RISC-\/V on an ICE40 FPGA}} A very detailed blog on implementing a RISC-\/V in the FPGA.
\item \href{https://github.com/BrunoLevy/learn-fpga}{\texttt{ RISC-\/V on an i\+CE40 FPGA}} by the author of the relatively high-\/performance yet tiny RISC-\/V core Femto\+RV.
\end{DoxyItemize}\hypertarget{md_learn_autotoc_md11}{}\doxysection{\texorpdfstring{Wiki}{Wiki}}\label{md_learn_autotoc_md11}

\begin{DoxyItemize}
\item \href{https://vhdlwhiz.com/terminology/}{\texttt{ VHDL Wiz Terminology}} Glossary of many concepts.
\item \href{https://vhdlwhiz.com/terminology/}{\texttt{ VHDL Wiz Terminology}} Glossary of many concepts.
\item \href{https://web.archive.org/web/20190115080828/http://hamsterworks.co.nz/mediawiki/index.php/Main_Page}{\texttt{ Hamsterworks wiki}} Introduction to FPGAs focused on VHDL. The site is offline, but an archive of the content is still available.
\item \href{https://verilogguide.readthedocs.io/}{\texttt{ Verilog\+Guide}} Wiki/\+Book for learning Verilog from the ground up. Uses Quartus and Model\+Sim-\/\+Altera Starter instead of the open source toolchain
\item \href{https://chipress.online/}{\texttt{ Chipress}} Collection of explanations targetted at aspiring ASICs engineers. Many of the topics are related
\item \href{https://www.chipverify.com/}{\texttt{ Chip\+Verify}} Wiki covering much of Verilog and System\+Verilog syntax.
\item \href{https://www.fpgakey.com/}{\texttt{ FPGA key}} Community focused on providing resources to learn FPGAs.
\end{DoxyItemize}\hypertarget{md_learn_autotoc_md12}{}\doxysection{\texorpdfstring{Simulators}{Simulators}}\label{md_learn_autotoc_md12}

\begin{DoxyItemize}
\item \href{https://www.edaplayground.com/home}{\texttt{ EDA playground}} Online IDE and simulator, quickest way to get started without a dev board.
\item \href{https://www.veripool.org/verilator/}{\texttt{ Verilator}} Simulator for Verilog code. Convert the simulation to a C++ code library that exposes signals as C variables.
\item \href{http://iverilog.icarus.com/}{\texttt{ Icarus Verilog}} Simulator for Verilog code.
\item \href{https://github.com/hneemann/Digital/releases}{\texttt{ Digital}} digital logic circuit simulator based on logisim. Alternative\+: \href{https://github.com/logisim-evolution/logisim-evolution}{\texttt{ https\+://github.\+com/logisim-\/evolution/logisim-\/evolution}}
\item \href{https://hdlbits.01xz.net/wiki/Main_Page}{\texttt{ HDL Bits}} Interactive (in browser) verilog syntax lessons. initially assumes no prior knowledge of HDLs but quickly ramps up difficulty
\end{DoxyItemize}\hypertarget{md_learn_autotoc_md13}{}\doxysection{\texorpdfstring{Toolchains}{Toolchains}}\label{md_learn_autotoc_md13}

\begin{DoxyItemize}
\item \href{https://github.com/YosysHQ/oss-cad-suite-build}{\texttt{ oss-\/tabby-\/cad}} A complete toolchain based on top of Yosys.
\item \href{https://yosyshq.net/yosys/}{\texttt{ Yosys}} The central tool connecting the languages front-\/end and back-\/ends.
\item \href{https://ghdl.github.io/ghdl/}{\texttt{ GHDL}} Simulator for VHDL code.
\item \href{https://www.isotel.eu/mixedsim/}{\texttt{ Mixed\+Sim}} Tool building on top of ngspice for simulating circuits.
\item \href{https://verilogtorouting.org/}{\texttt{ verilog to routing}} Open-\/\+Source toolchain alternative to Yo\+Sys.
\item \href{https://github.com/azonenberg/openfpga}{\texttt{ open FPGA}} Older toolchain for CPLD.
\item \href{https://fasm.readthedocs.io/en/latest/}{\texttt{ FASM}} Low-\/level format aiming to be a de-\/facto industry standard for FPGA toolchains.
\end{DoxyItemize}\hypertarget{md_learn_autotoc_md14}{}\doxysection{\texorpdfstring{Courses}{Courses}}\label{md_learn_autotoc_md14}

\begin{DoxyItemize}
\item \href{https://github.com/tinyvision-ai-inc/Hands-on-FPGA-class/}{\texttt{ Hands-\/on FPGA class}} A 8-\/week class was given by tiny\+Vision.\+ai for getting started with FPGAs.
\item \href{https://fpgacademy.org/courses.html}{\texttt{ Intel FPGA Academy}} Digital logic/\+FPGA courses by Intel. requires .edu email (contact intel for access without .edu email but response may vary)
\item \href{https://www.fpga4fun.com/FPGAinfo1.html}{\texttt{ fpga4fun FPGAs 1 -\/ What are they?}} Intro to FPGA lesson 1. Link is forr lesson 1 of intro to FPGA but the entire site is dedicated to learning FPGAs
\item \href{https://github.com/icebreaker-fpga/wtfpga}{\texttt{ WTFpga Workshop}} Guided discovery of FPGA through the Ice\+Breaker board.
\item \href{https://github.com/icebreaker-fpga/icebreaker-workshop}{\texttt{ Ice\+Breaker Workshop}} Course focused on getting started through the Ice\+Breaker board.
\item \href{http://www.ece.tufts.edu/es/4/}{\texttt{ Intro to Digital Logic Circuits}} University course by Steven Bell that assumes little/no prior knowledge of FPGAs. Features the Upduino v3 and "{}\+Digital Design and Computer Architecture arm edition"{}
\item \href{http://www.ee.ic.ac.uk/pcheung/teaching/ee3_DSD/}{\texttt{ Digital System Design (DSD) Spring 2009}} Course introducing FPGAs to students.
\item \href{https://fpga.mit.edu/6205/F22}{\texttt{ MIT 6.\+205 Course}} Requires log-\/in to access the whole content, but good introductory text.
\item \href{https://people.ece.cornell.edu/land/courses/ece5760/}{\texttt{ ECE 5760 Course}} A class that widely publishes their teaching material, allowing 3rd-\/party students to attempt it on their own.
\end{DoxyItemize}\hypertarget{md_learn_autotoc_md15}{}\doxysection{\texorpdfstring{Other lists}{Other lists}}\label{md_learn_autotoc_md15}

\begin{DoxyItemize}
\item \href{https://github.com/f4pga/ideas/issues/52}{\texttt{ F4\+PGA Link list}} Another project aiming to collect links.
\item \href{http://fpgacpu.ca/fpga/index.html}{\texttt{ FPGA Design Elements}} coding style and notes about various building blocks/design principles. Fantastic list of resources/code examples etc
\item \href{https://en.wikipedia.org/wiki/List_of_HDL_simulators}{\texttt{ HDL Simulators}} Wikipedia list of simulators for HDLs.
\item \href{https://chipsalliance.github.io/sv-tests-results/}{\texttt{ sv-\/tests results}} Table summarizing support for all System\+Verilog (and Verilog) features support in various tool.. Useful to check compatibility of a toolchain
\end{DoxyItemize}\hypertarget{md_learn_autotoc_md16}{}\doxysection{\texorpdfstring{Books}{Books}}\label{md_learn_autotoc_md16}

\begin{DoxyItemize}
\item \href{http://ebook.pldworld.com/_eBook/FPGA\%EF\%BC\%8FHDL/-Eng-/}{\texttt{ PLD World E-\/books}} ebooks about all things HDL/\+FPGA/\+PLD etc.
\item \href{https://www.pdfdrive.com/digital-systems-design-using-vhdl-d166870425.html}{\texttt{ Digital systems design using VHDL}} VHDL/digital design textbook by Charles H. Roth Jr \& Lizy K. John.
\item \href{https://xess.com/static/media/appnotes/FpgasNowWhatBook.pdf}{\texttt{ FPGAs now what?}} FPGA e-\/book that employs a hands on/learn by doing approach.
\item \href{https://systemverilog.dev/}{\texttt{ System\+Verilog RTL Modeling, Simulation, Verification}} Online book on System\+Verilog using Cadence tools or EDA Playground. Work in progress
\item \href{https://www.ti.com/lit/ug/scyd013b/scyd013b.pdf}{\texttt{ Digital Logic Pocket Data Book}} pinout/reference for TI Logic ICs (74xx series etc). Not exactly FPGA related, but useful for configuring the FPGA like common logic ICs
\end{DoxyItemize}\hypertarget{md_learn_autotoc_md17}{}\doxysection{\texorpdfstring{Organizations}{Organizations}}\label{md_learn_autotoc_md17}

\begin{DoxyItemize}
\item \href{http://blog.notdot.net/2012/10/Build-your-own-FPGA}{\texttt{ Build an FPGA from 7400 series ICs}} DIY FPGA competition submission and source. \href{https://github.com/arachnid/dfpga}{\texttt{ https\+://github.\+com/arachnid/dfpga}}
\item \href{https://libre-soc.org/}{\texttt{ Libre-\/\+SOC}} Open source high performance CPU/\+GPU/\+VPU on a chip. Focused on high performance open-\/sourced Open\+POWER architecture
\item \href{https://f4pga.org/}{\texttt{ F4\+PGA}} Umbrella project based on Yosys for synthesis of code toward an HDL.. Good place to first learn about toolchains, but some dead links
\end{DoxyItemize}\hypertarget{md_learn_autotoc_md18}{}\doxysection{\texorpdfstring{Research papers}{Research papers}}\label{md_learn_autotoc_md18}

\begin{DoxyItemize}
\item \href{http://www.sunburst-design.com/papers/}{\texttt{ Sunburst design whitepapers}} reference papers on coding standard etc.. Range of difficulties
\end{DoxyItemize}\hypertarget{md_learn_autotoc_md19}{}\doxysection{\texorpdfstring{Games}{Games}}\label{md_learn_autotoc_md19}

\begin{DoxyItemize}
\item \href{https://nandgame.com/}{\texttt{ Nand\+Game}} Browser based puzzle game about logic gates. serves as litmus test to determine familiarity with digital logic. Good for visual learners 
\end{DoxyItemize}