<stg><name>RNI_Pipeline_VITIS_LOOP_41_3</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %output_buffer_data = alloca i32 1

]]></Node>
<StgValue><ssdm name="output_buffer_data"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:2 %store_ln0 = store i3 0, i3 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:3 %br_ln0 = br void %for.body20

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.body20:0 %i_1 = load i3 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body20:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body20:2 %icmp_ln41 = icmp_eq  i3 %i_1, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln41"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body20:3 %add_ln41 = add i3 %i_1, i3 1

]]></Node>
<StgValue><ssdm name="add_ln41"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body20:4 %br_ln41 = br i1 %icmp_ln41, void %for.body20.split, void %for.end29.exitStub

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32">
<![CDATA[
for.body20.split:0 %output_buffer_data_load = load i32 %output_buffer_data

]]></Node>
<StgValue><ssdm name="output_buffer_data_load"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body20.split:1 %speclooptripcount_ln40 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln40"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body20.split:2 %specloopname_ln41 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0

]]></Node>
<StgValue><ssdm name="specloopname_ln41"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="2" op_0_bw="3">
<![CDATA[
for.body20.split:3 %trunc_ln42 = trunc i3 %i_1

]]></Node>
<StgValue><ssdm name="trunc_ln42"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
for.body20.split:4 %shl_ln1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln42, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="25" op_0_bw="5">
<![CDATA[
for.body20.split:5 %zext_ln42 = zext i5 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln42"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="2">
<![CDATA[
for.body20.split:6 %sext_ln = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 0, i1 0, i1 0, i1 0, i2 %trunc_ln42

]]></Node>
<StgValue><ssdm name="sext_ln"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="25" op_0_bw="1">
<![CDATA[
for.body20.split:7 %zext_ln42_1 = zext i1 %sext_ln

]]></Node>
<StgValue><ssdm name="zext_ln42_1"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.body20.split:8 %shl_ln42 = shl i25 %zext_ln42_1, i25 %zext_ln42

]]></Node>
<StgValue><ssdm name="shl_ln42"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="25">
<![CDATA[
for.body20.split:9 %trunc_ln42_1 = trunc i25 %shl_ln42

]]></Node>
<StgValue><ssdm name="trunc_ln42_1"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="8">
<![CDATA[
for.body20.split:10 %sext_ln42 = sext i8 %trunc_ln42_1

]]></Node>
<StgValue><ssdm name="sext_ln42"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body20.split:11 %output_buffer_data_1 = and i32 %sext_ln42, i32 %output_buffer_data_load

]]></Node>
<StgValue><ssdm name="output_buffer_data_1"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body20.split:12 %store_ln41 = store i3 %add_ln41, i3 %i

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.body20.split:13 %store_ln41 = store i32 %output_buffer_data_1, i32 %output_buffer_data

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0">
<![CDATA[
for.body20.split:14 %br_ln41 = br void %for.body20

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32">
<![CDATA[
for.end29.exitStub:0 %output_buffer_data_load_1 = load i32 %output_buffer_data

]]></Node>
<StgValue><ssdm name="output_buffer_data_load_1"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end29.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %output_buffer_data_out, i32 %output_buffer_data_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0">
<![CDATA[
for.end29.exitStub:2 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="37" name="output_buffer_data_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="output_buffer_data_out"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="39" from="StgValue_38" to="output_buffer_data" fromId="38" toId="4">
</dataflow>
<dataflow id="40" from="StgValue_38" to="i" fromId="38" toId="5">
</dataflow>
<dataflow id="42" from="StgValue_41" to="store_ln0" fromId="41" toId="6">
</dataflow>
<dataflow id="43" from="i" to="store_ln0" fromId="5" toId="6">
</dataflow>
<dataflow id="44" from="i" to="i_1" fromId="5" toId="8">
</dataflow>
<dataflow id="46" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="45" toId="9">
</dataflow>
<dataflow id="48" from="StgValue_47" to="specpipeline_ln0" fromId="47" toId="9">
</dataflow>
<dataflow id="50" from="StgValue_49" to="specpipeline_ln0" fromId="49" toId="9">
</dataflow>
<dataflow id="51" from="StgValue_38" to="specpipeline_ln0" fromId="38" toId="9">
</dataflow>
<dataflow id="52" from="StgValue_49" to="specpipeline_ln0" fromId="49" toId="9">
</dataflow>
<dataflow id="54" from="p_str" to="specpipeline_ln0" fromId="53" toId="9">
</dataflow>
<dataflow id="55" from="i_1" to="icmp_ln41" fromId="8" toId="10">
</dataflow>
<dataflow id="57" from="StgValue_56" to="icmp_ln41" fromId="56" toId="10">
</dataflow>
<dataflow id="58" from="i_1" to="add_ln41" fromId="8" toId="11">
</dataflow>
<dataflow id="60" from="StgValue_59" to="add_ln41" fromId="59" toId="11">
</dataflow>
<dataflow id="61" from="icmp_ln41" to="br_ln41" fromId="10" toId="12">
</dataflow>
<dataflow id="62" from="output_buffer_data" to="output_buffer_data_load" fromId="4" toId="13">
</dataflow>
<dataflow id="64" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln40" fromId="63" toId="14">
</dataflow>
<dataflow id="66" from="StgValue_65" to="speclooptripcount_ln40" fromId="65" toId="14">
</dataflow>
<dataflow id="67" from="StgValue_65" to="speclooptripcount_ln40" fromId="65" toId="14">
</dataflow>
<dataflow id="68" from="StgValue_65" to="speclooptripcount_ln40" fromId="65" toId="14">
</dataflow>
<dataflow id="70" from="_ssdm_op_SpecLoopName" to="specloopname_ln41" fromId="69" toId="15">
</dataflow>
<dataflow id="72" from="empty_0" to="specloopname_ln41" fromId="71" toId="15">
</dataflow>
<dataflow id="73" from="i_1" to="trunc_ln42" fromId="8" toId="16">
</dataflow>
<dataflow id="75" from="_ssdm_op_BitConcatenate.i5.i2.i3" to="shl_ln1" fromId="74" toId="17">
</dataflow>
<dataflow id="76" from="trunc_ln42" to="shl_ln1" fromId="16" toId="17">
</dataflow>
<dataflow id="77" from="StgValue_41" to="shl_ln1" fromId="41" toId="17">
</dataflow>
<dataflow id="78" from="shl_ln1" to="zext_ln42" fromId="17" toId="18">
</dataflow>
<dataflow id="80" from="_ssdm_op_Mux.ap_auto.4i1.i2" to="sext_ln" fromId="79" toId="19">
</dataflow>
<dataflow id="82" from="StgValue_81" to="sext_ln" fromId="81" toId="19">
</dataflow>
<dataflow id="83" from="StgValue_81" to="sext_ln" fromId="81" toId="19">
</dataflow>
<dataflow id="84" from="StgValue_81" to="sext_ln" fromId="81" toId="19">
</dataflow>
<dataflow id="85" from="StgValue_81" to="sext_ln" fromId="81" toId="19">
</dataflow>
<dataflow id="86" from="trunc_ln42" to="sext_ln" fromId="16" toId="19">
</dataflow>
<dataflow id="87" from="sext_ln" to="zext_ln42_1" fromId="19" toId="20">
</dataflow>
<dataflow id="88" from="zext_ln42_1" to="shl_ln42" fromId="20" toId="21">
</dataflow>
<dataflow id="89" from="zext_ln42" to="shl_ln42" fromId="18" toId="21">
</dataflow>
<dataflow id="90" from="shl_ln42" to="trunc_ln42_1" fromId="21" toId="22">
</dataflow>
<dataflow id="91" from="trunc_ln42_1" to="sext_ln42" fromId="22" toId="23">
</dataflow>
<dataflow id="92" from="sext_ln42" to="output_buffer_data_1" fromId="23" toId="24">
</dataflow>
<dataflow id="93" from="output_buffer_data_load" to="output_buffer_data_1" fromId="13" toId="24">
</dataflow>
<dataflow id="94" from="add_ln41" to="store_ln41" fromId="11" toId="25">
</dataflow>
<dataflow id="95" from="i" to="store_ln41" fromId="5" toId="25">
</dataflow>
<dataflow id="96" from="output_buffer_data_1" to="store_ln41" fromId="24" toId="26">
</dataflow>
<dataflow id="97" from="output_buffer_data" to="store_ln41" fromId="4" toId="26">
</dataflow>
<dataflow id="98" from="output_buffer_data" to="output_buffer_data_load_1" fromId="4" toId="28">
</dataflow>
<dataflow id="100" from="_ssdm_op_Write.ap_auto.i32P0A" to="write_ln0" fromId="99" toId="29">
</dataflow>
<dataflow id="101" from="output_buffer_data_out" to="write_ln0" fromId="37" toId="29">
</dataflow>
<dataflow id="102" from="output_buffer_data_load_1" to="write_ln0" fromId="28" toId="29">
</dataflow>
<dataflow id="103" from="icmp_ln41" to="StgValue_2" fromId="10" toId="2">
</dataflow>
</dataflows>


</stg>
