<stg><name>decision_function.17</name>


<trans_list>

<trans id="35" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="36" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:1  %x_V_addr = getelementptr [12 x i12]* %x_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="x_V_addr"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="12" op_0_bw="4">
<![CDATA[
.preheader.preheader:2  %x_V_load = load i12* %x_V_addr, align 2

]]></Node>
<StgValue><ssdm name="x_V_load"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:4  %x_V_addr_66 = getelementptr [12 x i12]* %x_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="x_V_addr_66"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="12" op_0_bw="4">
<![CDATA[
.preheader.preheader:5  %x_V_load_1 = load i12* %x_V_addr_66, align 2

]]></Node>
<StgValue><ssdm name="x_V_load_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="8" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="12" op_0_bw="4">
<![CDATA[
.preheader.preheader:2  %x_V_load = load i12* %x_V_addr, align 2

]]></Node>
<StgValue><ssdm name="x_V_load"/></StgValue>
</operation>

<operation id="9" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:3  %icmp_ln1497 = icmp slt i12 %x_V_load, 1

]]></Node>
<StgValue><ssdm name="icmp_ln1497"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="12" op_0_bw="4">
<![CDATA[
.preheader.preheader:5  %x_V_load_1 = load i12* %x_V_addr_66, align 2

]]></Node>
<StgValue><ssdm name="x_V_load_1"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:6  %icmp_ln1497_1 = icmp slt i12 %x_V_load_1, 1921

]]></Node>
<StgValue><ssdm name="icmp_ln1497_1"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:7  %x_V_addr_67 = getelementptr [12 x i12]* %x_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="x_V_addr_67"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="12" op_0_bw="4">
<![CDATA[
.preheader.preheader:8  %x_V_load_2 = load i12* %x_V_addr_67, align 2

]]></Node>
<StgValue><ssdm name="x_V_load_2"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="14" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader.preheader:0  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln25"/></StgValue>
</operation>

<operation id="15" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="12" op_0_bw="4">
<![CDATA[
.preheader.preheader:8  %x_V_load_2 = load i12* %x_V_addr_67, align 2

]]></Node>
<StgValue><ssdm name="x_V_load_2"/></StgValue>
</operation>

<operation id="16" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1497" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:9  %icmp_ln1497_2 = icmp slt i12 %x_V_load_2, -1023

]]></Node>
<StgValue><ssdm name="icmp_ln1497_2"/></StgValue>
</operation>

<operation id="17" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1497" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:10  %icmp_ln1497_5 = icmp slt i12 %x_V_load_2, -1663

]]></Node>
<StgValue><ssdm name="icmp_ln1497_5"/></StgValue>
</operation>

<operation id="18" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1497" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:11  %and_ln73 = and i1 %icmp_ln1497_1, %icmp_ln1497

]]></Node>
<StgValue><ssdm name="and_ln73"/></StgValue>
</operation>

<operation id="19" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1497" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:12  %and_ln73_77 = and i1 %icmp_ln1497_2, %and_ln73

]]></Node>
<StgValue><ssdm name="and_ln73_77"/></StgValue>
</operation>

<operation id="20" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1497" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:13  %xor_ln75 = xor i1 %icmp_ln1497_1, true

]]></Node>
<StgValue><ssdm name="xor_ln75"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1497" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:14  %and_ln73_79 = and i1 %icmp_ln1497_5, %xor_ln75

]]></Node>
<StgValue><ssdm name="and_ln73_79"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1497" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:15  %and_ln73_78 = and i1 %and_ln73_79, %icmp_ln1497

]]></Node>
<StgValue><ssdm name="and_ln73_78"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1497" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:16  %or_ln88 = or i1 %and_ln73, %and_ln73_78

]]></Node>
<StgValue><ssdm name="or_ln88"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1497" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:17  %xor_ln89 = xor i1 %and_ln73_77, true

]]></Node>
<StgValue><ssdm name="xor_ln89"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1497" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="2" op_0_bw="1">
<![CDATA[
.preheader.preheader:18  %zext_ln89 = zext i1 %xor_ln89 to i2

]]></Node>
<StgValue><ssdm name="zext_ln89"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1497" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader.preheader:19  %select_ln89 = select i1 %and_ln73, i2 %zext_ln89, i2 -2

]]></Node>
<StgValue><ssdm name="select_ln89"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1497" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader.preheader:20  %select_ln89_78 = select i1 %or_ln88, i2 %select_ln89, i2 -1

]]></Node>
<StgValue><ssdm name="select_ln89_78"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1497" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader:21  %zext_ln89_15 = zext i2 %select_ln89_78 to i3

]]></Node>
<StgValue><ssdm name="zext_ln89_15"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader.preheader:22  %select_ln89_79 = select i1 %icmp_ln1497, i3 %zext_ln89_15, i3 -4

]]></Node>
<StgValue><ssdm name="select_ln89_79"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="12" op_5_bw="12" op_6_bw="3">
<![CDATA[
.preheader.preheader:23  %tmp = call i12 @_ssdm_op_Mux.ap_auto.5i12.i3(i12 8, i12 -14, i12 -29, i12 -19, i12 75, i3 %select_ln89_79)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="12">
<![CDATA[
.preheader.preheader:24  ret i12 %tmp

]]></Node>
<StgValue><ssdm name="ret_ln93"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="37" name="x_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="x_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="38" from="x_V" to="x_V_addr" fromId="37" toId="4">
</dataflow>
<dataflow id="40" from="StgValue_39" to="x_V_addr" fromId="39" toId="4">
</dataflow>
<dataflow id="41" from="StgValue_39" to="x_V_addr" fromId="39" toId="4">
</dataflow>
<dataflow id="42" from="x_V_addr" to="x_V_load" fromId="4" toId="5">
</dataflow>
<dataflow id="43" from="x_V" to="x_V_addr_66" fromId="37" toId="6">
</dataflow>
<dataflow id="44" from="StgValue_39" to="x_V_addr_66" fromId="39" toId="6">
</dataflow>
<dataflow id="46" from="StgValue_45" to="x_V_addr_66" fromId="45" toId="6">
</dataflow>
<dataflow id="47" from="x_V_addr_66" to="x_V_load_1" fromId="6" toId="7">
</dataflow>
<dataflow id="48" from="x_V_addr" to="x_V_load" fromId="4" toId="8">
</dataflow>
<dataflow id="49" from="x_V_load" to="icmp_ln1497" fromId="8" toId="9">
</dataflow>
<dataflow id="51" from="StgValue_50" to="icmp_ln1497" fromId="50" toId="9">
</dataflow>
<dataflow id="52" from="x_V_addr_66" to="x_V_load_1" fromId="6" toId="10">
</dataflow>
<dataflow id="53" from="x_V_load_1" to="icmp_ln1497_1" fromId="10" toId="11">
</dataflow>
<dataflow id="55" from="StgValue_54" to="icmp_ln1497_1" fromId="54" toId="11">
</dataflow>
<dataflow id="56" from="x_V" to="x_V_addr_67" fromId="37" toId="12">
</dataflow>
<dataflow id="57" from="StgValue_39" to="x_V_addr_67" fromId="39" toId="12">
</dataflow>
<dataflow id="59" from="StgValue_58" to="x_V_addr_67" fromId="58" toId="12">
</dataflow>
<dataflow id="60" from="x_V_addr_67" to="x_V_load_2" fromId="12" toId="13">
</dataflow>
<dataflow id="62" from="_ssdm_op_SpecPipeline" to="specpipeline_ln25" fromId="61" toId="14">
</dataflow>
<dataflow id="64" from="StgValue_63" to="specpipeline_ln25" fromId="63" toId="14">
</dataflow>
<dataflow id="65" from="StgValue_63" to="specpipeline_ln25" fromId="63" toId="14">
</dataflow>
<dataflow id="66" from="StgValue_63" to="specpipeline_ln25" fromId="63" toId="14">
</dataflow>
<dataflow id="68" from="StgValue_67" to="specpipeline_ln25" fromId="67" toId="14">
</dataflow>
<dataflow id="70" from="p_str" to="specpipeline_ln25" fromId="69" toId="14">
</dataflow>
<dataflow id="71" from="x_V_addr_67" to="x_V_load_2" fromId="12" toId="15">
</dataflow>
<dataflow id="72" from="x_V_load_2" to="icmp_ln1497_2" fromId="15" toId="16">
</dataflow>
<dataflow id="74" from="StgValue_73" to="icmp_ln1497_2" fromId="73" toId="16">
</dataflow>
<dataflow id="75" from="x_V_load_2" to="icmp_ln1497_5" fromId="15" toId="17">
</dataflow>
<dataflow id="77" from="StgValue_76" to="icmp_ln1497_5" fromId="76" toId="17">
</dataflow>
<dataflow id="78" from="icmp_ln1497_1" to="and_ln73" fromId="11" toId="18">
</dataflow>
<dataflow id="79" from="icmp_ln1497" to="and_ln73" fromId="9" toId="18">
</dataflow>
<dataflow id="80" from="icmp_ln1497_2" to="and_ln73_77" fromId="16" toId="19">
</dataflow>
<dataflow id="81" from="and_ln73" to="and_ln73_77" fromId="18" toId="19">
</dataflow>
<dataflow id="82" from="icmp_ln1497_1" to="xor_ln75" fromId="11" toId="20">
</dataflow>
<dataflow id="84" from="StgValue_83" to="xor_ln75" fromId="83" toId="20">
</dataflow>
<dataflow id="85" from="icmp_ln1497_5" to="and_ln73_79" fromId="17" toId="21">
</dataflow>
<dataflow id="86" from="xor_ln75" to="and_ln73_79" fromId="20" toId="21">
</dataflow>
<dataflow id="87" from="and_ln73_79" to="and_ln73_78" fromId="21" toId="22">
</dataflow>
<dataflow id="88" from="icmp_ln1497" to="and_ln73_78" fromId="9" toId="22">
</dataflow>
<dataflow id="89" from="and_ln73" to="or_ln88" fromId="18" toId="23">
</dataflow>
<dataflow id="90" from="and_ln73_78" to="or_ln88" fromId="22" toId="23">
</dataflow>
<dataflow id="91" from="and_ln73_77" to="xor_ln89" fromId="19" toId="24">
</dataflow>
<dataflow id="92" from="StgValue_83" to="xor_ln89" fromId="83" toId="24">
</dataflow>
<dataflow id="93" from="xor_ln89" to="zext_ln89" fromId="24" toId="25">
</dataflow>
<dataflow id="94" from="and_ln73" to="select_ln89" fromId="18" toId="26">
</dataflow>
<dataflow id="95" from="zext_ln89" to="select_ln89" fromId="25" toId="26">
</dataflow>
<dataflow id="97" from="StgValue_96" to="select_ln89" fromId="96" toId="26">
</dataflow>
<dataflow id="98" from="or_ln88" to="select_ln89_78" fromId="23" toId="27">
</dataflow>
<dataflow id="99" from="select_ln89" to="select_ln89_78" fromId="26" toId="27">
</dataflow>
<dataflow id="101" from="StgValue_100" to="select_ln89_78" fromId="100" toId="27">
</dataflow>
<dataflow id="102" from="select_ln89_78" to="zext_ln89_15" fromId="27" toId="28">
</dataflow>
<dataflow id="103" from="icmp_ln1497" to="select_ln89_79" fromId="9" toId="29">
</dataflow>
<dataflow id="104" from="zext_ln89_15" to="select_ln89_79" fromId="28" toId="29">
</dataflow>
<dataflow id="106" from="StgValue_105" to="select_ln89_79" fromId="105" toId="29">
</dataflow>
<dataflow id="108" from="_ssdm_op_Mux.ap_auto.5i12.i3" to="tmp" fromId="107" toId="30">
</dataflow>
<dataflow id="110" from="StgValue_109" to="tmp" fromId="109" toId="30">
</dataflow>
<dataflow id="112" from="StgValue_111" to="tmp" fromId="111" toId="30">
</dataflow>
<dataflow id="114" from="StgValue_113" to="tmp" fromId="113" toId="30">
</dataflow>
<dataflow id="116" from="StgValue_115" to="tmp" fromId="115" toId="30">
</dataflow>
<dataflow id="118" from="StgValue_117" to="tmp" fromId="117" toId="30">
</dataflow>
<dataflow id="119" from="select_ln89_79" to="tmp" fromId="29" toId="30">
</dataflow>
<dataflow id="120" from="tmp" to="ret_ln93" fromId="30" toId="31">
</dataflow>
<dataflow id="121" from="icmp_ln1497" to="StgValue_3" fromId="9" toId="3">
</dataflow>
</dataflows>


</stg>
