#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001b86b02be00 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001b86b7a5d90 .scope module, "top" "top" 3 4;
 .timescale 0 0;
v000001b86b7833d0_0 .var/2u "clk", 0 0;
v000001b86b782ef0_0 .var "cnt_2bits", 1 0;
v000001b86b02bb60_0 .var "cnt_3bits", 2 0;
v000001b86b02bc00_0 .var/2s "cnt_int", 31 0;
v000001b86b7fc850_0 .var/2s "my_byte", 7 0;
v000001b86b7fc8f0_0 .var/2u "sig1", 1 0;
v000001b86b7fc990_0 .var/2u "sig2", 5 0;
E_000001b86b02c9b0 .event posedge, v000001b86b7833d0_0;
E_000001b86b02cc30 .event edge, v000001b86b7833d0_0;
    .scope S_000001b86b7a5d90;
T_0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001b86b782ef0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001b86b02bb60_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b86b02bc00_0, 0, 32;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001b86b7fc8f0_0, 0, 2;
    %pushi/vec4 63, 0, 6;
    %store/vec4 v000001b86b7fc990_0, 0, 6;
    %end;
    .thread T_0, $init;
    .scope S_000001b86b7a5d90;
T_1 ;
    %delay 5, 0;
    %load/vec4 v000001b86b7833d0_0;
    %inv;
    %store/vec4 v000001b86b7833d0_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_000001b86b7a5d90;
T_2 ;
    %wait E_000001b86b02cc30;
    %load/vec4 v000001b86b782ef0_0;
    %addi 1, 0, 2;
    %assign/vec4 v000001b86b782ef0_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_000001b86b7a5d90;
T_3 ;
    %wait E_000001b86b02c9b0;
    %load/vec4 v000001b86b02bb60_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001b86b02bb60_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_000001b86b7a5d90;
T_4 ;
    %wait E_000001b86b02c9b0;
    %load/vec4 v000001b86b02bc00_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v000001b86b02bc00_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_000001b86b7a5d90;
T_5 ;
    %vpi_call/w 3 31 "$dumpfile", "top.vcd" {0 0 0};
    %vpi_call/w 3 32 "$dumpvars" {0 0 0};
    %load/vec4 v000001b86b7fc8f0_0;
    %load/vec4 v000001b86b7fc990_0;
    %concat/vec4; draw_concat_vec4
    %cast2;
    %store/vec4 v000001b86b7fc850_0, 0, 8;
    %delay 10, 0;
    %load/vec4 v000001b86b7fc990_0;
    %load/vec4 v000001b86b7fc8f0_0;
    %concat/vec4; draw_concat_vec4
    %cast2;
    %store/vec4 v000001b86b7fc850_0, 0, 8;
    %delay 1000, 0;
    %vpi_call/w 3 37 "$display", "at time = ", $time, " end of the sim" {0 0 0};
    %vpi_call/w 3 38 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "-";
    "src/top.sv";
