{
  "Top": "pixel_pack",
  "RtlTop": "pixel_pack",
  "RtlPrefix": "",
  "RtlSubPrefix": "pixel_pack_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_none",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "stream_in_24": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<hls::axis<ap_uint<24>, 1, 0, 0>, 0>&",
      "srcSize": "96",
      "hwRefs": [{
          "type": "interface",
          "interface": "stream_in_24",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "stream_out_32": {
      "index": "1",
      "direction": "out",
      "srcType": "stream<hls::axis<ap_uint<32>, 1, 0, 0>, 0>&",
      "srcSize": "96",
      "hwRefs": [{
          "type": "interface",
          "interface": "stream_out_32",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "mode": {
      "index": "2",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "mode",
          "usage": "data",
          "direction": "in"
        }]
    },
    "alpha": {
      "index": "3",
      "direction": "in",
      "srcType": "ap_uint<8>",
      "srcSize": "8",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "alpha",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -description {Pixel Packing from 24-bit to 32-bit}",
      "config_export -display_name {Pixel Pack}",
      "config_export -format=ip_catalog"
    ],
    "DirectiveTcl": ["set_directive_top pixel_pack -name pixel_pack"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "pixel_pack"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "7",
    "Uncertainty": "1.89",
    "IsCombinational": "0",
    "II": "undef",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 7.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "pixel_pack",
    "Version": "1.0",
    "DisplayName": "Pixel Pack",
    "Revision": "2113008738",
    "Description": "Pixel Packing from 24-bit to 32-bit",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_pixel_pack_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/pixel_pack.cpp"],
    "Vhdl": [
      "impl\/vhdl\/pixel_pack_control_s_axi.vhd",
      "impl\/vhdl\/pixel_pack_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_21_1.vhd",
      "impl\/vhdl\/pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_47_4.vhd",
      "impl\/vhdl\/pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_62_5.vhd",
      "impl\/vhdl\/pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_84_7.vhd",
      "impl\/vhdl\/pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_101_9.vhd",
      "impl\/vhdl\/pixel_pack_regslice_both.vhd",
      "impl\/vhdl\/pixel_pack.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/pixel_pack_control_s_axi.v",
      "impl\/verilog\/pixel_pack_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/pixel_pack_hls_deadlock_idx0_monitor.v",
      "impl\/verilog\/pixel_pack_hls_deadlock_idx1_monitor.v",
      "impl\/verilog\/pixel_pack_hls_deadlock_idx2_monitor.v",
      "impl\/verilog\/pixel_pack_hls_deadlock_idx3_monitor.v",
      "impl\/verilog\/pixel_pack_hls_deadlock_idx4_monitor.v",
      "impl\/verilog\/pixel_pack_hls_deadlock_idx5_monitor.v",
      "impl\/verilog\/pixel_pack_hls_deadlock_kernel_monitor_top.vh",
      "impl\/verilog\/pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_21_1.v",
      "impl\/verilog\/pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_47_4.v",
      "impl\/verilog\/pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_62_5.v",
      "impl\/verilog\/pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_84_7.v",
      "impl\/verilog\/pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_101_9.v",
      "impl\/verilog\/pixel_pack_regslice_both.v",
      "impl\/verilog\/pixel_pack.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/pixel_pack_v1_0\/data\/pixel_pack.mdd",
      "impl\/misc\/drivers\/pixel_pack_v1_0\/data\/pixel_pack.tcl",
      "impl\/misc\/drivers\/pixel_pack_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/pixel_pack_v1_0\/src\/xpixel_pack.c",
      "impl\/misc\/drivers\/pixel_pack_v1_0\/src\/xpixel_pack.h",
      "impl\/misc\/drivers\/pixel_pack_v1_0\/src\/xpixel_pack_hw.h",
      "impl\/misc\/drivers\/pixel_pack_v1_0\/src\/xpixel_pack_linux.c",
      "impl\/misc\/drivers\/pixel_pack_v1_0\/src\/xpixel_pack_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/pixel_pack.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "5",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x10",
          "name": "mode",
          "access": "W",
          "description": "Data signal of mode",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "mode",
              "access": "W",
              "description": "Bit 31 to 0 of mode"
            }]
        },
        {
          "offset": "0x18",
          "name": "alpha",
          "access": "W",
          "description": "Data signal of alpha",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "8",
              "name": "alpha",
              "access": "W",
              "description": "Bit 7 to 0 of alpha"
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "1",
          "offset": "16",
          "argName": "mode"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "1",
          "offset": "24",
          "argName": "alpha"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:stream_in_24:stream_out_32",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "stream_in_24": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "24",
      "portPrefix": "stream_in_24_",
      "ports": [
        "stream_in_24_TDATA",
        "stream_in_24_TKEEP",
        "stream_in_24_TLAST",
        "stream_in_24_TREADY",
        "stream_in_24_TSTRB",
        "stream_in_24_TUSER",
        "stream_in_24_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "stream_in_24"
        }]
    },
    "stream_out_32": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "32",
      "portPrefix": "stream_out_32_",
      "ports": [
        "stream_out_32_TDATA",
        "stream_out_32_TKEEP",
        "stream_out_32_TLAST",
        "stream_out_32_TREADY",
        "stream_out_32_TSTRB",
        "stream_out_32_TUSER",
        "stream_out_32_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "stream_out_32"
        }]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "stream_in_24_TDATA": {
      "dir": "in",
      "width": "24"
    },
    "stream_in_24_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "stream_in_24_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "stream_in_24_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "stream_in_24_TKEEP": {
      "dir": "in",
      "width": "3"
    },
    "stream_in_24_TSTRB": {
      "dir": "in",
      "width": "3"
    },
    "stream_in_24_TUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "stream_out_32_TDATA": {
      "dir": "out",
      "width": "32"
    },
    "stream_out_32_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "stream_out_32_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "stream_out_32_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "stream_out_32_TKEEP": {
      "dir": "out",
      "width": "4"
    },
    "stream_out_32_TSTRB": {
      "dir": "out",
      "width": "4"
    },
    "stream_out_32_TUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "pixel_pack",
      "Instances": [
        {
          "ModuleName": "pixel_pack_Pipeline_VITIS_LOOP_101_9",
          "InstanceName": "grp_pixel_pack_Pipeline_VITIS_LOOP_101_9_fu_92"
        },
        {
          "ModuleName": "pixel_pack_Pipeline_VITIS_LOOP_84_7",
          "InstanceName": "grp_pixel_pack_Pipeline_VITIS_LOOP_84_7_fu_116"
        },
        {
          "ModuleName": "pixel_pack_Pipeline_VITIS_LOOP_47_4",
          "InstanceName": "grp_pixel_pack_Pipeline_VITIS_LOOP_47_4_fu_140"
        },
        {
          "ModuleName": "pixel_pack_Pipeline_VITIS_LOOP_21_1",
          "InstanceName": "grp_pixel_pack_Pipeline_VITIS_LOOP_21_1_fu_166"
        },
        {
          "ModuleName": "pixel_pack_Pipeline_VITIS_LOOP_62_5",
          "InstanceName": "grp_pixel_pack_Pipeline_VITIS_LOOP_62_5_fu_190"
        }
      ]
    },
    "Info": {
      "pixel_pack_Pipeline_VITIS_LOOP_101_9": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "pixel_pack_Pipeline_VITIS_LOOP_84_7": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "pixel_pack_Pipeline_VITIS_LOOP_62_5": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "pixel_pack_Pipeline_VITIS_LOOP_47_4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "pixel_pack_Pipeline_VITIS_LOOP_21_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "pixel_pack": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "pixel_pack_Pipeline_VITIS_LOOP_101_9": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "7.00",
          "Uncertainty": "1.89",
          "Estimate": "1.915"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_101_9",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "2",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "28",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "75",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "pixel_pack_Pipeline_VITIS_LOOP_84_7": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "7.00",
          "Uncertainty": "1.89",
          "Estimate": "0.978"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_84_7",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "2",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "20",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "47",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "pixel_pack_Pipeline_VITIS_LOOP_62_5": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "7.00",
          "Uncertainty": "1.89",
          "Estimate": "3.415"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_62_5",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "4",
            "PipelineDepth": "4"
          }],
        "Area": {
          "FF": "102",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "184",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "pixel_pack_Pipeline_VITIS_LOOP_47_4": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "7.00",
          "Uncertainty": "1.89",
          "Estimate": "0.000"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_47_4",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "2",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "29",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "pixel_pack_Pipeline_VITIS_LOOP_21_1": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "7.00",
          "Uncertainty": "1.89",
          "Estimate": "3.415"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_21_1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "4",
            "PipelineDepth": "6"
          }],
        "Area": {
          "FF": "261",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "314",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "pixel_pack": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "7.00",
          "Uncertainty": "1.89",
          "Estimate": "4.415"
        },
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "FF": "587",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "1038",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2023-04-29 15:18:52 +0200",
    "ToolName": "vitis_hls",
    "ToolVersion": "2022.1"
  }
}
