# rtl_to_gds

**Brief description:** Learning RTL to GDSII flow using Mod-N conditional counter design

---

## Table of Contents

1. [Introduction](#introduction)

---

## Introduction

Mod-N conditional counter is implementated using verilog. Mod-6 counter is taken as example to conduct functional verification of the design. 
The logic design for the circuit made using Logisim.

- Logic design
![image](/images/Mod-6_conditional_counter.png)

- RTL design : 
[up_down_counter.v](/RTL/up_down_counter.v)

- Test bench : 
[tb_count.v](/RTL/tb_count.v)

- Simulation result : 
![image](/images/modN_counter_waveform.png)


