# Generated by Yosys 0.53 (git sha1 53c22ab7c0ced80861c7536c5dae682c30fb5834, clang++ 17.0.0 -fPIC -O3)
autoidx 23
attribute \top 1
attribute \src "examples/patterns/basic/ff/verilog/sdff.v:2.1-19.10"
module \sdff
  attribute \src "examples/patterns/basic/ff/verilog/sdff.v:12.1-15.4"
  wire $0\q1[0:0]
  attribute \src "examples/patterns/basic/ff/verilog/sdff.v:4.7-4.10"
  wire input 1 \clk
  attribute \src "examples/patterns/basic/ff/verilog/sdff.v:5.7-5.8"
  wire input 2 \d
  attribute \src "examples/patterns/basic/ff/verilog/sdff.v:7.8-7.9"
  wire output 4 \q
  attribute \src "examples/patterns/basic/ff/verilog/sdff.v:10.5-10.7"
  wire \q1
  attribute \src "examples/patterns/basic/ff/verilog/sdff.v:6.7-6.12"
  wire input 3 \reset
  attribute \src "examples/patterns/basic/ff/verilog/sdff.v:12.1-15.4"
  cell $dff $procdff$22
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0\q1[0:0]
    connect \Q \q1
  end
  attribute \full_case 1
  attribute \src "examples/patterns/basic/ff/verilog/sdff.v:13.9-13.14|examples/patterns/basic/ff/verilog/sdff.v:13.5-14.18"
  cell $mux $procmux$20
    parameter \WIDTH 1
    connect \A \d
    connect \B 1'0
    connect \S \reset
    connect \Y $0\q1[0:0]
  end
  connect \q \q1
end
