// Seed: 1955947372
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_7;
  wire id_8;
  wire id_9 = 1 == 1;
  always #1 begin
    id_5 = id_6;
  end
  wire id_10;
  always @* begin
    #1 #1;
  end
endmodule
module module_1 (
    input tri id_0,
    input tri1 id_1,
    input supply0 id_2,
    input wor id_3,
    input tri1 id_4,
    output supply1 id_5
);
  tri1 id_7 = 1'b0 * id_1 - id_1;
  wire id_8;
  module_0(
      id_8, id_7, id_7, id_8, id_7, id_7
  );
endmodule
