FN Clarivate Analytics Web of Science
VR 1.0
PT J
AU Xia, T
   Lo, HC
AF Xia, T
   Lo, HC
TI On-chip short-time interval measurement system for high-speed signal
   timing characterization
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE BIST; timing measurement; high-speed signal; time-to-digital converter
AB In this paper, we present an on-chip short-time interval measurement circuit to characterize the ever-faster communication systems. The proposed circuit consists of time parameters extraction subcircuit and measurement subcircuit, which contain a charge pump, a comparator with hysteresis, a digital counter, and a capacitor. During the measurement, we control a current source and a current sink to charge or discharge a common capacitor, and record the time length ratio of the charging and discharging process. Using this method, we can easily measure most of the time-domain parameters. Also this method minimizes the impacts of the process variations to get high measurement accuracy. (c) 2004 Elsevier B.V. All rights reserved.
C1 Univ Vermont, Dept Elect & Comp Engn, Burlington, VT 05405 USA.
   Univ Rhode Isl, Dept Elect & Comp Engn, Kingston, RI 02881 USA.
C3 University of Vermont; University of Rhode Island
RP Xia, T (corresponding author), Univ Vermont, Dept Elect & Comp Engn, Burlington, VT 05405 USA.
EM xiat@emba.uvm.edu; jcl@ele.uri.edu
CR ARAI Y, 1992, IEEE J SOLID-ST CIRC, V27, P359, DOI 10.1109/4.121558
   Arai Y, 1996, IEEE J SOLID-ST CIRC, V31, P212, DOI 10.1109/4.487998
   Baker R.Jacob., 1997, CMOS CIRCUIT DESIGN
   BAZES M, 1991, IEEE J SOLID-ST CIRC, V26, P165, DOI 10.1109/4.68134
   COLE CB, 1999, P INT TEST C, P211
   HUANG JL, 2001, P IEEE VLSI TEST S
   LJUSLIN C, 1994, IEEE T NUCL SCI, V41, P1104, DOI 10.1109/23.322866
   Melatti L, 1999, IEEE DES TEST COMPUT, V16, P102, DOI 10.1109/54.785844
   Raisanen-Ruotsalainen E., 1991, P IEEE INT S CIRC SY, P2573
   RAISANENRUOTSAL.E, 1994, P IEEE INT S CIRC SY, P673
   Tsai CC, 2003, ATS 2003: 12TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, P332, DOI 10.1109/ATS.2003.1250832
   Xia T, 2003, ATS 2003: 12TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, P326, DOI 10.1109/ATS.2003.1250831
   Xia T, 2002, INT SYM DEFEC FAU TO, P399, DOI 10.1109/DFTVS.2002.1173537
NR 13
TC 1
Z9 1
U1 0
U2 1
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD APR
PY 2005
VL 51
IS 4
BP 265
EP 276
DI 10.1016/j.sysarc.2004.11.004
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 916AS
UT WOS:000228354400003
DA 2024-07-18
ER

PT J
AU Nam, H
   Kim, J
   Hong, SJ
   Lee, S
AF Nam, H
   Kim, J
   Hong, SJ
   Lee, S
TI Secure checkpointing
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE checkpointing; fault tolerance; evaluation; security; cryptography
ID BATCH
AB Fault-tolerant computer systems are increasingly being used in such applications as e-commerce, banking, and stock trading, where privacy and integrity of data are as important as the uninterrupted operation of the service provided. While much attention has been paid to the protection of data explicitly communicated over the Internet, there are also other sources of information leakage that must be. addressed. This paper addresses one such source of information leakage caused by checkpointing, which is a common method used to provide continued operation in the presence of faults.
   Checkpointing requires the communication of memory state information, which may contain sensitive data, over the network to a reliable backing store. Although the method of encrypting all of this memory state information can protect the data, such a simplistic method is an overkill that can result in a significant slowdown of the target application. A much more efficient method is to use incremental checkpointing (IC), in which only the modified memory data is saved in stable storage. This paper examines ways to combine the operations, required to perform IC with those required to encrypt this memory state data. Our analysis show that the proposed secure checkpointing schemes increase the overhead by 1.57 when compred to conventional checkpointing schemes, which shows the proposed schemes are feasible. (C) 2002 Elsevier Science B.V. All rights reserved.
C1 Pohang Univ Sci & Technol, Dept Elect Engn, Pohang 790784, South Korea.
   Pohang Univ Sci & Technol, Dept Comp Sci & Engn, Pohang 790784, South Korea.
C3 Pohang University of Science & Technology (POSTECH); Pohang University
   of Science & Technology (POSTECH)
RP Lee, S (corresponding author), Pohang Univ Sci & Technol, Dept Elect Engn, San 31 Hyoja Dong, Pohang 790784, South Korea.
EM jkim@postech.ac.kr; hnam@secui.com
CR [Anonymous], 2016, HDB APPL CRYPTOGRAPH
   [Anonymous], CS95302 U TENN
   [Anonymous], Intrusion detection system
   [Anonymous], 1997, HMAC KEYED HASHING M, DOI DOI 10.17487/RFC2104
   [Anonymous], 1993, Proceedings of the 1st ACM Conference on Computer and Communications Security, DOI DOI 10.1145/168588.168590
   Fiat A, 1997, J CRYPTOL, V10, P75, DOI 10.1007/s001459900021
   GUTMANMN P, 1996, 6 USENIX SEC S P JUL
   Harkins D., 1998, The internet key exchange (IKE)
   KIM GH, 1993, CSDTR93071 CERIAS PU
   LI K, 1994, IEEE T PARALL DISTR, V5, P874, DOI 10.1109/71.298215
   *MICR CORP, 2000, ENCRFIL SYST WIND 20
   Nam H, 2002, IEICE T INF SYST, VE85D, P1093
   NAM H, 1999, 1999 PAC RIM INT S D, P153
   NAM H, 2001, CSHPC01001 POH U SCI
   Plank James S., 1994, 24 INT S FAULT TOL C, P288
   PLANK JS, 1995, C P US WINT 1995 TEC, P213
   PROVOS N, 2000, 9 USENIX SEC S AUG
   PROVOS N, 1999, P WORKSH INTR DET NE
   Rijmen, 1998, AES PROPOSAL RIJNDAE
   SCHNEIER B, 1998, P 7 USENIX SEC S JAN
   Schneier B., 1993, INT WORKSH FAST SOFT, P191, DOI DOI 10.1007/3-540-58108-1_24
   SHAMIR A, 1999, FINANCIAL CRYPTO FEB, P22
   Steiner J.G., 1988, Proceedings of USENIX, P191
   WANG PG, 1995, CHEMTECH, V25, P22
   Yacobi Y, 1997, J CRYPTOL, V10, P89, DOI 10.1007/s001459900022
NR 25
TC 7
Z9 9
U1 0
U2 5
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAR
PY 2003
VL 48
IS 8-10
BP 237
EP 254
DI 10.1016/S1383-7621(02)00137-6
PG 18
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 658CB
UT WOS:000181703100001
DA 2024-07-18
ER

PT J
AU Kim, J
   Koenig, J
   Chen, H
   Gu, RH
   Shao, Z
AF Kim, Jieung
   Koenig, Jeremie
   Chen, Hao
   Gu, Ronghui
   Shao, Zhong
TI ThreadAbs: A template to build verified thread-local interfaces with
   software scheduler abstractions
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Multithreaded program; Scheduler; Thread abstraction; Assembly model;
   System software; Operating system; Verified compiler; Software formal
   verification; Formal semantics; Formal verification framework; Software
   engineering; Software reliability; Secure software; Software
   correctness; Bug-free software; Concurrency; Parallel computing; Shared
   memory concurrency; Linearizability
ID PROGRAM LOGIC; VERIFICATION; CONCURRENCY; REFINEMENT
AB This paper presents ThreadAbs, an extension of the layer-based software formal verification toolkit CCAL (Gu et al., 2018). ThreadAbs is specifically designed to provide better expressiveness and proof management for thread abstraction in multithreaded libraries. Thread abstraction isolates the behavior of each thread from others when providing a top-level formal specification for software. Compared to the original CCAL, ThreadAbs offers significant improvements in this regard.CCAL is a verification framework that enables a layered approach to building certified software, as demonstrated by multiple examples (Gu et al. 2016; Li et al. 2021; Shin et al. 2019). Obviously, its main targets usually include multithread libraries, which support significant improvement in the utilization and isolation of system resources. However, it poses new challenges for formal verification. Firstly, it requires a sudden change in the granularity of concurrency during the implementation and verification of the target software. Typically, systems are associated with software schedulers that are built on top of several underlying components in the system (e.g., thread spawn, yield, sleep, and wake-up). Due to the software scheduler, these systems can be divided into low-level components consisting of modules that the software scheduler depends on (e.g., allocators for shared resources and scheduling queues) and high-level components that use software schedulers (e.g., condition variables, semaphores, and IPCs). Therefore, software formal verification on those systems has to provide proper method to deal with those distinct features, which is usually abstracting other threads' behavior as much as possible to provide an independent thread model and its formal specification. Secondly, it requires handling side effects from other threads, such as dynamic resource allocation from parents with proper isolation of all threads from each other.CCAL has limited support for two crucial aspects of formal verification in multithreaded systems. Firstly, its previous thread abstraction method does not handle the side effects caused by a parent thread during dynamic initial state allocation properly. Secondly, the proofs produced by CCAL are tied to CertiKOS, which makes it challenging to use them for similar proofs that use CCAL as their verification toolkit. To address these issues, we introduce ThreadAbs, a new mechanized methodology that provides proper thread abstraction to reason about multithreaded programs in conjunction with CCAL. We also extend the previous CertiKOS proof with ThreadAbs to demonstrate its usability and expressiveness.
C1 [Kim, Jieung] Inha Univ, HiTech Ctr, 1411,100 Inha Ro, Incheon 22212, South Sudan.
   [Koenig, Jeremie; Chen, Hao; Shao, Zhong] Yale Univ, 51 Prospect St, New Haven, CT 06511 USA.
   [Gu, Ronghui] Columbia Univ, Mudd Bldg,500 W 120th St, New York, NY 10027 USA.
C3 Yale University; Columbia University
RP Kim, J (corresponding author), Inha Univ, HiTech Ctr, 1411,100 Inha Ro, Incheon 22212, South Sudan.
EM jieungkim@inha.ac.kr; jeremie.koenig@yale.edu; hao.chen@yale.edu;
   ronghui.gu@columbia.edu; zhong.shao@yale.edu
OI Kim, Jieung/0000-0001-7581-041X
FU National Science Foundation (NSF) [1521523, 1715154]; DARPA
   [FA8750-12-2-0293, FA8750-16-2-0274, FA8750-15-C-0082]; INHA UNIVERSITY
   Research Grant
FX This research is based on work supported in part by National Science
   Foundation (NSF) grants 1521523 and 1715154 and DARPA grants
   FA8750-12-2-0293, FA8750-16-2-0274, and FA8750-15-C-0082. The U.S.
   Government is authorized to reproduce and distribute reprints for
   Governmental purposes notwithstanding any copyright notation thereon.
   The views and conclusions contained herein are those of the authors and
   should not be interpreted as necessarily representing the official
   policies or endorsements, either expressed or implied, of DARPA or the
   U.S. Government. This work was also supported by INHA UNIVERSITY
   Research Grant.
CR Beringer L, 2014, LECT NOTES COMPUT SC, V8410, P107
   Brookes S, 2004, LECT NOTES COMPUT SC, V3170, P16
   Chen H, 2016, ACM SIGPLAN NOTICES, V51, P431, DOI [10.1145/2908080.2908101, 10.1145/2980983.2908101]
   Chlipala A, 2011, PLDI 11: PROCEEDINGS OF THE 2011 ACM CONFERENCE ON PROGRAMMING LANGUAGE DESIGN AND IMPLEMENTATION, P234
   Cuellar Santiago., 2020, Compiler correctness for concurrency: from comncurrent separation logic to shared memory assembly language
   Dinsdale-Young T, 2013, ACM SIGPLAN NOTICES, V48, P287, DOI 10.1145/2480359.2429104
   Dinsdale-Young T, 2010, LECT NOTES COMPUT SC, V6183, P504, DOI 10.1007/978-3-642-14107-2_24
   Feng XY, 2007, LECT NOTES COMPUT SC, V4421, P173
   Feng XY, 2009, ACM SIGPLAN NOTICES, V44, P315, DOI 10.1145/1594834.1480922
   Feng XY, 2008, PLDI'08: PROCEEDINGS OF THE 2008 SIGPLAN CONFERENCE ON PROGRAMMING LANGUAGE DESIGN & IMPLEMENTATION, P170, DOI 10.1145/1375581.1375603
   Fu M, 2010, LECT NOTES COMPUT SC, V6269, P388, DOI 10.1007/978-3-642-15375-4_27
   Gotsman A, 2013, LECT NOTES COMPUT SC, V7792, P249, DOI 10.1007/978-3-642-37036-6_15
   Gu R., CertiKOS artifact: ThreadAbs and CertiKOS linking
   Gu R., CertiKOS artifact: EAsm in ThreadAbs
   Gu R., CertiKOS artifact: Refinement between HAsm and TAsm
   Gu R., CertiKOS artifact: TAsm in ThreadAbs
   Gu RH, 2018, PROCEEDINGS OF THE 39TH ACM SIGPLAN CONFERENCE ON PROGRAMMING LANGUAGE DESIGN AND IMPLEMENTATION, PLDI 2018, P646, DOI 10.1145/3192366.3192381
   Gu RH, 2015, ACM SIGPLAN NOTICES, V50, P595, DOI [10.1145/2676726.2676975, 10.1145/2775051.2676975]
   Gu RH, 2016, PROCEEDINGS OF OSDI'16: 12TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P653
   Hawblitzel C, 2015, LECT NOTES COMPUT SC, V9207, P449, DOI 10.1007/978-3-319-21668-3_26
   Ishtiaq S, 2001, ACM SIGPLAN NOTICES, V36, P14, DOI 10.1145/373243.375719
   Jacobs B., 2011, PROC 38 ACM S PRINCI, P133
   JONES CB, 1983, ACM T PROGR LANG SYS, V5, P596, DOI 10.1145/69575.69577
   Jung R, 2015, ACM SIGPLAN NOTICES, V50, P637, DOI [10.1145/2676726.2676980, 10.1145/2775051.2676980]
   Kang J, 2018, PROCEEDINGS OF THE 39TH ACM SIGPLAN CONFERENCE ON PROGRAMMING LANGUAGE DESIGN AND IMPLEMENTATION, PLDI 2018, P631, DOI 10.1145/3192366.3192377
   Kang J, 2016, ACM SIGPLAN NOTICES, V51, P178, DOI 10.1145/2914770.2837642
   Klein G, 2014, ACM T COMPUT SYST, V32, DOI 10.1145/2560537
   Klein G, 2009, SOSP'09: PROCEEDINGS OF THE TWENTY-SECOND ACM SIGOPS SYMPOSIUM ON OPERATING SYSTEMS PRINCIPLES, P207
   Koenig J, 2021, PROCEEDINGS OF THE 42ND ACM SIGPLAN INTERNATIONAL CONFERENCE ON PROGRAMMING LANGUAGE DESIGN AND IMPLEMENTATION (PLDI '21), P1095, DOI 10.1145/3453483.3454097
   Lee D, 2023, P ACM PROGRAM LANG, V7, DOI 10.1145/3591253
   Leinenbach D, 2009, LECT NOTES COMPUT SC, V5850, P806, DOI 10.1007/978-3-642-05089-3_51
   Leroy X., 2005, COMPCERT VERIFIED CO
   Leroy X., 2005, The CompCert C compiler
   Leroy X, 2009, J AUTOM REASONING, V43, P363, DOI 10.1007/s10817-009-9155-4
   Liang HJ, 2014, IEEE S LOG, DOI 10.1145/2603088.2603123
   Liang HJ, 2018, P ACM PROGRAM LANG, V2, DOI 10.1145/3158108
   Liang HJ, 2016, ACM SIGPLAN NOTICES, V51, P385, DOI 10.1145/2914770.2837635
   Liang HJ, 2012, POPL 12: PROCEEDINGS OF THE 39TH ANNUAL ACM SIGPLAN-SIGACT SYMPOSIUM ON PRINCIPLES OF PROGRAMMING LANGUAGES, P455
   Lochbihler A, 2010, LECT NOTES COMPUT SC, V6012, P427, DOI 10.1007/978-3-642-11957-6_23
   Nanevski A, 2014, LECT NOTES COMPUT SC, V8410, P290
   Nelson L, 2017, PROCEEDINGS OF THE TWENTY-SIXTH ACM SYMPOSIUM ON OPERATING SYSTEMS PRINCIPLES (SOSP '17), P252, DOI 10.1145/3132747.3132748
   O'Hearn PW, 2004, LECT NOTES COMPUT SC, V3170, P49
   Pinto PD, 2016, LECT NOTES COMPUT SC, V9632, P176, DOI 10.1007/978-3-662-49498-1_8
   Pinto PD, 2014, LECT NOTES COMPUT SC, V8586, P207
   Ramananandro T, 2015, CPP'15: PROCEEDINGS OF THE 2015 ACM CONFERENCE ON CERTIFIED PROGRAMS AND PROOFS, P3, DOI 10.1145/2676724.2693167
   Sammler M, 2021, PROCEEDINGS OF THE 42ND ACM SIGPLAN INTERNATIONAL CONFERENCE ON PROGRAMMING LANGUAGE DESIGN AND IMPLEMENTATION (PLDI '21), P158, DOI 10.1145/3453483.3454036
   Sergey I, 2015, ACM SIGPLAN NOTICES, V50, P77, DOI [10.1145/2813885.2737964, 10.1145/2737924.2737964]
   Sevcik J, 2011, ACM SIGPLAN NOTICES, V46, P43, DOI 10.1145/1925844.1926393
   Shih-Wei Li, 2021, 2021 IEEE Symposium on Security and Privacy (SP), P1782, DOI 10.1109/SP40001.2021.00049
   Shin JY, 2019, PROCEEDINGS OF THE 2019 TENTH ACM SYMPOSIUM ON CLOUD COMPUTING (SOCC '19), P299, DOI 10.1145/3357223.3362739
   Song Y., 2023, Conditional Contextual Refinement, V7, DOI [10.1145/3571232,POPL, DOI 10.1145/3571232,POPL]
   Song Y, 2020, P ACM PROGRAM LANG, V4, DOI 10.1145/3371091
   Stewart G, 2015, ACM SIGPLAN NOTICES, V50, P275, DOI [10.1145/2676726.2676985, 10.1145/2775051.2676985]
   Tao RZ, 2021, PROCEEDINGS OF THE 28TH ACM SYMPOSIUM ON OPERATING SYSTEMS PRINCIPLES, SOSP 2021, P866, DOI 10.1145/3477132.3483560
   Turon A, 2013, ACM SIGPLAN NOTICES, V48, P377, DOI [10.1145/2500365.2500600, 10.1145/2544174.2500600]
   Turon A, 2013, ACM SIGPLAN NOTICES, V48, P343, DOI 10.1145/2480359.2429111
   Vafeiadis V., 2011, MFPS
   Vafeiadis V, 2007, LECT NOTES COMPUT SC, V4703, P256
   Vale AO, 2023, P ACM PROGRAM LANG, V7, DOI 10.1145/3571231
   Xu FW, 2016, LECT NOTES COMPUT SC, V9780, P59, DOI 10.1007/978-3-319-41540-6_4
   Yang H, 2007, THEOR COMPUT SCI, V375, P308, DOI 10.1016/j.tcs.2006.12.036
   Yang J, 2010, PLDI '10: PROCEEDINGS OF THE 2010 ACM SIGPLAN CONFERENCE ON PROGRAMMING LANGUAGE DESIGN AND IMPLEMENTATION, P99, DOI 10.1145/1806596.1806610
   Zhao JZ, 2013, ACM SIGPLAN NOTICES, V48, P175, DOI 10.1145/2499370.2462164
NR 63
TC 0
Z9 0
U1 2
U2 2
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD FEB
PY 2024
VL 147
AR 103046
DI 10.1016/j.sysarc.2023.103046
EA DEC 2023
PG 18
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FT9D5
UT WOS:001148216600001
DA 2024-07-18
ER

PT J
AU Lu, YT
   Shao, KC
   Zhao, J
   Sun, WD
   Sun, M
AF Lu, Yuteng
   Shao, Kaicheng
   Zhao, Jia
   Sun, Weidi
   Sun, Meng
TI Mutation testing of unsupervised learning systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Mutation testing; Unsupervised learning; Cluster analysis; Autoencoder
AB Unsupervised learning (UL) is one of the most important areas in artificial intelligence. UL systems are capable of learning patterns from unlabeled data and playing an increasingly critical role in many fields. Therefore, more and more attention has been paid to the security and stability of UL systems. Testing has achieved great success in ensuring the safety of traditional software systems and been gradually applied to supervised learning. However, UL is not in the consideration of most current testing methods. To fill this gap, we propose a novel mutation testing technique specific to UL systems. We design a series of mutation operators to simulate the unstable situations and possible errors that UL systems may encounter, and define corresponding mutation scores. Further, we combine the proposed technique with autoencoder for generating adversarial samples. In the evaluation phase, we demonstrate the practicability of the proposed technique based on three datasets. We have also developed an open-source tool MTGAN, which incorporates the functionality of mutation testing for GANs, to evaluate their stability and assess their capacity to address given issues.
C1 [Lu, Yuteng; Shao, Kaicheng; Sun, Weidi; Sun, Meng] Peking Univ, Sch Math Sci, Beijing, Peoples R China.
   [Zhao, Jia] Changchun Inst Technol, Changchun, Peoples R China.
C3 Peking University; Changchun Institute Technology
RP Sun, M (corresponding author), Peking Univ, Sch Math Sci, Beijing, Peoples R China.
EM sunm@pku.edu.cn
FU National Natural Science Foun-dation of China [62172019, 61972054];
   CCF-Huawei Formal Verification Innovation Research Plan, China
FX <B>Acknowledgments</B> This research was sponsored by the National
   Natural Science Foun-dation of China under Grant Nos. 62172019,
   61972054, and CCF-Huawei Formal Verification Innovation Research Plan,
   China.
CR Cheng DW, 2018, 2018 IEEE INTERNATIONAL CONFERENCE ON SOFTWARE QUALITY, RELIABILITY AND SECURITY (QRS 2018), P313, DOI 10.1109/QRS.2018.00044
   De Prado ML, 2019, QUANT FINANC, V19, P1555, DOI 10.1080/14697688.2019.1622311
   DEMILLO RA, 1978, COMPUTER, V11, P34, DOI 10.1109/C-M.1978.218136
   Gerasimou S, 2020, PROC INT CONF SOFTW, P702, DOI 10.1145/3377811.3380391
   Ghanbari A, 2019, PROCEEDINGS OF THE 28TH ACM SIGSOFT INTERNATIONAL SYMPOSIUM ON SOFTWARE TESTING AND ANALYSIS (ISSTA '19), P19, DOI 10.1145/3293882.3330559
   Goodfellow I, 2014, ADV NEURAL INFORM PR, P2672
   HAMLET RG, 1977, IEEE T SOFTWARE ENG, V3, P279, DOI 10.1109/TSE.1977.231145
   Hu Q, 2019, 34TH IEEE/ACM INTERNATIONAL CONFERENCE ON AUTOMATED SOFTWARE ENGINEERING (ASE 2019), P1158, DOI 10.1109/ASE.2019.00126
   Huanhuan Wu, 2021, 2021 8th International Conference on Dependable Systems and Their Applications (DSA), P730, DOI 10.1109/DSA52907.2021.00106
   Humbatova N, 2021, ISSTA '21: PROCEEDINGS OF THE 30TH ACM SIGSOFT INTERNATIONAL SYMPOSIUM ON SOFTWARE TESTING AND ANALYSIS, P67, DOI 10.1145/3460319.3464825
   Jahangirova G, 2020, IEEE INT CONF SOFTW, P74, DOI 10.1109/ICST46399.2020.00018
   Jia Y, 2011, IEEE T SOFTWARE ENG, V37, P649, DOI 10.1109/TSE.2010.62
   Kim J, 2019, PROC INT CONF SOFTW, P1039, DOI 10.1109/ICSE.2019.00108
   Kos J, 2018, 2018 IEEE SYMPOSIUM ON SECURITY AND PRIVACY WORKSHOPS (SPW 2018), P36, DOI 10.1109/SPW.2018.00014
   Lipton R.J., 1971, FAULT DIAGNOSIS COMP
   Liu Q, 2019, IEEE T CONSUM ELECTR, V65, P28, DOI 10.1109/TCE.2019.2891160
   Loise T, 2017, IEEE ICST WORKSHOP, P97, DOI 10.1109/ICSTW.2017.24
   Lu YT, 2022, J SYST ARCHITECT, V131, DOI 10.1016/j.sysarc.2022.102701
   Lu Yuteng, 2023, CNNstructure
   Ma L, 2018, IEEE INT CONF AUTOM, P120, DOI 10.1145/3238147.3238202
   Ma L, 2018, PROC INT SYMP SOFTW, P100, DOI 10.1109/ISSRE.2018.00021
   Murphy Christian, 2008, SEKE 2008. The 20th International Conference Proceedings on Software Engineering & Knowledge Engineering, P867
   Omran MGH, 2007, INTELL DATA ANAL, V11, P583, DOI 10.3233/IDA-2007-11602
   Papadakis M, 2015, SOFTW TEST VERIF REL, V25, P605, DOI 10.1002/stvr.1509
   Pei KX, 2019, COMMUN ACM, V62, P137, DOI 10.1145/3361566
   Ramanathan A, 2016, DES AUT TEST EUROPE, P786
   Shen WJ, 2018, 2018 IEEE 18TH INTERNATIONAL CONFERENCE ON SOFTWARE QUALITY, RELIABILITY AND SECURITY COMPANION (QRS-C), P108, DOI 10.1109/QRS-C.2018.00032
   Shi N, 2010, 2010 THIRD INTERNATIONAL SYMPOSIUM ON INTELLIGENT INFORMATION TECHNOLOGY AND SECURITY INFORMATICS (IITSI 2010), P63, DOI 10.1109/IITSI.2010.74
   Sun YC, 2019, ACM T EMBED COMPUT S, V18, DOI 10.1145/3358233
   Uesato Jonathan, 2019, P ICLR 2019
   Vincent P, 2010, J MACH LEARN RES, V11, P3371
   Wang JY, 2019, PROC INT CONF SOFTW, P1245, DOI 10.1109/ICSE.2019.00126
   Xie XY, 2020, IEEE T RELIAB, V69, P1293, DOI 10.1109/TR.2020.2972266
   Zhang Jingfeng, 2020, ICML, P11278
   Zhang Xin, 2021, P IUS 2021, P1
NR 35
TC 0
Z9 0
U1 2
U2 2
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2024
VL 146
AR 103050
DI 10.1016/j.sysarc.2023.103050
EA DEC 2023
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA EP4X5
UT WOS:001140126800001
DA 2024-07-18
ER

PT J
AU Zou, YP
   Peng, T
   Wang, GJ
   Luo, ET
   Xiong, JB
AF Zou, Yipeng
   Peng, Tao
   Wang, Guojun
   Luo, Entao
   Xiong, Jinbo
TI Blockchain-assisted multi-keyword fuzzy search encryption for secure
   data sharing
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Blockchain; Attribute-based encryption; Searchable encryption; Access
   control; Data sharing
ID ATTRIBUTE-BASED ENCRYPTION; ACCESS-CONTROL; EFFICIENT; SCHEME; POLICY
AB Cloud-based data sharing has become a significant technology trend thanks for its convenience and economy. Data owners are suggested to encrypt data before outsourcing for data security and users' privacy. This approach makes it a challenging problem to implement the retrieval of encrypted data while enforcing fine-grained access control over the ciphertext. In this paper, we propose a blockchain-assisted multi-keyword fuzzy search encryption (BCFSE) scheme for secure data sharing which supports fine-grained access control and attribute revocation. The BCFSE scheme maps the attributes in the ciphertext policy attribute-based encryption (CP-ABE) to attribute tokens on the blockchain, which provides lightweight, secure and trusted attribute man-agement. Moreover, we construct a keyword search scheme based on CP-ABE by using searchable symmetric encryption algorithm in the keyword encryption and retrieval phases, effectively reducing computational cost. BCFSE combines the advantages of CP-ABE and searchable encryption based on blockchain, which implements authorization and search with the assistance of smart contracts to ensure the reliability of the search process. In addition, the BCFSE scheme supports multi-keyword fuzzy search with both AND and OR semantics. Extensive experiments have been performed on real datasets to validate the effectiveness and efficiency of our BCFSE scheme.
C1 [Zou, Yipeng; Peng, Tao; Wang, Guojun] Guangzhou Univ, Sch Comp Sci & Cyber Engn, Guangzhou 510006, Peoples R China.
   [Luo, Entao] Hunan Univ Sci & Technol, Sch Informat Engn, Xiangtan 425000, Hunan, Peoples R China.
   [Xiong, Jinbo] Fujian Normal Univ, Sch Comp & Cyber Secur, Fuzhou 350117, Peoples R China.
C3 Guangzhou University; Hunan University of Science & Technology; Fujian
   Normal University
RP Peng, T (corresponding author), Guangzhou Univ, Sch Comp Sci & Cyber Engn, Guangzhou 510006, Peoples R China.
EM 2112006305@e.gzhu.edu.cn; pengtao@gzhu.edu.cn; csgjwang@gzhu.edu.cn;
   luoentaohuse@163.com; jinbo810@163.com
FU Natural Science Foundation Guangdong Province [2023A1515012358];
   National Natural Science Foundation of China [62372121, 62172159,
   U1905211, 62272102, 62072133]; Science Foundation of Fujian Province
   [2023J02014]; Natural Science Foundation of Hunan Province [2021JJ30294]
FX <B>Acknowledgments</B> This work was supported by the Natural Science
   Foundation Guangdong Province (Grant No. 2023A1515012358) , the National
   Natural Science Foundation of China (Grant No. 62372121, Grant 62172159,
   No. U1905211, No. 62272102, No. 62072133) , the Science Foundation of
   Fujian Province (Grant No. 2023J02014) , the Natural Science Foundation
   of Hunan Province (Grant 2021JJ30294) .
CR Agrawal S, 2017, CCS'17: PROCEEDINGS OF THE 2017 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P665, DOI 10.1145/3133956.3134014
   Akinyele JA, 2013, J CRYPTOGR ENG, V3, P111, DOI 10.1007/s13389-013-0057-3
   Bao YY, 2022, IEEE J BIOMED HEALTH, V26, P2041, DOI 10.1109/JBHI.2021.3100871
   Bethencourt J, 2007, P IEEE S SECUR PRIV, P321, DOI 10.1109/sp.2007.11
   Chander S, 2022, INT J SEMANT WEB INF, V18, DOI 10.4018/IJSWIS.297034
   Chen LX, 2019, FUTURE GENER COMP SY, V95, P420, DOI 10.1016/j.future.2019.01.018
   Ge CP, 2020, J SYST ARCHITECT, V107, DOI 10.1016/j.sysarc.2020.101728
   Hasan K, 2022, COMPUT NETW, V211, DOI 10.1016/j.comnet.2022.109004
   He K, 2020, IEEE T DEPEND SECURE, V17, P1207, DOI 10.1109/TDSC.2018.2864186
   Huang HW, 2023, IEEE ACM T NETWORK, V31, P3284, DOI 10.1109/TNET.2023.3278456
   Karame GO, 2017, CCS'17: PROCEEDINGS OF THE 2017 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P2627, DOI 10.1145/3133956.3137050
   Kuppusamy P, 2022, J CLOUD COMPUT-ADV S, V11, DOI 10.1186/s13677-022-00380-9
   Lewko A, 2010, LECT NOTES COMPUT SC, V6110, P62, DOI 10.1007/978-3-642-13190-5_4
   Li CX, 2020, PROCEEDINGS OF THE 2020 USENIX ANNUAL TECHNICAL CONFERENCE, P515
   Li HY, 2021, J INF SECUR APPL, V58, DOI 10.1016/j.jisa.2021.102791
   Li YP, 2021, J SYST ARCHITECT, V115, DOI 10.1016/j.sysarc.2021.102006
   Li YY, 2022, LECT NOTES COMPUT SC, P413, DOI 10.1007/978-3-031-00123-9_34
   Liang YR, 2021, J SYST ARCHITECT, V119, DOI 10.1016/j.sysarc.2021.102255
   Liu Q, 2022, IEEE T SERV COMPUT, V15, P1799, DOI 10.1109/TSC.2020.3020688
   Liu Q, 2021, IEEE T NETW SERV MAN, V18, P2046, DOI 10.1109/TNSM.2020.3045467
   Liu Q, 2022, IEEE T SERV COMPUT, V15, P69, DOI 10.1109/TSC.2019.2922177
   Lu YL, 2020, IEEE T IND INFORM, V16, P4177, DOI 10.1109/TII.2019.2942190
   Lyu QY, 2020, J NETW COMPUT APPL, V149, DOI 10.1016/j.jnca.2019.102444
   Mamta, 2021, IEEE-CAA J AUTOMATIC, V8, P1877, DOI 10.1109/JAS.2021.1004003
   Miao YB, 2021, IEEE T DEPEND SECURE, V18, P1080, DOI 10.1109/TDSC.2019.2897675
   Nakamoto S., 2008, DECENT BUS REV, V21260, DOI https://bitcoin.org/bitcoin.pdf
   Niu J, 2020, IEEE INTERNET THINGS, V7, P1502, DOI 10.1109/JIOT.2019.2956322
   Peng T, 2022, IEICE T INF SYST, VE105D, P215, DOI 10.1587/transinf.2021BCP0001
   Peng T, 2023, CONCURR COMP-PRACT E, V35, DOI 10.1002/cpe.6664
   Qin BD, 2019, INFORM SCIENCES, V490, P74, DOI 10.1016/j.ins.2019.03.053
   Qin BD, 2015, IEEE T INF FOREN SEC, V10, P1384, DOI 10.1109/TIFS.2015.2410137
   Sahai A, 2005, LECT NOTES COMPUT SC, V3494, P457, DOI 10.1007/11426639_27
   Singamaneni KK, 2022, ELECTRONICS-SWITZ, V11, DOI 10.3390/electronics11213510
   Su J, 2022, FUTURE GENER COMP SY, V132, P299, DOI 10.1016/j.future.2022.01.021
   Sun SF, 2022, IEEE T DEPEND SECURE, V19, P452, DOI 10.1109/TDSC.2020.2973633
   Szabo N., 1997, Nick Szabo's Pap. Concise Tutor, V6
   Wang HJ, 2021, IEEE T DEPEND SECURE, V18, P1307, DOI 10.1109/TDSC.2019.2916569
   Wang MY, 2023, IEEE T SERV COMPUT, V16, P438, DOI 10.1109/TSC.2021.3114719
   Wang SP, 2018, IEEE ACCESS, V6, P38437, DOI 10.1109/ACCESS.2018.2851611
   Waters B, 2011, LECT NOTES COMPUT SC, V6571, P53, DOI 10.1007/978-3-642-19379-8_4
   Wei PC, 2020, FUTURE GENER COMP SY, V102, P902, DOI 10.1016/j.future.2019.09.028
   Wong WK, 2009, ACM SIGMOD/PODS 2009 CONFERENCE, P139
   Wu Q, 2022, J SYST ARCHITECT, V129, DOI 10.1016/j.sysarc.2022.102569
   Xiang XY, 2022, J SYST ARCHITECT, V124, DOI 10.1016/j.sysarc.2022.102417
   Xu Y, 2022, IEEE INTERNET THINGS, V9, P10036, DOI 10.1109/JIOT.2021.3117924
   Xu Y, 2021, IEEE T EMERG TOP COM, V9, P1421, DOI 10.1109/TETC.2020.3005610
   Xu Y, 2021, IEEE T NETW SCI ENG, V8, P1202, DOI 10.1109/TNSE.2020.2976697
   Xu Y, 2020, IEEE T SERV COMPUT, V13, P289, DOI 10.1109/TSC.2019.2953033
   Xue YJ, 2019, IEEE T INF FOREN SEC, V14, P2927, DOI 10.1109/TIFS.2019.2911166
   Yang J, 2018, J SYST ARCHITECT, V87, P36, DOI 10.1016/j.sysarc.2018.05.001
   Yang K, 2014, IEEE T PARALL DISTR, V25, P1735, DOI 10.1109/TPDS.2013.253
   Zhang C, 2021, PROC INT CONF DATA, P996, DOI 10.1109/ICDE51399.2021.00091
   Zheng BK, 2018, J COMPUT SCI TECH-CH, V33, P557, DOI 10.1007/s11390-018-1840-5
   Zheng QJ, 2014, IEEE INFOCOM SER, P522, DOI 10.1109/INFOCOM.2014.6847976
   Zhong H, 2021, FUTURE GENER COMP SY, V115, P486, DOI 10.1016/j.future.2020.09.021
   Zhong H, 2018, SOFT COMPUT, V22, P243, DOI 10.1007/s00500-016-2330-8
NR 56
TC 3
Z9 3
U1 23
U2 43
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2023
VL 144
AR 102984
DI 10.1016/j.sysarc.2023.102984
EA SEP 2023
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA T6TD1
UT WOS:001079280500001
DA 2024-07-18
ER

PT J
AU Hameed, F
   Maqsood, M
   Irtaza, SA
AF Hameed, Fazal
   Maqsood, Moazam
   Irtaza, Syed Ali
TI An energy-efficient cache replacement policy for ultra-dense racetrack
   memory
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Architecture; Cache; Embedded systems; Memory; Racetrack; Shift
AB Racetrack memory (RTM) based caches provide improved energy and area efficiencies compared to traditional SRAM caches via multi-bit storage capability. The RTM cell arranges multiple bits in a magnetic nanowire track and is equipped with a shared port to access the data. Accessing a bit necessitates to shift the bit under the port. Since the serial access nature of the RTM cell induces energy penalty, it is crucial to reduce the number of shifts. To do so, we have devised an energy-efficient cache replacement policy that first calculates the shift cost of a group of rarely reused cache lines in a cache set. After that, it chooses a victim cache line from that group that incurs minimum shift cost. Employing 1 MB RTM cache for single-programmed workloads, the proposed policy outperforms the state-of-the-art by 23.2% and 48.8% in terms of energy consumption and shift cost respectively. For multi-programmed workloads, the energy saving and shift improvement translates to 22.8% and 39.8% respectively using 4 MB RTM shared cache.
C1 [Hameed, Fazal; Irtaza, Syed Ali] Inst Space Technol, Islamabad Expressway, Islamabad 44000, Pakistan.
   [Maqsood, Moazam] Pak Austria Fachhochschule Inst Appl Sci & Technol, Khanpur Rd, Haripur, Pakistan.
RP Hameed, F (corresponding author), Inst Space Technol, Islamabad Expressway, Islamabad 44000, Pakistan.
EM fazal.hameed@tu-dresden.de; moazam.maqsood@fecid.paf-iast.edu.pk;
   syed.ali@mail.ist.edu.pk
OI Hameed, Fazal/0000-0002-2763-8755; Irtaza, Syed Ali/0000-0001-5979-4448
FU German Research Council DFG [437232907]
FX This work is funded by the German Research Council DFG through the
   DART-HMS project (project number 437232907) .
CR Atoofian E, 2015, INT CONF COMPIL ARCH, P177, DOI 10.1109/CASES.2015.7324558
   Blasing R, 2020, P IEEE, V108, P1303, DOI 10.1109/JPROC.2020.2975719
   Colaso A, 2019, INT PARALL DISTRIB P, P273, DOI 10.1109/IPDPS.2019.00037
   Hameed F, 2022, IEEE T COMPUT AID D, V41, P5288, DOI 10.1109/TCAD.2022.3161198
   Khan AA, 2019, ACM T ARCHIT CODE OP, V16, DOI 10.1145/3372489
   Khan AsifAli., 2019, Proceedings of the 20th ACM SIGPLAN/SIGBED International Conference on Languages, Compilers, and Tools for Embedded Systems, LCTES 2019, page, P5
   Loh GH, 2009, INT SYM PERFORM ANAL, P53, DOI 10.1109/ISPASS.2009.4919638
   Mao H., 2015, IEEE NON-VOLATILE ME
   Mittal Sparsh, 2017, Journal of Low Power Electronics and Applications, V7, DOI 10.3390/jlpea7030023
   Parkin S, 2015, NAT NANOTECHNOL, V10, P195, DOI 10.1038/nnano.2015.41
   Standard performance evaluation corporation, 2021, US
   Sun ZY, 2016, IEEE T COMPUT, V65, P1041, DOI 10.1109/TC.2014.2360545
   Sun ZY, 2013, DES AUT CON
   Venkatesan R., 2012, ACMIEEE INT S LOW PO, P185, DOI 10.1145/2333660.2333707
   Venkatesan R, 2016, IEEE T COMPUT, V65, P1010, DOI 10.1109/TC.2015.2506581
   Wang JH, 2022, IEEE T COMPUT, V71, P235, DOI 10.1109/TC.2020.3045433
   Xu HF, 2015, ASIA S PACIF DES AUT, P417, DOI 10.1109/ASPDAC.2015.7059042
   Xu HF, 2016, IEEE T MULTI-SCALE C, V2, P69, DOI 10.1109/TMSCS.2016.2536020
   Zhang C, 2015, ASIA S PACIF DES AUT, P100, DOI 10.1109/ASPDAC.2015.7058988
NR 19
TC 0
Z9 0
U1 0
U2 0
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD APR
PY 2023
VL 137
AR 102837
DI 10.1016/j.sysarc.2023.102837
EA MAR 2023
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA A2CU7
UT WOS:000953271800001
DA 2024-07-18
ER

PT J
AU Le Gal, B
   Jego, C
   Pignoly, V
AF Le Gal, Bertrand
   Jego, Christophe
   Pignoly, Vincent
TI High-performance hard-input LDPC decoding on multi-core devices for
   optical space links
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE LDPC; Gallager-E; Multicore; SIMD; Optical space links
ID PARITY-CHECK CODES; HIGH-THROUGHPUT; GPU; IMPLEMENTATION; ALGORITHMS
AB LDPC codes are a family of error-correcting codes that are present in most space communication standards. Thanks to their large processing power and their parallelization capabilities, prevailing multicore devices facilitate real-time implementations of digital communication systems, which were previously implemented into dedicated hardware devices. Previous works were done over the last decade on the implementation of Gbps decoders on programmable devices. However, these works focus on the soft input LDPC decoding algorithms. But, hard-input LDPC decoders are also required to design and prototype for instance next optical-based satellite communication systems. These systems should provide high throughput (>= 10 Gbps) and low latency (<= 1 ms) internet links. In this article, the first software-based implementation of a hard-input multi-Gbps LDPC decoder is detailed. Thanks to different parallelization strategies and deeply optimized SIMD codes, throughput up to 7.5 Gbps is achieved when 10 Gallager-E iterations are executed onto an INTEL Xeon device making possible the design of software base station systems providing throughputs of tens of Gbps for optical system evaluation or base station design.
C1 [Le Gal, Bertrand; Jego, Christophe; Pignoly, Vincent] Univ Bordeaux, IMS Lab, Bordeaux INP, CNRS UMR 5218, 351 cours liberat, F-33405 Talence, France.
C3 Universite de Bordeaux; Centre National de la Recherche Scientifique
   (CNRS); CNRS - Institute for Engineering & Systems Sciences (INSIS)
RP Le Gal, B (corresponding author), Univ Bordeaux, IMS Lab, Bordeaux INP, CNRS UMR 5218, 351 cours liberat, F-33405 Talence, France.
EM bertrand.legal@ims-bordeaux.fr
OI LE GAL, Bertrand/0000-0003-2269-8756
CR Andrade J, 2016, IEEE ACCESS, V4, P6704, DOI 10.1109/ACCESS.2016.2594265
   [Anonymous], 2011, P DESIGN AUTOMATION
   [Anonymous], 2014, A832 DVB
   [Anonymous], 2003, P 3 INT S TURBO CODE
   Barredo A., 2020, P IEEE INT S HIGH PE
   Beuschel Christiane, 2009, Proceedings 2009 1st International Conference on Wireless Communication, Vehicular Technology, Information Theory and Aerospace & Electronic Systems Technology (Wireless VITAE), P747, DOI 10.1109/WIRELESSVITAE.2009.5172542
   Beuschel C, 2008, I C FIELD PROG LOGIC, P185, DOI 10.1109/FPL.2008.4629929
   Cardoso J., 2017, INT J RECONFIGURABLE
   Cassagne A, 2019, SOFTWAREX, V10, DOI 10.1016/j.softx.2019.100345
   Checko A, 2015, IEEE COMMUN SURV TUT, V17, P405, DOI 10.1109/COMST.2014.2355255
   Chen JH, 2005, IEEE T COMMUN, V53, P1288, DOI 10.1109/TCOMM.2005.852852
   Chen JH, 2002, IEEE COMMUN LETT, V6, P208, DOI 10.1109/4234.1001666
   Consultative Committee for Space Data Systems (CCSDS), 2017, CCSDS 131 0 B 3 SYNC
   Esterie P., 2012, P 21 INT C PARALLEL
   Falcao G, 2011, ELECTRON LETT, V47, P542, DOI 10.1049/el.2011.0201
   Falcao G., 2009, WIMAX, New Developments
   Falcao G, 2011, IEEE T PARALL DISTR, V22, P309, DOI 10.1109/TPDS.2010.66
   Fossorier MPC, 2004, IEEE T INFORM THEORY, V50, P1788, DOI 10.1109/TIT.2004.831841
   Fossorier MPC, 1999, IEEE T COMMUN, V47, P673, DOI 10.1109/26.768759
   Gal B. L., 2017, P IEEE INT WORKSH SI, P1, DOI DOI 10.1109/SIPS.2017.8110001
   GALLAGER RG, 1962, IRE T INFORM THEOR, V8, P21, DOI 10.1109/tit.1962.1057683
   Ghaffari F., 2018, IEEE INT SYMP CIRC S, P1
   Ghaffari F, 2017, IEEE I C ELECT CIRC, P178, DOI 10.1109/ICECS.2017.8292048
   Giard P., 2016, J SIGNAL PROCESS SYS
   Gokalgandhi B, 2019, IEEE CONF COMPUT, P596, DOI [10.1109/INFCOMW.2019.8845079, 10.1109/infcomw.2019.8845079]
   Grayver E., 2013, Implementing software defined radio
   Hocevar DE, 2004, 2004 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS DESIGN AND IMPLEMENTATION, PROCEEDINGS, P107
   Hosseini S.M.E., 2008, INT C SIGNALS CIRCUI
   Hum H., 1993, P DIGEST PAPERS COMP
   Hwu W.m., 2011, SUPERSCALAR PROCESSO, P1962
   Jones C, 2003, IEEE MILIT COMMUN C, P157
   Katyushnyj Alexandr, 2020, 2020 IEEE International Conference on Electrical Engineering and Photonics (EExPolytech), P34, DOI 10.1109/EExPolytech50912.2020.9243997
   Le Gal B, 2016, IEEE T PARALL DISTR, V27, P1373, DOI 10.1109/TPDS.2015.2435787
   Le Gal B, 2015, IEEE COMMUN LETT, V19, P1861, DOI 10.1109/LCOMM.2015.2477081
   Le Gal B, 2014, ACM T EMBED COMPUT S, V13, DOI 10.1145/2538668
   Le Gal B, 2014, IEEE EMBED SYST LETT, V6, P29, DOI 10.1109/LES.2014.2311317
   Le Gal B, 2014, IEEE T SIGNAL PROCES, V62, P2469, DOI 10.1109/TSP.2014.2311964
   Le K, 2019, IEEE T CIRCUITS-I, V66, P403, DOI 10.1109/TCSI.2018.2849679
   Ling J, 2021, IEEE EMBED SYST LETT, V13, P170, DOI 10.1109/LES.2021.3052714
   Marchand C, 2015, 2015 IEEE INTERNATIONAL WORKSHOP ON SIGNAL PROCESSING SYSTEMS (SIPS 2015)
   Marchand C, 2011, J SIGNAL PROCESS SYS, V65, P185, DOI 10.1007/s11265-011-0604-z
   Masera G, 2007, IEEE T CIRCUITS-II, V54, P542, DOI 10.1109/TCSII.2007.894409
   Muresano R., 2009, P IEEE INT C CLUSTER
   Padua D., 2011, Encyclopedia of parallel computing, DOI DOI 10.1007/978-0-387-09766-4_2260
   Pignoly V., 2020, P IEEE INT C ELECT C
   Pignoly V, 2018, INT SYM TURBO CODES
   Richardson TJ, 2001, IEEE T INFORM THEORY, V47, P599, DOI 10.1109/18.910577
   Roberts MK, 2021, ARCH COMPUT METHOD E, V28, P2225, DOI 10.1007/s11831-020-09466-6
   Smarzewski R, 2020, INT J APPROX REASON, V124, P123, DOI [10.1016/j.ijar.2020.06.001, 10.1038/s41598-022-19167-8, 10.1080/18824889.2021.1893936]
   Tanaka Hiroaki, 2010, 2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC 2010), P101, DOI 10.1109/ASPDAC.2010.5419911
   Tanner RM, 2004, IEEE T INFORM THEORY, V50, P2966, DOI 10.1109/TIT.2004.838370
   Tarver Chance, 2021, IEEE Open Journal of Circuits and Systems, V2, P278, DOI 10.1109/OJCAS.2020.3042448
   Ünal B, 2017, IEEE INT NEW CIRC, P333, DOI 10.1109/NEWCAS.2017.8010173
   Wadayama T, 2010, IEEE T COMMUN, V58, P1610, DOI 10.1109/TCOMM.2010.06.090046
   Wang GH, 2013, IEEE GLOB CONF SIG, P1258, DOI 10.1109/GlobalSIP.2013.6737137
   Weng T.-H., 2010, P 6 INT C NETWORKED
   Wübben D, 2014, IEEE SIGNAL PROC MAG, V31, P35, DOI 10.1109/MSP.2014.2334952
NR 57
TC 1
Z9 1
U1 1
U2 4
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD APR
PY 2023
VL 137
AR 102832
DI 10.1016/j.sysarc.2023.102832
EA FEB 2023
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 9R3GW
UT WOS:000945543400001
OA Bronze
DA 2024-07-18
ER

PT J
AU Li, WQ
   Liu, TY
   Xiao, ZY
   Qi, H
   Zhu, WP
   Wang, J
AF Li, Wenqing
   Liu, Tianyi
   Xiao, Ziyuan
   Qi, Han
   Zhu, Weipu
   Wang, Jian
TI TCADer: A Tightly Coupled Accelerator Design framework for heterogeneous
   system with hardware/software co-design
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Heterogeneous system; Tightly coupled; Accelerator design framework;
   Interaction latency; Low-latency task
ID EXTENSION; GPU
AB Domain-specific architectures (DSAs) or hardware accelerators are typical innovations that are leading computer architecture into a new golden age. In a heterogeneous system, these tailored processors (accelerators) are managed by and can work in parallel with the general-purpose CPUs with the help of high-speed input/output (I/O) bus or System on Chip (SoC) bus. However, the high communication overhead makes such loosely coupled architecture unsuitable for small-scale or low-latency tasks. Although integrating accelerators into the CPU pipeline as functional units can significantly reduce the interaction latency, due to the performance side effects to CPU micro-architecture and the increasing design and verification complexity of processors, such tightly coupled architecture is only suitable for very simple tasks. Moreover, the speedup (or utilization) of the tightly coupled accelerator would become limited, because of the different design principles of specialized hardware accelerators and general-purpose CPUs.In this paper, we propose TCADer, a novel tightly coupled accelerator design framework for the heterogeneous system with hardware/software co-design, and it has the following key features: (1) It provides a software runtime and hardware integration environment with low communication overhead for various accelerators, especially effective for fine-grained offloading of small-scale or low-latency tasks; (2) It has a coprocessor management unit that takes over complex memory accesses, ensuring the independence of accelerator and CPU with extremely low interaction latency; and (3) A lightweight runtime environment, called fence model, is proposed to support accelerator usually running in user-mode. With TCADer, we implement five different types of accelerators and integrate them into a real processor. Experimental results show that TCADer obtains the advantages of tightly and loosely coupled integration methods while avoiding their disadvantages. More specifically, compared with the loosely coupled method, TCADer reduces the communication overhead by 98.2%, which is similar to tightly coupled method. Compared with the tightly coupled method, TCADer gets 2.76x speedup. TCADer also supports programmability, and further evaluations show that TCADer is suitable for small-scale, frequent-interactive tasks and can also explore the potential fine-grained parallelism within computing tasks.
C1 [Li, Wenqing; Xiao, Ziyuan; Qi, Han; Zhu, Weipu; Wang, Jian] Chinese Acad Sci, Inst Comp Technol, State Key Lab Processors, Beijing, Peoples R China.
   [Li, Wenqing; Xiao, Ziyuan; Qi, Han; Zhu, Weipu; Wang, Jian] Univ Chinese Acad Sci, Beijing, Peoples R China.
   [Liu, Tianyi] Univ Texas San Antonio, San Antonio, TX 78249 USA.
C3 Chinese Academy of Sciences; Institute of Computing Technology, CAS;
   Chinese Academy of Sciences; University of Chinese Academy of Sciences,
   CAS; University of Texas System; University of Texas at San Antonio
   (UTSA)
RP Wang, J (corresponding author), Chinese Acad Sci, Inst Comp Technol, State Key Lab Processors, Beijing, Peoples R China.
EM jw@ict.ac.cn
OI Li, Wenqing/0000-0001-5477-1685
FU Strategic Priority Research Program of the Chinese Academy of Sciences
   [XDC05020100]
FX Acknowledgments This work was supported by the Strategic Priority
   Research Program of the Chinese Academy of Sciences, Grant No.
   XDC05020100.
CR Amdahl G.M., 1967, AFIPS 1967 SPRING JO, P483
   Amid A, 2020, IEEE MICRO, V40, P10, DOI 10.1109/MM.2020.2996616
   Amit N., 2010, International Symposium on Computer Architecture, P256
   Bachrach J, 2012, DES AUT CON, P1212
   [包云岗 Bao Yungang], 2021, [计算机研究与发展, Journal of Computer Research and Development], V58, P1131
   Burgess J, 2020, IEEE MICRO, V40, P36, DOI 10.1109/MM.2020.2971677
   C. Consortium, 2019, CISC VIS NETW IND GL
   Chen TS, 2014, ACM SIGPLAN NOTICES, V49, P269, DOI 10.1145/2541940.2541967
   Chen XW, 2018, IEEE T VLSI SYST, V26, P1953, DOI 10.1109/TVLSI.2018.2846688
   Chen YH, 2019, IEEE J EM SEL TOP C, V9, P292, DOI 10.1109/JETCAS.2019.2910232
   Chen YH, 2017, IEEE J SOLID-ST CIRC, V52, P127, DOI 10.1109/JSSC.2016.2616357
   Chen YH, 2016, CONF PROC INT SYMP C, P367, DOI 10.1109/ISCA.2016.40
   Choi YK, 2016, DES AUT CON, DOI 10.1145/2897937.2897972
   Cilasun H, 2020, DES AUT CON, DOI 10.1109/dac18072.2020.9218673
   Cong J, 2012, DES AUT CON, P843
   Cota EG, 2015, DES AUT CON, DOI 10.1145/2744769.2744794
   Du ZD, 2022, IEEE T COMPUT, V71, P209, DOI 10.1109/TC.2020.3044245
   Feinberg B, 2020, ANN I S COM, P1076, DOI 10.1109/ISCA45697.2020.00091
   Ferdman M, 2012, ACM T COMPUT SYST, V30, DOI 10.1145/2382553.2382557
   Foley D, 2017, IEEE MICRO, V37, P7, DOI 10.1109/MM.2017.37
   Garland M, 2008, IEEE MICRO, V28, P13, DOI 10.1109/MM.2008.57
   Gelado I, 2008, ICS'08: PROCEEDINGS OF THE 2008 ACM INTERNATIONAL CONFERENCE ON SUPERCOMPUTING, P299
   Hennessy JL, 2019, COMMUN ACM, V62, P48, DOI 10.1145/3282307
   Huzaifa M, 2021, Arxiv, DOI arXiv:2004.04643
   Hwang SA, 2001, IEEE T VLSI SYST, V9, P489, DOI 10.1109/92.931226
   Jian Ouyang, 2010, Proceedings 2010 International Conference on Field-Programmable Technology (FPT 2010), P265, DOI 10.1109/FPT.2010.5681489
   Jouppi NP, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P1, DOI 10.1145/3079856.3080246
   Kanev S, 2015, 2015 ACM/IEEE 42ND ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA), P158, DOI 10.1145/2749469.2750392
   Kelm JH, 2008, FPGA 2008: SIXTEENTH ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS, P212
   Leslie B, 2005, J COMPUT SCI TECH-CH, V20, P654, DOI 10.1007/s11390-005-0654-4
   Lindholm E, 2008, IEEE MICRO, V28, P39, DOI 10.1109/MM.2008.31
   Liu T., 2020, INT S MICR MICRO
   McKeen F, 2016, P HARDW ARCH SUPP SE, P1, DOI DOI 10.1145/2948618.2954331
   Milojicic D, 2021, PROCEEDINGS OF THE 2021 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2021), P276, DOI 10.23919/DATE51398.2021.9474063
   Mishra M, 2006, ACM SIGPLAN NOTICES, V41, P163, DOI 10.1145/1168918.1168878
   Nori AV, 2021, CONF PROC INT SYMP C, P167, DOI 10.1109/ISCA52012.2021.00022
   Owens JD, 2008, P IEEE, V96, P879, DOI 10.1109/JPROC.2008.917757
   Parker M., 2002, Computer Architecture News, V30, P17, DOI 10.1145/571666.571675
   Peleg A, 1996, IEEE MICRO, V16, P42, DOI 10.1109/40.526924
   Sadasivam SK, 2017, IEEE MICRO, V37, P40, DOI 10.1109/MM.2017.40
   Schaelicke L., 2001, Architectural Support for User-Level I/O
   Schlais DJ, 2020, INT SYM PERFORM ANAL, P253, DOI 10.1109/ISPASS48437.2020.00045
   Schuiki F, 2021, IEEE T COMPUT, V70, P212, DOI 10.1109/TC.2020.2987314
   Sinharoy B, 2015, IBM J RES DEV, V59, DOI 10.1147/JRD.2014.2376112
   Sofia AT, 2015, IBM J RES DEV, V59, DOI 10.1147/JRD.2015.2430091
   Stillwell PM, 2009, 16TH INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING (HIPC), PROCEEDINGS, P109, DOI 10.1109/HIPC.2009.5433219
   Stuecheli J, 2015, IBM J RES DEV, V59, DOI 10.1147/JRD.2014.2380198
   Tan C, 2018, CONF PROC INT SYMP C, P575, DOI 10.1109/ISCA.2018.00054
   Van Doren S, 2019, SYMP HI PER INT, P18, DOI 10.1109/HOTI.2019.00017
   Venkatesh G, 2010, ACM SIGPLAN NOTICES, V45, P205, DOI 10.1145/1735971.1736044
   Wang PH, 2007, PLDI'07: PROCEEDINGS OF THE 2007 ACM SIGPLAN CONFERENCE ON PROGRAMMING LANGUAGE DESIGN AND IMPLEMENTATION, P156, DOI 10.1145/1250734.1250753
   Waterman A., 2019, Tech. Rep. 20191213
   Wu LS, 2014, ACM SIGPLAN NOTICES, V49, P255, DOI 10.1145/2541940.2541961
   Xie C., 2021, P 26 INT C ARCH SUPP
   Zhao S., 2020, 2020 ACM IEEE 47 ANN
NR 55
TC 2
Z9 2
U1 0
U2 1
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAR
PY 2023
VL 136
AR 102822
DI 10.1016/j.sysarc.2023.102822
EA JAN 2023
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA G8RB9
UT WOS:000991753200001
DA 2024-07-18
ER

PT J
AU Mendil, I
   Aït-Ameur, Y
   Singh, NK
   Dupont, G
   Méry, D
   Palanque, P
AF Mendil, Ismail
   Ait-Ameur, Yamine
   Singh, Neeraj Kumar
   Dupont, Guillaume
   Mery, Dominique
   Palanque, Philippe
TI Formal domain-driven system development in Event-B: Application to
   interactive critical systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Domain knowledge; Ontology; Interactive system; Formal methods;
   Refinement and proofs; TCAS; Event-B
ID ONTOLOGIES; KNOWLEDGE; DATABASE
AB The design of complex and/or critical systems requires handling the environment constraints in which these systems evolve. Formal methods allow system developers to design models of such systems. They provide constructs for modelling components and views of these systems. However, these formal methods do not include built-in constructs for modelling the environment, and more broadly, domain knowledge associated with system models. Although ontologies have demonstrated their efficiency in modelling domain-specific features, they are not available as built-in constructs in formal methods. This paper shows how formal ontologies can be used to model domain-specific knowledge, as well as how system models may refer to these ontologies through annotation. We rely on the Event-B refinement and proof state-based method, and the associated theories, to define a framework in which domain-specific knowledge ontologies are formalised as Event-B theories defining data types used to type Event-B system design models. Finally, this framework is deployed for the specific case of interactive critical systems. To illustrate the proposed approach, a case study of the Traffic Collision Avoidance System (TCAS) is developed.
C1 [Mendil, Ismail; Ait-Ameur, Yamine; Singh, Neeraj Kumar; Dupont, Guillaume] Univ Toulouse, INPT ENSEEIHT IRIT, Toulouse, France.
   [Mery, Dominique] Univ Lorraine, LORIA, Telecom Nancy, Nancy, France.
   [Palanque, Philippe] Univ Toulouse, ICS IRIT, Toulouse, France.
C3 Universite de Toulouse; Universite Toulouse III - Paul Sabatier;
   Universite Federale Toulouse Midi-Pyrenees (ComUE); Institut National
   Polytechnique de Toulouse; Universite de Lorraine; Universite de
   Toulouse; Universite Toulouse III - Paul Sabatier
RP Mendil, I (corresponding author), Univ Toulouse, INPT ENSEEIHT IRIT, Toulouse, France.
EM ismail.mendil@irit.fr
RI Palanque, Philippe/IAM-9981-2023; Singh, Neeraj Kumar/AAJ-3674-2021
OI Palanque, Philippe/0000-0002-5381-971X; Singh, Neeraj
   Kumar/0000-0002-7894-3354
CR Abadi DJ, 2009, VLDB J, V18, P385, DOI 10.1007/s00778-008-0125-y
   Abrial J R, 2010, Modeling in Event-B: system and softeng
   Abrial J-R., 2009, PROPOSALS MATH EXTEN
   Ait-Ameur Y., 2021, IMPLICIT EXPLICIT SE, DOI [10.1007/978-981-15-5054-6, DOI 10.1007/978-981-15-5054-6]
   Ait-Ameur Y., 2008, CEUR WORKSHOP PROC, V346, P3
   Ait-Ameur Y, 2022, LECT NOTES COMPUT SC, V13274, P18, DOI 10.1007/978-3-031-07727-2_2
   Ait-Ameur Y, 2017, SOFT COMPUT, V21, P369, DOI 10.1007/s00500-015-1633-5
   Ait-Ameur Y, 2016, SCI COMPUT PROGRAM, V121, P100, DOI 10.1016/j.scico.2015.12.004
   Ait-Sadoune I, 2019, LECT NOTES COMPUT SC, V11815, P140, DOI 10.1007/978-3-030-32065-2_10
   Andriamiarina Manamiary Bruno, 2013, INTEGRATED FORMAL ME, P268, DOI 10.1007/978-3-642-38613-8_19
   [Anonymous], A free, open-source ontology editor and framework for Building Intelligent Systems
   [Anonymous], 2022, ISO 13584 422010
   [Anonymous], 2013, 143 MINIMUM OPERATIO
   [Anonymous], 2012, OWL 2 Web Ontology Language: Document overview
   [Anonymous], 1999, IEC 61360 4
   [Anonymous], 2008, SPARQL QUERY LANGUAG
   Antoniou G., 2004, WEB ONTOLOGY LANGUAG, P67, DOI DOI 10.1007/978-3-540-24750-0_4
   Badeau F, 2005, LECT NOTES COMPUT SC, V3455, P334
   Banach R, 2016, LECT NOTES COMPUT SC, V9675, P376, DOI 10.1007/978-3-319-33600-8_32
   Banach R, 2015, SCI COMPUT PROGRAM, V105, P92, DOI 10.1016/j.scico.2015.02.003
   Barlatier P, 2012, APPL ONTOL, V7, P311, DOI 10.3233/AO-2012-0113
   Barrell D, 2009, NUCLEIC ACIDS RES, V37, pD396, DOI 10.1093/nar/gkn803
   Behm P, 1999, LECT NOTES COMPUT SC, V1708, P369
   Benaissa N, 2010, LECT NOTES COMPUT SC, V5947, P282, DOI 10.1007/978-3-642-11486-1_24
   Benyagoub S, 2020, J SOFTW-EVOL PROC, V32, DOI 10.1002/smr.2209
   Bertot Y., 2010, INTERACTIVE THEOREM
   Bjorner D, 2006, SOFTWARE ENG 3 DOMAI
   Bjorner D, 2019, ACM T SOFTW ENG METH, V28, DOI 10.1145/3295738
   Bjorner D, 2017, FORM ASP COMPUT, V29, P175, DOI 10.1007/s00165-016-0385-z
   Brickley Dan, 2014, RDF SCHEMA 11 W3C RE
   Broekstra J., 2006, SEMANTIC WEB PEER TO, P23
   Butler Michael, 2013, Theories of Programming and Formal Methods. Essays Dedicated to Jifeng He on the Occasion of His 70th Birthday. LNCS 8051, P67, DOI 10.1007/978-3-642-39698-4_5
   Butler M, 2020, LECT NOTES COMPUT SC, V12327, P189, DOI 10.1007/978-3-030-58298-2_8
   Calegari D, 2016, SCI COMPUT PROGRAM, V126, P3, DOI 10.1016/j.scico.2016.02.003
   Campos JC, 2020, ACM T COMPUT-HUM INT, V27, DOI 10.1145/3404199
   Codescu M, 2016, Arxiv, DOI arXiv:1612.05028
   Dapoigny R, 2013, LECT NOTES ARTIF INT, V7735, P135
   Dapoigny Richard., 2014, CONTEXT IN COMPUTING, P437
   Dehainsala H, 2007, LECT NOTES COMPUT SC, V4443, P497
   Despres S, 2006, LECT NOTES COMPUT SC, V4031, P1014
   Dupont Guillaume, 2020, Rigorous State-Based Methods. 7th International Conference, ABZ 2020. Proceedings. Lecture Notes in Computer Science (LNCS 12071), P169, DOI 10.1007/978-3-030-48077-6_12
   Dupont G, 2019, 2019 13TH INTERNATIONAL SYMPOSIUM ON THEORETICAL ASPECTS OF SOFTWARE ENGINEERING (TASE 2019), P9, DOI [10.1109/TASE.2019.00009, 10.1109/TASE.2019.00-25]
   Dupont Guillaume, 2018, Abstract State Machines, Alloy, B, TLA, VDM, and Z. 6th International Conference, ABZ 2018. Proceedings: LNCS 10817, P155, DOI 10.1007/978-3-319-91271-4_11
   Dupont G, 2021, ACM T EMBED COMPUT S, V20, DOI 10.1145/3448270
   Essamée D, 2007, LECT NOTES COMPUT SC, V4355, P252
   EUROCONTROL, 2017, AIRBORNE COLLISION A
   Farah Z, 2017, INT J SOFTW TOOLS TE, V19, P465, DOI 10.1007/s10009-016-0421-6
   Gibson J.P., 2021, IMPLICIT EXPLICIT SE, P3, DOI [10.1007/978-981-15-5054-6_1, DOI 10.1007/978-981-15-5054-6_1]
   Haarslev V., 2001, P INT WORKSHOP DESCR, P2083
   Hacid K, 2016, LECT NOTES COMPUT SC, V9952, P340, DOI 10.1007/978-3-319-47166-2_24
   Hacid Kahina, 2017, ELECT COMMUN EUR ASS, V74
   Handschuh S, 2003, COMPUT NETW, V42, P579, DOI 10.1016/S1389-1286(03)00226-3
   Harris S., 2003, Proc. of PSSS'03, P1
   Henderson-Sellers B., 2012, SpringerBriefs in Computer Science
   Hitzler Pascal, 2012, OWL 2 Web Ontology Language Primer, VSecond
   Hoffart J, 2013, ARTIF INTELL, V194, P28, DOI 10.1016/j.artint.2012.06.001
   Jean S, 2006, LECT NOTES COMPUT SC, V4275, P704
   Jean S, 2007, LECT NOTES BUS INF P, V1, P238
   Karvounarakis Gregory., 2002, P 11 INT C WORLD WID, P592, DOI DOI 10.1145/511523.511524
   Knublauch H, 2004, LECT NOTES COMPUT SC, V3298, P229
   Kopecky J, 2007, IEEE INTERNET COMPUT, V11, P60, DOI 10.1109/MIC.2007.134
   Laibinis L, 2016, LECT NOTES COMPUT SC, V10009, P141, DOI 10.1007/978-3-319-47846-3_10
   Mendil I, 2021, LECT NOTES COMPUT SC, V12863, P126, DOI 10.1007/978-3-030-85248-1_8
   Mendil I, 2020, ASIA PAC SOFWR ENG, P139, DOI 10.1109/APSEC51365.2020.00022
   Méry D, 2011, LECT NOTES COMPUT SC, V6976, P401, DOI 10.1007/978-3-642-24550-3_30
   Mohand-Oussaid L, 2017, LECT NOTES COMPUT SC, V10563, P153, DOI 10.1007/978-3-319-66854-3_12
   Mossakowski Till, 2017, Recent Trends in Algebraic Development Techniques. 23rd IFIP WG 1.3 International Workshop, WADT 2016. Revised Selected Papers. LNCS 10644, P5, DOI 10.1007/978-3-319-72044-9_2
   Motik B, 2008, ERCIM NEWS, P19
   Navarre D., 2003, TOOL SUPPORTED DESIG
   Nipkow T., 2002, LECT NOTES COMPUTER, V2283, DOI [10.1007/3-540-45949-9, DOI 10.1007/3-540-45949-9]
   Nipkow Tobias, 2002, ISABELLE HOL PROOF A
   OWRE S, 1992, LECT NOTES ARTIF INT, V607, P748
   Pierra G, 2004, INT FED INFO PROC, V156, P13
   Pierra G., 2010, ISO 13584 422010
   Pierra G, 2008, LECT NOTES COMPUT SC, V4900, P174
   Riviere P, 2022, 2022 26TH INTERNATIONAL CONFERENCE ON ENGINEERING OF COMPLEX COMPUTER SYSTEMS (ICECCS 2022), P71, DOI 10.1109/ICECCS54210.2022.00017
   Singh Neeraj Kumar, 2015, Digital Human Modeling. Applications in Health, Safety, Ergonomics and Risk Management: Ergonomics and Health. 6th International Conference, DHM 2015, held as part of HCI International 2015. Proceedings: LNCS 9185, P387, DOI 10.1007/978-3-319-21070-4_39
   Singh N.K., 2021, IMPLICIT EXPLICIT SE, P83, DOI [10.1007/978-981-15-5054-6_5, DOI 10.1007/978-981-15-5054-6_5]
   Singh N. K., 2013, USING EVENT B CRITIC
   Singh NK, 2018, IEEE INT C ENG COMP, P136, DOI 10.1109/ICECCS2018.2018.00022
   Singh NK, 2016, IEEE INT C ENG COMP, P43, DOI [10.1109/ICECCS.2016.10, 10.1109/ICECCS.2016.015]
   Sirin E, 2007, J WEB SEMANT, V5, P51, DOI 10.1016/j.websem.2007.03.004
   Stankaitis P, 2019, IEEE HI ASS SYS ENGR, P90, DOI 10.1109/HASE.2019.00023
   Su W, 2017, INT J SOFTW TOOLS TE, V19, P141, DOI 10.1007/s10009-015-0400-3
   Thimbleby H, 2018, WILEY HDB HUMAN COMP, P7, DOI [10.1002/9781118976005.ch1, DOI 10.1002/9781118976005.CH1]
   Trinkunas J, 2007, INF TECHNOL CONTROL, V36, P126
   van Harmelen F., 2001, DAML OIL
   Wilkinson K, 2006, P INT WORKSH SCAL SE, P35
   Williams Edward., 2004, ACM International Conference Proceeding Series; Vol. 110, V47, P97
   Zave P., 1997, ACM Transactions on Software Engineering and Methodology, V6, P1, DOI 10.1145/237432.237434
   Zayas DS, 2010, IEEE INT C ENG COMP, P355, DOI [10.1109/ICECCS.2010.35, 10.1109/ICECCS.2010.56]
NR 91
TC 0
Z9 0
U1 1
U2 2
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD FEB
PY 2023
VL 135
AR 102798
DI 10.1016/j.sysarc.2022.102798
EA DEC 2022
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 7S8RR
UT WOS:000911019800001
OA Bronze
DA 2024-07-18
ER

PT J
AU Villaescusa, DG
   Rivas, MA
   Harbour, MG
AF Villaescusa, David Garcia
   Rivas, Mario Aldea
   Harbour, Michael Gonzalez
TI Response-time analysis of mesh-based many-core systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Real-time; Scheduling; Modeling; Network-on-chip; Many-core; MAST;
   Parallella; Epiphany
ID NETWORKS-ON-CHIP; COMMUNICATION
AB Scheduling models can be used to evaluate whether a particular system is able to meet its timing constrains. In many-core processors, with tens to hundreds of processors in the same chip, the analysis of the timing behavior needs to include the communications network used to exchange messages between the different processors. This paper presents a schedulability model for many-core systems based on a 2D mesh network-on-chip and store-and-forward switching with a limitation on the maximum link utilization rate that makes the analysis tractable. The model has been applied to the Epiphany many-core processor which has 16 cores connected by a 4 x 4 2D mesh. The analysis results have been tested on the real hardware by executing examples with synthetic task workloads. Those tasks are executed in a micro-kernel RTOS that we have developed. We also describe synchronization mechanisms to send messages between the tasks, and we analyze their timing behavior, so that they can be included in the analysis model.
C1 [Villaescusa, David Garcia] Ikerlan S Coop, Jose Maria Arizmendiarrieta Pasealekua 2, Arrasate Mondragon 20500, Gipuzkoa, Spain.
   [Rivas, Mario Aldea; Harbour, Michael Gonzalez] Univ Cantabria, Fac ciencias, Ave Castros 48, Santander 39005, Spain.
C3 Universidad de Cantabria
RP Villaescusa, DG (corresponding author), Ikerlan S Coop, Jose Maria Arizmendiarrieta Pasealekua 2, Arrasate Mondragon 20500, Gipuzkoa, Spain.
EM david.garcia@ikerlan.es; aldeam@unican.es; mgh@unican.es
RI Harbour, Michael González/L-4785-2014
OI Aldea-Rivas, Mario/0000-0002-0430-5472
FU Graduate Grant Program of the Universidad de Cantabria; Spanish
   Government; FEDER funds (MCIN/AEI);  [TIN2017-86520-C3-3-R]
FX This work was supported in part by the Graduate Grant Program of the
   Universidad de Cantabria and by the Spanish Government and FEDER funds
   (MCIN/AEI/10.13039/501100011033/FEDER) "Una manera de hace Europa"under
   Grant TIN2017-86520-C3-3-R(PRECON-I4).
CR Balaguer J.G., 2015, ACM SIGADA ADA LETT, V35, P38, DOI [10.1145/2870544.2870550, DOI 10.1145/2870544.2870550]
   Becker M, 2018, ASIA S PACIF DES AUT, P560, DOI 10.1109/ASPDAC.2018.8297382
   Becker M, 2017, J SYST ARCHITECT, V80, P104, DOI 10.1016/j.sysarc.2017.09.004
   Becker M, 2017, IEEE REAL TIME, P101, DOI 10.1109/RTAS.2017.32
   Benchehida Chawki, 2020, 2020 Second International Conference on Embedded & Distributed Systems (EDiS), P9, DOI 10.1109/EDiS49545.2020.9296446
   Benini L, 2002, COMPUTER, V35, P70, DOI 10.1109/2.976921
   Boyer M, 2020, PERFORM EVALUATION, V143, DOI 10.1016/j.peva.2020.102124
   Corporation, 2012, TIL PROC ARCH OV TIL
   Dasari D, 2014, ACM T EMBED COMPUT S, V13, DOI 10.1145/2567937
   de Dinechin Benoit Dupont, 2013, 2013 IEEE 6th International Workshop on Multi-/Many-core Computing Systems (MuCoCoS), DOI 10.1109/MuCoCoS.2013.6633597
   Dridi M, 2021, J SYST ARCHITECT, V114, DOI 10.1016/j.sysarc.2020.101931
   Garcia villaescusa David, 2021, ACM SIGAda Ada Letters, P66, DOI 10.1145/3530801.3530804
   Girault A, 2018, IEEE T COMPUT AID D, V37, P2578, DOI 10.1109/TCAD.2018.2861016
   Gopalakrishnan S, 2004, REAL TIM SYST SYMP P, P405, DOI 10.1109/REAL.2004.24
   Gunzel M, 2021, IEEE REAL TIME, P40, DOI 10.1109/RTAS52030.2021.00012
   Harbour MG, 2001, EUROMICRO, P125, DOI 10.1109/EMRTS.2001.934015
   Indrusiak LS, 2014, J SYST ARCHITECT, V60, P553, DOI 10.1016/j.sysarc.2014.05.002
   Lee S, 2004, IEEE IND ELEC, P2327
   Metzlaff S., 2011, P 32 IEEE REAL TIM S, P21
   Nikolic B, 2019, REAL-TIME SYST, V55, P63, DOI 10.1007/s11241-018-9312-0
   Olofsson A., PARALLELLA REFERENCE
   Olofsson A., 2013, EPIPHANY ARCHITECTUR
   Olofsson A, 2016, Arxiv, DOI arXiv:1610.01832
   Palencia JC, 2003, 15TH EUROMICRO CONFERENCE ON REAL-TIME SYSTEMS, PROCEEDINGS, P3, DOI 10.1109/EMRTS.2003.1212721
   Puffitsch W, 2015, REAL-TIME SYST, V51, P526, DOI 10.1007/s11241-015-9232-1
   Rambo EA, 2015, DES AUT TEST EUROPE, P537
   Roy SK, 2020, J SYST ARCHITECT, V105, DOI 10.1016/j.sysarc.2019.101706
   Shi Z, 2007, NOCS 2008: SECOND IEEE INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP, PROCEEDINGS, P161, DOI 10.1109/NOCS.2008.11
   Indrusiak LS, 2016, Arxiv, DOI [arXiv:1606.02942, 10.48550/ARXIV.1606.02942]
   Sodani A, 2016, IEEE MICRO, V36, P34, DOI 10.1109/MM.2016.25
   Tobuschat S, 2017, DES AUT TEST EUROPE, P590, DOI 10.23919/DATE.2017.7927055
   Villaescusa D.G., 2021, OPENACCESS SERIES IN, V87, DOI [10.4230/OASIcs.NG- RES.2021.5, DOI 10.4230/OASICS.NG-RES.2021.5]
   Xiong Q, 2016, 2016 INTERNATIONAL GREAT LAKES SYMPOSIUM ON VLSI (GLSVLSI), P75, DOI 10.1145/2902961.2903023
   Yiming A, 2005, AINA 2005: 19TH INTERNATIONAL CONFERENCE ON ADVANCED INFORMATION NETWORKING AND APPLICATIONS, VOL 2, P41
   Zhang MG, 2008, PROCEEDINGS OF THE 2008 IEEE INTERNATIONAL CONFERENCE ON NETWORKING, ARCHITECTURE, AND STORAGE, P121, DOI 10.1109/NAS.2008.31
NR 35
TC 3
Z9 3
U1 0
U2 0
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2023
VL 134
AR 102762
DI 10.1016/j.sysarc.2022.102762
EA NOV 2022
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 6R3OO
UT WOS:000892217000012
OA hybrid
DA 2024-07-18
ER

PT J
AU Arora, J
   Maia, C
   Rashid, SA
   Nelissen, G
   Tovar, E
AF Arora, Jatin
   Maia, Claudio
   Rashid, Syed Aftab
   Nelissen, Geoffrey
   Tovar, Eduardo
TI Schedulability analysis for 3-phase tasks with partitioned
   fixed-priority scheduling
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Real-time systems; Multicore processors; Partitioned scheduling; Bus
   contention; Schedulability analysis
AB Multicore platforms are being increasingly adopted in Cyber-Physical Systems (CPS) due to their advantages over single-core processors, such as raw computing power and energy efficiency. Typically, multicore platforms use a shared memory bus that connects the cores to the off-chip main memory. This sharing of memory bus may cause tasks running on different cores to compete for access to the main memory whenever data/instructions are need to be read/written from/to the main memory. Such competition is problematic, as it may cause variations in the execution time of tasks in a non-deterministic way. To reduce the complexity of analyzing this problem, the 3-phase task model was proposed that divides tasks' executions into distinct memory and execution phases. The distinctive memory phases are then scheduled to eliminate/minimize main memory contention between concurrently executing tasks. However, 3-phase tasks running on different cores may still compete to access the shared memory bus/main memory in order to execute memory phases. This paper presents a partitioned scheduling-based approach that allows one to derive memory bus contention-aware worst-case response time of tasks that follow the 3-phase task model. In particular, the bus-contention analysis is derived by considering two memory access models, i.e., (i) dedicated memory access model, where a core having allowed to access the main memory via memory bus is permitted to execute more than one memory phase, and (ii) fair memory access model, that restrict each core to execute only one memory phase in its allocated bus access. Both these models represent different system and application requirements, and the resulting bus contention of tasks may vary depending on the considered model. To evaluate the effectiveness of the proposed bus contention analysis, we compare its performance against an existing analysis in the state-of-the-art by performing (i) case-study experiments, using benchmarks from the Malardalen Benchmark suite, and (ii) empirical evaluation using synthetic task sets. Results show that our proposed analysis can improve task set schedulability of 3-phase tasks by up to 88 percentage points.
C1 [Arora, Jatin; Maia, Claudio; Rashid, Syed Aftab; Tovar, Eduardo] IPP, ISEP, CISTER Res Ctr, Porto, Portugal.
   [Nelissen, Geoffrey] Eindhoven Univ Technol, Eindhoven, Netherlands.
   [Rashid, Syed Aftab] CoLab, Porto, Portugal.
C3 Instituto Politecnico do Porto; Eindhoven University of Technology
RP Arora, J (corresponding author), IPP, ISEP, CISTER Res Ctr, Porto, Portugal.
EM jatin@isep.ipp.pt; crrm@isep.ipp.pt; syara@isep.ipp.pt;
   g.r.r.j.p.nelissen@tue.nl; emt@isep.ipp.pt
RI Arora, Jatin/KDO-7230-2024
OI Arora, Jatin/0000-0001-6198-6852; Nelissen,
   Geoffrey/0000-0003-4141-6718; Tovar, Eduardo/0000-0001-8979-3876
FU European Union [732505]; North Portugal Regional Operational Programme
   (NORTE 2020), under the POR-TUGAL 2020 Partnership Agreement
   [NORTE-01-0145-FEDER000020]; National Funds through FCT/MCTES
   (Portuguese Foundation for Science and Technology), within the CISTER
   Research Unit [UIDP/UIDB/04234/2020]; FCT [POCI-01-0247-FEDER-045912];
   Portuguese National Innovation Agency [2020.09532.BD]
FX This work was partially supported by European Union's Horizon 2020-The
   EU Framework Programme for Research and Innovation 2014-2020, under
   grant agreement No. 732505. Project "TEC4Growth-Pervasive Intelligence,
   Enhancers and Proofs of Concept with Industrial
   Impact/NORTE-01-0145-FEDER000020"financed by the North Portu-gal
   Regional Operational Programme (NORTE 2020), under the POR-TUGAL 2020
   Partnership Agreement; also by National Funds through FCT/MCTES
   (Portuguese Foundation for Science and Technol-ogy), within the CISTER
   Research Unit (UIDP/UIDB/04234/2020); by FCT and the Portuguese National
   Innovation Agency (ANI), under the CMU Portugal partnership, through the
   European Regional Develop-ment Fund (ERDF) of the Operational
   Competitiveness Programme and Internationalization (COMPETE 2020), under
   the PT2020 Partnership Agreement, within project FLOYD
   (POCI-01-0247-FEDER-045912), also by FCT under PhD grant 2020.09532.BD.
CR Alhammad A, 2014, DES AUT TEST EUROPE
   Alhammad A, 2014, 2014 INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE (EMSOFT), DOI 10.1145/2656045.2656070
   Arora J, 2021, 29TH INTERNATIONAL CONFERENCE ON REAL TIME NETWORKS AND SYSTEMS (RTNS 2021), P123, DOI 10.1145/3453417.3453433
   Arora J, 2022, J SYST ARCHITECT, V122, DOI 10.1016/j.sysarc.2021.102345
   Becker M, 2016, PROC EUROMICR, P14, DOI 10.1109/ECRTS.2016.14
   Bril RJ, 2007, EUROMICRO, P269, DOI 10.1109/ECRTS.2007.38
   Casini D, 2020, IEEE REAL TIME, P239, DOI 10.1109/RTAS48715.2020.000-3
   Chattopadhyay S., 2010, P INT WORKSH SOFTW C
   Dasari D, 2016, REAL-TIME SYST, V52, P272, DOI 10.1007/s11241-015-9229-9
   Dasari D, 2013, INT SYM IND EMBED, P39, DOI 10.1109/SIES.2013.6601469
   Dasari D, 2012, IEEE I C EMBED SOFTW, P1450, DOI 10.1109/HPCC.2012.212
   Dasari D, 2011, IEEE INT CONF TRUST, P1068, DOI 10.1109/TrustCom.2011.146
   Davis RI, 2018, REAL-TIME SYST, V54, P607, DOI 10.1007/s11241-017-9285-4
   Davis RI, 2016, PROCEEDINGS OF THE 24TH INTERNATIONAL CONFERENCE ON REAL-TIME NETWORKS AND SYSTEMS PROCEEDINGS (RTNS 2016), P309, DOI 10.1145/2997465.2997476
   Durrieu G., 2014, P EMB REAL TIM SOFTW
   Emberson Paul, 2010, P WATERS 2010
   Gustafsson Jan., 2010, WCET, V15, P136, DOI DOI 10.4230/OASICS.WCET.2010.136
   Kelter T, 2011, EUROMICRO, P3, DOI 10.1109/ECRTS.2011.9
   LEHOCZKY JP, 1990, PROCEEDINGS : 11TH REAL-TIME SYSTEMS SYMPOSIUM, P201, DOI 10.1109/REAL.1990.128748
   LIU CL, 1973, J ACM, V20, P46, DOI 10.1145/321738.321743
   Maia C., 2016, IEEE INT C EMERG, P1, DOI DOI 10.1109/ETFA.2016.7733567
   Maia C, 2017, IEEE INT CONF EMBED
   Maiza C, 2019, ACM COMPUT SURV, V52, DOI 10.1145/3323212
   Pagetti C, 2018, PROCEEDINGS OF THE 26TH INTERNATIONAL CONFERENCE ON REAL-TIME NETWORKS AND SYSTEMS (RTNS 2018), DOI 10.1145/3273905.3273907
   Pellizzoni R, 2011, IEEE REAL TIME, P269, DOI 10.1109/RTAS.2011.33
   Rashid SA, 2020, DES AUT TEST EUROPE, P442, DOI 10.23919/DATE48585.2020.9116265
   Rivas J.M., 31 EUR C REAL TIME S, V133
   Rosén J, 2007, RTSS 2007: 28TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P49, DOI 10.1109/RTSS.2007.24
   Schliecker S, 2010, ACM T EMBED COMPUT S, V10, DOI 10.1145/1880050.1880058
   Schranzhofer Andreas, 2010, Proceedings of the 16th IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS 2010), P215, DOI 10.1109/RTAS.2010.24
   Schwaricke Gero, 2020, Virtual Conference (LIPIcs, V1, P1, DOI [10.4230/LIPIcs.ECRTS.2020.1, DOI 10.4230/LIPICS.ECRTS.2020.1]
   Tabish R, 2019, REAL-TIME SYST, V55, P850, DOI 10.1007/s11241-019-09340-0
   Tabish R, 2016, IEEE REAL TIME
   TINDELL KW, 1994, REAL-TIME SYST, V6, P133, DOI 10.1007/BF01088593
   Yao G, 2012, REAL-TIME SYST, V48, P681, DOI 10.1007/s11241-012-9158-9
NR 35
TC 0
Z9 0
U1 0
U2 2
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2022
VL 131
AR 102706
DI 10.1016/j.sysarc.2022.102706
EA SEP 2022
PG 18
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 4W9UR
UT WOS:000860500200011
OA Green Published
DA 2024-07-18
ER

PT J
AU Guo, YL
   Chen, YX
   Zou, XF
   Yang, XL
   Gu, YD
AF Guo, Yilong
   Chen, Yuxuan
   Zou, Xiaofeng
   Yang, Xulei
   Gu, Yuandong
TI Algorithms and architecture support of degree-based quantization for
   graph neural networks
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Graph neural networks; Degree-based quantization; Sensitive node;
   Protective mask
AB Recently, graph neural networks (GNNs) have achieved excellent performance on many graph-related tasks. Existing typical GNNs follow the neighborhood aggregation strategy, which updates nodes' information by aggregating the feature of neighboring nodes. However, these hybrid execution patterns limit their deployment on resource-limited devices. Quantification is an effective technique for deep neural networks (DNNs) inference acceleration, but few studies have considered exploring suitable quantization algorithms for GNNs. In this paper, we propose a degree-based quantization (DBQ) that can identify sensitive nodes in the graph structure. The protective masks are used to ensure that sensitive nodes perform full-precision operations, and the remaining nodes are quantized. In this way, the effect of dynamically changing the precision is achieved to achieve greater acceleration while retaining better classification accuracy. To support DBQ and convert it into performance improvements, we design a new architecture. Elaborate pipelines and specialized optimizations effectively improve inference speed and accuracy. Compared to state-of-the-art GNN accelerators, DBQ gains on 2.4 x speedups and improves accuracy by 27.7%.
C1 [Guo, Yilong; Chen, Yuxuan] Shanghai Univ, Sch Microelect, Shanghai 201899, Peoples R China.
   [Zou, Xiaofeng] Hunan Univ, Coll Informat Sci & Engn, Changsha 410082, Hunan, Peoples R China.
   [Zou, Xiaofeng] Natl Univ Singapore, Elect & Comp Engn, Singapore 119077, Singapore.
   [Yang, Xulei] ASTAR, Inst Infocomm Res I2R, Singapore 138632, Singapore.
   [Gu, Yuandong] Shanghai Univ, Shanghai 201899, Peoples R China.
C3 Shanghai University; Hunan University; National University of Singapore;
   Agency for Science Technology & Research (A*STAR); A*STAR - Institute
   for Infocomm Research (I2R); Shanghai University
RP Zou, XF (corresponding author), Hunan Univ, Coll Informat Sci & Engn, Changsha 410082, Hunan, Peoples R China.; Zou, XF (corresponding author), Natl Univ Singapore, Elect & Comp Engn, Singapore 119077, Singapore.
EM wdz_gyl@shu.edu.cn; chenyuxuan123@shu.edu.cn; zouxiaofeng@hnu.edu.cn;
   yang_xulei@i2r.a-star.edu.sg; Alex.Gu@shu.edu.cn
RI Chen, Yuxuan/IWL-8267-2023
OI yang, xulei/0000-0002-7002-4564
FU Special Project of School of Microelectronics of Shanghai University
   -Collaborative Innovation (Introduction of Talents and Research Funds)
   [N.99-0144-22-309]; Cultivation of Shenzhen Excellent Technological and
   Innovative Talents; (Basic Research Started) [RCBS20200714114943014];
   Basic research of Shenzhen Science and technology Plan
   [JCYJ20210324123802006]; National Natural Science Foundation of China
   [61902120]; Postgraduate Scientific Research Innovation project of Hunan
   Province [CX20210407]
FX This work was supported in part by the Special Project of School of
   Microelectronics of Shanghai University -Collaborative Innovation
   (Introduction of Talents and Research Funds) N.99-0144-22-309, in part
   by the Cultivation of Shenzhen Excellent Technological and Innovative
   Talents (Ph.D. Basic Research Started) RCBS20200714114943014, in part by
   the Basic research of Shenzhen Science and technology Plan under Grant
   JCYJ20210324123802006, and in part by the National Natural Science
   Foundation of China under Grant 61902120, and in part by the
   Postgraduate Scientific Research Innovation project of Hunan Province
   under Grant CX20210407.
CR Abadal S, 2022, ACM COMPUT SURV, V54, DOI 10.1145/3477141
   Achanta R, 2012, IEEE T PATTERN ANAL, V34, P2274, DOI 10.1109/TPAMI.2012.120
   [Anonymous], 2016, ARXIV
   Borgatti S.B., 2013, Analysing Social Networks
   Carlini N, 2021, PROCEEDINGS OF THE 30TH USENIX SECURITY SYMPOSIUM, P2633
   Carmichael Z, 2019, DES AUT TEST EUROPE, P1421, DOI [10.23919/date.2019.8715262, 10.23919/DATE.2019.8715262]
   Chen C, 2021, DES AUT CON, P1201, DOI 10.1109/DAC18074.2021.9586298
   Chen J., 2018, ARXIV
   Feng BY, 2020, PROC INT C TOOLS ART, P1044, DOI 10.1109/ICTAI50040.2020.00198
   Fey M., 2019, ARXIV
   Hamilton WL, 2017, ADV NEUR IN, V30
   Hogan A, 2021, ACM COMPUT SURV, V54, DOI 10.1145/3447772
   hpl.hp, CACTI
   Hubara I, 2016, ADV NEUR IN, V29
   Jacob B, 2018, PROC CVPR IEEE, P2704, DOI 10.1109/CVPR.2018.00286
   Jouppi NP, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P1, DOI 10.1145/3079856.3080246
   Kim Y, 2016, IEEE COMPUT ARCHIT L, V15, P45, DOI 10.1109/LCA.2015.2414456
   Kipf TN, 2016, ARXIV
   Krishnamoorthi R., 2018, ARXIV
   Li L., 2020, P MACHINE LEARNING S, V2, P230
   Liang SW, 2021, IEEE T COMPUT, V70, P1511, DOI 10.1109/TC.2020.3014632
   Liu Zhenhua, 2021, ADV NEURAL INF PROCE, V34
   Ma LX, 2019, PROCEEDINGS OF THE 2019 USENIX ANNUAL TECHNICAL CONFERENCE, P443
   Rastegari M, 2016, LECT NOTES COMPUT SC, V9908, P525, DOI 10.1007/978-3-319-46493-0_32
   Tailor S. A., 2020, ARXIV
   Tang H, 2021, KNOWL-BASED SYST, V228, DOI 10.1016/j.knosys.2021.107251
   Velickovic Petar, 2018, INT C LEARN REPR
   Wu ZH, 2021, IEEE T NEUR NET LEAR, V32, P4, DOI 10.1109/TNNLS.2020.2978386
   Xu K, 2018, IEEE INT SYMP CIRC S, DOI 10.1109/ISCAS.2018.8350934
   Yan MY, 2020, INT S HIGH PERF COMP, P15, DOI 10.1109/HPCA47549.2020.00012
   Yao Kai-Lang, 2021, INT JOINT C ARTIFICI
   Yao L, 2019, AAAI CONF ARTIF INTE, P7370
   Ziwei Zhang, 2022, IEEE Transactions on Knowledge and Data Engineering, V34, P249, DOI 10.1109/TKDE.2020.2981333
   Zou Difan, 2019, ARXIV
NR 34
TC 0
Z9 0
U1 0
U2 4
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2022
VL 129
AR 102578
DI 10.1016/j.sysarc.2022.102578
EA JUN 2022
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 4O9RS
UT WOS:000855031800001
DA 2024-07-18
ER

PT J
AU Zhao, PC
   Li, X
   Gao, S
   Wei, XH
AF Zhao, Pengcheng
   Li, Xiang
   Gao, Shang
   Wei, Xiaohui
TI Cooperative task assignment in spatial crowdsourcing via multi-agent
   deep reinforcement learning?
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Multi-agent deep reinforcement learning; Task assignment; Spatial
   crowdsourcing; Attention mechanism
AB With the rapid development of mobile Internet, spatial crowdsourcing (SC) has become an emerging paradigm with many applications. As a key challenge in SC, the problem of task assignment has attracted extensive research. However, most previous work focus on the single mode setting where cooperation among workers is either allowed or prohibited. Moreover, only short-term benefit of either workers or requesters is considered separately. To address these issues, we first propose a new spatial crowdsourcing scenario that permits cooperation with no mandate among workers and tasks. Furthermore, we propose a multi-agent deep reinforcement learning (MADRL) solution for SC. Specifically, we extend the Advantage Actor-Critic (A2C) algorithm to multi-agent settings, and design a reward function that considers both local and global return. Through the game between agents, we generate a task assignment scheme that considers both workers' and requesters' long-term benefit. In order to improve the performance of our model, we further introduce the attention mechanism to guide information sharing between agents. We use simulations to conduct experimental evaluation on both synthetic and real-world datasets. Experimental results show that our proposed method outperforms other state-of-the-art task assignment algorithms in terms of worker profitability rate and task completion rate.
C1 [Zhao, Pengcheng; Li, Xiang; Gao, Shang; Wei, Xiaohui] Jilin Univ, Coll Comp Sci & Technol, Changchun, Peoples R China.
   [Gao, Shang] Burui Technol Ltd, Changchun, Peoples R China.
C3 Jilin University
RP Gao, S (corresponding author), Jilin Univ, Coll Comp Sci & Technol, Changchun, Peoples R China.; Gao, S (corresponding author), Burui Technol Ltd, Changchun, Peoples R China.
EM zhaopc17@mails.jlu.edu.cn; lixiang_ccst@jlu.edu.cn; shanggao@jlu.edu.cn;
   weixh@jlu.edu.cn
RI Gao, Shang/AAD-3355-2019
FU National Natural Science Foundation of China [U1813217]
FX ?This work was supported by the National Natural Science Foundation of
   China under Grant number U1813217.
CR Alfarrarjeh A, 2015, IEEE INT CONF MOB DA, P134, DOI 10.1109/MDM.2015.55
   [Anonymous], MPING
   [Anonymous], 2017, ELECT IMAG, DOI [DOI 10.2352/ISSN.2470-1173.2017.19.AVM-023, 10.2352/ISSN.2470-1173.2017.19.AVM-023]
   Bloembergen D, 2015, J ARTIF INTELL RES, V53, P659, DOI 10.1613/jair.4818
   Chen JY, 2019, IEEE INT C INTELL TR, P2765, DOI 10.1109/ITSC.2019.8917306
   Cheng P, 2019, PROC INT CONF DATA, P1442, DOI 10.1109/ICDE.2019.00130
   Cheng P, 2016, IEEE T KNOWL DATA EN, V28, P2201, DOI 10.1109/TKDE.2016.2550041
   Chu TS, 2020, IEEE T INTELL TRANSP, V21, P1086, DOI 10.1109/TITS.2019.2901791
   Clevert D., 2016, ARXIV151107289
   Dickerson JP, 2018, PROCEEDINGS OF THE 17TH INTERNATIONAL CONFERENCE ON AUTONOMOUS AGENTS AND MULTIAGENT SYSTEMS (AAMAS' 18), P318
   Ebert F., 2018, ARXIV181200568
   Guo B, 2018, IEEE INTERNET THINGS, V5, P1749, DOI 10.1109/JIOT.2018.2815982
   Haarnoja T, 2018, PR MACH LEARN RES, V80
   Hernandez-Leal P, 2019, AUTON AGENT MULTI-AG, V33, P750, DOI 10.1007/s10458-019-09421-1
   Hien To, 2015, ACM Transactions on Spatial Algorithms and Systems, V1, DOI 10.1145/2729713
   Hoel CJ, 2020, IEEE T INTELL VEHICL, V5, P294, DOI 10.1109/TIV.2019.2955905
   Iqbal S, 2019, PR MACH LEARN RES, V97
   Iyengar K, 2020, INT J COMPUT ASS RAD, V15, P1157, DOI 10.1007/s11548-020-02194-z
   Jiang JC, 2018, ACM T AUTON ADAP SYS, V13, DOI 10.1145/3226028
   Kazemi L., 2012, P 20 INT C ADV GEOGR, P189
   Kingma D. P., 2014, arXiv
   Li YH, 2017, PROCEEDINGS OF THE TWENTY-SIXTH INTERNATIONAL JOINT CONFERENCE ON ARTIFICIAL INTELLIGENCE, P2230
   Lillicrap, 2015, ARXIV150902971, P1
   Liu CH, 2020, PROC INT CONF DATA, P25, DOI [10.1109/ICDE48307.2020.00010, 10.1109/1CDE48307.2020.00010, 10.1145/3402597.3402602]
   Liu CH, 2019, IEEE J SEL AREA COMM, V37, P1262, DOI 10.1109/JSAC.2019.2904353
   Lowe R, 2017, PROCEEDINGS OF THE 55TH ANNUAL MEETING OF THE ASSOCIATION FOR COMPUTATIONAL LINGUISTICS (ACL 2017), VOL 1, P1116, DOI 10.18653/v1/P17-1103
   Tran L, 2018, ACM T INTEL SYST TEC, V9, DOI 10.1145/3078853
   Mnih V, 2016, PR MACH LEARN RES, V48
   Mnih V, 2015, NATURE, V518, P529, DOI 10.1038/nature14236
   OroojlooyJadid Afshin, 2019, ARXIV190803963
   Qiu MK, 2008, J PARALLEL DISTR COM, V68, P443, DOI 10.1016/j.jpdc.2007.06.014
   Qiu MK, 2015, IEEE T EMERG TOP COM, V3, P544, DOI 10.1109/TETC.2015.2398824
   Qiu MK, 2013, J COMPUT SYST SCI, V79, P518, DOI 10.1016/j.jcss.2012.11.002
   Safran M, 2019, ACM T INFORM SYST, V37, DOI 10.1145/3231934
   Shan CH, 2020, PROC INT CONF DATA, P49, DOI [10.1109/1CDE48307.2020.00012, 10.1109/ICDE48307.2020.00012]
   She JY, 2016, IEEE T KNOWL DATA EN, V28, P2281, DOI 10.1109/TKDE.2016.2565468
   Silver D, 2017, NATURE, V550, P354, DOI 10.1038/nature24270
   Song TH, 2020, GEOINFORMATICA, V24, P153, DOI 10.1007/s10707-019-00351-4
   Sun Y., 2019, INFORM SYST FRONT, P1
   Sutton RS, 2000, ADV NEUR IN, V12, P1057
   Tan M., 1993, P 10 INT C MACHINE L, P330
   Tang FL, 2020, IEEE T NETW SCI ENG, V7, P139, DOI 10.1109/TNSE.2019.2891635
   To Hien., 2016, Pervasive Computing and Communications (PerCom), 2016 IEEE International Conference on, P1
   Tong YX, 2020, VLDB J, V29, P217, DOI 10.1007/s00778-019-00568-7
   Tong YX, 2016, PROC INT CONF DATA, P49, DOI 10.1109/ICDE.2016.7498228
   Vaswani A, 2017, ADV NEUR IN, V30
   Wang Y, 2020, IEEE ACCESS, V8, P68311, DOI 10.1109/ACCESS.2020.2983744
   Wang YS, 2019, PROC INT CONF DATA, P1478, DOI 10.1109/ICDE.2019.00133
   Wei XH, 2021, IEEE T EMERG TOP COM, V9, P1344, DOI 10.1109/TETC.2020.3045463
   Xia JF, 2019, PROCEEDINGS OF THE TWENTY-EIGHTH INTERNATIONAL JOINT CONFERENCE ON ARTIFICIAL INTELLIGENCE, P1914
   Zhao BX, 2019, SENSORS-BASEL, V19, DOI 10.3390/s19040921
NR 51
TC 10
Z9 11
U1 6
U2 29
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUL
PY 2022
VL 128
AR 102551
DI 10.1016/j.sysarc.2022.102551
EA MAY 2022
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 2C8FZ
UT WOS:000811098400008
DA 2024-07-18
ER

PT J
AU Hussain, I
   Awan, MA
   Souto, PF
   Bletsas, K
   Tovar, E
AF Hussain, Ishfaq
   Awan, Muhammad Ali
   Souto, Pedro F.
   Bletsas, Konstantinos
   Tovar, Eduardo
TI Response time analysis of memory-bandwidth-regulated multiframe
   mixed-criticality systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Mixed criticality system; Multiframe task systems; Multiprocessor system
   on chip (MPSoC); Memory bandwidth regulation
ID PRIORITY ASSIGNMENT; PERFORMANCE
AB The multiframe mixed-criticality task model eliminates the pessimism in many systems where the worst-case execution times (WCETs) of successive jobs vary greatly by design, in a known pattern. Existing feasibility analysis techniques for multiframe mixed-criticality tasks are shared-resource-oblivious, hence unsafe for commercial-off-the-shelf (COTS) multicore platforms with a memory controller shared among all cores. Conversely, the feasibility analyses that account for the interference on shared resource(s) in COTS platforms do not leverage the WCET variation in multiframe tasks. This paper extends the state-of-the-art by presenting an analysis that incorporates the memory access stall in memory-bandwidth-regulated multiframe mixed-criticality multicore systems. An exhaustive enumeration approach is proposed for this analysis to further enhance the schedulability success ratio. The running time of the exhaustive analysis is improved by proposing a pruning mechanism that eliminates the combinations of interfering job sequences that subsume others. Experimental evaluation, using synthetic task sets, demonstrates up to 72% improvement in terms of schedulability success ratio, compared to frame-agnostic analysis.
C1 [Hussain, Ishfaq; Awan, Muhammad Ali; Souto, Pedro F.; Bletsas, Konstantinos; Tovar, Eduardo] CISTER Res Ctr, Porto, Portugal.
   [Hussain, Ishfaq; Awan, Muhammad Ali; Bletsas, Konstantinos; Tovar, Eduardo] ISEP IPP, Porto, Portugal.
   [Souto, Pedro F.] Univ Porto, FEUP Fac Engn, Porto, Portugal.
C3 Instituto Politecnico do Porto; Instituto Politecnico do Porto;
   Universidade do Porto
RP Hussain, I (corresponding author), CISTER Res Ctr, Porto, Portugal.; Hussain, I (corresponding author), ISEP IPP, Porto, Portugal.
EM hussa@isep.ipp.pt
RI Souto, Pedro/GRJ-5082-2022
OI Souto, Pedro/0000-0002-0822-3423; Bletsas,
   Konstantinos/0000-0002-3640-0239; Tovar, Eduardo/0000-0001-8979-3876;
   HUSSAIN, ISHFAQ/0000-0002-4470-1744
FU National Funds through FCT/MCTES (Portuguese Foundation for Science and
   Technology), within the CISTER Research Unit [UIDP/UIDB/04234/2020];
   Operational Competitiveness Programme and Internationalization (COMPETE
   2020) under the PT2020 Partnership Agreement, through the European
   Regional Development Fund (ERDF); national funds through the FCT
   [POCI-01-0145-FEDER029119]; FCT through the European Social Fund (ESF);
   Regional Operational Programme (ROP) Norte 2020 [2020. 08045.BD];
   Fundação para a Ciência e a Tecnologia [2020.08045.BD] Funding Source:
   FCT
FX This work was partially supported by National Funds through FCT/MCTES
   (Portuguese Foundation for Science and Technology), within the CISTER
   Research Unit (UIDP/UIDB/04234/2020); by the Operational Competitiveness
   Programme and Internationalization (COMPETE 2020) under the PT2020
   Partnership Agreement, through the European Regional Development Fund
   (ERDF), and by national funds through the FCT, within project PREFECT
   (POCI-01-0145-FEDER029119); by FCT through the European Social Fund
   (ESF) and the Regional Operational Programme (ROP) Norte 2020, under
   grant 2020. 08045.BD.
CR Agrawal A, 2017, LEIBNIZ INT P INFORM, V76, P2
   [Anonymous], 2014, TECH REP
   [Anonymous], 1991, The Art of Computer Systems Performance Analysis: Techniques for Experimental Design, Measurement, Simulation, and Modeling
   [Anonymous], 2013, 8182 ARINC
   Audsley NC, 2001, INFORM PROCESS LETT, V79, P39, DOI 10.1016/S0020-0190(00)00165-4
   Awan MA, 2019, REAL-TIME SYST, V55, P248, DOI 10.1007/s11241-018-9322-y
   Awan MA, 2018, 2018 IEEE 24TH INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS (RTCSA), P111, DOI 10.1109/RTCSA.2018.00022
   Awan MA, 2018, DES AUT TEST EUROPE, P1277, DOI 10.23919/DATE.2018.8342211
   Awan MF, 2019, INT SYM MED INFORM, P120, DOI 10.1109/ismict.2019.8743933
   BAILEY CM, 1995, CONTROL ENG PRACT, V3, P447, DOI 10.1016/0967-0661(95)00017-O
   Baruah Sanjoy, 2010, International Society for Computers and Their Applications. 25th International Conference on Computers and their Applications (CATA-2010), P217
   Baruah S, 1999, REAL-TIME SYST, V17, P5, DOI 10.1023/A:1008030427220
   Baruah S. K., 2011, Proceedings of the 2011 IEEE 32nd Real-Time Systems Symposium (RTSS 2011), P34, DOI 10.1109/RTSS.2011.12
   Baruah S, 2011, LECT NOTES COMPUT SC, V6652, P174, DOI 10.1007/978-3-642-21338-0_13
   Baruah SK, 1999, PROCEEDINGS OF THE 11TH EUROMICRO CONFERENCE ON REAL-TIME SYSTEMS, P38, DOI 10.1109/EMRTS.1999.777448
   Bastoni Andrea., 2010, P 6 INT WORKSHOP OPE, P33
   Bini E, 2005, REAL-TIME SYST, V30, P129, DOI 10.1007/s11241-005-0507-9
   Burns A, 2014, REAL TIM SYST SYMP P, P21, DOI 10.1109/RTSS.2014.12
   Burns A., 2017, 5 WMC YORK
   Burns A, 2018, ACM COMPUT SURV, V50, DOI 10.1145/3131347
   Davis RI, 2009, REAL TIM SYST SYMP P, P398, DOI 10.1109/RTSS.2009.31
   Fleming Tom, 2013, WORKSH MIX CRIT SCHE, P7
   Griffin D, 2020, REAL TIM SYST SYMP P, P76, DOI 10.1109/RTSS49844.2020.00018
   Hussain I, 2021, REAL-TIME SYST, V57, P141, DOI 10.1007/s11241-020-09357-w
   Hussain I, 2020, RTNS 2019: PROCEEDINGS OF THE 27TH INTERNATIONAL CONFERENCE ON REAL-TIME NETWORKS AND SYSTEMS (RTNS 2019), P8, DOI 10.1145/3356401.3356405
   Kim H, 2014, IEEE REAL TIME, P145, DOI 10.1109/RTAS.2014.6925998
   Kritikakou A., 2014, P 22 INT C REAL TIM, P139
   Kritikakou A., 2013, 34 RTSS VANC CAN, P9
   Kritikakou A, 2018, ACM T DES AUTOMAT EL, V23, DOI 10.1145/3110222
   Lampka K, 2014, REAL-TIME SYST, V50, P736, DOI 10.1007/s11241-014-9211-y
   LEGALL D, 1991, COMMUN ACM, V34, P46, DOI 10.1145/103085.103090
   LEHOCZKY J, 1989, REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P166
   Mancuso R., 2017, LEIBNIZ INT PROCESSI
   Mancuso R, 2015, EUROMICRO, P174, DOI 10.1109/ECRTS.2015.23
   Mok AK, 1997, IEEE T SOFTWARE ENG, V23, P635, DOI 10.1109/32.637146
   Pellizzoni R., 2016, IEEE REAL TIME EMBED, P1
   Vestal S, 2007, RTSS 2007: 28TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P239, DOI 10.1109/RTSS.2007.47
   Yao G, 2016, IEEE T COMPUT, V65, P601, DOI 10.1109/TC.2015.2425874
   Yun H, 2014, IEEE REAL TIME, P155, DOI 10.1109/RTAS.2014.6925999
   Yun H, 2013, IEEE REAL TIME, P55, DOI 10.1109/RTAS.2013.6531079
   Yun HC, 2012, EUROMICRO, P299, DOI 10.1109/ECRTS.2012.32
   Zuhily A, 2009, REAL-TIME SYST, V43, P119, DOI 10.1007/s11241-009-9085-6
NR 42
TC 0
Z9 0
U1 2
U2 3
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD FEB
PY 2022
VL 123
AR 102346
DI 10.1016/j.sysarc.2021.102346
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA YH0BB
UT WOS:000742841200010
OA Green Published
DA 2024-07-18
ER

PT J
AU Burmyakov, A
   Nikolic, B
AF Burmyakov, Artem
   Nikolic, Borislav
TI An exact comparison of global, partitioned, and semi-partitioned
   fixed-priority real-time multiprocessor schedulers
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Multiprocessor scheduling; Fixed priorities; Real-time systems; Global
   and partitioned scheduling; Optimal priorities
ID ASSIGNMENT
AB We evaluate the performance of global, partitioned, and semi-partitioned fixed-priority (FP) multiprocessor schedulers for sporadic real-time tasks. By conducting a range of exhaustive experiments, we support a prior observation of Baruah regarding the incomparability of global and partitioned fixed-priority schedulers, by demonstrating the existence of multiple task sets, which are schedulable by either one or another approach, but not both simultaneously. In addition, we demonstrate that a suboptimal semi-partitioning heuristic, named Deadline Monotonic with Priority Migration (DM-PM), in certain cases outperforms both global and partitioned FP schedulers. Unlike other works, our evaluation is based on an exact schedulability test for global scheduling, as well as relies on optimal task priorities for global FP, and an optimal partitioning of tasks to processors. However, due to the exponential computational complexity of the available exact schedulability test, our evaluation is constrained to a limited number of tasks in a set. On average, partitioned scheduling performs better for a lower number of heavy tasks in a task set, while global scheduling is the opposite. The schedulability gain of one approach over another might exceed 50%, for both cases. To make such an evaluation possible, we derive a method to compute optimal task priorities for global FP by using a set of pruning rules. We demonstrate that the gain of such optimal priorities over other widely used priority assignment heuristics, including Deadline Monotonic (DM), can be significant, in certain cases. Moreover, we evaluate the performance of an optimal task partitioning over the available suboptimal partition heuristics, namely first-fit decreasing (FFD) and worst-fit decreasing (WFD), and confirm no significant performance difference between them, for considered task settings. Software tools used in our evaluation are implemented using C++ libraries, and are publicly available.
C1 [Burmyakov, Artem] Innopolis Univ, Fac Comp Sci & Engn, Innopolis, Russia.
   [Nikolic, Borislav] Belgrade Metropolitan Univ, Fac Informat Technol, Belgrade, Serbia.
C3 Innopolis University
RP Burmyakov, A (corresponding author), Innopolis Univ, Fac Comp Sci & Engn, Innopolis, Russia.
EM artem.burmyakov@gmail.com
RI Burmyakov, Artem/M-7293-2018
OI Burmyakov, Artem/0000-0001-6787-0914
CR Anderson JH, 2005, EUROMICRO, P199, DOI 10.1109/ECRTS.2005.6
   Andersson B, 2006, 12TH IEEE INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS, PROCEEDINGS, P322, DOI 10.1109/RTCSA.2006.45
   [Anonymous], 1973, THESIS MIT
   AUDSLEY NC, 1995, REAL-TIME SYST, V8, P173, DOI 10.1007/BF01094342
   Baker Theodore P., 2005, P REAL TIM NETW SYST
   Baker TheodoreP., 2007, Handbook of Real-time and Embedded Systems
   Baruah S, 2005, REAL TIM SYST SYMP P, P321
   Baruah S, 2007, RTSS 2007: 28TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P119, DOI 10.1109/RTSS.2007.35
   Baruah Sanjoy, 2008, L DASIP
   Baruah SK, 1996, ALGORITHMICA, V15, P600, DOI 10.1007/BF01940883
   Bertogna M, 2009, IEEE T PARALL DISTR, V20, P553, DOI 10.1109/TPDS.2008.129
   Bini E, 2005, REAL-TIME SYST, V30, P129, DOI 10.1007/s11241-005-0507-9
   Biondi A, 2018, REAL-TIME SYST, V54, P515, DOI 10.1007/s11241-018-9303-1
   Bonifaci V, 2012, ALGORITHMICA, V63, P763, DOI 10.1007/s00453-011-9505-6
   Brandenburg BB, 2016, PROCEEDINGS OF 2016 IEEE REAL-TIME SYSTEMS SYMPOSIUM (RTSS), P99, DOI [10.1109/RTSS.2016.019, 10.1109/RTSS.2016.38]
   Burmyakov A, 2015, PROCEEDINGS OF THE 23RD INTERNATIONAL CONFERENCE ON REAL-TIME AND NETWORKS SYSTEMS (RTNS) 2015, P225, DOI 10.1145/2834848.2834877
   Burmyakov Artem, 2016, SCHEDULABILITY ANAL
   Davis RI, 2011, REAL-TIME SYST, V47, P1, DOI 10.1007/s11241-010-9106-5
   Davis RI, 2009, REAL TIM SYST SYMP P, P398, DOI 10.1109/RTSS.2009.31
   DHALL SK, 1978, OPER RES, V26, P127, DOI 10.1287/opre.26.1.127
   Freund RF, 1998, SEVENTH HETEROGENEOUS COMPUTING WORKSHOP (HCW '98), P184, DOI 10.1109/HCW.1998.666558
   Geeraerts G, 2013, REAL-TIME SYST, V49, P171, DOI 10.1007/s11241-012-9172-y
   Gracioli G, 2013, REAL-TIME SYST, V49, P669, DOI 10.1007/s11241-013-9183-3
   Guan N, 2009, REAL TIM SYST SYMP P, P387, DOI 10.1109/RTSS.2009.11
   JOSEPH M, 1986, COMPUT J, V29, P390, DOI 10.1093/comjnl/29.5.390
   Kato S, 2009, 15TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATION SYMPOSIUM: RTAS 2009, PROCEEDINGS, P23, DOI 10.1109/RTAS.2009.9
   Lauzac S, 1998, EUROMICRO, P188, DOI 10.1109/EMWRTS.1998.685084
   LEUNG JYT, 1982, PERFORM EVALUATION, V2, P237, DOI 10.1016/0166-5316(82)90024-4
   LIU CL, 1973, J ACM, V20, P46, DOI 10.1145/321738.321743
   Moulik S, 2021, J SYST ARCHITECT, V114, DOI 10.1016/j.sysarc.2020.101953
   Moulik S, 2021, J SYST ARCHITECT, V112, DOI 10.1016/j.sysarc.2020.101847
   Moulik S, 2018, SUSTAIN COMPUT-INFOR, V18, P66, DOI 10.1016/j.suscom.2018.03.003
   Richard L., 2015, NUMERICAL ANAL
   Sun Y., 2014, P 22 INT C REAL TIM, P35
   Sun Youcheng, 2017, ASSESSING PESSIMISM
   Zhou JL, 2016, J SIGNAL PROCESS SYS, V84, P111, DOI 10.1007/s11265-015-0994-4
NR 36
TC 0
Z9 0
U1 0
U2 2
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD DEC
PY 2021
VL 121
AR 102313
DI 10.1016/j.sysarc.2021.102313
EA NOV 2021
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA WW6RK
UT WOS:000718041000001
DA 2024-07-18
ER

PT J
AU Wang, WM
   Huang, HP
   Xiao, F
   Li, Q
   Xue, LY
   Jiang, JS
AF Wang, Wenming
   Huang, Haiping
   Xiao, Fu
   Li, Qi
   Xue, Lingyan
   Jiang, Jiansheng
TI Computation-transferable authenticated key agreement protocol for smart
   healthcare
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Smart healthcare; Authenticated key agreement (AKA); Security; Privacy
ID MUTUAL AUTHENTICATION; USER AUTHENTICATION; SCHEME; CRYPTOGRAPHY;
   INTERNET; THINGS
AB Smart healthcare plays an important role in contemporary society while its security and privacy issues remain inevitable challenges. Authenticated key agreement (AKA) mechanism, as the foundation of secure communication, has been recognized as an important measure for solving this problem. Most existing AKA protocols utilize cloud-based centralized architecture, data privacy and security can be exposed easily once the centralized authority is attacked. In addition, most past solutions require the online registration center to assist mutual authentication and consume considerable amounts of resources. To address these drawbacks, a computationtransferable authenticated key agreement protocol without an online registration center for smart healthcare is designed. Specifically, the proposed protocol can realize mutual authentication and key agreement without the need for an online registration center, as well as being able to satisfy security and privacy protection requirements. By transferring partial computation tasks to the server, the proposed scheme incurs lower computation and communication overhead on the user side. Moreover, the proposed scheme adopts certificateless public key cryptography, which can solve the problems of certificate management and key escrow. Performance analysis indicates that the proposal reduces 9.9% of the computation overhead on the resource-limited terminal, which is suitable for low-power IoT applications, including smart healthcare.
C1 [Wang, Wenming; Huang, Haiping; Xiao, Fu; Li, Qi; Xue, Lingyan] Nanjing Univ Posts & Telecommun, Sch Comp Sci, Nanjing 210003, Jiangsu, Peoples R China.
   [Wang, Wenming; Jiang, Jiansheng] Anqing Normal Univ, Univ Key Lab Intelligent Percept & Comp Anhui Pro, Anqing 246011, Anhui, Peoples R China.
   [Huang, Haiping; Xiao, Fu; Li, Qi; Xue, Lingyan] Jiangsu High Technol Res Key Lab Wireless Sensor, Nanjing 210003, Jiangsu, Peoples R China.
C3 Nanjing University of Posts & Telecommunications; Anqing Normal
   University
RP Huang, HP (corresponding author), Nanjing Univ Posts & Telecommun, Sch Comp Sci, Nanjing 210003, Jiangsu, Peoples R China.; Huang, HP (corresponding author), Jiangsu High Technol Res Key Lab Wireless Sensor, Nanjing 210003, Jiangsu, Peoples R China.
FU National Key Research and Development Program [2019YFB2101704,
   2018YFB0803403]; National Natural Science Foundation of China [61872194,
   62072252]; Postgraduate Research & Practice Innovation Program of
   Jiangsu Province [KYCX19_0908, KYCX20_0757]; Key Project on Anhui
   Provincial Natural Science Study by Col-leges and Universities
   [KJ2019A0579, KJ2020A0513, KJ2020A0497]
FX This work is supported in part by National Key Research and Development
   Program (2019YFB2101704, 2018YFB0803403) , in part by the National
   Natural Science Foundation of China (61872194, 62072252) , in part by
   the Postgraduate Research & Practice Innovation Program of Jiangsu
   Province (KYCX19_0908, KYCX20_0757) and in part by the Key Project on
   Anhui Provincial Natural Science Study by Col-leges and Universities
   (KJ2019A0579, KJ2020A0513, KJ2020A0497).
CR Al-Riyami SS, 2003, LECT NOTES COMPUT SC, V2894, P452
   Ali I, 2020, J SYST ARCHITECT, V103, DOI 10.1016/j.sysarc.2019.101692
   Baker SB, 2017, IEEE ACCESS, V5, P26521, DOI 10.1109/ACCESS.2017.2775180
   Cui J, 2020, IEEE T INF FOREN SEC, V15, P1654, DOI 10.1109/TIFS.2019.2946933
   Cui J, 2019, IEEE T INTELL TRANSP, V20, P1621, DOI 10.1109/TITS.2018.2827460
   DIFFIE W, 1976, IEEE T INFORM THEORY, V22, P644, DOI 10.1109/TIT.1976.1055638
   Ding R, 2019, IEEE INTERNET THINGS, V6, P8393, DOI 10.1109/JIOT.2019.2917546
   Farash MS, 2016, AD HOC NETW, V36, P152, DOI 10.1016/j.adhoc.2015.05.014
   Faz-Hernández A, 2019, ACM T MATH SOFTWARE, V45, DOI 10.1145/3309759
   He DB, 2018, IEEE SYST J, V12, P1621, DOI 10.1109/JSYST.2016.2633809
   He DB, 2016, IEEE T INF FOREN SEC, V11, P2052, DOI 10.1109/TIFS.2016.2573746
   He DB, 2015, IEEE SYST J, V9, P816, DOI 10.1109/JSYST.2014.2301517
   Jia XY, 2020, IEEE SYST J, V14, P560, DOI 10.1109/JSYST.2019.2896064
   Joux A, 2004, J CRYPTOL, V17, P263, DOI 10.1007/s00145-004-0312-y
   Lachner C, 2019, IEEE GLOB COMM CONF, DOI 10.1109/globecom38437.2019.9013348
   Li SC, 2019, SENSORS-BASEL, V19, DOI 10.3390/s19081935
   Liu XG, 2018, J MED SYST, V42, DOI 10.1007/s10916-018-0990-x
   Mahmood K, 2018, FUTURE GENER COMP SY, V88, P491, DOI 10.1016/j.future.2018.06.004
   Mehrabi MA, 2020, IEEE T COMPUT, V69, P1707, DOI 10.1109/TC.2020.3013266
   Misra S, 2020, IEEE CONF COMPUT, P490, DOI 10.1109/INFOCOMWKSHPS50562.2020.9162706
   Mwitende G, 2020, J SYST ARCHITECT, V110, DOI 10.1016/j.sysarc.2020.101777
   Ni L, 2016, INFORM SCIENCES, V367, P176, DOI 10.1016/j.ins.2016.05.015
   Odelu V, 2015, IEEE T INF FOREN SEC, V10, P1953, DOI 10.1109/TIFS.2015.2439964
   Rahmani AM, 2018, FUTURE GENER COMP SY, V78, P641, DOI 10.1016/j.future.2017.02.014
   Sakhreliya SC, 2014, IEEE I C COMP INT CO, P186
   Scott M., 2013, IACR CRYPTOL EPRINT
   Shamir A., 1985, Advances in Cryptology, V84 4, P47, DOI 10.1007/3-540-39568-7_5
   Sowjanya K, 2020, IEEE SYST J, V14, P2154, DOI 10.1109/JSYST.2019.2944240
   Tan X, 2021, TSINGHUA SCI TECHNOL, V26, P36, DOI 10.26599/TST.2019.9010048
   Tsai JL, 2015, IEEE SYST J, V9, P805, DOI 10.1109/JSYST.2014.2322973
   Tseng YM, 2007, P INT COMP SOFTW APP, P700
   Tseng YM, 2016, IEEE T EMERG TOP COM, V4, P102, DOI 10.1109/TETC.2015.2392380
   Wang T, 2021, IEEE T COMPUT, V70, P1285, DOI 10.1109/TC.2021.3060484
   Wang T, 2022, IEEE T NETW SCI ENG, V9, P2015, DOI 10.1109/TNSE.2021.3083263
   Wang T, 2021, INFORM FUSION, V75, P90, DOI 10.1016/j.inffus.2021.04.007
   Wang T, 2019, IEEE INTERNET THINGS, V6, P4272, DOI 10.1109/JIOT.2018.2875915
   Wang WM, 2021, J SYST ARCHITECT, V115, DOI 10.1016/j.sysarc.2021.102024
   Wazid M, 2019, J SYST ARCHITECT, V97, P185, DOI 10.1016/j.sysarc.2018.12.005
   Wu LB, 2019, IEEE T INF FOREN SEC, V14, P319, DOI 10.1109/TIFS.2018.2850299
   Xu ZS, 2021, J PARALLEL DISTR COM, V149, P29, DOI 10.1016/j.jpdc.2020.11.003
   Xue KP, 2013, J NETW COMPUT APPL, V36, P316, DOI 10.1016/j.jnca.2012.05.010
   Zeng XJ, 2019, IEEE INTERNET THINGS, V6, P1506, DOI 10.1109/JIOT.2018.2847447
   Zhang J, 2019, IEEE INTERNET THINGS, V6, P878, DOI 10.1109/JIOT.2018.2864219
   Zhang J, 2021, IEEE T INF FOREN SEC, V16, P1810, DOI 10.1109/TIFS.2020.3044855
   Zhao B, 2020, TSINGHUA SCI TECHNOL, V25, P625, DOI 10.26599/TST.2019.9010072
NR 45
TC 15
Z9 16
U1 3
U2 25
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2021
VL 118
AR 102215
DI 10.1016/j.sysarc.2021.102215
EA JUN 2021
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA UE5KZ
UT WOS:000687928200012
DA 2024-07-18
ER

PT J
AU Kumar, P
   Gupta, GP
   Tripathi, R
AF Kumar, Prabhat
   Gupta, Govind P.
   Tripathi, Rakesh
TI TP2SF: A Trustworthy Privacy-Preserving Secured Framework for
   sustainable smart cities by leveraging blockchain and machine learning
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Machine learning; Blockchain; Smart city; Anomaly detection;
   Privacy-preservation; Trust management; Internet of Things
ID TRUST MANAGEMENT; INTRUSION DETECTION; BIG DATA; INTERNET; THINGS;
   CHALLENGES; ANALYTICS; REPUTATION; SELECTION; ATTACKS
AB With the advancement in sensor technology and the proliferation of low-cost electronic circuits, Internet of Things (IoT) is emerging as a promising technology for realization of smart cities. However, challenges such as security, privacy, trust, scalability, verifiability, and centralization prevent faster adaptations of IoT-driven smart cities. Thus, in this paper, a Trustworthy Privacy-Preserving Secured Framework (TP2SF) for smart cities is presented. This framework includes three modules namely: a trustworthiness module, a two-level privacy module, and an intrusion detection module. In trustworthiness module, address-based blockchain reputation system is designed. In the two-level privacy module, a blockchain based enhanced Proof of Work (ePoW) technique is simultaneously applied with Principal Component analysis (PCA) to transform data into a new reduced shape for preventing inference and poisoning attacks. In the intrusion detection module, an optimized gradient tree boosting system (XGBoost) is deployed. Finally, due to inherited strengths and weaknesses of Fog?Cloud architecture, we present a blockchain-IPFS integrated Fog?Cloud infrastructure namely, CloudBlock and FogBlock to deploy proposed TP2SF framework in smart city. The TP2SF framework is evaluated using two realistic IoT-based datasets, namely ToN-IoT and BoT-IoT. The findings indicate the superiority of TP2SF framework over other state-of-the-art techniques in both nonblockchain and blockchain systems.
C1 [Kumar, Prabhat; Gupta, Govind P.; Tripathi, Rakesh] Natl Inst Technol, Dept Informat Technol, CG, Raipur 492010, Madhya Pradesh, India.
C3 National Institute of Technology (NIT System); National Institute of
   Technology Raipur
RP Kumar, P (corresponding author), Natl Inst Technol, Dept Informat Technol, CG, Raipur 492010, Madhya Pradesh, India.
EM pkumar.phd2019.it@nitrr.ac.in; gpgupta.it@nitrr.ac.in;
   rtripathi.it@nitrr.ac.in
RI Gupta, Govind P/AAR-5307-2020; Kumar, Prabhat/ABF-9321-2020
OI Gupta, Govind P/0000-0002-0456-1572; Kumar, Prabhat/0000-0002-0723-0752
CR Aggarwal S, 2019, J NETW COMPUT APPL, V144, P13, DOI 10.1016/j.jnca.2019.06.018
   Alguliyev RM, 2019, J IND INF INTEGR, V15, P1, DOI 10.1016/j.jii.2019.07.002
   Alkadi O, 2021, IEEE INTERNET THINGS, V8, P9463, DOI 10.1109/JIOT.2020.2996590
   Alli AA, 2020, INTERNET THINGS-NETH, V9, DOI 10.1016/j.iot.2020.100177
   Altaf A, 2019, J NETW COMPUT APPL, V137, P93, DOI 10.1016/j.jnca.2019.02.024
   [Anonymous], 2019, World Bank Open Data
   Aujla GS, 2020, IEEE NETWORK, V34, P83, DOI 10.1109/MNET.001.1900151
   Bellini E, 2020, IEEE ACCESS, V8, P21127, DOI 10.1109/ACCESS.2020.2969820
   Bodkhe U, 2020, IEEE ACCESS, V8, P79764, DOI 10.1109/ACCESS.2020.2988579
   Bostami B, 2019, EAI SPRINGER INNOVAT, P47, DOI 10.1007/978-3-319-93557-7_4
   Bouachir O., 2020, CASE SMART IND
   Braun T, 2018, SUSTAIN CITIES SOC, V39, P499, DOI 10.1016/j.scs.2018.02.039
   Calvaresi D, 2018, 2018 IEEE/WIC/ACM INTERNATIONAL CONFERENCE ON WEB INTELLIGENCE (WI 2018), P719, DOI 10.1109/WI.2018.000-5
   Chaabouni N, 2019, IEEE COMMUN SURV TUT, V21, P2671, DOI 10.1109/COMST.2019.2896380
   Chahal RK, 2020, COMPUT COMMUN, V150, P13, DOI 10.1016/j.comcom.2019.10.034
   Chen J, 2019, J AMB INTEL HUM COMP, V10, P3099, DOI 10.1007/s12652-018-0887-z
   da Costa KAP, 2019, COMPUT NETW, V151, P147, DOI 10.1016/j.comnet.2019.01.023
   Devan P, 2020, NEURAL COMPUT APPL, V32, P12499, DOI 10.1007/s00521-020-04708-x
   Elrawy MF, 2018, J CLOUD COMPUT-ADV S, V7, DOI 10.1186/s13677-018-0123-6
   Ferreira J, 2019, 2019 IEEE LATIN AMERICAN CONFERENCE ON COMPUTATIONAL INTELLIGENCE (LA-CCI), P202
   Fletcher S, 2019, ACM COMPUT SURV, V52, DOI 10.1145/3337064
   Fortino G, 2020, IEEE ACCESS, V8, P60117, DOI 10.1109/ACCESS.2020.2982318
   Gai FY, 2018, LECT NOTES COMPUT SC, V10828, P666, DOI 10.1007/978-3-319-91458-9_41
   Gai KK, 2020, IEEE COMMUN SURV TUT, V22, P2009, DOI 10.1109/COMST.2020.2989392
   Gupta R, 2020, COMPUT COMMUN, V153, P406, DOI 10.1016/j.comcom.2020.02.008
   Haider W, 2020, COMPUT SECUR, V96, DOI 10.1016/j.cose.2020.101906
   Illiano VP, 2015, ACM COMPUT SURV, V48, DOI 10.1145/2818184
   Iqbal R, 2019, INT J DISTRIB SENS N, V15, DOI 10.1177/1550147719825820
   Jindal A, 2020, FUTURE GENER COMP SY, V108, P921, DOI 10.1016/j.future.2018.02.039
   Kaur A., 2020, Cryptocurrencies and blockchain technology applications, P25, DOI DOI 10.1002/9781119621201.CH2
   Keshk M., 2019, IEEE T SUST COMPUT, P1
   Keshk M, 2022, WIREL NETW, V28, P1241, DOI 10.1007/s11276-018-01912-5
   Khan K, 2020, J SYST ARCHITECT, V105, DOI 10.1016/j.sysarc.2019.101701
   Khan Z, 2017, FUTURE GENER COMP SY, V77, P112, DOI 10.1016/j.future.2017.06.031
   Kochovski P, 2019, FUTURE GENER COMP SY, V101, P747, DOI 10.1016/j.future.2019.07.030
   Koroniotis N., 2018, UNSW
   Koroniotis N, 2019, FUTURE GENER COMP SY, V100, P779, DOI 10.1016/j.future.2019.05.041
   Kumar N., 2020, Machine learning in cognitive IoT, DOI [10.1201/9780429342615, DOI 10.1201/9780429342615]
   Kumar R., 2020, Handbook Of Research On Blockchain Technology, P35, DOI 10.1016/B978-0-12-819816-2.00002-2
   Li WJ, 2018, IEEE INTERNET THINGS, V5, P716, DOI 10.1109/JIOT.2017.2720635
   Lin C, 2020, SCI CHINA INFORM SCI, V63, DOI 10.1007/s11432-019-9893-2
   Lin CY, 2020, APPL SOFT COMPUT, V87, DOI 10.1016/j.asoc.2019.105995
   Makhdoom I, 2020, COMPUT SECUR, V88, DOI 10.1016/j.cose.2019.101653
   Makkar A., 2020, IEEE T IND INFORM, P1
   Malik S, 2019, 2019 IEEE INTERNATIONAL CONFERENCE ON BLOCKCHAIN (BLOCKCHAIN 2019), P184, DOI 10.1109/Blockchain.2019.00032
   NAYYAR A, 2020, INTERNET THINGS IOT
   Park E, 2018, SUSTAINABILITY-BASEL, V10, DOI [10.3390/su10041388, 10.3390/su10051388]
   Pedregosa F, 2011, J MACH LEARN RES, V12, P2825
   Priya RMS, 2020, COMPUT COMMUN, V160, P139, DOI 10.1016/j.comcom.2020.05.048
   Raj Srishti, 2020, Progress in Computing, Analytics and Networking. Proceedings of ICCAN 2019. Advances in Intelligent Systems and Computing (AISC 1119), P513, DOI 10.1007/978-981-15-2414-1_52
   Reyna A, 2018, FUTURE GENER COMP SY, V88, P173, DOI 10.1016/j.future.2018.05.046
   Salo F, 2019, COMPUT NETW, V148, P164, DOI 10.1016/j.comnet.2018.11.010
   Sengupta J, 2020, J NETW COMPUT APPL, V149, DOI 10.1016/j.jnca.2019.102481
   Shafiq M, 2021, IEEE INTERNET THINGS, V8, P3242, DOI 10.1109/JIOT.2020.3002255
   Shafiq M, 2020, COMPUT SECUR, V94, DOI 10.1016/j.cose.2020.101863
   Shafiq M, 2020, FUTURE GENER COMP SY, V107, P433, DOI 10.1016/j.future.2020.02.017
   Sharma A, 2020, COMPUT COMMUN, V160, P475, DOI 10.1016/j.comcom.2020.06.030
   Shen H, 2019, J SYST ARCHITECT, V97, P130, DOI 10.1016/j.sysarc.2019.01.005
   Singh J, 2020, J SYST ARCHITECT, V111, DOI 10.1016/j.sysarc.2020.101782
   Singh P, 2020, FUTURE INTERNET, V12, DOI 10.3390/fi12040061
   Singh S, 2019, J SUPERCOMPUT, V75, P4543, DOI 10.1007/s11227-016-1850-4
   Singh S, 2020, SUSTAIN CITIES SOC, V63, DOI 10.1016/j.scs.2020.102364
   Singh S, 2019, INT J DISTRIB SENS N, V15, DOI 10.1177/1550147719844159
   Singh SP, 2019, J SUPERCOMPUT, V75, P2070, DOI 10.1007/s11227-018-2701-2
   Soe YN, 2020, ELECTRONICS-SWITZ, V9, DOI 10.3390/electronics9010144
   Ul Hassan M, 2019, FUTURE GENER COMP SY, V97, P512, DOI 10.1016/j.future.2019.02.060
   Venkatesh B, 2019, CYBERN INF TECHNOL, V19, P3, DOI 10.2478/cait-2019-0001
   Xin YX, 2019, IEEE ACCESS, V7, P180630, DOI 10.1109/ACCESS.2019.2959333
   Yan Z, 2014, J NETW COMPUT APPL, V42, P120, DOI 10.1016/j.jnca.2014.01.014
   Zhao YL, 2020, INFORM SCIENCES, V515, P132, DOI 10.1016/j.ins.2019.10.019
   Zhuang Q., 2019, P 2019 INT ELECT COM, P131
NR 71
TC 103
Z9 105
U1 4
U2 37
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAY
PY 2021
VL 115
AR 101954
DI 10.1016/j.sysarc.2020.101954
EA APR 2021
PG 16
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA RM7TT
UT WOS:000639862100003
DA 2024-07-18
ER

PT J
AU Salman, SM
   Papadopoulos, AV
   Mubeen, S
   Nolte, T
AF Salman, Shaik Mohammed
   Papadopoulos, Alessandro V.
   Mubeen, Saad
   Nolte, Thomas
TI A systematic methodology to migrate complex real-time software systems
   to multi-core platforms
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Real-time systems; Multi-core; Software architecture; Software
   migration; Robotics
ID EVOLUTION
AB This paper proposes a systematic three-stage methodology for migrating complex real-time industrial software systems from single-core to multi-core computing platforms. Single-core platforms have limited computational capabilities that prevent integration of computationally demanding applications such as image processing within the existing system. Modern multi-core processors offer a promising solution to address these limitations by providing increased computational power and allowing parallel execution of different applications within the system. However, the transition from traditional single-core to contemporary multi-core computing platforms is non-trivial and requires a systematic and well-defined migration process. This paper reviews some of the existing migration methods and provides a systematic multi-phase migration process with emphasis on software architecture recovery and transformation to explicitly address the timing and dependability attributes expected of industrial software systems. The methodology was evaluated using a survey-based approach and the results indicate that the presented methodology is feasible, useable and useful for real-time industrial software systems.
C1 [Salman, Shaik Mohammed] ABB AB, Vasteras, Sweden.
   [Salman, Shaik Mohammed; Papadopoulos, Alessandro V.; Mubeen, Saad; Nolte, Thomas] Malardalen Univ, Vasteras, Sweden.
C3 ABB; Malardalen University
RP Salman, SM (corresponding author), ABB AB, Vasteras, Sweden.; Salman, SM (corresponding author), Malardalen Univ, Vasteras, Sweden.
EM shaik.salman@se.abb.com; alessandro.papadopoulos@mdh.se;
   saad.mubeen@mdh.se; thomas.nolte@mdh.se
RI Mubeen, Saad/HRB-4610-2023
OI Mubeen, Saad/0000-0003-3242-6113; Papadopoulos, Alessandro
   Vittorio/0000-0002-1364-8127
FU European Union's Horizon 2020 research and innovation programme under
   the Marie SkodowskaCurie grant [764785]; FORA-Fog Computing for Robotics
   and Industrial Automation; Swedish Governmental Agency for Innovation
   Systems (VINNOVA) through the project DESTINE; Swedish Governmental
   Agency for Innovation Systems (VINNOVA) through the project PROVIDENT;
   Swedish Knowledge Foundation (KKS) through the project HERO; Swedish
   Knowledge Foundation (KKS) through the project FIESTA; Swedish Knowledge
   Foundation (KKS) through the project DPAC
FX The research leading to these results has received funding from the
   European Union's Horizon 2020 research and innovation programme under
   the Marie SkodowskaCurie grant agreement No. 764785, FORA-Fog Computing
   for Robotics and Industrial Automation, the Swedish Governmental Agency
   for Innovation Systems (VINNOVA) through the projects DESTINE and
   PROVIDENT, and the Swedish Knowledge Foundation (KKS) through the
   projects HERO, FIESTA and DPAC. We would also like to thank our
   industrial partners for providing valuable feedback via the survey.
CR [Anonymous], 2010, UML PROF MARTE MOD A
   [Anonymous], 2010, P ERTS2 EMB REAL TIM
   Asadollah SA, 2015, 2015 IEEE/ACM 1ST INTERNATIONAL WORKSHOP ON COMPLEX FAULTS AND FAILURES IN LARGE SOFTWARE SYSTEMS (COUFLESS), P41, DOI 10.1109/COUFLESS.2015.14
   Avizienis A, 2004, IEEE T DEPEND SECURE, V1, P11, DOI 10.1109/TDSC.2004.2
   Battaglia M, 1998, SECOND EUROMICRO CONFERENCE ON SOFTWARE MAINTENANCE AND REENGINEERING, PROCEEDINGS, P197, DOI 10.1109/CSMR.1998.665807
   Becker M, 2017, J SYST ARCHITECT, V80, P104, DOI 10.1016/j.sysarc.2017.09.004
   Bianchi FA, 2018, IEEE T SOFTWARE ENG, V44, P747, DOI 10.1109/TSE.2017.2707089
   Bucaioni A, 2020, SOFTW SYST MODEL, V19, P1283, DOI 10.1007/s10270-020-00795-5
   Chapin N, 2001, J SOFTW MAINT EVOL-R, V13, P3, DOI 10.1002/smr.220
   Church P, 2017, J CLOUD COMPUT-ADV S, V6, DOI 10.1186/s13677-017-0080-5
   Davis R. I., 2019, Leibniz Transactions on Embedded Systems, V6, P1
   Davis RI, 2016, J SYST ARCHITECT, V65, P64, DOI 10.1016/j.sysarc.2016.04.002
   Eliasson U, 2015, 2015 12TH WORKING IEEE/IFIP CONFERENCE ON SOFTWARE ARCHITECTURE (WICSA), P115, DOI 10.1109/WICSA.2015.18
   Erraguntla R, 1998, INFORM SOFTWARE TECH, V40, P369, DOI 10.1016/S0950-5849(98)00060-3
   Gul, 2016, IEEE REAL TIM SYST S
   Henzinger TA, 2003, P IEEE, V91, P84, DOI 10.1109/JPROC.2002.805825
   Herrera F, 2014, J SYST ARCHITECT, V60, P55, DOI 10.1016/j.sysarc.2013.10.003
   Hug, 2014 IEEE 8 INT C RE, P1
   Kienle, 2010, LECT NOTES COMPUTER
   Kitchenham BA, 2008, Guide to advanced empirical software engineering, P63, DOI [DOI 10.1007/978-1-84800-044-5_3, 10.1007/ 978-1-84800-044-5_3]
   Kraft J, 2008, PROCEEDINGS OF THE 14TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, P258, DOI 10.1109/RTAS.2008.25
   Kreiner, 2015, P INDIN 2015, P110
   KRUCHTEN PB, 1995, IEEE SOFTWARE, V12, P42, DOI 10.1109/52.469759
   Larsen K. G., 1997, International Journal on Software Tools for Technology Transfer, V1, P134, DOI 10.1007/s100090050010
   Lo Bello L, 2019, IEEE T IND INFORM, V15, P1038, DOI 10.1109/TII.2018.2879544
   Lundback, 2011, 3 IEEE INT S IND EMB
   Lundback K.L., 2017, IEEE ACM 4 INT WORKS
   Maiza C, 2019, ACM COMPUT SURV, V52, DOI 10.1145/3323212
   Matt C., 2017, P 21TH PACIFIC ASIA, P1
   Menychtas A, 2014, SCALABLE COMPUT-PRAC, V15, P131, DOI 10.12694/scpe.v15i2.980
   Mubeen S, 2020, APPL SCI-BASEL, V10, DOI 10.3390/app10093125
   Mubeen S, 2019, SOFTW SYST MODEL, V18, P39, DOI 10.1007/s10270-017-0579-8
   Mustapic G, 2004, LECT NOTES COMPUT SC, V3069, P307
   Mustapic G, 2004, FOURTH WORKING IEEE/IFIP CONFERENCE ON SOFTWARE ARCHITECTURE (WICSA 2004), PROCEEDINGS, P101, DOI 10.1109/WICSA.2004.1310694
   Nolte, 2020 IEEE 23 IEEE IN, P192
   Nolte T., 2009 IEEE C EM TECHN, P1
   Norstrom C., 1999, Proceedings Sixth International Conference on Real-Time Computing Systems and Applications. RTCSA'99 (Cat. No.PR00306), P182, DOI 10.1109/RTCSA.1999.811218
   Plakidas K, 2018, LECT NOTES COMPUT SC, V11048, P336, DOI 10.1007/978-3-030-00761-4_22
   Reussner R., 2019, Managed Software Evolution
   Schäfer W, 2010, LECT NOTES COMPUT SC, V5765, P533, DOI 10.1007/978-3-642-17322-6_23
   Singhoff F., 2004, Ada Letters, V24, P1
   SNEED HM, 1995, IEEE SOFTWARE, V12, P24, DOI 10.1109/52.363168
   SOLA A, 2005, BUS PROCESS MANAG J, V11, P37
   Stigge M, 2015, REAL-TIME SYST, V51, P602, DOI 10.1007/s11241-015-9234-z
   The AUTOSAR Consortium, 2016, AUTOSAR TECHN OV
   Wagner C., 2014, Model-Driven Software Migration: A Methodology: Reengineering, Recovery and Modernization of Legacy Systems
   Wall, 2003, THESIS MALARDALEN U
   Wlodarski L, 2019, 2019 IEEE 26TH INTERNATIONAL CONFERENCE ON SOFTWARE ANALYSIS, EVOLUTION AND REENGINEERING (SANER), P569, DOI [10.1109/SANER.2019.8668006, 10.1109/saner.2019.8668006]
NR 48
TC 5
Z9 6
U1 0
U2 2
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2021
VL 117
AR 102087
DI 10.1016/j.sysarc.2021.102087
EA MAR 2021
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA SV1QI
UT WOS:000663599300001
OA Green Published, hybrid
DA 2024-07-18
ER

PT J
AU Polo, OR
   Sánchez, J
   da Silva, A
   Parra, P
   Hellín, AM
   Carrasco, A
   Sánchez, S
AF Polo, Oscar R.
   Sanchez, Jonatan
   da Silva, Antonio
   Parra, Pablo
   Martinez Hellin, Agustin
   Carrasco, Alberto
   Sanchez, Sebastian
TI Reliability-oriented design of on-board satellite boot software against
   single event effects
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Reliability oriented software design; On-board satellite software;
   Memory single event effects
ID MEMORIES; UPSETS; CODES
AB In space missions, boot software is in charge of the initialisation sequence of flight computers. The processor module in which it runs has a high tolerance to radiation, although not all devices have the same tolerance level. A boot software design capable of recovering from errors in the most vulnerable devices shall provide greater system reliability. This work has been carried out in the context of the boot software development for the control unit of the Energetic Particle Detector instrument on-board the Solar Orbiter mission. This mission operates close to the Sun where high-energy particles can cause single event effects on electronic devices, especially SDRAM and EEPROM, which show lower radiation tolerance than the other devices. This fact motivates this work, where a sensitivity analysis of the incidence of single event effects on the behaviour of the boot software is carried out. Specifically, a fault injection environment has been used to analyse the effect of "stuck-at"bits on the boot software ability to deploy and pass control to the application software. The results show the boot software vulnerability to this kind of permanent effects and have led to the implementation of a reliability-oriented design, presented in this paper.
C1 [Polo, Oscar R.; Sanchez, Jonatan; da Silva, Antonio; Parra, Pablo; Martinez Hellin, Agustin; Carrasco, Alberto; Sanchez, Sebastian] Univ Alcala, Comp Engn Dept, Madrid, Spain.
C3 Universidad de Alcala
RP Polo, OR (corresponding author), Univ Alcala, Comp Engn Dept, Madrid, Spain.
EM o.rodriguez@uah.es
RI Prieto, Sebastian Sanchez/JAC-4347-2023; Prieto, Sebastian
   Sanchez/P-6130-2015; Polo, Óscar Rodríguez/AAC-6011-2019; Martinez
   Hellin, Agustin/I-9253-2014
OI Prieto, Sebastian Sanchez/0000-0002-6729-7932; Prieto, Sebastian
   Sanchez/0000-0002-6729-7932; Polo, Óscar Rodríguez/0000-0002-7893-4247;
   Sanchez Sanchez, Jonatan/0000-0002-4503-2984; Da Silva,
   Antonio/0000-0002-3737-743X; Martinez Hellin,
   Agustin/0000-0002-5600-9253
FU MINECO, Spain [ESP2017-88436-R]
FX This work has been supported by the MINECO, Spain under the grant
   ESP2017-88436-R.
CR [Anonymous], AEROFLEX, P200
   [Anonymous], 3DEE8M32VS8094 DATA
   [Anonymous], 1996, ARIANE 5, Flight 501 Failure
   [Anonymous], 2009, ECSSEST40C ESA, V6
   Azimi S, 2017, J SYST ARCHITECT, V75, P95, DOI 10.1016/j.sysarc.2017.01.009
   Baggio J, 2004, IEEE T NUCL SCI, V51, P3420, DOI 10.1109/TNS.2004.839135
   Barr M., 1999, PROGRAMMING EMBEDDED
   Benso A, 2002, INT TEST CONF P, P500, DOI 10.1109/TEST.2002.1041800
   Buchner S, 2000, IEEE T NUCL SCI, V47, P705, DOI 10.1109/23.856502
   Carmichael C., 2006, XAPP197, P1
   Carrascosa P. Cobos, 2015, 2015 NASA ESA C AD H, P1
   CHEN CL, 1984, IBM J RES DEV, V28, P124, DOI 10.1147/rd.282.0124
   Chylek Slawomir Grzegorz, THESIS I COMPUTER SC, P201
   CSS Secretariat, 2016, ECSSEST7041C
   CSS Secretariat, 2011, TECSWS10373FT
   da Silva A, 2014, ACTA ASTRONAUT, V95, P198, DOI 10.1016/j.actaastro.2013.11.004
   Du XC, 2017, MICROELECTRON RELIAB, V71, P65, DOI 10.1016/j.microrel.2017.02.014
   Goloubeva Olga, 2010, SOFTWARE IMPLEMENTED, Vfirst
   Gracia-Morán J, 2018, IEEE T VLSI SYST, V26, P2132, DOI 10.1109/TVLSI.2018.2837220
   Jacklin Stephen A., 2015, P SPAC TECH EXP C
   Kruglanski Michel, 2009, SPACE ENV INFORM SYS, P7457
   Ladbury Ray, 2013, LESSONS LEARND RAD I
   Levine R., 1999, LINKERS LOADERS, Vfirst
   LYONS RE, 1962, IBM J RES DEV, V6, P200, DOI 10.1147/rd.62.0200
   Martínez-Alvarez A, 2016, IEEE T DEPEND SECURE, V13, P502, DOI 10.1109/TDSC.2014.2382593
   Monson JS, 2012, INT J RECONFIGURABLE, V2012, DOI 10.1155/2012/850487
   Olive X, 2012, INT J AP MAT COM-POL, V22, P99, DOI 10.2478/v10006-012-0007-8
   Parra P, 2018, ACTA ASTRONAUT, V143, P203, DOI 10.1016/j.actaastro.2017.11.037
   Petersen E., 2011, SINGLE EVENT EFFECTS, DOI DOI 10.1002/9781118084328.CH1,ARXIV:HTTPS://ONLINELIBRARY.WILEY.COM/DOI/PDF/10.1002/9781118084328.CH1
   Portela-Garcia M, 2012, J ELECTRON TEST, V28, P777, DOI 10.1007/s10836-012-5321-4
   Reviriego P, 2007, IEEE T DEVICE MAT RE, V7, P592, DOI 10.1109/TDMR.2007.910443
   Rodriguez G., 2016, Princeton University Pop 509: Survival Analysis, P1
   Rodríguez-Pacheco J, 2020, ASTRON ASTROPHYS, V642, DOI 10.1051/0004-6361/201935287
   RTAX-S/SL and RTAX-DSP Radiation -Tolerant FPGAs, 2015, MICROSEMI
   RTEMS Real Time Operating System (RTOS), REAL TIM REAL FREE R
   Sánchez S, 2013, ADV SPACE RES, V52, P989, DOI 10.1016/j.asr.2013.05.029
   Sari A., 2014, Proceedings of the 2014 ACM/SIGDA International Symposium on Field-programmable Gate Arrays, P237, DOI [10.1145/2554688.2554767, DOI 10.1145/2554688.2554767]
   Schwank JR, 2006, IEEE T NUCL SCI, V53, P3122, DOI 10.1109/TNS.2006.884059
   Sengupta R, 2001, ASTR SOC P, V238, P257
   Siegle F, 2015, ACM COMPUT SURV, V47, DOI 10.1145/2671181
   Sorensen J., SOLAR ORBITER ENV SP
   Tylka AJ, 1997, IEEE T NUCL SCI, V44, P2150, DOI 10.1109/23.659030
   Tylka AJ, 1997, IEEE T NUCL SCI, V44, P2140, DOI 10.1109/23.659029
   Urueña S, 2008, LECT NOTES COMPUT SC, V5026, P1, DOI 10.1007/978-3-540-68624-8_1
NR 44
TC 4
Z9 4
U1 0
U2 4
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAR
PY 2021
VL 114
AR 101920
DI 10.1016/j.sysarc.2020.101920
EA FEB 2021
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA US3RH
UT WOS:000697350100020
DA 2024-07-18
ER

PT J
AU Shafee, A
   Awaad, TA
AF Shafee, Ahmed
   Awaad, Tasneem A.
TI Privacy attacks against deep learning models and their countermeasures
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Adversarial machine learning; Convolutional neural network; Deep neural
   network; Machine learning
ID THREATS
AB Keywords: Adversarial machine learning Convolutional neural network Deep neural network Machine learning
C1 [Shafee, Ahmed] Tennessee Technol Univ, Dept Elect & Comp Engn, Cookeville, TN 38505 USA.
   [Awaad, Tasneem A.] Ain Shams Univ, Dept Comp & Syst Engn, Cairo, Egypt.
   [Awaad, Tasneem A.] Mentor Graph Corp, Cairo, Egypt.
C3 Tennessee Technological University; Egyptian Knowledge Bank (EKB); Ain
   Shams University; Mentor Graphics Inc
RP Shafee, A (corresponding author), Tennessee Technol Univ, Dept Elect & Comp Engn, Cookeville, TN 38505 USA.
EM aashafee42@tntech.edu; tasneem.awaad@eng.asu.edu.eg
RI Awaad, Tasneem/AGZ-7136-2022
OI Awaad, Tasneem/0000-0003-4372-8600; Shafee, Ahmed/0000-0002-4119-9525
CR Abadi M., 2017, P IEEE 30 COMP SEC F
   Abadi M, 2016, CCS'16: PROCEEDINGS OF THE 2016 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P308, DOI 10.1145/2976749.2978318
   Acs G, 2017, IEEE DATA MINING, P715, DOI 10.1109/ICDM.2017.81
   Al-Rubaie M, 2019, IEEE SECUR PRIV, V17, P49, DOI 10.1109/MSEC.2018.2888775
   Al-Rubaie M, 2016, IEEE T INF FOREN SEC, V11, P2648, DOI 10.1109/TIFS.2016.2594132
   Angelova A, 2015, IEEE INT CONF ROBOT, P704, DOI 10.1109/ICRA.2015.7139256
   Ateniese Giuseppe, 2015, International Journal of Security and Networks, V10, P137
   Beaulieu-Jones BK, 2019, CIRC-CARDIOVASC QUAL, V12, DOI 10.1161/CIRCOUTCOMES.118.005122
   Biggio Battista, 2013, Machine Learning and Knowledge Discovery in Databases. European Conference, ECML PKDD 2013. Proceedings: LNCS 8190, P387, DOI 10.1007/978-3-642-40994-3_25
   Bindschaedler V, 2017, PROC VLDB ENDOW, V10, P481, DOI 10.14778/3055540.3055542
   Boloor A, 2020, J SYST ARCHITECT, V110, DOI 10.1016/j.sysarc.2020.101766
   Bottou L, 2010, COMPSTAT'2010: 19TH INTERNATIONAL CONFERENCE ON COMPUTATIONAL STATISTICS, P177, DOI 10.1007/978-3-7908-2604-3_16
   Chaudhuri K., 2008, P 22 ANN C NEUR INF
   Chaudhuri K, 2011, J MACH LEARN RES, V12, P1069
   Chou E., 2018, Faster CryptoNets: Leveraging sparsity for real-world encrypted inference
   Chung J., 2015, P 28 INT C NEUR INF
   Cristofaro E.D., 2019, P PRIV ENH TECHN S P
   Damgard I., 2013, P 18 EUR S RES COMP
   Dehghani M., 2017, P SIGIR 2017 WORKSH
   Dwork C, 2006, LECT NOTES COMPUT SC, V4004, P486
   Dwork C, 2014, STOC'14: PROCEEDINGS OF THE 46TH ANNUAL 2014 ACM SYMPOSIUM ON THEORY OF COMPUTING, P11, DOI 10.1145/2591796.2591883
   Dwork C, 2013, FOUND TRENDS THEOR C, V9, P211, DOI 10.1561/0400000042
   Dwork C, 2011, COMMUN ACM, V54, P86, DOI 10.1145/1866739.1866758
   Erkin Z., 2012, P 10 INT C APPL CRYP
   Feng JJ, 2011, IEEE T PATTERN ANAL, V33, P209, DOI 10.1109/TPAMI.2010.77
   Fredrikson M, 2015, CCS'15: PROCEEDINGS OF THE 22ND ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P1322, DOI 10.1145/2810103.2813677
   Fredrikson M, 2014, PROCEEDINGS OF THE 23RD USENIX SECURITY SYMPOSIUM, P17
   Hamm J, 2016, PR MACH LEARN RES, V48
   Hanson M, 2020, ASSESSING PREPAREDNE, V12
   [何新智 He Xinzhi], 2019, [真空科学与技术学报, Chinese Journal of Vacuum Science and Technology], V39, P361
   Hidano S, 2017, ANN CONF PRIV SECUR, P115, DOI 10.1109/PST.2017.00023
   Hitaj B, 2017, CCS'17: PROCEEDINGS OF THE 2017 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P603, DOI 10.1145/3133956.3134012
   Hsu W., 2016, P IEEE SPOK LANG TEC
   Huang Yan, 2011, 20 USENIX SEC S USEN
   Jagielski M, 2020, PROCEEDINGS OF THE 29TH USENIX SECURITY SYMPOSIUM, P1345
   Jindal I, 2016, IEEE DATA MINING, P967, DOI [10.1109/ICDM.2016.124, 10.1109/ICDM.2016.0121]
   Juuti M., 2018, P IEEE EUR S SEC PRI
   Kim S, 2018, LECT NOTES COMPUT SC, V11035, P544, DOI 10.1007/978-3-319-98113-0_29
   Kingma DP, 2013, ARXIV
   Ling S, 2017, COMPUT TECHNOL DEV, V27, P81
   Liu L, 2020, J SYST ARCHITECT, V102, DOI 10.1016/j.sysarc.2019.101678
   Liu Q, 2018, IEEE ACCESS, V6, P12103, DOI 10.1109/ACCESS.2018.2805680
   Ma Z., IEEE T SERV COMPUT
   McSherry F, 2007, ANN IEEE SYMP FOUND, P94, DOI 10.1109/FOCS.2007.66
   McSherry F, 2010, COMMUN ACM, V53, P89, DOI 10.1145/1810891.1810916
   Mnih A., 2007, ADV NEURAL INFORM PR, V20
   Nabil M, 2019, IEEE ACCESS, V7, P96334, DOI 10.1109/ACCESS.2019.2925322
   Nasr M, 2019, P IEEE S SECUR PRIV, P739, DOI 10.1109/SP.2019.00065
   Pal S., 2019, ABS190509165 CORR
   Papernot N., 2017, P INT C LEARN REPR I
   Papernot Nicolas, 2018, arXiv
   Rahman MA, 2018, TRANS DATA PRIV, V11, P61
   Sabour S, 2017, ADV NEUR IN, V30
   Salem A, 2019, 26TH ANNUAL NETWORK AND DISTRIBUTED SYSTEM SECURITY SYMPOSIUM (NDSS 2019), DOI 10.14722/ndss.2019.23119
   Sans E., 2018, 2018206 IACR CRYPT E
   Shafee A., 2019, P IEEE 17 ANN CONS C
   Shekhar S, 2020, J SYST ARCHITECT, V107, DOI 10.1016/j.sysarc.2020.101710
   Shokri R, 2017, P IEEE S SECUR PRIV, P3, DOI 10.1109/SP.2017.41
   Shokri R, 2015, ANN ALLERTON CONF, P909, DOI 10.1109/ALLERTON.2015.7447103
   Shone N, 2018, IEEE T EM TOP COMP I, V2, P41, DOI 10.1109/TETCI.2017.2772792
   Sonderby S., 2016, P 29 ADV NEUR INF PR
   Song L., 2019, P IEEE SEC PRIV WORK
   Sridokmai T, 2015, 2015 INTERNATIONAL CONFERENCE ON SCIENCE AND TECHNOLOGY (TICST), P356, DOI 10.1109/TICST.2015.7369385
   Su D, 2017, ACM T PRIV SECUR, V20, DOI 10.1145/3133201
   Sun XY, 2019, J SYST ARCHITECT, V101, DOI 10.1016/j.sysarc.2019.101660
   Tramèr F, 2016, PROCEEDINGS OF THE 25TH USENIX SECURITY SYMPOSIUM, P601
   VANOOYEN A, 1992, NEURAL NETWORKS, V5, P465, DOI 10.1016/0893-6080(92)90008-7
   Wang D., 2017, P 2017 INT C COMP BI, P7
   Wu MC, 2020, J SYST ARCHITECT, V103, DOI 10.1016/j.sysarc.2019.101695
   Wu X., 2016, P 30 AAAI C ART INT
   Xiao C., 2019, P IEEE INT C DAT MIN
   Zhang G., 2020, ARXIV200807459
   Zhang J, 2012, PROC VLDB ENDOW, V5, P1364, DOI 10.14778/2350229.2350253
   Zhang Xi, 2018, AMIA Annu Symp Proc, V2018, P1147
   Zhao J., 2018, arXiv:1808.01597
   Zhao JW, 2019, IEEE ACCESS, V7, P48901, DOI 10.1109/ACCESS.2019.2909559
   Zheng XY, 2020, J SYST ARCHITECT, V102, DOI 10.1016/j.sysarc.2019.101666
   Zheng ZB, 2018, IEEE T IND INFORM, V14, P1606, DOI 10.1109/TII.2017.2785963
   Zhu L, 2019, Adv. Neural Inf. Process. Syst., V32, P1
NR 79
TC 7
Z9 8
U1 24
U2 161
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAR
PY 2021
VL 114
AR 101940
DI 10.1016/j.sysarc.2020.101940
EA FEB 2021
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA US3RH
UT WOS:000697350100008
DA 2024-07-18
ER

PT J
AU Wang, WM
   Huang, HP
   Xue, LY
   Li, Q
   Malekian, R
   Zhang, YZ
AF Wang, Wenming
   Huang, Haiping
   Xue, Lingyan
   Li, Qi
   Malekian, Reza
   Zhang, Youzhi
TI Blockchain-assisted handover authentication for intelligent telehealth
   in multi-server edge computing environment
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Intelligent telehealth; Authentication and key agreement; Security;
   Privacy; Blockchain
ID SECURE; EFFICIENT; PROTOCOL; VERIFICATION; CHALLENGES; MANAGEMENT;
   SIGNATURES; SCHEME
AB Intelligent telehealth system (ITS) provides patients and medical institutions with a lot of convenience, medical institutions can achieve medical services for patients in time through monitored health data. However, as the scope of people?s daily activities extends, the traditional single-server architecture is no longer applicable. To deal with this problem, a multi-server architecture has been proposed recently while there remains security and privacy challenges, including handover authentication. In this paper, we investigate a blockchain-assisted handover authentication and key agreement scheme for ITS in a multi-server edge computing environment. Specifically, we first propose a novel handover authentication model of ITS with multi-server edge computing architecture. Second, the proposed handover authentication scheme allows the authenticated server to assist users subsequently authenticate with other server, thereby achieving interactions with the server anytime and anywhere with low overhead. Finally, blockchain technology and strong anonymity mechanism are introduced to protect users? privacy strictly. To our best knowledge, the proposed scheme is the first in the literature to provide efficient authentication, strict anonymity and computational load transfer simultaneously. The security analysis and performance evaluation show that our scheme can not only satisfy the security requirements but also achieve higher efficiency in computation and communication cost.
C1 [Wang, Wenming; Huang, Haiping; Xue, Lingyan; Li, Qi] Nanjing Univ Posts & Telecommun, Sch Comp Sci, Nanjing 210003, Jiangsu, Peoples R China.
   [Wang, Wenming; Zhang, Youzhi] Anqing Normal Univ, Sch Comp & Informat, Anqing 246011, Anhui, Peoples R China.
   [Huang, Haiping; Xue, Lingyan; Li, Qi] Jiangsu High Technol Res Key Lab Wireless Sensor, Nanjing 210003, Jiangsu, Peoples R China.
   [Malekian, Reza] Malmo Univ, Dept Comp Sci & Media Technol, S-20506 Malmo, Sweden.
C3 Nanjing University of Posts & Telecommunications; Anqing Normal
   University; Malmo University
RP Huang, HP (corresponding author), Nanjing Univ Posts & Telecommun, Sch Comp Sci, Nanjing 210003, Jiangsu, Peoples R China.
EM hhp@njupt.edu.cn
FU National Key Research and Development Program [2018YFB0803403]; National
   Natural Science Foundation of China [62072252, 61872194]; Postgraduate
   Research & Practice Innovation Program of Jiangsu Province
   [KYCX19_0908]; Key Project on Anhui Provincial Natural Science Study by
   Colleges and Universities [KJ2019A0579, KJ2019A0554, KJ2017A352]
FX This work is supported in part by National Key Research and Development
   Program (2018YFB0803403), in part by the National Natural Science
   Foundation of China (62072252, 61872194), in part by the Postgraduate
   Research & Practice Innovation Program of Jiangsu Province (KYCX19_0908)
   and in part by the Key Project on Anhui Provincial Natural Science Study
   by Colleges and Universities (KJ2019A0579, KJ2019A0554, KJ2017A352).
CR Almadhoun R, 2018, I C COMP SYST APPLIC
   Bao Z.J., 2018, ARXIV180602008
   Chen M, 2017, MOBILE NETW APPL, V22, P1159, DOI 10.1007/s11036-017-0866-1
   Cui J, 2020, IEEE T INF FOREN SEC, V15, P1654, DOI 10.1109/TIFS.2019.2946933
   Cui ZH, 2020, IEEE T SERV COMPUT, V13, P241, DOI 10.1109/TSC.2020.2964537
   Debiao HE, 2017, SCI CHINA, V60, P113
   Feng Q, 2020, IEEE T IND INFORM, V16, P4146, DOI 10.1109/TII.2019.2948053
   Feng Q, 2019, J NETW COMPUT APPL, V126, P45, DOI 10.1016/j.jnca.2018.10.020
   Gai KK, 2019, IEEE INTERNET THINGS, V6, P7992, DOI 10.1109/JIOT.2019.2904303
   Guo SY, 2020, IEEE T IND INFORM, V16, P1972, DOI 10.1109/TII.2019.2938001
   He DJ, 2012, IEEE COMMUN LETT, V16, P1270, DOI 10.1109/LCOMM.2012.061912.120941
   He DJ, 2012, IEEE T WIREL COMMUN, V11, P48, DOI 10.1109/TWC.2011.110811.111240
   He DB, 2018, IEEE SYST J, V12, P1621, DOI 10.1109/JSYST.2016.2633809
   He DB, 2017, COMPUT NETW, V128, P154, DOI 10.1016/j.comnet.2016.12.013
   He DB, 2016, IEEE T INF FOREN SEC, V11, P2052, DOI 10.1109/TIFS.2016.2573746
   He DB, 2015, INT J AD HOC UBIQ CO, V18, P67, DOI 10.1504/IJAHUC.2015.067774
   Kittur AS, 2017, J INF SECUR APPL, V37, P15, DOI 10.1016/j.jisa.2017.09.005
   Kwon HY, 2019, IEEE T VEH TECHNOL, V68, P4680, DOI 10.1109/TVT.2019.2902382
   Li XY, 2018, IEEE T SERV COMPUT, V11, P671, DOI 10.1109/TSC.2015.2475743
   Lim K, 2017, 2017 IEEE 8TH ANNUAL UBIQUITOUS COMPUTING, ELECTRONICS AND MOBILE COMMUNICATION CONFERENCE (UEMCON), DOI 10.1109/UEMCON.2017.8249091
   Liu XC, 2020, IEEE INTERNET THINGS, V7, P4101, DOI 10.1109/JIOT.2019.2957421
   Ma MM, 2019, IEEE INTERNET THINGS, V6, P8065, DOI 10.1109/JIOT.2019.2902840
   Ma RH, 2020, IEEE T VEH TECHNOL, V69, P2126, DOI 10.1109/TVT.2019.2960313
   Ma Z, 2020, IEEE T VEH TECHNOL, V69, P5836, DOI 10.1109/TVT.2020.2972923
   Mandal S, 2020, IEEE INTERNET THINGS, V7, P3184, DOI 10.1109/JIOT.2020.2966242
   McGhin T, 2019, J NETW COMPUT APPL, V135, P62, DOI 10.1016/j.jnca.2019.02.027
   Mwitende G, 2020, J SYST ARCHITECT, V110, DOI 10.1016/j.sysarc.2020.101777
   Mwitende G, 2020, TELECOMMUN SYST, V74, P347, DOI 10.1007/s11235-020-00662-0
   Nakamoto S., 2008, BITCOINAPEER TO PEER, P1
   Refaey A, 2020, IEEE NETWORK, V34, P170, DOI 10.1109/MNET.001.1900336
   Sha KW, 2017, IEEE T SMART GRID, V8, P2519, DOI 10.1109/TSG.2016.2526045
   Shao J, 2018, IEEE NETWORK, V32, P36, DOI 10.1109/MNET.2018.1700345
   Shen J, 2020, FUTURE GENER COMP SY, V109, P450, DOI 10.1016/j.future.2018.10.049
   Singh SK, 2020, FUTURE GENER COMP SY, V110, P721, DOI 10.1016/j.future.2019.09.002
   Wang J, 2020, IEEE T IND INFORM, V16, P1984, DOI 10.1109/TII.2019.2936278
   Wang S, 2019, IEEE T SYST MAN CY-S, V49, P2266, DOI 10.1109/TSMC.2019.2895123
   Wang ZM, 2020, J MANUF SCI E-T ASME, V142, DOI 10.1115/1.4045945
   Wazid M, 2019, J SYST ARCHITECT, V97, P185, DOI 10.1016/j.sysarc.2018.12.005
   Xue KP, 2020, IEEE T WIREL COMMUN, V19, P3673, DOI 10.1109/TWC.2020.2975781
   Yeo SL, 2013, IEEE COMMUN LETT, V17, P1521, DOI 10.1109/LCOMM.2013.052013.130642
   Yu FR, 2017, IEEE T VEH TECHNOL, V66, P4515, DOI 10.1109/TVT.2017.2706998
   Zeng XJ, 2019, IEEE INTERNET THINGS, V6, P1506, DOI 10.1109/JIOT.2018.2847447
   Zeng Y., 2018, SECUR COMMUN NETW, P1
   ZHANG CF, 2020, J SYST ARCHITECT, P1971
   Zheng ZB, 2020, FUTURE GENER COMP SY, V105, P475, DOI 10.1016/j.future.2019.12.019
   Zheng ZB, 2017, IEEE INT CONGR BIG, P557, DOI 10.1109/BigDataCongress.2017.85
   Zhu L, 2019, IEEE T INTELL TRANSP, V20, P383, DOI 10.1109/TITS.2018.2815678
NR 47
TC 36
Z9 37
U1 2
U2 31
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAY
PY 2021
VL 115
AR 102024
DI 10.1016/j.sysarc.2021.102024
EA JAN 2021
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA RN5XI
UT WOS:000640425900001
DA 2024-07-18
ER

PT J
AU Uzan, D
   Kahn, R
   Weiss, S
AF Uzan, David
   Kahn, Roger
   Weiss, Shlomo
TI Perceptron based filtering of futile prefetches in embedded VLIW DSPs
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Cache; Prefetch; Perceptron
AB Prefetching has been widely used in general purpose computers, especially in high performance CPUs, but has been much less used in DSPs and embedded processors. The goal of this paper is to investigate adding a perceptron, a single layer neural network [1], to straight-forward hardware prefetching techniques for embedded DSPs, and assess their performance improvement. By using industry standard benchmarks we come to the conclusion that the use of a perceptron to improve the prefetch decision making significantly reduces the number of accesses from external memory via shared buses without any significant performance impact. We show that using a perceptron in addition to a prefetch mechanism results in a reduction of 70% on average in the number of accesses to external memory relative to accesses performed using the prefetch mechanism alone. The bandwidth reduction is achieved without any significant performance loss.
C1 [Uzan, David; Kahn, Roger; Weiss, Shlomo] Tel Aviv Univ, Sch Elect Engn, Tel Aviv, Israel.
C3 Tel Aviv University
RP Kahn, R (corresponding author), Tel Aviv Univ, Sch Elect Engn, Tel Aviv, Israel.
EM rogerka@tauex.tau.ac.il
FU Hiper consortium
FX This research was supported by the Hiper consortium (www.hiper.org.il).
CR [Anonymous], 2010, DIGITAL SIGNAL PROCE
   [Anonymous], 2000, BENCHMARKS
   BAER JL, 1989, J PARALLEL DISTR COM, V6, P451, DOI 10.1016/0743-7315(89)90001-4
   Berestizshevsky K, 2018, IEEE EMBED SYST LETT, V10, P57, DOI 10.1109/LES.2017.2755062
   Bhatia E, 2019, PROCEEDINGS OF THE 2019 46TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA '19), P1, DOI 10.1145/3307650.3322207
   Black M, 2005, 2005 International Conference on Intelligent Sensing and Information Processing, Proceedings, P336, DOI 10.1109/ICISIP.2005.1529472
   Carvalho C., 2002, IEEE INT C CONTR AUT, P27
   Gallant S I, 1990, IEEE Trans Neural Netw, V1, P179, DOI 10.1109/72.80230
   Hennessy John L, 2011, Computer Architecture: A Quantitative Approach
   Kustanovich Z, 2018, 2018 IEEE INTERNATIONAL CONFERENCE ON THE SCIENCE OF ELECTRICAL ENGINEERING IN ISRAEL (ICSEE)
   Limaye A, 2018, INT SYM PERFORM ANAL, P149, DOI 10.1109/ISPASS.2018.00028
   Ling M, 2020, J SYST ARCHITECT, V108, DOI 10.1016/j.sysarc.2020.101745
   Liu D, 2008, MORG KAUF SER SYST, P1
   Minsky M., 1969, PERCEPTRONS INTRO CO
   Mittal S, 2016, ACM COMPUT SURV, V49, DOI 10.1145/2907071
   Oshana R., 2006, EMBEDDED TECHNOLOGY
   Oveis-Gharan M, 2020, J SYST ARCHITECT, V106, DOI 10.1016/j.sysarc.2020.101711
   Uhlig RA, 1997, ACM COMPUT SURV, V29, P128, DOI 10.1145/254180.254184
   Wang H., 2017, ARXIV171200905
NR 19
TC 1
Z9 1
U1 0
U2 0
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2020
VL 110
AR 101826
DI 10.1016/j.sysarc.2020.101826
PG 6
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA OP2OS
UT WOS:000587924400013
DA 2024-07-18
ER

PT J
AU Hutter, E
   Brinkschulte, U
   Fastnacht, F
AF Hutter, Eric
   Brinkschulte, Uwe
   Fastnacht, Felix
TI Adapting the concept of artificial DNA and hormone system to AUTOSAR
   environments
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT 22nd IEEE International Symposium on Real-Time Distributed Computing
   (ISORC)
CY MAY 07-09, 2019
CL Valencia, SPAIN
SP IEEE, IEEE Comp Soc
DE Artificial DNA; Artificial hormone system; Self-organization;
   Automotive; CAN bus; AUTOSAR
AB Embedded systems are growing very complex because of the increasing chip integration density, larger number of chips in distributed applications and demanding application fields, e.g. in autonomous cars. Bio-inspired techniques like self-organization are a key feature to handle the increasing complexity of embedded systems. In biology the structure and organization of a system is coded in its DNA, while dynamic control flows are regulated by the hormone system. We adapted these concepts to embedded systems using an artificial DNA (ADNA) and an artificial hormone system (AHS). Based on these concepts, highly reliable, robust and flexible systems can be created. These properties predestine the ADNA and AHS for the use in future automotive applications.
   However, computational resources and communication bandwidth are often limited in automotive environments. Furthermore, in many critical areas, the AUTOSAR Classic Platform in combination with CAN bus is used as a static operating system. Nevertheless, in this paper we show that the dynamic concept of ADNA and AHS can successfully be applied to a static system like the AUTOSAR Classic Platform and that the available computational resources are more than sufficient for automotive applications. The major bottleneck becomes the CAN bus communication when implemented on top of AUTOSARs communication stack as this limits the maximum achievable throughput for a single device in order to provide bandwidth for numerous different participants. Implementing the CAN bus communication directly through AUTOSAR's CAN driver mostly removed this problem.
   Furthermore, we lay the foundations of our concept's adaption to the AUTOSAR Adaptive Platform, thus enabling interesting interoperation scenarios for ADNA-based automotive systems implemented on both AUTOSAR platforms.
C1 [Hutter, Eric; Brinkschulte, Uwe] Goethe Univ Frankfurt, Frankfurt, Germany.
   [Fastnacht, Felix] Intedis GmbH & Co KG, Wurzburg, Germany.
C3 Goethe University Frankfurt
RP Hutter, E (corresponding author), Goethe Univ Frankfurt, Frankfurt, Germany.
EM hutter@es.cs.uni-frankfurt.de; brinks@es.cs.uni-frankfurt.de;
   Felix.Fastnacht@intedis.com
CR [Anonymous], [No title captured]
   [Anonymous], [No title captured]
   [Anonymous], [No title captured]
   [Anonymous], [No title captured]
   [Anonymous], [No title captured]
   [Anonymous], [No title captured]
   [Anonymous], [No title captured]
   [Anonymous], [No title captured]
   [Anonymous], [No title captured]
   [Anonymous], [No title captured]
   [Anonymous], [No title captured]
   [Anonymous], [No title captured]
   [Anonymous], [No title captured]
   [Anonymous], [No title captured]
   AUTOSAR, 2019, AD PLATF
   Bello L.L., 2014, Emerging Technology and Factory Automation (ETFA), 2014 IEEE, P1
   Bernauer A, 2009, INT CONF SELF SELF, P126, DOI 10.1109/SASO.2009.41
   Brinkschulte U., 2012, Proceedings of the 2012 IEEE 15th International Symposium on Object/Component/Service-Oriented Real-Time Distributed Computing Workshops (ISORCW 2012), P188, DOI 10.1109/ISORCW.2012.40
   Brinkschulte U., 2008, An Artificial Hormone System for Self-Organizing Real-Time Task Allocation in Organic Middleware, Organic Computing, Understanding Complex Systems
   Brinkschulte U., 2013, SELF ORG EMBEDDED RE, P179
   Brinkschulte U, 2019, INT SYMP OBJECT COMP, P35, DOI 10.1109/ISORC.2019.00016
   Brinkschulte U, 2019, LECT NOTES COMPUT SC, V11479, P87, DOI 10.1007/978-3-030-18656-2_7
   Brinkschulte U, 2017, EURASIP J EMBED SYST, DOI 10.1186/s13639-016-0066-2
   Brinkschulte U, 2016, CONCURR COMP-PRACT E, V28, P3711, DOI 10.1002/cpe.3460
   Garzon M. H., 2008, LECT NOTES COMPUTER, V4848
   Gu CC, 2014, DES AUT TEST EUROPE
   Hornby GS, 2001, IEEE INT CONF ROBOT, P4146, DOI 10.1109/ROBOT.2001.933266
   International Organization for Standardization, 2016, 1576522016 ISO
   Jiang X, 2019, DES AUT TEST EUROPE, P1537, DOI [10.23919/date.2019.8714859, 10.23919/DATE.2019.8714859]
   Kephart JO, 2003, COMPUTER, V36, P41, DOI 10.1109/MC.2003.1160055
   Lee JY, 2004, BIOSYSTEMS, V78, P39, DOI 10.1016/j.biosystems.2004.06.005
   Lund A, 2018, I SYM OBJ-OR R-T D C, P1, DOI 10.1109/ISORC.2018.00009
   Maurer M., 2016, AUTONOMOUS DRIVING, DOI 10.1007/978-3-662-48847-8_18
   Nan Guan, 2010, Proceedings of the 16th IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS 2010), P165, DOI 10.1109/RTAS.2010.39
   Nicolescu G., 2010, Model-Based Design for Embedded Systems
   Pacher M, 2016, CONCURR COMP-PRACT E, V28, P3730, DOI 10.1002/cpe.3470
   Sangiovanni-Vincentelli A, 2001, IEEE DES TEST COMPUT, V18, P23, DOI 10.1109/54.970421
   Schmeck H, 2005, ISORC 2005: EIGHTH IEEE INTERNATIONAL SYMPOSIUM ON OBJECT-ORIENTED REAL-TIME DISTRIBUTED COMPUTING, PROCEEDINGS, P201
   Tang Y, 2019, INT SYMP OBJECT COMP, P193, DOI 10.1109/ISORC.2019.00043
   Trumler W., 2007, SAE TECHNICAL PAPER
   von Renteln A., 2011, P 2011 WORKSHOP ORGA, P51
   Weiss G, 2009, LECT NOTES COMPUT SC, V5586, P32, DOI 10.1007/978-3-642-02704-8_4
   Yi CH, 2014, 2014 14TH INTERNATIONAL SYMPOSIUM ON COMMUNICATIONS AND INFORMATION TECHNOLOGIES (ISCIT), P204, DOI 10.1109/ISCIT.2014.7011901
NR 43
TC 2
Z9 2
U1 0
U2 4
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29a, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAR
PY 2020
VL 104
AR 101700
DI 10.1016/j.sysarc.2019.101700
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA LE5TX
UT WOS:000526784200001
DA 2024-07-18
ER

PT J
AU Blaiech, AG
   Ben Khalifa, K
   Valderrama, C
   Fernandes, MAC
   Bedoui, MH
AF Blaiech, Ahmed Ghazi
   Ben Khalifa, Khaled
   Valderrama, Carlos
   Fernandes, Marcelo A. C.
   Bedoui, Mohamed Hedi
TI A Survey and Taxonomy of FPGA-based Deep Learning Accelerators
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Deep learning; Framework; Optimized implementation; FPGA
ID NETWORKS
AB Deep learning, the fastest growing segment of Artificial Neural Network (ANN), has led to the emergence of many machine learning applications and their implementation across multiple platforms such as CPUs, GPUs and reconfigurable hardware (Field-Programmable Gate Arrays or FPGAs). However, inspired by the structure and function of ANNs, large-scale deep learning topologies require a considerable amount of parallel processing, memory resources, high throughput and significant processing power. Consequently, in the context of real time hardware systems, it is crucial to find the right trade-off between performance, energy efficiency, fast development, and cost. Although limited in size and resources, several approaches have showed that FPGAs provide a good starting point for the development of future deep learning implementation architectures. Through this paper, we briefly review recent work related to the implementation of deep learning algorithms in FPGAs. We will analyze and compare the design requirements and features of existing topologies to finally propose development strategies and implementation architectures for better use of FPGA-based deep learning topologies. In this context, we will examine the frameworks used in these studies, which will allow testing a lot of topologies to finally arrive at the best implementation alternatives in terms of performance and energy efficiency.
C1 [Blaiech, Ahmed Ghazi; Ben Khalifa, Khaled] Univ Sousse, Inst Super Sci Appl & Technol Sousse, Sousse 4003, Tunisia.
   [Blaiech, Ahmed Ghazi; Ben Khalifa, Khaled; Bedoui, Mohamed Hedi] Univ Monastir, Fac Med Monastir, Lab Technol & Imagerie Med, Monastir 5019, Tunisia.
   [Valderrama, Carlos] Univ Mons, Fac Polytech, Dept Microelect & Elect, Mons, Belgium.
   [Fernandes, Marcelo A. C.] Fed Univ Rio Grande Norte UFRN, Dept Comp Engn & Automat, BR-59078970 Natal, RN, Brazil.
C3 Universite de Sousse; Universite de Monastir; University of Mons
RP Blaiech, AG (corresponding author), Univ Sousse, Inst Super Sci Appl & Technol Sousse, Sousse 4003, Tunisia.; Blaiech, AG (corresponding author), Univ Monastir, Fac Med Monastir, Lab Technol & Imagerie Med, Monastir 5019, Tunisia.
EM ahmedghaziblaiech@yahoo.fr
RI Ben Khalifa, Khaled/Q-8927-2017; Fernandes, Marcelo AC/L-8779-2014;
   BLAIECH, Ahmed Ghazi/V-5471-2019
OI Ben Khalifa, Khaled/0000-0001-6758-1944; Fernandes, Marcelo
   AC/0000-0001-7536-2506; BLAIECH, Ahmed Ghazi/0000-0002-9705-4042
CR Abadi M, 2016, PROCEEDINGS OF OSDI'16: 12TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P265
   Ait Skourt B, 2018, PROCEDIA COMPUT SCI, V127, P109, DOI 10.1016/j.procs.2018.01.104
   [Anonymous], P ACM SIGDA INT S FI
   [Anonymous], 2018, TVM AUTOMATED END EN
   [Anonymous], CNNLAB NOVEL PARALLE
   [Anonymous], P INT C FIELD PROGR
   [Anonymous], P WORKSH APPR COMP A
   [Anonymous], 2016, ARXIV160305027
   [Anonymous], 2012, P IBM CORP REDB
   [Anonymous], P 26 IEEE INT S FIEL
   [Anonymous], 2016, ARXIV160204283
   [Anonymous], 2014, 2 INT C LEARN REPR I
   [Anonymous], 2011, P NEURIPS WORKSH GRA
   [Anonymous], INT C NEUR INT PROC
   [Anonymous], 2017, P CVPR
   [Anonymous], 2013, INT C LEARN REPR ICL
   [Anonymous], P 13 INT C PATT REC
   [Anonymous], 2018, ACCELERATING CNN INF
   [Anonymous], 2015, ICLR
   [Anonymous], 2017, Mobilenets: Efficient Convolutional Neural Networks for Mobile Vision Applications
   [Anonymous], P 49 ANN IEEE ACM IN
   Byeon W, 2015, PATTERN RECOGN LETT, V63, P23, DOI 10.1016/j.patrec.2015.06.003
   Canis A, 2013, ACM T EMBED COMPUT S, V13, DOI 10.1145/2514740
   Carneiro G, 2017, ELS MIC SOC BOOK SER, P321, DOI 10.1016/B978-0-12-810408-8.00019-5
   Catanzaro B., 2014, ARXIV NEURAL EVOLUTI
   Chintala Soumith., CONVNET BENCHMARKS
   Collobert R, 2011, BIGL NIPS WORKSH
   Daugman J, 2004, IEEE T CIRC SYST VID, V14, P21, DOI 10.1109/TCSVT.2003.818350
   Deng J, 2009, PROC CVPR IEEE, P248, DOI 10.1109/CVPRW.2009.5206848
   Ding W, 2019, J SYST ARCHITECT, V97, P278, DOI 10.1016/j.sysarc.2018.12.008
   Dundar A., 2014, High Performance Extreme Computing Conference (HPEC), P1
   Dundar A, 2017, IEEE T NEUR NET LEAR, V28, P1572, DOI 10.1109/TNNLS.2016.2545298
   Esmaeilzadeh H., 2016, Proceedings of the IEEE/ACM International Symposium on Microarchitecture (MICRO), P1
   Farabet C, 2010, IEEE INT SYMP CIRC S, P257, DOI 10.1109/ISCAS.2010.5537908
   Fujii T, 2017, LECT NOTES COMPUT SC, V10216, P268, DOI 10.1007/978-3-319-56258-2_23
   Graves A, 2013, INT CONF ACOUST SPEE, P6645, DOI 10.1109/ICASSP.2013.6638947
   Guo K., 2018, A survey of fpga-based neural network accelerator
   Han J, 2016, PROCEEDINGS OF THE 23RD INTERNATIONAL BUSINESS ANNUAL CONFERENCE (2016), BKS ONE AND TWO, P234
   Han S., 2015, ARXIV151000149
   Hochreiter S, 1997, NEURAL COMPUT, V9, P1735, DOI [10.1162/neco.1997.9.1.1, 10.1007/978-3-642-24797-2]
   Hofbauer H, 2016, IET BIOMETRICS, V5, P200, DOI 10.1049/iet-bmt.2015.0069
   Jarrett K, 2009, IEEE I CONF COMP VIS, P2146, DOI 10.1109/ICCV.2009.5459469
   Jia Y., 2014, P 22 ACM INT C MULT, P675
   Judd P, 2018, PARALLEL COMPUT, V73, P40, DOI 10.1016/j.parco.2017.05.003
   Jung DJ, 2011, IEEE ANTENNAS PROP, P5, DOI 10.1109/APS.2011.5996367
   Krizhevsky A., 2009, LEARNING MULTIPLE LA
   Krizhevsky A., 2014, ARXIV
   Lecun Y, 1998, P IEEE, V86, P2278, DOI 10.1109/5.726791
   Li YX, 2018, ACM J EMERG TECH COM, V14, DOI 10.1145/3154839
   Li Z, 2017, FRONT COMPUT SCI-CHI, V11, P746, DOI 10.1007/s11704-016-6159-1
   Liang S, 2018, NEUROCOMPUTING, V275, P1072, DOI 10.1016/j.neucom.2017.09.046
   Lin D. D., 2015, CoRR
   Ma YF, 2018, INTEGRATION, V62, P14, DOI 10.1016/j.vlsi.2017.12.009
   Menegola A., 2016, AUTOMATED MELANOMA S
   Morcel R, 2017, ANN IEEE SYM FIELD P, P196, DOI 10.1109/FCCM.2017.62
   Ng Andrew Y, 2012, P 26 ANN C NEUR PROC, P665, DOI DOI 10.1002/2014GB005021
   Noronha DH, 2018, IEEE SYM PARA DISTR, P178, DOI 10.1109/IPDPSW.2018.00034
   Ortega-Zamorano F, 2016, ADV INTELL SYST, V474, P79, DOI 10.1007/978-3-319-40162-1_9
   Posewsky T, 2018, LECT NOTES COMPUT SC, V10793, P311, DOI 10.1007/978-3-319-77610-1_23
   Razzak MI, 2018, L N COMPUT VIS BIOME, V26, P323, DOI 10.1007/978-3-319-65981-7_12
   Solazzo A, 2016, IEEE COMP SOC ANN, P224, DOI 10.1109/ISVLSI.2016.101
   Sutskever I, 2014, ADV NEUR IN, V27
   Szegedy C, 2015, PROC CVPR IEEE, P1, DOI 10.1109/CVPR.2015.7298594
   Tan W. R., 2017, ARXIV170203410
   Umuroglu Y, 2017, FPGA'17: PROCEEDINGS OF THE 2017 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS, P65, DOI 10.1145/3020078.3021744
   Wang C, 2017, IEEE T COMPUT AID D, V36, P513, DOI 10.1109/TCAD.2016.2587683
   Wang Y., 2018, ENERGY, DOI DOI 10.1016/J.ENERGY.2022.125025
   Wang Y, 2016, DES AUT CON, DOI 10.1145/2897937.2898003
   Wu JJ, 2016, ADV NEUR IN, V29
   Xiao QC, 2017, DES AUT CON, DOI 10.1145/3061639.3062244
   Xu J, 2017, ADV COMPUT VIS PATT, P73, DOI 10.1007/978-3-319-42999-1_6
   Yan ZN, 2017, ELS MIC SOC BOOK SER, P83, DOI 10.1016/B978-0-12-810408-8.00006-7
   Zeng HQ, 2018, PROCEEDINGS OF THE 2018 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA'18), P117, DOI 10.1145/3174243.3174265
   Zhan C, 2016, ICCAD-IEEE ACM INT, DOI 10.1145/2966986.2967011
   Zhang W, 2018, J SYST ARCHITECT, V88, P13, DOI 10.1016/j.sysarc.2018.05.005
NR 75
TC 44
Z9 46
U1 1
U2 44
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2019
VL 98
BP 331
EP 345
DI 10.1016/j.sysarc.2019.01.007
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA IZ6BH
UT WOS:000487166300025
DA 2024-07-18
ER

PT J
AU Shata, K
   Elteir, MK
   EL-Zoghabi, AA
AF Shata, Kholoud
   Elteir, Marwa K.
   EL-Zoghabi, Adel A.
TI Optimized implementation of OpenCL kernels on FPGAs
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE OpenCL; FPGA; Hardware acceleration; Optimization techniques; Atomic
   operations; Channels
ID FRAMEWORK
AB Recently Field-Programmable Gate Array (FPGA) vendors, such as Altera and Xilinx released an Open Computing Language Software Development Kit (OpenCL SDK). Programming FPGAs using OpenCL can significantly reduce the development time compared to traditional low-level hardware description languages (HDLs), such as Verilog or VHDL. Nevertheless, the direct porting of OpenCL kernels to FPGA without applying the appropriate optimizations can result in significantly under-utilizing the compute capabilities of the device. In this paper, we study some optimization techniques that have not deeply discussed in the previous work despite their importance and impact on the performance of OpenCL kernels designed for FPGA. We have evaluated the impact of applying these optimizations using micro-benchmark and representative workloads. Our results show that the proposed optimizations can significantly improve the performance of OpenCL kernels by up to two order of magnitude i.e., 148.03-fold speedup over the unoptimized kernels.
C1 [Shata, Kholoud] Alexandria Univ, Inst Grad Studies & Res, Alexandria, Egypt.
   [Elteir, Marwa K.] City Sci Res & Technol Applicat, Alexandria, Egypt.
   [EL-Zoghabi, Adel A.] Alexandria Univ, Inst Grad Studies & Res, Comp Sci, Dept Informat Technol, Alexandria, Egypt.
C3 Egyptian Knowledge Bank (EKB); Alexandria University; Egyptian Knowledge
   Bank (EKB); City of Scientific Research & Technological Applications
   (SRTA-City); Egyptian Knowledge Bank (EKB); Alexandria University
RP Elteir, MK (corresponding author), City Sci Res & Technol Applicat, Alexandria, Egypt.
EM maelteir@vt.edu
RI Elteir, Marwa/KLD-9182-2024
FU Science and Technology Development Fund, Egyptian Ministry for
   Scientific Research [15280]
FX This work was partially supported by the Science and Technology
   Development Fund, Egyptian Ministry for Scientific Research, Research
   Support Grant No. 15280.
CR [Anonymous], 2017, INTEGRATION, DOI DOI 10.1109/ACCESS.2017.2671881
   Asanovic Krste, 2006, The Landscape of Parallel Computing Research: A View from Berkeley
   Ayat S. O., IEEE INT C CONTR SYS
   Domingo R., 2017, 2017 12 INT S REC
   Du S, 2019, J SYST ARCHITECT, V93, P33, DOI 10.1016/j.sysarc.2018.12.009
   Elteir M., 2011, IEEE INT C CLUST COM
   Elteir M, 2011, INT C PAR DISTRIB SY, P364, DOI 10.1109/ICPADS.2011.131
   Kim J., 2015, INT C EL SOFTW SCI T
   O'Brien K., 2017, IEEE DES AUT TEST EU
   Parker SJ, 2016, J SYST ARCHITECT, V68, P17, DOI 10.1016/j.sysarc.2016.06.003
   Pu Y, 2015, ELECTRON J DIFFER EQ
   Tang Q, 2016, BIOSCI TRENDS, V10, P1, DOI 10.5582/bst.2016.01034
   Tang Qing Yun, 2016, THESIS, P5669
   Tchendjou GT, 2018, J SYST ARCHITECT, V82, P24, DOI 10.1016/j.sysarc.2017.12.002
   Verma A., 2016, TECHNICAL REPORT
   Waidyasooriya H. M., 2016, IEEE ACIS 15 INT C C
   Waidyasooriya HM, 2017, IEEE T PARALL DISTR, V28, P1390, DOI 10.1109/TPDS.2016.2614981
   Wang Z., 2016, IEEE INT S HIGH PERF
   Wang ZK, 2017, IEEE T VLSI SYST, V25, P1906, DOI 10.1109/TVLSI.2017.2653818
   Wang ZK, 2016, IEEE T PARALL DISTR, V27, P3547, DOI 10.1109/TPDS.2016.2537805
   Xilinx Inc, 2018, XIL SOFTW DEV KIT XS
   Yang C, 2017, IEEE HIGH PERF EXTR
   Zhang J., 2017, FPGA17 ACM SIGDA INT
NR 23
TC 13
Z9 15
U1 1
U2 10
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2019
VL 97
BP 491
EP 505
DI 10.1016/j.sysarc.2019.02.013
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA IL0BR
UT WOS:000476961500037
DA 2024-07-18
ER

PT J
AU Beni, EH
   Lagaisse, B
   Joosen, W
AF Beni, Emad Heydari
   Lagaisse, Bert
   Joosen, Wouter
TI Infracomposer: Policy-driven adaptive and reflective middleware for the
   cloudification of simulation & optimization workflows
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT 16th Workshop on Adaptive and Reflective Middleware (ARM)
CY DEC 11-15, 2017
CL Las Vegas, NV
DE Workflow; Cloud computing; Middleware; Adaptability; Reflection;
   Parallel and distributed architectures
ID CLOUD; MANAGEMENT; SYSTEMS
AB The simulation and optimization of complex engineering designs in automotive or aerospace involves multiple mathematical tools, long-running workflows and resource-intensive computations on distributed infrastructures.
   Finding the optimal deployment in terms of task distribution, parallelization, collocation and resource assignment for each execution is a step-wise process involving both human input with domain-specific knowledge about the tools as well as the acquisition of new knowledge based on the actual execution history.
   In this paper, we present a policy-driven adaptive and reflective middleware that supports smart cloud-based deployment and execution of engineering workflows. This middleware supports deep inspection of the workflow task structure and execution, as well as of the very specific mathematical tools, their executions and used parameters. The reflective capabilities are based on multiple meta-models to reflect workflow structure, deployment, execution and resources. Adaptive deployment is driven by both human input as meta-data annotations as well as adaptation policies that reason over the actual execution history of the workflows. We validate and evaluate this middleware in real-life application cases and scenarios in the domain of aeronautics.
C1 [Beni, Emad Heydari; Lagaisse, Bert; Joosen, Wouter] Katholieke Univ Leuven, IMEC, DistriNet, B-3001 Leuven, Belgium.
C3 IMEC; KU Leuven
RP Beni, EH (corresponding author), Katholieke Univ Leuven, IMEC, DistriNet, B-3001 Leuven, Belgium.
EM Emad.HeydariBeni@cs.kuleuven.be; Bert.Lagaisse@cs.kuleuven.be;
   Wouter.Joosen@cs.kuleuven.be
RI Beni, Emad Heydari/AAH-5735-2020
OI Beni, Emad Heydari/0000-0003-3352-6968; Lagaisse,
   Bert/0000-0002-2543-6658
CR Al-Dhuraibi Y, 2018, IEEE T SERV COMPUT, V11, P430, DOI 10.1109/TSC.2017.2711009
   [Anonymous], 2011, NIST DEFINITION CLOU
   [Anonymous], 1982, THESIS
   Beni E.H., 2015, P 14 INT WORKSH AD R, P1
   Beni E. H., 2017, P 16 WORKSH AD REFL
   Blair G. S., 1999, Meta-Level Architectures and Reflection. Second International Conference, Reflection '99. Proceedings (Lecture Notes in Computer Science Vol.1616), P115
   Blair G. S., 2009, P IFIP INT C DISTR S, P191
   Bracha G, 2004, ACM SIGPLAN NOTICES, V39, P331, DOI 10.1145/1035292.1029004
   Browne P., 2009, JBOSS DROOLS BUSINES
   Caíno-Lores S, 2016, LECT NOTES COMPUT SC, V10048, P469, DOI 10.1007/978-3-319-49583-5_36
   Chen T, 2018, ACM COMPUT SURV, V51, DOI 10.1145/3190507
   Chen T, 2017, IEEE T SOFTWARE ENG, V43, P453, DOI 10.1109/TSE.2016.2608826
   Dutreilh  X., 2010, CLOUD COMP CLOUD 201
   El-Rewini H., 2005, ADV COMPUTER ARCHITE, V42
   Furtado T., 2014, P 13 WORKSHOP ADAPTI, VVolume 9, P1, DOI [10.1145/2677017.2677026, DOI 10.1145/2677017.2677026]
   Godard  S., IOSTAT 1 LINUX MAN P
   GRACE P, 2006, P 5 WORKSH AD REFL M
   Gregg B, 2013, COMMUN ACM, V56, P45, DOI 10.1145/2408776.2408791
   Han R., 2012, CLUST CLOUD GRID COM
   Han R, 2014, FUTURE GENER COMP SY, V32, P82, DOI 10.1016/j.future.2012.05.018
   Hasan M. Z., 2012, NETW OP MAN S NOMS 2
   Hoogreef M., 2017, ADVISE FORMALIZE INT
   Jensen SK, 2017, IEEE T KNOWL DATA EN, V29, P2581, DOI 10.1109/TKDE.2017.2740932
   Kacsuk P, 2018, J GRID COMPUT, V16, P55, DOI 10.1007/s10723-017-9420-4
   Kephart JO, 2003, COMPUTER, V36, P41, DOI 10.1109/MC.2003.1160055
   Lee  F., 2018, ARCHITECTURAL POINTS
   Lorido-Botran T, 2014, J GRID COMPUT, V12, P559, DOI 10.1007/s10723-014-9314-7
   Macías-Escrivá FD, 2013, EXPERT SYST APPL, V40, P7267, DOI 10.1016/j.eswa.2013.07.033
   Maurer  M., 2011, EUR C PAR PROC
   OASIS, 2013, Topology and Orchestration Specification for Cloud Applications Version 1.0 OASIS Standard
   Qasha R, 2016, P IEEE INT C E-SCI, P81, DOI 10.1109/eScience.2016.7870888
   Roman  M., IEEE DISTRIBUTED SYS
   Santana-Perez I, 2017, FUTURE GENER COMP SY, V67, P354, DOI 10.1016/j.future.2015.12.017
   Srirama S. N., 2014, SCHEDULING PEER TO P
   de Oliveira EAV, 2016, CONTEXTO-REV PROG PG, P24
   Voigt P., 2017, PRACTICAL GUIDE
   Wang L, 2013, IEEE INT CONF TRUST, P1049, DOI 10.1109/TrustCom.2013.128
   Weyns D, 2012, ACM T AUTON ADAP SYS, V7, DOI 10.1145/2168260.2168268
   Xiong PengCheng, 2013, ACM SPEC INT C PERF, P271, DOI 10.1145/2479871.2479909
   Yong Zhao, 2011, 2011 International Conference on Cyber-Enabled Distributed Computing and Knowledge Discovery, P455, DOI 10.1109/CyberC.2011.80
NR 40
TC 7
Z9 7
U1 0
U2 0
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAY
PY 2019
VL 95
BP 36
EP 46
DI 10.1016/j.sysarc.2019.03.001
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA HV5XT
UT WOS:000466059100004
OA Green Published
DA 2024-07-18
ER

PT J
AU Dai, HJ
   Zeng, XY
   Yu, ZL
   Wang, TT
AF Dai, Hongjun
   Zeng, Xiangyu
   Yu, Zhilou
   Wang, Tingting
TI A scheduling algorithm for autonomous driving tasks on mobile edge
   computing servers
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Autonomous driving; Mobile edge computing; Task scheduling; Earliest
   deadline first
ID EXPERIENCE; FRAMEWORK
AB Autonomous driving has received widespread attention in recent years, while the limited battery life and computing capability of autonomous vehicles cannot support some necessary computation-intensive and urgent tasks with strict response time requirements. The results of the tasks would be useless and may cause serious safety hazards if the given time constraints are exceeded. On the other side, mobile edge computing (MEC) offers the possibility of autonomous vehicles to complete these time-constraint tasks due to its proximity and strong computing capabilities, with the faster 5G wireless networks to enable vehicles and MEC servers to exchange data in milliseconds. Then, it is a key issue to make the MEC servers to execute and complete these time-constraint autonomous-driving tasks as many as possible. So, we propose a task scheduling algorithm that can consider characteristics of autonomous-driving tasks and select more suitable MEC servers with task migration, based on an improved earliest deadline first algorithm through the replacement and recombination of tasks. From the experimental results, it can be concluded that the algorithm can schedule more tasks and benefit the urgent tasks effectively with the increase of the task amounts.
C1 [Dai, Hongjun; Zeng, Xiangyu] Shandong Univ, Sch Software, 1500 Shunhua Rd, Jinan, Shandong, Peoples R China.
   [Yu, Zhilou] Inspur Inc, Ctr Technol, 1036 Langchao Rd, Jinan, Shandong, Peoples R China.
   [Wang, Tingting] Shandong Agr Univ, Coll Informat Sci & Engn, 61 Daizong Rd, Tai An, Shandong, Peoples R China.
C3 Shandong University; Inspur; Shandong Agricultural University
RP Dai, HJ (corresponding author), Shandong Univ, Sch Software, 1500 Shunhua Rd, Jinan, Shandong, Peoples R China.
EM dahogn@sdu.edu.cn; sduzengxiangyu@outlook.com; yuzhl@inspur.com;
   tingbird@sdau.edu.cn
RI wang, tingting/AAK-2640-2020
FU Independent Innovation Engineering of Shandong Province [2017CXGC0703];
   Science & Technology Development Program of Shandong Province
   [2017GGX10148]
FX This work has been partially supported by the project of the Independent
   Innovation Engineering of Shandong Province (no. 2017CXGC0703) and the
   Science & Technology Development Program of Shandong Province (no.
   2017GGX10148).
CR Abbas N, 2018, IEEE INTERNET THINGS, V5, P450, DOI 10.1109/JIOT.2017.2750180
   [Anonymous], 2017, 2017 IEEE WIR COMM N
   Bai HY, 2015, IEEE INT CONF ROBOT, P454, DOI 10.1109/ICRA.2015.7139219
   Bock F, 2018, J SYST ARCHITECT, V85-86, P1, DOI 10.1016/j.sysarc.2018.01.006
   Chandakkar PS, 2017, 2017 IEEE 1ST INTERNATIONAL CONFERENCE ON EDGE COMPUTING (IEEE EDGE), P244, DOI 10.1109/IEEE.EDGE.2017.45
   Chen X, 2016, IEEE ACM T NETWORK, V24, P2827, DOI 10.1109/TNET.2015.2487344
   Gai KK, 2016, SECUR COMMUN NETW, V9, P3049, DOI 10.1002/sec.1224
   Glaser S, 2010, IEEE T INTELL TRANSP, V11, P589, DOI 10.1109/TITS.2010.2046037
   Hou XS, 2016, IEEE T VEH TECHNOL, V65, P3860, DOI 10.1109/TVT.2016.2532863
   Huang XM, 2017, IEEE WIREL COMMUN, V24, P55, DOI 10.1109/MWC.2017.1600387
   Jalali F, 2017, 2017 IEEE 1ST INTERNATIONAL CONFERENCE ON EDGE COMPUTING (IEEE EDGE), P25, DOI 10.1109/IEEE.EDGE.2017.13
   Jo K, 2015, IEEE T IND ELECTRON, V62, P5119, DOI 10.1109/TIE.2015.2410258
   Lefèvre S, 2016, IEEE T AUTOM SCI ENG, V13, P32, DOI 10.1109/TASE.2015.2498192
   Li CL, 2019, J PARALLEL DISTR COM, V125, P93, DOI 10.1016/j.jpdc.2018.11.006
   Liu J, 2016, IEEE INT SYMP INFO, P1451, DOI 10.1109/ISIT.2016.7541539
   Lo C, 2017, PR IEEE COMP DESIGN, P273, DOI 10.1109/ICCD.2017.49
   Lyu XC, 2018, IEEE T COMMUN, V66, P2603, DOI 10.1109/TCOMM.2018.2799937
   Mao YY, 2017, IEEE COMMUN SURV TUT, V19, P2322, DOI 10.1109/COMST.2017.2745201
   Messous M., 2017, GLOBECOM 2017-2017 IEEE Global Communications Conference, P1
   Nastic S, 2016, 2016 FIRST IEEE/ACM SYMPOSIUM ON EDGE COMPUTING (SEC 2016), P28, DOI 10.1109/SEC.2016.35
   Neto JLD, 2018, IEEE T MOBILE COMPUT, V17, P2660, DOI 10.1109/TMC.2018.2815015
   Olaniyan R, 2018, FUTURE GENER COMP SY, V89, P633, DOI 10.1016/j.future.2018.07.040
   Pandey S, 2012, FUTURE GENER COMP SY, V28, P147, DOI 10.1016/j.future.2011.04.022
   Pelliccione P, 2017, J SYST ARCHITECT, V77, P83, DOI 10.1016/j.sysarc.2017.02.005
   Reiter A, 2017, IEEE ACM INT SYMP, P935, DOI 10.1109/CCGRID.2017.125
   Taherizadeh S, 2018, J SYST SOFTWARE, V136, P19, DOI 10.1016/j.jss.2017.10.033
   Taleb T, 2017, IEEE COMMUN SURV TUT, V19, P1657, DOI 10.1109/COMST.2017.2705720
   Wang C, 2017, J SYST ARCHITECT, V79, P59, DOI 10.1016/j.sysarc.2017.07.004
   Wang L., 2016, STRUCT CONTROL HLTH, V24, P1
   Wang TY, 2017, ACM T EMBED COMPUT S, V16, DOI 10.1145/3064813
   Wei XJ, 2017, 2017 IEEE 1ST INTERNATIONAL CONFERENCE ON EDGE COMPUTING (IEEE EDGE), P232, DOI 10.1109/IEEE.EDGE.2017.42
   Xing JR, 2018, J SYST ARCHITECT, V83, P1, DOI 10.1016/j.sysarc.2017.11.002
   Yang LC, 2018, IEEE T VEH TECHNOL, V67, P6398, DOI 10.1109/TVT.2018.2799620
NR 33
TC 39
Z9 46
U1 1
U2 42
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAR
PY 2019
VL 94
BP 14
EP 23
DI 10.1016/j.sysarc.2019.02.004
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA HP1EG
UT WOS:000461407600002
DA 2024-07-18
ER

PT J
AU Han, ML
   Zhang, TY
   Deng, QX
AF Han, Meiling
   Zhang, Tianyu
   Deng, Qingxu
TI Bounding carry-in interference for synchronous parallel tasks under
   global fixed-priority scheduling
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Embedded real-time systems; Global fixed-priority; Multiprocessor
   systems; Response time analysis; Synchronous parallel tasks
ID EDF SCHEDULABILITY ANALYSIS
AB With the increasing trend towards using multi-core architecture for embedded systems, the study of intra-task parallelism becomes attractive and desirable in the literature. Although several work studying parallel task models has been proposed, the problem of precise scheduling analysis for the multiprocessor case has largely remained open. To this end, this paper concentrates on analyzing the response time for synchronous parallel real-time tasks scheduled on a multiprocessor platform. Specifically, by exploring the feature of each interfering task, we first present an interference analysis method with higher accuracy compared to other existing work. Considering the cost brought by a high complexity of the proposed method, we further introduce techniques to increase the efficiency with an acceptable loss of accuracy which gives more flexibility to the system designers. Finally, we provide a dynamic programming algorithm for analyzing the schedulability of the whole task set based on our proposed interference analysis technique. Experimental evaluation validates the performance and efficiency of the proposed approach by comparing with other methods.
C1 [Han, Meiling; Zhang, Tianyu; Deng, Qingxu] Northeastern Univ, Sch Comp Sci & Engn, Shenyang, Liaoning, Peoples R China.
C3 Northeastern University - China
RP Deng, QX (corresponding author), Northeastern Univ, Sch Comp Sci & Engn, Shenyang, Liaoning, Peoples R China.
EM dengqx@mail.neu.edu.cn
RI zhang, tianyu/ITW-2265-2023
OI Zhang, Tianyu/0000-0003-1969-2855
FU NSF of China [61472072, 61528202]
FX This work is partially supported by NSF of China under grant nos.
   61472072 and 61528202 and founded by Liaoning major equipment
   manufacturing collaborative innovation center.
CR Baruah S, 2007, RTSS 2007: 28TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P119, DOI 10.1109/RTSS.2007.35
   Baruah S, 2016, PROCEEDINGS OF 2016 IEEE REAL-TIME SYSTEMS SYMPOSIUM (RTSS), P227, DOI [10.1109/RTSS.2016.21, 10.1109/RTSS.2016.030]
   Baruah S, 2015, EUROMICRO, P222, DOI 10.1109/ECRTS.2015.27
   Baruah S, 2014, EUROMICRO, P97, DOI 10.1109/ECRTS.2014.22
   Baruah S, 2012, REAL TIM SYST SYMP P, P63, DOI 10.1109/RTSS.2012.59
   BERTOGNA M, 2007, P IEEE REAL TIM SYST
   Bini E, 2005, REAL-TIME SYST, V30, P129, DOI 10.1007/s11241-005-0507-9
   Bonifaci V, 2013, EUROMICRO, P225, DOI 10.1109/ECRTS.2013.32
   Burns Alan, 2008, Journal of Computing Science and Engineering, V2, P74, DOI 10.5626/JCSE.2008.2.1.074
   Chwa HS, 2017, IEEE T PARALL DISTR, V28, P1331, DOI 10.1109/TPDS.2016.2614669
   Chwa HS, 2013, EUROMICRO, P25, DOI 10.1109/ECRTS.2013.14
   Guan N, 2009, REAL TIM SYST SYMP P, P387, DOI 10.1109/RTSS.2009.11
   Jiang X, 2016, PROCEEDINGS OF 2016 IEEE REAL-TIME SYSTEMS SYMPOSIUM (RTSS), P237, DOI [10.1109/RTSS.2016.18, 10.1109/RTSS.2016.031]
   Kato S, 2009, REAL TIM SYST SYMP P, P459, DOI 10.1109/RTSS.2009.42
   Lakshmanan K, 2010, REAL TIM SYST SYMP P, P259, DOI 10.1109/RTSS.2010.42
   Li J, 2014, EUROMICRO, P85, DOI 10.1109/ECRTS.2014.23
   Maia C., 2014, P RTNS PAGE, P3
   Maia C, 2013, INT SYM IND EMBED, P89, DOI 10.1109/SIES.2013.6601477
   Melani A, 2017, IEEE T COMPUT, V66, P339, DOI 10.1109/TC.2016.2584064
   Melani A, 2015, EUROMICRO, P211, DOI 10.1109/ECRTS.2015.26
   Saifullah A., 2011, Proceedings of the 2011 IEEE 32nd Real-Time Systems Symposium (RTSS 2011), P217, DOI 10.1109/RTSS.2011.27
NR 21
TC 8
Z9 8
U1 0
U2 9
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2018
VL 90
SI SI
BP 34
EP 43
DI 10.1016/j.sysarc.2018.08.004
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA GZ2VC
UT WOS:000449245500004
DA 2024-07-18
ER

PT J
AU Hussain, T
   Haider, A
   Cristal, A
   Ayguadé, E
AF Hussain, Tassadaq
   Haider, Amna
   Cristal, Adrian
   Ayguade, Eduard
TI EMVS: Embedded Multi Vector-core System
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
AB With the increase in the density and performance of digital electronics, the demand for a power-efficient high-performance computing (HPC) system has been increased for embedded applications. The existing embedded HPC systems suffer from issues like programmability, scalability, and portability. Therefore, a parameterizable and programmable high-performance processor system architecture is required to execute the embedded HPC applications. In this work, we proposed an Embedded Multi Vector-core System (EMVS) which executes the embedded application by managing the multiple vectorized tasks and their memory operations. The system is designed and ported on an Altera DE4 FPGA development board. The performance of EMVS is compared with the Heterogeneous Multi-Processing Odroid XU3, Parallela and GPU Jetson TK1 embedded systems. In contrast to the embedded systems, the results show that EMVS improves 19.28 and 10.22 times of the application and system performance respectively and consumes 10.6 times less energy.
C1 [Hussain, Tassadaq; Haider, Amna] Riphah Int Univ, Islamabad, Pakistan.
   [Cristal, Adrian; Ayguade, Eduard] Barcelona Supercomp Ctr, Barcelona, Spain.
   [Hussain, Tassadaq; Haider, Amna] UCERD, Islamabad, Pakistan.
   [Cristal, Adrian] BarcelonaTech, Barcelona, Spain.
   [Cristal, Adrian] Spanish Natl Res Council, CSIC, Artificial Intelligence Res Inst, IIIA, Madrid, Spain.
C3 Universitat Politecnica de Catalunya; Barcelona Supercomputer Center
   (BSC-CNS); Universitat Politecnica de Catalunya; Consejo Superior de
   Investigaciones Cientificas (CSIC); CSIC - Instituto de Investigacion en
   Inteligencia Artificial (IIIA)
RP Hussain, T (corresponding author), Riphah Int Univ, Islamabad, Pakistan.; Hussain, T (corresponding author), UCERD, Islamabad, Pakistan.
EM tassadaq@ucerd.com
RI Ayguadé, Eduard/D-8933-2014; Hussain, Tassadaq/E-4238-2016; Cristal,
   Adrian/AAL-9102-2020
CR [Anonymous], 2012, LEADING FPGA SYSTEM
   [Anonymous], THESIS
   [Anonymous], 25 IEEE INT C APPL S
   [Anonymous], [No title captured]
   [Anonymous], INT C HIGH PERF COMP
   [Anonymous], CASES 2008
   Cheng H., 1999, IEEE COMPUT
   Chou C. H., 2011, P INT S FPGA
   Codreanu V., 2011, SYST THEOR CONTR COM, P1
   Crockett L.H., 2014, ZYNQ BOOK EMBEDDED P
   Gensh R., 2015, EXPT ODROID XU3 BOAR
   Hussain T., 2014, INT C FIELD PROGR TE
   Hussain Tassadaq, 2012, PPMC PROGRAMMABLE PA
   Hussain Tassadaq, 2011, HIPEAC WRC
   Hussain Tassadaq, 2014, 24 INT C FIELD PROGR
   INOUE A, 1988, PARALLEL COMPUT, V8, P185, DOI 10.1016/0167-8191(88)90123-8
   Krashinsky R., 2004, COMP ARCH 2004 P 31
   Lewis D, 2016, PROCEEDINGS OF THE 2016 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA'16), P159, DOI 10.1145/2847263.2847267
   Merl R., 2016, LOW COST RAD HARDENE
   Powell M. L., 1991, SPARC TECHNICAL PAPE
   Rudd K. W., 1999, THESIS
   Russell R. M., 1978, COMMUN ACM
   Severance A., 2014, ACMSIGDA INT S FIELD, P117
   Severance A., 2013, 2013 INT C HARDW SOF, P1, DOI DOI 10.1109/CODESISSS.2013.6658993
   Severance A., 2012, INT C FIELD PROGR TE
   Swartzlander E., 2012, APPL SPECIFIC PROCES, V380
   Weiss M., 1991, ACM
   Yiannacouras P., 2005, INT C COMP ARCH SYNT
   Yu J., 2009, ACM T RECONFIGURABLE
NR 29
TC 4
Z9 4
U1 0
U2 14
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUN
PY 2018
VL 87
BP 12
EP 22
DI 10.1016/j.sysarc.2018.04.002
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA GL3XQ
UT WOS:000437078600002
DA 2024-07-18
ER

PT J
AU Zhou, JL
   Yan, JM
   Cao, K
   Tan, YC
   Wei, TQ
   Chen, MS
   Zhang, GX
   Chen, XD
   Hu, SY
AF Zhou, Junlong
   Yan, Jianming
   Cao, Kun
   Tan, Yanchao
   Wei, Tongquan
   Chen, Mingsong
   Zhang, Gongxuan
   Chen, Xiaodao
   Hu, Shiyan
TI Thermal-aware correlated two-level scheduling of real-time tasks with
   reduced processor energy on heterogeneous MPSoCs
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Energy efficiency; Thermal-aware; Task precedence; Real-time MPSoC
   heterogeneous systems; Co-scheduling
ID ALLOCATION; RELIABILITY; CONSUMPTION
AB With the exponential increase in power density and the relentless scaling of transistors in VLSI circuits over the past decades, modern high-performance processors fall into a predicament of high energy consumption and elevated chip temperature. Such increased energy consumption and chip temperature could induce significant economic, ecological, and technical problems. Thus, energy-efficient task scheduling with thermal consideration has become a pressing research issue in sustainable computing systems, especially for battery-powered real-time embedded systems with limited cooling techniques.
   This paper tackles the above challenge through scheduling tasks leveraging correlated optimizations at two different scales. Precisely, a two-level thermal-aware energy-efficient scheduling algorithm for real-time tasks on DVFS-enabled heterogeneous MPSoC systems is developed considering the constraints of task deadlines, task precedences, and chip peak temperature limit. At the processor level, a multi-processor model supporting dynamic voltage/frequency scaling is transformed to a virtual multi-processor model supporting only one fixed frequency level. At the core level, real-time tasks are assigned to individual cores of the virtual processor under the constraints of task precedence and peak temperature limit. Through nicely interleaving optimizations at both levels, high quality task scheduling solutions can be computed efficiently. Extensive simulations of synthetic real-time tasks and real-life benchmarks are performed to validate the proposed algorithm. Experimental results demonstrate the effectiveness of the proposed algorithm as compared to the benchmarking schemes.
C1 [Zhou, Junlong; Yan, Jianming; Cao, Kun; Wei, Tongquan] East China Normal Univ, Dept Comp Sci & Technol, Shanghai 200241, Peoples R China.
   [Zhou, Junlong; Zhang, Gongxuan] Nanjing Univ Sci & Technol, Sch Comp Sci & Engn, Nanjing 210094, Jiangsu, Peoples R China.
   [Tan, Yanchao] Zhejiang Univ, Coll Comp Sci, Hangzhou 310027, Zhejiang, Peoples R China.
   [Chen, Mingsong] East China Normal Univ, Shanghai Key Lab Trustworthy Comp, Shanghai 200241, Peoples R China.
   [Chen, Xiaodao] China Univ Geosci, Sch Comp Sci, Wuhan 430074, Hubei, Peoples R China.
   [Hu, Shiyan] Michigan Technol Univ, Dept Elect & Comp Engn, Houghton, MI 49931 USA.
C3 East China Normal University; Nanjing University of Science &
   Technology; Zhejiang University; East China Normal University; China
   University of Geosciences; Michigan Technological University
RP Wei, TQ (corresponding author), East China Normal Univ, Dept Comp Sci & Technol, Shanghai 200241, Peoples R China.
EM tqwei@cs.ecnu.edu.en
RI Chen, Ming/GVU-8412-2022; Zhang, Gongxuan/HKE-1007-2023; Hu,
   Shiyan/D-4459-2015
OI Zhang, Gongxuan/0000-0003-2925-5624; 
FU Natural Science Foundation of Shanghai [16ZR1409000]; National Natural
   Science Foundation of China [61672230]
FX This work was partially supported by Natural Science Foundation of
   Shanghai under the grant 16ZR1409000, and National Natural Science
   Foundation of China under the grant 61672230.
CR Barrefors B., 2014, 2014 IEEE 33 INT PER, P1, DOI [10.1109/PCCC.2014.7017092, DOI 10.1109/PCCC.2014.7017092]
   Chen JJ, 2006, PROCEEDINGS OF THE 12TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, P408
   Colin A., 2014, Embedded and Real-Time Computing Systems and Applications (RTCSA), 2014 IEEE 20th International Conference on, P1
   Gerards MET, 2015, IEEE T COMPUT, V64, P1742, DOI 10.1109/TC.2014.2345410
   He LG, 2016, IEEE T PARALL DISTR, V27, P1617, DOI 10.1109/TPDS.2015.2468223
   Huang H, 2014, ACM T EMBED COMPUT S, V13, DOI 10.1145/2544375.2544390
   Hung WL, 2005, DES AUT TEST EUROPE, P898, DOI 10.1109/DATE.2005.310
   Kumar R., 2006, Proceedings of the 15th international conference on Parallel architectures and compilation techniques, PACT '06, P23
   Lee YC, 2009, CCGRID: 2009 9TH IEEE INTERNATIONAL SYMPOSIUM ON CLUSTER COMPUTING AND THE GRID, P92, DOI 10.1109/CCGRID.2009.16
   Li DW, 2015, IEEE T PARALL DISTR, V26, P810, DOI 10.1109/TPDS.2014.2313338
   Li KL, 2014, IEEE T PARALL DISTR, V25, P2867, DOI 10.1109/TPDS.2013.270
   Li KQ, 2012, IEEE T COMPUT, V61, P1668, DOI 10.1109/TC.2012.120
   Liao WP, 2005, IEEE T COMPUT AID D, V24, P1042, DOI 10.1109/TCAD.2005.850860
   Liu J., 2016, ACM T EMBED COMPUT S, V16, P1
   Liu YP, 2007, ISQED 2007: PROCEEDINGS OF THE EIGHTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, P204
   Quan G, 2010, IEEE T IND INFORM, V6, P329, DOI 10.1109/TII.2010.2052057
   Russell S., 2009, Artificial intelligence
   Saha Shivashis, 2012, 2012 IEEE 18th International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA 2012), P41, DOI 10.1109/RTCSA.2012.15
   Skadron K., 2004, ACM Trans. Archit. Code Optim, V1, P94
   Srinivasan J, 2005, CONF PROC INT SYMP C, P520, DOI 10.1109/ISCA.2005.28
   Wang F, 2007, IEEE IC CAD, P598, DOI 10.1109/ICCAD.2007.4397330
   Wang Y, 2014, IEEE T EMERG TOP COM, V2, P134, DOI 10.1109/TETC.2014.2300632
   Weste N., 1992, P CMOS VLSI DES SYST
   Zahaf HE, 2017, J SYST ARCHITECT, V74, P46, DOI 10.1016/j.sysarc.2017.01.002
   Zhang LX, 2017, INFORM SCIENCES, V379, P241, DOI 10.1016/j.ins.2016.08.003
   Zhao BX, 2010, IEEE T IND INFORM, V6, P316, DOI 10.1109/TII.2010.2051970
   Zhou JL, 2017, DES AUT TEST EUROPE, P1402, DOI 10.23919/DATE.2017.7927212
   Zhou JL, 2016, IEEE T COMPUT AID D, V35, P1269, DOI 10.1109/TCAD.2015.2501286
   Zhou JL, 2016, J SIGNAL PROCESS SYS, V84, P111, DOI 10.1007/s11265-015-0994-4
   Zhou JL, 2016, ASIA S PACIF DES AUT, P685, DOI 10.1109/ASPDAC.2016.7428091
   Zhou JL, 2015, J SYST SOFTWARE, V102, P123, DOI 10.1016/j.jss.2014.12.009
   Zhu D, 2001, 22ND IEEE REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P84, DOI 10.1109/REAL.2001.990599
NR 32
TC 71
Z9 74
U1 2
U2 20
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2018
VL 82
BP 1
EP 11
DI 10.1016/j.sysarc.2017.09.007
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FW8GZ
UT WOS:000425571000001
DA 2024-07-18
ER

PT J
AU Chang, YM
   Wang, SC
   Yang, CC
   Hwang, YS
   Lee, JK
AF Chang, Yuan-Ming
   Wang, Shao-Chung
   Yang, Chun-Chieh
   Hwang, Yuan-Shin
   Lee, Jenq-Kuen
TI Enabling PoCL-based runtime frameworks on the HSA for OpenCL 2.0 support
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE HSA; OpenCL; Runtime; PoCL
AB The heterogeneous system architecture (HSA), announced by the HSA Foundation, is an approach to integrate central processing unit (CPU) and graphics processing unit (GPU) architectures. The open computing language (OpenCL) is a programming framework that can help utilize heterogeneous architectures. The well-known OpenCL framework, currently in version 1.2, provides programming models for heterogeneous computing. The proposed specifications of OpenCL 2.0 can help utilize HSA features, such as shared virtual memory (SVM). In previous work, we helped enable Portable Computing Language (PoCL)-based OpenCL 1.2 runtime frameworks on the HSA. In this paper, we further extend the PoCL-based runtime on the HSA to support OpenCL 2.0 features. In addition, this is the first work, to our best knowledge, to support PoCL-based OpenCL 2.0 features on HSA. Compared with the widely used OpenCL 1.2, OpenCL 2.0 will support SVM, nested parallelism, pipes, and atomic operations. It can further support parallel design patterns such as tree searches, pointer -based programming and nested parallelism models. Note that PoCL is a widely used open source implementation of OpenCL. Our design flow can help academics to enable OpenCL 2.0 flow on the HSA and benefit further from advanced academic research. The experimental results indicate that our framework provides adequate features to support advanced research.
C1 [Chang, Yuan-Ming; Wang, Shao-Chung; Yang, Chun-Chieh; Lee, Jenq-Kuen] Natl Tsing Hua Univ, Dept Comp Sci, Hsinchu, Taiwan.
   [Hwang, Yuan-Shin] Natl Taiwan Univ Sci & Technol, Dept Comp Sci & Informat Engn, Taipei, Taiwan.
C3 National Tsing Hua University; National Taiwan University of Science &
   Technology
RP Lee, JK (corresponding author), Natl Tsing Hua Univ, Dept Comp Sci, Hsinchu, Taiwan.
EM jklee@cs.nthu.edu.tw
OI Chang, Yuan-Ming/0000-0001-7831-987X
FU Ministry of Science and Technology of Taiwan; MediaTek Inc., Hsinchu,
   Taiwan
FX This work was supported in part by the Ministry of Science and
   Technology of Taiwan, and MediaTek Inc., Hsinchu, Taiwan.
CR [Anonymous], PLDI 13
   Hung MY, 2012, IEEE T PARALL DISTR, V23, P2366, DOI 10.1109/TPDS.2012.73
   Jääskeläinen P, 2015, INT J PARALLEL PROG, V43, P752, DOI 10.1007/s10766-014-0320-y
   Lattner C, 2004, INT SYM CODE GENER, P75, DOI 10.1109/CGO.2004.1281665
   Lin YT, 2016, CONCURR COMP-PRACT E, V28, P1629, DOI 10.1002/cpe.3714
   Mukherjee S, 2016, INT SYM PERFORM ANAL, P183, DOI 10.1109/ISPASS.2016.7482093
   Munshi A., 2011, OpenCL programming guide
   Rogers P., 2013, HOT CHIPS, V25
   Shams R, 2010, IEEE SIGNAL PROC MAG, V27, P50, DOI 10.1109/MSP.2009.935387
   Sharlet D., 2012, PROC GEN M LLVM DEV
   Varre J.-S., 2011, ADV GENOMIC SEQUENCE, V7, P179
   Wang S.-C., 2013, 17 WORKSH COMP PAR C
   Wang Y., 2011, P 12 INT BUILD PERF
   Xue R, 2016, EURASIP J WIREL COMM, P1, DOI 10.1186/s13638-016-0562-z
   Yang Chun-Chien, 2015, P INT C PAR DISTR PR, P184
NR 15
TC 6
Z9 7
U1 0
U2 5
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2017
VL 81
BP 71
EP 82
DI 10.1016/j.sysarc.2017.10.004
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FO6WL
UT WOS:000417009700008
DA 2024-07-18
ER

PT J
AU Becker, M
   Dasari, D
   Mubeen, S
   Behnam, M
   Nolte, T
AF Becker, Matthias
   Dasari, Dakshina
   Mubeen, Saad
   Behnam, Moris
   Nolte, Thomas
TI End-to-end timing analysis of cause-effect chains in automotive embedded
   systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT 4th IEEE International Workshop on Real-Time Computing and Distributed
   Systems in Emerging Applications (REACTION)
CY 2016
CL Porto, PORTUGAL
SP IEEE
ID TIME; LANGUAGE
AB Automotive embedded systems are subjected to stringent timing requirements that need to be verified. One of the most complex timing requirement in these systems is the data age constraint. This constraint is specified on cause-effect chains and restricts the maximum time for the propagation of data through the chain. Tasks in a cause-effect chain can have different activation patterns and different periods, that introduce over- and under sampling effects, which additionally aggravate the end-to-end timing analysis of the chain. Furthermore, the level of timing information available at various development stages (from modeling of the software architecture to the software implementation) varies a lot, the complete timing information is available only at the implementation stage. This uncertainty and limited timing information can restrict the end-to-end timing analysis of these chains. In this paper, we present methods to compute end-to-end delays based on different levels of system information. The characteristics of different communication semantics are further taken into account, thereby enabling timing analysis throughout the development process of such heterogeneous software systems. The presented methods are evaluated with extensive experiments. As a proof of concept, an industrial case study demonstrates the applicability of the proposed methods following a state-of-the-practice development process.
C1 [Becker, Matthias; Mubeen, Saad; Behnam, Moris; Nolte, Thomas] Malardalen Univ, MRTC, Vasteras, Sweden.
   [Dasari, Dakshina] Robert Bosch GmbH, Corp Res Ctr, Renningen, Germany.
   [Mubeen, Saad] Arcticus Syst AB, Jarfalla, Sweden.
C3 Malardalen University; Bosch
RP Becker, M (corresponding author), Malardalen Univ, MRTC, Vasteras, Sweden.
EM matthias.becker@mdh.se; dakshina.dasari@de.bosch.com;
   saad.mubeen@mdh.se; moris.behriam@mdh.se; thomas.nolte@mdh.se
RI Mubeen, Saad/HRB-4610-2023
OI Becker, Matthias/0000-0002-1276-3609
FU Swedish Knowledge Foundation (KKS) through the project PREMISE; Swedish
   Knowledge Foundation (KKS) through the project DPAC; Swedish Knowledge
   Foundation (KKS) through the project PreView
FX The work presented in this paper is supported by the Swedish Knowledge
   Foundation (KKS) through the projects PREMISE, DPAC, and PreView. We
   thank our industrial partners Robert Bosch GmbH, Germany and Arcticus
   Systems, Volvo Construction Equipment and BAE Systems Hagglunds, Sweden.
CR [Anonymous], 1973, J ACM
   [Anonymous], 2012, TECHNICAL REPORT, V2
   [Anonymous], 1993, 118981 ISO
   Ashjaei M, 2016, IEEE INT CONF EMBED, P1, DOI 10.1109/RTCSA.2016.10
   AUDSLEY NC, 1995, REAL-TIME SYST, V8, P173, DOI 10.1007/BF01094342
   AUTOSAR, 2014, SPEC OF RTE
   AUTOSAR, 2016, SPE CTIM EXT
   Becker M., 2016, IEEE 4 INT WORKSH RE
   Becker M, 2016, IEEE INT CONF EMBED, P159, DOI 10.1109/RTCSA.2016.41
   Bensalem S., 2011, 2011 International Conference on Embedded Software (EMSOFT 2011), P351
   Bini E, 2005, REAL-TIME SYST, V30, P129, DOI 10.1007/s11241-005-0507-9
   Broy M., 2006, 28th International Conference on Software Engineering Proceedings, P33, DOI 10.1145/1134285.1134292
   EAST-ADL, 2014, DOM MOD SPEC
   Feiertag N., 2008, 1 CRTS
   Forget Julien, 2010, Proceedings of the 16th IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS 2010), P301, DOI 10.1109/RTAS.2010.26
   Forget Julien, 2010, P ACM S APPL COMPUTI, P527
   Gutierrez JCP, 1997, EUROMICRO, P136, DOI 10.1109/EMWRTS.1997.613774
   HALBWACHS N, 1991, P IEEE, V79, P1305, DOI 10.1109/5.97300
   Hanninen K., 2008, 3 IEEE INT S IND EMB
   Henia R, 2005, IEE P-COMPUT DIG T, V152, P148, DOI 10.1049/ip-cdt:20045088
   Hennig J., 2016, PARALLELIZING LEGACY
   Henzinger TA, 2003, P IEEE, V91, P84, DOI 10.1109/JPROC.2002.805825
   Joseph M., 1986, COMPUT J
   Kirsch C. M., LOGICAL EXECUTION TI, P103
   Kramer S., 2015, 6 WATERS
   Mubeen S., 2017, SOFTW SYST MODEL, V16, P1
   Mubeen S, 2013, COMPUT SCI INF SYST, V10, P453, DOI 10.2298/CSIS120614011M
   Pagetti C, 2011, DISCRETE EVENT DYN S, V21, P307, DOI 10.1007/s10626-011-0107-x
   Puffitsch W, 2015, REAL-TIME SYST, V51, P526, DOI 10.1007/s11241-015-9232-1
   Puffitsch W, 2013, IEEE REAL TIME, P293, DOI 10.1109/RTAS.2013.6531101
   Rajeev A. C., 2010, INT C EMB SOFTW EMSO, P129
   SCHLIECKER S, 2009, P INT C HARDW SOFTW, P433, DOI DOI 10.1145/1629435.1629494
   Schmidt DC, 2000, COMPUTER, V33, P56, DOI 10.1109/2.846319
   Stappert F., 2 ERTS
   Symtavision GmbH, SYMTA S TRACEANALYZE
NR 35
TC 70
Z9 71
U1 0
U2 5
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2017
VL 80
BP 104
EP 113
DI 10.1016/j.sysarc.2017.09.004
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA FL0EB
UT WOS:000413883100010
OA hybrid
DA 2024-07-18
ER

PT J
AU Guo, YF
   Zhu, DK
   Aydin, H
   Han, JJ
   Yang, LT
AF Guo, Yifeng
   Zhu, Dakai
   Aydin, Hakan
   Han, Jian-Jun
   Yang, Laurence T.
TI Exploiting primary/backup mechanism for energy efficiency in dependable
   real-time systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Real-time systems; Multiprocessor; Fault tolerance; Primary/backup;
   Energy management; DVFS; DPM
ID FAULT-TOLERANCE; MANAGEMENT; RELIABILITY; ERRORS
AB Primary/Backup has been well studied as an effective fault-tolerance technique. In this paper, with the objectives of tolerating a single permanent fault and maintaining system reliability with respect to transient faults, we study dynamic-priority based energy-efficient fault-tolerance scheduling algorithms for periodic real-time tasks running on multiprocessor systems by exploiting the primary/backup technique while considering the negative effects of the widely deployed Dynamic Voltage and Frequency Scaling (DVFS) on transient faults. Specifically, by separating primary and backup tasks on their dedicated processors, we first devise two schemes based on the idea of Standby-Sparing (SS): For Paired-SS, processors are organized as groups of two (i.e., pairs) and the existing SS scheme is applied within each pair of processors after partitioning tasks to the pairs. In Generalized-SS, processors are divided into two groups (of potentially different sizes), which are denoted as primary and secondary processor groups, respectively. The main (backup) tasks are scheduled on the primary (secondary) processor group under the partitioned-EDF (partitioned-EDL) with DVFS (DPM) to save energy. Moreover, we propose schemes that allocate primary. and backup tasks in a mixed manner to better utilize system slack on all processors for more energy savings. On each processor, the Preference-Oriented Earliest Deadline (POED) scheduler is adopted to run primary tasks at scaled frequencies as soon as possible (ASAP) and backup tasks at the maximum frequency as late as possible (AMP) to save energy. Our empirical evaluations show that, for systems with a given number of processors, there normally exists a configuration for Generalized-SS with different number of processors in primary and backup groups, which leads to better energy savings when compared to that of the Paired-SS scheme. Moreover, the POED-based schemes normally have more stable performance and can achieve better energy savings. (C) 2017 Elsevier B.V. All rights reserved.
C1 [Guo, Yifeng; Zhu, Dakai] Univ Texas San Antonio, Dept Comp Sci, San Antonio, TX 78249 USA.
   [Aydin, Hakan] George Mason Univ, Dept Comp Sci, Fairfax, VA 22030 USA.
   [Han, Jian-Jun] Huazhong Univ Sci & Technol, Sch Comp Sci & Technol, Wuhan 430074, Hubei, Peoples R China.
   [Yang, Laurence T.] St Francis Xavier Univ, Dept Comp Sci, Antigonish, NS B2G 2W5, Canada.
C3 University of Texas System; University of Texas at San Antonio (UTSA);
   George Mason University; Huazhong University of Science & Technology;
   Saint Francis Xavier University - Canada
RP Zhu, DK (corresponding author), Univ Texas San Antonio, Dept Comp Sci, San Antonio, TX 78249 USA.
EM dakai.zhu@utsa.edu
RI Han, Jian/ABZ-1060-2022; guo, yifeng/HSE-8105-2023; Zhu,
   Dakai/L-8034-2015; Laurence T. Yang, FCAE/AAA-1898-2019
OI Han, Jian/0000-0002-0647-4050; Laurence T. Yang,
   FCAE/0000-0002-7986-4244
FU Division Of Computer and Network Systems; Direct For Computer & Info
   Scie & Enginr [1422709] Funding Source: National Science Foundation;
   Division Of Computer and Network Systems; Direct For Computer & Info
   Scie & Enginr [1421855] Funding Source: National Science Foundation
CR Aminzadeh S, 2011, IEEE T COMPUT, V60, P1288, DOI 10.1109/TC.2011.42
   [Anonymous], 2008, INT TECHNOLOGY ROADM
   Aydin H., 2003, P PAR DISTR PROC S I
   Aydin H, 2006, REAL TIM SYST SYMP P, P313, DOI 10.1109/RTSS.2006.48
   Bertossi A. A., 2006, P IEEE INT S DISTR S
   Bertossi AA, 1999, IEEE T PARALL DISTR, V10, P934, DOI 10.1109/71.798317
   Bini E., 2004, P EUR REAL TIM SYST
   CHETTO H, 1989, IEEE T SOFTWARE ENG, V15, P1261, DOI 10.1109/TSE.1989.559777
   Dabiri F, 2008, ISQED 2008: PROCEEDINGS OF THE NINTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, P780, DOI 10.1109/ISQED.2008.161
   Degalahal V, 2005, IEEE T VLSI SYST, V13, P1157, DOI 10.1109/TVLSI.2005.859474
   Ejlali A, 2005, ISLPED '05: PROCEEDINGS OF THE 2005 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P281, DOI 10.1109/LPE.2005.195528
   Ejlali A., 2009, PROC IEEEACM INT C H, P193
   Elnozahy E, 2002, REAL TIM SYST SYMP P, P256, DOI 10.1109/REAL.2002.1181580
   Ernst D, 2004, IEEE MICRO, V24, P10, DOI 10.1109/MM.2004.85
   Ernst R, 1997, 1997 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN - DIGEST OF TECHNICAL PAPERS, P598, DOI 10.1109/ICCAD.1997.643600
   Ghosh S, 1997, IEEE T PARALL DISTR, V8, P272, DOI 10.1109/71.584093
   Guo Y., 2013, P IEEE INT C EMB REA
   Guo Y., 2013, P 1 WORKSH HIGHL REL
   Guo YF, 2015, J SYST ARCHITECT, V61, P127, DOI 10.1016/j.sysarc.2014.12.001
   Guo YK, 2011, INVERSE PROBL SCI EN, V19, P461, DOI 10.1080/17415977.2010.518286
   Hague M. A., 2011, P IEEE INT C COMP DE
   Hague M. A., 2013, P 2 INT GREEN COMP C
   Intel Corp, 2009, INT EMB QUAD COR XEO
   Irani S, 2003, SIAM PROC S, P37
   IYER RK, 1986, ACM T COMPUT SYST, V4, P214, DOI 10.1145/6420.6422
   Izosimov V, 2005, DES AUT TEST EUROPE, P864, DOI 10.1109/DATE.2005.116
   Kim NS, 2003, COMPUTER, V36, P68, DOI 10.1109/MC.2003.1250885
   Li Z., 2013, J SOFTW SYST
   Liao WP, 2005, IEEE T COMPUT AID D, V24, P1042, DOI 10.1109/TCAD.2005.850860
   Melhem R, 2004, IEEE T COMPUT, V53, P217, DOI 10.1109/TC.2004.1261830
   Pop P., 2007, P IEEE ACM INT C HAR
   Pradhan D.K., 1996, Fault-tolerant computer system design
   Qi XA, 2011, REAL-TIME SYST, V47, P109, DOI 10.1007/s11241-011-9117-x
   Schmitz M.T., 2004, System-Level Design Techniques for Energy- Efficient Embedded Systems
   Sridharan R, 2008, DES AUT CON, P185
   Tavana M.-K., 2011, P IEEE REAL TIM SYST
   Unsal OS, 2002, ISLPED'02: PROCEEDINGS OF THE 2002 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P124, DOI 10.1109/LPE.2002.1029573
   Wei T., 2006, Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design, P522
   Wei TQ, 2008, IEEE T PARALL DISTR, V19, P1511, DOI 10.1109/TPDS.2008.127
   Xiang Y, 2015, IEEE T MULTI-SCALE C, V1, P220, DOI 10.1109/TMSCS.2015.2487983
   Zhang Y, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P1170, DOI 10.1109/DATE.2004.1269050
   Zhang Y, 2003, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, P918
   Zhang Y., 2003, P IEEE ACM INT C COM
   Zhao BX, 2012, IEEE REAL TIME, P285, DOI 10.1109/RTAS.2012.30
   Zhao B, 2013, ACM T DES AUTOMAT EL, V18, DOI 10.1145/2500459
   Zhu D, 2004, ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, P35, DOI 10.1109/ICCAD.2004.1382539
   ZHU D, 2004, P 10 INT C PAR DISTR
   Zhu D., 2010, ACM T EMBEDDED COMPU, V10
   Zhu DK, 2009, REAL-TIME SYST, V41, P195, DOI 10.1007/s11241-009-9067-8
   Zhu DK, 2009, IEEE T COMPUT, V58, P1382, DOI 10.1109/TC.2009.56
   Zhuravlev S, 2013, IEEE T PARALL DISTR, V24, P1447, DOI 10.1109/TPDS.2012.20
NR 51
TC 28
Z9 29
U1 0
U2 5
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2017
VL 78
BP 68
EP 80
DI 10.1016/j.sysarc.2017.06.008
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FD3CQ
UT WOS:000407411500005
DA 2024-07-18
ER

PT J
AU Wang, Y
   Wang, TZ
   Liu, D
   Shao, ZL
   Xue, JL
AF Wang, Yi
   Wang, Tianzheng
   Liu, Duo
   Shao, Zili
   Xue, Jingling
TI Fine grained, direct access file system support for storage class memory
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Storage class memory; Memory management; Block device support; Phase
   change memory; Byte-addressable direct I/O
ID PHASE-CHANGE MEMORY; MAIN MEMORY; STT-RAM; PERFORMANCE; OPTIMIZATION;
   STRATEGY
AB New storage class memory (SCM) technologies, such as phase change memory (PCM) and memristors, are not only byte-addressable like DRAM but also non-volatile like traditional hard disk drives. SCM modules can be placed side-by-side with DRAM on the memory bus, available to memory instructions issued by the CPU. This shift thus engenders a new "DRAM-SCM" storage architecture, which promises near-DRAM secondary storage access speed at several orders of magnitude faster than magnetic disk or flash memory. Utilizing SCM as a secondary storage device will have a profound impact on memory hierarchy design, requiring new architectural and operating system support.
   In this paper, we adopt PCM in the DRAM-SCM storage architecture and present BSS to provide file system-independent Block device Support for Storage class memory. To ensure backward compatibility and high performance, BSS provides a block device interface found in traditional hard disk drives and allows existing file systems to be built on top of itself without any modifications. BSS is designed to directly access the PCM through memory instructions and bypass traditional disk caches that are intended to reduce seek time.
   The DRAM-SCM architecture and BSS are prototyped in QEMU and the Linux kernel, respectively. Validation using benchmarks reveals that both work together well to exploit significant advantages of SCM. Compared to traditional hard disk drives, our approach boosts the write/read performance by up to 204x for large files and achieves comparable performance for small ones. (C) 2016 Elsevier B.V. All rights reserved.
C1 [Wang, Yi] Beijing Adv Innovat Ctr Imaging Technol, Beijing, Peoples R China.
   [Wang, Yi] Shenzhen Univ, Coll Comp Sci & Software Engn, Shenzhen, Peoples R China.
   [Wang, Tianzheng] Univ Toronto, Dept Comp Sci, Toronto, ON, Canada.
   [Liu, Duo] Chongqing Univ, Coll Comp Sci, Chongqing, Peoples R China.
   [Xue, Jingling] Univ New South Wales, Sch Comp Sci & Engn, Sydney, NSW, Australia.
   [Shao, Zili] Hong Kong Polytech Univ, Dept Comp, Embedded Syst & CPS Lab, Hong Kong, Hong Kong, Peoples R China.
C3 Shenzhen University; University of Toronto; Chongqing University;
   University of New South Wales Sydney; Hong Kong Polytechnic University
RP Shao, ZL (corresponding author), Hong Kong Polytech Univ, Dept Comp, Embedded Syst & CPS Lab, Hong Kong, Hong Kong, Peoples R China.
EM cszlshao@comp.polyu.edu.hk
RI Shao, Zili/AAX-3339-2020; Xue, Jingling/AAE-1991-2020
OI Shao, Zili/0000-0002-2173-2847; Xue, Jingling/0000-0003-0380-3506
FU Research Grants Council of the Hong Kong Special Administrative Region,
   China [GRF 152138/14E, GRF 15222315/15E]; National Natural Science
   Fouhdation of China [61272103, 61373049, 61502309]; National 863 Program
   [2013AA013202]; Hong Kong Polytechnic University [4-ZZD7, G-YK24,
   G-YM10, GYN36]; Guangdong Natural Science Foundation [2014A030313553,
   2013B090500055, 2014A030310269, 2016A030313045]; Shenzhen Science and
   Technology Foundation [JCYJ20150529164656096, JCYJ20150525092941059];
   Natural Science Foundation of SZU [201534, 2015/827-000073]
FX The work described in this paper is partially supported by the grants
   from the Research Grants Council of the Hong Kong Special Administrative
   Region, China (GRF 152138/14E and GRF 15222315/15E), National Natural
   Science Fouhdation of China (61272103, 61373049, 61502309), National 863
   Program 2013AA013202, and the Hong Kong Polytechnic University (4-ZZD7,
   G-YK24, G-YM10 and GYN36), Guangdong Natural Science Foundation
   (2014A030313553, 2013B090500055, 2014A030310269, and 2016A030313045),
   Shenzhen Science and Technology Foundation (JCYJ20150529164656096 and
   JCYJ20150525092941059) and Natural Science Foundation of SZU (201534 and
   2015/827-000073).
CR [Anonymous], 2011, FAST
   [Anonymous], 2012, QEMU OP SOURC MACH E
   [Anonymous], 2012, IOZONE FILE SYSTEM B
   [Anonymous], 2012, POSTMARK BENCHMARK
   Asadinia M, 2015, IEEE T VLSI SYST, V23, P2657, DOI 10.1109/TVLSI.2014.2363102
   Bedeschi F, 2004, 2004 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, P442, DOI 10.1109/VLSIC.2004.1346644
   Burr G. W., 2010, 2010 IEEE INT INT TE
   Chen RH, 2015, IEEE T COMPUT, V64, P1729, DOI 10.1109/TC.2014.2329680
   Chen Z, 2013, J SYST ARCHITECT, V59, P1424, DOI 10.1016/j.sysarc.2013.05.015
   Coburn J, 2011, ACM SIGPLAN NOTICES, V46, P105, DOI [10.1145/1961295.1950380, 10.1145/1961296.1950380]
   Condit J, 2009, SOSP'09: PROCEEDINGS OF THE TWENTY-SECOND ACM SIGOPS SYMPOSIUM ON OPERATING SYSTEMS PRINCIPLES, P133
   Dhiman G, 2009, DES AUT CON, P664
   Duo Liu, 2011, Proceedings of the 2011 IEEE 32nd Real-Time Systems Symposium (RTSS 2011), P357, DOI 10.1109/RTSS.2011.40
   Edel NK, 2004, IEEE COMPUTER SOCIETY'S 12TH ANNUAL INTERNATIONAL SYMPOSIUM ON MODELING, ANALYSIS, AND SIMULATION OF COMPUTER AND TELECOMMUNICATIONS SYSTEMS - PROCEEDINGS, P596, DOI 10.1109/MASCOT.2004.1348317
   Ferreira AP, 2010, DES AUT TEST EUROPE, P914
   Grund M, 2010, PROC VLDB ENDOW, V4, P105, DOI 10.14778/1921071.1921077
   Guangyu Sun, 2011, 2011 16th Asia and South Pacific Design Automation Conference, ASP-DAC 2011, P211, DOI 10.1109/ASPDAC.2011.5722186
   Hu Jingtong., 2011, Design, Automation Test in Europe Conference Exhibition (DATE), 2011, P1
   Hu M, 2011, ASIA S PACIF DES AUT, DOI 10.1109/ASPDAC.2011.5722193
   Huang M, 2016, IEEE T COMPUT AID D, V35, P691, DOI 10.1109/TCAD.2015.2474394
   Ipek E, 2010, ASPLOS XV: FIFTEENTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS, P3
   Jiang L, 2011, I C DEPEND SYS NETWO, P221, DOI 10.1109/DSN.2011.5958221
   Jie Chen, 2011, Proceedings 2011 International Conference on Parallel Architectures and Compilation Techniques (PACT), P201, DOI 10.1109/PACT.2011.40
   Josephson W.K., 2010, PROC USENIX C FILE S, V6, P85
   Jung J, 2010, ACM T STORAGE, V6, DOI 10.1145/1714454.1714457
   Kim JinKyu., 2008, 8th ACM IEEE Conference on Embedded Software (EMSOFT '08), P31
   Li JH, 2013, DES AUT TEST EUROPE, P1247
   Li JY, 2013, ACM T EMBED COMPUT S, V12, DOI 10.1145/2423636.2423642
   Li QG, 2014, IEEE T VLSI SYST, V22, P1829, DOI 10.1109/TVLSI.2013.2278295
   Mishra A. K., 2011, P 38 ANN INT S COMP, P211
   Niu DM, 2010, DES AUT CON, P877
   Niu JW, 2015, TELECOMMUN SYST, V60, P159, DOI 10.1007/s11235-014-9930-3
   Park Y, 2011, IEEE T COMPUT, V60, P321, DOI 10.1109/TC.2010.135
   Qiu MK, 2015, IEEE T COMPUT, V64, P3528, DOI 10.1109/TC.2015.2409857
   Qiu MK, 2013, J COMPUT SYST SCI, V79, P518, DOI 10.1016/j.jcss.2012.11.002
   Qureshi MK, 2009, CONF PROC INT SYMP C, P24, DOI 10.1145/1555815.1555760
   Seong NH, 2010, CONF PROC INT SYMP C, P383, DOI 10.1145/1816038.1816014
   Volos H., 2014, 9 EUR C 2014 EUROSYS, P14
   Volos H, 2011, ACM SIGPLAN NOTICES, V46, P91, DOI [10.1145/1961296.1950379, 10.1145/1961295.1950379]
   Wang GH, 2016, COMPUTING, V98, P279, DOI 10.1007/s00607-015-0464-7
   Wang TZ, 2015, ACM T EMBED COMPUT S, V14, DOI 10.1145/2697394
   Wang TZ, 2012, ASIA S PACIF DES AUT, P317, DOI 10.1109/ASPDAC.2012.6164966
   Wang Y, 2014, IEEE T COMPUT AID D, V33, P1623, DOI 10.1109/TCAD.2014.2347929
   Wangyuan Zhang, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P2
   Wen WJ, 2014, IEEE T COMPUT AID D, V33, P1644, DOI 10.1109/TCAD.2014.2351581
   Wu G, 2013, J PARALLEL DISTR COM, V73, P330, DOI 10.1016/j.jpdc.2012.09.007
   WU M, 1994, SIGPLAN NOTICES, V29, P86, DOI 10.1145/195470.195506
   Wu Xiaojian, 2011, P 2011 INT C HIGH PE
   Xiao ZJ, 2015, J SYST SOFTWARE, V101, P260, DOI 10.1016/j.jss.2014.12.030
   Youngdon Choi, 2012, 2012 IEEE International Solid-State Circuits Conference (ISSCC), P46, DOI 10.1109/ISSCC.2012.6176872
   Zhang Q, 2015, ACM T DES AUTOMAT EL, V20, DOI 10.1145/2746236
   Zhang WY, 2009, INT CONFER PARA, P101, DOI 10.1109/PACT.2009.30
   Zhang YJ, 2015, IEEE T VLSI SYST, V23, P1170, DOI 10.1109/TVLSI.2014.2326797
   Zhang YJ, 2012, ICCAD-IEEE ACM INT, P526
   Zhao MY, 2015, IEEE T COMPUT AID D, V34, P227, DOI 10.1109/TCAD.2014.2376989
   Zhou P, 2009, CONF PROC INT SYMP C, P14, DOI 10.1145/1555815.1555759
   王媛, 2012, [药学服务与研究, Pharmaceutical Care and Research], V12, P149
NR 57
TC 12
Z9 12
U1 0
U2 8
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2017
VL 72
SI SI
BP 80
EP 92
DI 10.1016/j.sysarc.2016.07.003
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA EJ9JN
UT WOS:000393542500009
DA 2024-07-18
ER

PT J
AU Amish, F
   Bourennane, EB
AF Amish, Farouk
   Bourennane, El-Bay
TI Fully pipelined real time hardware solution for High Efficiency Video
   Coding (HEVC) intra prediction
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE HEVC; Intra prediction; Image compression; Reconfigurable computing;
   Real-time processing; FPGAs
ID ARCHITECTURE
AB A fully pipelined hardware accelerator for the High Efficiency Video Coding (HEVC) intra prediction is presented in this paper in order to reduce the computation complexity coming with this module and to accelerate the concerned calculations. Two reconfigurable structures are developed in this paper, the first one concerns angular modes and is identified as Processing Element for Angular (PEA) modes, the other is made in order to handle with the Planar mode and is identified as Processing Element for the Planar (PEP) mode. Each structure is repeated in five paths, that our architecture composed of, working in parallel way. This architecture supports all intra prediction modes for all prediction unit sizes. The synthesis results show that our design can run at 219 MHz for Xilinx Virtex 6 and is capable to process real time 110 1080p frames per second or 24 4K frames per second. (C) 2015 Elsevier B.V. All rights reserved.
C1 [Amish, Farouk; Bourennane, El-Bay] Univ Burgundy, LE2I Lab, 9 Ave Alain Savary, F-21000 Dijon, France.
C3 Universite de Bourgogne
RP Amish, F (corresponding author), Univ Burgundy, LE2I Lab, 9 Ave Alain Savary, F-21000 Dijon, France.
EM farouk.amish@u-bourgogne.fr; ebourenn@u-bourgogne.fr
OI BOURENNANE, El-Bay/0000-0002-4809-3002
CR Abramowski A, 2013, 16TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD 2013), P429, DOI 10.1109/DSD.2013.54
   [Anonymous], 2014, JCTVCS1002
   Budagavi M, 2013, IEEE J-STSP, V7, P1029, DOI 10.1109/JSTSP.2013.2270429
   Chien-Hao Liu, 2013, 2013 Abstracts IEEE International Conference on Plasma Science (ICOPS), DOI 10.1109/PLASMA.2013.6635052
   GREEN R, 2012, BROADCAST ENG WORLD, V54, P84
   Jiang YB, 2014, IEEE SW SYMP IMAG, P29, DOI 10.1109/SSIAI.2014.6806021
   Kalali E., 2012, 2012 22nd International Conference on Field Programmable Logic and Applications (FPL), P719, DOI 10.1109/FPL.2012.6339161
   Khan MUK, 2013, DES AUT TEST EUROPE, P125
   Kumar Meher P., 2013, IEEE T CIRCUITS SYST, V24, P168
   Lainema J, 2012, IEEE T CIRC SYST VID, V22, P1792, DOI 10.1109/TCSVT.2012.2221525
   Li F., 2011, IEEE ICIP, P381
   Liu ZY, 2013, INT CONF ACOUST SPEE, P2634
   Palomino D, 2012, IEEE IMAGE PROC, P201, DOI 10.1109/ICIP.2012.6466830
   Sullivan GJ, 2013, IEEE J-STSP, V7, P1001, DOI 10.1109/JSTSP.2013.2283657
   Sullivan GJ, 2012, IEEE T CIRC SYST VID, V22, P1649, DOI 10.1109/TCSVT.2012.2221191
   Sun HM, 2014, IEICE T FUND ELECTR, VE97A, P510, DOI 10.1587/transfun.E97.A.510
   Sze V., 2014, Integrated Circuit and Systems, Algorithms and Architectures, P1
   Zhou N, 2013, PICT COD SYMP, P101, DOI 10.1109/PCS.2013.6737693
   Zhu J, 2014, ASIA S PACIF DES AUT, P367, DOI 10.1109/ASPDAC.2014.6742917
NR 19
TC 20
Z9 24
U1 0
U2 4
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAR
PY 2016
VL 64
BP 133
EP 147
DI 10.1016/j.sysarc.2015.10.002
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DM9QZ
UT WOS:000376702100013
DA 2024-07-18
ER

PT J
AU Lin, CS
   Teng, SM
   Hsiung, PA
AF Lin, Chih-Sheng
   Teng, Shih-Meng
   Hsiung, Pao-Ann
TI Auto-tuning for GPGPU applications using performance and energy model
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT Workshop on Computer Architecture, Embedded Systems, SoC, and VLSI/EDA /
   International Computer Symposium (ICS)
CY DEC 12-14, 2014
CL Taichung, TAIWAN
SP Minist Educ ROC, Dept Informat & Technol Educ, Minist Sci & Technol ROC, Comp Soc Republ China, Taiwan Assoc Cloud Comp, Tunghai Univ, Tunghai Univ, Dept Comp Sci, Minist Educ
DE GPGPU; Performance and Energy modeling; Auto-tuning; Optimization
AB The general-purpose graphic processing unit (GPGPU) is a popular accelerator for general applications such as scientific computing because the applications are massively parallel and the significant power of parallel computing inheriting from GPUs. However, distributing workload among the large number of cores as the execution configuration in a GPGPU is currently still a manual trial-and-error process. Programmers try out manually some configurations and might settle for a sub-optimal one leading to poor performance and/or high power consumption. This paper presents an auto-tuning approach for GPGPU applications with the performance and power models. First, a model-based analytic approach for estimating performance and power consumption of kernels is proposed. Second, an auto-tuning framework is proposed for automatically obtaining a near-optimal configuration for a kernel computation. In this work, we formulated that automatically finding an optimal configuration as the constraint optimization and solved it using either simulated annealing (SA) or genetic algorithm (GA). Experiment results show that the fidelity of the proposed models for performance and energy consumption are 0.86 and 0.89, respectively. Further, the optimization algorithms result in a normalized optimality offset of 0.94% and 0.79% for SA and GA, respectively. (C) 2015 Elsevier B.V. All rights reserved.
C1 [Lin, Chih-Sheng] Ind Technol Res Inst, Informat & Commun Res Labs, Hsinchu, Taiwan.
   [Teng, Shih-Meng; Hsiung, Pao-Ann] Natl Chung Cheng Univ, Dept Comp Sci & Informat Engn, Chaiyi, Taiwan.
C3 Industrial Technology Research Institute - Taiwan; National Chung Cheng
   University
RP Hsiung, PA (corresponding author), Natl Chung Cheng Univ, Dept Comp Sci & Informat Engn, Chaiyi, Taiwan.
EM pahsiung@cs.ccu.edu.tw
OI Hsiung, Pao-Ann/0000-0002-3639-1467
CR [Anonymous], P ACM 4 WORKSH GEN P
   [Anonymous], 2010, 2010 IEEE INT S PAR
   Augonnet C., 2009, P 3 WORKSH HIGHL PAR
   Che SA, 2009, I S WORKL CHAR PROC, P44, DOI 10.1109/IISWC.2009.5306797
   Cheng Luo, 2011, Proceedings of the 2011 IEEE 9th International Conference on Dependable, Autonomic and Secure Computing (DASC 2011), P658, DOI 10.1109/DASC.2011.117
   Choi JW, 2010, PPOPP 2010: PROCEEDINGS OF THE 2010 ACM SIGPLAN SYMPOSIUM ON PRINCIPLES AND PRACTICE OF PARALLEL PROGRAMMING, P115, DOI 10.1145/1693453.1693471
   Da Qi Ren, 2010, 2010 International Conference on Green Computing (Green Comp), P309, DOI 10.1109/GREENCOMP.2010.5598300
   Davidson A., 2011, Proceedings of the 25th IEEE International Parallel & Distributed Processing Symposium (IPDPS 2011), P956, DOI 10.1109/IPDPS.2011.92
   Gehrke A. S., 2011, 2011 IEEE International Symposium on Parallel & Distributed Processing, Workshops and Phd Forum, P2113, DOI 10.1109/IPDPS.2011.390
   Grauer-Gray Scott, 2012, 2012 INNOVATIVE PARA, P1, DOI [10.1 109/InPar.2012.6339595, DOI 10.1109/INPAR.2012.6339595]
   Hong S, 2010, CONF PROC INT SYMP C, P280, DOI 10.1145/1816038.1815998
   Hong S, 2009, CONF PROC INT SYMP C, P152, DOI 10.1145/1555815.1555775
   Jiao Y., 2010, P IEEE ACM INT C CYB, P221
   Kai Ma, 2012, 2012 41st International Conference on Parallel Processing (ICPP 2012), P48, DOI 10.1109/ICPP.2012.31
   Kothapalli K, 2009, 16TH INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING (HIPC), PROCEEDINGS, P463, DOI 10.1109/HIPC.2009.5433179
   Lai J., 2011, P TECHN REP 7840 INR
   Nagasaka H., 2010, 2010 International Conference on Green Computing (Green Comp), P115, DOI 10.1109/GREENCOMP.2010.5598315
   Ping Guo, 2010, Proceedings 2010 International Conference on Computational and Information Sciences (ICCIS 2010), P1154, DOI 10.1109/ICCIS.2010.285
   Xiang Cui, 2010, Proceedings 2010 IEEE 16th International Conference on Parallel and Distributed Systems (ICPADS 2010), P237, DOI 10.1109/ICPADS.2010.64
   Zhang Y, 2011, INT S HIGH PERF COMP, P382, DOI 10.1109/HPCA.2011.5749745
   Zhang YP, 2013, IEEE T PARALL DISTR, V24, P417, DOI 10.1109/TPDS.2012.160
NR 21
TC 3
Z9 3
U1 1
U2 4
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2016
VL 62
BP 40
EP 53
DI 10.1016/j.sysarc.2015.11.012
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA DE9XJ
UT WOS:000370992900005
DA 2024-07-18
ER

PT J
AU Paul, J
   Stechele, W
   Oechslein, B
   Erhardt, C
   Schedel, J
   Lohmann, D
   Schröder-Preikschat, W
   Kröhnert, M
   Asfour, T
   Sousa, É
   Lari, V
   Hannig, F
   Teich, J
   Grudnitsky, A
   Bauer, L
   Henkel, J
AF Paul, Johny
   Stechele, Walter
   Oechslein, Benjamin
   Erhardt, Christoph
   Schedel, Jens
   Lohmann, Daniel
   Schroeder-Preikschat, Wolfgang
   Kroehnert, Manfred
   Asfour, Tamim
   Sousa, Ericles
   Lari, Vahid
   Hannig, Frank
   Teich, Juergen
   Grudnitsky, Artjom
   Bauer, Lars
   Henkel, Joerg
TI Resource-awareness on heterogeneous MPSoCs for image processing
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Resource awareness; Invasive Computing; Image processing; Computer
   vision; MPSoC; Heterogeneous processor
AB Multiprocessor system-on-chip (MPSoC) designs offer a lot of computational power assembled in a compact design. The computing power of MPSoCs can be further augmented by adding massively parallel processor arrays (MPPA) and specialized hardware with instruction-set extensions. On-chip MPPAs can be used to accelerate low-level image-processing algorithms with massive inherent parallelism. However, the presence of multiple processing elements (PEs) with different characteristics raises issues related to programming and application mapping, among others. The conventional approach used for programming heterogeneous MPSoCs results in a static mapping of various parts of the application to different PE types, based on the nature of the algorithm and the structure of the PEs. Yet, such a mapping scheme independent of the instantaneous load on the PEs may lead to under-utilization of some type of PEs while overloading others.
   In this work, we investigate the benefits of using a heterogeneous MPSoC for accelerating various stages within a real-world image-processing algorithm for object-recognition. A case study demonstrates that a resource-aware programming model called Invasive Computing helps to improve the throughput and worst observed latency of the application program, by dynamically mapping applications to different types of PEs available on a heterogeneous MPSoC. (C) 2015 Elsevier B.V. All rights reserved.
C1 [Paul, Johny] Tech Univ Munich, Inst Integrated Syst LIS, D-80290 Munich, Germany.
   [Stechele, Walter] Tech Univ Munich, D-80290 Munich, Germany.
   [Kroehnert, Manfred; Grudnitsky, Artjom; Henkel, Joerg] Karlsruhe Inst Technol, D-76021 Karlsruhe, Germany.
   [Kroehnert, Manfred] Karlsruhe Inst Technol, High Performance Humanoid Technol Lab, D-76021 Karlsruhe, Germany.
   [Asfour, Tamim] Karlsruhe Inst Technol, Inst Anthropomat, D-76021 Karlsruhe, Germany.
   [Bauer, Lars; Henkel, Joerg] Karlsruhe Inst Technol, Chair Embedded Syst, D-76021 Karlsruhe, Germany.
   [Oechslein, Benjamin; Erhardt, Christoph; Schedel, Jens; Lohmann, Daniel; Schroeder-Preikschat, Wolfgang; Sousa, Ericles; Teich, Juergen] Friedrich Alexander Univ Erlangen Nurnberg FAU, Nurnberg, Germany.
   [Lari, Vahid] Friedrich Alexander Univ Erlangen Nurnberg FAU, Dept Comp Sci, Nurnberg, Germany.
   [Hannig, Frank] Friedrich Alexander Univ Erlangen Nurnberg FAU, CS Dept, Architecture & Compiler Design Grp, Nurnberg, Germany.
C3 Technical University of Munich; Technical University of Munich;
   Helmholtz Association; Karlsruhe Institute of Technology; Helmholtz
   Association; Karlsruhe Institute of Technology; Helmholtz Association;
   Karlsruhe Institute of Technology; Helmholtz Association; Karlsruhe
   Institute of Technology; University of Erlangen Nuremberg; University of
   Erlangen Nuremberg; University of Erlangen Nuremberg
RP Paul, J (corresponding author), Tech Univ Munich, Inst Integrated Syst LIS, D-80290 Munich, Germany.
EM johny.paul@tum.de
RI Hannig, Frank/G-5213-2014
OI Hannig, Frank/0000-0003-3663-6484; Lohmann, Daniel/0000-0001-8224-4161;
   Asfour, Tamim/0000-0003-4879-7680
FU German Research Foundation (DFG) as part of the Transregional
   Collaborative Research Centre Invasive Computing [SFB/TR 89]
FX This work was supported by the German Research Foundation (DFG) as part
   of the Transregional Collaborative Research Centre Invasive Computing
   (SFB/TR 89).
CR Abbo AA, 2008, IEEE J SOLID-ST CIRC, V43, P192, DOI 10.1109/JSSC.2007.909328
   [Anonymous], INT C ENG REC SYST A
   Asfour T., 2006, 2 INT WORKSH HUM CTR
   Asfour T., 2008, KARLSRUHE HUMANOID H, P447
   Azad P., 2009, INTELLIGENT ROBOTS S
   Azad P., 2011, INTEGRATED VISION TO
   Bartolini D.B., 2013, P 50 ANN DES AUT C, P77
   Baumann A, 2009, SOSP'09: PROCEEDINGS OF THE TWENTY-SECOND ACM SIGOPS SYMPOSIUM ON OPERATING SYSTEMS PRINCIPLES, P29
   Colmenares JuanA., 2013, Proceedings of the 50th Annual Design Automation Conference. DAC'13, DOI DOI 10.1145/2463209.2488827
   Daga M., 2011, Proceedings of the 2011 Symposium on Application Accelerators in High-Performance Computing (SAAHPC 2011), P141, DOI 10.1109/SAAHPC.2011.29
   Gaisler J., GRLIP IP LIB USERS M
   Grudnitsky A, 2014, INT CONF COMPIL ARCH, DOI 10.1145/2656106.2656119
   Grudnitsky A, 2012, DES AUT TEST EUROPE, P1555
   Hannig F, 2014, ACM T EMBED COMPUT S, V13, DOI 10.1145/2584660
   Harris C., 1988, P ALV VIS C, P5210
   Henkel J, 2012, ASIA S PACIF DES AUT, P193, DOI 10.1109/ASPDAC.2012.6164944
   Hoffmann H., 2011, MITCSAILTR2011016
   Klues K., 2010, PROCESSES RESOURCE M
   Lowe D., 1999, INT J COMPUT VISION, V2
   Nelson B., 2009, INT C FIELD PROGR LO
   Oechslein B., 2011, P INT WORKSH SYST FU
   Sousa Ericles Rodrigues, 2013, 2013 Conference on Design and Architectures for Signal and Image Processing (DASIP), P88
   Synopsys, 2009, CHIPIT PLAT ED ASIC
   Teich J, 2014, J SIGNAL PROCESS SYS, V77, P31, DOI 10.1007/s11265-014-0905-0
   Teich J, 2011, MULTIPROCESSOR SYSTEM-ON-CHIP: HARDWARE DESIGN AND TOOL INTEGRATION, P241, DOI 10.1007/978-1-4419-6460-1_11
   VANGAL S, 2007, SOL STAT CIRC C 2007, P98, DOI DOI 10.1109/ISSCC.2007.373606
NR 26
TC 5
Z9 7
U1 0
U2 3
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2015
VL 61
IS 10
SI SI
BP 668
EP 680
DI 10.1016/j.sysarc.2015.09.002
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DA0NA
UT WOS:000367492700017
DA 2024-07-18
ER

PT J
AU Moreno, E
   Webber, T
   Marcon, C
   Moraes, F
   Calazans, N
AF Moreno, Edson
   Webber, Thais
   Marcon, Cesar
   Moraes, Fernando
   Calazans, Ney
TI MoNoC: A monitored network on chip with path adaptation mechanism
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE NoC; Networks on chip; Monitoring; Routing methods; Adaptive control
AB Complex systems on chip containing dozens of processing resources with critical communication requirements usually rely on the use of networks on chip (NoCs) as communication infrastructure. NoCs provide significant advantages over simpler infrastructures such as shared busses or point to point communication, including higher scalability, more efficient energy management, higher bandwidth and lower average latency. Applications running on NoCs with more than 10% of bandwidth usage attest that the most significant portion of message latencies refers to buffered packets waiting to enter the NoC, whereas the latency portion that depends on the packet traversing the NoC is sometimes negligible. This work presents an adaptive routing architecture, named Monitored NoC (MoNoC), which is based on a traffic monitoring mechanism and the exchange of high priority control packets. This method enables to adapt paths by choosing less congested routes. Practical experiments show that the proposed path adaptation is a fast process, enabling to transmit packets with smaller latencies, up to 9 times smaller, by using non-congested NoC regions. (C) 2014 Elsevier B.V. All rights reserved.
C1 [Moreno, Edson; Webber, Thais; Marcon, Cesar; Moraes, Fernando; Calazans, Ney] PUCRS Univ, Dept Comp Sci, BR-90619900 Porto Alegre, RS, Brazil.
C3 Pontificia Universidade Catolica Do Rio Grande Do Sul
RP Moraes, F (corresponding author), PUCRS Univ, Dept Comp Sci, BR-90619900 Porto Alegre, RS, Brazil.
EM cesar.marcon@pucrs.br; fernando.moraes@pucrs.br; ney.calazans@pucrs.br
RI Webber, Thais/C-6099-2012; Marcon, César/J-4394-2015; Calazans, Ney
   Laert Vilar/A-5271-2013; Moraes, Fernando Gehm/F-7488-2012
OI Webber, Thais/0000-0002-8091-6021; Calazans, Ney Laert
   Vilar/0000-0002-0467-4294; Moraes, Fernando Gehm/0000-0001-6126-6847;
   Marcon, Cesar/0000-0002-7811-7896
FU CNPq [472126/2013-0, 302625/2012-7, 310864/2011-9, 552699/2011-0,
   141247/2005-3]; CAPES [708/11]; FAPERGS [11/1445-0, 12/1777-4]; Docfix
   SPI [2843-25.51/12-3]
FX The authors acknowledge the support of research agencies grants as
   follows. CNPq under grants 472126/2013-0, 302625/2012-7, 310864/2011-9,
   552699/2011-0, 141247/2005-3; CAPES under grant 708/11; FAPERGS under
   grants 11/1445-0, 12/1777-4 and Docfix SPI 2843-25.51/12-3. This article
   is an extension of a paper presented at the ISCAS 2014 Conference.
CR Al Faruque Mohammad Abdullah, 2008, 2008 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), P543, DOI 10.1109/ICCAD.2008.4681628
   Al Faruque MA, 2012, IEEE T VLSI SYST, V20, P257, DOI 10.1109/TVLSI.2010.2094215
   Ancajas DM, 2013, DES AUT TEST EUROPE, P1032
   [Anonymous], INT WORKSH REC COMM
   [Anonymous], PRINCIPLES PRACTICE
   Ascia G, 2008, IEEE T COMPUT, V57, P809, DOI [10.1109/TC.2008.38, 10.1109/TC.2007.38]
   Benini L, 2002, COMPUTER, V35, P70, DOI 10.1109/2.976921
   Carara E, 2011, DES AUT TEST EUROPE, P401
   Ebi T., 2010, 2010 IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P223
   Garbade A, 2013, EUROMICRO WORKSHOP P, P470, DOI 10.1109/PDP.2013.76
   GLASS CJ, 1994, J ACM, V41, P874, DOI 10.1145/185675.185682
   Guang L, 2010, ACM T EMBED COMPUT S, V9, DOI 10.1145/1698772.1698783
   Henkel J, 2003, COMPUTER, V36, P119, DOI 10.1109/MC.2003.1231200
   Huang YSC, 2010, DES AUT CON, P449
   Josephson Judith., 2011, The persian language in history (beitrage zur iranistik 33), P23
   Kornaros G, 2012, IEEE SYM PARA DISTR, P248, DOI 10.1109/IPDPSW.2012.27
   Li-Wei Wu, 2011, 2011 IEEE 9th International Symposium on Parallel and Distributed Processing with Applications (ISPA), P177, DOI 10.1109/ISPA.2011.38
   Lotfi-Kamran P, 2010, J SYST ARCHITECT, V56, P256, DOI 10.1016/j.sysarc.2010.05.002
   Ma S, 2011, ISCA 2011: PROCEEDINGS OF THE 38TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P413, DOI 10.1145/2024723.2000113
   Mak T, 2011, IEEE T IND ELECTRON, V58, P3701, DOI 10.1109/TIE.2010.2081953
   Manevich R., 2011, Proceedings of the 2011 14th Euromicro Conference on Digital System Design. Architectures, Methods and Tools. (DSD 2011), P39, DOI 10.1109/DSD.2011.10
   Matos D., 2010, Proceedings of the 2010 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (IC-SAMOS 2010), P193, DOI 10.1109/ICSAMOS.2010.5642065
   Mehranzadeh A., 2010, 2010 5th International Symposium on Telecommunications (IST), P274, DOI 10.1109/ISTEL.2010.5734036
   Moreno EI, 2011, P IEEE RAP SYST PROT, P193, DOI 10.1109/RSP.2011.5929995
   Radetzki M., 2011, 2011 Proceedings of IEEE/IFIP 9th International Conference on Embedded and Ubiquitous Computing (EUC 2011), P33, DOI 10.1109/EUC.2011.36
   Rahmani AM, 2014, IEEE T COMPUT, V63, P734, DOI 10.1109/TC.2012.278
   Ramanujam R.S., 2010, ACM/IEEE Symposium on Architectures for Networking and Communications Systems (ANCS), P1
   Rantala Ville, 2008, 26th Norchip Conference, P233, DOI 10.1109/NORCHP.2008.4738318
   Su Hu, 2012, 2012 IEEE/ACIS 11th International Conference on Computer and Information Science (ICIS), P457, DOI 10.1109/ICIS.2012.20
   Tedesco L., 2010, Proceedings 2010 International Symposium on System-on-Chip - SOC, P84, DOI 10.1109/ISSOC.2010.5625541
   Wang CF, 2010, CSI INT SYMP COMPUT, P137, DOI 10.1109/CADS.2010.5623552
   Xi Chen, 2012, 2012 Sixth IEEE/ACM International Symposium on Networks-on-Chip (NoCS), P43, DOI 10.1109/NOCS.2012.12
   Xie ZB, 2012, 2012 IEEE INTERNATIONAL SYMPOSIUM ON MULTIMEDIA (ISM), P1, DOI 10.1109/ISM.2012.9
   Yazdi M. A., 2010, 2010 First Workshop on Hardware and Software Implementation and Control of Distributed MEMS (DMEMS), P72, DOI 10.1109/dMEMS.2010.18
   Yin Alexander Wei, 2009, 2009 4th IEEE Conference on Industrial Electronics and Applications, P434, DOI 10.1109/ICIEA.2009.5138243
   Zhao J, 2011, IEEE T VLSI SYST, V19, P1011, DOI 10.1109/TVLSI.2010.2043964
NR 36
TC 4
Z9 4
U1 0
U2 8
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2014
VL 60
IS 10
BP 783
EP 795
DI 10.1016/j.sysarc.2014.10.002
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CA9XH
UT WOS:000349277600001
OA Green Published
DA 2024-07-18
ER

PT J
AU An, K
   Shekhar, S
   Caglar, F
   Gokhale, A
   Sastry, S
AF An, Kyoungho
   Shekhar, Shashank
   Caglar, Faruk
   Gokhale, Aniruddha
   Sastry, Shivakumar
TI A cloud middleware for assuring performance and high availability of
   soft real-time applications
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE High availability; Real-time; Quality of service; Cloud computing;
   Middleware; Framework; Publish/Subscribe
AB Applications are increasingly being deployed in the cloud due to benefits stemming from economy of scale, scalability, flexibility and utility-based pricing model. Although most cloud-based applications have hitherto been enterprise-style, there is an emerging need for hosting real-time streaming applications in the cloud that demand both high availability and low latency. Contemporary cloud computing research has seldom focused on solutions that provide both high availability and real-time assurance to these applications in a way that also optimizes resource consumption in data centers, which is a key consideration for cloud providers. This paper makes three contributions to address this dual challenge. First, it describes an architecture for a fault-tolerant framework that can be used to automatically deploy replicas of virtual machines in data centers in a way that optimizes resources while assuring availability and responsiveness. Second, it describes the design of a pluggable framework within the fault-tolerant architecture that enables plugging in different placement algorithms for VM replica deployment. Third, it illustrates the design of a framework for real-time dissemination of resource utilization information using a real-time publish/subscribe framework, which is required by the replica selection and placement framework. Experimental results using a case study that involves a specific replica placement algorithm are presented to evaluate the effectiveness of our architecture. (C) 2014 Elsevier B.V. All rights reserved.
C1 [An, Kyoungho; Shekhar, Shashank; Caglar, Faruk; Gokhale, Aniruddha] Vanderbilt Univ, ISIS, Dept Elect Engn & Comp Sci, Nashville, TN 37235 USA.
   [Sastry, Shivakumar] Univ Akron, Dept Elect & Comp Engn, Complex Engn Syst Lab, Akron, OH 44325 USA.
C3 Vanderbilt University; University System of Ohio; University of Akron
RP An, K (corresponding author), Vanderbilt Univ, ISIS, Dept Elect Engn & Comp Sci, 221 Kirkland Hall, Nashville, TN 37235 USA.
EM kyoungho.an@vanderbilt.edu; shashank.shekhar@vanderbilt.edu;
   faruk.caglar@vanderbilt.edu; a.gokhale@vanderbilt.edu;
   ssastry@uakron.edu
RI Shekhar, Shashank/AAB-3115-2020
OI Shekhar, Shashank/0000-0003-0363-5362; Gokhale,
   Aniruddha/0000-0002-7706-7102
FU NSF [CAREER/CNS 0845789, SHF/CNS 0915976]; Direct For Computer & Info
   Scie & Enginr; Division Of Computer and Network Systems [0845789]
   Funding Source: National Science Foundation; Div Of Information &
   Intelligent Systems; Direct For Computer & Info Scie & Enginr [1237069]
   Funding Source: National Science Foundation
FX This work was supported in part by NSF awards CAREER/CNS 0845789 and
   SHF/CNS 0915976. Any opinions, findings, and conclusions or
   recommendations expressed in this material are those of the author(s)
   and do not necessarily reflect the views of the National Science
   Foundation.
CR [Anonymous], 2003, P ACM S OP SYST PRIN
   [Anonymous], 2013, P 8 ACM EUROPEAN C C
   [Anonymous], 2011, MSRTR
   Armbrust M, 2010, COMMUN ACM, V53, P50, DOI 10.1145/1721654.1721672
   Barth Wolfgang., 2008, NAGIOS SYSTEM NETWOR, V2nd
   Beloglazov Anton, 2010, Proceedings 2010 10th IEEE/ACM International Conference on Cluster, Cloud and Grid Computing (CCGrid), P577, DOI 10.1109/CCGRID.2010.45
   BERKEY JO, 1987, J OPER RES SOC, V38, P423, DOI 10.2307/2582731
   Chippa M., 2013, POSTER WORKSH MED CY
   Corradi A, 2012, 2012 IEEE SYMPOSIUM ON COMPUTERS AND COMMUNICATIONS (ISCC), P67, DOI 10.1109/ISCC.2012.6249270
   Corsaro A., 2009, 10 REASONS CHOOSING
   Corsaro A, 2006, EMERG COMMUN-STUD NE, V8, P79
   Cully B., 2008, P S NETW SYST DES IM, P161
   de Chaves SA, 2011, IEEE COMMUN MAG, V49, P130, DOI 10.1109/MCOM.2011.6094017
   Eugster PT, 2003, ACM COMPUT SURV, V35, P114, DOI 10.1145/857076.857078
   Fontan J., 2008, OP SOURC GRID CLUST
   Foster I., 2008, GRID COMPUTING ENV W, P1
   Gamma E., 1994, Design patterns: Elements of reusable object-oriented software
   Valls MG, 2013, IEEE T IND INFORM, V9, P228, DOI 10.1109/TII.2012.2198662
   Guinard D., 2010, 2010 Internet of Things (IOT 2010), DOI 10.1109/IOT.2010.5678452
   Han Fang-fang, 2011, Journal of Shanghai University, V15, P381, DOI 10.1007/s11741-011-0755-1
   Hou Kai-Yuan., 2011, HYDRAVM LOW COST TRA
   Huang CF, 2007, ADV INTEL SYS RES, V2, P1
   Hyser C., 2007, AUTONOMIC VIRTUAL MA
   Kivity A., 2007, P LIN S DTTAW DNTOR, V1, P225
   Massie ML, 2004, PARALLEL COMPUT, V30, P817, DOI 10.1016/j.parco.2004.04.001
   Nathuji R, 2010, EUROSYS'10: PROCEEDINGS OF THE EUROSYS 2010 CONFERENCE, P237
   Nurmi D, 2009, CCGRID: 2009 9TH IEEE INTERNATIONAL SYMPOSIUM ON CLUSTER COMPUTING AND THE GRID, P124, DOI 10.1109/CCGRID.2009.93
   Object Management Group, 2007, DAT DISTR SERV REAL
   Scales Daniel J., 2010, Operating Systems Review, V44, P30, DOI 10.1145/1899928.1899932
   Schmidt D.C., 2008, 2008 IEEE International Symposium on Parallel and Distributed Processing, P1, DOI DOI 10.1109/IPDPS.2008.4536567
   Sisu Xi, 2011, 2011 International Conference on Embedded Software (EMSOFT 2011), P39
   Takai T., 2012, Cloud Computing Strategy
   Tamura Y., USENIX 2008 POST SES
   Tickoo Omesh, 2010, SIGMETRICS Perform. Eval. Rev, V37, P55, DOI DOI 10.1145/1710115.1710126
   Xing Pu, 2010, 2010 IEEE 3rd International Conference on Cloud Computing (CLOUD 2010), P51, DOI 10.1109/CLOUD.2010.65
NR 35
TC 21
Z9 29
U1 0
U2 10
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2014
VL 60
IS 9
BP 757
EP 769
DI 10.1016/j.sysarc.2014.01.009
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AS7MD
UT WOS:000344439200004
DA 2024-07-18
ER

PT J
AU Birem, M
   Berry, F
AF Birem, Merwan
   Berry, Francois
TI DreamCam: A modular FPGA-based smart camera architecture
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Smart camera; Image processing; Interest points; VHDL; Harris and
   Stephen algorithm; Field Programmable Gate Array (FPGA); Hardware
   implementation; Real-time system
AB DreamCam is a modular smart camera constructed with the use of an FPGA like main processing board. The core of the camera is an Altera Cyclone-Ill associated with a CMOS imager and six private Ram blocks. The main novel feature of our work consists in proposing a new smart camera architecture and several modules (IP) to efficiently extract and sort the visual features in real time. In this paper, extraction is performed by a Harris and Stephen filtering associated with customized modules. These modules extract, select and sort visual features in real-time. As a result, DreamCam (with such a configuration) provides a description of each visual feature in the form of its position and the grey-level template around it. (C) 2014 Elsevier B.V. All rights reserved.
C1 [Birem, Merwan; Berry, Francois] UBP CNRS, UMR 6602, Inst Pascal, F-63177 Aubiere, France.
C3 Centre National de la Recherche Scientifique (CNRS); CNRS - Institute
   for Engineering & Systems Sciences (INSIS); Universite Clermont Auvergne
   (UCA)
RP Birem, M (corresponding author), UBP CNRS, UMR 6602, Inst Pascal, Campus Cezeaux,24 Ave Landais, F-63177 Aubiere, France.
EM merwan.birem@hotmail.fr
OI BIREM, Merwan/0000-0001-8068-2213
FU Euripides European Program (Eureka); Seamoves Project; Altera
   Corporation
FX The work reported in this paper was supported by the Euripides European
   Program (Eureka), Seamoves Project, and the Altera Corporation under an
   equipment grant.
CR Albani L., 2002, ESSCIRC 2002. Proceedings of the 28th European Solid-State Circuit Conference, P367
   Benedetti A, 1998, PROC CVPR IEEE, P586, DOI 10.1109/CVPR.1998.698665
   Benitez D., 1999, Computer Vision Systems. First International Conference, ICVS'99. Proceedings, P348
   Böhm W, 2002, J SUPERCOMPUT, V21, P117, DOI 10.1023/A:1013623303037
   Bramberger M, 2004, RTAS 2004: 10TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P174, DOI 10.1109/RTTAS.2004.1317262
   Brandon M., 2010, RAPID CORNER DETECTI
   Carey S.J., J SYST ARCHITECT
   Chalimbaud P., 2009, INT J ROBOT RES
   Chalimbaud P, 2007, EURASIP J EMBED SYST, DOI 10.1155/2007/35010
   Chen L., 2005, TECH AUTOMAT APPL, V24, P55
   Davison AJ, 2003, NINTH IEEE INTERNATIONAL CONFERENCE ON COMPUTER VISION, VOLS I AND II, PROCEEDINGS, P1403
   Davison AJ, 2002, IEEE T PATTERN ANAL, V24, P865, DOI 10.1109/TPAMI.2002.1017615
   DeHon A, 2000, COMPUTER, V33, P41, DOI 10.1109/2.839320
   Dietrich B., 2009, THESIS U W AUSTR
   Ekstrand F., 2008, 39 INT S ROB ISR 200, P70
   Forstner W., 1994, Computer Vision - ECCV '94. Third European Conference on Computer Vision. Proceedings. Vol.II, P383, DOI 10.1007/BFb0028370
   Goshorn D., 2010, Proceedings 2010 International Conference on Field Programmable Logic and Applications (FPL 2010), P582, DOI 10.1109/FPL.2010.114
   Harris C., 1988, ALVEY VISION C, P147151
   Hengstler S, 2007, PROCEEDINGS OF THE SIXTH INTERNATIONAL SYMPOSIUM ON INFORMATION PROCESSING IN SENSOR NETWORKS, P360, DOI 10.1109/IPSN.2007.4379696
   Kleihorst R, 2007, 2007 IEEE CONFERENCE ON ADVANCED VIDEO AND SIGNAL BASED SURVEILLANCE, P69, DOI 10.1109/AVSS.2007.4425288
   Mikolajczyk K, 2005, IEEE T PATTERN ANAL, V27, P1615, DOI 10.1109/TPAMI.2005.188
   Moini A., 2000, VISION CHIPS A MOINI
   Moorhead TWJ, 1999, IEE CONF PUBL, P865, DOI 10.1049/cp:19990448
   MORAVEC HP, 1980, THESIS CARNEGIE MELL
   Mosqueron R, 2007, EURASIP J EMBED SYST, DOI 10.1155/2007/24163
   Rowe D.G.A., 2007, CMURITR0713
   Shi Yu., Smart Cameras: A Review
   Wolf W., 2009, PERVASIVE SMART CAME
   Woodfill J, 1997, 5TH ANNUAL IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, P201, DOI 10.1109/FPGA.1997.624620
   YASUURA H, 1982, IEEE T COMPUT, V31, P1192, DOI 10.1109/TC.1982.1675943
   Yiran L., 2006, DIGIT SIGNAL PROCESS
NR 31
TC 32
Z9 33
U1 1
U2 25
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUN
PY 2014
VL 60
IS 6
BP 519
EP 527
DI 10.1016/j.sysarc.2014.01.006
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AJ7LJ
UT WOS:000337877900004
OA Green Published
DA 2024-07-18
ER

PT J
AU Jiang, W
   Guo, ZL
   Ma, Y
   Sang, N
AF Jiang, Wei
   Guo, Zhenlin
   Ma, Yue
   Sang, Nan
TI Measurement-based research on cryptographic algorithms for embedded
   real-time systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Embedded system; Real-time; Energy; Security; Cryptographic algorithms
ID SECURITY; SOFTWARE
AB Security, energy and timing are three main concerns for embedded real-time systems, especially in battery-powered security-critical embedded systems. Existing researches on cryptographic algorithms seriously ignored the timing properties and their running environments were supposed for general applications while not based on real-time operating systems. In this paper we make efforts to analyse both energy and time related characteristics of widely used cryptographic algorithms for data-sensitive embedded real-time systems. All our studies are based on empirical data measured from a widely used ARM9 developing platform which runs security-critical test tasks within the real-time operating systems mu C/OSII. To efficiently obtain precise and accuracy data, we use NI instrument and devise a well-defined data-processing method. Identifying the inherent characteristics of security algorithms, we propose a multi-dimensional analysis framework that reveals potential features cryptographic algorithms from the angles of power, speed, and unit energy cost. The energy and time features of most popular cryptographic algorithms including symmetric, asymmetric, and hash algorithms are well studied. In addition, some mathematical models are also built to help explain and investigate these features. Based on the experiments and analysis, we found some interesting results like (1) energy consumptions and time overheads of cryptographic algorithms are not linear functions of the size of plain text, (2) energy cost is near-linear to the execution time of each cryptographic algorithm under any data size due to the hard/software experimental platform constraint, (3) the power is a Gaussian function of data size while the processing speed and unit energy are polynomial functions of data size. We believe this paper could help the design of security-critical applications in embedded real-time systems, e.g. utilizing directly these experimental data of cryptographic algorithms or these fitting mathematical functions to optimize the energy consumption of security-critical real-time applications under limited resources and security requirements. (C) 2013 Elsevier B.V. All rights reserved.
C1 [Jiang, Wei; Guo, Zhenlin; Ma, Yue; Sang, Nan] Univ Elect Sci & Technol China, Sch Comp Sci & Engn, Chengdu, Peoples R China.
   [Jiang, Wei] Univ Elect Sci & Technol China, Sch Informat & Software Engn, Chengdu, Peoples R China.
C3 University of Electronic Science & Technology of China; University of
   Electronic Science & Technology of China
RP Jiang, W (corresponding author), Univ Elect Sci & Technol China, Sch Comp Sci & Engn, Chengdu, Peoples R China.
EM weijiang@uestc.edu.cn
FU National Natural Science Foundation of China [61003032]; Fundamental
   Research Fund for the Central Universities of China [ZYGX2011J061];
   Research Fund of National Key Laboratory of Computer Architecture
   [CARCH201104]
FX This work was partly supported by the National Natural Science
   Foundation of China under Grant No. 61003032, the Fundamental Research
   Fund for the Central Universities of China under Grant No. ZYGX2011J061
   and the Research Fund of National Key Laboratory of Computer
   Architecture under Grant No. CARCH201104.
CR ACQUAVIVA A, 2001, ACM SIGARCH COMPUTER, V29, P13
   [Anonymous], 2009, AC DC POWER HITESTER
   [Anonymous], 2008, MAKE ACCURATE POWER
   Chandramouli R., 2006, ACM Transactions on Information and Systems Security, V9, P162, DOI 10.1145/1151414.1151417
   Chang CC, 2007, IEEE IC COMP COM NET, P95
   Chaturvedi V, 2012, J SYST ARCHITECT, V58, P387, DOI 10.1016/j.sysarc.2012.08.002
   Cheminod M, 2013, IEEE T IND INFORM, V9, P277, DOI 10.1109/TII.2012.2198666
   FREEMAN W, 1999, P 7 INT S MOD AN SIM, P348
   Gutmann P., 2012, CRYPTLIB SECURITY TO
   Harmon Robert R., 2009, PICMET '09 - 2009 Portland International Conference on Management of Engineering & Technology, P1707, DOI 10.1109/PICMET.2009.5261969
   Jiang K, 2012, DES AUT TEST EUROPE, P947
   Jiang W., 2012, PROCEEDINGS OF 9TH I, P1495
   Muttreja A, 2005, DES AUT CON, P23
   Muttreja A, 2007, IEEE T COMPUT AID D, V26, P542, DOI 10.1109/TCAD.2006.883914
   Potlapally NR, 2006, IEEE T MOBILE COMPUT, V5, P128, DOI 10.1109/TMC.2006.16
   Qiu MK, 2011, IEEE T SMART GRID, V2, P715, DOI 10.1109/TSG.2011.2160298
   Ravi S., 2004, ACM T EMBED COMPUT S, V3, P461, DOI [DOI 10.1145/1015047.1015049, 10.1145/1015047.1015049]
   Sha L., 2009, Cyber-physical systems: A new frontier, Machine Learning in Cyber Trust, P3, DOI [10.1007/978-0-387-88735-7_1, DOI 10.1007/978-0-387-88735-7_1]
   Tiwari V., 1994, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, V2, P437, DOI 10.1109/92.335012
   Tiwari V, 1998, VLSI DES, V7, P225, DOI 10.1155/1998/89432
   Xie T., 2007, ACM TRANSACTIONS ON, V6, P20
   Xie T, 2006, IEEE T COMPUT, V55, P864, DOI 10.1109/TC.2006.110
   [No title captured]
NR 23
TC 16
Z9 17
U1 0
U2 6
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2013
VL 59
IS 10
BP 1394
EP 1404
DI 10.1016/j.sysarc.2013.09.008
PN D
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 296QZ
UT WOS:000330201800022
DA 2024-07-18
ER

PT J
AU Tino, A
   Khan, GN
AF Tino, Anita
   Khan, Gul N.
TI High performance NoC synthesis using analytical modeling and simulation
   with optimal power and minimal IC area
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Network-on-Chip (NoC); Power and performance; Topology synthesis
   optimization; Multiprocessor System-on-Chip (MPSoC)
ID CHIP; NETWORKS; SYSTEMS; AWARE; TOOL
AB This paper presents an analytical modeling and simulation NoC synthesis tool for designing low-power, high performance MPSoCs. The design process employs a power and performance predictive analysis method to combine the advantages of modeling and simulation during NoC topology generation. The synthesis tool is able to accurately account for performance metrics of the target application, while simultaneously evaluating for power related constraints using a multi-objective Tabu search based method. The tool is also able to assess and alleviate dynamic effects of contention and deadlock during synthesis. The proposed design method was tested using various multimedia and networking benchmarks, where the generated topologies were found to offer improvements in power and performance when compared to existing works. (C) 2013 Elsevier B.V. All rights reserved.
C1 [Tino, Anita; Khan, Gul N.] Ryerson Univ, Toronto, ON M5B 2K3, Canada.
C3 Toronto Metropolitan University
RP Khan, GN (corresponding author), Ryerson Univ, 350 Victoria St, Toronto, ON M5B 2K3, Canada.
EM gnkhan@ee.ryerson.ca
RI Khan, Gul N/JNS-6922-2023; Khan, Gul N/E-4250-2015
OI Khan, Gul N/0000-0003-3169-5952
FU NSERC Canada; Electrical & Computer Engineering Department at Ryerson
   University
FX The authors acknowledge the financial support provided by NSERC Canada
   and the Electrical & Computer Engineering Department at Ryerson
   University.
CR Adya SN, 2003, IEEE T VLSI SYST, V11, P1120, DOI 10.1109/TVLSI.2003.817546
   Ahonen T., 2004, Proceedings of the 2004 International Workshop on System Level Interconnect Prediction, P53
   Alho M., 2003, INT WRKS DES DIAGN E
   [Anonymous], DES AUT TEST EUR C E
   [Anonymous], 2006, Simulation
   [Anonymous], 2006, IEEE ACM INT C COMP
   [Anonymous], P 2 IEEE ACM IFIP IN
   Arjomand M, 2008, 2008 INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP, PROCEEDINGS, P69
   Beraha R, 2010, DES AUT TEST EUROPE, P1408
   Bogdan P., 2010, 2010 IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P231
   Bogdan P, 2011, IEEE T COMPUT AID D, V30, P508, DOI 10.1109/TCAD.2011.2111270
   Dally W. J., 2004, Principles and Practices of Interconnection Networks
   DUATO J, 1995, IEEE T PARALL DISTR, V6, P1055, DOI 10.1109/71.473515
   Dumitriu V., 2008, THESIS RYERSON U
   Dumitriu V, 2009, IEEE T VLSI SYST, V17, P1433, DOI 10.1109/TVLSI.2008.2004592
   Glover F., 1998, Tabu Search
   Goossens K, 2005, IEEE DES TEST COMPUT, V22, P414, DOI 10.1109/MDT.2005.99
   Guindani G., 2009, IEEE NOC S, P89
   Hu JC, 2003, ASP-DAC 2003: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, P233, DOI 10.1109/ASPDAC.2003.1195022
   Leary G, 2009, IEEE T VLSI SYST, V17, P674, DOI 10.1109/TVLSI.2008.2011205
   Millberg M, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P890, DOI 10.1109/DATE.2004.1269001
   Murali S, 2004, DES AUT CON, P914, DOI 10.1145/996566.996809
   Neeb C, 2008, J SYST ARCHITECT, V54, P384, DOI 10.1016/j.sysarc.2007.07.006
   NI LM, 1993, COMPUTER, V26, P62, DOI 10.1109/2.191995
   Ogras UY, 2010, IEEE T COMPUT AID D, V29, P2001, DOI 10.1109/TCAD.2010.2061613
   Ogras UY, 2005, IEEE IC CAD, P246, DOI 10.1109/ICCAD.2005.1560072
   Pasricha S, 2006, IEEE T VLSI SYST, V14, P241, DOI 10.1109/TVLSI.2006.871763
   Rahmati D, 2007, PR IEEE COMP DESIGN, P142
   Rahmati Dara, 2009, Proceedings of the 2009 IEEE/ACM International Conference on Computer-Aided Design (ICCAD 2009), P579, DOI 10.1145/1687399.1687507
   Samadi K., 2008, GSRC ANN S
   Scherrer A, 2009, MICROPROCESS MICROSY, V33, P72, DOI 10.1016/j.micpro.2008.08.010
   Secchi S, 2008, 11TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN - ARCHITECTURES, METHODS AND TOOLS : DSD 2008, PROCEEDINGS, P141, DOI 10.1109/DSD.2008.64
   Seiculescu C, 2010, IEEE T COMPUT AID D, V29, P1987, DOI 10.1109/TCAD.2010.2061610
   Sepúlveda J, 2010, SBCCI 2010: 23RD SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, P97
   Srinivasan K., 2006, IEEE T VERY LARGE SC, V14, P405
   Srinivasan K., 2006, PROC DESIGN AUTOMATI, P1
   Wang HS, 2005, DES AUT TEST EUROPE, P1238
   WOODSIDE CM, 1995, IEEE T COMPUT, V44, P20, DOI 10.1109/12.368012
   Xu JF, 1999, MANAGE SCI, V45, P330, DOI 10.1287/mnsc.45.3.330
   Ye TT, 2002, DES AUT CON, P524, DOI 10.1109/DAC.2002.1012681
NR 40
TC 3
Z9 3
U1 0
U2 7
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2013
VL 59
IS 10
BP 1348
EP 1363
DI 10.1016/j.sysarc.2013.09.001
PN D
PG 16
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 296QZ
UT WOS:000330201800018
DA 2024-07-18
ER

PT J
AU Gracioli, G
   Fischmeister, S
AF Gracioli, Giovani
   Fischmeister, Sebastian
TI Tracing and recording interrupts in embedded software
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Embedded Systems; Record and Replay; Debugging; Tracing
ID PARALLEL PROGRAMS; RECORD/REPLAY; REPLAY
AB During the system development, developers often must correct wrong behavior in the software-an activity colloquially called program debugging. Debugging is a complex activity, especially in real-time embedded systems because such systems interact with the physical world and make heavy use of interrupts for timing and driving I/O devices.
   Debugging interrupts is difficult, because they cause non-linear control flow in programs which is hard to reproduce in software. Record/replay mechanisms have proven their use to debugging embedded systems, because they provide means to recreate control flows offline where they can be debugged.
   In this work, we present the data tracing part of the record/replay mechanism that is specifically targeted to record interrupt behavior. To tune our tracing mechanism, we use the observed principle of return address clustering and a formal model for quantitative reasoning about the tracing mechanism. The presented heuristic and mechanisms show surprisingly good results-with higher fingerprint widths an 800 percent speedup on the selector function and a 300 percent reduction on duplicates for non-optimal selector functions-considering the leanness of the approach. Using an equal portion for the fingerprint and for the return address lead to the best results in our experiments. Crown Copyright (c) 2012 Published by Elsevier B.V. All rights reserved.
C1 [Gracioli, Giovani; Fischmeister, Sebastian] Univ Waterloo, Real Time Embedded Software Grp, Waterloo, ON N2L 3G1, Canada.
C3 University of Waterloo
RP Fischmeister, S (corresponding author), Univ Waterloo, Real Time Embedded Software Grp, Waterloo, ON N2L 3G1, Canada.
EM giovani@lisha.ufsc.br; sfischme@uwaterloo.ca
RI Gracioli, Giovani/E-7406-2013; Gracioli, Giovani/AAC-8466-2019
FU Foreign Affairs and International Trade Canada/Affaires etrangeres et
   Commerce international Canada (DFAIT); Coordination for Improvement of
   Higher Level Personnel (CAPES) [CAPES-DFAIT 004/11]; NSERC [DG
   357121-2008, ORF-RE03-045, ORF-RE04-036, ORF-RE04-039, APCPJ 386797-09,
   CFI 20314]; CMC [ISOP IS09-06-037]
FX This research was supported in part by the Foreign Affairs and
   International Trade Canada/Affaires etrangeres et Commerce international
   Canada (DFAIT), Coordination for Improvement of Higher Level Personnel
   (CAPES), CAPES-DFAIT 004/11, NSERC DG 357121-2008, ORF-RE03-045,
   ORF-RE04-036, ORF-RE04-039, APCPJ 386797-09, CFI 20314 and CMC, ISOP
   IS09-06-037, and the industrial partners associated with these projects.
CR Altekar G, 2009, SOSP'09: PROCEEDINGS OF THE TWENTY-SECOND ACM SIGOPS SYMPOSIUM ON OPERATING SYSTEMS PRINCIPLES, P193
   [Anonymous], 0203 NAT I STAND TEC
   AUDENAERT KMR, 1994, MICROPROCESS MICROSY, V18, P601, DOI 10.1016/0141-9331(94)90038-8
   Baginski J., 1974, 3 FACHTAGUNG PROGRAM, P173
   Barnes DanH., 1974, Conference record of the 7th annual workshop on Microprogramming, P25
   Bouyssounouse Bruno., 2005, EMBEDDED SYSTEMS DES
   Cargill T. A., 1987, Proceedings of the Second International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS II) (Cat. No.87CH2440-6), P82
   Choudhuri S., 2009, SAC, P1676, DOI DOI 10.1145/1529282.1529657
   Deb K., 2001, WIL INT S SYS OPT
   Dodd P., MONITORING DEBUGGING, P143
   Fischmeister S, 2010, IEEE T IND INFORM, V6, P652, DOI 10.1109/TII.2010.2068304
   FOX EA, 1992, COMMUN ACM, V35, P105, DOI 10.1145/129617.129623
   Frohlich A. A., 2001, GMD RES SERIES
   Gambier A., 2004, 2004 5th Asian Control Conference (IEEE Cat. No.04EX904), P1024
   *IEEE, 2001, 11491 IEEE
   Jenkins R., 1997, HASH FUNCTIONS
   Kim M, 2004, FORM METHOD SYST DES, V24, P129, DOI 10.1023/B:FORM.0000017719.43755.7c
   Knuth D. E., 1971, Software - Practice and Experience, V1, P105, DOI 10.1002/spe.4380010203
   Knuth D. E., ART COMPUTER PROGRAM, V2
   LEBLANC TJ, 1987, IEEE T COMPUT, V36, P471, DOI 10.1109/TC.1987.1676929
   Lee D, 2010, ASPLOS XV: FIFTEENTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS, P77
   London K., 1999, MASTERING ALGORITHMS
   Maeng J.C., 2009, P 2009 ACM S APPL CO, P1670
   Mahdavi K, 2003, PROC IEEE INT CONF S, P315, DOI 10.1109/ICSM.2003.1235437
   Mellor-Crummey J. M., 1989, ASPLOS-III Proceedings. Third International Conference on Architectural Support for Programming Languages and Operating Systems, P78, DOI 10.1145/70082.68189
   Moore LJ, 2003, ISSRE 2003: 14TH INTERNATIONAL SYMPOSIUM ON SOFTWARE RELIABILITY ENGINEERING, PROCEEDINGS, P375, DOI 10.1109/ISSRE.2003.1251059
   Nethercote N, 2007, ACM SIGPLAN NOTICES, V42, P89, DOI 10.1145/1273442.1250746
   Omre W., 2008, TECHNICAL REPORT
   Park S, 2009, SOSP'09: PROCEEDINGS OF THE TWENTY-SECOND ACM SIGOPS SYMPOSIUM ON OPERATING SYSTEMS PRINCIPLES, P177
   Ramirez A., IEEE INT C PAR PROC
   Ronsse M, 2003, COMMUN ACM, V46, P62, DOI 10.1145/903893.903895
   Ronsse M, 1999, ACM T COMPUT SYST, V17, P133, DOI 10.1145/312203.312214
   Sundmark D., P 5 INT WORKSH ALG A, P211
   Sundmark D, 2009, IEEE T IND INFORM, V5, P257, DOI 10.1109/TII.2009.2024935
   Suresh D.C., WORKSH COMP ARCH EV
   Tanenbaum A.S, 2001, Modern Operating Systems
   THANE H, 2000, THESIS MALARDALENS U
   Titzer B.L., P 4 INT C INF PROC S, P477
   TSAI JJP, 1990, IEEE T SOFTWARE ENG, V16, P897, DOI 10.1109/32.57626
   2003, STANDARD GLOBAL EMBE
NR 40
TC 5
Z9 8
U1 0
U2 4
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2012
VL 58
IS 9
BP 372
EP 385
DI 10.1016/j.sysarc.2012.06.003
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 018GF
UT WOS:000309647500003
DA 2024-07-18
ER

PT J
AU Lee, DK
   Kim, TH
   Jeong, SY
   Kang, SJ
AF Lee, Dong-Kyu
   Kim, Tae-Hyon
   Jeong, Seol-Young
   Kang, Soon-Ju
TI A three-tier middleware architecture supporting bidirectional location
   tracking of numerous mobile nodes under legacy WSN environment
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Real-time location system; Bidirectional mobile asset tracking;
   Mobile-stationary co-existence WSN; Middleware of wireless sensor
   network
ID WIRELESS SENSOR NETWORKS; CONGESTION CONTROL; PERFORMANCE
AB In the mobile asset management services applicable to warehouse, hospital, etc. a low-cost and practical bidirectional location tracking of mobile asset is one of the most important technical issue must be solved. Due to the complexity and heavy traffic of the legacy location-awareness techniques, simultaneous locationing and tracking of numerous mobile nodes in real-time is not easy. To address this problem, we propose the three-tier middleware architecture called uMATI (ubiquitous Mobile Asset Tracking Infra). In the uMATI, all nodes (stationary and mobile) commonly use the IEEE 802.15.4 MAC protocol to guarantee the compatibility with the legacy wireless sensor network (WSN) despite of mobile-stationary nodes co-existence network. To solve the bidirectional tracking in spite of the free mobility of the numerous mobile nodes, we firstly suggest a simple bidirectional location protocol called BLIDx (bidirectional location ID exchange) and its implementation into both the mobile and stationary nodes. In addition, to prevent the traffic overflow due to the concentration of excessive mobile nodes into a single location, we propose adding a specially designed stationary node called virtual sink (VS) node and installing related middleware components into the node. Results from the experimental evaluation prove that the proposed architecture enhanced the practicability by effectively supporting the mobility and managing the traffic in the real-time mobile asset tracking applications. Crown Copyright (C) 2011 Published by Elsevier B.V. All rights reserved.
C1 [Lee, Dong-Kyu; Kim, Tae-Hyon; Kang, Soon-Ju] Kyungpook Natl Univ, Coll IT, Sch Elect Engn & Comp Sci, Taegu, South Korea.
C3 Kyungpook National University
RP Kang, SJ (corresponding author), Kyungpook Natl Univ, Coll IT, Sch Elect Engn & Comp Sci, 1370 Sangyuk Dong, Taegu, South Korea.
EM edongq@ee.knu.ac.kr; namestrike@ee.knu.ac.kr; snowflower@ee.knu.ac.kr;
   sjkang@ee.knu.ac.kr
FU National Research Foundation of Korea (NRF); Ministry of Education,
   Science and Technology [2010-0003387]
FX This research was supported by Basic Science Research Program through
   the National Research Foundation of Korea (NRF) funded by the Ministry
   of Education, Science and Technology (2010-0003387).
CR AAMODT K, 2006, AN042 TEXAS INSTRUME
   Al Hanbali A, 2007, COMPUT NETW, V51, P4112, DOI 10.1016/j.comnet.2007.04.020
   AN X, 2006, P MOB
   [Anonymous], 2003, P ACM SENSYS 03
   [Anonymous], 053474R17 ZIGBEE ALL
   [Anonymous], SYSTEMS-BASEL, DOI DOI 10.4018/IJERTCS.2019040108
   Baek-Gyu Kim, 2008, Journal of Computing Science and Engineering, V2, P412, DOI 10.5626/JCSE.2008.2.4.412
   BURCHFIELD TR, 2007, P LOCALGOS
   Chen LJ, 2010, J SIGNAL PROCESS SYS, V59, P111, DOI 10.1007/s11265-008-0271-x
   Chen Y, 2007, GLOB TELECOMM CONF, P1
   Dellaert F, 1999, ICRA '99: IEEE INTERNATIONAL CONFERENCE ON ROBOTICS AND AUTOMATION, VOLS 1-4, PROCEEDINGS, P1322, DOI 10.1109/ROBOT.1999.772544
   Fasolo E, 2007, IEEE WIREL COMMUN, V14, P70, DOI 10.1109/MWC.2007.358967
   Glendinning S, 2009, P I CIVIL ENG-ENG SU, V162, P111, DOI 10.1680/ensu.2009.162.2.111
   He T, 2003, P 9 ANN INT C MOB CO, P81
   He T., 2004, ACM T EMBED COMPUT S, V3, P426
   Hu L., 2004, MOBICOM 04
   Jafar SA, 2005, IEEE T INFORM THEORY, V51, P3954, DOI 10.1109/TIT.2005.856965
   Lee JS, 2006, IEEE T CONSUM ELECTR, V52, P742
   LIU H, 2007, IEEE T SMC C, V37
   MESLOH C, 2008, NATL CRIMINAL JUSTIC, P1
   Niculescu D, 2003, TELECOMMUN SYST, V22, P267, DOI 10.1023/A:1023403323460
   Pan MS, 2007, ACM S MODEL ANAL SIM, P95
   RAJENDRAN N, 2005, ICPWC
   Sharma G., 2005, Proceedings of ACM International Symposium on Mobile Ad Hoc Networking and Computing (MobiHoc), V4, P366, DOI [10.1145/1062689.1062736, DOI 10.1145/1062689.1062736]
   Sun T, 2007, LECT NOTES COMPUT SC, V4808, P87
   Tseng YC, 2004, COMPUT J, V47, P448, DOI 10.1093/comjnl/47.4.448
   *UB, RTLABS
   Viennot L, 2004, WIREL NETW, V10, P447, DOI 10.1023/B:WINE.0000028548.44719.fe
   Wan C.Y., 2005, P ACM SENSYS
   Wang C, 2007, IEEE J SEL AREA COMM, V25, P786, DOI 10.1109/JSAC.2007.070514
   WANG C, 2006, P IEEE SUTC
   WANT R, 1992, ACM T INFORM SYST, V10, P91, DOI 10.1145/128756.128759
   YANYING G, 2009, IEEE COMMUNICATIONS, V11
   Yi Y, 2007, IEEE ACM T NETWORK, V15, P133, DOI 10.1109/TNET.2006.890121
   Yick J, 2008, COMPUT NETW, V52, P2292, DOI 10.1016/j.comnet.2008.04.002
NR 35
TC 19
Z9 21
U1 0
U2 12
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2011
VL 57
IS 8
BP 735
EP 748
DI 10.1016/j.sysarc.2011.05.004
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 828MC
UT WOS:000295504100001
DA 2024-07-18
ER

PT J
AU Krasteva, YE
   de la Torre, E
   Riesgo, T
AF Krasteva, Yana E.
   de la Torre, Eduardo
   Riesgo, Teresa
TI Reconfigurable Networks on Chip: DRNoC architecture
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Networks on Chip (NoCs); Reconfigurable Systems on Chip (RSoCs); Partial
   reconfiguration; Field Programmable Gate Arrays (FPGAs)
ID COMMUNICATION
AB To cover the complexity of future systems, where thousands and hundreds of heterogeneous cores have to be interconnected, new on-chip communication solutions are being searched. In this context, Networks on Chip (NoCs) have been studied as bus alternative. However, the inclusion of NoCs' broad design space increases even more the complexity of design flows. Additionally, today electronic industry demands drastic time to market reduction and improved device diversity. On the other side, reconfigurable devices have had an impressive evolution and now, they are complex heterogeneous platforms which include a broad variety of embedded cores. Furthermore, today it is possible to embed reconfigurable arrays in application-specific integrated circuits and thus create highly flexible systems. These tendencies provide support to the idea of reconfigurable on-chip communication, which can reduce the system design time and permit to adapt their characteristics to currently running applications. This paper overviews some reconfigurable NoCs' state of the art solutions and describes a reconfigurable on-chip communication approach, called DRNoC, which explores the highest possible flexibility and is not limited to NoCs. An important aspect considered in this paper is real implementations and therefore, all the solutions discussed along it, including DRNoC, have been validated on FPGAs. The paper also highlights some technology restrictions of currently available FPGA reconfiguration techniques that do not permit to test real-live examples on such systems. (C) 2010 Elsevier B.V. All rights reserved.
C1 [Krasteva, Yana E.; de la Torre, Eduardo; Riesgo, Teresa] Univ Politecn Madrid, Ctr Electron Ind, E-28006 Madrid, Spain.
C3 Universidad Politecnica de Madrid
RP Krasteva, YE (corresponding author), Univ Politecn Madrid, Ctr Electron Ind, Jose Gutierrez Abascal 2, E-28006 Madrid, Spain.
EM yana.ekrasteva@upm.es
RI de la Torre, Eduardo/Y-1047-2019
OI de la Torre, Eduardo/0000-0001-5697-0573
CR [Anonymous], P 3 INT WORKSH REC C
   Benini L, 2002, COMPUTER, V35, P70, DOI 10.1109/2.976921
   Bobda C, 2005, IEEE DES TEST COMPUT, V22, P443, DOI 10.1109/MDT.2005.109
   Bobda C, 2004, LECT NOTES COMPUT SC, V3203, P1032
   BOBDA C, 2005, 15 INT C FIELD PROGR, P153
   DEHYADGARI M, 2006, ANN S VLSI ISVLSI IE, P440
   Goossens Kees, 2008, 2008 2nd ACM/IEEE International Symposium on Networks-on-Chip (NOCS '08), P45, DOI 10.1109/NOCS.2008.4492724
   Hollstein T, 2006, INT FED INFO PROC, V200, P39
   HUBNER M, 2008, P 5 INT C EUR EL MAR, P1
   *ITRS, 2003, INT TECHN ROADM SEM
   Krasin YA, 2008, POLIS, P187
   Krasteva Yana E., 2008, 2008 International Conference on Reconfigurable Computing and FPGAs (ReConFig), P211, DOI 10.1109/ReConFig.2008.74
   Millberg M, 2004, 17TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, P693, DOI 10.1109/ICVD.2004.1261005
   Moraes F, 2004, INTEGRATION, V38, P69, DOI 10.1016/j.vlsi.2004.03.003
   Nollet V, 2004, DES AUT CON, P256, DOI 10.1145/996566.996637
   NOLLET V, 2003, PAR DISTR PROC S IPD, P175
   Pande PP, 2005, IEEE T COMPUT, V54, P1025, DOI 10.1109/TC.2005.134
   PIONTECK T, 2006, EUROPEAN DESIGN AUTO, P136
   Srinivasan K, 2007, ASIA S PACIF DES AUT, P184
   Wielage P, 2002, EUROMICRO SYMPOSIUM ON DIGITAL SYSTEM DESIGN, PROCEEDINGS, P196, DOI 10.1109/DSD.2002.1115369
NR 20
TC 11
Z9 11
U1 0
U2 1
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUL
PY 2010
VL 56
IS 7
SI SI
BP 293
EP 302
DI 10.1016/j.sysarc.2010.04.003
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 626PK
UT WOS:000279978400008
DA 2024-07-18
ER

PT J
AU Singh, AK
   Srikanthan, T
   Kumar, A
   Wu, JG
AF Singh, Amit Kumar
   Srikanthan, Thambipillai
   Kumar, Akash
   Wu Jigang
TI Communication-aware heuristics for run-time task mapping on NoC-based
   MPSoC platforms
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Hardware-software co-design; Heterogeneous architectures; MPSoC design;
   Network-on-Chip (NoC); Mapping algorithms
ID NETWORK
AB Efficient run-time mapping of tasks onto Multiprocessor System-on-Chip (MPSoC) is very challenging especially when new tasks of other applications are also required to be supported at run-time. In this paper, we present a number of communication-aware run-time mapping heuristics for the efficient mapping of multiple applications onto an MPSoC platform in which more than one task can be supported by each processing element (PE). The proposed mapping heuristics examine the available resources prior to recommending the adjacent communicating tasks on to the same PE. In addition, the proposed heuristics give priority to the tasks of an application in close proximity so as to further minimize the communication overhead. Our investigations show that the proposed heuristics are capable of alleviating Network-on-Chip (NoC) congestion bottlenecks when compared to existing alternatives. We map tasks of applications onto an 8 x 8 NoC-based MPSoC to show that our mapping heuristics consistently leads to reduction in the total execution time, energy consumption, average channel load and latency. In particular, we show that energy savings can be up to 44% and average channel load is improved by 10% for some cases. (C) 2010 Elsevier B.V. All rights reserved.
C1 [Singh, Amit Kumar; Srikanthan, Thambipillai; Wu Jigang] Nanyang Technol Univ, Sch Comp Engn, Singapore 639798, Singapore.
   [Kumar, Akash] Natl Univ Singapore, Dept Elect & Comp Engn, Singapore 117548, Singapore.
   [Kumar, Akash] Eindhoven Univ Technol, Dept Elect Engn, NL-5600 MB Eindhoven, Netherlands.
C3 Nanyang Technological University; National University of Singapore;
   Eindhoven University of Technology
RP Singh, AK (corresponding author), Nanyang Technol Univ, Sch Comp Engn, Singapore 639798, Singapore.
EM amit0011@ntu.edu.sg; astsrikan@ntu.edu.sg; akash@nus.edu.sg;
   asjgwu@ntu.edu.sg
RI Kumar, Akash/JDM-8672-2023; Kumar, Akash/ABB-4676-2020; Kumar,
   Akash/KHU-7452-2024; wu, ji/IAR-8520-2023; Kumar, Akash/A-7948-2010;
   Singh, Amit Kumar/L-3409-2016
OI Kumar, Akash/0000-0001-7125-1737; Kumar, Akash/0000-0001-7125-1737;
   Singh, Amit Kumar/0000-0002-1571-3455; Srikanthan,
   Thambipillai/0000-0003-3664-4345
CR Al Faruque MA, 2008, DES AUT CON, P760
   [Anonymous], 2008, Solid-State Circuits Conference, DOI DOI 10.1109/ISSCC.2008.4523070
   [Anonymous], P INT S SYST CHIP 20
   [Anonymous], P DES DIAGN EL CIRC
   Benini L, 2002, COMPUTER, V35, P70, DOI 10.1109/2.976921
   Bertozzi D., 2004, IEEE Circuits and Systems Magazine, V4, P18, DOI 10.1109/MCAS.2004.1330747
   Bertozzi S, 2006, DES AUT TEST EUROPE, P13
   Borkar Shekhar., 2007, Proceedings of the 44th annual Design Automation Conference (DAC '07), P746, DOI DOI 10.1109/DAC.2007.375263
   Branca M, 2009, P ANN C GEN EV COMP, P1435
   Briao E., 2008, P C DES AUT TEST EUR, P1386, DOI DOI 10.1145/1403375.1403709
   Chou CL, 2008, DES AUT TEST EUROPE, P1074
   Dick RP, 1998, HARDW SOFTW CODES, P97, DOI 10.1109/HSC.1998.666245
   Henkel J, 2004, 17TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, P845, DOI 10.1109/ICVD.2004.1261037
   Hölzenspies PKF, 2008, DES AUT TEST EUROPE, P210
   Hu JC, 2005, IEEE T COMPUT AID D, V24, P551, DOI 10.1109/TCAD.2005.844106
   Jerraya A, 2005, COMPUTER, V38, P36, DOI 10.1109/MC.2005.231
   Kalte H., 2005, Proceedings. 2005 International Conference on Field Programmable Logic and Applications (IEEE Cat. No.05EX1155), P223
   Kistler M, 2006, IEEE MICRO, V26, P10, DOI 10.1109/MM.2006.49
   Kumasaka R, 2008, NEPHROLOGY, V13, P27, DOI 10.1111/j.1440-1797.2007.00843.x
   Lei T, 2003, 16TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, SBCCI 2003, PROCEEDINGS, P163
   Lin LY, 2005, ASIA S PACIF DES AUT, P39
   Manolache S, 2005, DES AUT CON, P266
   Marcon C, 2005, ASIA S PACIF DES AUT, P33, DOI 10.1145/1120725.1120738
   Mehran A, 2008, IEICE ELECTRON EXPR, V5, P464, DOI 10.1587/elex.5.464
   MOLLER L, 2007, NOC BASED INFRASTRUC
   Moraes F, 2004, INTEGRATION, V38, P69, DOI 10.1016/j.vlsi.2004.03.003
   Murali Srinivasan., 2006, P C DESIGN AUTOMATIO, P118
   Nollet V, 2005, DES AUT TEST EUROPE, P234, DOI 10.1109/DATE.2005.91
   Nollet V, 2008, IEEE T VLSI SYST, V16, P24, DOI 10.1109/TVLSI.2007.912097
   Orsila H, 2007, J SYST ARCHITECT, V53, P795, DOI 10.1016/j.sysarc.2007.01.013
   Palma JCS, 2005, SBCCI 2005: 18TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, P196
   PETER Z, 2009, INT J RECONFIG COMP
   Rhee CE, 2004, PR IEEE COMP DESIGN, P438
   Ruggiero M., 2006, DATE, P3
   Ruggiero M, 2008, INT J PARALLEL PROG, V36, P3, DOI 10.1007/s10766-007-0032-7
   Saint-Jean N, 2007, IEEE COMP SOC ANN, P21, DOI 10.1109/ISVLSI.2007.51
   SCHRANZHOFER A, 2009, P REAL TIM EMB TECHN, P151
   Singh AK, 2009, PROCEEDINGS OF THE 2009 12TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN, ARCHITECTURES, METHODS AND TOOLS, P133, DOI 10.1109/DSD.2009.145
   Singh AK, 2009, P IEEE RAP SYST PROT, P55, DOI 10.1109/RSP.2009.18
   Smit GJM, 2008, SLIP '08: PROCEEDINGS OF THE 2008 ACM INTERNATIONAL WORKSHOP ON SYSTEM LEVEL INTERCONNECT PREDICTION, P35
   Smit LT, 2004, 2004 IEEE INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY, PROCEEDINGS, P421, DOI 10.1109/FPT.2004.1393315
   THEOCHARIDES T, 2009, P GREAT LAK S VLSI, P121
   Thiele L, 2007, INT CONF APPL CONCUR, P29, DOI 10.1109/ACSD.2007.53
   Vangal S., 2007, ISSCC, P98, DOI DOI 10.1109/IS-SCC.2007.373606
   WRONSKI F, 2006, IFIP DISTR PAR
   Wu D, 2003, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, P90
   2008, CHIP MULTIPROCESSOR
   2008, TILE64 PROCESSOR
NR 48
TC 83
Z9 92
U1 0
U2 7
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUL
PY 2010
VL 56
IS 7
SI SI
BP 242
EP 255
DI 10.1016/j.sysarc.2010.04.007
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 626PK
UT WOS:000279978400004
DA 2024-07-18
ER

PT J
AU Shin, K
   Han, H
   Choe, KM
AF Shin, Keoncheol
   Han, Hwansoo
   Choe, Kwang-Moo
TI Composition-based Cache simulation for structure reorganization
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Field reorganization; Performance prediction; Cache simulation; Compiler
   optimization
AB Finding the best data layout has been an ultimate goal of memory optimization. Even with data access profile, heuristic algorithms are needed to reorganize data layout for better locality. The best layout could be found by running the given application with all possible data layouts and selecting the best performing layout. This approach, however, can incur too much overhead, particulary when the number of possible layouts are too many. In this paper, we present a composition-based cache simulation for structure reorganization. Instead of running all possible layouts, we simulate only the primary subsets of layouts and compose the cache misses for all layouts by summing up the cache misses of component subsets. Our experiment with the composition-based cache simulation shows that the differences in the cache misses are within 10% of the full cache simulation for 4-way and 8-way set associative caches. In addition to the cache miss estimation, our heuristic algorithm takes account of the extra instruction overhead incurred by structure reorganization. Our experiment with several structure intensive benchmarks shows the 37% reduction in the LID read misses and the 28% reduction in the L2 read misses. As a result, the execution times are also reduced by 19% on average. (C) 2010 Elsevier B.V. All rights reserved.
C1 [Han, Hwansoo] Sungkyunkwan Univ, Dept Comp Engn, Suwon 440746, South Korea.
   [Shin, Keoncheol; Choe, Kwang-Moo] Korea Adv Inst Sci & Technol, Dept Comp Sci, Seoul, South Korea.
C3 Sungkyunkwan University (SKKU); Korea Advanced Institute of Science &
   Technology (KAIST)
RP Han, H (corresponding author), Sungkyunkwan Univ, Dept Comp Engn, 300 Cheoncheon Dong, Suwon 440746, South Korea.
EM hhan@skku.edu
RI Choe, Kwang-Moo/C-1883-2011
FU Ministry of Knowledge Economy, Korea, under the Information Technology
   Research Center [IITA-2009-C1090-0902-0020]
FX This work was supported by the Ministry of Knowledge Economy, Korea,
   under the Information Technology Research Center support program
   (IITA-2009-C1090-0902-0020).
CR Carr S., 1994, SIGPLAN Notices, V29, P252, DOI 10.1145/195470.195557
   Chilimbi TM, 1999, ACM SIGPLAN NOTICES, V34, P1, DOI 10.1145/301631.301633
   CHILIMBI TRISHULM., 1999, PLDI 99 PROC ACM SIG, P13
   *HIGH PERF FORTR, 1993, HIGH PERF ROTR LANG
   Huang XL, 2004, ACM SIGPLAN NOTICES, V39, P69, DOI 10.1145/1035292.1028983
   HUNDT R, 2006, P INT S COD GEN OPT
   *INT CORP, 2006, IA 32 ARCH OPT REF
   JEON J, 2007, ACM T ARCHIT CODE OP, V5, P187
   JEON J, 2007, P INT C COMP CONSTR, P187
   Kistler T, 2000, ACM T PROGR LANG SYS, V22, P490, DOI 10.1145/353926.353937
   Lattner Chris., 2005, PLDI 05, P129
   Necula GC, 2002, LECT NOTES COMPUT SC, V2304, P213
   Panda PR, 2001, ACM T DES AUTOMAT EL, V6, P149, DOI 10.1145/375977.375978
   Petrank E., 2002, P 20 9 ANN ACM S PRI, P101
   RABBAH R. M., 2003, ACM T EMBED COMPUT S, V2, P186
   RUBIN S, 2002, P 29 ACM SIGPLAN SIG, P140
   Shin K, 2006, DES AUT TEST EUROPE, P935
   Truong DN, 1998, 1998 INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, PROCEEDINGS, P322, DOI 10.1109/PACT.1998.727268
   Wolf M. E., 1991, SIGPLAN Notices, V26, P30, DOI 10.1145/113446.113449
   Zhong Yutao., 2004, PLDI '04: Proceedings of the ACM SIGPLAN 2004 conference on Programming language design and implementation, P255
NR 20
TC 0
Z9 0
U1 0
U2 3
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD FEB-MAR
PY 2010
VL 56
IS 2-3
BP 136
EP 149
DI 10.1016/j.sysarc.2010.01.002
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 578DT
UT WOS:000276274400006
DA 2024-07-18
ER

PT J
AU Shamsabadi, AS
   Ghahfarokhi, BS
   Zamanifar, K
   Movahedinia, N
AF Shamsabadi, Abbas Shahini
   Ghahfarokhi, Behrouz Shahgholi
   Zamanifar, Kamran
   Movahedinia, Naser
TI Applying inherent capabilities of quantum-dot cellular automata to
   design: D flip-flop case study
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Quantum cellular automata; Data flow control; Clocking zones; D
   flip-flop
AB Nowadays, quantum cellular automata (QCA) has been considered as the pioneer technology in next generation computer designs. QCA provides the computer computations at nano level using molecular components as computation units. Although the QCA technology provides smaller chip area and eliminates the spatial constraints than earlier CMOS technology, but different characteristics and design limitations of QCA architectures have led to essential attentions in replacement of traditional structures with QCA ones. Inherent information flow control, limited wire length, and consumed area are of such features and restrictions. in this paper, D flip-flop structure has been considered and we have proposed two new D flip-flop structures which employ the inherent capabilities of QCA in timing and data flow control, rather than ordinary replacement of CMOS elements with equivalent QCA ones. The introduced structures involve small number of cells in contrast to earlier proposed ones in presence of the same or even lower input to output delay. The proposed structures are simulated using the QCADesigner and the validity of them has been proved. (C) 2008 Elsevier B.V. All rights reserved.
C1 [Shamsabadi, Abbas Shahini; Ghahfarokhi, Behrouz Shahgholi; Zamanifar, Kamran; Movahedinia, Naser] Univ Isfahan, Dept Comp Engn, Esfahan 81744, Iran.
C3 University of Isfahan
RP Ghahfarokhi, BS (corresponding author), Univ Isfahan, Dept Comp Engn, Hezar Jarib Ave, Esfahan 81744, Iran.
EM shahini@eng.ui.ac.ir; shahgholi@eng.ui.ac.ir; zamanifar@eng.ui.ac.ir;
   naserm@eng.ui.ac.ir
RI shamsabadi, abbas shahini/AAO-3222-2021; Ghahfarokhi, Behrouz
   Shahgholi/AAI-5859-2020
OI shahini shamsabadi, abbas/0000-0001-5151-0332; Shahgholi Ghahfarokhi,
   Behrouz/0000-0001-9768-8793
CR [Anonymous], PROCEEDINGS OF THE 1
   FIJANY A, 2003, BIT SERIAL ADDER BAS
   FROST S, 2002, 1 WORKSH NONS COMP
   Huang J, 2007, MICROELECTRON J, V38, P525, DOI 10.1016/j.mejo.2007.03.013
   HUANG J, 2004, ACM GREAT LAK S VLSI, P426
   KHURASIA A, 2006, QUANTUM CELLUALR AUT
   Kim K, 2006, IEICE T FUND ELECTR, VE89A, P1607, DOI 10.1093/ietfec/e89-a.6.1607
   LANTZ T, 2006, IEEE INT C REC COMP, P1, DOI DOI 10.1109/RECONF.2006.307763
   Lent CS, 1997, P IEEE, V85, P541, DOI 10.1109/5.573740
   NIEMIER MT, 2002, 1 WORKSH NONS COMP N
   NIEMIR MT, 2004, THESIS DEP COMPUTER
   Porod W, 1997, INT J BIFURCAT CHAOS, V7, P2199, DOI 10.1142/S0218127497001606
   RAVICHANDRAN R, 2004, ACM GREAT LAK S VLSI, P332
   TOUGAW PD, 1994, J APPL PHYS, V75, P1818, DOI 10.1063/1.356375
   Townsend WJ, 2004, 2004 4TH IEEE CONFERENCE ON NANOTECHNOLOGY, P625
   VETTETH A, 2002, EM TEL TECHN C
   Walus K, 2003, NANOTECH 2003, VOL 2, P160
   Wang W, 2003, 2003 THIRD IEEE CONFERENCE ON NANOTECHNOLOGY, VOLS ONE AND TWO, PROCEEDINGS, P461
NR 18
TC 68
Z9 69
U1 0
U2 3
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAR
PY 2009
VL 55
IS 3
SI SI
BP 180
EP 187
DI 10.1016/j.sysarc.2008.11.001
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 433AS
UT WOS:000265176400005
DA 2024-07-18
ER

PT J
AU Khan, MHA
AF Khan, Mozammel H. A.
TI Synthesis of quaternary reversible/quantum comparators
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Multiple-valued logic; Quaternary comparators; Quaternary logic; Quantum
   logic; Reversible logic
AB Multiple-valued quantum circuits are promising choices for future quantum computing technology, since they have several advantages over binary quantum circuits. Quaternary logic has the advantage that classical binary functions can be very easily represented as quaternary functions by grouping two bits together into quaternary values. Grover's quantum search algorithm requires a sub-circuit called oracle, which takes a set of inputs and gives an output stating whether a given search condition is satisfied or not. Equality, less-than, and greater-than comparisons are widely used as search conditions. In this paper, we show synthesis of quaternary equality, less-than, and greater-than comparators on the top of ion-trap realizable 1-qudit gates and 2-qudit Muthukrishnan-Stroud gates. (C) 2008 Elsevier B.V. All rights reserved.
C1 East West Univ, Dept Comp Sci & Engn, Dhaka 1212, Bangladesh.
C3 East West University Bangladesh
RP Khan, MHA (corresponding author), East West Univ, Dept Comp Sci & Engn, 43 Mohakhali, Dhaka 1212, Bangladesh.
EM mhakhan@ewubd.edu
OI Khan, Mozammel/0000-0002-8967-6095
CR BENNETT CH, 1973, IBM J RES DEV, V17, P525, DOI 10.1147/rd.176.0525
   Bullock SS, 2005, PHYS REV LETT, V94, DOI 10.1103/PhysRevLett.94.230502
   CURTIS E, 2004, P IWLS 2004 TAM CA U
   Denler N, 2004, P IWLS 2004 TAM CA U
   Grover L. K., 1996, P 28 ANN ACM S THEOR, P212, DOI [DOI 10.1145/237814.237866, 10.1145/237814.237866]
   Khan M. H. A., 2006, Engineering Letters, V13, P65
   Khan MHA, 2005, J MULT-VALUED LOG S, V11, P567
   Khan MHA, 2004, INT SYM MVL, P58
   Khan MHA, 2003, INT SYM MVL, P146, DOI 10.1109/ISMVL.2003.1201399
   Khan MHA, 2004, IEEE C EVOL COMPUTAT, P2194, DOI 10.1109/CEC.2004.1331169
   KHAN MHA, 2006, P INT C EL COMP ENG
   KHAN MHA, 2005, P 7 INT S REPR METH
   KHAN MHA, 2007, P 37 IEEE INT S MULT
   Khan MHA, 2007, J MULT-VALUED LOG S, V13, P583
   Khan MHA, 2007, J SYST ARCHITECT, V53, P453, DOI 10.1016/j.sysarc.2007.01.007
   LANDAUER R, 1961, IBM J RES DEV, V5, P183, DOI 10.1147/rd.53.0183
   Miller DM, 2004, INT SYM MVL, P74
   Muthukrishnan A, 2000, PHYS REV A, V62, DOI 10.1103/PhysRevA.62.052309
   Nielsen M. A., 2000, Quantum Computation and Quantum Information
   Perkowski M., 2002, PROC 2002 INT S NEW, P41
   Yen B, P IWLS 2005
   Zhirnov VV, 2003, P IEEE, V91, P1934, DOI 10.1109/JPROC.2003.818324
NR 22
TC 20
Z9 30
U1 1
U2 4
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2008
VL 54
IS 10
BP 977
EP 982
DI 10.1016/j.sysarc.2008.04.006
PG 6
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 358IW
UT WOS:000259911400010
DA 2024-07-18
ER

PT J
AU Peng, L
   Peir, JK
   Prakash, TK
   Staelin, C
   Chen, YK
   Koppelman, D
AF Peng, Lu
   Peir, Jih-Kwon
   Prakash, Tribuvan K.
   Staelin, Carl
   Chen, Yen-Kuang
   Koppelman, David
TI Memory hierarchy performance measurement of commercial dual-core desktop
   processors
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE multi-core processor; Core 2 Duo; memory; performance evaluation
AB As chip multiprocessor (CMP) has become the mainstream in processor architectures, Intel and AMD have introduced their dual-core processors. In this paper, performance measurement on an Intel Core 2 Duo, an Intel Pentium D and an AMD Athlon 64 x 2 processor are reported. According to the design specifications, key derivations exist in the critical memory hierarchy architecture among these dual-core processors. In addition to the overall execution time and throughput measurement using both multi-program-med and multi-threaded workloads, this paper provides detailed analysis on the memory hierarchy performance and on the performance scalability between single and dual cores. Our results indicate that for better performance and scalability, it is important to have (1) fast cache-to-cache communication, (2) large L2 or shared capacity, (3) fast L2 to core latency, and (4) fair cache resource sharing. Three dual-core processors that we studied have shown benefits of some of these factors, but not all of them. Core 2 Duo has the best performance for most of the workloads because of its microarchitecture features such as the shared L2 cache. Pentium D shows the worst performance in many aspects due to its technology-remap of Pentium 4 without taking the advantage of on-chip communication. (C) 2008 Elsevier B.V. All rights reserved.
C1 [Peng, Lu; Prakash, Tribuvan K.; Koppelman, David] Louisiana State Univ, Baton Rouge, LA 70803 USA.
   [Peir, Jih-Kwon] Univ Florida, Gainesville, FL 32611 USA.
   [Staelin, Carl] Technion City, Hewlett Packard Labs, IL-32000 Haifa, Israel.
   [Chen, Yen-Kuang] Intel Corp, Architecture Res Lab, Santa Clara, CA 95052 USA.
C3 Louisiana State University System; Louisiana State University; State
   University System of Florida; University of Florida; Hewlett-Packard;
   Technion Israel Institute of Technology; Intel Corporation
RP Peng, L (corresponding author), Louisiana State Univ, Baton Rouge, LA 70803 USA.
EM lpeng@lsu.edu
RI Chen, Yen-Kuang/ABE-6483-2021
OI Chen, Yen-Kuang/0000-0003-4546-9497; , Lu Peng/0000-0003-3545-286X
FU Louisiana Board of Regents; NSF [(2006)-Pfund-80]; LEQSF
   [(2006-09)-RD-A-10]; Louisiana State University; ORAU Ralph E. Powe
   Junior Faculty Enhancement Award
FX The comments from the second reviewer help a great deal to improve the
   content of this paper, especially leading to a bug found on the original
   STREAM benchmark. This work is supported in part by the Louisiana Board
   of Regents Grants NSF (2006)-Pfund-80 and LEQSF (2006-09)-RD-A-10, the
   Louisiana State University and an ORAU Ralph E. Powe Junior Faculty
   Enhancement Award.
CR *AMD, AMD ATHL 64 2 DUAL C
   *AMD, SOFTW OPT GUID AMD64, P105
   *AMD, 2005, MULT PROC NEXT EV CO
   [Anonymous], SPEC CPU2000 and CPU2006
   [Anonymous], AMD HYPERTRANSPORT T
   [Anonymous], SPECJBB2005
   Bader David A., 2005, P 2005 IEEE INT S WO
   BULPIN JR, 2004, P 3 ANN WORKSH DUPL
   Chandra D, 2005, INT S HIGH PERF COMP, P340, DOI 10.1109/HPCA.2005.27
   DELATTRE F, INTEL CORE 2 DUO TES
   HAMMOND L, 1997, SINGLE CHIP MULTIPRO
   *INT, INS INT COR MICR SMA
   *INT, CMP IMPL SYST BAS IN
   *INT, IA 32 INT ARCH OPT R, P6
   *INT, ITN PENT D PROC PROD
   *INT, ANN INT COR PROC FAM
   intel, Intel VTune performance analyzer
   Iyer R., 2004, Proc. 18th Annual Int'l Conf. Supercomputing, P257
   Kalla R, 2004, IEEE MICRO, V24, P40, DOI 10.1109/MM.2004.1289290
   Kim SB, 2004, 13TH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURE AND COMPILATION TECHNIQUES, PROCEEDINGS, P111
   McCalpin J.D., 1995, Sustainable Memory Bandwidth in Current High Performance Computers
   MCCALPIN JD, STREAM 2 HOMEPAGE
   MICHAEL S, CAN WE MEASURE CACHE
   MITROFANOV A, DUAL CORE PROCESSORS
   PENG L, 2007, P 26 IEEE INT PERF C, P26
   Queffelec P., 2006, NANOCOMPOSITES MAGNE
   ROMANCHENKO V, INTEL PROCESSORS TOD
   STAELIN C, 2004, HPL2004213
   *SUN MICR, 2003, SUSN 64 BIT GEM CHIP, V66
   TENDLER J, 2001, IBM ESERVER POWER4 S
   Tuck N, 2003, 12TH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, PROCEEDINGS, P26
   WOO SC, 1995, ACM COMP AR, P24, DOI 10.1109/ISCA.1995.524546
   AMD VESUS INTEL BATT
NR 33
TC 10
Z9 14
U1 0
U2 0
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2008
VL 54
IS 8
BP 816
EP 828
DI 10.1016/j.sysarc.2008.02.004
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 346EZ
UT WOS:000259052700007
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Galanis, MD
   Goutis, CE
AF Galanis, Michalis D.
   Goutis, Costas E.
TI Speedups from extending embedded processors with a high-performance
   coarse-grained reconfigurable data-path
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE reconfigurable embedded systems; coarse-grained reconfigurable
   data-path; performance; compilation flow; scheduling
ID SYSTEMS
AB In this paper, an embedded system that extends microprocessor cores with a high-performance coarse-grained reconfigurable data-path is introduced. The data-path have been previously introduced by the authors. It is composed by computational resources able to realize complex operations which aid in improving the performance of time critical application parts, called kernels. A compilation flow is defined for mapping high-level software descriptions to the microprocessor system. The kernel code is mapped using a properly developed mapping algorithm for the reconfigurable data-path, while the non-critical segments are executed on the microprocessor. Extensive exploration is performed by mapping four real-life applications on six different instances of the system. The results show that the speedup from executing kernels on the reconfigurable logic ranges from 6.3 to 154.3, relative to the software execution on the processor since the available processing elements of the data-path arc efficiently utilized. Important overall application speedups, due to the kernels' acceleration, have been reported for the four applications. These overall performance improvements range from 1.70 to 3.70 relative to an all-processor execution. Furthermore, the experiments show that the proposed data-path achieves faster kernels' execution compared with other high-performance data-paths. (C) 2007 Elsevier B.V. All rights reserved.
C1 [Galanis, Michalis D.; Goutis, Costas E.] Univ Patras, Dept Elect & Comp Engn, VLSI Design Lab, GR-26110 Patras, Greece.
C3 University of Patras
RP Galanis, MD (corresponding author), Univ Patras, Dept Elect & Comp Engn, VLSI Design Lab, GR-26110 Patras, Greece.
EM mgalanis@ece.upatras.gr
CR [Anonymous], 1994, Synthesis and optimization of digital circuits
   [Anonymous], 2004, P 2004 ACM SIGDA 12
   Atasu K, 2003, DES AUT CON, P256
   Baumgarte V, 2003, J SUPERCOMPUT, V26, P167, DOI 10.1023/A:1024499601571
   Becker J, 2005, IEEE DES TEST COMPUT, V22, P136, DOI 10.1109/MDT.2005.43
   BISTER M, 1989, P COMP CARD, P215
   Callahan TJ, 2000, COMPUTER, V33, P62, DOI 10.1109/2.839323
   CHEUNG N, 2003, IEEE ACM ICCAD, V3, P291
   Corazao MR, 1996, IEEE T COMPUT AID D, V15, P877, DOI 10.1109/43.511568
   CRENSHAW JW, 2000, MATH TOOLKIT REAL TI
   DeHon A, 2000, COMPUTER, V33, P41, DOI 10.1109/2.839320
   Dimitroulakos G, 2005, IEEE INT CONF ASAP, P161
   Galanis MD, 2005, J CIRCUIT SYST COMP, V14, P877, DOI 10.1142/S0218126605002659
   Goldstein SC, 1999, CONF PROC INT SYMP C, P28, DOI [10.1109/ISCA.1999.765937, 10.1145/307338.300982]
   Hartenstein R, 2001, DESIGN, AUTOMATION AND TEST IN EUROPE, CONFERENCE AND EXHIBITION 2001, PROCEEDINGS, P642, DOI 10.1109/DATE.2001.915091
   Hauck S, 2004, IEEE T VLSI SYST, V12, P206, DOI 10.1109/TVLSI.2003.821545
   *IEEE, 2005, 80211A IEEE
   JOZWIAK L, 1997, P INT WORKSH LOG ARC, P83
   *JPEG, 2005, JPEG IM COMPR
   Kastner R, 2002, ACM T DES AUTOMAT EL, V7, P605, DOI 10.1145/605440.605446
   KIM Y, 2004, P INT SOC DES C OCT, P227
   KUMAR S, 2000, P FPGA 00, P126
   Lai YT, 1997, IEEE T VLSI SYST, V5, P186, DOI 10.1109/92.585219
   Masselos K, 2003, J SYST ARCHITECT, V49, P155, DOI 10.1016/S1383-7621(03)00069-9
   Mei BF, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P1224, DOI 10.1109/DATE.2004.1269063
   Miyamori T, 1999, IEICE T INF SYST, VE82D, P389
   *MORPH TECHN, MORPH REC DSP RDSP I
   PELKONEN A, 2003, P REC ARCH WORKSH RA
   Perkowski M, 2002, IEEE MICRO, V22, P41, DOI 10.1109/MM.2002.1013303
   Singh H, 2000, IEEE T COMPUT, V49, P465, DOI 10.1109/12.859540
   Smith M.D., 2002, An introduction to machine suif and its portable libraries for analysis and optimization
   Sun F, 2002, IEEE/ACM INTERNATIONAL CONFERENCE ON CAD-02, DIGEST OF TECHNICAL PAPERS, P641, DOI 10.1109/ICCAD.2002.1167600
   Venkataramani Girish., 2003, Trans, on Embedded Computing Sys, V2, P560, DOI DOI 10.1145/950162.950167
   VEREDAS F, 2005, P FPL AUG, P106
   Wolinski C, 2005, DSD 2005: 8TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN, PROCEEDINGS, P356
   Wolinski C, 2003, J SYST ARCHITECT, V49, P143, DOI 10.1016/S1383-7621(03)00074-2
   *XIL INC, 2005, VIRT 4 US GUID
   SUIF2 COMPILER INFRA
   [No title captured]
NR 39
TC 1
Z9 2
U1 0
U2 0
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAY
PY 2008
VL 54
IS 5
BP 479
EP 490
DI 10.1016/j.sysarc.2007.08.003
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 315FL
UT WOS:000256863400001
DA 2024-07-18
ER

PT J
AU Monchiero, M
   Palermo, G
   Silvano, C
   Villa, O
AF Monchiero, Matteo
   Palermo, Gianluca
   Silvano, Cristina
   Villa, Oreste
TI Exploration of distributed shared memory architectures for NoC-based
   multiprocessors
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT International Conference on Embedded Computer Systems - Architectures,
   Modeling and Simulation
CY JUL 16-19, 2007
CL Samos, GREECE
SP IEEE Circuits & Syst Soc, IEEE Germany Chap Solid State Circuits Soc, IEEE
DE multiprocessor systems-on-chip; network-on-chip; design space
   exploration; low-power design
AB Multiprocessor system-on-chip (MP-SoC) platforms represent an emerging trend for embedded multimedia applications. To enable MP-SoC platforms, scalable communication-centric interconnect fabrics, such as networks-on-chip (NoCs), have been recently proposed. The shared memory represents one of the key elements in designing MP-SoCs to provide data exchange and synchronization support.
   This paper focuses on the energy/delay exploration of a distributed shared memory architecture, suitable for low-power on-chip multiprocessors based on NoC. A mechanism is proposed for the data allocation on the distributed shared memory space, dynamically managed by an on-chip hardware memory management unit (HwMMU). Moreover, the exploitation of the HwMMU primitives for the migration, replication, and compaction of shared data is discussed. Experimental results show the impact of different distributed shared memory configurations for a selected set of parallel benchmark applications from the power/-performance perspective. Furthermore, a case study for a graph exploration algorithm is discussed, accounting for the effects of the core mapping and the network topology on energy and performance at the system level. (C) 2007 Elsevier B.V. All rights reserved.
C1 Politecn Milan, Dipartimento Elettron & Informaz, I-20133 Milan, Italy.
C3 Polytechnic University of Milan
RP Silvano, C (corresponding author), Politecn Milan, Dipartimento Elettron & Informaz, I-20133 Milan, Italy.
EM silvano@elet.polimi.it
RI Silvano, Cristina/H-1550-2012; Silvano, Cristina/AFI-5172-2022; PALERMO,
   GIANLUCA/U-5867-2019
OI Silvano, Cristina/0000-0003-1668-0883; PALERMO,
   GIANLUCA/0000-0001-7955-8012
CR Angiolini Federico., 2003, CASES '03: Proceedings of the 2003 international conference on Compilers, architecture and synthesis for embedded systems, P318, DOI DOI 10.1145/951710.951751
   ARTIAGA E, 1997, UPCDAC199707
   Banakar R, 2002, CODES 2002: PROCEEDINGS OF THE TENTH INTERNATIONAL SYMPOSIUM ON HARDWARE/SOFTWARE CODESIGN, P73, DOI 10.1109/CODES.2002.1003604
   CATALANO V, 2006, 45 POL MIL
   CHANG JM, 1999, P ICCD WORKSH HARDW, P11
   CHANG JM, 1996, IEEE T COMPUT, V45, P106
   Chen G, 2006, DES AUT TEST EUROPE, P929
   Clauset A, 2004, PHYS REV E, V70, DOI 10.1103/PhysRevE.70.066111
   Coppola M, 2004, 2004 INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP, PROCEEDINGS, P15, DOI 10.1109/ISSOC.2004.1411133
   De La Luz V, 2002, DES AUT CON, P213, DOI 10.1109/DAC.2002.1012622
   Duch J, 2005, PHYS REV E, V72, DOI 10.1103/PhysRevE.72.027104
   Kandemir M, 2002, DES AUT CON, P219, DOI 10.1109/DAC.2002.1012623
   LI T, 1999, IEEE T COMPUT, V18, P1405
   Milutinovic V, 1999, P IEEE, V87, P399, DOI 10.1109/JPROC.1999.747860
   Molnos AM, 2005, DES AUT TEST EUROPE, P932, DOI 10.1109/DATE.2005.99
   Monchiero M, 2006, 2006 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING AND SIMULATION, PROCEEDINGS, P144, DOI 10.1109/ICSAMOS.2006.300821
   Newman MEJ, 2004, EUR PHYS J B, V38, P321, DOI 10.1140/epjb/e2004-00124-y
   Newman MEJ, 2004, PHYS REV E, V69, DOI 10.1103/PhysRevE.69.026113
   Nikolopoulos DS, 2000, PROC INT CONF PARAL, P95, DOI 10.1109/ICPP.2000.876083
   OZTRUK O, 2006, GLSVLSI 06 P 16 ACM, P386
   Palermo C, 2004, LECT NOTES COMPUT SC, V3254, P521
   Pande PP, 2005, IEEE T COMPUT, V54, P1025, DOI 10.1109/TC.2005.134
   Shalan M, 2002, CODES 2002: PROCEEDINGS OF THE TENTH INTERNATIONAL SYMPOSIUM ON HARDWARE/SOFTWARE CODESIGN, P79, DOI 10.1109/CODES.2002.1003605
   SHALAN M, 2000, CASES, P180
   SHIVAKUMAR P, 2001, CACTI 3 0 INT CACH T
   Sinha A, 2003, IEEE T VLSI SYST, V11, P1044, DOI 10.1109/TVLSI.2003.819569
   Srisa-an W, 1999, IEEE COMP SOC ANN, P106, DOI 10.1109/IWV.1999.760483
   von Puttkamer E., 1975, IEEE Transactions on Computers, VC-24, P953, DOI 10.1109/T-C.1975.224100
   Wilson PR, 1995, LECT NOTES COMPUT SC, V986, P1
   WOO SC, 1995, ACM COMP AR, P24, DOI 10.1109/ISCA.1995.524546
   Wuytack S, 1999, IEEE T COMPUT AID D, V18, P533, DOI 10.1109/43.759067
NR 31
TC 19
Z9 20
U1 0
U2 2
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2007
VL 53
IS 10
SI SI
BP 719
EP 732
DI 10.1016/j.sysarc.2007.01.008
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 198DT
UT WOS:000248607900005
DA 2024-07-18
ER

PT J
AU De Sutter, B
   De Bus, B
   De Bosschere, K
AF De Sutter, Bjorn
   De Bus, Bruno
   De Bosschere, Koen
TI Bidirectional liveness analysis, or how less than half of the Alpha's
   registers are used
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE liveness analysis; link-time; data flow analysis; registers
ID COMPACTION
AB Interprocedural data flow analyses of executable programs suffer from the conservative assumptions that need to be made because no precise control flow graph is available and because registers are spilled onto the stack. This paper discusses the exploitation of calling-conventions in executable code data flow analyses to avoid the propagation of the conservative assumptions throughout a program. Based on this exploitation, the existing backward liveness analyses are improved, and a complementary forward liveness analysis is proposed. For the SPECint2000 programs compiled for the Alpha architecture, the combined forward and improved backward analysis on average finds 62%, more free registers than the existing state-of-the-art liveness analysis. With the improved analysis, we are able to show that on an average less than half of the registers of the RISC Alpha architecture are used. This contradicts the common wisdom that compilers can exploit large, uniform register files as found on RISC architectures. (c) 2006 Elsevier B.V. All rights reserved.
C1 Univ Ghent, Elect & Informat Syst Dept, B-9000 Ghent, Belgium.
C3 Ghent University
RP De Sutter, B (corresponding author), Univ Ghent, Elect & Informat Syst Dept, Sint Pieternieuwstr 41, B-9000 Ghent, Belgium.
EM brdsutte@elis.ugent.be; bdebus@elis.ugent.be; kdb@elis.ugent.be
RI De Bosschere, Koen OM/P-6865-2014
CR [Anonymous], 1998, PROCEEDINGS OF THE 2
   Balaram P, 2004, CURR SCI INDIA, V86, P5
   Cohn R, 1997, PROCEEDINGS OF THE USENIX WINDOWS NT WORKSHOP, P17
   De Bus B, 2003, COMMUN ACM, V46, P41, DOI 10.1145/859670.859696
   De Sutter B, 2005, ACM T PROGR LANG SYS, V27, P882, DOI 10.1145/1086642.1086645
   De Sutter B, 2002, ACM SIGPLAN NOTICES, V37, P275, DOI 10.1145/583854.582445
   Debray SK, 2000, ACM T PROGR LANG SYS, V22, P378, DOI 10.1145/349214.349233
   DEBUS B, 2004, P 2004 ACM SIGPLAN S, P211
   DUBUS B, 2004, PASTE 04 P ACM SIGPL, P29
   GOODWIN DW, 1997, P ACM SIGPLAN 97 C P, P122
   LEVINE J.R., 2000, LINKERS LOADERS
   LINN C, STACK ANAL X86 EXECU
   Muchnick S., 1997, ADV COMPILER DESIGN
   Muth R, 2001, SOFTWARE PRACT EXPER, V31, P67, DOI 10.1002/1097-024X(200101)31:1<67::AID-SPE357>3.0.CO;2-A
   MUTH R, 1999, THESIS U ARIZONA
   SRIVASTAVA A, 1994, P SIGPLAN 94 C PROGR, P196
   SRIVASTAVA A, 1992, J PROGRAMMING LANGUA, V1, P1
NR 17
TC 3
Z9 3
U1 0
U2 1
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2006
VL 52
IS 10
BP 535
EP 548
DI 10.1016/j.sysarc.2006.03.001
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 091IZ
UT WOS:000241021900001
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Amin, K
   von Laszewski, G
   Hategan, M
   Al-Ali, R
   Rana, O
   Walker, D
AF Amin, K
   von Laszewski, G
   Hategan, M
   Al-Ali, R
   Rana, O
   Walker, D
TI An abstraction model for a Grid execution framework
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT 12th Euromicro Conference on Parallel, Distributed and Network-Based
   Processing
CY FEB 11-13, 2004
CL Coruna, SPAIN
DE Grid computing; Java CoG kit; Grid abstractions; Grid execution
   patterns; Grid quality-of-service (QoS)
AB Computational Grids have been identified as one of the paradigms revolutionizing the discipline of distributed computing. The contributions within the Grid community have resulted in new Grid technologies and continuous improvements to Grid standards and protocols. Though crucial to the success of the Grid approach, such an incremental evolution of Grid standards has become a primary cause of frustration for scientific and commercial application communities aspiring to adopt the Grid paradigm. Motivated by our rich experience and the need to decouple the application development and the Grid technology development processes, we propose an abstraction-based Grid middleware layer as part of the Java CoG Kit. In this paper, we showcase our abstraction model and verify its extensibility by integrating it with an advanced quality-of-service-based execution framework. (c) 2005 Elsevier B.V. All rights reserved.
C1 Argonne Natl Lab, Argonne, IL 60439 USA.
   Univ Chicago, Chicago, IL 60637 USA.
   Univ N Texas, Denton, TX 76203 USA.
   Cardiff Univ, Cardiff CF1 1XL, S Glam, Wales.
C3 United States Department of Energy (DOE); Argonne National Laboratory;
   University of Chicago; University of North Texas System; University of
   North Texas Denton; Cardiff University
RP Argonne Natl Lab, 9700 S Cass Ave, Argonne, IL 60439 USA.
EM gregor@mcs.anl.gov
RI Walker, David W/B-7978-2010; Rana, Omer F./B-5065-2010; Rana,
   Omer/AAP-8523-2020; von Laszewski, Gregor/C-2808-2012
OI Rana, Omer/0000-0003-3597-2646; von Laszewski,
   Gregor/0000-0001-9558-179X; Walker, David/0000-0002-1360-6330;
   Hategan-Marandiuc, Mihael/0000-0003-4523-4807
CR ALALI R, 2004, P IEEE ACM 4 INT S C
   ALALI R, 2003, LNCS, V3003, P529
   Allen G, 2003, INT J HIGH PERFORM C, V17, P449, DOI 10.1177/10943420030174008
   Allen G, 2000, NINTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE DISTRIBUTED COMPUTING, PROCEEDINGS, P253, DOI 10.1109/HPDC.2000.868657
   Amin K, 2004, 12TH EUROMICRO CONFERENCE ON PARALLEL, DISTRIBUTED AND NETWORK-BASED PROCESSING, PROCEEDINGS, P250
   Bhatia D, 1997, CONCURRENCY-PRACT EX, V9, P555, DOI 10.1002/(SICI)1096-9128(199706)9:6<555::AID-CPE308>3.0.CO;2-X
   Casanova H, 1997, INT J SUPERCOMPUT AP, V11, P212, DOI 10.1177/109434209701100304
   CZAJKOWSKI K, 1998, P IPPS SPDP 98 WORKS, P62
   Foster I.K., 2002, Global Grid Forum
   GOVINDARAJU M, 2002, GRID 2002 3 INT WORK
   Grimshaw AS, 1997, COMMUN ACM, V40, P39, DOI 10.1145/242857.242867
   JHONEY A, 2003, VENKATAKRISHNAN GRID
   Laszewski G., 2001, CONCURR COMP-PRACT E, V13, P643, DOI DOI 10.1002/CPE.572
   Nakada H, 1999, FUTURE GENER COMP SY, V15, P649, DOI 10.1016/S0167-739X(99)00016-3
   NOVOTNY J, 2003, GRID COMPUTING MAKIN, P657
   Seidel E, 2002, FUTURE GENER COMP SY, V18, P1143, DOI 10.1016/S0167-739X(02)00091-2
   SMARR L, 1992, COMMUN ACM, V35, P44, DOI 10.1145/129888.129890
   THAIN D, 2003, GRID COMPUTING MAKIN
   von Laszewski G, 1999, CONCURRENCY-PRACT EX, V11, P933, DOI 10.1002/(SICI)1096-9128(19991225)11:15<933::AID-CPE461>3.0.CO;2-J
   VONLASZEWSKI G, 2004, CHAPTER 5 MIDDLEWARE, P109
   VONLASZEWSKI G, 1997, SUPERCOMPUTING CTR E
   VONLASZEWSKI G, 1996, MAKING ITS MARK, P311
   VONLASZEWSKI G, 2000, ACM JAV GRAND 2000 C, P97
   VONLASZEWSKI G, 2004, GGF WORKSH MAN WORK
   VONLASZEWSKI G, 2004, WORKSH GRID APPL PRO
   VONLASZEWSKI G, 1994, COMING AGE, P290
   VONLASZEWSKI G, 2004, NEXT GENERATION JAVA
   Wolski R, 2001, IEEE T PARALL DISTR, V12, P1066, DOI 10.1109/71.963418
NR 28
TC 13
Z9 16
U1 0
U2 1
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD FEB
PY 2006
VL 52
IS 2
BP 73
EP 87
DI 10.1016/j.sysarc.2004.10.007
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 011IL
UT WOS:000235261700002
DA 2024-07-18
ER

PT J
AU Saggese, GP
   Romano, L
   Mazzocca, N
   Mazzeo, A
AF Saggese, GP
   Romano, L
   Mazzocca, N
   Mazzeo, A
TI A tamper resistant hardware accelerator for RSA cryptographic
   applications
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Field Programmable Gate Arrays (FPGAs); RSA cryptosystems; security-and
   performance-critical applications
AB This paper presents an hardware accelerator which can effectively improve the security and the performance of virtually any RSA cryptographic application. The accelerator integrates two crucial security- and performance-enhancing facilities: an RSA processor and an RSA key-store. An RSA processor is a dedicated hardware block which executes the RSA algorithm. An RSA key-store is a dedicated device for securely storing RSA key-pairs. We chose RSA since it is by far the most widely adopted standard in public key cryptography. We describe the main functional blocks of the hardware accelerator and their interactions, and comment architectural solutions we adopted for maximizing security and performance while minimizing the cost in terms of hardware resources. We then present an FPGA-based implementation of the proposed architecture, which relies on a Commercial Off The Shelf (COTS) programmable hardware board. Finally, we evaluate the system in terms of performance and chip area occupation, and comment the design trade-offs resulting from different levels of parallelism. (C) 2004 Elsevier B.V. All rights reserved.
C1 Univ Naples Federico II, I-80125 Naples, Italy.
   Univ Naples 2, I-81031 Aversa, CE, Italy.
C3 University of Naples Federico II; Universita della Campania Vanvitelli
RP Romano, L (corresponding author), Univ Naples Federico II, Via Claudio 21, I-80125 Naples, Italy.
EM lrom@unina.it
OI Mazzocca, Nicola/0000-0002-0401-9687; Mazzeo,
   Antonino/0000-0002-4404-7738
CR [Anonymous], 2000, 1363 IEEE
   [Anonymous], 1998, X931 ANSI
   Bellows P, 2002, ANN IEEE SYM FIELD P, P121, DOI 10.1109/FPGA.2002.1106667
   Elbirt AJ, 2001, IEEE T VLSI SYST, V9, P545, DOI 10.1109/92.931230
   HARTLEY R, 1990, IEEE T CIRCUITS SYST, V37, P707, DOI 10.1109/31.55029
   *IEEE P1363 WORK G, 2000, D6 IEEE P1363 WORK G
   KNUTH D. E., 1981, Addison-Wesley Series in Computer Science and Information Processing, V2
   KOC CK, 1994, 201 RSA LAB
   MAZZEO A, P DES TEST EUR C 200, P582
   MONTGOMERY PL, 1985, MATH COMPUT, V44, P519, DOI 10.1090/S0025-5718-1985-0777282-X
   *NIST, 2000, PUBL
   *NIST, 2001, PUBL, V197
   PARHI KK, 1991, IEEE T CIRCUITS SYST, V38, P358, DOI 10.1109/31.75394
   *QUICK LOG, 1997, 57 QUICK LOG
   RIVEST RL, 1978, COMMUN ACM, V21, P120, DOI [10.1145/359340.359342, 10.1145/357980.358017]
   Roe M, 2000, LECT NOTES COMPUT SC, V1796, P140
   *RSA LAB, 2001, 2 RSA LAB
   SAGGESE GP, IN PRESS J WEB ENG P
   Shamir Adi., 1999, FINANCIAL CRYPTOGRAP
   WALTER CD, 1993, IEEE T COMPUT, V42, P376, DOI 10.1109/12.210181
   *XIL, 1997, 092 XAPP XIL
   2002, TLS PROTOCOL VERSION
   CHIP SIGN CS1015 RUB
NR 23
TC 6
Z9 6
U1 0
U2 1
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD DEC
PY 2004
VL 50
IS 12
BP 711
EP 727
DI 10.1016/j.sysarc.2004.04.002
PG 17
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 877SL
UT WOS:000225590400001
DA 2024-07-18
ER

PT J
AU Karaata, MH
AF Karaata, MH
TI Stabilizing ring clustering
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE clustering; distributed systems; fault-tolerance; p-centers;
   self-stabilization; ring
ID NETWORK LOCATION PROBLEMS; ALGORITHMIC APPROACH; SWITCHING CENTERS;
   MEDIANS; GRAPH
AB In this paper, we first present simple stabilizing algorithms for finding clustering of ring networks on a distributed model of computation. Clustering is defined as partitioning of nodes of a network into non-overlapping sets of nodes based on certain criteria. Our criterion for partitioning the network is that the difference between the sizes of the largest cluster and the smallest cluster is minimal. We first present a uniform algorithm that evenly partitions the network into nearly the same size clusters. The clusters may continuously move in one direction while maintaining the difference of at most one between the size of the largest and the size of the smallest cluster. Then, we present a non-uniform self-stabilizing algorithm for the same problem that terminates after O(n(2)) moves. When resources are placed at cluster boundaries (or centers), the cost of sharing resources is minimized. The algorithms can withstand transient faults and do not require initialization. In addition, when the ring size changes, the proposed algorithms automatically identify the clusterings of the new ring. The paper includes correctness proofs of the algorithms. It concludes with remarks on issues such as open and related problems, and the application areas of the algorithm. (C) 2004 Elsevier B.V. All rights reserved.
C1 Kuwait Univ, Dept Comp Engn, Safat 13060, Kuwait.
C3 Kuwait University
RP Karaata, MH (corresponding author), Kuwait Univ, Dept Comp Engn, POB 5969, Safat 13060, Kuwait.
EM karaata@eng.kuniv.edu.kw
RI Karaata, Mehmet/AAS-1223-2021
CR COOK SA, IN PRESS DISTRIBUTED
   DEARING OM, 1974, TRANSPORT SCI, P333
   DIJKSTRA EW, 1973, SELECTED WRITING COM, P31
   DOLEV S, 2000, SELFSTABILIZATION
   FLATEBO M, 1995, DISTRIB COMPUT, V8, P133, DOI 10.1007/BF02242715
   GARCIAMOLINA H, 1986, IEEE S REL DISTR SOF, P13
   Goldman A.J., 1972, Transp. Sci., V6, P407, DOI 10.1287/trsc.6.4.407
   HAKIMI SL, 1965, OPER RES, V13, P462, DOI 10.1287/opre.13.3.462
   HAKIMI SL, 1964, OPER RES, V12, P450, DOI 10.1287/opre.12.3.450
   HAKIMI SL, 1978, OPER RES, P1
   HALFIN S, 1974, OPER RES, P75
   Handler GabrielY., 1974, Minimax network location: theory and algorithms
   HANDLER GY, 1973, OPER RES, P287
   Karaata MH, 2001, IEEE T PARALL DISTR, V12, P337, DOI 10.1109/71.920585
   KARIV O, 1979, SIAM J APPL MATH, V37, P539, DOI 10.1137/0137041
   KARIV O, 1979, SIAM J APPL MATH, V37, P513, DOI 10.1137/0137040
   KORACH E, 1984, ACM T PROGR LANG SYS, V6, P380, DOI 10.1145/579.585
   LIN X, 1991, P 28 ANN ALL C, P662
   MINIEKA E, 1970, SIAM REV, P138
NR 19
TC 3
Z9 3
U1 0
U2 0
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2004
VL 50
IS 10
BP 623
EP 634
DI 10.1016/j.sysarc.2004.02.002
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 858GN
UT WOS:000224180400003
DA 2024-07-18
ER

PT J
AU Touzene, A
AF Touzene, A
TI Optimal all-ports collective communication algorithms for the
   <i>k</i>-ary <i>n</i>-cube interconnection networks
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE broadcast; edge-disjoint spanning trees; fault tolerance;
   interconnection networks
ID DISJOINT SPANNING-TREES; FAULT-TOLERANCE; HYPERCUBES
AB The need for collective communication procedures such as One-to-All broadcast, All-to-All broadcast arises in many parallel or distributed applications. Many of these communication procedures have been studied for many topologies of interconnection networks such as hypercubes, meshes, De Bruijn star graphs and butterflies. In this paper we propose a construction of multiple edge-disjoint spanning trees for the k-ary n-cube which can be used to derive an optimal and fault tolerant broadcasting algorithm. We propose also an optimal All-to-All broadcasting algorithm. We consider the k-arv n-cube as a point-to-point interconnection, using store-and-forward, all-port assumption and a linear communication model. (C) 2003 Elsevier B.V. All rights reserved.
C1 Sultan Qaboos Univ, Coll Sci, Dept Comp Sci, Muscat 123, Oman.
C3 Sultan Qaboos University
RP Touzene, A (corresponding author), Sultan Qaboos Univ, Coll Sci, Dept Comp Sci, POB 36, Muscat 123, Oman.
EM touzene@squ.edu.om
CR Ashir Y, 1997, INFORM PROCESS LETT, V61, P43, DOI 10.1016/S0020-0190(96)00188-3
   Beauquier B., 2001, Journal of Interconnection Networks, V2, P175, DOI 10.1142/S0219265901000312
   BERTSEKAS DP, 1991, J PARALLEL DISTR COM, V11, P263, DOI 10.1016/0743-7315(91)90033-6
   BOSE B, 1995, IEEE T COMPUT, V44, P1021, DOI 10.1109/12.403718
   Day K, 1997, IEEE T PARALL DISTR, V8, P903, DOI 10.1109/71.615436
   DELMAS O, 1998, P 5 INT C STRUCT INF, P36
   Fragopoulou P, 1996, IEEE T COMPUT, V45, P174, DOI 10.1109/12.485370
   FRAIGNIAUD P, 1994, DISCRETE APPL MATH, V53, P79, DOI 10.1016/0166-218X(94)90180-5
   FRAIGNIAUD P, 1991, P EDMCC2 MUNCH, P463
   Fujita S., 1998, Parallel Processing Letters, V8, P189, DOI 10.1142/S0129626498000201
   JOHNSSON SL, 1989, IEEE T COMPUT, V38, P1249, DOI 10.1109/12.29465
   Perennes S, 1998, DISCRETE APPL MATH, V83, P247, DOI 10.1016/S0166-218X(97)00113-3
   Touzene A, 2002, PARALLEL COMPUT, V28, P649, DOI 10.1016/S0167-8191(02)00073-X
NR 13
TC 4
Z9 4
U1 0
U2 1
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAR
PY 2004
VL 50
IS 4
BP 221
EP 231
DI 10.1016/j.sysarc.2003.09.003
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 813WE
UT WOS:000220936400005
DA 2024-07-18
ER

PT J
AU San Millán, E
   Entrena, L
   Espejo, JA
   López, C
AF San Millán, E
   Entrena, L
   Espejo, JA
   López, C
TI Theoretical comparison between sequential redundancy addition and
   removal and retiming optimization techniques
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE logic synthesis; sequential circuits; redundancy addition and removal;
   retiming
AB This paper attempts to determine the capabilities of existing redundancy addition and removal (SRAR) techniques for logic optimization of sequential circuits. To this purpose, we compare this method with the retiming and resynthesis (RaR) techniques. For the RaR case the set of possible transformations has been established by relating them to STG transformations by other authors. Following these works, we first formally demonstrate that logic transformations provided by RaR are covered by SRAR as well. Then we also show that SRAR is able to identify transformations that cannot be found by RaR. This way we prove that the sequential redundancy addition and removal technique provides more possibilities for logic optimization. (C) 2003 Published by Elsevier B.V.
C1 Univ Carlos III Madrid, Madrid 28911, Spain.
C3 Universidad Carlos III de Madrid
EM quique@ing.uc3m.es
RI Lopez-Ongil, Celia/L-9403-2014; Entrena, Luis/I-4112-2015
OI Entrena, Luis/0000-0001-6021-165X
CR [Anonymous], 1997, SYNTHESIS FINITE STA
   Ashar P., 1992, Sequential logic synthesis
   Brayton R., 1997, IEE T COMPUTER AIDED, V6, P1062
   CHANG SC, 1994, IEEE IC CAD, P2
   ENTRENA LA, 1995, IEEE T COMPUT AID D, V14, P909, DOI 10.1109/43.391740
   Espejo JA, 2001, DESIGN, AUTOMATION AND TEST IN EUROPE, CONFERENCE AND EXHIBITION 2001, PROCEEDINGS, P391, DOI 10.1109/DATE.2001.915054
   GLASER U, 1995, P ASP DAC SEPT
   JOZWIAK L, 1990, MICROPROC MICROPROG, V30, P305, DOI 10.1016/0165-6074(90)90259-C
   JOZWIAK L, 2001, DSD 2001 EUR S DIG S, P46
   JOZWIAK L, 1995, INT J CUSTOM CHIP DE, V3
   KUNZ W, 1994, IEEE IC CAD, P6
   MALIK S, 1991, IEEE T COMPUT AID D, V10, P74, DOI 10.1109/43.62793
   MALIK S, 1990, M90115 UCBERL
   Ranjan RK, 1998, 1998 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN, P402, DOI 10.1109/ICCAD.1998.742904
   RANJAN RK, 1997, M9799 UCBERL
   SANMILLAN E, 1999, P DATE 99 MARCH, P516
   Sentovich EM., 1992, SIS SYSTEM SEQUENTIA
   ZHOU H, 1998, P IEEE ACM INT WORKS, P111
NR 18
TC 0
Z9 0
U1 0
U2 0
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD DEC
PY 2003
VL 49
IS 12-15
BP 529
EP 541
DI 10.1016/j.sysarc.2003.06.002
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 752LK
UT WOS:000187162000005
DA 2024-07-18
ER

PT J
AU Kannan, R
   Ray, S
   Bartos, R
AF Kannan, R
   Ray, S
   Bartos, R
TI An optical switching architecture for hierarchical group communication
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
ID NETWORKS; DESIGN
AB We show that the problem of finding the maximum passable subset of a permutation through a banyan is NP-complete. We then describe a two-level optical interconnection structure for groups or clusters of end-nodes (LANs or processors). At the higher level, an optical banyan is used to switch wavelength multiplexed packets from the groups. Technologically difficult switching of individual wavelengths is avoided by prearranging transmissions from the groups in a way that they can be switched in a wavelength insensitive manner. Further, by keeping the banyan conflict-free, we allow each of the groups to access the entire set of wavelengths for multiplexing, thus maximizing the bisection bandwidth. The proposed optical interconnect can support multiple multicast connections between each pair of groups, in which source nodes may simultaneously multicast several different packets to different subsets within a destination group. System-wide multicasts and broadcasts can be achieved through repetitive group-to-group transmissions. The network uses readily available components such as opto-electronic directional couplers, fixed wavelength transmitters, and diffraction-based parallel receivers while avoiding the use of relatively slow and expensive tunable components. (C) 2003 Elsevier B.V. All rights reserved.
C1 Louisiana State Univ, Dept Comp Sci, Baton Rouge, LA 70802 USA.
   Univ Alabama, Dept Comp Sci, Tuscaloosa, AL 35402 USA.
   Univ Denver, Dept Comp Sci, Denver, CO 80208 USA.
C3 Louisiana State University System; Louisiana State University;
   University of Alabama System; University of Alabama Tuscaloosa;
   University of Denver
RP Kannan, R (corresponding author), Louisiana State Univ, Dept Comp Sci, Baton Rouge, LA 70802 USA.
OI Bartos, Radim/0000-0002-9174-0850
CR BARTOS R, 1998, AMS SERIES DISCRETE, V46, P239
   Bergman K, 1996, PROCEEDINGS OF THE THIRD INTERNATIONAL CONFERENCE ON MASSIVELY PARALLEL PROCESSING USING OPTICAL INTERCONNECTIONS, P168, DOI 10.1109/MPPOI.1996.559079
   BROWN TX, 1990, IEEE J SEL AREA COMM, V8, P1428, DOI 10.1109/49.62821
   CHAN V, 1993, SCI AM           SEP, P72
   CHLAMTAC I, 1997, P IEEE INFOCOM KOB J
   Duato J., 1997, INTERCONNECTION NETW
   ENG KY, 1992, IEEE T COMMUN, V40, P423, DOI 10.1109/26.129204
   FENG T, 1981, IEEE COMPUT, V14, P12
   Garey M.R., 1979, COMPUTERS INTRACTABI
   Hinton H.S., 1993, INTRO PHOTONIC SWITC
   JORDAN HF, 1994, IEEE T COMPUT, V43, P1309, DOI 10.1109/12.324563
   Kannan R, 1997, IEEE T COMMUN, V45, P710, DOI 10.1109/26.592614
   Kannan R., 1995, Proceedings of the Second International Conference on Massively Parallel Processing Using Optical Interconnections (Cat. No.95TB100004), P271, DOI 10.1109/MPPOI.1995.528654
   Kannan R, 1997, IEEE T COMMUN, V45, P723, DOI 10.1109/26.592616
   KANNAN R, 1997, P IEEE INFOCOM KOB J
   KANNAN R, 2000, IEEE ACM T NETWO JUN
   LEE KY, 1985, IEEE T COMPUT, V34, P412, DOI 10.1109/TC.1985.1676581
   PADMANABHAN K, 1987, IEEE T COMMUN, V35, P1357, DOI 10.1109/TCOM.1987.1096722
   Qiao CM, 1999, IEEE T COMMUN, V47, P139, DOI 10.1109/26.747821
   SOKOLOFF JP, 1993, IEEE PHOTONIC TECH L, V5, P787, DOI 10.1109/68.229807
   THOMPSON RA, 1987, J LIGHTWAVE TECHNOL, V5, P154, DOI 10.1109/JLT.1987.1075403
   THYLEN L, 1996, P IEEE INFOCOM KOB J, V34
NR 22
TC 0
Z9 0
U1 0
U2 0
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2003
VL 49
IS 7-9
BP 297
EP 314
DI 10.1016/S1383-7621(03)00055-9
PG 18
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 747PE
UT WOS:000186812600001
DA 2024-07-18
ER

PT J
AU Sharifi, M
   Zolfaghari, B
AF Sharifi, M
   Zolfaghari, B
TI Modeling and evaluating the time overhead induced by BER in COMA
   multiprocessors
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE BER strategy; COMA; fault tolerance; distributed shared memory
AB Designing multiprocessors based on distributed shared memory (DSM) architecture considerably increases their scalability. But as the number of nodes in a multiprocessor increases, the probability of encountering failures in one or more nodes of the system raises as a serious problem. Thus, every large-scale multiprocessor should be equipped. with mechanisms that tolerate node failures. Backward error recovery (BER) is one of the most feasible strategies to build fault tolerant multiprocessors and it can be shown that among various DSM-based architectures, cache only memory architecture (COMA) is the most suitable for implementing BER. The main reason is the existence of built-in mechanisms for data replication in COMA memory system. BER is applicable to COMA multiprocessors with minor hardware redundancy, but it will obviously cause some other kinds of overheads. The most important overhead induced by BER is the time required to produce and store recovery data. This paper introduces an analytical model for predicting the amount of this time overhead and then verifies the correctness of the model through comparing the results predicted from this model with the previously published simulation results. Both the analytical model and simulation results show that the overhead is nearly independent of the number of nodes. The immediate result is that BER is a cost-effective strategy for tolerating node failures in large-scale COMA multiprocessors with large numbers of nodes. (C) 2003 Elsevier Science B.V. All rights reserved.
C1 Iran Univ Sci & Technol, Dept Comp Engn, Tehran, Iran.
C3 Iran University Science & Technology
RP Sharifi, M (corresponding author), Iran Univ Sci & Technol, Dept Comp Engn, Tehran, Iran.
RI Zolfaghari, Behrouz/AAU-7919-2020; Sharifi, Mohsen/S-9531-2018
OI Zolfaghari, Behrouz/0000-0001-6691-0988; Sharifi,
   Mohsen/0000-0003-4992-2500
CR AGRAWAL A, 1991, MITLCSTM454
   ANDERSON T, 1991, 910810 U WASH
   CARTER JB, 1995, P 5 WORKSH HOT TOP O
   DAHLGREN F, 1999, IEEE COMPUTER MA JUN
   FRANK S, 1993, P SPRING COMPCON 99
   GEFFLAUT A, 1994, P SUP 94 C NOV
   HAGERSTEN E, 1992, IEEE COMPUT, V25, P44
   HUNT GC, 1996, 626 URCS
   KERMARREC AM, 1995, P 25 INT S FAULT TOL, P289
   LEONSKI D, 1992, IEEE COMPUT, V25, P63
   MORIN C, 1996, P 23 ANN INT S COMP
   NEVES N, 1994, P 13 ACM S PRINC DIS
   SHARIFI M, 2002, IUST INT J SCI TECHN, V13, P91
   SINGH JP, 1991, CSLTR91469 STANF U
   SULTAN F, 2000, P SUP C DALL NOV
   SULTAN F, 2000, DCSTR409 RUTG U
   SURI G, 1995, P 25 INT S FAULT TOL
   TORELLAS J, 1996, P FRONT MASS PAR COM
NR 18
TC 2
Z9 2
U1 0
U2 0
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAY
PY 2003
VL 48
IS 13-15
BP 377
EP 385
DI 10.1016/S1383-7621(03)00024-9
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 683UT
UT WOS:000183169100002
DA 2024-07-18
ER

PT J
AU Isuwa, S
   Amos, D
   Singh, AK
   Al-Hashimi, BM
   Merrett, G
AF Isuwa, Samuel
   Amos, David
   Singh, Amit Kumar
   Al-Hashimi, Bashir M.
   Merrett, Geoff, V
TI Maximising Mobile User Experience through Self-Adaptive Content- and
   Ambient-aware Display Brightness Scaling
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Mobile devices; User experience; Display brightness scaling; Battery
   life management; Resource management
ID OPTIMIZATION
AB Display subsystems have become the predominant user interface on mobile devices, serving as both input and output interfaces. For a better quality of user experience (QoE), the display subsystem is expected to provide appropriate resolution and brightness despite its impact on battery life. Existing display brightness approaches either consider content-and ambient-light in isolation or do not account for the user's expected battery life, thereby failing to maximise the QoE. This paper proposes aCADS, a self -Adaptive Content-and Ambient-aware Display brightness Scaling in mobile devices that maximises QoE while meeting battery life expectations. The approach employs a content-and ambient lighting-aware profiler that learns and classifies each sample into predefined clusters at runtime by leveraging insights on user perceptions of content and ambient luminances variations. We maximise QoE through adaptive scaling of the display's brightness using an energy model that determines appropriate brightness levels while meeting expected battery life. The evaluation on a commercial smartphone shows that aCADS improves QoE by up to 32.5 % compared to state-of-the-art.
C1 [Isuwa, Samuel; Merrett, Geoff, V] Univ Southampton, Sch Elect & Comp Sci, Southampton, England.
   [Isuwa, Samuel; Amos, David] Univ Maiduguri, Maiduguri, Borno, Nigeria.
   [Singh, Amit Kumar] Univ Essex, Sch Comp Sci & Elect Engn, Essex, England.
   [Al-Hashimi, Bashir M.] Kings Coll London, London, England.
C3 University of Southampton; University of Essex; University of London;
   King's College London
RP Isuwa, S (corresponding author), Univ Southampton, Sch Elect & Comp Sci, Southampton, England.
EM s.isuwa@soton.ac.uk
OI Isuwa, Samuel/0000-0002-2235-4091
FU Petroleum Technology De-velopment Fund (PTDF)
FX This study is supported in part by the Petroleum Technology De-velopment
   Fund (PTDF) . All data supporting this study are openly available from
   the University of Southampton respository at
   https://doi.org/10.5258/SOTON/D2837.
CR Bartolini Andrea., 2009, P 7 ACM INT C EMBEDD, P21
   Bender Vitor C., 2015, IEEE Industrial Electronics Magazine, V9, P6, DOI 10.1109/MIE.2014.2360324
   Cheng L., 2007, ADV MULTIMED, V2007, P4
   Cheng WC, 2004, IEEE T CONSUM ELECTR, V50, P25, DOI 10.1109/TCE.2004.1277837
   Chetoui S, 2021, PROCEEDINGS OF THE 2021 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2021), P1679, DOI 10.23919/DATE51398.2021.9474111
   Dong M, 2012, IEEE T MOBILE COMPUT, V11, P724, DOI 10.1109/TMC.2012.40
   Draa IC, 2019, J SYST ARCHITECT, V97, P320, DOI 10.1016/j.sysarc.2018.10.004
   Draa IC, 2019, SAC '19: PROCEEDINGS OF THE 34TH ACM/SIGAPP SYMPOSIUM ON APPLIED COMPUTING, P1200, DOI 10.1145/3297280.3297398
   Frumusanu A., 2021, Google announces pixel 6, pixel 6 pro: The new real flagship pixels
   Gordon S.A., 2018, Here's why Android Pie's Adaptive Brightness mode is so efficient
   Iranli A, 2005, DES AUT TEST EUROPE, P346, DOI 10.1109/DATE.2005.174
   Isuwa Samuel, 2023, 2023 Design, Automation & Test in Europe Conference & Exhibition (DATE), P1, DOI 10.23919/DATE56975.2023.10136915
   Isuwa S, 2022, ACM T EMBED COMPUT S, V21, DOI 10.1145/3526116
   ITU, 2011, RECOMMENDATION ITU R
   ITU-R, 2023, BT.500: Methodologies for the subjective assessment of the quality of television images
   Kang SJ, 2011, J DISP TECHNOL, V7, P544, DOI 10.1109/JDT.2011.2158985
   Lee C, 2012, IEEE T IMAGE PROCESS, V21, P80, DOI 10.1109/TIP.2011.2159387
   Pagliari DJ, 2021, IEEE T EMERG TOP COM, V9, P1625, DOI 10.1109/TETC.2019.2908257
   Reddi VJ, 2018, IEEE MICRO, V38, P6, DOI 10.1109/MM.2018.011441560
   Schuchhardt M, 2014, INT CONF COMPIL ARCH, DOI 10.1145/2656106.2656116
   Song W, 2014, IEEE T MULTIMEDIA, V16, P738, DOI 10.1109/TMM.2014.2298217
   Sun W., 2020, IEEE Trans. Mob. Comput.
   Tang G., 2021, IEEE IoT J
   Yan ZS, 2018, IEEE T MOBILE COMPUT, V17, P2536, DOI 10.1109/TMC.2018.2812852
   Zolfaghaifard E., 2016, Do YOU have 'low battery anxiety'?
NR 25
TC 1
Z9 1
U1 2
U2 2
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD DEC
PY 2023
VL 145
AR 103023
DI 10.1016/j.sysarc.2023.103023
EA NOV 2023
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA Z4GC4
UT WOS:001111666100001
OA hybrid
DA 2024-07-18
ER

PT J
AU Bandukara, MH
   Tzevelekos, N
AF Bandukara, M. H.
   Tzevelekos, N.
TI On-the-fly bisimulation equivalence checking for fresh-register automata
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Automata over infinite languages; Nominal automata; Bisimulation
   equivalence checking
ID CALCULUS
AB Register automata are one of the simplest classes of automata that operate on infinite input alphabets. Each automaton comes equipped with a finite set of registers where it can store data values and compare them with others from the input. Fresh-register automata are additionally able to accept a given data value just if it is fresh in the computation history. One such use for this is representing processes in the pi-calculus, where private names need to be fresh with respect to any process context. The bisimilarity problem for fresh-register automata is known to be in NP, when empty registers and duplicate register content are forbidden. In this paper, we investigate on-the-fly algorithms for solving bisimilarity, which attempt to build a bisimulation relation starting from a given input configuration pair. We propose an algorithm that uses concise representations of candidate bisimulation relations based on generating systems. While the algorithm runs in exponential time in the worst case, we demonstrate through a series of benchmarks its efficiency compared to existing algorithms and tools. We moreover define and implement a novel translation from pi-calculus processes to fresh-register automata, and use the latter to obtain a (strong early) bisimilarity checking tool for finitary pi-calculus processes. Using a series of benchmarks for this, we demonstrate an improvement in run-time compared to another equivalence checker.
C1 [Bandukara, M. H.; Tzevelekos, N.] Queen Mary Univ London, London, England.
C3 University of London; Queen Mary University London
RP Bandukara, MH (corresponding author), Queen Mary Univ London, London, England.
EM m.h.bandukara@qmul.ac.uk
FU EPSRC DTP [EP/R513106/1]
FX Supported by EPSRC DTP EP/R513106/1.
CR Aarts F, 2015, LECT NOTES COMPUT SC, V9399, P165, DOI 10.1007/978-3-319-25150-9_11
   Abadi M, 1999, INFORM COMPUT, V148, P1, DOI 10.1006/inco.1998.2740
   Aceto L., 2012, ADV TOPICS BISIMULAT, P100
   BABAI L, 1986, COMMUN ALGEBRA, V14, P1729, DOI 10.1080/00927878608823393
   Bandukara MH, 2022, LECT NOTES COMPUT SC, V13649, P187, DOI 10.1007/978-3-031-21213-0_12
   Bojanczyk M, 2014, LOG METH COMPUT SCI, V10, DOI 10.2168/LMCS-10(3:4)2014
   Bollig B, 2014, LOG METH COMPUT SCI, V10, DOI 10.2168/LMCS-10(4:19)2014
   FERNANDEZ JC, 1992, LECT NOTES COMPUT SC, V575, P181
   Ferrari G, 2003, LECT NOTES COMPUT SC, V2852, P319
   Grigore R, 2013, LECT NOTES COMPUT SC, V7795, P260, DOI 10.1007/978-3-642-36742-7_19
   Grumberg O, 2010, LECT NOTES COMPUT SC, V6031, P561, DOI 10.1007/978-3-642-13089-2_47
   KAMINSKI M, 1994, THEOR COMPUT SCI, V134, P329, DOI 10.1016/0304-3975(94)90242-9
   Klin B, 2016, ELECTRON P THEOR COM, P57, DOI 10.4204/EPTCS.207.3
   KNUTH DE, 1991, COMBINATORICA, V11, P33, DOI 10.1007/BF01375471
   Kopczynski E, 2017, ACM SIGPLAN NOTICES, V52, P586, DOI [10.1145/3093333.3009876, 10.1145/3009837.3009876]
   Leung S., 2020, Master's thesis
   Lin HM, 2000, J COMPUT SCI TECHNOL, V15, P1, DOI 10.1007/BF02951922
   MILNER R, 1992, INFORM COMPUT, V100, P1, DOI [10.1016/0890-5401(92)90008-4, 10.1016/0890-5401(92)90009-5]
   Moerman J, 2017, ACM SIGPLAN NOTICES, V52, P613, DOI 10.1145/3093333.3009879
   Montanari U., 2000, Mathematical Foundations of Computer Science 2000. 25th International Symposium, MFCS 2000. Proceedings. (Lecture Notes in Computer Science Vol.1893), P569
   Murawski AS, 2019, LECT NOTES COMPUT SC, V11781, P350, DOI 10.1007/978-3-030-31784-3_20
   Murawski A.S., 2018, LIPICS, V117, DOI [10.4230/LIPIcs.MFCS.2018.72, DOI 10.4230/LIPICS.MFCS.2018.72]
   Murawski AS, 2018, FORM METHOD SYST DES, V52, P277, DOI 10.1007/s10703-017-0292-9
   Murawski AS, 2015, LECT NOTES COMPUT SC, V9364, P234, DOI 10.1007/978-3-319-24953-7_19
   Murawski AS, 2015, IEEE S LOG, P156, DOI 10.1109/LICS.2015.24
   Murawski AS, 2011, LECT NOTES COMPUT SC, V6602, P419, DOI 10.1007/978-3-642-19718-5_22
   Neven F., 2004, ACM Transactions on Computational Logic, V5, P403, DOI 10.1145/1013560.1013562
   Parrow J, 2021, LOG METH COMPUT SCI, V17, DOI 10.23638/LMCS-17(1:6)2021
   Pistore M., 1999, Ph.D. thesis
   Sakamoto H, 2000, THEOR COMPUT SCI, V231, P297, DOI 10.1016/S0304-3975(99)00105-X
   Sangiorgi Davide, 2001, -calculus: A Theory of Mobile Processes
   Schwentick T, 2007, J COMPUT SYST SCI, V73, P289, DOI 10.1016/j.jcss.2006.10.003
   Sloane NJA, 2007, LECT NOTES ARTIF INT, V4573, P130
   Tzevelekos N, 2011, POPL 11: PROCEEDINGS OF THE 38TH ANNUAL ACM SIGPLAN-SIGACT SYMPOSIUM ON PRINCIPLES OF PROGRAMMING LANGUAGES, P295, DOI 10.1145/1926385.1926420
NR 34
TC 0
Z9 0
U1 0
U2 0
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD DEC
PY 2023
VL 145
AR 103010
DI 10.1016/j.sysarc.2023.103010
EA OCT 2023
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA X9XQ6
UT WOS:001101908200001
OA hybrid
DA 2024-07-18
ER

PT J
AU Austad, H
   Jellum, ER
   Hendseth, S
   Mathisen, G
   Bryne, TH
   Gregertsen, KN
   Albrektsen, SM
   Helvik, BE
AF Austad, Henrik
   Jellum, Erling Rennemo
   Hendseth, Sverre
   Mathisen, Geir
   Bryne, Torleiv Haland
   Gregertsen, Kristoffer Nyborg
   Albrektsen, Sigurd Morkved
   Helvik, Bjarne Emil
TI Composable distributed real-time systems with deterministic network
   channels
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Real-time networks; Time-flow-graph; Distributed; CPS; IIoT; TSN; Linux
AB A system that needs to interact with the physical world in a timely manner is called a real-time system. When such a system is composed of multiple subsystems, or nodes, each of which is a geographically separate system, such a system of systems is called a distributed real-time system. The computation at each node must adhere to the timing requirements, and the connecting communication channels must never cause delays that trigger further timing violations. In this paper, we introduce Deterministic Network Channels, a network construct using Time Sensitive Networking QoS mechanisms that add reliable and deterministic communication for distributed tasks. Introducing such network channels as a construct allows designers to focus on higher-level primitives when building distributed systems. We describe our reference implementation and evaluate it by extending Timed C with network channels. Building on this, we also perform a thorough performance evaluation to determine practical bounds for both Linux and TSN under heavy workloads and adverse network conditions to show how the proposed reference implementation performs in real-world scenarios. In our tests, we can synchronize two separate machines running commercial off-the-shelf hardware to within 15 mu s of each other under severe internal and external interference.
C1 [Austad, Henrik; Gregertsen, Kristoffer Nyborg; Albrektsen, Sigurd Morkved] SINTEF Digital, Math & Cybernet, Strindv 4, N-7034 Trondheim, Norway.
   [Jellum, Erling Rennemo; Hendseth, Sverre; Mathisen, Geir] NTNU, Dept Engn Cybernet, OS Bragstads Plass 2D, N-7034 Trondheim, Norway.
   [Helvik, Bjarne Emil] NTNU, Dept Informat Secur & Commun Technol, OS Bragstads Plass 2B, N-7034 Trondheim, Norway.
C3 SINTEF; Norwegian University of Science & Technology (NTNU); Norwegian
   University of Science & Technology (NTNU)
RP Austad, H (corresponding author), SINTEF Digital, Math & Cybernet, Strindv 4, N-7034 Trondheim, Norway.
EM henrik.austad@sintef.no; erling.r.jellum@ntnu.no;
   sverre.hendseth@ntnu.no; geir.mathisen@ntnu.no; torleiv.h.bryne@ntnu.no;
   kristoffer.gregertsen@sintef.no; sigurd@albrektsen.net; bjarne@ntnu.no
RI Helvik, Bjarne E./N-2163-2015
OI Helvik, Bjarne E./0000-0001-6969-4571; Gregertsen, Kristoffer
   Nyborg/0000-0002-2729-0912; Austad, Henrik/0000-0002-6046-7046
FU Norwegian Research Council [323340, 327538]; Centre of Excellence NTNU
   AMOS [223254]
FX This work was funded by the Norwegian Research Council under grant
   323340 via SINTEF, under grant 327538, and by the Centre of Excellence
   NTNU AMOS via grant 223254.
CR Adam GK, 2021, ELECTRONICS-SWITZ, V10, DOI 10.3390/electronics10111331
   Agarwal T, 2019, IEEE ACCESS, V7, P131407, DOI 10.1109/ACCESS.2019.2939497
   [Anonymous], 2020, IEEE Std C37.250-2020, P1
   [Anonymous], 2018, IEEE Std 802.1Q-2018, P1, DOI [10.1109/IEEESTD.2018.8403927, DOI 10.1109/IEEESTD.2018.8403927]
   [Anonymous], 2020, IEEE Std 802154-2020 (Revision of IEEE Std 802154-2015) 1-800, P1, DOI [10.1109/IEEESTD.20 20.9144691, DOI 10.1109/IEEESTD.2020.9144691]
   [Anonymous], 2019, J SUPERCOMPUT, V75, DOI [10.1007/s11227-018-2649-2, DOI 10.1007/S11227-018-2649-2]
   [Anonymous], 60802 IECIEEE
   [Anonymous], 2011, 8021BA2011 IEEE, P1, DOI [10.1109/ IEEESTD.2011.6032690, DOI 10.1109/IEEESTD.2011.6032690]
   [Anonymous], Unified Architecture
   [Anonymous], 2017, IEEE Standard for Local and metropolitan area networks-Frame Replication and Elimination for Reliability, P1, DOI DOI 10.1109/IEEESTD.2017.8091139
   Austad H, 2022, NETCHANNELS
   Austad H, 2022, KTC FORK PRE BUILT N
   Austad H, 2022, LOGF TESTR
   Austad H, 2022, TOOL REP
   Avnu,, 2022, OPENAVNU GIT REP
   Black Z., 1998, RFC, DOI [10.17487/RFC2475, DOI 10.17487/RFC2475]
   Braden D.D.D., 1994, 1633 RFC, DOI [10.17487/RFC1633, DOI 10.17487/RFC1633]
   Broman D, 2013, J INDIAN I SCI, V93, P389
   Bruckner D, 2019, P IEEE, V107, P1121, DOI 10.1109/JPROC.2018.2888703
   Buth B, 1999, LECT NOTES COMPUT SC, V1548, P124
   Cavalieri S, 2013, COMPUT STAND INTER, V36, P165, DOI 10.1016/j.csi.2013.06.004
   Cochran Richard, The Linux PTP Project
   Derler T., 2008, PTIDES PROGRAMMING M
   Erciyes K, 2019, DISTRIBUTED REAL TIM, Vfirst, P341, DOI [10.1007/978-3-030-22570-4, DOI 10.1007/978-3-030-22570-4]
   Finn P., 2019, 8655 RFC, DOI [10.17487/RFC8655, DOI 10.17487/RFC8655]
   Gleixner S., 2022, CYCLICTEST LATENCY D
   Gleixner T., 2022, RT TESTS
   Gleixner T, 2022, REAL TIME LINUX HIST
   gnu, 2022, The GNU C Library (glibc)
   Guti‚rrez CS, 2018, Arxiv, DOI arXiv:1804.07643
   Harju J, 2000, CONF LOCAL COMPUT NE, P177, DOI 10.1109/LCN.2000.891025
   HOARE CAR, 1978, COMMUN ACM, V21, P666, DOI 10.1145/359576.359585
   IEEE, 2016, IEEE Std 1722-2016, P1, DOI DOI 10.1109/IEEESTD.2016.7782716
   IEEE, 2016, IEEE STD 80211 2016, P1, DOI 10.1109/ IEEESTD.2016.7524656
   Kernel Maintainers,, 2022, LIN KERN
   Kopetz H, 2011, Real-Time Systems: Design Principles for Distributed Embedded Applications, P307
   LAMPORT L, 1978, COMMUN ACM, V21, P558, DOI 10.1145/359545.359563
   LAMPORT L, 1982, ACM T PROGR LANG SYS, V4, P382, DOI 10.1145/357172.357176
   Lipinski M., 2011, Proceedings of the 2011 IEEE International Symposium on Precision Clock Synchronization for Measurement, Control and Communication (ISPCS 2011), P25, DOI 10.1109/ISPCS.2011.6070148
   Lohstroh M, 2021, ACM T EMBED COMPUT S, V20, DOI 10.1145/3448128
   Lohstroh M, 2020, LECT NOTES COMPUT SC, V11971, P59, DOI 10.1007/978-3-030-41131-2_4
   Natarajan S, 2020, INT FORUM DES LANG, DOI 10.1109/fdl50818.2020.9232935
   Natarajan S, 2019, REAL TIM SYST SYMP P, P167, DOI 10.1109/RTSS46320.2019.00025
   Natarajan S, 2018, IEEE REAL TIME, P227, DOI 10.1109/RTAS.2018.00031
   Object Management Group Inc, 2021, DAT DISTR SERV
   Oliveira D., 2020, LEIBN INT P INF LIPI, V165
   OPCFoundation, OPC 10000 14 UN ARCH
   Open Source Automation Development Lab contributors,, OPC UA PUBSUB TSN OS
   ROS, HOME
   Specht J, 2016, PROC EUROMICR, P75, DOI 10.1109/ECRTS.2016.27
   Stanton Kevin B., 2018, IEEE Communications Standards Magazine, V2, P34, DOI 10.1109/MCOMSTD.2018.1700086
NR 51
TC 2
Z9 2
U1 0
U2 4
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD APR
PY 2023
VL 137
AR 102853
DI 10.1016/j.sysarc.2023.102853
EA MAR 2023
PG 18
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA A4NV3
UT WOS:000954919500001
OA hybrid
DA 2024-07-18
ER

PT J
AU Javed, K
   Bhatti, NA
   Imran, M
AF Javed, Kashif
   Bhatti, Naveed Anwar
   Imran, Mohammad
TI MOPTIC-SM: Sleep mode-enabled multi-optimized intermittent computing for
   transiently powered systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Transiently powered systems; Checkpointing; Approximate computing
   methods
AB The proliferation of Internet of Things (IoT) based devices has led to a significant increase in their usage across a broad range of application areas. However, the replacement and/or periodic maintenance of the billions of conventional power supplies used by these systems is required on an annual basis, which raises serious environmental and economic concerns. To subjugate these issues, transiently-powered embedded systems (TPESs) make use of an ambient energy resource. However, the non-uniform availability of ambient energy results in frequent system reboots. This problem can be mitigated by utilizing state checkpointing in non-volatile memory, yet a high number of checkpoints can lead to excessive energy consumption. In this research, a novel sleep mode-enabled multi-optimized intermittent computing method is proposed that combines data sampling and memoization to reduce the number of checkpoints. The proposed method is validated using the Microchip SAM-L11 embedded platform for the implementation of the Canny Edge Detection (CED) algorithm. The results of the experiments indicate that the proposed method effectively reduces the number of checkpoints for a given application by 50 percent in CED and maintains 70 percent accuracy in comparison to conventional TPES checkpointing. It is believed that the proposed solution will have several exciting applications in both the consumer market and industry.
C1 [Javed, Kashif] Air Univ, Dept Avion Engn, Islamabad, Pakistan.
   [Bhatti, Naveed Anwar; Imran, Mohammad] Air Univ, Dept Cyber Secur, Islamabad, Pakistan.
C3 Air University Islamabad; Air University Islamabad
RP Bhatti, NA (corresponding author), Air Univ, Dept Cyber Secur, Islamabad, Pakistan.
EM 181701@students.au.edu.pk; naveed.bhatti@mail.au.edu.pk;
   m.imran@mail.au.edu.pk
OI Bhatti, Naveed Anwar/0000-0003-4115-9889; Imran,
   Mohammad/0000-0003-3321-741X
CR Afanasov M., 2020, P 18 C EMB NETW SENS, P368, DOI [10.1145/ 3384419.3430722, DOI 10.1145/3384419.3430722]
   Ahmed S., 2020, P EWSN, P97, DOI [10.5555/3400306.3400319, DOI 10.5555/3400306.3400319]
   Ahmed S., 2019, PROC ACM LCTES, P97
   Ahmed S, 2021, J SYST ARCHITECT, V115, DOI 10.1016/j.sysarc.2021.102013
   Ahmed S, 2020, ACM T EMBED COMPUT S, V19, DOI 10.1145/3391903
   Ahmed S, 2020, ACM T EMBED COMPUT S, V19, DOI 10.1145/3391893
   Ahmed S, 2018, 2018 17TH ACM/IEEE INTERNATIONAL CONFERENCE ON INFORMATION PROCESSING IN SENSOR NETWORKS (IPSN), P132, DOI 10.1109/IPSN.2018.00029
   [Anonymous], 2022, EWOUTERS PYDG PYTH B
   [Anonymous], 2022, INTEL IOT DEV KIT SA
   Bambusi F, 2022, 2022 21ST ACM/IEEE INTERNATIONAL CONFERENCE ON INFORMATION PROCESSING IN SENSOR NETWORKS (IPSN 2022), P463, DOI 10.1109/IPSN54338.2022.00044
   Bhatti N.A., 2016, Proceedings of the 2016 International Conference on Em- bedded Wireless Systems and Networks, P137
   Bhatti NA, 2017, 2017 16TH ACM/IEEE INTERNATIONAL CONFERENCE ON INFORMATION PROCESSING IN SENSOR NETWORKS (IPSN), P209, DOI 10.1145/3055031.3055082
   Bhatti NA, 2016, ACM T SENSOR NETWORK, V12, DOI 10.1145/2915918
   Fraga-Lamas P, 2016, SENSORS-BASEL, V16, DOI 10.3390/s16101644
   Ganesan K, 2019, INT S HIGH PERF COMP, P211, DOI 10.1109/HPCA.2019.00039
   Gao MZ, 2017, COMPUTER, V50, P27, DOI 10.1109/MC.2017.176
   Hester J, 2017, PROCEEDINGS OF THE 15TH ACM CONFERENCE ON EMBEDDED NETWORKED SENSOR SYSTEMS (SENSYS'17), DOI 10.1145/3131672.3131699
   Li E, 2020, IEEE T WIREL COMMUN, V19, P447, DOI 10.1109/TWC.2019.2946140
   Li N, 2020, ADV MATER, V32, DOI 10.1002/adma.202004573
   Liu WQ, 2020, P IEEE, V108, P394, DOI 10.1109/JPROC.2020.2975695
   Lucia B., 2017, SNAPL, V71, DOI DOI 10.4230/LIPICS.SNAPL.2017.8
   Lukosevicius Giedrius., 2017, Proceedings of the Fifth ACM International Workshop on Energy Harvesting and Energy-Neutral Sensing Systems, P31
   Maioli Andrea, 2019, 20 ACM SIGPLANSIGBED, P203
   Majid AY, 2020, ACM T SENSOR NETWORK, V16, DOI 10.1145/3360285
   Microchip Technology, 2022, US
   Mishra CS, 2022, Arxiv, DOI arXiv:2204.13106
   Mittal S, 2016, ACM COMPUT SURV, V48, DOI 10.1145/2893356
   Mrozik W, 2021, ENERG ENVIRON SCI, V14, P6099, DOI 10.1039/d1ee00691f
   Nikoukar A, 2018, IEEE ACCESS, V6, P67893, DOI 10.1109/ACCESS.2018.2879189
   Perju D.-S., 2019, THESIS KTH ROYAL I T
   Samie F, 2020, IEEE T COMPUT AID D, V39, P572, DOI 10.1109/TCAD.2019.2897633
   Shah AA, 2021, IEEE INTERNET THINGS, V8, P9397, DOI 10.1109/JIOT.2021.3057835
   Skilton M., 2018, The 4th Industrial Revolution
   Sochol RD, 2018, MICROELECTRON ENG, V189, P52, DOI 10.1016/j.mee.2017.12.010
   Van der Woude J, 2016, PROCEEDINGS OF OSDI'16: 12TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P17
   Venkataramani S, 2015, DES AUT CON, DOI 10.1145/2744769.2744904
NR 36
TC 0
Z9 0
U1 0
U2 1
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD APR
PY 2023
VL 137
AR 102850
DI 10.1016/j.sysarc.2023.102850
EA FEB 2023
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA A1MF3
UT WOS:000952831700001
DA 2024-07-18
ER

PT J
AU Wang, XY
   Li, GL
   Ma, X
   Feng, XB
AF Wang, Xueying
   Li, Guangli
   Ma, Xiu
   Feng, Xiaobing
TI Facilitating hardware-aware neural architecture search with
   learning-based predictive models
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Deep learning; Neural architecture search; Predictive models
AB Neural architecture search (NAS), which automatically explores the efficient model design, has achieved ground-breaking advances in recent years. To achieve the optimal model latency on deployment platforms, a performance tuning process is usually needed to select reasonable parameters and implementations for each neural network operator. As the tuning process is time-consuming, it is impractical for tuning each candidate architecture generated in the search procedure. Recent NAS systems usually utilize theoretical metrics or rule-based heuristics on-device latency to approximately estimate the model performance. Nevertheless, we discovered that there is still a gap between the estimated latency and the optimal latency, potentially causing a sub-optimal solution for neural architecture search. This paper presents an accurate and efficient approach for estimating the practical model latency on target platforms, which employs lightweight learning-based predictive models (LBPMs) to assist to obtain the realistic deployment-time model latency with acceptable run-time overhead, thereby facilitating hardware-aware neural architecture search. We propose an LBPM-based NAS framework, LBPM-NAS, and evaluate it by searching model architectures for ImageNet classification and facial landmark localization tasks on various hardware platforms. Experimental results show that the LBPM-NAS achieves up to 2.4x performance boost compared with the baselines under the same-level accuracy.
C1 [Wang, Xueying; Li, Guangli; Feng, Xiaobing] Chinese Acad Sci, Inst Comp Technol, State Key Lab Processors, Beijing, Peoples R China.
   [Wang, Xueying; Li, Guangli; Feng, Xiaobing] Univ Chinese Acad Sci, Beijing, Peoples R China.
   [Ma, Xiu] Jilin Univ, Coll Comp Sci & Technol, Changchun, Peoples R China.
   [Ma, Xiu] Jilin Univ, MOE Key Lab Symbol Computat & Knowledge Engn, Changchun, Peoples R China.
   [Li, Guangli] Chinese Acad Sci, Inst Comp Technol, Beijing 100190, Peoples R China.
C3 Chinese Academy of Sciences; Institute of Computing Technology, CAS;
   Chinese Academy of Sciences; University of Chinese Academy of Sciences,
   CAS; Jilin University; Jilin University; Chinese Academy of Sciences;
   Institute of Computing Technology, CAS
RP Li, GL (corresponding author), Chinese Acad Sci, Inst Comp Technol, Beijing 100190, Peoples R China.
EM wangxueying@ict.ac.cn; liguangli@ict.ac.cn; maxiu18@mails.jlu.edu.cn;
   fxb@ict.ac.cn
RI 王, 雪/JWO-6252-2024; Li, Guangli/AAA-6172-2019; 王, 雪莹/JKJ-5767-2023
OI Li, Guangli/0000-0002-9738-261X; 王, 雪莹/0000-0002-7835-113X
FU National Key R&D Program of China [2021ZD0110101]; National Natural
   Science Foundation of China [62232015]; CCF-Baidu Open Fund, China
FX Acknowledgments This work is supported by the National Key R&D Program
   of China (2021ZD0110101) , the National Natural Science Foundation of
   China (62232015) , and the CCF-Baidu Open Fund, China.
CR Adams A, 2019, ACM T GRAPHIC, V38, DOI 10.1145/3306346.3322967
   [Anonymous], 2004, P 17 INT FLOR ART IN
   Baghdadi R., 2021, PROC MACH LEARN SYST, V3
   Baker B, 2017, Arxiv, DOI arXiv:1611.02167
   Barrachina S., 2022, INT J DIGIT EARTH, P1
   Brock A, 2017, Arxiv, DOI arXiv:1708.05344
   Cai H., 2018, INT C LEARNING REPRE
   Chen Bo, 2020, P IEEECVF C COMPUTER
   Chen TQ, 2019, Arxiv, DOI arXiv:1805.08166
   Chen W., 2022, J MATER CHEM
   Chen YK, 2019, PROC CVPR IEEE, P4782, DOI 10.1109/CVPR.2019.00492
   Chetlur S, 2014, Arxiv, DOI [arXiv:1410.0759, DOI 10.48550/ARXIV.1410.0759]
   CORTES C, 1995, MACH LEARN, V20, P273, DOI 10.1007/BF00994018
   Deng J., 2009, IEEE C COMP VIS PATT
   Dong JD, 2018, LECT NOTES COMPUT SC, V11215, P540, DOI 10.1007/978-3-030-01252-6_32
   Dong Xuanyi, 2019, INT C LEARNING REPRE
   Dudziak Lukasz, 2020, Advances in Neural Information Processing Systems, V33, P10480
   Dukhan M., 2016, NNPACK: Acceleration package for neural networks on multi-core cpus
   Elsken T, 2019, Arxiv, DOI arXiv:1804.09081
   Elsken T, 2019, J MACH LEARN RES, V20
   Freund Y, 1997, J COMPUT SYST SCI, V55, P119, DOI 10.1006/jcss.1997.1504
   Howard AG, 2017, Arxiv, DOI arXiv:1704.04861
   He KM, 2016, PROC CVPR IEEE, P770, DOI 10.1109/CVPR.2016.90
   He YH, 2018, LECT NOTES COMPUT SC, V11211, P815, DOI 10.1007/978-3-030-01234-2_48
   Jiang WW, 2020, IEEE T COMPUT AID D, V39, P4154, DOI 10.1109/TCAD.2020.3012863
   Kaufman Sam, 2021, P MACHINE LEARNING S, V3
   Kohavi R., 1995, STUDY CROSS VALIDATI, DOI DOI 10.1067/MOD.2000.109031
   Labini PS, 2021, ACM T ARCHIT CODE OP, V18, DOI 10.1145/3434402
   Lavin A, 2016, PROC CVPR IEEE, P4013, DOI 10.1109/CVPR.2016.435
   Li CJ, 2021, Arxiv, DOI arXiv:2103.10584
   Li G., 2021, ACM Trans. Embedded Comput. Syst., V20, P1
   Li L, 2020, PR MACH LEARN RES, V115, P367
   Li YN, 2009, LECT NOTES COMPUT SC, V5544, P884
   Liu HX, 2019, Arxiv, DOI [arXiv:1806.09055, DOI 10.48550/ARXIV.1806.09055]
   Liu YL, 2019, IEEE INT CONF MULTI, P613, DOI 10.1109/ICMEW.2019.00117
   Louppe G, 2013, ADV NEURAL INFORM PR
   Lu ZC, 2019, PROCEEDINGS OF THE 2019 GENETIC AND EVOLUTIONARY COMPUTATION CONFERENCE (GECCO'19), P419, DOI 10.1145/3321707.3321729
   Ma NN, 2018, LECT NOTES COMPUT SC, V11218, P122, DOI 10.1007/978-3-030-01264-9_8
   Mathieu M, 2014, Arxiv, DOI [arXiv:1312.5851, DOI 10.48550/ARXIV.1312.5851]
   Pedregosa F, 2011, J MACH LEARN RES, V12, P2825
   Pham H, 2018, PR MACH LEARN RES, V80
   Noi PT, 2018, SENSORS-BASEL, V18, DOI 10.3390/s18010018
   Rosenblatt F., 1961, PRINCIPLES NEURODYNA
   Rotem Nadav, 2021, arXiv, DOI DOI 10.48550/ARXIV.2112.14679
   Russo E., 2022, 2021 IEEE INT C PERV
   SAFAVIAN SR, 1991, IEEE T SYST MAN CYB, V21, P660, DOI 10.1109/21.97458
   Sandler M, 2018, PROC CVPR IEEE, P4510, DOI 10.1109/CVPR.2018.00474
   Szegedy C, 2017, AAAI CONF ARTIF INTE, P4278
   Tan MX, 2019, PROC CVPR IEEE, P2815, DOI [arXiv:1807.11626, 10.1109/CVPR.2019.00293]
   Tin Kam Ho, 1995, Proceedings of the Third International Conference on Document Analysis and Recognition, P278, DOI 10.1109/ICDAR.1995.598994
   Vasudevan A, 2017, IEEE INT CONF ASAP, P19, DOI 10.1109/ASAP.2017.7995254
   Wan Alvin, 2020, 2020 IEEE/CVF Conference on Computer Vision and Pattern Recognition (CVPR). Proceedings, P12962, DOI 10.1109/CVPR42600.2020.01298
   Webber W, 2010, ACM T INFORM SYST, V28, DOI 10.1145/1852102.1852106
   Wu BC, 2019, PROC CVPR IEEE, P10726, DOI 10.1109/CVPR.2019.01099
   Wu BC, 2018, PROC CVPR IEEE, P9127, DOI 10.1109/CVPR.2018.00951
   Xie SR, 2020, Arxiv, DOI arXiv:1812.09926
   Yang TJ, 2018, LECT NOTES COMPUT SC, V11214, P289, DOI 10.1007/978-3-030-01249-6_18
   Ying Chris, 2019, PR MACH LEARN RES
   Yu GX, 2021, PROCEEDINGS OF THE 2021 USENIX ANNUAL TECHNICAL CONFERENCE, P503
   Zhang JP, 2020, INT PARALL DISTRIB P, P244, DOI 10.1109/IPDPS47924.2020.00034
   Zhang X, 2018, PROC CVPR IEEE, P6848, DOI 10.1109/CVPR.2018.00716
   Zichao Guo, 2020, Computer Vision - ECCV 2020 16th European Conference. Proceedings. Lecture Notes in Computer Science (LNCS 12361), P544, DOI 10.1007/978-3-030-58517-4_32
   Zoph B, 2017, Arxiv, DOI [arXiv:1611.01578, DOI 10.48550/ARXIV.1611.01578]
   Zoph B, 2018, PROC CVPR IEEE, P8697, DOI 10.1109/CVPR.2018.00907
NR 64
TC 1
Z9 1
U1 1
U2 6
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD APR
PY 2023
VL 137
AR 102838
DI 10.1016/j.sysarc.2023.102838
EA FEB 2023
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 9K5VO
UT WOS:000940935400001
DA 2024-07-18
ER

PT J
AU Yan, YX
   Ling, YH
   Huang, K
   Chen, G
AF Yan, Yuanxing
   Ling, Yehua
   Huang, Kai
   Chen, Gang
TI An efficient real-time accelerator for high-accuracy DNN-based optical
   flow estimation in FPGA
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Optical flow; Hierarchical block matching; BNN; FPGA; Real-time
ID ARCHITECTURE; PERFORMANCE; MULTISCALE
AB Recently, accelerator architectures of deep neural networks (DNNs) have been designed to accelerate computer vision tasks, gaining the advantages of both accuracy and speed. However, DNNs-based optical flow estimation accelerators have not been successfully deployed due to the resource constraint. Existing hardware accelerators for optical flow estimation are all designed for non-DNN methods and generally perform poorly in estimated accuracy. In this paper, we present FlowAcc, a dedicated hardware accelerator for DNN-based optical flow estimation, adopting a pipelined hardware design for the real-time processing of image streams. We design an efficient multiplexing binary neural network (BNN) architecture for pyramidal feature extraction to significantly reduce the hardware cost and make it independent of the pyramid-level number. Furthermore, efficient designs such as hamming distance calculation and competent flow regularization are used for hierarchical optical flow estimation to greatly improve the system's efficiency. Comprehensive experimental results demonstrate that FlowAcc achieves state-of-the-art estimation accuracy and real-time performance on the Middlebury dataset when compared with the existing optical flow accelerators.
C1 [Yan, Yuanxing; Ling, Yehua; Huang, Kai; Chen, Gang] Sun Yat Sen Univ, Guangzhou, Peoples R China.
   [Huang, Kai; Chen, Gang] Peng Cheng Lab, Shenzhen, Peoples R China.
C3 Sun Yat Sen University; Peng Cheng Laboratory
RP Chen, G (corresponding author), Sun Yat Sen Univ, Guangzhou, Peoples R China.; Chen, G (corresponding author), Peng Cheng Lab, Shenzhen, Peoples R China.
EM cheng83@mail.sysu.edu.cn
RI Huang, Kai/JVO-5066-2024; li, liu/JXN-7328-2024; CHEN,
   MINGWEI/KHT-6744-2024
CR Baker S, 2011, INT J COMPUT VISION, V92, P1, DOI 10.1007/s11263-010-0390-2
   Barranco F, 2012, IEEE T VLSI SYST, V20, P1058, DOI 10.1109/TVLSI.2011.2145423
   BARRON JL, 1994, INT J COMPUT VISION, V12, P43, DOI 10.1007/BF01420984
   Blachut K, 2022, SENSORS-BASEL, V22, DOI 10.3390/s22135017
   Botella G, 2010, IEEE T VLSI SYST, V18, P616, DOI 10.1109/TVLSI.2009.2013957
   Brox T, 2011, IEEE T PATTERN ANAL, V33, P500, DOI 10.1109/TPAMI.2010.143
   Brox T, 2009, PROC CVPR IEEE, P41, DOI 10.1109/CVPRW.2009.5206697
   Chen Gang., 2020, IEEE T COMPUT AIDED
   DeSouza GN, 2002, IEEE T PATTERN ANAL, V24, P237, DOI 10.1109/34.982903
   Dollar P., PIOTRS COMPUTER VISI
   Dosovitskiy A, 2015, IEEE I CONF COMP VIS, P2758, DOI 10.1109/ICCV.2015.316
   Honegger D, 2012, IEEE INT C INT ROBOT, P5177, DOI 10.1109/IROS.2012.6385530
   HORN BKP, 1981, ARTIF INTELL, V17, P185, DOI 10.1016/0004-3702(81)90024-2
   Hui TW, 2021, IEEE T PATTERN ANAL, V43, P2555, DOI 10.1109/TPAMI.2020.2976928
   Hui TW, 2018, PROC CVPR IEEE, P8981, DOI 10.1109/CVPR.2018.00936
   Ilg E, 2017, PROC CVPR IEEE, P1647, DOI 10.1109/CVPR.2017.179
   Jang Sung-Joon, 2020, IEEE T VLSI SYST
   Johnson B, 2022, J REAL-TIME IMAGE PR, V19, P675, DOI 10.1007/s11554-022-01216-0
   Johnson B, 2020, J SIGNAL PROCESS SYS, V92, P357, DOI 10.1007/s11265-019-01490-5
   Klappstein J, 2009, LECT NOTES COMPUT SC, V5414, P611, DOI 10.1007/978-3-540-92957-4_53
   Liang S, 2018, NEUROCOMPUTING, V275, P1072, DOI 10.1016/j.neucom.2017.09.046
   Ling Yehua, 2022, 2022 DESIGN AUTOMATI
   Ranjan A, 2017, PROC CVPR IEEE, P2720, DOI 10.1109/CVPR.2017.291
   Seong HS, 2016, IEEE T CIRC SYST VID, V26, P1187, DOI 10.1109/TCSVT.2015.2437077
   Seong HS, 2014, 2014 International Conference on Electronics, Information and Communications (ICEIC)
   Seyid K, 2018, IEEE T CIRC SYST VID, V28, P206, DOI 10.1109/TCSVT.2016.2598703
   Snyder M.A., 1991, IEEE T PATTERN ANAL
   Stein F, 2004, LECT NOTES COMPUT SC, V3175, P79
   Tak-Wai Hui, 2020, Computer Vision - ECCV 2020. 16th European Conference. Proceedings. Lecture Notes in Computer Science (LNCS 12365), P169, DOI 10.1007/978-3-030-58565-5_11
   Tomasi M, 2012, IEEE T CIRC SYST VID, V22, P282, DOI 10.1109/TCSVT.2011.2162260
   Tomasi M, 2010, IEEE T CIRC SYST VID, V20, P1797, DOI 10.1109/TCSVT.2010.2087590
   Weinzaepfel P, 2013, IEEE I CONF COMP VIS, P1385, DOI 10.1109/ICCV.2013.175
   Xu Haofei, 2022, P IEEECVF C COMPUTER, P8121, DOI DOI 10.1109/CVPR52688.2022.00795
   Zhang TW, 2020, IEEE INT CONF ROBOT, P7322, DOI 10.13140/rg.2.2.34081.97121
NR 34
TC 5
Z9 5
U1 3
U2 18
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAR
PY 2023
VL 136
AR 102818
DI 10.1016/j.sysarc.2022.102818
EA JAN 2023
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 8C9GS
UT WOS:000917909500001
DA 2024-07-18
ER

PT J
AU Zhang, FX
   Liu, ZM
   Wu, Q
   Wang, SM
   Ma, DD
AF Zhang, Fengxiang
   Liu, Zhiming
   Wu, Qin
   Wang, Sumei
   Ma, Dandi
TI Efficient schedulability analysis of hierarchical EDF scheduling with
   resource sharing
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Hierarchical scheduling; Real-time systems; Earliest deadline first
   (EDF); Resource sharing; Blocking; Schedulability analysis
ID REAL-TIME APPLICATIONS
AB This paper presents an efficient, exact and sustainable schedulability analysis for hierarchical scheduling when a hybrid scheduling strategy is applied to a uniprocessor real-time system. We concentrate on the situation in which each application is to run on a server with an earliest deadline first (EDF) scheduler, and the tasks of each application are required to meet their given hard real-time constraints. We show how blocking can be considered in a hierarchical system to let the applications and the tasks share non-preemptable resources at global and local levels. This hierarchical system model is easy to implement, and the proposed analysis does not require making any online scheduling decisions, hence no extra scheduling overhead is required. Through extensive experiments, we show that our schedulability analysis has a very high acceptance ratio for the application tasks and that the proposed analysis is also highly efficient; in nearly all cases, less than 12 times the calculations of the response time on average is required to complete an analysis for a set of tasks within an application. Therefore, the proposed schedulability analysis significantly reduces the required computations and increases the acceptance ratio. Furthermore, the proposed approach is quite general and there are no restrictions on the task parameters, each task could be periodic or sporadic, and they can have arbitrary relative deadlines.
C1 [Zhang, Fengxiang; Liu, Zhiming; Wu, Qin; Wang, Sumei; Ma, Dandi] Southwest Univ, Coll Comp & Informat Sci, Chongqing 400715, Peoples R China.
C3 Southwest University - China
RP Zhang, FX (corresponding author), Southwest Univ, Coll Comp & Informat Sci, Chongqing 400715, Peoples R China.
EM zhangfx@swu.edu.cn
RI Zhang, Fengxiang/D-8147-2017
OI Zhang, Fengxiang/0000-0003-2476-9853
FU Fundamental Research Funds for the Central Universities; National
   Natural Science Foundation of China; Capacity Development Grant of
   Southwest University;  [XDJK2019B025];  [62032019];  [61732019]; 
   [SWU116007]
FX This work is supported by the Fundamental Research Funds for the Central
   Universities under Grant XDJK2019B025, the National Natural Science
   Foundation of China (62032019, 61732019) , and the Capacity Development
   Grant of Southwest University (SWU116007) . The authors would like to
   thank Prof. Alan Burns for his helpful suggestions and discussions.
CR Abeni L, 1998, REAL TIM SYST SYMP P, P4, DOI 10.1109/REAL.1998.739726
   BAKER TP, 1991, REAL-TIME SYST, V3, P67, DOI 10.1007/BF00365393
   Baruah S, 2006, REAL TIM SYST SYMP P, P159, DOI 10.1109/RTSS.2006.47
   BARUAH SK, 1993, THEOR COMPUT SCI, V118, P3, DOI 10.1016/0304-3975(93)90360-6
   Behnam M., 2010, P 15 IEEE C EMERGING, P1
   Behnam Moris., 2007, proc. of the 7th ACM/IEEE International Conference on Embedded Software EMSOFT '07, P279
   Bernat G., 1999, Proceedings 20th IEEE Real-Time Systems Symposium (Cat. No.99CB37054), P68, DOI 10.1109/REAL.1999.818829
   Bertogna M, 2009, IEEE T IND INFORM, V5, P202, DOI 10.1109/TII.2009.2026051
   Bini E, 2005, REAL-TIME SYST, V30, P129, DOI 10.1007/s11241-005-0507-9
   Biondi A, 2014, EUROMICRO, P153, DOI 10.1109/ECRTS.2014.39
   Buttazzo G., 2008, HDB REALTIME EMBEDDE
   Chen WJ, 2021, REAL-TIME SYST, V57, P302, DOI 10.1007/s11241-021-09364-5
   Chen WJ, 2017, REAL TIM SYST SYMP P, P34, DOI 10.1109/RTSS.2017.00011
   Cheng AMK, 2019, IEEE INT CONF EMBED
   Dai GL, 2021, IEEE INT CONF EMBED, P51, DOI 10.1109/RTCSA52859.2021.00014
   Davis RI, 2006, REAL TIM SYST SYMP P, P257, DOI 10.1109/RTSS.2006.42
   Davis RI, 2005, REAL TIM SYST SYMP P, P389
   Davis RI, 2008, IEEE T COMPUT, V57, P1261, DOI 10.1109/TC.2008.66
   Deng Z, 1997, REAL TIM SYST SYMP P, P308, DOI 10.1109/REAL.1997.641292
   Deng Z, 1997, EUROMICRO, P191, DOI 10.1109/EMWRTS.1997.613785
   George L., 1996, Preemptive and Non-Preemptive Real-Time Uniprocessor Scheduling
   Hoang H, 2006, 12TH IEEE INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS, PROCEEDINGS, P125
   Khalilzad NM, 2011, IEEE INT C EMERG
   Khalilzad Nima Moghaddami., 2013, ETFA, P1
   Lehoczky J. P., 1987, Proceedings of the Real-Time Systems Symposium (Cat. No.87CH2475-2), P261
   Li Y., 2017, ACM T EMBEDDED SYST, V16, P1
   Li Y, 2016, IEEE T COMPUT, V65, P1646, DOI 10.1109/TC.2015.2449857
   Lipari G, 2003, 15TH EUROMICRO CONFERENCE ON REAL-TIME SYSTEMS, PROCEEDINGS, P151, DOI 10.1109/EMRTS.2003.1212738
   Lipari G, 2000, REAL TIM SYST SYMP P, P217, DOI 10.1109/REAL.2000.896011
   Lipari G, 2000, SIXTH IEEE REAL-TIME TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P166, DOI 10.1109/RTTAS.2000.852461
   Mok AK, 2001, 22ND IEEE REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P129, DOI 10.1109/REAL.2001.990604
   Nolte T, 2009, IEEE T IND INFORM, V5, P375, DOI 10.1109/TII.2009.2033267
   Saewong S, 2002, EUROMICRO, P173
   Segovia V.R., 2011, THESIS LUND U SWEDEN
   Sha L., 1986, Proceedings of the Real-Time Systems Symposium (Cat. No.86CH2351-5), P181
   SHA L, 1991, IEEE T COMPUT, V40, P793, DOI 10.1109/12.83617
   Sprunt B., 1990, THESIS C MELLON U
   Spuri M., 1996, 2772 INRIA
   STROSNIDER JK, 1995, IEEE T COMPUT, V44, P73, DOI 10.1109/12.368008
   Tei-Wei Kuo, 1999, Proceedings 20th IEEE Real-Time Systems Symposium (Cat. No.99CB37054), P256, DOI 10.1109/REAL.1999.818851
   Zhang FX, 2007, RTSS 2007: 28TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P423, DOI 10.1109/RTSS.2007.12
   Zhang FX, 2013, ACM T EMBED COMPUT S, V12, DOI 10.1145/2442116.2442117
   Zhang FX, 2009, IEEE T COMPUT, V58, P1250, DOI 10.1109/TC.2009.58
NR 43
TC 1
Z9 1
U1 0
U2 1
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD FEB
PY 2023
VL 135
AR 102804
DI 10.1016/j.sysarc.2022.102804
EA DEC 2022
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 7L9CR
UT WOS:000906256300001
DA 2024-07-18
ER

PT J
AU Jung, J
   Ko, Y
   So, H
   Lee, K
   Shrivastava, A
AF Jung, Jinhyo
   Ko, Yohan
   So, Hwisoo
   Lee, Kyoungwoo
   Shrivastava, Aviral
TI Root cause analysis of soft-error-induced failures from hardware and
   software perspectives
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Soft error; Transient fault; Fault injection; Failure analysis;
   Reliability
ID FAULT-TOLERANCE
AB Because the dangers of soft errors are increasing with continued technology scaling, reliability against soft errors is becoming an important design concern for modern embedded systems. Various schemes have been proposed to protect embedded systems from the threat of soft errors, but they incur considerable overheads in terms of cost and performance. Selective protection techniques seem promising because they can achieve high levels of protection with low overhead. Though these techniques can be applied to any system, the most vulnerable parts must first be identified. We, therefore, present CFA, a comprehensive failure analysis framework that can analyze the vulnerability of microarchitectural components and software instructions through intensive fault injection campaigns. With CFA, we also explore the vulnerability of ten benchmarks from the MiBench benchmark suite. We found that protecting a part of the system heavily affects the reliability of the other parts. Therefore, all combinations of protection methods must be examined to present the most efficient and effective protection guidelines. Throughout the experiments, we observed that protection methods offered by single-perspective analyses are sub-optimal. On the other hand, CFA finds the optimal solution in every case, reducing the AVF of a system by up to 82% with minimal protection.
C1 [Jung, Jinhyo; So, Hwisoo; Lee, Kyoungwoo] Yonsei Univ, 50 Yonsei Ro, Seoul 03722, South Korea.
   [Ko, Yohan] Yonsei Univ, 1 Yonseidae Gil, Gangwon Do 26493, South Korea.
   [Shrivastava, Aviral] Arizona State Univ, 660 S Mill Ave, Tempe, AZ 85281 USA.
C3 Yonsei University; Yonsei University; Arizona State University; Arizona
   State University-Tempe
RP Ko, Y (corresponding author), Yonsei Univ, 1 Yonseidae Gil, Gangwon Do 26493, South Korea.
EM Yohan.Ko@yonsei.ac.kr
OI Shrivastava, Aviral/0000-0002-1075-897X
FU National Science Foundation [CNS 1525855, CPS 1646235, CCF 1723476];
   Institute of Information & Communications Technology Planning &
   Evaluation (IITP) - Korean government (MSIT) [2021-0-00155]; National
   Research Foundation of Korea (NRF) - Korea government (MSIT)
   [RS-2022-00165225]; Samsung Electronics Co., Ltd [FOUNDRY-202108DD007F]
FX This work was partially supported by funding from National Science
   Foundation Grants No. CNS 1525855, CPS 1646235, CCF 1723476 -the
   NSF/Intel joint research center for Computer Assisted Programming for
   Heterogeneous Architectures (CAPA), Institute of Information &
   Communications Technology Planning & Evaluation (IITP) grant funded by
   the Korean government (MSIT) (No. 2021-0-00155, Context and Activity
   Analysis-based Solution for Safe Childcare), National Research
   Foundation of Korea (NRF) grant funded by the Korea government (MSIT)
   (No. RS-2022-00165225), and Samsung Electronics Co., Ltd
   (FOUNDRY-202108DD007F). We would like to thank Editage
   (www.editage.co.kr) for English language editing.
CR Azimi S, 2017, J SYST ARCHITECT, V75, P95, DOI 10.1016/j.sysarc.2017.01.009
   Baumann R, 2002, INTERNATIONAL ELECTRON DEVICES 2002 MEETING, TECHNICAL DIGEST, P329, DOI 10.1109/IEDM.2002.1175845
   Baumann R, 2005, IEEE DES TEST COMPUT, V22, P258, DOI 10.1109/MDT.2005.69
   Baumann R. C., 2001, IEEE Transactions on Device and Materials Reliability, V1, P17, DOI 10.1109/7298.946456
   Binkert Nathan, 2011, Computer Architecture News, V39, P1, DOI 10.1145/2024716.2024718
   Bodmann PR, 2022, IEEE T COMPUT, V71, P2358, DOI 10.1109/TC.2021.3128501
   Bosilca G, 2009, J PARALLEL DISTR COM, V69, P410, DOI 10.1016/j.jpdc.2008.12.002
   Chatzidimitriou A, 2019, I C DEPEND SYS NETWO, P26, DOI 10.1109/DSN.2019.00018
   Chen Z, 2021, INT J PROD RES, DOI 10.1080/00207543.2021.2006818
   Chen ZT, 2019, PROCEEDINGS OF SC19: THE INTERNATIONAL CONFERENCE FOR HIGH PERFORMANCE COMPUTING, NETWORKING, STORAGE AND ANALYSIS, DOI 10.1145/3295500.3356177
   Dixit A, 2011, 2011 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS)
   Guthaus MR, 2001, WWC-4: IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, P3, DOI 10.1109/WWC.2001.990739
   Hong S, 2019, PROCEEDINGS OF THE 28TH USENIX SECURITY SYMPOSIUM, P497
   HUANG KH, 1984, IEEE T COMPUT, V33, P518, DOI 10.1109/TC.1984.1676475
   Jeyapaul R, 2017, IEEE T VLSI SYST, V25, P547, DOI 10.1109/TVLSI.2016.2574642
   Kastensmidt FL, 2014, MICROELECTRON RELIAB, V54, P2344, DOI 10.1016/j.microrel.2014.07.100
   Ko Y., 2021, 2021 IEEE 39 INT C C
   Ko Y, 2016, ACM T EMBED COMPUT S, V15, DOI 10.1145/2843943
   Lee Kyoungwoo., 2008, Proceedings of the 16th ACM International Conference on Multimedia. MM'08, P319
   Lesea A, 2005, IEEE T DEVICE MAT RE, V5, P317, DOI 10.1109/TDMR.2005.854207
   Leveugle R, 2009, DES AUT TEST EUROPE, P502
   Liu Z, 2021, MICROELECTRON RELIAB, V124, DOI 10.1016/j.microrel.2021.114331
   LYONS RE, 1962, IBM J RES DEV, V6, P200, DOI 10.1147/rd.62.0200
   Mallavarapu P, 2017, 2017 INTERNATIONAL CONFERENCE OF ELECTRONICS, COMMUNICATION AND AEROSPACE TECHNOLOGY (ICECA), VOL 2, P256, DOI 10.1109/ICECA.2017.8212811
   Mittal S, 2018, J SYST ARCHITECT, V91, P11, DOI 10.1016/j.sysarc.2018.09.004
   Monferrer P.C., 2007, US PATENT APP, Patent No. 11/999,787
   Mukherjee SS, 2003, 36TH INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, P29
   Narayanan V, 2006, COMPUTER, V39, P118, DOI 10.1109/MC.2006.31
   Naseer R, 2006, MIDWEST SYMP CIRCUIT, P515
   Oh N, 2002, IEEE T RELIAB, V51, P63, DOI 10.1109/24.994913
   Parasyris K, 2014, I C DEPEND SYS NETWO, P622, DOI 10.1109/DSN.2014.96
   Reagen B, 2018, DES AUT CON, DOI 10.1145/3195970.3195997
   Reis GA, 2005, INT SYM CODE GENER, P243, DOI 10.1109/CGO.2005.34
   Sangchoolie B, 2017, I C DEPEND SYS NETWO, P97, DOI 10.1109/DSN.2017.30
   Schweizer T., 2011, Proceedings of the 2011 International Conference on Reconfigurable Computing and FPGAs (ReConFig 2011), P135, DOI 10.1109/ReConFig.2011.57
   Seifert N, 2012, IEEE T NUCL SCI, V59, P2666, DOI 10.1109/TNS.2012.2218128
   So H, 2019, DES AUT TEST EUROPE, P1559, DOI [10.23919/date.2019.8715089, 10.23919/DATE.2019.8715089]
   So H, 2018, DES AUT TEST EUROPE, P533, DOI 10.23919/DATE.2018.8342065
   Wang L, 2013, IEEE MICRO, V33, P40, DOI 10.1109/MM.2013.74
   Wang N, 2003, 12TH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, PROCEEDINGS, P56
   Wei XH, 2020, FUTURE GENER COMP SY, V109, P262, DOI 10.1016/j.future.2020.03.040
NR 41
TC 3
Z9 3
U1 1
U2 5
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2022
VL 130
AR 102652
DI 10.1016/j.sysarc.2022.102652
EA JUL 2022
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 3R1UN
UT WOS:000838705100009
DA 2024-07-18
ER

PT J
AU Hua, Q
   Qian, SY
   Yang, DY
   Guo, JM
   Cao, J
   Xue, GT
   Li, ML
AF Hua, Qin
   Qian, Shiyou
   Yang, Dingyu
   Guo, Jianmei
   Cao, Jian
   Xue, Guangtao
   Li, Minglu
TI Qore-DL: A QoS-aware joint optimization framework for distributed deep
   learning training
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Distributed deep learning; Resource schedule; QoS; Cluster
AB Resource management of deep learning training (DLT) jobs is critical for cluster resource efficiency and client QoS assurance. Most existing scheduling frameworks require clients to specify job resource configuration, which can lead to over-provision or under-provision issues. Additionally, the performance of some static scheduling frameworks degrades in highly dynamic clusters. In this paper, we propose a QoS-aware joint resource optimization framework called Qore-DL for distributed DLT jobs. We divide the lifecycle of a DLT job into submission, queuing and running stages. Qore-DL automatically configures reasonable resources for submitted jobs and greedily assigns scheduled jobs to hosts. For running jobs, Qore-DL employs a heuristic scheme to adjust their resources. Qore-DL jointly considers the optimization of QoS satisfaction and resource efficiency at the three stages of DLT jobs. We implemented the prototype of Qore-DL in TensorFlow based on Kubernetes and conducted extensive experiments in CPU and GPU clusters to evaluate its performance. The experiment results show that, compared with its counterparts, Qore-DL can improve the job completion rate by up to 42.4% and the cluster resource efficiency by up to 21.8%.
C1 [Hua, Qin; Qian, Shiyou; Cao, Jian; Xue, Guangtao] Shanghai Jiao Tong Univ, Shanghai, Peoples R China.
   [Hua, Qin; Yang, Dingyu] Alibaba Grp, Hangzhou, Zhejiang, Peoples R China.
   [Guo, Jianmei] East China Normal Univ, Shanghai, Peoples R China.
   [Li, Minglu] Zhejiang Normal Univ, Jinhua, Zhejiang, Peoples R China.
C3 Shanghai Jiao Tong University; Alibaba Group; East China Normal
   University; Zhejiang Normal University
RP Qian, SY (corresponding author), Shanghai Jiao Tong Univ, Shanghai, Peoples R China.; Yang, DY (corresponding author), Alibaba Grp, Hangzhou, Zhejiang, Peoples R China.
EM huaqin@sjtu.edu.cn; qshiyou@sjtu.edu.cn; yangdingyu@gmail.com;
   jmguo@dase.ecnu.edu.cn; cao-jian@sjtu.edu.cn; gt_xue@sjtu.edu.cn;
   mlli@zjnu.edu.cn
RI hua, qin/GQQ-0648-2022
FU National Key Research and Development Program of China [2019YFB1704400];
   Alibaba Group through Alibaba Innovative Research Program; National
   Natural Science Foundation of China [61772334, 61702320]; Program of
   Technology Innovation of the Science and Technology Commission of
   Shanghai Municipality [21511104700]; Shanghai Voicecomm Information
   Technology Co.,Ltd.
FX This work was supported by the National Key Research and Development
   Program of China (2019YFB1704400), Alibaba Group through Alibaba
   Innovative Research Program, Shanghai Voicecomm Information Technology
   Co.,Ltd., the National Natural Science Foundation of China (61772334,
   61702320), and the Program of Technology Innovation of the Science and
   Technology Commission of Shanghai Municipality (21511104700).
CR Abadi M, 2016, PROCEEDINGS OF OSDI'16: 12TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P265
   Amodei D, 2016, PR MACH LEARN RES, V48
   [Anonymous], 2022, 19 USENIX S NETWORKE
   [Anonymous], 2011, PROC USENIX C NETWOR
   Breiman L., 2001, Machine Learning, V45, P5, DOI 10.1023/A:1010933404324
   Chaudhary S, 2020, PROCEEDINGS OF THE FIFTEENTH EUROPEAN CONFERENCE ON COMPUTER SYSTEMS (EUROSYS'20), DOI 10.1145/3342195.3387555
   Chen JM, 2017, Arxiv, DOI arXiv:1604.00981
   Chollet F, 2017, PROC CVPR IEEE, P1800, DOI 10.1109/CVPR.2017.195
   Cui HG, 2016, PROCEEDINGS OF THE ELEVENTH EUROPEAN CONFERENCE ON COMPUTER SYSTEMS, (EUROSYS 2016), DOI 10.1145/2901318.2901323
   Ghodsi An, 2011, Computer Communication Review, V41, P507, DOI 10.1145/2018584.2018586
   Goyal P, 2018, Arxiv, DOI arXiv:1706.02677
   Grandl R, 2014, ACM SIGCOMM COMP COM, V44, P455, DOI 10.1145/2740070.2626334
   Gu JC, 2019, PROCEEDINGS OF THE 16TH USENIX SYMPOSIUM ON NETWORKED SYSTEMS DESIGN AND IMPLEMENTATION, P485
   Harlap A, 2016, PROCEEDINGS OF THE SEVENTH ACM SYMPOSIUM ON CLOUD COMPUTING (SOCC 2016), P98, DOI 10.1145/2987550.2987554
   He Kaiming, 2016, P INT C COMP VIS PAT, DOI 10.1109/CVPR.2016.90
   Huang YZ, 2018, PROC VLDB ENDOW, V11, P566, DOI 10.1145/3177732.3177734
   Iandola F, 2014, Arxiv, DOI [arXiv:1404.1869, DOI 10.48550/ARXIV.1404.1869]
   Shallue CJ, 2019, Arxiv, DOI arXiv:1811.03600
   Jeon M, 2019, PROCEEDINGS OF THE 2019 USENIX ANNUAL TECHNICAL CONFERENCE, P947
   Jia XY, 2018, Arxiv, DOI arXiv:1807.11205
   kubernetes, about us
   Hanyan Li, 2015, 2015 IEEE International Vacuum Electronics Conference (IVEC), P1, DOI [10.1109/INTMAG.2015.7157289, 10.1109/IVEC.2015.7223881]
   Li Mu, 2014, USENIX OSDI, P583
   Li S, 2020, Arxiv, DOI [arXiv:2006.15704, DOI 10.48550/ARXIV.2006.15704, DOI 10.14778/3415478.3415530]
   Liaw R, 2019, PROCEEDINGS OF THE 2019 TENTH ACM SYMPOSIUM ON CLOUD COMPUTING (SOCC '19), P61, DOI 10.1145/3357223.3362719
   Mahajan K, 2020, PROCEEDINGS OF THE 17TH USENIX SYMPOSIUM ON NETWORKED SYSTEMS DESIGN AND IMPLEMENTATION, P289
   Mayer R, 2020, ACM COMPUT SURV, V53, DOI 10.1145/3363554
   Miao H, 2017, PROC INT CONF DATA, P571, DOI 10.1109/ICDE.2017.112
   Murray D, 2021, Arxiv, DOI arXiv:2101.12127
   Paszke A, 2019, ADV NEUR IN, V32
   Patarasuk P, 2009, J PARALLEL DISTR COM, V69, P117, DOI 10.1016/j.jpdc.2008.09.002
   Peng YH, 2018, EUROSYS '18: PROCEEDINGS OF THE THIRTEENTH EUROSYS CONFERENCE, DOI 10.1145/3190508.3190517
   Sainath TN, 2015, INT CONF ACOUST SPEE, P4580, DOI 10.1109/ICASSP.2015.7178838
   Sergeev A, 2018, Arxiv, DOI arXiv:1802.05799
   Shazeerm Noam, 2018, ADV NEURAL INF PROCE, P31
   Simonyan K, 2015, Arxiv, DOI arXiv:1409.1556
   Sutskever I, 2014, ADV NEUR IN, V27
   Szegedy Christian, 2015, IEEE C COMP VIS PATT, DOI [10.1109/cvpr.2015.7298594, DOI 10.1109/CVPR.2015.7298594]
   ULLMAN JD, 1975, J COMPUT SYST SCI, V10, P384, DOI 10.1016/S0022-0000(75)80008-0
   Vavilapalli V.K., P 4 ANN S CLOUD COMP
   Verma Abhishek, 2015, C EUROSYS, P1
   Vijayakumar Smita, 2010, Proceedings of the 2010 IEEE 2nd International Conference on Cloud Computing Technology and Science (CloudCom 2010), P441, DOI 10.1109/CloudCom.2010.95
   Wei JL, 2015, ACM SOCC'15: PROCEEDINGS OF THE SIXTH ACM SYMPOSIUM ON CLOUD COMPUTING, P381, DOI 10.1145/2806777.2806778
   WHITLEY D, 1994, STAT COMPUT, V4, P65, DOI 10.1007/BF00175354
   Wu YH, 2016, Arxiv, DOI [arXiv:1609.08144, DOI 10.48550/ARXIV.1609.08144]
   Xiao WC, 2020, PROCEEDINGS OF THE 14TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION (OSDI '20), P533
   Xiao WC, 2018, PROCEEDINGS OF THE 13TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P595
   Ye J., 2009, P 18 ACM C INF KNOWL, P2061, DOI [10.1145/1645953.1646301, DOI 10.1145/1645953.1646301]
   Zhang H, 2017, 2017 USENIX ANNUAL TECHNICAL CONFERENCE (USENIX ATC '17), P181
   Zhang HY, 2017, PROCEEDINGS OF THE 2017 SYMPOSIUM ON CLOUD COMPUTING (SOCC '17), P390, DOI 10.1145/3127479.3127490
   Zhao HY, 2020, PROCEEDINGS OF THE 14TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION (OSDI '20), P515
NR 51
TC 0
Z9 1
U1 1
U2 5
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2022
VL 130
AR 102640
DI 10.1016/j.sysarc.2022.102640
EA JUL 2022
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 3R1UN
UT WOS:000838705100003
DA 2024-07-18
ER

PT J
AU Tang, Y
   Lin, RH
   Li, DD
   Li, YG
   Zeng, DZ
AF Tang, Yong
   Lin, Ronghua
   Li, Dingding
   Li, Yuguo
   Zeng, Deze
TI FSbrain: An intelligent I/O performance tuning system
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE I/Operformance tuning; File system; Machine learning; Internet of Things
AB To bridge the performance gap between network and storage, performance tuning of file systems according to different workloads has become an important work on the Internet of Things (IoT). However, existing methods on file system tuning mainly focused on tailoring the file system kernel codes, or cannot scope to high dimensional parameters and dynamically changing workloads. In this paper, we propose an automatic I/O performance tuning system FSbrain that recommends reasonable and performance-efficient configurations for file systems by using machine learning. It makes the configuration recommendations based on current work-loads within an acceptable time, however, without any manual interventions or kernel code modifications. In specific, FSbrain mainly consists of two phases which are model training and configuration tuning. Since tuning attempts will cause frequent remounting on target file systems, we deploy FSbrain and conduct the tuning sessions on an experimental node called "shadow server ". We evaluate FSbrain on three representative file systems (namely, Ext4, F2FS, and PMFS). The experimental results show that the configuration recommended by FSbrain can improve the I/O performance by up to 1.28x averagely than the default configuration. Besides, FSbrain reduces the overall tuning time by 90% compared to manual tuning.
C1 [Tang, Yong; Lin, Ronghua; Li, Dingding; Li, Yuguo] South China Normal Univ, Sch Comp Sci, Guangzhou 510631, Peoples R China.
   [Zeng, Deze] China Univ Geosci, Sch Comp Sci, Wuhan 430074, Peoples R China.
C3 South China Normal University; China University of Geosciences
RP Li, DD (corresponding author), South China Normal Univ, Sch Comp Sci, Guangzhou 510631, Peoples R China.
EM ytang@m.scnu.edu.cn; rhlin@m.scnu.edu.cn; dingly@scnu.edu.cn;
   l_hugo@m.scnu.edu.cn; deze@cug.edu.cn
OI Lin, Ronghua/0000-0002-8003-570X
FU National Natural Science Foundation of China [U1811263, 61972164,
   61772211]; Guangdong Basic and Applied Basic Research Foundation, China
   [2019A1515011160]
FX Acknowledgments This work was funded by the National Natural Science
   Foundation of China under grant number U1811263, 61972164 and 61772211,
   by the Guangdong Basic and Applied Basic Research Foundation, China
   under grant number 2019A1515011160.
CR Behzad B, 2013, INT CONF HIGH PERFOR
   Cao Z, 2020, PROCEEDINGS OF THE 18TH USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES, P43
   Chang XY, 2017, J MACH LEARN RES, V18
   Chen C, 2020, J COMPUT PHYS, V416, DOI 10.1016/j.jcp.2020.109519
   Chen L, 2018, PROCEEDINGS OF THE 2018 CONFERENCE OF THE ACM SPECIAL INTEREST GROUP ON DATA COMMUNICATION (SIGCOMM '18), P191, DOI 10.1145/3230543.3230551
   Chen ZK, 2021, CCF T HIGH PERFORM C, V3, P129, DOI 10.1007/s42514-021-00063-y
   Dahl GE, 2013, INT CONF ACOUST SPEE, P8609, DOI 10.1109/ICASSP.2013.6639346
   Dhillon PS, 2013, J MACH LEARN RES, V14, P1505
   Fu SL, 2015, IEEE T PARALL DISTR, V26, P3433, DOI 10.1109/TPDS.2014.2377720
   Han J, 1995, LECT NOTES COMPUT SC, V930, P195
   Hsieh K, 2018, PROCEEDINGS OF THE 13TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P269
   Huang Y, 2021 IEEE 27 INT C P, P42, DOI [10.1109/ICPADS53394.2021.00011, DOI 10.1109/ICPADS53394.2021.00011]
   Inacio EC, 2015, 2015 IEEE 24TH INTERNATIONAL CONFERENCE ON ENABLING TECHNOLOGIES - INFRASTRUCTURE FOR COLLABORATIVE ENTERPRISES, P90, DOI 10.1109/WETICE.2015.21
   Jannen W, 2015, ACM T STORAGE, V11, DOI 10.1145/2798729
   Lee Changman, 2015, 13 USENIX C FILE STO, P273
   Leung A.W., 2008, 2008 USENIX ANN TECH, P213
   Li DD, 2022, IEEE T EMERG TOP COM, V10, P1558, DOI 10.1109/TETC.2021.3109047
   Li DD, 2021, IEEE T SUST COMPUT, V6, P507, DOI 10.1109/TSUSC.2019.2890841
   Li Y, 2017, SC'17: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE FOR HIGH PERFORMANCE COMPUTING, NETWORKING, STORAGE AND ANALYSIS, DOI 10.1145/3126908.3126951
   Liang CJM, 2020, PROCEEDINGS OF THE 2020 USENIX ANNUAL TECHNICAL CONFERENCE, P323
   Ma L., 2020, P 2020 INT C MANAGEM, p175?191
   Mahgoub A, 2017, PROCEEDINGS OF THE 2017 INTERNATIONAL MIDDLEWARE CONFERENCE (MIDDLEWARE'17), P28, DOI 10.1145/3135974.3135991
   Marra S, 2006, PRIME 2006: 2ND CONFERENCE ON PH.D. RESEARCH IN MICROELECTRONIC AND ELECTRONICS, PROCEEDINGS, P237
   Mathur Avantika., 2007, login Usenix Mag, V32
   Negi Atul., 2005, TENCON_2005_-_2005_IEEE_Region_10_Conference, P1, DOI DOI 10.1109/TENCON.2005.300837
   Nishtala R, 2020, INT S HIGH PERF COMP, P167, DOI 10.1109/HPCA47549.2020.00023
   Sehgal P., 2010, Proc. of the USENIX Conference on File and Storage Technologies (FAST'10), P253
   Siami-Namini S, 2019, IEEE INT CONF BIG DA, P3285, DOI 10.1109/BigData47090.2019.9005997
   Tao X, 2014, 2014 INTERNATIONAL CONFERENCE ON CLOUD COMPUTING AND INTERNET OF THINGS (CCIOT), P101, DOI 10.1109/CCIOT.2014.7062514
   Van Aken D, 2017, SIGMOD'17: PROCEEDINGS OF THE 2017 ACM INTERNATIONAL CONFERENCE ON MANAGEMENT OF DATA, P1009, DOI 10.1145/3035918.3064029
   Yang HZ, 2015, IEEE I C EMBED SOFTW, P204, DOI 10.1109/HPCC-CSS-ICESS.2015.97
   Yu ZB, 2018, ACM SIGPLAN NOTICES, V53, P564, DOI [10.1145/3296957.3173187, 10.1145/3173162.3173187]
   Zhang J, 2019, INT CONF MANAGE DATA, P415, DOI 10.1145/3299869.3300085
   Zhang Q, 2016, CIKM'16: PROCEEDINGS OF THE 2016 ACM CONFERENCE ON INFORMATION AND KNOWLEDGE MANAGEMENT, P75, DOI 10.1145/2983323.2983809
   Zheng D, 2013, INT CONF HIGH PERFOR, DOI 10.1145/2503210.2503225
NR 35
TC 1
Z9 1
U1 0
U2 5
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2022
VL 129
AR 102623
DI 10.1016/j.sysarc.2022.102623
EA JUN 2022
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 3A5VY
UT WOS:000827328600003
DA 2024-07-18
ER

PT J
AU Wang, WL
   Tan, YJ
   Wu, CZ
   Liu, D
   Wu, Y
   Luo, LP
   Chen, XZ
AF Wang, Weilue
   Tan, Yujuan
   Wu, Changze
   Liu, Duo
   Wu, Yu
   Luo, Longpan
   Chen, Xianzhang
TI Towards highly-concurrent leaderless state machine replication for
   distributed systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE State machine replication; Fault tolerance; Leaderless consensus;
   Distributed systems
AB State Machine Replication (SMR) is a fault-tolerant service implementation technique used by many modern Internet services. A single leader is used in classic SMR to order all state machine commands. Due to the scalability and availability difficulties of the single-leader approach, recent protocols propose a leaderless technique in which each replica can make progress using a quorum of replicas. While the leaderless strategy is gaining traction, it necessitates all replicas serializing a directed graph with the precise specification, which usually results in sequential execution. When employing popular multicore servers, sequential execution also limits performance. We propose an efficient scheduler termed CCDG (Concurrent Construct Dependency Graphs) for Leaderless State Machine Replication to increase parallelization to fully exploit multicore capabilities and boost performance. To reach higher parallelism levels and make better use of multicore technology, CCDG provides concurrent construction of dependency graphs with guaranteed linearizability. Meanwhile, CCDG improves tail latency by eliminating unnecessary dependencies to reduce scheduling wait times. Our extensive experimental study shows that CCDG achieves up to 3.3 times the throughput in workloads with conflicting commands compared to EPaxos, one of the most popular leaderless SMR consensus protocols.
C1 [Wang, Weilue; Tan, Yujuan; Wu, Changze; Liu, Duo; Wu, Yu; Luo, Longpan; Chen, Xianzhang] Chongqing Univ, Coll Comp Sci, Chongqing 400044, Peoples R China.
C3 Chongqing University
RP Tan, YJ; Wu, CZ (corresponding author), Chongqing Univ, Coll Comp Sci, Chongqing 400044, Peoples R China.
EM tanyujuan@gmail.com; wuchangze@cqu.edu.cn
RI Chen, Xianzhang/GOH-1024-2022
OI Chen, Xianzhang/0000-0001-8987-377X
FU Key Project of Technological Innovation Application Development Plan of
   Chongqing City, China [cstc2019jscx-mbdxX0022]
FX We would like to thank the anonymous reviewers for their valuable
   feedback and improvements to this paper. This work is supported by
   grants from the Key Project of Technological Innovation Application
   Development Plan of Chongqing City, China cstc2019jscx-mbdxX0022.
CR Alchieri E, 2018, PROCEEDINGS OF THE 2018 ACM SYMPOSIUM ON CLOUD COMPUTING (SOCC '18), P82, DOI 10.1145/3267809.3267825
   Alchieri E, 2017, SYM REL DIST SYST, P104, DOI 10.1109/SRDS.2017.23
   Arun B, 2017, I C DEPEND SYS NETWO, P49, DOI 10.1109/DSN.2017.35
   Burrows M, 2006, USENIX ASSOCIATION 7TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P335
   Callaghan M., 2013, P 2013 ACM SIGMOD IN, P1185, DOI DOI 10.1145/2463676.2465296
   Ceolin T, 2020, SYM REL DIST SYST, P133, DOI 10.1109/SRDS51746.2020.00021
   Corbett JC, 2013, ACM T COMPUT SYST, V31, DOI 10.1145/2491245
   Dechev Damian, 2010, Proceedings of the 2010 13th IEEE International Symposium on Object and Component-Oriented Real-Time Distributed Computing (ISORC 2010). Volume I: Main Symposium, P185, DOI 10.1109/ISORC.2010.10
   Dong SY, 2021, ACM T STORAGE, V17, DOI 10.1145/3483840
   Du JQ, 2014, I C DEPEND SYS NETWO, P343, DOI 10.1109/DSN.2014.42
   Enes V, 2020, PROCEEDINGS OF THE FIFTEENTH EUROPEAN CONFERENCE ON COMPUTER SYSTEMS (EUROSYS'20), DOI 10.1145/3342195.3387543
   Escobar IA, 2019, MIDDLEWARE'19: PROCEEDINGS OF THE 2019 MIDDLEWARE'19: 20TH INTERNATIONAL MIDDLEWARE CONFERENCE, P228, DOI 10.1145/3361525.3361549
   FISCHER MJ, 1985, J ACM, V32, P374, DOI 10.1145/3149.214121
   Ford B, 1996, PROCEEDINGS OF THE SECOND SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION (OSDI '96), P91, DOI 10.1145/248155.238765
   García-Valls M, 2018, J SYST ARCHITECT, V91, P83, DOI 10.1016/j.sysarc.2018.05.007
   Gray J., 1994, SIGMOD Record, V23, P243, DOI 10.1145/191843.191886
   Guodong Zhao, 2020, Web and Big Data. 4th International Joint Conference, APWeb-WAIM 2020. Lecture Notes in Computer Science (LNCS 12317), P808, DOI 10.1007/978-3-030-60259-8_59
   HERLIHY MP, 1990, ACM T PROGR LANG SYS, V12, P463, DOI 10.1145/78969.78972
   Huang DX, 2020, PROC VLDB ENDOW, V13, P3072, DOI 10.14778/3415478.3415535
   Kapritsos Manos, 2012, 10 USENIX S OPER SYS
   Kotla R, 2004, 2004 INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS, PROCEEDINGS, P575
   Lamport L., 2001, SIGACT News, V32, P51
   LAMPORT L, 1978, COMMUN ACM, V21, P558, DOI 10.1145/359545.359563
   Lamport Leslie, 2005, Generalized Consensus and Paxos
   Mao Y., 2008, OSDI
   Marandi PJ, 2014, SYM REL DIST SYST, P57, DOI 10.1109/SRDS.2014.25
   Marandi PJ, 2014, INT CON DISTR COMP S, P368, DOI 10.1109/ICDCS.2014.45
   Mendizabal OM, 2017, INT PARALL DISTRIB P, P748, DOI 10.1109/IPDPS.2017.29
   Moraru I., 2012, PROOF CORRECTNESS EG
   Moraru I, 2013, SOSP'13: PROCEEDINGS OF THE TWENTY-FOURTH ACM SYMPOSIUM ON OPERATING SYSTEMS PRINCIPLES, P358, DOI 10.1145/2517349.2517350
   NETZER RHB, 1991, SIGPLAN NOTICES, V26, P133
   Ongaro Diego, 2014, 2014 USENIX ANN TECH, P305, DOI DOI 10.1007/0-387-34805-0_21
   Pedone F, 2002, DISTRIB COMPUT, V15, P97, DOI 10.1007/s004460100061
   SCHNEIDER FB, 1990, COMPUT SURV, V22, P299, DOI 10.1145/98163.98167
   Selvaganesan M, 2016, 2016 INTERNATIONAL CONFERENCE ON CLOUD COMPUTING RESEARCH AND INNOVATION - ICCCRI 2016, P120, DOI 10.1109/ICCCRI.2016.26
   Shvachko K, 2010, IEEE S MASS STOR SYS
   Taft R, 2020, SIGMOD'20: PROCEEDINGS OF THE 2020 ACM SIGMOD INTERNATIONAL CONFERENCE ON MANAGEMENT OF DATA, P1493, DOI 10.1145/3318464.3386134
   Tarjan R., 1972, SIAM Journal on Computing, V1, P146, DOI 10.1137/0201010
   Turcu A, 2014, LECT NOTES COMPUT SC, V8878, P33, DOI 10.1007/978-3-319-14472-6_3
   Weil SA, 2006, USENIX ASSOCIATION 7TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P307
   Wu Y, 2021, J SYST ARCHITECT, V118, DOI 10.1016/j.sysarc.2021.102217
   Zhou JY, 2021, INT CONF MANAGE DATA, P2653, DOI 10.1145/3448016.3457559
NR 42
TC 0
Z9 0
U1 0
U2 1
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUN
PY 2022
VL 127
AR 102516
DI 10.1016/j.sysarc.2022.102516
EA MAY 2022
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 1Q3FZ
UT WOS:000802579100007
DA 2024-07-18
ER

PT J
AU Zhang, YH
   Wang, XY
   Jiang, XK
   Yang, YH
   Shen, ZY
   Jia, ZP
AF Zhang, Yuhao
   Wang, Xinyu
   Jiang, Xikun
   Yang, Yuhan
   Shen, Zhaoyan
   Jia, Zhiping
TI PQ-PIM: A pruning-quantization joint optimization framework for
   ReRAM-based-in DNN accelerator
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Resistive random access memory (ReRAM); Deep Neural Networks (DNNs);
   Pruning; Quantization; Accelerator
AB Pruning and quantization are two efficient techniques to achieve performance improvement and energy saving for ReRAM-based DNN accelerators. However, most existing ReRAM-based DNN accelerators using pruning and quantization are based on an overidealized multi-bit ReRAM crossbar while neglecting the practical structure constraints. Due to the restriction of immature process technology, the actual matrix-vector multiplication must be conducted in a smaller operation unit (OU) granularity with single bit ReRAM cells. In this paper, we propose an efficient pruning-quantization joint exploration framework for practical ReRAM-based DNN accelerator, termed as PQ-PIM, which consists of a patch-wise pruning-quantization algorithm based on patch importance analysis to compress DNN models and a configurable mixed OU-based single bit ReRAM DNN engine to enable the algorithm with better performance and energy efficiency. Experimental results show that PQ-PIM achieves up to 1.74x performance improvement, 62% energy saving, and 5.84x compression ratio of occupied crossbars, compared to the state-of-the-art ReRAM-based DNN accelerators.
C1 [Zhang, Yuhao; Wang, Xinyu; Jiang, Xikun; Yang, Yuhan; Shen, Zhaoyan; Jia, Zhiping] Shandong Univ, Sch Comp Sci & Technol, Jinan, Peoples R China.
C3 Shandong University
RP Jia, ZP (corresponding author), Shandong Univ, Sch Comp Sci & Technol, Jinan, Peoples R China.
EM jzp@sdu.edu.cn
RI Wang, Tianqi/JJD-7473-2023; Wang, Luyao/JLL-2001-2023; QIU,
   LI/JPK-7397-2023; peng, yan/JCO-1763-2023; Wang, Xinyu/IQU-9172-2023;
   Zhang, Yuhao/HHN-6356-2022; wang, hongyuan/JWP-2279-2024
OI Wang, Xinyu/0000-0002-3568-2211; 
FU National Natural Science Foundation of China [92064008]
FX Acknowledgements The work described in this paper is partially supported
   by the National Natural Science Foundation of China (Grant No. 92064008)
   .
CR Amodei D, 2016, PR MACH LEARN RES, V48
   Ankit A, 2019, TWENTY-FOURTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXIV), P715, DOI 10.1145/3297858.3304049
   [Anonymous], 2009, HP LAB
   Chi P, 2016, CONF PROC INT SYMP C, P27, DOI 10.1109/ISCA.2016.13
   Chu CQ, 2020, DES AUT CON, DOI 10.1109/dac18072.2020.9218523
   Courbariaux M, 2015, ADV NEUR IN, V28
   Han, 2015, LEARNING BOTH WEIGHT
   He Z., 2021, 2021 IEEE INT S CIRC, P1
   Huang ST, 2021, ASIA S PACIF DES AUT, P372, DOI 10.1145/3394885.3431554
   Imani M, 2019, PROCEEDINGS OF THE 2019 46TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA '19), P802, DOI 10.1145/3307650.3322237
   Ji HX, 2018, DES AUT TEST EUROPE, P237, DOI 10.23919/DATE.2018.8342009
   Ji Y, 2019, TWENTY-FOURTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXIV), P733, DOI 10.1145/3297858.3304048
   Kennedy J., 1995, P IEEE INT C NEUR NE, V4, P1942
   Krizhevsky A, 2017, COMMUN ACM, V60, P84, DOI 10.1145/3065386
   Lin MY, 2018, ICCAD-IEEE ACM INT, DOI 10.1145/3240765.3240800
   Ma XL, 2020, ASIA S PACIF DES AUT, P301, DOI 10.1109/ASP-DAC47756.2020.9045658
   Redmon J., 2016, IEEE C COMP VIS PATT, P779, DOI 10.1109/CVPR.2016.91
   Ren A, 2019, TWENTY-FOURTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXIV), P925, DOI 10.1145/3297858.3304076
   Shafiee A, 2016, CONF PROC INT SYMP C, P14, DOI 10.1109/ISCA.2016.12
   Song LH, 2017, INT S HIGH PERF COMP, P541, DOI 10.1109/HPCA.2017.55
   Sun XY, 2018, DES AUT TEST EUROPE, P1423, DOI 10.23919/DATE.2018.8342235
   Truong M.S., 2021, ANN INT S MICROARCHI, P100
   Tsai CY, 2021, DES AUT CON, P589, DOI 10.1109/DAC18074.2021.9586315
   Tung F, 2018, PROC CVPR IEEE, P7873, DOI 10.1109/CVPR.2018.00821
   Wang PQ, 2018, DES AUT CON, DOI 10.1145/3195970.3196116
   Wen W, 2016, ADV NEUR IN, V29
   Xia LX, 2018, IEEE T COMPUT AID D, V37, P1009, DOI 10.1109/TCAD.2017.2729466
   Yang HC, 2020, PROC CVPR IEEE, P2175, DOI 10.1109/CVPR42600.2020.00225
   Yang TH, 2019, PROCEEDINGS OF THE 2019 46TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA '19), P236, DOI 10.1145/3307650.3322271
   Yuan G., 2021, ISCA
   Yuan G, 2019, I SYMPOS LOW POWER E
   Zhang YH, 2020, DES AUT CON, DOI 10.1109/dac18072.2020.9218638
   Zhou A., 2017, ARXIV170203044
   Zhu C, 2016, ARXIV PREPRINT ARXIV
   Zhu ZH, 2019, PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), DOI 10.1145/3316781.3317739
NR 35
TC 2
Z9 2
U1 2
U2 12
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUN
PY 2022
VL 127
AR 102531
DI 10.1016/j.sysarc.2022.102531
EA MAY 2022
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 1Q3FZ
UT WOS:000802579100001
DA 2024-07-18
ER

PT J
AU Zou, XM
   Wang, F
   Feng, D
   Zhu, JH
   Xiao, RZ
   Su, N
AF Zou, Xiaomin
   Wang, Fang
   Feng, Dan
   Zhu, Junhao
   Xiao, Renzhi
   Su, Nan
TI A write-optimal and concurrent persistent dynamic hashing with radix
   tree assistance
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Hybrid DRAM-NVM memory; Dynamic hashing; Data consistency; Optimistic
   concurrency control
AB Non-volatile memory (NVM) is expected to coexist with DRAM as a hybrid memory to fully exploit DRAM's low read-write latency and NVM's high density, persistence, and low standby power. However, existing persistent hashing schemes cannot efficiently reap the hybrid-memory benefits, and suffer from a significant performance penalty due to consistency guarantee. In this paper, we present an optimized extendible hashing variant for hybrid DRAM-NVM memory, named OP-HMEH. In our design, hash buckets are persisted in NVM while the directory is placed in DRAM for faster access. We also keep a radix-tree-structured directory in NVM to instantaneously recover the directory in DRAM after system crashes. To reduce consistency guarantee overhead, OP-HMEH designs a cross-KV mechanism to reorganize items which can avoid the use of expensive persist barriers in most cases. Meanwhile, we employ low-overhead structural modification operations schemes to further improve system performance. For concurrency control, the original version uses two lock-based techniques. We then propose an optimistic concurrency strategy that exploits lightweight locking to protect segments and enables lock-free search/operations of directories by leveraging atomic instructions. On real Intel Optane DCPMM, experimental results with YCSB workloads show that our OP-HMEH outperforms the state-of-the-art NVM-based hashing structures by up to 2.18x. The optimized HMEH obtains higher insert performance than the original HMEH.
C1 [Zou, Xiaomin; Wang, Fang; Feng, Dan; Xiao, Renzhi] Huazhong Univ Sci & Technol, Engn Res Ctr Data Storage Syst & Technol, Wuhan Natl Lab Optoelect,Minist Educ China, Key Lab Informat Storage Syst,Sch Comp Sci & Tech, Wuhan, Peoples R China.
   [Wang, Fang] Shenzhen Huazhong Univ Sci & Technol, Res Inst, Shenzhen, Peoples R China.
   [Zhu, Junhao] Natl Univ Def Technol, Changsha, Peoples R China.
   [Su, Nan] Shandong Mass Informat Technol Res Inst, State Key Lab High End Server & Storage Technol, Jinan, Peoples R China.
C3 Huazhong University of Science & Technology; Shenzhen Huazhong
   University of Science & Technology Research Institute; Huazhong
   University of Science & Technology; National University of Defense
   Technology - China
RP Wang, F (corresponding author), Huazhong Univ Sci & Technol, Engn Res Ctr Data Storage Syst & Technol, Wuhan Natl Lab Optoelect,Minist Educ China, Key Lab Informat Storage Syst,Sch Comp Sci & Tech, Wuhan, Peoples R China.; Wang, F (corresponding author), Shenzhen Huazhong Univ Sci & Technol, Res Inst, Shenzhen, Peoples R China.
EM wangfang@hust.edu.cn
RI wang, fang/GYD-4295-2022; Wang, Fang/HPC-5174-2023
OI Zou, Xiaomin/0000-0001-5867-847X
FU NSFC, China [462-477]; Na-tional Key R&D Program of China [61832020];
   Project of Shenzhen Technology Scheme, China [2018YFB1003305]; Natural
   Science Foundation of Shandong Province, China [JCYJ20210324141601005]; 
   [ZR2019LZH012]
FX This work was supported by NSFC, China (No. 61832020), Na-tional Key R&D
   Program of China (No. 2018YFB1003305), Project of Shenzhen Technology
   Scheme, China (JCYJ20210324141601005),and Natural Science Foundation of
   Shandong Province, China (No.ZR2019LZH012). We are grateful to our
   anonymous reviewers for their constructive comments and suggestions
CR [Anonymous], 2011, P USENIX C FIL STOR
   [Anonymous], 2020, About PostgreSQL
   [Anonymous], 2014, P 9 EUR C COMP SYST, DOI DOI 10.1145/2592798.2592820
   CARTER JL, 1979, J COMPUT SYST SCI, V18, P143, DOI 10.1016/0022-0000(79)90044-8
   Cha S. K., 2001, Proceedings of the 27th International Conference on Very Large Data Bases, P181
   Chen SM, 2015, PROC VLDB ENDOW, V8, P786, DOI 10.14778/2752939.2752947
   Cooper B.F., 2010, P ACM S CLOUD COMPUT, DOI DOI 10.1145/1807128.1807152
   Debnath Biplob, 2016, ACM SIGOPS Operating Systems Review, V49, P18, DOI [10.1145/2819001.2819002, DOI 10.1145/2819001.2819002]
   Dulloor Subramanya R., 2014, P EUR C COMP SYST EU, P1, DOI [10.1145/2592798.2592814, DOI 10.1145/2592798.2592814]
   Fagin R., 1979, ACM Transactions on Database Systems, V4, P315, DOI 10.1145/320083.320092
   Fan Bin, 2013, 10 USENIX S NETW SYS, P371
   Fatourou P, 2018, SPAA'18: PROCEEDINGS OF THE 30TH ACM SYMPOSIUM ON PARALLELISM IN ALGORITHMS AND ARCHITECTURES, P111, DOI 10.1145/3210377.3210408
   Friedman M, 2018, ACM SIGPLAN NOTICES, V53, P28, DOI 10.1145/3200691.3178490
   GARCIAMOLINA H, 1992, IEEE T KNOWL DATA EN, V4, P509, DOI 10.1109/69.180602
   Han XJ, 2021, INT SYMP MICROARCH, P1241, DOI 10.1145/3466752.3480118
   Hwang D, 2018, PROCEEDINGS OF THE 16TH USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES, P187
   Intel, 2021, eADR: New opportunities for persistent memory applications
   Intel, 2019, PERS MEM DEV KIT
   Intel, 2019, INT OPTANETM DC PERS
   Intel, 2015, Intel and Micron Produce Breakthrough Memory Technology
   JOHNSON LR, 1961, COMMUN ACM, V4, P218, DOI 10.1145/366532.366540
   Kawahara T, 2011, IEEE DES TEST COMPUT, V28, P52, DOI 10.1109/MDT.2010.97
   Kocberber Onur, 2013, 2013 46th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO). Proceedings, P468, DOI 10.1145/2540708.2540748
   Lea D, 2003, PACKAGE UTILCONCURRE
   Lee SK, 2019, PROCEEDINGS OF THE TWENTY-SEVENTH ACM SYMPOSIUM ON OPERATING SYSTEMS PRINCIPLES (SOSP '19), P462, DOI 10.1145/3341301.3359635
   Lee SK, 2017, PROCEEDINGS OF FAST '17: 15TH USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES, P257
   LEHMAN PL, 1981, ACM T DATABASE SYST, V6, P650, DOI 10.1145/319628.319663
   Li S, 2015, 2015 ACM/IEEE 42ND ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA), P476, DOI 10.1145/2749469.2750416
   Libcuckoo, 2019, LIBC LIB
   Lim H, 2017, SIGMOD'17: PROCEEDINGS OF THE 2017 ACM INTERNATIONAL CONFERENCE ON MANAGEMENT OF DATA, P21, DOI 10.1145/3035918.3064015
   Litwin W., 1980, Very Large Data Bases. Proceedings of the Sixth International Conference, P212
   Lu BT, 2020, PROC VLDB ENDOW, V13, P1147, DOI 10.14778/3389133.3389134
   Mao Y., 2012, P 7 ACM EUR C COMP S, P183
   Memcached, 2018, MEMC
   Mucci P. J., 1999, P DEP DEF HPCMP US G, V710
   Nam M, 2019, PROCEEDINGS OF THE 17TH USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES, P31
   ORACLE, 2018, Architectural overview of the oracle zfs storage appliance
   Oukid I, 2016, SIGMOD'16: PROCEEDINGS OF THE 2016 INTERNATIONAL CONFERENCE ON MANAGEMENT OF DATA, P371, DOI 10.1145/2882903.2915251
   Pagh R, 2004, J ALGORITHMS, V51, P122, DOI 10.1016/j.jalgor.2003.12.002
   PITTEL B, 1987, J ALGORITHM, V8, P236, DOI 10.1016/0196-6774(87)90040-X
   Qureshi MK, 2009, CONF PROC INT SYMP C, P24, DOI 10.1145/1555815.1555760
   Raoux S, 2008, IBM J RES DEV, V52, P465, DOI 10.1147/rd.524.0465
   redis, 2018, REDIS
   Scargall Steve, 2020, Programming Persistent Memory: A Comprehensive Guide for Developers, DOI [10.1007/978-1-4842-4932-1, DOI 10.1007/978-1-4842-4932-1]
   Sun YY, 2019, PROCEEDINGS OF THE 2019 USENIX ANNUAL TECHNICAL CONFERENCE, P329
   Venkataraman Shivaram, 2011, P 9 USENIX C FIL STO, P5
   Volos H, 2011, ACM SIGPLAN NOTICES, V46, P91, DOI [10.1145/1961296.1950379, 10.1145/1961295.1950379]
   Wang TZ, 2018, PROC INT CONF DATA, P461, DOI 10.1109/ICDE.2018.00049
   Xia F, 2017, 2017 USENIX ANNUAL TECHNICAL CONFERENCE (USENIX ATC '17), P349
   Yang J, 2020, PROCEEDINGS OF THE 18TH USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES, P169
   Yang Jun, 2015, P 13 USENIX C FIL ST, P167
   Zhu J., 50 INT C PAR PROC
   Zou Xiaomin, 2020, P 36 INT C MASS STOR
   Zuo PF, 2018, PROCEEDINGS OF THE 13TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P461
   Zuo PF, 2019, ACM T STORAGE, V15, DOI 10.1145/3322096
   Zuo Pengfei., 2017, Proceedings of the 33st Symposium on Mass Storage Systems and Technologies, MSST, V17, P1
NR 56
TC 5
Z9 5
U1 0
U2 4
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD APR
PY 2022
VL 125
AR 102462
DI 10.1016/j.sysarc.2022.102462
EA MAR 2022
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 1B5SN
UT WOS:000792496800001
DA 2024-07-18
ER

PT J
AU Liang, WJ
   Cui, L
   Tso, FP
AF Liang, Wenjie
   Cui, Lin
   Tso, Fung Po
TI Low-latency service function chain migration in edge-core networks based
   on open Jackson networks
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE SFC migration; MEC; Core network; Latency
ID PLACEMENT; ORCHESTRATION
AB Multi-access Edge Computing (MEC) offers cloud computing capabilities at the edge of the network. Growing demand for low-latency services requires Service Function Chains (SFCs) to be scaled up beyond MEC network to core network. To adapt to network dynamics and provide low-latency services, being able to migrate SFCs when needed is of paramount importance. However, migration of SFCs among edge and core networks such that average latency is optimized as well as considering resource consumption is an intractable challenge because improper migration of Virtual Network Functions (VNFs) results in failure of meeting the requirements of network policies. In this paper, we investigate SFCs in edge-core networks and model the Latency-aware Edge-Core SFCs Migration problem based on open Jackson networks. Two SFC migration algorithms, i.e., Profit-driven Heuristic Search (PHS) and Average Utilization Based (AUB), are proposed to efficiently optimize average latency of all SFCs in edge-core networks. Extensive evaluation results show that PHS optimizes average latency by 19.5%, while AUB can further reduce average latency by up to 36.9% by allowing a marginally higher number of VNF migrations.
C1 [Liang, Wenjie; Cui, Lin] Jinan Univ, Dept Comp Sci, Guangzhou, Peoples R China.
   [Tso, Fung Po] Loughborough Univ, Dept Comp Sci, Loughborough, Leics, England.
C3 Jinan University; Loughborough University
RP Cui, L (corresponding author), Jinan Univ, Dept Comp Sci, Guangzhou, Peoples R China.
EM tcuilin@jnu.edu.cn
RI Tso, Posco/U-3669-2017
OI Tso, Posco/0000-0001-9366-8285
FU National Natural Science Foundation of China (NSFC) [62172189, 61772235,
   61872165]; Natural Science Foundation of Guangdong Province, China
   [2020A1515010771, 2020A1515010619]; Science and Technology Program of
   Guangzhou, China [202002030372]; UK Engineering and Physical Sciences
   Research Council (EPSRC) , United Kingdom [EP/P004407/2, EP/P004024/1];
   Innovate UK project, United Kingdom [47198]
FX This work has been partially supported by National Natural Science
   Foundation of China (NSFC) No. 62172189, 61772235 and 61872165; Natural
   Science Foundation of Guangdong Province, China No. 2020A1515010771 and
   2020A1515010619; Science and Technology Program of Guangzhou, China No.
   202002030372; the UK Engineering and Physical Sciences Research Council
   (EPSRC) , United Kingdom grants No. EP/P004407/2 and EP/P004024/1; the
   Innovate UK project, United Kingdom 47198.
CR Agarwal S, 2018, IEEE INFOCOM SER, P1952
   Alahmad Y, 2019, 2019 SIXTH INTERNATIONAL CONFERENCE ON SOFTWARE DEFINED SYSTEMS (SDS), P284, DOI [10.1109/sds.2019.8768620, 10.1109/SDS.2019.8768620]
   Alam I, 2020, ACM COMPUT SURV, V53, DOI 10.1145/3379444
   Bassoli R, 2021, T EMERG TELECOMMUN T, V32, DOI 10.1002/ett.3669
   BURKE PJ, 1956, OPER RES, V4, P699, DOI 10.1287/opre.4.6.699
   Chemodanov D, 2020, IEEE T NETW SCI ENG, V7, P2730, DOI 10.1109/TNSE.2020.2981630
   Chen YT, 2019, IEEE ICC
   Cheng WY, 2020, IEEE INT C ELECTR TA, DOI [10.1680/jgeen.19.00136, 10.1109/icce-taiwan49838.2020.9258325]
   Cui L, 2019, IEEE T PARALL DISTR, V30, P842, DOI 10.1109/TPDS.2018.2871845
   Doan TV, 2019, 2019 IEEE 2ND 5G WORLD FORUM (5GWF), P46, DOI [10.1109/5GWF.2019.8911715, 10.1109/5gwf.2019.8911715]
   Govindaraj K, 2018, IEEE INT C EMERG, P83, DOI 10.1109/ETFA.2018.8502659
   Guo SY, 2020, IEEE INTERNET THINGS, V7, P6010, DOI 10.1109/JIOT.2019.2951593
   Gupta R, 2021, COMPUT STAND INTER, V77, DOI 10.1016/j.csi.2021.103521
   Haeffner W., 2019, Tech. Rep.
   Harutyunyan D, 2021, 2021 IFIP/IEEE INTERNATIONAL SYMPOSIUM ON INTEGRATED NETWORK MANAGEMENT (IM 2021), P241
   Hawilo H, 2017, IEEE INT CONF CL NET, P35
   He TZ, 2021, J SYST SOFTWARE, V176, DOI 10.1016/j.jss.2021.110943
   JACKSON JR, 1957, OPER RES, V5, P518, DOI 10.1287/opre.5.4.518
   Joel Halpern, 2015, RFC 7665, DOI [10.17487/rfc7665, DOI 10.17487/RFC7665]
   Kekki S., 2018, ETSI White Paper, V28, P1
   Kiran N, 2020, IEEE WIREL COMMUNN, DOI 10.1109/wcncw48565.2020.9124910
   Knight S, 2011, IEEE J SEL AREA COMM, V29, P1765, DOI 10.1109/JSAC.2011.111002
   Kong J., 2017, GLOBECOM 2017-2017 IEEE Global Communications Conference, P1, DOI 10.1109/GLOCOM.2017.8254730
   Li DF, 2019, COMPUT NETW, V152, P12, DOI 10.1016/j.comnet.2019.01.036
   Little JDC, 2008, INT SER OPER RES MAN, V115, P81
   Mao YY, 2017, IEEE COMMUN SURV TUT, V19, P2322, DOI 10.1109/COMST.2017.2745201
   MELAMED B, 1979, ADV APPL PROBAB, V11, P422, DOI 10.2307/1426847
   Sarrigiannis I, 2020, IEEE INTERNET THINGS, V7, P4183, DOI 10.1109/JIOT.2019.2944695
   Sarrigiannis I, 2018, IEEE INT WORKSH COMP, P392
   Soualah O, 2017, CONSUM COMM NETWORK, P647, DOI 10.1109/CCNC.2017.7983207
   Taleb T., 2019, P IEEE GLOB COMM C G, P1
   Tang L, 2019, IEEE ACCESS, V7, P112348, DOI 10.1109/ACCESS.2019.2935014
   Thiruvasagam PK, 2021, IEEE T NETW SERV MAN, V18, P1491, DOI 10.1109/TNSM.2021.3056917
   Umrao BK, 2021, J SUPERCOMPUT, V77, P7368, DOI 10.1007/s11227-020-03502-9
   Wang Meng., 2019, Proc. of the IEEE Global Communications Conference (GLOBECOM), P1
   Ying Zeng, 2021, Proceedings of the 9th International Conference on Computer Engineering and Networks. Advances in Intelligent Systems and Computing (AISC 1143), P911, DOI 10.1007/978-981-15-3753-0_89
   Zhang CC, 2021, INT J COMMUN SYST, V34, DOI 10.1002/dac.4665
   Zhang J, 2017, 2017 IEEE 7TH INTERNATIONAL WORKSHOP ON COMPUTATIONAL ADVANCES IN MULTI-SENSOR ADAPTIVE PROCESSING (CAMSAP)
   Zhang QX, 2017, INT CON DISTR COMP S, P731, DOI 10.1109/ICDCS.2017.232
   Zhao DC, 2019, FUTURE GENER COMP SY, V96, P591, DOI 10.1016/j.future.2019.02.031
   Zhao DC, 2019, IEEE ACCESS, V7, P39402, DOI 10.1109/ACCESS.2019.2895316
NR 41
TC 8
Z9 8
U1 8
U2 21
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAR
PY 2022
VL 124
AR 102405
DI 10.1016/j.sysarc.2022.102405
EA JAN 2022
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 0N0YF
UT WOS:000782573200009
OA Green Published
DA 2024-07-18
ER

PT J
AU Chen, KJ
   Sun, L
   Deng, QX
AF Chen, Kejun
   Sun, Lei
   Deng, Qingxu
TI Hardware and software co-verification from security perspective in SoC
   platforms
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Information Flow Tracking; SoC protection; RISC-V; Hardware and software
   co-verification
ID INFORMATION-FLOW TRACKING; LANGUAGE
AB Attacks which combine software and hardware vulnerabilities are emerging security problems. Although runtime verification or remote attestation can determine the correctness of program states on a processor core, existing methods rarely consider the software states on the whole System on Chip (SoC). Also, there are SoC level solutions focusing on addressing the threat in the RISC-V architecture, which provides an open Instruction Set Architecture (ISA) of the processor. In this paper, we propose a comprehensive software and hardware co-verification method to protect the entire RISC-V based SoC platform at runtime. The proposed method adopts the Dynamic Information Flow Tracking (DIFT) framework to implement a new Verifier and Prover security architecture for supporting runtime software and hardware co-verification. This framework also considers the security states of third-party IPs (3PIPs). The framework is implemented as a coprocessor, new bus and DIFT supported IP wrapper which does not change the architecture of the main processor core. The new security architecture can be integrated with other RISC-V processors. We implement a FPGA prototype on the Rocket-Chip, an RISC-V open-source processor core. The hardware overhead is 10% LUTs and 9.4% Flip-Flops and a performance overhead is 3%.
C1 [Chen, Kejun; Sun, Lei; Deng, Qingxu] Northeastern Univ, 195 Chuangxin Rd, Shenyang 110169, Liaoning, Peoples R China.
C3 Northeastern University - China
RP Chen, KJ (corresponding author), Northeastern Univ, 195 Chuangxin Rd, Shenyang 110169, Liaoning, Peoples R China.
EM kejunchen@stumail.neu.edu.cn
OI Sun, Lei/0000-0002-1758-6015; Deng, Qingxu/0000-0002-5185-6306
FU National Nature Science Foundation of China [U1908212]; National Natural
   Science Foundation of China [62072085]
FX The work was partially supported by National Nature Science Foundation
   of China under Grant No. U1908212 and National Natural Science
   Foundation of China under Grant No. 62072085.
CR Abera T, 2016, CCS'16: PROCEEDINGS OF THE 2016 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P743, DOI 10.1145/2976749.2978358
   Basak A., 2016, PROC 53ND ACMEDACIEE, P1
   Basak A, 2015, ICCAD-IEEE ACM INT, P536, DOI 10.1109/ICCAD.2015.7372616
   Brunel Jeremie, 2014, 2014 2nd IEEE International Conference on Mobile Cloud Computing, Services and Engineering (MobileCloud), P277, DOI 10.1109/MobileCloud.2014.49
   Chen KJ, 2019, INT WORKSHOP MICROPR, P50, DOI 10.1109/MTV48867.2019.00018
   Cheng Q., 2006, IEEE 11 S COMPUTCOMM, P749
   Clause J., 2007, P 2007 INT S SOFTW T, DOI [10.1145/1273463.1273490, DOI 10.1145/1273463.1273490]
   Coburn Joel., 2005, International Conference on Compilers, Architectures and Synthesis for Embedded Systems, P78
   Cotret P, 2012, 2012 7TH INTERNATIONAL WORKSHOP ON RECONFIGURABLE AND COMMUNICATION-CENTRIC SYSTEMS-ON-CHIP (RECOSOC), DOI 10.1109/ReCoSoC.2012.6322896
   Dalton M, 2007, CONF PROC INT SYMP C, P482, DOI 10.1145/1273440.1250722
   Dhawan U., 2014, Proceedings of the Third Workshop on Hardware and Architectural Support for Security and Privacy, P1
   Fiorin L, 2008, 2008 IEEE INTERNATIONAL SYMPOSIUM ON PARALLEL & DISTRIBUTED PROCESSING, VOLS 1-8, P3313
   Francillon A, 2014, DES AUT TEST EUROPE
   Gu L., 2008, Proceedings of the 3rd ACM Workshop on Scalable Trusted Computing, STC '08, New York, NY, USA, P11
   Guo XL, 2017, PROCEEDINGS OF THE 2017 ASIAN HARDWARE ORIENTED SECURITY AND TRUST SYMPOSIUM (ASIANHOST), P79, DOI 10.1109/AsianHOST.2017.8353999
   Hategekimana F, 2017, PROCEEDINGS OF THE 2017 ASIAN HARDWARE ORIENTED SECURITY AND TRUST SYMPOSIUM (ASIANHOST), P103, DOI 10.1109/AsianHOST.2017.8354003
   Jin Y, 2014, IEEE COMP SOC ANN, P19, DOI 10.1109/ISVLSI.2014.54
   Jin Y, 2013, 2013 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE-ORIENTED SECURITY AND TRUST (HOST), P99, DOI 10.1109/HST.2013.6581573
   Kannan H, 2009, I C DEPEND SYS NETWO, P105, DOI 10.1109/DSN.2009.5270347
   Kil C, 2009, I C DEPEND SYS NETWO, P115, DOI 10.1109/DSN.2009.5270348
   Kim LW, 2011, IEEE T VLSI SYST, V19, P1921, DOI 10.1109/TVLSI.2010.2060375
   Kim LW, 2009, IEEE MILIT COMMUN C, P2452
   Kocher P, 2019, P IEEE S SECUR PRIV, P1, DOI 10.1109/SP.2019.00002
   Lam MS, 2008, PEPM'08: PROCEEDINGS OF THE 2008 ACM SIGPLAN SYMPOSIUM ON PARTIAL EVALUATION AND SEMANTICS-BASED PROGRAM MANIPULATION, P3, DOI 10.1145/1328408.1328410
   Lee J, 2016, ACM T DES AUTOMAT EL, V22, DOI 10.1145/2907611
   Lee J, 2015, DES AUT CON, DOI 10.1145/2744769.2744830
   Li X, 2014, ACM SIGPLAN NOTICES, V49, P97, DOI [10.1145/10.1145/2541940.2541947, 10.1145/2541940.2541947]
   Li X, 2011, ACM SIGPLAN NOTICES, V46, P109, DOI 10.1145/1993316.1993512
   Lipp M., 2018, arXiv
   Love E, 2012, IEEE T INF FOREN SEC, V7, P25, DOI 10.1109/TIFS.2011.2160627
   Nagarajan V., 2008, P WORKSHOP INTERACTI
   Palmiero C, 2018, IEEE HIGH PERF EXTR
   Piccolboni L, 2018, IEEE T COMPUT AID D, V37, P2685, DOI 10.1109/TCAD.2018.2857321
   Porquet Joel, 2013, HARDWARESOFTWARE COD, P1, DOI 10.1109/CODESISSS.2013.6658991
   Sun M., 2016, P 2016 ACM C COMP CO, P331, DOI 10.1145/2976749.2978343
   Tiwari M, 2009, ACM SIGPLAN NOTICES, V44, P109, DOI 10.1145/1508284.1508258
   Venkataramani G, 2008, INT S HIGH PERF COMP, P161
   Wahab MA, 2017, I C FIELD PROG LOGIC
   Wahby RS, 2016, P IEEE S SECUR PRIV, P759, DOI 10.1109/SP.2016.51
   Wang X., 2014, IEEE T COMPUT, V64, P2226
   Weiser S, 2019, 26TH ANNUAL NETWORK AND DISTRIBUTED SYSTEM SECURITY SYMPOSIUM (NDSS 2019), DOI 10.14722/ndss.2019.23068
   Zhang DF, 2015, ACM SIGPLAN NOTICES, V50, P503, DOI 10.1145/2694344.2694372
   Zhang XX, 2011, 2011 24TH INTERNATIONAL VACUUM NANOELECTRONICS CONFERENCE (IVNC), P67, DOI 10.1109/HST.2011.5954998
NR 43
TC 1
Z9 1
U1 1
U2 18
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2022
VL 122
AR 102355
DI 10.1016/j.sysarc.2021.102355
EA DEC 2021
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA YH0AV
UT WOS:000742840600004
DA 2024-07-18
ER

PT J
AU Rashid, SA
   Nelissen, G
   Tovar, E
AF Rashid, Syed Aftab
   Nelissen, Geoffrey
   Tovar, Eduardo
TI Tightening the CRPD bound for multilevel non-inclusive caches
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Cache analysis; Timing analysis; Preemptive systems; Scheduling; Cache
   overheads; Cache Related Preemption Delay (CRPD); Multi-level caches
ID PREEMPTION DELAY
AB Tasks running on microprocessors with cache memories are often subjected to cache related preemption delays (CRPDs). CRPDs may significantly increase task execution times, thereby, affecting their schedulability. Schedulability analysis accounting for the impact of CRPD has been extensively studied over the past two decades for systems with a single level of cache. Yet, the literature on CRPD for multilevel non-inclusive caches is relatively scarce. Two main challenges exist when analyzing multilevel caches: (1) characterization of the indirect effect of preemption, i.e., capturing the increase in cache interference at lower cache levels (e.g., level-two or L2 cache) due to the evictions of cache content from a higher cache level (e.g., level-one or L1 cache), and (2) upper bounding the maximum CRPD suffered by tasks at lower cache levels (e.g., L2 cache), i.e., determining the cache content of tasks that can be evicted from lower cache levels in case of preemptions. Existing analysis that focus on bounding CRPD for multilevel non-inclusive caches overestimate the values of (1) and (2) leading to pessimistic worst-case response time (WCRT) estimations. In this work, we reduce the excessive pessimism of the state-of-the-art CRPD analysis for multilevel non-inclusive caches by (i) introducing the notion of multi-level useful cache blocks, i.e., cache blocks that can cause CRPD at different cache levels, and use it to compute a tighter bound on the indirect effect of preemption of tasks; and (ii) deriving a new analysis to compute tighter bounds on the CRPD of tasks at lower cache levels (e.g., L2 cache). We performed a thorough experimental evaluation using benchmarks to compare the performance of our proposed CRPD analysis against the state-of-the-art CRPD analysis. Experimental results show that our proposed CRPD analysis dominates the existing analysis and improves task set schedulability by up to 20% percentage points.
C1 [Rashid, Syed Aftab; Tovar, Eduardo] Polytech Inst Porto, ISEP, CISTER, Porto, Portugal.
   [Rashid, Syed Aftab] Vortex CoLab, Porto, Portugal.
   [Nelissen, Geoffrey] Eindhoven Univ Technol, Eindhoven, Netherlands.
C3 Instituto Politecnico do Porto; Eindhoven University of Technology
RP Rashid, SA (corresponding author), Polytech Inst Porto, ISEP, CISTER, Porto, Portugal.
EM syara@isep.ipp.pt
OI , Syed Aftab Rashid/0000-0002-1739-6895; Nelissen,
   Geoffrey/0000-0003-4141-6718; Tovar, Eduardo/0000-0001-8979-3876
FU National Funds through FCT/MCTES (Portuguese Foundation for Science and
   Technology), within the CISTER Research Unit [UIDP/UIDB/04234/2020];
   Operational Competitiveness Program and Internationalization (COMPETE
   2020) under the PT2020 Partnership Agreement, through the European
   Regional Development Fund (ERDF); FCT, Portugal
   [POCI-010145-FEDER-029119]; European Union [732505]; North Portugal
   Regional Operational Program (NORTE 2020), under the PORTUGAL 2020
   Partnership Agreement
FX This work was partially supported by National Funds through FCT/MCTES
   (Portuguese Foundation for Science and Technology), within the CISTER
   Research Unit (UIDP/UIDB/04234/2020); also by the Operational
   Competitiveness Program and Internationalization (COMPETE 2020) under
   the PT2020 Partnership Agreement, through the European Regional
   Development Fund (ERDF), and by national funds through the FCT,
   Portugal, within project PREFECT (POCI-010145-FEDER-029119); also by the
   European Union's Horizon 2020 - The EU Framework Program for Research
   and Innovation 20142020, under grant agreement No. 732505. Project
   ``TEC4Growth Pervasive Intelligence, Enhancers and Proofs of Concept
   with Industrial Impact/NORTE-01-0145-FEDER000020'' financed by the North
   Portugal Regional Operational Program (NORTE 2020), under the PORTUGAL
   2020 Partnership Agreement.
CR Altmeyer S., 2011, Proceedings of the 2011 IEEE 32nd Real-Time Systems Symposium (RTSS 2011), P261, DOI 10.1109/RTSS.2011.31
   Altmeyer S., 2013, Analysis of preemptively scheduled hard real-time systems
   Altmeyer S, 2012, REAL-TIME SYST, V48, P499, DOI 10.1007/s11241-012-9152-2
   Altmeyer S, 2010, ACM SIGPLAN NOTICES, V45, P153, DOI 10.1145/1755951.1755911
   Bastoni Andrea., 2010, P 6 INT WORKSHOP OPE, P33
   Bini E, 2005, REAL-TIME SYST, V30, P129, DOI 10.1007/s11241-005-0507-9
   Burns A, 2014, REAL TIM SYST SYMP P, P21, DOI 10.1109/RTSS.2014.12
   BusquetsMataix JV, 1996, 1996 IEEE REAL-TIME TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P204, DOI 10.1109/RTTAS.1996.509537
   Chattopadhyay S, 2014, ACM T EMBED COMPUT S, V13, DOI 10.1145/2632156
   Gustafsson Jan., 2010, WCET2010, P137
   Hardy D., 2017, OpenAccess Series in Informatics (OASIcs)
   Hardy D, 2008, REAL TIM SYST SYMP P, P456, DOI 10.1109/RTSS.2008.10
   Lee CG, 1998, IEEE T COMPUT, V47, P700, DOI 10.1109/12.689649
   LIU CL, 1973, J ACM, V20, P46, DOI 10.1145/321738.321743
   Lv M., 2016, Leibniz Transactions on Embedded Systems, V3
   Markovic Filip, 2020, 32 EUR C REAL TIM SY
   Rashid S.A., 2020, 2020 IEEE 26 INT C E, P1
   Rashid SA, 2017, REAL TIM SYST SYMP P, P188, DOI 10.1109/RTSS.2017.00025
   Rashid SA, 2016, PROC EUROMICR, P262, DOI 10.1109/ECRTS.2016.25
   Staschulat J, 2005, EUROMICRO, P41, DOI 10.1109/ECRTS.2005.26
   Tan YD, 2007, ACM T EMBED COMPUT S, V6, DOI 10.1145/1210268.1210275
   Theiling H, 2000, REAL-TIME SYST, V18, P157, DOI 10.1023/A:1008141130870
   Tomiyama H., 2000, Proceedings of the Eighth International Workshop on Hardware/Software Codesign. CODES 2000 (IEEE Cat. No.00TH8518), P67, DOI 10.1109/HSC.2000.843709
   Zhang ZK, 2017, PROCEEDINGS OF THE 25TH INTERNATIONAL CONFERENCE ON REAL-TIME NETWORKS AND SYSTEMS (RTNS 2017), P208, DOI 10.1145/3139258.3139269
   Zhili Zhang, 2016, 2016 IEEE International Workshop on Electromagnetics (iWEM): Applications and Student Innovation Competition, P1, DOI 10.1109/iWEM.2016.7504907
NR 25
TC 0
Z9 0
U1 0
U2 2
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2022
VL 122
AR 102340
DI 10.1016/j.sysarc.2021.102340
EA DEC 2021
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA YH0AV
UT WOS:000742840600002
OA Green Published
DA 2024-07-18
ER

PT J
AU Lee, G
   Shin, S
   Jeong, J
AF Lee, Gyusun
   Shin, Seokha
   Jeong, Jinkyu
TI Efficient hybrid polling for ultra-low latency storage devices
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE I; O completion; System software; Operating systems; Hybrid polling
AB With the introduction of ultra-low latency SSDs, which complete I/O operations in a few microseconds, the use of polling is becoming an attractive solution for alleviating the overheads in interrupt-driven I/O completion. However, careful use of polling is essential because of its inherent CPU overhead. Hybrid polling, in which a timer-based sleep is inserted in the middle of polling, has recently been proposed to relieve the CPU overhead. However, there is still substantial headroom for further optimization to save CPU cycles. In this paper, we propose efficient hybrid polling scheme that minimizes the CPU cycles for polling without sacrificing the I/O latency. By considering I/O time characteristics of idle and busy storage devices, our scheme makes an appropriate sleep time decision that maximizes the I/O performance and minimizes the CPU cycles for polling. The proposed scheme is implemented in the Linux kernel and evaluated with various I/O workloads. The evaluation results show that whenever an SSD is heavily or lightly loaded, our scheme achieves I/O latency identical to that of classical polling while maintaining a low CPU utilization. Compared to the original hybrid polling, our scheme reduces CPU utilization by 5%-40% and provides faster I/O latency by up to 10%.
C1 [Lee, Gyusun; Jeong, Jinkyu] Sungkyunkwan Univ, Seoul, South Korea.
   [Shin, Seokha] Samsung Elect, Seoul, South Korea.
C3 Sungkyunkwan University (SKKU); Samsung Electronics; Samsung
RP Jeong, J (corresponding author), Sungkyunkwan Univ, Seoul, South Korea.
EM gyusun.lee@csl.skku.edu; seokha.shin@csl.skku.edu; jinkyu@skku.edu
RI Jeong, Jinkyu/KQU-1902-2024
OI Jeong, Jinkyu/0000-0002-4905-9244
FU National Research Foundation of Korea (NRF) - Korea government (MSIT)
   [NRF-2020R1A2C2102406]; MSIT (Ministry of Science and ICT), Korea under
   the ICT Creative Consilience program [IITP-2021-0-00773,
   IITP-2020-0-01821]; Samsung Electronics
FX We thank the anonymous reviewers for their valuable comments. This work
   was supported by the National Research Foundation of Korea (NRF) grant
   funded by the Korea government (MSIT) (NRF-2020R1A2C2102406), by the
   MSIT (Ministry of Science and ICT), Korea under the ICT Creative
   Consilience program (IITP-2021-0-00773, (IITP-2020-0-01821), and by
   Samsung Electronics.
CR [Anonymous], 2021, INTEL OPTANE STORAGE
   [Anonymous], 2014, USENIX Annual Technical Conference
   Bjorling Matias, 2013, ACM INT C PROCEEDING
   Caulfield Adrian M., 2010, Proceedings 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2010), P385, DOI 10.1109/MICRO.2010.33
   Caulfield AM, 2012, ASPLOS XVII: SEVENTEENTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS, P387
   Dean J, 2013, COMMUN ACM, V56, P74, DOI 10.1145/2408776.2408794
   Dovrolis C., 2001, Operating Systems Review, V35, P50, DOI 10.1145/506084.506089
   FIO, FLEXIBLE IO TESTER
   Huffman A., 2013, 2013 IEEE HOT CHIPS, P1, DOI [10.1109/HOTCHIPS.2013.7478293, DOI 10.1109/HOTCHIPS.2013.7478293]
   Jeong S., 2013, Proceedings of the 2013 USENIX conference on Annual Technical Conference, P309
   JUN CHUN MYOUNG, 2019, [IEMEK Journal of Embedded Systems and Applications, 대한임베디드공학회논문지], V14, P63, DOI 10.14372/IEMEK.2019.14.2.63
   Jung Myoungsoo, 2013, ACM INT C MEAS MOD C, P203, DOI DOI 10.1145/2465529.2465548
   Kim HJ, 2017, IEEE T CONSUM ELECTR, V63, P28, DOI 10.1109/TCE.2017.014709
   Koh Sungjoon, 2018, P 10 USENIX WORKSH H
   Le Moal D., 2017, VAULT LINUX STORAGE
   Lee G, 2020, ANN I S COM, P1103, DOI 10.1109/ISCA45697.2020.00093
   Lee G, 2019, PROCEEDINGS OF THE 2019 USENIX ANNUAL TECHNICAL CONFERENCE, P603
   Mogul JC, 1997, ACM T COMPUT SYST, V15, P217, DOI 10.1145/263326.263335
   Özyilmaz KR, 2017, 2017 INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE (EMSOFT), DOI 10.1145/3125503.3125628
   Pabla Chandandeep Singh, 2009, Linux J.
   Peter S, 2016, ACM T COMPUT SYST, V33, DOI 10.1145/2812806
   RAVEN J A, 1977, P153
   Shin W, 2015, INT CONF BIG DATA, P111, DOI 10.1109/35021BIGCOMP.2015.7072819
   Shinkovich D. N., 2013, Proceedings of the National Academy of Sciences of Belarus. Series of Physical-Technical Sciences, P5
   Son Y, 2017, CLUSTER COMPUT, V20, P2627, DOI 10.1007/s10586-017-0776-9
   Verma V., 2019, IMPROVED FLASH PERFO
   Vucinic Dejan., 2014, P 12 USENIX C FILE S, P309
   Xu Q., 2015, P 8 ACM INT SYSTEMS, DOI [10.1145/2757667, DOI 10.1145/2757667]
   Yan SQ, 2017, PROCEEDINGS OF FAST '17: 15TH USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES, P15
   Yang JF, 2012, 2012 7TH INTERNATIONAL CONFERENCE ON SYSTEM OF SYSTEMS ENGINEERING (SOSE), P1, DOI 10.1109/SYSoSE.2012.6333448
   Yang ZY, 2017, INT CONF CLOUD COMP, P154, DOI 10.1109/CloudCom.2017.14
   Yu YJ, 2014, ACM T COMPUT SYST, V32, DOI 10.1145/2619092
   Zaharia M., 2008, OSDI, V8, P7
NR 33
TC 3
Z9 4
U1 0
U2 4
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2022
VL 122
AR 102338
DI 10.1016/j.sysarc.2021.102338
EA DEC 2021
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA YH0AV
UT WOS:000742840600005
DA 2024-07-18
ER

PT J
AU Islam, A
   Debnath, A
   Ghose, M
   Chakraborty, S
AF Islam, Akhirul
   Debnath, Arindam
   Ghose, Manojit
   Chakraborty, Suchetana
TI A Survey on Task Offloading in Multi-access Edge Computing
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Multi-access edge computing; Task offloading; Mobile edge computing;
   Survey
ID RESOURCE-ALLOCATION; ALGORITHM; OPTIMIZATION; MANAGEMENT; NETWORKS;
   FUTURE; SDN
AB With the advent of new technologies in both hardware and software, we are in the need of a new type of application that requires huge computation power and minimal delay. Applications such as face recognition, augmented reality, virtual reality, automated vehicles, industrial IoT, etc. belong to this category. Cloud computing technology is one of the candidates to satisfy the computation requirement of resource-intensive applications running in UEs (User Equipment) as it has ample computational capacity, but the latency requirement for these applications cannot be satisfied by the cloud due to the propagation delay between UEs and the cloud. To solve the latency issues for the delay-sensitive applications a new network paradigm has emerged recently known as Multi-Access Edge Computing (MEC) (also known as mobile edge computing) in which computation can be done at the network edge of UE devices. To execute the resource-intensive tasks of UEs in the MEC servers hosted in the network edge, a UE device has to offload some of the tasks to MEC servers. Few survey papers talk about task offloading in MEC, but most of them do not have in-depth analysis and classification exclusive to MEC task offloading. In this paper, we are providing a comprehensive survey on the task offloading scheme for MEC proposed by many researchers. We will also discuss issues, challenges, and future research direction in the area of task offloading to MEC servers.
C1 [Islam, Akhirul; Debnath, Arindam; Ghose, Manojit] IIIT Guwahati, Dept Comp Sci & Engn, Gauhati, Assam, India.
   [Chakraborty, Suchetana] IIT Jodhpur, Dept Comp Sci & Engn, Jodhpur, Rajasthan, India.
C3 Indian Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Guwahati; Indian Institute of Technology System (IIT
   System); Indian Institute of Technology (IIT) - Jodhpur
RP Islam, A (corresponding author), IIIT Guwahati, Dept Comp Sci & Engn, Gauhati, Assam, India.
EM akhirul.islam@iiitg.ac.in; arindam.debnath@iiitg.ac.in;
   manojit@iiitg.ac.in; suchetana@iitj.ac.in
RI Chakraborty, Suchetana/HNI-6629-2023
OI Ghose, Manojit/0000-0003-3341-1132; Islam, Akhirul/0000-0002-8856-2846
CR Abbas N, 2018, IEEE INTERNET THINGS, V5, P450, DOI 10.1109/JIOT.2017.2750180
   Ai Y, 2018, DIGIT COMMUN NETW, V4, P77, DOI 10.1016/j.dcan.2017.07.001
   Alameddine HA, 2019, IEEE J SEL AREA COMM, V37, P668, DOI 10.1109/JSAC.2019.2894306
   Alfakih T, 2020, IEEE ACCESS, V8, P54074, DOI 10.1109/ACCESS.2020.2981434
   Anjum A., 2016, IEEE Transactions on Cloud Computing
   [Anonymous], 1982, COMBINATORIAL OPTIMI
   [Anonymous], 1998, INTEGER PROGRAMMING
   Attiya H., 2004, Distributed Computing: Fundamentals, Simula-tions, and Advanced Topics, V19
   Baneriee A., 2018, 2018 3 INT C CONV TE, P1
   Benzekki K, 2016, SECUR COMMUN NETW, V9, P5803, DOI 10.1002/sec.1737
   Bozorgchenani A, 2019, IEEE T GREEN COMMUN, V3, P250, DOI 10.1109/TGCN.2018.2885443
   Brucker P., 2010, SCHEDULING ALGORITHM
   Cao ZL, 2020, IEEE INTERNET THINGS, V7, P6201, DOI 10.1109/JIOT.2020.2968951
   Chen JN, 2020, DIGIT COMMUN NETW, V6, P433, DOI 10.1016/j.dcan.2020.04.008
   Chen M, 2018, IEEE J SEL AREA COMM, V36, P587, DOI 10.1109/JSAC.2018.2815360
   Chen X, 2015, IEEE T PARALL DISTR, V26, P974, DOI 10.1109/TPDS.2014.2316834
   Cheng Z, 2021, ENVIRON DEV SUSTAIN, V23, P1043, DOI 10.1007/s10668-019-00576-1
   Chouhan S., 2019, INT CONF SOFTW, P1, DOI DOI 10.23919/softcom.2019.8903763
   Cong PJ, 2020, ACM COMPUT SURV, V53, DOI 10.1145/3378935
   Dai HJ, 2019, J SYST ARCHITECT, V94, P14, DOI 10.1016/j.sysarc.2019.02.004
   Dao NN, 2017, I C INF COMM TECH CO, P1280, DOI 10.1109/ICTC.2017.8190921
   Deng, J SYST ARCHIT
   Deng XH, 2020, J SYST ARCHITECT, V110, DOI 10.1016/j.sysarc.2020.101778
   Dou CF, 2020, J SYST ARCHITECT, V111, DOI 10.1016/j.sysarc.2020.101834
   ETSI, 2019, Multi-access Edge Computing (MEC)
   Ferrer AJ, 2019, ACM COMPUT SURV, V51, DOI 10.1145/3243929
   Lopez PG, 2015, ACM SIGCOMM COMP COM, V45, P37, DOI 10.1145/2831347.2831354
   Geem ZW, 2001, SIMULATION, V76, P60, DOI 10.1177/003754970107600201
   Gu B, 2018, IEEE GLOB COMM CONF
   Gu B, 2019, IEEE VEH TECHNOL MAG, V14, P100, DOI 10.1109/MVT.2019.2902637
   Guo HZ, 2020, IEEE WIREL COMMUN, V27, P126, DOI 10.1109/MWC.001.1900489
   Guo HZ, 2019, IEEE VEH TECHNOL MAG, V14, P45, DOI 10.1109/MVT.2018.2879537
   Guo HZ, 2018, IEEE COMMUN MAG, V56, P14, DOI 10.1109/MCOM.2018.1701069
   Guo HZ, 2018, IEEE T VEH TECHNOL, V67, P4514, DOI 10.1109/TVT.2018.2790421
   Haleplidis Evangelos, 2015, Information RFC 7426, DOI [10.17487/ RFC7426, DOI 10.17487/RFC7426]
   Hoque MA, 2014, IEEE COMMUN SURV TUT, V16, P579, DOI 10.1109/SURV.2012.111412.00051
   Hossain MD, 2020, 2020 34TH INTERNATIONAL CONFERENCE ON INFORMATION NETWORKING (ICOIN 2020), P717, DOI [10.1109/icoin48656.2020.9016452, 10.1109/ICOIN48656.2020.9016452]
   Hu Y., 2015, MOBILE EDGE COMPUTIN, P1
   Huang D, 2012, IEEE T WIREL COMMUN, V11, P1991, DOI 10.1109/TWC.2012.041912.110912
   Huang L, 2019, DIGIT COMMUN NETW, V5, P10, DOI 10.1016/j.dcan.2018.10.003
   Jakhar D, 2020, CLIN EXP DERMATOL, V45, P131, DOI 10.1111/ced.14029
   Jiang CF, 2019, IEEE ACCESS, V7, P131543, DOI 10.1109/ACCESS.2019.2938660
   Kan TY, 2018, WIRELESS OPTIC COMM, P129
   KING JL, 1983, COMPUT SURV, V15, P319, DOI 10.1145/289.290
   Kuang ZF, 2019, IEEE INTERNET THINGS, V6, P6774, DOI 10.1109/JIOT.2019.2911455
   Lagar-Cavilla HA, 2007, LECT NOTES COMPUT SC, V4834, P143
   LAWLER EL, 1966, OPER RES, V14, P699, DOI 10.1287/opre.14.4.699
   Lee J, 2020, APPL SCI-BASEL, V10, DOI 10.3390/app10134643
   Li, J SYST ARCHIT, V113
   Lillicrap, 2015, ARXIV150902971, P1
   Lin H, 2020, J NETW COMPUT APPL, V169, DOI 10.1016/j.jnca.2020.102781
   Lin L, 2019, P IEEE, V107, P1584, DOI 10.1109/JPROC.2019.2922285
   Lin X, 2015, IEEE T SERV COMPUT, V8, P175, DOI 10.1109/TSC.2014.2381227
   Liu B., J SYST ARCHIT, V114
   Liu PJ, 2019, IEEE ACCESS, V7, P27628, DOI 10.1109/ACCESS.2019.2896000
   Liu YC, 2014, IEEE WCNC, P1868, DOI 10.1109/WCNC.2014.6952554
   Lu N, 2014, IEEE INTERNET THINGS, V1, P289, DOI 10.1109/JIOT.2014.2327587
   Luo J, 2019, J SYST ARCHITECT, V97, P34, DOI 10.1016/j.sysarc.2019.01.019
   Lyu XC, 2017, IEEE T VEH TECHNOL, V66, P3435, DOI 10.1109/TVT.2016.2593486
   Mach P, 2017, IEEE COMMUN SURV TUT, V19, P1628, DOI 10.1109/COMST.2017.2682318
   Mao Y., 2017, Mobile edge computing: Survey and research outlook
   Murty K. G., 1985, Tech. Rep.
   Nadiminti K., 2006, INFONET MAG, V16, P1
   Nakhai, 2020, IEEE T SIGNAL PROCES
   Nesterov Yurii, 1994, SIAM Studies in Applied Mathematics, DOI [DOI 10.1137/1.9781611970791, 10.1137/1.9781611970791]
   Ni WL, 2019, ELECTRON LETT, V55, P839, DOI 10.1049/el.2019.1179
   Ning ZL, 2019, IEEE INTERNET THINGS, V6, P4804, DOI 10.1109/JIOT.2018.2868616
   Ongsulee P, 2017, INT CONF ICT KNOWL, P92
   Papadimitratos P, 2009, IEEE COMMUN MAG, V47, P84, DOI 10.1109/MCOM.2009.5307471
   Peng HX, 2019, IEEE WIREL COMMUN, V26, P156, DOI 10.1109/MWC.2019.1800371
   Pochet Y., 2006, SPRING S OPERAT RES, DOI 10.1007/0-387-33477-7.
   Pon, 2016, LSE BUS REV
   Porambage P, 2018, IEEE COMMUN SURV TUT, V20, P2961, DOI 10.1109/COMST.2018.2849509
   Qiao GH, 2018, IEEE COMMUN MAG, V56, P48, DOI 10.1109/MCOM.2018.1701130
   Pham QV, 2020, IEEE ACCESS, V8, P116974, DOI 10.1109/ACCESS.2020.3001277
   Pham QV, 2019, IEEE ACCESS, V7, P16444, DOI 10.1109/ACCESS.2018.2883692
   Ranaweera P, 2019, 2019 IEEE CONFERENCE ON STANDARDS FOR COMMUNICATIONS AND NETWORKING (CSCN), DOI 10.1109/cscn.2019.8931357
   Raza S, 2020, J CLOUD COMPUT-ADV S, V9, DOI 10.1186/s13677-020-00175-w
   Ren JK, 2018, IEEE T WIREL COMMUN, V17, P5506, DOI 10.1109/TWC.2018.2845360
   Ryu JW, 2019, SYMMETRY-BASEL, V11, DOI 10.3390/sym11070842
   Sabella D., 2019, MULTIACCESS EDGE COM
   Sahni S., 1974, SIAM Journal on Computing, V3, P262, DOI 10.1137/0203021
   Salman O, 2015, 2015 IEEE 2ND WORLD FORUM ON INTERNET OF THINGS (WF-IOT), P603, DOI 10.1109/WF-IoT.2015.7389122
   Salot P., 2013, International Journal of Research in Engineeringand Technology, V2, P131, DOI DOI 10.15623/IJRET.2013.0202008
   Sanaei Z, 2014, IEEE COMMUN SURV TUT, V16, P369, DOI 10.1109/SURV.2013.050113.00090
   Schrijver A., 1998, THEORY LINEAR INTEGE
   Schulman J., 2017, ARXIV
   Shakarami A, 2020, SOFTWARE PRACT EXPER, V50, P1719, DOI 10.1002/spe.2839
   Shi WS, 2016, COMPUTER, V49, P78, DOI 10.1109/MC.2016.145
   Sun YX, 2019, IEEE T VEH TECHNOL, V68, P3061, DOI 10.1109/TVT.2019.2895593
   Takahashi N, 2015, IEEE INT CONF MOB CL, P233, DOI 10.1109/MobileCloud.2015.23
   Taleb T, 2017, IEEE COMMUN SURV TUT, V19, P1657, DOI 10.1109/COMST.2017.2705720
   Tanaka Hiroyuki, 2018, Journal of Information Processing, V26, P87
   Tang WD, 2019, J SYST ARCHITECT, V94, P1, DOI 10.1016/j.sysarc.2019.02.001
   Thananjeyan S, 2020, IEEE OPEN J COMM SOC, V1, P1056, DOI 10.1109/OJCOMS.2020.3008485
   Dinh TQ, 2017, IEEE T COMMUN, V65, P3571, DOI 10.1109/TCOMM.2017.2699660
   Tran TX, 2019, IEEE T VEH TECHNOL, V68, P856, DOI 10.1109/TVT.2018.2881191
   Varghese B, 2016, 2016 IEEE INTERNATIONAL CONFERENCE ON SMART CLOUD (SMARTCLOUD), P20, DOI 10.1109/SmartCloud.2016.18
   Vu T.T., 2018, 2018 IEEE Wireless Communications and Networking Conference (WCNC), P1
   Waldo Jim., 1996, International Workshop on Mobile Object Systems, P49
   Wang B, 2020, IEEE ACCESS, V8, P186080, DOI 10.1109/ACCESS.2020.3029649
   Wang JY, 2019, ACM COMPUT SURV, V52, DOI 10.1145/3284387
   Wang J, 2021, IEEE T PARALL DISTR, V32, P242, DOI 10.1109/TPDS.2020.3014896
   Wang J, 2019, IEEE COMMUN MAG, V57, P64, DOI 10.1109/MCOM.2019.1800971
   Wang J, 2017, PROCEEDINGS OF THE 23RD INTERNATIONAL CONFERENCE ON INDUSTRIAL ENGINEERING AND ENGINEERING MANAGEMENT 2016: THEORY AND APPLICATION OF INDUSTRIAL ENGINEERING, P7, DOI 10.2991/978-94-6239-255-7_2
   Wang SH, 2021, INTERNET TECHNOL LET, V4, DOI 10.1002/itl2.174
   Wang S, 2017, IEEE ACCESS, V5, P6757, DOI 10.1109/ACCESS.2017.2685434
   Wang X, 2019, J SYST ARCHITECT, V97, P258, DOI 10.1016/j.sysarc.2019.02.014
   Wang YP, 2020, IEEE INTERNET THINGS, V7, P4987, DOI 10.1109/JIOT.2020.2972061
   Wei F, 2018, CHINA COMMUN, V15, P149, DOI 10.1109/CC.2018.8543056
   Wen M., J SYST ARCHIT, V117
   Wollschlaeger M, 2017, IEEE IND ELECTRON M, V11, P17, DOI 10.1109/MIE.2017.2649104
   Wu HM, 2019, IEEE T PARALL DISTR, V30, P1464, DOI 10.1109/TPDS.2019.2891695
   Xiong JY, 2019, IEEE COMMUN LETT, V23, P538, DOI 10.1109/LCOMM.2019.2891662
   XU X, 2020, IEEE T IND INF
   Yang B, 2021, IEEE T MOBILE COMPUT, V20, P2745, DOI 10.1109/TMC.2020.2990630
   Yang C, 2019, IEEE ACCESS, V7, P26652, DOI 10.1109/ACCESS.2019.2900530
   Yang J, 2018, J SYST ARCHITECT, V87, P36, DOI 10.1016/j.sysarc.2018.05.001
   Yang LC, 2018, IEEE T VEH TECHNOL, V67, P6398, DOI 10.1109/TVT.2018.2799620
   Yang TT, 2020, WIRELESS OPTIC COMM, P210, DOI 10.1109/wocc48579.2020.9114942
   You CS, 2017, IEEE T WIREL COMMUN, V16, P1397, DOI 10.1109/TWC.2016.2633522
   Yu HS, 2018, INT J FOOD PROP, V20, pS2887, DOI 10.1080/10942912.2017.1382507
   Zhang J, 2020, IEEE T VEH TECHNOL, V69, P2092, DOI 10.1109/TVT.2019.2959410
   Zhang K, 2019, IEEE INTERNET THINGS, V6, P7635, DOI 10.1109/JIOT.2019.2903191
NR 124
TC 96
Z9 102
U1 13
U2 80
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2021
VL 118
AR 102225
DI 10.1016/j.sysarc.2021.102225
EA JUL 2021
PG 16
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA UD5TH
UT WOS:000687268400006
DA 2024-07-18
ER

PT J
AU Aceituno, JM
   Guasque, A
   Balbastre, P
   Simó, J
   Crespo, A
AF Aceituno, Jose Maria
   Guasque, Ana
   Balbastre, Patricia
   Simo, Jose
   Crespo, Alfons
TI Hardware resources contention-aware scheduling of hard real-time
   multiprocessor systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Multicore; Real-time; Scheduling; Memory contention; MILP
ID MEMORY INTERFERENCE
AB In hard real-time embedded systems, switching to multicores is a step that most application domains delay as much as possible. This is mainly due to the number of sources of indeterminism, which mainly involve shared hardware resources, such as buses, caches, and memories. In this paper, a new task model that considers the interference that task execution causes in other tasks running on other cores due to memory contention is proposed. We propose a scheduling algorithm that calculates the exact interference. We also analyse and compare existing partitioning algorithms and propose three strategies to allocate tasks to cores to schedule as many tasks as possible and minimise total interference.
C1 [Aceituno, Jose Maria; Guasque, Ana; Balbastre, Patricia; Simo, Jose; Crespo, Alfons] Univ Politecn Valencia, Camino Vera S-N, Valencia 46022, Spain.
C3 Universitat Politecnica de Valencia
RP Guasque, A (corresponding author), Univ Politecn Valencia, Camino Vera S-N, Valencia 46022, Spain.
EM anguaor@ai2.upv.es
RI Balbastre, Patricia/L-8447-2014; Guasque, Ana/L-3130-2017; Simo, Jose
   E/L-6969-2014; Crespo, Alfons/L-6532-2014
OI Balbastre, Patricia/0000-0001-9458-4083; Guasque,
   Ana/0000-0002-2900-8466; Crespo, Alfons/0000-0002-6606-7406; Aceituno,
   Jose Maria/0000-0003-4044-6202
FU Spanish Science and Innovation Ministry (predictable and dependable
   computer systems for Industry 4.0) under Grant MICINN: CICYT project
   PRECON-I4;  [TIN2017-86520-C3-1-R]
FX This work was supported by the Spanish Science and Innovation Ministry
   (predictable and dependable computer systems for Industry 4.0) under
   Grant MICINN: CICYT project PRECON-I4 and Grant TIN2017-86520-C3-1-R.
CR [Anonymous], 2019, Gurobi optimizer reference manual
   [Anonymous], 1996, APPROXIMATION ALGORI
   [Anonymous], 2016, MULTI CORE PROCESSOR
   [Anonymous], MULTICORE TIMING ANA
   Casini D, 2020, IEEE REAL TIME, P239, DOI 10.1109/RTAS48715.2020.000-3
   Cobham, 2015, MULTICORE SOFTWARE C
   Coffman E., 2013, Handbook of Combinatorial Optimization, P455
   Crespo Alfons, 2016, International Conference on Information Science and Applications (ICISA) 2016. LNEE 376, P511, DOI 10.1007/978-981-10-0557-2_51
   Crespo A, 2018, IEEE ACCESS, V6, P50627, DOI 10.1109/ACCESS.2018.2869094
   Dasari D, 2013, INT SYM IND EMBED, P39, DOI 10.1109/SIES.2013.6601469
   Davis RI, 2009, REAL TIM SYST SYMP P, P398, DOI 10.1109/RTSS.2009.31
   Fernandez G., 2014, WCET
   Galizzi Julien, 2014, DASIA 2014. Data Systems in Aerospace. Proceedings, P94
   Igarashi S, 2020, IEEE ACM DIS SIM, P49, DOI 10.1109/ds-rt50469.2020.9213582
   Johnson David S, 1973, THESIS, P6
   Kim H, 2016, REAL-TIME SYST, V52, P356, DOI 10.1007/s11241-016-9248-1
   Kim H, 2014, IEEE REAL TIME, P145, DOI 10.1109/RTAS.2014.6925998
   LIU CL, 1973, J ACM, V20, P46, DOI 10.1145/321738.321743
   Mitra T, 2018, IEEE DES TEST, V35, P8, DOI 10.1109/MDAT.2018.2794204
   Nowotsch Jan, 2014, THESIS U AUGSBURG
   OH YF, 1995, REAL-TIME SYST, V9, P207, DOI 10.1007/BF01088806
   Pellizzoni R, 2010, DES AUT TEST EUROPE, P741
   Pellizzoni R, 2011, IEEE REAL TIME, P269, DOI 10.1109/RTAS.2011.33
   Reder S, 2020, IEEE REAL TIME, P148, DOI 10.1109/RTAS48715.2020.00-10
   Rouxel B, 2017, ACM T EMBED COMPUT S, V16, DOI 10.1145/3126496
   Skalistis S., 2020, P ECRTS 2020 32 EURO, P1, DOI [10.4230/LIPIcs.ECRTS.2020.4, DOI 10.4230/LIPICS.ECRTS.2020.4]
NR 26
TC 8
Z9 8
U1 0
U2 3
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2021
VL 118
AR 102223
DI 10.1016/j.sysarc.2021.102223
EA JUN 2021
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA UD5TH
UT WOS:000687268400008
OA hybrid, Green Published
DA 2024-07-18
ER

PT J
AU Gong, SL
   Han, JJ
AF Gong, Sunlu
   Han, Jian-Jun
TI Global emergency-based job-level scheduling for weakly-hard real-time
   systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Real-time systems; Weakly-hard constraint; Response time analysis;
   Schedulability test
ID PERFORMANCE
AB Weakly-hard real-time scheduling enables to tolerate certain execution timeouts of tasks, and has been widely exploited in those intelligent embedded systems over the past two decades. In general, the current weakly-hard real-time scheduling algorithms try to rapidly raise the priorities of jobs (instances) of those tasks that have missed deadlines to guarantee their individual weakly-hard constraints, while neglecting the impacts of whole task system emergency on the schedulability results. From the perspective of increasing the schedulability ratio of weakly-hard real-time task set upon a uniprocessor platform, we develop a Global Emergency-Based Scheduling (GEBS) algorithm. First, with the goal of guaranteeing the weakly-hard timeliness of jobs, the GEBS scheme formulates a set of global job-level policies for priority allocations based on the emergency-classes of jobs. With the emergency degree of whole task system being considered, GEBS intends to fairly tune the priorities of those urgent jobs following our priority adjustment scheme to reduce the possibility of dynamic failures (i.e., deadline misses) of jobs. Moreover, for a task, the minimum arrival-interval of two jobs that have the same emergency-class is thoroughly analyzed, and then its WCRT (Worst-Case Response Time) corresponding to each emergency-class can be obtained recursively. Furthermore, the schedulability test is discussed based on the WCRT analysis, followed by the investigation of a new LCM (Least Common Multiple)-based method under weakly-hard constraints for better feasibility of task set. Finally, the extensive results from simulations and case study demonstrate that the GEBS algorithm can effectively improve the schedulability performance with regard to acceptance ratio (e.g., 50% more) with acceptable running time, when compared to the existing task-level and job-class-level scheduling. The empirical results in Linux kernel further exhibit the applicability of GEBS that can experience comparable online overhead in contrast with other schemes.
C1 [Gong, Sunlu; Han, Jian-Jun] Huazhong Univ Sci & Technol, Sch Comp Sci & Technol, Wuhan, Hubei, Peoples R China.
C3 Huazhong University of Science & Technology
RP Han, JJ (corresponding author), Huazhong Univ Sci & Technol, Sch Comp Sci & Technol, Wuhan, Hubei, Peoples R China.
EM gsl@hust.edu.cn; jasonhan@hust.edu.cn
RI Han, Jian/ABZ-1060-2022; Tan, Wei/KBB-7333-2024
OI Han, Jian/0000-0002-0647-4050; 
FU National Natural Science Foundation of China (NSFC) [61872411]
FX This work is supported in part by the National Natural Science
   Foundation of China (NSFC) under Award 61872411.
CR Ahrendts L, 2018, IEEE DES TEST, V35, P16, DOI 10.1109/MDAT.2017.2746638
   Audsley N, 1991, IEEE WORKSH REAL TIM
   Bernat G, 2001, IEEE T COMPUT, V50, P308, DOI 10.1109/12.919277
   Bernat G, 2001, 22ND IEEE REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P25, DOI 10.1109/REAL.2001.990593
   Bertogna M, 2007, RTSS 2007: 28TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P149, DOI 10.1109/RTSS.2007.31
   Bini E, 2005, REAL-TIME SYST, V30, P129, DOI 10.1007/s11241-005-0507-9
   Biondi A, 2016, SAE 2016 WORLD C EXH
   Blind R, 2015, IEEE DECIS CONTR P, P7510, DOI 10.1109/CDC.2015.7403405
   Brandenburg BB, 2008, LECT NOTES COMPUT SC, V5401, P105, DOI 10.1007/978-3-540-92221-6_9
   Bund Tobias, 2014, P 4 ACM SIGBED INT W, P11
   Cervin A, 2003, IEEE CONTR SYST MAG, V23, P16, DOI 10.1109/MCS.2003.1200240
   Choi H, 2019, IEEE REAL TIME, P241, DOI 10.1109/RTAS.2019.00028
   Chwa HS, 2018, IEEE REAL TIME, P327, DOI 10.1109/RTAS.2018.00040
   Frehse G, 2014, REAL TIM SYST SYMP P, P53, DOI 10.1109/RTSS.2014.28
   Gaid MongiBen., 2008, IFAC P VOLUMES, V41, P10258, DOI DOI 10.3182/20080706-5-KR-1001.01736
   Gettings O, 2015, PROCEEDINGS OF THE 23RD INTERNATIONAL CONFERENCE ON REAL-TIME AND NETWORKS SYSTEMS (RTNS) 2015, P237, DOI 10.1145/2834848.2834850
   Goossens J, 2008, 16 INT C REAL TIM NE
   Gracioli G, 2013, REAL-TIME SYST, V49, P669, DOI 10.1007/s11241-013-9183-3
   HAMDAOUI M, 1995, IEEE T COMPUT, V44, P1443, DOI 10.1109/12.477249
   Hammadeh Z. A. H., 2014, INT J ENGINE RES, P1
   Hammadeh Zain., 2017, ECRTS 2017 29 EUROMI, P1
   Hammadeh ZAH, 2017, DES AUT TEST EUROPE, P584, DOI 10.23919/DATE.2017.7927054
   Han JJ, 2020, ACM T EMBED COMPUT S, V19, DOI 10.1145/3366683
   Han JJ, 2019, IEEE T PARALL DISTR, V30, P2806, DOI 10.1109/TPDS.2019.2926455
   Hasan M, 2020, DES AUT TEST EUROPE, P430, DOI 10.23919/DATE48585.2020.9116364
   Huang C, 2019, PROCEEDINGS OF THE 2019 22ND ACM INTERNATIONAL CONFERENCE ON HYBRID SYSTEMS: COMPUTATION AND CONTROL (HSCC '19), P197, DOI 10.1145/3302504.3311811
   Huang C, 2019, PROCEEDINGS OF THE WORKSHOP ON DESIGN AUTOMATION FOR CPS AND IOT (DESTION '19), P51, DOI 10.1145/3313151.3313165
   JOSEPH M, 1986, COMPUT J, V29, P390, DOI 10.1093/comjnl/29.5.390
   Kim J, 2013, ACM IEEE INT CONF CY, P31, DOI 10.1109/ICCPS.2013.6603997
   Kopetz H, 2011, Real-time systems series, V2
   Koren G, 1995, IEEE REAL TIME, P110, DOI 10.1109/REAL.1995.495201
   Lee J, 2017, J SYST SOFTWARE, V126, P45, DOI 10.1016/j.jss.2017.01.004
   Li J, 2006, IEEE T IND INFORM, V2, P112, DOI 10.1109/TII.2006.875511
   LIU CL, 1973, J ACM, V20, P46, DOI 10.1145/321738.321743
   Maia C., 2014, P RTNS PAGE, P3
   Marti P, 2010, IEEE T IND INFORM, V6, P503, DOI 10.1109/TII.2010.2072961
   Mok A.K.-L., THESIS MIT
   Pazzaglia P., 2018, LEIBNIZ INT P INFORM, V106
   Quan G, 2000, REAL TIM SYST SYMP P, P79, DOI 10.1109/REAL.2000.895998
   Quinton S, 2013, DES AUT TEST EUROPE, P767
   Quinton S, 2012, DES AUT TEST EUROPE, P515
   Quinton S, 2014, DES AUT CON
   Ramanathan P, 1999, IEEE T PARALL DISTR, V10, P549, DOI 10.1109/71.774906
   Sun Y, 2017, ACM T EMBEDDED COMPU, V16, P1
   Tobuschat Sebastian, 2016, 2016 11 IEEE S IND E, P1
   Xu WB, 2015, EUROMICRO, P247, DOI 10.1109/ECRTS.2015.29
   Zhang WA, 2012, AUTOMATICA, V48, P2016, DOI 10.1016/j.automatica.2012.06.027
   Zheng B., 2015, DAC 15
NR 48
TC 1
Z9 1
U1 0
U2 12
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2021
VL 117
AR 102150
DI 10.1016/j.sysarc.2021.102150
EA MAY 2021
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA SO1ZJ
UT WOS:000658777300015
DA 2024-07-18
ER

PT J
AU Li, SM
   Tian, S
   Kang, ZY
   Qu, LH
   Wang, SY
   Wang, L
   Xu, WX
AF Li, Shiming
   Tian, Shuo
   Kang, Ziyang
   Qu, Lianhua
   Wang, Shiying
   Wang, Lei
   Xu, Weixia
TI A multi-objective LSM/NoC architecture co-design framework
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Liquid state machine (LSM); LSM architecture design; NoC architecture
   design; Design space exploration; Hardware; software co-design
ID NETWORKS
AB Liquid state machine(LSM) is an attractive spiking neural network (SNN) for Network-on-Chip(NoC)-based neuromorphic platforms due to their biological characteristics and hardware efficiency. But the randomly connected topology of the liquid in LSM and lots of communication spike bring different dataflow and communication congestion on the NoC-based platform. Aiming to design an accurate and communication optimized LSM architecture, we have to explore the LSM and NoC architecture design space. Enormous design space and the gap between LSM/NoC design space bring challenges to find out the optimal pair of LSM/NoC architecture design.
   To face the above challenge, we propose a multi-objective LSM/NoC architecture co-design framework, which fast and efficiently explores the design space of LSM/NoC to generate an optimal LSM architecture with low latency on NoC-based platform.
   Evaluation results show that our framework can generate LSM architecture suitable for execution on NoCbased platform with reduced runtime and negligible reduced accuracy. Compared with state-of-the-art LSM designs with the fixed NoC structure, we achieve 2.5x '3.0x latency reduction or average 3.1x energy reduction. For fair comparison, compared with state-of-the-art LSM designs with our NOC architecture search process, our framework can achieve 1.25x '1.41x lower latency and 1.16x '1.87x lower energy together with only average 0.65% accuracy loss.
C1 [Li, Shiming; Tian, Shuo; Kang, Ziyang; Qu, Lianhua; Wang, Shiying; Wang, Lei; Xu, Weixia] Natl Univ Def Technol, Coll Comp Sci & Technol, Changsha, Hunan, Peoples R China.
C3 National University of Defense Technology - China
RP Li, SM; Wang, L (corresponding author), Natl Univ Def Technol, Coll Comp Sci & Technol, Changsha, Hunan, Peoples R China.
EM lishiming15@nudt.edu.cn; leiwang@nudt.edu.cn
OI Li, Shiming/0000-0002-9957-5802; Kang, Ziyang/0000-0001-8798-365X
FU National Science and Technology Major Project of China [2017ZX01028103];
   National Key R&D Program of China [2018YFB603]
FX This document is the results of the research project funded by National
   Science and Technology Major Project of China (2017ZX01028103) . This
   document is the results of the research project funded by National Key
   R&D Program of China (2018YFB603) .
CR Akopyan F, 2015, IEEE T COMPUT AID D, V34, P1537, DOI 10.1109/TCAD.2015.2474396
   [Anonymous], 2002, TELEMATIK
   Chen WW, 2020, DES AUT TEST EUROPE, P1283, DOI 10.23919/DATE48585.2020.9116474
   Cohen Gregory K., FRONT NEUROSCI, V9
   Dally William James, 2004, BRIAN PATRICK TOWLES
   Davies M, 2018, IEEE MICRO, V38, P82, DOI 10.1109/MM.2018.112130359
   Diehl PU, 2016, 2016 IEEE INTERNATIONAL CONFERENCE ON REBOOTING COMPUTING (ICRC)
   Diehl PU, 2015, FRONT COMPUT NEUROSC, V9, DOI 10.3389/fncom.2015.00099
   Furber SB, 2013, IEEE T COMPUT, V62, P2454, DOI 10.1109/TC.2012.142
   Goodman E, 2006, IEEE IJCNN, P3848
   Grzyb Beata J., 2009, Proceedings 2009 International Joint Conference on Neural Networks (IJCNN 2009 - Atlanta), P1011, DOI 10.1109/IJCNN.2009.5179025
   Jackson Zohar, 2019, FREE SPOKEN DIGIT DA
   Jalalvand A, 2018, NEUROCOMPUTING, V277, P237, DOI 10.1016/j.neucom.2016.11.100
   Jiang W, 2020, J SYST ARCHITECT, V110, DOI 10.1016/j.sysarc.2020.101775
   Ju H, 2013, NEURAL NETWORKS, V38, P39, DOI 10.1016/j.neunet.2012.11.003
   Karypis G, 1998, J PARALLEL DISTR COM, V48, P96, DOI 10.1006/jpdc.1997.1404
   Lecun Y, 1998, P IEEE, V86, P2278, DOI 10.1109/5.726791
   Lee HG, 2007, ACM T DES AUTOMAT EL, V12, DOI 10.1145/1255456.1255460
   Li F, 2013, IEEE IPCCC
   Maass W, 2002, NEURAL COMPUT, V14, P2531, DOI 10.1162/089976602760407955
   Maass W, 1997, NEURAL NETWORKS, V10, P1659, DOI 10.1016/S0893-6080(97)00011-7
   Moradi S, 2018, IEEE T BIOMED CIRC S, V12, P106, DOI 10.1109/TBCAS.2017.2759700
   Reynolds J.J., 2019, IEEE IJCNN, P1, DOI [DOI 10.1109/IJCNN.2019.8852472, DOI 10.1109/ijcnn.2019.8852472, 10.1109/IJCNN.2019.8852472]
   Schemmel J, 2012, IEEE INT SYMP CIRC S
   Shiming Li, 2020, GLSVLSI '20. Proceedings of the 2020 Great Lakes Symposium on VLSI, P9, DOI 10.1145/3386263.3406900
   Stimberg M, 2019, ELIFE, V8, DOI 10.7554/eLife.47314
   Tian S, 2021, NEUROCOMPUTING, V443, P174, DOI 10.1016/j.neucom.2021.02.076
   Verstraeten D., 2005, Esann, P435
   Wehr M, 2003, NATURE, V426, P442, DOI 10.1038/nature02116
   Wijesinghe P, 2019, FRONT NEUROSCI-SWITZ, V13, DOI 10.3389/fnins.2019.00504
   Wu BC, 2019, PROC CVPR IEEE, P10726, DOI 10.1109/CVPR.2019.01099
   Yang L, 2020, ASIA S PACIF DES AUT, P85, DOI 10.1109/ASP-DAC47756.2020.9045595
   Yang YF, 2019, PROCEEDINGS OF THE 2019 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA'19), P23, DOI 10.1145/3289602.3293902
   Zhou Y, 2019, LECT NOTES COMPUT SC, V11554, P389, DOI 10.1007/978-3-030-22796-8_41
NR 34
TC 6
Z9 7
U1 1
U2 16
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUN
PY 2021
VL 116
AR 102154
DI 10.1016/j.sysarc.2021.102154
EA APR 2021
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA SD1RG
UT WOS:000651143900001
DA 2024-07-18
ER

PT J
AU Herdt, V
   Grosse, D
   Tempel, S
   Drechsler, R
AF Herdt, Vladimir
   Grosse, Daniel
   Tempel, Soeren
   Drechsler, Rolf
TI Adaptive simulation with Virtual Prototypes in an open-source RISC-V
   evaluation platform
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
AB Recently, Virtual Prototypes (VPs) were introduced for the emerging RISC-V Instruction Set Architecture (ISA) and become an important part of the growing RISC-V ecosystem. A central component of the VP is the Instruction Set Simulator (ISS). VPs should provide a high simulation performance and at the same time yield accurate results, which are two conflicting requirements.
   To tackle this problem, we present an efficient VP-based adaptive simulation that is tailored for the RISC-V ISA and allows to seamlessly switch the accuracy setting in the ISS at runtime. This enables to selectively simulate the application as fast as possible and as accurate as necessary. In this paper we focus on the performance impact of different accuracy settings and leave the evaluation of accuracy results for future work. Our RISC-V experiments, using bare-metal and operating system based benchmarks, demonstrate that up-to 543x speed-up is possible with a JIT-based setting in the ISS.
C1 [Herdt, Vladimir; Tempel, Soeren; Drechsler, Rolf] Univ Bremen, Inst Comp Sci, Bremen, Germany.
   [Herdt, Vladimir; Grosse, Daniel; Drechsler, Rolf] DFKI GmbH, Cyber Phys Syst, Bremen, Germany.
   [Grosse, Daniel] Johannes Kepler Univ Linz, Inst Complex Syst, Linz, Austria.
C3 University of Bremen; German Research Center for Artificial Intelligence
   (DFKI); Johannes Kepler University Linz
RP Herdt, V (corresponding author), Univ Bremen, Inst Comp Sci, Bremen, Germany.
EM vherdt@uni-bremen.de; daniel.grosse@jku.at; tempel@uni-bremen.de;
   drechsler@uni-bremen.de
RI ; Drechsler, Rolf/K-2508-2014
OI Tempel, Soren/0000-0002-3076-893X; Drechsler, Rolf/0000-0002-9872-1740
FU German Federal Ministry of Education Research (BMBF) [01IW19001,
   16ME0127]
FX This work was supported in part by the German Federal Ministry of
   Education Research (BMBF) within the project VerSys under contract no.
   01IW19001 and within the project Scale4Edge under contract no. 16ME0127.
CR Bellard F, 2005, USENIX Association Proceedings of the FREENIX/Open Source Track, P41
   Beltrame G., 2007, IEEE T COMPUT AIDED, V26
   Bennett G, 2019, SA'19: SIGGRAPH ASIA 2019 XR, P25, DOI 10.1145/3355355.3361897
   Binkert Nathan, 2011, Computer Architecture News, V39, P1, DOI 10.1145/2024716.2024718
   Bohm I., 2010, Proceedings of the 2010 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (IC-SAMOS 2010), P1, DOI 10.1109/ICSAMOS.2010.5642102
   Bohrer P., 2004, Performance Evaluation Review, V31, P8, DOI 10.1145/1054907.1054910
   Bombieri N, 2012, DES AUTOM EMBED SYST, V16, P115, DOI 10.1007/s10617-012-9092-z
   Bringmann O, 2015, DES AUT TEST EUROPE, P1698
   Chang TY, 2017, INT SYMPOS COMPUT NE, P271, DOI 10.1109/CANDAR.2017.32
   Charif A, 2019, PROCEEDINGS OF THE RAPID SIMULATION AND PERFORMANCE EVALUATION: METHODS AND TOOLS (RAPIDO '19) / HIPEAC'19 CONFERENCE, DOI 10.1145/3300189.3300192
   Chiang MC, 2011, IEEE T COMPUT AID D, V30, P593, DOI 10.1109/TCAD.2010.2095631
   Cornaglia A, 2020, ASIA S PACIF DES AUT, P369, DOI 10.1109/ASP-DAC47756.2020.9045255
   De Schutter T., 2014, Better Software. Faster!: Best Practices in Virtual Prototyping
   Group S-SCSW, 2011, Std. 1666
   Herdt V., 2020, Enhanced Virtual Prototyping
   Herdt V., 2020, INT C COMP DES
   Herdt V., 2020, DATE
   Herdt V., 2020, J SYST ARCHIT EMBED
   Kumar Aditya, 2013, 2013 IEEE International Symposium on Parallel and Distributed Processing, Workshops and PhD Forum (IPDPSW), P2168, DOI 10.1109/IPDPSW.2013.250
   Li ML, 2009, INT S HIGH PERF COMP, P105
   Lu K, 2012, DES AUT TEST EUROPE, P135
   Luo Y., 2012, IMCCC
   Martin G, 2010, PROCESSOR AND SYSTEM-ON-CHIP SIMULATION, P293, DOI 10.1007/978-1-4419-6175-4_18
   Mueller-Gritschneder D, 2018, P INT C COMP AID DES, P1
   Nanjundappa M, 2012, INT HIGH LEVEL DESIG, P132, DOI 10.1109/HLDVT.2012.6418255
   Oveis-Gharan M, 2020, J SYST ARCHITECT, V106, DOI 10.1016/j.sysarc.2020.101711
   Pandey R, 2020, J SYST ARCHITECT, V110, DOI 10.1016/j.sysarc.2020.101798
   Radetzki M, 2008, DES AUT TEST EUROPE, P1410
   Schirner G., 2007, IEEE T COMPUT AIDED, V26
   Schmidt T., 2017, DAC
   Schreiner S, 2016, PROCEEDINGS OF 2016 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING AND SIMULATION (SAMOS), P348, DOI 10.1109/SAMOS.2016.7818371
   Thach D., 2012, DATE
   Topham N, 2010, PROCESSOR AND SYSTEM-ON-CHIP SIMULATION, P145, DOI 10.1007/978-1-4419-6175-4_9
   Wang ZL, 2013, DES AUT TEST EUROPE, P587
   Waterman A., 2019, RISC V INSTRUCTION S, VI
   Waterman A., 2019, The RISC-V Instruction Set Manual Volume II: Privileged Architecture Document Version 20190608-Priv-MSU-Ratified, VII
NR 36
TC 1
Z9 2
U1 2
U2 14
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUN
PY 2021
VL 116
AR 102135
DI 10.1016/j.sysarc.2021.102135
EA APR 2021
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA SD1RG
UT WOS:000651143900005
OA hybrid
DA 2024-07-18
ER

PT J
AU Kim, YG
   Kim, SY
   Choi, SH
   Chung, SW
AF Kim, Young Geun
   Kim, Seon Young
   Choi, Seung Hun
   Chung, Sung Woo
TI Thermal-aware adaptive VM allocation considering server locations in
   heterogeneous data centers
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Thermal Management; Migration; VM (Virtual Machine); Heterogeneous Data
   Center; DVFS (Dynamic Voltage and Frequency Scaling)
ID MANAGEMENT-TECHNIQUES; PERFORMANCE; TEMPERATURE; VOLTAGE; DVFS
AB Virtualized data centers usually consist of heterogeneous servers which have different specifications (performance). Though there usually exist unused heterogeneous servers in such data centers, conventional DVFS (Dynamic Voltage and Frequency Scaling)-based DTM (Dynamic Thermal Management) techniques do not exploit the unused servers to cool down hot servers. In this paper, we propose a novel DTM technique which adaptively exploits external computing resources (unused servers with different performance) as well as internal computing resources (unused CPU cores in the server) available in heterogeneous data centers. Additionally, we also propose to consider locations of the servers when migrating VMs (Virtual Machines) among servers in a rack, which has a large impact on the on-chip temperatures and performance due to the heat conduction; when VMs run on the two closest servers in the rack, the ambient temperature of servers is up to 6.2- higher, compared to the case where VMs run on the two farthest servers, so that on-chip temperature more rapidly increases causing up to 13.5% of performance degradation due to more frequent thermal throttling. When the temperature of a CPU core in a server exceeds a pre-defined thermal threshold, our proposed technique estimates the impact of VM migrations on performance (e.g., performance degradation due to the physical machine migrations and/or core migrations of VMs). Depending on the estimated performance impact of VM migrations, our technique adaptively employs the following three methods: (1) a method that migrates a VM to another distant server with different performance, (2) a method that migrates VMs among CPU cores in the server, and (3) a DVFS-based method. In our experiments, our proposed technique improves performance by 15.1% and saves system-wide EDP by 22.9%, on average, compared to a state-of-the-art DVFS-based DTM technique, satisfying thermal constraints.
C1 [Kim, Young Geun] Soongsil Univ, Sch Software, Seoul, South Korea.
   [Kim, Seon Young; Choi, Seung Hun; Chung, Sung Woo] Korea Univ, Dept Comp Sci, Seoul, South Korea.
C3 Soongsil University; Korea University
RP Chung, SW (corresponding author), Korea Univ, Dept Comp Sci, Seoul, South Korea.
EM younggeun.kim@ssu.ac.kr; mbla00008@korea.ac.kr; csh30096@korea.ac.kr;
   swchung@korea.ac.kr
OI Kim, Seon Young/0000-0001-6902-3647
FU Next-Generation Information Computing Development Program through
   National Research Foundation of Korea (NRF) - Ministry of Science, ICT
   [2017M3C4A7080243]; Super Computer Development Leading Program of the
   National Research Foundation of Korea (NRF) - Ministry of Science and
   ICT (MSIT) [2020M3H6A1084852]; College of Informatics, Korea University
FX This work was supported by Next-Generation Information Computing
   Development Program through National Research Foundation of Korea (NRF)
   funded by the Ministry of Science, ICT (2017M3C4A7080243), the Super
   Computer Development Leading Program of the National Research Foundation
   of Korea (NRF) funded by the Ministry of Science and ICT (MSIT)
   (2020M3H6A1084852), and College of Informatics, Korea University.
CR Abeni L, 2020, J SYST ARCHITECT, V106, DOI 10.1016/j.sysarc.2020.101709
   Akbari A, 2020, ENERGIES, V13, DOI 10.3390/en13112880
   [Anonymous], 2007, [No title captured], DOI DOI 10.1520/E0739-10R15
   ARM, ARM Cortex-A7 Processor
   Arora M, 2019, INT S HIGH PERF COMP, P687, DOI 10.1109/HPCA.2019.00066
   Azimi R, 2014, I SYMPOS LOW POWER E, P245, DOI 10.1145/2627369.2627639
   Baati K, 2013, INT SYM IND EMBED, P13, DOI 10.1109/SIES.2013.6601466
   Barham P., 2003, Operating Systems Review, V37, P164, DOI 10.1145/1165389.945462
   Beloglazov Anton, 2010, Proceedings 2010 10th IEEE/ACM International Conference on Cluster, Cloud and Grid Computing (CCGrid), P826, DOI 10.1109/CCGRID.2010.46
   Bogdan P, 2012, ACM IEEE INT CONF CY, P23, DOI 10.1109/ICCPS.2012.11
   Cai B., 2019, J SYST ARCHITECT, V101
   Cao T, 2017, INT PARALL DISTRIB P, P728, DOI 10.1109/IPDPS.2017.19
   Chen SL, 2014, BMC PUBLIC HEALTH, V14, DOI 10.1186/1471-2458-14-110
   Coskun AK, 2009, DES AUT TEST EUROPE, P1410
   Cui Y, 2017, INTERSOC C THERMAL T, P936
   Dawon DNS, PMB200U DAW DNS
   Fard SYZ, 2017, J SUPERCOMPUT, V73, P4347, DOI 10.1007/s11227-017-2016-8
   Gandhi A., 2011, Proceedings of the 2011 Sixth Open Cirrus Summit (OCS 2011), P1, DOI 10.1109/OCS.2011.6
   Ganesh L, 2013, IEEE T COMPUT, V62, P1086, DOI 10.1109/TC.2013.32
   Ghorbani M., 2014, P INT C HARDWARESOFT
   Google, HOST MOD TENSORFLOW
   Hankendi C., 2015, P INT S PAR DISTR PR, P2302
   Ilager S, 2019, CONCURR COMP-PRACT E, V31, DOI 10.1002/cpe.5221
   Iranfar A, 2018, IEEE T COMPUT AID D, V37, P1532, DOI 10.1109/TCAD.2017.2768417
   Jang HB, 2013, IEEE T COMPUT, V62, P705, DOI 10.1109/TC.2012.24
   Joseph CT, 2020, J SYST ARCHITECT, V111, DOI 10.1016/j.sysarc.2020.101785
   Karidis J, 2009, CF'09: CONFERENCE ON COMPUTING FRONTIERS & WORKSHOPS, P185
   Kejiang Ye, 2011, Proceedings of the 2011 IEEE 4th International Conference on Cloud Computing (CLOUD 2011), P267, DOI 10.1109/CLOUD.2011.69
   Kim JM, 2015, IEEE T COMPUT, V64, P286, DOI 10.1109/TC.2013.188
   Kim Y., 2019, PHARMACEUTICS
   Kim YG, 2020, IEEE T COMPUT, V69, P894, DOI 10.1109/TC.2020.2970062
   Kim YG, 2018, IEEE T PARALL DISTR, V29, P2388, DOI 10.1109/TPDS.2018.2822683
   Kim YG, 2015, DES AUT TEST EUROPE, P1533
   Kong J, 2012, ACM COMPUT SURV, V44, DOI 10.1145/2187671.2187675
   Lawrence Berkeley National Laboratory, THERM WINDOWS DAYLIG
   Lee Eun-Kyung., 2012, Digital Diaspora on the Web: The Formation and Role of an Online Community of Female Korean Im/migrants in the U.S
   Lee JS, 2010, IEEE T COMPUT, V59, P127, DOI 10.1109/TC.2009.136
   Li X, 2018, IEEE T PARALL DISTR, V29, P1317, DOI 10.1109/TPDS.2017.2688445
   Liao WP, 2005, IEEE T COMPUT AID D, V24, P1042, DOI 10.1109/TCAD.2005.850860
   Lin X., 2016, P INT C COMP DES ICC
   Liu HK, 2011, HPDC 11: PROCEEDINGS OF THE 20TH INTERNATIONAL SYMPOSIUM ON HIGH PERFORMANCE DISTRIBUTED COMPUTING, P171
   Liu HZ, 2018, IEEE T BIG DATA, V4, P177, DOI 10.1109/TBDATA.2017.2763612
   Mann ZA, 2016, IEEE T COMPUT, V65, P3357, DOI 10.1109/TC.2016.2529629
   Metri G., 2012, 2012 IEEE 5th International Conference on Cloud Computing (CLOUD), P786, DOI 10.1109/CLOUD.2012.89
   Miftakhutdinov R, 2012, INT SYMP MICROARCH, P155, DOI 10.1109/MICRO.2012.23
   Parnell LA, 2016, INTERSOC C THERMAL T, P417, DOI 10.1109/ITHERM.2016.7517579
   Phansalkar A, 2007, CONF PROC INT SYMP C, P412, DOI 10.1145/1273440.1250713
   Qian JM, 2019, J SYST ARCHITECT, V98, P114, DOI 10.1016/j.sysarc.2019.06.007
   Sarood O, 2012, IEEE T COMPUT, V61, P1752, DOI 10.1109/TC.2012.143
   Seung-Hwan Lim, 2012, Performance Evaluation Review, V40, P271, DOI 10.1145/2318857.2254790
   Shin D, 2010, IEEE T IND INFORM, V6, P340, DOI 10.1109/TII.2010.2052059
   Shojaiemehr B, 2019, J SYST ARCHITECT, V99, DOI 10.1016/j.sysarc.2019.08.005
   Singla G, 2015, DES AUT TEST EUROPE, P960
   Srinivasan Sadagopan, 2011, Operating Systems Review, V45, P62, DOI 10.1145/1945023.1945032
   Van Damme T, 2019, IEEE T CONTR SYST T, V27, P760, DOI 10.1109/TCST.2017.2783366
   Wang LZ, 2012, J SUPERCOMPUT, V61, P780, DOI 10.1007/s11227-011-0635-z
   Wang XR, 2011, IEEE T PARALL DISTR, V22, P245, DOI 10.1109/TPDS.2010.91
   Xiao Y, 2019, IEEE T VLSI SYST, V27, P1416, DOI 10.1109/TVLSI.2019.2897650
   Xie Q, 2013, ICCAD-IEEE ACM INT, P242, DOI 10.1109/ICCAD.2013.6691125
   Yeo S., 2014, P ACM S CLOUD COMP, P1
   Zhan X, 2013, DES AUT CON
   Zhang KC, 2015, INT PARALL DISTRIB P, P1139, DOI 10.1109/IPDPS.2015.37
   Zhang ZM, 2015, 2015 IEEE 8TH INTERNATIONAL CONFERENCE ON CLOUD COMPUTING, P758, DOI 10.1109/CLOUD.2015.105
   Zhou JL, 2019, J SYST ARCHITECT, V100, DOI 10.1016/j.sysarc.2019.08.004
NR 64
TC 6
Z9 6
U1 1
U2 4
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2021
VL 117
AR 102071
DI 10.1016/j.sysarc.2021.102071
EA APR 2021
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA SV1QI
UT WOS:000663599300004
DA 2024-07-18
ER

PT J
AU Zhang, JB
   Ma, M
   Wang, P
   Sun, XD
AF Zhang, Jingbin
   Ma, Meng
   Wang, Ping
   Sun, Xiao-dong
TI Middleware for the Internet of Things: A survey on requirements,
   enabling technologies, and solutions
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Internet of Things; Middleware; Context-aware computing; Knowledge
   discovery; Self-adaptation
ID SERVICE-ORIENTED MIDDLEWARE; CONTEXT-AWARE MIDDLEWARE; OPERATING SYSTEM;
   WIRELESS SENSOR; SMART OBJECTS; FRAMEWORK; INFRASTRUCTURE; ARCHITECTURE;
   LIGHTWEIGHT; CHALLENGES
AB As the core layer of the Internet of Things (IoT), middleware bridges the gap between applications and devices to resolve many common IoT issues and enhancing application development. Consequently, developing suitable middleware is the main challenge that covers functionality and required quality to combine heterogeneous hardware and software as the integrated system in the IoT. This survey discusses IoT middleware requirements and challenges, and presents the current state of research in this domain. A technical taxonomy is presented for the IoT middleware according to the abstract and processing approach of data. We focus on discovering similarities and differences by making comparisons and appropriateness studies. Besides, this survey discusses three enabling techniques in detail to present analytically the current research trends on the IoT middleware. In the end, we summarize open issues in IoT middleware. This survey aims to provide guidance for the development and research of middleware in the IoT paradigm.
C1 [Zhang, Jingbin] Peking Univ, Sch Elect Engn & Comp Sci, Beijing, Peoples R China.
   [Ma, Meng; Wang, Ping] Peking Univ, Natl Engn Res Ctr Software Engn, Beijing, Peoples R China.
   [Wang, Ping] Peking Univ, Sch Software & Microelect, Beijing, Peoples R China.
   [Wang, Ping] Peking Univ, Key Lab High Confidence Software Technol, Beijing, Peoples R China.
   [Sun, Xiao-dong] China State Shipbldg Corp, Syst Engn Res Inst, Beijing, Peoples R China.
   [Sun, Xiao-dong] Beijing Inst Technol, Key Lab Intelligent Control & Decis Complex Syst, Beijing, Peoples R China.
C3 Peking University; Peking University; Peking University; Peking
   University; Beijing Institute of Technology
RP Ma, M (corresponding author), Peking Univ, Natl Engn Res Ctr Software Engn, Beijing, Peoples R China.; Wang, P (corresponding author), Peking Univ, 1 Sci Bldg 1701,5 Yiheyuan Rd, Beijing 100871, Peoples R China.
EM zhangjingbin@pku.edu.cn; mameng@pku.edu.cn; pwang@pku.edu.cn;
   sxd123@bit.edu.cn
OI Ma, Meng/0000-0002-1963-2513; Zhang, Jingbin/0000-0002-2298-1810
FU National Key R&D Program of China [2017YFB1200700]; National Natural
   Science Foundation of China [62072006]; Science and Technology on
   Communication Networks Laboratory, China [6142104200103]
FX The National Key R&D Program of China (2017YFB1200700), National Natural
   Science Foundation of China (62072006), and Science and Technology on
   Communication Networks Laboratory, China (6142104200103) support this
   work.
CR Aborokbah MM, 2018, SUSTAIN CITIES SOC, V41, P919, DOI 10.1016/j.scs.2017.09.004
   Abowd GD, 1999, LECT NOTES COMPUT SC, V1707, P304
   Agrawal J., 2008, SIGMOD 08, P147, DOI DOI 10.1145/1376616.1376634
   Agrawal R., 1993, Foundations of Data Organization and Algorithms. 4th International Conference. FODO '93 Proceedings, P69
   Aguilar Jose, 2018, Applied Computing and Informatics, V14, P202, DOI 10.1016/j.aci.2017.08.001
   Aiken B., 2000, NETWORK POLICY SERVI
   Al-Fuqaha A, 2015, IEEE COMMUN SURV TUT, V17, P2347, DOI 10.1109/COMST.2015.2444095
   Angelopoulos K, 2018, ACM T AUTON ADAP SYS, V13, DOI 10.1145/3105748
   [Anonymous], 2010, PROCESS DYNAMICS CON
   [Anonymous], 2014, TECH REP
   [Anonymous], 2005, MODELS METHODS SOCIA, DOI DOI 10.1017/CBO9780511811395
   [Anonymous], 2004, POSITION PAPER
   [Anonymous], 2014, MSWIM 14 ASS COMPUTI, DOI DOI 10.1145/2641798.2641814
   Antunes C., 2001, Proceedings of the Workshop on Temporal Data Mining at the 7th International Conference on Knowledge Discovery and Data Mining, P26
   Atzori L, 2010, COMPUT NETW, V54, P2787, DOI 10.1016/j.comnet.2010.05.010
   Ayres J, 2002, P 8 ACM SIGKDD INT C, V8, P429, DOI DOI 10.1145/775047.775109
   Balani R., 2006, P 6 ACM IEEE INT C E, P112
   Bandyopadhyay S, 2011, COMM COM INF SC, V162, P288
   Banerjee P, 2011, COMPUTER, V44, P36, DOI 10.1109/MC.2011.67
   Bellavista P, 2013, IEEE SENS J, V13, P3558, DOI 10.1109/JSEN.2013.2272099
   Bikakis A, 2008, COMM COM INF SC, V11, P14, DOI 10.1007/978-3-540-85379-4_3
   Biswas AR, 2014, 2014 IEEE WORLD FORUM ON INTERNET OF THINGS (WF-IOT), P375, DOI 10.1109/WF-IoT.2014.6803194
   Blair G, 2009, COMPUTER, V42, P22, DOI 10.1109/MC.2009.326
   Bodon F, 2003, FIMI, V3, P63
   Bondi A. B., 2000, Proceedings Second International Workshop on Software and Performance. WOSP2000, P195, DOI 10.1145/350391.350432
   Bonnet P., 2001, Mobile Data Management. Second International Conference, MDM 2001. Proceedings (Lecture Notes in Computer Science Vol.1987), P3
   Borgelt C., 2005, P 1 INT WORKSHOP OPE, P1, DOI DOI 10.1145/1133905.1133907
   Boudaa B, 2018, IFIP ADV INF COMM TE, V522, P498, DOI 10.1007/978-3-319-89743-1_43
   Boulis A, 2007, PERVASIVE MOB COMPUT, V3, P386, DOI 10.1016/j.pmcj.2007.04.007
   Brdiczka O, 2009, IEEE T SYST MAN CY B, V39, P56, DOI 10.1109/TSMCB.2008.923526
   Bristow DA, 2006, IEEE CONTR SYST MAG, V26, P96, DOI 10.1109/MCS.2006.1636313
   Cabrera O, 2019, SOFTW SYST MODEL, V18, P1345, DOI 10.1007/s10270-017-0611-z
   Calinescu R, 2011, IEEE T SOFTWARE ENG, V37, P387, DOI 10.1109/TSE.2010.92
   Cantoni V, 2006, INT C PATT RECOG, P1000
   Cao Q, 2008, 2008 INTERNATIONAL CONFERENCE ON INFORMATION PROCESSING IN SENSOR NETWORKS, PROCEEDINGS, P233, DOI 10.1109/IPSN.2008.54
   Chen G., 2000, DARTMOUTH COMPUTER S
   Cheng BHC, 2009, LECT NOTES COMPUT SC, V5525, P1, DOI 10.1007/978-3-642-02161-9_1
   Cho SB, 2019, NEUROCOMPUTING, V326, P100, DOI 10.1016/j.neucom.2017.01.124
   da Cruz MAA, 2018, J NETW COMPUT APPL, V109, P53, DOI 10.1016/j.jnca.2018.02.013
   Dindar N., 2011, Proceedings of the 5th ACM International Conference on Distributed Event-based System, DEBS '11, P243
   Dunkels A, 2004, CONF LOCAL COMPUT NE, P455
   Eisenhauer M, 2009, 2009 6TH ANNUAL IEEE COMMUNICATION SOCIETY CONFERENCE ON SENSOR, MESH AND AD HOC COMMUNICATIONS AND NETWORKS WORKSHOPS, P143
   El Khaddar MA, 2015, INT J PERVASIVE COMP, V11, P43, DOI 10.1108/IJPCC-07-2014-0039
   El-Sayed H, 2018, IEEE ACCESS, V6, P1706, DOI 10.1109/ACCESS.2017.2780087
   Elkhodr M, 2015, 2015 IEEE INTERNATIONAL CONFERENCE ON DATA SCIENCE AND DATA INTENSIVE SYSTEMS, P491, DOI 10.1109/DSDIS.2015.23
   Erl T, 1900, SERVICE ORIENTED ARC
   Esling P, 2012, ACM COMPUT SURV, V45, DOI 10.1145/2379776.2379788
   Estefo P, 2019, J SYST SOFTWARE, V151, P226, DOI 10.1016/j.jss.2019.02.024
   Faloutsos C., 1994, SIGMOD Record, V23, P419, DOI 10.1145/191843.191925
   Fersi G, 2015, 2015 INTERNATIONAL CONFERENCE ON DISTRIBUTED COMPUTING IN SENSOR SYSTEMS (DCOSS), P230, DOI 10.1109/DCOSS.2015.43
   Figueiredo L, 2001, 2001 IEEE INTELLIGENT TRANSPORTATION SYSTEMS - PROCEEDINGS, P1206, DOI 10.1109/ITSC.2001.948835
   Filieri A, 2015, 2015 10TH JOINT MEETING OF THE EUROPEAN SOFTWARE ENGINEERING CONFERENCE AND THE ACM SIGSOFT SYMPOSIUM ON THE FOUNDATIONS OF SOFTWARE ENGINEERING (ESEC/FSE 2015) PROCEEDINGS, P13, DOI 10.1145/2786805.2786833
   Filieri A, 2014, 36TH INTERNATIONAL CONFERENCE ON SOFTWARE ENGINEERING (ICSE 2014), P299, DOI 10.1145/2568225.2568272
   Fok CL, 2009, ACM T AUTON ADAP SYS, V4, DOI 10.1145/1552297.1552299
   Forkan A, 2014, FUTURE GENER COMP SY, V35, P114, DOI 10.1016/j.future.2013.07.009
   Forkan ARM, 2017, IEEE T CLOUD COMPUT, V5, P628, DOI 10.1109/TCC.2015.2440269
   Fortino G, 2012, J NETW COMPUT APPL, V35, P1934, DOI 10.1016/j.jnca.2012.07.016
   Fortino G., 2013, Proceedings of the 2013 Highlights on Practical Applications of Agents and Multi-Agent Systems: International Workshops of PAAMS, Salamanca, Spain, P387, DOI DOI 10.1007/978-3-642-38061-7_36
   Fortino G, 2020, IEEE T IND INFORM, V16, P6133, DOI 10.1109/TII.2020.2963910
   Fortino G, 2018, IEEE T SYST MAN CY-S, V48, P1939, DOI 10.1109/TSMC.2017.2780618
   Fortino G, 2014, INT C COMP SUPP COOP, P493, DOI 10.1109/CSCWD.2014.6846894
   Fortino G, 2014, FUTURE GENER COMP SY, V35, P62, DOI 10.1016/j.future.2013.12.015
   Fremantle P, 2017, PEERJ COMPUT SCI, DOI 10.7717/peerj-cs.114
   Gadallah Y, 2010, J NETW COMPUT APPL, V33, P611, DOI 10.1016/j.jnca.2010.03.009
   Gai KK, 2018, J PARALLEL DISTR COM, V111, P126, DOI 10.1016/j.jpdc.2017.08.001
   Garlan D, 2004, COMPUTER, V37, P46, DOI 10.1109/MC.2004.175
   Gu T, 2005, J NETW COMPUT APPL, V28, P1, DOI 10.1016/j.jnca.2004.06.002
   Guan D, 2007, 2007 INTERNATIONAL CONFERENCE ON INTELLIGENT PERVASIVE COMPUTING, PROCEEDINGS, P184, DOI 10.1109/IPC.2007.102
   Guinard Dominique., 2009, Workshop on Mashups, Enterprise Mashups and Lightweight Composition on the Web (MEM 2009), in proceedings of WWW (International World Wide Web Conferences), Madrid, Spain, P15
   Hadim S, 2006, 2006 1ST INTERNATIONAL CONFERENCE ON COMMUNICATION SYSTEMS SOFTWARE & MIDDLEWARE, VOLS 1 AND 2, P196
   Haghighi M, 2013, PROCEEDINGS OF THE 2013 INTERNATIONAL CONFERENCE ON COLLABORATION TECHNOLOGIES AND SYSTEMS (CTS), P107
   Hall DL, 1997, P IEEE, V85, P6, DOI [10.1109/5.554205, 10.1109/ISCAS.1998.705329]
   Han JW, 2000, SIGMOD RECORD, V29, P1
   Handte M, 2012, ACM T AUTON ADAP SYS, V7, DOI 10.1145/2168260.2168270
   Hassan MK, 2018, COMPUT ELECTR ENG, V70, P1034, DOI 10.1016/j.compeleceng.2018.02.032
   Celdrán AH, 2016, IEEE SYST J, V10, P1111, DOI 10.1109/JSYST.2013.2297707
   Hynes G, 2009, LECT NOTES COMPUT SC, V5741, P51, DOI 10.1007/978-3-642-04471-7_5
   Jiawei Han, 2000, Proceedings. KDD-2000. Sixth ACM SIGKDD International Conference on Knowledge Discovery and Data Mining, P355
   Kayes ASM, 2019, FUTURE GENER COMP SY, V93, P237, DOI 10.1016/j.future.2018.10.036
   Khan AA, 2021, J SYST ARCHITECT, V116, DOI 10.1016/j.sysarc.2021.102053
   Khedr M, 2005, J NETW COMPUT APPL, V28, P19, DOI 10.1016/j.jnca.2004.04.002
   Khoussainova N, 2008, PROC INT CONF DATA, P1480, DOI 10.1109/ICDE.2008.4497596
   King J, 2006, C LOCAL COMPUT NETW, P630
   Kovatsch M, 2012, PROCEEDINGS OF 2012 INTERNATIONAL CONFERENCE ON THE INTERNET OF THINGS, P135, DOI 10.1109/IOT.2012.6402315
   Krupitzer C, 2015, PERVASIVE MOB COMPUT, V17, P184, DOI 10.1016/j.pmcj.2014.09.009
   Levis P, 2005, AMBIENT INTELLIGENCE, P115
   Levis P, 2002, ACM SIGPLAN NOTICES, V37, P85, DOI 10.1145/605432.605407
   Li SQ, 2003, LECT NOTES COMPUT SC, V2634, P502
   Li X, 2015, SENSORS-BASEL, V15, P20570, DOI 10.3390/s150820570
   Liang Z., 2005, P INT S SPATIO TEMPO
   Lin J., 2003, 8THACM SIGMOD WORKSH, DOI [10.1145/882082. 882086, DOI 10.1145/882082.882086]
   Lin J, 2007, DATA MIN KNOWL DISC, V15, P107, DOI 10.1007/s10618-007-0064-z
   Lingaraj K, 2018, ALEX ENG J, V57, P1197, DOI 10.1016/j.aej.2017.03.003
   Liu PZ, 2008, IEEE VTS VEH TECHNOL, P2834, DOI 10.1109/VETECS.2008.618
   Ma M., 2017, J SIGN PROCESS SYST, P1
   Ma M, 2015, 2015 IEEE INTERNATIONAL CONFERENCE ON DATA SCIENCE AND DATA INTENSIVE SYSTEMS, P548, DOI 10.1109/DSDIS.2015.54
   Mach P, 2017, IEEE COMMUN SURV TUT, V19, P1628, DOI 10.1109/COMST.2017.2682318
   Macías-Escrivá FD, 2013, EXPERT SYST APPL, V40, P7267, DOI 10.1016/j.eswa.2013.07.033
   Madden SR, 2005, ACM T DATABASE SYST, V30, P122, DOI 10.1145/1061318.1061322
   Mao YJ, 2017, INT GEOL REV, V59, P1276, DOI [10.1109/COMST.2017.2745201, 10.1080/00206814.2016.1209435]
   Martínez-Alvarez F, 2011, PATTERN RECOGN LETT, V32, P1652, DOI 10.1016/j.patrec.2011.05.002
   Masciari E, 2007, INT DATABASE ENG APP, P263
   Mehrotra A, 2014, ACM/IFIP/USENIX MIDDLEWARE 2014, P205, DOI 10.1145/2663165.2663331
   Michiels S., 2006, Proc. 1st Int'l Workshop Middleware for Sensor Networks (MidSens 06), P7
   Ngu AH, 2017, IEEE INTERNET THINGS, V4, P1, DOI 10.1109/JIOT.2016.2615180
   Nitti M, 2014, 2014 IEEE WORLD FORUM ON INTERNET OF THINGS (WF-IOT), P405, DOI 10.1109/WF-IoT.2014.6803200
   Noura M, 2019, MOBILE NETW APPL, V24, P796, DOI 10.1007/s11036-018-1089-9
   Omer S, 2021, J SYST ARCHITECT, V115, DOI 10.1016/j.sysarc.2021.101996
   Outtagarts A, 2009, INT J COMPUT SCI NET, V9, P331
   Paschke A., 2009, P 3 ACM INT C DISTRI, P25
   Patnaik D., 2011, Proceedings of the 17th ACM SIGKDD international conference on Knowledge discovery and data mining, P360, DOI DOI 10.1145/2020408.2020468
   [彭商濂 Peng Shanglian], 2012, [计算机学报, Chinese Journal of Computers], V35, P540
   Perera C, 2014, IEEE COMMUN SURV TUT, V16, P414, DOI 10.1109/SURV.2013.042313.00197
   Portocarrero JMT., 2016, Samson: selfadaptive middleware for wireless sensor networks, P1315, DOI [10.1145/2851613.2851766, DOI 10.1145/2851613.2851766]
   Qin YR, 2016, J NETW COMPUT APPL, V64, P137, DOI 10.1016/j.jnca.2015.12.016
   Raggett D, 2015, COMPUTER, V48, P26, DOI 10.1109/MC.2015.149
   Razzaque MA, 2016, IEEE INTERNET THINGS, V3, P70, DOI 10.1109/JIOT.2015.2498900
   Rosa NS, 2019, J SYST ARCHITECT, V97, P54, DOI 10.1016/j.sysarc.2018.12.002
   Roy P, 2021, J SYST ARCHITECT, V113, DOI 10.1016/j.sysarc.2020.101972
   Sain M, 2010, INT CONF ADV COMMUN, P1650
   Shekhar S, 2020, J SYST ARCHITECT, V107, DOI 10.1016/j.sysarc.2020.101710
   Shen Bin, 2010, 2010 International Conference on Image Analysis and Signal Processing (IASP 2010), P127, DOI 10.1109/IASP.2010.5476146
   Shen CC, 2001, IEEE PERS COMMUN, V8, P52, DOI 10.1109/98.944004
   Shen G., 2011, E BUS E GOV ICEE 201, DOI [10.1109/icebeg.2011.5881892, DOI 10.1109/ICEBEG.2011.5881892]
   Shevtsov S, 2016, FSE'16: PROCEEDINGS OF THE 2016 24TH ACM SIGSOFT INTERNATIONAL SYMPOSIUM ON FOUNDATIONS OF SOFTWARE ENGINEERING, P229, DOI 10.1145/2950290.2950301
   Shiraz M, 2015, J NETW COMPUT APPL, V47, P47, DOI 10.1016/j.jnca.2014.08.011
   Silva Jose R., 2014, P 10 ADV INT C TEL P, V2024, P8797
   Sosa-Reyna CM, 2018, J SYST ARCHITECT, V90, P15, DOI 10.1016/j.sysarc.2018.08.008
   Sowe SK, 2016, IT PROF, V18, P10, DOI 10.1109/MITP.2016.14
   Teixeira T, 2011, LECT NOTES COMPUT SC, V6994, P220, DOI 10.1007/978-3-642-24755-2_21
   van Lamsweerde A, 2001, FIFTH IEEE INTERNATIONAL SYMPOSIUM ON REQUIREMENTS ENGINEERING, PROCEEDINGS, P249
   VanSyckel S, 2013, INT CONF SELF SELF, P131, DOI 10.1109/SASO.2013.28
   Vasseur J., 2008, WHITE PAPER 1
   Wang JY, 2004, PROC INT CONF DATA, P79, DOI 10.1109/ICDE.2004.1319986
   Wang L, 2010, PATTERN RECOGN LETT, V31, P869, DOI 10.1016/j.patrec.2010.01.005
   Wasserkrug S., 2012, ARXIV PREPRINT ARXIV
   Wasserkrug S, 2012, IEEE T KNOWL DATA EN, V24, P45, DOI 10.1109/TKDE.2010.204
   WEISER M, 1993, COMMUN ACM, V36, P75, DOI 10.1145/159544.159617
   Weyns D, 2018, 2018 IEEE 3RD INTERNATIONAL WORKSHOPS ON FOUNDATIONS AND APPLICATIONS OF SELF* SYSTEMS (FAS*W), P1, DOI 10.1109/FAS-W.2018.00012
   Xin Peng, 2010, Proceedings of the 2010 IEEE 18th International Conference on Requirements Engineering (RE2010), P104, DOI 10.1109/RE.2010.22
   Xu Y, 2014, INT CONF CLOUD COMP, P38, DOI 10.1109/CloudCom.2014.52
   Xu Y, 2016, IEEE INTERNET THINGS, V3, P285, DOI 10.1109/JIOT.2015.2455555
   Ye HB, 2019, MOBILE NETW APPL, V24, P171, DOI 10.1007/s11036-017-0987-6
   Yousefpour A, 2019, J SYST ARCHITECT, V98, P289, DOI 10.1016/j.sysarc.2019.02.009
   Zaslavsky A.B., 2013, ARXIV COMPUTERS SOC
   Zhang HP, 2014, SIGMOD'14: PROCEEDINGS OF THE 2014 ACM SIGMOD INTERNATIONAL CONFERENCE ON MANAGEMENT OF DATA, P217, DOI 10.1145/2588555.2593671
   Zhang JB, 2020, J SYST ARCHITECT, V111, DOI 10.1016/j.sysarc.2020.101794
   Zhong S, 2007, INT J RELIABILITY QU, V14, P169, DOI 10.1142/S0218539307002568
   Zhou L, 2013, IEEE COMMUN MAG, V51, P84, DOI 10.1109/MCOM.2013.6400443
NR 149
TC 28
Z9 28
U1 3
U2 19
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2021
VL 117
AR 102098
DI 10.1016/j.sysarc.2021.102098
EA MAR 2021
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA SV1QI
UT WOS:000663599300016
DA 2024-07-18
ER

PT J
AU Rouland, Q
   Hamid, B
   Jaskolka, J
AF Rouland, Quentin
   Hamid, Brahim
   Jaskolka, Jason
TI Specification, detection, and treatment of STRIDE threats for software
   components: Modeling, formal methods, and tool support
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Engineering secure systems; Software architecture; Threat; Formal
   methods; Metamodel
ID SECURITY
AB The existence of security threats in software designs can significantly impact the safe and reliable operation of systems. Threats need to be precisely specified before a tool can manipulate them, and though several approaches for threat specification have been proposed, they do not provide the scalability and flexibility required in practice. We take this problem towards an integrated approach for threat detection and treatment by means of security requirements, during the software architecture design time. The general idea of the approach is to: (1) specify threats as properties of a modeled system in a technology-independent specification language; (2) express conditions that reveal these threats in a suitable language with automated tool support for threat detection through model verification; and (3) suggest a set of security requirements to protect against detected threats. The formalized threats and security requirements are then provided as formal model libraries to foster reuse. To validate our work, we explore a set of representative threats from categories based on Microsoft's STRIDE threat classification in the context of secure component-based software architecture development. In addition, we use model-driven engineering techniques for the development of a tool set to support our approach.
C1 [Rouland, Quentin; Hamid, Brahim] Univ Toulouse, IRIT, Toulouse, France.
   [Jaskolka, Jason] Carleton Univ, Dept Syst & Comp Engn, Ottawa, ON, Canada.
C3 Universite Federale Toulouse Midi-Pyrenees (ComUE); Universite de
   Toulouse; Institut National Polytechnique de Toulouse; Universite
   Toulouse III - Paul Sabatier; Carleton University
RP Hamid, B (corresponding author), Univ Toulouse, IRIT, Toulouse, France.
EM quentin.rouland@irit.fr; brahim.hamid@irit.fr;
   jason.jaskolka@carleton.ca
RI Jaskolka, Jason/ABF-9407-2020
OI Jaskolka, Jason/0000-0001-6316-3040; Rouland,
   Quentin/0000-0001-8613-1842
FU European Union Horizon 2020 Security Union Information and Communication
   Technologies-03-2018 Project [830929]
FX This work was supported by the European Union Horizon 2020 Security
   Union Information and Communication Technologies-03-2018 Project 830929
   CyberSec4Europe (cybersec4europe.eu) . We also thank the anonymous
   reviewers for their valuable feedback on the paper which helped us to
   improve its quality and presentation.
CR Abi-Antoun M., 2010, CMUISR10106
   Abi-Antoun Marwan, 2010, P IEEEACM INT C AUTO, P3, DOI DOI 10.1145/1858996.1859001
   Almorsy M, 2013, PROCEEDINGS OF THE 35TH INTERNATIONAL CONFERENCE ON SOFTWARE ENGINEERING (ICSE 2013), P662, DOI 10.1109/ICSE.2013.6606612
   Anderson R., 2008, Security engineering, V2nd
   [Anonymous], 2010, Object Constraint Language
   [Anonymous], 2019, ALLOY ANAL
   [Anonymous], 2003, The Spin Model Checker: Primer and Reference Manual
   Bayuk JL, 2011, IEEE SECUR PRIV, V9, P72, DOI 10.1109/MSP.2011.41
   Berger BJ, 2013, EUR CON SFTWR MTNCE, P285, DOI 10.1109/CSMR.2013.37
   Bertot Y., 2004, TEXT THEORET COMP S
   Bettini L., 2016, Implementing Domain Specific Languages with Xtext and Xtend
   BSI, 2014, BSICCPP0073
   Cimatti A., 1999, Computer Aided Verification. 11th International Conference, CAV'99. Proceedings (Lecture Notes in Computer Science Vol.1633), P495
   Clarke. E. M., 1982, LOGICS OF PROGRAMS, P52, DOI [10 . 1007 / BFb0025774, DOI 10.1007/BFB0025774]
   Crnkovic I, 2005, PROC INT CONF SOFTW, P712, DOI 10.1145/1062455.1062631
   European Union Agency for Network and Information Security (ENISA), 2016, THREAT TAX
   Garlan D., 1997, P 1997 C CTR ADV STU
   Gray J., 2007, Handbook of Dynamic System Modeling, P1
   Heitmeyer C, 2001, LECT NOTES COMPUT SC, V2052, P84
   Hussain S., 2011, P ICUMT BUD HUNG, P1
   Jackson D, 2019, COMMUN ACM, V62, P66, DOI 10.1145/3338843
   Jackson Daniel, 2006, Software abstractions: Logic, language, and analysis
   Jensen J., 2011, 2011 Sixth International Conference on Availability, Reliability and Security, P704, DOI 10.1109/ARES.2011.110
   KRUCHTEN PB, 1995, IEEE SOFTWARE, V12, P42, DOI 10.1109/52.469759
   Larsen K. G., 1997, International Journal on Software Tools for Technology Transfer, V1, P134, DOI 10.1007/s100090050010
   Lúcio L, 2014, ADV COMPUT, V93, P103, DOI 10.1016/B978-0-12-800162-2.00003-8
   Maña A, 2008, ARES 2008: PROCEEDINGS OF THE THIRD INTERNATIONAL CONFERENCE ON AVAILABILITY, SECURITY AND RELIABILITY, P80, DOI 10.1109/ARES.2008.202
   Microsoft, 2009, The stride threat model
   MITRE Corporation, 2018, COMM ATT PATT EN CLA
   MITRE Corporation, 2018, COMM WEAKN EN CWE
   Monroe Robert T., 1998, CMUCS98163
   OMG, 2011, UNIFIED MODELING LAN
   OMG, 2017, UN COMP MOD DISTR RE
   Opdahl AL, 2009, INFORM SOFTWARE TECH, V51, P916, DOI 10.1016/j.infsof.2008.05.013
   OWASP, 2017, APPL THREAT MOD
   Pnueli A., 1977, 18th Annual Symposium on Foundations of Computer Science, P46, DOI 10.1109/SFCS.1977.32
   Richter A, 2015, J SYST ARCHITECT, V61, P592, DOI 10.1016/j.sysarc.2015.07.003
   Royce W. W., 1987, P 9 INT C SOFTW ENG
   Selic B, 2003, IEEE SOFTWARE, V20, P19, DOI 10.1109/MS.2003.1231146
   Sgandurra D., 2016, LNCS, V9766, P251, DOI [10.1007/978-3-319-41483-6_18, DOI 10.1007/978-3-319-41483-618]
   Shostack A., 2014, Threat Modeling: Designing for Security
   Sljivo I, 2020, J SYST ARCHITECT, V110, DOI 10.1016/j.sysarc.2020.101765
   Spivey J.Mike., 1989, THE Z NOTATION
   Steinberg D, 2009, EMF ECLIPSE MODELING, V2nd
   Tan B, 2017, J SYST ARCHITECT, V80, P41, DOI 10.1016/j.sysarc.2017.09.001
   Ucedavelez T, 2015, RISK CENTRIC THREAT MODELING: PROCESS FOR ATTACK SIMULATION AND THREAT ANALYSIS, P1, DOI 10.1002/9781118988374
   Wazid M, 2019, J SYST ARCHITECT, V97, P185, DOI 10.1016/j.sysarc.2018.12.005
NR 47
TC 15
Z9 16
U1 0
U2 6
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2021
VL 117
AR 102073
DI 10.1016/j.sysarc.2021.102073
EA MAR 2021
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA SV1QI
UT WOS:000663599300015
DA 2024-07-18
ER

PT J
AU Pan, XY
   Li, FG
AF Pan, Xiangyu
   Li, Fagen
TI Public-key authenticated encryption with keyword search achieving both
   multi-ciphertext and multi-trapdoor indistinguishability
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Public-key authenticated encryption; Keyword search; Multi-ciphertext
   indistinguishability; Multi-trapdoor indistinguishability; Keyword
   guessing attacks
ID GUESSING ATTACKS; SECURE; SCHEME
AB The notion of Public-key Encryption with Keyword Search (PEKS) was first proposed by Boneh et al. in 2004. However, almost all PEKS schemes cannot resist offline Keyword Guessing Attacks (KGA). To address this issue, Huang and Li introduced the notion of Public-key Authenticated Encryption with Keyword Search (PAEKS) in 2017. Recently, Qin et al. put forward a new security model named Multi-Ciphertext Indistinguishability (MCI), in which an adversary aims to distinguish two tuples of ciphertexts. They found that Huang and Li?s scheme cannot achieve MCI-security, so they proposed a new scheme which is able to achieve MCI-security. Furthermore, Qin et al. referred to another security model named Multi-Trapdoor Indistinguishability (MTI). They stated that the future work direction is to design a scheme which can achieve both MCI-security and MTIsecurity. In this paper, we present a new PAEKS scheme and prove that it is capable of achieving MCI-security and MTI-security simultaneously with the help of random oracles. Finally, we compare our scheme with other four related schemes using PBC library and provide experimental results. It turns out that our scheme achieves a higher security level with a little more cost.
   The notion of Public-key Encryption with Keyword Search (PEKS) was first proposed by Boneh et al. in 2004. However, almost all PEKS schemes cannot resist offline Keyword Guessing Attacks (KGA). To address this issue, Huang and Li introduced the notion of Public-key Authenticated Encryption with Keyword Search (PAEKS) in 2017. Recently, Qin et al. put forward a new security model named Multi-Ciphertext Indistinguishability (MCI), in which an adversary aims to distinguish two tuples of ciphertexts. They found that Huang and Li?s scheme cannot achieve MCI-security, so they proposed a new scheme which is able to achieve MCI-security. Furthermore, Qin et al. referred to another security model named Multi-Trapdoor Indistinguishability (MTI). They stated that the future work direction is to design a scheme which can achieve both MCI-security and MTIsecurity. In this paper, we present a new PAEKS scheme and prove that it is capable of achieving MCI-security and MTI-security simultaneously with the help of random oracles. Finally, we compare our scheme with other four related schemes using PBC library and provide experimental results. It turns out that our scheme achieves a higher security level with a little more cost.
C1 [Pan, Xiangyu; Li, Fagen] Univ Elect Sci & Technol China, Sch Comp Sci & Engn, Chengdu 611731, Sichuan, Peoples R China.
C3 University of Electronic Science & Technology of China
RP Li, FG (corresponding author), Univ Elect Sci & Technol China, Sch Comp Sci & Engn, Chengdu 611731, Sichuan, Peoples R China.
EM fagenli@uestc.edu.cn
OI Pan, Xiangyu/0000-0003-0416-5673
FU Sichuan Science and Technology Program [21ZDYF3854]
FX This work is supported by Sichuan Science and Technology Program (Grant
   No. 21ZDYF3854).
CR Abdalla M, 2005, LECT NOTES COMPUT SC, V3621, P205
   [Anonymous], 2010, P INFOCOM, DOI DOI 10.1109/INFCOM.2010.5462196
   [Anonymous], 2018, Journal of Network Intelligence
   Baek J, 2008, LECT NOTES COMPUT SC, V5072, P1249, DOI 10.1007/978-3-540-69839-5_96
   Boneh D, 2004, LECT NOTES COMPUT SC, V3027, P506
   Boneh D, 2004, LECT NOTES COMPUT SC, V3027, P223
   Byun JW, 2006, LECT NOTES COMPUT SC, V4165, P75
   Chen BS, 2020, IEEE T FUZZY SYST, V28, P2437, DOI 10.1109/TFUZZ.2019.2939956
   Chen RM, 2016, IEEE T INF FOREN SEC, V11, P789, DOI 10.1109/TIFS.2015.2510822
   Chen YC, 2015, COMPUT J, V58, P922, DOI 10.1093/comjnl/bxu013
   Chi TY, 2020, WIREL COMMUN MOB COM, V2020, DOI 10.1155/2020/8816172
   Eltayieb N, 2019, J SYST ARCHITECT, V98, P165, DOI 10.1016/j.sysarc.2019.07.005
   Fang LM, 2013, INFORM SCIENCES, V238, P221, DOI 10.1016/j.ins.2013.03.008
   Golle P, 2004, LECT NOTES COMPUT SC, V3089, P31, DOI 10.1007/978-3-540-24852-1_3
   Hassan A, 2020, J SYST ARCHITECT, V109, DOI 10.1016/j.sysarc.2020.101776
   Hu CY, 2012, J COMPUT, V7, P716, DOI 10.4304/jcp.7.3.716-723
   Huang Q, 2017, INFORM SCIENCES, V403, P1, DOI 10.1016/j.ins.2017.03.038
   Hwang YH, 2007, LECT NOTES COMPUT SC, V4575, P2
   Jiang P, 2017, J COMPUT SCI TECH-CH, V32, P599, DOI 10.1007/s11390-017-1745-8
   Li HB, 2019, INFORM SCIENCES, V481, P330, DOI 10.1016/j.ins.2019.01.004
   Liu XQ, 2019, LECT NOTES COMPUT SC, V11821, P113, DOI 10.1007/978-3-030-31919-9_7
   Lynn B., 2013, PBC library-the pairing-based cryptography library
   Noroozi M, 2019, IET INFORM SECUR, V13, P336, DOI 10.1049/iet-ifs.2018.5315
   Pakniat N, 2019, J INF SECUR APPL, V49, DOI 10.1016/j.jisa.2019.102394
   Qin BD, 2020, INFORM SCIENCES, V516, P515, DOI 10.1016/j.ins.2019.12.063
   Rhee H.S., 2009, P 4 INT S INFORM COM, P376
   Rhee HS, 2009, IEICE ELECTRON EXPR, V6, P237, DOI 10.1587/elex.6.237
   Shi LE, 2015, BENEFICIAL MICROBES IN FERMENTED AND FUNCTIONAL FOODS, P239
   Song DXD, 2000, P IEEE S SECUR PRIV, P44, DOI 10.1109/SECPRI.2000.848445
   Wang B., 2011, Int. J. Inform. Educ. Technol., V1, P350
   Waters B. R., 2004, NDSS, V4, P5
   Wu TY, 2019, J CHIN INST ENG, V42, P20, DOI 10.1080/02533839.2018.1537807
   Xu P, 2013, IEEE T COMPUT, V62, P2266, DOI 10.1109/TC.2012.215
   Yau WC, 2013, INT J COMPUT MATH, V90, P2581, DOI 10.1080/00207160.2013.778985
   Zheng QJ, 2014, IEEE INFOCOM SER, P522, DOI 10.1109/INFOCOM.2014.6847976
NR 35
TC 46
Z9 48
U1 0
U2 21
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAY
PY 2021
VL 115
AR 102075
DI 10.1016/j.sysarc.2021.102075
EA MAR 2021
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA RN5XI
UT WOS:000640425900006
DA 2024-07-18
ER

PT J
AU Khan, AA
   Kumar, V
   Ahmad, M
   Rana, S
AF Khan, Akber Ali
   Kumar, Vinod
   Ahmad, Musheer
   Rana, Saurabh
TI LAKAF: Lightweight authentication and key agreement framework for smart
   grid network
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Smart grid; Key agreement; AVISPA; Elliptic curve cryptography; Security
   and privacy
ID SCHEME; DESIGN; SECURITY
AB Combination of sustainable resources and expanded developments in vitality utilization have made new challenges for the traditional grid system. To confront these challenges, the Internet of Things (IoT) have changed the traditional grid system into a modernized electrical system which is called smart grid. In smart grid networking, security and privacy are the major concerns. Recently, various authentication and key agreement protocols have been presented in smart grid network with different privacy and security features. Although, some scheme suffer from different security and privacy challenges, some of them required much high computation and communication costs. To solve these challenges, we propose a lightweight authentication and key agreement protocol for smart grid which is free from key escrow issues and provides more security and privacy features. We provide a formal security analysis of the proposed scheme which is based on the random oracle model that indicates correctness of the proposed protocol. Further, we provide security verification of the proposed protocol by using AVISPA software tool. Also, we demonstrates the informal security of the proposed scheme. At last, we show the better efficiency of the proposed protocol in terms of communication and computation cost compare to others protocols in smart grid network.
C1 [Khan, Akber Ali; Ahmad, Musheer] Jamia Millia Islamia, Dept Appl Sci & Humanities, New Delhi 110025, India.
   [Kumar, Vinod] Univ Delhi, Dept Math, PGDAV Coll, New Delhi 110065, India.
   [Rana, Saurabh] Chandigarh Univ, Dept Math, Mohali 140413, Panjab, India.
C3 Jamia Millia Islamia; University of Delhi; Chandigarh University
RP Kumar, V (corresponding author), Univ Delhi, Dept Math, PGDAV Coll, New Delhi 110065, India.
EM cs.akberkhan@gmail.com; vinod.iitkgp13@gmail.com; mahmad@jmi.ac.in;
   saurabh.e9753@cumail.com
RI Kumar, Vinod/ABA-3070-2021; Khan, Akber Ali/AAO-4384-2021; Kumar,
   Vinod/HOF-0388-2023
OI Kumar, Vinod/0000-0002-2939-1100; Khan, Akber Ali/0000-0001-7525-8864; 
CR Abbasinezhad-Mood D, 2018, IEEE T IND ELECTRON, V65, P7996, DOI 10.1109/TIE.2018.2807383
   Abbasinezhad-Mood D, 2018, FUTURE GENER COMP SY, V84, P47, DOI 10.1016/j.future.2018.02.034
   [Anonymous], 2006, ERCIM NEWS
   [Anonymous], 2020, FUTURE GENER COMP SY, DOI DOI 10.1016/j.future.2018.04.019
   Armando A, 2005, LECT NOTES COMPUT SC, V3576, P281
   Badra M, 2014, IEEE T INF FOREN SEC, V9, P321, DOI 10.1109/TIFS.2013.2296441
   Braeken A, 2018, ENERGIES, V11, DOI 10.3390/en11102662
   Canetti R, 2001, LECT NOTES COMPUT SC, V2045, P453
   Chaudhary R, 2018, IEEE T IND INFORM, V14, P2629, DOI 10.1109/TII.2018.2789442
   Chaudhry S.A., 2020, IEEE ACCESS
   Chaudhry SA, 2021, INT J ELEC POWER, V125, DOI 10.1016/j.ijepes.2020.106529
   Chaudhry SA, 2020, COMPUT COMMUN, V153, P527, DOI 10.1016/j.comcom.2020.02.025
   Chaudhry SA, 2017, PEER PEER NETW APPL, V10, P1, DOI 10.1007/s12083-015-0400-9
   Chen YW, 2017, ENERGIES, V10, DOI 10.3390/en10091354
   Chim T. W., 2011, 2011 IEEE Second International Conference on Smart Grid Communications (SmartGridComm 2011), P196, DOI 10.1109/SmartGridComm.2011.6102316
   Das AK, 2017, INT J COMMUN SYST, V30, DOI 10.1002/dac.2933
   DOLEV D, 1983, IEEE T INFORM THEORY, V29, P198, DOI 10.1109/TIT.1983.1056650
   Fang X, 2012, IEEE COMMUN SURV TUT, V14, P944, DOI 10.1109/SURV.2011.101911.00087
   Fouda MM, 2011, IEEE T SMART GRID, V2, P675, DOI 10.1109/TSG.2011.2160661
   Grover H.S., 2020, J RELIAB INTELL ENV, V6, P249
   He DB, 2016, IET COMMUN, V10, P1795, DOI 10.1049/iet-com.2016.0091
   Islam SKH, 2014, NONLINEAR DYNAM, V78, P2261, DOI 10.1007/s11071-014-1584-x
   Kaur K, 2020, IEEE SYST J, V14, P1195, DOI 10.1109/JSYST.2019.2921592
   Khan AA, 2020, INT J ELEC POWER, V121, DOI 10.1016/j.ijepes.2020.106121
   Khan AA, 2022, J KING SAUD UNIV-COM, V34, P698, DOI 10.1016/j.jksuci.2019.04.013
   Kumar A, 2020, INT CONF PERVAS COMP, DOI 10.1109/percomworkshops48775.2020.9156127
   Kumar V, 2021, INT J COMMUN SYST, V34, DOI 10.1002/dac.4103
   Kumari A, 2020, IEEE ACCESS, V8, P107838, DOI 10.1109/ACCESS.2020.3001152
   Li X, 2019, J PARALLEL DISTR COM, V132, P242, DOI 10.1016/j.jpdc.2017.11.008
   Liu H, 2014, IEEE T INF FOREN SEC, V9, P208, DOI 10.1109/TIFS.2013.2295032
   Lo CH, 2012, IEEE COMMUN SURV TUT, V14, P799, DOI 10.1109/SURV.2011.072811.00089
   Mahmood K, 2018, FUTURE GENER COMP SY, V81, P557, DOI 10.1016/j.future.2017.05.002
   Mahmood K, 2016, COMPUT ELECTR ENG, V52, P114, DOI 10.1016/j.compeleceng.2016.02.017
   Odelu V, 2018, IEEE T SMART GRID, V9, P1900, DOI 10.1109/TSG.2016.2602282
   Rabieh K, 2017, IEEE T DEPEND SECURE, V14, P420, DOI 10.1109/TDSC.2015.2467385
   Rahman MA, 2017, IEEE T DEPEND SECURE, V14, P221, DOI 10.1109/TDSC.2015.2446492
   Saxena N, 2016, IEEE T INF FOREN SEC, V11, P907, DOI 10.1109/TIFS.2015.2512525
   Sha KW, 2017, IEEE T SMART GRID, V8, P2519, DOI 10.1109/TSG.2016.2526045
   Stallings W., 2006, Cryptography and Network Security, V4th
   Sule R, 2012, IEEE POW ENER SOC GE
   Tsai JL, 2016, IEEE T SMART GRID, V7, P906, DOI 10.1109/TSG.2015.2440658
   Wazid M, 2017, IEEE T IND INFORM, V13, P3144, DOI 10.1109/TII.2017.2732999
   Wu DP, 2011, IEEE T SMART GRID, V2, P375, DOI 10.1109/TSG.2011.2120634
   Xia JY, 2012, IEEE T SMART GRID, V3, P1437, DOI 10.1109/TSG.2012.2199141
   Zhang LP, 2016, PLOS ONE, V11, DOI 10.1371/journal.pone.0151253
   Zhu YH, 2015, IEEE T INF FOREN SEC, V10, P1010, DOI 10.1109/TIFS.2015.2394240
NR 46
TC 47
Z9 47
U1 0
U2 21
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUN
PY 2021
VL 116
AR 102053
DI 10.1016/j.sysarc.2021.102053
EA FEB 2021
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA SU7LX
UT WOS:000663315100015
DA 2024-07-18
ER

PT J
AU Chang, KY
   Jiang, W
   Zhan, JY
   Gong, ZC
   Pan, WJ
AF Chang, Kaiyan
   Jiang, Wei
   Zhan, Jinyu
   Gong, Zicheng
   Pan, Weijia
TI ArchNet: A data hiding design for distributed machine learning systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Distributed machine learning; Data hiding; Neural networks; Embedded
   systems; Encryption
AB Integrating idle embedded devices into cloud computing is a promising approach to support Distributed Machine Learning (DML). In this paper, we approach to address the data hiding problem in such DML systems. For the purpose of the data encryption in DML systems, we introduce the tripartite asymmetric encryption theorem to provide theoretical support. Based on the theorem, we design a general image encryption scheme (called ArchNet), which can encrypt original images via the encoder to resist against illegal users. ArchNet encrypts the dataset by a specific neural network, which is especially trained for encryption. The encrypted data can be easily recognized by deep learning model. However, the encrypted data cannot be recognized by human, which makes the illegal attacker difficult to steal the encrypted data. We use MNIST, Fashion-MNIST and Cifar-10 datasets to evaluate efficiency of our design. We deploy certain base models on the encrypted datasets and compare them with the RC4 algorithm and differential privacy policy. Our design can improve the accuracy on MNIST up to 97.26% compared with RC4. The accuracies on these three datasets encrypted by ArchNet are similar to the base model. ArchNet can be deployed on DML systems with embedded devices.
C1 [Chang, Kaiyan; Jiang, Wei; Zhan, Jinyu; Gong, Zicheng; Pan, Weijia] Univ Elect Sci & Technol China, Sch Informat & Software Engn, Chengdu, Peoples R China.
C3 University of Electronic Science & Technology of China
RP Jiang, W (corresponding author), Univ Elect Sci & Technol China, Sch Informat & Software Engn, Chengdu, Peoples R China.
EM weijiang@uestc.edu.cn
OI Chang, Kaiyan/0000-0003-1920-0101
FU Research Fund of National Key Laboratory of Computer Architecture
   [CARCH201811]; Fundamental Research Fund for the Central Universities of
   China [ZYGX2019J078]
FX This work was partly supported by the Research Fund of National Key
   Laboratory of Computer Architecture under Grant No. CARCH201811 and the
   Fundamental Research Fund for the Central Universities of China under
   Grant No. ZYGX2019J078.
CR Bengio Y., 2013, ADV NEURAL INFORM PR
   Blaiech AG, 2019, J SYST ARCHITECT, V98, P331, DOI 10.1016/j.sysarc.2019.01.007
   Boemer F, 2019, PROCEEDINGS OF THE 7TH ACM WORKSHOP ON ENCRYPTED COMPUTING & APPLIED HOMOMORPHIC CRYPTOGRAPHY (WAHC'19), P45, DOI 10.1145/3338469.3358944
   Chou E., 2018, Faster CryptoNets: Leveraging sparsity for real-world encrypted inference
   Gentry C, 2009, THESIS STANFORD U
   Goodfellow I, 2016, ADAPT COMPUT MACH LE, P1
   He Kaiming, 2016, P INT C COMP VIS PAT, DOI 10.1109/CVPR.2016.90
   Ho Qirong, 2013, Adv Neural Inf Process Syst, V2013, P1223
   Hou Y, 2019, ARXIV190104100
   Huang L, 2019, J BIOMED INFORM, V99, DOI 10.1016/j.jbi.2019.103291
   Huot F., 2019, ARXIV191208063
   Jiang J, 2018, NATL SCI REV, V5, P216, DOI 10.1093/nsr/nwx018
   Jiang W, 2020, J SYST ARCHITECT, V110, DOI 10.1016/j.sysarc.2020.101775
   Jiang W, 2020, J SYST ARCHITECT, V107, DOI 10.1016/j.sysarc.2020.101739
   Jiang W, 2019, IEEE T COMPUT AID D, V38, P1413, DOI 10.1109/TCAD.2018.2846652
   Juvekar C, 2018, PROCEEDINGS OF THE 27TH USENIX SECURITY SYMPOSIUM, P1651
   Kesarwani M., 2017, ARXIV171107221
   Lee Taesung, 2018, ARXIV180600054
   Liu HM, 2019, SAFETY SCI, V120, P764, DOI 10.1016/j.ssci.2019.08.022
   Long Yunhui, 2019, ARXIV190609338
   Papernot Nicolas, 2018, ARXIV180208908
   Parsaeefard S., 2019, ARXIV191205571
   Paul R., 2014, ARXIV14012727
   Shi Y., 2018, IEEE Transactions on Automatic Control, P1
   Szyller S., 2018, ARXIV180502628
   Wang Y, 2016, DES AUT CON, DOI 10.1145/2897937.2898003
   Xie P., 2014, ABS14126181 CORR
   Xu Z, 2020, J SYST ARCHITECT, V109, DOI 10.1016/j.sysarc.2020.101762
   Zeng P, 2020, J SYST ARCHITECT, V106, DOI 10.1016/j.sysarc.2020.101713
   Zhu LG, 2019, ADV NEUR IN, V32
NR 30
TC 0
Z9 0
U1 0
U2 9
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAR
PY 2021
VL 114
AR 101912
DI 10.1016/j.sysarc.2020.101912
EA FEB 2021
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA US3RH
UT WOS:000697350100013
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Li, ZX
   Zhang, YQ
   Ding, A
   Zhou, HS
   Liu, C
AF Li, Zexin
   Zhang, Yuqun
   Ding, Ao
   Zhou, Husheng
   Liu, Cong
TI Efficient algorithms for task mapping on heterogeneous CPU/GPU platforms
   for fast completion time
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE GPU; Heterogeneous scheduling; Data-size-based prediction; Neural
   network runtime acceleration
ID PERFORMANCE
AB In GPU-based embedded systems, the problem of computation and data mapping for multiple applications while minimizing the completion time is quite challenging due to large size of the policy space. To achieve fast competition time, a fine-grain mapping framework that explores a set of critical factors is needed for heterogeneous embedded systems. In this paper, we present a theoretical framework that yields a sub-optimal solution via three practical mapping algorithms with low time complexity. We evaluate such algorithms upon StarPU with a large set of popular benchmarks. Experimental results demonstrate that algorithms proposed by the original EMSOFT paper can achieve up to 30% faster completion time compared to state-of-the-art mapping techniques, and can perform consistently well across different workloads. We further extend such algorithms to minimize the completion time and enhance the runtime performance of complex heterogeneous applications under resource-limited infrastructure. We also extend the evaluation by deploying StarPU under multiple setups with an additional benchmark testing suite for simulating real-world runtime neural networks. Experimental results demonstrate that our extended algorithm can achieve much faster completion time (averagely 30% to 37% under multiple resource-constraint scenarios) compared to the state-of-the-art mapping techniques.
C1 [Li, Zexin; Zhang, Yuqun; Ding, Ao] Southern Univ Sci & Technol, Dept Comp Sci & Engn, Shenzhen, Guangdong, Peoples R China.
   [Zhou, Husheng; Liu, Cong] Univ Texas Dallas, Dept Comp Sci, Dallas, TX USA.
C3 Southern University of Science & Technology; University of Texas System;
   University of Texas Dallas
RP Zhang, YQ (corresponding author), Southern Univ Sci & Technol, Dept Comp Sci & Engn, Shenzhen, Guangdong, Peoples R China.
EM 11610515@mail.sustech.edu.cn; zhangyq@sustech.edu.cn;
   11612521@mail.sustech.edu.cn; husheng.zhou@utdallas.edu;
   cong@utdallas.edu
RI Li, Zexin/IST-3280-2023
OI Li, Zexin/0000-0001-8758-2151
FU National Natural Science Foundation of China [61902169]; Shenzhen
   Peacock Plan, China [KQTD2016112514355531]; Science and Tech-nology
   Innovation Committee Foundation of Shenzhen, China
   [JCYJ20170817110848086]; Climbing Project of China
FX This work is partially supported by the National Natural Science
   Foundation of China (Grant No. 61902169) , Shenzhen Peacock Plan, China
   (Grant No. KQTD2016112514355531) , and Science and Tech-nology
   Innovation Committee Foundation of Shenzhen, China (Grant No.
   JCYJ20170817110848086) . This work is also partially supported by the
   Climbing Project of China under Grant No. pdjh2019c438. We would like to
   thank Yiwei Cheng for his help on collecting the trace data and Mingyuan
   Wu for his help on simulations of the GPU version of this work. We also
   would like to thank anonymous reviewers and editors whose comments
   helped us to improve the paper.
CR Al-Jawfi R, 2009, INT ARAB J INF TECHN, V6, P304
   [Anonymous], 2011, 2011 USENIX Annual Technical Conference USENIX ATC11
   Arabnejad H, 2014, IEEE T PARALL DISTR, V25, P682, DOI 10.1109/TPDS.2013.57
   Auerbach J, 2010, ACM SIGPLAN NOTICES, V45, P89, DOI 10.1145/1932682.1869469
   Augonnet C, 2011, CONCURR COMP-PRACT E, V23, P187, DOI 10.1002/cpe.1631
   Augonnet Cedric., 2012, European MPI Users' Group Meeting, P298
   Ballester P, 2016, AAAI CONF ARTIF INTE, P1124
   Basaran C, 2012, EUROMICRO, P287, DOI 10.1109/ECRTS.2012.15
   Bhatia A., 2008, Proc. IEEE Int'l Conf. Network (ICON), P1, DOI [10.1002/9780470414811, DOI 10.1002/9780470414811]
   Bittencourt LF, 2010, EUROMICRO WORKSHOP P, P27, DOI 10.1109/PDP.2010.56
   Bueno J, 2011, LECT NOTES COMPUT SC, V6852, P555, DOI 10.1007/978-3-642-23400-2_52
   Canon LC, 2008, GRID COMPUTING: ACHIEVEMENTS AND PROSPECTS, P73, DOI 10.1007/978-0-387-09457-1_7
   Chatterjee N, 2018, J SYST ARCHITECT, V83, P34, DOI 10.1016/j.sysarc.2018.01.002
   Che S, 2019, INT PARALL DISTRIB P, P335, DOI 10.1109/IPDPS.2019.00043
   Cheng Yu, 2017, ARXIV
   Chi-Keung Luk, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P45
   Currey J., SUPPORTING ITERATION, P1
   Dastgeer U., INT C PAR COMP PARCO, P1
   Deng J, 2009, PROC CVPR IEEE, P248, DOI 10.1109/CVPRW.2009.5206848
   Deveci M, 2015, INT PARALL DISTRIB P, P197, DOI 10.1109/IPDPS.2015.93
   Diamos GregoryF., 2008, P 17 INT S HIGH PERF, P197, DOI DOI 10.1145/1383422.1383447
   Elliott GA, 2014, REAL TIM SYST SYMP P, P260, DOI 10.1109/RTSS.2014.39
   Elliott GA, 2011, IEEE INT CONF EMBED, P48, DOI 10.1109/RTCSA.2011.46
   Enmyren J, 2010, HLPP 2010: PROCEEDINGS OF THE FOURTH INTERNATIONAL WORKSHOP ON HIGH-LEVEL PARALLEL PROGRAMMING AND APPLICATIONS, P5
   Girshick R, 2015, IEEE I CONF COMP VIS, P1440, DOI 10.1109/ICCV.2015.169
   Grewe D, 2011, LECT NOTES COMPUT SC, V6601, P286, DOI 10.1007/978-3-642-19861-8_16
   Grochowski E.T., 2016, US Patent, P1, Patent No. [9, 465, 670, 9465670]
   Han S, 2016, CONF PROC INT SYMP C, P243, DOI 10.1109/ISCA.2016.30
   Hartmann C, 2019, J SYST ARCHITECT, V97, P304, DOI 10.1016/j.sysarc.2018.10.005
   Henan Zhao, 2006, Proceedings. 20th International Parallel and Distributed Processing Symposium (IEEE Cat. No.06TH8860)
   Hua JR, 2019, INT J SOFTW TOOLS TE, V21, P249, DOI 10.1007/s10009-019-00512-8
   Huang SS, 2008, LECT NOTES COMPUT SC, V5142, P76, DOI 10.1007/978-3-540-70592-5_5
   Hugo Andra-Ecaterina, 2013, 2013 IEEE International Symposium on Parallel and Distributed Processing, Workshops and PhD Forum (IPDPSW), P1050, DOI 10.1109/IPDPSW.2013.217
   Husheng Zhou, 2020, 2020 IEEE/ACM 42nd International Conference on Software Engineering (ICSE), P347, DOI 10.1145/3377811.3380422
   Kehrer S, 2019, CLOSER: PROCEEDINGS OF THE 9TH INTERNATIONAL CONFERENCE ON CLOUD COMPUTING AND SERVICES SCIENCE, P198, DOI 10.5220/0007795501980209
   Khronos Corporation, 2011, OPENCL LANG
   Lee J, 2013, INT CONFER PARA, P245, DOI 10.1109/PACT.2013.6618821
   Lee J, 2018, ISSCC DIG TECH PAP I, P218, DOI 10.1109/ISSCC.2018.8310262
   Li X, 2019, PROCEEDINGS OF THE 28TH ACM SIGSOFT INTERNATIONAL SYMPOSIUM ON SOFTWARE TESTING AND ANALYSIS (ISSTA '19), P169, DOI 10.1145/3293882.3330574
   Liu W, 2016, LECT NOTES COMPUT SC, V9905, P21, DOI 10.1007/978-3-319-46448-0_2
   Miletto M.C., 2019, 20 S SIST COMP ALTO
   Moazzemi K, 2019, ACM T EMBED COMPUT S, V18, DOI 10.1145/3358203
   National institute for research in computer science and control, 2020, STARP
   National institute for research in computer science and control, 2008, OPT PERF STARP
   Nesi L.L., 2018, INVESTIGATING MEMORY
   Nvidia C, 2014, COMPUTE UNIFIED DEVI
   Ovtcharov K., 2015, MICROSOFT RES WHITEP, V2, P1
   Paul S, 2019, J SYST ARCHITECT, V98, P271, DOI 10.1016/j.sysarc.2019.08.002
   Qiu JT, 2016, PROCEEDINGS OF THE 2016 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA'16), P26, DOI 10.1145/2847263.2847265
   Quan W, 2015, ACM T EMBED COMPUT S, V14, DOI 10.1145/2680542
   Redmon J, 2016, PROC CVPR IEEE, P779, DOI 10.1109/CVPR.2016.91
   Ren SQ, 2017, IEEE T PATTERN ANAL, V39, P1137, DOI 10.1109/TPAMI.2016.2577031
   Rossbach CJ, 2011, SOSP 11: PROCEEDINGS OF THE TWENTY-THIRD ACM SYMPOSIUM ON OPERATING SYSTEMS PRINCIPLES, P233
   Sakellariou R., 2004, Proceedings. 18th International Parallel and Distributed Processing Symposium
   Sant'Ana L, 2019, LECT NOTES COMPUT SC, V11725, P197, DOI 10.1007/978-3-030-29400-7_15
   Shafiee A, 2016, CONF PROC INT SYMP C, P14, DOI 10.1109/ISCA.2016.12
   Sun YC, 2019, J SYST ARCHITECT, V97, P142, DOI 10.1016/j.sysarc.2018.12.006
   Szegedy C, 2015, PROC CVPR IEEE, P1, DOI 10.1109/CVPR.2015.7298594
   Thies W, 2002, LECT NOTES COMPUT SC, V2304, P179
   Topcuoglu H, 2002, IEEE T PARALL DISTR, V13, P260, DOI 10.1109/71.993206
   Verner Uri, 2011, P 25 INT C SUP 2011, P120
   Wang W., 2020, ARXIV PREPRINT ARXIV
   Wang WH, 2022, IEEE T SOFTWARE ENG, V48, P102, DOI 10.1109/TSE.2020.2979701
   Weinsberg Y, 2008, ACM SIGPLAN NOTICES, V43, P179, DOI 10.1145/1353536.1346304
   Wu M., 2019, 190501833 ARXIV
   Wu MY, 2020, PROC INT CONF SOFTW, P937, DOI 10.1145/3377811.3380358
   Wu MY, 2019, 34TH IEEE/ACM INTERNATIONAL CONFERENCE ON AUTOMATED SOFTWARE ENGINEERING (ASE 2019), P760, DOI 10.1109/ASE.2019.00075
   Wu Y., 2014, P 2014 IEEE 80 VEH T, P1
   Yánez W, 2020, IEEE INTERNET THINGS, V7, P3509, DOI 10.1109/JIOT.2020.2972776
   Yang T, 2019, J SYST ARCHITECT, V92, P1, DOI 10.1016/j.sysarc.2018.10.006
   Yen IL, 2018, IEEE INT SYMP SERV O, P40, DOI 10.1109/SOSE.2018.00014
   Yen IL, 2017, 2017 11TH IEEE SYMPOSIUM ON SERVICE-ORIENTED SYSTEM ENGINEERING (SOSE), P1, DOI 10.1109/SOSE.2017.26
   Yu DJ, 2019, CONCURR COMP-PRACT E, V31, DOI 10.1002/cpe.4436
   Zhang C., 2015, P 2015 ACM SIGDA INT, P161, DOI [DOI 10.1145/2684746.2689060, 10.1145/2684746.2689060]
   Zhang MS, 2021, IEEE T SOFTWARE ENG, V47, P1089, DOI 10.1109/TSE.2019.2911283
   Zhang MS, 2018, IEEE INT CONF AUTOM, P132, DOI 10.1145/3238147.3238187
   Zhang SJ, 2016, INT SYMP MICROARCH
   Zhao HN, 2003, LECT NOTES COMPUT SC, V2790, P189
   Zheng TL, 2019, WORLD WIDE WEB, V22, P275, DOI 10.1007/s11280-018-0562-5
   Zheng TL, 2017, INT CONF ADV CLOUD B, P45, DOI 10.1109/CBD.2017.16
   Zhou JL, 2018, J SYST ARCHITECT, V82, P1, DOI 10.1016/j.sysarc.2017.09.007
NR 81
TC 8
Z9 8
U1 2
U2 9
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAR
PY 2021
VL 114
AR 101936
DI 10.1016/j.sysarc.2020.101936
EA FEB 2021
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA US3RH
UT WOS:000697350100011
DA 2024-07-18
ER

PT J
AU Agarwalla, B
   Das, S
   Sahu, N
AF Agarwalla, Bindu
   Das, Shirshendu
   Sahu, Nilkanta
TI Efficient Cache Resizing policy for DRAM-based LLCs in
   ChipMultiprocessors
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE DRAM cache; Energy saving; Tiled CMP; Cache Resizing
ID ENERGY; MEMORY; MANAGEMENT; REFRESH
AB In today's ChipMultiprocessors (CMPs), multiple cores share the common Last Level Cache (LLC), divided into multiple banks. As the data requirement is increasing the demand for larger LLC sizes is also increasing. The traditional SRAM technology is not area efficient to design such larger LLCs as demanded by the modern CMPs. From the last few years, DRAM technologies have been used to propose LLC. DRAM technology has almost 8 times density over the SRAM and hence larger cache size can be designed. Though DRAM is already considered as an alternative to design low cost, area-efficient larger size LLC, it must be used efficiently to get the benefits. Due to its overheads like access latency and refresh operations efficient techniques must be used to get better performance from DRAM LLC. In the existing works, it has been observed that though the larger LLC is required for the current as well as future data-intensive applications, the entire LLC may not be required while executing other applications. In such situations, some banks can be almost idle during a particular period of execution. These idle banks can be powered-off and restart later whenever required. The mechanism is called Cache Resizing as it resizes the cache (LLC) according to the current requirements. Cache resizing techniques are already proposed for SRAM based LLCs but due to the larger size of DRAM LLC, the same mechanisms cannot be used for DRAM LLCs. In this paper, we have proposed an efficient cache resizing policy for large sized LLC, especially for DRAM-based LLCs. We call our proposed cache resizing technique as Efficient Cache Resizing (ECR) which is implemented on top of a 3D Tiled CMP. Experimental analysis shows that ECR can reduce up to 44% more energy consumption as compared to the existing technique.
C1 [Agarwalla, Bindu; Sahu, Nilkanta] Indian Inst Informat Technol Guwahati, Dept CSE, Gauhati 781015, India.
   [Das, Shirshendu] Indian Inst Technol Ropar, Dept CSE, Ropar 140001, Punjab, India.
C3 Indian Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Ropar
RP Das, S (corresponding author), Indian Inst Technol Ropar, Dept CSE, Ropar 140001, Punjab, India.
EM bindu.agarwl@gmail.com; shirshendu@iitrpr.ac.in; nilkanta@iiitg.ac.in
RI Das, Shirshendu/JPK-8802-2023
OI AGARWALLA, BINDU/0000-0002-0133-4913
FU Science and Engineering Research Board (SERB), under the Department of
   Science and Technology (DST), Government of India [ECR/2017/000749]
FX This research was partially supported by the Science and Engineering
   Research Board (SERB), under the Department of Science and Technology
   (DST), Government of India, vide project grant no. ECR/2017/000749.
CR Agarwal N, 2009, INT SYM PERFORM ANAL, P33, DOI 10.1109/ISPASS.2009.4919636
   Agyeman MO, 2018, J SYST ARCHITECT, V89, P103, DOI 10.1016/j.sysarc.2018.08.002
   Balasubramonian R., 2011, MULTICORE CACHE HIER
   Bardine A., P 2007 WORKSHOP MEMO, p2007, pp. 105, DOI [10.1145/1327171.1327184, DOI 10.1145/1327171.1327184]
   Bienia C., 2011, Ph.D. dissertation
   Binkert Nathan, 2011, Computer Architecture News, V39, P1, DOI 10.1145/2024716.2024718
   Black B, 2006, INT SYMP MICROARCH, P469
   Cao K, 2019, J SYST ARCHITECT, V97, P397, DOI 10.1016/j.sysarc.2019.01.003
   Chakraborty S., 2016, PROC ACM SAC, P1739
   Chakraborty S, 2019, ACM T DES AUTOMAT EL, V24, DOI 10.1145/3339850
   Chakraborty S, 2018, IEEE T SUST COMPUT, V3, P289, DOI 10.1109/TSUSC.2018.2823542
   Chakraborty S, 2017, MICROPROCESS MICROSY, V52, P221, DOI 10.1016/j.micpro.2017.06.012
   Chang K.-I., 2016, SIGMETRICS
   Chou C, 2014, INT SYMP MICROARCH, P1, DOI 10.1109/MICRO.2014.63
   Das S, 2017, IEEE T PARALL DISTR, V28, P2229, DOI 10.1109/TPDS.2017.2657512
   Dong X., 2010, SIMPLE EFFECTIVE HET, P1
   Ghosh M, 2007, INT SYMP MICROARCH, P134, DOI 10.1109/MICRO.2007.13
   Goswami K, 2019, INT SYM QUAL ELECT, P131, DOI 10.1109/ISQED.2019.8697347
   Guan ML, 2017, IEEE T VLSI SYST, V25, P833, DOI 10.1109/TVLSI.2016.2606085
   Hameed F., 2013, Proc. IEEE Int. Conf. Hardw. Softw. Codesign Syst. Synth. CODES+ISSS, P1
   Hameed F, 2014, DES AUT CON, DOI 10.1145/2593069.2593197
   Hameed F, 2016, IEEE T COMPUT AID D, V35, P651, DOI 10.1109/TCAD.2015.2488488
   Hameed F, 2013, DES AUT TEST EUROPE, P77
   Hardavellas Nikos., 2010, Power scaling: The ultimate obstacle to 1k-core chips
   Huang CC, 2014, INT CONFER PARA, P51, DOI 10.1145/2628071.2628089
   Jaksic Z, 2014, DES AUT TEST EUROPE
   Jevdjic D, 2014, INT SYMP MICROARCH, P25, DOI 10.1109/MICRO.2014.51
   Jevdjic Djordje., 2013, Proceedings of the 40th Annual International Symposium on Computer Architecture, ISCA '13, P404, DOI [10.1145/2508148.2485957, DOI 10.1145/2508148.2485957]
   Lee D, 2015, INT CONFER PARA, P174, DOI 10.1109/PACT.2015.51
   Li TT, 2019, J SYST ARCHITECT, V98, P79, DOI 10.1016/j.sysarc.2019.07.001
   Loghi M, 2010, IEEE T COMPUT, V59, P891, DOI 10.1109/TC.2010.43
   Loh G., 2012, CHALLENGES HETEROGEN
   Loh GH, 2011, INT SYMP MICROARCH, P454
   Loh GH, 2012, IEEE MICRO, V32, P70, DOI 10.1109/MM.2012.25
   Madan N., 2010, HPCA, P1
   Manohar SS, 2019, J SYST ARCHITECT, V100, DOI 10.1016/j.sysarc.2019.101648
   Meza J, 2012, IEEE COMPUT ARCHIT L, V11, P61, DOI 10.1109/L-CA.2012.2
   Mittal S, 2018, J SYST ARCHITECT, V91, P11, DOI 10.1016/j.sysarc.2018.09.004
   Mittal S, 2016, IEEE T PARALL DISTR, V27, P1852, DOI 10.1109/TPDS.2015.2461155
   Mittal S, 2015, IEEE T PARALL DISTR, V26, P1524, DOI 10.1109/TPDS.2014.2324563
   Mittal S, 2014, SUSTAIN COMPUT-INFOR, V4, P33, DOI 10.1016/j.suscom.2013.11.001
   Pan YY, 2009, IEEE INT CONF ASAP, P38, DOI 10.1109/ASAP.2009.11
   Qureshi MK, 2012, INT SYMP MICROARCH, P235, DOI 10.1109/MICRO.2012.30
   Rogers B, 2009, CONF PROC INT SYMP C, P371, DOI 10.1145/1555815.1555801
   Rolan Dyer, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P529, DOI 10.1145/1669112.1669178
   Rupanetti D, 2019, J SYST ARCHITECT, V98, P17, DOI 10.1016/j.sysarc.2019.06.003
   Shin HH, 2017, ASIA S PACIF DES AUT, P133, DOI 10.1109/ASPDAC.2017.7858309
   Wang SB, 2019, IEEE T COMPUT, V68, P362, DOI 10.1109/TC.2018.2868338
   Xu TC, 2012, ADV MATER RES-SWITZ, V403-408, P4009, DOI 10.4028/www.scientific.net/AMR.403-408.4009
   Yin SY, 2015, DES AUT TEST EUROPE, P187
   Zhao B, 2013, IEEE T COMPUT, V62, P2252, DOI 10.1109/TC.2012.129
   Zhou HY, 2001, 2001 INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, PROCEEDINGS, P61, DOI 10.1109/PACT.2001.953288
NR 52
TC 1
Z9 1
U1 0
U2 4
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD FEB
PY 2021
VL 113
AR 101886
DI 10.1016/j.sysarc.2020.101886
EA FEB 2021
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA XE0ST
UT WOS:000723108000006
DA 2024-07-18
ER

PT J
AU Lee, CL
   Hsu, MY
   Lu, BS
   Hung, MY
   Lee, JK
AF Lee, Chao-Lin
   Hsu, Min-Yih
   Lu, Bing-Sung
   Hung, Ming-Yu
   Lee, Jenq-Kuen
TI Experiment and enabled flow for GPGPU-Sim simulators with fixed-point
   instructions
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Low-power numerical; GPGPU; Simulator
ID OPENCL
AB Currently, GPGPU-Sim has become an important vehicle for academic architecture research. It is a cycle-accurate simulator that models the contemporary graphics processing unit. Machine learning has now been widely used in various applications such as self-driving car, mobile devices, and medication. With the popularity of mobile devices, mobile vendors are interested on porting machine learning or deep learning applications from computers to mobile devices. Google has developed TensorFlow Lite and Android NNAPI for mobile and embedded devices. Since machine learning and deep learning are very computationally intensive, the energy consumption has be come a serious problem in mobile devices. Moreover, Moore's law cannot last forever. Hence, the performance of the mobile device and computers such as desktops or servers will have limited enhancements in the foreseeable future. Therefore, the performance and the energy consumption are two issues of great concern. In this paper, we proposed a new data type, fixed-point, which is a low-power numerical data type that can reduce energy consumption and enhance performance in machine learning applications. We implemented the fixed-point instructions in the GPGPU-Sim simulator and observed the energy consumption and performance. Our evaluation demonstrates that by using the fixed-point instructions, the proposed design exhibits improved energy savings. Our experiment indicate that the use of fixed-point data type saves at least 14% of total GPU energy consumption than floating-point data type.
C1 [Lee, Chao-Lin; Hsu, Min-Yih; Lu, Bing-Sung; Lee, Jenq-Kuen] Natl Tsing Hua Univ, Dept Comp Sci, Hsinchu, Taiwan.
   [Hung, Ming-Yu] MediaTek Inc, Hsinchu, Taiwan.
C3 National Tsing Hua University; Mediatek Incorporated
RP Lee, JK (corresponding author), Natl Tsing Hua Univ, Dept Comp Sci, Hsinchu, Taiwan.
EM jklee@cs.nthu.edu.tw
FU MOST of Taiwan; MediaTek
FX This work was supported in part by MOST of Taiwan and MediaTek
CR Aamodt TorM., 2012, GPGPU SIM 3 X MANUAL
   [Anonymous], 2008, 2008 IEEE Hot Chips 20 Symposium (HCS), DOI 10.1109/HOTCHIPS.2008.7476516
   [Anonymous], 2013, P INT S COMP ARCH IS
   [Anonymous], 2016, ARXIV160301025
   Bi ZR, 2017, ACM T DES AUTOMAT EL, V23, DOI 10.1145/3084685
   Chang YM, 2017, J SYST ARCHITECT, V81, P71, DOI 10.1016/j.sysarc.2017.10.004
   Cheng KM, 2013, IEEE SYM EMBED SYST, P88, DOI 10.1109/ESTIMedia.2013.6704507
   Horowitz M, 2014, ISSCC DIG TECH PAP I, V57, P10, DOI 10.1109/ISSCC.2014.6757323
   Hubara I, 2018, J MACH LEARN RES, V18
   LeCun Y., 2010, MNIST HANDWRITTEN DI
   Li J, 2012, PROCEEDINGS OF THE ASME INTERNATIONAL MANUFACTURING SCIENCE AND ENGINEERING CONFERENCE, 2012, P545, DOI 10.1109/ICPPW.2012.74
   McDanel B, 2019, INTERNATIONAL CONFERENCE ON SUPERCOMPUTING (ICS 2019), P449, DOI 10.1145/3330345.3330385
   McFarlane J., 2016, FIXED POINT REAL NUM
   N. Compute, 2010, PTX PARALLEL THREAD
   Stone JE, 2010, COMPUT SCI ENG, V12, P66, DOI 10.1109/MCSE.2010.69
   Yang CC, 2017, INT CONF PARA PROC, P53, DOI 10.1109/ICPPW.2017.21
NR 16
TC 4
Z9 4
U1 0
U2 2
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD DEC
PY 2020
VL 111
AR 101783
DI 10.1016/j.sysarc.2020.101783
PG 7
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA PK4IW
UT WOS:000602411800004
DA 2024-07-18
ER

PT J
AU Pérez, I
   Vallejo, E
   Beivide, R
AF Perez, Ivan
   Vallejo, Enrique
   Beivide, Ramon
TI Efficient bypass in mesh and torus NoCs
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE NoC; Bypass router; Hybrid flow control
ID CHIP; ROUTER
AB Minimizing latency and power are key goals in the design of NoC routers. Different proposals combine lookahead routing and router bypass to skip the arbitration and buffering, reducing router delay. However, the conditions to use them requires completely empty buffers in the intermediate routers. This restricts the amount of flits that use the bypass pipeline especially at medium and high loads, increasing latency and power.
   This paper presents NEBB , Non-Empty Buffer Bypass, a mechanism that allows to bypass flits even if the buffers to bypass are not empty. The mechanism applies to wormhole and virtual-cut-through, each of them with different advantages. NEBB-Hybrid is proposed to employ the best flow control in each situation. The mechanism is extended to torus topologies, using FBFC and shared buffers.
   The proposals have been evaluated using Booksim, showing up to 75% reduction of the buffered flits for single flit packets, which translates into latency and dynamic power reductions of up to 30% and 23% respectively. For bimodal traffic, these improvements are 20 and 21% respectively. Additionally, the bypass utilization is largely independent of the number of VCs when using shared buffers and very competitive with few private ones, allowing to simplify the allocation mechanisms.
C1 [Perez, Ivan] Univ Cantabria, Comp Architecture, Santander, Spain.
   [Vallejo, Enrique] Univ Cantabria, Interconnect Networks Comp Sci Studies, Santander, Spain.
   [Beivide, Ramon] Univ Cantabria, Telecommun & Comp Engn, Santander, Spain.
   [Beivide, Ramon] Univ Cantabria, Sch Comp Sci, Santander, Spain.
   [Beivide, Ramon] Barcelona Supercomp Ctr, Barcelona, Spain.
C3 Universidad de Cantabria; Universidad de Cantabria; Universidad de
   Cantabria; Universidad de Cantabria; Universitat Politecnica de
   Catalunya; Barcelona Supercomputer Center (BSC-CNS)
RP Pérez, I (corresponding author), Univ Cantabria, Comp Architecture, Santander, Spain.
EM ivan.perezgallardo@unican.es
RI Vallejo, Enrique/F-9770-2016
OI Vallejo, Enrique/0000-0002-5133-1358
FU Spanish Ministry of Science, Innovation and Universities, FPI grant
   [BES-2017-079971, TIN2016-76635-C2-2-R]; Spanish Research Agency
   [PID2019-105660RB-C22/AEI/10.13039/501100011033]; European HiPEAC
   Network of Excellence; European Union's Horizon 2020 research and
   innovation programme [671697]
FX This work was supported by the Spanish Ministry of Science, Innovation
   and Universities, FPI grant BES-2017-079971 and contract
   TIN2016-76635-C2-2-R (AEI/FEDER, UE), by the Spanish Research Agency
   under contract PID2019-105660RB-C22/AEI/10.13039/501100011033 and the
   European HiPEAC Network of Excellence. The Mont-Blanc project has
   received funding from the European Union's Horizon 2020 research and
   innovation programme under grant agreement No 671697.
CR [Anonymous], 2003, Principles and practices of interconnection networks
   Ausavarungnirun R, 2016, PARALLEL COMPUT, V54, P29, DOI 10.1016/j.parco.2016.01.009
   Becker DU, 2012, PR IEEE COMP DESIGN, P419, DOI 10.1109/ICCD.2012.6378673
   Bienia C, 2008, PACT'08: PROCEEDINGS OF THE SEVENTEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P72, DOI 10.1145/1454115.1454128
   Binkert Nathan, 2011, Computer Architecture News, V39, P1, DOI 10.1145/2024716.2024718
   Carrion C, 1997, FOURTH INTERNATIONAL CONFERENCE ON HIGH-PERFORMANCE COMPUTING, PROCEEDINGS, P322, DOI 10.1109/HIPC.1997.634510
   Chen Sun, 2012, 2012 Sixth IEEE/ACM International Symposium on Networks-on-Chip (NoCS), P201, DOI 10.1109/NOCS.2012.31
   Davidson S, 2018, IEEE MICRO, V38, P30, DOI 10.1109/MM.2018.022071133
   Daya BK, 2014, CONF PROC INT SYMP C, P25, DOI 10.1109/ISCA.2014.6853232
   Fu B., 2011, P INT S COMP ARCH IS, DOI [10.1145/2000064.2000096., DOI 10.1145/2000064.2000096]
   Galles M, 1997, IEEE MICRO, V17, P34, DOI 10.1109/40.566196
   Gratz Paul, 2008, 2008 IEEE 14th International Symposium on High Performance Computer Architecture, P203, DOI 10.1109/HPCA.2008.4658640
   Jafri Syed Ali Raza, 2010, Proceedings 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2010), P433, DOI 10.1109/MICRO.2010.48
   Jerger N.E., 2017, ON CHIP NETWORKS, V12, DOI [10.2200/S00772ED1V01Y201704CAC040., DOI 10.2200/S00772ED1V01Y201704CAC040]
   Krishna T, 2013, INT S HIGH PERF COMP, P378, DOI 10.1109/HPCA.2013.6522334
   Krishna T, 2010, PR IEEE COMP DESIGN, P439, DOI 10.1109/ICCD.2010.5647666
   Kumar A, 2007, PR IEEE COMP DESIGN, P63, DOI 10.1109/ICCD.2007.4601881
   Kumar A, 2008, INT SYMP MICROARCH, P342, DOI 10.1109/MICRO.2008.4771803
   Kumar N, 2017, INT CONF ADV COMPU, P29, DOI 10.1109/ICoAC.2017.8441320
   Kwon H, 2017, INT SYM PERFORM ANAL, P195, DOI 10.1109/ISPASS.2017.7975291
   Li F, 2013, IEEE IPCCC
   Ma S., 2012, P HIGH PERF COMP ARC, DOI [10.1109/HPCA.2012.6169049., DOI 10.1109/HPCA.2012.6169049]
   Ma S, 2015, IEEE T COMPUT, V64, P763, DOI 10.1109/TC.2013.2295523
   Moscibroda T, 2009, CONF PROC INT SYMP C, P196, DOI 10.1145/1555815.1555781
   Nicopoulos CA, 2006, INT SYMP MICROARCH, P333
   Nilsson E, 2003, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, P1126
   Pérez I, 2018, 2018 11TH INTERNATIONAL WORKSHOP ON NETWORK ON CHIP ARCHITECTURES (NOCARC), P41
   Pérez I, 2019, PROCEEDINGS OF THE 13TH IEEE/ACM INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP (NOCS'19), DOI 10.1145/3313231.3352364
   Psarras A, 2016, IEEE T COMPUT, V65, P3136, DOI 10.1109/TC.2016.2519916
   Puente V, 2001, J PARALLEL DISTR COM, V61, P1180, DOI 10.1006/jpdc.2001.1746
   Shin M, 2011, 2011 IEEE 29TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), P25, DOI 10.1109/ICCD.2011.6081371
   Singh A, 2003, CONF PROC INT SYMP C, P194
   Sodani A, 2016, IEEE HOT CHIP SYMP
   TAMIR Y, 1992, IEEE T COMPUT, V41, P725, DOI 10.1109/12.144624
NR 34
TC 3
Z9 3
U1 0
U2 2
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29a, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2020
VL 108
AR 101832
DI 10.1016/j.sysarc.2020.101832
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA NO2QF
UT WOS:000569328400004
OA Green Submitted, Green Accepted
DA 2024-07-18
ER

PT J
AU Chen, G
   Guan, N
   Huang, K
   Yi, W
AF Chen, Gang
   Guan, Nan
   Huang, Kai
   Yi, Wang
TI Fault-tolerant real-time tasks scheduling with dynamic fault handling
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Fault-tolerant scheduling; Run-time fault handling; Check-pointing;
   Safety-critical real-time system
ID DEMAND
AB Predictable performance when coping with transient failures is of paramount importance in safety-critical real-time systems. Various software fault-tolerant techniques are employed towards this goal among which check-pointing is a relatively cost-effective scheme. In this paper, we propose an efficient fault-tolerant scheduling framework with run-time fault handling protocol, where criticality levels can be adaptively inserted for fault handling according to run-time fault workload. In contrast to prior works which apply with task re-execution strategy, the proposed framework adaptively determines on-demand re-executions only on the faulty checkpoint segments, rather than on the whole job. Towards this, a unified overrun handling protocol is developed to handle fault recovery adaptively to avoid over-provisioning of resources. In addition, we develop an off-line schedulability analysis technique for the proposed scheduling algorithm. The simulation results show that our fault-tolerant scheduling framework can bring up to 81% improvement in supporting low-criticality service without sacrifice in the MC-schedulability compared with the existing techniques.
C1 [Chen, Gang; Huang, Kai] Sun Yat Sen Univ, Guangzhou, Peoples R China.
   [Guan, Nan] HongKong Polytech Univ, Hong Kong, Peoples R China.
   [Yi, Wang] Uppsala Univ, Uppsala, Sweden.
C3 Sun Yat Sen University; Hong Kong Polytechnic University; Uppsala
   University
RP Huang, K (corresponding author), Sun Yat Sen Univ, Guangzhou, Peoples R China.
EM cheng83@mail.sysu.edu.cn; csguannan@comp.polyu.edu.hk;
   huangk36@mail.sysu.edu.cn; yi@it.uu.se
RI li, jixiang/JXN-7599-2024; Huang, Kai/JVO-5066-2024; wang,
   yi/KBB-3614-2024; Chen, Gang/HLG-1484-2023; WU, SHAN/KGM-5484-2024
OI Chen, Gang/0000-0003-4234-1359; Guan, Nan/0000-0003-3775-911X
FU National Natural Science Foundation of China (NSFC) [61702085, 61872393,
   61532007, 61772123]
FX This work was supported in part by the National Natural Science
   Foundation of China (NSFC) under Grant 61702085, Grant 61872393, Grant
   61532007, and Grant 61772123.
CR [Anonymous], P 24 EUR C REAL TIM
   [Anonymous], IEEE T COMPUT AIDED
   [Anonymous], IEEE T COMPUT
   [Anonymous], IEEE T COMPUT AIDED
   [Anonymous], 2016, 2016 IEEE REAL TIM S
   [Anonymous], P INT WORKSH MIX CRI
   [Anonymous], IEEE T COMPUT AIDED
   [Anonymous], 2018, IEEE INT CONF COMM
   [Anonymous], P 27 EUR C REAL TIM
   [Anonymous], IEEE T COMPUT AIDED
   [Anonymous], APPL MATH MODEL
   [Anonymous], REAL TIME SYST
   [Anonymous], FUTURE GENERAT COMPU
   [Anonymous], J CIRCU SYST COMPUT
   [Anonymous], P INT WORKSH MIX CRI
   [Anonymous], P 12 WORKSH MOD ALG
   [Anonymous], P 7 IEEE ACM IFIP IN
   [Anonymous], P IEEE REAL TIM SYST
   [Anonymous], J SYST ARCHIT JSA
   Baruah S, 2015, J ACM, V62, DOI 10.1145/2699435
   Brown S, 2000, COMPUT CONTROL ENG J, V11, P6, DOI 10.1049/cce:20000101
   Burns A., 2017, ACM COMPUT SURV, V50, P1
   Easwaran A, 2013, REAL TIM SYST SYMP P, P78, DOI 10.1109/RTSS.2013.16
   Guo HP, 2020, SOFT COMPUT, V24, P4711, DOI 10.1007/s00500-019-04501-6
   Huang P., 2014, 2014 51 ACM EDAC IEE, P1
   Lee J. B., 2017, ARXIV170906075, P1
   Löfwenmark A, 2018, J SYST ARCHITECT, V87, P1, DOI [10.1016/j.sysarc.2018.04.001, 10.1016/j.sysarc.201.8.04.001]
   Pan YQ, 2011, MODELLING SIMULATION, P239
   Pathan RM, 2014, REAL-TIME SYST, V50, P509, DOI 10.1007/s11241-014-9202-z
   Vestal S, 2007, RTSS 2007: 28TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P239, DOI 10.1109/RTSS.2007.47
   Zeng LY, 2016, 2016 INTERNATIONAL CONFERENCE ON COMPILERS, ARCHITECTURE AND SYNTHESIS FOR EMBEDDED SYSTEMS (CASES), DOI 10.1145/2968455.2968515
NR 31
TC 12
Z9 12
U1 0
U2 13
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2020
VL 102
AR 101688
DI 10.1016/j.sysarc.2019.101688
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA KJ7EG
UT WOS:000512220500008
DA 2024-07-18
ER

PT J
AU Wang, JH
   Chen, CC
   Wang, HW
AF Wang, Jian-Hong
   Chen, Chi-Chun
   Wang, Hsing-Wen
TI Grouping and time-series notifying of periodic data in a real-time
   streaming system for smart toy claw machine
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Online claw machine; Delay; Interactive; Real-time streaming system
AB Traditional online claw machine has defects such as video delay, which affects the accuracy of the operation when the operator operates the claw machine. When there are too many viewers on-line that watch the operation of the smart toy claw machine by the operator, the video will be a delay. The traditional online claw machine is lack of interactive features. It also cannot increase the number of viewers and create discussion topics to attract more consumers. This paper proposes a real-time streaming system for a smart toy game machine. It can improve the above shortcomings and reduce costs and improve network management efficiency. The player can operate and control the device without delay based on the proposed framework. This system will allow the large number of viewer ends that do not need to control the online smart toy claw machine to view the real-time video smoothly. This system allows an increase in the number of the viewers end and let the viewers end creates discussion topics that attract more consumers. In this study, we propose a grouping and time-series (GT) notifying of periodic data of customer-premise equipment (CPE) WAN management protocol (called GT_CWMP). The network traffic and server processing time can be reduced 98% and 89% compared to the normal and random methods, respectively.
C1 [Wang, Jian-Hong] Natl Chin Yi Univ Technol, Dept Comp Sci & Informat Engn, Taichung, Taiwan.
   [Chen, Chi-Chun] Natl Chin Yi Univ Technol, Dept Elect Engn, Taichung, Taiwan.
   [Wang, Hsing-Wen] Natl Changhua Univ Educ, Dept Business Adm, Changhua, Taiwan.
C3 National Chin-Yi University of Technology; National Chin-Yi University
   of Technology; National Changhua University of Education
RP Chen, CC (corresponding author), Natl Chin Yi Univ Technol, Dept Elect Engn, Taichung, Taiwan.
EM chichun@ncut.edu.tw; shinwen@cc.ncue.edu.tw
RI Jiang, Yalin/ITV-2565-2023; wang, jian/GVS-0711-2022
OI Jiang, Yalin/0009-0003-3726-8828; 
FU Lu Hao Technology Co., Ltd. of Taiwan [A06931002N]; Ministry of Science
   and Technology of Taiwan [MOST 106-2221-E-167-004-MY3, MOST
   96-2516-S-018 -005, 95-2516-S-018 -016]
FX The authors acknowledge the support provided for this study by the Lu
   Hao Technology Co., Ltd.(A06931002N) of Taiwan and would like to thank
   Mr. Jung-Chih Wang, Mr. Chin-Yuan Hsiao, Mr. Cheng-Lung Chu from the
   Industrial Technology Research Institute of Taiwan, for their valuable
   assistance in demonstrating the prototype system. We also gratefully
   acknowledge the support provided for this study by the Ministry of
   Science and Technology (MOST 106-2221-E-167-004-MY3) of Taiwan.
   Specially thanks to the support provided for this study by the Ministry
   of Science and Technology from MOST 96-2516-S-018 -005 - and
   95-2516-S-018 -016 - of Taiwan.
CR [Anonymous], GLOBECOM 2017 2017 I
   [Anonymous], 2013, 2013 IEEE 3 INT C CO
   Belson D., 2015, AKAMAIS STATE INTERN
   Claeys M., 2014, CONNECT SCI, V26, P1
   Cruz T, 2010, C LOCAL COMPUT NETW, P180, DOI 10.1109/LCN.2010.5735695
   Fei A., 1998, IEEE GLOBECOM, P1
   Geng Y, 2016, CHINA COMMUN, V13, P48, DOI 10.1109/CC.2016.7559075
   Ji JQ, 2017, L N INST COMP SCI SO, V202, P152, DOI 10.1007/978-3-319-60753-5_16
   Khan F, 2014, IEEE ACM T NETWORK, V22, P377, DOI 10.1109/TNET.2013.2263228
   Kua J, 2017, IEEE COMMUN SURV TUT, V19, P1842, DOI 10.1109/COMST.2017.2685630
   Lele A, 2016, J SYST ARCHITECT, V65, P15, DOI 10.1016/j.sysarc.2016.02.003
   Lin Biying, 2010, 2010 IEEE International Conference on Intelligent Computing and Intelligent Systems (ICIS 2010), P799, DOI 10.1109/ICICISYS.2010.5658303
   Nihei K, 2017, PROCEEDINGS OF THE 14TH INTERNATIONAL CONFERENCE ON TELECOMMUNICATIONS CONTEL 2017, P91, DOI 10.23919/ConTEL.2017.8000044
   Ojanperä T, 2012, MOBILE NETW APPL, V17, P492, DOI 10.1007/s11036-012-0377-z
   Pan DR, 2016, NEUROCOMPUTING, V193, P42, DOI 10.1016/j.neucom.2016.01.055
   Panagidi K, 2018, COMPUT COMMUN, V118, P185, DOI 10.1016/j.comcom.2017.11.012
   Papadopoulos L, 2016, J SYST ARCHITECT, V66-67, P48, DOI 10.1016/j.sysarc.2016.04.013
   Pop F, 2016, COMPUTING, V98, P147, DOI 10.1007/s00607-014-0406-9
   Salvadori C, 2013, J SYST ARCHITECT, V59, P859, DOI 10.1016/j.sysarc.2013.05.009
   Seo D, 2007, J SYST ARCHITECT, V53, P39, DOI 10.1016/j.sysarc.2006.07.003
   Yang W.-C., 2012, NETW OP MAN S APNOMS, P1
   Yu L, 2017, IEEE T BROADCAST, V63, P523, DOI 10.1109/TBC.2017.2687698
NR 22
TC 3
Z9 3
U1 0
U2 20
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2019
VL 92
BP 12
EP 22
DI 10.1016/j.sysarc.2018.08.009
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA HK3MP
UT WOS:000457820900002
DA 2024-07-18
ER

PT J
AU Zhang, T
   Luo, P
   Cheng, Z
   Li, J
AF Zhang, Tong
   Luo, Ping
   Cheng, Ze
   Li, Jing
TI Efficient flash-aware page-mapping cache management for on-board remote
   sensing image processing
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Page-mapping; Cache replacement; Remote sensing; Priority; Trace
ID BUFFER REPLACEMENT ALGORITHM; MEMORY; LRU; SYSTEMS; STORAGE
AB The use of flash-based storage devices has become popular in both research and practice due to their intrinsic advantages over traditional magnetic counterparts. Many advanced flash-aware data management techniques have been developed to exploit the full potential of flash storage devices. It is then reasonable to adopt flash storage devices to deliver high I/O performance for on-board remote sensing image processing tasks, which pose particular challenges in data storage and I/O management. In this work, we focus on caching issues and propose a page-mapping cache management approach based on a page-level flash translation layer (FTL) to accommodate various types of workloads presented by different remote sensing image processing operations. The adaptability is achieved by three major techniques: 1) separating mapping cache into hot and cold regions according to access frequency; 2) a probability-based locality-aware cache replacement priority model to balance high hit ratio and low write/erase costs; and 3) adaptive mapping cache replacement algorithms that are seamlessly integrated with 1) and 2) to handle complicated I/O patterns efficiently. Combining these above three techniques, the proposed FTL-based cache management approach is superior to several existing methods, as demonstrated by extensive experiments running on realistic on-board remote sensing processing I/O traces.
C1 [Zhang, Tong; Luo, Ping; Cheng, Ze] Wuhan Univ, State Key Lab Informat Engn Surveying Mapping & R, Wuhan 430079, Hubei, Peoples R China.
   [Li, Jing] Univ Denver, Dept Geog & Environm, Denver, CO 80208 USA.
C3 Wuhan University; University of Denver
RP Zhang, T; Luo, P (corresponding author), Wuhan Univ, State Key Lab Informat Engn Surveying Mapping & R, Wuhan 430079, Hubei, Peoples R China.
EM zhangt@whu.edu.cn; pluto@whu.edu.cn; chengze@whu.edu.cn;
   jing.li145@du.edu
RI Li, Zexi/KFA-6939-2024
FU National Natural Science Foundation of China [91538102]; Special Program
   for Applied Research on Super Computation of the NSFC-Guangdong Joint
   Fund [U1501501]; LIESMARS Special Research Funding; 2014 Kunshan
   High-level Innovative and Entrepreneurial Talents Program [31]
FX This work was jointly funded by National Natural Science Foundation of
   China under Grant no. 91538102, Special Program for Applied Research on
   Super Computation of the NSFC-Guangdong Joint Fund (the second phase)
   under Grant no.U1501501, LIESMARS Special Research Funding, 2014 Kunshan
   High-level Innovative and Entrepreneurial Talents Program under Grant
   no. 31.
CR Beyls K., 2001, Proceedings of the IASTED International Conference. Parallel and Distributed Computing and Systems, P617
   Chang H., 2015, P IEEE ACM INT C COM
   Chen RH, 2017, IEEE T COMPUT AID D, V36, P1203, DOI 10.1109/TCAD.2016.2618881
   Chiang ML, 1999, J SYST SOFTWARE, V48, P213, DOI 10.1016/S0164-1212(99)00059-X
   Comaniciu D, 2002, IEEE T PATTERN ANAL, V24, P603, DOI 10.1109/34.1000236
   Cui JH, 2014, IEEE T CONSUM ELECTR, V60, P614, DOI 10.1109/TCE.2014.7027334
   Dai Hai Ton That, 2015, ACM Transactions on Spatial Algorithms and Systems, V1, DOI 10.1145/2786758
   Ding C, 2003, ACM SIGPLAN NOTICES, V38, P245, DOI 10.1145/780822.781159
   Emrich T., 2010, P 6 INT WORKSH DAT M
   GUPTA A., 2009, P INT C ARCH SUPP PR
   Huang S, 2016, ACM T STORAGE, V12, DOI 10.1145/2737832
   Jin PQ, 2012, DATA KNOWL ENG, V72, P83, DOI 10.1016/j.datak.2011.09.007
   Jung H, 2008, IEEE T CONSUM ELECTR, V54, P1215, DOI 10.1109/TCE.2008.4637609
   Kim J, 2002, IEEE T CONSUM ELECTR, V48, P366
   Kim Y, 2009, SIMUL: 2009 FIRST INTERNATIONAL CONFERENCE ON ADVANCES IN SYSTEM SIMULATION, P125, DOI 10.1109/SIMUL.2009.17
   Koltsidas I., 2011, P ACM INT C MAN DAT
   Lee S.-W., 2008, P ACM INT C MAN DAT
   Lee SW, 2006, LECT NOTES COMPUT SC, V4097, P879
   Lee SW, 2007, ACM T EMBED COMPUT S, V6, DOI 10.1145/1275986.1275990
   Li Z, 2009, IEEE T CONSUM ELECTR, V55, P1351, DOI 10.1109/TCE.2009.5277999
   Liu D, 2017, IEEE T PARALL DISTR, V28, P475, DOI 10.1109/TPDS.2016.2586059
   MATTSON RL, 1970, IBM SYST J, V9, P78, DOI 10.1147/sj.92.0078
   Mittal S, 2016, IEEE T PARALL DISTR, V27, P1537, DOI 10.1109/TPDS.2015.2442980
   Park C, 2008, ACM T EMBED COMPUT S, V7, DOI 10.1145/1376804.1376806
   Park S.-y., 2006, P 2006 INT C COMP AR, P234, DOI DOI 10.1145/1176760.1176789
   Sarwat M, 2013, GEOINFORMATICA, V17, P417, DOI 10.1007/s10707-012-0164-9
   Yoo YS, 2007, LECT NOTES COMPUT SC, V4705, P201
   Zhong K, 2017, IEEE T PARALL DISTR, V28, P3089, DOI 10.1109/TPDS.2017.2713780
NR 28
TC 2
Z9 2
U1 0
U2 8
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2018
VL 88
BP 1
EP 12
DI 10.1016/j.sysarc.2018.04.003
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA GQ9BF
UT WOS:000442060200001
DA 2024-07-18
ER

PT J
AU Liu, TW
   Liu, YF
   Chen, YS
AF Liu, Ta-Wei
   Liu, Yen-Fang
   Chen, Ya-Shu
TI Energy-aware run-time task partition and allocation in dynamic partial
   reconfigurable systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Energy-aware scheduling; Partial reconfiguration; Task allocation; SW/HW
   Co-scheduling
ID ALGORITHMS
AB Dynamic partial reconfigurable systems with a processor and a field-programmable gate array are promising innovations for meeting the requirement of mobile embedded devices. These systems demonstrate low power consumption and high performance. However, with limited battery life and chip size, energy saving and area allocation are critical concerns for such systems. In this study, an energy-aware hardware/software partition is presented to minimize the system energy consumption, and a contention aware task allocation is presented to minimize the area requirement and response time. The energy efficiency and schedulability of the proposed methodology were evaluated using a series of workloads, and impressive results were obtained. (C) 2017 Elsevier B.V. All rights reserved.
C1 [Liu, Ta-Wei; Liu, Yen-Fang; Chen, Ya-Shu] Natl Taiwan Univ Sci & Technol, Dept Elect Engn, Taipei, Taiwan.
C3 National Taiwan University of Science & Technology
RP Chen, YS (corresponding author), Natl Taiwan Univ Sci & Technol, Dept Elect Engn, Taipei, Taiwan.
EM M10207408@mail.ntust.edu.tw; M10407414@mail.ntust.edu.tw;
   yschen@mail.ntust.edu.tw
FU MOST [MOST 103-2221-E-011-111-MY3]; NSC [NSC 102-2221-E-011-058]
FX This work is supported in part by a grant from MOST program MOST
   103-2221-E-011-111-MY3 and part by a grant from the NSC program NSC
   102-2221-E-011-058.
CR Abdali E. M., 2016, P 10 INT C DISTR SMA
   [Anonymous], 2010, MICROBLAZE PROC REF
   [Anonymous], 2014, Career and College Readiness Counseling in P-12 Schools
   [Anonymous], 2006, 34410A 34411 AGIL
   [Anonymous], 2012, PART REC XIL FPGAS U
   [Anonymous], 2013, PART REC US GUID
   [Anonymous], 2015, ICE40 ULTR ULTR
   [Anonymous], 2016, AXI HWICAP V3 0
   [Anonymous], 2009, XST US GUID VIRT 6 S
   Clemente JA, 2014, IEEE T VLSI SYST, V22, P1248, DOI 10.1109/TVLSI.2013.2271917
   Bonamy R, 2012, PROC INT CONF RECON
   Charitopoulos G, 2017, INTEGRATION, V57, P34, DOI 10.1016/j.vlsi.2016.11.008
   Chen Z, 2013, J SYST ARCHITECT, V59, P1424, DOI 10.1016/j.sysarc.2013.05.015
   Chuan Hong, 2011, Proceedings of the 2011 NASA/ESA Conference on Adaptive Hardware and Systems (AHS), P264, DOI 10.1109/AHS.2011.5963946
   Dick RP, 1998, HARDW SOFTW CODES, P97, DOI 10.1109/HSC.1998.666245
   Guo Z, 2005, DES AUT TEST EUROPE, P112
   Hong C, 2011, IEEE EMBED SYST LETT, V3, P85, DOI 10.1109/LES.2011.2167737
   Honglei Han, 2010, Proceedings of the 2010 International Conference on Computer and Information Application (ICCIA 2010), P182, DOI 10.1109/ICCIA.2010.6141566
   Hsiung PA, 2010, ACM T RECONFIG TECHN, V4, DOI 10.1145/1857927.1857936
   Huang CH, 2010, J SYST ARCHITECT, V56, P545, DOI 10.1016/j.sysarc.2010.07.007
   Ichinomiya Y., 2012, P INT C ALG ARCH PAR
   Iturbe X., 2011, Proceedings of the 2011 NASA/ESA Conference on Adaptive Hardware and Systems (AHS), P104, DOI 10.1109/AHS.2011.5963923
   Iturbe X., 2010, Proceedings 2010 International Conference on Field-Programmable Technology (FPT 2010), P224, DOI 10.1109/FPT.2010.5681494
   Iturbe X, 2013, INT J RECONFIGURABLE, V2013, DOI 10.1155/2013/905057
   Jing Yiming., 2014, Parallel Computational Fluid Dynamics, P532, DOI DOI 10.1007/978-3-642-53962-6_48
   Kao CC, 2015, IEEE T PARALL DISTR, V26, P858, DOI 10.1109/TPDS.2014.2312924
   Li GS, 2014, J COMPUT, V9, P1309, DOI 10.4304/jcp.9.6.1309-1315
   Li YB, 2013, INT J INNOV COMPUT I, V9, P1715
   LIU CL, 1973, J ACM, V20, P46, DOI 10.1145/321738.321743
   Liu P, 2013, MATH COMPUT MODEL, V58, P409, DOI 10.1016/j.mcm.2012.11.001
   Lu Y, 2009, LECT NOTES COMPUT SC, V5453, P216, DOI 10.1007/978-3-642-00641-8_22
   Lübbers E, 2010, DYNAMICALLY RECONFIGURABLE SYSTEMS: ARCHITECTURES, DESIGN METHODS AND APPLICATIONS, P269, DOI 10.1007/978-90-481-3485-4_13
   Marconi T, 2008, LECT NOTES COMPUT SC, V4943, P306, DOI 10.1007/978-3-540-78610-8_33
   Marconi T, 2010, LECT NOTES COMPUT SC, V5992, P194, DOI 10.1007/978-3-642-12133-3_19
   Mtibaa A, 2007, COMPUT ELECTR ENG, V33, P285, DOI 10.1016/j.compeleceng.2007.02.005
   Mueller R, 2012, VLDB J, V21, P1, DOI 10.1007/s00778-011-0232-z
   Pao-Ann Hsiung, 2007, 2007 5th IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P87
   Purgato Andrea, 2016, P PAR DISTR PROC S W
   Souissi O., 2012, P 9 INT C MOD OPT SI
   Su Y., 2015, J COMPUT INF SYST, V11, P237
   Tillenius M, 2015, ACM T EMBED COMPUT S, V14, DOI 10.1145/2638554
   Vasudevan A, 2014, INT C PAR DISTRIB SY, P95, DOI 10.1109/PADSW.2014.7097796
   Wu JG, 2008, DES AUTOM EMBED SYST, V12, P345, DOI 10.1007/s10617-008-9032-0
   Yuan MX, 2010, ACM T DES AUTOMAT EL, V15, DOI 10.1145/1698759.1698763
   Yuh PH, 2009, ACM T DES AUTOMAT EL, V14, DOI 10.1145/1562514.1562519
NR 45
TC 1
Z9 1
U1 0
U2 3
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2017
VL 78
BP 55
EP 67
DI 10.1016/j.sysarc.2017.06.006
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FD3CQ
UT WOS:000407411500004
DA 2024-07-18
ER

PT J
AU Pelliccione, P
   Knauss, E
   Heldal, R
   Ågren, SM
   Mallozzi, P
   Alminger, A
   Borgentun, D
AF Pelliccione, Patrizio
   Knauss, Eric
   Heldal, Rogardt
   Agren, S. Magnus
   Mallozzi, Piergiuseppe
   Alminger, Anders
   Borgentun, Daniel
TI Automotive Architecture Framework: The experience of Volvo Cars
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Architecture framework; Software architecture; Automotive domain;
   Systems of Systems; Continuous integration and deployment; Automotive
   ecosystem
ID REQUIREMENTS
AB The automotive domain is living an extremely challenging historical moment shocked by many emerging business and technological needs. Electrification, autonomous driving, and connected cars are some of the driving needs in this changing world. Increasingly, vehicles are becoming software-intensive complex systems and most of the innovation within the automotive industry is based on electronics and software. Modern vehicles can have over 100 Electronic Control Units (ECUs), which are small computers, together executing gigabytes of software. ECUs are connected to each other through several networks within the car, and the car is increasingly connected with the outside world. These novelties ask for a change on how the software is engineered and produced and for a disruptive renovation of the electrical and software architecture of the car. In this paper we describe the current investigation of Volvo Cars to create an architecture framework able to cope with the complexity and needs of present and future vehicles. Specifically, we present scenarios that describe demands for the architectural framework and introduce three new viewpoints that need to be taken into account for future architectural decisions: Continuous Integration and Deployment, Ecosystem and Transparency, and car as a constituent of a System of Systems. Our results are based on a series of focus groups with experts in automotive engineering and architecture from different companies and universities. (C) 2017 Elsevier B.V. All rights reserved.
C1 [Pelliccione, Patrizio; Knauss, Eric; Heldal, Rogardt; Agren, S. Magnus; Mallozzi, Piergiuseppe] Chalmers Univ Technol, Gothenburg, Sweden.
   [Pelliccione, Patrizio; Knauss, Eric; Heldal, Rogardt; Agren, S. Magnus; Mallozzi, Piergiuseppe] Univ Gothenburg, Dept Comp Sci & Engn, Gothenburg, Sweden.
   [Alminger, Anders; Borgentun, Daniel] Volvo Cars, Gothenburg, Sweden.
   [Heldal, Rogardt] Bergen Univ Coll, Bergen, Norway.
C3 Chalmers University of Technology; University of Gothenburg; Volvo;
   Western Norway University of Applied Sciences
RP Pelliccione, P (corresponding author), Chalmers Univ Technol, Gothenburg, Sweden.; Pelliccione, P (corresponding author), Univ Gothenburg, Dept Comp Sci & Engn, Gothenburg, Sweden.
EM patrizio.pelliccione@gu.se; eric.knauss@gu.se; heldal@chalmers.se;
   magnus.agren@chalmers.se; mallozzi@chalmers.se;
   anders.alminger@volvocars.com; daniel.borgentun@volvocars.com
RI Pelliccione, Patrizio/Q-5118-2019; Pelliccione, Patrizio/A-4105-2008
OI Pelliccione, Patrizio/0000-0002-5438-2281; Pelliccione,
   Patrizio/0000-0002-5438-2281; Knauss, Eric/0000-0002-6631-872X
FU Wallenberg Autonomous Systems Program (WASP)
FX We would like to thank Rich Hilliard for his precious comments and
   support. We would like to thanks also the consortium of the NGEA project
   for the valuable input that allowed the definition of the architecture
   framework. This work is also partially supported by the Wallenberg
   Autonomous Systems Program (WASP).
CR [Anonymous], 2015, THESIS TU EINDHOVEN
   [Anonymous], 2008, A Practical Guide To SysML: The Systems Modeling Language
   [Anonymous], ISOIECJTC1SC7WG42
   [Anonymous], 2000, ATAM: Method for Architecture Evaluation
   [Anonymous], 2000, 15704 ISO
   [Anonymous], 2011, ISO/IEC/IEEE 42010:2011
   [Anonymous], 2005, SER ADDISON WESLEY O
   Averbakh A., 2014, P 26 INT C SOFTW ENG, P355
   Boucharas V, 2009, IWOCE 2009: INTERNATIONAL WORKSHOP ON OPEN COMPONENT ECOSYSTEM, P41
   Broy M., 2006, 28th International Conference on Software Engineering Proceedings, P33, DOI 10.1145/1134285.1134292
   Broy M., 2009, TECHNICAL REPORT
   Broy M, 2009, COMPUTER, V42, P98, DOI 10.1109/MC.2009.413
   Clements P., 2003, SEI S SOFTW
   Cuenot P, 2010, LECT NOTES COMPUT SC, V6100, P297, DOI 10.1007/978-3-642-16277-0_11
   Cusumano M., 2013, DEFINING SOFTWARE EC
   Di Ruscio D., 2010, DEV NEXT GENERATION
   Eeles P., 2010, The Process of Software Architecting
   Eliasson U, 2015, 2015 12TH WORKING IEEE/IFIP CONFERENCE ON SOFTWARE ARCHITECTURE (WICSA), P115, DOI 10.1109/WICSA.2015.18
   Emery D., 2009, 42010 ISOIEC WICSAEC
   Fagerstrom Mikael, 2016, P 25 INT S SOFTW TES, P225, DOI [10.1145/2931037.2931064, DOI 10.1145/2931037.2931064]
   Fennel H., 2006, CONVERGENCE, V2006, P10
   FINKELSTEIN A, 1992, INT J SOFTW ENG KNOW, V2, P31, DOI 10.1142/S0218194092000038
   Franch X., 2015, P 23 INT REQ ENG C R
   Fricker S., 2009, SPECIFICATION ANAL R
   Fricker S, 2010, LECT NOTES COMPUT SC, V6182, P60, DOI 10.1007/978-3-642-14192-8_7
   Furst S., 2009, 14 INT VDI C EL SYST, V62
   Gongora H.G.C., 2013, Complex Systems Design & Management, P241
   Greenberg A., 2015, WIRED
   Grubb A.M., 2016, P 24 IEEE INT REQ EN, P347
   Hammouda I., 2015, P 2 INT WORKSH RAP C
   Hanssen GK, 2012, J SYST SOFTWARE, V85, P1455, DOI 10.1016/j.jss.2011.04.020
   Heldal R., 2016, ACM IEEE 19 INT C MO
   Hilliard R., 2012, 2012 Joint Working IEEE/IFIP Conference on Software Architecture (WICSA 2012) & European Conference on Software Architecture (ECSA 2012), P131, DOI 10.1109/WICSA-ECSA.212.21
   Hilliard R., 2010, P ASE 10, P305, DOI DOI 10.1145/1858996.1859057
   Hosseini M., 2016, P 22 INT WORK C REQ
   Hosseini M, 2016, LECT NOTES COMPUT SC, V9694, P239, DOI 10.1007/978-3-319-39696-5_15
   Jansen S, 2013, SOFTWARE ECOSYSTEMS: ANALYZING AND MANAGING BUSINESS NETWORKS IN THE SOFTWARE INDUSTRY, P29
   Knauss E, 2014, P MD2P2 MODELS, P38
   Knauss E, 2014, INT REQUIR ENG CONF, P319, DOI 10.1109/RE.2014.6912276
   Kruchten P., 1995, IEEE SOFTW, V12
   Kruchten P, 2008, J SYST SOFTWARE, V81, P2413, DOI 10.1016/j.jss.2008.08.025
   Lago P, 2015, IEEE SOFTWARE, V32, P98, DOI 10.1109/MS.2014.28
   Little T, 2006, IEEE SOFTWARE, V23, P48, DOI 10.1109/MS.2006.82
   M. of Defence UK, 2012, MOD ARCH FRAM MODAF
   Malavolta I, 2013, IEEE T SOFTWARE ENG, V39, P869, DOI 10.1109/TSE.2012.74
   Marca D.A., 1987, SADT - Structured Analysis and Design Technique
   MCCONNELL S, 1996, RAPID DEV TAMING WIL
   MEDVIDOVIC N, 2000, IEEE T SOFTW ENG, V26
   Mellegard Niklas, 2013, MODELSWARD 2013. 1st International Conference on Model-Driven Engineering and Software Development. Proceedings, P297
   O. Group, 2011, OP GROUP ARCH FRAM T
   Olsson H.H., 2015, P 41 EUR C SOFTW ENG
   Oquendo F., 2016, P 11 SYSTEM SYSTEMS, P1, DOI [10.1109/SYSOSE.2016.7542926, DOI 10.1109/SYSOSE.2016.7542926]
   Ostberg K., 2013, P SAFECOMP 2013 WORK
   Pelliccione P, 2016, 2016 WORKSHOP ON AUTOMOTIVE SYSTEMS/SOFTWARE ARCHITECTURES (WASA), P18, DOI 10.1109/WASA.2016.9
   Rappl M.V. M., 2002, SAE TECHNICAL PAPER
   Rozanski N., 2005, SOFTWARE SYSTEMS ARC
   Salehie M, 2009, ACM T AUTON ADAP SYS, V4, DOI 10.1145/1516533.1516538
   Schneider D, 2013, ACM T AUTON ADAP SYS, V8, DOI 10.1145/2491465.2491467
   Shahrokni A., 2016, 2016010028 SAE, DOI [10.4271/2016-01-0028, DOI 10.4271/2016-01-0028]
   Soltani M., 2015, P 5 IEEE INT WORKSH
   Soltani M., 2015, P 23 IEEE INT REQ EN
   Ståhl D, 2014, J SYST SOFTWARE, V87, P48, DOI 10.1016/j.jss.2013.08.032
   U.D.D.C.I. Officer, 2010, US DEP DEF ARCH FRAM
   van Staa Peter, 2014, EUR TECHN C WROCL JU
   Volvo Cars, 2015, VOLV CARS CONN CAR P
   Waterman M, 2015, 2015 IEEE/ACM 37TH IEEE INTERNATIONAL CONFERENCE ON SOFTWARE ENGINEERING, VOL 1, P347, DOI 10.1109/ICSE.2015.54
   Wnuk K, 2014, LECT NOTES BUS INF P, V182, P212
NR 67
TC 48
Z9 52
U1 2
U2 35
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUN
PY 2017
VL 77
BP 83
EP 100
DI 10.1016/j.sysarc.2017.02.005
PG 18
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA EY9FB
UT WOS:000404303400009
DA 2024-07-18
ER

PT J
AU Dominguez, C
   Hassan, H
   Crespo, A
AF Dominguez, Carlos
   Hassan, Houcine
   Crespo, Alfons
TI Emotional robot control architecture implementation using FPGAs
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Field-programmable gate array (FPGA); Mobile robots applications;
   Embedded systems; Hardware/software co-design; VHDL
ID RECOGNITION; SYSTEM
AB Emotional control architectures are becoming promising solutions for the design of the robots of the future. The emotions motivate the robot behaviors to fulfill the objectives. The workload of the emotions increases with the complexity of the applications, which reduces the capacity of the processor to undertake more complex problems. A simple but costly solution would be the use of high performance computers to solve the complex problems. However, taking advantage of the potential parallelism of the emotions, this paper proposes a less expensive solution using low cost Cyclone FPGAs. Different FPGA devices are compared to analyze their suitability to cope with different industrial mobile robotic applications. The experiments are conducted taking into account different environmental conditions, robot dynamics and emotional states. The results of the evaluation show that Cyclone V outperforms the original RT-SW solution in 5 times and can undertake the 97% of the problems of the robot, while Cyclone IV improves the performances in about 4 times solving medium and few complex problems. Cyclone 2 and 3 double the performance of the RT-SW and are useful for simple robotic applications. (C) 2016 Elsevier B.V. All rights reserved.
C1 [Dominguez, Carlos; Hassan, Houcine; Crespo, Alfons] Univ Politecn Valencia, Dept Comp Engn DISCA, Valencia, Spain.
C3 Universitat Politecnica de Valencia
RP Dominguez, C (corresponding author), Univ Politecn Valencia, Dept Comp Engn DISCA, Valencia, Spain.
EM carlosd@disca.upv.es; husein@disca.upv.es; acrespo@disca.upv.es
RI hassan, houcine/AAG-6212-2019; Crespo, Alfons/AAB-5709-2020; Dominguez,
   Carlos/R-8748-2019
OI Crespo, Alfons/0000-0002-6606-7406; 
FU FP7 ICT Dreams [PAID/2012/325]
FX This work was supported in part under Grant FP7 ICT Dreams and Grant
   PAID/2012/325.
CR Ackerman E., 2012, IEEE SPECTR
   Salichs MA, 2012, IEEE T AFFECT COMPUT, V3, P56, DOI 10.1109/T-AFFC.2011.32
   [Anonymous], 2007, AS TECHN INF
   [Anonymous], 2013, MATR MXE 1000 SER
   [Anonymous], 2013, GUARD DAT
   [Anonymous], ETH SCI TECHN ENG 20
   [Anonymous], 2012, CISC VIS NETW IND GL
   Arkin RC, 2012, P IEEE, V100, P571, DOI 10.1109/JPROC.2011.2173265
   Burian P, 2016, J REAL-TIME IMAGE PR, V11, P155, DOI 10.1007/s11554-013-0331-8
   Castillo JC, 2016, COGN COMPUT, V8, P357, DOI 10.1007/s12559-016-9383-y
   Cheng O, 2011, IEEE T IND ELECTRON, V58, P850, DOI 10.1109/TIE.2009.2022520
   Daglarli E., 2009, NEUROCOMPUTING
   Damiano L., 2010, AI INSP BIOL AIIB S
   Dominguez C., 2006, 32 ANN C IEEE INT EL
   Dominguez C., 2009, 2009 INT C ART INT J
   Gomperts A., 2011, IEEE T IND INF, V7
   GPy, 2012, Technical Report
   Hawes N, 2009, KNOWL-BASED SYST, V22, P509, DOI 10.1016/j.knosys.2008.10.010
   Lee-Johnson CP, 2010, IEEE T SYST MAN CY B, V40, P469, DOI 10.1109/TSMCB.2009.2026826
   Malfaz M., 2010, INTELLIGENCE SIMULAT, V2, P21
   Monmasson E., 2011, IEEE T IND INF, V7
   Moravec H., 2009, SCI AM
   Moshkina L., 2009, IEEE INT C ROB AUT, P2009
   Naouar MW, 2007, IEEE T IND ELECTRON, V54, P1907, DOI 10.1109/TIE.2007.898302
   Sloman A, 2009, LECT NOTES ARTIF INT, V5436, P248, DOI 10.1007/978-3-642-00616-6_12
   Tsai CC, 2011, IEEE T IND ELECTRON, V58, P1016, DOI 10.1109/TIE.2010.2048291
   Ventura R., 2009, NEUROCOMPUTING
NR 27
TC 2
Z9 2
U1 0
U2 6
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2017
VL 72
SI SI
BP 29
EP 41
DI 10.1016/j.sysarc.2016.08.004
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA EJ9JN
UT WOS:000393542500004
DA 2024-07-18
ER

PT J
AU Lopriore, L
AF Lopriore, Lanfranco
TI Memory protection in embedded systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Access right; Embedded system; Password; Protection; Revocation
AB With reference to an embedded system featuring no support for memory management, we present a model of a protection system based on passwords. At the hardware level, our model takes advantage of a memory protection unit (MPU) interposed between the processor and the complex of the main memory and the input-output devices. The MPU supports both concepts of a protection context and a protection domain. A protection context is a set of access rights for the memory pages; a protection domain is a set of one or more protection contexts. Passwords are associated with protection domains. A process that holds a given password can take advantage of this password to activate the corresponding domain. A small set of protection primitives makes it possible to modify the composition of the domains in a strictly controlled fashion.
   The proposed protection model is evaluated from a number of important viewpoints, which include password distribution, review and revocation, the memory requirements for storage of the information concerning protection, and the time necessary for password validation. (c) 2016 Elsevier B.V. All rights reserved.
C1 [Lopriore, Lanfranco] Univ Pisa, Dipartimento Ingn Informaz, Via G Caruso 16, I-56126 Pisa, Italy.
C3 University of Pisa
RP Lopriore, L (corresponding author), Univ Pisa, Dipartimento Ingn Informaz, Via G Caruso 16, I-56126 Pisa, Italy.
EM l.lopriore@iet.unipi.it
FU TENACE PRIN Project - Italian Ministry of Education, University and
   Research [20103P34XC_008]
FX This work has been partially supported by the TENACE PRIN Project (Grant
   no. 20103P34XC_008) funded by the Italian Ministry of Education,
   University and Research.
CR ANDERSON M, 1986, COMPUT J, V29, P1, DOI 10.1093/comjnl/29.1.1
   [Anonymous], 1984, Capability-Based Computer Systems
   [Anonymous], 2000, P INT SCH FDN SEC AN
   Bakhtiari S., 1995, CRYPTOGRAPHIC HASH F
   CHASE JS, 1994, ACM T COMPUT SYST, V12, P271, DOI 10.1145/195792.195795
   Choi Jin-Hyuck., 2002, COMPUTER ARCHITECTUR, V1, P3
   DEVIVO M, 1995, SIGPLAN NOTICES, V30, P29, DOI 10.1145/208639.208641
   Dunkels A, 2004, CONF LOCAL COMPUT NE, P455
   Egger B, 2010, IEEE T COMPUT, V59, P1047, DOI 10.1109/TC.2009.188
   Francillon Aurelien., 2009, Proceedings of the 1st ACM Workshop on Secure Execution of Untrusted Code, P19, DOI DOI 10.1145/1655077.1655083
   FURHT B, 1987, COMPUTER, V20, P48, DOI 10.1109/MC.1987.1663508
   GLIGOR VD, 1979, IEEE T SOFTWARE ENG, V5, P575, DOI 10.1109/TSE.1979.230193
   Heiser G, 1998, SOFTWARE PRACT EXPER, V28, P901, DOI 10.1002/(SICI)1097-024X(19980725)28:9<901::AID-SPE181>3.0.CO;2-7
   Ho N., 2010, ACM International Conference Proceeding Series, P114, DOI [10.1145/1852611.1852634. Citation on page 22, DOI 10.1145/1852611.1852634.CITATIONONPAGE22]
   Hu Y.-C., 2005, P 3 INT C APPL CRYPT
   Jacob B, 1998, COMPUTER, V31, P33, DOI 10.1109/2.683005
   Kumar R, 2007, DES AUT CON, P218, DOI 10.1109/DAC.2007.375156
   LAMPORT L, 1981, COMMUN ACM, V24, P770, DOI 10.1145/358790.358797
   Leung A. W., 2007, P ACM IEEE C SUP REN
   Levis P, 2005, AMBIENT INTELLIGENCE, P115
   Lopriore L, 2015, COMPUT J, V58, P782, DOI 10.1093/comjnl/bxt131
   Lopriore L, 2014, MICROPROCESS MICROSY, V38, P226, DOI 10.1016/j.micpro.2014.01.004
   Lopriore L, 2013, COMPUT J, V56, P478, DOI 10.1093/comjnl/bxs138
   Miller D. S., 2006, P 8 IASTED INT C PAR
   Pose R, 2001, AUST COMP S, V23, P105, DOI 10.1109/ACAC.2001.903370
   SALTZER JH, 1975, P IEEE, V63, P1278, DOI 10.1109/PROC.1975.9939
   SANDHU RS, 1988, INFORM PROCESS LETT, V27, P95, DOI 10.1016/0020-0190(88)90099-3
   Schneider F., 2003, IEEE Security Privacy, V99, P55, DOI [10.1109/MSECP.2003.1236236, DOI 10.1109/MSECP.2003.1236236]
   SCHROEDER MD, 1972, COMMUN ACM, V15, P157, DOI 10.1145/361268.361275
   Shapiro JS, 1999, OPERATING SYSTEMS REVIEW, VOL 33, NO 5, DECEMBER 1999, P170, DOI 10.1145/319344.319163
   Simpson Matthew., 2005, P INT C COMPILERS AR, P66
   Stecklina O., 2011, P 1 INT C PERV EMB C
   Stecklina O., 2013, P 8 IEEE INT S IND E
   Trappe W, 2003, IEEE T MULTIMEDIA, V5, P544, DOI 10.1109/TMM.2003.813279
   Wilkes M. V., 1982, Computer Architecture News, V10, P107, DOI 10.1145/964750.801834
NR 35
TC 3
Z9 4
U1 1
U2 7
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD FEB
PY 2016
VL 63
BP 61
EP 69
DI 10.1016/j.sysarc.2016.01.006
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DK0LG
UT WOS:000374603700005
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Lari, V
   Teich, J
   Tanase, A
   Witterauf, M
   Khosravi, F
   Meyer, BH
AF Lari, Vahid
   Teich, Juergen
   Tanase, Alexandru
   Witterauf, Michael
   Khosravi, Faramarz
   Meyer, Brett H.
TI Techniques for on-demand structural redundancy for massively parallel
   processor arrays
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Fault tolerance; Coarse-grained reconfigurable Architectures;
   Reliability analysis
ID GRAINED RECONFIGURABLE ARCHITECTURE; FAULTS
AB In this paper, we present techniques for providing on-demand structural redundancy for Coarse-Grained Re-configurable Array (CGRAs) and a calculus for determining the gains of reliability when applying these replication techniques from the perspective of safety-critical parallel loop program applications. Here, for protecting massively parallel loop computations against errors like soft errors, well-known replication schemes such as Dual Modular Redundancy (DMR) and Triple Modular Redundancy (TMR) must be applied to each single Processor Element (PE) rather than one based on application requirements for reliability and Soft Error Rates (SERs). Moreover, different voting options and signal replication schemes are investigated. It will be shown that hardware voting may be accomplished at negligible hardware cost, i.e. less than two percent area overhead per PE, for a class of reconfigurable processor arrays called Tightly Coupled Processor Arrays (TCPAs). As a major contribution of this paper, a formal analysis of the reliability achievable by each combination of replication and voting scheme for parallel loop executions on CGRAs in dependence of a given SER and application timing characteristics (schedule) is elaborated. Using this analysis, error detection latencies may be computed and proper decisions which replication scheme to choose at runtime to guarantee a maximal probability of failure on-demand can be derived. Finally, fault-simulation results are provided and compared with the formal analysis of reliability. (C) 2015 Elsevier B.V. All rights reserved.
C1 [Lari, Vahid; Teich, Juergen; Tanase, Alexandru; Witterauf, Michael; Khosravi, Faramarz] Univ Erlangen Nurnberg, Dept Comp Sci, D-91054 Erlangen, Germany.
   [Meyer, Brett H.] McGill Univ, Dept Elect & Comp Engn, Montreal, PQ H3A 2T5, Canada.
C3 University of Erlangen Nuremberg; McGill University
RP Lari, V (corresponding author), Univ Erlangen Nurnberg, Dept Comp Sci, D-91054 Erlangen, Germany.
EM vahid.lari@cs.fau.de
FU German Research Foundation (DFG) as part of the Transregional
   Collaborative Research Centre "Invasive Computing" [SFB/TR 89]
FX This work was supported by the German Research Foundation (DFG) as part
   of the Transregional Collaborative Research Centre "Invasive Computing"
   (SFB/TR 89).
CR Alexandrescu D., 2011, 2011 IEEE 17th International On-Line Testing Symposium (IOLTS 2011), P175, DOI 10.1109/IOLTS.2011.5993833
   Alnajjar D, 2009, I C FIELD PROG LOGIC, P186, DOI 10.1109/FPL.2009.5272317
   [Anonymous], 2008, P PROGRAMMING LANGUA
   [Anonymous], P C DES AUT TEST EUR
   [Anonymous], 2006, P INT WORKSH REC COM, P31
   [Anonymous], 2005, 61508 IEC 1
   Azeem MM, 2011, IEEE INT SYMP DESIGN, P441, DOI 10.1109/DDECS.2011.5783133
   Baumann RC, 2005, IEEE T DEVICE MAT RE, V5, P305, DOI 10.1109/TDMR.2005.853449
   Bolchini C, 2003, IEEE T RELIAB, V52, P458, DOI 10.1109/TR.2003.821935
   Bolchini C, 2013, IEEE T COMPUT, V62, P2489, DOI 10.1109/TC.2012.226
   Borkar S, 2007, DES AUT CON, P746, DOI 10.1109/DAC.2007.375263
   CRISTIAN F, 1991, COMMUN ACM, V34, P56, DOI 10.1145/102792.102801
   Feautrier P., 1996, Data Parallel Programming Model. Foundations, HPF Realization, and Scientific Applications, P79
   Glein R., 2014, P FIELD PROGR CUST C
   Gong C, 1996, IEEE T PARALL DISTR, V7, P1238, DOI 10.1109/71.553273
   Han K, 2014, IEEE T DEPEND SECURE, V11, P392, DOI 10.1109/TDSC.2013.54
   Hannig F., 2013, P ACM INT C COMP FRO, DOI [10.1145/2482767.2482770, DOI 10.1145/2482767.2482770]
   Hannig F, 2014, ACM T EMBED COMPUT S, V13, DOI 10.1145/2584660
   Hu J, 2009, ACM T EMBED COMPUT S, V8, DOI 10.1145/1550987.1550990
   I.O.f.S. ISO, 2011, 26262 IOFS ISO
   Imagawa T, 2013, DES AUT TEST EUROPE, P701
   Jacobs A, 2012, ACM T RECONFIG TECHN, V5, DOI 10.1145/2392616.2392619
   Jafri SMAH, 2010, INT SYM QUAL ELECT, P845, DOI 10.1109/ISQED.2010.5450481
   Jun Yao, 2014, IEEE Micro, V34, P54, DOI 10.1109/MM.2014.92
   Mitra S., 2000, Proceedings 18th IEEE VLSI Test Symposium, P465, DOI 10.1109/VTEST.2000.843880
   Mukherjee S, 2008, ARCHITECTURE DESIGN FOR SOFT ERRORS, P1, DOI 10.1016/B978-012369529-1.50003-3
   NELSON VP, 1990, COMPUTER, V23, P19, DOI 10.1109/2.56849
   Pillai A., 2007, ADV INF NETW APPL WO, V1, P811, DOI [10.1109/AINAW.2007.152, DOI 10.1109/AINAW.2007.152]
   Pillement S, 2008, EURASIP J EMBED SYST, DOI 10.1155/2008/562326
   Prasad V. B., 1989, IEEE Potentials, V8, P17, DOI 10.1109/45.31576
   Rau B. R., 1981, 14th Annual Microprogramming Workshop, P183
   Schweizer T., 2011, Proceedings of the 2011 International Conference on Reconfigurable Computing and FPGAs (ReConFig 2011), P135, DOI 10.1109/ReConFig.2011.57
   Schweizer T, 2012, IEEE SYM PARA DISTR, P320, DOI 10.1109/IPDPSW.2012.39
   Tanase A., 2015, P 26 IEEE INT C APPL
   TEICH J, 1993, INTEGRATION, V14, P297, DOI 10.1016/0167-9260(93)90013-3
   Teich J, 1996, INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS 1996, PROCEEDINGS, P131, DOI 10.1109/ASAP.1996.542808
   Teich J, 2013, IEEE INT CONF ASAP, P1
   Teich J, 2008, IT-INF TECHNOL, V50, P300, DOI 10.1524/itit.2008.0499
   THIELE L, 1989, 1989 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-3, P2239, DOI 10.1109/ISCAS.1989.100823
   Thiele L., 1991, Algorithms and Parallel VLSI Architectures. Lectures and Tutorials Presented at the International Workshop, P329
   Yao J, 2014, IEEE T NUCL SCI, V61, P3250, DOI 10.1109/TNS.2014.2367541
   Yuki Tomofumi, 2013, CS13105 COL STAT U
NR 42
TC 5
Z9 5
U1 0
U2 4
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2015
VL 61
IS 10
SI SI
BP 615
EP 627
DI 10.1016/j.sysarc.2015.10.004
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DA0NA
UT WOS:000367492700012
DA 2024-07-18
ER

PT J
AU Meier, M
   Breddemann, M
   Spinczyk, O
AF Meier, Matthias
   Breddemann, Mark
   Spinczyk, Olaf
TI Interfacing the hardware API with a feature-based operating system
   family
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE HW/SW co-design; Software-centric configuration; Operating system;
   MPSoC; Hardware representation; FPGA
AB Multiprocessor systems on a chip (MPSoCs) are a popular class of course-grained parallel computer architectures, which are very useful, because they support re-use of legacy software components and application-specific tailoring of hardware structures at the same time. Furthermore, model-driven design frameworks for MPSoCs such as Xilinx' EDK or our own LavA-framework facilitate very fast system development. However, in this paper we argue that these design frameworks are not ideal from the development process perspective. Instead, we propose a software-centric approach that is based on the hardware API concept. The API is a representation of hardware components on the software level, which is generated from a hardware meta-model. It allows us to automatically derive a hardware structure based on access patterns in software, revealed by a static code analysis. This trick reduces the number of hardware details the developer needs to deal with and avoids configuration inconsistencies between the hardware and software levels by design. Furthermore, we present how the development process can benefit from the hardware API, when the API is interfaced with a configurable operating system. (C) 2015 Elsevier B.V. All rights reserved.
C1 [Meier, Matthias; Breddemann, Mark; Spinczyk, Olaf] Tech Univ Dortmund, Dept Comp Sci 12, D-44221 Dortmund, Germany.
C3 Dortmund University of Technology
RP Meier, M (corresponding author), Tech Univ Dortmund, Otto Hahn Str 16, D-44221 Dortmund, Germany.
EM matthias2.meier@tu-dortmund.de; mark.bredde-mann@tu-dortmund.cle;
   olaf.spinczyk@tu-dortmund.de
FU German Research Foundation (DFG) [SP 968/4-2]
FX This work is supported by the German Research Foundation (DFG) under
   Grant No. SP 968/4-2.
CR [Anonymous], 42 HAW INT C SYST SC
   [Anonymous], 2009, P 2009 USENIX ANN TE
   [Anonymous], 1990, FEATURE ORIENTED DOM
   [Anonymous], 1974, PROC IFIP C 74
   Arpinen T., 2006, P C DES AUT TEST EUR
   Carara EA, 2009, IEEE INT SYMP CIRC S, P1345, DOI 10.1109/ISCAS.2009.5118013
   GPy, 2012, Technical Report
   Honda S, 2004, INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS, P158
   Kangas T., 2006, ACM T EMBED COMPUT S, V5, P281
   Kiczales G, 1997, LECT NOTES COMPUT SC, V1241, P220, DOI 10.1007/BFb0053381
   KUMAR S, 1994, COMPUTER, V27, P64, DOI 10.1109/2.294857
   Lukovic S, 2008, P IEEE RAP SYST PROT, P58, DOI 10.1109/RSP.2008.31
   Lyonnard D, 2001, DES AUT CON, P518, DOI 10.1109/DAC.2001.935563
   Meier Matthias, 2010, Proceedings 2010 International Conference on Field Programmable Logic and Applications (FPL 2010), P452, DOI 10.1109/FPL.2010.92
   ROTH R, 1999, 4 HIGH LEV DES VAL T, P73
   Schirmeier H, 2007, SPLC 2007: 11TH INTERNATIONAL SOFTWARE PRODUCT LINE CONFERENCE, PROCEEDINGS, P255, DOI 10.1109/SPLINE.2007.33
   Tanenbaum A.S., 2005, Structured Computer Organization, V5th
   Thiele L, 2007, INT CONF APPL CONCUR, P29, DOI 10.1109/ACSD.2007.53
   Thompson Mark, 2007, 2007 5th IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P9
   Urban M, 2011, LECT NOTES COMPUT SC, V6580, P141, DOI 10.1007/978-3-642-22031-9_5
   Wallentowitz S., 2012, 2012 22nd International Conference on Field Programmable Logic and Applications (FPL), P535, DOI 10.1109/FPL.2012.6339273
   Zhihui Xiong, 2005, 2005 6th International Conference on ASIC Proceedings (IEEE Cat. No.05TH8820C), P939
NR 22
TC 0
Z9 0
U1 0
U2 5
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2015
VL 61
IS 10
SI SI
BP 531
EP 538
DI 10.1016/j.sysarc.2015.07.010
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DA0NA
UT WOS:000367492700003
DA 2024-07-18
ER

PT J
AU Lee, M
   Bak, C
   Lee, JW
AF Lee, Meeyeon
   Bak, Changgyu
   Lee, Jung-Won
TI A prediction and auto-execution system of smartphone application
   services based on user context-awareness
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Smartphone application (App); Context awareness; Context inference;
   Service prediction; Intelligent App service
ID MOBILE; INFORMATION; ONTOLOGY; PHONE
AB Smartphones have emerged as suitable environments for User context-awareness and intelligent service provision due to the high penetration rate, the high usability; various embedded sensors, and so on. In particular, its most unique characteristic is the usage of various applications. However, the most of existing studies through the three steps process (log collection, context inference, and service provision) did not consider smartphone applications (Apps) as the target service. Smartphone users still have to use Apps with manual controls by own decision. Therefore, in this paper, we propose a system to predict smartphone applications based on inferring user context. We define a mobile context model with a new level of context (Situation) and its inference method to perceive a user's intention or purpose related to the App usage. Based on the Situation context, the system predicts Apps which can be useful and helpful for a user and automatically executes it on his/her smartphone. With the proposed system, it will be possible to autonomously provide and manage smartphone application services without users' perception or intervention. (C) 2014 Elsevier B.V. All rights reserved.
C1 [Lee, Meeyeon] Ajou Univ, Ubiquitous Convergence Res Inst, Suwon 443749, South Korea.
   [Bak, Changgyu] Samsung Elect Device Solut Dept, Software R&D Ctr, Yongin 446811, Gyeonggi Do, South Korea.
   [Lee, Jung-Won] Ajou Univ, Dept Elect & Comp Engn, Suwon 443749, South Korea.
C3 Ajou University; Samsung Electronics; Samsung; Ajou University
RP Lee, JW (corresponding author), Ajou Univ, Dept Elect & Comp Engn, Woncheon Hall 305,San 5, Suwon 443749, South Korea.
EM mylee@ajou.ac.kr; changgyu.bak@samsung.com; jungwony@ajou.ac.kr
FU MSIP (Ministry of Science, ICT & Future Planning), Korea, under the ITRC
   (Information Technology Research Center) support program
   [NIPA-2014-H0301-14-1017]; Basic Science Research Program through the
   National Research Foundation of Korea (NRF) - Ministry of Science, ICT &
   Future Planning [NRF-2010-0013796]
FX This research was supported by the MSIP (Ministry of Science, ICT &
   Future Planning), Korea, under the ITRC (Information Technology Research
   Center) support program (NIPA-2014-H0301-14-1017) supervised by the NIPA
   (National IT Industry Promotion Agency).; This research was supported by
   Basic Science Research Program through the National Research Foundation
   of Korea (NRF) funded by the Ministry of Science, ICT & Future Planning
   (NRF-2010-0013796).
CR Ahn J, 2012, HUM-CENTRIC COMPUT I, V2, DOI 10.1186/2192-1962-2-18
   [Anonymous], 2012, SMARTPHONES ACCOUNT
   [Anonymous], J CONVERGENCE
   [Anonymous], J CONVERG
   [Anonymous], 2012, REP FUT TREND LEISUR
   Ballagas R, 2006, IEEE PERVAS COMPUT, V5, P70, DOI 10.1109/MPRV.2006.18
   Chanmin Yoon, 2012, 2012 9th Annual IEEE Communications Society Conference on Sensor, Mesh and Ad Hoc Communications and Networks (SECON), P174, DOI 10.1109/SECON.2012.6275774
   Chung KS, 2012, J INF PROCESS SYST, V8, P521, DOI 10.3745/JIPS.2012.8.3.521
   Hoang T, 2013, J INF PROCESS SYST, V9, P333, DOI 10.3745/JIPS.2013.9.2.333
   Hwang RH, 2009, IEEE PERVAS COMPUT, V8, P40, DOI 10.1109/MPRV.2009.37
   Kim J., 2011, J SOFTW ENG SOC, V24, P47
   Könönen V, 2010, PERVASIVE MOB COMPUT, V6, P181, DOI 10.1016/j.pmcj.2009.07.001
   Korpipää P, 2003, LECT NOTES ARTIF INT, V2680, P451
   Korpipää P, 2003, IEEE PERVAS COMPUT, V2, P42, DOI 10.1109/MPRV.2003.1228526
   Lee M., 2011, J SOFTW ENG SOC, V24, P19
   Luo HL, 2011, HUM-CENT COMPUT INFO, V1, DOI 10.1186/2192-1962-1-5
   Montoliu R, 2013, MULTIMED TOOLS APPL, V62, P179, DOI 10.1007/s11042-011-0982-z
   Noh HY, 2012, INFORM PROCESS MANAG, V48, P1, DOI 10.1016/j.ipm.2011.02.005
   Park SW, 2013, J INF PROCESS SYST, V9, P461, DOI 10.3745/JIPS.2013.9.3.461
   Rangarao K.V., 2007, DIGITAL SIGNAL PROCE
   Reddy S, 2010, ACM T SENSOR NETWORK, V6, DOI 10.1145/1689239.1689243
   Shtykh RY, 2011, HUM-CENTRIC COMPUT I, V1, DOI 10.1186/2192-1962-1-2
   Tsai C. L., 2012, J CONVERGENCE, V3, P23
   Weissenberg N, 2006, GEOINFORMATICA, V10, P55, DOI 10.1007/s10707-005-4886-9
NR 24
TC 7
Z9 8
U1 1
U2 9
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2014
VL 60
IS 8
BP 702
EP 710
DI 10.1016/j.sysarc.2014.04.001
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AR5LT
UT WOS:000343626900009
DA 2024-07-18
ER

PT J
AU Barrio, P
   Carreras, C
   López, JA
   Robles, O
   Jevtic, R
   Sierra, R
AF Barrio, Pablo
   Carreras, Carlos
   Lopez, Juan A.
   Robles, Oscar
   Jevtic, Ruzica
   Sierra, Roberto
TI Memory optimization in FPGA-accelerated scientific codes based on
   unstructured meshes
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Memory; FPGA; Sorting; Coding; Compression; Unstructured mesh
ID EXPLORATION; COMPRESSION
AB This paper approaches the memory bottleneck problem in FPGA-accelerated codes processing unstructured meshes. A methodology to reduce the required memory bandwidth is presented and evaluated, based on the combined application of data sorting, coding and compression techniques. Sorting allows efficient streaming between the memory and the FPGA, improving data locality and avoiding redundant data requests. Coding achieves a compact representation of the mesh connectivity. Differential compression reduces the size of the mesh data. We propose a hardware implementation with low resource requirements, tailored to accelerators based on reconfigurable devices. The combination of techniques reduces the memory traffic of two computational problems down to an average 34% and 19% of their original sizes, respectively. (C) 2014 Elsevier B.V. All rights reserved.
C1 [Barrio, Pablo; Carreras, Carlos; Lopez, Juan A.; Robles, Oscar; Jevtic, Ruzica; Sierra, Roberto] Univ Politecn Madrid, Dept Elect Engn, ETSI Telecomunicac, E-28040 Madrid, Spain.
C3 Universidad Politecnica de Madrid
RP Barrio, P (corresponding author), Avda Complutense 30,Edif C Despacho C-203, Madrid 28040, Spain.
EM pbarrio@die.upm.es; carreras@die.upm.es; juanant@die.upm.es;
   oscar.rmartinez@die.upm.es; ruzica@die.upm.es; rsierra@die.upm.es
RI MARTIN, JUAN ANTONIO LOPEZ/E-5532-2017; Robles Sanchez, Oscar
   David/K-5884-2014; CARRERAS VAQUER, CARLOS/D-4091-2017
OI MARTIN, JUAN ANTONIO LOPEZ/0000-0002-5808-5014; Robles Sanchez, Oscar
   David/0000-0002-3881-7273; Jevtic, Ruzica/0000-0002-5261-5491; CARRERAS
   VAQUER, CARLOS/0000-0002-1594-5635
FU spanish Ministry of Economy and Competitiveness (MINECO)
   [TEC2009-14219-C03-02]; Marie Curie International Outgoing Fellowship
   (FP7 Program)
FX This work has been funded in part by the spanish Ministry of Economy and
   Competitiveness (MINECO) under Project TEC2009-14219-C03-02 and a Marie
   Curie International Outgoing Fellowship (FP7 Program). We would also
   like to thank Francisco Palacios (U. Stanford), and Alfonso Bueno (U.
   Oxford), for providing the datasets and for their advice on CFD.
CR Adler M, 2011, FPGA 11: PROCEEDINGS OF THE 2011 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD PROGRAMMABLE GATE ARRAYS, P25
   Akamine T., 2012, 2012 22nd International Conference on Field Programmable Logic and Applications (FPL), P136, DOI 10.1109/FPL.2012.6339277
   [Anonymous], 2006, TECHNICAL REPORT
   [Anonymous], P 13 INT WORKSH CELL
   [Anonymous], 2013, 2013 23rd International Conference on Field programmable Logic and Applications, DOI [DOI 10.1109/FPL.2013.6645538, 10.1109/FPL.2013.6645538]
   Barrio P., 2011, P 30 IEEE INT PERF C
   Caffarena G, 2010, EURASIP J ADV SIG PR, DOI 10.1155/2010/171027
   Che SA, 2008, 2008 SYMPOSIUM ON APPLICATION SPECIFIC PROCESSORS, P101, DOI 10.1109/SASP.2008.4570793
   Chung ES, 2011, FPGA 11: PROCEEDINGS OF THE 2011 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD PROGRAMMABLE GATE ARRAYS, P97
   Cope B, 2010, IEEE T COMPUT, V59, P433, DOI 10.1109/TC.2009.179
   Devos H., 2008, 2 HIPEAC WORKSH REC, P53
   DURSTENFELD R, 1964, COMMUN ACM, V7, P420, DOI 10.1145/364520.364540
   Edwards SA, 2006, IEEE DES TEST COMPUT, V23, P375, DOI 10.1109/MDT.2006.134
   Eker J, 2003, P IEEE, V91, P127, DOI 10.1109/JPROC.2002.805829
   El-Araby E, 2011, IEEE T PARALL DISTR, V22, P33, DOI 10.1109/TPDS.2010.67
   Engelson V., 2000, Proceedings DCC 2000. Data Compression Conference, DOI 10.1109/DCC.2000.838221
   Evans F, 1996, IEEE VISUAL, P319, DOI 10.1109/VISUAL.1996.568125
   EVERSTINE GC, 1979, INT J NUMER METH ENG, V14, P837, DOI 10.1002/nme.1620140606
   Feige U, 2000, LECT NOTES COMPUT SC, V1851, P10
   Gokhale M. B., 1999, Seventh Annual IEEE Symposium on Field-Programmable Custom Computing Machines (Cat. No.PR00375), P63, DOI 10.1109/FPGA.1999.803668
   Gotsman C., 2001, EUR SUMM SCH PRINC M, P44
   Greaves D, 2008, ANN IEEE SYM FIELD P, P3, DOI 10.1109/FCCM.2008.46
   Gurung P.L.T., EUROGRAPHICS, V30
   Harary F., 1994, GRAPH THEORY
   Isenburg M, 2005, IEEE Visualization 2005, Proceedings, P231
   Isenburg M, 2003, IEEE VISUALIZATION 2003, PROCEEDINGS, P465, DOI 10.1109/VISUAL.2003.1250408
   Isenburg M, 2003, ACM T GRAPHIC, V22, P935, DOI 10.1145/882262.882366
   Kapre N, 2009, I C FIELD PROG LOGIC, P65, DOI 10.1109/FPL.2009.5272548
   Katahira K., 2010, Proceedings of the 21st IEEE International Conference on Application-Specific Systems, Architectures and Processors (ASAP 2010), P246, DOI 10.1109/ASAP.2010.5540973
   Kestur S, 2010, IEEE COMP SOC ANN, P288, DOI 10.1109/ISVLSI.2010.84
   Khamayseh A, 2007, J PHYS CONF SER, V78, DOI 10.1088/1742-6596/78/1/012039
   LaForest C., 2010, P 18 ACM SIGDA INT S
   LaForest C., 2012, P 20 ACM SIGDA INT S
   Menhorn B., 2013, ADV INTELLIGENT SYST, V225, P281
   Mitra T, 2002, ANN IEEE SYM FIELD P, P22, DOI 10.1109/FPGA.2002.1106658
   MITRA T, 1998, P 13 ACM SIGGRAPH EU, P31
   Mitra T., 2000, THESIS STATE U NEW Y
   Nagy Z., 2012, 2012 22nd International Conference on Field Programmable Logic and Applications (FPL), P128, DOI 10.1109/FPL.2012.6339276
   Nalabalapu P., 2005, P 19 IEEE INT PAR DI
   Park J, 2011, IEEE DES TEST COMPUT, V28, P38, DOI 10.1109/MDT.2011.45
   Prost-Boucle A, 2014, J SYST ARCHITECT, V60, P79, DOI 10.1016/j.sysarc.2013.10.002
   Rossignac J, 1999, IEEE T VIS COMPUT GR, V5, P47, DOI 10.1109/2945.764870
   Salomon D., 2004, Data Compression: the Complete Reference, V4th ed.
   Sano K., 2013, IEEE T PARALLEL DIST, V1
   Sedano E., 2012, 2012 8 SO C PROGR LO, P1, DOI [10.1109/SPL.2012.6211768, DOI 10.1109/SPL.2012.6211768]
   Shimada K., 2006, Computer-Aided Design and Applications, V3, P741
   Sidiropoulos H, 2013, J SYST ARCHITECT, V59, P78, DOI 10.1016/j.sysarc.2012.10.003
   Szczerba D, 2007, LECT NOTES COMPUT SC, V4487, P906
   Tian X, 2010, ACM T RECONFIG TECHN, V3, DOI 10.1145/1862648.1862656
   Weber R, 2011, IEEE T PARALL DISTR, V22, P58, DOI 10.1109/TPDS.2010.125
   Xu J, 2010, ANN IEEE SYM FIELD P, P171, DOI 10.1109/FCCM.2010.33
   Yankova Y, 2007, I C FIELD PROG LOGIC, P697, DOI 10.1109/FPL.2007.4380748
NR 52
TC 5
Z9 5
U1 0
U2 5
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2014
VL 60
IS 7
BP 579
EP 591
DI 10.1016/j.sysarc.2014.07.001
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AO0HZ
UT WOS:000340991000004
DA 2024-07-18
ER

PT J
AU Carminati, A
   de Oliveira, RS
   Friedrich, LF
AF Carminati, Andreu
   de Oliveira, Romulo Silva
   Friedrich, Luis Fernando
TI Exploring the design space of multiprocessor synchronization protocols
   for real-time systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Real-time; Scheduling; Synchronization; Multiprocessors
AB The goal of this paper is to explore the design space of protocols for multiprocessor systems with static priority and partitioned scheduling. The design space is defined by a set of characteristics that can vary from one protocol to another. This exploration presents new protocols with different characteristics from existing ones. These new protocols are considered variations of the Multiprocessor Priority Ceiling Protocol (MPCP), but they can also be seen as variations of the Flexible Multiprocessor Locking Protocol (FMLP), since they include features common to both protocols. Schedulability tests are provided for these new variations and they are compared with the original versions of MPCP and FMLP. Such comparisons include an empirical comparison of schedulability and an overhead evaluation of a real implementation. Such comparisons show that these new variations are actually competitive in relation to the existing protocols. (C) 2013 Elsevier B.V. All rights reserved.
C1 [Carminati, Andreu; de Oliveira, Romulo Silva] Univ Fed Santa Catarina, DAS CTC UFSC, Florianopolis, SC, Brazil.
   [Friedrich, Luis Fernando] Univ Fed Santa Catarina, INE CTC UFSC, Florianopolis, SC, Brazil.
C3 Universidade Federal de Santa Catarina (UFSC); Universidade Federal de
   Santa Catarina (UFSC)
RP Carminati, A (corresponding author), Univ Fed Santa Catarina, DAS CTC UFSC, Caixa Postal 476, Florianopolis, SC, Brazil.
EM andreu@das.ufsc.br
RI de Oliveira, Rômulo/AAM-3694-2021; de Oliveira, Romulo S/C-3544-2013
OI de Oliveira, Romulo S/0000-0002-8853-9021; Carminati,
   Andreu/0000-0001-5891-5498
FU CNPq; CAPES
FX The authors would like to thank CNPq and CAPES for financial support.
CR Anderson JH, 2001, EUROMICRO, P76, DOI 10.1109/EMRTS.2001.934004
   [Anonymous], 2011, THESIS U N CAROLINA
   BAKER TP, 1990, PROCEEDINGS : 11TH REAL-TIME SYSTEMS SYMPOSIUM, P191, DOI 10.1109/REAL.1990.128747
   Bini E, 2005, REAL-TIME SYST, V30, P129, DOI 10.1007/s11241-005-0507-9
   Block A, 2007, 13TH IEEE INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS, PROCEEDINGS, P47, DOI 10.1109/RTCSA.2007.8
   Brandenburg BB, 2008, RTCSA 2008: 14TH IEEE INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS - PROCEEDINGS, P185, DOI [10.1109/RTCSA.2008.13, 10.1109/RTCSA.2009.13]
   Brandenburg BB, 2008, PROCEEDINGS OF THE 14TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, P342, DOI 10.1109/RTAS.2008.27
   Calandrino JM, 2006, REAL TIM SYST SYMP P, P111, DOI 10.1109/RTSS.2006.27
   COFFMAN EG, 1978, SIAM J COMPUT, V7, P1, DOI 10.1137/0207001
   de Oliveira R. S, 2012, P 17 IEEE INT C EM T
   Gai P, 2001, 22ND IEEE REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P73, DOI 10.1109/REAL.2001.990598
   Lakshmanan K, 2009, REAL TIM SYST SYMP P, P469, DOI 10.1109/RTSS.2009.51
   MANN HB, 1947, ANN MATH STAT, V18, P50, DOI 10.1214/aoms/1177730491
   Molnar I., PREEMPT RT LINUX REA
   Nemati F., 2137 MAL U MAL REAL
   Oh Y, 1995, CS9516 U VIRG, P1
   Rajkumar R., 1990, Proceedings. The 10th International Conference on Distributed Computing Systems (Cat. No.90CH2878-7), P116, DOI 10.1109/ICDCS.1990.89257
   Rajkumar R., 1988, Proceedings. Real-Time Systems Symposium (IEEE Cat. No.88CH2618-7), P259, DOI 10.1109/REAL.1988.51121
   Rajkumar R., DEALING SUSPENDING P
   Rostedt S., ftrace - Function Tracer
   SHA L, 1990, IEEE T COMPUT, V39, P1175, DOI 10.1109/12.57058
   Ward B, 2012, P 24 EUR REAL TIM SY
NR 22
TC 5
Z9 6
U1 0
U2 0
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAR
PY 2014
VL 60
IS 3
SI SI
BP 258
EP 270
DI 10.1016/j.sysarc.2013.11.010
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AE3DI
UT WOS:000333856800003
DA 2024-07-18
ER

PT J
AU Colodro-Conde, C
   Toledo-Moreo, FJ
   Toledo-Moreo, R
   Martínez-Alvarez, JJ
   Guerrero, JG
   Ferrández-Vicente, JM
AF Colodro-Conde, Carlos
   Javier Toledo-Moreo, F.
   Toledo-Moreo, Rafael
   Javier Martinez-Alvarez, J.
   Garrigos Guerrero, Javier
   Manuel Ferrandez-Vicente, J.
TI Evaluation of stereo correspondence algorithms and their implementation
   on FPGA
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Stereo vision; FPGA; Embedded and real-time systems
AB The accuracy of stereo vision has been considerably improved in the last decade, but real-time stereo matching is still a challenge for embedded systems where the limited resources do not permit fast operation of sophisticated approaches. This work presents an evaluation of area-based algorithms used for calculating distance in stereoscopic vision systems, their hardware architectures for implementation on FPGA and the cost of their accuracies in terms of FPGA hardware resources. The results show the trade-off between the quality of such maps and the hardware resources which each solution demands, so they serve as a guide for implementing stereo correspondence algorithms in real-time processing systems. (C) 2013 Elsevier B.V. All rights reserved.
C1 [Colodro-Conde, Carlos; Javier Toledo-Moreo, F.; Toledo-Moreo, Rafael; Javier Martinez-Alvarez, J.; Garrigos Guerrero, Javier; Manuel Ferrandez-Vicente, J.] Univ Politecn Cartagena, Dpto Elect & Tecnol Comp, Cartagena, Spain.
C3 Universidad Politecnica de Cartagena
RP Toledo-Moreo, FJ (corresponding author), Univ Politecn Cartagena, Dpto Elect & Tecnol Comp, Cartagena, Spain.
EM javier.toledo@upct.es
RI Garrigós, Javier/L-1685-2014; Martinez, J. Javier/L-7427-2014; Toledo,
   Rafael/AAA-5052-2020; Toled-Moreo, Rafael/T-7378-2018; Ferrandez, Jose
   Manuel/C-9378-2009
OI Garrigós, Javier/0000-0002-4397-6682; Martinez, J.
   Javier/0000-0002-6971-8278; Toled-Moreo, Rafael/0000-0002-2997-4859;
   Toledo-Moreo, Javier/0000-0002-5277-9322; Ferrandez, Jose
   Manuel/0000-0002-4613-6101
CR Ambrosch K, 2010, COMPUT VIS IMAGE UND, V114, P1303, DOI 10.1016/j.cviu.2010.07.008
   [Anonymous], P AER C BIG SKY MT U
   [Anonymous], 2005, RECONFIGURABLE COMPUTING
   Asano S, 2009, I C FIELD PROG LOGIC, P126, DOI 10.1109/FPL.2009.5272532
   Bailey D. G., 2011, Design for Embedded Image Processing on FPGAs
   Banks J, 2001, IEEE T SYST MAN CY B, V31, P870, DOI 10.1109/3477.969491
   Brown MZ, 2003, IEEE T PATTERN ANAL, V25, P993, DOI 10.1109/TPAMI.2003.1217603
   Calderon Humberto, 2010, 2010 IEEE/ASME International Conference on Mechatronic and Embedded Systems and Applications (MESA 2010), P307, DOI 10.1109/MESA.2010.5552049
   Colodro C., 2012, JORN COMP REC APL JC, P88
   Fife W., 2012, IEEE T CIRCUITS SYST
   Gudis E, 2012, ANN IEEE SYM FIELD P, P29, DOI 10.1109/FCCM.2012.15
   Hirschmüller H, 2009, IEEE T PATTERN ANAL, V31, P1582, DOI 10.1109/TPAMI.2008.221
   Humenberger M, 2010, COMPUT VIS IMAGE UND, V114, P1180, DOI 10.1016/j.cviu.2010.03.012
   Ibarra-Manzano MA, 2009, I C FIELD PROG LOGIC, P444, DOI 10.1109/FPL.2009.5272490
   IBARRAMANZANO MA, 2009, EUR C DIG SYST DES A, P799
   Jin S, 2010, IEEE T CIRC SYST VID, V20, P15, DOI 10.1109/TCSVT.2009.2026831
   Kalarot R., 2010, Proc. IEEE Computer Society Conf. Computer Vision and Pattern Recognition Workshops (CVPRW), P9
   Kim DS, 2010, IEEE T CONSUM ELECTR, V56, P1782, DOI 10.1109/TCE.2010.5606326
   Longfield S, 2009, ANN IEEE SYM FIELD P, P263, DOI 10.1109/FCCM.2009.32
   Minxi Jin, 2012, 2012 22nd International Conference on Field Programmable Logic and Applications (FPL), P507, DOI 10.1109/FPL.2012.6339266
   Scharstein D, 2001, IEEE WORKSHOP ON STEREO AND MULTI-BASELINE VISION, PROCEEDINGS, P131, DOI 10.1023/A:1014573219977
   Szeliski R, 2011, TEXTS COMPUT SCI, P1, DOI 10.1007/978-1-84882-935-0
   Tippetts B, 2016, J REAL-TIME IMAGE PR, V11, P5, DOI 10.1007/s11554-012-0313-2
   Zabih R., 1994, Computer Vision - ECCV '94. Third European Conference on Computer Vision. Proceedings. Vol.II, P151, DOI 10.1007/BFb0028345
   ZHANG L, 2011, ACM SIGDA INT S FIEL, P55
   Zicari P, 2012, MICROPROCESS MICROSY, V36, P281, DOI 10.1016/j.micpro.2012.02.014
NR 26
TC 18
Z9 20
U1 0
U2 10
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2014
VL 60
IS 1
BP 22
EP 31
DI 10.1016/j.sysarc.2013.11.006
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 303OK
UT WOS:000330683600003
DA 2024-07-18
ER

PT J
AU Shafiq, M
   Pericàs, M
   Navarro, N
   Ayguadé, E
AF Shafiq, Muhammad
   Pericas, Miquel
   Navarro, Nacho
   Ayguade, Eduard
TI A template system for the efficient compilation of domain abstractions
   onto reconfigurable computers
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Domain abstractions; Meta-programming; Templates; HLL; HDL; FPGA
AB Past research has addressed the issue of using FPGAs as accelerators for HPC systems. Such research has identified that writing low level code for the generation of an efficient, portable and scalable architecture is challenging. We propose to increase the level of abstraction in order to help developers of reconfigurable accelerators deal with these three key issues. Our approach implements domain specific abstractions for FPGA based accelerators using techniques from generic programming. In this paper we explain the main concepts behind our system to Design Accelerators by Template Expansions (DATE). The DATE system can be effectively used for expanding individual kernels of an application and also for the generation of interfaces between various kernels to implement a complete system architecture. We present evaluations for six kernels as examples of individual kernel generation using the proposed system. Our evaluations are mainly intended to provide a proof-of-concept. We also show the usage of the DATE system for integration of various kernels to build a complete system based on a Template Architecture for Reconfigurable Accelerator Designs (TARCAD). (C) 2012 Elsevier B.V. All rights reserved.
C1 [Shafiq, Muhammad; Navarro, Nacho; Ayguade, Eduard] Barcelona Supercomp Ctr, Dept Comp Sci, Barcelona, Spain.
   [Shafiq, Muhammad; Navarro, Nacho; Ayguade, Eduard] Univ Politecn Cataluna, Dept Comp Architecture, E-08028 Barcelona, Spain.
   [Pericas, Miquel] Tokyo Inst Technol, Global Sci Informat & Comp Ctr, Tokyo, Japan.
C3 Universitat Politecnica de Catalunya; Barcelona Supercomputer Center
   (BSC-CNS); Universitat Politecnica de Catalunya; Tokyo Institute of
   Technology
RP Shafiq, M (corresponding author), Barcelona Supercomp Ctr, Dept Comp Sci, Barcelona, Spain.
EM mshafiqshami@yahoo.com; pericas.m.aa@m.titech.ac.jp;
   nacho.navarro@bsc.es; eduard.ayguade@bsc.es
RI ; Ayguade, Eduard/D-8933-2014
OI Pericas, Miquel/0000-0002-7583-6609; Ayguade,
   Eduard/0000-0002-5146-103X; Shafiq, Muhammad/0000-0003-1909-9373
CR [Anonymous], ISE DES SUIT COR GEN
   Araya-Polo M, 2011, IEEE T PARALL DISTR, V22, P147, DOI 10.1109/TPDS.2010.144
   Bhatt T.M., 2005, MATLAB DEV ENV FPGA
   Blatt M., 2007, APPL PARALLEL COMPUT
   Buyukkurt B., 2010, ACM T ARCHITECT  DEC
   Catanzaro B., 2010, UCBEECS201023 PAR CO
   Chu C, 2005, ASIA S PACIF DES AUT, P920
   Coussy P., GAUT HIGH LEVEL SYNT
   DONGARRA J, 2009, INT EXASCALE SOFTWAR
   Guo Z, 2008, ACM T ARCHIT CODE OP, V5, DOI 10.1145/1369396.1369402
   Henry John, 2006, THESIS U ILLINOIS UR
   Hussain T., 2012, IEEE ACM INT S APPL
   Hussain T., 2011, RECONFIGURABLE MEMOR
   IEEE Std, VER HDL
   Ketterlin A, 2008, INT SYM CODE GENER, P94
   Kulkarni C., 2004, MAPPING DOMAIN SPECI
   Lin W., 2009, IEEE ICC
   Rubow E., 2010, ANCS 10 LA JOLL CA U
   Sarkar S, 2009, IEEE DES TEST COMPUT, V26, P34, DOI 10.1109/MDT.2009.84
   Shafiq M., 2011, IEEE S APPL SPEC PRO
   Shafiq M., 2009, IEEE FPT DEC
   Smith J. E., 1982, 9th Annual Symposium on Computer Architecture, P112
   Truchard J., 2010, BRINGING FPGA DESIGN
   Vajda A., 2010, FOSER 2010 NEW MEX U
   X. Inc. AutoESL, AUTOESL
NR 25
TC 1
Z9 1
U1 0
U2 2
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD FEB
PY 2013
VL 59
IS 2
BP 91
EP 102
DI 10.1016/j.sysarc.2012.10.002
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 124IF
UT WOS:000317456300003
DA 2024-07-18
ER

PT J
AU Kim, YJ
   Kim, J
AF Kim, Young-Jin
   Kim, Jihong
TI ARC-H: Adaptive replacement cache management for heterogeneous storage
   devices
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Heterogeneous mobile storage; Adaptive cache replacement; Ghost buffer;
   Device-awareness; Workload patterns
ID OPTIMIZATION; ALGORITHM
AB Heterogeneous storage architectures combine the strengths of different storage devices in a synergistically useful fashion, and are increasingly being used in mobile storage systems. In this paper, we propose ARC-H, an adaptive cache replacement algorithm for heterogeneous storage systems consisting of a hard disk and a NAND flash memory. ARC-H employs a dynamically adaptive management policy based on ghost buffers and takes account of recency, I/O cost per device, and workload patterns in making cache replacement decisions. Realistic trace-driven simulations show that ARC-H reduces service time by up to 88% compared with existing caching algorithms with a 20 Mb cache. ARC-H also reduces energy consumption by up to 81%. (C) 2012 Elsevier B.V. All rights reserved.
C1 [Kim, Young-Jin] Ajou Univ, Div Elect & Comp Engn, Suwon 443749, South Korea.
   [Kim, Jihong] Seoul Natl Univ, Sch Comp Sci & Engn, Seoul 151742, South Korea.
C3 Ajou University; Seoul National University (SNU)
RP Kim, YJ (corresponding author), Ajou Univ, Div Elect & Comp Engn, San 5, Suwon 443749, South Korea.
EM youngkim@ajou.ac.kr
RI Kim, Jihong/G-8811-2013
FU National Research Foundation of Korea (NRF); Ministry of Education,
   Science and Technology (MEST) [2011-0005386, 20110020426, 20110020514,
   R33-2011-10095]
FX This research was supported by Basic Science Research Program through
   the National Research Foundation of Korea (NRF) funded by the Ministry
   of Education, Science and Technology (No. 2011-0005386). Jihong Kim was
   supported by the National Research Foundation of Korea (NRF) grant
   funded by the Ministry of Education, Science and Technology (MEST) (No.
   20110020426, No. 20110020514, No. R33-2011-10095).
CR Cao P., 1997, P USENIX S INT TECHN
   Chen F., 2006, P 11 ACM IEEE INT S
   Chen T., 2006, P 2006 INT C WIR COM
   Chung T.-S., 2004, LECT NOTES COMPUTER, V2981
   Digitimes, SAMS LAUNCH NEW 250G
   FORNEY BC, 2002, P 1 USENIX C FIL STO
   Hetzler S.R., 2009, STORAGE CHASM IMPLIC
   Hitachi GST, TRAV 8OGN
   inSpectrum Tech. Inc, NAND FLASH PRIC
   Johnson T., 1994, P 20 INT C VER LARG, P439
   Kim JM, 2000, USENIX ASSOCIATION PROCEEDINGS OF THE FOURTH SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P119
   Kim Y.-J., 2006, P 6 ACM IEEE C EMB S
   Kim YJ, 2007, IEEE T CONSUM ELECTR, V53, P1469, DOI 10.1109/TCE.2007.4429239
   Kim YJ, 2007, LECT NOTES COMPUT SC, V4523, P13
   Kim YJ, 2008, IEICE T INF SYST, VE91D, P2818, DOI 10.1093/ietisy/e91-d.12.2818
   KIRKPATRICK S, 1983, SCIENCE, V220, P671, DOI 10.1126/science.220.4598.671
   Lawton G, 2006, COMPUTER, V39, P16, DOI 10.1109/MC.2006.22
   Megiddo N., 2003, P 2 USENIX C FIL STO
   Microsoft, READYDRIVE HYBR DISK
   Panabaker R., P MICR WINHEC 2006
   ROBINSON JT, 1990, PERF E R SI, V18, P134, DOI 10.1145/98460.98523
   Samsung, HYBR HARD DISK DRIV
   Samsung Electronics, 2006, MLC NAND FLASH MEM K
   Toshiba, MK4004GAH
   Wong T.M., 2002, P USENIX ANN TECHN C
   Yadgar G, 2007, USENIX ASSOCIATION PROCEEDINGS OF THE 5TH USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES ( FAST '07), P169
   Zhou YY, 2001, USENIX ASSOCIATION PROCEEDINGS OF THE 2001 USENIX ANNUAL TECHNICAL CONFERENCE, P91
NR 27
TC 2
Z9 3
U1 0
U2 9
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD FEB
PY 2012
VL 58
IS 2
BP 86
EP 97
DI 10.1016/j.sysarc.2011.12.002
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 932FM
UT WOS:000303275800003
DA 2024-07-18
ER

PT J
AU Chillet, D
   Eiche, A
   Pillement, S
   Sentieys, O
AF Chillet, Daniel
   Eiche, Antoine
   Pillement, Sebastien
   Sentieys, Olivier
TI Real-time scheduling on heterogeneous system-on-chip architectures using
   an optimised artificial neural network
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Heterogeneous multi-processor architecture; Task scheduling; Artificial
   neural network; Hopfield model; Inhibitor neurons
ID ALGORITHMS
AB Today's integrated circuit technologies allow the design of complete systems on a single chip which execute complex applications specified as a set of tasks. The tasks are managed by an Operating System whose main role consists in defining the resource allocation and the temporal scheduling. One of the main characteristics of these architectures is the heterogeneity of their execution resources which makes this scheduling complex.
   In this paper, we propose a neural network based model for the design of heterogeneous multiprocessor architectures scheduler. Previous works have shown that neural networks using the Hopfield model can be defined to schedule tasks on an homogeneous architecture. This approach was extended to take platform heterogeneity into account. The work presented in this paper is based on a new neural network structure using inhibitor neurons. These neurons allow to limit the number of additional neurons and the number of network re-initialisations to reach convergence. We compare our network to the classic solutions based on the Hopfield neural network. These comparisons show that the number of neurons is reduced by a factor of more than two, which reduces the time convergence. We also compare our approach in terms of number of migrations with the PFair algorithm which is known as an optimal solution in the context of homogeneous architecture. The results show that our solution significantly limit the number of task migrations. Finally, we present results in the context of heterogeneous multiprocessor architectures, which is representative of complex system-on-chip. (C) 2011 Elsevier B.V. All rights reserved.
C1 [Chillet, Daniel; Eiche, Antoine; Pillement, Sebastien; Sentieys, Olivier] Univ Rennes 1, IRISA INRIA, F-22305 Lannion, France.
C3 Universite de Rennes
RP Chillet, D (corresponding author), Univ Rennes 1, IRISA INRIA, BP 80518,6 Rue Kerampont, F-22305 Lannion, France.
EM Daniel.Chillet@irisa.fr
RI Sebastien, Pillement/K-8457-2017
OI Sebastien, Pillement/0000-0002-9160-2896; Sentieys,
   Olivier/0000-0003-4334-6418; Chillet, Daniel/0000-0003-3414-9084
CR [Anonymous], 1982, STUDIES MIND BRAIN N
   AOUN D, 2008, 16 INT C REAL TIM NE, P131
   Baruah S, 2006, IEEE T COMPUT, V55, P918, DOI 10.1109/TC.2006.113
   Cardeira C, 1997, EUROMICRO, P207, DOI 10.1109/EMWRTS.1997.613787
   CARDEIRA C, 1995, P DISTR COMP CONTR S, P67
   CHILLET D, 2007, P EUR SIGN PROC C PO, P1653
   Chillet D, 2007, IEEE IJCNN, P102, DOI 10.1109/IJCNN.2007.4370938
   COHEN MA, 1983, IEEE T SYST MAN CYB, V13, P815, DOI 10.1109/TSMC.1983.6313075
   Dick R., 1998, CODES '98, P97
   HOPFIELD JJ, 1985, BIOL CYBERN, V52, P141
   KOHOUT P, 2003, P 1 IEEE ACM IFIP IN, P45
   Kuacharoen P, 2003, ERSA'03: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON ENGINEERING OF RECONFIGURABLE SYSTEMS AND ALGORITHMS, P95
   LEUNG JYT, 1982, PERFORM EVALUATION, V2, P237, DOI 10.1016/0166-5316(82)90024-4
   LIU CL, 1973, J ACM, V20, P46, DOI 10.1145/321738.321743
   Lu X, 2003, OPER RES LETT, V31, P232, DOI 10.1016/S0167-6377(03)00016-6
   Megow N, 2004, OPER RES LETT, V32, P485, DOI 10.1016/j.orl.2003.11.008
   Morton Andrew., 2004, Proceedings of the 2004 ACM symposium on Applied computing, SAC '04, P869
   Rojas R., 1996, NEURAL NETWORKS, P149, DOI 10.1007/978-3-642-61068-4{\_}7
   SCHILD Klaus., 1998, P 13 ACM S APPL COMP, P29
   SRINIVASAN A, 2003, P IEEE INT S PAR DIS, P1143
   TAGLIARINI GA, 1991, IEEE T COMPUT, V40, P1347, DOI 10.1109/12.106220
   Walder H, 2003, ERSA'03: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON ENGINEERING OF RECONFIGURABLE SYSTEMS AND ALGORITHMS, P284
   Wolf W, 2004, DES AUT CON, P681, DOI 10.1145/996566.996753
   Young Michal, 1996, P INT S REAL TIM MED, P231
NR 24
TC 6
Z9 7
U1 0
U2 3
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD APR
PY 2011
VL 57
IS 4
BP 340
EP 353
DI 10.1016/j.sysarc.2011.01.004
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 765XB
UT WOS:000290741600002
DA 2024-07-18
ER

PT J
AU Aldini, A
   Bernardo, M
AF Aldini, Alessandro
   Bernardo, Marco
TI Component-oriented verification of noninterference
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Component-based software systems; Noninterference analysis;
   Architectural description languages; Process algebra; Equivalence
   checking
ID PROCESS ALGEBRA; COMPOSITIONAL ANALYSIS; SECURITY PROTOCOLS; FRAMEWORK;
   CHECKING
AB Component-based software engineering often relies on libraries of trusted components that are combined to build dependable and secure software systems. Resource dependences, constraint conflicts, and information flow interferences arising from component combination that may violate security requirements can be revealed by means of the noninterference approach to information flow analysis. However, the security of large component-based systems may be hard to assess in an efficient and systematic way. In this paper, we propose a component-oriented formulation of noninterference that enables compositional security verification driven by system topology. This is realized by implementing scalable noninterference checks in the formal framework of a process algebraic architectural description language equipped with equivalence checking techniques. (C) 2010 Elsevier B.V. All rights reserved.
C1 [Aldini, Alessandro; Bernardo, Marco] Univ Urbino, Dipartimento Matemat Informat Fis & Chim, I-61029 Urbino, Italy.
C3 University of Urbino
RP Aldini, A (corresponding author), Univ Urbino, Dipartimento Matemat Informat Fis & Chim, I-61029 Urbino, Italy.
EM aldini@sti.uniurb.it
OI Bernardo, Marco/0000-0003-0267-6170; Aldini,
   Alessandro/0000-0002-7250-5011
CR Aldini A, 2005, THEOR COMPUT SCI, V335, P281, DOI 10.1016/j.tcs.2004.10.043
   Aldini A., 2004, Journal of Computer Security, V12, P191
   Aldini A, 2010, PROCESS ALGEBRAIC APPROACH TO SOFTWARE ARCHITECTURE DESIGN, P1, DOI 10.1007/978-1-84800-223-4
   Aldini A, 2006, SCI COMPUT PROGRAM, V63, P16, DOI 10.1016/j.scico.2005.07.010
   Aldini A, 2009, LECT NOTES COMPUT SC, V5511, P18, DOI 10.1007/978-3-642-03459-6_2
   Allen R., 1997, ACM Transactions on Software Engineering and Methodology, V6, P213, DOI 10.1145/258077.258078
   Andova S, 2008, INFORM COMPUT, V206, P425, DOI 10.1016/j.ic.2007.07.002
   [Anonymous], 1995, J COMPUT SECUR, DOI [DOI 10.3233/JCS-1994/1995-3103, 10.3233/JCS-1994/1995-3103]
   [Anonymous], STTT
   [Anonymous], 2005, Secure Systems Development with UML
   Backes M, 2006, THEOR COMPUT SCI, V367, P33, DOI 10.1016/j.tcs.2006.08.039
   Bernardo M., 2006, TWOTOWERS 5 1 USER M
   BERNARDO M, 2003, LNCS, V2804
   Bernardo M, 2010, J SYST SOFTWARE, V83, P1404, DOI 10.1016/j.jss.2010.02.025
   Boreale M, 2002, LECT NOTES COMPUT SC, V2303, P67
   Bugliesi M, 2004, LECT NOTES COMPUT SC, V2986, P140
   Canal C, 2001, SCI COMPUT PROGRAM, V41, P105, DOI 10.1016/S0167-6423(01)00002-8
   Focardi R, 2000, P IEEE CSFW, P170, DOI 10.1109/CSFW.2000.856935
   Goguen J. A., 1982, Proceedings of the 1982 Symposium on Security and Privacy, P11
   Gorrieri R, 2003, THIRD INTERNATIONAL CONFERENCE ON APPLICATION OF CONCURRENCY TO SYSTEM DESIGN, PROCEEDINGS, P142, DOI 10.1109/CSD.2003.1207708
   HENNESSY M, 1985, J ACM, V32, P137, DOI 10.1145/2455.2460
   Inverardi P, 2000, ACM T SOFTW ENG METH, V9, P239, DOI 10.1145/352591.352593
   Jones C. B., 1983, Information Processing 83. Proceedings of the IFIP 9th World Computer Congress, P321
   JURJENS J, 2000, LNCS, V1877, P395
   Kang MH, 1998, COMPUTER, V31, P56, DOI 10.1109/2.666843
   Lafrance S, 2006, COMPUT NETW, V50, P1327, DOI 10.1016/j.comnet.2005.06.011
   Lowe G, 1997, P IEEE CSFW, P18, DOI 10.1109/CSFW.1997.596779
   Mantel H, 2002, P IEEE S SECUR PRIV, P88, DOI 10.1109/SECPRI.2002.1004364
   McLean J., 1990, Proceedings. 1990 IEEE Computer Society Symposium on Research in Security and Privacy (Cat. No.90CH2884-5), P180, DOI 10.1109/RISP.1990.63849
   Milner Robin., 1989, INT SERIES COMPUTER
   Ryan P. Y. A., 2001, Journal of Computer Security, V9, P75
   Tini S, 2004, J LOGIC ALGEBR PROGR, V60-1, P353, DOI 10.1016/j.jlap.2004.03.003
   Visser W., 2003, Automated Software Engineering, V10, P203, DOI 10.1023/A:1022920129859
NR 33
TC 1
Z9 1
U1 0
U2 1
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAR
PY 2011
VL 57
IS 3
SI SI
BP 282
EP 293
DI 10.1016/j.sysarc.2010.06.005
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 752PP
UT WOS:000289705000006
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Gutierrez, R
   Torres, V
   Valls, J
AF Gutierrez, R.
   Torres, V.
   Valls, J.
TI FPGA-implementation of <i>atan</i>(<i>Y</i>/<i>X</i>) based on
   logarithmic transformation and LUT-based techniques
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE atan(Y/X); Logarithm; CORDIC; FPGA; Wireless communication
AB This paper presents an architecture for the computation of the atan(Y/X) operation suitable for broadband communications systems where a throughput between 20 and 40 MHz is required. The proposed architecture implements a division operation of two inputs by means of a logarithmic transformation, in which the division can be performed with a subtraction. A combination of non-uniform segmentation and multipartite LUT technique is proposed for the arctangent of the logarithm approximation. The architecture was implemented in a Xilinx FPGA device achieving higher throughput than the approach based on CORDIC algorithm and lower area than previous LUT-based approaches. (C) 2010 Elsevier B.V. All rights reserved.
C1 [Gutierrez, R.] Miguel Hernandez Univ, Dept Phys & Comp Architecture, Alicante 03202, Spain.
   [Torres, V.; Valls, J.] Univ Politecn Valencia, Inst Telecomunicac & Aplicac Multimedia, Valencia 46730, Spain.
C3 Universidad Miguel Hernandez de Elche; Universitat Politecnica de
   Valencia
RP Gutierrez, R (corresponding author), Miguel Hernandez Univ, Dept Phys & Comp Architecture, Alicante 03202, Spain.
EM roberto.gutierrez@umh.es; vtorres@eln.upv.es; jvalls@eln.upv.es
RI Gutierrez, R./R-5977-2019; Gutierrez, R./R-7228-2019; Valls,
   Javier/P-7341-2017
OI Gutierrez, R./0000-0002-6391-2168; Valls, Javier/0000-0002-9390-5022
FU Universidad Politecnica de Valencia [002-303]
FX This research was supported by Vicerrectorado de Investigacion,
   Desarrollo e Innovacion (Programa de Apoyo a la Investigacion y
   Desarrollo 2007) of Universidad Politecnica de Valencia under Grant No.
   002-303.
CR ADED KH, 2003, IEEE T COMPUT, V52, P1221
   Angarita F, 2008, J SIGNAL PROCESS SYS, V52, P181, DOI 10.1007/s11265-007-0146-6
   BELLIS SJ, 2000, LECT NOTES COMPUTER, P485
   BRUBAKER TA, 1975, IEEE T COMPUT, V24, P761, DOI 10.1109/T-C.1975.224307
   Canet MJ, 2004, 2004 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS DESIGN AND IMPLEMENTATION, PROCEEDINGS, P227
   COMBET M, 1965, IEEE TRANS ELECTRON, VEC14, P863, DOI 10.1109/PGEC.1965.264080
   DEDINECHIN F, 2001, IEEE S COMPUTER ARIT, V12, P128
   DUNNROGERS JM, 1991, IEE EW SYST C
   Guo HW, 2007, OPT EXPRESS, V15, P3053, DOI 10.1364/OE.15.003053
   Gutierrez R, 2009, J SIGNAL PROCESS SYS, V56, P25, DOI 10.1007/s11265-008-0253-z
   GUTIERREZ R, 2009, 9 JORN COMP REC APL, P445
   Heiskala J., 2001, OFDM WIRELESS LANS T
   Hwang DD, 2003, IEEE J SOLID-ST CIRC, V38, P1771, DOI 10.1109/JSSC.2003.817588
   Juang TB, 2009, IEEE T CIRCUITS-II, V56, P931, DOI 10.1109/TCSII.2009.2035270
   KMETZ GL, 1986, Patent No. 4583180
   Koren I., 2001, Computer Arithmetic Algorithms
   Lee DU, 2009, IEEE T VLSI SYST, V17, P103, DOI 10.1109/TVLSI.2008.2003165
   Liao FK, 2007, PROC SPIE, V6595, DOI 10.1117/12.726512
   Mahalingam V, 2006, IEEE T COMPUT, V55, P1523, DOI 10.1109/TC.2006.198
   Mengali U., 1997, Applications of Communications Theory
   Mitchell J.N., 1962, IRE Trans. Electron. Comput., P512, DOI DOI 10.1109/TEC.1962.5219391
   Muller J. -M., 2006, Elementary Functions
   Oklobdzija V. G., 1994, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, V2, P124, DOI 10.1109/92.273153
   Park BK, 2007, IEEE T MICROW THEORY, V55, P1073, DOI 10.1109/TMTT.2007.895653
   Paul S, 2009, IEEE T VLSI SYST, V17, P269, DOI 10.1109/TVLSI.2008.2003481
   Rajan S, 2008, IET SIGNAL PROCESS, V2, P133, DOI 10.1049/iet-spr:20070117
   Rajan S, 2006, IEEE SIGNAL PROC MAG, V23, P108, DOI 10.1109/MSP.2006.1628884
   Rajan S., 2006, CANADIAN C, P1043
   Saber M, 2009, INT WORK SIG DES, P60, DOI 10.1109/IWSDA.2009.5346438
   SanGregory SL, 1999, 42ND MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, PROCEEDINGS, VOLS 1 AND 2, P388
   SHULTE MJ, 1999, J VLSI SIGNAL PROC, V11, P1
   STORY S, 14 IEEE S COMP AR AR, P4
NR 32
TC 11
Z9 11
U1 0
U2 10
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2010
VL 56
IS 11
SI SI
BP 588
EP 596
DI 10.1016/j.sysarc.2010.07.013
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 693HL
UT WOS:000285215100005
DA 2024-07-18
ER

PT J
AU Bousias, K
   Guang, L
   Jesshope, CR
   Lankamp, M
AF Bousias, K.
   Guang, L.
   Jesshope, C. R.
   Lankamp, M.
TI Implementation and evaluation of a microthread architecture
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT Aether-Morpheus Workshop 2007
CY OCT 08-09, 2007
CL Paris, FRANCE
DE Architecture; Evaluation; Implementation; Microgrid; Microthread; SVP
ID CONSISTENCY
AB Future many-core processor systems require scalable solutions that conventional architectures currently do not provide. This paper presents a novel architecture that demonstrates the required scalability. It is based on a model of computation developed in the AETHER project to provide a safe and composable approach to concurrent programming. The model supports a dynamic approach to concurrency that enables self-adaptivity in any environment so the model is quite general. It is implemented here in the instruction set of a dynamically scheduled RISC processor and many such processors form a microgrid. Binary compatibility over arbitrary clusters of such processors and an inherent scalability in both area and performance with concurrency exploited make this a very promising development for the era of many-core chips. This paper introduces the model, the processor and chip architecture and its emulation on a range of computational kernels. It also estimates the area of the structures required to support this model in silicon. (C) 2008 Elsevier B.V. All rights reserved.
C1 [Bousias, K.; Guang, L.; Jesshope, C. R.; Lankamp, M.] Univ Amsterdam, Inst Informat, NL-1098 SJ Amsterdam, Netherlands.
C3 University of Amsterdam
RP Jesshope, CR (corresponding author), Univ Amsterdam, Inst Informat, Kruislaan 403, NL-1098 SJ Amsterdam, Netherlands.
EM bousias@science.uva.nl; liang@science.uva.nl; jesshope@science.uva.nl;
   mlankamp@science.uva.nl
CR *AETH, AETH PROJ
   Ali A., 2007, ICS '07: Proceedings of the 21st anjiual international conference on Supercomputing, P293
   Bolychevsky A, 1996, IEE P-COMPUT DIG T, V143, P309, DOI 10.1049/ip-cdt:19960788
   Gao GR, 2000, IEEE T COMPUT, V49, P798, DOI 10.1109/12.868026
   Gupta S., 2000, TECHNOLOGY INDEPENDE
   HAGERSTEN E, 1992, IEEE COMPUT, V25, P44
   Hammond L, 2004, IEEE MICRO, V24, P92, DOI 10.1109/MM.2004.91
   *HEWL PACK, 2002, INS INT IT 2 PROC IT
   Jesshope C, 2006, LECT NOTES COMPUT SC, V4186, P147
   Kahle JA, 2005, IBM J RES DEV, V49, P589, DOI 10.1147/rd.494.0589
   *KSR CORP, 1992, KSR1 TECHN SUMM
   MCGHAN H, 2006, MICROPROCESSOR REPOR, V20, P1
   *SEM IND ASS, 2006, INT TECHN ROADM SEM
   Shalf J., 2006, LANDSCAPE PARALLEL C
   Sinharoy B, 2005, IBM J RES DEV, V49, P505, DOI 10.1147/rd.494.0505
   TARJAN D, 2006, CACTI 4 0
   Trancoso P, 2006, INT J PARALLEL PROG, V34, P213, DOI 10.1007/s10766-006-0016-7
   ZHANG L, 2007, P WORKSH HIGHL PAR P
NR 18
TC 15
Z9 15
U1 0
U2 2
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAR
PY 2009
VL 55
IS 3
SI SI
BP 149
EP 161
DI 10.1016/j.sysarc.2008.07.001
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 433AS
UT WOS:000265176400002
DA 2024-07-18
ER

PT J
AU Aldinucci, M
   Danelutto, M
AF Aldinucci, Marco
   Danelutto, Marco
TI Securing skeletal systems with limited performance penalty: The muskel
   experience
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT 15th Euromicro International Conference on Parallel, Distributed and
   Network-Based Processing
CY FEB 07-09, 2007
CL Naples, ITALY
SP ICAR, Facolta Sci Mat Fis Nat, AMD, STMicroelectronics
DE skeletons; parallelism; security; scalability
ID PARALLEL; ENVIRONMENT
AB Algorithmic skeletons have been exploited to implement several parallel programming environments, targeting workstation clusters as well as workstation networks and computational grids. When targeting non-dedicated clusters, workstation networks and grids, security has to be taken adequately into account in order to guarantee both code and data confidentiality and integrity. However, introducing security is usually an expensive activity, both in terms of the effort required to managed security mechanisms and in terms of the time spent performing security related activities at run time.
   We discuss the cost of security introduction as well as how some features typical of skeleton technology can be exploited to improve the efficiency code and data securing in a typical skeleton based parallel programming environment and we evaluate the performance cost of security mechanisms implemented exploiting state of the art tools. In particular, we take into account the cost of security introduction in muskel, a Java based skeletal system exploiting macro data now implementation technology. We consider the adoption of mechanisms that allow securing all the Communications involving remote, unreliable nodes and we evaluate the cost of such mechanisms. Also, we consider the implications on the computational grains needed to scale secure and insecure skeletal computations. (c) 2008 Elsevier B.V. All rights reserved.
C1 [Aldinucci, Marco; Danelutto, Marco] Univ Pisa, Dept Comp Sci, I-56127 Pisa, Italy.
C3 University of Pisa
RP Danelutto, M (corresponding author), Univ Pisa, Dept Comp Sci, Largo B Pontecorvo 3, I-56127 Pisa, Italy.
EM aldinuc@di.unipi.it; marcod@di.unipi.it
RI Aldinucci, Marco/G-3153-2012
OI Aldinucci, Marco/0000-0001-8788-0829; DANELUTTO,
   MARCO/0000-0002-7433-376X
CR ALDINUCCI IM, 2007, P INT EUR PDP 2007 P, P213
   Aldinucci M, 2005, LECT NOTES COMPUT SC, V3648, P771
   Aldinucci M, 2003, FUTURE GENER COMP SY, V19, P611, DOI 10.1016/S0167-739X(02)00172-3
   ALDINUCCI M, 2007, COREGRID WORKSH GRID
   Alt M, 2005, COMPONENT MODELS AND SYSTEMS FOR GRID APPLICATIONS, PROCEEDINGS, P157, DOI 10.1007/0-387-23352-0_10
   BACCI B, 1995, CONCURRENCY-PRACT EX, V7, P225, DOI 10.1002/cpe.4330070305
   Beecroft J, 2005, IEEE MICRO, V25, P34, DOI 10.1109/MM.2005.75
   Benoit A, 2005, LECT NOTES COMPUT SC, V3648, P761
   BENOIT A, 2005, NIC RES CTR JULICH, V33, P673
   Cole M, 2004, PARALLEL COMPUT, V30, P389, DOI 10.1016/j.parco.2004.12.002
   Cole M., 1989, DEV CHILDREN
   *COREGRID, GOREGRID NOE DEL SER
   Danelutto M, 2005, 13TH EUROMICRO CONFERENCE ON PARALLEL, DISTRIBUTED AND NETWORK-BASED PROCESSING, PROCEEDINGS, P282, DOI 10.1109/EMPDP.2005.35
   DANELUTTO M, 2006, LNCS
   Dünnweber J, 2004, P IEEE I C SERV COMP, P288
   Geuer-Pollmann C., 2005, Information Security Technical Report, V10, P15, DOI 10.1016/j.istr.2004.11.001
   Kephart JO, 2003, COMPUTER, V36, P41, DOI 10.1109/MC.2003.1160055
   Kuchen H, 2002, LECT NOTES COMPUT SC, V2400, P620
   *MPI FOR, 2007, MPI FOR HOM PAG
   *NEXT GEN GRIDS EX, 2006, NGG3 FUT EUR GRIDS G
   Sérot J, 2002, PARALLEL COMPUT, V28, P1685, DOI 10.1016/S0167-8191(02)00189-8
   Vanneschi M, 2002, PARALLEL COMPUT, V28, P1709, DOI 10.1016/S0167-8191(02)00188-6
   Welch V, 2003, 12TH IEEE INTERNATIONAL SYMPOSIUM ON HIGH PERFORMANCE DISTRIBUTED COMPUTING, PROCEEDINGS, P48
   2007, PROACTIVE HOME PAGE
NR 24
TC 3
Z9 4
U1 0
U2 2
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2008
VL 54
IS 9
BP 868
EP 876
DI 10.1016/j.sysarc.2008.02.008
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 347GO
UT WOS:000259128800005
DA 2024-07-18
ER

PT J
AU Atoofian, E
   Baniasadi, A
AF Atoofian, Ehsan
   Baniasadi, Amirali
TI Speculative trivialization point advancing in high-performance
   processors
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE high-performance processors; trivial instructions; value prediction
ID UNIT
AB Trivial instruct ions are those instructions whose output can be determined without performing the actual computation. This is due to the fact that for these instructions the output is often either one of the source operands or zero (e.g., addition with or multiplication by zero). In this work we study trivial instructions and use our findings to improve performance in high-performance processors.
   In particular, we introduce speculative trivialization point advancing to detect and bypass trivial instructions as soon as possible and as early as the decode stage. Consequently, we improve performance over a conventional processor (up to 30%) and a processor that detects and bypasses trivial instructions at their conventional point of trivialization. (up to 5%). (c) 2007 Elsevier B.V. All rights reserved.
C1 Univ Victoria, ECE Dept, Victoria, BC V8P5C2, Canada.
C3 University of Victoria
RP Baniasadi, A (corresponding author), Univ Victoria, ECE Dept, Victoria, BC V8P5C2, Canada.
EM amirali@ECE.UVic.CA
CR [Anonymous], 2001, Tech. Rep. 2001/2
   [Anonymous], 2003, Computer Architecture
   Atoofian E, 2006, IEE P-COMPUT DIG T, V153, P313, DOI 10.1049/ip-cdt:20050084
   BHARGAVA R, 2002, P 16 ICS, P45
   BURGER D, 1996, CSTR961308 U WISC MA
   Burtscher M, 2002, IEEE T COMPUT, V51, P759, DOI 10.1109/TC.2002.1017696
   Calder B, 1999, CONF PROC INT SYMP C, P64, DOI 10.1145/307338.300985
   Clark LT, 2001, IEEE J SOLID-ST CIRC, V36, P1599, DOI 10.1109/4.962279
   EICKEMEYER RJ, 1993, IBM J RES DEV, V37, P547, DOI 10.1147/rd.374.0547
   Gabbay F, 1998, CONF PROC INT SYMP C, P272, DOI 10.1109/ISCA.1998.694787
   Gabbay F., 1996, 1080 TECHN ISR I TEC
   Goeman B, 2001, HPCA: SEVENTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTING ARCHITECTURE, PROCEEDINGS, P207, DOI 10.1109/HPCA.2001.903264
   GUTHUAS M, 2001, IEEE 4 ANN WORKSH WO
   HUFFMAN DA, 1952, P IRE, V40, P1098, DOI 10.1109/JRPROC.1952.273898
   LEE SJ, 2000, 6 INT S HIGH PERF CO, P231
   Lipasti MH, 1996, PROCEEDINGS OF THE 29TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE - MICRO-29, P226, DOI 10.1109/MICRO.1996.566464
   LIPASTI MH, 1996, 7 INT C ARCH SUPP PR, P138
   Molina C., 1999, P 13 ACM INT C SUP R, P474
   Reinman G, 1998, 31ST ANNUAL ACM/IEEE INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, P127, DOI 10.1109/MICRO.1998.742775
   RICHARDSON S, 1993, INT S COMP AR
   Rychlik B, 1998, 1998 INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, PROCEEDINGS, P148, DOI 10.1109/PACT.1998.727186
   Rychlik B., 1998, EFFICIENT ACCURATE V
   SATO T, 2002, HIGH PERF COMP 4 INT
   Sazeides Y, 1997, INT SYMP MICROARCH, P248, DOI 10.1109/MICRO.1997.645815
   SHERWOOD T, 2002, 10 INT C ARCH SUPP P
   Sodani A., 1997, INT S COMPUTER ARCHI, P474
   SOHI GS, 1990, IEEE T COMPUT, V39, P349, DOI 10.1109/12.48865
   TRAN L, 2004, INT S PERF AN SYST S
   Wang K, 1997, INT SYMP MICROARCH, P281, DOI 10.1109/MICRO.1997.645819
   Yeager KC, 1996, IEEE MICRO, V16, P28, DOI 10.1109/40.491460
   Yi JJ, 2002, PR IEEE COMP DESIGN, P462, DOI 10.1109/ICCD.2002.1106814
   ZIV J, 1977, IEEE T INFORM THEORY, V23, P337, DOI 10.1109/TIT.1977.1055714
NR 32
TC 0
Z9 0
U1 0
U2 0
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2007
VL 53
IS 9
BP 587
EP 601
DI 10.1016/j.sysarc.2006.12.009
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 183PQ
UT WOS:000247585100004
DA 2024-07-18
ER

PT J
AU Li, JS
   Liu, CG
   Huang, CY
AF Li, Jung-Shian
   Liu, Chuan-Gang
   Huang, Cheng-Yu
TI Achieving multipoint-to-multipoint fairness with RCNWA
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE fairness; bloom filter; quality of service; traffic management;
   bandwidth allocation; RCNWA
AB In current Internet, applications employ lots of sessions with multiple connections between multiple senders and receivers. Sessions or users with more connections gain higher throughput. To obtain more network resource, applications tend to create more connections. It causes unfair bandwidth allocation by per-connection TCP rate allocation and the network suffers lots of TCP overheads. In this paper, we explore the issue on fair share allocation of bandwidth among sessions or users. Various fairness definitions are discussed in this study. Then, we propose a novel distributed scheme to achieve various fairness definitions. Simulation results show that our distributed scheme could achieve fair allocation according to each fairness definition. (c) 2006 Elsevier B.V. All rights reserved.
C1 Natl Cheng Kung Univ, Dept Elect Engn, Inst Comp & Commun Engn, Tainan 701, Taiwan.
C3 National Cheng Kung University
RP Li, JS (corresponding author), Natl Cheng Kung Univ, Dept Elect Engn, Inst Comp & Commun Engn, 1 Univ Rd, Tainan 701, Taiwan.
EM jsli@mail.ncku.edu.tw
CR [Anonymous], 1981, RFC 792
   *ATM FOR, ATM FOR TRAFF MAN SP
   Banchs A., 2002, P IEEE INFOCOM
   BENMOHAMED L, 1993, IEEE ACM T NETWORKIN
   Bertsekas D., 1987, DATA NETWORKS, V2nd, P524
   BLOOM B, 1970, COMMUNICATIONS A JUL
   CHARNY A, 1995, P IEEE INT COMM C JU
   Estan C., 2003, CS20030738 UCSD
   FAHMY S, 1998, P IEEE INFOCOM
   FAHMY S, 1998, P SPIE S VOIC DAT CO
   KARBHARI P, 2003, P IEEE INFOCOM
   Krishnamurthy B, 2001, P ACM SIGCOMM INT ME
   Mehra P., 2003, P IEEE INFOCOM
   MUSTAFA AA, 2002, COMP COMM C 2002 21
   PADHYE J, 1998, P ACM SIGCOM
   RODRIGUEZ P, 2000, P INFOCOM
   ROS J, 2001, P IEEE INFOCOM
   SHAKKOTTAI S, 2001, IEEE ACM T NETWO AUG
NR 18
TC 0
Z9 0
U1 0
U2 0
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUL
PY 2007
VL 53
IS 7
BP 437
EP 452
DI 10.1016/j.sysarc.2006.12.003
PG 16
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 184NY
UT WOS:000247649900008
DA 2024-07-18
ER

PT J
AU Kwon, H
   Moon, S
AF Kwon, H
   Moon, S
TI Deferred locking with shadow transaction for client-server DBMSs
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE concurrency control; Cache consistency; transaction processing;
   performance evaluation
ID CONCURRENCY-CONTROL; PERFORMANCE; SYSTEM
AB Data-shipping systems that allow inter-transaction caching raise the need of a transactional cache consistency maintenance (CCM) protocol because each client is able to cache a portion of the database dynamically. Deferred locking (DL) is a new CCM scheme that is capable of reducing the communication overhead required for cache consistency checking. Due to its low communication overhead, DL could show a superior performance, but it tends to exhibit a high ratio of transaction abort. To cope with this drawback, we develop a new notion of shadow transaction, which is a backup-purpose one that is kept ready to replace an aborted transaction. This notion and the locking mechanism of DL have been incorporated into deferred locking with shadow transaction. Using a distributed database simulation model, we evaluate the performance of the proposed schemes under a wide range of workloads. (C) 2005 Elsevier B.V. All rights reserved.
C1 Semyung Univ, Dept Software, Jecheon Si 390711, Chungbuk, South Korea.
   Korea Adv Inst Sci & Technol, Grad Sch Management, Seoul 130722, South Korea.
C3 Semyung University; Korea Advanced Institute of Science & Technology
   (KAIST)
RP Kwon, H (corresponding author), Semyung Univ, Dept Software, San 21-1,Shinwoul Dong, Jecheon Si 390711, Chungbuk, South Korea.
EM hmkwon@semyung.ac.kr; scmoon@kgsm.kaist.ac.kr
RI Moon, Songchun/C-1905-2011
CR ADYA A, 1995, P ACM SIGMOD INT C M, P23
   Agrawal D., 1991, Proceedings. Seventh International Conference on Data Engineering (Cat. No.91CH2968-6), P592, DOI 10.1109/ICDE.1991.131508
   ANDERSON TE, 1992, ACM T COMPUT SYST, V10, P53, DOI 10.1145/146941.146944
   [Anonymous], 1991, SIMULATION MODELING
   [Anonymous], 1987, Concurrency Control and Recovery in Database Systems
   Bestavros A, 1996, INFORM SYST, V21, P75, DOI 10.1016/S0306-4379(96)00005-1
   Bestavros A., 1995, P 21 INT C VER LARG, P122
   CAREY M, 1991, P ACM SIGMOD INT C M, P357
   CAREY MJ, 1991, ACM T DATABASE SYST, V16, P703, DOI 10.1145/115302.115289
   CAREY MJ, 1994, P ACM SIGMOD INT C M, P359
   DAN A, 1992, P ACM SIGMOD INT C M, P114
   DEUX O, 1991, COMMUN ACM, V34, P34, DOI 10.1145/125223.125238
   Franklin MJ, 1997, ACM T DATABASE SYST, V22, P315, DOI 10.1145/261124.261125
   FRANKLIN MJ, 1992, PROC INT CONF VERY L, P596
   FRANKLIN MJ, 1992, 1089 U WISC MAD DEP
   GRUBER RE, 1997, THESIS MIT
   Kim W., 1990, IEEE Transactions on Knowledge and Data Engineering, V2, P109, DOI 10.1109/69.50909
   LAMB C, 1991, COMMUN ACM, V34, P50, DOI 10.1145/125223.125244
   OZSU MT, 1998, P 24 INT C VER LARG, P440
   Voruganti K, 1999, PROCEEDINGS OF THE TWENTY-FIFTH INTERNATIONAL CONFERENCE ON VERY LARGE DATA BASES, P150
   WANG Y, 1991, P ACM SIGMOD, P367
   WILKINSON K, 1990, P 16 INT C VER LARG, P122
   YU PS, 1993, IEEE T SOFTWARE ENG, V19, P982, DOI 10.1109/32.245740
   [No title captured]
NR 24
TC 0
Z9 1
U1 0
U2 1
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUL
PY 2006
VL 52
IS 7
BP 373
EP 393
DI 10.1016/j.sysarc.2005.09.002
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 053LU
UT WOS:000238307400001
DA 2024-07-18
ER

PT J
AU Chung, SW
   Kim, HS
   Jhon, CS
AF Chung, SW
   Kim, HS
   Jhon, CS
TI Distance-aware L2 cache organizations for scalable multiprocessor
   systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT Euromicro Symposium on Digital System Design
CY SEP 01-06, 2003
CL BELEK, TURKEY
DE L2 cache organization; distance-awareness; scalable multiprocessor
   systems; CC-NUMA; cache replacement policy
AB In order to provide the scalability to the multiprocessor systems, it is important to keep the remote memory access time in bounds so that it does not impose much additional overhead as the system grows.
   In this paper, we suggest an LRU/distance-aware combined second-level(L2) cache for scalable CC-NUMA multiprocessors, which is composed of a traditional LRU cache and an additional distance-aware cache that maintains the distance information of individual cache block for replacement purposes. The LRU cache selects a victim using age information as it typically does, while the distance-aware cache does using distance information. Both work together to reduce effectively the overall distance the cache miss goes through by keeping long-distance blocks as well as recently used blocks. It has been observed that the proposed cache outperforms the traditional LRU cache by up to 28% in the execution time. It is also found to perform even better than an LRU cache of twice the size. (c) 2004 Elsevier B.V. All rights reserved.
C1 Chungnam Natl Univ, Dept Comp Sci & Engn, Taejon 305764, South Korea.
   Samsung Elect Co, SOC R&D Ctr, Processor Architecture Lab, Yongin 449711, Gyeonggi, South Korea.
   Seoul Natl Univ, Sch Engn & Comp Sci, Seoul 151742, South Korea.
C3 Chungnam National University; Samsung; Seoul National University (SNU)
RP Kim, HS (corresponding author), Chungnam Natl Univ, Dept Comp Sci & Engn, Taejon 305764, South Korea.
EM s.w.chung@samsung.com; hskim@cs.cnu.ac.kr; csjhon@riact.snu.ac.kr
CR Barroso LA, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P282, DOI [10.1145/342001.339696, 10.1109/ISCA.2000.854398]
   Burger D, 1997, IEEE MICRO, V17, P55, DOI 10.1109/40.641597
   Deville Y., 1990, Computer Architecture News, V18, P52, DOI 10.1145/121973.121979
   GRANSTON ED, 1991, PROC INT CONF PARAL, P83
   Jeong J., 1999, SPAA'99. Eleventh Annual ACM Sympsoium on Parallel Algorithms and Architectures, P155, DOI 10.1145/305619.305636
   JOUPPI N, 1990, P INT S COMP ARCH, P309
   LYER R, 1999, P INT S HIGH PERF CO, P152
   MOGA M, 1998, P INT S HIGH PERF CO, P103
   OI H, 1999, P INT S HIGH PERF CO, P373
   Patterson D.A., 1995, COMPUTER ARCHITECTUR
   SO K, 1988, IEEE T COMPUT, V37, P700, DOI 10.1109/12.2208
   TOUSSI FM, 1998, P INT C PAR PROC, V2, P217
   Veenstra J., 1994, PROC MASCOTS 94, P201
   WOO SC, 1995, ACM COMP AR, P24, DOI 10.1109/ISCA.1995.524546
   [No title captured]
NR 15
TC 0
Z9 0
U1 0
U2 0
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUN-JUL
PY 2005
VL 51
IS 6-7
BP 368
EP 381
DI 10.1016/j.sysarc.2004.07.006
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 936ZD
UT WOS:000229893300003
DA 2024-07-18
ER

PT J
AU Chen, YS
   Chang, CY
   Lin, TH
   Kuo, CB
AF Chen, YS
   Chang, CY
   Lin, TH
   Kuo, CB
TI A generalized fault-tolerant sorting algorithm on a product network
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT 6th International Conference on Applications of High-Performance
   Computing in Engineering
CY JAN 26-28, 2000
CL MAUI HIGH PERFORMANCE COMP CTR, MAUI, HI
SP Univ New Mexico, Wessex Inst Technol
HO MAUI HIGH PERFORMANCE COMP CTR
DE fault-tolerant; product networks; snake order; odd-even sorting; bitonic
   sorting
AB A product network defines a class of topologies that are very often used such as meshes, tori, and hypercubes, etc. This paper proposes a generalized algorithm for fault-tolerant parallel sorting in product networks. To tolerate r - 1 faulty nodes, an r-dimensional product network containing faulty nodes is partitioned into a number of subgraphs such that each subgraph contains at most one fault. Our generalized sorting algorithm is divided into two steps. First, a single-fault sorting operation is presented to correctly performed on each faulty subgraph containing one fault. Second, each subgraph is considered a supernode, and a fault-tolerant multiway merging operation is presented to recursively merge two sorted subsequences into one sorted sequence. Our generalized sorting algorithm can be applied to any product network only if the factor graph of the product graph can be embedding in a ring. Further, we also show the time complexity of our sorting operations on a grid, hypercube, and Petersen cube. Performance analysis illustrates that our generalized sorting scheme is a truly efficient fault-tolerant algorithm. (c) 2004 Elsevier B.V. All rights reserved.
C1 Natl Chung Cheng Univ, Dept Comp Sci & Informat Engn, Chiayi 62117, Taiwan.
   Tamkang Univ, Dept Comp Sci & Informat Engn, Taipei, Taiwan.
C3 National Chung Cheng University; Tamkang University
RP Natl Chung Cheng Univ, Dept Comp Sci & Informat Engn, Chiayi 62117, Taiwan.
EM yschen@cs.ecu.edu.tw; cychang@cs.tku.edu.tw; dust@cs.ccu.edu.tw;
   cbkuo@wmn.cs.ccu.edu.tw
RI Chen, Yuh-Shyan/M-8558-2019; Lin, Tsung-Hung/C-3433-2009; Chen,
   Yuh-Shyan/B-4046-2009
OI Lin, Tsung-Hung/0000-0002-5601-4415; Chen, Yuh-Shyan/0000-0002-2784-9616
CR BACHER KE, 1968, P AFIPS SPRING JOINT, P307
   BACHER KE, 1990, P 1990 INT C PAR PRO, P376
   BAUMSLAG M, 1991, MATH SYST THEORY, V24, P233, DOI 10.1007/BF02090401
   CHANG SH, 1997, IEEE T PARALL DISTR, V8, P1285
   Chen Y.H., 1999, THESIS NATL TAIWAN U
   Efe K, 1996, IEEE T PARALL DISTR, V7, P1281, DOI 10.1109/71.553283
   EFE K, 1995, IEEE T PARALL DISTR, V6, P963, DOI 10.1109/71.466633
   Fernandez A, 1997, IEEE T COMPUT, V46, P1070, DOI 10.1109/12.628392
   Fernandez A, 1997, IEEE T PARALL DISTR, V8, P1211, DOI 10.1109/71.640013
   FERNANDEZ A, 1994, THESIS U S W LOUISIA
   GHAZAWI TE, 1993, IEEE T RELIAB, V42, P250
   HASTAD J, 1987, 19TH P ANN ACM S THE, P274
   LEE M, 1994, DRUG-EDUC PREV POLIC, V1, P121, DOI 10.3109/09687639409017377
   LISZKA KJ, 1993, P 1993 INT C PAR PRO, V1, P105
   NAKATANI T, 1989, IEEE T COMPUT, V38, P283, DOI 10.1109/12.16506
   OHRING DR, 1994, P 6 IEEE S PAR DISTR, P188
   OHRING DR, 1995, P 7 IEEE S PAR DISTR, P711
   Ohring S, 1996, IEEE T PARALL DISTR, V7, P151, DOI 10.1109/71.485505
   ROSENBERG AL, 1992, DISCRETE APPL MATH, V37-8, P465, DOI 10.1016/0166-218X(92)90152-Z
   SHEU JP, 1992, J PARALLEL DISTR COM, V16, P185, DOI 10.1016/0743-7315(92)90032-I
NR 20
TC 0
Z9 0
U1 0
U2 3
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAR
PY 2005
VL 51
IS 3
BP 185
EP 205
DI 10.1016/j.sysarc.2004.11.005
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 905PB
UT WOS:000227580200003
DA 2024-07-18
ER

PT J
AU Ferreira, DMR
   Ferreira, JJP
AF Ferreira, DMR
   Ferreira, JJP
TI Developing a reusable workflow engine
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE workflow management systems; workflow engines; component reuse
AB Every time a workflow solution is conceived there is a large amount of functionality that is eventually reinvented and redeveloped from scratch. Workflow management systems from academia to the commercial arena exhibit a myriad of approaches having as much in common as in contrast with each other. Efforts in standardizing a workflow reference model and the gradual endorsement of those standards have also not precluded developers from designing workflow systems tailored to specific user needs. This article is written in the belief that an appropriate set of common workflow functionality can be abstracted and reused in forthcoming systems or embedded in applications intended to become workflow-enabled. Specific requirements and a prototype implementation of such functionality, named Workflow Kernel, are discussed. (C) 2003 Elsevier B.V. All rights reserved.
C1 INESC Porto, P-4200465 Oporto, Portugal.
   Univ Porto, Fac Engn, P-4200465 Oporto, Portugal.
C3 Universidade do Porto; INESC TEC; Universidade do Porto
RP INESC Porto, Campus FEUP,Rua Dr Roberto Frias, P-4200465 Oporto, Portugal.
EM dmf@ineseporto.pt; jjpf@fe.up.pt
RI Ferreira, Diogo R./AAH-5617-2019; Pinto Ferreira, Joao Jose/M-8478-2013
OI Ferreira, Diogo R./0000-0001-5818-9406; Pinto Ferreira, Joao
   Jose/0000-0002-3061-7605
CR *A FRAM SOFTW, 2001, WORKM API SET OV
   David R., 1992, Petri Nets and Grafcet-tools for Modelling Discrete Events Systems
   *DRAL SOFTW, 2001, DRAL WORKFL ENG
   GAMMA E, 1995, DESIGN PATTERNS
   MEDINAMORA R, 1993, B TECHNICAL COMMITTE, V16
   NEUMAN BC, 1994, IEEE COMMUN MAG, V32, P33, DOI 10.1109/35.312841
   *OMG, 2000, WORKF MAN FAC SPEC V
   RAJ GS, 1998, DETAILED COMPARISON
   RECTOR B, 1999, AW OBJ TECHNOL S, P1
   Scheer A.-W., 2000, ARIS BUSINESS PROCES
   Sheth AP, 1999, IEEE CONCURR, V7, P18, DOI 10.1109/4434.788776
   Van der Aalst WMP, 1998, J CIRCUIT SYST COMP, V8, P21, DOI 10.1142/S0218126698000043
   VANDERAALST WMP, 2000, BETA WORKING PAPER S, V47
   *WFMC, 1995, TC001003 WFMC
NR 14
TC 12
Z9 12
U1 1
U2 3
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUN
PY 2004
VL 50
IS 6
BP 309
EP 324
DI 10.1016/j.sysarc.2003.09.004
PG 16
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 830VC
UT WOS:000222151000002
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Molina, MC
   Mendías, JM
   Hermida, R
AF Molina, MC
   Mendías, JM
   Hermida, R
TI Allocation of multiple precision behaviors for maximal bit level reuse
   of hardware resources
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE high level synthesis; bit level allocation; multiple precision
   specification
AB This paper proposes an allocation algorithm able to perform the combined resource selection and operation binding of multiple precision specifications. The common operative kernel of additive specification operations is extracted, and an allocation independent of the operations widths is performed. As a result, one operation may be executed over either one wider functional unit, or a set of linked narrower functional units. This allocation approach maximizes the bit level reuse of hardware resources, thus substantially reducing the area of the final implementations. The maximum number of bits computed per cycle becomes the sole determining factor affecting the cost of circuits, in contrast with circuits proposed by conventional algorithms which are influenced by the number and widths of the operations executed in every cycle.
   Additionally an analytical method is presented to estimate the amount of area potentially saved in comparison with conventional allocation algorithms. (C) 2003 Elsevier B.V. All rights reserved.
C1 Univ Complutense Madrid, Dpto Arquitectura Computadores & Automat, Fac Informat, E-28040 Madrid, Spain.
C3 Complutense University of Madrid
RP Molina, MC (corresponding author), Univ Complutense Madrid, Dpto Arquitectura Computadores & Automat, Fac Informat, C Juan Rosal 8, E-28040 Madrid, Spain.
RI Molina, Maria del Carmen MC/H-9399-2015; Hermida, Roman/M-6281-2015
OI Molina, Maria Carmen/0000-0002-9093-424X; Hermida,
   Roman/0000-0002-8022-6098
CR Baugh C. R., 1973, IEEE T COMPUTERS
   CHANG YN, P ICCD 98
   CMAR R, P DES AUT TEST EUR D
   CONSTANTINIDES GA, 2000, LECT NOTES COMPUTER
   CONSTANTINIDES GA, P DES AUT TEST EUR D
   CONSTANTINIDES GA, 2000, P IEEE S FIELD PROGR
   ERCEGOVAC M, P 36 ACM IEEE DES AU
   HUANG C, P 27 ACM IEEE DES AU
   KUCUKCAKAR K, P 2N ACM IEEE DES AU
   KUM K, P IEEE INT WORKSH SI
   LANDWEHR B, P EUR DES AUT C EDAC
   LEE H, 1997, P INT ASIC C
   MENDIAS JM, P INT C VLSI DES VLS
   MOLINA MC, 2003, P DES AUT TEST EUR D
   MOLINA MC, 2002, P 39 ACM IEEE DES AU
   MOLINA MC, 2002, P 20 ACM IEEE INT C
   NAYAK A, 2001, P DES AUT TEST EUR D
   PAULIN PG, 1989, IEEE T CAD
   TSAI F, 1986, P ICCDCS CAD, V5, P379
   WILLENS M, P 34 ACM IEEE DES AU
NR 20
TC 3
Z9 4
U1 0
U2 0
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD DEC
PY 2003
VL 49
IS 12-15
BP 505
EP 519
DI 10.1016/S1383-7621(03)00099-7
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 752LK
UT WOS:000187162000003
DA 2024-07-18
ER

PT J
AU Eeckhout, L
   De Bosschere, K
AF Eeckhout, L
   De Bosschere, K
TI Quantifying behavioral differences between multimedia and
   general-purpose workloads
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE computer architecture; workload characterization; multimedia
   applications; general-purpose workloads; statistical analysis
ID PARALLELISM; EXTENSION
AB Multimedia workloads are becoming increasingly more common on general-purpose computing systems. However, little quantitative results are available about the behavior of these workloads. This paper is a first step in quantifying and understanding the behavioral differences (if any) between multimedia and general-purpose workloads. This is done by comparing program characteristics of multimedia applications (coming from the MediaBench suite, the X benchmarks from the SimpleScalar distribution, plus a set of MPEG-4 like algorithms) and general-purpose applications (coming from the SPECint95 and the SPECint2000 benchmark suite). In addition to presenting a database of program characteristics, we conclude that (i) multimedia applications have less memory operations and less control operations in their instruction mix than general-purpose workloads, and thus are computationally intensive; (ii) multimedia and general-purpose applications exhibit comparable levels of instruction-level parallelism; (iii) multimedia applications also suffer from hard-to-predict branches and (iv) the instruction stream as well as the data stream of multimedia applications exhibit more spatial and more temporal locality than general-purpose applications. These results were obtained using statistical tests, namely the t-test and the Mann-Whitney test. (C) 2002 Elsevier Science B.V. All rights reserved.
C1 Univ Ghent, Dept Elect & Informat Syst, B-9000 Ghent, Belgium.
C3 Ghent University
RP Univ Ghent, Dept Elect & Informat Syst, St Pietersnieuwstr 41, B-9000 Ghent, Belgium.
EM leeckhou@elis.rug.ac.be; kdb@elis.rug.ac.be
RI De Bosschere, Koen OM/P-6865-2014
CR AUSTIN TM, 1992, ACM COMP AR, V20, P342, DOI 10.1145/146628.140395
   Bhargava R, 1998, 31ST ANNUAL ACM/IEEE INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, P37, DOI 10.1109/MICRO.1998.742767
   Brooks D, 1999, FIFTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, P13, DOI 10.1109/HPCA.1999.744314
   BUTLER M, 1991, ACM COMP AR, V19, P276, DOI 10.1145/115953.115980
   CALDER B, 1994, J PROGRAM LANG, V2, P313
   CHOW K, 1998, P WORKSH WORKL CHAR, P11
   Conte T. M., 1990, Proceedings of the Twenty-Third Annual Hawaii International Conference on System Sciences, P6, DOI 10.1109/HICSS.1990.205094
   Conte TM, 1997, COMPUTER, V30, P33, DOI 10.1109/2.642799
   Diefendorff K, 1997, COMPUTER, V30, P43, DOI 10.1109/2.612247
   Diefendorff K, 2000, IEEE MICRO, V20, P85, DOI 10.1109/40.848475
   Hays W.L., 1963, STAT PSYCHOLOGISTS
   *INC STATS, 1999, STAT WIND COMP PROGR
   Lee CH, 1997, INT SYMP MICROARCH, P330, DOI 10.1109/MICRO.1997.645830
   Lee DC, 1998, CONF PROC INT SYMP C, P27, DOI 10.1109/ISCA.1998.694760
   Lee RB, 1996, IEEE MICRO, V16, P51, DOI 10.1109/40.526925
   Lee RB, 1996, IEEE MICRO, V16, P6, DOI 10.1109/MM.1996.526920
   Liao H, 1997, INT SYMP MICROARCH, P321, DOI 10.1109/MICRO.1997.645829
   Manly B. F., 2016, MULTIVARIATE STAT ME
   MAYNARD AMG, 1994, P 6 INT C ARCH SUPP, P145
   MCFARLING S, 1993, TN36 WRL DIG W RES L
   MOSHOVOS A, 2000, J INSTRUCTION LEVEL, V2
   Nguyen H., 1999, ICS 99, P11
   Peleg A, 1996, IEEE MICRO, V16, P42, DOI 10.1109/40.526924
   POSTIFF MA, 1998, 3 WORKSH INT COMP CO
   Proesmans M., 1996, Proceedings of the 13th International Conference on Pattern Recognition, P336, DOI 10.1109/ICPR.1996.546966
   Raatikainen K. E. E., 1993, Performance Evaluation Review, V20, P24, DOI 10.1145/155775.155781
   Ranganathan P, 1999, CONF PROC INT SYMP C, P124, DOI [10.1145/307338.300990, 10.1109/ISCA.1999.765945]
   RISEMAN EM, 1972, IEEE T COMPUT, VC 21, P1405, DOI 10.1109/T-C.1972.223514
   SCOTT K, 2000, P INT C PAR ARCH COM
   SLINGERLAND NT, 2001, P 15 ACM INT C SUP I
   SOHONI S, 2001, P INT C MEAS MOD COM
   SRIVASTAVA A, 1994, 942 W RES LAB COMP
   Talla D, 2000, PR IEEE COMP DESIGN, P163, DOI 10.1109/ICCD.2000.878283
   TALLA D, 2000, P IEEE INT C COMP DE
   THEOBALD KB, 1992, P 25 ANN INT S MICR, P10
   Tremblay M, 1996, IEEE MICRO, V16, P10, DOI 10.1109/40.526921
   Tyson GS, 1997, INT SYMP MICROARCH, P218
   VANACHTEREN T, 1999, P RSP IEEE INT WORKS
   WALL DW, 1993, 936 WRL DIG W RES LA
   WALL DW, 1991, P 4 INT C ARCH SUPP, P176
   YEH TY, 1992, ACM COMP AR, V20, P124, DOI 10.1145/146628.139709
NR 41
TC 0
Z9 0
U1 0
U2 1
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2003
VL 48
IS 6-7
BP 199
EP 220
DI 10.1016/S1383-7621(03)00003-1
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 650EU
UT WOS:000181250500003
DA 2024-07-18
ER

PT J
AU Tscha, Y
AF Tscha, Y
TI Scheduling length for switching element disjoint multicasting in
   Banyan-type switching networks
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Banyan network; multicasting network; nonblocking switching network;
   photonic crosstalk; SE-disjoint routing
ID MULTISTAGE INTERCONNECTION NETWORKS; WIDE-SENSE; CROSSTALK; SYSTEMS;
   DESIGN
AB Due to the stringent bit-error requirement in fiber optics, preventing the forthcoming crosstalk at switching elements (SEs) is very crucial in the large-scale photonic switches. In this paper, we consider the SE-disjoint multicasting for a photonic Banyan-type switching network. This ensures that at most, one connection holds each SE in a given time thus, neither photonic crosstalk nor link blocking will arise in the switching network implemented with optical devices such as directional couplers, splitters and combiners. Routing a set of connections under such constraint usually takes several routing rounds hence, it is desirable to keep the number of rounds (i.e., scheduling length) to a minimum. Unfortunately, finding the optimal length is NP-complete in general, we propose an algorithm that seeks an approximation solution less than double of the optimal upper bound. The bound permits the Banyan-type multicasting network to be rearrangeable nonblocking as well as crosstalk-free. It is given that the same bound guarantees wide-sense nonblocking for multicast connections,, provided that the multicasting capability of the network is restricted to the second half of the whole stages, and strictly nonblocking for one-to-one connections, yet allowing to be free from the crosstalk. We also consider other crosstalk-free multicasting and the link-disjoint multicasting for the Banyan network. The theory developed in this paper gives a unified foundation on designing nonblocking and crosstalk-free photonic Banyan-type networks under the multicast connections. (C) 2002 Elsevier Science B.V. All rights reserved.
C1 Sangji Univ, Sch Comp Informat & Commun Engn, Kangwon Do 220702, South Korea.
C3 Sangji University
RP Tscha, Y (corresponding author), Sangji Univ, Sch Comp Informat & Commun Engn, Kangwon Do 220702, South Korea.
CR AGRAWAL DP, 1983, IEEE T COMPUT, V32, P637, DOI 10.1109/TC.1983.1676295
   Aho AV., 1974, DESIGN ANAL COMPUTER
   [Anonymous], OPTICAL NETWORKS PRA
   Batcher K. E., 1968, P APRIL 30 MAY 2 196, P307
   Benes V. E., 1965, MATH THEORY CONNECTI
   Bondy J. A., 1976, GRAPH THEORY APPL, V290
   BOURAS C, 1988, PERFOM EVAL, V34, P125
   Garey M.R., 1979, COMPUTES INTRACTABIL
   GOKE LR, 1973, P 1 ANN S COMP ARCH, P21
   Hinton H.S., 1993, INTRO PHOTONIC SWITC
   Huang A., 1984, P GLOBECOM 84, P121
   Kabacinski W, 2002, IEEE T COMMUN, V50, P1025, DOI 10.1109/TCOMM.2002.1010622
   KRUSKAL CP, 1988, IEEE T COMPUT, V37, P1337, DOI 10.1109/12.8700
   LEA CT, 1990, IEEE T COMMUN, V38, P1740, DOI 10.1109/26.61445
   LEA CT, 1990, IEEE T COMMUN, V38, P529, DOI 10.1109/26.52664
   LEE TT, 1988, IEEE J SEL AREA COMM, V6, P1445
   Maier G, 2001, IEEE T COMMUN, V49, P1268, DOI 10.1109/26.935167
   Pan Y, 1999, IEEE COMMUN MAG, V37, P50, DOI 10.1109/35.747249
   Pankaj RK, 1999, IEEE ACM T NETWORK, V7, P414, DOI 10.1109/90.779211
   PATEL JH, 1981, IEEE T COMPUT, V30, P771, DOI 10.1109/TC.1981.1675695
   PATTAVINA A, 1993, IEEE COMMUN MAG, V31, P38, DOI 10.1109/35.186360
   Qiao CM, 1999, IEEE T COMMUN, V47, P139, DOI 10.1109/26.747821
   Singhal A, 2002, COMPUT COMMUN, V25, P547, DOI 10.1016/S0140-3664(01)00423-6
   Tscha Y, 1999, IEEE T COMMUN, V47, P1425, DOI 10.1109/26.789678
   Turner J. S., 1986, Proceedings of IEEE INFOCOM '86. Fifth Annual Conference on `Computers and Communications Integration Design, Analysis, Management' (Cat. No.86CH2284-8), P667
   Vaez MM, 1998, IEEE J SEL AREA COMM, V16, P1327, DOI 10.1109/49.725200
   Vaez MM, 2000, IEEE T COMMUN, V48, P316, DOI 10.1109/26.823564
   Varma A., 1994, INTERCONNECTION NETW
   Wang TS, 2002, COMPUT COMMUN, V25, P557, DOI 10.1016/S0140-3664(01)00424-8
   Wong TS, 2001, IEEE T COMMUN, V49, P1280, DOI 10.1109/26.935168
   WU CL, 1980, IEEE T COMPUT, V29, P694, DOI 10.1109/TC.1980.1675651
NR 31
TC 1
Z9 1
U1 0
U2 0
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2003
VL 48
IS 6-7
BP 175
EP 191
DI 10.1016/S1383-7621(02)00135-2
PG 17
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 650EU
UT WOS:000181250500001
DA 2024-07-18
ER

PT J
AU Thapliyal, S
   Wazid, M
   Singh, DP
   Das, AK
   Islam, SH
AF Thapliyal, Siddhant
   Wazid, Mohammad
   Singh, D. P.
   Das, Ashok Kumar
   Islam, S. K. Hafizul
TI Robust authenticated key agreement protocol for internet of
   vehicles-envisioned intelligent transportation system
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Internet of Vehicles (IoV); Intelligent Transportation System (ITS);
   Authentication; Key agreement; Security
ID SECURITY; EXCHANGE; PRIVACY; SCHEME; DESIGN
AB Internet of Vehicles (IoV) is a wireless network, which employs well-established Internet protocols and networks to share information between vehicles, people, and infrastructure by utilising Vehicular Adhoc Networks (VANETs). IoV aims to increase road user safety and lower accident rates. It is one of the main components of an intelligent transportation system (ITS). ITS appears as the most crucial component since the cities in any country are evolving into digital civilisations as a result of the smart city concept, regardless of whether people are travelling within the city, to work, in school, or for other purposes. It can also be used to improve infrastructure utilisation and road safety (i.e., reduction in road accidents), in addition to enhancing traffic management and easing congestion. However, IoV-driven ITS is susceptible to several forms of attacks because of the insecure communication among the participating entities. We, therefore, propose a secure authentication protocol for IoV-driven ITS to stop these attacks from happening (in short, SAKP-ITS). Its resistance to a number of potential attacks is confirmed by the security analysis of the proposed SAKP-ITS. Additionally, SAKP-ITS is juxtaposed with other comparable competing methods put out in an IoV environment. Additionally, it has been found that SAKP-ITS outperforms competing schemes in terms of critical metrics like communication costs, computation costs, and security and functionality attributes. To test the effect of the proposed SAKP-ITS on the critical performance attributes, a practical implementation of SAKP-ITS is also presented.
C1 [Thapliyal, Siddhant; Wazid, Mohammad; Singh, D. P.] Graph Era Deemed to be Univ, Dept Comp Sci & Engn, Dehra Dun 248002, India.
   [Das, Ashok Kumar] Int Inst Informat Technol, Ctr Secur Theory & Algorithm Res, Hyderabad 500032, India.
   [Islam, S. K. Hafizul] Indian Inst Informat Technol, Dept Comp Sci & Engn, Kalyani 741235, West Bengal, India.
C3 Graphic Era University; International Institute of Information
   Technology Hyderabad
RP Das, AK (corresponding author), Int Inst Informat Technol, Ctr Secur Theory & Algorithm Res, Hyderabad 500032, India.
EM sthapliyal37@gmail.com; wazidkec2005@gmail.com; devesh.geu@gmail.com;
   ashok.das@iiit.ac.in; hafi786@gmail.com
RI WAZID, MOHAMMAD/X-4211-2018; Thapliyal, Siddhant/HLP-6978-2023; Das,
   Ashok Kumar/AAZ-9500-2020; Singh, Devesh/KIC-3651-2024; Das, Ashok
   Kumar/U-2790-2019
OI Thapliyal, Siddhant/0000-0002-0850-7370; Das, Ashok
   Kumar/0000-0002-7208-5109; Das, Ashok Kumar/0000-0002-5196-9589
CR Abulkasim H, 2022, IEEE ACCESS, V10, P94963, DOI 10.1109/ACCESS.2022.3204793
   Adeli M, 2021, J AMB INTEL HUM COMP, V12, P3075, DOI 10.1007/s12652-020-02465-2
   [Anonymous], 2006, Scyther: Semantics and verification of security protocols
   Asuquo P, 2018, IEEE INTERNET THINGS, V5, P4778, DOI 10.1109/JIOT.2018.2820039
   Bagchi P, 2023, IEEE T VEH TECHNOL, V72, P10393, DOI 10.1109/TVT.2023.3260579
   Bagga P, 2021, J SYST ARCHITECT, V113, DOI 10.1016/j.sysarc.2020.101877
   Canetti R, 2001, LECT NOTES COMPUT SC, V2045, P453
   Canetti R, 2002, LECT NOTES COMPUT SC, V2332, P337
   Chen CM, 2023, J SYST ARCHITECT, V136, DOI 10.1016/j.sysarc.2023.102831
   Chen CM, 2023, VEH COMMUN, V39, DOI 10.1016/j.vehcom.2022.100567
   Chen HM, 2023, VEH COMMUN, V39, DOI 10.1016/j.vehcom.2022.100548
   Dandala TT, 2017, 2017 INTERNATIONAL CONFERENCE ON COMPUTER, COMMUNICATION AND SIGNAL PROCESSING (ICCCSP), P201
   DOLEV D, 1983, IEEE T INFORM THEORY, V29, P198, DOI 10.1109/TIT.1983.1056650
   Duan L, 2023, J SYST ARCHITECT, V140, DOI 10.1016/j.sysarc.2023.102897
   Ghosh S, 2023, J SYST ARCHITECT, V139, DOI 10.1016/j.sysarc.2023.102876
   Hahn D, 2021, IEEE INTEL TRANSP SY, V13, P181, DOI 10.1109/MITS.2019.2898973
   Hakak S, 2023, VEH COMMUN, V39, DOI 10.1016/j.vehcom.2022.100551
   Huang BX, 2019, IEEE ACCESS, V7, P20644, DOI 10.1109/ACCESS.2019.2897615
   Jiang SR, 2016, IEEE T INTELL TRANSP, V17, P2193, DOI 10.1109/TITS.2016.2517603
   Khadem B, 2021, IEEE ACCESS, V9, P78463, DOI 10.1109/ACCESS.2021.3083708
   Khadidos AO, 2022, IEEE ACCESS, V10, P85289, DOI 10.1109/ACCESS.2022.3197672
   Li Z, 2024, IEEE T INTELL TRANSP, V25, P2253, DOI 10.1109/TITS.2022.3215325
   Liu J, 2022, IEEE T INTELL TRANSP, V23, P22630, DOI 10.1109/TITS.2022.3183379
   Liu R. M., 2018, PROC IEEE INT C COMM, P1, DOI [DOI 10.1109/GLOCOM.2018.8647713, DOI 10.1109/WCSP.2018.8555665, DOI 10.1109/COMPEM.2018.8496497]
   Liu YB, 2017, IEEE T INTELL TRANSP, V18, P2740, DOI 10.1109/TITS.2017.2657649
   Mahmood K, 2023, IEEE T INTELL TRANSP, V24, P2411, DOI 10.1109/TITS.2022.3177692
   Maurya AK, 2021, J SYST ARCHITECT, V120, DOI 10.1016/j.sysarc.2021.102296
   Maurya C, 2023, IEEE T INTELL TRANSP, V24, P9670, DOI 10.1109/TITS.2023.3271355
   Messerges TS, 2002, IEEE T COMPUT, V51, P541, DOI 10.1109/TC.2002.1004593
   Pandey P., 2023, 7 IEEE INT C TRENDS, P570, DOI [10.1109/ICOEI56765.2023.10125792, DOI 10.1109/ICOEI56765.2023.10125792]
   Qi MP, 2023, J SYST ARCHITECT, V139, DOI 10.1016/j.sysarc.2023.102874
   Qiao FL, 2021, IEEE T INTELL TRANSP, V22, P4443, DOI 10.1109/TITS.2020.3003211
   Saleem MA, 2023, IEEE T INTELL TRANSP, V24, P9940, DOI 10.1109/TITS.2023.3266030
   Sedjelmaci H, 2019, IEEE NETWORK, V33, P216, DOI 10.1109/MNET.2018.1800279
   Sivaselvan N, 2023, IEEE T NETW SERV MAN, V20, P2957, DOI 10.1109/TNSM.2023.3246120
   Sutrala AK, 2020, IEEE T VEH TECHNOL, V69, P5535, DOI 10.1109/TVT.2020.2981934
   Tanveer M, 2020, IEEE ACCESS, V8, P155645, DOI 10.1109/ACCESS.2020.3019367
   Vangala A, 2021, IEEE SENS J, V21, P15824, DOI 10.1109/JSEN.2020.3009382
   Wazid M, 2022, IEEE INTERNET THINGS, V9, P10411, DOI 10.1109/JIOT.2021.3122007
   Wazid M, 2022, IEEE ACCESS, V10, P57990, DOI 10.1109/ACCESS.2022.3179418
   Wazid M, 2022, J SYST ARCHITECT, V123, DOI 10.1016/j.sysarc.2021.102370
   Wazid M, 2019, IEEE INTERNET THINGS, V6, P8804, DOI 10.1109/JIOT.2019.2923611
   Wazid M, 2017, IEEE ACCESS, V5, P14966, DOI 10.1109/ACCESS.2017.2723265
   Xie Q, 2023, IEEE T INTELL TRANSP, V24, P7318, DOI 10.1109/TITS.2023.3253710
   Zhang S, 2022, VEH COMMUN, V37, DOI 10.1016/j.vehcom.2022.100516
NR 45
TC 1
Z9 1
U1 4
U2 10
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2023
VL 142
AR 102937
DI 10.1016/j.sysarc.2023.102937
EA JUL 2023
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA O5SJ7
UT WOS:001044403300001
DA 2024-07-18
ER

PT J
AU Qi, MP
   Cui, ZY
   Liang, GW
AF Qi, Mingping
   Cui, Zhiyao
   Liang, Gaowei
TI TBVPAKE: An efficient and provably secure verifier-based PAKE protocol
   for IoT applications
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Password-authenticated key exchange; PAKE; Provably secure; IoT
ID AUTHENTICATED KEY EXCHANGE
AB Password-authenticated key exchange (PAKE) is an important cryptographic primitive by which two parties are allowed to authenticate each other and establish a cryptographically strong key using a low-entropy password over an insecure channel. Therefore, it is suitable for access control and securing communications between low-cost Internet of Things (IoT) devices where sound security mechanism is difficult to be applied. This paper makes a contribution to securing IoT applications by presenting a secure, efficient and easy-to-implement verifier-based PAKE protocol, named as TBVPAKE (short for Two-Basis Verifier-based PAKE). It is secure against the off-line dictionary attack and server compromise attack, and supports the perfect forward secrecy. Under the widely accepted BPR security model, TBVPAKE is formally proved in this paper in the random oracle model by reducing its security to the Computational Diffie-Hellman (CDH) and Simultaneous Diffie-Hellman (SDH) security assumptions. In addition, we compare the new TBVPAKE with some other outstanding verifier -based PAKE protocols by instantiating them over a commonly used elliptic curve group, and the comparative analysis results definitely show that the new TBVPAKE offers better computational efficiency and ease of implementation. Therefore, the new TBVPAKE might be a better choice for securing IoT applications.
C1 [Qi, Mingping; Cui, Zhiyao; Liang, Gaowei] Northwestern Polytech Univ, Sch Cybersecur, Xian 710072, Peoples R China.
C3 Northwestern Polytechnical University
RP Qi, MP (corresponding author), Northwestern Polytech Univ, Sch Cybersecur, Xian 710072, Peoples R China.
EM mpqi_math@163.com
FU Natural Science Basic Research Program of Shaanxi Province of China
   [2021JQ-123]; National Undergraduate Training Program on Innovation and
   Entrepreneurship, China [202210699176]; Na-tional Natural Science
   Foundation of China [62074131]; Fundamental Research Funds for the
   Central Universities, China [31020200QD011]
FX Acknowledgments The author would sincerely thank the anonymous reviewers
   for their valuable comments, and the editors for their hard work on this
   paper. This work is supported in part by the Natural Science Basic
   Research Program of Shaanxi Province of China under Grant 2021JQ-123, in
   part by the National Undergraduate Training Program on Innovation and
   Entrepreneurship, China under Grant 202210699176, in part by Na-tional
   Natural Science Foundation of China under Grant 62074131, and in part by
   the Fundamental Research Funds for the Central Universities, China under
   Grant 31020200QD011.
CR Abdalla M, 2005, LECT NOTES COMPUT SC, V3386, P65
   Abdalla M, 2005, LECT NOTES COMPUT SC, V3376, P191
   [Anonymous], 2017, 117704 ISOIEC
   [Anonymous], 2009, IEEE Std 1363.2-2008, DOI [10.1109/IEEESTD.2009.4773330, DOI 10.1109/IEEESTD.2009.4773330]
   [Anonymous], 2008, The transport layer security (TLS) protocol version 1.2
   Bagga P, 2022, COMPUT COMMUN, V195, P27, DOI 10.1016/j.comcom.2022.08.003
   Barnes R., 2018, IN PRESS
   Becerra Jose, 2018, Provable Security. 12th International Conference, ProvSec 2018. Proceedings: Lecture Notes in Computer Science (LNCS 11192), P366, DOI 10.1007/978-3-030-01446-9_21
   Becerra J, 2018, WISEC'18: PROCEEDINGS OF THE 11TH ACM CONFERENCE ON SECURITY & PRIVACY IN WIRELESS AND MOBILE NETWORKS, P291, DOI 10.1145/3212480.3226110
   Bellare M, 2000, LECT NOTES COMPUT SC, V1807, P139
   BELLOVIN SM, 1992, 1992 IEEE COMPUTER SOCIETY SYMPOSIUM ON RESEARCH IN SECURITY AND PRIVACY : PROCEEDINGS, P72
   Bender J, 2009, LECT NOTES COMPUT SC, V5735, P33, DOI 10.1007/978-3-642-04474-8_3
   Bresson Emmanuel., 2003, ACM C COMPUTER COMMU, P241, DOI DOI 10.1145/948109.948142
   C. Research, 2000, STANDARDS EFFICIENT
   DIFFIE W, 1976, IEEE T INFORM THEORY, V22, P644, DOI 10.1109/TIT.1976.1055638
   Faz-Hernandez S., 2022, IN PRESS
   Feng Hao, 2021, IEEE Communications Standards Magazine, V5, P40, DOI 10.1109/MCOMSTD.121.2100005
   German Federal Office for Information Security (BSI), 2015, ADV SEC MECH MACH RE
   Gu YQ, 2021, LECT NOTES COMPUT SC, V12828, P701, DOI 10.1007/978-3-030-84259-8_24
   Haase B., 2019, IACR Trans. Cryptograph. Hardw. Embedded Syst., P1
   Hao F, 2011, LECT NOTES COMPUT SC, V6615, P159
   Harkins Dan, 2008, 2008 Second International Conference on Sensor Technologies and Applications (SENSORCOMM), P839, DOI 10.1109/SENSORCOMM.2008.131
   Harkins D., 2015, 7664 RFC, DOI [10.17487/RFC7664, DOI 10.17487/RFC7664]
   Jablon D. P., 1996, Computer Communication Review, V26, P5, DOI 10.1145/242896.242897
   Jarecki S, 2018, LECT NOTES COMPUT SC, V10822, P456, DOI 10.1007/978-3-319-78372-7_15
   Kobara K., 2003, 2003038 CRYPT EPRINT
   Krawczyk H, 2005, LECT NOTES COMPUT SC, V3621, P546, DOI 10.1007/11535218_33
   Kwon T., 2001, NDSS
   Ladd W., 2022, IN PRESS
   MacKenzie P, 2001, Paper 2001/057
   Mahmood K, 2023, IEEE T INTELL TRANSP, V24, P2411, DOI 10.1109/TITS.2022.3177692
   Marlinspike M., SIMPLIFYING OTR DENI
   MIRACL Ltd, MIR LIB
   Pointcheval D, 2017, PROCEEDINGS OF THE 2017 ACM ASIA CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY (ASIA CCS'17), P301, DOI 10.1145/3052973.3053026
   SCHNORR CP, 1990, LECT NOTES COMPUT SC, V435, P239
   Shin S. H., 2012, RFC 6628
   Shoup V, 2002, J CRYPTOL, V15, P223, DOI 10.1007/s00145-002-0133-9
   Sivaselvan N, 2023, CLUSTER COMPUT, V26, P2409, DOI 10.1007/s10586-022-03733-w
   Vangala A, 2023, IEEE T INF FOREN SEC, V18, P904, DOI 10.1109/TIFS.2022.3231121
   Vanhoef M, 2020, P IEEE S SECUR PRIV, P517, DOI 10.1109/SP40000.2020.00031
   Wang D, 2018, IEEE T DEPEND SECURE, V15, P708, DOI 10.1109/TDSC.2016.2605087
   Wang D, 2017, IEEE T INF FOREN SEC, V12, P2776, DOI 10.1109/TIFS.2017.2721359
   Wang D, 2016, LECT NOTES COMPUT SC, V9878, P111, DOI 10.1007/978-3-319-45744-4_6
   Wazid M, 2022, IEEE INTERNET THINGS, V9, P22643, DOI 10.1109/JIOT.2022.3181610
   Wu T., 1998, NDSS
   Zeltsan Z., 2010, RFC 5683, DOI [10.17487/RFC5683, DOI 10.17487/RFC5683]
NR 46
TC 2
Z9 2
U1 1
U2 11
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUN
PY 2023
VL 139
AR 102874
DI 10.1016/j.sysarc.2023.102874
EA APR 2023
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA F7QI7
UT WOS:000984249900001
DA 2024-07-18
ER

PT J
AU Wang, ZX
   Li, Y
   Wu, SH
   Zhou, Y
   Yang, LB
   Xu, Y
   Zhang, TW
   Pan, Q
AF Wang, Zhaoxuan
   Li, Yang
   Wu, Shihao
   Zhou, Yuan
   Yang, Libin
   Xu, Yuan
   Zhang, Tianwei
   Pan, Quan
TI A survey on cybersecurity attacks and defenses for unmanned aerial
   systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE UAS; Cybersecurity; Threat assessment; Software security; Artificial
   intelligence
ID SPOOFING DETECTION; SECURITY; VEHICLE; BUS; VULNERABILITIES;
   COMMUNICATION; TRANSMISSION; NETWORKS; RISKS; GAME
AB In recent years, unmanned aerial systems (UAS) have been widely used in both military and civilian fields. However, their open-source software and protocols have made their security vulnerable, resulting in a growing number of cybersecurity issues. This paper provides a comprehensive review of UAS cybersecurity research, with a focus on attack and defense technologies. Regarding UAS being a system that integrates software and hardware and can work independently with complex tasks, this paper analyzes the UAS architecture and classifies security threats into four categories: communication network security, software security, payload security, and intelligent security. Additionally, it provides an overview of existing threat assessment methods. This paper also highlights representative research progress in UAS cyberattacks and defense technologies in the four identified categories. Finally, this paper examines the current research status and future prospects of UAS cybersecurity.
C1 [Wang, Zhaoxuan; Yang, Libin] Northwestern Polytech Univ, Sch Cybersecur, Xian 710129, Peoples R China.
   [Li, Yang; Wu, Shihao; Pan, Quan] Northwestern Polytech Univ, Sch Automat, Xian 710129, Peoples R China.
   [Zhou, Yuan; Xu, Yuan; Zhang, Tianwei] Nanyang Technol Univ, Sch Comp Sci & Engn, Singapore 639798, Singapore.
C3 Northwestern Polytechnical University; Northwestern Polytechnical
   University; Nanyang Technological University
RP Li, Y (corresponding author), Northwestern Polytech Univ, Sch Automat, Xian 710129, Peoples R China.
EM zxwang@mail.nwpu.edu.cn; liyangnpu@nwpu.edu.cn; wshnpu@mail.nwpu.edu.cn;
   y.zhou@ntu.edu.sg; liyangnpu@nwpu.edu.cn; xu.yuan@ntu.edu.sg;
   tianwei.zhang@ntu.edu.sg; quanpan@nwpu.edu.cn
RI Yang, Libin/AAA-1085-2020; Li, Yang/U-9361-2017; Wu,
   Shihao/ADU-7023-2022
OI Yang, Libin/0000-0003-1315-6955; Li, Yang/0000-0001-5672-4110; Wu,
   Shihao/0000-0001-6147-4291
FU National Natural Science Foundation of China [62103330, 62233014,
   62203358]; Fundamental Research Funds for the Central Universities of
   China [3102021ZDHQD09]
FX ? This research is supported by the National Natural Science Foundation
   of China (No. 62103330, No. 62233014, No. 62203358) , and the
   Fundamental Research Funds for the Central Universities of China
   (3102021ZDHQD09) .
CR Abbaspour A, 2016, PROCEDIA COMPUT SCI, V95, P193, DOI 10.1016/j.procs.2016.09.312
   Abdallah A, 2019, INFORMATION, V10, DOI 10.3390/info10020043
   Abro GEM, 2022, DRONES-BASEL, V6, DOI 10.3390/drones6100284
   Alexandre DHondt, 2019, BLACK HAT ARSENAL 20
   Alhawi OM, 2019, 2019 INTERNATIONAL WORKSHOP ON SECURE INTERNET OF THINGS (SIOT 2019), P9, DOI 10.1109/SIOT48044.2019.9637109
   Allouch A, 2019, INT WIREL COMMUN, P621, DOI 10.1109/IWCMC.2019.8766667
   Altawy R, 2017, ACM TRANS CYBER-PHYS, V1, DOI 10.1145/3001836
   [Anonymous], MISS PLANN
   Athalye A, 2018, PR MACH LEARN RES, V80
   Avola D, 2021, REMOTE SENS-BASEL, V13, DOI 10.3390/rs13091670
   Bastami H, 2021, IEEE T INF FOREN SEC, V16, P5018, DOI 10.1109/TIFS.2021.3122989
   Bekmezci I., 2016, Journal of Aeronautics and Space Technologies, V9, P13
   Belikovetsky S., 2017, 11 USENIX WORKSH OFF
   Best Katharina Ley, 2020, How to Analyze the Cyber Threat from Drones: Background, Analysis Frameworks, and Analysis Tools
   Bian J., 2013, Integrated Communications, Navigation and Surveillance Conference (ICNS), 2013, P1
   Birnbaum Z, 2016, J INTELL ROBOT SYST, V84, P107, DOI 10.1007/s10846-015-0284-1
   Bonior J, 2017, IEEE WCNC
   Butcher N, 2013, SECURING MAVLINK COM
   Cao YL, 2019, PROCEEDINGS OF THE 2019 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY (CCS'19), P2267, DOI 10.1145/3319535.3339815
   Casals SG, 2013, IEEEAAIA DIGIT AVION
   Ceccato M, 2021, IEEE T INF FOREN SEC, V16, P3496, DOI 10.1109/TIFS.2021.3083414
   Chan KW, 2018, AIP CONF PROC, V2030, DOI 10.1063/1.5066949
   Chen Liang, 2019, Machine Learning for Cyber Security. Second International Conference, ML4CS 2019. Proceedings: Lecture Notes in Computer Science (LNCS 11806), P123, DOI 10.1007/978-3-030-30619-9_10
   Chen ST, 2019, LECT NOTES ARTIF INT, V11051, P52, DOI 10.1007/978-3-030-10925-7_4
   Cheng K, 2020, IEEE T VEH TECHNOL, V69, P7116, DOI 10.1109/TVT.2020.2990417
   Cho KT, 2016, PROCEEDINGS OF THE 25TH USENIX SECURITY SYMPOSIUM, P911
   Choi H, 2018, PROCEEDINGS OF THE 2018 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY (CCS'18), P801, DOI 10.1145/3243734.3243752
   Choi W, 2018, IEEE T VEH TECHNOL, V67, P4757, DOI 10.1109/TVT.2018.2810232
   Cinà AE, 2022, Arxiv, DOI [arXiv:2205.01992, 10.48550/arXiv.2204.05986, DOI 10.48550/ARXIV.2204.05986]
   Clements AA, 2017, P IEEE S SECUR PRIV, P289, DOI 10.1109/SP.2017.37
   Cui M, 2018, IEEE T VEH TECHNOL, V67, P9042, DOI 10.1109/TVT.2018.2849644
   CVE, About us
   Davidovich B, 2022, Arxiv, DOI arXiv:2201.00419
   Davidson D, 2016, 10 USENIX WORKSHOP O
   Deligne E, 2012, J COMPUT VIROL HACKI, V8, P15, DOI 10.1007/s11416-011-0158-4
   Elley, 2018, AM IOT OP SYST FREER
   Farshteindiker Benyamin, 2016, 10 USENIX WORKSH OFF
   Fei F, 2018, IEEE INT CONF ROBOT, P550
   Feng ZW, 2019, ACM T EMBED COMPUT S, V17, DOI 10.1145/3289390
   Fernandez MJ, 2019, 2019 INTERNATIONAL WORKSHOP ON RESEARCH, EDUCATION AND DEVELOPMENT OF UNMANNED AERIAL SYSTEMS (RED UAS 2019), P237, DOI [10.1109/reduas47371.2019.8999685, 10.1109/REDUAS47371.2019.8999685]
   Fotouhi A, 2019, IEEE COMMUN SURV TUT, V21, P3417, DOI 10.1109/COMST.2019.2906228
   Fouda RM, 2018, IEEE AERO EL SYS MAG, V33, P4, DOI 10.1109/MAES.2018.170021
   Fu K, 2018, COMMUN ACM, V61, P20, DOI 10.1145/3176402
   Habler E, 2018, COMPUT SECUR, V78, P155, DOI 10.1016/j.cose.2018.07.004
   Han X., 2022, ARXIV
   Hartmann K, 2013, INT CONF CYBER CONFL
   [何道敬 He Daojing], 2019, [计算机学报, Chinese Journal of Computers], V42, P1076
   He DJ, 2019, IEEE NETWORK, V33, P146, DOI 10.1109/MNET.2018.1800065
   Held D, 2016, LECT NOTES COMPUT SC, V9905, P749, DOI 10.1007/978-3-319-46448-0_45
   Hermans Bart, 2018, TARGETED GPS SPOOFIN, P1
   Highnam K, 2016, I C DEPENDABLE SYST, P222, DOI 10.1109/DSN-W.2016.63
   Hooper M, 2016, IEEE MILIT COMMUN C, P1213, DOI 10.1109/MILCOM.2016.7795496
   La HM, 2015, IEEE T CONTR SYST T, V23, P52, DOI 10.1109/TCST.2014.2312392
   Ilascu Ionut, DJI DRONE FLIGHT LOG
   Iqbal S, 2021, 2021 IEEE 11TH ANNUAL COMPUTING AND COMMUNICATION WORKSHOP AND CONFERENCE (CCWC), P759, DOI 10.1109/CCWC51732.2021.9376151
   Goodfellow IJ, 2015, Arxiv, DOI [arXiv:1412.6572, DOI 10.48550/ARXIV.1412.6572]
   Jansen K, 2018, P IEEE S SECUR PRIV, P1018, DOI 10.1109/SP.2018.00012
   Javaid AY, 2012, 2012 IEEE INTERNATIONAL CONFERENCE ON TECHNOLOGIES FOR HOMELAND SECURITY, P585, DOI 10.1109/THS.2012.6459914
   Jedh M, 2021, IEEE T INF FOREN SEC, V16, P4133, DOI 10.1109/TIFS.2021.3098162
   Jia HR, 2021, PROCEEDINGS OF THE 30TH USENIX SECURITY SYMPOSIUM, P1937
   Johansson R, 2017, 2017 WORKSHOP ON RESEARCH, EDUCATION AND DEVELOPMENT OF UNMANNED AERIAL SYSTEMS (RED-UAS), P78, DOI 10.1109/RED-UAS.2017.8101647
   Johnson J, 2020, RUSI J, V165, P26, DOI 10.1080/03071847.2020.1752026
   Ju ZY, 2020, IEEE INTERNET THINGS, V7, P3693, DOI 10.1109/JIOT.2020.2966672
   Kacem T, 2016, IEEE TRUST BIG, P544, DOI [10.1109/TrustCom.2016.0108, 10.1109/TrustCom.2016.107]
   Kamkar S., 2013, Skyjack: autonomous drone hacking
   Kerns Andrew J., 2014, 2014 IEEE/ION Position, Location and Navigation Symposium - PLANS 2014, P262, DOI 10.1109/PLANS.2014.6851385
   Kerns AJ, 2014, J FIELD ROBOT, V31, P617, DOI 10.1002/rob.21513
   Khan WU, 2022, IEEE WIREL COMMUN, V29, P22, DOI 10.1109/MWC.001.2200125
   Kharchenko Vyacheslav, 2018, 2018 IEEE 9th International Conference on Dependable Systems, Services and Technologies (DESSERT), P364, DOI 10.1109/DESSERT.2018.8409160
   Kim H, 2022, P IEEE S SECUR PRIV, P1826, DOI [10.1109/SP46214.2022.00109, 10.1109/SP46214.2022.9833567]
   Kim K., 2020, Decentralized IoT Systems and Security, P1, DOI 10.1145/2976749.2978388
   Kim K, 2021, COMPUT SECUR, V103, DOI 10.1016/j.cose.2020.102150
   Kim T, 2019, PROCEEDINGS OF THE 28TH USENIX SECURITY SYMPOSIUM, P425
   Kim W, 2018, INT C CONTR AUTOMAT, P1087
   Koo K, 2020, J INF PROCESS SYST, V16, P42, DOI 10.3745/JIPS.03.0130
   Koscher K, 2010, P IEEE S SECUR PRIV, P447, DOI 10.1109/SP.2010.34
   Krishna CGL, 2017, 2017 IEEE INTERNATIONAL SYMPOSIUM ON SAFETY, SECURITY AND RESCUE ROBOTICS (SSRR), P194, DOI 10.1109/SSRR.2017.8088163
   Kwon C, 2018, IEEE T AUTOMAT CONTR, V63, P2272, DOI 10.1109/TAC.2017.2761762
   Kwon KC, 2020, SENSORS-BASEL, V20, DOI 10.3390/s20040954
   Lee H, 2018, IEEE T VEH TECHNOL, V67, P9385, DOI 10.1109/TVT.2018.2853723
   Lee Y. S., 2016, IT CONVERGENCE TECHN
   LEUNGYANCHEONG SK, 1978, IEEE T INFORM THEORY, V24, P451, DOI 10.1109/TIT.1978.1055917
   Li Bai, BRIEF REVERSE ENG WO
   Li Deren, 2014, Geomatics and Information Science of Wuhan University, V39, P505, DOI 10.13203/j.whugis20140045
   Liu CY, 2017, AER ADV ENG RES, V120, P1, DOI 10.1109/glocomw.2017.8269175
   Liu G, 2021, 2021 IEEE INTERNATIONAL CONFERENCE ON ROBOTICS AND BIOMIMETICS (IEEE-ROBIO 2021), P1636, DOI 10.1109/ROBIO54168.2021.9739612
   Liu Yu, 2017, J NANJING U AERONAUT, V49, P152
   Lu HM, 2018, IEEE INTERNET THINGS, V5, P2315, DOI 10.1109/JIOT.2017.2737479
   Luo A., 2016, Drones Hijacking
   Luo ML, 2020, PROCEEDINGS OF THE 29TH USENIX SECURITY SYMPOSIUM, P859
   Lykou G, 2020, SENSORS-BASEL, V20, DOI 10.3390/s20123537
   Ma S., 2017, TROJANING ATTACK NEU
   Magiera J., 2015, J. appl. res. technol, V13, P45
   Mansfield Katrina M, 2015, DOD COMPREHENSIVE MI
   Mccoy J, 2019, ELECTRONICS-SWITZ, V8, DOI 10.3390/electronics8121468
   Miller C., 2015, REMOTE EXPLOITATION, V2015, P1
   Mitchell R, 2014, IEEE T SYST MAN CY-S, V44, P593, DOI 10.1109/TSMC.2013.2265083
   Murvay PS, 2018, IEEE T VEH TECHNOL, V67, P4325, DOI 10.1109/TVT.2018.2795384
   Nassi Ben, 2021, 2021 IEEE Symposium on Security and Privacy (SP), P1434, DOI 10.1109/SP40001.2021.00005
   Nichols R., 2019, Unmanned Aircraft Systems (UAS) in the Cyber Domain, V2nd
   O'Hanlon BW, 2013, NAVIGATION-US, V60, P267, DOI 10.1002/navi.44
   Pandey Gaurav K, 2022, 25 ANN NETWORK DISTR
   Panice G., 2017, 2017 23 INT C AUT CO, P1, DOI [10.23919/IConAC.2017.8081999, DOI 10.23919/ICONAC.2017.8081999]
   Papadimitratos P, 2008, IEEE MILIT COMMUN C, P3168
   Papernot N, 2016, 1ST IEEE EUROPEAN SYMPOSIUM ON SECURITY AND PRIVACY, P372, DOI 10.1109/EuroSP.2016.36
   Parkinson S, 2017, IEEE T INTELL TRANSP, V18, P2898, DOI 10.1109/TITS.2017.2665968
   Petnga L, 2016, INT CONF UNMAN AIRCR, P811, DOI 10.1109/ICUAS.2016.7502663
   Pike L, 2016, LECT NOTES COMPUT SC, V10012, P302, DOI 10.1007/978-3-319-46982-9_19
   QGroundControl, About us
   Quinonez R, 2020, PROCEEDINGS OF THE 29TH USENIX SECURITY SYMPOSIUM, P895
   Rahul Sasi, 2015, DRONE ATTACKS I HIJA
   Rajatha BS, 2015, 2015 INTERNATIONAL CONFERENCE ON SMART TECHNOLOGIES AND MANAGEMENT FOR COMPUTING, COMMUNICATION, CONTROLS, ENERGY AND MATERIALS (ICSTM), P58, DOI 10.1109/ICSTM.2015.7225390
   Rani C, 2016, J DEF MODEL SIMUL-AP, V13, P331, DOI 10.1177/1548512915617252
   Robinson Michael, 2016, KNOCKING MY NEIGHBOR, V23
   Rodday N., 2016, Hacking a professional drone
   Rongxiao Guo, 2020, CNIOT2020: Proceedings of the 2020 International Conference on Computing, Networks and Internet of Things, P8, DOI 10.1145/3398329.3398331
   Roth Grant, 2009, THESIS AUBURN U
   Rubin SH, 2017, 2017 IEEE 18TH INTERNATIONAL CONFERENCE ON INFORMATION REUSE AND INTEGRATION (IEEE IRI 2017), P9, DOI 10.1109/IRI.2017.56
   Sampigethaya Krishna., 2019, AIAA SCITECH 2019 FO, P0061
   Sanjab A, 2020, IEEE T COMMUN, V68, P6990, DOI 10.1109/TCOMM.2020.3010289
   Shafique A, 2021, IEEE ACCESS, V9, P46927, DOI 10.1109/ACCESS.2021.3066778
   Sharma H, 2022, INT J HYDROGEN ENERG, V47, P10409, DOI 10.1016/j.ijhydene.2022.01.073
   Shen JJ, 2020, PROCEEDINGS OF THE 29TH USENIX SECURITY SYMPOSIUM, P931
   Shin H, 2017, LECT NOTES COMPUT SC, V10529, P445, DOI 10.1007/978-3-319-66787-4_22
   Shoufan A, 2017, IEEE INT CONF VLSI, P226
   Shoufan A, 2015, COMM COM INF SC, V576, P177, DOI 10.1007/978-3-319-27668-7_11
   Silver D, 2016, NATURE, V529, P484, DOI 10.1038/nature16961
   Son Y, 2015, PROCEEDINGS OF THE 24TH USENIX SECURITY SYMPOSIUM, P881
   Soobramaney Pregassen, 2013, THESIS AUBURN U
   Strohmeier M., 2015, Detection of Intrusions and Malware, and Vulnerability Assessment, P67, DOI 10.1007/978-3-319-20550-2_4
   Su J, 2016, IFAC PAPERSONLINE, V49, P291, DOI 10.1016/j.ifacol.2016.10.412
   Sun JC, 2020, PROCEEDINGS OF THE 29TH USENIX SECURITY SYMPOSIUM, P877
   Sun XF, 2019, IEEE WIREL COMMUN, V26, P40, DOI 10.1109/MWC.001.1900028
   Sun Yang, 2020, CHIN J NETW INF SECU, V6, P80
   Sun Z, 2021, IEEE T INF FOREN SEC, V16, P3199, DOI 10.1109/TIFS.2021.3076287
   Sutton RS, 2018, ADAPT COMPUT MACH LE, P1
   Szegedy C, 2014, Arxiv, DOI [arXiv:1312.6199, DOI 10.1109/CVPR.2015.7298594]
   Tang Jiacheng, 2022, WORK CONF REVERSE EN
   Taylor A, 2015, 2015 WORLD CONGRESS ON INDUSTRIAL CONTROL SYSTEMS SECURITY (WCICSS), P45, DOI 10.1109/WCICSS.2015.7420322
   Tippenhauer NO, 2011, PROCEEDINGS OF THE 18TH ACM CONFERENCE ON COMPUTER & COMMUNICATIONS SECURITY (CCS 11), P75
   Trippel T, 2017, 2017 IEEE EUROPEAN SYMPOSIUM ON SECURITY AND PRIVACY (EUROS&P), P3, DOI 10.1109/EuroSP.2017.42
   Tsao KY, 2022, AD HOC NETW, V133, DOI 10.1016/j.adhoc.2022.102894
   Tu YZ, 2018, PROCEEDINGS OF THE 27TH USENIX SECURITY SYMPOSIUM, P1545
   Vervisch-Picois A., 2017, ITSNT 2017 4 INT S N, P1
   Vilches VM, 2021, Arxiv, DOI arXiv:1912.11299
   Wang HM, 2019, IEEE WIREL COMMUN, V26, P32, DOI 10.1109/MWC.001.1900045
   Wang J., 2021, arXiv
   Wei XX, 2019, PROCEEDINGS OF THE TWENTY-EIGHTH INTERNATIONAL JOINT CONFERENCE ON ARTIFICIAL INTELLIGENCE, P954
   Wesson K, 2012, NAVIGATION-US, V59, P177, DOI 10.1002/navi.14
   Westerlund O., 2019, 2019 1 INT C UNM, P1
   White R, 2016, Arxiv, DOI arXiv:1611.07060
   Woo S, 2015, IEEE T INTELL TRANSP, V16, P993, DOI 10.1109/TITS.2014.2351612
   Xiao L, 2018, IEEE T VEH TECHNOL, V67, P3420, DOI 10.1109/TVT.2017.2785414
   Xiao QX, 2019, PROCEEDINGS OF THE 28TH USENIX SECURITY SYMPOSIUM, P443
   Xie CH, 2017, IEEE I CONF COMP VIS, P1378, DOI 10.1109/ICCV.2017.153
   Xu Y, 2021, INFORM SCIENCES, V576, P329, DOI 10.1016/j.ins.2021.06.063
   Yan B, 2020, PROC CVPR IEEE, P987, DOI 10.1109/CVPR42600.2020.00107
   Yan C., 2016, DEF CON, V24, P109
   Yang B, 2019, AAMAS '19: PROCEEDINGS OF THE 18TH INTERNATIONAL CONFERENCE ON AUTONOMOUS AGENTS AND MULTIAGENT SYSTEMS, P1743
   Yang Lyu, 2019, THESIS NW POLYTECHNI
   Yang P., 2022, IEEE J SEL TOPICS SI, V16, P97
   Ye Xianghao, 2020, THESIS XIDIAN U
   Zhang G., 2017, 2017 IEEE GLOB COMM, P1, DOI [10.1109/GLOCOM.2017.8254971, DOI 10.1109/GLOCOM.2017.8254971]
   Zhang GC, 2019, IEEE T WIREL COMMUN, V18, P1376, DOI 10.1109/TWC.2019.2892461
   Zhang ST, 2022, APPL SOFT COMPUT, V115, DOI 10.1016/j.asoc.2021.108194
   Zhao N, 2018, IEEE T COMMUN, V66, P2281, DOI 10.1109/TCOMM.2018.2792014
   Zhi YY, 2020, MOBILE NETW APPL, V25, P95, DOI 10.1007/s11036-018-1193-x
   Zhu Y, 2021, CCS '21: PROCEEDINGS OF THE 2021 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P1945, DOI 10.1145/3460120.3485377
   Zihan Lin, 2019, Machine Learning for Cyber Security. Second International Conference, ML4CS 2019. Proceedings: Lecture Notes in Computer Science (LNCS 11806), P336, DOI 10.1007/978-3-030-30619-9_24
NR 169
TC 1
Z9 1
U1 8
U2 20
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAY
PY 2023
VL 138
AR 102870
DI 10.1016/j.sysarc.2023.102870
EA APR 2023
PG 18
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA E4HE1
UT WOS:000975161000001
DA 2024-07-18
ER

PT J
AU Chen, CM
   Liu, SS
   Li, XA
   Islam, SH
   Das, AK
AF Chen, Chien-Ming
   Liu, Shuangshuang
   Li, Xuanang
   Islam, S. K. Hafizul
   Das, Ashok Kumar
TI A provably-secure authenticated key agreement protocol for remote
   patient monitoring IoMT
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Authentication; Internet-of-Medical-Things (IoMT); Security; Sensor;
   Wireless network
ID USER AUTHENTICATION; SCHEME; FRAMEWORK; INTERNET
AB With the continuous improvement of the public medical system, the current medical service industry is more intelligent. The Internet-of-Medical-Things (IoMT) plays a significant role in smart medicine. The emergence of remote wireless monitoring platforms in the IoMT systems has significantly reduced the risk of virus infection among medical staff. However, data may be easily stolen by criminals during the transmission process. We propose a three-factor enhanced protocol to monitor patient body information and mitigate the issues. The proposed protocol can provide the confidentiality of transmitted data and the privacy of doctors and patients. The security of the proposed protocol is demonstrated in the Random Oracle Model (ROM) for computational security. In addition, by comparing the proposed protocol with other related works, our designed protocol has efficient performance both in execution time and communication costs.
C1 [Chen, Chien-Ming; Liu, Shuangshuang; Li, Xuanang] Shandong Univ Sci & Technol, Coll Comp Sci & Engn, Qingdao 266590, Peoples R China.
   [Islam, S. K. Hafizul] Indian Inst Informat Technol Kalyani, Dept Comp Sci & Engn, Kanchrapara 741235, West Bengal, India.
   [Das, Ashok Kumar] Int Inst Informat Technol, Ctr Secur Theory & Algorithm Res, Hyderabad 500032, India.
C3 Shandong University of Science & Technology; International Institute of
   Information Technology Hyderabad
RP Islam, SH (corresponding author), Indian Inst Informat Technol Kalyani, Dept Comp Sci & Engn, Kanchrapara 741235, West Bengal, India.
EM chienmingchen@ieee.org; shuangliu0309@163.com; leonlxaaxl@163.com;
   hafi786@gmail.com; ashok.das@iiit.ac.in
RI Das, Ashok Kumar/U-2790-2019; Chen, Chien-Ming/W-2133-2019
OI Das, Ashok Kumar/0000-0002-5196-9589; Chen,
   Chien-Ming/0000-0002-6502-472X
CR Aman AHM, 2021, J NETW COMPUT APPL, V174, DOI 10.1016/j.jnca.2020.102886
   Aujla GS, 2018, IEEE COMMUN MAG, V56, P78, DOI 10.1109/MCOM.2018.1700379
   Butpheng C, 2020, SYMMETRY-BASEL, V12, DOI 10.3390/sym12071191
   Canetti R, 2004, J ACM, V51, P557, DOI 10.1145/1008731.1008734
   Challa S, 2018, COMPUT ELECTR ENG, V69, P534, DOI 10.1016/j.compeleceng.2017.08.003
   Chatterjee S, 2015, SECUR COMMUN NETW, V8, P1752, DOI 10.1002/sec.1140
   Chen CM, 2022, SENSORS-BASEL, V22, DOI 10.3390/s22145401
   Chen CM, 2021, J AMB INTEL HUM COMP, DOI 10.1007/s12652-021-03448-7
   Fotouhi M, 2020, COMPUT NETW, V177, DOI 10.1016/j.comnet.2020.107333
   Ge M., 2022, IEEE T INTELL TRANSP, V7
   Hamid S, 2022, ELECTRONICS-SWITZ, V11, DOI 10.3390/electronics11172777
   He DJ, 2010, AD HOC SENS WIREL NE, V10, P361
   Islam SKH, 2016, INT J COMMUN SYST, V29, P1708, DOI 10.1002/dac.2793
   Joyia G. J., 2017, J COMMUN, V12, P240, DOI DOI 10.12720/JCM.12.4.240-247
   Juneja S., 2021, J HEALTHC ENG, V2021
   Koblitz N, 2015, DESIGN CODE CRYPTOGR, V77, P587, DOI 10.1007/s10623-015-0094-2
   Ktari J, 2022, ELECTRONICS-SWITZ, V11, DOI 10.3390/electronics11152314
   Kumar M, 2022, IEEE T IND INFORM, V18, P8936, DOI 10.1109/TII.2022.3181614
   Kumar P., 2011, 2011 Wireless Advanced (WiAd 2011), P241, DOI 10.1109/WiAd.2011.5983262
   Kumar P, 2021, COMPUT COMMUN, V166, P110, DOI 10.1016/j.comcom.2020.12.003
   Kumari A, 2020, IEEE ACCESS, V8, P107838, DOI 10.1109/ACCESS.2020.3001152
   Li X, 2018, TELECOMMUN SYST, V67, P323, DOI 10.1007/s11235-017-0340-1
   Liang LL, 2023, WIREL NETW, V29, P637, DOI 10.1007/s11276-022-03168-6
   Manickam P, 2022, BIOSENSORS-BASEL, V12, DOI 10.3390/bios12080562
   Messerges TS, 2002, IEEE T COMPUT, V51, P541, DOI 10.1109/TC.2002.1004593
   Ostad-Sharif A, 2019, INT J COMMUN SYST, V32, DOI 10.1002/dac.3913
   Papaioannou M, 2022, T EMERG TELECOMMUN T, V33, DOI 10.1002/ett.4049
   Pustokhina IV, 2020, IEEE ACCESS, V8, P107112, DOI 10.1109/ACCESS.2020.3000322
   Rani S, 2017, IEEE INTERNET THINGS, V4, P832, DOI 10.1109/JIOT.2017.2671460
   Razdan S, 2022, IETE TECH REV, V39, P775, DOI 10.1080/02564602.2021.1927863
   Sherali Z, 2021, INTERNET THINGS-NETH, V14, DOI 10.1016/j.iot.2019.100075
   Singh A, 2017, WIRELESS PERS COMMUN, V94, P1881, DOI 10.1007/s11277-016-3717-7
   Soni P, 2019, COMPUT METH PROG BIO, V182, DOI 10.1016/j.cmpb.2019.105054
   Wang RB, 2022, WIREL NETW, DOI 10.1007/s11276-022-03048-z
   Wazid M, 2018, J NETW COMPUT APPL, V123, P112, DOI 10.1016/j.jnca.2018.09.008
   Wu TY, 2022, J SUPERCOMPUT, V78, P13893, DOI 10.1007/s11227-022-04411-9
   Wu TY, 2022, DRONES-BASEL, V6, DOI 10.3390/drones6010010
   Yan XP, 2013, J MED SYST, V37, DOI 10.1007/s10916-013-9972-1
   Zia M., 2022, IEEE T IND INFORM
   Zuowen Tan, 2013, Przeglad Elektrotechniczny, V89, P200
NR 40
TC 18
Z9 18
U1 2
U2 10
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAR
PY 2023
VL 136
AR 102831
DI 10.1016/j.sysarc.2023.102831
EA FEB 2023
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 8V6AD
UT WOS:000930710400001
DA 2024-07-18
ER

PT J
AU Zhu, JB
   Wang, L
   Xiao, LM
   Liu, L
   Qin, GJ
AF Zhu, Jinbin
   Wang, Liang
   Xiao, Limin
   Liu, Lei
   Qin, Guangjun
TI CFIO: A conflict-free I/O mechanism to fully exploit internal
   parallelism for Open-Channel SSDs
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE NVMe SSDs; Open-Channel SSD; Access conflict; Conflict-free I; O
   management
ID PERFORMANCE
AB I/O access conflicts make utilization within NVMe SSDs seriously low, which introduces unpredictable performance loss of NVMe SSDs. Although existing works adopt I/O isolation or conflict-aware I/O scheduling to avoid access conflicts, they can result in an unbalanced utilization and reduce the lifetime of NVMe SSDs. In this paper, we design and implement CFIO, a low-overhead conflict-aware I/O mechanism that achieves conflict-free I/Os to exploit the internal parallelism in NVMe SSDs. CFIO improves PU utilization and reduces I/O latency with two novel mechanisms. First, a conflict-free (CF) lane is proposed to eliminate conflicts by dividing I/O requests into conflict-free PU queues based on physical addresses. The PU queues correspond to the PU resources within the NVMe SSDs. Second, a k-RR scheduler is designed to dispatch reading and writing requests to NVMe SSDs in batches and separately. K-RR scheduler can fully exploit the internal parallelism of NVMe SSDs and form an I/O pipeline based on the dual registers of PU. Finally, we integrate CFIO into the LightNVM with Open-Channel NVMe SSD (OCSSD) and compare it with several existing solutions. Our evaluations show that CFIO improves the throughput of OCSSD by 19.32% and reduces its tail latency by 23.71%, compared to state-of-the-art methods.
C1 [Zhu, Jinbin; Wang, Liang; Xiao, Limin; Liu, Lei] Beihang Univ, State Key Lab Software Dev Environm, Beijing 100191, Peoples R China.
   [Zhu, Jinbin; Wang, Liang; Xiao, Limin; Liu, Lei] Beihang Univ, Sch Comp Sci & Engn, Beijing 100191, Peoples R China.
   [Qin, Guangjun] Beijing Union Univ, Smart City Coll, Beijing 100101, Peoples R China.
C3 Beihang University; Beihang University; Beijing Union University
RP Wang, L; Xiao, LM (corresponding author), Beihang Univ, State Key Lab Software Dev Environm, Beijing 100191, Peoples R China.
EM jinbinzhu@buaa.edu.cn; lwang20@buaa.edu.cn; xiaolm@buaa.edu.cn;
   liulei2010@buaa.edu.cn; qinguangjun@buaa.edu.cn
RI Liu, Lei/P-5394-2014
OI Zhu, Jinbin/0000-0003-4955-7718
FU National Natural Science Foun-dation of China; National Labora-tory of
   Software Development Environment, China;  [62104014]; 
   [SKLSDE-2022ZX-07]
FX Acknowledgments This work was supported by the National Natural Science
   Foun-dation of China under Grant No. 62104014, the National Labora-tory
   of Software Development Environment, China under Grant No.
   SKLSDE-2022ZX-07.
CR Agrawal Nitin, 2008, P USENIX ANN TECHN C, P57
   Ahn Sungyong, 2016, P 8 USENIX WORKSH HO
   Axboe J., 2021, FIO: Flexible I/O Tester, 2021
   Bjorling M., 2017, PBLK HOST BASED FTL
   Bjorling M, 2017, PROCEEDINGS OF FAST '17: 15TH USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES, P359
   Bjorling Matias., 2013, Proceedings of the 6th International Systems and Storage Conference. SYSTOR'13, V22, P1, DOI [10.1145/2485732.2485740, DOI 10.1145/2485732.2485740]
   Chen F, 2016, ACM T STORAGE, V12, DOI 10.1145/2818376
   Cooper Brian F., 2010, P 1 ACM S CLOUD COMP, P143, DOI [DOI 10.1145/1807128.1807152, 10.1145/1807128.1807152]
   Cui J., 2016, 32 S MASS STORAGE SY, P1
   Dirik C, 2009, CONF PROC INT SYMP C, P279, DOI 10.1145/1555815.1555790
   Dong SY, 2021, PROCEEDINGS OF THE 19TH USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES (FAST '21), P33
   Du YZ, 2020, J SYST ARCHITECT, V109, DOI 10.1016/j.sysarc.2020.101828
   Gao CM, 2018, IEEE T COMPUT AID D, V37, P168, DOI 10.1109/TCAD.2017.2693281
   Huang J, 2017, PROCEEDINGS OF FAST '17: 15TH USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES, P375
   Intel, 2015, INT SOL STAT DRIV 75
   Intel DAOS, 2019, REVOLUTIONIZING HIGH
   Jia YG, 2019, 1ST INTERNATIONAL WORKSHOP ON DEEP LEARNING PRACTICE FOR HIGH-DIMENSIONAL SPARSE DATA WITH KDD (DLP-KDD 2019), DOI 10.1145/3326937.3341250
   Jin Y, 2019, ADV COMPUT, V114, P1, DOI 10.1016/bs.adcom.2019.02.001
   Kim S, 2018, DES AUT CON, DOI 10.1145/3195970.3196085
   Koltsidas I., 2017, IBM REDBOOKS
   Kwon M, 2020, PROCEEDINGS OF THE 18TH USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES, P183
   Kyusik Kim, 2020, ICIIT 2020: Proceedings of the 2020 5th International Conference on Intelligent Information Technology, P146, DOI 10.1145/3385209.3385221
   Lee G, 2019, PROCEEDINGS OF THE 2019 USENIX ANNUAL TECHNICAL CONFERENCE, P603
   Li FF, 2019, PROC VLDB ENDOW, V12, P2263, DOI 10.14778/3352063.3352141
   Li H., 2020, P 25 INT C ARCHITECT, P1
   Li HC, 2018, PROCEEDINGS OF THE 16TH USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES, P83
   Liang J., 2016, P 2016 IEEE INT C NE, P1
   Lim H, 2019, 2019 IEEE 26TH INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING, DATA, AND ANALYTICS (HIPC), P247, DOI 10.1109/HiPC.2019.00039
   Liu RP, 2022, IEEE T COMPUT AID D, V41, P294, DOI 10.1109/TCAD.2021.3056374
   Liu RP, 2020, INT PARALL DISTRIB P, P966, DOI 10.1109/IPDPS47924.2020.00103
   Liu Z, 2020, LECT NOTES COMPUT SC, V12452, P416, DOI 10.1007/978-3-030-60245-1_29
   Lung M, 2014, INT S HIGH PERF COMP, P524
   N.E. Workgroup, 2021, NVM EXPRESS BASE SPE
   Park Stan, 2012, P 10 USENIX C FIL ST
   Picoli I.L., 2019, OX DECONSTRUCTING FT
   Rho E, 2018, PROCEEDINGS OF THE 16TH USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES, P257
   Samsung, 2015, SAMSUNG SSD 950 PRO
   Shu JW, 2020, IEEE T PARALL DISTR, V31, P2923, DOI 10.1109/TPDS.2020.3006655
   Tarasov Vasily., 2016, Filebench: A flexible framework for file system benchmarking
   Tripathi SS, 2022, ARCH PHYSIOL BIOCHEM, V128, P1156, DOI 10.1080/13813455.2020.1760890
   Woo J, 2021, PROCEEDINGS OF THE 19TH USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES (FAST '21), P403
   Xiaoyi Zhang, 2021, 2021 IEEE International Parallel and Distributed Processing Symposium (IPDPS), P902, DOI 10.1109/IPDPS49936.2021.00099
   Xie W, 2018, ACM T STORAGE, V14, DOI 10.1145/3239564
   Xu Q., 2015, ASS COMPUTING MACHIN, P1
   Xue S, 2020, PROCEEDINGS OF THE 2020 USENIX ANNUAL TECHNICAL CONFERENCE, P97
   Yang J, 2019, SYSTOR '19: PROCEEDINGS OF THE 12TH ACM INTERNATIONAL SYSTEMS AND STORAGE CONFERENCE, P155, DOI 10.1145/3319647.3325840
   Yang TM, 2019, DES AUT TEST EUROPE, P1293, DOI [10.23919/DATE.2019.8715070, 10.23919/date.2019.8715070]
NR 47
TC 1
Z9 1
U1 1
U2 6
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD FEB
PY 2023
VL 135
AR 102803
DI 10.1016/j.sysarc.2022.102803
EA DEC 2022
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 7L8TV
UT WOS:000906232500001
DA 2024-07-18
ER

PT J
AU Belt, J
   Hatcliff, J
   Shackleton, J
   Carciofini, J
   Carpenter, T
   Mercer, E
   Amundson, I
   Babar, J
   Cofer, D
   Hardin, D
   Hoech, K
   Slind, K
   Kuz, I
   Mcleod, K
   Mcleod, K
AF Belt, Jason
   Hatcliff, John
   Shackleton, John
   Carciofini, Jim
   Carpenter, Todd
   Mercer, Eric
   Amundson, Isaac
   Babar, Junaid
   Cofer, Darren
   Hardin, David
   Hoech, Karl
   Slind, Konrad
   Kuz, Ihor
   Mcleod, Kent
   Mcleod, Kent
TI Model-driven development for the seL4 microkernel using the HAMR
   framework
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Software architecture; Model-driven development; Microkernel; Code
   generation; High assurance
AB Verified microkernels such as seL4 provide trustworthy foundations for safety-and security-critical systems. However, their full potential remains unrealized due, in part, to the lack of application development environments that help engineers integrate the microkernel's configuration and hosting of application code with modeling, analysis, and verification tools that address broader aspects of the development lifecycle.This paper presents a model-driven tool chain for the seL4 microkernel based on the open source High Assurance Modeling and Rapid engineering (HAMR) code generation framework for the Architecture and Analysis Definition Language (AADL). We describe how the semantics of AADL communication and threading can be realized in terms of the access primitives and strong spatial and temporal partitioning mechanisms provided by seL4. For AADL users, seL4 provides a high-assurance platform with formally verified enforcement of component boundaries and communication pathways. For seL4 users, AADL provides high-level abstractions for developing seL4 applications, along with an ecosystem of system engineering and analysis tools. We illustrate the framework by applying a model-based development environment for increasing resiliency against cyber attacks to an unmanned aircraft flight control system.
C1 [Belt, Jason; Hatcliff, John] Kansas State Univ, Manhattan, KS 66506 USA.
   [Shackleton, John; Carciofini, Jim; Carpenter, Todd] Adventium Labs, Minneapolis, MN USA.
   [Mercer, Eric] Brigham Young Univ, Provo, UT USA.
   [Amundson, Isaac; Babar, Junaid; Cofer, Darren; Hardin, David; Hoech, Karl; Slind, Konrad] Collins Aerosp, Charlotte, NC USA.
   [Kuz, Ihor; Mcleod, Kent; Mcleod, Kent] Kry10 Ltd, Sydney, NSW, Australia.
   [Kuz, Ihor; Mcleod, Kent] CSIROs Data61, Canberra, ACT, Australia.
C3 Kansas State University; Brigham Young University; Raytheon
   Technologies; Collins Aerospace; Commonwealth Scientific & Industrial
   Research Organisation (CSIRO)
RP Hatcliff, J (corresponding author), Kansas State Univ, Manhattan, KS 66506 USA.
EM hatcliff@ksu.edu
OI Mercer, Eric/0000-0002-2264-2958
FU DARPA, United States of America [HR00111890001]; US Air Force Research
   Laboratory; US Army
FX This work was funded in part by DARPA, United States of America contract
   HR00111890001, as well as by the US Air Force Research Laboratory and
   the US Army and has been approved for public release, distribution
   unlimited. The views, opinions and/or findings expressed are those of
   the authors and should not be interpreted as representing the official
   views or policies of the Department of Defense or the U.S. Government.
CR Amtoft T, 2012, LECT NOTES COMPUT SC, V7215, P369, DOI 10.1007/978-3-642-28641-4_20
   Amtoft T, 2010, DESIGN AND VERIFICATION OF MICROPROCESSOR SYSTEMS FOR HIGH-ASSURANCE APPLICATIONS, P341, DOI 10.1007/978-1-4419-1539-9_12
   AMUNDSON I, 2021, DESIGN AUTOMATION CY
   [Anonymous], 1997, The Definition of Standard ML
   [Anonymous], 2017, AS5506 SAE INT
   Borde E, 2014, P IEEE RAP SYST PROT, P44, DOI 10.1109/RSP.2014.6966691
   Burns A, 2016, ANALYSABLE REAL TIME
   Cofer Darren, 2012, NASA Formal Methods. Proceedings of the 4th International Symposium, NFM 2012, P126, DOI 10.1007/978-3-642-28891-3_13
   Cofer D., 2022, IEEE SECUR PRIV, V15, P2
   Cofer D, 2018, COMPUTER, V51, P14, DOI 10.1109/MC.2018.2876051
   Delange J., 2017, AADL in Practice: Become an Expert of Software Architecture Modeling and Analysis
   Feiler P.H., 2013, MODEL BASED ENG AADL, P468
   HAMR, TEMP CONTR EX ART SE
   HAMR DARPA, CASE PHAS 2 UAV EX A
   HAMR ISOLA, 2021, EX ART
   HAMR Project, US
   Hardin D.S., 2021, 2021 IEEE S SECURITY
   Hatcliff J., 2022, LEVERAGING APPL FORM
   Hatcliff J., 2021, Leveraging Applications of Formal Methods, Verification and Validation: 10th International Symposium on Leveraging Applications of Formal Methods, ISoLA 2021, Rhodes, Greece, October 1729, 2021, Proceedings, P274, DOI [DOI 10.1007/978-3-030-89159-6_18, 10.1007/978-3-030-89159-618, DOI 10.1007/978-3-030-89159-618]
   Hatcliff John., 2021, INT S LEVERAGING APP, P253, DOI DOI 10.1007/978-3-030-89159-617
   Honvault C., 2018, P 9 EUR C EMB REAL T
   Hugues J, 2022, J SYST ARCHITECT, V123, DOI 10.1016/j.sysarc.2021.102376
   King DL, 2017, INT J MENT HEALTH AD, V15, P1270, DOI [10.1109/CCA.2016.7587813, 10.1007/s11469-016-9699-6]
   Kordon F., 2013, Embedded Systems: Analysis and Modeling with SysML, UML and AADL, V1st
   Kumar R, 2014, ACM SIGPLAN NOTICES, V49, P179, DOI 10.1145/2535838.2535841
   Laddaga R, 2019, Arxiv, DOI arXiv:1901.01867
   Lasnier G, 2009, LECT NOTES COMPUT SC, V5570, P237, DOI 10.1007/978-3-642-01924-1_17
   Mercer E, 2021, 24TH INTERNATIONAL CONFERENCE ON MODEL-DRIVEN ENGINEERING LANGUAGES AND SYSTEMS (MODELS 2021), P205, DOI 10.1109/MODELS50736.2021.00029
   National Information Assurance Partnership, 2011, SEP KERN PROT
   Patten T, 2020, PR INT CONF INF WAR, P597, DOI 10.34190/ICCWS.20.040
   Perrotin M., 2010, P 5 INT C EMB REAL T
   Rushby J. M., 1981, Operating Systems Review, V15, P12, DOI 10.1145/1067627.806586
   SAE International, 2011, AS55062 SAE INT
   Sireum Awas Website, US
   Thiagarajan H., 2012, 2012 12th IEEE Working Conference on Source Code Analysis and Manipulation (SCAM 2012), P132, DOI 10.1109/SCAM.2012.25
   Thiagarajan H, 2022, INNOV SYST SOFTW ENG, V18, P485, DOI 10.1007/s11334-021-00410-w
   Vestal S., RESOURCE LOADING TIM
   Zalila B, 2008, ISORC 2008: 11TH IEEE SYMPOSIUM ON OBJECT/COMPONENT/SERVICE-ORIENTED REAL-TIME DISTRIBUTED COMPUTING - PROCEEDINGS, P221, DOI 10.1109/ISORC.2008.27
NR 38
TC 3
Z9 3
U1 1
U2 8
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2023
VL 134
AR 102789
DI 10.1016/j.sysarc.2022.102789
EA NOV 2022
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 6R3OO
UT WOS:000892217000010
OA Bronze
DA 2024-07-18
ER

PT J
AU Wang, J
   Ding, W
   He, M
   Hu, JB
   Xiong, NL
AF Wang, Jing
   Ding, Wei
   He, Man
   Hu, Jinbin
   Xiong, Neal
TI Reducing tail latency with coding-based packet spraying in edge
   datacenters
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Edge datacenter; Incast; Timeout; Packet spraying
ID NETWORKS; TIME
AB Modern cloud computing applications have stringent low-latency and high-throughput requirements to meet the increasingly diverse demands from customers. In edge datacenters, the popular load balancing scheme based on packet spraying, i.e., random packet spraying (RPS), makes good use of multiple equal-cost paths to ensure high link utilization and efficient transmission. However, RPS performs poorly under the bursty traffic scenario due to packet loss or even timeout. Therefore, to reduce the tail latency caused by retransmission, we design a coding-based random packet spraying named CRPS. Specifically, the source host transmits forward error correction (FEC) encoded packets and dynamically adjusts the data redundancy based on the packet loss rate. Then the switch randomly sprays the encoded packets across all equal-cost multiple paths to implement parallel transmission. In this way, once enough encoded packets from any parallel paths arrive at the destination host, the original packets can be decoded immediately to address the adverse impact of packet loss. The NS-2 simulation results show that CRPS effectively reduces the probability of timeout and significantly improves the tail flow completion time (FCT) by up to 72% compared with the state-of-the-art multipath transmission schemes.
C1 [Wang, Jing; He, Man; Hu, Jinbin] Changsha Univ Sci & Technol, Sch Comp & Commun Engn, Changsha 410114, Peoples R China.
   [Ding, Wei] KasikornBank, Shenzhen 518000, Peoples R China.
   [Xiong, Neal] Sul Ross State Univ, Dept Comp Sci & Math, Alpine, TX 79830 USA.
C3 Changsha University of Science & Technology; Texas State University
   System
RP Ding, W (corresponding author), KasikornBank, Shenzhen 518000, Peoples R China.
EM znwj_cs@csust.edu.cn; dingweissc@163.com; heman@stu.csust.edu.cn;
   jinbinhu@csust.edu.cn; neal.xiong@sulross.edu
RI Wang, Jing/HDL-8916-2022; xiong, naixue/M-4277-2019
OI Wang, Jing/0000-0002-7420-2305; xiong, naixue/0000-0002-0394-4635
CR Al-Fares Mohammad., 2010, Proc. of NSDI
   Alasmar M, 2021, IEEE ACM T NETWORK, V29, P2723, DOI 10.1109/TNET.2021.3098386
   Alasmar M, 2018, SIGCOMM'18: PROCEEDINGS OF THE ACM SIGCOMM 2018 CONFERENCE: POSTERS AND DEMOS, P69, DOI 10.1145/3234200.3234222
   Alizadeh M, 2014, ACM SIGCOMM COMP COM, V44, P503, DOI 10.1145/2740070.2626316
   Alizadeh M, 2013, ACM SIGCOMM COMP COM, V43, P435, DOI 10.1145/2534169.2486031
   [Anonymous], 2011, PROC ACM C EMERG NET
   [Anonymous], 2015, P ACM CONEXT
   Bai W., 2014, P 13 ACM WORKSH HOT
   Chen L, 2019, IEEE T PARALL DISTR, V30, P2536, DOI 10.1109/TPDS.2019.2915638
   Chen YW, 2021, IEEE T SYST MAN CY-S, V51, P3939, DOI 10.1109/TSMC.2019.2956527
   Cheng HJ, 2019, IEEE ACCESS, V7, P117883, DOI 10.1109/ACCESS.2019.2937098
   Cho I, 2017, SIGCOMM '17: PROCEEDINGS OF THE 2017 CONFERENCE OF THE ACM SPECIAL INTEREST GROUP ON DATA COMMUNICATION, P239, DOI 10.1145/3098822.3098840
   Cui Y, 2015, IEEE ACM T NETWORK, V23, P465, DOI 10.1109/TNET.2014.2300140
   Dixit A, 2013, IEEE INFOCOM SER, P2130
   Fu AM, 2022, IEEE T IND INFORM, V18, P3316, DOI 10.1109/TII.2020.3036166
   Gai KK, 2019, IEEE WIREL COMMUN, V26, P69, DOI 10.1109/MWC.2019.1800407
   Gao YB, 2018, IEEE ACCESS, V6, P52277, DOI 10.1109/ACCESS.2018.2869790
   Ghorbani S, 2017, SIGCOMM '17: PROCEEDINGS OF THE 2017 CONFERENCE OF THE ACM SPECIAL INTEREST GROUP ON DATA COMMUNICATION, P225, DOI 10.1145/3098822.3098839
   Handley M, 2017, SIGCOMM '17: PROCEEDINGS OF THE 2017 CONFERENCE OF THE ACM SPECIAL INTEREST GROUP ON DATA COMMUNICATION, P29, DOI 10.1145/3098822.3098825
   He KQ, 2015, ACM SIGCOMM COMP COM, V45, P465, DOI 10.1145/2785956.2787507
   Hong CY, 2012, ACM SIGCOMM COMP COM, V42, P127, DOI 10.1145/2377677.2377710
   Hopps C., 2000, 2992 RFC
   Hu J., 2021, PROC IEEE ICNP, P1
   Hu JB, 2021, IEEE ACM T NETWORK, V29, P2367, DOI 10.1109/TNET.2021.3088276
   Hu JB, 2021, IEEE ACCESS, V9, P35539, DOI 10.1109/ACCESS.2021.3062866
   Hu JB, 2019, IEEE ACM T NETWORK, V27, P2338, DOI 10.1109/TNET.2019.2945863
   Hu JB, 2019, PROC INT CONF PARAL, DOI 10.1145/3337821.3337866
   Hu JB, 2018, IEEE INFOCOM SER, P2294, DOI 10.1109/INFOCOM.2018.8486354
   Hu S., 2018, PROC ACM APNET
   Huang J., 2020, PROC ACM ICPP
   Huang JW, 2021, IEEE ACM T NETWORK, V29, P1183, DOI 10.1109/TNET.2021.3056601
   Huang JW, 2016, IEEE INFOCOM SER
   Huang JW, 2016, INT CON DISTR COMP S, P98, DOI 10.1109/ICDCS.2016.72
   Huang JW, 2015, I C NETWORK PROTOCOL, P22, DOI 10.1109/ICNP.2015.39
   Huang JB, 2021, J AMB INTEL HUM COMP, DOI 10.1007/s12652-021-03043-w
   Kabbani A, 2014, PROCEEDINGS OF THE 2014 CONFERENCE ON EMERGING NETWORKING EXPERIMENTS AND TECHNOLOGIES (CONEXT'14), P149, DOI 10.1145/2674005.2674985
   Katta N, 2017, CONEXT'17: PROCEEDINGS OF THE 2017 THE 13TH INTERNATIONAL CONFERENCE ON EMERGING NETWORKING EXPERIMENTS AND TECHNOLOGIES, P323, DOI 10.1145/3143361.3143401
   Kumar G, 2020, SIGCOMM '20: PROCEEDINGS OF THE 2020 ANNUAL CONFERENCE OF THE ACM SPECIAL INTEREST GROUP ON DATA COMMUNICATION ON THE APPLICATIONS, TECHNOLOGIES, ARCHITECTURES, AND PROTOCOLS FOR COMPUTER COMMUNICATION, P514, DOI 10.1145/3387514.3406591
   Kumar P, 2021, IEEE T NETW SCI ENG, V8, P2326, DOI 10.1109/TNSE.2021.3089435
   Lee C., 2015, P ATC
   Li YB, 2016, ACM T MULTIM COMPUT, V12, DOI 10.1145/2978575
   Li YL, 2019, SIGCOMM '19 - PROCEEDINGS OF THE ACM SPECIAL INTEREST GROUP ON DATA COMMUNICATION, P44, DOI 10.1145/3341302.3342085
   Liu H, 2022, IEEE T IND INFORM, V18, P4361, DOI 10.1109/TII.2021.3128240
   Liu J., 2019, PROC IEEE ICNP, P1
   Lucani DE, 2018, IEEE ACCESS, V6, P77890, DOI 10.1109/ACCESS.2018.2884408
   Mittal R., 2015, Proc. ACM SIGCOMM
   Montazeri B, 2018, PROCEEDINGS OF THE 2018 CONFERENCE OF THE ACM SPECIAL INTEREST GROUP ON DATA COMMUNICATION (SIGCOMM '18), P221, DOI 10.1145/3230543.3230564
   Munir A, 2013, IEEE INFOCOM SER, P2157, DOI 10.1109/infcom.2013.6567018
   Perry J, 2017, PROCEEDINGS OF NSDI '17: 14TH USENIX SYMPOSIUM ON NETWORKED SYSTEMS DESIGN AND IMPLEMENTATION, P421
   Qiu H, 2020, IEEE NETWORK, V34, P172, DOI 10.1109/MNET.001.1900243
   Qiu MK, 2017, IEEE SYST J, V11, P813, DOI 10.1109/JSYST.2014.2345733
   Tseng SH, 2021, PROCEEDINGS OF THE 18TH USENIX SYMPOSIUM ON NETWORKED SYSTEM DESIGN AND IMPLEMENTATION, P15
   Vamanan B, 2012, ACM SIGCOMM COMP COM, V42, P115, DOI 10.1145/2377677.2377709
   Vanini E, 2017, PROCEEDINGS OF NSDI '17: 14TH USENIX SYMPOSIUM ON NETWORKED SYSTEMS DESIGN AND IMPLEMENTATION, P407
   Nguyen V, 2020, IEEE ACCESS, V8, P78293, DOI 10.1109/ACCESS.2020.2989619
   Wu CX, 2019, IEEE ACCESS, V7, P117227, DOI 10.1109/ACCESS.2019.2933002
   Wu CX, 2018, IEEE ACCESS, V6, P20021, DOI 10.1109/ACCESS.2018.2823979
   Xia F, 2013, J SYST ARCHITECT, V59, P1231, DOI 10.1016/j.sysarc.2013.10.007
   Yao YL, 2013, COMPUT MATH APPL, V65, P1318, DOI 10.1016/j.camwa.2012.02.003
   Zhang H, 2017, SIGCOMM '17: PROCEEDINGS OF THE 2017 CONFERENCE OF THE ACM SPECIAL INTEREST GROUP ON DATA COMMUNICATION, P253, DOI 10.1145/3098822.3098841
   Zhang T, 2017, IEEE ACM T NETWORK, V25, P3808, DOI 10.1109/TNET.2017.2759300
   Zhao J, 2019, IEEE ACCESS, V7, P33859, DOI 10.1109/ACCESS.2019.2904544
   Zhu YB, 2015, SIGCOMM'15: PROCEEDINGS OF THE 2015 ACM CONFERENCE ON SPECIAL INTEREST GROUP ON DATA COMMUNICATION, P523, DOI 10.1145/2785956.2787484
   Zou SJ, 2021, IEEE T COMMUN, V69, P8363, DOI 10.1109/TCOMM.2021.3118467
NR 64
TC 2
Z9 2
U1 7
U2 13
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2023
VL 134
AR 102783
DI 10.1016/j.sysarc.2022.102783
EA NOV 2022
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 6R3OO
UT WOS:000892217000002
OA hybrid
DA 2024-07-18
ER

PT J
AU Jang, M
   Wang, K
   Lee, S
   Jeong, H
   Song, I
   Song, YH
   Choi, J
AF Jang, Moonseok
   Wang, Kexin
   Lee, Sangjin
   Jeong, Hyeonggyu
   Song, Inyeong
   Song, Yong Ho
   Choi, Jungwook
TI Achieving low write latency through new stealth program operation
   supporting early write completion in NAND flash memory
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE NAND flash memory; Page register; NAND cell operation; Solid-state drive
ID RELIABILITY; BUFFER
AB As the number of bits stored in each flash memory cell increases, the program time of the flash memory increases. Flash memory-based storage uses a high-performance memory as a buffer to overcome the slow write speed of the flash memory. However, because the program time of the flash memory is included in the time taken to avail free space in the data buffer (i.e., dirty eviction), the program time is still one of the leading causes of an increase in the write latency. In this paper, we propose the stealth program operation that supports early write completion to hide the program time of the flash memory. The flash memory stores the data to be programmed in the page register before starting the cell program. The stealth programs report completion immediately after the data are saved to the page register inside the flash memory. In addition, the stealth program is designed to cope with the failure of flash cell programming by allowing the data stored in the page register to be sent back to the memory of the upper layer. The results demonstrate that the average write latency of the solid-state drive can be reduced by up to 95.88%.
C1 [Jang, Moonseok; Wang, Kexin; Lee, Sangjin; Jeong, Hyeonggyu; Song, Inyeong; Choi, Jungwook] Hanyang Univ, Dept Elect & Comp Engn, Seoul 04763, South Korea.
   [Song, Yong Ho] Samsung Elect Co Ltd, Hwaseong 18448, South Korea.
C3 Hanyang University; Samsung; Samsung Electronics
RP Choi, J (corresponding author), Hanyang Univ, Dept Elect & Comp Engn, Seoul 04763, South Korea.
EM msjang@enc.hanyang.ac.kr; kathy@enc.hanyang.ac.kr;
   sjlee@enc.hanyang.ac.kr; hgjeong@enc.hanyang.ac.kr;
   iysong@enc.hanyang.ac.kr; yongho7.song@samsung.com; choij@hanyang.ac.kr
RI 정, 형규/HJY-2023-2023
OI Moonseok, Jang/0000-0003-3751-4630
FU Samsung Electronics Co., Ltd.; Institute of Information & communications
   Technology Planning & Evaluation (IITP) - Korea government (MSIT); 
   [2022-0-00971]
FX Acknowledgment This work was supported by Samsung Electronics Co., Ltd.
   This work was also supported by Institute of Information &
   communications Technology Planning & Evaluation (IITP) grant funded by
   the Korea government (MSIT) (No. 2022-0-00971) .
CR [Anonymous], 2014, 40 ONFI
   [Anonymous], 2021, 50 ONFI
   Chen F, 2016, ACM T STORAGE, V12, DOI 10.1145/2818376
   Choi GS, 2011, MICROPROCESS MICROSY, V35, P359, DOI 10.1016/j.micpro.2010.09.010
   Dang T.-B., 2018, P INT C EMBEDDED SYS, P88
   Grupp L.M., 2012, P 10 USENIX C FILE S, P2
   Im S, 2010, J SYST ARCHITECT, V56, P641, DOI 10.1016/j.sysarc.2010.09.005
   Jinsoo Yoo, 2014, Proceedings. 4th International Congress on Simulation and Modelling Methodologies, Technologies and Applications (SIMULTECH 2014), P551
   Kavalanekar S., 2007, SNIA IOTTA TRACE REP
   Kim J., 2010, The Fifth International Workshop on Software Support for Portable Storage, P7
   Kim M, 2019, IEEE T VLSI SYST, V27, P1957, DOI 10.1109/TVLSI.2019.2905626
   Kulkarni S., 2013, STUDY BAD BLOCK MANA
   Lee JD, 2002, IEEE ELECTR DEVICE L, V23, P264, DOI 10.1109/55.998871
   Microelectronics S., 2004, AN1819 S MICR
   Mielke NR, 2017, P IEEE, V105, P1725, DOI 10.1109/JPROC.2017.2725738
   Ning Lu, 2012, 2012 IEEE/ACIS 11th International Conference on Computer and Information Science (ICIS), P113, DOI 10.1109/ICIS.2012.30
   Novotn' y R., 2015, Journal of Information Technology Software Engineering, V5, P8
   Pan Yangyang, 2011, 9 USENIX C FIL STOR
   Park S.-y., 2006, P 2006 INT C COMP AR, P234, DOI DOI 10.1145/1176760.1176789
   Park SH, 2009, IEEE T CONSUM ELECTR, V55, P1392, DOI 10.1109/TCE.2009.5278005
   Park SK, 2015, IEEE INT MEM WORKSH, P1
   Schroeder B, 2017, P IEEE, V105, P1751, DOI 10.1109/JPROC.2017.2735969
   Shin I, 2020, IEEE ACCESS, V8, P143124, DOI 10.1109/ACCESS.2020.3014129
   Spanjer E., 2009, FLASH MANAGEMENT WHY
   Tripathy S, 2022, J SYST ARCHITECT, V122, DOI 10.1016/j.sysarc.2021.102334
   Wang YL, 2018, J SUPERCOMPUT, V74, P141, DOI 10.1007/s11227-017-2119-2
   Yoo YS, 2007, LECT NOTES COMPUT SC, V4705, P201
NR 27
TC 1
Z9 1
U1 2
U2 8
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD DEC
PY 2022
VL 133
AR 102767
DI 10.1016/j.sysarc.2022.102767
EA NOV 2022
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 6E0DY
UT WOS:000883055800005
DA 2024-07-18
ER

PT J
AU Amurrio, A
   Gutierrez, JJ
   Aldea, M
   Azketa, E
AF Amurrio, Andoni
   Gutierrez, J. Javier
   Aldea, Mario
   Azketa, Ekain
TI Partition window assignment in hierarchically scheduled time-partitioned
   distributed real-time systems with multipath flows
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Real-time; Partition windows; Schedulability; Time-partitioning;
   Multipath flows
ID SCHEDULABILITY ANALYSIS; MIXED-CRITICALITY; MAST
AB Time and space partitioning techniques are implemented in the development of safety-critical applications to ensure isolation among components. A suitable arrangement of the execution of such partitions is a key challenge so that applications meet the timing requirements imposed to software. In this work, the effect of window sizes and context switch overheads in the partition window configuration is studied, with the aim of analyzing their impact when the response-time analysis and priority assignment techniques are applied. Then, a heuristic algorithm is proposed, in order to obtain a partition window configuration that enables the schedulability of partition-based safety critical systems. This algorithm is evaluated in synthetic test scenarios and it is also applied to a safety-critical use-case in the railway domain.
C1 [Amurrio, Andoni; Azketa, Ekain] Basque Res & Technol Alliance, IKERLAN Res Ctr, Arrasate Mondragon, Spain.
   [Amurrio, Andoni; Gutierrez, J. Javier; Aldea, Mario] Univ Cantabria, Software Engn & Real Time Grp, Santander, Spain.
C3 Universidad de Cantabria
RP Amurrio, A (corresponding author), Basque Res & Technol Alliance, IKERLAN Res Ctr, Arrasate Mondragon, Spain.
EM aamurrio@ikerlan.es
RI Gutierrez, J. Javier/K-6163-2014
OI Gutierrez, J. Javier/0000-0002-0706-5494; Amurrio,
   Andoni/0000-0003-1103-0363; Aldea-Rivas, Mario/0000-0002-0430-5472
FU Universidad de Cantabria, Spain; MCIN/AEI [TIN2017-86520-C3-3-R]
FX This work was supported in part by the "Doctorados Industriales 2018"
   program from Universidad de Cantabria, Spain and
   MCIN/AEI/10.13039/501100011033/FEDER "Una manera de hacer Europa" under
   grant TIN2017-86520-C3-3-R (PRECON-I4) .
CR Aeronautical Radio INC, 2009, 664P71 ARINC, V2551, P21401
   Airlines Electronic Engineering Committee Aeronautical Radio INC, 2010, AR SPEC 653 1, V2551, P21401
   Amurrio A., 2021, ADA USER J, V42, P101
   Amurrio A, 2022, J SYST ARCHITECT, V122, DOI 10.1016/j.sysarc.2021.102339
   Amurrio A, 2020, IEEE ACCESS, V8, P196700, DOI 10.1109/ACCESS.2020.3033461
   [Anonymous], 2014, IFAC Proc., DOI DOI 10.3182/20140824-6-ZA-1003.02004
   [Anonymous], 2006, EUR RAIL TRAFF MAN S
   [Anonymous], 1975, Adatation in Natural and Artificial Systems
   [Anonymous], 2011, UML PROF MARTE MOD A
   Baruah Sanjoy, 2010, Proceedings of the 16th IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS 2010), P13, DOI 10.1109/RTAS.2010.10
   Burns A, 2018, ACM COMPUT SURV, V50, DOI 10.1145/3131347
   Palencia JC, 2017, IEEE T PARALL DISTR, V28, P2017, DOI 10.1109/TPDS.2016.2642960
   Deroche E., 2016, Emerging Technologies and Factory Automation (ETFA), 2016 IEEE 21st International Conference on, P1
   European Commission, 2012, WORKSHOP MIXED CRITI
   Fang H, 2017, 2017 INTERNATIONAL CONFERENCE ON PROMISING ELECTRONIC TECHNOLOGIES (ICPET 2017), P1, DOI 10.1109/ICPET.2017.7
   García JJG, 2000, EUROMICRO, P15, DOI 10.1109/EMRTS.2000.853988
   GLOVER F, 1986, COMPUT OPER RES, V13, P533, DOI 10.1016/0305-0548(86)90048-1
   Harbour MG, 2013, J SYST ARCHITECT, V59, P331, DOI 10.1016/j.sysarc.2012.02.001
   Goossens K., 2013, ACM SIGBED Review, V10, P23
   Green Hills Software, INTRTOS
   Hamelin E., P 10 EMBEDDED REAL T
   Harbour MG, 2001, EUROMICRO, P125, DOI 10.1109/EMRTS.2001.934015
   IEC International Electrotechnical Commission, 2010, IEC 61508-6
   KAO B, 1993, 13TH INTERNATIONAL CONFERENCE ON DISTRIBUTED COMPUTING SYSTEMS : PROCEEDINGS, P428
   Liu, 2000, REAL-TIME SYST, V48, P42
   Masmano M., 2009, 11 REAL TIME LINUX W, P263
   Minoux M., 1986, Mathematical programming: theory and algorithms
   Myerson Roger B., 1997, Game theory: analysis of conflict
   Palencia JC, 1998, REAL TIM SYST SYMP P, P26, DOI 10.1109/REAL.1998.739728
   Smith D., 2004, Functional safety
   Tamas-Selicean D, 2015, ACM T EMBED COMPUT S, V14, DOI 10.1145/2700103
   Tamas-Selicean D, 2011, 2011 IEEE 17TH PACIFIC RIM INTERNATIONAL SYMPOSIUM ON DEPENDABLE COMPUTING (PRDC), P282, DOI 10.1109/PRDC.2011.42
   Trujillo S, 2014, MICROPROCESS MICROSY, V38, P921, DOI 10.1016/j.micpro.2014.09.004
   UNISIG, 2015, ERTMSETCSSUBSET041 U
   Vestal S, 2007, RTSS 2007: 28TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P239, DOI 10.1109/RTSS.2007.47
   Woolley B, 2020, COMPUTERS, V9, DOI 10.3390/computers9030071
   Xu N, 2016, PLOS ONE, V11, DOI [10.1371/journal.pone.0159623, 10.1371/journal.pone.0152463]
   Zhou YB, 2019, 24TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC 2019), P39, DOI 10.1145/3287624.3287653
NR 38
TC 1
Z9 1
U1 0
U2 2
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2022
VL 130
AR 102671
DI 10.1016/j.sysarc.2022.102671
EA AUG 2022
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 3X4DR
UT WOS:000842993200005
DA 2024-07-18
ER

PT J
AU Arshad, H
   Johansen, C
   Owe, O
AF Arshad, Hamed
   Johansen, Christian
   Owe, Olaf
TI Semantic Attribute-Based Access Control: A review on current status and
   future perspectives
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Review
DE Access Control; Authorization; Semantic technologies; Attribute-Based
   Access Control; XACML; Semantic Attribute-Based Access Control
ID WEB; MANAGEMENT; LANGUAGE; SERVICES; MODEL; RESOURCES; FRAMEWORK
AB Attribute-based access control (ABAC) uses the attributes of the involved entities (i.e., subject, object, action, and environment) to provide access control. Despite various advantages offered by ABAC, it is not the best fit for distributed and heterogeneous environments where the attributes of an entity may not necessarily match (syntactically) those used in the access control policies. Therefore, another type of access control called Semantic Attribute-Based Access Control (SABAC) has emerged that takes into account the semantics of attributes by combining ABAC with semantic technologies. SABAC not only facilitates interoperability but also enhances the expressiveness of access control policies. Over the last decade, a number of research efforts have been conducted in developing semantic attribute-based access control schemes. However, there exists no survey paper on SABAC schemes, giving an overview of the existing approaches. Hence, this paper comprehensively reviews the conducted research efforts for developing SABAC. The main goal of this paper is to provide a comprehensive summary of the conducted research studies that is useful for researchers who want to enter and make contributions to this field. Furthermore, the paper identifies open problems and possible research entry points by demonstrating the advantages and disadvantages of the previous studies.
C1 [Arshad, Hamed; Owe, Olaf] Univ Oslo, Oslo, Norway.
   [Johansen, Christian] Norwegian Univ Sci & Technol, Trondheim, Norway.
C3 University of Oslo; Norwegian University of Science & Technology (NTNU)
RP Arshad, H (corresponding author), Univ Oslo, Oslo, Norway.
EM hamedar@ifi.uio.no; christian.johansen@ntnu.no; olaf@ifi.uio.no
RI Johansen, Christian/B-2311-2016; Arshad, Hamed/D-3598-2017
OI Arshad, Hamed/0000-0003-3885-7408
CR Amini M, 2010, IET INFORM SECUR, V4, P301, DOI 10.1049/iet-ifs.2009.0198
   Amini M., 2010, 2 LOGICAL LANGUAGE F
   Amini M, 2015, ISECURE-ISC INT J IN, V7, P27
   Anderson A., 2003, OASIS STAND
   [Anonymous], 2008, W3C RECOMMENDATION
   [Anonymous], 2017, SEM WEB, DOI DOI 10.3233/SW-160236
   Antoniou Grigoris, 2004, A Semantic Web Primer
   Ardagna C, 2005, LECT NOTES COMPUT SC, V3579, P363
   Ardagna CA, 2008, J COMPUT SECUR, V16, P369, DOI 10.3233/JCS-2008-0328
   Ardagna CA, 2005, LECT NOTES COMPUT SC, V3654, P16
   Baader F, 2003, DESCRIPTION LOGIC HANDBOOK: THEORY, IMPLEMENTATION AND APPLICATIONS, P43
   Baader Franz., 1991, Proceedings of the 12th International Joint Conference on Artificial Intelligence. Sydney, Australia, August 24-30, P452
   Belaazi M, 2014, 2014 11TH INTERNATIONAL CONFERENCE ON SECURITY AND CRYPTOGRAPHY (SECRYPT), P463
   Berglund Anders., 2007, XML PATH LANGUAGE XP
   Blobel B., 2014, HL7 VERSION 3 STANDA
   Bobba R, 2010, ACM T INFORM SYST SE, V13, DOI 10.1145/1880022.1880025
   Brickley D., 1999, W3C CANDIDATE RECOMM
   Brown K, 2015, CONCURR COMP-PRACT E, V27, P1445, DOI 10.1002/cpe.3167
   Brut M., 2011, 2011 12th IEEE International Conference on Mobile Data Management (MDM 2011), P73, DOI 10.1109/MDM.2011.26
   Buehrer DJ, 2012, 2012 IEEE/WIC/ACM INTERNATIONAL CONFERENCE ON WEB INTELLIGENCE AND INTELLIGENT AGENT TECHNOLOGY WORKSHOPS (WI-IAT WORKSHOPS 2012), VOL 3, P220, DOI 10.1109/WI-IAT.2012.268
   Calvillo J, 2013, INT J MED INFORM, V82, P58, DOI 10.1016/j.ijmedinf.2012.02.006
   Calvillo J, 2011, IEEE T INF TECHNOL B, V15, P316, DOI 10.1109/TITB.2010.2104160
   Calvillo-Arbizu J, 2014, 2014 IEEE-EMBS INTERNATIONAL CONFERENCE ON BIOMEDICAL AND HEALTH INFORMATICS (BHI), P539, DOI 10.1109/BHI.2014.6864421
   Cantor S., 2005, Metadata for the OASIS Security Assertion Markup Language (SAML) V2. 0
   Carmody S., 2001, SHIBBOLETH OVERVIEW
   Carroll Jeremy J., 2004, P 13 INT WORLD WID W, P74, DOI [10.1145/, DOI 10.1145/1013367.1013381]
   Chadwick D, 2008, CONCURR COMP-PRACT E, V20, P1341, DOI 10.1002/cpe.1313
   Ciuciu I., 2011, 4 IFIP INT C NEW TEC, P1, DOI [10.1109/NTMS.2011.5721052, DOI 10.1109/NTMS.2011.5721052]
   Ciuciu I, 2011, LECT NOTES COMPUT SC, V7045, P605, DOI 10.1007/978-3-642-25106-1_13
   Damiani E, 2004, LECT NOTES COMPUT SC, V3140, P330
   Damianou N, 2001, LECT NOTES COMPUT SC, V1995, P18
   de Bruijn J, 2006, LECT NOTES COMPUT SC, V4011, P590
   Dean M., 2004, SWRL: a semantic web Rule Language combining OWL and RuleML
   Dersingh A, 2010, MOBILE NETW APPL, V15, P267, DOI 10.1007/s11036-009-0180-7
   Dersingh Anand., 2008, Ubiquitous Computing And Communication Journal (UBICC) Special Issue on Autonomic Computing Systems and Applications, V3, P19
   Drozdowicz M, 2020, IEEE T EMERG TOP COM, DOI DOI 10.1109/TETC.2020.2996974
   Drozdowicz M, 2016, J MED SYST, V40, DOI 10.1007/s10916-016-0581-7
   Drozdowicz M, 2016, ADV INTELL SYST, V399, P11, DOI 10.1007/978-3-319-25733-4_2
   Dürbeck S, 2010, FIFTH INTERNATIONAL CONFERENCE ON AVAILABILITY, RELIABILITY, AND SECURITY: ARES 2010, PROCEEDINGS, P222, DOI 10.1109/ARES.2010.117
   Fallside D.C., 2004, W3C recommendation, V16
   Ferrini R., 2009, THESIS U BOLOGNA ITA
   Forgy CharlesL., 1989, READINGS ARTIFICIAL, P547
   Friedman-Hill E., 2003, Jess in Action: Java Rule-Based Systems
   Friedman-Hill E.J., 1997, TECH REP, DOI [10.2172/565603, DOI 10.2172/565603]
   Gennari JH, 2003, INT J HUM-COMPUT ST, V58, P89, DOI 10.1016/S1071-5819(02)00127-1
   Haarslev V., 2001, Automated Reasoning. First International Joint Conference, IJCAR 2001. Proceedings (Lecture Notes in Artificial Intelligence Vol.2083), P701
   Haarslev V., CEUR WORKSHOP PROC, V87
   Haarslev V, 2012, SEMANT WEB, V3, P267, DOI 10.3233/SW-2011-0032
   Hai-Bo S., 2010, Intelligent Systems and Applications (ISA), 2010 2nd International Workshop on, P1
   Hassanzadeh O, 2009, Arxiv, DOI arXiv:0908.0567
   Hilia M, 2017, PROCEDIA COMPUT SCI, V109, P718, DOI 10.1016/j.procs.2017.05.427
   Hotz L., 2014, KNOWLEDGE BASED CONF, P41, DOI [10.1016/B978-0-12-415817-7.00006-2, DOI 10.1016/B978-0-12-415817-7.00006-2]
   Hsu IC, 2013, INFORM SCIENCES, V238, P33, DOI 10.1016/j.ins.2013.02.046
   Hur J, 2011, IEEE T PARALL DISTR, V22, P1214, DOI 10.1109/TPDS.2010.203
   Husain MF, 2011, COMPUT STAND INTER, V33, P214, DOI 10.1016/j.csi.2010.03.011
   Iqbal Z., 2012, 2012 IEEE 11th International Conference on Trust, Security and Privacy in Computing and Communications (TrustCom), P1223, DOI 10.1109/TrustCom.2012.280
   Joshi JBD, 2004, IEEE INTERNET COMPUT, V8, P40, DOI 10.1109/MIC.2004.53
   Kagal L, 2003, IEEE 4TH INTERNATIONAL WORKSHOP ON POLICIES FOR DISTRIBUTED SYSTEMS AND NETWORKS, PROCEEDINGS, P63, DOI 10.1109/POLICY.2003.1206958
   Kagal L., 2006, P 21 NAT C ART INT 1, P1337
   Kayem AV., 2010, ADAPTIVE CRYPTOGRAPH, DOI [10.1007/978-1-4419-6655-1, DOI 10.1007/978-1-4419-6655-1]
   Kitchenham B, 2009, INFORM SOFTWARE TECH, V51, P7, DOI 10.1016/j.infsof.2008.09.009
   Kitchenham Barbara, 2004, Joint Technical Report, V2004, P1
   Kolter J, 2007, LECT NOTES COMPUT SC, V4602, P129
   Kolter J, 2007, INT FED INFO PROC, V232, P397
   Lazouski A, 2010, COMPUT SCI REV, V4, P81, DOI 10.1016/j.cosrev.2010.02.002
   Li NH, 2003, LECT NOTES COMPUT SC, V2562, P58
   Liu ZT, 2016, MULTIMED TOOLS APPL, V75, P14263, DOI 10.1007/s11042-016-3269-6
   Lu Y, 2018, TELEMAT INFORM, V35, P737, DOI 10.1016/j.tele.2017.06.007
   Manola F, 2004, RDF PRIMER W3C RECOM, V10, P6
   Martin D, 2007, WORLD WIDE WEB, V10, P243, DOI 10.1007/s11280-007-0033-x
   McBride B, 2002, IEEE INTERNET COMPUT, V6, P55, DOI 10.1109/MIC.2002.1067737
   Mewar VS, 2007, ARES 2007: SECOND INTERNATIONAL CONFERENCE ON AVAILABILITY, RELIABILITY AND SECURITY, PROCEEDINGS, P524
   Mishra RB, 2011, ARTIF INTELL REV, V35, P339, DOI 10.1007/s10462-010-9197-3
   Muppavarapu V, 2008, PROC INT C TOOLS ART, P315, DOI 10.1109/ICTAI.2008.148
   OConnor M.J., CEUR WORKSHOP PROC, V529
   Paci F, 2018, ACM COMPUT SURV, V51, DOI 10.1145/3146025
   Palmirani M, 2018, LECT NOTES COMPUT SC, V11032, P139, DOI 10.1007/978-3-319-98349-3_11
   Park J., 2002, P 7 ACM S ACCESS CON, P57, DOI DOI 10.1145/507711.507722
   Park J., 2003, THESIS G MASON U FAI
   Peng J, 2006, 2006 FIRST INTERNATIONAL CONFERENCE ON COMMUNICATIONS AND ELECTRONICS, P414
   Priebe T, 2006, FIRST INTERNATIONAL CONFERENCE ON AVAILABILITY, RELIABILITY AND SECURITY, PROCEEDINGS, P465, DOI 10.1109/ARES.2006.127
   Qiu J, 2020, IEEE INTERNET THINGS, V7, P4682, DOI 10.1109/JIOT.2020.2969326
   Rahmouni Hanene Boussi, 2014, 4th International Conference on Cloud Computing and Services Science (CLOSER 2014). Proceedings, P27
   Reul Q, 2010, LECT NOTES COMPUT SC, V6428, P596, DOI 10.1007/978-3-642-16961-8_84
   Roman D, 2005, APPL ONTOL, V1, P77
   Rota A., 2010, ACM INT C PROCEEDING, DOI [10.1145/1754239.1754245, DOI 10.1145/1754239.1754245]
   Servos D, 2017, ACM COMPUT SURV, V49, DOI 10.1145/3007204
   Shen HB, 2011, COMM COM INF SC, V153, P132
   Sirin E., 2004, CEUR WORKSHOP PROC, V104
   Sirin E, 2007, J WEB SEMANT, V5, P51, DOI 10.1016/j.websem.2007.03.004
   Szczekutek R, 2018, AIP CONF PROC, V2025, DOI 10.1063/1.5064929
   Trivellato D, 2014, THEOR PRACT LOG PROG, V14, P293, DOI 10.1017/S1471068412000397
   Trivellato D, 2013, INT J COOP INF SYST, V22, DOI 10.1142/S0218843013500044
   Uszok A, 2004, IEEE INTELL SYST, V19, P32, DOI 10.1109/MIS.2004.31
   van Hage WR, 2011, J WEB SEMANT, V9, P128, DOI 10.1016/j.websem.2011.03.003
   van Harmelen F., 2008, Foundations of Artificial Intelligence, V3
   Verginadis Y, 2022, IEEE T CLOUD COMPUT, V10, P276, DOI 10.1109/TCC.2019.2927341
   Wohlin C, 2014, P 18 INT C EVALUATIO, DOI DOI 10.1145/2601248.2601268
   Yu SC, 2010, IEEE INFOCOM SER, DOI 10.1109/INFCOM.2010.5462174
   Zhang S., 2012, ADV ELECT ENG COMMUN, V1, P583, DOI [10.1007/978-3-642-27287-5_94, DOI 10.1007/978-3-642-27287-5_94]
   Zhao Y, 2011, STUD COMPUT INTELL, V391, P339
NR 101
TC 2
Z9 2
U1 8
U2 40
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2022
VL 129
AR 102625
DI 10.1016/j.sysarc.2022.102625
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 4O9RS
UT WOS:000855031800011
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Castelló, A
   Barrachina, S
   Dolz, MF
   Quintana-Ortí, ES
   Juan, PS
   Tomás, AE
AF Castello, Adrian
   Barrachina, Sergio
   Dolz, Manuel F.
   Quintana-Orti, Enrique S.
   Juan, Pau San
   Tomas, Andres E.
TI High performance and energy efficient inference for deep learning on
   multicore ARM processors using general optimization techniques and BLIS
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Convolutional neural network; Inference; Multicore low-power processors
ID FACEBOOK
AB We evolve PyDTNN, a framework for distributed parallel training of Deep Neural Networks (DNNs), into an efficient inference tool for convolutional neural networks. Our optimization process on multicore ARM processors involves several high-level transformations of the original framework, such as the development and integration of Cython routines to exploit thread-level parallelism; the design and development of micro-kernels for the matrix multiplication, vectorized with ARM's NEON intrinsics, that can accommodate layer fusion; and the appropriate selection of several cache configuration parameters tailored to the memory hierarchy of the target ARM processors.Our experiments evaluate both inference throughput (measured in processed images/s) and inference latency (i.e., time-to-response) as well as energy consumption per image when varying the level of thread parallelism and the processor power modes. The experiments with the new inference engine are reported for the ResNet50 v1.5 model on the ImageNet dataset from the MLPerf suite using the ARM v8.2 cores in the NVIDIA Jetson AGX Xavier board. These results show superior performance compared with the well-spread TFLite from Google and slightly inferior results when compared with ArmNN, the native library from ARM for DNN inference.
C1 [Castello, Adrian; Quintana-Orti, Enrique S.; Juan, Pau San] Univ Politecn Valencia, Valencia, Spain.
   [Barrachina, Sergio; Dolz, Manuel F.; Tomas, Andres E.] Univ Jaume 1, Castellon De La Plana, Spain.
C3 Universitat Politecnica de Valencia; Universitat Jaume I
RP Castelló, A (corresponding author), Univ Politecn Valencia, Valencia, Spain.
EM adcastel@disca.upv.es
RI Castelló, Adrián/JFJ-2504-2023; Quintana-Orti, Enrique S./ABE-9712-2020;
   Mir, Sergio Barrachina/L-6322-2014; Dolz, Manuel F./ABF-6232-2020
OI Castelló, Adrián/0000-0002-8576-8451; Mir, Sergio
   Barrachina/0000-0003-4642-7467; Dolz, Manuel F./0000-0001-9466-3398;
   Quintana-Orti, Enrique S./0000-0002-5454-165X
FU Ministerio de Ciencia, Innovacion y Universidades, Spain
   [TIN2017-82972-R]; Generalitat Valenciana, Spain [CDEIGENT/2018/014];
   Juan de la Cierva-Formacion project [Prometeo/2019/109]; Plan GenT
   project of the Generalitat Valenciana, Spain [FJC2019-039222-I]
FX This research was partially sponsored by projects TIN2017-82972-R of
   Ministerio de Ciencia, Innovacion y Universidades, Spain and
   Prometeo/2019/109 of the Generalitat Valenciana, Spain. Adrian Castello
   was supported by the Juan de la Cierva-Formacion project
   FJC2019-039222-I of the Ministerio de Ciencia, Innovacion y
   Universi-dades, Spain. Manuel F. Dolz was also supported by the Plan
   GenT project CDEIGENT/2018/014 of the Generalitat Valenciana, Spain.
CR [Anonymous], 2003, Computer Architecture
   Barrachina S, 2021, J SUPERCOMPUT, V77, P9971, DOI 10.1007/s11227-021-03673-z
   Catalán S, 2016, CLUSTER COMPUT, V19, P1037, DOI 10.1007/s10586-016-0611-8
   Chellapilla K., 2006, 10 INT WORKSH FRONT
   Goto K, 2008, ACM T MATH SOFTWARE, V34, DOI 10.1145/1356052.1356053
   Goyal Priya, 2017, CoRR abs/1706.02677
   Hazelwood K, 2018, INT S HIGH PERF COMP, P620, DOI 10.1109/HPCA.2018.00059
   Juan PS, 2021, EUROMICRO WORKSHOP P, P122, DOI 10.1109/PDP52278.2021.00027
   Low TM, 2016, ACM T MATH SOFTWARE, V43, DOI 10.1145/2925987
   Park J, 2018, ARXIV 181109886
   Pouyanfar S, 2019, ACM COMPUT SURV, V51, DOI 10.1145/3234150
   San Juan P, 2020, INT SYM COMP ARCHIT, P91, DOI 10.1109/SBAC-PAD49847.2020.00023
   Smith TM, 2014, INT PARALL DISTRIB P, DOI 10.1109/IPDPS.2014.110
   Sze V, 2017, P IEEE, V105, P2295, DOI 10.1109/JPROC.2017.2761740
   Van Zee FG, 2016, ACM T MATH SOFTWARE, V42, DOI 10.1145/2755561
   Van Zee FG, 2015, ACM T MATH SOFTWARE, V41, DOI 10.1145/2764454
   Wu CJ, 2019, INT S HIGH PERF COMP, P331, DOI 10.1109/HPCA.2019.00048
   Yi S., 2015, P 2015 WORKSH MOB BI, P37
NR 18
TC 2
Z9 2
U1 0
U2 3
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD APR
PY 2022
VL 125
AR 102459
DI 10.1016/j.sysarc.2022.102459
EA MAR 2022
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 1B5SN
UT WOS:000792496800002
OA hybrid, Green Published
DA 2024-07-18
ER

PT J
AU Kang, ZY
   Wang, SY
   Wang, L
   Li, SM
   Qu, LH
   Xu, WX
AF Kang, Ziyang
   Wang, Shiying
   Wang, Lei
   Li, Shiming
   Qu, Lianhua
   Xu, Weixia
TI Hardware-aware liquid state machine generation for 2D/3D Network-on-Chip
   platforms
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Neuromorphic; Liquid state machine; Network on chip; Hardware-aware;
   Heuristic algorithm
AB The liquid state machine (LSM) is a spiking neural network (SNN) that usually is offline mapped to an NoCbased neuromorphic processor to perform a specific task. The creation of these LSM models does not consider the structure of Network on Chip (NoC) which results in heavy communication pressure on the NoC. This paper proposes a hardware-aware generation framework for the LSM network by considering the spatial distribution of neurons in the NoC. It is the first time for the LSM generation work with combining the characteristics of NoC. This framework also adopts the heuristic algorithm to search the hyperparameter for the LSM networks to achieve state-of-art accuracy. It also reduces the spikes generated by those LSM models. It keeps the communication between neurons within cores as much as possible, which could reduce the communication between cores effectively and improve the performance of NoC, including reducing the traffic flow, reducing the average latency, improving the throughput and reducing the total running time.
C1 [Kang, Ziyang; Wang, Shiying; Wang, Lei; Li, Shiming; Qu, Lianhua; Xu, Weixia] Natl Univ Def Technol, Coll Comp Sci & Technol, Changsha, Peoples R China.
C3 National University of Defense Technology - China
RP Kang, ZY; Wang, L (corresponding author), Natl Univ Def Technol, Coll Comp Sci & Technol, Changsha, Peoples R China.
EM kangziyang14@nudt.edu.cn; wangsy18@nudt.edu.cn; leiwang@nudt.edu.cn;
   lishiming15@nudt.edu.cn; qulianhua14@nudt.edu.cn; xuweixia@nudt.edu.cn
OI Kang, Ziyang/0000-0001-8798-365X
FU National Key R&D Program of China [2018YFB2202603]
FX This research is supported by the National Key R&D Program of China
   [grant numbers 2018YFB2202603] .
CR Akopyan F, 2015, IEEE T COMPUT AID D, V34, P1537, DOI 10.1109/TCAD.2015.2474396
   [Anonymous], 2017, ARXIV171105255
   Balaji A, 2020, IEEE T VLSI SYST, V28, P76, DOI 10.1109/TVLSI.2019.2951493
   Davies M, 2018, IEEE MICRO, V38, P82, DOI 10.1109/MM.2018.112130359
   Dutoit X, 2009, NEUROCOMPUTING, V72, P1534, DOI 10.1016/j.neucom.2008.12.020
   Guo SS, 2019, PR GR LAK SYMP VLSI, P63, DOI 10.1145/3299874.3317966
   Hazan H, 2012, EXPERT SYST APPL, V39, P1597, DOI 10.1016/j.eswa.2011.06.052
   Hecht-Nielsen R., 1989, THEORY BACKPROPAGATI
   Izhikevich EM, 2003, IEEE T NEURAL NETWOR, V14, P1569, DOI 10.1109/TNN.2003.820440
   Jackson Z., 2016, Tech. Rep.
   Jaegera H, 2007, NEURAL NETWORKS, V20, P335, DOI 10.1016/j.neunet.2007.04.016
   Ju H, 2013, NEURAL NETWORKS, V38, P39, DOI 10.1016/j.neunet.2012.11.003
   Kennedy J, 1995, 1995 IEEE INTERNATIONAL CONFERENCE ON NEURAL NETWORKS PROCEEDINGS, VOLS 1-6, P1942, DOI 10.1109/icnn.1995.488968
   Lee MKF, 2019, ACM T ARCHIT CODE OP, V15, DOI 10.1145/3291054
   Li SM, 2021, J SYST ARCHITECT, V116, DOI 10.1016/j.sysarc.2021.102154
   Lichtsteiner P, 2008, IEEE J SOLID-ST CIRC, V43, P566, DOI 10.1109/JSSC.2007.914337
   Liu CB, 2021, IEEE T CLOUD COMPUT, V9, P1, DOI 10.1109/TCC.2018.2790404
   Maass W, 2002, NEURAL COMPUT, V14, P2531, DOI 10.1162/089976602760407955
   MEAD C, 1990, P IEEE, V78, P1629, DOI 10.1109/5.58356
   Moradi S, 2018, IEEE T BIOMED CIRC S, V12, P106, DOI 10.1109/TBCAS.2017.2759700
   Orchard G, 2015, FRONT NEUROSCI-SWITZ, V9, DOI [10.3389/fnins.2015.00437, 10.3389/fhins.2015.00437]
   Painkras E, 2013, IEEE J SOLID-ST CIRC, V48, P1943, DOI 10.1109/JSSC.2013.2259038
   Schemmel J, 2010, IEEE INT SYMP CIRC S, P1947, DOI 10.1109/ISCAS.2010.5536970
   Schrauwen B, 2007, LECT NOTES COMPUT SC, V4668, P471
   Shiming Li, 2020, GLSVLSI '20. Proceedings of the 2020 Great Lakes Symposium on VLSI, P9, DOI 10.1145/3386263.3406900
   Stimberg M, 2019, ELIFE, V8, DOI 10.7554/eLife.47314
   Tang XY, 2012, J PARALLEL DISTR COM, V72, P525, DOI 10.1016/j.jpdc.2011.12.004
   Wang S., 2021, PROC IEEE 4 INT ELEC, P1
   Yang YS, 2020, INT SOC DESIGN CONF, P218, DOI 10.1109/ISOCC50952.2020.9332961
NR 29
TC 2
Z9 2
U1 1
U2 7
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAR
PY 2022
VL 124
AR 102429
DI 10.1016/j.sysarc.2022.102429
EA FEB 2022
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 0N0YF
UT WOS:000782573200010
DA 2024-07-18
ER

PT J
AU Huang, K
   Chen, S
   Li, BW
   Claesen, L
   Yao, H
   Chen, JJ
   Jiang, XW
   Liu, ZL
   Xiong, DL
AF Huang, Kai
   Chen, Siang
   Li, Bowen
   Claesen, Luc
   Yao, Hao
   Chen, Junjian
   Jiang, Xiaowen
   Liu, Zhili
   Xiong, Dongliang
TI Structured precision skipping: Accelerating convolutional neural
   networks with budget-aware dynamic precision selection
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Convolutional neural networks; Algorithm-architecture co-design; Model
   compression and acceleration; Dynamic quantization
AB Despite the remarkable advancement in various intelligence tasks achieved by Convolutional Neural Networks, the massive computation and storage consumption limit applications on resource-constrained devices. Existing works explore to reduce computation cost by leveraging the input-dependent redundancy at runtime. The irregular dynamic sparsity distribution, however, limits the real speedup for dynamic models deployed in traditional neural network accelerators. To solve this problem, we propose an algorithm-architecture co-design, named structured precision skipping (SPS), to exploit the dynamic precision redundancy in statically quantized models. SPS computes most neurons in a lower precision and only a small portion of important neurons in a higher precision to preserve performance. Specifically, we first propose the structured dynamic block to exploit the dynamic sparsity in a structured manner. Based on the block, we then apply a budget-aware training method by inducing a budget regularization to learn the precision skipping under a target resource constraint. Finally, we present an architecture design based on the bit-serial architecture with support for SPS models, where only a predict controller module with small overhead is introduced. Extensive evaluation results demonstrate that SPS can achieve up to 1.5x speedup and 1.4x energy saving on various models and datasets with marginal accuracy loss.
C1 [Huang, Kai; Chen, Siang; Li, Bowen; Jiang, Xiaowen; Xiong, Dongliang] Zhejiang Univ, Inst VLSI Design, Hangzhou 310030, Peoples R China.
   [Claesen, Luc] Univ Hasselt, Engn Technol Elect ICT Dept, B-3590 Diepenbeek, Belgium.
   [Yao, Hao; Chen, Junjian] CSG, Digital Grid Res Inst, Guangzhou 510670, Peoples R China.
   [Liu, Zhili] Sec chip, Hangzhou 310030, Peoples R China.
C3 Zhejiang University; Hasselt University
RP Liu, ZL (corresponding author), Sec chip, Hangzhou 310030, Peoples R China.
EM huangk@zju.edu.cn; chensiang@zju.edu.cn; libw@zju.edu.cn;
   luc.claesen@uhasselt.be; yaohao@csg.cn; chensiang@zju.edu.cn;
   xiaowen_jiang@zju.edu.cn; liuzhili@sec-chip.com; xiongdl@zju.edu.cn
RI Huang, Kai/JVO-5066-2024; Zhang, Jianjun/KEJ-3941-2024
FU National Key R&D Program of China [2020YFB0906000, 2020YFB0906001]
FX Acknowledgment This work is supported by the National Key R&D Program of
   China (2020YFB0906000, 2020YFB0906001) .
CR Akhlaghi V, 2018, CONF PROC INT SYMP C, P662, DOI 10.1109/ISCA.2018.00061
   Albericio J, 2017, 50TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), P382, DOI 10.1145/3123939.3123982
   Albericio J, 2016, CONF PROC INT SYMP C, P1, DOI 10.1109/ISCA.2016.11
   Cai ZW, 2017, PROC CVPR IEEE, P5406, DOI 10.1109/CVPR.2017.574
   Cao SJ, 2019, PROC CVPR IEEE, P11208, DOI 10.1109/CVPR.2019.01147
   Chen YH, 2016, CONF PROC INT SYMP C, P367, DOI 10.1109/ISCA.2016.40
   Chen YJ, 2014, INT SYMP MICROARCH, P609, DOI 10.1109/MICRO.2014.58
   Chen ZR, 2019, PROC CVPR IEEE, P9164, DOI 10.1109/CVPR.2019.00939
   Choi Jungwook, 2018, PACT PARAMETERIZED C
   Deng J, 2009, PROC CVPR IEEE, P248, DOI 10.1109/CVPRW.2009.5206848
   Deng L, 2020, P IEEE, V108, P485, DOI 10.1109/JPROC.2020.2976475
   Deng L, 2018, NEURAL NETWORKS, V100, P49, DOI 10.1016/j.neunet.2018.01.010
   Dong XY, 2017, PROC CVPR IEEE, P1895, DOI 10.1109/CVPR.2017.205
   Dong Z, 2019, IEEE I CONF COMP VIS, P293, DOI 10.1109/ICCV.2019.00038
   Du ZD, 2015, 2015 ACM/IEEE 42ND ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA), P92, DOI 10.1145/2749469.2750389
   Esser S. K., 2020, INT C LEARN REPR ICL
   Gao X, 2019, ICLR 2019
   Girshick R, 2014, PROC CVPR IEEE, P580, DOI 10.1109/CVPR.2014.81
   He KM, 2016, PROC CVPR IEEE, P770, DOI 10.1109/CVPR.2016.90
   Hsu LC, 2020, J SYST ARCHITECT, V111, DOI 10.1016/j.sysarc.2020.101831
   Hua W., ANN IEEE ACM INT S M
   Hubara I, 2016, ADV NEUR IN, V29
   Hubara I, 2018, J MACH LEARN RES, V18
   Jiang W, 2020, J SYST ARCHITECT, V110, DOI 10.1016/j.sysarc.2020.101775
   Judd P, 2016, INT SYMP MICROARCH
   Kim C, 2018, IEEE J EM SEL TOP C, V8, P770, DOI 10.1109/JETCAS.2018.2865006
   Kim Y, 2014, ARXIV PREPRINT ARXIV, DOI 10.3115/v1/D14-1181
   Krizhevsky A., 2009, LEARNING MULTIPLE LA
   Krizhevsky A, 2017, COMMUN ACM, V60, P84, DOI 10.1145/3065386
   Lin Y, 2017, IEEE INT CONF COMMUN, P782
   Liu L, 2020, 2020 53RD ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO 2020), P738, DOI 10.1109/MICRO50266.2020.00066
   Ma NN, 2018, LECT NOTES COMPUT SC, V11218, P122, DOI 10.1007/978-3-030-01264-9_8
   Park E, 2018, CONF PROC INT SYMP C, P688, DOI 10.1109/ISCA.2018.00063
   Paszke A, 2019, ADV NEUR IN, V32
   Qi Yuan, 2020, INT C LEARN REPR ICL
   Rosenfeld P, 2011, IEEE COMPUT ARCHIT L, V10, P16, DOI 10.1109/L-CA.2011.4
   Sandler M, 2018, PROC CVPR IEEE, P4510, DOI 10.1109/CVPR.2018.00474
   Sharify S, 2019, PROCEEDINGS OF THE 2019 46TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA '19), P304, DOI 10.1145/3307650.3322255
   Sharma H, 2018, CONF PROC INT SYMP C, P764, DOI 10.1109/ISCA.2018.00069
   Shen JH, 2020, AAAI CONF ARTIF INTE, V34, P5700
   Simonyan K., 2014, CORR
   Song MC, 2018, CONF PROC INT SYMP C, P752, DOI 10.1109/ISCA.2018.00068
   Song ZR, 2020, ANN I S COM, P1010, DOI 10.1109/ISCA45697.2020.00086
   Umuroglu Y, 2018, I C FIELD PROG LOGIC, P307, DOI 10.1109/FPL.2018.00059
   Wang K, 2019, PROC CVPR IEEE, P11899, DOI [10.1109/CVPR.2019.01218, 10.1109/CVPR.2019.00881]
   Wang X, 2018, LECT NOTES COMPUT SC, V11217, P420, DOI 10.1007/978-3-030-01261-8_25
   Wang YL, 2020, AAAI CONF ARTIF INTE, V34, P6299
   Wu ZX, 2018, PROC CVPR IEEE, P8817, DOI 10.1109/CVPR.2018.00919
   Xu Z, 2020, J SYST ARCHITECT, V109, DOI 10.1016/j.sysarc.2020.101762
   Zhang X, 2018, PROC CVPR IEEE, P6848, DOI 10.1109/CVPR.2018.00716
   Zhao X., 2020, ACMIEEE DESIGN AUTOM, P1
   Zhou A., 2017, ARXIV170203044
   Zhou Shuchang, 2016, ARXIV160606160
NR 53
TC 1
Z9 1
U1 2
U2 10
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAR
PY 2022
VL 124
AR 102403
DI 10.1016/j.sysarc.2022.102403
EA FEB 2022
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 0N0YF
UT WOS:000782573200004
DA 2024-07-18
ER

PT J
AU Tezcan, C
AF Tezcan, Cihangir
TI Key lengths revisited: GPU-based brute force cryptanalysis of DES, 3DES,
   and PRESENT
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Cryptanalysis; Encryption; GPU; PRESENT; DES; 3DES
AB Lightweight cryptographic algorithms that are tailored for resource-constrained devices sometimes use short keys which might be susceptible to brute force attacks. Such attacks using CPU or GPU might be costly because some lightweight algorithms are hardware-oriented and use bit-level operations. In this work we provide table based CUDA optimizations for bit-oriented block ciphers DES/3DES and ISO/IEC standard PRESENT to provide software implementations without bit operations and show that cryptographic algorithms with short keys are susceptible to exhaustive search attacks on distributed multiple GPU settings. Our best optimizations provide 3.87 and 1.89 billion key searches per second for DES/3DES and PRESENT on an RTX 3070, respectively. These results outperform FPGA clusters like COPACOBANA in terms of price-performance ratio showing that exhaustive search on short keys might be practical without special devices. Therefore, an RTX 3070 can capture a DES key in 215 days and 20 million RTX 3070 GPUs can capture an 80-bit PRESENT key in a year. Thus, we recommend the removal of algorithms with 80-bit or shorter keys from the standards. Moreover, our optimizations provide 278.32 Gbps DES, 92.77 Gbps 3DES, and 115.73 Gbps PRESENT encryption throughput on an RTX 3070 when the ciphers are used in counter mode.
C1 [Tezcan, Cihangir] Middle East Tech Univ, Informat Inst, Dept Cyber Secur, CyDeS Lab, Ankara, Turkey.
   [Tezcan, Cihangir] St Petersburg Electrotech Univ LETI, Prof Popova Str 5, St Petersburg 197376, Russia.
C3 Middle East Technical University; Saint Petersburg State
   Electrotechnical University
RP Tezcan, C (corresponding author), Middle East Tech Univ, Informat Inst, Dept Cyber Secur, CyDeS Lab, Ankara, Turkey.
EM cihangir@metu.edu.tr
RI Tezcan, Cihangir/D-1331-2010
OI Tezcan, Cihangir/0000-0002-9041-1932
FU Ministry of Science and Higher Education of the Russian Federation
   [075-152020-933]
FX This work was supported by the Ministry of Science and Higher Education
   of the Russian Federation by the Agreement No 075-152020-933 dated
   13.11.2020 on the provision of a grant in the form of subsidies from the
   federal budget for the implementation of state support for the
   establishment and development of the world-class scientific center
   "Pavlov center: Integrative physiology for medicine, high-tech
   healthcare, and stress-resilience technologies''.
CR Abdelrahman AA, 2017, 2017 COMPUTING CONFERENCE, P1077, DOI 10.1109/SAI.2017.8252225
   Agosta Giovanni, 2010, Proceedings of the Seventh International Conference on Information Technology: New Generations (ITNG 2010), P748, DOI 10.1109/ITNG.2010.43
   Ahmadzadeh A, 2018, J SUPERCOMPUT, V74, P160, DOI 10.1007/s11227-017-2120-9
   Altinok KF, 2022, CONCURR COMP-PRACT E, V34, DOI 10.1002/cpe.6507
   An S, 2020, MATHEMATICS-BASEL, V8, DOI 10.3390/math8111894
   An S, 2020, APPL SCI-BASEL, V10, DOI 10.3390/app10113711
   [Anonymous], 2016, STAT INFORM, DOI DOI 10.7243/2053-7662-4-3
   [Anonymous], 2019, 2201922019 ISOIEC
   [Anonymous], 2013, HPC USING FPGAS, DOI DOI 10.1007/978-1-4614-1791-0_11
   [Anonymous], 2018, 2919222012 ISOIEC
   [Anonymous], 2010, 1803332010 ISOIEC
   Barker E., 2019, Tech. Rep. NIST SP 800-56B Rev. 2
   Biham E, 1997, LECT NOTES COMPUT SC, V1267, P260
   Bogdanov A, 2007, LECT NOTES COMPUT SC, V4727, P450
   Dworkin M. J., 2001, NIST SP
   Iwai K., 2012, Int. J. Netw. Comput., V2, P131
   Jean J., 2016, TikZ for Cryptographers
   Kumar S, 2006, LECT NOTES COMPUT SC, V4249, P101
   Lenstra AK, 2001, J CRYPTOL, V14, P255, DOI 10.1007/s00145-001-0009-4
   McKay K. A., 2017, Report on lightweight cryptography, DOI DOI 10.6028/NIST.IR.8114
   Meijer C, 2015, CCS'15: PROCEEDINGS OF THE 22ND ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P18, DOI 10.1145/2810103.2813641
   Nishikawa N, 2017, LECT NOTES COMPUT SC, V10394, P273, DOI 10.1007/978-3-319-64701-2_20
   Tezcan C, 2021, IEEE ACCESS, V9, P67315, DOI 10.1109/ACCESS.2021.3077551
   Tezcan C, 2017, ICISSP: PROCEEDINGS OF THE 3RD INTERNATIONAL CONFERENCE ON INFORMATION SYSTEMS SECURITY AND PRIVACY, P524, DOI 10.5220/0006262705240528
NR 24
TC 5
Z9 5
U1 1
U2 7
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAR
PY 2022
VL 124
AR 102402
DI 10.1016/j.sysarc.2022.102402
EA JAN 2022
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 0N0YF
UT WOS:000782573200019
DA 2024-07-18
ER

PT J
AU Fu, X
   Wang, HM
   Shi, PC
   Zhang, XH
AF Fu Xiang
   Wang Huaimin
   Shi Peichang
   Zhang Xunhui
TI Teegraph: A Blockchain consensus algorithm based on TEE and DAG for data
   sharing in IoT
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Blockchain; Consensus algorithm; IoT; Data sharing; TEE; DAG
ID INTERNET
AB Blockchain offers new ways to the data sharing-based collaboration among IoT devices when a centralized IT infrastructure is unavailable. As one of the critical elements in a Blockchain system, the existing consensus algorithms still have some weaknesses, such as energy-wasting, low throughput, high latency, and increased network communication requirements. In this paper, we focus on designing a highly efficient Blockchain consensus algorithm for data sharing among IoT devices. We present the detailed design of Teegraph, which is a Trusted Execution Environment (TEE) and Directed Acyclic Graph (DAG)-based consensus algorithm. A proof-of-concept implementation of Teegraph is presented. The simulation results demonstrate that TEE usage in Teegraph is more efficient than that of the existing state of the art TEE-based consensus algorithms such as MinBFT and MinZyzzyva. Moreover, Teegraph outperforms Hashgraph, one of the most popular DAG-based consensus algorithms in throughput and latency.
C1 [Fu Xiang] Natl Univ Def Technol, Coll Comp, Changsha 410073, Peoples R China.
   Key Lab Software Engn Complex Syst, Changsha 410073, Peoples R China.
C3 National University of Defense Technology - China
RP Fu, X (corresponding author), Natl Univ Def Technol, Coll Comp, Changsha 410073, Peoples R China.
EM fuxiang13@nudt.edu.cn
RI Zhang, Xunhui/AAW-7324-2021
OI Zhang, Xunhui/0000-0002-4027-9443
FU National Natural Science Foundation of China [61772030]; Zhejiang Lab,
   China [2021PE0AC01]; GF innovative Research Program, China
FX This work was supported in part by the National Natural Science
   Foundation of China under Grant 61772030, in part by Zhejiang Lab, China
   (2021PE0AC01) and in part by GF innovative Research Program, China.
CR Alskaif T., 2021, IEEE T IND INF, P1
   [Anonymous], 2017, TEECHAIN SCALABLE BL
   [Anonymous], 1984, PODC
   Baird L, 2016, TECH REP
   Bano S., 2017, CONSENSUS AGE BLOCKC
   Bencic FM, 2018, INT CON DISTR COMP S, P1569, DOI 10.1109/ICDCS.2018.00171
   Byung-Gon Chun, 2007, Operating Systems Review, V41, P189, DOI 10.1145/1323293.1294280
   Castro M, 1999, USENIX ASSOCIATION PROCEEDINGS OF THE THIRD SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION (OSDI '99), P173, DOI 10.1145/571637.571640
   Chalaemwongwan N, 2018, 2018 32ND INTERNATIONAL CONFERENCE ON INFORMATION NETWORKING (ICOIN), P957, DOI 10.1109/ICOIN.2018.8343266
   Chen WH, 2019, IEEE INTERNET THINGS, V6, P8433, DOI 10.1109/JIOT.2019.2918296
   Churyumov A., 2016, Byteball: A Decentralized System for Storage and Transfer of Value
   Dai HN, 2019, IEEE INTERNET THINGS, V6, P8076, DOI 10.1109/JIOT.2019.2920987
   Decandia G., 2007, OPER SYST REV
   Deng LP, 2018, LECT NOTES COMPUT SC, V10973, P144, DOI 10.1007/978-3-319-94340-4_12
   Eugster P.T., 2004, IEEE COMPUTER, V37, P60
   Eyal I, 2014, LECT NOTES COMPUT SC, V8437, P436, DOI 10.1007/978-3-662-45472-5_28
   Fernandez-Vazquez S., 2021, ORG ENG IND, V4
   Fu X, 2022, SCI CHINA INFORM SCI, V65, DOI 10.1007/s11432-019-1516-3
   Fu X, 2021, SCI CHINA INFORM SCI, V64, DOI 10.1007/s11432-019-2790-1
   Nguyen GT, 2018, J INF PROCESS SYST, V14, P101, DOI 10.3745/JIPS.01.0024
   Gilad Y, 2017, PROCEEDINGS OF THE TWENTY-SIXTH ACM SYMPOSIUM ON OPERATING SYSTEMS PRINCIPLES (SOSP '17), P51, DOI 10.1145/3132747.3132757
   Gramoli V, 2020, FUTURE GENER COMP SY, V107, P760, DOI 10.1016/j.future.2017.09.023
   IBM, 2018, WATSON IOT BLOCKCHAI
   Kamal R, 2021, MULTIMED TOOLS APPL, V80, P36183, DOI 10.1007/s11042-021-11350-9
   Karame Ghassan O., 2012, P 2012 ACM C COMP CO, P906, DOI [10.1145/2382196.2382292, DOI 10.1145/2382196.2382292]
   Karande V, 2017, PROCEEDINGS OF THE 2017 ACM ASIA CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY (ASIA CCS'17), P19, DOI 10.1145/3052973.3053034
   Kermarrec Anne-Marie, 2007, Operating Systems Review, V41, P2, DOI 10.1145/1317379.1317381
   Kotla R., 2007, ACM SIGOPS S OPERATI
   Nguyen LD, 2021, IEEE INTERNET THINGS, V8, P6487, DOI 10.1109/JIOT.2021.3051923
   Lamport L., 2001, SIGACT News, V32, P51
   LAMPORT L, 1982, ACM T PROGR LANG SYS, V4, P382, DOI 10.1145/357172.357176
   Li C.-L., 2018, ARXIV PREPRINT ARXIV
   Li ZN, 2019, IEEE T IND INFORM, V15, P3661, DOI 10.1109/TII.2019.2897364
   Liu K, 2019, IEEE INTERNET THINGS, V6, P9748, DOI 10.1109/JIOT.2019.2931370
   Milutinovic M, 2016, SYSTEX 2016: 1ST WORKSHOP ON SYSTEM SOFTWARE FOR TRUSTED EXECUTION, DOI 10.1145/3007788.3007790
   Ongaro D., 2014, 2014 USENIX ANN TECH, P305
   Popov S., 2018, The tangle
   Sabet M, 2015, 2015 IEEE TRUSTCOM/BIGDATASE/ISPA, VOL 1, P57, DOI 10.1109/Trustcom.2015.357
   Santos N, 2016, USING ARM TRUSTZONE
   Schueffel P., 2018, ALTERNATIVE DISTRIBU
   Dinh TTA, 2017, SIGMOD'17: PROCEEDINGS OF THE 2017 ACM INTERNATIONAL CONFERENCE ON MANAGEMENT OF DATA, P1085, DOI 10.1145/3035918.3064033
   van Renesse Robbert., 2008, LADIS '08, p6:1
   Veronese GS, 2013, IEEE T COMPUT, V62, P16, DOI 10.1109/TC.2011.221
   Williams I, 2020, CROSS CHAIN BLOCKCHA
   Yang SL, 2018, PROCEEDINGS OF 2018 INTERNATIONAL CONFERENCE ON CLOUD COMPUTING AND INTERNET OF THINGS (CCIOT 2018), P80, DOI 10.1145/3291064.3291073
   [袁勇 Yuan Yong], 2016, [自动化学报, Acta Automatica Sinica], V42, P481
   Zheng ZB, 2020, FUTURE GENER COMP SY, V105, P475, DOI 10.1016/j.future.2019.12.019
   Zheng ZB, 2017, IEEE INT CONGR BIG, P557, DOI 10.1109/BigDataCongress.2017.85
   Zohar A., 2018, REPORT 2018104
NR 49
TC 13
Z9 16
U1 9
U2 54
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2022
VL 122
AR 102344
DI 10.1016/j.sysarc.2021.102344
EA DEC 2021
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA YH0AV
UT WOS:000742840600001
DA 2024-07-18
ER

PT J
AU Xu, MJ
   Wang, D
   Wang, QX
   Jia, QW
AF Xu, Meijia
   Wang, Ding
   Wang, Qingxuan
   Jia, Qiaowen
TI Understanding security failures of anonymous authentication schemes for
   cloud environments
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Cloud service; Password-based authentication; Smart card loss attack;
   Cryptographic analysis; Forward secrecy
ID KEY AGREEMENT SCHEME; PASSWORD AUTHENTICATION; MUTUAL AUTHENTICATION;
   SMART CARDS; PROTOCOL; NETWORKS; DESIGN
AB Currently, password-based remote authentication mechanism has become an essential procedure to ensure users access the resources of the cloud server securely. Dozens of password-based multi-factor authentication schemes have been successively proposed recently. Unfortunately, most of them are vulnerable to various known attacks. The key to designing a secure and privacy-preserving authentication scheme is drawing some lessons from the security failures of existing schemes. In this work, we investigate three anonymous multi factor authentication schemes based on passwords for cloud environments (i.e., Karuppiah et al.'s scheme at MONET'19, Lin's scheme at IEEE Syst J'19, Rajamanickam et al.'s scheme at IEEE Syst J'20), and demonstrate that these three schemes all suffer from off-line guessing attacks and are short of an important property (i.e., forward secrecy). We also propose several effective countermeasures to remedy these weaknesses. Our analysis shows that none of these three protocols can achieve their security goals. Furthermore, we make a summary of the causes of the flaws, and reveal that the vulnerabilities of these schemes are caused by violating the basic design principles for a secure protocol (e.g., Ma et al.'s principles at IJCS'14). In addition, we investigate whether dozens of recently proposed schemes follow the design principles of Ma et al..
C1 [Xu, Meijia; Wang, Ding; Wang, Qingxuan] Nankai Univ, Coll Cyber Sci, 38 Tongyan Rd, Tianjin 300350, Peoples R China.
   [Xu, Meijia; Wang, Ding; Wang, Qingxuan] Nankai Univ, Tianjin Key Lab Network & Data Secur Technol, Tianjin 300350, Peoples R China.
   [Jia, Qiaowen] Chinese Acad Sci, Inst Software, Beijing 100190, Peoples R China.
C3 Nankai University; Nankai University; Chinese Academy of Sciences;
   Institute of Software, CAS
RP Wang, D (corresponding author), Nankai Univ, Coll Cyber Sci, 38 Tongyan Rd, Tianjin 300350, Peoples R China.
EM xumeijia@mail.nankai.edu.cn; wangding@nankai.edu.cn;
   wangqingxuan@mail.nankai.edu.cn; jiaqw@ios.ac.cn
RI Wang, Ding/AAL-5417-2021; wang, qingxuan/JCP-3050-2023; Wang,
   Qingxuan/HNO-9852-2023
OI Xu, Meijia/0000-0002-7165-0292; Wang, Qingxuan/0000-0001-7085-4472
FU Program of 100 Young Aca-demic Leaders of Nankai University
FX This research was supported by the Program of 100 Young Aca-demic
   Leaders of Nankai University.
CR [Anonymous], 2010, P 3 ANN ACM BANG C C
   Ayub MF, 2020, IEEE T CONSUM ELECTR, V66, P396, DOI 10.1109/TCE.2020.3035566
   Bellare M, 2000, LECT NOTES COMPUT SC, V1807, P139
   Bogdanov A, 2012, IEEE T COMPUT, V61, P1153, DOI 10.1109/TC.2011.140
   Bresson E, 2004, LECT NOTES COMPUT SC, V2947, P145
   CHANG CC, 1991, IEE PROC-E, V138, P165, DOI 10.1049/ip-e.1991.0022
   Chaudhry SA, 2020, COMPUT COMMUN, V153, P527, DOI 10.1016/j.comcom.2020.02.025
   Chen BL, 2014, INT J COMMUN SYST, V27, P377, DOI 10.1002/dac.2368
   DIFFIE W, 1976, IEEE T INFORM THEORY, V22, P644, DOI 10.1109/TIT.1976.1055638
   DOLEV D, 1983, IEEE T INFORM THEORY, V29, P198, DOI 10.1109/TIT.1983.1056650
   Feng Q, 2020, IET INFORM SECUR, V14, P724, DOI 10.1049/iet-ifs.2020.0096
   Feng Q, 2018, FUTURE GENER COMP SY, V84, P239, DOI 10.1016/j.future.2017.07.040
   Fotouhi M, 2020, COMPUT NETW, V177, DOI 10.1016/j.comnet.2020.107333
   Gilad-Bachrach R, 2019, CCSW'19: PROCEEDINGS OF THE 2019 ACM SIGSAC CONFERENCE ON CLOUD COMPUTING SECURITY WORKSHOP, P117, DOI 10.1145/3338466.3358924
   Gope P, 2019, IEEE T IND INFORM, V15, P4957, DOI 10.1109/TII.2019.2895030
   Gope P, 2017, J INF SECUR APPL, V35, P160, DOI 10.1016/j.jisa.2017.07.002
   Guo H, 2018, WIREL COMMUN MOB COM, DOI 10.1155/2018/3284324
   Halevi S., 1999, ACM Trans. Inf. Syst. Secur, V2, P230
   He DB, 2020, IEEE T DEPEND SECURE, V17, P1124, DOI 10.1109/TDSC.2018.2857775
   Huang XY, 2014, IEEE T PARALL DISTR, V25, P1767, DOI 10.1109/TPDS.2013.230
   Irshad A, 2019, IEEE SYST J, V13, P436, DOI 10.1109/JSYST.2018.2838450
   Jiang Q, 2016, J SUPERCOMPUT, V72, P3826, DOI 10.1007/s11227-015-1610-x
   Karuppiah M, 2019, MOBILE NETW APPL, V24, P1046, DOI 10.1007/s11036-018-1061-8
   Kasper T., PROC RFIDSEC 2012, P61
   Kaul SD, 2016, WIRELESS PERS COMMUN, V89, P621, DOI 10.1007/s11277-016-3297-6
   Kaur D, 2021, J INF SECUR APPL, V58, DOI 10.1016/j.jisa.2021.102787
   LAMPORT L, 1981, COMMUN ACM, V24, P770, DOI 10.1145/358790.358797
   Li X, 2020, IEEE SYST J, V14, P39, DOI 10.1109/JSYST.2019.2899580
   Li ZP, 2022, IEEE T DEPEND SECURE, V19, P1885, DOI 10.1109/TDSC.2020.3040776
   Lin HY, 2019, IEEE SYST J, V13, P1608, DOI 10.1109/JSYST2018.2828022
   Ma CG, 2014, INT J COMMUN SYST, V27, P2215, DOI 10.1002/dac.2468
   Madhusudhan R, 2012, J NETW COMPUT APPL, V35, P1235, DOI 10.1016/j.jnca.2012.01.007
   Messerges TS, 2002, IEEE T COMPUT, V51, P541, DOI 10.1109/TC.2002.1004593
   Nohl K., 2008, USENIX SECURITY S, P185, DOI DOI 10.1109/54.785838
   Odelu V, 2017, FUTURE GENER COMP SY, V68, P74, DOI 10.1016/j.future.2016.09.009
   Ostad-Sharif A, 2019, FUTURE GENER COMP SY, V100, P882, DOI 10.1016/j.future.2019.04.019
   Park Y, 2019, INT J COMMUN SYST, V32, DOI 10.1002/dac.3929
   Rajamanickam S, 2020, IEEE SYST J, V14, P1972, DOI 10.1109/JSYST.2019.2933464
   Roy S, 2019, IEEE T IND INFORM, V15, P457, DOI 10.1109/TII.2018.2824815
   Shieh SP, 1997, IEEE COMMUN LETT, V1, P87, DOI 10.1109/4234.585805
   Shimizu A., 1991, Systems and Computers in Japan, V22, P32, DOI 10.1002/scj.4690220704
   Skrobot, 2019, IACR CRYPTOL EPRINT, V2019, P351
   Song RG, 2010, COMPUT STAND INTER, V32, P321, DOI 10.1016/j.csi.2010.03.008
   Srinivas J, 2020, IEEE T DEPEND SECURE, V17, P1133, DOI 10.1109/TDSC.2018.2857811
   Wang, P ICICS 2018, P805
   Wang CY, 2022, SCI CHINA INFORM SCI, V65, DOI 10.1007/s11432-020-2975-6
   Wang D, 2020, COMPUT SECUR, V88, DOI 10.1016/j.cose.2019.101619
   Wang D, 2018, IEEE T DEPEND SECURE, V15, P708, DOI 10.1109/TDSC.2016.2605087
   Wang D, 2017, IEEE T INF FOREN SEC, V12, P2776, DOI 10.1109/TIFS.2017.2721359
   Wang D, 2016, ASIA CCS'16: PROCEEDINGS OF THE 11TH ACM ASIA CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P475, DOI 10.1145/2897845.2897916
   Wang D, 2016, CCS'16: PROCEEDINGS OF THE 2016 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P1242, DOI 10.1145/2976749.2978339
   Wang D, 2016, LECT NOTES COMPUT SC, V9878, P111, DOI 10.1007/978-3-319-45744-4_6
   Wang D, 2015, INFORM SCIENCES, V321, P162, DOI 10.1016/j.ins.2015.03.070
   Wang D, 2015, IEEE T DEPEND SECURE, V12, P428, DOI 10.1109/TDSC.2014.2355850
   Wang D, 2014, COMPUT NETW, V73, P41, DOI 10.1016/j.comnet.2014.07.010
   Wang QX, 2022, IEEE T SERV COMPUT, V15, P2226, DOI 10.1109/TSC.2020.3041324
   Wang T, 2021, IEEE T COMPUT, V70, P1285, DOI 10.1109/TC.2021.3060484
   Wang T, 2021, J SYST ARCHITECT, V114, DOI 10.1016/j.sysarc.2020.101971
   Xiong H, 2021, IEEE SYST J, V15, P2156, DOI 10.1109/JSYST.2020.2983198
   Xu J, 2009, COMPUT STAND INTER, V31, P723, DOI 10.1016/j.csi.2008.09.006
   Xu MX, 2020, WIREL COMMUN MOB COM, V2020, DOI 10.1155/2020/8838454
   Yang GM, 2008, J COMPUT SYST SCI, V74, P1160, DOI 10.1016/j.jcss.2008.04.002
   Yang J, 2013, P 2013 IEEE PES ASIA, P1, DOI [DOI 10.1109/APPEEC.2013.6837205, 10.1109/APPEEC.2013.6837205]
   Yang WH, 1999, COMPUT SECUR, V18, P727, DOI 10.1016/S0167-4048(99)80136-9
   Zhang J., 2019, SCI CHINA INFORM SCI, V62, p32113:1
   Zhang X., 2019, IEEE T SERV COMPUT, V1, DOI [10.1109/TSC.2019, DOI 10.1109/TSC.2019]
   Zhou SM, 2020, WIREL NETW, V26, P855, DOI 10.1007/s11276-018-1828-7
NR 67
TC 9
Z9 9
U1 1
U2 11
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2021
VL 118
AR 102206
DI 10.1016/j.sysarc.2021.102206
EA JUN 2021
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA UE5KZ
UT WOS:000687928200002
DA 2024-07-18
ER

PT J
AU Wang, M
   Fan, XY
   Zhang, W
   Zhu, T
   Yao, TT
   Ding, H
   Wang, DH
AF Wang, Miao
   Fan, Xiaoya
   Zhang, Wei
   Zhu, Ting
   Yao, Tengteng
   Ding, Hui
   Wang, Danghui
TI Balancing memory-accessing and computing over sparse DNN accelerator via
   efficient data packaging
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE DNN; Sparse accelerator architecture; Data packaging; Parallel
   optimization; Data compression
AB Embedded devices are common carriers for deploying inference networks, which leverage the customized accelerator to achieve the promised performance with strict resource constraints. In the inference of Deep Neural Network(DNN), the sparsity existing in the activations and weights of every layer contributes massive non-effective memory accesses and computing operations. The data compression is adopted as a data pruning method for accelerator design, which eliminates the zero-valued data with a specific data packaging method. However, the data compression, in varying degrees, breaks the data regularity of the processing array DNN accelerators calculates with. The complexity of data access caused by irregular data organization will add extra control logic and decoding logic to compensate. The accelerator architecture that supports sparsity can use the sophisticated memory access scheming and parallel on-chip decoder structure via an efficient data packaging method to balance memory-accessing and computing for acceleration. In this paper, we propose a flexible and highly parallel accelerator architecture that uses a quantitative data packaging method which is efficient and stable for different degrees of sparsity and parallel optimization to explore the sparsity in DNN to achieve high performance with low energy consumption. The total DRAM accesses, performance and energy consumption of the proposed sparse architecture are evaluated with different inference networks. Experiments show that the DRAM accesses of the proposed efficient data packaging method is significantly lower than other commonly used sparse data compression storage methods, the improved performance and saved energy of the sparse accelerator architecture after adopting the optimization method proposed in this paper are up to 1.2x and 1.6x, respectively, over a comparably provisioned do not support sparsity accelerator. In addition, the accelerator architecture proposed has achieved energy efficiency and performance improvements of up to 1.70x and 1.56x, compared with the state-of-the-art architectures.
C1 [Wang, Miao; Fan, Xiaoya; Zhang, Wei; Zhu, Ting; Yao, Tengteng; Ding, Hui; Wang, Danghui] Northwestern Polytech Univ, Sch Comp Sci, Xian 710129, Peoples R China.
   [Wang, Miao; Fan, Xiaoya] Natl Engn Lab Integrated Aerosp Ground Ocean Big, Beijing, Peoples R China.
   [Zhang, Wei; Zhu, Ting; Yao, Tengteng; Ding, Hui; Wang, Danghui] Minist Educ, Engn & Res Ctr Embedded Syst Integrat, Beijing, Peoples R China.
C3 Northwestern Polytechnical University
RP Wang, DH (corresponding author), Northwestern Polytech Univ, Sch Comp Sci, Xian 710129, Peoples R China.
EM wangdh@nwpu.edu.cn
RI Wang, Danghui/AAL-5194-2020
CR Aimar A, 2019, IEEE T NEUR NET LEAR, V30, P644, DOI 10.1109/TNNLS.2018.2852335
   Albericio J, 2016, CONF PROC INT SYMP C, P1, DOI 10.1109/ISCA.2016.11
   Amodei D., 2015, DEEP SPEECH 2 END TO
   [Anonymous], 2018, Eyeriss v2: A flexible and highperformance accelerator for emerging deep neural networks
   [Anonymous], 2013, INT C MACH LEARN
   Chen TS, 2014, ACM SIGPLAN NOTICES, V49, P269, DOI 10.1145/2541940.2541967
   Chen YH, 2016, ISSCC DIG TECH PAP I, V59, P262, DOI 10.1109/ISSCC.2016.7418007
   Chen YJ, 2014, INT SYMP MICROARCH, P609, DOI 10.1109/MICRO.2014.58
   Collobert R, 2011, J MACH LEARN RES, V12, P2493
   Conneau A, 2017, 15TH CONFERENCE OF THE EUROPEAN CHAPTER OF THE ASSOCIATION FOR COMPUTATIONAL LINGUISTICS (EACL 2017), VOL 1: LONG PAPERS, P1107
   Han  S., 2015, ARXIV151000149
   Han S, 2017, FPGA'17: PROCEEDINGS OF THE 2017 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS, P75, DOI 10.1145/3020078.3021745
   Han S, 2016, CONF PROC INT SYMP C, P243, DOI 10.1109/ISCA.2016.30
   Hannun Awni, 2014, ARXIV
   Krizhevsky A, 2017, COMMUN ACM, V60, P84, DOI 10.1145/3065386
   LeCun Y, 2015, NATURE, V521, P436, DOI 10.1038/nature14539
   Parashar A, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P27, DOI 10.1145/3079856.3080254
   Yang X., 2020, ASPLOS 20 ARCHITECTU
   Zen HG, 2013, INT CONF ACOUST SPEE, P7962, DOI 10.1109/ICASSP.2013.6639215
   Zhang SJ, 2016, INT SYMP MICROARCH
   Zhao Y, 2020, ANN I S COM, P954, DOI 10.1109/ISCA45697.2020.00082
   Zhou XD, 2018, 2018 51ST ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), P15, DOI 10.1109/MICRO.2018.00011
NR 22
TC 4
Z9 4
U1 0
U2 16
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2021
VL 117
AR 102094
DI 10.1016/j.sysarc.2021.102094
EA MAR 2021
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA SV1QI
UT WOS:000663599300011
DA 2024-07-18
ER

PT J
AU Ojewale, MA
   Yomsi, PM
   Nikolic, B
AF Ojewale, Mubarak Adetunji
   Yomsi, Patrick Meumeu
   Nikolic, Borislav
TI Worst-case traversal time analysis of TSN with multi-level preemption
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Frame preemption; Ethernet; Time-sensitive networking; Real-time
   networks
ID COMMUNICATION; ETHERNET
AB To achieve low latency transmission of time-sensitive flows in Ethernet networks, the IEEE introduced the IEEE 802.1Qbu Standard, which specifies a 1-level preemption scheme for IEEE 802.1 networks. The specification allows the suspension of a preemptable frame prior to its completion for the speedy transmission of an express frame; but any other preemptable frame cannot be transmitted before the completion of the already preempted frame. While this approach improves the performance of express frames, the performance is negatively impacted in scenarios where the number of express frames is high. Another limitation is the fact that preemptable frames with timing requirements can suffer long blocking periods due to the non-preemptive service of frames in the same category. This is irrespective of the individual priority level of each frame. Recently, a multi-level preemption scheme has been proposed to circumvent these limitations. The work focused on the feasibility and implementation requirement of such an approach, but a formal analysis of the worst-case performance guarantees under the proposed scheme was not provided. In this paper, we fill this gap by presenting the aforementioned analysis of the TSN IEEE 802.1Qbu networks under the multi-level preemption assumption. Evaluation is performed with a realistic automotive use-case and the results showcase an improvement up to 53.07% for preemptable frames with firm timing requirements.
   To achieve low latency transmission of time-sensitive flows in Ethernet networks, the IEEE introduced the IEEE 802.1Qbu Standard, which specifies a 1-level preemption scheme for IEEE 802.1 networks. The specification allows the suspension of a preemptable frame prior to its completion for the speedy transmission of an express frame; but any other preemptable frame cannot be transmitted before the completion of the already preempted frame. While this approach improves the performance of express frames, the performance is negatively impacted in scenarios where the number of express frames is high. Another limitation is the fact that preemptable frames with timing requirements can suffer long blocking periods due to the non-preemptive service of frames in the same category. This is irrespective of the individual priority level of each frame.
   Recently, a multi-level preemption scheme has been proposed to circumvent these limitations. The work focused on the feasibility and implementation requirement of such an approach, but a formal analysis of the worst-case performance guarantees under the proposed scheme was not provided. In this paper, we fill this gap by presenting the aforementioned analysis of the TSN IEEE 802.1Qbu networks under the multi-level preemption assumption. Evaluation is performed with a realistic automotive use-case and the results showcase an improvement up to 53.07% for preemptable frames with firm timing requirements.
C1 [Ojewale, Mubarak Adetunji; Yomsi, Patrick Meumeu] Polytech Inst Porto, CISTER Res Ctr, ISEP, Porto, Portugal.
   [Nikolic, Borislav] Metropolitan Univ, Fac Informat Technol, Belgrade, Serbia.
C3 Instituto Politecnico do Porto
RP Ojewale, MA (corresponding author), Polytech Inst Porto, CISTER Res Ctr, ISEP, Porto, Portugal.
EM mkaoe@isep.ipp.pt; pmy@isep.ipp.pt; borislav.nikolic@metropolitan.ac.rs
RI Ojewale, Mubarak/ADS-3320-2022
OI Ojewale, Mubarak/0000-0003-3861-1782
FU project Safe CitiesInovacAo para Construir Cidades Seguras, Portugal
   [POCI010247FEDER041435]; European Regional Development Fund (ERDF),
   through the Operational Programme for Competitiveness and
   Internationalization (COMPETE 2020); FCT/MCTES (Portuguese Foundation
   for Science and Technology) , within the CISTER Research Unit
   [UIDB/04234/2020]; Fundação para a Ciência e a Tecnologia
   [UIDB/04234/2020] Funding Source: FCT
FX This work was partially supported by the project Safe CitiesInovacAo
   para Construir Cidades Seguras, Portugal, ref. POCI010247FEDER041435,
   cofunded by the European Regional Development Fund (ERDF) , through the
   Operational Programme for Competitiveness and Internationalization
   (COMPETE 2020) ; also by National Funds, Portugal through FCT/MCTES
   (Portuguese Foundation for Science and Technology) , within the CISTER
   Research Unit (UIDB/04234/2020) .
CR Alderisi G, 2012, IEEE INT C EMERG
   [Anonymous], 2016, IEEE Standard 802.3br2016, P1
   [Anonymous], 2018, P8021QCCD22 IEEE, P1
   [Anonymous], 2018, IEEE Std 802.1Q-2018, P1, DOI [10.1109/IEEESTD.2018.8403927, DOI 10.1109/IEEESTD.2018.8403927]
   [Anonymous], 2017, IEEE Std 802.3bs-2017, P1, DOI [DOI 10.1109/IEEESTD.2017.8207825, 10.1109/IEEESTD.2017.8066476]
   [Anonymous], 2016, IEEE Std 802.11-2016, DOI [DOI 10.1109/IEEESTD.2016.7460875, 10.1109/IEEESTD.2016.7433918]
   [Anonymous], 2019, IEEE Standard for Local and Metropolitan Area Networks-Timing and Synchronization for Time-Sensitive Applications in Bridged Local Area Networks, V23, P1
   [Anonymous], 2014, INT C HW SW COD SYS
   Bauer H, 2012, REAL-TIME SYST, V48, P101, DOI 10.1007/s11241-011-9142-9
   Bosch, 1991, CAN SPEC, V50
   Brajou F, 2004, AUTOTESTCON 2004, PROCEEDINGS, P460
   Cao JY, 2016, PROCEEDINGS OF THE 24TH INTERNATIONAL CONFERENCE ON REAL-TIME NETWORKS AND SYSTEMS PROCEEDINGS (RTNS 2016), P55, DOI 10.1145/2997465.2997493
   Cao JJ, 2016, J HIGH ENERGY PHYS, P1, DOI 10.1007/JHEP03(2016)207
   Diemer J., 2012, 2012 7th IEEE International Symposium on Industrial Embedded Systems (SIES 2012). Proceedings, P1, DOI 10.1109/SIES.2012.6356564
   Falk J., 2019, INT C NETW SYST
   Feld J, 2004, WFCS 2004: IEEE INTERNATIONAL WORKSHOP ON FACTORY COMMUNICATION SYSTEMS, PROCEEDINGS, P33
   Finn N., 2017, TIME SENSITIVE DETER, P1
   Henia R, 2005, IEE P-COMPUT DIG T, V152, P148, DOI 10.1049/ip-cdt:20045088
   Hofmann R., 2017, CPA COMPOSITIONAL PE
   IEEE, 2015, 8021QCA2015 IEEE
   IEEE, TIM SENS NETW TASK G
   IEEE, 2015, IEEE P57.159/D6, P1
   IEEE, 2014, 80211AF2013 IEEE, ppp1, DOI [DOI 10.1109/IEEESTD.2014.6826459, 10.1109/IEEESTD.2014.6744566]
   IEEE, 2016, IEEE STD 80211 2016, P1, DOI 10.1109/ IEEESTD.2016.7524656
   Jansen D, 2004, COMPUT CONTROL ENG J, V15, P16, DOI 10.1049/cce:20040104
   Jia WK, 2013, C LOCAL COMPUT NETW, P659, DOI 10.1109/LCN.2013.6761304
   Kamal S., 2016, SPE INT EN INT C EXH, P1
   Knezic M, 2020, IEEE INT C EMERG, P1127, DOI 10.1109/ETFA46521.2020.9211914
   Li X, 2014, SKIN RES TECHNOL, V20, P14, DOI 10.1111/srt.12076
   Lo Bello L, 2020, J PARALLEL DISTR COM, V144, P153, DOI 10.1016/j.jpdc.2020.06.001
   Lo Bello L, 2019, P IEEE, V107, P1094, DOI 10.1109/JPROC.2019.2905334
   Martin S., 2006, ICNICONSMCL 06, P1
   Maxim D, 2017, PROCEEDINGS OF THE 25TH INTERNATIONAL CONFERENCE ON REAL-TIME NETWORKS AND SYSTEMS (RTNS 2017), P18, DOI 10.1145/3139258.3139283
   Migge J., 2018, 9 EUR C EMB REAL TIM
   Nasrallah A, 2019, IEEE COMMUN SURV TUT, V21, P88, DOI 10.1109/COMST.2018.2869350
   Ojewale M.A., 2020, 23 IEEE INT S REAL T, P1
   Ojewale Mubarak Adetunji, 2018, WIP SESSION ECRTS, P16
   Park T, 2019, DES AUT TEST EUROPE, P420, DOI [10.23919/DATE.2019.8714953, 10.23919/date.2019.8714953]
   Pop Paul, 2018, IEEE Communications Standards Magazine, V2, P55, DOI 10.1109/MCOMSTD.2018.1700057
   Pop T, 2008, REAL-TIME SYST, V39, P205, DOI 10.1007/s11241-007-9040-3
   Reimann F., 2013, P IEEE INT C EM TECH, P1, DOI DOI 10.1109/ETFA.2013.6648024
   Rox J., 2010, FORMAL TIMING ANAL F
   Schemm E, 2004, COMPUT CONTROL ENG J, V15, P30, DOI 10.1049/cce:20040205
   Specks J.W., 2000, LIN PROTOCOL DEV TOO, P227
   Steiner W, 2010, REAL TIM SYST SYMP P, P375, DOI 10.1109/RTSS.2010.25
   Steiner W, 2009, 2009 8TH IEEE INTERNATIONAL SYMPOSIUM ON NETWORK COMPUTING AND APPLICATIONS, P319, DOI 10.1109/NCA.2009.28
   Thangamuthu S, 2015, DES AUT TEST EUROPE, P55
   Thiele D., 2015, P 52 ANN DES AUT C, P41
   Thiele D, 2016, IEEE INT C EMERG
   Thiele D, 2016, DES AUT TEST EUROPE, P187
   Thiele D, 2015, IEEE VEHIC NETW CONF, P251, DOI 10.1109/VNC.2015.7385584
   Zhao L., 2020, IEEE T IND ELECT
   Zhao LX, 2018, IEEE ACCESS, V6, P41803, DOI 10.1109/ACCESS.2018.2858767
NR 53
TC 14
Z9 16
U1 1
U2 12
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUN
PY 2021
VL 116
AR 102079
DI 10.1016/j.sysarc.2021.102079
EA MAR 2021
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA SD1RG
UT WOS:000651143900003
DA 2024-07-18
ER

PT J
AU Wu, CR
   Peng, QL
   Xia, YN
   Ma, Y
   Zheng, WB
   Xie, H
   Pang, SC
   Li, F
   Fu, XD
   Li, XB
   Liu, W
AF Wu, Chunrong
   Peng, Qinglan
   Xia, Yunni
   Ma, Yong
   Zheng, Wangbo
   Xie, Hong
   Pang, Shanchen
   Li, Fan
   Fu, Xiaodong
   Li, Xiaobo
   Liu, Wei
TI Online user allocation in mobile edge computing environments: A
   decentralized reactive approach
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Edge computing; Online edge user allocation; Cost-effective scheduling;
   Energy-effective scheduling; Pay-as-you-go; Fuzzy control
AB As a newly emerging computing paradigm, mobile edge computing (MEC) can energize novel mobile applications, especially the ultra-latency-sensitive ones, by providing powerful local computing capabilities and lower end-to-end delays. However, considering the complex cyber-physical environment and varied time-space user behaviors, as mobile application vendors, how to decide which edge server to serve which edge user in real-time becomes the key challenge. Instead of assuming the simultaneous-batch-arrival pattern of incoming edge users and handling the edge user allocation (EUA) problem as a static optimization, in this paper, we consider the online EUA problem where edge users' resource demands arrive and depart dynamically. We consider the long-term edge user allocation rate, edge server hiring cost, and edge server energy consumption as allocation targets from the mobile application vendor perspective, and propose a decentralized reactive approach by employing a fuzzy control mechanism to yield the real-time allocation decisions. Experiments based on real-world MEC environment datasets demonstrate our approach outperforms state-of-the-art and baseline ones in terms of user allocation rate, server hiring cost, and energy consumption.
C1 [Wu, Chunrong; Peng, Qinglan; Xia, Yunni; Xie, Hong] Chongqing Univ, Software Theory & Technol Chongqing Key Lab, Chongqing, Peoples R China.
   [Ma, Yong] Jiangxi Normal Univ, Sch Comp & Informat Engn, Nanchang, Jiangxi, Peoples R China.
   [Zheng, Wangbo] Kunming Univ Sci & Technol, Data Sci Res Ctr, Kunming, Yunnan, Peoples R China.
   [Pang, Shanchen] China Univ Petr, Sch Comp & Commun Engn, Qingdao, Peoples R China.
   [Li, Fan] Sichuan Univ, Key Lab Fundamental Synthet Vis Graph & Image Sci, Chengdu, Peoples R China.
   [Fu, Xiaodong] Kunming Univ Sci & Technol, Fac Informat Engn & Automat, Kunming, Yunnan, Peoples R China.
   [Li, Xiaobo] Chongqing Anim Husb Tech Extens Ctr, Chongqing, Peoples R China.
   [Liu, Wei] Shanghai Jiao Tong Univ, Chongqing Res Inst, Chongqing, Peoples R China.
C3 Chongqing University; Jiangxi Normal University; Kunming University of
   Science & Technology; China University of Petroleum; Sichuan University;
   Kunming University of Science & Technology; Shanghai Jiao Tong
   University
RP Xia, YN (corresponding author), Chongqing Univ, Software Theory & Technol Chongqing Key Lab, Chongqing, Peoples R China.
EM xiayunni@hotmail.com
RI Peng, Qinglan/HJG-8377-2022; Li, Xiaobo/JHT-6688-2023
OI Peng, Qinglan/0000-0002-8908-5201; Li, Xiaobo/0000-0001-9944-3642; Xia,
   Yunni/0000-0003-0993-6369
FU Chongqing Research Program of Technology Innovation and Application
   [cstc2019jscx-msxm0652]; Graduate Scientific Research and Innovation
   Foundation of Chongqing, China [CYB20062, CYS20066]; Key Research and
   Development Plan of Jiangxi Province [20181ACE50029]; Fundamental
   Research Funds for the Central Universities [2019CDXYJSJ0022]
FX This work is in part supported by Chongqing Research Program of
   Technology Innovation and Application under Grant cstc2019jscx-msxm0652
   and cstc2019jscx-msxm0652; Graduate Scientific Research and Innovation
   Foundation of Chongqing, China (Grant No. CYB20062 and CYS20066); Key
   Research and Development Plan of Jiangxi Province with No.
   20181ACE50029; and Fundamental Research Funds for the Central
   Universities under project No. 2019CDXYJSJ0022.)
CR Amazon, 2020, JUST WALK OUT
   Azar Y, 2013, STOC'13: PROCEEDINGS OF THE 2013 ACM SYMPOSIUM ON THEORY OF COMPUTING, P961
   Cai X, 2020, J COMPUT ELECTRON, V19, P910, DOI 10.1007/s10825-020-01512-7
   Chen X, 2016, IEEE ACM T NETWORK, V24, P2827, DOI 10.1109/TNET.2015.2487344
   Dai HJ, 2019, J SYST ARCHITECT, V94, P14, DOI 10.1016/j.sysarc.2019.02.004
   Deng SG, 2020, IEEE T IND INFORM, V16, P6103, DOI 10.1109/TII.2020.2974875
   Driankov D., 2013, INTRO FUZZY CONTROL
   Fan XB, 2007, CONF PROC INT SYMP C, P13, DOI 10.1145/1273440.1250665
   Gai KK, 2016, J NETW COMPUT APPL, V59, P46, DOI 10.1016/j.jnca.2015.05.016
   Ge R, 2009, INT PARALL DISTRIB P, P1960
   Guo Y, 2020, SOFTWARE PRACT EXPER, V50, P489, DOI 10.1002/spe.2685
   He Q, 2020, INT J NEUROSCI, V130, P270, DOI 10.1080/00207454.2019.1672681
   Hu Y., 2015, MOBILE EDGE COMPUTIN, P1
   Jia M, 2016, IEEE INFOCOM SER
   Kansal A., 2010, 1 ACM S CLOUD COMP, P39
   Khan WZ, 2019, FUTURE GENER COMP SY, V97, P219, DOI 10.1016/j.future.2019.02.050
   Lai P, 2022, IEEE T CLOUD COMPUT, V10, P1701, DOI 10.1109/TCC.2020.3001570
   Lai P, 2019, LECT NOTES COMPUT SC, V11895, P86, DOI 10.1007/978-3-030-33702-5_8
   Lai P, 2018, LECT NOTES COMPUT SC, V11236, P230, DOI 10.1007/978-3-030-03596-9_15
   Nguyen AT, 2019, IEEE COMPUT INTELL M, V14, P56, DOI 10.1109/MCI.2018.2881644
   Peng QL, 2020, 2020 IEEE 13TH INTERNATIONAL CONFERENCE ON WEB SERVICES (ICWS 2020), P294, DOI 10.1109/ICWS49710.2020.00045
   Peng QL, 2019, 2019 IEEE INTERNATIONAL CONFERENCE ON WEB SERVICES (IEEE ICWS 2019), P91, DOI 10.1109/ICWS.2019.00026
   Rafique W, 2020, IEEE COMMUN SURV TUT, V22, P1761, DOI 10.1109/COMST.2020.2997475
   SEGA, 2020, SON HEDG
   Seiden SS, 2002, J ACM, V49, P640, DOI 10.1145/585265.585269
   Shahrivari S, 2014, COMPUTERS, V3, DOI 10.3390/computers3040117
   Shi WS, 2016, IEEE INTERNET THINGS, V3, P637, DOI 10.1109/JIOT.2016.2579198
   Sun MY, 2020, IEEE T NETW SCI ENG, V7, P2456, DOI 10.1109/TNSE.2020.2979511
   Tang WD, 2019, J SYST ARCHITECT, V94, P1, DOI 10.1016/j.sysarc.2019.02.001
   Tudor Bogdan Marius, 2013, Performance Evaluation Review, V41, P267
   Velkoski G, 2013, 2013 IEEE EUROCON, P242, DOI 10.1109/EUROCON.2013.6624993
   von Kistowski J, 2019, PROCEEDINGS OF THE 2019 ACM/SPEC INTERNATIONAL CONFERENCE ON PERFORMANCE ENGINEERING (ICPE '19), P301, DOI 10.1145/3297663.3310298
   Wan SH, 2020, COMPUT NETW, V168, DOI 10.1016/j.comnet.2019.107036
   Wan SH, 2020, MOBILE NETW APPL, V25, P743, DOI 10.1007/s11036-019-01445-x
   Wan SH, 2020, COMPUT COMMUN, V149, P99, DOI 10.1016/j.comcom.2019.10.012
   Wan SH, 2020, J SUPERCOMPUT, V76, P2518, DOI 10.1007/s11227-019-03011-4
   Wan SH, 2019, FUTURE GENER COMP SY, V91, P382, DOI 10.1016/j.future.2018.08.007
   Wang S., 2019, arXiv:1811.11329 [cs].
   Wang SG, 2019, J PARALLEL DISTR COM, V127, P160, DOI 10.1016/j.jpdc.2018.06.008
   Wang SG, 2019, J PARALLEL DISTR COM, V127, P134, DOI 10.1016/j.jpdc.2017.09.014
   Xu XL, 2019, LECT NOTES COMPUT SC, V11895, P494, DOI 10.1007/978-3-030-33702-5_38
   Yang LC, 2018, IEEE ACM T NETWORK, V26, P2762, DOI 10.1109/TNET.2018.2876941
NR 42
TC 22
Z9 26
U1 1
U2 18
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD FEB
PY 2021
VL 113
AR 101904
DI 10.1016/j.sysarc.2020.101904
EA FEB 2021
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA XE0ST
UT WOS:000723108000015
DA 2024-07-18
ER

PT J
AU Singh, J
   Singh, J
AF Singh, Jagsir
   Singh, Jaswinder
TI A survey on machine learning-based malware detection in executable files
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Review
DE Dynamic analysis; Machine learning; Malicious software; Obfuscation
   techniques; Static analysis; API calls; Ransomware
ID BEHAVIOR; CLASSIFICATION; FRAMEWORK; ATTACKS; FAMILIES; WRAPPER; GRAM
AB In last decade, a proliferation growth in the development of computer malware has been done. Nowadays, cybercriminals (attacker) use malware as a weapon to carry out the attacks on the computer systems. Internet is the main media to execute the malware attack on the computer systems through emails, malicious websites and by drive and download software. Malicious software can be a virus, trojan horse, worms, rootkits, adware or ransomware. Malware and benign samples are analyzed using static or dynamic analysis techniques. After analysis unique features are extracted to distinguish the malware and benign files. The efficiency of the malware detection system depends on how effectively discriminative malware features are extracted through the analysis techniques. There are various methods to set up the analysis environments using various static and dynamic tools. The second phase is to train the malware classifiers. Earlier traditional methods were used but nowadays machine learning algorithms are used for malware classification which can cope with complexity and pace of malware development. In this paper detailed study of malware detection techniques using machine learning algorithms are presented. In addition, this paper discusses various challenges for developing malware classifiers. At last future directive is discussed to develop an effective malware detection system by handling various issues in malware detection.
C1 [Singh, Jagsir; Singh, Jaswinder] Punjabi Univ Patiala, Dept Comp Sci & Engn, Patiala, Punjab, India.
C3 Punjabi University
RP Singh, J (corresponding author), Punjabi Univ Patiala, Dept Comp Sci & Engn, Patiala, Punjab, India.
EM erjagsirsingh18@gmail.com; dr.jaswinder@pbi.ac.in
RI Singh, Dr, Jaswinder/GNP-0191-2022
OI Singh, Jaswinder/0000-0003-0221-2691
CR Abdessadki I., 2019, International Journal of Computer Network and Information Security(IJCNIS), V11, P1, DOI DOI 10.5815/IJCNIS.2019.06.01
   Abimannan S, 2019, INT J INF SECUR PRIV, V13, P86, DOI 10.4018/IJISP.2019040106
   Alaeiyan M, 2019, COMPUT COMMUN, V136, P76, DOI 10.1016/j.comcom.2019.01.003
   Alam S, 2015, COMPUT SECUR, V48, P212, DOI 10.1016/j.cose.2014.10.011
   [Anonymous], 2003, P 2003 ACM WORKSH RA
   [Anonymous], 2007, LECT NOTES COMPUT SC, V4610
   [Anonymous], 2008, MALWARE BEHAV ANAL, P279, DOI [10.1007/s11416-007-0074-9, DOI 10.1007/S11416-007-0074-9]
   Neto JPA, 2019, J SYST ARCHITECT, V101, DOI 10.1016/j.sysarc.2019.101651
   Arivudainambi D, 2019, COMPUT COMMUN, V147, P50, DOI 10.1016/j.comcom.2019.08.003
   Aslan Ö, 2017, I C COMP SYST APPLIC, P1277, DOI 10.1109/AICCSA.2017.24
   Aubrey-jones T., 2007, COMPUTER, P3
   AV-TEST, 2020, MALW STAT TRENDS REP
   Bailey M, 2007, LECT NOTES COMPUT SC, V4637, P178
   Bayer Ulrich., 2010, Proceedings of the 2010 ACM Symposium on Applied Computing - SAC '10, P1871, DOI DOI 10.1145/1774088.1774484
   Beaucamps P, 2010, LECT NOTES COMPUT SC, V6418, P168, DOI 10.1007/978-3-642-16612-9_14
   Bidoki SM, 2017, ENG APPL ARTIF INTEL, V60, P57, DOI 10.1016/j.engappai.2016.12.008
   Bosworth S, 2014, COMPUTER SECURITY HANDBOOK, 6TH EDITION, VOL 1, P1
   Bruschi D, 2007, IEEE SECUR PRIV, V5, P46, DOI 10.1109/MSP.2007.31
   Burnap P, 2018, COMPUT SECUR, V73, P399, DOI 10.1016/j.cose.2017.11.016
   Bushby A, 2019, COMPUT FRAUD SECUR, P12
   Cha S.K., SPLITSCREEN ENABLING, V2, P1
   Chakkaravarthy SS, 2019, COMPUT SCI REV, V32, P1, DOI 10.1016/j.cosrev.2019.01.002
   Cho I.K., MALWARE ANAL CLASSIF, V8587, DOI [10.1080/10798587.2015.1118916, DOI 10.1080/10798587.2015.1118916]
   Christodorescu M, 2007, J COMPUT VIROL HACKI, V3, P253, DOI 10.1007/s11416-007-0059-8
   Cohen M, 2017, DIGIT INVEST, V20, P34, DOI 10.1016/j.diin.2017.02.005
   Collins M., 2008, PROTOCOL GRAPH BASED
   Coogan P., 2010, Spyeye bot versus zeus bot
   Damodaran A, 2017, J COMPUT VIROL HACKI, V13, P1, DOI 10.1007/s11416-015-0261-z
   Ding YX, 2018, COMPUT SECUR, V73, P73, DOI 10.1016/j.cose.2017.10.007
   Dovom EM, 2019, J SYST ARCHITECT, V97, P1, DOI 10.1016/j.sysarc.2019.01.017
   Edem EI, 2014, 2014 5TH CYBERCRIME AND TRUSTWORTHY COMPUTING CONFERENCE CTC, P54, DOI 10.1109/CTC.2014.10
   Eilam E., REVESING SECRETS REV
   Elhadi AAE, 2014, COMPUT SECUR, V46, P62, DOI 10.1016/j.cose.2014.07.004
   Elhadi AAE, 2013, INT J SECUR APPL, V7, P29, DOI 10.14257/ijsia.2013.7.5.03
   Eltayieb N, 2020, J SYST ARCHITECT, V102, DOI 10.1016/j.sysarc.2019.101653
   Ficco M, 2019, J SYST ARCHITECT, V97, P107, DOI 10.1016/j.sysarc.2019.04.004
   Gandotra E., 2014, Journal of Information Security, V6, P56, DOI DOI 10.4236/JIS.2014.52006
   Gao YX, 2014, FIFTH INTERNATIONAL CONFERENCE ON INTELLIGENT CONTROL AND INFORMATION PROCESSING (ICICIP), P270, DOI 10.1109/ICICIP.2014.7010353
   Gavrilut Dragos, 2009, Proceedings of the 2009 International Multiconference on Computer Science and Information Technology (IMCSIT), P735, DOI 10.1109/IMCSIT.2009.5352759
   Ghafir I, 2018, FUTURE GENER COMP SY, V89, P349, DOI 10.1016/j.future.2018.06.055
   Ghiasi M, 2015, ENG APPL ARTIF INTEL, V44, P111, DOI 10.1016/j.engappai.2015.05.008
   Gibert D, 2020, J NETW COMPUT APPL, V153, DOI 10.1016/j.jnca.2019.102526
   Griffin K, 2009, LECT NOTES COMPUT SC, V5758, P101, DOI 10.1007/978-3-642-04342-0_6
   Halfond WGJ, 2007, ADV INFORM SECUR, P85
   Han WJ, 2019, COMPUT SECUR, V83, P208, DOI 10.1016/j.cose.2019.02.007
   Hegedus J., 2011, 7 INT C COMP INT SEC
   Hoque N, 2014, J NETW COMPUT APPL, V40, P307, DOI 10.1016/j.jnca.2013.08.001
   Hu X., 2011, THESIS, P190
   Huda S, 2018, FUTURE GENER COMP SY, V83, P193, DOI 10.1016/j.future.2017.12.037
   Huda S, 2017, INFORM SCIENCES, V379, P211, DOI 10.1016/j.ins.2016.09.041
   Huda S, 2016, FUTURE GENER COMP SY, V55, P376, DOI 10.1016/j.future.2014.06.001
   Jahromi AN, 2020, COMPUT SECUR, V89, DOI 10.1016/j.cose.2019.101655
   Jang D, 2019, COMPUT SECUR, V83, P182, DOI 10.1016/j.cose.2019.02.005
   Kara Ilker, 2019, Computer Fraud & Security, V2019, P11, DOI 10.1016/S1361-3723(19)30064-8
   Karnik A, 2007, AMS 2007: FIRST ASIA INTERNATIONAL CONFERENCE ON MODELLING & SIMULATION ASIA MODELLING SYMPOSIUM, PROCEEDINGS, P165
   Kaur A, 2016, INT J ELECTRON SECUR, V8, P63, DOI 10.1504/IJESDF.2016.073735
   Kavrestad J., 2020, MEMORY ANAL TOOLS, P217, DOI [10.1007/978-3-030-38954-3_19, DOI 10.1007/978-3-030-38954-3_19]
   Kawaguchi N, 2015, ASIA JT CONF INF SEC, P138, DOI 10.1109/AsiaJCIS.2015.15
   Khan K, 2020, J SYST ARCHITECT, V105, DOI 10.1016/j.sysarc.2019.101701
   Ki Y, 2015, INT J DISTRIB SENS N, DOI 10.1155/2015/659101
   Kim DH, 2016, INT CONF IT CONVERGE, P12
   Kolosnjaji Bojan, 2016, Detection of Intrusions and Malware, and Vulnerability Assessment. 13th International Conference, DIMVA 2016. Proceedings: LNCS 9721, P419, DOI 10.1007/978-3-319-40667-1_21
   Le Q, 2018, DIGIT INVEST, V26, pS118, DOI 10.1016/j.diin.2018.04.024
   Liao XJ, 2016, CCS'16: PROCEEDINGS OF THE 2016 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P755, DOI 10.1145/2976749.2978315
   Ligh M.H., 2011, MALWARE ANAL COOKBOO, P746
   Liu L, 2016, BIOMED MICRODEVICES, V18, P1, DOI DOI 10.1631/FITEE.1601325
   Love John, 2018, MALWARE TYPES CLASSI
   Lu XF, 2019, COMPUT NETW, V157, P99, DOI 10.1016/j.comnet.2019.04.007
   Mandavifar S, 2019, NEUROCOMPUTING, V347, P149, DOI 10.1016/j.neucom.2019.02.056
   Mangialardo RJ, 2015, IEEE LAT AM T, V13, P3080, DOI 10.1109/TLA.2015.7350062
   Mao WX, 2017, COMPUT SECUR, V68, P47, DOI 10.1016/j.cose.2017.02.009
   Markel Z, 2014, 2014 SECOND WORKSHOP ON ANTI-MALWARE TESTING RESEARCH (WATER), P20
   Milosevic J, 2019, COMPUT SECUR, V82, P314, DOI 10.1016/j.cose.2019.01.001
   Ming J, 2017, J COMPUT VIROL HACKI, V13, P193, DOI 10.1007/s11416-016-0281-3
   Mira F, 2016, 2016 22ND INTERNATIONAL CONFERENCE ON AUTOMATION AND COMPUTING (ICAC), P555
   Mirza QKA, 2018, FUTURE GENER COMP SY, V86, P1042, DOI 10.1016/j.future.2017.07.016
   Mohaisen A, 2015, COMPUT SECUR, V52, P251, DOI 10.1016/j.cose.2015.04.001
   More A, 2014, J CLOUD COMPUT-ADV S, V3, DOI 10.1186/s13677-014-0016-2
   Moser A, 2007, P IEEE S SECUR PRIV, P231, DOI 10.1109/SP.2007.17
   Moskovitch R., UNKNOWN MALCODE DETE
   Muzammal SM, 2016, INT J AUTOM COMPUT, V13, P350, DOI 10.1007/s11633-016-1011-5
   Nagano Y., STATIC ANAL PARAGRAP
   Narayanan BN, 2016, PROC NAECON IEEE NAT, P338, DOI 10.1109/NAECON.2016.7856826
   Narra U, 2016, J COMPUT VIROL HACKI, V12, P213, DOI 10.1007/s11416-015-0253-z
   Nauman M, 2016, INFORM SCIENCES, V374, P193, DOI 10.1016/j.ins.2016.09.037
   Ndatinya Vivens, 2015, International Journal of Security and Networks, V10, P91
   Ndibanje B, 2019, APPL SCI-BASEL, V9, DOI 10.3390/app9020239
   Németh ZL, 2015, I S INTELL SYST INFO, P275, DOI 10.1109/SISY.2015.7325394
   Nikolopoulos SD, 2017, J COMPUT VIROL HACKI, V13, P29, DOI 10.1007/s11416-016-0267-1
   O'kane Philip, 2016, Security Informatics, V5, DOI 10.1186/s13388-016-0027-2
   Oyama Y, 2018, J COMPUT VIROL HACKI, V14, P69, DOI 10.1007/s11416-017-0290-x
   Pan Z.-p., 2016, MALWARE CLASSIFICATI
   Pechaz B., MALWARE DETECTION US, P26
   Pektas A, 2017, J INF SECUR APPL, V37, P91, DOI 10.1016/j.jisa.2017.10.005
   Pfeffer A., 2017, ARXIV170408716, P1
   Pirscoveanu Radu S., 2015, 2015 International Conference on Cyber Situational Awareness, Data Analytics and Assessment (CyberSA). Proceedings, P1, DOI 10.1109/CyberSA.2015.7166115
   Rabbani M, 2020, J NETW COMPUT APPL, V151, DOI 10.1016/j.jnca.2019.102507
   Raff E, 2018, J COMPUT VIROL HACKI, V14, P1, DOI 10.1007/s11416-016-0283-1
   Rajesh B., EFFICIENT DETECTION, V5, P1144
   Rathnayaka C, 2017, IEEE TRUST BIG, P1145, DOI 10.1109/Trustcom/BigDataSE/ICESS.2017.365
   Ray A., 2016, INT J ADV RES COMPUT, V4, P22
   Rieck K, 2011, J COMPUT SECUR, V19, P639, DOI 10.3233/JCS-2010-0410
   Sarantinos N, 2016, IEEE TRUST BIG, P1782, DOI [10.1109/TrustCom.2016.0274, 10.1109/TrustCom.2016.272]
   Schrittwieser Sebastian, 2011, Information Hiding. 13th International Conference, IH 2011. Revised Selected Papers, P270, DOI 10.1007/978-3-642-24178-9_19
   Searles R, 2017, EUROMICRO WORKSHOP P, P69, DOI 10.1109/PDP.2017.41
   Shabtai Asaf, 2009, Information Security Technical Report, V14, P16, DOI 10.1016/j.istr.2009.03.003
   Shabtai A., 2012, Security Informatics, V1, P1, DOI DOI 10.1186/2190-8532-1-1
   Shijo PV, 2015, PROCEDIA COMPUT SCI, V46, P804, DOI 10.1016/j.procs.2015.02.149
   Sikorski M., 2012, ARXIV10111669V3, DOI [10.1017/CBO9781107415324.004, DOI 10.1017/CBO9781107415324.004]
   Singh J., 2018, International Journal of Information Security Science, V7
   Singh J., 2019, RANSOMWARE ILLUSTRAT, P1608, DOI [10.35940/ijrte.B2327.078219, DOI 10.35940/IJRTE.B2327.078219]
   Singh J, 2020, INFORM SOFTWARE TECH, V121, DOI 10.1016/j.infsof.2020.106273
   Singh JP, 2022, INFORM SYST FRONT, V24, P459, DOI 10.1007/s10796-020-10040-5
   Srndic N, 2016, EURASIP J INF SECUR, DOI 10.1186/s13635-016-0045-0
   Stiborek J, 2018, EXPERT SYST APPL, V93, P346, DOI 10.1016/j.eswa.2017.10.036
   Studiawan H, 2019, DIGIT INVEST, V29, P1, DOI 10.1016/j.diin.2019.02.005
   Sun XY, 2019, J SYST ARCHITECT, V101, DOI 10.1016/j.sysarc.2019.101660
   Trinius P., 2010, SICHERHEIT 2010 SICH, P205
   Tzu-Yen Wang, 2011, Proceedings of the 2011 International Conference on Machine Learning and Cybernetics (ICMLC 2011), P717, DOI 10.1109/ICMLC.2011.6016774
   Ucci D, 2019, COMPUT SECUR, V81, P123, DOI 10.1016/j.cose.2018.11.001
   Vasilescu M, 2014, ROEDUNET IEEE
   Veeramani R., C NETWORKS CYBER SEC, P1
   Wadkar M, 2020, EXPERT SYST APPL, V143, DOI 10.1016/j.eswa.2019.113022
   Wagner M, 2017, COMPUT SECUR, V67, P1, DOI 10.1016/j.cose.2017.02.003
   Wang C, 2016, 2016 12TH INTERNATIONAL CONFERENCE ON NATURAL COMPUTATION, FUZZY SYSTEMS AND KNOWLEDGE DISCOVERY (ICNC-FSKD), P481, DOI 10.1109/FSKD.2016.7603221
   Wang HR, 2018, SECUR COMMUN NETW, DOI 10.1155/2018/7064131
   Wang T.-Y., 2011, INT C MACH LEARN CYB, V2, P717, DOI DOI 10.1109/ICMLC.2011.6016774
   Ye YF, 2008, J COMPUT VIROL HACKI, V4, P323, DOI 10.1007/s11416-008-0082-4
   Yücel Ç, 2020, FORENS SCI INT-DIGIT, V32, DOI 10.1016/j.fsidi.2019.200903
   Zhang HQ, 2019, FUTURE GENER COMP SY, V90, P211, DOI 10.1016/j.future.2018.07.052
   Zhang J., 2019, MACHINE LEARNING FEA
   Zhang WZ, 2020, IEEE T RELIAB, V69, P55, DOI 10.1109/TR.2019.2924677
NR 132
TC 76
Z9 80
U1 3
U2 81
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2021
VL 112
AR 101861
DI 10.1016/j.sysarc.2020.101861
EA JAN 2021
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA PY7ID
UT WOS:000612214600011
DA 2024-07-18
ER

PT J
AU Hsu, LC
   Chiu, CT
   Lin, KT
   Chou, HH
   Pu, YY
AF Hsu, Lien-Chih
   Chiu, Ching-Te
   Lin, Kuan-Ting
   Chou, Hsing-Huan
   Pu, Yen-Yu
TI ESSA: An energy-Aware bit-Serial streaming deep convolutional neural
   network accelerator
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Convolutional neural networks (CNNs); Hardware accelerator;
   Energy-aware; Precision; Bit-Serial PE; Streaming dataflow
ID DADIANNAO
AB Over the past decade, deep convolutional neural networks (CNN) have been widely embraced in various visual recognition applications owing to their extraordinary accuracy. However, their high computational complexity and excessive data storage present two challenges when designing CNN hardware. In this paper, we propose an energy-aware bit-serial streaming deep CNN accelerator to tackle these challenges. Using ring streaming dataflow and the output reuse strategy to decrease data access, the amount of external DRAM access for the convolutional layers is reduced by 357.26x when compared with that of no output reuse case on AlexNet. We optimize the hardware utilization and avoid unnecessary computations using the loop tiling technique and by mapping the strides of the convolutional layers to unit-ones for computational performance enhancement. In addition, the bit-serial processing element (PE) is designed to use fewer bits in weights, which can reduce both the amount of computation and external memory access. We evaluate our design using the well-known roofline model. The design space is explored to find the solution with the best computational performance and communication to computation (CTC) ratio. We can reach 1.36x speed and reduce energy consumption by 41% for external memory access compared with the design in [1]. The hardware implementation for our PE Array architecture design can reach an operating frequency of 119 MHz and consumes 68 k gates with a power consumption of 10.08 mW using TSMC 90-nm technology. Compared to the 15.4 MB external memory access for Eyeriss [2] on the convolutional layers of AlexNet, our method only requires 4.36 MB of external memory access to dramatically reduce the costliest portion of power consumption.
C1 [Hsu, Lien-Chih; Chiu, Ching-Te; Lin, Kuan-Ting; Chou, Hsing-Huan; Pu, Yen-Yu] Natl Tsing Hua Univ, Dept Comp Sci, Hsinchu, Taiwan.
C3 National Tsing Hua University
RP Chiu, CT (corresponding author), Natl Tsing Hua Univ, Dept Comp Sci, Hsinchu, Taiwan.
EM chiusms@cs.nthu.edu.tw
CR Albericio J, 2017, 50TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), P382, DOI 10.1145/3123939.3123982
   Albericio J, 2016, CONF PROC INT SYMP C, P1, DOI 10.1109/ISCA.2016.11
   [Anonymous], 2018, AC SPEECH SIGN PROC
   [Anonymous], 2015, REDUCED PRECISION ST
   [Anonymous], COMPUT VIS PATTERN R
   [Anonymous], 2016, EYERISS DATAFLOW TAL
   Anwar S, 2015, INT CONF ACOUST SPEE, P1131, DOI 10.1109/ICASSP.2015.7178146
   Ardakani A, 2018, IEEE T CIRCUITS-I, V65, P1349, DOI 10.1109/TCSI.2017.2757036
   Badrinarayanan V., 2017, TPAMI, DOI DOI 10.1109/TPAMI.2016.2644615
   Chen TS, 2014, ACM SIGPLAN NOTICES, V49, P269, DOI 10.1145/2541940.2541967
   Chen YH, 2016, CONF PROC INT SYMP C, P367, DOI 10.1109/ISCA.2016.40
   Chen YH, 2016, ISSCC DIG TECH PAP I, V59, P262, DOI 10.1109/ISSCC.2016.7418007
   Chen YJ, 2014, INT SYMP MICROARCH, P609, DOI 10.1109/MICRO.2014.58
   Dalal N, 2005, PROC CVPR IEEE, P886, DOI 10.1109/cvpr.2005.177
   Du L, 2018, IEEE T CIRCUITS-I, V65, P198, DOI 10.1109/TCSI.2017.2735490
   Farabet C, 2011, COMP VIS PATT REC WO, P109, DOI DOI 10.1109/CVPRW.2011.5981829
   Farabet C, 2009, I C FIELD PROG LOGIC, P32, DOI 10.1109/FPL.2009.5272559
   Girshick R., 2014, PROC CVPR IEEE, DOI [DOI 10.1109/CVPR.2014.81, 10.1109/CVPR.2014.81]
   Gokhale V, 2014, IEEE COMPUT SOC CONF, P696, DOI 10.1109/CVPRW.2014.106
   Guo KY, 2018, IEEE T COMPUT AID D, V37, P35, DOI 10.1109/TCAD.2017.2705069
   He K., 2016, PROC CVPR IEEE, P770, DOI [10.1109/CVPR.2016.90, DOI 10.1109/CVPR.2016.90]
   He T, 2016, IEEE T IMAGE PROCESS, V25, P2529, DOI 10.1109/TIP.2016.2547588
   Ji SW, 2013, IEEE T PATTERN ANAL, V35, P221, DOI 10.1109/TPAMI.2012.59
   Jouppi NP, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P1, DOI 10.1145/3079856.3080246
   Krizhevsky A, 2017, COMMUN ACM, V60, P84, DOI 10.1145/3065386
   LI HX, 2015, PROC CVPR IEEE, P5325, DOI DOI 10.1109/CVPR.2015.7299170
   Li N, 2016, IEEE SW SYMP IMAG, P165, DOI 10.1109/SSIAI.2016.7459201
   Lin GS, 2017, PROC CVPR IEEE, P5168, DOI 10.1109/CVPR.2017.549
   Lin YJ, 2018, IEEE T CIRCUITS-I, V65, P1642, DOI 10.1109/TCSI.2017.2759803
   Long J, 2015, PROC CVPR IEEE, P3431, DOI 10.1109/CVPR.2015.7298965
   Luo T, 2017, IEEE T COMPUT, V66, P73, DOI 10.1109/TC.2016.2574353
   Malladi KT, 2012, CONF PROC INT SYMP C, P37, DOI 10.1109/ISCA.2012.6237004
   Qiu JT, 2016, PROCEEDINGS OF THE 2016 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA'16), P26, DOI 10.1145/2847263.2847265
   Sharify S, 2018, DES AUT CON, DOI 10.1145/3195970.3196072
   Simonyan K, 2015, Arxiv, DOI arXiv:1409.1556
   Szegedy C, 2014, Arxiv, DOI [arXiv:1312.6199, DOI 10.1109/CVPR.2015.7298594]
   Tomè D, 2016, SIGNAL PROCESS-IMAGE, V47, P482, DOI 10.1016/j.image.2016.05.007
   Wei XC, 2017, DES AUT CON, DOI 10.1145/306l639.3062207
   Williams S, 2009, COMMUN ACM, V52, P65, DOI 10.1145/1498765.1498785
   Zeiler MD, 2014, LECT NOTES COMPUT SC, V8689, P818, DOI 10.1007/978-3-319-10590-1_53
   Zhang C., 2016, P 35 INT C COMP AID
   Zhang C., 2015, P 2015 ACM SIGDA INT, P161, DOI [DOI 10.1145/2684746.2689060, 10.1145/2684746.2689060]
NR 42
TC 12
Z9 12
U1 1
U2 6
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD DEC
PY 2020
VL 111
AR 101831
DI 10.1016/j.sysarc.2020.101831
PG 18
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA PK4IW
UT WOS:000602411800002
OA hybrid
DA 2024-07-18
ER

PT J
AU Mukhtar, MA
   Mushtaq, M
   Bhatti, MK
   Lapotre, V
   Gogniat, G
AF Mukhtar, M. Asim
   Mushtaq, Maria
   Bhatti, M. Khurram
   Lapotre, Vianney
   Gogniat, Guy
TI FLUSH plus PREFETCH: A countermeasure against access-driven cache-based
   side-channel attacks
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Side-Channel attacks (SCAs); Access driven cache-based SCAs; Obfuscation
   based countermeasure; Noise; Flush plus Reload; RSA
ID CLOUD
AB Cache-based side-channel attacks (SCAs) are becoming a security threat to the emerging computing platforms. To mitigate these attacks, numerous countermeasures have been proposed. However, these countermeasures require either radical hardware modification or they are incompatible with the performance features like super-page and data de-duplication. This paper presents a countermeasure, called Flush+Prefetch, which obfuscates the memory access behavior of a secure application using independent threads that randomly access the memory belonging to secure application. Unlike existing state-of-the-art countermeasures, Flush+Prefetch works with commodity hardware and it is compatible with existing performance features. As a proof-of-concept, we have studied the effectiveness of Flush+Prefetch by defending the secret key of RSA cryptosystem against a high-resolution cache side-channel attack called Flush+Reload. We have evaluated the confidentiality of RSA decryption process on an Intel Xeon E5-2643 processor by generating 100,000 requests to a web-server sequentially while considering the effect on performance as well. Our experimental results show that the confidentiality of memory accesses by RSA is preserved under Flush+Prefetch countermeasure. Our results show that the performance, in terms of average execution time, is improved by 10.2% for best design case as compared to the system under attack.
C1 [Mukhtar, M. Asim; Bhatti, M. Khurram] ITU, ASTP, 4th Floor,346-B Ferozepur Rd, Lahore, Pakistan.
   [Mushtaq, Maria; Lapotre, Vianney; Gogniat, Guy] Univ South Brittany, Rue St Maude, Lorient, France.
RP Mukhtar, MA (corresponding author), ITU, ASTP, 4th Floor,346-B Ferozepur Rd, Lahore, Pakistan.
EM asim.mukhtar@itu.edu.pk; maria.mushtaq@univ-ubs.fr;
   khurram.bhatti@itu.edu.pk; vianney.lapotre@univ-ubs.fr;
   guy.gogniat@univ-ubs.fr
OI Mushtaq, Maria/0000-0003-0046-2582; GOGNIAT, Guy/0000-0002-9528-5277
CR Aciicmez Onur, 2007, CSAW, P11, DOI DOI 10.1145/1314466.1314469
   [Anonymous], [No title captured]
   [Anonymous], [No title captured]
   [Anonymous], [No title captured]
   [Anonymous], [No title captured]
   Aweke ZB, 2018, DES AUT TEST EUROPE, P1123
   Boneh D., 1999, Not. AMS, V46, P203
   Brickell Ernie., 2006, SOFTWARE MITIGATIONS
   Crane S, 2015, 22ND ANNUAL NETWORK AND DISTRIBUTED SYSTEM SECURITY SYMPOSIUM (NDSS 2015), DOI 10.14722/ndss.2015.23264
   Eltayieb N, 2019, J SYST ARCHITECT, V98, P165, DOI 10.1016/j.sysarc.2019.07.005
   Fell A, 2019, 24TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC 2019), P58, DOI 10.1145/3287624.3287694
   Godfrey M, 2013, IEEE INT CONF CLOUD, P163, DOI 10.1109/CLOUD.2013.21
   Gruss Daniel, 2016, Detection of Intrusions and Malware, and Vulnerability Assessment. 13th International Conference, DIMVA 2016. Proceedings: LNCS 9721, P279, DOI 10.1007/978-3-319-40667-1_14
   Gullasch D, 2011, P IEEE S SECUR PRIV, P490, DOI 10.1109/SP.2011.22
   Irazoqui Gorka, 2014, Research in Attacks, Intrusions and Defenses. 17th International Symposium (RAID 2014). Proceedings: LNCS 8688, P299, DOI 10.1007/978-3-319-11379-1_15
   Irazoqui G, 2015, P IEEE S SECUR PRIV, P591, DOI 10.1109/SP.2015.42
   Jicheng Shi, 2011, 2011 IEEE/IFIP 41st International Conference on Dependable Systems and Networks Workshops (DSN-W), P194, DOI 10.1109/DSNW.2011.5958812
   Jin XX, 2009, 2009 IEEE INTERNATIONAL SYMPOSIUM ON PARALLEL AND DISTRIBUTED PROCESSING WITH APPLICATIONS, PROCEEDINGS, P519, DOI 10.1109/ISPA.2009.47
   Kiriansky V, 2018, 2018 51ST ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), P974, DOI [10.1109/MICRO.2018.00083, 10.1109/MICR0.2018.00083]
   Kocher P, 2019, P IEEE S SECUR PRIV, P1, DOI 10.1109/SP.2019.00002
   Lipp M, 2018, PROCEEDINGS OF THE 27TH USENIX SECURITY SYMPOSIUM, P973
   Liu FF, 2016, IEEE MICRO, V36, P8, DOI 10.1109/MM.2016.85
   Liu F, 2016, INT S HIGH PERF COMP, P406, DOI 10.1109/HPCA.2016.7446082
   Liu FF, 2015, P IEEE S SECUR PRIV, P605, DOI 10.1109/SP.2015.43
   Liu FF, 2014, INT SYMP MICROARCH, P203, DOI 10.1109/MICRO.2014.28
   Millnert V, 2017, J SYST ARCHITECT, V80, P68, DOI 10.1016/j.sysarc.2017.09.005
   Mortensen J, 2009, COMM COM INF SC, V61, P106
   Neve M, 2007, LECT NOTES COMPUT SC, V4356, P147
   Osvik DA, 2006, LECT NOTES COMPUT SC, V3860, P1
   Rane A, 2015, PROCEEDINGS OF THE 24TH USENIX SECURITY SYMPOSIUM, P431
   Tromer E, 2010, J CRYPTOL, V23, P37, DOI 10.1007/s00145-009-9049-y
   Varadarajan V., 2012, PROC ACM C COMPUTER, P281, DOI [DOI 10.1145/2382196.2382228, 10.1145/2382196.2382228]
   Wang ZH, 2008, INT SYMP MICROARCH, P83, DOI 10.1109/MICRO.2008.4771781
   Wilhelm R, 2008, ACM T EMBED COMPUT S, V7, DOI 10.1145/1347375.1347389
   Yarom Y, 2014, PROCEEDINGS OF THE 23RD USENIX SECURITY SYMPOSIUM, P719
   Zhang YQ, 2014, CCS'14: PROCEEDINGS OF THE 21ST ACM CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P990, DOI 10.1145/2660267.2660356
   Zhang YQ, 2011, P IEEE S SECUR PRIV, P313, DOI 10.1109/SP.2011.31
   Zhou JL, 2019, J SYST ARCHITECT, V100, DOI 10.1016/j.sysarc.2019.08.004
NR 38
TC 8
Z9 8
U1 0
U2 3
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29a, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAR
PY 2020
VL 104
AR 101698
DI 10.1016/j.sysarc.2019.101698
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA LE5TX
UT WOS:000526784200006
OA Green Published
DA 2024-07-18
ER

PT J
AU Huang, KX
   Mei, YJ
   Huang, LP
AF Huang, Kaixin
   Mei, Yijie
   Huang, Linpeng
TI Quail: Using NVM write monitor to enable transparent wear-leveling
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Non-volatile memory; Wear-leveling; Write count; Memory monitoring
ID PHASE-CHANGE MEMORY; MAIN MEMORY; NONVOLATILE MEMORY; ALLOCATION; HARD
AB Emerging non-volatile memory (NVM) technologies promise persistence, byte-addressability, low power consumption, and high density. However, NVM suffers from limited write endurance; skewed writes can extremely curtail the lifetime of NVM. Although a number of wear-aware allocators and wear-leveling algorithms have been proposed to address the wear-out problem, they come with limitations in the accuracy of NVM write count or compatibility with existing hardware and software. In this paper, we implement four software-based techniques of monitoring NVM writes and obtaining the write counts, which are more accurate and non-intrusive for existing programs. In particular, we propose a novel adaptive monitoring technique to alleviate the monitoring overhead while maintaining the count accuracy. Based on our monitoring tool, we further provide a swap-enabled transparent wear-leveling mechanism in order to even out the NVM writes. We conduct extensive experiments to verify the performance of our proposed NVM monitor and wear-leveling mechanism, The results show that the monitoring methods we implement can obtain high accuracy at an affordable performance overhead; our proposed wear-leveling mechanism can reduce the maximum NVM write by 89% when compared to its no wear-leveling counterpart, with less than 4% time overhead.
C1 [Huang, Kaixin; Mei, Yijie; Huang, Linpeng] Shanghai Jiao Tong Univ, Shanghai, Peoples R China.
C3 Shanghai Jiao Tong University
RP Huang, LP (corresponding author), Shanghai Jiao Tong Univ, Shanghai, Peoples R China.
EM lphuang@sjtu.edu.cn
RI Mei, yijie/KHV-0545-2024
FU National Key Research and Development Program of China [2018YFB1003302];
   National Natural Science Foundation of China [61472241]; China
   Scholarship Council [201906230180]
FX This work is supported by the National Key Research and Development
   Program of China (No.2018YFB1003302), the National Natural Science
   Foundation of China (No. 61472241) and the China Scholarship Council
   (No. 201906230180).
CR Akinaga H, 2010, P IEEE, V98, P2237, DOI 10.1109/JPROC.2010.2070830
   [Anonymous], 2018, ser. Synthesis Lectures on Computer Architecture, DOI DOI 10.2200/S00516ED2V01Y201306CAC024
   Apalkov D, 2013, ACM J EMERG TECH COM, V9, DOI 10.1145/2463585.2463589
   Bhandari K, 2016, ACM SIGPLAN NOTICES, V51, P677, DOI 10.1145/3022671.2984019
   Chang LP, 2002, EIGHTH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P187, DOI 10.1109/RTTAS.2002.1137393
   Chang YH, 2007, DES AUT CON, P212, DOI 10.1109/DAC.2007.375155
   Chen A, 2016, SOLID STATE ELECTRON, V125, P25, DOI 10.1016/j.sse.2016.07.006
   Chen CB, 2018, PHYSIOL HEALTH DIS, P247, DOI 10.1007/978-1-4939-7534-1_10
   Chen CH, 2012, DES AUT CON, P453
   Fang XD, 2012, CHINESE PHYS B, V21, DOI 10.1088/1674-1056/21/9/098901
   Feitelson Dror G., 2007, 21st International Conference on Supercomputing. ICS 07, P53
   Gal E, 2005, ACM COMPUT SURV, V37, P138, DOI 10.1145/1089733.1089735
   Gogte V, 2019, PROCEEDINGS OF THE 17TH USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES, P45
   Hu JT, 2010, DES AUT CON, P350
   Huang C.-C., 2009, uS Patent, Patent No. [7,504,652, 7504652]
   Huang K., 2018, J PARALLEL DISTRIB C
   Huang YZ, 2012, J SYST ARCHITECT, V58, P13, DOI 10.1016/j.sysarc.2011.09.001
   Jokar MR, 2016, IEEE T VLSI SYST, V24, P954, DOI 10.1109/TVLSI.2015.2420954
   Kambatla K, 2014, J PARALLEL DISTR COM, V74, P2561, DOI 10.1016/j.jpdc.2014.01.003
   Kemerlis VP, 2012, ACM SIGPLAN NOTICES, V47, P121, DOI 10.1145/2365864.2151042
   Khouzani HA, 2014, I SYMPOS LOW POWER E, P327, DOI 10.1145/2627369.2627667
   Lee BC, 2009, CONF PROC INT SYMP C, P2, DOI 10.1145/1555815.1555758
   Li SM, 2019, ACM J EMERG TECH COM, V15, DOI 10.1145/3327963
   Liu D, 2017, IEEE T COMPUT, V66, P1918, DOI 10.1109/TC.2017.2711620
   Mandelman JA, 2002, IBM J RES DEV, V46, P187, DOI 10.1147/rd.462.0187
   Mei YJ, 2018, INT C PAR DISTRIB SY, P26, DOI [10.1109/PADSW.2018.8644629, 10.1109/ICPADS.2018.00015]
   Mittal S, 2015, IEEE COMPUT ARCHIT L, V14, P115, DOI 10.1109/LCA.2014.2355193
   Nethercote N, 2007, ACM SIGPLAN NOTICES, V42, P89, DOI 10.1145/1273442.1250746
   Payer Mathias., 2013, 2013 USENIX ANN TECH, P115
   Post D.J., 2015, US Patent, Patent No. [8,949,506, 8949506]
   Qureshi Moinuddin K., 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P14, DOI 10.1145/1669112.1669117
   Qureshi MK, 2011, INT S HIGH PERF COMP, P478, DOI 10.1109/HPCA.2011.5749753
   Qureshi MK, 2009, CONF PROC INT SYMP C, P24, DOI 10.1145/1555815.1555760
   Sangyeun Cho, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P347
   Sarma ANSVS, 2017, INTERSOC C THERMAL T, P840
   Schechter S, 2010, CONF PROC INT SYMP C, P141
   Schwalb D., 2015, P ADMS VLDB, V15, P61
   Seong NH, 2010, CONF PROC INT SYMP C, P383, DOI 10.1145/1816038.1816014
   Shao ZL, 2016, J SYST ARCHITECT, V71, P1, DOI 10.1016/j.sysarc.2016.11.007
   Suzuki T, 2015, IEEE INT C MICROELEC, P9, DOI 10.1109/ICMTS.2015.7106095
   Viswanathan Vish, 2013, Intel Memory Latency Checker
   Yoon DH, 2011, INT S HIGH PERF COMP, P466, DOI 10.1109/HPCA.2011.5749752
   Yu SP, 2017, ACM J EMERG TECH COM, V13, DOI 10.1145/2997651
   Zeng KS, 2017, DES AUT TEST EUROPE, P1769, DOI 10.23919/DATE.2017.7927279
   Zhou P, 2009, CONF PROC INT SYMP C, P14, DOI 10.1145/1555815.1555759
   Zhu JS, 2016, INT C PAR DISTRIB SY, P625, DOI [10.1109/ICPADS.2016.86, 10.1109/ICPADS.2016.0088]
   Zuo P, 2017, P MSST, P1
NR 47
TC 12
Z9 12
U1 0
U2 6
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2020
VL 102
AR 101658
DI 10.1016/j.sysarc.2019.101658
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA KJ7EG
UT WOS:000512220500002
DA 2024-07-18
ER

PT J
AU Liu, J
   Lin, JL
AF Liu, Jing
   Lin, Jinlong
TI Design optimization of WirelessHART networks in Cyber-Physical Systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Wireless Cyber-Physical Systems; Cyber-Physical co-design; Design space;
   Parameter determination; Close loop control; WirelessHART
ID CO-DESIGN; COMMUNICATION
AB Recently, more and more factories begin to employ wireless mesh networks for process control. The high dynamics of wireless mesh network leads to a tight interaction between control performance and communication reliability. As a result, these wireless Cyber-Physical Systems need a holistic co-design approach to integrate the cyber space and physical space. In this paper, we establish a regulation of co-design strategies for wireless Cyber-Physical Systems. We also propose a heuristic algorithm to seek the feasible values of co-design parameters in the huge design space. A testbed is deployed for exploration and evaluation in industrial environment. The results show that our proposed co-design method provides an approach to enhance communication reliability and control performance even under harsh industrial environment.
C1 [Liu, Jing] Peking Univ, Sch Elect Engn & Comp Sci, Beijing, Peoples R China.
   [Liu, Jing; Lin, Jinlong] Peking Univ, Sch Software & Microelect, Beijing, Peoples R China.
C3 Peking University; Peking University
RP Liu, J (corresponding author), Peking Univ, Beijing 100871, Peoples R China.
EM liujing@ss.pku.edu.cn
RI Jing, Liu/ABF-9141-2021
CR [Anonymous], IEEE C EM TECHN FACT
   [Anonymous], 2009, MODEL PREDICTIVE CON
   [Anonymous], INT WORKSH CYB PHYS
   [Anonymous], 2013, J COMPUTATIONAL INFO
   [Anonymous], 2016, P ICCPS
   [Anonymous], [No title captured]
   Augustin A, 2016, SENSORS-BASEL, V16, DOI 10.3390/s16091466
   Baliga G., 2015, IEEE INT S OBJ OR RE, P155
   Boccardi F, 2014, IEEE COMMUN MAG, V52, P74, DOI 10.1109/MCOM.2014.6736746
   Branicky MS, 2002, IEEE DECIS CONTR P, P1211, DOI 10.1109/CDC.2002.1184679
   Cervin A, 2003, IEEE CONTR SYST MAG, V23, P16, DOI 10.1109/MCS.2003.1200240
   Chang W., 2018, Design, Automation & Test in Europe (DATE)
   Chang Wanli, HDB HARDWARE SOFTWAR
   Chen D, 2010, WIRELESSHART: REAL-TIME MESH NETWORK FOR INDUSTRIAL AUTOMATION, P1, DOI 10.1007/978-1-4419-6047-4
   Chipara O, 2011, EUROMICRO, P67, DOI 10.1109/ECRTS.2011.15
   Farahani S., 2008, ZIGBEE WIRELESS NETW, P329
   Goswami D, 2012, DES AUT TEST EUROPE, P1227
   Han S, 2011, IEEE REAL TIME, P3, DOI 10.1109/RTAS.2011.9
   Hinrichs C, 2017, INT J BIO-INSPIR COM, V10, P69, DOI 10.1504/IJBIC.2017.085895
   Kim DS, 2003, CONTROL ENG PRACT, V11, P1301, DOI 10.1016/S0967-0661(02)00238-1
   Kim KD, 2010, LECT NOTES CONTR INF, V406, P1
   Lee EA, 2008, ISORC 2008: 11TH IEEE SYMPOSIUM ON OBJECT/COMPONENT/SERVICE-ORIENTED REAL-TIME DISTRIBUTED COMPUTING - PROCEEDINGS, P363, DOI 10.1109/ISORC.2008.25
   Lee Jay, 2015, Manufacturing Letters, V3, P18, DOI 10.1016/j.mfglet.2014.12.001
   Lemmon Michael, 2011, ACM INT C HYBR SYST, P398
   Li F, 2016, J SYST ARCHITECT, V63, P70, DOI 10.1016/j.sysarc.2016.01.009
   Lian FL, 2002, IEEE T CONTR SYST T, V10, P297, DOI 10.1109/87.987076
   Liang W, 2011, WIREL COMMUN MOB COM, V11, P1197, DOI 10.1002/wcm.976
   Liu XG, 2004, IEEE DECIS CONTR P, P4180, DOI 10.1109/CDC.2004.1429408
   Lu CY, 2016, P IEEE, V104, P1013, DOI 10.1109/JPROC.2015.2497161
   Ma LH, 2008, SENSORS-BASEL, V8, P5501, DOI 10.3390/s8095501
   Marti P., 2001, 2001 European Control Conference (ECC), P2227
   Pajic M, 2012, IPSN'12: PROCEEDINGS OF THE 11TH INTERNATIONAL CONFERENCE ON INFORMATION PROCESSING IN SENSOR NETWORKS, P25, DOI 10.1109/IPSN.2012.6920940
   Peng C, 2006, WCICA 2006: SIXTH WORLD CONGRESS ON INTELLIGENT CONTROL AND AUTOMATION, VOLS 1-12, CONFERENCE PROCEEDINGS, P4547
   Peters EGW, 2015, IEEE DECIS CONTR P, P2459, DOI 10.1109/CDC.2015.7402577
   Ploplys NJ, 2004, IEEE CONTR SYST MAG, V24, P58, DOI 10.1109/MCS.2004.1299533
   Roy D, 2016, IEEE REAL TIME
   Saifullah A, 2015, REAL TIM SYST SYMP P, P165, DOI 10.1109/RTSS.2015.23
   Saifullah A, 2012, IEEE REAL TIME, P231, DOI 10.1109/RTAS.2012.21
   Saifullah A, 2010, REAL TIM SYST SYMP P, P150, DOI 10.1109/RTSS.2010.41
   Sinopoli B, 2003, 42ND IEEE CONFERENCE ON DECISION AND CONTROL, VOLS 1-6, PROCEEDINGS, P701
   Song JP, 2008, PROCEEDINGS OF THE 14TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, P377, DOI 10.1109/RTAS.2008.15
   Soudbakhsh D., 2013, P ACM IEEE INT C CYB
   Sun BL, 2016, J SYST ARCHITECT, V63, P48, DOI 10.1016/j.sysarc.2016.01.007
   Tabuada P, 2010, IEEE T AUTOMAT CONTR, V52, P1680
   Tabuada P, 2007, IEEE T AUTOMAT CONTR, V52, P1680, DOI 10.1109/TAC.2007.904277
   Wang GG, 2018, INT J BIO-INSPIR COM, V12, P1, DOI 10.1504/IJBIC.2015.10004283
   Wollschlaeger M, 2017, IEEE IND ELECTRON M, V11, P17, DOI 10.1109/MIE.2017.2649104
   Wu C., 2015, MAXIMIZING NETWORK L
   Wu CJ, 2014, 2014 IEEE 22ND INTERNATIONAL SYMPOSIUM OF QUALITY OF SERVICE (IWQOS), P31, DOI 10.1109/IWQoS.2014.6914298
   Xie Y., 2017, J SYST ARCHITECT, P81
   Yang F, 2009, J FRANKLIN I, V346, P626, DOI 10.1016/j.jfranklin.2009.03.002
   Zhang L, 2006, AUTOMATICA, V42, P953, DOI 10.1016/j.automatica.2006.01.022
   Zhao Jindong, 2009, 2009 International Conference on Information and Automation (ICIA), P106, DOI 10.1109/ICINFA.2009.5204902
   Zhao YB, 2008, IET CONTROL THEORY A, V2, P7, DOI 10.1049/iet-cta:20070005
NR 54
TC 4
Z9 4
U1 0
U2 5
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2019
VL 97
BP 168
EP 184
DI 10.1016/j.sysarc.2019.02.011
PG 17
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA IL0BR
UT WOS:000476961500015
DA 2024-07-18
ER

PT J
AU Mentzer, N
   Mahr, J
   Payá-Vayá, G
   Blume, H
AF Mentzer, Nico
   Mahr, Jannik
   Paya-Vaya, Guillermo
   Blume, Holger
TI Online stereo camera calibration for automotive vision based on
   HW-accelerated A-KAZE-feature extraction
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Advanced driver assistance systems; Feature matching; A-KAZE; ASIP;
   Tensilica vision P5
AB Nowadays ongoing integration of camera based advanced driver assistance systems (ADAS) in vehicles demands increasingly complex digital image processing in order to interpret the surrounding situations. To ensure a timely reaction for obstacles lying ahead, far reaching depth information of the observed scene is necessary. Using stereo camera systems, this is achievable by enlarging the camera base line. With rapid driving, the exact alignment of the stereo images is no longer ensured due to vibrations of the vehicle. Based on detection, extraction and matching of Accelerated-KAZE image features (A-KAZE), the geometric distortions are compensable by estimating the external camera parameters for image rectification. The indispensable frame rate for applications in vehicles and the limited power budget in combination with the SW-flexibility demanded for future ADAS applications requires the usage of optimized hardware architectures. Thus, an online camera calibration based on an HW-accelerated A-KAZE extraction is introduced in this work. The suitability of A-KAZE features for an online camera calibration is proven. Furthermore, the Tensilica Vision P5-processor is evaluated regarding its suitability for real-time A-KAZE feature extraction. This processor provides a comprehensive instruction-set extension for high-performance digital image processing. While preserving the initial A-KAZE accuracy, a feature descriptor length reduction of factor x 3.8 is attained compared to the initial descriptor size and an estimated frame rate of 20 fps is achieved for A-KAZE feature extraction on the Tensilica Vision P5-processor.
C1 [Mentzer, Nico; Mahr, Jannik; Paya-Vaya, Guillermo; Blume, Holger] Leibniz Univ Hannover, Inst Microelect Syst, Appelstr 4, D-30167 Hannover, Germany.
C3 Leibniz University Hannover
RP Payá-Vayá, G (corresponding author), Leibniz Univ Hannover, Inst Microelect Syst, Appelstr 4, D-30167 Hannover, Germany.
EM guipava@ims.uni-hannover.de
RI Blume, Holger/AAP-9409-2021
OI Blume, Holger/0000-0002-0640-6875
FU European Commission under the ECSEL Joint Undertaking in the scope of
   the DESERVE project
FX This work was partially supported by the European Commission under the
   ECSEL Joint Undertaking in the scope of the DESERVE project [24].
CR 2025AD, 2015, DRIV DRIV LEV AUT
   Alahi A, 2012, PROC CVPR IEEE, P510, DOI 10.1109/CVPR.2012.6247715
   Alcantarilla PF, 2013, PROCEEDINGS OF THE BRITISH MACHINE VISION CONFERENCE 2013, DOI 10.5244/C.27.13
   Alcantarilla PF, 2012, LECT NOTES COMPUT SC, V7577, P214, DOI 10.1007/978-3-642-33783-3_16
   Avola D., 2017, 2017 14th IEEE International Conference on Advanced Video and Signal Based Surveillance (AVSS), P1
   Banz C., 2011, P IEEE INT C APPL SP, DOI [10.1109/ASAP.2011.6043265, DOI 10.1109/ASAP.2011.6043265]
   Bay H, 2006, LECT NOTES COMPUT SC, V3951, P404, DOI 10.1007/11744023_32
   Beucher N, 2009, J SIGNAL PROCESS SYS, V56, P155, DOI 10.1007/s11265-008-0230-6
   Bradski G, 2000, DR DOBBS J, V25, P120
   Cadence Tensilica, 2016, TECHNICAL REPORT
   Cadence Tensilica, 2015, TECHNICAL REPORT
   Calonder M, 2010, PROC CVPR IEEE, P3011, DOI 10.1109/CVPR.2010.5540050
   Demchev D, 2017, INT GEOSCI REMOTE SE, P330, DOI 10.1109/IGARSS.2017.8126963
   Demchev D, 2017, IEEE T GEOSCI REMOTE, V55, P5174, DOI 10.1109/TGRS.2017.2703084
   DESERVE, 2012, DEVELOPMENT PLATF SA
   Farooq J., 2016, P INT C COMP EL EL E, DOI [10.1109/ICECUBE.2016.7495245, DOI 10.1109/ICECUBE.2016.7495245]
   Fontaine S., 2008, P IEEE INT C COMP DE, DOI [10.1109/ICCD.2008.4751870, DOI 10.1109/ICCD.2008.4751870]
   Geiger A, 2013, INT J ROBOT RES, V32, P1231, DOI 10.1177/0278364913491297
   Geng Z., 2015, P IEEE INT C PROGR I, DOI [10.1109/PIC.2015.7489815, DOI 10.1109/PIC.2015.7489815]
   Grewenig S., 2010, P 32 DAGM C PATT REC, DOI [10.1007/978-3-642-15986-2_54, DOI 10.1007/978-3-642-15986-2_54]
   Hartley R., 2004, MULTIPLE VIEW GEOMET, DOI [10.1017/CBO9780511811685, DOI 10.1017/CBO9780511811685]
   Heinly J, 2012, LECT NOTES COMPUT SC, V7573, P759, DOI 10.1007/978-3-642-33709-3_54
   Hoferlin B., 2009, Intelligent Vehicles Symposium, 2009 IEEE, P324, DOI [DOI 10.1109/IVS.2009.5164298, 10.1109/IVS.2009.5164298]
   Itseez, 2016, TECHNICAL REPORT
   Jiang GL, 2015, DES AUT CON, DOI 10.1145/2744769.2744772
   Jiang GL, 2015, SENSORS-BASEL, V15, P22509, DOI 10.3390/s150922509
   Kalms L., 2017, P INT S HIGHL EFF AC
   Lehiani Y., 2015, P IEEE INT C SIGN IM, DOI [10.1109/ICSIPA.2015.7412163, DOI 10.1109/ICSIPA.2015.7412163]
   Leutenegger S, 2011, IEEE I CONF COMP VIS, P2548, DOI 10.1109/ICCV.2011.6126542
   Li MY, 2013, INT J ROBOT RES, V32, P690, DOI 10.1177/0278364913481251
   Lindeberg T., 1994, SCALE SPACE THEORY C
   Liu MH, 2016, 2016 INTERNATIONAL CONFERENCE ON ARCHITECTURE AND CIVIL ENGINEERING (ICACE 2016), P354
   Lowe D. G., 1999, Proceedings of the Seventh IEEE International Conference on Computer Vision, P1150, DOI 10.1109/ICCV.1999.790410
   Lowe DG, 2004, INT J COMPUT VISION, V60, P91, DOI 10.1023/B:VISI.0000029664.99615.94
   McKinsey&Company, 2015, 10 WAYS AUTONOMOUS D
   Mentzer N., 2014, P INT C EMB COMP SYS, DOI [10.1109/SAMOS.2014.6893230, DOI 10.1109/SAMOS.2014.6893230]
   Mentzer N., 2016, DESERVE APPROACH, DOI [10.13052/rp-9788793519138, DOI 10.13052/RP-9788793519138]
   Mikolajczyk K, 2005, IEEE T PATTERN ANAL, V27, P1615, DOI 10.1109/TPAMI.2005.188
   Mikolajczyk K., 2009, FEATURE DETECTORS DE
   Moreels P, 2007, INT J COMPUT VISION, V73, P263, DOI 10.1007/s11263-006-9967-1
   Mur-Artal R, 2015, IEEE T ROBOT, V31, P1147, DOI 10.1109/TRO.2015.2463671
   OTSU N, 1979, IEEE T SYST MAN CYB, V9, P62, DOI 10.1109/TSMC.1979.4310076
   Paul S, 2016, IEEE GEOSCI REMOTE S, V13, P1300, DOI 10.1109/LGRS.2016.2582528
   PERONA P, 1990, IEEE T PATTERN ANAL, V12, P629, DOI 10.1109/34.56205
   Prasad K. L., 2015, P INT C COMP INT COM, DOI [10.1109/ICCIC.2015.7435721, DOI 10.1109/ICCIC.2015.7435721]
   Rabe C., 2007, P IEEE INT VEH S IVS, DOI [10.1109/IVS.2007.4290147, DOI 10.1109/IVS.2007.4290147]
   Ramkumar B., 2017, COMPUT RES REPOS
   Rosten E, 2010, IEEE T PATTERN ANAL, V32, P105, DOI 10.1109/TPAMI.2008.275
   Rublee E, 2011, IEEE I CONF COMP VIS, P2564, DOI 10.1109/ICCV.2011.6126544
   Scharstein D., 2017, MIDDLEBURY STEREO EV
   Sengupta A., 2015, P 3 INT C MIN INT KN, DOI [10.1007/978-3-319-26832-3_4, DOI 10.1007/978-3-319-26832-3_4]
   Shi JF, 2017, 2017 3RD INTERNATIONAL CONFERENCE ON CONTROL, AUTOMATION AND ROBOTICS (ICCAR), P225, DOI 10.1109/ICCAR.2017.7942692
   Shin YS, 2015, OCEANS-IEEE
   SMITH RC, 1986, INT J ROBOT RES, V5, P56, DOI 10.1177/027836498600500404
   Thanh TM, 2013, IEEE INT CON MULTI
   Thanh TM, 2015, 2015 SEVENTH INTERNATIONAL CONFERENCE ON KNOWLEDGE AND SYSTEMS ENGINEERING (KSE), P262, DOI 10.1109/KSE.2015.67
   Tola E, 2010, IEEE T PATTERN ANAL, V32, P815, DOI 10.1109/TPAMI.2009.77
   Weickert J, 2016, INT J COMPUT VISION, V118, P275, DOI 10.1007/s11263-015-0874-1
   Wilson A. C. R., 2014, ADV DRIVER ASSISTANC
   Winner H., 2015, HDB FAHRERASSISTENZS, V3rd, DOI [10.1007/978-3-658-05734-3, DOI 10.1007/978-3-658-05734-3]
   Yang X., 2012, P IEEE INT S MIX AUG, DOI [10.1109/ISMAR.2012.6402537, DOI 10.1109/ISMAR.2012.6402537]
NR 61
TC 5
Z9 5
U1 1
U2 26
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2019
VL 97
BP 335
EP 348
DI 10.1016/j.sysarc.2018.11.003
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA IL0BR
UT WOS:000476961500027
DA 2024-07-18
ER

PT J
AU Zhang, QY
   Wan, SH
   Wang, B
   Gao, DWZ
   Ma, HR
AF Zhang, Qiuyan
   Wan, Shaohua
   Wang, Bo
   Gao, David Wenzhong
   Ma, Hengrui
TI Anomaly detection based on random matrix theory for industrial power
   systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Abnormal power consumption; Big data; Random matrix theory; State
   identification
ID NETWORK
AB The identification of abnormal power consumption state is an important but difficult issue in power consumption. The State Grid Corporation of China's electric energy data acquisition system is only capable of acquiring power consumption big data collected by smart energy meter terminals. In view of this fact, this study presents a method for identifying abnormal power consumption state. First, the spectral distribution of eigenvalues of the covariance matrix of the high-dimensional random matrix of massive volumes of power consumption data is analyzed based on high-dimensional random matrix theory. Then, a power consumption big data-based abnormal power consumption state identification method is proposed based on the statistical properties of random matrices. Finally, simulations are performed based on actual power consumption data from Guizhou Province, China. The simulation results show that the proposed method can not only satisfy urgent requirements of power grids for visualization, timeliness, reliability and security but also provide a new approach for data-driven smart visual monitoring of power consumption.
C1 [Zhang, Qiuyan] Guizhou Power Grid Co, Elect Power Res Inst, Guiyang, Guizhou, Peoples R China.
   [Wan, Shaohua] Zhongnan Univ Econ & Law, Sch Informat & Safety Engn, Wuhan, Hubei, Peoples R China.
   [Wang, Bo; Gao, David Wenzhong] Wuhan Univ, Sch Elect Engn, Wuhan, Hubei, Peoples R China.
   [Gao, David Wenzhong] Univ Denver, Dept Elect & Comp Engn, Denver, CO USA.
   [Ma, Hengrui] Qinghai Univ, Tus Inst Renewable Energy, Xining, Qinghai, Peoples R China.
C3 China Southern Power Grid; Zhongnan University of Economics & Law; Wuhan
   University; University of Denver; Qinghai University
RP Wan, SH (corresponding author), Zhongnan Univ Econ & Law, Sch Informat & Safety Engn, Wuhan, Hubei, Peoples R China.
EM shaohua.wan@ieee.org
RI Wan, Shaohua/B-9243-2014; zhang, qiu/GXG-5600-2022
OI Wan, Shaohua/0000-0001-7013-9081; Gao, David
   Wenzhong/0000-0002-4034-2932
CR Ahmad  A., 2019, J SYSTEMS ARCHITECTU
   Akdeniz MR, 2014, IEEE J SEL AREA COMM, V32, P1164, DOI 10.1109/JSAC.2014.2328154
   Emmanuel M, 2016, J NETW COMPUT APPL, V74, P133, DOI 10.1016/j.jnca.2016.08.012
   Fan C, 2014, APPL ENERG, V127, P1, DOI 10.1016/j.apenergy.2014.04.016
   He X, 2017, IEEE T SMART GRID, V8, P674, DOI 10.1109/TSG.2015.2445828
   Ibrahim H, 2008, RENEW SUST ENERG REV, V12, P1221, DOI 10.1016/j.rser.2007.01.023
   Jablkowski B, 2017, J SYST ARCHITECT, V73, P17, DOI 10.1016/j.sysarc.2016.11.001
   [刘威 Liu Wei], 2016, [中国电机工程学报, Proceedings of the Chinese Society of Electrical Engineering], V36, P4854
   Liu X, 2014, IEEE T SMART GRID, V5, P1665, DOI 10.1109/TSG.2013.2291661
   [栾文鹏 Luan Wenpeng], 2015, [中国电机工程学报, Proceedings of the Chinese Society of Electrical Engineering], V35, P29
   Manderscheid M, 2018, J SYST ARCHITECT, V88, P23, DOI 10.1016/j.sysarc.2018.05.004
   Pan  L., 2005, POWER EQU, V6, P37
   Qi LY, 2018, IEEE ACCESS, V6, P46926, DOI 10.1109/ACCESS.2018.2866641
   Qi SM, 2016, WIRELESS COMMUNICATION AND SENSOR NETWORK, P685
   Sun BL, 2016, J SYST ARCHITECT, V63, P48, DOI 10.1016/j.sysarc.2016.01.007
   Wan SH, 2019, FUTURE GENER COMP SY, V91, P382, DOI 10.1016/j.future.2018.08.007
   Wang B, 2018, IEEE ACCESS, V6, P40400, DOI 10.1109/ACCESS.2018.2859346
   Wu GH, 2018, INFORM SCIENCES, V423, P172, DOI 10.1016/j.ins.2017.09.053
   Xie Y, 2017, J SYST ARCHITECT, V81, P101, DOI 10.1016/j.sysarc.2017.10.008
   Xu XY, 2017, IEEE T SMART GRID, V8, P1811, DOI 10.1109/TSG.2015.2508506
   [严英杰 Yan Yingjie], 2015, [中国电机工程学报, Proceedings of the Chinese Society of Electrical Engineering], V35, P52
   Zhang  T., 2016, CHINESE HIGH TECH EN, V30, P123
   Zhang YQ, 2016, CARDIOVASC DIABETOL, V15, DOI 10.1186/s12933-016-0377-6
   Zhao QL, 2014, IEEE EMBED SYST LETT, V6, P8, DOI 10.1109/LES.2013.2273352
   Zhou KL, 2017, UTIL POLICY, V44, P73, DOI 10.1016/j.jup.2017.01.004
   Zhou KL, 2016, RENEW SUST ENERG REV, V56, P215, DOI 10.1016/j.rser.2015.11.050
   2013, COMPUT SCI ENG, V15, P38
NR 27
TC 18
Z9 21
U1 0
U2 30
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAY
PY 2019
VL 95
BP 67
EP 74
DI 10.1016/j.sysarc.2019.01.008
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA HV5XT
UT WOS:000466059100007
DA 2024-07-18
ER

PT J
AU Zhang, M
   Zheng, NG
   Li, H
   Gu, ZH
AF Zhang, Ming
   Zheng, Nenggan
   Li, Hong
   Gu, Zonghua
TI A decomposition-based approach to optimization of TTP-based distributed
   embedded systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Distributed embedded systems; Time-Triggered Protocol; Optimization
ID TASK; ALLOCATION
AB Time-Triggered Protocol (TTP) is an industry-standard bus protocol widely-used in safety-critical avionics distributed embedded systems. Design space exploration for TTP-based distributed embedded system involves searching through a vast design space of all possible task-to-processor mappings and bus access configurations. In this paper, we consider the task model of periodic tasks on multiple processor nodes connected by the TTP bus communicating via asynchronous buffers based on non-blocking read/write semantics, and present two optimization frameworks based on Logic-Based Benders Decomposition (LBBD), by dividing the design problem into a master problem of optimizing task-to-processor mapping to minimize bus bandwidth utilization, and a sub-problem of optimizing the bus access configuration subject to deadline constraints on a set of end-to-end paths, and each problem is solved with a suitable optimization solver. Experimental results demonstrate the feasibility and scalability of the proposed techniques.
C1 [Zhang, Ming; Li, Hong; Gu, Zonghua] Zhejiang Univ, Coll Comp Sci, Hangzhou 310027, Zhejiang, Peoples R China.
   [Zheng, Nenggan] Zhejiang Univ, Qiushi Inst Adv Studies, Hangzhou 310027, Zhejiang, Peoples R China.
C3 Zhejiang University; Zhejiang University
RP Zheng, NG (corresponding author), Zhejiang Univ, Qiushi Inst Adv Studies, Hangzhou 310027, Zhejiang, Peoples R China.
EM zng@cs.zju.edu.cn
RI Gu, Zonghua/IWD-6576-2023
OI Gu, Zonghua/0000-0003-4228-2774
FU NSFC [61672454]
FX This work was partially supported by NSFC Grant no. 61672454.
CR Davare A, 2007, DES AUT CON, P278, DOI 10.1109/DAC.2007.375172
   De Andrade R, 2018, IEEE ACCESS, V6, P21287, DOI 10.1109/ACCESS.2018.2826522
   Gu ZH, 2007, DES AUT CON, P294, DOI 10.1109/DAC.2007.375175
   Gu ZH, 2016, IEEE T PARALL DISTR, V27, P3044, DOI 10.1109/TPDS.2016.2520949
   He XQ, 2010, COMPUT J, V53, P1071, DOI 10.1093/comjnl/bxp084
   Hladik PE, 2008, J SYST SOFTWARE, V81, P132, DOI 10.1016/j.jss.2007.02.032
   Hooker JN, 2007, OPER RES, V55, P588, DOI 10.1287/opre.1060.0371
   Kang M, 2013, IEEE T IND ELECTRON, V60, P4001, DOI 10.1109/TIE.2012.2208433
   Kumar PRS, 2015, PROCEDIA COMPUT SCI, V46, P1357, DOI 10.1016/j.procs.2015.02.052
   Makowitz R., 2006, IEEE INT WORKSH FACT, P207
   Park I, 2011, IEEE T IND ELECTRON, V58, P1449, DOI 10.1109/TIE.2010.2049713
   Pop P, 2004, REAL-TIME SYST, V26, P297, DOI 10.1023/B:TIME.0000018246.09796.a3
   Prisaznuk P. J., 2008, P 27 IEEE AIAA DIG A
   Satish N, 2007, DES AUT TEST EUROPE, P57
   [谢勇 Xie Yong], 2010, [计算机工程与科学, Computer Engineering and Science], V32, P140
   Zeng HB, 2011, IEEE T IND INFORM, V7, P1, DOI 10.1109/TII.2010.2089465
   Zhao QL, 2018, J SYST ARCHITECT, V83, P57, DOI 10.1016/j.sysarc.2017.03.007
   Zhao QL, 2017, J SYST ARCHITECT, V72, P61, DOI 10.1016/j.sysarc.2016.08.003
NR 18
TC 15
Z9 15
U1 2
U2 6
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2018
VL 91
BP 53
EP 61
DI 10.1016/j.sysarc.2018.07.006
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA HD5RK
UT WOS:000452587400004
DA 2024-07-18
ER

PT J
AU Klös, V
   Göthel, T
   Glesner, S
AF Kloes, Verena
   Goethel, Thomas
   Glesner, Sabine
TI Comprehensible and dependable self-learning self-adaptive systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Self-Adaptivity; Self-learning of adaptation rules; MAPE-K feedback
   loop; Comprehensible adaptation logics; Run-time models; Verification
ID ADAPTATION
AB Self-adaptivity enables flexible solutions in dynamically changing environments. However, due to the increasing complexity, uncertainty, and topology changes in cyber-physical systems (CPS), static adaptation mechanisms are insufficient as they do not always achieve appropriate effects. Furthermore, CPS are used in safety-critical domains, which requires them and their autonomous adaptations to be dependable. To overcome these problems, we extend the MAPE-K feedback loop architecture by imposing a structure and requirements on the knowledge base and by Introducing a meta-adaptation layer. This enables us to continuously evaluate the accuracy of previous adaptations, learn new adaptation rules based on executable run-time models, and verify the correctness of the adaptation logic in the current system context. We demonstrate the effectiveness of our approach using a temperature control system. With our framework, we enable the design of comprehensible and dependable dynamically evolving adaptation logics.
C1 [Kloes, Verena; Goethel, Thomas; Glesner, Sabine] Tech Univ Berlin, Ernst Reuter Pl 7, D-10587 Berlin, Germany.
C3 Technical University of Berlin
RP Klös, V (corresponding author), Tech Univ Berlin, Ernst Reuter Pl 7, D-10587 Berlin, Germany.
EM verena.kloes@tu-berlin.de
FU German Research Foundation (VATES project) [20128325]
FX This work was partly supported by the German Research Foundation (VATES
   project, project number: 20128325).
CR Adler R, 2007, LECT NOTES COMPUT SC, V4789, P76
   [Anonymous], ARCH BLUEPR AUT COMP
   ARCAINI P, 2015, SOFTW ENG AD SELF MA, P13, DOI DOI 10.1109/SEAMS.2015.10
   ASSmann Uwe, 2014, Models@run.time. Foundations, Applications, and Roadmaps. LNCS: 8378, P1
   Behrmann G, 2004, LECT NOTES COMPUT SC, V3185, P200
   Bengtsson J, 2004, LECT NOTES COMPUT SC, V3098, P87, DOI 10.1007/978-3-540-27755-2_3
   Bennaceur Amel, 2014, Models@run.time. Foundations, Applications, and Roadmaps. LNCS: 8378, P19
   Camara J, 2016, SCI COMPUT PROGRAM, V127, P50, DOI 10.1016/j.scico.2015.12.006
   Cheng SW, 2012, J SYST SOFTWARE, V85, P2860, DOI 10.1016/j.jss.2012.02.060
   Coker Z, 2015, 2015 IEEE/ACM 10TH INTERNATIONAL SYMPOSIUM ON SOFTWARE ENGINEERING FOR ADAPTIVE AND SELF-MANAGING SYSTEMS, P168, DOI 10.1109/SEAMS.2015.16
   David A, 2015, INT J SOFTW TOOLS TE, V17, P397, DOI 10.1007/s10009-014-0361-y
   de la Iglesia DG, 2015, ACM T AUTON ADAP SYS, V10, DOI 10.1145/2724719
   Esfahani N, 2013, IEEE T SOFTWARE ENG, V39, P1467, DOI 10.1109/TSE.2013.37
   Garlan D, 2004, COMPUTER, V37, P46, DOI 10.1109/MC.2004.175
   Gothel T., 2015, EAL ENDORS T SELF AD, V15
   Herber P., 2008, P 6 IEEE ACM IFIP IN, P131, DOI DOI 10.1145/1450135.1450166
   Herber P., 2015, INT C EMB SOFTW SYST
   IEEE Standards Association, 2011, IEEE Std. 1666-2011
   Iftikhar MU, 2014, 9TH INTERNATIONAL SYMPOSIUM ON SOFTWARE ENGINEERING FOR ADAPTIVE AND SELF-MANAGING SYSTEMS (SEAMS 2014), P125, DOI 10.1145/2593929.2593944
   KIM D, 2009, SOFTW ENG AD SELF MA, P76
   Klos V, 2017, 2017 43RD EUROMICRO CONFERENCE ON SOFTWARE ENGINEERING AND ADVANCED APPLICATIONS (SEAA), P226, DOI 10.1109/SEAA.2017.66
   Klös V, 2016, 2016 IEEE 1ST INTERNATIONAL WORKSHOPS ON FOUNDATIONS AND APPLICATIONS OF SELF* SYSTEMS (FAS*W), P106, DOI 10.1109/FAS-W.2016.34
   KLOS V, 2015, 41 EUR C SOFTW ENG A, P472, DOI DOI 10.1109/SEAA.2015.48
   Luckey M, 2013, PROCEEDINGS OF THE 8TH INTERNATIONAL SYMPOSIUM ON SOFTWARE ENGINEERING FOR ADAPTIVE AND SELF-MANAGING SYSTEMS (SEAMS 2013), P143, DOI 10.1109/SEAMS.2013.6595501
   Rosa L, 2013, IEEE T SOFTWARE ENG, V39, P403, DOI 10.1109/TSE.2012.29
   Schneider Klaus., 2006, International Workshop on Self-Adaptation and Self-Managing Systems, P16
   Schneider S., 1999, Concurrent and Real Time Systems: The CSP Approach, V1st
   Sykes D, 2013, PROCEEDINGS OF THE 35TH INTERNATIONAL CONFERENCE ON SOFTWARE ENGINEERING (ICSE 2013), P63, DOI 10.1109/ICSE.2013.6606552
   Sykes Daniel., 2008, Proceedings of the 2008 international workshop on Software engineering for adaptive and self-managing systems, SEAMS '08, P1
   Tomforde S, 2011, AUTON SYST, P325, DOI 10.1007/978-3-0348-0130-0_21
NR 30
TC 14
Z9 16
U1 0
U2 11
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAY
PY 2018
VL 85-86
BP 28
EP 42
DI 10.1016/j.sysarc.2018.03.004
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA GG5VS
UT WOS:000432764400003
DA 2024-07-18
ER

PT J
AU Cardona, LA
   Ullah, A
   Sterpone, L
   Ferrer, C
AF Andres Cardona, Luis
   Ullah, Anees
   Sterpone, Luca
   Ferrer, Caries
TI A novel tool-flow for zero-overhead cross-domain error resilient
   partially reconfigurable X-TMR for SRAM-based FPGAs
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Dynamic partial reconfiguration; Fault detection; FPGA; MCU; X-TMR; CDE
ID DESIGN
AB Triple Modular Redundancy is a widely used fault-tolerance methodology for highly-reliable electronic systems mapped on SRAM-based FPGAs. However, the state-of-the-art TMR techniques are unable to effectively deal with cross-domain errors and increased scrubbing time due to, growing size of configuration memory. In order to deal with the aforementioned problems, this work proposes a TMR architecture that exploits the fracturable nature of Look Up Tables for simultaneously mapping of majority-voting and error detection at the granularity of TMR domains. An associated CAD flow is developed for partial reconfiguration of TMR domains incorporating. changes to the technology mapping, placement and bitstream generation phases. Our results demonstrate that we can achieve significant reduction in repairing times along with better resilience to cross-domain errors with zero hardware overhead compared to the existing TMR methodologies.
C1 [Andres Cardona, Luis; Ferrer, Caries] Univ Autonoma Barcelona, Dept Microelect & Elect Syst, E-08193 Barcelona, Spain.
   [Ullah, Anees] City Univ Sci & Informat Technol, Dept Elect Engn, 25000 Dalazak Rd, Peshawar, Pakistan.
   [Sterpone, Luca] Politecn Torino, Dept Control & Comp Engn, I-10129 Turin, Italy.
   [Ferrer, Caries] Inst Microelect Barcelona IMB CNM, Barcelona 08193, Spain.
C3 Autonomous University of Barcelona; Polytechnic University of Turin;
   Consejo Superior de Investigaciones Cientificas (CSIC); CSIC - Instituto
   de Microelectronica de Barcelona (IMB-CNM)
RP Cardona, LA (corresponding author), Univ Autonoma Barcelona, Dept Microelect & Elect Syst, E-08193 Barcelona, Spain.
EM luisandres.cardona@e-campus.uab.cat; anees.ullah@cusit.edu.pk;
   luca.sterpone@polito.it; carles.ferrer@uab.cat
RI Ullah, Anees/AAD-4159-2019; Sterpone, Luca/AAL-2464-2020
OI Ullah, Anees/0000-0002-4770-4967; Sterpone, Luca/0000-0002-3080-2560
CR [Anonymous], 2015, SOFT ERR MIT CONTR V
   [Anonymous], 2012, VIRT 5 FPGA CONF US
   Bolchini C, 2013, J ELECTRON TEST, V29, P779, DOI 10.1007/s10836-013-5418-4
   Bolchini C, 2011, IEEE T COMPUT, V60, P1744, DOI 10.1109/TC.2010.281
   Chapman k., 2009, XILINX XAPP864 SEU S
   Kastensmidt F., 2006, FR ELECTR T, V32, P180
   Kastensmidt FL, 2005, DES AUT TEST EUROPE, P1290, DOI 10.1109/DATE.2005.229
   Microchip, 2015, MICR MPLAB IDE
   Nazar GL, 2015, MICROELECTRON RELIAB, V55, P1109, DOI 10.1016/j.microrel.2015.04.003
   Nazar GL, 2015, IEEE T VLSI SYST, V23, P893, DOI 10.1109/TVLSI.2014.2330742
   Normand E, 1996, IEEE T NUCL SCI, V43, P2742, DOI 10.1109/23.556861
   Opencores, 2015, RISC5X PROC
   Pilotto C, 2008, SBCCI 2008: 21ST SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, P199
   Quinn H, 2005, IEEE T NUCL SCI, V52, P2455, DOI 10.1109/TNS.2005.860742
   Quinn H, 2007, IEEE T NUCL SCI, V54, P2037, DOI 10.1109/TNS.2007.910870
   Quinn H, 2015, IEEE T NUCL SCI, V62, P2547, DOI 10.1109/TNS.2015.2498313
   Quinn H, 2015, ACM T RECONFIG TECHN, V8, DOI 10.1145/2629556
   Siegle F, 2015, ACM COMPUT SURV, V47, DOI 10.1145/2671181
   Sterpone L, 2005, IEEE T NUCL SCI, V52, P1545, DOI 10.1109/TNS.2005.856543
   Sterpone L, 2008, IEEE T NUCL SCI, V55, P2019, DOI 10.1109/TNS.2008.2001858
   Straka M, 2013, MICROPROCESS MICROSY, V37, P155, DOI 10.1016/j.micpro.2012.09.006
   Tonfat J, 2015, IEEE T NUCL SCI, V62, P3080, DOI 10.1109/TNS.2015.2489601
   Ullah A, 2014, J ELECTRON TEST, V30, P425, DOI 10.1007/s10836-014-5463-7
   Xilinx, 2016, XIL TMRTOOL
   Xilinx, 2016, VIRT 5 FPGA DAT SHEE
   Xilinx, 2013, US XIL CHIPSCOPE PRO
NR 26
TC 2
Z9 2
U1 0
U2 6
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2017
VL 81
BP 112
EP 120
DI 10.1016/j.sysarc.2017.10.009
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FO6WL
UT WOS:000417009700012
DA 2024-07-18
ER

PT J
AU Menant, J
   Gautier, G
   Pressigout, M
   Morin, L
   Nezan, JF
AF Menant, Judicael
   Gautier, Guillaume
   Pressigout, Muriel
   Morin, Luce
   Nezan, Jean-Francois
TI An automatized method to parameterize embedded stereo matching
   algorithms
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT Conference on Design and Architectures for Signal and Image Processing
   (DASIP)
CY OCT 12-14, 2016
CL Rennes, FRANCE
SP Univ Rennes 1, Inst Natl Sci Appliquees Rennes, IETR
DE Embedded vision; DSP; Stereo matching
AB Many applications rely on 3D information as a depth map. Stereo Matching algorithms reconstruct a depth map from a pair of stereoscopic images. Stereo Matching algorithms are computationally intensive, that is why implementing efficient stereo matching algorithms on embedded systems is very challenging for real-time applications.
   Indeed, like many vision algorithms, stereo matching algorithms have to set a lot of parameters and thresholds to work efficiently. When optimizing a stereo-matching algorithm, or changing algorithms parts, all those parameters have to be set manually. Finding the most efficient solution for a stereo matching algorithm on a specific platform then becomes troublesome.
   This paper proposes an automatized method to find the optimal parameters of a dense stereo matching algorithm by learning from ground truth on a database in order to compare it with respect to any other alternative.
   Finally, for the C6678 platform, a map of the best compromise between quality and execution time is obtained, with execution times that are between 42 ms and 382 ms and output errors that are between 6% and 9.8%. (C) 2017 Elsevier B.V. All rights reserved.
C1 [Menant, Judicael; Gautier, Guillaume; Pressigout, Muriel; Morin, Luce; Nezan, Jean-Francois] INSA, UBL, IETR UMR 6164, Rennes, France.
C3 Universite de Rennes; Centre National de la Recherche Scientifique
   (CNRS); CNRS - Institute for Engineering & Systems Sciences (INSIS)
RP Pressigout, M (corresponding author), INSA, UBL, IETR UMR 6164, Rennes, France.
EM jmenant@insa-rennes.fr; ggautier@insa-rennes.fr;
   mpressig@insa-rennes.fr; lmorin@insa-rennes.fr; jnezan@insa-rennes.fr
CR Alliance E. V., WHAT IS EMBEDDED VIS
   Ernst I, 2008, LECT NOTES COMPUT SC, V5358, P228, DOI 10.1007/978-3-540-89639-5_22
   Hirschmüller H, 2009, IEEE T PATTERN ANAL, V31, P1582, DOI 10.1109/TPAMI.2008.221
   Khoshelham K, 2012, SENSORS-BASEL, V12, P1437, DOI 10.3390/s120201437
   Kytö M, 2011, PROC SPIE, V7864, DOI 10.1117/12.872015
   Mei X, 2011, PROC CVPR IEEE, P1257
   Menant J., 2014, DASIP 2014, DOI [10.1109/DASIP.2014.7115636, DOI 10.1109/DASIP.2014.7115636]
   Menant J., 2017, 3DIPM 2017
   Menant J., 2016, C DES ARCH SIGN IM P
   Mercat A, 2014, IEEE INT SYMP CIRC S, P1296, DOI 10.1109/ISCAS.2014.6865380
   Pelcat M., 2014, WELCOME TO PREESM
   Scharstein D, 2002, INT J COMPUT VISION, V47, P7, DOI 10.1023/A:1014573219977
   Zhang J., 2014, THESIS
   Zhang J., 2013, C DES ARCH SIGN IM P
NR 14
TC 4
Z9 5
U1 1
U2 11
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2017
VL 80
BP 92
EP 103
DI 10.1016/j.sysarc.2017.09.002
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA FL0EB
UT WOS:000413883100009
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Pham, NS
   Kim, Y
   Baek, KH
   Lee, CG
AF Ngoc-Son Pham
   Kim, Youngmin
   Baek, Kwang-Hyun
   Lee, Chan-Gun
TI Reduction of task migrations and preemptions in optimal real-time
   scheduling for multiprocessors by using dynamic T-L plane
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Real-time scheduling; Optimal scheduling; Dynamic T-L plane abstraction;
   Task preemption; Task migration
ID ALGORITHM
AB A new method for optimally scheduling tasks in multiprocessors is proposed in this paper: Dynamic Time and Local Remaining Execution Time Plane Abstraction (D-TLPA). Unlike the conventional T-L plane abstraction method where the positions of T-L planes are fixed according to the fluid schedule of tasks, in this algorithm, the T-L planes can move dynamically up and down in order to reduce unnecessary occurrences of events, resulting in a reduction in the number of task preemptions and migrations. A sub-procedure called T-L Planes Movement (TLPM) is presented to move T-L planes in a proper manner so that all tasks are schedulable. To further reduce task preemptions, tasks preferentially maintain their execution status through consecutive T-L planes with the Running Task Execute First (RTEF) algorithm. Simulations were run on various random task sets, and significant improvements in the number of task preemptions and migrations were seen with this algorithm compared to other state-of-the-art algorithms. The complexity bound is also presented to prove the feasibility of the proposed algorithm. (C) 2017 Elsevier B.V. All rights reserved.
C1 [Ngoc-Son Pham; Baek, Kwang-Hyun] Chung Ang Univ, Coll Engn, Sch Elect & Elect Engn, Seoul 156756, South Korea.
   [Kim, Youngmin; Lee, Chan-Gun] Chung Ang Univ, Coll Engn, Sch Comp Sci & Engn, Seoul 156756, South Korea.
C3 Chung Ang University; Chung Ang University
RP Lee, CG (corresponding author), Chung Ang Univ, Coll Engn, Sch Comp Sci & Engn, Seoul 156756, South Korea.
EM phamngocson1408@gmail.com; remnant1120@gmail.com; kbaek@cau.ac.kr;
   cglee@cau.ac.kr
RI Baek, Kwang-Hyun/D-7101-2013
OI Baek, Kwang-Hyun/0000-0002-0046-3211
FU National Research Foundation of Korea [NRF-2014R1A2A2A01005519,
   NRF-2017R1D1A1B03029552]; IT R&D program of MOTIE/KEIT [10054819]
FX This work was supported by the National Research Foundation of Korea
   (NRF-2014R1A2A2A01005519, NRF-2017R1D1A1B03029552) and the IT R&D
   program of MOTIE/KEIT. [10054819, Development of modular wearable
   platform technology for the disaster and industrial site].
CR Anderson JH, 2000, EUROMICRO, P35, DOI 10.1109/EMRTS.2000.853990
   Andersson B, 2006, 12TH IEEE INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS, PROCEEDINGS, P322, DOI 10.1109/RTCSA.2006.45
   Santos JA, 2013, REAL TIM SYST SYMP P, P170, DOI 10.1109/RTSS.2013.25
   Baruah S. K., 1995, Proceedings 9th International Parallel Processing Symposium (Cat. No.95TH8052), P280, DOI 10.1109/IPPS.1995.395946
   Baruah SK, 1996, ALGORITHMICA, V15, P600, DOI 10.1007/BF01940883
   Bletsas K, 2009, REAL TIM SYST SYMP P, P447, DOI 10.1109/RTSS.2009.16
   Brandenburg BB, 2016, PROCEEDINGS OF 2016 IEEE REAL-TIME SYSTEMS SYMPOSIUM (RTSS), P99, DOI [10.1109/RTSS.2016.019, 10.1109/RTSS.2016.38]
   Cho HJ, 2006, REAL TIM SYST SYMP P, P101, DOI 10.1109/RTSS.2006.10
   Davis RI, 2011, REAL-TIME SYST, V47, P1, DOI 10.1007/s11241-010-9106-5
   Easwaran A, 2009, REAL-TIME SYST, V43, P25, DOI 10.1007/s11241-009-9073-x
   Emberson P., 2010, P 1 INT WORKSH AN TO, P1
   Funaoka K, 2008, ECRTS 2008: PROCEEDINGS OF THE 20TH EUROMICRO CONFERENCE ON REAL-TIME SYSTEMS, P13, DOI 10.1109/ECRTS.2008.15
   Kato S, 2009, EUROMICRO, P249, DOI 10.1109/ECRTS.2009.22
   Levin G, 2010, EUROMICRO, P3, DOI 10.1109/ECRTS.2010.34
   López JM, 2000, EUROMICRO, P25, DOI 10.1109/EMRTS.2000.853989
   Massa E, 2014, EUROMICRO, P291, DOI 10.1109/ECRTS.2014.19
   Megel T, 2010, REAL TIM SYST SYMP P, P37, DOI 10.1109/RTSS.2010.22
   Nelissen Geoffrey, 2012, 2012 IEEE 18th International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA 2012), P134, DOI 10.1109/RTCSA.2012.47
   Nelissen G, 2014, REAL-TIME SYST, V50, P456, DOI 10.1007/s11241-014-9201-0
   Nelissen G, 2012, EUROMICRO, P13, DOI 10.1109/ECRTS.2012.36
   Nelissen G, 2011, IEEE INT CONF EMBED, P15, DOI 10.1109/RTCSA.2011.57
   Oh DI, 1998, REAL-TIME SYST, V15, P183, DOI 10.1023/A:1008098013753
   Regnier P., 2011, Proceedings of the 2011 IEEE 32nd Real-Time Systems Symposium (RTSS 2011), P104, DOI 10.1109/RTSS.2011.17
   Srinivasan A, 2006, J COMPUT SYST SCI, V72, P1094, DOI 10.1016/j.jcss.2006.03.001
   Srinivasan Anand., 2003, Proceedings of the 17th International Symposium on Parallel and Distributed Processing, IPDPS '03, P114
   Yang KC, 2015, IEEE INT CONF EMBED, P1, DOI 10.1109/RTCSA.2015.14
   Zhu D, 2003, RTSS 2003: 24TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P142, DOI 10.1109/REAL.2003.1253262
   Zhu DK, 2011, J PARALLEL DISTR COM, V71, P1411, DOI 10.1016/j.jpdc.2011.06.003
NR 28
TC 2
Z9 2
U1 0
U2 1
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2017
VL 79
BP 19
EP 30
DI 10.1016/j.sysarc.2017.07.003
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FH9MB
UT WOS:000411534800004
DA 2024-07-18
ER

PT J
AU Lele, A
   Moreira, O
   Cuijpers, PJL
   van Berkel, K
AF Lele, Alok
   Moreira, Orlando
   Cuijpers, Pieter J. L.
   van Berkel, Kees
TI Response modeling runtime schedulers for timing analysis of self-timed
   dataflow graphs
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Dataflow graph; Runtime scheduling; Timing analysis
AB Constituent tasks of modern day Embedded Streaming Applications (ESAs), such as engine control systems, multimedia and software defined radios often exhibit execution behaviors that do not conform to conventional task models. ESAs consist of iterative, pipelined sequences of tasks that are conditioned by intra- and inter-iteration dependencies, and often have strict throughput and latency requirements. We model ESAs as dataflow graphs, where actors represent computational units, and directed edges represent communication channels between actors. Due to practical constraints like cost-effectiveness, power consumption and chip-area, multiple ESAs are run on a shared (multi-processor) platform. Thus rigorous timing analysis is required to verify whether individual ESAs meet their respective timing requirements.
   We look at response modeling, a compositional timing analysis approach wherein the local worst-case influence of runtime scheduling is represented within the constructs provided in dataflow. These local representations (called response models) can be composed together to construct a global understanding of an ESA's worst-case execution which is then used to verify whether its real-time requirements are met. This paper proposes a generic response modeling technique for runtime scheduling of ESAs. We focus on preemptive Fixed Priority Scheduling (FPS) but also demonstrate that we can apply our technique to a wide range of runtime schedulers. In our experiments, we present academic and industrial case-studies that highlight the effectiveness of our approach in the timing analysis of ESAs with unconventional execution behavior. (C) 2016 Elsevier B.V. All rights reserved.
C1 [Lele, Alok; Cuijpers, Pieter J. L.; van Berkel, Kees] TU Eindhoven, Dept Math & Comp Sci, Eindhoven, Netherlands.
   [Moreira, Orlando] Intel BV, Eindhoven, Netherlands.
C3 Eindhoven University of Technology
RP Lele, A (corresponding author), TU Eindhoven, Dept Math & Comp Sci, Eindhoven, Netherlands.
EM a.lele@tue.nl
OI Cuijpers, Pieter/0000-0002-5487-4972
FU RVO (an agency of the Dutch Ministry of Economic Affairs), as part of
   the EU-REKA/ITEA2/MANY project [ITEA121002]
FX This work was supported in part by RVO (an agency of the Dutch Ministry
   of Economic Affairs), as part of the EU-REKA/ITEA2/MANY project under
   contract ITEA121002, and was executed in collaboration with Ericsson BV
   Eindhoven.
CR [Anonymous], 2014, 2014 DES AUT TEST EU
   [Anonymous], 2006, Application of Concurrency to System Design
   [Anonymous], 2013, P 16 INT WORKSHOP SO, DOI DOI 10.1145/2463596.2463603
   AUDSLEY N, 1993, SOFTWARE ENG J, V8, P284, DOI 10.1049/sej.1993.0034
   Baccelli F., 1992, SYNCHRONIZATION LINE
   Bamakhrama M., 2011, 2011 International Conference on Embedded Software (EMSOFT 2011), P195
   Bilsen G, 1996, IEEE T SIGNAL PROCES, V44, P397, DOI 10.1109/78.485935
   Bouakaz A., 2012, 2012 12th International Conference on Application of Concurrency to System Design (ACSD), P183, DOI 10.1109/ACSD.2012.16
   Davis RI, 2011, ACM COMPUT SURV, V43, DOI 10.1145/1978802.1978814
   Geilen M, 2009, DES AUT CON, P911
   Hausmans J., 2014, P 17 INT WORKSH SOFT, P108, DOI DOI 10.1145/2609248.2609262
   Henia R, 2005, IEE P-COMPUT DIG T, V152, P148, DOI 10.1049/ip-cdt:20045088
   Jonsson B., 2008, ACM INT C EMB SOFTW, P179, DOI [10.1145/1450058.1450083, DOI 10.1145/1450058.1450083]
   Kiasari AE, 2013, ACM COMPUT SURV, V45, DOI 10.1145/2480741.2480755
   Kumar A, 2010, IEEE T COMPUT AID D, V29, P538, DOI 10.1109/TCAD.2010.2042887
   LEE EA, 1987, P IEEE, V75, P1235, DOI 10.1109/PROC.1987.13876
   LEHOCZKY JP, 1990, PROCEEDINGS : 11TH REAL-TIME SYSTEMS SYMPOSIUM, P201, DOI 10.1109/REAL.1990.128748
   Lele Alok, 2014, 2014 14th International Conference on Application of Concurrency to System Design, P82, DOI 10.1109/ACSD.2014.17
   Lele A, 2014, IEEE SYM EMBED SYST, P50, DOI 10.1109/ESTIMedia.2014.6962345
   Lele A, 2012, EMSOFT '12: PROCEEDINGS OF THE TENTH AMC INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE 2012, P237
   Moreira O., 2014, SCHEDULING REAL TIME
   Moreira O., 2007, Proceedings of the 7th ACM/IEEE international conference on Embedded software, P57
   Salunkhe H, 2014, IEEE SYM EMBED SYST, P20, DOI 10.1109/ESTIMedia.2014.6962342
   SCHLIECKER S, 2009, P INT C HARDW SOFTW, P433, DOI DOI 10.1145/1629435.1629494
   Sriram S., 2000, Embedded Multiprocessors: Scheduling and Synchronization
   Thiele D, 2012, DES AUT TEST EUROPE, P635
   Thiele L, 2000, ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL IV, P101, DOI 10.1109/ISCAS.2000.858698
   Thiele L., 2009, EMSOFT 09, P127
   Wandeler E., 2006, International Journal on Software Tools for Technology Transfer, V8, P649, DOI 10.1007/s10009-006-0019-5
   Wiggers MaartenH., 2007, 10th Workshop on Software Compilers for Embedded Systems, P11
   Wiggers MaartenH., 2009, EMSOFT '09: Proceedings of the seventh ACM international conference on Embedded software, P177, DOI DOI 10.1145/1629335.1629359
   Wilmanns PS, 2014, 2014 17TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD), P623, DOI 10.1109/DSD.2014.69
NR 32
TC 3
Z9 3
U1 0
U2 2
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD APR
PY 2016
VL 65
BP 15
EP 29
DI 10.1016/j.sysarc.2016.02.003
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DM9RB
UT WOS:000376702300002
DA 2024-07-18
ER

PT J
AU Shi, J
   Lei, Y
   Zhou, Y
AF Shi, Jiao
   Lei, Yu
   Zhou, Ying
TI A narrow band interval type-2 fuzzy approach for image segmentation
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Image segmentation; Active contour model; Interval type-2 fuzzy sets;
   Rough sets
ID ACTIVE CONTOURS; C-MEANS; LOCAL INFORMATION; SETS; ROUGH; REDUCTION;
   SEQUENCES
AB Traditional fuzzy sets capture vagueness through precise numeric membership degrees. This poses a dilemma of excessive precision in describing uncertain phenomenon. Interval type-2 fuzzy sets have shown its effectiveness in handling uncertainties in comparison to the traditional fuzzy sets. In this paper, the interval type-2 fuzzy approach is introduced into the framework of active contour model, which effectively segment images with large uncertainties. However, the computational cost is largely increased by employing the interval type 2 fuzzy set. Therefore, we try to update the pixels within a narrow band region near the contour boundary for reducing the computational cost caused by employing the interval type-2 fuzzy set. Moreover, both spatial and gray constraints are taken into consideration when calculating the fuzzy membership value to retain more image details. Experimental results on synthetic and real images show that the proposed method is effective and efficient, and is relatively independent of initial conditions. (C) 2015 Elsevier B.V. All rights reserved.
C1 [Shi, Jiao; Lei, Yu; Zhou, Ying] Northwestern Polytech Univ, Sch Elect & Informat, Xian 710072, Shaanxi, Peoples R China.
C3 Northwestern Polytechnical University
RP Shi, J (corresponding author), Northwestern Polytech Univ, Sch Elect & Informat, Xian 710072, Shaanxi, Peoples R China.
EM jiaoshi@nwpu.edu.cn; js10133101@163.com; 1187379087@qq.com
CR Ben Salah M, 2010, IEEE T IMAGE PROCESS, V19, P220, DOI 10.1109/TIP.2009.2032940
   Cai WL, 2007, PATTERN RECOGN, V40, P825, DOI 10.1016/j.patcog.2006.07.011
   Cao CG, 2009, PATTERN RECOGN, V42, P607, DOI 10.1016/j.patcog.2008.08.018
   Chan TF, 2001, IEEE T IMAGE PROCESS, V10, P266, DOI 10.1109/83.902291
   Chen CL, 2014, IEEE T FUZZY SYST, V22, P840, DOI 10.1109/TFUZZ.2013.2277729
   Chen L, 2006, PATTERN RECOGN, V39, P1391, DOI 10.1016/j.patcog.2006.01.017
   Chen SC, 2004, IEEE T SYST MAN CY B, V34, P1907, DOI 10.1109/TSMCB.2004.831165
   Ding L, 2012, IEEE T IMAGE PROCESS, V21, P2119, DOI 10.1109/TIP.2011.2181398
   Gong MG, 2013, IEEE T IMAGE PROCESS, V22, P573, DOI 10.1109/TIP.2012.2219547
   Guo M, 2009, IEEE T FUZZY SYST, V17, P683, DOI 10.1109/TFUZZ.2008.928599
   Hagras HA, 2004, IEEE T FUZZY SYST, V12, P524, DOI 10.1109/TFUZZ.2004.832538
   Hwang C, 2007, IEEE T FUZZY SYST, V15, P107, DOI 10.1109/TFUZZ.2006.889763
   Jeon G, 2006, IEEE T CONSUM ELECTR, V52, P1348, DOI 10.1109/TCE.2006.273155
   Jeon G, 2009, IEEE T FUZZY SYST, V17, P1245, DOI 10.1109/TFUZZ.2009.2026638
   Jeon G, 2009, IEEE T CIRC SYST VID, V19, P842, DOI 10.1109/TCSVT.2009.2017309
   Jeon G, 2009, INFORM SCIENCES, V179, P2194, DOI 10.1016/j.ins.2009.01.044
   Jeon G, 2009, IMAGE VISION COMPUT, V27, P425, DOI 10.1016/j.imavis.2008.06.001
   Ji JC, 2012, KNOWL-BASED SYST, V30, P129, DOI 10.1016/j.knosys.2012.01.006
   KASS M, 1987, INT J COMPUT VISION, V1, P321, DOI 10.1007/BF00133570
   Krinidis S, 2010, IEEE T IMAGE PROCESS, V19, P1328, DOI 10.1109/TIP.2010.2040763
   Krinidis S, 2009, IEEE T IMAGE PROCESS, V18, P2747, DOI 10.1109/TIP.2009.2030468
   Li CM, 2010, IEEE T IMAGE PROCESS, V19, P3243, DOI 10.1109/TIP.2010.2069690
   Liu YG, 2012, IEEE T VIS COMPUT GR, V18, P202, DOI 10.1109/TVCG.2011.77
   Maji P, 2007, FUND INFORM, V80, P475
   Mendel J. M., 2017, Uncertain Rule-Based Fuzzy Systems: Introduction and NewDirections, V2nd
   Pedrycz W, 2009, INT J INTELL SYST, V24, P48, DOI 10.1002/int.20323
   Pereira CL, 2011, IEEE INT CONF FUZZY, P1621
   Shyu KK, 2012, NONLINEAR DYNAM, V67, P1559, DOI 10.1007/s11071-011-0088-1
   Nguyen TNA, 2012, IEEE T IMAGE PROCESS, V21, P3734, DOI 10.1109/TIP.2012.2191566
   Yi L, 2012, IEEE T GEOSCI REMOTE, V50, P4062, DOI 10.1109/TGRS.2012.2187789
   Yin XS, 2012, KNOWL-BASED SYST, V35, P304, DOI 10.1016/j.knosys.2012.05.016
   Zhang DQ, 2003, 2003 INTERNATIONAL CONFERENCE ON MACHINE LEARNING AND CYBERNETICS, VOLS 1-5, PROCEEDINGS, P2189, DOI 10.1109/ICMLC.2003.1259869
   Zhou J, 2011, PATTERN RECOGN, V44, P1738, DOI 10.1016/j.patcog.2011.01.014
NR 33
TC 4
Z9 4
U1 0
U2 9
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAR
PY 2016
VL 64
BP 86
EP 99
DI 10.1016/j.sysarc.2015.11.002
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DM9QZ
UT WOS:000376702100009
DA 2024-07-18
ER

PT J
AU Cózar, JR
   Marín-Jiménez, MJ
   González-Linares, JM
   Guil, N
   Gómez-Luna, J
AF Cozar, J. R.
   Marin-Jimenez, M. J.
   Gonzalez-Linares, J. M.
   Guil, N.
   Gomez-Luna, J.
TI Calculation of dense trajectory descriptors on a heterogeneous embedded
   architecture
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Heterogeneous embedded architecture; Medium grain parallelism; Power
   consumption; Computer vision; Human action recognition
AB Heterogeneous architectures have emerged as mainstream computing platforms due to their suitability to deliver high performance and energy efficiency. To fully realize this potential it is necessary to obtain a good mapping of the computation kernels to processing elements. The best mapping search can be very costly when complex applications presenting different levels of granularity must be evaluated in a heterogeneous computation platform. In this paper we propose a model that employs both the estimated computation time and power consumption of each application kernel to find the best computing configuration for the whole application. As a case study, our approach is applied to the implementation of an irregular algorithm on a heterogeneous embedded architecture, more precisely an algorithm used in computer vision applications like human action or gait recognition. We analyze two parallelization versions: a non-pipelined version and a pipelined one, and we use our approach to obtain the mapping with least energy consumption. Finally, we validate our model comparing the predicted results with the real values obtained for the two implementations of the algorithm. (C) 2015 Elsevier B.V. All rights reserved.
C1 [Cozar, J. R.; Gonzalez-Linares, J. M.; Guil, N.] Univ Malaga, Dept Comp Architecture, E-29071 Malaga, Spain.
   [Marin-Jimenez, M. J.] Univ Cordoba, Dept Comp & Numer Anal, IMIBIC, Cordoba, Spain.
   [Gomez-Luna, J.] Univ Cordoba, Dept Comp Architecture & Elect, Cordoba, Spain.
C3 Universidad de Malaga; Universidad de Cordoba; Universidad de Cordoba
RP González-Linares, JM (corresponding author), Univ Malaga, Dept Comp Architecture, E-29071 Malaga, Spain.
EM julian@uma.es; mjmarin@uco.es; jgl@uma.es; nguil@uma.es; el1goluj@uco.es
RI Marin-Jimenez, Manuel J./AAS-9152-2020; Guil, Nicolas/AAM-6160-2020;
   González-Linares, José María/V-8400-2018; Luna, Juan/IWE-2786-2023;
   Cozar, Julian Ramos/M-5615-2014
OI Marin-Jimenez, Manuel J./0000-0001-9294-6714; Guil,
   Nicolas/0000-0003-3431-6516; González-Linares, José
   María/0000-0002-0545-5958; Cozar, Julian Ramos/0000-0002-8993-1949;
   Gomez Luna, Juan/0000-0002-6514-1571
FU Ministry of Education of Spain [TIN2013-42253P]; Junta de Andalucia of
   Spain [TIC-1692]
FX This work has been partially supported by the Ministry of Education of
   Spain (TIN2013-42253P) and the Junta de Andalucia of Spain (TIC-1692).
   We thank NVIDIA for hardware donation to the University of Cordoba GPU
   Education Center.
CR [Anonymous], 2010, Thrust: A parallel template library
   [Anonymous], 2013, OpenMP Application Program Interface
   Castro FM, 2014, INT C PATT RECOG, P1692, DOI 10.1109/ICPR.2014.298
   Chi-Keung Luk, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P45
   Dalal N, 2005, PROC CVPR IEEE, P886, DOI 10.1109/cvpr.2005.177
   Dalal N, 2006, LECT NOTES COMPUT SC, V3952, P428, DOI 10.1007/11744047_33
   Farnebäck G, 2003, LECT NOTES COMPUT SC, V2749, P363, DOI 10.1007/3-540-45103-x_50
   Ghiasi S., 2005, 2 C COMPUTING, P199, DOI DOI 10.1145/1062261.1062295
   Heng Wang, 2011, 2011 IEEE Conference on Computer Vision and Pattern Recognition (CVPR), P3169, DOI 10.1109/CVPR.2011.5995407
   Jain M, 2013, PROC CVPR IEEE, P2555, DOI 10.1109/CVPR.2013.330
   Jiménez VJ, 2009, LECT NOTES COMPUT SC, V5409, P19
   Kumar R, 2005, COMPUTER, V38, P32, DOI 10.1109/MC.2005.379
   Laptev I., 2008, 26 IEEE C COMP VIS P
   Navarro A, 2014, J SUPERCOMPUT, V70, P756, DOI 10.1007/s11227-014-1200-3
   Totoni E, 2013, ACM T ARCHIT CODE OP, V10, DOI 10.1145/2555289.2555302
   Vilches A., 2015, IEEE T PARALL DISTR, V9219, P1
NR 16
TC 1
Z9 1
U1 0
U2 1
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2015
VL 61
IS 10
SI SI
BP 659
EP 667
DI 10.1016/j.sysarc.2015.09.003
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DA0NA
UT WOS:000367492700016
DA 2024-07-18
ER

PT J
AU Paul, J
   Oechslein, B
   Erhardt, C
   Schedel, J
   Kröhnert, M
   Lohmann, D
   Stechele, W
   Asfour, T
   Schröder-Preikschat, W
AF Paul, Johny
   Oechslein, Benjamin
   Erhardt, Christoph
   Schedel, Jens
   Kroehnert, Manfred
   Lohmann, Daniel
   Stechele, Walter
   Asfour, Tamim
   Schroeder-Preikschat, Wolfgang
TI Self-adaptive corner detection on MPSoC through resource-aware
   programming
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Corner detection; Resource-aware programming; Invasive Computing;
   Self-adaptive algorithms; Computer vision
ID DESCRIPTORS
AB Multiprocessor system-on-chip (MPSoC) designs offer a lot of computational power assembled in a compact design. In mobile robotic applications, they offer the chance to replace several dedicated computing boards by a single processor, which typically leads to a significant acceleration of the computer-vision algorithms employed. This enables robots to perform more complex tasks at lower power budgets, less cooling overhead and, ultimately, smaller physical dimensions.
   However, the presence of shared resources and dynamically varying load situations leads to low throughput and quality for corner detection; an algorithm very widely used in computer-vision. The contemporary operating systems from the domain have not been designed for the management of highly parallel but shared computing resources.
   In this paper, we evaluate resource-aware programming as a means to overcome these issues. Our work is based on Invasive Computing, a MPSoC hardware and operating-system design for resource-aware programming. We evaluate this system with real-world algorithms, like Harris and Shi-Tomasi corner detectors. Our results indicate that resource-aware programming can lead to significant improvements in the behavior of these detectors, with up to 22 percent improvement in throughput and up to 20 percent improvement in accuracy. (C) 2015 Elsevier B.V. All rights reserved.
C1 [Paul, Johny] Tech Univ Munich, Inst Integrated Syst LIS, D-80290 Munich, Germany.
   [Stechele, Walter] Tech Univ Munich, D-80290 Munich, Germany.
   [Oechslein, Benjamin; Erhardt, Christoph; Schedel, Jens; Lohmann, Daniel; Schroeder-Preikschat, Wolfgang] Univ Erlangen Nurnberg, Nurnberg, Germany.
   [Kroehnert, Manfred] Karlsruhe Inst Technol, D-76021 Karlsruhe, Germany.
   [Kroehnert, Manfred] Karlsruhe Inst Technol, High Performance Humanoid Technol Lab, D-76021 Karlsruhe, Germany.
   [Asfour, Tamim] Karlsruhe Inst Technol, Inst Anthropomat, D-76021 Karlsruhe, Germany.
C3 Technical University of Munich; Technical University of Munich;
   University of Erlangen Nuremberg; Helmholtz Association; Karlsruhe
   Institute of Technology; Helmholtz Association; Karlsruhe Institute of
   Technology; Helmholtz Association; Karlsruhe Institute of Technology
RP Paul, J (corresponding author), Tech Univ Munich, Inst Integrated Syst LIS, D-80290 Munich, Germany.
EM johny.paul@tum.de
OI Asfour, Tamim/0000-0003-4879-7680; Lohmann, Daniel/0000-0001-8224-4161
CR Alkaabi S, 2004, ELECTRON LETT, V40, P18, DOI 10.1049/el:20040023
   Asfour T, 2006, IEEE-RAS INT C HUMAN, P169, DOI 10.1109/ichr.2006.321380
   Bartolini D.B., 2013, P 50 ANN DES AUT C, P77
   Baumann A, 2009, SOSP'09: PROCEEDINGS OF THE TWENTY-SECOND ACM SIGOPS SYMPOSIUM ON OPERATING SYSTEMS PRINCIPLES, P29
   Bjerregaard T, 2006, ACM COMPUT SURV, V38, P1, DOI 10.1145/1132952.1132953
   Colmenares JuanA., 2013, Proceedings of the 50th Annual Design Automation Conference. DAC'13, DOI DOI 10.1145/2463209.2488827
   Ehsan S, 2009, PROCEEDINGS OF THE 2009 NASA/ESA CONFERENCE ON ADAPTIVE HARDWARE AND SYSTEMS, P75, DOI 10.1109/AHS.2009.6
   Gaisler J., GRLIB IP LIB USERS M
   Gauglitz S, 2011, INT J COMPUT VISION, V94, P335, DOI 10.1007/s11263-011-0431-5
   Harris C., 1988, P ALV VIS C, P5210
   Heisswolf J, 2013, COMPUT ELECTR ENG, V39, P2603, DOI 10.1016/j.compeleceng.2013.06.005
   Hoffmann Henry, 2011, MITCSAILTR2011016
   Jörg S, 2011, IEEE INT C INT ROBOT, P1055, DOI 10.1109/IROS.2011.6048544
   Kaneko Kenji, 2009, 2009 9th IEEE-RAS International Conference on Humanoid Robots (Humanoids 2009), P7, DOI 10.1109/ICHR.2009.5379537
   Klippenstein J, 2007, FOURTH CANADIAN CONFERENCE ON COMPUTER AND ROBOT VISION, PROCEEDINGS, P157, DOI 10.1109/CRV.2007.52
   Klues K., 2010, HotPar10
   Mirota DJ, 2011, ANNU REV BIOMED ENG, V13, P297, DOI 10.1146/annurev-bioeng-071910-124757
   Oechslein B., 2011, P INT WORKSH SYST FU
   Sakagami Y, 2002, 2002 IEEE/RSJ INTERNATIONAL CONFERENCE ON INTELLIGENT ROBOTS AND SYSTEMS, VOLS 1-3, PROCEEDINGS, P2478, DOI 10.1109/IRDS.2002.1041641
   Schmidt A, 2010, LECT NOTES COMPUT SC, V6375, P251, DOI 10.1007/978-3-642-15907-7_31
   SHI JB, 1994, 1994 IEEE COMPUTER SOCIETY CONFERENCE ON COMPUTER VISION AND PATTERN RECOGNITION, PROCEEDINGS, P593, DOI 10.1109/CVPR.1994.323794
   Synopsys, 2009, CHIPIT PLAT ED ASIC
   Teich J, 2011, MULTIPROCESSOR SYSTEM-ON-CHIP: HARDWARE DESIGN AND TOOL INTEGRATION, P241, DOI 10.1007/978-1-4419-6460-1_11
   Wu MQ, 2012, IEEE INT SYMP CIRC S, P1684
NR 24
TC 3
Z9 4
U1 0
U2 8
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2015
VL 61
IS 10
SI SI
BP 520
EP 530
DI 10.1016/j.sysarc.2015.07.011
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DA0NA
UT WOS:000367492700002
DA 2024-07-18
ER

PT J
AU Hung, CL
   Lin, CY
   Wang, HH
AF Hung, Che-Lun
   Lin, Chun-Yuan
   Wang, Hsiao-Hsi
TI An efficient parallel-network packet pattern-matching approach using
   GPUs
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Graphics processing units; Parallel processing; Pattern matching;
   Intrusion detection systems
ID COMPUTATION
AB In the past few years, the increase in interest usage has been substantial. The high network bandwidth speed and the large amount of threats pose challenges to current network intrusion detection systems, which manage high amounts of network traffic and perform complicated packet processing. Pattern matching is a computationally intensive process included in network intrusion detection systems. In this paper, we present an efficient graphics processing unit (GPU)-based network packet pattern-matching algorithm by leveraging the computational power of GPUs to accelerate pattern-matching operations and subsequently increase the overall processing throughput. According to the experimental results, the proposed algorithm achieved a maximal traffic processing throughput of over 2 Gbit/s. The results demonstrate that the proposed GPU-based algorithm can effectively enhance the performance of network intrusion detection systems. (C) 2014 Elsevier B.V. All rights reserved.
C1 [Hung, Che-Lun] Providence Univ, Dept Comp Sci & Commun Engn, Taichung, Taiwan.
   [Lin, Chun-Yuan] Chang Gung Univ, Dept Comp Sci & Informat Engn, Taoyuan, Taiwan.
   [Wang, Hsiao-Hsi] Providence Univ, Dept Comp Sci & Informat Management, Taichung, Taiwan.
C3 Providence University - Taiwan; Chang Gung University; Providence
   University - Taiwan
RP Lin, CY (corresponding author), Chang Gung Univ, Dept Comp Sci & Informat Engn, Taoyuan, Taiwan.
EM clhung@pu.edu.tw; cyulin@mail.cgu.edu.tw; hhwang@pu.edu.tw
FU National Science Council [NSC-99-2632-E-126-001-MY3,
   NSC-102-2221-E-126-004]
FX This research was partially supported by the National Science Council
   under the Grants NSC-99-2632-E-126-001-MY3 and NSC-102-2221-E-126-004.
CR AHO AV, 1975, COMMUN ACM, V18, P333, DOI 10.1145/360825.360855
   [Anonymous], CUD C BEST PRACT GUI
   [Anonymous], 1994, FAST ALGORITHM MULTI
   Antonatos S., 2004, Software Engineering Notes, V29, P207, DOI 10.1145/974043.974078
   Attig M, 2005, ANN IEEE SYM FIELD P, P225
   Baker Z., 2004, P 2004 ACMSIGDA 12 I, P223
   Bos H., 2005, RECENT ADV INTRUSION
   BOYER RS, 1977, COMMUN ACM, V20, P762, DOI 10.1145/359842.359859
   Cabrera JBD, 2004, IEEE DECIS CONTR P, P75, DOI 10.1109/CDC.2004.1428609
   Coit CJ, 2001, DISCEX'01: DARPA INFORMATION SURVIVABILITY CONFERENCE & EXPOSITION II, VOL I, PROCEEDINGS, P367, DOI 10.1109/DISCEX.2001.932231
   Commentz-Walter B., 1979, Automata, Languages and Programming, P118
   Cook DL, 2005, LECT NOTES COMPUT SC, V3376, P334
   Fisk M., 2002, CS20010670 TR
   Hung CL, 2011, IEEE INT CONF TRUST, P1367, DOI 10.1109/TrustCom.2011.186
   Jacob N, 2006, ANN COMPUT SECURITY, P371, DOI 10.1109/ACSAC.2006.35
   Knuth D.E., 1977, SIAM J COMPUT, V6, P127
   Oh D, 2012, COMPUT J, V55, P1331, DOI 10.1093/comjnl/bxs002
   Owens JD, 2007, COMPUT GRAPH FORUM, V26, P80, DOI 10.1111/j.1467-8659.2007.01012.x
   Petrini F, 2009, PROCEEDINGS OF THE CONFERENCE ON HIGH PERFORMANCE COMPUTING NETWORKING, STORAGE AND ANALYSIS
   Roesch M, 1999, USENIX ASSOCIATION PROCEEDINGS OF THE THIRTEENTH SYSTEMS ADMINISTRATION CONFERENCE (LISA XIII), P229
   Sidhu R., 2001, P IEEE S FIELD PROGR
   Tuck N, 2004, IEEE INFOCOM SER, P2628
   Vasiliadis G, 2008, LECT NOTES COMPUT SC, V5230, P116, DOI 10.1007/978-3-540-87403-4_7
   Zhenlong Yuan, 2013, 2013 International Conference on Computing, Networking and Communications (ICNC 2013), P359, DOI 10.1109/ICCNC.2013.6504109
NR 24
TC 13
Z9 14
U1 0
U2 6
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAY
PY 2014
VL 60
IS 5
SI SI
BP 431
EP 439
DI 10.1016/j.sysarc.2014.01.007
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AI8YI
UT WOS:000337212500003
DA 2024-07-18
ER

PT J
AU Siozios, K
   Soudris, D
AF Siozios, Kostas
   Soudris, Dimitrios
TI A low-cost fault tolerant solution targeting commercial FPGA devices
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Fault tolerant; FPGA; Methodology; CAD tool; Reliability improvement
ID METHODOLOGY; FRAMEWORK; TMR
AB Technology scaling, in conjunction to the trend towards higher operation frequency, results in increased thermal stress, which in turn leads to upsets due to reliability degradation. In this paper, we introduce a software-supported framework targeting to enable sufficient fault coverage against upsets occurred due to aging phenomena. Experimental results with a number of industrial oriented DSP kernels shown the effectiveness of our framework, since we achieved average improvement in terms of maximum operation frequency and power consumption by 15% and 70%, respectively, as compared to a well-established commercial solution, for comparable fault masking. (C) 2013 Elsevier B.V. All rights reserved.
C1 [Siozios, Kostas; Soudris, Dimitrios] Natl Tech Univ Athens NTUA, Dept Comp Sci, Sch Elect & Comp Engn, Microprocessors & Digital Syst Lab, Athens 15780, Greece.
RP Siozios, K (corresponding author), Natl Tech Univ Athens NTUA, Dept Comp Sci, Sch Elect & Comp Engn, Microprocessors & Digital Syst Lab, 9 Heroon Polytechneiou,Zographou Campus, Athens 15780, Greece.
EM ksiop@microlab.ntua.gr
RI Soudris, Dimitrios/O-8843-2019; Siozios, Kostas/F-9726-2011; Soudris,
   Dimitrios/I-5252-2014
OI Soudris, Dimitrios/0000-0002-6930-6847; Siozios,
   Kostas/0000-0002-0285-2202; 
CR *ALT, 2013, ALT QUART 2 FRAM
   *ALT, 2005, STRAT DEV HDB
   *ALTERA, 2010, INTR INN 28 NM MOV M
   [Anonymous], XAPP158 XIL
   [Anonymous], 2006, FRONTIERS ELECT TEST
   [Anonymous], 2011, INT TECHN ROADM SEM
   Betz V., 1999, Architecture and CAD for Deep-Submicron FPGAs
   Borkar S, 1999, IEEE MICRO, V19, P23, DOI 10.1109/40.782564
   Campregher N., 2005, FPGA '05, P138
   Cheatham JA, 2006, ACM T DES AUTOMAT EL, V11, P501, DOI 10.1145/1142155.1142167
   Di Carlo S, 2009, ASIAN TEST SYMPOSIUM, P125, DOI 10.1109/ATS.2009.53
   Doering R., 2008, HDB SEMICONDUCTOR MA
   Doumar A., 1999, Proceedings 1999 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (EFT'99), P377, DOI 10.1109/DFTVS.1999.802905
   Foster DL, 2010, FPGA 10, P259
   Huang L, 2010, DES AUT TEST EUROPE, P51
   Huang W, 2006, IEEE T VLSI SYST, V14, P501, DOI 10.1109/TVLSI.2006.876103
   Jacobs A, 2009, I C FIELD PROG LOGIC, P199, DOI 10.1109/FPL.2009.5272313
   JAIN R, 2006, 2006 IEEE COMP SOC A, P6, DOI DOI 10.1109/1SVLS1.2006.32
   Kalenteridis V, 2005, MICROPROCESS MICROSY, V29, P247, DOI 10.1016/j.micpro.2004.09.001
   Kastensmidt FGD, 2004, IEEE DES TEST COMPUT, V21, P552, DOI 10.1109/MDT.2004.85
   Koren Israel, 2007, Fault-Tolerant Systems
   Lamoureux J, 2005, J LOW POWER ELECTRON, V1, P119, DOI 10.1166/jolpe.2005.023
   Leijten-Nowak K., 2003, P 11 INT S FPGAS, P195
   Lu ZJ, 2007, IEEE T VLSI SYST, V15, P159, DOI 10.1109/TVLSI.2007.893578
   Mahapatra S, 2005, MICROELECTRON ENG, V80, P114, DOI 10.1016/j.mee.2005.04.053
   Malhotra S, 2004, 2004 IEEE INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY, PROCEEDINGS, P225, DOI 10.1109/FPT.2004.1393272
   MARQUARDT A, 2000, P INT S FIELD PROGR, P203, DOI DOI 10.1145/329166.329208>
   MCMURCHIE L., 1995, P FPGA, P111, DOI 10.1109/FPGA.1995.242049
   MIELE A, 2010, INT C AUT QUAL TEST, V2, P1, DOI DOI 10.1109/AQTR.2010.5520834
   NS N, 2010, P 47 DES AUT C DAC 1, P523, DOI DOI 10.1145/1837274.1837403
   Pratt B, 2006, INT RELIAB PHY SYM, P226, DOI 10.1109/RELPHY.2006.251221
   Ruano O, 2009, IEEE T NUCL SCI, V56, P2091, DOI 10.1109/TNS.2009.2014563
   Rubin R., 2009, PROC INT S FIELD PRO, P23
   SAKURAI T, 1990, IEEE J SOLID-ST CIRC, V25, P584, DOI 10.1109/4.52187
   Samudrala PK, 2004, IEEE T NUCL SCI, V51, P2957, DOI 10.1109/TNS.2004.834955
   SIOZIOS K, 2011, IEEE COMPUTER ARCHIT, V99, DOI DOI 10.1109/L-CA.2011.19>
   Siozios K, 2010, IEEE EMBED SYST LETT, V2, P111, DOI 10.1109/LES.2010.2083632
   Siozios K, 2010, LECT NOTES COMPUT SC, V5992, P257, DOI 10.1007/978-3-642-12133-3_24
   Srinivasan J, 2004, 2004 INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS, PROCEEDINGS, P177
   Srinivasan S, 2006, DES AUT CON, P630, DOI 10.1109/DAC.2006.229305
   Wang F, 2008, I CONF VLSI DESIGN, P429, DOI 10.1109/VLSI.2008.28
   *XIL, 2004, TMRTOOL US GUID XIL, P156
   YU A, 2005, 2005 INT C FIELD PRO, P255, DOI DOI 10.1109/FPL2005.1515731
   Zhou M, 2009, HPCC: 2009 11TH IEEE INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING AND COMMUNICATIONS, P369, DOI 10.1109/HPCC.2009.70
   2013, MEANDER FPGA DESIGN
NR 45
TC 1
Z9 1
U1 0
U2 2
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2013
VL 59
IS 10
BP 1255
EP 1265
DI 10.1016/j.sysarc.2013.09.011
PN D
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 296QZ
UT WOS:000330201800012
DA 2024-07-18
ER

PT J
AU Xia, F
   Hao, RN
   Li, J
   Xiong, NX
   Yang, LT
   Zhang, Y
AF Xia, Feng
   Hao, Ruonan
   Li, Jie
   Xiong, Naixue
   Yang, Laurence T.
   Zhang, Yan
TI Adaptive GTS allocation in IEEE 802.15.4 for real-time wireless sensor
   networks
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE IEEE 802.15.4; Wireless sensor networks; Real time systems; Medium
   Access Control; Guaranteed Time Slot
ID IEEE-802.15.4; CSMA/CA
AB The IEEE 802.15.4 standard is able to achieve low-power transmissions in low-rate and short-distance Wireless Personal Area Networks (WPANs). It supports a Guaranteed Time Slots (GTSs) allocation mechanism for time-critical and delay-sensitive data transmissions. However, the inflexible First-Come-First-Served (FCFS) GTS allocation policy and passive deallocation mechanism significantly impair network efficiency. This paper proposes an Adaptive and Real-Time GTS Allocation Scheme (ART-GAS) to provide differentiated services for devices with different priorities, which guarantees data transmissions for time-sensitive and high-traffic devices. The bandwidth utilization in IEEE 802.15.4-based PAN is thus improved. The proposed scheme is developed based on the IEEE 802.15.4 Medium Access Control (MAC) protocol and is fully compatible with the implementation of IEEE 802.15.4 devices. It is applicable to various real-time systems built upon wireless sensor networks. Simulation results demonstrate that our ART-GAS algorithm significantly outperforms the existing GTS mechanism specified in IEEE 802.15.4 in terms of success probability, average delay, average waiting time, and CFP bandwidth utilization. (C) 2013 Elsevier B.V. All rights reserved.
C1 [Xia, Feng; Hao, Ruonan; Li, Jie] Dalian Univ Technol, Sch Software, Dalian 116620, Peoples R China.
   [Xiong, Naixue] Colorado Tech Univ, Sch Comp Sci, Colorado Springs, CO USA.
   [Yang, Laurence T.] St Francis Xavier Univ, Dept Comp Sci, Antigonish, NS, Canada.
   [Zhang, Yan] Univ Oslo, Simula Res Lab, N-0316 Oslo, Norway.
   [Zhang, Yan] Univ Oslo, Dept Informat, N-0316 Oslo, Norway.
C3 Dalian University of Technology; Colorado Technical University; Saint
   Francis Xavier University - Canada; University of Oslo; University of
   Oslo
RP Xia, F (corresponding author), Dalian Univ Technol, Sch Software, Dalian 116620, Peoples R China.
EM f.xia@ieee.org; nxiong@coloradotech.edu; ltyang@stfx.ca;
   yanzhang@ieee.org
RI Zhang, Yan/AFK-8566-2022; Laurence T. Yang, FCAE/AAA-1898-2019; Xia,
   Feng/Y-2859-2019; xiong, naixue/M-4277-2019
OI Laurence T. Yang, FCAE/0000-0002-7986-4244; Xia,
   Feng/0000-0002-8324-1859; xiong, naixue/0000-0002-0394-4635
FU Natural Science Foundation of China [60903153]; Liaoning Provincial
   Natural Science Foundation of China [201202032]; Fundamental Research
   Funds for the Central Universities [DUT12JR10]; DUT Graduate School
   [JP201006]
FX This work was partially supported by the Natural Science Foundation of
   China under Grant No. 60903153, Liaoning Provincial Natural Science
   Foundation of China under Grant No. 201202032, the Fundamental Research
   Funds for the Central Universities (DUT12JR10), and DUT Graduate School
   (JP201006).
CR [Anonymous], AS INT ENG C AINTEC
   [Anonymous], COST 6 MAN COMM M LI
   [Anonymous], CHANNEL MODELS WEARA
   [Anonymous], 2011 IEEE 73 VEH TEC
   [Anonymous], J ACOUSTICAL SOC AM
   [Anonymous], 2011 3 INT C MEAS TE
   [Anonymous], THESIS U SUSSEX
   [Anonymous], 2006, IEEE Standard 802.15.4-2006
   [Anonymous], J COMPUTER NETWORKS
   [Anonymous], 20 INT PAR DISTR PRO
   [Anonymous], P IEEE INT C COMM WO
   Baronti P, 2007, COMPUT COMMUN, V30, P1655, DOI 10.1016/j.comcom.2006.12.020
   Cao HS, 2010, INT CON ADV INFO NET, P902, DOI 10.1109/AINA.2010.58
   Chen Jiajia., 2011, Transparent Optical Networks (ICTON), 2011 13th International Conference on, P1, DOI DOI 10.1109/ICMSS.2011.5998967
   Chen YY, 2010, IEEE T VEH TECHNOL, V59, P2418, DOI 10.1109/TVT.2010.2044904
   Cheng L, 2007, 2007 INTERNATIONAL SYMPOSIUM ON COMMUNICATIONS AND INFORMATION TECHNOLOGIES, VOLS 1-3, P1143, DOI 10.1109/ISCIT.2007.4392189
   Huang WT, 2010, L N INST COMP SCI SO, V24, P98
   Huang YK, 2008, IEEE T PARALL DISTR, V19, P641, DOI 10.1109/TPDS.2007.70769
   Kobayashi H, 2012, ELECTR COMMUN JPN, V95, P41, DOI 10.1002/ecj.10429
   Koubaa A, 2007, INT J COMMUN SYST, V20, P791, DOI 10.1002/dac.845
   Lee J, 2010, IEEE T IND ELECTRON, V57, P1835, DOI 10.1109/TIE.2009.2033089
   Li XY, 2012, WIREL NETW, V18, P59, DOI 10.1007/s11276-011-0387-y
   Na C, 2008, COMPUT NETW, V52, P2543, DOI 10.1016/j.comnet.2008.05.012
   Nam-Tuan Le, 2011, 2011 Third International Conference on Ubiquitous and Future Networks (ICUFN 2011), P116, DOI 10.1109/ICUFN.2011.5949146
   Nastasi C., 2010, 2010 8th IEEE International Conference on Pervasive Computing and Communications Workshops (PERCOM Workshops), P406, DOI 10.1109/PERCOMW.2010.5470635
   Park P., 2009 6 ANN IEEE COMM, P1
   Shrestha B, 2010, IEEE ICC
   Shrestha B, 2011, IEEE T INF TECHNOL B, V15, P767, DOI 10.1109/TITB.2011.2129522
   Steele R, 2009, INT J MED INFORM, V78, P788, DOI 10.1016/j.ijmedinf.2009.08.001
   Valero M, 2012, AD HOC NETW, V10, P1238, DOI 10.1016/j.adhoc.2012.03.008
   Xia F, 2011, EURASIP J WIREL COMM, DOI 10.1155/2011/596397
   Xia F, 2011, INT J DISTRIB SENS N, DOI 10.1155/2011/212737
   Yang J, 2010, WIREL NETW, V16, P1091, DOI 10.1007/s11276-009-0190-1
   Yedavalli K, 2008, 2008 6TH INTERNATIONAL SYMPOSIUM ON MODELING AND OPTIMIZATION IN MOBILE, AD HOC AND WIRELESS NETWORKS AND WORKSHOPS, VOLS 1 AND 2, P144
   Yoo SE, 2010, IEEE T IND ELECTRON, V57, P3868, DOI 10.1109/TIE.2010.2040630
NR 35
TC 87
Z9 88
U1 1
U2 17
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2013
VL 59
IS 10
BP 1231
EP 1242
DI 10.1016/j.sysarc.2013.10.007
PN D
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 296QZ
UT WOS:000330201800010
DA 2024-07-18
ER

PT J
AU Duhem, F
   Muller, F
   Aubry, W
   Le Gal, B
   Négru, D
   Lorenzini, P
AF Duhem, Francois
   Muller, Fabrice
   Aubry, Willy
   Le Gal, Bertrand
   Negru, Daniel
   Lorenzini, Philippe
TI Design space exploration for partially reconfigurable architectures in
   real-time systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Reconfigurable architecture; Design space exploration; Real-time
   systems; Partial reconfiguration; Field programmable gate arrays
AB In this paper, we introduce FoRTReSS (Flow for Reconfigurable archiTectures in Real-time SystemS), a methodology for the generation of partially reconfigurable architectures with real-time constraints, enabling Design Space Exploration (DSE) at the early stages of the development. FoRTReSS can be completely integrated into existing partial reconfiguration flows to generate physical constraints describing the architecture in terms of reconfigurable regions that are used to floorplan the design, with key metrics such as partially reconfigurable area, real-time or external fragmentation. The flow is based upon our SystemC simulator for real-time systems that helps develop and validate scheduling algorithms with respect to application timing constraints and partial reconfiguration physical behaviour. We tested our approach with a video stream encryption/decryption application together with Error Correcting Code and showed that partial reconfiguration may lead to an area improvement up to 38% on some resources without compromising application performance, in a very small amount of time: less than 30 s. (C) 2013 Elsevier B.V. All rights reserved.
C1 [Duhem, Francois; Muller, Fabrice] Univ Nice Sophia Antipolis, LEAT CNRS, F-06560 Valbonne, France.
   [Aubry, Willy] Viotech Commun, F-78180 Montigny Le Bretonneux, France.
   [Aubry, Willy; Le Gal, Bertrand] CNRS, UMR 5218, IMS Lab, F-33405 Talence, France.
   [Aubry, Willy; Negru, Daniel] Univ Bordeaux, CNRS LaBRI Lab, F-33405 Talence, France.
   [Lorenzini, Philippe] Univ Nice Sophia Antipolis, IM2NP, UMR 7334, CNRS,Polytech Nice Sophia, F-06410 Biot, France.
C3 Universite Cote d'Azur; Centre National de la Recherche Scientifique
   (CNRS); Centre National de la Recherche Scientifique (CNRS); CNRS -
   Institute for Engineering & Systems Sciences (INSIS); Universite de
   Bordeaux; Universite de Bordeaux; Centre National de la Recherche
   Scientifique (CNRS); CNRS - Institute of Physics (INP); Universite Cote
   d'Azur
RP Duhem, F (corresponding author), Univ Nice Sophia Antipolis, LEAT CNRS, Bat 4,250 Rue Albert Einstein, F-06560 Valbonne, France.
EM Francois.Duhem@unice.fr; Fabrice.Muller@unice.fr; willy.aubry@labri.fr;
   bertrand.legal@ims-bordeaux.fr; daniel.negru@labri.fr;
   Philippe.Lorenzini@unice.fr
RI LE GAL, Bertrand/AAE-5573-2020
OI LE GAL, Bertrand/0000-0003-2269-8756; Duhem,
   Francois/0000-0002-5741-594X
FU French National Research Agency
FX This work was carried out in the framework of project ARDMAHN [23]
   sponsored by the French National Research Agency, which aims at
   developing methodologies for home gateways integrating dynamic and
   partial reconfiguration.
CR Altera, 2010, INCR DES FUNCT PART
   [Anonymous], 2011, AXI REF GUID
   Banerjee P, 2009, I CONF VLSI DESIGN, P125, DOI 10.1109/VLSI.Design.2009.36
   Bazargan K., 1999, P 10 IEEE INT WORKSH
   Compton K, 2002, ACM COMPUT SURV, V34, P171, DOI 10.1145/508352.508353
   Duhem F, 2012, IET COMPUT DIGIT TEC, V6, P105, DOI 10.1049/iet-cdt.2011.0033
   Duhem F., 2011, C DES ARCH SIGN IM P, P316
   Duhem F, 2011, LECT NOTES COMPUT SC, V6578, P253, DOI 10.1007/978-3-642-19475-7_26
   Guccione S., 1999, 2 ANN MIL AER APPL P, V261
   Kao C., 2005, Xcell J., V55, P65
   Manet P, 2008, EURASIP J EMBED SYST, DOI 10.1155/2008/367860
   Marques N., 2011, 2011 IEEE 15th International Symposium on Consumer Electronics, P492, DOI 10.1109/ISCE.2011.5973879
   Montone A., 2011, INT J RECONFIG COMPU, V2011, P2
   Paulsson K., 2008, INT C FIELD PROGR LO, P699
   Singhal L, 2007, IET COMPUT DIGIT TEC, V1, P276, DOI 10.1049/iet-cdt:20070012
   Sohanghpurwala A. A., 2011, 2011 IEEE International Symposium on Parallel & Distributed Processing, Workshops and Phd Forum, P228, DOI 10.1109/IPDPS.2011.146
   Tessier R, 2001, J VLSI SIG PROC SYST, V28, P7, DOI 10.1023/A:1008155020711
   Vipin Kizheppatt, 2012, Reconfigurable Computing: Architectures, Tools and Applications. Proceedings of the 8th International Symposium, ARC 2012, P13, DOI 10.1007/978-3-642-28365-9_2
   Vipin K., 2011, P FPT 2011
   Xilinx, 2012, PART REC US GUID
NR 20
TC 5
Z9 5
U1 0
U2 6
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2013
VL 59
IS 8
SI SI
BP 571
EP 581
DI 10.1016/j.sysarc.2013.06.007
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 212PK
UT WOS:000323995100001
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Cardoso, JMP
   Fernandes, JM
   Monteiro, MP
   Carvalho, T
   Nobre, R
AF Cardoso, Joao M. P.
   Fernandes, Joao M.
   Monteiro, Miguel P.
   Carvalho, Tiago
   Nobre, Ricardo
TI Enriching MATLAB with aspect-oriented features for developing embedded
   systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Aspect-oriented programming; MATLAB; Embedded systems
ID FIXED-POINT; ALGORITHM
AB This article presents an approach to enrich the MATLAB(1) language with aspect-oriented modularity features, enabling developers to experiment different implementation characteristics and to acquire runtime data and traces without polluting their base MATLAB code. We propose a language through which programmers configure the low-level data representation of variables and expressions. Examples include specifically-tailored fixed-point data representations leading to more efficient support for the underlying hardware, e.g., digital signal processors and application-specific architectures, without built-in floating point units. This approach assists developers in adding handlers and monitoring features in a non-invasive way as well as configuring MATLAB functions with optimized implementations. Different aspect modules can be used to retarget common MATLAB code bases for different purposes and implementations. We validate the proposed approach with a set of representative examples where we attain a simple way to explore a number of properties. Experiment results and collected aspect-oriented software metrics lend support to the claims on its usefulness. (C) 2013 Elsevier B.V. All rights reserved.
C1 [Cardoso, Joao M. P.; Carvalho, Tiago; Nobre, Ricardo] Univ Porto, Fac Engn, Dep Eng Informat, P-4200465 Oporto, Portugal.
   [Fernandes, Joao M.] Univ Minho, Dep Informat, P-4710435 Braga, Portugal.
   [Fernandes, Joao M.] Univ Minho, Ctr Algoritmi, P-4710435 Braga, Portugal.
   [Monteiro, Miguel P.] Univ Nova Lisboa, Fac Ciencias & Tecnol, Dep Informat, P-2829516 Quinta Da Torre, Caparica, Portugal.
C3 Universidade do Porto; Universidade do Minho; Universidade do Minho;
   Universidade Nova de Lisboa
RP Cardoso, JMP (corresponding author), Univ Porto, Fac Engn, Dep Eng Informat, Rua Dr Roberto Frias, P-4200465 Oporto, Portugal.
EM jmpc@acm.org; jmf@di.uminho.pt; mtpm@fct.unl.pt;
   tiago.canralho@fe.up.pt; ricardo.nobre@fe.up.pt
RI Nobre, Ricardo/AAL-6558-2020; Cardoso, Joao MP/C-5552-2008; Fernandes,
   João M/B-3942-2013; Fernandes, João/IUN-2117-2023
OI Nobre, Ricardo/0000-0003-1639-4545; Cardoso, Joao
   MP/0000-0002-7353-1799; Fernandes, João M/0000-0003-1174-1966; Monteiro,
   Miguel/0000-0001-6043-8176; Carvalho, Tiago/0000-0002-5826-7643
FU FCT (Portuguese Science Foundation) under the project AMADEUS (POCTI)
   [PTDC/EIA/70271/2006]; Fundação para a Ciência e a Tecnologia
   [PTDC/EIA/70271/2006] Funding Source: FCT
FX This work was partially supported by FCT (Portuguese Science Foundation)
   under the project AMADEUS (POCTI, PTDC/EIA/70271/2006).
CR Allen R, 2005, IEEE SIGNAL PROC MAG, V22, P47, DOI 10.1109/MSP.2005.1425897
   Bach J.-C., 2009, TOM MANUAL VERSION 2
   Balland E, 2007, LECT NOTES COMPUT SC, V4533, P36
   Banerjee P, 2003, ANN IEEE SYM FIELD P, P263
   Bodin F., 1998, Conference Proceedings of the 1998 International Conference on Supercomputing, P180, DOI 10.1145/277830.277868
   Cardoso J.M. P., 2012, Proceedings of the 11th Annual International Conference on Aspect-oriented Software Development, AOSD '12, P179
   Cardoso J.M.P., 2006, SPLAT 2006 SOFTW ENG
   Cardoso J.M.P., 2010, DOM SPEC ASP LANG WO
   Chang ML, 2005, IEEE DES TEST COMPUT, V22, P349, DOI 10.1109/MDT.2005.92
   Cordy JR, 2006, SCI COMPUT PROGRAM, V61, P190, DOI 10.1016/j.scico.2006.04.002
   Czarnecki K., 1998, GENERIC PROGRAMMING, P25
   Oliveira MFD, 2010, BEHAVIORAL MODELING FOR EMBEDDED SYSTEMS AND TECHNOLOGIES: APPLICATIONS FOR DESIGN AND IMPLEMENTATION, P114, DOI 10.4018/978-1-60566-750-8.ch005
   Doherty J, 2011, ACM SIGPLAN NOTICES, V46, P99, DOI 10.1145/2076021.2048077
   Eaton J W., 2009, GNU Octave Manual Version 3
   FILMAN R, 2005, ASPECT ORIENTED SOFT
   Flannery B. P., 1992, NUMERICAL RECIPES C, DOI DOI 10.2277/052143064X
   Gomez C., 1999, ENG SCI COMPUTING SC
   Gray J, 2010, BEHAVIORAL MODELING FOR EMBEDDED SYSTEMS AND TECHNOLOGIES: APPLICATIONS FOR DESIGN AND IMPLEMENTATION, P85, DOI 10.4018/978-1-60566-750-8.ch004
   Hendren L., 2011, 6 ANN WORKSH DOM SPE, P13
   Irwin J., 1997, Scientific Computing in Object-Oriented Parallel Environments. First International Conference, ISCOPE 97. Proceedings, P249
   Kiczales G, 1997, LECT NOTES COMPUT SC, V1241, P220, DOI 10.1007/BFb0053381
   Lee DU, 2006, IEEE T COMPUT AID D, V25, P1990, DOI 10.1109/TCAD.2006.873887
   Lima J, 2006, IEEE SYS MAN CYBERN, P2577, DOI 10.1109/ICSMC.2006.385252
   Linehan É, 2012, ACM T DES AUTOMAT EL, V17, DOI 10.1145/2209291.2209304
   Linehan E, 2012, J SYST ARCHITECT, V58, P195, DOI 10.1016/j.sysarc.2011.02.001
   Lopes C.V., 2005, ASPECT ORIENTED SOFT, P97
   Lopes C.V.D., 1997, THESIS NE U US
   Mahlke S, 2001, IEEE T COMPUT AID D, V20, P1355, DOI 10.1109/43.959864
   Martins P, 2012, LECT NOTES COMPUT SC, V7336, P217, DOI 10.1007/978-3-642-31128-4_16
   Masuhara H, 2003, LECT NOTES COMPUT SC, V2622, P46
   Monteiro M., 2010, C COMP PROGR LANG RE
   Muck Tiago Rogerio, 2012, Operating Systems Review, V46, P64, DOI 10.1145/2146382.2146395
   Nayak A, 2001, DESIGN, AUTOMATION AND TEST IN EUROPE, CONFERENCE AND EXHIBITION 2001, PROCEEDINGS, P722, DOI 10.1109/DATE.2001.915108
   Nobre R., 2010, 15 WORKSH COMP PAR C
   PARNAS DL, 1972, COMMUN ACM, V15, P1053, DOI 10.1145/361598.361623
   Roy S, 2005, IEEE T COMPUT, V54, P886, DOI 10.1109/TC.2005.106
   Roy S, 2004, DES AUT CON, P484, DOI 10.1145/996566.996701
   Scott K, 2000, 2000 INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, PROCEEDINGS, P81, DOI 10.1109/PACT.2000.888333
   Stein D, 2006, P 5 INT C ASP OR SOF, P15
   Tarr P., 1999, Proceedings of the 1999 International Conference on Software Engineering (IEEE Cat. No.99CB37002), P107, DOI 10.1109/ICSE.1999.841000
   Toheed Aslam AntonDubrau., 2010, AOSD 10 P 9 INT C AS, P181
NR 41
TC 3
Z9 6
U1 2
U2 11
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2013
VL 59
IS 7
BP 412
EP 428
DI 10.1016/j.sysarc.2013.04.003
PG 17
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 204XR
UT WOS:000323405100007
OA Green Published
DA 2024-07-18
ER

PT J
AU Ying, HY
   Jaiswal, A
   Hollstein, T
   Hofmann, K
AF Ying, Haoyuan
   Jaiswal, Ashok
   Hollstein, Thomas
   Hofmann, Klaus
TI Deadlock-free generic routing algorithms for 3-dimensional
   Networks-on-Chip with reduced vertical link density topologies
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE 3D NoC; Routing algorithms; Vertical link density; Deadlock-free
AB 3-Dimensional Networks-on-Chip (3D NoC) have emerged as the promising solution for scalability, power consumption and performance demands of next generation Systems-on-Chip (SoCs) interconnect. Due to the cost in terms of thermal, yield, chip area and design complexity, minimizing the number of Through-Silicon-Via (TSVs) in 3D ICs has become on the most important design issues. In this paper, we will present several stable, simple and deadlock-free generic routing algorithms for 3D NoCs with different reduced vertical link density topologies, which can maintain the 3D NoCs performance and save the system cost (TSV number, chip area, system power, etc.). The experimental results have been extracted from our cycle-accurate GSNOC simulator and have shown that our routing algorithms can maintain the system performance up to reducing 50% of TSVs number in comparison to the 100% TSVs number with ZXY routing algorithm configuration. (C) 2013 Elsevier B.V. All rights reserved.
C1 [Ying, Haoyuan; Jaiswal, Ashok; Hofmann, Klaus] Tech Univ Darmstadt, D-64283 Darmstadt, Germany.
   [Hollstein, Thomas] Tallinn Univ Technol, EE-12618 Tallinn, Estonia.
C3 Technical University of Darmstadt; Tallinn University of Technology
RP Ying, HY (corresponding author), Tech Univ Darmstadt, Merckstr 25, D-64283 Darmstadt, Germany.
EM haoyuany@ies.tu-darmstadt.de; Ashok.Jaiswal@ies.tu-darmstadt.de;
   thomas@pld.ttu.ee; Klaus.Hofmann@ies.tu-darmstadt.de
RI Hollstein, Thomas/AAJ-7901-2020
OI Hollstein, Thomas/0000-0002-0454-6479
CR Adve S., 2010, IEEE INT S CIRC SYST
   Bartzas A., 2009, NETWORKS ON CHIP THE, P1
   Benini L, 2002, COMPUTER, V35, P70, DOI 10.1109/2.976921
   Bienia G., 2011, THESIS PRINCETON U
   Chao C. H., 2011, IEEE INT SOC C SOCC
   Cong J, 2005, IEEE IC CAD, P745, DOI 10.1109/ICCAD.2005.1560164
   Cong J., 2010, IEEE INT SOC C SOCC, P392
   Daneshtalab M., 2010, IEEE 3D SYST INT C 3
   Daneshtalab M., 2011, IEEE 3D SYST INT C 3
   Dick R. P., 1998, INT WORKSH HARDW SOF
   Duato J., 2003, Interconnection networks
   Ebrahimi M., 2011, IEEE S NETW ON CHIP
   Goplen B., 2005, Proceedings of the 2005 international symposium on physical design - ISPD '05, P167
   Heirman W., 2010, IEEE INT C PAR DISTR
   Hsieh A., 2010, DES AUT TEST EUR C E
   Katti G, 2010, IEEE T ELECTRON DEV, V57, P256, DOI 10.1109/TED.2009.2034508
   Liao W., 2005, CUCIS20050801
   Lin S., 2011, INT S VLSI DES AUT T
   Liu C., 2011, 16 AS S PAC DES AUT
   Miyakawa N., 2009, AS S PAC DES AUT C A
   Motoyoshi M, 2009, P IEEE, V97, P43, DOI 10.1109/JPROC.2008.2007462
   Neukirchner M., 2011, 2 INT WORKSH AN TOOL
   Philip G., 2008, Handbook of 3D Integration: Technology and Applications of 3D Integrated Circuits
   Rahmani A.-M., 2011, 14 EUR C DIG SYST DE
   Rusu C., 2009, NORCHIP
   Samman F. A., 2010, THESIS DARMSTADT U T
   Sunkam Ramanujam R., 2009, IEEE EMBEDDED SYSTEM
   Woo S. C., 1995, 22 INT S COMP ARCH
   Xu T.C., 2011, IEEE 14 INT S DES DI
   Ying H., 2012, HIGH PERF COMP SIM C
   Ying H., 2012, 15 IEEE S DES DIAGN
NR 31
TC 5
Z9 8
U1 0
U2 12
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2013
VL 59
IS 7
BP 528
EP 542
DI 10.1016/j.sysarc.2013.03.005
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 204XR
UT WOS:000323405100016
DA 2024-07-18
ER

PT J
AU Salehi, ME
   Fakhraie, SM
   Yazdanbakhsh, A
AF Salehi, Mostafa E.
   Fakhraie, Sied Mehdi
   Yazdanbakhsh, Amir
TI Instruction set architectural guidelines for embedded packet-processing
   engines
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Packet-processing engine; Application-specific processor; Benchmark
   profiling; Architectural guideline
ID PERFORMANCE EVALUATION; CUSTOM INSTRUCTION; DESIGN; GENERATION; HARDWARE
AB This paper presents instruction set architectural guidelines for improving general-purpose embedded processors to optimally accommodate packet-processing applications. Similar to other embedded processors such as media processors, packet-processing engines are deployed in embedded applications, where cost and power are as important as performance. In this domain, the growing demands for higher bandwidth and performance besides the ongoing development of new networking protocols and applications call for flexible power- and performance-optimized engines.
   The instruction set architectural guidelines are extracted from an exhaustive simulation-based profile-driven quantitative analysis of different packet-processing workloads on 32-bit versions of two well-known general-purpose processors, ARM and MIPS. This extensive study has revealed the main performance challenges and tradeoffs in development of evolution path for survival of such general-purpose processors with optimum accommodation of packet-processing functions for future switching-intensive applications. Architectural guidelines include types of instructions, branch offset size, displacement and immediate addressing modes for memory access along with the effective size of these fields, data types of memory operations, and also new branch instructions.
   The effectiveness of the proposed guidelines is evaluated with the development of a retargetable compilation and simulation framework. Developing the HDL model of the optimized base processor for networking applications and using a logic synthesis tool, we show that enhanced area, power, delay, and power per watt measures are achieved. (C) 2012 Elsevier B.V. All rights reserved.
C1 [Salehi, Mostafa E.; Fakhraie, Sied Mehdi; Yazdanbakhsh, Amir] Univ Tehran, Fac Engn, Sch Elect & Comp Engn, Nano Elect Ctr Excellence, Tehran 14395515, Iran.
C3 University of Tehran
RP Salehi, ME (corresponding author), Univ Tehran, Fac Engn, Sch Elect & Comp Engn, Nano Elect Ctr Excellence, Tehran 14395515, Iran.
EM mersali@ut.ac.ir; fakhraie@ut.ac.ir; a.yazdanbakhsh@ece.ut.ac.ir
RI Salehi, Mostafa E/F-1701-2011; Yazdanbakhsh, Amir/AAG-4226-2022;
   Fakhraie, Sied Mehdi/F-5138-2011; Yazdanbakhsh, Amir/AFK-5828-2022;
   Salehi, Mostafa E/JAC-9337-2023
OI Salehi, Mostafa E/0000-0003-1733-6056; Yazdanbakhsh,
   Amir/0000-0001-8199-7671
CR Allen JR, 2003, IBM J RES DEV, V47, P177, DOI 10.1147/rd.472.0177
   [Anonymous], MORGAN KAUFMANN SERI
   [Anonymous], MORGAN KAUFMANN SERI
   [Anonymous], ARM PROC INSTR SET A
   [Anonymous], 2004, P 2004 ACM SIGDA 12
   [Anonymous], TENS CUST PROC COR D
   [Anonymous], ACE COSY COMP DEV SY
   Atasu K, 2008, IEEE T COMPUT AID D, V27, P528, DOI 10.1109/TCAD.2008.915536
   Biswas P, 2004, DES AUT CON, P729, DOI 10.1145/996566.996765
   Brisk P, 2004, DES AUT CON, P395, DOI 10.1145/996566.996679
   Broadcom corporation, COMM PROC
   Burger D., 1997, Computer Architecture News, V25, P13, DOI 10.1145/268806.268810
   Cheema MO, 2006, MICROPROCESS MICROSY, V30, P398, DOI 10.1016/j.micpro.2006.02.011
   Clark NT, 2005, IEEE T COMPUT, V54, P1258, DOI 10.1109/TC.2005.156
   Crowley Patrick, 2005, MORGAN KAUFMANN SERI, V1
   Grünewald M, 2004, INTERNATIONAL CONFERENCE ON PARALLEL COMPUTING IN ELECTRICAL ENGINEERING, P209, DOI 10.1109/PCEE.2004.1335612
   IETF, IETF RFCS
   Jones G, 2003, MICROPROCESS MICROSY, V27, P367, DOI 10.1016/S0141-9331(03)00064-4
   Lam SK, 2009, J SYST ARCHITECT, V55, P1, DOI 10.1016/j.sysarc.2008.06.003
   Lee BK, 2003, PR IEEE COMP DESIGN, P226, DOI 10.1109/ICCD.2003.1240899
   Lekkas Panos., 2003, NETWORK PROCESSORS A
   Memik G, 2001, ICCAD 2001: IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, P39, DOI 10.1109/ICCAD.2001.968595
   Mohammadi H, 2006, I C COMP SYST APPLIC, P1065
   *NAT LAB APPL NETW, PASS MEAS AN
   Niemann JC, 2007, J SYST ARCHITECT, V53, P285, DOI 10.1016/j.sysarc.2006.10.007
   Ohlendorf R, 2005, 2005 INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS, P279
   Ohlendorf R, 2007, J SYST ARCHITECT, V53, P703, DOI 10.1016/j.sysarc.2007.01.009
   Okuwo M, 2006, IEICE T ELECTRON, VE89C, P1620, DOI 10.1093/ietele/e89-c.11.1620
   Pozzi L, 2006, IEEE T COMPUT AID D, V25, P1209, DOI 10.1109/TCAD.2005.855950
   Ramaswamy R, 2003, I S WORKL CHAR PROC, P42, DOI 10.1109/WWC.2003.1249056
   Salehi Mostafa E., 2006, 2006 International Conference on Microelectronics, P218, DOI 10.1109/ICM.2006.373306
   Salehi ME, 2009, J SYST ARCHITECT, V55, P373, DOI 10.1016/j.sysarc.2009.07.001
   Silc J., 1999, PROCESSOR ARCHITECTU
   Sun F, 2007, IEEE T COMPUT AID D, V26, P2035, DOI 10.1109/TCAD.2007.906457
   VanRompaey K, 1996, EURO-DAC '96 - EUROPEAN DESIGN AUTOMATION CONFERENCE WITH EURO-VHDL '96 AND EXHIBITION, PROCEEDINGS, P252, DOI 10.1109/EURDAC.1996.558213
   Vlachos K, 2007, MICROPROCESS MICROSY, V31, P188, DOI 10.1016/j.micpro.2006.09.001
   Wolf T., 2000, 2000 IEEE International Symposium on Performance Analysis of Systems and Software. ISPASS (Cat. No.00EX422), P154, DOI 10.1109/ISPASS.2000.842295
   Yu P., 2004, Proc. ICCS, P69
NR 38
TC 4
Z9 5
U1 0
U2 2
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAR
PY 2012
VL 58
IS 3-4
BP 112
EP 125
DI 10.1016/j.sysarc.2012.02.004
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 945OY
UT WOS:000304287100002
DA 2024-07-18
ER

PT J
AU Chen, DR
AF Chen, Da-Ren
TI Slack computation for DVS algorithms in fixed-priority real-time systems
   using fluid slack analysis
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Real-time systems; Fixed-priority scheduling; Dynamic voltage scaling;
   Slack time analysis
AB This work presents a scheduling algorithm to reduce the energy of hard real-time tasks with fixed priorities assigned in a rate-monotonic policy. Sets of independent tasks running periodically on a processor with dynamic voltage scaling (DVS) are considered as well. The proposed online approach can cooperate with many slack-time analysis methods based on low-power work demand analysis (IpWDA) without increasing the computational complexity of DVS algorithms. The proposed approach introduces a novel technique called low-power fluid slack analysis (IpFSA) that extends the analysis interval produced by its cooperative methods and computes the available slack in the extended interval. The lpFSA regards the additional slack as fluid and computes its length, such that it can be moved to the current job. Therefore, the proposed approach provides the cooperative methods with additional slack. Experimental results show that the proposed approach combined with IpWDA-based algorithms achieves more energy reductions than do the initial algorithms alone. (C) 2010 Elsevier B.V. All rights reserved.
C1 Natl Taichung Inst Technol, Dept Informat Management, Taipei, Taiwan.
RP Chen, DR (corresponding author), Natl Taichung Inst Technol, Dept Informat Management, 111 Gong Jhuan Rd, Taipei, Taiwan.
EM danny@cc.hwh.edu.tw
OI Chen, Da-Ren/0000-0002-1185-7208
FU National Science Council of the Republic of China, Taiwan [NSC
   99-2221-E-146-011]
FX The author would like to thank the National Science Council of the
   Republic of China, Taiwan, for financially supporting this research
   under Contract No. NSC 99-2221-E-146-011. Anonymous reviewers are
   appreciated for their very useful comments and suggestions, which are
   very helpful in improving this study.
CR *AMD, 2003, 24332 AMD
   Aydin H, 2004, IEEE T COMPUT, V53, P584, DOI 10.1109/TC.2004.1275298
   Burd TD, 2000, ISLPED '00: PROCEEDINGS OF THE 2000 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P9, DOI 10.1109/LPE.2000.876749
   Burd TD, 2000, IEEE J SOLID-ST CIRC, V35, P1571, DOI 10.1109/4.881202
   Chen DR, 2010, J SYST ARCHITECT, V56, P352, DOI 10.1016/j.sysarc.2010.05.003
   Chen JJ, 2007, 13TH IEEE INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS, PROCEEDINGS, P28, DOI 10.1109/RTCSA.2007.37
   David F. M., 2007, P 2007 WORKSH EXP CO, V3
   Gruian F, 2001, ISLPED'01: PROCEEDINGS OF THE 2001 INTERNATIONAL SYMPOSIUM ON LOWPOWER ELECTRONICS AND DESIGN, P46, DOI 10.1109/LPE.2001.945370
   He X. C., 2008, LECT NOTES COMPUTER, V4672
   *INT CORP, 2000, INT XSCALE MICR
   Kim W, 2004, ISLPED '04: PROCEEDINGS OF THE 2004 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P393
   Kim W, 2003, ISLPED'03: PROCEEDINGS OF THE 2003 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P396
   Kim W, 2005, J LOW POWER ELECTRON, V1, P207, DOI 10.1166/jolpe.2005.047
   Kim WS, 2002, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, P788
   Liu J., 2000, Real-Time Systems
   Mochocki B, 2007, ACM T DES AUTOMAT EL, V12, DOI 10.1145/1230800.1230803
   Pillai Padmanabhan., 2001, P 18 ACM S OPERATING, P89, DOI DOI 10.1145/502034.502044
   Quan G, 2001, DES AUT CON, P828, DOI 10.1109/DAC.2001.935620
   *SAMS CORP, SAMS INTR JOINTL DEV
   Shin D, 2001, IEEE DES TEST COMPUT, V18, P20, DOI 10.1109/54.914596
   Weiser M., 1994, Proceedings of the First USENIX Symposium on Operating Systems Design and Implementation (OSDI), P13
NR 21
TC 2
Z9 2
U1 0
U2 0
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2011
VL 57
IS 9
BP 850
EP 865
DI 10.1016/j.sysarc.2010.09.009
PG 16
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 841VI
UT WOS:000296542900005
DA 2024-07-18
ER

PT J
AU Glitia, C
   Boulet, P
   Lenormand, E
   Barreteau, M
AF Glitia, Calin
   Boulet, Pierre
   Lenormand, Eric
   Barreteau, Michel
TI Repetitive model refactoring strategy for the design space exploration
   of intensive signal processing applications
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Specification language; Parallelism; Optimizations; High-level code
   transformations; Design space exploration; Refactoring strategy
AB The efficient design of computation intensive multidimensional signal processing applications requires dealing with three kinds of constraints: those implied by the data dependencies, the non-functional requirements (real-time, power consumption) and resources availability of the execution platform. Modeling and Analysis of Real-time and Embedded systems (MARTE) UML profile through its repetitive structure modeling (RSM) package is well suited to model the inherent parallelism within these applications, a compact representation of parallel execution platforms and the distributive mapping of one on another. The execution of such a specification respects the whole set of constraints defined upon, while the quality of the scheduling is directly linked to the quality of the mapping of the multidimensional structures (data arrays or parallel loop nests) into time and space. We propose here a strategy to use a refactoring tool dedicated to this kind of application that allows to find good trade-offs in the usage of storage and computation resources and in parallelism (both task and data parallelism) exploitation. This strategy is illustrated on an industrial radar application. (C) 2010 Elsevier B.V. All rights reserved.
C1 [Glitia, Calin; Boulet, Pierre] INRIA Lille Nord Europe, F-59650 Villeneuve Dascq, France.
   [Glitia, Calin; Boulet, Pierre] Univ Lille 1, LIFL, F-59655 Villeneuve Dascq, France.
   [Glitia, Calin; Boulet, Pierre] CNRS, UMR8022, F-59655 Villeneuve Dascq, France.
   [Glitia, Calin; Boulet, Pierre] Univ Lille Nord France, F-59650 Villeneuve Dascq, France.
   [Lenormand, Eric; Barreteau, Michel] THALES Res & Technol, Embedded Syst Lab, F-91767 Palaiseau, France.
C3 Universite de Lille; Centre National de la Recherche Scientifique
   (CNRS); Universite de Lille; Thales Group
RP Glitia, C (corresponding author), INRIA Lille Nord Europe, F-59650 Villeneuve Dascq, France.
EM glitiac@yahoo.com
RI Boulet, Pierre/AAG-4468-2020; Boulet, Pierre/K-7600-2015
OI Boulet, Pierre/0000-0002-0373-4478; Boulet, Pierre/0000-0002-0373-4478
FU System@tic competitiveness pole; Ministry of Higher Education and
   Research; Nord-Pas de Calais Regional Council; FEDER through the
   "Contrat de Projets Etat Region (CPER)"
FX This work has been partially supported by the Ter@ops [27] project of
   the System@tic competitiveness pole. This work was supported by Ministry
   of Higher Education and Research, Nord-Pas de Calais Regional Council
   and FEDER through the "Contrat de Projets Etat Region (CPER) 2007-2013".
CR [Anonymous], 2001, OPTIMIZING COMPILERS
   ATTALI I, 1995, P JOINT C INF SCI
   Boulet P, 2007, FOR SPEC DES LANG FD
   BOULET P, 2008, RR6467 NRIA
   Corvino R, 2010, LECT NOTES COMPUT SC, V6271, P101, DOI 10.1007/978-3-642-15277-1_11
   *DART TEAM, 2009, GRAPH ARR SPEC PAR D
   DEMEURE A, 1995, GRESTI JUAN LES PINS
   DEMEURE A, 1998, ODT PROPOSITIONS NOT
   DUMONT P, 2003, TRANSFORMATIONS CODE
   Dumont P., 2005, THESIS U SCI TECHNOL
   Girbal S, 2006, INT J PARALLEL PROG, V34, P261, DOI 10.1007/s10766-006-0012-3
   GLITIA C, 2008, SAMOS 2008 WORKSH SM
   Glitia C, 2010, MULTIDIM SYST SIGN P, V21, P105, DOI 10.1007/s11045-009-0085-4
   KARP RM, 1967, J ACM, V14, P563, DOI 10.1145/321406.321418
   KEINERT J, 2006, ICASSP2006, V3, P892
   Labbani O., 2005, INT WORKSH MARTES MO
   LABBANI O, 2006, FDL 06 FOR SPEC DES
   Lee E., 1987, IEEE T COMPUTERS
   Murthy PK, 2002, IEEE T SIGNAL PROCES, V50, P2064, DOI 10.1109/TSP.2002.800830
   *OBJ MAN GROUP, 2007, UML PROF MARTE
   PIEL E, 2008, MODELING ANAL REAL T
   *PROMARTE PARTN, 2009, UML PROF MARTE VERS
   Scholz SB, 2003, J FUNCT PROGRAM, V13, P1005, DOI 10.1017/S0956796802004458
   SOULA J, 2001, THESIS U SCI TECHNOL
   *SPIR PROJ, 2003, SPIR HARDW SOFTW GEN
   Zarei A, 2005, P 13 INT C INTELLIGE, P84, DOI [DOI 10.1109/ISAP.2005.15992458, 10.1109/ISAP.2005.1599245]
NR 26
TC 8
Z9 8
U1 1
U2 1
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2011
VL 57
IS 9
BP 815
EP 829
DI 10.1016/j.sysarc.2010.12.002
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 841VI
UT WOS:000296542900002
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Daneshtalab, M
   Ebrahimi, M
   Xu, TC
   Liljeberg, P
   Tenhunen, H
AF Daneshtalab, Masoud
   Ebrahimi, Masoumeh
   Xu, Thomas Canhao
   Liljeberg, Pasi
   Tenhunen, Hannu
TI A generic adaptive path-based routing method for MPSoCs
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Network-on-Chip; Unicast and multicast routing algorithms; Adaptive
   routing algorithms; Hamiltonian path-based routing algorithms
AB Several unicast routing protocols have been presented for unicast traffic in MPSoCs. Exploiting the unicast routing algorithms for multicast traffic increases the likelihood of deadlock and congestion. In order to avoid deadlock for multicast traffic, the Hamiltonian path strategy was introduced. The traditional Hamiltonian path routing protocols supporting both unicast and multicast traffic are based on deterministic models, leading to lower performance. In this paper, we propose an adaptive routing protocol for both unicast and multicast traffic without using virtual channels. The proposed method maximizes the degree of adaptiveness of the routing functions which are based on the Hamiltonian path while guaranteeing deadlock freedom. Furthermore, both unicast and multicast aspects of the presented method have been widely investigated separately. Results obtained in both synthetic and real traffic models show that the proposed adaptive method for multicast and unicast aspects has lower latency and power dissipation compared to previously proposed path-based multicasting algorithms with negligible hardware overhead. (C) 2010 Elsevier B.V. All rights reserved.
C1 [Daneshtalab, Masoud; Ebrahimi, Masoumeh; Xu, Thomas Canhao; Liljeberg, Pasi; Tenhunen, Hannu] Univ Turku, Dept Informat Technol, SF-20500 Turku, Finland.
C3 University of Turku
RP Daneshtalab, M (corresponding author), Univ Turku, Dept Informat Technol, SF-20500 Turku, Finland.
EM masdan@utu.fi
RI ; Xu, Thomas Canhao/H-2088-2018
OI Tenhunen, Hannu/0000-0003-1959-6513; Xu, Thomas
   Canhao/0000-0003-1072-0792
FU academy of Finland; Nokia Foundation
FX The authors wish to acknowledge the academy of Finland and Nokia
   Foundation for the financial support during the course of this research.
CR Al-Dubai A, 2006, PAR ELEC 2006: INTERNATIONAL SYMPOSIUM ON PARALLEL COMPUTING IN ELECTRICAL ENGINEERING, PROCEEDINGS, P245
   AZEVEDO M, 1996, P INT C ICDCS HONG K, P249
   Bienia C, 2008, I S WORKL CHAR PROC, P43
   Bienia C, 2008, PACT'08: PROCEEDINGS OF THE SEVENTEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P72, DOI 10.1145/1454115.1454128
   Boppana RV, 1998, IEEE T PARALL DISTR, V9, P535, DOI 10.1109/71.689441
   CARARA EA, 2008, P ISVLSI, P341
   Carloni Luca P, 2008, P 6 IEEE ACM IFIP IN, P215
   Cesário WO, 2002, IEEE DES TEST COMPUT, V19, P52, DOI 10.1109/MDT.2002.1047744
   Chiu GM, 2000, IEEE T PARALL DISTR, V11, P729, DOI 10.1109/71.877831
   Daneshtalab M, 2009, IET COMPUT DIGIT TEC, V3, P430, DOI 10.1049/iet-cdt.2008.0086
   Duato J., 2003, Interconnection networks
   GLASS CJ, 1992, ACM COMP AR, V20, P278, DOI 10.1145/146628.140384
   Harary Frank, 1972, GRAPH THEORY
   Hoskote Y, 2007, IEEE MICRO, V27, P51, DOI 10.1109/MM.2007.4378783
   Hu JC, 2004, DES AUT CON, P260
   Jantsch A, 2003, NETWORKS ON CHIP, P3
   Jerger NE, 2008, CONF PROC INT SYMP C, P229, DOI 10.1109/ISCA.2008.12
   Li K., 1989, P INT C ICPP US, P125
   Liang J, 2000, 2000 INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, PROCEEDINGS, P37, DOI 10.1109/PACT.2000.888329
   LIN X, 1993, IEEE T PARALL DISTR, P1105
   Lu ZH, 2006, IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS, P205
   Malumbres MP, 1996, EIGHTH IEEE SYMPOSIUM ON PARALLEL AND DISTRIBUTED PROCESSING, PROCEEDINGS, P186, DOI 10.1109/SPDP.1996.570332
   Martin MM., 2005, SIGARCH COMPUT ARCHI, V33, P92, DOI [DOI 10.1145/1105734.1105747, 10.1145/1105734.1105747]
   Martin MMK, 2003, CONF PROC INT SYMP C, P182, DOI 10.1109/ISCA.2003.1206999
   McKinley P. K., 1992, Proceedings. Supercomputing '92. (Cat. No.92CH3216-9), P478, DOI 10.1109/SUPERC.1992.236656
   MCKINLEY PK, 1994, IEEE T PARALL DISTR, V5, P1252, DOI 10.1109/71.334899
   Mohapatra P, 1996, EIGHTH IEEE SYMPOSIUM ON PARALLEL AND DISTRIBUTED PROCESSING, PROCEEDINGS, P198, DOI 10.1109/SPDP.1996.570334
   Rijpkema E, 2003, IEE P-COMPUT DIG T, V150, P294, DOI 10.1049/ip-cdt:20030830
   WOO SC, 1995, ACM COMP AR, P24, DOI 10.1109/ISCA.1995.524546
   XU H, 1992, J PARALLEL DISTR COM, V16, P172, DOI 10.1016/0743-7315(92)90031-H
NR 30
TC 25
Z9 28
U1 0
U2 2
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2011
VL 57
IS 1
SI SI
BP 109
EP 120
DI 10.1016/j.sysarc.2010.08.002
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 721DJ
UT WOS:000287331600009
DA 2024-07-18
ER

PT J
AU Le Beux, S
   Bois, G
   Nicolescu, G
   Bouchebaba, Y
   Langevin, M
   Paulin, P
AF Le Beux, Sebastien
   Bois, Guy
   Nicolescu, Gabriela
   Bouchebaba, Youcef
   Langevin, Michel
   Paulin, Pierre
TI Combining mapping and partitioning exploration for NoC-based embedded
   systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Network-on-Chip; System-on-Chip; Application mapping; Hardware-software
   partitioning; Multiobjective optimization
AB Networks on Chip (NoC) have emerged as the key paradigm for designing a scalable communication infrastructure for future Systems on Chip (SoC). An important issue in NoC design is how to map an application on this architecture and how to determine the hardware/software partition that satisfies the performance, cost and flexibility requirements. In this paper, we propose an approach that concurrently optimizes the mapping and the partitioning of streaming applications. The proposed approach exploits multiobjective evolutionary algorithms that are fed by execution performances scores corresponding to the evaluated mappings and partitioning ability to pipeline execution of the streaming application. As result, most promising solutions are highlighted for mapping multimedia applications onto a SoC architecture interconnecting 16 nodes through 2D-Mesh and Ring NoC. (C) 2010 Elsevier B.V. All rights reserved.
C1 [Le Beux, Sebastien; Bois, Guy; Nicolescu, Gabriela] Ecole Polytech, Montreal, PQ H3T 1J4, Canada.
   [Bouchebaba, Youcef; Langevin, Michel; Paulin, Pierre] STMicroelect Canada Inc, Adv Syst Technol, Ottawa, ON K2H 8R6, Canada.
C3 Universite de Montreal; Polytechnique Montreal; STMicroelectronics
RP Le Beux, S (corresponding author), Ecole Polytech, 2900 Blvd Edouard Montpetit, Montreal, PQ H3T 1J4, Canada.
EM sebastien.le-beux@polymtl.ca; guy.bois@polymtl.ca;
   gabriela.nicolescu@polymtl.ca; youcef.bouchebaba@st.com;
   michel.langevin@st.com; pierre.paulin@st.com
CR ASCIA G, 2005, INT J COMPUTATIONAL, V1, P109
   Bakshi S, 1999, IEEE T VLSI SYST, V7, P419, DOI 10.1109/92.805749
   Benini Luca, 2006, Networks on Chips: Technology and Tools (Systems on Silicon)
   Bononi L, 2007, DSD 2007: 10TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN ARCHITECTURES, METHODS AND TOOLS, PROCEEDINGS, P543, DOI 10.1109/DSD.2007.4341521
   Chevalier JM, 2006, IEEE DES TEST COMPUT, V23, P148, DOI 10.1109/MDT.2006.27
   CHOU CL, 2008, P INT C COMP DES ICC
   Durillo J.J., 2006, jMetal: a Java Framework for Developing Multi-Objective Optimization Metaheuristics
   ERBAS C, 2006, IEEE T EVOLUTIONARY, V10
   HA S, 2006, P 12 IEEE INT C EMB
   Ha S, 2007, ACM T DES AUTOMAT EL, V12, DOI 10.1145/1255456.1255461
   HU J, 2004, P DES AUT TEST EUR E
   Jensen MT, 2003, IEEE T EVOLUT COMPUT, V7, P503, DOI 10.1109/TEVC.2003.817234
   Lahiri K., 2004, IEEE Transactions on Computer-Aided Design on Integrated Circuits and Systems, V23
   Le Beux Sebastien, 2009, P NASA ESA C AD HARD
   Madsen J, 2003, RTSS 2003: 24TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P265, DOI 10.1109/REAL.2003.1253273
   Madsen J, 2006, INT FED INFO PROC, V225, P185
   MARCON C, P DES AUT TEST EUR E
   MURALI S, 2004, P 41 ANN ACM IEEE DE
   Schmitz M.T., 2004, System-Level Design Techniques for Energy- Efficient Embedded Systems
   SRINIVAS N, 1995, Evolutionary computation., V2, P221, DOI [DOI 10.1162/EVCO.1994.2.3.221, 10.1162/evco.1994.2.3.221]
   Thiele L, 2007, INT CONF APPL CONCUR, P29, DOI 10.1109/ACSD.2007.53
   Zhou WB, 2006, 2006 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, P331
NR 22
TC 8
Z9 8
U1 0
U2 1
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUL
PY 2010
VL 56
IS 7
SI SI
BP 223
EP 232
DI 10.1016/j.sysarc.2010.03.005
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 626PK
UT WOS:000279978400002
DA 2024-07-18
ER

PT J
AU Papadopoulos, L
   Baloukas, C
   Soudris, D
AF Papadopoulos, Lazaros
   Baloukas, Christos
   Soudris, Dimitrios
TI Exploration methodology of dynamic data structures in multimedia and
   network applications for embedded platforms
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Dynamic data structures; Embedded systems; Low energy consumption
AB In the last years, there is a trend towards network and multimedia applications to be implemented in portable devices. These applications usually contain complex dynamic data structures. The appropriate selection of the dynamic data type (DDT) combination of an application affects the performance and the energy consumption of the whole system. Thus, DDT exploration methodology is used to perform trade-offs between design factors, such as performance and energy consumption. In this paper we provide a new approach to the DDT exploration procedure, based on a new library of DDTs which remedies the limitations of an existing solution and allows the DDT optimization of a wider range of application domains. Using the new library, we performed DDT exploration in network and multimedia benchmarks and achieved performance and energy consumption improvements up to 22% and 5.8%, respectively. (C) 2008 Elsevier B.V. All rights reserved.
C1 [Papadopoulos, Lazaros; Baloukas, Christos; Soudris, Dimitrios] Democritus Univ Thrace, VLSI Design & Testing Ctr, Dept Elect & Comp Engn, GR-67100 Xanthi, Greece.
C3 Democritus University of Thrace
RP Papadopoulos, L (corresponding author), Democritus Univ Thrace, VLSI Design & Testing Ctr, Dept Elect & Comp Engn, GR-67100 Xanthi, Greece.
EM lpapadop@ee.duth.gr; cmpalouk@ee.duth.gr; dsoudris@ee.duth.gr
RI Soudris, Dimitrios/O-8843-2019; Soudris, Dimitrios/I-5252-2014
OI Soudris, Dimitrios/0000-0002-6930-6847; 
FU General Secretariat of Research and Technology of Ministry of
   Development
FX This work is partially supported by the project DIAS funded by the
   General Secretariat of Research and Technology of Ministry of
   Development.
CR ATIENZA D, 2003, DICS 03
   BARTZAS A, 2006, DYNAMIC DATA TYPE RE
   Benini L, 2000, IEEE DES TEST COMPUT, V17, P74, DOI 10.1109/54.844336
   Catthoor F., 1998, CUSTOM MEMORY MANAGE
   Daylight E.G., 2002, Proceedings of the 3rd International Workshop on Software and Performance, WOSP '02, P134
   Daylight EG, 2004, IEEE T VLSI SYST, V12, P269, DOI 10.1109/TVLSI.2004.824303
   Guthaus M.R., 2001, Proceedings of the 4th IEEE Workshop Workload Characterization, P10
   Leeman M, 2003, SIPS 2003: IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS, P369, DOI 10.1109/SIPS.2003.1235698
   Leeman M, 2003, IEEE COMP SOC ANN, P222, DOI 10.1109/ISVLSI.2003.1183476
   Memik G, 2001, ICCAD 2001: IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, P39, DOI 10.1109/ICCAD.2001.968595
   PLAUGER PJ, 1998, STANDARD TEMPLATE LI
   Poucet C, 2006, 2006 IEEE International Conference on Multimedia and Expo - ICME 2006, Vols 1-5, Proceedings, P1061, DOI 10.1109/ICME.2006.262717
   Steinke S, 2002, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, P409, DOI 10.1109/DATE.2002.998306
   RACING GAME
   SIMBLOB
   COMBOLING
   ASTAR ALGORITHM
NR 17
TC 3
Z9 3
U1 0
U2 0
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2008
VL 54
IS 11
SI SI
BP 1030
EP 1038
DI 10.1016/j.sysarc.2008.04.009
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 369QE
UT WOS:000260708200003
DA 2024-07-18
ER

PT J
AU Raik, J
   Ubar, R
   Villukas, T
   Jenihhin, M
AF Raik, Jaan
   Ubar, Raimund
   Villukas, Taavi
   Jenihhin, Maksim
TI Mixed hierarchical-functional fault models for targeting sequential
   cores
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT 9th EUROMICRO Conference on Digital System Design - Architectures,
   Methods and Tools
CY AUG 30-SEP 01, 2006
CL Cavtat, CROATIA
SP XILINX, ALDEC
DE automated test pattern generation; decision diagrams; functional fault
   models; sequential circuits
ID TEST PATTERN GENERATION; CIRCUITS
AB Current work presents a set of fault models allowing high coverage for sequential cores in systems-on-a-chip. We propose a novel approach combining a hierarchical fault model for functional blocks, a functional fault model for multiplexers and a mixed hierarchical-functional fault model for comparison operators, respectively. The fault models are integrated into a fast high-level decision diagram based test path activation tool. According to the experiments, the proposed method significantly outperforms state-of-the-art test pattern generation tools. The main new contribution of this paper is it formal definition of high-level decision diagram representations and the combination of the three fault models in order to target high gate-level stuck-at fault coverage for sequential cores. (C) 2007 Elsevier B.V. All rights reserved.
C1 [Raik, Jaan; Ubar, Raimund; Villukas, Taavi; Jenihhin, Maksim] Tallinn Univ Technol, Dept Comp Engn, EE-12618 Tallinn, Estonia.
C3 Tallinn University of Technology
RP Raik, J (corresponding author), Tallinn Univ Technol, Dept Comp Engn, Raja 15, EE-12618 Tallinn, Estonia.
EM jaan@pld.ttu.ce
RI Jenihhin, Maksim/N-8267-2019; Jenihhin, Maksim/R-8337-2017; Ubar,
   Raimund/H-2846-2015; Raik, Jaan/I-6204-2015
OI Jenihhin, Maksim/0000-0001-8165-9592; Jenihhin,
   Maksim/0000-0001-8165-9592; Ubar, Raimund/0000-0001-8186-4385; Raik,
   Jaan/0000-0001-8113-020X
CR [Anonymous], P INT TEST C ITC
   BRAHME D, 1984, IEEE T COMPUT C, V33
   CHAYAKUL V, 1993, P ACM IEEE DAC, P413
   Clarke EM, 1993, P INT WORKSH LOG SYN
   Corno F, 1996, IEEE T COMPUT AID D, V15, P991, DOI 10.1109/43.511578
   Drechsler R, 1996, EUR CONF DESIG AUTOM, P2, DOI 10.1109/EDTC.1996.494118
   Ferrandi F, 1998, INT TEST CONF P, P587, DOI 10.1109/TEST.1998.743202
   Ghosh I, 2000, DES AUT CON, P43, DOI 10.1145/337292.337309
   Giani A, 2001, DESIGN, AUTOMATION AND TEST IN EUROPE, CONFERENCE AND EXHIBITION 2001, PROCEEDINGS, P204, DOI 10.1109/DATE.2001.915025
   GRAMATOVA E, 1995, 9624 COPERNICUS
   Gupta A., 1985, 30 ACM IEEE DAC, P720
   HIAO MS, 1997, P EUR DES TEST C, P22
   LEE J, 1994, IEEE T CAD, P1288
   MA HKT, 1988, IEEE T COMPUT AID D, V7, P1081, DOI 10.1109/43.7807
   Maxwell P, 2000, INT TEST CONF P, P400, DOI 10.1109/TEST.2000.894231
   MURRAY BT, 1988, P INT TEST C, P221
   Niermann T.M., 1991, P EUR DES AUT C, P214
   Raik J, 2000, J ELECTRON TEST, V16, P213, DOI 10.1023/A:1008335130158
   RUDNICK EM, 1994, P DES AUT C, P698
   UBAR R, 1996, IEEE DES TEST COMPUT, P48, DOI DOI 10.1109/54.485782
   Zhang L, 2003, INT TEST CONF P, P290, DOI 10.1109/TEST.2003.1270851
NR 21
TC 3
Z9 3
U1 0
U2 3
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAR-APR
PY 2008
VL 54
IS 3-4
BP 465
EP 477
DI 10.1016/j.sysarc.2007.07.003
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 312XK
UT WOS:000256705500010
DA 2024-07-18
ER

PT J
AU Sudha, N
   Mohan, AR
AF Sudha, N.
   Mohan, A. R.
TI Design of a hardware accelerator for path planning on the Euclidean
   distance transform
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE mobile robot; path planning; Euclidean distance transform; FGPA
ID MOBILE ROBOT NAVIGATION; VISION
AB This paper presents a novel hardware-directed algorithm for finding a path for a mobile robot using the Euclidean distance transform of the binary image of an environment. The robot can translate as well as rotate. The path obtained from start to goal is the shortest in terms of the number of steps. The mapping of the algorithm to hardware is described. Results of efficient implementation on a Xilinx FPGA device show that the device can be operated at a clock rate of about 65 MHz. Such a high frequency of operation leads to computing a collision-free path on sample images of size 128 x 128 in less than 3 ms and hence the hardware can process images at a video rate. This is necessary for real-time path planning in a dynamic environment. (C) 2007 Elsevier B.V. All rights reserved.
C1 [Sudha, N.; Mohan, A. R.] Nanyang Technol Univ, Sch Comp Engn, Ctr High Performance Embedded Syst, Singapore, Singapore.
C3 Nanyang Technological University
RP Sudha, N (corresponding author), Nanyang Technol Univ, Sch Comp Engn, Ctr High Performance Embedded Syst, Singapore, Singapore.
EM sudha@ntu.edu.sg; moha0091@ntu.edu.sg
CR [Anonymous], 2012, Robot Motion Planning
   DeHon A, 2000, COMPUTER, V33, P41, DOI 10.1109/2.839320
   DeSouza GN, 2002, IEEE T PATTERN ANAL, V24, P237, DOI 10.1109/34.982903
   Dickmanns ED, 1999, VEHICLE SYST DYN, V31, P325, DOI 10.1076/vesd.31.5.325.8359
   Graefe V., 1993, P IEEE S INT VEH, P135
   Gupta K., 1998, PRACTICAL MOTION PLA
   KATZ DS, 2006, IEEE COMPUT, V36, P52
   Kavraki LE, 1996, IEEE T ROBOTIC AUTOM, V12, P566, DOI 10.1109/70.508439
   KIM D, 1994, P INT C COMP VIS PAT, P475
   KOSAKA A, 1992, CVGIP-IMAG UNDERSTAN, V56, P271, DOI 10.1016/1049-9660(92)90045-5
   MENG M, 1993, IEEE CONTROL SYSTEMS, P30
   POMERLEAU D, 1996, INTELLIGENT SYSTEMS, V11
   Priya TK, 2006, MICROPROCESS MICROSY, V30, P413, DOI 10.1016/j.micpro.2006.02.021
   Sridharan K, 2005, IEEE T IND ELECTRON, V52, P1185, DOI 10.1109/TIE.2005.851591
   Sudha N, 2004, IEEE T ROBOTIC AUTOM, V20, P352, DOI 10.1109/TRA.2004.824638
   Sudha N, 2000, IEE P-COMPUT DIG T, V147, P335, DOI 10.1049/ip-cdt:20000635
   Tzionas PG, 1997, IEEE T ROBOTIC AUTOM, V13, P237, DOI 10.1109/70.563646
   *XIL, LMB BRAM INTE CONTR
NR 18
TC 6
Z9 6
U1 1
U2 4
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN-FEB
PY 2008
VL 54
IS 1-2
BP 253
EP 264
DI 10.1016/j.sysarc.2007.06.003
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 311OB
UT WOS:000256608400017
DA 2024-07-18
ER

PT J
AU Choi, M
   Patitz, Z
   Jin, B
   Tao, F
   Park, N
   Choi, M
AF Choi, Myungsu
   Patitz, Zachary
   Jin, Byoungjae
   Tao, Feng
   Park, Nohpill
   Choi, Minsu
TI Designing layout-timing independent quantum-dot cellular automata (QCA)
   circuits by global asynchrony
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE quantum-dot cellular automata (QCA); layout=timing problem; global
   asynchrony local synchrony (GALS); place and route; floorplanning
ID TRANSITION-METAL-COMPLEXES; SHIFT REGISTER; POWER GAIN
AB The concept of clocking for QCA, referred to as the four-phase clocking, is widely used. However, inherited characteristics of QCA, such as the way to hold state, the way to synchronize data flows, and the way to power QCA cells, make the design of QCA circuits quite different from VLSI and introduce a variety of new design challenges and the most severe challenges are due to the fact that the overall timing of a QCA circuit is mainly dependent upon its layout. This fact is commonly referred to as the "layout = timing" problem. To circumvent the problem, a novel self-timed QCA circuit design methodology referred to as the Globally Asynchronous, Locally Synchronous (GALS) Design for QCA is proposed in this paper. The proposed technique can significantly reduce the layout-timing dependency from the global network of QCA devices in a circuit; therefore, considerably flexible QCA circuit design and floorplanning will be possible. (c) 2007 Elsevier B.V. All rights reserved.
C1 Univ Missouri, Dept Elect & Comp Engn, Rolla, MO 65401 USA.
   Oklahoma State Univ, Dept Comp Sci, Stillwater, OK 74078 USA.
   LG Elect, Seoul, South Korea.
C3 University of Missouri System; Missouri University of Science &
   Technology; Oklahoma State University System; Oklahoma State University
   - Stillwater; LG Electronics
RP Choi, M (corresponding author), Univ Missouri, Dept Elect & Comp Engn, Rolla, MO 65401 USA.
EM patitzz@cs.okstate.edu; by-oungj@cs.okstate.edu; taof@cs.okstate.edu;
   npark@cs.okstate.edu; choim@umr.edu
CR Amlani I, 1999, SCIENCE, V284, P289, DOI 10.1126/science.284.5412.289
   [Anonymous], 2004, INT TECHNOLOGY ROADM
   ANTONELLI DA, 2004, 41 DES AUT C DAC JUN
   BANDAPATI SK, 2003, IEEE DESIGN TEST COM
   Braun-Sand SB, 2003, J PHYS CHEM B, V107, P9624, DOI 10.1021/jp034208t
   Braun-Sand SB, 2003, J PHYS CHEM A, V107, P285, DOI 10.1021/jp0265945
   CHOI M, 2005, IEEE C NAN JUL 11 15, P275
   Fant KM, 1996, INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS 1996, PROCEEDINGS, P261, DOI 10.1109/ASAP.1996.542821
   Henderson SC, 2004, IEEE T NANOTECHNOL, V3, P2, DOI 10.1109/TNANO.2003.820506
   Hennessy K, 2001, J VAC SCI TECHNOL B, V19, P1752, DOI 10.1116/1.1394729
   HUANG J, 2004, GREAT LAKES S VLSI
   JIANO JY, 2003, J AM CHEM SOC, V125, P7522
   Kummamuru RK, 2003, IEEE T ELECTRON DEV, V50, P1906, DOI 10.1109/TED.2003.816522
   Kummamuru RK, 2002, APPL PHYS LETT, V81, P1332, DOI 10.1063/1.1499511
   Lent CS, 2000, SCIENCE, V288, P1597, DOI 10.1126/science.288.5471.1597
   Lent CS, 2003, IEEE T ELECTRON DEV, V50, P1890, DOI 10.1109/TED.2003.815857
   Lent CS, 2003, J AM CHEM SOC, V125, P1056, DOI 10.1021/ja026856g
   Manimaran M, 2003, ULTRAMICROSCOPY, V97, P55, DOI 10.1016/S0304-3991(03)00085-8
   Muller D.E., 1963, SWITCHING THEORY SPA, P289
   Niemier MT, 2001, INT J CIRC THEOR APP, V29, P49, DOI 10.1002/1097-007X(200101/02)29:1<49::AID-CTA132>3.0.CO;2-1
   NIEMIER MT, 2001, EXPLORING EXPLOITING
   Niemier MT., 2000, Ph. D. Dissertation
   NOWICK SM, 1991, IEEE INTERNATIONAL CONFERENCE ON COMPUTER-DESIGN : VLSI IN COMPUTERS AND PROCESSORS, P192, DOI 10.1109/ICCD.1991.139879
   Orlov AO, 1999, APPL PHYS LETT, V74, P2875, DOI 10.1063/1.124043
   Orlov AO, 2002, J NANOSCI NANOTECHNO, V2, P351, DOI 10.1166/jnn.2002.109
   Orlov AO, 2003, SURF SCI, V532, P1193, DOI 10.1016/S0039-6028(03)00214-0
   Orlov AO, 2001, APPL PHYS LETT, V78, P1625, DOI 10.1063/1.1355008
   Qi H, 2003, J AM CHEM SOC, V125, P15250, DOI 10.1021/ja0371909
   Rojas F, 2004, IEEE T NANOTECHNOL, V3, P37, DOI 10.1109/TNANO.2004.824009
   SMITH SC, 2001, THESIS U CENTRAL FLO
   Snider GL, 1999, JPN J APPL PHYS 1, V38, P7227, DOI 10.1143/JJAP.38.7227
   SUTHERLAND IE, 1989, COMMUN ACM, V32, P720, DOI 10.1145/63526.63532
   Tahoori MB, 2004, IEEE VLSI TEST SYMP, P291, DOI 10.1109/VTEST.2004.1299255
   Timler J, 2002, J APPL PHYS, V91, P823, DOI 10.1063/1.1421217
   Tóth G, 2001, PHYS REV A, V63, DOI 10.1103/PhysRevA.63.052315
   TOUGAW PD, 1994, J APPL PHYS, V75, P1818, DOI 10.1063/1.356375
   Unger S.H., 1969, ASYNCHRONOUS SEQUENT
   Walus K, 2004, IEEE T NANOTECHNOL, V3, P26, DOI 10.1109/TNANO.2003.820815
   Zhang RM, 2004, IEEE T NANOTECHNOL, V3, P443, DOI 10.1109/TNANO.2004.834177
NR 39
TC 14
Z9 15
U1 0
U2 3
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2007
VL 53
IS 9
BP 551
EP 567
DI 10.1016/j.sysarc.2006.12.007
PG 17
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 183PQ
UT WOS:000247585100001
DA 2024-07-18
ER

PT J
AU Kang, JU
   Kim, JS
   Park, C
   Park, H
   Lee, J
AF Kang, Jeong-Uk
   Kim, Jin-Soo
   Park, Chanik
   Park, Hyoungjun
   Lee, Joonwon
TI A multi-channel architecture for high-performance NAND flash-based
   storage system
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE NAND flash memory; Storage system; I/O parallelism
AB Many mobile devices demand a large-capacity and high-performance storage system in order to store, retrieve, and process large multimedia data quickly. In this paper, we present a high-performance NAND flash-based storage system based on a multi-channel architecture. The proposed system consists of multiple independent channels, where each channel has multiple NAND flash memory chips. On this hardware, we investigate three optimization techniques to exploit I/O parallelism: striping, interleaving, and pipelining. By combining all the optimization techniques carefully, our system has shown 3.6 times higher overall performance compared to the conventional single-channel architecture. (c) 2007 Elsevier B.V. All rights reserved.
C1 Korea Adv Inst Sci & Technol, Div Comp Sci, Taejon 305701, South Korea.
C3 Korea Advanced Institute of Science & Technology (KAIST)
RP Kang, JU (corresponding author), Korea Adv Inst Sci & Technol, Div Comp Sci, 373-1 Kusong Dong, Taejon 305701, South Korea.
EM ux@calab.kaist.ac.kr
CR ATWOOD G, 1997, INTEL STRATA FLASH M
   Ban Amir, 1995, US Patent, Patent No. [5,404,485, 5404485]
   Chang LP, 2002, EIGHTH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P187, DOI 10.1109/RTTAS.2002.1137393
   Chiang ML, 1999, SOFTWARE PRACT EXPER, V29, P267, DOI 10.1002/(SICI)1097-024X(199903)29:3<267::AID-SPE233>3.0.CO;2-T
   Douglis F., 1994, Proceedings of the First USENIX Symposium on Operating Systems Design and Implementation (OSDI), P25
   KAWAGUCHI A, 1995, PROCEEDINGS OF THE 1995 USENIX TECHNICAL CONFERENCE, P155
   Kim J, 2002, IEEE T CONSUM ELECTR, V48, P366
   Lee JH, 2005, J SYST ARCHITECT, V51, P111, DOI 10.1016/j.sysarc.2004.10.002
   Park C, 2003, PR IEEE COMP DESIGN, P474, DOI 10.1109/ICCD.2003.1240943
   Park CI, 2004, ISLPED '04: PROCEEDINGS OF THE 2004 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P338, DOI 10.1145/1013235.1013317
   SILBERSCHATZ AS, 2001, OPERATING SYSTEM CON, P724
   SLOCOMBE M, 2005, SAMSUNG CEO NAND FLA
   WU M, 1994, P 6 INT C ARCH SUPP, P86, DOI DOI 10.1145/195473.195506
NR 13
TC 90
Z9 154
U1 0
U2 15
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2007
VL 53
IS 9
BP 644
EP 658
DI 10.1016/j.sysarc.2007.01.010
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 183PQ
UT WOS:000247585100008
DA 2024-07-18
ER

PT J
AU Kulikowski, KJ
   Karpovsky, MG
   Taubin, A
AF Kulikowski, Konrad J.
   Karpovsky, Mark G.
   Taubin, Alexander
TI Robust codes and robust, fault-tolerant architectures of the Advanced
   Encryption Standard
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE side-channel attacks; robust codes; fault attacks; Advanced Encryption
   Standard
ID CONCURRENT ERROR-DETECTION
AB Hardware implementations of cryptographic algorithms are vulnerable to fault analysis attacks. Methods based on traditional fault-tolerant architectures are not suited for protection against these attacks. To detect these attacks we propose an architecture based on robust nonlinear systematic error-detecting codes. These nonlinear codes are capable of providing uniform error detecting coverage independently of the error distributions. They make no assumptions about what faults or errors will be injected by an attacker. Architectures based on these robust constructions have fewer undetectable errors than linear codes with the same n,k. We present the general properties and construction methods of these codes as well as their application for the protection of a cryptographic devices implementing the Advanced Encryption Standard. (c) 2006 Elsevier B.V. All rights reserved.
C1 Boston Univ, Reliable Comp Lab, Boston, MA 02215 USA.
C3 Boston University
RP Kulikowski, KJ (corresponding author), Boston Univ, Reliable Comp Lab, 8 St Marys St, Boston, MA 02215 USA.
EM konkul@bu.edu; mark-kar@bu.edu; taubin@bu.edu
RI Karpovsky, Mark/E-4920-2014
CR Bertoni G, 2003, IEEE T COMPUT, V52, P492, DOI 10.1109/TC.2003.1190590
   Biham E, 1997, LECT NOTES COMPUT SC, V1294, P513
   BLMER J, 2003, FINAN CRYPTOGR, P162
   Carlet C, 2004, J COMPLEXITY, V20, P205, DOI 10.1016/j.jco.2003.08.008
   CHEN CN, 2003, LNCS, V2727, P18
   Dusart P., Differential Fault Analysis on A.E.S. 2003
   *FIPS, FIPS PUB, V197
   GILBERT EN, 1974, BELL SYST TECH J, V53, P405, DOI 10.1002/j.1538-7305.1974.tb02751.x
   GIRAUD C, DFA AES
   Karpovsky M, 2004, IEEE T INFORM THEORY, V50, P1818, DOI 10.1109/TIT.2004.831844
   KARPOVSKY MG, 1990, IEEE T COMPUT, V39, P138, DOI 10.1109/12.46290
   KARPOVSKY MG, 1989, IEEE T INF THEORY
   KARPOVSKY MG, 2004, P DEP SYST NETW DSN
   Karri R, 2002, IEEE T COMPUT AID D, V21, P1509, DOI 10.1109/TCAD.2002.804378
   Karri R, 2003, LECT NOTES COMPUT SC, V2779, P113, DOI 10.1007/978-3-540-45238-6_10
   Lala P.K., 2001, SELF CHECKING FAULT, V1st
   Piret G, 2003, LECT NOTES COMPUT SC, V2779, P77, DOI 10.1007/978-3-540-45238-6_7
   SKOROBOGATOV SP, 2004, 630 U CAMBR
NR 18
TC 12
Z9 17
U1 0
U2 0
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD FEB-MAR
PY 2007
VL 53
IS 2-3
BP 139
EP 149
DI 10.1016/j.sysarc.2006.09.007
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 140MB
UT WOS:000244508200008
DA 2024-07-18
ER

PT J
AU Huedo, E
   Montero, RS
   Llorente, IM
AF Huedo, Eduardo
   Montero, Ruben S.
   Llorente, Ignacio M.
TI Evaluating the reliability of computational grids from the end user's
   point of view
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE grid computing; Globus Toolkit; GridWay meta-scheduler; fault tolerance;
   quality of service
ID FRAMEWORK
AB Reliability, in terms of Grid component fault tolerance and minimum quality of service, is an important aspect that has to be addressed to foster Grid technology adoption. Software reliability is critically important in today's integrated and distributed systems, as is often the weak link in system performance. In general, reliability is difficult to measure, and specially in Grid environments, where evaluation methodologies are novel and controversial matters. This paper describes a straightforward procedure to analyze the reliability of computational grids from the viewpoint of an end user. The procedure is illustrated in the evaluation of a research Grid infrastructure based on Globus basic services and the GridWay meta-scheduler. The GridWay support for fault tolerance is also demonstrated in a production-level environment. Results show that GridWay is a reliable workload management tool for dynamic and faulty Grid environments. Transparently to the end user, GridWay is able to detect and recover from any of the Grid element failure, outage and saturation conditions specified by the reliability analysis procedure. (c) 2006 Elsevier B.V. All rights reserved.
C1 Univ Complutense Madrid, Fac Informat, Dept Arquitectura Comp & Automat, E-28040 Madrid, Spain.
C3 Complutense University of Madrid
RP Huedo, E (corresponding author), Univ Complutense Madrid, Fac Informat, Dept Arquitectura Comp & Automat, E-28040 Madrid, Spain.
EM ehuedo@fdi.ucm.es; rubensm@dacya.ucm.cs; llorente@dacya.ucm.es
RI Huedo, Eduardo/B-6894-2008; Montero, Ruben/C-5346-2008; Martin Llorente,
   Ignacio/B-2093-2009
OI Huedo, Eduardo/0000-0002-2227-2491; Montero, Ruben/0000-0003-2591-1719;
   Martin Llorente, Ignacio/0000-0001-6230-8180
CR Allen G, 2001, INT J HIGH PERFORM C, V15, P345, DOI 10.1177/109434200101500402
   Baker M, 2002, SOFTWARE PRACT EXPER, V32, P1437, DOI 10.1002/spe.488
   Berman F, 2003, IEEE T PARALL DISTR, V14, P369, DOI 10.1109/TPDS.2003.1195409
   CZAJKOWSKI K, 1998, LNCS, V1459, P62
   Foster I, 1997, INT J SUPERCOMPUT AP, V11, P115, DOI 10.1177/109434209701100205
   GABRIEL E, 2003, P 17 ACM INT C SUP I
   Huedo E, 2004, SOFTWARE PRACT EXPER, V34, P631, DOI 10.1002/spe.584
   Huedo E, 2005, NEW GENERAT COMPUT, V23, P277, DOI 10.1007/BF03037634
   Huedo E, 2005, SCALABLE COMPUT-PRAC, V6, P1
   HWANG S, 2003, J GRID COMPUTING, V1, P251
   Jin H, 2006, IEICE T INF SYST, VE89D, P612, DOI 10.1093/ietisy/e89-d.2.612
   Kola G, 2005, LECT NOTES COMPUT SC, V3648, P442
   LANFERMANN G, 2002, P 2 IEEE ACM INT S C
   LEE HM, 2003, LNCS, P286
   Luckow A, 2005, LECT NOTES COMPUT SC, V3666, P258
   Montero RS, 2003, LECT NOTES COMPUT SC, V2790, P366
   NAMYOON W, 2003, P 3 IEEE ACM INT S C
   RAJIC H, 2003, DISTRIBUTED RESOURCE
   Schopf J. M., 2002, Scientific Programming, V10, P103
   SCHOPF JM, 2001, GFDI4 GLOB GRID FOR
   Vadhiyar SS, 2005, CONCURR COMP-PRACT E, V17, P235, DOI 10.1002/cpe.927
   VRAALSEN F, 2001, P 2 INT WORKSH GRID
NR 22
TC 31
Z9 35
U1 0
U2 1
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD DEC
PY 2006
VL 52
IS 12
BP 727
EP 736
DI 10.1016/j.sysarc.2006.04.003
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 114ZV
UT WOS:000242705100002
DA 2024-07-18
ER

PT J
AU Bolchini, C
   Ferrandi, P
   Lanzi, PL
   Salice, F
AF Bolchini, Cristiana
   Ferrandi, Paolo
   Lanzi, Pier Luca
   Salice, Fabio
TI Evolving classifiers on field programmable gate arrays: Migrating XCS to
   FPGAs
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE learning classifier systems; XCS; FPGA
ID IMPLEMENTATION; SYSTEMS; MODELS
AB The paper presents the first results of the prototype implementation of the eXtended learning Classifier System (XCS) in hardware and precisely on Field Programmable Gate Arrays. For this purpose we introduce a version of the XCS classifier system completely based on integer arithmetic, that we name XCSi, instead of the usual floating point one, to exploit the peculiarities and overcome the limitations of the hardware platform. We present an analysis of XCSi performance and the guidelines for a hardware implementation, showing that, although there is a dramatic reduction of available precision, the integer version of XCS can reach optimal performance in all problems considered, though it often converges more slowly than the original floating point version. Guidelines for a hardware implementation are provided, by analyzing how XCSi functional components can be designed on an FPGA. (C) 2006 Elsevier B.V. All rights reserved.
C1 Politecn Milan, Dipartimento Elettron & Informaz, I-20133 Milan, Italy.
C3 Polytechnic University of Milan
RP Bolchini, C (corresponding author), Politecn Milan, Dipartimento Elettron & Informaz, Piazza Leonardo da Vinci 32, I-20133 Milan, Italy.
EM cristiana.bolchini@polimi.it
RI bolchini, cristiana/N-4973-2019
OI bolchini, cristiana/0000-0001-5065-7906; Lanzi, Pier
   Luca/0000-0002-1933-7717
CR [Anonymous], EFF SHIFT REG LFSR C
   [Anonymous], 1998, Robot shaping: an experiment in behavior engineering
   Aporntewan C, 2001, IEEE C EVOL COMPUTAT, P624, DOI 10.1109/CEC.2001.934449
   Bade S. L, 1994, IEEE WORKSH FPGAS CU, P189
   Bernadó E, 2002, LECT NOTES ARTIF INT, V2321, P115
   Bernadó-Mansilla E, 2003, EVOL COMPUT, V11, P209, DOI 10.1162/106365603322365289
   BOLCHINI C, 2005, P IEEE C EV COMP CEC
   Brown S, 1996, IEEE DES TEST COMPUT, V13, P42, DOI 10.1109/54.500200
   Bull Larry., 2004, APPL LEARNING CLASSI, V150
   Butz MartinV., 2002, J SOFT COMPUTING, V6, P144
   Butz MV, 2004, IEEE T EVOLUT COMPUT, V8, P28, DOI 10.1109/TEVC.2003.818194
   Butz MV, 2003, EVOL COMPUT, V11, P239, DOI 10.1162/106365603322365298
   DANEK M, 2003, IMPLEMENTING XCS FPG
   Dixon PW, 2002, LECT NOTES ARTIF INT, V2321, P133
   FERRANDI P, 2005, THESIS POLITECNICO M
   Gadea R, 2000, PROC INT SYMP SYST, P225, DOI 10.1109/ISSS.2000.874054
   GRAHAM P, 1995, HARDWARE GENETIC ALG, P352
   Holland, 1983, P 2 INT WORKSH MACH, P92
   Holland I.H., 1975, ADAPTATION NATURAL A
   Holland J. H., 1980, International Journal of Policy Analysis and Information Systems, V4, P245
   Holland John H, 1978, PATTERN DIRECTED INF, P313, DOI DOI 10.1145/1045343.1045373
   *IEEE COMP SOC, 1985, 7541985 IEEE COMP SO
   KOVACS T, 2001, LECT NOTES ARTIF INT, V1996, P80
   LANZI PL, 2000, LECT NOTES COMPUTER, V1813
   LANZI PL, 2003, XCS LIB
   Martin P., 2001, Genetic Programming and Evolvable Machines, V2, P317, DOI 10.1023/A:1012942304464
   MARTIN P, 2002, GECCO 2002, P837
   MARTIN P, 2002, PIPELINED HARDWARE I
   PEREZURIBE A, 1999, THESIS ECOLE POLYTEC
   Sutton R., 1998, Reinforcement Learning: An Introduction
   WIDROW B, 1988, ADAPTIVE SWITCHING C, P126
   Wilson SW, 1995, EVOL COMPUT, V3, P149, DOI 10.1162/evco.1995.3.2.149
   *XIL, 2005, VIRT 2 PRO VIRT 2 PR
   *XIL, 2004, PIP DIV V3 0
   *XIL, 2000, DYN CONST COEFF MULT
   Zhu JH, 2003, LECT NOTES COMPUT SC, V2778, P1062
NR 36
TC 5
Z9 5
U1 0
U2 0
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG-SEP
PY 2006
VL 52
IS 8-9
BP 516
EP 533
DI 10.1016/j.sysarc.2006.02.007
PG 18
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 070VG
UT WOS:000239552900006
DA 2024-07-18
ER

PT J
AU Sahuquillo, J
   Petit, S
   Pont, A
   Milutinovic, V
AF Sahuquillo, J
   Petit, S
   Pont, A
   Milutinovic, V
TI Exploring the performance of split data cache schemes on superscalar
   processors and symmetric multiprocessors
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE ILP; superscalar processors; split data cache; multiprocessors;
   competitive coherence protocols; performance evaluation
AB Current technology continues providing smaller and faster transistors, so processor architects can offer more complex and functional ILP processors, because manufacturers can fit more transistors on the same chip area. As a consequence, the fraction of chip area reachable in a single clock cycle is dropping, and at the same time the number of transistors on the chip is increasing. However, problems related with power consumption and heat dissipation are worrying. This scenario is forcing processor designers to look for new processor organizations that can provide the same or more performance but using smaller sizes. This fact especially affects the on-chip cache memory design; therefore, studies proposing new smaller cache organizations while maintaining, or even increasing, the hit ratio are welcome. In this sense, the cache schemes that propose a better exploitation of data locality (bypassing schemes, prefetching techniques, victim caches, etc.) are a good example.
   This paper presents a data cache scheme called filter cache that splits the first level data cache into two independent organizations.. and its performance is compared with two other proposals appearing in the open literature, as well as larger classical caches. To check the performance two different scenarios are considered: a superscalar processor and a symmetric multiprocessor.
   The obtained results show that (i) in the superscalar processor the split data caches perform similarly or better than larger conventional caches, (ii) some splitting schemes work well in multiprocessors while others work less well because of data localities, (iii) the reuse information that some split schemes incorporate for managing is also useful for designing new competitive protocols to boost performance in multiprocessors, (iv) the filter data cache achieves the best performance in both scenarios. (c) 2005 Elsevier B.V. All rights reserved.
C1 Univ Politecn Valencia, Dept Comp Syst, Valencia 46022, Spain.
   Univ Belgrade, Sch Elect Engn, Dept Comp Engn, YU-11120 Belgrade, Serbia Monteneg.
C3 Universitat Politecnica de Valencia; University of Belgrade
RP Univ Politecn Valencia, Dept Comp Syst, Cno Vera S-N, Valencia 46022, Spain.
EM jsahuqui@disca.upv.es
RI Sahuquillo, Julio/N-5496-2014; Petit, Salvador/E-2719-2018; Pont,
   Ana/L-2461-2017
OI Sahuquillo, Julio/0000-0001-8630-4846; Petit,
   Salvador/0000-0003-2426-4134; Pont, Ana/0000-0001-9067-0873
CR Agarwal V, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P248, DOI [10.1109/ISCA.2000.854395, 10.1145/342001.339691]
   AGARWAL V, 2000, TR200002 U TEX AUST
   [Anonymous], P INT C SUP
   Burger D., 1997, Computer Architecture News, V25, P13, DOI 10.1145/268806.268810
   CHAN KK, 1996, HEWLETT PACKARD  FEB, P1
   EGGERS SJ, 2000, P ISCA 15 HON MAY
   HINTON G, 2001, INTEL TECHNOLOGY J Q, V1
   JOHNSON TL, 1997, P 24 INT S COMP ARCH, P315
   Jouppi N. P., 1990, Proceedings. The 17th Annual International Symposium on Computer Architecture (Cat. No.90CH2887-8), P364, DOI 10.1109/ISCA.1990.134547
   KATZ RH, 1985, P 12 ANN INT S COMP, P276
   Keltcher CN, 2003, IEEE MICRO, V23, P66, DOI 10.1109/MM.2003.1196116
   KESHAVA J, 1999, INTEL TECHNOLOGY J Q, V2
   Kessler RE, 1999, IEEE MICRO, V19, P24, DOI 10.1109/40.755465
   KUMAR S, 1998, P 25 ISCA JUN
   MAGDIC D, 1997, IEEE TCCA NEWSLETTER
   McNairy C, 2003, IEEE MICRO, V23, P44, DOI 10.1109/MM.2003.1196114
   MILUTINOVIC V, 1996, P SCIZZL 5 SANT CLAR, P63
   PRVULOVIC M, 1999, IEEE TCCA NEWSLE JUL, P8
   RIVERS A, 1996, P 1996 ICPP AUG, P151
   SAHUQUILLO J, 2000, P 3 INT S HIGH PERF, P319
   SAHUQUILLO J, 2001, IEEE COMPUTER SOC TE
   SAHUQUILLO J, 2000, IEEE CONCURRENCY SEP
   SAHUQUILLO J, 2000, P 26 IEEE EUR C SEPT
   SANCHEZ J, 1999, P ACM INT C SUP RHOD
   Tam ES, 1999, IEEE T COMPUT, V48, P1244, DOI 10.1109/12.811113
   Tam ES, 1998, SIXTH INTERNATIONAL SYMPOSIUM ON MODELING, ANALYSIS AND SIMULATION OF COMPUTER AND TELECOMMUNICATION SYSTEMS, PROCEEDINGS, P19, DOI 10.1109/MASCOT.1998.693670
   TAM ES, 1999, THESIS U MICHIGAN
   Tyson G., 1995, Proceedings of the 28th Annual International Symposium on Microarchitecture (Cat. No.95TB100012), P93, DOI 10.1109/MICRO.1995.476816
   WOO SC, 1995, ACM COMP AR, P24, DOI 10.1109/ISCA.1995.524546
NR 29
TC 3
Z9 3
U1 0
U2 0
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2005
VL 51
IS 8
BP 451
EP 469
DI 10.1016/j.sysarc.2004.12.002
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 951TA
UT WOS:000230952700001
DA 2024-07-18
ER

PT J
AU Hiasat, A
   Sweidan, A
AF Hiasat, A
   Sweidan, A
TI Residue number system to binary converter for the moduli set
   (2<SUP><i>n</i>-1</SUP>, 2<i><SUP>n</SUP></i>-1, 2<i><SUP>n</SUP></i>+1)
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE residue number system; binary number system; converters; multiplicative
   inverses
ID HIGH-SPEED; RNS; 2(K)-1
AB In many earlier publications, different authors have suggested residue to binary converters for the moduli sets: (2(n), 2(n) - 1,2(n) + 1) and (2(n), 2(n) - 1, 2(n) + 1), where n is a positive integer. In this paper, we are introducing the moduli set (2(n-1), 2(n) - 1, 2(n) + 1), which is one bit less in its dynamic range than that of (2(n), 2(n) - 1, 2(n) + 1). However, it has a similar dynamic range to that of (2(n), 2(n) - 1,2(n-1) - 1). Closed form multiplicative inverses for the new set are introduced. Based on these inverses, a residue to binary converter design is proposed which requires less time and hardware than all published converters for the other two moduli sets. (C) 2003 Elsevier B.V. All rights reserved.
C1 Princess Sumaya Univ Technol, Dept Elect Engn, Amman 11941, Jordan.
   Univ Jordan, ECE Dept, Amman, Jordan.
C3 Princess Sumaya University for Technology; University of Jordan
RP Princess Sumaya Univ Technol, Dept Elect Engn, POB 1438, Amman 11941, Jordan.
EM aahiasat@psut.edu.jo
RI Hassanien, Aboul ella/O-5672-2014; Hiasat, Ahmad/R-2514-2017
OI Hassanien, Aboul ella/0000-0002-9989-6681; Hiasat,
   Ahmad/0000-0002-4785-3698
CR [Anonymous], 1988, IEEE T CIRCUITS SYST
   BERNARDSON P, 1985, IEEE T CIRCUITS SYST, V32, P298
   CARDARILLI GC, 2000, P 43 IEEE MIDW S CIR, P214
   Chren WA, 1999, IEEE T CIRCUITS-II, V46, P1002, DOI 10.1109/82.782041
   Conway R, 1999, IEEE T COMPUT, V48, P852, DOI 10.1109/12.795127
   Gallaher D, 1997, IEEE T CIRCUITS-II, V44, P53, DOI 10.1109/82.559370
   Hiasat AA, 1998, IEEE T CIRCUITS-II, V45, P204, DOI 10.1109/82.661651
   Hiasat AA, 2002, IEEE T COMPUT, V51, P84, DOI 10.1109/12.980018
   HWANG H, 1979, COMPUTER ARITHMETIC
   IBRAHIM KM, 1988, IEEE T CIRCUITS SYST, V35, P1156, DOI 10.1109/31.7576
   Kalampoukas L, 2000, IEEE T COMPUT, V49, P673, DOI 10.1109/12.863036
   Keller T, 2000, IEEE J SEL AREA COMM, V18, P2292, DOI 10.1109/49.895034
   PIESTRAK SJ, 1995, IEEE T CIRCUITS-II, V42, P661, DOI 10.1109/82.471401
   Soderstrand M. A., 1986, Residue Number System Arithmetic: Modern Applications in Digital Signal Pro- cessing
   Szabo N. S., 1967, Residue Arithmetic and Its Applications to Computer Technology
   Wang W, 2000, IEEE T CIRCUITS-II, V47, P1576, DOI 10.1109/82.899659
   Wang ZD, 2000, IEEE T CIRCUITS-I, V47, P1437, DOI 10.1109/81.883343
   Waser S., 1982, INTRO ARITHMETIC DIG
NR 18
TC 17
Z9 17
U1 0
U2 0
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUL
PY 2003
VL 49
IS 1-2
BP 53
EP 58
DI 10.1016/S1383-7621(03)00062-6
PG 6
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 713YZ
UT WOS:000184886700004
DA 2024-07-18
ER

PT J
AU Shi, ZP
   Xie, GJ
   Chen, G
AF Shi, Zhengpu
   Xie, Guojun
   Chen, Gang
TI CoqMatrix: Formal matrix library with multiple models in Coq
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Coq theorem prover; Formal matrix theory; Unified matrix interface;
   Matrix models comparison; Isomorphic mapping; Formal vector theory;
   Unified vector interface
ID VERIFICATION
AB Matrix theory is an important branch of mathematics with a wide range of applications. Matrix formalization in proof assistants can provide strong support for verifying system behaviors related to matrix operations. The CoQ community has proposed at least five formal matrix libraries, although the CoQ STANDARD LIBRARY has not implemented them. However, these libraries still fail to meet certain requirements: for one thing, they all implemented relatively limited matrix theories, but none of the libraries has achieved absolute dominance, making it difficult for developers to choose with confidence; and for another, due to the different definitions of the underlying matrix models, the software interfaces in these libraries are also completely different, making it difficult for developers to switch between the libraries. To address these problems, herein we undertake the following. Firstly, we analyze various implementation schemes and provide technical evaluations based on experiments and our experience. This analysis aims to assist developers in making appropriate choices. Secondly, we propose a set of unified hierarchical interfaces for the matrix elements and matrix theory, and implement an open-source multi-model formal matrix library called CoQMATRIx that adheres to these interfaces. This implementation helps to decouple the strong connection between the underlying library and the upper -layer application. Moreover, we have constructed bijective conversion functions between different models, establishing connections among these models. In summary, our work offers a novel and effective solution to the challenges of multi-model and multi-application adaptability of formalized matrix theory in CoQ.
C1 [Shi, Zhengpu; Xie, Guojun; Chen, Gang] Nanjing Univ Aeronaut & Astronaut, Nanjing 211106, Peoples R China.
C3 Nanjing University of Aeronautics & Astronautics
RP Shi, ZP (corresponding author), Nanjing Univ Aeronaut & Astronaut, Nanjing 211106, Peoples R China.
EM zhengpushi@nuaa.edu.cn
OI Shi, Zhengpu/0000-0001-5151-507X
CR [Anonymous], HOL-Matrix_LP library in Isabelle/HOL
   [Anonymous], Matrix_Legacy library in Isabelle/HOL
   [Anonymous], The HOL Interactive Theorem Prover
   [Anonymous], Matrix in HOLLight
   [Anonymous], Matrix in LEAN prover
   [Anonymous], Jordan_normal_form library in Isabelle/HOL
   [Anonymous], COQ PROOF ASSISTANT
   Baanen A, 2022, Arxiv, DOI [arXiv:2202.01629, 10.48550/ARXIV.2202.01629, DOI 10.48550/ARXIV.2202.01629]
   Blanqui F, 2011, MATH STRUCT COMP SCI, V21, P827, DOI 10.1017/S0960129511000120
   Boldo S, 2015, MATH COMPUT SCI, V9, P41, DOI 10.1007/s11786-014-0181-1
   Braibant T, 2012, LOG METH COMPUT SCI, V8, DOI 10.2168/LMCS-8(1:16)2012
   Casteran P., 2012, Tech. Rep. hal-00702455
   Fernández J, 2021, J SYST ARCHITECT, V121, DOI 10.1016/j.sysarc.2021.102298
   Fisher K, 2017, PHILOS T R SOC A, V375, DOI 10.1098/rsta.2015.0401
   Hietala K, 2023, ACM T PROGR LANG SYS, V45, DOI 10.1145/3604630
   Isabelle/HOL, about us
   Jung R, 2019, Tech. Rep.
   LEAN Theorem Prover, about us
   Ma ying-ying, 2021, Journal of Software, P1882, DOI 10.13328/j.cnki.jos.006255
   [马振威 Ma Zhenwei], 2019, [计算机科学, Computer Science], V46, P139
   Magaud N., 2004, Programming with dependent types in coq: A study of square matrices
   Mahboubi A, 2013, LECT NOTES COMPUT SC, V7998, P19, DOI 10.1007/978-3-642-39634-2_5
   Mahboubi Assia, 2021, Mathematical Components, DOI DOI 10.5281/ZENODO.4457887
   Pous D, 2012, LOG METH COMPUT SCI, V8, DOI 10.2168/LMCS-8(2:13)2012
   Quan Quan., 2017, Introduction to Multicopter Design and Control, VFirst, DOI [DOI 10.1007/978-981-10-3382-7, 10.1007/978-981-10-3382-7]
   Rand Robert., Verified Quantum Computing
   Sozeau M, 2008, LECT NOTES COMPUT SC, V5170, P278, DOI 10.1007/978-3-540-71067-7_23
   Tian T, 2022, J SYST ARCHITECT, V129, DOI 10.1016/j.sysarc.2022.102602
   Wang Ji, 2019, Journal of Software, V30, P33, DOI 10.13328/j.cnki.jos.005652
   Xie GJ, 2023, ELECTRONICS-SWITZ, V12, DOI 10.3390/electronics12020369
   Zhang X.-D., 2017, Matrix Analysis and Applications, DOI [10.1017/9781108277587, DOI 10.1017/9781108277587]
NR 31
TC 0
Z9 0
U1 0
U2 0
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2023
VL 143
AR 102986
DI 10.1016/j.sysarc.2023.102986
PG 16
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA GA7K0
UT WOS:001150000200001
DA 2024-07-18
ER

PT J
AU Wang, ZQ
   Wen, M
   Xu, YD
   Zhou, YP
   Wang, JH
   Zhang, L
AF Wang, Zeqin
   Wen, Ming
   Xu, Yuedong
   Zhou, Yipeng
   Wang, Jessie Hui
   Zhang, Liang
TI Communication compression techniques in distributed deep learning: A
   survey
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Distributed deep learning; Communication compression; Sparsification;
   Quantization
ID OPTIMIZATION; ALGORITHM; BANDWIDTH
AB Nowadays, the training data and neural network models are getting increasingly large. The training time of deep learning will become unbearably long on a single machine. To reduce the computation and storage burdens, distributed deep learning has been put forward to collaboratively train a large neural network model with multiple computing nodes in parallel. The unbalanced development of computation and communication capabilities has led to training time being dominated by communication time, making the communication overhead a major challenge toward efficient distributed deep learning. Communication compression is an effective method to alleviate communication overhead, and it has evolved from simple random sparsification or quantization to versatile strategies or data structures. In this survey, existing communication compression techniques are reviewed and classified to provide a bird's eye view. The main properties of each class of compression methods are analyzed, and their applications or theoretical convergence are described if necessary. This survey is potentially helpful for researchers and engineers to understand the up-to-date achievements on the communication compression techniques that accelerate the training of large deep learning models.
C1 [Wang, Zeqin; Wen, Ming; Xu, Yuedong] Fudan Univ, Sch Informat Sci & Technol, Shanghai 200433, Peoples R China.
   [Zhou, Yipeng] Macquarie Univ, Sch Comp, FSE, Macquarie Pk, NSW 2113, Australia.
   [Wang, Jessie Hui] Tsinghua Univ, Inst Network Sci & Cyberspace, Beijing 100084, Peoples R China.
   [Zhang, Liang] Huawei Technol, Nanjing Res Ctr, Nanjing 210096, Peoples R China.
C3 Fudan University; Macquarie University; Tsinghua University; Huawei
   Technologies
RP Xu, YD (corresponding author), Fudan Univ, Sch Informat Sci & Technol, Shanghai 200433, Peoples R China.
EM zeqinwang21@m.fudan.edu.cn; mwen19@fudan.edu.cn; ydxu@fudan.edu.cn;
   yipeng.zhou@mq.edu.au; zeqinwang21@m.fudan.edu.cn;
   zhangliang1@huawei.com
RI Wang, lingyu/JLM-2013-2023; Wang, Zhaoming/HGC-4553-2022; wang,
   chen/JED-7289-2023; wang, hongyuan/JWP-2279-2024; WANG,
   Bin/JGM-2639-2023
OI Zhou, Yipeng/0000-0003-1533-0865
FU Natural Science Foundation of China [62072117]; Shanghai Natural Science
   Foundation [22ZR1407000]; Huawei collaborative project on stochastic
   network modeling
FX This work was supported in part by the Natural Science Foundation of
   China under Grant Grant 62072117, the Shanghai Natural Science
   Foundation under the Grant 22ZR1407000 and Huawei collaborative project
   on stochastic network modeling.
CR Abdelmoniem AM, 2021, IEEE INFOCOM SER, DOI 10.1109/INFOCOM42981.2021.9488810
   Abrahamyan L, 2022, IEEE T NEUR NET LEAR, V33, P7330, DOI 10.1109/TNNLS.2021.3084806
   Achille A., INT C LEARNING REPRE
   Agarwal Saurabh, 2021, P MACH LEARN SYST, V3, P55
   Agarwal Saurabh, 2022, Proceedings of Machine Learning and Systems, V4, P652
   Aketi SA, 2021, Arxiv, DOI arXiv:2102.05715
   Alistarh D, 2017, ADV NEUR IN, V30
   [Anonymous], DELT SIGM MOD
   [Anonymous], 2007, Data streams: models and algorithms, DOI [10.1007/978-0-387-47534-9_9, DOI 10.1007/978-0-387-47534-9_9]
   [Anonymous], 2017, EMNLP 2017
   Bahdanau D, 2016, Arxiv, DOI [arXiv:1409.0473, 10.48550/arXiv.1409.0473]
   Barnes Leighton Pate, 2020, IEEE Journal on Selected Areas in Information Theory, V1, P897, DOI 10.1109/JSAIT.2020.3042094
   Basu D, 2019, ADV NEUR IN, V32
   Beck A, 2009, SIAM J IMAGING SCI, V2, P183, DOI 10.1137/080716542
   Bernstein J, 2018, PR MACH LEARN RES, V80
   Bernstein Jeremy, 2018, arXiv
   Beznosikov A, 2024, Arxiv, DOI arXiv:2002.12410
   Bo Liu, 2020, Green, Pervasive, and Cloud Computing. 15th International Conference, GPC 2020. Proceedings. Lecture Notes in Computer Science (LNCS 12398), P77, DOI 10.1007/978-3-030-64243-3_6
   Cao TD, 2022, J SYST ARCHITECT, V124, DOI 10.1016/j.sysarc.2022.102413
   Chen CY, 2018, AAAI CONF ARTIF INTE, P2827
   Chen Chia-Yu, 2020, P ADV NEUR INF PROC, V33, P13551
   Chen MQ, 2020, 2020 20TH IEEE/ACM INTERNATIONAL SYMPOSIUM ON CLUSTER, CLOUD AND INTERNET COMPUTING (CCGRID 2020), P529, DOI 10.1109/CCGrid49817.2020.00-40
   Cui GX, 2018, PROCEEDINGS OF THE 2018 ACM SIGIR INTERNATIONAL CONFERENCE ON THEORY OF INFORMATION RETRIEVAL (ICTIR'18), P83, DOI 10.1145/3234944.3234978
   Cui LZ, 2021, IEEE J SEL AREA COMM, V39, P2572, DOI 10.1109/JSAC.2021.3087262
   Deng J, 2009, PROC CVPR IEEE, P248, DOI 10.1109/CVPRW.2009.5206848
   Deng L, 2013, FOUND TRENDS SIGNAL, V7, pI, DOI 10.1561/2000000039
   Deng XG, 2022, TSINGHUA SCI TECHNOL, V27, P174, DOI 10.26599/TST.2021.9010045
   Dettmers T, 2016, Arxiv, DOI arXiv:1511.04561
   Devlin J, 2019, 2019 CONFERENCE OF THE NORTH AMERICAN CHAPTER OF THE ASSOCIATION FOR COMPUTATIONAL LINGUISTICS: HUMAN LANGUAGE TECHNOLOGIES (NAACL HLT 2019), VOL. 1, P4171
   Dryden N, 2016, PROCEEDINGS OF 2016 2ND WORKSHOP ON MACHINE LEARNING IN HPC ENVIRONMENTS (MLHPC), P1, DOI [10.1109/MLHPC.2016.004, 10.1109/MLHPC.2016.4]
   Dutta A, 2020, AAAI CONF ARTIF INTE, V34, P3817
   E, 2021, INT C MACHINE LEARNI, V139
   Faghri F, 2020, ADV NEUR IN, V33
   Fang JR, 2019, J PARALLEL DISTR COM, V133, P30, DOI 10.1016/j.jpdc.2019.05.016
   Eghlidi NF, 2020, Arxiv, DOI arXiv:2009.09271
   Goyal P, 2018, Arxiv, DOI arXiv:1706.02677
   Gunasekar S, 2018, PR MACH LEARN RES, V80
   Gunduz D, 2019, IEEE J SEL AREA COMM, V37, P2184, DOI 10.1109/JSAC.2019.2933969
   Guo JR, 2020, DES AUT CON, DOI 10.1109/dac18072.2020.9218587
   Guo JR, 2020, INT CONF ACOUST SPEE, P1603, DOI [10.1109/icassp40776.2020.9054164, 10.1109/ICASSP40776.2020.9054164]
   Gupta V, 2021, KDD '21: PROCEEDINGS OF THE 27TH ACM SIGKDD CONFERENCE ON KNOWLEDGE DISCOVERY & DATA MINING, P2928, DOI 10.1145/3447548.3467080
   Hashemi A, 2022, IEEE T PARALL DISTR, V33, P2727, DOI 10.1109/TPDS.2021.3138977
   Hassan H., 2018, 1803.05567
   He KM, 2016, PROC CVPR IEEE, P770, DOI 10.1109/CVPR.2016.90
   Hoffer E, 2017, ADV NEUR IN, V30
   Horvth S., 2022, Mathematical and Scientific Machine Learning, P129
   Hsieh K, 2020, PR MACH LEARN RES, V119
   Hu K., 2021, INT C ARTIFICIAL INT, P15
   Ivkin N, 2019, ADV NEUR IN, V32
   Jastrzkebski S., INT C LEARNING REPRE
   Jiang JW, 2020, VLDB J, V29, P945, DOI 10.1007/s00778-019-00596-3
   Jiang JW, 2018, INT CONF MANAGE DATA, P1269, DOI 10.1145/3183713.3196894
   Jiang P, 2018, ADV NEUR IN, V31
   Kajiyama Y, 2021, IEEE T AUTOMAT CONTR, V66, P1254, DOI 10.1109/TAC.2020.2989281
   Karimireddy SP, 2019, PR MACH LEARN RES, V97
   Keskar N. S., 2017, ICLR, P1
   Khirirat S, 2021, AAAI CONF ARTIF INTE, V35, P8101
   Koloskova A, 2019, PR MACH LEARN RES, V97
   Koloskova Anastasia, 2019, INT C LEARNING REPRE
   Kostopoulou K, 2021, Arxiv, DOI arXiv:2102.03112
   Li L., 2021, IEEE INFOCOM 2021 IE, P1
   Li PC, 2021, IEEE GLOB COMM CONF, DOI 10.1109/GLOBECOM46510.2021.9685582
   Li Y, 2021, Arxiv, DOI arXiv:2108.04448
   Li YH, 2020, Arxiv, DOI arXiv:1909.13144
   Li Z., 2021, arXiv
   LI Z., 2021, Adv. NeuralInf. Process. Syst., P13770
   Li ZZ, 2020, PR MACH LEARN RES, V119
   Liao YW, 2022, IEEE T AUTOMAT CONTR, V67, P5622, DOI 10.1109/TAC.2022.3180695
   Lim H., 2019, P MACH LEARN SYST, V1, P53
   Lin YL, 2018, INT CONF SYST SCI EN
   Liu B, 2021, NEUROCOMPUTING, V440, P287, DOI 10.1016/j.neucom.2021.01.020
   Liu J, 2020, FOUND TRENDS DATABAS, V9, P1, DOI 10.1561/1900000062
   Liu SL, 2020, IEEE GLOB COMM CONF, DOI 10.1109/GLOBECOM42002.2020.9322122
   Liu X., 2021, INT C LEARNING REPRE
   Lu Q, 2018, LECT NOTES COMPUT SC, V11301, P107, DOI 10.1007/978-3-030-04167-0_10
   Lu Y., 2020, P MACHINE LEARNING R, P6415
   Luo P, 2021, IEEE INTERNET THINGS, V8, P11476, DOI 10.1109/JIOT.2021.3051611
   M Abdelmoniem A., 2021, P MACHINE LEARNING S, V3, P297
   Ma S., 2018, PR MACH LEARN RES, P3325
   MAHMOUD HM, 1995, RAIRO-INF THEOR APPL, V29, P255, DOI 10.1051/ita/1995290402551
   Malekijoo A, 2021, ARXIV
   Mao YZ, 2022, ACM T INTEL SYST TEC, V13, DOI 10.1145/3510587
   Mei XX, 2017, IEEE T PARALL DISTR, V28, P72, DOI 10.1109/TPDS.2016.2549523
   Micikevicius Paulius, 2017, arXiv
   Mills J, 2020, IEEE INTERNET THINGS, V7, P5986, DOI 10.1109/JIOT.2019.2956615
   Mishchenko K, 2023, Arxiv, DOI arXiv:1901.09269
   Nadiradze G., 2021, Advances in Neural Information Processing Systems, V34, P6829
   Nedic A, 2015, IEEE T AUTOMAT CONTR, V60, P601, DOI 10.1109/TAC.2014.2364096
   Nesterov Yurii, 2003, INTRO LECT CONVEX OP, V87, DOI DOI 10.1007/978-1-4419-8853-9
   Oland A, 2015, INT CONF ACOUST SPEE, P2219, DOI 10.1109/ICASSP.2015.7178365
   Ouyang S, 2021, J PARALLEL DISTR COM, V149, P52, DOI 10.1016/j.jpdc.2020.11.005
   Pouyanfar S, 2019, ACM COMPUT SURV, V51, DOI 10.1145/3234150
   Ramezani-Kebrya A, 2021, J MACH LEARN RES, V22
   Reisizadeh A, 2020, PR MACH LEARN RES, V108, P2021
   Rothchild D., 2020, PMLR, P8253
   Sahu A., 2021, Advances in Neural Information Processing Systems, V34, P8133
   Salehkalaibar S, 2022, Arxiv, DOI arXiv:2202.02812
   Sattler F, 2019, IEEE IJCNN, DOI 10.1109/ijcnn.2019.8852172
   Sattler F, 2020, IEEE T NEUR NET LEAR, V31, P3400, DOI 10.1109/TNNLS.2019.2944481
   Seide F, 2014, INT CONF ACOUST SPEE
   Shanbhag A, 2018, INT CONF MANAGE DATA, P1557, DOI 10.1145/3183713.3183735
   Shaohuai Shi, 2021, IEEE Network, V35, P230, DOI 10.1109/MNET.011.2000530
   Shi SH, 2020, Arxiv, DOI arXiv:1911.08727
   Shi SH, 2019, Arxiv, DOI arXiv:1911.08772
   Shi SH, 2020, IEEE INFOCOM SER, P406, DOI [10.1109/infocom41043.2020.9155269, 10.1109/INFOCOM41043.2020.9155269]
   Shi SH, 2019, INT CON DISTR COMP S, P2238, DOI 10.1109/ICDCS.2019.00220
   Shi SH, 2019, IEEE INFOCOM SER, P172, DOI [10.1109/INFOCOM.2019.8737367, 10.1109/infocom.2019.8737367]
   Shi Shaohuai, 2021, Proceedings of Machine Learning and Systems, V3, P401
   Shlezinger N, 2021, IEEE T SIGNAL PROCES, V69, P500, DOI 10.1109/TSP.2020.3046971
   Spring R, 2019, PR MACH LEARN RES, V97
   Stich SU, 2018, ADV NEUR IN, V31
   Strom N, 2015, 16TH ANNUAL CONFERENCE OF THE INTERNATIONAL SPEECH COMMUNICATION ASSOCIATION (INTERSPEECH 2015), VOLS 1-5, P1488
   Sun HB, 2019, LECT NOTES COMPUT SC, V11447, P139, DOI 10.1007/978-3-030-18579-4_9
   Sun J, 2019, 33 C NEURAL INFORM P, V32
   Taheri H., 2020, PROC INT C MACH LEAR, P9324
   Tang H., 2021, ADV NEUR IN, V34, P18102
   Tang HL, 2018, ADV NEUR IN, V31
   Tang HL, 2019, Arxiv, DOI arXiv:1907.07346
   Tang HL, 2021, PR MACH LEARN RES, V139, P7124
   Tang HL, 2019, PR MACH LEARN RES, V97
   Tang ZH, 2023, IEEE T PARALL DISTR, V34, P909, DOI 10.1109/TPDS.2022.3230938
   Tang ZH, 2023, Arxiv, DOI arXiv:2003.06307
   Tsuzuku Y, 2018, Arxiv, DOI arXiv:1802.06058
   Vogels T., 2020, ADV NEURAL INFORM PR, V33, P14171
   Vogels T, 2019, ADV NEUR IN, V32
   Wang H, 2020, Arxiv, DOI arXiv:2008.08445
   Wang HZ, 2022, IEEE T PARALL DISTR, V33, P14, DOI 10.1109/TPDS.2021.3084104
   Wang HY, 2018, ADV NEUR IN, V31
   Wang SZ, 2022, IEEE T KNOWL DATA EN, V34, P3681, DOI 10.1109/TKDE.2020.3025580
   Wangni JQ, 2018, ADV NEUR IN, V31
   Wen W, 2017, ADV NEUR IN, V30
   Wu JX, 2018, PR MACH LEARN RES, V80
   Xiao DY, 2021, INFORM SCIENCES, V548, P118, DOI 10.1016/j.ins.2020.05.121
   Xiong W, 2018, 2018 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH AND SIGNAL PROCESSING (ICASSP), P5934, DOI 10.1109/ICASSP.2018.8461870
   Xu H., 2020, Compressed communication for distributed deep learning: Survey and quantitative evaluation
   Xu H, 2021, INT CON DISTR COMP S, P561, DOI 10.1109/ICDCS51616.2021.00060
   Xu Hongyi, 2021, ADV NEUR IN, V34
   Yoshida Y, 2017, Arxiv, DOI arXiv:1705.10941
   Yu E., 2021, P 50 INT C PAR PROC, P1
   Yu M., 2018, ADV NEURAL INF PROCE, V31
   Yu Y., 2019, ADV NEUR IN, V32
   Yurtsever A, 2017, PR MACH LEARN RES, V54, P1188
   Zhang H, 2017, 2017 USENIX ANNUAL TECHNICAL CONFERENCE (USENIX ATC '17), P181
   Zhang X, 2020, IEEE INFOCOM SER, P317, DOI [10.1109/infocom41043.2020.9155432, 10.1109/INFOCOM41043.2020.9155432]
   Zhang X, 2019, IEEE INFOCOM SER, P2431, DOI [10.1109/infocom.2019.8737489, 10.1109/INFOCOM.2019.8737489]
   Zhang XT, 2020, INFORM SCIENCES, V540, P242, DOI 10.1016/j.ins.2020.05.137
NR 146
TC 3
Z9 4
U1 7
U2 20
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2023
VL 142
AR 102927
DI 10.1016/j.sysarc.2023.102927
EA JUL 2023
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA N5LS0
UT WOS:001037430800001
DA 2024-07-18
ER

PT J
AU Li, KQ
AF Li, Keqin
TI Heuristic task scheduling on heterogeneous UAVs: A combinatorial
   optimization approach
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Algorithmic framework; Combinatorial optimization; Distance-centric
   problems; Heterogeneous UAVs; Heuristic algorithm; Lower; upper bound;
   NP-hardness; Performance bound; Task scheduling; Time-centric problems
ID ALLOCATION
AB A fleet of unmanned aerial vehicles (UAVs) provide a new and unique type of distributed computing paradigm and platform. This is a distributed computing environment with mobile servers, where a server (i.e., a UAV) moves around to process tasks. Task scheduling for UAVs has several unique characteristics, such as heterogeneity, mobility, and locality. UAVs are heterogeneous in the sense that they have different initial positions, flight speeds, and execution times. While task assignment and flight planning have been studied extensively, there has been little research of task scheduling on heterogeneous UAVs within the framework of combinatorial optimization, i.e., heuristic algorithms for NP-hard problems and their performance evaluation when compared with optimal solutions. In this paper, we take a combinatorial optimization approach to addressing the issues in task scheduling for heterogeneous UAVs. The main contributions are summarized as follows. We define eight combinatorial optimization problems, i.e., four time-centric problems including the completion time minimization problem, the total time minimization problem, the finished tasks maximization with time constraint problem, the reward maximization with time constraint problem; and four distance -centric problems including the longest distance minimization problem, the total distance minimization problem, the finished tasks maximization with distance constraint problem, the reward maximization with distance constraint problem. We prove that all these problems are NP-hard. We develop two efficient and effective heuristic algorithmic frameworks to solve our problems, one for minimization problems and one for maximization problems. We derive lower/upper bounds for the optimal solutions. We evaluate the performance of our heuristic algorithms by comparing their solutions with optimal solutions and show that they are able to produce near-optimal solutions. To the best of the author's knowledge, this is the first paper which studies task scheduling on heterogeneous UAVs using a combinatorial optimization approach.
C1 [Li, Keqin] SUNY Coll New Paltz, Dept Comp Sci, New Paltz, NY 12561 USA.
C3 State University of New York (SUNY) System; SUNY New Paltz
RP Li, KQ (corresponding author), SUNY Coll New Paltz, Dept Comp Sci, New Paltz, NY 12561 USA.
EM lik@newpaltz.edu
CR Alhaqbani A, 2021, REMOTE SENS-BASEL, V13, DOI 10.3390/rs13010027
   Aljalaud F., 2021, Procedia Computer Science, V191, P246, DOI [https://doi.org/10.1016/j.procs.2021.07.031, DOI 10.1016/J.PROCS.2021.07.031]
   [Anonymous], 2009, AIAA GUIDANCE NAVIGA
   Bellingham J, 2003, COOPERAT SYST, V1, P23
   Chen J, 2011, INT J ROBOT RES, V30, P1423, DOI 10.1177/0278364910396552
   Chen XY, 2019, ROBOT AUTON SYST, V118, P31, DOI 10.1016/j.robot.2019.04.012
   Cui W, 2022, DRONES-BASEL, V6, DOI 10.3390/drones6090226
   Fu XW, 2019, IEEE ACCESS, V7, P41090, DOI 10.1109/ACCESS.2019.2907544
   Garey M. R., 1979, Computers and intractability. A guide to the theory of NP-completeness
   Geng N, 2021, COMPLEX INTELL SYST, V7, P873, DOI 10.1007/s40747-020-00252-2
   Hu JF, 2019, IEEE T PATTERN ANAL, V41, P2568, DOI 10.1109/TPAMI.2018.2863279
   Mao X, 2022, Arxiv, DOI arXiv:2208.02447
   Ozkan O, 2021, APPL SOFT COMPUT, V113, DOI 10.1016/j.asoc.2021.108015
   Qiang Peng, 2021, Complex System Modeling and Simulation, V1, P163, DOI 10.23919/CSMS.2021.0022
   Ramchurn SD, 2015, PROCEEDINGS OF THE TWENTY-FOURTH INTERNATIONAL JOINT CONFERENCE ON ARTIFICIAL INTELLIGENCE (IJCAI), P1184
   Schumacher C., 2003, AFRLVAWPTP2003315 DE
   Sebbane Y. B., 2021, Multi-UAV planning and task allocation
   Sujit P.B., 2006, P INT C AUTONOMOUS A, P471, DOI [DOI 10.1145/1160633.1160719, 10.1145/1160633.1160719]
   Sullivan N, 2019, ROBOT AUTON SYST, V115, P130, DOI 10.1016/j.robot.2019.02.016
   Venugopalan TK, 2015, 2015 IEEE SYMPOSIUM SERIES ON COMPUTATIONAL INTELLIGENCE (IEEE SSCI), P45, DOI 10.1109/SSCI.2015.17
   Wang YB, 2019, IEEE ACCESS, V7, P105086, DOI 10.1109/ACCESS.2019.2932008
   Wang Zheng Yang, 2021, Journal of Physics: Conference Series, V1824, DOI 10.1088/1742-6596/1824/1/012010
   Yan M, 2021, EURASIP J ADV SIG PR, V2021, DOI 10.1186/s13634-021-00804-9
   Yao JJ, 2020, IEEE T VEH TECHNOL, V69, P5562, DOI 10.1109/TVT.2020.2982172
   Yi B., 2023, IEEE J SEL AREA COMM
   Yin YF, 2022, DRONES-BASEL, V6, DOI 10.3390/drones6080215
   Zhang XP, 2021, WIREL COMMUN MOB COM, V2021, DOI 10.1155/2021/5518927
   Zhou XJ, 2021, IEEE ACCESS, V9, P20100, DOI 10.1109/ACCESS.2021.3054179
NR 28
TC 2
Z9 2
U1 4
U2 15
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUL
PY 2023
VL 140
AR 102895
DI 10.1016/j.sysarc.2023.102895
EA MAY 2023
PG 17
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA I4MJ8
UT WOS:001002535100001
DA 2024-07-18
ER

PT J
AU Farina, G
   Gala, G
   Cinque, M
   Fohler, G
AF Farina, Giorgio
   Gala, Gautam
   Cinque, Marcello
   Fohler, Gerhard
TI Enabling memory access isolation in real-time cloud systems using
   Intel's detection/regulation capabilities
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Mixed-criticality systems; Real-time systems; Cloud computing; Industry
   4.0; Intel
ID DELAY ANALYSIS; INTERFERENCE
AB The increasing interest in adopting cloud technologies for Industry 4.0 and mixed-criticality environments is paving the way for compelling new opportunities and challenges. However, cloud deployments use multicore processors that introduce interference between co-executing applications on different cores due to contention in shared resources, such as the memory subsystem. Such interference can cause critical applications to miss their deadlines.
   To enable the co-execution of critical and non-critical applications on the same multicore processor, we propose an approach that guarantees memory access time isolation for critical cores, while not jeopardizing the memory bandwidth of the non-critical ones. We prove the viability of our approach using Intel's resource director technology for memory access detection and regulation. Experiments show that queue occupancy is an excellent metric to estimate the number of interfering cores co-accessing the memory. We also assess the indirect memory bandwidth limitation achievable by applying Intel's Memory Bandwidth Allocation technology.
C1 [Farina, Giorgio; Cinque, Marcello] Univ Naples Federico II, Federico II, Naples, Italy.
   [Gala, Gautam; Fohler, Gerhard] Tech Univ Kaiserslautern, Kaiserslautern, Germany.
C3 University of Naples Federico II; University of Kaiserslautern
RP Farina, G (corresponding author), Univ Naples Federico II, Federico II, Naples, Italy.
EM giorgio.farina@unina.it
OI Gala, Gautam/0000-0003-4625-9694
CR A. Limited, 2022, Arm architecture reference manual supplement, the scalable matrix extension (SME), for Armv9-A
   Aghilinasab H, 2020, IEEE T COMPUT AID D, V39, P3348, DOI 10.1109/TCAD.2020.3012210
   Agrawal A, 2017, LEIBNIZ INT P INFORM, V76, P2
   Agrawal A, 2018, Arxiv, DOI arXiv:1809.05921
   Agrawal A, 2016, IEEE REAL TIME
   André É, 2022, CONCURR COMP-PRACT E, V34, DOI 10.1002/cpe.6580
   [Anonymous], 2015, RAID
   Behnam M., 2013, ACM SIGBED Rev, V10, P35, DOI [10.1145/2544350.2544354, DOI 10.1145/2544350.2544354]
   Bellosa F., 1997, SOSP 1997
   Bellosa F., 1999, 3 DIMENSION SCHEDULI
   Biondi A, 2018, IEEE REAL TIME, P240, DOI 10.1109/RTAS.2018.00032
   Boniol Frederic, 2012, Architecture of Computing Systems - ARCS 2012. Proceedings 25th International Conference, P98, DOI 10.1007/978-3-642-28293-5_9
   Chattopadhyay S, 2012, IEEE REAL TIME, P99, DOI 10.1109/RTAS.2012.26
   Clinque M, 2022, FUTURE GENER COMP SY, V129, P315, DOI 10.1016/j.future.2021.12.002
   Cotroneo D, 2022, Arxiv, DOI [arXiv:2208.14109, 10.48550/ARXIV.2208.14109, DOI 10.48550/ARXIV.2208.14109]
   Ecker J., 2022, WHAT IS REAL TIME CL
   Edwards SA, 2007, DES AUT CON, P264, DOI 10.1109/DAC.2007.375165
   Farina G., 2022, ASSESSING INTELS MEM
   Farshchi F, 2020, IEEE REAL TIME, P364, DOI 10.1109/RTAS48715.2020.00011
   Farshin A., 2019, P 14 EUROSYS CONFERE
   Fenn L., 2007, 2007 2nd Institution of Engineering and Technology International Conference on System Safety, P135
   Fohler G., 2018, ERTS 2018
   Gala G.J., 2021, THESIS TU KAISERSLAU
   Gala G, 2021, I SYM OBJ-OR R-T D C, P105, DOI 10.1109/ISORC52013.2021.00024
   Gifford R, 2021, IEEE REAL TIME, P196, DOI 10.1109/RTAS52030.2021.00024
   Hametner R., 2022, CLOUD ARCHITECTURE S
   Helm C, 2020, I S MOD ANAL SIM COM, P33, DOI 10.1109/mascots50786.2020.9285962
   Houdek P, 2017, PROC IEEE INT SYMP, P1297, DOI 10.1109/ISIE.2017.8001432
   Intel, 2019, INT DIR TECHN INT RD
   Intel, 2020, Intel 64 and IA-32 Architectures Software Developer's Manual
   Intel, 2020, INT XEON PROC SCAL M
   Kelter T., 2013, 13 INT WORKSHOP WORS, V30, P1
   Kim H, 2014, IEEE REAL TIME, P145, DOI 10.1109/RTAS.2014.6925998
   Kirsch C.M., 2012, Advances in Real-Time Systems (to Georg Farber on the occasion of his appointment as Professor Emeritus at TU Munchen after leading the Lehrstuhl fur Realzeit-Computersysteme for 34 illustrious years, P103
   Lim M. Y., 2010, P 19 ACM INT S HIGH
   Lundqvist T., 1999, Proceedings 20th IEEE Real-Time Systems Symposium (Cat. No.99CB37054), P12, DOI 10.1109/REAL.1999.818824
   Mancuso R, 2015, EUROMICRO, P174, DOI 10.1109/ECRTS.2015.23
   Masmano M., 2009, 11 REAL TIME LINUX W, P263
   Molka Daniel., 2017, P 8 ACMSPEC INT C PE, P27, DOI DOI 10.1145/3030207.3030223
   Netz D., 2022, THALES SYSGO FRAUNHO
   Nowotsch J., 2013, Proceedings of the 21st International Conference on Real-Time Networks and Systems, P151, DOI DOI 10.1145/2516821.2516826
   Nowotsch J, 2014, EUROMICRO, P109, DOI 10.1109/ECRTS.2014.20
   Online, 2022, SCAL OP ARCH EMB EDG
   Online, 2022, DIG SCHIEN DEUTSCHL
   Pagani Marco, 2019, 31 EUR C REAL TIM SY
   Pellizzoni R, 2010, DES AUT TEST EUROPE, P741
   Pellizzoni R, 2011, IEEE REAL TIME, P269, DOI 10.1109/RTAS.2011.33
   Reineke J., 2011, 2011 IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P99
   Reineke Jan., 2006, 6th International Workshop on Worst-Case Execution Time Analysis (WCET'06), volume 4 of Ope-nAccess Series in Informatics (OASIcs)
   S. A.G, JAILHOUSE HYPERVISOR
   Schranzhofer A, 2011, IEEE REAL TIME, P213, DOI 10.1109/RTAS.2011.28
   Serrano-Cases A., 2021, 33 EUROMICRO C REAL, V196
   Shirasat G., 2022, CLOUD NATIVE APPROAC
   Siemens, 2022, INFR CLOUD
   Sohal P., 2022, P 30 INT C REAL TIME, P127, DOI 10.1145/3534879.3534882
   Sohal P, 2020, REAL TIM SYST SYMP P, P345, DOI 10.1109/RTSS49844.2020.00039
   Suzuki N, 2013, IEEE INT C COMPUT, P685, DOI 10.1109/CSE.2013.106
   Thales TransVital, 2022, US
   Valsan PK, 2015, 2015 IEEE 3RD INTERNATIONAL CONFERENCE ON CYBER-PHYSICAL SYSTEMS, NETWORKS, AND APPLICATIONS CPSNA 2015, P86, DOI 10.1109/CPSNA.2015.24
   Ward BC, 2013, EUROMICRO, P157, DOI 10.1109/ECRTS.2013.26
   Xi SS, 2014, 2014 INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE (EMSOFT), DOI 10.1145/2656045.2656061
   Xu M, 2019, IEEE REAL TIME, P345, DOI 10.1109/RTAS.2019.00036
   Yao G, 2012, REAL-TIME SYST, V48, P681, DOI 10.1007/s11241-012-9158-9
   Yun H, 2015, EUROMICRO, P184, DOI 10.1109/ECRTS.2015.24
   Yun H, 2014, IEEE REAL TIME, P155, DOI 10.1109/RTAS.2014.6925999
   Yun H, 2013, IEEE REAL TIME, P55, DOI 10.1109/RTAS.2013.6531079
   Yun HC, 2012, EUROMICRO, P299, DOI 10.1109/ECRTS.2012.32
   Zhou YQ, 2016, CONF PROC INT SYMP C, P532, DOI 10.1109/ISCA.2016.53
   Zini M, 2023, IEEE T COMPUT, V72, P168, DOI 10.1109/TC.2022.3202720
NR 69
TC 1
Z9 1
U1 0
U2 0
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD APR
PY 2023
VL 137
AR 102848
DI 10.1016/j.sysarc.2023.102848
EA MAR 2023
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA A4LI8
UT WOS:000954855000001
OA hybrid
DA 2024-07-18
ER

PT J
AU Hu, N
   Zhang, DF
   Xie, K
   Liang, W
   Diao, CY
   Li, KC
AF Hu, Na
   Zhang, Dafang
   Xie, Kun
   Liang, Wei
   Diao, Chunyan
   Li, Kuan-Ching
TI Multi-range bidirectional mask graph convolution based GRU networks for
   traffic prediction
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Intelligent transportation system; Graph convolutional neural network;
   Gated recurrent unit; Traffic prediction
ID FLOW PREDICTION; ARCHITECTURE
AB Traffic prediction is a critical component in intelligent traffic systems, as the complicated spatial relationships and temporal dynamics in the traffic data make it a challenging task. Existing traffic prediction approaches mostly use fixed adjacency matrices that cannot thoroughly learn the complex spatial relationships, and the learnable adjacency matrix-based methods ignore the noise spatial dependencies. Furthermore, existing approaches usually ignore periodic temporal dependencies and node-specific traffic patterns. To overcome these limitations, we design a multi-range mask graph convolution-based bidirectional Gated Recurrent Unit (GRU) network model for traffic prediction, where three sub-modules are adopted to learn multi-range spatial- temporal features, including recent spatial-temporal features, daily periodic spatial-temporal features, and weekly periodic spatial-temporal features. To learn node-specific forward and backward spatial-temporal features, we propose a bidirectional mask graph convolutional GRU layer, where a mask adaptive adjacency matrix generation algorithm is designed to learn spatial relationships adaptively in the traffic data, and implemented a mask matrix to filter the noise spatial relationships during the adaptive graph learning for more accurate traffic prediction. Extensive experiments to validate the proposed model on four real-world datasets demonstrate that the proposed method has better prediction accuracy than existing state-of-art contrast methods.
C1 [Hu, Na; Zhang, Dafang; Xie, Kun; Liang, Wei; Diao, Chunyan] Hunan Univ, Coll Comp Sci & Elect Engn, Changsha, Peoples R China.
   [Liang, Wei; Li, Kuan-Ching] Hunan Univ Sci & Technol, Sch Comp Sci & Engn, Xiangtan, Peoples R China.
   [Liang, Wei; Li, Kuan-Ching] Hunan Key Lab Serv Comp & Novel Software Technol, Xiangtan, Peoples R China.
C3 Hunan University; Hunan University of Science & Technology
RP Li, KC (corresponding author), Hunan Univ Sci & Technol, Sch Comp Sci & Engn, Xiangtan, Peoples R China.
EM rob5li@outlook.com
RI Li, K/S-4073-2019
OI Li, K/0000-0003-1381-4364
FU National Natural Science Founda-tion of China;  [61976087]
FX Acknowledgment This work was supported by the National Natural Science
   Founda-tion of China (Grant No. 61976087) .
CR Abu Sufian, 2020, J SYST ARCHITECT, V108, DOI 10.1016/j.sysarc.2020.101830
   Ahmed M.S., 1979, Transport. Res. Rec., V722, P1
   Bai L, 2020, ADV NEUR IN, V33
   Behere S, 2013, J SYST ARCHITECT, V59, P1095, DOI 10.1016/j.sysarc.2013.05.014
   Box G. E. P., 1970, Time series analysis, forecasting and control
   Bruna J., 2014, ABS13126203 CORR, P1, DOI [10.48550/arXiv.1312.6203, DOI 10.48550/ARXIV.1312.6203]
   Chen C, 2001, TRANSPORT RES REC, P96
   Chiang WL, 2019, KDD'19: PROCEEDINGS OF THE 25TH ACM SIGKDD INTERNATIONAL CONFERENCCE ON KNOWLEDGE DISCOVERY AND DATA MINING, P257, DOI 10.1145/3292500.3330925
   Cho K., 2014, PROCS C EMPIRICAL ME, P1724, DOI DOI 10.3115/V1/D14-1179
   Choi J, 2022, AAAI CONF ARTIF INTE, P6367
   Chung F. R. K., 1997, Spectral graph theory
   Chung JY, 2014, Arxiv, DOI arXiv:1412.3555
   Cui ZY, 2020, IEEE T INTELL TRANSP, V21, P4883, DOI 10.1109/TITS.2019.2950416
   DAVIS GA, 1991, J TRANSP ENG-ASCE, V117, P178, DOI 10.1061/(ASCE)0733-947X(1991)117:2(178)
   Defferrard M, 2016, ADV NEUR IN, V29
   Diao CY, 2023, IEEE T INTELL TRANSP, V24, P904, DOI 10.1109/TITS.2022.3140229
   Diao ZL, 2019, AAAI CONF ARTIF INTE, P890
   Fang Z, 2021, KDD '21: PROCEEDINGS OF THE 27TH ACM SIGKDD CONFERENCE ON KNOWLEDGE DISCOVERY & DATA MINING, P364, DOI 10.1145/3447548.3467430
   Fu R, 2016, 2016 31ST YOUTH ACADEMIC ANNUAL CONFERENCE OF CHINESE ASSOCIATION OF AUTOMATION (YAC), P324, DOI 10.1109/YAC.2016.7804912
   Ge Z., 2021, 2021 IEEE INT C MULT, P1, DOI DOI 10.1109/ICME51207.2021.9428454
   Graves A, 2013, 2013 IEEE WORKSHOP ON AUTOMATIC SPEECH RECOGNITION AND UNDERSTANDING (ASRU), P273, DOI 10.1109/ASRU.2013.6707742
   Guo SN, 2019, AAAI CONF ARTIF INTE, P922
   He KM, 2016, PROC CVPR IEEE, P770, DOI 10.1109/CVPR.2016.90
   Hochreiter S, 1997, NEURAL COMPUT, V9, P1735, DOI [10.1162/neco.1997.9.1.1, 10.1007/978-3-642-24797-2]
   Hong WC, 2011, APPL MATH COMPUT, V217, P6733, DOI 10.1016/j.amc.2011.01.073
   Hu N, 2022, CONNECT SCI, V34, P429, DOI 10.1080/09540091.2021.2006607
   Huang WH, 2014, IEEE T INTELL TRANSP, V15, P2191, DOI 10.1109/TITS.2014.2311123
   Kipf TN, 2016, ARXIV
   Lee S., 1999, Transp Res Rec, V1678, P179, DOI DOI 10.3141/1678-22
   Li MZ, 2021, AAAI CONF ARTIF INTE, V35, P4189
   Li Y., 2018, C TRACK P
   Li ZS, 2022, IEEE T INTELL TRANSP, V23, P1456, DOI 10.1109/TITS.2020.3026836
   Liang W, 2023, IEEE T INTELL TRANSP, V24, P8431, DOI 10.1109/TITS.2022.3156266
   Liang W, 2021, ACM T MULTIM COMPUT, V17, DOI 10.1145/3391297
   Liang W, 2017, INT J DISTRIB SENS N, V13, DOI 10.1177/1550147717705552
   Liao BB, 2018, KDD'18: PROCEEDINGS OF THE 24TH ACM SIGKDD INTERNATIONAL CONFERENCE ON KNOWLEDGE DISCOVERY & DATA MINING, P537, DOI 10.1145/3219819.3219895
   Lv YS, 2015, IEEE T INTELL TRANSP, V16, P865, DOI 10.1109/TITS.2014.2345663
   Lv ZJ, 2018, PROCEEDINGS OF THE TWENTY-SEVENTH INTERNATIONAL JOINT CONFERENCE ON ARTIFICIAL INTELLIGENCE, P3470
   Mackenzie J, 2019, IEEE T INTELL TRANSP, V20, P1847, DOI 10.1109/TITS.2018.2843349
   Pelliccione P, 2017, J SYST ARCHITECT, V77, P83, DOI 10.1016/j.sysarc.2017.02.005
   Song C, 2020, AAAI CONF ARTIF INTE, V34, P914
   Song SJ, 2019, J SYST ARCHITECT, V97, P269, DOI 10.1016/j.sysarc.2019.01.012
   Srivastava S, 2021, J SYST ARCHITECT, V117, DOI 10.1016/j.sysarc.2021.102152
   Tian Y, 2018, NEUROCOMPUTING, V318, P297, DOI 10.1016/j.neucom.2018.08.067
   vanderVoort M, 1996, TRANSPORT RES C-EMER, V4, P307, DOI 10.1016/S0968-090X(97)82903-8
   Wang XY, 2020, WEB CONFERENCE 2020: PROCEEDINGS OF THE WORLD WIDE WEB CONFERENCE (WWW 2020), P1082, DOI 10.1145/3366423.3380186
   Williams BM, 2003, J TRANSP ENG, V129, P664, DOI 10.1061/(ASCE)0733-947X(2003)129:6(664)
   Wu YK, 2018, TRANSPORT RES C-EMER, V90, P166, DOI 10.1016/j.trc.2018.03.001
   Wu ZH, 2019, PROCEEDINGS OF THE TWENTY-EIGHTH INTERNATIONAL JOINT CONFERENCE ON ARTIFICIAL INTELLIGENCE, P1907
   Yang BS, 2019, Arxiv, DOI arXiv:1810.13320
   Yao HX, 2018, AAAI CONF ARTIF INTE, P2588
   Yu B, 2018, PROCEEDINGS OF THE TWENTY-SEVENTH INTERNATIONAL JOINT CONFERENCE ON ARTIFICIAL INTELLIGENCE, P3634
   Zhang KL, 2021, J SYST ARCHITECT, V117, DOI 10.1016/j.sysarc.2021.102101
   Zhang L, 2013, PROCD SOC BEHV, V96, P653, DOI 10.1016/j.sbspro.2013.08.076
   Zhang MH, 2018, ADV NEUR IN, V31
   Zhang SW, 2017, FUTURE GENER COMP SY, V72, P227, DOI 10.1016/j.future.2016.05.007
   Zhao L, 2020, IEEE T INTELL TRANSP, V21, P3848, DOI 10.1109/TITS.2019.2935152
   Zheng HF, 2021, IEEE T INTELL TRANSP, V22, P6910, DOI 10.1109/TITS.2020.2997352
   Zivot E., 2006, Modeling financial time series with S-Plus
NR 59
TC 18
Z9 18
U1 1
U2 14
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD DEC
PY 2022
VL 133
AR 102775
DI 10.1016/j.sysarc.2022.102775
EA NOV 2022
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 6R2BZ
UT WOS:000892114100004
DA 2024-07-18
ER

PT J
AU Nyangaresi, VO
AF Nyangaresi, Vincent Omollo
TI Lightweight anonymous authentication protocol for resource-constrained
   smart home devices based on elliptic curve cryptography
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Smart homes; Security; Privacy; Authentication; Attacks; Protocol
ID SCHEME
AB The communication channel between the smart home devices and the remote users is susceptible to numerous privacy and security compromise attacks. To address these issues, many authentication protocols have been developed. However, majority of these security schemes have vulnerabilities that may still be exploited to wreck havoc in smart homes. For instance, protocols based on low entropy passwords can be broken by polynomial time adversaries. Apart from security and privacy challenges, efficiency of the entire authentication process is another challenge that needs to be solved. To this end, most of the conventional smart home authentication protocols incur extensive storage, computation as well as communication overheads which are unsuitable for resource limited smart home devices. In this paper, an anonymous lightweight protocol is developed, based on one-way hashing and elliptic curve point multiplication operations. Formal verification of this protocol is executed using ProVerif while its informal security analysis demonstrates its robustness against majority of the smart home privacy and security attacks. In terms of operational efficiency, comparative analysis is carried out which shows that it incurs relatively low computation, storage and communication overheads.
C1 [Nyangaresi, Vincent Omollo] Tom Mboya Univ Coll, Fac Biol & Sci, Homabay, Kenya.
RP Nyangaresi, VO (corresponding author), Tom Mboya Univ Coll, Fac Biol & Sci, Homabay, Kenya.
EM vnyangaresi@tmuc.ac.ke
RI Nyangaresi, Vincent Omollo/AFR-3081-2022
OI Nyangaresi, Vincent Omollo/0000-0001-6546-8083
CR Abbasinezhad-Mood D, 2021, J SUPERCOMPUT, V77, P8082, DOI 10.1007/s11227-020-03552-z
   Abbasinezhad-Mood D, 2019, SECUR PRIVACY, V2, DOI 10.1002/spy2.74
   Far HAN, 2021, WIREL NETW, V27, P1389, DOI 10.1007/s11276-020-02523-9
   Chifor BC, 2018, FUTURE GENER COMP SY, V86, P740, DOI 10.1016/j.future.2017.05.048
   Debroy S, 2020, IEEE T NETW SERV MAN, V17, P890, DOI 10.1109/TNSM.2020.2978425
   Fakroon M, 2020, INTERNET THINGS-NETH, V9, DOI 10.1016/j.iot.2020.100158
   Fernandes E, 2016, P IEEE S SECUR PRIV, P636, DOI 10.1109/SP.2016.44
   Fu X, 2022, J SYST ARCHITECT, V122, DOI 10.1016/j.sysarc.2021.102344
   Jegadeesan S, 2020, IEEE ACCESS, V8, P48576, DOI 10.1109/ACCESS.2020.2977968
   Jiang Z, 2022, J SYST ARCHITECT, V123, DOI 10.1016/j.sysarc.2021.102368
   Jin CH, 2021, J SYST ARCHITECT, V121, DOI 10.1016/j.sysarc.2021.102317
   Kaur D, 2021, J INF SECUR APPL, V58, DOI 10.1016/j.jisa.2021.102787
   Kaur D, 2019, T EMERG TELECOMMUN T, V30, DOI 10.1002/ett.3745
   Khan AA, 2021, TELECOMMUN SYST, V78, P539, DOI 10.1007/s11235-021-00826-6
   Khan AA, 2021, J SYST ARCHITECT, V116, DOI 10.1016/j.sysarc.2021.102053
   Khan MA, 2018, FUTURE GENER COMP SY, V82, P395, DOI 10.1016/j.future.2017.11.022
   Kumar P, 2016, IEEE SENS J, V16, P254, DOI 10.1109/JSEN.2015.2475298
   Kumari S, 2019, IEEE ACCESS, V7, P39717, DOI 10.1109/ACCESS.2019.2905731
   Kumari S, 2017, FUTURE GENER COMP SY, V68, P320, DOI 10.1016/j.future.2016.10.004
   Lansky J., MATHEMATICS-BASEL, V9, P3241
   Lansky J., MATHEMATICS-BASEL, V9, P201
   Li JL, 2018, T EMERG TELECOMMUN T, V29, DOI 10.1002/ett.3295
   Li X, 2020, IEEE SYST J, V14, P39, DOI 10.1109/JSYST.2019.2899580
   Lu YR, 2017, MULTIMED TOOLS APPL, V76, P1801, DOI 10.1007/s11042-015-3166-4
   Naoui S, 2019, J NETW SYST MANAG, V27, P1020, DOI 10.1007/s10922-019-09496-x
   Nimmy K, 2022, IEEE ACCESS, V10, P176, DOI 10.1109/ACCESS.2021.3137175
   Nyangaresi Vincent Omollo, 2021, 2021 IEEE 6th International Forum on Research and Technology for Society and Industry (RTSI), P306, DOI 10.1109/RTSI50628.2021.9597324
   Nyangaresi V.O., 2021, LNICSSITE, V395, P3, DOI [10.1007/978-3-030-90016-8_1, DOI 10.1007/978-3-030-90016-8_1]
   Nyangaresi V.O., 2022, T EMERG TELECOMMUN T, V4528, P1
   Nyangaresi VO, 2021, IEEE INT CONF MICROW, P17, DOI 10.1109/COMCAS52219.2021.9629066
   Nyangaresi VO, 2021, 2021 IEEE 3RD GLOBAL POWER, ENERGY AND COMMUNICATION CONFERENCE (IEEE GPECOM2021), P202, DOI [10.1109/GPECOM52585.2021.9587322, 10.1109/GPECOM52585.2021.9607322]
   Oh J, 2021, SENSORS-BASEL, V21, DOI 10.3390/s21041488
   Parsons Emily Kate, 2020, PCI 2020: 24th Pan-Hellenic Conference on Informatics, P64, DOI 10.1145/3437120.3437277
   Patman J, 2020, IEEE T NETW SERV MAN, V17, P2380, DOI 10.1109/TNSM.2020.3010497
   Poh GS, 2021, IEEE T DEPEND SECURE, V18, P1095, DOI 10.1109/TDSC.2019.2914911
   Sarma R, 2022, J SYST ARCHITECT, V123, DOI 10.1016/j.sysarc.2021.102347
   Shin D, 2019, IEEE ACCESS, V7, P142531, DOI 10.1109/ACCESS.2019.2943929
   Shuai MX, 2019, COMPUT SECUR, V86, P132, DOI 10.1016/j.cose.2019.06.002
   Sivaraman V, 2018, IEEE TECHNOL SOC MAG, V37, P71, DOI 10.1109/MTS.2018.2826079
   Sun HM, 2018, IEEE T DEPEND SECURE, V15, P180, DOI 10.1109/TDSC.2016.2539942
   Tao M, 2018, FUTURE GENER COMP SY, V78, P1040, DOI 10.1016/j.future.2016.11.011
   Wang XD, 2021, IEEE T IND INFORM, V17, P7725, DOI 10.1109/TII.2021.3049405
   Wazid M, 2022, J SYST ARCHITECT, V123, DOI 10.1016/j.sysarc.2021.102370
   Wazid M, 2020, IEEE T DEPEND SECURE, V17, P391, DOI 10.1109/TDSC.2017.2764083
   Zou SH, 2022, IEEE SYST J, V16, P4938, DOI 10.1109/JSYST.2021.3127438
NR 45
TC 18
Z9 19
U1 2
U2 11
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD DEC
PY 2022
VL 133
AR 102763
DI 10.1016/j.sysarc.2022.102763
EA OCT 2022
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 5U3RC
UT WOS:000876467300002
DA 2024-07-18
ER

PT J
AU Huang, W
   Zeng, ZW
   Xiong, NN
   Mumtaz, S
AF Huang, Wei
   Zeng, Zhiwen
   Xiong, Neal N.
   Mumtaz, Shahid
TI JOET: Sustainable Vehicle-assisted Edge Computing for IoT devices
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Vehicle-assisted Edge Computing (VEC); Task offloading; Transmit power
   adjustment; Load balancing
ID RESOURCE-ALLOCATION; MOBILE; COMMUNICATION; EFFICIENT; INTERNET;
   NETWORK; SYSTEMS; SCHEME
AB Network-accessible task offloading is for low latency; offline task offloading is for low cost. Offline devices cannot directly access service nodes due to lack of resources. Accordingly, the latter involves more steps and optimization variables such as: where to offload tasks, how to allocate computation resources, how to adjust offloading ratio and transmit power, and such optimization variables and hybrid combination features are highly coupled with each other. In this paper, we first formulate a Mixed Integer Nonlinear Programming Problem (MINLP) for such task offloading under energy and delay constraints. Furthermore, we decompose it into two subproblems so as to efficiently solve the formulated MINLP, and design a low-cost and low -complexity Joint Optimization for Energy Consumption and Task Processing Delay (JOET) algorithm to optimize selection decisions, resource allocation, offloading ratio and transmit power adjustment. We carry out extensive simulation experiments to validate JOET. Simulation results demonstrate that JOET outperforms many representative existing schemes in quickly converge and effective reduction of energy consumption and delay. Specifically, the average energy consumption and the average delay have been reduced by 15.93% and 13.70%, respectively, and the load balancing efficiency has increased by 10.20%.
C1 [Huang, Wei; Zeng, Zhiwen] Cent South Univ, Sch Comp Sci & Engn, Changsha 410083, Peoples R China.
   [Xiong, Neal N.] Ningxia Univ, Sch Informat Engn, Yinchuan 750021, Peoples R China.
   [Xiong, Neal N.] Sul Ross State Univ, Dept Comp Sci & Math, Alpine, TX 79830 USA.
   [Mumtaz, Shahid] Inst Telecomunicacoes, Campus Univ Santiago, P-1049001 Aveiro, Portugal.
C3 Central South University; Ningxia University; Texas State University
   System; Universidade de Aveiro
RP Zeng, ZW (corresponding author), Cent South Univ, Sch Comp Sci & Engn, Changsha 410083, Peoples R China.; Xiong, NN (corresponding author), Sul Ross State Univ, Dept Comp Sci & Math, Alpine, TX 79830 USA.
EM zengzhiwen@csu.edu.cn; xiongnaixue@gmail.com
RI Chen-Hu, Kun/C-3954-2018; xiong, naixue/M-4277-2019
OI xiong, naixue/0000-0002-0394-4635
FU National Natural Science Foundation of China [62072475, 61772554]
FX Acknowledgment This work was supported in part by the National Natural
   Science Foundation of China (No. 62072475, No. 61772554) .
CR Amponis G, 2021, J SYST ARCHITECT, V120, DOI 10.1016/j.sysarc.2021.102281
   Awwal AM, 2019, APPL NUMER MATH, V145, P507, DOI 10.1016/j.apnum.2019.05.012
   Bai J., 2022, IEEE Internet Things J, DOI 10.1109/JIOT.2022.3150765
   Bonola M, 2016, AD HOC NETW, V43, P43, DOI 10.1016/j.adhoc.2016.02.002
   Boursianis AD, 2022, INTERNET THINGS-NETH, V18, DOI 10.1016/j.iot.2020.100187
   Boyd S., 2004, CONVEX OPTIMIZATION
   Bute MS, 2021, IEEE T VEH TECHNOL, V70, P13149, DOI 10.1109/TVT.2021.3117847
   Chen C, 2023, IEEE INTERNET THINGS, V10, P3215, DOI 10.1109/JIOT.2022.3143529
   Chen X, 2022, IEEE T IND INFORM, V18, P2820, DOI 10.1109/TII.2021.3075464
   Cisco, 2020, FIGHT COVID 19 CHIN
   Dai YY, 2019, IEEE INTERNET THINGS, V6, P4377, DOI 10.1109/JIOT.2018.2876298
   Feng MJ, 2021, IEEE T VEH TECHNOL, V70, P8108, DOI 10.1109/TVT.2021.3091458
   Guo JW, 2021, J SYST ARCHITECT, V119, DOI 10.1016/j.sysarc.2021.102219
   Han B, 2012, IEEE T MOBILE COMPUT, V11, P821, DOI 10.1109/TMC.2011.101
   Hong MY, 2016, IEEE SIGNAL PROC MAG, V33, P57, DOI 10.1109/MSP.2015.2481563
   Huang JW, 2022, IEEE T VEH TECHNOL, V71, P1964, DOI 10.1109/TVT.2021.3133696
   Huang MF, 2022, IEEE J SEL AREA COMM, V40, P1652, DOI 10.1109/JSAC.2022.3143205
   Huang SB, 2021, IEEE T NETW SCI ENG, V8, P2087, DOI 10.1109/TNSE.2020.3014455
   Huang W, 2020, COMPUT COMMUN, V164, P201, DOI 10.1016/j.comcom.2020.10.019
   Huang XM, 2021, IEEE T VEH TECHNOL, V70, P9355, DOI 10.1109/TVT.2021.3098170
   Islam A, 2021, J SYST ARCHITECT, V118, DOI 10.1016/j.sysarc.2021.102225
   Jiang HB, 2023, IEEE T MOBILE COMPUT, V22, P4000, DOI 10.1109/TMC.2022.3150432
   Kleinberg J., 2006, Algorithm Design
   Li L, 2008, IEEE INFOCOM SER, P1678
   Liu CH, 2020, IEEE INTERNET THINGS, V7, P7999, DOI 10.1109/JIOT.2020.2997720
   Liu JL, 2022, IEEE INTERNET THINGS, V9, P10382, DOI 10.1109/JIOT.2021.3115807
   Lueth K. L., 2018, IOT ANAL         AUG
   Ma HR, 2022, IEEE T VEH TECHNOL, V71, P4322, DOI 10.1109/TVT.2022.3147027
   Marr B., 2018, FORBES, P1
   Ndikumana A, 2020, IEEE T MOBILE COMPUT, V19, P1359, DOI 10.1109/TMC.2019.2908403
   Qi YL, 2021, IEEE INTERNET THINGS, V8, P17762, DOI 10.1109/JIOT.2021.3083065
   Ren J, 2016, IEEE T WIREL COMMUN, V15, P3143, DOI 10.1109/TWC.2016.2517618
   Sarmiento M, 2021, IEEE T CIRCUITS-II, V68, P3182, DOI 10.1109/TCSII.2021.3090102
   SHMOYS DB, 1993, MATH PROGRAM, V62, P461, DOI 10.1007/BF01585178
   Sun T, 2019, IEEE-ASME T MECH, V24, P271, DOI 10.1109/TMECH.2019.2891297
   Tan L, 2022, IEEE T WIREL COMMUN, V21, P1960, DOI 10.1109/TWC.2021.3108641
   Tan T, 2022, ACM T SENSOR NETWORK, V18, DOI 10.1145/3476512
   Teng H., 2022, IEEE Trans. Mobile Comput.
   Tran-Dang H, 2021, IEEE T PARALL DISTR, V32, P2491, DOI 10.1109/TPDS.2021.3067654
   Wan SH, 2020, COMPUT COMMUN, V149, P99, DOI 10.1016/j.comcom.2019.10.012
   Xu HT, 2021, IEEE T WIREL COMMUN, V20, P3107, DOI 10.1109/TWC.2020.3047496
   Xu Y, 2021, IEEE T VEH TECHNOL, V70, P12253, DOI 10.1109/TVT.2021.3112853
   Yang L, 2022, IEEE T PARALL DISTR, V33, P2540, DOI 10.1109/TPDS.2022.3144994
   Yang L, 2020, IEEE INTERNET THINGS, V7, P148, DOI 10.1109/JIOT.2019.2946276
   Yu YH, 2016, IEEE GLOB COMM CONF, DOI 10.1109/GLOCOM.2016.7841937
   Zhan WH, 2020, IEEE T VEH TECHNOL, V69, P3341, DOI 10.1109/TVT.2020.2966500
   Zhang L, 2021, IEEE T VEH TECHNOL, V70, P6085, DOI 10.1109/TVT.2021.3076980
   Zhang TK, 2020, IEEE T IND INFORM, V16, P5505, DOI 10.1109/TII.2019.2948406
   Zhou FH, 2018, IEEE J SEL AREA COMM, V36, P1927, DOI 10.1109/JSAC.2018.2864426
   Zhou W, 2021, IEEE T VEH TECHNOL, V70, P5172, DOI 10.1109/TVT.2021.3075018
   Zhu XY, 2022, IEEE T INTELL TRANSP, V23, P2422, DOI 10.1109/TITS.2021.3114295
NR 51
TC 1
Z9 1
U1 3
U2 16
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2022
VL 131
AR 102686
DI 10.1016/j.sysarc.2022.102686
EA AUG 2022
PG 16
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 5R8SB
UT WOS:000874774200001
DA 2024-07-18
ER

PT J
AU Arreola, AR
   Verykios, TD
   Navarro, MAG
   Cortes, CFC
AF Arreola, Alberto Rodriguez
   Verykios, Theodoros D.
   Navarro, Marco A. Gurrola
   Cortes, Carlos F. Calvillo
TI Federated time persistency in intermittently powered IoT systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Energy harvesting; IoT; Intermittent computing; Time persistency
ID DESIGN
AB The concept of intermittent computing has been recently proposed, which aims to remove batteries by adding small capacitors or directly powering computing systems from the energy harvesting source, retaining computation despite the intermittent nature of the supply. However, certain trivial functions of typical IoT platforms such as performing long-running computation and wireless transmission, or keeping track of time, pose a real challenge in a system with a small amount or total absence of energy storage. This paper proposes a novel framework for time persistency with diverse granularity, based on an hourglass strategy, which includes two small capacitors whose discharge rate is used to calculate the elapsed time from one power cycle to another. The proposed framework was implemented and tested in a real-life IoT system which is used to monitor the temperature of a motorised machine. The experimental results demonstrated an improvement of at least 73.4% in error rate of time measurements, and a minimum reduction of 48.3% in energy consumption against state-of-the-art approaches.
C1 [Arreola, Alberto Rodriguez] Tecnol Monterrey, Sch Engn & Sci, Guadalajara, Mexico.
   [Verykios, Theodoros D.] Univ Southampton, Sch Elect & Comp Sci, Southampton, England.
   [Navarro, Marco A. Gurrola] Univ Guadalajara, Dept Electrophoton Engn, Guadalajara, Mexico.
   [Cortes, Carlos F. Calvillo] Continental Automot, Guadalajara, Mexico.
C3 Tecnologico de Monterrey; University of Southampton; Universidad de
   Guadalajara
RP Verykios, TD (corresponding author), Univ Southampton, Sch Elect & Comp Sci, Southampton, England.
EM alberto.r.arreola@tec.mx; T.Verykios@soton.ac.uk;
   marco.gurrola@academicos.udg.mx;
   carlos.calvillo@continental-corporation.com
RI Arreola, Alberto/GWC-8760-2022; Arreola, Alberto/ABQ-9421-2022
OI Verykios, Theodoros D./0000-0002-4209-1356; Rodriguez Arreola,
   Alberto/0000-0001-7426-9465
FU Mexican CONACYT; Tecnologico de Monterrey
FX This work was supported in part by the Mexican CONACYT and Tecnologico
   de Monterrey.
CR [Anonymous], 2013, P 11 ACM C EMB NETW
   [Anonymous], 2008, Nordic Semiconductors
   [Anonymous], 2008, P 2008 WORKSH POW AW
   [Anonymous], 2011, TEXAS INSTRUMENTS MS
   Arreola A.R., 2017, P 5 ACM INT WORKSHOP, P37, DOI [10.1145/3142992.3143000, DOI 10.1145/3142992.3143000]
   Arreola A.R., 2019, THESIS U SOUTHAMPTON
   Arreola AR, 2018, SENSORS-BASEL, V18, DOI 10.3390/s18010172
   Balsamo D, 2020, IEEE SENS J, V20, P10687, DOI 10.1109/JSEN.2020.2993213
   Balsamo D, 2016, IEEE T COMPUT AID D, V35, P1968, DOI 10.1109/TCAD.2016.2547919
   Balsamo D, 2015, IEEE EMBED SYST LETT, V7, P15, DOI 10.1109/LES.2014.2371494
   Deep V., 2020, 2020 IEEE REAL TIM S
   Hester J, 2017, PROCEEDINGS OF THE 15TH ACM CONFERENCE ON EMBEDDED NETWORKED SENSOR SYSTEMS (SENSYS'17), DOI 10.1145/3131672.3131673
   Hester J, 2016, ACM T EMBED COMPUT S, V15, DOI 10.1145/2903140
   Jayakumar H, 2014, I CONF VLSI DESIGN, P330, DOI 10.1109/VLSID.2014.63
   Lukosevicius Giedrius., 2017, Proceedings of the Fifth ACM International Workshop on Energy Harvesting and Energy-Neutral Sensing Systems, P31
   Maeng K, 2018, PROCEEDINGS OF THE 13TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P129
   Merrett GV, 2017, DES AUT TEST EUROPE, P960, DOI 10.23919/DATE.2017.7927130
   Merrett GV, 2016, DES AUT CON, DOI 10.1145/2897937.2905011
   Naderiparizi S, 2015, IEEE INT CONF RFID, P166, DOI 10.1109/RFID.2015.7113088
   Rahmati Amir, 2012, P 21 USENIX C SEC S, P36
   Ransford B, 2011, ACM SIGPLAN NOTICES, V46, P159, DOI [10.1145/1961296.1950386, 10.1145/1961295.1950386]
   Rodriguez A, 2017, 2017 IEEE SENSORS APPLICATIONS SYMPOSIUM (SAS)
   Rodriguez Arreola A., 2015, Proceedings of the 3rd International Workshop on Energy Harvesting Energy Neutral Sensing Systems, P3
   Sample AP, 2008, IEEE T INSTRUM MEAS, V57, P2608, DOI 10.1109/TIM.2008.925019
   Senkans U., 2017, P 15 ACM C EMB NETW
   Sivrikaya F, 2004, IEEE NETWORK, V18, P45, DOI 10.1109/MNET.2004.1316761
   Talla V, 2015, IEEE INT CONF RFID, P47, DOI 10.1109/RFID.2015.7113072
   Van der Woude J, 2016, PROCEEDINGS OF OSDI'16: 12TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P17
   Verykios TD, 2019, SUSTAIN COMPUT-INFOR, V22, P167, DOI 10.1016/j.suscom.2018.07.003
   Yong S., J PHYS C SER
NR 30
TC 4
Z9 4
U1 0
U2 1
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2022
VL 130
AR 102667
DI 10.1016/j.sysarc.2022.102667
EA JUL 2022
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 3X4DR
UT WOS:000842993200001
DA 2024-07-18
ER

PT J
AU Lawrence, H
   Ezeobi, U
   Tauil, O
   Nosal, J
   Redwood, O
   Zhuang, YY
   Bloom, G
AF Lawrence, Heather
   Ezeobi, Uchenna
   Tauil, Orly
   Nosal, Jacob
   Redwood, Owen
   Zhuang, Yanyan
   Bloom, Gedare
TI CUPID: A labeled dataset with Pentesting for evaluation of network
   intrusion detection
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Network intrusion detection; Feature selection
AB Reproducibility of network intrusion detection research necessitates widely available datasets that represent real-world scenarios. One of the key omissions of existing datasets used in empirical evaluations of network intrusions is the lack of human-generated traffic with accurate labels to distinguish benign and malicious behavior. Using an emulated network environment with a vulnerable web application, we collected baseline traffic, human-generated normal user traffic, automated attacks, and the attacks of ten human penetration testers of varying abilities. We preprocessed this collected data to produce a new dataset named the Colorado University Pentesting Intrusion Dataset (CUPID). The attacks span from reconnaissance activities to delivery of an exploit payload. To our knowledge, this is the first collection that provides labeled, Institutional Review Board-approved, benign and attacker data that is publicly available. The CUPID dataset can be used to train and test the limits of classification-based machine learning algorithms used for network intrusion detection systems.
C1 [Lawrence, Heather; Ezeobi, Uchenna; Zhuang, Yanyan; Bloom, Gedare] Univ Colorado, Colorado Springs, CO 80918 USA.
   [Tauil, Orly; Nosal, Jacob; Redwood, Owen] Univ Nebraska, Nebraska Appl Res Inst, Omaha, NE 68106 USA.
C3 University of Colorado System; University of Colorado at Colorado
   Springs; University of Nebraska System
RP Lawrence, H (corresponding author), Univ Colorado, Colorado Springs, CO 80918 USA.
EM hlawrenc@uccs.edu
OI Ezeobi, Uchenna/0000-0003-2899-3406; Bloom, Gedare/0000-0002-5677-7092
FU National Science Foundation, United States grant [OAC-2001789,
   OAC-1920462, OAC-2115134]; Silicon Valley Foundation; Cisco Research
   Center; Colorado State Bill [18-086]
FX This work is supported in part by National Science Foundation, United
   States grant OAC-2001789, National Science Foundation, United States
   grant OAC-1920462, National Science Foundation, United States grant
   OAC-2115134, Colorado State Bill 18-086, and by a grant from the Silicon
   Valley Foundation as an award through the Cisco Research Center. The
   authors would like to thank Chris Shenefiel, Blake Anderson, and the
   security professionals that donated their expertise to help make this
   research a success.
CR Amit I, 2019, Arxiv, DOI arXiv:1812.07858
   Anderson B, 2017, KDD'17: PROCEEDINGS OF THE 23RD ACM SIGKDD INTERNATIONAL CONFERENCE ON KNOWLEDGE DISCOVERY AND DATA MINING, P1723, DOI 10.1145/3097983.3098163
   Anderson B, 2016, AISEC'16: PROCEEDINGS OF THE 2016 ACM WORKSHOP ON ARTIFICIAL INTELLIGENCE AND SECURITY, P35, DOI 10.1145/2996758.2996768
   [Anonymous], 2018, J COMPUT COMMUN, DOI DOI 10.4236/JCC.2018.65010
   Axelsson S., 2000, ACM Transactions on Information and Systems Security, V3, P186, DOI 10.1145/357830.357849
   Baldin I, 2019, IEEE INTERNET COMPUT, V23, P38, DOI 10.1109/MIC.2019.2958545
   Bloom G, 2018, 2018 14TH IEEE INTERNATIONAL WORKSHOP ON FACTORY COMMUNICATION SYSTEMS (WFCS 2018)
   Buczak AL, 2016, IEEE COMMUN SURV TUT, V18, P1153, DOI 10.1109/COMST.2015.2494502
   Chae HeeSu., 2013, RECENT ADV COMPUTER, P184
   Chun B, 2003, ACM SIGCOMM COMP COM, V33, P3, DOI 10.1145/956993.956995
   Cisco Umbrella, 2016, CISCO UMBRELLA POPUL
   DEF CON, 2000, DEFCON 8 10 11 CTF D
   Elliott Chip, 2008, 2008 33rd IEEE Conference on Local Computer Networks (LCN 2008), DOI 10.1109/LCN.2008.4664143
   Farahani G, 2020, SECUR COMMUN NETW, V2020, DOI 10.1155/2020/8875404
   Garcia S, 2014, COMPUT SECUR, V45, P100, DOI 10.1016/j.cose.2014.05.011
   Gilmore C., 2016, P INT C SECURITY MAN, P292
   Haider W, 2017, J NETW COMPUT APPL, V87, P185, DOI 10.1016/j.jnca.2017.03.018
   Hofstede R, 2014, ACM SIGCOMM COMP COM, V44, P21, DOI 10.1145/2677046.2677050
   Holbrook AL, 2003, PUBLIC OPIN QUART, V67, P79, DOI 10.1086/346010
   Kacic M, 2014, INT CONF INTERNET, P229
   Keizer Gregg, 2019, WINDOWS NUMBERS UPGR
   Keysight, 2020, PERFECTSTORM
   Kolias C, 2016, IEEE COMMUN SURV TUT, V18, P184, DOI 10.1109/COMST.2015.2402161
   Kurniabudi, 2020, IEEE ACCESS, V8, P132911, DOI 10.1109/ACCESS.2020.3009843
   Lippmann R, 2000, LECT NOTES COMPUT SC, V1907, P162
   LLC, 2020, QOSIENT
   Mishra P, 2019, IEEE COMMUN SURV TUT, V21, P686, DOI 10.1109/COMST.2018.2847722
   Moustafa N, 2015, 2015 MILITARY COMMUNICATIONS AND INFORMATION SYSTEMS CONFERENCE (MILCIS)
   Qualys SSL Labs, 2021, SSL PULSE
   Revathi S., 2013, INT J ENG RES TECHNO, V2, P1848
   Ring M, 2019, COMPUT SECUR, V86, P147, DOI 10.1016/j.cose.2019.06.005
   Ring M, 2019, COMPUT SECUR, V82, P156, DOI 10.1016/j.cose.2018.12.012
   Ring M, 2017, DATA ANALYTIC, P3, DOI 10.1007/978-3-319-59439-2_1
   Sharafaldin I, 2018, ICISSP: PROCEEDINGS OF THE 4TH INTERNATIONAL CONFERENCE ON INFORMATION SYSTEMS SECURITY AND PRIVACY, P108, DOI 10.5220/0006639801080116
   Shiravi A, 2012, COMPUT SECUR, V31, P357, DOI 10.1016/j.cose.2011.12.012
   Sommer R, 2010, P IEEE S SECUR PRIV, P305, DOI 10.1109/SP.2010.25
   Tavallaee M., 2009, P 2009 IEEE S COMPUT, P1, DOI DOI 10.1109/CISDA.2009.5356528
   Tavallaee M, 2010, IEEE T SYST MAN CY C, V40, P516, DOI 10.1109/TSMCC.2010.2048428
   University of California-Irvine, 1999, KDD CUP DATA
   White GB, 2010, IEEE SECUR PRIV, V8, P59, DOI 10.1109/MSP.2010.166
   Williams Dwayne, 2019, COLLEGIATE CYBER DEF
   Xin Y, 2018, IEEE ACCESS, V6, P35365, DOI 10.1109/ACCESS.2018.2836950
   zeek, 2020, ZEEK NETWORK SECURIT
NR 43
TC 5
Z9 5
U1 1
U2 12
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2022
VL 129
AR 102621
DI 10.1016/j.sysarc.2022.102621
EA JUL 2022
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 4O9RS
UT WOS:000855031800010
DA 2024-07-18
ER

PT J
AU Peccerillo, B
   Mannino, M
   Mondelli, A
   Bartolini, S
AF Peccerillo, Biagio
   Mannino, Mirco
   Mondelli, Andrea
   Bartolini, Sandro
TI A survey on hardware accelerators: Taxonomy, trends, challenges, and
   perspectives
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Accelerators; Domain-Specific Architectures; Survey; Taxonomy;
   Classification; Data-parallel; Machine Learning; PIM; CGRA; Open
   challenges; Future research directions
ID DEEP NEURAL-NETWORKS; IN-MEMORY; EFFICIENT; ARCHITECTURE; AWARE;
   COMPRESSION; DIANNAO; CLOUD; GPUS; Q100
AB In recent years, the limits of the multicore approach emerged in the so-called "dark silicon" issue and diminishing returns of an ever-increasing core count. Hardware manufacturers, out of necessity, switched their focus to accelerators, a new paradigm that pursues specialization and heterogeneity over generality and homogeneity. They are special-purpose hardware structures separated from the CPU with aspects that exhibit a high degree of variability. We define a taxonomy based on fourteen of these aspects, grouped in four macro categories: general aspects, host coupling, architecture, and software aspects. According to it, we categorize around 100 accelerators of the last decade from both industry and academia, and critically analyze emerging trends. We complete our discussion with throughput and efficiency figures. Then, we discuss some prominent open challenges that accelerators are facing, analyzing state-of-the-art solutions, and suggesting prospective research directions for the future.
C1 [Peccerillo, Biagio; Mannino, Mirco; Bartolini, Sandro] Univ Siena, Dept Informat Engn & Math, Siena, Italy.
   [Mondelli, Andrea] Huawei Technol Res & Dev UK Ltd, Cambridge, England.
C3 University of Siena; Huawei Technologies
RP Peccerillo, B (corresponding author), Univ Siena, Dept Informat Engn & Math, Siena, Italy.
EM peccerillo@diism.unisi.it
RI Peccerillo, Biagio/AAF-1930-2021; Mannino, Mirco/JJE-0718-2023
OI Peccerillo, Biagio/0000-0002-4998-0092; Mannino,
   Mirco/0000-0003-1660-3984
CR Abts D, 2020, ANN I S COM, P145, DOI 10.1109/ISCA45697.2020.00023
   Addazi L., 2019, P 22 INT C MOD DRIV, P318
   Ahn J, 2015, 2015 ACM/IEEE 42ND ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA), P105, DOI 10.1145/2749469.2750386
   Akbari O, 2020, IEEE T COMPUT AID D, V39, P2558, DOI 10.1109/TCAD.2019.2937738
   Akbari O, 2018, DES AUT TEST EUROPE, P413, DOI 10.23919/DATE.2018.8342045
   AMD, 2016, ROCM NEW ER OP GPU C
   AMD, 2019, RDNA ARCH
   AMD, 2021, AMD RDNAT 2 GRAPH AR
   AMD, 2021, AMD MICR DIRECTX 12
   Amdahl G.M., 1967, AFIPS 1967 SPRING JO, P483
   Andión JM, 2013, PARALLEL COMPUT, V39, P442, DOI 10.1016/j.parco.2013.04.003
   Andri R, 2018, IEEE T COMPUT AID D, V37, P48, DOI 10.1109/TCAD.2017.2682138
   Angstadt K, 2016, ACM SIGPLAN NOTICES, V51, P593, DOI 10.1145/2954679.2872393
   Ankit A, 2019, TWENTY-FOURTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXIV), P715, DOI 10.1145/3297858.3304049
   [Anonymous], 2015, P GREAT LAK S VLSI
   [Anonymous], 2018, ARXIV
   [Anonymous], 2015, OPENCL SPECIFICATION
   [Anonymous], 2015, 2015 IFIP IEEE INT C
   [Anonymous], 2014, COMPUTER GRAPHICS PR
   [Anonymous], 2015, MISCELLANEOUS
   [Anonymous], 2012, OPENCL SPECIFICATION
   [Anonymous], 2016, Intel Xeon Phi Processor: Your Path to Deeper Insight
   [Anonymous], 2007, Solid-State Circuits Society Newsletter, IEEE, DOI [DOI 10.1109/N-SSC.2007.4785534, 10.1109/N-SSC.2007.4785534]
   [Anonymous], 2015, UltraScale Architecture and Product Overview
   [Anonymous], 2017, COMPUTER ARCHITECTUR
   [Anonymous], 1999, OpenGL programming guide: the official guide to learning OpenGL
   [Anonymous], 2019, 2019 IEEE Hot Chips 31 Symposium (HCS), P1
   Apache Incubator, 2018, FLEX EFF LIB DEEP LE
   Apache Software Foundation, 2021, APACHE HADOOP
   Apalkov D, 2013, ACM J EMERG TECH COM, V9, DOI 10.1145/2463585.2463589
   Apostolakis S, 2020, TWENTY-FIFTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXV), P351, DOI 10.1145/3373376.3378458
   Apple, 2020, M1, pM1
   Apple, 2021, MET ACC GRAPH MUCH M
   Apple Inc, COR ML
   Arm, 2019, MAL G77
   Arm, 2020, MAL G78
   Arm, 2016, MAL G71
   Arm, 2017, MAL G72
   Arm, 2021, ARM MAL GPU DAT
   Arm, 2018, MAL G76
   ATLAS collaboration, 2020, ATL-SOFT-PUB-2020-006
   Augonnet C, 2011, CONCURR COMP-PRACT E, V23, P187, DOI 10.1002/cpe.1631
   Bai J., 2019, Open neural network exchange
   Bartolini S., 2020, FUNDAMENTALS STANDAR, Vsecond
   Biswas A, 2018, ISSCC DIG TECH PAP I, P488, DOI 10.1109/ISSCC.2018.8310397
   Blaiech AG, 2019, J SYST ARCHITECT, V98, P331, DOI 10.1016/j.sysarc.2019.01.007
   Bonshor Gavin, 2022, AMD Releases Milan-X CPUs With 3D V-Cache: EPYC 7003 Up to 64 Cores and 768 MB L3 Cache
   Boroumand A, 2019, PROCEEDINGS OF THE 2019 46TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA '19), P629, DOI 10.1145/3307650.3322266
   Boudier P, 2011, MEMORY SYSTEM FUSION
   Brett B, 2016, MULTICHANNEL DRAM MC
   Buchty R, 2012, CONCURR COMP-PRACT E, V24, P663, DOI 10.1002/cpe.1904
   Bueno J, 2011, LECT NOTES COMPUT SC, V6852, P555, DOI 10.1007/978-3-642-23400-2_52
   Businesswire, 2014, ProjectManagement.com and ProjectsAtWork.com join the PMI family
   Businesswire, 2015, BUSINESSWIRE
   Cardoso J.M.P, 2017, Embedded Computing for High Performance: Efficient Mapping of Computations Using Customization, Code Transformations and Compilation, Vfirst
   Carmigniani J, 2011, HANDBOOK OF AUGMENTED REALITY, P3, DOI 10.1007/978-1-4614-0064-6_1
   Cascaval C, 2010, IBM J RES DEV, V54, DOI 10.1147/JRD.2010.2059721
   Caulfield A.M., 2016 49 ANN IEEE ACM
   Cavigelli L, 2017, IEEE T CIRC SYST VID, V27, P2461, DOI 10.1109/TCSVT.2016.2592330
   CBC News, 2020, What you need to know about right education [Web page]
   CCIX, 2020, 209 WEBS
   CCIX Consortium, 2019, INTR CCIX
   Cerebras, FUT AI IS HER
   Chattopadhyay A, 2013, VLSI DES, DOI 10.1155/2013/683615
   Chen TQ, 2016, KDD'16: PROCEEDINGS OF THE 22ND ACM SIGKDD INTERNATIONAL CONFERENCE ON KNOWLEDGE DISCOVERY AND DATA MINING, P785, DOI 10.1145/2939672.2939785
   Chen TS, 2014, ACM SIGPLAN NOTICES, V49, P269, DOI 10.1145/2541940.2541967
   Chen WH, 2018, ISSCC DIG TECH PAP I, P494, DOI 10.1109/ISSCC.2018.8310400
   Chen YR, 2020, ENGINEERING-PRC, V6, P264, DOI 10.1016/j.eng.2020.01.007
   Chen YH, 2019, IEEE J EM SEL TOP C, V9, P292, DOI 10.1109/JETCAS.2019.2910232
   Chen YH, 2016, CONF PROC INT SYMP C, P367, DOI 10.1109/ISCA.2016.40
   Chen YH, 2016, ISSCC DIG TECH PAP I, V59, P262, DOI 10.1109/ISSCC.2016.7418007
   Chen YJ, 2016, COMMUN ACM, V59, P105, DOI 10.1145/2996864
   Chen YJ, 2014, INT SYMP MICROARCH, P609, DOI 10.1109/MICRO.2014.58
   Cheng M, 2019, IEEE T COMPUT AID D, V38, P834, DOI 10.1109/TCAD.2018.2824304
   Chi P, 2016, CONF PROC INT SYMP C, P27, DOI 10.1109/ISCA.2016.13
   Chollet F, 2015, KERAS
   Chou T, 2019, MICRO'52: THE 52ND ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, P114, DOI 10.1145/3352460.3358328
   Chromczak J, 2020, 2020 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA '20), P140, DOI 10.1145/3373087.3375308
   Codrescu L, 2013, QUALCOMM HEXAGON DSP
   Comtech EF Data Corporation, 2015, AHA374 AHA378 PCI EX
   Comtech EF Data Corporation, 2016, AHA604 AHA605 RSA KE
   Comtech EF Data Corporation, 2014, AHA371 AHA372 PCI EX
   Cong J, 2017, INT S HIGH PERF COMP, P37, DOI 10.1109/HPCA.2017.19
   Cong J, 2014, ANN IEEE SYM FIELD P, P9, DOI 10.1109/FCCM.2014.12
   Consortium H., 2013, Hybrid memory cube specification 2.1
   Coral, 2020, PYCORAL API OV
   Coral, 2019, USB ACC DAT
   Cota EG, 2015, DES AUT CON, DOI 10.1145/2744769.2744794
   Cross J, 2019, INSIDE APPLES A13 BI
   Cutress Ian, 2019, HOT CHIPS 31 LIVE BL
   CXL Consortium, 2022, Compute Express Link: The Breakthrough CPU-to-Device Interconnect
   Cyphers S., 2018, ARXIV PREPRINTARXIV1
   Dai GH, 2019, IEEE T COMPUT AID D, V38, P640, DOI 10.1109/TCAD.2018.2821565
   Dally WJ, 2020, COMMUN ACM, V63, P48, DOI 10.1145/3361682
   Dashti M, 2017, ACM SIGPLAN NOTICES, V52, P59, DOI 10.1145/3156685.3092256
   Dave S, 2019, ACM T EMBED COMPUT S, V18, DOI 10.1145/3358198
   Davidson Allan., 2015, A New FPGA Architecture and Leading-Edge FinFET Process Technology Promise to Meet Next-Generation System Requirements
   Davies J, 2016, IEEE HOT CHIP SYMP
   DeHon A, 2015, P IEEE, V103, P355, DOI 10.1109/JPROC.2014.2387696
   Deng L, 2020, P IEEE, V108, P485, DOI 10.1109/JPROC.2020.2976475
   Dennis J. B., 1974, Programming Symposium, P362
   Dennis J. B., 1975, A preliminary architecture for a basic data-flow processor
   Dennis J.B, 1974, PRELIMINARY ARCHITEC, P402
   Devaux F., 2019, 2019 IEEE HOT CHIPS, P1, DOI DOI 10.1109/HOTCHIPS.2019.8875680
   Dlugosch P, 2014, IEEE T PARALL DISTR, V25, P3088, DOI 10.1109/TPDS.2014.8
   Donovan Alan A.A., 2015, The Go Programming Language, V1st
   Du ZD, 2015, PROCEEDINGS OF THE 48TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO-48), P494, DOI 10.1145/2830772.2830789
   Du ZD, 2015, 2015 ACM/IEEE 42ND ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA), P92, DOI 10.1145/2749469.2750389
   Duch L, 2019, IEEE EMBED SYST LETT, V11, P50, DOI 10.1109/LES.2018.2849267
   Eckert C, 2018, CONF PROC INT SYMP C, P383, DOI 10.1109/ISCA.2018.00040
   Edwards H. Carter, 2013, 2013 Extreme Scaling Workshop (xsw 2013), P18, DOI 10.1109/XSW.2013.7
   Esmaeilzadeh H, 2011, ISCA 2011: PROCEEDINGS OF THE 38TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P365, DOI 10.1145/2024723.2000108
   Fan G, 2018, COMMUNICATE, P36
   Fang J, 2017, INT SYMP DISTR COMPU, P19, DOI 10.1109/DCABES.2017.12
   Farmahini-Farahani A, 2015, INT S HIGH PERF COMP, P283, DOI 10.1109/HPCA.2015.7056040
   Fowers J, 2015, ANN IEEE SYM FIELD P, P52, DOI 10.1109/FCCM.2015.46
   Frumusanu A, 2020, HUAWEI ANNOUNCES MAT
   Frumusanu A, 2020, QUALCOMM DETAILS SNA
   Frumusanu A, 2019, SNAPDRAGON 865 PERFO
   Frumusanu A, 2019, HUAWEI MATE 30 PRORE
   Frumusanu A., 2019, The Apple iPhone 11, 11 Pro & 11 Pro Max Review: Performance, Battery, & Camera Elevated
   Frumusanu Andrei., 2020, 2020 MAC MINI UNLEAS
   Fujiki D., 2021, In-/Near-Memory Computing
   Fujiki D, 2018, ACM SIGPLAN NOTICES, V53, P1, DOI [10.1145/3173162.3173171, 10.1145/3296957.3173171]
   G.B. Team, TENSORFLOW MOB IOT
   Gaide B, 2019, PROCEEDINGS OF THE 2019 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA'19), P84, DOI 10.1145/3289602.3293906
   Gaillardon PE, 2016, DES AUT TEST EUROPE, P427
   Gailly J.-l., 2006, GNU GZIP SUMMARY
   Gao F, 2019, MICRO'52: THE 52ND ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, P100, DOI 10.1145/3352460.3358260
   Gao MY, 2017, TWENTY-SECOND INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXII), P751, DOI 10.1145/3037697.3037702
   Gao MY, 2016, INT S HIGH PERF COMP, P126, DOI 10.1109/HPCA.2016.7446059
   Gao MY, 2015, INT CONFER PARA, P113, DOI 10.1109/PACT.2015.22
   García-Guirado A, 2014, CONCURR COMP-PRACT E, V26, P2530, DOI 10.1002/cpe.3332
   Garg A., 2019, P HIPC 19, P395, DOI DOI 10.1109/HIPC.2019.00054
   Gerangelos S, 2017, IEEE SYM PARA DISTR, P1333, DOI 10.1109/IPDPSW.2017.110
   Gillani GA, 2019, CF '19 - PROCEEDINGS OF THE 16TH ACM INTERNATIONAL CONFERENCE ON COMPUTING FRONTIERS, P358, DOI 10.1145/3310273.3323161
   Giri D, 2018, IEEE MICRO, V38, P36, DOI 10.1109/MM.2018.2877288
   Gong S., 2019, 2019 56 ACM IEEE DES, P1
   Gonugondla SK, 2018, ISSCC DIG TECH PAP I, P490, DOI 10.1109/ISSCC.2018.8310398
   Google, 2021, CAM API
   google, Cloud tensor processing units (tpus)
   Google, 2021, NEUR NETW API
   Google, 2020, EDG TPU PERF BENCHM
   Google, Edge TPU
   Google Brain Team, 2015, TensorFlow
   Govindarajan S., 2020, 2020 IEEE INT C CONS, P1
   Graphcore, 2020, C2 IPU PCIE CARD
   Graphcore, POPL GRAPH FRAM SOFT
   Graphcore, 2020, IPU MACH M2000 DAT
   Graphcore, IPU MACH IPU M2000
   Greengard S, 2016, COMMUN ACM, V59, P14, DOI 10.1145/2967979
   Groq, 2021, Accelerator-Driven System at Kyoto University Critical Assembly, DOI DOI 10.1007/978-981-16-0344-0
   Groq Groq, GROQ
   Gui CY, 2019, J COMPUT SCI TECH-CH, V34, P339, DOI 10.1007/s11390-019-1914-z
   Gupta SD, 2019, INT RELIAB PHY SYM, DOI 10.1109/irps.2019.8720595
   Gwennap L., 2020, Untether delivers at-memory ai
   H. Labs, 2019, GOYA INF PLATF WHIT
   Haensch W, 2006, IBM J RES DEV, V50, P339, DOI 10.1147/rd.504.0339
   Hailo, HAIL 8 AI PROC
   Hailo, DAT COMP COMPL SCAL
   Ham TJ, 2016, INT SYMP MICROARCH
   Haria S, 2018, ACM SIGPLAN NOTICES, V53, P637, DOI [10.1145/3173162.3173194, 10.1145/3296957.3173194]
   Hawick K.A, 2014, P 12 AUSTRALASIAN S, V152, P21
   Hennessy J., 2017, Computer Organization and Design RISC-V Edition: The Hardware Software Interface
   Hennessy JL, 2019, COMMUN ACM, V62, P48, DOI 10.1145/3282307
   Hickmann B, 2020, P S COMP ARITHM, P133, DOI 10.1109/ARITH48897.2020.00029
   Hightower K., 2017, Kubernetes: up and running dive into future of infrastructure, V1st
   HiSilicon, KIR 990 5G
   HiSilicon, KIR 9000
   Hong K, 2014, I C INF COMM TECH CO, P472, DOI 10.1109/ICTC.2014.6983183
   Hong-Soog Kim, 2000, Proceedings Fourth International Conference/Exhibition on High Performance Computing in the Asia-Pacific Region, P243, DOI 10.1109/HPC.2000.846552
   HP, MACH NEW KIND COMP
   HSA Foundation, 2017, HSA FDN
   Huang TS, 1996, CERN REPORT, V96, P21
   Huang YP, 2016, CONF PROC INT SYMP C, P570, DOI 10.1109/ISCA.2016.56
   Huangfu WQ, 2020, ICCAD-IEEE ACM INT, DOI 10.1145/3400302.3415724
   Huangfu WQ, 2018, DES AUT CON, DOI 10.1145/3195970.3196098
   Huawei, CANN CHIP EN IMPR DE
   Huawei, ATL 300T TRAIN CARD
   Huawei, ATL 300I INF CARD
   Huawei, ATL 200 AI ACC MOD
   Huawei, MINDX SDK
   Huawei, 2020, ANN REP SPRING AIRL
   Huawei DaVinci., 2020, SCAL ARCH NEUR NETW
   Hwang SW, 2016, ACM T WEB, V10, DOI 10.1145/2943784
   Hybrid Memory Cube Consortium, 2014, HMC SPEC 2 0
   Imani M, 2020, 2020 53RD ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO 2020), P356, DOI 10.1109/MICRO50266.2020.00039
   Imani M, 2019, PROCEEDINGS OF THE 2019 46TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA '19), P802, DOI 10.1145/3307650.3322237
   Iniewski K., 2012, EMBEDDED SYSTEMS HAR, Vfirst
   Innes M., 2018, CORR
   Innes M., 2018, Journal of Open Source Software, V3, P602, DOI DOI 10.21105/JOSS.00602
   Intel, ARR 10 FPGAS SOCS
   Intel, 2021, SUPP APIS INT GRAPH
   Intel, Intel Quartus Prime Software
   Intel, Intel Stratix 10 FPGAs & SoC FPGA
   Intel, 2020, INT STRAT 10 DEV DAT INT STRAT 10 DEV DAT
   Intel, DSP BUILD INT FPGAS
   Intel, 2021, OPENVINO DEPL HIGH P
   Intel, INT MAX 10 FPGA
   Intel, 2019, ARR V DEV DAT
   Intel, 1989, 8087 MATH COPR
   Intel, 2020, ARR 10 DEV DAT
   Intel, INT HIGH LEV SYNTH C
   Intel, INT STRAT 10 GX SX P
   Intel, 2018, CYCL 10 GX DEV DAT
   Intel, 2017, INTEL XEON PHI PROCE
   Intel, ARR 10 PROD TABL
   Intel, 2019, Cyclone V Device Datasheet
   Intel, INT AG F SER FPGAS S
   Intel, ARR V FPGAS SOC FPGA
   Intel, CYCL V FPGAS SOC FPG
   Intel, INT STRAT 10NX FPGAS
   Intel, 2021, INT SAWT LAK
   Intel, INT NERV NEUR NETW P
   Intel, NGRAPH
   Intel, CYCL 10 FPGA
   Intel Corp, 2019, Intel Processor Graphics Gen11 Architecture
   ISO/IEC, 2017, Programming Languages-C++ (Draft International Standard N4660)
   Jain S, 2018, IEEE T VLSI SYST, V26, P470, DOI 10.1109/TVLSI.2017.2776954
   Jedec Solid State Technology Association, 2015, High Bandwidth Memory (HBM) DRAM (JEDEC Standard JESD235A)
   Ji Y, 2019, TWENTY-FOURTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXIV), P733, DOI 10.1145/3297858.3304048
   Ji Y, 2018, ACM SIGPLAN NOTICES, V53, P448, DOI 10.1145/3173162.3173205
   Jia YQ, 2014, PROCEEDINGS OF THE 2014 ACM CONFERENCE ON MULTIMEDIA (MM'14), P675, DOI 10.1145/2647868.2654889
   Johns CR, 2007, IBM J RES DEV, V51, P503, DOI 10.1147/rd.515.0503
   Jouppi NP, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P1, DOI 10.1145/3079856.3080246
   Kachris C., 2018, Hardware Accelerators in Data Centers, Vfirst
   Kang MG, 2018, IEEE J EM SEL TOP C, V8, P494, DOI 10.1109/JETCAS.2018.2829522
   Kang MG, 2018, IEEE J SOLID-ST CIRC, V53, P642, DOI 10.1109/JSSC.2017.2782087
   Kaplan R, 2020, PROCEEDINGS OF THE 13TH ACM INTERNATIONAL SYSTEMS AND STORAGE CONFERENCE (SYSTOR 2020), P36, DOI 10.1145/3383669.3398279
   Karandikar S., 2021, MICRO54, P462
   Keckler SW, 2011, IEEE MICRO, V31, P7, DOI 10.1109/MM.2011.89
   Khronos Group, 2021, VULK IND FORG
   Khronos OpenCL Working Group, 2019, SYCL PROV SPEC VERS
   Kim D, 2016, CONF PROC INT SYMP C, P380, DOI 10.1109/ISCA.2016.41
   Kim H, 2019, INT S HIGH PERF COMP, P661, DOI 10.1109/HPCA.2019.00017
   Kim JS, 2018, BMC GENOMICS, V19, DOI 10.1186/s12864-018-4460-0
   Koeplinger D, 2016, CONF PROC INT SYMP C, P115, DOI 10.1109/ISCA.2016.20
   Komatsu K, 2018, PROCEEDINGS OF THE INTERNATIONAL CONFERENCE FOR HIGH PERFORMANCE COMPUTING, NETWORKING, STORAGE, AND ANALYSIS (SC'18)
   Kumar SD, 2020, PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON INTELLIGENT COMPUTING AND CONTROL SYSTEMS (ICICCS 2020), P555, DOI [10.1109/ICICCS48265.2020.9120991, 10.1109/iciccs48265.2020.9120991]
   Kung J, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P403, DOI 10.1145/3079856.3080252
   Kurkure U, 2018, PROCEEDINGS 2018 INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING & SIMULATION (HPCS), P887, DOI 10.1109/HPCS.2018.00142
   Kurzak Jakub., 2010, Scientific Computing with Multicore and Accelerators
   Kwon Y, 2019, MICRO'52: THE 52ND ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, P740, DOI 10.1145/3352460.3358284
   Labs H, 2019, GAUD TRAIN PLATF WHI
   Langhammer Martin, 2021, FPGA '21: The 2021 ACM/SIGDA International Symposium on Field-Programmable, P57, DOI 10.1145/3431920.3439293
   Ledwon M, 2020, IEEE ACCESS, V8, P62207, DOI 10.1109/ACCESS.2020.2984191
   Lee C, 2016, IEEE T IND INFORM, V12, P277, DOI 10.1109/TII.2015.2509441
   Lee D, 1996, P IEEE, V84, P1090, DOI 10.1109/5.533956
   Lee J, 2012, INT S HIGH PERF COMP, P91
   Lee J, 2021, PROCEEDINGS OF THE 2021 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2021), P1408
   Lee Y, 2011, ISCA 2011: PROCEEDINGS OF THE 38TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P129
   Li XZ, 2004, 4TH IEEE INTERNATIONAL WORKSHOP ON SYSTEM-ON-CHIP FOR REAL-TIME APPLICATIONS, PROCEEDINGS, P291, DOI 10.1109/IWSOC.2004.1319896
   Li Z, 2017, FRONT COMPUT SCI-CHI, V11, P746, DOI 10.1007/s11704-016-6159-1
   Liu DF, 2015, ACM SIGPLAN NOTICES, V50, P369, DOI 10.1145/2694344.2694358
   Liu JQ, 2018, 2018 51ST ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), P655, DOI [10.1109/MICR0.2018.00059, 10.1109/MICRO.2018.00059]
   Liu L., 2013, P IEEE 2013 CUSTOM I, P1
   Liu L, 2015, 2015 10TH INTERNATIONAL CONFERENCE ON P2P, PARALLEL, GRID, CLOUD AND INTERNET COMPUTING (3PGCIC), P824, DOI 10.1109/3PGCIC.2015.103
   Liu LB, 2020, ACM COMPUT SURV, V52, DOI 10.1145/3357375
   Liu LB, 2018, IEEE T CIRCUITS-II, V65, P381, DOI 10.1109/TCSII.2017.2728814
   Lu WY, 2017, INT S HIGH PERF COMP, P553, DOI 10.1109/HPCA.2017.29
   Ma Y., 2019, FRONT DATA COMPUT, V1, P105, DOI [DOI 10.11871/JFDC, DOI 10.11871/JFDC.ISSN.2096.742X.2019.01.011]
   Mao HY, 2018, 2018 51ST ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), P669, DOI [10.1109/MICR0.2018.00060, 10.1109/MICRO.2018.00060]
   Margerm S, 2018, 2018 51ST ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), P245, DOI 10.1109/MICRO.2018.00028
   Martin D, 2021, STEEL RES INT, V92, DOI 10.1002/srin.202000381
   MathWorks, 2021, MATLAB GPU COMP SUPP
   MathWorks, 2021, XIL FPGAS ZYNQ SOCS
   McKee S.A., 2011, Encyclopedia of Parallel Computing, P1110, DOI [DOI 10.1007/978-0-387-09766-4234, 10.1007/978-0-387-09766-4 234]
   MENCHINI PJ, 1993, NATO ADV SCI INST SE, V249, P359
   Microsoft, 2018, PROJ CAT
   MindSpore, 2021, PROGR GUID
   Mittal S, 2021, J SYST ARCHITECT, V119, DOI 10.1016/j.sysarc.2021.102276
   Mittal S, 2021, J SYST ARCHITECT, V115, DOI 10.1016/j.sysarc.2021.102041
   Mittal S, 2021, J SYST ARCHITECT, V112, DOI 10.1016/j.sysarc.2020.101839
   Mittal S, 2020, CONCURR COMP-PRACT E, V32, DOI 10.1002/cpe.5742
   Mittal S, 2019, J SYST ARCHITECT, V98, P135, DOI 10.1016/j.sysarc.2019.07.006
   Mittal S, 2020, NEURAL COMPUT APPL, V32, P1109, DOI 10.1007/s00521-018-3761-1
   Mohammedali N, 2018, ISCSIC'18: PROCEEDINGS OF THE 2ND INTERNATIONAL SYMPOSIUM ON COMPUTER SCIENCE AND INTELLIGENT CONTROL, DOI 10.1145/3284557.3284563
   Moolchandani D, 2021, J SYST ARCHITECT, V113, DOI 10.1016/j.sysarc.2020.101887
   Moore SK, 2020, IEEE SPECTRUM, V57, P24, DOI 10.1109/MSPEC.2020.8946303
   Morris K, 2020, UNTETHER AI PADDLING
   Moyer B, 2013, REAL WORLD MULTICORE, P447
   Munshi Aaftab, 2009, 2009 IEEE Hot Chips 21 Symposium (HCS), DOI 10.1109/HOTCHIPS.2009.7478342
   Munshi A., 2011, OpenCL programming guide
   Nag A, 2019, MICRO'52: THE 52ND ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, P334, DOI 10.1145/3352460.3358308
   Nasiri H., 2016, 2016 IEEE E W DESIGN, P1
   NEC Corporation, 2020, NEC VECT SUP SX AUR
   NEC Corporation, 2018, SX AUR TSUBASA ARCH
   NEC Corporation, 2021, NEC SX AUR TSUBASA C
   NEC Corporation, NEC SX AUR TSUBASA V
   NEC Corporation-AI Platform Division, 2020, EV BRAND NEW TECHN S
   Nicol C, 2017, COARSE GRAIN RECONFI
   Nowatzki T, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P416, DOI [10.1145/3079856.3080255, 10.1145/3140659.3080255]
   NVIDIA, 2021, GEFORCE RTX 3070 FAM
   NVIDIA, 2019, CUDA C PROGRAMMING G
   NVIDIA, 2021, NVIDIA Turing GPU Architecture: Graphics Reinvented. Whitepaper
   NVIDIA, 2021, GEFORCE RTX 3060 FAM
   NVIDIA, 2017, NVIDIA Tesla V100 GPU Architecture.
   NVIDIA, 2021, DIRECTX 12
   NVIDIA, 2021, GEFORCE RTX 3090
   NVIDIA, 2020, Nvidia Ampere Ga102 GPU Architecture
   OpenACC-Standard.org, 2019, OPENACC APPL PROGR I
   OpenMP Architecture Review Board, 2013, OpenMP Application Program Interface
   Optalysys, 2020, MULT FOUR TRANSF UN
   Oracle, 2022, WHAT IS DAT
   Ouyang J, 2021, ISSCC DIG TECH PAP I, V64, P50, DOI 10.1109/ISSCC42613.2021.9366056
   Ouyang Jian., 2020, 2020 IEEE HOT CHIPS, P1, DOI DOI 10.1109/HCS49909.2020.9220641
   Palnitkar Samir., 1996, Verilog HDL: A Guide to Digital Design and Synthesis
   Papadimitriou K, 2011, ACM T RECONFIG TECHN, V4, DOI 10.1145/2068716.2068722
   Parris N, 2013, EXTENDED SYSTEM CO 1
   Paszke A., 2019, P 33 INT C NEURAL IN
   Patel S, 2008, IEEE MICRO, V28, P4, DOI 10.1109/MM.2008.50
   Patterson D., 2019, DOMAIN SPECIFIC ARCH
   Peccerillo B, 2019, IEEE T PARALL DISTR, V30, P174, DOI 10.1109/TPDS.2018.2855182
   Pedregosa F, 2011, J. Mach. Learn. Res., V12, P2825
   Pfister G., 2009, WHY ACCELERATORS NOW
   Power Jason, 2013, 2013 46th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO). Proceedings, P457, DOI 10.1145/2540708.2540747
   Prabhakar R, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P389, DOI 10.1145/3079856.3080256
   Promberger Laura, 2020, ICPP Workshops '20: Proceedings of the 49th International Conference on Parallel Processing - ICPP : Workshops, DOI 10.1145/3409390.3409405
   Q-engineering, 2021, GOOGL COR EDG TPU EX
   Qualcomm, SNAPDR 865
   Qualcomm, 2021, QUALC NEUR PROC SDK
   Qualcomm, SNAPDR 888
   Qualcomm, 2021, QUALC APTXHD
   Quraishi MH, 2021, IEEE T PARALL DISTR, V32, P2216, DOI 10.1109/TPDS.2021.3063670
   Ragan-Kelley J, 2013, ACM SIGPLAN NOTICES, V48, P519, DOI 10.1145/2499370.2462176
   Redgrave J., 2018, Proc. IEEE Hot Chips Symp.(HCS)
   Reuther A., 2019, IEEE HIGH PERF EXTR, DOI [DOI 10.1109/hpec.2019.8916327, 10.1109/HPEC.2019.8916327]
   Rivest R.L, 2003, ENCY COMPUTER SCI, P468
   Roelofs G., 2017, ZLIB
   Roy I, 2016, PROC INT CONF PARAL, P205, DOI 10.1109/ICPP.2016.30
   Samsung, SAMS NEUR SDK
   Samsung, 2019, MOB PROC EX 9825
   Samsung, 2020, MOB PROC EX 990
   Sanders J, 2010, CUDA EXAMPLE INTRO G
   Selig J., 2022, The cerebras software development kit: A technical overview
   Shafiee A, 2016, CONF PROC INT SYMP C, P14, DOI 10.1109/ISCA.2016.12
   Shawahna A, 2019, IEEE ACCESS, V7, P7823, DOI 10.1109/ACCESS.2018.2890150
   Shen YM, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P535, DOI 10.1145/3079856.3080221
   Shuangchen Li, 2017, 2017 50th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO), P288, DOI 10.1145/3123939.3123977
   Siegl P, 2016, MEMSYS 2016: PROCEEDINGS OF THE INTERNATIONAL SYMPOSIUM ON MEMORY SYSTEMS, P295, DOI 10.1145/2989081.2989087
   SiSoft, 2022, INT ARC ALCH GRAPH C
   Skliarova I, 2019, LECT NOTES ELECT ENG, V566, P245, DOI DOI 10.1007/978-3-030-20721-2
   Smith R, 2018, NVIDIA UNVEILS TITAN
   Smith R, 2020, INTEL XE LP GPU ARCH
   Smith R, 2019, NVIDIA GEFORCE RTX 2
   Sodani A, 2016, IEEE MICRO, V36, P34, DOI 10.1109/MM.2016.25
   Song J, 2019, ISSCC DIG TECH PAP I, V62, P130, DOI 10.1109/ISSCC.2019.8662476
   Song LH, 2018, INT S HIGH PERF COMP, P531, DOI 10.1109/HPCA.2018.00052
   Song LH, 2017, INT S HIGH PERF COMP, P541, DOI 10.1109/HPCA.2017.55
   Spinellis D, 2020, IEEE WORK CONF MIN S, P523, DOI 10.1145/3379597.3387496
   Spiridonov A, 2021, New Cloud TPU VMs make training your ML models on TPUs easier than ever
   Srivastava P, 2018, CONF PROC INT SYMP C, P43, DOI 10.1109/ISCA.2018.00015
   Stamoulias I., 2017, P 8 INT S HIGHL EFF
   Steuwer M., 2011, 2011 IEEE International Symposium on Parallel & Distributed Processing, Workshops and Phd Forum, P1176, DOI 10.1109/IPDPS.2011.269
   STONE HS, 1970, IEEE T COMPUT, VC 19, P73, DOI 10.1109/TC.1970.5008902
   Subramaniyan A, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P600, DOI [10.1145/3079856.3080207, 10.1145/3140659.3080207]
   Sundaram N, 2015, PROC VLDB ENDOW, V8, P1214, DOI 10.14778/2809974.2809983
   Synario, 1997, VHDL REF MAN
   Sze V, 2017, P IEEE, V105, P2295, DOI 10.1109/JPROC.2017.2761740
   Talbot J., 2011, Proceedings of the second international workshop on MapRe- duce and its applications, P9
   Taranco R, 2021, INT SYM COMP ARCHIT, P11, DOI 10.1109/SBAC-PAD53543.2021.00013
   TechPowerUp, 2019, INT UHD GRAPH G7
   TechPowerUp, 2020, AMD RAD RX 6800 XT
   TechPowerUp, 2019, INT IR GRAPH G4
   TechPowerUp, 2020, AMD RAD RX 6900 XT
   TechPowerUp, 2020, INT IR XE GRAPH G7 9
   TechPowerUp, 2019, INT UHD GRAPH G1
   TechPowerUp, 2020, AMD RADEON INSTINCT
   TechPowerUp, 2020, AMD RAD RX 5600 XT
   TechPowerUp, 2019, AMD RAD RX 5700 XT
   TechPowerUp, 2021, INT UHD GRAPH 730
   Teich P., 2018, Tearing apart google's tpu 3.0 ai coprocessor
   Tessier R, 2015, P IEEE, V103, P332, DOI 10.1109/JPROC.2014.2386883
   The OpenSSL Project, 1999, OpenSSL, Cryptography and SSL/TLS Toolkit
   Trimberger SM, 2015, P IEEE, V103, P318, DOI 10.1109/JPROC.2015.2392104
   Turakhia Y, 2019, INT S HIGH PERF COMP, P359, DOI 10.1109/HPCA.2019.00050
   Turakhia Y, 2018, ACM SIGPLAN NOTICES, V53, P199, DOI [10.1145/3296957.3173193, 10.1145/3173162.3173193]
   U.A. I, 2021, UNT AI USH PETAOPS E
   Umesh S, 2019, J SYST ARCHITECT, V97, P349, DOI 10.1016/j.sysarc.2018.11.005
   UPMEM, UPMEM SDK
   UPMEM, COMP DAT IS INT TRAN
   Valavi H, 2018, SYMP VLSI CIRCUITS, P141, DOI 10.1109/VLSIC.2018.8502421
   Varbanescu AL, 2016, 2016 FORUM ON SPECIFICATION AND DESIGN LANGUAGES (FDL)
   Varghese B, 2018, IEEE CLOUD COMPUT, V5, P28, DOI 10.1109/MCC.2018.064181118
   Vasilas D, 2016, 2016 INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING & SIMULATION (HPCS 2016), P637, DOI 10.1109/HPCSim.2016.7568395
   Vogel P, 2015, 2015 INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS (CODES+ISSS), P45, DOI 10.1109/CODESISSS.2015.7331367
   Wang Ke., 2016, Proceedings of the Eleventh IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis, P1
   Wang X., 2016, 2016 IEEE 35 INT PER, P1
   Wang XL, 2014, 2014 IEEE INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING AND COMMUNICATIONS, 2014 IEEE 6TH INTL SYMP ON CYBERSPACE SAFETY AND SECURITY, 2014 IEEE 11TH INTL CONF ON EMBEDDED SOFTWARE AND SYST (HPCC,CSS,ICESS), P413, DOI 10.1109/HPCC.2014.70
   Wechsler Ofri, 2019, 2019 IEEE Hot Chips 31 Symposium (HCS), DOI 10.1109/HOTCHIPS.2019.8875671
   Wenshuan D, 2018, COMMUNICATE, P4
   Wijtvliet M, 2016, PROCEEDINGS OF 2016 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING AND SIMULATION (SAMOS), P235, DOI 10.1109/SAMOS.2016.7818353
   WikiChip, PIX VIS COR PVC GOOG
   WikiChip, NEUR NETW PROC NNP I
   WikiChip, NNP T 1400 INT NERV
   WikiChip, FSD Chip-Tesla
   WikiChip, NNP I 1300 INT NERV
   WikiChip, NNP I 1100 INT NERV
   WikiChip, A14 BION APPL
   WikiChip, A13 BION APPL
   WikiChip, NNP T 1300 INT NERV
   Wolfe M, 1996, ACM COMPUT SURV, V28, P261, DOI 10.1145/234313.234417
   Wong HSP, 2012, P IEEE, V100, P1951, DOI 10.1109/JPROC.2012.2190369
   Wu LS, 2014, ACM SIGPLAN NOTICES, V49, P255, DOI 10.1145/2541940.2541961
   Wu LS, 2015, IEEE MICRO, V35, P34, DOI 10.1109/MM.2015.51
   Wulf W. A., 1995, Computer Architecture News, V23, P20, DOI 10.1145/216585.216588
   Xilinx, 2020, 7 SER PROD SEL GUID
   Xilinx, 2018, VIRT ULTR FPGAS
   Xilinx, 1999, VER REF GUID
   Xilinx, 2021, Versal Architecture and Product Data Sheet: Overview (DS950)
   Xilinx, 2018, XIL DES FLOW INT FPG
   Xilinx, 2021, VIVADO DESIGN SUITE
   Xilinx, 2018, SPART 7
   Xilinx, 2021, XIL VIT UN SOFTW PLA
   Xilinx, 2020, SPART 7 FPGAS M COST
   Xilinx, 2020, Versal: The First Adaptive Compute Acceleration Platform (ACAP)
   Xilinx, 2020, KINT ULTR FPGAS
   Xilinx, 2021, Ultrascale architecture DSP slice user guide
   Xilinx, 2018, 7 SERIES FPGAS CLOCK
   Xilinx, 2017, TOT POW ADV US SPART
   Xilinx, 2020, UltraScale Architecture Configuration (UG570)
   Xin X, 2019, PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), DOI 10.1145/3316781.3317900
   Xue CX, 2019, ISSCC DIG TECH PAP I, V62, P388, DOI 10.1109/ISSCC.2019.8662395
   Yang J, 2019, ISSCC DIG TECH PAP I, V62, P394, DOI 10.1109/ISSCC.2019.8662435
   Yang TH, 2019, PROCEEDINGS OF THE 2019 46TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA '19), P236, DOI 10.1145/3307650.3322271
   Yesil S, 2015, ICCAD-IEEE ACM INT, P770, DOI 10.1109/ICCAD.2015.7372648
   Yoo AB, 2003, LECT NOTES COMPUT SC, V2862, P44
   Yu HC, 2019, PROCEEDINGS OF THE WORKSHOP ON HOT TOPICS IN OPERATING SYSTEMS (HOTOS '19), P58, DOI 10.1145/3317550.3321423
   Zahran M, 2017, COMMUN ACM, V60, P42, DOI 10.1145/3024918
   Zhang MX, 2018, INT S HIGH PERF COMP, P544, DOI 10.1109/HPCA.2018.00053
   Zhang SJ, 2016, INT SYMP MICROARCH
   Zhao Q., 2017, P 1 WORKSH EM TECHN
   Zhao W, 2019, OCP ACCELERATOR MODU
   Zhu CY, 2020, IEEE T VLSI SYST, V28, P1953, DOI 10.1109/TVLSI.2020.3002779
   Zhuo YW, 2019, MICRO'52: THE 52ND ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, P712, DOI 10.1145/3352460.3358256
   Zuras D., 2008, 7542008 IEEE, V754-2008, P1, DOI [DOI 10.1109/IEEESTD.2008.4610935, DOI 10.1109/IEEESTD.2008.5976968]
NR 436
TC 25
Z9 25
U1 3
U2 14
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2022
VL 129
AR 102561
DI 10.1016/j.sysarc.2022.102561
EA JUN 2022
PG 51
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 2C5AX
UT WOS:000810882400001
OA hybrid, Green Published
DA 2024-07-18
ER

PT J
AU Liu, PZ
   Zheng, YW
   Song, ZW
   Fang, DL
   Lv, SC
   Sun, LM
AF Liu, Puzhuo
   Zheng, Yaowen
   Song, Zhanwei
   Fang, Dongliang
   Lv, Shichao
   Sun, Limin
TI Fuzzing proprietary protocols of programmable controllers to find
   vulnerabilities that affect physical control
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Industrial control system; Proprietary protocol fuzzing; Vulnerability
   analysis
AB Programmable controllers, critical components in Industrial Control Systems (ICS), are the bridge between cyberspace and physical world. With the development of the Industrial Internet of Things (IIoT), they are no longer physically isolated, allowing remote hackers to exploit vulnerabilities to attack them. However, due to the high degree of privatization and the complicated work flow of programmable controllers, the existing work is not suitable for discovering programmable controller vulnerabilities. In our research, we propose a trafficdriven protocol fuzzing approach for programmable controllers. Specifically, we perform proprietary protocol fuzzing on the network daemon by selecting seeds and guiding states of the device. In the fuzzing process, in addition to monitoring the network status, an oscilloscope is also used to automatically monitor the status of underlying control services. The triggering of these vulnerabilities invalidate the control of actuators by programmable controllers and directly affect the physical world. Moreover, it is extremely difficult to recover compromised devices to normal production tasks. We evaluated our prototype on 15 real-world programmable controllers from six popular manufacturers. We found 26 vulnerabilities based on analysis results, 20 of which can directly cause physical control services to crash.
C1 [Liu, Puzhuo; Song, Zhanwei; Fang, Dongliang; Lv, Shichao; Sun, Limin] Chinese Acad Sci, Inst Informat Engn, Beijing, Peoples R China.
   [Liu, Puzhuo; Song, Zhanwei; Fang, Dongliang; Lv, Shichao; Sun, Limin] Univ Chinese Acad Sci, Sch Cyber Secur, Beijing, Peoples R China.
   [Zheng, Yaowen] Nanyang Technol Univ, Singapore, Singapore.
C3 Chinese Academy of Sciences; Institute of Information Engineering, CAS;
   Chinese Academy of Sciences; University of Chinese Academy of Sciences,
   CAS; Nanyang Technological University
RP Sun, LM (corresponding author), Chinese Acad Sci, Inst Informat Engn, Beijing, Peoples R China.; Sun, LM (corresponding author), Univ Chinese Acad Sci, Sch Cyber Secur, Beijing, Peoples R China.
EM liupuzhuo@iie.ac.cn; yaowen.zheng@ntu.edu.sg; songzhanwei@iie.ac.cn;
   fangdongliang@iie.ac.cn; lvshichao@iie.ac.cn; sunlimin@iie.ac.cn
RI Liu, Puzhuo/JXL-7499-2024
OI Liu, Puzhuo/0000-0002-8995-5924
FU National Key Technolo-gies R&D Program of China [2020YFB2010902];
   National Natural Science Foundation of China [U1766215]
FX Acknowledgments Funding: This work was supported by the National Key
   Technolo-gies R&D Program of China [grant numbers 2020YFB2010902] ; and
   the National Natural Science Foundation of China [grant numbers
   U1766215] .
CR Abbasi A., 2016, Ghost in the PLC Designing an Undetectable Programmable Logic Controller Rootkit via Pin Control Attack, P1
   Adelstein F, 2002, 18TH ANNUAL COMPUTER SECURITY APPLICATIONS CONFERENCE, PROCEEDINGS, P403, DOI 10.1109/CSAC.2002.1176312
   [Anonymous], 2020, PLC MANUFACTURERS LA
   [Anonymous], 2020, PHILIPPE BIONDI SCAP
   [Anonymous], 2007, GEN PURPOSE FUZZER
   [Anonymous], 2012, P 2012 ACM C COMP CO
   Augsburg H.S., 2012, PROFUZZ
   AutoIt, 2020, AUTOIT TOOLS
   Bai Shuangpeng, 2021, 19 INT C APPL CRYPTO
   Banks G, 2006, LECT NOTES COMPUT SC, V4176, P343
   Basnight Z, 2013, INT J CRIT INFR PROT, V6, P76, DOI 10.1016/j.ijcip.2013.04.004
   Bestak I., 2011, INT J RES REV COMPUT, V2
   Bestak I, 2012, SIMULATION, V3, P168
   Biham E, 2019, BLACK HAT US
   Böhme M, 2019, IEEE T SOFTWARE ENG, V45, P489, DOI 10.1109/TSE.2017.2785841
   Bossert Georges, 2020, FIREHOUSE
   Bronger Torsten, 2020, PYVISA
   Chen JY, 2018, 25TH ANNUAL NETWORK AND DISTRIBUTED SYSTEM SECURITY SYMPOSIUM (NDSS 2018), DOI 10.14722/ndss.2018.23159
   Chen LB, 2021, PROCEEDINGS OF THE 30TH USENIX SECURITY SYMPOSIUM, P303
   Cheng K, 2018, I C DEPEND SYS NETWO, P430, DOI 10.1109/DSN.2018.00052
   Cisco, 2020, KITTYFUZZER
   Clark A, 2013, P AMER CONTR CONF, P4140
   CNCERT/CC, 2020, CHINA NATL VULNERABI
   Defense Use Case, 2016, ANAL CYBER ATTACK UK, P388
   Ester M., 1996, KDD 96, P226, DOI DOI 10.5555/3001460.3001507
   Feng Xiaotao, ARXIV PREPRINT ARXIV
   Formby D., 2017, Out of control: Ransomware for industrial systems
   Garcia LA, 2017, 24TH ANNUAL NETWORK AND DISTRIBUTED SYSTEM SECURITY SYMPOSIUM (NDSS 2017), DOI 10.14722/ndss.2017.23313
   Gascon Hugo, 2015, SECURITY PRIVACY COM, P330
   Gorbunov S, 2010, INT J COMPUT SCI NET, V10, P239
   Hansen Axel, 2008, Lzfuzz: a fast compressionbased fuzzer for poorly documented protocols
   Hex Rays, 2020, Ida pro
   Hu ZC, 2018, 2018 ACM INTERNATIONAL CONFERENCE ON COMPUTING FRONTIERS, P138, DOI 10.1145/3203217.3203241
   Ji TT, 2020, J INF SECUR APPL, V54, DOI 10.1016/j.jisa.2020.102497
   Kalle S., WORKSHOP BINARY ANAL, DOI DOI 10.14722/BAR.2019.23074
   Keliris A, 2019, 26TH ANNUAL NETWORK AND DISTRIBUTED SYSTEM SECURITY SYMPOSIUM (NDSS 2019), DOI 10.14722/ndss.2019.23271
   Kim T, 2019, PROCEEDINGS OF THE 28TH USENIX SECURITY SYMPOSIUM, P425
   Klick J, 2015, IEEE CONF COMM NETW, P524, DOI 10.1109/CNS.2015.7346865
   Langner R, 2011, IEEE SECUR PRIV, V9, P49, DOI 10.1109/MSP.2011.67
   Leverett ireann, 2013, P 2 INT S RES GREY H
   Li YK, 2017, ESEC/FSE 2017: PROCEEDINGS OF THE 2017 11TH JOINT MEETING ON FOUNDATIONS OF SOFTWARE ENGINEERING, P627, DOI 10.1145/3106237.3106295
   Luo ZX, 2020, DES AUT CON, DOI 10.1109/dac18072.2020.9218603
   Lyon G. F., 2008, Nmap Network Scanning, V2nd
   Malchow JO, 2015, IEEE CONF COMM NETW, P326, DOI 10.1109/CNS.2015.7346843
   Mirian Ariana, 2016, 2016 14th Annual Conference on Privacy, Security and Trust (PST), P96, DOI 10.1109/PST.2016.7906943
   Morales EL, 2020, CCS '20: PROCEEDINGS OF THE 2020 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P279, DOI 10.1145/3372297.3423356
   Muench M., 2018, Proc. Workshop Binary Anal. Res.(Colocated NDSS Symp.), V18, P1
   Niedermaier M, 2017, APPLIED ELECTRONICS, P133
   OllyDbg, 2014, OLLYDBG
   Pereyda Joshua, 2020, BOOFUZZ
   Pfrang S, 2018, ICISSP: PROCEEDINGS OF THE 4TH INTERNATIONAL CONFERENCE ON INFORMATION SYSTEMS SECURITY AND PRIVACY, P570, DOI 10.5220/0006755305700580
   pnfsoftware, 2021, JEB DECOMPILER S7 PL
   Ponomarev Stanislav, 2016, IEEE T DEPENDABLE SE, P252
   Qiao Quansheng, 2016, Process Automation Instrumentation, V37, P76, DOI 10.16086/j.cnki.issn1000-0380.201612019
   Redini N, 2020, P IEEE S SECUR PRIV, P1544, DOI 10.1109/SP40000.2020.00036
   Redini Nilo, P 42 IEEE S SECURITY, P2021
   Scooter Software, 2021, Beyond Compare
   Searle J., 2015, PLCscan
   Senthivel S, 2018, PROCEEDINGS OF THE EIGHTH ACM CONFERENCE ON DATA AND APPLICATION SECURITY AND PRIVACY (CODASPY'18), P319, DOI 10.1145/3176258.3176319
   SHODAN, 2021, SHODAN
   Spenneberg Ralf, 2016, Black Hat Asia
   Tychalas D, 2021, 30 USENIX SECURITY S
   Vaz R., 2019, GREEN LEFT WEEKLY, V1213, P15
   Voyiatzis A.G., 2015, 2015 IEEE 20 C EMERG, P1, DOI DOI 10.1109/ETFA.2015.7301400
   www.peach.tech, 2020, PEACHFUZZER
   Xu LD, 2014, IEEE T IND INFORM, V10, P2233, DOI 10.1109/TII.2014.2300753
   Yang Jiageng, 2021, SECUR COMMUN NETW, V2021
   Yau K, 2017, IEEE CONF COMM NETW, P580, DOI 10.1109/CNS.2017.8228713
   You W, 2019, P IEEE S SECUR PRIV, P769, DOI 10.1109/SP.2019.00057
   Yu B, 2019, PROCEEDINGS OF THE 2019 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY (CCS'19), P2525, DOI 10.1145/3319535.3363247
   Zhao H, 2019, IEEE INT CONF SOFTW, P59, DOI 10.1109/ICST.2019.00016
   Zheng YW, 2019, PROCEEDINGS OF THE 28TH USENIX SECURITY SYMPOSIUM, P1099
   Zonouz S, 2014, IEEE SECUR PRIV, V12, P40, DOI 10.1109/MSP.2014.113
NR 73
TC 5
Z9 5
U1 0
U2 19
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUN
PY 2022
VL 127
AR 102483
DI 10.1016/j.sysarc.2022.102483
EA APR 2022
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 1I5KZ
UT WOS:000797269300007
DA 2024-07-18
ER

PT J
AU Cao, TD
   Tram, TH
   Tran, H
   Tran, K
AF Cao, Tien-Dung
   Tram, Truong-Huu
   Tran, Hien
   Tran, Khanh
TI A federated deep learning framework for privacy preservation and
   communication efficiency
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Federated learning; Deep learning; Parallel training; Communication
   efficiency; Privacy preserving
AB Deep learning has achieved great success in many applications. However, its deployment in practice has been hurdled by two issues: the privacy of data that has to be aggregated centrally for model training and high communication overhead due to transmission of large amount of data usually geographically distributed. Addressing both issues is challenging and most existing works could not provide an efficient solution. In this paper, we develop FedPC, a Federated Deep Learning Framework for Privacy Preservation and Communication Efficiency. The framework allows a model to be learned on multiple private datasets while not revealing any information of training data, even with intermediate data. The framework also minimizes the amount of data exchanged to update the model. We formally prove the convergence of the learning model when training with FedPC and its privacy-preserving property. We perform extensive experiments to evaluate the performance of FedPC in terms of the approximation to the upper-bound performance (when training centrally) and communication overhead. The results show that FedPC maintains the performance approximation of the models within 8.5% of the centrally-trained models when data is distributed to 10 computing nodes. FedPC also reduces the communication overhead by up to 42.20% compared to existing works.
C1 [Cao, Tien-Dung; Tran, Hien] Tan Tao Univ, Sch Engn, Tan Duc E City, Long An Provinc, Vietnam.
   [Tram, Truong-Huu] Singapore Inst Technol, Singapore, Singapore.
   [Tran, Khanh] Vietnam Natl Univ Ho Chi Minh City, Int Univ, Dept Math, Ho Chi Minh City, Vietnam.
   [Tran, Khanh] Tan Tao Univ, Tan Duc E City, Long An, Vietnam.
C3 Singapore Institute of Technology; Vietnam National University Hochiminh
   City
RP Tram, TH (corresponding author), Singapore Inst Technol, Singapore, Singapore.
EM dung.cao@ttu.edu.vn; truonghuu.tram@singaporetech.edu.sg;
   hien.tran@ttu.edu.vn; tvkhanh@hcmiu.edu.vn
RI Cao, Tien-Dung/AGH-1548-2022
OI Cao, Tien-Dung/0000-0003-4805-8132; Tran, Khanh/0000-0001-8895-0649;
   Truong-Huu, Tram/0000-0003-1049-9557
FU Tan Tao University Foun-dation for Science and Technology Development
   [TTU.RS.19.102.005]
FX This work was partially supported by Tan Tao University Foun-dation for
   Science and Technology Development under the Grant No.
   TTU.RS.19.102.005.
CR Abadi M, 2016, CCS'16: PROCEEDINGS OF THE 2016 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P308, DOI 10.1145/2976749.2978318
   Alistarh D, 2017, ADV NEUR IN, V30
   [Anonymous], 2009, THE CIFAR 10 DATASET
   [Anonymous], 2010, P INT C ADV NEUR INF
   [Anonymous], COMPUT VIS PATTERN R
   Beaulieu-Jones B.K., 2018, MACH LEARN HLTH WORK, P1
   Buda M, 2019, COMPUT BIOL MED, V109, P218, DOI 10.1016/j.compbiomed.2019.05.002
   Byrd D., 2020, P 1 ACM INT C AI FIN, DOI [DOI 10.1145/3383455.3422562, 10.1145/3383455.3422562]
   Corrado G., 2012, P 25 INT C NEUR INF, P1223
   Donahue J, 2014, PR MACH LEARN RES, V32
   Fan D, 2018, ARXIV180707948
   Fredrikson M, 2015, CCS'15: PROCEEDINGS OF THE 22ND ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P1322, DOI 10.1145/2810103.2813677
   GOLOMB SW, 1966, IEEE T INFORM THEORY, V12, P399, DOI 10.1109/TIT.1966.1053907
   Hao M, 2020, IEEE T IND INFORM, V16, P6532, DOI 10.1109/TII.2019.2945367
   He KM, 2016, PROC CVPR IEEE, P770, DOI 10.1109/CVPR.2016.90
   Jia YQ, 2014, PROCEEDINGS OF THE 2014 ACM CONFERENCE ON MULTIMEDIA (MM'14), P675, DOI 10.1145/2647868.2654889
   Jia Z., 2019, P 2 C SYST MACH LEAR
   Kingma D. P., 2015, PROC INT C LEARN REP, P1
   Le Q. V., 2011, P 28 INT C INT C MAC, P265
   Phong LT, 2019, IEEE T INF FOREN SEC, V14, P3003, DOI 10.1109/TIFS.2019.2911169
   Li X, 2016, Big Data: Principles and Paradigms, P95
   Li YW, 2020, IEEE INT WORKS MACH, DOI 10.1109/mlsp49062.2020.9231531
   Lin Y., 2018, P INT C INT C LEARN
   Lyu L., 2019, arXiv preprint arXiv:1906.01167, P1
   McMahan HB, 2017, PR MACH LEARN RES, V54, P1273
   Minka T., 2000, Estimating a dirichlet distribution
   Mohan PM, 2020, IEEE T NETW SCI ENG, V7, P2714, DOI 10.1109/TNSE.2020.2981521
   Mugunthan V., 2019, 33 C NEUR INF PROC S
   Papernot Nicolas, 2017, INT C LEARN REPR
   Papernot Nicolas, 2018, TECHNICAL REPORT CLE
   Phong LT, 2018, IEEE T INF FOREN SEC, V13, P1333, DOI 10.1109/TIFS.2017.2787987
   Qian N, 1999, NEURAL NETWORKS, V12, P145, DOI 10.1016/S0893-6080(98)00116-6
   Reisizadeh A, 2020, PR MACH LEARN RES, V108, P2021
   Ronneberger O, 2015, LECT NOTES COMPUT SC, V9351, P234, DOI 10.1007/978-3-319-24574-4_28
   Sattler F, 2020, IEEE T NEUR NET LEAR, V31, P3400, DOI 10.1109/TNNLS.2019.2944481
   Shokri R, 2015, CCS'15: PROCEEDINGS OF THE 22ND ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P1310, DOI 10.1145/2810103.2813687
   Sotthiwat E, 2021, 21ST IEEE/ACM INTERNATIONAL SYMPOSIUM ON CLUSTER, CLOUD AND INTERNET COMPUTING (CCGRID 2021), P828, DOI 10.1109/CCGrid51090.2021.00101
   Tang FY, 2019, ELECTRONICS-SWITZ, V8, DOI 10.3390/electronics8040411
   Tu JV, 1996, J CLIN EPIDEMIOL, V49, P1225, DOI 10.1016/S0895-4356(96)00002-9
   Wen W, 2017, ADV NEUR IN, V30
   Yang Q, 2019, ACM T INTEL SYST TEC, V10, DOI 10.1145/3298981
   Zhang Hongyi, 2019, INT C LEARN REPR
   Zhang S., 2015, Advances in Neural Information Processing Systems, P685
NR 43
TC 18
Z9 18
U1 2
U2 11
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAR
PY 2022
VL 124
AR 102413
DI 10.1016/j.sysarc.2022.102413
EA FEB 2022
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 0N0YF
UT WOS:000782573200018
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Javed, MA
   Ul Muram, F
   Punnekkat, S
   Hansson, H
AF Javed, Muhammad Atif
   Ul Muram, Faiz
   Punnekkat, Sasikumar
   Hansson, Hans
TI Safe and secure platooning of Automated Guided Vehicles in Industry 4.0
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE AGVs; Safety; Security; Assurance cases; Platooning; Dynamic risk
   management; Industry 4; 0
AB Automated Guided Vehicles (AGVs) are widely used for materials transportation. Operating them in a platooned manner has the potential to improve safety, security and efficiency, control overall traffic flow and reduce resource usage. However, the published studies on platooning focus mainly on the design of technical solutions in the context of automotive domain. In this paper we focus on a largely unexplored theme of platooning in production sites transformed to the Industry 4.0, with the aim of providing safety and security assurances. We present an overall approach for a fault- and threat tolerant platooning for materials transportation in production environments. Our functional use cases include the platoon control for collision avoidance, data acquisition and processing by considering range, and connectivity with fog and cloud levels. To perform the safety and security analyses, the Hazard and Operability (HAZOP) and Threat and Operability (THROP) techniques are used. Based on the results obtained from them, the safety and security requirements are derived for the identification and prevention/mitigation of potential platooning hazards, threats and vulnerabilities. The assurance cases are constructed to show the acceptable safety and security of materials transportation using AGV platooning. We leveraged a simulation-based digital twin for performing the verification and validation as well as finetuning of the platooning strategy. Simulation data is gathered from digital twin to monitor platoon operations, identify unexpected or incorrect behaviour, evaluate the potential implications, trigger control actions to resolve them, and continuously update assurance cases. The applicability of the AGV platooning is demonstrated in the context of a quarry site.
C1 [Javed, Muhammad Atif; Hansson, Hans] RISE Res Inst Sweden, Vasteras, Sweden.
   [Ul Muram, Faiz; Punnekkat, Sasikumar; Hansson, Hans] Malardalen Univ, Sch Innovat Design & Engn, Vasteras, Sweden.
   [Ul Muram, Faiz] Linnaeus Univ, Dept Comp Sci & Media Technol, Vaxjo, Sweden.
C3 RISE Research Institutes of Sweden; Malardalen University; Linnaeus
   University
RP Ul Muram, F (corresponding author), Malardalen Univ, Sch Innovat Design & Engn, Vasteras, Sweden.
EM muhammad.atif.javed@ri.se; faiz.ulmuram@lnu.se;
   sasikumar.punnekkat@mdh.se; hans.hansson@mdh.se
RI Ul Muram, Faiz/ACC-5113-2022
OI Hansson, Hans/0000-0002-7235-6888; Punnekkat,
   Sasikumar/0000-0001-5269-3900
FU ESCAPE (Efficient and effective functional safety for com-plex
   autonomous production systems) project; FiC (Future factories in the
   Cloud) project; ECSEL Joint Undertaking (JU) [8760384]; European Union;
   SSF (Swedish Foundation for Strategic Research); InSecTT (Intelligent
   Secure Trustable Things) project; PiiA (Process industrial IT and
   Automation) program through Vinnova
FX This work is supported by InSecTT (Intelligent Secure Trustable Things)
   , ESCAPE (Efficient and effective functional safety for com-plex
   autonomous production systems) and FiC (Future factories in the Cloud)
   projects. InSecTT has received funding from the ECSEL Joint Undertaking
   (JU) under grant agreement No 8760384. The JU receives support from the
   European Union's Horizon 2020 research and innovation programme and
   Austria, Sweden, Spain, Italy, France, Portugal, Ireland, Finland,
   Slovenia, Poland, Netherlands, Turkey. ES-CAPE project has received
   funding from the PiiA (Process industrial IT and Automation) program
   which is financed through Vinnova, while the FiC project is funded by
   the SSF (Swedish Foundation for Strategic Research) . The first author
   has also participated during the tenure of an ERCIM "Alain
   Bensoussan"Fellowship Programme.
CR [Anonymous], 2018, ISO 26262
   Assurance Case Working Group, 2018, GOAL STRUCT NOT COMM
   Axelsson J, 2017, IEEE T INTELL TRANSP, V18, P1033, DOI 10.1109/TITS.2016.2598873
   Biron Zoleikha Abdollahi, 2018, IEEE Transactions on Intelligent Transportation Systems, V19, P3893, DOI 10.1109/TITS.2018.2791484
   Ericson C.A., 2015, HAZARD ANAL TECHNIQU
   He X., 2020, ARXIV200312975
   Hermann M, 2016, P ANN HICSS, P3928, DOI 10.1109/HICSS.2016.488
   Jaradat O, 2017, 2017 13TH EUROPEAN DEPENDABLE COMPUTING CONFERENCE (EDCC 2017), P103, DOI 10.1109/EDCC.2017.21
   Javed MA, 2021, J SYST ARCHITECT, V114, DOI 10.1016/j.sysarc.2020.101914
   Javed MA, 2020, COMM COM INF SC, V1279, P113, DOI 10.1007/978-3-030-58462-7_10
   Mizuma T, 2001, ISIE 2001: IEEE INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS PROCEEDINGS, VOLS I-III, P1278, DOI 10.1109/ISIE.2001.931664
   Muram F.U., 2020, 25 IEEE PACIFIC RIM, P120, DOI [10.1109/PRDC50213.2020.00023, DOI 10.1109/PRDC50213.2020.00023]
   Muram FUL, 2019, SCI COMPUT PROGRAM, V174, P38, DOI 10.1016/j.scico.2019.01.005
   Muram FUL, 2018, 2018 11TH INTERNATIONAL CONFERENCE ON THE QUALITY OF INFORMATION AND COMMUNICATIONS TECHNOLOGY (QUATIC), P65, DOI 10.1109/QUATIC.2018.00019
   Nilsson J., 2013, SAE 2013 WORLD C EXH, DOI [10.4271/2013- 01-0197, DOI 10.4271/2013-01-0197]
   Object Management Group (OMG), 2019, STRUCT ASS CAS MET S
   Petrillo A, 2017, 2017 5TH IEEE INTERNATIONAL CONFERENCE ON MODELS AND TECHNOLOGIES FOR INTELLIGENT TRANSPORTATION SYSTEMS (MT-ITS), P110, DOI 10.1109/MTITS.2017.8005648
   Schluse M, 2018, IEEE T IND INFORM, V14, P1722, DOI 10.1109/TII.2018.2804917
   Sljivo I, 2020, J SYST ARCHITECT, V110, DOI 10.1016/j.sysarc.2020.101765
   Society of Automative Engineers (SAE) International, 2016, J3061 SAE SAE INT
   Ul Muram F, 2021, ENASE: PROCEEDINGS OF THE 16TH INTERNATIONAL CONFERENCE ON EVALUATION OF NOVEL APPROACHES TO SOFTWARE ENGINEERING, P297, DOI 10.5220/0010455702970305
   Ul Muram F, 2021, 2021 IEEE INTERNATIONAL CONFERENCE ON SOFTWARE ANALYSIS, EVOLUTION AND REENGINEERING (SANER 2021), P679, DOI 10.1109/SANER50967.2021.00086
   Ul Muram F, 2019, 2019 4TH INTERNATIONAL CONFERENCE ON SYSTEM RELIABILITY AND SAFETY (ICSRS 2019), P394, DOI [10.1109/icsrs48664.2019.8987613, 10.1109/ICSRS48664.2019.8987613]
   Zhu PF, 2020, IEEE CONF COMPUT, P532, DOI 10.1109/INFOCOMWKSHPS50562.2020.9162860
NR 24
TC 15
Z9 15
U1 3
U2 36
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD DEC
PY 2021
VL 121
AR 102309
DI 10.1016/j.sysarc.2021.102309
EA OCT 2021
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA WW6RK
UT WOS:000718041000004
OA hybrid, Green Submitted
DA 2024-07-18
ER

PT J
AU Hua, YF
   Huang, KX
   Zheng, SA
   Huang, LP
AF Hua, Yifan
   Huang, Kaixin
   Zheng, Shengan
   Huang, Linpeng
TI PMSort: An adaptive sorting engine for persistent memory
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Persistent memory; Sorting algorithm; Wear-leveling; Failure recovery
ID LIGHTWEIGHT
AB Emerging persistent memory (PM, also termed as non-volatile memory) technologies can promise large capacity, non-volatility, byte-addressability and DRAM-comparable access latency. A host of PM-based storage systems and applications that store and access data directly in PM have been inspired by such amazing features. Sorting is an important function for many systems, but how to optimize sorting for PM-based systems has not been systematically studied. In this paper, we conduct extensive experiments for many existing sorting methods, including both conventional sorting algorithms adapted for PM and recently-proposed PM-friendly sorting techniques, on a DRAM and real PM hybrid platform. The results indicate that these sorting methods all have drawbacks for various workloads. Some of the results are even counterintuitive compared to running on a DRAM-simulated platform in their papers. To the best of our knowledge, we are the first to perform a systematic study on the sorting issue for persistent memory. Based on our study, we summarize principles on selecting the optimal algorithms and propose an adaptive sorting engine called PMSort to perform the selecting operation and reduce failure recovery overhead in PM. We conduct extensive experiments and show that PMSort can select the best sorting algorithm in a variety of cases.
C1 [Hua, Yifan; Huang, Kaixin; Zheng, Shengan; Huang, Linpeng] Shanghai Jiao Tong Univ, Shanghai, Peoples R China.
C3 Shanghai Jiao Tong University
RP Huang, LP (corresponding author), Shanghai Jiao Tong Univ, Shanghai, Peoples R China.
EM huang-lp@sjtu.edu.cn
RI Zheng, Shengan/ABB-2425-2020
OI Zheng, Shengan/0000-0003-2485-760X; Hua, Yifan/0000-0002-2321-367X
FU National Key Research & Development Program of China [2018YFB1003302];
   Natural Science Foundation of Shanghai [21ZR1433600]
FX This work is supported by National Key Research & Development Program of
   China (No. 2018YFB1003302) and Natural Science Foundation of Shanghai
   (No. 21ZR1433600) .
CR Chen SM, 2015, PROC VLDB ENDOW, V8, P786, DOI 10.14778/2752939.2752947
   Cheng XH, 2009, PROCEEDINGS OF THE THIRD INTERNATIONAL WORKSHOP ON MATRIX ANALYSIS AND APPPLICATIONS, VOL 1, P49, DOI 10.1145/1631144.1631156
   Coburn J, 2011, ACM SIGPLAN NOTICES, V46, P105, DOI [10.1145/1961295.1950380, 10.1145/1961296.1950380]
   DeBrabant J., 2014, Amds@Vldb, P57
   Dong MK, 2019, PROCEEDINGS OF THE TWENTY-SEVENTH ACM SYMPOSIUM ON OPERATING SYSTEMS PRINCIPLES (SOSP '19), P478, DOI 10.1145/3341301.3359637
   Dong MK, 2017, 2017 USENIX ANNUAL TECHNICAL CONFERENCE (USENIX ATC '17), P719
   GARCIAMOLINA H, 1992, IEEE T KNOWL DATA EN, V4, P509, DOI 10.1109/69.180602
   Georgios Psaropoulos., 2019, P 15 INT WORKSH DAT
   Hady FT, 2017, P IEEE, V105, P1822, DOI 10.1109/JPROC.2017.2731776
   Hayfron-Acquah J.B., 2015, INT J COMPUT APPL 09, V110, P29
   Huang KX, 2021, IEEE T PARALL DISTR, V32, P649, DOI 10.1109/TPDS.2020.3028385
   Huang YH, 2018, PROCEEDINGS OF THE 2018 USENIX ANNUAL TECHNICAL CONFERENCE, P967
   Kaixin Huang., 2020, J SYST ARCHIT, V102
   Kaiyrakhmet O, 2019, PROCEEDINGS OF THE 17TH USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES, P191
   Khorasani E, 2011, LECT NOTES COMPUT SC, V7916, P318, DOI 10.1007/978-3-642-24650-0_27
   Kim J, 2017, SC'17: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE FOR HIGH PERFORMANCE COMPUTING, NETWORKING, STORAGE AND ANALYSIS, DOI 10.1145/31269003126943
   Kultursay Emre, 2013, IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS 2013), P256
   Kuznetsov SD, 2019, 2019 ACTUAL PROBLEMS OF SYSTEMS AND SOFTWARE ENGINEERING (APSSE 2019), P77, DOI 10.1109/APSSE47353.2019.00017
   Liang YQ, 2020, INTEGR COMPUT-AID E, V27, P417, DOI 10.3233/ICA-200641
   Luo YP, 2020, LECT NOTES COMPUT SC, V12452, P15, DOI 10.1007/978-3-030-60245-1_2
   Marszalek Z, 2017, SYMMETRY-BASEL, V9, DOI 10.3390/sym9090176
   Oukid I, 2016, SIGMOD'16: PROCEEDINGS OF THE 2016 INTERNATIONAL CONFERENCE ON MANAGEMENT OF DATA, P371, DOI 10.1145/2882903.2915251
   Peng IB, 2019, MEMSYS 2019: PROCEEDINGS OF THE INTERNATIONAL SYMPOSIUM ON MEMORY SYSTEMS, P304, DOI 10.1145/3357526.3357568
   Qureshi Moinuddin K., 2009, 2009 42 ANN IEEE ACM
   Subramanya R., 2014, P 9 EUR C COMP SYST, P1
   Venkataraman Shivaram, 2011, P 9 USENIX C FIL STO, P5
   Viglas SD, 2014, PROC VLDB ENDOW, V7, P413, DOI 10.14778/2732269.2732277
   Volos Haris, 2011, SIGPLAN Notices, V46, P91, DOI 10.1145/1961296.1950379
   Wong HSP, 2010, P IEEE, V98, P2201, DOI 10.1109/JPROC.2010.2070050
   Woniak M, 2016, KNOWLEDGE INFORM CRE, V364
   Xia F, 2017, 2017 USENIX ANNUAL TECHNICAL CONFERENCE (USENIX ATC '17), P349
   Xu J, 2016, 14TH USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES (FAST '16), P323
   Yang J, 2020, PROCEEDINGS OF THE 18TH USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES, P169
   Yang Jun, 2015, P 13 USENIX C FIL ST, P167
   Zheng SA, 2019, PROCEEDINGS OF THE 17TH USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES, P207
NR 35
TC 3
Z9 3
U1 0
U2 2
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2021
VL 120
AR 102279
DI 10.1016/j.sysarc.2021.102279
EA OCT 2021
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA WI1WT
UT WOS:000708159300001
DA 2024-07-18
ER

PT J
AU Amponis, G
   Lagkas, T
   Sarigiannidis, P
   Vitsas, V
   Fouliras, P
   Wan, SH
AF Amponis, Georgios
   Lagkas, Thomas
   Sarigiannidis, Panagiotis
   Vitsas, Vasileios
   Fouliras, Panagiotis
   Wan, Shaohua
TI A survey on FANET routing from a cross-layer design perspective
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE 3D FANETs; Cross layer designs; Drone swarms; Multi-altitude UAV
   deployments
ID PROTOCOL; NETWORKS; OLSR
AB With the introduction of UAVs to networking, ad hoc communications have evolved past confinement to the terrestrial grid and have moved towards aerial meshes. Until now, Flying Ad-hoc Networks (FANETs) have been relying on strictly layered communication protocols for their function and routing, a tradition set by conventional networks. With layers of said protocols functioning as "black boxes", any form of interaction between non-adjacent layers constitutes a direct violation of the protocols' architecture. The work presented in this survey intends to examine existing protocols of both legacy and cross-layer architectures in terms of their potential in accommodating routing in FANET deployments. Special attention is given to multi-altitude (3D) deployments, where a substantially greater amount of processing and packet route complexity is observed, and a greater amount of node location precision is required. The potential of cross-layer designs is expressed as a function of power budgeting, mobility (and awareness thereof), security, and resource allocation, given their importance for efficient control of flying ad hoc networks.
C1 [Amponis, Georgios; Lagkas, Thomas] Int Hellen Univ, Dept Comp Sci, Kavala 65404, Greece.
   [Sarigiannidis, Panagiotis] Univ Western Macedonia, Dept Elect & Comp Engn, Kozani 50100, Greece.
   [Vitsas, Vasileios] Int Hellen Univ, Dept Informat Technol, Thessaloniki 57400, Greece.
   [Fouliras, Panagiotis] Univ Macedonia, Dept Appl Informat, Thessaloniki 54636, Greece.
   [Wan, Shaohua] Zhongnan Univ Econ & Law, Sch Informat & Safety Engn, Wuhan 430073, Peoples R China.
C3 University of Western Macedonia; International Hellenic University;
   University of Macedonia; Zhongnan University of Economics & Law
RP Wan, SH (corresponding author), Zhongnan Univ Econ & Law, Sch Informat & Safety Engn, Wuhan 430073, Peoples R China.
EM shaohua.wan@ieee.org
RI Fouliras, Panagiotis/Z-4151-2019; Wan, Shaohua/L-8492-2019; Lagkas,
   Thomas/V-1461-2017; Wan, Shaohua/B-9243-2014
OI Fouliras, Panagiotis/0000-0002-0879-7005; Lagkas,
   Thomas/0000-0002-0749-9794; Wan, Shaohua/0000-0001-7013-9081; Amponis,
   Georgios/0000-0001-6411-0485
FU Erasmus+ Programme of the European Union [2020-1-EL01-KA203-079109]
FX This work was supported by the Erasmus+ Programme of the European Union
   [grant number 2020-1-EL01-KA203-079109] .
CR Abdulqader A., 2013, REV CROSSLAYER SOLUT, V5
   Aguilar T., 2010, CROSSLAYER DESIGN BA, P1
   Alshabtat A., 2011, WORLD ACAD SCI ENG T, V80, P705
   Alshbatat Abdel Ilah, 2010, 2010 International Conference on Networking, Sensing and Control (ICNSC 2010), P331, DOI 10.1109/ICNSC.2010.5461502
   Alshbatat A.I, 2010, P 2010 INT C NETW SE, P598
   Alshbatat A.I., 2010, INT J AEROSPACE ENG, V2010, P1
   [Anonymous], 2012, INT J DIGIT CONTENT
   [Anonymous], 2012, INT C NETW SERV AIRB
   Bekmezci I, 2013, AD HOC NETW, V11, P1254, DOI 10.1016/j.adhoc.2012.12.004
   Bellur B, 1999, IEEE INFOCOM SER, P178, DOI 10.1109/INFCOM.1999.749266
   Bhardwaj V, 2021, WIRELESS PERS COMMUN, V120, P1251, DOI 10.1007/s11277-021-08513-0
   Bouachir O, 2014, INT CONF UNMAN AIRCR, P383, DOI 10.1109/ICUAS.2014.6842277
   Cakici S, 2014, WIRELESS PERS COMMUN, V77, P2235, DOI 10.1007/s11277-014-1635-0
   Cameron S., 2010, 25 BRIST INT UAV SYS, P1
   Camp T, 2002, WIREL COMMUN MOB COM, V2, P483, DOI 10.1002/wcm.72
   Chen K, 2002, WIRELESS PERS COMMUN, V21, P49, DOI 10.1023/A:1015509521662
   Chriki A, 2019, COMPUT NETW, V163, DOI 10.1016/j.comnet.2019.106877
   Christmann H.C, 2008, SELF CONFIGURING AD
   Christmann H.Claus., 2007, COLLECTION TECHNICAL, V1, P698
   Clausen T., 2003, RFC 3626
   Conti M, 2004, COMPUTER, V37, P48, DOI 10.1109/MC.2004.1266295
   De Rango F, 2008, IEEE MILIT COMMUN C, P3835
   Deokate B, 2019, COMPUT ELECTR ENG, V73, P209, DOI 10.1016/j.compeleceng.2018.11.014
   Di Felice M, 2014, 2014 IEEE 25TH ANNUAL INTERNATIONAL SYMPOSIUM ON PERSONAL, INDOOR, AND MOBILE RADIO COMMUNICATION (PIMRC), P1631, DOI 10.1109/PIMRC.2014.7136429
   Du S, 2007, IEEE INFOCOM SER, P1478, DOI 10.1109/INFCOM.2007.174
   Egarguin N.J, 2020, IEEE TEXAS SYMP WIRE
   Ferrara D, 2005, IEEE INFOCOM SER, P1770
   Forsmann JH, 2007, P SOC PHOTO-OPT INS, V6561, pP5611, DOI 10.1117/12.719355
   Foukalas F, 2008, IEEE COMMUN SURV TUT, V10, P70, DOI 10.1109/COMST.2008.4483671
   Garcia-Santiago A, 2018, IEEE LAT AMER SYMP, P146
   Grammatikis PIR, 2019, INTERNET THINGS-NETH, V5, P41, DOI 10.1016/j.iot.2018.11.003
   Guillen-Perez A, 2018, SENSORS-BASEL, V18, DOI 10.3390/s18103571
   Gunasekaran R, 2008, IEEE WCNC, P2135
   Guo J, 2020, IEEE T COMMUN, V68, P5159, DOI 10.1109/TCOMM.2020.2992521
   Guo Y, 2012, IEEE WCNC, P2928, DOI 10.1109/WCNC.2012.6214304
   Gupta Anuj K., 2013, International Journal of Information Technology and Computer Science, V5, P73, DOI 10.5815/ijitcs.2013.06.10
   Heiniger R. W., 2000, Proceedings of the 5th International Conference on Precision Agriculture, Bloomington, Minnesota, USA, 16-19 July, 2000, P1
   Huba W., 2011, 2011 3 INT C COMM SY, P1
   Jain R, 2019, WIRELESS PERS COMMUN, V108, P1745, DOI 10.1007/s11277-019-06494-9
   Johnson J, 2020, RUSI J, V165, P26, DOI 10.1080/03071847.2020.1752026
   Jose D.A.M., 2019, REV INFORM TEORICA A, V26, P60, DOI [10.22456/2175-2745.86380, DOI 10.22456/2175-2745.86380]
   Ju Wang, 2010, International Journal of Security and Networks, V5, P63, DOI 10.1504/IJSN.2010.030724
   Kabilan K, 2018, COMPUT ELECTR ENG, V72, P154, DOI 10.1016/j.compeleceng.2018.09.007
   Kakamoukas G, 2019, IEEE CONF IMAGING SY, DOI 10.1109/ist48021.2019.9010236
   Kakamoukas GA, 2022, INTERNET THINGS-NETH, V18, DOI 10.1016/j.iot.2020.100183
   Karp B., 2000, MobiCom 2000. Proceedings of the Sixth Annual International Conference on Mobile Computing and Networking, P243, DOI 10.1145/345910.345953
   Kawadia V, 2005, IEEE WIREL COMMUN, V12, P3, DOI 10.1109/MWC.2005.1404568
   Khaki M, 2020, COMPUT NETW, V182, DOI 10.1016/j.comnet.2020.107454
   Khan A, 2019, PHYS COMMUN-AMST, V36, DOI 10.1016/j.phycom.2019.100769
   Khan Muhammad Asghar, 2017, 2017 1 INT C LATEST, DOI DOI 10.1109/INTELLECT.2017.8277614
   Khan MF, 2020, SENSORS-BASEL, V20, DOI 10.3390/s20010038
   Kiruthika R., 2010, INT J ENG SCI TECHNO, V2, P7155
   Konstantopoulos C, 2006, LECT NOTES COMPUT SC, V4308, P397
   Kuiper E., 2006, WIRELESS MOBILE COMM, V00, P2, DOI DOI 10.1109/ICWMC.2006.63
   Lagkas T, 2018, SENSORS-BASEL, V18, DOI 10.3390/s18114015
   Lehto M, 2020, PR INT CONF INF WAR, P326, DOI 10.34190/ICCWS.20.084
   Li XF, 2017, IEEE GLOB COMM CONF
   Liao W., 2016, 2015 IEEE 82 VEH TEC, P3
   Lidowski R.L., 2009, 2009 IEEE INT C PERV
   Lin L, 2012, IEEE GLOBE WORK, P1597, DOI 10.1109/GLOCOMW.2012.6477824
   Litvinov G.A., 2019, 13 INT IEEE SCI TECH, P1
   Liu J., 2015, IET C PUBL
   Lwin M.T., 2019, IEEE IC COMP COM NET
   Maakar S., 2018, PERFORMANCE INVESTIG
   Mann S., 2019, PROC IEEE SENSORS 20, P23
   Maza I, 2011, J INTELL ROBOT SYST, V61, P563, DOI 10.1007/s10846-010-9497-5
   Medina D, 2011, IEEE VTS VEH TECHNOL
   Megha N, 2020, INT J ENG RES, VV9, P1128
   Meghanathan Natarajan, 2010, Journal of Networks, V5, P509, DOI 10.4304/jnw.5.5.509-516
   Mukherjee A, 2018, ADV INTELL SYST, V701, P569, DOI 10.1007/978-981-10-7563-6_59
   Nikitas A, 2020, SUSTAINABILITY-BASEL, V12, DOI 10.3390/su12072789
   Ogier R., 2004, TOPOLOGY DISSEMINATI
   Ollero A, 2010, IEEE INT CONF ROBOT, P1104, DOI 10.1109/ROBOT.2010.5509343
   Oubbati OS, 2017, VEH COMMUN, V10, P29, DOI 10.1016/j.vehcom.2017.10.003
   Perkins CE, 1999, WMCSA '99, SECOND IEEE WORKSHOP ON MOBILE COMPUTING SYSTEMS AND APPLICATIONS, PROCEEDINGS, P90, DOI 10.1109/MCSA.1999.749281
   Perkins IBM C.E, 1999, ACM SIGCOMM COMPUT C, V24
   Qadir S, 2014, IEEE REGION 10 SYMP, P522, DOI 10.1109/TENCONSpring.2014.6863089
   Radoglou-Grammatikis P, 2020, COMPUT NETW, V172, DOI 10.1016/j.comnet.2020.107148
   Rosario Denis, 2014, Internet of Things, Smart Spaces, and Next Generation Networks and Systems. 14th International Conference, NEW2AN 2014 and 7th Conference, ruSMART 2014. Proceedings: LNCS 8638, P253, DOI 10.1007/978-3-319-10353-2_22
   Rosário D, 2014, 2014 IEEE 15TH INTERNATIONAL SYMPOSIUM ON A WORLD OF WIRELESS, MOBILE AND MULTIMEDIA NETWORKS (WOWMOM)
   Rosati S, 2016, IEEE T VEH TECHNOL, V65, P1690, DOI 10.1109/TVT.2015.2414819
   Rosati S, 2013, IEEE GLOBE WORK, P1367, DOI 10.1109/GLOCOMW.2013.6825185
   Saad H.N, 2019, J ENG APPL SCI, V14, P4896
   Sah DK, 2018, COMPUT SCI REV, V27, P112, DOI 10.1016/j.cosrev.2017.12.002
   Salayma M, 2015, ACSIS-ANN COMPUT SCI, V5, P1267, DOI 10.15439/2015F118
   Saleh M, 2020, MPR SELECTION OLSR P
   Sanchez JA, 2007, IEEE INT CONF MOB, P166
   Sang QQ, 2020, SYMMETRY-BASEL, V12, DOI 10.3390/sym12060971
   Shakkottai S, 2003, IEEE COMMUN MAG, V41, P74, DOI 10.1109/MCOM.2003.1235598
   Shan F, 2020, IEEE INFOCOM SER, P1758, DOI [10.1109/infocom41043.2020.9155376, 10.1109/INFOCOM41043.2020.9155376]
   Shcherba E.V., 2019, IEEE INT C INF SCI C, DOI DOI 10.1109/ICISCT47635.2019.9011870
   Shenets NN, 2019, AUTOM CONTROL COMPUT, V53, P857, DOI 10.3103/S0146411619080297
   Sinky H, 2014, WIREL COMMUN MOB COM, V14, P937, DOI 10.1002/wcm.2246
   Soria E., 2020, SWARMLAB MATLAB DRON
   Srivastava A, 2021, COMPUT SCI REV, V39, DOI 10.1016/j.cosrev.2020.100359
   Srivastava V, 2005, IEEE COMMUN MAG, V43, P112, DOI 10.1109/MCOM.2005.1561928
   Triantafyllou A, 2019, INFORMATION, V10, DOI 10.3390/info10110348
   Tsertou A., 2006, PROC INT C WIRELESS, V2006, P767
   Tsouros DC, 2019, INFORMATION, V10, DOI 10.3390/info10110349
   Vuran MC, 2010, IEEE T MOBILE COMPUT, V9, P1578, DOI 10.1109/TMC.2010.125
   Wang CL, 2011, 2011 IEEE WIRELESS COMMUNICATIONS AND NETWORKING CONFERENCE (WCNC), P293, DOI 10.1109/WCNC.2011.5779143
   Wang CL, 2009, VEH TECHNOL CONFE, P1702
   Wang W, 2010, INFORM SCIENCES, V180, P399, DOI 10.1016/j.ins.2009.10.001
   Wiggins DP, 2011, 2011 - MILCOM 2011 MILITARY COMMUNICATIONS CONFERENCE, P861, DOI 10.1109/MILCOM.2011.6127786
   Xiangrui Fan, 2018, 2018 IEEE 4th International Conference on Computer and Communications (ICCC). Proceedings, P301, DOI 10.1109/CompComm.2018.8781070
   Yang DF, 2009, INT J AD HOC UBIQ CO, V4, P61, DOI 10.1504/IJAHUC.2009.023897
   Yang H, 2019, EURASIP J WIREL COMM, DOI 10.1186/s13638-019-1442-0
   Yessad S., 2012, 2012 International Conference on Communications and Information Technology (ICCIT), P326, DOI 10.1109/ICCITechnol.2012.6285817
   Zhang DG, 2019, APPL SOFT COMPUT, V80, P285, DOI 10.1016/j.asoc.2019.03.053
   Zhang T, 2020, IEEE T COMMUN, V68, P6483, DOI 10.1109/TCOMM.2020.3009153
   Zhu L, 2021, IEEE T INTELL TRANSP, V22, P7266, DOI 10.1109/TITS.2020.3005931
NR 111
TC 13
Z9 13
U1 5
U2 17
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2021
VL 120
AR 102281
DI 10.1016/j.sysarc.2021.102281
EA OCT 2021
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA WI1WT
UT WOS:000708159300004
DA 2024-07-18
ER

PT J
AU Pan, X
   Mueller, F
AF Pan, Xing
   Mueller, Frank
TI NUMA-aware memory coloring for multicore real-time systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Memory access; NUMA; Real-time predictability
AB Non-uniform memory access (NUMA) systems are characterized by varying memory latencies so that execution times may become unpredictable in a multicore real-time system. This results in overly conservative scheduling with low utilization due to loose bounds on a task's worst-case execution time (WCET). This work contributes a controller/node-aware memory coloring (CAMC) allocator inside the Linux kernel for the entire address space to reduce access conflicts and latencies by isolating tasks from one another. CAMC improves timing predictability and performance over Linux' buddy allocator and prior coloring methods. It provides core isolation with respect to banks and memory controllers for real-time systems. This work is the first to consider multiple memory controllers in real-time systems, combine them with bank coloring, and assess its performance on a NUMA architecture, to the best of our knowledge.
C1 [Pan, Xing; Mueller, Frank] North Carolina State Univ, Dept Comp Sci, Raleigh, NC 27519 USA.
C3 North Carolina State University
RP Mueller, F (corresponding author), North Carolina State Univ, Dept Comp Sci, Raleigh, NC 27519 USA.
EM mueller@cs.ncsu.edu
OI Mueller, Frank/0000-0002-0258-0294
FU National Science Foundation, USA [1239246, 1329780, 1525609]; Direct For
   Computer & Info Scie & Enginr; Division Of Computer and Network Systems
   [1239246] Funding Source: National Science Foundation; Division of
   Computing and Communication Foundations; Direct For Computer & Info Scie
   & Enginr [1525609] Funding Source: National Science Foundation; Div Of
   Electrical, Commun & Cyber Sys; Directorate For Engineering [1329780]
   Funding Source: National Science Foundation
FX This work was supported in part by National Science Foundation, USA
   grants 1239246, 1329780, and 1525609. It extends an earlier conference
   paper [38] by (1) detailing description of how our CAMC policy is
   designed and implemented, (2) complementing descriptions with
   illustrative examples, (3) providing architectural details for mapping
   pages to frames based for a sample AMD platform with tables for
   illustration, (4) conducting new experiments to contrast local and
   remote memory access latencies on our base system, (5) assessing the
   performance and predictability of multi-threaded NAS Parallel Benchmark
   code IS under our coloring policy, (6) further investigating the
   predictability impact of controller-aware memory coloring for the Parsec
   benchmarks in detail, (7) conducting a study on the influence of
   coloring on bank-level parallelism, (8) comparing the latency Palloc and
   CAMC for SPEC benchmarks, (9) expanding related work to include more
   recent as well as additional fundamentally related publications and
   highlighting differences from CAMC.
CR Alhammad A, 2015, 21ST IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM (RTAS 2015), P285, DOI 10.1109/RTAS.2015.7108452
   [Anonymous], 2016, IEEE REAL TIM EMB TE
   Awasthi M, 2010, PACT 2010: PROCEEDINGS OF THE NINETEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P319, DOI 10.1145/1854273.1854314
   BAILEY DH, 1991, INT J SUPERCOMPUT AP, V5, P63, DOI 10.1177/109434209100500306
   Bernat G, 2002, REAL TIM SYST SYMP P, P279, DOI 10.1109/REAL.2002.1181582
   Bienia C, 2008, PACT'08: PROCEEDINGS OF THE SEVENTEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P72, DOI 10.1145/1454115.1454128
   Blagodurov S, 2010, PACT 2010: PROCEEDINGS OF THE NINETEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P557, DOI 10.1145/1854273.1854350
   BOLOSKY WJ, 1991, SIGPLAN NOTICES, V26, P212, DOI 10.1145/106973.106994
   Chisholm M, 2016, PROCEEDINGS OF 2016 IEEE REAL-TIME SYSTEMS SYMPOSIUM (RTSS), P57, DOI [10.1109/RTSS.2016.32, 10.1109/RTSS.2016.015]
   Chisholm M, 2015, REAL TIM SYST SYMP P, P305, DOI 10.1109/RTSS.2015.36
   Gomony MD, 2015, ACM T EMBED COMPUT S, V14, DOI 10.1145/2661635
   Huang PC, 2015, REAL TIM SYST SYMP P, P141, DOI 10.1109/RTSS.2015.21
   Kim H, 2014, IEEE REAL TIME, P145, DOI 10.1109/RTAS.2014.6925998
   Kim N, 2017, IEEE REAL TIME, P223, DOI 10.1109/RTAS.2017.14
   Lachaize R, 2012, P 2012 USENIX C ANN
   LI H, 1993, PROC INT CONF PARAL, P140
   Liu J. W. S., 2000, REAL-TIME SYST
   Liu L, 2012, INT CONFER PARA, P367
   Majo Z, 2013, I S WORKL CHAR PROC, P11, DOI 10.1109/IISWC.2013.6704666
   Majo Zoltan., 2012, Proceedings of the Tenth International Symposium on Code Generation and Optimization, CGO '12, P230
   Mancuso R, 2015, EUROMICRO, P174, DOI 10.1109/ECRTS.2015.23
   Marathe J, 2010, J PARALLEL DISTR COM, V70, P1204, DOI 10.1016/j.jpdc.2010.08.015
   McCurdy C, 2010, INT SYM PERFORM ANAL, P87, DOI 10.1109/ISPASS.2010.5452060
   Ogasawara T, 2009, OOPSLA 2009, CONFERENCE PROCEEDINGS, P377
   Pan X, 2018, 33RD ANNUAL ACM SYMPOSIUM ON APPLIED COMPUTING, P584, DOI 10.1145/3167132.3167196
   Pan X, 2016, INT PARALL DISTRIB P, P363, DOI 10.1109/IPDPS.2016.26
   Pellizzoni R., 2016, IEEE REAL TIME EMBED, P1
   Reineke J., CODES ISSS
   Shen X.Z.S.D.K, 2009, USENIX ANN TECHN C
   Suzuki N, 2013, IEEE INT C COMPUT, P685, DOI 10.1109/CSE.2013.106
   Verghese B, 1996, ACM SIGPLAN NOTICES, V31, P279, DOI 10.1145/248209.237205
   Ward BC, 2015, REAL TIM SYST SYMP P, P153, DOI 10.1109/RTSS.2015.22
   Wilhelm R, 2008, ACM T EMBED COMPUT S, V7, DOI 10.1145/1347375.1347389
   Wu ZP, 2013, REAL TIM SYST SYMP P, P372, DOI 10.1109/RTSS.2013.44
   Yun H, 2015, EUROMICRO, P184, DOI 10.1109/ECRTS.2015.24
   Yun H, 2014, IEEE REAL TIME, P155, DOI 10.1109/RTAS.2014.6925999
   Yun H, 2013, IEEE REAL TIME, P55, DOI 10.1109/RTAS.2013.6531079
   Yun HC, 2012, EUROMICRO, P299, DOI 10.1109/ECRTS.2012.32
NR 38
TC 3
Z9 3
U1 0
U2 3
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2021
VL 118
AR 102188
DI 10.1016/j.sysarc.2021.102188
EA JUN 2021
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA UD5TH
UT WOS:000687268400002
OA Bronze
DA 2024-07-18
ER

PT J
AU Daoud, M
   El Mezouari, A
   Faci, N
   Benslimane, D
   Maamar, Z
   El Fazziki, A
AF Daoud, Mohamed
   El Mezouari, Asmae
   Faci, Noura
   Benslimane, Djamal
   Maamar, Zakaria
   El Fazziki, Aziz
TI A multi-model based microservices identification approach
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Business process; Control; Data; Semantic dependency; Clustering;
   Microservice
AB Microservices are hailed for their capabilities to tackle the challenge of breaking monolithic business systems down into small, cohesive, and loosely-coupled services. Indeed, these systems are neither easy to maintain nor to replace undermining organizations' efforts to cope with user's changing needs and governments' complex regulations. Microservices constitute an architectural style for developing a new generation of systems as a suite of services that, although they are separate, engage in collaborative execution and communication sessions. However, microservices success depends, among many other things, on the existence of an approach that would automatically identify the necessary microservices according to organizations' requirements. In this paper, we present such an approach and demonstrate its technical doability in the context of a case study, Bicing, for renting bikes. Some salient features of this approach are business processes as input for the identification needs, three models known as control, data, and semantic to capture dependencies between these processes' activities, and, finally, a collaborative clustering technique that recommends potential microservices. Conducted experiments in the context of Bicing clearly indicate that our approach outperforms similar ones for microservices identification and reinforce the important role of business processes in this identification. The approach constitutes a major milestone towards a better architectural style for future microservices systems.
C1 [Daoud, Mohamed; Faci, Noura; Benslimane, Djamal] Claude Bernard Lyon 1 Univ, Lyon, France.
   [El Mezouari, Asmae; El Fazziki, Aziz] Caddi Ayyad Univ, Marrakech, Morocco.
   [Maamar, Zakaria] Zayed Univ, Dubai, U Arab Emirates.
C3 Universite Claude Bernard Lyon 1; Cadi Ayyad University of Marrakech;
   Zayed University
RP Benslimane, D (corresponding author), Claude Bernard Lyon 1 Univ, Lyon, France.
EM djamal.benslimane@univ-lyon1.fr
RI El Mezouari, Asmae/CAG-8570-2022
OI El Mezouari, Asmae/0000-0001-6096-5689; Maamar,
   Zakaria/0000-0003-4462-8337; benslimane, djamal/0000-0001-5700-8060
CR Ahmadvand M, 2016, 2016 IEEE 24TH INTERNATIONAL REQUIREMENTS ENGINEERING CONFERENCE WORKSHOPS (REW), P68, DOI [10.1109/REW.2016.026, 10.1109/REW.2016.14]
   Amiri MJ, 2018, P IEEE I C SERV COMP, P253, DOI 10.1109/SCC.2018.00042
   [Anonymous], 2003, ALAN APT SERIES
   [Anonymous], 2004, Applying UML and Patterns: An Introduction to Object-Oriented Analysis and Design and Iterative Development
   Baresi L, 2017, LECT NOTES COMPUT SC, V10465, P19, DOI 10.1007/978-3-319-67262-5_2
   Bartol N., 2018, CRITICALLY ANAL PROC
   Beni EH, 2019, J SYST ARCHITECT, V95, P36, DOI 10.1016/j.sysarc.2019.03.001
   Butzin B, 2016, IEEE INT C EMERG
   Chen R, 2017, ASIA PAC SOFWR ENG, P466, DOI 10.1109/APSEC.2017.53
   Chung J.-Y., 2007, VIEW SERVICE ORIENTE
   Cornuéjols A, 2018, INFORM FUSION, V39, P81, DOI 10.1016/j.inffus.2017.04.008
   Daoud, 2020, CCIS, P299, DOI DOI 10.1007/978
   DAVENPORT TH, 1990, SLOAN MANAGE REV, V31, P11
   Djogic E, 2018, 2018 41ST INTERNATIONAL CONVENTION ON INFORMATION AND COMMUNICATION TECHNOLOGY, ELECTRONICS AND MICROELECTRONICS (MIPRO), P1411, DOI 10.23919/MIPRO.2018.8400254
   Escobar Daniel, 2016, 2016 XLII Latin American Computing Conference (CLEI), P1
   Estanol M, 2016, THESIS U POLITECNICA
   Fritzsch J, 2019, LECT NOTES COMPUT SC, V11350, P128, DOI 10.1007/978-3-030-06019-0_10
   Barbosa MHG, 2020, 2020 IEEE INTERNATIONAL CONFERENCE ON SOFTWARE ARCHITECTURE COMPANION (ICSA-C 2020), P41, DOI 10.1109/ICSA-C50368.2020.00015
   Gysel M, 2016, LECT NOTES COMPUT SC, V9846, P185, DOI 10.1007/978-3-319-44482-6_12
   Hammouda K, 2006, SIAM PROC S, P453
   Hassan S, 2016, P IEEE I C SERV COMP, P813, DOI 10.1109/SCC.2016.113
   Jin WX, 2018, 2018 IEEE INTERNATIONAL CONFERENCE ON WEB SERVICES (IEEE ICWS 2018), P211, DOI 10.1109/ICWS.2018.00034
   Ke W., 2012, Proceedings of the American Society for Information Science and Technology, V49, P1
   Knoche H, 2018, IEEE SOFTWARE, V35, P44, DOI 10.1109/MS.2018.2141035
   Kolb P., 2008, P KONVENS 2008 BERL, V156
   Kouroshfar E, 2009, LECT NOTES COMPUT SC, V5582, P54, DOI 10.1007/978-3-642-02414-6_4
   Levcovitz A., 2016, ARXIV PREPRINT ARXIV
   Li S., 2019, J SYST SOFTWARE, V157
   Mendez-Bonilla O, 2008, SEVENTH INTERNATIONAL CONFERENCE ON COMPOSITION-BASED SOFTWARE SYSTEMS, PROCEEDINGS, P232, DOI 10.1109/ICCBSS.2008.34
   Murtagh F., 2011, ARXIV PREPRINT ARXIV
   Schroer C., 2020, Commun. Comput. Inf. Sci., V1310, P151, DOI [10.1007/978-3-030-64846-6_9, DOI 10.1007/978-3-030-64846-6_9]
   Singh V, 2017, 2017 IEEE INTERNATIONAL CONFERENCE ON COMPUTING, COMMUNICATION AND AUTOMATION (ICCCA), P847, DOI 10.1109/CCAA.2017.8229914
   Villa P, 2011, LECT NOTES COMPUT SC, V6631, P182, DOI 10.1007/978-3-642-20630-6_12
   Wilkin GA, 2008, BMC BIOINFORMATICS, V9, DOI 10.1186/1471-2105-9-S6-S19
   Wisniewski R, 2019, J SYST ARCHITECT, V96, P20, DOI 10.1016/j.sysarc.2019.01.015
   WU ZB, 1994, 32ND ANNUAL MEETING OF THE ASSOCIATION FOR COMPUTATIONAL LINGUISTICS, P133
NR 36
TC 6
Z9 6
U1 1
U2 13
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2021
VL 118
AR 102200
DI 10.1016/j.sysarc.2021.102200
EA JUN 2021
PG 17
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA UE5KZ
UT WOS:000687928200010
OA Green Submitted, Bronze
DA 2024-07-18
ER

PT J
AU Pavkovic, B
   Sandic, M
   Teslic, N
AF Pavkovic, Bogdan
   Sandic, Miladin
   Teslic, Nikola
TI A genetic simulation strategy: Application to single-fault analysis of
   TTEthernet synchronization protocol
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE TTEthernet; Genetic algorithm; Fault-tolerant synchronization;
   Simulation assessment; Safety-critical systems
AB Improper timing has severe safety repercussions in modern vehicles due to the use of mixed-criticality systems. Human lives and increased material costs might be at stake due to faulty configuration or incorrect startup of the timing subsystem. TTEthernet is a communication infrastructure that enables combined use of distributed applications with mixed-criticality requirements over a single physical network. TTEthernet provides a fault tolerant, self-stabilizing synchronization that establishes a temporal partitioning and ensures isolation of high and low criticality dataflows. The cornerstone of robust synchronization is the cold start under faulty nodes since it is performed once before establishing the timing schedule. We propose a genetic simulation strategy applied to the single-fault analysis of TTEthernet synchronization protocol. Simulation measurements demonstrate the effectiveness of our approach and reveal the worst-case startup time of the TTEthernet network under a single-fault hypothesis. Furthermore, we reveal that the median of the worst-case startup time is almost 500 times larger than the integration cycle duration.
   Finally, we argue that our algorithm has further application in the analysis of TTEthernet synchronization, like multiple fault scenarios and generalization to a more complex multi-hop TTEthernet topologies.
C1 [Pavkovic, Bogdan; Sandic, Miladin; Teslic, Nikola] Fac Tech Sci, Trg Dositeja Obradovica 5, Novi Sad, Serbia.
   [Pavkovic, Bogdan; Sandic, Miladin; Teslic, Nikola] RT RK Inst Comp Based Syst, Narodnog Fronta 23A, Novi Sad, Serbia.
RP Pavkovic, B (corresponding author), Fac Tech Sci, Trg Dositeja Obradovica 5, Novi Sad, Serbia.
EM bogdan.pavkovic@uns.ac.rs
RI Pavkovic, Bogdan/GYU-6596-2022
OI Pavkovic, Bogdan/0000-0002-3517-3740; Sandic,
   Miladin/0000-0002-4851-6482; Teslic, Nikola/0000-0003-3806-5777
CR [Anonymous], 2019, HINDAWI COMPUT INTEL
   [Anonymous], 2011, G148 ASTM, DOI DOI 10.1520/G0148-97R11
   [Anonymous], 2020, J SYST ARCHIT
   [Anonymous], 2015, 10 IEEE INT S IND EM
   [Anonymous], 2007, DIGIT AVION SYST CON
   Aquino A, 2018, PROC INT SYMP SOFTW, P76, DOI 10.1109/ISSRE.2018.00019
   Cao JT, 2008, IEEE T INTELL TRANSP, V9, P392, DOI 10.1109/TITS.2008.928244
   Daniel O, 2018, 2018 IEEE/ACM 26TH INTERNATIONAL SYMPOSIUM ON QUALITY OF SERVICE (IWQOS)
   Deepa S.N, 2008, INTRO GENETIC ALGORI
   FOGEL DB, 1994, IEEE T NEURAL NETWOR, V5, P3, DOI 10.1109/72.265956
   Garey M. R., 1979, Computers and intractability. A guide to the theory of NP-completeness
   GOLD D, 1991, CONFERENCE RECORD OF THE TWENTY-FIFTH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS, VOLS 1 AND 2, P69, DOI 10.1109/ACSSC.1991.186416
   Goldberg D. E., 1989, GENETIC ALGORITHMS S, P27
   GREFENSTETTE JJ, 1986, IEEE T SYST MAN CYB, V16, P122, DOI 10.1109/TSMC.1986.289288
   Hanzo L, 2011, DATA MINING CONCEPTS
   Haupt R., 2004, PRACTICAL GENETIC AL, V2nd ed.
   Howard, 2009, AVIONICS INTELL
   IEEE, 2008, IEEE Std 1588-2019, P1
   Kopetz H, 2005, ISORC 2005: EIGHTH IEEE INTERNATIONAL SYMPOSIUM ON OBJECT-ORIENTED REAL-TIME DISTRIBUTED COMPUTING, PROCEEDINGS, P22
   Kratica, 2000, THESIS FACULTY MATH
   Lee J, 2003, 2003 P WORKSH IEEE 1
   Majidi S, 2019, 2019 IEEE INTERNATIONAL CONFERENCE ON INDUSTRIAL CYBER PHYSICAL SYSTEMS (ICPS 2019), P373, DOI [10.1109/ICPHYS.2019.8780192, 10.1109/icphys.2019.8780192]
   Migge J, 2016, 8 EUR C EMB REAL TIM
   MILLS DL, 1991, IEEE T COMMUN, V39, P1482, DOI 10.1109/26.103043
   Mullender S., 1993, DISTRIBUTED SYSTEMS, P97
   Obermaisser R., 2012, TIME TRIGGERED COMMU
   Oliver R.S., 2014, 22 INT C REAL TIM NE
   Pyrih Yuliia, 2019, 2019 3rd International Conference on Advanced Information and Communications Technologies (AICT). Proceedings, P157, DOI 10.1109/AIACT.2019.8847814
   Ray J., 2009, DATA NETWORK EVALUAT
   Shukla A, 2015, 2015 1ST INTERNATIONAL CONFERENCE ON FUTURISTIC TRENDS ON COMPUTATIONAL ANALYSIS AND KNOWLEDGE MANAGEMENT (ABLAZE), P515, DOI 10.1109/ABLAZE.2015.7154916
   Tamas-Selicean D, 2012, CODES+ISSS'12:PROCEEDINGS OF THE TENTH ACM INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE-CODESIGN AND SYSTEM SYNTHESIS, P473
   WHO, 2012, GLOBAL TUBERCULOSIS REPORT 2012, P1
   Zhong JH, 2006, INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE FOR MODELLING, CONTROL & AUTOMATION JOINTLY WITH INTERNATIONAL CONFERENCE ON INTELLIGENT AGENTS, WEB TECHNOLOGIES & INTERNET COMMERCE, VOL 2, PROCEEDINGS, P1115
NR 33
TC 3
Z9 3
U1 0
U2 7
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2021
VL 117
AR 102169
DI 10.1016/j.sysarc.2021.102169
EA MAY 2021
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA SO1ZJ
UT WOS:000658777300009
DA 2024-07-18
ER

PT J
AU Yang, Y
   Jiang, HY
   Wu, YL
   Han, CJ
   Lv, YL
   Li, X
   Yang, BW
   Fdida, S
   Xie, GG
AF Yang, Ye
   Jiang, Haiyang
   Wu, Yulei
   Han, Chunjing
   Lv, Yilong
   Li, Xing
   Yang, Bowen
   Fdida, Serge
   Xie, Gaogang
TI C2QoS: Network QoS guarantee in vSwitch through CPU-cycle management
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE QoS; vSwitch; CPU resource competition; Scheduling; Cloud computing
AB Cyber-Physical-Social-System (CPSS) relies on cloud and edge computing for service deployment and accel-eration. As an enabling technology of CPSS, network virtualization allows different services to be deployed on a single physical server and provides them with differentiated network performance based on service-level-agreement (SLA). Unfortunately, current virtual switches (vSwitches) cannot guarantee this functionality due to the common resource competition and unpredictable processing capacity. As a software process on the server, vSwitch is allocated limited dedicated CPU cores to implement traffic forwarding for all services. But the QoS strategy inheriting from the hardware switch, does not consider the forwarding tasks' competition for CPU cores in terms of utilization and timing, thus cannot guarantee the SLA. To solve this critical issue, we propose a CPU-cycle based QoS (C2QoS) strategy to realize the isolation and guarantee of service network performance by managing the usage and scheduling of the IO-dedicated CPU cores in vSwitch. C2QoS includes a CPU-cycle based token bucket mechanism to strictly limit service's network bandwidth and a hierarchical batch scheduling mechanism to achieve hierarchical latency. Experimental results show that, compared with existing strategies, C2QoS can strictly guarantee the network bandwidth of the services and reduce the service latency by up to 80%.
C1 [Yang, Ye; Jiang, Haiyang] Chinese Acad Sci, Inst Comp Technol, State Key Lab Comp Architecture, Beijing 100190, Peoples R China.
   [Wu, Yulei] Univ Exeter, Coll Engn Math & Phys Sci, Exeter EX4 4QF, Devon, England.
   [Han, Chunjing] Chinese Acad Sci, Inst Informat Engn, State Key Lab Informat Secur, Beijing 100093, Peoples R China.
   [Lv, Yilong; Li, Xing; Yang, Bowen] Alibaba Grp, Hangzhou 311121, Peoples R China.
   [Yang, Ye; Fdida, Serge] Sorbonne Univ, Lab LIP6, F-75006 Paris, France.
   [Xie, Gaogang] Chinese Acad Sci, Comp Network Informat Ctr, Beijing 100190, Peoples R China.
   [Yang, Ye; Xie, Gaogang] Univ Chinese Acad Sci, Sch Comp Sci & Technol, Beijing 100049, Peoples R China.
C3 Chinese Academy of Sciences; Institute of Computing Technology, CAS;
   University of Exeter; Chinese Academy of Sciences; Institute of
   Information Engineering, CAS; Alibaba Group; Sorbonne Universite;
   Chinese Academy of Sciences; Computer Network Information Center, CAS;
   Chinese Academy of Sciences; University of Chinese Academy of Sciences,
   CAS
RP Yang, Y (corresponding author), Chinese Acad Sci, Inst Comp Technol, State Key Lab Comp Architecture, Beijing 100190, Peoples R China.
EM yangye@ict.ac.cn; jianghaiyang@ict.ac.cn; y.l.wu@exeter.ac.uk;
   hanchunjing@iie.ac.cn; lvyilong.lyl@alibaba-inc.com;
   lixing.lix@alibaba-inc.com; bowen.ybw@alibaba-inc.com;
   serge.fdida@sorbonne-universite.fr; xie@cnic.cn
OI Yang, Ye/0000-0002-3662-3846
FU National Key Research and Development Program of China [2019YFB1804500];
   National Natural Science Foundation of China [U20A20180]; Chinese
   Academy of Sciences - Austria Project [GJHZ202114]; Beijing Municipal
   Natural Science Foundation [JQ20024]
FX We thank the reviewers for their insightful feedback. This work was
   supported in part by the National Key Research and Development Program
   of China (Grant No. 2019YFB1804500), the National Natural Science
   Foundation of China (Grant No. U20A20180), Chinese Academy of Sciences -
   Austria Project (Grant No. GJHZ202114) and Beijing Municipal Natural
   Science Foundation (Grant No. JQ20024).
CR Addanki V., 2018, IFIP NETW C WORKSH
   [Anonymous], 2012, USENIX SEC S
   Bai W., 2015, C NETW SYST DES IMPL
   Bennett J.C.R., 1996, IEEE C COMP COMM
   Benson T., 2010, ACM SIGCOMM C INT MA
   Cao B, 2019, IEEE T IND INFORM, V15, P1798, DOI 10.1109/TII.2018.2884951
   Cao B, 2018, IEEE INTERNET THINGS, V5, P3594, DOI 10.1109/JIOT.2018.2801623
   Checconi F., 2012, IEEE ACM T NETW, V21
   Chuprikov P, 2015, IEEE INFOCOM SER
   Dalton M., 2018, C NETW SYST DES IMPL
   Davin J.R., 1990, C ACM SPEC INT GROUP
   Deng ZK, 2015, CIT/IUCC/DASC/PICOM 2015 IEEE INTERNATIONAL CONFERENCE ON COMPUTER AND INFORMATION TECHNOLOGY - UBIQUITOUS COMPUTING AND COMMUNICATIONS - DEPENDABLE, AUTONOMIC AND SECURE COMPUTING - PERVASIVE INTELLIGENCE AND COMPUTING, P2319, DOI 10.1109/CIT/IUCC/DASC/PICOM.2015.342
   Derbala A, 2005, COMPUT OPER RES, V32, P229, DOI 10.1016/S0305-0548(03)00214-4
   Duffield N.G., 1999, C ACM SPEC INT GROUP
   Firestone D., 2017, C NETW SYST DES IMPL
   Guan N, 2011, J SYST ARCHITECT, V57, P536, DOI 10.1016/j.sysarc.2010.08.003
   Intel, 2019, INT 64 IA 32 ARCH SO
   Kumar P., 2019, C ACM SPEC INT GROUP
   Mace J., 2016, C ACM SPEC INT GROUP
   Martinez J, 2020, J SYST ARCHITECT, V110, DOI 10.1016/j.sysarc.2020.101836
   Pfaff B., 2015, C NETW SYST DES IMPL
   Qi J, 2020, INFORM FUSION, V55, P269, DOI 10.1016/j.inffus.2019.09.002
   Rajan AKS, 2018, J SYST ARCHITECT, V82, P37, DOI 10.1016/j.sysarc.2018.01.001
   Ren L, 2020, IEEE T NETW SCI ENG, V7, P2286, DOI 10.1109/TNSE.2019.2942042
   Saeed A., 2019, C NETW SYST DES IMPL
   Saeed A., 2017, C ACM SPEC INT GROUP
   Shreedhar M., 1995, C ACM SPEC INT GROUP
   Sivaraman A., 2016, C ACM SPEC INT GROUP
   Srinivasan V., 1999, C ACM SPEC INT GROUP
   Stoica I., 2016, C ACM SPEC INT GROUP
   Tang P.P., 1999, IEEE C COMP COMM
   To K., 2016, WORK HOT TOPICS MIDD
   Wang XK, 2019, IEEE T SUST COMPUT, V4, P326, DOI 10.1109/TSUSC.2017.2777503
   WIGNALL TK, 1973, OPER RES, V21, P764, DOI 10.1287/opre.21.3.764
   Ye Y., 2021, IFIP IEEE INT S INT
   Zhang X, 2016, TECHNOLOGIES, V4, DOI 10.3390/technologies4030025
NR 36
TC 1
Z9 1
U1 0
U2 3
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUN
PY 2021
VL 116
AR 102148
DI 10.1016/j.sysarc.2021.102148
EA MAY 2021
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA SD1RG
UT WOS:000651143900009
OA Green Published
DA 2024-07-18
ER

PT J
AU Ma, ZZ
   Zhao, MY
   Cai, XJ
   Jia, ZP
AF Ma, Zezhong
   Zhao, Mengying
   Cai, Xiaojun
   Jia, Zhiping
TI Fast-convergent federated learning with class-weighted aggregation
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Federated learning; Non-IID Data; Aggregation
AB Recently, federated learning has attracted great attention due to its advantage of enabling model training in a distributed manner. Instead of uploading data for centralized training, it allows devices to keep local data private and only send parameters to server. Then the server aggregates local models to derive a global model. In this paper, we study the aggregation problem in federated learning, especially with non-independently and identically distributed data. Since existing scheme may degrade the representative of local models after aggregation, we propose to reallocate weights of local models based on contributions to each class. Then two class-weighted aggregation strategies are developed to improve the communication efficiency in federated learning. Evaluation shows that the proposed schemes reduce 30.49% and 23.59% of communication costs compared with FedAvg.
C1 [Ma, Zezhong; Zhao, Mengying; Cai, Xiaojun; Jia, Zhiping] Shandong Univ, Sch Comp Sci & Technol, Jinan, Peoples R China.
C3 Shandong University
RP Zhao, MY (corresponding author), Shandong Univ, Sch Comp Sci & Technol, Jinan, Peoples R China.
EM zhaomengying@sdu.edu.cn
RI Cai, Xiaojun/C-1864-2015; liu, xq/JDW-2596-2023
OI Zhao, Mengying/0000-0001-7891-5436
FU National Key R&D Program of China [2019YFB21026000]
FX This work was supported by the National Key R&D Program of China with
   grant No. 2019YFB21026000.
CR Abadi M, 2016, CCS'16: PROCEEDINGS OF THE 2016 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P308, DOI 10.1145/2976749.2978318
   Bagdasaryan E, 2020, PR MACH LEARN RES, V108, P2938
   Beaufays F., 2018, ARXIV PREPRINT ARXIV
   Bonawitz K, 2017, CCS'17: PROCEEDINGS OF THE 2017 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P1175, DOI 10.1145/3133956.3133982
   Brisimi TS, 2018, INT J MED INFORM, V112, P59, DOI 10.1016/j.ijmedinf.2018.01.007
   Caldas S., 2018, ARXIV PREPRINT ARXIV
   Chen Y, 2020, IEEE T NEUR NET LEAR, V31, P4229, DOI 10.1109/TNNLS.2019.2953131
   Fung C., 2018, ARXIV PREPRINT ARXIV
   Han S., 2015, DEEP COMPRESSION COM
   Khaled A, 2019, ARXIV PREPRINT ARXIV
   Konecny Jakub, ABS161005492 CORR
   Krizhevsky A., 2009, LEARNING MULTIPLE LA
   Lalitha A., 2019, ARXIV PREPRINT ARXIV
   Lecun Y, 1998, P IEEE, V86, P2278, DOI 10.1109/5.726791
   Leroy D, 2019, INT CONF ACOUST SPEE, P6341, DOI 10.1109/ICASSP.2019.8683546
   Li T., 2019, ARXIV PREPRINT ARXIV
   Li X., 2019, PROC INT C LEARN REP
   Lin Y., 2017, ARXIV PREPRINT ARXIV
   Lu YL, 2020, IEEE T IND INFORM, V16, P4177, DOI 10.1109/TII.2019.2942190
   McMahan HB, 2017, PR MACH LEARN RES, V54, P1273
   Melis L, 2019, P IEEE S SECUR PRIV, P691, DOI 10.1109/SP.2019.00029
   Mohri M., 2019, ARXIV PREPRINT ARXIV
   Nishio T, 2019, IEEE ICC
   Sattler F, 2020, IEEE T NEUR NET LEAR, V31, P3400, DOI 10.1109/TNNLS.2019.2944481
   Sheller MJ, 2019, LECT NOTES COMPUT SC, V11383, P92, DOI 10.1007/978-3-030-11723-8_9
   Truex Stacey, 2019, P 12 ACM WORKSH ART, P1, DOI [DOI 10.1145/3338501.3357370, 10.1145/3338501.3357370]
   Wang H, 2020, IEEE INFOCOM SER, P1698, DOI [10.1109/INFOCOM41043.2020.9155494, 10.1109/infocom41043.2020.9155494]
   Xiao H., 2017, CoRR abs/1708.07747
   Xu GW, 2020, IEEE T INF FOREN SEC, V15, P911, DOI 10.1109/TIFS.2019.2929409
   Yang Timothy, 2018, ARXIV181202903
   Zhao Y., 2018, ARXIV180600582
NR 31
TC 21
Z9 24
U1 6
U2 62
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2021
VL 117
AR 102125
DI 10.1016/j.sysarc.2021.102125
EA APR 2021
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA SV1QI
UT WOS:000663599300012
DA 2024-07-18
ER

PT J
AU Baruah, S
AF Baruah, Sanjoy
TI Implementing synchronous reactive components upon multiprocessor
   platforms
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Synchronous programming; Multiprocessor scheduling; Deadlines; Integer
   Linear Program; Approximation algorithm
AB Model-based design methodologies based on the synchrony assumption are widely used in many safety-critical application domains. The synchrony assumption asserts that actions (such as the execution of code) occur instantaneously; however, physical platforms obviously do not possess this property. This paper considers a scheduling problem that arises when one seeks to implement programs that are written under the synchrony assumption upon actual multiprocessor platforms, and proposes algorithms for solving this problem exactly and approximately.
C1 [Baruah, Sanjoy] Washington Univ, St Louis, MO 63110 USA.
C3 Washington University (WUSTL)
RP Baruah, S (corresponding author), Washington Univ, St Louis, MO 63110 USA.
EM baruah@wustl.edu
OI Baruah, Sanjoy/0000-0002-4541-3445
CR Alur R, 2015, PRINCIPLES OF CYBER-PHYSICAL SYSTEMS, P1
   [Anonymous], 2009, PRINCIPLES SEQUENCIN, DOI DOI 10.1002/9780470451793
   Baker K.R., 1982, Journal of Operations Management, P37, DOI [10.1016/0272-6963, DOI 10.1016/0272-6963]
   Baruah Sanjoy, 2020, 23 IEEE INT S REAL T
   BENVENISTE A, 1991, P IEEE, V79, P1270, DOI 10.1109/5.97297
   Benveniste A, 2003, P IEEE, V91, P64, DOI 10.1109/JPROC.2002.805826
   Berry G., 2000, ESTEREL V5 LANGUAGE
   GRAHAM RL, 1969, SIAM J APPL MATH, V17, P416, DOI 10.1137/0117039
   Halbwachs Nicolas., 1993, Synchronous Programming of Reactive Systems
   Harel D., 1985, Logics and Models of Concurrent Systems, VF-13, P477, DOI [DOI 10.1007/978-3-642-82453-1_17, 10.1007/978-3-642-82453-1_17]
   KAHN AB, 1962, COMMUN ACM, V5, P558, DOI 10.1145/368996.369025
   Karp R, 1972, COMPLEXITY COMPUTER, V40, P85, DOI 10.1007/978-3-540-68279-08
   Lee Edward A., 2003, J CIRCUITS SYST COMP, V2
   LENSTRA JK, 1978, OPER RES, V26, P22, DOI 10.1287/opre.26.1.22
   LIU CL, 1973, J ACM, V20, P46, DOI 10.1145/321738.321743
   Mok Aloysius, 1983, MITLCSTR297 MASS I T
   Svensson O, 2010, ACM S THEORY COMPUT, P745
   ULLMAN JD, 1975, J COMPUT SYST SCI, V10, P384, DOI 10.1016/S0022-0000(75)80008-0
   Wilhelm R, 2008, ACM T EMBED COMPUT S, V7, DOI 10.1145/1347375.1347389
NR 19
TC 2
Z9 2
U1 0
U2 2
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUN
PY 2021
VL 116
AR 102027
DI 10.1016/j.sysarc.2021.102027
EA FEB 2021
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA SU7LX
UT WOS:000663315100004
OA Bronze
DA 2024-07-18
ER

PT J
AU Bagga, P
   Sutrala, AK
   Das, AK
   Vijayakumar, P
AF Bagga, Palak
   Sutrala, Anil Kumar
   Das, Ashok Kumar
   Vijayakumar, Pandi
TI Blockchain-based batch authentication protocol for Internet of Vehicles
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Internet of Vehicles (IoV); Smart city; Batch authentication; Key
   agreement; Blockchain; Security; AVISPA
ID 3-FACTOR USER AUTHENTICATION; KEY AGREEMENT PROTOCOL; SCHEME;
   VERIFICATION; CHALLENGES; MANAGEMENT; EXCHANGE; SERVICE; DESIGN
AB The vehicles in Internet of Vehicles (IoV) can be used to opportunistically gather and distribute the data in a smart city environment. However, at the same time, various security threats arise due to insecure communication happening among various entities in an IoV-based smart city deployment. To address this issue, we aim to design a novel blockchain-enabled batch authentication scheme in Artificial Intelligence (AI)envisioned IoV-based smart city deployment. The latest trends and revolutions in technologies incorporate AI/Machine Learning (ML) in blockchaining to produce a secure, efficient and intelligent blockchain based system. The data stored in the blocks in the blockchain are authentic and genuine, which makes the AI/ML algorithms to work at their exceptions in order produce correct predictions on the blockchain data. Through the signing phase of the proposed scheme, each vehicle in a dynamically formed cluster broadcasts a message to its own member and respective road-side unit (RSU). In the proposed scheme, two types of authentication take place: vehicle to vehicle (V2V) authentication allows a vehicle to authenticate its neighbor vehicles in its cluster, while batch authentication permits a group of cluster vehicles to be authenticated by their RSU. At the end, a group key is established among the vehicles and RSU in their cluster RSU then gathers securely data from its vehicles and form several transactions including the information of vehicles and its own given information to the cluster member vehicles. The transactions are formed later by the nearby fog server associated with RSU and then by the cloud server to form a complete block. The created blocks are mined by the cloud servers in a Peer-to-Peer (P2P) cloud server network through the voting-based Practical Byzantine Fault Tolerance (PBFT) consensus algorithm. The authentic and genuine data of the blockchain are utilized for Big data analytics through AI/ML algorithms. It is shown that the proposed scheme is highly robust against various attacks through formal and informal security analysis, and also through formal security verification tool. A detailed comparative analysis reveals that the proposed scheme achieves superior security and functionality features, and offers comparable storage, communication and computational costs as compared to other existing competing schemes. Finally, the blockchain implementation has been carried out on the proposed scheme to show its effectiveness.
C1 [Bagga, Palak; Das, Ashok Kumar] Int Inst Informat Technol, Ctr Secur Theory & Algorithm Res, Hyderabad 500032, India.
   [Sutrala, Anil Kumar] CA Technol Broadcom Co, Hyderabad 500032, India.
   [Vijayakumar, Pandi] Univ Coll Engn Tindivanam, Dept Comp Sci & Engn, Villupuram 604001, India.
C3 International Institute of Information Technology Hyderabad
RP Das, AK (corresponding author), Int Inst Informat Technol, Ctr Secur Theory & Algorithm Res, Hyderabad 500032, India.
EM palak.bagga@research.iiit.ac.in; anilkumarsutrala@gmail.com;
   ashok.das@iiit.ac.in; vijibond2000@gmail.com
RI Das, Ashok Kumar/U-2790-2019; Pandi, Vijayakumar/Y-4636-2019
OI Das, Ashok Kumar/0000-0002-5196-9589; Pandi,
   Vijayakumar/0000-0001-5451-8946
FU Mathematical Research Impact Centric Support (MATRICS) - Science and
   Engineering Research Board (SERB), India [MTR/2019/000699]; Ripple
   Centre of Excellence Scheme, CoE in Blockchain, IIIT Hyderabad, India
   [IIIT/R&D Office/Internal Projects/001/2019]
FX We thank the anonymous reviewers, the associate editor and the
   Editor-in-Chief for their valuable feedback on the paper. This work was
   supported by the Mathematical Research Impact Centric Support (MATRICS)
   project funded by the Science and Engineering Research Board (SERB),
   India (Reference No. MTR/2019/000699) and also by the Ripple Centre of
   Excellence Scheme, CoE in Blockchain (Sanction No. IIIT/R&D
   Office/Internal Projects/001/2019), IIIT Hyderabad, India.
CR Abdalla M, 2005, LECT NOTES COMPUT SC, V3386, P65
   Alam B, 2014, PROCEEDINGS OF THE 2014 INTERNATIONAL CONFERENCE ON INFORMATION SYSTEMS AND COMPUTER NETWORKS (ISCON), P11, DOI 10.1109/ICISCON.2014.6965209
   [Anonymous], 2018, WHAT IS PROOF ELAPSE
   [Anonymous], 2020, MIRACL CRYPTOGRAPHIC
   Asghar MuhammadEhtisham., 2018, P 28 INT TEL NETW AP, P1, DOI DOI 10.1109/ATNAC.2018.8615224
   AVISPA, 2019, AUT VAL INT SEC PROT
   Bali RS, 2016, FUTURE GENER COMP SY, V56, P476, DOI 10.1016/j.future.2015.09.004
   Bayat M, 2015, WIREL NETW, V21, P1733, DOI 10.1007/s11276-014-0881-0
   Boneh D, 2012, LECT NOTES COMPUT SC, V7658, P1, DOI 10.1007/978-3-642-34961-4_1
   Canetti R, 2001, LECT NOTES COMPUT SC, V2045, P453
   Castro M, 2002, ACM T COMPUT SYST, V20, P398, DOI 10.1145/571637.571640
   Challa S, 2018, COMPUT ELECTR ENG, V69, P534, DOI 10.1016/j.compeleceng.2017.08.003
   Chang CC, 2016, IEEE T WIREL COMMUN, V15, P357, DOI 10.1109/TWC.2015.2473165
   Chen Xinyun, 2017, ARXIV171205526
   Das AK, 2018, IEEE INTERNET THINGS, V5, P4900, DOI 10.1109/JIOT.2018.2877690
   Das AK, 2016, SECUR COMMUN NETW, V9, P3670, DOI 10.1002/sec.1573
   Das AK, 2016, SECUR COMMUN NETW, V9, P2070, DOI 10.1002/sec.1464
   DOLEV D, 1983, IEEE T INFORM THEORY, V29, P198, DOI 10.1109/TIT.1983.1056650
   Dua A, 2018, IEEE T VEH TECHNOL, V67, P4359, DOI 10.1109/TVT.2017.2780183
   Duan YQ, 2019, INT J INFORM MANAGE, V48, P63, DOI 10.1016/j.ijinfomgt.2019.01.021
   Feng Q, 2020, IET INFORM SECUR, V14, P443, DOI 10.1049/iet-ifs.2019.0559
   Feng Q, 2020, IEEE T IND INFORM, V16, P4146, DOI 10.1109/TII.2019.2948053
   Garg S, 2018, IEEE NETWORK, V32, P42, DOI 10.1109/MNET.2018.1700286
   Gasmi R, 2019, 2019 4TH INTERNATIONAL CONFERENCE ON NETWORKING AND ADVANCED SYSTEMS (ICNAS 2019), P1, DOI 10.1109/icnas.2019.8807870
   Gayathri NB, 2018, IEEE ACCESS, V6, P31808, DOI 10.1109/ACCESS.2018.2845464
   Guehguih Bachira., 2019, BLOCKCHAIN BASED PRI, P16
   He DB, 2020, IEEE T DEPEND SECURE, V17, P1124, DOI 10.1109/TDSC.2018.2857775
   He DB, 2015, IEEE T INF FOREN SEC, V10, P2681, DOI 10.1109/TIFS.2015.2473820
   Ibrahim S, 2015, 2015 TENTH INTERNATIONAL CONFERENCE ON COMPUTER ENGINEERING & SYSTEMS (ICCES), P341, DOI 10.1109/ICCES.2015.7393072
   Jangirala S, 2020, IEEE T IND INFORM, V16, P7081, DOI 10.1109/TII.2019.2942389
   Jiang SR, 2016, IEEE T INTELL TRANSP, V17, P2193, DOI 10.1109/TITS.2016.2517603
   Jiang SR, 2013, 2013 IEEE WIRELESS COMMUNICATIONS AND NETWORKING CONFERENCE (WCNC), P2375
   Kakkasageri MS, 2012, J NETW COMPUT APPL, V35, P1771, DOI 10.1016/j.jnca.2012.07.002
   Knuth D.E., 1998, ART COMPUTER PROGRAM, V3rd
   Kumar N, 2019, IEEE T IND INFORM, V15, P6572, DOI 10.1109/TII.2019.2922697
   Kumar N, 2015, FUTURE GENER COMP SY, V48, P60, DOI 10.1016/j.future.2014.10.013
   Kumar N, 2015, J COMPUT SYST SCI, V81, P1042, DOI 10.1016/j.jcss.2014.12.016
   Kumar N, 2014, IEEE INTERNET THINGS, V1, P544, DOI 10.1109/JIOT.2014.2374606
   Kumar N, 2013, PERS UBIQUIT COMPUT, V17, P1683, DOI 10.1007/s00779-012-0600-8
   LAMPORT L, 1982, ACM T PROGR LANG SYS, V4, P382, DOI 10.1145/357172.357176
   Lee CC, 2013, WIREL NETW, V19, P1441, DOI 10.1007/s11276-013-0543-7
   Li JL, 2019, IEEE INTERNET THINGS, V6, P10332, DOI 10.1109/JIOT.2019.2938008
   Lim K, 2017, 2017 IEEE 8TH ANNUAL UBIQUITOUS COMPUTING, ELECTRONICS AND MOBILE COMMUNICATION CONFERENCE (UEMCON), DOI 10.1109/UEMCON.2017.8249091
   Liu YM, 2020, IEEE COMMUN SURV TUT, V22, P1392, DOI 10.1109/COMST.2020.2975911
   Lu ZJ, 2019, IEEE T VLSI SYST, V27, P2792, DOI 10.1109/TVLSI.2019.2929420
   Luo B, 2020, IEEE T VEH TECHNOL, V69, P2034, DOI 10.1109/TVT.2019.2957744
   Malani S, 2019, IEEE INTERNET THINGS, V6, P9762, DOI 10.1109/JIOT.2019.2931372
   May W. E., 2015, Secure Hash Standard. 2015, FIPS PUB 180-1
   Menezes A, 2013, INTRO PAIRING BASED
   Ongaro Diego, 2014, 2014 USENIX ANN TECH, P305, DOI DOI 10.1007/0-387-34805-0_21
   Satoshi N., 2018, BITCOIN PEER TO PEER
   Sharma R., 2018, IEEE GLOBE WORK, P1
   Span, 2019, SEC PROT ANIMATOR AV
   Srinivas J, 2019, IEEE T VEH TECHNOL, V68, P6903, DOI 10.1109/TVT.2019.2911672
   Sutrala AK, 2020, IEEE T VEH TECHNOL, V69, P5535, DOI 10.1109/TVT.2020.2981934
   Tan HW, 2020, IEEE ACCESS, V8, P2482, DOI 10.1109/ACCESS.2019.2962387
   Tanwar S, 2020, IEEE ACCESS, V8, P474, DOI 10.1109/ACCESS.2019.2961372
   Tzeng SF, 2017, IEEE T VEH TECHNOL, V66, P3235, DOI 10.1109/TVT.2015.2406877
   Veronese GS, 2013, IEEE T COMPUT, V62, P16, DOI 10.1109/TC.2011.221
   Wang X, 2019, IEEE ACCESS, V7, P45061, DOI 10.1109/ACCESS.2019.2909004
   Wazid M, 2019, IEEE INTERNET THINGS, V6, P8804, DOI 10.1109/JIOT.2019.2923611
   Wazid M, 2020, IEEE T DEPEND SECURE, V17, P391, DOI 10.1109/TDSC.2017.2764083
   Wazid M, 2017, IEEE T IND INFORM, V13, P3144, DOI 10.1109/TII.2017.2732999
   Wazid M, 2017, IEEE ACCESS, V5, P14966, DOI 10.1109/ACCESS.2017.2723265
   Wazid M, 2016, SECUR COMMUN NETW, V9, P1983, DOI 10.1002/sec.1452
   Yang FC, 2014, CHINA COMMUN, V11, P1, DOI 10.1109/CC.2014.6969789
   Yue XH, 2018, IEEE ACCESS, V6, P62584, DOI 10.1109/ACCESS.2018.2876126
   Zhang HW, 2019, ENERGY, V180, P955, DOI 10.1016/j.energy.2019.05.127
   Zhang J, 2020, IEEE INTERNET THINGS, V7, P3462, DOI 10.1109/JIOT.2020.2970092
   Zhang WW, 2016, CHINA COMMUN, V13, P122, DOI 10.1109/CC.2016.7489980
   Zheng D, 2019, IEEE ACCESS, V7, P117716, DOI 10.1109/ACCESS.2019.2936575
   Zheng ZB, 2018, INT J WEB GRID SERV, V14, P352, DOI 10.1504/IJWGS.2018.095647
   Zhong H, 2016, TSINGHUA SCI TECHNOL, V21, P620, DOI 10.1109/TST.2016.7787005
   Zhu XY, 2013, IEEE GLOB COMM CONF, P4609, DOI 10.1109/GLOCOMW.2013.6855678
NR 74
TC 65
Z9 67
U1 6
U2 54
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD FEB
PY 2021
VL 113
AR 101877
DI 10.1016/j.sysarc.2020.101877
EA FEB 2021
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA XE0ST
UT WOS:000723108000004
DA 2024-07-18
ER

PT J
AU Bhanu, PV
   Soumya, J
AF Bhanu, P. Veda
   Soumya, J.
TI Fault-Tolerant Application Mapping on Mesh-of-Tree based Network-on-Chip
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Network-on-Chip; Mesh-of-Tree topology; Spare core; Communication cost;
   Integer Linear Programming; Particle Swarm Optimization
ID DESIGN; POWER
AB Network-on-Chip (NoC) has been considered as an efficient communication infrastructure to support Multi Processor System-on-Chip (MPSoC) design requirements for future generation computing. With the increased application requirements and rapid scale down in VLSI technology, the probability of forming thermal hotspots in the processing elements is relatively high which may lead to system failure. Therefore, efficient fault tolerant techniques are required to improve the reliability of a system by addressing the failures that may occur at different component levels in NoC. This paper proposes fault-tolerant NoC design methodologies to address the core failures that may occur in an application. An Integer Linear Programming (ILP) based mathematical formulation and Particle Swarm Optimization (PSO) based evolutionary approach have been proposed to perform fault-tolerant mapping using spare cores onto the Mesh-of-Tree (MoT) network. In the event of core failures, spare cores are used to enhance system reliability. Most of the approaches have fixed the position of spare core in the networks while performing fault-tolerant application-mapping onto NoCs. In contrast to fixing the position of spare core in MoT networks, flexibility is provided by our approaches ILP and PSO to place the spare core in the network. We have experimented with multimedia applications and synthetic applications generated using TGFF tool in static and dynamic environments. In static environment, the experiments are performed (a) by scaling the MoT network size with fixed router fault-percentage, (b) by varying the router fault-percentage in the MoT network, and (c) by considering multiple failed cores in the application. In dynamic environment, the experiments are carried out using cycle-accurate NoC simulator and performance parameters namely network latency, throughput, and power consumption are analyzed. The experimental results have shown significant improvements using our approach over the approaches proposed in the literature.
C1 [Bhanu, P. Veda; Soumya, J.] Birla Inst Technol & Sci Pilani, Dept Elect & Elect Engn, Hyderabad Campus, Kapra Mandal 500078, Telangana, India.
C3 Birla Institute of Technology & Science Pilani (BITS Pilani)
RP Bhanu, PV (corresponding author), Birla Inst Technol & Sci Pilani, Dept Elect & Elect Engn, Hyderabad Campus, Kapra Mandal 500078, Telangana, India.
EM vedabhanuiit2010@gmail.com
OI Joshi, Soumya/0000-0003-2276-1698; Bhanu, P Veda/0000-0001-5663-8407
FU SERB, Govt. of India [ECR/2016/001389]
FX This work is partially supported by the research project No.
   ECR/2016/001389, Dt. 06/03/2017, sponsored by the SERB, Govt. of India.
CR [Anonymous], 2015, HOTSPOT 6 0 VALIDATI
   [Anonymous], 2016, 2016 6 INT C INT ADV, DOI DOI 10.1109/ICIAS.2016.7824058
   [Anonymous], 2016, 2016 IEEE 5 GLOB C C, DOI DOI 10.1109/GCCE.2016
   [Anonymous], 2015, executive report
   [Anonymous], 2010, J COMMUN COMPUT
   Balkan AO, 2006, IEEE INT CONF ASAP, P73, DOI 10.1109/ASAP.2006.6
   Balkan AO, 2009, IEEE T VLSI SYST, V17, P1419, DOI 10.1109/TVLSI.2008.2003999
   Beechu NKR, 2018, J NETW COMPUT APPL, V105, P79, DOI 10.1016/j.jnca.2017.12.019
   Beechu NKR, 2017, SUSTAIN COMPUT-INFOR, V16, P1, DOI 10.1016/j.suscom.2017.08.004
   Benini L, 2001, ISSS'01: 14TH INTERNATIONAL SYMPOSIUM ON SYSTEM SYNTHESIS, P33, DOI 10.1109/ISSS.2001.957909
   Bhanu PV, 2019, J EXP THEOR ARTIF IN, V31, P781, DOI 10.1080/0952813X.2019.1597174
   Bhanu PV, 2018, TENCON IEEE REGION, P2384, DOI 10.1109/TENCON.2018.8650346
   Bhanu PV, 2019, ACM J EMERG TECH COM, V15, DOI 10.1145/3269983
   Bhanu PV, 2018, 2018 14TH CONFERENCE ON PHD RESEARCH IN MICROELECTRONICS AND ELECTRONICS (PRIME 2018), P97, DOI 10.1109/PRIME.2018.8430343
   Bhowmik B, 2016, IEEE INT ON LINE, P195, DOI 10.1109/IOLTS.2016.7604698
   Charif Amir, 2016, 2016 21st IEEE European Test Symposium (ETS), P1, DOI 10.1109/ETS.2016.7519289
   Chatterjee N, 2017, ACM T EMBED COMPUT S, V16, DOI 10.1145/3055512
   Chou CL, 2011, DES AUT TEST EUROPE, P673
   Dalirsani A, 2016, ASIAN TEST SYMPOSIUM, P246, DOI 10.1109/ATS.2016.18
   Dally WJ, 2001, DES AUT CON, P684, DOI 10.1109/DAC.2001.935594
   Donath W. E., 1980, Proceedings of the 17th Design Automation Conference, P412, DOI 10.1145/800139.804563
   Fang J, 2015, J SUPERCOMPUT, V71, P4056, DOI 10.1007/s11227-015-1504-y
   Gamatié A, 2019, J SYST ARCHITECT, V98, P1, DOI 10.1016/j.sysarc.2019.06.001
   Garey M.R., 1979, COMPUTERS INTRACTABI
   Ge F, 2010, CHINESE J ELECTRON, V19, P91
   IBM, 2019, CPLEX TOOL
   Jang W, 2012, ACM T DES AUTOMAT EL, V17, DOI 10.1145/2209291.2209299
   Kadri N, 2019, J SYST ARCHITECT, V92, P39, DOI 10.1016/j.sysarc.2018.10.001
   Kahng AB, 2009, DES AUT TEST EUROPE, P423
   Kennedy J, 1995, 1995 IEEE INTERNATIONAL CONFERENCE ON NEURAL NETWORKS PROCEEDINGS, VOLS 1-6, P1942, DOI 10.1109/icnn.1995.488968
   Khalili F, 2013, IET COMPUT DIGIT TEC, V7, P238, DOI 10.1049/iet-cdt.2013.0032
   Kundu S, 2012, MICROPROCESS MICROSY, V36, P471, DOI 10.1016/j.micpro.2012.05.012
   Kundu Santanu., 2008, Industrial and Information Systems, P1, DOI DOI 10.1109/ICIINFS.2008.4798389
   Lei T, 2003, EUROMICRO SYMPOSIUM ON DIGITAL SYSTEM DESIGN, PROCEEDINGS, P180
   Li ZX, 2013, 2013 SIXTH INTERNATIONAL CONFERENCE ON ADVANCED COMPUTATIONAL INTELLIGENCE (ICACI), P12, DOI 10.1109/ICACI.2013.6748466
   Luo Guilan, 2008, 2008 First International Conference on Intelligent Networks and Intelligent Systems (ICINIS), P89, DOI 10.1109/ICINIS.2008.100
   Manna K., 2010, 2010 ANN IEEE IND C, P1, DOI [10.1109/INDCON.2010.5712666, DOI 10.1109/INDCON.2010.5712666]
   Manna K, 2018, IEEE T COMPUT, V67, P528, DOI 10.1109/TC.2017.2770130
   Maqsood T, 2018, FUTURE GENER COMP SY, V82, P459, DOI 10.1016/j.future.2016.12.031
   Mohanapriya N, 2016, PROCEEDINGS OF 2016 INTERNATIONAL CONFERENCE ON ADVANCED COMMUNICATION CONTROL AND COMPUTING TECHNOLOGIES (ICACCCT), P167, DOI 10.1109/ICACCCT.2016.7831622
   Moriam S, 2017, DES AUT TEST EUROPE, P61, DOI 10.23919/DATE.2017.7926959
   Moriam S, 2016, 19TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD 2016), P131, DOI 10.1109/DSD.2016.71
   Mukherjee P, 2017, INTEGRATION, V58, P167, DOI 10.1016/j.vlsi.2017.02.010
   Novaes G.A.S., 2019, P 32 S INT CIRC SYST, P1
   Oveis-Gharan M, 2020, J SYST ARCHITECT, V106, DOI 10.1016/j.sysarc.2020.101711
   Pasricha S., 2011, 2011 16th Asia and South Pacific Design Automation Conference, ASP-DAC 2011, P443, DOI 10.1109/ASPDAC.2011.5722231
   Paul S, 2019, J SYST ARCHITECT, V98, P271, DOI 10.1016/j.sysarc.2019.08.002
   Paul S, 2019, J SYST ARCHITECT, V97, P287, DOI 10.1016/j.sysarc.2018.10.003
   Prasad N, 2018, J PARALLEL DISTR COM, V113, P17, DOI 10.1016/j.jpdc.2017.10.011
   Priya S, 2018, I CONF VLSI DESIGN, P457, DOI 10.1109/VLSID.2018.111
   Pushparaj J, 2019, 2019 IEEE INTERNATIONAL SYMPOSIUM ON SMART ELECTRONIC SYSTEMS (ISES 2019), P181, DOI 10.1109/iSES47678.2019.00048
   Roy A, 2015, 2015 2ND INTERNATIONAL CONFERENCE ON COMPUTING FOR SUSTAINABLE GLOBAL DEVELOPMENT (INDIACOM), P363
   SAHNI S, 1976, J ACM, V23, P555, DOI 10.1145/321958.321975
   Sahu P. K., 2011, 2011 Proceedings of International Conference on Emerging Trends in Electrical and Computer Technology (ICETECT 2011), P518, DOI 10.1109/ICETECT.2011.5760170
   SAHU PK, 2015, INT J COMPUTER APPL, V115, P13, DOI DOI 10.5120/20258-2643
   Sahu PK, 2014, IEEE T VLSI SYST, V22, P300, DOI 10.1109/TVLSI.2013.2240708
   Sahu PK, 2012, 2012 INTERNATIONAL SYMPOSIUM ON ELECTRONIC SYSTEM DESIGN (ISED 2012), P172, DOI 10.1109/ISED.2012.17
   Sahu PK, 2013, J SYST ARCHITECT, V59, P60, DOI 10.1016/j.sysarc.2012.10.004
   Sahu PK, 2011, IEEE COMP SOC ANN, P335, DOI 10.1109/ISVLSI.2011.21
   Shah M., 2019, P INT S VLSI DES TES, P446
   Silveira J, 2015, 2015 28TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN (SBCCI), DOI 10.1145/2800986.2801027
   Taassori M, 2018, IETE J RES, V64, P394, DOI 10.1080/03772063.2017.1355754
   Upadhyay M, 2019, I CONF VLSI DESIGN, P527, DOI 10.1109/VLSID.2019.00119
   Upadhyay M, 2018, TENCON IEEE REGION, P2378, DOI 10.1109/TENCON.2018.8650056
   Upadhyay M, 2018, PROCEEDINGS 2018 INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING & SIMULATION (HPCS), P570, DOI 10.1109/HPCS.2018.00096
   Vallerio K, 2008, ASK GRAPHS FREE TGFF
   Dinh VN, 2017, PROCEEDINGS OF 2017 7TH INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUITS, DESIGN, AND VERIFICATION (ICDV), P104, DOI 10.1109/ICDV.2017.8188648
   Wachter E, 2016, 2016 17TH IEEE LATIN-AMERICAN TEST SYMPOSIUM (LATS), P189, DOI 10.1109/LATW.2016.7483367
   Wang J., 2011, J COMPUT INF SYST, V7, P152
   Wang L, 2016, ASIA S PACIF DES AUT, P712, DOI 10.1109/ASPDAC.2016.7428095
   Wolpert D. H., 1997, IEEE Transactions on Evolutionary Computation, V1, P67, DOI 10.1109/4235.585893
   Xie RL, 2016, 2016 13TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), P1615, DOI 10.1109/ICSICT.2016.7998820
   Yang L, 2017, IEEE T PARALL DISTR, V28, P1905, DOI 10.1109/TPDS.2016.2643669
NR 73
TC 10
Z9 10
U1 2
U2 8
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUN
PY 2021
VL 116
AR 102026
DI 10.1016/j.sysarc.2021.102026
EA FEB 2021
PG 16
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA SU7LX
UT WOS:000663315100020
DA 2024-07-18
ER

PT J
AU Zhang, HB
   Hu, XK
   Li, J
   Guan, HB
AF Zhang, Hubin
   Hu, Xiaokang
   Li, Jian
   Guan, Haibing
TI A comprehensive test framework for cryptographic accelerators in the
   cloud
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Accelerators; QAT; DX2040; Nitrox; Test framework
ID ELLIPTIC-CURVE CRYPTOGRAPHY
AB To alleviate the performance degradation introduced by cryptographic operations in web-based services, dedicated hardware accelerators have emerged for calculation offloading. However, accelerators from different vendors can be endowed with variable run-time modes and optimized for different workload types. It is necessary but challenging to fully and fairly quantify the associated acceleration benefits and determine usages for cloud tasks.
   To this end, we establish a common test framework oriented for cryptographic accelerators. The micro benchmarks of our framework rely on the classic OpenSSL speed tool. The macro benchmarks of our framework present a server-client architecture. The server side modifies the Nginx web server and integrates it with Redis memory storage as well as a MySQL database to mimic practical cloud workloads in a customizable manner. The client side modifies the classic ApacheBench tool to support concurrent server access as well as automatic collection and analysis of test results. Our framework supports diverse running modes and workload types to comprehensively locate and present the capability characteristics of accelerators.
   Tests are conducted on three accelerators, i.e., Intel QAT, Cavium Nitrox and Exar DX2040a. These accelerators have similar performance as reported by their vendors. The result analyses and product-to-product comparisons show that our framework can benefit cloud providers, application programmers and accelerator vendors simultaneously by providing important conclusions such as whether to offload, how to offload, and potential optimizations for more efficient offloading.
C1 [Zhang, Hubin; Hu, Xiaokang; Li, Jian; Guan, Haibing] Shanghai Jiao Tong Univ, Shanghai, Peoples R China.
C3 Shanghai Jiao Tong University
RP Li, J (corresponding author), Shanghai Jiao Tong Univ, Shanghai, Peoples R China.
EM li-jian@sjtu.edu.cn
RI guan, haibing/G-8142-2011
OI guan, haibing/0000-0002-4714-7400
CR [Anonymous], 2018, WORKING TOGETHER BUI
   [Anonymous], 2019, NITROX R 3 SECURITY
   [Anonymous], 2014, NITROX R XL CNN35XX
   [Anonymous], 2011, SEC CLOUD WEB BAS AP
   [Anonymous], 2010, EXAR DELIVERS SCALAB
   [Anonymous], 2019, INTEL R QUICKASSIST
   [Anonymous], 2019, ACC HAPR INT QUICK A
   Cangialosi F, 2016, CCS'16: PROCEEDINGS OF THE 2016 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P628, DOI 10.1145/2976749.2978301
   Caulfield AM, 2016, INT SYMP MICROARCH
   Chen Y., 2012, IEEE DATA ENG B, V35, P9
   Cheng WZ, 2018, LECT NOTES COMPUT SC, V10631, P529, DOI 10.1007/978-3-319-89500-0_46
   Coppolino L, 2017, COMPUT ELECTR ENG, V59, P126, DOI 10.1016/j.compeleceng.2016.03.004
   Cramer R., 2000, ACM Transactions on Information and Systems Security, V3, P161, DOI 10.1145/357830.357847
   Doyle S., 2019, INTEL IPSEC ACCELERA
   Eltayieb N, 2020, J SYST ARCHITECT, V102, DOI 10.1016/j.sysarc.2019.101653
   Eltayieb N, 2019, J SYST ARCHITECT, V98, P165, DOI 10.1016/j.sysarc.2019.07.005
   Exar's DX2040 Doubles Hadoop Performance, 2014, EXARS DX2040 DOUBLES
   Felt AP, 2017, PROCEEDINGS OF THE 26TH USENIX SECURITY SYMPOSIUM (USENIX SECURITY '17), P1323
   Gueron S, 2015, J CRYPTOGR ENG, V5, P141, DOI 10.1007/s13389-014-0090-x
   Halfhill T.R., 2005, IN STAT ALERTS
   Hankerson D., 2006, Guide to Elliptic Curve Cryptography, DOI DOI 10.1007/0-387-21846-73
   Hansen K., 2010, ABS10012249 CORR
   Harrison O, 2009, LECT NOTES COMPUT SC, V5580, P350, DOI 10.1007/978-3-642-02384-2_22
   Hassan A, 2020, J SYST ARCHITECT, V109, DOI 10.1016/j.sysarc.2020.101776
   Hodgson Roderick, 2019, Network Security, V2019, P17, DOI 10.1016/S1353-4858(19)30011-X
   I. Corporation, 2016, INT COMM CHIPS 89XX
   I. Corporation, 2013, INT CRYPT COMPR ACC
   I. Corporation, 2017, INT R QUICK TECHN OP
   I. Corporation, 2017, PROGR INT QUICK ASSI
   Intel Corporation, 2010, DEPL UN API ALG ACC
   Jang K., 2011, NSDI
   Keshavamurthy V., 2011, 2011 30th IEEE Symposium on Reliable Distributed Systems Workshops, P1, DOI 10.1109/SRDSW.2011.10
   Khan ZUA, 2015, IEEE T CIRCUITS-II, V62, P1078, DOI 10.1109/TCSII.2015.2455992
   Khari M, 2020, IEEE T SYST MAN CY-S, V50, P73, DOI 10.1109/TSMC.2019.2903785
   Khazraee M, 2017, ACM SIGPLAN NOTICES, V52, P511, DOI 10.1145/3093336.3037749
   Kounavis ME, 2010, ACM SIGCOMM COMP COM, V40, P135, DOI 10.1145/1851275.1851200
   Lee WK, 2017, INT CARN CONF SECU
   Li H, 2008, J SYST ARCHITECT, V54, P1077, DOI 10.1016/j.sysarc.2008.04.012
   Magaki I, 2016, CONF PROC INT SYMP C, P178, DOI 10.1109/ISCA.2016.25
   N.I. Inc, 2016, NITROX R 3 SYST ARCH
   Newell G., 2018, USE LINUX TOP COMMAN
   O. Corporation, 2018, MYSQL
   Parrilla L, 2019, J SUPERCOMPUT, V75, P1107, DOI 10.1007/s11227-018-2317-6
   R. Labs, 2018, REDIS
   Rescorla E., 2018, RFC 8446, DOI [10.17487/RFC8446, DOI 10.17487/RFC8446]
   Soliman MI, 2011, J PARALLEL DISTR COM, V71, P1075, DOI 10.1016/j.jpdc.2011.04.006
   Somani G, 2012, 2012 INTERNATIONAL SYMPOSIUM ON CLOUD AND SERVICES COMPUTING (ISCOS 2012), P129, DOI 10.1109/ISCOS.2012.19
   Stevenson M., 2015, INTEL ARCHITECTURE V
   Sysoev I., 2018, NGINX
   T.O.P. Authors, 2019, OPENSSL SPEED
   Thakur Dipti., 2018, International Journal of Engineering and Management Research (IJEMR), V8, P1
   Vajaranta M, 2019, MICROPROCESS MICROSY, V71, DOI 10.1016/j.micpro.2019.102861
   van Heusden F., 2012, PING HTTP REQUESTS
   Wei CZ, 2017, PROCEEDINGS OF THE 2017 SYMPOSIUM ON CLOUD COMPUTING (SOCC '17), P201, DOI 10.1145/3127479.3127482
   Will N. S. Brian, 2017, INTEL QUICK ASSIST T
   Yang Y, 2015, LECT NOTES COMPUT SC, V9065, P454, DOI 10.1007/978-3-319-17533-1_31
   Zhang O.I. Yichun, 2018, OPENRESTY R
NR 57
TC 1
Z9 1
U1 0
U2 1
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD FEB
PY 2021
VL 113
AR 101873
DI 10.1016/j.sysarc.2020.101873
EA FEB 2021
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA XE0ST
UT WOS:000723108000001
DA 2024-07-18
ER

PT J
AU Naert, P
   Azhari, SV
   Dagenais, M
AF Naert, Paul
   Azhari, Seyed Vahid
   Dagenais, Michel
TI Interactive and targeted runtime verification using a debugger-based
   architecture
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Runtime verification; Dynamic instrumentation; Debugging
AB Runtime verification of software (RV) often relies on two categories of tools : dynamic heavy-weight tools, which significantly impact performance, and lighter and more efficient but static tools, which require recompiling the binary. In this paper we propose a new framework for building efficient and targeted dynamic RV tools, bridging the gap between those two categories. This framework is separated into two domains : source and binary. On the source level, a modular development environment provides a custom user interface which allows for precise targeting of instrumentation, as well as advanced interactivity. The binary level revolves around a debugger, which controls binary manipulation and library loading. In order to create fully dynamic tools, we added new instrumentation capabilities to the GNU debugger, using trampoline-based probes to inject code in the binary efficiently and interactively. Our framework focuses on accessibility for users via the graphical interface, and for developers by making it easy to adapt existing tools and by relying on popular programming languages such as Python and C++.
   As a demonstration of our framework capabilities, we provide a significantly faster implementation of conditional breakpoints for GDB, as well as targeted and fully dynamic versions of two state-of-the-art runtime verification tools : Address Sanitizer and Data Watch.
C1 [Naert, Paul; Dagenais, Michel] Polytech Montreal, 2500 Chemin Polytech, Montreal, PQ H3T 1J4, Canada.
   [Azhari, Seyed Vahid] Ciena Corp, 385 Terry Fox Dr, Ottawa, ON K2K 0L1, Canada.
C3 Universite de Montreal; Polytechnique Montreal; Ciena Corporation
RP Naert, P (corresponding author), Polytech Montreal, 2500 Chemin Polytech, Montreal, PQ H3T 1J4, Canada.
EM paul.naert@polymtl.ca; vazhari@ciena.com; michel.dagenais@polymtl.ca
RI azhari, seyed vahid/S-9380-2018
FU Natural Sciences and Engineering Research Council of Canada (NSERC);
   Ciena; Ericsson; EfficiOS; Prompt
FX We would like to gratefully acknowledge the Natural Sciences and
   Engineering Research Council of Canada (NSERC), Ciena, Ericsson,
   EfficiOS and Prompt for funding this project.
CR Chamith B, 2017, ACM SIGPLAN NOTICES, V52, P320, DOI [10.1145/3062341.3062344, 10.1145/3140587.3062344]
   Chen F, 2007, OOPSLA: 22ND INTERNATIONAL CONFERENCE ON OBJECT-ORIENTED PROGRAMMING, SYSTEMS, LANGUAGES, AND APPLICATIONS, PROCEEDINGS, P569
   Convent L., 2018, LNCS, V11254, P144, DOI [DOI 10.1007/978-3-030-03044-5_10, 10.1007/978-3-030-03044, DOI 10.1007/978-3-030-03044]
   Decker N, 2016, LECT NOTES COMPUT SC, V9636, P868, DOI 10.1007/978-3-662-49674-9_54
   Jakse R, 2017, PROC INT SYMP SOFTW, P182, DOI 10.1109/ISSRE.2017.19
   Luk CK, 2005, ACM SIGPLAN NOTICES, V40, P190, DOI 10.1145/1064978.1065034
   Nethercote N., 2003, Electronic Notes in Theoretical Computer Science, V89, DOI 10.1016/S1571-0661(04)81042-9
   Nethercote N, 2007, ACM SIGPLAN NOTICES, V42, P89, DOI 10.1145/1273442.1250746
   Puncher J., 2017, Data watch
   Reger G., 2015, TACAS, volume 9035 of LNCS, P596, DOI [10.1007/978-3-662-46681-055, DOI 10.1007/978-3-662-46681-055]
   Serebryany Konstantin, 2009, Proceedings of the Workshop on Binary Instrumentation and Applications, WBIA'09, P62, DOI DOI 10.1145/1791194.1791203
   Serebryany Konstantin, 2012, USENIX, P309
   Williams Chadd C., 2004, 2 INT WORKSH REM AN, P32
   Zhao Valerie, 2018, THESIS
NR 14
TC 0
Z9 0
U1 0
U2 1
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAY
PY 2021
VL 115
AR 102001
DI 10.1016/j.sysarc.2021.102001
EA JAN 2021
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA RM7TT
UT WOS:000639862100001
DA 2024-07-18
ER

PT J
AU Xu, Z
   Cheung, RCC
AF Xu, Zhe
   Cheung, Ray C. C.
TI Binary convolutional neural network acceleration framework for rapid
   system prototyping
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Convolutional neural network; Hardware acceleration; Rapid system
   prototyping; Binarization; FPGA
AB The huge model size and high computational complexity make emerging convolutional neural network (CNN) models unsuitable to deploy on current embedded or edge computing devices. Recently the binary neural network (BNN) is explored to help reduce network model size and avoid complex multiplication. In this paper, a binary network acceleration framework for rapid system prototyping is proposed to promote the deployment of CNNs on embedded devices. Firstly trainable scaling factors are adopted in binary network training to improve network accuracy performance. The hardware/software co-design framework supports various compact network structures such as residual block, 1 x 1 squeeze convolution layer, and depthwise separable convolution. With flexible network binarization and efficient hardware architecture optimization, the acceleration system is able to achieve over 2 TOPS throughput performance comparable to modern desktop GPU with much higher power efficiency.
C1 [Xu, Zhe; Cheung, Ray C. C.] City Univ Hong Kong, Dept Elect Engn, Hong Kong, Peoples R China.
C3 City University of Hong Kong
RP Cheung, RCC (corresponding author), City Univ Hong Kong, Dept Elect Engn, Hong Kong, Peoples R China.
EM zhexu22-c@my.cityu.edu.hk; r.cheung@cityu.edu.hk
OI Xu, Zhe/0000-0003-1274-427X
CR [Anonymous], 2015, 3 INT C LEARN REPR
   Cai ZW, 2017, PROC CVPR IEEE, P5406, DOI 10.1109/CVPR.2017.574
   Chellapilla K., 2006, 10 INT WORKSHOP FRON
   Chen DD, 2017, PROC CVPR IEEE, P2770, DOI 10.1109/CVPR.2017.296
   Courbariaux M, 2015, ADV NEUR IN, V28
   Ding W, 2019, J SYST ARCHITECT, V97, P278, DOI 10.1016/j.sysarc.2018.12.008
   Dong Y., 2017, BRIT MACH VIS C BMVC
   Gatys LA, 2016, PROC CVPR IEEE, P2414, DOI 10.1109/CVPR.2016.265
   Girshick R, 2014, PROC CVPR IEEE, P580, DOI 10.1109/CVPR.2014.81
   Han S, 2015, ADV NEUR IN, V28
   He KM, 2016, PROC CVPR IEEE, P770, DOI 10.1109/CVPR.2016.90
   Howard A. G., 2017, PREPRINT
   Hubara I, 2016, ADV NEUR IN, V29
   Iandola F. N., 2016, ARXIV160207360, DOI 10.1007/978-3-319-24553-9
   Jiang Su, 2018, Applied Reconfigurable Computing. Architectures, Tools, and Applications. 14th International Symposium, ARC 2018. Proceedings: LNCS 10824, P16, DOI 10.1007/978-3-319-78890-6_2
   Krizhevsky A, 2017, COMMUN ACM, V60, P84, DOI 10.1145/3065386
   Li HM, 2016, I C FIELD PROG LOGIC, DOI 10.1109/FPL.2016.7577308
   Lin M., 2014, P 2014 INT C LEARN R
   Lin XF, 2017, ADV NEUR IN, V30
   Lin Z., 2016, INT C LEARN REPR ICL
   Liu W, 2016, LECT NOTES COMPUT SC, V9905, P21, DOI 10.1007/978-3-319-46448-0_2
   Liu ZC, 2018, LECT NOTES COMPUT SC, V11219, P747, DOI 10.1007/978-3-030-01267-0_44
   Ma YF, 2017, FPGA'17: PROCEEDINGS OF THE 2017 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS, P45, DOI 10.1145/3020078.3021736
   Redmon J, 2016, PROC CVPR IEEE, P779, DOI 10.1109/CVPR.2016.91
   Suda N, 2016, PROCEEDINGS OF THE 2016 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA'16), P16, DOI 10.1145/2847263.2847276
   Szegedy C, 2014, Arxiv, DOI [arXiv:1312.6199, DOI 10.1109/CVPR.2015.7298594]
   Tang W, 2017, AAAI CONF ARTIF INTE, P2625
   Umuroglu Y, 2017, FPGA'17: PROCEEDINGS OF THE 2017 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS, P65, DOI 10.1145/3020078.3021744
   Wang D, 2017, 2017 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE TECHNOLOGY (ICFPT), P279, DOI 10.1109/FPT.2017.8280160
   Wang PS, 2018, PROC CVPR IEEE, P4376, DOI 10.1109/CVPR.2018.00460
   Zhang C., 2015, P 2015 ACM SIGDA INT, P161, DOI [DOI 10.1145/2684746.2689060, 10.1145/2684746.2689060]
   Zhang HW, 2017, PROC CVPR IEEE, P3107, DOI 10.1109/CVPR.2017.331
   Zhang X, 2018, PROC CVPR IEEE, P6848, DOI 10.1109/CVPR.2018.00716
   Zhao R, 2017, FPGA'17: PROCEEDINGS OF THE 2017 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS, P15, DOI 10.1145/3020078.3021741
   Zhou S., 2016, CORR
NR 35
TC 12
Z9 12
U1 0
U2 22
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2020
VL 109
AR 101762
DI 10.1016/j.sysarc.2020.101762
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA OA2QK
UT WOS:000577636500008
DA 2024-07-18
ER

PT J
AU Ge, CP
   Ma, XS
   Liu, Z
AF Ge, Chunpeng
   Ma, Xinshu
   Liu, Zhe
TI A semi-autonomous distributed blockchain-based framework for UAVs system
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Review
DE Blockchain; UAV; Dos attack detection; IoT
ID INTERNET; SECURITY
AB The impact of the Internet of Things (IoT) to our daily life has become bigger than ever, which can be witnessed from smart homes, smart transportation, and smart personal care. With widespread applications of UAVs in IoT contexts such as delivery and military, protecting communications between UAVs and ground control system is needed so as to resist potential vulnerabilities and optimize the coordination between distributed UAVs. In this work, to secure communications during data acquisition and transmission, as well as diminish the probability of attacking by malicious manipulated UAVs, we propose a distributed UAVs scheme harnessing blockchain technology whose network has similar topology to IoT along with cloud server. Instead of directly using the typical blockchain technique which requires expensive computation and high bandwidth overhead, we propose a novel, secure, and lightweight blockchain architecture which mitigates the computation and storage overhead while retaining its privacy and security benefits. Moreover, multiples types of transactions are defined to describe various data access and a novel reputation-based consensus protocol is designed to ensure the reliability of the decentralized network. Finally, performance evaluation demonstrates our blockchain-based distributed scheme is secure and efficient.
C1 [Ge, Chunpeng; Ma, Xinshu; Liu, Zhe] Nanjing Univ Aeronaut & Astronaut, Coll Comp Sci & Technol, Jiangjun Rd 29, Nanjing, Jiangsu, Peoples R China.
   [Liu, Zhe] State Key Lab Cryptol, POB 5159, Beijing 100878, Peoples R China.
C3 Nanjing University of Aeronautics & Astronautics
RP Liu, Z (corresponding author), Nanjing Univ Aeronaut & Astronaut, Coll Comp Sci & Technol, Jiangjun Rd 29, Nanjing, Jiangsu, Peoples R China.; Liu, Z (corresponding author), State Key Lab Cryptol, POB 5159, Beijing 100878, Peoples R China.
EM gecp@nuaa.edu.cn; xinshuma@nuaa.edu.cn; zhe.liu@nuaa.edu.cn
RI LIU, zhe/HGD-6875-2022; ZHANG, XUCHEN/KBB-7989-2024
FU Fundamental Research Funds for the Central Universities [NE2018106]
FX This paper is supported by the Fundamental Research Funds for the
   Central Universities NO. NE2018106
CR Altawy R, 2017, ACM TRANS CYBER-PHYS, V1, DOI 10.1145/3001836
   Aumasson JP, 2010, LECT NOTES COMPUT SC, V6225, P1, DOI 10.1007/978-3-642-15031-9_1
   Balasch Josep, 2012, Smart Card Research and Advanced Applications. 11th International Conference (CARDIS 2012). Revised Selected Papers, P158, DOI 10.1007/978-3-642-37288-9_11
   Banerjee M, 2018, DIGIT COMMUN NETW, V4, P149, DOI 10.1016/j.dcan.2017.10.006
   Bertoni G., 2009, Submission to NIST, V3
   Bertoni G, 2013, LECT NOTES COMPUT SC, V7881, P313, DOI 10.1007/978-3-642-38348-9_19
   Bertoni Guido, 2009, Subm. NIST (Round 2), V3, P320
   Bocek Thomas, 2017, 2017 IFIP/IEEE Symposium on Integrated Network and Service Management (IM), P772, DOI 10.23919/INM.2017.7987376
   Bogdanov A, 2011, LECT NOTES COMPUT SC, V6917, P312, DOI 10.1007/978-3-642-23951-9_21
   Bonneau J, 2015, P IEEE S SECUR PRIV, P104, DOI 10.1109/SP.2015.14
   Cao K, 2019, J SYST ARCHITECT, V97, P397, DOI 10.1016/j.sysarc.2019.01.003
   Chen JY, 2019, DES AUT TEST EUROPE, P1222, DOI [10.23919/DATE.2019.8714888, 10.23919/date.2019.8714888]
   Chiang M, 2016, IEEE INTERNET THINGS, V3, P854, DOI 10.1109/JIOT.2016.2584538
   Chuang D., 2014, J COMMUN, V9, P687, DOI [DOI 10.12720/JCM.9.9.687-692, 10.12720/jcm.9.9.687-6, 10.12720/jcm.9.9.687-692]
   Colturato AB, 2013, COMM COM INF SC, V383, P406
   Cooper J., 2008, Proc. of the Third ACM/IEEE International Conference on Human-Robot Interaction, P351, DOI DOI 10.1145/1349822.1349868
   Dorri Ali, 2017, 2017 IEEE/ACM Second International Conference on Internet-of-Things Design and Implementation (IoTDI), P173, DOI 10.1145/3054977.3055003
   Dorri A., 2016, Blockchain in Internet of Things: Challenges and Solutions
   Dorri A, 2017, INT CONF PERVAS COMP
   Drury J. L., 2006, 1st Annual Conference on Human-Robot Interaction, P88
   Fernández-Caramés TM, 2018, IEEE ACCESS, V6, P32979, DOI 10.1109/ACCESS.2018.2842685
   Ferrag MA, 2019, IEEE INTERNET THINGS, V6, P2188, DOI 10.1109/JIOT.2018.2882794
   Ferrer EC, 2019, ADV INTELL SYST, V881, P1037, DOI 10.1007/978-3-030-02683-7_77
   Guo J, 2011, LECT NOTES COMPUT SC, V6841, P222, DOI 10.1007/978-3-642-22792-9_13
   HERNANDZ P, 2015, NIST RELEASES SHA 3
   Hooper M, 2016, IEEE MILIT COMMUN C, P1213, DOI 10.1109/MILCOM.2016.7795496
   Islam A, 2019, IEEE ACCESS, V7, P103231, DOI 10.1109/ACCESS.2019.2930774
   Jacques DR, 2002, PROCEEDINGS OF THE 2002 WINTER SIMULATION CONFERENCE, VOLS 1 AND 2, P878, DOI 10.1109/WSC.2002.1172974
   Javaid AY, 2017, SIMUL-T SOC MOD SIM, V93, P427, DOI 10.1177/0037549716685874
   Javaid AY, 2012, 2012 IEEE INTERNATIONAL CONFERENCE ON TECHNOLOGIES FOR HOMELAND SECURITY, P585, DOI 10.1109/THS.2012.6459914
   Kanuparthi A., 2013, CYCAR 13 P 2013 ACM, P61
   Khawaja W, 2017, VEH TECHNOL CONFE
   Kim Alan., 2012, Infotech@ Aerospace 2012, P2438, DOI DOI 10.2514/6.2012-2438
   Krishna CGL, 2017, 2017 IEEE INTERNATIONAL SYMPOSIUM ON SAFETY, SECURITY AND RESCUE ROBOTICS (SSRR), P194, DOI 10.1109/SSRR.2017.8088163
   Kuzmin Alexander, 2018, 2018 IEEE International Conference on Service Operations and Logistics, and Informatics (SOLI), P32, DOI 10.1109/SOLI.2018.8476785
   Li XH, 2019, IEEE T VEH TECHNOL, V68, P11309, DOI 10.1109/TVT.2019.2943118
   Liu Z., 2015, P 2015 WORKSH PRIV A, P7, DOI [10.1145/2757302.2757303, DOI 10.1145/2757302.2757303]
   Marconato EmersonAlberto., 2017, AVENS-a novel flying ad hoc network simulator with automatic code generation for unmanned aircraft system
   Maza I, 2010, J INTELL ROBOT SYST, V57, P417, DOI 10.1007/s10846-009-9352-8
   Merino L, 2006, J FIELD ROBOT, V23, P165, DOI 10.1002/rob.20108
   MEUSER T, COMP LIGHTWEIGHT HAS
   Misra S., 2011, Proceedings of the 2011 IEEE International Conference on Internet of Things and 4th IEEE International Conference on Cyber, Physical and Social Computing (iThings/CPSCom 2011), P114, DOI 10.1109/iThings/CPSCom.2011.84
   Modares J, 2016, 2016 IEEE INTERNATIONAL CONFERENCE ON SIMULATION, MODELING, AND PROGRAMMING FOR AUTONOMOUS ROBOTS (SIMPAR), P252, DOI 10.1109/SIMPAR.2016.7862404
   MOON HK, 2018, P INT C MOB WIR TECH, P51
   Mozaffari M, 2019, IEEE COMMUN SURV TUT, V21, P2334, DOI 10.1109/COMST.2019.2902862
   MULLENS KD, 2003, TECHNICAL REPORT
   Nakamoto S, 2008, BITCOIN PEER TO PEER, DOI DOI 10.1007/S10838-008-9062-0
   Natarajan G, 2001, DEFENCE SCI J, V51, P229, DOI 10.14429/dsj.51.2234
   Natoli C., 2019, Deconstructing Blockchains: A Comprehensive Survey on Consensus, Membership and Structure
   Nicol F, 2012, ADAPTIVE THERMAL COMFORT: PRINCIPLES AND PRACTICE, P1
   Pitre RR, 2009, FUSION: 2009 12TH INTERNATIONAL CONFERENCE ON INFORMATION FUSION, VOLS 1-4, P1108
   Qureshi MH, 2016, TREATMENT-RELATED STROKE: INCLUDING IATROGENIC AND IN-HOSPITAL STROKES, P255
   Radu D, 2018, LECT NOTE DATA ENG, V17, P675, DOI 10.1007/978-3-319-75928-9_60
   Rajan A, 2017, 2017 INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTING, COMMUNICATIONS AND INFORMATICS (ICACCI), P2323, DOI 10.1109/ICACCI.2017.8126193
   Rana T, 2019, 2019 9TH INTERNATIONAL CONFERENCE ON CLOUD COMPUTING, DATA SCIENCE & ENGINEERING (CONFLUENCE 2019), P162, DOI [10.1109/confluence.2019.8776613, 10.1109/CONFLUENCE.2019.8776613]
   Roman R, 2013, COMPUT NETW, V57, P2266, DOI 10.1016/j.comnet.2012.12.018
   Rudinskas D, 2009, AVIATION, V13, P116, DOI 10.3846/1648-7788.2009.13.116-121
   Salahuddin M.A., 2018, ARXIV180511011
   Sankarasrinivasan S, 2015, PROCEDIA COMPUT SCI, V54, P508, DOI 10.1016/j.procs.2015.06.058
   Scarlato M, 2019, KOREAN SOC ELECT ENG, P463
   SEO SH, 2015, J POSITIONING NAVIGA, V4, P57
   Thing VLL, 2016, 2016 IEEE INTERNATIONAL CONFERENCE ON INTERNET OF THINGS (ITHINGS) AND IEEE GREEN COMPUTING AND COMMUNICATIONS (GREENCOM) AND IEEE CYBER, PHYSICAL AND SOCIAL COMPUTING (CPSCOM) AND IEEE SMART DATA (SMARTDATA), P164, DOI 10.1109/iThings-GreenCom-CPSCom-SmartData.2016.52
   Tosh DK, 2017, IEEE ACM INT SYMP, P458, DOI 10.1109/CCGRID.2017.111
   Vujicic D., 2018, P 17 INT S INFOTECH, DOI DOI 10.1109/INFOTEH.2018.8345547
   Wood G., 2014, Ethereum project yellow paper, V151, P1
   Wright Aaron e Filippi., Decentralized Blockchain Technology and the Rise of Lex Cryptographia
   Yang J, 2018, J SYST ARCHITECT, V87, P36, DOI 10.1016/j.sysarc.2018.05.001
   Youngjib Ham, 2016, Visualization in Engineering, V4, DOI 10.1186/s40327-015-0029-z
   Youssef BE, 2019, 2019 IEEE 10TH ANNUAL INFORMATION TECHNOLOGY, ELECTRONICS AND MOBILE COMMUNICATION CONFERENCE (IEMCON), P1, DOI [10.1109/iemcon.2019.8936233, 10.1109/IEMCON.2019.8936233]
   Yu B, 2019, COMPUT SECUR, V87, DOI 10.1016/j.cose.2019.101580
   Yu JS, 2019, IEEE T COMPUT, V68, P1225, DOI 10.1109/TC.2019.2900648
   Zhang GC, 2019, IEEE T WIREL COMMUN, V18, P1376, DOI 10.1109/TWC.2019.2892461
   Zhou JL, 2019, IEEE T COMPUT, V68, P1785, DOI 10.1109/TC.2019.2935042
   Zhou JL, 2019, IEEE T COMPUT AID D, V38, P2215, DOI 10.1109/TCAD.2018.2883993
   ZHU Y, 2019, IEEE INT CONF COMM, pN1292
NR 75
TC 32
Z9 32
U1 2
U2 51
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2020
VL 107
AR 101728
DI 10.1016/j.sysarc.2020.101728
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA LZ3XG
UT WOS:000541160800004
DA 2024-07-18
ER

PT J
AU Jiang, W
   Wen, L
   Zhan, JY
   Jiang, K
AF Jiang, Wei
   Wen, Liang
   Zhan, Jinyu
   Jiang, Ke
TI Design optimization of confidentiality-critical cyber physical systems
   with fault detection
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Cyber physical systems; Confidentiality-critical; Fault injection; Fault
   detection; Multi-objective design optimization
ID EMBEDDED SYSTEMS; ENCRYPTION; ALGORITHMS; PERMANENT
AB Since fault injection attack can be utilized to corrupt the data or deduce the secret key of sensitive information, we approach the fault detection design of confidential real-time applications running on Cyber Physical Systems (CPSs) to resist fault injection attacks. We choose cryptographic service to implement confidentiality protection for messages delivered over distributed CPSs, and deploy fault detection within confidential algorithm to resist fault injection attacks. We establish the fault dispersion model and the fault coverage model of ten fault detection schemes to quantify the security strength. We formulate the design problem as a system-level multi-objective optimization problem and then make efforts to search for the best fault detection schemes for the encryption/decryption of messages with the constraints of deadline and execution dependency.We propose an efficient approach based on traditional multi-objective evolutionary mechanisms, which can obtain better solutions with lower time complexity. Extensive experiments and a real-life application are conducted to evaluate the efficiency of the proposed techniques.
C1 [Jiang, Wei; Wen, Liang; Zhan, Jinyu] Univ Elect Sci & Technol China, Sch Informat & Software Engn, Chengdu, Sichuan, Peoples R China.
   [Jiang, Ke] Veoneer Sweden AB, Stockholm, Sweden.
C3 University of Electronic Science & Technology of China
RP Jiang, W (corresponding author), Univ Elect Sci & Technol China, Sch Informat & Software Engn, Chengdu, Sichuan, Peoples R China.
EM weijiang@uestc.edu.cn
RI wen, liang/JNR-7720-2023
FU National Natural Science Foundation of China [61003032]; Research Fund
   of National Key Laboratory of Computer Architecture [CARCH201811];
   Fundamental Research Fund for the Central Universities of China
   [ZYGX2019J078]
FX This work was partly supported by the National Natural Science
   Foundation of China under Grant No. 61003032, the Research Fund of
   National Key Laboratory of Computer Architecture under Grant No.
   CARCH201811 and the Fundamental Research Fund for the Central
   Universities of China under Grant No. ZYGX2019J078.
CR Aumüller C, 2002, LECT NOTES COMPUT SC, V2523, P260
   Bertoni G, 2002, INT SYM DEFEC FAU TO, P51, DOI 10.1109/DFTVS.2002.1173501
   Biham E., 1993, DIFFERENTIAL CRYPTAN
   Blömer J, 2003, LECT NOTES COMPUT SC, V2742, P162
   Chen JY, 2011, J NETW COMPUT APPL, V34, P603, DOI 10.1016/j.jnca.2010.11.012
   Deb K, 2002, IEEE T EVOLUT COMPUT, V6, P182, DOI 10.1109/4235.996017
   Eles P, 2000, IEEE T VLSI SYST, V8, P472, DOI 10.1109/92.894152
   Granado-Criado JM, 2014, J SYST ARCHITECT, V60, P11, DOI 10.1016/j.sysarc.2013.11.007
   Huang J, 2012, DES AUT CON, P188
   Hwang DD, 2006, IEEE SECUR PRIV, V4, P40, DOI 10.1109/MSP.2006.51
   Izosimov V, 2012, ACM T EMBED COMPUT S, V11, DOI 10.1145/2345770.2345773
   Jiang K, 2012, DES AUT TEST EUROPE, P947
   Jiang K, 2011, IEEE INT SYMP DESIGN, P243, DOI 10.1109/DDECS.2011.5783087
   Jiang W, 2019, IEEE T COMPUT AID D, V38, P1413, DOI 10.1109/TCAD.2018.2846652
   Jiang W, 2017, MICROPROCESS MICROSY, V52, P401, DOI 10.1016/j.micpro.2016.08.002
   Jiang W, 2015, J SYST ARCHITECT, V61, P282, DOI 10.1016/j.sysarc.2015.05.005
   Jiang W, 2013, J SYST ARCHITECT, V59, P1394, DOI 10.1016/j.sysarc.2013.09.008
   Kandasamy N, 2005, RELIAB ENG SYST SAFE, V89, P81, DOI 10.1016/j.ress.2004.08.008
   Karri R, 2003, LECT NOTES COMPUT SC, V2779, P113, DOI 10.1007/978-3-540-45238-6_10
   Lifa AA, 2011, DES AUT CON, P369
   Liu D, 2017, J SYST ARCHITECT, V76, P47, DOI 10.1016/j.sysarc.2016.11.002
   Ma R, 2011, PROCEEDINGS OF 2011 INTERNATIONAL CONFERENCE ON INFORMATION TECHNOLOGY AND INDUSTRIAL ENGINEERING, P1
   Pan WT, 2012, KNOWL-BASED SYST, V26, P69, DOI 10.1016/j.knosys.2011.07.001
   Paul S, 2019, J SYST ARCHITECT, V97, P287, DOI 10.1016/j.sysarc.2018.10.003
   Sagstetter F, 2013, DES AUT TEST EUROPE, P458
   Wang R, 2013, IEEE T EVOLUT COMPUT, V17, P474, DOI 10.1109/TEVC.2012.2204264
   Xie G., 2019, IEEE T COMPUT AIDED, DOI 10.1109/TCAD.2019.2921350.
   Xie GQ, 2021, IEEE T IND ELECTRON, V68, P4485, DOI 10.1109/TIE.2019.2905815
   Xie GQ, 2018, IEEE T IND ELECTRON, V65, P4378, DOI 10.1109/TIE.2017.2762621
   Xie Y, 2019, IEEE T IND INFORM, V15, P1094, DOI 10.1109/TII.2018.2851939
   Zhang ZH, 2016, CHINA COMMUN, V13, P1, DOI 10.1109/CC.2016.7563684
   Zhou JL, 2019, IEEE T COMPUT, V68, P1785, DOI 10.1109/TC.2019.2935042
   Zhou JL, 2019, J SYST ARCHITECT, V100, DOI 10.1016/j.sysarc.2019.08.004
   Zhou JL, 2019, IEEE T COMPUT AID D, V38, P2215, DOI 10.1109/TCAD.2018.2883993
   Zhou JL, 2018, J SYST ARCHITECT, V82, P1, DOI 10.1016/j.sysarc.2017.09.007
   Zhou JL, 2016, IEEE T COMPUT AID D, V35, P1269, DOI 10.1109/TCAD.2015.2501286
NR 36
TC 40
Z9 40
U1 2
U2 17
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2020
VL 107
AR 101739
DI 10.1016/j.sysarc.2020.101739
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA LZ3XG
UT WOS:000541160800007
DA 2024-07-18
ER

PT J
AU Cui, JH
   Zhang, YT
   Shi, L
   Xue, CJ
   Yang, J
   Liu, WG
   Yang, LT
AF Cui, Jinhua
   Zhang, Youtao
   Shi, Liang
   Xue, Chun Jason
   Yang, Jun
   Liu, Weiguang
   Yang, Laurence T.
TI Leveraging partial-refresh for performance and lifetime improvement of
   3D NAND flash memory in cyber-physical systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE 3D flash memory; Retention error; Refresh; LDPC; Write amplification
ID AWARE; RETENTION; ENERGY
AB Three-dimensional (3D) NAND flash memory-based solid state drives (SSDs) have been widely adopted in cyber-physical systems, due to its performance benefits and scalability. Although 3D flash rapidly increases storage capacity by stacking flash cells in the vertical direction, it faces severe retention errors as well. Periodic refreshing, while effectively mitigating the retention issues, seriously degrades the storage performance and the endurance of 3D NAND flash memory.
   To address the above challenge, we propose partial-refresh (PR), a novel lightweight data refresh scheme for 3D NAND flash memory in cyber-physical systems. PR leverages LDPC detectability to identify cells that are more vulnerable to errors. By moving these susceptible bits to new pages, PR avoids copying an entire page, and reduces the refresh cost and prolongs the SSD lifetime. Our experimental results show that, on average, a PR-aware flash memory improves refresh performance by 28.2% and extends the SSD lifetime by 4.6% over the state-of-the-art while preserving the high data reliability.
C1 [Cui, Jinhua; Liu, Weiguang; Yang, Laurence T.] Huazhong Univ Sci & Technol, Wuhan, Peoples R China.
   [Zhang, Youtao; Yang, Jun] Univ Pittsburgh, Pittsburgh, PA USA.
   [Shi, Liang] East China Normal Univ, Shanghai, Peoples R China.
   [Xue, Chun Jason] City Univ Hong Kong, Hong Kong, Peoples R China.
   [Yang, Laurence T.] St Francis Xavier Univ, Antigonish, NS, Canada.
C3 Huazhong University of Science & Technology; Pennsylvania Commonwealth
   System of Higher Education (PCSHE); University of Pittsburgh; East China
   Normal University; City University of Hong Kong; Saint Francis Xavier
   University - Canada
RP Cui, JH (corresponding author), Huazhong Univ Sci & Technol, Wuhan, Peoples R China.
EM cjhnicole@gmail.com
RI Laurence T. Yang, FCAE/AAA-1898-2019
OI Laurence T. Yang, FCAE/0000-0002-7986-4244; Yang,
   Jun/0000-0001-8372-6541; cui, jinhua/0000-0002-3252-7937
FU National Natural Science Foundation of China [61902136, 61932010,
   61772092]; Fundamental Research Funds for the Central Universities
   [2019kfyXJJS090]; National Science Foundation of the United States
   [CCF-1718080]; National Key Research and Development Program of China
   [2019YFB1705903]; Hubei Provincial Natural Science Foundation of China
   [2019CFB119]
FX This work is supported in part by the National Natural Science
   Foundation of China [grant number 61902136, 61932010 and 61772092], and
   by the Fundamental Research Funds for the Central Universities [grant
   number 2019kfyXJJS090], and by the National Science Foundation of the
   United States [grant number CCF-1718080], and by the National Key
   Research and Development Program of China [grant number 2019YFB1705903],
   and by the Hubei Provincial Natural Science Foundation of China [grant
   number 2019CFB119].
CR [Anonymous], TARGET
   [Anonymous], 2011, ACM 11 P INT C SUPER
   Cai Y, 2015, INT S HIGH PERF COMP, P551, DOI 10.1109/HPCA.2015.7056062
   Cai Y, 2013, 2013 IEEE 31ST INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), P123, DOI 10.1109/ICCD.2013.6657034
   Cai Y, 2013, DES AUT TEST EUROPE, P1285
   Cai Y, 2012, PR IEEE COMP DESIGN, P94, DOI 10.1109/ICCD.2012.6378623
   Chen Tseng-Yi, 2016, P 53 ANN DES AUT C D, DOI 10.1145/2897937.2898018
   Cui JH, 2018, IEEE T COMPUT AID D, V37, P1546, DOI 10.1109/TCAD.2017.2766156
   Di YJ, 2016, DES AUT TEST EUROPE, P391
   Dong MX, 2014, COMPUT NETW, V74, P58, DOI 10.1016/j.comnet.2014.06.019
   Guiqiang Dong, 2012, IEEE International Conference on Communications (ICC 2012), P7024, DOI 10.1109/ICC.2012.6364887
   Gupta A, 2014, DIVERSE EARLY CHILDHOOD EDUCATION POLICIES AND PRACTICES: VOICES AND IMAGES FROM FIVE COUNTRIES IN ASIA, P48
   Jeong YH, 2012, IEEE VEHICLE POWER, P164, DOI 10.1109/VPPC.2012.6422535
   Jung M, 2014, CONF PROC INT SYMP C, P289, DOI 10.1109/ISCA.2014.6853216
   Kang M, 2018, IEEE T COMPUT, V67, P1492, DOI 10.1109/TC.2018.2827033
   Languril EM, 2016, PROCEEDINGS OF THE ASME POWER CONFERENCE, 2016
   Li JY, 2013, ACM T EMBED COMPUT S, V12, DOI 10.1145/2423636.2423642
   Liu CY, 2019, TWENTY-FOURTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXIV), P955, DOI 10.1145/3297858.3304035
   Liu CY, 2018, PROCEEDINGS OF THE 16TH USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES, P67
   Liu J, 2018, J SYST ARCHITECT, V90, P23, DOI 10.1016/j.sysarc.2018.08.007
   Liu R, 2014, 2014 INTERNATIONAL SYMPOSIUM ON ANTENNAS AND PROPAGATION (ISAP), P1, DOI 10.1109/ISANP.2014.7026480
   Liu WF, 2019, IEEE T CYBERNETICS, V49, P2927, DOI 10.1109/TCYB.2018.2833843
   Luo Y., 2015, 2015 31st Symposium on Mass Storage Systems and Technologies (MSST), P1
   Luo YX, 2018, P ACM MEAS ANAL COMP, V2, DOI [10.1145/3224432, 10.1145/3292040.3219659]
   Ma D., 2011, Proc. of ACM SIGMOD Int. Conf. on Manage. of Data, P1
   Manderscheid M, 2018, J SYST ARCHITECT, V88, P23, DOI 10.1016/j.sysarc.2018.05.004
   Micheloni R., 2016, US patent, Patent No. [9,235,467, 9235467]
   Micheloni R., 2016, 3D FLASH MEMORIES, P29
   Mielke N, 2008, INT RELIAB PHY SYM, P9, DOI 10.1109/RELPHY.2008.4558857
   Ming-Chang Yang, 2014, 2014 International Conference on Smart Computing (SMARTCOMP), P66, DOI 10.1109/SMARTCOMP.2014.7043841
   Narayanan D, 2009, EUROSYS'09: PROCEEDINGS OF THE FOURTH EUROSYS CONFERENCE, P145
   Pott T., 2014, SUPERCAPACITORS HAVE
   Qin Xiong, 2017, ACM SIGMETRICS Performance Evaluation Review, V45, P31, DOI 10.1145/3143314.3078550
   Qiu M. K., 2009, IEEE T VERY LARGE SC, V18, P501
   Qiu MK, 2012, IEEE COMMUN MAG, V50, P142, DOI 10.1109/MCOM.2012.6194395
   Seif M., 2017, 2017 22 IEEE EUROPEA, P1, DOI [10.1109/ETS.2017.7968233, DOI 10.1109/ETS.2017.7968233]
   Tanaka T, 2016, ISSCC DIG TECH PAP I, V59, P142, DOI 10.1109/ISSCC.2016.7417947
   Temuçin H, 2018, J SYST ARCHITECT, V90, P54, DOI 10.1016/j.sysarc.2018.07.007
   Wang XK, 2019, ACM T EMBED COMPUT S, V18, DOI 10.1145/3330139
   Wang XK, 2019, IEEE NETWORK, V33, P64, DOI 10.1109/MNET.2018.1800192
   Wang XK, 2017, IEEE COMMUN MAG, V55, P80, DOI 10.1109/MCOM.2017.1700360
   Yang T, 2019, J SYST ARCHITECT, V92, P1, DOI 10.1016/j.sysarc.2018.10.006
   Zhang S, 2013, IEEE ANTENNAS PROP, P2243, DOI 10.1109/APS.2013.6711780
   Zhou J., IEEE T COMPUT
   Zhou J., IEEE T COMPUTER AIDE
   Zhou J., 2015, CIRCUITS SYST, V35, P1269
NR 46
TC 8
Z9 8
U1 0
U2 19
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD FEB
PY 2020
VL 103
AR 101685
DI 10.1016/j.sysarc.2019.101685
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA KO0AO
UT WOS:000515208600006
OA hybrid
DA 2024-07-18
ER

PT J
AU Ren, JK
   Xie, Y
   Bi, R
   He, YF
   Wu, GW
   Tan, GZ
AF Ren, Jiankang
   Xie, Yong
   Bi, Ran
   He, Yifan
   Wu, Guowei
   Tan, Guozhen
TI Workload-aware harmonic partitioned scheduling for fixed-priority
   probabilistic real-time tasks on multiprocessors
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Probabilistic; Multiprocessor; Task partitions; Real-time systems
ID SCHEDULABILITY ANALYSIS; STOCHASTIC-ANALYSIS; EMBEDDED SOFTWARE; TIMING
   ANALYSIS; SYSTEMS; DESIGN; FRAMEWORK
AB Multiprocessor platforms bring the probabilistic characteristic to real-time systems because of the performance variations of complex chips. We present a harmonic partitioned scheduling scheme with workload awareness for periodic probabilistic real-time tasks on multiprocessors under the fixed-priority scheduling policy. A harmonic index is defined to quantify the harmonicity among probabilistic real-time tasks. The proposed scheme first sorts tasks with respect to the workload, then packs them to processors one by one aiming at minimizing the increase of harmonic index caused by the task deployment. Evaluation shows that our proposed scheme can significantly outperform the existing harmonic partitioned probabilistic real-time scheduling algorithms.
C1 [Ren, Jiankang; Bi, Ran; Tan, Guozhen] Dalian Univ Technol, Sch Comp Sci & Technol, 2 Linggong Rd, Dalian 116023, Peoples R China.
   [Xie, Yong; He, Yifan] Xiamen Univ Technol, Dept Comp & Informat Engn, Key Lab Internet Of Things Applicat Fujian Prov, 600 Ligong Rd, Xiamen 361024, Peoples R China.
   [Wu, Guowei] Dalian Univ Technol, Sch Software Technol, Key Lab Ubiquitous Network & Serv Software Liaoni, Rd 8, Dalian 116620, Peoples R China.
C3 Dalian University of Technology; Xiamen University of Technology; Dalian
   University of Technology
RP Ren, JK (corresponding author), Dalian Univ Technol, Sch Comp Sci & Technol, 2 Linggong Rd, Dalian 116023, Peoples R China.
EM rjk@dlut.edu.cn; yongxie@xmut.edu.cn; biran@dlut.edu.cn; y.he@tue.nl;
   wgwdut@dlut.edu.cn; gztan@dlut.edu.cn
RI Ren, Jiankang/H-1719-2012
OI Ren, Jiankang/0000-0001-6289-1513
FU National Natural Science Foundation of China [61602080, U1808206,
   61761136019, 61872436, 61601080, 61602084, 61772112]; National Key R&D
   Program of China [2017YFC0704200]; China Postdoctoral Science Foundation
   [2018T110221, 2016M591431]; Natural Science Foundation of Liaoning
   Province [20180550540]; Social Science Foundation of Liaoning Province
   [L17CTQ002]; Natural Science Foundation of Fujian Province [2018J01571];
   Fujian Educational Bureau [JAT170418]; Science and Technology Program of
   Xiamen, China [3502Z20183057, 3502Z20179032]; Fundamental Research Funds
   for the Central Universities [DUT18RC(4)008]
FX This work is supported in part by the National Natural Science
   Foundation of China under Grant No.: 61602080, U1808206, 61761136019,
   61872436, 61601080, 61602084 and 61772112, the National Key R&D Program
   of China under Grant No.: 2017YFC0704200, the China Postdoctoral Science
   Foundation under Grant No.: 2018T110221 and 2016M591431, the Natural
   Science Foundation of Liaoning Province under Grant No.: 20180550540,
   the Social Science Foundation of Liaoning Province under Grant No.:
   L17CTQ002, Natural Science Foundation of Fujian Province under Grant
   No.: 2018J01571, Project Supported by Fujian Educational Bureau under
   Grant No.: JAT170418, the Science and Technology Program of Xiamen,
   China under Grant No.: 3502Z20183057, 3502Z20179032, and the Fundamental
   Research Funds for the Central Universities under Grant No.:
   DUT18RC(4)008.
CR Abdeddaïm Y, 2017, DES AUT TEST EUROPE, P596, DOI 10.23919/DATE.2017.7927056
   Abella J, 2014, EUROMICRO, P266, DOI 10.1109/ECRTS.2014.16
   Akdur D, 2018, J SYST ARCHITECT, V91, P62, DOI 10.1016/j.sysarc.2018.09.007
   [Anonymous], P 20 INT C REAL TIM
   [Anonymous], 2011, RTCADO178C
   Axer P., 2013, P 50 ANN DES AUT C, DOI 10.1145/2463209
   Becker M, 2017, J SYST ARCHITECT, V80, P104, DOI 10.1016/j.sysarc.2017.09.004
   Ben-Amor S, 2016, PROCEEDINGS OF THE 24TH INTERNATIONAL CONFERENCE ON REAL-TIME NETWORKS AND SYSTEMS PROCEEDINGS (RTNS 2016), P99, DOI 10.1145/2997465.2997499
   Bini E, 2005, REAL-TIME SYST, V30, P129, DOI 10.1007/s11241-005-0507-9
   Cazorla FJ, 2013, ACM T EMBED COMPUT S, V12, DOI 10.1145/2465787.2465796
   Cucu-Grosjean L, 2012, EUROMICRO, P91, DOI 10.1109/ECRTS.2012.31
   Davis RI, 2013, EUROMICRO, P168, DOI 10.1109/ECRTS.2013.27
   Davis Robert I., 2017, P 2017 REAL TIM SCHE
   Edgar S, 2001, 22ND IEEE REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P215, DOI 10.1109/REAL.2001.990614
   Fan M, 2014, IEEE T PARALL DISTR, V25, P1476, DOI 10.1109/TPDS.2013.71
   Faragardi HR, 2018, J SYST SOFTWARE, V139, P64, DOI 10.1016/j.jss.2018.01.040
   Frías BV, 2017, IEEE REAL TIME, P175
   Girbal S., 2015, 2015 IEEE AIAA 34 DI, DOI [10.1109/DASC.2015.7311460, DOI 10.1109/DASC.2015.7311460]
   Goldschmidt T, 2018, J SYST ARCHITECT, V84, P28, DOI 10.1016/j.sysarc.2018.03.002
   Guet F., 2016, 8 EUROPEAN C EMBEDDE
   Han CC, 1997, REAL TIM SYST SYMP P, P36, DOI 10.1109/REAL.1997.641267
   Hansen J., 2009, INT WORKSHOP WORST C, P1, DOI DOI 10.4230/OASICS.WCET.2009.2291
   Kermia O, 2017, J SYST ARCHITECT, V79, P31, DOI 10.1016/j.sysarc.2017.07.005
   Kim K, 2005, IEEE T COMPUT, V54, P1460, DOI 10.1109/TC.2005.174
   Lesage B, 2018, REAL-TIME SYST, V54, P307, DOI 10.1007/s11241-017-9295-2
   Lesage B, 2015, REAL TIM SYST SYMP P, P361, DOI 10.1109/RTSS.2015.41
   Liu XL, 2017, IEEE ACM T NETWORK, V25, P278, DOI 10.1109/TNET.2016.2576904
   Liu XL, 2017, IEEE ACM T NETWORK, V25, P264, DOI 10.1109/TNET.2016.2594481
   Liu XL, 2017, IEEE ACM T NETWORK, V25, P224, DOI 10.1109/TNET.2016.2595571
   Liu XL, 2015, IEEE T COMPUT, V64, P87, DOI 10.1109/TC.2013.197
   Löfwenmark A, 2018, J SYST ARCHITECT, V87, P1, DOI [10.1016/j.sysarc.2018.04.001, 10.1016/j.sysarc.201.8.04.001]
   López JM, 2003, REAL-TIME SYST, V24, P5, DOI 10.1023/A:1021749005009
   López JM, 2008, REAL-TIME SYST, V40, P180, DOI 10.1007/s11241-008-9053-6
   Malazgirt GA, 2017, J SYST ARCHITECT, V72, P3, DOI 10.1016/j.sysarc.2016.07.004
   Masrur A, 2016, DES AUT CON, DOI 10.1145/2897937.2897971
   Maxim D., 2011, RTNS, P129
   Maxim D, 2017, PROCEEDINGS OF THE 25TH INTERNATIONAL CONFERENCE ON REAL-TIME NETWORKS AND SYSTEMS (RTNS 2017), P237, DOI 10.1145/3139258.3139276
   Maxim D, 2013, REAL TIM SYST SYMP P, P224, DOI 10.1109/RTSS.2013.30
   Ren JK, 2018, DES AUT TEST EUROPE, P213, DOI 10.23919/DATE.2018.8342005
   Ren JK, 2018, J SYST SOFTWARE, V136, P59, DOI 10.1016/j.jss.2017.11.020
   Ren JK, 2018, IEEE SYST J, V12, P1467, DOI 10.1109/JSYST.2015.2507577
   Ren JK, 2015, EUROMICRO, P25, DOI 10.1109/ECRTS.2015.10
   Santinelli L, 2017, IEEE REAL TIME, P199, DOI 10.1109/RTAS.2017.16
   Santinelli L, 2016, 2016 IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI AND NANOTECHNOLOGY SYSTEMS (DFT), P69, DOI 10.1109/DFT.2016.7684072
   Santinelli L, 2015, ACM T EMBED COMPUT S, V14, DOI 10.1145/2717113
   Syed A, 2018, J SYST ARCHITECT, V85-86, P14, DOI 10.1016/j.sysarc.2018.01.005
   Ungerer T, 2016, ACM T EMBED COMPUT S, V15, DOI 10.1145/2910589
   Usach H, 2018, J SYST ARCHITECT, V90, P94, DOI 10.1016/j.sysarc.2018.09.003
   Wang TY, 2017, ACM T EMBED COMPUT S, V16, DOI 10.1145/3064813
   Wang TY, 2015, DES AUT TEST EUROPE, P1335
   Xie GQ, 2019, IEEE T COMPUT AID D, V38, P281, DOI 10.1109/TCAD.2018.2812119
   Xie GQ, 2018, IEEE T IND INFORM, V14, P5447, DOI 10.1109/TII.2018.2854762
   Xie GQ, 2018, IEEE T IND ELECTRON, V65, P4378, DOI 10.1109/TIE.2017.2762621
   Xie GQ, 2017, IEEE T VEH TECHNOL, V66, P6676, DOI 10.1109/TVT.2017.2674302
   Xie GQ, 2016, J SYST ARCHITECT, V70, P3, DOI 10.1016/j.sysarc.2016.04.008
   Zhao QL, 2018, J SYST ARCHITECT, V83, P57, DOI 10.1016/j.sysarc.2017.03.007
   Zhao QL, 2017, J SYST ARCHITECT, V72, P61, DOI 10.1016/j.sysarc.2016.08.003
NR 57
TC 4
Z9 4
U1 0
U2 6
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD FEB
PY 2019
VL 93
BP 20
EP 32
DI 10.1016/j.sysarc.2019.01.001
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA HN3IN
UT WOS:000460077100002
DA 2024-07-18
ER

PT J
AU Sinha, S
   Goyal, NK
   Mall, R
AF Sinha, Sourav
   Goyal, Neeraj Kumar
   Mall, Rajib
TI Early prediction of reliability and availability of combined
   hardware-software systems based on functional failures
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Reliability/availability prediction; Hardware-software interactions;
   Failure analysis; Functional failure; Embedded system
AB Interactions among software and hardware components play an important role in successful operation of a system. Researchers have identified two types of interaction failures: software failure influenced by hardware breakdown (hardware-driven software failure) and hardware failure influenced by software malfunction (software-driven hardware failure). The existing research in this domain either has not considered the entire spectrum of interaction failures or limited their work to mere failure analysis rather than reliability/availability modeling. In this paper, we are proposing a unified model to predict the worst case achievable reliability/availability of hardware-software combined system at early design phases. The proposed model identifies system functions from the requirements specification document. Then, these functions are mapped to corresponding conceptual design components. Subsequently, the functional design is simulated for sets of input data that have been randomly generated for different operation modes (failure/working) of the components. We also simulate system state transition due to the component operation modes. Finally, reliability and availability is predicted from simulation results. In this context, we address four important aspects: i) proposing a conceptual design based early reliability/availability prediction model, ii) apart from individual hardware-software component failure, the proposed model addresses different interaction failures such as, hardware-driven software and software-driven hardware failures, iii) implementing the proposed model through a case study, and iv) validating the model by comparing the obtained reliability/availability value using the proposed approach with an established method.
C1 [Sinha, Sourav; Goyal, Neeraj Kumar] Indian Inst Technol Kharagpur, Subir Chowdhury Sch Qual & Reliabil, Kharagpur, W Bengal, India.
   [Mall, Rajib] Indian Inst Technol Kharagpur, Dept Comp Sci & Engn, Kharagpur, W Bengal, India.
C3 Indian Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Kharagpur; Indian Institute of Technology System (IIT
   System); Indian Institute of Technology (IIT) - Kharagpur
RP Sinha, S (corresponding author), Indian Inst Technol Kharagpur, Subir Chowdhury Sch Qual & Reliabil, Kharagpur, W Bengal, India.
EM souray.sinha@iitkgp.ac.in
RI Sinha, Sourav/AAP-7827-2021; Sinha, Sourav/AAQ-7309-2021; Goyal,
   Neeraj/HOA-7359-2023
OI Sinha, Sourav/0000-0003-3455-2666; SInha, Sourav/0000-0002-3067-3906
FU Ministry of Human Resource Development (MHRD), Government of India
FX This work is carried out at the Subir Chowdhury School of Quality and
   Reliability, Indian Institute of Technology Kharagpur, India. We thank
   all the faculty members, research scholars, and staff of the school for
   their co-operation and support. We gratefully acknowledge the Ministry
   of Human Resource Development (MHRD), Government of India, for funding
   this research.
CR Borgovini R., 1993, Failure Mode, Effects, and Criticality Analysis (FMECA)
   COSTES A, 1978, IEEE T COMPUT, V27, P548, DOI 10.1109/TC.1978.1675146
   Diao X., 2018, NUCL TECHNOL, P1
   Dowell AM, 1998, ISA T, V37, P155, DOI 10.1016/S0019-0578(98)00018-4
   Gil D, 2005, LECT NOTES COMPUT SC, V3463, P379
   Hirtz J, 2002, RES ENG DES, V13, P65, DOI 10.1007/s00163-001-0008-3
   Huang B, 2011, IEEE T RELIAB, V60, P622, DOI 10.1109/TR.2011.2161699
   IYER RK, 1985, IEEE T SOFTWARE ENG, V11, P223, DOI 10.1109/TSE.1985.232198
   Jensen D., 2009, ASME 2009 INT DES EN, P1033
   Jensen D.C., 2008, ASME 2008 INT MECH E, P283
   Kanoun K, 2000, IEEE T RELIAB, V49, P363, DOI 10.1109/24.922489
   Kurtoglu T., 2008, ASME 2008 INT DES EN, P457
   Kurtoglu T, 2008, J MECH DESIGN, V130, DOI 10.1115/1.2885181
   MathWorks, 2011, MATLAB SIMULINK EXAM
   Mutha C, 2013, AI EDAM, V27, P317, DOI 10.1017/S0890060413000152
   NSWCD, 2011, HAND OOK REL PRED PR
   Papakonstantinou N., 2015, ASME 2015 INTERNATIO
   Papakonstantinou N, 2012, PROCEEDINGS OF THE ASME INTERNATIONAL DESIGN ENGINEERING TECHNICAL CONFERENCES AND COMPUTERS AND INFORMATION IN ENGINEERING CONFERENCE 2012, VOL 2, PTS A AND B, P1183
   Roy DS, 2015, IET GENER TRANSM DIS, V9, P164, DOI 10.1049/iet-gtd.2014.0115
   Sierla S, 2012, MECHATRONICS, V22, P137, DOI 10.1016/j.mechatronics.2012.01.003
   Stone RB, 2000, J MECH DESIGN, V122, P359, DOI 10.1115/1.1289637
   SUMITA U, 1986, IEEE T SOFTWARE ENG, V12, P32, DOI 10.1109/TSE.1986.6312917
   Syed A, 2018, J SYST ARCHITECT, V85-86, P14, DOI 10.1016/j.sysarc.2018.01.005
   Teng XL, 2006, IEEE T RELIAB, V55, P571, DOI 10.1109/TR.2006.884589
   Trivedi AK, 1974, MARKOV MODEL EVALUAT
   Tumer IY, 2011, IEEE T COMPUT, V60, P1072, DOI 10.1109/TC.2010.245
   Zhao QL, 2016, J SYST ARCHITECT, V66-67, P84, DOI 10.1016/j.sysarc.2016.01.008
NR 27
TC 20
Z9 20
U1 1
U2 22
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2019
VL 92
BP 23
EP 38
DI 10.1016/j.sysarc.2018.10.007
PG 16
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA HK3MP
UT WOS:000457820900003
DA 2024-07-18
ER

PT J
AU Boujelben, O
   Bahoura, M
AF Boujelben, Ons
   Bahoura, Mohammed
TI Efficient FPGA-based architecture of an automatic wheeze detector using
   a combination of MFCC and SVM algorithms
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Pulmonary sounds; Wheezing; FPGA; SVM; MFCC; Feature extraction;
   Classification
ID REAL-TIME CLASSIFICATION; SOUND CLASSIFICATION; NEURAL-NETWORK; BREATH
   SOUNDS; LUNG SOUNDS; IMPLEMENTATION; RECOGNITION; DESIGN
AB This paper proposes a new hardware implementation of an automatic wheeze detector in pulmonary sounds. The proposed system is based on the combination of Mel-frequency cepstral coefficients (MFCC) feature extraction method and a support vector machine (SVM) classifier. It has been implemented on a field programmable gate array (FPGA) chip using the Xilinx System Generator (XSG) programming tool and the Nexys-4 development board, which is built around the low-cost Artix-7 FPGA device. The LIBSVM library has been used to extract the SVM parameters during the training phase in the Matlab environment, then the MFCC feature extraction and the SVM testing phase are performed on the FPGA chip. Two hardware architectures (default and optimized) of the SVM classifier are implemented and compared in terms of resource utilization, maximum operating frequency, and power consumption for the Artix-7 XC7A100T FPGA Chip. The detection rates obtained by the fixed-point XSG implementation are presented and compared to those obtained by the floating-point Matlab simulation. It has been also compared to existing methods in terms of the detection rates and the characteristics of its implementation.
C1 [Boujelben, Ons; Bahoura, Mohammed] Univ Quebec Rimouski, Dept Engn, 300 Allee Ursulines, Rimouski, PQ G5L 3A1, Canada.
C3 University of Quebec; Universite du Quebec a Rimouski
RP Bahoura, M (corresponding author), Univ Quebec Rimouski, Dept Engn, 300 Allee Ursulines, Rimouski, PQ G5L 3A1, Canada.
EM Ons.Boujelben@uqar.ca; Mohammed_Bahoura@uqar.ca
OI Bahoura, Mohammed/0000-0001-5274-8713
FU Natural Sciences and Engineering Research Council (NSERC) of Canada
FX This research was supported by the Natural Sciences and Engineering
   Research Council (NSERC) of Canada.
CR Abbas A, 2010, J MED SYST, V34, P1149, DOI 10.1007/s10916-009-9334-1
   Alsmadi S, 2008, COMPUT BIOL MED, V38, P53, DOI 10.1016/j.compbiomed.2007.07.001
   [Anonymous], SENSORS
   [Anonymous], P SPIE
   [Anonymous], SUPPORT VECTOR MACHI
   [Anonymous], 2012, 24 INT C MICR ICM
   [Anonymous], 1998, STAT LEARNING THEORY
   [Anonymous], 26 ANN INT C IEEE EM
   [Anonymous], 2011, ACM T INTEL SYST TEC, DOI DOI 10.1145/1961189.1961199
   Bahoura M, 2017, ELECTRONICS-SWITZ, V6, DOI 10.3390/electronics6040073
   Bahoura M, 2016, ELECTRONICS-SWITZ, V5, DOI 10.3390/electronics5010008
   Bahoura M, 2013, 2013 8TH INTERNATIONAL WORKSHOP ON SYSTEMS, SIGNAL PROCESSING AND THEIR APPLICATIONS (WOSSPA), P226, DOI 10.1109/WoSSPA.2013.6602366
   Bahoura M, 2009, COMPUT BIOL MED, V39, P824, DOI 10.1016/j.compbiomed.2009.06.011
   Baptista FD, 2017, NEURAL COMPUT APPL, V28, P25, DOI 10.1007/s00521-015-2034-5
   Boujelben O, 2016, 2016 2ND INTERNATIONAL CONFERENCE ON ADVANCED TECHNOLOGIES FOR SIGNAL AND IMAGE PROCESSING (ATSIP), P647, DOI 10.1109/ATSIP.2016.7523173
   Chen MY, 2014, J MED SYST, V38, DOI 10.1007/s10916-014-0058-5
   Dokur Z, 2003, INT J PATTERN RECOGN, V17, P567, DOI 10.1142/S0218001403002526
   Dokur Z, 2009, PATTERN ANAL APPL, V12, P309, DOI 10.1007/s10044-008-0125-y
   EhKan P, 2011, INT J RECONFIGURABLE, V2011, DOI 10.1155/2011/420369
   Forkheim KE, 1995, IEEE WESCANEX '95 - COMMUNICATIONS, POWER, AND COMPUTING, CONFERENCE PROCEEDINGS, VOLS 1 AND 2, P214, DOI 10.1109/WESCAN.1995.493973
   Ganchev T., 2005, 10th International Conference on Speech and Computer (SPECOM 2005), V1, P191
   Guler Inan, 2005, J Med Syst, V29, P217, DOI 10.1007/s10916-005-5182-9
   Gurung A, 2011, RESP MED, V105, P1396, DOI 10.1016/j.rmed.2011.05.007
   Hashemi Amjad, 2012, Stud Health Technol Inform, V173, P161
   Kandaswamy A, 2004, COMPUT BIOL MED, V34, P523, DOI 10.1016/S0010-4825(03)00092-1
   Kyrkou C, 2016, IEEE T NEUR NET LEAR, V27, P99, DOI 10.1109/TNNLS.2015.2428738
   Lei BY, 2014, NEUROCOMPUTING, V141, P139, DOI 10.1016/j.neucom.2014.04.002
   Lin BS, 2016, J MED BIOL ENG, V36, P545, DOI 10.1007/s40846-016-0161-9
   Lin BS, 2014, INT J ENV RES PUB HE, V11, P1573, DOI 10.3390/ijerph110201573
   Mahmoodi D., 2011, Journal of Software Engineering and Applications, V4, P320
   Mazic I, 2015, BIOMED SIGNAL PROCES, V21, P105, DOI 10.1016/j.bspc.2015.05.002
   Oletic D, 2014, SENSORS-BASEL, V14, P6535, DOI 10.3390/s140406535
   Palaniappan R, 2014, BMC BIOINFORMATICS, V15, DOI 10.1186/1471-2105-15-223
   Ramos-Lara R, 2013, J SIGNAL PROCESS SYS, V71, P89, DOI 10.1007/s11265-012-0683-5
   Riella RJ, 2009, BRAZ J MED BIOL RES, V42, P674, DOI 10.1590/S0100-879X2009000700013
   Rietveld S, 1999, COMPUT BIOMED RES, V32, P440, DOI 10.1006/cbmr.1999.1522
   Schmidt E.M., 2009, 10th International Society for Music Information Retrieval Conference (ISMIR). Kobe, Japan, October 26-30, P273
   Sen I, 2015, IEEE T BIO-MED ENG, V62, P1768, DOI 10.1109/TBME.2015.2403616
   Sengupta N, 2016, COMPUT BIOL MED, V75, P118, DOI 10.1016/j.compbiomed.2016.05.013
   Siddiqui MF, 2017, MAGN RESON IMAGING, V44, P82, DOI 10.1016/j.mri.2017.08.005
   Soltani A, 2015, MICROPROCESS MICROSY, V39, P480, DOI 10.1016/j.micpro.2015.07.005
   Sovijarvi A, 2000, Eur. Respir. Rev., V10, P591
   Staworko M., 2010, 2010 MIXDES - 17th International Conference "Mixed Design of Integrated Circuits & Systems", P557
   Tisan A, 2013, MATH COMPUT SIMULAT, V91, P134, DOI 10.1016/j.matcom.2012.05.006
   Volder J. E., 1959, IRE T ELECTRON COM, VEC-8, P330, DOI [10.1109/TEC.1959.5222693, DOI 10.1109/TEC.1959.5222693]
   Waitman LR, 2000, J CLIN MONITOR COMP, V16, P95, DOI 10.1023/A:1009934112185
   Wassi G., 2015, 2015 C DESIGN ARCHIT, P1
   Yu C, 2013, SENSORS-BASEL, V13, P7399, DOI 10.3390/s130607399
   Zhang L, 2017, I IEEE EMBS C NEUR E, P493, DOI 10.1109/NER.2017.8008397
NR 49
TC 28
Z9 29
U1 2
U2 14
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2018
VL 88
BP 54
EP 64
DI 10.1016/j.sysarc.2018.05.010
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA GQ9BF
UT WOS:000442060200006
DA 2024-07-18
ER

PT J
AU Hesselbarth, S
   Schewior, G
   Blume, H
AF Hesselbarth, S.
   Schewior, G.
   Blume, H.
TI FPGA emulation methodology for fast and accurate power estimation of
   embedded processors
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Power estimation; Power emulation; Processors; Methodology
ID SYSTEM
AB Early estimation of application-specific power consumption has become one of the major constraints of modern ASIC design. While in early stages of the design process precise power consumption can only be obtained from very time consuming gate-level (GTL) simulation, power estimation methodologies aim to reduce computational overhead by deriving models to approximate power consumption on higher levels. This work presents an FPGA accelerated power estimation methodology for programmable processors based on a hybrid functional level (FLPA) and instruction level power analysis (ILPA) that can be mapped onto an FPGA together with the functional emulation. It enables fast and accurate estimation of application-specific power consumption and energy per task which is crucial for power-aware design of embedded processor architectures. The approach allows both hardware and software designers to optimize their implementations not only for processing performance but also for power efficiency. The power emulation methodology and considerations for the FPGA implementation of the power estimation is described in detail: Model validation against GTL power simulation and results are given for a typical embedded RISC processor and a commercial-grade Application Specific Instruction Set Processor (ASIP). Power consumption models yield fast and accurate power estimation with a %MAE of less than 9% and NRMSE of less than 7% enabling co-optimization of both hardware and software with respect to power consumption in early design stages. (C) 2017 Elsevier B.V. All rights reserved.
C1 [Hesselbarth, S.; Schewior, G.; Blume, H.] Leibniz Univ Hannover, Inst Microelect Syst, Appelstr 4, D-30167 Hannover, Germany.
C3 Leibniz University Hannover
RP Hesselbarth, S (corresponding author), Leibniz Univ Hannover, Inst Microelect Syst, Appelstr 4, D-30167 Hannover, Germany.
EM hesselbarth@ims.uni-hannover.de; schewior@ims.uni-hannover.de;
   blume@ims.uni-hannover.de
RI Blume, Holger/AAP-9409-2021
OI Blume, Holger/0000-0002-0640-6875
CR [Anonymous], TENS XTENS LX5 CUST
   [Anonymous], 2011, Digital Design of Signal Processing Systems: A Practical Approach
   [Anonymous], P 24 INT WORKSH TIM
   Bachmann C, 2010, 13TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN: ARCHITECTURES, METHODS AND TOOLS, P587, DOI 10.1109/DSD.2010.38
   Bhattacharjee A., 2008, 2008 ACM/IEEE International Symposium on Low Power Electronics and Design - ISLPED, P335, DOI 10.1145/1393921.1394010
   Blume H, 2007, IC-SAMOS: 2007 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING AND SIMULATION, PROCEEDINGS, P74, DOI 10.1109/ICSAMOS.2007.4285736
   Blume H, 2007, J SYST ARCHITECT, V53, P689, DOI 10.1016/j.sysarc.2007.01.002
   Coburn J, 2005, DES AUT CON, P700
   Fritsch J, 2014, IEEE T INTELL TRANSP, V15, P1586, DOI 10.1109/TITS.2014.2303899
   Gaisler J, 2002, INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS, PROCEEDINGS, P409
   Ghodrat MA, 2007, DES AUT CON, P883, DOI 10.1109/DAC.2007.375288
   Handmann U, 2000, IMAGE VISION COMPUT, V18, P367, DOI 10.1016/S0262-8856(99)00032-3
   Hesselbarth S., 2015, DES ARCH SIGN IM PRO, P1, DOI [10.1109/DASIP.2015.7367249, DOI 10.1109/DASIP.2015.7367249]
   Huei-Yung Lin, 2012, 2012 International Symposium on Intelligent Signal Processing and Communications Systems (ISPACS 2012), P64, DOI 10.1109/ISPACS.2012.6473454
   Knuth D., 2014, The Art of Computer Programming, Volume 4A : Combinatorial Algorithms, V4A
   Kock M, 2014, ANALOG INTEGR CIRC S, V78, P557, DOI 10.1007/s10470-013-0127-6
   Krieg A, 2012, ACM T RECONFIG TECHN, V5, DOI 10.1145/2392616.2392617
   Kursun V., 2006, MULTIVOLTAGE CMOS CI
   Liu ZH, 2005, IEEE T CIRCUITS-I, V52, P755, DOI 10.1109/TCSI.2005.844109
   Narendra SG, 2010, LEAKAGE NANOMETER CM
   Schewior G., 2011, 2011 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS XI), P209, DOI 10.1109/SAMOS.2011.6045463
   Srinivasan J, 2004, 2004 INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS, PROCEEDINGS, P177
   Wu D, 2011, J SEMICOND TECH SCI, V11, P51, DOI 10.5573/JSTS.2011.11.1.051
NR 23
TC 0
Z9 0
U1 0
U2 6
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUN
PY 2017
VL 77
BP 14
EP 25
DI 10.1016/j.sysarc.2016.12.008
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA EY9FB
UT WOS:000404303400003
DA 2024-07-18
ER

PT J
AU Arslan, S
   Topcuoglu, HR
   Kandemir, MT
   Tosun, O
AF Arslan, Sanem
   Topcuoglu, Haluk Rahmi
   Kandemir, Mahmut Taylan
   Tosun, Oguz
TI A selective protection scheme of applications using asymmetrically
   reliable caches
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT ARCS 2016 Conference - Architecture of Computing Systems
CY APR 04-07, 2016
CL Nuremberg, GERMANY
SP GI, VDE, ITG, ifip, NVIDIA
DE Asymmetric cores; Selective protection; Reliability
ID RELIABILITY; POWER; MEMORY; COST
AB Cache structures in a multicore system are highly vulnerable to soft errors. Enabling fault tolerance capabilities on all cache structures in a system is inefficient in terms of performance and power consumption. In this study, we propose an enhanced protection mechanism for code segments, which are critical in terms of reliability, by utilizing asymmetrically reliable cores under performance and power constraints. Our proposed system contains at least one high-reliability core, which has an ECC-protected L1 cache, and several low-reliability cores, which have no protection mechanisms. Reliability-based critical code regions are assumed to be high-priority functions, which are extracted by examining the execution time percentages and the program's call graph in our framework, statically. Software threads that invoke one of the high-priority functions are bound to the high-reliability cores dynamically during the execution, while the threads that execute the remaining functions are bound to the low-reliability cores. As part of the experimental analysis, our proposed framework is compared with traditional fully protected and unprotected configurations with respect to performance, power and reliability metrics for various applications of the benchmarks. Our framework exploits the benefits of providing the reliability-based critical regions of the applications exclusively by offering notable power and cost savings with close performance and reliability values for the set of functions reported in the experimental results. (C) 2016 Elsevier B.V. All rights reserved.
C1 [Arslan, Sanem; Tosun, Oguz] Bogazici Univ, Dept Comp Engn, TR-34342 Istanbul, Turkey.
   [Topcuoglu, Haluk Rahmi] Marmara Univ, Dept Comp Engn, TR-34722 Istanbul, Turkey.
   [Kandemir, Mahmut Taylan] Penn State Univ, Dept Comp Sci & Engn, University Pk, PA 16802 USA.
C3 Bogazici University; Marmara University; Pennsylvania Commonwealth
   System of Higher Education (PCSHE); Pennsylvania State University;
   Pennsylvania State University - University Park
RP Topcuoglu, HR (corresponding author), Marmara Univ, Dept Comp Engn, TR-34722 Istanbul, Turkey.
EM sanem.arslan@boun.edu.tr; haluk@marmara.edu.tr; kandemir@cse.psu.edu;
   tosuno@boun.edu.tr
RI Yılmaz, Sanem Arslan/Z-4587-2019; Topcuoglu, Haluk/Z-5324-2019;
   Topcuoglu, Haluk/JBS-0035-2023
OI Yılmaz, Sanem Arslan/0000-0003-3019-7070; Topcuoglu,
   Haluk/0000-0003-1577-3930; Topcuoglu, Haluk/0000-0003-1577-3930
FU Scientific and Technological Research Council of Turkey (TUBITAK)
   [113E530]
FX This research was supported by The Scientific and Technological Research
   Council of Turkey (TUBITAK) with a research grant (Project Number:
   113E530).
CR Alameldeen A.R., 2011, P 38 ANN INT S COMP, DOI [10.1145/2000064.2000118., DOI 10.1145/2000064.2000118]
   Alameldeen AR, 2011, ISCA 2011: PROCEEDINGS OF THE 38TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P461, DOI 10.1145/2024723.2000118
   Arslan Sanem, 2016, Architecture of Computing Systems - ARCS 2016. 29th International Conference. Proceedings: LNCS 9637, P375, DOI 10.1007/978-3-319-30695-7_28
   Arslan S, 2015, 2015 IEEE 29TH INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM WORKSHOPS, P1025, DOI 10.1109/IPDPSW.2015.113
   Asadi GH, 2005, INT SYM PERFORM ANAL, P269, DOI 10.1109/ISPASS.2005.1430581
   Binkert Nathan, 2011, Computer Architecture News, V39, P1, DOI 10.1145/2024716.2024718
   Borchert C., 2013, 2013 43 ANN IEEEIFIP, P1, DOI [DOI 10.1109/DSN.2013.6575308, 10.1109/DSN.2013.6575308.]
   Burtscher Martin., 2010, P 2010 ACMIEEE INT C, P1, DOI DOI 10.1109/SC.2010.41
   Carbin M, 2013, ACM SIGPLAN NOTICES, V48, P33, DOI [10.1145/2544173.2509546, 10.1145/2509136.2509546]
   Carbin Michael., 2010, Proceedings of the 19th International Sym- posium on Software Testing and Analysis, ISSTA '10, P37, DOI DOI 10.1145/1831708.1831713
   de Kruijf M, 2010, CONF PROC INT SYMP C, P497, DOI 10.1145/1816038.1816026
   Duque LAR, 2015, DES AUT TEST EUROPE, P818
   Eltawil AA, 2013, MICROPROCESS MICROSY, V37, P760, DOI 10.1016/j.micpro.2013.07.008
   Gonzalez A., 1995, Conference Proceedings of the 1995 International Conference on Supercomputing, P338, DOI 10.1145/224538.224622
   Huang J, 2014, MICROPROCESS MICROSY, V38, P539, DOI 10.1016/j.micpro.2014.02.007
   Iqbal SMZ, 2010, IEEE COMP ARCHIT L, V9, P45, DOI 10.1109/L-CA.2010.14
   Lee K., 2006, P 2006 INT C COMPILE, P411, DOI DOI 10.1145/1176760.1176810
   Leem L, 2010, DES AUT TEST EUROPE, P1560
   Luo YX, 2014, I C DEPEND SYS NETWO, P467, DOI 10.1109/DSN.2014.50
   Meaney PJ, 2012, IBM J RES DEV, V56, DOI 10.1147/JRD.2011.2177106
   Misailovic S, 2014, ACM SIGPLAN NOTICES, V49, P309, DOI [10.1145/10.1145/2660193.2660231, 10.1145/2714064.2660231]
   Rehman S., 2014, P 51 ANN DES AUT C D, P1, DOI DOI 10.7873/DATE.2014.119
   Sampson A, 2011, ACM SIGPLAN NOTICES, V46, P164, DOI 10.1145/1993316.1993518
   Shantharam M., 2011, P INT C SUP, P152, DOI [DOI 10.1145/1995896.1995922, 10.1145/1995896.1995922]
   Sheng Li, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P469
   Shivakumar P, 2002, INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS, PROCEEDINGS, P389, DOI 10.1109/DSN.2002.1028924
   Subotic V, 2013, EUROMICRO WORKSHOP P, P29, DOI 10.1109/PDP.2013.15
   Suleman MA, 2009, ACM SIGPLAN NOTICES, V44, P253, DOI 10.1145/1508284.1508274
   Ungsunan PD, 2009, CISIS: 2009 INTERNATIONAL CONFERENCE ON COMPLEX, INTELLIGENT AND SOFTWARE INTENSIVE SYSTEMS, VOLS 1 AND 2, P1252, DOI 10.1109/CISIS.2009.95
   Wilkerson C, 2010, CONF PROC INT SYMP C, P83, DOI 10.1145/1816038.1815973
   WOO SC, 1995, ACM COMP AR, P24, DOI 10.1109/ISCA.1995.524546
   Xu XF, 2012, PROCEEDINGS OF THE ASME INTERNATIONAL MECHANICAL ENGINEERING CONGRESS AND EXPOSITION - 2010, VOL 7, PTS A AND B, P1
   Yetim Y, 2015, ACM SIGPLAN NOTICES, V50, P311, DOI [10.1145/2694344.2694354, 10.1145/2775054.2694354]
   Yoon DH, 2011, IEEE MICRO, V31, P11, DOI 10.1109/MM.2010.103
   Zhao H, 2011, ICCAD-IEEE ACM INT, P56, DOI 10.1109/ICCAD.2011.6105305
NR 35
TC 2
Z9 2
U1 0
U2 4
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD APR
PY 2017
VL 75
SI SI
BP 133
EP 144
DI 10.1016/j.sysarc.2016.12.004
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA EU7MQ
UT WOS:000401219300012
DA 2024-07-18
ER

PT J
AU Begam, R
   Xia, Q
   Zhu, DK
   Aydin, H
AF Begam, Rehana
   Xia, Qin
   Zhu, Dakai
   Aydin, Hakan
TI Preference-oriented fixed-priority scheduling for periodic real-time
   tasks
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Real-time systems; Periodic tasks; Fixed-priority scheduling;
   Preference-oriented executions
AB Traditionally, real-time scheduling algorithms prioritize tasks solely based on their timing parameters and cannot effectively handle tasks that have different execution preferences. In this paper, for a set of periodic real-time tasks running on a single processor, where some tasks are preferably executed as soon as possible (ASAP) and others as late as possible (ALAP), we investigate Preference-Oriented Fixed-Priority (POFP) scheduling techniques. First, based on Audsley's Optimal Priority Assignment (OPA), we study a Preference Priority Assignment (PPA) scheme that attempts to assign ALAP (ASAP) tasks lower (higher) priorities, whenever possible. Then, by considering the non-work-conserving strategy, we exploit the promotion times of ALAP tasks and devise an online dual-queue based POFP scheduling algorithm. Basically, with the objective of fulfilling the execution preferences of all tasks, the POFP scheduler retains ALAP tasks in the delay queue until their promotion times while putting ASAP tasks into the ready queue right after their arrivals. In addition, to further expedite (delay) the executions of ASAP (ALAP) tasks using system slack, runtime techniques based on dummy and wrapper tasks are investigated. The proposed schemes are evaluated through extensive simulations. The results show that, compared to the classical fixed-priority Rate Monotonic Scheduling (RMS) algorithm, the proposed priority assignment scheme and POFP scheduler can achieve significant improvement in terms of fulfilling the execution preferences of both ASAP and ALAP tasks, which can be further enhanced at runtime with the wrapper-task based slack management technique. (C) 2016 Elsevier B.V. All rights reserved.
C1 [Begam, Rehana; Zhu, Dakai] Univ Texas San Antonio, Dept Comp Sci, San Antonio, TX 78249 USA.
   [Xia, Qin] Xi An Jiao Tong Univ, Sch Elect & Informat Engn, Xian 710049, Shaanxi, Peoples R China.
   [Aydin, Hakan] George Mason Univ, Dept Comp Sci, Fairfax, VA 22030 USA.
C3 University of Texas System; University of Texas at San Antonio (UTSA);
   Xi'an Jiaotong University; George Mason University
RP Xia, Q (corresponding author), Xi An Jiao Tong Univ, Sch Elect & Informat Engn, Xian 710049, Shaanxi, Peoples R China.
EM qin.xia@mail.xjtu.edu.cn; dakai.zhu@utsa.edu; aydin@cs.gmu.edu
RI Begam, Rehana/AAB-8994-2019; Zhu, Dakai/L-8034-2015
OI Begam, Rehana/0000-0002-6939-5341; 
FU National Science Foundation [CNS-0953005, CNS-1422709, CNS-1421855];
   Direct For Computer & Info Scie & Enginr; Division Of Computer and
   Network Systems [1421855] Funding Source: National Science Foundation;
   Direct For Computer & Info Scie & Enginr; Division Of Computer and
   Network Systems [1422709, 0953005] Funding Source: National Science
   Foundation
FX The authors would like to thank the reviewers for their valuable
   suggestions that helped to improve the paper. This work is supported in
   part by the National Science Foundation through the NSF CAREER Award
   CNS-0953005, and the awards CNS-1422709 and CNS-1421855. Any opinions,
   findings, and conclusions as well as recommendations expressed in this
   material are those of the authors and do not necessarily reflect the
   views of the National Science Foundation.
CR AUDSLEY N, 1993, SOFTWARE ENG J, V8, P284, DOI 10.1049/sej.1993.0034
   Audsley N., 1993, 5 EUR WORKSH REAL TI, P36
   Audsley NC, 2001, INFORM PROCESS LETT, V79, P39, DOI 10.1016/S0020-0190(00)00165-4
   Begam R., 2014, P 12 IEEE INT C EMB
   Bini E., 2004, P EUR REAL TIM SYST
   CHETTO H, 1989, IEEE T SOFTWARE ENG, V15, P1261, DOI 10.1109/TSE.1989.559777
   Davis R, 1995, IEEE REAL TIME, P100, DOI 10.1109/REAL.1995.495200
   Davis R.I., 2016, J SYST ARCH
   Ernst R, 1997, 1997 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN - DIGEST OF TECHNICAL PAPERS, P598, DOI 10.1109/ICCAD.1997.643600
   Guo Y., 2013, P IEEE INT C EMB REA
   Guo Y., 2013, P 1 WORKSH HIGHL REL
   Guo YF, 2015, J SYST ARCHITECT, V61, P127, DOI 10.1016/j.sysarc.2014.12.001
   JOSEPH M, 1986, COMPUT J, V29, P390, DOI 10.1093/comjnl/29.5.390
   KUO TW, 1991, PROCEEDING : TWELFTH REAL-TIME SYSTEMS SYMPOSIUM, P160, DOI 10.1109/REAL.1991.160369
   LIU CL, 1973, J ACM, V20, P46, DOI 10.1145/321738.321743
   Su H., 2016, CSTR2016002 U TEX SA
   Unsal OS, 2002, ISLPED'02: PROCEEDINGS OF THE 2002 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P124, DOI 10.1109/LPE.2002.1029573
   Zhu DK, 2009, IEEE T COMPUT, V58, P1382, DOI 10.1109/TC.2009.56
NR 18
TC 17
Z9 18
U1 0
U2 9
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2016
VL 69
BP 1
EP 14
DI 10.1016/j.sysarc.2016.07.005
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DW7HB
UT WOS:000383820700001
DA 2024-07-18
ER

PT J
AU Kicherer, M
   Karl, W
AF Kicherer, Mario
   Karl, Wolfgang
TI Automatic task mapping and heterogeneity-aware fault tolerance: The
   benefits for runtime optimization and application development
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Heterogeneous computing; Accelerators; Fault-tolerant systems; Runtime
   systems
AB The best mapping of a task to one or more processing units in a heterogeneous system depends on multiple variables. Several approaches based on runtime systems have been proposed that determine the best mapping under given circumstances automatically. Some of them also consider dynamic events like varying problem sizes or resource competition that may change the best mapping during application runtime but only a few even consider that task execution may fail. While aging or overheating are well-known causes for sudden faults, the ongoing miniaturization and the growing complexity of heterogeneous computing are expected to create further threats for successful application execution. However, if properly incorporated, heterogeneous systems also offer the opportunity to recover from different types of faults in hardware as well as in software. In this work, we propose a combination of both topics, dynamic performance-oriented task mapping and dependability, to leverage this opportunity. As we will show, this combination not only enables tolerating faults in hardware and software with minor assistance of the developer, it also provides benefits for application development itself and for application performance in case of faults due to a new metric and automatic data management. (C) 2015 Elsevier B.V. All rights reserved.
C1 [Kicherer, Mario; Karl, Wolfgang] Karlsruhe Inst Technol, Inst Comp Engn ITEC, D-76128 Karlsruhe, Germany.
C3 Helmholtz Association; Karlsruhe Institute of Technology
RP Kicherer, M (corresponding author), Karlsruhe Inst Technol, Inst Comp Engn ITEC, Kaiserstr 12, D-76128 Karlsruhe, Germany.
EM kicherer@kit.edu; karl@kit.edu
CR [Anonymous], P 30 ANN INT S COMP
   [Anonymous], P 2009 INT C PAR DIS
   [Anonymous], 1 WORKSH RES AW AD M
   [Anonymous], P 6 INT C HIGH PERF
   [Anonymous], P 2002 INT C DEP SYS
   [Anonymous], FUTURE COMPUTING 201
   [Anonymous], P C DES AUT TEST EUR
   [Anonymous], P 28 IEEE INT PAR DI
   [Anonymous], P 34 ANN ACM IEEE IN
   [Anonymous], P 2009 IEEE INT S WO
   [Anonymous], P 15 INT EUR C PAR P
   [Anonymous], P 15 ED ASPLOS ARCH
   [Anonymous], P C DES AUT TEST EUR
   [Anonymous], 2013, PICTURING PLACE PHOT
   [Anonymous], P IEEE INT S PERF AN
   Ayguade E, 2009, LECT NOTES COMPUT SC, V5568, P154, DOI 10.1007/978-3-642-02303-3_13
   Chi-Keung Luk, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P45
   Chou CL, 2010, IEEE T COMPUT AID D, V29, P78, DOI 10.1109/TCAD.2009.2034348
   Dimitrov M, 2009, WORKSH GEN PURP PROC
   Haque Imran S., 2010, Proceedings 2010 10th IEEE/ACM International Conference on Cluster, Cloud and Grid Computing (CCGrid), P691, DOI 10.1109/CCGRID.2010.84
   Jiménez VJ, 2009, LECT NOTES COMPUT SC, V5409, P19
   Kalayappan R, 2013, ACM COMPUT SURV, V45, DOI 10.1145/2501654.2501662
   Kicherer M, 2012, ACM T ARCHIT CODE OP, V8, DOI 10.1145/2086696.2086721
   Lee J, 2013, ACM T ARCHIT CODE OP, V9, DOI 10.1145/2400682.2400707
   Rebaudengo M, 2001, FIRST IEEE INTERNATIONAL WORKSHOP ON SOURCE CODE ANALYSIS AND MANIPULATION, PROCEEDINGS, P33, DOI 10.1109/SCAM.2001.972664
   Reinhardt SK, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P25, DOI [10.1145/342001.339652, 10.1109/ISCA.2000.854375]
   Sabella D., 2013, Future Network and Mobile Summit (FutureNetworkSummit), 2013
   Singh AK, 2010, J SYST ARCHITECT, V56, P242, DOI 10.1016/j.sysarc.2010.04.007
   Ubal R, 2012, INT CONFER PARA, P335
   Vera X, 2009, ACM T COMPUT SYST, V27, DOI 10.1145/1658357.1658359
   Zhang L, 2008, DES AUT TEST EUROPE, P770
NR 31
TC 1
Z9 1
U1 0
U2 0
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2015
VL 61
IS 10
SI SI
BP 628
EP 638
DI 10.1016/j.sysarc.2015.10.001
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DA0NA
UT WOS:000367492700013
DA 2024-07-18
ER

PT J
AU Zhai, XJ
   Appiah, K
   Ehsan, S
   Howells, G
   Hu, HS
   Gu, DB
   McDonald-Maier, K
AF Zhai, Xiaojun
   Appiah, Kofi
   Ehsan, Shoaib
   Howells, Gareth
   Hu, Huosheng
   Gu, Dongbing
   McDonald-Maier, Klaus
TI Exploring ICMetrics to detect abnormal program behaviour on embedded
   devices
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Embedded system security; Abnormal behaviour detection; Intrusion
   detection; Self-Organising Map
ID DEBUG SUPPORT
AB Execution of unknown or malicious software on an embedded system may trigger harmful system behaviour targeted at stealing sensitive data and/or causing damage to the system. It is thus considered a potential and significant threat to the security of embedded systems. Generally, the resource constrained nature of commercial off-the-shelf (COTS) embedded devices, such as embedded medical equipment, does not allow computationally expensive protection solutions to be deployed on these devices, rendering them vulnerable. A Self-Organising Map (SOM) based and Fuzzy C-means based approaches are proposed in this paper for detecting abnormal program behaviour to boost embedded system security. The presented technique extracts features derived from processor's Program Counter (PC) and Cycles per Instruction (CPI), and then utilises the features to identify abnormal behaviour using the SOM. Results achieved in our experiment show that the proposed SOM based and Fuzzy C-means based methods can identify unknown program behaviours not included in the training set with 90.9% and 98.7% accuracy. (C) 2015 Elsevier B.V. All rights reserved.
C1 [Zhai, Xiaojun] Univ Leicester, Leicester LE1 7RH, Leics, England.
   [Appiah, Kofi] Nottingham Trent Univ, Nottingham, England.
   [Ehsan, Shoaib] Univ Essex, Colchester CO4 3SQ, Essex, England.
   [Hu, Huosheng; Gu, Dongbing; McDonald-Maier, Klaus] Univ Essex, Sch Comp Sci & Elect Engn, Colchester CO4 3SQ, Essex, England.
   [Howells, Gareth] Univ Kent, Elect Engn, Canterbury CT2 7NZ, Kent, England.
C3 University of Leicester; Nottingham Trent University; University of
   Essex; University of Essex; University of Kent
RP Ehsan, S (corresponding author), Univ Essex, Colchester CO4 3SQ, Essex, England.
EM xzhai@leicester.ac.uk; kofi.appiah@ntu.ac.uk; sehsan@essex.ac.uk;
   w.g.j.howells@kent.ac.uk; hhu@essex.ac.uk; dgu@essex.ac.uk;
   kdm@essex.ac.uk
RI Zhai, Xiaojun/U-2138-2019; Hu, Huosheng/G-1758-2010
OI Zhai, Xiaojun/0000-0002-1030-8311; McDonald-Maier,
   Klaus/0000-0002-6412-8519; Hu, Huosheng/0000-0001-5797-1412; Gu,
   Dongbing/0000-0002-0986-2921
FU EU ERDF INTERREG IVA 2 Mers Seas Zeeen Cross-border Cooperation
   Programme - SYSIASS project: Autonomous and Intelligent Healthcare
   System; UK EPSRC [EP/K004638/1]; EPSRC [EP/K004638/1] Funding Source:
   UKRI
FX The authors gratefully acknowledge the support of the EU ERDF INTERREG
   IVA 2 Mers Seas Zeeen Cross-border Cooperation Programme - SYSIASS
   project: Autonomous and Intelligent Healthcare System (project's website
   http://www.sysiass.eu/). This work was also supported by the UK EPSRC
   through grant EP/K004638/1 (RoBoSAS project).
CR Annavaram M, 2004, INT SYMP MICROARCH, P93
   [Anonymous], 2009, P US SEC
   Appiah K, 2012, IEEE T CIRC SYST VID, V22, P1150, DOI 10.1109/TCSVT.2012.2197077
   Arora D, 2005, DES AUT TEST EUROPE, P178, DOI 10.1109/DATE.2005.266
   Bezdek James C., 1981, PATTERN RECOGN
   Clark Shane S., 2013, P USENIX WORKSH HLTH
   Collberg C, 2004, ACM SIGPLAN NOTICES, V39, P107, DOI 10.1145/996893.996856
   Collberg C., 1999, P 26 ACM SIGPLAN SIG
   Deng MN, 2011, REQUIR ENG, V16, P3, DOI 10.1007/s00766-010-0115-7
   Dongara P, 2003, INT SYM PERFORM ANAL, P58, DOI 10.1109/ISPASS.2003.1190233
   Garcia-Romero D, 2010, INT CONF ACOUST SPEE, P1806, DOI 10.1109/ICASSP.2010.5495407
   Guthaus MR, 2001, WWC-4: IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, P3, DOI 10.1109/WWC.2001.990739
   Handschuh H, 2010, INFORM SEC CRYPT TEX, P39, DOI 10.1007/978-3-642-14452-3_2
   Hanilçi C, 2012, IEEE T INF FOREN SEC, V7, P625, DOI 10.1109/TIFS.2011.2178403
   Hopkins ABT, 2006, IEE P-COMPUT DIG T, V153, P197, DOI 10.1049/ip-cdt:20050194
   Hopkins ABT, 2006, IEEE T COMPUT, V55, P174, DOI 10.1109/TC.2006.22
   KEIL, KEIL MUVISION IDE DA
   Kohonen Teuvo, 1998, The handbook of brain theory and neural networks, P537
   Kovalchuk Y., 2011, INT J U E SERVICE SC, V4, P49
   Li M, 2012, IEEE INT WORKSH MULT, P1, DOI 10.1109/MMSP.2012.6343406
   Maier K.D., 2003, CIRC SYST 2003 ISCAS, V5, pV
   Panagakis Y, 2012, IEEE INT WORKS INFOR, P73, DOI 10.1109/WIFS.2012.6412628
   Patel K., 2007, 2007 5th IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P57
   Rahmatian M, 2012, IEEE EMBED SYST LETT, V4, P94, DOI 10.1109/LES.2012.2218630
   STMicroelectronics, STM32F2071G DAT SHEE
   Suh GE, 2007, DES AUT CON, P9, DOI 10.1109/DAC.2007.375043
   Swaminathan A, 2005, LECT NOTES COMPUT SC, V3727, P357
   Wang X., 2009, P 16 ACM C COMP COMM
   Xiaojun Zhai, 2014, Architecture of Computing Systems - ARCS 2014. 27th International Conference. Proceedings: LNCS 8350, P221, DOI 10.1007/978-3-319-04891-8_19
   Yang R., 2008, P 10 ACM WORKSH MULT
NR 30
TC 2
Z9 2
U1 0
U2 5
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2015
VL 61
IS 10
SI SI
BP 567
EP 575
DI 10.1016/j.sysarc.2015.07.007
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DA0NA
UT WOS:000367492700006
OA Green Accepted
DA 2024-07-18
ER

PT J
AU Fernandes, LC
   Souza, JR
   Pessin, G
   Shinzato, PY
   Sales, D
   Mendes, C
   Prado, M
   Klaser, R
   Magalhaes, AC
   Hata, A
   Pigatto, D
   Branco, KC
   Grassi, V
   Osorio, FS
   Wolf, DF
AF Fernandes, Leandro C.
   Souza, Jefferson R.
   Pessin, Gustavo
   Shinzato, Patrick Y.
   Sales, Daniel
   Mendes, Caio
   Prado, Marcos
   Klaser, Rafael
   Magalhaes, Andre Chaves
   Hata, Alberto
   Pigatto, Daniel
   Branco, Kalinka Castelo
   Grassi, Valdir, Jr.
   Osorio, Fernando S.
   Wolf, Denis F.
TI CaRINA Intelligent Robotic Car: Architectural design and applications
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Autonomous vehicle architecture; Embedded system design; Robotic vehicle
   navigation; Computer vision; Machine learning; Intelligent systems
ID NAVIGATION; VISION; VEHICLES
AB This paper presents the development of two outdoor intelligent vehicles platforms named CaRINA I and CaRINA II, their system architecture, simulation tools, and control modules. It also describes the development of the intelligent control system modules allowing the mobile robots and vehicles to navigate autonomously in controlled urban environments. Research work has been carried out on tele-operation, driver assistance systems, and autonomous navigation using the vehicles as platforms to experiments and validation. Our robotic platforms include mechanical adaptations and the development of an embedded software architecture. This paper addresses the design, sensing, decision making, and acting infrastructure and several experimental tests that have been carried out to evaluate both platforms and proposed algorithms. The main contributions of this work is the proposed architecture, that is modular and flexible, allowing it to be instantiated into different robotic platforms and applications. The communication and security aspects are also investigated. (C) 2014 Elsevier B.V. All rights reserved.
C1 [Fernandes, Leandro C.; Souza, Jefferson R.; Pessin, Gustavo; Shinzato, Patrick Y.; Sales, Daniel; Mendes, Caio; Prado, Marcos; Klaser, Rafael; Magalhaes, Andre Chaves; Hata, Alberto; Pigatto, Daniel; Branco, Kalinka Castelo; Grassi, Valdir, Jr.; Osorio, Fernando S.; Wolf, Denis F.] Univ Sao Paulo, Mobile Robot Lab, BR-13560970 Sao Carlos, SP, Brazil.
C3 Universidade de Sao Paulo
RP Wolf, DF (corresponding author), Univ Sao Paulo, Mobile Robot Lab, Av Trabalhador Sao Carlense 400,POB 668, BR-13560970 Sao Carlos, SP, Brazil.
EM lnd@icmc.usp.br; jrsouza@icmc.usp.br; pessin@icmc.usp.br;
   shinzato@icmc.usp.br; dsales@icmc.usp.br; mgprado@icmc.usp.br;
   rlklaser@icmc.usp.br; acmagalhaes@sc.usp.br; hata@icmc.usp.br;
   pigatto@icmc.usp.br; kalinka@icmc.usp.br; vgrassi@sc.usp.br;
   fosorio@icmc.usp.br; denis@icmc.usp.br
RI Grassi Jr, Valdir/I-7595-2014; Osório, Fernando Santos/E-4435-2011;
   Wolf, Denis F/E-4538-2011; Pessin, Gustavo/A-8524-2013; Fernandes,
   Leandro Carlos/JEP-5855-2023; Pigatto, Daniel Fernando/B-6622-2013;
   Branco, Kalinka/E-9830-2011
OI Grassi Jr, Valdir/0000-0001-6753-139X; Osório, Fernando
   Santos/0000-0002-6620-2794; Pessin, Gustavo/0000-0002-7411-9229;
   Fernandes, Leandro Carlos/0000-0002-6537-4252; Pigatto, Daniel
   Fernando/0000-0001-8528-7407; Hata, Alberto/0000-0002-6968-7387; Branco,
   Kalinka/0000-0001-6816-208X; Souza, Jefferson/0000-0001-6422-4722
FU CAPES; CNPq; FAPESP to the INCT-SEC (National Institute of Science and
   Technology - Critical Embedded Systems - Brazil) processes
   [573963/2008-9, 08/57870-9]; Fundacao de Amparo a Pesquisa do Estado de
   Sao Paulo (FAPESP) [08/57870-9] Funding Source: FAPESP
FX The authors would like to acknowledge the support granted by CAPES, CNPq
   and FAPESP to the INCT-SEC (National Institute of Science and Technology
   - Critical Embedded Systems - Brazil) processes 573963/2008-9 and
   08/57870-9.
CR ADAMS M, 2011, NOW PUBLICATIONS FDN, V1, P135
   ALVES RS, 2008, 26 S BRAS TEL SBRT 0, P1
   ANDRADE KO, 2012, CONEM 2012 C NAC ENG, V1, P1
   [Anonymous], 2008, LEARNING OPENCV COMP
   [Anonymous], 2008, P IEEE INT C ROB AUT
   Bertozzi M, 2000, ROBOT AUTON SYST, V32, P1, DOI 10.1016/S0921-8890(99)00125-6
   Bonin-Font F, 2008, J INTELL ROBOT SYST, V53, P263, DOI 10.1007/s10846-008-9235-4
   BORENSTEIN J, 1991, IEEE T ROBOTIC AUTOM, V7, P278, DOI 10.1109/70.88137
   Broggi A, 1999, IEEE INTELL SYST APP, V14, P55, DOI 10.1109/5254.747906
   Buehler M, 2009, SPRINGER TRAC ADV RO, V56, P1, DOI 10.1007/978-3-642-03991-1
   Buehler M., 2007, The 2005 DARPA Grand Challenge: the Great Robot Race, V1st
   BUENO SS, 2009, S BRAS AUT INT
   DeSouza GN, 2002, IEEE T PATTERN ANAL, V24, P237, DOI 10.1109/34.982903
   Dickmanns ED, 1998, ARTIF INTELL, V103, P49, DOI 10.1016/S0004-3702(98)00071-X
   Ferguson D, 2008, J FIELD ROBOT, V25, P939, DOI 10.1002/rob.20265
   FISCHER F, 2005, VIRT CONC P RES INT, V1
   FISCHER X, 2005, VIRT CONC P RES INT, V1
   Fox D, 1997, IEEE ROBOT AUTOM MAG, V4, P23, DOI 10.1109/100.580977
   Gregor R, 2000, PROCEEDINGS OF THE IEEE INTELLIGENT VEHICLES SYMPOSIUM 2000, P52, DOI 10.1109/IVS.2000.898317
   Hartenstein H, 2008, IEEE COMMUN MAG, V46, P164, DOI 10.1109/MCOM.2008.4539481
   Haykin S., 2010, Neural Networks and Learning Machines
   Haykin S., 1998, NEURAL NETWORKS COMP
   Heinen MR, 2006, IEEE IJCNN, P4704
   Hirschmüller H, 2005, PROC CVPR IEEE, P807, DOI 10.1109/cvpr.2005.56
   Knepper RA, 2006, 2006 IEEE/RSJ INTERNATIONAL CONFERENCE ON INTELLIGENT ROBOTS AND SYSTEMS, VOLS 1-12, P3375, DOI 10.1109/IROS.2006.282515
   Likhachev M., 2005, P ICAPS, V5, P262
   Likhachev M, 2009, INT J ROBOT RES, V28, P933, DOI 10.1177/0278364909340445
   LIMA DA, 2010, C BRAS AUT, P224
   LIMA DA, 2011, S BRAS AUT INT, P1167
   Luettel T, 2012, P IEEE, V100, P1831, DOI 10.1109/JPROC.2012.2189803
   MAGALHAES AC, 2013, P 8 IFAC S INT AUT V, V8, P42
   MEDEIROS AAD, J BRAZ COMPUT SOC, V4
   MG L, 2010, C BRAS AUT
   Mueller A, 2011, IEEE INT C INTELL TR, P2001, DOI 10.1109/ITSC.2011.6083104
   Murarka A, 2009, 2009 IEEE-RSJ INTERNATIONAL CONFERENCE ON INTELLIGENT ROBOTS AND SYSTEMS, P1646, DOI 10.1109/IROS.2009.5354253
   Neto A.A., 2013, icar, P1
   OLIVEIRA LBR, 2013, ACM SAC 2013 P, V1, P223
   OSORIO F, 2006, P VIRT CONC C ESTIA, V1, P1
   OSORIO F, 2010, P IDMME VIRT CONC RE, V3, P1
   Osorio F.S., 2005, VIRTUAL CONCEPT P TU, V1, P1
   PIGATTO D, 2012, J APPL COMPUT RES JA, V1, P1
   PIGATTO D, 2011, 2 ESC REG ALT DES SA, P1
   Pivtoraiko M, 2005, INT C INT ROB SYST
   Pivtoraiko M, 2009, J FIELD ROBOT, V26, P308, DOI 10.1002/rob.20285
   RONCANCIO H, 2012, IEEE WORKSH ENG APPL, P1
   SABBAGH VB, 2010, C BRAS AUT, P928
   Sales D., 2011, P 1 BRAZ C CRIT EMB
   Sales Daniel Oliva, 2012, 2012 Second Brazilian Conference on Critical Embedded Systems (CBSEC 2012), P48, DOI 10.1109/CBSEC.2012.14
   Sales D.O., 2012, 2 VICOMOR IEEE RSJ I
   SALES DO, 2012, C P EANN 2012 CCIS L, V311
   SCHOABA V, 2010, P ICHIT 2010 INT C C, P1
   Sermanet P, 2008, 2008 IEEE/RSJ INTERNATIONAL CONFERENCE ON ROBOTS AND INTELLIGENT SYSTEMS, VOLS 1-3, CONFERENCE PROCEEDINGS, P2525, DOI 10.1109/IROS.2008.4651203
   Shinzato P, 2011, J INTELL ROBOT SYST, V62, P527, DOI 10.1007/s10846-010-9463-2
   SHOABA V, 2011, IJFGCN INT J FUT GEN, V4, P23
   Souza J. R., 2012, P 27 ANN ACM S APPL, P280
   Souza JR, 2011, APPL COMPUT REV, V11, P49, DOI 10.1145/2107756.2107761
   SOUZA JR, 2012, NEUROCOMPUT IN PRESS, P1
   Stallings W., 2004, Wireless Communications and Networks, Vsecond
   Talukder A, 2002, IV'2002: IEEE INTELLIGENT VEHICLE SYMPOSIUM, PROCEEDINGS, P610
   THORPE C, 1988, IEEE T PATTERN ANAL, V10, P362, DOI 10.1109/34.3900
   VEERMAS LLG, 2010, C BRAS AUT
   VERONESE L, 2011, S SIST COMP, P12
   *WHO, ROAD TRAFF DEATHS
   *WILL GAR, 2013, ROS ROB OP SYST
NR 64
TC 54
Z9 57
U1 2
U2 43
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD APR
PY 2014
VL 60
IS 4
BP 372
EP 392
DI 10.1016/j.sysarc.2013.12.003
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AG7QE
UT WOS:000335612100005
DA 2024-07-18
ER

PT J
AU Ding, JH
   Chang, YT
   Guo, ZD
   Li, KC
   Chung, YC
AF Ding, Jiun-Hung
   Chang, Ya-Ting
   Guo, Zhou-dong
   Li, Kuan-Ching
   Chung, Yeh-Ching
TI An efficient and comprehensive scheduler on Asymmetric Multicore
   Architecture systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Asymmetric architecture; NUMA architecture; Single-ISA heterogeneous
   multicore processors; Scheduling
AB Several studies have shown that Asymmetric Multicore Processors (AMPs) systems, which are composed of processors with different hardware characteristics, present better performance and power when compared to homogeneous systems. With Moore's law behavior still lasting, core-count growth creates typical non-uniform memory accesses (NUMA). Existing schedulers assume that the underlying architecture is homogeneous, and as consequence, they may not be well suited for AMP and NUMA systems, since they, respectively, do not properly explore hardware elements asymmetry, while improving memory utilization by avoid multi-processes data starvation. In this paper we propose a new scheduler, namely NUMA-aware Scheduler, to accommodate the next generation of AMP architectures in terms of architecture asymmetry and processes starvation. Experimental results show that the average speedup is 1.36 times faster than default Linux scheduler through evaluation using PARSEC benchmarks, demonstrating that the proposed technique is promising when compared to other prior studies. (C) 2013 Elsevier B.V. All rights reserved.
C1 [Ding, Jiun-Hung; Chang, Ya-Ting; Guo, Zhou-dong; Chung, Yeh-Ching] Natl Tsing Hua Univ, Dept Comp Sci, Hsinchu 30013, Taiwan.
   [Li, Kuan-Ching] Providence Univ, Dept Comp Sci & Informat Engn, Taichung, Taiwan.
C3 National Tsing Hua University; Providence University - Taiwan
RP Chung, YC (corresponding author), Natl Tsing Hua Univ, Dept Comp Sci, 101,Sect 2,Kuang Fu Rd, Hsinchu 30013, Taiwan.
EM ychung@cs.nthu.edu.tw
RI Li, Kuan-Ching/F-4966-2010; Li, K/S-4073-2019
OI Li, Kuan-Ching/0000-0003-1381-4364; Li, K/0000-0003-1381-4364
CR [Anonymous], 2004, P 31 ANN INT S COMP
   Blagodurov Sergey, 2010, P 19 INT C PAR ARCH
   Brown Jeffery A., 2011, IEEE 17 INT S HIGH P
   Fedorova A., 2009, COMMUNICATIONS ACM, V52
   Gupta Vishal, 2010, P 2010 INT C POW AW
   Kumar Rakesh, 2003, P 36 INT S MICR SAN
   Li T., 2007, P 2007 ACM IEEE C SU
   Madruga Felipe L., 2010, 18 EUR C PAR DISTR N
   Majo Z, 2011, ACM SIGPLAN NOTICES, V46, P11, DOI 10.1145/2076022.1993481
   Pusukuri KK, 2011, PROCEEDINGS OF THE 2011 8TH ACM INTERNATIONAL CONFERENCE ON COMPUTING FRONTIERS (CF 2011), DOI 10.1145/2016604.2016647
   Pusukuri Kishore Kumar, 2012, J ACM T ARCHITECTURE, V8
   SAEZ JC, 2010, P 5 ACM EUR C COMP S
   Sawalha L., 2011, P 14 EUR DIG SYST DE
   Shelepov Daniel, 2009, Operating Systems Review, V43, P66, DOI 10.1145/1531793.1531804
   Yang R., 2009, P 2009 11 IEEE INT C
NR 15
TC 5
Z9 5
U1 0
U2 2
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAR
PY 2014
VL 60
IS 3
SI SI
BP 305
EP 314
DI 10.1016/j.sysarc.2013.05.006
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AE3DI
UT WOS:000333856800007
DA 2024-07-18
ER

PT J
AU Behere, S
   Törngren, M
   Chen, DJ
AF Behere, Sagar
   Torngren, Martin
   Chen, De-Jiu
TI A reference architecture for cooperative driving
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Reference architecture; Cooperative driving; Autonomous systems;
   Automotive embedded application; Intelligent transportation systems
ID VEHICLE
AB Cooperative driving systems enable vehicles to adapt their motion to the surrounding traffic situation by utilizing information communicated by other vehicles and infrastructure in the vicinity. How should these systems be designed and integrated into the modern automobile? What are the needed functions, key architectural elements and their relationships? We created a reference architecture that systematically answers these questions and validated it in real world usage scenarios. Key findings concern required services and enabling them via the architecture. We present the reference architecture and discuss how it can influence the design and implementation of such features in automotive systems. (C) 2013 Elsevier B.V. All rights reserved.
C1 [Behere, Sagar; Torngren, Martin; Chen, De-Jiu] KTH, S-10044 Stockholm, Sweden.
C3 Royal Institute of Technology
RP Behere, S (corresponding author), KTH, Brinellvagen 85, S-10044 Stockholm, Sweden.
EM behere@kth.se; martin@md.kth.se; chen@md.kth.se
RI Chen, DeJiu/AAO-6363-2021; Törngren, Martin/ADN-5708-2022
OI Chen, DeJiu/0000-0001-7048-0108; Törngren, Martin/0000-0002-4300-885X
CR Albus J., P 1996 TRIENN WORLD
   Albus J.S., P 20 INT S IND ROB
   Albus J. S., 1993, An Introduction to Intelligent and Autonomous Control, P27
   ALBUS JS, 1991, IEEE T SYST MAN CYB, V21, P473, DOI 10.1109/21.97471
   [Anonymous], 2004, The rational unified process: an introduction
   Furst S., 2009, P 14 INT VDI C EL SY, P1
   Barbera A.J., 1984, RCS NBS REAL TIME CO
   Behere S., 2011, TECHNICAL REPORT
   Bergenhem C., 17 WORLD C INT TRANS, P1
   Bishop R, 2000, PROCEEDINGS OF THE IEEE INTELLIGENT VEHICLES SYMPOSIUM 2000, P25, DOI 10.1109/IVS.2000.898313
   Booch G., 2007, OBJECT ORIENTED ANAL, V33
   Broy M., 2006, 28th International Conference on Software Engineering Proceedings, P33, DOI 10.1145/1134285.1134292
   Broy M, 2007, P IEEE, V95, P356, DOI 10.1109/JPROC.2006.888386
   Calefato C, 2009, C HUM SYST INTERACT, P585
   EKLUND U, 2005, SIGSOFT SOFTW ENG NO, V30, P1
   Fennel  H., 2006, CONVERGENCE
   Gehring O., 1998, P C INT TRANSP SYST, P117
   Girard AR, 2001, IEEE DECIS CONTR P, P1485, DOI 10.1109/CDC.2001.981104
   HAYESROTH B, 1985, ARTIF INTELL, V26, P251, DOI 10.1016/0004-3702(85)90063-3
   HEDRICK JK, 1994, IEEE CONTR SYST MAG, V14, P21, DOI 10.1109/37.334412
   Horowitz R, 2000, P IEEE, V88, P913, DOI 10.1109/5.871301
   IOANNOU PA, 1993, IEEE T VEH TECHNOL, V42, P657, DOI 10.1109/25.260745
   Jiang D, 2008, IEEE VTS VEH TECHNOL, P2036, DOI 10.1109/VETECS.2008.458
   Johansson KH, 2005, CONTROL ENGN SER BIR, P741
   Karagiannis G, 2011, IEEE COMMUN SURV TUT, V13, P584, DOI 10.1109/SURV.2011.061411.00019
   Kato S, 2002, IEEE T INTELL TRANSP, V3, P155, DOI 10.1109/TITS.2002.802929
   Khodayari Alireza, 2010, 2010 2nd International Conference on Mechanical and Electrical Technology (ICMET), P421, DOI 10.1109/ICMET.2010.5598396
   KRUCHTEN PB, 1995, IEEE SOFTWARE, V12, P42, DOI 10.1109/52.469759
   Li L, 2005, IEEE INTELL SYST, V20, P10, DOI 10.1109/MIS.2005.73
   Mårtensson J, 2012, IEEE T INTELL TRANSP, V13, P1033, DOI 10.1109/TITS.2012.2204876
   Nagel Robert, 2007, Proceedings of the 2007 IEEE Intelligent Vehicles Symposium, P716
   Naus G, 2010, P AMER CONTR CONF, P6145
   Papp Z., 2008, 2008 IEEE Intelligent Vehicles Symposium (IV), P1050, DOI 10.1109/IVS.2008.4621272
   Pretschner A, 2007, FOSE 2007: FUTURE OF SOFTWARE ENGINEERING, P55, DOI 10.1109/FOSE.2007.22
   Rajamani R., 1999, Proceedings of the 1999 American Control Conference (Cat. No. 99CH36251), P1491, DOI 10.1109/ACC.1999.783618
   Schulte-Coerne V, 2009, EUR CON SFTWR MTNCE, P315, DOI 10.1109/CSMR.2009.27
   Sichitiu ML, 2008, IEEE COMMUN SURV TUT, V10, P88, DOI 10.1109/COMST.2008.4564481
   Soni D., 1995, SOFTWARE ENG, P196
   The MathWorks Inc, 2009, SIM SOFTW
   Toulminet G, 2008, PROCEEDINGS OF THE 11TH INTERNATIONAL IEEE CONFERENCE ON INTELLIGENT TRANSPORTATION SYSTEMS, P809, DOI 10.1109/ITSC.2008.4732652
   Tsugawa S, 2002, IV'2002: IEEE INTELLIGENT VEHICLE SYMPOSIUM, PROCEEDINGS, P564
   Tsugawa S, 2001, 2001 IEEE INTELLIGENT TRANSPORTATION SYSTEMS - PROCEEDINGS, P918, DOI 10.1109/ITSC.2001.948783
   Tsugawa S, 2000, 2000 IEEE INTELLIGENT TRANSPORTATION SYSTEMS PROCEEDINGS, P422, DOI 10.1109/ITSC.2000.881102
   van Arem B, 2006, IEEE T INTELL TRANSP, V7, P429, DOI 10.1109/TITS.2006.884615
   VARAIYA P, 1993, IEEE T AUTOMAT CONTR, V38, P195, DOI 10.1109/9.250509
   Vivo G., 2007, 2007 IEEE Intelligent Transportation Systems Conference, P624, DOI 10.1109/ITSC.2007.4357715
   Willke TL, 2009, IEEE COMMUN SURV TUT, V11, P3, DOI 10.1109/SURV.2009.090202
   Zwaneveld P.J., 1997, TRAFFIC EFFECTS AUTO
NR 48
TC 31
Z9 33
U1 0
U2 17
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2013
VL 59
IS 10
BP 1095
EP 1112
DI 10.1016/j.sysarc.2013.05.014
PN C
PG 18
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 295BA
UT WOS:000330090400007
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Bernardeschi, C
   Cassano, L
   Cimino, MGCA
   Domenici, A
AF Bernardeschi, Cinzia
   Cassano, Luca
   Cimino, Mario G. C. A.
   Domenici, Andrea
TI GABES: A genetic algorithm based environment for SEU testing in
   SRAM-FPGAs
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Genetic algorithm; Test pattern generation; SEUs; SRAM-FPGAs
ID TEST-GENERATION; FRAMEWORK; DESIGN
AB Testing of FPGAs is gaining more and more interest because of the application of FPGA devices in many safety-critical systems. We propose GABES, a tool for the generation of test patterns for application-dependent testing of SEUs in SRAM-FPGAs, based on a genetic algorithm. Test patterns are generated and selected by the algorithm according to their fault coverage: Faults are injected in a simulated model of the circuit, the model is executed for each test pattern and the respective fault coverage is computed. We focus on SEUs in configuration bits affecting logic resources of the FPGA. This makes our fault model much more accurate than the classical stuck-at model. Results from the application of the tool to some circuits from the ITC'99 benchmarks are reported. These results suggest that this approach may be effective in the inspection of safety-critical components of control systems implemented on FPGAs. (C) 2013 Published by Elsevier B.V.
C1 [Bernardeschi, Cinzia; Cassano, Luca; Cimino, Mario G. C. A.; Domenici, Andrea] Univ Pisa, Dept Informat Engn, I-56100 Pisa, Italy.
C3 University of Pisa
RP Domenici, A (corresponding author), Univ Pisa, Dept Informat Engn, I-56100 Pisa, Italy.
EM c.bernardeschi@ing.unipi.it; luca.cassa-no@ing.unipi.it;
   m.cimino@ing.unipi.it; a.domeni-ci@ing.unipi.it
RI Bernardeschi, Cinzia/AAG-8272-2019; Cimino, Mario G. C. A./K-3669-2012;
   CASSANO, LUCA/KHW-0015-2024; Domenici, Andrea/K-9039-2017
OI Bernardeschi, Cinzia/0000-0003-1604-4465; Cimino, Mario G. C.
   A./0000-0002-1031-1959; CASSANO, LUCA/0000-0003-3824-7714; Domenici,
   Andrea/0000-0003-0685-2864
CR ABRAMOVICI M, 1986, IEEE DES TEST COMPUT, V3, P43, DOI 10.1109/MDT.1986.294975
   Abramovici M., 1990, DIGITAL SYSTEMS TEST
   Al-Yamani AA, 2005, IEEE T COMPUT AID D, V24, P264, DOI 10.1109/TCAD.2004.840550
   [Anonymous], 2008, AC319
   [Anonymous], 2002, IAEA SAF STAND SER
   [Anonymous], 50129 CENELEC EN
   [Anonymous], 2010, ISE DESIGN SUITE SOF
   [Anonymous], 2000, 616902 IEC
   ASADI Ghazanfar., 2004, Proceedings of the Military and Aerospace Applications of Programmable Logic Devices (MAPLD 2004), P2991
   Baumann RC, 2005, IEEE T DEVICE MAT RE, V5, P305, DOI 10.1109/TDMR.2005.853449
   Bernardeschi C., 2011, 2011 International Conference on Field Programmable Logic and Applications, P385, DOI 10.1109/FPL.2011.75
   Bernardeschi C., 2012, 18 IEEE INT ON LIN T, P29
   Bernardeschi C., 2011, P 3 INT C ADV SYST T
   Bernardeschi C., 2011, P 14 IEEE S DES DIAG
   Borecky J, 2009, PROCEEDINGS OF THE 2009 12TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN, ARCHITECTURES, METHODS AND TOOLS, P348, DOI 10.1109/DSD.2009.210
   Ceschia M, 2002, 2002 IEEE RADIATION EFFECTS DATA WORKSHOP, WORKSHOP RECORD, P45, DOI 10.1109/REDW.2002.1045531
   Corno F, 2000, IEEE DES TEST COMPUT, V17, P44, DOI 10.1109/54.867894
   Corno F, 2004, J ELECTRON TEST, V20, P269, DOI 10.1023/B:JETT.0000029460.80721.4d
   Corno F, 2004, IEEE DES TEST COMPUT, V21, P102, DOI 10.1109/MDT.2004.1277902
   Corno F, 2003, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, P1006
   Corno F, 1996, IEEE T COMPUT AID D, V15, P991, DOI 10.1109/43.511578
   Deavours DD, 2002, IEEE T SOFTWARE ENG, V28, P956, DOI 10.1109/TSE.2002.1041052
   Ferrandi F, 2003, GE AL EV CO, V10, P105
   Fin A, 2003, EIGHTH IEEE INTERNATIONAL HIGH-LEVEL DESIGN VALIDATION AND TEST WORKSHOP, PROCEEDINGS, P163, DOI 10.1109/HLDVT.2003.1252491
   FUJIWARA H, 1983, IEEE T COMPUT, V32, P1137, DOI 10.1109/TC.1983.1676174
   Garbolino T, 2010, APPL INTELL, V32, P193, DOI 10.1007/s10489-010-0214-7
   Gen M., 1997, Genetic Algorithms and Engineering Design
   Goel P., 1978, IBM Technical Disclosure Bulletin, V21, P2787
   GOEL P, 1981, IEEE T COMPUT, V30, P215, DOI 10.1109/TC.1981.1675757
   Graham P., 2003, P 5 ANN INT C MIL AE
   Gutierrez D.G., 2000, TECEDMDGGSST2 ESAEST
   Henaut J, 2009, 2009 FOURTH INTERNATIONAL CONFERENCE ON SYSTEMS (ICONS), P173, DOI 10.1109/ICONS.2009.28
   Holland J.H., 1992, Adaptation in Natural and Artificial Systems, DOI DOI 10.7551/MITPRESS/1090.001.0001
   Huang WK, 1997, REC IEEE INT WKSHP M, P79, DOI 10.1109/MTDT.1997.619399
   I.O. for Standardization (ISO), 2009, 262625 ISO
   Ioannides C, 2012, ACM T DES AUTOMAT EL, V17, DOI 10.1145/2071356.2071363
   Kastensmidt F.L., 2006, FAULT TOLERANCE TECH
   Kumar R., 2012, International Journal of Machine Learning and Computing, V2, P365, DOI [10.7763/ijmlc.2012.V2.146, DOI 10.7763/IJMLC.2012.V2.146]
   Kuon I., 2008, FPGA ARCHITECTURE SU
   Michalewicz Z., 1994, GENETIC ALGORITHMS P
   Nalini S., 2013, INT J ADV INFORM SCI, V12
   O'Dare M. J., 1995, First International Conference on `Genetic Algorithms in Engineering Systems: Innovations and Applications' GALESIA (Conf. Publ. No.414), P517
   Papa G, 2007, J ELECTR ENG-SLOVAK, V58, P121
   Pedrycz W, 1997, IEEE T SYST MAN CY B, V27, P787, DOI 10.1109/3477.623232
   Pinel F, 2012, LECT NOTES COMPUT SC, V7053, P204, DOI 10.1007/978-3-642-25261-7_16
   Rau JC, 2005, IEEE INT SYMP CIRC S, P2979, DOI 10.1109/ISCAS.2005.1465253
   Rebaudengo M, 2002, INT SYM DEFEC FAU TO, P372, DOI 10.1109/DFTVS.2002.1173534
   Renovell M., 1999, Proceedings Eighth Asian Test Symposium (ATS'99), P363, DOI 10.1109/ATS.1999.810776
   Renovell M, 2000, IEEE EUROPEAN TEST WORKSHOP, PROCEEDINGS, P75, DOI 10.1109/ETW.2000.873782
   Rockett L, 2007, AEROSP CONF PROC, P2423
   ROTH JP, 1966, IBM J RES DEV, V10, P278, DOI 10.1147/rd.104.0278
   Rozkovec M, 2010, 13TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN: ARCHITECTURES, METHODS AND TOOLS, P525, DOI 10.1109/DSD.2010.65
   Rudnick E. M., 1994, Proceedings. The European Design and Test Conference. EDAC, The European Conference on Design Automation. ETC European Test Conference. EUROASIC, The European Event in ASIC Design (Cat. No.94TH0634-6), P40, DOI 10.1109/EDTC.1994.326901
   Rudnick EM, 1997, IEEE T COMPUT AID D, V16, P1034, DOI 10.1109/43.658571
   Saab D. G., 1992, 1992 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (Cat. No.92CH03183-1), P216, DOI 10.1109/ICCAD.1992.279372
   Samarah A, 2006, INT HIGH LEVEL DESIG, P19
   Sanders W.H., 2002, LECT FORMAL METHODS, V2090, P315, DOI DOI 10.1007/3-540-44667-2_9
   Sangeeta M., 2010, INT J COMPUTER APPL, V6, P1
   Skobtsov Y., 2010, P E W DES TEST S EWD, P286
   Straka M., 2011, Proceedings of the 2011 14th Euromicro Conference on Digital System Design. Architectures, Methods and Tools. (DSD 2011), P223, DOI 10.1109/DSD.2011.32
   Stroud C, 1998, INT TEST CONF P, P404, DOI 10.1109/TEST.1998.743180
   Tahoori M, 2006, IEEE T VLSI SYST, V14, P1024, DOI 10.1109/TVLSI.2006.884053
   WAGNER KD, 1987, IEEE T COMPUT, V36, P332, DOI 10.1109/TC.1987.1676905
   Winkler V., 2004, Conference Proceedings. 1st European Radar Conference (IEEE Cat. No.04EX966), P245
   Wolpert D. H., 1997, IEEE Transactions on Evolutionary Computation, V1, P67, DOI 10.1109/4235.585893
NR 65
TC 11
Z9 11
U1 0
U2 5
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2013
VL 59
IS 10
BP 1243
EP 1254
DI 10.1016/j.sysarc.2013.10.006
PN D
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 296QZ
UT WOS:000330201800011
DA 2024-07-18
ER

PT J
AU Harbour, MG
   Gutiérrez, JJ
   Drake, JM
   Martínez, PL
   Palencia, JC
AF Gonzalez Harbour, Michael
   Javier Gutierrez, J.
   Drake, Jose M.
   Lopez Martinez, Patricia
   Carlos Palencia, J.
TI Modeling distributed real-time systems with MAST 2
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Real-time; Distributed systems; Modeling; Network switches; Clock
   synchronization
AB Switched networks have an increasingly important role in real-time communications. The IEEE Ethernet standards have defined prioritized traffic (802.1p) and other QoS mechanisms (802.1q). The Avionics Full-Duplex Switched Ethernet (AFDX) standard defines a hard real-time network based on switched Ethernet. Clock synchronization is also an important service in some real-time distributed systems because it allows a global notion of time for event timing and timing requirements. In the process of defining the new MAST 2 model, clock synchronization modeling capabilities have been added, and the network elements have been enhanced to include switches and routers. This paper introduces the schedulability model that will enable an automatic schedulability analysis of a distributed application using switched networks and clock synchronization mechanisms. (C) 2012 Elsevier B.V. All rights reserved.
C1 [Gonzalez Harbour, Michael; Javier Gutierrez, J.; Drake, Jose M.; Lopez Martinez, Patricia; Carlos Palencia, J.] Univ Cantabria, Comp & Real Time Grp, E-39005 Santander, Spain.
C3 Universidad de Cantabria
RP Harbour, MG (corresponding author), Univ Cantabria, Comp & Real Time Grp, E-39005 Santander, Spain.
EM mgh@unican.es; gutierjj@unican.es; drakej@unican.es; lopezpa@unican.es;
   palencij@unican.es
RI Palencia, Jose Carlos/L-8047-2014; Gutierrez, J. Javier/K-6163-2014;
   Gonzalez Harbour, Michael/L-4785-2014
OI Palencia, Jose Carlos/0000-0002-9342-638X; Gutierrez, J.
   Javier/0000-0002-0706-5494; Lopez Martinez,
   Patricia/0000-0002-9562-6342; Gonzalez Harbour,
   Michael/0000-0003-1198-9275
FU Spanish Ministry of Science and Technology [TIN2008-06766-C03-03];
   European Commission [FP7/NoE/214373]
FX This work has been funded in part by the Spanish Ministry of Science and
   Technology under Grant No. TIN2008-06766-C03-03 (RT-MODEL), and by the
   European Commission under project FP7/NoE/214373 (ArtistDesign).
CR Airlines Electronic Engineering Committee Aeronautical Radio INC, 2005, ARINC SPEC 664P7 AIR
   Anand M, 2006, NINTH IEEE INTERNATIONAL SYMPOSIUM ON OBJECT AND COMPONENT-ORIENTED REAL-TIME DISTRIBUTED COMPUTING, PROCEEDINGS, P393, DOI 10.1109/ISORC.2006.35
   [Anonymous], 2009, UML PROF MARTE MOD A
   [Anonymous], 2003, 1189822003 ISO
   Bauer H, 2010, IEEE T IND INFORM, V6, P521, DOI 10.1109/TII.2010.2055877
   Behrmann G, 2004, LECT NOTES COMPUT SC, V3185, P200
   Hamann A, 2006, REAL-TIME SYST, V33, P101, DOI 10.1007/s11241-006-6884-x
   Harbour MG, 2001, EUROMICRO, P125, DOI 10.1109/EMRTS.2001.934015
   Kopetz H, 2011, Real-Time Systems: Design Principles for Distributed Embedded Applications, P307
   LEHOCZKY JP, 1990, PROCEEDINGS : 11TH REAL-TIME SYSTEMS SYMPOSIUM, P201, DOI 10.1109/REAL.1990.128748
   Lei Xu, P 2009 4 INT C COMP
   Martinez J. M., 2005, P 10 INT C REL SOFTW, V3555
   Medina JL, 2011, LECT NOTES COMPUT SC, V6652, P89, DOI 10.1007/978-3-642-21338-0_7
   Rivas J. M., 2010, 8 INT C EMB SYST APP
   SAE, AS6003 SAE
   Singhoff F., 2004, P ACM SIGADA ANN INT
   Spuri M., 1996, RR2873 INRIA
   Zhang Jiandong, 2010, Proceedings of the 2010 2nd International Conference on Future Computer and Communication (ICFCC 2010), P566, DOI 10.1109/ICFCC.2010.5497528
NR 18
TC 21
Z9 21
U1 0
U2 11
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUN
PY 2013
VL 59
IS 6
SI SI
BP 331
EP 340
DI 10.1016/j.sysarc.2012.02.001
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 172UL
UT WOS:000321030300006
DA 2024-07-18
ER

PT J
AU Sanchez-Roman, D
   Moreno, V
   Lopez-Buedo, S
   Sutter, G
   Gonzalez, I
   Gomez-Arribas, FJ
   Aracil, J
AF Sanchez-Roman, Diego
   Moreno, Victor
   Lopez-Buedo, Sergio
   Sutter, Gustavo
   Gonzalez, Ivan
   Gomez-Arribas, Francisco J.
   Aracil, Javier
TI FPGA acceleration using high-level languages of a Monte-Carlo method for
   pricing complex options
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE High level language synthesis; Field programmable gate arrays; Financial
   data processing; Parallel machines; Floating-point arithmetic
ID ASIAN OPTIONS
AB In this paper we present an FPGA implementation of a Monte-Carlo method for pricing Asian options using Impulse C and floating-point arithmetic. In an Altera Stratix-V FPGA, a 149x speedup factor was obtained against an OpenMP-based solution in a 4-core Intel Core i7 processor. This speedup is comparable to that reported in the literature using a classic HDL-based methodology, but the development time is significantly reduced. Additionally, the use of a HLL-based methodology allowed us to implement a high-quality Gaussian random number generator, which produces more precise results than those obtained with the simple generators usually present in HDL-based designs. (c) 2013 Elsevier B.V. All rights reserved.
C1 [Sanchez-Roman, Diego; Moreno, Victor; Lopez-Buedo, Sergio; Sutter, Gustavo; Gonzalez, Ivan; Gomez-Arribas, Francisco J.; Aracil, Javier] Univ Autonoma Madrid, Escuela Politecn Super, E-28049 Madrid, Spain.
C3 Autonomous University of Madrid
RP Moreno, V (corresponding author), Univ Autonoma Madrid, Escuela Politecn Super, C Francisco Tomas Y Valiente 11, E-28049 Madrid, Spain.
EM d.sanchez@uam.es; victor.more-no@uam.es; sergio.lopez-buedo@uam.es;
   gustavo.-sutter@uam.es; ivan.gonzalez@uam.es; francisco.gomez@uam.es;
   javier.aracil@uam.es
RI Aracil, Javier/AAA-8192-2019; González, Iván/JKH-6626-2023; Sutter,
   Gustavo/L-2475-2013; Moreno, Victor/L-2367-2013; Lopez-Buedo,
   Sergio/L-3250-2013; Gomez Arribas, Francisco Javier/D-1758-2014;
   Gonzalez, Ivan/C-5982-2014
OI Aracil, Javier/0000-0001-8030-1062; Sutter, Gustavo/0000-0001-8820-5956;
   Lopez-Buedo, Sergio/0000-0002-0815-7921; Gomez Arribas, Francisco
   Javier/0000-0001-5363-171X; Gonzalez, Ivan/0000-0002-5886-240X; Moreno,
   Victor/0000-0002-7129-5577
CR Altera C., 2011, FLOATING POINT MEGAF
   [Anonymous], WILMOTT J
   BLACK F, 1973, J POLIT ECON, V81, P637, DOI 10.1086/260062
   BOX GEP, 1958, ANN MATH STAT, V29, P610, DOI 10.1214/aoms/1177706645
   Bradley T., 2011, GPU COMPUTING GEMS E, P231, DOI DOI 10.1016/B978-0-12-384988-5.00016-4
   BRATLEY P, 1988, ACM T MATH SOFTWARE, V14, P88, DOI 10.1145/42288.214372
   Brown RG, 2009, DIEHARDER RANDOM NUM
   Butenhof David R., 1997, Programming with POSIX threads
   Campolieti G, 2008, QUANT FINANC, V8, P147, DOI 10.1080/14697680701282186
   Dagum L., 1998, IEEE COMPUTATIONAL S
   Devreese JPA, 2010, PHYSICA A, V389, P780, DOI 10.1016/j.physa.2009.10.020
   ECHEVERRIA P, 2007, 50 MIDW S CIRC SYST, P871
   Ei-Araby E, 2007, 2007 3RD SOUTHERN CONFERENCE ON PROGRAMMABLE LOGIC, PROCEEDINGS, P99, DOI 10.1109/SPL.2007.371731
   El-Araby E, 2007, ICFPT 2007: INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY, PROCEEDINGS, P257
   El-Araby E, 2011, IEEE T PARALL DISTR, V22, P33, DOI 10.1109/TPDS.2010.67
   Fu F., 1998, J COMPUT FINANC, V2, P49, DOI DOI 10.21314/JCF.1998.024
   Impulse Acelerated Technologies, 2010, IMP C
   Jones D., 2010, Good Practice in (Pseudo) Random Number Generation for Bioinformatics Applications
   KEMNA AGZ, 1990, J BANK FINANC, V14, P113, DOI 10.1016/0378-4266(90)90039-5
   L'Ecuyer P., 2007, HDB SIMULATION PRINC, P93
   LEcuyer P, 1996, MATH COMPUT, V65, P203, DOI 10.1090/S0025-5718-96-00696-5
   Marsaglia G, 2003, COMMUN ACM, V46, P90, DOI 10.1145/769800.769827
   MARSAGLIA G, 1985, LINEAR ALGEBRA APPL, V67, P147, DOI 10.1016/0024-3795(85)90192-2
   Matsumoto M., 1998, ACM Transactions on Modeling and Computer Simulation, V8, P3, DOI 10.1145/272991.272995
   Ökten G, 2011, MATH COMPUT MODEL, V53, P1268, DOI 10.1016/j.mcm.2010.12.011
   Pellerin D., 2005, PRACTICAL FPGA PROGR
   Robinson S, 2002, EUR J OPER RES, V138, P103, DOI 10.1016/S0377-2217(01)00127-8
   Sanchez-Roman D., 2011, 11 ED JORN COMP REC
   Sanchez-Roman D., 2011, 7 SO PROGR LOG C SPL
   Seghiouer H., 2011, APPL MATH SCI, V5
   Sobol I. M., 1967, USSR COMP MATH MATH, V7, P784, DOI DOI 10.1016/0041-5553(67)90144-9
   Thomae D., 2006, 10th international electronic conferences on synthesis organic chemistry (ECSOC-10), P1
   THOMAS DB, 2005, P INT C FIELD PROGR
   Tian X, 2009, PROCEEDINGS OF THE 2009 NASA/ESA CONFERENCE ON ADAPTIVE HARDWARE AND SYSTEMS, P460, DOI 10.1109/AHS.2009.11
   Tian X, 2008, PROCEEDINGS OF THE 2008 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY, P81, DOI 10.1109/FPT.2008.4762369
   Tse Anson H. T., 2010, Computer Architecture News, V38, P14, DOI 10.1145/1926367.1926371
   Wallace CS, 1996, ACM T MATH SOFTWARE, V22, P119, DOI 10.1145/225545.225554
   Wu L., 1999, INT J THEOR APPL FIN, V2, P101
   Xiang Tian, 2008, Engineering Letters, V16, P434
   Xu J, 2010, ANN IEEE SYM FIELD P, P171, DOI 10.1109/FCCM.2010.33
NR 40
TC 0
Z9 2
U1 0
U2 6
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAR
PY 2013
VL 59
IS 3
BP 135
EP 143
DI 10.1016/j.sysarc.2013.01.004
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 143SW
UT WOS:000318889500002
OA Green Accepted
DA 2024-07-18
ER

PT J
AU Linehan, E
   Clarke, S
AF Linehan, Eamonn
   Clarke, Siobhan
TI An aspect-oriented, model-driven approach to functional hardware
   verification
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Model-based software engineering; Aspect-oriented programming;
   Theme/UML; Code generation; MARIE; DSML; Hardware verification
ID LANGUAGES; SYSTEMS
AB The cost of correcting errors in the design of an embedded system's hardware components can be higher than for its software components, making it important to test as early as possible. Testing hardware components before they are implemented involves verifying the design through either formal or more commonly, simulation-based functional verification. Performing functional verification of a hardware design requires software-based simulators and verification testbenches. However, the increasing complexity of embedded systems is contributing to testbenches that are progressively more difficult to understand, maintain, extend and reuse across projects. This paper presents an aspect-oriented domain-specific modelling language for the e hardware verification language that can be used as part of a model-based software engineering process. The modelling language is designed to produce well modularised models from which e code can be generated, thereby improving engineers ability to develop testbenches that can be more easily maintained, adapted and reused. We demonstrate the suitability of the modelling language through its application to a representative testbench from the automotive semiconductor industry. (C) 2011 Elsevier B.V. All rights reserved.
C1 [Linehan, Eamonn; Clarke, Siobhan] Trinity Coll Dublin, Sch Comp Sci & Stat, Distributed Syst Grp, Lero Irish Software Engn Res Ctr, Dublin, Ireland.
C3 Trinity College Dublin
RP Linehan, E (corresponding author), Trinity Coll Dublin, Sch Comp Sci & Stat, Distributed Syst Grp, Lero Irish Software Engn Res Ctr, Dublin, Ireland.
EM Eamonn.Linehan@scss.tcd.ie; Siobhan.Clarke@scss.tcd.ie
OI Clarke, Siobhan/0000-0001-5721-9976
FU Science Foundation Ireland [03/CE2/I303-1]
FX This work was supported, in part, by Science Foundation Ireland Grant
   03/CE2/I303-1 to Lero - the Irish Software Engineering Research Centre
   (www.lero.ie).
CR Afonso F., 2008, Proceedings of the AOSD workshop on Aspects, components, and patterns for infrastructure software - ACP4IS, P1
   Allan G., 2004, SNUG EUR SYN US GROU
   AMIQ Consulting, 2010, DVT COMPL DEV ENV E
   [Anonymous], 2005, VAR RES METH ESS EL
   [Anonymous], EDA360 CAD DES SYST
   [Anonymous], E HARDWARE VERIFICAT
   [Anonymous], 2009, ARCHITECTURE ANAL DE
   Bartsch M, 2008, SOFTWARE QUAL J, V16, P23, DOI 10.1007/s11219-007-9022-7
   Ben Atitallah R., 2007, GASPARD2 UML PROFILE
   BENING L., 2002, PRINCIPALS VERIFIABL
   Bergeron J, 2003, WRITING TESTBENCHES
   Bergeron Janick., 2005, Verification Methodology Manual for SystemVerilog
   Bunker A, 2004, ACM T DES AUTOMAT EL, V9, P1, DOI 10.1145/966137.966138
   Carton A, 2009, LECT NOTES COMPUT SC, V5560, P238, DOI 10.1007/978-3-642-03764-1_7
   Ceccato M, 2005, PROG COMPREHEN, P13, DOI 10.1109/WPC.2005.2
   Clarke S., 2005, ASPECT ORIENTED ANAL
   COYLE F. P., 2007, P ECSI FOR DES LANG
   Dempster D., 2001, Verification Methodology Manual - Techniques for Verifying HDL Designs
   Driver C, 2010, ACM T EMBED COMPUT S, V10, DOI 10.1145/1880050.1880057
   ENGEL M., 2008, P 2008 AOSD WORKSH A, P5
   Espinoza H, 2009, LECT NOTES COMPUT SC, V5562, P98, DOI 10.1007/978-3-642-02674-4_8
   Foster H., 2010, REDEFINING VERIFICAT
   Galpin D, 2009, AOSD'09: 8TH INTERNATIONAL CONFERENCE ON ASPECT-ORIENTED SOFTWARE DEVELOPMENT, P207
   GERARD S, 2005, MODEL DRIVEN ENG DIS
   Gerstlauer A, 2009, IEEE T COMPUT AID D, V28, P1517, DOI 10.1109/TCAD.2009.2026356
   Gluska A, 2009, DES AUT CON, P454
   Gomes L., 2009, BEHAV MODELING EMBED
   Greenwood P., 2007, ECOOP 2007 OBJ OR PR, V4609/2007
   Grose D., 2010, 47 ANN DES AUT C SAN
   Hamid M., 2010, WRITING RFFICIENT TE
   Henzinger TA, 2007, COMPUTER, V40, P32, DOI 10.1109/MC.2007.364
   Hollander Y, 2001, TOOLS, V38, P41, DOI 10.1109/TOOLS.2001.911754
   IEEE Computer Society, 2008, 16472008 IEEE COMP S
   Kiczales G, 1997, LECT NOTES COMPUT SC, V1241, P220, DOI 10.1007/BFb0053381
   Krishna G., 2010, VERIFICATION CONCEPT
   Kukkala P, 2005, DES AUT TEST EUROPE, P710, DOI 10.1109/DATE.2005.321
   Lagarde Francois., 2007, Proceedings of the twenty-second IEEE/ACM international conference on Automated software engineering, ASE'07, P445
   Linehan E., 2010, LEROTRSPL201002 IR S
   McUmber W. E., 1999, Proceedings 4th IEEE International Symposium on High-Assurance Systems Engineering, P56, DOI 10.1109/HASE.1999.809475
   Molina A, 2007, LAT AM APPL RES, V37, P65
   MURPHY B., 2010, BEST PRACTICES VERIF
   National Instruments, 2009, SHORT EMB DES CYCL M
   Object Management Group (OMG), 2008, UML PROF MARTE MOD A
   PARNAS DL, 1972, COMMUN ACM, V15, P1053, DOI 10.1145/361598.361623
   Passerone R, 2009, IEEE DES TEST COMPUT, V26, P38, DOI 10.1109/MDT.2009.64
   Porter J, 2009, LECT NOTES COMPUT SC, V5421, P20, DOI 10.1007/978-3-642-01648-6_3
   Riccobene E, 2009, ACM T EMBED COMPUT S, V8, DOI 10.1145/1550987.1550993
   Robinson D., 2008, ASPECT ORIENTED PROG
   Selic B, 2008, AUTOMAT SOFTW ENG, V15, P379, DOI 10.1007/s10515-008-0035-7
   Shokry H, 2009, COMPUTER, V42, P53, DOI 10.1109/MC.2009.125
   SYNAPTICAD, 2010, TESTB PRO
   Synopsys Inc., 2008, VCS VER LIBR
   Tala D.K., 2010, ASIC WORLD
   The Eclipse Foundation, 2010, ECL MOD PROJ
   Thompson K., 2002, P SYN US GROUP SAN J
   Vax M., 2010, DES VER C EXH DVCON
   Verisity Design. Inc, 2002, E LANG REF MAN
   Walker R. J., 1999, Proceedings of the 1999 International Conference on Software Engineering (IEEE Cat. No.99CB37002), P120, DOI 10.1109/ICSE.1999.841001
   Wang L.-T., 2009, Electronic design automation: synthesis, verification, and test
   Yogesh M., 2009, IND ELECT
   Zurawski R., 2004, EMBEDDED SYSTEMS HDB
NR 61
TC 17
Z9 17
U1 0
U2 6
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD APR
PY 2012
VL 58
IS 5
SI SI
BP 195
EP 208
DI 10.1016/j.sysarc.2011.02.001
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 959KD
UT WOS:000305310400003
OA Green Submitted, Green Accepted
DA 2024-07-18
ER

PT J
AU Triviño, F
   Sánchez, JL
   Alfaro, FJ
   Flich, J
AF Trivino, Francisco
   Sanchez, Jose L.
   Alfaro, Francisco J.
   Flich, Jose
TI Network-on-Chip virtualization in Chip-Multiprocessor Systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Chip Multiprocessor; Network-on-Chip; Virtualization
AB It is expected that Chip Multiprocessor Systems (CMPs) will contain more and more cores in every new generation. However, applications for these systems do not scale at the same pace. In order to obtain a good CMP utilization several applications will need to coexist in the system and in those cases virtualization of the CMP system will become mandatory. In this paper we analyze two virtualization strategies at NoC-level aiming to isolate the traffic generated by each application to reduce or even eliminate interferences among messages belonging to different applications. The first model handles most interferences among messages with a virtual-channels (VCs) implementation reducing both execution time and network latency. However, using VCs results in area and power overhead due to the cost of control and buffer implementation. In contrast, the second model is based on the resource partitioning strategies which results in a space partitioning of the CMP chip in several regions. For this last model, Virtual-Regions (VR), we use a reconfiguration algorithm of the network that is able to dynamically adapt the network partitions in order to satisfy the application requirements. The paper shows a comparison of both models and identifies their main advantages and disadvantages. From our experimental results, we show that our proposal obtains in terms of execution time average improvements of 30% for parallel applications when compared to a baseline scenario. Moreover, when compared to a VCs implementation, our proposal improves the average execution time by 9% for parallel applications. (C) 2012 Elsevier B.V. All rights reserved.
C1 [Trivino, Francisco; Sanchez, Jose L.; Alfaro, Francisco J.] Univ Castilla La Mancha, Dept Comp Syst, Albacete, Spain.
   [Flich, Jose] Univ Politecn Valencia, Parallel Architectures Grp, E-46071 Valencia, Spain.
C3 Universidad de Castilla-La Mancha; Universitat Politecnica de Valencia
RP Triviño, F (corresponding author), Univ Castilla La Mancha, Dept Comp Syst, Albacete, Spain.
EM ftrivino@dsi.uclm.es; jsanchez@dsi.uclm.es; falfaro@dsi.uclm.es;
   jflich@disca.upv.es
RI Sánchez, José L./M-3057-2019; Alfaro-Cortes, Francisco J./E-1268-2015
OI Sánchez, José L./0000-0002-3498-9174; Flich, Jose/0000-0001-8581-6284;
   Alfaro-Cortes, Francisco J./0000-0002-4430-4482
FU Spanish MEC; MICINN; European Commission [CSD2006-00046,
   TIN2009-14475-C04]; JCCM [POII10-0289-3724]; project NaNoC [248972]
FX This work was supported by the Spanish MEC and MICINN, as well as
   European Commission FEDER funds, under Grants CSD2006-00046 and
   TIN2009-14475-C04. It was also partly supported by JCCM under Grant
   POII10-0289-3724, and by the project NaNoC (Project label 248972) which
   is funded by the European Commission within the FP7 Research Programme.
CR [Anonymous], THESIS U VALENCIA
   [Anonymous], 2010, TIL TIL GX PROD BRIE
   Bell S., P SOL STAT CIRC C IS, P88
   Bienia C., P 5 ANN WORKSH MOD B
   Bienia C., P 2008 INT S WORKL C
   Bjerregaard T, 2005, DES AUT TEST EUROPE, P1226, DOI 10.1109/DATE.2005.36
   Black B, 2006, INT SYMP MICROARCH, P469
   Cho SY, 2006, INT SYMP MICROARCH, P455
   Fei Guo, 2007, Computer Architecture News, V35, P21, DOI 10.1145/1241601.1241608
   Flich J, 2008, CISIS 2008: THE SECOND INTERNATIONAL CONFERENCE ON COMPLEX, INTELLIGENT AND SOFTWARE INTENSIVE SYSTEMS, PROCEEDINGS, P801, DOI 10.1109/CISIS.2008.97
   Flich J., 2008, 2008 2nd ACM/IEEE International Symposium on Networks-on-Chip (NOCS '08), P87, DOI 10.1109/NOCS.2008.4492728
   Flich Jose, 2008, IEEE Computer Architecture Letters, V7, P13, DOI 10.1109/L-CA.2007.16
   Gilabert F., 2010, DESIGNING NETWORK ON
   Goossens K, 2005, IEEE DES TEST COMPUT, V22, P414, DOI 10.1109/MDT.2005.99
   Grot B, 2011, ISCA 2011: PROCEEDINGS OF THE 38TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P401, DOI 10.1145/2024723.2000112
   Gupta D., 2006, P ACM IFIP USENIX 20, P342
   Kahng A., 2009, DATE, P423
   Magnusson PS, 2002, COMPUTER, V35, P50, DOI 10.1109/2.982916
   Martin MM., 2005, SIGARCH COMPUT ARCHI, V33, P92, DOI [DOI 10.1145/1105734.1105747, 10.1145/1105734.1105747]
   Marty MR, 2007, CONF PROC INT SYMP C, P46, DOI 10.1145/1273440.1250670
   Mejia Andres, 2008, 2008 37th International Conference on Parallel Processing (ICPP), P594, DOI 10.1109/ICPP.2008.56
   Micheli G.D., 2006, NETWORKS CHIPS TECHN
   Paliwal KK, 2009, INTERNATIONAL CONFERENCE ON FUTURE NETWORKS, PROCEEDINGS, P74, DOI 10.1109/ICFN.2009.45
   Rodrigo S., 2010, 2010 ACM/IEEE International Symposium on Networks-on-Chip (NOCS), P25, DOI 10.1109/NOCS.2010.12
   Solheim ÅG, 2007, LECT NOTES COMPUT SC, V4873, P500
   Trivino F., 2010, EFFECT CMP NETWORK P
   Triviño F, 2011, MICROPROCESS MICROSY, V35, P230, DOI 10.1016/j.micpro.2010.10.001
   Vangal SR, 2008, IEEE J SOLID-ST CIRC, V43, P29, DOI 10.1109/JSSC.2007.910957
   WOO SC, 1995, ACM COMP AR, P24, DOI 10.1109/ISCA.1995.524546
   Zhang L, 2010, DES AUT TEST EUROPE, P1566
NR 30
TC 6
Z9 6
U1 0
U2 3
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAR
PY 2012
VL 58
IS 3-4
BP 126
EP 139
DI 10.1016/j.sysarc.2012.03.001
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 945OY
UT WOS:000304287100003
DA 2024-07-18
ER

PT J
AU Choi, S
   Hwang, H
   Song, B
   Cha, H
AF Choi, Sukwon
   Hwang, Hayun
   Song, Byunghun
   Cha, Hojung
TI Hardware-assisted energy monitoring architecture for micro sensor nodes
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Wireless Sensor Network; Energy management; Battery monitor IC
AB In this paper, we present a hardware-assisted energy monitoring architecture, HEMA, which provides power information for individual system components in micro sensor nodes. HEMA gives information on how the system components of sensor nodes spend energy while applications are running. To develop a practical runtime monitoring system we used a power monitoring technique based on a battery monitor IC (Integrated Circuit) which is typically used in embedded systems. HEMA uses a software technique to monitor device usage patterns, and combines it with hardware-assisted power information in runtime. However, the battery monitor IC has problems in monitoring individual devices. In this paper, we developed a software technique to supplement its drawbacks. To evaluate the proposed system, we built a micro sensor node with battery monitor IC. We operated real applications on the sensor node and conducted a comparative analysis with a dedicated power monitor. Our experiment results show that HEMA indeed provides a suitable architecture for runtime power analysis with low overhead. (C) 2011 Elsevier B.V. All rights reserved.
C1 [Choi, Sukwon; Hwang, Hayun; Cha, Hojung] Yonsei Univ, Dept Comp Sci, Seoul 120749, South Korea.
   [Song, Byunghun] Korea Elect & Technol Inst, RFID USN Convergence Res Ctr, Songnam 463816, Gyeonggi Provin, South Korea.
C3 Yonsei University; Korea Electronics Technology Institute (KETI)
RP Cha, H (corresponding author), Yonsei Univ, Dept Comp Sci, Shinchon Dong 134, Seoul 120749, South Korea.
EM hjcha@cs.yonsei.ac.kr
RI Cha, Hojung/G-8084-2012
FU National Research Foundation of Korea (NRF); Korea government (MEST)
   [2011-0000156, 2011-0015332]; MKE/KEIT [2010-10035310]
FX This work was supported by the National Research Foundation of Korea
   (NRF) Grant funded by the Korea government (MEST) (No. 2011-0000156, No.
   2011-0015332), and also by the IT R&D program of MKE/KEIT (No.
   2010-10035310).
CR [Anonymous], 2007, P 4 WORKSH EMB NETW
   Cha H., 2007, 6 INT C INF PROC SEN
   Choi H., 2008, EUR C WIR SENS NETW
   Choi S., IEEE SENSOR IN PRESS
   Choi SW, 2006, MICROPROCESS MICROSY, V30, P33, DOI 10.1016/j.micpro.2005.04.001
   Dutta P., 2008, P 7 INT C INF PROC S
   Dutta P., 2007, 5 INT C INF PROC SEN
   Estrin D., 2002, P 8 INT C MOB COMP N
   Fonseca R., 2008, P 8 USENIX S OP SYST
   Jiang X., 2007, P 6 INT C INF PROC S
   Kansal A, 2007, ACM T EMBED COMPUT S, V6, DOI 10.1145/1274858.1274870
   Kim N., 2008, 5 IEEE INT C MOB AD
   Landsiedel O., 2005, 2 IEEE WORKSH EMB NE
   Rahme J., 2009, P 10 ACM INT S MOB A
   Sinha A, 2001, IEEE DES TEST COMPUT, V18, P62, DOI 10.1109/54.914626
   Stathopoulos T., 2008, P 7 INT C INF PROC S
   Trathnigg T., 2008, P 3 IEEE INT S WIR P
   Yoon C., 2009, 8 INT C INF PROC SEN
   You Y., 2007, 5 IEEE WIR COMM NETW
NR 19
TC 1
Z9 1
U1 0
U2 0
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD FEB
PY 2012
VL 58
IS 2
BP 73
EP 85
DI 10.1016/j.sysarc.2011.12.001
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 932FM
UT WOS:000303275800002
DA 2024-07-18
ER

PT J
AU Sun, LS
   Huang, G
AF Sun, Lianshan
   Huang, Gang
TI Towards accuracy of role-based access control configurations in
   component-based systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Software architecture; Access control; Accuracy; Component-based system
AB Access control is a common concern in most software applications. In component-based systems, although developers can implement access control requirements (ACRs) by simply declaring role-based access control configurations (ACCs) of components, it is still difficult for them to define and evolve ACCs accurately implementing ACRs due to the gap between the complex high-level ACRs and the voluminous ACCs enforced by underlying middleware platforms, and the ad hoc mistakes of human. This paper introduces and clarifies the concept of accuracy of ACCs relative to ACRs, and presents a set of metrics and algorithms which can be used to automatically evaluate and improve accuracy of ACCs by evaluating and reconfiguring the software architecture with ACCs. We apply our achievements in a composed e-shop application. (C) 2010 Elsevier B.V. All rights reserved.
C1 [Sun, Lianshan] Shannxi Univ Sci & Technol, Sch Elect & Informat Engn, Xianyang, Peoples R China.
   [Huang, Gang] Peking Univ, Sch Elect Engn & Comp Sci, Beijing, Peoples R China.
C3 Peking University
RP Sun, LS (corresponding author), Shannxi Univ Sci & Technol, Sch Elect & Informat Engn, Xianyang, Peoples R China.
EM sunlianshan@gmail.com; Huanggang@sei.pku.edu.cn
FU National Key Basic R&D Program of China [2009CB320703]; National Natural
   Science Foundation of China [60933003, 60873060]; High-Tech R&D Program
   of China [2009AA01Z116]; EU [231167]; Research Foundation of Shannxi
   University of Science and Technology of China [BJ09-13]; Research
   Foundation on Opening Issues of Key Laboratory of High Confidence
   Software Technologies of Ministry of Education of China
FX This work is sponsored by the National Key Basic R&D Program of China
   under Grant No. 2009CB320703; the National Natural Science Foundation of
   China under Grant No. 60933003, 60873060; the High-Tech R&D Program of
   China under Grant No. 2009AA01Z116; the EU FP7 under Grant No. 231167;
   the Research Foundation of Shannxi University of Science and Technology
   of China No. BJ09-13; the Research Foundation on Opening Issues of Key
   Laboratory of High Confidence Software Technologies of Ministry of
   Education of China, No. HCST201004.
CR AHN G, 1999, THESIS G MASON U
   Ahn G.-J., 2000, ACM Transactions on Information and Systems Security, V3, P207, DOI 10.1145/382912.382913
   [Anonymous], UML 2 0 SUP FIN AD S
   Bass L., 2013, SOFTWARE ARCHITECTUR
   *BRIT STAND I, 1999, BS7991 BRIT STAND I
   CENTONZE P, 2006, ISSTA 06, P121
   Crook R, 2003, INFORM SOFTWARE TECH, V45, P979, DOI 10.1016/S0950-5849(03)00097-1
   Dobrica L, 2002, IEEE T SOFTWARE ENG, V28, P638, DOI 10.1109/TSE.2002.1019479
   Ferraiolo D. F., 2001, ACM Transactions on Information and Systems Security, V4, P224, DOI 10.1145/501978.501980
   Fisler K, 2005, PROC INT CONF SOFTW, P196
   Freeman Adam., 2003, PROGRAMMING NET SECU
   Gang Huang, 2006, Automated Software Engineering, V13, P257, DOI 10.1007/s10515-006-7738-4
   Garlan D., 2000, FUTURE SOFTWARE ENG, P91
   Grove D, 2001, ACM T PROGR LANG SYS, V23, P685, DOI 10.1145/506315.506316
   Hansen F, 2005, LECT NOTES COMPUT SC, V3439, P144
   ILECHKO P, 2006, AUTHORIZATION CONCEP
   Jajodia S, 1997, P IEEE S SECUR PRIV, P31, DOI 10.1109/SECPRI.1997.601312
   MARTIN E, 2007, P 16 INT C WORLD WID, P667
   MASSACCI F, 2006, DIT06002 U TRENT
   MEI H, 2000, P INT C SOFTW THEOR, P224
   Moses Tim., 2005, EXTENSIBLE ACCESS CO
   NAUMOVICH G, 2004, ACM SIGSOFT SOFTWARE, V29, P1
   Pistoia M, 2007, PROC INT CONF SOFTW, P478
   SAMARATI P, 2001, FDN SECURITY ANAL DE
   SOHR K, 2005, COMP SEC ES 2005 10
   Sun LS, 2008, LECT NOTES COMPUT SC, V5282, P64
   *SUN MICR, JAV EE 5 TUT
   *SUN MICR, JAV PET STOR
NR 28
TC 1
Z9 2
U1 0
U2 10
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAR
PY 2011
VL 57
IS 3
SI SI
BP 314
EP 326
DI 10.1016/j.sysarc.2010.11.001
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 752PP
UT WOS:000289705000008
DA 2024-07-18
ER

PT J
AU Voigt, S
   Baesler, M
   Teufel, T
AF Voigt, S.
   Baesler, M.
   Teufel, T.
TI Dynamically reconfigurable dataflow architecture for high-performance
   digital signal processing
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Dataflow architecture; Hardware reconfiguration; Digital signal
   processing; Multi-FPGA platform; Parallel FFT
AB In this paper a dataflow architecture is introduced that maps efficiently onto multi-FPGA platforms and is composed of communication channels which can be dynamically adapted to the dataflow of the algorithm. The reconfiguration of the topology can be accomplished within a single clock cycle while DSP operations are in progress. Finally, the programmability and scalability of the proposed architecture is demonstrated by a high-performance parallel FFT implementation. (C) 2010 Elsevier B.V. All rights reserved.
C1 [Voigt, S.; Baesler, M.; Teufel, T.] Hamburg Univ Technol, Inst Reliable Comp, D-21073 Hamburg, Germany.
C3 Hamburg University of Technology
RP Voigt, S (corresponding author), Hamburg Univ Technol, Inst Reliable Comp, Schwarzenbergstr 95, D-21073 Hamburg, Germany.
EM s.voigt@tu-harburg.de; malte.baesler@tu-harburg.de; teufel@tu-harburg.de
CR [Anonymous], 1999, CoreConnect bus architecture
   BAESLER M, 2007, THESIS HAMBURG U TEC
   Benes V. E., 1965, MATH THEORY CONNECTI
   Blodget B, 2004, LECT NOTES COMPUT SC, V3203, P801
   COOLEY JW, 1965, MATH COMPUT, V19, P297, DOI 10.2307/2003354
   GENTLEMAN WM, 1966, P AFIPS, V29, P563, DOI [DOI 10.1145/1464291.1464352, 10.1145/1464291.1464352]
   Guo Z., 2004, P 2004 ACM SIGDA 12, P162
   HELLER D, 1978, SIAM REV, V20, P740, DOI 10.1137/1020096
   HILL T, 2006, XCELL J, V58, P29
   KARNOFSKY K, 2004, XCELL J, V51, P66
   LASS S, 2006, XCELL J, V58, P6
   LEE KY, 1985, IEEE T COMPUT, V34, P412, DOI 10.1109/TC.1985.1676581
   *MATH WORKS, 2002, MATLAB LANG TECHN CO
   *MATH WORKS, 2007, SIM SIM MOD BAS DES
   McAllister J, 2007, J SYST ARCHITECT, V53, P511, DOI 10.1016/j.sysarc.2006.11.005
   *MONT VIST SOFTW I, 2004, MONTAVISTA LIN PROF
   Palmer J, 2004, LECT NOTES COMPUT SC, V3203, P948
   *PCI SPEC INT GROU, 2002, PCI LOC BUS SPEC REV
   *PLX TECHN, 2002, PCI 9030 DAT BOOK
   RICHTER H, 1990, COMPUT SYST SCI ENG, V5, P29
   Silva ML, 2006, J SYST ARCHITECT, V52, P709, DOI 10.1016/j.sysarc.2006.04.004
   VOIGT S, 2008, P 16 IEEE S FIELD PR
   Voigt SO, 2007, I C FIELD PROG LOGIC, P633, DOI 10.1109/FPL.2007.4380734
   *XIL, 2007, DS083 VIRT 2 PROD SH
   *XIL, 2007, DS260 FAST FOUR TRAN
   *XIL, 2007, UG024 ROCKET10 TRANS
NR 26
TC 6
Z9 7
U1 1
U2 4
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2010
VL 56
IS 11
SI SI
BP 561
EP 576
DI 10.1016/j.sysarc.2010.07.010
PG 16
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 693HL
UT WOS:000285215100003
DA 2024-07-18
ER

PT J
AU Lee, SH
   Yoon, YC
   Hwang, SY
AF Lee, Ser-Hoon
   Yoon, Yeo-Chan
   Hwang, Sun-Young
TI Communication-aware task assignment algorithm for MPSoC using shared
   memory
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE MPSoC; NoC; Task assignment algorithm; Shared memory; Data partitioning;
   Contention
ID ENERGY-AWARE
AB In a Multi-Processor System-on-a-Chip (MPSoC) based on Network-on-Chip (NoC), which processes massive data in a distributed fashion, communication is concentrated on shared memory. This paper proposes an assignment algorithm that can minimize the total power consumption for data communication in executing application programs and a switch structure that can reduce communication congestion resulting from simultaneous accesses to the shared memory. The proposed assignment algorithm gives higher priority to the tasks transferring a larger amount of data to shared memory, so that these tasks can be assigned to the PEs close to shared memory. The proposed switch structure was designed to support multi-port memory, which is often used for shared memory. The ports of the proposed switch are dedicated to be connected with in/out ports of shared memory in order to increase communication bandwidth between PEs and shared memories. By adopting the proposed scheme, the congestion caused by the concentrated requests to the memory can be reduced. Experimental results show that power consumption for transferring data in High-Definition (HD) H.264 decoder, Motion-JPEG decoder, MP3 decoder and 2D Wavelet transform codes has been reduced by 23.9% on the average, when compared with the cases of applying the well-known FC. BN and SA algorithms. The area has been slightly increased by 1.7% compared to conventional NoC structures. Crown Copyright (C) 2010 Published by Elsevier B.V. All rights reserved.
C1 [Lee, Ser-Hoon; Yoon, Yeo-Chan; Hwang, Sun-Young] Sogang Univ, Seoul 121742, South Korea.
C3 Sogang University
RP Lee, SH (corresponding author), Sogang Univ, 1 Shinsu Dong, Seoul 121742, South Korea.
EM hwang@sogang.ac.kr
FU Nano IP/SoC Promotion Group [10560]
FX This research work has been supported by Nano IP/SoC Promotion Group of
   Seoul R&BD Program (10560) in 2009.
CR AMMARI A, 2008, P INT C DES TECHN IN, P1
   Bhattacharyya S.S., 1996, Software Synthesis from Dataflow Graphs
   Carvalho E, 2008, 2008 INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP, PROCEEDINGS, P65
   Chou CL, 2008, IEEE T COMPUT AID D, V27, P1866, DOI 10.1109/TCAD.2008.2003301
   Hu JC, 2005, IEEE T COMPUT AID D, V24, P551, DOI 10.1109/TCAD.2005.844106
   Jerraya A., 2005, MULTIPROCESSOR SYSTE
   Kumar S, 2002, IEEE COMP SOC ANN, P117, DOI 10.1109/ISVLSI.2002.1016885
   Lehtoranta O., 2005, Proceedings. 2005 International Conference on Field Programmable Logic and Applications (IEEE Cat. No.05EX1155), P380
   Orsila H, 2007, J SYST ARCHITECT, V53, P795, DOI 10.1016/j.sysarc.2007.01.013
   RUGGIERO M, 2006, P DES AUT TEST EUR M, V1, P6
   Shang L, 2003, NINTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, P91, DOI 10.1109/HPCA.2003.1183527
   *SYN INC, 2005, PRIMETIME US GUID VE
   *SYN INC, 2006, DES COMP US GUID VER
   van der Tol EB, 2003, PROC SPIE, V5022, P707, DOI 10.1117/12.476234
   Wang H, 2003, 36TH INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, P105
   Wolf Wayne., 2007, HIGH PERFORMANCE EMB
   Wu J, 2008, I C FIELD PROG LOGIC, P450
   Ye TT, 2002, DES AUT CON, P524, DOI 10.1109/DAC.2002.1012681
   MP3 MAPPED NOC BASED
   H 264 AVC SOFTWARE C
NR 20
TC 6
Z9 9
U1 0
U2 1
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUL
PY 2010
VL 56
IS 7
SI SI
BP 233
EP 241
DI 10.1016/j.sysarc.2010.03.001
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 626PK
UT WOS:000279978400003
DA 2024-07-18
ER

PT J
AU Kim, H
   Youn, S
   Kim, J
AF Kim, Hyunhee
   Youn, Sungjun
   Kim, Jihong
TI Reusability-aware cache memory sharing for chip multiprocessors with
   private L2 caches
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE CMPS; Private L2 Cache; Reusability; Cache management
AB In this paper, we propose a novel on-chip L2 cache organization for chip multiprocessors (CMPs) with private L2 caches. The proposed approach, called reusability-aware cache sharing (RACS), combines the advantages of both a private L2 cache and a shared L2 cache. Since a private L2 cache organization has a short access latency, the RACS scheme employs a private L2 cache organization. However, when a cache block in a private L2 cache is selected for eviction, RACS first evaluates its reusability. If the block is likely to be reused in the near future, it may be saved to a peer L2 cache which has space available. In this way, the RACS scheme effectively simulates the larger capacity of a shared L2 cache. Simulation results show that RACS reduced the number of off-chip memory accesses by 24% compared to a pure private L2 cache organization on average for the SPIASH 2 multi-threaded benchmarks, and by 16% for multi-programmed benchmarks. (C) 2009 Elsevier B.V. All rights reserved.
C1 [Kim, Hyunhee; Kim, Jihong] Seoul Natl Univ, Sch Engn & Comp Sci, Seoul 151742, South Korea.
   [Youn, Sungjun] LG Elect Corp, Seoul 152702, South Korea.
C3 Seoul National University (SNU)
RP Kim, J (corresponding author), Seoul Natl Univ, Sch Engn & Comp Sci, San 56-1,Shinlim 9dong, Seoul 151742, South Korea.
EM hh0726@davinci.snu.ac.kr; spica81@davinci.snu.ac.kr;
   jihong@davinci.snu.ac.kr
RI Kim, Jihong/G-8811-2013
FU Korea government [R0A-2007-000-20116-0]; Ministry of Education, Science
   and Technology [R33-2008-000-10095-0]; Korea Research Foundation
   [KRF-20080-13-D00097]; Brain Korea 21 Project
FX This work was supported by the Korea Science and Engineering Foundation
   (KOSEF) grant funded by the Korea government (No. R0A-2007-000-20116-0)
   and World Class University (WCU) program through KOSEF funded by the
   Ministry of Education, Science and Technology (No.
   R33-2008-000-10095-0). This work was also supported by the Korea
   Research Foundation Grant (KRF-20080-13-D00097) and the Brain Korea 21
   Project in 2009. The ICT at Seoul National University and IDEC provided
   research facilities for this study.
CR [Anonymous], P INT S COMP ARCH C
   [Anonymous], P HUM LANG TECHN ANN
   Beckmann BM, 2004, INT SYMP MICROARCH, P319
   Chishti Z, 2005, CONF PROC INT SYMP C, P357, DOI 10.1109/ISCA.2005.39
   Culler D., 1998, Parallel Computer Architecture: A Hardware/software Approach
   Huh J, 2001, 2001 INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, PROCEEDINGS, P199, DOI 10.1109/PACT.2001.953300
   Kim Changkyu., 2002, Proe. of the International Conference on Architectural Support for Programming Languages and Operating Systems. ASPLOS-X. ACM, P211, DOI [DOI 10.1145/605432.605420, 10.1145/605397.605420, DOI 10.1145/605397.605420]
   Kim D, 2007, DES AUT TEST EUROPE, P749
   Lee D, 2001, IEEE T COMPUT, V50, P1352, DOI 10.1109/tc.2001.970573
   NAYFEH BA, 1996, P 23 ANN INT S COMP, P67
   Speight E, 2005, CONF PROC INT SYMP C, P346, DOI 10.1109/ISCA.2005.8
   WOO SC, 1995, ACM COMP AR, P24, DOI 10.1109/ISCA.1995.524546
   YOUN S, 2007, P INT S LOW POW EL D, P56
   Zhang M, 2005, CONF PROC INT SYMP C, P336, DOI 10.1109/ISCA.2005.53
NR 14
TC 1
Z9 1
U1 0
U2 3
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT-DEC
PY 2009
VL 55
IS 10-12
BP 446
EP 456
DI 10.1016/j.sysarc.2009.09.003
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 537ZT
UT WOS:000273154000003
DA 2024-07-18
ER

PT J
AU Salehi, ME
   Fakhraie, SM
AF Salehi, Mostafa E.
   Fakhraie, Sied Mehdi
TI Quantitative analysis of packet-processing applications regarding
   architectural guidelines for network-processing-engine development
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Packet-processing; Packet-processing engine; Application-specific
   processor; Benchmark profiling; Architectural guideline
ID PERFORMANCE EVALUATION; DESIGN
AB This paper presents a simulation-based profile-driven quantitative analysis of packet-processing applications. In this domain, demands for increasing the performance and the ongoing development of network protocols both call for flexible and performance-optimized engines. Based on the achieved profiling results, we introduce platform-independent analysis that locates the performance bottlenecks and architectural challenges of a packet-processing engine. Finally based on these results, we extract helpful architectural guidelines for design of a flexible and high-performance embedded processor that is optimized for packet-processing operations in high-performance and cost-sensitive network embedded applications. (C) 2009 Elsevier B.V. All rights reserved.
C1 [Salehi, Mostafa E.; Fakhraie, Sied Mehdi] Univ Tehran, Sch Elect & Comp Engn, Tehran 14395515, Iran.
C3 University of Tehran
RP Salehi, ME (corresponding author), Univ Tehran, Sch Elect & Comp Engn, Tehran 14395515, Iran.
EM mersali@ut.ac.ir; fakhraie@ut.ac.ir
RI Salehi, Mostafa E/F-1701-2011; Fakhraie, Sied Mehdi/F-5138-2011; Salehi,
   Mostafa E/JAC-9337-2023
OI Salehi, Mostafa E/0000-0003-1733-6056; 
CR Allen JR, 2003, IBM J RES DEV, V47, P177, DOI 10.1147/rd.472.0177
   [Anonymous], MORGAN KAUFMANN SERI
   [Anonymous], MORGAN KAUFMANN SERI
   [Anonymous], ARM PROC INSTR SET A
   BURGER C, 1997, HLTH CARE INFORMATIO, V2, P13
   Clark NT, 2005, IEEE T COMPUT, V54, P1258, DOI 10.1109/TC.2005.156
   *FREESC SEM INC, MOT C 5 NETW PROC DA
   Grünewald M, 2004, INTERNATIONAL CONFERENCE ON PARALLEL COMPUTING IN ELECTRICAL ENGINEERING, P209, DOI 10.1109/PCEE.2004.1335612
   *INT CORP, IXP1250 NETW PROC D
   Kohler E, 2000, ACM T COMPUT SYST, V18, P263, DOI 10.1145/354871.354874
   Lam SK, 2009, J SYST ARCHITECT, V55, P1, DOI 10.1016/j.sysarc.2008.06.003
   Lee BK, 2003, PR IEEE COMP DESIGN, P226, DOI 10.1109/ICCD.2003.1240899
   Memik G, 2001, ICCAD 2001: IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, P39, DOI 10.1109/ICCAD.2001.968595
   MUDIGONDA J, 2005, P S ARCH NETW COMM S, P1
   *NAT LAB APPL NETW, PASS MEAS AN
   Niemann JC, 2007, J SYST ARCHITECT, V53, P285, DOI 10.1016/j.sysarc.2006.10.007
   Ohlendorf R, 2005, 2005 INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS, P279
   Ohlendorf R, 2007, J SYST ARCHITECT, V53, P703, DOI 10.1016/j.sysarc.2007.01.009
   Okuwo M, 2006, IEICE T ELECTRON, VE89C, P1620, DOI 10.1093/ietele/e89-c.11.1620
   Ramaswamy R, 2005, INT SYM PERFORM ANAL, P226, DOI 10.1109/ISPASS.2005.1430577
   Ramaswamy R, 2003, I S WORKL CHAR PROC, P42, DOI 10.1109/WWC.2003.1249056
   SALEHI ME, 2006, P INT C MICR, P218
   TSAI M, 2002, 1 WORKSH NETW PROC F
   Vlachos K, 2007, MICROPROCESS MICROSY, V31, P188, DOI 10.1016/j.micpro.2006.09.001
   Wolf T, 2006, IEEE T PARALL DISTR, V17, P548, DOI 10.1109/TPDS.2006.75
   WOLF T, 2000, P IEEE INT S PERF AN, P154
   XIE HY, 2003, P IEEE ACM IFIP INT, P225
   INTEL IXP2800 IXP285
NR 28
TC 6
Z9 6
U1 0
U2 1
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUL-SEP
PY 2009
VL 55
IS 7-9
BP 373
EP 386
DI 10.1016/j.sysarc.2009.07.001
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 513XZ
UT WOS:000271358800003
DA 2024-07-18
ER

PT J
AU Nahas, M
   Pont, MJ
   Short, M
AF Nahas, Mouaaz
   Pont, Michael J.
   Short, Michael
TI Reducing message-length variations in resource-constrained embedded
   systems implemented using the Controller Area Network (CAN) protocol
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Distributed embedded system; CAN protocol; Shared-clock scheduler;
   Timing jitter; Bit stuffing
AB The Controller Area Network (CAN) protocol is widely used in low-cost embedded systems. CAN uses "Non Return to Zero" (NRZ) coding and includes a bit-stuffing mechanism. Whilst providing an effective mechanism for clock synchronization, the bit-stuffing mechanism causes the CAN frame length to become (in part) a complex function of the data contents: variations in frame length can have a detrimental impact on the real-time behaviour of systems employing this protocol. In this paper, two software-based mechanisms for reducing the impact of CAN bit stuffing are considered and compared. The first approach considered is a modified version of a technique described elsewhere (e.g. Nolte et al. [T. Nolte, H.A. Hansson, C. Norstrom, Minimizing CAN response-time jitter by message manipulation, in: Proceedings of the Eighth IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS 2002), San Jose, California, 2002]). The second approach considered is a form of software bit stuffing (SBS). In both cases, not only the impact on message-length variations is addressed but also the implementation costs (including CPU and memory requirements) involved in creating practical implementation of each technique on a range of appropriate hardware platforms. It is concluded that the SBS technique is more effective in the reduction of message-length variations, but at the cost of an increase in CPU time and memory overheads and a reduction in the available data bandwidth. The choice of the most appropriate technique will, therefore, depend on the application requirements and the available resources. (C) 2009 Elsevier B.V. All rights reserved.
C1 [Nahas, Mouaaz; Pont, Michael J.; Short, Michael] Univ Leicester, Embedded Syst Lab, Leicester LE1 7RH, Leics, England.
C3 University of Leicester
RP Nahas, M (corresponding author), Univ Leicester, Embedded Syst Lab, Univ Rd, Leicester LE1 7RH, Leics, England.
EM mouaaz@yahoo.com; M.Pont@le.ac.uk; mjs61@le.ac.uk
RI Nahas, Mouaaz/AFD-6676-2022
OI Nahas, Mouaaz/0000-0002-1520-4431; Short, Michael/0000-0001-6290-4396
FU UK Government
FX The project described in this paper was supported in part by the UK
   Government (EPSRC-DTA award). The methods referred to in this paper as
   "Nolte A", "Nolte B" and "Nolte C" were introduced in a previous pilot
   study [15].
CR Almeida L, 2002, IEEE T IND ELECTRON, V49, P1189, DOI 10.1109/TIE.2002.804967
   [Anonymous], FLEXRAY COMM SYST PR
   [Anonymous], 2005, HDB NETWORKED EMBEDD
   AYAVOO D, 1965, P UK EMB FOR 2004 BI, P54
   BARREIROS J, 2000, P CEC 2000 C EV COMP
   Broster I, 2001, EUROMICRO, P95, DOI 10.1109/EMRTS.2001.934009
   Buttazzo G., 2005, S COMP SCI
   COTTER F, 1999, 5 IEEE REAL TIM TECH, P33
   COUTINHO FM, 2000, P 7 INT CAN C
   Davis R. I., 2007, REAL TIME SYSTEMS, V35
   Farsi M., 2000, CANOPEN IMPLEMENTATI
   FREDRIKSSON LB, 1994, MECHATRONICS, V4, P159, DOI 10.1016/0957-4158(94)90041-8
   Fuhrer T., 2000, P 7 INT CAN C AMST N
   *INF, 2000, C167CR DEV 16 BIT SI
   JERRI AJ, 1977, P IEEE, V65, P1565, DOI 10.1109/PROC.1977.10771
   *KEIL SOFTW, 2000, C51 COMP OPT 8051 C
   *KEIL SOFTW, 1998, C166 COMP OPT 166 16
   Matheson M, 2004, COMPUT CONTROL ENG, V15, P32, DOI 10.1049/cce:20040507
   MISBAHUDDIN S, 2003, ACS IEEE INT C, P22
   NAHAS M, 2005, P 2 UK EMB FOR, P4
   NAHAS M, 2005, P 10 INT CAN C ROM I
   NAHAS M, 1994, P UK EMB FOR 2004 BI
   *NAT INSTR, 2006, PCI 6035E DAT SHEET
   Nolte T., 2002, P 8 IEEE REAL TIM EM
   NOLTE T, 2001, IEEE IEE REAL TIM EM
   Pazul K., 1999, Controller area network (can) basics, P1
   *PHIL, 2004, LPC2 119 2129 2194 2
   *PHIL, 1996, P8 592 8 BIT MICR ON
   Pont M.J., 2001, PATTERNS TIME TRIGGE
   PROCTOR FM, 2001, P SPIE, V4563
   *R BOSCH GMBH, 1991, CAN SPEC VERS 2 0
   RODRIGUES L, 1998, P 19 IEEE REAL TIM S
   Sevillano JL, 1998, COMPUT COMMUN, V21, P1446, DOI 10.1016/S0140-3664(98)00166-2
   Short M, 2007, IEEE T IND INFORM, V3, P131, DOI 10.1109/TII.2007.898477
   *SIEM, 1997, C5 15C 8 BIT CMOS MI
   Thomesse J. P., 1998, Annual Reviews in Control, V22, P35, DOI 10.1016/S1367-5788(98)00003-0
   Torngren M, 1998, REAL-TIME SYST, V14, P219, DOI 10.1023/A:1007964222989
   Tran E., 1999, THESIS CARNEGIE MELL
   *TX INSTR, 2006, 746S08 DAT
   Verissimo P., 1992, 22 INT S FAULT TOL C
   Zuberi K. M., 1995, Proceedings. Real-Time Technology and Applications Symposium (Cat. No.95TH8055), P240, DOI 10.1109/RTTAS.1995.516221
NR 41
TC 22
Z9 23
U1 0
U2 2
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAY-JUN
PY 2009
VL 55
IS 5-6
BP 344
EP 354
DI 10.1016/j.sysarc.2009.03.004
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 462WZ
UT WOS:000267390200005
DA 2024-07-18
ER

PT J
AU Gellert, A
   Florea, A
   Vintan, L
AF Gellert, Arpad
   Florea, Adrian
   Vintan, Lucian
TI Exploiting selective instruction reuse and value prediction in a
   superscalar architecture
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Superscalar architecture; SMT architecture; Dynamic instruction reuse;
   Load value prediction; Speculative execution; Power consumption
AB In our previously published research we discovered some very difficult to predict branches, called unbiased branches. Since the overall performance of modern processors is seriously affected by misprecliction recovery, especially these difficult branches represent a source of important performance penalties. Our statistics show that about 28% of branches are dependent on critical Load instructions. Moreover, 5.61% of branches are unbiased and depend on critical Loads, too. In the same way, about 21% of branches depend on MUL/DIV instructions whereas 3.76% are unbiased and depend on MUL/DIV instructions. These dependences involve high-penalty mispredictions becoming serious performance obstacles and causing significant performance degradation in executing instructions from wrong paths. Therefore, the negative impact of (unbiased) branches over global performance should be seriously attenuated by anticipating the results of long-latency instructions, including critical Loads. On the other hand, hiding instructions long latencies in a pipelined superscalar processor represents an important challenge itself. We developed a superscalar architecture that selectively anticipates the values produced by high-latency instructions. In this work we are focusing on multiply, division and loads with miss in L1 data cache, implementing a dynamic instruction reuse scheme for the MUL/DIV instructions and a simple last value predictor for the critical Load instructions. Our improved superscalar architecture achieves an average IPC speedup of 3.5% on the integer SPEC 2000 benchmarks, of 23.6% on the floating-point benchmarks, and an improvement in energy-delay product (EDP) of 6.2% and 34.5%, respectively. We also quantified the impact of our developed selective instruction reuse and value prediction techniques in a simultaneous multithreaded architecture (SMT) that implies per thread reuse buffers and load value prediction tables. Our simulation results showed that the best improvements on the SPEC integer applications have been obtained with 2 threads: an IPC speedup of 5.95% and an EDP gain of 10.44%. Although, on the SPEC floating-point programs, we obtained the highest improvements with the enhanced superscalar architecture, the SMT with 3 threads also provides an important IPC speedup of 16.51% and an EDP gain of 25.94%. (C) 2008 Elsevier B.V. All rights reserved.
C1 [Gellert, Arpad; Florea, Adrian; Vintan, Lucian] Lucian Blaga Univ Sibiu, Dept Comp Sci, Sibiu 550025, Romania.
C3 Lucian Blaga University of Sibiu
RP Florea, A (corresponding author), Lucian Blaga Univ Sibiu, Dept Comp Sci, Emil Cioran St 4, Sibiu 550025, Romania.
EM arpad.gellert@ulbsibiu.ro; florea_daa@yahoo.com;
   lucian.vintan@ulbsibiu.ro
RI Florea, Adrian/AAT-2330-2020; Gellert, Arpad/AAT-5007-2021; Florea,
   Adrian/U-4616-2019
OI Florea, Adrian/0000-0003-0278-4825; Gellert, Arpad/0000-0002-5482-967X;
   Florea, Adrian/0000-0003-0278-4825
FU Romanian National Council of Academic Research (CNCSIS) [TD-248/2007,
   A-39/2007]
FX This work was partially supported by the Romanian National Council of
   Academic Research (CNCSIS) through the research Grant Nos. TD-248/2007
   and A-39/2007.
CR [Anonymous], IEEE J SOLID STATE C
   [Anonymous], CSTR05DP01 U NEW YOR
   BROOKS D, 2000, P INT S COMP ARCH VA
   BURGER B, 1997, 1342 U WISC MAD COMP
   CHANG SC, 2008, P AS PAC COMP SYST A
   CITRON D, 2002, P WORKSH DUPL DEC DE
   GELLERT A, 2008, DEV IMPROVING PERFOR
   GELLERT A, 2007, P 12 AS PAC COMP SYS
   GELLERT A, 2006, SCI SUPERCOMPUTING E
   GOLANDER A, 2007, HIPEAC J, V2
   LIAO CH, 2002, P 7 AS PAC COMP SYST
   Lipasti MikkoH., 1996, ACM SIGPLAN NOTICES, P138, DOI DOI 10.1145/248209.237173
   MUTLU O, 2006, IEEE T COMPUTERS, V55
   RICHARDSON S, 1993, P 11 S COMP AR JUL
   Shivakumar P., 2001, Technical report
   Sodani Avinash, 1997, P 24 ANN INT S COMP
   *SPEC2000, SPEC BENCHM PROGR
   VINTAN L, 2006, P 11 AS PAC COMP SYS
NR 18
TC 7
Z9 7
U1 0
U2 4
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAR
PY 2009
VL 55
IS 3
SI SI
BP 188
EP 195
DI 10.1016/j.sysarc.2008.11.002
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 433AS
UT WOS:000265176400006
DA 2024-07-18
ER

PT J
AU Hsu, GH
   Chiang, CF
   Shih, LM
   Hsu, LH
   Tan, JJM
AF Hsu, Guo-Huang
   Chiang, Chieh-Feng
   Shih, Lun-Min
   Hsu, Lih-Hsing
   Tan, Jimmy J. M.
TI Conditional diagnosability of hypercubes under the comparison diagnosis
   model
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Comparison model; Diagnosability; Conditional diagnosability; Hypercube
ID TOPOLOGICAL PROPERTIES; CONNECTION ASSIGNMENT; NETWORK
AB Processor fault diagnosis plays an important role in multiprocessor systems for reliable computing, and the diagnosability of many well-known networks has been explored. Lai et al. proposed a novel measure of diagnosability, called conditional diagnosability, by adding an additional condition that any faulty set cannot contain all the neighbors of any vertex in a system. We make a contribution to the evaluation of diagnosability for hypercube networks under the comparison model and prove that the conditional diagnosability of n-dimensional Hypercube Q(n) is 3(n - 2) + 1 for n >= 5. The conditional diagnosability of Q. is about three times larger than the classical diagnosability of Q(n). (C) 2008 Elsevier B.V. All rights reserved.
C1 [Hsu, Guo-Huang; Chiang, Chieh-Feng; Shih, Lun-Min; Tan, Jimmy J. M.] Natl Chiao Tung Univ, Dept Comp Sci, Hsinchu 300, Taiwan.
   [Hsu, Lih-Hsing] Providence Univ, Dept Comp Sci & Informat Engn, Taichung 43301, Taiwan.
C3 National Yang Ming Chiao Tung University; Providence University - Taiwan
RP Tan, JJM (corresponding author), Natl Chiao Tung Univ, Dept Comp Sci, Hsinchu 300, Taiwan.
EM jmtan@cs.nctu.edu.tw
CR ARMSTRONG JR, 1981, IEEE T COMPUT, V30, P587, DOI 10.1109/TC.1981.1675844
   Chang CP, 1999, INFORM SCIENCES, V113, P147, DOI 10.1016/S0020-0255(98)10045-2
   Chang GY, 2005, IEEE T PARALL DISTR, V16, P314, DOI 10.1109/TPDS.2005.44
   DAHBURA AT, 1984, IEEE T COMPUT, V33, P486, DOI 10.1109/TC.1984.1676472
   ESFAHANIAN AH, 1989, IEEE T COMPUT, V38, P1586, DOI 10.1109/12.42131
   Fan J, 2002, IEEE T PARALL DISTR, V13, P1084
   Fan Jianxi, 1998, Chinese Journal of Computers, V21, P456
   Fan JX, 1998, IEEE T PARALL DISTR, V9, P923, DOI 10.1109/71.722224
   HAKIMI SL, 1974, IEEE T COMPUT, VC 23, P86, DOI 10.1109/T-C.1974.223782
   KAVIANPOUR A, 1991, IEEE T COMPUT, V40, P232, DOI 10.1109/12.73595
   Kulasinghe PD, 1997, INFORM PROCESS LETT, V61, P221, DOI 10.1016/S0020-0190(97)00012-4
   Lai PL, 2005, IEEE T COMPUT, V54, P165, DOI 10.1109/TC.2005.19
   Lai PL, 2004, IEEE T COMPUT, V53, P1064, DOI 10.1109/TC.2004.50
   Maeng J., 1981, P 11 INT S FAULT TOL, P173
   Malek M., 1980, Conference Proceedings of the 7th Annual Symposium on Computer Architecture, P31
   NAJJAR W, 1990, IEEE T COMPUT, V39, P174, DOI 10.1109/12.45203
   PREPARATA FP, 1967, IEEE TRANS ELECTRON, VEC16, P848, DOI 10.1109/PGEC.1967.264748
   SAAD Y, 1988, IEEE T COMPUT, V37, P867, DOI 10.1109/12.2234
   SENGUPTA A, 1992, IEEE T COMPUT, V41, P1386, DOI 10.1109/12.177309
   Wang DJ, 1999, IEEE T COMPUT, V48, P1369, DOI 10.1109/12.817401
   West D.B., 2001, INTRO GRAPH THEORY
   Zheng J, 2005, INFORM PROCESS LETT, V93, P29, DOI 10.1016/j.ipl.2004.09.011
NR 22
TC 87
Z9 93
U1 2
U2 11
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD FEB
PY 2009
VL 55
IS 2
BP 140
EP 146
DI 10.1016/j.sysarc.2008.10.005
PG 7
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 419QO
UT WOS:000264234500006
DA 2024-07-18
ER

PT J
AU Holsmark, R
   Palesi, M
   Kumar, S
AF Holsmark, Rickard
   Palesi, Maurizio
   Kumar, Shashi
TI Deadlock free routing algorithms for irregular mesh topology NoC systems
   with rectangular regions
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT 9th EUROMICRO Conference on Digital System Design - Architectures,
   Methods and Tools
CY AUG 30-SEP 01, 2006
CL Cavtat, CROATIA
SP XILINX, ALDEC
DE Networks on Chip; mesh topology; routing algorithms; wormhole switching;
   deadlock; application specific routing
ID FAULT-TOLERANT; TURN MODEL
AB The simplicity of regular mesh topology Network on Chip (NoC) architecture leads to reductions in design time and manufacturing cost. A weakness of the regular shaped architecture is its inability to efficiently support cores of different sizes. A proposed way in literature to deal with this is to utilize the region concept, which helps to accommodate cores larger than the the size in mesh topology NoC architectures. Region concept offers many new opportunities for NoC design, as well as provides new design issues and challenges. One of the most important among these is the design of an efficient deadlock free routing algorithm. Available adaptive routing algorithms developed for regular mesh topology cannot ensure freedom from deadlocks. In this paper, we list and discuss many new design issues which need to be handled for designing NoC systems incorporating cores larger than the the size. We also present and compare two deadlock free routing algorithms for mesh topology NoC with regions. The idea of the first algorithm is borrowed from the area of fault tolerant networks, where a network topology is rendered irregular due to faults in routers or links, and is adapted for the new context. We compare this with an algorithm designed using a methodology for design of application specific routing algorithms for communication networks. The application specific routing algorithm tries to maximize adaptivity by using static and dynamic communication requirements of the application. Our study shows that the application specific routing algorithm not only provides much higher adaptivity, but also superior performance as compared to the other algorithm in all traffic cases. But this higher performance for the second algorithm comes at a higher area cost for implementing network routers. (C) 2007 Elsevier B.V. All rights reserved.
C1 [Holsmark, Rickard; Kumar, Shashi] Jonkoping Univ, Sch Engn, Embedded Syst Grp, Jonkoping, Sweden.
   [Palesi, Maurizio] Univ Catania, DIIT, Dipartimento Ingn Informat & Telecommun, Fac Ingn, I-95124 Catania, Italy.
C3 Jonkoping University; University of Catania
RP Holsmark, R (corresponding author), Jonkoping Univ, Sch Engn, Embedded Syst Grp, Jonkoping, Sweden.
EM hori@jth.hj.se
RI Palesi, Maurizio/ISB-0068-2023
OI Palesi, Maurizio/0000-0003-3129-0664
CR Ascia G, 2006, J UNIVERS COMPUT SCI, V12, P370
   Bolotin E, 2004, ICECS 2004: 11TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, P479
   BOLOTIN E, 2007, ROUTING TABLE MINIMI
   BOPPANA RV, 1995, IEEE T COMPUT, V44, P848, DOI 10.1109/12.392844
   Chang JM, 2000, IEEE T COMPUT AID D, V19, P732, DOI 10.1109/43.851989
   Chen KH, 1998, J INF SCI ENG, V14, P765
   Chiu GM, 2000, IEEE T PARALL DISTR, V11, P729, DOI 10.1109/71.877831
   DALLY WJ, 1987, IEEE T COMPUT, V36, P547, DOI 10.1109/TC.1987.1676939
   Dally WJ, 2001, DES AUT CON, P684, DOI 10.1109/DAC.2001.935594
   DALLY WJ, 1993, IEEE T PARALL DISTR, V4, P466, DOI 10.1109/71.219761
   DUATO J, 1993, IEEE T PARALL DISTR, V4, P1320, DOI 10.1109/71.250114
   Duato J., 2002, INTERCONNECTION NETW
   Fleury E, 1998, IEEE T PARALL DISTR, V9, P626, DOI 10.1109/71.707539
   Flich J., 2007, 1 IEEE ACM INT S NET
   GLASS CJ, 1994, J ACM, V41, P874, DOI 10.1145/185675.185682
   Guerrier P., 2000, Proceedings Design, Automation and Test in Europe Conference and Exhibition 2000 (Cat. No. PR00537), P250, DOI 10.1109/DATE.2000.840047
   HOLSMARK R, 2007, J INFORM SCI ENG, V23
   HOLSMARK R, 2006, EUROMICRO C DIG SYST, P696
   Holsmark R, 2005, Norchip 2005, Proceedings, P40
   Hu JC, 2005, IEEE T COMPUT AID D, V24, P551, DOI 10.1109/TCAD.2005.844106
   Ishiwata S, 2003, IEEE J SOLID-ST CIRC, V38, P530, DOI 10.1109/JSSC.2002.808291
   Kumar S, 2002, IEEE COMP SOC ANN, P117, DOI 10.1109/ISVLSI.2002.1016885
   LEI T, 2003, EUROMICRO S DIG SYST
   MEJIA A, 2006, PAR DISTR PROC S APR
   Murali S, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P896, DOI 10.1109/DATE.2004.1269002
   Murali S, 2006, DES AUT CON, P845, DOI 10.1109/DAC.2006.229239
   NEEB C, 2006, EUROMICRO C DIG SYST, P675
   NI LM, 1993, COMPUTER, V26, P62, DOI 10.1109/2.191995
   Ogras UY, 2006, IEEE T VLSI SYST, V14, P693, DOI 10.1109/TVLSI.2006.878263
   Palesi Maurizio, 2007, Proceedings of the 4th International Conference IEEE SUPPORT Hardware/software codesign and system synthesis, CODES+ISSS '06, P142
   PALESI M, 2007, 14 REC ARCH WORKSH M
   PALESI M, 2006, SAMOS, V6
   PANDE PP, 2005, P INT S CIRC SYST IS, V5, P217
   Srinivasan K, 2006, IEEE T VLSI SYST, V14, P407, DOI 10.1109/TVLSI.2006.871762
   Vaidya AS, 1999, FIFTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, P236, DOI 10.1109/HPCA.1999.744375
   Vellanki P, 2005, INTEGRATION, V38, P353, DOI 10.1016/j.vlsi.2004.07.009
   Wang X, 2005, ISSCS 2005: International Symposium on Signals, Circuits and Systems, Vols 1 and 2, Proceedings, P55
   Wu J, 2003, IEEE T COMPUT, V52, P1154, DOI 10.1109/TC.2003.1228511
   Zhou JP, 2000, I-SPAN 2000: INTERNATIONAL SYMPOSIUM ON PARALLEL ARCHITECTURES ALGORITHMS AND NETWORKS, PROCEEDINGS, P94, DOI 10.1109/ISPAN.2000.900268
NR 39
TC 21
Z9 21
U1 0
U2 6
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAR-APR
PY 2008
VL 54
IS 3-4
BP 427
EP 440
DI 10.1016/j.sysarc.2007.07.005
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 312XK
UT WOS:000256705500007
DA 2024-07-18
ER

PT J
AU Michallidis, PD
   Margaritis, KG
AF Michallidis, Panagiotis D.
   Margaritis, Konstantinos G.
TI Processor array architectures for flexible approximate string matching
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE approximate string matching; application specific processor arrays;
   parallel algorithms; VLSI architectures
ID ALGORITHM; PARALLEL
AB In this paper, we present linear processor array architectures for flexible approximate string matching. These architectures are based on parallel realization of dynamic programming and non-deterministic finite automaton algorithms. The algorithms consist of two phases, i.e. preprocessing and searching. Then, starting from the data dependence graphs of the searching phase, parallel algorithms are derived, which can be realized directly onto special purpose processor array architectures for approximate string matching. Further, the preprocessing phase is also accommodated onto the same processor array designs. Finally, the proposed architectures support flexible patterns i.e. patterns with a "don't care" symbol, patterns with a complement symbol and patterns with a class symbol. (C) 2007 Elsevier B.V. All rights reserved.
C1 [Michallidis, Panagiotis D.; Margaritis, Konstantinos G.] Univ Macedonia, Dept Appl Informat, Parallel & Distributed Proc Lab, Thessaloniki 54006, Greece.
C3 University of Macedonia
RP Michallidis, PD (corresponding author), Univ Macedonia, Dept Appl Informat, Parallel & Distributed Proc Lab, 156 Egnatia St,POB 1591, Thessaloniki 54006, Greece.
EM panosm@uom.gr; kmarg@uom.gr
RI Margaritis, Konstantinos G/B-2059-2010; Michailidis, Panagiotis
   D./A-3236-2011
OI Margaritis, Konstantinos G/0000-0002-1750-5115; Michailidis, Panagiotis
   D./0000-0003-3559-274X
CR [Anonymous], 1980, J. Algorithms, DOI [DOI 10.1016/0196-6774(80)90016-4, 10.1016/0196-6774(80)90016-4.1, DOI 10.1016/0196-6774(80)90016-4.1]
   BaezaYates R, 1999, ALGORITHMICA, V23, P127, DOI 10.1007/PL00009253
   BAEZAYATES R, 1992, COMMUN ACM, V35, P74, DOI 10.1145/135239.135243
   BAEZAYATES R, 1996, P SOFSEM 96 THEOR PR
   BERTOSSI AA, 1994, J PARALLEL DISTR COM, V22, P229, DOI 10.1006/jpdc.1994.1083
   CHENG HD, 1987, PATTERN RECOGN, V20, P125, DOI 10.1016/0031-3203(87)90023-9
   *COMP LTD, 1994, BIOCC INF PACK
   FOSTER MJ, 1980, COMPUTER, V13, P26, DOI 10.1109/MC.1980.1653338
   GALIL Z, 1995, J ASSOC COMPUT MACH, V42, P908, DOI 10.1145/210332.210341
   Guccione SA, 2002, LECT NOTES COMPUT SC, V2438, P1168
   GUERDOUXJAMET P, 1996, P EUROPAR
   Hoang D. T., 1993, Proceedings IEEE Workshop on FPGAs for Custom Computing Machines (Cat. No.93TH0535-5), P185, DOI 10.1109/FPGA.1993.279464
   HOANG DT, 1992, CS9222 BROWN U PROV
   HOANG DT, 1992, P INT WORKSH FIELD P
   HUGHEY R, 1988, P INT C SYST ARR, P41
   JIANG CB, 1993, COMPUT FLUID DYN J, V1, P443
   Kung S. Y., 1988, VLSI array processors
   LANDAU GM, 1989, J ALGORITHM, V10, P157, DOI 10.1016/0196-6774(89)90010-2
   LAVENIER D, 1998, SIAM NEWS, V31, P6
   LAVENIER D, 1996, 988 IRISA
   LIPTON RJ, 1985, P CHAP HILL C VLSI, P363
   LOPRESTI DP, 1987, COMPUTER, V20, P98, DOI 10.1109/MC.1987.1663629
   LOPRESTI DP, 1991, P ADV RES VLSI, P138
   Margaritis K. G., 1997, PARALLEL ALGORITHMS, V11, P45
   MASEK WJ, 1980, J COMPUT SYST SCI, V20, P18, DOI 10.1016/0022-0000(80)90002-1
   MEGSON GM, 1990, ELECTRON LETT, V26, P2040, DOI 10.1049/el:19901316
   Michailidis PD, 2002, INT J COMPUT MATH, V79, P867, DOI 10.1080/00207160212111
   Myers G, 1999, J ACM, V46, P395, DOI 10.1145/316542.316550
   Navarro G, 2001, ACM COMPUT SURV, V33, P31, DOI 10.1145/375360.375365
   NAVARRO G, 2000, ACM J EXPT ALGORITHM, V5
   OLIVER T, 2005, P FPGA 05
   Puttegowda K, 2003, 16TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, P561, DOI 10.1109/ICVD.2003.1183193
   Sastry R., 1993, Proceedings 1993 IEEE International Conference on Computer Design: VLSI in Computers and Processors (Cat. No.93CH3335-7), P402, DOI 10.1109/ICCD.1993.393344
   SASTRY R, 1995, IEEE T PATTERN ANAL, V17, P824, DOI 10.1109/34.400575
   SIDHU R, 1999, P INT S FIELD PROGR
   Sidhu R., 2001, P IEEE S FIELD PROGR
   *TIMELOGIC CORP, 2002, DEC BIOINF ACC SOL
   UKKONEN E, 1985, J ALGORITHM, V6, P132, DOI 10.1016/0196-6774(85)90023-9
   WAGNER RA, 1974, J ACM, V21, P168, DOI 10.1145/321796.321811
   WU S, 1992, COMMUN ACM, V35, P83, DOI 10.1145/135239.135244
   Wu S, 1996, ALGORITHMICA, V15, P50, DOI 10.1007/BF01942606
   Yu CW, 2003, LECT NOTES COMPUT SC, V2778, P375
NR 42
TC 3
Z9 5
U1 0
U2 2
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN-FEB
PY 2008
VL 54
IS 1-2
BP 35
EP 54
DI 10.1016/j.sysarc.2007.03.004
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 311OB
UT WOS:000256608400004
DA 2024-07-18
ER

PT J
AU Scheuermann, B
   Janson, S
   Middendorf, M
AF Scheuermann, Bernd
   Janson, Stefan
   Middendorf, Martin
TI Hardware-oriented ant colony optimization
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE ant colony optimization; hardware algorithm; FPGAs
ID IMPLEMENTATION
AB A new kind of ant colony optimization (ACO) algorithm is proposed that is suitable for an implementation in hardware. The new algorithm - called Counter-based ACO - allows to systolically pipe artificial ants through a grid of processing cells. Various features of this algorithm have been designed so that it can be mapped easily to field-programmable gate arrays (FPGAs). Examples are a new encoding of pheromone information and a new method to define the decision sequence of ants. Experimental results that are based on simulations for the traveling salesperson problem and the quadratic assignment problem are presented to evaluate the proposed techniques. (c) 2006 Elsevier B.V. All rights reserved.
C1 Univ Leipzig, Dept Comp Sci, D-04103 Leipzig, Germany.
   SAP Res, D-76131 Karlsruhe, Germany.
C3 Leipzig University; SAP
RP Scheuermann, B (corresponding author), Univ Leipzig, Dept Comp Sci, Johannisgasse 26, D-04103 Leipzig, Germany.
EM bernd.scheuermann@sap.com; janson@informatik.uni-leipzig.de;
   middendorf@informatik.uni-leipzig.de
RI Middendorf, Martin/AAF-6805-2019
OI Middendorf, Martin/0000-0002-5426-1092; Scheuermann,
   Bernd/0009-0009-6724-4222
CR Ackermann J, 2001, COMPUT PHYS COMMUN, V140, P293, DOI 10.1016/S0010-4655(01)00242-9
   *ALT CORP, 2004, STRAT 2 DEV HDB
   [Anonymous], 2004, ANT COLONY OPTIMIZAT
   Aporntewan C, 2001, IEEE C EVOL COMPUTAT, P624, DOI 10.1109/CEC.2001.934449
   Bland IM, 1998, IEEE SYMPOSIUM ON FPGAS FOR CUSTOM COMPUTING MACHINES, PROCEEDINGS, P260, DOI 10.1109/FPGA.1998.707907
   Blum C., 2001, Proceedings of MIC, V2, P399
   Burkard RE, 1997, J GLOBAL OPTIM, V10, P391, DOI 10.1023/A:1008293323270
   Dorigo M., 1997, IEEE Transactions on Evolutionary Computation, V1, P53, DOI 10.1109/4235.585892
   Dorigo M, 1996, IEEE T SYST MAN CY B, V26, P29, DOI 10.1109/3477.484436
   Dorigo M, 1999, NEW IDEAS OPTIMIZATI, P11
   Goldberg David E, 1989, GENETIC ALGORITHMS S
   GRAHAM PS, 2005, GOKHALE RECONFIGURAB
   Guntsch M, 2002, LECT NOTES COMPUT SC, V2279, P72
   Guntsch M, 2001, LECT NOTES COMPUT SC, V2037, P213
   Janson S, 2005, WILEY SER PARA DIST, P171, DOI 10.1002/0471739383.ch8
   Merkle D., 2002, Genetic Programming and Evolvable Machines, V3, P345, DOI 10.1023/A:1020936909085
   Merkle D, 2001, LECT NOTES COMPUT SC, V2037, P484
   MERKLE D, 2002, P GEN EV COMP C GECC, P105
   Mitchell M., 1998, INTRO GENETIC ALGORI
   Randall M, 2002, J PARALLEL DISTR COM, V62, P1421, DOI 10.1006/jpdc.2002.1854
   Reinelt G., 1991, ORSA Journal on Computing, V3, P376, DOI 10.1287/ijoc.3.4.376
   Scheuermann B, 2004, APPL SOFT COMPUT, V4, P303, DOI 10.1016/j.asoc.2004.03.008
   Stützle T, 2000, FUTURE GENER COMP SY, V16, P889, DOI 10.1016/S0167-739X(00)00043-1
   Trimberger S.M., 1994, FIELD PROGRAMMABLE G
   Van Laarhoven P., 1987, SIMULATED ANNEALING
   *XIL INC, 2005, VIRT 4 US GUID
NR 26
TC 7
Z9 7
U1 1
U2 3
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUL
PY 2007
VL 53
IS 7
BP 386
EP 402
DI 10.1016/j.sysarc.2006.12.002
PG 17
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 184NY
UT WOS:000247649900005
DA 2024-07-18
ER

PT J
AU Pedrycz, W
AF Pedrycz, Witold
TI Quantitative logic-based framework for agile methodologies
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT ACM Workshop on Quantitative Techniques for Software Process
CY OCT 31-NOV 05, 2004
CL Newport Beach, CA
SP ACM
DE agile methodology; extreme programming; logic framework of modeling;
   uncertainty; logic networks; fuzzy logic; learning and calibration of
   logic models
AB Agile methodologies and Extreme programming are the new and highly promising endeavors in Software Engineering. By addressing the important issue of dealing with continuously changing requirements we are faced with panoply of new problems and a genuine need to revisit some principles and classic models of software developments. When it comes to the management of software projects and a way in which we are looking at the software processes and underlying practices, it becomes apparent that in the management practices the issue of uncertainty needs to be quantified and fully addressed. Similarly, it becomes of interest to develop lightweight models of software quality and software processes that are easy to construct and modify as well are transparent to the developer and manager. Given these arguments, in this study we propose logic models based upon the mechanisms of multivalued and fuzzy logic. The realization of such models gives rise to so-called logic networks that are easy to construct, calibrate and interpret. (C) 2006 Elsevier B.V. All rights reserved.
C1 Univ Alberta, Dept Elect & Comp Engn, Edmonton, AB T6R 2G7, Canada.
   Polish Acad Sci, Syst Res Inst, PL-01447 Warsaw, Poland.
C3 University of Alberta; Polish Academy of Sciences; Systems Research
   Institute of the Polish Academy of Sciences
RP Pedrycz, W (corresponding author), Univ Alberta, Dept Elect & Comp Engn, Edmonton, AB T6R 2G7, Canada.
EM pedrycz@ee.ualberta.ca
CR Alshayeb M, 2005, J SYST SOFTWARE, V74, P269, DOI 10.1016/j.jss.2004.02.002
   Ambler Scott, 2002, Agile modeling: effective practices for extreme programming and the unified process
   Beck K, 1999, COMPUTER, V32, P70, DOI 10.1109/2.796139
   HIROTA K, 1994, IEEE T FUZZY SYST, V2, P151, DOI 10.1109/91.277963
   MARCHESI M, 2003, LECT NOTES COMPUTER
   Marchesi M., 2002, EXTREME PROGRAMMING
   Pedrycz W., 1993, IEEE Transactions on Fuzzy Systems, V1, P254, DOI 10.1109/91.251926
   PEDRYCZ W, 1993, FUZZY SET SYST, V56, P1, DOI 10.1016/0165-0114(93)90181-G
   PEDRYCZ W, 1991, IEEE T PATTERN ANAL, V13, P289, DOI 10.1109/34.75517
   PEDRYCZ W, 1991, FUZZY SET SYST, V40, P77, DOI 10.1016/0165-0114(91)90047-T
   Pedrycz W., 1998, An introduction to fuzzy sets: analysis and design
   Sillitti A, 2004, IKE '04: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON INFORMATION AND KNOWLEDGE ENGNINEERING, P419
   Succi G, 2003, EUROMICRO CONF PROC, P11
NR 13
TC 1
Z9 1
U1 0
U2 6
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2006
VL 52
IS 11
BP 700
EP 707
DI 10.1016/j.sysarc.2006.06.014
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 106WW
UT WOS:000242133700011
DA 2024-07-18
ER

PT J
AU Park, HS
   Lee, SM
   Baik, DK
AF Park, HS
   Lee, SM
   Baik, DK
TI Class-based request control system in multimedia contents service
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
AB This paper proposed the system and the algorithm for controlling clients' service requests using the CRM of multimedia contents service through client segmentation, based on a site's revenues. Thus, clients with higher profitability will have more chances of accessing media server resources. Likewise, controlling the service requests of all clients will enable controlling the use of network resources. To realize the system, K-Means Method was applied to the analysis of the clients' data as the first step. The clients were classified into four classes (First Class, Second Class, Third Class and Fourth Class). Two experiments were conducted to evaluate the performance of the system. The first experiment is the comparison of the number of admitted streams of proposed algorithm with other algorithm. In the second experiment, the renewal rates in the two cases were compared. Specifically, the renewal rates of the group of clients with expired contracts where the new algorithm was applied and those of the control group were evaluated. The renewal rate was higher in the group where the new algorithm was applied, suggesting an improvement in the satisfaction level of clients and revenues. (c) 2005 Elsevier B.V. All rights reserved.
C1 Kyungin Womens Coll, Dept Comp & Informat Technol, Inchon 407740, South Korea.
   Korea Univ, Dept Comp Sci & Engn, Seoul, South Korea.
C3 Korea University
RP Kyungin Womens Coll, Dept Comp & Informat Technol, Inchon 407740, South Korea.
EM edpsphs@kic.ac.kr; leesm@kic.ac.kr; baik@software.korea.ac.kr
CR AHN SH, 2003, COMMUNICATION REV, V13, P9
   AN KS, 2002, J KOREA INFORMATIO B, V9, P389
   BERSON A, 2003, BUILDING DATA MINING, P4
   BERSON S, 1999, P ACM SIGMOD, P79080
   CHEN Z, 1998, P 4 WORLD WID WEB C
   Choi IY, 2003, REDOX REP, V8, P51, DOI 10.1179/135100003125001251
   COLIN W, 2000, IBM BUSINESS INTELLI
   DANGLER J, 1996, P INT DISTR MULT SYS, P245
   FREEDMAN C, 2000, SIGMOD           JUN
   Han J., 2012, Data Mining, P393, DOI [DOI 10.1016/B978-0-12-381479-1.00009-5, 10.1016/B978-0-12-381479-1.00009-5]
   HERIS J, 2000, J PARALLEL DISTRIBUT, V30, P147
   KAMAKULA W, 1998, J MARKETING RES, V5, P157
   KIM MK, 2002, TELECOMMUNICATIONS R, V12, P970
   KIM SW, 2000, TELECOMMUNICATION RE, V1, P201
   Kim W, 2003, IEEE MULTIMEDIA, V9, P43
   LEE W, 2000, P ACM MULT C
   MARTIV C, 1997, J DIGITAL LIB
   MOBASHER B, 2000, EC WEB
   MRAZEK J, 1999, PKDD
   NERGES G, 1997, P IEEE INT WORKSH RE
   ODZEN B, 1996, P INT C MULT COMP SY, P580
   OZDEN B, 1996, P ACM SIGMOD INT C M, P79
   Park HS, 2004, LECT NOTES COMPUT SC, V3347, P237
   Qiming Chen, 2000, Databases in Networked Information Systems. International Workshop DNIS 2000. Proceedings (Lecture Notes in Computer Science Vol.1966), P1
   REDDY ALN, 1998, P ACM MULT C AUG
   SAWERIS N, 2002, J KISS, V29
   SHENOY P, 1995, ACM COMPUTING SURVEY, V27
   Vin H. M., 1994, Proceedings of the International Conference on Multimedia Computing and Systems (Cat. No.94TH0631-2), P234, DOI 10.1109/MMCS.1994.292458
   VIN HM, 1997, P ACM INT WORKSH RES
   Wedel M., 2012, MARKET SEGMENTATION
   WU K, 1998, CONSUMPTION BASED BU
NR 31
TC 0
Z9 0
U1 0
U2 0
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAR
PY 2006
VL 52
IS 3
BP 184
EP 198
DI 10.1016/j.sysarc.2005.05.001
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 019OG
UT WOS:000235846000004
DA 2024-07-18
ER

PT J
AU Ramachandran, S
   Srinivasan, S
AF Ramachandran, S
   Srinivasan, S
TI Design and FPGA implementation of an MPEG based video scalar with
   reduced on-chip memory utilization
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT Euromicro Symposium on Digital System Design
CY SEP 01-06, 2003
CL BELEK, TURKEY
DE video scaling; interpolation; decimation; multi-rate signal processing;
   FIR filter; compression; codec
AB A new algorithm and a novel architecture suitable for FPGA/ASIC implementation of a video scalar is presented in this paper. The scheme proposed here results in enormous savings of memory normally required, without compromising on the image quality. In the present work, SVGA compatible video sequence is scaled up to XGA format. The up scaling operation for a video sequence is carried out by scaling up the image input, followed by down scaling and filtering. The FPGA implementation of the proposed video-scaling algorithm is capable of processing high-resolution, color pictures of sizes of up to 1024 x 768 pixels at the real time video rate of 30 frames/s. The video scalar is capable of scaling down XGA format to SVGA format as well. The design has been realized by RTL compliant Verilog coding, and fits into a single chip with a gate count utilization of two million gates. For lower resolution pictures, the mapped device can be scaled down. The present FPGA implementation compares favorably with another ASIC implementation.
   Also, an MPEG-2 codec implementation is presented for use in applications, where the video scalar and codec may be used to reduce transmission bit rate. Transmission of high resolution pictures of XGA format and above, even after effecting compression, demand very high serial channel bandwidth requirement, far exceeding the prescribed maximum by MPEG-2 standards. This can be circumvented by down scaling and then effecting compression before transmission, trading off for a little image quality, as presented in this paper. (c) 2004 Elsevier B.V. All rights reserved.
C1 Indian Inst Technol, Dept Elect Engn, Digital Syst Design Lab, Madras 600036, Tamil Nadu, India.
C3 Indian Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Madras
RP Indian Inst Technol, Dept Elect Engn, Digital Syst Design Lab, Madras 600036, Tamil Nadu, India.
EM ramachandran_ns@yahoo.com; srini@ee.iitm.ernet.in
CR ERUP L, 1993, IEEE T COMMUN, V41, P998, DOI 10.1109/26.231921
   *FUJ MIC AM, 2000, MB86291
   Grayver E, 2002, VLSI DES, V14, P363, DOI 10.1080/10655140290011177
   Ramachandran S, 2002, MICROPROCESS MICROSY, V25, P449, DOI 10.1016/S0141-9331(01)00138-7
   Ramachandran S, 1999, ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 3, P375, DOI 10.1109/ISCAS.1999.778863
   RAMACHANDRAN S, 2000, IEEE INT S CIRC SYST, P1607
   RAMASWAMY A, 1997, SIGN SYST COMP AS C, V2, P1691
   SAMUELI H, 1992, P IEEE INT S CIRC SY, P1065
   Vaidyanathan P. P., 1993, MULTIRATE SYSTEMS FI
   Yoon SH, 1998, PROCEEDINGS OF THE ASP-DAC '98 - ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 1998 WITH EDA TECHNO FAIR '98, P157, DOI 10.1109/ASPDAC.1998.669436
NR 10
TC 4
Z9 4
U1 0
U2 1
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUN-JUL
PY 2005
VL 51
IS 6-7
BP 435
EP 450
DI 10.1016/j.sysarc.2004.07.008
PG 16
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 936ZD
UT WOS:000229893300008
DA 2024-07-18
ER

PT J
AU Martins, E
   Almeida, L
   Fonseca, JA
AF Martins, E
   Almeida, L
   Fonseca, JA
TI An FPGA-based coprocessor for real-time fieldbus traffic scheduling -
   architecture and implementation
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE real-time communication; fieldbus; traffic control; scheduling;
   coprocessors
AB Distributed computer control systems used nowadays in the industry need often to meet requirements of on-line reconfigurability so they can adjust dynamically to changes in the application environment or to evolving specifications. The communication network connecting the computer nodes, commonly a fieldbus system, must use therefore dynamic scheduling strategies, together with on-line admission control procedures that test the validity of all changes in order to guarantee the satisfaction of real-time constraints. These are both very computationally demanding tasks, something that has precluded their wide adoption. However, these algorithms also embed sufficient levels of parallelism to grant them benefits from implementations in dedicated hardware.
   This paper presents a scheduling coprocessor that executes dynamic real-time traffic scheduling and schedulability analysis. The FPGA-based implementation described here supports multiple scheduling policies and was tailored for the FTT-CAN protocol, but it can be used also in other fieldbuses relying on centralized scheduling. The coprocessor generates schedules in about two orders of magnitude less time than any practical network elementary cycle duration. The time to execute a schedulability test is deterministic. An evaluation based on the SAE benchmark yielded a worstcase execution time of 1.4 ms.
   The paper starts by discussing the scheduling problem being addressed. It describes then the coprocessor functionality and architecture, highlighting important design decisions, and its latest implementation. Finally the coprocessor performance evaluation is presented. (C) 2004 Elsevier B.V. All rights reserved.
C1 Univ Aveiro, IEETA, DET, Dept Elect, P-3810193 Aveiro, Portugal.
C3 Universidade de Aveiro
RP Univ Aveiro, IEETA, DET, Dept Elect, P-3810193 Aveiro, Portugal.
EM evm@det.ua.pt; Ida@de-t.ua.pt; jaf@det.ua.pt
RI Fonseca, José/AAP-3471-2021; Almeida, Luis/K-2054-2014
OI Almeida, Luis/0000-0002-9544-3028; Fonseca, Jose/0000-0001-5386-0782;
   Martins, Ernesto/0000-0001-9870-4070
CR Adomat J., 1996, Proceedings of the Eighth Euromicro Workshop on Real-Time Systems, P164, DOI 10.1109/EMWRTS.1996.557849
   ALMEIDA L, 2002, IEEE T IND EL, V49
   ALMEIDA L, 2001, EUR C REAL TIM SYST
   Burleson W., 1993, Proceedings 1993 IEEE International Conference on Computer Design: VLSI in Computers and Processors (Cat. No.93CH3335-7), P140, DOI 10.1109/ICCD.1993.393392
   Carreira P.M., 1999, THESIS U AVEIRO AVEI
   Hildebrandt J, 1999, PROCEEDINGS OF THE 11TH EUROMICRO CONFERENCE ON REAL-TIME SYSTEMS, P208, DOI 10.1109/EMRTS.1999.777467
   KIM B, 1997, P REAL TIM SYST S DE, P210
   Kopetz H., 1997, REAL TIME SYSTEMS DE
   LINDH L, 1991, P INT C COMP DES ICC, P401
   LINDH L, 1995, IEEE REAL TIM TECHN
   Martins E, 2002, MICROPROCESS MICROSY, V26, P97, DOI 10.1016/S0141-9331(01)00149-1
   NIEHAUS D, 1993, REAL-TIME SYSTEMS SYMPOSIUM: PROCEEDINGS, P106, DOI 10.1109/REAL.1993.393510
   PEDREIRAS P, 2000, 16 IFAC WORKSH DISTR
   PEDREIRAS P, 2002, FTT ETHERNET ECRTS 2, V5
   PICKER D, 1995, IEEE T VLSI SYST, V3, P245, DOI 10.1109/92.386224
   Stankovic JA, 1996, ACM COMPUT SURV, V28, P751, DOI 10.1145/242223.242291
   Tindell K., 1994, P IFAC WORKSH DISTR
   1993, J20561 SAE
NR 18
TC 2
Z9 3
U1 0
U2 1
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2005
VL 51
IS 1
BP 29
EP 44
DI 10.1016/j.sysarc.2004.06.003
PG 16
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 887YZ
UT WOS:000226342700003
DA 2024-07-18
ER

PT J
AU Ould-Khaoua, M
   Loucif, S
   Rabbi, FA
AF Ould-Khaoua, M
   Loucif, S
   Rabbi, FA
TI On the performance of multicomputer interconnection networks
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE multicomputers; interconnection networks; channel bandwidth constraints;
   performance comparison
ID MODEL; CUBES
AB Several researchers have analysed the performance of k-ary n-cubes taking into account channel bandwidth constraints imposed by implementation technology, namely the constant wiring density and pin-out constraints for VLSI and multiple-chip technology respectively. For instance, Dally [IEEE Trans. Comput. 39(6) (1990) 775], Abraham [Issues in the architecture of direct interconnection networks schemes for multiprocessors, Ph.D. thesis, University of Illinois at Urbana-Champaign, 1992], and Agrawal [IEEE Trans. Parallel Distributed Syst. 2(4) (1991) 398] have shown that low-dimensional k-ary n-cubes (known as tori) outperform their high-dimensional counterparts (known as hypercubes) under the constant wiring density constraint. However, Abraham and Agrawal have arrived at an opposite conclusion when they considered the constant pin-out constraint. Most of these analyses have assumed deterministic routing, where a message always uses the same network path between a given pair of nodes. More recent multicomputers have incorporated adaptive routing to improve performance. This paper re-examines the relative performance merits of the torus and hypercube in the context of adaptive routing. Our analysis reveals that the torus manages to exploit its wider channels under light traffic. As traffic increases, however, the hypercube can provide better performance than the torus. Our conclusion under the constant wiring density constraint is different from that of the works mentioned above because adaptive routing enables the hypercube to exploit its richer connectivity to reduce message blocking. (C) 2003 Elsevier B.V. All rights reserved.
C1 Univ Glasgow, Dept Comp Sci, Glasgow G12 8RZ, Lanark, Scotland.
   United Arab Emirates Univ, Dept Math Comp, Al Ain, U Arab Emirates.
   Univ New S Wales, Sch Informat Syst, Sydney, NSW 2052, Australia.
C3 University of Glasgow; United Arab Emirates University; University of
   New South Wales Sydney
RP Ould-Khaoua, M (corresponding author), Univ Glasgow, Dept Comp Sci, Glasgow G12 8RZ, Lanark, Scotland.
EM mohamed@dcs.gla.ac.uk
OI Loucif, Samia/0000-0003-0350-0396
CR ABRAHAM S, 1992, THESIS U ILLINOIS UR
   AGARWAL A, 1991, IEEE T PARALL DISTR, V2, P398, DOI 10.1109/71.97897
   AGARWAL A, 1995, ACM COMP AR, P2, DOI 10.1109/ISCA.1995.524544
   ANDERSON E, 1997, P SUP C
   Anderson JR, 2000, IEEE T PARALL DISTR, V11, P21, DOI 10.1109/71.824636
   Basak D, 1996, IEEE T PARALL DISTR, V7, P962, DOI 10.1109/71.536940
   BOURA Y, 1994, P INT WORKSH PAR PRO, P11
   Chien AA, 1998, IEEE T PARALL DISTR, V9, P150, DOI 10.1109/71.663877
   Dally W. J., 1994, Parallel Computer Routing and Communication. First International Workshop, PCRCW '94. Proceedings, P241
   DALLY WJ, 1987, IEEE T COMPUT, V36, P547, DOI 10.1109/TC.1987.1676939
   DALLY WJ, 1990, IEEE T COMPUT, V39, P775, DOI 10.1109/12.53599
   DALLY WJ, 1992, IEEE T PARALL DISTR, V3, P194, DOI 10.1109/71.127260
   DRAPER JT, 1994, J PARALLEL DISTR COM, V23, P202, DOI 10.1006/jpdc.1994.1132
   DUATO J, 1993, IEEE T PARALL DISTR, V4, P1320, DOI 10.1109/71.250114
   DUATO J, 1996, P 2 INT EUR PAR C, P205
   Duato J., 1997, INTERCONNECTION NETW
   Fillo M, 1997, INT J PARALLEL PROG, V25, P183, DOI 10.1007/BF02700035
   Hsu W. T.-Y., 1992, Proceedings. Sixth International Parallel Processing Symposium (Cat. No.92TH0419-2), P580, DOI 10.1109/IPPS.1992.222964
   KESSLER RE, 1993, COMPCON SPRING 93, P176
   KIM J, 1994, IEEE T COMPUT, V43, P806, DOI 10.1109/12.293259
   KLEINROCK L, 1975, QUEUEING SYST, V1
   Laudon J., 1997, P 24 INT S COMP ARCH, P241, DOI DOI 10.1145/384286.264206
   LIN X, 1993, P INT C PAR PROC, P294
   LINDER DH, 1991, IEEE T COMPUT, V40, P2, DOI 10.1109/12.67315
   Loucif S, 2000, TELECOMMUN SYST, V13, P111, DOI 10.1023/A:1019131704035
   Mackenzie L, 2000, INT J HIGH PERFORM C, V14, P252, DOI 10.1177/109434200001400307
   *N CUB CO, 1990, NCUBE 2 PROC MAN
   NI L, 1993, IEEE COMPUT, V256, P62
   NOAKES M, 1990, ADVANCED RESEARCH IN VLSI : PROCEEDINGS OF THE SIXTH MIT CONFERENCE, P179
   Ould-Khaoua M, 1999, IEEE T COMPUT, V48, P1297, DOI 10.1109/12.817384
   Ould-Khaoua M, 1999, MICROPROCESS MICROSY, V22, P509, DOI 10.1016/S0141-9331(98)00114-8
   Sarbazi-Azad H, 2001, PERFORM EVALUATION, V43, P165, DOI 10.1016/S0166-5316(00)00049-3
   SCOTT SL, 1994, IEEE T PARALL DISTR, V5, P2, DOI 10.1109/71.262584
   Su C, 1993, P INT C PAR PROC, P175
NR 34
TC 1
Z9 1
U1 0
U2 0
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2004
VL 50
IS 9
BP 563
EP 574
DI 10.1016/j.sysarc.2003.09.008
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 846CX
UT WOS:000223293700003
DA 2024-07-18
ER

PT J
AU Xu, R
   Zhou, YW
   Yang, QL
   Yang, KW
   Han, Y
   Yang, B
   Xia, Z
AF Xu, Ran
   Zhou, Yanwei
   Yang, Qiliang
   Yang, Kunwei
   Han, Yu
   Yang, Bo
   Xia, Zhe
TI An efficient and secure certificateless aggregate signature scheme
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Certificateless crptography; Certificateless aggregate signature;
   Provable security
AB In recent years, the Internet of Things (IoT) has been developing rapidly and popularizing the world. Smart home is one of its important applications, the devices and household appliances are connected together through the network to provide intelligent services. However, malicious attacks often occur during the transmission of data information, resulting in data leakage or data changes. Therefore, it is necessary to ensure the integrity and availability of data. Based on this, we propose a new pairing-free certificateless aggregate signature (CLAS) scheme, which achieves efficient authentication of multiple messages and improves the verification rate. In addition, we demonstrate its security based on the hardness of the elliptic curve discrete logarithm problem in the random oracle model. Comparison with other CLAS schemes proves that our scheme has better security and higher efficiency through performance analysis.
C1 [Xu, Ran; Zhou, Yanwei; Yang, Kunwei; Han, Yu; Yang, Bo] Shaanxi Normal Univ, Sch Comp Sci, Xian, Peoples R China.
   [Xu, Ran; Zhou, Yanwei] State Key Lab Cryptol, POB 5159, Beijing, Peoples R China.
   [Yang, Qiliang] Shanghai Comp Software Technol Dev Ctr, Shanghai 201203, Peoples R China.
   [Xia, Zhe] Wuhan Univ Technol, Sch Comp Sci & Technol, Wuhan, Peoples R China.
C3 Shaanxi Normal University; Wuhan University of Technology
RP Zhou, YW (corresponding author), Shaanxi Normal Univ, Sch Comp Sci, Xian, Peoples R China.
EM zyw@snnu.edu.cn
RI Yang, Bo/D-2691-2012
OI YanWei, ZHOU/0000-0002-7254-3579
CR Aheleroff S, 2020, ADV ENG INFORM, V43, DOI 10.1016/j.aei.2020.101043
   Al-Riyami SS, 2003, LECT NOTES COMPUT SC, V2894, P452
   Boneh D, 2003, LECT NOTES COMPUT SC, V2656, P416
   DIFFIE W, 1976, IEEE T INFORM THEORY, V22, P644, DOI 10.1109/TIT.1976.1055638
   Fantin Irudaya Raj E., 2022, Internet of Things, P163
   Gayathri NB, 2019, IEEE INTERNET THINGS, V6, P9064, DOI 10.1109/JIOT.2019.2927089
   Gong Z, 2010, J INF SCI ENG, V26, P2093
   Gong ZY, 2023, AD HOC NETW, V144, DOI 10.1016/j.adhoc.2023.103134
   Kamil IA, 2019, J INF SECUR APPL, V44, P184, DOI 10.1016/j.jisa.2018.12.004
   Kumar P, 2019, J SUPERCOMPUT, V75, P3076, DOI 10.1007/s11227-018-2312-y
   Kumar P, 2018, SUSTAIN COMPUT-INFOR, V18, P80, DOI 10.1016/j.suscom.2017.09.002
   Liu JH, 2020, IEEE INTERNET THINGS, V7, P5256, DOI 10.1109/JIOT.2020.2979613
   Murad Mohammed, 2021, Design and implementation of a smart home system with two levels of security based on IoT technology
   Pointcheval D, 2000, J CRYPTOL, V13, P361, DOI 10.1007/s001450010003
   Qiao ZR, 2023, IEEE SYST J, V17, P72, DOI 10.1109/JSYST.2022.3188012
   Qiao ZR, 2022, IEEE SYST J, V16, P1842, DOI [10.1109/JSYST.2020.3046450, 10.1145/3473141.3473219]
   Shamir A., 1985, Advances in Cryptology, V84 4, P47, DOI 10.1007/3-540-39568-7_5
   Sovacool BK, 2020, RENEW SUST ENERG REV, V120, DOI 10.1016/j.rser.2019.109663
   Wu LB, 2018, SECUR COMMUN NETW, DOI 10.1155/2018/2595273
   Xiong WJ, 2023, IEEE SYST J, V17, P1098, DOI 10.1109/JSYST.2022.3213245
   Xu Ran, 2023, Provable and Practical Security: 17th International Conference, ProvSec 2023, Proceedings. Lecture Notes in Computer Science (14217), P157, DOI 10.1007/978-3-031-45513-1_9
   Yang XD, 2023, IEEE INTERNET THINGS, V10, P10881, DOI 10.1109/JIOT.2023.3240426
   Zhan Y, 2021, IEEE INTERNET THINGS, V8, P5973, DOI 10.1109/JIOT.2020.3033337
   Zhang MW, 2023, IEEE T INF FOREN SEC, V18, P5804, DOI 10.1109/TIFS.2023.3315526
   Zhang MW, 2023, IEEE T DEPEND SECURE, V20, P3988, DOI 10.1109/TDSC.2022.3219849
   Zhang YL, 2015, INF TECHNOL CONTROL, V44, P165, DOI 10.5755/j01.itc.44.2.7625
   Zhao YN, 2020, T EMERG TELECOMMUN T, V31, DOI 10.1002/ett.3708
   Zhou YW, 2023, COMPUT STAND INTER, V83, DOI 10.1016/j.csi.2022.103668
   Zhou YW, 2021, DESIGN CODE CRYPTOGR, V89, P1575, DOI 10.1007/s10623-020-00831-x
   Zhou YW, 2021, THEOR COMPUT SCI, V860, P1, DOI 10.1016/j.tcs.2021.01.024
NR 30
TC 1
Z9 1
U1 5
U2 5
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD FEB
PY 2024
VL 147
AR 103030
DI 10.1016/j.sysarc.2023.103030
EA DEC 2023
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA HR4F5
UT WOS:001161212900001
DA 2024-07-18
ER

PT J
AU Shen, S
   Shen, GJ
   Yang, XX
   Xia, F
   Du, H
   Kong, XJ
AF Shen, Si
   Shen, Guojiang
   Yang, Xiaoxue
   Xia, Feng
   Du, Hao
   Kong, Xiangjie
TI Mean-field reinforcement learning for decentralized task offloading in
   vehicular edge computing
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Vehicular edge computing; Mean-field reinforcement learning; Digital
   twin; Task offloading
ID DIGITAL TWIN; INTERNET
AB Vehicular Edge Computing (VEC) is a promising paradigm for providing low-latency and high-reliability services in the Internet of Vehicles (IoV). The increasing number of mobile devices and the diverse resource requirements of the growing IoV have resulted in a shift from centralized resource management to a decentralized approach. This shift offers improved fault tolerance, scalability, and privacy preservation. However, constructing collaborative awareness and coordination mechanisms between multiple vehicles and edge nodes in a decentralized manner is a challenge. To address this issue, we propose a decentralized many to-many task offloading method that aims to minimize the average task completion latency of vehicles. In this study, we propose a data-sharing mechanism between vehicles and edge servers using the digital twin service, which provides global environmental perceptions to the vehicles by a low-cost approach. Additionally, we develop a mean-field multi-agent reinforcement learning algorithm to generate coordinated task offloading schemes. Instead of interacting with multiple agents, the vehicle only needs to respond to the mean action of the environment. Based on this transition, the agent generates coordinated task offloading decisions in complex scenarios. We evaluate the performance of our method using real urban traffic data. Experiment results verify the efficiency of our proposed method.
C1 [Shen, Si; Shen, Guojiang; Yang, Xiaoxue; Kong, Xiangjie] Zhejiang Univ Technol, Coll Comp Sci & Technol, Hangzhou 310023, Peoples R China.
   [Shen, Si] Zhejiang Police Coll, Hangzhou 310035, Peoples R China.
   [Xia, Feng] RMIT Univ, Sch Comp Technol, Melbourne, Vic 3000, Australia.
   [Du, Hao] Minist Publ Secur, Key Lab Publ Secur Informat Applicat Based Big Dat, Hangzhou 310035, Peoples R China.
C3 Zhejiang University of Technology; Zhejiang Police College; Royal
   Melbourne Institute of Technology (RMIT); Ministry of Public Security
   (China)
RP Kong, XJ (corresponding author), Zhejiang Univ Technol, Coll Comp Sci & Technol, Hangzhou 310023, Peoples R China.
EM shensi@zjpc.edu.cn; shensi@zjpc.edu.cn; uuu_yang@outlook.com;
   f.xia@ieee.org; shensi@zjpc.edu.cn; xjkong@ieee.org
RI Kong, Xiangjie/B-8809-2016
OI Kong, Xiangjie/0000-0003-2698-3319
FU Pioneer and "Leading Goose" R&D Program of Zhejiang [2023C01241];
   National Natural Science Foundation of China [62073295, 62072409];
   Zhejiang Provincial Natural Science Foundation, China [LR21F020003]
FX This work was supported in part by the "Pioneer"and "Leading Goose" R&D
   Program of Zhejiang [grant number 2023C01241] , the National Natural
   Science Foundation of China [grant numbers 62073295, 62072409] , and the
   Zhejiang Provincial Natural Science Foundation, China [grant number
   LR21F020003] .
CR Alam MZ, 2022, IEEE T WIREL COMMUN, V21, P7641, DOI 10.1109/TWC.2022.3160099
   Awada U, 2023, J SYST ARCHITECT, V141, DOI 10.1016/j.sysarc.2023.102923
   Chen Z, 2022, IEEE T COGN COMMUN, V8, P350, DOI 10.1109/TCCN.2021.3093436
   Foerster JN, 2018, AAAI CONF ARTIF INTE, P2974
   Ju Y, 2023, IEEE T INTELL TRANSP, V24, P5555, DOI 10.1109/TITS.2023.3242997
   Ke HC, 2020, IEEE T VEH TECHNOL, V69, P7916, DOI 10.1109/TVT.2020.2993849
   Kong XJ, 2023, KNOWL-BASED SYST, V261, DOI 10.1016/j.knosys.2022.110188
   Kong XJ, 2022, IEEE INTERNET THINGS, V9, P23472, DOI 10.1109/JIOT.2022.3200431
   Kong XJ, 2022, IEEE T IND INFORM, V18, P6308, DOI 10.1109/TII.2022.3155162
   Lowe R, 2017, ADV NEUR IN, V30
   Luo QY, 2020, IEEE INTERNET THINGS, V7, P9637, DOI 10.1109/JIOT.2020.2983660
   Matignon L, 2012, KNOWL ENG REV, V27, P1, DOI 10.1017/S0269888912000057
   Mihai S, 2022, IEEE COMMUN SURV TUT, V24, P2255, DOI 10.1109/COMST.2022.3208773
   Ning ZL, 2019, ACM T INTEL SYST TEC, V10, DOI 10.1145/3317572
   Qu Youyang, 2022, IEEE Internet of Things Magazine, V5, P85, DOI 10.1109/IOTM.001.2100173
   Qu YY, 2022, IEEE NETWORK, V36, P183, DOI 10.1109/MNET.105.2100620
   Rashid T, 2018, Arxiv, DOI arXiv:1803.11485
   Stanley H E., 1971, Introduction to Phase Transitions and Critical Phenomena, V7
   Sutton RS, 2018, ADAPT COMPUT MACH LE, P1
   Tong Z, 2023, J SYST ARCHITECT, V137, DOI 10.1016/j.sysarc.2023.102847
   van Hasselt H, 2015, Arxiv, DOI [arXiv:1509.06461, DOI 10.48550/ARXIV.1509.06461]
   Wang S., 2023, Digit. Commun. Netw., DOI [10.1016/j.dcan.2023.03.006, DOI 10.1016/J.DCAN.2023.03.006]
   Wang XJ, 2023, IEEE T MOBILE COMPUT, V22, P5978, DOI 10.1109/TMC.2022.3186699
   Wei ZW, 2024, IEEE T MOBILE COMPUT, V23, P2107, DOI 10.1109/TMC.2023.3250495
   Wu YW, 2021, IEEE INTERNET THINGS, V8, P13789, DOI 10.1109/JIOT.2021.3079510
   Xu HY, 2021, J SYST ARCHITECT, V114, DOI 10.1016/j.sysarc.2020.101932
   Xu XL, 2022, IEEE T IND INFORM, V18, P1414, DOI 10.1109/TII.2020.3040180
   Xu XC, 2023, J SYST ARCHITECT, V134, DOI 10.1016/j.sysarc.2022.102780
   Yang YD, 2018, PR MACH LEARN RES, V80
   Zhan WH, 2020, IEEE INTERNET THINGS, V7, P5449, DOI 10.1109/JIOT.2020.2978830
   Zhang K, 2022, IEEE T IND INFORM, V18, P1405, DOI 10.1109/TII.2021.3088407
   Zhou XK, 2023, IEEE J SEL AREA COMM, V41, P3191, DOI 10.1109/JSAC.2023.3310046
   Zhou XK, 2023, IEEE INTERNET THINGS, V10, P3295, DOI 10.1109/JIOT.2022.3179231
   Zhou XK, 2023, IEEE WIREL COMMUN, V30, P82, DOI 10.1109/MWC.004.2200381
   Zhou XK, 2022, IEEE INTERNET THINGS, V9, P14988, DOI 10.1109/JIOT.2021.3077937
   Zhu HB, 2021, IEEE INTERNET THINGS, V9, P12770, DOI 10.1109/JIOT.2021.3138434
   Zhu XY, 2021, IEEE INTERNET THINGS, V8, P9763, DOI 10.1109/JIOT.2020.3040768
NR 37
TC 0
Z9 0
U1 16
U2 16
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2024
VL 146
AR 103048
DI 10.1016/j.sysarc.2023.103048
EA DEC 2023
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DS2X3
UT WOS:001134005400001
DA 2024-07-18
ER

PT J
AU Mo, C
   Wang, L
   Li, SR
   Hu, KY
   Jiang, B
AF Mo, Ce
   Wang, Lei
   Li, Siran
   Hu, Keyang
   Jiang, Bo
TI Rust-Shyper: A reliable embedded hypervisor supporting VM migration and
   hypervisor live-update
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Embedded hypervisor; Hypervisor live-update; VM migration; Reliability;
   Rust
ID ARM
AB Traditional embedded hypervisors usually focus on resource utilization and performance while neglecting the reliability requirements. On the one hand, the reliability issues result from the use of C language that may introduce memory safety bugs. On the other hand, most existing embedded hypervisors lacks run-time fault tolerance and dynamic bug-fixing mechanisms in deployed embedded system. To address the above challenges, in this paper, we propose Rust-Shyper, an embedded type-1 hypervisor built with Rust, which has both high performance and high reliability. We make full use of the Rust language features in terms of code safety to reduce the number of bugs within the embedded hypervisor. Furthermore, we have proposed low-overhead VM migration and hypervisor live-update mechanisms to enable our embedded hypervisor to tolerate hardware faults at runtime and dynamically fix hypervisor bugs. To the best of our knowledge, we are the first work to propose live-update mechanisms for embedded hypervisor. We have systematically evaluated the performance and reliability of Rust-Shyper, and the results show that Rust-Shyper can significantly improve memory safety without compromising performance. Furthermore, the VM migration and hypervisor live-update mechanisms only incur a small performance overhead.
C1 [Mo, Ce; Wang, Lei; Li, Siran; Hu, Keyang; Jiang, Bo] Beihang Univ, Sch Comp Sci & Engn, 37 Xueyuan Rd, Beijing 100191, Peoples R China.
C3 Beihang University
RP Jiang, B (corresponding author), Beihang Univ, Sch Comp Sci & Engn, 37 Xueyuan Rd, Beijing 100191, Peoples R China.
EM moce4917@buaa.edu.cn; wanglei@buaa.edu.cn; ohmrlsr@buaa.edu.cn;
   hky1999@buaa.edu.cn; jiangbo@buaa.edu.cn
OI Jiang, Bo/0000-0001-6370-3895
FU National Natural Science Foundation of China [62077002]; Huawei
   Innovation Research Plan
FX This work was partially supported by the National Natural Science
   Foundation of China (No. 62077002) and Huawei Innovation Research Plan.
CR Abeni L, 2020, J SYST ARCHITECT, V106, DOI 10.1016/j.sysarc.2020.101709
   Altahat Mohammad A., 2020, Procedia Computer Science, V171, P1459, DOI 10.1016/j.procs.2020.04.156
   Bagdi H, 2017, PROCEEDINGS OF THE 8TH ASIA-PACIFIC WORKSHOP ON SYSTEMS (APSYS '17), DOI 10.1145/3124680.3124734
   Balasubramanian A, 2017, PROCEEDINGS OF THE 16TH WORKSHOP ON HOT TOPICS IN OPERATING SYSTEMS (HOTOS 2017), P156, DOI 10.1145/3102980.3103006
   Bellard F, 2005, USENIX Association Proceedings of the FREENIX/Open Source Track, P41
   Brasser FranzFerdinand., 2014, Proceedings of the 6th edition of the ACM Workshop on Cloud Computing Security, P33, DOI [10.1145/2664168.2664173, DOI 10.1145/2664168.2664173]
   C. Hypervisor, 2023, RUN CLOUD VIRTUAL MA
   Cerqueira F., 2013, P 9 ANN WORKSH OP SY, P19
   Chen J, 2023, BUDDY SYSTEM ALLOCAT
   Cutler C., 2019, THESIS MIT
   Cutler C, 2018, PROCEEDINGS OF THE 13TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P89
   Dall C, 2014, ACM SIGPLAN NOTICES, V49, P333, DOI 10.1145/2541940.2541946
   Gao Q, 2018, INT C PROGRAM COMPRE, P385, DOI 10.1145/3196321.3196367
   Groesbrink S, 2014, 2014 IEEE EIGHTH INTERNATIONAL CONFERENCE ON SOFTWARE SECURITY AND RELIABILITY - COMPANION (SERE-C 2014), P7, DOI 10.1109/SERE-C.2014.16
   Grosbrink S., 2015, THESIS U PADERBORN P
   Guthaus MR, 2001, WWC-4: IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, P3, DOI 10.1109/WWC.2001.990739
   Heiser G., 2008, P 1 WORKSH IS INT EM, P11, DOI [10.1145/1435458.1435461, DOI 10.1145/1435458.1435461]
   Hines Michael R., 2009, Operating Systems Review, V43, P14, DOI 10.1145/1618525.1618528
   Huawei, 2023, STRATOVIRT
   Huo DD, 2021, J SYST ARCHITECT, V116, DOI 10.1016/j.sysarc.2021.102114
   Hwang JY, 2008, CONSUM COMM NETWORK, P257, DOI 10.1109/ccnc08.2007.64
   ISO Central Secretary, 2013, INFORM TECHNOLOGY PR
   Ji R, 2023, P 2023 IEEE S SECURI
   Li H., 2019, P 15 ACM SIGPLAN SIG, P31, DOI [10.1145/3313808.3313816, DOI 10.1145/3313808.3313816]
   Li SR, 2022, LECT NOTES COMPUT SC, V13649, P53, DOI 10.1007/978-3-031-21213-0_4
   M.I.S.R. Association, 2008, MISRA C2004 GUIDELIN
   Martins J., 2020, P WORKSH NEXT GEN RE, P1
   McVoy L, 1996, PROCEEDINGS OF THE USENIX 1996 ANNUAL TECHNICAL CONFERENCE, P279
   Mozilla, 2023, ALLOC RUST
   Narayanan V, 2006, COMPUTER, V39, P118, DOI 10.1109/MC.2006.31
   Norcott W., 2003, IOZONE FILESYSTEM BE
   NVIDIA, 2022, JETSON TX2 MODULE NV
   Pan WQ, 2012, LECT NOTES COMPUT SC, V7371, P298, DOI 10.1007/978-3-642-31540-4_23
   Pinto S, 2021, J SYST ARCHITECT, V119, DOI 10.1016/j.sysarc.2021.102238
   Pinto Sandro, 2017, Leibniz International Proceedings in Informatics (LIPIcs),, V76, DOI [10.4230/LIPIcs.ECRTS.2017.4, DOI 10.4230/LIPICS.ECRTS.2017.4]
   Project R, 2023, CLIPPY
   Ramsauer R, 2017, Arxiv, DOI arXiv:1705.06932
   Russell Rusty, 2008, Operating Systems Review, V42, P95, DOI 10.1145/1400097.1400108
   Shen YC, 2022, DES AUT TEST EUROPE, P1287, DOI 10.23919/DATE54114.2022.9774664
   Sinitsyn V., 2015, Linux J.
   Tkachov Vitalii, 2019, 2019 IEEE International Scientific-Practical Conference Problems of Infocommunications, Science and Technology (PIC S&T). Proceedings, P759, DOI 10.1109/PICST47496.2019.9061473
   Zhenpeng Xu, 2021, 2021 IEEE International Conference on Data Science and Computer Application (ICDSCA), P61, DOI 10.1109/ICDSCA53499.2021.9650262
NR 42
TC 1
Z9 1
U1 2
U2 9
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2023
VL 142
AR 102948
DI 10.1016/j.sysarc.2023.102948
EA AUG 2023
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA R3VI5
UT WOS:001063657100001
DA 2024-07-18
ER

PT J
AU Zhang, R
   Wu, LB
   Cao, SQ
   Xiong, NN
   Li, JX
   Wu, D
   Ma, C
AF Zhang, Rui
   Wu, Libing
   Cao, Shuqin
   Xiong, Neal N.
   Li, Jianxin
   Wu, Dan
   Ma, Chao
TI MPTO-MT: A multi-period vehicular task offloading method in 5G HetNets
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Multi-period vehicular task offloading; Mobile edge computing; 5G
   HetNets; Transmission method; Task completion rate; Timely rate of task
   completion
ID RESOURCE-ALLOCATION; EDGE; INTERNET; TECHNOLOGIES; MIGRATION; FRAMEWORK;
   MEC
AB Task offloading is one of the important research directions in Internet of Vehicles. Mobile edge computing and 5G heterogeneous network frameworks bring new opportunities for task offloading research. Most research works propose resource scheduling schemes and offloading strategies for task offloading within the same period. However, the allocation of resources for offloading tasks at different periods cannot be planned uniformly. The utilization and release of resources in previous periods affect the scheduling of resource allocations in later periods. To address the task offloading problem at different periods, this paper proposes the MPTO-MT algorithm. Specifically, the algorithm first determines whether the task can be offloaded in time at a certain period according to the number of candidate offloading nodes of the task in this period. Secondly, the algorithm selects the offloading node and the task transmission method. In order to select the appropriate offloading node and transmission method, we introduce the service utility and propose three heuristics of selecting the offloading node. Finally, the algorithm updates the resource information of nodes at the next period based on the utilization and release of node resources at the period, and the service time of the nodes. Comparative experiments with other baseline algorithms show that the proposed MPTO-MT algorithm improves the task completion rate by 4.55%, the timely rate of task completion by 3.57%, and shorter average service time.
C1 [Zhang, Rui; Wu, Libing; Cao, Shuqin] Wuhan Univ, Sch Comp Sci, Wuhan 430072, Peoples R China.
   [Zhang, Rui; Wu, Libing] Guangdong Lab Artificial Intelligence & Digital E, Guangzhou 510000, Peoples R China.
   [Wu, Libing; Ma, Chao] Wuhan Univ, Sch Cyber Sci & Engn, Wuhan 430072, Peoples R China.
   [Xiong, Neal N.] Sul Ross State Univ, Dept Comp Sci & Math, Alpine, TX 79830 USA.
   [Li, Jianxin] Deakin Univ, Sch Informat Technol, Melbourne, Vic 3000, Australia.
   [Wu, Dan] Univ Windsor, Sch Comp Sci, Windsor, ON J1S 2A3, Canada.
C3 Wuhan University; Guangming Laboratory; Wuhan University; Texas State
   University System; Deakin University; University of Windsor
RP Wu, LB (corresponding author), Wuhan Univ, Sch Comp Sci, Wuhan 430072, Peoples R China.
EM zhruimail@whu.edu.cn; wu@whu.edu.cn; shuqincao@whu.edu.cn;
   xiongnaixue@gmail.com; jianxin.li@deakin.edu.au; danwu@uwindsor.ca;
   whmachao@ieee.org
RI xiong, naixue/M-4277-2019; Ma, Chao/GNP-4534-2022; Yao,
   Chen/JVD-6226-2023; zhu, zhu/JDN-0159-2023; ren, jing/JXN-8411-2024;
   wang, wei/JBS-7400-2023; zhan, xiao/JEZ-3810-2023; LI,
   Xiang/JBJ-8387-2023; wang, qi/ITT-9652-2023
OI xiong, naixue/0000-0002-0394-4635; Li, Jianxin/0000-0002-9059-330X
FU National Natural Science Foundation of China [U20A20177]; National Key
   Research and Development Program of China [2021YFB3101104]; Key R&D plan
   of Hubei Province, China [2021BAA025]; Open Research Fund from Guangdong
   Laboratory of Artificial Intelligence and Digital Economy [GML-KF-22-07]
FX This work was supported by the National Natural Science Foundation of
   China (No. U20A20177), National Key Research and Development Program of
   China (No. 2021YFB3101104), Key R & D plan of Hubei Province, China (No.
   2021BAA025), and the Open Research Fund from Guangdong Laboratory of
   Artificial Intelligence and Digital Economy (SZ), under Grant No.
   GML-KF-22-07.
CR Aijaz A, 2013, IEEE WIREL COMMUN, V20, P104, DOI 10.1109/MWC.2013.6507401
   Anwar MR, 2022, IEEE INTERNET THINGS, V9, P648, DOI 10.1109/JIOT.2021.3084912
   Baofeng Ji, 2020, IEEE Communications Standards Magazine, V4, P34, DOI 10.1109/MCOMSTD.001.1900053
   Bute MS, 2021, VEH TECHNOL CONFE, DOI 10.1109/VTC2021-Spring51267.2021.9448975
   Cao B, 2021, IEEE T INTELL TRANSP, V22, P3832, DOI 10.1109/TITS.2020.3048844
   Chen C, 2021, APPL SOFT COMPUT, V103, DOI 10.1016/j.asoc.2021.107108
   Chen Y, 2021, IEEE T CLOUD COMPUT, V9, P1050, DOI 10.1109/TCC.2019.2898657
   Dai HJ, 2019, J SYST ARCHITECT, V94, P14, DOI 10.1016/j.sysarc.2019.02.004
   Dandala TT, 2017, 2017 INTERNATIONAL CONFERENCE ON COMPUTER, COMMUNICATION AND SIGNAL PROCESSING (ICCCSP), P201
   Fu JF, 2022, EURASIP J ADV SIG PR, V2022, DOI 10.1186/s13634-022-00845-8
   Hwang RH, 2020, IEEE GLOB COMM CONF, DOI 10.1109/GLOBECOM42002.2020.9322465
   Kuang ZF, 2021, J SYST ARCHITECT, V118, DOI 10.1016/j.sysarc.2021.102167
   Labriji I, 2021, IEEE T NETW SERV MAN, V18, P570, DOI 10.1109/TNSM.2021.3052808
   Li SC, 2020, IEEE T VEH TECHNOL, V69, P3384, DOI 10.1109/TVT.2020.2967882
   Liu C, 2022, NAT PROD RES, V36, P5490, DOI 10.1080/14786419.2021.2017929
   Liu CH, 2020, IEEE INTERNET THINGS, V7, P7999, DOI 10.1109/JIOT.2020.2997720
   Liu S, 2022, IEEE T INTELL TRANSP, V23, P1616, DOI 10.1109/TITS.2021.3099368
   Mach P, 2017, IEEE COMMUN SURV TUT, V19, P1628, DOI 10.1109/COMST.2017.2682318
   Marvi M, 2020, IEEE T NETW SERV MAN, V17, P2584, DOI 10.1109/TNSM.2020.3026948
   Peng JW, 2022, J SYST ARCHITECT, V122, DOI 10.1016/j.sysarc.2021.102329
   Shakarami A, 2022, J SYST ARCHITECT, V122, DOI 10.1016/j.sysarc.2021.102362
   Siegel JE, 2018, IEEE T INTELL TRANSP, V19, P2391, DOI 10.1109/TITS.2017.2749459
   Souza A. B. D., 2020, PROC IEEE GLOBAL COM
   Tang CG, 2021, J SYST ARCHITECT, V121, DOI 10.1016/j.sysarc.2021.102331
   Wan SH, 2021, IEEE T INTELL TRANSP, V22, P4151, DOI 10.1109/TITS.2020.3017596
   Wei WT, 2022, IEEE T INTELL TRANSP, V23, P25536, DOI 10.1109/TITS.2021.3091321
   Wu B, 2021, IEEE T FUZZY SYST, V29, P2623, DOI 10.1109/TFUZZ.2020.3005342
   Wu BC, 2021, IEEE T VEH TECHNOL, V70, P3702, DOI 10.1109/TVT.2021.3062634
   Wu LB, 2022, FRONT COMPUT SCI-CHI, V16, DOI 10.1007/s11704-021-0425-6
   Wu YL, 2021, COMPUT NETW, V185, DOI 10.1016/j.comnet.2020.107743
   Xiao S, 2021, WEB CONFERENCE 2021: COMPANION OF THE WORLD WIDE WEB CONFERENCE (WWW 2021), P52, DOI 10.1145/3442442.3451139
   Xu C, 2020, IEEE T VEH TECHNOL, V69, P16001, DOI 10.1109/TVT.2020.3040645
   Xu XL, 2021, IEEE T INTELL TRANSP, V22, P5213, DOI 10.1109/TITS.2020.2982186
   Yang S, 2020, COMPUT COMMUN, V160, P759, DOI 10.1016/j.comcom.2020.07.008
   Yanzhen Qu, 2012, 2012 41st International Conference on Parallel Processing (ICPP 2012), P520, DOI 10.1109/ICPP.2012.3
   Yin JW, 2014, INFORM SCIENCES, V265, P68, DOI 10.1016/j.ins.2013.12.007
   Zhang J, 2020, P IEEE, V108, P246, DOI 10.1109/JPROC.2019.2947490
   Zhang R, 2022, ACM T INTERNET TECHN, V22, DOI 10.1145/3475871
   Zhao WP, 2022, J SYST ARCHITECT, V123, DOI 10.1016/j.sysarc.2021.102374
   Zhou HB, 2020, P IEEE, V108, P308, DOI 10.1109/JPROC.2019.2961937
   Zhou P, 2021, IEEE INTERNET THINGS, V8, P10237, DOI 10.1109/JIOT.2020.3029166
NR 41
TC 5
Z9 5
U1 2
U2 11
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2022
VL 131
AR 102712
DI 10.1016/j.sysarc.2022.102712
EA AUG 2022
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 4W9UR
UT WOS:000860500200003
DA 2024-07-18
ER

PT J
AU Li, DW
   Chen, RN
   Liu, D
   Song, YX
   Ren, YK
   Guan, ZY
   Sun, Y
   Liu, JW
AF Li, Dawei
   Chen, Ruonan
   Liu, Di
   Song, Yingxian
   Ren, Yangkun
   Guan, Zhenyu
   Sun, Yu
   Liu, Jianwei
TI Blockchain-based authentication for IIoT devices with PUF
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE IIoT; Blockchain; PUF; Device authentication; Data security
ID SECURE; PROTOCOL; PRIVACY; ATTACKS
AB With the continuous development of edge computing and IIoT technology, there are growing types of IIoT devices, and the number of such devices is continuously climbing. It is indispensable to authenticate devices in the IIoT environment. In this paper, we propose two blockchain-based authentication for IIoT devices with PUF. The first one relies on SRAM PUF, which is highly compatible with physical devices and has low cost. For the second one, we utilize the property of Arbiter PUF that it is difficult to physically clone but easy to be cloned mathematically to build the PUF models for authentication. We protect CRPs used for model training from leakage, and prevent PUF from being modeled twice. We formalize the security properties, and we prove that our proposal is secure. Besides, our proposal achieves scalability, which means that the entities involved in the scheme authenticate the devices instead of storing amounts of CRPs. Finally, we take SVM as an example to model PUF, and the implementation results demonstrate that the PUF model could achieve the accuracy of 99.9%. In addition, we implement smart contracts, and the implementation results confirm the availability of the protocol in the IIoT environment.
C1 [Li, Dawei; Chen, Ruonan; Liu, Di; Song, Yingxian; Ren, Yangkun; Guan, Zhenyu; Sun, Yu; Liu, Jianwei] Beihang Univ, Sch Cyber Sci & Technol, Beijing, Peoples R China.
C3 Beihang University
RP Guan, ZY (corresponding author), Beihang Univ, Sch Cyber Sci & Technol, Beijing, Peoples R China.
EM lidawei@buaa.edu.cn; chenruonan@buaa.edu.cn; liudi2020@buaa.edu.cn;
   songyingxian@buaa.edu.cn; renyk1319@buaa.edu.cn; guanzhenyu@buaa.edu.cn;
   sunyv@buaa.edu.cn; liujianwei@buaa.edu.cn
RI zou, yao/KCK-8222-2024; YE, Chen/KFR-3858-2024; wang,
   jian/HRB-9588-2023; Liu, Jie/JCP-1070-2023; Li, Shiyue/KFA-3709-2024;
   ren, jing/JXN-8411-2024; QIU, LI/JPK-7397-2023; Chen,
   zhuo/JWO-5404-2024; Wang, Xiaoman/JYP-1144-2024
OI Liu, Jianwei/0000-0003-2965-3518; Chen, Ruonan/0000-0003-3417-5653
FU National Key R&D Program of China [2021YFB2700200]; Natural Science
   Foundation of China [62002006, 62172025, U21B2021, 61932011, 61932014,
   61972018, 61972019, 61772538, 32071775, 91646203]; Defense Industrial
   Technology Development Program [JCKY2021211B017]
FX This work was supported by the National Key R&D Program of China through
   project (2021YFB2700200), the Natural Science Foundation of China
   through projects 62002006, 62172025, U21B2021, 61932011, 61932014,
   61972018, 61972019, 61772538, 32071775, and 91646203, the Defense
   Industrial Technology Development Program (JCKY2021211B017).
CR Akhundov H., 2020, ABS200201277 CORR
   Almadhoun R, 2018, I C COMP SYST APPLIC
   Aman MN, 2017, IEEE INTERNET THINGS, V4, P1327, DOI 10.1109/JIOT.2017.2703088
   [Anonymous], 2004, ACM WORKSH SEC AD HO
   Barbareschi M, 2019, IEEE ENABL TECHNOL, P58, DOI 10.1109/WETICE.2019.00020
   Batina L, 2007, FIFTH ANNUAL IEEE INTERNATIONAL CONFERENCE ON PERVASIVE COMPUTING AND COMMUNICATIONS WORKSHOPS, PROCEEDINGS, P217, DOI 10.1109/PERCOMW.2007.98
   Batina L., 2010, LNCS, V6531, P159
   Benenson Z., 2005, REAL WORLD WIRELESS
   Boneh D, 2004, J CRYPTOL, V17, P297, DOI 10.1007/s00145-004-0314-9
   Bono S., 2005, 14 USENIX SECURITY S
   Braun M, 2008, INT J COMPUT SCI NET, V8, P1
   Calmels B, 2006, LECT NOTES COMPUT SC, V3928, P237
   Chaterjee U, 2021, IEEE T INF FOREN SEC, V16, P756, DOI 10.1109/TIFS.2020.3021917
   Dan B., 2001, ANN INT CRYPTOLOGY C
   Delvaux J, 2019, IEEE T INF FOREN SEC, V14, P2043, DOI 10.1109/TIFS.2019.2891223
   Dharminder D, 2021, J SYST ARCHITECT, V119, DOI 10.1016/j.sysarc.2021.102242
   Ebrahimabadi M, 2022, IEEE INTERNET THINGS, V9, P3684, DOI 10.1109/JIOT.2021.3098496
   Eschenauer L., 2002, P 9 ACM C COMPUTER C
   Feldhofer M., 2005, IEE Proceedings-Information Security, V152, P13, DOI 10.1049/ip-ifs:20055006
   Feldhofer M, 2004, LECT NOTES COMPUT SC, V3156, P357
   Feng X, 2021, J SYST ARCHITECT, V117, DOI 10.1016/j.sysarc.2021.102158
   Frikken KB, 2009, LECT NOTES COMPUT SC, V5735, P262, DOI 10.1007/978-3-642-04474-8_22
   Fu X, 2022, J SYST ARCHITECT, V122, DOI 10.1016/j.sysarc.2021.102344
   Geltink G., 2018, 20181016 CRYPT EPRIN
   Gu ZH, 2018, J SYST ARCHITECT, V84, P1, DOI 10.1016/j.sysarc.2018.01.004
   Guo SY, 2020, IEEE T IND INFORM, V16, P1972, DOI 10.1109/TII.2019.2938001
   Harishma B, 2022, IEEE T DEPEND SECURE, V19, P663, DOI 10.1109/TDSC.2020.2992801
   He ZM, 2018, 2018 IEEE 4TH INTERNATIONAL CONFERENCE ON BIG DATA SECURITY ON CLOUD (BIGDATASECURITY), 4THIEEE INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE AND SMART COMPUTING, (HPSC) AND 3RD IEEE INTERNATIONAL CONFERENCE ON INTELLIGENT DATA AND SECURITY (IDS), P258, DOI 10.1109/BDS/HPSC/IDS18.2018.00062
   Hutter M, 2010, LECT NOTES COMPUT SC, V6370, P189, DOI 10.1007/978-3-642-16822-2_16
   Johnson D., 2001, International Journal of Information Security, V1, P36, DOI 10.1007/s102070100002
   Kinoshita S., 2021, PRIVACY ENHANCED ACT
   Kornblum J, 2006, DIGIT INVESTIG, pS91, DOI 10.1016/j.diin.2006.06.015
   Li DW, 2021, IEEE INT SYMP PARAL, P792, DOI 10.1109/ISPA-BDCloud-SocialCom-SustainCom52081.2021.00113
   Li DX, 2018, 2018 27TH INTERNATIONAL CONFERENCE ON COMPUTER COMMUNICATION AND NETWORKS (ICCCN)
   Li HC, 2020, LECT NOTES COMPUT SC, V12454, P35, DOI 10.1007/978-3-030-60248-2_3
   Malan DJ, 2004, 2004 FIRST ANNUAL IEEE COMMUNICATIONS SOCIETY CONFERENCE ON SENSOR AND AD HOC COMMUNICATIONS AND NETWORKS, P71, DOI 10.1109/SAHCN.2004.1381904
   Maurya AK, 2021, J SYST ARCHITECT, V120, DOI 10.1016/j.sysarc.2021.102296
   Mittal S, 2021, J SYST ARCHITECT, V119, DOI 10.1016/j.sysarc.2021.102276
   Oren Y., 2008, WORKSHOP RFID SECURI
   Pan WX, 2020, 2020 IEEE 6TH INT CONFERENCE ON BIG DATA SECURITY ON CLOUD (BIGDATASECURITY) / 6TH IEEE INT CONFERENCE ON HIGH PERFORMANCE AND SMART COMPUTING, (HPSC) / 5TH IEEE INT CONFERENCE ON INTELLIGENT DATA AND SECURITY (IDS), P71, DOI 10.1109/BigDataSecurity-HPSC-IDS49724.2020.00024
   Pappu R, 2002, SCIENCE, V297, P2026, DOI 10.1126/science.1074376
   Patil AS, 2020, COMPUT SECUR, V97, DOI 10.1016/j.cose.2020.101958
   Patil AS, 2020, LECT NOTES COMPUT SC, V11945, P331, DOI 10.1007/978-3-030-38961-1_29
   Puthal D, 2019, I SYMP CONSUM ELECTR, DOI 10.1109/ICCE.2019.8662009
   Qiu H, 2018, LECT NOTES COMPUT SC, V11373, P159, DOI 10.1007/978-3-030-05764-0_17
   Qiu MK, 2018, FUTURE GENER COMP SY, V87, P772, DOI 10.1016/j.future.2017.08.004
   Qiu MK, 2013, J SYST ARCHITECT, V59, P260, DOI 10.1016/j.sysarc.2012.12.003
   Qiu MK, 2012, J SYST ARCHITECT, V58, P439, DOI 10.1016/j.sysarc.2012.07.001
   Rahim Kashif, 2018, 2018 International Conference on Applied and Engineering Mathematics (ICAEM), P102, DOI 10.1109/ICAEM.2018.8536295
   Shao ZL, 2006, IEEE T COMPUT, V55, P443, DOI 10.1109/TC.2006.59
   Shen M, 2020, IEEE J SEL AREA COMM, V38, P942, DOI 10.1109/JSAC.2020.2980916
   Suh GE, 2007, DES AUT CON, P9, DOI 10.1109/DAC.2007.375043
   Wang SP, 2022, J INF SECUR APPL, V66, DOI 10.1016/j.jisa.2022.103134
   Wazid M, 2022, J SYST ARCHITECT, V123, DOI 10.1016/j.sysarc.2021.102370
   Wu J, 2009, IEEE RFID: 2009 IEEE INTERNATIONAL CONFERENCE ON RFID, P192, DOI 10.1109/RFID.2009.4911191
   Xu MJ, 2021, J SYST ARCHITECT, V118, DOI 10.1016/j.sysarc.2021.102206
   Yan L., 2008, RFID SYSTEM SECURITY
   Yilmaz Y, 2018, 2018 IEEE 3RD INTERNATIONAL VERIFICATION AND SECURITY WORKSHOP (IVSW), P38, DOI 10.1109/IVSW.2018.8494884
   Yu MD, 2010, IEEE DES TEST COMPUT, V27, P48, DOI 10.1109/MDT.2010.25
   Zhang Y, 2021, IEEE INTERNET THINGS, V8, P13958, DOI 10.1109/JIOT.2021.3068410
NR 60
TC 11
Z9 11
U1 7
U2 39
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2022
VL 130
AR 102638
DI 10.1016/j.sysarc.2022.102638
EA JUL 2022
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 3R1UN
UT WOS:000838705100002
DA 2024-07-18
ER

PT J
AU Ji, XY
   Chen, K
   Chen, MF
   Li, Y
   Qian, XS
AF Ji, Xiangyu
   Chen, Kang
   Chen, Mengfan
   Li, Yuan
   Qian, Xuesheng
TI Secure olympics games with technology: Intelligent border surveillance
   for the 2022 Beijing winter olympics
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Border surveillance; Winter olympics; Activation strategy; Sensor
   network; Autonomy in IoT
AB Building a border surveillance system with integrated surveillance technologies is a crucial security strategy for Olympic venues. Although the previous Olympic Games have a long history of using surveillance technologies, there are perennial challenges in terms of false alarms, energy consumption, and labor and capital costs. In this paper, an IoT-based multi-agent intelligent border surveillance method with less cost is proposed. Following a two-level autonomous mechanism, the method assures agent-level self-patrolling by distributed nodes and system-level multi-agent surveillance task coordination by the central server. The core entity of each distributed node is the IoT-based SmartGM, an autonomous surveillance tower integrating multi-modal surveillance devices. Finally, based on intelligent visual reasoning algorithms, the proposed activation strategy updates surveillance devices' activation status simultaneously according to global states, ensuring long-term operation. This method has been successfully applied in the ski venue of the 2022 Beijing Winter Olympics.
C1 [Ji, Xiangyu; Chen, Mengfan; Li, Yuan] China Sci IntelliCloud Technol Co Ltd, Shanghai 200333, Peoples R China.
   [Chen, Kang] Storm ZJK Informat Technol Syst Co Ltd, Zhangjiakou 075000, Peoples R China.
   [Qian, Xuesheng] Macau Univ Sci & Technol, Inst Syst Engn, Macau 999078, Peoples R China.
   [Qian, Xuesheng] Macau Univ Sci & Technol, Collaborat Lab Intelligent Sci & Syst, Macau 999078, Peoples R China.
   [Qian, Xuesheng] Fudan Univ, Sch Management, Shanghai 200433, Peoples R China.
C3 Macau University of Science & Technology; Macau University of Science &
   Technology; Fudan University
RP Qian, XS (corresponding author), Macau Univ Sci & Technol, Inst Syst Engn, Macau 999078, Peoples R China.; Qian, XS (corresponding author), Macau Univ Sci & Technol, Collaborat Lab Intelligent Sci & Syst, Macau 999078, Peoples R China.; Qian, XS (corresponding author), Fudan Univ, Sch Management, Shanghai 200433, Peoples R China.
EM Qianxuesheng@fudan.edu.cn
OI Qian, xuesheng/0000-0001-6225-7889
FU Technology Innovation Guidance Plan of Hebei Province for Technology
   Winter Olympics [21470301D]; Key Research and Development Plan of
   Zhangjiakou for Technology Winter Olympics [21110010D]
FX This work was supported by the Technology Innovation Guidance Plan of
   Hebei Province for Technology Winter Olympics (no. 21470301D), and the
   Key Research and Development Plan of Zhangjiakou for Technology Winter
   Olympics (no. 21110010D).
CR Ahmed SA, 2021, DEF TECHNOL, V17, P583, DOI 10.1016/j.dt.2020.02.012
   Amazon, 2019, AWS DEEPLENS DEV GUI
   Analytics Inc, 1980, REP US ARM MOB EQ RE
   Baek J, 2017, SENSORS-BASEL, V17, DOI 10.3390/s17081850
   Bajc V, 2016, SURVEILLING SECURING, P21, DOI DOI 10.1057/9781137290694_2
   Ball MG, 2016, STUD COMPUT INTELL, V621, P663, DOI 10.1007/978-3-319-26450-9_24
   Baseggio M, 2010, IEEE DECIS CONTR P, P2093, DOI 10.1109/CDC.2010.5717883
   Boyle P, 2012, PALGRAVE HANDBOOK OF OLYMPIC STUDIES, P394
   Boyle P, 2015, SECUR DIALOGUE, V46, P109, DOI 10.1177/0967010614543582
   Braten AE, 2021, IEEE INTERNET THINGS, V8, P4275, DOI 10.1109/JIOT.2020.3035389
   Cao Z, 2021, IEEE T PATTERN ANAL, V43, P172, DOI 10.1109/TPAMI.2019.2929257
   Chen JS, 2019, P IEEE, V107, P1655, DOI 10.1109/JPROC.2019.2921977
   Chen TYH, 2015, SENSYS'15: PROCEEDINGS OF THE 13TH ACM CONFERENCE ON EMBEDDED NETWORKED SENSOR SYSTEMS, P155, DOI 10.1145/2809695.2809711
   Dai KN, 2020, PROC CVPR IEEE, P6297, DOI 10.1109/CVPR42600.2020.00633
   Duckworth A, 2021, INT J HIST SPORT, V38, P264, DOI 10.1080/09523367.2021.1909574
   Flyvbjerg B, 2021, ENVIRON PLANN A, V53, P233, DOI 10.1177/0308518X20958724
   Hung CC, 2018, 2018 THIRD IEEE/ACM SYMPOSIUM ON EDGE COMPUTING (SEC), P115, DOI 10.1109/SEC.2018.00016
   Hutchins B, 2021, INT J COMMUN-US, V15, P363
   Kang S, 2003, PROC SPIE, V5132, P103, DOI 10.1117/12.514945
   Kassens-Noor E, 2018, J URBAN TECHNOL, V25, P83, DOI 10.1080/10630732.2016.1157949
   Khlaifi H, 2021, OPTIK, V229, DOI 10.1016/j.ijleo.2021.166257
   Kidd B., 2016, Surveilling and Securing the Olympics: From Tokyo 1964 to London 2012 and Beyond, P162, DOI DOI 10.1057/9781137290694_8
   Klauser F, 2013, GEOFORUM, V49, P289, DOI 10.1016/j.geoforum.2012.11.011
   Klauser FR, 2015, GEOGR J, V181, P224, DOI 10.1111/geoj.12033
   Laird JE, 2017, AI MAG, V38, P13, DOI 10.1609/aimag.v38i4.2744
   Li CZ, 2017, IEEE T MICROW THEORY, V65, P1692, DOI 10.1109/TMTT.2017.2650911
   Matthews J., 1993, IEE C ADV SOFTW TECH
   Meng YD, 2021, 2021 IEEE/CVF INTERNATIONAL CONFERENCE ON COMPUTER VISION (ICCV 2021), P15529, DOI 10.1109/ICCV48922.2021.01526
   Motlagh NH, 2017, IEEE COMMUN MAG, V55, P128, DOI 10.1109/MCOM.2017.1600587CM
   Rani R, 2021, J SYST ARCHITECT, V116, DOI 10.1016/j.sysarc.2021.102033
   Ray PP, 2016, IEEE ACCESS, V4, P9489, DOI 10.1109/ACCESS.2017.2647747
   Rinner B, 2008, P IEEE, V96, P1565, DOI 10.1109/JPROC.2008.928742
   Shen ZS, 2019, 2019 IEEE SMARTWORLD, UBIQUITOUS INTELLIGENCE & COMPUTING, ADVANCED & TRUSTED COMPUTING, SCALABLE COMPUTING & COMMUNICATIONS, CLOUD & BIG DATA COMPUTING, INTERNET OF PEOPLE AND SMART CITY INNOVATION (SMARTWORLD/SCALCOM/UIC/ATC/CBDCOM/IOP/SCI 2019), P747, DOI 10.1109/SmartWorld-UIC-ATC-SCALCOM-IOP-SCI.2019.00161
   Shi WS, 2016, IEEE INTERNET THINGS, V3, P637, DOI 10.1109/JIOT.2016.2579198
   Sifakis Joseph, 2019, Models, Languages, and Tools for Concurrent and Distributed Programming: Essays Dedicated to Rocco De Nicola on the Occasion of His 65th Birthday. Lecture Notes in Computer Science (LNCS 11665), P388, DOI 10.1007/978-3-030-21485-2_21
   Sun K, 2019, PROC CVPR IEEE, P5686, DOI 10.1109/CVPR.2019.00584
   U.S. Customs and Border Protection, 2020, CBPS AUT SURV TOW DE
   U.S. Government Accountability Office, 2010, REP C REQ
   U.S. Office of Management and Budget, 2021, PRES FY 2022 DISCR R
   Xiu Y., 2018, 29 BRIT MACHINE VISI
   Yanda Meng, 2020, Computer Vision - ECCV 2020. 16th European Conference. Proceedings. Lecture Notes in Computer Science (LNCS 12353), P190, DOI 10.1007/978-3-030-58598-3_12
   Yousefpour A, 2019, J SYST ARCHITECT, V98, P289, DOI 10.1016/j.sysarc.2019.02.009
   Zhang HY, 2017, PROCEEDINGS OF NSDI '17: 14TH USENIX SYMPOSIUM ON NETWORKED SYSTEMS DESIGN AND IMPLEMENTATION, P377
   Zhang T, 2015, MOBICOM '15: PROCEEDINGS OF THE 21ST ANNUAL INTERNATIONAL CONFERENCE ON MOBILE COMPUTING AND NETWORKING, P426, DOI 10.1145/2789168.2790123
NR 44
TC 3
Z9 3
U1 0
U2 9
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2022
VL 129
AR 102634
DI 10.1016/j.sysarc.2022.102634
EA JUL 2022
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 4O9RS
UT WOS:000855031800014
DA 2024-07-18
ER

PT J
AU Zhang, H
   Zheng, HC
   Li, SL
   Zhang, YH
   Zhao, MY
   Cai, XJ
AF Zhang, Hao
   Zheng, Huichuan
   Li, Shuangliang
   Zhang, Yuhao
   Zhao, Mengying
   Cai, Xiaojun
TI Lifetime improvement through adaptive reconfiguration for nonvolatile
   FPGAs
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Field-programmable gate array (FPGA); Nonvolatile memory (NVM);
   Placement; Wear leveling
AB Static random access memory (SRAM) based field-programmable gate array (FPGA) is currently facing challenges of high leakage power and limited capacity. Replacing SRAM in FPGA with emerging nonvolatile memory (NVM) has become an effective way to solve this issue. While enjoying the advantages of NVM in power consumption and integration, nonvolatile FPGA platform is also plagued by lifetime problem. Among all components, block random access memory (BRAM) has the severest endurance problem. The state-of-the-art wear leveling strategies for NVM-based BRAMs rely heavily on static analysis. However, the static analysis would not be accurate enough for application with multiple runtime working patterns. In this article, we propose a pattern-aware wear leveling mechanism. It can improve lifetime through adaptive reconfiguration without static analysis. Evaluation shows that our mechanism can achieve 120% higher lifetime improvement with 4% performance overhead than existing performance-aware wear leveling strategy (Huai et al., 2019).
C1 [Zhang, Hao; Zheng, Huichuan; Li, Shuangliang; Zhang, Yuhao; Zhao, Mengying; Cai, Xiaojun] Shandong Univ, Sch Comp Sci & Technol, Jinan, Peoples R China.
   [Li, Shuangliang] State Key Lab High End Server & Storage Technol, Jinan, Peoples R China.
C3 Shandong University
RP Zhao, MY (corresponding author), Shandong Univ, Sch Comp Sci & Technol, Jinan, Peoples R China.
EM zhaomengying@sdu.edu.cn
RI Cai, Xiaojun/C-1864-2015; Zhang, Yuhao/HHN-6356-2022
OI Hao, Zhang/0000-0002-9745-4767; Zhao, Mengying/0000-0001-7891-5436
FU NSFC-Shandong Joint Fund [U1806203]; Major scientific and technological
   innovation project in Shandong Province [2019JZZY010449]; Shandong
   Provincial Natural Science Foundation [ZR2020LZH001]
FX Acknowledgments This work is supported by NSFC-Shandong Joint Fund
   (U1806203) , Major scientific and technological innovation project in
   Shandong Province (2019JZZY010449) , and Shandong Provincial Natural
   Science Foundation (ZR2020LZH001) .
CR [Anonymous], 1987, SIMULATED ANNEALING
   Choi D, 2008, IEEE T VLSI SYST, V16, P874, DOI 10.1109/TVLSI.2008.2000461
   Gaillardon P., 2012, 2012 IEEE/IFIP 20th International Conference on VLSI and System-on-Chip (VLSI-SoC 2012), P94, DOI 10.1109/VLSI-SoC.2012.6379012
   Goncalves O., 2013, Proceedings of the 50th Annual Design Automation Conference on - DAC'13, P1
   Huai S., 2019 DES AUT C DAC, P1
   Huang KJ, 2014, IEEE T CIRCUITS-I, V61, P2605, DOI 10.1109/TCSI.2014.2312499
   Jerez JL, 2011, FPGA 11: PROCEEDINGS OF THE 2011 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD PROGRAMMABLE GATE ARRAYS, P209
   Ju L, 2018, IEEE T COMPUT AID D, V37, P2661, DOI 10.1109/TCAD.2018.2857261
   Knagge Geoff, 2009, 2009 European Control Conference (ECC), P144
   Lamoureux J, 2006, I C FIELD PROG LOGIC, P87
   Lewis DL, 2009, IEEE INT 3D SYST, P115
   Ling KV, 2006, P AMER CONTR CONF, V1-12, P1930, DOI 10.1109/acc.2006.1656502
   Liu K, 2020, ACM T EMBED COMPUT S, V19, DOI 10.1145/3400885
   Liu SL, 2018, 2018 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT 2018), P33, DOI 10.1109/FPT.2018.00016
   Luu J, 2014, ACM T RECONFIG TECHN, V7, DOI 10.1145/2617593
   Paul Somnath, 2008, 2008 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), P589, DOI 10.1109/ICCAD.2008.4681636
   Putnam A, 2014, CONF PROC INT SYMP C, P13, DOI 10.1109/ISCA.2014.6853195
   Rajaei R, 2016, IEEE T MAGN, V52, DOI 10.1109/TMAG.2016.2578278
   Sharma H, 2016, INT SYMP MICROARCH
   Shimeng Yu, 2016, IEEE Solid-State Circuits Magazine, V8, P43, DOI 10.1109/MSSC.2016.2546199
   Tanachutiwat S, 2011, IEEE T VLSI SYST, V19, P2023, DOI 10.1109/TVLSI.2010.2063444
   Wang C, 2017, IEEE T COMPUT AID D, V36, P513, DOI 10.1109/TCAD.2016.2587683
   Wong HSP, 2012, P IEEE, V100, P1951, DOI 10.1109/JPROC.2012.2190369
   Wu X., 2010, XILINX NEXT GENERATI
   Xue Y, 2017, DES AUT CON, DOI 10.1145/3061639.3062198
   Xue Y, 2016, ASIA S PACIF DES AUT, P360, DOI 10.1109/ASPDAC.2016.7428038
   Yazdanshenas S, 2017, FPGA'17: PROCEEDINGS OF THE 2017 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS, P115, DOI 10.1145/3020078.3021731
   Yibo Chen, 2010, Proceedings of the 16th ACM/IEEE International Symposium on Low Power Electronics and Design (ISLPED 2010), P55
   Zhang H, 2021, IEEE T COMPUT AID D, V40, P274, DOI 10.1109/TCAD.2020.2998779
NR 29
TC 2
Z9 2
U1 0
U2 3
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUL
PY 2022
VL 128
AR 102532
DI 10.1016/j.sysarc.2022.102532
EA MAY 2022
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 1Q7TO
UT WOS:000802886800007
DA 2024-07-18
ER

PT J
AU Sun, JH
   Jin, T
   Xue, YK
   Zhang, LW
   Liu, JR
   Guan, N
   Zhou, Q
AF Sun, Jinghao
   Jin, Tao
   Xue, Yekai
   Zhang, Liwei
   Liu, Jinrong
   Guan, Nan
   Zhou, Quan
TI ompTG: From OpenMP Programs to Task Graphs
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE OpenMP; ompTG; Parallel task graph; Control flow analysis
AB Real-time systems are shifting them from single-core to multi-core processors. Software must be parallelized to fully utilize the computation power of multi-core architectures. OpenMP is a promising framework to develop parallel real-time software on multi-cores. OpenMP programs keep certain similarity to real-time task graph models, and this motivates much recent work done on real-time scheduling of OpenMP tasks. However, these studies conduct evaluations with randomly generated task graphs, which cannot well capture the structure features of realistic OpenMP programs. To fill the gap between theoretical real-time scheduling research and the OpenMP software reality, we develop an ompTG tool for transforming OpenMP programs into parallel task graphs. ompTG prepares a way to exhibit OpenMP such that the researchers in real-time community can easily understand: An OpenMP system consists of a set of tasks. There are interdependencies among tasks, and each task has an intra structure of the control-flow graph. Besides the topology of OpenMP tasks, we also provide a safe WCET for each vertex of OpenMP task graphs by using static WCET analysis techniques. Moreover, we derive the flow facts, e.g, infeasible path and loop bounds for the task graph, which is necessary information for real-time scheduling and analysis. As a case study, we collect 12 OpenMP programs from the BOTS benchmark, and transform them into task graphs, demonstrating the usage of ompTG.
C1 [Sun, Jinghao] Dalian Univ Technol, Dalian, Peoples R China.
   [Jin, Tao; Zhou, Quan] Huazhong Univ Sci & Technol, Wuhan, Peoples R China.
   [Xue, Yekai; Zhang, Liwei] Northeastern Univ, Shenyang, Peoples R China.
   [Liu, Jinrong] Beijing Univ Posts & Telecommun, Beijing, Peoples R China.
   [Guan, Nan] Hong Kong Polytech Univ, Hong Kong, Peoples R China.
C3 Dalian University of Technology; Huazhong University of Science &
   Technology; Northeastern University - China; Beijing University of Posts
   & Telecommunications; Hong Kong Polytechnic University
RP Jin, T (corresponding author), Huazhong Univ Sci & Technol, Wuhan, Peoples R China.
EM jhsun@mail.dlut.edu.cn; kingtous@hust.edu.cn; xueyekai@126.com;
   z974532452@gmail.com; liuuujr@bupt.edu.cn; nan.guan@polyu.edu.hk;
   quanzhou@hust.edu.cn
OI Jin, Tao/0000-0001-7677-0317; Guan, Nan/0000-0003-3775-911X
CR aiT, AIT USER INTERFACE
   avrora, CONTROL FLOW GRAPH T
   Baruah S, 2015, EUROMICRO, P222, DOI 10.1109/ECRTS.2015.27
   Baruah S, 2014, EUROMICRO, P97, DOI 10.1109/ECRTS.2014.22
   CoFlo, COFLO
   Cuoq Pascal, 2008, DOCUMENTATION FRAMA
   Duran Alejandro, 2009, Proceedings of the 2009 International Conference on Parallel Processing (ICPP 2009), P124, DOI 10.1109/ICPP.2009.64
   Eclipse C.F.G, GENERATOR
   Ellson J, 2002, LECT NOTES COMPUT SC, V2265, P483
   Ferry D, 2013, IEEE REAL TIME, P261, DOI 10.1109/RTAS.2013.6531098
   Gansner Emden, 2006, Technical report
   GRAHAM RL, 1966, AT&T TECH J, V45, P1563, DOI 10.1002/j.1538-7305.1966.tb01709.x
   Gustafsson Jan, 2009, ALF LANGUAGE WCET FL, V10
   Gustafsson Jan, 2006, WCET OPENACCESS SER, V4
   Jin Tao, US
   Li J, 2015, REAL-TIME SYST, V51, P395, DOI 10.1007/s11241-014-9213-9
   Lisper B, 2014, LECT NOTES COMPUT SC, V8803, P482, DOI 10.1007/978-3-662-45231-8_38
   Lisper B, 2009, 15TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATION SYMPOSIUM: RTAS 2009, PROCEEDINGS, P55, DOI 10.1109/RTAS.2009.16
   Ma XR, 2017, PROCEEDINGS OF 2017 IEEE 2ND INFORMATION TECHNOLOGY, NETWORKING, ELECTRONIC AND AUTOMATION CONTROL CONFERENCE (ITNEC), P6, DOI 10.1109/ITNEC.2017.8284986
   Marongiu A, 2015, IEEE T IND INFORM, V11, P957, DOI 10.1109/TII.2015.2449994
   Melani A, 2017, IEEE T COMPUT, V66, P339, DOI 10.1109/TC.2016.2584064
   Pinho LM, 2014, 2014 17TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD), P214, DOI 10.1109/DSD.2014.94
   O.A.R. Board, 2008, OP APPL PROGR INT VE
   Qamhieh M, 2013, P 21 INT C REAL TIM, P287
   Qamhieh Manar., 2014, Proceedings of the 22Nd International Conference on Real-Time Networks and Systems, P13
   Royuela S, 2017, LECT NOTES COMPUT SC, V10468, P231, DOI 10.1007/978-3-319-65578-9_16
   Saifullah A., 2011, Proceedings of the 2011 IEEE 32nd Real-Time Systems Symposium (RTSS 2011), P217, DOI 10.1109/RTSS.2011.27
   Saifullah A, 2014, IEEE T PARALL DISTR, V25, P3242, DOI 10.1109/TPDS.2013.2297919
   Serrano MA, 2018, LECT NOTES COMPUT SC, V11128, P143, DOI 10.1007/978-3-319-98521-3_10
   Serrano MA, 2015, INT CONF COMPIL ARCH, P157, DOI 10.1109/CASES.2015.7324556
   Stigge M, 2015, REAL-TIME SYST, V51, P602, DOI 10.1007/s11241-015-9234-z
   Stotzer Eric, 2013, OpenMP in the Era of Low Power Devices and Accelerators. 9th International Workshop on OpenMP, IWOMP 2013. Proceedings: LNCS 8122, P114, DOI 10.1007/978-3-642-40698-0_9
   Sun JH, 2020, IEEE T COMPUT, V69, P1335, DOI 10.1109/TC.2020.2972385
   Sun JH, 2020, DES AUT TEST EUROPE, P204, DOI 10.23919/DATE48585.2020.9116559
   Sun JH, 2019, PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), DOI 10.1145/3316781.3317891
   Sun JH, 2019, IEEE REAL TIME, P169, DOI 10.1109/RTAS.2019.00022
   Sun JH, 2017, REAL TIM SYST SYMP P, P92, DOI 10.1109/RTSS.2017.00016
   Vargas R, 2015, DES AUT TEST EUROPE, P617
   Vargas RE, 2016, ASIA S PACIF DES AUT, P43, DOI 10.1109/ASPDAC.2016.7427987
   Wang Cheng, 2013, P 2013 INT WORKSH PR, P83, DOI [10.1145/2442992.2443001, DOI 10.1145/2442992.2443001]
NR 40
TC 4
Z9 4
U1 0
U2 6
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAY
PY 2022
VL 126
AR 102470
DI 10.1016/j.sysarc.2022.102470
EA MAR 2022
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 1B3GY
UT WOS:000792328200009
DA 2024-07-18
ER

PT J
AU Rodríguez, A
   Navarro, A
   Nikov, K
   Nunez-Yanez, J
   Gran, R
   Gracia, DS
   Asenjo, R
AF Rodriguez, Andres
   Navarro, Angeles
   Nikov, Kris
   Nunez-Yanez, Jose
   Gran, Ruben
   Gracia, Dario Suarez
   Asenjo, Rafael
TI Lightweight asynchronous scheduling in heterogeneous reconfigurable
   systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Heterogeneous architecture; FPGA; Heterogeneous scheduling; Throughput
   model; Energy efficiency
AB The trend for heterogeneous embedded systems is the integration of accelerators and general-purpose CPU cores on the same die. In these integrated architectures, like the Zynq UltraScale+ board (CPU+FPGA) that we target in this work, hardware support for shared memory and low-overhead synchronization between the accelerator and the CPU cores make the case for exploring strategies that exploit a tight collaboration between the CPUs and the accelerator. In this paper we propose a novel lightweight scheduling strategy, FastFit, targeted to FPGA accelerators, and a new scheduler based on it, named MultiFastFit, which asynchronously tackles heterogeneous systems comprised of a variety of CPU cores and FPGA IPs. Our strategy significantly reduces the overhead to automatically compute the near-optimal chunksizes when compared to a previous state-of-the-art auto-tuned approach, which makes our approach more suitable for fine-grained applications. Additionally, our scheduler MultiFastFit has been designed to enable the efficient co-execution of work among compute devices in such a way that all the devices are busy while minimizing the load unbalance.Our approaches have been evaluated using four benchmarks carefully tuned for the low-power UltraScale+ platform. Our experiments demonstrate that the FastFit strategy always finds the near-optimal FPGA chunksize for any device configuration at a reasonable cost, even for fine-grained and irregular applications, and that heterogeneous CPU+FPGA co-executions that exploit all the compute devices are usually faster and more energy efficient than the CPU-only and FPGA-only executions. We have also compared MultiFastFit with other state-of-the-art scheduling strategies, finding that it outperforms other auto-tuned approach up to 2x and it achieves similar results to manually-tuned schedulers without requiring an offline search of the ideal CPU-FPGA partition or FPGA chunk granularity.
C1 [Rodriguez, Andres; Navarro, Angeles; Asenjo, Rafael] Univ Malaga, Dept Comp Architecture, Malaga, Spain.
   [Nikov, Kris; Nunez-Yanez, Jose] Univ Bristol, Dept Elect & Elect Engn, Bristol, Avon, England.
   [Gran, Ruben; Gracia, Dario Suarez] Univ Zaragoza, Comp Architecture Grp, Zaragoza, Spain.
C3 Universidad de Malaga; University of Bristol; University of Zaragoza
RP Asenjo, R (corresponding author), Univ Malaga, Dept Comp Architecture, Malaga, Spain.
EM andres@ac.uma.es; angeles@ac.uma.es; kris.nikov@bristol.ac.uk;
   j.l.nunez-nanez@bristol.ac.uk; rgran@unizar.es; dario@unizar.es;
   asenjo@ac.uma.es
RI Gran, Rubén/F-5669-2016; Asenjo, Rafael/L-5317-2014; Suarez Gracia,
   Dario/F-5559-2016; G. Navarro, Angeles/L-5300-2014
OI Nunez-Yanez, Jose/0000-0002-5153-5481; Nikov,
   Krastin/0000-0001-5628-5752; Asenjo, Rafael/0000-0002-1570-3863; Gran
   Tejero, Ruben/0000-0002-4031-5651; Suarez Gracia,
   Dario/0000-0002-7490-4067; Rodriguez Moreno, Andres/0000-0002-0431-2322;
   G. Navarro, Angeles/0000-0002-4140-2589
FU Spanish projects [PID2019-105396RB-I00, UMA18-FEDERJA-108]; UK EPSRC
   [EP/N002539/1, EP/V040863/1, INF\R2\192044]; Universidad de Malaga/CBUA
FX Acknowledgments This work was partially supported by the Spanish
   projects PID2019-105396RB-I00, UMA18-FEDERJA-108, and UK EPSRC projects
   ENEAC (EP/N002539/1) , HOPWARE (EP/V040863/1) and RS MINET
   (INF\R2\192044) . Funding for open access charge: Universidad de
   Malaga/CBUA.
CR Agostini M, 2020, 49 INT C PAR PROC IC
   [Anonymous], 2021, ENERGY EFFICIENT ADA
   [Anonymous], 2021, XILINX ZYNQ ULTRASCA
   ARM, 2021, PERF LIB
   ARM, 2021, Arm Architecture Reference Manual, Armv8, for Armv8-A architecture profile
   Barrachina S, 2013, P 3 INT C SMART GRID, P114
   Bell N, 2009, PROCEEDINGS OF THE CONFERENCE ON HIGH PERFORMANCE COMPUTING NETWORKING, STORAGE AND ANALYSIS
   Bueno J, 2012, INT PARALL DISTRIB P, P557, DOI 10.1109/IPDPS.2012.58
   Hosseinabady M, 2020, IEEE T COMPUT AID D, V39, P1272, DOI 10.1109/TCAD.2019.2912923
   Huang W, 2006, IEEE T VLSI SYST, V14, P501, DOI 10.1109/TVLSI.2006.876103
   Intel Corporation, 2020, ONEAPI DOC
   Meng PF, 2012, 2012 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT'12), P37, DOI 10.1109/FPT.2012.6412108
   Navarro A., 2018, INT J PARALLEL PROG
   Nikov K., 2020, 13 INT WORKSH PROGR
   NUNEZYANEZ J, 2018, J SUPERCOMPUT
   Pandit P., 2014, INT S COD GEN OPT
   Prongnuch S, 2016, I S INTELL SIG PROC, P509
   Rodriguez A, 2020, J SUPERCOMPUT, V76, P4645, DOI 10.1007/s11227-019-02935-1
   Rodríguez A, 2019, J SYST ARCHITECT, V98, P27, DOI 10.1016/j.sysarc.2019.06.006
   Rudolph D., 1989, 3 INT C SUP ICS 89
   Sun YF, 2016, I S WORKL CHAR PROC, P13, DOI 10.1109/IISWC.2016.7581262
   The Khronos SYCL Working Group, 2021, SYCL 2020 SPEC REV 3
   Tsoi KH, 2010, FPGA 10, P115
   Voss M., 2019, PROTBB C PARALLEL PR
NR 24
TC 2
Z9 2
U1 0
U2 5
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAR
PY 2022
VL 124
AR 102398
DI 10.1016/j.sysarc.2022.102398
EA JAN 2022
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 0N0YF
UT WOS:000782573200013
OA Green Published, hybrid
DA 2024-07-18
ER

PT J
AU Zhao, WP
   Ye, YT
   Ding, JP
   Wang, T
   Wei, TQ
   Chen, MS
AF Zhao, Wupan
   Ye, Yutong
   Ding, Jiepin
   Wang, Ting
   Wei, Tongquan
   Chen, Mingsong
TI IPDALight: Intensity- and phase duration-aware traffic signal control
   based on Reinforcement Learning
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Traffic signal control; Max Pressure; Reinforcement Learning; Phase
   duration; Average travel time; Greenwave control
ID NETWORK
AB Reinforcement Learning (RL) has been recognized as one of the most effective methods to optimize traffic signal control. However, due to the inappropriate design of RL elements (i.e., reward and state) for complex traffic dynamics, existing RL-based approaches suffer from slow convergence to optimal traffic signal plans. Meanwhile, to simplify the traffic modeling, most optimization methods assume that the phase duration of traffic signals is constant, which strongly limits the RL capability to search for traffic signal control policies with shorter average vehicle travel time and better GreenWave control. To address these issues, this paper proposes a novel intensity- and phase duration-aware RL-based method named IPDALight for the optimization of traffic signal control. Inspired by the Max Pressure (MP)-based traffic control strategy used in the transportation field, we introduce a new concept named intensity, which ensures that our reward design and state representation can accurately reflect the status of vehicles. By taking the coordination of neighboring intersections into account, our approach enables the fine-tuning of phase duration of traffic signals to adapt to dynamic traffic situations. Comprehensive experimental results on both synthetic and real-world traffic scenarios show that, compared with the state-of-the-art RL methods, IPDALight can not only achieve better average vehicle travel time and greenwave control for various multi-intersection scenarios, but also converge to optimal solutions much faster.
C1 [Zhao, Wupan; Ye, Yutong; Ding, Jiepin; Wang, Ting; Wei, Tongquan; Chen, Mingsong] East China Normal Univ, MoE Engn Res Ctr Software Hardware Codesign Techn, Shanghai 200062, Peoples R China.
C3 East China Normal University
RP Chen, MS (corresponding author), East China Normal Univ, MoE Engn Res Ctr Software Hardware Codesign Techn, Shanghai 200062, Peoples R China.
EM mschen@sei.ecnu.edu.cn
RI Wang, Ting/ABG-3298-2022; Chen, Ming/GVU-8412-2022
OI Wang, Ting/0000-0002-7223-8849; Ding, Jiepin/0000-0002-3924-5107
FU National Key Research and Development Program of China [2018YFB2101300];
   Natural Science Foundation of China [61872147]; ECNU Academic Innovation
   Promotion Program for Excellent Doctoral Students [YBNLTS2021-035]
FX This work was supported by National Key Research and Development Program
   of China (2018YFB2101300), Natural Science Foundation of China
   (61872147) and ECNU Academic Innovation Promotion Program for Excellent
   Doctoral Students (YBNLTS2021-035).
CR Abdulhai B, 2003, J TRANSP ENG, V129, P278, DOI 10.1061/(ASCE)0733-947X(2003)129:3(278)
   Aslani M, 2017, TRANSPORT RES C-EMER, V85, P732, DOI 10.1016/j.trc.2017.09.020
   Aziz HMA, 2018, J INTELL TRANSPORT S, V22, P40, DOI 10.1080/15472450.2017.1387546
   Baran P., 1964, INTRO DISTRIBUTED CO, V5, P193
   Bharadwaj S, 2017, TRANSP RES PROC, V25, P3542, DOI 10.1016/j.trpro.2017.05.282
   Calvo J.A., 2008, P IRISH C ART INT CO, P2
   Chang WL, 2020, DES AUT TEST EUROPE, P1686, DOI 10.23919/DATE48585.2020.9116403
   Chen CC, 2020, AAAI CONF ARTIF INTE, V34, P3414
   Cools S., 2013, ADV APPL SELF ORG SY, P41
   Dulac-Arnold G., 2015, ARXIV151207679
   Foerster J, 2017, PR MACH LEARN RES, V70
   Gao J.T., 2017, Adaptive Traffic Signal Control: Deep Reinforcement Learning Algorithm with Experience Replay and Target Network
   Genders W., 2016, Using a deep reinforcement learning agent for traffic signal control
   Haydari A, 2022, IEEE T INTELL TRANSP, V23, P11, DOI 10.1109/TITS.2020.3008612
   Jin JC, 2019, IEEE T INTELL TRANSP, V20, P3900, DOI 10.1109/TITS.2019.2906260
   Koonce P., 2008, Tech. Rep.
   Liang XY, 2019, IEEE T VEH TECHNOL, V68, P1243, DOI 10.1109/TVT.2018.2890726
   Lopez PA, 2018, IEEE INT C INTELL TR, P2575, DOI 10.1109/ITSC.2018.8569938
   Mnih V, 2013, ARXIV
   Roess R.P., 1990, Traffic engineering, VSecond
   Rummery Gavin A, 1994, On-line Q-Learning Using Connectionist Systems, V37
   Smith S.F., 2013, TRANSP RES BOARD M
   Tan T, 2020, IEEE T CYBERNETICS, V50, P2687, DOI 10.1109/TCYB.2019.2904742
   van de Giessen E, 2017, MOL PSYCHIATR, V22, P68, DOI 10.1038/mp.2016.21
   Varaiya P., 2013, MAX PRESSURE CONTROL, P27, DOI 10.1007/978-1-4614-6243-9_2
   Varaiya P, 2013, TRANSPORT RES C-EMER, V36, P177, DOI 10.1016/j.trc.2013.08.014
   Wang Z., 2016, ARCH COMPUTATIONAL M, P1, DOI DOI 10.1007/s11831-016-9181-4
   Watkins C. J. C. H., 1989, Learning from Delayed Rewards
   Wei H., 2019, CoRR
   Wei H, 2019, PROCEEDINGS OF THE 28TH ACM INTERNATIONAL CONFERENCE ON INFORMATION & KNOWLEDGE MANAGEMENT (CIKM '19), P1913, DOI 10.1145/3357384.3357902
   Wei H, 2019, KDD'19: PROCEEDINGS OF THE 25TH ACM SIGKDD INTERNATIONAL CONFERENCCE ON KNOWLEDGE DISCOVERY AND DATA MINING, P1290, DOI 10.1145/3292500.3330949
   Wei H, 2018, KDD'18: PROCEEDINGS OF THE 24TH ACM SIGKDD INTERNATIONAL CONFERENCE ON KNOWLEDGE DISCOVERY & DATA MINING, P2496, DOI 10.1145/3219819.3220096
   Wiering M. A., 2000, P INT C MACH LEARN J, P1151
   Yau Kok-Lim Alvin, 2017, ACM Computing Surveys, V50, DOI 10.1145/3068287
   Zhang HC, 2019, WEB CONFERENCE 2019: PROCEEDINGS OF THE WORLD WIDE WEB CONFERENCE (WWW 2019), P3620, DOI 10.1145/3308558.3314139
   Zheng GJ, 2019, PROCEEDINGS OF THE 28TH ACM INTERNATIONAL CONFERENCE ON INFORMATION & KNOWLEDGE MANAGEMENT (CIKM '19), P1963, DOI 10.1145/3357384.3357900
NR 36
TC 18
Z9 18
U1 7
U2 39
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD FEB
PY 2022
VL 123
AR 102374
DI 10.1016/j.sysarc.2021.102374
EA JAN 2022
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA YH0BB
UT WOS:000742841200007
DA 2024-07-18
ER

PT J
AU Duan, YT
   Li, YP
   Lu, LF
   Ding, Y
AF Duan, Yating
   Li, Yanping
   Lu, Laifeng
   Ding, Yong
TI A faster outsourced medical image retrieval scheme with privacy
   preservation
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Cloud storage; Medical image retrieval; Access control; Searchable
   encryption
ID ATTRIBUTE-BASED ENCRYPTION; SEARCH; SECURE; EFFICIENT
AB With the rapid development of computer technology and medical imaging technology, medical images present an explosive growth. To save storage and computation overhead, hospitals often choose to outsource digital medical images to cloud server. Since medical images are a major auxiliary means for doctors' diagnosis or medical researchers' study, the secure retrieval of outsourced medical images is especially important. To address this problem, we propose a Faster outsourced Medical Image Retrieval scheme with privacy preservation (FMIR) in this paper. FMIR first makes a simple classification to outsourced medical images, which narrows the retrieval range and improves the retrieval efficiency compared with the existing unclassified retrieval schemes. Second, FMIR implements a lightweight access control for each class using polynomial-based access control strategy, which provides the fine-grained access control for better privacy protection of medical images. Third, FMIR reduces the interference of random numbers on relevant score to 0, which further improves the accuracy of the retrieval. Finally, the security and performance analysis show that FMIR is secure, accurate and efficient.
C1 [Duan, Yating; Li, Yanping; Lu, Laifeng] Shaanxi Normal Univ, Sch Math & Stat, Xian, Shaanxi, Peoples R China.
   [Li, Yanping; Ding, Yong] Guangxi Key Lab Cryptog & Informat Secur, Guilin, Guangxi, Peoples R China.
   [Ding, Yong] Guilin Univ Elect Technol, Sch Comp Sci & Informat Secur, Guilin, Guangxi, Peoples R China.
C3 Shaanxi Normal University; Guilin University of Electronic Technology
RP Li, YP (corresponding author), Shaanxi Normal Univ, Sch Math & Stat, Xian, Shaanxi, Peoples R China.
EM duanyating@snnu.edu.cn; lyp@snnu.edu.cn; lulaifeng@snnu.edu.cn;
   stone_dingy@126.com
RI Yong, Ding/JSL-5016-2023
OI Yong, Ding/0000-0002-3571-7576
FU National Natural Science Foundation of China [61802243]; Key R&D Program
   in industry field of Shaanxi Province, China [2019GY-013]; basic science
   research program of Shaanxi Province, China [2020JM288]; Guangxi Key
   Laboratory of Cryptography and Information Security, China [GCIS202124]
FX This work is partly supported by the National Natural Science Foundation
   of China (61802243), the Key R&D Program in industry field of Shaanxi
   Province, China (2019GY-013); the basic science research program of
   Shaanxi Province, China (2020JM288); Guangxi Key Laboratory of
   Cryptography and Information Security, China (GCIS202124).
CR Ameri MH, 2020, IEEE T CLOUD COMPUT, V8, P660, DOI 10.1109/TCC.2018.2825983
   Ayyub S, 2019, INT ARAB J INF TECHN, V16, P251
   Chen Moyu., 2020, J CHONGQING U TECHNO, V34, P142
   Dai Yin, 2013, Journal of Northeastern University. Natural Science, V34, P1096
   Du AY, 2020, SYMMETRY-BASEL, V12, DOI 10.3390/sym12020282
   Horn R. A., 2012, MATRIX ANAL
   Jafari Omid, 2021, ABS210208942 CORR
   Jiang SR, 2019, IEEE T CLOUD COMPUT, V7, P799, DOI 10.1109/TCC.2017.2684811
   Li FF, 2007, COMPUT VIS IMAGE UND, V106, P59, DOI 10.1016/j.cviu.2005.09.012
   Li HW, 2018, LECT NOTES COMPUT SC, V10874, P236, DOI 10.1007/978-3-319-94268-1_20
   Li YY, 2021, IEEE T IND INFORM, V17, P5348, DOI 10.1109/TII.2020.3032147
   Li YS, 2022, IEEE GEOSCI REMOTE S, V19, DOI 10.1109/LGRS.2021.3080986
   Lu W, 2010, PROC SPIE, V7541, DOI 10.1117/12.838745
   Miao YB, 2018, IEEE INTERNET THINGS, V5, P3008, DOI 10.1109/JIOT.2017.2779124
   Sai Bhargav A. Jsv, 2020, INT J SCI RES COMPUT, P225
   Shen M, 2020, FUTURE GENER COMP SY, V109, P621, DOI 10.1016/j.future.2018.04.089
   Song FY, 2020, IEEE GLOB COMM CONF, DOI 10.1109/GLOBECOM42002.2020.9322134
   [王少辉 Wang Shaohui], 2019, [计算机科学, Computer Science], V46, P91
   Wang XY, 2019, IEEE INFOCOM SER, P2485, DOI [10.1109/INFOCOM.2019.8737619, 10.1109/infocom.2019.8737619]
   Xia ZH, 2017, INFORM SCIENCES, V387, P195, DOI 10.1016/j.ins.2016.12.030
   Xue KP, 2017, IEEE T COMPUT, V66, P1491, DOI 10.1109/TC.2017.2693265
   Yu Fan, CHIN J MED LIB INF S
   Yu Y, 2020, IEEE J SEL AREA COMM, V38, P1242, DOI 10.1109/JSAC.2020.2986620
   Zhang L, 2017, IEEE T PARALL DISTR, V28, P3258, DOI 10.1109/TPDS.2017.2712148
   Zhang Zhenxiang., 1992, J MATH RES EXPOSITIO, V12, P157
   Zou Q, 2017, SOFT COMPUT, V21, P2959, DOI 10.1007/s00500-016-2153-7
NR 26
TC 6
Z9 6
U1 3
U2 22
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29a, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2022
VL 122
AR 102356
DI 10.1016/j.sysarc.2021.102356
EA DEC 2021
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA YH0AV
UT WOS:000742840600006
DA 2024-07-18
ER

PT J
AU Kan, G
   Jin, CH
   Zhu, HH
   Xu, YL
   Liu, NA
AF Kan, Ge
   Jin, Chunhua
   Zhu, Huihui
   Xu, Yongliang
   Liu, Nian
TI An identity-based proxy re-encryption for data deduplication in cloud
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Cloud data deduplication; Identity-based proxy re-encryption; Proof of
   ownership; Cloud computing
ID FILES; SECURITY; STORAGE; PRIVACY
AB Cloud computing offers a huge resource pool by centralizing various resources with the rapid growth of digital data. Data storage is the most acceptable service in cloud computing. As one of the key technologies of cloud storage service, data deduplication technology allows cloud servers to save storage space by deleting redundant data. In order to protect data privacy, data holders generally encrypt their data first, and then upload the encrypted data to the cloud server, which clearly brings a new challenge for cloud data deduplication, as traditional deduplication technology cannot deduplicate encrypted data. Existing solutions have various security issues. They cannot flexibly support data access control, and also require data users to remain online. In this paper, we propose an identity-based proxy re-encryption data deduplication scheme using identity-based proxy re-encryption (IB-PRE) and identity-based proof of ownership (IB-PoW). The proposed scheme integrates cloud data deduplication with access control. By detailed security analysis and performance evaluation, we show that the proposed scheme is security, efficient and effective.
C1 [Kan, Ge; Jin, Chunhua; Zhu, Huihui; Xu, Yongliang; Liu, Nian] Huaiyin Inst Technol, Fac Comp & Software Engn, Huaian 233003, Peoples R China.
C3 Huaiyin Institute of Technology
RP Jin, CH (corresponding author), Huaiyin Inst Technol, Fac Comp & Software Engn, Huaian 233003, Peoples R China.
EM xajch0206@163.com
RI Zhu, Huihui/C-4948-2018; Xu, Yongliang/HHC-5538-2022
OI Xu, Yongliang/0000-0001-7571-5498
FU Natural Science Research in Colleges and Universities of Jiangsu
   Province [19KJB510020, 18KJB416002]; Natural Science Research of Huai'an
   [HABZ201916]; Graduate Practice Innovation Program of Jiangsu Province
   [SJCX21_1512]; Graduate Science and Technology Innovation Program of
   Huaiyin Institute of Technology [HGYK202123]
FX This work is supported by the Natural Science Research in Colleges and
   Universities of Jiangsu Province (grant no.19KJB510020 and 18KJB416002),
   and the Natural Science Research of Huai'an (grant no. HABZ201916), and
   the Graduate Practice Innovation Program of Jiangsu Province (grant no.
   SJCX21_1512), and the Graduate Science and Technology Innovation Program
   of Huaiyin Institute of Technology (grant no. HGYK202123).
CR Ali M, 2017, IEEE SYST J, V11, P395, DOI 10.1109/JSYST.2014.2379646
   Ali M, 2015, INFORM SCIENCES, V305, P357, DOI 10.1016/j.ins.2015.01.025
   Armbrust M, 2010, COMMUN ACM, V53, P50, DOI 10.1145/1721654.1721672
   Bellare M, 2013, 22 USENIX SEC S USEN, P179
   Bellare M, 2013, LECT NOTES COMPUT SC, V7881, P296, DOI 10.1007/978-3-642-38348-9_18
   Chen RM, 2015, IEEE T INF FOREN SEC, V10, P2643, DOI 10.1109/TIFS.2015.2470221
   Cui H, 2019, IEEE T BIG DATA, V5, P330, DOI 10.1109/TBDATA.2017.2656120
   Douceur JR, 2002, INT CON DISTR COMP S, P617, DOI 10.1109/ICDCS.2002.1022312
   Ebinazer SE, 2021, WIRELESS PERS COMMUN, V117, P3309, DOI 10.1007/s11277-020-07989-6
   Fu Min, 2014, 2014 USENIX C USENIX, P181
   Ge C., IEEE T DEPEND SECURE, P2021
   Ge CP, 2021, IEEE T DEPEND SECURE, V18, P2787, DOI 10.1109/TDSC.2020.2963978
   Ge CP, 2021, IEEE T DEPEND SECURE, V18, P1214, DOI 10.1109/TDSC.2019.2899300
   Halevi S, 2011, PROCEEDINGS OF THE 18TH ACM CONFERENCE ON COMPUTER & COMMUNICATIONS SECURITY (CCS 11), P491, DOI 10.1145/2046707.2046765
   Jayapandian N, 2018, BRAZ ARCH BIOL TECHN, V61, DOI 10.1590/1678-4324-2018160609
   Jiang S., 2017, IEEE T SERV COMPUT
   Li C., 2015, P USENIX ANN TECH C, P111
   Li YK, 2015, ACM T STORAGE, V11, DOI 10.1145/2641572
   Libert B, 2003, 2003 IEEE INFORMATION THEORY WORKSHOP, PROCEEDINGS, P155, DOI 10.1109/ITW.2003.1216718
   Lillibridge M., 2013, FAST
   Liu C, 2015, FUTURE GENER COMP SY, V49, P58, DOI 10.1016/j.future.2014.08.007
   Meyer DT, 2012, ACM T STORAGE, V7, DOI 10.1145/2078861.2078864
   Mulazzani M., 2011, DARK CLOUDS HORIZON
   Ng W.K., 2012, P 27 ANN ACM S APPL, P441
   Perttula, 2008, ATT CONV ENCR
   Premkamal PK, 2021, PEER PEER NETW APPL, V14, P102, DOI 10.1007/s12083-020-00940-3
   Puzio P, 2016, LECT NOTES COMPUT SC, V9481, P150, DOI 10.1007/978-3-319-29883-2_10
   Puzio P, 2013, INT CONF CLOUD COMP, P363, DOI 10.1109/CloudCom.2013.54
   Shim KA, 2012, IEEE T VEH TECHNOL, V61, P1874, DOI 10.1109/TVT.2012.2186992
   Sookhak M, 2015, ACM COMPUT SURV, V47, DOI 10.1145/2764465
   Wei LF, 2014, INFORM SCIENCES, V258, P371, DOI 10.1016/j.ins.2013.04.028
   Wu TT, 2017, IEEE SYST J, V11, P283, DOI 10.1109/JSYST.2014.2361841
   Xiong NX, 2009, IEEE J SEL AREA COMM, V27, P495, DOI 10.1109/JSAC.2009.090512
   Yang C, 2017, PERVASIVE MOB COMPUT, V41, P243, DOI 10.1016/j.pmcj.2017.03.014
   Yang C, 2015, SECUR COMMUN NETW, V8, P2457, DOI 10.1002/sec.784
   Zheng XY, 2020, J SYST ARCHITECT, V102, DOI 10.1016/j.sysarc.2019.101666
   Zheng Yan, 2016, IEEE Transactions on Big Data, V2, P138, DOI 10.1109/TBDATA.2016.2587659
   Zhou YZ, 2014, IEEE T SERV COMPUT, V7, P40, DOI 10.1109/TSC.2012.32
NR 38
TC 16
Z9 17
U1 1
U2 19
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD DEC
PY 2021
VL 121
AR 102332
DI 10.1016/j.sysarc.2021.102332
EA NOV 2021
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA XA7MX
UT WOS:000720827000001
DA 2024-07-18
ER

PT J
AU Pinto, S
   Machado, P
   Oliveira, D
   Cerdeira, D
   Gomes, T
AF Pinto, Sandro
   Machado, Pedro
   Oliveira, Daniel
   Cerdeira, David
   Gomes, Tiago
TI Self-secured devices: High performance and secure I/O access in
   TrustZone-based systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE TrustZone; Security; Virtualization; TEE; Self-secured devices
AB Arm TrustZone is a hardware technology that adds significant value to the ongoing security picture. TrustZone-based systems typically consolidate multiple environments into the same platform, requiring resources to be shared among them. Currently, hardware devices on TrustZone-enabled system-on-chip (SoC) solutions can only be configured as secure or non-secure, which means the dual-world concept of TrustZone is not spread to the inner logic of the devices. The traditional passthrough model dictates that both worlds cannot use the same device concurrently. Furthermore, existing shared device access methods have been proven to cause a negative impact on the overall system in terms of security and performance.
   This work introduces the concept of self-secured devices, a novel approach for shared device access in TrustZone-based architectures. This concept extends the TrustZone dual-world model to the device itself, providing a secure and non-secure logical interface in a single device instance. The solution was deployed and evaluated on the LTZVisor, an open-source and lightweight TrustZone-assisted hypervisor. The obtained results are encouraging, demonstrating that our solution requires only a few additional hardware resources when compared with the native device implementation, while providing a secure solution for device sharing.
C1 [Pinto, Sandro; Machado, Pedro; Oliveira, Daniel; Cerdeira, David; Gomes, Tiago] Univ Minho, Ctr ALGORITMI, Braga, Portugal.
C3 Universidade do Minho
RP Pinto, S (corresponding author), Univ Minho, Ctr ALGORITMI, Braga, Portugal.
EM sandro.pinto@dei.uminho.pt; pedro.machado@dei.uminho.pt;
   daniel.oliveira@dei.uminho.pt; david.cerdeira@dei.uminho.pt;
   mr.gomes@dei.uminho.pt
RI Gomes, Tiago/IVU-9991-2023; Gomes, Tiago/A-4751-2016; Machado, Pedro
   Paulo da Cunha/JVP-0295-2024; Salgado Pinto, Sandro Emanuel/D-6725-2015;
   Cerdeira, David/E-2324-2019; Oliveira, Daniel/E-2308-2019
OI Gomes, Tiago/0000-0002-4071-9015; Salgado Pinto, Sandro
   Emanuel/0000-0003-4580-7484; Cerdeira, David/0000-0002-1348-0272;
   Oliveira, Daniel/0000-0003-4119-8482
FU FCT -Fundacao para a Ciencia e Tecnologia, Portugal within the R&D Units
   Project Scope [UIDB/00319/2020]
FX This work has been supported by FCT -Fundacao para a Ciencia e
   Tecnologia, Portugal within the R&D Units Project Scope:
   UIDB/00319/2020.
CR [Anonymous], 2012, CORT A9 MPCORE TECHN
   [Anonymous], 2010, P 12 REAL TIME LINUX
   ARM ARM<(R), 2016, TECH REP, P1
   Asokan N, 2018, IEEE T COMPUT AID D, V37, P2290, DOI 10.1109/TCAD.2018.2858422
   Azab A.M., 2016, P NETW DISTR SYST SE
   Babu SA, 2014, 2014 FOURTH INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTING AND COMMUNICATIONS (ICACC), P247, DOI 10.1109/ICACC.2014.66
   Bahmani R, 2021, PROCEEDINGS OF THE 30TH USENIX SECURITY SYMPOSIUM, P1073
   Brasser F, 2019, 26TH ANNUAL NETWORK AND DISTRIBUTED SYSTEM SECURITY SYMPOSIUM (NDSS 2019), DOI 10.14722/ndss.2019.23448
   Burns A, 2018, ACM COMPUT SURV, V50, DOI 10.1145/3131347
   Cerdeira D, 2020, P IEEE S SECUR PRIV, P1416, DOI 10.1109/SP40000.2020.00061
   Costan V., 2016, IACR Cryptol. ePrint Arch, DOI DOI 10.1159/000088809
   Costan V, 2016, PROCEEDINGS OF THE 25TH USENIX SECURITY SYMPOSIUM, P857
   Hua ZC, 2017, PROCEEDINGS OF THE 26TH USENIX SECURITY SYMPOSIUM (USENIX SECURITY '17), P541
   Jiang Z, 2019, REAL TIM SYST SYMP P, P326, DOI 10.1109/RTSS46320.2019.00037
   Jiang Z, 2019, ACM T EMBED COMPUT S, V18, DOI 10.1145/3309765
   Kim SW, 2013, INT CONF CONNECT VEH, P177, DOI [10.1109/ICCVE.2013.6799789, 10.1109/ICCVE.2013.179]
   Langner R, 2011, IEEE SECUR PRIV, V9, P49, DOI 10.1109/MSP.2011.67
   Li Wenhao., 2014, P 5 ASIA PACIFIC WOR, DOI DOI 10.1145/2637166.2637225
   Martins J., 2020, OpenAccess Series in Informatics (OASIcs), V77, DOI [10.4230/OASIcs.NG-RES.2020.3, DOI 10.4230/OASICS.NG-RES.2020.3]
   Nasahl P., 2020, ARXIV 200905262
   Nyman T, 2017, LECT NOTES COMPUT SC, V10453, P259, DOI 10.1007/978-3-319-66332-6_12
   Oliveira A, 2018, PROC IEEE INT SYMP, P708
   Pék G, 2013, ACM COMPUT SURV, V45, DOI 10.1145/2480741.2480757
   Pinto S, 2019, IEEE REAL TIME, P293, DOI 10.1109/RTAS.2019.00032
   Pinto S, 2019, ACM COMPUT SURV, V51, DOI 10.1145/3291047
   Pinto S, 2017, IEEE INTERNET COMPUT, V21, P40, DOI 10.1109/MIC.2017.17
   Pinto Sandro, 2017, Leibniz International Proceedings in Informatics (LIPIcs),, V76, DOI [10.4230/LIPIcs.ECRTS.2017.4, DOI 10.4230/LIPICS.ECRTS.2017.4]
   Raj Himanshu., 2007, "Proceedings of the 16th international symposium 159 on High performance distributed computing," HPDC '07, P179, DOI DOI 10.1145/1272366.1272390
   Sangorrin D., 2013, INF MEDIA TECHNOL, V8, P1
   Sangorrin D., 2012, TRUST TRUSTWORTHY CO, V7344, P74
   Shimosawa T., 2014, 2014 21 INT C HIGH P, P1
   Sugerman J, 2001, USENIX ASSOCIATION PROCEEDINGS OF THE 2001 USENIX ANNUAL TECHNICAL CONFERENCE, P1
   Willmann P, 2007, INT S HIGH PERF COMP, P306
NR 33
TC 3
Z9 3
U1 1
U2 10
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2021
VL 119
AR 102238
DI 10.1016/j.sysarc.2021.102238
EA JUL 2021
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA WD1PB
UT WOS:000704720500007
OA Green Published
DA 2024-07-18
ER

PT J
AU Yan, M
   Chen, YW
   Hu, XL
   Cheng, DD
   Chen, Y
   Du, JX
AF Yan, Ming
   Chen, Yewang
   Hu, Xiaoliang
   Cheng, Dongdong
   Chen, Yi
   Du, Jixiang
TI Intrusion detection based on improved density peak clustering for
   imbalanced data on sensor-cloud systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Density peak clustering; Network intrusion detection systems; Intrusion
   detection evaluation; Sensor-cloud systems; Network security
ID NEAREST NEIGHBORS; SVM
AB Intrusion detection has been extremely important for the security of the cloud computing environment for these years. However, it is also extremely hard to prevent network systems from attacking, due to that the attacking data and normal data usually have large different density distributions, i.e, they are imbalanced. Clustering is one of the effective methods for intrusion detection. Density Peak (DPeak) is a famous clustering algorithm that maps data of arbitrary dimension onto two dimensions, and it can automatically distinguish density centers and noise. However, it is not appropriate for applying DPeak in detecting intrusion data directly. Because (1) sparse regions are difficult to be identified and (2) most points in dense regions of imbalanced data are highly possible misclassified as outliers. Hence, an improved DPeak, namely Rotation-DPeak, is proposed to overcome them according to a simple assumption: the higher density of a point p, the larger delta it should have such that p can be picked as a density peak. Then, a novel strategy is invented to select density peaks by quadratic curve, rather than by choosing points with the largest gamma (gamma = rho x delta) or by drawing a rectangle on the decision graph. In addition, it is found that abnormal data usually leads to bad performance for intrusion detection, therefore we propose an outlier detection algorithm to identify anomaly traffic. Experiments prove that the proposed algorithm works well on imbalanced datasets, and is suitable for intrusion detection, which has a good performance in accuracy.
C1 [Yan, Ming; Chen, Yewang; Hu, Xiaoliang; Du, Jixiang] Huaqiao Univ, Coll Comp Sci & Technol, Xiamen, Peoples R China.
   [Yan, Ming; Chen, Yewang; Hu, Xiaoliang; Du, Jixiang] Huaqiao Univ, Fujian Key Lab Big Data Intelligence & Secur, Xiamen, Peoples R China.
   [Chen, Yewang] Huaqiao Univ, Xiamen Key Lab Comp Vis & Pattern Recognit, Xiamen, Peoples R China.
   [Chen, Yewang; Chen, Yi] Beijing Technol & Business Univ, Beijing Key Lab Big Data Technol Food Safety, Beijing, Peoples R China.
   [Cheng, Dongdong] Yangtze Normal Univ, Coll Big Data & Intelligent Engn, Chongqing, Peoples R China.
C3 Huaqiao University; Huaqiao University; Huaqiao University; Beijing
   Technology & Business University; Yangtze Normal University
RP Chen, YW (corresponding author), Huaqiao Univ, Coll Comp Sci & Technol, Xiamen, Peoples R China.; Chen, YW (corresponding author), Huaqiao Univ, Fujian Key Lab Big Data Intelligence & Secur, Xiamen, Peoples R China.; Chen, YW (corresponding author), Huaqiao Univ, Xiamen Key Lab Comp Vis & Pattern Recognit, Xiamen, Peoples R China.; Chen, YW; Chen, Y (corresponding author), Beijing Technol & Business Univ, Beijing Key Lab Big Data Technol Food Safety, Beijing, Peoples R China.; Chen, YW; Chen, Y (corresponding author), 668 Jimei Avenu, Xiamen 362021, Fujian, Peoples R China.
EM ywchen@hqu.edu.cn; chenyi@th.btbu.edu.cn
RI Chen, Yewang/AAN-6803-2020
OI Chen, Yewang/0000-0001-9691-0807; Chen, Yi/0000-0002-4141-0554; Yan,
   Ming/0000-0002-4388-6708; Cheng, Dongdong/0000-0003-3500-5461
FU National Natural Science Foundation of China [61673186, 61972010,
   61975124, 62006029]; open project of Provincial Key Laboratory for
   Computer Information Processing Technology, Soochow University
   [KJS1839]; Quanzhou City Science AMP; Technology Program of China
   [2018C114R]; Natural Science Foundation of Chongqing (China)
   [cstc2019jcyj-msxmX0683]; Chongqing Municipal Education Commission
   (China) [KJQN202001434]; Open Project of Beijing Key Laboratory of Big
   Data Technology for Food Safety [BTBD-2019KF06]
FX We acknowledge financial support from the National Natural Science
   Foundation of China (No. 61673186, 61972010, 61975124, 62006029); The
   open project of Provincial Key Laboratory for Computer Information
   Processing Technology, Soochow University (NO. KJS1839); The Quanzhou
   City Science & Technology Program of China (No. 2018C114R); Natural
   Science Foundation of Chongqing (China) under Grant
   cstc2019jcyj-msxmX0683, Chongqing Municipal Education Commission (China)
   under Grant KJQN202001434; Open Project of Beijing Key Laboratory of Big
   Data Technology for Food Safety (No. BTBD-2019KF06).
CR Aburomman AA, 2016, APPL SOFT COMPUT, V38, P360, DOI 10.1016/j.asoc.2015.10.011
   Breunig MM, 2000, SIGMOD REC, V29, P93, DOI 10.1145/335191.335388
   Chen YW, 2021, PATTERN RECOGN, V109, DOI 10.1016/j.patcog.2020.107624
   Chen YW, 2021, IEEE T SYST MAN CY-S, V51, P3939, DOI 10.1109/TSMC.2019.2956527
   Chen YW, 2020, KNOWL-BASED SYST, V187, DOI 10.1016/j.knosys.2019.06.032
   Chen YW, 2018, INFORM SCIENCES, V433, P510, DOI 10.1016/j.ins.2016.08.009
   Chen ZY, 2021, IEEE J-STARS, V14, P2284, DOI 10.1109/JSTARS.2021.3053603
   Chen ZY, 2020, IEEE T INTELL TRANSP, V21, P4283, DOI 10.1109/TITS.2019.2939536
   Cheng DD, 2021, IEEE T KNOWL DATA EN, V33, P374, DOI 10.1109/TKDE.2019.2930056
   Deng ZH, 2019, PHYSICA A, V526, DOI 10.1016/j.physa.2019.121070
   Ding JJ, 2018, SOFT COMPUT, V22, P2777, DOI 10.1007/s00500-017-2748-7
   Dovom EM, 2019, J SYST ARCHITECT, V97, P1, DOI 10.1016/j.sysarc.2019.01.017
   Du HZ, 2016, IEEE CONF COMPUT, DOI 10.1109/INFCOMW.2016.7562187
   Erfani SM, 2016, PATTERN RECOGN, V58, P121, DOI 10.1016/j.patcog.2016.03.028
   Ester M., 1996, KDD 96, P226, DOI DOI 10.5555/3001460.3001507
   Flores KG, 2020, KNOWL-BASED SYST, V206, DOI 10.1016/j.knosys.2020.106350
   Gan XS, 2013, KNOWL-BASED SYST, V40, P1, DOI 10.1016/j.knosys.2012.09.004
   Huang D, 2020, IEEE T KNOWL DATA EN, V32, P1212, DOI 10.1109/TKDE.2019.2903410
   Huang JL, 2017, KNOWL-BASED SYST, V121, P32, DOI 10.1016/j.knosys.2017.01.013
   Jiang W, 2020, J SYST ARCHITECT, V107, DOI 10.1016/j.sysarc.2020.101739
   Kang Z, 2020, NEURAL NETWORKS, V122, P279, DOI 10.1016/j.neunet.2019.10.010
   Kang Z, 2019, KNOWL-BASED SYST, V163, P510, DOI 10.1016/j.knosys.2018.09.009
   Li JN, 2019, KNOWL-BASED SYST, V184, DOI 10.1016/j.knosys.2019.104895
   Li LX, 2018, CHAOS SOLITON FRACT, V110, P33, DOI 10.1016/j.chaos.2018.03.010
   Li SS, 2020, IEEE ACCESS, V8, P47468, DOI 10.1109/ACCESS.2020.2972034
   Liang W, 2020, IEEE T IND INFORM, V16, P2063, DOI 10.1109/TII.2019.2946791
   Liang Z, 2016, PATTERN RECOGN LETT, V73, P52, DOI 10.1016/j.patrec.2016.01.009
   Likas A, 2003, PATTERN RECOGN, V36, P451, DOI 10.1016/S0031-3203(02)00060-2
   Lin WC, 2015, KNOWL-BASED SYST, V78, P13, DOI 10.1016/j.knosys.2015.01.009
   Liu HF, 2021, IEEE T KNOWL DATA EN, V33, P2369, DOI 10.1109/TKDE.2019.2954317
   Liu XX, 2021, IEEE NETWORK, V35, P188, DOI 10.1109/MNET.011.2000445
   Liu YH, 2017, KNOWL-BASED SYST, V133, P208, DOI 10.1016/j.knosys.2017.07.010
   Mitra P, 2002, IEEE T PATTERN ANAL, V24, P301, DOI 10.1109/34.990133
   Rodriguez A, 2014, SCIENCE, V344, P1492, DOI 10.1126/science.1242072
   Rui Z., 2020, J SYST ARCHIT, V110
   Sharafaldin I, 2018, ICISSP: PROCEEDINGS OF THE 4TH INTERNATIONAL CONFERENCE ON INFORMATION SYSTEMS SECURITY AND PRIVACY, P108, DOI 10.5220/0006639801080116
   Shi Y, 2017, NEURAL COMPUT APPL, V28, pS29, DOI 10.1007/s00521-016-2300-1
   Shiravi A, 2012, COMPUT SECUR, V31, P357, DOI 10.1016/j.cose.2011.12.012
   Tsai CF, 2010, PATTERN RECOGN, V43, P222, DOI 10.1016/j.patcog.2009.05.017
   van der Maaten L, 2008, J MACH LEARN RES, V9, P2579
   Wang T., 2021, IEEE T COMPUT, DOI [10.1109/TC.2021.3060484, DOI 10.1109/TC.2021.3060484]
   Wang T, 2021, INFORM FUSION, V75, P90, DOI 10.1016/j.inffus.2021.04.007
   Wang W, 1997, PROCEEDINGS OF THE TWENTY-THIRD INTERNATIONAL CONFERENCE ON VERY LARGE DATABASES, P186
   Wang XF, 2017, STAT METHODS MED RES, V26, P2800, DOI 10.1177/0962280215609948
   Xi Z., IEEE T COMPUT, DOI [10.1109/TC.2021, DOI 10.1109/TC.2021]
   Xing YY, 2019, AAAI CONF ARTIF INTE, P5508
   Zhang Z, 2021, IEEE T KNOWL DATA EN, V33, P1523, DOI 10.1109/TKDE.2019.2940576
   Zhong CM, 2011, INFORM SCIENCES, V181, P3397, DOI 10.1016/j.ins.2011.04.013
NR 48
TC 15
Z9 15
U1 1
U2 34
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2021
VL 118
AR 102212
DI 10.1016/j.sysarc.2021.102212
EA JUN 2021
PG 16
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA UE5KZ
UT WOS:000687928200017
DA 2024-07-18
ER

PT J
AU Zhang, R
   Song, MC
   Li, T
   Yu, ZB
   Dai, YT
   Liu, XG
   Wang, G
AF Zhang, Rui
   Song, Mingcong
   Li, Tao
   Yu, Zhibin
   Dai, Yuting
   Liu, Xiaoguang
   Wang, Gang
TI Democratic learning: hardware/software co-design for lightweight
   blockchain-secured on-device machine learning
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Architecture; software co-design; Security support; Privacy support;
   Accelerator; Application-specific system; Emerging computing platform
ID NETWORKS
AB Recently, the trending 5G technology encourages extensive applications of on-device machine learning, which collects user data for model training. This requires cost-effective techniques to preserve the privacy and the security of model training within the resource-constrained environment. Traditional learning methods rely on the trust among the system for privacy and security. However, with the increase of the learning scale, maintaining every edge device's trustworthiness could be expensive. To cost-effectively establish trust in a trustless environment, this paper proposes democratic learning (DemL), which makes the first step to explore hardware/software co-design for blockchain-secured decentralized on-device learning. By utilizing blockchain's decentralization and tamper-proofing, our design secures AI learning in a trustless environment. To tackle the extra overhead introduced by blockchain, we propose PoMC (an algorithm and architecture co-design) as a novel blockchain consensus mechanism, which first exploits cross-domain reuse (AI learning and blockchain consensus) in AI learning architecture. Evaluation results show our DemL can protect AI learning from privacy leakage and model pollution, and demonstrated that privacy and security come with trivial hardware overhead and power consumption (2%). We believe that our work will open the door of synergizing blockchain and on-device learning for security and privacy.
C1 [Zhang, Rui; Liu, Xiaoguang; Wang, Gang] Nankai Univ, Coll Comp Sci, TKLNDST, Tianjin, Peoples R China.
   [Zhang, Rui; Song, Mingcong; Li, Tao; Dai, Yuting] Univ Florida, Gainesville, FL USA.
   [Yu, Zhibin] Chinese Acad Sci, Shenzhen Inst Adv Technol, Shenzhen, Peoples R China.
   [Dai, Yuting] Chengdu Normal Univ, Chengdu, Peoples R China.
C3 Nankai University; State University System of Florida; University of
   Florida; Chinese Academy of Sciences; Shenzhen Institute of Advanced
   Technology, CAS; Chengdu Normal University
RP Zhang, R (corresponding author), Nankai Univ, Coll Comp Sci, TKLNDST, Tianjin, Peoples R China.
EM zhangruiann@nbjl.nankai.edu.cn
RI wang, gang/ITT-0670-2023
OI liu, xiaoguang/0000-0002-9010-3278; Wang, Gang/0000-0003-0387-2501
FU National Science Foundation of China [61872201, U1833114]; Science and
   Technology Development Plan of Tianjin [20JCZDJC00610, 18ZXZNGX00140,
   18ZXZNGX00200]
FX This work is partially supported by National Science Foundation of China
   [61872201, U1833114]; and Science and Technology Development Plan of
   Tianjin [20JCZDJC00610, 18ZXZNGX00140, 18ZXZNGX00200].
CR Abadi M, 2016, CCS'16: PROCEEDINGS OF THE 2016 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P308, DOI 10.1145/2976749.2978318
   [Anonymous], 2019, HUAWEI MATE 30 PRO
   [Anonymous], 2019, IPHONE11
   [Anonymous], 2020, HYPERLEDGER SAWTOOTH
   [Anonymous], 2016, ARXIV160207360
   [Anonymous], 2018, ARXIV180704188
   [Anonymous], 2020, CAFFE MODEL ZOO
   [Anonymous], 2020, BITMAIN ANTMINER S9
   [Anonymous], 2019, 100S MILLIONS FACEBO
   [Anonymous], 2018, MINING HARDWARE COMP
   Beaufays F., 2018, ARXIV PREPRINT ARXIV
   Bellare M, 2004, LECT NOTES COMPUT SC, V3027, P401
   Blot M., 2016, Gossip training for deep learning
   Castro JCH, 2005, MATH COMPUT SIMULAT, V68, P1, DOI 10.1016/j.matcom.2004.09.001
   Dwivedi AD, 2019, SENSORS-BASEL, V19, DOI 10.3390/s19020326
   Fredrikson M, 2014, PROCEEDINGS OF THE 23RD USENIX SECURITY SYMPOSIUM, P17
   Gilbert H, 2004, LECT NOTES COMPUT SC, V3006, P175
   Grunspan C., 2018, PROFITABILITY SELFIS
   Guo Kaiyuan., 2016, Hot Chips 28 Symposium (HCS), 2016 IEEE, P1, DOI DOI 10.1109/HOTCHIPS.2016.7936208
   Han S., 2016, ICLR
   Harris JD, 2019, 2019 IEEE INTERNATIONAL CONFERENCE ON BLOCKCHAIN (BLOCKCHAIN 2019), P368, DOI 10.1109/Blockchain.2019.00057
   He KM, 2016, PROC CVPR IEEE, P770, DOI 10.1109/CVPR.2016.90
   Huang D., 2018, ARXIV180801081 CORR
   I. Qualcomm Technologies, 2020, MAK AI UB
   Kokoris-Kogias E, 2018, P IEEE S SECUR PRIV, P583, DOI 10.1109/SP.2018.000-5
   Konecny J, 2016, ARXIV161005492
   Krizhevsky A, 2017, COMMUN ACM, V60, P84, DOI 10.1145/3065386
   Kurakin A, 2018, SPRING SER CHALLENGE, P195, DOI 10.1007/978-3-319-94042-7_11
   Lee B, 2017, J SUPERCOMPUT, V73, P1152, DOI 10.1007/s11227-016-1870-0
   [李凡杰 Li Fanjie], 2016, [低温工程, Cryogenics], P1
   Melis L, 2019, P IEEE S SECUR PRIV, P691, DOI 10.1109/SP.2019.00029
   Nakamoto S., 2008, DECENT BUS REV, V21260, DOI https://bitcoin.org/bitcoin.pdf
   Preneel B., 1993, C COMPUTER COMMUNICA, P183, DOI 10.1145/168588.168611
   Ramanan P., 2019, ARXIV190907452 CORR
   Simonyan K, 2015, Arxiv, DOI arXiv:1409.1556
   Song MC, 2018, INT S HIGH PERF COMP, P92, DOI 10.1109/HPCA.2018.00018
   Stoica Ion., 2017, CoRR
   Sze V, 2017, P IEEE, V105, P2295, DOI 10.1109/JPROC.2017.2761740
   Tehrani MN, 2014, IEEE COMMUN MAG, V52, P86, DOI 10.1109/MCOM.2014.6815897
   Wang J, 2018, IEEE T COMPUT AID D, V37, P88, DOI 10.1109/TCAD.2017.2750067
   Wang XY, 2005, LECT NOTES COMPUT SC, V3621, P17
   Wang XY, 2005, LECT NOTES COMPUT SC, V3621, P1
   Xu Y, 2020, IEEE T SERV COMPUT, V13, P289, DOI 10.1109/TSC.2019.2953033
   Zaman J.M.S.U., 2012, ARXIV12085740 CORR
   Zhang JQ, 2019, PROCEEDINGS OF THE 2019 46TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA '19), P292, DOI 10.1145/3307650.3322263
   Zhang W., 2016, P 25 INT JOINT C ART, P2350
   Zhang Y., 2018, IACR Cryptol. ePrint Arch, V2018, P679
   Zheng JJ, 2019, J COMPUT SCI TECH-CH, V34, P207, DOI 10.1007/s11390-019-1906-z
   Zheng ZB, 2017, IEEE INT CONGR BIG, P557, DOI 10.1109/BigDataCongress.2017.85
NR 49
TC 7
Z9 7
U1 0
U2 14
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2021
VL 118
AR 102205
DI 10.1016/j.sysarc.2021.102205
EA JUN 2021
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA UE5KZ
UT WOS:000687928200015
OA hybrid
DA 2024-07-18
ER

PT J
AU Ren, KN
   Bernes, G
   Hetta, M
   Karlsson, J
AF Ren, Keni
   Bernes, Gun
   Hetta, Marten
   Karlsson, Johannes
TI Tracking and analysing social interactions in dairy cattle with
   real-time locating system and machine learning
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Ultra-wideband; Computer vision; Dairy cows; Social interactions;
   Machine learning
ID BEHAVIOR; COWS
AB There is a need for reliable and efficient methods for monitoring the activity and social behaviour in cows, in order to optimise management in modern dairy farms. This research presents an embedded system that could track individual cows using Ultra-wideband technology. At the same time, social interactions between individuals around the feeding area were analysed with a computer vision module. Detections of the dairy cows' negative and positive interactions were performed on foreground video stream using a Long-term Recurrent Convolution Networks model. The sensor fusion system was implemented and tested on seven dairy cows during 45 days in an experimental dairy farm. The system performance was evaluated at the feeding area. The real-time locating system based on Ultra-wideband technology reached an accuracy with mean error 0.39 m and standard deviation 0.62 m. The accuracy of detecting the affiliative and agonistic social interactions reached 93.2%. This study demonstrates a potential system for monitoring social interactions between dairy cows.
C1 [Ren, Keni; Karlsson, Johannes] Umea Univ, Dept Appl Phys & Elect, Hakan Gullessons Vag 20,Teknikhuset, Umea, Sweden.
   [Bernes, Gun; Hetta, Marten] Swedish Univ Agr Sci, Dept Agr Res Northern Sweden, Umea, Sweden.
   [Ren, Keni] Swedish Univ Agr Sci, Dept Anim Breeding & Genet, Uppsala, Sweden.
C3 Umea University; Swedish University of Agricultural Sciences; Swedish
   University of Agricultural Sciences
RP Ren, KN (corresponding author), Umea Univ, Dept Appl Phys & Elect, Hakan Gullessons Vag 20,Teknikhuset, Umea, Sweden.
EM keni.ren@umu.se
RI Ren, Keni/HZK-0010-2023
OI Ren, Keni/0000-0003-2817-5331; Bernes, Gun/0000-0002-3576-8752
FU European Union Interreg Botnia-Atlantica
FX This study was part of the AnimalSense project. The authors wish to
   thank the European Union Interreg Botnia-Atlantica who financed this
   project. We also acknowledge the staff at the field station Robacksdalen
   for their help in the practical part of this project.
CR Andrew W, 2017, IEEE INT CONF COMP V, P2850, DOI 10.1109/ICCVW.2017.336
   Antle JM, 2017, AGR SYST, V155, P255, DOI 10.1016/j.agsy.2016.10.002
   Bouissou M.-F, 2001, SOC BEHAV FARM ANIMA
   Boyland NK, 2016, APPL ANIM BEHAV SCI, V174, P1, DOI 10.1016/j.applanim.2015.11.016
   Calderoni L, 2019, J SYST ARCHITECT, V98, P413, DOI 10.1016/j.sysarc.2019.04.003
   de Freslon I, 2020, FRONT VET SCI, V7, DOI 10.3389/fvets.2020.00535
   Deng J, 2009, PROC CVPR IEEE, P248, DOI 10.1109/CVPRW.2009.5206848
   Dobos RC, 2015, SMALL RUMINANT RES, V131, P12, DOI 10.1016/j.smallrumres.2015.06.017
   Donahue J, 2015, PROC CVPR IEEE, P2625, DOI 10.1109/CVPR.2015.7298878
   Foris B, 2019, APPL ANIM BEHAV SCI, V210, P60, DOI 10.1016/j.applanim.2018.10.016
   Fraser D, 2018, WOODHEAD PUBL FOOD S, P129, DOI 10.1016/B978-0-08-101215-4.00007-9
   Guzhva O, 2016, COMPUT ELECTRON AGR, V127, P506, DOI 10.1016/j.compag.2016.07.010
   Hansen MF, 2018, COMPUT IND, V98, P14, DOI 10.1016/j.compind.2018.02.011
   Hetta M, 2010, ACTA AGR SCAND A-AN, V60, P219, DOI 10.1080/09064702.2010.532567
   Huhtala A, 2007, BIOSYST ENG, V96, P399, DOI 10.1016/j.biosystemseng.2006.11.013
   Huzzey JM, 2014, J DAIRY SCI, V97, P2953, DOI 10.3168/jds.2013-7434
   Lam EY, 2005, I SYMP CONSUM ELECTR, P134, DOI 10.1109/ISCE.2005.1502356
   Meunier B, 2018, BIOSYST ENG, V173, P32, DOI 10.1016/j.biosystemseng.2017.08.019
   Miguel-Pacheco GG, 2014, APPL ANIM BEHAV SCI, V150, P1, DOI 10.1016/j.applanim.2013.11.003
   MILLER K, 1991, ANIM PROD, V53, P271, DOI 10.1017/S0003356100020262
   Mittal S., 2020, J SYST ARCHIT
   Neethirajan Suresh, 2017, Sensing and Bio-Sensing Research, V12, P15, DOI 10.1016/j.sbsr.2016.11.004
   Oczak M, 2014, BIOSYST ENG, V119, P89, DOI 10.1016/j.biosystemseng.2014.01.005
   Pastell M, 2018, BIOSYST ENG, V169, P22, DOI 10.1016/j.biosystemseng.2018.01.008
   Porto SMC, 2014, COMPUT ELECTRON AGR, V108, P221, DOI 10.1016/j.compag.2014.08.001
   Qiao YL, 2019, IFAC PAPERSONLINE, V52, P318, DOI 10.1016/j.ifacol.2019.12.558
   Rocha LEC, 2020, APPL ANIM BEHAV SCI, V223, DOI 10.1016/j.applanim.2019.104921
   Rousing T, 2006, APPL ANIM BEHAV SCI, V101, P40, DOI 10.1016/j.applanim.2005.12.009
   Ruuska S, 2014, APPL ANIM BEHAV SCI, V159, P1, DOI 10.1016/j.applanim.2014.08.001
   SATO S, 1993, APPL ANIM BEHAV SCI, V38, P235, DOI 10.1016/0168-1591(93)90022-H
   Sosa-Reyna CM, 2018, J SYST ARCHITECT, V90, P15, DOI 10.1016/j.sysarc.2018.08.008
   Szegedy C, 2016, PROC CVPR IEEE, P2818, DOI 10.1109/CVPR.2016.308
   Szegedy C, 2015, PROC CVPR IEEE, P1, DOI 10.1109/CVPR.2015.7298594
   Togersen FA, 2010, COMPUT ELECTRON AGR, V72, P119, DOI 10.1016/j.compag.2010.03.006
   Zhang ZY, 2000, IEEE T PATTERN ANAL, V22, P1330, DOI 10.1109/34.888718
NR 35
TC 26
Z9 27
U1 9
U2 25
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUN
PY 2021
VL 116
AR 102139
DI 10.1016/j.sysarc.2021.102139
EA APR 2021
PG 7
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA SU7LX
UT WOS:000663315100023
OA hybrid, Green Published
DA 2024-07-18
ER

PT J
AU Liu, P
   Liu, K
   Fu, TT
   Zhang, YF
   Hu, J
AF Liu, Peng
   Liu, Kun
   Fu, Tingting
   Zhang, Yifan
   Hu, Jia
TI A privacy-preserving resource trading scheme for Cloud Manufacturing
   with edge-PLCs in IIoT
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Cloud Manufacturing; Industrial Internet of things; Privacy-preserving;
   Edge-PLCs; Artificial intelligence; Random forest
ID ENCRYPTION; ACCESS
AB With the development of industrial Internet of things (IIoT), Cloud Manufacturing has been increasingly popular to the manufacturing industry. It can provide resource-sharing and on-demand manufacturing services as well as automatic collaborative manufacturing with the help of edge Programmable Logic Controllers (edgePLCs). In such a system, there is a high risk of exposing user privacy and trading secret, due to exposure of sensitive transaction data to public servers. We propose a new privacy-preserving resource-trading scheme (PRTS), which leverages the concept of homomorphic cryptography and asymmetric searchable encryption, to simultaneously protect the privacy of the equipment factory and parts factories, while supporting best matching results in terms of parts parameters and price. Furthermore, a random forest-based method is applied to identify abnormal participants. The experimental results and security analysis show that the proposed scheme is accurate, effective, and secure, even under Off-line Keyword Guessing Attacks. Finally, encrypted data can resist analysis from mainstream machine learning techniques.
C1 [Liu, Peng; Liu, Kun; Fu, Tingting; Zhang, Yifan] Hangzhou Dianzi Univ, Sch Comp Sci & Technol, Hangzhou 310018, Peoples R China.
   [Liu, Peng] Guangdong Prov Key Lab Informat Secur Technol, Guangzhou, Peoples R China.
   [Hu, Jia] Univ Exeter, Exeter, Devon, England.
C3 Hangzhou Dianzi University; University of Exeter
RP Fu, TT (corresponding author), Hangzhou Dianzi Univ, Sch Comp Sci & Technol, Hangzhou 310018, Peoples R China.
EM ftt@hdu.edu.cn
RI Liu, Kun/JAX-5396-2023; Hu, Jia/U-8626-2019
OI Liu, Peng/0000-0002-3403-2604
FU Opening Project of Guangdong Provincial Key Laboratory of Information
   Security Technology, China [2017B030314131]; Natural Science Foundation
   of China [61601157]
FX This work is supported by the Opening Project of Guangdong Provincial
   Key Laboratory of Information Security Technology, China (Grant No.
   2017B030314131) and the Natural Science Foundation of China (Grant No.
   61601157) .
CR [Anonymous], 2001, FDN CRYPTOGRAPHY BAS
   Baek J, 2008, LECT NOTES COMPUT SC, V5072, P1249, DOI 10.1007/978-3-540-69839-5_96
   Blaze, 1993, ACM C COMPUTER COMMU
   Boneh, 2004, PROC INT C THEORY AP
   Byun JW, 2006, LECT NOTES COMPUT SC, V4165, P75
   Chao-Chun Chen, 2018, IEEE Robotics and Automation Letters, V3, P1378, DOI 10.1109/LRA.2018.2799420
   Chaudhari P, 2021, IEEE T CLOUD COMPUT, V9, P753, DOI 10.1109/TCC.2019.2892116
   ELLWEIN C, 2018, ICEITMC, P1
   Eltayieb N, 2019, J SYST ARCHITECT, V98, P165, DOI 10.1016/j.sysarc.2019.07.005
   Federal Reserve,, IND PRODUCTION INDEX
   Huang BQ, 2013, INT J ADV MANUF TECH, V65, P1261, DOI 10.1007/s00170-012-4255-4
   Iwanicki K, 2018, INT CON DISTR COMP S, P1164, DOI 10.1109/ICDCS.2018.00116
   Jiang WJ, 2016, IEEE T COMPUT, V65, P952, DOI 10.1109/TC.2015.2435785
   Li HB, 2016, IEEE T IND INFORM, V12, P211, DOI 10.1109/TII.2015.2503126
   Li TY, 2018, IEEE ACCESS, V6, P50572, DOI 10.1109/ACCESS.2018.2869275
   Li ZT, 2020, SCI CHINA INFORM SCI, V63, DOI 10.1007/s11432-018-9615-8
   Li ZT, 2018, IEEE T IND INFORM, V14, P3690, DOI 10.1109/TII.2017.2786307
   Liang YR, 2020, J SYST ARCHITECT, V108, DOI 10.1016/j.sysarc.2020.101741
   Lin J, 2017, IEEE INFOCOM SER
   Liu P, 2020, IEEE INTERNET THINGS, V7, P9664, DOI 10.1109/JIOT.2020.2994200
   Lou P, 2018, IEEE ACCESS, V6, P30819, DOI 10.1109/ACCESS.2018.2837664
   Lu Y, 2019, IEEE INTERNET THINGS, V6, P2103, DOI 10.1109/JIOT.2018.2869847
   Peng YJ, 2020, PEER PEER NETW APPL, V13, P1830, DOI 10.1007/s12083-020-00934-1
   Shen H, 2019, J SYST ARCHITECT, V97, P130, DOI 10.1016/j.sysarc.2019.01.005
   Tang XT, 2018, IEEE INFOCOM SER, P1997
   Tao F, 2014, IEEE T IND INFORM, V10, P1547, DOI 10.1109/TII.2014.2306397
   Waidner M, 2016, DES AUT TEST EUROPE, P1303
   Wan JF, 2019, IEEE T IND INFORM, V15, P3652, DOI 10.1109/TII.2019.2894573
   Wan SH, 2020, J SUPERCOMPUT, V76, P2518, DOI 10.1007/s11227-019-03011-4
   Wazid M, 2019, J SYST ARCHITECT, V97, P185, DOI 10.1016/j.sysarc.2018.12.005
   Wu HF, 2019, IEEE T IND INFORM, V15, P812, DOI 10.1109/TII.2018.2826140
   Wu Y, 2018, IEEE NETWORK, V32, P84, DOI 10.1109/MNET.2018.1700320
   Xu XL, 2021, IEEE T IND INFORM, V17, P2910, DOI 10.1109/TII.2020.2987994
   Yao XX, 2019, IEEE T IND INFORM, V15, P2297, DOI 10.1109/TII.2019.2891079
   Yu Y, 2018, IEEE T IND INFORM, V14, P4538, DOI 10.1109/TII.2018.2841047
   Zhou A, 2020, NEURAL COMPUT APPL, V32, P15411, DOI 10.1007/s00521-019-04693-w
NR 36
TC 7
Z9 7
U1 1
U2 27
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2021
VL 117
AR 102104
DI 10.1016/j.sysarc.2021.102104
EA MAR 2021
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA SV1QI
UT WOS:000663599300002
DA 2024-07-18
ER

PT J
AU Bandara, E
   Liang, XP
   Foytik, P
   Shetty, S
   Ranasinghe, N
   De Zoysa, K
AF Bandara, Eranga
   Liang, Xueping
   Foytik, Peter
   Shetty, Sachin
   Ranasinghe, Nalin
   De Zoysa, Kasun
TI Rahasak-Scalable blockchain architecture for enterprise applications
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Blockchain; Big data; Cloud computing; Edge computing; IoT
AB Blockchain-based decentralized infrastructure has been adapted in various industries to handle the sensitive data in a privacy-preserving manner without trusting third parties. However, integrating state-of-the-art blockchain platforms with the scalable, enterprise-level applications result in several challenges. Current blockchain platforms do not support high transaction throughput, lack high scalability, and cannot provide real-time transaction processing and back-pressure operation handling in high transaction throughput applications (e.g Big data, IoT). In this paper, we propose a novel permissioned blockchain platform "Rahasak"for highly scalable, enterprise applications. Rahasak blockchain adopts the Apache Kafka-based consensus on top of a "Validate-Execute-Group"blockchain architecture to handle real-time transaction execution on the blockchain. The architecture is equipped with a functional programming and actor-based smart contract platform that enables concurrent execution of transactions in the blockchain. Rahasak supports high transaction throughput, high scalability, concurrent transaction execution, data analytics features. With Rahasak, we make blockchain more scalable, secure, structured and meaningful for further data analytics.
C1 [Bandara, Eranga; Foytik, Peter; Shetty, Sachin] Old Dominion Univ, Norfolk, VA 23508 USA.
   [Liang, Xueping] Univ N Carolina, Greensboro, NC USA.
   [Ranasinghe, Nalin; De Zoysa, Kasun] Univ Colombo, Sch Comp, Colombo, Sri Lanka.
C3 Old Dominion University; University of North Carolina; University of
   North Carolina Greensboro; University of Colombo
RP Bandara, E (corresponding author), Old Dominion Univ, Norfolk, VA 23508 USA.
EM cmedawer@odu.edu; x_liang@uncg.edu; PFoytik@odu.edu; sshetty@odu.edu;
   dnr@ucsc.cmb.ac.lk; kasun@ucsc.cmb.ac.lk
RI Liang, Xueping/K-6259-2019; Shetty, Sachin/W-1101-2018
OI Liang, Xueping/0000-0002-8764-9966; De Zoysa, Kasun/0000-0001-7199-6034;
   Shetty, Sachin/0000-0002-8789-0610
FU Department of Energy (DOE) Office of Fossil Energy [DEFE0031744]
FX This work was funded by the Department of Energy (DOE) Office of Fossil
   Energy (FE) , USA (Federal Grant #DEFE0031744) .
CR Abramov V. E., 2013, 14th Scientific Conference on the "theory and practice of the struggle against parasitic diseases", Moscow, Russia, 21-23 May 2013, P14
   Androulaki E, 2018, EUROSYS '18: PROCEEDINGS OF THE THIRTEENTH EUROSYS CONFERENCE, DOI 10.1145/3190508.3190538
   [Anonymous], The Scala Programming Language
   [Anonymous], CHAIN PROTOCOL WHITE
   [Anonymous], AKKA DOCUMENTATION
   [Anonymous], How do I accomplish lightweight transactions with linearizable consistency?
   [Anonymous], AKKA STREAMS DOCUMEN
   [Anonymous], 2016, ACM QUEUE
   Baars DS., 2016, THESIS U TWENTE
   Bandara E., 2019, BLOCKSYS 2019
   Bandara E, 2018, IEEE INT CONF BIG DA, P3024, DOI 10.1109/BigData.2018.8622341
   BARGHOUTI NS, 1991, COMPUT SURV, V23, P269, DOI 10.1145/116873.116875
   Bialecki A., 2012, SIGIR 2012 WORKSHOP, P17
   BREWER EA, 2000, PODC, V7, DOI [10.1145/343477.343502, DOI 10.1145/343477.343502]
   Buchman E, 2016, THESIS U GUELPH
   Buterin V., 2013, GitHub repository, P22
   Cachin C., 2017, S DISTR COMP DISC
   Castro M, 1999, USENIX ASSOCIATION PROCEEDINGS OF THE THIRD SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION (OSDI '99), P173, DOI 10.1145/571637.571640
   Corbett JC, 2013, ACM T COMPUT SYST, V31, DOI 10.1145/2491245
   Coreos, 2018, COR ETCD
   Destefani A., 2016, PROCEEDINGS of the 22nd International Congress on Acoustics, P1
   Di Sanzo P, 2008, I S MOD ANAL SIM COM, P75
   Eyal I, 2016, 13TH USENIX SYMPOSIUM ON NETWORKED SYSTEMS DESIGN AND IMPLEMENTATION (NSDI '16), P45
   Eykholt E., 2017, Rchain architecture documentation
   Gormley C., 2015, ELASTICSEARCH DEFINI
   Hewitt C, 2010, ARXIV PREPRINT ARXIV
   HOARE CAR, 1978, COMMUN ACM, V21, P666, DOI 10.1145/359576.359585
   HUGHES J, 1989, COMPUT J, V32, P98, DOI 10.1093/comjnl/32.2.98
   Jurdak Raja, 2017, ARXIV PREPRINT ARXIV
   Kreps Jay, 2011, P NETDB, P1, DOI DOI 10.1007/BF00640482
   Kulabukhova N., 2019, P 27 INT S NUCL ELEC, P381
   Kurath A, 2017, THESIS ETH ZURICH
   Lakshman Avinash, 2010, Operating Systems Review, V44, P35, DOI 10.1145/1773912.1773922
   LAMPORT L, 1982, ACM T PROGR LANG SYS, V4, P382, DOI 10.1145/357172.357176
   Lamport L, 1998, ACM T COMPUT SYST, V16, P133, DOI 10.1145/279227.279229
   Liu YQ, 2019, IEEE T IND INFORM, V15, P3571, DOI 10.1109/TII.2019.2904049
   Lourenco JoaoRicardo., 2015, J BIG DATA-GER, V2, P1, DOI DOI 10.1186/S40537-015-0025-0
   McConaghy T., 2016, Whitepaper
   Meiklejohn S., 2015, ARXIV PREPRINT ARXIV
   Merkel D., 2014, LINUX J, V2014, P2, DOI DOI 10.5555/2600239.2600241
   Mühle A, 2018, COMPUT SCI REV, V30, P80, DOI 10.1016/j.cosrev.2018.10.002
   Nakamoto S., 2008, Bitcoin: A Peer-to-Peer Electronic Cash System, DOI DOI 10.2139/SSRN.3440802
   O'Connor R, 2017, PROCEEDINGS OF THE 2017 WORKSHOP ON PROGRAMMING LANGUAGES AND ANALYSIS FOR SECURITY (PLAS' 17), P107, DOI 10.1145/3139337.3139340
   Odersky M., 2004, An overview of the Scala programming language
   Popejoy S., 2017, PACT SMART CONTRACT
   Sahoo MS, 2018, LECT NOTES COMPUT SC, V10776, P18, DOI 10.1007/978-3-319-69953-0_2
   Schmager F., 2010, EVALUATION USABILITY, P10
   Sergey I., 2018, SCILLA SMART CONTRAC
   Shahid AR, 2019, 2019 INTERNATIONAL CONFERENCE ON INTERNET OF THINGS (ITHINGS) AND IEEE GREEN COMPUTING AND COMMUNICATIONS (GREENCOM) AND IEEE CYBER, PHYSICAL AND SOCIAL COMPUTING (CPSCOM) AND IEEE SMART DATA (SMARTDATA), P1154, DOI 10.1109/iThings/GreenCom/CPSCom/SmartData.2019.00195
   Thönes J, 2015, IEEE SOFTWARE, V32, P116, DOI 10.1109/MS.2015.11
   Toffetti G., 2015, AIMC 15, P19, DOI [10.1145/2747470.2747474, DOI 10.1145/2747470.2747474]
   TRAIGER IL, 1982, ACM T DATABASE SYST, V7, P323, DOI 10.1145/319732.319734
   Zamani M., 2018, IACR CRYPTOL EPRINT, V2018, P460
NR 53
TC 27
Z9 28
U1 3
U2 30
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUN
PY 2021
VL 116
AR 102061
DI 10.1016/j.sysarc.2021.102061
EA FEB 2021
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA SU7LX
UT WOS:000663315100017
OA Bronze, Green Submitted
DA 2024-07-18
ER

PT J
AU Qin, XM
   Huang, YF
   Yang, Z
   Li, X
AF Qin, Xuanmei
   Huang, Yongfeng
   Yang, Zhen
   Li, Xing
TI A Blockchain-based access control scheme with multiple attribute
   authorities for secure cloud data sharing
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Attribute-based encryption; Blockchain; Access control; Multiple
   authorities; Data sharing
AB Ciphertext-policy attribute-based encryption(CP-ABE) has been widely studied and used in access control schemes for secure data sharing. Since in most of the existing attribute-based encryption methods, all user attributes are managed by a single central authority, it is easy to cause a single point of failure. Therefore, several multi-authority CP-ABE schemes are proposed to manage user attributes by multiple authorities. However, these schemes still do not eliminate the single point of failure in essence or suffer from high computation and communication overhead on data users. In this paper, we propose a Blockchain-based Multi-authority Access Control scheme called BMAC for sharing data securely. Shamir secret sharing scheme and permissioned blockchain (Hyperledger Fabric) are introduced to implement that each attribute is jointly managed by multiple authorities to avoid single point of failure. In addition, we take advantage of blockchain technology to establish trust among multiple authorities and exploit smart contracts to compute tokens for attributes managed across multiple management domains, which reduces communication and computation overhead on the data user side. Moreover, blockchain helps to record the access control process in a secure and auditable way. Finally, we analyze the security of the proposed algorithm. Further analysis and comparison show the performance of the proposed method.
C1 [Qin, Xuanmei; Huang, Yongfeng; Yang, Zhen; Li, Xing] Tsinghua Univ, Dept Elect Engn, Beijing 100084, Peoples R China.
   [Qin, Xuanmei; Huang, Yongfeng; Yang, Zhen; Li, Xing] Beijing Natl Res Ctr Informat Sci & Technol BNRis, Beijing 100084, Peoples R China.
C3 Tsinghua University
RP Qin, XM; Huang, YF (corresponding author), Tsinghua Univ, Dept Elect Engn, Beijing 100084, Peoples R China.
EM qxm17@mails.tsinghua.edu.cn; yfhuang@tsinghua.edu.cn
OI Huang, Yongfeng/0000-0003-3825-2230
FU National Key RAMP;D Program of China [2016YFB0800402]; National Natural
   Science Foundation of China [U1836204, U1705261]
FX This work was supported by the National Key R&D Program of China [grant
   number 2016YFB0800402]; the National Natural Science Foundation of China
   [grant numbers U1836204, U1705261].
CR [Anonymous], 2017, GLOB 2017 2017 IEEE
   [Anonymous], 2005, LNCS, V3494, P457, DOI [10.1007/11426639_27, DOI 10.1007/11426639_27]
   Bethencourt J, 2007, P IEEE S SECUR PRIV, P321, DOI 10.1109/sp.2007.11
   Boneh D, 2003, SIAM J COMPUT, V32, P586, DOI 10.1137/S0097539701398521
   Chase M, 2007, LECT NOTES COMPUT SC, V4392, P515
   Chen LX, 2019, FUTURE GENER COMP SY, V95, P420, DOI 10.1016/j.future.2019.01.018
   Gao S, 2020, IEEE T VEH TECHNOL, V69, P5784, DOI 10.1109/TVT.2020.2967099
   Ge CP, 2020, J SYST ARCHITECT, V107, DOI 10.1016/j.sysarc.2020.101728
   Goyal V., 2006, P 13 ACM C COMP COMM, P89, DOI DOI 10.1145/1180405.1180418
   Guo H, 2019, 2019 INTERNATIONAL CONFERENCE ON BLOCKCHAIN TECHNOLOGY (ICBCT 2019), P6, DOI [10.1145/3320154.3320164, 10.1109/GLOBECOM38437.2019.9013572]
   Hao JL, 2019, COMPUT NETW, V153, P1, DOI 10.1016/j.comnet.2019.02.008
   HUAWEI, 2019, TOUCH INT WORLD
   Jennings R., 2020, MICROSOFT LEAKS 250M
   Lewko A, 2011, LECT NOTES COMPUT SC, V6632, P568, DOI 10.1007/978-3-642-20465-4_31
   Li JG, 2021, IEEE T EMERG TOP COM, V9, P983, DOI 10.1109/TETC.2019.2904637
   Li W, 2016, IEEE T PARALL DISTR, V27, P1484, DOI 10.1109/TPDS.2015.2448095
   Lyu QY, 2020, J NETW COMPUT APPL, V149, DOI 10.1016/j.jnca.2019.102444
   Maesa DD, 2019, COMPUT SECUR, V84, P93, DOI 10.1016/j.cose.2019.03.016
   Paillisse J., 2019, IEEE ICC, P1, DOI [10.1109/ICC.2019.8761995, DOI 10.1109/icc.2019.8761995]
   Palmer A., 2020, AMAZON FIRES EMPLOYE
   Salman T, 2019, IEEE COMMUN SURV TUT, V21, P858, DOI 10.1109/COMST.2018.2863956
   Samuel O, 2019, IEEE GLOB COMM CONF, DOI 10.1109/globecom38437.2019.9013372
   Sandor VKA, 2019, J NETW COMPUT APPL, V129, P25, DOI 10.1016/j.jnca.2019.01.003
   Sukhwani H., 2018, 2018 IEEE 17th international symposium on network computing and applications (NCA), P1, DOI DOI 10.1109/NCA.2018.8548070
   Wan SH, 2020, WIREL NETW, V26, P5579, DOI 10.1007/s11276-019-02195-0
   Wei PC, 2020, FUTURE GENER COMP SY, V102, P902, DOI 10.1016/j.future.2019.09.028
   Xue YJ, 2019, IEEE T INF FOREN SEC, V14, P2927, DOI 10.1109/TIFS.2019.2911166
   Yang J, 2018, J SYST ARCHITECT, V87, P36, DOI 10.1016/j.sysarc.2018.05.001
   Yang K, 2013, IEEE INFOCOM SER, P2895
   Zhu LH, 2019, FUTURE GENER COMP SY, V91, P527, DOI 10.1016/j.future.2018.09.019
   Zhu Y, 2018, P IEEE I C SERV COMP, P193, DOI 10.1109/SCC.2018.00032
NR 31
TC 49
Z9 51
U1 14
U2 103
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2021
VL 112
AR 101854
DI 10.1016/j.sysarc.2020.101854
EA JAN 2021
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA PY7ID
UT WOS:000612214600006
DA 2024-07-18
ER

PT J
AU Mosteo, AR
AF Mosteo, Alejandro R.
TI Reactive programming in Ada 2012 with RxAda
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE ReactiveX; Observer pattern; Reactive programming; Ada 2012
AB The ReactiveX API, also known as the Reactive Extensions in the .NET world, is a popular functional reactive programming framework for asynchronous, event-based, multithreaded programming. Although Ada built-in tasking reduces the dire needs for additional multithreading support of some other languages, the reactive approach has properties that are well-suited to the safety and maintainability culture predominant in the Ada world, such as complexity reduction, well-defined concurrency semantics, and enhanced legibility by means of concise and explicit information flows appealing to imperative reasoning. This work presents the design of a ReactiveX Ada implementation that aims to balance desirable library properties such as compile-time type-safety, amount of user-required generic instantiations, and a smooth learning curve for both library clients and maintainers. Concurrency design aspects of the library are detailed, showing how the F1 at _Map and Thread abstractions have been implemented following Ada programming expectations, in particular with regard to task termination. In the intervening time from its first presentation, the library has gained implemented operators to the point of having all fundamental building blocks available. With RxAda, the Ada programmer can henceforth benefit from the abundant documentation existing for the language-agnostic ReactiveX approach without stepping out of the Ada tool chain.
C1 [Mosteo, Alejandro R.] Ctr Univ Def Zaragoza, Carretera Huesca S-N, Zaragoza 50090, Spain.
   [Mosteo, Alejandro R.] Inst Invest Ingn Aragon, C Mariano Esquillor S-N, Zaragoza 50018, Spain.
RP Mosteo, AR (corresponding author), Ctr Univ Def Zaragoza, Carretera Huesca S-N, Zaragoza 50090, Spain.; Mosteo, AR (corresponding author), Inst Invest Ingn Aragon, C Mariano Esquillor S-N, Zaragoza 50018, Spain.
EM amosteo@unizar.es
OI Mosteo, Alejandro R./0000-0001-7853-3622
FU Spanish projects [DPI2016-76676-R-AEI/FEDER-UE, CUD2018-03, CUD2019-05,
   DGA-T45_17R/FSE, DGA-T45_20R/FSE]
FX This work was supported by the Spanish projects
   DPI2016-76676-R-AEI/FEDER-UE, CUD2018-03, CUD2019-05, DGA-T45_17R/FSE,
   DGA-T45_20R/FSE.
CR Bainomugisha E, 2013, ACM COMPUT SURV, V45, DOI 10.1145/2501654.2501666
   Boner J, 2014, REACTIVE MANIFESTO
   Briot E., 2015, TRAITS BASED CONTAIN
   Edwards Jonathan, 2009, P 24 ACM SIGPLAN C C, P925, DOI DOI 10.1145/1639950.1640058
   Elliott C, 2009, HASKELL'09: PROCEEDINGS OF THE 2009 ACM SIGPLAN HASKELL SYMPOSIUM, P25
   Gamma E., 1994, Design patterns: Elements of reusable object-oriented software
   Maglie Andrea, 2016, REACTIVE JAVA PROGRA, P1
   Meijer E., 2010, FIT FUN IDEAS THOUGH
   Meijer E, 2012, COMMUN ACM, V55, P66, DOI 10.1145/2160718.2160735
   Mosteo AR, 2017, LECT NOTES COMPUT SC, V10300, P153, DOI 10.1007/978-3-319-60588-3_10
   Salvaneschi G, 2015, 2015 IEEE/ACM 37TH IEEE INTERNATIONAL CONFERENCE ON SOFTWARE ENGINEERING, VOL 2, P953, DOI 10.1109/ICSE.2015.303
   Taft T., 2019, ADA 202X LIGHTWEIGHT
   The Rx Team, 2010, RX DES GUID
   The Rx Team, REACTIVEX API AS PRO, DOI [10.1145/1900160.1900173., DOI 10.1145/1900160.1900173]
   Thornley J., 1993, TECHNICAL REPORT
   Wan ZY, 2000, ACM SIGPLAN NOTICES, V35, P242, DOI 10.1145/358438.349331
NR 16
TC 1
Z9 1
U1 2
U2 7
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2020
VL 110
AR 101784
DI 10.1016/j.sysarc.2020.101784
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA OP2OS
UT WOS:000587924400008
OA Green Accepted, hybrid
DA 2024-07-18
ER

PT J
AU Ali, I
   Lawrence, T
   Li, FG
AF Ali, Ikram
   Lawrence, Tandoh
   Li, Fagen
TI An efficient identity-based signature scheme without bilinear pairing
   for vehicle-to-vehicle communication in VANETs
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Privacy-preservation; Identity-based cryptography; Bilinear pairing;
   Computational cost
ID PRESERVING AUTHENTICATION SCHEME; BATCH VERIFICATION; PRIVACY; SECURE;
   PROTOCOL; SYSTEM
AB Vehicles exchange traffic-related messages with neighboring vehicles to aid passengers and provide efficient traffic management. This is done via wireless communication channels in Vehicular Ad Hoc Networks (VANETs). Security and privacy issues are a major concern in VANETs. A typical attack consists of a malicious third party modifying and retransmitting intercepted messages. Current state of the art solutions enable a verifier to authenticate the source of received messages as well as to check their integrity before accepting them. However, these solutions do not adequately address the efficiency with which multiple messages are verified in VANETs deployed in high traffic density areas. Due to this, the computational load on a verifier is increased. In this paper, an efficient Identity-Based Signature with Conditional Privacy-Preserving Authentication (IBS-CPPA) scheme based on the Elliptic Curve Cryptography (ECC) and general one-way hash functions for V2V communication is proposed. This scheme supports the batch signature verification method, which enables each vehicle to authenticate a large number of messages at the same time. We provide a security proof of the proposed IBS-CPPA scheme in the random oracle model. The performance evaluation indicates that our scheme is more efficient in terms of computational cost with respect to similar schemes.
C1 [Ali, Ikram; Lawrence, Tandoh; Li, Fagen] Univ Elect Sci & Technol China, Sch Comp Sci & Engn, Chengdu 611731, Peoples R China.
C3 University of Electronic Science & Technology of China
RP Li, FG (corresponding author), Univ Elect Sci & Technol China, Sch Comp Sci & Engn, Chengdu 611731, Peoples R China.
EM fagenli@uestc.edu.cn
RI Ali, Ikram/ACC-8075-2022
OI Ali, Ikram/0000-0002-1499-9594
FU National Natural Science Foundation of China [61872058]; Fundamental
   Research Funds for the Central Universities [ZYGX2016J081]
FX The authors would like to thank the editors and the anonymous reviewers
   for their valuable and enriching comments and suggestions. This work is
   supported by the National Natural Science Foundation of China under
   Grant No. 61872058 and the Fundamental Research Funds for the Central
   Universities under Grant No. ZYGX2016J081.
CR Ali I, 2019, J SYST ARCHITECT, V99, DOI 10.1016/j.sysarc.2019.101636
   Ali I, 2019, VEH COMMUN, V16, P45, DOI 10.1016/j.vehcom.2019.02.002
   Ali I, 2017, INT J COOP INF SYST, V26, DOI 10.1142/S0218843016300011
   [Anonymous], 2018, IEEE ACCESS, DOI DOI 10.1109/ACCESS.2018.2864189
   [Anonymous], INT J NETWORK SECURI
   [Anonymous], IACR CRYPTOL EPRINT
   Bayat M, 2015, WIREL NETW, V21, P1733, DOI 10.1007/s11276-014-0881-0
   Chim TW, 2011, AD HOC NETW, V9, P189, DOI 10.1016/j.adhoc.2010.05.005
   Cui J, 2018, INFORM SCIENCES, V451, P1, DOI 10.1016/j.ins.2018.03.060
   Cui J, 2017, IEEE T VEH TECHNOL, V66, P10283, DOI 10.1109/TVT.2017.2718101
   Freudiger J, 2007, P ASS COMP MACH WORK
   He DB, 2015, IEEE T INF FOREN SEC, V10, P2681, DOI 10.1109/TIFS.2015.2473820
   Horng SJ, 2013, IEEE T INF FOREN SEC, V8, P1860, DOI 10.1109/TIFS.2013.2277471
   Jiang D, 2006, IEEE WIREL COMMUN, V13, P36, DOI 10.1109/WC-M.2006.250356
   Jiang YX, 2009, IEEE T WIREL COMMUN, V8, P1974, DOI 10.1109/T-WC.2008.080280
   Kaur A, 2019, AGER, P189, DOI 10.4422/ager.2019.02
   Kenney JB, 2011, P IEEE, V99, P1162, DOI 10.1109/JPROC.2011.2132790
   Lee CC, 2013, WIREL NETW, V19, P1441, DOI 10.1007/s11276-013-0543-7
   Lee U, 2006, IEEE WIREL COMMUN, V13, P52, DOI 10.1109/WC-M.2006.250358
   Liu JK, 2014, EXPERT SYST APPL, V41, P2559, DOI 10.1016/j.eswa.2013.10.003
   Liu Y, 2019, IEEE T VEH TECHNOL, V68, P2077, DOI 10.1109/TVT.2018.2866414
   Lo NW, 2016, IEEE T INTELL TRANSP, V17, P1319, DOI 10.1109/TITS.2015.2502322
   Lu RX, 2012, IEEE T VEH TECHNOL, V61, P86, DOI 10.1109/TVT.2011.2162864
   Pointcheval D, 2000, J CRYPTOL, V13, P361, DOI 10.1007/s001450010003
   Qu FZ, 2015, IEEE T INTELL TRANSP, V16, DOI 10.1109/TITS.2015.2439292
   Raya M, 2007, J COMPUT SECUR, V15, P39, DOI 10.3233/JCS-2007-15103
   Rongxing Lu, 2008, 2008 Proceedings IEEE INFOCOM, P1903
   Shamir A., 1985, Advances in Cryptology, V84 4, P47, DOI 10.1007/3-540-39568-7_5
   Shim KA, 2013, IEEE T WIREL COMMUN, V12, P5386, DOI 10.1109/TWC.2013.100313.120318
   Shim KA, 2012, IEEE T VEH TECHNOL, V61, P1874, DOI 10.1109/TVT.2012.2186992
   Sun JY, 2010, IEEE T PARALL DISTR, V21, P1227, DOI 10.1109/TPDS.2010.14
   Tzeng SF, 2004, INT J COMPUT MATH, V81, P9, DOI 10.1080/00207160310001614954
   Wang SB, 2017, COMPUT COMMUN, V112, P154, DOI 10.1016/j.comcom.2017.09.005
   Wang X, 2019, J SYST ARCHITECT, V97, P258, DOI 10.1016/j.sysarc.2019.02.014
   Wasef A, 2013, IEEE T MOBILE COMPUT, V12, P78, DOI 10.1109/TMC.2011.246
   Wazid M, 2019, J SYST ARCHITECT, V97, P185, DOI 10.1016/j.sysarc.2018.12.005
   Yang X, 2019, VEH COMMUN, V15, P16, DOI 10.1016/j.vehcom.2018.11.001
   Zhang CX, 2008, IEEE ICC, P1451, DOI 10.1109/ICC.2008.281
   Zhang CX, 2008, IEEE INFOCOM SER, P816
   Zhang CX, 2011, WIREL NETW, V17, P1851, DOI 10.1007/s11276-011-0383-2
   Zhang L, 2016, IEEE T COMPUT, V65, P2562, DOI 10.1109/TC.2015.2485225
   Zhang YL, 2015, 2015 11TH INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE AND SECURITY (CIS), P326, DOI 10.1109/CIS.2015.86
NR 42
TC 63
Z9 66
U1 6
U2 29
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD FEB
PY 2020
VL 103
AR 101692
DI 10.1016/j.sysarc.2019.101692
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA KO0AO
UT WOS:000515208600004
DA 2024-07-18
ER

PT J
AU Sheikh, MN
   Lin, WM
AF Sheikh, Marwa Naveed
   Lin, Wei-Ming
TI Dynamic capping of rename registers for SMT processors
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Simultaneous multi-threading; Superscalar; Physical register file;
   Register renaming
AB Simultaneous Multithreading improves performance of superscalar CPUs by allowing execution of multiple threads with a shared path. An improved instruction throughput is attained by better utilizing shared resources from exploiting the newly available thread-level parallelism in addition to the intrinsic instruction-level parallelism. Physical Register file is one of the most critical shared resources in SMT systems due to the limited number of rename registers available for renaming. Registers held by long-latency instructions of some threads will block the progress of other faster threads resulting in inefficient resource utilization and performance degradation. In this paper, we present an algorithm with which each thread is allotted a portion of rename registers (i.e. a cap) in real time according to their run-time behaviors, namely the utilization ratio of its allotted quota and the pace of its deallocation. The proposed method differs from the state-of-the-art capping techniques in allowing each thread to adjust its own individual cap value in real time. To preclude over-adjustment, a global lower limit on the cap values is further established also in real time to accommodate potentially drastic variations from different mixes of on-going threads. The proposed method shows a very significant improvement in IPC up to 53.8% in a 4-threaded system, 43.8% and 41.6% in a 6-threaded and an 8-threaded system respectively.
C1 [Sheikh, Marwa Naveed] Intel Inc, Austin, TX 78746 USA.
   [Lin, Wei-Ming] Univ Texas San Antonio, Dept Elect & Comp Engn, San Antonio, TX 78249 USA.
C3 Intel Corporation; University of Texas System; University of Texas at
   San Antonio (UTSA)
RP Lin, WM (corresponding author), Univ Texas San Antonio, Dept Elect & Comp Engn, San Antonio, TX 78249 USA.
EM weiming.lin@utsa.edu
RI Lin, Wei-Ming/ABE-6226-2021
CR Carroll S., 2016, INT J DISTRIB PARALL, V7
   Cazorla FJ, 2004, INT SYMP MICROARCH, P171
   Chirgwin R., 2017, INTELS SKYLAKE KABY
   Choi SG, 2006, CONF PROC INT SYMP C, P239, DOI 10.1145/1150019.1136507
   Cutress I., 2017, AMD ZEN RYZEN 7 REV
   Debnath M, 2012, COMPUT ELECTR ENG, V38, P1616, DOI 10.1016/j.compeleceng.2012.06.010
   Feliu J, 2016, IEEE T COMPUT, V65, P422, DOI 10.1109/TC.2015.2428694
   Gungorer H., 2018, INT S COMP INF SCI I
   HIRATA H, 1992, ACM COMP AR, V20, P136, DOI 10.1145/146628.139710
   Hoozemans J, 2018, J SYST ARCHITECT, V84, P2, DOI 10.1016/j.sysarc.2018.01.003
   Hruska J., 2017, KABY LAKE INTEL FINA
   Kang D., 2004, P 18 INT PAR DISTR P
   Lawal S., 2015, Journal of Emerging Trends in Computing and Information Science, V6, P515
   Luo K., 2001, P INT PAR DISTR PROC
   Madonna S.J., 2015, INT WORKSH AD RES MA
   Ramanathan MK, 2018, MICROPROCESS MICROSY, V57, P42, DOI 10.1016/j.micpro.2018.01.001
   Sahba A., 2014, INT C INF TECHN NEW
   Sharkey J., 2005, CSTR05DPL SUNY BINGH
   Subramaniam Samantika, 2008, 2008 IEEE 14th International Symposium on High Performance Computer Architecture, P137, DOI 10.1109/HPCA.2008.4658634
   Tullsen DM, 2001, INT SYMP MICROARCH, P318, DOI 10.1109/MICRO.2001.991129
   TULLSEN DM, 1995, ACM COMP AR, P392, DOI 10.1109/ISCA.1995.524578
   Tullsen DM, 1996, 23RD ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, PROCEEDINGS, P191, DOI 10.1145/232974.232993
   Wang HP, 2008, PACT'08: PROCEEDINGS OF THE SEVENTEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P230, DOI 10.1145/1454115.1454148
   Wang W., 2016, ISCA 25 INT C DAT EN
   Wang W., 2019, Int. J. High Perform. Syst. Archit
   Zhang Y., 2014, 22 HIGH PERF COMP S
   Zhang Y., 2013, 18 INT C PAR DISTR P
   Zhang Y., 2013, PDPTA 13
   Zhang Y., 2013, J COMPUT ELECT ENG, V40
   Zhang Y., 2014, 33 IEEE INT PERF COM
   Zhang YL, 2016, MICROPROCESS MICROSY, V45, P270, DOI 10.1016/j.micpro.2016.06.002
NR 31
TC 2
Z9 3
U1 0
U2 0
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2019
VL 99
AR 101637
DI 10.1016/j.sysarc.2019.101637
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA JF2LS
UT WOS:000491217500003
DA 2024-07-18
ER

PT J
AU Eltayieb, N
   Elhabob, R
   Hassan, A
   Li, FG
AF Eltayieb, Nabeil
   Elhabob, Rashad
   Hassan, Alzubair
   Li, Fagen
TI An efficient attribute-based online/offline searchable encryption and
   its application in cloud-based reliable smart grid
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Cloud computing; Confidentiality; Online/offline; Smart grid
ID PUBLIC-KEY ENCRYPTION; ACCESS-CONTROL
AB Recently the cloud computing popularity is becoming high, and most of the organizations turned to outsource their sensitive data and maintenance to the cloud server. However, outsourcing sensitive data to the cloud raises both data security and confidentiality question. Consequently, encryption techniques play an important role in securing data within the cloud. Although outsourcing data in an encrypted form protect the data, searching and data retrieving encrypted data is a challenge. Therefore, to facilitate the burden of working on encrypted data, this paper introduces an attribute-based online/offline searchable encryption scheme with the following contributions: First, encryption and trapdoor algorithms separated into two phases. Second, both the message encryption and attribute control policy are performed at offline phase. Third, we prove that the proposed scheme is secure against both chosen plaintext and chosen keyword attacks. Finally, we explain the applicability of the proposed scheme in cloud-based smart grid. Cloud computing, due to its nature, needs adaptive scheme to tackle some of its challenges.
C1 [Eltayieb, Nabeil; Elhabob, Rashad; Li, Fagen] Univ Elect Sci & Technol China, Sch Comp Sci & Engn, Chengdu 611731, Sichuan, Peoples R China.
   [Hassan, Alzubair] Guangzhou Univ, Sch Comp Sci, Guangzhou 510006, Guangdong, Peoples R China.
C3 University of Electronic Science & Technology of China; Guangzhou
   University
RP Li, FG (corresponding author), Univ Elect Sci & Technol China, Sch Comp Sci & Engn, Chengdu 611731, Sichuan, Peoples R China.
EM fagenli@uestc.edu.cn
RI Eltayieb, Nabeil/X-2439-2019; Elhabob, Rashad/GWC-0135-2022; Elhabob,
   Rashad/U-8093-2019; Hassan, Alzubair/AAF-3733-2019
OI Eltayieb, Nabeil/0000-0003-0189-4352; Hassan,
   Alzubair/0000-0002-5498-7379; Wake Hundera, Negalign/0000-0003-2294-9279
FU science and technology programs of SGCC [546803170005]; National Natural
   Science Foundation of China [61872058]; Fundamental Research Funds for
   the Central Universities [ZYGX2016J081]
FX This work is supported by the science and technology programs of SGCC
   titled application research on improving the reliability guarantee
   capability of information systems (grant no. 546803170005), National
   Natural Science Foundation of China (grant no. 61872058) and Fundamental
   Research Funds for the Central Universities (grant no. ZYGX2016J081).
CR [Anonymous], 1989, ADV CRYPTOLOGY CRYPT, DOI DOI 10.1007/0-387-34805-0_24
   Bao F, 2008, LECT NOTES COMPUT SC, V4991, P71
   Beimel A., 1996, SECURE SCHEMES SECRE
   Boneh D, 2004, LECT NOTES COMPUT SC, V3027, P506
   Boneh D., 2001, Advances in Cryptology - CRTPTO 2001. 21st Annual International Cryptology Conference, Proceedings (Lecture Notes in Computer Science Vol.2139), P213
   Cao MS, 2019, WIREL COMMUN MOB COM, DOI 10.1155/2019/9340808
   Curtmola R, 2011, J COMPUT SECUR, V19, P895, DOI 10.3233/JCS-2011-0426
   Fang LM, 2013, INFORM SCIENCES, V238, P221, DOI 10.1016/j.ins.2013.03.008
   Guo FC, 2008, LECT NOTES COMPUT SC, V5143, P247
   Guo LF, 2015, J MED SYST, V39, DOI 10.1007/s10916-014-0178-y
   Hohenberger S, 2014, LECT NOTES COMPUT SC, V8383, P293, DOI 10.1007/978-3-642-54631-0_17
   Huang ZA, 2017, INFORM SCIENCES, V412, P223, DOI 10.1016/j.ins.2017.05.031
   Kamara S., 2012, P 19 ACM C COMP COMM, P965
   Li JG, 2017, IEEE T SERV COMPUT, V10, P715, DOI 10.1109/TSC.2016.2542813
   Li J, 2018, J NETW COMPUT APPL, V112, P89, DOI 10.1016/j.jnca.2018.03.006
   Li J, 2015, KNOWL-BASED SYST, V79, P18, DOI 10.1016/j.knosys.2014.04.010
   Li YJ, 2010, 2010 INTERNATIONAL COLLOQUIUM ON COMPUTING, COMMUNICATION, CONTROL, AND MANAGEMENT (CCCM2010), VOL III, P1
   Liang KT, 2015, IEEE T INF FOREN SEC, V10, P1981, DOI 10.1109/TIFS.2015.2442215
   Liu H, 2017, INFORM SCIENCES, V418, P258, DOI 10.1016/j.ins.2017.07.023
   Lynn B., PAIRING BASED CRYPTO
   Miao Y., IEEE T SERVICES COMP
   Rogers KM, 2010, IEEE T SMART GRID, V1, P40, DOI 10.1109/TSG.2010.2044816
   Shamir A., 2001, Advances in Cryptology - CRTPTO 2001. 21st Annual International Cryptology Conference, Proceedings (Lecture Notes in Computer Science Vol.2139), P355
   Song DXD, 2000, P IEEE S SECUR PRIV, P44, DOI 10.1109/SECPRI.2000.848445
   Sun WH, 2016, IEEE T PARALL DISTR, V27, P1187, DOI 10.1109/TPDS.2014.2355202
   van Liesdonk P, 2010, LECT NOTES COMPUT SC, V6358, P87, DOI 10.1007/978-3-642-15546-8_7
   Waters B, 2011, LECT NOTES COMPUT SC, V6571, P53, DOI 10.1007/978-3-642-19379-8_4
   Zheng J, 2013, SIXTH INTERNATIONAL CONFERENCE ON NONLINEAR MECHANICS (ICNM-VI), P377
   Zu LH, 2014, INT CONF COMPUT INFO, P281, DOI 10.1109/CIT.2014.97
NR 29
TC 45
Z9 48
U1 5
U2 39
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2019
VL 98
BP 165
EP 172
DI 10.1016/j.sysarc.2019.07.005
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA IZ6BH
UT WOS:000487166300013
DA 2024-07-18
ER

PT J
AU Zhou, YB
   Samii, S
   Eles, P
   Peng, ZB
AF Zhou, Yuanbin
   Samii, Soheil
   Eles, Petru
   Peng, Zebo
TI Scheduling optimization with partitioning for mixed-criticality systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Real-time systems; Mixed-criticality systems; Scheduling
ID PERFORMANCE
AB Modern real-time embedded and cyber-physical systems comprise a large number of applications, often of different criticalities, executing on the same computing platform. Partitioned scheduling is used to provide temporal isolation among tasks with different criticalities. Isolation is often a requirement, for example, in order to avoid the case when a low criticality task overruns or fails in such a way that causes a failure in a high criticality task. When the number of partitions increases in mixed criticality systems, the size of the schedule table can become extremely large, which becomes a critical bottleneck due to design time and memory constraints of embedded systems. In addition, switching between partitions causes CPU overhead due to preemption. In this paper, we propose a design framework comprising the trade-off between schedule table size and system utilization, as well as a re-scheduling algorithm to reduce the effect of preemptions on utilization. Extensive experiments demonstrate the effectiveness of the proposed algorithms and design framework.
C1 [Zhou, Yuanbin; Samii, Soheil; Eles, Petru; Peng, Zebo] Linkoping Univ, Embedded Syst Lab ESLAB, Linkoping, Sweden.
   [Samii, Soheil] Gen Motors R&D, Warren, MI USA.
C3 Linkoping University; General Motors
RP Zhou, YB (corresponding author), Linkoping Univ, Embedded Syst Lab ESLAB, Linkoping, Sweden.
EM yuanbin.zhou@liu.se; soheil.samii@liu.se; petru.eles@liu.se;
   zebo.peng@liu.se
RI Zhou, Yuanbin/AAC-5525-2020; Zhou, Yuanbin/AAE-3023-2020
CR Almeida L., 2004, Proceedings of the 4th ACM international Conference on Embedded Software, P95, DOI DOI 10.1145/1017753.1017772
   [Anonymous], 2010, IEC 61508
   [Anonymous], INT C EMB SOFTW EMSO
   [Anonymous], 2011, ISO 262622011
   AUDSLEY N, 1993, SOFTWARE ENG J, V8, P284, DOI 10.1049/sej.1993.0034
   Baruah S, 2013, IEEE INT CONF EMBED, P237, DOI 10.1109/RTCSA.2013.6732224
   Baruah S, 2011, LECT NOTES COMPUT SC, V6652, P174, DOI 10.1007/978-3-642-21338-0_13
   Bini E, 2005, REAL-TIME SYST, V30, P129, DOI 10.1007/s11241-005-0507-9
   Burns A, 2018, ACM COMPUT SURV, V50, DOI 10.1145/3131347
   Deb K, 2002, IEEE T EVOLUT COMPUT, V6, P182, DOI 10.1109/4235.996017
   Di Natale M, 2010, P IEEE, V98, P603, DOI 10.1109/JPROC.2009.2039550
   Easwaran A, 2007, RTSS 2007: 28TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P129
   Ekberg P, 2016, REAL-TIME SYST, V52, P1, DOI 10.1007/s11241-015-9225-0
   Ekberg P, 2014, REAL-TIME SYST, V50, P48, DOI 10.1007/s11241-013-9187-z
   Ernst R, 2016, IEEE DES TEST, V33, P65, DOI 10.1109/MDAT.2016.2594790
   Esper A, 2018, REAL-TIME SYST, V54, P745, DOI 10.1007/s11241-018-9308-9
   Feng X, 2002, REAL TIM SYST SYMP P, P26, DOI 10.1109/REAL.2002.1181559
   Jiang H, 2016, FRONT CELL INFECT MI, V6, DOI 10.3389/fcimb.2016.00001
   Lipari G, 2003, 15TH EUROMICRO CONFERENCE ON REAL-TIME SYSTEMS, PROCEEDINGS, P151, DOI 10.1109/EMRTS.2003.1212738
   Nasri M, 2017, IEEE REAL TIME, P75, DOI 10.1109/RTAS.2017.34
   RTCA, 2011, SOFTW CONS AIRB SYST
   Saewong S., 2002, ECRTS, P152, DOI [10.1109/EMRTS.2002.1019197, DOI 10.1109/EMRTS.2002.1019197]
   Shin I, 2003, RTSS 2003: 24TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P2, DOI 10.1109/REAL.2003.1253249
   Tamas-Selicean Domitian, 2011, Proceedings of the 2011 IEEE 32nd Real-Time Systems Symposium (RTSS 2011), P24, DOI 10.1109/RTSS.2011.11
   Tamas-Selicean D, 2015, ACM T EMBED COMPUT S, V14, DOI 10.1145/2700103
   Vestal S, 2007, RTSS 2007: 28TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P239, DOI 10.1109/RTSS.2007.47
   Yun H, 2014, IEEE REAL TIME, P155, DOI 10.1109/RTAS.2014.6925999
   Yun H, 2013, IEEE REAL TIME, P55, DOI 10.1109/RTAS.2013.6531079
   Zhou YB, 2019, 24TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC 2019), P39, DOI 10.1145/3287624.3287653
   Zitzler E, 2007, LECT NOTES COMPUT SC, V4403, P862
NR 30
TC 9
Z9 9
U1 0
U2 9
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2019
VL 98
BP 191
EP 200
DI 10.1016/j.sysarc.2019.07.007
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA IZ6BH
UT WOS:000487166300015
DA 2024-07-18
ER

PT J
AU Brings, J
   Daun, M
   Bandyszak, T
   Stricker, V
   Weyer, T
   Mirzaei, E
   Neumann, M
   Zernickel, JS
AF Brings, Jennifer
   Daun, Marian
   Bandyszak, Torsten
   Stricker, Vanessa
   Weyer, Thorsten
   Mirzaei, Elham
   Neumann, Martin
   Zernickel, Jan Stefan
TI Model-based documentation of dynamicity constraints for collaborative
   cyber-physical system architectures: Findings from an industrial case
   study
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Cardinality-based feature models; Cyber-physical systems; Exploratory
   case study; CPS network; Dynamic morphology; Dynamicity constraints
ID VARIABILITY; CHALLENGES; REUSE
AB Background: Collaborative cyber-physical systems form highly dynamic networks, consisting of collaborating individual systems at run-time. These networks provide functionality that goes beyond the functionality of the individual systems that are part of the network. The availability of such collaborative functionalities depends not only on the individual systems' behaviors but also on the current morphology of the network (i.e., the architecture of the overall network that defines what kind of systems and how many systems are actually partaking in the collaboration at that moment).
   Aims: It is of importance to thoroughly consider the possible morphologies of the network of cyber-physical systems during the development of the individual systems as these are sources for requirements as well as design decisions. These requirements and design decisions must be associated to the particular morphologies they are applicable to in order to ensure traceability and comprehensibility between the morphology of the network of cyber-physical systems and the individual systems. Hence, we aim at defining an orthogonal model which allows to document dynamicity constraints and therefore restrain the potential morphologies a network can take.
   Method: This paper contributes results from an exploratory case study conducted in the industry automation domain. In the case study, an existing variability modeling approach was applied to the development of a network of autonomous transport robots.
   Results: Based on the variability modeling approach an orthogonal dynamicity constrained model was defined and evolved to fit industry's needs.
   Conclusions: Results show that the use of an orthogonal model for dynamicity constraints can improve the development of cyber-physical systems designed to participate in collaborative networks.
C1 [Brings, Jennifer; Daun, Marian; Bandyszak, Torsten; Stricker, Vanessa; Weyer, Thorsten] Univ Duisburg Essen, Paluno Ruhr Inst Software Technol, D-45127 Essen, Germany.
   [Mirzaei, Elham; Neumann, Martin; Zernickel, Jan Stefan] InSyst Automat GmbH, Wagner Regeny Str 16, D-12489 Berlin, Germany.
C3 University of Duisburg Essen
RP Brings, J (corresponding author), Univ Duisburg Essen, Paluno Ruhr Inst Software Technol, D-45127 Essen, Germany.
EM jennifer.brings@paluno.uni-due.de; marian.daun@paluno.uni-due.de;
   torsten.bandyszak@paluno.uni-due.de; vanessa.stricker@paluno.uni-due.de;
   thorsten.weyer@paluno.uni-due.de; mirzaei@insystems.de;
   neumann@insystems.de; zemickel@insystems.de
OI Daun, Marian/0000-0002-9156-9731
FU German Federal Ministry for Education and Research (BMBF) [011S16043I,
   011S16043V]
FX This work was partially funded by the German Federal Ministry for
   Education and Research (BMBF) under grants no. 011S16043I and
   011S16043V. We would like to thank Jochen Nickles from Siemens for his
   support.
CR ABUSAIR M, 2017, P 11 EUR C SOFTW, DOI DOI 10.1145/3129790.3129792
   Adjoyan S., 2015, ARCHITECTURE DESCRIP, P231, DOI [10.18293/SEKE2015-217, DOI 10.18293/SEKE2015-217]
   [Anonymous], VAMOS 11
   Aoyama M, 2011, ASIA PAC SOFWR ENG, P211, DOI [10.1109/APSEC.2011.60, 10.1109/APSC.2011.60]
   Axelsson J., 2014, P EUR C SOFTW ARCH W, DOI 10.1145/2642803.2647716
   Axelsson J., 2015, P 2015 EUR C SOFTW A, DOI 10.1145/2797433.2797448
   Bachmann F., 2003, PFE 03 PROC 5 INT WO, P66
   Benavides D, 2010, INFORM SYST, V35, P615, DOI 10.1016/j.is.2010.01.001
   Berger Thorsten, 2013, 7 INT WORKSH VAR MOD, DOI DOI 10.1145/2430502.2430513
   Bezerra CIM, 2017, J SYST SOFTWARE, V131, P366, DOI 10.1016/j.jss.2016.07.040
   Bresciani P, 2004, AUTON AGENT MULTI-AG, V8, P203, DOI 10.1023/B:AGNT.0000018806.20944.ef
   Brink Christopher, 2012, PROC 3 INT WORKSHOP, P7
   Broy M, 2014, COMPUTER, V47, P70, DOI 10.1109/MC.2014.30
   Bures T, 2014, LECT NOTES COMPUT SC, V8627, P250, DOI 10.1007/978-3-319-09970-5_23
   Bures Tomas., 2014, Proceedings of the 17th international ACM Sigsoft symposium on Component-based software engineering, P91
   Carnegie D. A., 2017, P IEEE FRONT ED C FI, P1, DOI [10.1109/FIE.2017.8190668, DOI 10.1109/I2MTC.2017.7969977]
   Cavalcante E, 2015, 2015 IEEE INTERNATIONAL CONFERENCE ON AUTONOMIC COMPUTING, P231, DOI 10.1109/ICAC.2015.43
   Cetina C, 2009, COMPUTER, V42, P37, DOI 10.1109/MC.2009.309
   Chen L., 2009, P 13 INT SOFTWARE PR, P81
   Clements P., 2007, Software Product Lines: Practices and Patterns
   Coplien J, 1998, IEEE SOFTWARE, V15, P37, DOI 10.1109/52.730836
   Czarnecki K, 2002, LECT NOTES COMPUT SC, V2487, P156
   Czarnecki K, 2004, LECT NOTES COMPUT SC, V3154, P266
   Czarnecki Krzysztof., 2005, Software Process: Improvement and Practice, P2005
   DARDENNE A, 1993, SCI COMPUT PROGRAM, V20, P3, DOI 10.1016/0167-6423(93)90021-G
   Desai JP, 1998, IEEE INT CONF ROBOT, P2864, DOI 10.1109/ROBOT.1998.680621
   Dhungana D, 2011, EUROMICRO CONF PROC, P100, DOI 10.1109/SEAA.2011.24
   Echeverria J, 2016, ESEM'16: PROCEEDINGS OF THE 10TH ACM/IEEE INTERNATIONAL SYMPOSIUM ON EMPIRICAL SOFTWARE ENGINEERING AND MEASUREMENT, DOI 10.1145/2961111.2962635
   Fey D., 2002, Software Product Lines. Second International Conference, SPLC 2. Proceedings (Lecture Notes in Computer Science Vol. 2370), P198
   Fryman Jeff., 2012, ROBOTIK 2012; 7th German Conference on Robotics, P1
   Giorgini P, 2003, LECT NOTES COMPUT SC, V2800, P1
   Hartmann H, 2008, SPLC 2008: 12TH INTERNATIONAL SOFTWARE PRODUCT LINE CONFERENCE, PROCEEDINGS, P12, DOI 10.1109/SPLC.2008.15
   Heinzemann C, 2019, SOFTW SYST MODEL, V18, P157, DOI 10.1007/s10270-017-0583-z
   Horkoff J, 2019, REQUIR ENG, V24, P133, DOI 10.1007/s00766-017-0280-z
   Horkoff J, 2008, LECT NOTES COMPUT SC, V5232, P249, DOI 10.1007/978-3-540-87991-6_31
   Jia DY, 2016, IEEE COMMUN SURV TUT, V18, P263, DOI 10.1109/COMST.2015.2410831
   Kang K. C., 1990, Technical Report
   Kang KC, 1998, ANN SOFTW ENG, V5, P143, DOI 10.1023/A:1018980625587
   Karatas AS, 2013, SCI COMPUT PROGRAM, V78, P2295, DOI 10.1016/j.scico.2012.06.004
   Karatas AS, 2010, LECT NOTES COMPUT SC, V6308, P537, DOI 10.1007/978-3-642-15396-9_43
   Khalid Azfar, 2016, Logistics Research, V9, DOI 10.1007/s12159-016-0151-x
   Kristjansdottir K, 2018, COMPUT IND, V100, P196, DOI 10.1016/j.compind.2018.05.001
   Lauenroth K, 2009, IEEE INT CONF AUTOM, P269, DOI 10.1109/ASE.2009.16
   Lucke D, 2008, MANUFACTURING SYSTEMS AND TECHNOLOGIES FOR THE NEW FRONTIER, P115, DOI 10.1007/978-1-84800-267-8_23
   Malavolta I., 2015, P 2015 EUR C SOFTW A, DOI 10.1145/2797433.2797453
   Malm T, 2010, INT J SOC ROBOT, V2, P221, DOI 10.1007/s12369-010-0057-8
   Metzger A., Proc. Futur. Softw. Eng. - FOSE 2014, ACM Press, New York, New York, USA, P70, DOI DOI 10.1145/2593882.2593888
   Metzger A, 2007, INT REQUIR ENG CONF, P243, DOI 10.1109/RE.2007.61
   Morin B., 2012, P 15 ACM SIGSOFT S C, P135, DOI [DOI 10.1145/2304736, 10.1145/2304736.2304759, DOI 10.1145/2304736.2304759]
   Muccini H, 2007, LECT NOTES COMPUT SC, V4608, P124
   Muccini H, 2017, 2017 IEEE INTERNATIONAL CONFERENCE ON SOFTWARE ARCHITECTURE (ICSA 2017), P211, DOI 10.1109/ICSA.2017.21
   Oliinyk O, 2017, REQUIR ENG, V22, P105, DOI 10.1007/s00766-015-0237-z
   Oliinyk O, 2015, LECT NOTES COMPUT SC, V9013, P33, DOI 10.1007/978-3-319-16101-3_3
   OMG, 2014, OBJ CONSTR LANG
   OMG, 2015, OMG Unified Modeling Language
   Pleuss Andreas, 2012, International Journal on Software Tools for Technology Transfer, V14, P497, DOI 10.1007/s10009-012-0252-z
   Pohl K., 2005, SOFTWARE PRODUCT LIN, V10
   Quinton C, 2014, 18TH INTERNATIONAL SOFTWARE PRODUCT LINE CONFERENCE (SPLC 2014), VOL 1, P122, DOI 10.1145/2648511.2648524
   Quinton Clement., 2013, P 17 INT SOFTWARE PR, P162
   Rajhans A, 2014, IEEE T AUTOMAT CONTR, V59, P3178, DOI 10.1109/TAC.2014.2351672
   Ramesh B, 2001, IEEE T SOFTWARE ENG, V27, P58, DOI 10.1109/32.895989
   RIEBISCH M, 2002, P 6 C INT DES PROC T
   Schlingloff BH, 2016, 2016 3RD INTERNATIONAL WORKSHOP ON EMERGING IDEAS AND TRENDS IN ENGINEERING OF CYBER-PHYSICAL SYSTEMS (EITEC), P17, DOI 10.1109/EITEC.2016.7503691
   Schmid Klaus., 2011, 5 INT WORKSHOP VARIA, P119, DOI [10.1145/1944892.1944907, DOI 10.1145/1944892.1944907]
   Schnabel T, 2016, TENTH INTERNATIONAL WORKSHOP ON VARIABILITY MODELLING OF SOFTWARE-INTENSIVE SYSTEMS (VAMOS 2016), P33, DOI 10.1145/2866614.2866619
   SHARAF M, 2017, P 11 EUR C SOFTW, DOI DOI 10.1145/3129790.3129807
   Sinnema M, 2007, INFORM SOFTWARE TECH, V49, P717, DOI 10.1016/j.infsof.2006.08.001
   Stamatis D. H., 2003, FAILURE MODE EFFECT
   Tenbergen B, 2018, 2018 IEEE 15TH INTERNATIONAL CONFERENCE ON SOFTWARE ARCHITECTURE (ICSA), P206, DOI 10.1109/ICSA.2018.00030
   van Lamsweerde A, 2001, FIFTH IEEE INTERNATIONAL SYMPOSIUM ON REQUIREMENTS ENGINEERING, PROCEEDINGS, P249
   Weckesser M, 2016, LECT NOTES COMPUT SC, V9633, P158, DOI 10.1007/978-3-662-49665-7_10
   Wieringa Roel., 2010, Proceedings - International Conference on Software Engineering, V2, P493, DOI DOI 10.1145/1810295.1810446
   Yu ESK, 1997, RE '97 - PROCEEDINGS OF THE THIRD IEEE INTERNATIONAL SYMPOSIUM ON REQUIREMENTS ENGINEERING, P226, DOI 10.1109/ISRE.1997.566873
NR 73
TC 14
Z9 14
U1 0
U2 9
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2019
VL 97
BP 153
EP 167
DI 10.1016/j.sysarc.2019.02.012
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA IL0BR
UT WOS:000476961500014
DA 2024-07-18
ER

PT J
AU Martins, ALD
   Garibotti, R
   Dutt, N
   Moraes, FG
AF del Mestre Martins, Andre Luis
   Garibotti, Rafael
   Dutt, Nikil
   Moraes, Fernando Gehm
TI The power impact of hardware and software actuators on self-adaptable
   many-core systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT 11th International Workshop on Network on Chip Architectures (NoCArc)
CY OCT 20, 2018
CL Fukuoka, JAPAN
DE Hardware and software actuators; Power consumption; Self-Awareness;
   Many-Core; Resource management
ID TASK MIGRATION; MANAGEMENT; DVFS
AB Many-core systems rely on the advantages of the latest Complementary Metal Oxide Semiconductor (CMOS) technologies to increase the number of cores. However, this improvement comes at the cost of higher power dissipation, which prevents full use of the chip. To continue improving performance on future many-core systems, Resource Management (RM) becomes imperative to handle multi-objective and conflicting requirements such as power, performance, resilience, among others. In this task, RM can use both hardware (e.g., dynamic voltage and frequency scaling) and software actuators (e.g., task remapping). However, the complexity of synchronizing available actuators to follow a particular goal while avoiding actuation overlapping is a remaining challenge. This paper evaluates the power impact of each actuator and provides insights that will help engineers develop appropriate resource management heuristics to improve self-adaptable many-core systems. A state-of-the-art comparison shows that no related work provides or details the same comprehensiveness of actuation methods concerning power consumption. Our proposal is validated in a many-core system described in a true clock-cycle accurate model. Regarding hardware actuators, the results show the power profiling at the core level and detail the contribution of each hardware component. Furthermore, results of software actuators evidence that task events present a more significant power impact on the ratio of active and idle cores changes.
C1 [del Mestre Martins, Andre Luis] IFSul, Sul Rio Grandense Fed Inst, Pelotas, Brazil.
   [Garibotti, Rafael; Moraes, Fernando Gehm] Pontificia Univ Catolica Rio Grande do Sul, Sch Technol, Porto Alegre, RS, Brazil.
   [Dutt, Nikil] Univ Calif Irvine, Donald Bren Sch Informat & Comp Sci, Irvine, CA USA.
C3 Instituto Federal Sul-Rio-Grandense (IFSul); Pontificia Universidade
   Catolica Do Rio Grande Do Sul; University of California System;
   University of California Irvine
RP Moraes, FG (corresponding author), Pontificia Univ Catolica Rio Grande do Sul, Sch Technol, Porto Alegre, RS, Brazil.
EM almmartins@charqueadas.ifsul.edu.br; rafael.garibotti@pucrs.br;
   dutt@uci.edu; fernando.moraes@pucrs.br
RI Garibotti, Rafael/E-6191-2017; Moraes, Fernando Gehm/F-7488-2012
OI Garibotti, Rafael/0000-0002-7307-0128; Moraes, Fernando
   Gehm/0000-0001-6126-6847
FU FAPERGS [17/2551-0001196-1]; CNPq [302531/2016-5]
FX The Author Fernando Moraes is supported by FAPERGS (17/2551-0001196-1)
   and CNPq (302531/2016-5), Brazilian funding agencies.
CR [Anonymous], 2014, P DES
   [Anonymous], 2013, 50 ACM EDAC IEEE DES, DOI DOI 10.1145/2463209.2488734
   [Anonymous], 2005, ARCHITECTURAL BLUEPR
   Arora M, 2015, INT S HIGH PERF COMP, P366, DOI 10.1109/HPCA.2015.7056047
   Bogdan P, 2013, ACM T DES AUTOMAT EL, V18, DOI 10.1145/2504904
   Carara E, 2007, SBCCI2007: 20TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, P111
   Castilhos Guilherme, 2013, 2013 IEEE Computer Society Annual Symposium on VLSI. Emerging VLSI Technologies and Architectures (ISVLSI), P153, DOI 10.1109/ISVLSI.2013.6654651
   Chabloz JM, 2012, SCALABLE MULTI-CORE ARCHITECTURES: DESIGN METHODOLOGIES AND TOOLS, P55, DOI 10.1007/978-1-4419-6778-7_3
   Choi Y, 2007, IEEE T COMPUT AID D, V26, P1367, DOI 10.1109/TCAD.2007.890837
   Martins ALD, 2019, J SYST ARCHITECT, V97, P416, DOI 10.1016/j.sysarc.2019.01.006
   Djemame K, 2019, HARDWARE ACCELERATOR, P129, DOI DOI 10.1007/978-3-319-92792-3_7
   Dutt N, 2016, ACM T EMBED COMPUT S, V15, DOI 10.1145/2872936
   Dutt N, 2015, ICCAD-IEEE ACM INT, P46, DOI 10.1109/ICCAD.2015.7372548
   Esmaeilzadeh H, 2012, IEEE MICRO, V32, P122, DOI 10.1109/MM.2012.17
   G. PUCRS, 2018, HERM MULT SYST CHIP
   Garibotti R, 2016, IEEE T COMPUT, V65, P2645, DOI 10.1109/TC.2015.2485202
   Goulding Nathan, 2010, 2010 IEEE Hot Chips 22 Symposium (HCS), P1, DOI 10.1109/HOTCHIPS.2010.7480072
   Hanumaiah V, 2014, IEEE T COMPUT, V63, P349, DOI 10.1109/TC.2012.213
   Jiang HL, 2005, PR IEEE COMP DESIGN, P559
   Kapadia N, 2015, DES AUT TEST EUROPE, P1060
   Kavade R.K., 2018, ISIICT, P1, DOI DOI 10.1109/ISI-ICT.2018.8613291
   Kim W, 2012, IEEE J SOLID-ST CIRC, V47, P206, DOI 10.1109/JSSC.2011.2169309
   Kim W, 2008, INT S HIGH PERF COMP, P115
   Kobbe S., 2011, 2011 IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P119
   Kumar S, 2002, IEEE COMP SOC ANN, P117, DOI 10.1109/ISVLSI.2002.1016885
   Lai ZQ, 2013, 2013 INTERNATIONAL CONFERENCE ON CLOUD COMPUTING AND BIG DATA (CLOUDCOM-ASIA), P78, DOI 10.1109/CLOUDCOM-ASIA.2013.68
   Li S, 2011, ICCAD-IEEE ACM INT, P694, DOI 10.1109/ICCAD.2011.6105405
   Maiti S., 2015, 2015 IEEE 58 INT MID, P1, DOI [10.1109/MWSCAS.2015.7282119, DOI 10.1109/MWSCAS.2015.7282119]
   Muthukaruppan TS, 2013, DES AUT CON
   Olsen D, 2017, PROCEEDINGS OF THE GREAT LAKES SYMPOSIUM ON VLSI 2017 (GLSVLSI' 17), P119, DOI 10.1145/3060403.3060426
   Ost L, 2013, IEEE T COMPUT, P1, DOI [10.1109/TC.2013.57, DOI 10.1109/TC.2013.57]
   Ost L, 2013, ACM T EMBED COMPUT S, V12, DOI 10.1145/2442116.2442125
   Pathania A, 2017, DES AUT TEST EUROPE, P864, DOI 10.23919/DATE.2017.7927108
   Pathania A, 2017, ACM T ARCHIT CODE OP, V14, DOI 10.1145/3050437
   Quan W, 2016, DES AUTOM EMBED SYST, V20, P311, DOI 10.1007/s10617-016-9179-z
   Raghunathan B, 2013, DES AUT TEST EUROPE, P39
   Rahmani AM, 2017, DARK SIDE SILICON EN
   Rahmani AM, 2018, IEEE EMBED SYST LETT, V10, P61, DOI 10.1109/LES.2017.2751522
   Rahmani AM, 2015, I SYMPOS LOW POWER E, P219, DOI 10.1109/ISLPED.2015.7273517
   Ruaro M, 2017, IEEE INT SYMP CIRC S, P148
   Ruaro M, 2016, IEEE INT SYMP CIRC S, P1202, DOI 10.1109/ISCAS.2016.7527462
   Schoene R, 2015, COMPUT SCI-RES DEV, V30, P219, DOI 10.1007/s00450-014-0270-z
   Singh AK, 2017, J LOW POWER ELECTRON, V13, P310, DOI 10.1166/jolpe.2017.1492
   Tsoutsouras V, 2018, IEEE T MULTI-SCALE C, V4, P285, DOI 10.1109/TMSCS.2018.2793189
   Tsoutsouras V, 2018, ACM T EMBED COMPUT S, V17, DOI 10.1145/3182173
   Wu Q, 2000, IEEE T CIRCUITS-I, V47, P415, DOI 10.1109/81.841927
   Zhang HZ, 2016, ACM SIGPLAN NOTICES, V51, P545, DOI 10.1145/2954679.2872375
NR 47
TC 1
Z9 1
U1 0
U2 0
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2019
VL 97
BP 42
EP 53
DI 10.1016/j.sysarc.2019.05.006
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA IL0BR
UT WOS:000476961500007
OA Green Published
DA 2024-07-18
ER

PT J
AU Wang, J
   Ni, MT
   Wu, FS
   Liu, SB
   Qin, J
   Zhu, RB
AF Wang, Jun
   Ni, Mingtao
   Wu, Fusheng
   Liu, Shubo
   Qin, Jun
   Zhu, Rongbo
TI Electromagnetic radiation based continuous authentication in edge
   computing enabled internet of things
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Electromagnetic radiation; Continuous authentication; Internet of
   things; Edge computing
ID CONTINUOUS USER AUTHENTICATION; BIG DATA; SECURITY; CLOUD; PRIVACY
AB With the rapid proliferation of Internet of Things, the centralized cloud faces the performance problems caused by remote network access and real-time services. To ensure good performance, edge computing paradigm emerges, and requires a secure authentication between edge host and cloud server to safeguard resources against any illegitimate access. Securing edge host authentication is an effective method and cornerstone to protect the information security in edge computing. Existing methods most recognize an entity's identity by password only once at the time of initial stage, which may lead to security problem. Continuous authentication as a novel authentication modality has the ability to alleviate this issue. Unlike the authentication operating merely at point-of-entry, a continuous edge host authentication method is proposed on the basis of electromagnetic radiation which reflects the behavioral characteristics of edge host with heterogeneous hardware. We demonstrate the feasibility of the proposed method through analysis of success rate from ten thousand waterfall spectrograms, and experimental results show that the average success rate of 95% has been achieved by support vector machine combining multiple features.
C1 [Wang, Jun; Qin, Jun; Zhu, Rongbo] South Cent Univ Nationalities, Coll Comp Sci, Wuhan 430074, Hubei, Peoples R China.
   [Ni, Mingtao] Wuhan Univ, Sch Cyber Sci & Engn, Wuhan 430074, Hubei, Peoples R China.
   [Wu, Fusheng] Guizhou Univ Finance & Econ, Guizhou Key Lab Econ Syst Simulat, Guiyang 550025, Guizhou, Peoples R China.
   [Liu, Shubo] Wuhan Univ, Sch Comp, Wuhan 430074, Hubei, Peoples R China.
   [Ni, Mingtao] Leshan Normal Univ, Sch Comp Sci, Leshan 614000, Peoples R China.
C3 South Central Minzu University; Wuhan University; Guizhou University of
   Finance & Economics; Wuhan University; Leshan Normal University
RP Zhu, RB (corresponding author), South Cent Univ Nationalities, Coll Comp Sci, Wuhan 430074, Hubei, Peoples R China.
EM rbzhu@mail.scuec.edu.cn
OI wang, james/0000-0003-4336-427X; Zhu, Rongbo/0000-0003-1620-0560
FU National Natural Science Foundation of China [61772562]; Major Projects
   of Technical Innovation of Hubei Province [CXZD2018000035]; Hubei
   Provincial Natural Science Foundation of China for Distinguished Young
   Scholars [2017CFA043]; Applied Basic Research Project of Wuhan
   [2017060201010162]; Fundamental Research Funds for the Central
   Universities [CZP18007, 2042017gf0038, YZZ18002]; Youth Elite Project of
   State Ethnic Affairs Commission of China
FX This work is supported by the National Natural Science Foundation of
   China (61772562), Major Projects of Technical Innovation of Hubei
   Province (CXZD2018000035), Hubei Provincial Natural Science Foundation
   of China for Distinguished Young Scholars (2017CFA043), Applied Basic
   Research Project of Wuhan (2017060201010162), Fundamental Research Funds
   for the Central Universities (CZP18007, 2042017gf0038, YZZ18002), and
   Youth Elite Project of State Ethnic Affairs Commission of China (2016).
CR Abbas N, 2018, IEEE INTERNET THINGS, V5, P450, DOI 10.1109/JIOT.2017.2750180
   Abdulwahid A. A., 2015, 14 EUR C CYB WARF SE
   BURROWS M, 1990, ACM T COMPUT SYST, V8, P18, DOI [10.1145/77648.77649, 10.1145/74851.74852]
   Camara C, 2018, APPL SOFT COMPUT, V68, P784, DOI 10.1016/j.asoc.2017.07.032
   Chen GL, 2017, IEEE T SIGNAL PROCES, V65, P5716, DOI 10.1109/TSP.2017.2740198
   Chen LX, 2018, IEEE ACM T NETWORK, V26, P1619, DOI 10.1109/TNET.2018.2841758
   Corcoran P, 2016, IEEE CONSUM ELECTR M, V5, P73, DOI 10.1109/MCE.2016.2590099
   CORTES C, 1995, MACH LEARN, V20, P273, DOI 10.1007/BF00994018
   Dalai N., 2005, IEEE COMP SOC C COMP
   Deng H, 2016, IEEE T AERO ELEC SYS, V52, P60, DOI 10.1109/TAES.2015.140878
   Du M, 2018, IEEE COMMUN MAG, V56, P62, DOI 10.1109/MCOM.2018.1701148
   European Telecommunications Standards Institute, 2016, MOB EDG COMP MEC FRA
   Guo YQ, 2018, IEEE T IMAGE PROCESS, V27, P3036, DOI 10.1109/TIP.2018.2808767
   Gupta P, 2018, IEEE T IND ELECTRON, V65, P9777, DOI 10.1109/TIE.2018.2823686
   Haller S, 2012, AM J NEURORADIOL, V33, P2123, DOI 10.3174/ajnr.A3126
   He DJ, 2018, IEEE COMMUN MAG, V56, P56, DOI 10.1109/MCOM.2018.1701132
   He T, 2017, IEEE J SEL AREA COMM, V35, P2625, DOI 10.1109/JSAC.2017.2760179
   Jia S, 2018, INT GEOSCI REMOTE SE, P5, DOI 10.1109/IGARSS.2018.8518355
   Koundinya P, 2014, DES AUT TEST EUROPE
   Ma L., 2016, IEEE INT C SYST MAN
   Marjanovic M, 2018, IEEE ACCESS, V6, P10662, DOI 10.1109/ACCESS.2018.2799707
   Mathur S, 2016, INT CONF BIOMETR
   Mi B, 2018, WIREL COMMUN MOB COM, DOI 10.1155/2018/7823979
   Miraftabzadeh SA, 2018, IEEE INTERNET THINGS, V5, P2936, DOI 10.1109/JIOT.2017.2761801
   Mondal S, 2017, NEUROCOMPUTING, V230, P1, DOI 10.1016/j.neucom.2016.11.031
   Mosenia A, 2017, IEEE T COMPUT, V66, P759, DOI 10.1109/TC.2016.2622262
   Muhamad W, 2017, INT C INF TECH SYST, P384, DOI 10.1109/ICITSI.2017.8267975
   Odelu V, 2015, IEEE T INF FOREN SEC, V10, P1953, DOI 10.1109/TIFS.2015.2439964
   Pan JL, 2018, IEEE INTERNET THINGS, V5, P439, DOI 10.1109/JIOT.2017.2767608
   Peishun Wang, 2010, 2010 IEEE 7th International Conference on Services Computing (SCC 2010), P321, DOI 10.1109/SCC.2010.30
   Perera P, 2018, IEEE T INF FOREN SEC, V13, P1392, DOI 10.1109/TIFS.2017.2787995
   Qiu Y, 2018, IEEE INTERNET THINGS, V5, P1131, DOI 10.1109/JIOT.2018.2805696
   Richards J. A., 2013, Remote Sensing Digital Image Analysis: An Introduction, V5th, DOI 10.1007/3-540-29711-1
   Roman R, 2018, FUTURE GENER COMP SY, V78, P680, DOI 10.1016/j.future.2016.11.009
   Roth J, 2014, IEEE T IMAGE PROCESS, V23, P4611, DOI 10.1109/TIP.2014.2348802
   Shin S. H., 2017, INT S INF THEOR ITS
   Shirazi SN, 2017, IEEE J SEL AREA COMM, V35, P2586, DOI 10.1109/JSAC.2017.2760478
   Shu L, 2018, IEEE SYST J, V12, P2509, DOI 10.1109/JSYST.2017.2700268
   Smith-Creasey M, 2018, MICROPROCESS MICROSY, V63, P147, DOI 10.1016/j.micpro.2018.07.008
   Tanviruzzaman M., 2014, IEEE 38 ANN COMP SOF
   Tu WW, 2018, IEEE T INFORM THEORY, V64, P3696, DOI 10.1109/TIT.2018.2809779
   Victor JD, 2012, J OPT SOC AM A, V29, P1313, DOI 10.1364/JOSAA.29.001313
   Wan SH, 2019, FUTURE GENER COMP SY, V91, P382, DOI 10.1016/j.future.2018.08.007
   Xiao L, 2018, IEEE WIREL COMMUN, V25, P116, DOI 10.1109/MWC.2018.1700291
   Yeh KH, 2018, IEEE COMMUN MAG, V56, P150, DOI 10.1109/MCOM.2018.1700339
   Zeng J, 2017, ACM T EMBED COMPUT S, V16, DOI 10.1145/2925991
   Zhang JL, 2018, IEEE ACCESS, V6, P18209, DOI 10.1109/ACCESS.2018.2820162
   Zhao B, 2018, CHINA COMMUN, V15, P170, DOI 10.1109/CC.2018.8300280
   Zhao X., 2013, IEEE 6 INT C BIOM TH
   Zhu CS, 2017, IEEE COMMUN MAG, V55, P24, DOI 10.1109/MCOM.2017.1700212
   Zissis D, 2012, FUTURE GENER COMP SY, V28, P583, DOI 10.1016/j.future.2010.12.006
NR 51
TC 13
Z9 13
U1 3
U2 24
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUN
PY 2019
VL 96
BP 53
EP 61
DI 10.1016/j.sysarc.2018.12.003
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA IH2JM
UT WOS:000474321100005
DA 2024-07-18
ER

PT J
AU Mittal, S
   Inukonda, MS
AF Mittal, Sparsh
   Inukonda, Maruthi S.
TI A survey of techniques for improving error-resilience of DRAM
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Review
DE DRAM; Reliability; Memory; Error correcting code (ECC); Chipkill;
   Stacked DRAM; In-DRAM ECC; Data compression
ID MEMORY; RELIABILITY; ECC; DESIGN; CODES; PERFORMANCE; COST
AB Aggressive process scaling and increasing demands of performance/cost efficiency have exacerbated the incidences and impact of errors in DRAM systems. Due to this, improvements in DRAM reliability has received significant attention in recent years from both academia and industry. In this paper, we present a survey of techniques for improving reliability of DRAM-based main memory. We classify the works based on key parameters to emphasize their similarities and differences. This paper is expected to be useful for computer architects, chip-designers and researchers in the area of memory/system-reliability.
C1 [Mittal, Sparsh] IIT Hyderabad, Hyderabad, Telangana, India.
   [Inukonda, Maruthi S.] IIT Hyderabad, Dept Comp Sci Engn, Hyderabad, Telangana, India.
C3 Indian Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Hyderabad; Indian Institute of Technology System (IIT
   System); Indian Institute of Technology (IIT) - Hyderabad
RP Mittal, S (corresponding author), IIT Hyderabad, Hyderabad, Telangana, India.
EM sparsh@iith.ac.in; cs18resch01001@iith.ac.in
RI Mittal, Sparsh/B-4378-2013
OI Mittal, Sparsh/0000-0002-2908-993X
FU Science and Engineering Research Board (SERB), India [ECR/2017/000622]
FX Support for this work was provided by Science and Engineering Research
   Board (SERB), India, award number ECR/2017/000622.
CR [Anonymous], ACM COMPUT SURV
   [Anonymous], HYBR MEM CUB SPEC 1
   [Anonymous], 2012, PROC IEEE INT C HIGH
   [Anonymous], 2016, ACM COMPUT SURV, DOI DOI 10.1145/2893356
   Bose R. C., 1960, Inf. Control, V3, P79, DOI DOI 10.1016/S0019-9958(60)90287-4
   Cao Y, 2015, 2015 33RD IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), P133, DOI 10.1109/ICCD.2015.7357094
   Cha S, 2017, INT S HIGH PERF COMP, P61, DOI 10.1109/HPCA.2017.30
   CHEN CL, 1984, IBM J RES DEV, V28, P124, DOI 10.1147/rd.282.0124
   Chen HM, 2016, IEEE T COMPUT, V65, P3766, DOI 10.1109/TC.2016.2550455
   Chen HM, 2016, ACM T ARCHIT CODE OP, V13, DOI 10.1145/2957758
   Chen Hsing-Min, 2015, P INT S MEM SYST, P60
   Chen L, 2014, CONF PROC INT SYMP C, P49, DOI 10.1109/ISCA.2014.6853221
   Chen L, 2013, ACM T ARCHIT CODE OP, V10, DOI 10.1145/2541228.2541239
   Chou CC, 2015, I C DEPEND SYS NETWO, P355, DOI 10.1109/DSN.2015.33
   Dell T. J., 1997, IBM MICROELECTRONICS, V11
   El-Sayed Nosayba, 2012, Performance Evaluation Review, V40, P163, DOI 10.1145/2318857.2254778
   Giridhar Bharan., 2013, Proceedings of the International Conference on High Performance Computing, Networking, Storage and Analysis, P23
   Gong S.-L., 2018, DUO EXPOSING ON CHIP
   Gong SL, 2015, PROCEEDINGS OF THE 48TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO-48), P611, DOI 10.1145/2830772.2830799
   Hocquenghem A., 1959, CHIFFRES PARIS, V2, P147
   Hwang AA, 2012, ASPLOS XVII: SEVENTEENTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS, P111, DOI 10.1145/2189750.2150989
   Jacob Bruce, 2010, Memory Systems: Cache, DRAM, Disk
   JEDEC, 2015, HIGH BANDW MEM HB DR
   Jenkins B., 2011, SPOOKYHASH 128 BIT N
   Jeon H., 2014, 2014 International Test Conference, P1
   Jian X, 2016, INT S HIGH PERF COMP, P555, DOI 10.1109/HPCA.2016.7446094
   Jian X, 2013, 2013 IEEE 19TH PACIFIC RIM INTERNATIONAL SYMPOSIUM ON DEPENDABLE COMPUTING (PRDC 2013), P88, DOI 10.1109/PRDC.2013.18
   Jian X, 2014, INT CONF HIGH PERFOR, P1035, DOI 10.1109/SC.2014.89
   Jian X, 2013, IEEE COMPUT ARCHIT L, V12, P39, DOI 10.1109/L-CA.2012.21
   Jian X, 2013, INT S HIGH PERF COMP, P270, DOI 10.1109/HPCA.2013.6522325
   Jian Xun., 2013, Proceedings of the International Conference on High Performance Computing, Networking, Storage and Analysis, P24
   Kang U., 2014, THE MEMORY FORUM
   Khan Samira, 2014, ACM SIGMETRICS Performance Evaluation Review, V42, P519, DOI 10.1145/2591971.2592000
   Kim DW, 2016, CONF PROC INT SYMP C, P645, DOI 10.1109/ISCA.2016.62
   Kim DW, 2015, INT S HIGH PERF COMP, P439, DOI 10.1109/HPCA.2015.7056053
   Kim DW, 2015, IEEE INT C CL COMP, P588, DOI 10.1109/CLUSTER.2015.107
   Kim JE., 2016, UNDERSTANDING POPULA
   Kim J, 2015, INT S HIGH PERF COMP, P101
   Kim J, 2016, APPL RES QUAL LIFE, V11, P791, DOI 10.1007/s11482-015-9397-8
   Kim SH, 2007, IEEE ASIAN SOLID STA, P34
   Li S, 2011, PROCEEDINGS OF THE 2011 3RD INTERNATIONAL CONFERENCE ON SOFTWARE TECHNOLOGY AND ENGINEERING (ICSTE 2011), P465
   Li Sheng., 2012, High Performance Computing, Networking, Storage and Analysis (SC), 2012 International Conference for, P1
   Lin CH, 2012, PR IEEE COMP DESIGN, P67, DOI 10.1109/ICCD.2012.6378619
   Malek A, 2017, MEMSYS 2017: PROCEEDINGS OF THE INTERNATIONAL SYMPOSIUM ON MEMORY SYSTEMS, P96, DOI 10.1145/3132402.3132443
   Mappouras G, 2017, PR IEEE COMP DESIGN, P361, DOI 10.1109/ICCD.2017.62
   Mittal S, 2020, J MANAGE ORGAN, V26, P625, DOI 10.1017/jmo.2017.80
   Mittal S, 2019, MACH LEARN KNOW EXTR, V1, P75, DOI 10.3390/make1010005
   Mittal S, 2017, COMPUTERS, V6, DOI 10.3390/computers6010008
   Mittal S, 2016, ACM J EMERG TECH COM, V12, DOI 10.1145/2821510
   Mittal S, 2016, IEEE T PARALL DISTR, V27, P1852, DOI 10.1109/TPDS.2015.2461155
   Mittal S, 2016, IEEE T PARALL DISTR, V27, P1537, DOI 10.1109/TPDS.2015.2442980
   Mittal S, 2016, IEEE T PARALL DISTR, V27, P1226, DOI 10.1109/TPDS.2015.2426179
   Mittal S, 2015, IEEE T PARALL DISTR, V26, P1524, DOI 10.1109/TPDS.2014.2324563
   Mittal Sparsh., 2012, International Journal of High Performance Systems Architecture, V4, P110
   Nair P J., 2013, ACM SIGARCH COMPUTER, V41, P72, DOI DOI 10.1145/2485922.2485929
   Nair PJ, 2016, CONF PROC INT SYMP C, P341, DOI 10.1109/ISCA.2016.38
   Nair PJ, 2014, INT SYMP MICROARCH, P51, DOI 10.1109/MICRO.2014.57
   Nguyen K., 2018, INT S COMP ARCH ISCA
   Nikolaou P, 2015, PROCEEDINGS OF THE 48TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO-48), P572, DOI 10.1145/2830772.2830804
   Oh TY, 2014, ISSCC DIG TECH PAP I, V57, P430, DOI 10.1109/ISSCC.2014.6757500
   Palframan DJ, 2015, 2015 ACM/IEEE 42ND ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA), P682, DOI 10.1145/2749469.2750377
   Qureshi MK, 2015, I C DEPEND SYS NETWO, P427, DOI 10.1109/DSN.2015.58
   REED IS, 1960, J SOC IND APPL MATH, V8, P300, DOI 10.1137/0108018
   Schechter S, 2010, CONF PROC INT SYMP C, P141
   Schroeder B, 2009, PERF E R SI, V37, P193
   Scrbak M, 2017, J SYST ARCHITECT, V75, P59, DOI 10.1016/j.sysarc.2016.08.001
   Seznec Andre., 1994, P 21 ANN INT S COMPU, P384
   Sim J., 2013, PROC INT S COMPUT AR, P416
   Son YH, 2015, INT S HIGH PERF COMP, P502, DOI 10.1109/HPCA.2015.7056058
   Sridharan V., 2015, P 12 INT C ARCH SUPP, V43, P297
   Stoicescu M, 2017, J SYST ARCHITECT, V73, P6, DOI 10.1016/j.sysarc.2016.12.005
   Tezzaron Semiconductor, 2010, OCT 8 PORT DRAM DIE
   Udipi AN, 2012, CONF PROC INT SYMP C, P285, DOI 10.1109/ISCA.2012.6237025
   Udipi AN, 2010, CONF PROC INT SYMP C, P175, DOI 10.1145/1816038.1815983
   Wang H, 2017, IEEE T COMPUT, V66, P820, DOI 10.1109/TC.2016.2621758
   Y. Luo, 2017, ARXIV170608870
   Yoon DH, 2012, CONF PROC INT SYMP C, P548
   Yoon DH, 2011, ISCA 2011: PROCEEDINGS OF THE 38TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P295
   Yoon DH, 2010, ASPLOS XV: FIFTEENTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS, P397
   Zhan JY, 2018, J SYST ARCHITECT, V89, P60, DOI 10.1016/j.sysarc.2018.07.004
   Zheng HZ, 2008, INT SYMP MICROARCH, P210, DOI 10.1109/MICRO.2008.4771792
NR 81
TC 19
Z9 22
U1 5
U2 42
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2018
VL 91
BP 11
EP 40
DI 10.1016/j.sysarc.2018.09.004
PG 30
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA HD5RK
UT WOS:000452587400002
DA 2024-07-18
ER

PT J
AU Thangkhiew, PL
   Datta, K
AF Thangkhiew, Phrangboklang L.
   Datta, Kamalika
TI Scalable in-memory mapping of Boolean functions in memristive crossbar
   array using simulated annealing
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Memristor crossbar; MAGIC; In-memory computing
ID COMPACT CROSSBARS; STATEFUL LOGIC; DESIGN; PLACEMENT; SWITCHES; SYSTEM
AB Memristor is a two-terminal device that can be used to store data and/or implement logic functions in crossbar array. Memristor supports in-memory computing where storage and computation can be done in the same crossbar array. In-memory computing is an attractive approach especially with Resistive RAM (ReRAM) devices like memristors that provide high scalability and non-volatility. In this paper, a technique to implement logic functions in memristor crossbar array has been proposed. The logic functions are translated into NOT/NOR netlist and then mapped to the crossbar array. Further, we have used the simulated annealing algorithm to optimize latency, area, and energy. Simulation studies have been performed under Cadence Virtuoso environment to estimate the switching delay and energy consumption of MAGIC NOR gates. Experimental evaluation is carried out on ISCAS-85 benchmarks and compared with an existing in-memory synthesis approach. The proposed work is found to execute faster and utilize less area in a much squarer and compact crossbar. The energy dissipation is 85.65% less when compared with IMPLY based synthesis.
C1 [Thangkhiew, Phrangboklang L.; Datta, Kamalika] Natl Inst Technol Meghalaya, Dept Comp Sci & Engn, Shillong, Meghalaya, India.
C3 National Institute of Technology (NIT System); National Institute of
   Technology Meghalaya
RP Thangkhiew, PL (corresponding author), Natl Inst Technol Meghalaya, Dept Comp Sci & Engn, Shillong, Meghalaya, India.
EM phrangboklang@nitm.ac.in; kdatta@nitm.ac.in.com
RI Thangkhiew, Phrangboklang Lyngton/ABI-6186-2020
OI Thangkhiew, Phrangboklang Lyngton/0000-0001-8109-1458
FU National Institute of Technology Meghalaya; Visvesvaraya Ph.D Scheme,
   Government of India
FX This work was supported in part by National Institute of Technology
   Meghalaya, and Visvesvaraya Ph.D Scheme, Government of India.
CR Adya SN, 2003, IEEE T VLSI SYST, V11, P1120, DOI 10.1109/TVLSI.2003.817546
   Alamgir Z, 2016, IEEE INT SYMP CIRC S, P1870, DOI 10.1109/ISCAS.2016.7538936
   [Anonymous], 2016, P IEEE INT C SCI EL
   [Anonymous], IEEE T CIRCUITS SY 1
   [Anonymous], 2012, P 13 INT WORKSH CELL
   [Anonymous], 1993, TECHNICAL REPORT
   ARGALL F, 1968, SOLID STATE ELECTRON, V11, P535, DOI 10.1016/0038-1101(68)90092-0
   Ben Hur R, 2017, ICCAD-IEEE ACM INT, P225, DOI 10.1109/ICCAD.2017.8203782
   Ben Hur R, 2016, IEEE INT SYMP NANO, P171, DOI 10.1145/2950067.2950086
   Berkeley Logic Synthesis and Verification Group, 2005, ABC SYSTEM SEQUENTIA
   Borghetti J, 2010, NATURE, V464, P873, DOI 10.1038/nature08940
   Cassuto Y, 2016, IEEE T INFORM THEORY, V62, P4801, DOI 10.1109/TIT.2016.2594798
   Cassuto Y, 2013, IEEE INT SYMP INFO, P156, DOI 10.1109/ISIT.2013.6620207
   Chakraborty D, 2017, IEEE INT SYMP NANO, P67, DOI 10.1109/NANOARCH.2017.8053712
   Chakraborty D, 2017, DES AUT TEST EUROPE, P770, DOI 10.23919/DATE.2017.7927093
   CHUA LO, 1971, IEEE T CIRCUITS SYST, VCT18, P507, DOI 10.1109/TCT.1971.1083337
   Gharpinde R, 2018, IEEE T VLSI SYST, V26, P355, DOI 10.1109/TVLSI.2017.2763171
   Hansen MC, 1999, IEEE DES TEST COMPUT, V16, P72, DOI 10.1109/54.785838
   Hassen AU, 2018, IEEE T CIRCUITS-II, V65, P622, DOI 10.1109/TCSII.2018.2821678
   Kim KH, 2012, NANO LETT, V12, P389, DOI 10.1021/nl203687n
   Kuhn KJ, 2012, IEEE T ELECTRON DEV, V59, P1813, DOI 10.1109/TED.2012.2193129
   Kurbel K, 1998, IEEE T SYST MAN CY B, V28, P454, DOI 10.1109/3477.678649
   Kvatinsky S, 2015, IEEE T CIRCUITS-II, V62, P786, DOI 10.1109/TCSII.2015.2433536
   Kvatinsky S, 2014, IEEE T CIRCUITS-II, V61, P895, DOI 10.1109/TCSII.2014.2357292
   Kvatinsky S, 2014, IEEE T VLSI SYST, V22, P2054, DOI 10.1109/TVLSI.2013.2282132
   Kvatinsky S, 2011, 2011 IEEE 29TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), P142, DOI 10.1109/ICCD.2011.6081389
   Lalchhandama F, 2016, IEEE COMP SOC ANN, P319, DOI 10.1109/ISVLSI.2016.61
   Lehtonen E, 2009, 2009 IEEE/ACM INTERNATIONAL SYMPOSIUM ON NANOSCALE ARCHITECTURES, P33, DOI 10.1109/NANOARCH.2009.5226356
   Linn E, 2012, NANOTECHNOLOGY, V23, DOI 10.1088/0957-4484/23/30/305205
   Linn E, 2010, NAT MATER, V9, P403, DOI [10.1038/NMAT2748, 10.1038/nmat2748]
   Lu YC, 2017, INT CONF AWARE SCI, P1, DOI [10.1109/ICAwST.2017.8256425, 10.1109/PESGM.2017.8273799]
   Marranghello FS, 2015, 2015 33RD IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), P228, DOI 10.1109/ICCD.2015.7357108
   Murata H, 1996, IEEE T COMPUT AID D, V15, P1518, DOI 10.1109/43.552084
   Niu LW, 2015, J SYST ARCHITECT, V61, P210, DOI 10.1016/j.sysarc.2015.04.006
   Orsila H, 2007, J SYST ARCHITECT, V53, P795, DOI 10.1016/j.sysarc.2007.01.013
   Rahman K. C., 2016, METHODOLOGY DESIGN M
   Siemon A, 2015, IEEE J EM SEL TOP C, V5, P64, DOI 10.1109/JETCAS.2015.2398217
   Snider G, 2005, APPL PHYS A-MATER, V80, P1165, DOI 10.1007/s00339-004-3149-1
   Strukov DB, 2008, NATURE, V453, P80, DOI 10.1038/nature06932
   Talati N, 2016, IEEE T NANOTECHNOL, V15, P635, DOI 10.1109/TNANO.2016.2570248
   Teimoori M, 2015, CAN CON EL COMP EN, P1176, DOI 10.1109/CCECE.2015.7129442
   Teimoory M, 2014, IEEE I C ELECT CIRC, P562, DOI 10.1109/ICECS.2014.7050047
   Thangkhiew PL, 2017, TENCON IEEE REGION, P207, DOI 10.1109/TENCON.2017.8227863
   Thangkhiew PL, 2016, INT DES TEST SYMP, P142, DOI 10.1109/IDT.2016.7843030
   Xie L., 2015, 33 IEEE INT C COMP D
   Yadav Dev Narayan., 2018, Integration
   Yang JJS, 2013, NAT NANOTECHNOL, V8, P13, DOI [10.1038/nnano.2012.240, 10.1038/NNANO.2012.240]
   Zhu X, 2013, IEEE T CIRCUITS-II, V60, P682, DOI 10.1109/TCSII.2013.2273837
   Zidan MA, 2014, IEEE T NANOTECHNOL, V13, P274, DOI 10.1109/TNANO.2014.2299558
   Zidan MA, 2013, MICROELECTRON J, V44, P176, DOI 10.1016/j.mejo.2012.10.001
NR 50
TC 16
Z9 19
U1 0
U2 11
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2018
VL 89
BP 49
EP 59
DI 10.1016/j.sysarc.2018.07.002
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA GU5EI
UT WOS:000445308400006
DA 2024-07-18
ER

PT J
AU Thomas, W
   Daruwala, RD
AF Thomas, Winnie
   Daruwala, Rohin D.
TI Application aware Scalable Architecture for GPGPU
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE GPGPU; CTA scheduler; CUDA; Bandwidth utilization; Instructions per
   cycle; Branch divergence
AB Modern General Purpose Graphic Processing Units (GPGPU) offer high throughput for parallel applications with their hundreds of integrated cores. However, there are applications that experience performance saturation and even degradation with increasing number of cores. At present the scheduler in the GPU hardware allocates all the available resources to maximize their utilization. We observed that applications have preference towards specific set of resources. The utilization of other redundant resources can reduce the throughput of the applications. To overcome this problem, in this paper we first classify the applications into two types; type-I that dominantly require processing cores and type-II that rely on the performance of the memory-system. We propose an Application aware Scalable Architecture (ApSA) for GPGPU based on classified applications which performs run-time tailoring of the GPU resources to present an optimal set of resources to the running application. The results are analyzed and compared in terms of instructions per cycle, bandwidth utilization and branch divergence. We found that if the application is identified to be of type-I with the proposed technique the average profiling overhead is 1.6%. Type-II applications experience average profiling overhead of 1.15%. The average power saved by clock-gating redundant resources in the case of type-II applications is 20.08%.
C1 [Thomas, Winnie; Daruwala, Rohin D.] VJ Technol Inst, Dept Elect Engn, Mumbai 400019, Maharashtra, India.
C3 Veermata Jijabai Technological Institute (VJTI)
RP Thomas, W (corresponding author), VJ Technol Inst, Dept Elect Engn, Mumbai 400019, Maharashtra, India.
EM winnie.vjti@gmail.com; rddaruwala@el.vjti.ac.in
RI Daruwala, Rohin/AAF-1717-2020
OI Daruwala, Rohin/0000-0002-3267-6270; Thomas, Winnie/0000-0001-8341-2403
CR [Anonymous], 2013, P INT S COMP ARCH IS
   [Anonymous], 2011, CUDA C PROGRAMMING G
   [Anonymous], Nvidias next generation cuda compute architecture: Kepler gk110
   Bakhoda A, 2009, INT SYM PERFORM ANAL, P163, DOI 10.1109/ISPASS.2009.4919648
   Baskaran M., 2010, AUTOMATIC C CUDA COD
   Brahm A, 2011, INT CONF INFRA MILLI
   Chadha G, 2012, CASES'12: PROCEEDINGS OF THE 2012 ACM INTERNATIONAL CONFERENCE ON COMPILERS, ARCHITECTURES AND SYNTHESIS FOR EMBEDDED SYSTEMS, P141
   Chatterjee N, 2017, INT S HIGH PERF COMP, P73, DOI 10.1109/HPCA.2017.58
   Che SA, 2009, I S WORKL CHAR PROC, P44, DOI 10.1109/IISWC.2009.5306797
   Fan Z., 2004, SC 04, P47, DOI [DOI 10.1109/SC.2004.26, 10.1109/SC.2004.26]
   Fung WWL, 2007, INT SYMP MICROARCH, P407, DOI 10.1109/MICRO.2007.30
   Hennessy J.L., 2011, PATTERSON COMPUTER A
   Hong S, 2010, CONF PROC INT SYMP C, P280, DOI 10.1145/1816038.1815998
   Jog A, 2013, ACM SIGPLAN NOTICES, V48, P395, DOI 10.1145/2499368.2451158
   Jog Adwait., PROC 40 IEEEACM INT, DOI [10.1145/2508148.2485951, DOI 10.1145/2485922.2485951]
   Jungseob Lee, 2011, Proceedings 2011 International Conference on Parallel Architectures and Compilation Techniques (PACT), P111, DOI 10.1109/PACT.2011.17
   Kayiran O, 2013, INT CONFER PARA, P157, DOI 10.1109/PACT.2013.6618813
   Keckler SW, 2011, IEEE MICRO, V31, P7, DOI 10.1109/MM.2011.89
   Kirk D., 2012, PROGRAMMING MASSIVEL, VSecond
   Lee M, 2014, INT S HIGH PERF COMP, P260, DOI 10.1109/HPCA.2014.6835937
   Leng JW, 2015, PROCEEDINGS OF THE 48TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO-48), P294, DOI 10.1145/2830772.2830811
   Linchen Yu, 2016, International Journal of High Performance Computing and Networking, V9, P423
   Lindholm E, 2008, IEEE MICRO, V28, P39, DOI 10.1109/MM.2008.31
   Marino MD, 2014, INT J EMBED SYST, V6, P351, DOI 10.1504/IJES.2014.065000
   Meng JY, 2010, CONF PROC INT SYMP C, P235, DOI 10.1145/1816038.1815992
   Mutlu O., 2008, ACM SIGARCH COMPUT A, V36
   Narasiman V, 2011, INT SYMP MICROARCH, P308, DOI 10.1145/2155620.2155656
   Nickolls J, 2010, IEEE MICRO, V30, P56, DOI 10.1109/MM.2010.41
   NVIDIA Corporation, 2016, NVIDIA TESL P100
   Paul I, 2015, 2015 ACM/IEEE 42ND ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA), P54, DOI 10.1145/2749469.2750404
   Rogers TG, 2012, INT SYMP MICROARCH, P72, DOI 10.1109/MICRO.2012.16
   Rostrup S, 2013, INT J COMPUT SCI ENG, V8, P21, DOI 10.1504/IJCSE.2013.052115
   Sethia A, 2014, INT SYMP MICROARCH, P647, DOI 10.1109/MICRO.2014.16
   Stone JE, 2010, COMPUT SCI ENG, V12, P66, DOI 10.1109/MCSE.2010.69
   Volkov V., 2008, SC 2008 INT C IEEE
   Xu QM, 2014, INT CONFER PARA, P225, DOI 10.1145/2628071.2628105
   Yuan G.L., 2009, P 5 ANN WORKSH MOD B
   Zhang T, 2015, ACM T ARCHIT CODE OP, V12, DOI 10.1145/2744202
NR 38
TC 1
Z9 2
U1 0
U2 1
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2018
VL 89
BP 73
EP 83
DI 10.1016/j.sysarc.2018.07.003
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA GU5EI
UT WOS:000445308400008
DA 2024-07-18
ER

PT J
AU Lautner, D
   Hua, XY
   DeBates, S
   Ren, SP
AF Lautner, Douglas
   Hua, Xiayu
   DeBates, Scott
   Ren, Shangping
TI WaaS (Wireless-as-a-Sensor): Conception, design and implementation on
   mobile platforms
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
AB With the tremendous growth of Internet-of-Things (IoT) technologies, both the number and the type of items that are sensible to computing systems increases exponentially [1]. As a result, wireless transceivers in mobile devices, such as Bluetooth or Radio Frequency Identification (RFID) readers, now have the potential to become contextual sensors by constantly interacting with nearby IoT wireless information beacons. In this work, we redefine these wireless transceivers as a new type of sensor, i.e., Wireless-as-a-Sensor (WaaS). However, current implementations of wireless transceivers are optimized as data transmitters for communication purposes, not for sensing, therefore directly implementing WaaS on a typical mobile device causes problems, such as an unacceptable reduction of battery life. To address this problem, we provide a novel smartphone-based architecture which utilizes an energy efficient sensor fusion core to execute always-on WaaS-related tasks. Based on this architecture, we further present a duty cycle determination algorithm that minimizes the power consumption while guaranteeing an application's Quality of Service (QoS) requirements. Both the architecture and the algorithm are implemented and evaluated on a Moto X testbed with Bluetooth and RFID sensors, respectively, as two case studies. A Bluetooth-Low-Energy indoor location service is also implemented to verify and evaluate the architecture in real applications. Data measured on the Moto X testbed depicts that using the WaaS architecture prolongs the battery life 5 times than that on smartphone architecture.
C1 [Lautner, Douglas; Hua, Xiayu; DeBates, Scott; Ren, Shangping] IIT, Dept Comp Sci, Chicago, IL 60616 USA.
C3 Illinois Institute of Technology
RP Hua, XY (corresponding author), IIT, Dept Comp Sci, Chicago, IL 60616 USA.
EM dlautner@hawk.iit.edu; xhua@hawk.iit.edu; scottdebates@motorola.com;
   ren@iit.edu
RI Ren, Shangping/B-5683-2019
FU NSF [CAREER 381211, CNS 381367, CPS 381396]
FX This work is supported by NSF CAREER 381211; NSF CNS 381367; and NSF CPS
   381396.
CR Almaula V., 2006, Bluetooth Triangulator
   Ashok S., 2013, INT J, V3
   Badii A., 2010, 2010 Third International Conference on Advances in Human-Oriented and Personalized Mechanisms, Technologies, and Services (CENTRIC 2010), P105, DOI 10.1109/CENTRIC.2010.29
   Ben Abdesslem F, 2009, MOBIHELD 09, P61
   Bertsekas D. P., 1999, Nonlinear Program, V2nd
   Capra L, 2003, IEEE T SOFTWARE ENG, V29, P929, DOI 10.1109/TSE.2003.1237173
   Darianian M, 2008, 2008 INTERNATIONAL CONFERENCE ON ADVANCED COMPUTER THEORY AND ENGINEERING, P116, DOI 10.1109/ICACTE.2008.180
   Dey AK, 2001, HUM-COMPUT INTERACT, V16, P97, DOI 10.1207/S15327051HCI16234_02
   Gellersen HW, 2002, MOBILE NETW APPL, V7, P341, DOI 10.1023/A:1016587515822
   Gluhak A, 2007, PROCEEDINGS OF THE 2007 INTERNATIONAL CONFERENCE ON INTELLIGENT SENSORS, SENSOR NETWORKS AND INFORMATION PROCESSING, P49, DOI 10.1109/ISSNIP.2007.4496818
   Gu T, 2005, J NETW COMPUT APPL, V28, P1, DOI 10.1016/j.jnca.2004.06.002
   Hofer T., 2003, 36th Hawaii International Conference on Systems Sciences, DOI 10.1109/HICSS.2003.1174831
   Intille S.S., 2003, CHI '03 Extended Abstracts on Human Factors in Computing Systems, CHI EA '03, P972
   Lautner D., 2017, P S APPL COMP P S APPL COMP, P550
   Lautner D, 2015, IEEE I C EMBED SOFTW, P934, DOI 10.1109/HPCC-CSS-ICESS.2015.281
   Li ZG, 2008, ISISE 2008: INTERNATIONAL SYMPOSIUM ON INFORMATION SCIENCE AND ENGINEERING, VOL 2, P16, DOI 10.1109/ISISE.2008.202
   Liu XL, 2015, IEEE T COMPUT, V64, P87, DOI 10.1109/TC.2013.197
   Martin Paul., 2014, Proceedings of the 1st ACM Conference on Embedded Systems for Energy-Efficient Buildings, BuildSys '14, P190
   Pendao C. G., 2014, WIR MOB NETW C WMNC, P1, DOI 10.1109/WMNC.2014.6878874
   Perera C, 2014, IEEE COMMUN SURV TUT, V16, P414, DOI 10.1109/SURV.2013.042313.00197
   Rebel G, 2015, LECT N BIOINFORMAT, V9044, P65, DOI 10.1007/978-3-319-16480-9_7
   Saxena N, 2008, COMPUT NETW, V52, P2532, DOI 10.1016/j.comnet.2008.05.009
   Sheng X, 2012, IEEE INFOCOM SER, P1916, DOI 10.1109/INFCOM.2012.6195568
   ST.com, 2017, ULTR POW FPU ARM COR
   Starner T, 1998, SECOND INTERNATIONAL SYMPOSIUM ON WEARABLE COMPUTERS - DIGEST OF PAPERS, P50, DOI 10.1109/ISWC.1998.729529
   Starner T.E., 1999, Wearable computing and contextual awareness
   Wang YP, 2013, 2013 IEEE CONSUMER COMMUNICATIONS AND NETWORKING CONFERENCE (CCNC), P837, DOI 10.1109/CCNC.2013.6488558
   Wang Y, 2009, MOBISYS'09: PROCEEDINGS OF THE 7TH ACM INTERNATIONAL CONFERENCE ON MOBILE SYSTEMS, APPLICATIONS, AND SERVICES, P179, DOI 10.1016/B978-044306732-7.50020-9
   Xiaolin Jia, 2012, 2012 2nd International Conference on Consumer Electronics, Communications and Networks (CECNet), P1282, DOI 10.1109/CECNet.2012.6201508
   Xu X, 2013, IEEE ICC, P1769, DOI 10.1109/ICC.2013.6654775
   Zhuang Z., 2010, P 8 INT C MOB SYST A, P315, DOI DOI 10.1145/1814433.1814464
NR 31
TC 7
Z9 7
U1 0
U2 0
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2018
VL 88
BP 65
EP 73
DI 10.1016/j.sysarc.2018.05.009
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA GQ9BF
UT WOS:000442060200007
OA Bronze
DA 2024-07-18
ER

PT J
AU Goldschmidt, T
   Hauck-Stattelmann, S
   Malakuti, S
   Grüner, S
AF Goldschmidt, Thomas
   Hauck-Stattelmann, Stefan
   Malakuti, Somayeh
   Gruner, Sten
TI Container-based architecture for flexible industrial control
   applications
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
AB Cyber-physical systems and the Internet-of-Things are getting more and more traction in different application areas. Boosted by initiatives such as Industrie 4.0 in Germany or the Industrial Internet Consortium in the US, they are enablers for innovation in industrial automation. To provide the advanced flexibility in production envisioned for future automation systems, Programmable Logic Controllers (PLCs), as one of their main building blocks, also need to become more flexible. However, the conservative nature of this domain prohibits changes in the controller architecture impacting the installed base. Currently there exist various approaches that evolve control architectures to the next level, but none of them address flexible function deployment at the same time with legacy support. In this paper, we present an architecture for a multi-purpose controller that is inspired by the virtualization trend in cloud systems which moves from heavyweight virtual machines to lightweight containers solutions such as LXC or Docker. Our solution includes the support for multiple PLC execution engines and adds support for the emulation of legacy engines as well. We evaluate this architecture by executing performance measurements that analyze the impact of container technologies to the real-time aspects of PLC engines.
C1 [Goldschmidt, Thomas] ABB Digital Ladenburg, Ladenburg, Germany.
   [Hauck-Stattelmann, Stefan] Bombardier Transportat Signal Germany GmbH Mannhe, Rail Control Solut, Mannheim, Germany.
   [Malakuti, Somayeh; Gruner, Sten] ABB Corp Res Ladenburg, Software Syst & Architectures, Ladenburg, Germany.
C3 ABB
RP Goldschmidt, T (corresponding author), ABB Digital Ladenburg, Ladenburg, Germany.
EM thomas.goldschmidt@de.abb.com; somayeh.malakuti@de.abb.com;
   sten.gruener@de.abb.com
CR [Anonymous], 2014, J SOFTW ENG APPL, DOI DOI 10.4236/JSEA.2014.75041
   [Anonymous], 2013, 2013 MTT, DOI [DOI 10.1109/MWSYM.2013.6697741, DOI 10.1109/ETFA.2013.6648026]
   Bernstein D, 2014, IEEE CLOUD COMPUT, V1, P81, DOI 10.1109/MCC.2014.51
   Breivold HP, 2013, IEEE INT C COMPUT, P409, DOI 10.1109/CSE.2013.69
   Breivold HP., 2014, IEEE EMERGING TECHNO, P1
   Elfaham H, 2016, IEEE IND ELEC, P4863, DOI 10.1109/IECON.2016.7793058
   Givehchi Omid., 2014, 2014 10th IEEE Workshop on Factory Communication Systems (WFCS 2014), P1
   Goldschmidt T, 2015, 2015 IEEE 8TH INTERNATIONAL CONFERENCE ON CLOUD COMPUTING, P909, DOI 10.1109/CLOUD.2015.124
   Hegazy T, 2015, IEEE T PARALL DISTR, V26, P2750, DOI 10.1109/TPDS.2014.2359894
   Heiser G., 2008, P 1 WORKSH IS INT EM, P11, DOI [10.1145/1435458.1435461, DOI 10.1145/1435458.1435461]
   International Electrotechnical Commision, 2003, 611313 IEC
   International Electrotechnical Commission, 2014, 62890 IEC
   Koziolek H., 2015, ATP EDITION AUTOMATI, V57, P60
   Mahnke W, 2009, OPC unified architecture
   Sandstrom Kristian., 2013, EMERGING TECHNOLOGIE, P1
   Strasser T, 2007, IEEE INTL CONF IND I, P1163, DOI 10.1109/INDIN.2007.4384940
   Wahler M, 2015, PROC IEEE INT CONF S, P458, DOI 10.1109/ICSM.2015.7332497
   Wahler M, 2015, J SYST ARCHITECT, V61, P82, DOI 10.1016/j.sysarc.2015.01.002
   Zoitl A, 2006, DIS 2006: IEEE WORKSHOP ON DISTRIBUTED INTELLIGENT SYSTEMS: COLLECTIVE INTELLIGENCE AND ITS APPLICATIONS, PROCEEDINGS, P109
NR 19
TC 61
Z9 66
U1 0
U2 25
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAR
PY 2018
VL 84
BP 28
EP 36
DI 10.1016/j.sysarc.2018.03.002
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA GD5DM
UT WOS:000430525200004
DA 2024-07-18
ER

PT J
AU Dehnavi, M
   Eshghi, M
AF Dehnavi, M.
   Eshghi, M.
TI FPGA based real-time on-road stereo vision system
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT Conference on Design and Architectures for Signal and Image Processing
   (DASIP)
CY OCT 12-14, 2016
CL Rennes, FRANCE
SP Univ Rennes 1, Inst Natl Sci Appliquees Rennes, IETR
DE FPGA; Stereo vision; On-road image; Obstacle; Hardware architecture
ID DISPARITY ESTIMATION; CENSUS
AB Accurate and Real-Time stereo vision is an essential need for many computer vision applications, such as On Road stereo vision system. In this paper, a fast and accurate system for On-Road stereo vision application is presented. In order to achieve this purpose, first, an algorithm is presented that is optimized for hardware implementation and On-Road application, then an appropriate hardware architecture for this algorithm is proposed. The approach uses gradient and Census transform as initial cost function, then cost is aggregate in cross-based supported reign. LR-check and disparity refinement is also utilized to improve final disparity. The proposed design is a standalone stereo vision system where all steps of algorithm is implemented on a hardware platform. Overall system is implemented on FPGA platform and it is tested on KITTI Database. The proposed system is also tested on Middlebury database without any changes in parameters. Experimental results show that the proposed system has high accuracy in KITTI and Middlebury database. In term of hardware resource, the system occupy %%66 of XC6VLX240T FPGA device for 1920 x 1080 image with 96 disparity levels that operated at 53.5 Fps.
C1 [Dehnavi, M.; Eshghi, M.] Shahid Beheshti Univ, EE Dept, Tehran 1983963113, Iran.
C3 Shahid Beheshti University
RP Dehnavi, M (corresponding author), Shahid Beheshti Univ, EE Dept, Tehran 1983963113, Iran.
EM m_dehnavi@sbu.ac.ir
OI Dehnavi, Mohammad/0000-0003-0896-6734
CR Pham CC, 2013, IEEE T CIRC SYST VID, V23, P1119, DOI 10.1109/TCSVT.2012.2223794
   Cyganek B., 2011, INTRO 3D COMPUTER VI
   Einecke N., 2010, Proceedings 2010 International Conference on Digital Image Computing: Techniques and Applications (DICTA 2010), P227, DOI 10.1109/DICTA.2010.49
   Galar M, 2011, IEEE T IMAGE PROCESS, V20, P1949, DOI 10.1109/TIP.2011.2107525
   Greisen P, 2011, EURASIP J IMAGE VIDE, DOI 10.1186/1687-5281-2011-18
   Güney F, 2015, PROC CVPR IEEE, P4165, DOI 10.1109/CVPR.2015.7299044
   Hirschmüller H, 2008, IEEE T PATTERN ANAL, V30, P328, DOI 10.1109/TPAMl.2007.1166
   Hosni A, 2013, IEEE T PATTERN ANAL, V35, P504, DOI 10.1109/TPAMI.2012.156
   Hu G, 2012, PROCEEDINGS OF INTERNATIONAL CONFERENCE ON COMPUTER VISION IN REMOTE SENSING, P177
   Huq S, 2013, COMPUT VIS IMAGE UND, V117, P688, DOI 10.1016/j.cviu.2013.01.008
   Isakova N., 2012, INN INT SYST APPL IN, P1
   Jiao JB, 2014, IEEE MULTIMEDIA, V21, P16, DOI 10.1109/MMUL.2014.51
   Jin MX, 2014, ACM T RECONFIG TECHN, V7, DOI 10.1145/2567659
   Jin S, 2010, IEEE T CIRC SYST VID, V20, P15, DOI 10.1109/TCSVT.2009.2026831
   Kim S, 2014, IEEE T CIRC SYST VID, V24, P1844, DOI 10.1109/TCSVT.2014.2329377
   Lee SH, 2011, IEEE T CONSUM ELECTR, V57, P1018, DOI 10.1109/TCE.2011.6018850
   Lee Z, 2013, IEEE T MULTIMEDIA, V15, P1855, DOI 10.1109/TMM.2013.2270456
   Ma ZY, 2013, IEEE I CONF COMP VIS, P49, DOI 10.1109/ICCV.2013.13
   Michailidis GT, 2014, IEEE T CIRC SYST VID, V24, P929, DOI 10.1109/TCSVT.2013.2290575
   Min DB, 2013, IEEE T PATTERN ANAL, V35, P2539, DOI 10.1109/TPAMI.2013.15
   Motten A., 2011, MULT TECHN ICMT 2011, P3559
   Mozerov MG, 2015, IEEE T IMAGE PROCESS, V24, P1153, DOI 10.1109/TIP.2015.2395820
   Pei SC, 2013, I SYMP CONSUM ELECTR, P209
   Schumacher F, 2014, 2014 IEEE 17TH INTERNATIONAL CONFERENCE ON INTELLIGENT TRANSPORTATION SYSTEMS (ITSC), P3064, DOI 10.1109/ITSC.2014.6958182
   Shan Y, 2014, ACM T EMBED COMPUT S, V13, DOI 10.1145/2584659
   Sivaraman S, 2013, IEEE T INTELL TRANSP, V14, P1773, DOI 10.1109/TITS.2013.2266661
   Wang WQ, 2015, IEEE T CIRC SYST VID, V25, P1696, DOI 10.1109/TCSVT.2015.2397196
   Wang YF, 2014, COMPUT VIS IMAGE UND, V123, P23, DOI 10.1016/j.cviu.2014.02.014
   Xu YF, 2014, IEEE CONF IMAGING SY, P376, DOI 10.1109/IST.2014.6958508
   Yang QQ, 2015, IEEE SIGNAL PROC LET, V22, P1429, DOI 10.1109/LSP.2015.2409203
   Yang QQ, 2014, IMAGE VISION COMPUT, V32, P202, DOI 10.1016/j.imavis.2014.01.001
   Zbontar J, 2015, PROC CVPR IEEE, P1592, DOI 10.1109/CVPR.2015.7298767
   Zhan YL, 2016, IEEE T CIRC SYST VID, V26, P1632, DOI 10.1109/TCSVT.2015.2473375
   Zhang K, 2009, IEEE T CIRC SYST VID, V19, P1073, DOI 10.1109/TCSVT.2009.2020478
   Zhang L, 2011, FPGA 11: PROCEEDINGS OF THE 2011 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD PROGRAMMABLE GATE ARRAYS, P55
   Zicari P, 2012, MICROPROCESS MICROSY, V36, P281, DOI 10.1016/j.micpro.2012.02.014
NR 36
TC 15
Z9 18
U1 1
U2 7
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2017
VL 81
BP 32
EP 43
DI 10.1016/j.sysarc.2017.10.002
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA FO6WL
UT WOS:000417009700004
DA 2024-07-18
ER

PT J
AU Tseng, CH
   Yen, JS
AF Tseng, Chinyang Henry
   Yen, Jing-Shyang
TI Enhanced Gaussian mixture model of RSSI purification for indoor
   positioning
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Received Signal Strength Indicator (RSSI); Gaussian mixture model (GMM);
   Akaike information criterion (AIC); Indoor Positioning
ID LOCALIZATION; SYSTEM
AB Received Signal Strength Indicator (RSSI) is used in indoor positioning for measuring object distance to the base station. However, acquiring accurate RSSI values is challenging due to wireless interferences, especially multipath decline. Therefore, RSSI purification is critical so we propose an Enhanced Gaussian Mixture Model (EGMM) for accurate indoor positioning. EGMM improves Gaussian filter based on Gaussian Mixture Model (GMM) to identify the desirable Light of Sight (LOS) signals from multipath decline signals. EGMM integrates GMM with Akaike information criterion (AIC) to determine the best K value for GMM and filter the LOS signal set accurately. The experiment is conducted with iBeacon devices, and the average error distance of EGMM can be enhanced as 64% of those generated by existing Gaussian filtering. The average positioning error of EGMM is about 0.48 m, which is adequate for indoor positioning.
C1 [Tseng, Chinyang Henry] Natl Taipei Univ, Dept Comp Sci & Informat Engn, Taipei, Taiwan.
   [Yen, Jing-Shyang] Natl Taipei Univ Technol, Dept Elect Engn, Taipei, Taiwan.
C3 National Taipei University; National Taipei University of Technology
RP Tseng, CH (corresponding author), Natl Taipei Univ, Dept Comp Sci & Informat Engn, Taipei, Taiwan.
EM tsengcyt@gm.mail.ntpu.edu.tw
RI Tseng, Chinyang/HJA-0296-2022
CR CELEUX G, 1995, PATTERN RECOGN, V28, P781, DOI 10.1016/0031-3203(94)00125-6
   Davidson P, 2017, IEEE COMMUN SURV TUT, V19, P1347, DOI 10.1109/COMST.2016.2637663
   Ehen XQ, 2017, 2017 2ND INTERNATIONAL CONFERENCE ON IMAGE, VISION AND COMPUTING (ICIVC 2017), P923, DOI 10.1109/ICIVC.2017.7984689
   Fang SH, 2012, IEEE COMMUN LETT, V16, P564, DOI 10.1109/LCOMM.2012.022112.120131
   Gu YY, 2009, IEEE COMMUN SURV TUT, V11, P13, DOI 10.1109/SURV.2009.090103
   Han B., 2017, 36 CHIN CONTR C JUL, P26
   Ito K, 2000, IEEE T AUTOMAT CONTR, V45, P910, DOI 10.1109/9.855552
   Khan H, 2017, PROCEEDINGS OF 2017 INTERNATIONAL CONFERENCE ON COMMUNICATION, COMPUTING AND DIGITAL SYSTEMS (C-CODE), P144, DOI 10.1109/C-CODE.2017.7918918
   Kulakowski P, 2010, COMPUT ELECTR ENG, V36, P1181, DOI 10.1016/j.compeleceng.2010.03.007
   Kumar S., 2012, WIRELESS PERSONAL CO, V71
   Le TN, 2011, IEICE T COMMUN, VE94B, P2013, DOI 10.1587/transcom.E94.B.2013
   Li XJ, 2016, PROCEEDINGS OF 2016 INTERNATIONAL CONFERENCE ON AUDIO, LANGUAGE AND IMAGE PROCESSING (ICALIP), P126, DOI 10.1109/ICALIP.2016.7846648
   Li XF, 2015, KSII T INTERNET INF, V9, P2414, DOI 10.3837/tiis.2015.07.005
   Liu HC, 2014, INT CONF TELECOMM, P173, DOI 10.1109/TEMU.2014.6917756
   Lovric M., 2011, International Encyclopedia of Statistical Science, P25, DOI [10.1007/978-3-642-04898-2_110, 10.1007/978-3%2D642-04898-2%5F110]
   MARQUARDT DW, 1963, J SOC IND APPL MATH, V11, P431, DOI 10.1137/0111030
   Oliveira L, 2014, AD HOC NETW, V13, P321, DOI 10.1016/j.adhoc.2013.07.007
   Shen XL, 2016, PROCEEDINGS OF 2016 2ND INTERNATIONAL CONFERENCE ON CLOUD COMPUTING AND INTERNET OF THINGS (CCIOT), P134, DOI 10.1109/CCIOT.2016.7868319
   Vila JP, 2013, IEEE T SIGNAL PROCES, V61, P4658, DOI 10.1109/TSP.2013.2272287
   Wu XD, 2017, IEEE ACCESS, V5, P14589, DOI 10.1109/ACCESS.2017.2726088
   Xin Li, 2008, Frontiers of Computer Science in China, V2, P438, DOI 10.1007/s11704-008-0018-7
   Yang CC, 2015, IEEE COMMUN MAG, V53, P150, DOI 10.1109/MCOM.2015.7060497
   Zhang H., 2010, 2 INT C INF SCI ENG, P4727
NR 23
TC 16
Z9 20
U1 1
U2 28
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2017
VL 81
BP 1
EP 6
DI 10.1016/j.sysarc.2017.10.003
PG 6
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FO6WL
UT WOS:000417009700001
DA 2024-07-18
ER

PT J
AU Zhang, HT
   Li, GQ
   Sun, D
   Lu, YG
   Hsu, CH
AF Zhang, Haitao
   Li, Guoqiang
   Sun, Daniel
   Lu, Yonggang
   Hsu, Ching-Hsien
TI Verifying cooperative software: A SMT-based bounded model checking
   approach for deterministic scheduler
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Software formal method; Bounded model checking; Deterministic scheduler;
   OSEK/VDX
ID VERIFICATION
AB Cooperative software, such as SystemC multi-threaded software and OSEK/VDX multi-tasking application, has been widely applied for embedded systems. However, assuring high reliability of developed cooperative software has been a difficult problem as a result of the flexibly scheduling and complex cooperation in such software. Model checking has already shown its capability for cooperative software based on proposed verification techniques and hence has been regarded as a promising solution to solve the problem. However, the proposed model checking techniques are only interested in non-deterministic scheduler based cooperative software such as SystemC multi-threaded software so that they are usually unsuitable to verify the cooperative software under a deterministic scheduler. If the proposed model checking techniques are employed to verify this type of cooperative software such as OSEK/VDX mult-tasking applications, the verification is usually inexplicit since many superfluous interleavings of threads/tasks are taken into account in the verification stage. In this paper, we describe and develop a novel approach based on bounded model checking for the deterministic scheduler based cooperative software. We have evaluated our approach with a series of experiments. The experimental results indicate that our approach is a scalable and efficient technique for the deterministic scheduler based cooperative software.
C1 [Zhang, Haitao; Lu, Yonggang] Lanzhou Univ, Sch Informat Sci & Engn, Lanzhou, Gansu, Peoples R China.
   [Li, Guoqiang] Shanghai Jiao Tong Univ, Sch Software, Shanghai, Peoples R China.
   [Sun, Daniel] CSIRO, Data61, Canberra, ACT, Australia.
   [Hsu, Ching-Hsien] Chung Hua Univ, Dept Comp Sci & Informat Engn, Hsinchu, Taiwan.
C3 Lanzhou University; Shanghai Jiao Tong University; Commonwealth
   Scientific & Industrial Research Organisation (CSIRO); Chung Hua
   University
RP Li, GQ (corresponding author), Shanghai Jiao Tong Univ, Sch Software, Shanghai, Peoples R China.
EM li.g@sjtu.edu.cn; daniel.sun@data61.csiro.au
RI Zhang, Haitao/IUP-7507-2023; Hsu, Ching-Hsien/AAE-6917-2020
OI Lu, Yonggang/0000-0001-8926-2039
FU National Science Foundation of China [61602224, 61472240]; Fundamental
   Research Funds for the Central Universities [lzujbky-2016-142,
   lzujbky-2016-k07]; Tianjin Key Laboratory of Advanced Networking (TANK),
   School of Computer Science and Technology, Tianjin University, Tianjin
   China
FX This work is supported by the National Science Foundation of China
   (Grants Nos. 61602224 and 61472240) and the Fundamental Research Funds
   for the Central Universities (Grants Nos. lzujbky-2016-142 and
   lzujbky-2016-k07) and Tianjin Key Laboratory of Advanced Networking
   (TANK), School of Computer Science and Technology, Tianjin University,
   Tianjin China, 300350.
CR [Anonymous], INT WORKSH FORM TECH
   [Anonymous], 2012, CHURCH FAITH CULT M
   [Anonymous], 2009, Real-Time Systems and Programming Languages
   [Anonymous], 2001, PROGRAMMING OSEK VDX
   Armando Alessandro, 2009, International Journal on Software Tools for Technology Transfer, V11, P69, DOI 10.1007/s10009-008-0091-0
   Behrmann G, 2004, LECT NOTES COMPUT SC, V3185, P200
   Biere A, 2003, ADV COMPUT, V58, P117
   Blanc N, 2008, LECT NOTES COMPUT SC, V4963, P467, DOI 10.1007/978-3-540-78800-3_36
   Cimatti A., 2010, 2010 Formal Methods in Computer-Aided Design (FMCAD 2010), P51
   Clarke E, 2005, LECT NOTES COMPUT SC, V3440, P570
   Clarke E., 2004, LNCS, V2998, P168
   Clarke EM, 2009, COMMUN ACM, V52, P75, DOI 10.1145/1592761.1592781
   CLARKE EM, 1994, ACM T PROGR LANG SYS, V16, P1512, DOI 10.1145/186025.186051
   Cordeiro L, 2011, 2011 33RD INTERNATIONAL CONFERENCE ON SOFTWARE ENGINEERING (ICSE), P331, DOI 10.1145/1985793.1985839
   CYTRON R, 1989, CONFERENCE RECORD OF THE SIXTEENTH ANNUAL ACM SYMPOSIUM ON PRINCIPLES OF PROGRAMMING LANGUAGES, P25, DOI 10.1145/75277.75280
   de Moura L, 2008, LECT NOTES COMPUT SC, V4963, P337, DOI 10.1007/978-3-540-78800-3_24
   Holzman G.J., 2003, SPIN MODEL CHECKER P
   *IEEE STAND ASS, 2005, 16662005 IEEE STAND
   ISO/IEC, 2009, 99452009 ISOIEC ISOI
   Kroening D, 2005, THIRD ACM & IEEE INTERNATIONAL CONFERENCE ON FORMAL METHODS AND MODELS FOR CO-DESIGN, PROCEEDINGS, P101, DOI 10.1109/MEMCOD.2005.1487900
   Liu ZM, 1999, ACM T PROGR LANG SYS, V21, P46, DOI 10.1145/314602.314605
   Necula GC, 2002, LECT NOTES COMPUT SC, V2304, P213
   Traulsen C, 2007, LECT NOTES COMPUT SC, V4595, P204
   Waszniowski L, 2008, REAL-TIME SYST, V38, P39, DOI 10.1007/s11241-007-9036-z
   Zhang HT, 2013, ASIA PAC SOFWR ENG, P307, DOI 10.1109/APSEC.2013.49
NR 25
TC 5
Z9 5
U1 0
U2 6
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2017
VL 81
BP 7
EP 16
DI 10.1016/j.sysarc.2017.09.008
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FO6WL
UT WOS:000417009700002
OA Bronze
DA 2024-07-18
ER

PT J
AU Reichenbach, M
   Kasparek, M
   Häublein, K
   Bauer, JN
   Alawieh, M
   Fey, D
AF Reichenbach, Marc
   Kasparek, Maximilian
   Haeublein, Konrad
   Bauer, Jan Niklas
   Alawieh, Mohammad
   Fey, Dietmar
TI Fast heterogeneous computing architectures for smart antennas
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Locating systems; Software defined radio; Smart sensors; SoC; Many-core
   architectures; Low-power architectures
AB The usage of locating systems in sports elevates match and training analysis to a new level. By tracking players, balls and other sports equipment during matches or training, the performance of players can be analyzed, the training can be adapted and new strategies can be developed. The radio-based Red FIR system equips players and balls in soccer with miniaturized transmitters, while antennas distributed around the playing field receive the transmitted radio signals. A cluster computer processes these signals to determine the exact positions based on the signals' Time Of Arrival (TOA) at the back end.
   While such a system works well, it is neither scalable nor inexpensive due to the required computing cluster. Also the relatively high power consumption of the GPU-based, cluster is sub optimal. Moreover, high speed interconnects between the antennas and the cluster computers introduce additional costs and increase the installation effort. However, a significant portion of the computing performance is not required for the synthesis of the received data, but for the calculation of the unique TOA values of every receiver line.
   Therefore, in this paper we propose a smart sensor approach: By integrating some intelligence into the antenna (smart antenna), each antenna correlates the received signal independently of the remaining system and only a comparably small amount of resulting data is sent to the backend. While the idea is quite simple, the question of a well suited computer architecture to fulfill this task inside the smart antenna is more complex. Therefore, this paper provides an evaluation of embedded architectures, such as FPGAs, GPUs, ARM cores as well as a many core CPU (Epiphany), regarding processing performance and energy consumption. Additionally, we show that performance and energy consumption can be improved through heterogeneous computing techniques.
   Thereby, we are able to achieve the required 50.400 correlations per second in each smart antenna. As a result, the backend becomes lightweight, cheaper interconnects through data reduction are required and the system becomes more scalable, since most processing power is already integrated in the antenna. In addition, the evaluation results indicate that Software Defined Radio (SDR) approaches in general might benefit from a more diverse application of processing platforms. (C) 2016 Elsevier B.V. All rights reserved.
C1 [Reichenbach, Marc; Haeublein, Konrad; Bauer, Jan Niklas; Fey, Dietmar] Friedrich Alexander Univ Erlangen Nurnberg FAU, Chair Comp Architecture, Dept Comp Sci, Erlangen, Germany.
   [Kasparek, Maximilian; Alawieh, Mohammad] Fraunhofer Inst Integrated Circuits IIS, Erlangen, Germany.
C3 University of Erlangen Nuremberg; Fraunhofer Gesellschaft
RP Reichenbach, M (corresponding author), Friedrich Alexander Univ Erlangen Nurnberg FAU, Chair Comp Architecture, Dept Comp Sci, Erlangen, Germany.
EM marc.reichenbach@fau.de; maximilian.kasparek@iis.fraunhofer.de;
   konrad.haeublein@fau.de; jan.niklas.bauer@fau.de;
   mohammad.alawieh@iis.fraunhofer.de; dietmar.fey@fau.de
RI Reichenbach, Marc/AAU-7122-2020
OI Reichenbach, Marc/0000-0002-9687-6247
FU Bayrisches Staatsministerium fur Wirtschaft und Medien, Energie und
   Technologie
FX This work was developed in the context of the Leistungszentrum
   Elektroniksysteme, funded by the Bayrisches Staatsministerium fur
   Wirtschaft und Medien, Energie und Technologie.
CR Alawieh M., 2015, EUR SIGN PROC C 2015
   [Anonymous], INT J RECONFIGURABLE
   [Anonymous], TECHNOLOGIES EMBEDDE
   [Anonymous], 2011, MICROELECTRONIC SYST
   Belbachir AN, 2010, SMART CAMERAS, P1, DOI 10.1007/978-1-4419-0953-4
   Gervais-Ducouret S, 2011, 2011 IEEE SENSORS APPLICATIONS SYMPOSIUM (SAS), P193, DOI 10.1109/SAS.2011.5739775
   Huang B, 2014, INTERNATIONAL SYMPOSIUM ON SIGNAL PROCESSING BIOMEDICAL ENGINEERING, AND INFORMATICS (SPBEI 2013), P50
   Johnson R. N., 2001, Sensors, V18, P74
   Kasparek M., 2014, THESIS
   Mautz R., 2012, INDOOR POSITIONING T, DOI DOI 10.3929/ETHZ-A-007313554
   MITOLA J, 1995, IEEE COMMUN MAG, V33, P26, DOI 10.1109/35.393001
   Moreno-Muñoz A, 2008, IEEE IMTC P, P218, DOI 10.1109/IMTC.2008.4547034
   Overbeck M., 2015, P ION GNSS 2015
   Pietrzyk M. M., 2010, P INT C IND POS IND, P1
   Rohmer G., 2005, P 18 INT TECHN M SAT
   Teich J, 2012, P IEEE, V100, P1411, DOI 10.1109/JPROC.2011.2182009
   Vocke T., 2015, EVALUATION ADAPTEVA
   Yong Zhang, 2004, Fifth World Congress on Intelligent Control and Automation (IEEE Cat. No.04EX788), P3600
   Zhu C, 2008, 2008 INTERNATIONAL CONFERENCE ON INFORMATION AND AUTOMATION, VOLS 1-4, P954, DOI 10.1109/ICINFA.2008.4608137
NR 19
TC 3
Z9 3
U1 0
U2 4
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAY
PY 2017
VL 76
BP 76
EP 88
DI 10.1016/j.sysarc.2016.11.004
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA EY0GT
UT WOS:000403636900007
DA 2024-07-18
ER

PT J
AU Stoicescu, M
   Fabre, JC
   Roy, M
AF Stoicescu, Miruna
   Fabre, Jean-Charles
   Roy, Matthieu
TI Architecting resilient computing systems: A component-based approach for
   adaptive fault tolerance
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Dependability; Adaptivity; Fault tolerance; Component-based middleware;
   Runtime reconfiguration
AB Evolution of systems during their operational life is mandatory and both updates and upgrades should not impair their dependability properties. Dependable systems must evolve to accommodate changes, such as new threats and undesirable events, application updates or variations in available resources. A system that remains dependable when facing changes is called resilient. In this paper, we present an innovative approach taking advantage of component-based software engineering technologies for tackling the online adaptation of fault tolerance mechanisms. We propose a development process that relies on two key factors: designing fault tolerance mechanisms for adaptation and leveraging a reflective component based middleware enabling fine-grained control and modification of the software architecture at runtime. We thoroughly describe the methodology, the development of adaptive fault tolerance mechanisms and evaluate the approach in terms of performance and agility. (C) 2017 Elsevier B.V. All rights reserved.
C1 [Stoicescu, Miruna; Fabre, Jean-Charles; Roy, Matthieu] Univ Toulouse, CNRS, LAAS, INP, Toulouse, France.
   [Stoicescu, Miruna] EUMETSAT European Org Exploitat Meteorol Satellit, Meteo, Germany.
C3 Centre National de la Recherche Scientifique (CNRS); CNRS - Institute of
   Physics (INP); Universite Federale Toulouse Midi-Pyrenees (ComUE);
   Universite de Toulouse; Institut National Polytechnique de Toulouse
RP Roy, M (corresponding author), Univ Toulouse, CNRS, LAAS, INP, Toulouse, France.
EM roy@laas.fr
CR [Anonymous], UNDERSTANDING SCA
   [Anonymous], 2008, P 38 IEEE IFIP INT C
   [Anonymous], 1996, PATTERN ORIENTED SOF
   Avizienis A, 2004, IEEE T DEPEND SECURE, V1, P11, DOI 10.1109/TDSC.2004.2
   AVIZIENIS A, 1985, IEEE T SOFTWARE ENG, V11, P1491, DOI 10.1109/TSE.1985.231893
   Barret P. A., 1990, Digest of Papers. Fault-Tolerant Computing: 20th International Symposium (Cat. No.90CH2877-9), P481, DOI 10.1109/FTCS.1990.89386
   Batista T, 2005, LECT NOTES COMPUT SC, V3527, P1
   Fraga J, 2004, NINTH IEEE INTERNATIONAL WORKSHOP ON OBJECT-ORIENTED REAL-TIME DEPENDABLE SYSTEMS, P179
   Garlan D., 2000, ACME ARCHITECTURAL D
   Garlan David, 2002, P 1 WORKSH SELFH HEA, P27, DOI [10.1145/582128.582134, DOI 10.1145/582128.582134]
   Goldberg J., 1993, Proceedings of the IEEE Workshop on Advances in Parallel and Distributed Systems, P127, DOI 10.1109/APADS.1993.588861
   Highsmith J, 2001, COMPUTER, V34, P120, DOI 10.1109/2.947100
   Hiltunen M. A., 1994, Dependable Computing - EDCC-1. First European Dependable Computing Conference Proceedings, P3
   Kiczales G, 1997, LECT NOTES COMPUT SC, V1241, P220, DOI 10.1007/BFb0053381
   Kim K. H., 1990, Proceedings. Second IEEE Workshop on Future Trends of Distributed Computing Systems, P38, DOI 10.1109/FTDCS.1990.138292
   KIM KH, 1989, IEEE T COMPUT, V38, P626, DOI 10.1109/12.24266
   Krishna C., 2013, IEEE INT C COMP NETW, P310
   Lauret J., 2013, SAFECOMP
   Lauret J., 2012, DETECTION INTERFEREN
   Leger M., 2010, 13 INT C COMP BAS SO
   Lung L.C., 2006, 9 INT S OBJ COMP OR
   Marin O., 2001, P 3 EUROPEAN RES SEM, P195
   McKinley PK, 2004, COMPUTER, V37, P56, DOI 10.1109/MC.2004.48
   Narasimhan P., 2005, CONCURRENCY COMPUT, V17
   Nascimento A.S., 2011, P 15 INT SOFTW PROD, V2, P15
   Seinturier L., 2011, SOFTWARE PRACTICE EX
   Szyperski C., 2002, Component Software: Beyond Object-Oriented Programming
   Tokoro M., 2015, OPEN SYSTEMS DEPENDA, P288
   Wiesmann M., 2000, Proceedings 20th IEEE International Conference on Distributed Computing Systems, P464, DOI 10.1109/ICDCS.2000.840959
   Zheng ZB, 2010, EMPIR SOFTW ENG, V15, P323, DOI 10.1007/s10664-009-9126-8
NR 30
TC 9
Z9 11
U1 0
U2 5
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD FEB
PY 2017
VL 73
SI SI
BP 6
EP 16
DI 10.1016/j.sysarc.2016.12.005
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA EO8QX
UT WOS:000396956100002
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Cheng, YX
   Chen, WZ
   Wang, ZH
   Xiang, Y
AF Cheng, Yuxia
   Chen, Wenzhi
   Wang, Zonghui
   Xiang, Yang
TI Precise contention-aware performance prediction on virtualized multicore
   system
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Multicore; Virtual machine; Resource contention; Performance prediction
AB Multicore systems are widely deployed in both the embedded and the high end computing infrastructures. However, traditional virtualization systems can not effectively isolate shared micro architectural resources among virtual machines (VMs) running on multicore systems. CPU and memory intensive VMs contending for these resources will lead to serious performance interference, which makes virtualization systems less efficient and VM performance less stable. In this paper, we propose a contention-aware performance prediction model on the virtualized multicore systems to quantify the performance degradation of VMs. First, we identify the performance interference factors and design synthetic micro-benchmarks to obtain VM's contention sensitivity and intensity features that are correlated with VM performance degradation. Second, based on the contention features, we build VM performance prediction model using machine learning techniques to quantify the precise levels of performance degradation. The proposed model can be used to optimize VM performance on multicore systems. Our experimental results show that the performance prediction model achieves high accuracy and the mean absolute error is 2.83%. (C) 2016 Elsevier B.V. All rights reserved.
C1 [Cheng, Yuxia; Chen, Wenzhi; Wang, Zonghui; Xiang, Yang] Zhejiang Univ, Zheda Rd 38, Hangzhou, Zhejiang, Peoples R China.
   [Xiang, Yang] Deakin Univ, 221 Burwood Highway, Burwood, Vic 3125, Australia.
C3 Zhejiang University; Deakin University
RP Cheng, YX (corresponding author), Zhejiang Univ, Zheda Rd 38, Hangzhou, Zhejiang, Peoples R China.
EM rainytech@zju.edu.cn
RI Xiang, Yang/D-1280-2009; 陳, 文誌/AAI-6255-2021; wen, Wen/KBB-1727-2024
OI Xiang, Yang/0000-0001-5252-0831; 
CR [Anonymous], 2011, P 2 ACM S CLOUD COMP
   [Anonymous], 2013, P 8 ACM EUROPEAN C C
   [Anonymous], 2013, P 40 ANN INT S COMPU
   Azimi Reza, 2009, Operating Systems Review, V43, P56, DOI 10.1145/1531793.1531803
   Blagodurov S., 2011, USENIX ANN TECHN C M
   Chiang RC, 2014, IEEE T PARALL DISTR, V25, P1349, DOI 10.1109/TPDS.2013.82
   Delimitrou C, 2013, I S WORKL CHAR PROC, P23, DOI 10.1109/IISWC.2013.6704667
   Delimitrou C, 2013, ACM SIGPLAN NOTICES, V48, P77, DOI 10.1145/2499368.2451125
   Dey T, 2011, INT SYM PERFORM ANAL, P76, DOI 10.1109/ISPASS.2011.5762717
   Ding XN, 2011, ACM SIGPLAN NOTICES, V46, P103, DOI 10.1145/2038037.1941568
   Dwyer Tyler., 2012, Proceedings of the International Conference on High Performance Computing, Networking, Storage and Analysis, P83
   Ebrahimi E, 2012, ACM T COMPUT SYST, V30, DOI 10.1145/2166879.2166881
   Eyerman S, 2010, ASPLOS XV: FIFTEENTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS, P91
   Fang Liu, 2011, Performance Evaluation Review, V39, P37, DOI 10.1145/2007116.2007121
   Kundu S., 2010, HPCA
   Kundu S, 2012, ACM SIGPLAN NOTICES, V47, P3, DOI 10.1145/2365864.2151028
   Lee M, 2012, ASPLOS XVII: SEVENTEENTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS, P451
   Li Zhao, 2007, 2007 16th International Conference on Parallel Architectures and Compilation Techniques, P339
   Liu M, 2014, CONF PROC INT SYMP C, P325, DOI 10.1109/ISCA.2014.6853224
   Mars J, 2012, IEEE MICRO, V32, P88, DOI 10.1109/MM.2012.22
   Nathuji R, 2010, EUROSYS'10: PROCEEDINGS OF THE EUROSYS 2010 CONFERENCE, P237
   Radojkovic Petar., 2012, ACM SIGARCH Computer Architecture News, V40, P235
   Rao J, 2013, INT S HIGH PERF COMP, P306, DOI 10.1109/HPCA.2013.6522328
   Ren G, 2010, IEEE MICRO, V30, P65, DOI 10.1109/MM.2010.68
   Sandberg A, 2013, INT S HIGH PERF COMP, P155, DOI 10.1109/HPCA.2013.6522315
   Tam DK, 2009, ACM SIGPLAN NOTICES, V44, P121, DOI 10.1145/1508284.1508259
   Tang LJ, 2011, ISCA 2011: PROCEEDINGS OF THE 38TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P283
   West Richard, 2010, Operating Systems Review, V44, P19, DOI 10.1145/1899928.1899931
   Xu C, 2010, INT SYM PERFORM ANAL, P76, DOI 10.1109/ISPASS.2010.5452065
   Yasin A, 2014, INT SYM PERFORM ANAL, P35, DOI 10.1109/ISPASS.2014.6844459
   Zha YB, 2014, IEEE RAD CONF, P406, DOI 10.1109/RADAR.2014.6875624
   Zhang X, 2009, EUROSYS'09: PROCEEDINGS OF THE FOURTH EUROSYS CONFERENCE, P89
   Zhuravlev S, 2012, ACM COMPUT SURV, V45, DOI 10.1145/2379776.2379780
   Zhuravlev S, 2010, ASPLOS XV: FIFTEENTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS, P129
NR 34
TC 11
Z9 11
U1 0
U2 1
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2017
VL 72
SI SI
BP 42
EP 50
DI 10.1016/j.sysarc.2016.06.006
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA EJ9JN
UT WOS:000393542500005
DA 2024-07-18
ER

PT J
AU de Lima, OA
   Fresse, V
   Rousseau, F
   Sheibanyrad, H
AF de Lima, Otavio Alcantara, Jr.
   Fresse, Virginie
   Rousseau, Frederic
   Sheibanyrad, Hamed
TI Synthesis of dependency-aware traffic generators from NoC simulation
   traces
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Networks-on-chip; Dependency-aware traces; Traffic generation
ID ON-CHIP; NETWORK
AB Networks-on-chip (NoCs) are currently the most appropriate communication infrastructure for many-core embedded systems. As NoCs become a de facto standard for on-chip systems, traffic generation models become critical for system-on-chip (SoC) design. Traditional trace-based traffic distorts the injection rate and the effects of congestion due to the lack of packets dependency information. They also have large data storage requirements. In this paper, we propose a new framework to process traces generated by message passing applications modeled as acyclic task graphs. This framework builds dependency-aware traffic generators (DATGs) by retrieving the packet dependencies from traces in a single simulation. The DATGs accurately replace the application nodes in emulations or simulations to explore the NoC design space. Our experimental analysis showed that our framework is more accurate than trace-based simulation for a broad range of NoC configurations. Moreover, our proposed framework uses only 3% of the data storage required by the traces. (C) 2016 Elsevier B.V. All rights reserved.
C1 [de Lima, Otavio Alcantara, Jr.; Fresse, Virginie] Univ Lyon, F-42023 St Etienne, France.
   [de Lima, Otavio Alcantara, Jr.; Fresse, Virginie] CNRS, Lab Hubert Curien, UMR 5516, F-42000 St Etienne, France.
   [de Lima, Otavio Alcantara, Jr.; Fresse, Virginie] Univ St Etienne, F-42000 St Etienne, France.
   [Rousseau, Frederic] Univ Grenoble Alpes, CNRS, TIMA Lab, F-38031 Grenoble, France.
   [Sheibanyrad, Hamed] Univ Paris 06, F-75252 Paris, France.
   [Sheibanyrad, Hamed] CNRS, Lab Informat Paris 6, UMR 7606, Paris, France.
C3 Centre National de la Recherche Scientifique (CNRS); CNRS - Institute
   for Engineering & Systems Sciences (INSIS); Universite Jean Monnet;
   Universite Jean Monnet; Communaute Universite Grenoble Alpes; Institut
   National Polytechnique de Grenoble; Universite Grenoble Alpes (UGA);
   Centre National de la Recherche Scientifique (CNRS); Sorbonne
   Universite; Sorbonne Universite; Centre National de la Recherche
   Scientifique (CNRS)
RP de Lima, OA (corresponding author), Univ Lyon, F-42023 St Etienne, France.; de Lima, OA (corresponding author), CNRS, Lab Hubert Curien, UMR 5516, F-42000 St Etienne, France.; de Lima, OA (corresponding author), Univ St Etienne, F-42000 St Etienne, France.
EM otavio@ifce.edu.br; frederic.rousseau@imag.fr; hamed.sheibanyrad@lip6.fr
RI Rousseau, Frederic/AAK-2458-2021; Rousseau, Frederic/I-2999-2016
OI Rousseau, Frederic/0000-0003-0348-5624; Alcantara de Lima Junior,
   Otavio/0000-0003-3466-3702
FU la Region Rhone-Alpes (France); brazilian National Council for
   Scientific and Technological Development (CNPq) [245340/2012-2]
FX Funding for this project was provided by a grant from la Region
   Rhone-Alpes (France) as well as by the brazilian National Council for
   Scientific and Technological Development (CNPq - process 245340/2012-2).
CR [Anonymous], 2010, PROC 3 INT WORKSHOPN
   Chiu GM, 2000, IEEE T PARALL DISTR, V11, P729, DOI 10.1109/71.877831
   Coppola M, 2004, DESIGNERS' FORUM: DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, P174, DOI 10.1109/DATE.2004.1269226
   Dick RP, 1998, HARDW SOFTW CODES, P97, DOI 10.1109/HSC.1998.666245
   Foroutan S, 2013, IEEE T COMPUT, V62, P1641, DOI 10.1109/TC.2012.85
   Genko N, 2005, IEEE INT SYMP CIRC S, P2365, DOI 10.1109/ISCAS.2005.1465100
   GLASS CJ, 1992, ACM COMP AR, V20, P278, DOI 10.1145/146628.140384
   Gordon J, 1995, GLOB TELECOMM CONF, P2232, DOI 10.1109/GLOCOM.1995.502798
   Gratz Paul, 2010, WORKSH CHIP MULT MEM
   Hossain Hemayet, 2007, Proceedings of the International Conference on Information and Communication Technology, ICICT 2007, P254
   Huang YSC, 2012, DES AUT CON, P376
   Kiasari AE, 2013, IEEE T VLSI SYST, V21, P113, DOI 10.1109/TVLSI.2011.2178620
   Li M, 2006, DES AUT CON, P849, DOI 10.1109/DAC.2006.229242
   Lima A. de Jr., 2014, INT C FIELD PROGR TE
   Lotlikar S., 2011, Proceedings of the 24th International Conference on VLSI Design: concurrently with the 10th International Conference on Embedded Systems Design, P147, DOI 10.1109/VLSID.2011.46
   Nitta C., 2011, 2011 Fifth IEEE/ACM International Symposium on Networks-on-Chip (NoCS), P153
   Ogras UY, 2010, IEEE T COMPUT AID D, V29, P2001, DOI 10.1109/TCAD.2010.2061613
   Qian ZL, 2013, DES AUT TEST EUROPE, P354
   Trivino Francisco, 2011, Proceedings of the 2011 International Conference on High Performance Computing and Simulation (HPCS 2011), P819
   Varatkar GV, 2004, IEEE T VLSI SYST, V12, P108, DOI 10.1109/TVLSI.2003.820523
   Yiou Chen, 2013, 2013 10th International Conference on Communications, Circuits and Systems (ICCCAS), P381, DOI 10.1109/ICCCAS.2013.6765257
NR 21
TC 4
Z9 4
U1 0
U2 3
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2016
VL 71
BP 102
EP 113
DI 10.1016/j.sysarc.2016.10.004
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA EF7IP
UT WOS:000390503600010
DA 2024-07-18
ER

PT J
AU Heffernan, D
   MacNamee, C
AF Heffernan, Donal
   MacNamee, Ciaran
TI Runtime observation of functional safety properties in an automotive
   control network
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Control networks; Runtime verification; Functional safety; Automotive;
   ISO 26262
ID VERIFICATION; SYSTEMS
AB This paper exploits the observability of control messages in a control network to formally monitor safety properties to verify a control application's correct behaviour. A monitor scheme is proposed based on a runtime verification method, which can verify selected properties of an application's behaviour, including the verification of formally specified functional safety properties. A prototype hardware based circuit is developed to provide a monitor function. A case study example for an automotive gearbox control system is presented. The control application is evaluated in the target application environment, which is a controller area network (CAN) based network. The behaviour of the monitor is assessed and the results show that it is feasible to monitor and verify functional safety properties, as defined by the ISO 26262 standard for functional safety in road vehicles, using the proposed method. (C) 2016 Elsevier B.V. All rights reserved.
C1 [Heffernan, Donal; MacNamee, Ciaran] Univ Limerick, Dept Elect & Comp Engn, Limerick, Ireland.
C3 University of Limerick
RP Heffernan, D (corresponding author), Univ Limerick, Dept Elect & Comp Engn, Limerick, Ireland.
EM donal.heffernan@ul.ie; ciaran.macnamee@ul.ie
CR Davis RI, 2007, REAL-TIME SYST, V35, P239, DOI 10.1007/s11241-007-9012-7
   Drusinsky D., 2000, P 7 INT WORKSH SPIN
   Gustafsson T., 2015, IEEE 8 INT C SOFTW T, P1
   Havelund K, 2004, FORM METHOD SYST DES, V24, P189, DOI 10.1023/B:FORM.0000017721.39909.4b
   Havelund K, 2002, LECT NOTES COMPUT SC, V2280, P342
   Havelund K., 2000, LNCS, V1885, P323
   International Standardization Organization (ISO), 2011, 2626212011EN ISO 10, P56
   ISO, 1993, 1189811993 ISO
   Kehrer S, 2014, ETFA 2014
   Kelly T., 2013, SAFECOMP 2013 WORKSH
   Kim M, 1999, PROCEEDINGS OF THE 11TH EUROMICRO CONFERENCE ON REAL-TIME SYSTEMS, P114, DOI 10.1109/EMRTS.1999.777457
   LEE I, 1997, P INT C PAR DISTR PR
   Lindahl Magnus, 2001, International Journal on Software Tools for Technology Transfer, V3, P353, DOI [10.1007/s100090100048, DOI 10.1007/S100090100048]
   Lotoczky RE, 2013, SAE INT J PASSENG CA, V6, P180, DOI 10.4271/2013-01-0427
   Michael JB, 2011, IEEE SOFTWARE, V28, P86, DOI 10.1109/MS.2011.151
   Pnueli Amir, 1977, FOCS, P46, DOI DOI 10.1109/SFCS.1977.32
   Reinbacher T., 2012, RV, V7186, P239
   Saleh JH, 2014, J LOSS PREVENT PROC, V29, P283, DOI 10.1016/j.jlp.2014.04.001
   SAMMAPUN U, 2005, P 3 WORKSH JAV TECHN
   Schmerler S, 2012, AUTOSAR SHAPING FUTU
   Teener M., 2015, TIME SENSITIVE NETWO
   Watterson C, 2007, IET SOFTW, V1, P172, DOI 10.1049/iet-sen:20060076
NR 22
TC 7
Z9 8
U1 0
U2 11
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2016
VL 68
BP 38
EP 50
DI 10.1016/j.sysarc.2016.05.001
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DS2KZ
UT WOS:000380599700003
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Aguilar, A
   García-Olcina, R
   Leiva, I
   Martínez, PA
   Martos, J
   Soret, J
   Suárez, A
   Torres, J
   Benlloch, JM
   González, AJ
AF Aguilar, A.
   Garcia-Olcina, R.
   Leiva, I.
   Martinez, P. A.
   Martos, J.
   Soret, J.
   Suarez, A.
   Torres, J.
   Benlloch, J. M.
   Gonzalez, A. J.
TI Optimization of a Time-to-Digital Converter and a coincidence map
   algorithm for TOF-PET applications
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE PET; TOF; FPGA; Carry; Coincidence map
ID FPGA
AB This contribution describes the optimization of a multichannel high resolution Time-to-Digital Converter (TDC) in a Field-Programmable Gate Array (FPGA) initially capable of obtaining time resolutions below 100 ps for multiple channels. Due to its fast propagation capability it has taken advantage of the FPGA internal carry logic for accurate time measurements. Furthermore, the implementation of the TDC has been performed in different clock regions and tested with different frequencies as well, achieving improvements of up to 50% for a pair of channels. Moreover, since the TDC is potentially going to be used in a trigger system for Positron Emission Tomography (PET), the algorithm for coincidence identification has been subjected to tests in order to estimate the impact on occupied resources and the execution time. This time has been optimized, resulting in speed improvements of up to 20% while preserving occupied resources. (C) 2014 Elsevier B.V. All rights reserved.
C1 [Aguilar, A.; Garcia-Olcina, R.; Leiva, I.; Martinez, P. A.; Martos, J.; Soret, J.; Suarez, A.; Torres, J.] Univ Valencia, Dept Elect Engn, Commun & Digital Syst Design Grp DSDC, E-46003 Valencia, Spain.
   [Benlloch, J. M.; Gonzalez, A. J.] Univ Politecn Valencia, CSIC, CIEMAT, Inst Instrumentat Mol Imaging I3M, E-46022 Valencia, Spain.
C3 University of Valencia; Consejo Superior de Investigaciones Cientificas
   (CSIC); Universitat Politecnica de Valencia; CSIC-UPV-CIEMAT - Instituto
   de Instrumentacion para Imagen Molecular (I3M); Centro de
   Investigaciones Energeticas, Medioambientales Tecnologicas
RP Aguilar, A (corresponding author), Univ Valencia, Dept Elect Engn, Commun & Digital Syst Design Grp DSDC, E-46003 Valencia, Spain.
RI Suarez, Adrian/ACZ-3906-2022; Gil-Leiva, Isidoro/AAF-1973-2019; Suarez,
   Adrian/AAJ-1254-2021; Torres, Jose/H-3231-2015; Martinez Delgado, Pedro
   A./D-6009-2019; Garcia-Olcina, Raimundo/G-9690-2015; Benlloch Baviera,
   Jose Maria/A-7443-2017; soret medel, jesus/B-2958-2012; Gonzalez
   Martinez, Antonio Javier/G-8126-2016; Martos, Julio/E-2455-2012
OI Suarez, Adrian/0000-0002-4961-9627; Suarez, Adrian/0000-0002-4961-9627;
   Torres, Jose/0000-0002-1525-1828; Martinez Delgado, Pedro
   A./0000-0003-3055-3899; Garcia-Olcina, Raimundo/0000-0002-3383-2247;
   Benlloch Baviera, Jose Maria/0000-0001-6073-1436; soret medel,
   jesus/0000-0001-8695-6334; Gonzalez Martinez, Antonio
   Javier/0000-0001-6742-5626; Martos, Julio/0000-0002-8455-6369
CR Aguilar A., 2013, 13 JORN COMP REC APL, P23
   Aguilar A, 2014, NUCL INSTRUM METH A, V734, P127, DOI 10.1016/j.nima.2013.09.008
   Amiri A.M., 2006, IEEE N E WORKSH CIRC, P29
   Amiri AM, 2009, IEEE T INSTRUM MEAS, V58, P530, DOI 10.1109/TIM.2008.2005080
   Martínez AJG, 2012, CURR MED IMAGING REV, V8, P144
   Hervé C, 2012, NUCL INSTRUM METH A, V682, P16, DOI 10.1016/j.nima.2012.04.040
   Jin Kyung-chan, 2007, IEEE NUCL SCI S, pN15
   Junnarkar SS, 2009, IEEE T NUCL SCI, V56, P2374, DOI 10.1109/TNS.2009.2025180
   Li Nan, 2010, Proceedings 2010 International Conference on Intelligent System Design and Engineering Application (ISDEA 2010), P498, DOI 10.1109/ISDEA.2010.120
   Menninga H., MULTICHANNEL 10PS RE
   Moliner L, 2012, MED PHYS, V39, P5393, DOI 10.1118/1.4742850
   Moses WW, 2007, NUCL INSTRUM METH A, V580, P919, DOI 10.1016/j.nima.2007.06.038
   Muehllehner G, 2006, PHYS MED BIOL, V51, pR117, DOI 10.1088/0031-9155/51/13/R08
   Neuendorffer Stephen, 2013, BUILDING ZYNQ ACCELE
   Surti S., 2006, IEEE T MED IMAG, V25
   Torres J, 2014, IEEE T NUCL SCI, V61, P107, DOI 10.1109/TNS.2013.2283196
   Torres J, 2013, NUCL INSTRUM METH A, V702, P73, DOI 10.1016/j.nima.2012.08.034
   Wu JY, 2010, IEEE T NUCL SCI, V57, P1543, DOI 10.1109/TNS.2010.2045901
NR 18
TC 8
Z9 8
U1 0
U2 8
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2015
VL 61
IS 1
BP 40
EP 48
DI 10.1016/j.sysarc.2014.10.004
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AZ8SX
UT WOS:000348485900004
DA 2024-07-18
ER

PT J
AU Bitam, S
   Mellouk, A
   Zeadally, S
AF Bitam, Salim
   Mellouk, Abdelhamid
   Zeadally, Sherali
TI HyBR: A Hybrid Bio-inspired Bee swarm Routing protocol for safety
   applications in Vehicular Ad hoc NETworks (VANETs)
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Vehicular Ad hoc Network; Multipath routing; Bio-inspired computing; Bee
   swarm; Road safety service; Performance
ID MOBILITY; AWARE
AB Increasing interests in Vehicular Ad hoc NETworks (VANETs) over the last decade have led to huge investments in technologies and research to improve road safety by providing timely and accurate information to drivers and authorities. To achieve the timely dissemination of messages, various routing protocols for VANETs have been recently proposed. We present a Hybrid Bee swarm Routing (HyBR) protocol for VANETs. HyBR is based on the continuous learning paradigm in order to take into account the dynamic environmental changes in real-time which constitute a key property of VANETs. The protocol combines the features of topology routing with those of geographic routing. HyBR is a unicast and a multipath routing protocol (aimed at both urban and rural scenarios) which guarantees road safety services by transmitting packets with minimum delays and high packet delivery. To demonstrate the effectiveness and the performance of HyBR, we conducted a performance evaluation based on several metrics such as end-to-end delay, packet delivery ratio, and normalized overhead load. We obtained better performance results with HyBR in contrast to results obtained from traditional routing algorithms such as Ad hoc On-Demand Distance Vector (AODV) topology-based routing protocol and Greedy Perimeter Stateless Routing (GPSR) geography-based protocol. (C) 2013 Elsevier B.V. All rights reserved.
C1 [Bitam, Salim] Univ Biskra, Dept Comp Sci, LESIA Lab, Biskra 07000, Algeria.
   [Mellouk, Abdelhamid] Univ Paris Est Creteil VdM UPEC, Networks & Telecommun Dept, Vitry Sur Seine, France.
   [Mellouk, Abdelhamid] Univ Paris Est Creteil VdM UPEC, LiSSi Lab IUT CV, Vitry Sur Seine, France.
   [Mellouk, Abdelhamid] Univ Paris Est Creteil VdM UPEC, Networks & Telecommun Dept, Creteil, France.
   [Mellouk, Abdelhamid] Univ Paris Est Creteil VdM UPEC, LiSSi Lab IUT CV, Creteil, France.
   [Zeadally, Sherali] Univ Dist Columbia, Dept Comp Sci & Informat Technol, Washington, DC 20008 USA.
C3 Universite Mohamed Khider Biskra; Universite
   Paris-Est-Creteil-Val-de-Marne (UPEC); Universite
   Paris-Est-Creteil-Val-de-Marne (UPEC); Universite
   Paris-Est-Creteil-Val-de-Marne (UPEC); Universite
   Paris-Est-Creteil-Val-de-Marne (UPEC); University of the District of
   Columbia
RP Bitam, S (corresponding author), Univ Biskra, Dept Comp Sci, LESIA Lab, Biskra 07000, Algeria.
EM salim.bitam@laposte.net; mellouk@u-pec.fr; szeadally@udc.edu
RI Zeadally, Sherali/AAY-9504-2020
OI Bitam, Salim/0000-0001-5618-4126
CR Abedi O, 2008, I C COMP SYST APPLIC, P229, DOI 10.1109/AICCSA.2008.4493539
   Al-Rabayah M, 2012, IEEE T VEH TECHNOL, V61, P2625, DOI 10.1109/TVT.2012.2198837
   [Anonymous], J AD HOC NETWORKING
   [Anonymous], TELECOMMUNICATION SY
   [Anonymous], ADV VEHICULAR AD HOC
   Aravind A, 2010, LECT NOTES COMPUT SC, V6288, P109, DOI 10.1007/978-3-642-14785-2_9
   Bakhouya M., 2009, Proceedings 2009 1st International Conference on Wireless Communication, Vehicular Technology, Information Theory and Aerospace & Electronic Systems Technology (Wireless VITAE), P289, DOI 10.1109/WIRELESSVITAE.2009.5172464
   Basagni S., 1998, MobiCom'98. Proceedings of Fourth Annual ACM/IEEE International Conference on Mobile Computing and Networking, P76, DOI 10.1145/288235.288254
   Benslimane A, 2011, PERVASIVE MOB COMPUT, V7, P98, DOI 10.1016/j.pmcj.2010.09.002
   Bernsen J., RIVER RELIA IN PRESS
   Bitam S., 2010, Proceedings of the 2010 IEEE international symposium on parallel distributed processing, workshops and Phd forum (IPDPSW '10), P1, DOI DOI 10.1109/IPDPSW.2010.5470701
   Bitam S, 2011, IEEE ICC
   Bitam S, 2010, IEEE GLOBE WORK, P1648, DOI 10.1109/GLOCOMW.2010.5700219
   Blum J.J., 2004, IEEE Transactions On Intelligent Transportation Systems, V5, P374
   Caizzone G., 2005, 48 IEEE GLOB COMM C
   Camp T, 2002, WIREL COMMUN MOB COM, V2, P483, DOI 10.1002/wcm.72
   Chennikara-Varghese J., 2006, 3 ANN INT C MOB UB S
   CLAUSEN T, 2003, 3626 INT ENG TASK FO
   Feng KT, 2008, IEEE T VEH TECHNOL, V57, P448, DOI 10.1109/TVT.2007.901897
   Goldberg D.E., 1996, EVOLUTIONARY COMPUTA, V4, P361
   Holland I.H., 1975, ADAPTATION NATURAL A
   Hossain E, 2010, COMPUT COMMUN, V33, P775, DOI 10.1016/j.comcom.2009.12.010
   Jiang D, 2008, IEEE VTS VEH TECHNOL, P2036, DOI 10.1109/VETECS.2008.458
   Karp B., 2000, MobiCom 2000. Proceedings of the Sixth Annual International Conference on Mobile Computing and Networking, P243, DOI 10.1145/345910.345953
   Korner U., 2004, WIRELESS SYSTEMS MOB
   Li TH, 2005, IEEE VTS VEH TECHNOL, P2315
   Liang B, 1999, IEEE INFOCOM SER, P1377, DOI 10.1109/INFCOM.1999.752157
   Lochert C, 2003, IEEE IV2003: INTELLIGENT VEHICLES SYMPOSIUM, PROCEEDINGS, P156, DOI 10.1109/IVS.2003.1212901
   Lochert C., 2005, ACM SIGMOBILE MOBILE, V9, P69, DOI [DOI 10.1145/1055959.1055970, 10.1145/1055959.1055970]
   Nagib G., 2010, Int. J. Electr. Comput. Sci. IJECS-IJENS, V10, P40
   Namboodiri V, 2007, IEEE T VEH TECHNOL, V56, P2332, DOI 10.1109/TVT.2007.897656
   Naumov V, 2007, IEEE INFOCOM SER, P1919
   Nundloll V., 2009, 8 INT WORKSH AD REFL
   Nzouonta J, 2009, IEEE T VEH TECHNOL, V58, P3609, DOI 10.1109/TVT.2009.2014455
   Perkins C., 2003, 3561 INT ENG TASK FO, V3561
   Plössl K, 2008, COMPUT STAND INTER, V30, P390, DOI 10.1016/j.csi.2008.03.007
   Rondinone M., 2010, 2010 13th International IEEE Conference on Intelligent Transportation Systems (ITSC 2010), P1079, DOI 10.1109/ITSC.2010.5625266
   Saleet H, 2011, IEEE T VEH TECHNOL, V60, P4560, DOI 10.1109/TVT.2011.2173510
   Santa J, 2009, INT J INTERNET PROTO, V4, P158, DOI 10.1504/IJIPT.2009.028655
   Savasta S, 2008, CONSUM COMM NETWORK, P613, DOI 10.1109/ccnc08.2007.142
   Shafiee K, 2011, AD HOC NETW, V9, P131, DOI 10.1016/j.adhoc.2010.06.003
   Stojmenovic Ivan., 2004, AD HOC WIRELESS NETW, P103
   Wang SS, 2013, COMPUT COMMUN, V36, P170, DOI 10.1016/j.comcom.2012.08.013
   Zhao J, 2008, IEEE T VEH TECHNOL, V57, P1910, DOI 10.1109/TVT.2007.901869
NR 44
TC 63
Z9 63
U1 0
U2 13
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2013
VL 59
IS 10
BP 953
EP 967
DI 10.1016/j.sysarc.2013.04.004
PN B
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 295AY
UT WOS:000330090200006
DA 2024-07-18
ER

PT J
AU Han, G
   Di Natale, M
   Zeng, HB
   Liu, X
   Dou, WH
AF Han, Gang
   Di Natale, Marco
   Zeng, Haibo
   Liu, Xue
   Dou, Wenhua
TI Optimizing the implementation of real-time Simulink models onto
   distributed automotive architectures
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Design optimization; Model-based design; Real-time systems;
   Time-triggered networks; FlexRay
ID LANGUAGES; DESIGN
AB Future automobiles will support an increasing number of complex, distributed functions such as active safety and X-by-wire. In a model-based design flow, system properties can be verified in advance on function models, by simulation or model checking. To ensure that the properties still hold for the final deployed system, the implementation into software tasks and communication messages should preserve the semantics properties of the model. FlexRay offers deterministic communication and can be used to provide distributed implementations that are provably equivalent to models like those created from Simulink, by designing the schedule to ensure the preservation of communication flows. In some cases, such a schedule is not feasible and the model should be modified by adding communication delays. We provide a formulation of the FlexRay scheduling problem that computes the optimal solution with respect to the number of additional delays when a flow-preserving implementation is not possible. The aforementioned scheduling options are applied to an X-by-wire system and a case study with active-safety functions to highlight tradeoffs between schedulability and additional functional delays. (C) 2013 Elsevier B.V. All rights reserved.
C1 [Han, Gang; Dou, Wenhua] Natl Univ Def Technol, Changsha, Hunan, Peoples R China.
   [Di Natale, Marco] Scuola Super Sant Anna, I-55124 Pisa, Italy.
   [Zeng, Haibo; Liu, Xue] McGill Univ, Montreal H3A 0E9, PQ, Canada.
C3 National University of Defense Technology - China; Scuola Superiore
   Sant'Anna; McGill University
RP Han, G (corresponding author), Natl Univ Def Technol, Changsha, Hunan, Peoples R China.
EM ganghan1985@gmail.com
RI Han, Gang/K-9229-2016
OI Han, Gang/0000-0001-8943-569X; DI NATALE, Marco/0000-0002-4480-8808
CR Benveniste A, 2003, P IEEE, V91, P64, DOI 10.1109/JPROC.2002.805826
   BERRY G, 1992, SCI COMPUT PROGRAM, V19, P87, DOI 10.1016/0167-6423(92)90005-V
   Bhattacharyya S.S., 1996, Software Synthesis from Dataflow Graphs
   BHATTACHARYYA SS, 1997, P IEEE INT C APPL SP
   BOUSSINOT F, 1991, P IEEE, V79, P1293, DOI 10.1109/5.97299
   Caspi P., 1987, Conference Record of the Fourteenth Annual ACM Symposium on Principles of Programming Languages, P178, DOI 10.1145/41625.41641
   Caspi P., 1996, ACM SIGPLAN C FUNCT
   CASPI P, 2003, ACM SIGPLAN C LANG C
   Caspi P., 2008, IEEE CONTR DEC C
   DINATALE M, 2010, SOC AUT ENG WORLD C
   Ding S., 2005, ACM INT C EMB SOFTW
   Edwards S. A., 2002, IEEE T COMPUTER AIDE, V21
   Emberson P, 2010, IEEE T SOFTWARE ENG, V36, P704, DOI 10.1109/TSE.2009.58
   Falk H., 2004, SOURCE CODE OPTIMIZA
   Falk J., 2008, ACM INT C EMB SOFTW
   FlexRay Consortium, 2010, FLEXRAY COMM SYST PR
   Forget J., 2008, 11 IEEE HIGH ASS SYS
   Grenier Mathieu, 2008, 4 EUR C EMB REAL TIM
   Hamann A., 2005, C DES AUT TEST EUR
   Hamann A., 2007, ACM INT C EMB SOFTW
   HAREL D, 1987, SCI COMPUT PROGRAM, V8, P231, DOI 10.1016/0167-6423(87)90035-9
   HOARE CAR, 1978, COMMUN ACM, V21, P666, DOI 10.1145/359576.359585
   Jantsch A, 2005, IEE P-COMPUT DIG T, V152, P114, DOI 10.1049/ip-cdt:20045098
   Kopetz H, 2003, P IEEE, V91, P112, DOI 10.1109/JPROC.2002.805821
   Lee EA, 1998, IEEE T COMPUT AID D, V17, P1217, DOI 10.1109/43.736561
   LEE EA, 1987, IEEE T COMPUT, V36, P24, DOI 10.1109/TC.1987.5009446
   LEE EA, 1987, P IEEE, V75, P1235, DOI 10.1109/PROC.1987.13876
   Li M., 2003, P INT C ASIC
   Lukasiewycz M., 2012, AS S PAC DES AUT C
   Lukasiewycz M., 2009, IEEE ACM INT C HARDW
   *MATHW, MATHW SIM STATEFLOW
   Metzner A., 2006, IEEE REAL TIM SYST S
   Niemann R, 1997, DES AUTOM EMBED SYST, V2, P165, DOI 10.1023/A:1008832202436
   *OSEK VDX, 2005, OSEK VDX OP SYST SPE
   Plishker William, 2009, P DATE C NIC FRANC
   Pop P, 2004, REAL-TIME SYST, V26, P297, DOI 10.1023/B:TIME.0000018246.09796.a3
   Pop T., 2003, IEEE ACM INT C HARDW
   Pop T, 2008, REAL-TIME SYST, V39, P205, DOI 10.1007/s11241-007-9040-3
   Potop-Butucaru D, 2006, FORM METHOD SYST DES, V28, P111, DOI 10.1007/s10703-006-7844-8
   Racu R., 2005, IEEE REAL TIM EMB TE
   Reimann F., 2010, IEEE ACM INT C HARDW
   Samii S., 2009, C DES AUT TEST EUR
   Schmidt K, 2009, IEEE T VEH TECHNOL, V58, P2170, DOI 10.1109/TVT.2008.2008654
   Strehl K, 2001, IEEE T VLSI SYST, V9, P524, DOI 10.1109/92.931229
   Tanasa B., 2011, ACM INT C EMB SOFTW
   Tanasa B., 2010, IEEE REAL TIM SYST S
   Tripakis S, 2008, IEEE T COMPUT, V57, P1300, DOI 10.1109/TC.2008.81
   Vielma JP, 2010, OPER RES, V58, P303, DOI 10.1287/opre.1090.0721
   Wang GQ, 2010, IEEE T IND INFORM, V6, P729, DOI 10.1109/TII.2010.2064171
   Wasowski Andrzej, 2003, P ACM SIGPLAN C LANG
   WEIL D, 2000, P INT C COMP ARCH SY, P2
   Zeng HB, 2011, IEEE T IND INFORM, V7, P1, DOI 10.1109/TII.2010.2089465
   Zheng W., 2007, IEEE REAL TIM SYST S
   Zhu Q, 2012, ACM T EMBED COMPUT S, V11, DOI 10.1145/2362336.2362352
NR 54
TC 5
Z9 6
U1 1
U2 15
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2013
VL 59
IS 10
BP 1115
EP 1127
DI 10.1016/j.sysarc.2013.08.009
PN D
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 296QZ
UT WOS:000330201800002
DA 2024-07-18
ER

PT J
AU Liu, W
   Kim, W
AF Liu, Weijie
   Kim, Wooju
TI A stability-considered density-adaptive routing protocol in MANETs
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Mobile ad hoc networks; Routing; Stability; Density
AB Due attention has been paid to design stable and efficient routing protocols in mobile ad hoc networks by both researchers and manufacturers. However, few of those proposed routing protocols concern about the impact of network density on the quality of routing. In this paper, we propose a stability considered density adaptive routing protocol not only to support the stable routing, but to guarantee the efficiency of routing process in order to reduce the overhead caused by control messages generated in the routing process. According to different density values of vicinity, our proposal adopts the corresponding routing tactics to guarantee the stability and efficiency of routing process. The performance simulation analysis confirms the availability and superiority of our routing protocol. (C) 2013 Elsevier B.V. All rights reserved.
C1 [Liu, Weijie; Kim, Wooju] Yonsei Univ, Dept Informat & Ind Engn, Seoul 120749, South Korea.
C3 Yonsei University
RP Kim, W (corresponding author), Yonsei Univ, Dept Informat & Ind Engn, 134 Shinchon Dong, Seoul 120749, South Korea.
EM weijie@yonsei.ac.kr; wkim@yonsei.ac.kr
OI Kim, Wooju/0000-0001-5828-178X
FU Korea Ministry of Ministry of Land, Transport and Maritime Affairs
   (MLTM)
FX This work (research) is supported by Korea Ministry of Ministry of Land,
   Transport and Maritime Affairs (MLTM) as U-City Mater and Doctor Course
   Grant Program.
CR Chaurasia B. K., 2012, Proceedings of the 2012 International Conference on Communication Systems and Network Technologies (CSNT 2012), P334, DOI 10.1109/CSNT.2012.78
   Fall K., 2003, NS MANUAL FORMERLY N
   Farago A., 2002, DIALM 02 P F 6 INT W, P43
   GABRIEL KR, 1969, SYST ZOOL, V18, P259, DOI 10.2307/2412323
   Haas ZJ, 1997, 1997 IEEE 6TH INTERNATIONAL CONFERENCE ON UNIVERSAL PERSONAL COMMUNICATIONS RECORD, CONFERENCE RECORD, VOLS 1 AND 2, P562, DOI 10.1109/ICUPC.1997.627227
   HOU TC, 1986, IEEE T COMMUN, V34, P38, DOI 10.1109/TCOM.1986.1096436
   *IEEE, 1999, 80211 IEEE INC
   Jacquet P, 2001, IEEE INMIC 2001: IEEE INTERNATIONAL MULTI TOPIC CONFERENCE 2001, PROCEEDINGS, P62, DOI 10.1109/INMIC.2001.995315
   Jemili I., 2011, 2011 Wireless Advanced (WiAd 2011), P156, DOI 10.1109/WiAd.2011.5983304
   Jilu Wang, 2011, 2011 International Conference on Electrical and Control Engineering, P2506, DOI 10.1109/ICECENG.2011.6057244
   Karp B., 2000, MobiCom 2000. Proceedings of the Sixth Annual International Conference on Mobile Computing and Networking, P243, DOI 10.1145/345910.345953
   Sanguankotchakorn Teerapat, 2011, 8th Electrical Engineering/ Electronics, Computer, Telecommunications and Information Technology (ECTI) Association of Thailand - Conference 2011, P352
   Shanmuga Raja B., 2011, INT C DEV COMM ICDEC, P1
   Sheikh Rashid., 2010, Wireless And Optical Communications Networks (WOCN), 2010 Seventh International Conference On, P1
   Shi F, 2013, TELECOMMUN SYST, V52, P2397, DOI 10.1007/s11235-011-9552-y
   TAKAGI H, 1984, IEEE T COMMUN, V32, P246, DOI 10.1109/TCOM.1984.1096061
   Tsumoto S, 2003, THIRD IEEE INTERNATIONAL CONFERENCE ON DATA MINING, PROCEEDINGS, P339
   Zhu KL, 2011, IEEE ICC
NR 18
TC 10
Z9 12
U1 0
U2 6
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2013
VL 59
IS 9
SI SI
BP 767
EP 775
DI 10.1016/j.sysarc.2013.05.004
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 246SD
UT WOS:000326558500011
DA 2024-07-18
ER

PT J
AU Fang, Z
   Zhao, L
   Jiang, XW
   Lu, SL
   Iyer, R
   Li, T
   Lee, SE
AF Fang, Zhen
   Zhao, Li
   Jiang, Xiaowei
   Lu, Shih-lien
   Iyer, Ravi
   Li, Tong
   Lee, Seung Eun
TI Reducing cache and TLB power by exploiting memory region and privilege
   level semantics
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE First-level cache; Translation lookaside buffer; Memory regions; Ring
   level; Simulation
ID BEHAVIOR
AB The L1 cache in today's high-performance processors accesses all ways of a selected set in parallel. This constitutes a major source of energy inefficiency: at most one of the N fetched blocks can be useful in an N-way set-associative cache. The other N-1 cachelines will all be tag mismatches and subsequently discarded.
   We propose to eliminate unnecessary associative fetches by exploiting certain software semantics in cache design, thus reducing dynamic power consumption. Specifically, we use memory region information to eliminate unnecessary fetches in the data cache, and ring level information to optimize fetches in the instruction cache. We present a design that is performance-neutral, transparent to applications, and incurs a space overhead of mere 0.41% of the L1 cache.
   We show significantly reduced cache lookups with benchmarks including SPEC CPU, SPECjbb, SPECjApp-Server, PARSEC, and Apache. For example, for SPEC CPU 2006, the proposed mechanism helps to reduce cache block fetches from the data and instruction caches by an average of 29% and 53% respectively, resulting in power savings of 17% and 35% in the caches, compared to the aggressively clock-gated baselines. (C) 2013 Elsevier B.V. All rights reserved.
C1 [Fang, Zhen] AMD Corp, Austin, TX 78735 USA.
   [Zhao, Li; Jiang, Xiaowei; Lu, Shih-lien; Iyer, Ravi; Li, Tong] Intel Corp, Hillsboro, OR 97124 USA.
   [Lee, Seung Eun] Seoul Natl Univ Sci & Technol, Elect & Informat Engn Dept, Seoul, South Korea.
C3 Intel Corporation; Seoul National University of Science & Technology
RP Fang, Z (corresponding author), AMD Corp, 7171 Southwest Pkwy, Austin, TX 78735 USA.
EM fangzhen@gmail.com
RI Lu, Shih-Lien/JPX-4195-2023
CR Alameldeen A., 2002, 5 COMP ARCH EV US CO
   Anderson T. E., 1991, ASPLOS
   [Anonymous], P ACM PACT BRAS ROM
   Ballapuram CS, 2008, ACM SIGPLAN NOTICES, V43, P60, DOI 10.1145/1353536.1346290
   Barroso LA, 1998, CONF PROC INT SYMP C, P3, DOI 10.1109/ISCA.1998.694758
   Basu A., 2012, ISCA 39
   Brooks D, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P83, DOI [10.1145/342001.339657, 10.1109/ISCA.2000.854380]
   Calder B, 1996, SECOND INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, P244, DOI 10.1109/HPCA.1996.501190
   Cekleov M, 1997, IEEE MICRO, V17, P64, DOI 10.1109/40.621215
   Chanet D, 2007, ACM T EMBED COMPUT S, V6, DOI 10.1145/1274858.1274861
   Cho SY, 1999, CONF PROC INT SYMP C, P100
   Delaluz V., 2003, ICCD
   Ekman M, 2002, ISLPED'02: PROCEEDINGS OF THE 2002 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P243, DOI 10.1109/LPE.2002.1029612
   Fan DR, 2005, ISLPED '05: Proceedings of the 2005 International Symposium on Low Power Electronics and Design, P351, DOI 10.1109/LPE.2005.195546
   Haigh JR, 2005, IEEE J SOLID-ST CIRC, V40, P1190, DOI 10.1109/JSSC.2005.845971
   HASEGAWA A, 1995, IEEE MICRO, V15, P11, DOI 10.1109/40.476254
   Heald R, 1998, IEEE J SOLID-ST CIRC, V33, P1682, DOI 10.1109/4.726558
   Horel T, 1999, IEEE MICRO, V19, P73, DOI 10.1109/40.768506
   Huang M, 2001, ISLPED'01: PROCEEDINGS OF THE 2001 INTERNATIONAL SYMPOSIUM ON LOWPOWER ELECTRONICS AND DESIGN, P10, DOI 10.1109/LPE.2001.945364
   Jones T. M., 2008, DESIGN AUTOMATION TE, P1196
   Kessler R. E., 1989, 16th Annual International Symposium on Computer Architecture (Cat. No.89CH2705-2), P131, DOI 10.1109/ISCA.1989.714547
   Kessler RE, 1999, IEEE MICRO, V19, P24, DOI 10.1109/40.755465
   Lee HHS, 2003, ISLPED'03: PROCEEDINGS OF THE 2003 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P306
   Lee HHS, 2001, HPCA: SEVENTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTING ARCHITECTURE, PROCEEDINGS, P5, DOI 10.1109/HPCA.2001.903247
   Li T, 2002, ACM SIGPLAN NOTICES, V37, P68, DOI 10.1145/605432.605405
   MAYNARD AMG, 1994, SIGPLAN NOTICES, V29, P145, DOI 10.1145/195470.195524
   Nellans David, 2009, Operating Systems Review, V43, P104, DOI 10.1145/1531793.1531812
   Powell M, 2000, ISLPED '00: PROCEEDINGS OF THE 2000 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P90, DOI 10.1109/LPE.2000.876763
   Ravindran R, 2007, ACM SIGPLAN NOTICES, V42, P237, DOI 10.1145/1273444.1254809
   Redstone JA, 2000, ACM SIGPLAN NOTICES, V35, P245, DOI 10.1145/384264.379245
   Reinman G., 2000, WRL20007 COMPAQ
   Shen G. W., 2006, MICROTAG REDUCING PO
   Symantec Corp, AN ADDR SPAC LAYOUT
   Torrellas J, 1998, IEEE T COMPUT, V47, P1363, DOI 10.1109/12.737683
   Uhlig R., 1999, INTEL TECHNOL J, V3
   Witchel E, 2001, INT SYMP MICROARCH, P124, DOI 10.1109/MICRO.2001.991111
   Wood D., 1986, ISCA 13
   Yeager KC, 1996, IEEE MICRO, V16, P28, DOI 10.1109/40.491460
   Zhang C., 2005, ACM T ARCHIT CODE OP, V2, P34
   Zhao L, 2007, IEEE MICRO, V27, P21, DOI 10.1109/MM.2007.66
   Zhou X., 2006, GLSVLSI 16
NR 41
TC 1
Z9 1
U1 0
U2 5
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUN
PY 2013
VL 59
IS 6
SI SI
BP 279
EP 295
DI 10.1016/j.sysarc.2013.04.002
PG 17
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 172UL
UT WOS:000321030300001
DA 2024-07-18
ER

PT J
AU Zhong, S
   Wang, JH
   Yan, LX
   Kang, L
   Cao, ZG
AF Zhong, Sheng
   Wang, Jianhui
   Yan, Luxin
   Kang, Lie
   Cao, Zhiguo
TI A real-time embedded architecture for SIFT
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE SIFT; Field-programmable gate array (FPGA); Real-time embedded system;
   DSP programming
ID PARALLEL HARDWARE ARCHITECTURE; SCALE
AB SIFT has shown a great success in various computer vision applications. However, its large computational complexity has been a challenge to most embedded implementations. This paper presents a low-cost embedded system based on a new architecture that successfully integrates FPGA and DSP. It optimizes the FPGA architecture for the feature detection step of SIFT to reduce the resource utilization, and optimizes the implementation of the feature description step using a high-performance DSP. Due to this novel design, this system can detect SIFT feature and extract SIFT descriptor for detected features in real-time. Extensive experiments demonstrate its effectiveness and efficiency. (c) 2012 Elsevier B.V. All rights reserved.
C1 [Zhong, Sheng; Wang, Jianhui; Yan, Luxin; Kang, Lie; Cao, Zhiguo] Huazhong Univ Sci & Technol, Sci & Technol Multispectral Informat Proc Lab, Inst Pattern Recognit & Artificial Intelligence, Wuhan 430074, Peoples R China.
C3 Huazhong University of Science & Technology
RP Yan, LX (corresponding author), Huazhong Univ Sci & Technol, Sci & Technol Multispectral Informat Proc Lab, Inst Pattern Recognit & Artificial Intelligence, Wuhan 430074, Peoples R China.
EM zs2971@gmail.com; wang.ddu@gmail.com; yanluxin@gmail.com;
   careyee@gmail.com; zgcao@mail.-hust.edu.cn
RI Luxin, Yan/T-5852-2019; Cao, Zhiguo/ABA-6803-2020
OI Cao, Zhiguo/0000-0002-9223-1863
FU National Natural Science Foundation of China [60902060]
FX This work was supported in part by National Natural Science Foundation
   of China under Grant 60902060.
CR [Anonymous], IAPR C MACH VIS APPL
   [Anonymous], WORKSH SYNTH SYST IN
   [Anonymous], 06012 TR UNC DEP COM
   [Anonymous], GPU IMPLEMENTATION S
   [Anonymous], P WSCG 07 JAN
   [Anonymous], DIGITAL SIGNAL PROCE
   [Anonymous], SIFT FEATURE DETECTO
   Bay H., 2008, COMPUT VIS IMAGE UND, V10, P346, DOI DOI 10.1016/j.cviu.2007.09.014
   Beis JS, 1997, PROC CVPR IEEE, P1000, DOI 10.1109/CVPR.1997.609451
   Bonato V, 2008, LECT NOTES COMPUT SC, V4943, P137, DOI 10.1007/978-3-540-78610-8_15
   Bonato V, 2008, IEEE T CIRC SYST VID, V18, P1703, DOI 10.1109/TCSVT.2008.2004936
   Chang L, 2010, MACH VISION APPL, P1
   Chati HD, 2007, ANN IEEE SYM FIELD P, P355, DOI 10.1109/FCCM.2007.36
   Grabner M, 2006, LECT NOTES COMPUT SC, V3851, P918
   Harris C., 1988, ALVEY VISION C, P147151
   Jingbang Qiu, 2009, Proceedings of the 2009 Fifth International Joint Conference on INC, IMS and IDC, P1668, DOI 10.1109/NCM.2009.38
   Ke Y, 2004, PROC CVPR IEEE, P506
   Kim D, 2007, IEEE CUST INTEGR CIR, P443
   Lifan Yao, 2009, Proceedings of the 2009 International Conference on Field-Programmable Technology (FPT 2009), P30, DOI 10.1109/FPT.2009.5377651
   López-Lagunas A, 2011, J SIGNAL PROCESS SYS, V62, P29, DOI 10.1007/s11265-008-0336-x
   Lowe D. G., 1999, Proceedings of the Seventh IEEE International Conference on Computer Vision, P1150, DOI 10.1109/ICCV.1999.790410
   Lowe DG, 2004, INT J COMPUT VISION, V60, P91, DOI 10.1023/B:VISI.0000029664.99615.94
   Mikolajczyk K, 2005, IEEE T PATTERN ANAL, V27, P1615, DOI 10.1109/TPAMI.2005.188
   Mikolajczyk K, 2004, INT J COMPUT VISION, V60, P63, DOI 10.1023/B:VISI.0000027790.02288.f2
   Mizuno Kosuke, 2010, Proceedings 2010 International Conference on Field Programmable Logic and Applications (FPL 2010), P608, DOI 10.1109/FPL.2010.119
   Mizuno K, 2011, IEICE T ELECTRON, VE94C, P448, DOI 10.1587/transele.E94.C.448
   Se S., 2004, P 55 TH INT ASTRONAU, P1
   SHI JB, 1994, 1994 IEEE COMPUTER SOCIETY CONFERENCE ON COMPUTER VISION AND PATTERN RECOGNITION, PROCEEDINGS, P593, DOI 10.1109/CVPR.1994.323794
   Shokoufandeh A, 1999, IMAGE VISION COMPUT, V17, P445, DOI 10.1016/S0262-8856(98)00124-3
   Yang M, 2010, COMPUT VIS IMAGE UND, V114, P1116, DOI 10.1016/j.cviu.2010.03.010
   Yi-Ming Lin, 2010, 2010 International Symposium on Next-Generation Electronics (ISNE 2010), P48, DOI 10.1109/ISNE.2010.5669202
NR 31
TC 40
Z9 43
U1 0
U2 49
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2013
VL 59
IS 1
BP 16
EP 29
DI 10.1016/j.sysarc.2012.09.002
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 085OS
UT WOS:000314624700002
DA 2024-07-18
ER

PT J
AU Aparicio, LC
   Segarra, J
   Rodríguez, C
   Viñals, V
AF Aparicio, Luis C.
   Segarra, Juan
   Rodriguez, Clemente
   Vinals, Victor
TI Improving the WCET computation in the presence of a lockable instruction
   cache in multitasking real-time systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE WCET; Instruction cache-locking; Line-buffer
ID TIMING ANALYSIS; PREDICTION; PATH
AB In multitasking real-time systems it is required to compute the WCET of each task and also the effects of interferences between tasks in the worst case. This is very complex with variable latency hardware, such as instruction cache memories, or, to a lesser extent, the line buffers usually found in the fetch path of commercial processors. Some methods disable cache replacement so that it is easier to model the cache behavior. The difficulty in these cache-locking methods lies in obtaining a good selection of the memory lines to be locked into cache. In this paper, we propose an ILP-based method to select the best lines to be loaded and locked into the instruction cache at each context switch (dynamic locking), taking into account both intra-task and inter-task interferences, and we compare it with static locking. Our results show that, without cache, the spatial locality captured by a line buffer doubles the performance of the processor. When adding a lockable instruction cache, dynamic locking systems are schedulable with a cache size between 12.5% and 50% of the cache size required by static locking. Additionally, the computation time of our analysis method is not dependent on the number of possible paths in the task. This allows its to analyze large codes in a relatively short time (100 KB with 10(65) paths in less than 3 min). (C) 2010 Elsevier B.V. All rights reserved.
C1 [Aparicio, Luis C.; Segarra, Juan; Vinals, Victor] Univ Zaragoza, DIIS, Zaragoza 50018, Spain.
   [Rodriguez, Clemente] Univ Basque Country, DATC, San Sebastian 20018, Spain.
   [Segarra, Juan; Vinals, Victor] Inst Invest Ingn Aragon I3A, Zaragoza 50018, Spain.
C3 University of Zaragoza; University of Basque Country
RP Segarra, J (corresponding author), Univ Zaragoza, DIIS, Zaragoza 50018, Spain.
EM luisapa@unizar.es; jsegarra@unizar.es; clemente.rodriguezl@ehu.es;
   victor@unizar.es
RI Segarra, Juan/HKN-2150-2023; Vinals Yufera, Victor/F-6451-2016
OI Vinals Yufera, Victor/0000-0002-5976-1352; Segarra,
   Juan/0000-0003-1550-735X
FU Spanish Government [TIN2007-66423, CSD2007-00050]; European ERDF
   [TIN2007-66423]; Aragon Government [gaZ: T48]; European ESF [gaZ: T48];
   HiPEAC-2 NoE [FP7/ICT 217068]
FX This work was supported in part by grants TIN2007-66423 (Spanish
   Government and European ERDF), gaZ: T48 research group (Aragon
   Government and European ESF), Consolider CSD2007-00050 (Spanish
   Government), and HiPEAC-2 NoE (European FP7/ICT 217068). This work is an
   extension of the technical report RR-09-01 with new contributions and
   experimental results [1].
CR [Anonymous], MICROPROCESSOR REPOR
   [Anonymous], P 27 IFAC IFIP IEEE
   Aparicio L. C., 2008, IEEE INT C EMB REAL
   APARICIO LC, 2009, RR0901 U ZAR
   Arnaud A, 2006, P 14 INT C REAL TIM
   ARNOLD R, 1994, REAL TIM SYST SYMP P, P172, DOI 10.1109/REAL.1994.342718
   BUSQUETS JV, 1996, P RTAS96
   CAMPOY AM, EUR C REAL TIM SYST
   CAMPOY AM, 2001, P IEEE IEE REAL TIM
   CAMPOY AM, 2001, IEEE REAL TIM EMB SY
   CAMPOY AM, 2005, ICESS, P159
   CHIOU D, 1999, APPL SPECIFIC MEMORY
   Chvatal V., 1983, Linear programming
   Falk H., 2007, 2007 5th IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P143
   Ferdinand C, 1999, REAL-TIME SYST, V17, P131, DOI 10.1023/A:1008186323068
   Healy CA, 1995, IEEE REAL TIME, P288, DOI 10.1109/REAL.1995.495218
   Jain P, 2001, ICCAD 2001: IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, P119, DOI 10.1109/ICCAD.2001.968607
   Lee C., 2001, IEEE T SOFTWARE ENG, V27
   Li YTS, 1996, REAL TIM SYST SYMP P, P254, DOI 10.1109/REAL.1996.563722
   Lundqvist T, 1999, REAL-TIME SYST, V17, P183, DOI 10.1023/A:1008138407139
   Marti Campoy A., 2003, CAN C EL COMP ENG
   Mueller F, 2000, REAL-TIME SYST, V18, P217, DOI 10.1023/A:1008145215849
   Puaut I., 2002, IEEE REAL TIM SYST S
   Puaut I, 2006, EUROMICRO, P217, DOI 10.1109/ECRTS.2006.32
   Ranganathan P, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P214, DOI [10.1145/342001.339685, 10.1109/ISCA.2000.854392]
   REDDY R, 2007, CASES 07, P198
   Rossi F, 2006, FOUND ARTIF INTELL, P1
   SASINOWSKI JE, 1993, IEEE T COMPUT, V42, P997, DOI 10.1109/12.238493
   Sha L, 2004, REAL-TIME SYST, V28, P101, DOI 10.1023/B:TIME.0000045315.61234.1e
   Staschulat J, 2005, EUROMICRO, P41, DOI 10.1109/ECRTS.2005.26
   Suh G.E., 2001, IASTED PDCS '01, P116
   Suhendra V, 2008, DES AUT CON, P300
   TAMURA E, INT C REAL TIM NETW
   Theiling H, 2000, REAL-TIME SYST, V18, P157, DOI 10.1023/A:1008141130870
   Thoziyoor S., CACTI 5 3
   Wilhelm R, 2004, LECT NOTES COMPUT SC, V2937, P309
   Wilhelm R., ACM T EMBEDDED COMPU
   Zhang CJ, 2003, CONF PROC INT SYMP C, P136, DOI 10.1109/ISCA.2003.1206995
NR 38
TC 21
Z9 24
U1 0
U2 3
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2011
VL 57
IS 7
SI SI
BP 695
EP 706
DI 10.1016/j.sysarc.2010.08.008
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 807YO
UT WOS:000293939100003
DA 2024-07-18
ER

PT J
AU Lange, S
   Middendorf, M
AF Lange, Sebastian
   Middendorf, Martin
TI Multi-level reconfigurable architectures in the switch model
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Reconfigurable architectures; Dynamic reconfiguration; Reconfiguration
   costs; Multi-level reconfiguration
AB In this paper, we propose a concept for multi-level reconfigurable architectures with more than two levels of reconfiguration, and study these architectures theoretically and experimentally. The proposed architectures are extensions of 2-level reconfigurable architectures where the reconfiguration operations on the lowest level correspond to the reconfiguration operations of standard 1-level reconfigurable architectures. and the reconfigurable units are simple switches. It is shown that finding an optimal number of reconfiguration levels and a corresponding reconfiguration scheme that minimizes the number of reconfiguration bits for a given algorithm can be done in polynomial time. But finding the optimal number of reconfiguration levels is NP-hard for heterogeneous multi-level architectures, where the number of reconfiguration levels varies for the different reconfigurable units. Experimental results for different test applications show that 3-4 reconfiguration levels are optimal with respect to the number of reconfiguration bits needed. The number of reconfiguration bits is reduced by 35-86% compared to 1-level reconfiguration and by 8-34% compared to 2-level reconfiguration. The heterogeneous architecture reduces the number of necessary reconfiguration bits by additional 1-5% and also needs less SRAM cells. (C) 2009 Elsevier B.V. All rights reserved.
C1 [Lange, Sebastian; Middendorf, Martin] Univ Leipzig, Dept Comp Sci, D-04105 Leipzig, Germany.
C3 Leipzig University
RP Middendorf, M (corresponding author), Univ Leipzig, Dept Comp Sci, Johannisgasse 26, D-04105 Leipzig, Germany.
EM langes@informatik.uni-leipzig.de; middendorf@informatik.uni-leipzig.de
RI Middendorf, Martin/AAF-6805-2019
OI Middendorf, Martin/0000-0002-5426-1092
CR Astarloa A, 2007, J SYST ARCHITECT, V53, P629, DOI 10.1016/j.sysarc.2007.01.011
   Blodget B, 2003, LECT NOTES COMPUT SC, V2778, P565
   Dandalis A, 2005, IEEE T VLSI SYST, V13, P1394, DOI 10.1109/TVLSI.2005.862721
   DeHon A., 1996, FPGA '96. 1996 ACM Fourth International Symposium on Field-Programmable Gate Arrays, P115, DOI 10.1145/228370.228387
   DONLIN A, 1998, 8 INT WORKSH FIELD P, P199
   Fong RJ, 2003, P IEEE RAP SYST PROT, P117, DOI 10.1109/IWRSP.2003.1207038
   French P. C., 1993, Proceedings IEEE Workshop on FPGAs for Custom Computing Machines (Cat. No.93TH0535-5), P50, DOI 10.1109/FPGA.1993.279479
   Garey M.R., 1979, COMPUTERS INTRACTABI
   Hauck S, 1999, IEEE T COMPUT AID D, V18, P1107, DOI 10.1109/43.775631
   Huebner M., 2004, Proceedings. 18th International Parallel and Distributed Processing Symposium
   Lange S, 2005, J PARALLEL DISTR COM, V65, P743, DOI 10.1016/j.jpdc.2005.01.003
   LANGE S, 2005, INT C REC COMP FPGAS
   Malik U., 2005, Proceedings. 2005 International Conference on Field Programmable Logic and Applications (IEEE Cat. No.05EX1155), P636
   MALIK U, 2006, THESIS U NEW S WALES
   Mirsky E, 1996, IEEE SYMPOSIUM ON FPGAS FOR CUSTOM COMPUTING MACHINES, PROCEEDINGS, P157, DOI 10.1109/FPGA.1996.564808
   Pan JH, 2004, ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, P766
   PRASANNA VK, 2002, LNCS, V2438, P85
   Shukla S, 2006, IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS, P109
   SIDHU RP, 1999, INT WORKSH FIELD PRO, P301
   STERPONE L, 2007, ACM 17 GREAT LAK S V, P241
NR 20
TC 3
Z9 3
U1 0
U2 4
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD FEB-MAR
PY 2010
VL 56
IS 2-3
BP 103
EP 115
DI 10.1016/j.sysarc.2009.11.008
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 578DT
UT WOS:000276274400003
DA 2024-07-18
ER

PT J
AU Xiang, D
   Zhang, YL
   Sun, JG
AF Xiang, Dong
   Zhang, Yueli
   Sun, Jia-Guang
TI Unicast-based fault-tolerant multicasting in wormhole-routed hypercubes
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Fault-tolerant multicasting; Hypercubes; Local safety; Unicast-based
   multicasting
ID LOCAL SAFETY INFORMATION; NETWORKS; MULTICOMPUTERS; COMMUNICATION;
   SCHEME
AB A unicast-based fault-tolerant multicasting method is proposed for hypercubes, Which can still work well when the system contains enough faults. A multicast message may be unable to reach a destination if Hamming distance between the destination and the multicast source is large enough. A multicast message fails if any one of the destinations is unreachable from the Source. All effective destination ordering scheme of the destinations is proposed for one-port systems first, it is extended to all-port systems for unicast-based fault-tolerant multicasting. Unreachable destinations from the source based on the local safety information are forwarded to a reachable destination, where tire multicast message can be routed reliably. Destination ordering is completed based on Hamming distance. A Multiple round p-cube routing scheme is presented for a deadlock-free fault-tolerant routing for each unicast step in hypercubes, where the same Virtual channel is used for each round of p-cube)e routing. Sufficient simulation results are presented by comparing with the previous methods. (c) 2008 Elsevier B.V. All rights reserved.
C1 [Xiang, Dong; Sun, Jia-Guang] Tsinghua Univ, Sch Software, Beijing 100084, Peoples R China.
   [Zhang, Yueli] Univ Toronto, Dept Comp Sci, Toronto, ON M5S3G4, Canada.
C3 Tsinghua University; University of Toronto
RP Xiang, D (corresponding author), Tsinghua Univ, Sch Software, Beijing 100084, Peoples R China.
EM dxiang@mail.tsinghua.edu.cn
RI zhang, yue/GQP-5565-2022; he, shun/JJD-0182-2023
OI ZHANG, Larry Yueli/0000-0002-4847-8017
FU National Science Foundation of China [60425203, 60573055]
FX Work in this paper is supported in part by the National Science
   Foundation of China under Grants 60425203 and 60573055.
CR Chen J, 2002, IEEE T COMPUT, V51, P530, DOI 10.1109/TC.2002.1004592
   Chiu GM, 1996, IEEE T COMPUT, V45, P143, DOI 10.1109/12.485379
   Chiu GM, 1998, IEEE T PARALL DISTR, V9, P952, DOI 10.1109/71.730525
   Dally W. J., 2004, Principles and Practices of Interconnection Networks
   DALLY WJ, 1987, IEEE T COMPUT, V36, P547, DOI 10.1109/TC.1987.1676939
   DUATO J, 1996, P 2 INT EUR PAR C, P205
   Duato J., 1997, INTERCONNECTION NETW
   DUZETT B, 1992, P S FRONT MASS PAR C, P458
   GLASS CJ, 1994, J ACM, V40, P651
   Gu QP, 1999, IEEE T PARALL DISTR, V10, P964, DOI 10.1109/71.808128
   Halwan V, 2000, IEEE T PARALL DISTR, V11, P81, DOI 10.1109/71.824646
   LAN YR, 1994, J PARALLEL DISTR COM, V23, P80, DOI 10.1006/jpdc.1994.1121
   Laudon J., 1997, P 24 INT S COMP ARCH, P241, DOI DOI 10.1145/384286.264206
   LEE TC, 1992, IEEE T COMPUT, V41, P1242, DOI 10.1109/12.166602
   LIN XL, 1993, IEEE T PARALL DISTR, V4, P1105, DOI 10.1109/71.246072
   MCKINLEY PK, 1994, IEEE T PARALL DISTR, V5, P1252, DOI 10.1109/71.334899
   OULDKHAOUA M, 1998, P 4 INT EUR PAR C, P989
   Panda DK, 1999, IEEE T PARALL DISTR, V10, P76, DOI 10.1109/71.744844
   Robinson DF, 1995, J PARALLEL DISTR COM, V31, P126, DOI 10.1006/jpdc.1995.1151
   Sheu SH, 2001, J PARALLEL DISTR COM, V61, P137, DOI 10.1006/jpdc.2000.1668
   Wu J, 2003, J PARALLEL DISTR COM, V63, P815, DOI 10.1016/S0743-7315(03)00065-0
   WU J, 1995, IEEE T COMPUT, V44, P1162, DOI 10.1109/12.464397
   Xiang D, 2006, J PARALLEL DISTR COM, V66, P248, DOI 10.1016/j.jpdc.2005.07.003
   Xiang D, 2005, PROC INT CONF PARAL, P577, DOI 10.1109/ISPACS.2005.1595475
   Xiang D, 2001, IEEE T PARALL DISTR, V12, P942, DOI 10.1109/71.506701
NR 25
TC 4
Z9 4
U1 0
U2 5
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2008
VL 54
IS 12
BP 1164
EP 1178
DI 10.1016/j.sysarc.2008.06.002
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 378FQ
UT WOS:000261307000009
DA 2024-07-18
ER

PT J
AU Sobe, P
AF Sobe, Peter
TI Failure-tolerant distributed storage with compressed (1 out-of <i>N</i>)
   codes
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT 15th Euromicro International Conference on Parallel, Distributed and
   Network-Based Processing
CY FEB 07-09, 2007
CL Naples, ITALY
SP ICAR, Facolta Sci Mat Fis Nat, AMD, STMicroelectronics
DE deletion-tolerant code; storage system; distributed system; reliability
AB Deletion-tolerant codes provide data availability despite storage failures and are commonly used for disk arrays and reliable storage in distributed systems. The codes used for that base on binary parity or on sophisticated cyclic codes with minimal storage overhead. But the calculations for these codes cause either a noticeable number of computation cycles or require a huge number of logic gates. In this paper, a different class of deletion-tolerant codes - compressed (1 out-of N) codes - are analyzed with a focus on their application for distributed storage systems. It is shown that these codes when combined with compression can provide nearly the same low storage overhead as the traditional codes and allow a proper parallelization. Several variants of the code within the design space are discussed. A projection of the (1 out-of N) coding principle to a distributed protocol across storage units shows that the compression effort can be hidden in the communication and storage principles. (c) 2008 Elsevier B.V. All rights reserved.
C1 Univ Lubeck, Inst Comp Engn, D-23538 Lubeck, Germany.
C3 University of Lubeck
RP Sobe, P (corresponding author), Univ Lubeck, Inst Comp Engn, Ratzeburger Allee 160, D-23538 Lubeck, Germany.
EM sobe@iti.uni-luebeck.de
CR [Anonymous], 1964, MATH THEORY COMMUNIC
   BLAUM M, 1995, IEEE T COMPUT, V44, P192, DOI 10.1109/12.364531
   Blomer J., 1995, Tech. Rep. TR-95-048
   CUMMINGS CE, 2003, INT CAD US GROUP M R
   Hsieh PH, 2004, 19TH IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, P165
   KATZ RH, 1989, P IEEE, V77, P1842, DOI 10.1109/5.48827
   MACWILLIAMS FJ, 1981, THEORY ERROR CORRECT
   Paar C, 1996, IEEE T COMPUT, V45, P856, DOI 10.1109/12.508323
   Pigeon S, 2003, IEEE DATA COMPR CONF, P353
   Plank JS, 1997, SOFTWARE PRACT EXPER, V27, P995, DOI 10.1002/(SICI)1097-024X(199709)27:9<995::AID-SPE111>3.0.CO;2-6
   REED IS, 1960, J SOC IND APPL MATH, V8, P300, DOI 10.1137/0108018
   Sinha R. R., 2006, IPDPS 2006 P, P68
   SOBE P, 2006, IPDPS 2006 P WORKSH, P343
   SOBE P, 2007, P 15 EUR C PAR DISTR, P179
   Wu K., 2001, NOTES DESIGN IMPLEME
NR 15
TC 1
Z9 1
U1 0
U2 4
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2008
VL 54
IS 9
BP 861
EP 867
DI 10.1016/j.sysarc.2008.02.007
PG 7
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 347GO
UT WOS:000259128800004
DA 2024-07-18
ER

PT J
AU Blume, H
   von Sydow, T
   Becker, D
   Noll, TG
AF Blume, H.
   von Sydow, T.
   Becker, D.
   Noll, T. G.
TI Application of deterministic and stochastic Petri-Nets for performance
   modeling of NoC architectures
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT 5th International Workshop on Embedded Computer Systems - Architectures,
   Modeling, and Simulation
CY JUL 18-20, 2005
CL Samos, GREECE
DE deterministic and stochastic Petri-Nets; performance modeling; NoC; SoC;
   on-chip communication
ID SOC COMMUNICATION
AB The design of appropriate communication architectures for complex Systems-on-Chip (SoC) is a challenging task. One promising alternative to solve these problems are Networks-on-Chip (NoCs). Recently, the application of deterministic and stochastic Petri-Nets (DSPNs) to model on-chip communication has been proven to be an attractive method to evaluate and explore different communication aspects. In this contribution the modeling of basic NoC communication scenarios featuring different processor cores, network topologies and communication schemes is presented. In order to provide a testbed for the verification of modeling results a state-of-the-art FPGA-platform has been utilized. This platform allows to instantiate a soft-core processor network which can be adapted in terms of communication network topologies and communication schemes. It will be shown that DSPN modeling yields good communication performance prediction results at low modeling effort. Different DSPN modeling aspects in terms of accuracy and computational effort are discussed. (c) 2006 Elsevier B.V. All rights reserved.
C1 Rhein Westfal TH Aachen, Chair Elect Engn & Comp Syst, D-52062 Aachen, Germany.
C3 RWTH Aachen University
RP Blume, H (corresponding author), Rhein Westfal TH Aachen, Chair Elect Engn & Comp Syst, Schinkelstr 2, D-52062 Aachen, Germany.
EM blume@eecs.rwth-aachen.de; sydow@eecs.rwth-aachen.de;
   becker@eecs.rwth-aachen.de; tgn@eecs.rwth-aachen.de
RI Blume, Holger/AAP-9409-2021
OI Blume, Holger/0000-0002-0640-6875
CR *ALT, SOPC BUILD
   *ALT, 2001, NIOS EMB PROC SOFTW
   [Anonymous], ACM COMPUTING SURVEY
   *AV, BUS SPEC MAN
   *AV, INT SPEC
   Benini L., 2002, IEEE Computer, Vol, V35, No, P70
   Benini L, 2006, DES AUT TEST EUROPE, P489, DOI 10.1049/iet-tv.46.841
   Blume H, 2006, J VLSI SIG PROC SYST, V43, P223, DOI 10.1007/s11265-006-7272-4
   Blume H, 2004, LECT NOTES COMPUT SC, V3133, P484
   Ciardo G., 1995, Proceedings of the Sixth International Workshop on Petri Nets and Performance Models (Cat. No.95TB100003), P83, DOI 10.1109/PNPM.1995.524318
   Jantsch A, 2003, NETWORKS ON CHIP, P3
   Kleinrock L., 1975, Queueing Systems-Volume 1: Theory, V1
   KOGEL T, 2003, CODES ISSS
   LAHIRI K, 2001, IEEE T CAD INTEGRATE
   LINDEMANN C, 1998, PERFORMANCE MODELING
   MADSEN J, 2004, INTERCONNECT CENTRIC
   Mickle MH, 1998, APPL MATH MODEL, V22, P533, DOI 10.1016/S0307-904X(98)10062-8
   NEUENHAHN M, 2006, P URSI ADV RAD SCI K
   Nurmi J., 2004, INTERCONNECT CENTRIC
   PLOSILA J, 2004, INTERCONNECT CENTRIC
NR 20
TC 10
Z9 10
U1 0
U2 2
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2007
VL 53
IS 8
BP 466
EP 476
DI 10.1016/j.sysarc.2006.11.001
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 184LQ
UT WOS:000247643500002
DA 2024-07-18
ER

PT J
AU Dutta, H
   Hannig, F
   Ruckdeschel, H
   Teich, J
AF Dutta, Hritam
   Hannig, Frank
   Ruckdeschel, Holger
   Teich, Juergen
TI Efficient control generation for mapping nested loop programs onto
   processor arrays
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT 19th International Conference on Architecture of Computing Systems
CY MAR 13-16, 2006
CL Frankfurt, GERMANY
AB Processor array architectures are optimal platforms for computationally intensive applications. Such architectures are characterized by hierarchies of parallelism and memory structures, i.e. processor arrays apart from different levels of cache have a large number of processing elements (PE) where each PE can further contain sub-word parallelism. In order to handle large scale problems, balance local memory requirements with I/O-bandwidth, and use different hierarchies of parallelism and memory, one needs a sophisticated transformation called hierarchical partitioning. Innately the applications are data flow dominant and have almost no control flow, but the application of hierarchical partitioning techniques has the disadvantage of a more complex control flow. In a previous paper, the authors presented first time a methodology for the automated control path synthesis for the mapping of partitioned algorithms onto processor arrays. However, the control path contained complex multiplication and division operators. In this paper, we propose a significant extension to the methodology which reduces the hardware cost of the global controller and memory address generators by avoiding these costly operations. (c) 2006 Elsevier B.V. All rights reserved.
C1 Univ Erlangen Nurnberg, Dept Comp Sci 12, D-91058 Erlangen, Bayern, Germany.
C3 University of Erlangen Nuremberg
RP Dutta, H (corresponding author), Univ Erlangen Nurnberg, Dept Comp Sci 12, Weichselgarten 3, D-91058 Erlangen, Bayern, Germany.
EM dutta@cs.fau.de; hannig@cs.fau.de; holger.ruckdeschel@cs.fau.de;
   teich@cs.fau.de
RI Hannig, Frank/G-5213-2014
OI Hannig, Frank/0000-0003-3663-6484
CR [Anonymous], 1993, LECT NOTES COMPUTER
   Darte A, 2002, ACM T DES AUTOMAT EL, V7, P159, DOI 10.1145/504914.504921
   DERRIEN S, 2000, P INT C PAR DISTR PR
   Dutta H, 2006, LECT NOTES COMPUT SC, V3894, P176
   Dutta H, 2006, PAR ELEC 2006: INTERNATIONAL SYMPOSIUM ON PARALLEL COMPUTING IN ELECTRICAL ENGINEERING, PROCEEDINGS, P153
   Eckhardt U, 1999, IEEE T COMPUT AID D, V18, P14, DOI 10.1109/43.739055
   GUILLOU AC, 2003, P 14 IEEE INT C APPL
   Hannig F, 2004, 2004 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOL V, PROCEEDINGS, P57
   Hannig F, 2001, LECT NOTES COMPUT SC, V2127, P51
   KISSLER D, 2006, P INT S SYST CHIP SO
   *PACT XPP TECHN, 2003, XPP64A1 REC PROC DAT
   Quilleré F, 2000, INT J PARALLEL PROG, V28, P469, DOI 10.1023/A:1007554627716
   Teich J, 1997, J VLSI SIG PROCESS S, V17, P5, DOI 10.1023/A:1007935215591
   TEICH J, 1991, J VLSI SIGN, V3, P77, DOI 10.1007/BF00927836
   Waingold E, 1997, COMPUTER, V30, P86, DOI 10.1109/2.612254
   Wolfe M.J., 1996, High Performance Compilers For Parallel Computing
   XUE J, 1992, THESIS U EDINBURGH
NR 17
TC 3
Z9 4
U1 0
U2 1
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAY-JUN
PY 2007
VL 53
IS 5-6
SI SI
BP 300
EP 309
DI 10.1016/j.sysarc.2006.10.009
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 158LS
UT WOS:000245793600006
DA 2024-07-18
ER

PT J
AU Espino, FJ
   Bóo, M
   Amor, M
   Bruguera, JD
AF Espino, F. J.
   Boo, M.
   Amor, M.
   Bruguera, J. D.
TI Hardware support for adaptive tessellation of Bezier surfaces based on
   local tests
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE computer graphics; graphics hardware; Bezier surfaces; adaptive
   tessellation
ID NURBS
AB Bezier representations have been widely employed as a standard way of designing complex scenes with very good quality results. These surfaces are usually tessellated, in the software application, into triangle models to be rendered. Then, the final image is generated in the graphics card so that its triangle rendering capabilities are exploited.
   In this work we present an adaptive tessellation algorithm and the corresponding architecture to be implemented in hardware. The objective of the proposal is to avoid the potential bottleneck associated with the transmission of complex triangular models from CPU to graphics cards. The algorithm we propose is based on a layer strip representation method and a new data management that permits generation and efficient storage of the tessellated mesh. The corresponding architecture has to be included as an additional unit at the input of the graphics card. As a consequence, the transmission requirements from CPU to graphics card are greatly reduced as the tessellation is performed in the graphics card. On the other hand, the adaptive strategy employed permits selection of the number of triangles of the final mesh as a trade off between computational requirements and quality of the final mesh. The efficient data management proposed, together with the low storage requirements of the architecture, makes it a good candidate for its hardware implementation and inclusion in future graphics cards. (C) 2006 Elsevier B.V. All rights reserved.
C1 Univ Santiago Compostela, Dept Elect & Comp Engn, Santiago De Compostela, Spain.
   Univ A Coruna, Dept Elect & Syst, La Coruna, Spain.
C3 Universidade de Santiago de Compostela; Universidade da Coruna
RP Bóo, M (corresponding author), Univ Santiago Compostela, Dept Elect & Comp Engn, Santiago De Compostela, Spain.
EM javi@dec.usc.es; mboo@dec.usc.es; margamor@udc.es; bruguera@dec.usc.es
RI Amor, Margarita/O-9232-2015
OI Amor, Margarita/0000-0003-4641-7891
CR Akenine-Moller T., 2019, Real-time rendering
   Amor M, 2005, IEEE COMPUT GRAPH, V25, P46, DOI 10.1109/MCG.2005.30
   *ATI CORP, 2005, RAD X1000 FAM TECHN
   BISCHOFF S, 2000, ACM SIGGRAPH EUROGRA, P41
   BOO M, 2001, ACM SIGGR EUR WORKSH, P33
   CHHUGANI J, 2001, S INT 3D GRAPH, P59
   Chung A. J., 2000, Journal of Graphics Tools, V5, P1, DOI 10.1080/10867651.2000.10487524
   DOGGETT M, 2000, SIGGR EUR WORKSH GRA, V144, P59
   Espino FJ, 2003, WSCG'2003, VOL 11, NO 1, CONFERENCE PROCEEDINGS, P133
   ESPINO FJ, 2003, ADAPTIVE TESSELLATIO
   Guthe M, 2005, ACM T GRAPHIC, V24, P1016, DOI 10.1145/1073204.1073305
   Kumar S, 1996, IEEE T VIS COMPUT GR, V2, P323, DOI 10.1109/2945.556501
   KUNDERTGIBBS J, 2003, MAYA 4 5 SYBEX
   Mallón PN, 2002, FIRST INTERNATIONAL SYMPOSIUM ON 3D DATA PROCESSING VISUALIZATION AND TRANSMISSION, P380, DOI 10.1109/TDPVT.2002.1024087
   Montrym J, 2005, IEEE MICRO, V25, P41, DOI 10.1109/MM.2005.37
   MORETON H, 2001, ACM SIGGR EUR WORKSH, P25
   Pharr M., 2005, GPU GEMS
   Piegl L., 1997, The Nurbs Book, Vsecond
   Piñeiro JA, 2001, P S COMP ARITHM, P40, DOI 10.1109/ARITH.2001.930102
   ROCKWOOD A, 1989, ACM SIGGRAPH, P107
   SFARTI A, 2005, INT C COMP SCI, V2, P224
   Shiue LJ, 2005, ACM T GRAPHIC, V24, P1010, DOI 10.1145/1073204.1073304
   Takagi N, 2000, IEEE T COMPUT, V49, P1074, DOI 10.1109/12.888043
NR 23
TC 3
Z9 5
U1 0
U2 1
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD APR
PY 2007
VL 53
IS 4
BP 233
EP 250
DI 10.1016/j.sysarc.2006.10.011
PG 18
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 152AA
UT WOS:000245331200006
DA 2024-07-18
ER

PT J
AU Glabb, R
   Imbert, L
   Jullien, G
   Tisserand, A
   Veyrat-Charvillon, N
AF Glabb, Ryan
   Imbert, Laurent
   Jullien, Graham
   Tisserand, Arnaud
   Veyrat-Charvillon, Nicolas
TI Multi-mode operator for SHA-2 hash functions
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE FPGA; hash function; SHA-2 family; multi-mode operator
AB We propose an improved implementation of the SHA-2 hash family, with minimal operator latency and reduced hardware requirements. We also propose a high frequency version at the cost of only two cycles of latency per message. Finally we present a multi-mode architecture able to perform either a SHA-384 or SHA-512 hash or to behave as two independent SHA-224 or SHA-256 operators. Such capability adds increased flexibility for applications ranging from a server running multiple streams to independent pseudorandom number generation. We also demonstrate that our architecture achieves a performance comparable to separate implementations while requiring much less hardware. (c) 2006 Elsevier B.V. All rights reserved.
C1 Ecole Normale Super Lyon, Arenaire Team, LIP, CNRS,ENSL,INRIA,UCBL, F-69364 Lyon, France.
   Univ Calgary, Dept Elect & Comp Engn, ATIPS Labs, Calgary, AB T2N 1N4, Canada.
   Univ Montpellier, Arith Grp, LIRMM, CNRS, F-34392 Montpellier, France.
   Univ Calgary, CISAC, Dept Math & Stat, Calgary, AB T2N 1N4, Canada.
C3 Ecole Normale Superieure de Lyon (ENS de LYON); Centre National de la
   Recherche Scientifique (CNRS); Universite Claude Bernard Lyon 1; Inria;
   University of Calgary; Centre National de la Recherche Scientifique
   (CNRS); Universite Paul-Valery; Universite Perpignan Via Domitia;
   Universite de Montpellier; University of Calgary
RP Veyrat-Charvillon, N (corresponding author), Ecole Normale Super Lyon, Arenaire Team, LIP, CNRS,ENSL,INRIA,UCBL, 46 Allee Italie, F-69364 Lyon, France.
EM Nicolas.Veyrat-Charvillon@ens-lyon.fr
CR [Anonymous], 2016, HDB APPL CRYPTOGRAPH
   [Anonymous], FIPS PUB
   [Anonymous], 1992, RFC1321
   DOBBERTIN H, 1996, LNCS
   GREMBOWSKI, 2002, LNCS
   McLoone M, 2002, 2002 IEEE INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), PROCEEDINGS, P311, DOI 10.1109/FPT.2002.1188699
   *NAT I STAND TECHN, 1995, FIPS PUB, V1801
   Rijmen V., 2001, WHIRLPOOL HASH FUNCT
   Sklavos N, 2005, J SUPERCOMPUT, V31, P227, DOI 10.1007/s11227-005-0086-5
   Wang Xiaoyun., 2005, FINDING COLLISIONS F
   WANG XY, 2004, COLLISIONS HASH FUNC, P4
NR 11
TC 32
Z9 40
U1 0
U2 5
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD FEB-MAR
PY 2007
VL 53
IS 2-3
BP 127
EP 138
DI 10.1016/j.sysarc.2006.09.006
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 140MB
UT WOS:000244508200007
OA Green Submitted, Green Published
DA 2024-07-18
ER

PT J
AU Bakalis, D
   Adaos, KD
   Lymperopoulos, D
   Bellos, M
   Vergos, HT
   Alexiou, GP
   Nikolos, D
AF Bakalis, D
   Adaos, KD
   Lymperopoulos, D
   Bellos, M
   Vergos, HT
   Alexiou, GP
   Nikolos, D
TI A core generator for arithmetic cores and testing structures with a
   network interface
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT 12th International Workshop on Rapid System Prototyping (RSP 01)
CY JUN 25-27, 2001
CL MONTEREY, CA
SP IEEE Comp Soc Tech Comm Design Automat, IEEE Comp Soc Tech Comm Simulat
ID MODULE GENERATOR; DESIGN; MULTIPLIER; FPGAS
AB We present Eudoxus, a tool for generation of architectural variants for arithmetic soft cores and testing structures targeting a wide variety of functions, operand sizes and architectures. Eudoxus produces structural and synthesizable VHDL and/or Verilog descriptions for: (a) several arithmetic operations including addition, subtraction, multiplication, division, squaring, square rooting and shifting, and (b) several testing structures that can be used as test pattern generators and test response compactors. Interaction with the user is made through a network interface. Since the end user is presented with a variety of unencrypted structural cores, each one describing an architecture with its own area, delay and power characteristics, he can choose the one that best fits his specific needs which he can further optimize or customize. Therefore, designs utilizing these cores are completed in less time and with less effort. (c) 2005 Elsevier B.V. All rights reserved.
C1 Univ Patras, Comp Engn & Informat Dept, Patras 26500, Greece.
   Univ Patras, Dept Phys, Elect Lab, Patras 26500, Greece.
   Res Acad Comp Technol Inst, Patras 26221, Greece.
C3 University of Patras; University of Patras
RP Bakalis, D (corresponding author), Univ Patras, Comp Engn & Informat Dept, Patras 26500, Greece.
EM bakalis@physics.upatras.gr
RI Bakalis, Dimitris/JFT-0542-2023
OI Bakalis, Dimitris/0009-0003-0875-072X
CR Aberbour M, 1998, IEEE T VLSI SYST, V6, P114, DOI 10.1109/92.661253
   Abke J, 1999, P IEEE RAP SYST PROT, P230, DOI 10.1109/IWRSP.1999.779058
   ALEXIOU GP, 1992, INT J CIRC THEOR APP, V20, P209, DOI 10.1002/cta.4490200207
   ALLES D, 1997, ELECT DESIGN     JAN, P42
   ANNARATONE M, 1986, DIGITAL CMOS CIRCUIT
   *ANSI, 7511985 ANSIIEEE
   Bakalis D., 2001, Proceedings 12th International Workshop on Rapid System Prototyping. RSP 2001, P182, DOI 10.1109/IWRSP.2001.933858
   Bardell Paul H., 1987, Builtin Test for VLSI: Pseudorandom Techniques.
   BAUGH CR, 1973, IEEE T COMPUT, VC 22, P1045, DOI 10.1109/T-C.1973.223648
   CATTELL K, 1995, J ELECTRON TEST, V6, P255, DOI 10.1007/BF00993091
   DARE G, 2000, P DES AUT TEST EUR C, P79
   Duarte RO, 1998, J ELECTRON TEST, V12, P29, DOI 10.1023/A:1008253000676
   Fang WJ, 1999, IEEE T VLSI SYST, V7, P488, DOI 10.1109/92.805756
   Hayes MH, 2001, J VLSI SIG PROC SYST, V29, P63, DOI 10.1023/A:1011123514771
   Hwang K., 1979, COMPUTER ARITHMETIC
   IENNE P, 1994, IEEE T COMPUT, V43, P1445, DOI 10.1109/12.338107
   Jacome MF, 2001, IEEE DES TEST COMPUT, V18, P98, DOI 10.1109/54.922806
   Keating M., 1998, REUSE METHODOLOGY MA
   KOGGE PM, 1973, IEEE T COMPUT, VC-22, P786, DOI 10.1109/TC.1973.5009159
   KUMAR D, 1994, PR IEEE COMP DESIGN, P522, DOI 10.1109/ICCD.1994.331966
   LADNER RE, 1980, J ACM, V27, P831, DOI 10.1145/322217.322232
   Lavana H, 1997, DES AUT CON, P553, DOI 10.1145/266021.266283
   NALBANTIS D, 1998, P 5 INT C EL CIRC SY, P537
   PARDO J, 2000, P 15 DES CIRC INT SY, P224
   PEZARIS SD, 1971, IEEE T COMPUT, VC 20, P442, DOI 10.1109/T-C.1971.223261
   PIHL J, 1996, P 39 MIDW S CIRC SYS, V1, P109
   PIHL J, 1998, P INT WORKSH IP BAS
   Schneider A, 2000, ANN IEEE SYM FIELD P, P303, DOI 10.1109/FPGA.2000.903428
   SPILLER M, 1997, P INT C COMP AID DES, P470
   Stroele AP, 1997, J ELECTRON TEST, V11, P69, DOI 10.1023/A:1008299817888
   TCHOUMATCHENKO V, 2000, P DES AUT TEST EUR C, P97
   VASSILEVA T, 1998, P 5 INT C EL CIRC SY, P325
   Walczowski LT, 1997, EUR CONF DESIG AUTOM, P384, DOI 10.1109/EDTC.1997.582387
NR 33
TC 3
Z9 4
U1 0
U2 2
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2006
VL 52
IS 1
BP 1
EP 12
DI 10.1016/j.sysarc.2004.12.006
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 993HI
UT WOS:000233944800001
DA 2024-07-18
ER

PT J
AU Zhou, SK
   Zedan, H
   Cau, A
AF Zhou, SK
   Zedan, H
   Cau, A
TI Run-time analysis of time-critical systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE interval temporal logic; real-time system; run-time analysis &
   verification; timing diagrams
AB AnaTempura is a tool based on Interval Temporal Logic (ITL). It is used to analyse time-critical systems at run-time. It validates code (implementation) against a formal specification. In this paper, we will describe a tool, AnaTempura and its supporting logic, ITL. A small but illustrative case study is presented. © 2005 Elsevier B.V. All rights reserved.
C1 De Montfort Univ, Sch Comp, Software Technol Res Lab, Fac Comp Sci & Engn, Leicester LE1 9BH, Leics, England.
   Univ Portsmouth, Fac Technol, Dept Elect & Comp Engn, Portsmouth PO1 3DJ, Hants, England.
C3 De Montfort University; University of Portsmouth
RP Zhou, SK (corresponding author), De Montfort Univ, Sch Comp, Software Technol Res Lab, Fac Comp Sci & Engn, Gateway House, Leicester LE1 9BH, Leics, England.
EM shikun.zhou@port.ac.uk; zedan@dmu.ac.uk; cau@dmu.ac.uk
OI Zhou, Shikun/0000-0003-2136-4826
CR Alur R, 1996, IEEE T SOFTWARE ENG, V22, P181, DOI 10.1109/32.489079
   Burns Alan., 1997, REAL TIME SYSTEMS PR, V2nd
   CAMPOS S, 1996, LNCS, V1102, P257
   Cau A, 1997, LECT NOTES COMPUT SC, V1231, P79
   CAU A, 1996, TECHN MON, V14
   CLARKE EM, 1983, C REC 10 ANN ACM S P, P117
   DRUSINSKY D, 2000, P SPIN2000 TIM ROV C
   GOMEZ R, 2004, J APPL NONCLASSICAL, V14, P107
   HAREL D, 1986, STATECHARTS VISUAL F, V8
   HENZINGER TA, 1997, SOFTWARE TOOLS TECHN, V1, P110
   Holzmann GerardJ., 1990, DESIGN VALIDATION CO
   JAHANIAN F, 1986, IEEE T SOFTWARE ENG, V12, P890, DOI 10.1109/TSE.1986.6313045
   JAHANIAN F, 1990, 20 INT S FAULT TOL C, P148
   JAHANIAN F, 1988, P REAL TIME SYST S
   LIBES D, 1994, EXPLORING EXPECT
   MANNA Z, 1991, TEMPORAL LOGIC CONCU
   Mok A. K., 1985, Proceedings of COMPSAC 85. The IEEE Computer Society's Ninth International Computer Software and Applications Conference (Cat. No.85CH2221-0), P174
   MOSZKOWSKI B, 1994, IFIP TRANS A, V56, P307
   MOSZKOWSKI B, 1985, IEEE COMPUT, V18, P10
   Moszkowski B.C., 1986, Executing Temporal Logic Programs
   RUSHBY J, 1993, P 1 INT S FORM METH, P357
   *S INC, 1994, VER US GUID
   SANKAR S, 1985, P ADA INT C AD US AC, P285
   SCHLOR R, 1993, P EUR C DES AUT PAR, P518
   Stankovic J.A., 1988, Hard real-time systems
   TERWILLIGER RB, 1988, SIGPLAN NOTICES, V23, P103, DOI 10.1145/44326.44337
   Welch Brent., 1999, Practical Programming in Tcl and Tk, V3rd
   ZEDAN H, 2000, P 5 INT C COMP SCI I
   ZHOU S, 1999, IEEE P ICSM99
   ZHOU S, 2003, THESIS DEMONTFORT U
NR 30
TC 5
Z9 7
U1 0
U2 0
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAY
PY 2005
VL 51
IS 5
BP 331
EP 345
DI 10.1016/j.sysare.2004.12.003
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 926QN
UT WOS:000229137800004
DA 2024-07-18
ER

PT J
AU Das, N
AF Das, N
TI More on rearrangeability of combined (2<i>n</i>-1)-stage networks
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE multistage interconnection network (MIN); blocking MIN's; rearrangeable
   networks; topological equivalence; omega-equivalent networks;
   permutation routing
ID MULTISTAGE INTERCONNECTION NETWORKS; SHUFFLE-EXCHANGE NETWORKS;
   ALGORITHMS; BENES
AB This paper considers a class of combined (2n - 1)-stage N x N interconnection networks composed of two n(= log(2)N)-stage omega-equivalent networks M(n) and M'(n). The two networks are concatenated with the last stage of M'(n) overlapped with the first stage of M(n), forming a combined (2n - 1) stage network. Though both Benes network and (2n - 1)-stage shuffle-exchange network belong to this class, the former one is a rearrangeable network, whereas the rearrangeability of the latter one is still an open problem. So far, there is no algorithm, in general, that may determine whether a given (2n - 1)-stage combined network is rearrangeable or not. In this paper, a sufficient condition for rearrangeability of a combined (2n - 1)-stage network has been formulated. An algorithm with time complexity O(Nn) is presented to check it. If it is satisfied, a uniform routing algorithm with time complexity O(Nn) is developed for the combined network. Finally, a novel technique is presented for concatenating two omega-equivalent networks, so that the rearrangeability of the combined network is guaranteed, and hence the basic difference between the topologies of a Benes network and a (2n - 1)-stage shuffle-exchange network has been pointed out. (c) 2004 Elsevier B.V. All rights reserved.
C1 Indian Stat Inst, Adv Comp & Microelect Unit, Kolkata 700035, W Bengal, India.
C3 Indian Statistical Institute; Indian Statistical Institute Kolkata
RP Das, N (corresponding author), Indian Stat Inst, Adv Comp & Microelect Unit, 203,BT Rd, Kolkata 700035, W Bengal, India.
EM ndas@isical.ac.in
CR AGRAWAL DP, 1983, IEEE T COMPUT, V32, P637, DOI 10.1109/TC.1983.1676295
   Benes V.E., 1962, BELL SYST TECH J, V41, P1481
   Çam H, 1999, IEEE T PARALL DISTR, V10, P733, DOI 10.1109/71.780867
   Das N, 2000, J SYST ARCHITECT, V46, P529, DOI 10.1016/S1383-7621(99)00022-3
   FENG T, 1981, IEEE COMPUT, V14, P12
   FENG TY, 1994, IEEE T COMPUT, V43, P1270, DOI 10.1109/12.324560
   Hu Q, 1997, IEEE T COMPUT, V46, P118, DOI 10.1109/12.559812
   LEE KY, 1985, IEEE T COMPUT, V34, P412, DOI 10.1109/TC.1985.1676581
   NASSIMI D, 1981, IEEE T COMPUT, V30, P332, DOI 10.1109/TC.1981.1675791
   OPFERMAN DC, 1971, AT&T TECH J, V50, P1579, DOI 10.1002/j.1538-7305.1971.tb02569.x
   Pan Y, 1999, IEEE COMMUN MAG, V37, P50, DOI 10.1109/35.747249
   RAGHAVENDRA CS, 1991, IEEE T COMPUT, V40, P1057, DOI 10.1109/12.83649
   RAGHAVENDRA CS, 1986, IEEE T COMPUT, V35, P307, DOI 10.1109/TC.1986.1676763
   SHEN X, 1995, IEEE T COMPUT, V44, P1044
   VARMA A, 1988, IEEE T COMMUN, V36, P1138, DOI 10.1109/26.7531
   WU CL, 1980, IEEE T COMPUT, V29, P694, DOI 10.1109/TC.1980.1675651
   Yang YY, 2000, J PARALLEL DISTR COM, V60, P72, DOI 10.1006/jpdc.1999.1595
   YEH YM, 1992, IEEE T COMPUT, V41, P1361, DOI 10.1109/12.177307
NR 18
TC 4
Z9 4
U1 0
U2 1
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAR
PY 2005
VL 51
IS 3
BP 207
EP 222
DI 10.1016/j.sysarc.2004.08.001
PG 16
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 905PB
UT WOS:000227580200004
DA 2024-07-18
ER

PT J
AU Garrido, MJ
   Sanz, C
   Jiménez, M
   Meneses, JM
AF Garrido, MJ
   Sanz, C
   Jiménez, M
   Meneses, JM
TI A flexible architecture for H.263 video coding
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE h.263; FPGA; RISC; intellectual property; low bit-rate video coding;
   pipelined architecture; discrete cosine transform; motion estimation
AB In this paper a flexible and efficient architecture that implements the core of a video coder according to Rec. H.263 is presented. It consists of a RISC processor that controls the scheduling of a set of specialized processors that perform the discrete cosine transform (DCT), the inverse discrete cosine transform (IDCT), the direct and inverse quantization (DQ and IQ), the motion estimation (ME) and the motion compensation (MC). The architecture also includes pre-processing modules for the input video signal from the camera and interfaces for the external video memory and the H.263 stream generation.
   The processors have been written in synthesizeable Verilog and the firmware for the RISC (a commercial processor) has been developed in C language.
   The design has been tested with hardware-software co-simulations in a Verilog testbench using standard video sequences and has also been prototyped onto a development system based on an FPGA and a RISC. It performs 30 QCIF frames/s with a system clock of 12 MHz or 30 CIF frames/s with a system clock of 48 MHz, which is better than other reported designs with similar degree of flexibility. Also, the low frequency system clock makes it suitable for low-power applications such as mobile videotelephony. (C) 2003 Elsevier B.V. All rights reserved.
C1 Univ Politecn Madrid, Dpto Sistemas Elect & Control, EUIT Telecomun, Madrid 28031, Spain.
   Univ Politecn Madrid, Dpto Ingn Elect, ETSI Telecommun, E-28040 Madrid, Spain.
C3 Universidad Politecnica de Madrid; Universidad Politecnica de Madrid
RP Univ Politecn Madrid, Dpto Sistemas Elect & Control, EUIT Telecomun, Ctra Valencia,Km 7, Madrid 28031, Spain.
EM matias@sec.upm.es; cesar@sec.upm.es; mdavia@sec.upm.es;
   meneses@die.upm.es
RI Garrido, Matias/AAC-1040-2019
OI Garrido, Matias/0000-0003-1466-6041; SANZ ALVARO,
   CESAR/0000-0002-2411-9132
CR AKRAMULLAH SM, 2001, IEEE T CIRCUITS SYST, V11
   [Anonymous], ARM7TDMI TECHNICAL R
   [Anonymous], 1995, 138182 ISOIEC
   Fernandez JM, 1996, REAL-TIME IMAGING, V2, P331, DOI 10.1006/rtim.1996.0034
   FERNANDEZ JM, 1998, THESIS U POLITECNICA
   Garrido MJ, 2002, P IEEE RAP SYST PROT, P34, DOI 10.1109/IWRSP.2002.1029735
   Harrand M, 1999, IEEE J SOLID-ST CIRC, V34, P1627, DOI 10.1109/4.799872
   HERRMANN K, 2000, IEEE INT S DEF FAULT, P1665
   HONSAWEK C, 2000, 2000 IEEE AS PAC C C
   *IEEE, 1998, G216 IEEE
   *ISO IEC, 1998, JTC1SC29WG11 ISOIEC
   *ITUT, 1998, H263 ITUT
   JAIN AK, 1981, P IEEE MAR, V69
   Jang SK, 2000, IEEE T CONSUM ELECTR, V46, P191, DOI 10.1109/30.826398
   Lienhart G, 2000, IEEE INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS - 2000 DIGEST OF TECHNICAL PAPERS, P320, DOI 10.1109/ICCE.2000.854657
   NGUYEN TPQ, 1999, PERFORMANCE ANAL H26
   Rao K.R, 2014, DISCRETE COSINE TRAN
   SANZ C, 1999, DES AUT TEST EUR C U, P75
   SANZ C., 1998, DES AUT TEST EUR C, P45
   *SIDSA, SEM DES SOL
   *TEL RES, 1995, VID COD TEST MOD
   OV6620 SINGLE CHIP C
   APEX 20 K PROGRAMMAB
   HIGH SPEED 3I BIT DI
NR 24
TC 4
Z9 4
U1 0
U2 0
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD DEC
PY 2003
VL 49
IS 12-15
BP 641
EP 661
DI 10.1016/S1383-7621(03)00094-8
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 752LK
UT WOS:000187162000011
DA 2024-07-18
ER

PT J
AU Feil, M
   Uhl, A
AF Feil, M
   Uhl, A
TI Motion-compensated wavelet packet zerotree video coding on
   multicomputers
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE wavelet packets; video coding; MIMD architectures; data distribution;
   parallel algorithms; motion compensation
ID IMAGE COMPRESSION; PARALLEL IMPLEMENTATIONS; MULTIPROCESSOR-SYSTEM;
   ARCHITECTURES; ALGORITHMS; TRANSFORM
AB In this work we describe and analyze algorithms for advanced video coding on distributed memory MIMD architectures. In particular, we consider a wavelet packet based codec using the concept of zerotree encoding. The main contribution of this work is the design of a parallel motion-compensated video coder composed of a wavelet packet decomposition in conjunction with the best basis algorithm followed by zerotree coding. Whereas two sensible parallelization techniques can be employed for the wavelet packet decomposition (subband based partitioning and stripe partitioning), the zerotree coding and motion compensation stages only allow one reasonable parallelization method (stripe partitioning). We investigate the advantages and drawbacks of the resulting different overall data distribution strategies and show experimental results obtained on a Siemens hpcLine cluster and a Cray T3E. (C) 2003 Elsevier B.V. All rights reserved.
C1 Salzburg Univ, Dept Comp Sci, A-5020 Salzburg, Austria.
   Salzburg Univ, RIST, A-5020 Salzburg, Austria.
C3 Salzburg University; Salzburg University
RP Uhl, A (corresponding author), Salzburg Univ, Dept Comp Sci, Jakob Haringerstr 2, A-5020 Salzburg, Austria.
EM mfeil@cosy.sbg.ac.at; uhl@cosy.sbg.ac.at
CR Ahmad I, 2001, PARALLEL COMPUT, V27, P823, DOI 10.1016/S0167-8191(00)00099-5
   AKRAMULLAH SM, 1995, J PARALLEL DISTR COM, V30, P129, DOI 10.1006/jpdc.1995.1133
   [Anonymous], 1998, Wavelet Image and Video Compression
   [Anonymous], 2002, JPEG2000: Image Compression Fundamentals, Standards, and Practice
   Cheng PY, 1996, P SOC PHOTO-OPT INS, V2753, P64, DOI 10.1117/12.243588
   Chui C. K., 1992, An Introduction to Wavelets, DOI 10.2307/2153134
   COIFMAN RR, 1992, IEEE T INFORM THEORY, V38, P713, DOI 10.1109/18.119732
   Creusere CD, 1996, P SOC PHOTO-OPT INS, V2668, P82, DOI 10.1117/12.235405
   Feil M, 2002, 10TH EUROMICRO WORKSHOP ON PARALLEL, DISTRIBUTED AND NETWORK-BASED PROCESSING, PROCEEDINGS, P353, DOI 10.1109/EMPDP.2002.994309
   Feil M, 1999, LECT NOTES COMPUT SC, V1557, P367
   Feil M., 2000, Proceedings 14th International Parallel and Distributed Processing Symposium. IPDPS 2000, P793, DOI 10.1109/IPDPS.2000.846066
   Feil M, 2001, PROC SPIE, V4313, P52, DOI 10.1117/12.420803
   FEIL M, IN PRESS REAL TIME I
   Feil M., 2000, P 8 EUR WORKSH PAR D, P351
   FEIL M, 2002, P 16 INT PAR DISTR P, P128
   Furht B., 1997, Motion estimation algorithms for video compression
   GOIRAND E, 1995, APPL WAVELET TRANSFO, P275
   Goldschneider JR, 1999, IEEE T IMAGE PROCESS, V8, P1305, DOI 10.1109/83.784444
   He Y, 1999, LECT NOTES COMPUT SC, V1557, P306
   HOPPER T, 1994, P SOC PHOTO-OPT INS, V2242, P180, DOI 10.1117/12.170023
   HSU WL, 1997, VIDEO DATA COMPRESSI, P55
   Kutil R, 2002, PROC SPIE, V4674, P61
   Kutil R, 2001, PROC SPIE, V4313, P61, DOI 10.1117/12.451060
   KUTIL R, 2001, LECT NOTES COMPUTER, V2150, P674
   Marpe D, 1998, IEE P-VIS IMAGE SIGN, V145, P391, DOI 10.1049/ip-vis:19982457
   Meerwald P., 2002, P INT PAR DISTR PROC, P2
   Meyer FG, 2000, IEEE T IMAGE PROCESS, V9, P792, DOI 10.1109/83.841526
   Öktem R, 2002, J ELECTRON IMAGING, V11, P257, DOI 10.1117/1.1455009
   Pan SB, 1996, IEEE T CIRC SYST VID, V6, P67, DOI 10.1109/76.486421
   Rajpoot NM, 2001, 2001 INTERNATIONAL CONFERENCE ON IMAGE PROCESSING, VOL III, PROCEEDINGS, P816, DOI 10.1109/ICIP.2001.958245
   Ramchandran K, 1993, IEEE T IMAGE PROCESS, V2, P160, DOI 10.1109/83.217221
   Rothlubbers C, 1997, P SOC PHOTO-OPT INS, V3166, P46, DOI 10.1117/12.279634
   Said A, 1996, IEEE T CIRC SYST VID, V6, P243, DOI 10.1109/76.499834
   SAITO N, 1994, P SOC PHOTO-OPT INS, V2303, P2, DOI 10.1117/12.188763
   SCHELL T, 2001, ADV FUZZY SYSTEMS EV, P293
   SCHELL T, 2002, P 3 IEEE BEN SIGN PR, P225
   Sodagar I, 1999, IEEE T CIRC SYST VID, V9, P244, DOI 10.1109/76.752092
   Tan M, 1999, INT J PARALLEL PROG, V27, P195, DOI 10.1023/A:1018785512609
   Tischler F, 2002, LECT NOTES COMPUT SC, V2474, P183
   Wickerhauser M.V., 1994, Adapted wavelet analysis from theory to software, V1st
   XIONG Z, 1988, IEEE T IMAGE PROCESS, V7, P892
NR 41
TC 2
Z9 2
U1 0
U2 0
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2003
VL 49
IS 3
BP 75
EP 87
DI 10.1016/S1383-7621(03)00058-4
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 734VT
UT WOS:000186079200003
DA 2024-07-18
ER

PT J
AU Yan, XX
   Zheng, CF
   Tang, YL
   Huo, YC
   Jin, ML
AF Yan, Xixi
   Zheng, Chengfu
   Tang, Yongli
   Huo, Yachao
   Jin, Minglu
TI Dynamic forward secure searchable encryption scheme with phrase search
   for smart healthcare
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Smart healthcare; Searchable encryption; Forward secure; Phrase search
AB The phrase searchable encryption scheme improves search efficiency and accuracy by searching a set of consecutive keywords from ciphertext. However, most current phrase searchable encryption schemes still don't support dynamic data updates in practical application scenarios such as smart healthcare due to forward security issues. In this article, a dynamic forward secure searchable encryption scheme with phrase search for smart healthcare systems is proposed. On the one hand, we adopt a state chain structure to construct an inverted index, which contains the location of keywords so as to achieve phrase search. On the other hand, we have added a modification operation that modifies the location of keywords directly by traversing the inverted index to achieve indexes update. In this way, the efficiency of data updating can be raised greatly because the update operation of first-delete-then-add is avoided in the previous phrase search scheme. The scheme is proved to satisfy the forward security in the leaked search pattern and access pattern since the server cannot know the updated state of updated files in the state chain index structure which is randomly generated by the client. Experimental results show that the proposed scheme has higher search accuracy and efficiency which can save at least 50 ms in search time compared to other related schemes.
C1 [Yan, Xixi; Tang, Yongli] Henan Polytech Univ, Sch Software, Network Informat Secur & Cryptog Lab, Jiaozuo 454000, Peoples R China.
   [Zheng, Chengfu; Huo, Yachao; Jin, Minglu] Henan Polytech Univ, Network Informat Secur & Cryptog Lab, Jiaozuo 454000, Peoples R China.
   [Zheng, Chengfu] Henan Polytech Univ, Sch Software, Jiaozuo, Peoples R China.
C3 Henan Polytechnic University; Henan Polytechnic University; Henan
   Polytechnic University
RP Zheng, CF (corresponding author), Henan Polytech Univ, Sch Software, Jiaozuo, Peoples R China.
EM chengfu_5@163.com
FU Henan Key Laboratory of Network Cryptography Technology [LNCT2022-A11]
FX <BOLD>Acknowledgements</BOLD> This work was supported by Henan Key
   Laboratory of Network Cryptography Technology [grant number
   LNCT2022-A11] . And we would like to thank the editors and reviewers for
   their efforts and the foundation for their support.
CR Bag S, 2022, SECRYPT : PROCEEDINGS OF THE 19TH INTERNATIONAL CONFERENCE ON SECURITY AND CRYPTOGRAPHY, P366, DOI 10.5220/0011273600003283
   Bost R, 2016, CCS'16: PROCEEDINGS OF THE 2016 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P1143, DOI 10.1145/2976749.2978303
   Cao N, 2014, IEEE T PARALL DISTR, V25, P222, DOI 10.1109/TPDS.2013.45
   Chang Y.-C., Privacy Preserving Keyword Searches on Remote Encrypted Data
   Gan QQ, 2022, IEEE T SERV COMPUT, V15, P3566, DOI 10.1109/TSC.2021.3087155
   Ge XR, 2022, IEEE T NETW SCI ENG, V9, P377, DOI 10.1109/TNSE.2021.3117587
   Ge XR, 2021, IEEE INTERNET THINGS, V8, P12902, DOI 10.1109/JIOT.2021.3063855
   Guo C, 2020, IEEE T SERV COMPUT, V13, P1034, DOI 10.1109/TSC.2017.2768045
   Lakshmi G.J., 2021, EAI Endorsed Trans. Pervasive Health Technol., V7, pe4, DOI [10.4108/eai.15-7-2021.170296.-e4, DOI 10.4108/EAI.15-7-2021.170296.-E4]
   Li MC, 2015, 2015 12TH INTERNATIONAL CONFERENCE ON INFORMATION TECHNOLOGY - NEW GENERATIONS, P174, DOI 10.1109/ITNG.2015.33
   Liang YR, 2021, J SYST ARCHITECT, V119, DOI 10.1016/j.sysarc.2021.102255
   Liu YR, 2022, FUTURE GENER COMP SY, V128, P178, DOI 10.1016/j.future.2021.10.009
   Ma MM, 2020, J INF SECUR APPL, V50, DOI 10.1016/j.jisa.2019.102429
   Poon HT, 2019, IEEE T CLOUD COMPUT, V7, P1002, DOI 10.1109/TCC.2017.2709316
   Shen M, 2019, IEEE INTERNET THINGS, V6, P1998, DOI 10.1109/JIOT.2018.2871607
   Song DXD, 2000, P IEEE S SECUR PRIV, P44, DOI 10.1109/SECPRI.2000.848445
   Song XF, 2020, IEEE T DEPEND SECURE, V17, P912, DOI 10.1109/TDSC.2018.2822294
   Stefanov E, 2014, 21ST ANNUAL NETWORK AND DISTRIBUTED SYSTEM SECURITY SYMPOSIUM (NDSS 2014), DOI 10.14722/ndss.2014.23298
   Wang K, 2022, IEEE T INTELL TRANSP, V23, P22607, DOI 10.1109/TITS.2022.3177899
   Wang K, 2022, IEEE T IND INFORM, V18, P1991, DOI 10.1109/TII.2021.3064691
   Yin H, 2022, J SYST ARCHITECT, V128, DOI 10.1016/j.sysarc.2022.102533
   Yinqi Tang, 2012, Proceedings of the 2012 32nd International Conference on Distributed Computing Systems Workshops (ICDCS Workshops), P471, DOI 10.1109/ICDCSW.2012.89
   Zeng M, 2022, IEEE T CLOUD COMPUT, V10, P426, DOI 10.1109/TCC.2019.2944367
   Zhang YP, 2016, PROCEEDINGS OF THE 25TH USENIX SECURITY SYMPOSIUM, P707
   Zheng JB, 2021, MICROSYST TECHNOL, V27, P1721, DOI 10.1007/s00542-019-04515-y
   Zittrower S, 2012, IEEE GLOB COMM CONF, P764, DOI 10.1109/GLOCOM.2012.6503205
NR 26
TC 2
Z9 2
U1 4
U2 10
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2023
VL 144
AR 103003
DI 10.1016/j.sysarc.2023.103003
EA OCT 2023
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA W0SX1
UT WOS:001088826000001
OA hybrid
DA 2024-07-18
ER

PT J
AU Li, GL
   Ma, X
   Yu, QC
   Liu, L
   Liu, HX
   Wang, XY
AF Li, Guangli
   Ma, Xiu
   Yu, Qiuchu
   Liu, Lei
   Liu, Huaxiao
   Wang, Xueying
TI CoAxNN: Optimizing on-device deep learning with conditional approximate
   neural networks
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE On-device deep learning; Efficient neural networks; Model approximation
   and optimization
ID INFERENCE
AB While deep neural networks have achieved superior performance in a variety of intelligent applications, the increasing computational complexity makes them difficult to be deployed on resource-constrained devices. To improve the performance of on-device inference, prior studies have explored various approximate strategies, such as neural network pruning, to optimize models based on different principles. However, when combining these approximate strategies, a large parameter space needs to be explored. Meanwhile, different configuration parameters may interfere with each other, damaging the performance optimization effect. In this paper, we propose a novel model optimization framework, CoAxNN, which effectively combines different approximate strategies, to facilitate on-device deep learning via model approximation. Based on the principles of different approximate optimizations, our approach constructs the design space and automatically finds reasonable configurations through genetic algorithm-based design space exploration. By combining the strengths of different approximation methods, CoAxNN enables efficient conditional inference for models at runtime. We evaluate our approach by leveraging state-of-the-art neural networks on a representative intelligent edge platform, Jetson AGX Orin. The experimental results demonstrate the effectiveness of CoAxNN, which achieves up to 1.53x speedup while reducing energy by up to 34.61%, with trivial accuracy loss on CIFAR-10/100 and CINIC-10 datasets.
C1 [Li, Guangli; Yu, Qiuchu; Wang, Xueying] Chinese Acad Sci, Inst Comp Technol, State Key Lab Processors, Beijing, Peoples R China.
   [Li, Guangli; Yu, Qiuchu; Wang, Xueying] Univ Chinese Acad Sci, Beijing, Peoples R China.
   [Ma, Xiu; Liu, Lei; Liu, Huaxiao] Jilin Univ, Coll Comp Sci & Technol, Changchun, Peoples R China.
   [Ma, Xiu; Liu, Lei; Liu, Huaxiao] Jilin Univ, MOE Key Lab Symbol Computat & Knowledge Engn, Changchun, Peoples R China.
C3 Chinese Academy of Sciences; Institute of Computing Technology, CAS;
   Chinese Academy of Sciences; University of Chinese Academy of Sciences,
   CAS; Jilin University; Jilin University
RP Wang, XY (corresponding author), Chinese Acad Sci, Inst Comp Technol, State Key Lab Processors, Beijing, Peoples R China.; Wang, XY (corresponding author), Univ Chinese Acad Sci, Beijing, Peoples R China.
EM liguangli@ict.ac.cn; maxiu18@mails.jlu.edu.cn;
   yuqiuchu19@mails.ucas.ac.cn; liulei@jlu.edu.cn; liuhuaxiao@jlu.edu.cn;
   wangxueying@ict.ac.cn
RI lei, liu/HTR-5486-2023; 王, 雪/JWO-6252-2024; 王, 雪莹/JKJ-5767-2023
OI 王, 雪莹/0000-0002-7835-113X
FU National Key Ramp;D Program of China [2021ZD0110101]; National Natural
   Science Foundation of China [62232015, 62302479]; China Postdoctoral
   Science Foundation [2023M733566]; CCF-Baidu Open Fund, China
FX This work is supported by the National Key R&D Program of China
   (2021ZD0110101) , the National Natural Science Foundation of China
   (62232015, 62302479) , the China Postdoctoral Science Foundation
   (2023M733566) , and the CCF-Baidu Open Fund, China.
CR Anwar S, 2017, ACM J EMERG TECH COM, V13, DOI 10.1145/3005348
   Cai L., 2021, IEEE IJCNN, P1, DOI DOI 10.1109/IJCNN52387.2021.9534116
   Cai LH, 2021, INT C PATT RECOG, P224, DOI 10.1109/ICPR48806.2021.9412993
   Chen XZ, 2017, PROC CVPR IEEE, P6526, DOI 10.1109/CVPR.2017.691
   Chen YM, 2022, KNOWL-BASED SYST, V238, DOI 10.1016/j.knosys.2021.107876
   Chen YM, 2021, NEUROCOMPUTING, V451, P35, DOI 10.1016/j.neucom.2021.04.063
   Darlow L. N., 2018, arXiv
   Dean J., 2015, NIPS DEEP LEARNING R
   Deb K, 2014, IEEE T EVOLUT COMPUT, V18, P577, DOI 10.1109/TEVC.2013.2281535
   Ding YD, 2022, NEUROCOMPUTING, V477, P85, DOI 10.1016/j.neucom.2021.12.002
   Dong XY, 2019, ADV NEUR IN, V32
   Dong XY, 2017, PROC CVPR IEEE, P1895, DOI 10.1109/CVPR.2017.205
   Esser Steven K, 2020, INT C LEARN REPR ICL
   Fang BY, 2020, 2020 IEEE/ACM SYMPOSIUM ON EDGE COMPUTING (SEC 2020), P84, DOI 10.1109/SEC50012.2020.00014
   Figurnov M, 2017, PROC CVPR IEEE, P1790, DOI 10.1109/CVPR.2017.194
   Guo YW, 2016, ADV NEUR IN, V29
   Han S, 2015, ADV NEUR IN, V28
   HASSIBI B, 1993, 1993 IEEE INTERNATIONAL CONFERENCE ON NEURAL NETWORKS, VOLS 1-3, P293, DOI 10.1109/ICNN.1993.298572
   Hassibi B., 1993, P ADV NEUR INF PROC, P164
   He KM, 2016, PROC CVPR IEEE, P770, DOI 10.1109/CVPR.2016.90
   He Y, 2018, PROCEEDINGS OF THE TWENTY-SEVENTH INTERNATIONAL JOINT CONFERENCE ON ARTIFICIAL INTELLIGENCE, P2234
   He Y, 2019, PROC CVPR IEEE, P4335, DOI 10.1109/CVPR.2019.00447
   He Y, 2020, IEEE T CYBERNETICS, V50, P3594, DOI 10.1109/TCYB.2019.2933477
   He YH, 2018, LECT NOTES COMPUT SC, V11211, P815, DOI 10.1007/978-3-030-01234-2_48
   He YH, 2017, IEEE I CONF COMP VIS, P1398, DOI 10.1109/ICCV.2017.155
   Holland J.H., 1992, Adaptation in Natural and Artificial Systems, DOI DOI 10.7551/MITPRESS/1090.001.0001
   Horn J., 1993, Multiobjective optimization using the niched pareto genetic algorithm
   Jayakodi NK, 2018, IEEE T COMPUT AID D, V37, P2881, DOI 10.1109/TCAD.2018.2857338
   Jo J., 2023, IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst.
   Krizhevsky Alex, 2009, LEARNING MULTIPLE LA
   Li GL, 2022, J SYST ARCHITECT, V124, DOI 10.1016/j.sysarc.2022.102431
   Li GL, 2020, IEEE T COMPUT AID D, V39, P3614, DOI 10.1109/TCAD.2020.3013050
   Li P., 2022, P INT JOINT C ART IN, P3236
   Li YW, 2022, PROC CVPR IEEE, P191, DOI 10.1109/CVPR52688.2022.00029
   Liang ZW, 2022, IEEE IMAGE PROC, P1246, DOI 10.1109/ICIP46576.2022.9897574
   Lin SH, 2019, PROC CVPR IEEE, P2785, DOI 10.1109/CVPR.2019.00290
   Liu Z, 2019, INTERACT LEARN ENVIR, V27, P598, DOI 10.1080/10494820.2019.1610449
   Luo JH, 2017, IEEE I CONF COMP VIS, P5068, DOI 10.1109/ICCV.2017.541
   Mohammadi A, 2017, IEEE SYS MAN CYBERN, P2051, DOI 10.1109/SMC.2017.8122921
   Panda P, 2016, DES AUT TEST EUROPE, P475
   Park G, 2022, ELECTRONICS-SWITZ, V11, DOI 10.3390/electronics11071101
   Park K, 2020, DES AUT CON
   Plochaet J., 2023, P IEEE CVF C COMP VI, P4481
   Qian Y., 2023, IEEE Trans. Neural Netw. Learn. Syst
   Russakovsky O, 2015, INT J COMPUT VISION, V115, P211, DOI 10.1007/s11263-015-0816-y
   Teerapittayanon S, 2016, INT C PATT RECOG, P2464, DOI 10.1109/ICPR.2016.7900006
   Wang KZ, 2017, IEEE T CIRC SYST VID, V27, P2591, DOI 10.1109/TCSVT.2016.2589879
   Wang Y, 2020, IEEE J-STSP, V14, P623, DOI 10.1109/JSTSP.2020.2979669
   Xin Yang, 2019, Pattern Recognition and Computer Vision. Second Chinese Conference, PRCV 2019. Proceedings. Lecture Notes in Computer Science (LNCS 11857), P373, DOI 10.1007/978-3-030-31654-9_32
   Yang Y, 2022, DES AUT TEST EUROPE, P568, DOI 10.23919/DATE54114.2022.9774567
   Zhuang X., 2023, ICASSP 2023, P1
NR 51
TC 1
Z9 1
U1 2
U2 5
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2023
VL 143
AR 102978
DI 10.1016/j.sysarc.2023.102978
EA SEP 2023
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA S4UG4
UT WOS:001071128000001
DA 2024-07-18
ER

PT J
AU Luo, K
   Ouyang, T
   Zhou, Z
   Chen, X
AF Luo, Ke
   Ouyang, Tao
   Zhou, Zhi
   Chen, Xu
TI BeeFlow: Behavior tree-based Serverless workflow modeling and scheduling
   for resource-constrained edge clusters
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Edge computing; Serverless computing; Serverless workflow; Behavior
   tree; Workflow modeling; Workflow scheduling
AB Serverless computing has gained popularity in edge computing due to its flexible features, including the pay-per-use pricing model, auto-scaling capabilities, and multi-tenancy support. Complex Serverless-based applications typically rely on Serverless workflows (also known as Serverless function orchestration) to express task execution logic, and numerous application-and system-level optimization techniques have been developed for Serverless workflow scheduling. However, there has been limited exploration of optimizing Serverless workflow scheduling in edge computing systems, particularly in high-density, resource-constrained environments such as system-on-chip clusters and single-board-computer clusters. In this work, we discover that existing Serverless workflow scheduling techniques typically assume models with limited expressiveness and cause significant resource contention. To address these issues, we propose modeling Serverless workflows using behavior trees, a novel and fundamentally different approach from existing directed-acyclic-graph-and state machine-based models. Behavior tree-based modeling allows for easy analysis without compromising workflow expressiveness. We further present observations derived from the inherent tree structure of behavior trees for contention-free function collections and awareness of exact and empirical concurrent function invocations. Based on these observations, we introduce BeeFlow, a behavior tree-based Serverless workflow system tailored for resource-constrained edge clusters. Experimental results demonstrate that BeeFlow achieves up to 3.2x speedup in a high-density, resource-constrained edge testbed and 2.5x speedup in a high-profile cloud testbed, compared with the state-of-the-art. BeeFlow also demonstrates superior robustness in scenarios with heavy system workloads.
C1 [Luo, Ke; Ouyang, Tao; Zhou, Zhi; Chen, Xu] Sun Yat Sen Univ, Sch Comp Sci & Engn, Higher Educ Megactr, 132 Waihuan East Rd, Guangzhou 510006, Peoples R China.
C3 Sun Yat Sen University
RP Chen, X (corresponding author), Sun Yat Sen Univ, Sch Comp Sci & Engn, Higher Educ Megactr, 132 Waihuan East Rd, Guangzhou 510006, Peoples R China.
EM chenxu35@mail.sysu.edu.cn
RI Zhou, Zhi/AAS-1383-2020
OI Zhou, Zhi/0000-0003-0307-266X; Luo, Ke/0000-0003-0118-7236
FU National Science Foundation of China [61972432]; Program for Guangdong
   Introducing Innovative and Entrepreneurial Teams, China [2017ZT07X355]
FX We would like to thank the anonymous reviewers for their insightful and
   constructive feedback. This work was supported in part by the National
   Science Foundation of China (No. 61972432) ; the Program for Guangdong
   Introducing Innovative and Entrepreneurial Teams, China (No.
   2017ZT07X355).
CR Adhikari M, 2019, ACM COMPUT SURV, V52, DOI 10.1145/3325097
   Akkus IE, 2018, PROCEEDINGS OF THE 2018 USENIX ANNUAL TECHNICAL CONFERENCE, P923
   Alibaba Cloud, 2023, FUNCT COMP
   Amazon, 2023, AM STAT LANG
   Amazon, 2023, AWS LAMBD
   Amazon, 2023, AWS STEP FUNCT
   Ao LX, 2018, PROCEEDINGS OF THE 2018 ACM SYMPOSIUM ON CLOUD COMPUTING (SOCC '18), P263, DOI 10.1145/3267809.3267815
   Apache Openwhisk, 2023, OP SOURC SERV CLOUD
   Aslam Masood, 2021, 2021 Digital Image Computing: Techniques and Applications (DICTA), P01, DOI 10.1109/DICTA52665.2021.9647409
   AWS SWF, 2023, AWS LAMBD TASKS
   Cadence, 2023, FAULT TOLER STAT COD
   Cai ZX, 2021, AAAI CONF ARTIF INTE, V35, P6058
   Carver Benjamin, 2020, SoCC '20: Proceedings of the 11th ACM Symposium on Cloud Computing, P1, DOI 10.1145/3419111.3421286
   Cicconetti C, 2022, PERVASIVE MOB COMPUT, V86, DOI 10.1016/j.pmcj.2022.101689
   CNCF, 2023, SERV WORKFL
   Colledanchise M, 2022, Arxiv, DOI arXiv:1709.00084
   Daw N, 2020, PROCEEDINGS OF THE 2020 21ST INTERNATIONAL MIDDLEWARE CONFERENCE (MIDDLEWARE '20), P356, DOI 10.1145/3423211.3425690
   Deelman E, 2015, FUTURE GENER COMP SY, V46, P17, DOI 10.1016/j.future.2014.10.008
   Demir M.A., 2020, THESIS, P90
   Deng SG, 2022, IEEE T PARALL DISTR, V33, P2346, DOI 10.1109/TPDS.2021.3137380
   Deng XH, 2024, IEEE T IND INFORM, V20, P1445, DOI 10.1109/TII.2023.3245681
   Firefly, 2023, CSR1 N10R3399
   Gackstatter P, 2022, 2022 22ND IEEE/ACM INTERNATIONAL SYMPOSIUM ON CLUSTER, CLOUD AND INTERNET COMPUTING (CCGRID 2022), P140, DOI 10.1109/CCGrid54584.2022.00023
   Google, 2023, CLOUD FUNCT
   Google, 2023, GOOGL CLOUD WORKFL
   Gupta Tanmay, 2023, 2023 IEEE/CVF Conference on Computer Vision and Pattern Recognition (CVPR), P14953, DOI 10.1109/CVPR52729.2023.01436
   Hassan HB, 2021, J CLOUD COMPUT-ADV S, V10, DOI 10.1186/s13677-021-00253-7
   Iovino M, 2022, ROBOT AUTON SYST, V154, DOI 10.1016/j.robot.2022.104096
   Iovino M, 2021, IEEE INT CONF ROBOT, P4591, DOI 10.1109/ICRA48506.2021.9562088
   Jaeger, 2023, OP SOURC END TO END
   Jonas E., 2019, arXiv, DOI DOI 10.48550/ARXIV.1902.03383
   K3s, 2023, LIGHTW KUB
   Kafka Documentation, 2023, KAFKA DOCUMENTATION
   Krämer M, 2021, J CLOUD COMPUT-ADV S, V10, DOI 10.1186/s13677-021-00229-7
   KubeEdge, 2023, KUB NAT EDG COMP FRA
   Kubernetes, 2023, NAM
   Li ZJ, 2022, PROCEEDINGS OF THE 2022 USENIX ANNUAL TECHNICAL CONFERENCE, P53
   Li ZJ, 2022, ACM COMPUT SURV, V54, DOI 10.1145/3508360
   Li ZJ, 2022, ASPLOS '22: PROCEEDINGS OF THE 27TH ACM INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS, P782, DOI 10.1145/3503222.3507717
   Linux Kernel, 2023, CONTR GROUPS
   Lyu X, 2022, PROCEEDINGS OF THE 5TH INTERNATIONAL WORKSHOP ON EDGE SYSTEMS, ANALYTICS AND NETWORKING (EDGESYS'22), P49, DOI 10.1145/3517206.3526274
   Mahgoub A, 2021, PROCEEDINGS OF THE 2021 USENIX ANNUAL TECHNICAL CONFERENCE, P973
   Microsoft, 2023, AZ LOG APPS
   Microsoft, 2023, AZ FUNCT
   MinIO, 2023, MULT OBJ STOR
   NATS, 2023, CONN TECHN AD EDG DI
   NATS Docs, 2023, CONF LIM
   OpenFaaS, 2023, SERV FUNCT MAD SIMPL
   OpenTelemetry, 2023, HIGH QUAL UB PORT TE
   Poojara SR, 2022, FUTURE GENER COMP SY, V130, P91, DOI 10.1016/j.future.2021.12.012
   Prometheus, 2023, MON SYST TIM SER DAT
   Rajput KR, 2022, 2022 IEEE INTERNATIONAL CONFERENCE ON EDGE COMPUTING & COMMUNICATIONS (IEEE EDGE 2022), P93, DOI 10.1109/EDGE55608.2022.00024
   Rong Wu, 2011, 2011 Seventh International Conference on Semantics Knowledge and Grid, P28, DOI 10.1109/SKG.2011.46
   Roy RB, 2022, PPOPP'22: PROCEEDINGS OF THE 27TH ACM SIGPLAN SYMPOSIUM ON PRINCIPLES AND PRACTICE OF PARALLEL PROGRAMMING, P46, DOI 10.1145/3503221.3508407
   Schleier-Smith J, 2021, COMMUN ACM, V64, P76, DOI 10.1145/3406011
   Singhvi A, 2021, PROCEEDINGS OF THE 2021 ACM SYMPOSIUM ON CLOUD COMPUTING (SOCC '21), P138, DOI 10.1145/3472883.3486981
   Styrud J, 2022, IEEE INT CONF ROBOT, P11511, DOI 10.1109/ICRA46639.2022.9812086
   Temporal, 2023, OP SOURC DUR EX PLAT
   Wang LL, 2023, IEEE T INTELL TRANSP, V24, P10012, DOI 10.1109/TITS.2023.3274307
   Wang S, 2022, IEEE T NETW SERV MAN, V19, P3587, DOI 10.1109/TNSM.2022.3181145
   wfcommons, 2023, COLL WORKFL EX INST
   Xie RC, 2023, IEEE T IND INFORM, V19, P8242, DOI 10.1109/TII.2022.3217477
   Xu MW, 2022, 2022 IEEE/ACM 7TH SYMPOSIUM ON EDGE COMPUTING (SEC 2022), P216, DOI 10.1109/SEC54971.2022.00024
   Zhang L, 2022, Arxiv, DOI [arXiv:2212.12842, 10.48550/arXiv.2212, DOI 10.48550/ARXIV.2212]
   Zhao Liang, 2024, IEEE Transactions on Mobile Computing, V23, P4259, DOI 10.1109/TMC.2023.3289611
   Zheng SJ, 2023, FUTURE GENER COMP SY, V144, P105, DOI 10.1016/j.future.2023.02.013
   Zhou Z, 2019, P IEEE, V107, P1738, DOI 10.1109/JPROC.2019.2918951
NR 67
TC 0
Z9 0
U1 8
U2 14
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2023
VL 143
AR 102968
DI 10.1016/j.sysarc.2023.102968
EA AUG 2023
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA S4IW9
UT WOS:001070831100001
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Tang, CY
   Sha, ZB
   Li, J
   Lin, HD
   Chen, L
   Cai, ZG
   Liao, JW
AF Tang, Chengyong
   Sha, Zhibing
   Li, Jun
   Lin, Haodong
   Chen, Lei
   Cai, Zhigang
   Liao, Jianwei
TI Cache eviction for SSD-HDD hybrid storage based on sequential packing
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Hybrid storage; Hard disk drives (HDDs); Solid-state drives (SSDs);
   Sequential packing; Batch eviction
AB Hybrid storage systems consist of NAND flash-based solid-state drives (SSDs) and conventional hard disk drives (HDDs). In which, the SSD device commonly acts as a cache for HDDs, to not only reduce overall power consumption, but also enhance responsiveness of a system. Cache eviction, which is responsible for moving the data out of SSD during garbage collection (GC) so as to maximize the use efficiency of cache, may greatly affect normal I/O processing. This paper proposes a technique of sequential packing-based cache eviction, which groups the flushed data pages in the GC block, with the (cold) sequential address data located in other SSD blocks. Then, the packed data pages can be flushed together onto the lower level storage of HDDs, to fully use their high sequential bandwidth. As a result, our approach can cut down negative effects of write amplification on the SSD cache, and contribute to better I/O performance of SSD-HDD hybrid storage.
C1 [Tang, Chengyong; Sha, Zhibing; Li, Jun; Lin, Haodong; Cai, Zhigang; Liao, Jianwei] Southwest Univ, Chongqing, Peoples R China.
   [Chen, Lei] Chongqing Aerosp Polytech Coll, Chongqing, Peoples R China.
C3 Southwest University - China
RP Liao, JW (corresponding author), Southwest Univ, Chongqing, Peoples R China.
EM tangcy101@gmail.com; liaotoad@gmail.com
RI tang, cheng/KLD-8823-2024; Liao, Jianwei/C-5339-2016; Li,
   Jun/AHE-0453-2022
OI Li, Jun/0000-0001-5235-6496; hao dong, lin/0000-0002-3800-4539; Tang,
   Chengyong/0000-0003-0759-4377
FU Research Project of Educa-tion Department of Hunan Province [20C1472];
   Southwest University Postgraduate Scientific Research Innovation Project
   [SWUS23091]
FX Acknowledgments This work is partially supported by the Research Project
   of Educa-tion Department of Hunan Province (No. 20C1472) , and the
   Southwest University Postgraduate Scientific Research Innovation Project
   (No. SWUS23091) .
CR [Anonymous], 2010, USENIX ATC
   Bucy J.S., 2008, DISKSIM SIMULATION E
   Chen F., 2011, ACM ICS
   Chen F, 2006, ISLPED '06: Proceedings of the 2006 International Symposium on Low Power Electronics and Design, P412, DOI 10.1109/LPE.2006.4271878
   Elyasi N, 2017, TWENTY-SECOND INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXII), P375, DOI 10.1145/3037697.3037728
   Han K., 2019, TOCS
   Hoseinzadeh M, 2019, Arxiv, DOI arXiv:1904.11560
   Hsieh J.W., 2005, P 2005 ACM S APPL CO, P838
   Hu Y, 2013, IEEE T COMPUT, V62, P1141, DOI 10.1109/TC.2012.60
   Hu Yang, 2012, TC
   Jang M., 2022, JSA
   Ji C., 2019, TOCS
   Kgil T, 2008, CONF PROC INT SYMP C, P327, DOI 10.1109/ISCA.2008.32
   Lee C, 2017, SYSTOR'17: PROCEEDINGS OF THE 10TH ACM INTERNATIONAL SYSTEMS AND STORAGE CONFERENCE, DOI 10.1145/3078468.3078479
   Lee H.J., 2008, USENIX HOTPOWER
   Liu X, 2013, PROC VLDB ENDOW, V6, P541, DOI 10.14778/2536354.2536355
   Liu Y., 2022, JSA
   Lu Y., 2013, FAST
   Narayanan D, 2008, PROCEEDINGS OF THE 6TH USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES (FAST '08), P253
   Oh Y., 2012, FAST
   QIAN Y, 2013, IEEE 29 S MASS STOR, P1, DOI DOI 10.1109/MSST.2013.6558432
   Ren J., 2021, JSA
   Ren J, 2011, INT S HIGH PERF COMP, P278, DOI 10.1109/HPCA.2011.5749736
   Ren ZJ, 2016, IEEE INT CONF CLOUD, P343, DOI [10.1109/CLOUD.2016.0053, 10.1109/CLOUD.2016.51]
   Shi XH, 2020, ACM T ARCHIT CODE OP, V17, DOI 10.1145/3377705
   Singh G, 2022, CONF PROC INT SYMP C, P320, DOI 10.1145/3470496.3527442
   Soundrarajan G., 2010, USENIX FAST
   Wan JG, 2017, INT PARALL DISTRIB P, P102, DOI 10.1109/IPDPS.2017.54
   Wang S., 2020, USENIX FAST
   Wang S., 2022, TOS
   Xiao C., 2022, JSA
   Yin L., 2021, USENIX ATC
   Zhang Y, 2020, DES AUT TEST EUROPE, P1279, DOI 10.23919/DATE48585.2020.9116539
NR 33
TC 2
Z9 2
U1 1
U2 5
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2023
VL 141
AR 102930
DI 10.1016/j.sysarc.2023.102930
EA JUL 2023
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA N1QS5
UT WOS:001034847900001
DA 2024-07-18
ER

PT J
AU Duan, L
   Xu, WY
   Ni, W
   Wang, W
AF Duan, Li
   Xu, Wenyao
   Ni, Wei
   Wang, Wei
TI BSAF: A blockchain-based secure access framework with privacy protection
   for cloud-device service collaborations
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Service collaboration; Access control; Blockchain; Privacy protection
ID DIFFERENTIAL PRIVACY; INTERNET; OPERATIONS; SIGNATURE
AB In an open Internet-of-Things (IoT) environment, cloud-device collaborative development brings more func-tional services to users. However, privacy disclosure risks concerning service provision and users' accessing behavior also increase. Traditional privacy protection approaches involve a centralized system with a third -party administrative server, which has the risk of single-point failures and overlooks the issue of privacy information leakage concerning users' behaviors. Blockchain is a decentralized and traceable technology that provides a reliable solution for secure access by users. This paper proposes a novel blockchain-based secure access framework (BSAF) for cloud-device service collaborations with privacy protection. Specifically, a key matrix encryption mechanism is used to protect the privacy of users' behaviors, and a fully homomorphic encryption mechanism is designed to protect the privacy of service content. Two smart contracts are designed: a request verification smart contract to verify the access rights of users, and a behavior punishment smart contract to audit users' access behaviors. Comprehensive experiments on the Ethereum blockchain network show that the proposed BSAF framework outperforms existing schemes in latency reduction and cost saving, and is more suitable for low-profile IoT devices.
C1 [Duan, Li; Xu, Wenyao; Wang, Wei] Beijing Jiaotong Univ, Beijing Key Lab Secur & Privacy Intelligent Transp, Beijing, Peoples R China.
   [Duan, Li] Guangxi Key Lab Cryptog & Informat Secur, Guilin, Guangxi, Peoples R China.
   [Ni, Wei] CSIRO, Data61 Business Unit, Commun & Signal Proc Team, Sydney, Australia.
C3 Beijing Jiaotong University; Commonwealth Scientific & Industrial
   Research Organisation (CSIRO)
RP Duan, L (corresponding author), Beijing Jiaotong Univ, Beijing Key Lab Secur & Privacy Intelligent Transp, Beijing, Peoples R China.
EM duanli@bjtu.edu.cn; 21125262@bjtu.edu.cn; wei.ni@data61.csiro.au;
   wangwei1@bjtu.edu.cn
RI Ni, Wei/B-7489-2011
OI Duan, Li/0000-0002-1825-7416
FU Beijing Natural Science Foun-dation, China [4212008]; National Natural
   Sci-ence Foundation of China [62272031, 61902021]; Fundamental Research
   Funds for the Central Universities of China [2020JBZ104]; Guangxi Key
   Laboratory of Cryptography and Information Security [GCIS201915]
FX Acknowledgments This work was supported by the Beijing Natural Science
   Foun-dation, China under Grant No. 4212008, the National Natural
   Sci-ence Foundation of China under Grant No. 62272031, 61902021, the
   Fundamental Research Funds for the Central Universities of China under
   Grant 2020JBZ104, Guangxi Key Laboratory of Cryptography and Information
   Security under Grant No. GCIS201915.
CR Arnautov S, 2018, SYM REL DIST SYST, P123, DOI 10.1109/SRDS.2018.00023
   Atallah MJ, 2001, ADV COMPUT, V54, P215
   Bao YY, 2023, IEEE T INTELL TRANSP, V24, P13035, DOI 10.1109/TITS.2022.3187980
   Benjamin D, 2008, ANN CONF PRIV SECUR, P240, DOI 10.1109/PST.2008.12
   Bradbury D, 2013, COMPUT FRAUD SECUR, P5
   Camenisch J, 1997, LECT NOTES COMPUT SC, V1294, P410
   Chen CL, 2022, J SYST ARCHITECT, V130, DOI 10.1016/j.sysarc.2022.102677
   Chhikara D, 2022, J SYST ARCHITECT, V131, DOI 10.1016/j.sysarc.2022.102714
   Chillotti I, 2020, J CRYPTOL, V33, P34, DOI 10.1007/s00145-019-09319-x
   Chillotti I, 2017, LECT NOTES COMPUT SC, V10624, P377, DOI 10.1007/978-3-319-70694-8_14
   Chillotti I, 2016, LECT NOTES COMPUT SC, V10031, P3, DOI 10.1007/978-3-662-53887-6_1
   Clarke R., 2006, What's Privacy
   da Silva DWHA, 2019, IEEE PAC RIM INT SYM, P25, DOI 10.1109/PRDC47002.2019.00016
   Dorri Ali, 2017, 2017 IEEE International Conference on Pervasive Computing and Communications Workshops (PerCom Workshops), P618, DOI 10.1109/PERCOMW.2017.7917634
   Dwork C, 2008, LECT NOTES COMPUT SC, V4978, P1, DOI 10.1007/978-3-540-79228-4_1
   Feng YM, 2022, IEEE T IND INFORM, V18, P2840, DOI 10.1109/TII.2021.3078183
   Gai KK, 2020, IEEE T IND INFORM, V16, P4156, DOI 10.1109/TII.2019.2948094
   Gai KK, 2019, IEEE T IND INFORM, V15, P3548, DOI 10.1109/TII.2019.2893433
   Gai KK, 2018, IEEE INTERNET THINGS, V5, P3059, DOI 10.1109/JIOT.2018.2830340
   Gentry Craig, 2009, A fully homomorphic encryption scheme
   Gong S, 2019, SUSTAINABILITY-BASEL, V11, DOI 10.3390/su11143889
   Kim T.W., 2022, HUM-CENT COMPUT INFO, P12
   Li L, 2018, IEEE T INTELL TRANSP, V19, P2204, DOI 10.1109/TITS.2017.2777990
   Lin G., 2022, J SYST ARCHIT
   Liu D., 2015, PRACTICAL FULLY HOMO
   Loukil F, 2021, ACM T INTERNET TECHN, V21, DOI 10.1145/3434776
   Machina Research, 2021, PRESS REL GLOB INT T
   Maesa DD, 2018, IEEE 2018 INTERNATIONAL CONGRESS ON CYBERMATICS / 2018 IEEE CONFERENCES ON INTERNET OF THINGS, GREEN COMPUTING AND COMMUNICATIONS, CYBER, PHYSICAL AND SOCIAL COMPUTING, SMART DATA, BLOCKCHAIN, COMPUTER AND INFORMATION TECHNOLOGY, P1379, DOI 10.1109/Cybermatics_2018.2018.00237
   Makhdoom I, 2019, J NETW COMPUT APPL, V125, P251, DOI 10.1016/j.jnca.2018.10.019
   Solidity, 2014, SOL LANG
   Statista Research Department, 2021, INTERNET THINGS IOT
   Tao CD, 2013, LECT NOTES COMPUT SC, V7932, P231, DOI 10.1007/978-3-642-38616-9_16
   Tian ZH, 2019, INFORM SCIENCES, V491, P151, DOI 10.1016/j.ins.2019.04.011
   Wang J, 2021, IEEE INTERNET THINGS, V8, P927, DOI 10.1109/JIOT.2020.3010023
   Wang W, 2021, IEEE T NETW SCI ENG, V8, P1133, DOI 10.1109/TNSE.2020.2968505
   Wang X, 2019, COMPUT COMMUN, V136, P10, DOI 10.1016/j.comcom.2019.01.006
   Wang Z, 2022, IEEE WIREL COMMUN, V29, P16, DOI 10.1109/MWC.001.00254
   Wiraatmaja C., 2021, P 2021 IEEE GLOB COM, P1, DOI DOI 10.1109/GLOBECOM46510.2021.9685205
   Wu Q., 2022, J SYST ARCHIT
   Xiang XY, 2022, J SYST ARCHITECT, V124, DOI 10.1016/j.sysarc.2022.102417
   Zargar ST, 2013, IEEE COMMUN SURV TUT, V15, P2046, DOI 10.1109/SURV.2013.031413.00127
   Zhang FG, 2002, LECT NOTES COMPUT SC, V2501, P533
   Zhang MW, 2022, J SYST ARCHITECT, V129, DOI 10.1016/j.sysarc.2022.102619
   Zhang R, 2021, J SYST ARCHITECT, V118, DOI 10.1016/j.sysarc.2021.102205
   Zhang SX, 2019, IEEE ACCESS, V7, P53823, DOI 10.1109/ACCESS.2019.2913591
   Zhang YY, 2019, IEEE INTERNET THINGS, V6, P1594, DOI 10.1109/JIOT.2018.2847705
NR 46
TC 5
Z9 5
U1 5
U2 13
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUL
PY 2023
VL 140
AR 102897
DI 10.1016/j.sysarc.2023.102897
EA MAY 2023
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA J5XB8
UT WOS:001010333600001
DA 2024-07-18
ER

PT J
AU Barrachina, S
   Castelló, A
   Dolz, MF
   Low, TM
   Martínez, H
   Quintana-Ortí, ES
   Sridhar, U
   Tomás, AE
AF Barrachina, Sergio
   Castello, Adrian
   Dolz, Manuel F.
   Low, Tze Meng
   Martinez, Hector
   Quintana-Orti, Enrique S.
   Sridhar, Upasana
   Tomas, Andres E.
TI Reformulating the direct convolution for high-performance deep learning
   inference on ARM processors
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Convolution; Direct algorithm; Deep learning; High performance; ARMv8
   architecture
AB We present two high-performance implementations of the convolution operator via the direct algorithm that outperform the so-called lowering approach based on the im2col transform plus the gemm kernel on an ARMv8-based processor. One of our methods presents the additional advantage of zero-memory overhead while the other employs an additional yet rather moderate workspace, substantially smaller than that required by the im2col+gemm solution. In contrast with a previous implementation of a similar zero-memory overhead direct convolution, this work exhibits the key advantage of preserving the conventional NHWC data layout for the input/output activations of the convolution layers.
C1 [Barrachina, Sergio; Dolz, Manuel F.; Tomas, Andres E.] Univ Jaume 1, Castellon De La Plana, Spain.
   [Castello, Adrian; Quintana-Orti, Enrique S.] Univ Politecn Valencia, Valencia, Spain.
   [Low, Tze Meng; Sridhar, Upasana] Carnegie Mellon Univ, Pittsburgh, PA 15213 USA.
   [Martinez, Hector] Univ Cordoba, Cordoba, Spain.
C3 Universitat Jaume I; Universitat Politecnica de Valencia; Carnegie
   Mellon University; Universidad de Cordoba
RP Dolz, MF (corresponding author), Univ Jaume 1, Castellon De La Plana, Spain.
EM dolzm@uji.es
RI Dolz, Manuel F./ABF-6232-2020; Quintana-Orti, Enrique S./ABE-9712-2020;
   Castelló, Adrián/JFJ-2504-2023
OI Dolz, Manuel F./0000-0001-9466-3398; Castelló,
   Adrián/0000-0002-8576-8451; Low, Tze Meng/0000-0002-5179-8249
FU MCIN/AEI [PID2020-113656RB-C21, PID2020-113656RB-C22, FJC2019-039222-I];
   Plan Gen-T grant of the Generalitat Valenciana [CDEIGENT/2018/014];
   Junta de Andalucia [POSTDOC_21_00025]; European High-Performance
   Computing Joint Undertaking (JU) [955558]; European Union
FX This work was supported by the research project
   PID2020-113656RB-C21/-C22 of MCIN/AEI/10.13039/501100011033. Adrian
   Castello is a FJC2019-039222-I fellow supported by
   MCIN/AEI/10.13039/501100011033. Manuel F. Dolz was supported by the Plan
   Gen-T grant CDEIGENT/2018/014 of the Generalitat Valenciana. Hector
   Martinez is a POSTDOC_21_00025 fellow supported by Junta de Andalucia.
   This project has received funding from the European High-Performance
   Computing Joint Undertaking (JU) under grant agreement No 955558. The JU
   receives support from the European Union's Horizon 2020 research and
   innovation programme, and Spain, Germany, France, Italy, Poland,
   Switzerland, Norway.
CR Alaejos G., 2022, IEEE T COMPUT
   [Anonymous], 2015, OPENBLAS
   [Anonymous], 2012, P 25 INT C NEUR INF
   Barrachina S, 2021, 2021 IEEE INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM WORKSHOPS (IPDPSW), P730, DOI 10.1109/IPDPSW52791.2021.00110
   Barrachina S, 2021, J SUPERCOMPUT, V77, P9971, DOI 10.1007/s11227-021-03673-z
   Ben-Nun T, 2019, ACM COMPUT SURV, V52, DOI 10.1145/3320060
   Castelló A, 2022, J SYST ARCHITECT, V125, DOI 10.1016/j.sysarc.2022.102459
   Chellapilla K., 2006, HAL
   Chen TQ, 2018, PROCEEDINGS OF THE 13TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P579
   DONGARRA JJ, 1990, ACM T MATH SOFTWARE, V16, P1, DOI 10.1145/77626.79170
   Dowd K, 1998, HIGH PERFORMANCE COM
   Georganas Evangelos, 2018, SC18: International Conference for High Performance Computing, Networking, Storage and Analysis. Proceedings, P830, DOI 10.1109/SC.2018.00069
   Georganas E., 2018, P INT C HIGH PERFORM
   Goto K, 2008, ACM T MATH SOFTWARE, V34, DOI 10.1145/1356052.1356053
   He KM, 2016, PROC CVPR IEEE, P770, DOI 10.1109/CVPR.2016.90
   Lavin A, 2016, PROC CVPR IEEE, P4013, DOI 10.1109/CVPR.2016.435
   Li G, 2021, Arxiv, DOI [arXiv:2105.08937, 10.48550/ARXIV.2105.08937, DOI 10.48550/ARXIV.2105.08937]
   Liao HH, 2021, INT CONF PARA PROC, DOI 10.1145/3458744.3473352
   Low TM, 2016, ACM T MATH SOFTWARE, V43, DOI 10.1145/2925987
   San Juan P, 2020, INT SYM COMP ARCHIT, P91, DOI 10.1109/SBAC-PAD49847.2020.00023
   Sze V, 2017, P IEEE, V105, P2295, DOI 10.1109/JPROC.2017.2761740
   Szegedy C, 2014, Arxiv, DOI [arXiv:1409.4842, DOI 10.48550/ARXIV.1409.4842]
   Van Zee FG, 2016, ACM T MATH SOFTWARE, V42, DOI 10.1145/2755561
   Van Zee FG, 2015, ACM T MATH SOFTWARE, V41, DOI 10.1145/2764454
   Wang QL, 2020, LECT NOTES COMPUT SC, V12247, P248, DOI 10.1007/978-3-030-57675-2_16
   Xiaoyang Zhang, 2021, PPoPP '21: Proceedings of the 26th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, P247, DOI 10.1145/3437801.3441609
   Yang WL, 2021, INT CONF HIGH PERFOR, DOI 10.1145/3458817.3476217
   Zhang JY, 2018, PR MACH LEARN RES, V80
   Zhang XY, 2012, INT C PAR DISTRIB SY, P684, DOI 10.1109/ICPADS.2012.97
   Zhang Y., 2009, Parallel Solution of Integral Equation-based EM Problems in the Frequency Domain
   Zlateski A, 2018, Arxiv, DOI arXiv:1809.07851
   Zlateski A, 2019, INTERNATIONAL CONFERENCE ON SUPERCOMPUTING (ICS 2019), P414, DOI 10.1145/3330345.3330382
   Zlateski A, 2016, INT PARALL DISTRIB P, P801, DOI 10.1109/IPDPS.2016.119
NR 33
TC 4
Z9 4
U1 0
U2 1
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD FEB
PY 2023
VL 135
AR 102806
DI 10.1016/j.sysarc.2022.102806
EA DEC 2022
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 7U9QW
UT WOS:000912460100001
OA Green Published, hybrid
DA 2024-07-18
ER

PT J
AU Gilles, O
   Pérez, DG
   Brameret, PA
   Lacroix, V
AF Gilles, O.
   Perez, D. Gracia
   Brameret, P. -a.
   Lacroix, V.
TI Securing IIoT communications using OPC UA PubSub and Trusted Platform
   Modules
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Security; Authentication; IIoT; OPC UA; PubSub; Security key server; TPM
   2; 0; MQTT; Railway; ICS
AB In the Industry 4.0 context, data are a valuable asset that must be protected. Ensuring the confidentiality and integrity of the data exchanged by the IIoT devices is challenging, especially when those devices are out of the companies premises or easily accessible (we call them out-premise devices). These devices become primary targets for attackers as a way to compromise data and cause damage to infrastructure or people. OPC UA PubSub provides the appropriate mechanisms to build scalable (e.g. one-to-many) secure and interoperable solutions with end-to-end encryption. However, authentication of IIoT devices remains a sensitive question, as it requires to securely embedding secrets. We present a novel approach based on open source software aiming to secure out-premise devices authentication, enabling the confidentiality and integrity of data exchanges with the rest of the system. Our approach uses a Trusted Platform Module as a secure element to protect the secrets embedded on devices. We further apply the approach on a predictive maintenance use case and evaluate the security level of our solution in such use case.
C1 [Gilles, O.; Perez, D. Gracia] Thales Res & Technol, 1 Ave Augustin Fresnel, F-91767 Palaiseau, France.
   [Brameret, P. -a.; Lacroix, V.] Systerel, Batiment A,1090 Rue Rene Descartes, F-13100 Aix En Provence, France.
C3 Thales Group
RP Gilles, O (corresponding author), Thales Res & Technol, 1 Ave Augustin Fresnel, F-91767 Palaiseau, France.
EM olivier.gilles@thalesgroup.com; daniel.gracia-perez@thalesgroup.com;
   pierre-antoine.brameret@systerel.fr; vincent.lacroix@systerel.fr
OI Gilles, Olivier/0000-0002-3776-2071
FU European commis- sion through the ELASTIC project [825473]
FX This work has been financially supported by the European commis- sion
   through the ELASTIC project (H2020 grant agreement 825473) .
CR Abadi M, 2009, ACM T INFORM SYST SE, V13, DOI 10.1145/1609956.1609960
   [Anonymous], 2008, Internet X.509 Public Key Infrastructure Certificate and Certificate Revocation List (CRL) Profile
   [Anonymous], 2021, 507012021 CLC CENELE
   [Anonymous], 2010, Expression des Besoins et Identification des Objectifs de Securite (EBIOS) - SGDN/DSCSSI
   ANSSI, 2018, RAPPORT CERTIFICATIO
   ARM, 2009, BUILD SEC SYST US TR
   ARM MBED, 2022, ARMMBED MBEDTLS OPEN
   Banno R., 2017, 2017 IEEE 6 INT C CL, P1
   Bauer W, 2015, PROCEDIA MANUF, V3, P417, DOI 10.1016/j.promfg.2015.07.200
   Cohn R.J., 2015, OASIS STANDARD INCOR
   Davis D.L., 1999, Google Patents US Patent, Patent No. [5,937,063, 5937063]
   Duque Anton S., 2019, INT J CYBER SITUAT A, V3, P98
   Eclipse Foundation, 2021, ECLIPSE MOSQUITTOTM
   Eclipse Foundation, 2022, GITHUB ECL PAH C CLI
   Fuchs A., 2020, LINUX TPM2 TSS2 SOFT
   Gappmeier D., 2017, OPC UA SECURITY ANAL
   Hansen T., 2006, 4634 RFC
   IEC, 2019, IEC 62443-4-2:2019
   ISO Central Secretary, 2015, 1188912015 ISOIEC
   Kagermann H., 2013, Final Report of the Industrie 4.0 Working Group, DOI DOI 10.1007/978-3-658-05014-6_2
   Kohnfelder L., 1999, Microsoft Interface, P33
   Krawczyk D.H., 1997, HMAC KEYED HASHING M
   Langner R, 2011, IEEE SECUR PRIV, V9, P49, DOI 10.1109/MSP.2011.67
   Li K., 2012, TYPE SAFE TPM BACKED
   Lipps C, 2018, 2018 1ST INTERNATIONAL CONFERENCE ON DATA INTELLIGENCE AND SECURITY (ICDIS 2018), P36, DOI 10.1109/ICDIS.2018.00013
   Metayer C., 2018, CONGRES LAMBDA MU 21
   National Institute of Standards and Technology, 2001, 197 NIST FIPS PUB
   Nazario Jose., 2007, BLACKENERGY DDOS BOT
   NIST, 2017, Report on postquantum cryptography
   O. Foundation, 2006, OPC UNIFIED ARCHITEC
   Object Management Group (OMG), 2018, DDS SECURITY 11
   Object Management Group (OMG), 2015, DATA DISTR SERV VERS
   Polk T., 2011, 6176 RFC
   Puys Maxime, 2016, Computer Safety, Reliability and Security. 35th International Conference, SAFECOMP 2016. Proceedings: LNCS 9922, P67, DOI 10.1007/978-3-319-45477-1_6
   Raj H, 2016, PROCEEDINGS OF THE 25TH USENIX SECURITY SYMPOSIUM, P841
   Rescorla E., 2008, The Transport Layer Security (TLS) Protocol Version 1.2, DOI [10.17487/RFC5246, DOI 10.17487/RFC5246, 10.17487/rfc5246]
   Rescorla E., 2018, RFC 8446, DOI [10.17487/RFC8446, DOI 10.17487/RFC8446]
   S.W. Group, 2018, CISC VIS NETW IND GL
   SAE Vehicle Cybersecurity Systems Engineering Committee, 2016, J30612016 SAE
   Scholl MV, 2016, IFAC PAPERSONLINE, V49, P246, DOI 10.1016/j.ifacol.2016.10.559
   STIMIO, 2021, RAILN
   STMicroelectronics, 2020, STPM4RASPI TPM DEV K
   Systerel, 2020, S2OPC TPM2 SUPP
   Systerel, 2020, OPC UA CERTIFICATE V
   Systerel The S2OPC Library, 2016, S2OPC LIB
   Technical Committee ISO/TC 22, 2021, ISOSAE214342021
   Thales, 2021, TIRISTM SMART MAINTE
   Vishnepolsky G., 2020, INTERPEAK IPNET TCP
   Waidner M, 2016, DES AUT TEST EUROPE, P1303
   Wolf M, 2018, P IEEE, V106, P9, DOI 10.1109/JPROC.2017.2781198
   wolfSSL, 2022, WOLFTPM US MAN
NR 51
TC 4
Z9 4
U1 2
U2 6
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2023
VL 134
AR 102797
DI 10.1016/j.sysarc.2022.102797
EA DEC 2022
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA L9QE4
UT WOS:001026533400001
OA hybrid
DA 2024-07-18
ER

PT J
AU Kumar, S
   Moolchandani, D
   Sarangi, SR
AF Kumar, Sandeep
   Moolchandani, Diksha
   Sarangi, Smruti R.
TI Hardware-assisted mechanisms to enforce control flow integrity: A
   comprehensive survey
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Control flow integrity; Hardware-assisted security; Code reuse attacks;
   Control flow bending attacks
ID SECURITY THREATS; ATTACKS
AB Today, a vast amount of sensitive data worth millions of dollars is processed in untrusted data centers; hence, the confidentiality and integrity of the code and data are of paramount importance. Given the high incentive of mounting a successful attack, the complexity of attack methods has grown rapidly over the years. The attack methods rely on vulnerabilities present in the system to hijack the control flow of a process and use it to either steal sensitive information or degrade the quality of service.
   To thwart these attacks, the complexity of the defense methods has also increased in tandem. Researchers have explored different methods to ensure the secure execution of an application. The defense methods range from software-only to hardware-only to hybrid defense methods.
   In this survey, we focus on the relatively new hybrid form of defense methods where software and hardware work in tandem to protect the control flow of applications. We present a novel three-level taxonomy of these defense mechanisms based on first principles and use them to classify existing defense methods. After presenting the taxonomy, we critically analyze the proposed defense methods, study the evolution of the field and outline the challenges for future work.
C1 [Kumar, Sandeep; Moolchandani, Diksha] IIT Delhi, Sch Informat Technol, Delhi, India.
   [Sarangi, Smruti R.] IIT Delhi, Comp Sci & Engn, Delhi, India.
C3 Indian Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Delhi; Indian Institute of Technology System (IIT
   System); Indian Institute of Technology (IIT) - Delhi
RP Kumar, S (corresponding author), IIT Delhi, Sch Informat Technol, Delhi, India.
EM sandeep.kumar@cse.iitd.ac.in; diksha.moolchandani@cse.iitd.ac.in;
   srsarangi@cse.iitd.ac.in
OI Kumar, Sandeep/0000-0003-1800-7748
CR Abadi M., 2005, P 12 ACM C COMP COMM, P340, DOI [10.1145/1102120.1102165, DOI 10.1145/1102120.1102165]
   Agadakos Ioannis, 2020, ACM Digital Threats: Research Practice, V1, DOI 10.1145/3414997
   [Anonymous], 2021, CONTEXT MICROSOFTWOR
   [Anonymous], 2019, INT SOFTW GUARD EXT
   [Anonymous], 2022, ADV VECT EXT
   [Anonymous], 2021, The kernel address sanitizer
   [Anonymous], 2019, PHYS UNCLONABLE FUNC
   [Anonymous], 2019, HIIE REPORT S16 17PD
   [Anonymous], 2019, TRUSTZONE ARM DEVELO
   Arnautov S, 2016, PROCEEDINGS OF OSDI'16: 12TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P689
   Arthur W, 2015, PROCEEDINGS OF THE 48TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO-48), P115, DOI 10.1145/2830772.2830801
   Bakhvalov Denis, 2018, EASYPERF
   Barbareschi M, 2015, 2015 10TH INTERNATIONAL CONFERENCE ON P2P, PARALLEL, GRID, CLOUD AND INTERNET COMPUTING (3PGCIC), P563, DOI 10.1109/3PGCIC.2015.117
   Biondi Fabrizio, 2013, Computer Aided Verification. 25th International Conference, CAV 2013. Proceedings. LNCS 8044, P702, DOI 10.1007/978-3-642-39799-8_49
   Biondi F., 2014, QUAIL
   Burow N, 2019, P IEEE S SECUR PRIV, P985, DOI 10.1109/SP.2019.00076
   Carlini N, 2015, PROCEEDINGS OF THE 24TH USENIX SECURITY SYMPOSIUM, P161
   Chamith Buddhika, 2020, ARXIV
   Chen KJ, 2022, IEEE T INF FOREN SEC, V17, P559, DOI 10.1109/TIFS.2022.3144868
   Chen L, 2018, 2018 IEEE SYMPOSIUM ON SECURITY AND PRIVACY WORKSHOPS (SPW 2018), P109, DOI 10.1109/SPW.2018.00025
   Christou G, 2020, ACM T ARCHIT CODE OP, V17, DOI 10.1145/3419841
   Coppolino L, 2019, INTERNET THINGS-NETH, V6, DOI 10.1016/j.iot.2019.100055
   Corbet Jonathan, 2017, ARM POINTER AUTHENTI
   Costan V., 2016, IACR Cryptol. ePrint Arch, DOI DOI 10.1159/000088809
   Costan Victor, 2016, EPRINT ARCH, V2016, P86
   Dang T.H.Y., 2015, P 10 ACM S INF COMP
   Das S, 2016, IEEE T VLSI SYST, V24, P3193, DOI 10.1109/TVLSI.2016.2548561
   Davi L, 2015, DES AUT CON, DOI 10.1145/2744769.2744847
   Day DJ, 2010, FOURTH INTERNATIONAL CONFERENCE ON DIGITAL SOCIETY: ICDS 2010, PROCEEDINGS, P172, DOI 10.1109/ICDS.2010.37
   de Amorim AA, 2015, P IEEE S SECUR PRIV, P813, DOI 10.1109/SP.2015.55
   de Clercq Ruan, 2017, ARXIV
   Djoko JB, 2019, I C DEPEND SYS NETWO, P401, DOI 10.1109/DSN.2019.00049
   Du S, 2017, PROCEEDINGS OF 2017 3RD IEEE INTERNATIONAL CONFERENCE ON COMPUTER AND COMMUNICATIONS (ICCC), P1426, DOI 10.1109/CompComm.2017.8322778
   Fairouz AA, 2021, IEEE T COMPUT, V70, P1412, DOI 10.1109/TC.2020.3010855
   Fukui Daichi, 2015, P 2 INT WORKSHOP SOF, P21, DOI [10.1145/2837476.2837479, DOI 10.1145/2837476.2837479]
   Gallagher M, 2019, TWENTY-FOURTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXIV), P469, DOI 10.1145/3297858.3304037
   Ge XY, 2017, TWENTY-SECOND INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXII), P585, DOI 10.1145/3037697.3037716
   GENEIATAKIS D., 2012, CCS
   Ghaffarinia M, 2019, PROCEEDINGS OF THE 2019 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY (CCS'19), P1009, DOI 10.1145/3319535.3345665
   Göktas E, 2014, P IEEE S SECUR PRIV, P575, DOI 10.1109/SP.2014.43
   GREGG B., 2011, DTRACE DYNAMIC TRACI
   Gregor F, 2020, I C DEPEND SYS NETWO, P502, DOI 10.1109/DSN48063.2020.00063
   Harris T., 2021, P IEEE INT S HARDW O, P1
   Hasan A, 2020, I S WORKL CHAR PROC, P123, DOI 10.1109/IISWC50251.2020.00021
   Hassija V, 2019, IEEE ACCESS, V7, P82721, DOI 10.1109/ACCESS.2019.2924045
   He WJ, 2017, DES AUT CON, DOI 10.1145/3061639.3062291
   Hoban Adrian, 2022, USING INTEL AES NI S
   Hohentanner Konrad, 2022, ARXIV
   Hu H, 2016, P IEEE S SECUR PRIV, P969, DOI 10.1109/SP.2016.62
   Husák M, 2019, IEEE COMMUN SURV TUT, V21, P640, DOI 10.1109/COMST.2018.2871866
   Intel, 2019, SDK INT SOFTW GUARD
   Intel, 2017, INT PROC TRAC TOOLS
   Kaplan D., 2016, TECH REP
   Kim D, 2019, COMPUT SECUR, V82, P118, DOI 10.1016/j.cose.2018.12.001
   Kleen Andi, 2016, An introduction to last branch records
   Kumar Sandeep, 2021, RAID '21: 24th International Symposium on Research in Attacks, Intrusions and Defenses, P91, DOI 10.1145/3471621.3471840
   Kumar S, 2019, P IEEE I C SERV COMP, P80, DOI 10.1109/SCC.2019.00025
   Lawson N, 2009, IEEE SECUR PRIV, V7, P65, DOI 10.1109/MSP.2009.165
   Lee J, 2015, DES AUT CON, DOI 10.1145/2744769.2744830
   Lee Y, 2019, IEEE ACCESS, V7, P10811, DOI 10.1109/ACCESS.2019.2891762
   Liljestrand H, 2019, PROCEEDINGS OF THE 28TH USENIX SECURITY SYMPOSIUM, P177
   Lind J, 2017, 2017 USENIX ANNUAL TECHNICAL CONFERENCE (USENIX ATC '17), P285
   Liu Q, 2018, IEEE ACCESS, V6, P12103, DOI 10.1109/ACCESS.2018.2805680
   Liu YT, 2017, INT S HIGH PERF COMP, P529, DOI 10.1109/HPCA.2017.18
   Lu T., 2021, ARXIV
   Lu Yifan, 2015, ROPDETECT DETECTION
   Mashtizadeh AJ, 2015, CCS'15: PROCEEDINGS OF THE 22ND ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P941, DOI 10.1145/2810103.2813676
   Melara M., 2019, ARXIV
   Menon Arjun, 2017, P HARDW ARCH SUPP SE, DOI [10.1145/3092627.3092629, DOI 10.1145/3092627.3092629]
   Moghimi, 2017, SIDE CHANNEL ATTACKS
   Mohan V, 2015, 22ND ANNUAL NETWORK AND DISTRIBUTED SYSTEM SECURITY SYMPOSIUM (NDSS 2015), DOI 10.14722/ndss.2015.23271
   Nagarakatte Santosh, 2015, SNAPL
   Nergal, 2001, ADV RET LIBC EXPL
   Newsome J., 2005, Dynamic taint analysis for automatic detection, analysis, and signature generation of exploits on commodity software
   Osvik DA, 2006, LECT NOTES COMPUT SC, V3860, P1
   PaX Team, 2020, DESIGN
   Perf, 2021, PERF WIKI TUTORIAL
   Qi Binhang, 2018, ARXIV
   Qin F, 2006, INT SYMP MICROARCH, P135
   Qiu PF, 2018, IEEE T COMPUT AID D, V37, P1358, DOI 10.1109/TCAD.2017.2748000
   Qualcomm Product Security, 2017, POINTER AUTHENTICATI
   Roessler N, 2018, P IEEE S SECUR PRIV, P478, DOI 10.1109/SP.2018.00066
   Seo J, 2017, 24TH ANNUAL NETWORK AND DISTRIBUTED SYSTEM SECURITY SYMPOSIUM (NDSS 2017), DOI 10.14722/ndss.2017.23037
   Serebryany Konstantin, 2012, USENIX, P309
   Serebryany Kostya, 2018, arXiv
   Simonyan K, 2015, Arxiv, DOI arXiv:1409.1556
   Sinha K, 2018, CONF PROC INT SYMP C, P600, DOI 10.1109/ISCA.2018.00056
   Sinha K, 2017, 2017 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE ORIENTED SECURITY AND TRUST (HOST), P21, DOI 10.1109/HST.2017.7951732
   Sklavos Nicolas, 2012, 2012 5 INT C NEW TEC, P1, DOI DOI 10.1109/NTMS.2012.6208749
   Stone, 2021, SHELLSHOCK IN DEPTH
   Szegedy C, 2017, AAAI CONF ARTIF INTE, P4278
   Tsai CC, 2017, 2017 USENIX ANNUAL TECHNICAL CONFERENCE (USENIX ATC '17), P645
   Uh Ryung, 2006, WBIA WORKSH ASPLOS
   van der Veen V, 2015, CCS'15: PROCEEDINGS OF THE 22ND ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P927, DOI 10.1145/2810103.2813673
   Venkat A., 2016, ASPLOS 16
   Wang Xiaoguang, 2020, 23 INT S RES ATT INT, P427
   Wang XY, 2016, ACM T ARCHIT CODE OP, V13, DOI 10.1145/2857055
   Wang Xueyang, 2013, Proceedings of the 50th Annual Design Automation Conference, P79
   Wang Y, 2020, J NETW COMPUT APPL, V154, DOI 10.1016/j.jnca.2020.102534
   Wang Yu, 2022, RETTAG HARDWARE ASSI
   Weichbrodt N, 2018, MIDDLEWARE'18: PROCEEDINGS OF THE 2018 ACM/IFIP/USENIX MIDDLEWARE CONFERENCE, P201, DOI 10.1145/3274808.3274824
   Weiser S, 2018, PROCEEDINGS OF THE 27TH USENIX SECURITY SYMPOSIUM, P603
   Yagemann C, 2019, LECT NOTES COMPUT SC, V11723, P341, DOI 10.1007/978-3-030-30215-3_17
   Yap Kirk, 2022, INTEL SHA EXTENSIONS
   Yarom Y, 2014, PROCEEDINGS OF THE 23RD USENIX SECURITY SYMPOSIUM, P719
   Zeldovich Nickolai, 2008, 8 USENIX S OP SYST D, P225
   Zhang J., 2019, arXiv
   Zhang T, 2019, TWENTY-FOURTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXIV), P631, DOI 10.1145/3297858.3304017
NR 108
TC 3
Z9 3
U1 3
U2 8
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2022
VL 130
AR 102644
DI 10.1016/j.sysarc.2022.102644
EA JUL 2022
PG 28
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 3R1UN
UT WOS:000838705100005
DA 2024-07-18
ER

PT J
AU Ghanbari, A
   Modarressi, M
AF Ghanbari, Azam
   Modarressi, Mehdi
TI Energy-efficient acceleration of convolutional neural networks using
   computation reuse
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Convolutional neural networks; Computation reuse; Energy-efficiency;
   Quantization; Hardware acceleration
AB The large and ever-increasing size of state-of-the-art convolutional neural networks (CNNs) poses both throughput and energy challenges to the underlying hardware, especially in embedded and mobile computing platforms. Weight quantization is a promising method to reduce the computational complexity of neural networks without losing significant accuracy. In this paper, we show that the value locality of quantized filter weights brings about a high amount of computation redundancy in CNNs. In order to leverage this computational redundancy to reduce neural network complexity, this paper proposes CORN-C, a computation reuse-aware accelerator for CNNs. CORN-C leverages two opportunities to eliminate repetitive computations: (1) the specific algorithmic structure of the convolutional neural networks in which each element of the input data (and intermediate feature maps) is multiplied by tens to thousands of CNN filter weights, and (2) the data value locality in the network filter weights when low-precision quantization is applied. Experimental results show that by eliminating the considerable amount of repetitive multiplication, computation reuse offers up to 10.5%-20.9% energy reduction and 13.4%-41.6% latency reduction over state-of-the-art accelerators across a set of widely used CNN benchmarks.
C1 [Ghanbari, Azam; Modarressi, Mehdi] Univ Tehran, Coll Engn, Sch Elect & Comp Engn, Tehran, Iran.
C3 University of Tehran
RP Modarressi, M (corresponding author), Univ Tehran, Coll Engn, Sch Elect & Comp Engn, Tehran, Iran.
EM azam.ghanbari@ut.ac.ir; modarressi@ut.ac.ir
CR Albericio J, 2017, 50TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), P382, DOI 10.1145/3123939.3123982
   Albericio J, 2016, CONF PROC INT SYMP C, P1, DOI 10.1109/ISCA.2016.11
   Alippi C, 2018, 2018 17TH ACM/IEEE INTERNATIONAL CONFERENCE ON INFORMATION PROCESSING IN SENSOR NETWORKS (IPSN), P212, DOI 10.1109/IPSN.2018.00049
   Alvarez C, 2005, IEEE T COMPUT, V54, P922, DOI 10.1109/TC.2005.119
   [Anonymous], 2015, NanGate 15nm Open-Cell Library
   [Anonymous], 2021, CNN MODEL USAGE TIME
   Ansari MS, 2020, IEEE T VLSI SYST, V28, P317, DOI 10.1109/TVLSI.2019.2940943
   Chen YH, 2017, IEEE J SOLID-ST CIRC, V52, P127, DOI 10.1109/JSSC.2016.2616357
   Daneshtalab M., 2020, Hardware Architectures for Deep Learning
   Du ZD, 2015, 2015 ACM/IEEE 42ND ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA), P92, DOI 10.1145/2749469.2750389
   Fan Angela, 2020, ARXIV201011125
   Han S, 2016, CONF PROC INT SYMP C, P243, DOI 10.1109/ISCA.2016.30
   Hauswald J, 2015, 2015 ACM/IEEE 42ND ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA), P27, DOI 10.1145/2749469.2749472
   Hegde K, 2018, CONF PROC INT SYMP C, P674, DOI 10.1109/ISCA.2018.00062
   Howard A.G., 2017, MOBILENETS EFFICIENT, DOI DOI 10.48550/ARXIV.1704.04861
   Judd P, 2017, IEEE COMPUT ARCHIT L, V16, P80, DOI 10.1109/LCA.2016.2597140
   Lascorz AD, 2019, TWENTY-FOURTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXIV), P749, DOI 10.1145/3297858.3304041
   Lee J, 2018, ISSCC DIG TECH PAP I, P218, DOI 10.1109/ISSCC.2018.8310262
   Mahdiani H, 2020, IEEE MICRO, V40, P67, DOI 10.1109/MM.2019.2948345
   Mahmoud M, 2018, 2018 51ST ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), P134, DOI 10.1109/MICRO.2018.00020
   Mittal S, 2019, J SYST ARCHITECT, V99, DOI 10.1016/j.sysarc.2019.101635
   Modarressi M, 2016, 19TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD 2016), P547, DOI 10.1109/DSD.2016.104
   Ning L, 2019, INTERNATIONAL CONFERENCE ON SUPERCOMPUTING (ICS 2019), P438, DOI 10.1145/3330345.3330384
   Osia SA, 2020, IEEE INTERNET THINGS, V7, P4505, DOI 10.1109/JIOT.2020.2967734
   Parashar A, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P27, DOI 10.1145/3079856.3080254
   Rastegari M, 2016, LECT NOTES COMPUT SC, V9908, P525, DOI 10.1007/978-3-319-46493-0_32
   Reagen B, 2016, CONF PROC INT SYMP C, P267, DOI 10.1109/ISCA.2016.32
   Resch Salonik, 2018, ARXIV
   Riera M, 2018, CONF PROC INT SYMP C, P57, DOI 10.1109/ISCA.2018.00016
   Sharma H, 2018, CONF PROC INT SYMP C, P764, DOI 10.1109/ISCA.2018.00069
   Song ZR, 2020, ANN I S COM, P1010, DOI 10.1109/ISCA45697.2020.00086
   Suresh A, 2015, ACM T ARCHIT CODE OP, V12, DOI 10.1145/2751559
   Udupa P, 2020, IEEE ACCESS, V8, P90450, DOI 10.1109/ACCESS.2020.2993506
   Vogel S, 2019, DES AUT TEST EUROPE, P1094, DOI [10.23919/date.2019.8714901, 10.23919/DATE.2019.8714901]
   Yasoubi A, 2017, IEEE COMPUT ARCHIT L, V16, P72, DOI 10.1109/LCA.2016.2521654
NR 35
TC 3
Z9 3
U1 1
U2 5
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAY
PY 2022
VL 126
AR 102490
DI 10.1016/j.sysarc.2022.102490
EA APR 2022
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 1J2DL
UT WOS:000797732600009
DA 2024-07-18
ER

PT J
AU Zhao, QL
   Qu, MF
   Huang, B
   Jiang, Z
   Zeng, HB
AF Zhao, Qingling
   Qu, Mengfei
   Huang, Bo
   Jiang, Zhe
   Zeng, Haibo
TI Schedulability analysis and stack size minimization for adaptive mixed
   criticality scheduling with semi-Clairvoyance and preemption thresholds
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Mixed-criticality scheduling; Preemption threshold scheduling;
   Semi-Clairvoyant scheduling
AB In cost-sensitive Mixed-Criticality Systems (MCS) such as automotive Electrical/Electronic (E/E) systems, it is important to reduce application memory footprint, since such a reduction may enable significant cost savings due to adoption of cheaper processor models. Preemption Threshold Scheduling (PTS) is an effective technique for controlling the degree of preemption and reducing system stack usage of a multitasking system under priority-based scheduling. In this paper, we present a schedulability test to enable integration of Preemption Threshold Scheduling (PTS) and Adaptive Mixed Criticality (AMC) scheduling with Semi-Clairvoyance, which can be used by high-level optimization algorithms with different possible optimization objectives, including improving schedulability and reducing system stack usage of an MCS. The experimental results indicate that our approach results in significant benefits in terms of improving schedulability and reducing system stack usage compared to state-of-the-art.
C1 [Zhao, Qingling; Qu, Mengfei; Huang, Bo] Nanjing Univ Sci & Technol, Sch Comp Sci & Engn, Nanjing, Peoples R China.
   [Jiang, Zhe] Univ Cambridge, Comp Sci, Cambridge, England.
   [Zeng, Haibo] Virginia Tech, Blacksburg, VA USA.
C3 Nanjing University of Science & Technology; University of Cambridge;
   Virginia Polytechnic Institute & State University
RP Zhao, QL (corresponding author), Nanjing Univ Sci & Technol, Sch Comp Sci & Engn, Nanjing, Peoples R China.
EM ada_zhao@njust.edu.cn
FU National Natural Science Foun-dation of China [61902185, 61877015];
   Jiangsu Provincial Natural Science Foundation [BK20190448, BK20190447,
   B13022]
FX This work was supported by the National Natural Science Foun-dation of
   China (Grant No. 61902185 and 61877015), the Jiangsu Provincial Natural
   Science Foundation (Grant No. BK20190448 and BK20190447), and 111Program
   (No. B13022).
CR Agrawal Kunal, 2019, 2019 IEEE Real-Time Systems Symposium (RTSS). Proceedings, P458, DOI 10.1109/RTSS46320.2019.00047
   Al-bayati Z, 2015, ASIA S PACIF DES AUT, P630, DOI 10.1109/ASPDAC.2015.7059079
   [Anonymous], 2010, 2010 IEEE 15 C EM TE
   Baruah S, 2021, 33 EUR C REAL TIM SY
   Baruah S. K., 2011, Proceedings of the 2011 IEEE 32nd Real-Time Systems Symposium (RTSS 2011), P34, DOI 10.1109/RTSS.2011.12
   Bini E, 2005, REAL-TIME SYST, V30, P129, DOI 10.1007/s11241-005-0507-9
   Bril RJ, 2017, REAL-TIME SYST, V53, P403, DOI 10.1007/s11241-016-9266-z
   Bril RJ, 2009, REAL-TIME SYST, V42, P63, DOI 10.1007/s11241-009-9071-z
   Burns A, 2020, REAL TIM SYST SYMP P, P12, DOI 10.1109/RTSS49844.2020.00013
   Burns A, 2018, ACM COMPUT SURV, V50, DOI 10.1145/3131347
   Buttazzo GC, 2013, IEEE T IND INFORM, V9, P3, DOI 10.1109/TII.2012.2188805
   Chai HX, 2019, J CIRCUIT SYST COMP, V28, DOI 10.1142/S0218126619300071
   Emberson P., 2010, P 1 INT WORKSH AN TO, P1
   Ghattas R, 2007, RTAS 2007: 13TH REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P147
   Gu ZH, 2016, ACM T EMBED COMPUT S, V16, DOI 10.1145/2950057
   Hatvani Leo, 2018, ACM SIGBED Review, V15, P43, DOI 10.1145/3199610.3199616
   Kim S., 2015, SCI WORLD J, V2015, P14
   Kim S, 2017, J SYST SOFTWARE, V134, P153, DOI 10.1016/j.jss.2017.09.008
   Rivera-Verduzco HJ, 2017, PROCEEDINGS OF THE 25TH INTERNATIONAL CONFERENCE ON REAL-TIME NETWORKS AND SYSTEMS (RTNS 2017), P307, DOI 10.1145/3139258.3139260
   Sundar VK, 2019, INT SYMP OBJECT COMP, P171, DOI 10.1109/ISORC.2019.00040
   Vestal S, 2007, RTSS 2007: 28TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P239, DOI 10.1109/RTSS.2007.47
   Wang C., 2016, ACM T DES AUTOMAT EL, V21, P1
   Wang C, 2016, IEEE T PARALL DISTR, V27, P3242, DOI 10.1109/TPDS.2016.2528978
   Yun Wang, 1999, Proceedings Sixth International Conference on Real-Time Computing Systems and Applications. RTCSA'99 (Cat. No.PR00306), P328, DOI 10.1109/RTCSA.1999.811269
   Zeng HB, 2014, ACM T EMBED COMPUT S, V13, DOI 10.1145/2632160
   Zhao QL, 2018, J SYST ARCHITECT, V83, P57, DOI 10.1016/j.sysarc.2017.03.007
   Zhao QL, 2017, J SYST ARCHITECT, V72, P61, DOI 10.1016/j.sysarc.2016.08.003
   Zhao QL, 2015, ACM T EMBED COMPUT S, V14, DOI 10.1145/2783440
   Zhao QL, 2013, IEEE INT CONF EMBED, P227, DOI 10.1109/RTCSA.2013.6732223
   Zhao QL, 2013, DES AUT TEST EUROPE, P141
   Zhao QL, 2014, IEEE EMBED SYST LETT, V6, P8, DOI 10.1109/LES.2013.2273352
NR 31
TC 6
Z9 6
U1 3
U2 15
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAR
PY 2022
VL 124
AR 102383
DI 10.1016/j.sysarc.2021.102383
EA FEB 2022
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 0N0YF
UT WOS:000782573200011
DA 2024-07-18
ER

PT J
AU Amurrio, A
   Gutiérrez, JJ
   Aldea, M
   Azketa, E
AF Amurrio, Andoni
   Gutierrez, J. Javier
   Aldea, Mario
   Azketa, Ekain
TI Priority assignment in hierarchically scheduled time-partitioned
   distributed real-time with flows
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Priority assignment; Schedulability; Time-partitioning; Multipath Flows
ID SCHEDULABILITY ANALYSIS; DEADLINE ASSIGNMENT; OPTIMIZATION; TASKS; MAST
AB The increasing complexity in the design of industrial embedded systems represents a challenge in the development of scheduling algorithms for such systems, which are essential to guarantee that they meet their deadlines even in the worst-case situation. In this work, we propose a new collection of non-iterative priority assignment algorithms for multipath flows within hierarchical schedulers based on state-of-the-art scheduling algorithms, which have been adapted to this complex system model. They are applied to an industrial railway use case that has motivated this work, and then their performance is evaluated in different general synthetic scenarios, with the aim of providing a view on how they behave in a wider range of system configurations.
C1 [Amurrio, Andoni; Azketa, Ekain] Basque Res & Technol Alliance, IKERLAN Res Ctr, Arrasate Mondragon, Spain.
   [Amurrio, Andoni; Gutierrez, J. Javier; Aldea, Mario] Univ Cantabria, Software Engn & Real Time Grp, Santander, Spain.
C3 Universidad de Cantabria
RP Amurrio, A (corresponding author), Basque Res & Technol Alliance, IKERLAN Res Ctr, Arrasate Mondragon, Spain.
EM aamurrio@ikerlan.es
RI ; Gutierrez, J. Javier/K-6163-2014
OI Azketa, Ekain/0000-0002-9307-824X; Aldea-Rivas,
   Mario/0000-0002-0430-5472; Gutierrez, J. Javier/0000-0002-0706-5494;
   Amurrio, Andoni/0000-0003-1103-0363
FU University of Cantabria; Spanish Government [TIN2017-86520-C3-3-R];
   FEDER funds (AEI/FEDER, UE) [TIN2017-86520-C3-3-R]
FX This work was supported in part by the ''Doctorados Industriales 2018''
   program from the University of Cantabria and the Spanish Government and
   FEDER funds (AEI/FEDER, UE) under grant TIN201786520-C3-3-R (PRECON-I4).
CR Aeronautical Radio INC, 2009, AR SPEC 664P7 AIRCR, P21401
   Airlines Electronic Engineering Committee Aeronautical Radio INC, 2010, AR SPEC 653 1, V2551, P21401
   Amurrio A, 2020, IEEE ACCESS, V8, P196700, DOI 10.1109/ACCESS.2020.3033461
   Amurrio A, 2019, REV IBEROAM AUTOM IN, V16, P249, DOI 10.4995/riai.2019.10997
   [Anonymous], 2015, ERTMS ETCS SUBS 041
   [Anonymous], 61508 IEC
   Audsley N., 1991, Optimal priority assignment and feasibility of static priority tasks with arbitrary start times
   Audsley N, 1991, IEEE WORKSH REAL TIM
   Azketa E, 2011, IEEE INT CONF TRUST, P958, DOI 10.1109/TrustCom.2011.132
   Burns A, 2018, ACM COMPUT SURV, V50, DOI 10.1145/3131347
   Palencia JC, 2017, IEEE T PARALL DISTR, V28, P2017, DOI 10.1109/TPDS.2016.2642960
   Concepcion J.M. Rivas, INTERPRETACION ALGOR
   Davis RI, 2016, J SYST ARCHITECT, V65, P64, DOI 10.1016/j.sysarc.2016.04.002
   Davis RI, 2011, REAL-TIME SYST, V47, P1, DOI 10.1007/s11241-010-9106-5
   Dick RP, 1998, HARDW SOFTW CODES, P97, DOI 10.1109/HSC.1998.666245
   ERTMS/ETCS, EUR RAIL TRAFF MAN S
   Fang H, 2017, 2017 INTERNATIONAL CONFERENCE ON PROMISING ELECTRONIC TECHNOLOGIES (ICPET 2017), P1, DOI 10.1109/ICPET.2017.7
   Garcia J. J. G., 1995, Proceedings of the Third Workshop on Parallel and Distributed Real-Time Systems, P124, DOI 10.1109/WPDRTS.1995.470498
   Garibay-Martínez R, 2015, J COMPUT SYST SCI, V81, P1542, DOI 10.1016/j.jcss.2015.05.005
   Harbour MG, 2013, J SYST ARCHITECT, V59, P331, DOI 10.1016/j.sysarc.2012.02.001
   Green Hill Software, INTEGRITYRTOS
   Guan F, 2021, IEEE T COMPUT, V70, P471, DOI 10.1109/TC.2020.2990282
   Guasque A, 2020, IEEE ACCESS, V8, P170389, DOI 10.1109/ACCESS.2020.3024698
   Gutierrez JCP, 1997, EUROMICRO, P136, DOI 10.1109/EMWRTS.1997.613774
   Harbour MG, 2001, EUROMICRO, P125, DOI 10.1109/EMRTS.2001.934015
   KAO B, 1993, 13TH INTERNATIONAL CONFERENCE ON DISTRIBUTED COMPUTING SYSTEMS : PROCEEDINGS, P428
   LEHOCZKY J, 1989, REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P166
   Liu, 2000, REAL-TIME SYST, V48, P42
   LIU CL, 1973, J ACM, V20, P46, DOI 10.1145/321738.321743
   Object Management Group, UML PROF MART MOD AN
   Palencia JC, 1998, REAL TIM SYST SYMP P, P26, DOI 10.1109/REAL.1998.739728
   Rivas JM, 2015, IEEE T PARALL DISTR, V26, P2671, DOI 10.1109/TPDS.2014.2359449
   Saifullah A, 2014, IEEE T PARALL DISTR, V25, P3242, DOI 10.1109/TPDS.2013.2297919
   Saifullah A, 2013, REAL-TIME SYST, V49, P404, DOI 10.1007/s11241-012-9166-9
   Sangiovanni-Vincentelli A, 2007, COMPUTER, V40, P42, DOI 10.1109/MC.2007.344
   Serreli N, 2010, IEEE INT C EMERG
   Shah R., 2004, INT C EMB SOFTW SYST, P502
   Srinivasan A, 2006, J COMPUT SYST SCI, V72, P1094, DOI 10.1016/j.jcss.2006.03.001
   Tamas-Selicean D, 2011, 2011 IEEE 17TH PACIFIC RIM INTERNATIONAL SYMPOSIUM ON DEPENDABLE COMPUTING (PRDC), P282, DOI 10.1109/PRDC.2011.42
   TINDELL KW, 1992, REAL-TIME SYST, V4, P145, DOI 10.1007/BF00365407
   Trujillo S, 2014, MICROPROCESS MICROSY, V38, P921, DOI 10.1016/j.micpro.2014.09.004
   Zhao YC, 2019, REAL-TIME SYST, V55, P667, DOI 10.1007/s11241-019-09332-0
   Zhou YB, 2019, J SYST ARCHITECT, V98, P191, DOI 10.1016/j.sysarc.2019.07.007
NR 43
TC 1
Z9 1
U1 0
U2 2
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2022
VL 122
DI 10.1016/j.sysarc.2021.102339
EA JAN 2022
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA YJ4LH
UT WOS:000744504400001
OA hybrid
DA 2024-07-18
ER

PT J
AU Min, J
   Kui, XY
   Liang, JB
   Ma, XP
AF Min, Jie
   Kui, Xiaoyan
   Liang, Junbin
   Ma, Xingpo
TI Secure Top-<i>k</i> query in edge-computing-assisted sensor-cloud
   systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Sensor-cloud system; Edge computing; Top-k query; Privacy preservation;
   Completeness verification
ID PRIVACY; VERIFICATION; SCHEME
AB Sensor cloud provides a new way for the owners of different WSNs (Wireless Sensor Networks) to share their data to other parties (users/organizations). The edge-computing-assisted sensor-cloud systems (EC-assisted SCSs) can even supply real-time services for different parties. However, both the edge servers and the cloud servers in the systems are prone to be attacked in insecure network environments, since they are the bridges connecting both the end users and the WSNs in EC-assisted SCSs and attacking the servers can bring much more benefits for the attackers than just compromising some sensor nodes. In this paper, the problem of secure Top-k query in EC-assisted SCSs was studied, considering that non-trusted edge servers and non-trusted cloud servers exist in the systems, and a novel scheme was proposed to solve the problem. To achieve privacy preservation of the sensed data items and their scores, a secure key distribution protocol was designed, and some dataprocessing or integrity verification algorithms were also developed in the proposed scheme to preserve the data integrity of the query results. Thorough security analyses and extensive simulations show that the proposed scheme is efficient and secure, and it is perfectly fit for Top-k query in EC-assisted SCSs.
C1 [Min, Jie] Xinyang Agr & Forestry Univ, Sch Informat Engn, Xinyang 464000, Henan, Peoples R China.
   [Kui, Xiaoyan] Cent South Univ, Sch Comp Sci & Engn, Changsha 410083, Peoples R China.
   [Liang, Junbin] Guangxi Univ, Sch Comp & Elect Informat, Nanning 530004, Peoples R China.
   [Ma, Xingpo] Xinyang Normal Univ, Sch Comp & Informat Technol, 237 Nanhu Rd, Xinyang 464000, Henan, Peoples R China.
C3 Xinyang Agriculture & Forestry University; Central South University;
   Guangxi University; Xinyang Normal University
RP Kui, XY (corresponding author), Cent South Univ, Sch Comp Sci & Engn, Changsha 410083, Peoples R China.; Ma, XP (corresponding author), Xinyang Normal Univ, Sch Comp & Informat Technol, 237 Nanhu Rd, Xinyang 464000, Henan, Peoples R China.
EM xykui@csu.edu.cn; maxingpo@xynu.edu.cn
RI Ma, Xingpo/M-2745-2018
FU Natural Science Foundation of China [61972090, 61502540]; Natural
   Science Foundation of Hunan Province, China [2019JJ40406]; Key
   Specialized Research and Development Project in Henan Province, China
   [202102210161]
FX This work was supported by the Natural Science Foundation of China (No.
   61972090, 61502540), the Natural Science Foundation of Hunan Province,
   China (No. 2019JJ40406), and the Key Specialized Research and
   Development Project in Henan Province, China (No. 202102210161).
CR Bala Kirti, 2020, 2020 8th International Conference on Reliability, Infocom Technologies and Optimization (Trends and Future Directions) (ICRITO), P579, DOI 10.1109/ICRITO48877.2020.9197963
   Butun I, 2016, IEEE COMMUN MAG, V54, P47, DOI 10.1109/MCOM.2016.7452265
   Das G., 2006, Proceedings of the 32nd International Conference on Very Large Data Bases (VLDB'06), P451
   Ding XF, 2019, IEEE T DEPEND SECURE, V16, P344, DOI 10.1109/TDSC.2017.2693969
   Gandino F, 2017, IEEE T INF FOREN SEC, V12, P34, DOI 10.1109/TIFS.2016.2601061
   Haseeb K, 2020, IEEE ACCESS, V8, P185752, DOI 10.1109/ACCESS.2020.3030192
   Hossain MJ, 2021, J SYST ARCHITECT, V117, DOI 10.1016/j.sysarc.2021.102077
   Hua D, 2013, 2013 IEEE NINTH INTERNATIONAL CONFERENCE ON MOBILE AD-HOC AND SENSOR NETWORKS (MSN 2013), P206, DOI 10.1109/MSN.2013.26
   Jun Zhou, 2015, 2015 IEEE Conference on Computer Communications (INFOCOM). Proceedings, P2398, DOI 10.1109/INFOCOM.2015.7218628
   Khoury E, 2018, 2018 IEEE MIDDLE EAST AND NORTH AFRICA COMMUNICATIONS CONFERENCE (MENACOMM), P25
   Kuang ZF, 2021, J SYST ARCHITECT, V118, DOI 10.1016/j.sysarc.2021.102167
   Kui XY, 2021, CONNECT SCI, V33, P62, DOI 10.1080/09540091.2020.1753173
   Li R, 2017, IEEE ACM T NETWORK, V25, P2334, DOI 10.1109/TNET.2017.2693364
   Liao XJ, 2012, IEEE GLOB COMM CONF, P335, DOI 10.1109/GLOCOM.2012.6503135
   Liu FJ, 2015, INT J DISTRIB SENS N, DOI 10.1155/2015/437678
   Liu XX, 2021, IEEE NETWORK, V35, P188, DOI 10.1109/MNET.011.2000445
   Ma XP, 2019, IEEE INTERNET THINGS, V6, P10093, DOI 10.1109/JIOT.2019.2935738
   [马行坡 Ma Xingpo], 2018, [电子学报, Acta Electronica Sinica], V46, P1274
   Ma XP, 2018, FUTURE GENER COMP SY, V86, P174, DOI 10.1016/j.future.2018.04.010
   Ma XP, 2018, SENSORS-BASEL, V18, DOI 10.3390/s18030871
   Ma XP, 2014, WIRELESS PERS COMMUN, V75, P1809, DOI 10.1007/s11277-013-1360-0
   Meng XR, 2018, PROC INT CONF DATA, P353, DOI 10.1109/ICDE.2018.00040
   Negi D, 2019, IEEE INTERNET THINGS, V6, P7788, DOI 10.1109/JIOT.2019.2902483
   Peng H, 2015, 2015 IEEE TRUSTCOM/BIGDATASE/ISPA, VOL 1, P555, DOI 10.1109/Trustcom.2015.419
   Peng TY, 2018, IEEE ACCESS, V6, P21924, DOI 10.1109/ACCESS.2018.2828404
   Quan HY, 2018, IEEE ACCESS, V6, P31525, DOI 10.1109/ACCESS.2018.2847307
   RANE DD, 2015, 2015 INT C PERV COMP, P1, DOI DOI 10.1109/PERVASIVE.2015.7087044
   Su S, 2018, IEEE T SERV COMPUT, V11, P796, DOI 10.1109/TSC.2015.2481900
   Tsou YT, 2014, SYM REL DIST SYST, P191, DOI 10.1109/SRDS.2014.27
   WANG T, 2021, IEEE T NETWORK SCI E, P1
   Wang T, 2021, IEEE T COMPUT, V70, P1285, DOI 10.1109/TC.2021.3060484
   Wang T, 2021, J SYST ARCHITECT, V114, DOI 10.1016/j.sysarc.2020.101971
   Yang Y, 2020, IEEE T DEPEND SECURE, V17, P320, DOI 10.1109/TDSC.2017.2787588
   Yu CM, 2014, IEEE T INF FOREN SEC, V9, P109, DOI 10.1109/TIFS.2013.2291326
   Yu CM, 2011, IEEE T INF FOREN SEC, V6, P241, DOI 10.1109/TIFS.2011.2109384
   Zhang R, 2010, IEEE INFOCOM SER
   Zheng Y., 2019, IEEE ICC, P1, DOI [DOI 10.1109/icc.2019.8761643, DOI 10.1109/ICC.2019.8761643, DOI 10.1109/MITS.2018.2889654]
   Zhu CS, 2017, IEEE COMMUN MAG, V55, P24, DOI 10.1109/MCOM.2017.1700212
NR 38
TC 1
Z9 1
U1 0
U2 19
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29a, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2021
VL 119
AR 102244
DI 10.1016/j.sysarc.2021.102244
EA JUL 2021
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA WD1PB
UT WOS:000704720500010
DA 2024-07-18
ER

PT J
AU Sachan, A
   Ghoshal, B
AF Sachan, Akash
   Ghoshal, Bibhas
TI Learning based compilation of embedded applications targeting minimal
   energy consumption
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Embedded system; Compiler; Minimal power dissipation; Machine learning;
   Multi-core processor
ID TIME; OPTIMIZATION
AB The choice of correct optimization passes during compilation is one of the major factors that determines the performance and energy consumption of an application when executed on a target hardware. However, making such a choice is challenging since it requires knowledge of target architecture, code features and compiler pass interdependence. Software developers mostly rely on heuristic approaches while choosing the optimization passes. However, such heuristic solutions and random choices often yield sub-optimal results. In this work, we propose an automated technique of determining the optimal compiler optimization setting for minimum energy consumption utilizing power profile results and performance characteristics from real hardware and machine learning models. The proposed approach on one hand brings about reduction in energy consumption and on the other releases embedded software developers from making the complicated compiler optimization choices for each application. Our proposed five phase strategy when implemented on multi-core ARM based ODROID-XU4 experimental platform using the Clang Compiler shows a maximum of 8.43% improvement in power dissipation and a maximum of 27.27% in energy consumption for MiBench and Polybench representative benchmarks in comparison to state-of-art energy aware compilation strategies.
C1 [Sachan, Akash; Ghoshal, Bibhas] Indian Inst Informat Technol, Allahabad 211012, Uttar Pradesh, India.
C3 Indian Institute of Information Technology Allahabad
RP Sachan, A (corresponding author), Indian Inst Informat Technol, Allahabad 211012, Uttar Pradesh, India.
EM rsi2017505@iiita.ac.in; bibhas.ghoshal@iiita.ac.in
RI Ghoshal, Bibhas/GVT-0537-2022
OI Sachan, Akash/0000-0001-5044-8530
FU Ministry of Human Resource and Development, Government of India under
   the scheme "Impacting Research Innovation and Technology (IMPRINT
   INDIA)'' [7482]
FX This research is supported by Ministry of Human Resource and
   Development, Government of India under the scheme "Impacting Research
   Innovation and Technology (IMPRINT INDIA)'', Project No. 7482.
CR Agakov F, 2006, INT SYM CODE GENER, P295
   Ashouri AH, 2019, ACM COMPUT SURV, V51, DOI 10.1145/3197978
   Ashouri AH, 2016, ACM T ARCHIT CODE OP, V13, DOI 10.1145/2928270
   Ashouri AH, 2014, IEEE SYM EMBED SYST, P90, DOI 10.1109/ESTIMedia.2014.6962349
   Bansal S, 2020, J SYST ARCHITECT, V108, DOI 10.1016/j.sysarc.2020.101743
   Benini Luca., 2003, ACM T EMBED COMPUT S, V2, P5
   Cavazos J, 2007, INT SYM CODE GENER, P185
   Cooper KD, 1999, ACM SIGPLAN NOTICES, V34, P1, DOI 10.1145/315253.314414
   de Lima ED, 2015, PROC LAT AM COMPUT C, P193
   DEVADAS S, 1995, DES AUT CON, P242
   Draa IC, 2019, J SYST ARCHITECT, V97, P320, DOI 10.1016/j.sysarc.2018.10.004
   Fang SD, 2015, ACM T ARCHIT CODE OP, V12, DOI 10.1145/2739048
   Fursin G, 2011, INT J PARALLEL PROG, V39, P296, DOI 10.1007/s10766-010-0161-2
   Guthaus MR, 2001, WWC-4: IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, P3, DOI 10.1109/WWC.2001.990739
   Hardkernel, 2009, SMART POWER2 POW MAN
   Hoste K, 2008, INT SYM CODE GENER, P165
   Malik A. M., 2010, 2010 Ninth International Conference on Machine Learning and Applications (ICMLA 2010), P925, DOI 10.1109/ICMLA.2010.147
   Mejia-Alvarez P, 2019, J SYST ARCHITECT, V98, P388, DOI 10.1016/j.sysarc.2019.01.018
   Memon A.W., 2016, CROWDTUNING PRACTICA
   Memon A, 2014, ADV PARALLEL COMPUT, V25, P656, DOI 10.3233/978-1-61499-381-0-656
   Nobre R., 2018, ABS180700638 CORR
   Pan ZL, 2006, INT SYM CODE GENER, P319
   Park E, 2011, PROCEEDINGS OF THE PROCEEDINGS OF THE 14TH INTERNATIONAL CONFERENCE ON COMPILERS, ARCHITECTURES AND SYNTHESIS FOR EMBEDDED SYSTEMS (CASES '11), P65
   Pedram M, 2001, PROCEEDINGS OF THE ASP-DAC 2001: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 2001, P239, DOI 10.1109/ASPDAC.2001.913312
   Perf, PERF TOOL
   Pouchet LN, 2008, PLDI'08: PROCEEDINGS OF THE 2008 SIGPLAN CONFERENCE ON PROGRAMMING LANGUAGE DESIGN & IMPLEMENTATION, P90, DOI 10.1145/1375581.1375594
   Pouchet T.Y. Louis-Noel, 2015, POLYHEDRAL BENCHMARK
   Rupanetti D, 2019, J SYST ARCHITECT, V98, P17, DOI 10.1016/j.sysarc.2019.06.003
   Thomson J, 2010, LECT NOTES COMPUT SC, V5898, P399, DOI 10.1007/978-3-642-13374-9_28
   Triantafyllis S, 2003, INT SYM CODE GENER, P204, DOI 10.1109/CGO.2003.1191546
   Wang Z., 2018, ABS180503441 CORR
   Wang Z, 2018, P IEEE, V106, P1879, DOI 10.1109/JPROC.2018.2817118
   Weicker R., 2002, BENCHMARKING CONTEXT
   WEICKER RP, 1991, PARALLEL COMPUT, V17, P1153, DOI 10.1016/S0167-8191(05)80031-6
   Yan KG, 2019, J SYST ARCHITECT, V98, P126, DOI 10.1016/j.sysarc.2019.07.004
NR 35
TC 3
Z9 3
U1 2
U2 6
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUN
PY 2021
VL 116
AR 102116
DI 10.1016/j.sysarc.2021.102116
EA APR 2021
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA SD1RG
UT WOS:000651143900008
DA 2024-07-18
ER

PT J
AU Wang, JT
   Sun, GZ
   Gu, Y
   Liu, K
AF Wang, Jitao
   Sun, Guozi
   Gu, Yu
   Liu, Kun
TI ConGradetect: Blockchain-based detection of code and identity privacy
   vulnerabilities in crowdsourcing
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Crowdsourcing; Code privacy; Identity privacy; Blockchain
ID INCENTIVE MECHANISM; TASK; INTERNET
AB At present, various types of code vulnerabilities lead to a huge workload of detection. Although multi-party cooperation detection methods can be applied to improve efficiency, common crowdsourcing models are difficult to guarantee the privacy of code and identity. We design a code and identity privacy vulnerability crowdsourcing detection system ConGradetect. The system is built on a blockchain and solves code privacy issues, identity privacy issues, and reward preemption issues during the crowdsourcing detection process of vulnerabilities. In ConGradetect, users have a dynamic fake identity, which ensures that the identity of the user is not exposed, thereby avoiding the problem of information exposure caused by data accumulation. In the meantime, ConGradetect uses a local code granulation tool to perform off-line code cutting for task publishers, and uses proxy re-encryption to allocate task code blocks to ensure that the complete original code is only known to the code owner. When the task is received, a trusted key conversion is performed using smart contract. Further, we propose a method for anonymous verification of the binding relationship between task and user to prevent reward preemption and ensure that task performers can obtain corresponding legal benefits. Finally, we run the system on the Ethereum blockchain and test its performance. After testing, the feasibility of ConGradetect is proved.
C1 [Wang, Jitao; Sun, Guozi; Gu, Yu; Liu, Kun] Nanjing Univ Posts & Telecommun, Sch Comp Sci, Nanjing, Peoples R China.
C3 Nanjing University of Posts & Telecommunications
RP Sun, GZ (corresponding author), Nanjing Univ Posts & Telecommun, Sch Comp Sci, Nanjing, Peoples R China.
EM 1018041020@njupt.edu.cn; sun@njupt.edu.cn; 1219043736@njupt.edu.cn;
   1319045427@njupt.edu.cn
FU National Natural Science Foundation of China [61906099]; Open Fund of
   Key Laboratory of Urban Land Resources Monitoring and Simulation,
   Ministry of Natural Resources [KF-2019-04-065]
FX The authors would like to thank the anonymous reviewers for their
   elaborate reviews and feedback. This work is supported by the National
   Natural Science Foundation of China (No. 61906099) , the Open Fund of
   Key Laboratory of Urban Land Resources Monitoring and Simulation,
   Ministry of Natural Resources (No. KF-2019-04-065) .
CR Afzal M, 2020, IEEE ACCESS, V8, P37428, DOI 10.1109/ACCESS.2020.2975233
   [Anonymous], 2017, PBC LIB GOL
   [Anonymous], 2013, PBC LIB
   [Anonymous], 2017, PBC LIB JAVASCRIPT
   [Anonymous], 2017, LIBSNARK
   [Anonymous], 2014, IACR CRYPTOLOGY EPRI
   [Anonymous], 2013, JPBC LIB
   [Anonymous], 2018, ZEBRALANCER
   Azaria A, 2016, PROCEEDINGS 2016 2ND INTERNATIONAL CONFERENCE ON OPEN AND BIG DATA - OBD 2016, P25, DOI 10.1109/OBD.2016.11
   Bogner A., 2016, ACM International Conference Proceeding Series, V07-09-Nove, P177
   Buldas A, 2017, INT J SERV TECHNOL M, V23, P117, DOI 10.1504/IJSTM.2017.081881
   Chen Qian, 2019, THESIS U RENNES 1 FR
   Ding QY, 2020, IEEE ACCESS, V8, P6209, DOI 10.1109/ACCESS.2019.2962274
   Ferrag MA, 2019, IEEE INTERNET THINGS, V6, P2188, DOI 10.1109/JIOT.2018.2882794
   Fu ML, 2019, IEEE ACCESS, V7, P147327, DOI 10.1109/ACCESS.2019.2947146
   Guo H, 2019, COMPUT J, V62, P490, DOI 10.1093/comjnl/bxy096
   Hao K, 2019, IEEE ACCESS, V7, P122707, DOI 10.1109/ACCESS.2019.2938578
   Hasanova H, 2019, INT J NETW MANAG, V29, DOI 10.1002/nem.2060
   Hepp T, 2018, IT-INF TECHNOL, V60, P283, DOI 10.1515/itit-2018-0019
   Hong HT, 2019, IEEE ACCESS, V7, P26268, DOI 10.1109/ACCESS.2019.2896912
   Huang YF, 2019, IEEE ACCESS, V7, P150184, DOI 10.1109/ACCESS.2019.2946988
   Jiang S, 2019, 2019 IEEE INTERNATIONAL CONFERENCE ON BLOCKCHAIN (BLOCKCHAIN 2019), P405, DOI 10.1109/Blockchain.2019.00062
   Kawai Y, 2019, IEICE T FUND ELECTR, VE102A, P81, DOI 10.1587/transfun.E102.A.81
   Khacef Kahina, 2019, Web, Artificial Intelligence and Network Applications. Proceedings of the Workshops of the 33rd International Conference on Advanced Information Networking and Applications (WAINA-2019). Advances in Intelligent Systems and Computing (AISC 927), P662, DOI 10.1007/978-3-030-15035-8_64
   Li YN, 2020, CONCURR COMP-PRACT E, V32, DOI 10.1002/cpe.5578
   Li Z, 2018, ROBOT CIM-INT MANUF, V54, P133, DOI 10.1016/j.rcim.2018.05.011
   Liu J, 2019, IEEE ACCESS, V7, P77894, DOI 10.1109/ACCESS.2019.2921624
   Liu TL, 2020, IEEE ACCESS, V8, P36029, DOI 10.1109/ACCESS.2020.2974750
   Lu Y, 2018, INT CON DISTR COMP S, P853, DOI 10.1109/ICDCS.2018.00087
   Ma Z., 2020, ARXIV PREPRINT ARXIV
   Ma Z, 2020, IEEE T VEH TECHNOL, V69, P5836, DOI 10.1109/TVT.2020.2972923
   Maruseac M, 2015, LECT NOTES COMPUT SC, V9239, P313, DOI 10.1007/978-3-319-22363-6_17
   McInnis B, 2016, 34TH ANNUAL CHI CONFERENCE ON HUMAN FACTORS IN COMPUTING SYSTEMS, CHI 2016, P2271, DOI 10.1145/2858036.2858539
   Mousavi Reza, 2019, P 40 INT C INF SYST
   Park J, 2019, IEEE T NETW SERV MAN, V16, P1782, DOI 10.1109/TNSM.2019.2941572
   Pawlak M, 2018, LECT NOTES COMPUT SC, V11230, P297, DOI 10.1007/978-3-030-02671-4_18
   Sari A, 2019, J SYST SOFTWARE, V153, P200, DOI 10.1016/j.jss.2019.04.027
   Selvi S. Sharmila Deva, 2019, IACR CRYPTOL EPRINT, V2019, P418
   Sharma V, 2019, FUTURE GENER COMP SY, V92, P758, DOI 10.1016/j.future.2017.12.039
   Shu JG, 2021, IEEE T DEPEND SECURE, V18, P117, DOI 10.1109/TDSC.2018.2875682
   Shu JG, 2018, IEEE INTERNET THINGS, V5, P3068, DOI 10.1109/JIOT.2018.2830784
   Singh A, 2020, COMPUT SECUR, V88, DOI 10.1016/j.cose.2019.101654
   Wan CS, 2020, WIREL NETW, V26, P1139, DOI 10.1007/s11276-018-1858-1
   Wang SF, 2020, INFORM SCIENCES, V512, P80, DOI 10.1016/j.ins.2019.09.067
   Wang YJ, 2018, COMPUT NETW, V135, P32, DOI 10.1016/j.comnet.2018.02.008
   Wu YM, 2019, IEEE ACCESS, V7, P45605, DOI 10.1109/ACCESS.2019.2908265
   Xu YW, 2019, EURASIP J WIREL COMM, DOI 10.1186/s13638-019-1439-8
   Yin H, 2019, IEEE ACCESS, V7, P138857, DOI 10.1109/ACCESS.2019.2943114
   Yuan D, 2020, IEEE T INF FOREN SEC, V15, P299, DOI 10.1109/TIFS.2019.2913232
   Zhang YH, 2018, INFORM SCIENCES, V462, P262, DOI 10.1016/j.ins.2018.06.018
   Zheng Huang, 2017, J INF SECUR RES
   Zhu SD, 2019, 2019 IEEE INTERNATIONAL CONFERENCE ON BLOCKCHAIN (BLOCKCHAIN 2019), P26, DOI 10.1109/Blockchain.2019.00013
NR 52
TC 5
Z9 6
U1 1
U2 11
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAR
PY 2021
VL 114
AR 101910
DI 10.1016/j.sysarc.2020.101910
EA FEB 2021
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA US3RH
UT WOS:000697350100010
DA 2024-07-18
ER

PT J
AU Kornaros, G
   Tomoutzoglou, O
   Mbakoyiannis, D
   Karadimitriou, N
   Coppola, M
   Montanari, E
   Deligiannis, 
   Gherardi, G
AF Kornaros, G.
   Tomoutzoglou, O.
   Mbakoyiannis, D.
   Karadimitriou, N.
   Coppola, M.
   Montanari, E.
   Deligiannis, I
   Gherardi, G.
TI Towards holistic secure networking in connected vehicles through
   securing CAN-bus communication and firmware-over-the-air updating
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Automotive electronics security; Vehicular ad hoc networks; Network
   security; Intelligent vehicles; Firmware-over-the-air updating; On-chip
   apps isolation
ID INTRUSION DETECTION; CONTROL UNITS; VULNERABILITIES
AB With the increasing connectivity in modern vehicle infrastructure, solutions are required to harden the vehicle's electronic architecture against potential attacks. One of the most important concerns is to ensure vehicle systems take appropriate and safe actions to diminish the probability of cyber-attacks success and mitigate the ramifications of potential unauthorized access. In this work, we present a layered systematic approach to achieve these goals along with a real implementation on an electric motorcycle. The developed secure infrastructure involves secure interconnection mechanisms to ensure trustworthy communications for electronic control nodes; hardware firewall to prevent interference and unauthorized access from untrusted applications/firmware; separated OS instances for different execution environments to provide best possible support for apps with different requirements and to further isolate apps from each other; and finally secure deployment of apps/firmware to ensure that apps are deployed unaltered to the automotive platform.
   In particular, considering both in-vehicle's units resource-constraints, in terms of cost and size, and security needs that emerge in open bus-based networks, we introduce a secure technology that helps to prevent cyber-attacks in automotive Controller Area Network (CAN) protocol which is often used in in-vehicle networks. This technology, which we call secure CAN (sCAN), respects standard CAN-bus and realizes security mechanisms implemented in software or hardware, while adding less than 1 ms latency on the communication. sCAN in synergy with on-chip hardware firewalling which controls authorization level of on-chip accesses, and finally, together with securing the deployment of firmware updating over the air, build a fully-layered approach for connected vehicles to protect system assets, such as application and device authenticity, integrity, confidentiality, and availability.
C1 [Kornaros, G.; Tomoutzoglou, O.; Mbakoyiannis, D.; Karadimitriou, N.] Hellen Mediterranean Univ, Iraklion, Greece.
   [Coppola, M.] STM, Grenoble, France.
   [Montanari, E.; Deligiannis, I; Gherardi, G.] Energ SpA, Modena, Italy.
C3 Hellenic Mediterranean University; STMicroelectronics
RP Kornaros, G (corresponding author), Hellen Mediterranean Univ, Iraklion, Greece.
EM kornaros@hmu.gr; marcello.coppola@st.com; ggherardi@energica.com
RI Kornaros, George/ABI-7247-2020; Tomoutzoglou, Othon/R-6776-2018
OI Kornaros, George/0000-0002-2371-0633; Deligiannis,
   Ioannis/0009-0002-4794-9822; coppola, marcello/0000-0003-0414-9411;
   Tomoutzoglou, Othon/0000-0003-4708-2923
FU European Union Horizon 2020 project TAPPS (Trusted Apps for open CPSs)
   under RIA [645119]; H2020 - Industrial Leadership [645119] Funding
   Source: H2020 - Industrial Leadership
FX The research leading to these results has received funding from the
   European Union Horizon 2020 project TAPPS (Trusted Apps for open CPSs)
   under RIA grant no 645119.
CR AlFardan NJ, 2013, P IEEE S SECUR PRIV, P526, DOI 10.1109/SP.2013.42
   Ali I, 2019, J SYST ARCHITECT, V99, DOI 10.1016/j.sysarc.2019.101636
   Amoozadeh M, 2015, IEEE COMMUN MAG, V53, P126, DOI 10.1109/MCOM.2015.7120028
   [Anonymous], 2011, 2626212011EN ISO
   ARM, 2009, Technical Report
   Barker Elaine, 2015, Technical report
   Chakraborty S, 2016, IEEE DES TEST, V33, P92, DOI 10.1109/MDAT.2016.2573598
   Cho KT, 2016, PROCEEDINGS OF THE 25TH USENIX SECURITY SYMPOSIUM, P911
   Choo KKR, 2018, COMPUT SECUR, V74, P275, DOI 10.1016/j.cose.2018.02.008
   Coppola R, 2016, ACM COMPUT SURV, V49, DOI 10.1145/2971482
   Energica S.p.A, 2019, TECHN SHEET EN EG MO
   Giannopoulos H, 2017, IEEE VEH TECHNOL MAG, V12, P60, DOI 10.1109/MVT.2017.2647814
   Groza B, 2013, IEEE T IND INFORM, V9, P2034, DOI 10.1109/TII.2013.2239301
   Han C, 2012, IEEE T INTELL TRANSP, V13, P873, DOI 10.1109/TITS.2012.2183366
   Han K., 2014, IQT Q, P22
   Herrewege A., 2011, P 2011 ECR WORKSH LI
   Kang MJ, 2016, PLOS ONE, V11, DOI 10.1371/journal.pone.0155781
   Kastelic A, 1998, EUR ADDICT RES, V4, P1
   Kornaros G., 2018, SOLUTIONS CYBER PHYS, P301, DOI 10.4018/978-1-5225-2845-6.ch012
   Kornaros G, 2018, IEEE MICRO, V38, P63, DOI 10.1109/MM.2018.053631143
   Kornaros G, 2015, 2015 EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD), P41, DOI 10.1109/DSD.2015.65
   Koscher K, 2010, P IEEE S SECUR PRIV, P447, DOI 10.1109/SP.2010.34
   Kuppusamy T.K., 2016, P 14 EMB SEC CARS ES
   Lukasiewycz M, 2016, ACM T DES AUTOMAT EL, V21, DOI 10.1145/2831232
   Nilsson DK, 2008, IEEE VTS VEH TECHNOL, P1203
   Pan L, 2017, J INF SECUR APPL, V36, P90, DOI 10.1016/j.jisa.2017.08.005
   Pawelec K, 2019, PROCEEDINGS OF THE ACM WORKSHOP ON AUTOMOTIVE CYBERSECURITY (AUTOSEC '19), P31, DOI 10.1145/3309171.3309180
   Pinto S, 2019, ACM COMPUT SURV, V51, DOI 10.1145/3291047
   Prehofer C, 2016, 2016 3RD INTERNATIONAL WORKSHOP ON EMERGING IDEAS AND TRENDS IN ENGINEERING OF CYBER-PHYSICAL SYSTEMS (EITEC), P23, DOI 10.1109/EITEC.2016.7503692
   Rajan AKS, 2018, J SYST ARCHITECT, V82, P37, DOI 10.1016/j.sysarc.2018.01.001
   Samuel J, 2010, PROCEEDINGS OF THE 17TH ACM CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY (CCS'10), P61, DOI 10.1145/1866307.1866315
   Shanzhi Chen, 2017, IEEE Communications Standards Magazine, V1, P70, DOI 10.1109/MCOMSTD.2017.1700015
   Song HM, 2016, 2016 INTERNATIONAL CONFERENCE ON INFORMATION NETWORKING (ICOIN), P63, DOI 10.1109/ICOIN.2016.7427089
   Steger M, 2018, LECT N MOBIL, P137, DOI 10.1007/978-3-319-66972-4_12
   Sun Y, 2008, IEEE COMMUN MAG, V46, P112, DOI 10.1109/MCOM.2008.4473092
   Szilagyi C., 2010, P 5 WORKSH EMB SYST
   Valasek C., 2014, P 2014 BLACK HAT US
   Varriale Antonio, 2016, 2016 International Conference on Design and Technology of Integrated Systems in Nanoscale Era (DTIS), P1, DOI 10.1109/DTIS.2016.7483810
   Whyte W, 2013, IEEE VEHIC NETW CONF, P1, DOI 10.1109/VNC.2013.6737583
   Woo S, 2015, IEEE T INTELL TRANSP, V16, P993, DOI 10.1109/TITS.2014.2351612
   Wu WF, 2020, IEEE T INTELL TRANSP, V21, P919, DOI 10.1109/TITS.2019.2908074
   Wu WF, 2018, IEEE ACCESS, V6, P54607, DOI 10.1109/ACCESS.2018.2870695
   Wu WF, 2018, IEEE ACCESS, V6, P45233, DOI 10.1109/ACCESS.2018.2865169
   Ziermann T, 2009, DES AUT TEST EUROPE, P1088
   Zimmer C, 2015, POWER SYST, P329, DOI 10.1007/978-3-662-45928-7_12
NR 45
TC 16
Z9 16
U1 0
U2 21
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2020
VL 109
AR 101761
DI 10.1016/j.sysarc.2020.101761
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA OA2QK
UT WOS:000577636500007
DA 2024-07-18
ER

PT J
AU Guan, Y
   Zhang, J
   Shi, ZP
   Wang, Y
   Li, YD
AF Guan, Yong
   Zhang, Jie
   Shi, Zhiping
   Wang, Yi
   Li, Yongdong
TI Formalization of continuous Fourier transform in verifying applications
   for dependable cyber-physical systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Formal verification; Continuous Fourier transform; HOL4; Theorem
   proving; Cyber-physical systems
ID OPTIMIZATION; DECOMPOSITION; MINIMIZATION; ARCHITECTURE
AB Continuous Fourier transform (CFT) is widely used and is often directly applied in cyber-physical systems (CPS) without checking its preconditions. This inevitably leads to unexpected defects and even errors. Thus, verification is necessary for the CFT-based engineering design to ensure a dependable cyber physical system. HOL4 (Higher Order Logic 4) is a formal theorem prover that prevails in software and hardware verification. However, there is no CFT theorem library in current HOL4. In this paper, the definition and some frequently used properties of CFT are formalized and verified in HOL4. Based on this, we formally model a basic theorem library of CFT. As a case study, the CFT library is employed to verify the frequency response of an RLC circuit, which is a critical application for dependable CPS. The formalization of the CFT and its properties and the construction of the formal CFT theorem library can effectively extend the function of the HOL4 system. The obtained formal results can be applied in various CFT-based cyber-physical systems.
C1 [Guan, Yong; Shi, Zhiping; Li, Yongdong] Capital Normal Univ, Beijing Adv Innovat Ctr Imaging Technol, Beijing 100048, Peoples R China.
   [Zhang, Jie] Univ Chem Technol, Coll Informat Sci & Technol, Beijing 100029, Peoples R China.
   [Wang, Yi] Shenzhen Univ, Shenzhen Key Lab Serv Comp & Applicat, Shenzhen 518060, Peoples R China.
C3 Capital Normal University; Shenzhen University
RP Zhang, J (corresponding author), Univ Chem Technol, Coll Informat Sci & Technol, Beijing 100029, Peoples R China.
EM jzhang@mail.buct.edu.cn; yiwang@szu.edu.cn
RI Zhang, Yonghui/AGY-9072-2022; Li, Yongdong/P-5605-2016
FU National Key RD Plan [2017YFB1303000]; National Natural Science
   Foundation of China [61572331, 61972559]; National Technology Innovation
   Special Zone [19-163-11-ZD-001-005-06]; Guangdong Basic and Applied
   Basic Research Foundation [2019B151502055, 2017B 030314073]; Shenzhen
   Natural Science Foundation [JCYJ20170817100300603]
FX This work was supported by the National Key R&D Plan (2017YFB1303000),
   the National Natural Science Foundation of China (61572331, 61972559),
   the National Technology Innovation Special Zone
   (19-163-11-ZD-001-005-06), Guangdong Basic and Applied Basic Research
   Foundation (2019B151502055, 2017B 030314073), and Shenzhen Natural
   Science Foundation (JCYJ20170817100300603).
CR Aguado F, 2017, LOG J IGPL, V25, P195, DOI 10.1093/jigpal/jzw060
   Ahmed W, 2016, J APPL LOGIC, V18, P19, DOI 10.1016/j.jal.2016.05.007
   Aransay J, 2017, J AUTOM REASONING, V58, P509, DOI 10.1007/s10817-016-9379-z
   Aransay J, 2016, FORM ASP COMPUT, V28, P1005, DOI 10.1007/s00165-016-0383-1
   Armstrong J, 1996, REAL-TIME SYST, V10, P143, DOI 10.1007/BF00360339
   Boender J, 2015, ELECTRON P THEOR COM, P71, DOI 10.4204/EPTCS.195.6
   Boldo S, 2016, MATH STRUCT COMP SCI, V26, P1196, DOI 10.1017/S0960129514000437
   Brings J, 2019, J SYST ARCHITECT, V97, P153, DOI 10.1016/j.sysarc.2019.02.012
   Cao K, 2019, J SYST ARCHITECT, V97, P397, DOI 10.1016/j.sysarc.2019.01.003
   Cao K, 2019, IEEE T COMPUT AID D, V38, P1189, DOI 10.1109/TCAD.2018.2846650
   Cogumbreiro T, 2017, J LOG ALGEBR METHODS, V90, P50, DOI 10.1016/j.jlamp.2017.02.006
   Dai HJ, 2019, J SYST ARCHITECT, V94, P14, DOI 10.1016/j.sysarc.2019.02.004
   Dovom EM, 2019, J SYST ARCHITECT, V97, P1, DOI 10.1016/j.sysarc.2019.01.017
   Eberl M, 2017, J AUTOM REASONING, V58, P483, DOI 10.1007/s10817-016-9378-0
   Ficco M, 2019, J SYST ARCHITECT, V97, P107, DOI 10.1016/j.sysarc.2019.04.004
   Grabowski A, 2017, FORMALIZ MATH, V25, P93, DOI 10.1515/forma-2017-0009
   Han L, 2019, DES AUT TEST EUROPE, P1052, DOI [10.23919/date.2019.8714968, 10.23919/DATE.2019.8714968]
   Harrison J, 2013, J AUTOM REASONING, V50, P173, DOI 10.1007/s10817-012-9250-9
   Hasan O, 2014, J UNIVERS COMPUT SCI, V20, P193
   He YM, 2019, J SYST ARCHITECT, V95, P55, DOI 10.1016/j.sysarc.2019.03.005
   Jacobsen C, 2015, ELECTRON NOTES THEOR, V317, P101, DOI 10.1016/j.entcs.2015.10.010
   Kang YM, 2018, J SYST ARCHITECT, V88, P33, DOI 10.1016/j.sysarc.2018.05.006
   Khan SMU, 2018, APPL SCI-BASEL, V8, DOI 10.3390/app8020221
   Kornilowicz A, 2017, FORMALIZ MATH, V25, P87, DOI 10.1515/forma-2017-0008
   Liu D, 2017, IEEE T COMPUT, V66, P1918, DOI 10.1109/TC.2017.2711620
   Liu J, 2019, J SYST ARCHITECT, V94, P42, DOI 10.1016/j.sysarc.2019.02.006
   Ma S, 2016, ADV APPL CLIFFORD AL, V26, P1305, DOI 10.1007/s00006-016-0650-5
   Mahmood Z, 2017, APPL SCI-BASEL, V7, DOI 10.3390/app7101069
   Pang LN, 2015, ELECTRON P THEOR COM, P65, DOI 10.4204/EPTCS.184.5
   Shi YJ, 2018, ASIA S PACIF DES AUT, P28, DOI 10.1109/ASPDAC.2018.8297278
   Shi ZP, 2015, MATH PROBL ENG, V2015, DOI 10.1155/2015/687152
   Shi ZP, 2014, ADV MECH ENG, DOI 10.1155/2014/195276
   Shi ZP, 2013, J APPL MATH, DOI 10.1155/2013/160875
   Siddique U, 2016, FORM ASP COMPUT, V28, P881, DOI 10.1007/s00165-016-0367-1
   Nguyen TD, 2019, J SYST ARCHITECT, V97, P20, DOI 10.1016/j.sysarc.2019.03.007
   Wang J, 2019, J SYST ARCHITECT, V96, P53, DOI 10.1016/j.sysarc.2018.12.003
   Wang Y, 2011, CLIN DEV IMMUNOL, DOI 10.1155/2011/621414
   Wang Y, 2019, IEEE T COMPUT AID D, V38, P617, DOI 10.1109/TCAD.2018.2821442
   Wang Y, 2019, IEEE T PARALL DISTR, V30, P589, DOI 10.1109/TPDS.2018.2868062
   Wang Y, 2019, IEEE T COMPUT AID D, V38, P234, DOI 10.1109/TCAD.2018.2808227
   Wang Y, 2014, IEEE T PARALL DISTR, V25, P1797, DOI 10.1109/TPDS.2013.172
   Wisniewski R, 2019, J SYST ARCHITECT, V96, P20, DOI 10.1016/j.sysarc.2019.01.015
   Zhang J, 2017, FRONT NEUROROBOTICS, V11, P1, DOI 10.3389/fnbot.2017.00056
   Zhang M, 2018, J SYST ARCHITECT, V91, P53, DOI 10.1016/j.sysarc.2018.07.006
   Zhao CN, 2016, ISA T, V62, P87, DOI 10.1016/j.isatra.2015.07.015
   Zhao QL, 2018, J SYST ARCHITECT, V83, P57, DOI 10.1016/j.sysarc.2017.03.007
   Zhou JL, 2018, J SYST ARCHITECT, V82, P1, DOI 10.1016/j.sysarc.2017.09.007
NR 47
TC 6
Z9 6
U1 0
U2 11
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUN
PY 2020
VL 106
AR 101707
DI 10.1016/j.sysarc.2020.101707
PG 7
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA LK7CN
UT WOS:000531020300003
DA 2024-07-18
ER

PT J
AU Zhao, X
   Bhuiyan, MZA
   Qi, LY
   Nie, HL
   Tang, WD
   Dou, WC
AF Zhao, Xuan
   Bhuiyan, Md Zakirul Alam
   Qi, Lianyong
   Nie, Hongli
   Tang, Wenda
   Dou, Wanchun
TI <i>TrCMP</i>: A dependable app usage inference design for user behavior
   analysis through cyber-physical parameters
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE App usage; Cyber-physical parameters; Android; Behavior analysis;
   Dependability
ID RECOMMENDATION; FRAMEWORK
AB Timely and accurate service recommendations can help users improve their quality of life and efficiency of work. The accuracy of service recommendations often depends on effective user behavior analysis. Technically, user behaviors associated with a specific service could be reflected in the apps they use, while operating different apps will change cyber-physical parameters on Android devices, such as power consumption, CPU usage, memory usage, and traffic data. Some studies have already leveraged cyber-physical parameters to analyze app usage. However, these investigations usually take into consideration a single parameter (e.g., traffic or power), which could be easily affected by the complex Android environment. Moreover, to the best of our knowledge, these investigations cannot analyze some apps that run in the offline state. In this paper, we study the similarities and the differences of parameters with various apps running in both online and offline states. Then we propose a design of a dependable app usage inference, named TrCMP to understand the inference in a mobile system through a combination of the cyber and physical system parameters. This design comprehensively considers Traffic, CPU, Memory and Power to speculate apps running in both online and offline states. An algorithm is proposed to find the most effective weight values for each parameter. Extensive experiments are conducted to validate the effectiveness and dependability of our design.
C1 [Zhao, Xuan; Nie, Hongli; Tang, Wenda; Dou, Wanchun] Nanjing Univ, State Key Lab Novel Software Technol, Nanjing, Peoples R China.
   [Zhao, Xuan; Nie, Hongli; Tang, Wenda; Dou, Wanchun] Nanjing Univ, Dept Comp Sci & Technol, Nanjing, Peoples R China.
   [Bhuiyan, Md Zakirul Alam] Fordham Univ, Dept Comp & Informat Sci, Bronx, NY 10458 USA.
   [Qi, Lianyong] Qufu Normal Univ, Sch Informat Sci & Engn, Jining, Peoples R China.
C3 Nanjing University; Nanjing University; Fordham University; Qufu Normal
   University
RP Dou, WC (corresponding author), Nanjing Univ, State Key Lab Novel Software Technol, Nanjing, Peoples R China.; Dou, WC (corresponding author), Nanjing Univ, Dept Comp Sci & Technol, Nanjing, Peoples R China.
EM xzhao@smail.nju.edu.cn; mbhuiyan3@fordham.edu; lianyongqi@gmail.com;
   niehl@smail.nju.edu.cn; wdtang@smail.nju.edu.cn; douwc@nju.edu.cn
RI Bhuiyan, Zakirul Alam/AAJ-1930-2020; Qi, Lianyong/AAO-2681-2020
FU National Key Research and Development Program of China [2017YFB1001800];
   National Science Foundation of China [61872219]; Natural Science
   Foundation of Shandong Province [ZR2019MF001]
FX This work was supported in part by the National Key Research and
   Development Program of China (No. 2017YFB1001800), the National Science
   Foundation of China under Grant No. 61872219, the Natural Science
   Foundation of Shandong Province (ZR2019MF001).
CR Alan HF, 2016, PROCEEDINGS OF THE 9TH ACM CONFERENCE ON SECURITY & PRIVACY IN WIRELESS AND MOBILE NETWORKS (WISEC'16), P61, DOI 10.1145/2939918.2939929
   [Anonymous], INF FUSION
   [Anonymous], 2015 INT C PASS ACT
   [Anonymous], REPORT GOOGLE PLAY 1
   Bhuiyan MZA, 2019, ACM TRANS CYBER-PHYS, V3, DOI 10.1145/3271432
   Bhuiyan MZA, 2017, INFORM SCIENCES, V379, P1, DOI 10.1016/j.ins.2016.11.005
   Bhuiyan MZA, 2017, IEEE T DEPEND SECURE, V14, P363, DOI 10.1109/TDSC.2015.2469655
   Chen GL, 2018, J SYST ARCHITECT, V88, P74, DOI 10.1016/j.sysarc.2018.05.011
   Chen YS, 2017, NANOMATER NANOTECHNO, V7, DOI 10.1177/1847980416687164
   Dai SF, 2013, IEEE INFOCOM SER, P809
   Enck W, 2009, IEEE SECUR PRIV, V7, P50, DOI 10.1109/MSP.2009.26
   Friedman N, 1997, MACH LEARN, V29, P131, DOI 10.1023/A:1007465528199
   Fu YJ, 2016, IEEE T MOBILE COMPUT, V15, P2851, DOI 10.1109/TMC.2016.2516020
   Gong WW, 2018, WIREL COMMUN MOB COM, DOI 10.1155/2018/3075849
   Hall M., 2009, ACM SIGKDD Explor. Newsl, V11, P18, DOI DOI 10.1145/1656274.1656278
   Ho TK, 1998, IEEE T PATTERN ANAL, V20, P832, DOI 10.1109/34.709601
   Huang YJ, 2017, J SYST ARCHITECT, V77, P52, DOI 10.1016/j.sysarc.2017.01.004
   Kang Y, 2017, J SYST ARCHITECT, V76, P17, DOI 10.1016/j.sysarc.2017.04.002
   Khomh F, 2012, 2012 28TH IEEE INTERNATIONAL CONFERENCE ON SOFTWARE MAINTENANCE (ICSM), P629, DOI 10.1109/ICSM.2012.6405339
   Lee EA, 2008, ISORC 2008: 11TH IEEE SYMPOSIUM ON OBJECT/COMPONENT/SERVICE-ORIENTED REAL-TIME DISTRIBUTED COMPUTING - PROCEEDINGS, P363, DOI 10.1109/ISORC.2008.25
   Liu XZ, 2018, IEEE T SOFTWARE ENG, V44, P384, DOI 10.1109/TSE.2017.2685387
   Ma Y, 2019, IEEE T CONTR SYST T, V27, P1788, DOI 10.1109/TCST.2018.2819965
   Mahamadi A, 2017, J SYST ARCHITECT, V74, P14, DOI 10.1016/j.sysarc.2016.11.008
   Manderscheid M, 2018, J SYST ARCHITECT, V88, P23, DOI 10.1016/j.sysarc.2018.05.004
   Pu CY, 2018, 2018 IEEE INTERNATIONAL CONFERENCE ON WEB SERVICES (IEEE ICWS 2018), P243, DOI 10.1109/ICWS.2018.00038
   Qi L., 2019, IEEE Trans. Comput. Social Syst., P1
   Qi LY, 2020, WORLD WIDE WEB, V23, P1275, DOI 10.1007/s11280-019-00684-y
   Qi LY, 2018, FUTURE GENER COMP SY, V88, P636, DOI 10.1016/j.future.2018.02.050
   Qiang Xu, 2015, 2015 IEEE Conference on Computer Communications (INFOCOM). Proceedings, P1481, DOI 10.1109/INFOCOM.2015.7218526
   Quinlan John Ross., C4 5 PROGRAMS MACHIN, V1
   Rajkumar R, 2010, DES AUT CON, P731
   Shanker A., 2011, 2011 3rd International Conference on Electronics Computer Technology (ICECT 2011), P129, DOI 10.1109/ICECTECH.2011.5941971
   Shehu Z, 2016, 2016 10TH INTERNATIONAL CONFERENCE ON NEXT GENERATION MOBILE APPLICATIONS, SECURITY AND TECHNOLOGIES (NGMAST), P121, DOI 10.1109/NGMAST.2016.16
   Taylor VF, 2018, IEEE T INF FOREN SEC, V13, P63, DOI 10.1109/TIFS.2017.2737970
   Taylor VF, 2016, 1ST IEEE EUROPEAN SYMPOSIUM ON SECURITY AND PRIVACY, P439, DOI 10.1109/EuroSP.2016.40
   Wang QL, 2015, IEEE CONF COMM NETW, P433, DOI 10.1109/CNS.2015.7346855
   Wang XK, 2019, ACM T EMBED COMPUT S, V18, DOI 10.1145/3330139
   Wang XK, 2019, IEEE NETWORK, V33, P64, DOI 10.1109/MNET.2018.1800192
   Wang XK, 2017, IEEE COMMUN MAG, V55, P80, DOI 10.1109/MCOM.2017.1700360
   Wang XR, 2010, IEEE T IND INFORM, V6, P302, DOI 10.1109/TII.2010.2051232
   Xu XL, 2019, FUTURE GENER COMP SY, V96, P89, DOI 10.1016/j.future.2019.01.012
   Xu YW, 2017, COMPLEXITY, DOI 10.1155/2017/3437854
   Xue SS, 2018, IEEE INFOCOM SER, P1475, DOI 10.1109/INFOCOM.2018.8486327
   Yang L., 2016, IEEE INFOCOM 2016-The 35th Annual IEEE International Conference on Computer Communications, IEEE, P1
   Zhou J., 2019, IEEE Transactions on Computers
   Zhou JL, 2019, IEEE T COMPUT AID D, V38, P2215, DOI 10.1109/TCAD.2018.2883993
   Zhou JL, 2016, IEEE T COMPUT AID D, V35, P1269, DOI 10.1109/TCAD.2015.2501286
   Zhou X, 2013, CYCLODEXTRIN CHEMISTRY: PREPARATION AND APPLICATION, P101
NR 48
TC 7
Z9 7
U1 0
U2 7
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2020
VL 102
AR 101665
DI 10.1016/j.sysarc.2019.101665
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA KJ7EG
UT WOS:000512220500003
DA 2024-07-18
ER

PT J
AU Shojaiemehr, B
   Rahmani, AM
   Qader, NN
AF Shojaiemehr, Bahador
   Rahmani, Amir Masoud
   Qader, Nooruldeen Nasih
TI Automated negotiation for ensuring composite service requirements in
   cloud computing
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Cloud computing; Automated negotiation; Composite services; Negotiation
   strategy; Negotiation agent; Cloud services
ID LEVEL AGREEMENT NEGOTIATION; ISSUE TRADE-OFFS; AGENT; MODEL; QOS;
   SIMILARITY; DECISION; SYSTEMS; IOT
AB Cloud consumers need services that, in addition to meeting their business requirements, provide them with a certain level of quality of service (QoS). On the other hand, cloud providers desire to sale services corresponding to their preferences. In this situation, cloud computing service negotiation (CCSN) can be used to establish an agreement among trading parties with conflicting preferences. The CCSN allows consumer and provider negotiate together automatically on negotiable issues that are important for both trading parties. It aims to provide maximum utility for the parties in possible shortest time. In this paper, we propose a CCSN which provides simple or composite services to consumers. We introduce strategies that negotiators can choose from. We carry out some simulations to compare the performance of the strategies. Analysis of the results of simulations shows that our recommended strategy is more efficient in terms of negotiator's utility and the number of rounds spent on negotiation to reach an agreement than the others. The contributions of the proposed CCSN can be summarized as follows: (1) design and simulation of a new negotiation strategy which aims to maximize utility for both trading parties and increase the speed in reaching an agreement, (2) proposing a process for aggregating the results of negotiations on simple task requirements to ensure end-to-end composite service requirements.
C1 [Shojaiemehr, Bahador; Rahmani, Amir Masoud] Islamic Azad Univ, Sci & Res Branch, Dept Comp Engn, Tehran, Iran.
   [Qader, Nooruldeen Nasih] Univ Human Dev, Comp Sci, Sulaimanyah, Iraq.
   [Qader, Nooruldeen Nasih] Univ Sulaimani, Comp Sci Dept, Sulaymaniyah, Iraq.
C3 Islamic Azad University; University of Sulimanyah
RP Rahmani, AM (corresponding author), Islamic Azad Univ, Sci & Res Branch, Dept Comp Engn, Tehran, Iran.
EM bahadormehr@srbiau.ac.ir; rahmani@srbiau.ac.ir;
   nooruldeen.qader@uhd.edu.iq
RI Rahmani, Amir Masoud/K-2702-2013
OI Rahmani, Amir Masoud/0000-0001-8641-6119
CR Adabi S, 2014, J NETW COMPUT APPL, V37, P89, DOI 10.1016/j.jnca.2012.12.030
   Asghari P, 2018, J NETW COMPUT APPL, V120, P61, DOI 10.1016/j.jnca.2018.07.013
   Chen JH, 2015, FUTURE GENER COMP SY, V50, P38, DOI 10.1016/j.future.2014.12.003
   Cheng CB, 2006, DECIS SUPPORT SYST, V42, P626, DOI 10.1016/j.dss.2005.02.009
   Chia-Wei Chang, 2012, 2012 41st International Conference on Parallel Processing (ICPP 2012), P199, DOI 10.1109/ICPP.2012.51
   Faratin P, 1998, ROBOT AUTON SYST, V24, P159, DOI 10.1016/S0921-8890(98)00029-3
   Faratin P, 2002, ARTIF INTELL, V142, P205, DOI 10.1016/S0004-3702(02)00290-4
   García-Valls M, 2018, J SYST ARCHITECT, V91, P83, DOI 10.1016/j.sysarc.2018.05.007
   Joshi K.P., 2009, P 3 INT C VIRT COMP P 3 INT C VIRT COMP
   Jula A, 2014, EXPERT SYST APPL, V41, P3809, DOI 10.1016/j.eswa.2013.12.017
   Kofler K, 2010, LECT NOTES COMPUT SC, V6271, P405, DOI 10.1007/978-3-642-15277-1_39
   Liu S, 2012, PROCEEDINGS OF THE 10TH WORLD CONGRESS ON INTELLIGENT CONTROL AND AUTOMATION (WCICA 2012), P4126, DOI 10.1109/WCICA.2012.6359167
   Mansour K., 2014, DYNAMIC NEGOTIATION, P109
   Najjar Amro, 2017, Autonomous Agents and Multiagent Systems, AAMAS 2017: Workshops, Best Papers. Revised Selected Papers: LNAI 10642, P1, DOI 10.1007/978-3-319-71682-4_1
   Najjar A, 2013, INT CONF PERVAS COMP, P356
   Gutierrez-Garcia JO, 2013, APPL INTELL, V38, P436, DOI 10.1007/s10489-012-0380-x
   Parhi M., 2014, INT C SWARM EV MEM C, P432
   Quinton C, 2014, IEEE INT CONF CLOUD, P144, DOI 10.1109/CLOUD.2014.29
   Rajavel R, 2016, FUTURE GENER COMP SY, V58, P29, DOI 10.1016/j.future.2015.12.007
   Rajavel R, 2015, KSII T INTERNET INF, V9, P2050, DOI 10.3837/tiis.2015.06.005
   Ranaldo N, 2016, FUTURE GENER COMP SY, V55, P186, DOI 10.1016/j.future.2015.03.007
   Richter J, 2012, CONCURR COMP-PRACT E, V24, P938, DOI 10.1002/cpe.1727
   Shojaiemehr B, 2019, COMPUT STAND INTER, V64, P85, DOI 10.1016/j.csi.2019.01.001
   Shojaiemehr B, 2018, INFORM SYST FRONT, V20, P143, DOI 10.1007/s10796-016-9688-0
   Shojaiemehr B, 2018, COMPUT STAND INTER, V55, P196, DOI 10.1016/j.csi.2017.08.006
   Siebenhaar M., 2011, P 8 INT WORKSH GRID, P17
   Sim KM, 2005, IEEE T SYST MAN CY B, V35, P712, DOI 10.1109/TSMCB.2005.845395
   Sim KM, 2003, IEEE T SYST MAN CY B, V33, P188, DOI 10.1109/TSMCB.2002.805694
   Sim KM, 2012, IEEE T SERV COMPUT, V5, P564, DOI 10.1109/TSC.2011.52
   Sim KM, 2010, LECT NOTES COMPUT SC, V6104, P395
   Sim KM, 2010, IEEE T SYST MAN CY B, V40, P753, DOI 10.1109/TSMCB.2009.2028870
   Son S, 2015, INFORM SYST FRONT, V17, P565, DOI 10.1007/s10796-013-9432-y
   Son S, 2012, IEEE T SYST MAN CY B, V42, P713, DOI 10.1109/TSMCB.2011.2174355
   Song Q, 2010, 2010 2ND IEEE INTERNATIONAL CONFERENCE ON INFORMATION AND FINANCIAL ENGINEERING (ICIFE), P706, DOI 10.1109/ICIFE.2010.5609456
   Sosa-Reyna CM, 2018, J SYST ARCHITECT, V90, P15, DOI 10.1016/j.sysarc.2018.08.008
   Souri A, 2018, INT J COMMUN SYST, V31, DOI 10.1002/dac.3808
   Sugeno M., 1985, IND APPL FUZZY CONTR
   Sundareswaran S., 2012, 2012 IEEE 5th International Conference on Cloud Computing (CLOUD), P558, DOI 10.1109/CLOUD.2012.119
   TAKAGI T, 1985, IEEE T SYST MAN CYB, V15, P116, DOI 10.1109/TSMC.1985.6313399
   Vakili A, 2017, J NETW COMPUT APPL, V81, P24, DOI 10.1016/j.jnca.2017.01.005
   Wu LL, 2013, IEEE ACM INT SYMP, P235, DOI 10.1109/CCGrid.2013.64
   Yan J, 2007, FUTURE GENER COMP SY, V23, P748, DOI 10.1016/j.future.2007.02.004
   Zeng DG, 2012, PROCEEDINGS OF THE 2012 INTERNATIONAL CONFERENCE ON MANAGEMENT INNOVATION AND PUBLIC POLICY (ICMIPP 2012), VOLS 1-6, P51
   Zeng LZ, 2004, IEEE T SOFTWARE ENG, V30, P311, DOI 10.1109/TSE.2004.11
   Zheng XR, 2014, IEEE T IND INFORM, V10, P1506, DOI 10.1109/TII.2014.2305641
   Zheng ZB, 2013, IEEE T PARALL DISTR, V24, P1213, DOI 10.1109/TPDS.2012.285
   Zhou Xiangbing, 2012, 2012 Fourth International Conference on Computational and Information Sciences (ICCIS), P807, DOI 10.1109/ICCIS.2012.43
NR 47
TC 14
Z9 14
U1 2
U2 5
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2019
VL 99
AR 101632
DI 10.1016/j.sysarc.2019.08.005
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA JF2LS
UT WOS:000491217500001
DA 2024-07-18
ER

PT J
AU Choi, S
   Kim, Y
   Song, YH
AF Choi, Seungdo
   Kim, Youngil
   Song, Yong Ho
TI False history filtering for reducing hardware overhead of FPGA-based
   LZ77 compressor
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Data compression; Data preprocessing; Programmable logic devices
AB Compression reduces the size of data by replacing original data with shorter bits of code or eliminating unnecessary data, thereby reducing the cost of storing and transmitting data. To reduce CPU load caused by compression, there are many cases where compression is accelerated through parallelization on additional hardware. The higher degree of parallelism leads to a higher processing bandwidth of hardware. However, it also causes a significant increase in hardware resource cost. In this paper, we propose a false history filtering technique that is used by a parallel hardware accelerator to avoid excessive hardware resource cost. This technique detects unnecessary string comparison operations that generate meaningless or unused results. The parallel hardware accelerator with false history filtering has no performance degradation even if the hardware uses less parallelized modules. Experimental results showed that the hardware LZ77 compressor with false history filtering reduces hardware usage by 5.18-18.35% without performance degradation.
C1 [Choi, Seungdo; Kim, Youngil; Song, Yong Ho] Hanyang Univ, Dept Elect & Comp Engn, Seoul, South Korea.
C3 Hanyang University
RP Song, YH (corresponding author), Hanyang Univ, Dept Elect & Comp Engn, Seoul, South Korea.
EM sdchoi@enc.hanyang.ac.kr; yikim@enc.banyang.ac.kr; yhsong@hanyang.ac.kr
FU National Research Foundation of Korea (NRF) - Korea government (MSIT)
   [NRF-2015R1A2 A1A01002716]
FX This work was supported by the National Research Foundation of Korea
   (NRF) grant funded by the Korea government (MSIT) (no. NRF-2015R1A2
   A1A01002716).
CR Abdel-Fattah Manal Abdel-Kader, 2014, Proceedings of the 14th European Conference on eGovernment (ECEG2014), P1
   Barba J, 2015, J SYST ARCHITECT, V61, P185, DOI 10.1016/j.sysarc.2015.01.001
   Fowers J, 2015, ANN IEEE SYM FIELD P, P52, DOI 10.1109/FCCM.2015.46
   HUFFMAN DA, 1952, P IRE, V40, P1098, DOI 10.1109/JRPROC.1952.273898
   Jacob N, 2006, ANN COMPUT SECURITY, P371, DOI 10.1109/ACSAC.2006.35
   Jun SW, 2017, ANN IEEE SYM FIELD P, P17, DOI 10.1109/FCCM.2017.53
   LaForest CE, 2010, FPGA 10, P41
   Li YB, 2015, 2015 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE TECHNOLOGY (FPT), P196, DOI 10.1109/FPT.2015.7393149
   Martin A., 2013, P 2013 IEEE ACM INT
   Mueller R, 2012, VLDB J, V21, P1, DOI 10.1007/s00778-011-0232-z
   Shafiee A, 2014, INT S HIGH PERF COMP, P638, DOI 10.1109/HPCA.2014.6835972
   Shvachko Konstantin., 2010, Mass Storage Systems and Technologies (MSST), 2010 IEEE 26th Symposium on, P1
   Sommer L, 2017, IEEE INT CONF ASAP, P201, DOI 10.1109/ASAP.2017.7995280
   Wang C, 2017, IEEE T COMPUT AID D, V36, P513, DOI 10.1109/TCAD.2016.2587683
   Weil SA, 2006, USENIX ASSOCIATION 7TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P307
   ZIV J, 1977, IEEE T INFORM THEORY, V23, P337, DOI 10.1109/TIT.1977.1055714
NR 16
TC 5
Z9 5
U1 0
U2 3
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2018
VL 88
BP 110
EP 119
DI 10.1016/j.sysarc.2018.06.001
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA GQ9BF
UT WOS:000442060200011
DA 2024-07-18
ER

PT J
AU Wang, C
   Zhu, YX
   Chang, V
   Jiang, J
   Song, H
AF Wang, Chang
   Zhu, Yongxin
   Chang, Victor
   Jiang, Jiang
   Song, Han
TI Synergistic design of an application-oriented sparse directory on
   many-core embedded systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Hardware-software synergy; Many-core embedded systems;
   Application-oriented sparse directory; Thousands of cores; Dynamic
   application allocation
ID RIGEL
AB As many-core embedded systems are evolving from single-memory based designs to systems-on-a-chip running on an on-chip network, implementing a cache coherence mechanism in large-scale many-core embedded systems turns out to be a technical challenge. However, existing coherence mechanisms are difficult to scale beyond tens of cores, which require either excessive area or energy, complex hierarchical protocols, or inexact representations of sharer sets. In this paper, we present a hardware-software synergistic design of a cache coherence mechanism by considering OS-level application allocation and hardware-level coherence operations. The proposed application-oriented sparse directory (AoSD) cooperates with a contiguous allocation algorithm to isolate cache coherence traffic and thereby reduce interferences among applications. The proposed micro-architecture of sharer set representations is area-efficient; moreover, it can also be configured dynamically to track a flexible and exact sharer set. We verify our design by analyzing memory requirements of different cache organizations and implementing our design on a popular simulator Graphite to evaluate cache coherence traffic improvement. The results show that our design is both area-efficient and efficient with improvements in memory network performance by 11.74%-28.72%. It is also indicated that our design is feasible to scale up to work well in thousands-of-cores embedded systems.
C1 [Wang, Chang; Zhu, Yongxin; Jiang, Jiang; Song, Han] Shanghai Jiao Tong Univ, Sch Microelect, Shanghai, Peoples R China.
   [Chang, Victor] Xian Jiaotong Liverpool Univ, Suzhou, Peoples R China.
C3 Shanghai Jiao Tong University; Xi'an Jiaotong-Liverpool University
RP Zhu, YX (corresponding author), Shanghai Jiao Tong Univ, Sch Microelect, Shanghai, Peoples R China.
EM willy@sjtu.edu.cn; zhuyongxin@sjtu.edu.cn; Victor.Chang@xjtlu.edu.cn;
   jiangjiangdr@outlook.com; han.song@sjtu.edu.cn
RI Chang, Victor/AAC-7582-2019
OI Chang, Victor/0000-0002-8012-5852
FU National Key Research and Development Program of China [2016YFE0100600];
   National Natural Science Foundation of China [61373032]; National High
   Technology Research and Development Program of China (863 Program)
   [2015AA050204]; State Grid Science and Technology Project [520626140020,
   14H100000552]; StateGrid Corporation of China; National Research
   Foundation Singapore under its Campus for Research Excellence and
   Technological Enterprise (CREATE) programme
FX This research project is funded by the National Key Research and
   Development Program of China (2016YFE0100600), the National Natural
   Science Foundation of China (No.61373032), the National High Technology
   Research and Development Program of China (863 Program, 2015AA050204),
   the State Grid Science and Technology Project (520626140020,
   14H100000552), StateGrid Corporation of China, and the National Research
   Foundation Singapore under its Campus for Research Excellence and
   Technological Enterprise (CREATE) programme.
CR [Anonymous], 2008, Solid-State Circuits Conference, DOI DOI 10.1109/ISSCC.2008.4523070
   [Anonymous], THESIS
   [Anonymous], USER AWARE DYNAMIC T
   [Anonymous], 2007, ULTRASPARC T2 SUPPLE
   Badr M, 2014, CONF PROC INT SYMP C, P109, DOI 10.1109/ISCA.2014.6853236
   Barroso LA, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P282, DOI [10.1145/342001.339696, 10.1109/ISCA.2000.854398]
   Chaiken D., 1991, LimitLESS directories: A scalable cache coherence scheme, V26
   Cuesta B, 2011, ISCA 2011: PROCEEDINGS OF THE 38TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P93, DOI 10.1145/2024723.2000076
   Das R, 2013, INT S HIGH PERF COMP, P107, DOI 10.1109/HPCA.2013.6522311
   Daya BK, 2014, CONF PROC INT SYMP C, P25, DOI 10.1109/ISCA.2014.6853232
   Demetriades S, 2014, INT S HIGH PERF COMP, P177, DOI 10.1109/HPCA.2014.6835928
   Duller A, 2003, CONCUR SYST ENGN SER, V61, P125
   Fattah M, 2012, PR IEEE COMP DESIGN, P364, DOI 10.1109/ICCD.2012.6378665
   Ferdman M, 2011, INT S HIGH PERF COMP, P169, DOI 10.1109/HPCA.2011.5749726
   Guo SL, 2010, J COMPUT SCI TECH-CH, V25, P246, DOI 10.1007/s11390-010-9321-5
   Gupta A., 1990, P 1990 INT C PAR PRO, P1
   Gupta A., 1990, Reducing memory and traffic requirements for scalable directory-based cache coherence schemes
   Johnson DR, 2011, IEEE MICRO, V31, P30, DOI 10.1109/MM.2011.40
   Kelm J., P INT C PAR ARCH COM
   Kelm JH, 2009, CONF PROC INT SYMP C, P140, DOI 10.1145/1555815.1555774
   Kurian G, 2010, PACT 2010: PROCEEDINGS OF THE NINETEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P477, DOI 10.1145/1854273.1854332
   Luk CK, 2005, ACM SIGPLAN NOTICES, V40, P190, DOI 10.1145/1064978.1065034
   Miller J., 2010, HIGH PERF COMP ARCH
   Ramos S, 2016, IEEE T PARALL DISTR, V27, P2824, DOI 10.1109/TPDS.2016.2516540
   Rhodes D., 2014, TGFF
   Sanchez D, 2012, INT S HIGH PERF COMP, P129
   Shukla S, 2015, 2015 33RD IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), P557, DOI 10.1109/ICCD.2015.7357165
   Wang C., 2017, J SYST ARCHIT
   Wang C, 2015, IEEE I C EMBED SOFTW, P308, DOI 10.1109/HPCC-CSS-ICESS.2015.36
   YANG Q, 1992, IEEE T PARALL DISTR, V3, P281, DOI 10.1109/71.139202
   Zebchuk Jason, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P423, DOI 10.1145/1669112.1669166
   Zhao HZ, 2010, PACT 2010: PROCEEDINGS OF THE NINETEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P135, DOI 10.1145/1854273.1854294
NR 32
TC 2
Z9 2
U1 0
U2 1
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2017
VL 81
BP 62
EP 70
DI 10.1016/j.sysarc.2017.10.006
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FO6WL
UT WOS:000417009700007
OA Bronze
DA 2024-07-18
ER

PT J
AU Zaib, A
   Wild, T
   Herkersdorf, A
   Heisswolf, J
   Becker, J
   Weichslgartner, A
   Teich, J
AF Zaib, Aurang
   Wild, Thomas
   Herkersdorf, Andreas
   Heisswolf, Jan
   Becker, Juergen
   Weichslgartner, Andreas
   Teich, Juergen
TI Efficient task spawning for shared memory and message passing in
   many-core architectures
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Partitioned global address space; Network on Chip; Network interface;
   Task spawning
AB Modern many-core systems consist of large number of processing cores and introduce more and more parallelism. The (PGAS) programming model is a popular approach for exploiting this parallelism of architectures while offering flexibility of both shared memory and message passing paradigms. On the architecture design front, (NoCs) have become an integral part of the communication infrastructure due to their good scalability. In order to exploit task level parallelism on modern many-core architectures, the applications spawn more and more tasks to the available computing resources. The applications require less communication and synchronization delays for better performance. However, the distributed nature of NoCs poses a challenge to keep data communication and synchronization latency within the desired bound and hence results in higher task spawning overhead.
   We proposed an approach based on hardware-assisted task spawning on many-core systems [1]. In the current article, we present an extended version of our work for hardware-managed task spawning, keeping in view the communication requirements of both shared memory and message passing programming models. The proposed hardware support, integrated into the network interface architecture, reduces the synchronization overhead for task spawning. The software is offloaded from task spawning which results in an increase in the overall performance. The simulation results highlight that the proposed task spawning approach improves the overall performance up to 40% in comparison to an existing state-of-the-art approach [2]. To underline the applicability, we implemented an FPGA prototype to investigate real world applications. The investigations show that the proposed concept offers a low overhead in terms of implementation area cost on FPGA and ASIC platforms. (C) 2017 Elsevier B.V. All rights reserved.
C1 [Zaib, Aurang; Wild, Thomas; Herkersdorf, Andreas] TUM, Munich, Germany.
   [Heisswolf, Jan; Becker, Juergen] Karlsruhe Inst Technol, Karlsruhe, Germany.
   [Weichslgartner, Andreas; Teich, Juergen] Friedrich Alexander Univ Erlangen Nurnberg, Erlangen, Germany.
C3 Technical University of Munich; Helmholtz Association; Karlsruhe
   Institute of Technology; University of Erlangen Nuremberg
RP Zaib, A (corresponding author), TUM, Munich, Germany.
EM aurang.zaib@tum.de
OI Becker, Jurgen/0000-0002-5082-5487; Weichslgartner,
   Andreas/0000-0002-1368-8559
FU German Research Foundation (DFG), Transregional Collaborative Research
   Center "Invasive Computing" [SFB/TR 89]
FX This work was supported by the German Research Foundation (DFG) as part
   of the Transregional Collaborative Research Center "Invasive Computing"
   (SFB/TR 89).
CR Adve S.V., 1991, COMPARISON HARDWARE
   Agarwal A., 2007, HPEC
   Agarwal A., 1992, MIT ALEWIFE MACHINE
   Benini L, 2002, COMPUTER, V35, P70, DOI 10.1109/2.976921
   Charles P, 2005, ACM SIGPLAN NOTICES, V40, P519, DOI 10.1145/1103845.1094852
   Chen XW, 2010, DES AUT TEST EUROPE, P39, DOI 10.1109/DATE.2010.5457240
   Gaiesler J., 2001, LEON PROCESSOR USERS
   Heisswolf J, 2013, COMPUT ELECTR ENG, V39, P2603, DOI 10.1016/j.compeleceng.2013.06.005
   Howard Jason, 2010, 2010 IEEE International Solid-State Circuits Conference (ISSCC), P108, DOI 10.1109/ISSCC.2010.5434077
   Jeffers J., 2013, Intel Xeon Phi coprocessor high-performance programming
   Kavadias S., 2010, CF 10
   Kuskin J., 1994, Proceedings the 21st Annual International Symposium on Computer Architecture (Cat. No.94CH3397-7), P302, DOI 10.1109/ISCA.1994.288140
   Mattson TimothyG., 2010, P 2010 ACMIEEE INT C, P1, DOI [10.1109/SC.2010.53, DOI 10.1109/SC.2010.53]
   NITZBERG B, 1991, COMPUTER, V24, P52, DOI 10.1109/2.84877
   Radulescu A, 2005, IEEE T COMPUT AID D, V24, P4, DOI 10.1109/TCAD.2004.839493
   Rahmani AM, 2009, J LOW POWER ELECTRON, V5, P396, DOI 10.1166/jolpe.2009.1039
   Ramey C., 2011, P 23 HOT CHIPS S
   Reinhardt SK, 1996, 23RD ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, PROCEEDINGS, P34, DOI 10.1145/232974.232979
   Schaller RR, 1997, IEEE SPECTRUM, V34, P52, DOI 10.1109/6.591665
   Shahmirzadi O., 2014, TECHNICAL REPORT
   Tota SV, 2010, DES AUT TEST EUROPE, P45
   van der Wijngaart Rob F., 2011, Operating Systems Review, V45, P73, DOI 10.1145/1945023.1945033
   Xiaowen Chen, 2010, Proceedings of the Third International Symposium on Parallel Architectures, Algorithms and Programming (PAAP 2010), P39, DOI 10.1109/PAAP.2010.21
   Yelick Katherine., 2007, PASCO 07, P24, DOI DOI 10.1145/1278177.1278183
   Zaib A, 2015, LECT NOTES COMPUT SC, V9017, P186, DOI 10.1007/978-3-319-16086-3_15
NR 25
TC 3
Z9 3
U1 0
U2 5
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUN
PY 2017
VL 77
BP 72
EP 82
DI 10.1016/j.sysarc.2017.03.004
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA EY9FB
UT WOS:000404303400008
DA 2024-07-18
ER

PT J
AU Kantert, J
   Tomforde, S
   Scharrer, R
   Weber, S
   Edenhofer, S
   Müller-Schloer, C
AF Kantert, Jan
   Tomforde, Sven
   Scharrer, Richard
   Weber, Susanne
   Edenhofer, Sarah
   Muller-Schloer, Christian
TI Identification and classification of agent behaviour at runtime in open,
   trust-based organic computing systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT ARCS 2016 Conference - Architecture of Computing Systems
CY APR 04-07, 2016
CL Nuremberg, GERMANY
SP GI, VDE, ITG, ifip, NVIDIA
DE Organic computing; Trust-based control; Runtime clustering;
   Identification of agent behaviour; Volunteer-based desktop grid
ID REPUTATION; WORLD
AB Information and Communication technology (ICT) pervades every aspect of our daily lives to support us solving tasks and providing information. However, we are facing an increasing complexity in ICT due to interconnectedness and coupling of large-scale distributed systems. One particular challenge in this context is openness, i.e. systems and components are free to join and leave at any time, including those that are faulty or even malicious. In this article, we present a novel concept to master openness by detecting groups of similarly behaving systems in order to identify and finally isolate malicious elements. More precisely, we present a mechanism to cluster groups of systems at runtime and to estimate their contribution to the overall system utility. For evaluation and demonstration purposes, we use the Trusted Desktop Grid (TDG), where the system utility is an averaged speedup in job calculation for all benevolent participants. This TDG resembles typical Organic Computing characteristics such as self-organisation, adaptive behaviour of heterogeneous entities, and openness. We show that our concept is able to successfully identify groups of systems with undesired behaviour, ranging from freeriding to colluding attacks. (C) 2017 Elsevier B.V. All rights reserved.
C1 [Kantert, Jan; Scharrer, Richard; Weber, Susanne; Muller-Schloer, Christian] Leibniz Univ Hannover, Inst Syst Engn, Appelstr 4, D-30167 Hannover, Germany.
   [Tomforde, Sven] Univ Kassel, Intelligent Embedded Syst Grp, Wilhelmshoher Allee 73, D-34121 Kassel, Germany.
   [Edenhofer, Sarah] Augsburg Univ, Organ Comp Grp, Eichleitnerstr 30, D-86159 Augsburg, Germany.
C3 Leibniz University Hannover; Universitat Kassel
RP Kantert, J (corresponding author), Leibniz Univ Hannover, Inst Syst Engn, Appelstr 4, D-30167 Hannover, Germany.
EM kantert@sra.uni-hannover.de; stomforde@uni-kassel.de;
   scharrer@sra.uni-hannover.de; weber@sra.uni-hannover.de;
   sarah.edenhofer@informatik.uni-augsburg.de; cms@sra.uni-hannover.de
FU research unit "OC-Trust" of the German Research Foundation (DFG) [FOR
   1085]
FX This research is funded by the research unit "OC-Trust" (FOR 1085) of
   the German Research Foundation (DFG).
CR Aberer K, 2006, ADV SOFT COMP, P281, DOI 10.1007/3-540-34783-6_29
   Alan Demers, 1989, Analysis and simulation of a fair queueing algorithm, V19, P1, DOI [10.1145/75246.75248, DOI 10.1145/75246.75248]
   Anderson DP, 2006, SIXTH IEEE INTERNATIONAL SYMPOSIUM ON CLUSTER COMPUTING AND THE GRID, P73
   Anglano C, 2006, 2006 7TH IEEE/ACM INTERNATIONAL CONFERENCE ON GRID COMPUTING, P56, DOI 10.1109/ICGRID.2006.310998
   Anglano C, 2008, IEEE ACM INT SYMP, P609
   [Anonymous], TECHNICAL REPORT
   [Anonymous], QUALITY ASSURANCE AG
   [Anonymous], ATMFORUM961173
   [Anonymous], 1994, Rules of Encounter: Designing Conventions for Automated Negotiation among Computers
   Bennett JCR, 1996, IEEE INFOCOM SER, P120, DOI 10.1109/INFCOM.1996.497885
   Buskens V, 1998, SOC NETWORKS, V20, P265, DOI 10.1016/S0378-8733(98)00005-7
   Casanova H., 2002, SIGACT News, V33, P50, DOI 10.1145/582475.582486
   Castelfranchi C., 2010, Trust theory: A socio-cognitive and computational model, DOI DOI 10.1002/9780470519851
   Chakravarti AJ, 2004, FIFTH IEEE/ACM INTERNATIONAL WORKSHOP ON GRID COMPUTING, PROCEEDINGS, P146, DOI 10.1109/GRID.2004.11
   Choi S, 2007, CCGRID 2007: SEVENTH IEEE INTERNATIONAL SYMPOSIUM ON CLUSTER COMPUTING AND THE GRID, P743
   Culler DavidE., 1999, PARALLEL COMPUTER AR
   Dikaiakos M.D., 1996, Proceedings of the 10th International Conference on Supercomputing, ICS'96, page, P94, DOI DOI 10.1145/237578.237590
   Domingues P, 2007, FUTURE GENER COMP SY, V23, P904, DOI 10.1016/j.future.2006.12.001
   Dongarra J., 1993, Computer Benchmarks
   Edenhofer S., AUTONOMIC SYSTEMS, V7, P127
   Ester M., 1996, KDD 96, P226, DOI DOI 10.5555/3001460.3001507
   Fisch D., 2010, 2010 Proceedings of 4th IEEE International Conference on Self-Adaptive and Self-Organizing Systems (SASO 2010), P94, DOI 10.1109/SASO.2010.31
   Gruhl C, 2015, INT CONF AWARE SCI, P194, DOI 10.1109/ICAwST.2015.7314046
   Gutscher A, 2007, INT FED INFO PROC, V238, P285
   HEWITT C, 1991, ARTIF INTELL, V47, P79, DOI 10.1016/0004-3702(91)90051-K
   Hinneburg A, 2007, LECT NOTES COMPUT SC, V4723, P70
   Hume D., 1739, A Treatise of Human Nature
   Kantert Jan, 2016, Architecture of Computing Systems - ARCS 2016. 29th International Conference. Proceedings: LNCS 9637, P321, DOI 10.1007/978-3-319-30695-7_24
   Kantert Jan, 2016, ICAART 2016. 8th International Conference on Agents and Artificial Intelligence. Proceedings, P198
   Kantert J., AUTONOMIC SYSTEMS, V7, P89
   Kantert J, 2016, ACM T AUTON ADAP SYS, V11, DOI 10.1145/2890507
   Kantert J, 2014, INT CONF SELF SELF, P80, DOI 10.1109/SASO.2014.20
   Karlins M., 1970, PERSUASION OPINIONS
   Kephart JO, 2003, COMPUTER, V36, P41, DOI 10.1109/MC.2003.1160055
   Kleinberg JM, 1999, J ACM, V46, P604, DOI 10.1145/324133.324140
   Klejnowski L., 2014, THESIS
   Le Vu H., 2010, THESIS
   LLOYD SP, 1982, IEEE T INFORM THEORY, V28, P129, DOI 10.1109/TIT.1982.1056489
   Luhmann N., 2018, TRUST POWER
   Meira W.  Jr., 1998, Proceedings of the SIGMETRICS Symposium on Parallel and Distributed Tools, P101, DOI 10.1145/281035.281046
   Menasce D.A., SELF STAR PROPERTIES, P128, DOI [10.1007/11428589_9., DOI 10.1007/11428589_9]
   Mui L., 2002, Proceedings of the 35th Annual Hawaii International Conference on System Sciences, P2431, DOI 10.1109/HICSS.2002.994181
   Mui Lik, 2002, THESIS
   Olson DL., 2008, Advanced data mining techniques, V1st, P138, DOI [10.1007/978-3-540-76917-0, DOI 10.1007/978-3-540-76917-0]
   OMadadhain J., 2005, Journal of Statistical Software, V10, P1
   Ramchurn SD, 2004, KNOWL ENG REV, V19, P1, DOI 10.1017/S0269888904000116
   Sabater J, 2005, ARTIF INTELL REV, V24, P33, DOI 10.1007/s10462-004-0041-5
   Samaras G., 1999, First International Symposium on Agent Systems and Applications/Third International Symposium on (Cat No.PR00340), P50, DOI 10.1109/ASAMA.1999.805393
   Schmeck H, 2010, ACM T AUTON ADAP SYS, V5, DOI 10.1145/1837909.1837911
   Scott John, 2012, Social network analysis
   Sheikholeslami G, 2000, VLDB J, V8, P289, DOI 10.1007/s007780050009
   Tomforde S., 2014, INFORM SPEKTRUM, V37, P483, DOI DOI 10.1007/S00287-014-0827-Z
   Tomforde S, 2014, J AMB INTEL SMART EN, V6, P179, DOI 10.3233/AIS-140252
   Tomforde S, 2011, AUTON SYST, P325, DOI 10.1007/978-3-0348-0130-0_21
   Wang Y, 2004, IEEE/WIC/ACM INTERNATIONAL CONFERENCE ON WEB INTELLIGENCE (WI 2004), PROCEEDINGS, P341
   Wasserman S., 1994, Social network analysis: Methods and applications'
   Watts DJ, 1998, NATURE, V393, P440, DOI 10.1038/30918
   Wooldridge M., 1998, Agent Technology: Foundations, Applications, and Markets, DOI 10.1007/978-3-662-03678-5
   Wooldridge M., 2009, An introduction to multiagent systems
   Xu R, 2005, IEEE T NEURAL NETWOR, V16, P645, DOI 10.1109/TNN.2005.845141
   Zhang T., 1996, BIRCH EFFICIENT DATA, V25, P103, DOI [DOI 10.1145/233269.233324, 10.1145/235968.233324]
NR 61
TC 1
Z9 1
U1 0
U2 0
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD APR
PY 2017
VL 75
SI SI
BP 68
EP 78
DI 10.1016/j.sysarc.2017.02.003
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA EU7MQ
UT WOS:000401219300007
DA 2024-07-18
ER

PT J
AU Netto, HV
   Lung, LC
   Correia, M
   Luiz, AF
   de Souza, LMS
AF Netto, Hylson V.
   Lung, Lau Cheuk
   Correia, Miguel
   Luiz, Aldelir Fernando
   Sa de Souza, Luciana Moreira
TI State machine replication in containers managed by Kubernetes
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE State machine replication; Shared memory; Container; Kubernetes; Docker
AB Computer virtualization brought fast resource provisioning to data centers and the deployinent of pay-per-use cost models. The system virtualization provided by containers like Docker has improved this flexibility of resource provisioning. Applications that require more restrictive agreement and ordering guarantees can also benefit from operating inside containers. This paper proposes the integration of coordination services in a container management system called Kubernetes (k8s), seeking to restrict the containers' size and to offer automatic state replication. A protocol that uses shared memory available in Kubernetes was developed, and an evaluation was conducted to show the viability of the proposal. (C) 2016 Elsevier B.V. All rights reserved.
C1 [Netto, Hylson V.; Lung, Lau Cheuk; Sa de Souza, Luciana Moreira] Univ Fed Santa Catarina, Campus Reitor Joao David Ferreira Lima, Florianopolis, SC, Brazil.
   [Correia, Miguel] Univ Lisbon, Inst Super Tecn, INESC ID, Lisbon, Portugal.
   [Netto, Hylson V.; Luiz, Aldelir Fernando] Inst Fed Catarinense, Campus Blumenau, Blumenau, SC, Brazil.
C3 Universidade Federal de Santa Catarina (UFSC); INESC-ID; Universidade de
   Lisboa; Instituto Federal Catarinense
RP Netto, HV (corresponding author), Univ Fed Santa Catarina, Campus Reitor Joao David Ferreira Lima, Florianopolis, SC, Brazil.; Netto, HV (corresponding author), Inst Fed Catarinense, Campus Blumenau, Blumenau, SC, Brazil.
EM hylson.vescovi@posgrad.ufsc.br; lau.lung@ufsc.br;
   miguel.p.correia@tecnico.ulisboa.pt; aldelir.luiz@blumenau.ifc.edu.br;
   luciana@pangeaware.com
RI ; Correia, Miguel/L-6890-2015
OI Netto, Hylson/0000-0002-1929-7743; Correia, Miguel/0000-0001-7873-5531
FU national funds through Fundacao para a Ciencia e a Tecnologia (FCT)
   [UID/CEC/50021/2013]; CNPq [455303/2014-2]; FAPESC/IFC [00001905/2015]
FX This work was supported by national funds through Fundacao para a
   Ciencia e a Tecnologia (FCT) with reference UID/CEC/50021/2013 and CNPq
   455303/2014-2. This work was partially supported by FAPESC/IFC through
   project no 00001905/2015. Miguel Correia is bolsista CAPES/Brasil
   (project LEAD CLOUDS).
CR [Anonymous], P 10 EUROPEAN C COMP
   [Anonymous], 2011, TECHNICAL REPORT
   Bernstein D, 2014, IEEE CLOUD COMPUT, V1, P81, DOI 10.1109/MCC.2014.51
   Bessani A, 2014, I C DEPEND SYS NETWO, P355, DOI 10.1109/DSN.2014.43
   Bessani AN, 2004, LECT NOTES COMPUT SC, V3291, P1395
   Bolosky William J., 2011, P 8 S NETW SYST DES
   Burns B, 2016, COMMUN ACM, V59, P50, DOI 10.1145/2890784
   Chen F, 2009, PERF E R SI, V37, P181
   Chockler GV, 2001, ACM COMPUT SURV, V33, P427, DOI 10.1145/503112.503113
   Cui HM, 2015, SOSP'15: PROCEEDINGS OF THE TWENTY-FIFTH ACM SYMPOSIUM ON OPERATING SYSTEMS PRINCIPLES, P105, DOI 10.1145/2815400.2815427
   Défago X, 2004, ACM COMPUT SURV, V36, P372, DOI 10.1145/1041680.1041682
   Dettoni Fernando, 2013, 2013 IEEE Symposium on Computers and Communications (ISCC), P000398, DOI 10.1109/ISCC.2013.6754979
   Dirk M, 2014, LINUX J, V2014
   DWORK C, 1988, J ACM, V35, P288, DOI 10.1145/42282.42283
   Felter W, 2015, INT SYM PERFORM ANAL, P171, DOI 10.1109/ISPASS.2015.7095802
   Hunt P., 2010, P 2010 USENIX ANN TE, P145
   Lamport L, 1998, ACM T COMPUT SYST, V16, P133, DOI 10.1145/279227.279229
   Moraru I, 2013, SOSP'13: PROCEEDINGS OF THE TWENTY-FOURTH ACM SYMPOSIUM ON OPERATING SYSTEMS PRINCIPLES, P358, DOI 10.1145/2517349.2517350
   Ongaro Diego, 2014, 2014 USENIX ANN TECH, P305, DOI DOI 10.1007/0-387-34805-0_21
   Peinl R., 2016, J GRID COMPUT, P1, DOI DOI 10.1007/S10723-016-9366-Y
   POPEK GJ, 1974, COMMUN ACM, V17, P412, DOI 10.1145/361011.361073
   Ribeiro Xavier Silva Marcelo, 2013, 2013 IEEE Symposium on Computers and Communications (ISCC), P000324, DOI 10.1109/ISCC.2013.6754967
   SCHNEIDER FB, 1990, COMPUT SURV, V22, P299, DOI 10.1145/98163.98167
   SILL A, 2015, IEEE CLOUD COMPUT, V2, P72
   Veronese GS, 2013, IEEE T COMPUT, V62, P16, DOI 10.1109/TC.2011.221
NR 25
TC 53
Z9 54
U1 0
U2 44
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD FEB
PY 2017
VL 73
SI SI
BP 53
EP 59
DI 10.1016/j.sysarc.2016.12.007
PG 7
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA EO8QX
UT WOS:000396956100006
DA 2024-07-18
ER

PT J
AU Ran, Y
   Kang, W
   Zhang, YG
   Klein, JO
   Zhao, WS
AF Ran, Yi
   Kang, Wang
   Zhang, Youguang
   Klein, Jacques-Olivier
   Zhao, Weisheng
TI Read disturbance issue and design techniques for nanoscale STT-MRAM
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Nonvolatile memory; Read disturbance; Reliability; STT-MRAM
ID SENSING CIRCUIT; MOORES LAW; RAM; ELECTRONICS; FAILURE; MTJ
AB Spin transfer torque magnetic random access memory (STT-MRAM) has been widely considered as one of the most promising candidates for the next-generation nonvolatile memory technologies, thanks to its attractive features, including high density, high speed, low power and high endurance etc. However, our investigation demonstrates that read disturbance may become a significant reliability issue of STT-MRAM. As technology scales down to nanoscale nodes, this read disturbance issue becomes more serious and may turn into be a critical reliability barrier for STT-MRAM commercialization, because the difference between the read and write currents decreases. In this paper, we first give deep analyses on the read disturbance issue of STT-MRAM as technology scales and present a model to capture the features, then we propose a circuit to detect the read disturbance by exploiting its typical features, i.e., (a) the resistance (read current) of the memory cell will have a sudden change if read disturbance occurs; (b) only one direction of read disturbance can occur during normal read operations. Based on the detection results, further correction technique and optimization strategy are presented to deal with the read disturbance faults as well as to keep the least latency and power overheads. (C) 2016 Elsevier B.V. All rights reserved.
C1 [Ran, Yi; Kang, Wang; Zhang, Youguang; Zhao, Weisheng] Beihang Univ, Spintron Interdisciplinary Ctr, Beijing 100191, Peoples R China.
   [Klein, Jacques-Olivier; Zhao, Weisheng] Univ Paris Sud, CNRS, Inst Elect Fondamentale, F-91405 Orsay, France.
C3 Beihang University; Centre National de la Recherche Scientifique (CNRS);
   Universite Paris Saclay; Universite Paris Cite
RP Zhao, WS (corresponding author), Beihang Univ, Spintron Interdisciplinary Ctr, Beijing 100191, Peoples R China.; Zhao, WS (corresponding author), Univ Paris Sud, CNRS, Inst Elect Fondamentale, F-91405 Orsay, France.
EM yi.ran@buaa.edu.cn; weisheng.zhao@buaa.edu.cn
RI Kang, Wang/KMX-1322-2024; ZHAO, Weisheng/B-5418-2011; LIU,
   HAO/JBI-9623-2023; KLEIN, Jacques-Olivier/HKN-6702-2023
OI KLEIN, Jacques-Olivier/0000-0002-6923-5276
CR Amiri PK, 2013, J APPL PHYS, V113, DOI 10.1063/1.4773342
   [Anonymous], 15 NONV MEM TECHN S
   [Anonymous], ASSCC
   [Anonymous], INT TEST CONF
   [Anonymous], INT TECHNOL ROADMAP
   Aoki T, 2008, J APPL PHYS, V103, DOI 10.1063/1.2930873
   Chappert C, 2007, NAT MATER, V6, P813, DOI 10.1038/nmat2024
   Diao ZT, 2007, J PHYS-CONDENS MAT, V19, DOI 10.1088/0953-8984/19/16/165209
   Dreslinski RG, 2010, P IEEE, V98, P253, DOI 10.1109/JPROC.2009.2034764
   Fong XY, 2014, IEEE T VLSI SYST, V22, P384, DOI 10.1109/TVLSI.2013.2239671
   Gajek M, 2012, APPL PHYS LETT, V100, DOI 10.1063/1.3694270
   Jeong G, 2003, IEEE J SOLID-ST CIRC, V38, P1906, DOI 10.1109/JSSC.2003.818145
   Kang W, 2015, ACM J EMERG TECH COM, V12, DOI 10.1145/2663351
   Kang W, 2015, IEEE T ELECTRON DEV, V62, P1769, DOI 10.1109/TED.2015.2412960
   Kang W, 2014, IEEE T NANOTECHNOL, V13, P1088, DOI 10.1109/TNANO.2014.2357054
   Kang W, 2013, MICROELECTRON RELIAB, V53, P1224, DOI 10.1016/j.microrel.2013.07.036
   Kang W, 2013, ELECTRON LETT, V49, P1283, DOI 10.1049/el.2013.2319
   Kim J, 2012, IEEE T VLSI SYST, V20, P181, DOI 10.1109/TVLSI.2010.2088143
   Kim NS, 2003, COMPUTER, V36, P68, DOI 10.1109/MC.2003.1250885
   Liu LQ, 2012, PHYS REV LETT, V109, DOI 10.1103/PhysRevLett.109.096602
   Raychowdhury A, 2013, PROCEEDINGS OF THE 2013 IEEE/ACM INTERNATIONAL SYMPOSIUM ON NANOSCALE ARCHITECTURES (NANOARCH), P34, DOI 10.1109/NanoArch.2013.6623037
   Sato H, 2011, APPL PHYS LETT, V99, DOI 10.1063/1.3617429
   Schinkel D., 2007, 2007 IEEE INT SOL ST, P314, DOI DOI 10.1109/ISSCC.2007.373420
   Slonczewski JC, 1996, J MAGN MAGN MATER, V159, pL1, DOI 10.1016/0304-8853(96)00062-5
   Wang ZH, 2015, J PHYS D APPL PHYS, V48, DOI 10.1088/0022-3727/48/6/065001
   Wolf SA, 2001, SCIENCE, V294, P1488, DOI 10.1126/science.1065389
   Zhang YJ, 2012, DES AUT TEST EUROPE, P1313
   Zhang YJ, 2012, IEEE T MAGN, V48, P3035, DOI 10.1109/TMAG.2012.2203589
   Zhang YJ, 2011, IEEE T MAGN, V47, P2962, DOI 10.1109/TMAG.2011.2158810
   Zhang Y, 2015, IEEE T ELECTRON DEV, V62, P2048, DOI 10.1109/TED.2015.2414721
   Zhao H, 2012, J PHYS D APPL PHYS, V45, DOI 10.1088/0022-3727/45/2/025001
   Zhao WS, 2012, MICROELECTRON RELIAB, V52, P1848, DOI 10.1016/j.microrel.2012.06.035
NR 32
TC 10
Z9 10
U1 7
U2 24
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2016
VL 71
BP 2
EP 11
DI 10.1016/j.sysarc.2016.05.005
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA EF7IP
UT WOS:000390503600002
DA 2024-07-18
ER

PT J
AU Parker, SJ
   Chouliaras, VA
AF Parker, Samuel J.
   Chouliaras, Vassilios A.
TI An OpenCL software compilation framework targeting an SoC-FPGA VLIW chip
   multiprocessor
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE OpenCL; FPGA; Heterogeneous computing; Multi-core; Compilation
ID HIGH-LEVEL SYNTHESIS; ARCHITECTURE; PERFORMANCE; BRANCH
AB Modern systems-on-chip augment their baseline CPU with coprocessors and accelerators to increase overall computational capability and power efficiency, and thus have evolved into heterogeneous multi core systems. Several languages have been developed to enable this paradigm shift, including CUDA and OpenCL. This paper discusses a unified compilation environment to enable heterogeneous system design through the use of OpenCL and a highly configurable VLIW Chip Multiprocessor architecture known as the LE1. An LLVM compilation framework was researched and a prototype developed to enable the execution of OpenCL applications on a number of hardware configurations of the LE1 CMP. The presented OpenCL framework fully automates the compilation flow and supports work-item coalescing which better maps onto the ILP processor cores of the LE1 architecture. This paper discusses in detail both the software stack and target hardware architecture and evaluates the scalability of the proposed framework by running 12 industry-standard OpenCL benchmarks drawn from the AMD SDK and the Rodinia suites. The benchmarks are executed on 40 LE1 configurations with 10 implemented on an SoC-FPGA and the remaining on a cycle-accurate simulator. Across 12 OpenCL benchmarks results demonstrate near-linear wall-clock performance improvement of 1.8 x (using 2 dual-issue cores), up to 5.2 x (using 8 dual-issue cores) and on one case, super-linear improvement of 8.4 x (FixOffset kernel, 8 dual-issue cores). The number of OpenCL benchmarks evaluated makes this study one of the most complete in the literature. (C) 2016 Elsevier B.V. All rights reserved.
C1 [Parker, Samuel J.; Chouliaras, Vassilios A.] Univ Loughborough, Wolfson Sch, Loughborough LE11 3TU, Leics, England.
C3 Loughborough University
RP Chouliaras, VA (corresponding author), Univ Loughborough, Wolfson Sch, Loughborough LE11 3TU, Leics, England.
EM v.a.chouliaras@lboro.ac.uk
CR Anjum O, 2014, J SYST ARCHITECT, V60, P140, DOI 10.1016/j.sysarc.2013.10.005
   [Anonymous], 2012, AMD Graphics Cores Next (GCN) Architecture
   [Anonymous], SC 13
   [Anonymous], 2010, The OpenCL specification 1.1
   [Anonymous], 2011, NVIDIA CUDA C Programming Guide
   Brunie N, 2012, CONF PROC INT SYMP C, P49, DOI 10.1109/ISCA.2012.6237005
   Carter NP, 2013, INT S HIGH PERF COMP, P198, DOI 10.1109/HPCA.2013.6522319
   Che SA, 2009, I S WORKL CHAR PROC, P44, DOI 10.1109/IISWC.2009.5306797
   Chouliaras V.A., 2015, MICROPROCESSOR UNPUB
   COLWELL RP, 1988, IEEE T COMPUT, V37, P967, DOI 10.1109/12.2247
   Cong J, 2011, IEEE T COMPUT AID D, V30, P473, DOI 10.1109/TCAD.2011.2110592
   Coole J, 2014, IEEE MICRO, V34, P42, DOI 10.1109/MM.2013.108
   Cope B, 2010, IEEE T COMPUT, V59, P433, DOI 10.1109/TC.2009.179
   Dutta B.T.R.W.S., 2013, HOT CHIPS, V13
   Fisher J.A., 2005, Embedded Computing: A VLIW Approach to Architecture, Compilers, and Tools
   FISHER JA, 1981, IEEE T COMPUT, V30, P478, DOI 10.1109/TC.1981.1675827
   Gummaraju J, 2010, PACT 2010: PROCEEDINGS OF THE NINETEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P205, DOI 10.1145/1854273.1854302
   Jaaskelainen Pekka O., 2010, Proceedings of the 2010 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (IC-SAMOS 2010), P223, DOI 10.1109/ICSAMOS.2010.5642061
   Kennedy Ken., 2002, Optimizing compilers for modern architectures: a dependence-based approach
   Kim HS, 2012, 2012 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT'12), P313, DOI 10.1109/FPT.2012.6412155
   Lebedev I., 2010, Proceedings 2010 International Conference on Reconfigurable Computing and FPGAs (ReConFig 2010), P7, DOI 10.1109/ReConFig.2010.49
   Lee J, 2010, PACT 2010: PROCEEDINGS OF THE NINETEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P193
   Li J, 2012, PROCEEDINGS OF THE ASME INTERNATIONAL MANUFACTURING SCIENCE AND ENGINEERING CONFERENCE, 2012, P545, DOI 10.1109/ICPPW.2012.74
   Milward M., 2012, REC COMM CENTR SYST, P1, DOI [10.1109/ReCoSoC.2012.6322899, DOI 10.1109/RECOSOC.2012.6322899.]
   Owaida M, 2011, ANN IEEE SYM FIELD P, P186, DOI 10.1109/FCCM.2011.19
   Paolucci P.S., 2015, J SYST ARCHIT
   Papakonstantinou A., 2009, 2009 IEEE 7 S APPL S, DOI DOI 10.1109/SASP.2009.5226333
   Shagrithaya K, 2013, IEEE INT CONF ASAP, P26
   Shalf J, 2011, COMPUTER, V44, P22, DOI 10.1109/MC.2011.300
   Stevens D, 2012, IEEE T BIOMED CIRC S, V6, P257, DOI 10.1109/TBCAS.2011.2166962
   Stevens D, 2010, IEEE COMP SOC ANN, P122, DOI 10.1109/ISVLSI.2010.107
   Stratton JA, 2008, LECT NOTES COMPUT SC, V5335, P16, DOI 10.1007/978-3-540-89740-8_2
   Wang MA, 2011, J SYST ARCHITECT, V57, P134, DOI 10.1016/j.sysarc.2010.10.008
   Yu LC, 2014, J SYST ARCHITECT, V60, P420, DOI 10.1016/j.sysarc.2013.11.008
   Zhang Zhiru, 2008, HighLevel Synthesis: From Algorithm to Digital Circuit, P99
NR 35
TC 6
Z9 6
U1 0
U2 12
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2016
VL 68
BP 17
EP 37
DI 10.1016/j.sysarc.2016.06.003
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DS2KZ
UT WOS:000380599700002
OA Green Accepted, Green Published
DA 2024-07-18
ER

PT J
AU Sun, BL
   Li, X
   Wan, B
   Wang, C
   Zhou, XH
   Chen, XL
AF Sun, Beilei
   Li, Xi
   Wan, Bo
   Wang, Chao
   Zhou, Xuehai
   Chen, Xianglan
TI Definitions of predictability for Cyber Physical Systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Cyber Physical Systems; Predictability; I/O behavior predictability;
   Time predictability; Order predictability
ID PROGRAMMING LANGUAGE; DESIGN; TIME
AB With the recent proliferation of different types of Cyber Physical Systems (CPS), it is critically important to investigate the predictability of such systems. Along with functional correctness of the components, these systems must also ensure that timing and delay constraints of components are properly for the entire system to behave in a predictable manner in presence of various kinds of uncertainties. While the functional correctness of the CPS components has been investigated in the past, very little is available about the timing issues. The objective of this paper is to conduct an investigation of key issues involved to ensure the predictability of the system, introduce rigorous definitions of performance parameters, and propose metrics for their evaluation and analyze their suitability to be used in the presence of uncertainties in which CPS operate. The results are expected to provide greater insight into the time critical behavior of CPS components. (c) 2016 Elsevier B.V. All rights reserved.
C1 [Sun, Beilei; Li, Xi; Wan, Bo; Wang, Chao; Zhou, Xuehai; Chen, Xianglan] Univ Sci & Technol China, Sch Comp Sci, Room 421,Elect Bldg 3rd,West Campus USTC, Hefei 215123, Peoples R China.
C3 Chinese Academy of Sciences; University of Science & Technology of
   China, CAS
RP Li, X (corresponding author), Univ Sci & Technol China, Sch Comp Sci, Room 421,Elect Bldg 3rd,West Campus USTC, Hefei 215123, Peoples R China.
EM llxx@ustc.edu.cn
RI Wang, Chao/X-3723-2019; Zhou, Xuehai/AAO-1104-2021
OI Sun, Beilei/0000-0001-7857-7529
FU National Science Foundation of China [61379040, 61272131, 61202053];
   Jiangsu Provincial Natural Science Foundation [SBK201240198]; Open
   Project of State Key Laboratory of Computer Architecture, Institute of
   Computing Technology, Chinese Academy of Sciences [CARCH201407]
FX This work was supported by the National Science Foundation of China
   under grants (no. 61379040, no. 61272131, no. 61202053), Jiangsu
   Provincial Natural Science Foundation (no. SBK201240198), Open Project
   of State Key Laboratory of Computer Architecture, Institute of Computing
   Technology, Chinese Academy of Sciences (no. CARCH201407). The authors
   deeply appreciate many reviewers for their insightful comments and
   suggestions.
CR Albert A., 2004, P EMBEDDED WORLD NUM, P235
   Andalam S, 2010, DES AUT TEST EUROPE, P1653
   [Anonymous], TECHNICAL REPORT
   [Anonymous], 2011, HARD REAL TIME COMPU
   [Anonymous], WORKSH REC PERF PRED
   [Anonymous], 2007, Computing Foundations and Practice for Cyber-Physical Systems: A Preliminary Report
   Arenas MP, 2006, INT FED INFO PROC, V212, P129
   Axer P, 2014, ACM T EMBED COMPUT S, V13, DOI 10.1145/2560033
   Banakar R, 2002, CODES 2002: PROCEEDINGS OF THE TENTH INTERNATIONAL SYMPOSIUM ON HARDWARE/SOFTWARE CODESIGN, P73, DOI 10.1109/CODES.2002.1003604
   Bauer H, 2010, DES AUT TEST EUROPE, P1220
   Bernardes NC, 2002, P AM MATH SOC, V130, P1983, DOI 10.1090/S0002-9939-01-06247-5
   BERRY G, 1992, SCI COMPUT PROGRAM, V19, P87, DOI 10.1016/0167-6423(92)90005-V
   Berwanger J., 2001, SAE transactions, V110, P303
   Bril ReinderJ., 2013, P 21 INT C REAL TIME, P193
   Burns A., 1993, ADV REAL TIME SYSTEM, P225
   CAN, 1992, CONTR AR NETW CAN IN
   Cormen T.H., 2009, INTRO ALGORITHMS
   Fraden J., 2004, Handbook of modern sensors: physics, designs, and applications
   Gamatie A, 2010, DESIGNING EMBEDDED SYSTEMS WITH THE SIGNAL PROGRAMMING LANGUAGE, P1, DOI 10.1007/978-1-4419-0941-1
   Gershinsky G., 2008, P 11 COMM NETW SIM S, P205
   Goodenough J.B., 1988, PRIORITY CEILING PRO, V8
   Graham R.L., 1976, Computer and Job-Shop Scheduling Theory, P165
   Grund D., 2011, OASICS OPENACCESS SE
   HA R, 1994, INT CON DISTR COMP S, P162
   HALBWACHS N, 1991, P IEEE, V79, P1305, DOI 10.1109/5.97300
   Hashemian H.M., 2011, THESIS U W ONTARIO
   Henzinger TA, 2008, PHILOS T R SOC A, V366, P3727, DOI 10.1098/rsta.2008.0141
   Issa S, 2011, MICROMACHINES-BASEL, V2, P385, DOI 10.3390/mi2040385
   Jensen ED, 2008, ISORC 2008: 11TH IEEE SYMPOSIUM ON OBJECT/COMPONENT/SERVICE-ORIENTED REAL-TIME DISTRIBUTED COMPUTING - PROCEEDINGS, P356
   Kirner R, 2010, LECT NOTES COMPUT SC, V6399, P23, DOI 10.1007/978-3-642-16256-5_5
   Kirsch C.M., 2006, HDB REAL TIME EMBEDD, P111
   Kirsch C.M., 2012, Advances in Real-Time Systems (to Georg Farber on the occasion of his appointment as Professor Emeritus at TU Munchen after leading the Lehrstuhl fur Realzeit-Computersysteme for 34 illustrious years, P103
   Knuth D. E., 1974, Information Processing Letters, V2, P153, DOI 10.1016/0020-0190(74)90001-5
   KOPETZ H, 1993, FTCS-23 - TWENTY-THIRD INTERNATIONAL SYMPOSIUM ON FAULT-TOLERANT COMPUTING : DIGEST OF PAPERS, P524, DOI 10.1109/FTCS.1993.627355
   KOPETZ H, 1991, LECT NOTES COMPUT SC, V563, P87
   KOPETZ H, 1990, NINTH SYMPOSIUM ON RELIABLE DISTRIBUTED SYSTEMS, P165
   Kopetz H., 1997, REAL TIME SYSTEMS DE
   Kopetz H, 2008, REAL TIM SYST SYMP P, P3, DOI 10.1109/RTSS.2008.33
   Lee E.A., 2006, Em, V2, P1
   Lee E.A., 2010, WORKSH FDN COMP BAS
   Lee EA, 2003, J CIRCUIT SYST COMP, V12, P231, DOI 10.1142/S0218126603000751
   Lee EA, 2008, ISORC 2008: 11TH IEEE SYMPOSIUM ON OBJECT/COMPONENT/SERVICE-ORIENTED REAL-TIME DISTRIBUTED COMPUTING - PROCEEDINGS, P363, DOI 10.1109/ISORC.2008.25
   Lee EA, 2009, COMMUN ACM, V52, P70, DOI 10.1145/1506409.1506426
   Li X., 2013, THESIS U TOULOUSE FR
   Liu I., 2010, 2010 44 AS C SIGN SY
   METCALFE RM, 1976, COMMUN ACM, V19, P395, DOI 10.1145/360248.360253
   Rao M.P., 2009, CLEI ELECT J, V12, P36
   REDELL O, 2002, 14 EUR C REAL TIM SY, P165
   Saifullah A, 2015, IEEE T COMPUT, V64, P1361, DOI 10.1109/TC.2014.2322609
   SHA L, 1990, IEEE T COMPUT, V39, P1175, DOI 10.1109/12.57058
   Sosna C, 2011, SENSOR ACTUAT A-PHYS, V172, P15, DOI 10.1016/j.sna.2011.02.023
   STANKOVIC JA, 1990, REAL-TIME SYST, V2, P247, DOI 10.1007/BF01995673
   Thiele L, 2004, REAL-TIME SYST, V28, P157, DOI 10.1023/B:TIME.0000045316.66276.6e
   Vrchoticky A., 1991, 3092 PDCS BRA
   Webster JG, 2014, MEASUREMENT, INSTRUMENTATION, AND SENSORS HANDBOOK: SPATIAL, MECHANICAL, THERMAL, AND RADIATION MEASUREMENT, 2ND EDITION, pXIII
   Wilhelm R, 2008, ACM T EMBED COMPUT S, V7, DOI 10.1145/1347375.1347389
   Xie M, 2009, AD HOC NETW, V7, P849, DOI 10.1016/j.adhoc.2008.04.010
   Yeung SN, 2001, 22ND IEEE REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P299, DOI 10.1109/REAL.2001.990628
NR 58
TC 25
Z9 28
U1 2
U2 21
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD FEB
PY 2016
VL 63
BP 48
EP 60
DI 10.1016/j.sysarc.2016.01.007
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DK0LG
UT WOS:000374603700004
OA hybrid
DA 2024-07-18
ER

PT J
AU Carrascosa, JPC
   Mas, JLR
   del Moral, BA
   Balaguer, M
   Jiménez, ACL
   Iniesta, JCD
AF Cobos Carrascosa, J. P.
   Ramos Mas, J. L.
   Aparicio del Moral, B.
   Balaguer, M.
   Lopez Jimenez, A. C.
   del Toro Iniesta, J. C.
TI SIMD architecture on FPGA for scientific computing aboard a space
   instrument
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE SIMD architecture; High performance; Floating point; FPGA; Space
   instrument; SIMD compiler
AB In this paper we propose a SIMD multiprocessor architecture to reach high performance in floating point operations by using FPGA devices. This architecture is used in an instrument that carries out the scientific analysis aboard the ESA's Solar Orbiter mission. We present a programming language and a compiler able to automatize the SIMD configuration process by using an initial sequential code. The proposed architecture squeezes the FPGA resources in order to reach the time constraints. The achieved FPGA system improves the ground-based system performance based on commercial CPUs regarding time and power consumption. (C) 2015 Elsevier B.V. All rights reserved.
C1 [Cobos Carrascosa, J. P.; Ramos Mas, J. L.; Aparicio del Moral, B.; Balaguer, M.; Lopez Jimenez, A. C.; del Toro Iniesta, J. C.] CSIC, IAA, Apdo Correos 3004, E-18080 Granada, Spain.
C3 Consejo Superior de Investigaciones Cientificas (CSIC); CSIC - Instituto
   de Astrofisica de Andalucia (IAA)
RP Carrascosa, JPC (corresponding author), CSIC, IAA, Apdo Correos 3004, E-18080 Granada, Spain.
EM jpedro@iaa.es; ramos@iaa.es; bea@iaa.es; balaguer@iaa.es;
   antonio@iaa.es; jti@iaa.es
RI ; Lopez Jimenez, Antonio C./L-4738-2014; del Toro Iniesta, Jose
   Carlos/R-4555-2016
OI Cobos Carrascosa, Juan Pedro/0000-0002-5847-7181; Ramos Mas, Jose
   Luis/0000-0002-8445-2631; Aparicio del Moral,
   Beatriz/0000-0003-2817-8719; Lopez Jimenez, Antonio
   C./0000-0002-6297-0681; Balaguer, Maria/0000-0003-4738-7727; del Toro
   Iniesta, Jose Carlos/0000-0002-3387-026X
FU Spanish Ministerio de Economia y Competitividad [AYA2012-39636-C06,
   ESP2013-47349-C6-1-R]; European FEDER funds
FX This work has been partially funded by the Spanish Ministerio de
   Economia y Competitividad, through Project Nos. AYA2012-39636-C06 and
   ESP2013-47349-C6-1-R, including a percentage from European FEDER funds.
CR Allen G., 2008, Virtex-4QV Static SEU Characterization Summary
   Baklouti M, 2010, J SYST ARCHITECT, V56, P278, DOI 10.1016/j.sysarc.2010.04.001
   Bolotski M., 1994, WORKSH FIELD PROGR G
   Borrero JM, 2011, SOL PHYS, V273, P267, DOI 10.1007/s11207-010-9515-6
   Bravo I, 2008, IEEE T VLSI SYST, V16, P1722, DOI 10.1109/TVLSI.2008.2001939
   del Toro Iniesta J. C., 2003, Introduction to Spectropolarimetry
   Fuller E., 2000, INT C MIL AER PROGR
   GOKHALE M, 1995, J SUPERCOMPUT, V9, P291, DOI 10.1007/BF01212873
   Learn M., SAND20112733 SAND NA
   Li Stanley Y.C., 2003, 11 IEEE S FPCCM
   Mahmood B.S., 2011, ISIICT
   Michel H, 2013, 2013 NASA/ESA CONFERENCE ON ADAPTIVE HARDWARE AND SYSTEMS (AHS), P1, DOI 10.1109/AHS.2013.6604219
   Moler C., 1986, HYPERCUBE MULTIPROCE
   Muller, 2013, SOLAR PHYS, V285
   Orozco D., 2008, THESIS
   Osterloh B., 2008, AD HARDW SYST 2008 A
   Roma N., 2012, IEEE ISRSR
   Siegel H.J., 1979, T COMPUT         DEC, P907
   Socas-Navarro H, 2001, ASTR SOC P, V236, P487
   Swift GM, 2008, NSRE: 2008 IEEE RADIATION EFFECTS DATA WORKSHOP, WORKSHOP RECORD, P98, DOI 10.1109/REDW.2008.25
   Tong J.G., 2006, INT C MICR
   Xu X., 2003, WSEAS T COMPUT, V2, P1021
   Yiannacouras P, 2012, IEEE T VLSI SYST, V20, P1429, DOI 10.1109/TVLSI.2011.2160463
   ZIMA HP, 1988, PARALLEL COMPUT, V6, P1, DOI 10.1016/0167-8191(88)90002-6
NR 24
TC 7
Z9 7
U1 0
U2 3
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2016
VL 62
BP 1
EP 11
DI 10.1016/j.sysarc.2015.10.006
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DE9XJ
UT WOS:000370992900001
DA 2024-07-18
ER

PT J
AU Saldanha, LB
   Bobda, C
AF Saldanha, Luca B.
   Bobda, Christophe
TI An embedded system for handwritten digit recognition
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Neural network; Soft processor; Regularization; Image processing
ID NEURAL-NETWORKS
AB The goal of this work is the design and implementation of a low-cost system-on-FPGA for handwritten digit recognition, based on a relatively deep and wide network of perceptrons. In order to increase the performance of the application on embedded processors whose performances are way below standard general purpose CPUs, a regularization method was used during the training phase of the neural network that allows for the drastic reduction of floating point operations. Our implementation achieves a 3x speed-up toward a raw implementation without optimization, while keeping the accuracy in acceptable ranges. Our efforts reinforce the fact that FPGAs are suited for deploying complex artificial intelligence modules. (C) 2015 Elsevier B.V. All rights reserved.
C1 [Saldanha, Luca B.; Bobda, Christophe] Univ Arkansas, CSCE Dept, Fayetteville, AR 72701 USA.
C3 University of Arkansas System; University of Arkansas Fayetteville
RP Saldanha, LB (corresponding author), Univ Arkansas, CSCE Dept, Fayetteville, AR 72701 USA.
EM lbochisa@uark.edu
FU National Science Foundation (NSF) [1302596]; Direct For Computer & Info
   Scie & Enginr; Division Of Computer and Network Systems [1302596]
   Funding Source: National Science Foundation
FX This work was supported in part by the National Science Foundation (NSF)
   under Grant 1302596.
CR [Anonymous], GIGABEE XC6SLX SER U
   [Anonymous], CORRABS14047828
   [Anonymous], PAULS ONLINE MATH NO
   [Anonymous], 1 3 INCH WID VGA CMO
   [Anonymous], 2013, The Stanford Encyclopaedia of Philosophy
   [Anonymous], 1957, PERCEPTRON PERCEIVIN
   [Anonymous], MICROBLAZE PROC REF
   [Anonymous], FRAMEWORK R IN PRESS
   [Anonymous], AXI BUS FUNCT MOD V1
   [Anonymous], 2019, ZYNQ 7000 SOC PROD S
   Dinu A, 2010, IEEE T IND ELECTRON, V57, P1845, DOI 10.1109/TIE.2009.2033097
   Fausett L., 1994, FUNDAMENTALS NEURAL
   GIROSI F, 1995, NEURAL COMPUT, V7, P219, DOI 10.1162/neco.1995.7.2.219
   Gomperts A, 2011, IEEE T IND INFORM, V7, P78, DOI 10.1109/TII.2010.2085006
   Lecun Y, 1998, P IEEE, V86, P2278, DOI 10.1109/5.726791
   McCulloch WS, 2016, EMBODIMENTS OF MIND, P19
   Ng A. Y., 2004, P INT C MACH LEARN, P78
   Panda PR, 2001, ISSS'01: 14TH INTERNATIONAL SYMPOSIUM ON SYSTEM SYNTHESIS, P75, DOI 10.1109/ISSS.2001.957916
   Principe J. C., 1999, Neural and adaptive systems
   Ruiz-Llata M., 2010, 2010 INT JOINT C NEU, P1, DOI [DOI 10.1109/IJCNN.2010.5, 10.1109/IJCNN.2010.5]
   Szeliski R, 2011, TEXTS COMPUT SCI, P1, DOI 10.1007/978-1-84882-935-0
   Wilson DR, 2003, NEURAL NETWORKS, V16, P1429, DOI 10.1016/S0893-6080(03)00138-2
   Xu ZB, 2010, SCI CHINA INFORM SCI, V53, P1159, DOI 10.1007/s11432-010-0090-0
NR 23
TC 6
Z9 7
U1 0
U2 11
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2015
VL 61
IS 10
SI SI
BP 693
EP 699
DI 10.1016/j.sysarc.2015.07.015
PG 7
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DA0NA
UT WOS:000367492700019
OA hybrid
DA 2024-07-18
ER

PT J
AU Hsu, CC
   Hong, DY
   Hsu, WC
   Liu, PF
   Wu, JJ
AF Hsu, Chun-Chen
   Hong, Ding-Yong
   Hsu, Wei-Chung
   Liu, Pangfeng
   Wu, Jan-Jan
TI A dynamic binary translation system in a client/server environment
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Dynamic binary translation; Client/server model; Asynchronous computing;
   Region formation optimization
AB With rapid advances in mobile computing, multi-core processors and expanded memory resources are being made available in new mobile devices. This trend will allow a wider range of existing applications to be migrated to mobile devices, for example, running desktop applications in IA-32 (x86) binaries on ARM-based mobile devices transparently using dynamic binary translation (DBT). However, the overall performance could significantly affect the energy consumption of the mobile devices because it is directly linked to the number of instructions executed and the overall execution time of the translated code. Hence, even though the capability of today's mobile devices will continue to grow, the concern over translation efficiency and energy consumption will put more constraints on a DBT for mobile devices, in particular, for thin mobile clients than that for severs. With increasing network accessibility and bandwidth in various environments, it makes many network servers highly accessible to thin mobile clients. Those network servers are usually equipped with a substantial amount of resources. This provides an opportunity for DBT on thin clients to leverage such powerful servers. However, designing such a DBT for a client/server environment requires many critical considerations.
   In this work, we looked at those design issues and developed a distributed DBT system based on a client/server model. It consists of two dynamic binary translators. An aggressive dynamic binary translator/optimizer on the server to service the translation/optimization requests from thin clients, and a thin DBT on each thin client to perform lightweight binary translation and basic emulation functions for its own. With such a two-translator client/server approach, we successfully off-load the DBT overhead of the thin client to the server and achieve a significant performance improvement over the non-client/server model. Experimental results show that the DBT of the client/server model could achieve 37% and 17% improvement over that of non-client/server model for x86/32-to-ARM emulation using MiBench and SPEC CINT2006 benchmarks with test inputs, respectively, and 84% improvement using SPLASH-2 benchmarks running two emulation threads. (C) 2015 Elsevier B.V. All rights reserved.
C1 [Hsu, Chun-Chen; Hsu, Wei-Chung; Liu, Pangfeng] Natl Taiwan Univ, Dept Comp Sci & Informat Engn, Taipei 10764, Taiwan.
   [Hong, Ding-Yong; Wu, Jan-Jan] Acad Sinica, Inst Informat Sci, Taipei 11529, Taiwan.
C3 National Taiwan University; Academia Sinica - Taiwan
RP Hong, DY (corresponding author), Acad Sinica, Inst Informat Sci, Taipei 11529, Taiwan.
EM d95006@csie.ntu.edu.tw; dyhong@iis.sinica.edu.tw; hsuwc@csie.ntu.edu.tw;
   pangfeng@csie.ntu.edu.tw; wuj@iis.sinica.edu.tw
RI Hong, Ding-Yong/ABA-8713-2020
OI Hong, Ding-Yong/0000-0002-7649-7581; LIU, PANGFENG/0000-0002-5466-9960;
   HSU, WEI-CHUNG/0000-0002-0833-7981
FU Ministry of Science and Technology of Taiwan [NSC102-2221-E-001-034-MY3]
FX This work is supported in part by the Ministry of Science and Technology
   of Taiwan under grant number NSC102-2221-E-001-034-MY3.
CR Baiocchi J.A., 2008, P 2008 INT C COMP AR
   Baiocchi Jose., 2007, International Conference on Compilers, Architecture, and Synthesis for Embedded Systems, P75
   Bala V, 2000, ACM SIGPLAN NOTICES, V35, P1, DOI 10.1145/358438.349303
   Baraz L., 2003, P 36 ANN IEEE ACM IN
   Bellard F, 2005, USENIX Association Proceedings of the FREENIX/Open Source Track, P41
   Chernoff A, 1998, IEEE MICRO, V18, P56, DOI 10.1109/40.671403
   Dall C., 2010, P 12 ANN LIN S
   Davis D.M., 2011, ASPLOS WORKSH RUNT E
   Duesterwald E, 2000, ACM SIGPLAN NOTICES, V35, P202, DOI 10.1145/356989.357008
   Guan H., 2010, P 19 ACM INT S HIGH, P684
   Guha A, 2007, LECT NOTES COMPUT SC, V4367, P87
   Guthaus MR, 2001, WWC-4: IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, P3, DOI 10.1109/WWC.2001.990739
   Hazelwood K, 2009, ISMM'09: PROCEEDINGS OF THE 2009 ACM SIGPLAN INTERNATIONAL SYMPOSIUM ON MEMORY MANAGEMENT, P20
   Hiniker D, 2005, INT SYMP MICROARCH, P141
   Hong D.-Y., 2012, P 10 INT S CODE GENE, P104, DOI [10.1145/2259016.2259030, DOI 10.1145/2259016.2259030]
   Hookway R. J., 1997, Digital Technical Journal, V9, P3
   Hwang J.-Y., 2008, 5 IEEE CONS COMM NET
   Jeffery Andrew, 2009, THESIS U ADELAIDE AU
   Lattner C, 2004, INT SYM CODE GENER, P75, DOI 10.1109/CGO.2004.1281665
   Ling L., 2009, P 3 AS INT C MOD SIM
   Luk Chi-Keung, 2005, P 2005 ACM SIGPLAN C
   Nethercote N, 2007, ACM SIGPLAN NOTICES, V42, P89, DOI 10.1145/1273442.1250746
   Qin F, 2006, INT SYMP MICROARCH, P135
   Scott K., 2004, Proceedings. 18th International Parallel and Distributed Processing Symposium
   Sridhar S., 2006, VEE 2006. Proceedings of the Second International Conference on Virtual Execution Environments, P175
   WOO SC, 1995, ACM COMP AR, P24, DOI 10.1109/ISCA.1995.524546
   Zhou S., 2005, Conference on Virtual Execution Environments, P100
NR 27
TC 4
Z9 5
U1 0
U2 7
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2015
VL 61
IS 7
BP 307
EP 319
DI 10.1016/j.sysarc.2015.05.002
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CO3CA
UT WOS:000359033000004
DA 2024-07-18
ER

PT J
AU Barba, J
   Santofimia, MJ
   Dondo, J
   Rincón, F
   Caba, J
   López, JC
AF Barba, Jesus
   Jose Santofimia, Maria
   Dondo, Julio
   Rincon, Fernando
   Caba, Julian
   Carlos Lopez, Juan
TI FPGA acceleration of semantic tree reasoning algorithms
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Dynamic recursive data structures; Hardware acceleration; Reconfigurable
   logic; Artificial Intelligence; Reasoning algorithms
AB Semantic trees are a particular type of trees widely used in the representation of the concepts and their relations. Therefore, a computational model of the reality can be built and processed by Artificial Intelligence algorithms to infer knowledge, make decisions, etc. In this work, the design of a hardware component to accelerate reasoning operations on semantic trees by means of an FPGA based platform is presented. The target application is common-sense reasoning where marker-passing algorithms work on semantic tree structures; the core of the Scone Knowledge-Based system.
   On top of the functionality to be implemented, a strategy to deal with the implementation in reconfigurable hardware of dynamic and recursive data structures has been envisioned. Since lists, graphs or trees are the cornerstone in the modelling of computer friendly solutions for complex problems; this proposal contributes to reduce the breach between the software and silicon domains.
   As a result, an optimized micro-architecture of an FPGA accelerator for marker-passer algorithms integrated into a heterogeneous computing platform, and a smart data mapping procedure have been delivered. The design has been prototyped on a Xilinx ML507 board and compared to an equivalent software implementation, showing a significant reduction in execution times. (C) 2015 Elsevier B.V. All rights reserved.
C1 [Barba, Jesus; Jose Santofimia, Maria; Dondo, Julio; Rincon, Fernando; Caba, Julian; Carlos Lopez, Juan] Univ Castilla La Mancha, Sch Comp Sci, Ciudad Real 13170, Spain.
C3 Universidad de Castilla-La Mancha
RP Barba, J (corresponding author), Univ Castilla La Mancha, Sch Comp Sci, Fermin Caballero Bldg,Paseo Univ 4, Ciudad Real 13170, Spain.
EM jesus.barba@uclm.es; mariajose.santofimia@uclm.es;
   juliodaniel.dondo@uclm.es; fernando.rincon@uclm.es; julian.caba@uclm.es;
   juancarlos.lopez@uclm.es
RI Barba, Jesús/Y-8804-2019; Caba, Julián/D-3666-2017; López, Juan
   Carlos/ABD-6607-2020; Rincón, Fernando/IAP-3154-2023
OI Barba, Jesús/0000-0003-1931-3245; Caba, Julián/0000-0002-7641-4643;
   López, Juan Carlos/0000-0002-7372-1568; Dondo Gazzano,
   Julio/0000-0002-9983-4739; Rincon, Fernando/0000-0003-4688-8650
FU Spanish Ministry of Science and Innovation [TEC2011-28666-C04-03];
   Spanish Ministry of Industry; Centre for the Development of Industrial
   Technology [CEN-20091048]
FX This research was supported by the Spanish Ministry of Science and
   Innovation under the project DREAMS (TEC2011-28666-C04-03), and by the
   Spanish Ministry of Industry and the Centre for the Development of
   Industrial Technology under the project ENERGOS (CEN-20091048).
CR Ahmed I., 2009, P 4 INT C COMP SCI C
   Barba J, 2012, MICROPROCESS MICROSY, V36, P383, DOI 10.1016/j.micpro.2012.02.007
   Bermak A., 2004, P IEEE TENCON CHIANG, V1, P32
   Betkaoui B., 2011, P IEEE INT C FIELD P
   Bogdanowicz J.F., 2006, P 10 ANN WORKSH HIGH, P19
   Chandra Ramesh., 2010, Proceedings of the 2010 USENIX Conference on Web Application Development, WebApps'10, P1, DOI DOI 10.1109/IPDPSW.2010.5470740
   Chen TW, 2011, IEEE T VLSI SYST, V19, P1336, DOI 10.1109/TVLSI.2010.2049669
   Cheng C., 2013, I C FIELD PROG LOGIC
   CHUNG SH, 1993, J PARALLEL DISTR COM, V17, P152, DOI 10.1006/jpdc.1993.1014
   Dondo JD, 2013, J SYST ARCHITECT, V59, P1, DOI 10.1016/j.sysarc.2012.09.001
   deLorimier M, 2006, ANN IEEE SYM FIELD P, P143
   Fahlman S., 2006, LECT NOTES IN AI, VAl
   Fahlman S.E., 1979, NETL, a system for representing and using real-world knowledge
   HIGUCHI T, 1994, COMPUTER, V27, P53, DOI 10.1109/2.330048
   Huelsbergen L., P 2000 ACM SIGDA 8 I, P105
   Jiang W., 2009, FPGA, P219, DOI DOI 10.1145/1508128.1508162
   Kitano H., 1992, P 14 C COMP LING COL
   Lee CW, 2004, J SUPERCOMPUT, V29, P211, DOI 10.1023/B:SUPE.0000026852.08638.96
   Minsky N.H., 1973, INF PROC LETT
   Narayanan R, 2007, DES AUT TEST EUROPE, P189
   Oberg J., 2012, 2012 22nd International Conference on Field Programmable Logic and Applications (FPL), P330, DOI 10.1109/FPL.2012.6339226
   Qingzheng Li, 2011, Journal of Low Power Electronics and Applications, V1, P45, DOI 10.3390/jlpea1010045
   Sapaty P., 1987, P 3 INT WORKSH PAR P, P267
   Saqib F, 2015, IEEE T COMPUT, V64, P280, DOI 10.1109/TC.2013.204
   Struharik RJR, 2009, J CIRCUIT SYST COMP, V18, P1033, DOI 10.1142/S0218126609005526
   Van Essen B, 2012, ANN IEEE SYM FIELD P, P232, DOI 10.1109/FCCM.2012.47
   Winterstein F, 2013, I C FIELD PROG LOGIC
NR 27
TC 5
Z9 5
U1 0
U2 7
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAR
PY 2015
VL 61
IS 3-4
BP 185
EP 196
DI 10.1016/j.sysarc.2015.01.001
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CH2NL
UT WOS:000353861800004
DA 2024-07-18
ER

PT J
AU Lyberis, S
   Kalokerinos, G
   Lygerakis, M
   Papaefstathiou, V
   Mavroidis, I
   Katevenis, M
   Pnevmatikatos, D
   Nikolopoulos, DS
AF Lyberis, Spyros
   Kalokerinos, George
   Lygerakis, Michalis
   Papaefstathiou, Vassilis
   Mavroidis, Iakovos
   Katevenis, Manolis
   Pnevmatikatos, Dionisios
   Nikolopoulos, Dimitrios S.
TI FPGA prototyping of emerging manycore architectures for parallel
   programming research using Formic boards
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Manycore; FPGA; Multi-board prototyping; Non-coherent architecture;
   Formic
AB Performance evaluation of parallel software and architectural exploration of innovative hardware support face a common challenge with emerging manycore platforms: they are limited by the slow running time and the low accuracy of software simulators. Manycore FPGA prototypes are difficult to build, but they offer great rewards. Software running on such prototypes runs orders of magnitude faster than current simulators. Moreover, researchers gain significant architectural insight during the modeling process. We use the Formic FPGA prototyping board [1], which specifically targets scalable and cost-efficient multi-board prototyping, to build and test a 64-board model of a 512-core, MicroBlaze-based, non-coherent hardware prototype with a full network-on-chip in a 3D-mesh topology. We expand the hardware architecture to include the ARM Versatile Express platforms and build a 520-core heterogeneous prototype of 8 Cortex-A9 cores and 512 MicroBlaze cores. We then develop an MPI library for the prototype and evaluate it extensively using several bare-metal and MPI benchmarks. We find that our processor prototype is highly scalable, models faithfully single-chip multicore architectures, and is a very efficient platform for parallel programming research, being 50,000 times faster than software simulation. (C) 2014 Elsevier B.V. All rights reserved.
C1 [Lyberis, Spyros; Kalokerinos, George; Lygerakis, Michalis; Papaefstathiou, Vassilis; Mavroidis, Iakovos; Katevenis, Manolis; Pnevmatikatos, Dionisios; Nikolopoulos, Dimitrios S.] Fdn Res & Technol Hellas FORTH ICS, Inst Comp Sci, Iraklion, Greece.
   [Lyberis, Spyros; Papaefstathiou, Vassilis; Katevenis, Manolis] Univ Crete, Dept Comp Sci, Rethimnon, Greece.
   [Pnevmatikatos, Dionisios] Tech Univ Crete, Dept Elect & Comp Engn, Kounoupidiana, Greece.
   [Nikolopoulos, Dimitrios S.] Queens Univ Belfast, Sch Elect Elect Engn & Comp Sci, Belfast BT7 1NN, Antrim, North Ireland.
C3 University of Crete; Technical University of Crete; Queens University
   Belfast
RP Lyberis, S (corresponding author), ARM Ltd, Hyderabad 405867, Andhra Pradesh, India.
EM spyros.lyberis@gmail.com
RI Nikolopoulos, Dimitrios/W-3979-2019
OI Nikolopoulos, Dimitrios/0000-0003-0217-8307; Pnevmatikatos,
   Dionisios/0000-0003-3533-2761; Mavroidis, Iakovos/0000-0002-2665-5203
FU European Union [248647, 261580]
FX The research leading to these results has received funding from the
   European Union 7th Framework Programme [FP7/2007-2013], under the ENCORE
   (Grant Agreement No. 248647) and TEXT (No. 261580) Projects. We would
   like to thank Xilinx for the donation of 64 Spartan-6 FPGA devices.
CR ARM, 2012, ARM VERS EXPR PROD F
   BAILEY DH, 1991, INT J SUPERCOMPUT AP, V5, P63, DOI 10.1177/109434209100500306
   BEE4, 2012, BEE4 HARDW PLATF
   Binkert Nathan, 2011, Computer Architecture News, V39, P1, DOI 10.1145/2024716.2024718
   Chang C, 2005, IEEE DES TEST COMPUT, V22, P114, DOI 10.1109/MDT.2005.30
   Davis J.D., 2006, THESIS STANFORD U
   Davis J. D., 2009, MSRTR200945
   DINI, 2012, DINI GROUP PROD
   Doerfler D, 2006, LECT NOTES COMPUT SC, V4192, P331
   Gibson J., P ASPLOS 00, P49
   Howard J., P ISSCC 10, P108
   Jeon D., P OOPSLA 11, P519
   Kahle JA, 2005, IBM J RES DEV, V49, P589, DOI 10.1147/rd.494.0589
   Katevenis MGH, 2010, IEEE MICRO, V30, P30, DOI 10.1109/MM.2010.77
   Kavadias S., P CF 10, P217
   Krasnov A., P FPL 07, P54
   Liu JX, 2004, INT J PARALLEL PROG, V32, P167, DOI 10.1023/B:IJPP.0000029272.69895.c1
   Lyberis S., P FCCM 12, P61
   Magnusson PS, 2002, COMPUTER, V35, P50, DOI 10.1109/2.982916
   Mattson T.G., P SC 10, P1
   McCalpin John, 1995, IEEE Technical Committee on Computer Architecture Newsletter
   Miller J., P HPCA 10, P1
   Patel A., P FCCM 06, P111
   Rico A, 2012, ACM T ARCHIT CODE OP, V8, DOI 10.1145/2086696.2086715
   Suh GE, 2007, IEEE DES TEST COMPUT, V24, P570, DOI 10.1109/MDT.2007.179
   Tan Z., P ISCA 10, P290
   Thacker C.P., 2010, TECHNICAL REPORT
   Totoni E., P ISPASS 12, P78
   Wee S., P FPGA 07, P116
   XUPV5, 2012, XIL U PROGR XUPV5 LX
NR 30
TC 7
Z9 7
U1 0
U2 3
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUN
PY 2014
VL 60
IS 6
BP 481
EP 493
DI 10.1016/j.sysarc.2014.03.002
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AJ7LJ
UT WOS:000337877900001
DA 2024-07-18
ER

PT J
AU Krishna, PV
   Misra, S
   Saritha, V
   Agarwal, H
   Chilamkurti, N
AF Krishna, P. Venkata
   Misra, Sudip
   Saritha, V.
   Agarwal, Harshit
   Chilamkurti, Naveen
TI Learning automata-based virtual backoff algorithm for efficient medium
   access in vehicular ad hoc networks
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE VANET; Virtual backoff algorithm; Learning automata; Channel access
ID CONGESTION AVOIDANCE; IEEE-802.11 DCF; WIRELESS; ENHANCEMENT; PROTOCOLS;
   PERFORMANCE; IMPROVE
AB In vehicular ad hoc networks (VANETs), the effect of signal distortions due to the existence of adjoining vehicles and the high degrees of mobility of the nodes affect the reliability of transmission. This paper presents a learning automata (LA)-based solution, named LAVBA, for reliable and efficient medium access control, based on virtual backoff algorithm (VBA), in VANETs. In VBA, a counter is used at each node for fair distributed channel access. The performance of VBA medium access depends on the selection of the sequence number. We use an LA-based approach for obtaining an optimal sequence number. It is observed that the performance of the proposed scheme is improved, when compared to the legacy schemes such as distributed coordination function (DCF) and VBA. (C) 2013 Elsevier B.V. All rights reserved.
C1 [Misra, Sudip] Indian Inst Technol, Sch Informat Technol, Kharagpur 721302, W Bengal, India.
   [Krishna, P. Venkata; Saritha, V.; Agarwal, Harshit] VIT Univ, Sch Comp Sci & Engn, Vellore, Tamil Nadu, India.
   [Chilamkurti, Naveen] La Trobe Univ, Dept Comp Sci & Engn, Melbourne, Vic, Australia.
C3 Indian Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Kharagpur; Vellore Institute of Technology (VIT); VIT
   Vellore; La Trobe University
RP Krishna, PV (corresponding author), VIT Univ, Sch Comp Sci & Engn, Vellore, Tamil Nadu, India.
EM pvenkatakrishna@vit.ac.in; sudipm@iitkgp.ac.in; vsaritha@vit.ac.in;
   harshit.agarwal@live.com; n.chilamkurti@latrobe.edu.au
RI Misra, Sudip/K-6236-2019; Krishna, Venkata/V-3492-2019; Parimala,
   Venkata Krishna/C-9554-2018; Chilamkurti, Naveen/S-9636-2019
OI Krishna, Venkata/0000-0001-8138-5878; Parimala, Venkata
   Krishna/0000-0001-8138-5878; Chilamkurti, Naveen/0000-0002-5396-8897;
   Agarwal, Harshit/0009-0007-7087-9312; Misra, Sudip/0000-0002-2467-6414
CR [Anonymous], 2005, UIUCDCSR20052599
   Baldwin R., 2001, ACM MOBILE COMPUTING, V5, P11
   Baldwin R. O., 1999, Mobile Computing and Communications Review, V3, P20
   Beigy H, 2011, COMPUT ELECTR ENG, V37, P601, DOI 10.1016/j.compeleceng.2011.04.003
   Biswas S, 2006, IEEE COMMUN MAG, V44, P74, DOI 10.1109/MCOM.2006.1580935
   Bouassida MS, 2010, EURASIP J WIREL COMM, DOI 10.1155/2010/712525
   Chen XB, 2007, GLOB TELECOMM CONF, P151
   Choi J, 2005, IEEE T MOBILE COMPUT, V4, P378, DOI 10.1109/TMC.2005.57
   Elarbaoui I, 2008, I C COMP SYST APPLIC, P1082, DOI 10.1109/AICCSA.2008.4493682
   Esnaashari M, 2010, WIREL NETW, V16, P687, DOI 10.1007/s11276-009-0162-5
   Karn P., 1990, COMPUTER NETWORKING, V9, P134
   KLEINROCK L, 1975, IEEE T COMMUN, V23, P1400, DOI 10.1109/TCOM.1975.1092768
   Krishna P. Venkata, 2008, Journal of Computing and Information Technology - CIT, V16, P81
   Krishna PV, 2008, INT J COMMUN NETW DI, V1, P52, DOI 10.1504/IJCNDS.2008.017204
   Krishna PV, 2010, IEEE T VEH TECHNOL, V59, P1068, DOI 10.1109/TVT.2009.2031180
   Mangold S, 2003, IEEE WIREL COMMUN, V10, P40, DOI 10.1109/MWC.2003.1265851
   Misra S, 2012, J SUPERCOMPUT, V62, P1241, DOI 10.1007/s11227-011-0552-1
   Misra S, 2011, WIRELESS PERS COMMUN, V56, P55, DOI 10.1007/s11277-009-9883-0
   Misra S, 2010, MULTIMED TOOLS APPL, V47, P121, DOI 10.1007/s11042-009-0410-9
   Misra S, 2010, IEEE T SYST MAN CY B, V40, P66, DOI 10.1109/TSMCB.2009.2032363
   Misra S, 2009, IEEE J SEL AREA COMM, V27, P466, DOI 10.1109/JSAC.2009.090510
   Narendra K., 1989, LEARNING AUTOMATA IN
   Nicopolitidis P, 2003, IEEE T COMMUN, V51, P453, DOI 10.1109/TCOMM.2003.809788
   Nicopolitidis P, 2002, IEEE T VEH TECHNOL, V51, P1652, DOI 10.1109/TVT.2002.802978
   Oommen J, 2009, SPRINGER HANDBOOK OF AUTOMATION, P221, DOI 10.1007/978-3-540-78831-7_12
   Papadimitriou GI, 1996, IEEE ACM T NETWORK, V4, P407, DOI 10.1109/90.502239
   Papadimitriou GI, 1999, IEEE PHOTONIC TECH L, V11, P1322, DOI 10.1109/68.789731
   Pattara-Atikom W, 2003, IEEE WIREL COMMUN, V10, P26, DOI 10.1109/MWC.2003.1209593
   Sengupta R, 2007, J INTELL TRANSPORT S, V11, P143, DOI 10.1080/15472450701410452
   Torrent-Moreno M, 2005, IEEE VTS VEH TECHNOL, P319
   Torrent-Moreno Marc., 2004, VANET 04, P10
   Vaidya N, 2005, IEEE T MOBILE COMPUT, V4, P616, DOI 10.1109/TMC.2005.87
   Wischhof L, 2005, 2005 IEEE INTERNATIONAL CONFERENCE ON VEHICULAR ELECTRONICS AND SAFETY PROCEEDINGS, P58
   Xiao Y, 2006, IEEE T PARALL DISTR, V17, P713, DOI 10.1109/TPDS.2006.92
   Xu Q., 2004, P 1 ACM INT WORKSHOP, P19, DOI [10.1145/1023875.1023879, DOI 10.1145/1023875.1023879]
   Ye F., 2010, PROC IEEE INT C COMM, P1
   Yin J., 2004, P 1 ACM INT WORKSHOP, P1
NR 37
TC 14
Z9 15
U1 0
U2 5
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2013
VL 59
IS 10
BP 968
EP 975
DI 10.1016/j.sysarc.2013.04.006
PN B
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 295AY
UT WOS:000330090200007
DA 2024-07-18
ER

PT J
AU Muñoz-Gea, JP
   Manzanares-Lopez, P
   Malgosa-Sanahuja, J
   Garcia-Haro, J
AF Pedro Munoz-Gea, Juan
   Manzanares-Lopez, Pilar
   Malgosa-Sanahuja, Josemaria
   Garcia-Haro, Joan
TI Design and implementation of a P2P communication infrastructure for
   WSN-based vehicular traffic control applications
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE P2P; WSN; Intelligent Transportation Systems; Distributed Hash Table;
   Path planning
ID MODEL
AB Wireless Sensor Network (WSN) technology has recently started to be applied to Intelligent Transportation Systems (ITS). In this kind of network, sensor nodes are scattered over a sensor field and they transmit information to a sink node. In this paper, we first propose the design of a proxy functionality for the sink node, which will be responsible for exchanging information with other proxy nodes by means of a new Peer-to-Peer (P2P) communication infrastructure implemented using a Distributed Hash Table (DHT). This infrastructure will also facilitate the distributed processing of sensing data in order to perform path planning in a vehicular traffic control application. This approach will be able to distribute the computational tasks for route calculations over the different sink nodes in the network. This paper will present a detailed prototype of the proposed P2P communication infrastructure. (C) 2013 Elsevier B.V. All rights reserved.
C1 [Pedro Munoz-Gea, Juan; Manzanares-Lopez, Pilar; Malgosa-Sanahuja, Josemaria; Garcia-Haro, Joan] Univ Politecn Cartagena, Dept Informat & Commun Technol, Cartagena 30202, Spain.
C3 Universidad Politecnica de Cartagena
RP Muñoz-Gea, JP (corresponding author), Univ Politecn Cartagena, Dept Informat & Commun Technol, Campus Muralla Mar S-N, Cartagena 30202, Spain.
EM juanp.gea@upct.es
RI Garcia-Haro, Joan/D-3503-2015; Malgosa-Sanahuja, Josemaria/E-3550-2016;
   Manzanares-Lopez, Pilar/ABF-4423-2020; Muñoz-Gea, Juan Pedro/D-7353-2016
OI Garcia-Haro, Joan/0000-0003-0741-7530; Malgosa-Sanahuja,
   Josemaria/0000-0001-8137-1089; Muñoz-Gea, Juan
   Pedro/0000-0001-8342-4797; Manzanares-Lopez, Pilar/0000-0003-1296-7158
FU MINECO/FEDER Project Grant [TEC2010-21405-C02-02/TCM]; Programa de
   Ayudas a Grupos de Excelencia de la Region de Murcia, de la Fundacion
   Seneca, Agencia de Ciencia y Tecnologia de la RM (Plan Regional de
   Ciencia y Tecnologia)
FX This research was supported by the MINECO/FEDER Project Grant
   TEC2010-21405-C02-02/TCM (CALM) and was also developed in the framework
   of the "Programa de Ayudas a Grupos de Excelencia de la Region de
   Murcia, de la Fundacion Seneca, Agencia de Ciencia y Tecnologia de la RM
   (Plan Regional de Ciencia y Tecnologia 2007/2010)".
CR Aikebaier A, 2011, HUM-CENTRIC COMPUT I, V1, DOI 10.1186/2192-1962-1-6
   Akyildiz IF, 2002, IEEE COMMUN MAG, V40, P102, DOI 10.1109/MCOM.2002.1024422
   [Anonymous], J CONVERGENCE
   [Anonymous], 2001, Pastry: Scalable, decentralized object location, and routing for large-scale peer-to-peer systems, DOI DOI 10.1007/3-540-45518-3_18
   [Anonymous], 1997, Ospf version 2
   [Anonymous], J CONVERGENCE
   Balakrishnan I, 2003, COMMUN ACM, V46, P43, DOI 10.1145/606272.606299
   Chang YS, 2008, LECT NOTES COMPUT SC, V5060, P615
   Chen C., 2002, PhD thesis, Patent No. AAI3082138
   Chen WJ, 2005, INT CONF PARA PROC, P258
   Chowdhury M., 2007, P INT C COMP INF TEC, P1
   Dabek R, 2003, LECT NOTES COMPUT SC, V2735, P33
   Dijkstra EW., 1959, NUMER MATH, V1, P269, DOI [10.1007/BF01386390, DOI 10.1007/BF01386390]
   Ergen Sinem-., 2004, ZigBee/IEEE 802.15.4 Summary
   Feng Wen, 2011, Proceedings 2011 International Conference on Mechatronic Science, Electric Engineering and Computer (MEC 2011), P1857
   Fonseca P, 2009, IEEE T PARALL DISTR, V20, P1339, DOI 10.1109/TPDS.2008.222
   Gazis DC, 2002, OPER RES, V50, P69, DOI 10.1287/opre.50.1.69.17776
   Hiyama M, 2011, HUM-CENTRIC COMPUT I, V1, DOI 10.1186/2192-1962-1-3
   Jing N, 1998, IEEE T KNOWL DATA EN, V10, P409, DOI 10.1109/69.687976
   Jung S, 2002, IEEE T KNOWL DATA EN, V14, P1029, DOI 10.1109/TKDE.2002.1033772
   L.S.C. of the IEEE Computer Society, 2006, 8021542006 LSC IEEE
   Losilla F, 2011, SENSORS-BASEL, V11, P10220, DOI 10.3390/s111110220
   Maymounkov P, 2002, LECT NOTES COMPUT SC, V2429, P53
   Monnerat L, 2009, GLOB TELECOMM CONF, P4250
   Ning Jing, 1996, Proceedings of the 1996 ACM CIKM. International Conference on Information and Knowledge Management, P261, DOI 10.1145/238355.238550
   Muñoz-Gea JP, 2010, COMPUT IND, V61, P480, DOI 10.1016/j.compind.2010.01.006
   Shuai M, 2008, PROCEEDINGS OF THE 11TH INTERNATIONAL IEEE CONFERENCE ON INTELLIGENT TRANSPORTATION SYSTEMS, P1195, DOI 10.1109/ITSC.2008.4732675
   Stoica I, 2003, IEEE ACM T NETWORK, V11, P17, DOI 10.1109/TNET.2002.808407
   Zhao BY, 2004, IEEE J SEL AREA COMM, V22, P41, DOI 10.1109/JSAC.2003.818784
NR 29
TC 8
Z9 9
U1 0
U2 7
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2013
VL 59
IS 10
BP 923
EP 930
DI 10.1016/j.sysarc.2013.08.002
PN B
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 295AY
UT WOS:000330090200002
DA 2024-07-18
ER

PT J
AU Yu, HF
   Ma, Y
   Gautier, T
   Besnard, L
   Le Guernic, P
   Talpin, JP
AF Yu, Huafeng
   Ma, Yue
   Gautier, Thierry
   Besnard, Loic
   Le Guernic, Paul
   Talpin, Jean-Pierre
TI Polychronous modeling, analysis, verification and simulation for timed
   software architectures
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE POLYCHRONY; SIGNAL; AADL; Simulink; Model-driven engineering; Timing
   modeling; Formal analysis and verification
ID AADL
AB High-level modeling languages and standards, such as Simulink, SysML MARTE and AADL (Architecture Analysis 82 Design Language), are increasingly adopted in the design of embedded systems so that system-level analysis, verification and validation (V&V) and architecture exploration are carried out as early as possible. This paper presents our main contribution in this aim by considering embedded systems architectural modeling in AADL and functional modeling in Simulink; an original clock-based timing analysis and validation of the overall system is achieved via a formal polychronous/multi-clock model of computation. In order to avoid semantics ambiguities of AADL and Simulink, their features related to real-time and logical time properties are first studied. We then endue them with a semantics in the polychronous model of computation. We use this model of computation to jointly analyze the non-functional real-time and logical-time properties of the system (by means of logical and affine clock relations). Our approach demonstrates, through several case-studies conducted with Airbus and C-S Toulouse in the European projects CESAR and OPEES, how to cope with the system-level timing verification and validation of high-level AADL and Simulink components in the framework of POLYCHRONY, a synchronous modeling framework dedicated to the design of safety-critical embedded systems. (C) 2013 Elsevier B.V. All rights reserved.
C1 [Yu, Huafeng; Ma, Yue; Gautier, Thierry; Le Guernic, Paul; Talpin, Jean-Pierre] INRIA Rennes Bretagne Atlant, F-35042 Rennes, France.
   [Besnard, Loic] IRISA, CNRS, F-35042 Rennes, France.
C3 Universite de Rennes; Centre National de la Recherche Scientifique
   (CNRS); Universite de Rennes
RP Yu, HF (corresponding author), INRIA Rennes Bretagne Atlant, 263 Ave Gen Leclerc, F-35042 Rennes, France.
EM huafeng.yu@gmail.com
OI Yu, Huafeng/0000-0003-0065-1340
CR AMAGBEGNON P, 1995, SIGPLAN NOTICES, V30, P163, DOI 10.1145/223428.207134
   [Anonymous], TADL2 DEL
   [Anonymous], 13642005 IEEE
   [Anonymous], 2019, OMG UML PROF MARTE
   [Anonymous], COST EFF METH PROC S
   BENVENISTE A, P IEEE
   Berthomieu B, 2004, INT J PROD RES, V42, P2741, DOI [10.1080/00207540412331312688, 10.1080/00207540410001705257]
   Berthomieu B., 2008, EMB REAL TIM SOFTW S
   Besnard L, 2010, CORRECT BY CONSTRUCT
   Besnard L., COMPILATION POLYCHRO
   Besnard L, SIGNAL V4 INRIA VERS
   Bozzano M, 2011, COMPUT J, V54, P754, DOI 10.1093/comjnl/bxq024
   Bryant R., 1992, IEEE T COMPUTERS C, VC-45, P677
   Chkouri MY, 2009, LECT NOTES COMPUT SC, V5421, P5, DOI 10.1007/978-3-642-01648-6_2
   DANIEL M, 1984, THESIS STANFORD U
   Espresso Polychrony/SSME ESPRESSO INRIA, POL SSME
   *EST TECHN, SCADE SUIT
   Feiler P.H., 2007, FLOW LATENCY ANAL AR
   Gamatie A., 2003, SLAP 03
   Garavel H., 2007, INT C COMP AID VER C
   Hugues J., ACM T EMBEDDED COMPU
   Jahier E., 2009, FUND APPR SOFTW ENG
   Jahier E, 2007, ACM IEEE INT C EMB S
   Kountouris A., 1996, IEE C HARDW SOFTW CO
   Kountouris A., 1996, P IEE C HW SW COS HW
   Le Guernic P, 2003, J CIRCUIT SYST COMP, V12, P261, DOI 10.1142/S0218126603000763
   Ma Y., 2013, DESIGN AUTO IN PRESS
   Ma Y., 2011, EL SYST LEV SYNTH C
   Marchand H, 2000, DISCRETE EVENT DYN S, V10, P325, DOI 10.1023/A:1008311720696
   MathWorks, MATHWORKS SIM
   Olveczky P., 2010, FORMAL TECHNIQUES DI, V6117
   OSATE, OSATE V2 PROJ
   Peraldi-Frati M.-A., 2012, 17 IEEE C ENG COMPL
   Pnueli A., 1977, 18th Annual Symposium on Foundations of Computer Science, P46, DOI 10.1109/SFCS.1977.32
   Quinton S., 2012, DESIGN AUTOMATION TE
   SAE Aerospace (Society of Automotive Engineers), AS5506A SAE AER
   Singhoff F., 2005, ACM SIGADA INT C ADA
   Smarandache I. M., 1999, WORLD C FORM METH
   Sorel Y., 2004, J ERCIM NEWS, V59, P68
   Talpin JP, 2004, FUND INFORM, V62, P243
   Toom A., 2008, EUR C EMB REAL TIM S
   Yu H., 2011, ACM IEEE 9 INT C FOR
   Yu H., 2011, ACM S APPL COMP SAC
NR 43
TC 10
Z9 12
U1 1
U2 13
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2013
VL 59
IS 10
BP 1157
EP 1170
DI 10.1016/j.sysarc.2013.08.004
PN D
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 296QZ
UT WOS:000330201800005
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Wingbermuehle, JG
   Cytron, RK
   Chamberlain, RD
AF Wingbermuehle, Joseph G.
   Cytron, Ron K.
   Chamberlain, Roger D.
TI Compiling for power with ScalaPipe
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE FPGA; Embedded systems; Energy; High-level synthesis
ID ROCCC
AB In the world of mobile and embedded devices, most of which are battery powered, optimizing computations for low energy is becoming increasingly important. One approach to diminished energy consumption is the use of dedicated hardware logic (rather than general-purpose processors) to execute some portion of the application load. Due to the diversity of applications that one may run on the same device, field-programmable gate arrays (FPGAs) are an attractive target since they can readily be reconfigured to implement different functions and are known to provide significant energy savings in certain domains. Unfortunately, FPGAs are difficult to program, typically requiring expertise in hardware description languages. Here we analyze the potential energy benefits from offloading computations to an FPGA device when starting from a high-level language expression of an application in ScalaPipe [1], which is a domain-specific language embedded in the Scala programming language [2] for creating streaming applications on heterogeneous systems consisting of general-purpose processors and FPGAs. We explore the effect of several synthesis optimizations on improving energy usage without sacrificing application performance, concluding that it is possible to reduce energy consumption significantly for computations even when expressed in a high-level language. Here we investigate total energy consumption, which is a combination of the power use and application run time. All of the optimizations considered improve performance, but some also increase power use, which can be a net loss in energy depending on the application. (C) 2013 Elsevier B.V. All rights reserved.
C1 [Wingbermuehle, Joseph G.; Cytron, Ron K.; Chamberlain, Roger D.] Washington Univ, Dept Comp Sci & Engn, St Louis, MO 63130 USA.
C3 Washington University (WUSTL)
RP Wingbermuehle, JG (corresponding author), Washington Univ, Dept Comp Sci & Engn, St Louis, MO 63130 USA.
EM wingbej@wustl.edu; cytron@wustl.edu; roger@wustl.edu
FU National Science Foundation [CNS-09095368, CNS-0931693]; Direct For
   Computer & Info Scie & Enginr; Division Of Computer and Network Systems
   [0931693, 0905368] Funding Source: National Science Foundation
FX This work is supported by the National Science Foundation under Grants:
   CNS-09095368 and CNS-0931693.
CR [Anonymous], 2013, THINK LABYRINTH MAZE
   [Anonymous], 1992, Partial Differential Equations
   Brown DJ, 2010, COMMUN ACM, V53, P50, DOI 10.1145/1666420.1666438
   Buyukkurt B, 2006, LECT NOTES COMPUT SC, V3985, P401
   Canis A, 2011, FPGA 11: PROCEEDINGS OF THE 2011 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD PROGRAMMABLE GATE ARRAYS, P33
   Carroll A., 2004, P USENIX C USENIX AS, P1
   Chen DM, 2007, ASIA S PACIF DES AUT, P529
   Chen DM, 2003, ISLPED'03: PROCEEDINGS OF THE 2003 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P134
   Choi S., 2003, Proc. International Symposium on Field Programmable Gate Arrays, P225
   CYTRON R, 1991, ACM T PROGR LANG SYS, V13, P451, DOI 10.1145/115372.115320
   Gajski DD, 1992, HIGH LEVEL SYNTHESIS, V34
   GCC, 2013, GNU COMP COLL
   Gokhale M, 2000, ANN IEEE SYM FIELD P, P49, DOI 10.1109/FPGA.2000.903392
   Gupta S, 2003, 16TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, P461, DOI 10.1109/ICVD.2003.1183177
   Hormati A., 2008, P INT C COMP ARCH SY, P41, DOI DOI 10.1145/1450095.1450105
   Kandemir M, 2000, DES AUT CON, P304, DOI 10.1145/337292.337425
   Kuon I, 2007, IEEE T COMPUT AID D, V26, P203, DOI 10.1109/TCAD.2006.884574
   Lancaster J. M., P IEEE 13 INT C HIGH, P321
   Lattner C, 2004, INT SYM CODE GENER, P75, DOI 10.1109/CGO.2004.1281665
   Odersky M., 2004, IC200464 EC POL FED
   Qiang Liu, 2012, Reconfigurable Computing: Architectures, Tools and Applications. Proceedings of the 8th International Symposium, ARC 2012, P64, DOI 10.1007/978-3-642-28365-9_6
   Reynolds J.F., 1965, MATH GAZ, V49, P416
   Sirowy S, 2008, FPGA 2008: SIXTEENTH ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS, P117
   Stammermann A, 2003, ICCAD-2003: IEEE/ACM DIGEST OF TECHNICAL PAPERS, P544
   Stitt G, 2002, IEEE DES TEST COMPUT, V19, P36, DOI 10.1109/MDT.2002.1047742
   Tiwari A., EUR 2011 PAR PROC WO, P178
   Valluri M, 2001, SPRINGER INT SER ENG, V613, P101
   Villarreal J, 2010, ANN IEEE SYM FIELD P, P127, DOI 10.1109/FCCM.2010.28
   WALKER RA, 1995, IEEE DES TEST COMPUT, V12, P60, DOI 10.1109/54.386007
   Wingbermuehle JG, 2012, ANN IEEE SYM FIELD P, P244, DOI 10.1109/FCCM.2012.54
   Zhang YR, 2009, 2009 IEEE 7TH SYMPOSIUM ON APPLICATION SPECIFIC PROCESSORS (SASP 2009), P107, DOI 10.1109/SASP.2009.5226327
NR 31
TC 1
Z9 1
U1 0
U2 3
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2013
VL 59
IS 8
SI SI
BP 615
EP 625
DI 10.1016/j.sysarc.2013.05.021
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 212PK
UT WOS:000323995100005
DA 2024-07-18
ER

PT J
AU Eddahech, A
   Chtourou, S
   Chtourou, M
AF Eddahech, Akram
   Chtourou, Sofien
   Chtourou, Mohamed
TI Hierarchical neural networks based prediction and control of dynamic
   reconfiguration for multilevel embedded systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Hierarchical prediction; Recurrent neural network; Dynamic
   reconfiguration; Embedded system
ID ARCHITECTURES; DESIGN; PERFORMANCE; ALGORITHM
AB Multimedia design such as video decoders are typically composed of several communicating tasks. Each task is characterized by its workload variation. The target device of this kind of application contains several processing unit. This calls for a dynamic management of hardware units to improve the QOS of the application and to optimally allocate resources. In this paper, we propose a new architecture based on hierarchical multilevel neural network to model workload variation of each task. The hierarchical structure of this neural network perfectly describes the multilevel decomposition of each hardware unit. The aim of this investigation is to build a design with a control unit that manages the architecture and resource allocation according to the neural network workload prediction. (c) 2012 Elsevier B.V. All rights reserved.
C1 [Eddahech, Akram; Chtourou, Mohamed] Ecole Natl Ingn Sfax, Sfax, Tunisia.
   [Chtourou, Sofien] Inst Super Informat & Multimedia, Sfax 3021, Tunisia.
C3 Universite de Sfax; Ecole Nationale dIngenieurs de Sfax (ENIS);
   Universite de Sfax
RP Eddahech, A (corresponding author), Ecole Natl Ingn Sfax, BP 3038, Sfax, Tunisia.
EM akram.dahech@laposte.net; chtourou_sofien@yahoo.fr;
   mohamed.Chtourou@enis.rnu.tn
CR Basso M, 2005, IEEE T CONTR SYST T, V13, P599, DOI 10.1109/TCST.2004.843129
   Benitez D, 2003, J SYST ARCHITECT, V49, P193, DOI 10.1016/S1383-7621(03)00065-1
   Bonanno F, 2009, 2009 INTERNATIONAL CONFERENCE ON CLEAN ELECTRICAL POWER (ICCEP 2009), VOLS 1 AND 2, P673, DOI 10.1109/ICCEP.2009.5211956
   Chen YH, 2006, NEUROCOMPUTING, V69, P449, DOI 10.1016/j.neucom.2005.02.006
   Chtourou S., 2006, P WORLD ACAD SCI ENG, V12
   Chtourou S, 2006, IEEE IJCNN, P2807
   Ciordas C, 2008, J SYST ARCHITECT, V54, P397, DOI 10.1016/j.sysarc.2007.10.003
   Deng YH, 2011, J SYST ARCHITECT, V57, P214, DOI 10.1016/j.sysarc.2010.12.003
   Eddahech A., 2011, 8 IEEE INT S DIAGN E
   Eddahech A, 2012, INT J ELEC POWER, V42, P487, DOI 10.1016/j.ijepes.2012.04.050
   Ferrandi F., 2005, Proceedings. 19th IEEE International Parallel and Distributed Processing Symposium
   Glesner M, 2005, LECT NOTES COMPUT SC, V3553, P12
   Gomez-Ramirez E, 2007, APPL SOFT COMPUT, V7, P1209, DOI 10.1016/j.asoc.2006.01.008
   Harkin J, 2001, MICROPROCESS MICROSY, V25, P263, DOI 10.1016/S0141-9331(01)00119-3
   Hjertström A, 2012, J SYST SOFTWARE, V85, P821, DOI 10.1016/j.jss.2011.10.036
   Hollstein T, 2007, COMPUT ELECTR ENG, V33, P310, DOI 10.1016/j.compeleceng.2007.02.006
   Huang J, 2009, IEEE COMP SOC ANN, P67, DOI 10.1109/ISVLSI.2009.29
   Lange S, 2010, J SYST ARCHITECT, V56, P103, DOI 10.1016/j.sysarc.2009.11.008
   Marrakchi Z, 2006, IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS, P263
   Mazumdar J, 2008, IEEE T IND ELECTRON, V55, P3484, DOI 10.1109/TIE.2008.925315
   Naji HR, 2004, FUTURE GENER COMP SY, V20, P1055, DOI 10.1016/j.future.2004.02.002
   Oyamada MS, 2008, J SYST ARCHITECT, V54, P224, DOI 10.1016/j.sysarc.2007.06.005
   Quadri IR, 2012, J SYST ARCHITECT, V58, P178, DOI 10.1016/j.sysarc.2012.01.001
   Salem M., 2007, 4 INT C COMP INT MAN
   Wang WX, 2009, IEEE COMP SOC ANN, P145, DOI 10.1109/ISVLSI.2009.22
   Yao JG, 2010, J SYST ARCHITECT, V56, P463, DOI 10.1016/j.sysarc.2010.06.002
   Zhang GP, 2001, COMPUT OPER RES, V28, P381, DOI 10.1016/S0305-0548(99)00123-9
NR 27
TC 9
Z9 10
U1 0
U2 4
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2013
VL 59
IS 1
BP 48
EP 59
DI 10.1016/j.sysarc.2012.11.002
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 085OS
UT WOS:000314624700005
DA 2024-07-18
ER

PT J
AU Kato, S
   Yamasaki, N
AF Kato, Shinpei
   Yamasaki, Nobuyuki
TI Global EDF-based scheduling with laxity-driven priority promotion
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Real-time systems; Multiprocessor scheduling; Earliest Deadline First;
   Schedulability analysis; Sustainability analysis
ID PERIODIC TASK SYSTEMS; ALGORITHMS
AB This paper presents an algorithm, called Earliest Deadline Critical Laxity (EDCL), for scheduling sporadic task systems on multiprocessors. EDCL is a derivative of the Earliest Deadline Zero Laxity (EDZL) algorithm. Each job is assigned a priority based on the well-known Global Earliest Deadline First (G-EDF) algorithm, as long as its laxity - the amount of time from the earliest possible time of job completion to the deadline of job - is above a certain value. The priority is however promoted to the highest level once the laxity falls below this certain value in order to meet the deadline. Priority promotions are aligned with arrivals and completions of jobs under EDCL to avoid additional scheduler invocations, while EDZL can promote priorities arbitrarily. As compared with EDZL, EDCL reduces runtime overhead and implementation cost, but still strictly dominates G-EDF in schedulability. Schedulability tests for EDCL are derived through theoretical analysis, and sustainability properties are also considered. Our simulation results demonstrate that EDCL is competitive to EDZL in schedulability with a smaller number of scheduler invocations, and it also outperforms traditional EDF-based algorithms. (C) 2011 Elsevier B.V. All rights reserved.
C1 [Kato, Shinpei] Univ Tokyo, Dept Comp Sci, Tokyo, Japan.
   [Kato, Shinpei] Carnegie Mellon Univ, Dept Elect & Comp Engn, Pittsburgh, PA 15213 USA.
   [Yamasaki, Nobuyuki] Keio Univ, Dept Informat & Comp Sci, Tokyo 108, Japan.
C3 University of Tokyo; Carnegie Mellon University; Keio University
RP Kato, S (corresponding author), Univ Tokyo, Dept Comp Sci, Tokyo, Japan.
EM shinpei@il.is.s.u-tokyo.ac.jp
CR Anderson JH, 2000, EUROMICRO, P35, DOI 10.1109/EMRTS.2000.853990
   Andersson B, 2008, REAL TIM SYST SYMP P, P385, DOI 10.1109/RTSS.2008.44
   Andersson B, 2006, LECT NOTES COMPUT SC, V3974, P322
   Atlas A., 1999, Proceedings 20th IEEE Real-Time Systems Symposium (Cat. No.99CB37054), P272, DOI 10.1109/REAL.1999.818853
   BAKER T, 2005, COMPARISON EMPIRICAL
   BAKER T, 2008, P EUR C REAL TIM SYS, P141
   Baker TP, 2005, IEEE T PARALL DISTR, V16, P760, DOI 10.1109/TPDS.2005.88
   Baruah S. K., 1995, Proceedings 9th International Parallel Processing Symposium (Cat. No.95TH8052), P280, DOI 10.1109/IPPS.1995.395946
   Baruah S, 2006, REAL TIM SYST SYMP P, P159, DOI 10.1109/RTSS.2006.47
   Baruah SK, 1996, ALGORITHMICA, V15, P600, DOI 10.1007/BF01940883
   Bertogna M, 2005, EUROMICRO, P209, DOI 10.1109/ECRTS.2005.18
   Burns Alan, 2008, Journal of Computing Science and Engineering, V2, P74, DOI 10.5626/JCSE.2008.2.1.074
   Calandrino JM, 2006, REAL TIM SYST SYMP P, P111, DOI 10.1109/RTSS.2006.27
   Cho HJ, 2006, REAL TIM SYST SYMP P, P101, DOI 10.1109/RTSS.2006.10
   Cho S, 2002, IEICE T COMMUN, VE85B, P2859
   Cirinei M, 2007, EUROMICRO, P9, DOI 10.1109/ECRTS.2007.14
   DHALL SK, 1978, OPER RES, V26, P127, DOI 10.1287/opre.26.1.127
   Faggioli D, 2009, P REAL TIM LIN WORKS
   Goossens J, 2003, REAL-TIME SYST, V25, P187, DOI 10.1023/A:1025120124771
   Kato S, 2010, EUROMICRO, P47, DOI 10.1109/ECRTS.2010.33
   Kato S, 2009, EUROMICRO, P249, DOI 10.1109/ECRTS.2009.22
   LIU CL, 1973, J ACM, V20, P46, DOI 10.1145/321738.321743
   Mantegazza P., 2000, LINUX J, V2000, P10
   OIKAWA S, 1999, P IEEE REAL TIM TECH
   Piao X, 2006, NINTH IEEE INTERNATIONAL SYMPOSIUM ON OBJECT AND COMPONENT-ORIENTED REAL-TIME DISTRIBUTED COMPUTING, PROCEEDINGS, P359
   Srinivasan A, 2002, INFORM PROCESS LETT, V84, P93, DOI 10.1016/S0020-0190(02)00231-4
   Wei HW, 2007, 13TH IEEE INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS, PROCEEDINGS, P120, DOI 10.1109/RTCSA.2007.34
   Yodaiken V., 1999, P 5 LIN EXP
NR 28
TC 10
Z9 11
U1 0
U2 3
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAY
PY 2011
VL 57
IS 5
SI SI
BP 498
EP 517
DI 10.1016/j.sysarc.2011.01.002
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 773DJ
UT WOS:000291286900003
DA 2024-07-18
ER

PT J
AU Nishikawa, Y
   Koibuchi, M
   Yoshimi, M
   Miura, K
   Amano, H
AF Nishikawa, Yuri
   Koibuchi, Michihiro
   Yoshimi, Masato
   Miura, Kenichi
   Amano, Hideharu
TI An analytical network performance model for SIMD processor CSX600
   interconnects
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Network-on-chips (NoCs); Many-core processor; SIMD
ID RAW MICROPROCESSOR; ARCHITECTURE
AB One of the essential factors for an efficiently implementing and tuning applications on an SIMD many-core processor is to become familiar with the schematics of its networks-on-chip (NoC) architecture and performance. This paper focuses on modeling end-to-end latency of a one-dimensional SIMD many-core processor. In order to study precise and practical characteristics of actual end-to-end latency of modern SIMD many-core processors, this work analyzes performance of Swazzle and ClearConnect, both of which are one-dimensional NoCs of ClearSpeed's CSX600, an SIMD processor consisting of 96 Processing Elements (PEs). Evaluation and analysis results have shown that (1) the number of used PEs, (2) the size of transferred data, and (3) data alignment of a shared memory are dominant factors of network performance of CSX600. Based on these observations, we built a model for computing communication time. Using the model, we estimated the best- and the worst-case latencies for traffic patterns taken from several parallel application benchmarks. Finally, we confirmed that actual communication time of the benchmarks fit in between the best- and the worst-case values. (C) 2010 Elsevier B.V. All rights reserved.
C1 [Nishikawa, Yuri; Amano, Hideharu] Keio Univ, Grad Sch Sci & Technol, Kouhoku Ku, Kanagawa 2238522, Japan.
   [Koibuchi, Michihiro; Miura, Kenichi] Natl Inst Informat, Chiyoda Ku, Tokyo 1018430, Japan.
   [Yoshimi, Masato] Doshisha Univ, Kyotanabe, Kyoto 6100321, Japan.
C3 Keio University; Research Organization of Information & Systems (ROIS);
   National Institute of Informatics (NII) - Japan; Doshisha University
RP Nishikawa, Y (corresponding author), Keio Univ, Grad Sch Sci & Technol, Kouhoku Ku, 3-14-1 Hiyoshi, Kanagawa 2238522, Japan.
EM nisikawa@am.ics.keio.ac.jp
RI Nishikawa, Yuri/M-4747-2018; Yoshimi, Masato/Z-5718-2019
OI Nishikawa, Yuri/0000-0001-9957-2727; Yoshimi, Masato/0000-0003-1343-9795
FU JST CREST (ULP-HPC: Ultra Low-Power, High-Performance Computing via
   Modeling and Optimization of Next Generation HPC Technologies)
FX This work was partially supported by JST CREST (ULP-HPC: Ultra
   Low-Power, High-Performance Computing via Modeling and Optimization of
   Next Generation HPC Technologies).
CR Ainsworth TW, 2007, IEEE MICRO, V27, P6, DOI 10.1109/MM.2007.4378779
   Arjomand M, 2009, ICS'09: PROCEEDINGS OF THE 2009 ACM SIGARCH INTERNATIONAL CONFERENCE ON SUPERCOMPUTING, P470, DOI 10.1145/1542275.1542341
   Baharloo M, 2009, INT CON ADV INFO NET, P568, DOI 10.1109/AINA.2009.97
   BAILEY DH, 1991, INT J SUPERCOMPUT AP, V5, P63, DOI 10.1177/109434209100500306
   Banerjee N, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P1250, DOI 10.1109/DATE.2004.1269067
   Burger D, 2004, COMPUTER, V37, P44, DOI 10.1109/MC.2004.65
   DONGARRA JJ, 1990, ACM T MATH SOFTWARE, V16, P1, DOI 10.1145/77626.79170
   FUJITA Y, 1996, IAPR WORKSH MACH VIS, P170
   Gratz P, 2007, IEEE MICRO, V27, P41, DOI 10.1109/MM.2007.4378782
   Hong S, 2009, CONF PROC INT SYMP C, P152, DOI 10.1145/1555815.1555775
   Ilitzky DA, 2007, IEEE MICRO, V27, P62
   Jin H.-Q., 1999, The openmp implementation of nas parallel benchmarks and its performance
   Kistler M, 2006, IEEE MICRO, V26, P10, DOI 10.1109/MM.2006.49
   Magnusson PS, 2002, COMPUTER, V35, P50, DOI 10.1109/2.982916
   MAKINO J, 2007, GRAPE DR 2 PFLOPS MA
   Martin MM., 2005, SIGARCH COMPUT ARCHI, V33, P92, DOI [DOI 10.1145/1105734.1105747, 10.1145/1105734.1105747]
   *NVIDIA, 2008, NVIDIA TESL C1060 CO
   Ogras UY, 2006, DES AUT TEST EUROPE, P710
   *STI, 2005, CELL BROADB ENG DOC
   Taylor MB, 2004, CONF PROC INT SYMP C, P2
   Taylor MB, 2002, IEEE MICRO, V22, P25, DOI 10.1109/MM.2002.997877
   Vangal S., 2007, 2007 IEEE International Solid-State Circuits Conference (IEEE Cat. No.07CH37858), P98, DOI 10.1109/ISSCC.2007.373606
NR 22
TC 0
Z9 0
U1 0
U2 1
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2011
VL 57
IS 1
SI SI
BP 146
EP 159
DI 10.1016/j.sysarc.2010.10.004
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 721DJ
UT WOS:000287331600012
DA 2024-07-18
ER

PT J
AU Ahmad, B
   Ahmadinia, A
   Arslan, T
AF Ahmad, Balal
   Ahmadinia, Ali
   Arslan, Tughrul
TI High level modeling and automated generation of heterogeneous SoC
   architectures with optimized custom reconfigurable cores and on-chip
   communication media
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE System-on-Chip; Embedded systems; Reconfigurable architecture
AB In this paper we propose a framework for modeling and automated generation of heterogeneous SoC architectures with emphasis on reconfigurable component integration and optimized communication media. In order to facilitate rapid development of SoC architectures, communication-centric platforms for data intensive applications, high level modeling of reconfigurable components for quick simulation and a tool for generation of complete SoC architectures is presented. Four different communication-centric platforms based on traditional bus, crossbar, hierarchical bus and novel hybrid communication media are proposed. These communication-centric platforms are proposed to cater for the different communication requirement of future SoC architectures. Multi-Standard telecommunication application is chosen as our target application domain and a case study of WiMAX is used as a real world example to demonstrate the effectiveness of our approach. A system consisting of an ARM processor, reconfigurable FFT and reconfigurable Viterbi decoder is considered with the option of system scalability for future upgrades. Behavior of system with different communication platforms is analyzed for its throughput and power characteristics with different reconfigurable scenarios to show the effectiveness of our approach. Crown Copyright (C) 2010 Published by Elsevier B.V. All rights reserved.
C1 [Ahmadinia, Ali] Glasgow Caledonian Univ, Sch Engn & Comp, Glasgow G4 0BA, Lanark, Scotland.
   [Ahmad, Balal] Govt Coll Univ, Fac Engn, Lahore, Pakistan.
   [Arslan, Tughrul] Univ Edinburgh, Sch Engn & Elect, Edinburgh, Midlothian, Scotland.
C3 Glasgow Caledonian University; Government College University Lahore;
   University of Edinburgh
RP Ahmadinia, A (corresponding author), Glasgow Caledonian Univ, Sch Engn & Comp, Glasgow G4 0BA, Lanark, Scotland.
EM ali.ahmadinia@gcal.ac.uk
RI Ahmadinia, Ali/F-6298-2011
CR AHMAD B, 2008, 6 INT BHURB C APPL S
   Ahmad B, 2007, NASA/ESA CONFERENCE ON ADAPTIVE HARDWARE AND SYSTEMS, PROCEEDINGS, P373
   AHMADINIA A, 2008, P IEEE COMP SOC ANN, P275
   Ahmadinia A, 2007, NASA/ESA CONFERENCE ON ADAPTIVE HARDWARE AND SYSTEMS, PROCEEDINGS, P169
   Ahmadinia A, 2007, I C FIELD PROG LOGIC, P757, DOI 10.1109/FPL.2007.4380762
   Al Ghouwayel A, 2009, IEEE T CONSUM ELECTR, V55, P950, DOI 10.1109/TCE.2009.5174479
   *ALT, ALT EXC
   *AMBA, AMBA SYST ARCH
   [Anonymous], CORECONNECT BUS ARCH
   [Anonymous], 2006, 80216E2005 IEEE COMP
   [Anonymous], C DISTR PAR EMB SYST
   *ARM, ARM7 TDMI DAT
   Benini L, 2001, ISSS'01: 14TH INTERNATIONAL SYMPOSIUM ON SYSTEM SYNTHESIS, P33, DOI 10.1109/ISSS.2001.957909
   Bertozzi D., 2004, IEEE Circuits and Systems Magazine, V4, P18, DOI 10.1109/MCAS.2004.1330747
   Cai LK, 2003, CODES(PLUS)ISSS 2003: FIRST IEEE/ACM/IFIP INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN & SYSTEM SYNTHESIS, P19, DOI 10.1109/CODESS.2003.1275250
   CARRABIA J, 2004, BUS CENTRIC SOC ARCH
   Duato J., 1997, INTERCONNECTION NETW
   Enzler R, 2003, ERSA'03: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON ENGINEERING OF RECONFIGURABLE SYSTEMS AND ALGORITHMS, P174
   Gajski D.D., 2000, SpecC: Specification Language and Methodology
   Givargis T, 2002, IEEE T COMPUT AID D, V21, P1317, DOI 10.1109/TCAD.2002.804107
   Grotker T., 2002, SYSTEM DESIGN SYSTEM
   HAN K, 2007, 8 INT C VOL EL MEAS, V1, P776
   Huang R, 2004, ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, P595, DOI 10.1109/ICCAD.2004.1382646
   Hwang Y.T., 2007, P IEEE C COMP VIS PA, P1
   Jacobson AT, 2009, IEEE INT SYMP CIRC S, P1133, DOI 10.1109/ISCAS.2009.5117960
   Kangas T, 2003, INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP, PROCEEDINGS, P105, DOI 10.1109/ISSOC.2003.1267728
   KEUTZER K, 1999, WORKSH TIM ISS SPEC
   Lahiri K, 2001, VLSI DESIGN 2001: FOURTEENTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, P29, DOI 10.1109/ICVD.2001.902636
   LIAO C, 2005, P VLSI DES CAD S AUG, P444
   Lin CT, 2008, IEEE T VLSI SYST, V16, P1058, DOI 10.1109/TVLSI.2008.2000676
   Liu H, 2008, PROCEEDINGS OF 2008 INTERNATIONAL CONFERENCE ON MACHINE LEARNING AND CYBERNETICS, VOLS 1-7, P3525, DOI 10.1109/ICMLC.2008.4621014
   *OP COR PROT, OP COR PROT SPEC
   PASRICHA S, 16 C APPL SPEC SYST
   Qu Y, 2005, DSD 2005: 8TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN, PROCEEDINGS, P364
   Raabe A, 2008, ACM T DES AUTOMAT EL, V13, DOI 10.1145/1297666.1297681
   Ryu KK, 2001, EUROMICRO SYMPOSIUM ON DIGITAL SYSTEMS DESIGN, PROCEEDINGS, P202, DOI 10.1109/DSD.2001.952283
   Sangiovanni-Vincentelli A, 2001, IEEE DES TEST COMPUT, V18, P23, DOI 10.1109/54.970421
   Sanguinetti J, 2001, IEEE DES TEST COMPUT, V18, P115
   Wijetunga P, 2003, 3RD IEEE INTERNATIONAL WORKSHOP ON SYSTEM-ON-CHIP FOR REAL-TIME APPLICATIONS, PROCEEDINGS, P138, DOI 10.1109/IWSOC.2003.1213023
   *XIL, XIL VIRT
   ARMS PRIMEXSYS
   TI OMAP
NR 42
TC 1
Z9 1
U1 1
U2 5
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2010
VL 56
IS 11
SI SI
BP 597
EP 615
DI 10.1016/j.sysarc.2010.07.014
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 693HL
UT WOS:000285215100006
DA 2024-07-18
ER

PT J
AU Pedraza, C
   Castillo, E
   Castillo, J
   Bosque, JL
   Martinez, JI
   Robles, OD
   Cano, J
   Huerta, P
AF Pedraza, C.
   Castillo, E.
   Castillo, J.
   Bosque, J. L.
   Martinez, J. I.
   Robles, O. D.
   Cano, J.
   Huerta, P.
TI Content-based image retrieval algorithm acceleration in a low-cost
   reconfigurable FPGA cluster
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE FPGA; Content-based image retrieval; Cluster
ID COMPUTER-GRAPHICS; WAVELETS
AB The SMILE project main aim is to build an efficient low-cost cluster based on FPGA boards in order to take advantage of its reconfigurable capabilities. This paper shows the cluster architecture, describing: the SMILE nodes, the high-speed communication network for the nodes and the software environment. Simulating complex applications can be very hard, therefore a SystemC model of the whole system has been designed to simplify this task and provide error-free downloading and execution of the applications in the cluster. The hardware-software co-design process involved in the architecture and SystemC design is presented as well. The SMILE cluster functionality is tested executing a real complex Content-Based Information Retrieval (CBIR) parallel application and the performance of the cluster is compared (time, power and cost) with a traditional cluster approach. (C) 2010 Elsevier B.V. All rights reserved.
C1 [Pedraza, C.; Castillo, J.; Martinez, J. I.; Robles, O. D.; Cano, J.; Huerta, P.] Univ Rey Juan Carlos, DATCCIA, Escuela Tecn Super Ingn Informat, Madrid 28933, Spain.
   [Castillo, E.; Bosque, J. L.] Univ Cantabria, Fac Ciencias, Dpto Elect & Computadores, E-39005 Santander, Spain.
C3 Universidad Rey Juan Carlos; Universidad de Cantabria
RP Pedraza, C (corresponding author), Univ Rey Juan Carlos, DATCCIA, Escuela Tecn Super Ingn Informat, Madrid 28933, Spain.
EM cesar.pedraza@urjc.es; javier.castillo@urjc.es
RI Bosque, Jose Luis/O-2919-2016; MT, JI/KVC-1396-2024; Martínez, José
   Ignacio/H-2645-2012; Robles Sanchez, Oscar David/K-5884-2014
OI Bosque, Jose Luis/0000-0002-7718-8449; MT, JI/0000-0002-5261-5352;
   Martínez, José Ignacio/0000-0002-2086-8603; Robles Sanchez, Oscar
   David/0000-0002-3881-7273; Castillo, Emilio/0000-0001-7444-3953
FU Spanish Ministry of Education and Science [TIN2007-68023-C02-01,
   CSD2007-00050]; HiPEAC European Network of Excellence
FX This work has been partially funded by the Spanish Ministry of Education
   and Science (TIN2007-68023-C02-01 and Consolider CSD2007-00050), as well
   as by the HiPEAC European Network of Excellence.
CR [Anonymous], 2005, RECONFIGURABLE COMPUTING
   BOSQUE J, 2006, J PARALLEL DISTRIBUT, P1062
   Buell D, 2007, COMPUTER, V40, P23, DOI 10.1109/MC.2007.91
   *C INC, SUP CO CRAY XD1 SUP
   Cathey CL, 2006, ANN IEEE SYM FIELD P, P121
   Daubechies I., 1992, 10 LECT WAVELETS
   El-Ghazawi T, 2008, COMPUTER, V41, P69, DOI 10.1109/MC.2008.65
   Foster I, 1995, DESIGNING BUILDING P
   GNEYSU T, 2008, IEEE T COMPUT, P1498
   MARR D, 1980, PROC R SOC SER B-BIO, V207, P187, DOI 10.1098/rspb.1980.0020
   Mencer O, 2009, 2009 5TH SOUTHERN CONFERENCE ON PROGRAMMABLE LOGIC, PROCEEDINGS, P51, DOI 10.1109/SPL.2009.4914907
   PEDRAZA C, 2009, 9 JORN COMP REC APL, P517
   RODRIGUEZ A, 2000, 5 IB AM S PATT REC S, P517
   ROSENFELD A, 1984, SPRINGER SERIES INFO, V12
   Ross VW, 2005, Proceedings of the HPCMP, Users Group Conference 2005, P304
   Sass R, 2007, ANN IEEE SYM FIELD P, P127, DOI 10.1109/FCCM.2007.55
   *SGI, RASC TECHN REC APPL
   STOLLNITZ EJ, 1995, IEEE COMPUT GRAPH, V15, P75, DOI 10.1109/38.391497
   STOLLNITZ EJ, 1995, IEEE COMPUT GRAPH, V15, P76, DOI 10.1109/38.376616
   UNDERWOOD KD, 2002, CONCURRENCY COMPUTIN, P751
   Vonnahme E, 2004, INTERNATIONAL CONFERENCE ON PARALLEL COMPUTING IN ELECTRICAL ENGINEERING, P376, DOI 10.1109/PCEE.2004.1335654
   Wawrzynek J, 2007, IEEE MICRO, V27, P46, DOI 10.1109/MM.2007.39
   Yoo HW, 2002, PATTERN RECOGN, V35, P749, DOI 10.1016/S0031-3203(01)00072-3
   COTS SUPERCOMPUTING
NR 24
TC 3
Z9 3
U1 0
U2 0
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2010
VL 56
IS 11
SI SI
BP 633
EP 640
DI 10.1016/j.sysarc.2010.07.017
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 693HL
UT WOS:000285215100009
DA 2024-07-18
ER

PT J
AU Gregertsen, KN
   Skavhaug, A
AF Gregertsen, Kristoffer Nyborg
   Skavhaug, Amund
TI Implementing the new Ada 2005 timing event and execution time control
   features on the AVR32 architecture
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Ada 2005; Real-time; Execution time control; GNAT; Atmel AVR32
AB This paper describes how the new Ada 2005 timing event and execution time control features were implemented for the GNAT bare-board Ravenscar run-time environment on the Atmel AVR32 architecture. High accuracy for execution time measurement was achieved by accounting for the effects of interrupts and executing entries by proxy. The implementation of timing events was streamlined by using a single alarm mechanism both for timing events and waking up tasks. Test results on the overhead and accuracy of the implemented features are presented. While the implementation is for the AVR32, it may serve as a blueprint for implementations on other architectures. It is also discussed how the presented design could be transferred to other systems such as C/POSIX and RTSJ. (C) 2010 Elsevier B.V. All rights reserved.
C1 [Gregertsen, Kristoffer Nyborg; Skavhaug, Amund] Norwegian Univ Sci & Technol, Dept Engn Cybernet, N-7491 Trondheim, Norway.
C3 Norwegian University of Science & Technology (NTNU)
RP Gregertsen, KN (corresponding author), Norwegian Univ Sci & Technol, Dept Engn Cybernet, N-7491 Trondheim, Norway.
EM gregerts@itk.ntnu.no; amund@itk.ntnu.no
OI Gregertsen, Kristoffer Nyborg/0000-0002-2729-0912
CR *ATM CORP, 2007, AVR32 ARCH DOC
   *ATM CORP, 2009, AT32UC3A SER PREL DA
   BARNES J, 2007, RATIONALE ADA 2005
   Burns A, 2006, REAL TIM SYST SYMP P, P47, DOI 10.1109/RTSS.2006.39
   Burns A., 1999, Ada Letters, V19, P49
   Burns A., 2004, Ada Lett, V24, P1, DOI [10.1145/997119.997120, DOI 10.1145/997119.997120]
   de la Puente J. A., 2003, Ada Letters, V23, P82
   DELAPUENTE JA, 2001, IRTAW 00, P85
   EATON JW, GNU OCTAVE INTERACTI
   Gregertsen KN, 2009, 2009 35TH EUROMICRO CONFERENCE ON SOFTWARE ENGINEERING AND ADVANCED APPLICATIONS, PROCEEDINGS, P515, DOI 10.1109/SEAA.2009.40
   Gregertsen KN, 2009, DES AUT TEST EUROPE, P1572
   Harbour MG, 1998, LECT NOTES COMPUT SC, V1411, P90, DOI 10.1007/BFb0054997
   *IEEE, 10031 IEEE
   *ISO IEC, 86521995E ISOIEC
   Press W.H., 2002, NUMERICAL RECEPIES C
   RUIZ JF, GNAT PRO ON BOARD MI
   SANTOS OM, 2007, REAL-TIME SYST, V37, P139
   Uruena Santiago, 2007, Ada Letters, V27, P61
   WELLINGS A, 2007, ADA LETT, V27, P59
   WELLINGS A, 2007, ADA EUROPE 2007, P1, DOI DOI 10.1007/978-3-540-73230-3
   Wilhelm R, 2008, ACM T EMBED COMPUT S, V7, DOI 10.1145/1347375.1347389
NR 21
TC 0
Z9 0
U1 0
U2 3
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2010
VL 56
IS 10
BP 509
EP 522
DI 10.1016/j.sysarc.2010.08.001
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 684SW
UT WOS:000284570600003
DA 2024-07-18
ER

PT J
AU Guan, HB
   Liu, B
   Qi, ZW
   Yang, YD
   Yang, HB
   Liang, A
AF Guan, Haibing
   Liu, Bo
   Qi, Zhengwei
   Yang, Yindong
   Yang, Hongbo
   Liang, Alei
TI CoDBT: A multi-source dynamic binary translator using hardware-software
   collaborative techniques
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Dynamic binary translation; Hardware/software collaboration;
   Multi-source; Runtime profiling
ID SYSTEM
AB For implementing a dynamic binary translation system, traditional software-based solutions suffer from significant runtime overhead and are not suitable for extra complex optimization. This paper proposes using hardware-software collaboration techniques to create an high efficient dynamic binary translation system, CoDBT, which emulates several heterogeneous ISAs (Instruction Set Architectures) on a host processor without changing to the existing processor. We analyze the major performance bottlenecks via evaluating overhead of a pure software-solution DBT. Guidelines are provided for applying a suitable hardware-software partition process to CoDBT, as are algorithms for designing hardware-based binary translator and code cache management. An intermediate instruction set is introduced to make multi-source translation more practicable and scalable. Meantime, a novel runtime profiling strategy is integrated into the infrastructure to collect program hot spots information to supporting potential future optimizations. The advantages of using co-design as an implementation approach for DBT system are assessed by several SPEC benchmarks. Our results demonstrate that significant performance improvements can be achieved with appropriate hardware support choices. CoDBT could be an efficient and cost-effective solution for situations where the usual methods of performance acceleration for dynamic binary translation are inappropriate. (C) 2010 Elsevier B.V. All rights reserved.
C1 [Guan, Haibing; Liu, Bo; Qi, Zhengwei; Yang, Yindong; Yang, Hongbo; Liang, Alei] Shanghai Jiao Tong Univ, Shanghai 200240, Peoples R China.
C3 Shanghai Jiao Tong University
RP Liu, B (corresponding author), Shanghai Jiao Tong Univ, Shanghai 200240, Peoples R China.
EM hbguan@sjtu.edu.cn; boliu@sjtu.edu.cn; qizhwei@sjtu.edu.cn;
   yasaka@sjtu.edu.cn; yanghongbo819@sjtu.edu.cn; liangalei@sjtu.edu.cn
RI guan, haibing/G-8142-2011
OI guan, haibing/0000-0002-4714-7400
FU National Natural Science Foundation of China [60773093, 60873209,
   60970107, 60970108]; Key Program for Basic Research of Shanghai
   [08JC1411800]; Ministry of Education and Intel Joint Research Foundation
   [MOE-INTEL-08-11]; Science and Technology Commission of Shanghai
   Municipality [09510701600]; IBM SUR; CRL JP
FX We thank the anonymous reviewers for their valuable comments and
   suggestions. This work was supported by the National Natural Science
   Foundation of China (Grant Nos. 60773093, 60873209, 60970107, 60970108),
   the Key Program for Basic Research of Shanghai (Grant No. 08JC1411800),
   the Ministry of Education and Intel Joint Research Foundation (Grant No.
   MOE-INTEL-08-11), the Science and Technology Commission of Shanghai
   Municipality (09510701600), IBM SUR Funding and CRL JP Funding.
CR ADAMS K, 2006, P 12 INT C ARCH SUPP, P2, DOI DOI 10.1145/116885791168860
   [Anonymous], 1999, CORECONNECT BUS ARCH
   [Anonymous], 2000, PLDI '00
   Astarloa A, 2007, J SYST ARCHITECT, V53, P629, DOI 10.1016/j.sysarc.2007.01.011
   Baraz L, 2003, 36TH INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, P191
   Bellard F, 2005, USENIX Association Proceedings of the FREENIX/Open Source Track, P41
   Borin E, 2006, INT SYM CODE GENER, P333
   Chernoff A, 1998, IEEE MICRO, V18, P56, DOI 10.1109/40.671403
   CIFUENTES C, 2002, 2002106 SUN MICR LAB
   Coronato A, 2008, J SYST ARCHITECT, V54, P877, DOI 10.1016/j.sysarc.2008.01.011
   Dehnert JC, 2003, INT SYM CODE GENER, P15
   Halfhill TR, 1998, BYTE, V23, P60
   Kent KB, 2005, IEE P-COMPUT DIG T, V152, P537, DOI 10.1049/ip-cdt:20041264
   Kim HS, 2003, 36TH INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, P253
   Klaiber A., 2000, The technology behind the crusoe processor whitepaper
   Libby JC, 2009, J SYST ARCHITECT, V55, P114, DOI 10.1016/j.sysarc.2008.09.004
   Qin F, 2006, INT SYMP MICROARCH, P135
   RADHAKRISHNAN R, 2001, P INT C SUP, P427
   Scott K, 2003, INT SYM CODE GENER, P36, DOI 10.1109/CGO.2003.1191531
   THOMAS B, 1994, ACM T PROGR LANG SYS, V16, P1319
   UNG D, 2000, J SCI COMPUTER PROGR, V60, P189
   Wang C, 2007, LECT NOTES COMPUT SC, V4697, P4
   Wayner P, 1998, BYTE, V23, P76
   Wu Q, 2005, INT SYMP MICROARCH, P271
   Wu YF, 2005, J COMPUT SCI TECH-CH, V20, P665, DOI 10.1007/s11390-005-0665-1
NR 25
TC 4
Z9 15
U1 0
U2 16
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2010
VL 56
IS 10
BP 500
EP 508
DI 10.1016/j.sysarc.2010.07.008
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 684SW
UT WOS:000284570600002
DA 2024-07-18
ER

PT J
AU Chung, TS
   Park, DJ
   Park, S
   Lee, DH
   Lee, SW
   Song, HJ
AF Chung, Tae-Sun
   Park, Dong-Joo
   Park, Sangwon
   Lee, Dong-Ho
   Lee, Sang-Won
   Song, Ha-Joo
TI A survey of Flash Translation Layer
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT International Conference on Embedded and Ubiquitous Computing
CY AUG 01-04, 2006
CL Seoul, SOUTH KOREA
SP Int Federat Informat Proc
DE Flash memory; Embedded system; File system
AB Recently, flash memory is widely adopted in embedded applications as it has several strong points, including its non-volatility, fast access speed, shock resistance, and low power consumption. However, due to its hardware characteristics, specifically its "erase-before-write" feature, it requires a software layer known as FTL (Flash Translation Layer). This paper surveys the state-of-the-art FTL software for flash memory. It defines the problems, addresses algorithms to solve them, and discusses related research issues. In addition, the paper provides performance results based on our implementation of each FTL algorithm. (C) 2009 Elsevier B.V. All rights reserved.
C1 [Chung, Tae-Sun] Ajou Univ, Coll Informat Technol, Suwon 443749, South Korea.
   [Park, Dong-Joo] Soongsil Univ, Sch Comp, Seoul 156743, South Korea.
   [Park, Sangwon] Hankuk Univ Foreign Studies, Yongin 449791, South Korea.
   [Lee, Dong-Ho] Hanyang Univ, Dept Comp Sci, Ansan 426791, South Korea.
   [Lee, Sang-Won] Sungkyunkwan Univ, Sch Informat & Commun Engn, Suwon 440746, South Korea.
   [Song, Ha-Joo] Pukyong Natl Univ, Div Comp, Pusan 608737, South Korea.
C3 Ajou University; Soongsil University; Hankuk University Foreign Studies;
   Hanyang University; Sungkyunkwan University (SKKU); Pukyong National
   University
RP Chung, TS (corresponding author), Ajou Univ, Coll Informat Technol, Suwon 443749, South Korea.
EM tschung@ajou.ac.kr; djpart@computing.ssu.ac.kr; swpark@hufs.ac.kr;
   dhlee72@cse.hanyang.ac.kr; swlee@skku.edu; hajusong@pknu.ac.kr
CR Ban A., 1999, U.S. Patent, Patent No. 5937425
   Ban Amir, 1995, US Patent, Patent No. [5,404,485, 5404485]
   Chung T.-S., 2007, J SYSTEMS ARCHITECTU, V53
   Estakhri P., 1999, United States Patent, Patent No. [5,930,815, 5930815]
   Gal E, 2005, ACM COMPUT SURV, V37, P138, DOI 10.1145/1089733.1089735
   KAWAGUCHI A, 1995, USENIX 1995 WINT TEC
   Kim B. S., 2002, United States Patent, Patent No. [6,381,176, 6381176]
   KIM JS, 2002, IEEE T CONS EL, V48
   KWON SJ, 2008, IEEE T T CONSUMER EL, V54
   Lee SW, 2007, ACM T EMBED COMPUT S, V6, DOI 10.1145/1275986.1275990
   Microsoft Corp, 2000, FAT32 FIL SYST SPEC
   RESENBLUM M, 1992, ACM T COMPUTER SYSTE, V10
   Samsung Electronics, 2007, NAND FLASH MEM SMART
   Shinohara Takayuki, 1999, US Patent, Patent No. [5,905,993, 5905993]
   Wu M, 1994, INT C ARCH SUPP PROG
NR 15
TC 166
Z9 215
U1 0
U2 16
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAY-JUN
PY 2009
VL 55
IS 5-6
BP 332
EP 343
DI 10.1016/j.sysarc.2009.03.005
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 462WZ
UT WOS:000267390200004
DA 2024-07-18
ER

PT J
AU Song, H
   Choi, S
   Cha, H
   Ha, R
AF Song, Hyungkeun
   Choi, Sukwon
   Cha, Hojung
   Ha, Rhan
TI Improving energy efficiency for flash memory based embedded applications
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Energy-aware embedded systems; Flash memory file system; JFFS2
AB The JFFS2 file system for flash memory compresses files before actually writing them into flash memory. Because of this, multimedia files, for instance, which are already compressed in the application level go through an unnecessary and time-consuming compression stage and cause energy waste. Also, when reading such multimedia files, the default use of disk cache results in unnecessary main memory access, hence an energy waste. due to the low cache hit ratio. This paper presents two techniques to reduce the energy consumption of the JFFS2 flash file system for power-aware applications. One is to avoid data compression selectively when writing files. and the other is to bypass the page caching when reading sequential files. The modified file system is implemented on a PDA running Linux and the experiment results show that the proposed mechanism effectively reduces the overall energy consumption when accessing continuous and large files. (c) 2008 Elsevier B.V. All rights reserved.
C1 [Song, Hyungkeun; Choi, Sukwon; Cha, Hojung] Yonsei Univ, Dept Comp Sci, Seoul 120749, South Korea.
   [Ha, Rhan] Hongik Univ, Dept Comp Engn, Seoul 121791, South Korea.
C3 Yonsei University; Hongik University
RP Cha, H (corresponding author), Yonsei Univ, Dept Comp Sci, Shinchon Dong 134, Seoul 120749, South Korea.
EM hjcha@cs.yonsei.ac.kr
RI Cha, Hojung/G-8084-2012
FU National Research Laboratory (NRL) of the Korean Science and Engineering
   Foundation [M10500000059-6J0000-05910]; ITRC (Information Technology
   Research Center) supervised by the IITA (institute for Information
   Technology Advancement [IITA-2008-C1090-0801-0015, HY-SDR]
FX This research Was Supported by the National Research Laboratory (NRL)
   program of the Korean Science and Engineering Foundation (No.
   M10500000059-6J0000-05910) and the ITRC (Information Technology Research
   Center) support program supervised by the IITA (institute for
   Information Technology Advancement, IITA-2008-C1090-0801-0015 and
   HY-SDR).
CR BOVET DP, 2003, UNDERSTANDING LINUX
   Chang LP, 2002, P 8 IEEE REAL TIM EM
   Chiang ML, 1999, J SYST SOFTWARE, V48, P213, DOI 10.1016/S0164-1212(99)00059-X
   Chiang ML, 1999, SOFTWARE PRACT EXPER, V29, P267, DOI 10.1002/(SICI)1097-024X(199903)29:3<267::AID-SPE233>3.0.CO;2-T
   Choudhuri S, 2004, DES AUT CON, P566, DOI 10.1145/996566.996722
   *COMPACTFLASH ASS, CF COMPACTFLASH SPEC
   Douglis F., 1994, Proceedings of the First USENIX Symposium on Operating Systems Design and Implementation (OSDI), P25
   *FUJ CORP, 2001, UND FUJITSU SOPH FLA
   Gal E, 2005, ACM COMPUT SURV, V37, P138, DOI 10.1145/1089733.1089735
   Giampaolo Dominic., 1999, PRACTICAL FILE SYSTE
   Intel Corporation, UND FLASH TRANSL LAY
   KATCHER J, TR3022 NETW APPL
   KAWAGUCHI A, 1995, PROCEEDINGS OF THE 1995 USENIX TECHNICAL CONFERENCE, P155
   Kjelso M, 1995, LECT NOTES COMPUT SC, V986, P399
   Roselli D., 2000, P 2000 USENIX ANN TE
   WANG AIA, 2002, P USENIX ANN TECHN C
   WELLS S, 1993, P ISSCC C SAN FRANC, P52
   Woodhouse D., 2001, P OTT LIN S OTT
   WOODHOUSE D, MEMORY TECHNOLOGY DE
NR 19
TC 3
Z9 3
U1 0
U2 1
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2009
VL 55
IS 1
BP 15
EP 24
DI 10.1016/j.sysarc.2008.07.004
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 394CO
UT WOS:000262423200002
DA 2024-07-18
ER

PT J
AU Khan, MHA
AF Khan, Mozammel H. A.
TI A recursive method for synthesizing quantum/reversible quaternary
   parallel adder/subtractor with look-ahead carry
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Arithmetic circuit; Encoded binary logic; Logic synthesis; Quaternary
   logic; Quaternary controlled gate; Quantum logic; Reversible logic
AB Multiple-Valued quantum logic Circuits ire a promising choice for future quantum computing technology since they have several advantages over binary quantum logic Circuits. Adder/subtractor is the major component of the ALU of a Computer and is also used in quantum oracles. In this paper, we propose a recursive method of hand synthesis of reversible quaternary full-adder circuit using macro-level quaternary controlled gates built oil the top of ion-trap realizable 1-qudit quantum gates and 2-qudit Muthu-krishnan-Stroud quantum gates. Based on this quaternary full-adder circuit we propose a reversible circuit realizing quaternary parallel adder/subtractor with look-ahead carry. We also show the way of adapting the quaternary parallel adder/subtractor Circuit to an encoded binary parallel adder/subtractor circuit by grouping two qubits together into quaternary qudit values. (c) 2008 Elsevier B.V. All rights reserved.
C1 East West Univ, Dept Comp Sci & Engn, Dhaka 1212, Bangladesh.
C3 East West University Bangladesh
RP Khan, MHA (corresponding author), East West Univ, Dept Comp Sci & Engn, 43 Mohakhali, Dhaka 1212, Bangladesh.
EM mhakhan@ewubd.edu
OI Khan, Mozammel/0000-0002-8967-6095
CR BENNETT CH, 1973, IBM J RES DEV, V17, P525, DOI 10.1147/rd.176.0525
   Brylinski J. L., ARXIVQUANTPH0108062
   Bullock SS, 2005, PHYS REV LETT, V94, DOI 10.1103/PhysRevLett.94.230502
   CURTIS E, 2004, P 13 INT WORKSH LOG
   DAS R, 2003, ARXIVQUANTPH0307240V
   De Vos A, 2002, J PHYS A-MATH GEN, V35, P7063, DOI 10.1088/0305-4470/35/33/307
   DENLER N, 2004, P 13 INT WORKSH LOG
   Grover L. K., 1996, P 28 ANN ACM S THEOR, P212, DOI [DOI 10.1145/237814.237866, 10.1145/237814.237866]
   Khan MHA, 2005, J MULT-VALUED LOG S, V11, P567
   Khan MHA, 2004, INT SYM MVL, P58
   Khan MHA, 2003, INT SYM MVL, P146, DOI 10.1109/ISMVL.2003.1201399
   Khan MHA, 2004, IEEE C EVOL COMPUTAT, P2194, DOI 10.1109/CEC.2004.1331169
   KHAN MHA, 2005, P 7 INT S REPR METH
   Khan MHA, 2007, J SYST ARCHITECT, V53, P453, DOI 10.1016/j.sysarc.2007.01.007
   Khang D, 2006, INT J NANOMED, V1, P65, DOI 10.2147/nano.2006.1.1.65
   Klimov AB, 2003, PHYS REV A, V67, DOI 10.1103/PhysRevA.67.062313
   LANDAUER R, 1961, IBM J RES DEV, V5, P183, DOI 10.1147/rd.53.0183
   MCHUGH D, TRAPPED ION QUTRIT S
   Miller DM, 2004, INT SYM MVL, P74
   Muthukrishnan A, 2000, PHYS REV A, V62, DOI 10.1103/PhysRevA.62.052309
   Nielsen M. A., 2000, Quantum Computation and Quantum Information
   Nielsen MA, 2002, PHYS REV A, V66, DOI 10.1103/PhysRevA.66.022317
   Perkowski M., 2002, PROC 2002 INT S NEW, P41
   YEN B, 2005, P 14 INT WORKSH LOG
   Zhirnov VV, 2003, P IEEE, V91, P1934, DOI 10.1109/JPROC.2003.818324
NR 25
TC 19
Z9 22
U1 1
U2 3
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2008
VL 54
IS 12
BP 1113
EP 1121
DI 10.1016/j.sysarc.2008.05.002
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 378FQ
UT WOS:000261307000004
DA 2024-07-18
ER

PT J
AU Gawanmeh, A
   Tahar, S
   Winter, K
AF Gawanmeh, A.
   Tahar, S.
   Winter, K.
TI Formal verification of ASMs using MDGs
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE formal verification; abstract state machines; multiway decision graphs;
   model checking
AB We present a framework for the formal verification of abstract state machine (ASM) designs using the multiway decision graphs (MDG) tool. ASM is a state based language for describing transition systems. MDG provides symbolic representation of transition systems. with support of abstract sorts and functions. We implemented a transformation tool that automatically generates MDG models from ASM specifications. Then formal verification techniques provided by the MDG tool, such as model checking or equivalence checking, can be applied on the generated models. We illustrate this work with the case study of an ATM switch controller, in which behavior and structure were specified in ASM and, using our ASM-MDG facility, are successfully verified with the MDG tool. (C) 2007 Elsevier B.V. All rights reserved.
C1 [Winter, K.] Univ Queensland, Sch ITEE, Brisbane, Qld, Australia.
C3 University of Queensland
RP Gawanmeh, A (corresponding author), Concordia Univ, Dept Elect & Comp Engn, Montreal, PQ H3G 1M8, Canada.
EM amjad@ece.concordia.ca; tahar@ece.concordia.ca; kirsten@svrc.uq.edu.au
OI /0000-0002-3897-0681
CR *ACC ORG, 2007, ACC PROP SPEC LANG R
   BALAKRISHNAN S, 1999, THESIS CONCORDIA U
   BEAUQUIER D, 1997, THEORY PRACTICE SOFT, V1214, P202
   BORGER E, 1998, FORMAL SPECIFICATION, P105
   BROGER E, 2003, ABSTRACT STATE MACH
   BRYANT RE, 1986, IEEE T COMPUT, V35, P677, DOI 10.1109/TC.1986.1676819
   CERNY E, 1997, LECT NOTES COMPUTER, V1287, P79
   Corella F, 1997, FORM METHOD SYST DES, V10, P7, DOI 10.1023/A:1008663530211
   DELCASTILLO G, 2000, THESIS HEINZ NIXDORF
   Fisler K., 1995, Proceedings of the ASP-DAC'95/CHDL'95/VLSI'95. Asia and South Pacific Design Automation Conference. IFIP International Conference on Computer Hardware Description Languages and their Applications. IFIP Interntional Conference on Very Large Scale Integration (IEEE Cat. No.95TH8102), P669, DOI 10.1109/ASPDAC.1995.486385
   GARGANTINI A, 2000, 87 TIK SWISS FED I T, P152
   Gawanmeh A, 2003, I C SOFTW ENG FORM M, P210, DOI 10.1109/SEFM.2003.1236223
   Gawanmeh A, 2003, LECT NOTES COMPUT SC, V2589, P278
   Gordon M.J.C., 1993, Introduction to HOL: A theorem proving environment for higher order logic
   GUREVICH Y, 1995, SPECIFICATION VALIDA
   HUGGINS JK, ABSTRACT STATE MACH
   KATZ S, 2002, LNCS, V2335, P145
   Kern C., 1999, ACM Transactions on Design Automation of Electronic Systems, V4, P123, DOI 10.1145/307988.307989
   KORT S, 2002, INT J SOFTW TOOLS TE, V4, P1
   LESLIE L, 1991, ACM COMMUNICATION RE, V19, P327
   LU J, 1999, THESIS CONCORDIA U C
   Lu JP, 1998, INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, P195, DOI 10.1109/ICCD.1998.727045
   MCMILLAN ML, 1996, SYMBOLIC MODEL CHECK
   OWRE S, 1992, LECT NOTES ARTIF INT, V607, P748
   Schellhorn, 1999, THESIS U ULM
   SHANKAR N, 2000, LNCS, V1912, P287
   SPIELMANN M, 1999, LNCS, V1633, P431
   Tahar S, 1999, IEEE T COMPUT AID D, V18, P956, DOI 10.1109/43.771178
   WINTER K, 2001, THESIS TECHNICAL U B
   Xu Y, 1998, LECT NOTES COMPUT SC, V1427, P219, DOI 10.1007/BFb0028747
   Zhou Z, 1996, LECT NOTES COMPUT SC, V1166, P233, DOI 10.1007/BFb0031811
   ZHOU Z, 1997, THESIS U MONTREAL
   ZHOU Z, 1996, MDG TOOLS V1 0 USER
   ZOBAIR MH, 2001, THESIS CONCORDIA U
   2003, ASML MICROSOFT NET V
NR 35
TC 3
Z9 3
U1 0
U2 5
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN-FEB
PY 2008
VL 54
IS 1-2
BP 15
EP 34
DI 10.1016/j.sysarc.2007.03.007
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 311OB
UT WOS:000256608400003
DA 2024-07-18
ER

PT J
AU McAllister, J
   Woods, R
   Fischaber, S
   Malins, E
AF McAllister, J.
   Woods, R.
   Fischaber, S.
   Malins, E.
TI Rapid implementation and optimisation of DSP systems on FPGA-centric
   heterogeneous platforms
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT 5th International Workshop on Embedded Computer Systems - Architectures,
   Modeling, and Simulation
CY JUL 18-20, 2005
CL Samos, GREECE
DE FPGA; DSP; electronic system level design; heterogeneous platform;
   embedded computing
ID CORE
AB The emergence of programmable logic devices as single-chip heterogeneous processing platforms for digital signal processing applications poses challenges concerning rapid implementation and high level optimisation of algorithms on these platforms. This paper describes Abhainn, a rapid implementation methodology and toolsuite for translating an algorithmic expression of the system to a working solution on FPGA-centric embedded platforms. Two particular focuses for Abhainn are the automated but configurable reallisation of inter-processor communication fabrics, and the establishment of novel dedicated hardware component design methodologies allowing algorithm level transformation for system optimisation. This paper outlines the approaches employed in these areas and demonstrates their effectiveness on high end signal processing beamforming applications. (c) 2007 Elsevier B.V. All rights reserved.
C1 Queens Univ Belfast, ECIT, Belfast BT3 9DT, Antrim, North Ireland.
C3 Queens University Belfast
RP McAllister, J (corresponding author), Queens Univ Belfast, ECIT, No Ireland Sci Pk,Queens Rd, Belfast BT3 9DT, Antrim, North Ireland.
EM j.mcallister@ecit.qub.ac.uk; r.woods@ecit.qub.ac.uk;
   s.fischaber@ecit.qub.ac.uk; e.malins@ecit.qub.ac.uk
OI Woods, Roger/0000-0001-6201-4270
CR [Anonymous], 1974, PROC IFIP C 74
   Bhattacharyya S.S., 1996, Software Synthesis from Dataflow Graphs
   Bilsen G, 1996, IEEE T SIGNAL PROCES, V44, P397, DOI 10.1109/78.485935
   Harriss T, 2002, DES AUTOM EMBED SYST, V7, P385, DOI 10.1023/A:1020367508848
   HARRISS T, 2002, DESIGNERS FORUM DESI, P274
   Haykin S., 1996, ADAPTIVE SIGNAL PROC
   HYLANDS C, 2003, UCBERL M0325 U CAL D
   KAPLAN DJ, 2002, PROCESSING GRAPH MET
   LAUWEREINS R, 1995, COMPUTER, V28, P35, DOI 10.1109/2.347998
   LEE EA, 1995, P IEEE, V83, P773, DOI 10.1109/5.381846
   Lightbody G, 2003, IEEE T VLSI SYST, V11, P659, DOI 10.1109/TVLSI.2003.816142
   Madahar BK, 2003, EURASIP J APPL SIG P, V2003, P580, DOI 10.1155/S1110865703212129
   McAllister J, 2006, J VLSI SIG PROC SYST, V43, P207, DOI 10.1007/s11265-006-7271-5
   McAllister J, 2004, 2004 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS DESIGN AND IMPLEMENTATION, PROCEEDINGS, P164
   Murthy PK, 2002, IEEE T SIGNAL PROCES, V50, P2064, DOI 10.1109/TSP.2002.800830
   Park C, 2002, DES AUTOM EMBED SYST, V6, P295, DOI 10.1023/A:1014070804761
   *SEOUL NAT U, 2004, PEACE US MAN V 1 0 B
   SRIRAM S, 2001, EMBEDDED MULTIPROCES
   Stefanov T, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P340
   *XIL, 2001, VIRT 2 PRO PLATF FPG
NR 20
TC 8
Z9 9
U1 0
U2 6
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2007
VL 53
IS 8
BP 511
EP 523
DI 10.1016/j.sysarc.2006.11.005
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 184LQ
UT WOS:000247643500006
DA 2024-07-18
ER

PT J
AU Seo, D
   Lee, J
   Kim, Y
   Choi, CY
   Kim, M
   Jung, I
AF Seo, Dongmahn
   Lee, Joahyoung
   Kim, Yoon
   Choi, Chang Yeol
   Kim, Manbae
   Jung, Inbum
TI Resource consumption-aware QoS in cluster-based VOD servers
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE VOD; cluster system; streaming media; QoS; resource aware; parallel
   processing
AB For Video-On-Demand (VOD) systems, it is important to provide Quality of Service (QoS) to more clients under limited resources. In this paper, the performance scalability in cluster-based VOD servers is studied with several grouping configurations of cluster nodes. To find performance bottlenecks, the monitoring functions are employed and the maximum QoS streams are measured under the various requests including VCR functions. To support more user friendly interface, an embedded set-top model is suggested for the QoS of TV clients. From our detailed experiment results, a new admission control method is proposed that is based on available system resources and the actual amount of resource consumed for QoS streams. The proposed method provides not only more scalable QoS in cluster-based VOID servers but also the enhancement of resource utilization by guaranteeing the maximum number of QoS streams. (C) 2006 Elsevier B.V. All rights reserved.
C1 Kangwon Natl univ, Dept Comp Sci & Engn, Chunchon 200701, Kangwon Do, South Korea.
C3 Kangwon National University
RP Jung, I (corresponding author), Kangwon Natl univ, Dept Comp Sci & Engn, 192-1 Hyoja 2 Dong, Chunchon 200701, Kangwon Do, South Korea.
EM ibjung@snslab.kangwon.ac.kr
RI Seo, Dongmahn/B-1862-2010; An, Ke/JPX-5153-2023; Seo,
   Dongmahn/E-7438-2017
OI An, Ke/0009-0008-3642-8881; Seo, Dongmahn/0000-0002-1069-4232
CR [Anonymous], 1996, Techniques and standards for image, video, and audio coding
   BEEKMANS G, LINUS SCRATCH VERSIO
   Choi JM, 2001, PROCEEDINGS OF THE EIGHTH INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED SYSTEMS, P555, DOI 10.1109/ICPADS.2001.934866
   DU DHC, 1999, IEEE INT C MULT COMP, P191
   FAWCETT T, LINUS BOOTDISK HOWTO
   FENG WC, 2000, 20 INT C DISTR COMP, P201
   FREEDMAN CS, 1995, P 1995 ACM SIGMOD IN, P352
   GEMMELL DJ, 1995, COMPUTER, V28, P40, DOI 10.1109/2.384117
   HUI CK, 2001, IEEE RTAS
   Kang SY, 2003, MULTIMED TOOLS APPL, V21, P203, DOI 10.1023/A:1025702332314
   Lee JYB, 1998, IEEE MULTIMEDIA, V5, P20, DOI 10.1109/93.682522
   Lee SH, 2003, IEEE T KNOWL DATA EN, V15, P1535, DOI 10.1109/TKDE.2003.1245291
   Lohan F, 2002, IEEE T CONSUM ELECTR, V48, P564, DOI 10.1109/TCE.2002.1037042
   MUNDUR P, 1999, IEEE MULTIMEDIA SYST
   NG JK, 2000, IEEE RTCSA
   Perros HG, 1996, IEEE COMMUN MAG, V34, P82, DOI 10.1109/35.544197
   Sarhan NJ, 2004, IEEE T PARALL DISTR, V15, P921, DOI 10.1109/TPDS.2004.49
   SCHMIDT BK, 1999, ACM SOSP 99, P31
   Sengodan S, 1997, IEEE INFOCOM SER, P1341, DOI 10.1109/INFCOM.1997.631167
   Shenoy PJ, 1995, ACM COMPUT SURV, V27, P636, DOI 10.1145/234782.234810
   SITARAM D., 2000, Multimedia servers: applications, environments, and design
   YUAN WH, 2001, IEEE RTAS
   ZIMMERMAN R, 2003, P ACM MULT C, P75
   QT EMBEDDED WHITEPAP
   SUPERNAVA
   VODKA
NR 26
TC 4
Z9 4
U1 0
U2 3
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2007
VL 53
IS 1
BP 39
EP 52
DI 10.1016/j.sysarc.2006.07.003
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 130TY
UT WOS:000243823100003
DA 2024-07-18
ER

PT J
AU Wang, YM
AF Wang, YM
TI Memory latency consideration for load sharing on heterogeneous network
   of workstations
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE heterogeneous network of workstations; load sharing; process migration;
   memory latency
AB With the development of cheap personal computer and high-speed network, heterogeneous network of workstation has become the trend in high performance computing. This paper focuses on the load sharing problem for heterogeneous network of workstations. Load sharing means even workloads of all coordinated computers in the heterogeneous system without leaving any computer idle. When some nodes suffer from heavy loading, it is necessary to migrate some processes to the nodes with light loading. However, most load sharing policies focus only on different CPU speed and/or memory capacity without taking the effect of memory access latencies into consideration. In the paper, we propose a new load sharing policy, CPU-Memory-Power-based policy, to improve CPU-Memory-based policy. In addition to CPU speed and memory capacity, this policy also puts emphasis on memory access latency. Experimental results show that this method performs better than the other policies, and that memory access latency is actually an important consideration in the design of load sharing policies on heterogeneous network of workstation. (c) 2005 Elsevier B.V. All rights reserved.
C1 Providence Univ, Dept Comp Sci & Informat Management, Taichung 433, Hsien, Taiwan.
C3 Providence University - Taiwan
RP Wang, YM (corresponding author), Providence Univ, Dept Comp Sci & Informat Management, 200 Chungchi Rd, Taichung 433, Hsien, Taiwan.
EM ymwang@pu.edu.tw
CR [Anonymous], 2003, Computer Architecture
   Bennett BH, 2000, AEROSP CONF PROC, P389, DOI 10.1109/AERO.2000.878451
   Chen SQ, 2001, INT CON DISTR COMP S, P109, DOI 10.1109/ICDSC.2001.918939
   Du X, 1997, J PARALLEL DISTR COM, V46, P125, DOI 10.1006/jpdc.1997.1378
   HarcholBalter M, 1997, ACM T COMPUT SYST, V15, P253, DOI 10.1145/263326.263344
   Hill J., 1998, LINUX J
   Hui CC, 1999, IEEE CONCURR, V7, P58, DOI 10.1109/4434.788780
   Murdocca M.J., 2000, Principles of computer architecture
   Xiao L, 2002, IEEE T PARALL DISTR, V13, P223, DOI 10.1109/71.993204
   XIAO L, 2000, P 2000 INT PAR DISTR, P431
   YANG CT, 2001, P NAT COMP S
   ZHANG JY, 2000, TRIBOLOGY, V20, P241
   ZHOU SN, 1993, SOFTWARE PRACT EXPER, V23, P1305, DOI 10.1002/spe.4380231203
NR 13
TC 6
Z9 6
U1 0
U2 1
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2006
VL 52
IS 1
BP 13
EP 24
DI 10.1016/j.sysarc.2005.03.002
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 993HI
UT WOS:000233944800002
DA 2024-07-18
ER

PT J
AU Savikko, V
AF Savikko, V
TI Generative and incremental implementation for a scripting interface
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT Workshop on Adaptable Systems and Software Architectures (WASA)
CY JUN 25, 2002
CL Las Vegas, NV
DE generative programming; incremental development; scripting; python;
   hierarchic COM library
AB Many systems may benefit from scripting support, but the implementation of it is seldom trivial, especially if the system has not originally been developed with scripting support in mind. In this paper we describe a generative, incremental process for creating an intuitive Python interface to a large, hierarchic COM library. The approach is illuminated with the original, real-life case study. (C) 2003 Elsevier B.V. All rights reserved.
C1 VTT Informat Technol, FIN-33101 Tampere, Finland.
C3 VTT Technical Research Center Finland
RP Savikko, V (corresponding author), VTT Informat Technol, POB 1206, FIN-33101 Tampere, Finland.
CR Gamma E., 1994, Design patterns: Elements of reusable object-oriented software
   Hammond M, 2000, PYTHON PROGRAMMING W
   HUNT A, 2000, PRAGMETIC PROGRAMMER
   Koskinen J, 2001, PROC INT CONF SOFTW, P819, DOI 10.1109/ICSE.2001.919189
   WIKMAN J, 1998, P NOSA 98
   1997, SUN MICROSYSTEMS JAV
NR 6
TC 0
Z9 0
U1 0
U2 1
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUL
PY 2004
VL 50
IS 7
BP 427
EP 439
DI 10.1016/j.sysarc.2003.09.007
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 834JG
UT WOS:000222406800007
DA 2024-07-18
ER

PT J
AU Loh, PKK
   Hsu, WJ
AF Loh, PKK
   Hsu, WJ
TI Fault-tolerance of complete Josephus Cubes
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE interconnection network; fault tolerance; network reliability;
   fault-tolerant routing; hypercube
ID OPTICAL INTERCONNECTION NETWORK; HYPERCUBE
AB The Complete Josephus Cube is proposed as a fault-tolerant node cluster architecture A reliable and cost-effective communications strategy is also presented. For a Complete Josephus Cube of dimension r, the strategy tolerates up to (r + 1) encountered faults in its routes that are deadlock-free and livelock-free. The message is optimally (respectively, sub-optimally) delivered in at most r (respectively, 2r + 1) hops. Message overhead is one of the lowest reported for the specified fault tolerance-with only a single (r + 2)-bit routing vector accompanying the message to be communicated. Associated routing hardware may be implemented with standard logic. (C) 2003 Elsevier B.V. All rights reserved.
C1 Nanyang Technol Univ, Sch Appl Sci, Div Comp Syst, Singapore 639798, Singapore.
C3 Nanyang Technological University
RP Nanyang Technol Univ, Sch Appl Sci, Div Comp Syst, Blk N4,2A-32,Nanyang Ave, Singapore 639798, Singapore.
EM askkloh@ntu.edu.sg
RI Hsu, Wen-Jing J/A-3702-2011
CR AULETTA V, 1995, IEEE T COMPUT, V44, P593, DOI 10.1109/12.376173
   BHUYAN LN, 1984, IEEE T COMPUT, V33, P323, DOI 10.1109/TC.1984.1676437
   Chen M.-S., 1990, IEEE Transactions on Parallel and Distributed Systems, V1, P152, DOI 10.1109/71.80143
   CHEN MS, 1990, IEEE T COMPUT, V39, P1406, DOI 10.1109/12.61061
   Chiu GM, 1997, IEEE T COMPUT, V46, P953, DOI 10.1109/12.609283
   Colbourn CJ, 1987, The Combinatorics of Network Reliability
   ELAMAWY A, 1991, IEEE T PARALL DISTR, V2, P31, DOI 10.1109/71.80187
   Geppert L, 1999, IEEE SPECTRUM, V36, P52, DOI 10.1109/6.738326
   GORDON JM, 1988, P 2 S FRONT MASS PAR, P155
   Hsu WJ, 1997, IEEE T PARALL DISTR, V8, P673, DOI 10.1109/71.598343
   KENNEDY K, 1997, COMMUN ACM, V40, P63
   LAN Y, 1995, IEEE T PARALL DISTR, V6, P1147, DOI 10.1109/71.476186
   Leighton F.T., 1992, Introduction to Parallel Algorithms and Architecture: Arrays, Trees, Hypercubes
   Loh PKK, 1996, PARALLEL COMPUT, V22, P1127, DOI 10.1016/S0167-8191(96)00033-6
   Loh PKK, 1997, MICROELECTRON RELIAB, V37, P1193, DOI 10.1016/S0026-2714(96)00297-1
   Loh PKK, 2000, PARALLEL COMPUT, V26, P427, DOI 10.1016/S0167-8191(99)00111-8
   LOH PKK, 1999, 8 INT S INT CIRC DEV
   LOH PKK, 1998, P IEEE AS PAC C COMM, P357
   LOH PKK, 1998, P ISCA 11 INT C PAR, P274
   LOH PKK, 1999, 2 INT C INF COMM SIG
   LOURI A, 1994, J LIGHTWAVE TECHNOL, V12, P704, DOI 10.1109/50.285368
   Louri A, 1998, IEEE T PARALL DISTR, V9, P497, DOI 10.1109/71.679219
   MILTOS D, 1998, J PARALLEL DISTRIBUT, V54, P77
   Scherson I.D., 1994, INTERCONNECTION NETW
   SEN A, 1989, ACTA INFORM, V26, P741, DOI 10.1007/BF00289159
   Shier DR, 1991, Network reliability and algebraic structures
   TZENG NF, 1991, IEEE T COMPUT, V40, P284, DOI 10.1109/12.76405
   Wu J, 1998, IEEE T PARALL DISTR, V9, P321, DOI 10.1109/71.667894
   WU J, 1995, IEEE T COMPUT, V44, P702, DOI 10.1109/12.381957
NR 29
TC 2
Z9 2
U1 0
U2 2
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUL
PY 2003
VL 49
IS 1-2
BP 1
EP 21
DI 10.1016/S1383-7621(03)00039-0
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 713YZ
UT WOS:000184886700001
DA 2024-07-18
ER

PT J
AU Munera, A
   Royuela, S
   Pressler, M
   Mackamul, H
   Ziegenbein, D
   Quiñones, E
AF Munera, Adrian
   Royuela, Sara
   Pressler, Michael
   Mackamul, Harald
   Ziegenbein, Dirk
   Quinones, Eduardo
TI Fine-grained adaptive parallelism for automotive systems through
   AMALTHEA and OpenMP
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE OpenMP; AMALTHEA; DSML; Parallel and heterogeneous computing; Embedded
   computing
AB The software development complexity of automotive systems has significantly increased during the last decade due to the latest Advanced Driving Assistance System (ADAS) functionalities. To effectively address this complexity, domain specific modeling languages (DSMLs) like AUTOSAR or an open-source system performance model for AUTOSAR-aligned systems, APP4MC, have become a common trend in the automotive industry. DSMLs allow for easily capturing the functional and non-functional requirements of the system without needing to master low level details of the programming model or the processor architecture. Unfortunately, current DSMLs do not support the parallel programming models, like OpenMP and CUDA, that are used to exploit parallel heterogeneous architectures featuring acceleration devices such as GPUs and FPGAs required. These architectures are however essential to cope with the performance needs of ADAS. This exposes a gap between the DSMLs used by automotive designers to enhance software productivity and leverage verification and validation processes, and the parallel processor architectures used in this domain. This paper presents a complete framework to safely exploit the inherent parallelism exposed by the AMALTHEA system description, supported in APP4MC, by: (1) automatically transforming the high-level design into the OpenMP parallel programming model targeting both host and accelerator parallelism, and (2) using compiler analysis techniques to prove the correctness of the model transformed to OpenMP code. The paper contributes also with (3) an analysis of the parallel execution model allowed by the AMALTHEA DSML and that of OpenMP, and (4) a performance plus productivity evaluation of the proposed framework on real automotive systems executed on an embedded GPU-based processor architecture.
C1 [Munera, Adrian; Royuela, Sara; Quinones, Eduardo] Barcelona Supercomp Ctr, Barcelona, Spain.
   [Pressler, Michael; Mackamul, Harald; Ziegenbein, Dirk] Robert Bosch GmbH, Renningen, Germany.
C3 Universitat Politecnica de Catalunya; Barcelona Supercomputer Center
   (BSC-CNS); Bosch
RP Munera, A (corresponding author), Barcelona Supercomp Ctr, Barcelona, Spain.
EM adrian.munera@bsc.es; sara.royuela@bsc.es;
   Michael.Pressler@de.bosch.com; Harald.Mackamul@de.bosch.com;
   dirk.ziegenbein@de.bosch.com; eduardo.quinones@bsc.es
OI Munera Sanchez, Adrian/0000-0001-9031-3606
FU EU Frame- work Programme for Research and Innovation Leadership in
   Enabling and Industrial Technologies; European Union [871669];
   Departament de Recerca i Universitats de la Generalitat de Catalunya
   (Spain) [2021 PROD 00179]
FX This work has received funding from the European Union's Horizon 2020
   research and innovation programme under grant agreement No 871669 and
   the Departament de Recerca i Universitats de la Generalitat de Catalunya
   (Spain) through the Industria del Coneixement - Producte 2021 program
   under record number 2021 PROD 00179.
CR Alessi F, 2015, LECT NOTES COMPUT SC, V9342, P219, DOI 10.1007/978-3-319-24595-9_16
   [Anonymous], 2016, AUTOSAR-Automotive open system architecture
   [Anonymous], 2012, INT WORKSH OPENMP IW
   [Anonymous], 2021, APP4MC-Application platform project for MultiCore
   Antinyan V, 2020, PROCEEDINGS OF THE 28TH ACM JOINT MEETING ON EUROPEAN SOFTWARE ENGINEERING CONFERENCE AND SYMPOSIUM ON THE FOUNDATIONS OF SOFTWARE ENGINEERING (ESEC/FSE '20), P1525, DOI 10.1145/3368089.3417038
   AUTOSAR, 2017, Guidelines for the use of the C++14 language in critical and safety-related systems
   Behera N, 2023, Arxiv, DOI arXiv:2305.03317
   Bochkovskiy A, 2020, Arxiv, DOI arXiv:2004.10934
   Briand L, 2017, IEEE SOFTWARE, V34, P72, DOI 10.1109/MS.2017.3571562
   BSC, 2023, Extended APP4MC SLG
   BSC, 2023, Extended LLVM compilation framework
   Chapman B, 2009, INT PARALL DISTRIB P, P2107
   Clement V, 2017, PROCEEDINGS OF THE PLATFORM FOR ADVANCED SCIENTIFIC COMPUTING CONFERENCE (PASC '18), DOI 10.1145/3218176.3218226
   de Dinechin BD, 2014, DES AUT TEST EUROPE
   Duran A, 2007, INT J PARALLEL PROG, V35, P393, DOI 10.1007/s10766-007-0049-y
   Eclipse, 2021, AMALTHEA SLG
   ETAS Group, 2023, Ascet-developer
   Evidence Srl, 2021, ERIKA Enterprise RTOS
   Fonseca J, 2016, INT SYM IND EMBED
   Frey P., 2011, Open Access Repositorium der Universitat Ulm und Technischen Hochschule Ulm
   Gimenes TL, 2018, INT PARALL DISTRIB P, P399, DOI 10.1109/IPDPS.2018.00050
   Gomes RM, 2018, I C COMP SYST APPLIC
   Goossens Bernard, 2021, Parallel Computing Technologies: 16th International Conference, PaCT 2021, Proceedings. Lecture Notes in Computer Science, Theoretical Computer Science and General Issues (12942), P26, DOI 10.1007/978-3-030-86359-3_3
   Graf S, 2014, DES AUT TEST EUROPE
   Griebler D, 2017, PARALLEL PROCESS LET, V27, DOI 10.1142/S0129626417400059
   Hoffmann RB, 2022, J SUPERCOMPUT, V78, P7655, DOI 10.1007/s11227-021-04182-9
   Hottger R., 2015, P INT C PAR DISTR SY, V2, P888
   Kehr S, 2016, DES AUT TEST EUROPE, P25
   Krupitzer C, 2015, PERVASIVE MOB COMPUT, V17, P184, DOI 10.1016/j.pmcj.2014.09.009
   Li JJ, 2009, FOURTH CHINAGRID ANNUAL CONFERENCE, PROCEEDINGS, P210, DOI 10.1109/ChinaGrid.2009.12
   Lowinski M, 2016, INT SYM IND EMBED
   Marongiu A, 2011, MICROPROCESS MICROSY, V35, P668, DOI 10.1016/j.micpro.2011.08.010
   Martineau M, 2017, LECT NOTES COMPUT SC, V10468, P185, DOI 10.1007/978-3-319-65578-9_13
   Mathworks, 2022, Simulink coder
   Melani A, 2015, EUROMICRO, P211, DOI 10.1109/ECRTS.2015.26
   Memeti S., 2017, P 2017 WORKSH AD RES, P1
   MISRA C, 2013, Guidelines for the Use of the C Language in Critical Systems
   Munera Adrian, 2020, High Performance Computing. ISC High Performance 2020 International Workshops. Revised Selected Papers. Lecture Notes in Computer Science (LNCS 12321), P19, DOI 10.1007/978-3-030-59851-8_2
   Munera A., 2023, 10 BSC DOCTORAL S BO
   Munera A., 2022, Ada User J., V43, P171
   NVIDIA, 2021, Jetson AGX Xavier
   OpenMP ARB, 2021, OpenMP API version 5.2
   Panic M, 2014, 2014 INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS (CODES+ISSS), DOI 10.1145/2656075.2656096
   Pennycook SJ, 2018, PROCEEDINGS OF 2018 IEEE/ACM INTERNATIONAL WORKSHOP ON PERFORMANCE, PORTABILITY AND PRODUCTIVITY IN HPC (P3HPC 2018), P37, DOI 10.1109/P3HPC.2018.00007
   Pennycook SJ, 2018, LECT NOTES COMPUT SC, V11128, P128, DOI 10.1007/978-3-319-98521-3_9
   Quinones E, 2020, I SYM OBJ-OR R-T D C, P201, DOI 10.1109/ISORC49007.2020.00042
   Rehm F., 2021, Microprocess. Microsyst. (MICPRO), V87
   Royuela S., 2021, ACM SIGAda Ada Lett., V40, P48
   Royuela S., 2015, INT C COMP FRONT, P1
   Royuela S., 2012, INT WORKSH LANG COMP, P234
   Royuela S, 2017, LECT NOTES COMPUT SC, V10468, P231, DOI 10.1007/978-3-319-65578-9_16
   Schmidhuber S, 2014, LECT NOTES COMPUT SC, V8822, P152, DOI 10.1007/978-3-319-12214-4_12
   Serrano MA, 2018, LECT NOTES COMPUT SC, V11128, P143, DOI 10.1007/978-3-319-98521-3_10
   Serrano MA, 2018, DES AUT CON, DOI 10.1145/3195970.3196104
   Serrano MA, 2015, INT CONF COMPIL ARCH, P157, DOI 10.1109/CASES.2015.7324556
   Stegmeier A, 2017, INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING, AND SIMULATION (SAMOS 2017), P121, DOI 10.1109/SAMOS.2017.8344619
   Sun JH, 2019, IEEE REAL TIME, P169, DOI 10.1109/RTAS.2019.00022
   Sun JH, 2017, REAL TIM SYST SYMP P, P92, DOI 10.1109/RTSS.2017.00016
   Taft S.T., 2021, ACM SIGAda Ada Lett., V40, P55
   Tagliavini G, 2018, IEEE T PARALL DISTR, V29, P2150, DOI 10.1109/TPDS.2018.2814602
   Tahan Oussama, 2012, Architecture of Computing Systems - ARCS 2012. Proceedings 25th International Conference, P25, DOI 10.1007/978-3-642-28293-5_3
   Tian SL, 2022, LECT NOTES COMPUT SC, V13149, P41, DOI 10.1007/978-3-030-95953-1_4
   Tousimojarad A, 2014, LECT NOTES COMPUT SC, V8806, P314, DOI 10.1007/978-3-319-14313-2_27
   Wong M, 2010, LECT NOTES COMPUT SC, V6132, P70, DOI 10.1007/978-3-642-13217-9_6
   Wurst F, 2019, 2019 22ND EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD), P365, DOI 10.1109/DSD.2019.00060
   Yan YH, 2019, LECT NOTES COMPUT SC, V11718, P201, DOI 10.1007/978-3-030-28596-8_14
   Yang KC, 2016, PROCEEDINGS OF THE 24TH INTERNATIONAL CONFERENCE ON REAL-TIME NETWORKS AND SYSTEMS PROCEEDINGS (RTNS 2016), P349, DOI 10.1145/2997465.2997486
   Yu CL, 2020, PROCEEDINGS OF THE 23RD INTERNATIONAL WORKSHOP ON SOFTWARE AND COMPILERS FOR EMBEDDED SYSTEMS (SCOPES 2020), P42, DOI 10.1145/3378678.3391881
   Zhang N, 2017, IEEE SYM PARA DISTR, P795, DOI 10.1109/IPDPSW.2017.89
NR 69
TC 0
Z9 0
U1 2
U2 2
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2024
VL 146
AR 103034
DI 10.1016/j.sysarc.2023.103034
EA DEC 2023
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DU1E8
UT WOS:001134493000001
OA hybrid
DA 2024-07-18
ER

PT J
AU Sun, LW
   Cao, ZF
   Dong, XL
   Shen, JC
   Wang, M
   Chen, JS
AF Sun, Liwang
   Cao, Zhenfu
   Dong, Xiaolei
   Shen, Jiachen
   Wang, Miao
   Chen, Jiasheng
TI dMCLAEKS: Pairing-free designated-tester multi-recipient certificateless
   authenticated encryption with keyword search for concealing search
   patterns
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Searchable encryption; Search pattern; Inside keyword guessing attack;
   Certificateless cryptography; CLAEKS; IIoT
ID PUBLIC-KEY ENCRYPTION; INDUSTRIAL INTERNET; SYSTEMS; IIOT
AB Modern Industrial Internet of Things (IIoT) technologies, such as smart grids, 5G-enabled unmanned aerial vehicles (UAV), and supply chain 4.0, can be leveraged to promote intelligent management. Yet, IIoT systems create enormous volumes of data that must be outsourced to the cloud for storage and to provide end-users with search capabilities. The outsourcing of IIoT data to a third-party cloud service provider (CSP) creates a number of data leakage issues. Recently, Certificateless Authenticated Encryption with Keyword Search (CLAEKS) was proposed to address the issue of encrypted data querying in cloud-assisted IIoT. But so far, the majority of existing techniques depend on expensive bilinear pairing, and they are all single-receiver. In addition, these methods are extremely vulnerable to keyword guessing attacks and do not hide the search pattern, making it simple for an attacker to deduce the search content. In this paper, we present a rapid and trustworthy designed-tester multi-recipient CLAEKS (dMCLAEKS) protocol with the numerous advantages: (1) no expensive bilinear pairing procedures; (2) supporting for ciphertexts with multiple recipients; (3) defending against Inside Keyword Guess Attacks (IKGA); (4) incapability to determine search pattern. A comparative between our suggested scheme and other similar schemes is also offered to demonstrate that the proposed method is stronger overall.
C1 [Sun, Liwang; Cao, Zhenfu; Dong, Xiaolei; Shen, Jiachen; Wang, Miao; Chen, Jiasheng] East China Normal Univ, Shanghai Key Lab Trustworthy Comp, Shanghai 200062, Peoples R China.
   [Cao, Zhenfu; Dong, Xiaolei] Res Ctr Basic Theories Intelligent Comp, Zhejiang Lab, Res Inst Basic Theories, Hangzhou 311121, Peoples R China.
C3 East China Normal University; Zhejiang Laboratory
RP Cao, ZF (corresponding author), East China Normal Univ, Shanghai Key Lab Trustworthy Comp, Shanghai 200062, Peoples R China.; Cao, ZF (corresponding author), Res Ctr Basic Theories Intelligent Comp, Zhejiang Lab, Res Inst Basic Theories, Hangzhou 311121, Peoples R China.
EM zfcao@sei.ecnu.edu.cn
OI Sun, Li-Wang/0000-0001-8324-1085
FU National Key Research and Development Program of China [2022YFB2701400];
   National Natural Science Foundation of China [62132005, 62172162]
FX This work was supported in part by the National Key Research and
   Development Program of China (Grant No. 2022YFB2701400) and in part by
   the National Natural Science Foundation of China (Grant No. 62132005,
   62172162) .
CR Abdalla M, 2005, LECT NOTES COMPUT SC, V3621, P205
   Baek J, 2008, LECT NOTES COMPUT SC, V5072, P1249, DOI 10.1007/978-3-540-69839-5_96
   Boneh D, 2004, LECT NOTES COMPUT SC, V3027, P506
   Byun JW, 2006, LECT NOTES COMPUT SC, V4165, P75
   Chen JC, 2022, J SYST ARCHITECT, V129, DOI 10.1016/j.sysarc.2022.102598
   Chen J, 2022, J SYST ARCHITECT, V126, DOI 10.1016/j.sysarc.2022.102492
   Cheng LX, 2021, J SYST ARCHITECT, V119, DOI 10.1016/j.sysarc.2021.102248
   He DB, 2018, IEEE T IND INFORM, V14, P3618, DOI 10.1109/TII.2017.2771382
   Ji XY, 2022, J SYST ARCHITECT, V129, DOI 10.1016/j.sysarc.2022.102634
   Jin Y, 2021, J SYST ARCHITECT, V116, DOI 10.1016/j.sysarc.2021.102059
   Khan S, 2022, IEEE COMMUN SURV TUT, V24, P1574, DOI 10.1109/COMST.2022.3178081
   Li CT, 2015, NONLINEAR DYNAM, V80, P1601, DOI 10.1007/s11071-015-1965-9
   Li DW, 2022, J SYST ARCHITECT, V130, DOI 10.1016/j.sysarc.2022.102638
   Li JG, 2017, IEEE T SERV COMPUT, V10, P715, DOI 10.1109/TSC.2016.2542813
   Lin YJ, 2023, IEEE INTERNET THINGS, V10, P3774, DOI 10.1109/JIOT.2022.3150789
   Liu MT, 2019, IEEE T IND INFORM, V15, P3559, DOI 10.1109/TII.2019.2897805
   Liu P, 2021, J SYST ARCHITECT, V117, DOI 10.1016/j.sysarc.2021.102104
   Lu Y, 2022, IEEE T MOBILE COMPUT, V21, P4397, DOI 10.1109/TMC.2021.3077508
   Lu Y, 2021, IEEE T IND INFORM, V17, P2696, DOI 10.1109/TII.2020.3006474
   Lu Y, 2021, IEEE T SERV COMPUT, V14, P2041, DOI 10.1109/TSC.2019.2910113
   Lu Y, 2017, ANN TELECOMMUN, V72, P359, DOI 10.1007/s12243-017-0574-7
   Ma MM, 2018, COMPUT ELECTR ENG, V65, P413, DOI 10.1016/j.compeleceng.2017.05.014
   Maurer U., 1996, Computer Security-ESORICS 96. 4th European Symposium on Research in Computer Security Proceedings, P325
   Nikooghadam M, 2021, J SYST ARCHITECT, V115, DOI 10.1016/j.sysarc.2020.101955
   Noroozi M, 2019, IET INFORM SECUR, V13, P336, DOI 10.1049/iet-ifs.2018.5315
   Pan XY, 2023, J SYST ARCHITECT, V136, DOI 10.1016/j.sysarc.2022.102821
   Pan XY, 2021, J SYST ARCHITECT, V115, DOI 10.1016/j.sysarc.2021.102075
   Patel Maitri, 2021, Emerg. Sci. J., V5, P77
   Peng YG, 2014, CHINA COMMUN, V11, P100, DOI 10.1109/CC.2014.7004528
   Qin BD, 2020, INFORM SCIENCES, V516, P515, DOI 10.1016/j.ins.2019.12.063
   Senouci MR, 2021, J SYST ARCHITECT, V119, DOI 10.1016/j.sysarc.2021.102271
   Shiraly D, 2022, J SYST ARCHITECT, V124, DOI 10.1016/j.sysarc.2021.102390
   Song DXD, 2000, P IEEE S SECUR PRIV, P44, DOI 10.1109/SECPRI.2000.848445
   Tan XD, 2023, J SYST ARCHITECT, V136, DOI 10.1016/j.sysarc.2023.102834
   Ullah S, 2022, MULTIMED TOOLS APPL, V81, P36781, DOI 10.1007/s11042-022-13502-x
   Vitturi S, 2019, P IEEE, V107, P944, DOI 10.1109/JPROC.2019.2913443
   Wang LL, 2023, J SYST ARCHITECT, V141, DOI 10.1016/j.sysarc.2023.102902
   Wang RK, 2022, J SYST ARCHITECT, V129, DOI 10.1016/j.sysarc.2022.102631
   Wang XF, 2016, J COMPUT SCI TECH-CH, V31, P1012, DOI 10.1007/s11390-016-1676-9
   Wu TY, 2014, ANN TELECOMMUN, V69, P391, DOI 10.1007/s12243-013-0398-z
   Yang L, 2020, IEEE INTERNET THINGS, V7, P2553, DOI 10.1109/JIOT.2019.2943379
NR 41
TC 1
Z9 1
U1 2
U2 2
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2023
VL 144
AR 103007
DI 10.1016/j.sysarc.2023.103007
EA OCT 2023
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FZ1Y8
UT WOS:001149597800001
DA 2024-07-18
ER

PT J
AU Qian, DW
   Cui, YG
   Fu, YF
   Liu, F
   Wei, TQ
AF Qian, Dongwei
   Cui, Yangguang
   Fu, Yufei
   Liu, Feng
   Wei, Tongquan
TI FedEntropy: Information-entropy-aided training optimization of
   semi-supervised federated learning
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Federated learning; Semi-supervised training; Information entropy;
   Adaptive proportional adjustment
AB Emerging federated learning (FL) is able to train a global machine learning (ML) model by using decentralized data from various clients, without exposing the privacy data of clients. Traditional FL assumes that the training data are labeled, but in reality the data captured by the clients are usually unlabeled. Nowadays, the manual data labeling, a common method, is very expensive in practical operation. To solve the above problems, in this paper, we propose a semi-supervised federated learning scheme (FedEntropy) to improve the model performance in the case that unlabeled data dominates the datasets. Specifically, our proposed FedEntropy firstly utilizes information entropy to jointly compute the loss of labeled and unlabeled data. Subsequently, assisted with inverse-trigonometric-based adaptive proportional adjustment algorithm, FedEntropy is able to dynamically set the ratio between loss of labeled and unmarked data. In particular, we prove the effectiveness of the information entropy function on unlabeled data training and reducing the probability distribution gap of datasets. Extensive experiments results demonstrate that, compared with state of art methods, our FedEntropy not only achieves accuracy improvement of up to 6.42% on two common datasets, but also simultaneously reduces the approximately half of the computation overheads in semi-supervised FL training.
C1 [Qian, Dongwei; Cui, Yangguang; Fu, Yufei; Liu, Feng; Wei, Tongquan] East China Normal Univ, Sch Comp Sci & Technol, Shanghai, Peoples R China.
   [Liu, Feng] East China Normal Univ, Shanghai Int Sch Chief Technol, Shanghai, Peoples R China.
C3 East China Normal University; East China Normal University
RP Wei, TQ (corresponding author), East China Normal Univ, Sch Comp Sci & Technol, Shanghai, Peoples R China.
EM tqwei@cs.ecnu.edu.cn
OI wei, tongquan/0000-0002-7421-1711
FU NSFC [62272169]; Shanghai Municipal Science and Technology Major Project
   [2021SHZDZX]; Shanghai Trusted Industry Internet Software Collaborative
   Innovation Center
FX Acknowledgments This work was partially supported by the NSFC under
   Grant No. 62272169, Shanghai Municipal Science and Technology Major
   Project under Grant No. 2021SHZDZX, and Shanghai Trusted Industry
   Internet Software Collaborative Innovation Center.
CR Albaseer A, 2020, INT WIREL COMMUN, P1666, DOI 10.1109/IWCMC48107.2020.9148475
   Barron JT, 2019, PROC CVPR IEEE, P4326, DOI 10.1109/CVPR.2019.00446
   Berthelot D, 2019, ADV NEUR IN, V32
   Cao TD, 2022, J SYST ARCHITECT, V124, DOI 10.1016/j.sysarc.2022.102413
   Chen JG, 2021, PROCEEDINGS OF THE 30TH ACM INTERNATIONAL CONFERENCE ON INFORMATION & KNOWLEDGE MANAGEMENT, CIKM 2021, P181, DOI 10.1145/3459637.3482345
   Chen P, 2022, J SYST ARCHITECT, V126, DOI 10.1016/j.sysarc.2022.102474
   Cui Y., 2021, IEEE T COMPUT AID D
   Cui YG, 2022, DES AUT TEST EUROPE, P1227, DOI 10.23919/DATE54114.2022.9774662
   Dan Z., 2022, CRIT CARE, V24, P1429
   Daniel A., 2020, DES AUT CON, V42, P1
   Grandvalet Y., 2005, ADV NEURAL INFORM PR, P282
   Hamer Jenny, 2020, INT C MACHINE LEARNI, P3973
   Jin YL, 2020, Arxiv, DOI arXiv:2002.11545
   Lee D.-H., 2013, ICML 2013 WORKSH CHA, P1
   Li T, 2020, IEEE SIGNAL PROC MAG, V37, P50, DOI 10.1109/MSP.2020.2975749
   Li Z, 2018, INT CONF BIG DATA, P263, DOI 10.1109/BigComp.2018.00046
   Liang X., 2022, P 2022 IEEE CVF C CO, P10144
   Liu WY, 2022, J SYST ARCHITECT, V124, DOI 10.1016/j.sysarc.2022.102418
   Long Z., 2020, arXiv
   McMahan HB, 2017, PR MACH LEARN RES, V54, P1273
   Miyato T, 2019, IEEE T PATTERN ANAL, V41, P1979, DOI 10.1109/TPAMI.2018.2858821
   Moreau T., 2022, 36 C NEURAL INFORM P
   Oliver A, 2018, ADV NEUR IN, V31
   Pang J., 2022, IEEE T CIRC SYST VID, V131
   Pham H., 2019, Semi -supervised learning by coaching
   Reddy Y., 2018, International Journal of Engineering and Technology, V7, P81, DOI [10.14419/ijet.v7i1.8.9977, DOI 10.14419/IJET.V7I1.8.9977]
   Roy P, 2021, J SYST ARCHITECT, V113, DOI 10.1016/j.sysarc.2020.101972
   Saito K, 2019, IEEE I CONF COMP VIS, P8049, DOI 10.1109/ICCV.2019.00814
   Seon JK, 2000, PROCEEDINGS OF THE 43RD IEEE MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I-III, P474, DOI 10.1109/MWSCAS.2000.951686
   Shao S., 2019, P INT C ARTIFICIAL I, P100
   Sohn K, 2020, Arxiv, DOI [arXiv:2001.07685, DOI 10.48550/ARXIV.2001.07685]
   Srivastava S., 2021, J SYST ARCHITECT, V117
   Targ S., 2016, ARXIV, DOI DOI 10.48550/ARXIV.1603.08029
   von Rueden L, 2023, IEEE T KNOWL DATA EN, V35, P614, DOI 10.1109/TKDE.2021.3079836
   Wu MC, 2020, J SYST ARCHITECT, V103, DOI 10.1016/j.sysarc.2019.101695
   Yang D, 2021, MED IMAGE ANAL, V70, DOI 10.1016/j.media.2021.101992
   Yang ZH, 2021, IEEE T WIREL COMMUN, V20, P1935, DOI 10.1109/TWC.2020.3037554
   Zhang ZM, 2021, IEEE INT CONF BIG DA, P1214, DOI 10.1109/BigData52589.2021.9671693
   Zhao Y, 2022, AAAI CONF ARTIF INTE, P3472
   Zhu X, 2009, Synthesis Lectures on Artificial Intelligence and Machine Learning, V3, P1, DOI 10.1007/978-3-031-01548-9
NR 40
TC 3
Z9 3
U1 3
U2 7
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD APR
PY 2023
VL 137
AR 102851
DI 10.1016/j.sysarc.2023.102851
EA FEB 2023
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 9X1PN
UT WOS:000949546000001
DA 2024-07-18
ER

PT J
AU Pan, XY
   Jin, YQ
   Li, FG
AF Pan, Xiangyu
   Jin, Yuqiao
   Li, Fagen
TI An efficient heterogeneous authenticated key agreement scheme for
   unmanned aerial vehicles
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Authenticated key agreement; Heterogeneous cryptosystem; Unmanned aerial
   vehicle; IBC; PKI
ID REMOTE USER AUTHENTICATION; WIRELESS SENSOR NETWORKS; INTERNET; SECURE;
   PRIVACY; DRONES; PROTOCOL
AB Unmanned aerial vehicle (UAV) technology is becoming more and more popular recently due to the rapid development of Internet of things (IoT) and network technology. It has gradually expanded from military field to civil field because of the convenience brought by UAVs. However, the communication of UAV is based on open wireless network, which makes it vulnerable to varieties of attacks. Besides, UAVs are generally considered as mobile devices with limited resources. It is necessary to ensure the security of UAV communication and reduce the computation overhead and communication cost on UAV's side as much as possible. Authenticated key agreement (AKA) scheme is a proper way to meet the above requirements. It enables an UAV and a ground station (GS) to share a session key. Then they can use the session key as a symmetric key and communicate securely through symmetric encryption, which is much less expensive than asymmetric encryption. In this paper, we propose a heterogeneous authenticated key agreement (HAKA) scheme for an UAV to communicate with a GS, in which the UAV belongs to identity-based cryptosystem (IBC) and the GS belongs to public key infrastructure (PKI). Through rigorous security analysis, we show that the proposed scheme is provably secure. Moreover, the comparative experimental results show that our scheme is the most efficient and suitable for UAVs with limited resources.
C1 [Pan, Xiangyu; Li, Fagen] Univ Elect Sci & Technol China, Sch Comp Sci & Engn, Chengdu 611731, Peoples R China.
   [Jin, Yuqiao] Civil Aviat Adm China CAAC, Res Inst 2, Chengdu 610041, Peoples R China.
C3 University of Electronic Science & Technology of China
RP Li, FG (corresponding author), Univ Elect Sci & Technol China, Sch Comp Sci & Engn, Chengdu 611731, Peoples R China.
EM fagenli@uestc.edu.cn
OI Pan, Xiangyu/0000-0003-0416-5673
FU Sichuan Science and Technology Program [2021YFG0157]; National Natural
   Science Foundation of China [62272090]
FX Acknowledgments This work is supported by Sichuan Science and Technology
   Program (Grant No. 2021YFG0157) and National Natural Science Foundation
   of China (Grant No. 62272090) .
CR Bellare M, 2000, LECT NOTES COMPUT SC, V1807, P139
   Canetti R, 2001, LECT NOTES COMPUT SC, V2045, P453
   Chen P., 2017, SECURITY PRIVACY COM, P743, DOI [10.1007/978-3-319-59608-2_41, DOI 10.1007/978-3-319-59608-2_41]
   Chen YJ, 2019, IEEE INTERNET THINGS, V6, P1719, DOI 10.1109/JIOT.2018.2875065
   Chou CH, 2013, J SUPERCOMPUT, V66, P973, DOI 10.1007/s11227-013-0962-3
   Dang LJ, 2018, INT J DISTRIB SENS N, V14, DOI 10.1177/1550147718772545
   DIFFIE W, 1976, IEEE T INFORM THEORY, V22, P644, DOI 10.1109/TIT.1976.1055638
   DOLEV D, 1983, IEEE T INFORM THEORY, V29, P198, DOI 10.1109/TIT.1983.1056650
   Eun-Jun Yoon, 2009, 2009 International Conference on Computational Science and Engineering (CSE), P633, DOI 10.1109/CSE.2009.363
   Farash MS, 2016, AD HOC NETW, V36, P152, DOI 10.1016/j.adhoc.2015.05.014
   Farash MS, 2014, J SUPERCOMPUT, V69, P395, DOI 10.1007/s11227-014-1170-5
   He DJ, 2017, IEEE WIREL COMMUN, V24, P134, DOI 10.1109/MWC.2016.1600073WC
   He DB, 2018, IEEE T DEPEND SECURE, V15, P633, DOI 10.1109/TDSC.2016.2596286
   He DB, 2017, IEEE SYST J, V11, P2590, DOI 10.1109/JSYST.2016.2544805
   He DB, 2012, INFORM FUSION, V13, P223, DOI 10.1016/j.inffus.2011.01.001
   He DB, 2012, INT J COMMUN SYST, V25, P221, DOI 10.1002/dac.1265
   He SY, 2017, LECT NOTES COMPUT SC, V10701, P601, DOI 10.1007/978-3-319-72359-4_37
   Jia XY, 2019, WIREL NETW, V25, P4737, DOI 10.1007/s11276-018-1759-3
   Khan MA, 2020, IEEE ACCESS, V8, P36807, DOI 10.1109/ACCESS.2020.2974381
   Kumar M, 2021, IEEE SYST J, V15, P2779, DOI 10.1109/JSYST.2020.2990749
   Li B, 2021, IET COMMUN, V15, P1262, DOI 10.1049/cmu2.12107
   Lin C, 2018, IEEE COMMUN MAG, V56, P64, DOI 10.1109/MCOM.2017.1700390
   Liu X., 2018, J MED SYST, V42, P1
   Lynn B., 2013, PBC library-the pairing-based cryptography library
   Mo JQ, 2018, J SUPERCOMPUT, V74, P5927, DOI 10.1007/s11227-018-2507-2
   Odelu V, 2018, IEEE T SMART GRID, V9, P1900, DOI 10.1109/TSG.2016.2602282
   Ozmen MO, 2018, IEEE MILIT COMMUN C, P983
   Pointcheval D, 2000, J CRYPTOL, V13, P361, DOI 10.1007/s001450010003
   Saeed MES, 2019, WIREL NETW, V25, P3081, DOI 10.1007/s11276-018-1704-5
   Shin S, 2020, IEEE ACCESS, V8, P67555, DOI 10.1109/ACCESS.2020.2985719
   Tao FS, 2020, PROCEEDINGS OF 2020 IEEE 4TH INFORMATION TECHNOLOGY, NETWORKING, ELECTRONIC AND AUTOMATION CONTROL CONFERENCE (ITNEC 2020), P2261, DOI [10.1109/itnec48623.2020.9084710, 10.1109/ITNEC48623.2020.9084710]
   Tsobdjou LD, 2021, IEEE T NETW SERV MAN, V18, P1275, DOI 10.1109/TNSM.2021.3071087
   Turkanovic M, 2014, AD HOC NETW, V20, P96, DOI 10.1016/j.adhoc.2014.03.009
   Wang CF, 2017, INT WIREL COMMUN, P723, DOI 10.1109/IWCMC.2017.7986374
   Wang CZ, 2015, J MED SYST, V39, DOI 10.1007/s10916-015-0331-2
   Wazid M, 2019, IEEE INTERNET THINGS, V6, P3572, DOI 10.1109/JIOT.2018.2888821
   Wu LB, 2019, IEEE T INF FOREN SEC, V14, P319, DOI 10.1109/TIFS.2018.2850299
   Wu LB, 2016, J MED SYST, V40, DOI 10.1007/s10916-016-0491-8
   Yang JH, 2009, COMPUT SECUR, V28, P138, DOI 10.1016/j.cose.2008.11.008
   Yazdanpanah Hamidreza, 2020, 2020 17th International ISC Conference on Information Security and Cryptology (ISCISC), P36, DOI 10.1109/ISCISC51277.2020.9261922
   Zeng Y, 2016, IEEE COMMUN MAG, V54, P36, DOI 10.1109/MCOM.2016.7470933
   Zhang YR, 2020, COMPUT COMMUN, V154, P455, DOI 10.1016/j.comcom.2020.02.067
NR 42
TC 4
Z9 4
U1 5
U2 18
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAR
PY 2023
VL 136
AR 102821
DI 10.1016/j.sysarc.2022.102821
EA JAN 2023
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 8G5RD
UT WOS:000920401200001
DA 2024-07-18
ER

PT J
AU Sharma, NN
   Jain, R
   Pokkuluri, MM
   Patkar, SB
   Leupers, R
   Nikhil, RS
   Merchant, F
AF Sharma, Niraj N.
   Jain, Riya
   Pokkuluri, Mohana Madhumita
   Patkar, Sachin B.
   Leupers, Rainer
   Nikhil, Rishiyur S.
   Merchant, Farhad
TI CLARINET: A quire-enabled RISC-V-based framework for posit arithmetic
   empiricism
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Posit-arithmetic; RISC-V; Open-source hardware; Custom-instructions
ID CORE
AB Many applications require high-precision arithmetic. IEEE 754-2019 compliant (floating-point) arithmetic is the de facto standard for performing these computations. Recently, posit-arithmetic has been proposed as a drop-in replacement for floating-point arithmetic. The posit data representation and arithmetic claim several advantages over the floating-point format and arithmetic, including higher dynamic range, better accuracy, and superior performance-area trade-offs. However, very few accessible and holistic frameworks facilitate the validation of these claims of posit-arithmetic, especially with long accumulations (quire).We present a consolidated general-purpose processor-based framework to support posit-arithmetic empiri-cism. Users can seamlessly experiment using posit and floating-point arithmetic in their applications since the framework is designed for the two number systems to coexist. Melodica is a posit-arithmetic core that implements parametric fused operations on the quire data type. Clarinet is a Melodica-enabled processor based on the RISC-V ISA. To the best of our knowledge, this is the first-ever integration of the quire in a RISC-V core. We report results from application studies on Clarinet and benchmark common linear algebra and computer vision kernels. We synthesize Clarinet on a Xilinx FPGA and present utilization and timing data. Clarinet and Melodica remain actively under development and are available as open-source.
C1 [Sharma, Niraj N.; Nikhil, Rishiyur S.] Bluespec Inc, Framingham, MA 01701 USA.
   [Sharma, Niraj N.; Jain, Riya; Pokkuluri, Mohana Madhumita; Patkar, Sachin B.] Indian Inst Technol, Mumbai, India.
   [Leupers, Rainer; Merchant, Farhad] Rhein Westfal TH Aachen, Aachen, Germany.
C3 Indian Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Bombay; RWTH Aachen University
RP Sharma, NN (corresponding author), Indian Inst Technol, Mumbai, India.
EM nirajns@iitb.ac.in
CR Alouani I, 2021, I CONF VLSI DESIGN, P276, DOI 10.1109/VLSID51830.2021.00052
   [Anonymous], 2002, Advanced Arithmetic for the Digital Computer: Design of Arithmetic Units
   Bluespec Inc, 2020, FLUTE RISC 5 COR
   Bluespec Inc, 2020, BSV HL HDL
   Burgess N, 2019, P S COMP ARITHM, P88, DOI 10.1109/ARITH.2019.00022
   Calligo Technologies, 2020, POS NUM UN PNU IP
   Carmichael Z, 2019, DES AUT TEST EUROPE, P1421, DOI [10.23919/date.2019.8715262, 10.23919/DATE.2019.8715262]
   Chaurasiya R, 2018, PR IEEE COMP DESIGN, P334, DOI 10.1109/ICCD.2018.00057
   Ciocirlan SD, 2021, Arxiv, DOI arXiv:2109.08225
   Cococcioni M, 2022, IEEE T EMERG TOP COM, V10, P1898, DOI 10.1109/TETC.2021.3120538
   Crespo L, 2022, IEEE T CIRCUITS-II, V69, P2478, DOI 10.1109/TCSII.2022.3160191
   de Dinechin F, 2019, CONFERENCE FOR NEXT GENERATION ARITHMETIC 2019 (CONGA), DOI 10.1145/3316279.3316285
   Langroudi HF, 2019, Arxiv, DOI arXiv:1908.02386
   Gansen M, 2022, INT SYM QUAL ELECT, P279, DOI 10.1109/ISQED54688.2022.9806215
   Gohil V, 2021, IEEE T CIRCUITS-II, V68, P3341, DOI 10.1109/TCSII.2021.3072217
   Gustafson J.L., 2018, RISC 5 PROPOSED EXTE
   Gustafson John L., 2017, [Supercomputing Frontiers and Innovations, Supercomputing Frontiers and Innovations], V4, P71
   Higham Nicholas John, 2002, Accuracy and Stability of Numerical Algorithms, V2nd, DOI [10.1137/1.9780898718027, DOI 10.1137/1.9780898718027]
   Jaiswal MK, 2019, IEEE ACCESS, V7, P74586, DOI 10.1109/ACCESS.2019.2920936
   Jaiswal MK, 2018, IEEE INT SYMP CIRC S, DOI 10.1109/ISCAS.2018.8351142
   Jaiswal MK, 2018, DES AUT TEST EUROPE, P1159, DOI 10.23919/DATE.2018.8342187
   Langroudi HF, 2020, IEEE COMPUT SOC CONF, P3123, DOI 10.1109/CVPRW50498.2020.00371
   Leeser M, 2014, DES AUT TEST EUROPE
   Leong C, 2018, SOFTPOSIT VERSION 0
   Lu JM, 2019, Arxiv, DOI arXiv:1909.03831
   Lu JM, 2021, IEEE T COMPUT, V70, P174, DOI 10.1109/TC.2020.2985971
   Mallasén D, 2022, IEEE T EMERG TOP COM, V10, P1241, DOI 10.1109/TETC.2022.3187199
   Murillo R., 2020, IEEE INT SYMP CIRC S, P1, DOI DOI 10.1109/iscas45731.2020.9180771
   Murillo R, 2021, PR IEEE COMP DESIGN, P138, DOI 10.1109/ICCD53106.2021.00032
   Murillo R, 2020, DIGIT SIGNAL PROCESS, V102, DOI 10.1016/j.dsp.2020.102762
   N. Bluespec Inc, 2021, CLAR
   Nambi S, 2020, Arxiv, DOI arXiv:2010.12869
   Saxena V, 2021, INT SYM QUAL ELECT, P463, DOI 10.1109/ISQED51717.2021.9424360
   Sharma R.J.N.N, 2021, MELODICA
   SmallPositHDL, 2021, CHIS BAS SMALLPOSITH
   ThoughtWorks, 2020, POS ENH ROCK CHIP PE
   Tiwari S, 2021, ACM T ARCHIT CODE OP, V18, DOI 10.1145/3446210
   Uguen Y, 2019, I C FIELD PROG LOGIC, P106, DOI 10.1109/FPL.2019.00026
   Volkova A, 2019, IEEE T COMPUT, V68, P597, DOI 10.1109/TC.2018.2879432
   Walia S, 2022, IEEE T VLSI SYST, V30, P108, DOI 10.1109/TVLSI.2021.3131609
   Waterman A., 2019, The risc-v instruction set manual, volume i: User-level isa, document version 20191213, VI
   Zhang H, 2019, IEEE INT SYMP CIRC S, DOI 10.1109/iscas.2019.8702349
NR 42
TC 4
Z9 4
U1 0
U2 4
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD FEB
PY 2023
VL 135
AR 102801
DI 10.1016/j.sysarc.2022.102801
EA DEC 2022
PG 16
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 7Y2PW
UT WOS:000914729000001
DA 2024-07-18
ER

PT J
AU Yuan, FL
   Zhao, QL
   Huang, B
   Pan, CR
AF Yuan, Fenglian
   Zhao, Qingling
   Huang, Bo
   Pan, Chunrong
TI Scheduling of time-constrained single-arm cluster tools with purge
   operations in wafer fabrications
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Cluster tool; Petri net; Purge operation; Semiconductor fabrication;
   System scheduling
ID PETRI-NET; MANUFACTURING SYSTEMS; DEADLOCK
AB Purge operations are widely used to remove residual chemicals and impurities in chambers of wafer fabrication systems to ensure wafer quality. However, such operations lead to more start-up transient processes and wafer delays. In addition, wafer residency time constraints must be met to ensure the wafer quality. Thus, the system scheduling problem with such considerations will become more complicated. This work aims to optimize the start-up transient process of a single-arm cluster tool with purge operations and wafer residency time constraints by using resource-oriented Petri net (ROPN) models. Based on the models, we dynamically depict the behavior of the steady state and start-up transient processes of a single-arm cluster tool with purge operations. Then, a scheduling method that dynamically adjusts the robot waiting time is proposed to find an optimal schedule for such systems with purge operations and wafer residency time constraints. Finally, some examples are tested to illustrate the effectiveness of our method.
C1 [Yuan, Fenglian; Zhao, Qingling; Huang, Bo] Nanjing Univ Sci & Technol, Sch Comp Sci & Engn, Nanjing 210094, Peoples R China.
   [Pan, Chunrong] Jiangxi Univ Sci & Technol, Sch Mech & Elect Engn, Ganzhou 341000, Peoples R China.
C3 Nanjing University of Science & Technology; Jiangxi University of
   Science & Technology
RP Huang, B (corresponding author), Nanjing Univ Sci & Technol, Sch Comp Sci & Engn, Nanjing 210094, Peoples R China.
EM yuanfenglian@njust.edu.cn; ada_zhao@njust.edu.cn; huangbo@njust.edu.cn;
   crpan@jxust.edu.cn
FU National Natural Sci-ence Foundation of China [61773206, 61902185,
   72161019]; Jiangsu Provincial Natural Science Foun-dation, China
   [BK20190448]
FX This work was supported in part by the National Natural Sci-ence
   Foundation of China under Grants 61773206, 61902185, and 72161019 and in
   part by the Jiangsu Provincial Natural Science Foun-dation, China under
   Grant BK20190448.
CR Chen HF, 2019, ISA T, V89, P67, DOI 10.1016/j.isatra.2018.11.025
   Chen HF, 2016, INFORM SCIENCES, V363, P178, DOI 10.1016/j.ins.2015.08.016
   Huang B, 2022, IEEE T CONTR SYST T, V30, P1876, DOI 10.1109/TCST.2021.3123963
   Huang B, 2023, ACM COMPUT SURV, V55, DOI 10.1145/3570326
   Huang B, 2021, IEEE-CAA J AUTOMATIC, V8, P597, DOI 10.1109/JAS.2020.1003207
   Huang B, 2014, COMPUT IND ENG, V71, P21, DOI 10.1016/j.cie.2014.02.010
   Huang BM, 2021, IET CONTROL THEORY A, V15, P88, DOI 10.1049/cth2.12029
   Kim H, 2013, INT J PROD RES, V51, P3671, DOI 10.1080/00207543.2012.758392
   Li C, 2022, INT J PROD RES, V60, P3555, DOI 10.1080/00207543.2021.1926568
   Li J, 2021, APPL SCI-BASEL, V11, DOI 10.3390/app11199193
   López MJ, 2003, IEEE T SEMICONDUCT M, V16, P170, DOI 10.1109/TSM.2003.810936
   Pan CR, 2018, IEEE T AUTOM SCI ENG, V15, P586, DOI 10.1109/TASE.2016.2642997
   Qiao Y, 2022, IEEE T AUTOM SCI ENG, V19, P1757, DOI 10.1109/TASE.2021.3122576
   Qiao Y, 2017, IEEE T CONTR SYST T, V25, P1243, DOI 10.1109/TCST.2016.2598762
   Qiao Y, 2015, COMPUT OPER RES, V53, P252, DOI 10.1016/j.cor.2014.03.024
   Qiao Y, 2014, IEEE T IND INFORM, V10, P286, DOI 10.1109/TII.2013.2272702
   Qiao Y, 2013, IEEE T SEMICONDUCT M, V26, P100, DOI 10.1109/TSM.2012.2222945
   Qiao Y, 2012, IEEE T SEMICONDUCT M, V25, P432, DOI 10.1109/TSM.2012.2199338
   Wang JP, 2020, IEEE-CAA J AUTOMATIC, V7, P776, DOI 10.1109/JAS.2020.1003150
   Wang JP, 2019, IEEE T AUTOM SCI ENG, V16, P1373, DOI 10.1109/TASE.2018.2878063
   Wisniewski R, 2019, J SYST ARCHITECT, V96, P20, DOI 10.1016/j.sysarc.2019.01.015
   Wu N. Q., 2009, System Modeling and Control With Resource- Oriented Petri Nets
   Wu NQ, 2008, IEEE T SEMICONDUCT M, V21, P224, DOI 10.1109/TSM.2008.2000425
   Wu NQ, 2008, IEEE T SYST MAN CY A, V38, P56, DOI 10.1109/TSMCA.2007.909542
   Wu NQ, 2022, IEEE T SYST MAN CY-S, V52, P7667, DOI 10.1109/TSMC.2022.3161643
   Wu NQ, 2001, IEEE T ROBOTIC AUTOM, V17, P658, DOI 10.1109/70.964666
   Yang FJ, 2020, IEEE T SYST MAN CY-S, V50, P3646, DOI 10.1109/TSMC.2018.2852724
   Yang FJ, 2020, IEEE T SYST MAN CY-S, V50, P871, DOI 10.1109/TSMC.2017.2755599
   Yang FJ, 2018, IEEE T SEMICONDUCT M, V31, P196, DOI 10.1109/TSM.2018.2811125
   Yu TS, 2019, IEEE T AUTOM SCI ENG, V16, P218, DOI 10.1109/TASE.2017.2764105
   Yu TS, 2018, IEEE T AUTOM SCI ENG, V15, P705, DOI 10.1109/TASE.2017.2682271
   Zhu QH, 2018, IEEE T SYST MAN CY-S, V48, P389, DOI 10.1109/TSMC.2016.2598303
NR 32
TC 1
Z9 1
U1 4
U2 15
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2023
VL 134
AR 102788
DI 10.1016/j.sysarc.2022.102788
EA DEC 2022
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA L9OX6
UT WOS:001026500300001
DA 2024-07-18
ER

PT J
AU Ul Muram, F
   Javed, MA
AF Ul Muram, Faiz
   Javed, Muhammad Atif
TI ATTEST: Automating the review and update of assurance case arguments
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Assurance cases; GSN; NLP; Review; Evolution and maintenance; Up-to-date
   assurance cases
AB The assurance case arguments are created to demonstrate acceptable system safety and/or security. In this regard, a series of propositions expressed by natural language statements (claims) are broken down into sub -claims representing a logical chain of reasoning until the corresponding evidence is obtained. The review and update of assurance arguments for aligning with the process and product counterparts used for their construction are essential tasks. These tasks are perceived as challenging but can be efficiently supported by using Natural Language Processing (NLP). To date, however, the published studies on assurance cases have not leveraged the NLP. Accordingly, this paper presents our NLP-based assurance framework called ATTEST. At first, the text preprocessing is carried out by using NLP tasks. The rules are created, in which both syntactic and semantic features are captured. The former is captured by using NLP tasks, while the latter is captured by the internal structure of models as well as the mappings across them. The created rules are triggered for argument comprehension, well-formedness, sufficiency checks, and identifying defeaters and counter-evidence selection. Besides the process, product, and assurance case models produced during the design and development phase, the operational data is gathered from the configured simulation environments and used for identifying problems as well as the measures for resolving them. Finally, the affected parts of assurance case models are highlighted and the underlying reasoning for their adaptation is presented. The applicability of the proposed framework is demonstrated by reviewing and updating assurance cases constructed for vehicular Accelerator Control System (ACS) with Electronic Throttle Control (ETC).
C1 [Ul Muram, Faiz] Linnaeus Univ, Dept Comp Sci & Media Technol, Vaxjo, Sweden.
   [Javed, Muhammad Atif] RISE Res Inst Sweden, Vasteras, Sweden.
C3 Linnaeus University; RISE Research Institutes of Sweden
RP Ul Muram, F (corresponding author), Linnaeus Univ, Dept Comp Sci & Media Technol, Vaxjo, Sweden.
EM faiz.ulmuram@lnu.se; muhammad.atif.javed@ri.se
FU ESCAPE (Efficient and effective func-tional safety for complex
   autonomous production systems) - Vinnova; FiC (Future factories in the
   Cloud) project - SSF (Swedish Foundation for Strategic Research);
   KK-stiftelsen programme "associate senior lecturer in models for smarter
   systems" [20190335]
FX This work is supported by 1) ESCAPE (Efficient and effective func-tional
   safety for complex autonomous production systems) project funded by
   Vinnova, 2) FiC (Future factories in the Cloud) project funded by SSF
   (Swedish Foundation for Strategic Research) and 3) KK-stiftelsen
   programme "associate senior lecturer in models for smarter
   systems"(reference number 20190335). The second author has also
   participated during the tenure of an ERCIM "Alain Bensoussan"Fel-lowship
   Programme.
CR Agrawal A, 2019, PROC INT CONF SOFTW, P1222, DOI 10.1109/ICSE.2019.00124
   AMASS, 2019, AMASS PLATF VAL D2 9
   Carlan C, 2020, 30 EUROPEAN SAFETY R, P4665, DOI [10.3850/978-981-14-8593-0_4672-cd, DOI 10.3850/978-981-14-8593-0_4672-CD]
   Daramola O., 2013, Managing Requirements Knowledge, P117, DOI [DOI 10.1007/978-3-642-34419-0_6, 10.1007/978-3-642-34419-0_6]
   Denney E, 2018, AUTOMAT SOFTW ENG, V25, P435, DOI 10.1007/s10515-017-0230-5
   Denney E, 2015, 2015 IEEE/ACM 37TH IEEE INTERNATIONAL CONFERENCE ON SOFTWARE ENGINEERING, VOL 2, P587, DOI 10.1109/ICSE.2015.199
   Department of Defense Systems (DoD) Systems, 2012, MIL-STD-882E
   European Committee for Electrotechnical Standardization (CENELEC), 2018, EN50129 CENELEC
   Felici M, 2006, LECT NOTES COMPUT SC, V3943, P81
   Gallina B, 2015, INT WORK PROD LINE, P15, DOI 10.1109/PLEASE.2015.12
   Gorski Janusz, 2012, Computer Safety, Reliability,and Security. Proceedings of SAFECOMP 2012 Workshops: Sassur, ASCoMS, DESEC4LCCI, ERCIM/EWICS, IWDE, P417, DOI 10.1007/978-3-642-33675-1_39
   Greenwell WS, 2004, INT FED INFO PROC, V152, P163
   Hommes Q.V.E., 2018, 812585 DOT HS NAT HI
   International Organization for Standardization (ISO), 2018, ISO 26262: 2018
   Jaradat O, 2017, 2017 13TH EUROPEAN DEPENDABLE COMPUTING CONFERENCE (EDCC 2017), P95, DOI 10.1109/EDCC.2017.20
   Jaradat O, 2016, LECT NOTES COMPUT SC, V9923, P17, DOI 10.1007/978-3-319-45480-1_2
   Javed MA, 2022, COMM COM INF SC, V1556, P309, DOI 10.1007/978-3-030-96648-5_14
   Javed MA, 2021, J SYST ARCHITECT, V121, DOI 10.1016/j.sysarc.2021.102309
   Javed MA, 2021, J SYST ARCHITECT, V114, DOI 10.1016/j.sysarc.2020.101914
   Javed MA, 2018, SPLC'18: PROCEEDINGS OF THE 22ND INTERNATIONAL SYSTEMS AND SOFTWARE PRODUCT LINE CONFERENCE - VOL 2, P23, DOI 10.1145/3236405.3236406
   Javed MA, 2018, LECT NOTES COMPUT SC, V10826, P111, DOI 10.1007/978-3-319-90421-4_7
   Kelly TP, 2001, RELIAB ENG SYST SAFE, V71, P271, DOI 10.1016/S0951-8320(00)00079-X
   Kokaly S, 2017, LECT NOTES COMPUT SC, V10488, P69, DOI 10.1007/978-3-319-66266-4_5
   Kokaly S, 2016, 19TH ACM/IEEE INTERNATIONAL CONFERENCE ON MODEL DRIVEN ENGINEERING LANGUAGES AND SYSTEMS (MODELS'16), P196, DOI 10.1145/2976767.2976792
   Matsuno Yutaka, 2010, Proceedings 2010 IEEE 12th International Symposium on High-Assurance Systems Engineering (HASE), P170, DOI 10.1109/HASE.2010.26
   Mazzini S., 2016, EduSymp/OSS4MDE@ MoDELS, P59
   Muram F.U., 2020, 25 IEEE PACIFIC RIM, P120, DOI [10.1109/PRDC50213.2020.00023, DOI 10.1109/PRDC50213.2020.00023]
   Muram FUI, 2021, ENASE: PROCEEDINGS OF THE 16TH INTERNATIONAL CONFERENCE ON EVALUATION OF NOVEL APPROACHES TO SOFTWARE ENGINEERING, P306, DOI 10.5220/0010455903060313
   Muram FUL, 2019, SCI COMPUT PROGRAM, V174, P38, DOI 10.1016/j.scico.2019.01.005
   Muram FUL, 2018, 2018 11TH INTERNATIONAL CONFERENCE ON THE QUALITY OF INFORMATION AND COMMUNICATIONS TECHNOLOGY (QUATIC), P65, DOI 10.1109/QUATIC.2018.00019
   OMG, 2020, STRUCT ASS CAS MET S
   *OMG, 2008, SOFTW SYST PROC ENG
   RTCA, 2011, DO-178c
   Sljivo I, 2018, LECT NOTES COMPUT SC, V10873, P19, DOI 10.1007/978-3-319-92432-8_2
   The Assurance Case Working Group (ACWG), 2018, Goal Structuring Notation Community Standard Version 2
   Ul Muram F, 2021, ENASE: PROCEEDINGS OF THE 16TH INTERNATIONAL CONFERENCE ON EVALUATION OF NOVEL APPROACHES TO SOFTWARE ENGINEERING, P297, DOI 10.5220/0010455702970305
   Ul Muram F, 2021, 2021 IEEE INTERNATIONAL CONFERENCE ON SOFTWARE ANALYSIS, EVOLUTION AND REENGINEERING (SANER 2021), P679, DOI 10.1109/SANER50967.2021.00086
   Ul Muram F, 2019, LECT NOTES COMPUT SC, V11495, P125, DOI 10.1007/978-3-030-18744-6_8
   Xu X, 2021, ADV ENG INFORM, V48, DOI 10.1016/j.aei.2021.101288
NR 39
TC 1
Z9 1
U1 0
U2 3
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2023
VL 134
AR 102781
DI 10.1016/j.sysarc.2022.102781
EA NOV 2022
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 6R3OO
UT WOS:000892217000009
OA hybrid, Green Submitted
DA 2024-07-18
ER

PT J
AU Wang, ZQ
   Yang, ZY
   Li, FG
AF Wang, Ziqing
   Yang, Zeyu
   Li, Fagen
TI A two rounds dynamic authenticated group key agreement protocol based on
   LWE
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Dynamic authentication GKA; LWE; Lattice; Post-quantum; Standard
   corruption model
ID EXCHANGE
AB The goal of a group key agreement (GKA) protocol is to enable multiple users to compute and share a same session key over an open channel. Some GKA protocols based on the discrete logarithm problem also consider the authentication, forward security and dynamic. However, these protocols cannot satisfy post-quantum security. The existing lattice-based post-quantum dynamic GKA protocols cannot resist the known session key attacking. In this paper, we propose a two-round lattice-based dynamic authenticated GKA protocol based on the learning with errors (LWE) problem. We use random oracle prove that our protocol is secure under the standard corruption model. Our protocol requires only two rounds of communication and does not limit the number of members involved.
C1 [Wang, Ziqing; Yang, Zeyu; Li, Fagen] Univ Elect Sci & Technol China, Sch Comp Sci & Engn, Chengdu 611731, Peoples R China.
C3 University of Electronic Science & Technology of China
RP Li, FG (corresponding author), Univ Elect Sci & Technol China, Sch Comp Sci & Engn, Chengdu 611731, Peoples R China.
EM fagenli@uestc.edu.cn
RI Wang, Ziqing/JXL-3784-2024
CR Alkim E, 2016, PROCEEDINGS OF THE 25TH USENIX SECURITY SYMPOSIUM, P327
   Apon D, 2019, LECT NOTES COMPUT SC, V11505, P189, DOI 10.1007/978-3-030-25510-7_11
   Applebaum B, 2009, LECT NOTES COMPUT SC, V5677, P595, DOI 10.1007/978-3-642-03356-8_35
   Augot D, 2007, PERVASIVE MOB COMPUT, V3, P36, DOI 10.1016/j.pmcj.2006.07.001
   Bos J, 2016, CCS'16: PROCEEDINGS OF THE 2016 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P1006, DOI 10.1145/2976749.2978425
   Bresson E, 2004, COMPUT COMMUN, V27, P1730, DOI 10.1016/j.comcom.2004.05.023
   Bresson E, 2007, ACM T INFORM SYST SE, V10, DOI 10.1145/1266977.1266979
   Burmester M., 1995, Advances in Cryptology - EUROCRYPT '94. Workshop on the Theory and Application of Cryptographic Techniques. Proceedings, P275, DOI 10.1007/BFb0053443
   Choi KY, 2004, LECT NOTES COMPUT SC, V2947, P130
   Choi R, 2020, IEEE ACCESS, V8, P94610, DOI 10.1109/ACCESS.2020.2993296
   Ding Jintai., 2012, IACR Cryptology ePrint Archive, V2012, P688
   Dutta R, 2005, LECT NOTES COMPUT SC, V3650, P74
   Gebremichael T, 2022, SENSORS-BASEL, V22, DOI 10.3390/s22114148
   Gentry C, 2008, ACM S THEORY COMPUT, P197
   Gür KD, 2019, IEEE T COMPUT, V68, P570, DOI 10.1109/TC.2018.2874479
   Just M., 1996, Advances in Cryptology - ASIACRYPT'96 International Conference on the Theory and Applications of Cryptology and Information Security. Proceedings, P36, DOI 10.1007/BFb0034833
   Katz J, 2003, LECT NOTES COMPUT SC, V2729, P110
   Lynbashevsky V, 2010, LECT NOTES COMPUT SC, V6110, P1, DOI 10.1145/2535925
   Mandal S, 2020, WIREL NETW, V26, P3011, DOI 10.1007/s11276-020-02252-z
   Nam JH, 2005, J SYST SOFTWARE, V78, P73, DOI 10.1016/j.jss.2004.10.024
   Regev O, 2009, J ACM, V56, DOI 10.1145/1568318.1568324
   SHOR PW, 1994, AN S FDN CO, P124
   Sun HM, 2015, INFORM SCIENCES, V321, P224, DOI 10.1016/j.ins.2015.01.037
   Tseng YM, 2007, COMPUT SECUR, V26, P331, DOI 10.1016/j.cose.2006.12.001
   Tseng YM, 2007, COMPUT J, V50, P41, DOI 10.1093/comjnl/bx1043
   Wang J., 2022, IEEE INTERNET THINGS, P1
   Wang ZH, 2022, FUTURE INTERNET, V14, DOI 10.3390/fi14040119
   Yang XP, 2015, SECUR COMMUN NETW, V8, P3142, DOI 10.1002/sec.1239
   Zhang J, 2015, LECT NOTES COMPUT SC, V9057, P719, DOI 10.1007/978-3-662-46803-6_24
   Zhang QK, 2022, INT J INTELL SYST, V37, P699, DOI 10.1002/int.22644
   Zhang QK, 2018, IEEE ACCESS, V6, P24064, DOI 10.1109/ACCESS.2018.2799007
NR 31
TC 1
Z9 1
U1 4
U2 22
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD DEC
PY 2022
VL 133
AR 102756
DI 10.1016/j.sysarc.2022.102756
EA OCT 2022
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 6E0DY
UT WOS:000883055800006
DA 2024-07-18
ER

PT J
AU Jia, M
   Sha, EHM
   Zhuge, QF
   Gu, SZ
AF Jia, Min
   Sha, Edwin Hsing. -M.
   Zhuge, Qingfeng
   Gu, Shouzhen
TI Transient computing for energy harvesting systems: A survey
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Transient computing; Energy harvesting systems; Checkpoint; Atomic task;
   Idempotency
ID POWER; ARCHITECTURE; COMPUTATION; HEALTH; MODEL
AB Battery-powered, ultra-low-power embedded devices are often limited by the size and maintenance costs of batteries, giving rise to battery-less devices and the emergence of energy harvesting systems. Energy harvesters obtain enough energy from the environment in order to satisfy program execution. However, the difference in the harvesting source and the size of the energy storage makes the program not execute continuously due to frequent interruptions due to power failures. Frequent power failures make the program lose volatile state, inconsistent data, and non-termination, so the energy harvesting system has to preserve the storage of volatile logic, maintain data consistency, and avoid non-termination. In this paper, we show the transient computing techniques for energy harvesting systems. We hope that this research will provide researchers with insights into transient computing and help them address the remaining challenges.
C1 [Jia, Min; Sha, Edwin Hsing. -M.; Zhuge, Qingfeng] East China Normal Univ, Sch Comp Sci & Technol, Shanghai, Peoples R China.
   [Gu, Shouzhen] East China Normal Univ, Engn Res Ctr Software Hardware Codesign Technol &, Minist Educ, Shanghai, Peoples R China.
C3 East China Normal University; East China Normal University
RP Sha, EHM (corresponding author), East China Normal Univ, Sch Comp Sci & Technol, Shanghai, Peoples R China.
EM edwinsha@cs.ecnu.edu.cn
FU NSFC, China [61972154]; Shanghai Science and Technology Commission,
   China [20511101600]
FX This work is partially supported by NSFC, China 61972154 and Shanghai
   Science and Technology Commission, China Project 20511101600.
CR Ahmed S, 2021, J SYST ARCHITECT, V115, DOI 10.1016/j.sysarc.2021.102013
   [Anonymous], 2012, About us
   [Anonymous], 2020, TI LOW ENERGY ACCELE
   [Anonymous], 2020, NVIDIA DEEP LEARNING
   Aouda FaycalAit., 2014, 2014 9th International Symposium on Reconfigurable and Communication-Centric Systems-on-Chip (ReCoSoC), P1
   Apalkov D, 2016, P IEEE, V104, P1796, DOI 10.1109/JPROC.2016.2590142
   Arreola AR, 2018, SENSORS-BASEL, V18, DOI 10.3390/s18010172
   Arthur D, 2007, PROCEEDINGS OF THE EIGHTEENTH ANNUAL ACM-SIAM SYMPOSIUM ON DISCRETE ALGORITHMS, P1027
   Atchison J.A., 2007, AIAA GUIDANCE NAVIGA
   Balsamo D, 2016, IEEE T COMPUT AID D, V35, P1968, DOI 10.1109/TCAD.2016.2547919
   Balsamo D, 2016, IEEE T COMPUT AID D, V35, P738, DOI 10.1109/TCAD.2016.2527713
   Balsamo D, 2015, IEEE EMBED SYST LETT, V7, P15, DOI 10.1109/LES.2014.2371494
   Bambusi F., 2021, ARXIV
   Berthou G, 2017, 2017 GLOBAL INTERNET OF THINGS SUMMIT (GIOTS 2017), P189
   Bhattacharya S., 2016, PROC 14 ACM C EMBEDD, P176
   Bhatti N.A., 2016, Proceedings of the 2016 International Conference on Em- bedded Wireless Systems and Networks, P137
   Bhatti NA, 2017, 2017 16TH ACM/IEEE INTERNATIONAL CONFERENCE ON INFORMATION PROCESSING IN SENSOR NETWORKS (IPSN), P209, DOI 10.1145/3055031.3055082
   Buettner M., 2011, P 8 USENIX C NETWORK, P197
   Calvagna GM, 2014, INT J CARDIOL, V174, P378, DOI 10.1016/j.ijcard.2014.03.187
   Chen W.-M., 2019, ICCAD-IEEE ACM INT, P1, DOI DOI 10.1109/iccad45719.2019.8942154
   Chen WM, 2021, ACM T EMBED COMPUT S, V20, DOI 10.1145/3476992
   Chen WM, 2019, PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), DOI [10.1145/3316781.3317816, 10.1109/fie43999.2019.9028400]
   Choi J, 2019, MICRO'52: THE 52ND ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, P399, DOI 10.1145/3352460.3358279
   Choi J, 2019, IEEE REAL TIME, P331, DOI 10.1109/RTAS.2019.00035
   Colin A, 2018, CC'18: PROCEEDINGS OF THE 27TH INTERNATIONAL CONFERENCE ON COMPILER CONSTRUCTION, P116, DOI 10.1145/3178372.3179525
   Colin A, 2018, ACM SIGPLAN NOTICES, V53, P767, DOI [10.1145/3296957.3173210, 10.1145/3173162.3173210]
   Colin A, 2016, ACM SIGPLAN NOTICES, V51, P514, DOI 10.1145/3022671.2983995
   Colin A, 2016, ACM SIGPLAN NOTICES, V51, P577, DOI 10.1145/2954679.2872409
   Daulby T, 2021, IEEE T COMPUT AID D, V40, P444, DOI 10.1109/TCAD.2020.2999913
   de Meulenaer G, 2008, IEEE CONF WIREL MOB, P580, DOI 10.1109/WiMob.2008.16
   Desai H, 2020, IEEE COMPUT ARCHIT L, V19, P68, DOI 10.1109/LCA.2020.2989440
   Fan W, 2020, DES AUT TEST EUROPE, P1247, DOI 10.23919/DATE48585.2020.9116561
   Ganesan K, 2019, INT S HIGH PERF COMP, P211, DOI 10.1109/HPCA.2019.00039
   Ghodsi Z, 2017, ICCAD-IEEE ACM INT, P376, DOI 10.1109/ICCAD.2017.8203802
   Gobieski G., 2018, SYSML C, P1
   Gobieski G, 2021, CONF PROC INT SYMP C, P1027, DOI 10.1109/ISCA52012.2021.00084
   Gobieski G, 2019, TWENTY-FOURTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXIV), P199, DOI 10.1145/3297858.3304011
   Han SY, 2016, IEEE ICC, DOI 10.1109/ICC.2016.7511104
   Hester J, 2015, SenSys'15: Proceedings of the 13th ACM Conference on Embedded Networked Sensor Systems, P447, DOI 10.1145/2809695.2817847
   Hester J, 2015, SENSYS'15: PROCEEDINGS OF THE 13TH ACM CONFERENCE ON EMBEDDED NETWORKED SENSOR SYSTEMS, P5, DOI 10.1145/2809695.2809707
   Hicks M, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P228, DOI 10.1145/3079856.3080238
   Islam Bashima, 2019, ZYGARDE TIMESENSITIV
   Jayakumar H, 2014, 2014 INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS (CODES+ISSS), DOI 10.1145/2656075.2656089
   Jayakumar H, 2017, ACM T EMBED COMPUT S, V16, DOI 10.1145/2983628
   Jayakumar H, 2014, I CONF VLSI DESIGN, P330, DOI 10.1109/VLSID.2014.63
   Kang CK, 2020, IEEE T COMPUT AID D, V39, P3479, DOI 10.1109/TCAD.2020.3012217
   Kansal A, 2007, ACM T EMBED COMPUT S, V6, DOI 10.1145/1274858.1274870
   Keni Qiu, 2020, GLSVLSI '20. Proceedings of the 2020 Great Lakes Symposium on VLSI, P369, DOI 10.1145/3386263.3407596
   Khan Q.A., 2009, Energy harvesting for self powered wearable health monitoring system
   Krizhevsky A, 2017, COMMUN ACM, V60, P84, DOI 10.1145/3065386
   Lee Seulki, 2019, Proceedings of the ACM on Interactive, Mobile, Wearable and Ubiquitous Technologies, V3, DOI 10.1145/3369837
   Lee S, 2019, PROCEEDINGS OF THE 17TH CONFERENCE ON EMBEDDED NETWORKED SENSOR SYSTEMS (SENSYS '19), P138, DOI 10.1145/3356250.3360030
   Leonov V, 2013, IEEE SENS J, V13, P2284, DOI 10.1109/JSEN.2013.2252526
   Li FY, 2019, IEEE T COMPUT AID D, V38, P15, DOI 10.1109/TCAD.2018.2803624
   Li J, 2017, DES AUT CON, DOI 10.1145/3061639.3062282
   Li ZY, 2004, ACM T PROGR LANG SYS, V26, P975, DOI 10.1145/1034774.1034777
   Lim WS, 2021, IEEE T COMPUT AID D, V40, P2224, DOI 10.1109/TCAD.2020.3046571
   Lin Yu-Chen, 2019 IEEEACM INT S L, P1
   Liu Ting., 2004, Proceedings of the 2nd international conference on Mobile systems, applications, and services, P256, DOI DOI 10.1093/HMG/DDW104
   Liu V, 2013, ACM SIGCOMM COMP COM, V43, P39, DOI 10.1145/2534169.2486015
   Lucia B, 2015, ACM SIGPLAN NOTICES, V50, P575, DOI [10.1145/2737924.2737978, 10.1145/2813885.2737978]
   Lucia Brandon, 2017, 2nd Summit on Advances in Programming Languages ( SNAPL 2017)
   Ma KS, 2015, ICCAD-IEEE ACM INT, P670, DOI 10.1109/ICCAD.2015.7372634
   Ma Kaisheng, NON VOLATILE MEMORY
   Maeng K, 2018, PROCEEDINGS OF THE 13TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P129
   Maeng K, 2020, PROCEEDINGS OF THE 41ST ACM SIGPLAN CONFERENCE ON PROGRAMMING LANGUAGE DESIGN AND IMPLEMENTATION (PLDI '20), P1005, DOI 10.1145/3385412.3385998
   Maeng K, 2019, PROCEEDINGS OF THE 40TH ACM SIGPLAN CONFERENCE ON PROGRAMMING LANGUAGE DESIGN AND IMPLEMENTATION (PLDI '19), P1101, DOI 10.1145/3314221.3314613
   Maeng K, 2017, P ACM PROGRAM LANG, V1, DOI 10.1145/3133920
   Mendis HR, 2021, ACM T EMBED COMPUT S, V20, DOI 10.1145/3476995
   Mendis HR, 2019, ACM T EMBED COMPUT S, V18, DOI 10.1145/3358190
   Miguel JS, 2016, CONF PROC INT SYMP C, P545, DOI 10.1109/ISCA.2016.54
   Mirhoseini A, 2016, IEEE T MULTI-SCALE C, V2, P277, DOI 10.1109/TMSCS.2016.2550442
   Mirhoseini A, 2013, INT CONF PERVAS COMP, P216, DOI 10.1109/PerCom.2013.6526735
   Mittal S, 2019, J SYST ARCHITECT, V99, DOI 10.1016/j.sysarc.2019.101635
   Mittal S, 2019, CONCURR COMP-PRACT E, V31, DOI 10.1002/cpe.4666
   Othman MF, 2012, PROCEDIA ENGINEER, V41, P1204, DOI 10.1016/j.proeng.2012.07.302
   Park G, 2008, J INFRASTRUCT SYST, V14, P64, DOI 10.1061/(ASCE)1076-0342(2008)14:1(64)
   Powercast Co, 2014, DEV KITS WIR POW SOL
   Qazi M, 2012, IEEE J SOLID-ST CIRC, V47, P141, DOI 10.1109/JSSC.2011.2164732
   Qin XL, 2017, 2017 IEEE INTERNATIONAL CONFERENCE ON PROGNOSTICS AND HEALTH MANAGEMENT (ICPHM), P1, DOI [10.1109/ATNAC.2017.8215431, 10.1109/ICPHM.2017.7998297]
   Ransford B., 2008, HotPower, P5
   Ransford B, 2011, ACM SIGPLAN NOTICES, V46, P159, DOI [10.1145/1961296.1950386, 10.1145/1961295.1950386]
   Rose K., 2015, INTERNET SOC ISOC, V80, P1, DOI DOI 10.1017/CBO9781107415324.004
   Ruppel E, 2019, PROCEEDINGS OF THE 40TH ACM SIGPLAN CONFERENCE ON PROGRAMMING LANGUAGE DESIGN AND IMPLEMENTATION (PLDI '19), P1085, DOI 10.1145/3314221.3314583
   Sample AP, 2008, IEEE T INSTRUM MEAS, V57, P2608, DOI 10.1109/TIM.2008.925019
   Shah J, 2016, 2016 INTERNATIONAL CONFERENCE ON INTERNET OF THINGS AND APPLICATIONS (IOTA), P383, DOI 10.1109/IOTA.2016.7562757
   Shenck NS, 2001, IEEE MICRO, V21, P30, DOI 10.1109/40.928763
   Simonyan K, 2015, Arxiv, DOI arXiv:1409.1556
   Singla P, 2022, J SYST ARCHITECT, V126, DOI 10.1016/j.sysarc.2022.102464
   Singla P, 2019, DES AUT TEST EUROPE, P546, DOI [10.23919/date.2019.8715130, 10.23919/DATE.2019.8715130]
   Solanas A, 2014, IEEE COMMUN MAG, V52, P74, DOI 10.1109/MCOM.2014.6871673
   Song WN, 2019, IEEE T COMPUT, V68, P498, DOI 10.1109/TC.2018.2879103
   Song WN, 2021, J SYST ARCHITECT, V113, DOI 10.1016/j.sysarc.2020.101900
   Soyata T, 2016, IEEE CIRC SYST MAG, V16, P22, DOI 10.1109/MCAS.2015.2510198
   Sudevalayam S, 2011, IEEE COMMUN SURV TUT, V13, P443, DOI 10.1109/SURV.2011.060710.00094
   Surbatovich M, 2019, P ACM PROGRAM LANG, V3, DOI 10.1145/3360609
   Sze V, 2017, P IEEE, V105, P2295, DOI 10.1109/JPROC.2017.2761740
   Szegedy C, 2014, Arxiv, DOI [arXiv:1312.6199, DOI 10.1109/CVPR.2015.7298594]
   Szegedy Christian, 2015, IEEE C COMP VIS PATT, DOI [10.1109/cvpr.2015.7298594, DOI 10.1109/CVPR.2015.7298594]
   Taneja J, 2008, 2008 INTERNATIONAL CONFERENCE ON INFORMATION PROCESSING IN SENSOR NETWORKS, PROCEEDINGS, P407, DOI 10.1109/IPSN.2008.67
   Umesh S, 2021, J SYST ARCHITECT, V112, DOI 10.1016/j.sysarc.2020.101859
   van der Merwe JR, 2016, EUROP RADAR CONF, P17
   Williams H, 2020, TWENTY-FIFTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXV), P69, DOI 10.1145/3373376.3378478
   Wu YW, 2020, DES AUT CON, DOI 10.1109/dac18072.2020.9218526
   Xie MM, 2018, ACM T DES AUTOMAT EL, V23, DOI 10.1145/3182170
   Xie MM, 2015, ASIA S PACIF DES AUT, P316, DOI 10.1109/ASPDAC.2015.7059024
   Xie Mimi, P 52 ANN DESIGN AUTO, V184, P1
   Yiqun Wang, 2012, ESSCIRC 2012 - 38th European Solid State Circuits Conference, P149, DOI 10.1109/ESSCIRC.2012.6341281
   Yiran Chen, 2011, 2011 International Symposium on Low Power Electronics and Design (ISLPED 2011), P73, DOI 10.1109/ISLPED.2011.5993610
   Zeng J., 2021, P 54 ANN IEEE ACM IN, P170
   Zhao MY, 2017, IEEE T COMPUT AID D, V36, P1804, DOI 10.1109/TCAD.2017.2666606
   Zhao MY, 2015, DES AUT TEST EUROPE, P567
   Zhou P, 2009, CONF PROC INT SYMP C, P14, DOI 10.1145/1555815.1555759
NR 113
TC 5
Z9 5
U1 3
U2 12
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2022
VL 132
AR 102743
DI 10.1016/j.sysarc.2022.102743
EA OCT 2022
PG 45
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 5U3VM
UT WOS:000876478700002
DA 2024-07-18
ER

PT J
AU Li, JH
   Sun, G
   Liang, S
   Wang, YX
   Wang, AM
AF Li, Jiahui
   Sun, Geng
   Liang, Shuang
   Wang, Yuxin
   Wang, Aimin
TI Multi-objective uplink data transmission optimization for edge computing
   in UAV-assistant mobile wireless sensor networks
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Mobile wireless sensor networks; Unmanned aerial vehicles; Collaborative
   beamforming; Non-dominated sorting genetic algorithm-III;
   Multi-objective optimization problem
ID NONDOMINATED SORTING APPROACH; ANTENNA-ARRAY; ALGORITHM; CONSTRAINTS;
   PERFORMANCE
AB Unmanned aerial vehicles (UAVs) have attracted growing attention in enhancing the performance of mobile wireless sensor networks (MWSNs) since they can act as aerial servers (ASs) and have the autonomous nature to collect data for edge computing. In this paper, we consider to construct a virtual antenna array (VAA) consists of mobile sensor nodes (MSNs) and adopt collaborative beamforming (CB) to achieve long-distance and efficient uplink data transmissions with the ASs. First, we formulate a low interference and high-performance uplink transmission multi-objective optimization problem (UTMOP) of the CB-based UAV-assisted MWSN to simultaneously improve the total transmission rates, suppress the total maximum sidelobe levels (SLLs) and reduce the total propulsion energy consumptions of MSNs by jointly optimizing the positions and excitation current weights of MSN-enabled VAA and the order of communicating with different ASs. Then, we propose an improved non-dominated sorting genetic algorithm-III (INSGA-III) with chaos initialization, average grade mechanism and hybrid-solution generate strategy to solve the problem. Simulation results verify that the proposed algorithm can effectively solve the formulated UTMOP, and it has better performance than some other benchmark methods and peer algorithms.
C1 [Li, Jiahui; Sun, Geng; Liang, Shuang; Wang, Yuxin; Wang, Aimin] Jilin Univ, Coll Comp Sci & Technol, Changchun 130012, Peoples R China.
   [Sun, Geng] Jilin Univ, Key Lab Symbol Computat Knowledge Engn, Minist Educ, Changchun 130012, Peoples R China.
C3 Jilin University; Jilin University
RP Sun, G (corresponding author), Jilin Univ, Coll Comp Sci & Technol, Changchun 130012, Peoples R China.; Sun, G (corresponding author), Jilin Univ, Key Lab Symbol Computat Knowledge Engn, Minist Educ, Changchun 130012, Peoples R China.
EM sungeng@jlu.edu.cn
OI Sun, Geng/0000-0001-7802-4908
FU National Natural Science Foundation of China; Science and Technology
   Development Plan Project of Jilin Province; Young Science and Technology
   Talent Lift Project of Jilin Province;  [62172186];  [62002133]; 
   [61872158];  [62272194];  [20210101183JC];  [20210201072GX];  [QT202013]
FX This study is supported in part by the National Natural Science
   Foundation of China (62172186, 62002133, 61872158, 62272194) , in part
   by the Science and Technology Development Plan Project of Jilin Province
   (20210101183JC, 20210201072GX) , and in part by the Young Science and
   Technology Talent Lift Project of Jilin Province (QT202013) . Geng Sun
   is the corresponding author.
CR Alemdar K, 2021, PROCEEDINGS OF THE 27TH ACM ANNUAL INTERNATIONAL CONFERENCE ON MOBILE COMPUTING AND NETWORKING (ACM MOBICOM '21), P15, DOI 10.1145/3447993.3448623
   [Anonymous], 2017, TR36777V15000 3GPP
   Apostolopoulos P. A., 2021, IEEE Transactions on Mobile Computing
   Baek J, 2020, IEEE T VEH TECHNOL, V69, P1741, DOI 10.1109/TVT.2019.2959808
   Deb K, 2002, IEEE T EVOLUT COMPUT, V6, P182, DOI 10.1109/4235.996017
   Deb K, 2014, IEEE T EVOLUT COMPUT, V18, P577, DOI 10.1109/TEVC.2013.2281535
   Deep K, 2012, INT J COMB OPTIM PRO, V3, P47
   Diao J., 2019, P US NAT COMM URSI N, P1
   Feng J, 2013, ACM T SENSOR NETWORK, V9, DOI 10.1145/2480730.2480734
   Gong J, 2018, IEEE J SEL AREA COMM, V36, P1942, DOI 10.1109/JSAC.2018.2864420
   Goos P, 2020, EUR J OPER RES, V281, P201, DOI 10.1016/j.ejor.2019.08.020
   Gu ZM, 2020, FUTURE GENER COMP SY, V107, P49, DOI 10.1016/j.future.2020.01.048
   Hassan AAH, 2020, IEEE ACCESS, V8, P200500, DOI 10.1109/ACCESS.2020.3035624
   He Q, 2022, PROCEEDINGS OF THE ACM WEB CONFERENCE 2022 (WWW'22), P1860, DOI 10.1145/3485447.3511990
   He Q, 2022, IEEE T DEPEND SECURE, V19, P2333, DOI 10.1109/TDSC.2021.3055559
   Hou Jian, 2011, 2011 IEEE GLOBAL TEL, P1
   Jain H, 2014, IEEE T EVOLUT COMPUT, V18, P602, DOI 10.1109/TEVC.2013.2281534
   Jayaprakasam S, 2017, IEEE COMMUN SURV TUT, V19, P2092, DOI 10.1109/COMST.2017.2720690
   Jayaprakasam S, 2017, IEEE T ANTENN PROPAG, V65, P2348, DOI 10.1109/TAP.2017.2684187
   Jung H, 2021, IEEE T VEH TECHNOL, V70, P474, DOI 10.1109/TVT.2020.3045751
   Khalilpourazari S, 2020, NEURAL COMPUT APPL, V32, P3987, DOI 10.1007/s00521-018-3872-8
   Larrañaga P, 1999, ARTIF INTELL REV, V13, P129, DOI 10.1023/A:1006529012972
   Li L, 2017, INFORM SCIENCES, V375, P30, DOI 10.1016/j.ins.2016.08.043
   Li X, 2015, IEEE ANTENN WIREL PR, V14, P1794, DOI 10.1109/LAWP.2015.2424227
   Liang S, 2016, 2016 2ND IEEE INTERNATIONAL CONFERENCE ON COMPUTER AND COMMUNICATIONS (ICCC), P2164, DOI 10.1109/CompComm.2016.7925083
   Lin C, 2019, IEEE INFOCOM SER, P1819, DOI [10.1109/infocom.2019.8737589, 10.1109/INFOCOM.2019.8737589]
   Lin C, 2018, IEEE INFOCOM SER, P99, DOI 10.1109/INFOCOM.2018.8486402
   Lin C, 2018, IEEE T MOBILE COMPUT, V17, P211, DOI 10.1109/TMC.2017.2703094
   Lin QZ, 2019, IEEE T EVOLUT COMPUT, V23, P391, DOI 10.1109/TEVC.2018.2866927
   Mei YG, 2004, IEEE INT CONF ROBOT, P4344
   Minturn A, 2013, IEEE ICC, P4936, DOI 10.1109/ICC.2013.6655360
   Mirjalili S, 2016, NEURAL COMPUT APPL, V27, P1053, DOI 10.1007/s00521-015-1920-1
   Mohanti Subhramoy, 2022, IEEE T WIRELESS COMM
   Mozaffari M, 2019, IEEE T COMMUN, V67, P820, DOI 10.1109/TCOMM.2018.2871453
   Muralidharan A, 2018, IEEE T CONTROL NETW, V5, P1529, DOI 10.1109/TCNS.2017.2732160
   Muralidharan A, 2016, INT CONF ACOUST SPEE, P6385, DOI 10.1109/ICASSP.2016.7472906
   Ochiai H, 2005, IEEE T SIGNAL PROCES, V53, P4110, DOI 10.1109/TSP.2005.857028
   Qu YB, 2021, IEEE J SEL AREA COMM, V39, P3287, DOI 10.1109/JSAC.2021.3088660
   Rokbani N, 2021, SOFT COMPUT, V25, P3775, DOI 10.1007/s00500-020-05406-5
   Sarunic P, 2014, IEEE T AERO ELEC SYS, V50, P2253, DOI 10.1109/TAES.2014.120780
   Shen GJ, 2019, IEEE ACCESS, V7, P6958, DOI 10.1109/ACCESS.2018.2890436
   Shmaliy YS, 2005, SIGNAL PROCESS, V85, P693, DOI 10.1016/j.sigpro.2004.11.008
   Sun G, 2021, IEEE J SEL AREA COMM, V39, P3555, DOI 10.1109/JSAC.2021.3088720
   Sun G, 2020, IEEE INTERNET THINGS, V7, P6787, DOI 10.1109/JIOT.2020.2983519
   Sun Y, 2022, IEEE ACM T NETWORK, V30, P557, DOI 10.1109/TNET.2021.3122130
   Wang Andong, 2021, 2021 Conference on Lasers and Electro-Optics Europe & European Quantum Electronics Conference (CLEO/Europe-EQEC), DOI 10.1109/CLEO/Europe-EQEC52157.2021.9542518
   Wang G, 2020, FUTURE GENER COMP SY, V102, P152, DOI 10.1016/j.future.2019.07.076
   Yan Y, 2013, IEEE T WIREL COMMUN, V12, P1562, DOI 10.1109/TWC.2013.021213.120138
   Yu Yang, 2017, MEMETIC COMPUT
   Yuan L, 2021, PROCEEDINGS OF THE WORLD WIDE WEB CONFERENCE 2021 (WWW 2021), P2245, DOI 10.1145/3442381.3449994
   Zhan C, 2018, IEEE T VEH TECHNOL, V67, P10155, DOI 10.1109/TVT.2018.2859450
   Zhan C, 2018, IEEE WIREL COMMUN LE, V7, P328, DOI 10.1109/LWC.2017.2776922
   Zhou FH, 2018, IEEE J SEL AREA COMM, V36, P1927, DOI 10.1109/JSAC.2018.2864426
NR 53
TC 2
Z9 2
U1 4
U2 17
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2022
VL 132
AR 102744
DI 10.1016/j.sysarc.2022.102744
EA OCT 2022
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 5L6CZ
UT WOS:000870500600003
DA 2024-07-18
ER

PT J
AU Tang, CG
   Wu, HM
AF Tang, Chaogang
   Wu, Huaming
TI Reputation-based service provisioning for vehicular fog computing
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Social internet of vehicle; Vehicular fog computing; Reputation;
   Computational resources; Fog vehicles
ID TRUST; 5G
AB The startling rise in smart vehicles stimulates the rapid development of new paradigms such as Social Internet of Vehicle (SIoV) and Vehicular Fog Computing (VFC). Trustworthiness has been regarded as a dominating issue in all the have-to-be-addressed issues in SIoV, and many reputation-based countermeasures have been adopted to solve the trustiness-related issues in IoV. However, little attention has been paid to the reputation of vehicles when they provision computational resources in VFC, which is worthy of further investigation since some fog vehicles pursue more revenues or fewer costs at the expense of delivering poor-quality computing services. Such selfish behaviors should be discouraged. In this paper, we put forward a reputation-based service provisioning scheme, and a reputation management scheme consisting of the decentralized reputation updating and global reputation synchronization in VFC, aiming to prevent the fog vehicles from delivering low-quality computing services by maximizing the accumulated reputation of all the serving fog vehicles in the optimization period. An online approach is adopted to handle the requests in a slot-by-slot way. The simulation results show its effectiveness and advantages when compared to other existing approaches.
C1 [Tang, Chaogang] China Univ Min & Technol, Sch Comp Sci & Technol, Xuzhou 221116, Peoples R China.
   [Wu, Huaming] Tianjin Univ, Ctr Appl Math, Tianjin 300072, Peoples R China.
C3 China University of Mining & Technology; Tianjin University
RP Wu, HM (corresponding author), Tianjin Univ, Ctr Appl Math, Tianjin 300072, Peoples R China.
EM whming@tju.edu.cn
RI Wu, Huaming/F-1049-2019
OI Wu, Huaming/0000-0002-4761-9973
FU National Natural Science Founda-tion of China [62071327]
FX Acknowledgments This work was supported by the National Natural Science
   Founda-tion of China under Grant Number 62071327.
CR Aitzhan NZ, 2018, IEEE T DEPEND SECURE, V15, P840, DOI 10.1109/TDSC.2016.2616861
   An Liu, 2010, Proceedings of the 2010 Asia-Pacific Services Computing Conference (APSCC 2010), P115, DOI 10.1109/APSCC.2010.25
   Atwa R. J., 2021, PROC INT S NETW COMP, P1, DOI [10.1109/ISNCC52172.2021.9615820, DOI 10.1109/ISNCC52172.2021.9615820]
   Braga DD, 2019, ACM COMPUT SURV, V51, DOI 10.1145/3236008
   Chen C, 2022, ACM T INTERNET TECHN, V22, DOI 10.1145/3430505
   Chen C, 2021, APPL SOFT COMPUT, V103, DOI 10.1016/j.asoc.2021.107108
   Chen MJ, 2021, COMPUT COMMUN, V175, P1, DOI 10.1016/j.comcom.2021.04.028
   Chen MJ, 2020, COMPUT COMMUN, V151, P485, DOI 10.1016/j.comcom.2019.12.054
   Chen X, 2016, IEEE ACM T NETWORK, V24, P2827, DOI 10.1109/TNET.2015.2487344
   Engoulou Richard Gilles, 2019, 2019 International Conference on Computing, Networking and Communications (ICNC), P900, DOI 10.1109/ICCNC.2019.8685551
   Fortino G, 2021, SIMUL MODEL PRACT TH, V108, DOI 10.1016/j.simpat.2020.102261
   Hu QH, 2022, PEER PEER NETW APPL, V15, P444, DOI 10.1007/s12083-021-01240-0
   Hu ZY, 2021, IEEE T NETW SCI ENG, V8, P3087, DOI 10.1109/TNSE.2021.3103771
   Huang MF, 2021, IEEE J SEL AREA COMM, V39, P3444, DOI 10.1109/JSAC.2021.3088675
   Javed Muhammad Awais, 2018, IEEE Communications Standards Magazine, V2, P81, DOI 10.1109/MCOMSTD.2018.1800040
   Li M, 2019, IEEE T VEH TECHNOL, V68, P11248, DOI 10.1109/TVT.2019.2940148
   Liao HJ, 2021, IEEE T INTELL TRANSP, V22, P4051, DOI 10.1109/TITS.2020.3007770
   Liu S, 2022, IEEE T INTELL TRANSP, V23, P1616, DOI 10.1109/TITS.2021.3099368
   Luan TH, 2015, IEEE WIREL COMMUN, V22, P44, DOI 10.1109/MWC.2015.7054718
   Nabais C, 2021, SENSORS-BASEL, V21, DOI 10.3390/s21030835
   Su S, 2020, IEEE WIREL COMMUN, V27, P46, DOI 10.1109/MWC.001.1900456
   Tang C., 2020, INT S SECURITY PRIVA, P153
   Tang CG, 2022, IEEE INTERNET THINGS, V9, P5051, DOI 10.1109/JIOT.2021.3108902
   Tang CG, 2021, J SYST ARCHITECT, V121, DOI 10.1016/j.sysarc.2021.102331
   Tang CG, 2020, IEEE T VEH TECHNOL, V69, P9364, DOI 10.1109/TVT.2020.2970763
   Wei WT, 2022, IEEE T INTELL TRANSP, V23, P25536, DOI 10.1109/TITS.2021.3091321
   Wei XL, 2013, TELECOMMUN SYST, V54, P47, DOI 10.1007/s11235-013-9715-0
   Wen ST, 2012, SERV ORIENTED COMPUT, V6, P231, DOI 10.1007/s11761-012-0105-3
   Wu HM, 2020, IEEE INTERNET THINGS, V7, P8099, DOI 10.1109/JIOT.2020.2996784
   Xu XL, 2020, IEEE T IND INFORM, V16, P4187, DOI 10.1109/TII.2019.2936869
   Yu HY, 2021, IEEE T NETW SCI ENG, V8, P2469, DOI 10.1109/TNSE.2021.3095679
   Zeng F, 2021, PEER PEER NETW APPL, V14, P467, DOI 10.1007/s12083-020-00985-4
   Zhu ZH, 2021, PEER PEER NETW APPL, V14, P1531, DOI 10.1007/s12083-020-01064-4
NR 33
TC 3
Z9 3
U1 2
U2 5
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2022
VL 131
AR 102735
DI 10.1016/j.sysarc.2022.102735
EA SEP 2022
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 4W9UR
UT WOS:000860500200006
DA 2024-07-18
ER

PT J
AU Tian, T
   Wang, XT
   Zhao, LT
   Wu, W
   Zhang, XC
   Lu, FM
   Wang, TQ
   Jin, X
AF Tian, Teng
   Wang, Xiaotian
   Zhao, Letian
   Wu, Wei
   Zhang, Xuecang
   Lu, Fangmin
   Wang, Tianqi
   Jin, Xi
TI G-NMP: Accelerating Graph Neural Networks with DIMM-based Near-Memory
   Processing
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Graph neural network; Near-memory processing; Dual in-line memory
   module; Algorithm-hardware co-design
AB Graph Neural Networks (GNNs) are of great value in numerous applications and promote the development of cognitive intelligence, due to the capability of modeling non-euclidean data structures. However, the inherent irregularity makes GNNs memory-bound, and the hybrid computing paradigm of GNNs poses significant challenges for efficient deployment on existing hardware architectures. Near-Memory Processing (NMP) is a promising solution for alleviating the memory wall problem. In this paper, we present G-NMP, a practical and efficient DIMM-based NMP solution for accelerating GNNs, which accelerates both sparse Aggregation and dense Combination computations on DIMM for the first time. We propose a novel G-NMP hardware architecture to exploit rank-level memory parallelism efficiently, and the G-ISA instructions to reduce host memory requests significantly. We conduct several data flow optimizations on the G-NMP to improve memory-compute overlap and to realize efficient matrix computation. Then we develop an adaptive data allocation strategy for diverse vector sizes to further exploit feature-level parallelism. We also propose a novel memory request scheduling method to achieve flexible and low-overhead DRAM ownership transition between host and G-NMP. Overall, G-NMP achieves consistent performance advantages across diverse GNN models and datasets, and offers 1.46x overall performance and 1.29x energy efficiency on average compared with the state-of-the-art work.
C1 [Tian, Teng; Wang, Xiaotian; Zhao, Letian; Wu, Wei; Wang, Tianqi; Jin, Xi] Univ Sci & Technol China, State Key Lab Particle Detect & Elect, Hefei 230026, Peoples R China.
   [Tian, Teng; Wang, Xiaotian; Zhao, Letian; Wu, Wei; Wang, Tianqi; Jin, Xi] Univ Sci & Technol China, Inst Microelect, Dept Phys, Hefei 230026, Peoples R China.
   [Zhang, Xuecang; Lu, Fangmin] Huawei Technol, Cent Res Inst, Hangzhou 310000, Peoples R China.
C3 Chinese Academy of Sciences; University of Science & Technology of
   China, CAS; Chinese Academy of Sciences; University of Science &
   Technology of China, CAS; Huawei Technologies
RP Jin, X (corresponding author), Univ Sci & Technol China, State Key Lab Particle Detect & Elect, Hefei 230026, Peoples R China.
EM tianteng@mail.ustc.edu.cn; wstdsg@mail.ustc.edu.cn;
   zhaolt@mail.ustc.edu.cn; wuw1993@mail.ustc.edu.cn;
   zhangxuecang@huawei.com; lufangmin@huawei.com; tqwang@mail.ustc.edu.cn;
   jinxi@ustc.edu.cn
RI Wang, Tianqi/JJD-7473-2023; WANG, TIANQI/HOA-5441-2023
OI Wang, Xiaotian/0000-0002-1354-730X; Tian, Teng/0000-0002-0594-5957;
   Zhang, Xuecang/0009-0003-8638-2985
FU Huawei Technologies Co., Ltd. [YBN2020035002]
FX This research was supported in part by the Huawei Technologies Co., Ltd.
   under Grant YBN2020035002. The corresponding author is Xi Jin.
CR Abadal Sergi, 2020, arXiv
   Ahn J, 2015, 2015 ACM/IEEE 42ND ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA), P105, DOI 10.1145/2749469.2750386
   Arka AI, 2021, IEEE T VLSI SYST, V29, P1743, DOI 10.1109/TVLSI.2021.3110721
   Asgari B, 2021, INT S HIGH PERF COMP, P908, DOI 10.1109/HPCA51647.2021.00080
   Asghari-Moghaddam Hadi, 2016, P INT S MICR MICRO, DOI DOI 10.1109/MICRO.2016.7783753
   Auten A, 2020, DES AUT CON, DOI 10.1109/dac18072.2020.9218751
   Challapalle N, 2020, ANN I S COM, P433, DOI 10.1109/ISCA45697.2020.00044
   Chen JX, 2021, SCI CHINA INFORM SCI, V64, DOI 10.1007/s11432-020-3248-y
   Chi P, 2016, CONF PROC INT SYMP C, P27, DOI 10.1109/ISCA.2016.13
   Ding M, 2019, Arxiv, DOI arXiv:1905.05460
   Fan WQ, 2019, WEB CONFERENCE 2019: PROCEEDINGS OF THE WORLD WIDE WEB CONFERENCE (WWW 2019), P417, DOI 10.1145/3308558.3313488
   Farmahini-Farahani A, 2015, INT S HIGH PERF COMP, P283, DOI 10.1109/HPCA.2015.7056040
   Fey M, 2019, Arxiv, DOI [arXiv:1903.02428, DOI 10.48550/ARXIV.1903.02428]
   Garg R, 2022, Arxiv, DOI arXiv:2103.07977
   Gonzalez Joseph E., 2012, 10 USENIX S OP SYST, P17
   Hamilton WL, 2017, ADV NEUR IN, V30
   Huangfu WQ, 2019, MICRO'52: THE 52ND ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, P587, DOI 10.1145/3352460.3358329
   Kal H, 2021, CONF PROC INT SYMP C, P679, DOI 10.1109/ISCA52012.2021.00059
   Ke L, 2020, ANN I S COM, P790, DOI 10.1109/ISCA45697.2020.00070
   Keckler SW, 2011, IEEE MICRO, V31, P7, DOI 10.1109/MM.2011.89
   Kim Y, 2016, IEEE COMPUT ARCHIT L, V15, P45, DOI 10.1109/LCA.2015.2414456
   Kipf TN, 2017, INT C LEARN REPR
   Kwon YC, 2021, ISSCC DIG TECH PAP I, V64, P350, DOI 10.1109/ISSCC42613.2021.9365862
   Kwon Y, 2021, INT S HIGH PERF COMP, P235, DOI 10.1109/HPCA51647.2021.00029
   Kwon Y, 2019, MICRO'52: THE 52ND ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, P740, DOI 10.1145/3352460.3358284
   Lee S, 2019, ISSCC DIG TECH PAP I, V62, P384, DOI 10.1109/ISSCC.2019.8662367
   Lee S, 2021, CONF PROC INT SYMP C, P43, DOI 10.1109/ISCA52012.2021.00013
   Lerer A, 2019, Arxiv, DOI arXiv:1903.12287
   Li JJ, 2021, INT S HIGH PERF COMP, P775, DOI 10.1109/HPCA51647.2021.00070
   Liang SW, 2021, IEEE T COMPUT, V70, P1511, DOI 10.1109/TC.2020.3014632
   Ma LX, 2019, PROCEEDINGS OF THE 2019 USENIX ANNUAL TECHNICAL CONFERENCE, P443
   Song LH, 2018, INT S HIGH PERF COMP, P531, DOI 10.1109/HPCA.2018.00052
   Song LH, 2017, INT S HIGH PERF COMP, P541, DOI 10.1109/HPCA.2017.55
   Tong Geng, 2020, 2020 53rd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO), P922, DOI 10.1109/MICRO50266.2020.00079
   Vashishth S, 2020, Arxiv, DOI arXiv:1911.03042
   Velickovic Petar, 2018, INT C LEARN REPR
   Battaglia PW, 2018, Arxiv, DOI [arXiv:1806.01261, DOI 10.48550/ARXIV.1806.01261, 10.48550/arXiv.1806.01261]
   Wang MX, 2019, 2019 CONFERENCE ON EMPIRICAL METHODS IN NATURAL LANGUAGE PROCESSING AND THE 9TH INTERNATIONAL JOINT CONFERENCE ON NATURAL LANGUAGE PROCESSING (EMNLP-IJCNLP 2019), P803
   Wang ZZ, 2020, AUTOMATED PEOPLE MOVERS AND AUTOMATED TRANSIT SYSTEMS 2020 - AUTOMATED TRANSIT FOR SMART MOBILITY, P73, DOI 10.1061/9780784483077.008
   Wieder O, 2020, DRUG DISCOV TODAY-TE
   Xie ZY, 2021, ASIA S PACIF DES AUT, P671, DOI 10.1145/3394885.3431562
   Cho BY, 2020, Arxiv, DOI arXiv:2012.00158
   Yan MY, 2020, INT S HIGH PERF COMP, P15, DOI 10.1109/HPCA47549.2020.00012
   Yang HX, 2019, KDD'19: PROCEEDINGS OF THE 25TH ACM SIGKDD INTERNATIONAL CONFERENCCE ON KNOWLEDGE DISCOVERY AND DATA MINING, P3165, DOI 10.1145/3292500.3340404
   Zhang BY, 2020, IEEE INT CONF ASAP, P61, DOI 10.1109/ASAP49362.2020.00019
   Zhao ZY, 2020, IEEE IJCNN, DOI 10.1109/ijcnn48605.2020.9206770
   Zhou J, 2020, AI OPEN, V1, P57, DOI 10.1016/j.aiopen.2021.01.001
   Zhou Z, 2022, Arxiv, DOI arXiv:2111.00680
NR 48
TC 3
Z9 3
U1 2
U2 10
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2022
VL 129
AR 102602
DI 10.1016/j.sysarc.2022.102602
EA JUN 2022
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 4O9RS
UT WOS:000855031800006
DA 2024-07-18
ER

PT J
AU Zhang, ZY
   Johnson, C
   Venkatasubramanian, N
   Ren, SP
AF Zhang, Zhenyu
   Johnson, Caleb
   Venkatasubramanian, Nalini
   Ren, Shangping
TI Process scenario discovery from event logs based on activity and timing
   information
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Process mining; Process scenario discovery; Event logs; Wastewater
   treatment; Cyber-physical systems
ID MODELS
AB Wastewater treatment processes are inherently dynamic due to the large variations in influent wastewater flow rate, weather conditions, concentration,and composition. The utilization of trace clustering techniques in process mining research field is an excellent way to analyze both the execution and confirm the compliance of wastewater treatment processes. However, much of existing trace clustering research has been focused on applying activity names to assist process scenarios discovery without considering other information in event logs. In addition, many existing algorithms commonly used in the literature, such as k-means clustering approach, require prior knowledge about the number of process scenarios existed in the log, which sometimes are not known aprior. This paper presents an approach that uses timing information to assist in discovering process scenarios from event logs in wastewater treatment processes without requiring any prior knowledge about process scenarios. A real wastewater treatment process provided by a domain expert is used as a case study to investigate the effectiveness and validity of the approach. We also use five real-life event logs to compare the performance of the proposed approach for process scenario discoveries with the commonly used..-means clustering approach in terms of model's harmonic mean of the weighted average fitness and precision, i.e., the F1 score. The experiment data shows that (1) the proposed approach is able to discover the process scenarios from event logs in wastewater treatment domain; (2) the process scenario models obtained with the additional timing information have both higher fitness and precision scores than the models obtained without the timing information.
C1 [Zhang, Zhenyu; Johnson, Caleb; Ren, Shangping] San Diego State Univ, Dept Comp Sci, San Diego, CA 92182 USA.
   [Zhang, Zhenyu; Venkatasubramanian, Nalini] Univ Calif Irvine, Dept Comp Sci, Irvine, CA 92697 USA.
C3 California State University System; San Diego State University;
   University of California System; University of California Irvine
RP Zhang, ZY (corresponding author), San Diego State Univ, Dept Comp Sci, San Diego, CA 92182 USA.
EM zzhang4430@sdsu.edu; cjohnson6200@sdsu.edu; nalini@ics.uci.edu;
   sren@sdsu.edu
RI zhang, zhenyu/HOA-8440-2023
OI Venkatasubramanian, Nalini/0000-0001-7011-2268; Zhang,
   Zhenyu/0000-0002-1328-6867
FU NSF [1929469, 1952247, 1952225]; Direct For Computer & Info Scie &
   Enginr [1952247] Funding Source: National Science Foundation; Division
   Of Computer and Network Systems [1952247] Funding Source: National
   Science Foundation; Division Of Computer and Network Systems; Direct For
   Computer & Info Scie & Enginr [1952225] Funding Source: National Science
   Foundation
FX We thank Dr. Junjie Zhu (Princeton University) for providing the real
   wastewater treatment process model. This work is supported in part by
   NSF 1952247, NSF 1952225, and NSF 1929469.
CR [Anonymous], STATE OF THE ART PRO
   [Anonymous], 2020, BPI CHALLENGE
   [Anonymous], Road traffic fine management process
   [Anonymous], 2013, BPI CHALLENGE
   [Anonymous], Hospital billing - event log
   [Anonymous], Synthetic event logs - review example
   Appice A, 2016, IEEE T SERV COMPUT, V9, P832, DOI 10.1109/TSC.2015.2430327
   Augusto A, 2019, IEEE T KNOWL DATA EN, V31, P686, DOI 10.1109/TKDE.2018.2841877
   Belia E, 2009, WATER SCI TECHNOL, V60, P1929, DOI 10.2166/wst.2009.225
   Bergenthum R, 2007, LECT NOTES COMPUT SC, V4714, P375
   Bose R. J. C., 2009, P 2009 SIAM INT C DA, P401, DOI [10.1137/1.9781611972795.35, DOI 10.1137/1.9781611972795.35]
   Bose RPJC, 2010, LECT NOTES BUS INF P, V43, P170
   Burattin A., 2016, BPM (Demos), P1
   Conforti R, 2017, IEEE T KNOWL DATA EN, V29, P300, DOI 10.1109/TKDE.2016.2614680
   De Weerdt J, 2013, IEEE T KNOWL DATA EN, V25, P2708, DOI 10.1109/TKDE.2013.64
   Desel Jorg., 1998, PLACETRANSITION PETR, P122, DOI [10.1007/3-540-65306-615, DOI 10.1007/3-540-65306-615]
   Ester M., 1996, KDD 96, P226, DOI DOI 10.5555/3001460.3001507
   Folino F, 2011, DATA KNOWL ENG, V70, P1005, DOI 10.1016/j.datak.2011.07.002
   Goedertier S, 2011, APPL SOFT COMPUT, V11, P1697, DOI 10.1016/j.asoc.2010.04.025
   Gunther C.W., 2009, PROCESS MINING FLEXI
   Gunther CW, 2007, LECT NOTES COMPUT SC, V4714, P328
   Jain A. K., 1988, Algorithms for Clustering Data, P446
   Louhichi S, 2014, 2014 WORLD CONGRESS ON COMPUTER APPLICATIONS AND INFORMATION SYSTEMS (WCCAIS), DOI 10.1109/WCCAIS.2014.6916622
   Phillips HM, 2009, WATER SCI TECHNOL, V59, P695, DOI 10.2166/wst.2009.591
   Serdarevic A, 2016, COUPLED SYST MEC, V5, P21, DOI 10.12989/csm.2016.5.1.021
   Solé M, 2010, LECT NOTES COMPUT SC, V6128, P226, DOI 10.1007/978-3-642-13675-7_14
   Song M, 2009, LECT NOTES BUS INF P, V17, P109
   van der Aalst W, 2004, IEEE T KNOWL DATA EN, V16, P1128, DOI 10.1109/TKDE.2004.47
   van der Aalst W., 2016, Process Mining: Data Science in Action, DOI DOI 10.1007/978-3-662-49851-4
   Van der Aalst W.M., 2002, Workflow mining: Which processes can be rediscovered
   van der Aalst WMP, 2011, PROCESS MINING: DISCOVERY, CONFORMANCE AND ENHANCEMENT OF BUSINESS PROCESSES, P1, DOI 10.1007/978-3-642-19345-3
   Vega Alejandro Bogarin, 2018, PSICOTHEMA
   Veiga GM, 2010, LECT NOTES BUS INF P, V43, P92
   Ware Vivek S., 2013, INT J COMPUT APPL, V69
   Weijters A., 2006, Tech. Rep. WP, V166, P1
   Weijters A.J.M.M., 2001, BELGIUM NETHERLANDS
   Weijters AJMM, 2003, INTEGR COMPUT-AID E, V10, P151
   White SA., 2004, IBM Cooperation, V2, P0
NR 38
TC 2
Z9 2
U1 1
U2 7
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD APR
PY 2022
VL 125
AR 102435
DI 10.1016/j.sysarc.2022.102435
EA MAR 2022
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 2P7LR
UT WOS:000819918100003
OA hybrid
DA 2024-07-18
ER

PT J
AU Hong, HS
   Sun, ZX
AF Hong, Hanshu
   Sun, Zhixin
TI TS-ABOS-CMS: time-bounded secure attribute-based online/offline
   signature with constant message size for IoT systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Data authentication; time bounded security; IoT; efficiency
AB Authentication is especially significant in IoT since the identity of the connected object needs to be verified before carrying out interaction processes with the various IoT data. The involvement of data has raised the concern about the risk of secure data sharing, which becomes a huge challenge when deploying IoT applications into real applications. In this paper, we present a time-bounded secure attribute-based online/offline signature with constant message size (TS-ABOS-CMS). Our scheme achieves high efficiency by introducing online/offline signing method and maintaining the communication overheads at a constant level. In addition, we adopt the key refreshing mechanism to provide time-bounded security protections for IoT terminals. We design the concrete algorithms of TS-ABOS-CMS and present its security proof. By performance assessment in terms of theoretical analysis and experiments on hardware, our TS-ABOS-CMS is demonstrated to be equipped with beneficial efficacy and appropriate to be deployed for data authentication in IoT scenarios.
C1 [Hong, Hanshu; Sun, Zhixin] Nanjing Univ Posts & Telecommun, Sch Modern Posts, Nanjing, Peoples R China.
C3 Nanjing University of Posts & Telecommunications
RP Hong, HS (corresponding author), Nanjing Univ Posts & Telecommun, Nanjing, Peoples R China.
EM hhskaka@163.com
FU National Natural Science Foundation of China [61672299, 61802200];
   Natural Science Foundation of Jiangsu Province [BK20180745]
FX This research is supported by the National Natural Science Foundation of
   China (61672299, 61802200), Natural Science Foundation of Jiangsu
   Province (BK20180745).
CR Abassi R, 2020, HUM-CENT COMPUT INFO, V10, DOI 10.1186/s13673-020-00248-4
   Adhikari M, 2020, 2020 INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATIONS SIGNAL PROCESSING AND NETWORKING (WISPNET), P168, DOI 10.1109/WiSPNET48689.2020.9198342
   Alzahrani B, 2020, J SYST ARCHITECT, V110, DOI 10.1016/j.sysarc.2020.101779
   [Anonymous], 1989, ADV CRYPTOLOGY CRYPT, DOI DOI 10.1007/0-387-34805-0_24
   Chanying Huang, 2020, 2020 IEEE 22nd International Conference on High Performance Computing and Communications; IEEE 18th International Conference on Smart City; IEEE 6th International Conference on Data Science and Systems (HPCC/SmartCity/DSS), P1050, DOI 10.1109/HPCC-SmartCity-DSS50907.2020.00141
   Chen XF, 2007, LECT NOTES COMPUT SC, V4521, P18
   Cui H, 2019, IEEE ACM T NETWORK, V27, P721, DOI 10.1109/TNET.2019.2894625
   Cui H, 2016, INFORM SCIENCES, V367, P660, DOI 10.1016/j.ins.2016.07.010
   Dong SA, 2020, INT WIREL COMMUN, P1610, DOI 10.1109/IWCMC48107.2020.9148358
   Ferraris D, 2020, HUM-CENT COMPUT INFO, V10, DOI 10.1186/s13673-020-00257-3
   Gu K, 2017, ACTA INFORM, V54, P521, DOI 10.1007/s00236-016-0270-5
   Hategekimana F, 2020, J SYST ARCHITECT, V109, DOI 10.1016/j.sysarc.2020.101827
   Hong HS, 2021, J SYST ARCHITECT, V119, DOI 10.1016/j.sysarc.2021.102234
   Hong HS, 2021, HUM-CENT COMPUT INFO, V11, DOI 10.22967/HCIS.2021.11.026
   Hong HS, 2021, PEER PEER NETW APPL, V14, P1106, DOI 10.1007/s12083-021-01088-4
   Hong HS, 2018, WORLD WIDE WEB, V21, P595, DOI 10.1007/s11280-017-0475-8
   Hong HS, 2016, SPRINGERPLUS, V5, DOI 10.1186/s40064-016-2286-2
   Jiang YH, 2018, INT J INF SECUR, V17, P463, DOI 10.1007/s10207-017-0376-y
   Li WM, 2018, SOFT COMPUT, V22, P4071, DOI 10.1007/s00500-017-2616-5
   Maji Hemanta K., 2011, Topics in Cryptology - CT-RSA 2011. The Cryptographers' Track at the RSA Conference 2011, P376, DOI 10.1007/978-3-642-19074-2_24
   Mwitende G, 2020, J SYST ARCHITECT, V110, DOI 10.1016/j.sysarc.2020.101777
   Rad MM, 2020, HUM-CENT COMPUT INFO, V10, DOI 10.1186/s13673-020-00254-6
   Rasheed A, 2019, IEEE INT CONF RFID, DOI 10.1109/rfid.2019.8719256
   Shah T, 2018, IEEE TRUST BIG, P819, DOI 10.1109/TrustCom/BigDataSE.2018.00117
   Shamir A., 2001, Advances in Cryptology - CRTPTO 2001. 21st Annual International Cryptology Conference, Proceedings (Lecture Notes in Computer Science Vol.2139), P355
   Shekhar S, 2020, J SYST ARCHITECT, V107, DOI 10.1016/j.sysarc.2020.101710
   Su QQ, 2020, IEEE ACCESS, V8, P127884, DOI 10.1109/ACCESS.2020.3007691
   Whaiduzzaman M., 2020, 2020 11 INT C COMP C
   Zhou JL, 2022, IEEE T COMPUT AID D, V41, P516, DOI 10.1109/TCAD.2021.3068095
   Zhou JL, 2022, IEEE INTERNET THINGS, V9, P22280, DOI 10.1109/JIOT.2021.3081434
   Zhou JL, 2023, IEEE T AUTOM SCI ENG, V20, P20, DOI 10.1109/TASE.2021.3062408
   Zhou XK, 2021, IEEE INTERNET THINGS, V8, P12588, DOI 10.1109/JIOT.2021.3077449
   Zhou XK, 2021, IEEE T IND INFORM, V17, P5790, DOI 10.1109/TII.2020.3047675
   Zhou XY, 2021, IEEE INTERNET THINGS, V8, P11276, DOI 10.1109/JIOT.2021.3051402
NR 34
TC 18
Z9 18
U1 2
U2 14
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD FEB
PY 2022
VL 123
AR 102388
DI 10.1016/j.sysarc.2021.102388
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA YH0BB
UT WOS:000742841200003
DA 2024-07-18
ER

PT J
AU Riera, M
   Arnau, JM
   González, A
AF Riera, Marc
   Arnau, Jose Maria
   Gonzalez, Antonio
TI DNN pruning with principal component analysis and connection importance
   estimation
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Machine learning; Deep neural networks; Pruning; PCA
ID NEURAL-NETWORKS; DEEP; CLASSIFICATION
AB DNN pruning reduces memory footprint and computational work of DNN-based solutions to improve performance and energy-efficiency. An effective pruning scheme should be able to systematically remove connections and/or neurons that are unnecessary or redundant, reducing the DNN size without any loss in accuracy. In this paper we show that some of the most popular pruning schemes, such as the Near Zero Weights, require an extremely time-consuming iterative process that requires retraining the DNN many times to tune the pruning hyperparameters. Then, we propose a DNN pruning scheme based on Principal Component Analysis and relative importance of each neuron's connection (PCA+DIRIE) that automatically finds the optimized DNN in one shot without requiring hand-tuning of multiple parameters. The experimental results show the effectiveness of our method on several benchmarks. Notably, on ImageNet, PCA+DIRIE can prune up to 60% of ResNet-50 with negligible impact on accuracy.
C1 [Riera, Marc; Arnau, Jose Maria; Gonzalez, Antonio] Univ Politecn Catalunya UPC, Barcelona, Spain.
C3 Universitat Politecnica de Catalunya
RP Riera, M (corresponding author), Univ Politecn Catalunya UPC, Barcelona, Spain.
EM mriera@ac.upc.edu
RI González, Antonio/I-2961-2014; Riera, Marc/E-8350-2016
OI González, Antonio/0000-0002-0009-0996; Riera, Marc/0000-0002-2768-5703
FU CoCoUnit ERC Advanced Grant of the EU's Horizon 2020 program [833057];
   Spanish State Research Agency [PID2020-113172RB-I00]; ICREA Academia
   program; Spanish Ministry of Education [FPU15/02294]; European Research
   Council (ERC) [833057] Funding Source: European Research Council (ERC)
FX This work has been supported by the CoCoUnit ERC Advanced Grant of the
   EU's Horizon 2020 program (grant No 833057), the Spanish State Research
   Agency under grant PID2020-113172RB-I00 (MCIN/AEI), the ICREA Academia
   program, and the Spanish Ministry of Education under grant FPU15/02294.
CR Alwani M, 2016, INT SYMP MICROARCH
   [Anonymous], 1994, Adv. Neural Inf. Process. Syst
   Chen T., 2021, ARXIV
   Chen YJ, 2014, INT SYMP MICROARCH, P609, DOI 10.1109/MICRO.2014.58
   Dahl GE, 2013, INT CONF ACOUST SPEE, P8609, DOI 10.1109/ICASSP.2013.6639346
   Du ZD, 2015, 2015 ACM/IEEE 42ND ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA), P92, DOI 10.1145/2749469.2750389
   Engelbrecht AP, 2001, IEEE T NEURAL NETWOR, V12, P1386, DOI 10.1109/72.963775
   Gong Y., 2014, INT C LEARN REPR ICL
   Google, 2015, TENSORFLOW FRAMEWORK
   Guo Y., 2016, Advances in neural information processing systems, P1387
   Han S, 2015, ADV NEUR IN, V28
   Han S, 2016, CONF PROC INT SYMP C, P243, DOI 10.1109/ISCA.2016.30
   He KM, 2016, PROC CVPR IEEE, P770, DOI 10.1109/CVPR.2016.90
   He Y, 2018, PROCEEDINGS OF THE TWENTY-SEVENTH INTERNATIONAL JOINT CONFERENCE ON ARTIFICIAL INTELLIGENCE, P2234
   He Y, 2019, PROC CVPR IEEE, P4335, DOI 10.1109/CVPR.2019.00447
   He Y, 2020, IEEE T CYBERNETICS, V50, P3594, DOI 10.1109/TCYB.2019.2933477
   He YH, 2017, IEEE I CONF COMP VIS, P1398, DOI 10.1109/ICCV.2017.155
   Hsiao TY, 2019, J SYST ARCHITECT, V95, P9, DOI 10.1016/j.sysarc.2019.02.008
   Hu J, 2018, PROC CVPR IEEE, P7132, DOI [10.1109/CVPR.2018.00745, 10.1109/TPAMI.2019.2913372]
   Hu P, 2021, AAAI CONF ARTIF INTE, V35, P7780
   Huang G, 2017, PROC CVPR IEEE, P2261, DOI 10.1109/CVPR.2017.243
   ImageNet, 2009, IMAGENET DATASET
   Jin JH, 2014, MIDWEST SYMP CIRCUIT, P133, DOI 10.1109/MWSCAS.2014.6908370
   Jouppi NP, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P1, DOI 10.1145/3079856.3080246
   Koene RA, 1999, NEURAL COMPUT, V11, P783, DOI 10.1162/089976699300016665
   Krizhevsky A., 2014, ARXIV
   Krizhevsky A, 2017, COMMUN ACM, V60, P84, DOI 10.1145/3065386
   LeCun Yann, 1998, MNIST DATASET
   Lee N., 2018, P INT C LEARN REPR, P1
   Li Y., 2021, IEEE C COMPUTER VISI, P2144
   Li Y., 2020, PROCEEDING EUROPEAN, P608
   Li YW, 2019, IEEE I CONF COMP VIS, P5622, DOI 10.1109/ICCV.2019.00572
   Liu Z., 2018, INT C LEARN REPR
   Liu ZC, 2019, IEEE I CONF COMP VIS, P3295, DOI [10.1109/ICCV.2019.00339, 10.1109/ICCV.2019.00339D\]
   Luo JH, 2017, IEEE I CONF COMP VIS, P5068, DOI 10.1109/ICCV.2017.541
   Mauch L, 2017, INT CONF ACOUST SPEE, P2212, DOI 10.1109/ICASSP.2017.7952549
   Mittal S, 2021, J SYST ARCHITECT, V115, DOI 10.1016/j.sysarc.2021.102041
   Moolchandani D, 2021, J SYST ARCHITECT, V113, DOI 10.1016/j.sysarc.2020.101887
   Opitz DW, 1997, 1997 IEEE INTERNATIONAL CONFERENCE ON NEURAL NETWORKS, VOLS 1-4, P254, DOI 10.1109/ICNN.1997.611674
   Panayotov V, 2015, INT CONF ACOUST SPEE, P5206, DOI 10.1109/ICASSP.2015.7178964
   Parashar A, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P27, DOI 10.1145/3079856.3080254
   Pattanayak S, 2021, J SYST ARCHITECT, V116, DOI 10.1016/j.sysarc.2021.102031
   Povey D, 2013, KALDI SOFTWARE
   Rojas R., 2013, NEURAL NETWORKS SYST
   Simonyan K, 2015, Arxiv, DOI arXiv:1409.1556
   Srinivas S., 2015, P BRIT MACH VIS C 20, DOI DOI 10.5244/C.29.31
   Thomas P, 2015, NEURAL PROCESS LETT, V42, P437, DOI 10.1007/s11063-014-9366-5
   Tianxing He, 2014, 2014 IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP), P245, DOI 10.1109/ICASSP.2014.6853595
   Tipping ME, 1999, J R STAT SOC B, V61, P611, DOI 10.1111/1467-9868.00196
   Vaswani A, 2017, ADV NEUR IN, V30
   Wen W, 2016, ADV NEUR IN, V29
   Xia M, 2021, J SYST ARCHITECT, V115, DOI 10.1016/j.sysarc.2021.101991
   Xiaohui Zhang, 2014, 2014 IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP), P215, DOI 10.1109/ICASSP.2014.6853589
   Xiong W, 2017, IEEE-ACM T AUDIO SPE, V25, P2410, DOI 10.1109/TASLP.2017.2756440
   Yang TJ, 2017, PROC CVPR IEEE, P6071, DOI 10.1109/CVPR.2017.643
   Yu H., 2020, TENSORFLOW MODEL GAR
   Yu J., 2019, ARXIV190311728
   Yu JC, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P548, DOI 10.1145/3079856.3080215
   Yu RC, 2018, PROC CVPR IEEE, P9194, DOI 10.1109/CVPR.2018.00958
   Zhang JJ, 2015, IEEE INTELL SYST, V30, P16, DOI 10.1109/MIS.2015.69
   Zhang XY, 2016, IEEE T PATTERN ANAL, V38, P1943, DOI 10.1109/TPAMI.2015.2502579
NR 61
TC 5
Z9 7
U1 1
U2 9
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2022
VL 122
AR 102336
DI 10.1016/j.sysarc.2021.102336
EA DEC 2021
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA YH0AV
UT WOS:000742840600010
OA Green Published, hybrid
DA 2024-07-18
ER

PT J
AU Amert, T
   Yang, M
   Voronov, S
   Nandi, S
   Vu, T
   Anderson, JH
   Smith, FD
AF Amert, Tanya
   Yang, Ming
   Voronov, Sergey
   Nandi, Saujas
   Vu Thanh
   Anderson, James H.
   Smith, F. Donelson
TI The price of schedulability in cyclic workloads: The
   history-vs.-response-time-vs.-accuracy trade-off
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Autonomous driving; Computer vision; Cyber-physical systems;
   Multi-object tracking; Real-time systems
ID TARDINESS BOUNDS; GLOBAL EDF; TRACKING
AB Autonomous vehicles often employ computer-vision (CV) algorithms that track the movements of pedestrians and other vehicles to maintain safe distances from them. These algorithms are usually expressed as real-time processing graphs that have cycles due to back edges that provide history information. If immediate back history is required, then such a cycle must execute sequentially. Due to this requirement, any graph that contains a cycle with utilization exceeding 1.0 is categorically unschedulable, i.e., bounded graph response times cannot be guaranteed. Unfortunately, such cycles can occur in practice, particularly if conservative execution-time assumptions are made, as befits a safety-critical system. This dilemma can be obviated by allowing older back history, which enables parallelism in cycle execution at the expense of possibly affecting the accuracy of tracking. However, the efficacy of this solution hinges on the resulting history-vs.-response time-vs.-accuracy trade-off that it exposes. In this paper, this trade-off is explored in depth through both a study of response-time bounds of synthetic task systems and an experimental study conducted using the open-source CARLA autonomous-driving simulator. Somewhat surprisingly, easing away from always requiring immediate back history proved to have only a marginal impact on accuracy, while greatly reducing analytical response-time bounds.
C1 [Amert, Tanya; Yang, Ming; Voronov, Sergey; Nandi, Saujas; Vu Thanh; Anderson, James H.; Smith, F. Donelson] Univ North Carolina Chapel Hill, Dept Comp Sci, Chapel Hill, NC 27599 USA.
C3 University of North Carolina; University of North Carolina Chapel Hill;
   University of North Carolina School of Medicine
RP Amert, T (corresponding author), Univ North Carolina Chapel Hill, Dept Comp Sci, Chapel Hill, NC 27599 USA.
EM tamert@cs.unc.edu
OI Voronov, Sergey/0000-0002-8153-6098; Nandi, Saujas/0000-0002-6040-888X
CR Abadi M, 2016, PROCEEDINGS OF OSDI'16: 12TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P265
   Amert T, 2019, REAL TIM SYST SYMP P, P312, DOI 10.1109/RTSS46320.2019.00036
   [Anonymous], 2019, Unreal Engine
   Bergmann P, 2019, IEEE I CONF COMP VIS, P941, DOI 10.1109/ICCV.2019.00103
   Bleyer M, 2011, PROCEEDINGS OF THE BRITISH MACHINE VISION CONFERENCE 2011, DOI 10.5244/C.25.14
   Brandenburg B.B., 2011, PhD Thesis
   Breitenstein MD, 2009, IEEE I CONF COMP VIS, P1515, DOI 10.1109/ICCV.2009.5459278
   Cadena C, 2016, IEEE T ROBOT, V32, P1309, DOI 10.1109/TRO.2016.2624754
   Calandrino JM, 2006, REAL TIM SYST SYMP P, P111, DOI 10.1109/RTSS.2006.27
   Dalal N, 2005, PROC CVPR IEEE, P886, DOI 10.1109/cvpr.2005.177
   DanielHfnr, 2019, CARL OBJ DET DAT
   Devi UC, 2008, REAL-TIME SYST, V38, P133, DOI 10.1007/s11241-007-9042-1
   Dosovitskiy A., 2017, P 1 ANN C ROB LEARN, P1, DOI DOI 10.48550/ARXIV.1711.03938
   Eigen D, 2014, ADV NEUR IN, V27
   Engel J, 2014, LECT NOTES COMPUT SC, V8690, P834, DOI 10.1007/978-3-319-10605-2_54
   Erdos P., 1958, Publicationes Mathematicae Debrecen, V6, P290, DOI DOI 10.5486/PMD.1959.6.3-4.12
   Erickson J, 2010, LECT NOTES COMPUT SC, V6490, P286, DOI 10.1007/978-3-642-17653-1_22
   Erickson JP, 2011, LECT NOTES COMPUT SC, V7109, P128, DOI 10.1007/978-3-642-25873-2_10
   Everingham M, 2010, INT J COMPUT VISION, V88, P303, DOI 10.1007/s11263-009-0275-4
   Frahm JM, 2010, LECT NOTES COMPUT SC, V6314, P368, DOI 10.1007/978-3-642-15561-1_27
   Girshick R, 2014, PROC CVPR IEEE, P580, DOI 10.1109/CVPR.2014.81
   Heinly J, 2015, PROC CVPR IEEE, P3287, DOI 10.1109/CVPR.2015.7298949
   Hirschmüller H, 2008, IEEE T PATTERN ANAL, V30, P328, DOI 10.1109/TPAMl.2007.1166
   Huang J, 2017, PROC CVPR IEEE, P3296, DOI 10.1109/CVPR.2017.351
   Hui J., 2018, REAL TIME OBJECT DET
   Ioffe S, 2015, PR MACH LEARN RES, V37, P448
   Isard M, 1998, INT J COMPUT VISION, V29, P5, DOI 10.1023/A:1008078328650
   Kataoka H, 2014, IEICE T INF SYST, VE97D, P296, DOI 10.1587/transinf.E97.D.296
   KHATIB O, 1986, INT J ROBOT RES, V5, P90, DOI 10.1177/027836498600500106
   LaValle SM, 2001, INT J ROBOT RES, V20, P378, DOI 10.1177/02783640122067453
   Leontyev H, 2007, RTSS 2007: 28TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P413, DOI 10.1109/RTSS.2007.33
   Leontyev H, 2007, EUROMICRO, P71, DOI 10.1109/ECRTS.2007.33
   Li ZQ, 2018, PROC CVPR IEEE, P2041, DOI 10.1109/CVPR.2018.00218
   Lin TY, 2014, LECT NOTES COMPUT SC, V8693, P740, DOI 10.1007/978-3-319-10602-1_48
   Liu C, 2011, IEEE INT CONF EMBED, P143, DOI 10.1109/RTCSA.2011.72
   Milan A., 2016, ARXIV160300831
   Mur-Artal R, 2017, IEEE T ROBOT, V33, P1255, DOI 10.1109/TRO.2017.2705103
   Mur-Artal R, 2015, IEEE T ROBOT, V31, P1147, DOI 10.1109/TRO.2015.2463671
   Murray S., 2017, ARXIV PREPRINT ARXIV
   Najm W. G., 2007, Pre-crash scenario typology for crash avoidance research
   Okuma K, 2004, LECT NOTES COMPUT SC, V3021, P28, DOI 10.1007/978-3-540-24670-1_3
   Porikli F, 2005, PROC SPIE, V5685, P72, DOI 10.1117/12.587907
   Price T, 2018, PROC CVPR IEEE, P1926, DOI 10.1109/CVPR.2018.00206
   Ren SQ, 2017, IEEE T PATTERN ANAL, V39, P1137, DOI 10.1109/TPAMI.2016.2577031
   Rezatofighi H, 2019, PROC CVPR IEEE, P658, DOI 10.1109/CVPR.2019.00075
   Scharstein D, 2014, LECT NOTES COMPUT SC, V8753, P31, DOI 10.1007/978-3-319-11752-2_3
   Schönberger JL, 2016, PROC CVPR IEEE, P4104, DOI 10.1109/CVPR.2016.445
   Schubert R., 2008, P 2008 11 INT C INF
   Stiefelhagen R, 2007, LECT NOTES COMPUT SC, V4122, P1
   tkortz, 2020, CARL OBJ DET DAT
   Ummenhofer B, 2017, PROC CVPR IEEE, P5622, DOI 10.1109/CVPR.2017.596
   Yang KC, 2015, PROCEEDINGS OF THE 23RD INTERNATIONAL CONFERENCE ON REAL-TIME AND NETWORKS SYSTEMS (RTNS) 2015, P77, DOI 10.1145/2834848.2834863
   Yang M, 2018, REAL TIM SYST SYMP P, P80, DOI 10.1109/RTSS.2018.00018
   Zbontar J, 2016, J MACH LEARN RES, V17
   Zhou TH, 2017, PROC CVPR IEEE, P6612, DOI 10.1109/CVPR.2017.700
NR 55
TC 1
Z9 1
U1 0
U2 2
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2021
VL 120
AR 102292
DI 10.1016/j.sysarc.2021.102292
EA OCT 2021
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA WN8RZ
UT WOS:000712035900002
OA hybrid
DA 2024-07-18
ER

PT J
AU Ling, Z
   Yan, HY
   Shao, XH
   Luo, JZ
   Xu, YL
   Pearson, B
   Fu, XW
AF Ling, Zhen
   Yan, Huaiyu
   Shao, Xinhui
   Luo, Junzhou
   Xu, Yiling
   Pearson, Bryan
   Fu, Xinwen
TI Secure boot, trusted boot and remote attestation for ARM TrustZone-based
   IoT Nodes
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Internet of Things; Integrity; TrustZone
ID CODE INTEGRITY; INTERNET; THINGS
AB With the extensive application of IoT techniques, IoT devices have become ubiquitous in daily lives. Meanwhile, attacks against IoT devices have emerged to compromise IoT devices by tampering with system pre-installed programs or injecting new malware. To mitigate these attacks, integrity enforcement of IoT systems has been proposed. The integrity of an IoT device system includes load-time integrity and runtime integrity. In this paper, we design an IoT system based on ARM TrustZone to enforce the system integrity. First, we establish the root of trust and propose a hybrid booting approach consisting of both secure boot and trusted boot to enforce the system load-time integrity. Second, we investigate a paging-based process integrity measurement method to measure the NW processes and conduct remote attestation based on the measurement results ensuring the NW runtime process integrity. We implement an IoT prototype system on a NXP i.MX6Q SABRE SD development board to assess its feasibility. Real-world experiment results demonstrate that our prototype introduces negligible performance overhead to the original system.
C1 [Ling, Zhen; Yan, Huaiyu; Shao, Xinhui; Luo, Junzhou] Southeast Univ, Nanjing, Peoples R China.
   [Xu, Yiling] Alibaba Grp, Hangzhou, Peoples R China.
   [Pearson, Bryan] Univ Cent Florida, Orlando, FL 32816 USA.
   [Fu, Xinwen] Univ Massachusetts, Lowell, MA USA.
C3 Southeast University - China; Alibaba Group; State University System of
   Florida; University of Central Florida; University of Massachusetts
   System; University of Massachusetts Lowell
RP Ling, Z (corresponding author), Southeast Univ, Nanjing, Peoples R China.
EM zhenling@seu.edu.cn; huaiyu_yan@seu.edu.cn; xinhuishao@seu.edu.cn;
   jluo@seu.edu.cn; yiling.xyl@alibaba-inc.com; bpearson@knights.ucf.edu;
   xinwen_fu@uml.edu
RI Ling, Zhen/AAH-3954-2021
OI Ling, Zhen/0000-0001-9691-8702
FU National Key R&D Program of China [2018YFB0803400, 2018YFB2100300,
   2017YFB1003000]; US National Science Foundation (NSF) [1643835, 1931871,
   1915780]; US Department of Energy (DOE) Award [DE-EE0009152]; National
   Natural Science Foundation of China [62022024, 61972088, 61632008,
   62072103, 62072102, 62072098, 61972083, 62061146001]; Jiangsu Provincial
   Natural Science Foundation for Excellent Young Scholars [BK20190060];
   Jiangsu Provincial Key Laboratory of Network and Information Security
   Grant [BM2003201]; Key Laboratory of Computer Network and Information
   Integration of Ministry of Education of China [93K-9]; Collaborative
   Innovation Center of Novel Software Technology and Industrialization;
   Direct For Education and Human Resources; Division Of Undergraduate
   Education [1643835] Funding Source: National Science Foundation
FX This research was supported in part by National Key R&D Program of China
   2018YFB0803400, 2018YFB2100300 and 2017YFB1003000, US National Science
   Foundation (NSF) Awards 1643835, 1931871, and 1915780, US Department of
   Energy (DOE) Award DE-EE0009152, National Natural Science Foundation of
   China Grant Nos. 62022024, 61972088, 61632008, 62072103, 62072102,
   62072098, 61972083, and 62061146001, Jiangsu Provincial Natural Science
   Foundation for Excellent Young Scholars Grant Nos. BK20190060, Jiangsu
   Provincial Key Laboratory of Network and Information Security Grant Nos.
   BM2003201, Key Laboratory of Computer Network and Information
   Integration of Ministry of Education of China Grant Nos. 93K-9,
   Collaborative Innovation Center of Novel Software Technology and
   Industrialization. Any opinions, findings, conclusions, and
   recommendations in this paper are those of the authors and do not
   necessarily reflect the views of the funding agencies.
CR [Anonymous], 2020, AN4581 I IMX SECURE
   Arias O, 2015, IEEE T MULTI-SCALE C, V1, P99, DOI 10.1109/TMSCS.2015.2498605
   ARM Limited, 2020, ARM SEC TECHN BUILD
   ATLAS collaboration, 2020, ATL-SOFT-PUB-2020-006
   Chang CW, 2014, DISCRETE DYN NAT SOC, V2014, DOI 10.1155/2014/478985
   Chen X, 2020, IEEE T INF FOREN SEC, V15, P987, DOI 10.1109/TIFS.2019.2932228
   Dai XT, 2020, J SYST ARCHITECT, V103, DOI 10.1016/j.sysarc.2019.101691
   Dong P, 2020, J SYST ARCHITECT, V107, DOI 10.1016/j.sysarc.2020.101774
   Dyer JG, 2001, COMPUTER, V34, P57, DOI 10.1109/2.955100
   Ekberg J.-E, 2007, MOBILE TRUSTED MODUL
   Gasser Morrie., 1989, Proceedings of the 1989 National Computer Security Conference, P305
   Guan L, 2017, MOBISYS'17: PROCEEDINGS OF THE 15TH ANNUAL INTERNATIONAL CONFERENCE ON MOBILE SYSTEMS, APPLICATIONS, AND SERVICES, P488, DOI 10.1145/3081333.3081349
   Halderman JA, 2009, COMMUN ACM, V52, P91, DOI 10.1145/1506409.1506429
   Hernandez G., 2014, P 17 BLACK HAT USA L
   Hristozov S., 2018, P 2018 WORKSH DEC IO, V18
   Jain BS, 2014, P IEEE S SECUR PRIV, P605, DOI 10.1109/SP.2014.45
   Jiang XX, 2007, CCS'07: PROCEEDINGS OF THE 14TH ACM CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P128
   Kolvani Palina., 2020, PAND BACKSL DEM DIS, V25
   Lee H, 2019, IEEE T DEPEND SECURE, V16, P287, DOI 10.1109/TDSC.2017.2679710
   Lin GJ, 2020, P IEEE, V108, P1825, DOI 10.1109/JPROC.2020.2993293
   Ling Z, 2017, IEEE INTERNET THINGS, V4, P1899, DOI 10.1109/JIOT.2017.2707465
   Liu KZ, 2021, IEEE INTERNET THINGS, V8, P6815, DOI 10.1109/JIOT.2020.3036232
   McVoy L, 1996, PROCEEDINGS OF THE USENIX 1996 ANNUAL TECHNICAL CONFERENCE, P279
   Moon Hyungon., 2012, P 2012 ACM C COMPUTE, P28
   Parno B, 2010, P IEEE S SECUR PRIV, P414, DOI 10.1109/SP.2010.32
   Rein A, 2017, PROCEEDINGS OF THE 2017 ACM ASIA CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY (ASIA CCS'17), P728, DOI 10.1145/3052973.3052975
   Tomlinson A., 2017, Smart Cards, Tokens, Security and Applications, P173
   Ukil A., 2011, P 2011 2 NATL C EMER, P1
   Wan SY, 2019, I C DEPEND SYS NETWO, P289, DOI 10.1109/DSN.2019.00040
   Wang T, 2021, IEEE T COMPUT, V70, P1285, DOI 10.1109/TC.2021.3060484
   Wang T, 2021, J SYST ARCHITECT, V114, DOI 10.1016/j.sysarc.2020.101971
   Wang X, 2018, J UNIVERS COMPUT SCI, V24, P515
   Wehbe T, 2018, CRYPTOGRAPHY-BASEL, V2, DOI 10.3390/cryptography2030020
   Wurm J, 2016, ASIA S PACIF DES AUT, P519, DOI 10.1109/ASPDAC.2016.7428064
   Zhang N, 2018, IEEE INFOCOM SER, P1097, DOI 10.1109/INFOCOM.2018.8486293
   Zhao S., 2014, P 4 INT WORKSH TRUST, P25, DOI DOI 10.1145/2666141.2666145
NR 36
TC 11
Z9 12
U1 2
U2 26
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2021
VL 119
AR 102240
DI 10.1016/j.sysarc.2021.102240
EA JUL 2021
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA WD1PB
UT WOS:000704720500008
OA Bronze, Green Submitted
DA 2024-07-18
ER

PT J
AU Ji, C
   Wu, F
   Zhu, ZW
   Chang, LP
   Liu, HH
   Zhai, WJ
AF Ji, Cheng
   Wu, Fan
   Zhu, Zongwei
   Chang, Li-Pin
   Liu, Huanghe
   Zhai, Wenjie
TI Memory-efficient deep learning inference with incremental weight loading
   and data layout reorganization on edge systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Machine learning; Cyber-physical-social systems; Edge computing; Image
   classification
AB Pattern recognition applications such as face recognition and agricultural product detection have drawn a rapid interest on Cyber-Physical-Social-Systems (CPSS). These CPSS applications rely on the deep neural networks (DNN) to conduct the image classification. However, traditional DNN inference models in the cloud could suffer from network delay fluctuations and privacy leakage problems. In this regard, current real-time CPSS applications are preferred to be deployed on edge-end embedded devices. Constrained by the computing power and memory limitations of edge devices, improving the memory management efficacy is the key to improving the quality of service for model inference. First, this study explored the incremental loading strategy of model weights for the model inference. Second, the memory space at runtime is optimized through data layout reorganization from the spatial dimension. In particular, the proposed schemes are orthogonal to existing models. Experimental results demonstrate that the proposed approach reduced the memory consumption by 61.05% without additional inference time overhead.
C1 [Ji, Cheng] Nanjing Univ Sci & Technol, Nanjing, Peoples R China.
   [Wu, Fan; Zhu, Zongwei; Liu, Huanghe; Zhai, Wenjie] USTC, Suzhou Inst Adv Study, Suzhou, Peoples R China.
   [Chang, Li-Pin] Natl Yang Ming Chiao Tung Univ, Taipei, Taiwan.
C3 Nanjing University of Science & Technology; Chinese Academy of Sciences;
   University of Science & Technology of China, CAS; National Yang Ming
   Chiao Tung University
RP Zhu, ZW (corresponding author), USTC, Suzhou Inst Adv Study, Suzhou, Peoples R China.
EM zzw1988@ustc.edu.cn
OI Chang, Li-Pin/0000-0001-6543-2064
FU China Postdoctoral Sci-ence Foundation [2020M671637]; National Science
   Youth Fund of Jiangsu Province [BK20190224, BK20200462]; Jiangsu
   Postdoctoral Science Foundation [2019K224]; Ministry of Sci-ence and
   Technology, Taiwan [109-2221-E-009-075]
FX This work was partially supported by the China Postdoctoral Sci-ence
   Foundation (No. 2020M671637), National Science Youth Fund of Jiangsu
   Province (No. BK20190224 and BK20200462), the Jiangsu Postdoctoral
   Science Foundation (No. 2019K224), and Ministry of Sci-ence and
   Technology, Taiwan (No. 109-2221-E-009-075).
CR Abadi M, 2016, PROCEEDINGS OF OSDI'16: 12TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P265
   [Anonymous], 2016, ARXIV160406174
   Cui HG, 2016, PROCEEDINGS OF THE ELEVENTH EUROPEAN CONFERENCE ON COMPUTER SYSTEMS, (EUROSYS 2016), DOI 10.1145/2901318.2901323
   Deng J, 2009, PROC CVPR IEEE, P248, DOI 10.1109/CVPRW.2009.5206848
   Denton E, 2014, ADV NEUR IN, V27
   Gorman M, 2003, INVESTIGATION THEORE
   Han S, 2015, ADV NEUR IN, V28
   He KM, 2016, PROC CVPR IEEE, P770, DOI 10.1109/CVPR.2016.90
   Hinton GE, 2006, NEURAL COMPUT, V18, P1527, DOI 10.1162/neco.2006.18.7.1527
   Ji C, 2020, ACM T STORAGE, V16, DOI 10.1145/3404119
   Krizhevsky A, 2017, COMMUN ACM, V60, P84, DOI 10.1145/3065386
   Lecun Y, 1998, P IEEE, V86, P2278, DOI 10.1109/5.726791
   Lee CL, 2020, J SYST ARCHITECT, V111, DOI 10.1016/j.sysarc.2020.101783
   Lee J, 2019, SYMMETRY-BASEL, V11, DOI 10.3390/sym11060785
   Li C, 2016, SC '16: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE FOR HIGH PERFORMANCE COMPUTING, NETWORKING, STORAGE AND ANALYSIS, P633, DOI 10.1109/SC.2016.53
   Liu Z, 2017, IEEE I CONF COMP VIS, P2755, DOI 10.1109/ICCV.2017.298
   Mittal S, 2020, J SYST ARCHITECT, V104, DOI 10.1016/j.sysarc.2019.101689
   Paszke A, 2019, ADV NEUR IN, V32
   Peng X, 2020, TWENTY-FIFTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXV), P891, DOI 10.1145/3373376.3378505
   Pisarchyk Y., 2020, ARXIV PREPRINT ARXIV
   Rastegari M, 2016, LECT NOTES COMPUT SC, V9908, P525, DOI 10.1007/978-3-319-46493-0_32
   Rhu M., 2016, P 49 ANN IEEEACM INT, P1
   Sekiyama T., 2018, ARXIV PREPRINT ARXIV
   Simonyan K, 2015, Arxiv, DOI arXiv:1409.1556
   Szegedy C, 2015, PROC CVPR IEEE, P1, DOI 10.1109/CVPR.2015.7298594
   Wang LN, 2018, ACM SIGPLAN NOTICES, V53, P41, DOI 10.1145/3200691.3178491
   Wu C., 2020, IEEE T COMPUT AIDED, V39, P1
   Wu CJ, 2019, INT S HIGH PERF COMP, P331, DOI 10.1109/HPCA.2019.00048
   Zhang X, 2018, PROC CVPR IEEE, P6848, DOI 10.1109/CVPR.2018.00716
   Zhao Q., 2017, J SYST ARCHIT
   Zhao QL, 2016, J SYST ARCHITECT, V66-67, P84, DOI 10.1016/j.sysarc.2016.01.008
   Zhou JL, 2019, J SYST ARCHITECT, V100, DOI 10.1016/j.sysarc.2019.08.004
   Zhu ZW, 2020, J SYST ARCHITECT, V109, DOI 10.1016/j.sysarc.2020.101810
NR 33
TC 11
Z9 11
U1 1
U2 10
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2021
VL 118
AR 102183
DI 10.1016/j.sysarc.2021.102183
EA MAY 2021
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA UE5KZ
UT WOS:000687928200004
DA 2024-07-18
ER

PT J
AU Lui, N
   Hill, JH
AF Lui, Nyalia
   Hill, James H.
TI A generalized approach to real-time, non-intrusive instrumentation and
   monitoring of standards-based distributed middleware*
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Distributed middleware; Dynamic binary instrumentation; Pin plus plus;
   gRPC; Data Distribution Service
AB Dynamic Binary Instrumentation (DBI) is one way to monitor a distributed system in real-time without modifying application source code. Previous work has shown it is possible to instrument distributed systems using standards-based distributed middleware. Existing work, however, only applies to a single middleware, such as CORBA.
   This article therefore presents a tool named the Standards-based Distributed Middleware Monitor (SDMM), which generalizes two modern standards-based distributed middleware, the Data Distribution Service (DDS) and gRemote Procedure Call (gRPC). SDMM uses DBI to extract values and other data relevant to monitoring a distributed system in real-time. Using dynamic instrumentation allows SDMM to capture information without a priori knowledge of the distributed application under instrumentation. We applied SDMM to applications written with two DDS vendors, RTI Connext DDS and OpenDDS, as well as gRPC which is a complete remote procedure call framework. Our results show that the data collection process contributes to less than 1% of the performance overhead in some tests.
C1 [Lui, Nyalia; Hill, James H.] Indiana Univ Purdue Univ, Dept Comp & Informat Sci, Indianapolis, IN 46202 USA.
C3 Indiana University System; Indiana University Indianapolis
RP Lui, N (corresponding author), Indiana Univ Purdue Univ, Dept Comp & Informat Sci, Indianapolis, IN 46202 USA.
EM nlui@iupui.edu; hilljh@iupui.edu
OI Lui, Nyalia/0000-0001-5813-3277
CR [Anonymous], 2011, DATA DISTRIBUTION SE
   [Anonymous], 2021, RTI CONNEXT DDS
   [Anonymous], 2020, WHAT CAN DDS YOU
   [Anonymous], 2019, REAL TIME PUBLISH SU, V2.3
   [Anonymous], PROTOCOL BUFFERS, P2021
   [Anonymous], 2020, DCOV A TEST COVERAGE
   [Anonymous], 2007, Data Distribution Service for Real-time Systems Version 1.2
   [Anonymous], 2019, Protocol buffers
   [Anonymous], 2002, IEEE DISTRIBUTED SYS
   Bateman S, 2009, EICS'09: PROCEEDINGS OF THE ACM SIGCHI SYMPOSIUM ON ENGINEERING INTERACTIVE COMPUTING SYSTEMS, P45
   Bruening D, 2003, INT SYM CODE GENER, P265, DOI 10.1109/CGO.2003.1191551
   Gamma E., 1994, Design patterns: Elements of reusable object-oriented software
   Gunter D, 2002, 11TH IEEE INTERNATIONAL SYMPOSIUM ON HIGH PERFORMANCE DISTRIBUTED COMPUTING, PROCEEDINGS, P163, DOI 10.1109/HPDC.2002.1029915
   Hazelwood Kim., 2011, SYNTHESIS LECT COMPU, V6, P1, DOI DOI 10.2200/S00345ED1V01Y201104CAC015
   Hill J.H., 2014, P 2014 INT C GENERAT, P133
   Hill JH, 2008, STUD COMPUT INTELL, V150, P43, DOI 10.1007/978-3-540-70561-1_4
   Hill JH, 2009, LECT NOTES COMPUT SC, V5870, P744, DOI 10.1007/978-3-642-05148-7_52
   JOYCE J, 1987, ACM T COMPUT SYST, V5, P121, DOI 10.1145/13677.22723
   Lui N, 2020, I SYM OBJ-OR R-T D C, P158, DOI 10.1109/ISORC49007.2020.00037
   Luk CK, 2005, ACM SIGPLAN NOTICES, V40, P190, DOI 10.1145/1064978.1065034
   Martin Robert C., 2000, Object Mentor, V34, P597
   Object Management Group, 2006, CORBA COMPONENTS V40
   Orebaugh Angela, 2006, Wireshark & Ethereal Network Protocol Analyzer Toolkit
   Pardo-Castellote G, 2003, 23RD INTERNATIONAL CONFERENCE ON DISTRIBUTED COMPUTING SYSTEMS WORKSHOPS, P200
   Roth M., 2019, GREMOTE PROCEDURE CA
   Satyanarayana GR, 2017, 2017 IEEE 20TH INTERNATIONAL SYMPOSIUM ON REAL-TIME DISTRIBUTED COMPUTING (ISORC), P20, DOI 10.1109/ISORC.2017.20
   Slaby JM, 2006, 12TH IEEE INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS, PROCEEDINGS, P350, DOI 10.1109/RTCSA.2006.17
   Sridharan B., 2000, Proceedings IEEE International Computer Performance and Dependability Symposium. IPDS 2000, P139, DOI 10.1109/IPDS.2000.839472
   White B, 2002, USENIX ASSOCIATION PROCEEDINGS OF THE FIFTH SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P255, DOI 10.1145/1060289.1060313
   World's Leading Data Distribution Service (DDS), 2020, REAL TIME INNOVATION
   Zhukov Ilya, 2014, P TOOLS HIGH PERF CO, P1, DOI [DOI 10.1007/978-3-319-16012-2_1, 10.1007/978-3-319-16012-2_1]
NR 31
TC 1
Z9 1
U1 0
U2 5
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2021
VL 117
AR 102181
DI 10.1016/j.sysarc.2021.102181
EA MAY 2021
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA SO1ZJ
UT WOS:000658777300012
DA 2024-07-18
ER

PT J
AU Fan, Q
   Chen, JH
   Deborah, LJ
   Luo, M
AF Fan, Qing
   Chen, Jianhua
   Deborah, Lazarus Jegatha
   Luo, Min
TI A secure and efficient authentication and data sharing scheme for
   Internet of based on blockchain
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Authentication; Secure data transmission; Internet of Things (ioT);
   Blockchain
ID BATTLEFIELD THINGS; IOT; NETWORKS
AB Internet of Things (IoT) is a network convergence of multiple intelligent devices and advanced technologies aiming at connecting and exchanging data over the Internet. IoT is extensively applied in consumer, commercial, industrial, infrastructure and military spaces. With the prevalence of IoT applications, security issues such as identity authenticity and data privacy are increasingly become critical concerns. Authentication and confidential data sharing are the important measures towards secure IoT communication and applications. Blockchain is a burgeoning technology supporting for efficient authentication and secure data sharing. A secure and accountable data transmission scheme based on blockchain has been proposed by Hong et al. recently. But this scheme has security weaknesses of impersonation attack, man-in-the-middle attack, replay attack, denial of service attack (DoS) and key compromise attack. Thus we put forward an improved scheme to overcome the identified security flaws. Our scheme is provably secure and performance analysis shows that our scheme reduces 15.34% computation costs and 40.68% communication costs compared with Hong et al.'s scheme. Meanwhile, we also compare our scheme with other three recent and related researches, which finally indicates that our scheme realizes a well tradeoff between security and efficiency.
C1 [Fan, Qing; Chen, Jianhua] Wuhan Univ, Sch Math & Stat, Wuhan, Peoples R China.
   [Deborah, Lazarus Jegatha] Univ Coll Engn Tindivanam, Dept Comp Sci & Engn, Tindivanam, India.
   [Luo, Min] Wuhan Univ, Sch Cyber Sci & Engn, Wuhan, Peoples R China.
C3 Wuhan University; Wuhan University
RP Chen, JH (corresponding author), Wuhan Univ, Sch Math & Stat, Wuhan, Peoples R China.
EM qingfan_Cassie@whu.edu.cn; chenjh_ecc@163.com
OI DEBORAH, JEGATHA/0000-0001-8069-3801
FU National Natural Science Foundation of China [61932016, 61972294]
FX The work was supported by the National Natural Science Foundation of
   China (Nos. 61932016, 61972294) .
CR Abdelzaher T, 2018, COMPUTER, V51, P24, DOI 10.1109/MC.2018.2876048
   Al-Fuqaha A, 2015, IEEE COMMUN SURV TUT, V17, P2347, DOI 10.1109/COMST.2015.2444095
   Alaa M, 2017, J NETW COMPUT APPL, V97, P48, DOI 10.1016/j.jnca.2017.08.017
   Ali I, 2020, J SYST ARCHITECT, V103, DOI 10.1016/j.sysarc.2019.101692
   Ali I, 2019, J SYST ARCHITECT, V99, DOI 10.1016/j.sysarc.2019.101636
   Alzahrani B, 2020, J SYST ARCHITECT, V110, DOI 10.1016/j.sysarc.2020.101779
   [Anonymous], 2017, J CLEAN PROD
   Ashton K, 1999, INTERNET THINGSTHING
   Azmoodeh A, 2019, IEEE T SUST COMPUT, V4, P88, DOI 10.1109/TSUSC.2018.2809665
   Bagdadee AH, 2020, ADV INTELL SYST COMP, V1056, P443, DOI 10.1007/978-981-15-0199-9_38
   Calderoni L, 2019, J SYST ARCHITECT, V98, P413, DOI 10.1016/j.sysarc.2019.04.003
   Challa S, 2017, IEEE ACCESS, V5, P3028, DOI 10.1109/ACCESS.2017.2676119
   Cheng JF, 2018, J IND INF INTEGR, V10, P10, DOI 10.1016/j.jii.2018.04.001
   Chi JC, 2020, J NETW COMPUT APPL, V167, DOI 10.1016/j.jnca.2020.102710
   Choi J, 2019, PROCEEDINGS OF THE 9TH INTERNATIONAL CONFERENCE ON WEB INTELLIGENCE, MINING AND SEMANTICS (WIMS 2019), DOI 10.1145/3326467.3326496
   Choi KY, 2005, LECT NOTES COMPUT SC, V3574, P494
   Darcini SVP, 2020, INT CONF ADVAN COMPU, P606, DOI [10.1109/icaccs48705.2020.9074457, 10.1109/ICACCS48705.2020.9074457]
   Dhillon PK, 2017, INT J COMMUN SYST, V30, DOI 10.1002/dac.3323
   Eltayieb N, 2020, J SYST ARCHITECT, V102, DOI 10.1016/j.sysarc.2019.101653
   Gope P, 2019, IEEE INTERNET THINGS, V6, P580, DOI 10.1109/JIOT.2018.2846299
   Gubbi J, 2013, FUTURE GENER COMP SY, V29, P1645, DOI 10.1016/j.future.2013.01.010
   Guo Z., 2020, IEEE T AUTOMAT CONTR, P1
   Harbi Y, 2019, AD HOC NETW, V94, DOI 10.1016/j.adhoc.2019.101948
   Hategekimana F, 2020, J SYST ARCHITECT, V109, DOI 10.1016/j.sysarc.2020.101827
   Hong H, 2019, INT J DISTRIB SENS N, V15, DOI 10.1177/1550147719842725
   Hong S, 2020, PEER PEER NETW APPL, V13
   Hussain M, 2019, J SYST ARCHITECT, V101, DOI 10.1016/j.sysarc.2019.101655
   Iqbal A, 2018, SUSTAIN CITIES SOC, V38, P636, DOI 10.1016/j.scs.2018.01.044
   Jiang SH, 2020, J SYST ARCHITECT, V109, DOI 10.1016/j.sysarc.2020.101809
   Karati A, 2018, IEEE T IND INFORM, V14, P3701, DOI 10.1109/TII.2018.2794991
   Kim SH, 2017, I C INF COMM TECH CO, P861, DOI 10.1109/ICTC.2017.8190799
   Kyriazis D., 2013, 2013 IEEE 14th International Symposium on A World of Wireless, Mobile and Multimedia Networks (WoWMoM), P1
   Lao LH, 2020, ACM COMPUT SURV, V53, DOI 10.1145/3372136
   Li FG, 2016, TELECOMMUN SYST, V62, P111, DOI 10.1007/s11235-015-0065-y
   Li X, 2018, J NETW COMPUT APPL, V103, P194, DOI 10.1016/j.jnca.2017.07.001
   Lin J, 2017, IEEE INTERNET THINGS, V4, P1125, DOI 10.1109/JIOT.2017.2683200
   Lockl J, 2020, IEEE T ENG MANAGE, V67, P1256, DOI 10.1109/TEM.2020.2978014
   Mahmoud R, 2015, INT CONF INTERNET, P336, DOI 10.1109/ICITST.2015.7412116
   Makhdoom I, 2020, COMPUT SECUR, V88, DOI 10.1016/j.cose.2019.101653
   Mehmood A, 2017, AD HOC NETW, V55, P97, DOI 10.1016/j.adhoc.2016.10.007
   Mekala MS, 2017, 2017 INTERNATIONAL CONFERENCE ON MICROELECTRONIC DEVICES, CIRCUITS AND SYSTEMS (ICMDCS)
   Meng Y, 2018, IEEE WIREL COMMUN, V25, P53, DOI 10.1109/MWC.2017.1800100
   Mwitende G, 2020, J SYST ARCHITECT, V110, DOI 10.1016/j.sysarc.2020.101777
   Pawar P, 2020, MEASUREMENT, V152, DOI 10.1016/j.measurement.2019.107187
   Pointcheval D, 2000, J CRYPTOL, V13, P361, DOI 10.1007/s001450010003
   Raj P, 2020, BLOCKCHAIN IOT SECUR
   Ranjan AK, 2016, PROCEDIA COMPUT SCI, V89, P34, DOI 10.1016/j.procs.2016.06.006
   Raymond K.K, 2018, WIREL NETW, P1
   Rouse M., 2019, Internet of things (IoT) definition
   Ruan JH, 2019, IEEE WIREL COMMUN, V26, P56, DOI 10.1109/MWC.001.1900096
   Ruan JH, 2019, IEEE COMMUN MAG, V57, P90, DOI 10.1109/MCOM.2019.1800332
   Russell S, 2018, IEEE MILIT COMMUN C, P730, DOI 10.1109/MILCOM.2018.8599853
   Rymaszewska A, 2017, INT J PROD ECON, V192, P92, DOI 10.1016/j.ijpe.2017.02.016
   Saadeh M, 2016, 2016 CYBERSECURITY AND CYBERFORENSICS CONFERENCE (CCC), P28, DOI 10.1109/CCC.2016.22
   Sajjad I.A, 2020, 2020 INT C ENG EMERG, P1, DOI DOI 10.1109/ICEET48479.2020.9048198
   Sanyal S, 2015, APPL MULTIFACTOR AUT
   Saucan AA, 2020, IEEE INTERNET THINGS, V7, P10072, DOI 10.1109/JIOT.2020.2992509
   Serikawa S, 2019, WIREL NETW
   Shah J, 2020, PERVASIVE MOB COMPUT, V67, DOI 10.1016/j.pmcj.2020.101175
   Sodhro AH, 2019, IEEE WIREL COMMUN, V26, P10, DOI 10.1109/MWC.001.1900085
   Srivastava G., 2019, Communications in Computer and Information Science, P334
   Sutar SH, 2016, 2016 International Conference on Internet of Things and Applications (IOTA), P73, DOI 10.1109/IOTA.2016.7562698
   Vijayalakshmi A. Vithya, 2018, PROCEEDING INT C COM, P904
   Vimal PV, 2017, 2017 INTERNATIONAL CONFERENCE ON INTELLIGENT COMPUTING, INSTRUMENTATION AND CONTROL TECHNOLOGIES (ICICICT), P1514, DOI 10.1109/ICICICT1.2017.8342795
   Wan JF, 2018, IEEE COMMUN MAG, V56, P52, DOI 10.1109/MCOM.2018.1700629
   Wang J, 2019, J SYST ARCHITECT, V96, P53, DOI 10.1016/j.sysarc.2018.12.003
   Wazid M, 2019, J SYST ARCHITECT, V97, P185, DOI 10.1016/j.sysarc.2018.12.005
   Whitmore A, 2015, INFORM SYST FRONT, V17, P261, DOI 10.1007/s10796-014-9489-2
   Zhang YH, 2019, IEEE T IND INFORM, V15, P5099, DOI 10.1109/TII.2019.2894108
   Zhao BK, 2019, INT J DISTRIB SENS N, V15, DOI 10.1177/1550147719860390
NR 70
TC 34
Z9 34
U1 1
U2 50
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2021
VL 117
AR 102112
DI 10.1016/j.sysarc.2021.102112
EA APR 2021
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA SO1ZJ
UT WOS:000658777300014
DA 2024-07-18
ER

PT J
AU Nunez-Yanez, J
   Howard, N
AF Nunez-Yanez, Jose
   Howard, Neil
TI Energy-efficient neural networks with near-threshold processors and
   hardware accelerators
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Sub-threshold processor; Energy efficient; Edge computing; Neural
   network; Heterogeneous computing
AB Hardware for energy-efficient AI has received significant attention over the last years with both start-ups and large corporations creating products that compete at different levels of performance and power consumption. The main objective of this hardware is to offer levels of efficiency and performance that cannot be obtained with general-purpose processors or graphics processing units. In parallel, innovative hardware techniques such as near- and sub-threshold voltage processing have been revisited, capitalizing on the low-power requirements of deploying AI at the network edge. In this paper, we evaluate recent developments in hardware for energyefficient AI, focusing on inference in embedded systems at the network edge. We then explore a heterogeneous configuration that deploys a neural network that processes multiple independent inputs and deploys convolutional and LSTM (Long Short-Term Memory) layers. This heterogeneous configuration uses two devices with different performance/power characteristics connected with a feedback loop. It obtains energy reductions measured at 75% while simultaneously maintaining the level of inference accuracy.
C1 [Nunez-Yanez, Jose] Univ Bristol, Bristol, Avon, England.
   [Howard, Neil] Sensata Technol, Carrickfergus, North Ireland.
C3 University of Bristol
RP Nunez-Yanez, J (corresponding author), Univ Bristol, Bristol, Avon, England.
EM j.l.nunez-yanez@bristol.ac.uk
OI Nunez-Yanez, Jose/0000-0002-5153-5481
CR Amiri S, 2018, DES AUT TEST EUROPE, P419, DOI 10.23919/DATE.2018.8342046
   Anguita D., 2013, 21 EUROPEAN S ARTIFI
   Chen JS, 2019, P IEEE, V107, P1655, DOI 10.1109/JPROC.2019.2921977
   Eshratifar AE, 2021, IEEE T MOBILE COMPUT, V20, P565, DOI 10.1109/TMC.2019.2947893
   Farhoodfar A., 2019, P IEEE CONSUMER ELEC
   Flamand E, 2018, IEEE INT CONF ASAP, P69
   Hinton G., 2015, COMPUT SCI, V2
   Hsu LC, 2020, J SYST ARCHITECT, V111, DOI 10.1016/j.sysarc.2020.101831
   Jia Zhe, 2019, ABS191203413 ARXIV
   Jiang W, 2020, J SYST ARCHITECT, V110, DOI 10.1016/j.sysarc.2020.101775
   Liu YZ, 2019, PROCEEDINGS OF THE 2019 USENIX ANNUAL TECHNICAL CONFERENCE, P1025
   Mao JC, 2017, DES AUT TEST EUROPE, P1396, DOI 10.23919/DATE.2017.7927211
   Nikov K, 2015, PROCEEDINGS IEEE/IFIP 13TH INTERNATIONAL CONFERENCE ON EMBEDDED AND UBIQUITOUS COMPUTING 2015, P205, DOI 10.1109/EUC.2015.32
   Nunez-Yanez J, 2019, IEEE T COMPUT, V68, P676, DOI 10.1109/TC.2018.2879333
   Ordóñez FJ, 2016, SENSORS-BASEL, V16, DOI 10.3390/s16010115
   Park E, 2015, 2015 INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS (CODES+ISSS), P124, DOI 10.1109/CODESISSS.2015.7331375
   Song G., 2018, P NEURIPS
   Teerapittayanon S, 2016, INT C PATT RECOG, P2464, DOI 10.1109/ICPR.2016.7900006
   Weiss Karl, 2016, Journal of Big Data, V3, DOI 10.1186/s40537-016-0043-6
   Xu Z, 2020, J SYST ARCHITECT, V109, DOI 10.1016/j.sysarc.2020.101762
   Zhang Y, 2020, IEEE ACCESS, V8, P19033, DOI 10.1109/ACCESS.2020.2966827
   Zhao ZR, 2018, IEEE T COMPUT AID D, V37, P2348, DOI 10.1109/TCAD.2018.2858384
   Zhou Z, 2019, P IEEE, V107, P1738, DOI 10.1109/JPROC.2019.2918951
   Zhu J, 2020, IEEE ACCESS, V8, P83224, DOI 10.1109/ACCESS.2020.2988311
NR 24
TC 4
Z9 4
U1 0
U2 1
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUN
PY 2021
VL 116
AR 102062
DI 10.1016/j.sysarc.2021.102062
EA FEB 2021
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA SU7LX
UT WOS:000663315100008
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Jin, Y
   Xu, J
   Wu, SX
   Xu, LJ
   Yang, DJ
   Xia, KJ
AF Jin, Yong
   Xu, Jia
   Wu, Sixu
   Xu, Lijie
   Yang, Dejun
   Xia, Kaijian
TI Bus network assisted drone scheduling for sustainable charging of
   wireless rechargeable sensor network
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Wireless rechargeable sensor network; Bus network; Drone scheduling;
   Traveling salesman path problem; Submodular orienteering problem
ID ALGORITHM
AB Wireless Rechargeable Sensor Network (WRSN) is largely used in monitoring of environment and traffic, video surveillance and medical care, etc., and helps to improve the quality of urban life. However, it is challenging to provide the sustainable energy for sensors deployed in buildings, soil or other places, where it is hard to harvest the energy from environment. To address this issue, we design a new wireless charging system, which levers the bus network assisted drone in urban areas. We formulate the drone scheduling problem based on this new wireless charging system to minimize the total time cost of drone subject to all sensors can be charged under the energy constraint of drone. Then, we propose an approximation algorithm DSA for the energy tightened drone scheduling problem. To make the tasks of WRSN sustainable, we further formulate the drone scheduling problem with deadlines of sensors, and present the approximation algorithm DDSA to find the drone schedule with the maximal number of sensors charged by the drone before deadlines. Through the extensive simulations, we demonstrate that DSA can reduce the total time cost by 84.83% compared with Greedy Replenished Energy algorithm, and uses at most 5.98 times of the total time cost of optimal solution on average. Then, we also demonstrate that DDSA can increase the survival rate of sensors by 51.95% compared with Deadline Greedy Replenished Energy algorithm, and can obtain 77.54% survival rate of optimal solution on average.
C1 [Jin, Yong; Xu, Jia; Wu, Sixu; Xu, Lijie] Nanjing Univ Posts & Telecommun, Jiangsu Key Lab Big Data Secur & Intelligent Proc, Nanjing 210023, Jiangsu, Peoples R China.
   [Jin, Yong] Changshu Inst Technol, Sch Comp Sci & Engn, Changshu 215500, Jiangsu, Peoples R China.
   [Yang, Dejun] Colorado Sch Mines, Golden, CO 80401 USA.
   [Xia, Kaijian] Soochow Univ, Affiliated Changshu Hosp, Changshu 215500, Jiangsu, Peoples R China.
C3 Nanjing University of Posts & Telecommunications; Changshu Institute of
   Technology; Colorado School of Mines; Soochow University - China
RP Xu, J (corresponding author), Nanjing Univ Posts & Telecommun, Jiangsu Key Lab Big Data Secur & Intelligent Proc, Nanjing 210023, Jiangsu, Peoples R China.
EM 2018070263@njupt.edu.cn; xujia@njupt.edu.cn; 1019041115@njupt.edu.cn;
   xujia@njupt.edu.cn; djyang@mines.edu; kjxia@suda.edu.cn
RI Yang, Dejun/AAO-4817-2020; Xu, Lijie/J-5190-2016
OI Yang, Dejun/0000-0002-1811-4423; 
FU NSFC, China [61872193, 62072254]; Postgraduate Research & Practice
   Innovation Program of Jiangsu Province, China [SJKY190760]; Natural
   Science Foundation of the Jiangsu Higher Education Institutions of China
   [19KJB520020]; NSF, USA [1717315]
FX This work was supported in part by the NSFC, China under grants No.
   61872193 and 62072254, Postgraduate Research & Practice Innovation
   Program of Jiangsu Province, China under grant No. SJKY190760, Natural
   Science Foundation of the Jiangsu Higher Education Institutions of China
   under grant No. 19KJB520020, and NSF, USA under grant No. 1717315.
CR Adu-Manu KS, 2018, ACM T SENSOR NETWORK, V14, DOI 10.1145/3183338
   Anisi MH, 2015, PRECIS AGRIC, V16, P216, DOI 10.1007/s11119-014-9371-8
   Bansal N., 2004, P 36 ANN ACM S THEOR, P166, DOI DOI 10.1145/1007352.1007385
   Caillouet C, 2019, IFIP WIREL DAY, DOI 10.1109/wd.2019.8734203
   Chekuri C, 2005, ANN IEEE SYMP FOUND, P245, DOI 10.1109/SFCS.2005.9
   Chen S., 2015, P IEEE 82 VEH TECHN, P501
   Chen T., 2014, P IEEE 11 INT C MOB, P1
   Choi SY, 2015, IEEE J EM SEL TOP P, V3, P18, DOI 10.1109/JESTPE.2014.2343674
   Cormen T.H., 2009, Introduction to Algorithms, P651
   Detweiler C., 2016, WIRELESS POWER TRANS, P433
   Faustine Anthony., 2014, Wireless Sensor Network, V6, P281, DOI DOI 10.4236/WSN.2014.612027
   Garey M.R., 1979, COMPUTERS INTRACTABI
   Hassija V, 2020, COMPUT COMMUN, V149, P51, DOI 10.1016/j.comcom.2019.09.021
   HASSIN R, 1992, MATH OPER RES, V17, P36, DOI 10.1287/moor.17.1.36
   He SB, 2011, IEEE INFOCOM SER, P2006, DOI 10.1109/INFCOM.2011.5935007
   Hu XY, 2013, COMPUT-AIDED CIV INF, V28, P193, DOI 10.1111/j.1467-8667.2012.00781.x
   Jin Y., 2020, IEEE T INTELL TRANSP, V2020, P1
   Lam F, 2008, MATH PROGRAM, V113, P39, DOI 10.1007/s10107-006-0046-8
   Lazarescu MT, 2013, IEEE J EM SEL TOP C, V3, P45, DOI 10.1109/JETCAS.2013.2243032
   Long T, 2018, IEEE COMMUN MAG, V56, P22, DOI 10.1109/MCOM.2017.1700454
   Lou W., 2013, IEEE WCNC, V20, P140
   Muñoz-Gea JP, 2013, J SYST ARCHITECT, V59, P923, DOI 10.1016/j.sysarc.2013.08.002
   Somasundara AA, 2004, REAL TIM SYST SYMP P, P296, DOI 10.1109/REAL.2004.31
   Sudevalayam S, 2011, IEEE COMMUN SURV TUT, V13, P443, DOI 10.1109/SURV.2011.060710.00094
   Trotta A, 2018, IEEE INFOCOM SER, P1043, DOI 10.1109/INFOCOM.2018.8485863
   Trotta A, 2018, IEEE T ROBOT, V34, P883, DOI 10.1109/TRO.2018.2839087
   Wang H., 2019, P INT C ART INT COMP, P258
   Wang X., 2019, P IEEE INFOCOM
   Wu T., 2019, The beijing climate center climate system model
   Wu T, 2018, COMPUT NETW, V145, P107, DOI 10.1016/j.comnet.2018.07.004
   YEN JY, 1970, Q APPL MATH, V27, P526, DOI 10.1090/qam/253822
   Zhang Z, 2017, WATER RESOUR RES, V53, P6626, DOI 10.1002/2016WR018825
   Zhou JL, 2019, IEEE T IND ELECTRON, V66, P4097, DOI 10.1109/TIE.2018.2864515
   Zhou PZ, 2019, IEEE INFOCOM SER, P1828, DOI [10.1109/INFOCOM.2019.8737505, 10.1109/infocom.2019.8737505]
   Zorbas D, 2018, IEEE CONF COMPUT, P628
NR 35
TC 23
Z9 23
U1 5
U2 36
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUN
PY 2021
VL 116
AR 102059
DI 10.1016/j.sysarc.2021.102059
EA FEB 2021
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA SU7LX
UT WOS:000663315100019
OA Bronze
DA 2024-07-18
ER

PT J
AU Ghosh, P
   Eisele, S
   Dubey, A
   Metelko, M
   Madari, I
   Volgyesi, P
   Karsai, G
AF Ghosh, Purboday
   Eisele, Scott
   Dubey, Abhishek
   Metelko, Mary
   Madari, Istvan
   Volgyesi, Peter
   Karsai, Gabor
TI Designing a decentralized fault-tolerant software framework for smart
   grids and its applications
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT 22nd IEEE International Symposium on Real-Time Distributed Computing
   (ISORC)
CY MAY 07-09, 2019
CL Valencia, SPAIN
SP IEEE, IEEE Comp Soc
DE Component; Fault tolerance; Distributed systems; Smart grid
AB The vision of the 'Smart Grid' anticipates a distributed real-time embedded system that implements various monitoring and control functions. As the reliability of the power grid is critical to modern society, the software supporting the grid must support fault tolerance and resilience of the resulting cyber-physical system. This paper describes the fault-tolerance features of a software framework called Resilient Information Architecture Platform for Smart Grid (RIAPS). The framework supports various mechanisms for fault detection and mitigation and works in concert with the applications that implement the grid-specific functions. The paper discusses the design philosophy for and the implementation of the fault tolerance features and presents an application example to show how it can be used to build highly resilient systems.
C1 [Ghosh, Purboday; Eisele, Scott; Dubey, Abhishek; Metelko, Mary; Madari, Istvan; Volgyesi, Peter; Karsai, Gabor] Vanderbilt Univ, Inst Software Integrated Syst, Nashville, TN 37212 USA.
C3 Vanderbilt University
RP Ghosh, P (corresponding author), Vanderbilt Univ, Inst Software Integrated Syst, Nashville, TN 37212 USA.
EM purboday.ghosh@vanderbilt.edu
RI Karsai, Gabor/GSN-1874-2022
OI Karsai, Gabor/0000-0001-7775-9099; Volgyesi, Peter/0000-0002-7478-4317;
   Dubey, Abhishek/0000-0002-0168-4948; Metelko, Mary/0000-0002-8449-6407
FU Advanced Research Projects Agency-Energy (ARPA-E), U.S. Department of
   Energy [DE-AR0000666]; Siemens, CT
FX This work was funded in part by the Advanced Research Projects
   Agency-Energy (ARPA-E), U.S. Department of Energy, under Award Number
   DE-AR0000666 and a grant from Siemens, CT. The views and opinions of
   authors expressed herein do not necessarily state or reflect those of
   the US Government or any agency thereof or of Siemens, CT.
CR [Anonymous], 15882008 IEEE
   AWS, 2016, SUMM AM DYNAMODB SER
   Brewer E, 2012, COMPUTER, V45, P23, DOI 10.1109/MC.2012.37
   Chassin DP, 2008, TRANS DISTRIB CONF, P1213
   Ciraci S., 2014, P S THEORY MODELING, P1
   Cockroft CH, 2011, NETFLIX BLOG
   Cucinotta T, 2009, IEEE T IND INFORM, V5, P267, DOI 10.1109/TII.2009.2027013
   Dubey A, 2019, IEEE EMBED SYST LETT, V11, P34, DOI 10.1109/LES.2018.2845854
   E.P.R. Institute, NEED GRID OP SYST FA
   Eisele S, 2017, 2017 IEEE 20TH INTERNATIONAL SYMPOSIUM ON REAL-TIME DISTRIBUTED COMPUTING (ISORC), P125, DOI 10.1109/ISORC.2017.22
   EPRI, 2014, 3002002859 EPRI
   Hanmer Robert., 2007, PATTERNS FAULT TOLER
   Hintjens P., 2013, ZeroMQ: Messaging for Many Applications
   Laszka A, 2018, INT C PAR DISTRIB SY, P918, DOI [10.1109/PADSW.2018.8645001, 10.1109/ICPADS.2018.00123]
   Lutes R., 2015, TECHNICAL REPORT
   MILLS DL, 1991, IEEE T COMMUN, V39, P1482, DOI 10.1109/26.103043
   Monti A., 2010, Proceedings of the 2010 Conference-Seminar. International School on Nonsinusoidal Currents and Compensation (ISNCC 2010), P46, DOI 10.1109/ISNCC.2010.5524469
   OMG, 2007, DAT DISTR SERV SPEC
   Ongaro Diego, 2014, 2014 USENIX ANN TECH, P305, DOI DOI 10.1007/0-387-34805-0_21
   Panahi M, 2012, THEORETICAL AND ANALYTICAL SERVICE-FOCUSED SYSTEMS DESIGN AND DEVELOPMENT, P328, DOI 10.4018/978-1-4666-1767-4.ch017
   Quigley M, 2009, IEEE INT CONF ROBOT, P3604
   Townend P, 2007, HASE 2007: 10TH IEEE HIGH ASSURANCE SYSTEMS ENGINEERING SYMPOSIUM, PROCEEDINGS, P35, DOI 10.1109/HASE.2007.56
   UCA International Users Group, 2019, OP FIELD MESS BUS
   VARDA K., 2013, Capn proto: Introduction
   Volgyesi Peter, 2017, 2017 International Symposium on Rapid System Prototyping (RSP), P57, DOI 10.1145/3130265.3130325
NR 25
TC 7
Z9 7
U1 1
U2 7
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29a, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2020
VL 109
AR 101759
DI 10.1016/j.sysarc.2020.101759
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA OA2QK
UT WOS:000577636500006
OA Green Submitted, Bronze
DA 2024-07-18
ER

PT J
AU Bao, C
   Zhang, SC
AF Bao, Chong
   Zhang, Shancong
TI Algorithm-based fault tolerance for discrete wavelet transform
   implemented on GPUs
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Forward DWT; Silent data corruption (SDC); ABFT; Single event upsets
   (SEU); Matrix description; Checksum
ID SCHEME
AB An important application for discrete wavelet transform (DWT) is the image compression such as the JPEG2000 Standard, and GPU is a good choice for the implementation of the DWT. For the application of image compression in the space environment, this paper has discussed the fault tolerance for the forward DWT (FDWT) implemented on GPUs, to deal with the silent data corruption (SDC) errors caused by single event upsets (SEUs). This paper has analyzed the matrix descriptions for the procedures of the forward DWT in the JPEG2000 Standard. Using the matrix descriptions, the propagation of SDC errors in the multi-level forward DWT has been analyzed, and an algorithm-based fault tolerance (ABFT) method has been proposed, in addition, by analyzing the relationship between the data type and the SDC errors, an on-line fast error detection and correction method has been proposed to suppress the propagation of the logical value overflow errors. Finally, the performance of the program with ABFT has been evaluated and the overhead of memory space caused by the checksum data has been further analyzed.
C1 [Bao, Chong] Chinese Acad Sci, Univ Chinese Acad Sci, Technol & Engn Ctr Space Utilizat, Satellite Bldg,Zhichun Rd, Beijing, Peoples R China.
   [Zhang, Shancong] Chinese Acad Sci, Technol & Engn Ctr Space Utilizat, 9 Dengzhuang South Rd, Beijing, Peoples R China.
C3 Chinese Academy of Sciences; Technology & Engineering Center for Space
   Utilization, CAS; University of Chinese Academy of Sciences, CAS;
   Chinese Academy of Sciences; Technology & Engineering Center for Space
   Utilization, CAS
RP Bao, C (corresponding author), Chinese Acad Sci, Univ Chinese Acad Sci, Technol & Engn Ctr Space Utilizat, Satellite Bldg,Zhichun Rd, Beijing, Peoples R China.
EM 17148897@qq.com; sam.zhang@ucas.com.cn
CR [Anonymous], 2007, IMAIM DAT COMPR INF
   [Anonymous], 2015, NVIDIA XAV SER SYST
   [Anonymous], 2016, TEGR X1 MOB PROC TEC
   [Anonymous], 2015, CUDA RUNTIME API REF
   [Anonymous], 2017, NVIDIA PARK SER SOC
   Braun C, 2014, I C DEPEND SYS NETWO, P443, DOI 10.1109/DSN.2014.48
   Chen JY, 2016, INT PARALL DISTRIB P, P993, DOI 10.1109/IPDPS.2016.81
   Chong Ding, 2011, 2011 IEEE 9th International Symposium on Parallel and Distributed Processing with Applications (ISPA), P311, DOI 10.1109/ISPA.2011.50
   Ciznicki M., 2013, GPU BASED IMPLEMENTA
   Constantinescu C, 2003, IEEE MICRO, V23, P14, DOI 10.1109/MM.2003.1225959
   Fang B, 2012, 2012 SC COMPANION: HIGH PERFORMANCE COMPUTING, NETWORKING, STORAGE AND ANALYSIS (SCC), P1502, DOI 10.1109/SC.Companion.2012.288
   de Oliveira DAG, 2016, IEEE T COMPUT, V65, P791, DOI 10.1109/TC.2015.2444855
   HUANG KH, 1984, IEEE T COMPUT, V33, P518, DOI 10.1109/TC.1984.1676475
   Ikuzawa T, 2016, J PARALLEL DISTR COM, V93-94, P44, DOI 10.1016/j.jpdc.2016.03.010
   *ISO IEC, 2016, 154441 ISOIEC
   Jia Y., 2013, CPU GPU HYBRID BIDIA, DOI [10.1145/2530268.2530270., DOI 10.1145/2530268.2530270]
   Jiang H, 2013, INT J NETW DISTRIB C, V1, P196
   Khemiri R, 2014, 2014 1ST INTERNATIONAL CONFERENCE ON ADVANCED TECHNOLOGIES FOR SIGNAL AND IMAGE PROCESSING (ATSIP 2014), P111, DOI 10.1109/ATSIP.2014.6834587
   Lijun W., 1995, SPACECRAFT ENG, P20
   Marcellin D.S.T.W., 2002, JPEG2000 IMAGE COMPR, DOI [10.1007/978-1-4615-0799-4., DOI 10.1007/978-1-4615-0799-4]
   NVIDIA, 2019, EMB SYST DEV KITS MO
   Rech P, 2013, IEEE INT ON LINE, P244, DOI 10.1109/IOLTS.2013.6604091
   Redinbo GR, 2004, IEEE T COMPUT, V53, P1291, DOI 10.1109/TC.2004.74
   Sato Y, 2013, 2013 IEEE CONGRESS ON EVOLUTIONARY COMPUTATION (CEC), P2602
   Shi L., 2014, HYBRID CPU GPU CHECK, P470, DOI [10.1007/978-3-642-53962-6_42., DOI 10.1007/978-3-642-53962-6_42]
   Sweldens W, 1998, SIAM J MATH ANAL, V29, P511, DOI 10.1137/S0036141095289051
   Quan TM, 2014, IEEE IMAGE PROC, P1238, DOI 10.1109/ICIP.2014.7025247
   van der Laan WJ, 2011, IEEE T PARALL DISTR, V22, P132, DOI 10.1109/TPDS.2010.143
   Wunderlich HJ, 2013, IEEE INT ON LINE, P240, DOI 10.1109/IOLTS.2013.6604090
   Zhang YL, 2013, 2013 IEEE/ACIS 12TH INTERNATIONAL CONFERENCE ON COMPUTER AND INFORMATION SCIENCE (ICIS), P161, DOI 10.1109/ICIS.2013.6607834
   Zuras D., 2008, 7542008 IEEE, V754-2008, P1, DOI [DOI 10.1109/IEEESTD.2008.4610935, DOI 10.1109/IEEESTD.2008.5976968]
NR 31
TC 6
Z9 7
U1 1
U2 8
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2020
VL 108
AR 101823
DI 10.1016/j.sysarc.2020.101823
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA NO2QF
UT WOS:000569328400008
DA 2024-07-18
ER

PT J
AU Guo, CH
   Fu, ZC
   Zhang, ZY
   Ren, SP
   Sha, L
AF Guo, Chunhui
   Fu, Zhicheng
   Zhang, Zhenyu
   Ren, Shangping
   Sha, Lui
TI A framework for supporting the development of verifiably safe medical
   best practice guideline systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Medical guideline models; Runtime verification; Validation and
   verification; Medical cyber-physical systems
ID CLINICAL GUIDELINES; FORMAL VERIFICATION; MODEL CHECKING; VALIDATION;
   KNOWLEDGE; SOFTWARE
AB Improving safety of patient care is an ultimate objective for medical systems. Though many medical best practice guidelines exist and are in hospital handbooks, they are often lengthy and difficult for medical professionals to remember and apply clinically. Hence, developing safe medical best practice guideline systems is an urgent need. The paper presents a framework to support the development of verifiably safe medical best practice guideline systems. The framework facilitates medical professionals participation in computer modeling, clinical validation, formal verification and root cause identification of safety failures at both model and code levels. To implement the framework, our strategies are to maximally utilize existing models/tools designed for validation and verification respectively, but build bridges among different selected models/tools. In particular, we use statechart tool to build statechart models for medical best practice guidelines and use statechart models to interact with medical professionals for clinical validations. The statechart models are then automatically transformed to verifiable models by the framework so that the safety properties can be formally verified. The computer models that are both validated by medical professionals and verified by formal verification tools are then used to generate computer executable code. To improve code level safety, the framework further transforms safety properties specified at the model level to runtime code monitors to ensure that these safety properties are complied at runtime. We use a simplified version of cardiac arrest treatment scenario provided to our team by Carle Foundation Hospital as a case study to evaluate the framework in developing a verifiably safe medical system. (C) 2019 Elsevier B.V. All rights reserved.
C1 [Guo, Chunhui; Fu, Zhicheng; Ren, Shangping] IIT, Dept Comp Sci, Chicago, IL 60616 USA.
   [Guo, Chunhui; Zhang, Zhenyu; Ren, Shangping] San Diego State Univ, Dept Comp Sci, San Diego, CA 92182 USA.
   [Sha, Lui] Univ Illinois, Dept Comp Sci, Urbana, IL 61801 USA.
C3 Illinois Institute of Technology; California State University System;
   San Diego State University; University of Illinois System; University of
   Illinois Urbana-Champaign
RP Guo, CH (corresponding author), IIT, Dept Comp Sci, Chicago, IL 60616 USA.
EM cguo13@hawk.iit.edu; zfu11@hawk.iit.edu; zzhang4430@sdsu.edu;
   sren@sdsu.edu; lrs@illinois.edu
RI Ren, Shangping/B-5683-2019
FU NSF [CNS 1545002, CNS 1842710, CNS 1545008]
FX This work is supported in part by NSF CNS 1842710, NSF CNS 1545008, and
   NSF CNS 1545002
CR [Anonymous], [No title captured]
   [Anonymous], [No title captured]
   [Anonymous], [No title captured]
   [Anonymous], [No title captured]
   [Anonymous], 2007, Software for Dependable Systems: Sufficient Evidence?
   [Anonymous], [No title captured]
   [Anonymous], [No title captured]
   [Anonymous], 2017, ARCH@ CPSWeek
   [Anonymous], [No title captured]
   [Anonymous], [No title captured]
   Avrunin GeorgeS., 2010, P 1 ACM INT HLTH INF, P316
   Balser M., 2002, Proc. of the 6th Biennial World Conference on Integrated Design and Process Technology, V5, P1
   Barringer H, 2010, J LOGIC COMPUT, V20, P675, DOI 10.1093/logcom/exn076
   Bayazit AA, 2005, IEEE IC CAD, P1052, DOI 10.1109/ICCAD.2005.1560217
   Behrmann G, 2004, LECT NOTES COMPUT SC, V3185, P200
   Carayon P., 2011, HDB HUMAN FACTORS ER
   Chen B, 2008, ICSE'08 PROCEEDINGS OF THE THIRTIETH INTERNATIONAL CONFERENCE ON SOFTWARE ENGINEERING, P623, DOI 10.1145/1368088.1368175
   Chen B, 2018, J SYST ARCHITECT, V88, P120, DOI 10.1016/j.sysarc.2018.06.002
   Chen F, 2005, LECT NOTES COMPUT SC, V3440, P546
   Chen F, 2004, LECT NOTES COMPUT SC, V3308, P357
   Chen F, 2007, OOPSLA: 22ND INTERNATIONAL CONFERENCE ON OBJECT-ORIENTED PROGRAMMING, SYSTEMS, LANGUAGES, AND APPLICATIONS, PROCEEDINGS, P569
   Christov S, 2008, LECT NOTES COMPUT SC, V5002, P118
   Christov SC, 2013, INT WORK SOFTW, P50, DOI 10.1109/SEHC.2013.6602478
   Chunhui Guo, 2016, 2016 ACM/IEEE 7th International Conference on Cyber-Physical Systems (ICCPS), P1, DOI 10.1109/ICCPS.2016.7479121
   Clarke EM, 1999, MODEL CHECKING, P1
   Cortés LA, 2003, J SYST ARCHITECT, V49, P571, DOI 10.1016/S1383-7621(03)00096-1
   David A, 2002, LECT NOTES COMPUT SC, V2306, P218
   Duftschmid G, 2001, ARTIF INTELL MED, V22, P23, DOI 10.1016/S0933-3657(00)00098-1
   Fathabadi AS, 2018, J SYST ARCHITECT, V82, P12, DOI 10.1016/j.sysarc.2017.12.001
   Fox J, 1998, ARTIF INTELL MED, V14, P157, DOI 10.1016/S0933-3657(98)00021-9
   Furfaro A, 2009, INNOV SYST SOFTW ENG, V5, P117, DOI 10.1007/s11334-009-0085-4
   Gawanmeh A, 2008, J SYST ARCHITECT, V54, P15, DOI 10.1016/j.sysarc.2007.03.007
   Godefroid P., 1997, Conference Record of POPL '97: The 24th ACM SIGPLAN-SIGACT Symposium on Principles of Programming Languages, P174, DOI 10.1145/263699.263717
   Godefroid P, 1997, LECT NOTES COMPUT SC, V1254, P476
   Guo CH, 2019, IEEE INTERNET THINGS, V6, P6276, DOI 10.1109/JIOT.2018.2879475
   Guo CH, 2017, COMP MED SY, P117, DOI 10.1109/CBMS.2017.14
   HAREL D, 1987, SCI COMPUT PROGRAM, V8, P231, DOI 10.1016/0167-6423(87)90035-9
   Havelund K., 2000, Int. J. Softw. Tools Technol. Transfer, V2, P366, DOI [DOI 10.1007/S100090050043, 10.1007/s100090050043]
   Holzmann GJ, 1997, IEEE T SOFTWARE ENG, V23, P279, DOI 10.1109/32.588521
   Jersak M, 2003, DESIGNERS FORUM: DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, P45
   Jiang Y, 2019, ACM TRANS CYBER-PHYS, V3, DOI 10.1145/3078623
   Jiang Y, 2017, IEEE T IND INFORM, V13, P1900, DOI 10.1109/TII.2016.2573762
   Jiansheng Xing, 2010, 2010 Tenth International Conference on Application of Concurrency to System Design (ACSD 2010), P47, DOI 10.1109/ACSD.2010.21
   Kang W, 2013, COMP MED SY, P143, DOI 10.1109/CBMS.2013.6627779
   Kim C., 2010, P 1 ACMIEEE ICCPS, P149, DOI DOI 10.1145/1795194.1795215
   Kim M, 2004, FORM METHOD SYST DES, V24, P129, DOI 10.1023/B:FORM.0000017719.43755.7c
   King AL, 2013, 2013 IEEE 1ST INTERNATIONAL CONFERENCE ON CYBER-PHYSICAL SYSTEMS, NETWORKS, AND APPLICATIONS (CPSNA), P1, DOI 10.1109/CPSNA.2013.6614238
   Kouskoulas Y., 2013, PROC 16 INT C HYBRID, P263, DOI [10.1145/2461328.2461369, DOI 10.1145/2461328.2461369]
   Laurent Odile, 2010, Proceedings of the Third IEEE International Conference on Software Testing, Verification and Validation (ICST 2010), P1, DOI 10.1109/ICST.2010.38
   Lee I, 2012, P IEEE, V100, P75, DOI 10.1109/JPROC.2011.2165270
   Loveland D.W., 1978, FUNDAMENTAL STUDIES
   Murugesan A, 2017, LECT NOTES COMPUT SC, V9062, P96, DOI 10.1007/978-3-319-63194-3_7
   Murugesan A, 2014, ACM IEEE INT CONF CY, P139, DOI 10.1109/ICCPS.2014.6843718
   Neumar RW, 2015, CIRCULATION, V132, pS315, DOI 10.1161/CIR.0000000000000252
   Nobakht M., 2013, the Eighth International Conference on Software Engineering Advances (ICSEA 2013), P79
   Osterweil LJ, 2007, INT FED INFO PROC, V244, P267
   Osterweil LJ, 2010, LECT NOTES BUS INF, V43, P647
   Pajic M, 2014, ACM T EMBED COMPUT S, V13, DOI 10.1145/2584651
   Pajic M, 2014, IEEE T IND INFORM, V10, P3, DOI 10.1109/TII.2012.2226594
   Patel VL, 1998, J AM MED INFORM ASSN, V5, P467, DOI 10.1136/jamia.1998.0050467
   Peters DK, 2002, IEEE T SOFTWARE ENG, V28, P146, DOI 10.1109/32.988496
   Rahmaniheris M, 2016, COMP MED SY, P100, DOI 10.1109/CBMS.2016.12
   Romdhani M., 1995, Proceedings. Sixth IEEE International Workshop on Rapid System Prototyping. Shortening the Path from Specification to Prototype (Cat. No.95TB8078), P62, DOI 10.1109/IWRSP.1995.518572
   Sanjian Chen, 2015, IFAC - Papers Online, V48, P211, DOI 10.1016/j.ifacol.2015.11.177
   Silva LC, 2015, SENSORS-BASEL, V15, P27625, DOI 10.3390/s151127625
   Smed J., 2006, ALGORITHMS NETWORKIN
   Terenziani P, 2004, STUD HEALTH TECHNOL, V101, P162
   Tu SW, 2001, STUD HEALTH TECHNOL, V84, P280
   Watterson C, 2007, IET SOFTW, V1, P172, DOI 10.1049/iet-sen:20060076
   Whittle J., 2005, Software and Systems Modeling, P71, DOI DOI 10.1007/S10270-004-0067-9
   Wu PL, 2015, PROCEEDINGS 41ST EUROMICRO CONFERENCE ON SOFTWARE ENGINEERING AND ADVANCED APPLICATIONS SEAA 2015, P464, DOI 10.1109/SEAA.2015.27
   Wu PL, 2014, EUROMICRO CONF PROC, P183, DOI 10.1109/SEAA.2014.10
   Yu HF, 2013, J SYST ARCHITECT, V59, P1157, DOI 10.1016/j.sysarc.2013.08.004
   Zhang HT, 2017, J SYST ARCHITECT, V81, P7, DOI 10.1016/j.sysarc.2017.09.008
NR 74
TC 3
Z9 3
U1 0
U2 3
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29a, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAR
PY 2020
VL 104
AR 101693
DI 10.1016/j.sysarc.2019.101693
PG 18
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA LE5TX
UT WOS:000526784200002
OA Bronze
DA 2024-07-18
ER

PT J
AU Yan, KG
   Tan, JWJ
   Fu, X
AF Yan, Kaige
   Tan, Jingweijia
   Fu, Xin
TI Improving energy efficiency of mobile devices by characterizing and
   exploring user behaviors
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Mobile; User behavior; QoS
AB Nowadays, mobile devices have become the prevailing computation platform. Due to their battery-constraint nature, delivering excellent user experience with low energy consumption is highly desirable for mobile devices. Past researches on optimizing the energy efficiency for mobile devices are at either too high or too low levels. The former can explore different QoS requirements for applications, while the latter can model the interaction details. To get both advantages, we target a level in the middle, i.e., user behavior level. In this work, we characterize user behaviors, analyze their QoS requirements and propose corresponding QoS models for each behavior type. Then, we introduce U-ACT, a user behavior aware power management framework, which can optimize CPU frequencies for all different behavior types. Our evaluation shows the proposed framework can achieve up to 62% combined improvement, i.e., the summation of QoS and energy improvements in percentage, comparing with the state-of-the-art governors.
C1 [Yan, Kaige] Jilin Univ, Coll Commun Engn, Changchun, Jilin, Peoples R China.
   [Tan, Jingweijia] Jilin Univ, Coll Comp Sci & Technol, Changchun, Jilin, Peoples R China.
   [Fu, Xin] Univ Houston, Dept Elect & Comp Engn, Houston, TX 77004 USA.
C3 Jilin University; Jilin University; University of Houston System;
   University of Houston
RP Yan, KG (corresponding author), Jilin Univ, Coll Commun Engn, Changchun, Jilin, Peoples R China.
EM yankaige@jlu.edu.cn
RI Fu, Xin/ACZ-0627-2022
FU Jilin Scientific and Technological Development Program [20190201189JC,
   20180101046JC, 20190701016GH]; National Natural Science Foundation of
   China [61802143]; National Science Foundation [CCF-1619243, CCF-1537085,
   CCF-1537062]
FX The work is supported in part by Jilin Scientific and Technological
   Development Program under Grant No. 20190201189JC, No. 20180101046JC,
   20190701016GH, and National Natural Science Foundation of China under
   Grant No. 61802143. This research is also partially supported by
   National Science Foundation grants CCF-1619243, CCF-1537085(CAREER),
   CCF-1537062.
CR [Anonymous], 2000, BUT CON MUS
   [Anonymous], 2014, P 15 WORKSH MOB COMP, DOI DOI 10.1145/2565585.2565595
   Benjamin Gaudette C. J. W., 2016, HIGH PERF COMP ARCH
   Binkert Nathan, 2011, Computer Architecture News, V39, P1, DOI 10.1145/2024716.2024718
   Halpern M, 2015, INT SYM PERFORM ANAL, P215, DOI 10.1109/ISPASS.2015.7095807
   Huang G, 2017, IEEE T MOBILE COMPUT, V16, P2913, DOI 10.1109/TMC.2017.2651823
   Huang YB, 2014, INT SYM PERFORM ANAL, P45, DOI 10.1109/ISPASS.2014.6844460
   Kim Y, 2017, ICCAD-IEEE ACM INT, P683, DOI 10.1109/ICCAD.2017.8203843
   Kim Y, 2015, ICCAD-IEEE ACM INT, P605, DOI 10.1109/ICCAD.2015.7372625
   Lautner D, 2018, J SYST ARCHITECT, V88, P65, DOI 10.1016/j.sysarc.2018.05.009
   Muhuri PK, 2018, IEEE T FUZZY SYST, V26, P2311, DOI 10.1109/TFUZZ.2017.2773020
   Nakagawa T., 2012, 2012 IEEE 1st Global Conference on Consumer Electronics (GCCE 2012), P304, DOI 10.1109/GCCE.2012.6379610
   Shingari D, 2018, INT SYM PERFORM ANAL, P64, DOI 10.1109/ISPASS.2018.00015
   Shye Alex, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P168, DOI 10.1145/1669112.1669135
   Tang WD, 2019, J SYST ARCHITECT, V94, P1, DOI 10.1016/j.sysarc.2019.02.001
   van der Hooft J, 2016, IEEE COMMUN LETT, V20, P2177, DOI 10.1109/LCOMM.2016.2601087
   Yan K., 2016, IEEE/ACM International Symposium on Microarchitecture (MICRO), P1
   Yan KG, 2015, PROCEEDINGS OF THE 48TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO-48), P713, DOI 10.1145/2830772.2830786
   Yoon C, 2017, J SYST ARCHITECT, V81, P17, DOI 10.1016/j.sysarc.2017.10.001
   Zhang HB, 2017, 50TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), P517, DOI 10.1145/3123939.3123948
   Zhu YH, 2015, INT S HIGH PERF COMP, P137, DOI 10.1109/HPCA.2015.7056028
NR 21
TC 11
Z9 11
U1 2
U2 5
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2019
VL 98
BP 126
EP 134
DI 10.1016/j.sysarc.2019.07.004
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA IZ6BH
UT WOS:000487166300011
OA Bronze
DA 2024-07-18
ER

PT J
AU Ficco, M
   Palmieri, F
AF Ficco, Massimo
   Palmieri, Francesco
TI Leaf: An open-source cybersecurity training platform for realistic
   edge-IoT scenarios
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Cybersecurity; Cyber range; Training; Security assessment;
   Cyber-challenge; Capture-the-flag; Edge-IoT simulation
ID SECURITY; INTERNET; SIMULATION; CHALLENGES; THINGS; CLOUD; MANAGEMENT;
   PRIVACY; TRUST
AB The complexity of current cyber infrastructures requires specialized security-oriented skills to be acquired by a variety of different actors, in order to defend critical systems and sensitive data against emerging security threats and attacks. In order to facilitate this process, advanced cybersecurity education and training programs should be considered, as well as platforms and tools for simulating realistic training scenarios should be exploited. This paper presents an open-source solution for simulating cyber infrastructures, and reproducing realistic Internet of Things (IoT) scenarios, with specific focus on Edge applications. It can be used for the implementation of new cooperative and competitive cybersecurity training exercises and skills for different application domains, as well as validate solutions that can be used to prevent, detect, mitigate, recovery, and evaluate the attack impact.
C1 [Ficco, Massimo] Univ Campania Luigi Vanvitelli, Dept Engn, Via Roma 29, I-181031 Aversa, CE, Italy.
   [Palmieri, Francesco] Univ Salerno, Dept Comp Sci, Fisciano, Italy.
C3 Universita della Campania Vanvitelli; University of Salerno
RP Ficco, M (corresponding author), Univ Campania Luigi Vanvitelli, Dept Engn, Via Roma 29, I-181031 Aversa, CE, Italy.
EM massimo.ficco@unicampania.it; fpalmieri@unisa.it
RI Palmieri, Francesco/AAT-9080-2020; Ficco, Massimo/Y-1239-2019
OI Palmieri, Francesco/0000-0003-1760-5527; 
CR Alaba FA, 2017, J NETW COMPUT APPL, V88, P10, DOI 10.1016/j.jnca.2017.04.002
   [Anonymous], 2017, RESILIENCE DETERRENC
   [Anonymous], 2017, COST CYBER CRIME STU
   [Anonymous], 2017, ENISA THREAT LANDSCA
   [Anonymous], 2017, TOP HIGHER ED I WORL
   Ben Hamida E, 2017, INT J SPACE-BASED SI, V7, P16, DOI 10.1504/IJSSC.2017.10004983
   Beuran R., 2017, Cytrone: An Integrated Cybersecurity Training Framework
   Beuran R., 2017, CYTRONE USER GUIDE
   Brown R., 2014, DELL BLOG
   Casola V, 2018, INT J GRID UTIL COMP, V9, P128, DOI 10.1504/IJGUC.2018.091719
   Dooly Z., 2014, CYBER SECURITY PRIVA, V470, P148
   Esposito C, 2018, IEEE INTERNET THINGS, V5, P1679, DOI 10.1109/JIOT.2017.2782264
   Esposito C, 2018, J PARALLEL DISTR COM, V118, P328, DOI 10.1016/j.jpdc.2017.12.010
   Ficco M, 2017, J COMPUT SCI-NETH, V22, P179, DOI 10.1016/j.jocs.2017.03.025
   Ficco M, 2017, IEEE COMMUN MAG, V55, P98, DOI 10.1109/MCOM.2017.1700328
   Ficco M, 2017, FUTURE GENER COMP SY, V74, P104, DOI 10.1016/j.future.2016.01.022
   Ficco M, 2016, CONCURR COMP-PRACT E, V28, P400, DOI 10.1002/cpe.3472
   HLA, 2010, 15162010IEEE HLA
   Kecskemeti G, 2017, IEEE CLOUD COMPUT, V4, P62, DOI 10.1109/MCC.2017.18
   Palmieri F, 2011, MOB INF SYST, V7, P217, DOI 10.1155/2011/404328
   Pham C., 2017, CYRIS US GUID
   Roman R, 2013, COMPUT NETW, V57, P2266, DOI 10.1016/j.comnet.2012.12.018
   Sfar AR, 2018, DIGIT COMMUN NETW, V4, P118, DOI 10.1016/j.dcan.2017.04.003
   Sicari S, 2015, COMPUT NETW, V76, P146, DOI 10.1016/j.comnet.2014.11.008
   Tang D., 2017, CNT2LMS USER GUIDE
   VMware, 2018, VSPHER NETW VMWARE V
   Yan Z, 2014, J NETW COMPUT APPL, V42, P120, DOI 10.1016/j.jnca.2014.01.014
   Zarpelao BB, 2017, J NETW COMPUT APPL, V84, P25, DOI 10.1016/j.jnca.2017.02.009
   Zenga X., 2017, J SYST ARCH, V72
NR 29
TC 17
Z9 19
U1 1
U2 25
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2019
VL 97
BP 107
EP 129
DI 10.1016/j.sysarc.2019.04.004
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA IL0BR
UT WOS:000476961500011
DA 2024-07-18
ER

PT J
AU Strom, TB
   Sparso, J
   Schoeberl, M
AF Strom, Torur Biskopsto
   Sparso, Jens
   Schoeberl, Martin
TI Hardlock: Real-time multicore locking
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE real-time; multicore; locking; hardware
ID ARCHITECTURE
AB Multiple threads executing on a multicore processor often communicate via shared objects, allocated in main memory, and protected by locks. A lock itself is often implemented with the compare-and-swap operation. However, this operation is retried when the operation fails and the number of retries is unbounded. For hard real-time systems we need to be able to provide worst-case execution time bounds for all operations.
   The paper presents a time-predictable solution for locking on a multicore processor. Hardlock is an on-chip locking unit that supports concurrent locking without the need to get off-chip. Acquisition of a lock takes 2 clock cycles and release of a lock 1 clock cycle.
C1 [Strom, Torur Biskopsto; Sparso, Jens; Schoeberl, Martin] Tech Univ Denmark, Dept Appl Math & Comp Sci, Lyngby, Denmark.
C3 Technical University of Denmark
RP Strom, TB (corresponding author), Tech Univ Denmark, Dept Appl Math & Comp Sci, Lyngby, Denmark.
EM tbst@dtu.dk; jspa@dtu.dk; masca@dtu.dk
OI Sparso, Jens/0000-0002-0961-9438; Strom, Torur/0000-0002-7126-608X;
   Schoeberl, Martin/0000-0003-2366-382X
FU Research Council Faroe Islands [0607]
FX This work was partially funded by the Research Council Faroe Islands
   under project no. 0607.
CR Abbaspour S., 2013, P 9 WORKSH SOFTW TEC
   Accellera Systems Initiative, 2013, OP COR PROT SPEC REL
   Afshar S., 2017, LEIBNIZ T EMBEDDED S, V4
   Altera, 2011, EMB PER IP US GUID
   [Anonymous], 2015, P 18 K PROGR GRUNDL
   Braojos R., 2014, P C DES AUT TEST EUR, P168
   Carter J. B., 1996, Tech. Rep
   Degasperi P, 2014, INT SYMP OBJECT COMP, P100, DOI 10.1109/ISORC.2014.47
   Hansen HE, 2017, 2017 IEEE NORDIC CIRCUITS AND SYSTEMS CONFERENCE (NORCAS): NORCHIP AND INTERNATIONAL SYMPOSIUM OF SYSTEM-ON-CHIP (SOC)
   HECKMANN R, TECHNICAL REPORT
   Intel Corporation, 2017, QUART
   Kasapaki E, 2016, IEEE T VLSI SYST, V24, P479, DOI 10.1109/TVLSI.2015.2405614
   Kogan A, 2011, ACM SIGPLAN NOTICES, V46, P223, DOI 10.1145/2038037.1941585
   Kolinummi P., 2006, US Patent, Patent No. [7,155,551, 7155551]
   LAMPORT L, 1974, COMMUN ACM, V17, P453, DOI 10.1145/361082.361093
   Lattner C, 2004, INT SYM CODE GENER, P75, DOI 10.1109/CGO.2004.1281665
   Lee S, 2011, INT S HIGH PERF COMP, P99, DOI 10.1109/HPCA.2011.5749720
   Milik A, 2016, IFAC PAPERSONLINE, V49, P1, DOI 10.1016/j.ifacol.2016.12.001
   Parson D., 2005, US Patent App, Patent No. [10/764,967, 10764967]
   Patel S, 2017, DES AUT TEST EUROPE, P918, DOI 10.23919/DATE.2017.7927120
   Puschner Peter, 2012, Computer Safety, Reliability,and Security. Proceedings of SAFECOMP 2012 Workshops: Sassur, ASCoMS, DESEC4LCCI, ERCIM/EWICS, IWDE, P382, DOI 10.1007/978-3-642-33675-1_35
   Schoeberl M, 2018, IEEE DES TEST, V35, P38, DOI 10.1109/MDAT.2018.2791809
   Schoeberl M, 2018, REAL-TIME SYST, V54, P389, DOI 10.1007/s11241-018-9300-4
   Schoeberl M, 2015, J SYST ARCHITECT, V61, P449, DOI 10.1016/j.sysarc.2015.04.002
   Schoeberl Martin, 2011, Bringing Theory to Practice: Predictability and Performance in Embedded Systems, V18, P11, DOI DOI 10.4230/OASICS.PPES.2011.11
   Schoeberl Martin., 2014, 14th International Workshop on Worst-Case Execution Time Analysis, P53, DOI DOI 10.4230/0ASICS.WCET.2014.53
   SHA L, 1990, IEEE T COMPUT, V39, P1175, DOI 10.1109/12.57058
   Sorensen RB, 2015, 2015 IEEE 18TH INTERNATIONAL SYMPOSIUM ON REAL-TIME DISTRIBUTED COMPUTING (ISORC), P51, DOI 10.1109/ISORC.2015.15
   Sparso J, 2001, PRINCIPLES OF ASYNCHRONOUS CIRCUIT DESIGN: A SYSTEMS PERSPECTIVE, P3
   Strom TB, 2018, I SYM OBJ-OR R-T D C, P9, DOI 10.1109/ISORC.2018.00010
   Strom TB, 2017, CONCURR COMP-PRACT E, V29, DOI 10.1002/cpe.3950
   T-CREST Group, 2017, PATM SOURC
   T-CREST Group, 2017, VIRT MACH ALL NEC T
   T-CREST Group, 2017, READM EXPL RUN HARDL
   Terrell II, 2012, US Patent, Patent No. [8,321,872, 8321872]
   Timnat S, 2014, ACM SIGPLAN NOTICES, V49, P357, DOI [10.1145/2555243.2555261, 10.1145/2692916.2555261]
   Tuan C.-M., 2006, US Patent App, Patent No. [11/116,972, 11116972]
   [No title captured]
NR 38
TC 2
Z9 2
U1 0
U2 1
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2019
VL 97
BP 467
EP 476
DI 10.1016/j.sysarc.2019.02.003
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA IL0BR
UT WOS:000476961500035
OA Green Published
DA 2024-07-18
ER

PT J
AU Rajan, AKS
   Feucht, A
   Gamer, L
   Smaili, I
   Devi, MN
AF Rajan, Arun Kumar Sundar
   Feucht, Armin
   Gamer, Lothar
   Smaili, Idriz
   Devi, Nirmala M.
TI Hypervisor for consolidating real-time automotive control units: Its
   procedure, implications and hidden pitfalls
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
AB The future of automotive industry has a major focus on computing innovations such as autonomous driving, connectivity and mobility. These complex innovations integrate hardware and software components of different automotive safety integrity levels. Although standards like AUTOSAR provides flexibility in integrating different software components, it compromises on isolation from software interference. Virtualization is a technique, used for several decades in server domains, ensuring integration of heterogeneous subsystems without interference. Until recent years, inheriting virtualization onto real-time systems has been avoided due to its overhead and impact in-terms of timing behavior. With the usage of multi- and many-cores in the automotive industry, virtualization is gaining more importance to handle the upcoming innovations with incredible increased complexity and the needed computation power. This paper describes the technique for bringing virtualization into an automotive state-of-the-art multicore controller, which does not support virtualization. We have used two automotive state-of-the-art heterogeneous applications: engine electronic control unit and vehicle control unit, and a prototype version of hypervisor from ETAS-GmbH. Important aspects in virtualization like system-startup, handling of interrupts and traps, facilitating input-output access are discussed. Finally, the performance of a virtualized system in terms of core loading, interrupt and task timing parameters are evaluated and compared.
C1 [Rajan, Arun Kumar Sundar] Robert Bosch Engn & Business Solut Private Ltd, Coimbatore 641035, Tamil Nadu, India.
   [Feucht, Armin] Bosch Engn GmbH, Postfach 13 50, D-74003 Heilbronn, Germany.
   [Gamer, Lothar] Robert Bosch GmbH, Robert Bosch Str 2, D-71701 Baden Wurttemberg, Germany.
   [Smaili, Idriz] Robert Bosch AG, Gollnergasse 15-17, A-1030 Vienna, Austria.
   [Rajan, Arun Kumar Sundar; Devi, Nirmala M.] Amrita Vishwa Vidyapeetham, Amrita Sch Engn, Dept Elect & Commun Engn, Coimbatore 641112, Tamil Nadu, India.
C3 Bosch; Bosch; Amrita Vishwa Vidyapeetham; Amrita Vishwa Vidyapeetham
   Coimbatore
RP Rajan, AKS (corresponding author), Amrita Vishwa Vidyapeetham, Amrita Sch Engn, Dept Elect & Commun Engn, Coimbatore 641112, Tamil Nadu, India.
EM s_arunkumar@cb.amrita.edu
OI M, Nirmala Devi/0000-0003-3390-2492; Sundar Rajan, Arun
   Kumar/0000-0002-2611-6322
CR [Anonymous], INTEL TECHNOL J
   [Anonymous], INT EMB SYST S
   [Anonymous], SAE INT J PASSENGER
   [Anonymous], INT J ADV RES COMPUT
   [Anonymous], ELECT CIRCUITS SYSTE
   [Anonymous], RAPID SYSTEM PROTOTY
   [Anonymous], INT J ELECT COMPUT E
   [Anonymous], IND EMBEDDED SYSTEMS
   [Anonymous], 2008, P 1 WORKSH IS INT EM
   [Anonymous], DOMAIN CONTROLLED AR
   [Anonymous], FREESCALE EMBEDDED H
   [Anonymous], EMBEDDED REAL TIME C
   [Anonymous], TIMING ANAL TIMING V
   [Anonymous], SAE TECHNICAL PAPER
   [Anonymous], PARALLEL DISTRIBUTED
   [Anonymous], 2010, PROC 1 ACM ASIA PACI, DOI DOI 10.1145/1851276.1851282
   [Anonymous], CONS COMM NETW C
   [Anonymous], 2016, 4 INT WORKSHOP CRITI
   [Anonymous], 2013, INT C APPL ELECT
   [Anonymous], IFAC P ELS
   Dall Christoffer, 2013, KVM/ARM: Experiences Building the Linux ARM Hypervisor
   Fisher-Ogden J., 2006, Hardware support for efficient virtualization
   Herber C, 2015, DES AUT CON, DOI 10.1145/2744769.2747929
   Masmano M., 2009, Xtratum: a hypervisor for safety critical embedded systems
   Mijat Roberto., 2011, VIRTUALIZATION IS CO
   Reinhardt D, 2014, INT SYM IND EMBED
   Reinhardt D, 2013, SAE INT J PASSENG CA, V6, P489, DOI 10.4271/2013-01-1399
   Sutter H, 2005, DR DOBBS J, V30, P16
   Varanasi P., 2011, P 2 AS PAC WORKSH SY
NR 29
TC 15
Z9 17
U1 0
U2 9
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2018
VL 82
BP 37
EP 48
DI 10.1016/j.sysarc.2018.01.001
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FW8GZ
UT WOS:000425571000004
DA 2024-07-18
ER

PT J
AU Park, BK
   Kim, HW
   Park, JH
   Jeong, YS
AF Park, Boo-Kwang
   Kim, Hyun-Woo
   Park, Jong Hyuk
   Jeong, Young-Sik
TI Adaptive power management scheme using many-core for maximizing network
   topology lifetime based on ubiquitous computing
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Power management; Topology lifetime; Ubiquitous computing; Cloud
   infrastructure; Graphic processing unit
ID SENSOR
AB In recent years, the use of ubiquitous computing has increased continuously so that studies on ubiquitous computing have been conducted in various life fields. Ubiquitous computing provides any services anywhere and anytime through networks conveniently to improve the quality of life of users. Ubiquitous computing is constructed via a variety of invisible sensors, networks, and computing environments. For multi-purpose sensors, deployment of the topology and topology lifetime are very important depending on wired or wireless sensors. Uneven energy consumption due to integrated routing sensors according to topology deployment types is a factor that degrades the quality of service (QoS) about user convenience services and lifetime of total topology. As a result, a number of studies on maximization of topology lifetime have been conducted. However, previous studies focused on deployment environments and limited sensors so that they cannot be deployed to real sites. Therefore, this study proposes an adaptive power management scheme (APMS) that manages sensor power adaptively according to deployment environments to maximize topology lifetime. The APMS maximizes topology lifetime by changing routing paths according to lifetime log to manage sensor power. Furthermore, active responses for optimum topology can be achieved by deploying sensors via simulation prior to sensors deployed to the real environments by users. (C) 2017 Elsevier B.V. All rights reserved.
C1 [Park, Boo-Kwang; Kim, Hyun-Woo; Jeong, Young-Sik] Dongguk Univ, Dept Multimedia Engn, Seoul, South Korea.
   [Park, Jong Hyuk] Seoul Natl Univ Sci & Technol, Dept Comp Sci & Engn, Seoul, South Korea.
C3 Dongguk University; Seoul National University of Science & Technology
RP Jeong, YS (corresponding author), Dongguk Univ, Dept Multimedia Engn, Seoul, South Korea.
EM pbg0517@dongguk.edu; hwkim@dongguk.edu; jhpark1@seoultech.ac.kr;
   ysjeong@dongguk.edu
FU Basic Science Research Program through the National Research Foundation
   of Korea (NRF) - Ministry of Education [NRF-2017R1A1A2A10000631]
FX This research was supported by Basic Science Research Program through
   the National Research Foundation of Korea (NRF) funded by the Ministry
   of Education (NRF-2017R1A1A2A10000631).
CR Ahn H, 2014, J CONVERG, V5, P15
   Bendimerad N, 2015, J INF PROCESS SYST, V11, P509, DOI [10.3745/JIPS.3.0034, 10.3745/JIPS.03.0034]
   Cho H.-S., 2005, J KOREAN I COMMUN IN, V30, P274
   Jeong Y.-S., 2014, INT J DISTRIB SENS N, V2014, P1
   Jeong YS, 2013, J SUPERCOMPUT, V66, P57, DOI 10.1007/s11227-013-0970-3
   Jeong YS, 2010, IEEE INTELL SYST, V25, P48, DOI 10.1109/MIS.2010.52
   Jeong YS, 2010, SIMUL MODEL PRACT TH, V18, P416, DOI 10.1016/j.simpat.2009.09.006
   Jha S. K., 2014, INT J EMERGING TECHN, V4, P819
   Kang A. N., 2013, INT J DISTRIB SENS N, V2013, P1, DOI DOI 10.1155/2013/14586
   Kim H.-W., 2013, INT J DISTRIB SENS N, V2013, P1
   Kim HW, 2015, INT CON ADV INFO NET, P255, DOI 10.1109/AINA.2015.193
   Misra S, 2015, IEEE SYST J, V9, P22, DOI 10.1109/JSYST.2013.2253421
   Ren Y, 2007, LECT NOTES COMPUT SC, V4479, P132
   Sinha A, 2013, HUM-CENTRIC COMPUT I, V3, DOI 10.1186/2192-1962-3-13
   Tang B., 2012, RES J APPL SCI ENG T, V4, P1004
NR 15
TC 1
Z9 1
U1 0
U2 2
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUN
PY 2017
VL 77
BP 63
EP 71
DI 10.1016/j.sysarc.2017.02.002
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA EY9FB
UT WOS:000404303400007
DA 2024-07-18
ER

PT J
AU Papadopoulos, L
   Soudris, D
   Walulya, I
   Tsigas, P
AF Papadopoulos, Lazaros
   Soudris, Dimitrios
   Walulya, Ivan
   Tsigas, Philippas
TI Customization methodology for implementation of streaming aggregation in
   embedded systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Design space exploration; Data streaming; Embedded systems; Performance;
   Energy
AB Streaming aggregation is a fundamental operation in the area of stream processing and its implementation provides various challenges. Data flow management is traditionally performed by high performance computing systems. However, nowadays there is a trend of implementing streaming operators in low power embedded devices, due to the fact that they often provide increased performance per watt in comparison with traditional high performance systems. In this work, we present a methodology for the customization of streaming aggregation implemented in modern low power embedded devices. The methodology is based on design space exploration and provides a set of customized implementations that can be used by developers to perform trade-offs between throughput, latency, memory and energy consumption. We compare the proposed embedded system implementations of the streaming aggregation operator with the corresponding HPC and GPGPU implementations in terms of performance per watt. Our results show that the implementations based on low power embedded systems provide up to 54 and 14 times higher performance per watt than the corresponding Intel Xeon and Radeon HD 6450 implementations, respectively. (C) 2016 Elsevier B.V. All rights reserved.
C1 [Papadopoulos, Lazaros; Soudris, Dimitrios] Natl Tech Univ Athens, Sch Elect & Comp Engn, 9 Heroon Polytech,Zographou Campus, Athens 15780, Greece.
   [Walulya, Ivan; Tsigas, Philippas] Chalmers Univ Technol, Comp Sci & Engn, S-41296 Gothenburg, Sweden.
C3 National Technical University of Athens; Chalmers University of
   Technology
RP Papadopoulos, L (corresponding author), Natl Tech Univ Athens, Sch Elect & Comp Engn, 9 Heroon Polytech,Zographou Campus, Athens 15780, Greece.
EM lpapadop@microlab.ntua.gr; dsoudris@microlab.ntua.gr; ivanw@chalmers.se;
   philippas.tsigas@chalmers.se
RI Soudris, Dimitrios/O-8843-2019; Soudris, Dimitrios/I-5252-2014
OI Soudris, Dimitrios/0000-0002-6930-6847; Tsigas,
   Philippas/0000-0001-9635-9154
FU EXCESS Project [611183]
FX This work was partially supported by EXCESS Project
   (www.excessproject.eu) under grant agreement 611183. The authors would
   like to thank Movidius Ltd. for providing us with Myriad evaluation
   boards in material transfer to conduct this research.
CR Abadi D.J., 2005, CIDR, P277
   BALKESEN C., 2013, 7 ACM INT C DISTRIBU, P15
   Baloukas C, 2009, J SYST SOFTWARE, V82, P590, DOI 10.1016/j.jss.2008.08.032
   Barry B, 2015, IEEE MICRO, V35, P56, DOI 10.1109/MM.2015.10
   Cederman D, 2014, PROCEEDINGS OF THE 26TH ACM SYMPOSIUM ON PARALLELISM IN ALGORITHMS AND ARCHITECTURES (SPAA'14), P76, DOI 10.1145/2612669.2612701
   Choi Y, 2009, INT SYM CODE GENER, P210, DOI 10.1109/CGO.2009.27
   Chung Hongsuk, HETEROGENEOUS MULTIP
   Freescale Semiconductor Inc, 2014, TECHNICAL MANUAL
   Furlinger Karl, 2011, Information and Communication on Technology for the Fight against Global Warming. Proceedings First International Conference (ICT-GLOW 2011), P1, DOI 10.1007/978-3-642-23447-7_1
   Givargis T, 2001, ICCAD 2001: IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, P25, DOI 10.1109/ICCAD.2001.968593
   Gulisano V, 2012, IEEE T PARALL DISTR, V23, P2351, DOI 10.1109/TPDS.2012.24
   Hunt N., 2011, 2011 INTERACT-15: Proceedings of the 15th Workshop on Interaction between Compilers and Computer Architectures (INTERACT 2011), P63, DOI 10.1109/INTERACT.2011.13
   Ionica MH, 2015, IEEE MICRO, V35, P6, DOI 10.1109/MM.2015.4
   Moloney D., 2011, 1 TOPS W SOFTWARE PR
   Newton RR, 2008, ACM SIGPLAN NOTICES, V43, P131, DOI 10.1145/1379023.1375675
   Rajovic N, 2014, FUTURE GENER COMP SY, V36, P322, DOI 10.1016/j.future.2013.07.013
   Schneidert Scott., 2010, Proceedings of the Fourth ACM International Conference on Distributed Event-Based Systems, P248
   Singh G., 2014, APPLIEDMICRO X GENE2
   Singh Karan, 2009, Computer Architecture News, V37, P46, DOI 10.1145/1577129.1577137
   Stanley-Marbell P., 2011, 2011 IEEE International Symposium on Parallel & Distributed Processing, Workshops and Phd Forum, P863, DOI 10.1109/IPDPS.2011.225
   Verner Uri, 2011, P 25 INT C SUP 2011, P120
   Xydis S., 2010, Proceedings of the 2010 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (IC-SAMOS 2010), P102, DOI 10.1109/ICSAMOS.2010.5642078
NR 22
TC 3
Z9 3
U1 0
U2 3
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAY-JUN
PY 2016
VL 66-67
BP 48
EP 60
DI 10.1016/j.sysarc.2016.04.013
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DP0KM
UT WOS:000378178700004
DA 2024-07-18
ER

PT J
AU Castilhos, G
   Mandelli, M
   Ost, L
   Moraes, FG
AF Castilhos, Guilherme
   Mandelli, Marcelo
   Ost, Luciano
   Moraes, Fernando Gehm
TI Hierarchical energy monitoring for task mapping in many-core systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Energy-aware task mapping; Monitoring; Load balance; Energy consumption;
   Many-core systems
ID THERMAL MANAGEMENT; ALLOCATION; NETWORKS
AB This work addresses a research subject with a rich literature: task mapping in NoC-based systems. Task mapping is the process of selecting a processing element to execute a given task. The number of cores in many-core systems increases the complexity of the task mapping. The main concerns in task mapping in large systems include (i) scalability; (ii) dynamic workload; and (iii) reliability. It is necessary to distribute the mapping decision across the system to ensure scalability. The workload of emerging many-core systems may be dynamic, i.e., new applications may start at any moment, leading to different mapping scenarios. Therefore, it is necessary to execute the mapping process at runtime to support a dynamic workload assignment. The workload assignment plays an important role in the many-core system reliability. Load imbalance may generate hotspots zones and consequently thermal implications, which may generate hotspots zones and consequently thermal implications. More recently, task mapping techniques aiming at improving system reliability have been proposed in the literature. However, such approaches rely on centralized mapping decisions, which are not scalable. To address these challenges, the main goal of this work is to propose a hierarchical runtime mapping heuristic, which provides scalability and a fair workload distribution. Distributing the workload inside the system increases the system reliability in long-term, due to the reduction of hotspot regions. The proposed mapping heuristic considers the application workload as a function of the consumed energy in the processors and NoC routers. The proposal adopts a hierarchical energy monitoring scheme, able to estimate at runtime the consumption at each processing element. The mapping uses the energy estimated by the monitoring scheme to guide the mapping decision. Results compare the proposal against a mapping heuristic whose main cost function minimizes the communication energy. Results obtained in large systems, up to 256 cores, show improvements in the workload distribution (average value 59.2%) and a reduction in the maximum energy values spent by the processors (average value 32.2%). Such results demonstrate the effectiveness of the proposal. (c) 2016 Elsevier B.V. All rights reserved.
C1 [Castilhos, Guilherme; Mandelli, Marcelo; Moraes, Fernando Gehm] PUCRS Univ, Dept Comp Sci, BR-90619900 Porto Alegre, RS, Brazil.
   [Ost, Luciano] Univ Leicester, Dept Engn, Leicester LE1 7RH, Leics, England.
C3 Pontificia Universidade Catolica Do Rio Grande Do Sul; University of
   Leicester
RP Moraes, FG (corresponding author), PUCRS Univ, Dept Comp Sci, BR-90619900 Porto Alegre, RS, Brazil.
EM guilherme.castilhos@acad.pucrs.br; marcelo.mandelli@acad.pucrs.br;
   luciano.ost@leicester.ac.uk; fernando.moraes@pucrs.br
RI Ost, Luciano/HFU-5037-2022; Moraes, Fernando Gehm/F-7488-2012
OI Ost, Luciano/0000-0002-5160-5232; Moraes, Fernando
   Gehm/0000-0001-6126-6847
FU CNPq [472126/2013-0, 302625/2012-7]; FAPERGS [2242-2551/14-8]
FX The Author Fernando Moraes is supported by CNPq - projects 472126/2013-0
   and 302625/2012-7, and FAPERGS - project 2242-2551/14-8.
CR Al Faruque MA, 2008, DES AUT CON, P760
   [Anonymous], 2014, 24 INT WORKSH POW TI
   [Anonymous], 2013, 2013 50 ACM EDAC IEE
   Benini L, 2002, COMPUTER, V35, P70, DOI 10.1109/2.976921
   Bolchini C., 2013, Proceedings of the 2013 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFTS), P58, DOI 10.1109/DFT.2013.6653583
   Castilhos Guilherme, 2013, 2013 IEEE Computer Society Annual Symposium on VLSI. Emerging VLSI Technologies and Architectures (ISVLSI), P153, DOI 10.1109/ISVLSI.2013.6654651
   Chantem T, 2013, DES AUT TEST EUROPE, P1373
   Chou CL, 2010, IEEE T COMPUT AID D, V29, P78, DOI 10.1109/TCAD.2009.2034348
   Coskun AK, 2009, DES AUT TEST EUROPE, P1410
   Cui YN, 2012, IEEE INT SYMP CIRC S, P2437, DOI 10.1109/ISCAS.2012.6271791
   Das Abhishek., 2014, Electrical Engineering Congress (iEECON), 2014 International, P1, DOI [DOI 10.7873/DATE.2014.074, DOI 10.7873/DATE.2014.115]
   Carvalho ELD, 2010, IEEE DES TEST COMPUT, V27, P26, DOI 10.1109/MDT.2010.106
   Ge Y, 2010, DES AUT CON, P579, DOI 10.1109/HPCC.2010.49
   Hartman AS, 2012, CODES+ISSS'12:PROCEEDINGS OF THE TENTH ACM INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE-CODESIGN AND SYSTEM SYNTHESIS, P13
   Hölzenspies PKF, 2008, DES AUT TEST EUROPE, P210
   Huang L, 2009, DES AUT TEST EUROPE, P51
   Intel, 2012, INT XEON PHI COPR
   Jejurikar R, 2004, DES AUT CON, P275, DOI 10.1145/996566.996650
   Kao YH, 2011, IEEE T COMPUT AID D, V30, P1897, DOI 10.1109/TCAD.2011.2164538
   Kobbe S., 2011, 2011 IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P119
   Kramer D., 2012, 2012 15th Euromicro Conference on Digital System Design (DSD 2012), P42, DOI 10.1109/DSD.2012.12
   Liu Z, 2015, IEEE T VLSI SYST, V23, P397, DOI 10.1109/TVLSI.2014.2309331
   Mandelli Marcelo, 2015, 2015 Sixteenth International Symposium on Quality Electronic Design (ISQED). Proceedings, P392, DOI 10.1109/ISQED.2015.7085457
   Mandelli M., 2011, P 24 S INT CIRC SYST, P191, DOI DOI 10.1145/2020876.2020920
   Martins ALM, 2014, IEEE I C ELECT CIRC, P427, DOI 10.1109/ICECS.2014.7050013
   Meyer BH, 2014, ACM T DES AUTOMAT EL, V19, DOI 10.1145/2535575
   Ngouanga A., 2006, DDECS, P42, DOI DOI 10.1109/DDECS.2006.1649568
   Ost L, 2013, ACM T EMBED COMPUT S, V12, DOI 10.1145/2442116.2442125
   Schranzhofer A, 2010, IEEE T IND INFORM, V6, P692, DOI 10.1109/TII.2010.2062192
   Shih-Shen Lu, 2010, IET International Conference on Frontier Computing. Theory, Technologies and Applications, P300, DOI 10.1049/cp.2010.0578
   Singh A., 2013, National Symposium on Nematode: A Friend and Foe to Agri-horticultural Crops, P1, DOI 10.1109/WMNC.2013.6549059
   Singh AK, 2010, J SYST ARCHITECT, V56, P242, DOI 10.1016/j.sysarc.2010.04.007
   Singh AK, 2009, P IEEE RAP SYST PROT, P55, DOI 10.1109/RSP.2009.18
   Smit LT, 2005, 2005 INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP, PROCEEDINGS, P78, DOI 10.1109/ISSOC.2005.1595649
   Tilera Corporation, 2010, TIL GX PROC FAM
   Villavieja C, 2011, LECT NOTES COMPUT SC, V6852, P282, DOI 10.1007/978-3-642-23400-2_27
   Wang Z, 2014, PR GR LAK SYMP VLSI, P9, DOI 10.1145/2591513.2591519
   Wildermann Stefan, 2009, Proceedings of the 2009 International Conference on Field-Programmable Technology (FPT 2009), P514, DOI 10.1109/FPT.2009.5377637
   Wu YK, 2011, 2011 IEEE 29TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), P183, DOI 10.1109/ICCD.2011.6081395
NR 39
TC 11
Z9 11
U1 2
U2 7
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD FEB
PY 2016
VL 63
BP 80
EP 92
DI 10.1016/j.sysarc.2016.01.005
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DK0LG
UT WOS:000374603700007
OA Green Accepted
DA 2024-07-18
ER

PT J
AU Awan, MA
   Petters, SM
AF Awan, Muhammad Ali
   Petters, Stefan M.
TI Intra-task device scheduling for real-time embedded systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Device power management; Multiple sleep state devices; Multi-state
   devices; Real-time energy management; Intra-task device scheduling
AB An ever increasing need for extra functionality in a single embedded system demands for extra Input/Output (I/O) devices, which are usually connected externally and are expensive in terms of energy consumption. To reduce their energy consumption, these devices are equipped with power saving mechanisms. While I/O device scheduling for real-time (RT) systems with such power saving features has been studied in the past, the use of energy resources by these scheduling algorithms may be improved.
   Technology enhancements in the semiconductor industry have allowed the hardware vendors to reduce the device transition and energy overheads. The decrease in overhead of sleep transitions has opened new opportunities to further reduce the device energy consumption. In this research effort, we propose an intra-task device scheduling algorithm for real-time systems that wakes up a device on demand and reduces its active time while ensuring system schedulability. This intra-task device scheduling algorithm is extended for devices with multiple sleep states to further minimise the overall device energy consumption of the system. The proposed algorithms have less complexity when compared to the conservative inter-task device scheduling algorithms. The system model used relaxes some of the assumptions commonly made in the state-of-the-art that restrict their practical relevance. Apart from the aforementioned advantages, the proposed algorithms are shown to demonstrate the substantial energy savings. (C) 2015 Elsevier B.V. All rights reserved.
C1 [Awan, Muhammad Ali; Petters, Stefan M.] Polytech Inst Porto, ISEP, CISTER INESC TEC, P-4200072 Oporto, Portugal.
C3 Instituto Politecnico do Porto; INESC TEC
RP Awan, MA (corresponding author), Polytech Inst Porto, ISEP, CISTER INESC TEC, Rua Dr Antonio Bernardino de Almeida 431, P-4200072 Oporto, Portugal.
EM muaan@isep.ipp.pt; smp@isep.ipp.pt
OI Awan, Muhammad Ali/0000-0001-5817-2284
FU National Funds through FCT/MEC (Portuguese Foundation for Science and
   Technology); ERDF (European Regional Development Fund) under the PT2020
   Partnership [UID/CEC/04234/2013]; FCT/MEC; ERDF through COMPETE
   (Operational Programme 'Thematic Factors of Competitiveness')
   [FCOMP-01-0124-FEDER-015050]; National Funds through FCT; EU ARTEMIS JU
   [ARTEMIS/0003/2012, 333053 (CONCERTO), ARTEMIS/0001/2013, 621429
   (EMC2)]; ESF (European Social Fund) through POPH (Portuguese Human
   Potential Operational Program) [SFRH/BD/70701/2010]; Fundação para a
   Ciência e a Tecnologia [SFRH/BD/70701/2010] Funding Source: FCT
FX This work was partially supported by National Funds through FCT/MEC
   (Portuguese Foundation for Science and Technology) and when applicable,
   co-financed by ERDF (European Regional Development Fund) under the
   PT2020 Partnership, within project UID/CEC/04234/2013 (CISTER Research
   Centre); also by FCT/MEC and ERDF through COMPETE (Operational Programme
   'Thematic Factors of Competitiveness'), within projects Ref.
   FCOMP-01-0124-FEDER-015050 (REPOMUC); by National Funds through FCT and
   by the EU ARTEMIS JU funding within projects Ref. ARTEMIS/0003/2012,
   Grant nr. 333053 (CONCERTO) and ARTEMIS/0001/2013 - JU Grant nr. 621429
   (EMC2); and by ESF (European Social Fund) through POPH (Portuguese Human
   Potential Operational Program), under PhD Grant SFRH/BD/70701/2010.
CR Abeni L, 1998, REAL TIM SYST SYMP P, P4, DOI 10.1109/REAL.1998.739726
   [Anonymous], 2010, P USENIX ANN TECH C
   Augustine J, 2008, SIAM J COMPUT, V37, P1499, DOI 10.1137/05063787X
   Awan M. A., 2012, 2012 7th IEEE International Symposium on Industrial Embedded Systems (SIES 2012). Proceedings, P48, DOI 10.1109/SIES.2012.6356569
   Awan MA, 2011, EUROMICRO, P92, DOI 10.1109/ECRTS.2011.17
   Aydin H, 2001, 22ND IEEE REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P95, DOI 10.1109/REAL.2001.990600
   BARUAH SK, 1990, REAL-TIME SYST, V2, P301, DOI 10.1007/BF01995675
   Brandt SA, 2003, RTSS 2003: 24TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P396, DOI 10.1109/REAL.2003.1253287
   Cheng H., 2005, 2 INT WORKSHOP POWER, P24
   Cheng H, 2006, DES AUT TEST EUROPE, P1054
   Chu ETH, 2009, REAL-TIME SYST, V41, P222, DOI 10.1007/s11241-009-9068-7
   Crossbow Technology Inc, 6020004208 CROSSB TE
   Devadas V, 2008, PROCEEDINGS OF THE 14TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, P34
   Hakan Aydin VinayDevadas., 2008, P 8 INT C EMBEDDED S, P99
   Hsiung PA, 2005, INT J SOFTW ENG KNOW, V15, P461, DOI 10.1142/S021819400500194X
   Huang K, 2011, REAL-TIME SYST, V47, P163, DOI 10.1007/s11241-011-9115-z
   Jejurikar R, 2005, DES AUT CON, P111
   Kim M, 2001, ACM SIGPLAN NOTICES, V36, P11, DOI 10.1145/384196.384202
   Lampka K., 2011, 2011 IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P267
   Lehoczky J., 1989, Proceedings. Real Time Systems Symposium (Cat. No.89CH2803-5), P166, DOI 10.1109/REAL.1989.63567
   Lin Caixue., 2005, RTSS 05, P410
   microSSD(TM), 2011, MICR SOL STAT DRIV
   Neukirchner M, 2012, REAL TIM SYST SYMP P, P293, DOI 10.1109/RTSS.2012.80
   Nikolic B., 2011, SPARTS SIMULATOR POW
   Nikolic B, 2011, IEEE INT CONF TRUST, P999, DOI 10.1109/TrustCom.2011.137
   NXP, 2013, TIJA1043 HIGHCAN TRA
   ON Semiconductor(TM), 2013, NCV7321 STAND AL LOC
   Pellizzoni R, 2005, REAL-TIME SYST, V30, P105, DOI 10.1007/s11241-005-0506-x
   Petters SM, 2009, IEEE INT CONF EMBED, P155, DOI 10.1109/RTCSA.2009.24
   Rahni A., 2008, P 16 C REAL TIM NETW
   Swaminathan V, 2003, IEEE T COMPUT AID D, V22, P847, DOI 10.1109/TCAD.2003.814245
   Swaminathan V, 2001, PROCEEDINGS OF THE NINTH INTERNATIONAL SYMPOSIUM ON HARDWARE/SOFTWARE CODESIGN, P237, DOI 10.1109/HSC.2001.924682
   Swaminathan V., 2005, ACM T EMBED COMPUT S, V4, P141
   Texas-Instruments, 2007, TRUE SYST ON CHIP SO
   Tian LR, 2003, IEEE C EVOL COMPUTAT, P242, DOI 10.1109/CEC.2003.1299581
   Yung-Hsiang Lu, 2000, Proceedings of the Eighth International Workshop on Hardware/Software Codesign. CODES 2000 (IEEE Cat. No.00TH8518), P39, DOI 10.1109/HSC.2000.843704
   Zhang F, 2002, REAL TIM SYST SYMP P, P235, DOI 10.1109/REAL.2002.1181578
NR 37
TC 0
Z9 0
U1 0
U2 4
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2015
VL 61
IS 8
BP 321
EP 340
DI 10.1016/j.sysarc.2015.07.001
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CR5WI
UT WOS:000361414700001
DA 2024-07-18
ER

PT J
AU Lo, SC
   Yu, TH
   Tseng, CC
AF Lo, Shou-Chih
   Yu, Ti-Hsin
   Tseng, Chih-Cheng
TI A remote control and media-sharing system using smart devices
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Smart home; Smart devices; Media sharing; Remote control; DLNA/UPnP
ID HOME; IMPLEMENTATION; ARCHITECTURE; DESIGN
AB The remote control and media sharing of electronic devices are key services in smart homes. The incorporation of mobile smart devices in these services has become a popular trend. Existing services require that these devices are located in the same local network. This paper presents the design and implementation of an integrated service architecture that supports the remote control of home appliances and the sharing of digital media between indoor and outdoor devices. The proposed design follows standards related to digital homes, and this study presents the details of its hardware and software components. (C) 2014 Published by Elsevier B.V.
C1 [Lo, Shou-Chih; Yu, Ti-Hsin] Natl Dong Hwa Univ, Dept Comp Sci & Informat Engn, Hualien, Taiwan.
   [Tseng, Chih-Cheng] Natl Ilan Univ, Dept Elect Engn, Ilan, Taiwan.
C3 National Dong Hwa University; National Ilan University
RP Lo, SC (corresponding author), Natl Dong Hwa Univ, Dept Comp Sci & Informat Engn, Hualien, Taiwan.
EM sclo@mail.ndhu.edu.tw; bfl71109@hotmail.com; tsengcc@niu.edu.tw
CR Ahn J, 2012, HUM-CENTRIC COMPUT I, V2, DOI 10.1186/2192-1962-2-18
   [Anonymous], J CONVERG
   Chung KS, 2012, J INF PROCESS SYST, V8, P521, DOI 10.3745/JIPS.2012.8.3.521
   Diaz-Sanchez Daniel, 2010, 2010 IEEE International Conference on Consumer Electronics (ICCE 2010), P321, DOI 10.1109/ICCE.2010.5418687
   *DIG LIV NETW ALL, 2006, DLNA NETW DEV INT GU
   Hansen J., 2012, 2012 IEEE Workshops of International Conference on Advanced Information Networking and Applications (WAINA), P1298, DOI 10.1109/WAINA.2012.96
   Heredia E.A., 2011, INTRO DLNA ARCHITECT, P1
   Horng MF, 2008, ISDA 2008: EIGHTH INTERNATIONAL CONFERENCE ON INTELLIGENT SYSTEMS DESIGN AND APPLICATIONS, VOL 1, PROCEEDINGS, P14, DOI 10.1109/ISDA.2008.361
   Kim JT, 2007, IEEE T CONSUM ELECTR, V53, P139, DOI 10.1109/TCE.2007.339515
   Leu JS, 2009, IEEE SYS MAN CYBERN, P2498, DOI 10.1109/ICSMC.2009.5346343
   Nakakita H, 2003, IEEE T CONSUM ELECTR, V49, P375, DOI 10.1109/TCE.2003.1209528
   Nixon P.A., 2005, SMART ENV TECHNOLOGI
   Oh YJ, 2007, IEEE T CONSUM ELECTR, V53, P542, DOI 10.1109/TCE.2007.381727
   UPnP Device Architecture, 2011, 29341X ISOIEC
   Valtchev D, 2002, IEEE COMMUN MAG, V40, P126, DOI 10.1109/35.995862
   Yamazaki T., 2007, International Journal of Smart Home, V1, P17
   Yeong-Sheng Chen, 2010, 2010 3rd IEEE International Conference on Ubi-Media Computing (U-Media 2010), P38, DOI 10.1109/UMEDIA.2010.5543936
   Yu T., 2013, Multimedia and Ubiquitous Engineering, V240, P329
NR 18
TC 9
Z9 10
U1 1
U2 19
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2014
VL 60
IS 8
BP 671
EP 683
DI 10.1016/j.sysarc.2014.04.005
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AR5LT
UT WOS:000343626900006
DA 2024-07-18
ER

PT J
AU Wang, JH
   Qian, Y
   Wang, Y
   Shao, ZL
   Dou, WH
   Dou, Q
AF Wang, Junhui
   Qian, Yue
   Wang, Yi
   Shao, Zili
   Dou, Wenhua
   Dou, Qiang
TI Analysis of worst-case backlog bounds for Networks-on-Chip
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Congestion; Worst-case backlog bound; Networks-on-chip; Network
   calculus; Directed-contention-graph
ID DELAY BOUNDS; FLOW-CONTROL; SYSTEM; MODEL; CALCULUS
AB In networks-on-chips (NoCs), analyzing the worst-case backlog bounds of routers is very important to identify network congestions and improve network performance. In this paper, we propose a method called DiGB (Directed-contention-Graph-based Backlog bound derivation) to analyze worst-case backlog bounds. For primitive scenarios, we propose analytical models for backlog bound derivation. For complex scenarios, we first construct a directed-contention-graph (DCG) to analyze the relationships among traffic flows. Then, we use the Breadth-First-Search strategy to traverse the DCG so that complex scenarios can be divided into primitive scenarios. Finally we compute the worst-case backlog bounds of each router. To illustrate this method, we present the derivation of closed-form formulas to compute the worst-case backlog bounds under all-to-one gather communication. The experimental results show that our method can achieve correct and tight worst-case backlog bounds. (C) 2014 Elsevier B.V. All rights reserved.
C1 [Wang, Junhui; Qian, Yue; Dou, Wenhua; Dou, Qiang] Natl Univ Def Technol, Coll Comp, Changsha, Hunan, Peoples R China.
   [Wang, Yi; Shao, Zili] Hong Kong Polytech Univ, Dept Comp, Embedded Syst & CPS Lab, Kowloon, Hong Kong, Peoples R China.
C3 National University of Defense Technology - China; Hong Kong Polytechnic
   University
RP Shao, ZL (corresponding author), Hong Kong Polytech Univ, Dept Comp, Embedded Syst & CPS Lab, Kowloon, Hong Kong, Peoples R China.
EM cszlshao@comp.polyu.edu.hk
RI Shao, Zili/AAX-3339-2020
OI Shao, Zili/0000-0002-2173-2847
FU High Technology Research and Development Program of China
   [2012AA011001]; National Program on Key Basic Research Project of China
   [2012CB933504]; Germany/Hong Kong Joint Research Scheme - Research
   Grants Council of Hong Kong; Germany/Hong Kong Joint Research Scheme -
   Germany Academic Exchange Service of Germany [G HK021/12]; National
   Natural Science Foundation of China [61103010, 61103190, 60803100];
   Hunan Provincial Natural Science Foundation of China [12JJ4069]; Hong
   Kong Polytechnic University [4-ZZD7, G-YK24, G-YM10, G-YN36]
FX We are grateful for the many excellent comments and suggestions made by
   the anonymous reviewers. The work described in this paper was partially
   supported by the grants from High Technology Research and Development
   Program of China (Grant No. 2012AA011001), National Program on Key Basic
   Research Project of China (Grant No. 2012CB933504), the Germany/Hong
   Kong Joint Research Scheme sponsored by the Research Grants Council of
   Hong Kong and the Germany Academic Exchange Service of Germany
   (Reference No. G HK021/12), National Natural Science Foundation of China
   (Grant Nos. 61103010, 61103190 and 60803100), Hunan Provincial Natural
   Science Foundation of China (12JJ4069) and the Hong Kong Polytechnic
   University (4-ZZD7, G-YK24, G-YM10 and G-YN36).
CR Agarwal N, 2009, INT SYM PERFORM ANAL, P33, DOI 10.1109/ISPASS.2009.4919636
   Alfaraj N., 2011, Networks on Chip (NoCS), 2011 Fifth IEEE/ACM International Symposium on, P17
   Alzeidi N, 2007, IEEE ICC, P38, DOI 10.1109/ICC.2007.16
   [Anonymous], P 4 INT C HARDW SOFT
   [Anonymous], 2013, DES AUT CON
   [Anonymous], 2006, Proceedings of the 14th IEEE International Symposium on Modeling, Analysis, and Simulation of Computer and Telecommunication Systems (MASCOTS'06), DOI DOI 10.1109/MASCOTS.2006.9
   [Anonymous], P INT S SYST ON CHIP
   Benini L, 2002, COMPUTER, V35, P70, DOI 10.1109/2.976921
   Binkert Nathan, 2011, Computer Architecture News, V39, P1, DOI 10.1145/2024716.2024718
   Bouillard Anne., 2010, Proceedings - IEEE INFOCOM. 1 - 9
   Chang C.-S., 2000, TELEC NETW COMP SYST
   CRUZ RL, 1991, IEEE T INFORM THEORY, V37, P114, DOI 10.1109/18.61109
   Dally W. J., 2004, Principles and Practices of Interconnection Networks
   Dally WJ, 2001, DES AUT CON, P684, DOI 10.1109/DAC.2001.935594
   Ebrahimi M., 2012, 2012 Sixth IEEE/ACM International Symposium on Networks-on-Chip (NoCS), P19, DOI 10.1109/NOCS.2012.10
   Ferrandiz T., 2011, P 1 INT WORKSH WORST, P51
   Ferrandiz T., 2011, WORK IN PROGR WIP 23, V8, P44, DOI [10.1145/2038617.2038627, DOI 10.1145/2038617.2038627]
   Ferrandiz T, 2011, IEEE INT CONF EMBED, P295, DOI 10.1109/RTCSA.2011.42
   Fidler M, 2010, IEEE COMMUN SURV TUT, V12, P59, DOI 10.1109/SURV.2010.020110.00019
   Foroutan S, 2010, DES AUT TEST EUROPE, P1629
   Gratz Paul, 2008, 2008 IEEE 14th International Symposium on High Performance Computer Architecture, P203, DOI 10.1109/HPCA.2008.4658640
   Hemani A., 2000, Proceedings of the IEEE NorChip Conference, V31
   Hu JC, 2006, IEEE T COMPUT AID D, V25, P2919, DOI 10.1109/TCAD.2006.882474
   Hu JT, 2013, DES AUT TEST EUROPE, P599
   Jafari F, 2010, IEEE T COMPUT AID D, V29, P1973, DOI 10.1109/TCAD.2010.2063130
   Kim J, 2005, DES AUT CON, P559, DOI 10.1109/DAC.2005.193873
   Le Boudec J.Y., 2004, Network Calculus
   Lenzini L, 2006, PERFORM EVALUATION, V63, P956, DOI 10.1016/j.peva.2005.10.003
   Li M, 2006, DES AUT CON, P849, DOI 10.1109/DAC.2006.229242
   Lotfi-Kamran P, 2010, J SYST ARCHITECT, V56, P256, DOI 10.1016/j.sysarc.2010.05.002
   Marcon C, 2005, DES AUT TEST EUROPE, P502, DOI 10.1109/DATE.2005.149
   Marculescu R, 2009, IEEE T COMPUT AID D, V28, P3, DOI 10.1109/TCAD.2008.2010691
   Nilsson E, 2003, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, P1126
   Nychis G., 2010, Proceedings of the 9th ACM SIGCOMM Workshop on Hot Topics in Networks, P1
   Ogras UY, 2006, DES AUT CON, P839, DOI 10.1109/DAC.2006.229272
   Qian Y, 2010, IEEE T COMPUT AID D, V29, P802, DOI 10.1109/TCAD.2010.2043572
   Qian Y, 2009, IEICE T ELECTRON, VE92C, P1276, DOI 10.1587/transele.E92.C.1276
   Qian Y, 2009, 2009 3RD ACM/IEEE INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP, P44, DOI 10.1109/NOCS.2009.5071444
   Qian Yue., 2009, Proceedings of the 7th IEEE/ACM international conference on Hardware/software codesign and system synthesis, CODES+ISSS '09, P453, DOI 10.1145/1629435.1629497
   Qiu MK, 2010, IEEE T VLSI SYST, V18, P501, DOI 10.1109/TVLSI.2008.2010941
   SALMINEN ET AL., 2008, Survey of network-on-chip proposals
   Stiliadis D, 1998, IEEE ACM T NETWORK, V6, P611, DOI 10.1109/90.731196
   Wang Y, 2013, IEEE T COMPUT, V62, P336, DOI 10.1109/TC.2011.236
   Wang Y, 2011, ACM T DES AUTOMAT EL, V16, DOI 10.1145/1929943.1929946
   Wang Y, 2010, REAL TIM SYST SYMP P, P350, DOI 10.1109/RTSS.2010.16
   Xue C. J., 2011, 2011 IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P325
   YANG CQ, 1995, IEEE NETWORK, V9, P34, DOI 10.1109/65.397042
   Zhao MY, 2013, DES AUT TEST EUROPE, P176
NR 48
TC 1
Z9 1
U1 0
U2 14
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUN
PY 2014
VL 60
IS 6
BP 494
EP 508
DI 10.1016/j.sysarc.2014.03.001
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AJ7LJ
UT WOS:000337877900002
DA 2024-07-18
ER

PT J
AU Anjum, O
   Ahonen, T
   Nurmi, J
AF Anjum, Omer
   Ahonen, Tapani
   Nurmi, Jari
TI MPSoC based on Transport Triggered Architecture for baseband processing
   of an LTE receiver
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE LTE (long term evolution); TA (Transport Triggered Architecture); MPSoC;
   Baseband receiver; Software Defined Radio
ID OFDM SYSTEMS; CHANNEL ESTIMATION; PILOT ARRANGEMENT; FREQUENCY OFFSET
AB Wireless communication over LTE (long term evolution) brings several design challenges to industry and academia, due to its high throughput demand. Specially in the case of hand held mobile devices where the power budget is very limited and high throughput requires more computation power. On the other hand, the industry is struggling for flexible hardware solution, a Software Defined Radio (SDR), to amortize huge costs of hardware changes to suit the continued evolution in wireless standards. In this article, an MPSoC design has been presented for the baseband processing of a 20 MHz LTE system. Transport Triggered Architecture (TTA) has been preferred over conventional DSPs/VLIW architectures as processing element (PE) of MPSoC. Processing tasks are statically scheduled. Synchronization among the PEs is based on polling of a shared memory space. In addition an approach is presented to organize I/O buffer in such a way that the stalling probability of a PE should be reduced to exploit efficiently data and task level parallelism. The total power consumption by all the PEs synthesized on 130 nm technology at 200 MHz and 1.5 V is 105.04 mW. The total energy consumption to process one subframe including carrier recovery is 0.0767 mJ. Our study shows that TTA architecture brings several improvements in conventional SIMD/VLIW architectures. TTA as contrary to other run time designs has a guaranteed performance and lower energy consumption due to the fact that all the data dependency/independency issues are resolved at compile time. Further, it is also true due to the fact that TTA has a reduced register file (RF) traffic, number of RF ports and lower overall cycle count for a given task. To the best of author's knowledge this article is among the first few published articles on LTE receiver implementation with published figures like time, frequency, power and perhaps the first article explaining further in detail about data access pattern to process an LTE subframe, memory organization, subsystem interconnection, and synchronization. (C) 2013 Elsevier B.V. All rights reserved.
C1 [Anjum, Omer; Ahonen, Tapani; Nurmi, Jari] Tampere Univ Technol, Dept Elect & Commun Engn, Tampere 33720, Finland.
C3 Tampere University
RP Anjum, O (corresponding author), Tampere Univ Technol, Dept Elect & Commun Engn, Tampere 33720, Finland.
EM anjum.omer@gmail.com; tapani.ahonen@tut.fi; jari.nurmi@tut.fi
RI Nurmi, Jari/A-1839-2008
OI Nurmi, Jari/0000-0003-2169-4606; Ahonen, Tapani/0000-0003-0304-8790
CR Alard M., 1987, EBU TECH REV, P47
   [Anonymous], TS36201 3GPP
   [Anonymous], TS36211 3GPP
   Axell C., 2006, THESIS LINKOPING
   BINGHAM JAC, 1990, IEEE COMMUN MAG, V28, P5, DOI 10.1109/35.54342
   Chiueh T.-D., 2007, OFDM Baseband Receiver Design for Wireless Communications
   Coleri S, 2002, IEEE T BROADCAST, V48, P223, DOI 10.1109/TBC.2002.804034
   COOLEY JW, 1965, MATH COMPUT, V19, P297, DOI 10.2307/2003354
   Corporaal H, 1999, J SYST ARCHITECT, V45, P949, DOI 10.1016/S1383-7621(98)00046-0
   Corporaal H., 1991, INT C SUP, V91, P692
   DARLINGTON S, 1970, IEEE T CIRCUITS SYST, VCT17, P409, DOI 10.1109/TCT.1970.1083143
   Di Wu, 2009, SYST ON CHIP INT S, P132
   HEIKKINEN J, 2007, THESIS TAMPERE U TEC
   Hsieh MH, 1998, IEEE T CONSUM ELECTR, V44, P217, DOI 10.1109/30.663750
   Jaaskelainen P., 2007, P SOC PHOTO-OPT INS, V6507, P65
   Jalier C, 2010, DES AUT TEST EUROPE, P184
   Limberg T., 2009, DES AUT C
   Pitkänen TO, 2011, J SIGNAL PROCESS SYS, V63, P165, DOI 10.1007/s11265-010-0528-z
   Ramacher U, 2007, COMPUTER, V40, P62, DOI 10.1109/MC.2007.362
   Toumpakaris D, 2009, IEEE T BROADCAST, V55, P95, DOI 10.1109/TBC.2009.2013754
   TU Z, 2009, SYST ON CHIP 2009 SO, P138
   vandeBeek JJ, 1997, IEEE T SIGNAL PROCES, V45, P1800, DOI 10.1109/78.599949
   Wang Q, 2010, 2010 IEEE 21ST INTERNATIONAL SYMPOSIUM ON PERSONAL INDOOR AND MOBILE RADIO COMMUNICATIONS (PIMRC), P939, DOI 10.1109/PIMRC.2010.5671968
   WEINSTEIN SB, 1971, IEEE T COMMUN TECHN, VCO19, P628, DOI 10.1109/TCOM.1971.1090705
NR 24
TC 3
Z9 3
U1 0
U2 4
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2014
VL 60
IS 1
BP 140
EP 149
DI 10.1016/j.sysarc.2013.10.005
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 303OK
UT WOS:000330683600012
DA 2024-07-18
ER

PT J
AU Hung, SH
   Tzeng, TT
   Wu, JD
   Tsai, MY
   Lu, YC
   Shieh, JP
   Tu, CH
   Ho, WJ
AF Hung, Shih-Hao
   Tzeng, Tien-Tzong
   Wu, Jyun-De
   Tsai, Min-Yu
   Lu, Yi-Chih
   Shieh, Jeng-Peng
   Tu, Chia-Heng
   Ho, Wen-Jen
TI MobileFBP: Designing portable reconfigurable applications for
   heterogeneous systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Multicore; Reconfiurable computing; Heterogeneous systems; Android;
   Flow-based programming; Inter-task communications
ID CLOUD
AB Power-efficiency has been a key issue for today's application and system design, ranging from embedded systems to data centers. While application-specific designs and optimizations may improve the power efficiency, it requires significant efforts to co-design the hardware and software, which are difficult to re-use. On the hardware front, the trend of heterogeneous computing enables custom designs for specific applications by integrating different types of processors and reconfigurable hardware to handle computeintensive tasks. However, what is still missing is an elegant application framework, i.e., a programming environment and a runtime system, to develop portable applications which can offload tasks or be reconfigured dynamically to run on a variety of systems efficiently.
   Our ongoing work, MobileFBP, provides an application framework which aims to support heterogeneous and reconfigurable systems. Using the framework, the developers build portable applications with a dataflow programming paradigm, and the MobileFBP runtime system dynamically schedules the task components to run on available computing resources locally or remotely based on the application profiles. We hope that this ability produces high-level portable applications and reduces the efforts and skills needed for the developers to optimize their applications on a range of systems. This paper describes this work and presents our preliminary results. (C) 2013 Elsevier B.V. All rights reserved.
C1 [Hung, Shih-Hao; Tzeng, Tien-Tzong; Wu, Jyun-De; Tsai, Min-Yu; Lu, Yi-Chih; Shieh, Jeng-Peng] Natl Taiwan Univ, Dept Comp Sci & Informat Engn, Taipei, Taiwan.
   [Tu, Chia-Heng; Ho, Wen-Jen] Inst Informat Ind, Smart Network Syst Inst, Taipei, Taiwan.
C3 National Taiwan University
RP Tu, CH (corresponding author), Inst Informat Ind, Smart Network Syst Inst, Taipei, Taiwan.
EM d94944008@csie.ntu.edu.tw
OI HUNG, SHIH-HAO/0000-0003-2043-2663
CR Agarwal A, 2010, IEEE EMBED SYST LETT, V2, P72, DOI 10.1109/LES.2010.2055231
   [Anonymous], 2012, OpenCL - The open standard for parallel programming of heterogeneous systems
   [Anonymous], 2010, PROC 8 INT C MOBILE, DOI [DOI 10.1145/1814433, 10.1145/1814433.1814441, DOI 10.1145/1814433.1814441]
   [Anonymous], 2000, WORKSH COMP OP SYST
   [Anonymous], 2004, CAT C MAN C C STYL G
   [Anonymous], CUDA PAR PROGR MAD E
   ARVIND, 1990, IEEE T COMPUT, V39, P300, DOI 10.1109/12.48862
   Auerbach J, 2012, DES AUT CON, P271
   Balan Rajesh., 2002, EW10, P87
   Balan RK, 2003, PROCEEDINGS OF MOBISYS 2003, P273, DOI 10.1145/1066116.1066125
   Barney B., 2011, POSIX Threads Programming
   Baskaran MM, 2010, LECT NOTES COMPUT SC, V6011, P244, DOI 10.1007/978-3-642-11970-5_14
   Bellard F, 2005, USENIX Association Proceedings of the FREENIX/Open Source Track, P41
   Blake G, 2009, IEEE SIGNAL PROC MAG, V26, P26, DOI 10.1109/MSP.2009.934110
   Chun BG, 2011, EUROSYS 11: PROCEEDINGS OF THE EUROSYS 2011 CONFERENCE, P301
   Czajkowski T.S., 2012, 22 INT C FIELD PROGR, P531, DOI DOI 10.1109/FPL.2012.6339272
   Dean Jeffrey, 2004, OSDI 04, P10
   Dennis Jack B, 1972, INT S THEOR PROGR
   Flinn J, 2001, EIGHTH WORKSHOP ON HOT TOPICS IN OPERATING SYSTEMS, PROCEEDINGS, P61, DOI 10.1109/HOTOS.2001.990062
   *GANGL TEAM, 2000, GANGL SCAL DISTR MON
   *GARTN RES, 2012, GARTN OUTL 5 CLOUD C
   Groves Peter., 2016, The Big Data Revolution in Healthcare: Accelerating Value and Innovation
   Hung SH, 2012, CODES+ISSS'12:PROCEEDINGS OF THE TENTH ACM INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE-CODESIGN AND SYSTEM SYNTHESIS, P23
   Hung SH, 2012, COMPUT MATH APPL, V63, P573, DOI 10.1016/j.camwa.2011.10.044
   Hunt GC, 1999, USENIX ASSOCIATION PROCEEDINGS OF THE THIRD SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION (OSDI '99), P187
   *IPERF TEAM, 2010, UO WAS DEV NLANR DAS
   King M, 2012, ASPLOS XVII: SEVENTEENTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS, P325
   Kosta S, 2012, IEEE INFOCOM SER, P945, DOI 10.1109/INFCOM.2012.6195845
   LIAO SY, 2000, P 8 INT WORKSH HARDW
   Liu PF, 2012, ADV INTEL SOFT COMPU, V139, P75
   *MIT TECHN REVC, 2013, BIG DAT GETS PERS
   MORRISON JP, 2012, FLOW BASED PROGRAMMI
   Neubauer M, 2005, ACM SIGPLAN NOTICES, V40, P221, DOI 10.1145/1047659.1040324
   Newton R., 2009, Proc. 6th USENIX Symp. Netw. Syst. Des. Implementation, V9, P395
   PETTERSSON M, 2011, PERFCTR LUNUX PERFOR
   Satyanarayanan M, 2009, IEEE PERVAS COMPUT, V8, P14, DOI 10.1109/MPRV.2009.82
   STEVENS WP, 1982, IBM SYST J, V21, P162, DOI 10.1147/sj.212.0162
   Ubal R, 2012, INT CONFER PARA, P335
   Wang ZG, 2011, ACM SIGPLAN NOTICES, V46, P213, DOI 10.1145/2038037.1941583
   Weinsberg Y, 2008, ACM SIGPLAN NOTICES, V43, P179, DOI 10.1145/1353536.1346304
   *WORLD EC FOR, 2011, PERS DAT EM NEW ASS, pT2011
NR 41
TC 4
Z9 5
U1 0
U2 7
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2014
VL 60
IS 1
BP 40
EP 51
DI 10.1016/j.sysarc.2013.11.009
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 303OK
UT WOS:000330683600005
DA 2024-07-18
ER

PT J
AU Elshuber, M
   Obermaisser, R
AF Elshuber, Martin
   Obermaisser, Roman
TI Dependable and predictable time-triggered Ethernet networks with COTS
   components
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Embedded systems; Real-time systems; Ethernet; Commercial Off-The-Shelf
   components; Fault isolation
AB TTEthernet is a cross-industry communication standard that supports the integration of predictable time-triggered communication and event-triggered standard Ethernet traffic. This paper explores the ability of extending the firmware of Commercial-Off-The-Shelf (COTS) routers in order to support TTEthernet. Thereby, we can achieve a significant cost reduction, upgrade existing infrastructures and make field-failure rates of COTS devices available for certification. Based on a generic model of a COTS router, we introduce four methods for extending a COTS router with support for time-triggered and event-triggered message exchanges. The extended COTS router redirects time-triggered messages within pre-planed time intervals, while also processing event-triggered messages when no time-triggered message are scheduled. We achieve temporal predictability and low jitter by minimizing the effect of event-triggered messages onto the timing of time-triggered messages. Furthermore, experimental results from a prototype implementation provide insight into the performance differences between a COTS router and dedicated hardware. (C) 2013 Elsevier B.V. All rights reserved.
C1 [Elshuber, Martin] Vienna Univ Technol, Dept Comp Engn, A-1040 Vienna, Austria.
   [Obermaisser, Roman] Univ Siegen, Chair Embedded Syst, D-57068 Siegen, Germany.
C3 Technische Universitat Wien; Universitat Siegen
RP Obermaisser, R (corresponding author), Univ Siegen, Chair Embedded Syst, Holderlinstr 3, D-57068 Siegen, Germany.
EM martine@vmars.tuwien.ac.at; roman.obermais-ser@uni-siegen.de
FU European research project INDEXYS [ARTEMIS-2008-1-100021]; European
   research project universAAL [247950]
FX This work has been supported in part by the European research project
   INDEXYS under the Grant Agreement ARTEMIS-2008-1-100021 and the European
   research project universAAL under the Grant Agreement No. 247950.
CR [Anonymous], PROFINET TECHN APPL
   [Anonymous], RTL8305SC SINGL CHIP
   [Anonymous], 664P71 ARINC AV FULL
   [Anonymous], P 15 INT C REAL TIM
   [Anonymous], EMBEDDED SYSTEMS SER
   [Anonymous], P 6 INT S MECH ITS A
   [Anonymous], P 2006 IEEE INT C IN
   [Anonymous], 2006 IEEE INT WORKSH
   [Anonymous], AS6802 SAE AV INT TE
   [Anonymous], TTE DEV SWITCH 100 M
   [Anonymous], DEPENDABLE SYSTEMS S
   [Anonymous], ETH POW COMM PROF SP
   [Anonymous], ADV IND CONTROL
   [Anonymous], P DES AUT TEST EUR M
   [Anonymous], REAL TIME SYSTEMS SE
   [Anonymous], P INT C EM TECHN FAC
   [Anonymous], 28 S FAULT TOL COMP
   Cervin A., 2004, P 10 INT C REAL TIM
   Chao H., 2007, High Performance Switches and Routers
   Duelk M., 2006, PROC 25 IEEE INT C C, P1
   KAROL MJ, 1987, IEEE T COMMUN, V35, P1347, DOI 10.1109/TCOM.1987.1096719
   Kopetz H, 2011, Real-Time Systems: Design Principles for Distributed Embedded Applications, P307
   Loeser J, 2004, EUROMICRO, P13, DOI 10.1109/EMRTS.2004.1310992
   LUNDELIUS J, 1984, INFORM CONTROL, V62, P190, DOI 10.1016/S0019-9958(84)80033-9
   Martí P, 2001, 22ND IEEE REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P39, DOI 10.1109/REAL.2001.990594
   Obermaisser R., 2011, Time-triggered communication
   Seifert R., 2008, The All-New Switch Book
   Vasseur JP, 2010, INTERCONNECTING SMART OBJECTS WITH IP: THE NEXT INTERNET, P1
   Verissimo Paulo., 2001, DISTRIBUTED SYSTEMS
NR 29
TC 5
Z9 6
U1 0
U2 11
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2013
VL 59
IS 9
SI SI
BP 679
EP 690
DI 10.1016/j.sysarc.2013.07.003
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 246SD
UT WOS:000326558500002
DA 2024-07-18
ER

PT J
AU Gallego, D
   Woerndl, W
   Huecas, G
AF Gallego, Daniel
   Woerndl, Wolfgang
   Huecas, Gabriel
TI Evaluating the impact of proactivity in the user experience of a
   context-aware restaurant recommender for Android smartphones
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Mobile; Recommender system; Proactivity; Context-awareness; Evaluation;
   User experience
ID SYSTEM
AB Proactivity has recently gained much attention in the area of cyber physical systems as sensing the users' real world environment is needed to achieve it. Proactive recommenders are a good example because they push recommendations to the user when the current situation seems appropriate, without explicit user request. Evaluating whether users would accept proactive recommendations, how to properly notify them and how to present recommended items are important research questions. In this article, we present the scenario related to a context-aware restaurant recommender for Android smartphones. Two options to achieve proactivity have been designed: a widget- and a notification-based solution. In addition, our mobile user interface includes a visualization of recommended items and allows for user feedback. The approach was evaluated in a survey among users with good results regarding usefulness and effectiveness. The results also showed that test users preferred the widget-based solution in terms of user experience. (C) 2013 Elsevier B.V. All rights reserved.
C1 [Gallego, Daniel] Univ Politecn Madrid, Escuela Tecn Super Ingn Telecomunicac, E-28040 Madrid, Spain.
   [Woerndl, Wolfgang] Tech Univ Munich, D-85748 Garching, Germany.
   [Huecas, Gabriel] Univ Politecn Madrid, E-28040 Madrid, Spain.
C3 Universidad Politecnica de Madrid; Technical University of Munich;
   Universidad Politecnica de Madrid
RP Gallego, D (corresponding author), Univ Politecn Madrid, Escuela Tecn Super Ingn Telecomunicac, Ave Complutense 30, E-28040 Madrid, Spain.
EM dgallego@dit.upm.es; woerndl@in.tum.de; gabriel@dit.upm.es
RI Huecas, Gabriel/ACR-6762-2022
OI Huecas, Gabriel/0000-0001-5673-9312
CR Adomavicius G, 2011, RECOMMENDER SYSTEMS HANDBOOK, P217, DOI 10.1007/978-0-387-85820-3_7
   Al Tair H., 2012, INT J MULTIMEDIA IMA, V2, P125
   Android, 2011, DEV SERV
   [Anonymous], P 1 ACM WORKSH MOB S
   Aritoni O, 2011, COMM COM INF SC, V171, P156
   Averjanova Olga, 2008, Second International Conference on Mobile Ubiquitous Computing, Systems, Services and Technologies 2008, P212, DOI 10.1109/UBICOMM.2008.16
   Baldauf M, 2007, INT J AD HOC UBIQ CO, V2, P263, DOI 10.1504/IJAHUC.2007.014070
   Dafir Ech-Cherif El Kettani M, 2011, J CONVERG, V2, P25
   Dey AK, 2001, HUM-COMPUT INTERACT, V16, P97, DOI 10.1207/S15327051HCI16234_02
   Fogarty J., 2005, ACM Transactions on Computer-Human Interaction, V12, P119, DOI 10.1145/1057237.1057243
   Gallego D., 2012, P 3 FTRA INT C MOB U
   Gallego D., 2012, 42 ASEE IEEE FRONT E, P1364
   GOODMAN LA, 1961, ANN MATH STAT, V32, P148, DOI 10.1214/aoms/1177705148
   Hong JY, 2009, EXPERT SYST APPL, V36, P7448, DOI 10.1016/j.eswa.2008.09.002
   Isaac Sparling E., 2011, P 5 ACM C REC SYST R, P149, DOI [10.1145/2043932.2043961, DOI 10.1145/2043932.2043961]
   Kenteris M, 2011, PERS UBIQUIT COMPUT, V15, P97, DOI 10.1007/s00779-010-0295-7
   Kern N, 2003, SEVENTH IEEE INTERNATIONAL SYMPOSIUM ON WEARABLE COMPUTERS, PROCEEDINGS, P223, DOI 10.1109/ISWC.2003.1241415
   Leiva Luis., 2012, P 14 INT C HUMAN COM, P291, DOI DOI 10.1145/2371574.2371617
   Lim T.Y., 2012, 2012 SE AS NETW ERG, P1, DOI DOI 10.1109/SEANES.2012.6299576
   Miller J, 2005, IEEE INTERNET COMPUT, V9, P90, DOI 10.1109/MIC.2005.113
   Modsching M, 2007, INT WORKSH INT DATA, P663
   Nielsen J., 2006, J NIELSENS ALER 0626
   Pan R., 2011, J CONVERG, V3, P13
   Ricci F., 2010, Information Technology and Tourism, V12, P205, DOI 10.3727/109830511X12978702284390
   Rosenthal S, 2011, LECT NOTES COMPUT SC, V6696, P170, DOI 10.1007/978-3-642-21726-5_11
   Ruiz-Iniesta A, 2009, ICALT: 2009 IEEE INTERNATIONAL CONFERENCE ON ADVANCED LEARNING TECHNOLOGIES, P543, DOI 10.1109/ICALT.2009.23
   Shtykh RY, 2011, HUM-CENTRIC COMPUT I, V1, DOI 10.1186/2192-1962-1-2
   Stern H., 2011, P 3 WORKSH CONT SYST
   Teraoka T, 2012, HUM-CENTRIC COMPUT I, V2, DOI 10.1186/2192-1962-2-1
   Vico Daniel Gallego, 2012, ICDS 2012, P73
   Woerndl W., 2011, 5 ACM C RECOMMENDER, P273, DOI DOI 10.1145/2043932.2043981
NR 31
TC 25
Z9 27
U1 0
U2 35
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2013
VL 59
IS 9
SI SI
BP 748
EP 758
DI 10.1016/j.sysarc.2013.02.004
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 246SD
UT WOS:000326558500009
DA 2024-07-18
ER

PT J
AU Ren, Y
   Liu, LB
   Yin, SY
   Han, J
   Wu, QH
   Wei, SJ
AF Ren, Yu
   Liu, Leibo
   Yin, Shouyi
   Han, Jie
   Wu, Qinghua
   Wei, Shaojun
TI A fault tolerant NoC architecture using quad-spare mesh topology and
   dynamic reconfiguration
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Fault tolerant; Network-on-Chip; Quad-spare mesh; Dynamic
   reconfiguration
ID NETWORK-ON-CHIP; ROUTING ALGORITHM
AB Network-on-Chip (NoC) is widely used as a communication scheme in modern many-core systems. To guarantee the reliability of communication, effective fault tolerant techniques are critical for an NoC. In this paper, a novel fault tolerant architecture employing redundant routers is proposed to maintain the functionality of a network in the presence of failures. This architecture consists of a mesh of 2 x 2 router blocks with a spare router placed in the center of each block. This spare router provides a viable alternative when a router fails in a block. The proposed fault-tolerant architecture is therefore referred to as a quad-spare mesh. The quad-spare mesh can be dynamically reconfigured by changing control signals without altering the underlying topology. This dynamic reconfiguration and its corresponding routing algorithm are demonstrated in detail. Since the topology after reconfiguration is consistent with the original error-free 2D mesh, the proposed design is transparent to operating systems and application software. Experimental results show that the proposed design achieves significant improvements on reliability compared with those reported in the literature. Comparing the error-free system with a single router failure case, the throughput only decreases by 5.19% and latency increases by 2.40%, with about 45.9% hardware redundancy. (C) 2013 Elsevier B.V. All rights reserved.
C1 [Ren, Yu; Liu, Leibo; Yin, Shouyi; Wu, Qinghua; Wei, Shaojun] Tsinghua Univ, Inst Microelect, Beijing 100084, Peoples R China.
   [Ren, Yu; Liu, Leibo; Yin, Shouyi; Wu, Qinghua; Wei, Shaojun] Tsinghua Univ, Natl Lab Informat Sci & Technol, Beijing 100084, Peoples R China.
   [Han, Jie] Univ Alberta, ECE Dept, Edmonton, AB T6G 2V4, Canada.
C3 Tsinghua University; Tsinghua University; University of Alberta
RP Liu, LB (corresponding author), Tsinghua Univ, Inst Microelect, Beijing 100084, Peoples R China.
EM liulb@tsinghua.edu.cn
RI Liu, Leibo/AAE-1973-2020
OI Liu, Leibo/0000-0001-7548-4116
FU China National High Technologies Research Program [2012AA012701];
   Tsinghua Information S&T National Lab Creative Team Project;
   International S&T Cooperation Project of China [2012DFA11170]; Tsinghua
   Indigenous Research Project [20111080997]; Special Scientific Research
   Funds for Commonweal Section [200903010]; Science and Technology Project
   of Jiangxi Province [20112BBF60050]; NNSF of China [61274131];
   University of Alberta China Opportunity Fund (Joint Research Lab
   project)
FX This work is supported in part by the China National High Technologies
   Research Program (No. 2012AA012701), the Tsinghua Information S&T
   National Lab Creative Team Project, the International S&T Cooperation
   Project of China grant (No. 2012DFA11170), the Tsinghua Indigenous
   Research Project (No.20111080997), the Special Scientific Research Funds
   for Commonweal Section (No.200903010), the Science and Technology
   Project of Jiangxi Province (No.20112BBF60050), the NNSF of China grant
   (No.61274131) and the University of Alberta China Opportunity Fund
   (Joint Research Lab project).
CR Amory A.M., 2005, P IEEE INT TEST C NO, P590
   [Anonymous], 2003, PRINCIPLES PRACTICES
   Benini L, 2002, COMPUTER, V35, P70, DOI 10.1109/2.976921
   Bjerregaard T, 2006, ACM COMPUT SURV, V38, P1, DOI 10.1145/1132952.1132953
   Chang Y.C., ASP DAC 2011, P431
   Constantinescu C, 2003, IEEE MICRO, V23, P14, DOI 10.1109/MM.2003.1225959
   Dally W. J., 2001, P DAC
   Dumitras T., 2003, P AS S PAC DES AUT C
   Fick D, 2009, DES AUT CON, P812
   Fick D, 2009, DES AUT TEST EUROPE, P21
   Grecu C, 2006, IEEE VLSI TEST SYMP, P30, DOI 10.1109/VTS.2006.22
   Han J, 2011, IEEE T NANOTECHNOL, V10, P1099, DOI 10.1109/TNANO.2011.2111460
   Jantsch A, 2003, NETWORKS ON CHIP, P3
   Kariniemi H, 2006, IEEE INT SYMP DESIGN, P186
   Kim Y, 2005, 2005 INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS, P291
   Krewell, 2005, Microprocessor Report, V19, P41
   Pande PP, 2003, PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL V, P217
   Pirretti M, 2004, IEEE COMP SOC ANN, P46, DOI 10.1109/ISVLSI.2004.1339507
   Praveen V., 2004, P GREAT LAK S VLSI
   Schuchman E, 2005, CONF PROC INT SYMP C, P160, DOI 10.1109/ISCA.2005.44
   Shivakumar P, 2003, PR IEEE COMP DESIGN, P481, DOI 10.1109/ICCD.2003.1240944
   Stensgaard MB, 2007, NOCS 2008: SECOND IEEE INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP, PROCEEDINGS, P55, DOI 10.1109/NOCS.2008.13
   Wang LT, 2008, MORG KAUF SER SYST, P1
   Zhang L, 2009, IEEE T VLSI SYST, V17, P1173, DOI 10.1109/TVLSI.2008.2002108
   Zhang Z, 2008, DES AUT CON, P441
NR 25
TC 18
Z9 19
U1 0
U2 20
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2013
VL 59
IS 7
BP 482
EP 491
DI 10.1016/j.sysarc.2013.03.010
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 204XR
UT WOS:000323405100012
DA 2024-07-18
ER

PT J
AU Zhang, DG
   Liao, XF
   Qiu, MK
   Hu, JT
   Sha, EHM
AF Zhang, Daigu
   Liao, Xiaofeng
   Qiu, Meikang
   Hu, Jingtong
   Sha, Edwin H. -M.
TI Randomized execution algorithms for smart cards to resist power analysis
   attacks
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Side channel attack (SCA); Power analysis attacks; Smart card;
   Randomized execution
ID DPA; COUNTERMEASURES; SECURITY; LOGIC
AB In recent years, the applications of smart cards become wider and wider. Smart cards are used in various areas and play a vital role in many security systems. At the same time, the security issue of smart cards has been more and more important. Smart cards are vulnerable to several attack approaches such as power analysis attacks. In this paper, we propose four novel algorithms to defend against power analysis attacks via randomized execution of programs. The experimental results confirm that the new approaches can even the power distribution of applications in smart cards, which makes smart cards less susceptible to power analysis attacks. Our approaches are general and not limited to a certain application. (C) 2012 Elsevier B.V. All rights reserved.
C1 [Zhang, Daigu; Liao, Xiaofeng; Sha, Edwin H. -M.] Chongqing Univ, Coll Comp Sci, State Key Lab Power Transmiss Equipment & Syst Se, Chongqing 630044, Peoples R China.
   [Zhang, Daigu; Hu, Jingtong; Sha, Edwin H. -M.] Univ Texas Dallas, Dept Comp Sci, Richardson, TX 75083 USA.
   [Qiu, Meikang] Univ Kentucky, Dept Elect & Comp Engn, Lexington, KY USA.
C3 Chongqing University; University of Texas System; University of Texas
   Dallas; University of Kentucky
RP Zhang, DG (corresponding author), Chongqing Univ, Coll Comp Sci, State Key Lab Power Transmiss Equipment & Syst Se, Chongqing 630044, Peoples R China.
EM daiguzhang@hotmail.com
RI Liao, Xiaofeng/HPD-6655-2023
OI Hu, Jingtong/0000-0003-4029-4034
FU National Natural Science Foundation of China [60973114, 61170249];
   Research Fund of Preferential Development Domain for the Doctoral
   Program of Ministry of Education of China [201101911130005]; State Key
   Laboratory of Power Transmission Equipment & System Security and New
   Technology, Chongqing University [2007DA10512711206]; Program for
   Changjiang Scholars; University of Kentucky Start-up Foundation; Direct
   For Computer & Info Scie & Enginr; Division Of Computer and Network
   Systems [1015802] Funding Source: National Science Foundation
FX The work described in this paper was supported in part by the National
   Natural Science Foundation of China under Grants 60973114 and 61170249,
   in part by the Research Fund of Preferential Development Domain for the
   Doctoral Program of Ministry of Education of China under Grant
   201101911130005, in part by the State Key Laboratory of Power
   Transmission Equipment & System Security and New Technology, Chongqing
   University under Grant 2007DA10512711206, in part by the Program for
   Changjiang Scholars, and by the University of Kentucky Start-up
   Foundation.
CR Agrawal D, 2002, LECT NOTES COMPUT SC, V2523, P29
   [Anonymous], 2003, ACM T EMBED COMPUT S, DOI DOI 10.1145/950162.950168
   Baptista MS, 1998, PHYS LETT A, V240, P50, DOI 10.1016/S0375-9601(98)00086-3
   Brier E, 2004, LECT NOTES COMPUT SC, V3156, P16, DOI 10.1007/978-3-540-28632-5_2
   Chen J, 2007, IEEE MICRO, V27, P34, DOI 10.1109/MM.2007.73
   Chen Y, 2005, 11TH INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED SYSTEMS WORKSHOPS, VOL II, PROCEEDINGS,, P2
   Choi BD, 2010, ETRI J, V32, P166, DOI 10.4218/etrij.10.0209.0247
   Clavier C, 2001, LECT NOTES COMPUT SC, V1965, P252
   Coron JS, 2008, LECT NOTES COMPUT SC, V5229, P278, DOI 10.1007/978-3-540-85855-3_19
   Ghellar F, 2008, SBCCI 2008: 21ST SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, P140
   Golic JD, 2002, LECT NOTES COMPUT SC, V2523, P198
   Goubin L, 1999, LECT NOTES COMPUT SC, V1717, P158
   Guilley S, 2010, IEEE T COMPUT, V59, P1250, DOI 10.1109/TC.2010.104
   Guthaus MR, 2001, WWC-4: IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, P3, DOI 10.1109/WWC.2001.990739
   Herbst C, 2006, LECT NOTES COMPUT SC, V3989, P239
   Kessels J., 2000, Proceedings Sixth International Symposium on Advanced Research in Asynchronous Circuits and Systems (ASYNC 2000) (Cat. No. PR00586), P36, DOI 10.1109/ASYNC.2000.836785
   Kocher P., 1999, Advances in Cryptology - CRYPTO'99. 19th Annual International Cryptology Conference. Proceedings, P388
   Kocher Paul C, 1996, ADV CRYPTOLOGY CRYPT
   Le TH, 2007, IEEE T INF FOREN SEC, V2, P710, DOI 10.1109/TIFS.2007.910252
   Mangard S, 2004, LECT NOTES COMPUT SC, V2964, P222
   Mangard S, 2002, LECT NOTES COMPUT SC, V2587, P343
   Mangard S, 2008, POWER ANAL ATTACKS R
   May D., 2001, Cryptographic Hardware and Embedded Systems - CHES 2001. Third International Workshop. Proceedings (Lecture Notes in Computer Science Vol.2162), P28
   Messerges T. S., 2001, Fast Software Encryption. 7th International Workshop, FSE 2000. Proceedings (Lecture Notes in Computer Science Vol.1978), P150
   Messerges TS, 2002, IEEE T COMPUT, V51, P541, DOI 10.1109/TC.2002.1004593
   Moradi A, 2009, COMPUT ELECTR ENG, V35, P359, DOI 10.1016/j.compeleceng.2008.06.004
   Oswald E, 2006, LECT NOTES COMPUT SC, V3786, P292
   Oswald E, 2005, LECT NOTES COMPUT SC, V3557, P413
   Qiu MK, 2009, ACM T DES AUTOMAT EL, V14, DOI 10.1145/1497561.1497568
   Rakers P, 2001, IEEE J SOLID-ST CIRC, V36, P559, DOI 10.1109/4.910496
   SHANNON CE, 1948, BELL SYST TECH J, V27, P623, DOI 10.1002/j.1538-7305.1948.tb00917.x
   Shao ZL, 2003, PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL V, P109
   Tiri K, 2003, LECT NOTES COMPUT SC, V2779, P125, DOI 10.1007/978-3-540-45238-6_11
   Zhuge QF, 2003, CODES(PLUS)ISSS 2003: FIRST IEEE/ACM/IFIP INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN & SYSTEM SYNTHESIS, P144, DOI 10.1109/CODESS.2003.1275274
NR 34
TC 1
Z9 3
U1 0
U2 10
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2012
VL 58
IS 10
BP 426
EP 438
DI 10.1016/j.sysarc.2012.08.004
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 052CK
UT WOS:000312175100004
DA 2024-07-18
ER

PT J
AU Toledo-Moreo, FJ
   Martínez-Alvarez, JJ
   Garrigós-Guerrero, J
   Ferrández-Vicente, JM
AF Javier Toledo-Moreo, F.
   Javier Martinez-Alvarez, J.
   Garrigos-Guerrero, Javier
   Manuel Ferrandez-Vicente, J.
TI FPGA-based architecture for the real-time computation of 2-D convolution
   with large kernel size
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE 2-D Convolution; Large kernel size; FPGA; Embedded and real-time systems
ID CONVOLVERS; DESIGN; SYSTEM
AB Bidimensional convolution is a low-level processing algorithm of interest in many areas, but its high computational cost constrains the size of the kernels, especially in real-time embedded systems. This paper presents a hardware architecture for the FPGA-based implementation of 2-D convolution with medium-large kernels. It is a multiplierless solution based on Distributed Arithmetic implemented using general purpose resources in FPGAs. Our proposal is modular and coefficient independent, so it remains fully flexible and customizable for any application. The architecture design includes a control unit to manage efficiently the operations at the borders of the input array. Results in terms of occupied resources and timing are reported for different configurations. We compare these results with other approaches in the state of the art to validate our approach. (C) 2012 Elsevier B.V. All rights reserved.
C1 [Javier Toledo-Moreo, F.; Javier Martinez-Alvarez, J.; Garrigos-Guerrero, Javier; Manuel Ferrandez-Vicente, J.] Univ Politecn Cartagena, Dpto Elect & Tecnol Comp, Cartagena, Spain.
C3 Universidad Politecnica de Cartagena
RP Toledo-Moreo, FJ (corresponding author), Univ Politecn Cartagena, Dpto Elect & Tecnol Comp, Cartagena, Spain.
EM javier.toledo@upct.es
RI Martinez, J. Javier/L-7427-2014; Garrigós, Javier/L-1685-2014;
   Ferrandez, Jose Manuel/C-9378-2009
OI Martinez, J. Javier/0000-0002-6971-8278; Garrigós,
   Javier/0000-0002-4397-6682; Toledo-Moreo, Javier/0000-0002-5277-9322;
   Ferrandez, Jose Manuel/0000-0002-4613-6101
FU Fundacion Seneca de la Region de Murcia [15419/PI/10]; Ministerio de
   Economia y Competitividad of Spain [AYA2011-14245-E]
FX This work has been partially supported by the Fundacion Seneca de la
   Region de Murcia through the Research Project 15419/PI/10 and by the
   Ministerio de Economia y Competitividad of Spain through the Research
   Project AYA2011-14245-E.
CR [Anonymous], HDB ASTRONOMICAL DAT
   [Anonymous], 2020, Feature Extraction and Image Processing
   [Anonymous], 2005, RECONFIGURABLE COMPUTING
   Bankman I., 2000, Handbook of medical imaging: processing and analysis
   Benkrid K, 2002, THIRD INTERNATIONAL WORKSHOP ON DIGITAL AND COMPUTATIONAL VIDEO, PROCEEDINGS, P85, DOI 10.1109/DCV.2002.1218747
   Bosi B, 1999, IEEE T VLSI SYST, V7, P299, DOI 10.1109/92.784091
   Bouganis C.S., 2009, ACM T RECONFIG TECHN, V1, P24
   Bouganis C.S., 2005, INT C FIELD PROGR LO, P263
   Bouganis CS, 2005, ANN IEEE SYM FIELD P, P13
   BURRUS CS, 1977, IEEE T CIRCUITS SYST, V24, P674, DOI 10.1109/TCS.1977.1084293
   Cardells-Tormo F, 2006, IEEE T CIRCUITS-II, V53, P105, DOI 10.1109/TCSII.2005.857091
   Cope B, 2010, IEEE T COMPUT, V59, P433, DOI 10.1109/TC.2009.179
   Farabet C, 2009, I C FIELD PROG LOGIC, P32, DOI 10.1109/FPL.2009.5272559
   Fletcher CW, 2011, FPGA 11: PROCEEDINGS OF THE 2011 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD PROGRAMMABLE GATE ARRAYS, P119
   Fons F, 2011, MICROELECTRON J, V42, P204, DOI 10.1016/j.mejo.2010.08.008
   Gunn SR, 1999, PATTERN RECOGN, V32, P1463, DOI 10.1016/S0031-3203(98)00163-0
   Jain R., 1995, MACHINE VISION
   Martínez JJ, 2009, NEUROCOMPUTING, V72, P928, DOI 10.1016/j.neucom.2008.06.014
   Kalomiros JA, 2008, MICROPROCESS MICROSY, V32, P95, DOI 10.1016/j.micpro.2007.09.001
   Kisacanin B., 2009, EMBEDDED COMPUTER VI
   Liang XJ, 2003, IEEE T VLSI SYST, V11, P485, DOI 10.1109/TVLSI.2003.812306
   Martínez JJ, 2008, NEUROCOMPUTING, V71, P766, DOI [10.1016/j.neucom.2007.06.011, 10.1016/j.neucom.2007.06.01]
   MeyerBaese U, 2007, SIGNALS COMMUN TECHN, P1, DOI 10.1007/978-3-540-72613-5
   Mori J. Y., 2011, Proceedings of the 2011 VII Southern Conference on Programmable Logic (SPL), P63, DOI 10.1109/SPL.2011.5782626
   Pauwels K, 2012, IEEE T COMPUT, V61, P999, DOI 10.1109/TC.2011.120
   Perri S, 2005, MICROPROCESS MICROSY, V29, P381, DOI 10.1016/j.micpro.2004.10.004
   Porter RB, 2006, DSD 2006: 9TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN: ARCHITECTURES, METHODS AND TOOLS, PROCEEDINGS, P107
   Sankaradas M, 2009, IEEE INT CONF ASAP, P53, DOI 10.1109/ASAP.2009.25
   Sriram V., 2010, Proceedings 2010 International Conference on Field-Programmable Technology (FPT 2010), P273, DOI 10.1109/FPT.2010.5681487
   Toledo J., 2011, JORN COMP REC APL JC, P251
   Toledo-Moreo FJ, 2007, ANN IEEE SYM FIELD P, P291, DOI [10.1109/FCCM.2007.35, 10.1109/FCCM.2007.24]
   Torres-Huitzil C, 2005, EURASIP J APPL SIG P, V2005, P1024, DOI 10.1155/ASP.2005.1024
   Veelaert P, 2009, PATTERN RECOGN, V42, P2317, DOI 10.1016/j.patcog.2008.11.017
   Wong SC, 2005, ISSPA 2005: The 8th International Symposium on Signal Processing and its Applications, Vols 1 and 2, Proceedings, P791
   Woods R. E., 2007, DIGITAL IMAGE PROCES, V3
   White S. A., 1989, IEEE ASSP Magazine, V6, P4, DOI 10.1109/44.41514
   Zhang H, 2007, IEEE T CIRCUITS-II, V54, P200, DOI 10.1109/TCSII.2006.886898
   Zhang MZ, 2007, INTEGRATION, V40, P490, DOI 10.1016/j.vlsi.2006.07.001
NR 38
TC 18
Z9 19
U1 0
U2 6
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2012
VL 58
IS 8
BP 277
EP 285
DI 10.1016/j.sysarc.2012.06.002
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 003OR
UT WOS:000308621700001
DA 2024-07-18
ER

PT J
AU Jang, SB
   Kim, YG
AF Jang, Sung-Bong
   Kim, Young-Gab
TI An energy-efficient delay reduction technique for supporting WLAN-based
   VoIP in SmartPhone
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Power Save Mode (PSM); VoIP; Energy saving; SmartPhone; Delay reduction;
   WLAN
AB For non-real time data such as Web or e-mail, the 802.11 PSM scheme can be a useful mechanism for reducing power consumption effectively. However, there are some limitations when these are used for voice communication in which the main traffic is composed of delay-sensitive data like voice or call signaling. In this paper, in order to overcome the limitations, we present an efficient power saving scheme which can minimize power consumption while guaranteeing the delay constraint during call signaling and talk time. Furthermore, in order to illustrate the aims of the proposed approach, the terminal systems are implemented and evaluated by measuring average call connection delay and power consumption. The experimental results show that our approach can minimize traffic delay and power consumption, and find an optimal sleep threshold value according to network condition changes. (C) 2011 Elsevier B.V. All rights reserved.
C1 [Kim, Young-Gab] Korea Univ, Coll Informat & Commun, Seoul 136701, South Korea.
   [Jang, Sung-Bong] LG Elect Inc, Mobile Commun Co, Mobile Handset R&D Ctr, Seoul 153802, South Korea.
C3 Korea University; LG Electronics
RP Kim, YG (corresponding author), Korea Univ, Coll Informat & Commun, 1,5 Ga Anam Dong, Seoul 136701, South Korea.
EM jsb064@korea.ac.kr
RI Kim, Young-Gab/AIE-4008-2022
OI Kim, Young-Gab/0000-0001-9585-8808
CR [Anonymous], 2005, 80211 IEEE
   [Anonymous], 2002, SIP SESSION INITIATI
   Banginwar R, 2005, SECOND ANNUAL CONFERENCE ON WIRELESS ON-DEMAND NETWORK SYSTEMS AND SERVICES, PROCEEDINGS, P98, DOI 10.1109/WONS.2005.20
   Benini L, 2000, IEEE T VLSI SYST, V8, P299, DOI 10.1109/92.845896
   BRADY PT, 1969, AT&T TECH J, V48, P2445, DOI 10.1002/j.1538-7305.1969.tb01181.x
   Chatterjee S., 2007, P IEEE 2 INT C DIG T, V1, P13
   Gupta A, 2007, 2007 4TH ANNUAL IEEE COMMUNICATIONS SOCIETY CONFERENCE ON SENSOR, MESH AND AD-HOC COMMUNICATIONS AND NETWORKS, VOLS 1 AND 2, P122, DOI 10.1109/SAHCN.2007.4292824
   *IEEE, 2000, 80211 IEEE
   *ITU, 1996, G7231 ITU
   *ITU, 1996, G729 ITU
   Jang SB, 2009, IEEE T CONSUM ELECTR, V55, P1623, DOI 10.1109/TCE.2009.5278035
   Krashinsky R, 2005, WIREL NETW, V11, P135, DOI 10.1007/s11276-004-4751-z
   Lee J, 2008, COMPUT COMMUN, V31, P3204, DOI 10.1016/j.comcom.2008.04.029
   Lu ZJ, 2003, PR IEEE COMP DESIGN, P489, DOI 10.1109/ICCD.2003.1240945
   Pérez-Costa X, 2005, IEEE WIREL COMMUN, V12, P26, DOI 10.1109/MWC.2005.1561942
   Raghavendra C., 1998, ACM SIGCOMM COMP COM, V28, P5
   Schulzrinne H, 2003, RTP TRANSPORT PROTOC
   Shenoy P, 2003, PROC SPIE, V5019, P177, DOI 10.1117/12.483909
   SHIH E, 2002, P 8 ACM INT C MOB CO
   Tsao SL, 2005, GLOB TELECOMM CONF, P2902
NR 20
TC 1
Z9 1
U1 0
U2 2
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2011
VL 57
IS 10
SI SI
BP 934
EP 944
DI 10.1016/j.sysarc.2011.04.002
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 877PM
UT WOS:000299194400007
DA 2024-07-18
ER

PT J
AU Li, JY
   Ming, Z
   Qiu, MK
   Quan, G
   Qin, X
   Chen, TZ
AF Li, Jiayin
   Ming, Zhong
   Qiu, Meikang
   Quan, Gang
   Qin, Xiao
   Chen, Tianzhou
TI Resource allocation robustness in multi-core embedded systems with
   inaccurate information
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Probability; Robustness; Errors; PMF; Multi-core; Embedded system
ID PROCESSORS
AB Multi-core technologies are widely used in embedded systems and the resource allocation is vita to guarantee Quality of Service (QoS) requirements for applications on multi-core platforms. For heterogeneous multi-core systems, the statistical characteristics of execution times on different cores play a critical role in the resource allocation, and the differences between the actual execution time and the estimated execution time may significantly affect the performance of resource allocation and cause system to be less robust. In this paper, we present an evaluation method to study the impacts of inaccurate execution time information to the performance of resource allocation. We propose a systematic way to measure the robustness degradation of the system and evaluate how inaccurate probability parameters may affect the performance of resource allocations. Furthermore, we compare the performance of three widely used greedy heuristics when using the inaccurate information with simulations. (C) 2011 Elsevier B.V. All rights reserved.
C1 [Ming, Zhong] Shenzhen Univ, Coll Comp Sci & Software Engr, Shenzhen 518060, GD, Peoples R China.
   [Li, Jiayin; Qiu, Meikang] Univ Kentucky, Dept Elec & Comp Engr, Lexington, KY 40506 USA.
   [Quan, Gang] Florida Int Univ, Dept Elec & Comp Engr, Miami, FL 33174 USA.
   [Qin, Xiao] Auburn Univ, Dept Comp Sci & Software Engr, Auburn, AL 36849 USA.
   [Chen, Tianzhou] Zhejiang Univ, Coll Comp Sci, Hangzhou 310027, ZJ, Peoples R China.
C3 Shenzhen University; University of Kentucky; State University System of
   Florida; Florida International University; Auburn University System;
   Auburn University; Zhejiang University
RP Ming, Z (corresponding author), Shenzhen Univ, Coll Comp Sci & Software Engr, Shenzhen 518060, GD, Peoples R China.
EM jli6@engr.uky.edu; mingz@szu.edu.cn; mqiu@engr.uky.edu;
   Gang.Quan@fiu.edu; xqin@auburn.edu; tzchen@zju.edu.cn
RI Quan, Gang/JVZ-6756-2024
OI Quan, Gang/0000-0002-1007-4850
FU NSFC [61071061, 61070001]; Univ. of Kentucky; SZ-HK Innovation Circle
   [ZYB200907060012A]; NSF [GD:10351806001000000, CNS-0969013, CNS-0917021,
   CNS-1018108, CNS-0915762 (CSR), CCF-08452578 (CAREER), CNS-0917137
   (CSR), CNS-0757778 (CSR), CCF-0742187 (CPA), CNS-0831502 (Cyber Trust),
   CNS-0855251 (CRI), OCI-0753305 (CI-TEAM), DUE-0837341 (CCLI),
   DUE-0830831 (SFS)]; ST proj. of SZ [JC200903120046A]; Auburn Start Up
   grant; Intel [2005-04-070]; RFEB Zhejiang [Y200803333, Y200909683];
   State Key Lab of High End Server Storage Tech. [2009HSSA10]; National
   Key Lab STASI; SFKPC [SFKPC 2009ZX01039-002-001-04, 2009ZX03001-016,
   2009ZX 03004-005]; Direct For Computer & Info Scie & Enginr; Division Of
   Computer and Network Systems [1018108, 0917137, 0969013] Funding Source:
   National Science Foundation; Direct For Computer & Info Scie & Enginr;
   Division of Computing and Communication Foundations [0845257] Funding
   Source: National Science Foundation; Division Of Computer and Network
   Systems; Direct For Computer & Info Scie & Enginr [0917021] Funding
   Source: National Science Foundation
FX This work was supported in part by the NSFC 61071061, the Univ. of
   Kentucky Start Up Fund; SZ-HK Innovation Circle proj. ZYB200907060012A,
   NSF GD:10351806001000000, S&T proj. of SZ JC200903120046A; the NSF
   CNS-0969013, CNS-0917021, and CNS-1018108; the NSF CNS-0915762 (CSR),
   CCF-08452578 (CAREER), CNS-0917137 (CSR), CNS-0757778 (CSR), CCF-0742187
   (CPA), CNS-0831502 (Cyber Trust), CNS-0855251 (CRI), OCI-0753305
   (CI-TEAM), DUE-0837341 (CCLI), and DUE-0830831 (SFS), Auburn Start Up
   grant and Intel gift (2005-04-070); the NSFC 61070001, RFEB Zhejiang
   Y200803333 and Y200909683, State Key Lab of High End Server Storage
   Tech. 2009HSSA10, National Key Lab STASI, SFKPC 2009ZX01039-002-001-04,
   2009ZX03001-016, 2009ZX 03004-005.
CR Ali S, 2004, IEEE T PARALL DISTR, V15, P630, DOI 10.1109/TPDS.2004.24
   ALI S, 2000, Journal of Applied Science and Engineering, V3, P195
   [Anonymous], 1976, Computer and job-shop scheduling theory
   [Anonymous], 2010, R PROJ STAT COMP
   ARMSTRONG R, 1998, 7 IEEE HET COMP WORK, V5
   Bernat G, 2002, REAL TIM SYST SYMP P, P279, DOI 10.1109/REAL.2002.1181582
   BRAUN T, 2002, INT PAR DISTR PROC S, P78
   Braun TD, 2001, J PARALLEL DISTR COM, V61, P810, DOI 10.1006/jpdc.2000.1714
   Burns A, 2003, LECT NOTES COMPUT SC, V2855, P1
   David L, 2004, EUROMICRO, P223
   Eshaghian M., 1996, Heterogeneous computing
   FERNANDEZBACA D, 1989, IEEE T SOFTWARE ENG, V15, P1427, DOI 10.1109/32.41334
   Freund RF, 1998, SEVENTH HETEROGENEOUS COMPUTING WORKSHOP (HCW '98), P184, DOI 10.1109/HCW.1998.666558
   Iverson MA, 1999, PROC HETER COMP WORK, P99, DOI 10.1109/HCW.1999.765115
   Krintz C, 2003, INT SYM CODE GENER, P69, DOI 10.1109/CGO.2003.1191534
   Leangsuksun C., 1995, 4th Heterogeneous Computing Workshop (HCW 95), P30
   Levy M, 2009, IEEE MICRO, V29, P7, DOI 10.1109/MM.2009.41
   Li BC, 2000, LECT NOTES COMPUT SC, V1795, P256
   Li YA, 1997, J PARALLEL DISTR COM, V44, P35, DOI 10.1006/jpdc.1997.1349
   Maheswaran M, 1998, SEVENTH HETEROGENEOUS COMPUTING WORKSHOP (HCW '98), P57, DOI 10.1109/HCW.1998.666545
   Meikang Qiu, 2009, 2009 International Conference on Computational Science and Engineering (CSE), P48, DOI 10.1109/CSE.2009.153
   Qiu MK, 2007, J VLSI SIG PROC SYST, V46, P55, DOI 10.1007/s11265-006-0002-0
   Qiu MK, 2009, ACM T DES AUTOMAT EL, V14, DOI 10.1145/1497561.1497568
   Shestak V, 2008, J PARALLEL DISTR COM, V68, P1157, DOI 10.1016/j.jpdc.2008.01.002
   Shestak V, 2006, PROC INT CONF PARAL, P459, DOI 10.1109/ICPP.2006.14
   Smith Jay, 2009, Proceedings of the 2009 International Conference on Parallel Processing (ICPP 2009), P188, DOI 10.1109/ICPP.2009.45
   Wang L, 1997, J PARALLEL DISTR COM, V47, P8, DOI 10.1006/jpdc.1997.1392
   Zhang X., 2002, Computer networks, V38, P393
NR 28
TC 88
Z9 93
U1 0
U2 7
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2011
VL 57
IS 9
BP 840
EP 849
DI 10.1016/j.sysarc.2011.03.005
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 841VI
UT WOS:000296542900004
DA 2024-07-18
ER

PT J
AU Cucu-Grosjean, L
   Goossens, J
AF Cucu-Grosjean, Liliana
   Goossens, Joel
TI Exact schedulability tests for real-time scheduling of periodic tasks on
   unrelated multiprocessor platforms
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Real-time systems; Multiprocessors; Scheduling
AB In this paper, we study the global scheduling of periodic task systems on unrelated multiprocessor platforms. We first show two general properties which are well known for uniprocessor platforms and which are also true for unrelated multiprocessor platforms: (i) under few and not so restrictive assumptions, we prove that feasible schedules of periodic task systems are periodic starting from some point in time with a period equal to the least common multiple of the task periods and (ii) for the specific case of synchronous periodic task systems, we prove that feasible schedules repeat from their origin. We then present our main result: we characterize, for task-level fixed-priority schedulers and for asynchronous constrained or arbitrary deadline periodic task models, upper bounds of the first time-instant where the schedule repeats. For task-level fixed-priority schedulers, based on the upper bounds and the predictability property, we provide exact schedulability tests for asynchronous constrained or arbitrary deadline periodic task sets. Finally, we provide an exact schedulability test as well for the job-level fixed-priority Earliest Deadline First (EDF) scheduler, for which such an upper bound is unknown. (C) 2011 Elsevier B.V. All rights reserved.
C1 [Cucu-Grosjean, Liliana] INRIA Nancy Grand Est, F-54600 Villers Les Nancy, France.
   [Goossens, Joel] Univ Libre Bruxelles, B-1050 Brussels, Belgium.
C3 Universite de Lorraine; Universite Libre de Bruxelles
RP Cucu-Grosjean, L (corresponding author), INRIA Nancy Grand Est, 615 Rue Jardin Bot, F-54600 Villers Les Nancy, France.
EM liliana.cucu@loria.fr; joel.goossens@ulb.ac.be
FU Fonds National de la Recherche Scientifique de Belgique
FX This work was partially supported by the Fonds National de la Recherche
   Scientifique de Belgique.
CR Baker TP, 2007, LECT NOTES COMPUT SC, V4878, P62
   BRAUN C, 2007, JUN RES WORKSH REAL
   CARPENTER J, 2005, HDB SCHEDULING
   Cucu L., 2006, IEEE C EM TECHN FACT, P397
   Cucu L, 2007, DES AUT TEST EUROPE, P1635
   Cucu-Grosjean L, 2010, INFORM PROCESS LETT, V110, P399, DOI 10.1016/j.ipl.2010.03.009
   Davis R., 2009, A Survey of Hard Real-Time Scheduling Algorithms and Schedulability Analysis Techniques for Multiprocessor Systems
   Goossens J, 2003, REAL-TIME SYST, V24, P239, DOI 10.1023/A:1021782503695
   Goossens J., 1999, Proceedings Sixth International Conference on Real-Time Computing Systems and Applications. RTCSA'99 (Cat. No.PR00306), P54, DOI 10.1109/RTCSA.1999.811193
   Goossens J, 1997, REAL-TIME SYST, V13, P107, DOI 10.1023/A:1007980022314
   GOOSSENS J, 1999, THESIS U LIBRE BRUXE
   GOOSSENS J, 2002, P 8 INT C REAL TIM C, P321
   LEHOCZKY JP, 1990, PROCEEDINGS : 11TH REAL-TIME SYSTEMS SYMPOSIUM, P201, DOI 10.1109/REAL.1990.128748
   Liu C.L., 1969, JPL Space Programs Summary, V37-60, P28
   LIU CL, 1973, J ACM, V20, P46, DOI 10.1145/321738.321743
NR 15
TC 13
Z9 16
U1 0
U2 3
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAY
PY 2011
VL 57
IS 5
SI SI
BP 561
EP 569
DI 10.1016/j.sysarc.2011.02.007
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 773DJ
UT WOS:000291286900007
DA 2024-07-18
ER

PT J
AU Ji, WX
   Deng, N
   Shi, F
   Zuo, Q
   Li, JX
AF Ji, Weixing
   Deng, Ning
   Shi, Feng
   Zuo, Qi
   Li, Jiaxin
TI Dynamic and adaptive SPM management for a multi-task environment
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Scratchpad memory; Multi-task system; Virtual memory; Embedded processor
ID MEMORY
AB In this paper, we present a dynamic and adaptive scratchpad memory (SPM) management strategy targeting a multi-task environment. It can be applied to a contemporary embedded processor that maps the physically addressed SPM into a virtual space with the help of an integrated memory management unit (MMU). Based on mass-count disparity, we introduce a hardware memory reference sampling unit (MRSU) that samples the memory reference stream with very low probability. The captured address is considered as one of the memory addresses contained in a frequently referenced memory block. A hardware interruption is generated by the MRSU, and the identified frequently accessed memory block is placed into the SPM space by software. The software also modifies the page table so that the follow-up memory accesses to the memory block will be redirected to the SPM. With no dependence on compiler and profiling information, our proposed strategy is specifically adequate for SPM management in a multi-task environment. In such an environment, a real-time operating system (RTOS) is usually hosted, and the behavior of the memory accesses cannot be predicted by static analysis or profiling. We evaluate our SPM allocation strategy by running several tasks on a tiny RTOS with preemptive scheduling. Experimental results show that our approach can achieve 10% reduction in energy consumption on average, with 1% performance degradation at runtime compared with a cache-only reference system. (C) 2010 Elsevier B.V. All rights reserved.
C1 [Ji, Weixing; Deng, Ning; Shi, Feng; Zuo, Qi; Li, Jiaxin] Beijing Inst Technol, Sch Comp Sci & Technol, Beijing 100081, Peoples R China.
C3 Beijing Institute of Technology
RP Deng, N (corresponding author), Beijing Inst Technol, Sch Comp Sci & Technol, Beijing 100081, Peoples R China.
EM dunning2006@gmail.com
RI Shi, Feng/G-3247-2012; 李, 嘉馨/IWM-4023-2023
FU National Natural Science Foundation of China [60973010]; National
   Research Foundation for the Doctoral Program of Higher Education of
   China
FX This work was supported by the National Natural Science Foundation of
   China under Grant No. 60973010 and the National Research Foundation for
   the Doctoral Program of Higher Education of China.
CR [Anonymous], 2010, LINEAR FEEDBACK SHIF
   [Anonymous], P ACM PACT BRAS ROM
   *ARM LTD, 2003, ARM926EJ S TECHN REF
   AVISSAR O, 2002, ACM T EMBED COMPUT S, V1, P6
   Avissar Oren., 2001, CASES 01 P 2001 INT, P34
   BANAKAR R, 2001, COMP CACHE SCRATCH P
   CHATZIGEORGIOU A, 2002, DA EUROPE 02, P65
   Deng N, 2009, IEEE INT CONF EMBED, P236, DOI 10.1109/RTCSA.2009.33
   Dominguez Angel., 2005, J EMBEDDED COMPUTING, V1, P521
   EGGER B, 2006, EMSOFT 06, P321
   Egger B., 2008, ACM international conference on Embedded software, P265
   Egger B, 2008, ACM T EMBED COMPUT S, V7, DOI 10.1145/1331331.1331335
   ETSION Y, 2007, IEEE COMPUT ARCHIT L, V6
   Guthaus MR, 2001, WWC-4: IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, P3, DOI 10.1109/WWC.2001.990739
   Issenin I, 2006, DES AUT CON, P49, DOI 10.1109/DAC.2006.229175
   Kandemir M, 2001, DES AUT CON, P690, DOI 10.1109/DAC.2001.935595
   KANDEMIR M, 2004, P INT C COMP ARCH SY, P14
   Kandemir M, 2007, IEEE IC CAD, P155
   Lee J, 2008, LCTES'08: PROCEEDINGS OF THE 2008 ACM SIGPLAN-SIGBED CONFERENCE ON LANGUAGES, COMPILERS, AND TOOLS FOR EMBEDDED SYSTEMS, P89
   Li L, 2005, PACT 2005: 14TH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P329
   NGUYEN NGHI., 2005, CASES 05 PROC 2005 I, P115
   Ozturk O, 2006, ISQED 2006: PROCEEDINGS OF THE 7TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, P576
   Panda PR, 2000, ACM T DES AUTOMAT EL, V5, P682, DOI 10.1145/348019.348570
   Park SY, 2007, DES AUT TEST EUROPE, P1478
   Pyka Robert, 2007, International workshop on Software compilers for embedded systems, P41
   Sjodin J., 2001, CASES '01: Proceedings of the 2001 international conference on Compilers, architecture, and synthesis for embedded systems, P15
   Steinke S, 2002, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, P409, DOI 10.1109/DATE.2002.998306
   Suhendra V., 2006, CASES, P401
   Suhendra V., 2008, CODES/ISSS "08: Proceedings of the 6th IEEE/ACM/IFIP international conference on Hardware/Software codesign and system synthesis, P37
   Takase H, 2010, DES AUT TEST EUROPE, P1124
   Udayakumaran S., 2003, CASES '03: Proceedings of the 2003 international conference on Compilers, architecture and synthesis for embedded systems, P276
   Verma M, 2004, INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS, P104
   Verma M, 2005, EMB SYST REAL TIME M, P115
   2010, CACTI 3 2
   [No title captured]
NR 35
TC 8
Z9 8
U1 0
U2 4
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD FEB
PY 2011
VL 57
IS 2
BP 181
EP 192
DI 10.1016/j.sysarc.2010.11.002
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 728QT
UT WOS:000287889900001
DA 2024-07-18
ER

PT J
AU Nedjah, N
   da Silva, MVC
   Mourelle, LD
AF Nedjah, Nadia
   Carvalho da Silva, Marcus Vinicius
   Mourelle, Luiza de Macedo
TI Customized computer-aided application mapping on NoC infrastructure
   using multi-objective optimization
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Network-on-chip; IP assignment; IP mapping; Multi-objective design
ID ALGORITHM
AB Network-on-chips (NoC) is considered the next generation of communication infrastructure in embedded systems, which are omnipresent in different environments, such as cars, cell phones, and digital cameras. In the platform-based design methodology, an application is implemented by a set of collaborating intellectual properties (IPs) blocks. The selection of the most suited set of IPs as well as their physical mapping onto the NoC infrastructure to implement efficiently the application at hand are two hard combinatorial problems. In this paper, we propose the use of multi-objective evolutionary algorithms to perform the assignment and mapping stages of any given application on a customized NoC infrastructure. The resulting NoC platform is custom-cut for the application at hand. Only the actually used resources, switches and channels by the application mapping are part of the customized implementation platform. The optimization is driven by the minimization of required hardware area, the imposed execution time and the necessary power consumption of the final implementation, and yet avoiding hot spots. (C) 2010 Elsevier B.V. All rights reserved.
C1 [Nedjah, Nadia; Carvalho da Silva, Marcus Vinicius] Univ Estado Rio De Janeiro, Fac Engn, Dept Elect Engn & Telecommun, Rio De Janeiro, Brazil.
   [Mourelle, Luiza de Macedo] Univ Estado Rio De Janeiro, Fac Engn, Dept Syst Engn & Computat, Rio De Janeiro, Brazil.
C3 Universidade do Estado do Rio de Janeiro; Universidade Federal de Juiz
   de Fora; Universidade Federal de Juiz de Fora; Universidade do Estado do
   Rio de Janeiro
RP Nedjah, N (corresponding author), Univ Estado Rio De Janeiro, Fac Engn, Dept Elect Engn & Telecommun, Rio De Janeiro, Brazil.
EM nadia@eng.uerj.br; marcus@uerj.br; ldmm@eng.uerj.br
RI de Macedo Mourelle, Luiza/GVS-4735-2022; de Macedo Mourelle,
   Luiza/AAG-8935-2019; Nedjah, Nadia/AAE-7320-2019
OI de Macedo Mourelle, Luiza/0000-0002-4680-2047; de Macedo Mourelle,
   Luiza/0000-0002-4680-2047; Nedjah, Nadia/0000-0002-1656-6397
FU FAPERJ (Fundacao de Amparo a Pesquisa do Estado do Rio de janeiro); CNPq
   (Conselho Nacional de Desenvolvimento Cientifico e Tecnologico); CAPES
   (Coordenacao de Aperfeicoamento de Pessoal de Ensino Superior)
FX We are grateful to FAPERJ (Fundacao de Amparo a Pesquisa do Estado do
   Rio de janeiro, http:/www.faperj.br) and CNPq (Conselho Nacional de
   Desenvolvimento Cientifico e Tecnologico, http:/www.cnpq.br) and CAPES
   (Coordenacao de Aperfeicoamento de Pessoal de Ensino Superior,
   http:/www.capes.gov.br) for their continuous financial support.
CR Ascia G, 2004, INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS, P182
   CARDOZO RD, 2005, THESIS U FEDERAL RIO
   da Silva MVC, 2009, INT J COMPUT INT SYS, V2, P115, DOI 10.2991/ijcis.2009.2.2.2
   CESAR AM, 2005, IFIP, V240, P179
   Coello C. A. C., 2007, EVOLUTIONARY ALGORIT
   Coello CAC, 2001, LECT NOTES COMPUT SC, V1993, P126
   Deb K, 2002, IEEE T EVOLUT COMPUT, V6, P182, DOI 10.1109/4235.996017
   Duato J., 2003, Interconnection networks
   Garey M.R., 1979, COMPUTERS INTRACTABI
   Hu JC, 2003, ASP-DAC 2003: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, P233, DOI 10.1109/ASPDAC.2003.1195022
   ISO/IEC, 1994, ISO/IEC 7498-1
   Jena RK, 2007, INTERNATIONAL CONFERENCE ON INFORMATION TECHNOLOGY, PROCEEDINGS, P977
   Kumar S, 2002, IEEE COMP SOC ANN, P117, DOI 10.1109/ISVLSI.2002.1016885
   Lei T, 2003, EUROMICRO SYMPOSIUM ON DIGITAL SYSTEM DESIGN, PROCEEDINGS, P180
   Marcon C, 2005, DES AUT TEST EUROPE, P502, DOI 10.1109/DATE.2005.149
   Murali S, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P896, DOI 10.1109/DATE.2004.1269002
   Murali S, 2004, DES AUT CON, P914, DOI 10.1145/996566.996809
   Ogras UY, 2005, 2005 International Conference on Hardware/Software Codesign and System Synthesis, P69
   ROBERT P, 2008, EMBEDDED SYSTEM SYNT
   Srinivas N., 1994, Evolutionary Computation, V2, P221, DOI 10.1162/evco.1994.2.3.221
   Vahid F, 2001, COMPUTER, V34, P112, DOI 10.1109/2.901171
   *W3C, 2008, WORLD WID WEB CONS
   Watts PC, 2006, NATURE, V444, P1021, DOI 10.1038/4441021a
   Zhou WB, 2006, 2006 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, P331
NR 24
TC 20
Z9 20
U1 0
U2 5
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2011
VL 57
IS 1
SI SI
BP 79
EP 94
DI 10.1016/j.sysarc.2010.07.004
PG 16
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 721DJ
UT WOS:000287331600007
DA 2024-07-18
ER

PT J
AU Ben Asher, Y
   Haj-Yihia, J
AF Ben Asher, Yosi
   Haj-Yihia, Jawad
TI Computing the correct Increment of Induction Pointers with application
   to loop unrolling
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Unrolling; Pointers; Optimizations
ID LANGUAGES
AB Induction pointers (IPs) are the analogue of induction variables (IVs), namely, pointers that are advanced by a fixed amount every iteration of a loop (e.g., p = p -> next -> next). Although IPs have been considered in previous works, there is no algorithm to properly compute the correct amount of pointer jumping (AOPJ) by which IPs should be advanced if loop unrolling is to be applied to loops of the form while(p){...p = p -> next -> next;}. The main difficulty in computing the correct AOPJ of IPs is that pointers can be used to modify the data structure that is traversed by the loop (e.g., adding/removing/by-passing elements). Consequently, a simple advancement p = p -> next in a loop does not necessarily mean that p is advanced by one element every iteration. This situation contrasts with the use of IVs, which cannot change the structure of arrays that are traversed by loops. Hence, if i is an IV, A[i + 1] will always mean the next element of An, while if p = p -> next; is preceded by p -> next = q; it may be advanced by k>1 elements at every iteration. The proposed method for computing the correct AOPJ of IPs and an accompanying loop unrolling technique were implemented in the SUIF compiler for C programs. Our experiments with automatic unrolling of loops with pointers yielded an improvement of 3-5% for a set of SPEC2000 programs. Experiments with a VLIW IA-64 machine also verified the usefulness of this approach for embedded systems. (C) 2010 Elsevier B.V. All rights reserved.
C1 [Ben Asher, Yosi; Haj-Yihia, Jawad] Univ Haifa, Dept Comp Sci, IL-31999 Haifa, Israel.
C3 University of Haifa
RP Ben Asher, Y (corresponding author), Univ Haifa, Dept Comp Sci, IL-31999 Haifa, Israel.
EM yosi@cs.haifa.ac.il; ja-wad.haj-yihia@intel.com
CR Bacon David F., OPTIMIZATION POINTER
   BACON DF, 1994, ACM COMPUT SURV, V26, P345, DOI 10.1145/197405.197406
   Cahoon B, 2001, 2001 INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, PROCEEDINGS, P280, DOI 10.1109/PACT.2001.953309
   Choi S, 2004, ACM T COMPUT SYST, V22, P214, DOI 10.1145/986533.986536
   Davidson J.W., 1996, P COMP CONSTR
   EMAMI M, 1994, SIGPLAN NOTICES, V29, P242, DOI 10.1145/773473.178264
   Hendren L. J., 1990, IEEE Transactions on Parallel and Distributed Systems, V1, P35, DOI 10.1109/71.80123
   Hendren L.J., 1990, PARALLELIZING PROGRA
   HENDREN LJ, 1993, COMPUT LANG, V19, P119, DOI 10.1016/0096-0551(93)90006-M
   Huang J., 1997, GEN LOOP UNROLLING M
   Lokuciejewski P., 2009, ECRTS 09
   Luk CK, 1996, ACM SIGPLAN NOTICES, V31, P222, DOI 10.1145/248209.237190
   Luk CK, 1999, IEEE T COMPUT, V48, P134, DOI 10.1109/12.752654
   Muchnick S., 1997, ADV COMPILER DESIGN
   Roth A., 1998, SIGOPS OPER SYST REV, V32
   Sagiv M, 1998, ACM T PROGR LANG SYS, V20, P1, DOI 10.1145/271510.271517
   Sarkar V, 2001, INT J PARALLEL PROG, V29, P545, DOI 10.1023/A:1012246031671
   Stoutchinin A., 2001, LECT NOTES COMPUT SC, V2027
NR 18
TC 1
Z9 1
U1 0
U2 2
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD DEC
PY 2010
VL 56
IS 12
BP 654
EP 666
DI 10.1016/j.sysarc.2010.09.006
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 701JO
UT WOS:000285814400002
DA 2024-07-18
ER

PT J
AU Velasco, M
   Martí, P
   Fuertes, JM
   Lozoya, C
   Brandt, SA
AF Velasco, Manel
   Marti, Pau
   Fuertes, Josep M.
   Lozoya, Camilo
   Brandt, Scott A.
TI Experimental evaluation of slack management in real-time control
   systems: Coordinated vs. self-triggered approach
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Real-time control systems; Slack management; Performance evaluation
AB Effective slack management, i.e., management of unused computing resources, for real-time control tasks mandates to redistribute the available resources between controllers as a function of the state of the controlled plants. Slack can be allocated to control tasks to alter their rate of progress via e.g., the controllers' period, in order to adapt their behavior to changes in the computing platform and in the environment. This paper presents an experimental evaluation of two representative slack redistribution policies for multitasking real-time control systems: "coordinated" vs. "self-triggered". In the coordinated policy a resource manager is responsible for modifying each control task progress. Alternatively, in the self-triggered policy, each control task decides its progress. The demands that each policy poses to the computing platform are analyzed and different operating system architectures providing flexibility and adaptivity are discussed. A proof-of-concept implementation including the real-time control of three double integrator plants in the form of electronic circuits is presented, and a complete performance analysis is reported. (C) 2009 Elsevier B.V. All rights reserved.
C1 [Velasco, Manel; Marti, Pau; Fuertes, Josep M.; Lozoya, Camilo] Tech Univ Catalonia, Dept Automat Control, Barcelona 08028, Spain.
   [Brandt, Scott A.] Univ Calif Santa Cruz, Dept Comp Sci, Santa Cruz, CA 95064 USA.
C3 Universitat Politecnica de Catalunya; University of California System;
   University of California Santa Cruz
RP Martí, P (corresponding author), Tech Univ Catalonia, Dept Automat Control, Pau Gargallo 5, Barcelona 08028, Spain.
EM pau.marti@upc.edu
RI Brandt, Scott/AAF-1478-2022; Marti, Pau/HTL-3864-2023; Brandt,
   Scott/AFG-5712-2022; Lozoya, Camilo/Q-3102-2019
OI Brandt, Scott/0000-0002-2547-2464; Marti, Pau/0000-0002-5189-0782;
   Brandt, Scott/0000-0002-2547-2464; Lozoya, Camilo/0000-0002-0871-3449;
   Velasco, Manuel/0000-0002-0764-3063
FU ARTIST2 NoE [IST-2004-004527]; ArtistDesign NOE [IST-2008-214373]; ODE
   CICYT [DP12007-61527]
FX This work has been partially supported by ARTIST2 NoE IST-2004-004527,
   by ArtistDesign NOE IST-2008-214373, and by ODE CICYT DP12007-61527.
CR [Anonymous], 1997, COMPUTER CONTROLLED
   ANTA A, 2008, 47 C DEC CONTR
   Arzen K.-E., 2000, 39 IEEE C DEC CONTR
   ARZEN KE, 2005, 16 IFAC WORLD C
   Ben Gaid M-M, 2006, 2006 AM CONTR C
   BRANDT SA, 2003, 24 IEEE INT REAL TIM
   BUTTAZZO G, 2006, SIGBED REV, V3, P1
   Buttazzo G., 2005, S COMP SCI
   CASTANE R, 2006, 18 EUR C REAL TIM SY
   Cervin A, 2002, REAL-TIME SYST, V23, P25, DOI 10.1023/A:1015394302429
   Cervin J., 2005, J. Embedded Comput., V1, P209
   *EV SRL, ER ENT
   GAI P, 2001, 13 EUR C REAL TIM SY
   Henningsson T, 2008, AUTOMATICA, V44, P2890, DOI 10.1016/j.automatica.2008.03.026
   HENRIKSSON D, 2005, 44 IEEE C DEC CONTR
   Lemmon M., 2007, HYBRID SYSTEMS COMPU
   Lin CX, 2005, REAL TIM SYST SYMP P, P3
   LIU CL, 1973, J ACM, V20, P46, DOI 10.1145/321738.321743
   LOZOYA C, 2007, 19 EUR C REAL TIM SY
   Lozoya C, 2008, IEEE T IND INFORM, V4, P164, DOI 10.1109/TII.2008.2002702
   Marau R, 2008, IEEE T IND INFORM, V4, P125, DOI 10.1109/TII.2008.923787
   Marti P., 2009, 12 INT C HYBR SYST C
   Marti P., 2009, IEEE T COMPUTERS, V58
   MARTI P, 2004, 25 IEEE REAL TIM SYS
   RIVAS MA, 2002, P 14 EUR C REAL TIM
   STANKOVIC J, 1995, REFLECTIVE ARCHITECT, P23
   STANKOVIC JA, 1996, ACM COMPUT SURV, V28, P4
   TABUADA P, 2006, 45 IEEE C DEC CONTR
   Terrasa A, 2002, REAL-TIME SYST, V22, P151, DOI 10.1023/A:1013437605059
   VELASCO M, 2003, WIP SESS 24 IEEE REA
   Wang XF, 2009, IEEE T AUTOMAT CONTR, V54, P452, DOI 10.1109/TAC.2009.2012973
NR 31
TC 6
Z9 7
U1 0
U2 5
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2010
VL 56
IS 1
BP 63
EP 74
DI 10.1016/j.sysarc.2009.11.005
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 558YF
UT WOS:000274784100006
DA 2024-07-18
ER

PT J
AU Dick, JR
   Kent, KB
   Libby, JC
AF Dick, Joshua R.
   Kent, Kenneth B.
   Libby, Joseph C.
TI A quantitative analysis of the .NET common language runtime
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE common language runtime (CLR); CLR instruction set architecture; CLR
   processors
ID MICROPROCESSOR ARCHITECTURAL REQUIREMENTS; DESIGN
AB Microsoft's NET platform has been developed to simplify development of Windows applications. The execution environment at the heart of this platform is a virtual machine known as the common language runtime (or CLR). The goal of this paper is to present a comprehensive behavioral analysis of the CLR instruction set and the high level language support. This will aid in the development of a hardware implementation of the CLR, similar to techniques applied to the Java virtual machine. The pertinent data is extracted using a profiling application while executing a benchmark application. We have analyzed this data with respect to access patterns for data types, addressing modes, instruction set utilization, execution time requirements, method invocation behavior and the effects of object orientation. Conclusions and recommendations are presented that will aid in the future development of a hardware implementation. (c) 2007 Elsevier B.V. All rights reserved.
C1 [Dick, Joshua R.; Kent, Kenneth B.; Libby, Joseph C.] Univ New Brunswick, Fac Comp Sci, Fredericton, NB E3B 5A3, Canada.
C3 University of New Brunswick
RP Kent, KB (corresponding author), Univ New Brunswick, Fac Comp Sci, 540 Windsor St, Fredericton, NB E3B 5A3, Canada.
EM y0h7s@unb.ca; ken@unb.ca; joey.libby@unb.ca
OI Kent, Kenneth B/0000-0003-2764-823X
FU Natural Sciences and Engineering Research Council
FX The authors would like to acknowledge the funding support of the Natural
   Sciences and Engineering Research Council as well as the Canadian
   Microelectronics Corporation for equipment used in this research.
CR [Anonymous], 2003, Computer Architecture
   Burton Kevin., 2002, NET COMMON LANGUAGE
   El-Kharashi MW, 2000, MICROPROCESS MICROSY, V24, P225, DOI 10.1016/S0141-9331(00)00079-X
   El-Kharashi MW, 2000, MICROPROCESS MICROSY, V24, P237, DOI 10.1016/S0141-9331(00)00078-8
   *EUR COMP MAN ASS, 2001, ECMA355
   FAES P, 2005, 2005 INT C FIELD PRO, P675
   KASIOLAS A, 2001, NET CLR PROFILING SE
   Kent KB, 2005, IEE P-COMPUT DIG T, V152, P537, DOI 10.1049/ip-cdt:20041264
   KENT KB, 2003, THESIS U VICTORIA
   Lindholm T., 1997, JAVA VIRTUAL MACHINE
   Meijer Erik., 2001, TECHNICAL OVERVIEW C
   MIKUNOV A, 2003, MSDN MAGAZINE    SEP
   Newhall T, 1998, LECT NOTES COMPUT SC, V1470, P146, DOI 10.1007/BFb0057847
   *PENDR SOFTW, 2004, CAFFINEMARK BENCHM
   PLEZBERT MP, 1997, ACM ANN S PRINC PROG, P120
   SCHOEBERL M, 2003, TAGUNGSBAND AUST OCT, P115
   SNEHA M, 2006, INT C HIGH PERF COMP
   Venners Bill., 1998, Inside the Java Virtual Machine
   WEATHERLEY R, 2002, PNETMARK FAQ SO STOR
NR 19
TC 6
Z9 6
U1 0
U2 1
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUL
PY 2008
VL 54
IS 7
BP 679
EP 696
DI 10.1016/j.sysarc.2007.11.004
PG 18
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 347SE
UT WOS:000259160500005
DA 2024-07-18
ER

PT J
AU Blume, H
   Becker, D
   Rotenberg, L
   Botteck, M
   Brakensiek, J
   Noll, TG
AF Blume, H.
   Becker, D.
   Rotenberg, L.
   Botteck, M.
   Brakensiek, J.
   Noll, T. G.
TI Hybrid functional- and instruction-level power modeling for embedded and
   heterogeneous processor architectures
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT International Conference on Embedded Computer Systems - Architectures,
   Modeling and Simulation
CY JUL 16-19, 2007
CL Samos, GREECE
SP IEEE Circuits & Syst Soc, IEEE Germany Chap Solid State Circuits Soc, IEEE
DE power estimation; embedded processors; modeling accuracy
AB In this contribution the concept of functional-level power analysis (FLPA) for power estimation of programmable processors is extended in order to model embedded as well as heterogeneous processor architectures featuring different embedded processor cores. The basic FLPA approach is based on the separation of the processor architecture into functional blocks like, e.g. processing unit, clock network, internal memory, etc. The power consumption of these blocks is described by parameterized arithmetic models. By application of a parser based automated analysis of assembler codes the input parameters of the arithmetic functions like e.g. the achieved degree of parallelism or the kind and number of memory accesses can be computed. For modeling an embedded general purpose processor (here, an ARM940T) the basic FLPA modeling concept had to be extended to a so-called hybrid functional-level and instruction-level (FLPA/ILPA) model in order to achieve a good modeling accuracy. In order to show the applicability of this approach even a heterogeneous processor architecture (OMAP5912) featuring an ARM926EJ-S core and a C55x DSP core has been modeled using the hybrid FLPA/ILPA technique described before. The approach is exemplarily demonstrated and evaluated applying a variety of basic digital signal processing tasks ranging from basic filters to complete audio decoders or classical benchmark suits. Estimated power figures for the inspected tasks are compared to physically measured values for both inspected processor architectures. A resulting maximum estimation error of 9% for the ARM940T and less than 4% for the OMAP5912 is achieved. (C) 2007 Elsevier B.V. All rights reserved.
C1 Rhein Westfal TH Aachen, Chair Elect Engn & Comp Syst, D-52062 Aachen, Germany.
   Nokia Res Ctr, D-44807 Bochum, Germany.
C3 RWTH Aachen University; Nokia Corporation
RP Blume, H (corresponding author), Rhein Westfal TH Aachen, Chair Elect Engn & Comp Syst, Schinkelstr 2, D-52062 Aachen, Germany.
EM blume@eecs.rwth-aachen.de; becker@eecs.rwth-aachen.de;
   rotenberg@eecs.rwth-aachen.de; martin.botteck@nokia.com;
   jorg.brakensiek@nokia.com; tgn@eecs.rwth-aachen.de
RI Blume, Holger/AAP-9409-2021
OI Blume, Holger/0000-0002-0640-6875; Noll, Thomas/0000-0002-1865-1798
CR *ARM, 2004, 0207C ARM DUI
   *ARM, 2002, 0093A ARM DAI
   *ARM, 2000, 0144B ARM DDI
   BLUME H, 2004, P TI DEV C HOUST
   Blume H, 2006, LECT NOTES COMPUT SC, V4017, P216, DOI 10.1007/11796435_23
   Brooks D, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P83, DOI [10.1145/342001.339657, 10.1109/ISCA.2000.854380]
   Furber SB, 2000, ARM SYSTEM ON CHIP A
   Qu G, 2000, DES AUT CON, P810
   Sachs L., 1996, ANGEW STAT
   SENN E, 2004, P IEEE DATE, P666
   SENN E, 2002, P PATMOS C, P332
   *SPECTR DIG INC, 2005, 5049550001 SPECTR DI
   *TI OMAP, 2005, SPRS231E TI OMAP
   *TI OSK, 2004, 5912TM TI ODK HDS
   VONLIVONIUS J, 2005, P PRORISC WORKSH VEL
   [No title captured]
NR 16
TC 18
Z9 19
U1 0
U2 1
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2007
VL 53
IS 10
SI SI
BP 689
EP 702
DI 10.1016/j.sysarc.2007.01.002
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 198DT
UT WOS:000248607900003
DA 2024-07-18
ER

PT J
AU Ohlendorf, R
   Wild, T
   Meitinger, M
   Rauchfuss, H
   Herkersdorf, A
AF Ohlendorf, Rainer
   Wild, Thomas
   Meitinger, Michael
   Rauchfuss, Holm
   Herkersdorf, Andreas
TI Simulated and measured performance evaluation of RISC-based SoC
   platforms in network processing applications
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT International Conference on Embedded Computer Systems - Architectures,
   Modeling and Simulation
CY JUL 16-19, 2007
CL Samos, GREECE
SP IEEE Circuits & Syst Soc, IEEE Germany Chap Solid State Circuits Soc, IEEE
DE system-on-chip; network processors; performance simulation; architecture
   evaluation and exploration
AB This paper presents results of a simulated performance evaluation of RISC-based SoC platforms for networking applications and compares them to measurement results on an FPGA prototype. We use our SystemC simulation environment, which is calibrated with a reference implementation. Starting with an analysis of the reference scenario, two approaches for improvements are investigated: at first, hardware assists are added, which offload the CPU from compute-intensive bit-level manipulations. Secondly, the concept of flexible processing paths as proposed in FlexPath NP with AutoRoute is evaluated, in which certain parts of the traffic can bypass the central CPU cluster. For each of the three scenarios we determine the maximum throughput and discuss the improvements and limitations of each solution. It can be shown that a FlexPath NP may achieve up to 2.5 times the throughput of the reference scenario. Simulation results are compared to additional measurements on the FPGA platform, which led to a further refinement of our system model. The investigations provide a deeper insight on the practical benefits and limitations of system-level performance simulations. (C) 2007 Elsevier B.V. All rights reserved.
C1 Tech Univ Munich, D-80290 Munich, Germany.
C3 Technical University of Munich
RP Ohlendorf, R (corresponding author), Tech Univ Munich, Arcisstr 21, D-80290 Munich, Germany.
EM Rainer.Ohlendorf@tum.de; Thomas.Wild@tum.de; Michael.Meitinger@tum.de;
   Holm.Rauchfuss@tum.de
CR [Anonymous], IP Monitoring Project
   Cai LK, 2003, CODES(PLUS)ISSS 2003: FIRST IEEE/ACM/IFIP INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN & SYSTEM SYNTHESIS, P19, DOI 10.1109/CODESS.2003.1275250
   *FREESC, FREESC C 5E NETW PRO
   *INTEL, INT IXP 2400 NETW PR
   *ISC, ISC INT DOM SURV
   Kumar VP, 1998, IEEE COMMUN MAG, V36, P152, DOI 10.1109/35.668286
   OHLENDORF R, 2005, P CODES ISSS, P279
   OHLENDORF R, 2006, P IC SAMOS, P152
   Ramaswamy R, 2003, I S WORKL CHAR PROC, P42, DOI 10.1109/WWC.2003.1249056
   SHAH N, 2001, BERKELEY TECHNICAL R
   Thompson K, 1997, IEEE NETWORK, V11, P10, DOI 10.1109/65.642356
   Wild T, 2006, DES AUT TEST EUROPE, P246
   Wild T, 2005, DES AUTOM EMBED SYST, V10, P157, DOI 10.1007/s10617-006-9589-4
   LIGHTWEIGHT TCP IP S
   XC2VP206 FPGA
   2004, EVALUATING APPL AWAR
NR 16
TC 8
Z9 8
U1 0
U2 2
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2007
VL 53
IS 10
SI SI
BP 703
EP 718
DI 10.1016/j.sysarc.2007.01.009
PG 16
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 198DT
UT WOS:000248607900004
DA 2024-07-18
ER

PT J
AU Streichert, T
   Glass, M
   Haubelt, C
   Teich, J
AF Streichert, Thilo
   Glass, Michael
   Haubelt, Christian
   Teich, Juergen
TI Design space exploration of reliable networked embedded systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT International Conference on Embedded Computer Systems - Architectures,
   Modeling and Simulation
CY JUL 16-19, 2007
CL Samos, GREECE
SP IEEE Circuits & Syst Soc, IEEE Germany Chap Solid State Circuits Soc, IEEE
DE topology optimization; reliability; design space exploration; network
   design
ID LEVEL
AB In this paper, a new methodology is presented for topology optimization of networked embedded systems as they occur in automotive and avionic systems as well as wireless sensor networks. By introducing a model which is (1) suitable for heterogeneous networks with different communication bandwidths, (2) modeling of routing restrictions, and (3) flexible binding of tasks onto processors, current design issues of networked embedded systems can be investigated. On the basis of this model, the presented methodology firstly allocates the required resources which can be communication links as well as computational nodes and secondly binds the functionality onto the nodes and the data dependencies onto the links such that no routing restrictions will be violated or capacities on communication links will be exceeded. Due to the often error-prone communication in networks, we allow for routing each data dependency over multiple routes in the networks. With this strategy, our methodology is able to increase the reliability of the entire system. This reliability analysis is based on Binary Decision Diagrams (BDDs) and is integrated in our multi-objective design space exploration. By applying Evolutionary Algorithms, we are able to consider multiple objectives simultaneously during the optimization process and allow for a subsequent unbiased decision making. An experimental evaluation as well as a demonstration of a case study from the field of automotive electronics will show the applicability of the presented approach. (C) 2007 Elsevier B.V. All rights reserved.
C1 Univ Erlangen Nurnberg, Dept Comp Sci 12, D-91058 Erlangen, Germany.
C3 University of Erlangen Nuremberg
RP Streichert, T (corresponding author), Univ Erlangen Nurnberg, Dept Comp Sci 12, Weichselgarten 3, D-91058 Erlangen, Germany.
EM streichert@cs.fau.de; glass@cs.fau.de; haubelt@cs.fau.de;
   teich@cs.fau.de
RI Glaß, Michael/AAY-4451-2020
OI Glaß, Michael/0000-0002-8006-8843; Haubelt,
   Christian/0000-0002-1568-5423
CR [Anonymous], P JOINT C LANG COMP
   [Anonymous], P 39 ANN S FDN COMP
   Balarin F, 2003, COMPUTER, V36, P45, DOI 10.1109/MC.2003.1193228
   Birolini A., 2004, Reliability Engineering: Theory and Practice, V4th
   Bleuler S, 2003, LECT NOTES COMPUT SC, V2632, P494
   Blickle T, 1998, DES AUTOM EMBED SYST, V3, P23, DOI 10.1023/A:1008899229802
   Bolchini C, 2002, J ELECTRON TEST, V18, P351, DOI 10.1023/A:1015047524985
   BRYANT RE, 1986, IEEE T COMPUT, V35, P677, DOI 10.1109/TC.1986.1676819
   Coit DW, 1996, IEEE T RELIAB, V45, P254, DOI 10.1109/24.510811
   HAUBELT C, 2005, THESIS U ERLANGEN N
   Karri R., 1992, Proceedings. 29th ACM/IEEE Design Automation Conference (Cat. No.92CH3144-3), P662, DOI 10.1109/DAC.1992.227803
   Kianzad V, 2004, IEEE INT CONF ASAP, P28, DOI 10.1109/ASAP.2004.1342456
   Lieverse P, 2001, PROCEEDINGS OF THE NINTH INTERNATIONAL SYMPOSIUM ON HARDWARE/SOFTWARE CODESIGN, P134, DOI 10.1109/HSC.2001.924664
   *LPSOLVE, 2005, REF GUIDE
   PIMENTEL AD, 2001, IEEE COMPUTER    NOV, P57
   RAUZY A, 1993, RELIAB ENG SYST SAFE, V40, P203, DOI 10.1016/0951-8320(93)90060-C
   Thiele L, 2002, DES AUT CON, P880, DOI 10.1109/DAC.2002.1012746
   Tosun S, 2005, DES AUT TEST EUROPE, P1258, DOI 10.1109/DATE.2005.258
   Xie Y, 2004, IEEE INT CONF ASAP, P41, DOI 10.1109/ASAP.2004.1342457
NR 19
TC 20
Z9 21
U1 0
U2 1
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2007
VL 53
IS 10
SI SI
BP 751
EP 763
DI 10.1016/j.sysarc.2007.01.005
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 198DT
UT WOS:000248607900007
DA 2024-07-18
ER

PT J
AU Astarloa, A
   Zuloaga, A
   Bidarte, U
   Martín, JL
   Lázaro, J
   Jiménez, J
AF Astarloa, Armando
   Zuloaga, Aitzol
   Bidarte, Unai
   Martin, Jose Luis
   Lazaro, Jesus
   Jimenez, Jaime
TI <i>Tornado</i>:: A self-reconfiguration control system for core-based
   multiprocessor CSoPCs
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE dynamic reconfiguration; partial reconfiguration; SoPC; SoC; FPGA;
   multiprocessor
ID EXCHANGE
AB In this work we present a self-reconfiguration control focused on multiprocessor core-based systems implemented on FPGA technology. An infrastructure of signals, protocols, interfaces and a controller is exposed to perform safe hardware/software reconfigurations. This infrastructure is part of the Tornado framework that includes other elements such as a multi-context assembler for a reconfigurable processor or a custom design flow developed for the Wishbone IP-Core interconnection specification. We present two applications where the presented control system has been applied, and it is compared with other available approaches. (c) 2007 Elsevier B.V. All rights reserved.
C1 Univ Basque Country, Dept Elect & Telecommun, Fac Engn, E-48013 Bilbao, Spain.
C3 University of Basque Country
RP Astarloa, A (corresponding author), Univ Basque Country, Dept Elect & Telecommun, Fac Engn, Urquijo S-N, E-48013 Bilbao, Spain.
EM armando.astarloa@ehu.es
RI Bidarte, Unai/ABB-2633-2021; Martin, Jose Luis/K-7385-2014; Lázaro,
   Jesús/K-2666-2017; Martin, Jose Luis/AFY-8101-2022; Jiménez,
   Jaime/L-2665-2014; Zuloaga, Aitzol/K-8848-2014; Bidarte,
   Unai/K-9237-2014; Astarloa, Armando/K-9164-2014
OI Bidarte, Unai/0000-0001-8509-8657; Martin, Jose
   Luis/0000-0002-5738-6376; Lázaro, Jesús/0000-0002-7483-3609; Martin,
   Jose Luis/0000-0002-5738-6376; Bidarte, Unai/0000-0001-8509-8657;
   Astarloa, Armando/0000-0002-6330-1922; Zuloaga Izaguirre,
   Aitzol/0000-0002-8199-3117
CR Astarloa A, 2005, MICROPROCESS MICROSY, V29, P421, DOI 10.1016/j.micpro.2005.01.001
   Astarloa A, 2002, IEEE IND ELEC, P2322
   ASTARLOA A, 2005, THESIS U BASQUE COUN
   ASTARLOA A, 2005, P JORN COMP REC APL, P17
   ASTARLOA A, 2004, P 2004 IEEE INT C IN
   Becker J, 2003, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, P1120
   Bergamaschi RA, 2001, IEEE DES TEST COMPUT, V18, P32, DOI 10.1109/54.953270
   Bidarte U, 2003, LECT NOTES COMPUT SC, V2778, P497
   Blodget B, 2003, LECT NOTES COMPUT SC, V2778, P565
   Cardoso JMP, 2003, IEEE T COMPUT, V52, P1362, DOI 10.1109/TC.2003.1234532
   Chapman K., 2003, Xilinx Application Notes
   Compton K, 2002, ACM COMPUT SURV, V34, P171, DOI 10.1145/508352.508353
   Danne K, 2003, LECT NOTES COMPUT SC, V2778, P272
   Dyer M, 2002, LECT NOTES COMPUT SC, V2438, P292
   ECK V, 2003, XILINX APPL NOTES
   EDSON L, 2002, P DES AUT C DAC02 NE, P343
   FERRANTE G, 2003, CPUGEN TUTORIAL 6 00
   Fong RJ, 2003, P IEEE RAP SYST PROT, P117, DOI 10.1109/IWRSP.2003.1207038
   Guccione SA, 1999, P SOC PHOTO-OPT INS, V3844, P87, DOI 10.1117/12.359527
   HERVEILLE R, 2001, CORDIC CORE
   *INC IBM, 2003, COR SPEC
   KAMPEN HV, 2003, AES128 PICOBLAZE 1
   KEOL KR, 2001, P EUR S DIG SYST DES, P202
   LAZARO J, 2005, WSEAS T COMPUTERS, V4, P280
   LOGUE J, 1999, XILINX APPL NOTES
   Martin G, 2003, WINNING THE SOC REVOLUTION: EXPERIENCES IN REAL DESIGN, P1
   Möller L, 2004, LECT NOTES COMPUT SC, V3203, P1042
   Palma JC, 2002, 15TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, P183, DOI 10.1109/SBCCI.2002.1137656
   Sidhu R, 2002, LECT NOTES COMPUT SC, V2438, P698
   *SIL CORP, 2002, WISHB SYST CHIP SOC
   SILVA ML, 2006, J SYSTEMS ARCHITECTU, P619
   Ullmann M, 2004, LECT NOTES COMPUT SC, V3203, P454
   ULLMANN M, 2004, P 11 REC ARCH WORKSH
   Walder H, 2004, LECT NOTES COMPUT SC, V3203, P831
   Walder H, 2003, ERSA'03: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON ENGINEERING OF RECONFIGURABLE SYSTEMS AND ALGORITHMS, P284
   WALDER H, 2004, P 3 INT C ENG REC SY, P306
   *XIL CORP, 2002, XIL APPL NOT
   *XIL CORP, 2003, ISE 6 1 XIL LIB GUID
   *XIL CORP, 2003, JBITS 3 0 SDK VIRT 2
NR 39
TC 15
Z9 17
U1 0
U2 0
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2007
VL 53
IS 9
BP 629
EP 643
DI 10.1016/j.sysarc.2007.01.011
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 183PQ
UT WOS:000247585100007
DA 2024-07-18
ER

PT J
AU Hasasneh, N
   Bell, I
   Jesshope, C
AF Hasasneh, Nabil
   Bell, Ian
   Jesshope, Chris
TI Asynchronous arbiter for micro-threaded chip multiprocessors
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT 19th International Conference on Architecture of Computing Systems
CY MAR 13-16, 2006
CL Frankfurt, GERMANY
ID INTERCONNECT
AB This paper presents a scalable and partitionable asynchronous bus arbiter for use with chip multiprocessors and its corresponding pre-layout simulation results using VHDL. The arbiter exploits the advantage of a concurrency control instruction (Brk) provided by the micro-threaded microprocessor model to set the priority processor and move the circulated arbitration token to the most likely processor to issue the create instruction. This mechanism provides latency hiding during token circulation by decoupling the micro-threaded processor from the ring's timing. The arbiter provides a very simple arbitration mechanism and can be used for chip multiprocessor arbitration purposes. (c) 2006 Elsevier B.V. All rights reserved.
C1 Univ Hull, Dept Elect Engn, Kingston Upon Hull HU6 7RX, N Humberside, England.
   Univ Amsterdam, Dept Comp Sci, NL-1098 SJ Amsterdam, Netherlands.
C3 University of Hull; University of Amsterdam
EM Nabilh@Hebron.edu
CR Bainbridge WJ, 2001, INT SYMP ASYNCHRON C, P118, DOI 10.1109/ASYNC.2001.914075
   BELLIDO MJ, 1995, MODULAR ASYNCHRONOUS, V44, P1456
   HAUCK S, 1995, P IEEE, V83, P69, DOI 10.1109/5.362752
   Hemani A., 1999, Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361), P873, DOI 10.1109/DAC.1999.782202
   Jesshope C, 2004, LECT NOTES COMPUT SC, V3133, P383
   MACII E, 1995, P 29 AS C SIGN SYST, V1, P211
   Moore S, 2002, INT SYMP ASYNCHRON C, P69
   Rigaud JB, 2002, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, P1090, DOI 10.1109/DATE.2002.998447
   SHAPIRO D, 1984, STANCS841026 STANF U
   SHENGXIAN Z, 2002, P IEEE 2002 INT C CO, P1521
   Takamura A, 1997, PR IEEE COMP DESIGN, P288, DOI 10.1109/ICCD.1997.628881
NR 11
TC 2
Z9 2
U1 0
U2 3
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAY-JUN
PY 2007
VL 53
IS 5-6
SI SI
BP 253
EP 262
DI 10.1016/j.sysarc.2006.10.004
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 158LS
UT WOS:000245793600002
DA 2024-07-18
ER

PT J
AU Rambabu, C
   Chakrabarti, I
AF Rambabu, C.
   Chakrabarti, I.
TI An efficient immersion-based watershed transform method and its
   prototype architecture
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE image segmentation; watershed transformation; FIFO queue; FPGA
   implementation
ID SEGMENTATION
AB This paper describes an improved immersion-based watershed algorithm to compute the watershed lines for segmentation of digital gray scale images and its hardware implementation. The proposed algorithm is devoid of certain disadvantages inherent in a conventional immersion-based algorithm originally proposed by Vincent and Soille. Flooding of catchment basins from pre-determined regional minima and conditional neighborhood comparisons while processing the eight neighboring pixels of a labeled center pixel ensures thin continuous watershed lines. Reduced computational complexity and increased throughput compared to the conventional algorithm occurs from simultaneous determination of labels of various neighboring pixels. The complexity of the proposed algorithm is analyzed. The results of running both the proposed and the conventional algorithm on different test images clearly establish the superiority of the proposed algorithm. A prototype architecture designed to implement the proposed watershed algorithm has been modelled in VHDL and synthesized for Virtex FPGA. The FPGA implementation results show acceptable performance of the proposed architecture. (C) 2006 Elsevier B.V. All rights reserved.
C1 Indian Inst Technol, Dept E&ECE, Kharagpur 721302, W Bengal, India.
   GIST, Ubiquitous Comp & Virtual Real Lab, Kwangju 500712, South Korea.
C3 Indian Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Kharagpur; Gwangju Institute of Science & Technology
   (GIST)
RP Chakrabarti, I (corresponding author), Indian Inst Technol, Dept E&ECE, Kharagpur 721302, W Bengal, India.
EM crambabu@gist.ac.kr; indrajit@ece.iitkgp.ernet.in
RI Chakrabarti, I./AAI-1372-2020
CR ANCIN H, 1995, P IEEE INT C IM PROC, V3, P172
   [Anonymous], 1979, P INT WORKSHOP IMAGE
   Beucher S., 2018, Mathematical Morphology in Image Processing, P433
   CANNY J, 1986, IEEE T PATTERN ANAL, V8, P679, DOI 10.1109/TPAMI.1986.4767851
   CHAUDHURI PP, 1997, ADDITIVE CELLULAR AU, V1, P274
   CHEN SY, 1991, CVGIP-GRAPH MODEL IM, V53, P457, DOI 10.1016/1049-9652(91)90030-N
   Dubes R.C., 1989, J APPL STAT, V16, P131, DOI DOI 10.1080/02664768900000014
   Gee LA, 1995, P SOC PHOTO-OPT INS, V2588, P734, DOI 10.1117/12.222727
   HARALICK RM, 1985, COMPUT VISION GRAPH, V29, P100, DOI 10.1016/S0734-189X(85)90153-7
   *IEEE, 1993, IEEE STAND VHDL LANG
   KUO CJ, 2001, P IEEE INT S CIRC SY, V2, P753
   LANTUEJOUL C, 1984, PATTERN RECOGN, V17, P177, DOI 10.1016/0031-3203(84)90057-8
   MEYER F, 1994, SIGNAL PROCESS, V38, P113, DOI 10.1016/0165-1684(94)90060-4
   MOGA AN, 1997, THESIS TAMPERE U TEC
   Noguet D, 1997, IEEE INT CONF ASAP, P42, DOI 10.1109/ASAP.1997.606811
   PAL NR, 1993, PATTERN RECOGN, V26, P1277, DOI 10.1016/0031-3203(93)90135-J
   Rambabu C, 2002, 2002 IEEE INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), PROCEEDINGS, P370, DOI 10.1109/FPT.2002.1188713
   RAMBABU C, 2003, IN PRESS IEEE TENCON
   Roerdink J. B. T. M., 2000, Fundamenta Informaticae, V41, P187
   VINCENT L, 1991, IEEE T PATTERN ANAL, V13, P583, DOI 10.1109/34.87344
   Wang DM, 1997, PATTERN RECOGN, V30, P2043, DOI 10.1016/S0031-3203(97)00015-0
   Wang DM, 1998, IEEE T CIRC SYST VID, V8, P539, DOI 10.1109/76.718501
   WEGNER S, 1996, P 1996 INT C IM PROC, V3, P37
   [No title captured]
NR 24
TC 19
Z9 21
U1 0
U2 2
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD APR
PY 2007
VL 53
IS 4
BP 210
EP 226
DI 10.1016/j.sysarc.2005.12.005
PG 17
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 152AA
UT WOS:000245331200004
DA 2024-07-18
ER

PT J
AU Angioni, M
   Carboni, D
   Pinna, S
   Sanna, R
   Serra, N
   Soro, A
AF Angioni, M.
   Carboni, D.
   Pinna, S.
   Sanna, R.
   Serra, N.
   Soro, A.
TI Integrating XP project management in development environments
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT ACM Workshop on Quantitative Techniques for Software Process
CY OCT 31-NOV 05, 2004
CL Newport Beach, CA
SP ACM
DE Extreme Programming; XP tools; Agile Methodologies; process metrics;
   distributed development
AB Extreme Programming (XP) is an Agile Methodology (AM) which does not require any specific supporting tool for being successfully applied. Despite this starting observation, there are many reasons leading a XP team to adopt Web based tools to support XP practices. For example, such tools could be useful for process and product data collection and analysis or for supporting distributed development. In this article, we describe XPSuite, a tool composed of two parts: XPSwiki, a tool for managing XP projects and XP4IDE, a plug-in for integrating XPSwiki with an Integrated Development Environment (IDE). Moreover, we will show how the full Object Oriented implementation provides a powerful support for extracting all data represented in the model that the system implements. (C) 2006 Elsevier B.V. All rights reserved.
C1 CRS4 Ctr Adv Studies Res & Dev Sardinia, I-09010 Pula, CA, Italy.
   Univ Cagliari, Dipartimento Ingn Elettr & Elettron, I-09123 Cagliari, Italy.
C3 University of Cagliari
RP Soro, A (corresponding author), CRS4 Ctr Adv Studies Res & Dev Sardinia, Parco Sci & Tecnol POLARIS, I-09010 Pula, CA, Italy.
EM angioni@crs4.it; dcarboni@crs4.it; pinnasandro@diee.unica.it;
   raffa@crs4.it; nicola.serra@diee.unica.it; asoro@crs4.it
OI Soro, Alessandro/0000-0003-3352-4436
CR Beck Kent, 1999, Extreme Programming Explained: Embrace Change
   CUNNINGHAM W, 2001, WIKI WAY
   JEFFRIES R, 2004, METRIC LEADING AGILI
   Pinna S, 2003, LECT NOTES COMPUT SC, V2753, P151
   PINNA S, 2003, P XP 2003 IT, P104
NR 5
TC 8
Z9 10
U1 2
U2 10
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2006
VL 52
IS 11
BP 619
EP 626
DI 10.1016/j.sysarc.2006.06.006
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 106WW
UT WOS:000242133700003
DA 2024-07-18
ER

PT J
AU Cui, XH
   Gao, JH
   Potok, TE
AF Cui, Xiaohui
   Gao, Jinzhu
   Potok, Thomas E.
TI A flocking based algorithm for document clustering analysis
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE document clustering; bio-inspired; agent; flocking model; F-measure
AB Social animals or insects in nature often exhibit a form of emergent collective behavior known as flocking. In this paper, we present a novel Flocking based approach for document clustering analysis. Our Flocking clustering algorithm uses stochastic and heuristic principles discovered from observing bird flocks or fish schools. Unlike other partition clustering algorithm such as K-means, the Flocking based algorithm does not require initial partitional seeds. The algorithm generates a clustering of a given set of data through the embedding of the high-dimensional data items on a two-dimensional grid for easy clustering result retrieval and visualization. Inspired by the self-organized behavior of bird flocks, we represent each document object with a flock boid. The simple local rules followed by each flock boid result in the entire document flock generating complex global behaviors, which eventually result in a clustering of the documents. We evaluate the efficiency of our algorithm with both a synthetic dataset and a real document collection that includes 100 news articles collected from the Internet. Our results show that the Flocking clustering algorithm achieves better performance compared to the K-means and the Ant clustering algorithm for real document clustering. (C) 2006 Elsevier B.V. All rights reserved.
C1 Oak Ridge Natl Lab, Oak Ridge, TN 37831 USA.
C3 United States Department of Energy (DOE); Oak Ridge National Laboratory
RP Cui, XH (corresponding author), Oak Ridge Natl Lab, Oak Ridge, TN 37831 USA.
EM cuix@ornl.gov; gaoj@ornl.gov; potokte@ornl.gov
RI Gao, Jinzhu/B-4716-2011
OI cui, xiaohui/0000-0001-6079-009X; Potok, Thomas/0000-0001-6687-3435
CR Anderberg M.R., 1973, Probability and Mathematical Statistics
   [Anonymous], TRIRIDIA200324 U LIB
   [Anonymous], J COMPUTER SCI
   [Anonymous], 1991, P FIRST INT C SIMULA
   Berkhin P, 2006, GROUPING MULTIDIMENSIONAL DATA: RECENT ADVANCES IN CLUSTERING, P25
   Cios KJ, 1998, DATA MINING METHODS, P1
   Cui XH, 2005, 2005 IEEE SWARM INTELLIGENCE SYMPOSIUM, P185
   Dorigo M, 2000, FUTURE GENER COMP SY, V16, P851, DOI 10.1016/S0167-739X(00)00042-X
   Everitt B. S., 1980, CLUSTER ANAL
   Folino G., 2003, Applied Informatics, P50
   HANDL J, 2002, LNCS, V2439, P913
   Hartigan J. A., 1975, CLUSTERING ALGORITHM, V458, P468
   Jain AK, 1999, ACM COMPUT SURV, V31, P264, DOI 10.1145/331499.331504
   JONES G, 1995, INFORM RES, V1
   LABROCHE N, 2003, ANTCLUST ANT CLUST W, P25, DOI DOI 10.1007/3-540-45105-63
   LUMER ED, 1994, COM ADAP SY, P501
   MACGILL J, USE FLOCKS DRIVE GEO
   Moere AV, 2004, IEEE INFOR VIS, P409
   Omran M., 2002, P 4 ASIA PACIFIC C S, P370
   PORTER MF, 1980, PROGRAM-AUTOM LIBR, V14, P130, DOI 10.1108/eb046814
   Proctor G., 1998, Virtual Worlds. First International Conference, VW'98. Proceedings, P168
   RAMOS V, 2002, 1 SPAN C EV BIOINSP, P284
   Reynolds C. W., 1999, P GAM DEV C, P763
   Reynolds CW., 1987, SIGGRAPH Comput. Graph., V21, P25, DOI [10.1145/37402.37406, DOI 10.1145/37402.37406]
   SALTON G, 1988, INFORM PROCESS MANAG, V24, P513, DOI 10.1016/0306-4573(88)90021-0
   Salton G., 1989, Automatic Text Processing: The Transformation, Analysis, and Retrieval of Information by Computer
   SELIM SZ, 1984, IEEE T PATTERN ANAL, V6, P81, DOI 10.1109/TPAMI.1984.4767478
   STEINBACH M, 2000, TEXT MIN WORKSH KDD
   van der Merwe D, 2003, IEEE C EVOL COMPUTAT, P215, DOI 10.1109/CEC.2003.1299577
   Vesanto J, 2000, IEEE T NEURAL NETWOR, V11, P586, DOI 10.1109/72.846731
   WU B, 2001, INT C INF TECH INF I, V3, P58
NR 31
TC 58
Z9 67
U1 0
U2 15
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG-SEP
PY 2006
VL 52
IS 8-9
BP 505
EP 515
DI 10.1016/j.sysarc.2006.02.003
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 070VG
UT WOS:000239552900005
DA 2024-07-18
ER

PT J
AU Min, GY
   Ould-Khaoua, M
   Loucif, S
   Yin, H
AF Min, Geyong
   Ould-Khaoua, Mohamed
   Loucif, Samia
   Yin, Hao
TI An analytical model for hypercubes in the presence of multiple
   time-scale bursty traffic
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE parallel computers; interconnection networks; analytical modelling;
   message latency; performance evaluation
ID INTERCONNECTION NETWORKS; PERFORMANCE-MODEL
AB The interconnection network is one of the most critical architectural components in a parallel computer as any interaction between individual processors ultimately depends on its effectiveness. Recent studies have shown that traffic workloads in many parallel computation environments reveal burstiness over a number of time-scales, which has a considerable impact on network performance. Analytical modelling plays an important role in obtaining a clear understanding of the performance of interconnection networks with various design spaces and operating under different traffic conditions. This paper proposes a concise analytical model for the hypercube operating under multiple time-scale bursty traffic. The validity of the model is demonstrated by comparing analytical results to those obtained through simulation experiments of the actual system. The analytical model is then applied to evaluate the impact of multiple time-scale bursty traffic on the performance of hypercubes and investigate the effects of Hurst parameters of the traffic. (C) 2006 Elsevier B.V. All rights reserved.
C1 Univ Bradford, Sch Informat, Dept Comp, Bradford BD7 1DP, W Yorkshire, England.
   Univ Glasgow, Dept Comp Sci, Glasgow G12 8RZ, Lanark, Scotland.
   Tsinghua Univ, Dept Comp Sci, Beijing 100084, Peoples R China.
C3 University of Bradford; University of Glasgow; Tsinghua University
RP Min, GY (corresponding author), Univ Bradford, Sch Informat, Dept Comp, Bradford BD7 1DP, W Yorkshire, England.
EM g.min@brad.ac.uk; mohamed@dcs.gla.ac.uk; samia@dcs.gla.ac.uk;
   hyin@csnetl.cs.tsinguha.edu.cn
OI Loucif, Samia/0000-0003-0350-0396
CR AGARWAL A, 1991, IEEE T PARALL DISTR, V2, P398, DOI 10.1109/71.97897
   Andersen AT, 1998, IEEE J SEL AREA COMM, V16, P719, DOI 10.1109/49.700908
   [Anonymous], 2000, SELF SIMILAR NETWORK, DOI DOI 10.1002/047120644X
   [Anonymous], 1975, QUEUEING SYSTEMS THE
   BOURA Y, 1994, P INT WORKSH PAR PRO, P11
   Boura YM, 1997, IEEE T COMPUT, V46, P687, DOI 10.1109/12.600826
   Chlamtac I, 1996, PERFORM EVALUATION, V25, P151, DOI 10.1016/0166-5316(94)00052-2
   Colajanni M, 1998, PERFORM EVALUATION, V34, P1, DOI 10.1016/S0166-5316(98)00023-6
   Crovella ME, 1997, IEEE ACM T NETWORK, V5, P835, DOI 10.1109/90.650143
   DALLY WJ, 1992, IEEE T PARALL DISTR, V3, P194, DOI 10.1109/71.127260
   Doukhan P., 2003, THEORY APPL LONG RAN
   Duato J., 1997, INTERCONNECTION NETW
   FISCHER W, 1993, PERFORM EVALUATION, V18, P149, DOI 10.1016/0166-5316(93)90035-S
   LELAND WE, 1994, IEEE ACM T NETWORK, V2, P1, DOI 10.1109/90.282603
   Loucif S, 2000, TELECOMMUN SYST, V13, P111, DOI 10.1023/A:1019131704035
   Min G, 2004, PERFORM EVALUATION, V58, P143, DOI 10.1016/j.peva.2004.07.011
   Min GY, 2004, IEEE T COMPUT, V53, P601, DOI 10.1109/TC.2004.1275299
   Min GY, 2004, COMPUT ELECTR ENG, V30, P207, DOI 10.1016/j.compeleceng.2002.04.001
   Min GY, 2001, J SYST ARCHITECT, V47, P747, DOI 10.1016/S1383-7621(01)00030-3
   NEUTS MF, 2001, BERNOULLI SPLITTING
   Ould-Khaoua M, 1999, IEEE T COMPUT, V48, P1297, DOI 10.1109/12.817384
   Ould-Khaoua M, 2001, IEEE T PARALL DISTR, V12, P283, DOI 10.1109/71.914770
   SAHUQUILLO J, 2000, P EURO PDP 2000, P293
   Sharma V, 1997, IEEE T PARALL DISTR, V8, P349, DOI 10.1109/71.588603
   Squillante MS, 1999, PERFORM EVALUATION, V36-7, P137, DOI 10.1016/S0166-5316(99)00035-8
NR 25
TC 2
Z9 2
U1 0
U2 0
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUL
PY 2006
VL 52
IS 7
BP 423
EP 431
DI 10.1016/j.sysarc.2005.12.004
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 053LU
UT WOS:000238307400004
DA 2024-07-18
ER

PT J
AU Martínez, JC
   Flich, J
   Robles, A
   López, P
   Duato, J
AF Martínez, JC
   Flich, J
   Robles, A
   López, P
   Duato, J
TI Supporting adaptive routing in IBA switches
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT 11th Euromicro Conference on Parallel, Distributed and Network-Based
   Processing
CY FEB 05-07, 2003
CL GENOA, ITALY
SP Italian Natl Res Council, Inst Appl Math & Informat Technol, European Commiss Informat Soc Technol Program, Euromicro
DE system area networks; InfiniBand; adaptive routing; virtual addressing
AB InfiniBand is a new standard for communication between processing nodes and I/O devices as well as for interprocessor communication. The InfiniBand Architecture (IBA) supports distributed deterministic routing because forwarding tables store a single output port per destination ID. This prevents packets from using alternative paths when the requested output port is busy. Despite the fact that alternative paths could be selected at the source node to reach the same destination node, this is not effective enough to improve network performance. However, using adaptive routing could help to circumvent the congested areas in the network, leading to an increment in performance. In this paper, we propose a simple strategy to implement forwarding tables for IBA switches that supports adaptive routing while still maintaining compatibility with the IBA specs. Adaptive routing can be individually enabled or disabled for each packet at the source node. The proposed strategy enables the use in IBA of any adaptive routing algorithm with an acyclic channel dependence graph. In this paper, we have taken advantage of the partial adaptivity provided by the well-known up*/down* routing algorithm. Evaluation results show that extending IBA switch capabilities with adaptive routing may noticeably increase network performance. In particular, network throughput improvement can be, on average, as high as 66%. (C) 2003 Elsevier B.V. All rights reserved.
C1 Univ Politecn Valencia, Dept Comp Engn DISCA, E-46071 Valencia, Spain.
C3 Universitat Politecnica de Valencia
RP Martínez, JC (corresponding author), Univ Politecn Valencia, Dept Comp Engn DISCA, Camino de Vera 14, E-46071 Valencia, Spain.
RI Martinez, Jose/GRR-1808-2022; López, Pedro/F-1946-2019
OI Robles Martinez, Antonio/0000-0002-0887-3258; Duato,
   Jose/0000-0002-7785-0607; Flich, Jose/0000-0001-8581-6284; Lopez
   Rodriguez, Pedro/0000-0003-4544-955X
CR BODEN NJ, 1995, IEEE MICRO, V15, P29, DOI 10.1109/40.342015
   Duato J., 1997, INTERCONNECTION NETW
   FLICH J, 2000, P INT PAR DISTR PROC
   FLICH J, 2001, THESIS
   *INF TRAD ASS, INF ARCH SPEC, V1
   SANCHO JC, 2000, P EUR PAR 2000 AUG
   SANCHO JC, 2002, P COMM ARCH CLUST WO
   SCHROEDER MD, 1990, 59 SRC DEC
NR 8
TC 9
Z9 10
U1 0
U2 1
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2003
VL 49
IS 10-11
BP 441
EP 456
DI 10.1016/S1383-7621(03)00103-6
PG 16
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Conference Proceedings Citation Index - Science (CPCI-S); Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 749XH
UT WOS:000186955000004
DA 2024-07-18
ER

PT J
AU Nedjah, N
   Mourelle, LD
AF Nedjah, N
   Mourelle, LD
TI Fast reconfigurable systolic hardware for modular multiplication and
   exponentiation
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE RSA-cryptosystems; Montgomery algorithm; binary exponentiation
AB Modular multiplication and modular exponentiation are fundamental operations in most public-key cryptosystems such as RSA. In this paper, we propose a novel implementation of these operations using systolic arrays based architectures. For this purpose, we use the Montgomery algorithm to compute the modular product and the left-to-right binary exponentiation method to yield the modular power. In the proposed design, we invest hardware area in the hope of improving encryption/decryption throughput. Our implementation improves time requirement as well as the time area factor when compared that of Blum's and Paar's. (C) 2003 Elsevier B.V. All rights reserved.
C1 Univ Estado Rio De Janeiro, Dept Syst Engn & Computat, Fac Engn, BR-20550900 Rio De Janeiro, Brazil.
C3 Universidade do Estado do Rio de Janeiro
RP Univ Estado Rio De Janeiro, Dept Syst Engn & Computat, Fac Engn, Rua Sao Francisco Xavier,524,Maracana, BR-20550900 Rio De Janeiro, Brazil.
EM nadia@eng.uerj.br
RI Nedjah, Nadia/AAE-7320-2019; de Macedo Mourelle, Luiza/AAG-8935-2019; de
   Macedo Mourelle, Luiza/GVS-4735-2022
OI de Macedo Mourelle, Luiza/0000-0002-4680-2047; de Macedo Mourelle,
   Luiza/0000-0002-4680-2047; Nedjah, Nadia/0000-0002-1656-6397
CR Blum T., 1999, P 14 IEEE S COMP AR
   BRICKELL EF, 1990, LECT NOTES COMPUT SC, V435, P368
   Gordon DM, 1998, J ALGORITHMS, V27, P129, DOI 10.1006/jagm.1997.0913
   IWAMURA K, 1994, ELECTRON COMM JPN 3, V77, P40, DOI 10.1002/ecjc.4430770304
   Koc C.K., 1994, High-speed rsa implementation
   MONTGOMERY PL, 1985, MATH COMPUT, V44, P519, DOI 10.1090/S0025-5718-1985-0777282-X
   MOURELLE LM, 2002, WSEAS T SYSTEMS, V1, P63
   NAVABI Z, 1998, VHDL ANAL MODELING D
   Nedjah N, 2002, EUROMICRO SYMPOSIUM ON DIGITAL SYSTEM DESIGN, PROCEEDINGS, P226, DOI 10.1109/DSD.2002.1115373
   Nedjah N, 2002, 15TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, P3, DOI 10.1109/SBCCI.2002.1137629
   NEDJAH N, 2001, WSES SERIES REFERENC, P113
   Nedjah N., 2001, P 13 S COMP ARCH HIG, P70
   Rabaey J.M., 1995, DIGITAL INTEGRATED C
   RIVEST RL, 1978, COMMUN ACM, V21, P120, DOI [10.1145/359340.359342, 10.1145/357980.358017]
   Tiountchik AA, 1998, ELECTRON LETT, V34, P874, DOI 10.1049/el:19980624
   WALTER CD, 1993, IEEE T COMPUT, V42, P376, DOI 10.1109/12.210181
   Walter CD, 2000, IEE P-COMPUT DIG T, V147, P323, DOI 10.1049/ip-cdt:20000638
   *XIL INC, FDN SER SOFTW
NR 18
TC 8
Z9 8
U1 0
U2 0
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2003
VL 49
IS 7-9
BP 387
EP 396
DI 10.1016/S1383-7621(03)00089-4
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 747PE
UT WOS:000186812600007
DA 2024-07-18
ER

PT J
AU Chen, G
   Zheng, Y
   Zhou, ZH
   He, SY
   Yi, W
AF Chen, Gang
   Zheng, Yi
   Zhou, Zhaoheng
   He, Shengyu
   Yi, Wang
TI A GPU-accelerated real-time human voice separation framework for mobile
   phones
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Mobile Speech Communication; Deep Learning; Real-Time Speech Separation
ID NETWORK; NOISE; ENCODER
AB Mobile speech communication can experience significant degradation in quality when users are in a noisy acoustic environment. With the rapid development of artificial intelligence in recent years, deep learning based monaural speech separation methods have shown remarkable progress in boosting the performance of the separation accuracy. However, the latency and computational cost of these methods remain far insufficient for mobile devices. Performance and power constraints make it still challenging to deploy such methods on mobile devices due to their high computational complexity. In this paper, we present VoiceBit, an efficient and light-weight human voice separation framework for real-time speech separation on mobile devices. Specifically, we propose a light-weight speech separation network to segregate human voice and interfering noises directly from time-domain signals. We binarize the convolution blocks in down-sampling blocks to reduce computation complexity and memory footprint, and leverage scaler layers as well as learnable bias layers to enhance the representation ability of binary filters. In addition, we present a set of parallel optimizations to accelerate the operations in VoiceBit. Specifically, we adopt KKC-minor format for weight matrices of convolution layers to coalesce memory access from global memory. Then, we explore different methods to implement the transposed convolution operation under PhoneBit framework. Experimental results on the MUSDB18-HQ dataset and VCTK dataset show that VoiceBit achieves significant speedup and energy efficiency compared with state-of-the-art frameworks, while maintaining minimal compromise in accuracy.
C1 [Chen, Gang; Zheng, Yi; Zhou, Zhaoheng; He, Shengyu] Sun Yat Sen Univ, Guangzhou, Peoples R China.
   [Yi, Wang] Uppsala Univ, Uppsala, Sweden.
C3 Sun Yat Sen University; Uppsala University
RP Chen, G (corresponding author), Sun Yat Sen Univ, Guangzhou, Peoples R China.
EM cheng83@mail.sysu.edu.cn
RI WU, SHAN/KGM-5484-2024; Li, Yuanyuan/KEH-6935-2024; zhang,
   jingxing/KCY-4726-2024; Zhang, Ge/KGL-7634-2024; wang, yi/KBB-3614-2024;
   WANG, YANAN/KCL-4840-2024; li, cheng/KCZ-0615-2024
OI Li, Yuanyuan/0000-0002-4955-1159; 
CR Abdulatif S, 2024, Arxiv, DOI arXiv:2209.11112
   BOLL SF, 1979, IEEE T ACOUST SPEECH, V27, P113, DOI 10.1109/TASSP.1979.1163209
   Bonghi R., 2021, Jetson stats
   Chandna P, 2017, LECT NOTES COMPUT SC, V10169, P258, DOI 10.1007/978-3-319-53547-0_25
   Chang JW, 2020, IEEE T CIRC SYST VID, V30, P281, DOI 10.1109/TCSVT.2018.2888898
   Chao R, 2022, Arxiv, DOI arXiv:2203.17152
   Chen Gang, 2022, 2022 IEEE 24th Int Conf on High Performance Computing & Communications; 8th Int Conf on Data Science & Systems; 20th Int Conf on Smart City; 8th Int Conf on Dependability in Sensor, Cloud & Big Data Systems & Application (HPCC/DSS/SmartCity/DependSys), P1987, DOI 10.1109/HPCC-DSS-SmartCity-DependSys57074.2022.00296
   Chen G, 2020, DES AUT TEST EUROPE, P786, DOI [10.23919/DATE48585.2020.9116236, 10.23919/date48585.2020.9116236]
   Chen XY, 2018, IEEE IJCNN
   Chollet F, 2017, PROC CVPR IEEE, P1800, DOI 10.1109/CVPR.2017.195
   Courbariaux M, 2016, Arxiv, DOI [arXiv:1602.02830, 10.48550/arXiv.1602.02830]
   Defossez A, 2021, Arxiv, DOI [arXiv:2111.03600, 10.48550/arXiv.2111.03600, DOI 10.48550/ARXIV.2111.03600]
   Défossez A, 2021, Arxiv, DOI [arXiv:1911.13254, DOI 10.48550/ARXIV.1911.13254, 10.48550/arXiv.1911.13254]
   He SY, 2021, J SYST ARCHITECT, V117, DOI 10.1016/j.sysarc.2021.102156
   Hu Y, 2008, IEEE T AUDIO SPEECH, V16, P229, DOI 10.1109/TASL.2007.911054
   Hu Y, 2022, IEEE SIGNAL PROC LET, V29, P1517, DOI 10.1109/LSP.2022.3187316
   Huang P.-S., 2014, International Society for Music Information Retrieval (ISMIR)
   Kim M, 2021, Arxiv, DOI arXiv:2111.12203
   Loshchilov Ilya, 2016, arXiv
   Luo Y, 2022, Arxiv, DOI arXiv:2209.15174
   Luo Y, 2019, IEEE-ACM T AUDIO SPE, V27, P1256, DOI 10.1109/TASLP.2019.2915167
   Luo Y, 2018, 2018 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH AND SIGNAL PROCESSING (ICASSP), P696, DOI 10.1109/ICASSP.2018.8462116
   Macartney C, 2018, Arxiv, DOI [arXiv:1811.11307, DOI 10.48550/ARXIV.1811.11307]
   Park HJ, 2022, INT CONF ACOUST SPEE, P7842, DOI 10.1109/ICASSP43922.2022.9747120
   Quackenbush S.R., 1988, Objective Measures of Speech Quality
   Rafii Z., 2017, MUSDB18-a corpus for music separation
   Rastegari M, 2016, LECT NOTES COMPUT SC, V9908, P525, DOI 10.1007/978-3-319-46493-0_32
   Rethage Dario, 2018, arXiv
   Rouard S, 2022, Arxiv, DOI [arXiv:2211.08553, 10.48550/arXiv.2211.08553, DOI 10.48550/ARXIV.2211.08553]
   Scalart P, 1996, INT CONF ACOUST SPEE, P629, DOI 10.1109/ICASSP.1996.543199
   Stoller D., 2021, The fine-tuned wave-unet
   Stoller D, 2018, Arxiv, DOI [arXiv:1806.03185, DOI 10.48550/ARXIV.1806.03185]
   Stoter F.-R., 2019, J. Open Source Softw
   Stöter FR, 2018, LECT NOTES COMPUT SC, V10891, P293, DOI 10.1007/978-3-319-93764-9_28
   Takahashi N, 2021, Arxiv, DOI arXiv:2010.01733
   Takahashi N, 2018, INT WORKSH ACOUSTIC, P106, DOI 10.1109/IWAENC.2018.8521383
   Tencent W., 2021, PerfDog
   Thiemann Joachim, 2013, Zenodo
   Valentini-Botinhao C, 2017, Noisy speech database for training speech enhancement algorithms and tts modelsJ
   Wang L, 2022, ASIAPAC SIGN INFO PR, P1649, DOI 10.23919/APSIPAASC55919.2022.9979863
   Xu DW, 2018, ICCAD-IEEE ACM INT, DOI 10.1145/3240765.3240810
   Yan JL, 2018, IEEE T COMPUT AID D, V37, P2519, DOI 10.1109/TCAD.2018.2857258
   Yanai K., 2016, P 24 ACM INT C MULT
   Zadorozhnyy V, 2022, Arxiv, DOI arXiv:2210.14474
   Zechun Liu, 2020, Computer Vision - ECCV 2020. 16th European Conference. Proceedings. Lecture Notes in Computer Science (LNCS 12359), P143, DOI 10.1007/978-3-030-58568-6_9
NR 45
TC 0
Z9 0
U1 1
U2 1
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD DEC
PY 2023
VL 145
AR 103005
DI 10.1016/j.sysarc.2023.103005
EA NOV 2023
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FZ2B8
UT WOS:001149600800001
DA 2024-07-18
ER

PT J
AU Zhu, FM
   Xie, XY
   Feng, DY
   Meng, N
   He, F
AF Zhu, Fengmin
   Xie, Xingyu
   Feng, Dongyu
   Meng, Na
   He, Fei
TI On the methodology of three-way structured merge in version control
   systems: Top-down, bottom-up, or both
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Version control systems; Three-way merging; Structured merging; Shifted
   code
ID PRECISION; CODE
AB Three-way merging is an essential component of version control systems. Despite the efficiency of the conventional line-based textual methods, syntax-based structured approaches have demonstrated benefits in improving merge accuracy. Prior structured merging approaches visit abstract syntax trees in a top -down manner, which struggles to identify and merge shifted code generally. This work introduces a novel methodology combining a top-down and a bottom-up visit of abstract syntax trees, which manipulates shifted code effectively and elegantly. Especially, we reduce the merge problem of ordered lists to computing a topological sort of strongly connected components of the constraint graph. Compared with four representative merge tools in 40,533 real-world merge scenarios, our approach achieves the highest merge accuracy while being 2.5 x as fast as a state-of-the-art structured merge tool.
C1 [Zhu, Fengmin; Xie, Xingyu; Feng, Dongyu; He, Fei] Tsinghua Univ, Sch Software, Beijing, Peoples R China.
   [He, Fei] MoE, Key Lab Informat Syst Secur, Beijing, Peoples R China.
   [He, Fei] Beijing Natl Res Ctr Informat Sci & Technol, Beijing, Peoples R China.
   [Zhu, Fengmin] Max Planck Inst Software Syst, Saarbrucken, Germany.
   [Meng, Na] Virginia Tech, Blacksburg, VA USA.
C3 Tsinghua University; Max Planck Society; Virginia Polytechnic Institute
   & State University
RP He, F (corresponding author), Tsinghua Univ, Sch Software, Beijing, Peoples R China.
EM hefei@tsinghua.edu.cn
OI He, Fei/0000-0002-4266-875X; Xie, Xingyu/0000-0002-2220-7294
FU National Natural Sci-ence Foundation of China [62072267, 62021002];
   National Key Research and Development Program of China [2018YFB1308601]
FX This work was supported in part by the National Natural Sci-ence
   Foundation of China (No. 62072267 and No. 62021002) and the National Key
   Research and Development Program of China (No. 2018YFB1308601) .
CR Apel S., 2011, P 19 ACM SIGSOFT S 1, P190, DOI DOI 10.1145/2025113.2025141
   Asenov D, 2017, LECT NOTES COMPUT SC, V10202, P152, DOI 10.1007/978-3-662-54494-5_9
   Buffenbarger J., 1995, Software Configuration Management. ICSE SCM-4 and SCM-5 Workshops. Selected Papers, P153
   Cavalcanti G, 2019, 34TH IEEE/ACM INTERNATIONAL CONFERENCE ON AUTOMATED SOFTWARE ENGINEERING (ASE 2019), P1002, DOI 10.1109/ASE.2019.00097
   Cavalcanti G, 2017, P ACM PROGRAM LANG, V1, DOI 10.1145/3133883
   Chawathe S. S., 1996, SIGMOD Record, V25, P493, DOI 10.1145/235968.233366
   Dotzler G, 2016, IEEE INT CONF AUTOM, P660, DOI 10.1145/2970276.2970315
   Falleri Jean-Remy, 2014, P 29 ACM IEEE INT C, P313
   Fan H., 2012, P 27 ANN ACM S APPL, P737, DOI DOI 10.1145/2245276.2245417
   Fluri B, 2007, IEEE T SOFTWARE ENG, V33, P725, DOI 10.1109/TSE.2007.70731
   Ho C.W., 2004, P OOPSLA WORKSHOP EC, P73, DOI DOI 10.1145/1066129.1066144
   Ji T, 2020, PROC INT SYMP SOFTW, P70, DOI 10.1109/ISSRE5003.2020.00016
   Ji T, 2018, P INT COMP SOFTW APP, P184, DOI 10.1109/COMPSAC.2018.00031
   KAHN AB, 1962, COMMUN ACM, V5, P558, DOI 10.1145/368996.369025
   Khanna S, 2007, LECT NOTES COMPUT SC, V4855, P485
   Lessenich O., 2012, Master's thesis
   Lessenich O, 2017, IEEE INT CONF AUTOM, P543, DOI 10.1109/ASE.2017.8115665
   Lessenich O, 2015, AUTOMAT SOFTW ENG, V22, P367, DOI 10.1007/s10515-014-0151-5
   Mens T, 2002, IEEE T SOFTWARE ENG, V28, P449, DOI 10.1109/TSE.2002.1000449
   Pawlik M, 2011, PROC VLDB ENDOW, V5, P334, DOI 10.14778/2095686.2095692
   Reeves M, 2004, LECT NOTES COMPUT SC, V3092, P38
   Salinger S, 2010, 2010 ICSE WORKSHOP ON COOPERATIVE AND HUMAN ASPECTS OF SOFTWARE ENGINEERING (CHASE 2010), P48
   Shen B, 2019, P ACM PROGRAM LANG, V3, DOI 10.1145/3360596
   Tarjan R., 1972, SIAM Journal on Computing, V1, P146, DOI 10.1137/0201010
   Westfechtel B., 1991, Proceedings of the 3rd International Workshop on Software Configuration Management, P68, DOI 10.1145/111062.111071
   ZHANG KZ, 1994, INFORM PROCESS LETT, V49, P249, DOI 10.1016/0020-0190(94)90062-0
   Zhu FM, 2022, LECT NOTES COMPUT SC, V13649, P70, DOI 10.1007/978-3-031-21213-0_5
   Zhu FM, 2018, P ACM PROGRAM LANG, V2, DOI 10.1145/3276536
   Zhu FM, 2019, 2019 IEEE/ACM 41ST INTERNATIONAL CONFERENCE ON SOFTWARE ENGINEERING: COMPANION PROCEEDINGS (ICSE-COMPANION 2019), P286, DOI 10.1109/ICSE-Companion.2019.00117
NR 29
TC 0
Z9 0
U1 1
U2 4
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD DEC
PY 2023
VL 145
AR 103011
DI 10.1016/j.sysarc.2023.103011
EA OCT 2023
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA X9KD3
UT WOS:001101548400001
DA 2024-07-18
ER

PT J
AU Bakhshi, Z
   Rodriguez-Navas, G
   Hansson, H
AF Bakhshi, Zeinab
   Rodriguez-Navas, Guillermo
   Hansson, Hans
TI Analyzing the performance of persistent storage for fault-tolerant
   stateful fog applications
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Container-based architectures; Fault-tolerant design; Fog computing;
   Industrial automation; Persistent storage; Statful applications
ID SIMULATION; REPLICATION; TOOLKIT; RAFT
AB In this paper, we analyze the scalability and performance of a persistent, fault-tolerant storage approach that provides data availability and consistency in a distributed container-based architecture with intended use in industrial control applications. We use simulation to evaluate the performance of this storage system in terms of scalability and failures. As the industrial applications considered have timing constraints, the simulation results show that for certain failure patterns, it is possible to determine whether the storage solution can meet critical deadlines. The presented approach is applicable for evaluating timing constraints also of other container-based critical applications that require persistent storage.
C1 [Bakhshi, Zeinab; Hansson, Hans] Malardalen Univ, Vasteras, Sweden.
   [Rodriguez-Navas, Guillermo] Nokia, Kefar Sava, Israel.
C3 Malardalen University
RP Bakhshi, Z (corresponding author), Malardalen Univ, Vasteras, Sweden.
EM zeinab.bakhshi@mdu.se; guillermo.rodriguez-navas@nokia.com;
   hans.hansson@mdu.se
FU European Union [764785, 2018-02437]
FX This research has received funding from the European Union's Horizon
   2020 research and innovation programme under the Marie Sklodowska-Curie
   grant agreement No 764785 and also from the VIN NOVA project 2018-02437.
CR [Anonymous], UPPAAL model checker
   [Anonymous], 2014, A gentle introduction to ros
   Bakhshi, 2023, Zenodo, DOI 10.5281/ZENODO.8052558
   Bakhshi Valojerdi Z., 2021, P 22 IEEE INT C IND
   Bakhshi Z., 2022, 6 INT C COMP SOFTW M, P1
   Bakhshi Z., 2021, Persistent fault-tolerant storage at the fog layer
   Bakhshi Z, 2021, IEEE INT C EMERG, DOI 10.1109/ETFA45728.2021.9613178
   Bakhshi Z, 2021, IEEE INT CONF INDUST, P722, DOI 10.1109/ICIT46573.2021.9453473
   Boru D, 2015, CLUSTER COMPUT, V18, P385, DOI 10.1007/s10586-014-0404-x
   Byrne J, 2017, WINT SIMUL C PROC, P4568, DOI 10.1109/WSC.2017.8248208
   Calheiros RN, 2011, SOFTWARE PRACT EXPER, V41, P23, DOI 10.1002/spe.995
   Fiandrino C, 2017, IEEE T CLOUD COMPUT, V5, P738, DOI 10.1109/TCC.2015.2424892
   Gupta H, 2017, SOFTWARE PRACT EXPER, V47, P1275, DOI 10.1002/spe.2509
   Ismail BI, 2015, IEEE CONF OPEN SYST, P130, DOI 10.1109/ICOS.2015.7377291
   Kliazovich D, 2012, J SUPERCOMPUT, V62, P1263, DOI 10.1007/s11227-010-0504-1
   Kristiani E, 2019, LECT NOTES ELECTR EN, V514, P675, DOI 10.1007/978-981-13-1056-0_66
   Kubernetes Foundation, Kubernetes Documentation
   Kwiatkowska Marta, 2008, Performance Evaluation Review, V36, P17, DOI 10.1145/1481506.1481511
   Lera I, 2019, IEEE ACCESS, V7, P91745, DOI 10.1109/ACCESS.2019.2927895
   Liu SK, 2016, IEEE INT CONF ROBOT, P1484, DOI 10.1109/ICRA.2016.7487284
   Mercl L, 2019, LECT NOTES COMPUT SC, V11684, P649, DOI 10.1007/978-3-030-28374-2_56
   Netto H, 2020, INT J PARALLEL EMERG, V35, P433, DOI 10.1080/17445760.2019.1608989
   Netto HV, 2017, J SYST ARCHITECT, V73, P53, DOI 10.1016/j.sysarc.2016.12.007
   Netto HV, 2018, IEEE SYMP COMP COMMU, P58, DOI 10.1109/ISCC.2018.8538452
   Oliveira C, 2017, ADV INTELL SYST, V539, P123, DOI 10.1007/978-3-319-48944-5_12
   Ongaro D., 2014, 2014 USENIX ANN TECH, P305
   Puliafito C, 2020, SIMUL MODEL PRACT TH, V101, DOI 10.1016/j.simpat.2019.102062
   Riley G. F., 2010, MODELING TOOLS NETWO, P15, DOI [DOI 10.1007/978-3-642-12331-3_2, DOI 10.1007/978-3-642-12331-32, 10.1007/978-3-642-12331-3_2]
   Saito Y, 2018, 2018 IEEE 24TH INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS (RTCSA), P52, DOI 10.1109/RTCSA.2018.00015
   Shahaab A, 2019, IEEE ACCESS, V7, P43622, DOI 10.1109/ACCESS.2019.2904181
   Sharma Ashish., 2020, Advances in Data Sciences, Security and Applications, P341
   Silva Filho Manoel C., 2017, 2017 IFIP/IEEE Symposium on Integrated Network and Service Management (IM), P400, DOI 10.23919/INM.2017.7987304
   Sonmez C, 2018, T EMERG TELECOMMUN T, V29, DOI 10.1002/ett.3493
   Varga A, 2019, EAI SPRINGER INNOVAT, P3, DOI 10.1007/978-3-030-12842-5_1
   Vayghan LA, 2019, 2019 IEEE 19TH INTERNATIONAL CONFERENCE ON SOFTWARE QUALITY, RELIABILITY AND SECURITY (QRS 2019), P176, DOI 10.1109/QRS.2019.00034
   Wahid-Ul-Ashraf A, 2018, PROCEDIA COMPUT SCI, V126, P547, DOI 10.1016/j.procs.2018.07.289
NR 36
TC 1
Z9 1
U1 0
U2 0
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2023
VL 144
AR 103004
DI 10.1016/j.sysarc.2023.103004
EA OCT 2023
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA W5AR0
UT WOS:001091755600001
OA hybrid
DA 2024-07-18
ER

PT J
AU Shi, R
   Yang, Y
   Feng, HM
   Yuan, F
   Xie, HQ
   Zhang, JY
AF Shi, Rui
   Yang, Yang
   Feng, Huamin
   Yuan, Feng
   Xie, Huiqin
   Zhang, Jianyi
TI PriRPT: Practical blockchain-based privacy-preserving reporting system
   with rewards
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Anonymous credential; Blockchain; Structure-preserving signatures;
   Reporting system
ID EQUIVALENCE CLASSES; IDENTIFICATION; SIGNATURES
AB In order to obtain evidence of a crime timely, most authorities encourage whistleblowers to provide valuable reports by rewarding them with prizes. However, criminals will try their best to delete or tamper with the reports and even threaten and revenge the whistleblowers to escape punishment. Hence, to make the reporting system work, it is essential to ensure the integrity of reported messages and the anonymity of the reporting and rewarding procedures in the reporting system. Most existing schemes for this problem are generally based on ring signatures, which incur high computational overhead and imperfect anonymity. In this paper, we introduce a novel practical blockchain-based privacy-preserving reporting system with rewards dubbed as PriRPT. Specifically, the proposed scheme integrates the permissioned blockchain system, keyed-verification anonymous credential (KVAC), and structure-preserving signatures on equivalence classes (SPS-EQ) to provide reliable auditing of reports, and support anonymous reporting and anonymous rewarding simultaneously. addition, we achieve higher efficiency in the reporting and rewarding protocol by replacing costly zero knowledge proofs with KVAC and SPS-EQ. We also formalize the scheme along with security proof and provide rigorous evaluations on an open blockchain platform (JUICE) and a personal laptop to demonstrate its practicability.
C1 [Shi, Rui; Feng, Huamin; Xie, Huiqin; Zhang, Jianyi] Beijing Elect Sci & Technol Inst, Beijing 100070, Peoples R China.
   [Shi, Rui; Feng, Huamin] Beijing Univ Posts & Telecommun, Sch Cyberspace Secur, Beijing 100876, Peoples R China.
   [Yang, Yang] Singapore Management Univ, Sch Comp & Informat Syst, Singapore 188065, Singapore.
   [Yuan, Feng] Second Acad CAS, Inst 706, Beijing 100854, Peoples R China.
C3 Beijing Electronic Science & Technology Institute; Beijing University of
   Posts & Telecommunications; Singapore Management University
RP Shi, R (corresponding author), Beijing Elect Sci & Technol Inst, Beijing 100070, Peoples R China.; Shi, R (corresponding author), Beijing Univ Posts & Telecommun, Sch Cyberspace Secur, Beijing 100876, Peoples R China.
EM ruishi_mail@126.com
OI Zhang, Jianyi/0000-0001-8765-053X
FU Beijing Natural Science Foun-dation [4234084]; National Natural Science
   Foundation of China [62372110]; Fujian Provincial Natural Science of
   Foundation [2023J02008]
FX <B>Acknowledgments</B> This work was supported in part by Beijing
   Natural Science Foun-dation under Grant No. 4234084; National Natural
   Science Foundation of China under Grant No. 62372110; Fujian Provincial
   Natural Science of Foundation under Grant No. 2023J02008.
CR Ajtai M., 1997, P 20 9 ANN ACM S THE, P284, DOI DOI 10.1145/258533.258604
   [Anonymous], 2000, Rethinking public key infrastructures and digital certificates: building in privacy
   [Anonymous], 2021, People daily
   Barki A, 2017, LECT NOTES COMPUT SC, V9603, P99, DOI 10.1007/978-3-662-54970-4_6
   Bender A, 2006, LECT NOTES COMPUT SC, V3876, P60
   Blömer J, 2019, PROCEEDINGS OF THE 2019 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY (CCS'19), P1671, DOI 10.1145/3319535.3354223
   Blomer Johannes, 2018, Applied Cryptography and Network Security. 16th International Conference, ACNS 2018. Proceedings: LNCS 10892, P221, DOI 10.1007/978-3-319-93387-0_12
   Cachin C., 2016, P WORKSH DISTR CRYPT, V310, P1, DOI DOI 10.4230/LIPICS.OPODIS.2016.24
   Camenisch J, 1997, LECT NOTES COMPUT SC, V1294, P410
   Camenisch J, 2019, IFIP ADV INF COMM TE, V562, P286, DOI 10.1007/978-3-030-22312-0_20
   Chase M, 2020, CCS '20: PROCEEDINGS OF THE 2020 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P1445, DOI 10.1145/3372297.3417887
   Chase M, 2006, LECT NOTES COMPUT SC, V4117, P78
   Chase M, 2014, CCS'14: PROCEEDINGS OF THE 21ST ACM CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P1205, DOI 10.1145/2660267.2660328
   CHAUM D, 1985, COMMUN ACM, V28, P1030, DOI 10.1145/4372.4373
   Chhikara D, 2022, J SYST ARCHITECT, V131, DOI 10.1016/j.sysarc.2022.102714
   Couteau Geoffroy, 2019, Public-Key Cryptography - PKC 2019. 22nd IACR International Conference on Practice and Theory of Public-Key Cryptography. Proceedings: Lecture Notes in Computer Science (LNCS 11442), P66, DOI 10.1007/978-3-030-17253-4_3
   Do XT, 2020, LECT NOTES COMPUT SC, V12006, P564, DOI 10.1007/978-3-030-40186-3_24
   Fan JF, 2009, LECT NOTES COMPUT SC, V5747, P240
   Fan Q, 2021, J SYST ARCHITECT, V117, DOI 10.1016/j.sysarc.2021.102112
   FIAT A, 1987, LECT NOTES COMPUT SC, V263, P186, DOI 10.1007/3-540-47721-7_12
   Fuchsbauer G, 2019, J CRYPTOL, V32, P498, DOI 10.1007/s00145-018-9281-4
   Galbraith SD, 2008, DISCRETE APPL MATH, V156, P3113, DOI 10.1016/j.dam.2007.12.010
   Groth J, 2015, LECT NOTES COMPUT SC, V9452, P239, DOI 10.1007/978-3-662-48797-6_11
   Hanser C, 2014, LECT NOTES COMPUT SC, V8873, P491, DOI 10.1007/978-3-662-45611-8_26
   Huang J., 2022, IEEE Transactions on Mobile Computing
   Jiang R, 2015, SECUR COMMUN NETW, V8, P1026, DOI 10.1002/sec.1057
   JUICE ltd, 2023, About us
   Kivivuori J, 2016, ACTA SOCIOL, V59, P69, DOI 10.1177/0001699315607969
   Li DW, 2022, J SYST ARCHITECT, V130, DOI 10.1016/j.sysarc.2022.102638
   Lin C, 2021, IEEE T INTELL TRANSP, V22, P7408, DOI 10.1109/TITS.2020.3002096
   Lin C, 2020, IEEE INTERNET THINGS, V7, P818, DOI 10.1109/JIOT.2019.2944400
   Lu ZJ, 2019, IEEE T VLSI SYST, V27, P2792, DOI 10.1109/TVLSI.2019.2929420
   Mambo M., 1996, 3rd ACM Conference on Computer and Communications Security, P48, DOI 10.1145/238168.238185
   Mei Q, 2022, IEEE T ENG MANAGE, DOI 10.1109/TEM.2022.3159311
   MIRACL ltd, 2023, About us
   Pedersen Torben Pryds, 2001, ADV CRYPTOLOGY CRYPT, P129
   Pointcheval D, 2016, LECT NOTES COMPUT SC, V9610, P111, DOI 10.1007/978-3-319-29485-8_7
   Saxena N, 2020, IEEE T DEPEND SECURE, V17, P550, DOI 10.1109/TDSC.2018.2799223
   Shi R, 2023, APPL SCI-BASEL, V13, DOI 10.3390/app13020727
   Shoup V., 1997, Advances in Cryptology - EUROCRYPT '97. International Conference on the Theory and Application of Cryptographic Techniques Proceedings, P256
   Sonnino A, 2020, Arxiv, DOI arXiv:1802.07344
   Sun SF, 2017, LECT NOTES COMPUT SC, V10493, P456, DOI [10.1007/978-3-319-66390-9_25, 10.1007/978-3-319-66399-9_25]
   Wang HQ, 2020, IEEE T ENG MANAGE, V67, P1514, DOI 10.1109/TEM.2019.2909529
   Wang Y., 2022, IEEE Transactions on Industrial Informatics
   Web3j, 2023, About us
   Wood G., 2014, Ethereum project yellow paper, V151, P1
   Wüst K, 2018, 2018 CRYPTO VALLEY CONFERENCE ON BLOCKCHAIN TECHNOLOGY (CVCBT), P45, DOI 10.1109/CVCBT.2018.00011
   Zhang CX, 2011, WIREL NETW, V17, P1851, DOI 10.1007/s11276-011-0383-2
   Zou HY, 2022, SECUR COMMUN NETW, V2022, DOI 10.1155/2022/5424395
   Zou SH, 2019, IEEE ACCESS, V7, P65544, DOI 10.1109/ACCESS.2019.2915956
NR 50
TC 0
Z9 0
U1 2
U2 4
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2023
VL 143
AR 102985
DI 10.1016/j.sysarc.2023.102985
EA SEP 2023
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA T4GQ5
UT WOS:001077592300001
OA Green Accepted
DA 2024-07-18
ER

PT J
AU Bouquillon, F
   Niar, S
   Lipari, G
AF Bouquillon, Fabien
   Niar, Smail
   Lipari, Giuseppe
TI Reducing the fault vulnerability of hard real-time systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Real-time systems; Reliability; Cache memory; Transient faults;
   Vulnerability; Static code analysis; WCET analysis
ID PREEMPTION DELAY; CACHE; RELIABILITY; TOLERANCE
AB With the progress of the technology, the presence of transient faults (e.g. bit-flipping errors) in cache memories becomes a challenge, especially in embedded real-time systems. These are mission critical systems that are often subject to both fault-tolerant and real-time constraints.To reduce the impact of transient faults, hardware protection mechanisms are usually proposed. However, these mechanisms introduce too much pessimism in the computation of the worst-case execution time of a task, decreasing the overall system performance.In this paper, we propose a methodology to evaluate and reduce the vulnerability of hard real-time applications to soft errors in IL1 cache memories.We use static analysis tools to analyze a binary program and compute the overall vulnerability of its instructions. Then, we propose to reduce this vulnerability by invalidating some cache blocks at specific instants during the execution, thus forcing vulnerable instruction blocks to be reloaded from higher layers of memory. Since adding invalidation points will likely increase the WCETs of the tasks, we perform a static analysis to guarantee that the application deadlines are respectedFinally, we analyze how our methodology can be combined with hardware protection mechanisms as ECC memories, and we evaluate the performance on a set of benchmarks.
C1 [Bouquillon, Fabien; Lipari, Giuseppe] Univ Lille, CNRS, Inria, Cent Lille,UMR 9189 CRIStAL, F-59000 Lille, France.
   [Bouquillon, Fabien; Niar, Smail] Univ Polytech Hauts De France, CNRS, UMR 8201 LAMIH, F-59313 Valenciennes, France.
   [Bouquillon, Fabien] Univ Modena & Reggio Emilia, Modena, Italy.
C3 Centre National de la Recherche Scientifique (CNRS); Universite de
   Lille; Centrale Lille; Inria; Centre National de la Recherche
   Scientifique (CNRS); Universite Polytechnique Hauts-de-France;
   Universita di Modena e Reggio Emilia
RP Bouquillon, F (corresponding author), Univ Modena & Reggio Emilia, Modena, Italy.
EM fabien.bouquillon@unimore.it
OI Bouquillon, Fabien/0000-0003-4009-223X
CR Agnola L, 2010, IEEE INT SYMP DESIGN, P117, DOI 10.1109/DDECS.2010.5491807
   Alam I, 2018, I C DEPENDABLE SYST, P114, DOI 10.1109/DSN-W.2018.00048
   arm, POINT COH UN
   arm, IC IVAU INSTR CACH L
   Benedicte P, 2019, DES AUT TEST EUROPE, P818, DOI [10.23919/date.2019.8714877, 10.23919/DATE.2019.8714877]
   Bhat A, 2019, REAL-TIME SYST, V55, P889, DOI 10.1007/s11241-019-09339-7
   Bini E, 2005, REAL-TIME SYST, V30, P129, DOI 10.1007/s11241-005-0507-9
   Chao Yan, 2016, 2016 46th Annual IEEE/IFIP International Conference on Dependable Systems and Networks (DSN). Proceedings, P192, DOI 10.1109/DSN.2016.26
   Clement Ballabriga, 2010, SOFTWARE TECHNOLOGIE, P35
   Falk H., 2016, Proceedings of the 16th International Workshop on Worst-Case Execution Time Analysis (WCET'16), P1, DOI [DOI 10.4230/OASICS.WCET.2016.2, 10.4230/OASIcs.WCET.2016.2]
   Gustafsson Jan., 2010, WCET, V15, P136, DOI DOI 10.4230/OASICS.WCET.2010.136
   Healy CA, 1999, IEEE T COMPUT, V48, P53, DOI 10.1109/12.743411
   Hijaz F, 2013, 2013 IEEE 31ST INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), P85, DOI 10.1109/ICCD.2013.6657029
   Hong J, 2017, IEEE T COMPUT, V66, P368, DOI 10.1109/TC.2016.2595570
   JEFFAY K, 1991, PROCEEDING : TWELFTH REAL-TIME SYSTEMS SYMPOSIUM, P129, DOI 10.1109/REAL.1991.160366
   Lee CG, 1998, IEEE T COMPUT, V47, P700, DOI 10.1109/12.689649
   Michail Mavropoulos, 2015, 11 EUROPEAN DEPENDAB
   Shaun Clowes, 2002, FIXING MAKING HOLES
   Siddiqua T, 2017, INT SYM DEFEC FAU TO, P1
   Song JG, 2013, REAL TIM SYST SYMP P, P21, DOI 10.1109/RTSS.2013.11
   Sugihara M, 2007, DES AUT TEST EUROPE, P1490
   Wang S, 2015, MICROPROCESS MICROSY, V39, P686, DOI 10.1016/j.micpro.2015.09.011
   Wang S, 2009, IEEE T COMPUT, V58, P1171, DOI 10.1109/TC.2009.33
   Wilkerson C, 2008, CONF PROC INT SYMP C, P203, DOI 10.1109/ISCA.2008.22
   Zhang W, 2018, IEEE T COMPUT AID D, V37, P2255, DOI 10.1109/TCAD.2018.2857079
NR 25
TC 1
Z9 1
U1 0
U2 3
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD DEC
PY 2022
VL 133
AR 102758
DI 10.1016/j.sysarc.2022.102758
EA NOV 2022
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 6R2BZ
UT WOS:000892114100003
OA Bronze, Green Submitted
DA 2024-07-18
ER

PT J
AU Rose, JR
   Swann, M
   Grammatikakis, KP
   Koufos, I
   Bendiab, G
   Shiaeles, S
   Kolokotronis, N
AF Rose, Joseph R.
   Swann, Matthew
   Grammatikakis, Konstantinos P.
   Koufos, Ioannis
   Bendiab, Gueltoum
   Shiaeles, Stavros
   Kolokotronis, Nicholas
TI IDERES: Intrusion detection and response system using machine learning
   and attack graphs
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Machine learning; Intrusion detection; Intrusion response; Security;
   Internet of Things
ID NETWORK; INTERNET; THINGS; DESIGN
AB The rapid increase in the use of IoT devices brings many benefits to the digital society, ranging from improved efficiency to higher productivity. However, the limited resources and the open nature of these devices make them vulnerable to various cyber threats. This paper explores the potential of using network profiling, machine learning, and game theory, to secure IoT against cyber-attacks. The proposed anomaly-based intrusion detection solution dynamically and actively profiles and monitors all networked devices for the detection of IoT device tampering attempts as well as suspicious network transactions. Any deviation from the defined profile is considered to be an attack and is subject to further analysis. Raw traffic is also passed on to the machine learning classifier for identification of potential attacks. To complement this solution, an intrusion response system is used to act upon the generated alerts and compute the mitigation actions at real-time. Performance assessment of the proposed methodology is conducted on the Cyber-Trust testbed using normal and malicious network traffic. The experimental results show that the proposed anomaly detection system delivers promising results with an overall accuracy of 98.35% and 0.98% of false-positive alarms, resulting in the mitigation of the majority of the executed attacks.
C1 [Rose, Joseph R.; Swann, Matthew; Shiaeles, Stavros] Univ Portsmouth, Cyber Secur Res Grp, Portsmouth PO1 2UP, England.
   [Grammatikakis, Konstantinos P.; Koufos, Ioannis; Kolokotronis, Nicholas] Univ Peloponnese, Dept Informat & Telecommun, Tripolis 22131, Greece.
   [Bendiab, Gueltoum] Univ Freres Mentouri, Dept Elect, Constantine 25000, Algeria.
C3 University of Portsmouth; University of Peloponnese; Universite
   Constantine
RP Bendiab, G (corresponding author), Univ Freres Mentouri, Dept Elect, Constantine 25000, Algeria.
EM joseph.rose@port.ac.uk; matthew.swann@port.ac.uk; kpgram@uop.gr;
   ikoufos@uop.gr; bendiab.kelthoum@umc.edu.dz; sshiaeles@ieee.org;
   nkolok@uop.gr
OI Shiaeles, Stavros/0000-0003-3866-0672; Swann, Matt/0000-0003-1070-5429;
   Grammatikakis, Konstantinos-Panagiotis/0000-0002-7128-7585
FU Euro-pean Union?s Horizon 2020 research and innovation programme
   [786698]; H2020 Societal Challenges Programme [786698] Funding Source:
   H2020 Societal Challenges Programme
FX Acknowledgements This project has received funding from the Euro-pean
   Union?s Horizon 2020 research and innovation programme under grant
   agreement no. 786698. The work reflects only the authors? view and the
   Agency is not responsible for any use that may be made of the
   information it contains.
CR Ahmad Z, 2021, T EMERG TELECOMMUN T, V32, DOI 10.1002/ett.4150
   Al-Mandhari Intisar S., 2019, Advances in Information and Communication Networks. Proceedings of the 2018 Future of Information and Communication Conference (FICC). Advances in Intelligent Systems and Computing (AISC 887), P145, DOI 10.1007/978-3-030-03405-4_10
   Alaiz-Moreton H, 2019, COMPLEXITY, DOI 10.1155/2019/6516253
   Ali MH, 2018, IEEE ACCESS, V6, P20255, DOI 10.1109/ACCESS.2018.2820092
   [Anonymous], 2018, CVE201810611
   [Anonymous], 2020, TCPDUMP LIBPCAP PUBL
   [Anonymous], 2002, Computer and Communications Security, DOI [DOI 10.1145/586110.586140, 10.1145/586110.586140]
   [Anonymous], 2021, NVDCVE20042687
   [Anonymous], 2020, CVECVE20209484
   [Anonymous], 2011, CVECVE20112523 MITR
   [Anonymous], 2006, P 13 ACM C COMP COMM, DOI DOI 10.1145/1180405.1180446
   Barcena M.B., 2015, SECURITY RESPONSE SY
   Bendiab G, 2020, PROCEEDINGS OF THE 2020 6TH IEEE CONFERENCE ON NETWORK SOFTWARIZATION (NETSOFT 2020): BRIDGING THE GAP BETWEEN AI AND NETWORK SOFTWARIZATION, P444, DOI 10.1109/NetSoft48620.2020.9165381
   Binsalleeh H, 2010, ANN CONF PRIV SECUR, P31, DOI 10.1109/PST.2010.5593240
   CVE, 2021, US
   Cyber-Trust, 2021, US
   Ferrag MA, 2020, J INF SECUR APPL, V50, DOI 10.1016/j.jisa.2019.102419
   Fran‡ois-Xavier A, 2016, Arxiv, DOI [arXiv:1606.09042, 10.48550/ARXIV.1606.09042, DOI 10.48550/ARXIV.1606.09042]
   Ge MM, 2019, IEEE PAC RIM INT SYM, P256, DOI 10.1109/PRDC47002.2019.00056
   Gibert D, 2019, J COMPUT VIROL HACKI, V15, P15, DOI 10.1007/s11416-018-0323-0
   Grammatikakis KP, 2021, PROCEEDINGS OF THE 2021 IEEE INTERNATIONAL CONFERENCE ON CYBER SECURITY AND RESILIENCE (IEEE CSR), P121, DOI 10.1109/CSR51186.2021.9527960
   Grammatikakis Konstantinos-Panagiotis, 2021, CyberSecurity Threats, Actors, and Dynamic Mitigation, P281, DOI [10.1201/9781003006145-8, DOI 10.1201/9781003006145-8]
   Hajiheidari S, 2019, COMPUT NETW, V160, P165, DOI 10.1016/j.comnet.2019.05.014
   Ibrahim A, 2019, SAC '19: PROCEEDINGS OF THE 34TH ACM/SIGAPP SYMPOSIUM ON APPLIED COMPUTING, P1235, DOI 10.1145/3297280.3297401
   Idrissi I., 2021, IAES International Journal of Artificial Intelligence, V10, P110, DOI DOI 10.11591/IJAI.V10.I1.PP110-120
   Inayat Z, 2016, J NETW COMPUT APPL, V62, P53, DOI 10.1016/j.jnca.2015.12.006
   Jajodia S, 2005, MASSIVE COMP, V5, P247, DOI 10.1007/0-387-24230-9_9
   Jayalaxmi P, 2021, IEEE ACCESS, V9, P25344, DOI 10.1109/ACCESS.2021.3057766
   Jovanovic B., 2021, Internet of things statistics for 2020
   Kiennert C, 2019, ACM COMPUT SURV, V51, DOI 10.1145/3232848
   Klassen F., APPNETA TCPREPLAY PC
   Koufos Ioannis, 2021, CyberSecurity Threats, Actors, and Dynamic Mitigation, P247, DOI [10.1201/9781003006145-7, DOI 10.1201/9781003006145-7]
   Liu CY, 2021, LECT NOTES COMPUT SC, V12840, P209, DOI 10.1007/978-3-030-81242-3_12
   Liu Y, 2005, PROC SPIE, V5812, P61, DOI 10.1117/12.604240
   Luo CC, 2021, IEEE T IND INFORM, V17, P5810, DOI 10.1109/TII.2020.3038761
   Miehling E, 2018, IEEE T INF FOREN SEC, V13, P2490, DOI 10.1109/TIFS.2018.2819967
   Musa T, 2019, INT CONF COMP COMMUN, DOI 10.1109/iccci.2019.8822179
   Nazario Jose., 2007, BLACKENERGY DDOS BOT
   O'Shaughnessy S, 2022, COMPUT SECUR, V116, DOI 10.1016/j.cose.2022.102660
   Otoum Y, 2022, T EMERG TELECOMMUN T, V33, DOI 10.1002/ett.3803
   Ou XM, 2005, USENIX ASSOCIATION PROCEEDINGS OF THE 14TH USENIX SECURITY SYMPOSIUM, P113
   Pisal Kshitij, 2022, Proceedings of International Conference on Network Security and Blockchain Technology: ICNSBT 2021. Lecture Notes in Networks and Systems (481), P3, DOI 10.1007/978-981-19-3182-6_1
   Poolsappasit N, 2012, IEEE T DEPEND SECURE, V9, P61, DOI 10.1109/TDSC.2011.34
   Preuveneers D, 2018, APPL SCI-BASEL, V8, DOI 10.3390/app8122663
   Rose J, 2021, IEEE DATAPORT, DOI DOI 10.21227/PDA3-ZY88
   Rose JR, 2021, PROCEEDINGS OF THE 2021 IEEE 7TH INTERNATIONAL CONFERENCE ON NETWORK SOFTWARIZATION (NETSOFT 2021): ACCELERATING NETWORK SOFTWARIZATION IN THE COGNITIVE AGE, P409, DOI 10.1109/NetSoft51509.2021.9492685
   Saba T, 2022, COMPUT ELECTR ENG, V99, DOI 10.1016/j.compeleceng.2022.107810
   Saheed YK, 2022, ALEX ENG J, V61, P9395, DOI 10.1016/j.aej.2022.02.063
   Satheesh N, 2020, MICROPROCESS MICROSY, V79, DOI 10.1016/j.micpro.2020.103285
   Schneier B, 1999, DR DOBBS J, V24, P21
   Shameli-Sendi A, 2015, J NETW COMPUT APPL, V55, P89, DOI 10.1016/j.jnca.2015.05.004
   Shameli-Sendi A, 2012, INT J COMPUT SCI NET, V12, P1
   Sheyner O, 2002, P IEEE S SECUR PRIV, P273, DOI 10.1109/SECPRI.2002.1004377
   Shire R, 2019, LECT NOTES COMPUT SC, V11660, P65, DOI 10.1007/978-3-030-30859-9_6
   Singh R, 2015, EXPERT SYST APPL, V42, P8609, DOI 10.1016/j.eswa.2015.07.015
   Smith LN, 2017, IEEE WINT CONF APPL, P464, DOI 10.1109/WACV.2017.58
   Stergiopoulos G, 2022, INT J INF SECUR, V21, P37, DOI 10.1007/s10207-020-00533-4
   Su JW, 2018, P INT COMP SOFTW APP, P664, DOI 10.1109/COMPSAC.2018.10315
   Swift T, 2012, THEOR PRACT LOG PROG, V12, P157, DOI 10.1017/S1471068411000500
   Tian ZH, 2015, CHINA COMMUN, V12, P167, DOI 10.1109/CC.2015.7084411
   Tian ZH, 2014, CHINA COMMUN, V11, P91, DOI 10.1109/CC.2014.6880464
   Toldinas J, 2021, ELECTRONICS-SWITZ, V10, DOI 10.3390/electronics10151854
   Ullah I, 2021, IEEE ACCESS, V9, P103906, DOI 10.1109/ACCESS.2021.3094024
   Usenix Association, 2005, P 2 WORKSH REAL LARG
   Vanhauser-thc, 2021, VANH THC VANH THC TH
   Verma A, 2020, WIRELESS PERS COMMUN, V111, P2287, DOI 10.1007/s11277-019-06986-8
   Wagh S. K., 2013, INT J COMPUT APPL, V78
   Zenitani K, 2022, INT J INF SECUR, V21, P813, DOI 10.1007/s10207-022-00586-7
   Zhong M, 2021, SENSORS-BASEL, V21, DOI 10.3390/s21041113
   Zonouz SA, 2014, IEEE T PARALL DISTR, V25, P395, DOI 10.1109/TPDS.2013.211
NR 70
TC 13
Z9 13
U1 4
U2 9
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2022
VL 131
AR 102722
DI 10.1016/j.sysarc.2022.102722
EA SEP 2022
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 4W9UR
UT WOS:000860500200016
DA 2024-07-18
ER

PT J
AU Gava, J
   Bandeira, V
   Rosa, F
   Garibotti, R
   Reis, R
   Ost, L
AF Gava, Jonas
   Bandeira, Vitor
   Rosa, Felipe
   Garibotti, Rafael
   Reis, Ricardo
   Ost, Luciano
TI SOFIA: An automated framework for early soft error assessment,
   identification, and mitigation
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Fault injection; Fault mitigation techniques; Soft error; Reliability
AB The occurrence of radiation-induced soft errors in electronic computing systems can either affect non-essential system functionalities or violate safety-critical conditions, which might incur life-threatening situations. To reach high safety standard levels, reliability engineers must be able to explore and identify efficient mitigation solutions to reduce the occurrence of soft errors at the initial design cycle. This paper presents SOFIA, a framework that integrates: (i) a set of fault injection techniques that enable bespoke inspections, (ii) machine learning methods to correlate soft error results and system architecture parameters, and (iii) mitigation techniques, including: full and partial triple modular redundancy (TMR) as well as a register allocation technique (RAT), which allocates the critical code (e.g., application's function, machine learning layer) to a pool of specific processor registers. The proposed framework and novel variations of the RAT are validated through more than 1739k fault injections considering a real Linux kernel, benchmarks from different domains and a multi-core Arm processor.
C1 [Gava, Jonas; Bandeira, Vitor; Rosa, Felipe; Reis, Ricardo] Univ Fed Rio Grande do Sul, PGMicro Fed Univ Rio Grande, Porto Alegre, Brazil.
   [Garibotti, Rafael] Pontificia Univ Catolica Rio Grande do Sul, Sch Technol, Porto Alegre, Brazil.
   [Ost, Luciano] Loughborough Univ, Wolfson Sch, Loughborough, England.
C3 Universidade Federal do Rio Grande do Sul; Pontificia Universidade
   Catolica Do Rio Grande Do Sul; Loughborough University
RP Ost, L (corresponding author), Loughborough Univ, Wolfson Sch, Loughborough, England.
EM jfgava@inf.ufrgs.br; vvbandeira@inf.ufrgs.br; frdarosa@inf.ufrgs.br;
   rafael.garibotti@pucrs.br; reis@inf.ufrgs.br; l.ost@lboro.ac.uk
RI Ost, Luciano/HFU-5037-2022
OI Ost, Luciano/0000-0002-5160-5232
CR Abich G, 2022, IEEE T CIRCUITS-II, V69, P679, DOI 10.1109/TCSII.2022.3141243
   Abich G, 2021, IEEE T CIRCUITS-I, V68, P4772, DOI 10.1109/TCSI.2021.3097981
   Abich G, 2021, IET COMPUT DIGIT TEC, V15, P125, DOI 10.1049/cdt2.12017
   [Anonymous], 2005, ACM Trans. Archit. Code Optim
   [Anonymous], 2011, ISO 262622011
   Avizienis A, 2004, INT FED INFO PROC, V156, P91
   Azambuja J.R., 2011, IEEE LATW, P1
   Benso A, 2000, DSN 2000: INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS, PROCEEDINGS, P71
   Binkert Nathan, 2011, Computer Architecture News, V39, P1, DOI 10.1145/2024716.2024718
   Bohman M, 2019, IEEE T NUCL SCI, V66, P223, DOI 10.1109/TNS.2018.2886094
   Che SA, 2009, I S WORKL CHAR PROC, P44, DOI 10.1109/IISWC.2009.5306797
   Cheng E., 2016, Design Automation Conference (DAC), P1
   Chielle E., 2012, 2012 13 LATIN AM TES, P1, DOI DOI 10.1109/LATW.2012.6261259
   Chielle E, 2016, IEEE T NUCL SCI, V63, P2208, DOI 10.1109/TNS.2016.2525735
   Cho H, 2013, DES AUT CON
   da Rosa FR, 2019, IEEE T CIRCUITS-I, V66, P2151, DOI 10.1109/TCSI.2019.2906155
   Didehban M, 2017, DES AUT CON, DOI 10.1145/3061639.3062265
   Didehban M, 2016, DES AUT CON, DOI 10.1145/2897937.2898054
   Falco D.R., 2020, IEEE LATS, P1
   Feng SG, 2011, INT SYMP MICROARCH, P398
   Feng SG, 2010, ASPLOS XV: FIFTEENTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS, P385
   Gava J., 2020, IEEE VLSI SOC, P235
   Gava J., 2022, RADECS, P1
   Guan Qiang., 2016, Proceedings of the 9th EAI International Conference on Simulation Tools and Techniques, SIMUTOOLS'16, P9
   Gustafsson J., 2010, P 10 INT WORKSH WORS
   Guthaus MR, 2001, WWC-4: IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, P3, DOI 10.1109/WWC.2001.990739
   Hari SKS, 2014, CONF PROC INT SYMP C, P61, DOI 10.1109/ISCA.2014.6853212
   Hari SKS, 2012, ASPLOS XVII: SEVENTEENTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS, P123
   Hauschild F, 2021, 2021 WORKSHOP ON FAULT DETECTION AND TOLERANCE IN CRYPTOGRAPHY (FDTC 2021), P20, DOI 10.1109/FDTC53659.2021.00013
   Imperas, 2021, OP VIRT PLATF OVP
   James B, 2020, IEEE T NUCL SCI, V67, P321, DOI 10.1109/TNS.2019.2959975
   Kaliorakis M, 2015, I S WORKL CHAR PROC, P172, DOI 10.1109/IISWC.2015.28
   Kasap S, 2021, MICROELECTRON RELIAB, V124, DOI 10.1016/j.microrel.2021.114297
   Khosrowjerdi H, 2018, IEEE INT CONF SOFTW, P297, DOI 10.1109/ICST.2018.00037
   Lattner C, 2004, INT SYM CODE GENER, P75, DOI 10.1109/CGO.2004.1281665
   Leveugle R, 2009, DES AUT TEST EUROPE, P502
   Lodea N., 2022, IEEE LAT AM T, V100, P1
   Lu QN, 2015, 2015 IEEE INTERNATIONAL CONFERENCE ON SOFTWARE SECURITY AND RELIABILITY (QRS 2015), P11, DOI 10.1109/QRS.2015.13
   Magnusson PS, 2002, COMPUTER, V35, P50, DOI 10.1109/2.982916
   Martin MM., 2005, SIGARCH COMPUT ARCHI, V33, P92, DOI [DOI 10.1145/1105734.1105747, 10.1145/1105734.1105747]
   Martínez-Alvarez A, 2012, IEEE T DEPEND SECURE, V9, P159, DOI 10.1109/TDSC.2011.54
   NASA, 2021, NAS PAR BENCHM
   Nicolescu B, 2003, DESIGNERS FORUM: DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, P57
   Reis GA, 2007, IEEE MICRO, V27, P36, DOI 10.1109/MM.2007.4
   Rhisheekesan A, 2019, ACM T EMBED COMPUT S, V18, DOI 10.1145/3301311
   Rodriguez G., 2016, Princeton University Pop 509: Survival Analysis, P1
   Savino A, 2018, IEEE T COMPUT, V67, P1462, DOI 10.1109/TC.2018.2818735
   Seifert N, 2012, IEEE T NUCL SCI, V59, P2666, DOI 10.1109/TNS.2012.2218128
   Serrano-Cases A, 2019, IEEE T NUCL SCI, V66, P1500, DOI 10.1109/TNS.2019.2912323
   Tanikella K, 2016, IEEE INT CONF ASAP, P159, DOI 10.1109/ASAP.2016.7760786
   Vallero A, 2019, IEEE T COMPUT, V68, P765, DOI 10.1109/TC.2018.2887225
NR 51
TC 6
Z9 6
U1 4
U2 8
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2022
VL 131
AR 102710
DI 10.1016/j.sysarc.2022.102710
EA AUG 2022
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 4W9UR
UT WOS:000860500200013
OA hybrid, Green Published
DA 2024-07-18
ER

PT J
AU Ying, JM
   Hou, R
   Zhao, LT
   Yuan, FK
   Zhao, PH
   Meng, D
AF Ying, Jiameng
   Hou, Rui
   Zhao, Lutan
   Yuan, Fengkai
   Zhao, Penghui
   Meng, Dan
TI CPP: A lightweight memory page management extension to prevent code
   pointer leakage
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE System security; Hardware-software co-design; Code pointer leakage;
   Memory safety
ID ARCHITECTURAL SUPPORT; SAFETY
AB Protecting code pointers (e.g., return address, function pointer) from leakage is desirable from a security perspective. Isolation mechanisms have been the favored candidate to protect code pointers. However, these mechanisms result in significant performance overhead as they need to instrument extra instructions for frequent permission switching or bound checking. In this paper, we propose CPP, a novel Code Pointer -only Memory Page Management to restrict attack-critical operations for code pointers by hardware. Our hardware-software co-design allows CPP mark code pointers at page granularity that requires minor hardware modification. CPP checks the legality of their operations in parallel with instruction execution. We implement a prototype system and our evaluation shows CPP can effectively mitigate the code pointer leakage attacks with less than 2.1% performance overhead.
C1 [Ying, Jiameng; Hou, Rui; Zhao, Lutan; Yuan, Fengkai; Meng, Dan] Chinese Acad Sci, Inst Informat Engn, State Key Lab Informat Secur, Beijing, Peoples R China.
   [Ying, Jiameng; Hou, Rui; Zhao, Lutan; Yuan, Fengkai; Meng, Dan] Univ Chinese Acad Sci, Sch Cyber Secur, Beijing 100049, Peoples R China.
   [Zhao, Penghui] Univ Sci & Technol China, Sch Software Engn, Hefei 230026, Anhui, Peoples R China.
C3 Chinese Academy of Sciences; Institute of Information Engineering, CAS;
   Chinese Academy of Sciences; University of Chinese Academy of Sciences,
   CAS; Chinese Academy of Sciences; University of Science & Technology of
   China, CAS
RP Hou, R; Yuan, FK (corresponding author), Chinese Acad Sci, Inst Informat Engn, State Key Lab Informat Secur, Beijing, Peoples R China.; Hou, R; Yuan, FK (corresponding author), Univ Chinese Acad Sci, Sch Cyber Secur, Beijing 100049, Peoples R China.
EM yingjiameng@iie.ac.cn; hourui@iie.ac.cn; zhaolutan@iie.ac.cn;
   yuanfengkai@iie.ac.cn; xhh123@mail.ustc.edu.cn; mengdan@iie.ac.cn
FU National Science Fund for Distin-guished Young Scholars [62125208]
FX This work is supported by the National Science Fund for Distin-guished
   Young Scholars under grant No. 62125208.
CR [Anonymous], 2010, 19 USENIX SEC S USEN
   [Anonymous], 2014, 11 USENIX S OP SYST
   [Anonymous], 2022, MEMORY TAGGING EXTEN
   Backes M, 2014, PROCEEDINGS OF THE 23RD USENIX SECURITY SYMPOSIUM, P433
   Binkert Nathan, 2011, Computer Architecture News, V39, P1, DOI 10.1145/2024716.2024718
   Bittau A, 2014, P IEEE S SECUR PRIV, P227, DOI 10.1109/SP.2014.22
   Bryant R. E., 2003, COMPUTER SYSTEMS PRO, V2
   Burow N, 2019, P IEEE S SECUR PRIV, P985, DOI 10.1109/SP.2019.00076
   Chen Y, 2016, CODASPY'16: PROCEEDINGS OF THE SIXTH ACM CONFERENCE ON DATA AND APPLICATION SECURITY AND PRIVACY, P50, DOI 10.1145/2857705.287726
   Crandall JR, 2004, INT SYMP MICROARCH, P221
   Crane S, 2015, P IEEE S SECUR PRIV, P763, DOI 10.1109/SP.2015.52
   Cve, 2022, COMM VULN EXP
   Dalton M, 2007, CONF PROC INT SYMP C, P482, DOI 10.1145/1273440.1250722
   Dhawan U, 2015, ACM SIGPLAN NOTICES, V50, P487, DOI [10.1145/694344.2694383, 10.1145/2775054.2694383]
   Evans I, 2015, P IEEE S SECUR PRIV, P781, DOI 10.1109/SP.2015.53
   Frassetto T, 2018, PROCEEDINGS OF THE 27TH USENIX SECURITY SYMPOSIUM, P83
   Google, 2022, V8 JAVASCRIPT ENG
   Gruss D, 2015, PROCEEDINGS OF THE 24TH USENIX SECURITY SYMPOSIUM, P897
   Hu W, 2021, ACM COMPUT SURV, V54, DOI 10.1145/3447867
   Ibn Ziad Mohamed Tarek, 2021, 2021 ACM/IEEE 48th Annual International Symposium on Computer Architecture (ISCA), P999, DOI 10.1109/ISCA52012.2021.00082
   Ibn Ziad MT, 2021, CONF PROC INT SYMP C, P916, DOI 10.1109/ISCA52012.2021.00076
   Kim Y, 2020, 2020 53RD ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO 2020), P1153, DOI 10.1109/MICRO50266.2020.00095
   Kocher P, 2019, P IEEE S SECUR PRIV, P1, DOI 10.1109/SP.2019.00002
   Koning K, 2017, PROCEEDINGS OF THE TWELFTH EUROPEAN CONFERENCE ON COMPUTER SYSTEMS (EUROSYS 2017), P437, DOI 10.1145/3064176.3064217
   Liljestrand H, 2019, PROCEEDINGS OF THE 28TH USENIX SECURITY SYMPOSIUM, P177
   Mashtizadeh AJ, 2015, CCS'15: PROCEEDINGS OF THE 22ND ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P941, DOI 10.1145/2810103.2813676
   Nagarakatte S, 2010, ACM SIGPLAN NOTICES, V45, P31
   Oleksenko Oleksii, 2018, ACM SIGMETRICS Performance Evaluation Review, V46, P111, DOI 10.1145/3292040.3219662
   Oracle, 2022, HARDW ASS CHECK US
   Pappas V, 2012, P IEEE S SECUR PRIV, P601, DOI 10.1109/SP.2012.41
   Rudd R., 2017, The Network and Distributed System Security Symposium (NDSS) 2017, P1
   Sasaki H, 2019, MICRO'52: THE 52ND ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, P558, DOI 10.1145/3352460.3358299
   Shanbhogue V, 2019, PROCEEDINGS OF THE 8TH INTERNATIONAL WORKSHOP ON HARDWARE AND ARCHITECTURAL SUPPORT FOR SECURITY AND PRIVACY, HASP '19, DOI 10.1145/3337167.3337175
   Sharifi R, 2020, ANN I S COM, P762, DOI 10.1109/ISCA45697.2020.00068
   Sheng Li, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P469
   Sinha K, 2018, CONF PROC INT SYMP C, P600, DOI 10.1109/ISCA.2018.00056
   Snow KZ, 2013, P IEEE S SECUR PRIV, P574, DOI 10.1109/SP.2013.45
   Song C, 2016, P IEEE S SECUR PRIV, P1, DOI [10.1109/SP.2016.9, 10.1109/iFUZZY.2016.8004943]
   Vachharajani N, 2004, INT SYMP MICROARCH, P243
   Vahldiek-Oberwagner A, 2019, PROCEEDINGS OF THE 28TH USENIX SECURITY SYMPOSIUM, P1221
   Yarom Y, 2014, PROCEEDINGS OF THE 23RD USENIX SECURITY SYMPOSIUM, P719
NR 41
TC 0
Z9 0
U1 2
U2 3
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2022
VL 130
AR 102679
DI 10.1016/j.sysarc.2022.102679
EA AUG 2022
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 4F5IT
UT WOS:000848546200001
OA hybrid
DA 2024-07-18
ER

PT J
AU Xia, R
   Dai, HP
   Zheng, JQ
   Xu, H
   Li, M
   Chen, GH
AF Xia, Rui
   Dai, Haipeng
   Zheng, Jiaqi
   Xu, Hong
   Li, Meng
   Chen, Guihai
TI Packet-in request redirection: A load-balancing mechanism for minimizing
   control plane response time in SDNs
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Software defined networking (SDN); Distributed control plane; Load
   balancing; Lyapunov optimization; Approximation algorithm
ID PLACEMENT PROBLEM
AB A distributed control plane is more scalable and robust in software defined networking. This paper focuses on controller load balancing using packet-in request redirection, that is, given the instantaneous state of the system, determining whether to redirect packet-in requests for each switch, such that the overall control plane response time (CPRT) is minimized. To address the above problem, we propose a framework based on Lyapunov optimization. First, we use the drift-plus-penalty algorithm to combine CPRT minimization problem with controller capacity constraints, and further derive a non-linear program, whose optimal solution is obtained with brute force using standard linearization techniques. Second, we present a greedy strategy to efficiently obtain a solution with a bounded approximation ratio. Third, we reformulate the program as a problem of maximizing a non-monotone submodular function subject to matroid constraints. We implement a controller prototype for packet-in request redirection, and conduct trace-driven simulations to validate our theoretical results. The results show that our algorithms can reduce the average CPRT by 81.6% compared to static assignment, and achieve a 3x improvement in maximum controller capacity violation ratio.
C1 [Xia, Rui; Dai, Haipeng; Zheng, Jiaqi; Li, Meng; Chen, Guihai] Nanjing Univ, State Key Lab Novel Software Technol, Nanjing 210023, Peoples R China.
   [Xu, Hong] Chinese Univ Hong Kong, Dept Comp Sci & Engn, Shatin, Hong Kong, Peoples R China.
C3 Nanjing University; Chinese University of Hong Kong
RP Dai, HP; Zheng, JQ; Chen, GH (corresponding author), Nanjing Univ, State Key Lab Novel Software Technol, Nanjing 210023, Peoples R China.
EM xiarui@smail.nju.edu.cn; haipengdai@nju.edu.cn; jzheng@nju.edu.cn;
   hongxu@cuhk.edu.hk; menson@smail.nju.edu.cn; gchen@nju.edu.cn
RI Dai, Haipeng/JOZ-1338-2023
FU National Natural Science Foundation of China [61872178, 61832005,
   61672276, 61872173, 61802172]; Natural Science Foundation of Jiangsu
   Province, China [BK20181251]; Fundamental Research Funds for the Central
   Universities, China [021014380079]; Research Grants Council of Hong Kong
   [GRF 11209520]; CUHK, Hong Kong Special Administrative Region of China
   [4937007, 4937008, 5501329, 5501517]
FX This work was supported in part by the National Natural Science
   Foundation of China under Grant No. 61872178, 61832005, 61672276,
   61872173, 61802172, in part by the Natural Science Foundation of Jiangsu
   Province, China under Grant No. BK20181251, in part by the Fundamental
   Research Funds for the Central Universities, China under Grant
   021014380079, in part by funding from the Research Grants Council of
   Hong Kong (GRF 11209520) and from CUHK, Hong Kong Special Administrative
   Region of China (4937007, 4937008, 5501329, 5501517.
CR Al-Fares M, 2008, ACM SIGCOMM COMP COM, V38, P63, DOI 10.1145/1402946.1402967
   Alwasel K, 2021, J SYST ARCHITECT, V116, DOI 10.1016/j.sysarc.2020.101956
   Alzahrani B, 2020, J SYST ARCHITECT, V110, DOI 10.1016/j.sysarc.2020.101779
   [Anonymous], 2016, FLOODLIGHT
   [Anonymous], 2010, P 2010 INT NETW MAN
   [Anonymous], 2014, OPENDAYLIGHT
   Aslan M, 2016, 2016 17TH INTERNATIONAL TELECOMMUNICATIONS NETWORK STRATEGY AND PLANNING SYMPOSIUM (NETWORKS), P150, DOI 10.1109/NETWKS.2016.7751168
   Bari MF, 2013, INT CONF NETW SER, P18, DOI 10.1109/CNSM.2013.6727805
   Benson Theophilus, 2010, P ACM IMC
   Berde P., 2014, P 3 WORKSH HOT TOP S, DOI 10.1145/2620728.2620744
   Chekuri C, 2006, SIAM J COMPUT, V35, P713, DOI 10.1137/S0097539700382820
   Cheng GZ, 2015, 2015 IFIP NETWORKING CONFERENCE (IFIP NETWORKING)
   Cui J, 2018, IEEE T NETW SERV MAN, V15, P1197, DOI 10.1109/TNSM.2018.2876369
   Das T, 2020, IEEE COMMUN SURV TUT, V22, P472, DOI 10.1109/COMST.2019.2935453
   Dixit A, 2013, ACM SIGCOMM COMP COM, V43, DOI 10.1145/2534169.2491193
   Ene A, 2016, ANN IEEE SYMP FOUND, P248, DOI 10.1109/FOCS.2016.34
   Fan YQ, 2020, COMPUT COMMUN, V163, P35, DOI 10.1016/j.comcom.2020.09.001
   Ghobadi M, 2012, PROCEEDINGS OF THE 11TH ACM WORKSHOP ON HOT TOPICS IN NETWORKS (HOTNETS-XI), P61
   Greenberg A, 2009, ACM SIGCOMM COMP COM, V39, P51, DOI 10.1145/1594977.1592576
   He M, 2017, IEEE ICC
   Heller B., 2012, ACM HOTSDN
   Hilal A., 2011, CRAWDAD DATASET VT M
   Hong CY, 2013, ACM SIGCOMM COMP COM, V43, P15, DOI 10.1145/2534169.2486012
   Hu C., 2017, IEEE ICNP
   Hu T, 2021, FUTURE GENER COMP SY, V124, P187, DOI 10.1016/j.future.2021.05.022
   Huang X, 2017, IEEE ICC, DOI 10.1109/TAFFC.2017.2713359
   Jain S, 2013, ACM SIGCOMM COMP COM, V43, P3, DOI 10.1145/2534169.2486019
   John W, 2008, LECT NOTES COMPUT SC, V4979, P192, DOI 10.1007/978-3-540-79232-1_20
   Kaufmann A, 2016, ACM SIGPLAN NOTICES, V51, P67, DOI 10.1145/2954679.2872367
   Koponen T., 2010, P 9 USENIX C OP SYST, P351
   Krishnamurthy Anand., 2014, HotSDN, P133
   Lange S, 2015, IEEE T NETW SERV MAN, V12, P4, DOI 10.1109/TNSM.2015.2402432
   Lantz B., 2010, Proceedings of the 9th ACM SIGCOMM Workshop on Hot Topics in Networks, P19, DOI 10.1145/1868447.1868466
   Lin SC, 2018, IEEE T MOBILE COMPUT, V17, P2953, DOI 10.1109/TMC.2018.2815691
   Muqaddas AS, 2017, IEEE T NETW SERV MAN, V14, P1018, DOI 10.1109/TNSM.2017.2723477
   ONOS, 2014, US
   Panda A, 2017, PROCEEDINGS OF NSDI '17: 14TH USENIX SYMPOSIUM ON NETWORKED SYSTEMS DESIGN AND IMPLEMENTATION, P329
   Petale S, 2020, IEEE T NETW SERV MAN, V17, P503, DOI 10.1109/TNSM.2019.2949256
   Poularakis K, 2019, IEEE INFOCOM SER, P1099, DOI [10.1109/infocom.2019.8737388, 10.1109/INFOCOM.2019.8737388]
   Qin QF, 2018, IEEE INFOCOM SER, P684, DOI 10.1109/INFOCOM.2018.8485963
   Sakic E, 2017, IEEE ICC
   Sakic E, 2018, IEEE T NETW SERV MAN, V15, P304, DOI 10.1109/TNSM.2017.2775061
   Sallahi A, 2015, IEEE COMMUN LETT, V19, P30, DOI 10.1109/LCOMM.2014.2371014
   Sarmiento DE, 2021, IEEE COMMUN SURV TUT, V23, P256, DOI 10.1109/COMST.2021.3050297
   Schiff L, 2016, ACM SIGCOMM COMP COM, V46, P37, DOI 10.1145/2875951.2875957
   Wang PZ, 2018, IEEE ACM T NETWORK, V26, P562, DOI 10.1109/TNET.2017.2786268
   Wang PZ, 2017, IEEE J SEL AREA COMM, V35, P2446, DOI 10.1109/JSAC.2017.2760187
   Wang T, 2016, IEEE INFOCOM SER
   Xia R., 2020, IEEE IPDPS
   Xia R, 2019, PROC INT CONF PARAL, DOI 10.1145/3337821.3337832
   Xu HL, 2019, COMPUT NETW, V164, DOI 10.1016/j.comnet.2019.106891
   Yao G, 2014, IEEE COMMUN LETT, V18, P1339, DOI 10.1109/LCOMM.2014.2332341
   Yu ML, 2010, ACM SIGCOMM COMP COM, V40, P351, DOI 10.1145/1851275.1851224
   Zhang Z., IEEEACM T NETW, V29, P1580
   Zheng JQ, 2017, IEEE J SEL AREA COMM, V35, P2542, DOI 10.1109/JSAC.2017.2760146
   Zheng JQ, 2016, I C NETWORK PROTOCOL
NR 56
TC 0
Z9 0
U1 1
U2 12
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2022
VL 129
AR 102590
DI 10.1016/j.sysarc.2022.102590
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 3A5VY
UT WOS:000827328600001
DA 2024-07-18
ER

PT J
AU Firuzan, A
   Modarressi, M
   Reshadi, M
AF Firuzan, Arash
   Modarressi, Mehdi
   Reshadi, Midia
TI Reconfigurable Network-on-Chip based Convolutional Neural Network
   Accelerator
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE CNN accelerator; Network-on-chip; Reconfigurable network-on-chip
ID PROCESSOR
AB Convolutional Neural Networks (CNNs) have a wide range of applications due to their superior performance in image and pattern classification. However, the performance of CNNs comes at the price of high computational load and memory bandwidth usage. Hardware acceleration has become the primary way to tackle this everincreasing complexity of CNNs. Most of the recent accelerators arrange processing units (PEs) as a many-core accelerator architecture, with the inter-PE connections tailored to the specific dataflow of the CNN layers. The performance of such accelerators is maximized if the input feature map and filter size/dimension matches that of the underlying accelerator. However, current fixed-size accelerator structures lead to sever resource underutilization because the same structure is used to compute CNN layers of varying dimensions. In this paper, we tackle this problem by presenting RC-CNN, a reconfigurable accelerator architecture for CNNs that can adapt the structure of accelerator to the size and dataflow pattern of the running CNN layer. RC-CNN relies on a reconfigurable on-chip interconnection fabric that can organize a sub-set of accelerator's PEs as a PE set with the same size/dimension of the target CNN layer and customize the inter-PE connections for the layer's dataflow pattern. Since the area/energy overhead does not justify using a full-fledged packet-switched network in accelerators with fine-grained PEs, we use a reconfigurable network with very simple switches in order to efficiently implement the dynamic reconfiguration capability for many-core fine-grained CNN accelerators. Experimental results show that, based on the CNN size and accelerator structure, RC-CNN yields 37% higher PE utilization over a baseline design, on average. It also improves the PE utilization of the state-of-the-art CNN accelerators we selected for comparison purpose by 18%, on average. The results show that these improvements translate to 9%-41% increase in the accelerator's throughput. Further, RC-CNN reduces the network latency and energy consumption by 28% and 22%, respectively, compared to the state-of-the-art utilization-aware methods that employ packet-switched networks-on-chip.
C1 [Firuzan, Arash] Islamic Azad Univ, Dept Comp Engn, Sci & Res Branch, Tehran, Iran.
   [Modarressi, Mehdi] Univ Tehran, Coll Engn, Sch Elect & Comp Engn, Tehran, Iran.
   [Modarressi, Mehdi] Inst Studies Fundamental Sci IPM, Sch Comp Sci, Tehran, Iran.
   [Reshadi, Midia] Trinity Coll Dublin, Sch Comp Sci & Stat, Dublin, Ireland.
C3 Islamic Azad University; University of Tehran; Trinity College Dublin
RP Modarressi, M (corresponding author), Univ Tehran, Coll Engn, Sch Elect & Comp Engn, Tehran, Iran.; Modarressi, M (corresponding author), Inst Studies Fundamental Sci IPM, Sch Comp Sci, Tehran, Iran.
EM modarressi@ut.ac.ir
CR Akbari N, 2017, IEEE INT C COMPUT, P9, DOI 10.1109/CSE-EUC.2017.188
   [Anonymous], 2017, 2017 11 IEEEACM INT
   Asgari B, 2020, INT S HIGH PERF COMP, P249, DOI 10.1109/HPCA47549.2020.00029
   Asgari B, 2019, IEEE MICRO, V39, P46, DOI 10.1109/MM.2019.2930057
   Baek E, 2020, ANN I S COM, P940, DOI 10.1109/ISCA45697.2020.00081
   Chen KC, 2019, PROCEEDINGS OF THE 13TH IEEE/ACM INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP (NOCS'19), DOI 10.1145/3313231.3352376
   Chen YH, 2019, IEEE J EM SEL TOP C, V9, P292, DOI 10.1109/JETCAS.2019.2910232
   Chen YH, 2016, CONF PROC INT SYMP C, P367, DOI 10.1109/ISCA.2016.40
   Chen YH, 2016, ISSCC DIG TECH PAP I, V59, P262, DOI 10.1109/ISSCC.2016.7418007
   Daneshtalab M., 2020, Hardware Architectures for Deep Learning
   Das S, 2020, IEEE INT SYMP CIRC S, DOI 10.1109/ISCAS45731.2020.9180403
   Dean J, 2018, IEEE MICRO, V38, P21, DOI 10.1109/MM.2018.112130030
   Faraji SR, 2020, IEEE INT SYMP CIRC S, DOI 10.1109/ISCAS45731.2020.9180836
   Firuzan Arash, 2015, 2015 10th International Symposium on Reconfigurable Communication-Centric Systems-on-Chip (ReCoSoC), P1, DOI 10.1109/ReCoSoC.2015.7238097
   Firuzan A, 2018, INT SYMP NETW CHIP
   Gao MY, 2019, TWENTY-FOURTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXIV), P807, DOI 10.1145/3297858.3304014
   Ghodrati Soroush, 2020, MICRO
   Gudaparthi S, 2019, MICRO'52: THE 52ND ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, P1, DOI 10.1145/3352460.3358316
   Guirado R, 2019, IEEE I C ELECT CIRC, P85, DOI [10.1109/ICECS46596.2019.8964858, 10.1109/icecs46596.2019.8964858]
   Guo JR, 2019, PR IEEE COMP DESIGN, P65, DOI 10.1109/ICCD46524.2019.00017
   Hsiao SF, 2020, IEEE INT SYMP CIRC S
   Hu XH, 2019, IEEE ACCESS, V7, P72113, DOI 10.1109/ACCESS.2019.2919527
   Iandola F. N., 2016, ARXIV160207360, DOI 10.1007/978-3-319-24553-9
   Jafari A, 2018, PR GR LAK SYMP VLSI, P443, DOI 10.1145/3194554.3194634
   Jouppi NP, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P1, DOI 10.1145/3079856.3080246
   Kao SC, 2020, 2020 53RD ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO 2020), P622, DOI 10.1109/MICRO50266.2020.00058
   Kim Duckhwan, 2016, NEUROCUBE PROGRAMMAB
   Krishna T.H., 2019, P 2019 1 INT C INNOV, P1, DOI 10.1109/i-smac47947.2019.9032542
   Krizhevsky A, 2017, COMMUN ACM, V60, P84, DOI 10.1145/3065386
   Kwon H, 2018, IEEE MICRO, V38, P25, DOI 10.1109/MM.2018.2877289
   Kwon H, 2018, ACM SIGPLAN NOTICES, V53, P461, DOI [10.1145/3173162.3173176, 10.1145/3296957.3173176]
   Li HM, 2016, I C FIELD PROG LOGIC, DOI 10.1109/FPL.2016.7577308
   Li JJ, 2019, IEEE T COMPUT, V68, P1663, DOI 10.1109/TC.2019.2924215
   Lian XC, 2019, IEEE T VLSI SYST, V27, P1874, DOI 10.1109/TVLSI.2019.2913958
   Liang S, 2018, NEUROCOMPUTING, V275, P1072, DOI 10.1016/j.neucom.2017.09.046
   Liu BS, 2019, 24TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC 2019), P733, DOI 10.1145/3287624.3287638
   Lu WY, 2017, INT S HIGH PERF COMP, P553, DOI 10.1109/HPCA.2017.29
   Mahdiani H, 2020, IEEE MICRO, V40, P67, DOI 10.1109/MM.2019.2948345
   Miriyala V.P.K., 2020, ARXIV PREPR ARXIV200
   Mo HY, 2020, 2020 53RD ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO 2020), P751, DOI 10.1109/MICRO50266.2020.00067
   Modarressi M, 2011, IEEE T VLSI SYST, V19, P2010, DOI 10.1109/TVLSI.2010.2066586
   Nasiri F., 2016, RECONFIGURABLE MULTI
   neuromuscular, About us
   Qin E, 2020, INT S HIGH PERF COMP, P58, DOI 10.1109/HPCA47549.2020.00015
   Qiu KN, 2020, INT S HIGH PERF COMP, P315, DOI 10.1109/HPCA47549.2020.00034
   Reza MF, 2019, PROCEEDINGS OF THE 13TH IEEE/ACM INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP (NOCS'19), DOI 10.1145/3313231.3352377
   Santoro A., 2016, ARXIV PREPR ARXIV160
   Sharify S, 2019, PROCEEDINGS OF THE 2019 46TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA '19), P304, DOI 10.1145/3307650.3322255
   Shen YM, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P535, DOI 10.1145/3079856.3080221
   Sim J, 2020, IEEE T VLSI SYST, V28, P87, DOI 10.1109/TVLSI.2019.2935251
   Simonyan K, 2015, Arxiv, DOI arXiv:1409.1556
   Stevens JR, 2019, MICRO'52: THE 52ND ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, P794, DOI 10.1145/3352460.3358304
   Sze Vivienne, 2020, IEEE Solid-State Circuits Magazine, V12, P28, DOI 10.1109/MSSC.2020.3002140
   Sze Vivienne, 2017, IEEE Solid-State Circuits Magazine, V9, P46, DOI 10.1109/MSSC.2017.2745798
   Sze V, 2017, P IEEE, V105, P2295, DOI 10.1109/JPROC.2017.2761740
   Szegedy C., 2015, PROC IEEE C COMPUT V, P1
   Tu FB, 2021, IEEE J SOLID-ST CIRC, V56, P658, DOI 10.1109/JSSC.2020.3021661
   Xiao SL, 2021, IEEE T COMPUT AID D, V40, P1874, DOI 10.1109/TCAD.2020.3025508
   Yang DQ, 2020, 2020 53RD ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO 2020), P711, DOI 10.1109/MICRO50266.2020.00064
   Yasoubi A., CUPAN HIGH THROUGHPU
   You YY, 2017, AEBMR ADV ECON, V42, P1
   Zhang BW, 2022, IEEE T COMPUT, V71, P1466, DOI 10.1109/TC.2021.3089366
   Zhang QR, 2019, NEUROCOMPUTING, V323, P37, DOI 10.1016/j.neucom.2018.09.038
   Zhao R, 2017, FPGA'17: PROCEEDINGS OF THE 2017 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS, P15, DOI 10.1145/3020078.3021741
   Zou K, 2019, DES AUT TEST EUROPE, P1172, DOI [10.23919/date.2019.8715267, 10.23919/DATE.2019.8715267]
NR 65
TC 2
Z9 2
U1 3
U2 26
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2022
VL 129
AR 102567
DI 10.1016/j.sysarc.2022.102567
EA JUN 2022
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 2C5AX
UT WOS:000810882400003
DA 2024-07-18
ER

PT J
AU Wang, Q
   Zheng, XL
   Zhang, JY
   Sifakis, J
AF Wang, Qiang
   Zheng, Xinlei
   Zhang, Jiyong
   Sifakis, Joseph
TI A hybrid controller for safe and efficient longitudinal collision
   avoidance control
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Collision avoidance; Model-based design; Model predictive control;
   Safety Architecture; Autonomous vehicles
ID MODEL-PREDICTIVE CONTROL; NONLINEAR-SYSTEMS
AB We design and experimentally evaluate a hybrid safe-by-construction longitudinal collision avoidance controller for autonomous vehicles. The controller combines into a single architecture the respective advantages of a model predictive controller and a discrete safe controller. The model predictive controller is used to achieve optimal efficiency in nominal conditions. The safe controller avoids collision by applying two different policies, for nominal and out-of-nominal conditions, respectively. We present design principles for both controllers and show how each one can contribute in the hybrid architecture to improve performance, road occupancy and passenger comfort while preserving safety. The experimental results confirm the feasibility of the approach and the practical relevance of hybrid controllers for safe and efficient driving.
C1 [Wang, Qiang] Chinese Acad Mil Sci, Inst Syst Engn, Natl Key Lab Sci & Technol Informat Syst Secur, Beijing, Peoples R China.
   [Zheng, Xinlei; Zhang, Jiyong] Hangzhou Dianzi Univ, Sch Automat, Hangzhou, Peoples R China.
   [Sifakis, Joseph] Univ Grenoble Alpes, Verimag, Grenoble, France.
C3 Hangzhou Dianzi University; Communaute Universite Grenoble Alpes;
   Institut National Polytechnique de Grenoble; Universite Grenoble Alpes
   (UGA); Centre National de la Recherche Scientifique (CNRS)
RP Zhang, JY (corresponding author), Hangzhou Dianzi Univ, Sch Automat, Hangzhou, Peoples R China.
EM jzhang@hdu.edu.cn
FU Zhejiang Province Nature Science Foundation of China [LZ22F020003];
   HDU-CECDATA Joint Research Center of Big Data Technologies
   [KYH063120009]
FX This work was supported in part by the Zhejiang Province Nature Science
   Foundation of China under Grant LZ22F020003, and in part by the
   HDU-CECDATA Joint Research Center of Big Data Technologies under Grant
   KYH063120009.
CR Althoff M, 2021, IEEE T INTELL VEHICL, V6, P159, DOI 10.1109/TIV.2020.2991953
   Andersen M, 2012, OPTIMIZATION FOR MACHINE LEARNING, P55
   Bojarski Mariusz, 2016, arXiv
   Cofer D., 2020, NASA FORMAL METHODS
   Cofer D, 2020, IEEEAAIA DIGIT AVION, DOI 10.1109/dasc50938.2020.9256581
   Desai A, 2019, I C DEPEND SYS NETWO, P138, DOI 10.1109/DSN.2019.00027
   Dorf R. C., 2011, Modern Control Systems
   Dosovitskiy A., 2017, P 1 ANN C ROB LEARN, P1, DOI DOI 10.48550/ARXIV.1711.03938
   Heckemann Karl, 2011, Knowledge-Based and Intelligent Information and Engineering Systems. Proceedings 15th International Conference, KES 2011, P167, DOI 10.1007/978-3-642-23866-6_18
   Jagga D, 2018, MED C CONTR AUTOMAT, P529, DOI 10.1109/MED.2018.8442921
   Korssen T, 2018, IEEE T INTELL TRANSP, V19, P533, DOI 10.1109/TITS.2017.2776354
   Krook J, 2019, IEEE INT CONF ROBOT, P5607, DOI [10.1109/icra.2019.8793636, 10.1109/ICRA.2019.8793636]
   Li HP, 2014, IEEE T AUTOMAT CONTR, V59, P1673, DOI 10.1109/TAC.2013.2294618
   Li HP, 2013, SYST CONTROL LETT, V62, P819, DOI 10.1016/j.sysconle.2013.05.012
   Loos S.M., 2011, INT S FORMAL METHODS
   Magdici S, 2017, IFAC PAPERSONLINE, V50, P5774, DOI 10.1016/j.ifacol.2017.08.418
   Mayne DQ, 2014, AUTOMATICA, V50, P2967, DOI 10.1016/j.automatica.2014.10.128
   Mayne DQ, 2000, AUTOMATICA, V36, P789, DOI 10.1016/S0005-1098(99)00214-9
   Mayo J.R., 2018, CYBER PHYS SYST SECU
   Nilsson P., 2015, IEEE T CONTR SYST T
   Park J., PROC I MECH ENG
   Rizaldi A, 2018, LECT NOTES COMPUT SC, V11138, P75, DOI 10.1007/978-3-030-01090-4_5
   Sadraddini S, 2017, IEEE CONTR SYST LETT, V1, P262, DOI 10.1109/LCSYS.2017.2713772
   Sha L, 2001, IEEE SOFTWARE, V18, P20
   Shalev-Shwartz S., CORR ABS170806374 AR
   Vivekanandan P, 2016, IEEE INT CONF EMBED, P69, DOI 10.1109/RTCSA.2016.17
   Wang Q., 2020, MEMOCODE, P1
NR 27
TC 1
Z9 1
U1 0
U2 2
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD APR
PY 2022
VL 125
AR 102432
DI 10.1016/j.sysarc.2022.102432
EA MAR 2022
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 2P7LR
UT WOS:000819918100002
DA 2024-07-18
ER

PT J
AU Schmid, M
   Fritz, F
   Mottok, J
AF Schmid, Michael
   Fritz, Florian
   Mottok, Juergen
TI Fine-grained parallelism framework with predictable work-stealing for
   real-time multiprocessor systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Real-time; Parallel programming; Work-stealing; Thread pool; Task model
ID TASKS
AB Lately, parallel task models have received much attention in the development of real-time multiprocessor systems, as they allow highly compute-intensive tasks to have shorter deadlines which is very much required in modern reactive systems. However, missing modularity and portability can make parallel programming a cumbersome endeavor. As a consequence, compute-intensive sectors in the desktop and server segment have relied on parallelism frameworks such as Intel Threading Building Blocks, Cilk and OpenMP. These parallelism frameworks, however, are optimized for decent average case performance and consequently, do not meet the strict requirements imposed by real-time systems.In this paper, we present a proof-of-concept parallelism framework which was implemented in particular for soft real-time systems and having tight timing and safety requirements of such critical systems in mind. The proposed runtime system implements static memory allocation in a work-stealing environment that conforms to the strict space and tight probabilistic time bounds of work-stealing schedulers. Furthermore, we evaluate the performance of this framework by conducting multiprogrammed benchmarks on a real-time embedded multicore architecture.
C1 [Schmid, Michael; Fritz, Florian; Mottok, Juergen] Regensburg Univ Appl Sci, Lab Safe & Secure Syst, Regensburg, Germany.
C3 University of Regensburg
RP Schmid, M (corresponding author), Regensburg Univ Appl Sci, Lab Safe & Secure Syst, Regensburg, Germany.
EM michael3.schmid@oth-regensburg.de; contact@florianfritz.net;
   juergen.mottok@oth-regensburg.de
FU Federal Ministry for Education and Research (BMBF) , Germany
   [01IS18047D]; Center Digitization.Bavaria, Germany [16-1541]
FX The research leading to these results has received funding from the
   Federal Ministry for Education and Research (BMBF), Germany under Grant
   01IS18047D in the context of the ITEA3 EU-Project PANORAMA as well as
   from the Center Digitization.Bavaria, Germany under Grant 16-1541.
CR Arora N. S., 1998, SPAA '98. Tenth Annual ACM Symposium on Parallel Algorithms and Architectures, P119, DOI 10.1145/277651.277678
   Atkinson P, 2017, LECT NOTES COMPUT SC, V10468, P92, DOI 10.1007/978-3-319-65578-9_7
   Axer P, 2013, EUROMICRO, P215, DOI 10.1109/ECRTS.2013.31
   Blumofe R. D., 1999, Journal of the ACM, V46, P720, DOI [10.1109/SFCS.1994.365680, 10.1145/324133.324234]
   Blumofe R. D., 1998, Performance Evaluation Review, V26, P266, DOI 10.1145/277858.277939
   Casini D, 2019, PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), DOI 10.1145/3316781.3317771
   Chwa HS, 2013, EUROMICRO, P25, DOI 10.1109/ECRTS.2013.14
   Ferry D, 2013, IEEE REAL TIME, P261, DOI 10.1109/RTAS.2013.6531098
   Fonseca J, 2016, INT SYM IND EMBED
   Fritz Florian, 2020, Architecture of Computing Systems - ARCS 2020. 33rd International Conference. Proceedings. Lecture Notes in Computer Science (LNCS 12155), P241, DOI 10.1007/978-3-030-52794-5_18
   Jiang X, 2017, REAL TIM SYST SYMP P, P80, DOI 10.1109/RTSS.2017.00015
   Kim J, 2013, ACM IEEE INT CONF CY, P31, DOI 10.1109/ICCPS.2013.6603997
   Kowalke O, 2019, C STANDARD PROPOSAL
   Laboratory for Safe and Secure Systems, PRED PAR PATT LIB SC
   Lakshmanan K, 2010, REAL TIM SYST SYMP P, P259, DOI 10.1109/RTSS.2010.42
   Leist A., 2014, ICCGI 2014 9 INT MUL, P121
   Li J., 2014, Battery thermal management systems of electric vehicles
   Li J, 2016, PROCEEDINGS OF 2016 IEEE REAL-TIME SYSTEMS SYMPOSIUM (RTSS), P203, DOI [10.1109/RTSS.2016.028, 10.1109/RTSS.2016.27]
   Maia C., 2014, P RTNS PAGE, P3
   Saifullah A., 2011, Proceedings of the 2011 IEEE 32nd Real-Time Systems Symposium (RTSS 2011), P217, DOI 10.1109/RTSS.2011.27
   Schmid M, 2021, 29TH INTERNATIONAL CONFERENCE ON REAL TIME NETWORKS AND SYSTEMS (RTNS 2021), P173, DOI 10.1145/3453417.3453419
   Schmidt M, 2020, ACTA CLIN BELG, V75, P212, DOI 10.1080/17843286.2019.1604472
   Schuele T, 2015, EMBEDDED WORLD 2015
   Serrano MA, 2016, DES AUT TEST EUROPE, P1066
   Serrano MA, 2015, INT CONF COMPIL ARCH, P157, DOI 10.1109/CASES.2015.7324556
   Tousimojarad A, 2014, LECT NOTES COMPUT SC, V8806, P314, DOI 10.1007/978-3-319-14313-2_27
   Wang Q, 2014, IEEE REAL TIME, P25, DOI 10.1109/RTAS.2014.6925988
   Wheeler K.B, 2012, SAND201210594
NR 28
TC 4
Z9 4
U1 1
U2 2
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAR
PY 2022
VL 124
AR 102393
DI 10.1016/j.sysarc.2022.102393
EA FEB 2022
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 0N0YF
UT WOS:000782573200021
DA 2024-07-18
ER

PT J
AU Ouchani, S
AF Ouchani, Samir
TI A security policy hardening framework for Socio-Cyber-Physical Systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Cyber-physical systems; Socio-technical systems; Security policies;
   Security hardening; Security requirements; Markov decision process;
   Model checking
AB Modern systems are heterogeneous inter-operating subsystems of different aspects that can be physical, technical, cybernetics, and even social like agent operators in smart grids or smart transportations. With the social dimension, we name these systems by Socio-Cyber-Physical Systems (SCPS). However, ensuring safety, correctness, and security against attacks that can be either technical or socio-technical based threats is challenging in the presence of components of different aspects. The main difficulty resides on how well security policies are expressed, integrated, and reinforced within a SCPS; in addition to how SCPS are designed and precisely specified. For a better precision, we rely on formal methods to develop a sound approach that models SCPS entities, especially their demeanour and interactions. Further, we formally specify security requirements and policies in SCPS. For security analysis, we develop an algorithm that automatically reinforces the specified security policies and also checks the validity of the requirements for a SCPS model in the presence or absence of attacks. Finally, we validate the approach on a real case scenario of SCPS in the presence of social and technical threats.
C1 [Ouchani, Samir] Ecole Ingn CESI, LINEACT, F-13545 Aix En Provence, France.
RP Ouchani, S (corresponding author), Ecole Ingn CESI, LINEACT, F-13545 Aix En Provence, France.
EM souchani@cesi.fr
RI Ouchani, Samir/AAB-8013-2019
OI Ouchani, Samir/0000-0002-7997-8225
CR Alnefaie Seham, 2021, International Journal of Security and Networks, V16, P60, DOI 10.1504/IJSN.2021.112837
   Bertolissi C., 2008, NEW TECHNOLOGIES MOB, P1
   Fong P.W., 2011, P 1 ACM C DAT APPL S, P191, DOI DOI 10.1145/1943513.1943539
   Hartel P, 2005, LECT NOTES COMPUT SC, V3362, P172
   Jaume M., 2012, 2012 IEEE CS Security and Privacy Workshops (SPW 2012), P60, DOI 10.1109/SPW.2012.33
   Kwiatkowska Marta, 2011, Computer Aided Verification. Proceedings 23rd International Conference, CAV 2011, P585, DOI 10.1007/978-3-642-22110-1_47
   Lenzini G, 2015, COMPUT ELECTR ENG, V47, P258, DOI 10.1016/j.compeleceng.2015.02.019
   Lyu QY, 2020, J NETW COMPUT APPL, V149, DOI 10.1016/j.jnca.2019.102444
   Mandal S, 2020, IEEE INTERNET THINGS, V7, P3184, DOI 10.1109/JIOT.2020.2966242
   Ouchani S., 2020, Commun. Comput. Inf. Sci, V1207, P59
   Ouchani S, 2018, LECT NOTES COMPUT SC, V11163, P401, DOI 10.1007/978-3-030-00856-7_27
   Ouchani S, 2014, PROCEDIA COMPUT SCI, V32, P529, DOI 10.1016/j.procs.2014.05.457
   Ouchani S, 2013, INT CONF SOFTW SECUR, P227, DOI 10.1109/SERE.2013.11
   Ramakrishna S, 2020, J SYST ARCHITECT, V111, DOI 10.1016/j.sysarc.2020.101760
   Ranise S, 2014, LECT NOTES COMPUT SC, V8743, P146, DOI 10.1007/978-3-319-11851-2_10
   Tschantz MC, 2012, P IEEE S SECUR PRIV, P176, DOI 10.1109/SP.2012.21
   Zhang QY, 2021, IEEE INTERNET THINGS, V8, P1946, DOI 10.1109/JIOT.2020.3016961
NR 17
TC 2
Z9 2
U1 0
U2 7
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2021
VL 119
AR 102259
DI 10.1016/j.sysarc.2021.102259
EA SEP 2021
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA UY7CV
UT WOS:000701678200002
DA 2024-07-18
ER

PT J
AU Zhang, MY
   Zhou, JL
   Zhang, GX
   Zou, MH
   Chen, MS
AF Zhang, Mingyue
   Zhou, Junlong
   Zhang, Gongxuan
   Zou, Minhui
   Chen, Mingsong
TI EC-BAAS: Elliptic curve-based batch anonymous authentication scheme for
   Internet of Vehicles
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Anonymous authentication; Privacy protection; Internet of vehicles;
   Elliptic curve encryption
AB As an indispensable part of intelligent transportation systems, Internet of Vehicles (IoV) has been widely used in improving the driving experience and road conditions. In the communication of IoV, the security of transmitted messages is critical. Specifically, the messages should be signed and verified before they are accepted by vehicles or road side units. To ensure the privacy of vehicle users, the vehicles' true identity cannot be leaked. Moreover, considering the high dynamics and open environments of IoV, it is very important to design an efficient anonymous authentication scheme on the basis of security. However, most of the existing schemes struggle with the problems of insufficient security performance and low efficiency. This motivates us to propose a safe and efficient privacy protection scheme for IoV. The proposed scheme is a new batch anonymous authentication scheme designed based on the elliptic curve encryption algorithm, considering both security and efficiency. A distributed signature generation method is also developed in the proposed scheme to relieve the burden of the trusted center. In addition, our scheme can effectively track illegal vehicles and achieve conditional privacy protection. Theoretical analysis and performance evaluation are both carried out to validate our scheme. The results show that our scheme ensures competitive security performance with lower communication and computation overheads compared to representative approaches.
C1 [Zhang, Mingyue; Zhou, Junlong; Zhang, Gongxuan; Zou, Minhui] Nanjing Univ Sci & Technol, Sch Comp Sci & Engn, Nanjing 210094, Peoples R China.
   [Zhou, Junlong; Chen, Mingsong] East China Normal Univ, Engn Res Ctr Software Hardware Codesign Technol &, Minist Educ, Shanghai 200062, Peoples R China.
C3 Nanjing University of Science & Technology; East China Normal University
RP Zhou, JL; Zhang, GX (corresponding author), Nanjing Univ Sci & Technol, Sch Comp Sci & Engn, Nanjing 210094, Peoples R China.
EM jlzhou@njust.edu.cn
RI Chen, Ming/GVU-8412-2022; Zou, Minhui/KFB-9355-2024; Zhang,
   Gongxuan/HKE-1007-2023
OI Zou, Minhui/0000-0001-8330-8331; Zhang, Gongxuan/0000-0003-2925-5624
FU National Natural Science Foundation of China [61802185, 61872147];
   Natural Science Foundation of Jiangsu Province, China [BK20180470,
   BK20190447]; National Key Research and Development Program of China
   [2018YFB2101300]; China Postdoctoral Science Foundation [2020M680068];
   Fundamental Research Funds for the Central Universities, China
   [30919011233]; Open Research Fund of Engineering Research Center of
   Software/Hardware Codesign Technology and Application (Ministry of
   Education) at East China Normal University, China
FX This work was supported in part by the National Natural Science
   Foundation of China under Grants 61802185 and 61872147, in part by the
   Natural Science Foundation of Jiangsu Province, China under Grants
   BK20180470 and BK20190447, in part by the National Key Research and
   Development Program of China under Grant 2018YFB2101300, in part by the
   China Postdoctoral Science Foundation under Grant 2020M680068, in part
   by the Fundamental Research Funds for the Central Universities, China
   under Grant 30919011233, and in part by the Open Research Fund of
   Engineering Research Center of Software/Hardware Codesign Technology and
   Application (Ministry of Education) at East China Normal University,
   China.
CR Al Mallah R, 2017, IEEE T INTELL TRANSP, V18, P2435, DOI 10.1109/TITS.2016.2641903
   Ali I, 2019, J SYST ARCHITECT, V99, DOI 10.1016/j.sysarc.2019.101636
   Ali I, 2019, VEH COMMUN, V16, P45, DOI 10.1016/j.vehcom.2019.02.002
   Asoodeh S, 2019, IEEE T INFORM THEORY, V65, P1512, DOI 10.1109/TIT.2018.2865558
   Azees M, 2017, IEEE T INTELL TRANSP, V18, P2467, DOI 10.1109/TITS.2016.2634623
   Cedó F, 2021, J PURE APPL ALGEBRA, V225, DOI 10.1016/j.jpaa.2020.106476
   Chen YW, 2020, IEEE SYST J, V14, P2066, DOI 10.1109/JSYST.2019.2954080
   Chim TW, 2011, AD HOC NETW, V9, P189, DOI 10.1016/j.adhoc.2010.05.005
   Cui J, 2019, IEEE T VEH TECHNOL, V68, P2972, DOI 10.1109/TVT.2019.2896018
   Cui J, 2017, IEEE T VEH TECHNOL, V66, P10283, DOI 10.1109/TVT.2017.2718101
   Duan XY, 2017, IEEE COMMUN MAG, V55, P120, DOI 10.1109/MCOM.2017.1601160
   Fukushima K, 2012, IEICE T FUND ELECTR, VE95A, P213, DOI 10.1587/transfun.E95.A.213
   Gope P, 2017, IEEE SENS J, V17, P498, DOI 10.1109/JSEN.2016.2628413
   He DB, 2015, IEEE T INF FOREN SEC, V10, P2681, DOI 10.1109/TIFS.2015.2473820
   Horng SJ, 2013, IEEE T INF FOREN SEC, V8, P1860, DOI 10.1109/TIFS.2013.2277471
   Hu P, 2020, J SYST ARCHITECT, V106, DOI 10.1016/j.sysarc.2020.101714
   Jiang Q, 2020, IEEE T VEH TECHNOL, V69, P9390, DOI 10.1109/TVT.2020.2971254
   Jiang SR, 2016, IEEE T INTELL TRANSP, V17, P2193, DOI 10.1109/TITS.2016.2517603
   Kenney JB, 2011, P IEEE, V99, P1162, DOI 10.1109/JPROC.2011.2132790
   Li CC, 2018, SENSORS-BASEL, V18, DOI 10.3390/s18010194
   Li Q, 2019, IEEE T VEH TECHNOL, V68, P4182, DOI 10.1109/TVT.2019.2893675
   Lin K, 2019, FUTURE GENER COMP SY, V94, P610, DOI 10.1016/j.future.2018.12.045
   Liu Y., 2016, MULTIMEDIA TOOLS APP, V75, P1
   Lo NW, 2016, IEEE T INTELL TRANSP, V17, P1319, DOI 10.1109/TITS.2015.2502322
   Pointcheval D, 2000, J CRYPTOL, V13, P361, DOI 10.1007/s001450010003
   Raya M, 2007, J COMPUT SECUR, V15, P39, DOI 10.3233/JCS-2007-15103
   Saouter Y, 2017, IEEE COMMUN LETT, V21, P2558, DOI 10.1109/LCOMM.2017.2750660
   Shamus Software Ltd, 2015, MIRACL LIB
   Shao J, 2016, IEEE T VEH TECHNOL, V65, P1711, DOI 10.1109/TVT.2015.2405853
   Shim KA, 2012, IEEE T VEH TECHNOL, V61, P1874, DOI 10.1109/TVT.2012.2186992
   Thumbur G, 2021, IEEE INTERNET THINGS, V8, P1908, DOI 10.1109/JIOT.2020.3019304
   Wang YM, 2016, SECUR COMMUN NETW, V9, P5460, DOI 10.1002/sec.1710
   Yu CQ, 2019, IEEE INTERNET THINGS, V6, P149, DOI 10.1109/JIOT.2018.2875750
   Zeng Shengke., 2015, INT J NETWORK SECURI, V17, P135
   Zhan JY, 2019, J SYST ARCHITECT, V98, P259, DOI 10.1016/j.sysarc.2019.08.003
   Zhang DW, 2020, IEEE T CYBERNETICS, V50, P2462, DOI 10.1109/TCYB.2019.2924450
   Zhang J, 2021, IEEE T DEPEND SECURE, V18, P722, DOI 10.1109/TDSC.2019.2904274
   Zhou J, 2020, IEEE T RELIAB
   Zhou JL, 2022, IEEE T COMPUT AID D, V41, P516, DOI 10.1109/TCAD.2021.3068095
   Zhou JL, 2021, IEEE T IND INFORM, V17, P7820, DOI 10.1109/TII.2020.3011506
NR 40
TC 15
Z9 16
U1 9
U2 45
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2021
VL 117
AR 102161
DI 10.1016/j.sysarc.2021.102161
EA MAY 2021
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA SO1ZJ
UT WOS:000658777300005
DA 2024-07-18
ER

PT J
AU Wang, WS
   Meyers, C
   Roy, R
   Diesburg, S
   Wang, AIA
AF Wang, Weisu
   Meyers, Christopher
   Roy, Robert
   Diesburg, Sarah
   Wang, An-I Andy
TI ADAPT: An auxiliary storage data path toolkit
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Storage data path and file systems
AB The legacy storage data path is largely structured in black-box layers and has four major limitations: (1) functional redundancies across layers, (2) poor cross-layer coordination and data tracking, (3) presupposition of highlatency storage devices, and (4) poor support for new storage data models.
   While addressing all these limitations is a daunting challenge, we introduce ADAPT, an auxiliary storage data path toolkit that complements the legacy storage data path to help mitigate these limitations. This toolkit enables all storage layers to coordinate and track data using shared data structures constructed through the ADAPT API. Our case studies have shown that we can directly support applications such as a key-value store without going through the file system. We also built an ADAPT-based file system and prioritized caching to demonstrate the usability, extensibility, and robustness of ADAPT. In addition, we built per-file secure deletion via our ADAPT-based file system to demonstrate data-path-wide coordination and data tracking.
C1 [Wang, Weisu; Roy, Robert; Wang, An-I Andy] Florida State Univ, Tallahassee, FL 32306 USA.
   [Meyers, Christopher] Ansible Inc, Portland, OR USA.
   [Diesburg, Sarah] Univ Northern Iowa, Cedar Falls, IA USA.
C3 State University System of Florida; Florida State University; University
   of Northern Iowa
RP Wang, AIA (corresponding author), Florida State Univ, Tallahassee, FL 32306 USA.
EM awang@cs.fsu.edu
OI Diesburg, Sarah/0000-0001-8558-1980
FU FSU; NSF [CNS-1125275]
FX We would like to thank anonymous reviewers for providing us with
   invaluable feedback. We would also like to thank Geoff Kuenning and Leah
   Rumancik for reviewing early drafts of this paper. This work is
   sponsored by FSU and the NSF CNS-1125275. The opinions, findings,
   conclusions, and recommendations expressed in this document do not
   necessarily reflect the views of FSU, the NSF, or the U.S. Government.
CR [Anonymous], 2017, Light-Duty Vehicle Greenhouse Gas and Fuel Economy Standards
   Arpaci-Dusseau AC, 2001, P 18 S OP SYST PRINC
   Bjorling M, 2017, PROCEEDINGS OF FAST '17: 15TH USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES, P359
   BONWICK J, 1994, PROCEEDINGS OF THE SUMMER 1994 USENIX CONFERENCE, P87
   Diesburg S, 2012, 28TH ANNUAL COMPUTER SECURITY APPLICATIONS CONFERENCE (ACSAC 2012), P439
   Dulloor Subramanya R., 2014, P EUR C COMP SYST EU, P1, DOI [10.1145/2592798.2592814, DOI 10.1145/2592798.2592814]
   Fagin R., 1979, ACM Transactions on Database Systems, V4, P315, DOI 10.1145/320083.320092
   Ghemawat S., 2018, LevelDB
   International Diabetes Federation, 2019, IDF Diabetes Atlas, Vninth
   Kannan S, 2018, PROCEEDINGS OF THE 16TH USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES, P241
   Klein N., 2019, The Intercept
   Kuhn M., 2017, P 2017 INT C HIGH PE
   Kwon Y, 2017, PROCEEDINGS OF THE TWENTY-SIXTH ACM SYMPOSIUM ON OPERATING SYSTEMS PRINCIPLES (SOSP '17), P460, DOI 10.1145/3132747.3132770
   Lakshman Avinash, 2010, Operating Systems Review, V44, P35, DOI 10.1145/1773912.1773922
   Liu Jialin, 2019, International Conference on Learning Representations
   Lu L, 2016, PROC VLDB ENDOW, V9, P936
   Malpani RR, 2013, P 11 USENIX C FIL ST
   Mesnier M, 2011, SOSP 11: PROCEEDINGS OF THE TWENTY-THIRD ACM SYMPOSIUM ON OPERATING SYSTEMS PRINCIPLES, P57
   Nam M, 2019, PROCEEDINGS OF THE 17TH USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES, P31
   Peter S, 2014, P 11 USENIX S OP SYS
   PETERSON JL, 1977, COMMUN ACM, V20, P421, DOI 10.1145/359605.359626
   Rodeh O, 2013, ACM T STORAGE, V9, DOI 10.1145/2501620.2501623
   ROSENBLUM M, 1992, ACM T COMPUT SYST, V10, P26, DOI 10.1145/146941.146943
   Seshadri S., 2014, P 11 USENIX S OPERAT
   Shen Kai, 2014, P 11 USENIX C FIL ST
   Shu Frank, 2007, MANAGEMENT 2007
   Sivathanu M, 2005, USENIX ASSOCIATION PROCEEDINGS OF THE 4TH USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES, P1
   Sivathanu M, 2004, USENIX Association Proceedings of the Sixth Symposium on Operating Systems Design and Implementation (OSDE '04), P379
   Sivathanu M, 2003, USENIX ASSOCIATION PROCEEDINGS OF THE 2ND USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES (FAST'03), P73
   Sun K, 2016, P 16 USENIX C FIL ST
   Sun Microsystems, 2004, CLASS ITS THE SOL 10
   Swanson S, 2013, COMPUTER, V46, P52, DOI 10.1109/MC.2013.222
   Szeredi M., 2005, FILESYSTEM USERSPACE
   Volos H, 2014, P 2014 EUR C COMP SY
   Wilcox M., 2014, DAX PAGE CACHE BYPAS
   Woodhouse David., 2001, JFFS : The Journalling Flash File System
NR 36
TC 2
Z9 2
U1 0
U2 0
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD FEB
PY 2021
VL 113
AR 101902
DI 10.1016/j.sysarc.2020.101902
EA FEB 2021
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA XE0ST
UT WOS:000723108000014
DA 2024-07-18
ER

PT J
AU Ahmed, S
   Bhatti, NA
   Brachmann, M
   Alizai, MH
AF Ahmed, Saad
   Bhatti, Naveed Anwar
   Brachmann, Martina
   Alizai, Muhammad Hamad
TI A survey on program-state retention for transiently-powered systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Transiently-powered computers; Intermittent computing; Checkpointing;
   Program-state retention
ID COMPUTATION
AB Low-power small-scale embedded sensing systems employing batteries generally impose high maintenance costs. To enable maintenance-free operation, they are powered from energy harvested from the environment thus making them batteryless. However, due to high variance of ambient energy, these batteryless embedded devices are unable to harvest enough energy from the environment required for continuous device operation thus hampering application progress and causing frequent loss of volatile program-state. Therefore, these batteryless devices have to employ state retention mechanisms to save the volatile program-state to non-volatile storage before interruption. These batteryless embedded sensing devices are known as transiently-powered systems (TPS). In this article, we survey existing literature to identify strategies and techniques used by each existing literature to decide what amount of volatile program-state needs to be saved and when to save it. We list the challenges in retaining program-state across periods of energy unavailability and how existing state-of-the-art solutions tackle them. We also describe different memory models and discuss factors governing the choice of each model for TPS deployment.
C1 [Ahmed, Saad; Alizai, Muhammad Hamad] LUMS, Lahore, Pakistan.
   [Brachmann, Martina] RISE Res Inst Sweden, Gothenburg, Sweden.
   [Bhatti, Naveed Anwar] Air Univ, Islamabad, Pakistan.
C3 Lahore University of Management Sciences; RISE Research Institutes of
   Sweden; Air University Islamabad
RP Ahmed, S (corresponding author), LUMS, Lahore, Pakistan.
EM saad.ahmed@lums.edu.pk; naveed.bhatti@mail.au.edu.pk;
   martina.brachmann@ri.se; hamad.alizai@lums.edu.pk
RI Ahmed, Saad/IXX-0506-2023
OI Ahmed, Saad/0000-0002-0341-2997
CR Ahmed S., 2019, PROC ACM LCTES, P97
   Ahmed S, 2019, P 20 ACM SIGPLAN SIG, P70, DOI DOI 10.1145/3316482.3326357
   Ahmed S, 2018, 2018 17TH ACM/IEEE INTERNATIONAL CONFERENCE ON INFORMATION PROCESSING IN SENSOR NETWORKS (IPSN), P132, DOI 10.1109/IPSN.2018.00029
   Alizai M.H., 2016, ACM T SENSOR NETW, P40
   Aouda FaycalAit., 2014, 2014 9th International Symposium on Reconfigurable and Communication-Centric Systems-on-Chip (ReCoSoC), P1
   Arreola AR, 2018, SENSORS-BASEL, V18, DOI 10.3390/s18010172
   Balsamo D, 2017, 2017 7TH IEEE INTERNATIONAL WORKSHOP ON ADVANCES IN SENSORS AND INTERFACES (IWASI), P115, DOI 10.1109/IWASI.2017.7974230
   Balsamo D, 2016, IEEE T COMPUT AID D, V35, P1968, DOI 10.1109/TCAD.2016.2547919
   Balsamo D, 2015, IEEE EMBED SYST LETT, V7, P15, DOI 10.1109/LES.2014.2371494
   Berthou G, 2019, IEEE T COMPUT, V68, P1390, DOI 10.1109/TC.2018.2889080
   Bhatti N.A., 2016, Proceedings of the 2016 International Conference on Em- bedded Wireless Systems and Networks, P137
   Bhatti NA, 2017, 2017 16TH ACM/IEEE INTERNATIONAL CONFERENCE ON INFORMATION PROCESSING IN SENSOR NETWORKS (IPSN), P209, DOI 10.1145/3055031.3055082
   Branco A, 2019, PROCEEDINGS OF THE 17TH CONFERENCE ON EMBEDDED NETWORKED SENSOR SYSTEMS (SENSYS '19), P55, DOI 10.1145/3356250.3360033
   Calvagna GM, 2014, INT J CARDIOL, V174, P378, DOI 10.1016/j.ijcard.2014.03.187
   Chiu MT, 2019, J SYST ARCHITECT, V98, P53, DOI 10.1016/j.sysarc.2019.06.008
   Colin A, 2018, CC'18: PROCEEDINGS OF THE 27TH INTERNATIONAL CONFERENCE ON COMPILER CONSTRUCTION, P116, DOI 10.1145/3178372.3179525
   Colin A, 2016, ACM SIGPLAN NOTICES, V51, P514, DOI 10.1145/3022671.2983995
   CSIRO, 2019, GLOBAL INITIATIVE HO
   Daly DC, 2010, IEEE J SOLID-ST CIRC, V45, P153, DOI 10.1109/JSSC.2009.2034433
   Gomez A, 2016, DES AUT TEST EUROPE, P349
   Habibzadeh M, 2017, IEEE CIRC SYST MAG, V17, P29, DOI 10.1109/MCAS.2017.2757081
   Hester J, 2017, PROCEEDINGS OF THE 15TH ACM CONFERENCE ON EMBEDDED NETWORKED SENSOR SYSTEMS (SENSYS'17), DOI 10.1145/3131672.3131673
   Hester J, 2016, ACM T EMBED COMPUT S, V15, DOI 10.1145/2903140
   Hester J, 2015, SENSYS'15: PROCEEDINGS OF THE 13TH ACM CONFERENCE ON EMBEDDED NETWORKED SENSOR SYSTEMS, P5, DOI 10.1145/2809695.2809707
   Hicks M, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P228, DOI 10.1145/3079856.3080238
   Iyer V, 2019, MOBICOM'19: PROCEEDINGS OF THE 25TH ANNUAL INTERNATIONAL CONFERENCE ON MOBILE COMPUTING AND NETWORKING, DOI 10.1145/3300061.3300136
   Jayakumar H, 2017, ACM T EMBED COMPUT S, V16, DOI 10.1145/2983628
   Jayakumar H, 2014, I CONF VLSI DESIGN, P330, DOI 10.1109/VLSID.2014.63
   Kalaiselvi S., 2000, SADHANA, P489
   Khan H., 2016, P 14 ACM C EMB NEWT, P350
   Kim K, 2007, MICROELECTRON ENG, V84, P1976, DOI 10.1016/j.mee.2007.04.120
   Li K, J SYST ARCHIT
   Lucia B, 2015, ACM SIGPLAN NOTICES, V50, P575, DOI [10.1145/2737924.2737978, 10.1145/2813885.2737978]
   Maeng K., 2017, LIPSC
   Maeng K, 2018, PROCEEDINGS OF THE 13TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P129
   Maeng K, 2017, P ACM PROGRAM LANG, V1, DOI 10.1145/3133920
   Meninger S, 2001, IEEE T VLSI SYST, V9, P64, DOI 10.1109/92.920820
   Parr T., 2013, The Definitive ANTLR 4 Reference
   Philofsky EM, 1996, SIXTH BIENNIAL IEEE INTERNATIONAL NONVOLATILE MEMORY TECHNOLOGY CONFERENCE, P99, DOI 10.1109/NVMT.1996.534679
   Pister K.S.J., 2017, ARXIV ABS170804677
   Priya S, 2005, JPN J APPL PHYS 2, V44, pL104, DOI 10.1143/JJAP.44.L104
   Rakhmatov D., 2003, ACM Transactions on Embedded Computing Systems, V2, P277
   Ransford B., 2014, P WORKSH MEM SYST PE, P1, DOI DOI 10.1145/2618128.2618136
   Ransford B, 2011, ACM SIGPLAN NOTICES, V46, P159, DOI [10.1145/1961296.1950386, 10.1145/1961295.1950386]
   Rodriguez A, 2017, 2017 IEEE SENSORS APPLICATIONS SYMPOSIUM (SAS)
   Scott MD, 2003, IEEE J SOLID-ST CIRC, V38, P1123, DOI 10.1109/JSSC.2003.813296
   Seah WKG, 2009, 2009 1ST INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATION, VEHICULAR TECHNOLOGY, INFORMATION THEORY AND AEROSPACE & ELECTRONIC SYSTEMS TECHNOLOGY, VOLS 1 AND 2, P1, DOI 10.1109/WIRELESSVITAE.2009.5172411
   Senni S., 2014, EMBEDDED MEMORY HIER, P214
   Senni S, 2017, ACM J EMERG TECH COM, V13, DOI 10.1145/3001936
   Shah J, 2016, 2016 INTERNATIONAL CONFERENCE ON INTERNET OF THINGS AND APPLICATIONS (IOTA), P383, DOI 10.1109/IOTA.2016.7562757
   Shaikh FK, 2016, RENEW SUST ENERG REV, V55, P1041, DOI 10.1016/j.rser.2015.11.010
   Shen YW, 2019, J LIGHTWAVE TECHNOL, V37, P245, DOI 10.1109/JLT.2019.2897365
   Simunic T, 2001, IEEE T VLSI SYST, V9, P15, DOI 10.1109/92.920814
   Sitanayah L., 2016, WORKSH HIL LOW POW
   Sliper ST, 2019, PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), DOI 10.1145/3316781.3317812
   T. Instruments, 2019, ULP MEETS ENERGY HAR
   T. Instruments, 2014, MSP430FR573X MIXED S
   Treaster M., 2005, ARXIV PREPRINT CS050
   ul Ain Q., 2020, P 2020 INT C EMB
   Van der Woude J, 2016, PROCEEDINGS OF OSDI'16: 12TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P17
   Voigt T., 2019, P INT C EMB WIR
   Zahedi S., P 3 INT ACM C EMB NE, P309
NR 62
TC 9
Z9 9
U1 0
U2 0
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAY
PY 2021
VL 115
AR 102013
DI 10.1016/j.sysarc.2021.102013
EA JAN 2021
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA RN5XI
UT WOS:000640425900004
DA 2024-07-18
ER

PT J
AU Zhou, YY
   Guo, J
   Li, FG
AF Zhou, Yuyang
   Guo, Jing
   Li, Fagen
TI Certificateless public key encryption with cryptographic reverse
   firewalls
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Certificateless public key encryption; Cryptographic reverse firewall;
   Exfiltration resistance; Certificateless public key signature
AB The Snowden incident shows that powerful attackers can compromise users' machines to steal users' private information. Currently, many encryption schemes that have proven to be secure cannot detect vulnerabilities. These vulnerabilities may reveal users' secrets, e.g., a machine hides some backdoors without a user's awareness, and an attacker can steal the user's private information through these backdoors. In 2015, Mironov and Stephens-Davidowitz proposed a new framework for solving this problem: cryptographic reverse firewall (CRF). However, their protocols can't protect certificateless public key encryption (CL-PKE). In this paper, we design a CRF protocol for CL-PKE, which is a one-round CL-PKE with CRFs (CL-PKE-CRF) deployed on a receiver and a key generating centre (KGC). This protocol is proved to achieve indistinguishability against chosen plaintext attack (IND-CPA). Compared with existing protocol with CRFs and two CL-PKE schemes, our protocol has the least communication cost. Meanwhile, we use JPBC library to implement our one-round CL-PKE-CRF. The experimental results indicate that under high security levels, our protocol has a advantage in the percentage of the running time. Since our protocol can resist exfiltration attacks from internal attackers, it is efficient and practical. Finally, we apply the same method to design a secure and effective one-round certificateless public key signature with a CRF (CL-PKS-CRF). This means that our protocol is not only targeted at a single CL-PKE scheme, but also can inspire the design of other certificateless public key cryptography schemes with CRFs.
C1 [Zhou, Yuyang; Li, Fagen] Univ Elect Sci & Technol China, Sch Comp Sci & Engn, Chengdu 611731, Peoples R China.
   [Guo, Jing] State Grid Informat & Telecommun Co Ltd, Beijing 100031, Peoples R China.
C3 University of Electronic Science & Technology of China; State Grid
   Corporation of China
RP Li, FG (corresponding author), Univ Elect Sci & Technol China, Sch Comp Sci & Engn, Chengdu 611731, Peoples R China.
EM fagenli@uestc.edu.cn
FU National Natural Science Foundation of China [61872058, 61976047]
FX This work is supported by the National Natural Science Foundation of
   China (grant nos. 61872058 and 61976047).
CR Al-Riyami SS, 2003, LECT NOTES COMPUT SC, V2894, P452
   [Anonymous], 2014, VULNERABILITY SUMMAR
   [Anonymous], 2016, NIST Special Publication 800-57, DOI DOI 10.6028/NIST.SP.800-57PT1R4
   [Anonymous], 1999, Understanding public-key infrastructure: concepts, standards, and deployment considerations
   Baek J, 2005, LECT NOTES COMPUT SC, V3650, P134
   Barker E., 2017, RECOMMENDATION TRIPL
   Barreto PSLM, 2002, LECT NOTES COMPUT SC, V2442, P354
   Blaze M, 1998, LECT NOTES COMPUT SC, V1403, P127, DOI 10.1007/BFb0054122
   Boneh D, 2003, SIAM J COMPUT, V32, P586, DOI 10.1137/S0097539701398521
   Chen RM, 2016, LECT NOTES COMPUT SC, V10031, P844, DOI 10.1007/978-3-662-53887-6_31
   Dodis Y, 2016, LECT NOTES COMPUT SC, V9814, P341, DOI 10.1007/978-3-662-53018-4_13
   Glenn G., 2013, NSA PRISM PROGRAM TA
   Huang B, 2019, IEEE ACCESS, V7, P45146, DOI 10.1109/ACCESS.2019.2908877
   Huang Q, 2007, LECT NOTES COMPUT SC, V4752, P278
   Ma H, 2018, LECT NOTES COMPUT SC, V11099, P507, DOI 10.1007/978-3-319-98989-1_25
   Mironov I, 2015, LECT NOTES COMPUT SC, V9057, P657, DOI 10.1007/978-3-662-46803-6_22
   Sepahi R, 2014, INT J INF SECUR, V13, P315, DOI 10.1007/s10207-013-0215-8
   Shamir A., 1985, Advances in Cryptology, V84 4, P47, DOI 10.1007/3-540-39568-7_5
   Tang Q, 2017, CCS'17: PROCEEDINGS OF THE 2017 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P2615, DOI 10.1145/3133956.3136065
   Wang Liang-liang, 2014, Journal of Shanghai Jiaotong University (Science), V19, P398, DOI 10.1007/s12204-014-1514-6
   Young A., 1996, Advances in Cryptology - CRYPTO'96. 16th Annual International Cryptology Conference. Proceedings, P89
NR 21
TC 17
Z9 19
U1 0
U2 20
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2020
VL 109
AR 101754
DI 10.1016/j.sysarc.2020.101754
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA OA2QK
UT WOS:000577636500001
DA 2024-07-18
ER

PT J
AU Zeng, P
   Pan, BF
   Choo, KKR
   Liu, H
AF Zeng, Peng
   Pan, Bofeng
   Choo, Kim-Kwang Raymond
   Liu, Hong
TI MMDA: Multidimensional and multidirectional data aggregation for edge
   computing-enhanced IoT
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Edge computing; Internet of Things; Data aggregation; Multidimensional;
   Multidirectional; Fault-tolerance
ID SCHEME; CHALLENGES; SECURITY; PROTOCOL
AB In an edge computing-enhanced Internet of Things (IoT) setup, data can be processed closer to the IoT devices (i.e. at the network edge). However, security and privacy remain two key issues that need to be considered. In this paper, we propose the first multidimensional and multidirectional data aggregation (MMDA) scheme for privacy-preserving edge computing-enhanced IoT communications. In MMDA, the data of each IoT device are described as an n-dimensional vector and m IoT devices' data are listed as a matrix D of order m x n. MMDA enables an edge device (acting as a gateway) to aggregate the multidimensional data of the m IoT devices in two directions: row aggregation and column aggregation. Such data can then be employed to compute the summation of data in each row and each column of D in a privacy-preserving way. Unlike existing multidimensional data aggregation schemes that have only the column aggregation, MMDA allows an additional row aggregation. This allows the capability to provide more statistical information to an IoT control center for analysis and processing. MMDA also adopts the batch verification technology to reduce authentication costs. Extensive analysis shows that MMDA is practicable in terms of computation cost, security, and fault-tolerance.
C1 [Zeng, Peng; Pan, Bofeng; Liu, Hong] East China Normal Univ, Shanghai Key Lab Trustworthy Comp, Shanghai, Peoples R China.
   [Choo, Kim-Kwang Raymond] Univ Texas San Antonio, Dept Informat Syst & Cyber Secur, San Antonio, TX 78249 USA.
C3 East China Normal University; University of Texas System; University of
   Texas at San Antonio (UTSA)
RP Pan, BF; Liu, H (corresponding author), East China Normal Univ, Shanghai Key Lab Trustworthy Comp, Shanghai, Peoples R China.
EM panbofeng@hotmail.com; hliu@sei.ecnu.edu.cn
RI Zeng, Peng/ABD-4844-2021; Choo, Kim-Kwang Raymond/A-3634-2009
OI Choo, Kim-Kwang Raymond/0000-0001-9208-5336
FU National Key R&D Program of China [2017YFB0802302]; NSFC-Zhejiang Joint
   Fund for the Integration of Industrialization and Informatization
   [U1509219]; National Natural Science Foundation of China [61601129,
   11701179]; Shanghai Natural Science Foundation [17ZR1408400]; Key Lab of
   Information Network Security of Ministry of Public Security (The Third
   Research Institute of Ministry of Public Security) [C18603]
FX The work is supported by the National Key R&D Program of China under
   Grant No. 2017YFB0802302, the NSFC-Zhejiang Joint Fund for the
   Integration of Industrialization and Informatization under Grant No.
   U1509219, the National Natural Science Foundation of China under Grant
   Nos. 61601129 and 11701179, the Shanghai Natural Science Foundation
   under Grant No. 17ZR1408400, and the Key Lab of Information Network
   Security of Ministry of Public Security (The Third Research Institute of
   Ministry of Public Security) under Grant No. C18603. Bofeng Pan and Hong
   Liu are joint corresponding authors.
CR [Anonymous], 2014, 2014 INT CAR C DEV C
   [Anonymous], 2012, 2012_IEEE_conference_on_high performance_extreme_computing, DOI [DOI 10.1109/PEAM.2012.6612493, 10.1109/HPEC.2012.6408660, DOI 10.1109/HPEC.2012.6408660]
   [Anonymous], 2017, IEEE GLOB COMM CONF
   Boneh D, 2005, LECT NOTES COMPUT SC, V3378, P325
   Borges Fabio, 2015, 2015 IEEE Power & Energy Society Innovative Smart Grid Technologies Conference (ISGT). Proceedings, P1, DOI 10.1109/ISGT.2015.7131862
   Borges F, 2014, IEEE T SMART GRID, V5, P2701, DOI 10.1109/TSG.2014.2336265
   Choo KKR, 2017, IEEE T DEPEND SECURE, V14, P235, DOI 10.1109/TDSC.2017.2664183
   Choo KKR, 2011, COMPUT SECUR, V30, P719, DOI 10.1016/j.cose.2011.08.004
   Dilley J, 2002, IEEE INTERNET COMPUT, V6, P50, DOI 10.1109/MIC.2002.1036038
   Eltayieb N, 2019, J SYST ARCHITECT, V98, P165, DOI 10.1016/j.sysarc.2019.07.005
   Erkin Z, 2015, IEEE INT WORKS INFOR
   González-Manzano L, 2016, J NETW COMPUT APPL, V71, P59, DOI 10.1016/j.jnca.2016.06.001
   Guan ZT, 2019, J NETW COMPUT APPL, V125, P82, DOI 10.1016/j.jnca.2018.09.019
   Hajny J, 2016, LECT NOTES COMPUT SC, V9589, P413, DOI 10.1007/978-3-319-38898-4_24
   He DBA, 2016, WIREL NETW, V22, P491, DOI 10.1007/s11276-015-0983-3
   Huang C, 2017, IEEE COMMUN MAG, V55, P105, DOI 10.1109/MCOM.2017.1700322
   Jung T, 2015, IEEE T DEPEND SECURE, V12, P45, DOI 10.1109/TDSC.2014.2309134
   Li BB, 2017, J PARALLEL DISTR COM, V103, P32, DOI 10.1016/j.jpdc.2016.12.012
   Li BB, 2016, IEEE T INF FOREN SEC, V11, P2415, DOI 10.1109/TIFS.2016.2576898
   Li FJ, 2010, INT CONF SMART GRID, P327, DOI 10.1109/SMARTGRID.2010.5622064
   Liu XF, 2014, SECUR COMMUN NETW, V7, P602, DOI 10.1002/sec.761
   Lu R, 2017, IEEE ACCESS, V5, P3302, DOI 10.1109/ACCESS.2017.2677520
   Lu RX, 2012, IEEE T PARALL DISTR, V23, P1621, DOI 10.1109/TPDS.2012.86
   Ni JB, 2016, IEEE ICC, P74, DOI 10.1109/ICC.2016.7510611
   Pan CT, 2017, INT MICRO PACK ASS, P206, DOI 10.1109/IMPACT.2017.8255934
   SHAMIR A, 1979, COMMUN ACM, V22, P612, DOI 10.1145/359168.359176
   Shen H, 2017, IEEE T INF FOREN SEC, V12, P1369, DOI 10.1109/TIFS.2017.2656475
   Sosa-Reyna CM, 2018, J SYST ARCHITECT, V90, P15, DOI 10.1016/j.sysarc.2018.08.008
   Sui ZY, 2016, LECT NOTES COMPUT SC, V9578, P171, DOI 10.1007/978-3-319-33331-1_14
   Wang HQ, 2018, FUTURE GENER COMP SY, V78, P712, DOI 10.1016/j.future.2017.02.032
   Wazid M, 2019, J SYST ARCHITECT, V97, P185, DOI 10.1016/j.sysarc.2018.12.005
   Yousefpour A, 2019, J SYST ARCHITECT, V98, P289, DOI 10.1016/j.sysarc.2019.02.009
NR 32
TC 23
Z9 24
U1 3
U2 26
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUN
PY 2020
VL 106
AR 101713
DI 10.1016/j.sysarc.2020.101713
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA LK7CN
UT WOS:000531020300005
DA 2024-07-18
ER

PT J
AU Roy, SK
   Devaraj, R
   Sarkar, A
   Maji, K
   Sinha, S
AF Roy, Sanjit Kumar
   Devaraj, Rajesh
   Sarkar, Arnab
   Maji, Kankana
   Sinha, Sayani
TI Contention-aware optimal scheduling of real-time precedence-constrained
   task graphs on heterogeneous distributed systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Distributed systems; Optimal scheduling; Real-Time processor scheduling;
   Real-Time bus scheduling; Precedence-constrained task graphs; Integer
   linear programming; Heterogeneous platform
ID ENERGY; ASSIGNMENT; COST
AB Real-time applications in today's distributed cyber-physical control systems are often represented as Precedence-constrained Task Graphs (PTGs) and increasingly implemented on heterogeneous platforms to cater to their high performance demands. Optimal scheduling solutions for such systems can provide advantages in terms of performance, reliability, cost etc. However, existing research works dealing with the optimal scheduling of PTGs, typically assume platforms consisting of homogeneous processing elements which interact through a fully connected network of homogeneous communication channels. In this work, we propose an Integer Linear Programming based optimal solution strategy for scheduling PTGs executing on a distributed platform composed of heterogeneous processing elements and inter-connected through a set of heterogeneous shared buses. Through the real-world case study of an automotive cruise controller, we generate an optimal schedule using our proposed scheme in order to demonstrate its generic applicability. Conducted experiments on benchmark PTGs reveal the practical efficacy of our scheme.
C1 [Roy, Sanjit Kumar; Devaraj, Rajesh; Sarkar, Arnab] Indian Inst Technol Guwahati, Dept Comp Sci & Engn, Gauhati, Assam, India.
   [Maji, Kankana; Sinha, Sayani] Jadavpur Univ, Dept Comp Sci & Engn, Kolkata, India.
C3 Indian Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Guwahati; Jadavpur University
RP Devaraj, R (corresponding author), Indian Inst Technol Guwahati, Dept Comp Sci & Engn, Gauhati, Assam, India.
EM sanjit.roy@iitg.ac.in; d.rajesh@iitg.ac.in; arnabsarkar@iitg.ac.in;
   kankanamaji1997@gmail.com; sayanisinhamid@gmail.com
RI Devaraj, RAJESH/J-1984-2019; Roy, Sanjit Kumar/AAJ-6131-2021; Sinha,
   Sayani/JCF-1291-2023
OI Devaraj, RAJESH/0000-0002-4481-102X; Roy, Sanjit
   Kumar/0000-0002-6498-1077
CR Abdeddaïm Y, 2006, THEOR COMPUT SCI, V354, P272, DOI 10.1016/j.tcs.2005.11.018
   Almeida F, 2006, J SYST ARCHITECT, V52, P105, DOI 10.1016/j.sysarc.2004.10.005
   [Anonymous], 2017, SURVEY REAL TIME AUT
   Arabnejad H, 2014, IEEE T PARALL DISTR, V25, P682, DOI 10.1109/TPDS.2013.57
   Bajaj R, 2004, IEEE T PARALL DISTR, V15, P107, DOI 10.1109/TPDS.2004.1264795
   Bansal S, 2005, J PARALLEL DISTR COM, V65, P479, DOI 10.1016/j.jpdc.2004.11.006
   Benoit A, 2009, PARALLEL COMPUT, V35, P83, DOI 10.1016/j.parco.2008.11.001
   Bolchini C, 2013, IEEE T COMPUT, V62, P2489, DOI 10.1109/TC.2012.226
   Buttazzo GC, 2011, HARD REAL-TIME COMPUTING SYSTEMS: PREDICTABLE SCHEDULING ALGORITHMS AND APPLICATIONS, THIRD EDITION, P1, DOI 10.1007/978-1-14614-0676-1
   Devaraj R, 2019, IEEE T IND INFORM, V15, P787, DOI 10.1109/TII.2018.2824564
   Devaraj R, 2017, ACM T EMBED COMPUT S, V16, DOI 10.1145/3012278
   Graham R.L., 1976, Computer and Job-Shop Scheduling Theory, P165
   Hsiu PC, 2012, IEEE T COMPUT, V61, P1638, DOI 10.1109/TC.2011.200
   HU TC, 1961, OPER RES, V9, P841, DOI 10.1287/opre.9.6.841
   Juve G, 2013, FUTURE GENER COMP SY, V29, P682, DOI 10.1016/j.future.2012.08.015
   Kandasamy N, 2005, RELIAB ENG SYST SAFE, V89, P81, DOI 10.1016/j.ress.2004.08.008
   Kandasamy N, 2003, IEEE T COMPUT, V52, P113, DOI 10.1109/TC.2003.1176980
   Kanemitsu H, 2016, IEEE T PARALL DISTR, V27, P3144, DOI 10.1109/TPDS.2016.2526682
   Li TT, 2019, J SYST ARCHITECT, V98, P79, DOI 10.1016/j.sysarc.2019.07.001
   Li TT, 2018, J SYST ARCHITECT, V89, P118, DOI 10.1016/j.sysarc.2018.08.003
   Liu J.W.S., 1974, ACM 74 P 1974 ANN C, V1, P38
   Liu J, 2014, IEEE T PARALL DISTR, V25, P2101, DOI 10.1109/TPDS.2013.312
   Manimaran G, 1998, REAL-TIME SYST, V15, P39, DOI 10.1023/A:1008022923184
   Prasanna GNS, 1996, IEEE T PARALL DISTR, V7, P650, DOI 10.1109/71.506703
   Roy SK, 2019, INT SYMP OBJECT COMP, P185, DOI 10.1109/ISORC.2019.00042
   Srinivasa Prasanna G. N., 1991, SPAA '91. 3rd Annual ACM Symposium on Parallel Algorithms and Architectures, P216, DOI 10.1145/113379.113399
   Topcuoglu H, 2002, IEEE T PARALL DISTR, V13, P260, DOI 10.1109/71.993206
   Venugopalan S, 2015, IEEE T PARALL DISTR, V26, P142, DOI 10.1109/TPDS.2014.2308175
   Wang X, 2016, IEEE T IND INFORM, V12, P101, DOI 10.1109/TII.2015.2500161
   Wu M.-Y., 1990, IEEE Transactions on Parallel and Distributed Systems, V1, P330, DOI 10.1109/71.80160
   Xie GQ, 2017, IEEE T IND INFORM, V13, P1068, DOI 10.1109/TII.2017.2676183
   Xie GQ, 2016, J SYST ARCHITECT, V70, P3, DOI 10.1016/j.sysarc.2016.04.008
   Xie GQ, 2015, J PARALLEL DISTR COM, V83, P1, DOI 10.1016/j.jpdc.2015.04.005
   Xie Guoqi, 2016, DISTRIBUTED COMPUTIN
   Zahaf HE, 2017, J SYST ARCHITECT, V74, P46, DOI 10.1016/j.sysarc.2017.01.002
NR 35
TC 32
Z9 32
U1 0
U2 8
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAY
PY 2020
VL 105
AR 101706
DI 10.1016/j.sysarc.2019.101706
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA LE5UA
UT WOS:000526784500002
DA 2024-07-18
ER

PT J
AU Mittal, S
AF Mittal, Sparsh
TI A survey on modeling and improving reliability of DNN algorithms and
   accelerators
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Review
DE Review; Deep neural networks; Permanent fault; Transient fault; Deep
   learning; Fault-injection
ID NEURAL-NETWORKS; FAULT; TOLERANCE; PROCESSOR
AB As DNNs become increasingly common in mission-critical applications, ensuring their reliable operation has become crucial. Conventional resilience techniques fail to account for the unique characteristics of DNN algorithms/accelerators, and hence, they are infeasible or ineffective. In this paper, we present a survey of techniques for studying and optimizing the reliability of DNN accelerators and architectures. The reliability issues we cover include soft/hard errors arising due to process variation, voltage scaling, timing errors, DRAM errors due to refresh rate scaling and thermal effects, etc. We organize the research projects on several categories to bring out their key attributes. This paper underscores the importance of designing for reliability as the first principle, and not merely retrofit for it.
C1 [Mittal, Sparsh] IIT Hyderabad, Dept Comp Sci & Engn, Hyderabad, India.
C3 Indian Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Hyderabad
RP Mittal, S (corresponding author), IIT Hyderabad, Dept Comp Sci & Engn, Hyderabad, India.
EM sparsh@iith.ac.in
RI Mittal, Sparsh/B-4378-2013
FU Science and Engineering Research Board (SERB), India [ECR/2017/000622];
   Semiconductor research corporation
FX Support for this work was provided by Science and Engineering Research
   Board (SERB), India, award number ECR/2017/000622 and "Semiconductor
   research corporation".
CR [Anonymous], 2018, J SYST ARCHIT
   [Anonymous], 2018, P DESIGN AUTOMATION, P1
   [Anonymous], 2016, PRUNING CONVOLUTIONA
   Arechiga AP, 2018, IEEE HIGH PERF EXTR
   Arechiga AP, 2018, 2018 IEEE 8TH ANNUAL COMPUTING AND COMMUNICATION WORKSHOP AND CONFERENCE (CCWC), P190, DOI 10.1109/CCWC.2018.8301749
   Avizienis A, 2004, IEEE T DEPEND SECURE, V1, P11, DOI 10.1109/TDSC.2004.2
   Azizimazreah A., 2018, 2018 IEEE INT C, P1
   Benevenuti F, 2018, 2018 31ST SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN (SBCCI)
   Bernardi P., 2019, P IEEE LATIN AM TEST, P1
   Biswas A, 2005, CONF PROC INT SYMP C, P532, DOI 10.1109/ISCA.2005.18
   Brandon R., 2018, P 55 ANN DES AUT C, P17
   Chandramoorthy N, 2019, INT S HIGH PERF COMP, P147, DOI 10.1109/HPCA.2019.00034
   Choi W., 2019, P DESIGN AUTOMATION, P204
   Das S, 2006, IEEE J SOLID-ST CIRC, V41, P792, DOI 10.1109/JSSC.2006.870912
   Deng JC, 2015, DES AUT TEST EUROPE, P593
   dos Santos F.F., 2018, IEEE T RELIAB
   dos Santos FF, 2019, INT S HIGH PERF COMP, P238, DOI 10.1109/HPCA.2019.00041
   dos Santos FF, 2017, I C DEPENDABLE SYST, P169, DOI 10.1109/DSN-W.2017.47
   Dutta S., 2019, ARXIV PREPRINT ARXIV
   Nguyen DT, 2018, IEEE INT SYMP CIRC S, DOI 10.1109/ISCAS.2018.8351021
   Eldridge S., 2015, P BOSTON AREA ARCHIT, P1
   Ernst D, 2003, 36TH INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, P7
   Hacene GB, 2019, IEEE INT SYMP CIRC S, DOI 10.1109/iscas.2019.8702382
   Hari SKS, 2017, INT SYM PERFORM ANAL, P249, DOI 10.1109/ISPASS.2017.7975296
   Hashmi A., 2011, P ISCA, P1
   Jia K., 2018, P DESIGN AUTOMATION, P12
   Jiao X, 2017, ICCAD-IEEE ACM INT, P945, DOI 10.1109/ICCAD.2017.8203882
   Kim J.-S., 2019, P DESIGN AUTOMATION, p129:1
   Li GP, 2017, SC'17: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE FOR HIGH PERFORMANCE COMPUTING, NETWORKING, STORAGE AND ANALYSIS, DOI 10.1145/3126908.3126964
   Libano F., 2018, IEEE T NUCL SCI
   Lopes I.C., 2018, P 19 LATIN AM TEST S, P1
   Lunardi C, 2018, IEEE T NUCL SCI, V65, P1843, DOI 10.1109/TNS.2018.2823786
   Mahdiani HR, 2012, IEEE T NEUR NET LEAR, V23, P1215, DOI 10.1109/TNNLS.2012.2199517
   Marty T., 2018, ALGORITHM LEVEL TIMI
   Mittal S., 2018, J SYST ARCHIT
   Mittal S., 2015, IEEE T PARALL DISTRI
   Mittal S, 2019, J SYST ARCHITECT, V97, P373, DOI 10.1016/j.sysarc.2018.11.001
   Mittal S, 2019, MACH LEARN KNOW EXTR, V1, P75, DOI 10.3390/make1010005
   Mittal S, 2017, COMPUTERS, V6, DOI 10.3390/computers6010008
   Mittal S, 2016, ACM J EMERG TECH COM, V12, DOI 10.1145/2821510
   Mittal S, 2016, J CIRCUIT SYST COMP, V25, DOI 10.1142/S0218126616501395
   Mittal S, 2016, IEEE T PARALL DISTR, V27, P1852, DOI 10.1109/TPDS.2015.2461155
   Montavon G, 2017, PATTERN RECOGN, V65, P211, DOI 10.1016/j.patcog.2016.11.008
   Neggaz MA, 2018, PR IEEE COMP DESIGN, P476, DOI 10.1109/ICCD.2018.00077
   Nguyen D.-T., 2019, DESIGN AUTOMATION C, p205:1
   Pandey P., 2019, P DESIGN AUTOMATION
   Rekhi AS, 2019, PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), DOI 10.1145/3316781.3317770
   Sabbagh M, 2019, IEEE I C EMBED SOFTW, DOI 10.1109/icess.2019.8782505
   Salami B., 2018, ARXIV PREPRINT ARXIV
   Sartor A.L., 2018, DESIGN AUTOM EMBEDDE, P1
   Schorn C, 2019, DES AUT TEST EUROPE, P1507, DOI [10.23919/date.2019.8714885, 10.23919/DATE.2019.8714885]
   Schorn C, 2018, LECT NOTES COMPUT SC, V11093, P205, DOI 10.1007/978-3-319-99130-6_14
   Schorn C, 2018, DES AUT TEST EUROPE, P979, DOI 10.23919/DATE.2018.8342151
   Shi Q., 2017, ARXIV PREPRINT ARXIV
   Srinivasan G, 2016, DES AUT TEST EUROPE, P151
   Strukov D B, 2019, ARXIV PREPRINT ARXIV
   Tchernev EB, 2005, NEURAL COMPUT, V17, P1646, DOI 10.1162/0899766053723096
   Temam O, 2012, CONF PROC INT SYMP C, P356, DOI 10.1109/ISCA.2012.6237031
   Torres-Huitzil C, 2017, IEEE ACCESS, V5, P17322, DOI 10.1109/ACCESS.2017.2742698
   Wang Y, 2017, IEEE T VLSI SYST, V25, P2736, DOI 10.1109/TVLSI.2017.2682885
   Whatmough PN, 2018, IEEE J SOLID-ST CIRC, V53, P2722, DOI 10.1109/JSSC.2018.2841824
   Xing K., 2018, ARXIV PREPRINT ARXIV
   Yang L., 2017, INT SYM QUAL ELECT, P7
   Yin SY, 2019, IEEE T PARALL DISTR, V30, P146, DOI 10.1109/TPDS.2018.2858230
   Zhang J, 2018, ARXIV PREPRINT ARXIV
   Zhang J, 2018, IEEE VLSI TEST SYMP
   Zhang JH, 2018, PROCEEDINGS OF 2018 2ND INTERNATIONAL CONFERENCE ON RECENT ADVANCES IN SIGNAL PROCESSING, TELECOMMUNICATIONS & COMPUTING (SIGTELCOM 2018), P24, DOI 10.1109/SIGTELCOM.2018.8325798
   Zhang JP, 2019, IEEE C ELEC DEVICES, DOI 10.1109/edssc.2019.8753994
   Zhao L, 2017, ICCAD-IEEE ACM INT, P1047, DOI 10.1109/ICCAD.2017.8203897
NR 69
TC 75
Z9 77
U1 3
U2 27
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAR
PY 2020
VL 104
AR 101689
DI 10.1016/j.sysarc.2019.101689
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA LE5TX
UT WOS:000526784200004
DA 2024-07-18
ER

PT J
AU Zheng, XY
   Zhou, YY
   Ye, YL
   Li, FG
AF Zheng, Xiaoyu
   Zhou, Yuyang
   Ye, Yalan
   Li, Fagen
TI A cloud data deduplication scheme based on certificateless proxy
   re-encryption
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Cloud data deduplication; Certificateless proxy re-encryption;
   Certificateless signature; Proof of ownership
ID FILES
AB Cloud data deduplication removes redundant data blocks or files and keeps only one copy in the cloud storage server. In order to improve on security, we need to encrypt data files and blocks such that all same files and blocks are detectable based on ciphertext for deduplication. So how to detect a ciphertext to find the same files is a challenging problem. In this paper, we propose a cloud data deduplication scheme based on certificateless proxy re-encryption. It contains certificateless proxy re-encryption (CL-PRE) and proof of ownership based on certificateless signature (PoW-CLS). Compared with the existing scheme, we use certificateless cryptography to solve the problem of key escrow and avoid the situation where a key generation center (KGC) impersonates a user to decrypt the ciphertext. Our CL-PRE realizes data deduplication across users and our PoW-CLS improves the efficiency of the proof of ownership (PoW).
C1 [Zheng, Xiaoyu; Zhou, Yuyang; Ye, Yalan; Li, Fagen] Univ Elect Sci & Technol China, Sch Comp Sci & Engn, Chengdu 611731, Peoples R China.
C3 University of Electronic Science & Technology of China
RP Li, FG (corresponding author), Univ Elect Sci & Technol China, Sch Comp Sci & Engn, Chengdu 611731, Peoples R China.
EM fagenli@uestc.edu.cn
RI yin, yue/JQV-9753-2023; ye, yalan/JWP-9553-2024; Zhang,
   xiaoyu/HTM-3222-2023
FU National Natural Science Foundation of China [61872058]; Neijiang
   Special Fund for Science and Technology Incubation and Achievement
   Transformation [20181UFH003]; Science and Technology Department of
   Sichuan Province of China [2019YFG0122]
FX This work is supported the National Natural Science Foundation of China
   (grant no. 61872058), Neijiang Special Fund for Science and Technology
   Incubation and Achievement Transformation (grant no. 20181UFH003), and
   Science and Technology Department of Sichuan Province of China (grant
   no. 2019YFG0122).
CR Al-Riyami SS, 2003, LECT NOTES COMPUT SC, V2894, P452
   [Anonymous], 2003, LNCS, DOI [DOI 10.1007/978-3-540-45146-423, 10.1007/978-3-540-45146-4_23]
   Ateniese G., 2006, ACM Transactions on Information and Systems Security, V9, P1, DOI 10.1145/1127345.1127346
   Barbosa M., 2008, P 2008 ACM S INF COM, V3788, P369
   Barreto PSLM, 2005, LECT NOTES COMPUT SC, V3788, P515
   Bellare M, 2013, LECT NOTES COMPUT SC, V7881, P296, DOI 10.1007/978-3-642-38348-9_18
   Blasco J, 2014, IEEE CONF COMM NETW, P481, DOI 10.1109/CNS.2014.6997518
   Blaze M, 1998, LECT NOTES COMPUT SC, V1403, P127, DOI 10.1007/BFb0054122
   Boneh D, 2004, LECT NOTES COMPUT SC, V3027, P223
   Chen XF, 2016, IEEE T COMPUT, V65, P3184, DOI 10.1109/TC.2015.2512870
   Chen XF, 2015, IEEE T DEPEND SECURE, V12, P546, DOI 10.1109/TDSC.2014.2366471
   Douceur JR, 2002, INT CON DISTR COMP S, P617, DOI 10.1109/ICDCS.2002.1022312
   Halevi S, 2011, PROCEEDINGS OF THE 18TH ACM CONFERENCE ON COMPUTER & COMMUNICATIONS SECURITY (CCS 11), P491, DOI 10.1145/2046707.2046765
   Ivan A.-A., 2003, P ADV NETW DISTR SYS
   Li F., 2018, Chinese patent, Patent No. [201810964271.7, 109642717]
   Li FG, 2018, IEEE SYST J, V12, P747, DOI 10.1109/JSYST.2016.2557850
   Li MQ, 2016, IEEE INTERNET COMPUT, V20, P45, DOI 10.1109/MIC.2016.45
   Pietro R.D., 2012, ACM Symposium on Information, Computer and Communications Security, P81, DOI DOI 10.1145/2414456.2414504
   Puzio P, 2013, INT CONF CLOUD COMP, P363, DOI 10.1109/CloudCom.2013.54
   Sur C, 2010, INT CONF COMPUT AUTO, P215
   Wu XX, 2011, PROCEEDINGS OF THE 18TH ACM CONFERENCE ON COMPUTER & COMMUNICATIONS SECURITY (CCS 11), P869
   Xu J, 2014, LECT NOTES COMPUT SC, V8479, P97, DOI 10.1007/978-3-319-07536-5_7
   Xu L, 2012, TMS 2012 141ST ANNUAL MEETING & EXHIBITION - SUPPLEMENTAL PROCEEDINGS, VOL 1: MATERIALS PROCESSING AND INTERFACES, P87
   Yang C, 2017, PERVASIVE MOB COMPUT, V41, P243, DOI 10.1016/j.pmcj.2017.03.014
NR 24
TC 31
Z9 34
U1 2
U2 36
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2020
VL 102
AR 101666
DI 10.1016/j.sysarc.2019.101666
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA KJ7EG
UT WOS:000512220500004
DA 2024-07-18
ER

PT J
AU Nguyen, HK
   Tran, XT
AF Nguyen, Hung K.
   Xuan-Tu Tran
TI A novel reconfigurable router for QoS guarantees in real-time NoC-based
   MPSoCs
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT 11th International Workshop on Network on Chip Architectures (NoCArc)
CY OCT 20, 2018
CL Fukuoka, JAPAN
DE Deadline-aware rerouting; Hybrid packet-switching; Multi-Processor
   System-on-Chips (MPSoCs); QoS-driven arbitration; Reconfigurable
   Network-on-Chip
ID NETWORK-ON-CHIP; ENERGY; ARCHITECTURE; SERVICE; DESIGN
AB This paper presents a proposal and implementation of a multi-mode full-reconfigurable router for Network-on-Chip (NoC). First, the router supports a hybrid packet-switching architecture that is dynamically reconfigurable to exchange between wormhole and virtual cut-through switching schemes at run-time. Therefore, it reaches a higher average performance than wormhole switching, while decreasing the implementation cost in comparison with the virtual cut-through switching. Second, the router is equipped a Quality-of-Services (QoS)-driven arbiter. Therefore, the proposed solution not only guarantees the guaranteed-throughput service without reserving resources but also enhances the average performance for the best-effort service by using network resources efficiently based on the priority inheritance arbitration mechanism. Third, the router is enhanced with the dynamically deadline-aware rerouting mechanism. In contention situation, the router can configure the routing computation unit to reroute the packet to another path so as to reduce the waiting interval of the blocked packets. The router was designed at the Register Transfer Level and modeled using VHDL language and then synthesized with Xilinx Virtex-7 FPGA technology. The experimental results prove that the proposed router is reliable and can improve the average performance of different QoS loads significantly compared with the generic routers while the area and power overhead are acceptable. (C) 2019 Elsevier B.V. All rights reserved.
C1 [Nguyen, Hung K.; Xuan-Tu Tran] Vietnam Natl Univ, VNU Univ Engn & Technol, 144 Xuan Thuy Rd, Hanoi, Vietnam.
C3 Vietnam National University Hanoi
RP Nguyen, HK (corresponding author), Vietnam Natl Univ, VNU Univ Engn & Technol, 144 Xuan Thuy Rd, Hanoi, Vietnam.
EM kiemhung@vnu.edu.vn; tutx@vnu.edu.vn
OI Tran, Xuan-Tu/0000-0003-4259-9579
FU Vietnam National University, Hanoi (VNU) [QG.16.33]
FX This work has been supported by Vietnam National University, Hanoi
   (VNU), under Project No. QG.16.33.
CR Abbas A, 2014, COMPUT ELECTR ENG, V40, P333, DOI 10.1016/j.compeleceng.2014.07.012
   Agyeman MO, 2018, J SYST ARCHITECT, V89, P103, DOI 10.1016/j.sysarc.2018.08.002
   Beldachi A. F., 2013, INT J RECONFIGURABLE, V2, P27
   Bjerregaard T, 2005, DES AUT TEST EUROPE, P1226, DOI 10.1109/DATE.2005.36
   Bobda Christophe., 2007, Introduction to reconfigurable computing: architectures, algorithms, and applications
   Bolotin E, 2004, J SYST ARCHITECT, V50, P105, DOI 10.1016/j.sysarc.2003.07.004
   Chatterjee N, 2018, J SYST ARCHITECT, V83, P34, DOI 10.1016/j.sysarc.2018.01.002
   Chatterjee N, 2017, J SYST ARCHITECT, V74, P61, DOI 10.1016/j.sysarc.2017.01.008
   Chen G, 2015, IEEE J SOLID-ST CIRC, V50, P59, DOI 10.1109/JSSC.2014.2369508
   Chen JC, 2018, J SYST ARCHITECT, V90, P72, DOI 10.1016/j.sysarc.2018.09.002
   Chun-Hsien Lu, 2009, Proceedings of the 2009 International Conference on Field-Programmable Technology (FPT 2009), P403, DOI 10.1109/FPT.2009.5377690
   Diemer J, 2010, ASIA S PACIF DES AUT, P521
   Ebi T., P DES AUT TEST EUR C
   Goossens K, 2005, IEEE DES TEST COMPUT, V22, P414, DOI 10.1109/MDT.2005.99
   Hesham S, 2017, IEEE T PARALL DISTR, V28, P1500, DOI 10.1109/TPDS.2016.2623619
   Janidarmian Majid, 2011, IAENG International Journal of Computer Science, V38, P16
   Jerger NatalieEnright., 2009, On-Chip Networks
   Kadri N, 2019, J SYST ARCHITECT, V92, P39, DOI 10.1016/j.sysarc.2018.10.001
   Koupaei F.K., 2011, P WORLD C ENG COMP S, VII
   Kumaran G., 2014, P 2014 INT C GLOB IN, V2, P2806
   Liu J, 2018, J SYST ARCHITECT, V90, P23, DOI 10.1016/j.sysarc.2018.08.007
   Liu ST, 2013, 16TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD 2013), P21, DOI 10.1109/DSD.2013.13
   Lo S., 2010, P IEEE INT S PAR DIS, P1, DOI DOI 10.1109/IPDPS.2010.5470359
   Mathew J., 2014, ENERGY EFFICIENT FAU, P211
   Modarressi M., 2009, P DES AUT TEST EUR C
   Nicopoulos C.A., P 39 ANN IEEE ACM IN
   Pham PH, 2012, IEEE T VLSI SYST, V20, P270, DOI 10.1109/TVLSI.2010.2096520
   Pratomo I., 2012, 2012 International Conference on High Performance Computing & Simulation (HPCS 2012), P724, DOI 10.1109/HPCSim.2012.6267003
   Shi Z, 2007, NOCS 2008: SECOND IEEE INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP, PROCEEDINGS, P161, DOI 10.1109/NOCS.2008.11
   Shin KG, 1996, IEEE T COMPUT, V45, P684, DOI 10.1109/12.506424
   Sorensen RB, 2017, J SYST ARCHITECT, V74, P1, DOI 10.1016/j.sysarc.2017.02.001
   Stensgaard M.B., 2008, P 2 ACM IEEE INT S N
   Temuçin H, 2018, J SYST ARCHITECT, V90, P54, DOI 10.1016/j.sysarc.2018.07.007
   Tsai W., 2012, J ELECTR COMPUT ENG, V2012, P1
   Vellanki P, 2005, INTEGRATION, V38, P353, DOI 10.1016/j.vlsi.2004.07.009
   Wang C, 2017, J SYST ARCHITECT, V79, P59, DOI 10.1016/j.sysarc.2017.07.004
   Wang P, 2014, IEICE ELECTRON EXPR, V11, DOI 10.1587/elex.11.20140496
   Wang Z, 2017, J SYST ARCHITECT, V76, P39, DOI 10.1016/j.sysarc.2016.10.002
   Zhou JL, 2018, J SYST ARCHITECT, V82, P1, DOI 10.1016/j.sysarc.2017.09.007
NR 39
TC 7
Z9 7
U1 1
U2 8
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2019
VL 100
AR 101664
DI 10.1016/j.sysarc.2019.101664
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA JS5WM
UT WOS:000500376800004
DA 2024-07-18
ER

PT J
AU Cai, BL
   Zhao, LP
   Zhou, XB
   Zhang, RQ
   Li, KQ
AF Cai, Binlei
   Zhao, Laiping
   Zhou, Xiaobo
   Zhang, Rongqi
   Li, Keqiu
TI On evaluating the resource usage effectiveness of multi-tenant cloud
   storage
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Cloud storage; Performance modeling; Stochastic network calculus;
   Resource productivity; Tail latency
ID EFFICIENT
AB As multi-tenant cloud storage services are becoming increasingly popular in commercial clouds, there is a growing need for evaluating their resource usage effectiveness. Although tail latency and resource utilization are the most important and popular performance metrics, it is biased to use only one of them on evaluating the resource usage effectiveness. In this paper, we present a unified framework, Stochastic Model-based Effectiveness Analyzer (SMEA), to evaluate the resource usage effectiveness of multi-tenant cloud storage systems. Instead of evaluating tail latency and resource utilization separately, we propose a new metric called resource-productivity to combine both performance. Since evaluating tail latency or resource utilization solely is challenging due to contention, queueing and burstiness of workloads, a Markov-modulated Poisson process (MMPP) is adopted in SMEA to properly characterize the behavior of workloads. Moreover, the Stochastic Network Calculus (SNC)-based network latency analysis model is extended to evaluate the end-to-end tail latency over all system components, with the principle "treating the computer as a network". After obtaining the analyzed tail latency and resource utilization, we derive the resource-productivity mathematically. We have implemented SMEA on a small-scale testbed. Extensive trace-driven experiments demonstrate that SMEA is efficient in evaluating the resource usage effectiveness of the multi-tenant cloud storage system with relative error less than 13%.
C1 [Cai, Binlei; Zhou, Xiaobo; Zhang, Rongqi; Li, Keqiu] Tianjin Univ, Coll Intelligence & Comp, Sch Comp Sci & Technol, Tianjin Key Lab Adv Networking, Tianjin 300350, Peoples R China.
   [Zhao, Laiping] Tianjin Univ, Coll Intelligence & Comp, Sch Comp Software, Tianjin 300350, Peoples R China.
C3 Tianjin University; Tianjin University
RP Cai, BL (corresponding author), Tianjin Univ, Coll Intelligence & Comp, Sch Comp Sci & Technol, Tianjin Key Lab Adv Networking, Tianjin 300350, Peoples R China.
EM adsert@126.com; laiping@tju.edu.cn; xiaobo.zhou@tju.edu.cn;
   zrq0312@tju.edu.cn; keqiu@tju.edu.cn
OI Zhou, Xiaobo/0000-0002-7772-458X
FU National Key Research and Development Program of China [2016YFB1000205];
   National Natural Science Foundation of China [61402325]
FX This work is supported by the National Key Research and Development
   Program of China under Grant No. 2016YFB1000205 and the National Natural
   Science Foundation of China under Grant No. 61402325.
CR Adam O, 2017, IEEE T PARALL DISTR, V28, P2060, DOI 10.1109/TPDS.2016.2639009
   [Anonymous], 2001, NETWORK CALCULUS THE
   [Anonymous], 2012, PROC 3 ACM S CLOUD C
   Asanovic Krste, 2014, USENIX FAST, V13
   Chang Cheng-Shang., 2012, Performance Guarantees in Communication Networks
   Cooper Brian F., 2010, P 1 ACM S CLOUD COMP, P143, DOI [DOI 10.1145/1807128.1807152, 10.1145/1807128.1807152]
   Dean J, 2013, COMMUN ACM, V56, P74, DOI 10.1145/2408776.2408794
   DeCandia Giuseppe, 2007, Operating Systems Review, V41, P205, DOI 10.1145/1323293.1294281
   Delimitrou C, 2016, ACM SIGPLAN NOTICES, V51, P473, DOI 10.1145/2954679.2872365
   Delimitrou C, 2014, ACM SIGPLAN NOTICES, V49, P127, DOI 10.1145/2541940.2541941
   Delimitrou C, 2013, ACM SIGPLAN NOTICES, V48, P77, DOI 10.1145/2499368.2451125
   Fidler M, 2006, INT WORKSH QUAL SERV, P261, DOI 10.1109/IWQOS.2006.250477
   Fidler M, 2015, IEEE COMMUN SURV TUT, V17, P92, DOI 10.1109/COMST.2014.2337060
   Ganapathi A, 2009, PROC INT CONF DATA, P592, DOI 10.1109/ICDE.2009.130
   Gao Peter X., 2015, ACM CONEXT
   Heyman D. P., 2003, MODELING MULTIPLE IP
   Hwang K, 2016, IEEE T PARALL DISTR, V27, P130, DOI 10.1109/TPDS.2015.2398438
   Islam S, 2012, FUTURE GENER COMP SY, V28, P155, DOI 10.1016/j.future.2011.05.027
   Jalaparti V, 2013, ACM SIGCOMM COMP COM, V43, P219, DOI 10.1145/2534169.2486028
   Jang HJ, 2015, 2015 3RD INTERNATIONAL CONFERENCE ON ELECTRIC POWER EQUIPMENT - SWITCHING TECHNOLOGY (ICEPE-ST), P435, DOI 10.1109/ICEPE-ST.2015.7368446
   Janus P, 2017, PROCEEDINGS OF THE 2017 SYMPOSIUM ON CLOUD COMPUTING (SOCC '17), P256, DOI 10.1145/3127479.3132244
   Lai Z., 2016, IEEE INFOCOM 2016-The 35th Annual IEEE International Conference on Computer Communications, P1
   Li N., 2016, P 11 EUROPEAN C COMP, P28
   Lilja D.J., 2005, Measuring Computer Performance: A Practitioner's Guide
   Lo D, 2016, ACM T COMPUT SYST, V34, DOI 10.1145/2882783
   Ma JY, 2015, ACM SIGPLAN NOTICES, V50, P131, DOI 10.1145/2694344.2694382
   Meisner D, 2011, ISCA 2011: PROCEEDINGS OF THE 38TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P319, DOI 10.1145/2024723.2000103
   MEYER JF, 1980, IEEE T COMPUT, V29, P720, DOI 10.1109/TC.1980.1675654
   Perry J, 2014, ACM SIGCOMM COMP COM, V44, P307, DOI 10.1145/2740070.2626309
   Sen R, 2017, ACM T ARCHIT CODE OP, V14, DOI 10.1145/3046682
   Shue David., 2012, OSDI
   Suresh L, 2015, P 12 USENIX C NETW S, P513
   Vasic N, 2012, ASPLOS XVII: SEVENTEENTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS, P423
   Wang A., 2012, P 3 ACM S CLOUD COMP, P14
   [徐志伟 Xu Zhiwei], 2017, [中国科学. 信息科学, Scientia Sinica Informationis], V47, P1149
   Yin JX, 2015, NAT PHYS, V11, P543, DOI 10.1038/NPHYS3371
   Yin JW, 2014, INFORM SCIENCES, V279, P338, DOI 10.1016/j.ins.2014.03.123
   Zhang SJ, 2016, DESTECH TRANS COMP, P374
   Zhu Timothy., 2014, P ACM S CLOUD COMPUT, P1
NR 39
TC 1
Z9 1
U1 0
U2 6
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2019
VL 98
BP 403
EP 412
DI 10.1016/j.sysarc.2019.04.002
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA IZ6BH
UT WOS:000487166300030
DA 2024-07-18
ER

PT J
AU Devine, J
   Finney, J
   de Halleux, P
   Moskal, M
   Ball, T
   Hodges, S
AF Devine, James
   Finney, Joe
   de Halleux, Peli
   Moskal, Michal
   Ball, Thomas
   Hodges, Steve
TI MakeCode and CODAL: Intuitive and efficient embedded systems programming
   for education
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT ACM SIGPLAN/SIGBED Conference on Languages, Compilers, and Tools for
   Embedded Systems (LCTES)
CY JUN 19-20, 2018
CL Philadelphia, PA
SP ACM SIGPLAN, ACM SIGBED
DE MakeCode; CODAL; BBC micro:bit; Embedded systems; Physical computing;
   Visual programming; Web-based programming
AB Historically, embedded systems development has been a specialist skill, requiring knowledge of low-level programming languages, complex compilation toolchains, and specialist hardware, firmware, device drivers and applications. However, it has now become commonplace for a broader range of non-specialists to engage in the making (design and development) of embedded systems - including educators to motivate and excite their students in the classroom. This diversity brings its own set of unique requirements, and the complexities of existing embedded systems development platforms introduce insurmountable barriers to entry.
   In this paper we present the motivation, requirements, implementation, and evaluation of a new programming platform that enables novice users to create effective and efficient software for embedded systems. The platform has two major components: (1) Microsoft MakeCode (www.makecode.com), a web app that encapsulates an accessible IDE for microcontrollers; and (2) CODAL, an efficient component-oriented C++ runtime for microcontrollers. We show how MakeCode and CODAL combine to provide an accessible, cross-platform, installation-free, high level programming experience for embedded devices without sacrificing performance and efficiency.
C1 [Devine, James] Univ Lancaster, Comp Sci, Lancaster, England.
   [Finney, Joe] Univ Lancaster, Sch Comp & Commun, Lancaster, England.
   [de Halleux, Peli; Moskal, Michal; Ball, Thomas] Microsoft, Redmond, WA USA.
   [Hodges, Steve] Microsoft, Cambridge, England.
C3 Lancaster University; Lancaster University; Microsoft; Microsoft
RP Devine, J (corresponding author), Univ Lancaster, Comp Sci, Lancaster, England.
EM j.devine@lancaster.ac.uk; j.finney@lancaster.ac.uk;
   jhalleux@microsoft.com; michal.moskal@microsoft.com;
   tball@microsoft.com; steve.hodges@microsoft.com
OI Devine, James/0000-0002-9617-7446; Moskal, Michal/0000-0001-5791-2228;
   Finney, Joseph/0000-0003-0805-5375
CR [Anonymous], P SOUTHEASTCON 2015
   [Anonymous], 2014, Design Issues
   [Anonymous], 2013, Blockly: A visual programming editor
   ARM, 2017, ARM MBED IOT DEV PLA
   Baccelli Emmanuel, 2013, 2013 IEEE Conference on Computer Communications Workshops (INFOCOM WKSHPS), P79, DOI 10.1109/INFCOMW.2013.6970748
   Banzi M., 2014, Getting Started With Arduino: The Open SourceElectronics Prototyping Platform
   Bau D, 2017, COMMUN ACM, V60, P72, DOI 10.1145/3015455
   Blikstein P., 2013, P 12 INT C INTERACTI, P173, DOI [DOI 10.1145/2485760.2485786, 10.1145/2485760.2485786]
   Cox M.J., 2000, WHAT FACTORS SUPPORT
   Devine J, 2018, ACM SIGPLAN NOTICES, V53, P19, DOI [10.1145/3299710.3211335, 10.1145/3211332.3211335]
   Dougherty Dale., 2012, Innovations, V7, P11, DOI [10.1162/INOV_a_00135, DOI 10.1162/INOVA00135]
   Dunkels A., 2015, CONTIKI OPEN SOURCE, V13
   Fraser N, 2015, 2015 IEEE BLOCKS AND BEYOND WORKSHOP (BLOCKS AND BEYOND), P49, DOI 10.1109/BLOCKS.2015.7369000
   Intel, 1988, HEX OBJ FIL FORM SPE
   Kato Yoshiharu, 2010, Proceedings of the Eighth International Conference on Creating, Connecting and Collaborating through Computing (C5 2010), P3, DOI 10.1109/C5.2010.20
   Kaucic B., 2011, 2011 Proceedings of 34th International Convention on Information and Communication Technology, Electronics and Microelectronics (MIPRO 20111), P1095
   Kelleher C, 2005, ACM COMPUT SURV, V37, P83, DOI 10.1145/1089733.1089734
   Koshy J., 2005, 3rd International Conference on Embedded networked sensor systems, P243, DOI DOI 10.1145/1098918.1098945
   Levis P, 2005, AMBIENT INTELLIGENCE, P115
   Maloney J., 2010, ACM T COMPUT EDUC, V10, P16, DOI DOI 10.1145/1868358.1868363
   Maloney J.H., 2008, PROGRAMMING CHOICE U, V40
   Resnick M, 2009, COMMUN ACM, V52, P60, DOI 10.1145/1592761.1592779
   Richards G., 2015, P ECOOP
   Severance C, 2014, COMPUTER, V47, P11, DOI 10.1109/MC.2014.19
   St-Amour V, 2009, LECT NOTES COMPUT SC, V6041, P1
   Turbak F., 2014, J. Comput. Sci. Coll., V29, P81
   Upton E., 2014, Raspberry Pi user guide
   Varma A, 2004, DESIGNERS' FORUM: DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, P161, DOI 10.1109/DATE.2004.1269224
   Vaugon B, 2015, LECT NOTES COMPUT SC, V9131, P132, DOI 10.1007/978-3-319-19686-2_10
   Williams Gordon., 2017, Making Things Smart: Easy Embedded JavaScript Programming for Making Everyday Objects into Intelligent Machines
   Wilson A, 2010, HELPING YOUNG REFUGEES AND IMMIGRANTS SUCCEED: PUBLIC POLICY, AID, AND EDUCATION, P225
NR 31
TC 14
Z9 16
U1 0
U2 7
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2019
VL 98
BP 468
EP 483
DI 10.1016/j.sysarc.2019.05.005
PG 16
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA IZ6BH
UT WOS:000487166300036
OA Green Accepted, hybrid
DA 2024-07-18
ER

PT J
AU Li, TT
   Zhang, TY
   Yu, G
   Song, J
   Fan, J
AF Li, Tiantian
   Zhang, Tianyu
   Yu, Ge
   Song, Jie
   Fan, Jing
TI Minimizing temperature and energy of real-time applications with
   precedence constraints on heterogeneous MPSoC systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT 11th International Workshop on Network on Chip Architectures (NoCArc)
CY OCT 20, 2018
CL Fukuoka, JAPAN
DE Temperature and energy minimization; Thermal-aware task assignment;
   Dynamic voltage and frequency scaling (DVFS); Heterogeneous MPSoC
   system; Real-time tasks with precedence constraints
ID POWER; PERFORMANCE; MANAGEMENT; TASKS
AB The energy issue of real-time applications with precedence-constrained tasks on heterogeneous systems has been studied recently. With the strikingly increasing power density due to the soaring system integration level, severe thermal issues arise which can in turn further aggravate the energy issues due to the strong temperature/leakage dependency. Any optimization should be insufficient if such dependency is not properly addressed. However, the state-of-the-art approaches either treat leakage power as a constant, or only adopt the dynamic power consumption as the heuristic metric to conduct the optimization, both of which cannot fully explore the optimization room for the two issues. To this end, we design an energy/thermal aware task scheduling approach by taking both the thermal and energy factors into consideration. The optimization is conducted from two aspects: first balance the energy/thermal loads of processors by assigning tasks in an energy/thermal aware heuristic way, and that of tasks by the deduced task-level deadlines; then reduce the waiting time between parallel tasks that share the same successor task. Extensive experiments conducted on real-world applications show that, the proposed approach can reduce more temperature by up to about 12 degrees C (depending on the specific application and related parameters) while keeping a competitive energy consumption compared with the state-of-the-arts.
C1 [Li, Tiantian; Fan, Jing] Zhejiang Univ Technol, Coll Comp Sci & Technol, Hangzhou 310000, Zhejiang, Peoples R China.
   [Zhang, Tianyu] Qingdao Univ, Sch Comp Sci & Engn, Qingdao 110169, Shandong, Peoples R China.
   [Yu, Ge] Northeastern Univ, Sch Comp Sci & Engn, Shenyang 110169, Liaoning, Peoples R China.
   [Song, Jie] Northeastern Univ, Software Coll, Shenyang 110169, Liaoning, Peoples R China.
C3 Zhejiang University of Technology; Qingdao University; Northeastern
   University - China; Northeastern University - China
RP Li, TT (corresponding author), Zhejiang Univ Technol, Coll Comp Sci & Technol, Hangzhou 310000, Zhejiang, Peoples R China.
EM ttli89@zjut.edu.cn; ztylll@126.com; yuge@mail.neu.edu.cn;
   songjie@mail.neu.edu.cn; fangjing@zjut.edu.cn
RI Yu, Ge/AAN-8191-2021; zhang, tianyu/ITW-2265-2023; Song,
   Jie/GLR-2301-2022; Song, Jie/JXK-0735-2024
OI Zhang, Tianyu/0000-0003-1969-2855
FU National Natural Science Foundation of China [61672143, 61433008]
FX This work is supported by the National Natural Science Foundation of
   China under Grant nos. 61672143, 61433008.
CR Ahmed R, 2016, ACM T EMBED COMPUT S, V15, DOI 10.1145/2883612
   Ahmed R, 2013, IEEE INT CONF EMBED, P267, DOI 10.1109/RTCSA.2013.6732227
   Andreev AA, 2018, IEEE T COMPUT, V67, P73, DOI 10.1109/TC.2017.2695179
   Asad A, 2017, MICROPROCESS MICROSY, V51, P76, DOI 10.1016/j.micpro.2017.03.011
   Awan MA, 2013, IEEE REAL TIME, P205, DOI 10.1109/RTAS.2013.6531093
   Bharathi S, 2008, 2008 THIRD WORKSHOP ON WORKFLOWS IN SUPPORT OF LARGE-SCALE SCIENCE (WORKS 2008), P11
   Cao K., 2018, IEEE T COMPUT AID D, V1, P1
   Cao K, 2019, J SYST ARCHITECT, V97, P397, DOI 10.1016/j.sysarc.2019.01.003
   Chantem T, 2011, IEEE T VLSI SYST, V19, P1884, DOI 10.1109/TVLSI.2010.2058873
   Chaturvedi V, 2014, P IEEE RAP SYST PROT, P107, DOI 10.1109/RSP.2014.6966900
   Cheng Y., IEEE T VLSI SYST, V21, P239
   Colin A., 2014, Embedded and Real-Time Computing Systems and Applications (RTCSA), 2014 IEEE 20th International Conference on, P1
   Colin A, 2016, J SIGNAL PROCESS SYS, V84, P91, DOI 10.1007/s11265-015-0987-3
   Guan ML, 2017, IEEE T VLSI SYST, V25, P833, DOI 10.1109/TVLSI.2016.2606085
   Han H, 2018, IEEE T COMPUT, V67, P1193, DOI 10.1109/TC.2018.2801856
   Hu ML, 2014, IEEE T IND INFORM, V10, P1817, DOI 10.1109/TII.2014.2327389
   Huang W, 2006, IEEE T VLSI SYST, V14, P501, DOI 10.1109/TVLSI.2006.876103
   Huang X, 2012, PROCEEDINGS OF THE 2ND INTERNATIONAL CONFERENCE ON COMPUTER AND INFORMATION APPLICATIONS (ICCIA 2012), P781
   Jin S, 2015, INTEGRATION, V48, P36, DOI 10.1016/j.vlsi.2014.05.001
   Juve G, 2013, FUTURE GENER COMP SY, V29, P682, DOI 10.1016/j.future.2012.08.015
   Knechtel J, 2018, ACM T DES AUTOMAT EL, V23, DOI 10.1145/3149817
   Li DW, 2015, IEEE T PARALL DISTR, V26, P810, DOI 10.1109/TPDS.2014.2313338
   Li KQ, 2016, J COMPUT SYST SCI, V82, P174, DOI 10.1016/j.jcss.2015.07.001
   Li KQ, 2012, IEEE T COMPUT, V61, P1668, DOI 10.1109/TC.2012.120
   Li T., 2018, J SIGNAL PROCESS SYS, P1
   Li TT, 2018, J SYST ARCHITECT, V89, P118, DOI 10.1016/j.sysarc.2018.08.003
   Liao WP, 2005, IEEE T COMPUT AID D, V24, P1042, DOI 10.1109/TCAD.2005.850860
   Liu J, 2017, ACM T EMBED COMPUT S, V16, DOI 10.1145/2935749
   Liu YP, 2007, DES AUT TEST EUROPE, P1526
   Medina R, 2018, REAL TIM SYST SYMP P, P254, DOI 10.1109/RTSS.2018.00042
   Pagani S, 2015, DES AUT TEST EUROPE, P1515
   Quan G, 2010, IEEE T IND INFORM, V6, P329, DOI 10.1109/TII.2010.2052057
   Saha D, 2017, I CONF VLSI DESIGN, P372, DOI 10.1109/VLSID.2017.40
   Saha Shivashis, 2012, 2012 IEEE 18th International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA 2012), P41, DOI 10.1109/RTCSA.2012.15
   Scrbak M, 2017, J SYST ARCHITECT, V75, P59, DOI 10.1016/j.sysarc.2016.08.001
   Shin HH, 2018, IEEE T COMPUT, V67, P32, DOI 10.1109/TC.2017.2723392
   Skadron K., 2004, ACM Trans. Archit. Code Optim, V1, P94
   Tang Z, 2016, J GRID COMPUT, V14, P55, DOI 10.1007/s10723-015-9334-y
   Topcuoglu H, 2002, IEEE T PARALL DISTR, V13, P260, DOI 10.1109/71.993206
   Tsai T.-H., 2012, ACM S APPL COMPUTING, P1618
   Wu H, 2016, IEEE T PARALL DISTR, V27, P885, DOI 10.1109/TPDS.2015.2411257
   Wu TM, 2018, J SYST ARCHITECT, V84, P12, DOI 10.1016/j.sysarc.2018.03.001
   Xie GQ, 2017, IEEE T IND INFORM, V13, P1068, DOI 10.1109/TII.2017.2676183
   Xie GQ, 2016, J SYST ARCHITECT, V70, P3, DOI 10.1016/j.sysarc.2016.04.008
   Xie GQ, 2015, J PARALLEL DISTR COM, V83, P1, DOI 10.1016/j.jpdc.2015.04.005
   Xu Q, 2017, INTEGRATION, V59, P157, DOI 10.1016/j.vlsi.2017.06.013
   Zhao B, 2013, ELECTROCHEM COMMUN, V27, P1, DOI 10.1016/j.elecom.2012.10.040
   Zhou J, 2016, IEEE INT CON DIS, P84, DOI 10.1109/ICDCSW.2016.14
   Zhou JL, 2018, J SYST ARCHITECT, V82, P1, DOI 10.1016/j.sysarc.2017.09.007
   Zhou JL, 2016, IEEE T COMPUT AID D, V35, P1269, DOI 10.1109/TCAD.2015.2501286
NR 50
TC 23
Z9 24
U1 0
U2 11
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2019
VL 98
BP 79
EP 91
DI 10.1016/j.sysarc.2019.07.001
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA IZ6BH
UT WOS:000487166300007
DA 2024-07-18
ER

PT J
AU Rupanetti, D
   Salamy, H
AF Rupanetti, Dulana
   Salamy, Hassan
TI Task allocation, migration and scheduling for energy-efficient real-time
   multiprocessor architectures
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Embedded systems; Multiprocessor; Scheduling; Genetic algorithm
ID AWARE; SYSTEMS; ALGORITHM
AB Power consumption is becoming complicated to tackle each day in the embedded systems industry. As the demand for speed and accuracy increases, so does the power consumption of these systems. While introduction of multiprocessors have been shown to reduce the power problem compared to a uni-processor, researchers have tried to attain results using methods such as voltage and frequency scaling and scheduling methods. As an extension of these methods, task migration can be used to further reduce the power consumption of multiprocessor architectures. This article introduces a three-part framework to energy reduction of applications on a multiprocessor through an effective task allocation technique followed by task migration and finally a proper task scheduling scheme based on the earliest deadline first (EDF) method. Our experimental results showed great improvement over multiple state of the art energy reduction methods in the literature especially in the case of higher system workload over a range of underlying system architectures.
C1 [Rupanetti, Dulana; Salamy, Hassan] Univ St Thomas, Dept Elect & Comp Engn, St Paul, MN 55105 USA.
C3 University of St Thomas Minnesota
RP Salamy, H (corresponding author), Univ St Thomas, Dept Elect & Comp Engn, St Paul, MN 55105 USA.
EM dulana.rupanetti@stthomas.edu; hsalamy@stthomas.edu
CR Ammar M, 2016, EUROMICRO WORKSHOP P, P643, DOI 10.1109/PDP.2016.110
   Chang PC, 2008, DES AUT CON, P776
   Chaparro-Baquero G.A., 2017, P 2017 8 INT GREEN S, P1
   Chen JJ, 2006, PROCEEDINGS OF THE 12TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, P408
   Chen JC, 2018, J SYST ARCHITECT, V90, P72, DOI 10.1016/j.sysarc.2018.09.002
   Coskun A.K., 2007, 2007 DESIGN AUTOMATI, P1
   Coskun AK, 2008, ASIA S PACIF DES AUT, P452
   Ghosh P, 2016, 2016 SECOND IEEE INTERNATIONAL CONFERENCE ON RESEARCH IN COMPUTATIONAL INTELLIGENCE AND COMMUNICATION NETWORKS (ICRCICN), P12, DOI 10.1109/ICRCICN.2016.7813543
   Gupta Sachi, 2013, International Journal of Computer Theory and Engineering, V5, P377, DOI 10.7763/IJCTE.2013.V5.713
   Hua XY, 2017, IEEE T COMPUT, V66, P553, DOI 10.1109/TC.2016.2602833
   Huang H, 2014, ACM T EMBED COMPUT S, V13, DOI 10.1145/2544375.2544390
   Ishihara T, 1998, 1998 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN - PROCEEDINGS, P197, DOI 10.1109/LPE.1998.708188
   Ishihara T, 2008, 2008 SYMPOSIUM ON APPLICATION SPECIFIC PROCESSORS, P83, DOI 10.1109/SASP.2008.4570790
   Kan E. Y. Y., 2010, Proceedings of the Tenth International Conference on Quality Software (QSIC 2010), P473, DOI 10.1109/QSIC.2010.59
   Karl E, 2008, IEEE T VLSI SYST, V16, P476, DOI 10.1109/TVLSI.2007.915477
   Kato S, 2007, 13TH IEEE INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS, PROCEEDINGS, P441, DOI 10.1109/RTCSA.2007.61
   Kumar M., 2012, INT J COMPUT APPL, V47, P975, DOI DOI 10.5120/7299-0546
   Lakshmanan K, 2010, REAL TIM SYST SYMP P, P259, DOI 10.1109/RTSS.2010.42
   Lautner D, 2018, PROCEDIA COMPUT SCI, V130, P557, DOI 10.1016/j.procs.2018.04.099
   Li TT, 2018, J SYST ARCHITECT, V89, P118, DOI 10.1016/j.sysarc.2018.08.003
   Li Y, 2017, J PARALLEL DISTR COM, V103, P64, DOI 10.1016/j.jpdc.2016.11.014
   Liu J, 2017, ACM T EMBED COMPUT S, V16, DOI 10.1145/2935749
   Miller B., 2012, WESE 12, DOI [10.1145/2530544.2530553, DOI 10.1145/2530544.2530553]
   Pai-Chou Wang, 1995, Proceedings. Seventh IEEE Symposium on Parallel and Distributed Processing (Cat. No.95TB8131), P638, DOI 10.1109/SPDP.1995.530742
   Sarkar A, 2009, ACM SIGPLAN NOTICES, V44, P80, DOI 10.1145/1543136.1542464
   Sushu Zhang, 2008, 13th Asia and South Pacific Design Automation Conference ASP-DAC 2008, P61
   Tsai TH, 2018, IEEE T COMPUT, V67, P874, DOI 10.1109/TC.2017.2783941
   Tseng P.-H., 2014, P IEEE ACM DAC, P1, DOI DOI 10.1109/VTCSPRING.2014.7023085
   ul Islam FMM, 2018, INFORM SCIENCES, V433, P315, DOI 10.1016/j.ins.2017.08.042
   Wu TM, 2018, J SYST ARCHITECT, V84, P12, DOI 10.1016/j.sysarc.2018.03.001
   Xian C, 2007, DES AUT CON, P664, DOI 10.1109/DAC.2007.375248
   Xie GQ, 2017, IEEE T SUST COMPUT, V2, P62, DOI 10.1109/TSUSC.2017.2705183
   Xie Y, 2006, J VLSI SIG PROC SYST, V45, P177, DOI 10.1007/S11265-006-9760-y
   Yang Y, 2002, NINTH INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED SYSTEMS, PROCEEDINGS, P341, DOI 10.1109/ICPADS.2002.1183422
   Yuan SS, 2017, J UNIVERS COMPUT SCI, V23, P636
   Zeng G, 2016, FUTURE GENER COMP SY, V56, P220, DOI 10.1016/j.future.2015.07.008
   Zhang LX, 2017, INFORM SCIENCES, V379, P241, DOI 10.1016/j.ins.2016.08.003
   Zhang YW, 2018, J SYST ARCHITECT, V83, P12, DOI 10.1016/j.sysarc.2017.11.004
   Zhang YM, 2002, DES AUT CON, P183, DOI 10.1109/DAC.2002.1012617
   Zhao XB, 2013, INT J ELECTRON, V100, P603, DOI 10.1080/00207217.2012.713179
   Zhou JL, 2018, J SYST ARCHITECT, V82, P1, DOI 10.1016/j.sysarc.2017.09.007
   Zhou JL, 2016, J SIGNAL PROCESS SYS, V84, P111, DOI 10.1007/s11265-015-0994-4
NR 42
TC 17
Z9 17
U1 0
U2 14
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2019
VL 98
BP 17
EP 26
DI 10.1016/j.sysarc.2019.06.003
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA IZ6BH
UT WOS:000487166300002
DA 2024-07-18
ER

PT J
AU He, YM
   Chen, YW
   Lu, JM
   Chen, C
   Wu, GH
AF He, Yongming
   Chen, Yingwu
   Lu, Jimin
   Chen, Cheng
   Wu, Guohua
TI Scheduling multiple agile earth observation satellites with an edge
   computing framework and a constructive heuristic algorithm
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Agile earth observation satellites scheduling; Edge computing;
   Optimization model; Constructive heuristic algorithm
AB The effective scheduling of multiple agile earth observation satellites plays a key role in improving the efficiency of the agile satellite observation system. Due to the complex constraints and large solution space (increases exponentially with the problem size), it has been a big challenge to effectively solve the multiple agile satellites scheduling problem. In this study, an edge computing framework is proposed in order to solve this problem in a flexible manner. In this framework, a central node and several edge nodes are included. The central node corresponds to the operation center of the satellite observation system while each edge node corresponds to an agile satellite. The central node filters tasks for edge nodes according to the time of scheduling period and visible time windows. Tasks in each edge node are scheduled according to the order of scheduling periods by a constructive heuristic algorithm based on the density of residual tasks (HADRT). The efficiency of this algorithm is proved. The time and space complexity are analyzed in detail. The proposed method is compared with other three advanced methods, and the experimental results show that HADRT could achieve higher task completion rate and reward rate than other algorithms with acceptable computing time.
C1 [He, Yongming; Chen, Yingwu; Lu, Jimin; Chen, Cheng] Natl Univ Def Technol, Coll Syst Engn, Changsha 410073, Hunan, Peoples R China.
   [Wu, Guohua] Cent S Univ, Sch Traff & Transportat Engn, Changsha 410075, Hunan, Peoples R China.
C3 National University of Defense Technology - China; Central South
   University
RP Wu, GH (corresponding author), Cent S Univ, Sch Traff & Transportat Engn, Changsha 410075, Hunan, Peoples R China.
EM guohuawu@csu.edu.cn
RI Wu, Guohua/JMA-8934-2023
OI Wu, Guohua/0000-0003-1552-9620
FU National Natural Science Foundation of China [71701204, 61603400]
FX This research is supported by the National Natural Science Foundation of
   China (Grant No. 71701204 and 61603400).
CR [Anonymous], 2000, P INT S ARTIFICIAL I
   [Anonymous], MOB NETW APPL
   Beaumet G., 2008, P IS
   Beaumet G, 2011, COMPUT INTELL, V27, P123, DOI 10.1111/j.1467-8640.2010.00375.x
   [陈英武 Chen Yingwu], 2013, [系统工程理论与实践, Systems Engineering-Theory & Practice], V33, P791
   Chien S., 2015, P ICAPS 15 SCHED PLA
   Chien S., 2004, P 3 INT JIONT C AUT, V1
   Chu XG, 2017, ADV SPACE RES, V60, P2077, DOI 10.1016/j.asr.2017.07.026
   Dilkina B., 2005, AGILE SATELLITE SCHE
   Globus A, 2004, PROCEEDING OF THE NINETEENTH NATIONAL CONFERENCE ON ARTIFICIAL INTELLIGENCE AND THE SIXTEENTH CONFERENCE ON INNOVATIVE APPLICATIONS OF ARTIFICIAL INTELLIGENCE, P836
   Globus A., 2007, P INT C SPAC MISS CH
   Grasset-Bourdel R., 2011, PLANNING REPLANNING
   Gubbi J, 2013, FUTURE GENER COMP SY, V29, P1645, DOI 10.1016/j.future.2013.01.010
   Habet D, 2009, PROC INT C TOOLS ART, P115, DOI 10.1109/ICTAI.2009.76
   Hao HC, 2014, J SYST ENG ELECTRON, V25, P811, DOI 10.1109/JSEE.2014.00094
   He L, 2018, COMPUT OPER RES, V100, P12, DOI 10.1016/j.cor.2018.06.020
   He L, 2018, IEEE ACCESS, V6, P41337, DOI 10.1109/ACCESS.2018.2857703
   He Renjie, 2004, RES IMAGING RECONNAI
   Kleinberg J., 2006, ALGORITHM DESIGN, P237
   Lee KD, 2004, IEEE J SEL AREA COMM, V22, P518, DOI 10.1109/JSAC.2004.823433
   Lemaître M, 2002, AEROSP SCI TECHNOL, V6, P367, DOI 10.1016/S1270-9638(02)01173-2
   [廉振宇 Lian Zhenyu], 2013, [系统工程与电子技术, Systems Engineering & Electronics], V35, P1206
   Liu XL, 2017, COMPUT OPER RES, V86, P41, DOI 10.1016/j.cor.2017.04.006
   Maldague P. F., 1998, AER C, V1, P339
   RABIDEAU G, 1999, INT S ART INT ROB AU
   Van Der Horst J, 2012, MARKET BASED TASK AL
   VERFAILLIE G, 2002, MANAGEMENT MISSION E
   Wan SH, 2019, FUTURE GENER COMP SY, V91, P382, DOI 10.1016/j.future.2018.08.007
   Wan SH, 2016, IEEE SENS J, V16, P7433, DOI 10.1109/JSEN.2016.2581491
   Wang JJ, 2016, COMPUT OPER RES, V74, P1, DOI 10.1016/j.cor.2016.04.014
   Wang P, 2011, COMPUT IND ENG, V61, P322, DOI 10.1016/j.cie.2011.02.015
   Wu GH, 2017, COMPUT IND ENG, V113, P576, DOI 10.1016/j.cie.2017.09.050
   Wu GH, 2018, INFORM SCIENCES, V423, P172, DOI 10.1016/j.ins.2017.09.053
   Wu GH, 2016, IEEE T SYST MAN CY-S, V46, P109, DOI 10.1109/TSMC.2015.2431643
   Wu GH, 2013, COMPUT OPER RES, V40, P1884, DOI 10.1016/j.cor.2013.02.009
   Xu R, 2016, EXPERT SYST APPL, V51, P195, DOI 10.1016/j.eswa.2015.12.039
   Ying-wu C., 2014, SYST ENG THEORY PRAC, V3, P1
   Zhang ZJ, 2014, EXPERT SYST APPL, V41, P2816, DOI 10.1016/j.eswa.2013.10.014
   2015, EUR J OPER RES, V245, P542, DOI DOI 10.1016/J.EJOR.2015.03.011
NR 39
TC 33
Z9 35
U1 6
U2 62
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAY
PY 2019
VL 95
BP 55
EP 66
DI 10.1016/j.sysarc.2019.03.005
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA HV5XT
UT WOS:000466059100006
DA 2024-07-18
ER

PT J
AU Chen, B
   Li, X
   Zhou, XH
AF Chen, Bo
   Li, Xi
   Zhou, Xuehai
TI Model checking of MARTE/CCSL time behaviors using timed I/O automata
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE UML/MARTE/CCSL; Timed IO automata; Timing behaviors
AB Modelling and Analysis of Real-time and Embedded systems (MARTE) as a domain-specific language is widely used for designing, analysing, and the building of cyber physical systems (CPS). It also provides CCSL as a purely declarative language for expressing logical and chronometric constraints on clocks. Although MARTE/CCSL is powerful expressively, it lacks formal semantics-based language support for describing and analysing. Semantic support, such as timed Input/Output automata not only provides modelling and analysis of timing behaviors, it also provides modelling of the Input/Output behaviors in a direct sense compared to timed automata. The Input/Output behavior can verify the casual relationship between components, one of the most important behaviors is the fairness between components. Thus, to improve the capacity of modeling and verification of the MARTE/CCSL behavior model, we present a method to use MARTE/CCSL as a high level specification language for modelling, then mapping MARTE/CCSL behavior model to timed Input/Output automata, then using an integrated tool (UPPAAL-TIGA) to verify the safety, liveness, and fairness thereof. Finally, we demonstrate the proposed transformation method using a Telerobot control system of real-time systems.
C1 [Chen, Bo; Li, Xi; Zhou, Xuehai] Univ Sci & Technol China, Software Sch Engn, Hefei 230051, Anhui, Peoples R China.
C3 Chinese Academy of Sciences; University of Science & Technology of
   China, CAS
RP Chen, B (corresponding author), Univ Sci & Technol China, Software Sch Engn, Hefei 230051, Anhui, Peoples R China.
EM chenbo2008@ustc.edu.cn
RI Zhou, Xuehai/AAO-1104-2021
FU Suzhou Scientific Research Program [SYG201731]; National Natural Science
   Foundation of China [61772482, 61303206]
FX This work was supported by the Suzhou Scientific Research Program (No.
   SYG201731), and supported by the National Natural Science Foundation of
   China under Grant (No.61772482, 61303206).
CR Andalam S, 2014, IEEE T COMPUT, V63, P1600, DOI 10.1109/TC.2013.28
   Andre C., 2008, THESIS
   Arnold A, 1998, LECT NOTES COMPUT SC, V1420, P26
   Behrmann G, 2007, LECT NOTES COMPUT SC, V4590, P121
   Behrmann G, 2006, INT CONF QUANT EVAL, P125
   Chuanlin Huang, 2015, Journal of Software, V10, P56
   DeAntoni J, 2012, LECT NOTES COMPUT SC, V7304, P34, DOI 10.1007/978-3-642-30561-0_4
   Douglass B. P., 1999, OBJECTS FRAMEWORKS P
   Huafeng Yu, 2010, Proceedings of the 2010 13th IEEE International Symposium on Object and Component-Oriented Real-Time Distributed Computing Workshops (ISORCW Workshops 2010). Volume II: Workshops, P145, DOI 10.1109/ISORCW.2010.10
   Jin X, 2007, USIC 2007: PROCEEDINGS OF THE SEVENTH INTERNATIONAL CONFERENCE ON QUALITY SOFTWARE, P90
   Lynch N.A, 1988, INTRO INPUTOUTPUT AU
   Mallet F., 2012, 2012 23rd IEEE International Symposium on Rapid System Prototyping (RSP 2012), P86, DOI 10.1109/RSP.2012.6380695
   Mallet F., 2012, CLOCK CONSTRAINT SPE
   Mallet F, 2015, SCI COMPUT PROGRAM, V106, P78, DOI 10.1016/j.scico.2015.03.001
   Suryadevara J, 2013, LECT NOTES COMPUT SC, V8137, P1, DOI 10.1007/978-3-642-40561-7_1
   Yin L, 2011, 2011 16TH IEEE INTERNATIONAL CONFERENCE ON ENGINEERING OF COMPLEX COMPUTER SYSTEMS (ICECCS), P65, DOI 10.1109/ICECCS.2011.14
NR 16
TC 7
Z9 8
U1 0
U2 12
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2018
VL 88
BP 120
EP 125
DI 10.1016/j.sysarc.2018.06.002
PG 6
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA GQ9BF
UT WOS:000442060200012
DA 2024-07-18
ER

PT J
AU Kao, CH
   Hsieh, CH
   Chu, YF
   Kuang, YT
   Yang, CK
AF Kao, Chiun-How
   Hsieh, Chih-Hung
   Chu, Yu-Feng
   Kuang, Yu-Ting
   Yang, Chuan-Kai
TI Using data visualization technique to detect sensitive information
   re-identification problem of real open dataset
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Data de-identification; Data visualization; Privacy preserving;
   Personally identifiable information; Sensitive personal information
ID PRIVACY-PRESERVING VISUALIZATION
AB With plenty valuable information, open data are often deemed as great assets to academia or industry. In spite of some de-identification processing that most of data owners will perform before releasing the data, the more datasets are opened to public, the more likely personal privacy will be exposed. According to previous real case studies, even though the personally identifiable information has been de-identified, sensitive personal information could still be uncovered by heterogeneous or cross-domain data joining operations. The involved privacy re-identification processes are usually too complicated or obscure to be realized by data owners, not to mention that this problem will be more severe as the scale of data will get larger and larger. For preventing the leakage of sensitive information, this paper shows how to use a novel visualization analysis tool for open data de identification (ODD Visualizer) to verify whether there exists sensitive information leakage problem in the target datasets. The high effectiveness that the ODD Visualizer can provide mainly comes from implementing a scalable computing platform as well as developing an efficient data visualization technique. Our demonstrations show that the ODD Visualizer can indeed uncover real vulnerability of record linkage attacks among open datasets available on the Internet.
C1 [Kao, Chiun-How; Yang, Chuan-Kai] Natl Taiwan Univ Sci & Technol, Dept Informat Management, Taipei, Taiwan.
   [Hsieh, Chih-Hung; Chu, Yu-Feng; Kuang, Yu-Ting] Inst Informat Ind, Taipei, Taiwan.
   [Kao, Chiun-How] Acad Sinica, Inst Stat, Taipei, Taiwan.
C3 National Taiwan University of Science & Technology; Academia Sinica -
   Taiwan
RP Hsieh, CH (corresponding author), Inst Informat Ind, Taipei, Taiwan.
EM maokao@stat.sinica.edu.tw; chhsieh@iii.org.tw; leon@iii.org.tw;
   ytkuang@iii.org.tw; ckyang@cs.ntust.edu.tw
OI Kao, Chiun-How/0000-0001-6735-0441
CR Andrienko G., 2012, ADV LOCATION BASED S, P239, DOI 10.1007/978-3-642-24198-7_16
   Andrienko N, 2013, P EUROVA INT WORKSH
   [Anonymous], 2000, CARN MELL U DAT PRIV
   Chou J.-K., 2017, P IEEE PAC VIS S PAC
   Chou J. -K., 2016, SA 2016 SIGGRAPH ASI, P1, DOI [DOI 10.1145/3002151.3002153, 10.1145/3002151.3002153]
   Dasgupta A., 2014, P IEEE VIS WORKSH VI
   Dasgupta A, 2013, COMPUT GRAPH FORUM, V32, P35, DOI 10.1111/cgf.12142
   Dasgupta A, 2011, IEEE T VIS COMPUT GR, V17, P2241, DOI 10.1109/TVCG.2011.163
   Kao C. H., 2016, P 2016 INT WORKSH CO
   Machanavajjhala A, 2007, ACM T KNOWL DISCOV D, V1, P1, DOI DOI 10.1145/1217299.1217302
   Manyika J., 2013, Open data: Unlocking innovation and performance with liquid information, P21
   Meyerson A, 2004, P 23 ACM SIGMOD SIGA, P223
   Prasser F, 2015, Medical Data Privacy Handbook, DOI [DOI 10.1007/978-3-319-23633-96, DOI 10.1007/978-3-319-23633-9_6]
   Sweeney L, 2002, INT J UNCERTAIN FUZZ, V10, P557, DOI 10.1142/S0218488502001648
   Tanner A, HARVARD PROFESSOR RE
   Wu H.-M., 2008, Handbook of data visualization, P681
   Wu HM, 2010, COMPUT STAT DATA AN, V54, P767, DOI 10.1016/j.csda.2008.09.029
NR 17
TC 8
Z9 8
U1 0
U2 8
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2017
VL 80
BP 85
EP 91
DI 10.1016/j.sysarc.2017.09.009
PG 7
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FL0EB
UT WOS:000413883100008
DA 2024-07-18
ER

PT J
AU Ali, A
   Kim, KH
AF Ali, Amjad
   Kim, Kyong Hoon
TI Cluster-based multicore real-time mixed-criticality scheduling
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Mixed-criticality; Fixed-priority; Cluster scheduling; Multicore
   processors; Real-time systems
ID BOUNDS
AB Cluster-based scheduling is recently gaining importance to be applied to mixed-criticality real-time systems on multicore processors platform. In this approach, the cores are grouped into clusters, and tasks that are partitioned among different clusters are scheduled by global scheduler in each cluster. This research work introduces a new cluster-based task allocation scheme for the mixed-criticality real-time task sets on multicore processors. For task allocation, smaller clusters sizes (sub-clusters) are used for mixed-criticality tasks in low criticality mode, while relatively larger cluster sizes are used for high criticality tasks in high criticality mode. In this research paper, the mixed-criticality task set is allocated to clusters using worst-fit heuristic. The tasks from each cluster are also allocated to its sub-clusters, using the same worst-fit heuristic. A fixed-priority response time analysis approach based on Audsley's approach is used for the schedulability analysis of tasks in each cluster and sub-cluster. If the high criticality job is not completed after its worst case execution time in low mode, then the system is switched to high criticality mode. After mode switch, all the low criticalities tasks are discarded and only high criticality tasks are further executed in high criticality mode. Simulation results indicate that the percentage of schedulable task sets significantly increases under cluster scheduling as compared to partitioned and global mixed-criticality scheduling schemes. (C) 2017 Elsevier B.V. All rights reserved.
C1 [Ali, Amjad; Kim, Kyong Hoon] Gyeongsang Natl Univ, Dept Informat, 501 Jinju Daero, Jinju 660701, South Korea.
C3 Gyeongsang National University
RP Kim, KH (corresponding author), Gyeongsang Natl Univ, Dept Informat, 501 Jinju Daero, Jinju 660701, South Korea.
EM amjad@uswat.edu.pk; khkim@gnu.ac.kr
RI Kim, Sun/GSN-4867-2022
FU Basic Science Research Program through the National Research Foundation
   of Korea (NRF) - Ministry of Science, ICI & Future Planning
   [NRF-2015R1A1A1A05001369]; "Human Resources Program in Energy
   Technology" of the Korea Institute of Energy and Resources Technology
   Evaluation & Planning (KETEP) - Ministry of Trade, Industry Energy
   [20174030201440]
FX This research was partly supported by Basic Science Research Program
   through the National Research Foundation of Korea (NRF) funded by the
   Ministry of Science, ICI & Future Planning (No.
   NRF-2015R1A1A1A05001369), and by "Human Resources Program in Energy
   Technology" of the Korea Institute of Energy and Resources Technology
   Evaluation & Planning (KETEP) funded by the Ministry of Trade, Industry
   & Energy (No. 20174030201440).
CR Andersson B, 2001, 22ND IEEE REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P193, DOI 10.1109/REAL.2001.990610
   [Anonymous], 2008, IEEE SEM
   [Anonymous], 1991, TECH REP
   AUDSLEY N, 1993, SOFTWARE ENG J, V8, P284, DOI 10.1049/sej.1993.0034
   Baruah S, 2004, IEEE T COMPUT, V53
   Baruah S. K., 2011, Proceedings of the 2011 IEEE 32nd Real-Time Systems Symposium (RTSS 2011), P34, DOI 10.1109/RTSS.2011.12
   Baruah S, 2014, REAL-TIME SYST, V50, P142, DOI 10.1007/s11241-013-9184-2
   Baruah S, 2012, IEEE T COMPUT, V61, P1140, DOI 10.1109/TC.2011.142
   Baruah SK, 2011, LECT NOTES COMPUT SC, V6942, P555, DOI 10.1007/978-3-642-23719-5_47
   BARUAH SK, 2010, P 16 IEEE REAL TIM E
   Bastoni A., 2010, P RTSS
   Bastoni Andrea., 2010, P 6 INT WORKSHOP OPE, P33
   Bertogna M., 2007, THESIS
   Calandrino JM, 2007, EUROMICRO, P247, DOI 10.1109/ECRTS.2007.81
   Davis RI, 2011, ACM COMPUT SURV, V43, DOI 10.1145/1978802.1978814
   DHALL SK, 1978, OPER RES, V26, P127, DOI 10.1287/opre.26.1.127
   Dorin F, 2010, REAL-TIME SYST, V46, P305, DOI 10.1007/s11241-010-9107-4
   Easwaran A, 2009, REAL-TIME SYST, V43, P25, DOI 10.1007/s11241-009-9073-x
   Ekberg P., 2013, BOUNDING SHAPING DEM
   Ekberg P., 2012, P ECRTS
   Gu C., 2014, P DATE14
   Guan N, 2009, REAL TIM SYST SYMP P, P387, DOI 10.1109/RTSS.2009.11
   Guo Z., 2015, RTNS
   Guo ZF, 2014, J ANAL METHODS CHEM, V2014, DOI 10.1155/2014/281342
   Kelly O. R., 2011, P 10 IEEE INT C TRUS
   Li H., 2010, P 31 IEEE REAL TIM S
   Li H., 2012, P ECRTS
   Liu J., 2000, Real-Time Systems
   López JM, 2003, REAL-TIME SYST, V24, P5, DOI 10.1023/A:1021749005009
   Massa E, 2014, EUROMICRO, P291, DOI 10.1109/ECRTS.2014.19
   Nan Guan, 2011, Proceedings of the 2011 IEEE 32nd Real-Time Systems Symposium (RTSS 2011), P13, DOI 10.1109/RTSS.2011.10
   Nelissen G., 2012, ECRTS12
   Nelissen G, 2011, IEEE INT CONF EMBED, P15, DOI 10.1109/RTCSA.2011.57
   Pathan, 2012, P ECRTS
   Qi X., 2010, P RTCSA
   Qi XA, 2011, REAL-TIME SYST, V47, P253, DOI 10.1007/s11241-011-9121-1
   Regnier P., 2011, Proceedings of the 2011 IEEE 32nd Real-Time Systems Symposium (RTSS 2011), P104, DOI 10.1109/RTSS.2011.17
   Shin I, 2008, P 20 EUR C REAL TIM
   Socci D., 2013, ECRTS
   Vestal S, 2007, RTSS 2007: 28TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P239, DOI 10.1109/RTSS.2007.47
   Zhu D., 2003, P 24 IEEE REAL TIM S, P142
   Zhu D., 2009, TECHNICAL REPORT
NR 42
TC 7
Z9 7
U1 0
U2 5
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2017
VL 79
BP 45
EP 58
DI 10.1016/j.sysarc.2017.07.001
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FH9MB
UT WOS:000411534800006
DA 2024-07-18
ER

PT J
AU Zhang, WB
   Han, GJ
   Feng, YX
   Lloret, J
AF Zhang, Wenbo
   Han, Guangjie
   Feng, Yongxin
   Lloret, Jaime
TI IRPL: An energy efficient routing protocol for wireless sensor networks
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Wireless sensor network; IPRL; Clustering algorithm; Topology control
   model; Ring domain; Optimal forwarding communication area
ID RPL; ARCHITECTURE
AB This study aims to overcome the disadvantages of the original RPL (IPv6 Routing Protocol for Low power and Lossy networks) routing protocol (RPL including problems with energy consumption and energy load balance). We developed a relatively balanced RPL - the improved protocol (IRPL). This protocol is based on an efficient clustering algorithm and an effective topology control model of the loop domain communication route. The clustering algorithm can be used to calculate the optimal number of cluster heads by assumption of the network model. Combined with the clustering probability model and the node competition mechanism, the cluster head node in the wireless sensor network was used to complete the clustering process. In the topology control model, the wireless sensor network was divided into concentric rings with equal areas. Nodes determined the best network route, depending on different levels of ring domain and the optimal forwarding communication area defined in this study. Simulation results indicate that the IRPL routing protocol can reduce overall network energy consumption, balance network energy consumption, and prolong network lifetime. (C) 2017 Elsevier B.V. All rights reserved.
C1 [Zhang, Wenbo; Feng, Yongxin] Shenyang Ligong Univ, Sch Informat Sci & Engn, Shenyang 110159, Peoples R China.
   [Han, Guangjie] Hohai Univ, Dept Informat & Commun Engn, Changzhou 213022, Peoples R China.
   [Lloret, Jaime] Univ Politecn Valencia, Integrated Management Coastal Res Inst, Valencia, Spain.
C3 Shenyang Ligong University; Hohai University; Universitat Politecnica de
   Valencia
RP Han, GJ (corresponding author), Hohai Univ, Dept Informat & Commun Engn, Changzhou 213022, Peoples R China.
EM zhangwenbo@yeah.net; hanguangjie@gmail.com; fengyongxin@263.net;
   jlloret@dcom.upv.es
RI Han, Guangjie/AAE-1496-2019; Lloret, Jaime/H-3994-2013
OI Han, Guangjie/0000-0002-6921-7369; Lloret, Jaime/0000-0002-0862-0533
FU National Natural Science Foundation of China [61572172]; New Century
   Program for Excellent Talents of the Ministry of Education of China,
   Liaoning province innovation group project [LT2011005]; Shenyang Ligong
   University Computer Science and Technology Key Discipline Open
   Foundation; Liaoning fourth batch of distinguished professor project;
   Fundamental Research Funds for the Central Universities [2016B10714];
   Qing Lan Project; Liaoning BaiQianWan Talents Program
FX This paper is sponsored by the National Natural Science Foundation of
   China under Grant (61572172), the New Century Program for Excellent
   Talents of the Ministry of Education of China, Liaoning province
   innovation group project (LT2011005), the Shenyang Ligong University
   Computer Science and Technology Key Discipline Open Foundation
   (2012,2013), Liaoning fourth batch of distinguished professor project
   (2014), the Fundamental Research Funds for the Central Universities
   (2016B10714), Qing Lan Project and Liaoning BaiQianWan Talents Program.
CR Accettura N., 2011, Proceedings of the 2011 IEEE International Conference on Mechatronics (ICM), P767, DOI 10.1109/ICMECH.2011.5971218
   Aibin C., 2012, INF SYST NETWORK, V1, P7
   Ancillotti E, 2013, IEEE COMMUN MAG, V51, P75, DOI 10.1109/MCOM.2013.6400442
   [Anonymous], 2013, INTERNET THINGS SMAR, DOI DOI 10.1007/978-3-642-40316-3_
   Banerjee I, 2014, COMPUT ELECTR ENG, V40, P291, DOI 10.1016/j.compeleceng.2013.04.027
   Gaddour Olfa, 2014, Proceedings of the 2014 9th IEEE International Symposium on Industrial Embedded Systems (SIES 2014), P200, DOI 10.1109/SIES.2014.6871205
   Gaddour O, 2012, COMPUT NETW, V56, P3163, DOI 10.1016/j.comnet.2012.06.016
   Gnawali O., 2010, MINIMUM RAN IN PRESS
   Gonizzi P, 2013, INT WIREL COMMUN, P1400, DOI 10.1109/IWCMC.2013.6583761
   Guo P, 2014, J INTERNET TECHNOL, V15, P929, DOI 10.6138/JIT.2014.15.6.05
   HAKEEM SAA, 2015, MIDDLE-EAST J SCI RE, V23, P1639, DOI DOI 10.5829/idosi.mejsr.2015.23.08.22418
   Han GJ, 2016, IEEE COMMUN SURV TUT, V18, P2220, DOI 10.1109/COMST.2016.2544751
   Han GJ, 2016, COMPUT NETW, V101, P19, DOI 10.1016/j.comnet.2015.12.014
   Han GJ, 2015, WIREL COMMUN MOB COM, V15, P1957, DOI 10.1002/wcm.2468
   Han GJ, 2013, IET INFORM SECUR, V7, P97, DOI 10.1049/iet-ifs.2012.0052
   Heinzelman WB, 2002, IEEE T WIREL COMMUN, V1, P660, DOI 10.1109/TWC.2002.804190
   Heurtefeux K, 2013, 2013 6TH JOINT IFIP WIRELESS AND MOBILE NETWORKING CONFERENCE (WMNC 2013)
   Iova O, 2015, AD HOC NETW, V29, P45, DOI 10.1016/j.adhoc.2015.01.020
   Iova O, 2013, 2013 IEEE 24TH INTERNATIONAL SYMPOSIUM ON PERSONAL, INDOOR, AND MOBILE RADIO COMMUNICATIONS (PIMRC), P2098, DOI 10.1109/PIMRC.2013.6666490
   Kermajani H. R., 2011, 2011 IEEE Symposium on Computers and Communications (ISCC 2011), P937, DOI 10.1109/ISCC.2011.5983962
   Kim H.S., 2015, IEEE INT C SENS COMM
   Kim HS, 2017, IEEE T MOBILE COMPUT, V16, P964, DOI 10.1109/TMC.2016.2585107
   Krishnan P, 2004, IEEE INFOCOM SER, P1001
   Liu AF, 2012, COMPUT NETW, V56, P1951, DOI 10.1016/j.comnet.2012.01.023
   Liu Fang-ai, 2014, Application Research of Computers, V31, P3434, DOI 10.3969/j.issn.1001-3695.2014.11.053
   [刘志 LIU Zhi], 2008, [通信学报, Journal on Communications], V29, P104
   Pannuto P., 2013, P 1 INT WORKSH EN NE, P17
   Ren F., 2011, IEEE T PARALL DISTR, V22, P2391
   Sharma R., 2015, INDIAN J SCI TECHNOL, V8
   Shen J, 2015, J INTERNET TECHNOL, V16, P171
   Shujun L., 2014, J CHANGCHUN U SCI TE, V37, P151
   Thubert P., 2010, RPL OBJECTI IN PRESS
   Xie SD, 2014, WIRELESS PERS COMMUN, V78, P231, DOI 10.1007/s11277-014-1748-5
   Yan Xin-fang, 2014, Journal of Zhengzhou University Engineering Science, V35, P47, DOI 10.3969/j.issn.1671-6833.2014.06.012
   Yimei K., 2012, AUTOMATION J, V4, P543
   Yu JG, 2012, AEU-INT J ELECTRON C, V66, P54, DOI 10.1016/j.aeue.2011.05.002
   Zhang YH, 2016, CHINA COMMUN, V13, P16, DOI 10.1109/CC.2016.7559071
   Zhibo W., 2013, J ZHEJIANG U SCI, V14, P27
   Zhu CS, 2014, WIREL COMMUN MOB COM, V14, P19, DOI 10.1002/wcm.1219
   Zongjie Z., 2014, HIGHLIGHTS SCIENCEPA, V7, P715
NR 40
TC 30
Z9 30
U1 0
U2 9
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD APR
PY 2017
VL 75
SI SI
BP 35
EP 49
DI 10.1016/j.sysarc.2017.03.006
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA EU7MQ
UT WOS:000401219300004
DA 2024-07-18
ER

PT J
AU García-Valls, M
   Casimiro, A
   Reiser, HP
AF Garcia-Valls, Marisol
   Casimiro, Antonio
   Reiser, Hans P.
TI A few open problems and solutions for software technologies for
   dependable distributed systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
ID ARCHITECTURE
AB Software technologies are of paramount importance in the current and upcoming systems. In certain application domains, their design has to fit a difficult equation involving not only the expected functionality, but also broader dependable characteristics, Functional and non-functional characteristics have to adhere to requirements such as openness, adaptation, device heterogeneity, energy, or footprint. In this paper, we present a few challenges in some selected areas around the theme of software technologies for dependable distributed systems. These selected areas are real-time, security in software forensics, and adaptation for cyber-physical systems from the perspective of the middleware. This serves as a context for the special issue in which this paper is contained, that gathers a set of valuable contributions in topics related to these domains. Lastly, we present a set of contributions that are part of this special issue that approach the problem from different perspectives. (C) 2017 Elsevier B.V. All rights reserved.
C1 [Garcia-Valls, Marisol] Univ Carlos III Madrid, Av Univ 30, Leganes 28911, Madrid, Spain.
   [Casimiro, Antonio] Univ Lisbon, LaSIGE, Fac Ciencias, Ed C6,Piso 3, P-1749016 Lisbon, Portugal.
   [Reiser, Hans P.] Univ Passau, Innstr 43, D-94034 Passau, Germany.
C3 Universidad Carlos III de Madrid; Universidade de Lisboa; University of
   Passau
RP García-Valls, M (corresponding author), Univ Carlos III Madrid, Av Univ 30, Leganes 28911, Madrid, Spain.
EM mvalls@it.uc3m.es; casim@ciencias.ulisboa.pt; hr@sec.uni-passau.de
RI Garcia-Valls, Marisol/D-6064-2013; Reiser, Hans P./GSN-4104-2022;
   Casimiro, Antonio/M-4810-2013; Reiser, Hans P./ABE-1027-2020
OI Garcia-Valls, Marisol/0000-0003-2383-5310; Reiser, Hans
   P./0000-0002-2815-5747; Casimiro, Antonio/0000-0002-5522-5739; Reiser,
   Hans P./0000-0002-2815-5747
CR Abdi F., 2016, IEEE CERTS, P47
   An K, 2014, J SYST ARCHITECT, V60, P757, DOI 10.1016/j.sysarc.2014.01.009
   [Anonymous], 2011, P 8 ACM INT WORKSH V
   Casimiro Antonio, 2014, Proceedings of the 2014 9th IEEE International Symposium on Industrial Embedded Systems (SIES 2014), P228, DOI 10.1109/SIES.2014.6871208
   Dender G., 2012, J INTERNET SERV APPL, V3, P41
   FARUQUE MA, 2015, P 10 INT C HARDW SOF, P30
   Figura R, 2017, J SYST ARCHITECT, V73, P28, DOI 10.1016/j.sysarc.2016.11.012
   Valls MG, 2013, IEEE T IND INFORM, V9, P228, DOI 10.1109/TII.2012.2198662
   Garcia-Valls M., 2017, 32 ACM SIGAPP S APPL, DOI [10.1145/3019612.3019741, DOI 10.1145/3019612.3019741]
   Garcia-Valls M., 2017, ACM SIGBED REV
   García-Valls M, 2014, J SYST ARCHITECT, V60, P726, DOI 10.1016/j.sysarc.2014.07.004
   Huber M, 2016, EURASIP J INF SECUR, DOI 10.1186/s13635-016-0041-4
   Jablkowski B, 2017, J SYST ARCHITECT, V73, P17, DOI 10.1016/j.sysarc.2016.11.001
   Kim KD, 2012, P IEEE, V100, P1287, DOI 10.1109/JPROC.2012.2189792
   Kopetz H, 2016, I C DEPENDABLE SYST, P162, DOI 10.1109/DSN-W.2016.15
   Netto HV, 2017, J SYST ARCHITECT, V73, P53, DOI 10.1016/j.sysarc.2016.12.007
   Papp D., 2015, 13 ANN C PRIV SEC TR, P145
   Pires R., 2016, P ACM MIDDL C TRENT
   Ravi S., 2004, ACM T EMBEDDED COMPU, V3
   Schmidt D., 2000, IEEE COMPUT MAG
   Sha L, 2001, IEEE SOFTWARE, V18, P20
   Sirkunan J, 2017, J SYST ARCHITECT, V73, P42, DOI 10.1016/j.sysarc.2016.12.006
   Steiner W, 2016, ELEKTROTECH INFORMAT, V133, P310, DOI 10.1007/s00502-016-0438-2
   Stoicescu M, 2017, J SYST ARCHITECT, V73, P6, DOI 10.1016/j.sysarc.2016.12.005
   Taubmann B., 2016, DFRWS EU 2016 ANN C
   Veríssimo P, 2002, IEEE T COMPUT, V51, P916, DOI 10.1109/TC.2002.1024739
   Yoon MK, 2013, IEEE REAL TIME, P21, DOI 10.1109/RTAS.2013.6531076
NR 27
TC 2
Z9 2
U1 0
U2 4
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD FEB
PY 2017
VL 73
SI SI
BP 1
EP 5
DI 10.1016/j.sysarc.2017.01.007
PG 5
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA EO8QX
UT WOS:000396956100001
DA 2024-07-18
ER

PT J
AU Hu, W
   Shi, QS
   Wang, YH
   Zhang, K
   Liu, J
   Liu, XM
   Guo, H
AF Hu, Wei
   Shi, Qingsong
   Wang, Yonghao
   Zhang, Kai
   Liu, Jun
   Liu, Xiaoming
   Guo, Hong
TI An efficient task mapping algorithm with power-aware optimization for
   network on chip
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT 17th IEEE International Conference on High Performance Computing and
   Communications (HPCC) / 12th IEEE International Conference on Embedded
   Software and Systems (ICESS)
CY AUG 24-26, 2015
CL New York, NY
SP IEEE
DE Power consumption; Mapping algorithm; Communication; Network on chip
ID ON-CHIP
AB More and more cores are integrated onto a single chip to improve the performance and reduce the power consumption of CPU without the increased frequency. The cores are connected by lines and organized as a network, which is called network on chip (NOC) as the promising paradigm of the processor design. However, it is still a challenge to enhance performance with lower power consumption. The core issue is how to map the tasks to the different cores to take full advantages of the on-chip network. In this paper, we proposed a novel mapping algorithm with power-aware optimization for NOC. The traffic of the tasks will be analyzed. The tasks of the same application with high communication with the others will be mapped to the on-chip network as neighborhoods. And then the tasks of different applications are mapped to the cores step by step. The mapping of the tasks and the cores is computed at run-time dynamically and implement online. The experimental results showed that this proposed algorithm can reduce the power consumption in communication and the performance enhanced. (C) 2016 Elsevier B.V. All rights reserved.
C1 [Hu, Wei; Zhang, Kai; Liu, Jun; Liu, Xiaoming; Guo, Hong] Wuhan Univ Sci & Technol, Coll Comp Sci & Technol, Wuhan 430065, Hubei, Peoples R China.
   [Hu, Wei; Zhang, Kai; Liu, Jun; Liu, Xiaoming; Guo, Hong] Hubei Prov Key Lab Intelligent Informat Proc & Re, Wuhan 430065, Hubei, Peoples R China.
   [Shi, Qingsong] Zhejiang Univ, Coll Comp Sci, Hangzhou 310027, Zhejiang, Peoples R China.
   [Wang, Yonghao] Birmingham City Univ, Fac Comp Engn & Built Environm, Ctr Digital Media Technol, Birmingham, W Midlands, England.
C3 Wuhan University of Science & Technology; Zhejiang University;
   Birmingham City University
RP Hu, W (corresponding author), Wuhan Univ Sci & Technol, Coll Comp Sci & Technol, Wuhan 430065, Hubei, Peoples R China.; Hu, W (corresponding author), Hubei Prov Key Lab Intelligent Informat Proc & Re, Wuhan 430065, Hubei, Peoples R China.
EM huwei@wust.edu.cn
RI Liu, Xiaoming/AFF-8698-2022
OI Liu, Xiaoming/0000-0003-3467-5607; Wang, Yonghao/0000-0002-4924-2508
CR Ascia G, 2004, INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS, P182
   Barcelos D, 2007, SBCCI2007: 20TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, P282
   Benini L, 2002, COMPUTER, V35, P70, DOI 10.1109/2.976921
   Bertozzi D, 2005, IEEE T PARALL DISTR, V16, P113, DOI 10.1109/TPDS.2005.22
   Bjerregaard T, 2006, ACM COMPUT SURV, V38, P1, DOI 10.1145/1132952.1132953
   Carvalho E, 2007, P IEEE RAP SYST PROT, P34
   Chang KC, 2008, ACM T DES AUTOMAT EL, V13, DOI 10.1145/1297666.1297678
   Chou CL, 2008, DES AUT TEST EUROPE, P1074
   Dally WJ, 2001, DES AUT CON, P684, DOI 10.1109/DAC.2001.935594
   Dick R. P., 2006, P 4 INT C HARDW SOFT, P46
   Ho WH, 2003, NINTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, P377, DOI 10.1109/HPCA.2003.1183554
   Hsiu P.C., P 9 ACM INT C EMB SO, P79
   Hu JC, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P234, DOI 10.1109/DATE.2004.1268854
   Ivanov A, 2005, IEEE DES TEST COMPUT, V22, P399, DOI 10.1109/MDT.2005.111
   Khaira MS, 1999, TWELFTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, P157, DOI 10.1109/ICVD.1999.745141
   Liu C, 2004, INT TEST CONF P, P1369
   Liu C, 2012, INT CONFER PARA, P23
   Mak T., 2009, P 7 IEEEACM INT C HA, P119
   Marculescu R, 2009, IEEE T COMPUT AID D, V28, P3, DOI 10.1109/TCAD.2008.2010691
   Meindl JD, 1996, IEEE CIRCUIT DEVIC, V12, P19, DOI 10.1109/101.544447
   Murali S, 2005, ASIA S PACIF DES AUT, P27, DOI 10.1145/1120725.1120737
   Olukotun K, 1996, ACM SIGPLAN NOTICES, V31, P2, DOI 10.1145/248209.237140
   Pastrnak M, 2006, PROC SPIE, V6077, DOI 10.1117/12.641631
   Schor L., P 2012 INT C COMP AR, P71
   Srinivasan K, 2005, I CONF VLSI DESIGN, P623, DOI 10.1109/ICVD.2005.113
   Taktak S, 2008, ACM T DES AUTOMAT EL, V13, DOI 10.1145/1297666.1297672
   Taylor MB, 2005, IEEE T PARALL DISTR, V16, P145, DOI 10.1109/TPDS.2005.24
   Vermeulen B, 2003, IEEE COMMUN MAG, V41, P74, DOI 10.1109/MCOM.2003.1232240
   Wang Y, 2011, ACM T DES AUTOMAT EL, V16, DOI 10.1145/1929943.1929946
   Wu J., 2002, Conference Proceedings of the 2002 International Conference on SUPERCOMPUTING, P67, DOI 10.1145/514191.514204
   Zhang DS, 2012, ACM T ARCHIT CODE OP, V8, DOI 10.1145/2086696.2086726
NR 31
TC 5
Z9 5
U1 0
U2 10
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2016
VL 70
SI SI
BP 48
EP 58
DI 10.1016/j.sysarc.2016.04.006
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA EC3XS
UT WOS:000388061000006
OA Green Accepted
DA 2024-07-18
ER

PT J
AU Zhao, QL
   Gu, ZH
   Yao, M
   Zeng, HB
AF Zhao, Qingling
   Gu, Zonghua
   Yao, Min
   Zeng, Haibo
TI HLC-PCP: A resource synchronization protocol for certifiable mixed
   criticality scheduling
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Mixed-Criticality Scheduling; Priority Ceiling Protocol; Resource
   sharing
AB Today's safety-critical Cyber-Physical Systems (CPS) often need to integrate multiple diverse applications with varying levels of importance, or criticality. Mixed-Criticality Scheduling (MCS) has been proposed with the objectives of achieving certification at multiple criticality levels and efficient utilization of hardware resources. Current work on MCS typically assumes tasks at different criticality levels are independent and do not share any resources (data). We propose HLC-PCP (Highest-Locker Criticality, Priority-Ceiling Protocol), which extends the well-known Priority Ceiling Protocol (PCP) to be applicable to AMC (Adaptive Mixed Criticality), a variant of MCS. We present methods for worst-case blocking time computation with HLC-PCP, used for schedulability analysis of AMC with resource sharing, for both the dual-criticality model and the general multi-criticality model. (C) 2016 Elsevier B.V. All rights reserved.
C1 [Zhao, Qingling; Gu, Zonghua; Yao, Min] Zhejiang Univ, Coll Comp Sci, Hangzhou, Peoples R China.
   [Zeng, Haibo] Virginia Tech, Dept ECE, Blacksburg, VA USA.
C3 Zhejiang University; Virginia Polytechnic Institute & State University
RP Gu, ZH (corresponding author), Zhejiang Univ, Coll Comp Sci, Hangzhou, Peoples R China.
EM zgu@zju.edu.cn
RI Gu, Zonghua/IWD-6576-2023
OI Gu, Zonghua/0000-0003-4228-2774
FU National Natural Science Foundation of China [61272127, 61471165,
   61572164]
FX This project is supported by National Natural Science Foundation of
   China (Grants No. 61272127, No. 61471165 and No. 61572164).
CR Audsley NC, 2001, INFORM PROCESS LETT, V79, P39, DOI 10.1016/S0020-0190(00)00165-4
   Baruah Sanjoy, 2010, Proceedings of the 16th IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS 2010), P13, DOI 10.1109/RTAS.2010.10
   Baruah S. K., 2011, Proceedings of the 2011 IEEE 32nd Real-Time Systems Symposium (RTSS 2011), P34, DOI 10.1109/RTSS.2011.12
   Baruah SK, 2011, LECT NOTES COMPUT SC, V6942, P555, DOI 10.1007/978-3-642-23719-5_47
   Bini E, 2005, REAL-TIME SYST, V30, P129, DOI 10.1007/s11241-005-0507-9
   Bini E, 2008, REAL-TIME SYST, V39, P5, DOI 10.1007/s11241-006-9010-1
   Brandenburg BB, 2014, REAL TIM SYST SYMP P, P196, DOI 10.1109/RTSS.2014.37
   Burns A., 2013, Dept. Comput. Sci., Univ. York, Tech. Rep., P1
   Burns Alan., 2013, Mixed criticality systems-a review. pages, P1
   Buttazzo GC, 2011, HARD REAL-TIME COMPUTING SYSTEMS: PREDICTABLE SCHEDULING ALGORITHMS AND APPLICATIONS, THIRD EDITION, P1, DOI 10.1007/978-1-14614-0676-1
   Davis RI, 2013, IEEE INT CONF EMBED, P1, DOI 10.1109/RTCSA.2013.6732198
   Fleming T., 2013, P WORKSH MIX CRIT SY
   Giannopoulou G, 2013, 2013 PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE (EMSOFT)
   Goodenough J.B., 1988, PRIORITY CEILING PRO, V8
   Gu CC, 2013, IEEE INT CONF EMBED, P247, DOI 10.1109/RTCSA.2013.6732225
   Haque MA, 2014, IEEE REAL TIME, P63, DOI 10.1109/RTAS.2014.6925991
   Huang H.-M., 2012, MCFLOW MIDDLEWARE MI
   Lakshmanan K, 2011, IEEE REAL TIME, P47, DOI 10.1109/RTAS.2011.13
   Lyons Anna, 2014, WORKSH MIX CRIT SYST, P9
   Nan Guan, 2011, Proceedings of the 2011 IEEE 32nd Real-Time Systems Symposium (RTSS 2011), P13, DOI 10.1109/RTSS.2011.10
   Rajkumar R., 2012, SYNCHRONIZATION TEAL, V151
   Santy F, 2012, EUROMICRO, P155, DOI 10.1109/ECRTS.2012.39
   Su H, 2014, 2014 IEEE 20TH INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS (RTCSA)
   Su H, 2013, DES AUT TEST EUROPE, P147
   Vestal S, 2007, RTSS 2007: 28TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P239, DOI 10.1109/RTSS.2007.47
   Yun Wang, 1999, Proceedings Sixth International Conference on Real-Time Computing Systems and Applications. RTCSA'99 (Cat. No.PR00306), P328, DOI 10.1109/RTCSA.1999.811269
   Zhao QL, 2013, IEEE INT CONF EMBED, P227, DOI 10.1109/RTCSA.2013.6732223
   Zhao QL, 2014, IEEE EMBED SYST LETT, V6, P8, DOI 10.1109/LES.2013.2273352
NR 28
TC 6
Z9 6
U1 0
U2 9
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAY-JUN
PY 2016
VL 66-67
BP 84
EP 99
DI 10.1016/j.sysarc.2016.01.008
PG 16
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DP0KM
UT WOS:000378178700007
DA 2024-07-18
ER

PT J
AU Wu, W
   Yang, XM
   Liu, K
   Liu, YG
   Yan, BY
   Hua, H
AF Wu, Wei
   Yang, Xiaomin
   Liu, Kai
   Liu, Yiguang
   Yan, Binyu
   Hua, Hua
TI A new framework for remote sensing image super-resolution: Sparse
   representation-based method by processing dictionaries with multi-type
   features
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Super-resolution; Remote sensing images; Dictionary interpreting; Sparse
   representation
AB Remote sensing images play an important role in many practical applications, however, due to the physical limitations of remote sensing devices, it is difficult to obtain images at an expecting high resolution level. Acquiring high-resolution(HR) images from the original low-resolution(LR) ones with super-resolution(SR) methods has always been an attractive proposition in embedded systems including various kinds of tablet PC and smart phone. SR methods based on sparse representation have been successfully used in processing remote sensing images, however, they have two major problems in common. First, they use only one type of image features to represent the low resolution(LR) images. However, one single type of features cannot accurately represent an image due to the diverse structures of the image, as a result, artifacts would be produced simultaneously. Second, many dictionary learning methods try to build a universal dictionary with only one single type of features. However, apparently, a dictionary with a single type of features is not enough to capture the different structures of a remote sensing image, without any doubt, the resultant image would turn out to be a poor one. To overcome the problems above, we propose a new framework for remote sensing image super resolution: sparse representation-based SR method by processing dictionaries with multi-type features. First, in order to represent the remote sensing image more accurately, different types of features are extracted from images. Second, to achieve a better performance, various dictionaries with multi-type features are learned to capture the essential structures of the image. Then, it's proposed to adaptively control the weights of the high resolution(HR) patches obtained by different dictionaries. Numerous experiments validate that this proposed framework brings better results in terms of both objective quantitation and visual perception than other compared algorithms. (C) 2015 Elsevier B.V. All rights reserved.
C1 [Wu, Wei; Yang, Xiaomin; Liu, Yiguang; Yan, Binyu; Hua, Hua] Sichuan Univ, Coll Elect & Informat Engn, Chengdu 610064, Sichuan, Peoples R China.
   [Liu, Kai] Sichuan Univ, Sch Elect Engn & Informat, Chengdu 610064, Sichuan, Peoples R China.
C3 Sichuan University; Sichuan University
RP Yang, XM (corresponding author), Sichuan Univ, Coll Elect & Informat Engn, Chengdu 610064, Sichuan, Peoples R China.
EM arielyang@scu.edu.cn
RI yang, xiao/HJI-7815-2023; Zhou, Jing/IVH-8073-2023; zhang,
   yueqi/JXM-4287-2024; Liu, Kai/IST-6808-2023; Liu, Yiguang/C-6404-2011
OI Wu, Wei/0000-0001-5769-9340
FU National Natural Science Foundation of China [61271330, 61411140248];
   Science and Technology Plan of Sichuan Province [2014GZ0005]; Scientific
   Research Foundation for the Returned Overseas Chinese Scholars, State
   Education Ministry; National Science Foundation for Postdoctoral
   Scientists of China [2014M552357]
FX The research is sponsored by the National Natural Science Foundation of
   China (nos. 61271330, 61411140248), the Science and Technology Plan of
   Sichuan Province (no. 2014GZ0005), the Scientific Research Foundation
   for the Returned Overseas Chinese Scholars, State Education Ministry,
   and the National Science Foundation for Postdoctoral Scientists of China
   (no. 2014M552357).
CR Baker S, 2002, IEEE T PATTERN ANAL, V24, P1167, DOI 10.1109/TPAMI.2002.1033210
   Ben XY, 2013, NEUROCOMPUTING, V120, P577, DOI 10.1016/j.neucom.2013.04.012
   Ben XY, 2012, NEUROCOMPUTING, V97, P44, DOI 10.1016/j.neucom.2012.06.022
   Demirel H, 2011, IEEE T GEOSCI REMOTE, V49, P1997, DOI 10.1109/TGRS.2010.2100401
   Du B, 2015, SIGNAL PROCESS, V110, P244, DOI 10.1016/j.sigpro.2014.08.018
   Du B, 2014, IEEE T GEOSCI REMOTE, V52, P6844, DOI 10.1109/TGRS.2014.2303895
   Guo K, 2012, IEEE T IMAGE PROCESS, V21, P615, DOI 10.1109/TIP.2011.2165290
   Hu MG, 2009, SENSORS-BASEL, V9, P8669, DOI 10.3390/s91108669
   Jeon G, 2009, IEEE T CIRC SYST VID, V19, P842, DOI 10.1109/TCSVT.2009.2017309
   Jeon G, 2009, INFORM SCIENCES, V179, P2194, DOI 10.1016/j.ins.2009.01.044
   Leung B, 2011, IEEE T IMAGE PROCESS, V20, P1885, DOI 10.1109/TIP.2011.2107524
   Li F, 2010, IEEE T GEOSCI REMOTE, V48, P1270, DOI 10.1109/TGRS.2009.2031636
   Liu WR, 2013, NEUROCOMPUTING, V120, P645, DOI 10.1016/j.neucom.2013.04.002
   Lu X., P IEEE C COMP VIS PA
   Su CY, 2005, PATTERN RECOGN, V38, P813, DOI 10.1016/j.patcog.2004.11.007
   Merino MT, 2007, IEEE T GEOSCI REMOTE, V45, P1446, DOI 10.1109/TGRS.2007.893271
   van Ouwerkerk JD, 2006, IMAGE VISION COMPUT, V24, P1039, DOI 10.1016/j.imavis.2006.02.026
   Wang S., P IEEE C COMP VIS PA
   Wu W, 2011, J ELECTRON IMAGING, V20, DOI 10.1117/1.3580750
   Wu W, 2011, IMAGE VISION COMPUT, V29, P394, DOI 10.1016/j.imavis.2011.02.001
   Yang JC, 2010, IEEE T IMAGE PROCESS, V19, P2861, DOI 10.1109/TIP.2010.2050625
   Yang X., ACM INT C P SERIES
   Zhang K., P IEEE C COMP VIS PA
   Zhang KB, 2012, IEEE T IMAGE PROCESS, V21, P4544, DOI 10.1109/TIP.2012.2208977
   Zhang L, 2006, IEEE T IMAGE PROCESS, V15, P2226, DOI 10.1109/TIP.2006.877407
   Zhang LP, 2010, IEEE T GEOSCI REMOTE, V48, P2633, DOI 10.1109/TGRS.2010.2040284
   Zhang P., 2013, OPT INT J LIGHT ELEC, V126
   Zhang YX, 2015, IEEE T GEOSCI REMOTE, V53, P1346, DOI 10.1109/TGRS.2014.2337883
NR 28
TC 22
Z9 27
U1 2
U2 34
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAR
PY 2016
VL 64
BP 63
EP 75
DI 10.1016/j.sysarc.2015.11.005
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DM9QZ
UT WOS:000376702100007
DA 2024-07-18
ER

PT J
AU Liang, TY
   Li, HF
   Lin, YJ
   Chen, BS
AF Liang, Tyng-Yeu
   Li, Hung-Fu
   Lin, Yu-Jie
   Chen, Bi-Shing
TI A Distributed PTX Virtual Machine on Hybrid CPU/GPU Clusters
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT Workshop on Computer Architecture, Embedded Systems, SoC, and VLSI/EDA /
   International Computer Symposium (ICS)
CY DEC 12-14, 2014
CL Taichung, TAIWAN
SP Minist Educ ROC, Dept Informat & Technol Educ, Minist Sci & Technol ROC, Comp Soc Republ China, Taiwan Assoc Cloud Comp, Tunghai Univ, Tunghai Univ, Dept Comp Sci, Minist Educ
DE Hybrid CPU/GPU cluster; CUDA; PTX; Virtual machine; Software unified
   memory
ID SHARED-MEMORY
AB Hybrid CPU/GPU cluster recently has drawn lots of attention from high performance computing because of excellent execution performance and energy efficiency. Many supercomputing sites in the newest TOP 500 and Green 500 are built by hybrid CPU/GPU clusters instead of CPU clusters. However, the programming complexity of hybrid CPU/GPU clusters is so high such that most of users usually hesitate to move toward to this new cluster computing platform. To resolve this problem, we propose a distributed PTX virtual machine called BigGPU on heterogeneous clusters in this paper. As named, this virtual machine physically is a distributed system which is aimed at parallel re-compiling and executing the PTX codes by aggregating CPUs and GPUs available in a computational cluster. With the support of this virtual machine, users can regard a hybrid CPU/GPU as a single large-scale GPU. Consequently, they can develop applications by using only CUDA without combining MPI and multithreading APIs while can simultaneously use distributed CPUs and GPUs for resolving the same problem. Moreover, they need not handle the problem of load balance among heterogeneous processors and the constraints of device memory and thread configuration existing in physical GPUs because BigGPU supports large-scale virtual device memory space and thread configuration. On the other hand, we have evaluated the execution performance of BigGPU in this paper. Our experimental results have shown that BigGPU indeed can effectively exploit the computational power of CPUs and GPUs for enhancing the execution performance of user's CUDA programs. (C) 2015 Elsevier B.V. All rights reserved.
C1 [Liang, Tyng-Yeu; Li, Hung-Fu; Lin, Yu-Jie; Chen, Bi-Shing] Natl Kaohsiung Univ Appl Sci, Dept Elect Engn, Kaohsiung 80778, Taiwan.
C3 National Kaohsiung University of Science & Technology
RP Liang, TY (corresponding author), Natl Kaohsiung Univ Appl Sci, Dept Elect Engn, Kaohsiung 80778, Taiwan.
EM lty@mail.ee.kuas.edu.tw; sunneo@hpds.ee.kuas.edu.tw;
   jaredlin@hpds.ee.kuas.edu.tw; kkbilly@hpds.ee.kuas.edu.tw
RI yujie, lin/P-8141-2019
OI yujie, lin/0000-0002-1709-5267
CR Abandah GA, 1998, IEEE T PARALL DISTR, V9, P206, DOI 10.1109/71.663946
   [Anonymous], 2015, PARALLEL THREAT EXEC
   [Anonymous], 2015, CUDA PROGRAMMING GUI
   Bershad B. N., 1993, Digest of Papers. COMPCON Spring '93 (Cat. No.93CH3251-6), P528, DOI 10.1109/CMPCON.1993.289730
   Bershad Brian N., 1991, CMUCS91170
   CARTER JB, 1995, J PARALLEL DISTR COM, V29, P219, DOI 10.1006/jpdc.1995.1119
   Chang JB, 2006, J SUPERCOMPUT, V37, P145, DOI 10.1007/s11227-006-5483-x
   Changmin Lee, 2012, 2012 16th Workshop on Interaction between Compilers and Computer Architectures (INTERACT), P33, DOI 10.1109/INTERACT.2012.6339624
   Cox AL, 1999, FIFTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, P279, DOI 10.1109/HPCA.1999.744380
   Diamos G, 2010, PACT 2010: PROCEEDINGS OF THE NINETEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P353, DOI 10.1145/1854273.1854318
   Friedman R, 1997, SOFTWARE PRACT EXPER, V27, P929, DOI 10.1002/(SICI)1097-024X(199708)27:8<929::AID-SPE113>3.0.CO;2-#
   Gharachorloo K., 1990, Proceedings. The 17th Annual International Symposium on Computer Architecture (Cat. No.90CH2887-8), P15, DOI 10.1109/ISCA.1990.134503
   Gropp W, 1996, PARALLEL COMPUT, V22, P789, DOI 10.1016/0167-8191(96)00024-5
   Hu W., 1999, P HIGH PERF COMP NET, P463
   Iftode L, 1998, THEOR COMPUT SYST, V31, P451, DOI 10.1007/s002240000097
   Keleher Pete, 1995, J PARALLEL DISTRIB C, V29, P29
   Lattner C, 2004, INT SYM CODE GENER, P75, DOI 10.1109/CGO.2004.1281665
   Li K., 1988, Proceedings of the 1988 International Conference on Parallel Processing, P94
   Liang TY, 2007, FUTURE GENER COMP SY, V23, P547, DOI 10.1016/j.future.2006.10.003
   Liang Tyng-Yeu, 2012, P 25 IEEE INT C ADV, P141
   Lin YC, 1997, IEEE T COMMUN, V45, P527, DOI 10.1109/26.592551
   Owens JD, 2007, COMPUT GRAPH FORUM, V26, P80, DOI 10.1111/j.1467-8659.2007.01012.x
   Prabhakar R, 2012, LECT NOTES COMPUT SC, V7484, P415, DOI 10.1007/978-3-642-32820-6_42
   Sato Mitsuhisa., 1999, EWOMP 99, P32
   Speight E, 1997, PROCEEDINGS OF THE USENIX WINDOWS NT WORKSHOP, P95
   Stone JE, 2010, COMPUT SCI ENG, V12, P66, DOI 10.1109/MCSE.2010.69
   Stratton JA, 2008, LECT NOTES COMPUT SC, V5335, P16, DOI 10.1007/978-3-540-89740-8_2
   Stumm M., 1989, IEEE COMPUT, V23, P54
NR 28
TC 7
Z9 10
U1 1
U2 5
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2016
VL 62
BP 63
EP 77
DI 10.1016/j.sysarc.2015.10.003
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA DE9XJ
UT WOS:000370992900007
DA 2024-07-18
ER

PT J
AU Wang, Y
   Li, KL
   Li, KQ
AF Wang, Yan
   Li, Kenli
   Li, Keqin
TI Minimizing write operation for multi-dimensional DSP applications via a
   two-level partition technique with complete memory latency hiding
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Chip multiprocessor (CMP); Memory latency; Multi-dimensional DSP
   application; Partition technique; Schedule length; Scratchpad memory
   (SPM); Write operation
AB Most scientific and digital signal processing (DSP) applications are recursive or iterative. The execution of these applications on a chip multiprocessor (CMP) encounters two challenges. First, as most of the digital signal processing applications are both computation intensive and data intensive, an inefficient scheduling scheme may generate huge amount of write operation, cost a lot of time, and consume significant amount of energy. Second, because CPU speed has been increased dramatically compared with memory speed, the slowness of memory hinders the overall system performance. In this paper, we develop a Two-Level Partition (TLP) algorithm that can minimize write operation while achieving full parallelism for multi-dimensional DSP applications running on CMPs which employ scratchpad memory (SPM) as on-chip memory (e.g., the IBM Cell processor). Experiments on DSP benchmarks demonstrate the effectiveness and efficiency of the TLP algorithm, namely, the TLP algorithm can completely hide memory latencies to achieve full parallelism and generate the least amount of write operation to main memory compared with previous approaches. Experimental results show that our proposed algorithm is superior to all known methods, including the list scheduling, rotation scheduling, Partition Scheduling with Prefetching (PSP), and Iterational Retiming with Partitioning (IRP) algorithms. Furthermore, the TLP scheduling algorithm can reduce write operation to main memory by 45.35% and reduce the schedule length by 23.7% on average compared with the IRP scheduling algorithm, the best known algorithm. (C) 2015 Elsevier B.V. All rights reserved.
C1 [Wang, Yan; Li, Kenli; Li, Keqin] Hunan Univ, Coll Informat Sci & Engn, Changsha 410082, Hunan, Peoples R China.
   [Li, Keqin] SUNY Coll New Paltz, Dept Comp Sci, New Paltz, NY 12561 USA.
C3 Hunan University; State University of New York (SUNY) System; SUNY New
   Paltz
RP Li, KL (corresponding author), Hunan Univ, Coll Informat Sci & Engn, Changsha 410082, Hunan, Peoples R China.
EM bessie11@yeah.net; ikl@hnu.edu.cn; lik@newpaltz.edu
OI Xiao, Guoqing/0000-0001-5008-4829
FU National Natural Science Foundation of China [61133005, 61432005,
   61370095, 61472124, 61402400]
FX The authors would like to thank the two anonymous reviewers for their
   comments which have helped to improve the manuscript. The research was
   partially funded by the Key Program of National Natural Science
   Foundation of China (Grant Nos. 61133005, 61432005), and the National
   Natural Science Foundation of China (Grant Nos. 61370095, 61472124,
   61402400).
CR AGARWAL A, 1995, IEEE T PARALL DISTR, V6, P943, DOI 10.1109/71.466632
   AGARWAL V, 2000, P 27 INT S COMP ARCH
   Bai Ke, DATE 2013
   Bai Ke, 2013, CODES ISSS
   Baskaran M., ACM SIGPLAN PPOPP 20
   Chao L.F., 1992, INT C PAR PROC ST CH, pII 33
   Chen F, 2000, IEEE T PARALL DISTR, V11, P604, DOI 10.1109/71.862210
   DAHLGREN F, 1995, IEEE T PARALL DISTR, V6, P733, DOI 10.1109/71.395402
   Kahle JA, 2005, IBM J RES DEV, V49, P589, DOI 10.1147/rd.494.0589
   Lu Jing, DAC 2013
   Marongiu Andrea, 2012, DATE 2012, P105
   Panda Preeti Ranjan, P 1997 EUR DES TEST, P1066
   Passos NL, 1996, IEEE T PARALL DISTR, V7, P1150, DOI 10.1109/71.544356
   Philbin J, 1996, ACM SIGPLAN NOTICES, V31, P60, DOI 10.1145/248209.237151
   Qiu M., 2008, ACM GLSVLSI ORL FLOR
   Qureshi M.K., 2009, ISCA09 JUN 20 24 AUS
   Tcheun MK, 1997, PROC INT CONF PARAL, P306, DOI 10.1109/ICPP.1997.622660
   Tongsima S., 1998, International Journal of Parallel and Distributed Systems & Networks, V1, P204
   Udayakumaran Sumesh, 2006, ACM Transactions on Embedded Computing Systems (TECS), V5, P472
   Wang JQY, 1997, IEEE T CIRCUITS-II, V44, P741, DOI 10.1109/82.625008
   Wang Z, 2002, EURASIP J APPL SIG P, V2002, P926, DOI 10.1155/S1110865702205041
   Wang Z, 2001, ISSS'01: 14TH INTERNATIONAL SYMPOSIUM ON SYSTEM SYNTHESIS, P183, DOI 10.1109/ISSS.2001.957936
   Wang Z., 2000, P ACM 37 DES AUT C L
   WOLF ME, 1991, P ACM SIGPLAN C PROG, V2, P30
   Xue C., 2006, J EMBEDDED COMPUT JE
   Xue C., 2005, P 2005 ACM IEEE IFIP
   Xue Chun., 2006, ICPADS (1), P375
   Xue CJ, 2010, ACM T EMBED COMPUT S, V9, DOI 10.1145/1698772.1698780
   Zhou P., 2009, ISCA 09 AUST TEX US
NR 29
TC 0
Z9 0
U1 0
U2 6
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD FEB
PY 2015
VL 61
IS 2
BP 112
EP 126
DI 10.1016/j.sysarc.2015.02.001
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CE6RT
UT WOS:000351966500003
DA 2024-07-18
ER

PT J
AU Mubeen, S
   Mäki-Turja, J
   Sjöodin, M
AF Mubeen, Saad
   Maki-Turja, Jukka
   Sjodin, Mikael
TI MPS-CAN analyzer: Integrated implementation of response-time analyses
   for Controller Area Network
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Controller Area Network; Real-time networks; Schedulability analysis;
   Response-time analysis; Mixed messages; Buffer limitations
ID SCHEDULABILITY ANALYSIS; SCHEDULING THEORY
AB We present a new response-time analyzer for Controller Area Network (CAN) that integrates and implements a number of response-time analyses which address various transmission modes and practical limitations in the CAN controllers. The existing tools for the response-time analysis of CAN support only periodic and sporadic messages. They do not analyze mixed messages which are partly periodic and partly sporadic. These messages are implemented by several higher-level protocols based on CAN that are used in the automotive industry. The new analyzer supports periodic, sporadic as well as mixed messages. It can analyze the systems where periodic and mixed messages are scheduled with offsets. It also supports the analysis of all types of messages while taking into account several queueing policies and buffer limitations in the CAN controllers such as abortable or non-abortable transmit buffers. Moreover, the tool supports the analysis of mixed, periodic and sporadic messages in the heterogeneous systems where Electronic Control Units (ECUs) implement different types of queueing policies and have different types of buffer limitations in the CAN controllers. We conduct a case study of a heterogeneous application from the automotive domain to show the usability of the tool. Moreover, we perform a detailed evaluation of the implemented analyses. (C) 2014 Elsevier B.V. All rights reserved.
C1 [Mubeen, Saad; Maki-Turja, Jukka; Sjodin, Mikael] Malardalen Univ, Malardalen Real Time Res Ctr MRTC, Vasteras, Sweden.
   [Mubeen, Saad; Maki-Turja, Jukka] Arcticus Syst AB, Jarfalla, Sweden.
C3 Malardalen University
RP Mubeen, S (corresponding author), Malardalen Univ, Malardalen Real Time Res Ctr MRTC, Vasteras, Sweden.
EM saad.mubeen@mdh.se
RI Mubeen, Saad/HRB-4610-2023
FU Swedish Research Council (VR); Swedish Knowledge Foundation (KKS);
   Strategic Research Foundation (SSF); centre PROGRESS
FX This work is supported by the Swedish Research Council (VR) within the
   projects SynthSoft and TiPCES, the Swedish Knowledge Foundation (KKS)
   within the projects FEMMVA and EEMDEF, and the Strategic Research
   Foundation (SSF) with the centre PROGRESS. The authors would like to
   thank the industrial partners Arcticus Systems, BAE Systems Hagglunds
   and Volvo Construction Equipment (VCE), Sweden.
CR [Anonymous], 2008, AUTOSAR TECHN OV VER
   [Anonymous], 1993, 118981 ISO
   AUDSLEY N, 1993, SOFTWARE ENG J, V8, P284, DOI 10.1049/sej.1993.0034
   AUDSLEY NC, 1995, REAL-TIME SYST, V8, P173, DOI 10.1007/BF01094342
   Chen Y., 2011, P AS TEST S, P181, DOI DOI 10.1109/ATS.2011.40
   Davis R. I., 2012, Proceedings of the 2012 9th IEEE International Workshop on Factory Communication Systems (WFCS 2012), P33, DOI 10.1109/WFCS.2012.6242538
   Davis R. I., 2011, 23 EUR C REAL TIM SY
   Davis RI, 2007, REAL-TIME SYST, V35, P239, DOI 10.1007/s11241-007-9012-7
   Davis RI, 2013, REAL-TIME SYST, V49, P73, DOI 10.1007/s11241-012-9167-8
   Di Natale Marco, 2013, 18 IEEE C EM TECHN F
   DiNatale M, 2012, UNDERSTANDING AND USING THE CONTROLLER AREA NETWORK COMMUNICATION PROTOCOL: THEORY AND PRACTICE, P1, DOI 10.1007/978-1-4614-0314-2
   Hagglunds Controller Area Network (HCAN), 2009, NETW IMPL SPEC BAE S
   Hamann A., 2004, SYMTAS SYMBOLIC TIMI
   Hanninen K., 2008, 3 IEEE INT S IND EMB
   Henia R, 2005, IEE P-COMPUT DIG T, V152, P148, DOI 10.1049/ip-cdt:20045088
   JOSEPH M, 1986, COMPUT J, V29, P390, DOI 10.1093/comjnl/29.5.390
   Khan D., 2011, 16 IEEE C EM TECHN F
   Khan D. A., 2010, 2010 8th IEEE International Workshop on Factory Communication Systems (WFCS 2010), P207, DOI 10.1109/WFCS.2010.5548604
   Meschi A., 1996, Proceedings of the Eighth Euromicro Workshop on Real-Time Systems, P243, DOI 10.1109/EMWRTS.1996.557931
   Mubeen S., 2012, 17 IEEE C EM TECHN F
   Mubeen S., 2012, 9 IEEE INT WORKSH FA
   Mubeen S., 2013, 4 INT WORKSH AN TOOL
   Mubeen S., 2013, COMPUT SCI INF SYST, V1361-1384, P10
   Mubeen S., 2012, 7 IEEE INT S IND EMB
   Mubeen S., 2013, 18 IEEE C EM TECHN F
   Mubeen S., 2011, 16 IEEE C EM TECHN F
   Mubeen S., 2013, J SYST ARCHIT
   Natale M. D., 2006, P BRAZ WORKSH REAL T, P1
   Robert Bosch GmbH, 1991, CAN SPEC VERS 2 0 PO
   Sha L, 2004, REAL-TIME SYST, V28, P101, DOI 10.1023/B:TIME.0000045315.61234.1e
   Si L, 2009, 2009 INTERNATIONAL CONFERENCE ON NEW TRENDS IN INFORMATION AND SERVICE SCIENCE (NISS 2009), VOLS 1 AND 2, P400, DOI 10.1109/NISS.2009.35
   Szakaly A., 2003, THESIS CHALMERS U TE
   TINDELL KW, 1994, REAL TIM SYST SYMP P, P259
   Yomsi P., 2012, 9 IEEE INT WORKSH FA
NR 34
TC 12
Z9 12
U1 0
U2 5
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2014
VL 60
IS 10
BP 828
EP 841
DI 10.1016/j.sysarc.2014.05.001
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CA9XH
UT WOS:000349277600004
DA 2024-07-18
ER

PT J
AU Faiçal, BS
   Costa, FG
   Pessin, G
   Ueyama, J
   Freitas, H
   Colombo, A
   Fini, PH
   Villas, L
   Osório, FS
   Vargas, PA
   Braun, T
AF Faical, Bruno S.
   Costa, Fausto G.
   Pessin, Gustavo
   Ueyama, Jo
   Freitas, Heitor
   Colombo, Alexandre
   Fini, Pedro H.
   Villas, Leandro
   Osorio, Fernando S.
   Vargas, Patricia A.
   Braun, Torsten
TI The use of unmanned aerial vehicles and wireless sensor networks for
   spraying pesticides
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Architecture; Unmanned aerial vehicles; Control loop; Agricultural
   applications
AB The application of pesticides and fertilizers in agricultural areas is of crucial importance for crop yields. The use of aircrafts is becoming increasingly common in carrying out this task mainly because of their speed and effectiveness in the spraying operation. However, some factors may reduce the yield, or even cause damage (e.g., crop areas not covered in the spraying process, overlapping spraying of crop areas, applying pesticides on the outer edge of the crop). Weather conditions, such as the intensity and direction of the wind while spraying, add further complexity to the problem of maintaining control. In this paper, we describe an architecture to address the problem of self-adjustment of the UAV routes when spraying chemicals in a crop field. We propose and evaluate an algorithm to adjust the UAV route to changes in wind intensity and direction. The algorithm to adapt the path runs in the UAV and its input is the feedback obtained from the wireless sensor network (WSN) deployed in the crop field. Moreover, we evaluate the impact of the number of communication messages between the UAV and the WSN. The results show that the use of the feedback information from the sensors to make adjustments to the routes could significantly reduce the waste of pesticides and fertilizers. (C) 2014 Elsevier B.V. All rights reserved.
C1 [Faical, Bruno S.; Costa, Fausto G.; Ueyama, Jo; Freitas, Heitor; Colombo, Alexandre; Fini, Pedro H.; Osorio, Fernando S.] Univ Sao Paulo, Inst Math & Comp Sci ICMC, Sao Carlos, SP, Brazil.
   [Pessin, Gustavo] Vale Inst Technol, Belem, Para, Brazil.
   [Villas, Leandro] Univ Estadual Campinas, IC, Campinas, SP, Brazil.
   [Vargas, Patricia A.] Heriot Watt Univ, Sch Math & Comp Sci, Robot Lab, Edinburgh, Midlothian, Scotland.
   [Braun, Torsten] Univ Bern, Inst Comp Sci & Appl Math, Bern, Switzerland.
C3 Universidade de Sao Paulo; Instituto Tecnologico Vale Desenvolvimento
   Sustentavel; Universidade Estadual de Campinas; Heriot Watt University;
   University of Bern
RP Pessin, G (corresponding author), Vale Inst Technol, Belem, Para, Brazil.
EM bsfaical@icmc.usp.br; fausto@icmc.usp.br; gustavo.pessin@itv.org;
   joueyama@icmc.usp.br; heitorfv@icmc.usp.br;
   alexandre.colombo@icmc.usp.br; pedrofini@icmc.usp.br;
   leandro@ic.unicamp.br; fosorio@icmc.usp.br; p.a.vargas@hw.ac.uk;
   braun@iam.unibe.ch
RI Ueyama, Jo/HHN-1418-2022; Braun, Torsten/AAA-2592-2019; Faiçal, Bruno
   S./G-7359-2018; Osório, Fernando Santos/E-4435-2011; Pessin,
   Gustavo/A-8524-2013
OI Ueyama, Jo/0000-0002-5591-3750; Osório, Fernando
   Santos/0000-0002-6620-2794; Pessin, Gustavo/0000-0002-7411-9229; Braun,
   Torsten/0000-0001-5968-7108; S. Faical, Bruno/0000-0002-9866-3712;
   Vargas, Patricia A./0000-0002-3272-2521
FU CNPq; FAPESP [573963/2008-8, 08/57870-9]; Fundacao de Amparo a Pesquisa
   do Estado de Sao Paulo (FAPESP) [08/57870-9] Funding Source: FAPESP
FX The authors would like to acknowledge the financial support granted by
   CNPq and FAPESP to the INCT-SEC (National Institute of Science and
   Technology - Critical Embedded Systems - Brazil), processes ID
   573963/2008-8 and 08/57870-9. Also, the authors would like to
   acknowledge FAPESP, process ID 2012/22550-0 and RNP (National Research
   Network) - CIA2-RIO. The third author would like to acknowledge the
   Capes Foundation, Ministry of Education of Brazil, process BEX 4202-11-2
   and the eighth author would like to acknowledge CNPq, process ID
   473493/2013-6.
CR Abraham A, 2008, STUD COMPUT INTELL, V82, P1
   AHA DW, 1991, MACH LEARN, V6, P37, DOI 10.1023/A:1022689900470
   [Anonymous], 2010, EVOLVING INTELLIGENT
   [Anonymous], 2010, WIRELESS SENSOR NETW
   Arvidsson T, 2011, PEST MANAG SCI, V67, P586, DOI 10.1002/ps.2114
   Bekmezci I, 2013, AD HOC NETW, V11, P1254, DOI 10.1016/j.adhoc.2012.12.004
   Biswas S, 2004, ACM SIGCOMM COMP COM, V34, P69, DOI 10.1145/972374.972387
   Colesanti UM, 2007, PE-WASUN'07: PROCEEDINGS OF THE FOURTH ACM WORKSHOP ON PERFORMANCE EVALUATION OF WIRELESS AD HOC, SENSOR, AND UBIQUITOUS NETWORKS, P25, DOI 10.1145/1298197.1298203
   Corke P, 2010, P IEEE, V98, P1903, DOI 10.1109/JPROC.2010.2068530
   Costa FG, 2012, INT GEOSCI REMOTE SE, P5045, DOI 10.1109/IGARSS.2012.6352477
   Donkersley P, 2011, CROP PROT, V30, P931, DOI 10.1016/j.cropro.2011.03.020
   Doruchowski G, 2013, COMPUT ELECTRON AGR, V97, P27, DOI 10.1016/j.compag.2013.06.006
   Ehmke T., 2013, Crops Soils, V46, P4, DOI [DOI 10.2134/CS2013-46-6-1, 10.2134/cs2013-46-1-1., DOI 10.2134/CS2013-46-1-1]
   Erman AT, 2008, IEEE WIREL COMMUN, V15, P38, DOI 10.1109/MWC.2008.4749746
   Ester M., 1996, KDD-96 Proceedings. Second International Conference on Knowledge Discovery and Data Mining, P226
   Fritz B.K., 2011, PESTICIDE FORMULATIO, V1527, P261
   Gopel W., 2008, SENSORS CHEM BIOCH S
   Huang Y, 2009, APPL ENG AGRIC, V25, P803
   Kopke A., 2008, P 1 INT C SIM TOOLS
   Kriegel Hans-Peter., 2005, P 11 ACM SIGKDD INT, P672, DOI DOI 10.1145/1081870.1081955
   Li SQ, 2010, ELECTROCHEM SOC INTE, V19, P41, DOI 10.1149/2.F05104if
   Mallanda C., 2005, SIMULATING WIRELESS
   Mitchell T. M., 1997, MACHINE LEARNING
   Niculescu D, 2005, IEEE COMMUN MAG, V43, P116, DOI 10.1109/MCOM.2005.1404605
   Ruiz-Garcia L, 2009, SENSORS-BASEL, V9, P4728, DOI 10.3390/s90604728
   Shah RC, 2004, IEEE MILIT COMMUN C, P480
   Simi S., 2013, 2013 10 INT C WIR OP, P1, DOI DOI 10.1109/WOCN.2013.6616189
   Sujit PB, 2013, J INTELL ROBOT SYST, V69, P273, DOI 10.1007/s10846-012-9729-y
   Tortonesi M, 2012, IEEE COMMUN MAG, V50, P48, DOI 10.1109/MCOM.2012.6316775
   Valente J, 2011, SENSORS-BASEL, V11, P6088, DOI 10.3390/s110606088
   Varga A, 2001, MODELLING AND SIMULATION 2001, P319
   Viani F, 2011, RADIO SCI, V46, DOI 10.1029/2010RS004561
   Wehrle Klaus, 2005, MODELING TOOLS NETWO
   Westphal C, 2007, GLOB TELECOMM CONF, P4828
NR 34
TC 110
Z9 127
U1 4
U2 85
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD APR
PY 2014
VL 60
IS 4
BP 393
EP 404
DI 10.1016/j.sysarc.2014.01.004
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AG7QE
UT WOS:000335612100006
DA 2024-07-18
ER

PT J
AU Park, S
   Cha, J
   Kang, S
AF Park, Sungmin
   Cha, Jaehyuk
   Kang, Sooyong
TI Integrated write buffer management for solid state drives
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Flash memory; Write buffer; Log block; Flash translation layer;
   Solid-state disk; Storage device
ID FLASH; POLICY
AB NAND flash memory-based Solid State Drives (SSD) have many merits, in comparison to the traditional hard disk drives (HDD). However, random write within SSD is still far slower than sequential read/write and random read. There are two independent approaches for resolving this problem as follows: (1) using overprovisioning so that reserved portion of the physical memory space can be used as, for example, log blocks, for performance enhancement, and (2) using internal write buffer (DRAM or Non-Volatile RAM) within SSD. While log blocks are managed by the Flash Translation Layer (FTL), write buffer management has been treated separately from the FTL. Write buffer management schemes did not use the exact status of log blocks, and log block management schemes in FTL did not consider the behavior of the write buffer management scheme. This paper first demonstrates that log blocks and write buffers maintain a tight relationship, which necessitates integrated management to both of them. Since log blocks can also be viewed as another type of write buffer, we can manage both of them as an integrated write buffer. Then we propose an Integrated Write buffer Management scheme (IWM), which collectively manages both the write buffer and log blocks. The proposed scheme greatly outperforms previous schemes in terms of write amplification, block erase count, and execution time. (C) 2014 Elsevier B.V. All rights reserved.
C1 [Park, Sungmin; Cha, Jaehyuk; Kang, Sooyong] Hanyang Univ, Div Comp Sci & Engn, Seoul 133791, South Korea.
C3 Hanyang University
RP Kang, S (corresponding author), Hanyang Univ, Div Comp Sci & Engn, 222 Wangsimni Ro, Seoul 133791, South Korea.
EM sykang@hanyang.ac.kr
RI Cha, Jaeho/AAP-6886-2020
OI Cha, Jaehyuk/0000-0003-4869-901X
FU National Research Foundation of Korea (NRF) - Korean Government
   [2011-0029181]
FX This work was supported by the National Research Foundation of Korea
   (NRF), grant funded by the Korean Government. (No. 2011-0029181).
CR *AL ON CO, YET AN FLASH FIL SYS
   Chang L.P., 2002, P IEEE 8 REAL TIM EM
   GILL B. S., 2005, P USENIX C FIL STOR
   Gray J., 2007, FLASH DISK OPPORTUNI
   Gray J, 2007, J INVEST DERM SYMP P, V12, P1, DOI 10.1038/sj.jidsymp.5650045
   GUPTA A., 2009, P INT C ARCH SUPP PR
   Hu J., 2010, P INT S MOD AN SIM C
   Jo H, 2006, IEEE T CONSUM ELECTR, V52, P485, DOI 10.1109/TCE.2006.1649669
   Jung H, 2008, IEEE T CONSUM ELECTR, V54, P1215, DOI 10.1109/TCE.2008.4637609
   Kang J., 2006, P ACM C EMB SYST SOF
   Kang SY, 2009, IEEE T COMPUT, V58, P744, DOI 10.1109/TC.2008.224
   KIM H., 2008, P USENIX C FIL STOR
   Kim J, 2002, IEEE T CONSUM ELECTR, V48, P366
   Kwon H., 2010, P ACM INT C EMB SOFT
   Lee S., 2008, ACM SIGOPS OPERAT SY
   Lee SW, 2007, ACM T EMBED COMPUT S, V6, DOI 10.1145/1275986.1275990
   M-Systems, MEM TRANSL LAYER NAN
   Nokia & University of Szeged, UBIFS UBI FIL SYST
   Ou Yi, 2009, P INT WORKSH DAT MAN
   Paris Jehan-francois, 2000, P IEEE S MASS STOR S, P217
   Park S.Y., 2006, CASES 2006, DOI [10.1145/1176760.1176789, DOI 10.1145/1176760.1176789]
   *SAMS EL, 2006, 2GX8 BIT NAND FLASH
   Scott Watanabe, 2009, SOLARIS 10 ZFS ESSEN
   Seo D, 2008, IEEE T CONSUM ELECTR, V54, P1228, DOI 10.1109/TCE.2008.4637611
   Wei QS, 2011, IEEE S MASS STOR SYS
   Woodhouse D., JFFS JOURNALING FLAS
NR 26
TC 4
Z9 4
U1 0
U2 2
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD APR
PY 2014
VL 60
IS 4
BP 329
EP 344
DI 10.1016/j.sysarc.2014.01.005
PG 16
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AG7QE
UT WOS:000335612100002
DA 2024-07-18
ER

PT J
AU Wang, C
   Feng, XJ
   Li, X
   Zhou, XH
   Chen, P
AF Wang, Chao
   Feng, Xiaojing
   Li, Xi
   Zhou, Xuehai
   Chen, Peng
TI Colored Petri Net model with automatic parallelization on real-time
   multicore architectures
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Colored Petri Net (CPN); Task scheduling; Multiprocessor system-on-chip
   (MPSoC); Model based design
ID SUPPORT
AB This paper proposes a novel Colored Petri Net (CPN) based dynamic scheduling scheme, which aims at scheduling real-time tasks on multiprocessor system-on-chip (MPSoC) platforms. Our CPN based scheme addresses two key issues on task scheduling problems, dependence detecting and task dispatching. We model inter-task dependences using CPN, including true-dependences, output-dependences, anti-dependences and structural dependences. The dependences can be detected automatically during model execution. Additionally, the proposed model takes the checking of real-time constraints into consideration. We evaluated the scheduling scheme on the state-of-art FPGA based multiprocessor hardware system and modeled the system behavior using CPN tools. Simulations and state space analyses are conducted on the model. Experimental results demonstrate that our scheme can achieve 98.9% of the ideal speedup on a real FPGA based hardware prototype. (C) 2013 Elsevier B.V. All rights reserved.
C1 [Wang, Chao; Feng, Xiaojing; Li, Xi; Zhou, Xuehai; Chen, Peng] Univ Sci & Technol China, Sch Comp Sci, Hefei 215123, Peoples R China.
   [Wang, Chao; Feng, Xiaojing; Chen, Peng] USTC, Suzhou Inst, Suzhou, Peoples R China.
C3 Chinese Academy of Sciences; University of Science & Technology of
   China, CAS; Chinese Academy of Sciences; University of Science &
   Technology of China, CAS
RP Li, X (corresponding author), Univ Sci & Technol China, Sch Comp Sci, Room 421,Elect Bldg 3rd,West Campus USTC, Hefei 215123, Peoples R China.
EM llxx@ustc.edu.cn
RI Wang, Chao/X-3723-2019; Zhou, Xuehai/AAO-1104-2021
FU National Science Foundation of China [61379040, 61272131, 61202053];
   Jiangsu Provincial Natural Science Foundation [SBK201240198];
   Fundamental Research Funds for the Central Universities [WK0110000034];
   China Postdoctoral Science Foundation [2012M521252]
FX This work was supported by the National Science Foundation of China
   under Grants Nos. 61379040, 61272131, 61202053, Jiangsu Provincial
   Natural Science Foundation Grant No. SBK201240198, Fundamental Research
   Funds for the Central Universities No. WK0110000034, and China
   Postdoctoral Science Foundation Grant No. 2012M521252. The authors
   deeply appreciate many reviewers for their insightful comments and
   suggestions.
CR Abdeddaim Y., 2003, P PAR DISTR PROC S
   ALUR R, 1994, THEOR COMPUT SCI, V126, P183, DOI 10.1016/0304-3975(94)90010-8
   Alur R, 2004, THEOR COMPUT SCI, V318, P297, DOI 10.1016/j.tcs.2003.10.038
   [Anonymous], 2007, MESSAGE PASSING INTE
   Azgomi MA, 2010, FUTURE GENER COMP SY, V26, P1141, DOI 10.1016/j.future.2010.05.015
   Barreto R, 2004, INT FED INFO PROC, V150, P157
   Behrmann G., 2001, Hybrid Systems: Computation and Control. 4th International Workshop, HSCC 2001. Proceedings (Lecture Notes in Computer Science Vol.2034), P147
   Behrmann G., 2005, Performance Evaluation Review, V32, P34, DOI 10.1145/1059816.1059823
   Berekovic M, 2008, J SIGNAL PROCESS SYS, V50, P201, DOI 10.1007/s11265-007-0138-6
   Blej M, 2009, J COMPUT, V4, P641, DOI 10.4304/jcp.4.7.641-645
   BLUMOFE RD, 1995, SIGPLAN NOTICES, V30, P207
   Dagum L, 1998, IEEE COMPUT SCI ENG, V5, P46, DOI 10.1109/99.660313
   Dodd R., 2006, 2006 IEEE AIM 25 DIG, P1
   Eskinazi R., 2005, P 19 IEEE INT PAR DI, P330
   Etsion Y., 2010, MICR MICRO 2010 43 A, P89
   Hoheisel A., 2003, P 3 CRAC GRID WORKSH
   Jensen Kurt, 2007, International Journal on Software Tools for Technology Transfer, V9, P213, DOI 10.1007/s10009-007-0038-x
   Kroening D, 2005, THIRD ACM & IEEE INTERNATIONAL CONFERENCE ON FORMAL METHODS AND MODELS FOR CO-DESIGN, PROCEEDINGS, P101, DOI 10.1109/MEMCOD.2005.1487900
   Kumar S, 2007, CONF PROC INT SYMP C, P162, DOI 10.1145/1273440.1250683
   Kwok YK, 1999, ACM COMPUT SURV, V31, P406, DOI 10.1145/344588.344618
   Madhukar M., 1995, Proceedings of the Sixth International Workshop on Petri Nets and Performance Models (Cat. No.95TB100003), P73, DOI 10.1109/PNPM.1995.524317
   Neubauer F, 2006, FUTURE GENER COMP SY, V22, P6, DOI 10.1016/j.future.2005.08.002
   Sanchez D, 2010, ACM SIGPLAN NOTICES, V45, P311, DOI 10.1145/1735971.1736055
   Srba J, 2008, LECT NOTES COMPUT SC, V5215, P15, DOI 10.1007/978-3-540-85778-5_3
   Stratton JA, 2008, LECT NOTES COMPUT SC, V5335, P16, DOI 10.1007/978-3-540-89740-8_2
   Tavares E, 2006, INT FED INFO PROC, V225, P255
   Wang YZ, 2011, J SUPERCOMPUT, V56, P79, DOI 10.1007/s11227-009-0343-0
   Wawrzynek J, 2007, IEEE MICRO, V27, P46, DOI 10.1109/MM.2007.39
   Zuberek W.M., 1998, WORKSH PRACT US COL
NR 29
TC 16
Z9 18
U1 1
U2 13
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAR
PY 2014
VL 60
IS 3
SI SI
BP 293
EP 304
DI 10.1016/j.sysarc.2013.08.016
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AE3DI
UT WOS:000333856800006
DA 2024-07-18
ER

PT J
AU Valls, MG
   Val, PB
AF Garcia Valls, Marisol
   Basanta Val, Pablo
TI Comparative analysis of two different middleware approaches for
   reconfiguration of distributed real-time systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Reconfiguration; Distributed systems; Middleware; Real-time
ID FRAMEWORK
AB Software-based reconfiguration of distributed real-time systems is a complex problem with many sides to it ranging from system-wide concerns down to the intrinsic non-robust nature of the specific middleware layer and the used programming techniques. In a completely open distributed system, mixing reconfiguration and real-time is not possible; the set of possible target states can be very large threatening the temporal predictability of the reconfiguration process. Over the last years, middle ware solutions have appeared mainly for general purpose systems where efficient state transitions are sought for, but real-time properties are not considered. One of the few contributions to run-time software reconfiguration in distributed real-time environments has been the iLAND middleware, where the germ of a solution with high potential has been conceived and delivered in practice.(1) The key idea has been the fact that a set of bounds and limitations to the structure of systems and to their open nature needs to be imposed in order to come up with practical solutions. In this paper, the authors present the different sides of the problem of software reconfiguration from two complementary middleware perspectives comparing two strategies built inside distribution middleware. We highlight the lessons learned in the iLAND project aimed at service-based reconfiguration and compare it to our experience in the development of distributed real-time Java reconfiguration based on distributed tasks rescheduling. Authors also provide a language view of both solutions. Lastly, empirical results are shown that validate these solutions and compare them on the basis of different programming language realizations. Crown Copyright (C) 2013 Published by Elsevier B.V. All rights reserved.
C1 [Garcia Valls, Marisol; Basanta Val, Pablo] Univ Carlos III Madrid, Dept Ingn Telemat, Madrid, Spain.
C3 Universidad Carlos III de Madrid
RP Valls, MG (corresponding author), Univ Carlos III Madrid, Dept Ingn Telemat, Madrid, Spain.
EM mvalls@it.uc3m.es; pbasanta@it.uc3m.es
RI Garcia-Valls, Marisol/D-6064-2013; Basanta-Val, Pablo/F-6863-2016
OI Garcia-Valls, Marisol/0000-0003-2383-5310; Basanta-Val,
   Pablo/0000-0002-0522-9010
FU iLAND project [ARTEMIS-JU 100026]; ARTEMIS JTU Call 1; Spanish Ministry
   of Industry; ARTISTDesign NoE of the EU 7th Framework Programme
   [IST-2007-214373]; Spanish national project REM4VSS [TIN 2011-28339];
   "Salvador de Madariaga" Programme form the Ministry of Education of
   Spain [PRX12/00252]
FX This work has been partly supported by the iLAND project (ARTEMIS-JU
   100026) funded by the ARTEMIS JTU Call 1 and the Spanish Ministry of
   Industry (www.iland-artemis.org), ARTISTDesign NoE (IST-2007-214373) of
   the EU 7th Framework Programme, by the Spanish national project REM4VSS
   (TIN 2011-28339), and by the "Salvador de Madariaga" Programme form the
   Ministry of Education of Spain for funding of International Research
   Stays (PRX12/00252).
CR Anderson J.S., 2006, JTRES 06 P 4 INT WOR
   Andrus J., 2011, P 23 ACM S OP SYST P
   [Anonymous], 2012, ILAND REF IMPL INST
   [Anonymous], DISTRIBUTED EMBEDDED
   Arpinen T., 2012, J SYSTEMS ARCHITECTU, V58
   Basanta-Val P, 2011, IEEE T IND INFORM, V7, P750, DOI 10.1109/TII.2011.2166796
   Basanta-Val P., 2010, P IEEE RTAS IN PRESS
   Basanta-Val P., 2013, IEEE T IN PRESS  JAN, DOI DOI 10.1109/111.2013.2246172
   Basanta-Val P., WORKSH REAL TIM DIST, P9
   Bollella G, 2000, COMPUTER, V33, P47, DOI 10.1109/2.846318
   Bryan K., 2005, P IEEE REAL TIM EMB
   Campos JL, 2004, LECT NOTES COMPUT SC, V3063, P91
   Romero JC, 2014, SOFTWARE PRACT EXPER, V44, P889, DOI 10.1002/spe.2181
   Cardellini V, 2012, IEEE T SOFTWARE ENG, V38, P1138, DOI 10.1109/TSE.2011.68
   Casado R, 2013, J COMPUT SYST SCI, V79, P1057, DOI 10.1016/j.jcss.2013.01.020
   Coulson G., 2006, IEEE INT C MOB SENS
   de Miguel MA, 2002, INT WORKSH QUAL SERV, P161, DOI 10.1109/IWQoS.2002.1006584
   Demathieu S., 2008, OBJ OR REAL TIM DIST
   Di Natale M., 1994, P IEEE REAL TIM SYST
   DUFFIE NA, 1994, J MANUF SYST, V13, P94, DOI 10.1016/0278-6125(94)90025-6
   Valls MG, 2013, J SYST ARCHITECT, V59, P1414, DOI 10.1016/j.sysarc.2013.06.008
   Garcia Valls M., 2003, LNCS, V2596
   Valls MG, 2013, IEEE T IND INFORM, V9, P228, DOI 10.1109/TII.2012.2198662
   Valls MG, 2012, FUTURE GENER COMP SY, V28, P902, DOI 10.1016/j.future.2011.10.005
   Garcia-Valls M, 2006, LECT NOTES COMPUT SC, V3812, P329
   Garcia-Valls M., 2012, P INT WORKSH REAL TI
   Garcia-Valls M., IEEE T CONSUMER ELEC, V57
   Gutierrez J.C.P., 1998, IEEE REAL TIM SYST S
   Kajioka S, 2012, J COMPUT SYST SCI, V78, P1673, DOI 10.1016/j.jcss.2011.10.016
   Kopetz H, 2003, P IEEE, V91, P112, DOI 10.1109/JPROC.2002.805821
   KRAMER J, 1985, IEEE T SOFTWARE ENG, V11, P424, DOI 10.1109/TSE.1985.232231
   Lakshmanan K., P 2010 16 IEEE REAL
   Liu C.L., J ASS COMPUTING MACH, V20
   Menychtas A, 2009, FUTURE GENER COMP SY, V25, P779, DOI 10.1016/j.future.2008.11.001
   OMG, 2006, CORBA COMP MOD SPEC
   Otero C., 2003, QOS BASED RESOURCE M
   Pardo-Castellote G., 2003, DISTR COMP SYST WORK
   Quadri IR, 2012, J SYST ARCHITECT, V58, P178, DOI 10.1016/j.sysarc.2012.01.001
   Rasche A, 2008, ISORC 2008: 11TH IEEE SYMPOSIUM ON OBJECT/COMPONENT/SERVICE-ORIENTED REAL-TIME DISTRIBUTED COMPUTING - PROCEEDINGS, P322, DOI 10.1109/ISORC.2008.44
   Schmidt DC, 2000, COMPUTER, V33, P56, DOI 10.1109/2.846319
   Serrano-Torres R., 2013, IEEE INT C IND INF I
   Sun J., 1997, Fixed-Priority End-To-End Scheduling in Distributed Real-Time Systems
   TINDELL K, 1995, REAL-TIME SYST, V9, P147, DOI 10.1007/BF01088855
   Tucker Taft S., 1997, LNCS, V1246
   Val PB, 2009, IEEE T IND INFORM, V5, P289, DOI 10.1109/TII.2009.2026271
   Valls M. Garcia, 2009, P IEEE INT C EMB SOF
   Valls M. Garcia, 2013, INT J C IN PRESS JUL
   Vanneschi M, 2007, PARALLEL COMPUT, V33, P822, DOI 10.1016/j.parco.2007.08.001
   Verissimo P. E., 2006, SIGACT News, V37, P66, DOI 10.1145/1122480.1122497
   Williams D, 2011, P 3 USENIX WORKSH HO
   Xiang F., 2002, REAL TIM SYST S 2002
   Zhang YF, 2010, IEEE T PARALL DISTR, V21, P393, DOI 10.1109/TPDS.2009.67
NR 52
TC 19
Z9 20
U1 0
U2 8
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD FEB
PY 2014
VL 60
IS 2
BP 221
EP 233
DI 10.1016/j.sysarc.2013.08.010
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AB5WA
UT WOS:000331858200007
DA 2024-07-18
ER

PT J
AU Çelik, C
   Bazlamaçci, CF
AF Celik, Coskun
   Bazlamacci, Cuneyt F.
TI Energy and buffer aware application mapping for networks-on-chip with
   self similar traffic
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Networks-on-chip; Application mapping; Self similar traffic; Genetic
   algorithms
AB Networks-on-chip (NoC) is a promising on-chip communication paradigm that improves scalability and performance of System-on-Chips. NoC design flow contains many problems from different areas, such as networking, embedded design and computer architecture. Application mapping is one of these problems, which is generally considered in the form of a communication energy minimization problem. Self similarity is a traffic model that is used to characterize Ethernet and/or wide area network traffic, as well as on-chip network traffic. The present paper tackles the application mapping problem from a networking point of view using self similar traffic assumption and aims to find a mapping solution that improves network performance in terms of buffer utilization while simultaneously minimizing the total communication energy consumption. In this study, by using a self similar on-chip traffic characterization, an application mapping problem definition, which contains both energy and buffer utilization concerns is proposed. In order to solve this intractable problem, a genetic algorithm based solution is derived and implemented. Execution of the algorithm on different test cases has proven that such a mapping formulation avoids high buffer over utilizations while keeping the communication energy requirement still low. (C) 2013 Elsevier B.V. All rights reserved.
C1 [Celik, Coskun] Gazi Univ, Dept Elect & Elect Engn, TR-06570 Ankara, Turkey.
   [Bazlamacci, Cuneyt F.] Middle E Tech Univ, Dept Elect & Elect Engn, TR-06800 Ankara, Turkey.
C3 Gazi University; Middle East Technical University
RP Çelik, C (corresponding author), Gazi Univ, Dept Elect & Elect Engn, TR-06570 Ankara, Turkey.
EM ccelik@gazi.edu.tr; cuneytb@metu.edu.tr
OI Bazlamacci, Cuneyt F./0000-0001-8329-5147
CR [Anonymous], P IEEE COMP SOC ANN
   [Anonymous], 2006, Proceedings of the 14th IEEE International Symposium on Modeling, Analysis, and Simulation of Computer and Telecommunication Systems (MASCOTS'06), DOI DOI 10.1109/MASCOTS.2006.9
   [Anonymous], 2000, SELF SIMILAR NETWORK, DOI DOI 10.1002/047120644X
   Ascia G, 2004, INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS, P182
   Bjerregaard T, 2006, ACM COMPUT SURV, V38, P1, DOI 10.1145/1132952.1132953
   Celik C., 2012, P 20 EUR C PAR DISTR
   Chou CL, 2008, IEEE T COMPUT AID D, V27, P1866, DOI 10.1109/TCAD.2008.2003301
   Chou CL, 2008, PR IEEE COMP DESIGN, P164, DOI 10.1109/ICCD.2008.4751856
   Garey M.R., 1979, COMPUTERS INTRACTABI
   Hu J., 2005, IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, V24
   Hu JC, 2003, ASP-DAC 2003: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, P233, DOI 10.1109/ASPDAC.2003.1195022
   Khonsari A, 2008, PR IEEE COMP DESIGN, P150, DOI 10.1109/ICCD.2008.4751854
   Lee KM, 2006, IEEE T VLSI SYST, V14, P148, DOI 10.1109/TVLSI.2005.863753
   Lei T, 2003, EUROMICRO SYMPOSIUM ON DIGITAL SYSTEM DESIGN, PROCEEDINGS, P180
   LELAND WE, 1994, IEEE ACM T NETWORK, V2, P1, DOI 10.1109/90.282603
   Marculescu R, 2009, IEEE T COMPUT AID D, V28, P3, DOI 10.1109/TCAD.2008.2010691
   Murali S, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P896, DOI 10.1109/DATE.2004.1269002
   Murali S, 2004, DES AUT CON, P914, DOI 10.1145/996566.996809
   Murali S, 2005, ASIA S PACIF DES AUT, P27, DOI 10.1145/1120725.1120737
   NORROS I, 1994, QUEUEING SYST, V16, P387, DOI 10.1007/BF01158964
   Norros I., 1995, IEEE J SEL AREAS COM, V13
   Sahu PK, 2013, J SYST ARCHITECT, V59, P60, DOI 10.1016/j.sysarc.2012.10.004
   Scherrer A., 2008, MICROPROCESS MICROSY, P72
   Srinivasan K, 2005, ISLPED '05: PROCEEDINGS OF THE 2005 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P387, DOI 10.1109/LPE.2005.195552
   Srinivasan K, 2006, IEEE T VLSI SYST, V14, P407, DOI 10.1109/TVLSI.2006.871762
   Tan XH, 2007, IFIP INT C NETW PARA, P543, DOI 10.1109/NPC.2007.74
   Tosun S, 2011, J SYST ARCHITECT, V57, P69, DOI 10.1016/j.sysarc.2010.10.001
   Varatkar GV, 2004, IEEE T VLSI SYST, V12, P108, DOI 10.1109/TVLSI.2003.820523
   Yoo HJ, 2008, SYST-CHIP DES TECHNO, P3
   Zhang S, 2008, ISCSCT 2008: INTERNATIONAL SYMPOSIUM ON COMPUTER SCIENCE AND COMPUTATIONAL TECHNOLOGY, VOL 1, PROCEEDINGS, P667, DOI 10.1109/ISCSCT.2008.162
NR 30
TC 7
Z9 8
U1 0
U2 13
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2013
VL 59
IS 10
BP 1364
EP 1374
DI 10.1016/j.sysarc.2013.08.012
PN D
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 296QZ
UT WOS:000330201800019
DA 2024-07-18
ER

PT J
AU Chen, Z
   Qiu, MK
   Ming, Z
   Yang, LT
   Zhu, YX
AF Chen, Zhi
   Qiu, Meikang
   Ming, Zhong
   Yang, Laurence T.
   Zhu, Yongxin
TI Clustering scheduling for hardware tasks in reconfigurable computing
   systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Reconfigurable systems; Scheduling; Clustering scheduling strategy (CSS)
ID CO-SYNTHESIS; PLACEMENT; ALGORITHM; SPACE
AB Reconfigurable computing systems have been used widely in various areas due to their attractive features in low-power and high-precision. However, how to increase utilization and throughput while reducing configuration and execution time overheads on large-scale data has become a great challenge for reconfigurable computing systems. In this paper, we employ a directed acyclic graph (DAG) to represent the tasks in an application. With considerations of task dependencies and resource constraints that are not sufficiently studied in literature, we propose two clustering scheduling strategies to reduce the number of configurations and the execution time of applications, while enhancing the utilization of field programmable gate array (FPGA) devices: One is a heuristic scheduling strategy and the other is a dynamic programming scheduling strategy. Experimental results indicate that our dynamic programming scheduling strategy can significantly reduce the number of configurations and improve the FPGA utilization, compared to the heuristic scheduling strategy. (C) 2013 Elsevier B.V. All rights reserved.
C1 [Chen, Zhi; Qiu, Meikang] Univ Kentucky, Dept Elect & Comp Engn, Lexington, KY 40505 USA.
   [Chen, Zhi; Ming, Zhong] Shenzhen Univ, Coll Comp Sci & Software Engn, Shenzhen 518060, GD, Peoples R China.
   [Yang, Laurence T.] St Francis Xavier Univ, Dept Comp Sci, Antigonish, NS B2G 2W5, Canada.
   [Zhu, Yongxin] Shanghai Jiao Tong Univ, Sch Microelect, Shanghai 200240, Peoples R China.
C3 University of Kentucky; Shenzhen University; Saint Francis Xavier
   University - Canada; Shanghai Jiao Tong University
RP Ming, Z (corresponding author), Shenzhen Univ, Coll Comp Sci & Software Engn, Shenzhen 518060, GD, Peoples R China.
EM zch229@uky.edu; mqiu@engr.uky.edu; mingz@szu.edu.cn; ltyang@gmail.com;
   zhuyongxin@ic.sjtu.edu.cn
RI Laurence T. Yang, FCAE/AAA-1898-2019
OI Laurence T. Yang, FCAE/0000-0002-7986-4244
FU NSF [CNS-1249223]; NSFC [61071061, NSFC61170077, NSFGD:201213091 100198,
   10351806001000000]; Shen zhen ST proj.
FX This work was supported in part by the NSF CNS-1249223, NSFC 61071061 of
   Meikang Qiu; NSFC61170077, NSFGD:201213091 100198, 10351806001000000,
   Shen zhen S&T proj. of 2013 of Zhong Ming.
CR Ahmadinia A, 2003, 2003 IEEE INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), PROCEEDINGS, P359, DOI 10.1109/FPT.2003.1275776
   Ahmadinia A, 2007, IEEE T COMPUT, V56, P673, DOI 10.1109/TC.2007.1028
   Bazargan K, 2000, IEEE DES TEST COMPUT, V17, P68, DOI 10.1109/54.825678
   Compton K, 2002, ACM COMPUT SURV, V34, P171, DOI 10.1145/508352.508353
   Corment T.H., 2001, Introduction to Algorithms, V2nd
   Dave BP, 1999, IEEE T VLSI SYST, V7, P92, DOI 10.1109/92.748204
   Dick RP, 1998, IEEE T COMPUT AID D, V17, P920, DOI 10.1109/43.728914
   Elbirt A. J., 2000, FPGA'00. ACM/SIGDA International Symposium on Field Programmable Gate Arrays, P33, DOI 10.1145/329166.329176
   Gordon MI, 2002, ACM SIGPLAN NOTICES, V37, P291, DOI 10.1145/605432.605428
   Handa M, 2004, DES AUT CON, P960, DOI 10.1145/996566.996820
   Hsiung P., 2009, J EMBEDDED COMPUTING, V3, P53
   Huang M., 2010, J ACM T RECONFIGURAB, V3, P1
   Huelsbergen L., 2000, FPGA'00. ACM/SIGDA International Symposium on Field Programmable Gate Arrays, P105, DOI 10.1145/329166.329190
   Kapasi UJ, 2002, PR IEEE COMP DESIGN, P282, DOI 10.1109/ICCD.2002.1106783
   Kuon I, 2007, IEEE T COMPUT AID D, V26, P203, DOI 10.1109/TCAD.2006.884574
   Loo SM, 2006, INFORMS J COMPUT, V18, P151, DOI 10.1287/ijoc.1040.0106
   Madsen J, 1997, DES AUTOM EMBED SYST, V2, P195, DOI 10.1023/A:1008884219274
   Marconi T., 2008, P INT WORKSH APPL RE
   MEI B., 2000, Proceedings of ProRISC, P405
   Merino P., 1998, P IEEE S FPGAS CUST, P965
   Noguera J, 2002, CODES 2002: PROCEEDINGS OF THE TENTH INTERNATIONAL SYMPOSIUM ON HARDWARE/SOFTWARE CODESIGN, P205, DOI 10.1109/CODES.2002.1003626
   NOLLET V, 2003, P 17 INT S PAR DISTR
   Owens JD, 2002, PR IEEE COMP DESIGN, P295, DOI 10.1109/ICCD.2002.1106785
   Qiu M., 2007, IEEE ACM DESIGN AUTO, P16
   Qiu MK, 2010, IEEE T VLSI SYST, V18, P501, DOI 10.1109/TVLSI.2008.2010941
   Qiu MK, 2009, ACM T DES AUTOMAT EL, V14, DOI 10.1145/1497561.1497568
   Rencher M, 1997, 5TH ANNUAL IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, P192, DOI 10.1109/FPGA.1997.624619
   Robertson Ian., 2004, ACM T EMBED COMPUT S, V3, P257
   Saha P, 2007, I C FIELD PROG LOGIC, P507, DOI 10.1109/FPL.2007.4380702
   Shukla S., 2005, J ACM T EMBEDDED COM, V4, P225
   Silvano M., 1990, KNAPSACK PROBLEMS AL
   Sotiriades E, 2000, ANN IEEE SYM FIELD P, P227, DOI 10.1109/FPGA.2000.903410
   Steiger C, 2003, RTSS 2003: 24TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P224, DOI 10.1109/REAL.2003.1253269
   Steiger C, 2004, IEEE T COMPUT, V53, P1393, DOI 10.1109/TC.2004.99
   Tomono M, 2006, 2006 40TH ANNUAL CONFERENCE ON INFORMATION SCIENCES AND SYSTEMS, VOLS 1-4, P145, DOI 10.1109/CISS.2006.286451
   Walder H., 2002, P 2 INT C ENG RECONF, P24
   Wu JG, 2010, MATH COMPUT MODEL, V51, P974, DOI 10.1016/j.mcm.2009.08.029
   [No title captured]
NR 38
TC 11
Z9 13
U1 0
U2 14
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2013
VL 59
IS 10
BP 1424
EP 1432
DI 10.1016/j.sysarc.2013.05.015
PN D
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 296QZ
UT WOS:000330201800025
DA 2024-07-18
ER

PT J
AU Kim, SH
   Kim, SJ
   Lee, JY
   Kim, BC
AF Kim, Se-Han
   Kim, Se-Jin
   Lee, Jae-Yong
   Kim, Byung-Chul
TI Energy efficient path selection scheme for OFDMA-based two-hop cellular
   systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE OFDMA; Cellular multihop network; Energy saving; Path selection; Relay
   station; USN
ID IEEE 802.16J; NETWORKS
AB In this paper, we proposed new path selection for two-hop cellular systems called energy efficient path selection (EEPS) scheme to enhance downlink system throughput and reduce transmission energy consumption. In the EEPS scheme, a base station determines either a single-hop or two-hop path that uses less energy consumption. The simulation results show that the EEPS scheme outperforms a conventional path selection scheme which uses high signal to interference and noise ratio (SINR) strength based path selection in terms of system throughput and energy consumption. Also, we suggest the appropriate relay station position and optimal resource allocation for access and relay communications. Crown Copyright (C) 2013 Published by Elsevier B.V. All rights reserved.
C1 [Kim, Se-Han] ETRI, IoT Convergence Res Div, Taejon, South Korea.
   [Kim, Se-Jin] Univ Washington, Dept Elect Engn, Seattle, WA 98195 USA.
   [Lee, Jae-Yong; Kim, Byung-Chul] Chungnam Natl Univ, Dept Infocom Engn, Taejon, South Korea.
C3 Electronics & Telecommunications Research Institute - Korea (ETRI);
   University of Washington; University of Washington Seattle; Chungnam
   National University
RP Kim, SH (corresponding author), ETRI, IoT Convergence Res Div, Taejon, South Korea.
EM shkim72@etri.re.kr
OI Lee, Jae Yong/0000-0002-4967-911X
FU Ministry of Science, ICT and Future Planning/Korea Research Council for
   Industrial Science and Technology
FX This work was supported by the Ministry of Science, ICT and Future
   Planning/Korea Research Council for Industrial Science and Technology
   under an intelligent situation cognition and IoT basic technology
   development project.
CR [Anonymous], 2006, 80216E2005 IEEE
   [Anonymous], 2007, IST WINNER 2 REL CON
   [Anonymous], 2009, 80216J2009 IEEE
   [Anonymous], IEEE S COMP COMM JUL
   [Anonymous], 2007, 80216J06013R3 IEEE
   Chen K., 2008, MOBILE WIMAX
   Ge Y, 2010, IEEE T VEH TECHNOL, V59, P2198, DOI 10.1109/TVT.2010.2044822
   Genc V, 2008, IEEE WIREL COMMUN, V15, P56, DOI 10.1109/MWC.2008.4653133
   Peters SW, 2009, IEEE COMMUN MAG, V47, P104, DOI 10.1109/MCOM.2009.4752686
   Walke B., 2004, RELAY BASED DEPLOYME
   *WWRF WG4, 2003, REL BAS DEPL CONC WI
   Yoon D, 2000, IEEE VTS VEH TECHNOL, P2422, DOI 10.1109/VETECF.2000.883298
NR 12
TC 1
Z9 1
U1 0
U2 2
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2013
VL 59
IS 10
BP 947
EP 952
DI 10.1016/j.sysarc.2013.06.005
PN B
PG 6
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 295AY
UT WOS:000330090200005
DA 2024-07-18
ER

PT J
AU Wang, SG
   Fan, CQ
   Deng, C
   Gu, WZ
   Sun, QB
   Yang, FC
AF Wang, Shangguang
   Fan, Cunqun
   Deng, Cao
   Gu, Wenzhe
   Sun, Qibo
   Yang, Fangchun
TI A-GR: A novel geographical routing protocol for AANETs
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Aeronautical ad hoc network; Geographic routing protocol; Automatic
   dependent surveillance-broadcast
ID TRACKING
AB With the rapid growth of general aircraft and lack of ground facilities, air traffic control and aeronautical communication system face huge pressure, especially in low-altitude airspace. Aeronautical ad hoc networks (AANETs) are large scale multi-hop wireless network of aircraft, which could provide direct air-to-air communication between aircraft without ground infrastructures. However, the features of aircraft node present a great challenge to provide efficient and reliable data packet delivery in AANETs. In this paper, we present an Automatic dependent surveillance-broadcast (ADS-B) system aided geographic routing protocol (called A-GR) for AANETs. The proposed A-GR uses the position and velocity of aircraft provided by airborne ADS-B system to eliminate the traditional routing beaconing and presents a velocity-based metric for next hop selection, which could adaptively cope with the fast moving of aircraft and dynamic changes of network topology. Many simulations are performed and the results show that the proposed A-GR can effectively decrease the routing overhead, improve the packet delivery ratio and make good use of the network resources. (C) 2013 Published by Elsevier B.V.
C1 [Wang, Shangguang; Fan, Cunqun; Deng, Cao; Gu, Wenzhe; Sun, Qibo; Yang, Fangchun] Beijing Univ Posts & Telecommun, State Key Lab Networking & Switching Technol, Beijing 100876, Peoples R China.
C3 Beijing University of Posts & Telecommunications
RP Wang, SG (corresponding author), Beijing Univ Posts & Telecommun, State Key Lab Networking & Switching Technol, Beijing 100876, Peoples R China.
EM sgwang@bupt.edu.cn; cqufan@bupt.edu.cn; caodeng@bupt.edu.cn;
   wzgu@bupt.edu.cn; qsun@bupt.edu.cn; fcyang@bupt.edu.cn
OI Wang, Shangguang/0000-0001-7245-1298
FU NSFC [61202435, 61272521]; Natural Science Foundation of Beijing
   [4132048]; Specialized Research Fund for the Doctoral Program of Higher
   Education [20110005130001]; Equipment Academy of Air Force
FX We would like to thank for the support of Equipment Academy of Air
   Force. They are solely responsible for the use of any data in this
   study.; Moreover, this research was supported by the NSFC(61202435),
   NSFC(61272521), Natural Science Foundation of Beijing under Grant No.
   4132048, and Specialized Research Fund for the Doctoral Program of
   Higher Education under Grant No. 20110005130001.
CR Ayaz S, 2012, COMPUT COMMUN, V35, P334, DOI 10.1016/j.comcom.2011.10.008
   Bauer C, 2011, IEEE COMMUN SURV TUT, V13, P642, DOI 10.1109/SURV.2011.111510.00016
   Broyles D., 2009, P INT TEL C ICT 2009, P1
   Donner A, 2010, IET COMMUN, V4, P1594, DOI 10.1049/iet-com.2009.0260
   Du B, 2010, CHINESE J AERONAUT, V23, P75, DOI 10.1016/S1000-9361(09)60190-4
   Garcia M.A., 2009, INT COMM NAV SURV C, P1
   Hyeon S, 2010, IEEEAAIA DIGIT AVION
   Jang H, 2012, IEEE T AERO ELEC SYS, V48, P1848, DOI 10.1109/TAES.2012.6178108
   Karp B., 2000, MobiCom 2000. Proceedings of the Sixth Annual International Conference on Mobile Computing and Networking, P243, DOI 10.1145/345910.345953
   Leconte K, 2010, INT J SATELL COMM N, V28, P257, DOI 10.1002/sat.962
   Lee DK, 2011, J SYST ARCHITECT, V57, P735, DOI 10.1016/j.sysarc.2011.05.004
   Li XR, 2003, IEEE T AERO ELEC SYS, V39, P1333, DOI 10.1109/TAES.2003.1261132
   Medina D., 2010, P IEEE INT COMM NAV, pA7
   Muñoz-Castañer J, 2011, IEEE T IND ELECTRON, V58, P3090, DOI 10.1109/TIE.2010.2077614
   Peters K, 2011, 2011 IEEE WIRELESS COMMUNICATIONS AND NETWORKING CONFERENCE (WCNC), P492, DOI 10.1109/WCNC.2011.5779182
   Rajagopalan S, 2006, J SYST ARCHITECT, V52, P485, DOI 10.1016/j.sysarc.2006.02.006
   Rohrer JP, 2011, IEEE T AERO ELEC SYS, V47, P2742, DOI 10.1109/TAES.2011.6034662
   Sallai J, 2011, J SYST ARCHITECT, V57, P869, DOI 10.1016/j.sysarc.2011.04.003
   Scalable Network Technologies, 2010, QUALNET 5 0 2 PROGR
   Widiawan AK, 2007, WIRELESS PERS COMMUN, V42, P387, DOI 10.1007/s11277-006-9184-9
   Zhan Ronghui, 2006, P IEEE C RAD VER NY, P24
NR 21
TC 18
Z9 20
U1 0
U2 16
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2013
VL 59
IS 10
BP 931
EP 937
DI 10.1016/j.sysarc.2013.07.011
PN B
PG 7
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 295AY
UT WOS:000330090200003
DA 2024-07-18
ER

PT J
AU Liu, Y
   Zhang, W
AF Liu, Yu
   Zhang, Wei
TI Static worst-case lifetime estimation of wireless sensor networks: A
   case study on VigilNet
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE WSNs; Worst-case lifetime; Static timing analysis; Worst-case energy
   consumption; VigilNet
AB This paper proposes a feasible static analysis approach to estimate the worst-case lifetime of WSNs, with specific focus on VigilNet. We statically estimate the lifetime of each node in VigilNet with a fixed initial energy budget through a hybrid approach, which integrates an Integer Linear Programming (ILP) based method to obtain the worst-case CPU energy consumption and domain-specific scenarios analysis to compute the worst-case radio energy consumption. Our experimental results indicate that this static approach can safely and accurately estimate the worst-case lifetime for WSNs. (c) 2013 Elsevier B.V. All rights reserved.
C1 [Liu, Yu; Zhang, Wei] Virginia Commonwealth Univ, Dept Elect & Comp Engn, Richmond, VA 23284 USA.
C3 Virginia Commonwealth University
RP Zhang, W (corresponding author), Virginia Commonwealth Univ, Dept Elect & Comp Engn, Med Coll Virginia Campus, Richmond, VA 23284 USA.
EM wzhang4@vcu.edu
CR Agnihotri S., 2007, P IEEE S INF THEOR
   [Anonymous], 2007, MPR MIB US MAN REV A
   [Anonymous], TELOSB USER MANUAL 6
   Arora A., 2005, P RTCSA
   Barberis A., 2007, P DSD
   He T., 2006, ACM Transactions on Sensor Networks
   He T., 2004, P 2 MOB SYST APPL SE
   He T., 2006, P 25 IEEE INT C COMP
   Jayaseelan R., 2006, P RTAS
   Kirner R., 2005, ISORC
   Kumar S., 2005, P IEEE MOB AD HOC SE
   Li Y., 1995, P DAC
   Liu Y., 2010, J COMPUT SCI ENG, V4
   Liu Y., 2009, P 28 IEEE INT PERF C
   Mohan S., 2005, P RTAS
   Mounier L., 2007, J COMPUT SCI ENG
   Nikolaidis S., 2003, INSTRUCTION LEVEL EN
   Polastre J., 2004, P 2 EMB NETW SENS SY
   Salhieh A., 2001, P ICPP
   Sha K., 2008, P IEEE ACS INT C COM
   Titzer B., 2005, P LANG COMP TOOLS EM
   Wang Q., 2006, P 3 IEEE COMM SOC C
NR 22
TC 3
Z9 3
U1 0
U2 6
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD APR-MAY
PY 2013
VL 59
IS 4-5
SI SI
BP 224
EP 233
DI 10.1016/j.sysarc.2013.03.001
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 162VK
UT WOS:000320293900005
DA 2024-07-18
ER

PT J
AU Fajardo, J
   Rutzig, MB
   Carro, L
   Beck, ACS
AF Fajardo, Jair, Jr.
   Rutzig, Mateus B.
   Carro, Luigi
   Beck, Antonio C. S.
TI Towards a multiple-ISA embedded system
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Binary translation; Reconfigurable architecture; Code optimization;
   Transparent execution
ID BINARY; ARCHITECTURE
AB In these days, every new added hardware feature must not change the underlying Instruction Set Architecture (ISA), in order to avoid adaptation or recompilation of existing code. Binary translation (BT) allows the execution of already compiled applications on different architectures. Therefore, it opens new possibilities for designers, previously tied to a specific ISA and all its legacy hardware issues. To overcome the BT inherent performance penalty, we propose a new mechanism based on a dynamic two-level binary translation system. While the first level is responsible for the BT de facto to an intermediate machine language, the second level optimizes the already translated instructions to be executed on the target architecture. The system is totally flexible: it supports the porting of radically different ISAs and the employment of different target architectures. This paper presents the first effort towards this direction: it translates code implemented in the x86 ISA to MIPS assembly (the intermediate language), which will be optimized by the target architecture: a dynamically reconfigurable array. We show that it is possible to maintain binary compatibility, with performance improvements and no energy losses, when compared to native execution. (C) 2012 Elsevier B.V. All rights reserved.
C1 [Carro, Luigi; Beck, Antonio C. S.] Univ Fed Rio Grande do Sul, Inst Informat, Appl Informat Dept, Porto Alegre, RS, Brazil.
C3 Universidade Federal do Rio Grande do Sul
RP Beck, ACS (corresponding author), Univ Fed Rio Grande do Sul, Inst Informat, Appl Informat Dept, Porto Alegre, RS, Brazil.
EM caco@inf.ufrgs.br
RI Carro, Luigi/AAR-8819-2020; Rutzig, Mateus Beck/U-2083-2019; Beck,
   Antonio Carlos Schneider/AAD-3552-2020; Carro, Luigi/I-4144-2013
OI Carro, Luigi/0000-0002-7402-4780; Rutzig, Mateus
   Beck/0000-0002-2836-2009; Beck, Antonio Carlos
   Schneider/0000-0002-4492-1747; 
CR Altman E.R., 2001, P IEEE SPEC ISS MICR
   Altman ER, 2000, COMPUTER, V33, P40, DOI 10.1109/2.825694
   *APPL INC, ROS
   Bala V, 2000, ACM SIGPLAN NOTICES, V35, P1, DOI 10.1145/358438.349303
   BALA V, 1999, HPL199978
   Bauer L, 2008, DES AUT CON, P56
   Beck A.C.S., 2007, P IFIP VLSI SOC 2007
   Beck ACS, 2010, DYNAMIC RECONFIGURABLE ARCHITECTURES AND TRANSPARENT OPTIMIZATION TECHNIQUES: AUTOMATIC ACCELERATION OF SOFTWARE EXECUTION, P1
   Beck ACS, 2008, DES AUT TEST EUROPE, P1050
   Beck ACS, 2008, LECT NOTES COMPUT SC, V4943, P111, DOI 10.1007/978-3-540-78610-8_13
   Burger D., 1997, Computer Architecture News, V25, P13, DOI 10.1145/268806.268810
   Chernoff A, 1998, IEEE MICRO, V18, P56, DOI 10.1109/40.671403
   Clark N, 2004, INT SYMP MICROARCH, P30
   Compton K, 2002, ACM COMPUT SURV, V34, P171, DOI 10.1145/508352.508353
   Dehnert JC, 2003, INT SYM CODE GENER, P15
   Ebcioglu Daisy K., 1996, TECHNICAL REPORT
   Filho A.C.S. Beck, 2007, DES AUT C DAC 42 AN, P732
   Goldstein SC, 2000, COMPUTER, V33, P70, DOI 10.1109/2.839324
   Gonzalez A., 1999, INT C PAR PROC SEPT
   Gray J., 1993, P 1993 IEEE CUST INT
   Gschwind M, 2000, COMPUTER, V33, P54, DOI 10.1109/2.825696
   Guthaus MR, 2001, WWC-4: IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, P3, DOI 10.1109/WWC.2001.990739
   Hauck S, 1997, 5TH ANNUAL IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, P87, DOI 10.1109/FPGA.1997.624608
   Hookway R. J., 1997, Digital Technical Journal, V9, P3
   Hu WW, 2009, IEEE MICRO, V29, P17, DOI 10.1109/MM.2009.30
   Hwu W.M.W., 1995, INSTRUCTION LEVEL PA, P234
   Kim NS, 2003, COMPUTER, V36, P68, DOI 10.1109/MC.2003.1250885
   Lysecky R, 2006, ACM T DES AUTOMAT EL, V11, P659, DOI 10.1145/1142980.1142986
   Magnusson PS, 2002, COMPUTER, V35, P50, DOI 10.1109/2.982916
   Mahlke S. A., 1992, SIGMICRO Newsletter, V23, P45
   Mak J., 2009, LIMITS PARALLELISM U
   Muralimanohar N, 2007, INT SYMP MICROARCH, P3, DOI 10.1109/MICRO.2007.33
   ORBACH Z, 2001, 38 DAC
   Patel SJ, 2001, IEEE T COMPUT, V50, P590, DOI 10.1109/12.931895
   Rotenberg E, 1996, PROCEEDINGS OF THE 29TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE - MICRO-29, P24, DOI 10.1109/MICRO.1996.566447
   Scott K., 2004, Proceedings. 18th International Parallel and Distributed Processing Symposium
   Seshan N, 1998, IEEE SIGNAL PROC MAG, V15, P86, DOI 10.1109/79.664702
   Shankland Stephen, 2000, CNET NEWS
   SITES RL, 1993, COMMUN ACM, V36, P69, DOI 10.1145/151220.151227
   Smith J., MORGAN KAUFMANN SERI
   Smith J. E., 1981, 8th Annual Symposium on Computer Architecture, P135
   Smith JE, 2005, COMPUTER, V38, P32, DOI 10.1109/MC.2005.173
   Suga A, 2000, IEEE MICRO, V20, P21, DOI 10.1109/40.865863
   Vahid F, 2008, COMPUTER, V41, P40, DOI 10.1109/MC.2008.240
   Wong S., 2008, P 2008 INT C FIELD P, V2008, P369
   Yeager KC, 1996, IEEE MICRO, V16, P28, DOI 10.1109/40.491460
NR 46
TC 4
Z9 6
U1 0
U2 7
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD FEB
PY 2013
VL 59
IS 2
BP 103
EP 119
DI 10.1016/j.sysarc.2012.10.001
PG 17
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 124IF
UT WOS:000317456300004
DA 2024-07-18
ER

PT J
AU Oz, I
   Topcuoglu, HR
   Kandemir, M
   Tosun, O
AF Oz, Isil
   Topcuoglu, Haluk Rahmi
   Kandemir, Mahmut
   Tosun, Oguz
TI Reliability-aware core partitioning in chip multiprocessors
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Reliability; Thread vulnerability; Multicores; Core partitioning;
   Reliability-aware computing
AB Executing multiple applications concurrently is an important way of utilizing the computational power provided by emerging chip multiprocessor (CMP) architectures. However, this multiprogramming brings a resource management and partitioning problem, for which one can find numerous examples in the literature. Most of the resource partitioning schemes proposed to date focus on performance or energy centric strategies. In contrast, this paper explores reliability-aware core partitioning strategies targeting CMPs. One of our schemes considers both performance and reliability objectives by maximizing a novel combined metric called the vulnerability-delay product (VDP). The vulnerability component in this metric is represented with Thread Vulnerability Factor (TVF), a recently proposed metric for quantifying thread vulnerability for multicores. Execution time of the given application represents the delay component of the VDP metric. As part of our experimental analysis, proposed core partitioning schemes are compared with respect to normalized weighted speedup, normalized weighted reliability loss and normalized weighted vulnerability delay product gain metrics for various workloads of benchmark applications. (C) 2012 Elsevier B.V. All rights reserved.
C1 [Topcuoglu, Haluk Rahmi] Marmara Univ, Dept Comp Engn, TR-34722 Istanbul, Turkey.
   [Oz, Isil; Tosun, Oguz] Bogazici Univ, Dept Comp Engn, TR-34342 Istanbul, Turkey.
   [Kandemir, Mahmut] Penn State Univ, Dept Comp Sci & Engn, University Pk, PA 16802 USA.
C3 Marmara University; Bogazici University; Pennsylvania Commonwealth
   System of Higher Education (PCSHE); Pennsylvania State University;
   Pennsylvania State University - University Park
RP Topcuoglu, HR (corresponding author), Marmara Univ, Dept Comp Engn, TR-34722 Istanbul, Turkey.
EM haluk@marmara.edu.tr
RI Topcuoglu, Haluk/JBS-0035-2023; Oz, Isil/W-9260-2019; Topcuoglu,
   Haluk/Z-5324-2019
OI Topcuoglu, Haluk/0000-0003-1577-3930; Topcuoglu,
   Haluk/0000-0003-1577-3930
FU Marmara University Scientific Research Committee [FEN-A-200611-0210]
FX This research was supported by The Marmara University Scientific
   Research Committee with a research Grant (Project Number:
   FEN-A-200611-0210, 2011).
CR [Anonymous], IEEE J SOLID STATE C
   [Anonymous], 2010, TERAFLOPS RES CHIP
   Bienia C., 2008, P IEEE INT S WORKL C
   Bienia C., 2008, P PACT
   Bitirgen R., 2008, P MICRO
   Borkar S., 2007, P DAC
   Bosilca G., 2009, J PARALLEL DISTRIBUT, V69
   Chang J., P INT C SUP
   Chen J.J., 2011, J SYSTEMS ARCHITECTU, V57
   Ding Y., 2010, P 6 WORKSH HIGH PERF
   El-Moursy A., 2005, IEEE INT S PERF AN S
   Eyerman S, 2008, IEEE MICRO, V28, P42, DOI 10.1109/MM.2008.44
   Guo F., 2007, P 40 IEEE ACM INT S
   Kamil K., 2010, 2 INT FOR NEXT GEN M
   Liu H., 1997, P ACM S APPL COMP SA
   Magnusson S., 2002, IEEE COMPUTER, V35
   Mukherjee S. S., 2003, P ANN IEEE ACM INT S
   Ning L., 2007, P 2 INT MULT COMP CO
   Olukotun K., 1996, 7 INT S ARCH SUPP PR
   Oz I., 2011, P 19 EUR INT C PAR D
   Pan A., 2009, P DES AUT TEST EUR C
   Philip G.S.S., 2009, P INT C ARCH SUPP PR
   RAASCH SE, 2003, 12 INT C PAR ARCH CO
   Ravi I., 2004, P 18 ANN INT C SUUP
   Reis G. A., 2005, P INT S COD GEN OPT
   Shi Q., 2008, P 5 IEEE INT S EMB C
   Shivakumar P., 2002, P INT C DEP SYST NET
   SNAVELY A., 2000, P INT C ARCH SUPP PR
   Soundararajan N., 2010, P ACM SIGMETRICS INT
   Sridharan V, 2009, P IEEE 15 INT S HIGH
   Srikantaiah S., 2009, P C HIGH PERF COMP N
   Woo Steven Cameron, 1995, P 22 ANN INT S COMP
   Yi-Hung W., 2010, P 2010 ACM S APPL CO
NR 33
TC 2
Z9 2
U1 0
U2 0
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAR
PY 2012
VL 58
IS 3-4
BP 160
EP 176
DI 10.1016/j.sysarc.2012.02.005
PG 17
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 945OY
UT WOS:000304287100005
DA 2024-07-18
ER

PT J
AU Cuenca-Asensi, S
   Martínez-Alvarez, A
   Restrepo-Calle, F
   Palomo, FR
   Guzmán-Miranda, H
   Aguirre, MA
AF Cuenca-Asensi, Sergio
   Martinez-Alvarez, Antonio
   Restrepo-Calle, Felipe
   Palomo, Francisco R.
   Guzman-Miranda, Hipolito
   Aguirre, Miguel A.
TI Soft core based embedded systems in critical aerospace applications
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Low-cost satellites; Soft-microprocessors; Fault tolerance; Reliability;
   Transient fault; Single Event Upset; Soft-error mitigation; Co-design
ID ERROR-DETECTION
AB There is an increasing interest in the aerospace industry to reduce the cost of the systems by means of using Commercial Off The Shelf (COTS) devices. The engineering of novel microsatellites and nanosatellites are clear examples of this new trend. However, the use of sub-micron technologies has led to greater sensitivity of these devices to radiation-induced transient faults, limiting the exploitation of this approach in critical systems. This paper presents an innovative application of soft-core microprocessor based embedded systems, to design dependable and reduced-cost critical systems with COTS reconfigurable devices (flash based FPGAs). To make this possible, it is necessary to fine-tune the protection strategy by combining selectively fault mitigation techniques based on hardware or software. In this way, the resultant system not only fulfills both the design constraints and the dependability requirements, but also avoids the cost provoked by excessive use of protection mechanisms. A case study is presented in which the design space exploration between hardware and software protection techniques permits to find the best trade-offs among performance, reliability, memory size and hardware cost in a dependable subsystem. (C) 2011 Elsevier B.V. All rights reserved.
C1 [Cuenca-Asensi, Sergio; Martinez-Alvarez, Antonio; Restrepo-Calle, Felipe] Univ Alicante, Comp Technol Dept, Alicante 03690, Spain.
   [Palomo, Francisco R.; Guzman-Miranda, Hipolito; Aguirre, Miguel A.] Univ Seville, Dept Elect Engn, Seville 41092, Spain.
C3 Universitat d'Alacant; University of Sevilla
RP Restrepo-Calle, F (corresponding author), Univ Alicante, Comp Technol Dept, Alicante 03690, Spain.
EM frestrepo@dtic.ua.es
RI Guzman-Miranda, Hipolito/F-2063-2010; Martínez-Álvarez,
   Antonio/C-8963-2013; Cuenca-Asensi, Sergio/F-8800-2013; Palomo Pinto,
   Francisco Rogelio/K-7400-2014; Restrepo-Calle, Felipe/L-4549-2013;
   Aguirre, Miguel A./E-6338-2010
OI Guzman-Miranda, Hipolito/0000-0002-2896-5897; Martínez-Álvarez,
   Antonio/0000-0002-1500-857X; Cuenca-Asensi, Sergio/0000-0002-5830-6104;
   Palomo Pinto, Francisco Rogelio/0000-0002-1147-0812; Restrepo-Calle,
   Felipe/0000-0003-4226-1324; Aguirre, Miguel A./0000-0002-9233-3528
FU Ministry of Science and innovation; project 'Integral Analysis of
   Digital Circuits and Systems for Aerospace Applications (RENASER+)'
   [TEC2010-22095-C03-01]; Generalitat Valenciana in Spain [GV/2009/098]
FX This work has been funded by the 2010 Research National Plan in Spain of
   the Ministry of Science and innovation with the project 'Integral
   Analysis of Digital Circuits and Systems for Aerospace Applications
   (RENASER+)'(TEC2010-22095-C03-01), and by the Generalitat Valenciana in
   Spain with the research project 'Aceleracion de algoritmos industriales
   y de seguridad en entornos criticos mediante hardware' (GV/2009/098).
CR Actel, 2010, RTAX S SL RTAX DSP R
   Aguirre MA, 2007, IEEE T NUCL SCI, V54, P951, DOI 10.1109/TNS.2007.895550
   [Anonymous], PICOBLAZE KCPSM3 8 B
   Arif T., 2010, SPACECRAFT ATTITUDE
   Austin TM, 1999, INT SYMP MICROARCH, P196, DOI 10.1109/MICRO.1999.809458
   Baumann R., 2002, IEEE 2002 RELIABILIT, P121
   Baumann RC, 2005, IEEE T DEVICE MAT RE, V5, P305, DOI 10.1109/TDMR.2005.853449
   Bernardi P, 2006, IEEE T COMPUT, V55, P185, DOI 10.1109/TC.2006.15
   Del Corso D, 2007, DSD 2007: 10TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN ARCHITECTURES, METHODS AND TOOLS, PROCEEDINGS, P428, DOI 10.1109/DSD.2007.4341503
   DoD, 1994, MILHDBK817 DOD
   Donohoe G., 2007, IEEE AER C BIG SKY M
   Edwards R, 2004, 2004 IEEE RADIATION EFFECTS DATA WORKSHOP, WORKSHOP RECORD, P1, DOI 10.1109/REDW.2004.1352895
   ESA, 1993, PSS01609 ESA
   Gomaa MA, 2003, IEEE MICRO, V23, P76, DOI 10.1109/MM.2003.1261390
   Grillmayer G., 2003, 54 INT ASTR C IAC 03
   Guzmán-Miranda H, 2009, IEEE T INSTRUM MEAS, V58, P1514, DOI 10.1109/TIM.2009.2014603
   IEC, 2006, 623961 IECTS
   Kubalík P, 2008, J SYST ARCHITECT, V54, P452, DOI 10.1016/j.sysarc.2007.09.003
   MAHMOOD A, 1988, IEEE T COMPUT, V37, P160, DOI 10.1109/12.2145
   Michalak SE, 2005, IEEE T DEVICE MAT RE, V5, P329, DOI 10.1109/TDMR.2005.855685
   Mukherjee SS, 2003, 36TH INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, P29
   Mukherjee SS, 2002, CONF PROC INT SYMP C, P99, DOI 10.1109/ISCA.2002.1003566
   Naseer R, 2006, MIDWEST SYMP CIRCUIT, P515
   Nicolaidis M. E., 2011, ELECT TESTING, V41
   Oh N, 2002, IEEE T RELIAB, V51, P111, DOI 10.1109/24.994926
   Oh N, 2002, IEEE T RELIAB, V51, P63, DOI 10.1109/24.994913
   Oh N, 2002, IEEE T COMPUT, V51, P180, DOI 10.1109/12.980007
   Pignol M, 2010, DES AUT TEST EUROPE, P1213
   Rebaudengo M, 2004, J ELECTRON TEST, V20, P433, DOI 10.1023/B:JETT.0000039610.30724.b2
   Rebaudengo M, 2003, P REL MAINT S, P25, DOI 10.1109/RAMS.2003.1181897
   Rebaudengo M, 2001, FIRST IEEE INTERNATIONAL WORKSHOP ON SOURCE CODE ANALYSIS AND MANIPULATION, PROCEEDINGS, P33, DOI 10.1109/SCAM.2001.972664
   Reinhardt SK, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P25, DOI [10.1145/342001.339652, 10.1109/ISCA.2000.854375]
   Reis GA, 2005, CONF PROC INT SYMP C, P148, DOI 10.1109/ISCA.2005.21
   Reis GA, 2005, INT SYM CODE GENER, P243, DOI 10.1109/CGO.2005.34
   Reis GA, 2007, IEEE MICRO, V27, P36, DOI 10.1109/MM.2007.4
   Restrepo-Calle F., 2010, P IEEE INT S IND EL
   Restrepo-Calle F., 2010, P 13 INT WORKSH SOFT
   Reyneri LM., 2010, DESIGN SOLUTIONS MOD
   Rezgui S., 2010, NEW REPROGRAMMABLE N
   Samudrala PK, 2004, IEEE T NUCL SCI, V51, P2957, DOI 10.1109/TNS.2004.834955
   Santos RM, 2009, J SYST ARCHITECT, V55, P90, DOI 10.1016/j.sysarc.2008.09.001
   Shivakumar P, 2002, INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS, PROCEEDINGS, P389, DOI 10.1109/DSN.2002.1028924
   von Neumann J., 1956, Annals of Mathematics Studies, V34, P43
   Xilinx, 2010, DS692V101 XIL INC
NR 44
TC 3
Z9 3
U1 1
U2 11
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2011
VL 57
IS 10
SI SI
BP 886
EP 895
DI 10.1016/j.sysarc.2011.04.006
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 877PM
UT WOS:000299194400003
DA 2024-07-18
ER

PT J
AU Ferreira, RS
   Cardoso, JMP
   Damiany, A
   Vendramini, J
   Teixeira, T
AF Ferreira, Ricardo S.
   Cardoso, Joao M. P.
   Damiany, Alex
   Vendramini, Julio
   Teixeira, Tiago
TI Fast placement and routing by extending coarse-grained reconfigurable
   arrays with Omega Networks
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Coarse-grained reconfigurable arrays; Multistage interconnection
   networks; Placement and Routing; FPGAs
ID SYSTEM
AB Reconfigurable computing architectures are commonly used for accelerating applications and/or for achieving energy savings. However, most reconfigurable computing architectures suffer from computationally demanding placement and routing (P&R) steps. This problem may disable their use in systems requiring dynamic compilation (e.g., to guarantee application portability in embedded systems). Bearing in mind the simplification of P&R steps, this paper presents and analyzes a coarse-grained reconfigurable array (CGRA) extended with global multistage interconnect networks, specifically Omega Networks. We show that integrating one or two Omega Networks in a CGRA permits to simplify the P&R stage resulting in both low hardware resource overhead and low performance degradation (18% for an 8 x 8 array). We compare the proposed CGRA, which integrates one or two Omega Networks, with a CGRA based on a grid of processing elements with reach neighbor interconnections and with a torus topology. The execution time needed to perform the P&R stage for the two array architectures shows that the array using two Omega Networks needs a far simpler and faster P&R. The P&R stage in our approach completed on average in about 16 x less time for the 17 benchmarks used. Similar fast approaches needed CGRAs with more complex interconnect resources in order to allow most of the benchmarks used to be successfully placed and routed. (C) 2011 Elsevier B.V. All rights reserved.
C1 [Cardoso, Joao M. P.] Univ Porto, Dept Engn Informat, Fac Engn FEUP, P-4200465 Oporto, Portugal.
   [Ferreira, Ricardo S.; Damiany, Alex; Vendramini, Julio; Teixeira, Tiago] Univ Fed Vicosa, Dept Informat, BR-36571000 Vicosa, MG, Brazil.
C3 Universidade do Porto; Universidade Federal de Vicosa
RP Cardoso, JMP (corresponding author), Univ Porto, Dept Engn Informat, Fac Engn FEUP, Rua Dr Roberto Frias S-N, P-4200465 Oporto, Portugal.
EM ricardo@ufv.br; jmpc@acm.org
RI Teixeira, Tiago/KHD-8264-2024; FERREIRA, RICARDO
   NASCIMENTO/JXX-9918-2024; Freitas, Paulo Vitor Divino
   Xavier/KHC-8625-2024; Ferreira, Ricardo/IVU-8552-2023; Teixeira, Tiago
   A/S-5777-2018; Cardoso, Joao MP/C-5552-2008
OI Teixeira, Tiago/0000-0003-3920-2921; Teixeira, Tiago
   A/0000-0003-3473-3993; Cardoso, Joao MP/0000-0002-7353-1799
FU Grices/CNPq; FCT, Portugal [PTDC/EEA-ELC/70272/2006]; Fundação para a
   Ciência e a Tecnologia [PTDC/EEA-ELC/70272/2006] Funding Source: FCT
FX This work was partially funded by Grices/CNPq, within a bilateral
   Portugal/Brazil project. Joao Cardoso acknowledges the support of FCT,
   Portugal, under Grant PTDC/EEA-ELC/70272/2006.
CR ANDRESEN S, 1977, IEEE T COMMUN, V25, P1057, DOI 10.1109/TCOM.1977.1093753
   [Anonymous], SER MORGAN KAUFMANN
   [Anonymous], 2005, RECONFIGURABLE COMPUTING
   BANSAL N, 2004, DES AUT TEST EUR C E
   BARBIE J, 1999, Patent No. 5907679
   Baumgarte V, 2003, J SUPERCOMPUT, V26, P167, DOI 10.1023/A:1024499601571
   Benes V. E., 1965, MATH THEORY CONNECTI
   BEREKOVIC M, 2008, 18 INT WORKSH INT CI, P449
   BETZ V, 1999, ARCHITECTURE CAD DEE, P23
   BOUWENS F, P 3 INT C REC COMP A
   BUYUKKURT B, 2008, INT C FIELD PROGR LO
   Çam H, 1999, IEEE T PARALL DISTR, V10, P733, DOI 10.1109/71.780867
   CARDOSO JMP, 2005, 16 IEEE INT C APPL S
   Dally W. J., 2004, Principles and Practices of Interconnection Networks
   DEHON A, 2002, P 10 ANN IEEE S FIEL
   EBELING C, 1995, 6 INT WORKSH FIELD P
   EJNIOUI A, 1999, P 1999 ACM SIGDA 7 I
   *EL COMP ENG DEP U, U EXPRESS BENCHM
   FERREIRA R, 2009, P 5 INT WORKSH REC C
   Ferreira R, 2007, IEEE COMP SOC ANN, P61, DOI 10.1109/ISVLSI.2007.14
   FRIEDMAN S, 2009, P ACM SIGDA INT S FI
   GAZIT I, 1989, IEEE T COMPUT, V38, P297, DOI 10.1109/12.16509
   Goldstein SC, 2000, COMPUTER, V33, P70, DOI 10.1109/2.839324
   HANNIG F, 2009, P 22 INT C ARCH COMP
   HARTENSTEIN R, 2001, C DES AUT TEST EUR D
   Hartenstein RW, 1996, CONCURRENCY-PRACT EX, V8, P429, DOI 10.1002/(SICI)1096-9128(199607)8:6<429::AID-CPE252>3.0.CO;2-9
   Hauck S, 1998, P IEEE, V86, P615, DOI 10.1109/5.663540
   HOWARD JS, 1985, INTERCONNECTION NETW, P260
   Hu Q, 1996, IEEE T COMPUT, V45, P97, DOI 10.1109/12.481490
   JONES AK, 2005, ACM SIGDA 13 INT S F
   Kim J., 2007, ACM SIGARCH COMPUTER, V35, P126
   LAWRIE DH, 1975, IEEE T COMPUT, V24, P1145, DOI 10.1109/T-C.1975.224157
   LEE KY, 1987, IEEE T COMPUT, V36, P768, DOI 10.1109/TC.1987.1676970
   Lin SS, 1997, IEEE T COMPUT AID D, V16, P316, DOI 10.1109/43.594837
   MCMURCHIE L, 1995, P ACM 3 INT S FIELD
   Mehta G, 2009, ACM T DES AUTOMAT EL, V14, DOI 10.1145/1455229.1455240
   Mei BF, 2005, IEEE DES TEST COMPUT, V22, P90, DOI 10.1109/MDT.2005.27
   NEJI B, 2008, 3 INT IEEE DES TEST
   SHUKLA S, 2007, IEEE INT PAR DISTR P
   Singh H, 2000, IEEE T COMPUT, V49, P465, DOI 10.1109/12.859540
   Tessier R., 1999, FAST PLACE ROUTE APP
   THOMA F, 2007, INT C FIELD PROGR LO
   Todman TJ, 2005, IEE P-COMPUT DIG T, V152, P193, DOI 10.1049/ip-cdt:20045086
   Vahid F, 2008, COMPUTER, V41, P40, DOI 10.1109/MC.2008.240
   WAKSMAN A, 1968, J ACM, V15, P159, DOI 10.1145/321439.321449
   Wolinski C, 2002, IEEE MICRO, V22, P56, DOI 10.1109/MM.2002.1044300
   YEH YM, 1992, IEEE T COMPUT, V41, P1361, DOI 10.1109/12.177307
   ZIED M, 2008, P 18 ACM GREAT LAK S
   VPR T VPACK 5 0 2 FU
NR 49
TC 9
Z9 14
U1 0
U2 9
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2011
VL 57
IS 8
BP 761
EP 777
DI 10.1016/j.sysarc.2011.03.006
PG 17
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 828MC
UT WOS:000295504100003
OA Green Published
DA 2024-07-18
ER

PT J
AU Betts, A
   Bernat, G
AF Betts, Adam
   Bernat, Guillem
TI Identifying irreducible loops in the Instrumentation Point Graph
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Instrumentation Point Graph; WCET analysis; Reducibility
AB The Instrumentation Point Graph (IPG) is a program model whose primary usage is within hybrid measurement-based frameworks that compute Worst-Case Execution Time (WCET) estimates. The IPG represents the transitions between instrumentation points (Ipoints) that are inserted into the program to collect measurements at run time. However, uncontrolled Ipoint placement often causes the resultant IPG to contain unstructured (i.e. irreducible) loops, potentially compromising the safety of WCET estimates unless the hierarchical containment among IPG loops can be correctly identified.
   The contributions of this paper are fourfold: (1) we show that the IPG is more susceptible to irreducibility even when the program itself is well structured; (2) we demonstrate that state-of-the-art loop detection algorithms, designed specifically to handle irreducible loops, generally fail to construct the correct hierarchical relationship between IPG loops; (3) we present an algorithm that identifies arbitrary irreducible loops in the IPG during its construction from another graph-based model, an extended type of Control Flow Graph (CFG) called the CFG(+); (4) we show how the structural relation between the IPG and the CFG(+) allows loop bounds obtained through static analysis to be transferred onto the IPG. (C) 2011 Elsevier B.V. All rights reserved.
C1 [Betts, Adam] Malardalen Univ, Sch Innovat Design & Technol, S-72123 Vasteras, Sweden.
   [Bernat, Guillem] Rapita Syst Ltd, IT Ctr, York YO10 5DG, N Yorkshire, England.
C3 Malardalen University
RP Betts, A (corresponding author), Malardalen Univ, Sch Innovat Design & Technol, Box 883, S-72123 Vasteras, Sweden.
EM adam.betts@mdh.se; bernat@rapitasystems.com
FU strategic research centre PROGRESS
FX This work is supported in part by the strategic research centre
   PROGRESS.
CR AGRAWAL H, 1994, P ACM SIGPLAN SIGACT
   Aho A., 1986, Compilers Principle, Techniques and Tools
   Austin T, 2002, COMPUTER, V35, P59, DOI 10.1109/2.982917
   BALL T, 1992, P ACM SIGPLAN SIGACT
   BERNAT G, 2002, P 23 REAL TIM SYST S
   Bernat G., 2005, J EMBED COMPUT, V1, P179
   BETTS A, 2006, P INT S OBJ COMP OR
   COLIN A, 2002, P 14 EUR C REAL TIM
   COLIN A, 2003, P 24 REAL TIM SYST S
   COOPER KD, 2002, P PLDI 02
   Cormen Thomas H., 2001, INTRO ALGORITHMS
   ENGBLOM J, 2002, THESIS UPPSALA U
   ERMEDAHL A, 2003, P 2003 INT C COMP AR
   Frantz G, 2000, IEEE MICRO, V20, P52, DOI 10.1109/40.888703
   GUSTAFSSON J, 2006, P 27 REAL TIM SYST S
   Havlak P, 1997, ACM T PROGR LANG SYS, V19, P557, DOI 10.1145/262004.262005
   Healy C, 2000, REAL-TIME SYST, V18, P129, DOI 10.1023/A:1008189014032
   KAM JB, 1976, J ACM, V23, P158, DOI 10.1145/321921.321938
   KHAN U, 2009, P 1 INT S SEARCH BAS
   KILDALL GA, 1973, P 1 ACM S PRINC PROG
   KIRNER R, 2006, INTELLIGENT SYSTEMS, V2, P205
   LARUS JR, 1993, COMPUTER, V26, P52, DOI 10.1109/2.211900
   Lengauer T., 1979, ACM Transactions on Programming Languages and Systems, V1, P121, DOI 10.1145/357062.357071
   LUNDQVIST T, 1999, P 20 REAL TIM SYST S
   MARREF A, 2009, THESIS U YORK
   Muchnick S., 1997, ADV COMPILER DESIGN
   PARK CY, 1991, COMPUTER, V24, P48, DOI 10.1109/2.76286
   PETTERS SM, 1999, P 6 INT C EMB REAL T
   PETTERS SM, 2000, P 7 INT C EMB REAL T
   Puschner P., 1989, Real-Time Systems, V1, P159, DOI 10.1007/BF00571421
   Puschner PP, 1997, REAL-TIME SYST, V13, P67, DOI 10.1023/A:1007905003094
   Ramalingam G, 1999, ACM T PROGR LANG SYS, V21, P175, DOI 10.1145/316686.316687
   Ramalingam G, 2002, ACM T PROGR LANG SYS, V24, P455, DOI 10.1145/570886.570887
   Schlett M, 1998, COMPUTER, V31, P44, DOI 10.1109/2.707616
   SREEDHAR VC, 1995, THESIS MCGILL U
   STAPPERT F, 2001, P INT C COMP ARCH SY
   TARJAN RE, 1974, J COMPUT SYST SCI, V9, P355, DOI 10.1016/S0022-0000(74)80049-8
   TIKIR MM, 2002, P INT S SOFTW TEST A
   Tracey N. J., 2000, THESIS U YORK
   Wegener J, 2001, REAL-TIME SYST, V21, P241, DOI 10.1023/A:1011132221066
   Wegener J, 1998, REAL-TIME SYST, V15, P275, DOI 10.1023/A:1008096431840
   WENZEL I, 2005, P DES AUT TEST EUR C
   2010, ARM DEV TOOLS
NR 43
TC 0
Z9 0
U1 0
U2 0
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2011
VL 57
IS 7
SI SI
BP 720
EP 733
DI 10.1016/j.sysarc.2011.03.002
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 807YO
UT WOS:000293939100005
DA 2024-07-18
ER

PT J
AU Park, S
   Kim, Y
   Urgaonkar, B
   Lee, J
   Seo, E
AF Park, Seonyeong
   Kim, Youngjae
   Urgaonkar, Bhuvan
   Lee, Joonwon
   Seo, Euiseong
TI A comprehensive study of energy efficiency and performance of
   flash-based SSD
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Flash memory; SSD; Energy; Power; Filesystems; Storage
ID TRANSLATION; LAYER
AB Use of flash memory as a storage medium is becoming popular in diverse computing environments. However, because of differences in interface, flash memory requires a hard-disk-emulation layer, called FTL (flash translation layer). Although the FTL enables flash memory storages to replace conventional hard disks, it induces significant computational and space overhead. Despite the low power consumption of flash memory, this overhead leads to significant power consumption in an overall storage system. In this paper, we analyze the characteristics of flash-based storage devices from the viewpoint of power consumption and energy efficiency by using various methodologies. First, we utilize simulation to investigate the interior operation of flash-based storage of flash-based storages. Subsequently, we measure the performance and energy efficiency of commodity flash-based SSDs by using microbenchmarks to identify the block-device level characteristics and macrobenchmarks to reveal their filesystem level characteristics. (C) 2011 Elsevier B.V. All rights reserved.
C1 [Seo, Euiseong] Ulsan Natl Inst Sci & Technol, Sch Elect & Comp Engn, Ulsan, South Korea.
   [Park, Seonyeong] Korea Adv Inst Sci & Technol, Div Comp Sci, Taejon 305701, South Korea.
   [Kim, Youngjae] Oak Ridge Natl Lab, Natl Ctr Computat Sci, Oak Ridge, TN 37831 USA.
   [Urgaonkar, Bhuvan] Penn State Univ, Dept Comp Sci & Engn, University Pk, PA 16803 USA.
   [Lee, Joonwon] Sungkyunkwan Univ, Sch Informat & Commun Engn, Suwon, South Korea.
C3 Ulsan National Institute of Science & Technology (UNIST); Korea Advanced
   Institute of Science & Technology (KAIST); United States Department of
   Energy (DOE); Oak Ridge National Laboratory; Pennsylvania Commonwealth
   System of Higher Education (PCSHE); Pennsylvania State University;
   Pennsylvania State University - University Park; Sungkyunkwan University
   (SKKU)
RP Seo, E (corresponding author), Ulsan Natl Inst Sci & Technol, Sch Elect & Comp Engn, Ulsan, South Korea.
EM parksy@calab.kaist.ac.kr; kimy1@ornl.gov; bhuvan@cse.psu.edu;
   joonwon@skku.edu; euiseong@unist.ac.kr
RI Seo, Euiseong/F-6212-2010
FU Ministry of Education, Science and Technology [2009-0089491,
   2010-0003453]; Division of Computing and Communication Foundations;
   Direct For Computer & Info Scie & Enginr [0811670] Funding Source:
   National Science Foundation
FX This research was supported by Basic Science Research Program through
   the National Research Foundation of Korea (NRF) funded by the Ministry
   of Education, Science and Technology (2009-0089491 and 2010-0003453).
CR Agrawal Nitin., 2008, Proc. Annual Technical Conference (ATC), P57
   BIRRELL A, 2007, SIGOPS OPER SYST REV, V41, P88
   BUCY JS, 2003, CMUCS03102
   Card R., 1994, PROCESSDINGS 1 DUTCH, P5
   CHANG LP, 2008, ASP DAC 08 P 2008 C
   CHEN F, 2009, UNDERSTANDING INTRIN, P181
   *CORP I, 1998, AP684 CORP I
   Greenberg Marc., 2009, How much power will a low-power sdram save you
   GUPTA A, 2009, ASPLOS 09 P 14 INT C
   Gurumurthi S, 2003, COMPUTER, V36, P59, DOI 10.1109/MC.2003.1250884
   JAMBOR M, 2007, SIGOPS OPER SYST REV, V41, P24
   Jin Hyuk Yoon, 2008, IEEE Computer Architecture Letters, V7, P17, DOI 10.1109/L-CA.2007.17
   KAWAGUCHI A, 1995, P WINT 1995 USENIX T
   KIM H, 2008, 6 USENIX C FIL STOR
   KIM H, 2008, P 10 IEEE INT S MULT, P527
   Kim J, 2002, IEEE T CONSUM ELECTR, V48, P366
   LAYTON JB, 2009, LINUX MAGAZINE
   Lee HG, 2005, J LOW POWER ELECTRON, V1, P52, DOI 10.1166/jolpe.2005.001
   Lee SW, 2007, ACM T EMBED COMPUT S, V6, DOI 10.1145/1275986.1275990
   Lee Sungjin, 2008, SIGOPS OPER SYST REV, V42, P36
   LIM SP, 2010, P 6 IEEE INT WORKSH
   *MICR TECHN INC, 2005, TN4603 MICR TECHN IN
   *MTRONSTORAGE TECH, 2008, SOL STAT DRIV MSP SA
   Narayanan D, 2009, EUROSYS'09: PROCEEDINGS OF THE FOURTH EUROSYS CONFERENCE, P145
   ROSENBLUM M, 1992, ACM T COMPUT SYST, V10, P26, DOI 10.1145/146941.146943
   SCHMIDT D, 2009, SBCCI 09 P 22 ANN S
   Seo E, 2008, J CIRCUIT SYST COMP, V17, P929, DOI 10.1142/S021812660800468X
   SHINOHARA T, Patent No. 5905993
   *T PROC PERF COUNC, 2009, TPC H
   Wilson A., 2008, P 6 USENIX C FIL STO
   ZHANG J, 2004, P INT S HIGH PERF CO
   2002, OLTP TRACE UMASS TRA
NR 32
TC 26
Z9 35
U1 0
U2 5
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD APR
PY 2011
VL 57
IS 4
BP 354
EP 365
DI 10.1016/j.sysarc.2011.01.005
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 765XB
UT WOS:000290741600003
DA 2024-07-18
ER

PT J
AU Wang, MA
   Bodin, F
AF Wang, Miao
   Bodin, Francois
TI Compiler-directed memory management for heterogeneous MPSoCs
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE MPSoC; Memory management; Data distribution; Communication generation;
   Communication optimization
AB Advances in semiconductor technique enable multiple processor cores to be integrated into a single chip. Heterogeneous multiprocessor system-on-a-chip (MPSoC) becomes important platforms to accelerate applications. However, compilation techniques for memory management on MPSoCs still lag behind. This paper presents an automatic memory management framework to orchestrate the data movement between local memory and off-chip memory. In our framework, data alignment, hierarchically data distribution, communication generation, loop tiling, and loop splitting are employed. Moreover, a communication optimization approach is proposed to improve data reuse. These techniques can reduce off-chip memory access and exploit data locality. Experimental results on Cell BE show that our data management framework can generate efficient code for the program. (C) 2010 Elsevier B.V. All rights reserved.
C1 [Wang, Miao] Natl Univ Def Technol, Sch Comp, Changsha, Hunan, Peoples R China.
   [Wang, Miao] Jiangnan Inst Comp Technol, Wuxi, Peoples R China.
   [Bodin, Francois] IRISA, Rennes, France.
   [Bodin, Francois] CAPS Entreprise, Rennes, France.
C3 National University of Defense Technology - China; Universite de Rennes
RP Wang, MA (corresponding author), Natl Univ Def Technol, Sch Comp, Changsha, Hunan, Peoples R China.
EM gingeramywang@yahoo.com
CR [Anonymous], 1986, UCRL53745 LAWR LIV N
   Baskaran MM, 2008, PPOPP'08: PROCEEDINGS OF THE 2008 ACM SIGPLAN SYMPOSIUM ON PRINCIPLES AND PRACTICE OF PARALLEL PROGRAMMING, P1, DOI 10.1145/1345206.1345210
   Bellens P., 2006, SC 2006 Conference, Proceedings of the ACM/IEEE, P5, DOI DOI 10.1109/SC.2006.17
   Bikshandi G., 2006, Proceedings of the 2006 ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming PPoPP'06, P48, DOI 10.1145/1122971.1122981
   Bodin F, 2009, SCI PROGRAMMING-NETH, V17, P325, DOI [10.1155/2009/784893, 10.3233/SPR-2009-0292]
   Bouchebaba Y, 2007, ACM T DES AUTOMAT EL, V12, DOI 10.1145/1278349.1278356
   Castrillon Jeronimo, 2009, Proceedings of the 2009 IEEE/ACM International Conference on Computer-Aided Design (ICCAD 2009), P587, DOI 10.1145/1687399.1687508
   Chen T, 2008, INT SYM CODE GENER, P155
   Fatahalian K., 2006, SC 06, P83
   Gonzàlez M, 2008, PACT'08: PROCEEDINGS OF THE SEVENTEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P292, DOI 10.1145/1454115.1454156
   GUO J, 2007, THESIS U ILLINOIS UR
   Houston M, 2008, PPOPP'08: PROCEEDINGS OF THE 2008 ACM SIGPLAN SYMPOSIUM ON PRINCIPLES AND PRACTICE OF PARALLEL PROGRAMMING, P143, DOI 10.1145/1345206.1345229
   Joo YP, 2009, DES AUT TEST EUROPE, P466
   Kandemir M, 2001, DES AUT CON, P690, DOI 10.1109/DAC.2001.935595
   KENNEDY K, 1993, P 6 WORKSH LANG COMP, P301
   Knight TJ, 2007, PROCEEDINGS OF THE 2007 ACM SIGPLAN SYMPOSIUM ON PRINCIPLES AND PRACTICE OF PARALLEL PROGRAMMING PPOPP'07, P226, DOI 10.1145/1229428.1229477
   Lee SH, 2010, J SYST ARCHITECT, V56, P233, DOI 10.1016/j.sysarc.2010.03.001
   Lee S, 2009, ACM SIGPLAN NOTICES, V44, P101, DOI 10.1145/1594835.1504194
   Li FH, 2005, DES AUT CON, P95, DOI 10.1109/DAC.2005.193780
   LI JK, 1991, J PARALLEL DISTR COM, V13, P213, DOI 10.1016/0743-7315(91)90090-V
   LIMBERG T, 2009, DAC ISSCC STUDENT DE
   Nadezhkin D, 2009, LECT NOTES COMPUT SC, V5657, P308, DOI 10.1007/978-3-642-03138-0_34
   O'Brien K, 2008, INT J PARALLEL PROG, V36, P289, DOI 10.1007/s10766-008-0072-7
   Orsila H, 2007, J SYST ARCHITECT, V53, P795, DOI 10.1016/j.sysarc.2007.01.013
   *PERF CLUB, 1989, INT J SUPERCOMPUTING, V3, P5
   Pham D, 2005, 2005 International Conference on Integrated Circuit Design and Technology, P49, DOI 10.1109/ICICDT.2005.1502588
   Ren M, 2008, PACT'08: PROCEEDINGS OF THE SEVENTEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P280, DOI 10.1145/1454115.1454155
   *SPEC, CPU BENCHM SUIT
   Stratton JA, 2008, LECT NOTES COMPUT SC, V5335, P16, DOI 10.1007/978-3-540-89740-8_2
   Suhendra V., 2006, CASES, P401
   Ueng SZ, 2008, LECT NOTES COMPUT SC, V5335, P1, DOI 10.1007/978-3-540-89740-8_1
   WANG M, 2009, P 22 INT WORKSH LANG, P247
   WOLFE M, 1995, IGH PERFORMANCE COMP
   YANG H, 2009, P DES AUT TEST EUR D, P466
   OPENCI 1 1 SPECIFICA
NR 35
TC 2
Z9 2
U1 0
U2 2
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2011
VL 57
IS 1
SI SI
BP 134
EP 145
DI 10.1016/j.sysarc.2010.10.008
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 721DJ
UT WOS:000287331600011
DA 2024-07-18
ER

PT J
AU Ali, U
   Malik, MB
AF Ali, Usman
   Malik, Mohammad Bilal
TI Hardware/software co-design of a real-time kernel based tracking system
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Mean shift; Tracking; Embedded; FPGA; Co-design; Real-time
AB The probabilistic visual tracking methods using color histograms have been proven to be robust to target model variations and background illumination changes as shown by the recent research. However, the required computational cost is high due to intensive image data processing. The embedded solution of such algorithms become challenging due to high computational power demand and algorithm complexity. This paper presents a hardware/software co-design architecture for implementation of the well-known kernel based mean shift tracking algorithm. The design uses color histogram of the target as tracking feature. The target is searched in the consecutive images by maximizing the statistical match of the color distributions. The target localization is based on gradient based iterative search instead of exhaustive search which makes the system capable of achieving frame rate up to hundreds of frames per second while tracking multiple targets. The design, which is fully standalone, is implemented on a low-cost medium-size field programmable gate array (FPGA) device. The hardware cost of the design is compared with some other tracking systems. The performance of the system in terms of speed is evaluated and compared with the software based implementation. It is expected that the proposed solution will find its utility in applications like embedded automatic video surveillance systems. (C) 2010 Elsevier B.V. All rights reserved.
EM usmanali@ceme.nust.edu.pk; mbmalik@ceme.nust.edu.pk
RI Ali, Usman/AAZ-1770-2020
OI Ali, Usman/0000-0001-6113-6735; Malik, Mohammad
   Bilal/0000-0003-2850-7412
FU National University of Sciences and Technology, Pakistan; EC [IST 2001
   37540]
FX This research was funded by National University of Sciences and
   Technology, Pakistan. A video dataset used in the simulations came from
   EC Funded CAVIAR project/IST 2001 37540. The authors also acknowledge
   Xilinx University Program for providing development tools for both
   hardware and software.
CR Ali U, 2009, 2009 5TH SOUTHERN CONFERENCE ON PROGRAMMABLE LOGIC, PROCEEDINGS, P33, DOI 10.1109/SPL.2009.4914888
   [Anonymous], 1995, MONOGRAPHS STAT APPL
   [Anonymous], FAST SIMPL LINK FSL
   Arias-Estrada M, 2002, LECT NOTES COMPUT SC, V2438, P710
   Bar-Shalom Y., 1987, Tracking and data association
   Cho JU, 2006, 2006 IEEE/RSJ INTERNATIONAL CONFERENCE ON INTELLIGENT ROBOTS AND SYSTEMS, VOLS 1-12, P2822, DOI 10.1109/IROS.2006.282066
   Cho JU, 2007, 2007 IEEE INTERNATIONAL CONFERENCE ON ROBOTICS AND BIOMIMETICS, VOLS 1-5, P172
   Comaniciu D, 2000, PROC CVPR IEEE, P142, DOI 10.1109/CVPR.2000.854761
   DANIEL P, 1992, TR921321
   Díaz J, 2006, IEEE T CIRC SYST VID, V16, P274, DOI 10.1109/TCSVT.2005.861947
   FUKUNAGA K, 1975, IEEE T INFORM THEORY, V21, P32, DOI 10.1109/TIT.1975.1055330
   KAILATH T, 1967, IEEE T COMMUN TECHN, VCO15, P52, DOI 10.1109/TCOM.1967.1089532
   Kristensen F, 2008, J SIGNAL PROCESS SYS, V52, P75, DOI 10.1007/s11265-007-0100-7
   Li PH, 2009, LECT NOTES COMPUT SC, V5524, P120
   Lucas B.D., 1984, Proceedings of the DARPA Image Understanding Workshop, P121
   Malik MB, 2004, SIGNAL PROCESS, V84, P1709, DOI 10.1016/j.sigpro.2004.05.022
   Pérez P, 2002, LECT NOTES COMPUT SC, V2350, P661
   Porikli F, 2006, J REAL-TIME IMAGE PR, V1, P33, DOI 10.1007/s11554-006-0011-z
   SCHLESSMAN J, 2006, P IEEE C COMP VIS PA, P123
   *XIL INC, MICR PROC REF GUID
   Yilmaz A, 2006, ACM COMPUT SURV, V38, DOI 10.1145/1177352.1177355
   2004, 6 IEEE INT WORKSH PE
NR 22
TC 15
Z9 17
U1 0
U2 15
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2010
VL 56
IS 8
SI SI
BP 317
EP 326
DI 10.1016/j.sysarc.2010.04.008
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 642NQ
UT WOS:000281222300003
DA 2024-07-18
ER

PT J
AU Chen, DR
   Hsu, CC
   Chen, YS
   Kuo, CJ
   Chen, LC
AF Chen, Da-Ren
   Hsu, Chiun-Chieh
   Chen, You-Shyang
   Kuo, Chi-Jung
   Chen, Lin-Chih
TI Transition-aware DVS algorithm for real-time systems using tree
   structure analysis
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Dynamic voltage scaling; Real-time scheduling; Distance-constraint tasks
   scheduling
ID WIRELESS
AB Dynamic voltage scaling (DVS) is a key technique for embedded real-time systems to reduce energy consumption by lowering the supply voltage and operating frequency. Many existing DVS algorithms have to generate the canonical schedules or estimate the lengths of slack time in advance for generating the voltage scaling decisions. Therefore, these methods have to compute the schedules with exponential time complexities in general. In this paper, we consider a set of jitter-controlled, independent, periodic, hard real-time tasks scheduled according to preemptive pinwheel model. Our approach constructs a tree structure corresponding to a schedule and maintains the data structure at each early-completion point. Our approach consists of off-line and on-line algorithms which consider the effects of transition time and energy. The off-line and on-line algorithm takes O(k + n log n) and O(k + (p(max)/p(min))) time complexity, respectively, where n, k, p(max) and p(min) denotes the number of tasks, jobs, longest and shortest task period. respectively. Experimental results show that the proposed approach is effective in reducing computational complexity, transition time and energy overhead. (C) 2010 Elsevier B.V. All rights reserved.
C1 [Chen, Da-Ren; Chen, You-Shyang] Hwa Hsia Inst Technol, Dept Informat Management, Taipei, Taiwan.
   [Hsu, Chiun-Chieh; Kuo, Chi-Jung] Natl Taiwan Univ Sci & Technol, Dept Informat Management, Taipei 106, Taiwan.
   [Kuo, Chi-Jung] Technol & Sci Inst No Taiwan, Dept Informat Management, Taipei, Taiwan.
   [Chen, Lin-Chih] Natl Dong Hwa Univ, Dept Informat Management, Hualien, Taiwan.
C3 National Taiwan University of Science & Technology; National Dong Hwa
   University
RP Chen, DR (corresponding author), Hwa Hsia Inst Technol, Dept Informat Management, 111 Gong Jhuan Rd, Taipei, Taiwan.
EM danny@cc.hwh.edu.tw
OI Chen, Da-Ren/0000-0002-1185-7208
FU National Science Council of the Republic of China [NSC
   98-2221-E-146-003]
FX This work was supported in part by the National Science Council of the
   Republic of China under Grant NSC 98-2221-E-146-003.
CR *ADV RISC MACH LTD, 1996, DD10080C ARM
   Aydin H, 2004, IEEE T COMPUT, V53, P584, DOI 10.1109/TC.2004.1275298
   AYDIN H, 2001, P 22 IEEE REAL TIM S
   Burd TD, 2000, ISLPED '00: PROCEEDINGS OF THE 2000 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P9, DOI 10.1109/LPE.2000.876749
   Burd TD, 2000, IEEE J SOLID-ST CIRC, V35, P1571, DOI 10.1109/4.881202
   Chen JC, 1999, IEEE T MULTIMEDIA, V1, P187, DOI 10.1109/6046.766739
   Chen R, 2008, I C WIREL COMM NETW, P7001
   DAVID F, 2007, EXP COMPUT SCI, P3
   DENNETT S, 1998, CDMA2000 ITU R RTT C
   Ernst R, 1997, 1997 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN - DIGEST OF TECHNICAL PAPERS, P598, DOI 10.1109/ICCAD.1997.643600
   Gochman S., 2003, INTEL TECHNOLOGY J, V07, P21
   GOPALAKRISHNAN S, 2004, P INT C RADAR RADAR
   Han CC, 1996, IEEE T COMPUT, V45, P814, DOI 10.1109/12.508320
   Holte R., 1989, Proceedings of the Twenty-Second Annual Hawaii International Conference on System Sciences. Vol.II: Software Track (IEEE Cat. No.89TH0243-6), P693, DOI 10.1109/HICSS.1989.48075
   Hsueh CW, 1995, IEEE REAL TIME, P172, DOI 10.1109/REAL.1995.495207
   *INT CORP, 2004, WIR INT SPEEDST POW
   Ishihara T, 1998, 1998 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN - PROCEEDINGS, P197, DOI 10.1109/LPE.1998.708188
   *IVHS AM, 1994, IVHS ARCH DEV PROGR
   Jane W. S. W. L., 2000, REAL TIME SYSTEMS
   JURGEN RK, 1991, IEEE SPECTRUM, V28, P26, DOI 10.1109/6.83435
   KIM S, 2002, P IEEE VTC2002 FALL, P1475
   Kim W, 2002, EIGHTH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P219, DOI 10.1109/RTTAS.2002.1137397
   KIM W, P 2004 INT S LOW POW, P393
   Kim WS, 2002, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, P788
   KRISHNA CM, 2000, P 6 IEEE REAL TIM TE
   Kumar GSA, 2007, RTSS 2007: 28TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P15, DOI 10.1109/RTSS.2007.38
   Kwon W.-C., 2005, ACM Transactions on Embedded Computing Systems (TECS), V4, P211, DOI DOI 10.1145/1053271.1053280
   Li MM, 2006, SIAM J COMPUT, V35, P658, DOI 10.1137/050629434
   Lin HH, 2006, REAL-TIME SYST, V34, P37, DOI 10.1007/s11241-006-6738-6
   Lu LL, 2004, 18TH INTERNATIONAL CONFERENCE ON ADVANCED INFORMATION NETWORKING AND APPLICATIONS, VOL 1 (LONG PAPERS), PROCEEDINGS, P379
   Lu SW, 1999, IEEE ACM T NETWORK, V7, P473, DOI 10.1109/90.793003
   Marsan MA, 2000, MOBILE NETW APPL, V5, P167, DOI 10.1023/A:1019156528238
   Mochocki B, 2005, IEEE IC CAD, P446, DOI 10.1109/ICCAD.2005.1560109
   Mochocki B, 2007, ACM T DES AUTOMAT EL, V12, DOI 10.1145/1230800.1230803
   MOSSE D, 2000, P WORKSH COMP OP SYS
   Oliveira C, 1998, IEEE J SEL AREA COMM, V16, P858, DOI 10.1109/49.709449
   Pering T, 1998, 1998 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN - PROCEEDINGS, P76, DOI 10.1109/LPE.1998.708159
   Pillai Padmanabhan., 2001, P 18 ACM S OPERATING, P89, DOI DOI 10.1145/502034.502044
   Rosen KennethH., 1995, DISCRETE MATH ITS AP, V3rd
   Saewong S., 2003, P 9 IEEE REAL TIM EM
   SANJOY K, 1997, P IEEE INT C DAT ENG, P543
   Seo J, 2005, IEEE IC CAD, P450, DOI 10.1109/ICCAD.2005.1560110
   Seo J, 2006, IEEE T COMPUT AID D, V25, P47, DOI 10.1109/TCAD.2005.853703
   Shin D, 2001, IEEE DES TEST COMPUT, V18, P20, DOI 10.1109/54.914596
   Shin Y, 2000, ICCAD - 2000 : IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, P365, DOI 10.1109/ICCAD.2000.896499
   Weiser M., 1994, Proceedings of the First USENIX Symposium on Operating Systems Design and Implementation (OSDI), P13
   Yao F, 1995, AN S FDN CO, P374, DOI 10.1109/SFCS.1995.492493
   YISHAY M, 2001, IEEE ACM T NETWORKIN, V9
   Zhu D, 2004, IEEE T PARALL DISTR, V15, P849, DOI 10.1109/TPDS.2004.45
NR 49
TC 1
Z9 1
U1 0
U2 1
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2010
VL 56
IS 8
SI SI
BP 352
EP 367
DI 10.1016/j.sysarc.2010.05.003
PG 16
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 642NQ
UT WOS:000281222300006
DA 2024-07-18
ER

PT J
AU Baronti, F
   Lazzeri, A
   Roncella, R
   Saletti, R
AF Baronti, F.
   Lazzeri, A.
   Roncella, R.
   Saletti, R.
TI FPGA/DSP-based implementation of a high-performance multi-channel
   counter
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Counting circuits; Digital measurements; Digital signal processors;
   Digital systems; Field programmable gate arrays
ID TIME; TECHNOLOGY
AB A high-performance configurable multi-channel counter is presented. The system has been implemented on a small-size and low-cost Commercial-Off-The-Shelf (COTS) FPGA/DSP-based board, and features 64 input channels, a maximum counting rate of 45 MHz, and a minimum integration window (time resolution) of 24 mu s with a 23 b counting depth. In particular, the time resolution depends on both the selected counting bit-depth and the number of acquisition channels: indeed, with a 8 b counting depth, the time resolution reaches the value of 8 mu s if all the 64 input channels are enabled, whereas it lowers to 378 ns if only 2 channels are used. Thanks to its flexible architecture and performance, the system is suitable in highly demanding photon counting applications based on SPAD arrays, as well as in many other scientific experiments. Moreover, the collected counting results are both real-time processed and transmitted over a high-speed IEEE 1394 serial link. The same link is used to remotely set up and control the entire acquisition process, thus giving the system a even higher degree of flexibility. Finally, a theoretical model of general use which immediately provides the overall system performance is described. The model is then validated by the reported experimental results. (C) 2009 Elsevier B.V. All rights reserved.
C1 [Baronti, F.; Lazzeri, A.; Roncella, R.; Saletti, R.] Univ Pisa, Dip Ingn Informaz Elettron, I-56122 Pisa, Italy.
C3 University of Pisa
RP Saletti, R (corresponding author), Univ Pisa, Dip Ingn Informaz Elettron, Via G Caruso 16, I-56122 Pisa, Italy.
EM r.saletti@iet.unipi.it
RI Saletti, Roberto/AAC-2672-2020
OI Saletti, Roberto/0000-0001-9594-3535; Baronti,
   Federico/0000-0002-9123-8617; Roncella, Roberto/0000-0003-4087-9761
CR *ADD DAT, APCI1710 ADD DAT
   Audino D, 2007, IEEE T NUCL SCI, V54, P549, DOI 10.1109/TNS.2007.893533
   AUDINO D, 2007, P 10 EUR C DIG SYST
   Ghioni M, 2007, IEEE J SEL TOP QUANT, V13, P852, DOI 10.1109/JSTQE.2007.902088
   Hansen S, 2004, IEEE T NUCL SCI, V51, P926, DOI 10.1109/TNS.2004.829447
   *IEEE, 1996, IEEE STAND HIGH PERF
   Lee D. R., 2007, P INT C CONTR AUT SY
   LEPAGE MD, 2000, P IEEE NUCL SCI S, V2
   NICLASS C, 2006, P 32 EUR SOL STAT CI
   Niclass C, 2007, IEEE J SEL TOP QUANT, V13, P863, DOI 10.1109/JSTQE.2007.903854
   Niclass C, 2006, SENSOR ACTUAT A-PHYS, V130, P273, DOI 10.1016/j.sna.2006.02.031
   *ORS ORTH SYST GMB, D88677 ORS ORTH SYST
   *ORT, ORT MCS PCI DAT
   *PICOQUANT, PICOQUANT PICOHARP30
   Pinot L, 2003, IEEE T NUCL SCI, V50, P272, DOI 10.1109/TNS.2003.809470
   UDO S, 2004, NUCL SCI S, V1
   Zappa F, 2005, IEEE PHOTONIC TECH L, V17, P657, DOI 10.1109/LPT.2004.840920
NR 17
TC 1
Z9 5
U1 0
U2 4
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAY-JUN
PY 2009
VL 55
IS 5-6
BP 310
EP 316
DI 10.1016/j.sysarc.2009.03.002
PG 7
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 462WZ
UT WOS:000267390200002
OA Green Accepted
DA 2024-07-18
ER

PT J
AU Wang, HC
   Yuen, CK
AF Wang, H. C.
   Yuen, C. K.
TI Exploiting an abstract-machine-based framework in the design of a Java
   ILP processor
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Abstract machine; Java processor; Embedded processor; ILP; VLIW
ID HARDWARE
AB Machines bridge the gap between the high-level of programming languages and the low-level mechanisms of a real machine. The paper proposed a general abstract-machine-based framework (AMBF) to build instruction level parallelism processors using the instruction tagging technique. The constructed processor may accept code written in any (abstract or real) machine instruction set, and produce tagged machine code after data conflicts are resolved. This requires the construction of a tagging unit which emulates the sequential execution of the program using tags rather than actual values. The paper presents a Java ILP processor by using the proposed framework. The Java processor takes advantage of the tagging unit to dynamically translate Java bytecode instructions to RISC-like tag-based instructions to facilitate the use of a general-purpose RISC core and enable the exploitation of instruction level parallelism. We detailed the Java ILP processor architecture and the design issues. Benchmarking of the Java processor using SpecJVM98 and Unpack has shown the overall ILP speedup improvement between 78% and 173%. (c) 2008 Elsevier B.V. All rights reserved.
C1 [Wang, H. C.; Yuen, C. K.] Natl Univ Singapore, Dept Comp Sci, Sch Comp, Singapore 117543, Singapore.
C3 National University of Singapore
RP Wang, HC (corresponding author), Natl Univ Singapore, Dept Comp Sci, Sch Comp, 3 Sci Dr 2, Singapore 117543, Singapore.
EM wanghaic@hotmail.com; lscp1262@alumni.nus.edu.sg
CR ACHUTHARAMAN R, 2003, INT PAR DISTR PROC S, pA76
   [Anonymous], 2013, LINPACK
   ANTONIO CS, 2003, 7 BRAZ S INT CIRC DE
   Burke M. G., 1999, Proceedings of the ACM 1999 Java Grande Conference, P129, DOI 10.1145/304065.304113
   CASE B, 1996, MICROPROCESSOR REPOR, V10, P12
   Diehl S, 2000, FUTURE GENER COMP SY, V16, P739, DOI 10.1016/S0167-739X(99)00088-6
   EBCIOGLU K, 1997, ACM SIGARCH COMPUTER, V25, P26
   EBCIOGLU K, 1997, MASCOTS 97
   El-Kharashi MW, 2001, J SYST ARCHITECT, V47, P697, DOI 10.1016/S1383-7621(01)00026-1
   GLOSSNER J, 1998, P 24 EUROMICRO C VAS, V1, P221
   Gschwind M, 2000, COMPUTER, V33, P54, DOI 10.1109/2.825696
   HELAIHEL R, 1999, INT C COMP AID DES N, P551
   INMOS Limited, 1988, TRANSP INSTR SET COM
   Kaffe, KAFF VIRT MACH
   KAVI KM, 2001, IEEE T COMPUTERS, V50
   KIN A, 2000, P 26 EUROMICRO C EUR, V1, P1332
   Krall A, 1998, 1998 INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, PROCEEDINGS, P205, DOI 10.1109/PACT.1998.727250
   LEE B, 1994, COMPUTER, V27, P27, DOI 10.1109/2.303620
   LEE JKF, 1984, IEEE COMPUT MAG  JAN, P6
   LINDHOLM T, 1996, JAVA VIRTUAL MACHINE
   MCGHAN H, 1998, IEEE COMPUTER MAGAZI
   *MICR CO, 1979, PASC MICR COMP US MA
   OConnor JM, 1997, IEEE MICRO, V17, P45, DOI 10.1109/40.592314
   Patterson DavidA., 1996, Computer architecture: a quantitative approach, V2nd
   Radhakrishnan R, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P294, DOI [10.1109/ISCA.2000.854399, 10.1145/342001.339702]
   SIDERIS I, 2006, ACM INT C P SERIES, V177
   Smith JE, 1995, P IEEE, V83, P1609, DOI 10.1109/5.476078
   *SPEC, SPEC JVM98 BENCHM
   *SUN MICR, 1999, PIC 2 MICR GUID
   Tan YY, 2006, MICROPROCESS MICROSY, V30, P469, DOI 10.1016/j.micpro.2005.12.007
   Ton LR, 2002, J SYST ARCHITECT, V48, P1, DOI 10.1016/S1383-7621(02)00053-X
   TON LR, 1997, INT C PAR DISTR SYST
   Tremblay M, 2000, IEEE MICRO, V20, P12, DOI 10.1109/40.888700
   VEEN AH, 1986, ACM COMPUTING SURVEY, V18
   WANG HC, 2006, IEEE INT PAR DISTR P
   WANG HC, 2005, ACM SIGARCH COMPUTER, V33, P113
   WATHEQ M, 2002, IEEE T CONSUMER ELEC, V48
   YANG BS, 1999, INT C PAR ARCH COMP
NR 38
TC 0
Z9 1
U1 0
U2 0
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2009
VL 55
IS 1
BP 53
EP 60
DI 10.1016/j.sysarc.2008.07.006
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 394CO
UT WOS:000262423200005
DA 2024-07-18
ER

PT J
AU Sato, K
   Koita, T
   McCormick, S
AF Sato, Kenya
   Koita, Takahiro
   McCormick, Scott
TI Design and implementation of a vehicle interface protocol using an IEEE
   1394 network
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Vehicular network; Gateway; IEEE 1394; Multimedia
AB A wide variety of in-vehicle devices such as camera sensors, navigation systems, telematics and communication equipments have been incorporated into a vehicle to realize intelligent Transport Systems (ITS) applications. Because an efficient standardized network is required, ITS Data Bus (IDB) has been discussed to carry high-speed multimedia data for audio, video and other real-time ITS applications. For connecting devices in a standardized manner, the IDB network has architecture with a gateway called vehicle interface which is located between automaker's proprietary network and the standardized IDB network. IEEE 1394 (also known as iLink or FireWire), which can transport multimedia data for consumer electronics, is a good candidate for IDB network. In this paper, we analyze the issues for existing AV/C protocol (application layer protocol over IEEE 1394) to comprise the IDB network. In addition, we designed and implemented the vehicle interface protocol as a higher layer of IEEE 1394 to address the AV/C protocol issues for realizing the whole IDB network architecture. (C) 2008 Elsevier B.V. All rights reserved.
C1 [Sato, Kenya; Koita, Takahiro] Doshisha Univ, Dept Informat Syst Design, Kyotanabe, Kyoto 6100321, Japan.
   [McCormick, Scott] Connected Vehicle Trade Assoc, Plymouth, MI 48170 USA.
   [Sato, Kenya; McCormick, Scott] Automot Multimedia Interface Collaborat Inc, Bloomfield Hills, MI 48302 USA.
C3 Doshisha University
RP Sato, K (corresponding author), Doshisha Univ, Dept Informat Syst Design, 1-3 Tatara Miyakodani, Kyotanabe, Kyoto 6100321, Japan.
EM ksato@mail.doshisha.ac.jp
RI Sato, Kenya/M-5013-2014
OI Sato, Kenya/0000-0003-2297-4896
CR *1394 TRAD ASS, 2003, 2001018 1394 TRAD AS
   *1394 TRAD ASS, 2004, 2003017 1394 TRAD AS
   *1394 TRAD ASS, 2004, 2004006 1394 T
   *ANSI, 2003, 3251998 ANSI INCITS
   Chaaban K, 2004, ITSC 2004: 7TH INTERNATIONAL IEEE CONFERENCE ON INTELLIGENT TRANSPORTATION SYSTEMS, PROCEEDINGS, P826, DOI 10.1109/ITSC.2004.1399009
   *HAVI INC, 2001, SPEC HOME AUD VID IN
   Hofrichter K, 2001, ICCE: 2001 INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS, DIGEST OF TECHNICAL PAPERS, P304, DOI 10.1109/ICCE.2001.935320
   *IEC, 1998, 61883 IEC 1
   *IEE, 2000, 1394A2000 IEEE
   *IEE, 1995, 13941995 IEEE
   *IEE, 2002, 1394B2002 IEEE
   *IEEE, 2001, 12122001 IEEE
   *ISO, 2006, ROAD VEH AUT MULT  4
   ISO, 2006, 229025 ISO
   JOHANSSON P, 1999, 1394 IEEE
   LORI, 2003, IEEE MULTIMEDIA, V10, P76
   Rabel M, 2001, IEEE VTS VEH TECHNOL, P2026, DOI 10.1109/VETECS.2001.945052
   Reilly D, 2002, 22ND INTERNATIONAL CONFERENCE ON DISTRIBUTED COMPUTING SYSTEMS WORKSHOP, PROCEEDINGS, P741, DOI 10.1109/ICDCSW.2002.1030856
   *SAE, 1997, J2355 SAE
   Saito T, 2000, IEEE T CONSUM ELECTR, V46, P1161, DOI 10.1109/30.920474
   SATO K, 2005, IPSJ J, V46, P2142
   *SOC AUT ENG, 2002, ITS DAT BUS IDB C PH
   TAKAGI A, 2005, P 3 INT C MECH INF T, V6041, P10
NR 23
TC 4
Z9 4
U1 0
U2 2
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2008
VL 54
IS 10
BP 901
EP 910
DI 10.1016/j.sysarc.2008.03.002
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 358IW
UT WOS:000259911400002
DA 2024-07-18
ER

PT J
AU Akkal, M
   Siy, P
AF Akkal, M.
   Siy, P.
TI A new Mixed Radix Conversion algorithm MRC-II
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE residue number system; Mixed Radix Conversion; Mixed Radix Conversion
   II; look-up tables; MRC-II
AB In this paper, we present an efficient and simplified algorithm for the Residue Number System (RN) conversion to weighted number system which in turn will simplify the implementation of RNS sign detection, magnitude comparison, and overflow detection. The algorithm is based on the Mixed Radix Conversion (MRC). The new algorithm simplifies the hardware implementation and improves the speed of conversion by replacing a number of multiplication operations with small look-up tables. The algorithm requires less ROM size compared to those required by existing algorithms. For a moduli set consisting of eight moduli, the new algorithm requires seven tables to do the conversion with a total table size of 519 bits, while Szabo and Tanaka MRC algorithm [N.S. Szabo, R.I. Tanaka, Residue Arithmetic and its Application to Computer Technology, McGraw-Hill, New York, 1967; C.H. Huang, A fully parallel mixed-radix conversion algorithm for residue number applications, IEEE Transactions on Computers c-32 (4) (1983)] requires 28 tables with a total table size of 8960 bits; and Huang MRC algorithm (Huang, 1983) requires 36 tables with a total table size of 5760 bits. (c) 2007 Elsevier B.V. All rights reserved.
C1 Wayne State Univ, ECE Dept, Detroit, MI 48202 USA.
C3 Wayne State University
EM ak2327@wayne.edu; psiy@ece.eng.wayne.edu
CR Alia G, 2005, NEURAL NETWORKS, V18, P179, DOI 10.1016/j.neunet.2004.11.006
   ALRADADI E, 2001, P MUG 18 INT C DENV
   HUANG C, 1983, IEEE T COMPUTERS, V32
   Lu Mi, 1992, IEEE T COMPUTERS, V41
   Szabo N. S., 1967, Residue Arithmetic and Its Applications to Computer Technology
   WEI W, 1999, HIGH SPEED RESIDUE B
   YUKE W, 1999, IEEE C 9 GREAT LAK S, P362
   YUKE W, 2000, ANALOG DIGITAL SIGNA, V47
   YUKE Y, 1996, FUNDAMENTAL THEORY A, V43
NR 9
TC 20
Z9 20
U1 0
U2 0
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2007
VL 53
IS 9
BP 577
EP 586
DI 10.1016/j.sysarc.2006.12.006
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 183PQ
UT WOS:000247585100003
DA 2024-07-18
ER

PT J
AU Chen, XY
   Maskell, DL
AF Chen, Xiaoyong
   Maskell, Douglas L.
TI Supporting multiple-input, multiple-output custom functions in
   configurable processors
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT 19th International Conference on Architecture of Computing Systems
CY MAR 13-16, 2006
CL Frankfurt, GERMANY
DE configurable processor; custom functions; instruction set extension
AB Configurable processors have emerged as a promising solution for high performance embedded systems. Many of these processors extend a RISC core with configurable functional units that execute dual-input, single-output (DISO) custom functions. Although studies have shown that supporting multiple-input, multiple-output (MIMO) custom functions can lead to significant speedups, mechanisms to efficiently achieve this have not been adequately addressed. The underlying reason is that a custom function is normally invoked by a single instruction, which usually transfers only two inputs and one output. Attempts to transfer more inputs and outputs in one instruction are impeded by the instruction length and the register file's R/W ports. This paper proposes a simple extension to transfer multiple inputs and outputs of the custom functions using repeated instructions. While transferring the inputs and outputs may take a few extra cycles, our experiments show that the MIMO extension can still achieve an average 51% increase in speedup compared to a DISO extension and an average 27% increase in speedup compared to a multiple-input, single-output (MISO) extension. (c) 2006 Elsevier B.V. All rights reserved.
C1 Nanyang Technol Univ, Sch Comp Engn, Singapore 639798, Singapore.
C3 Nanyang Technological University
RP Chen, XY (corresponding author), Nanyang Technol Univ, Sch Comp Engn, Block N4,Nanyang Ave, Singapore 639798, Singapore.
EM xychen@pmail.ntu.edu.sg; asdouglas@ntu.edu.sg
RI Maskell, Douglas/A-3668-2011
CR *ALT CORP, 2005, NIOS II PROC REF HDB
   *ALT CORP, 2005, NIOS 2 CUST INSTR US
   ATASU K, 2003, 40 ACM IEEE DES AUT
   BISWAS P, 2005, ISEGEN GEN HIGH QUAL
   CHEN X, 2006, LECT NOTES COMPUTER, V3894
   Chen XY, 2007, IEEE T COMPUT AID D, V26, P359, DOI 10.1109/TCAD.2006.883915
   CONG J, 2005, P ACM INT S FIELD PR
   Guo Z., 2004, P 2004 ACM SIGDA 12
   HAUSER JR, 1997, P 5 IEEE S FIELD PRO
   Ienne P., 2001, 01376 SWISS FED I TE
   KANE G., 1992, MIPS RISC ARCHITECTU
   KASTRUP B, 1999, P 7 IEEE S FIELD PRO
   KUZMANOV G, 2004, MOLEN PROCESSOR PROT
   RAZDAN R, 1994, P 27 ANN INT S MICR
   *XIL INC, 2003, POW PROC REF GUID
   *XIL INC, 2005, MICR PROC REF GUID
   YU P, 2004, P INT C COMP ARCH SY
   YU P, 2004, 41 ACM IEEE DES AUT
NR 18
TC 6
Z9 7
U1 1
U2 3
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAY-JUN
PY 2007
VL 53
IS 5-6
SI SI
BP 263
EP 271
DI 10.1016/j.sysarc.2006.10.006
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 158LS
UT WOS:000245793600003
DA 2024-07-18
ER

PT J
AU Lee, SW
   Ahn, JH
   Kim, HJ
AF Lee, Sang-Won
   Ahn, Jung-Ho
   Kim, Hyoung-Joo
TI A schema version model for complex objects in object-oriented databases
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE complex objects; schema versions; object-oriented databases; schema
   version merging
AB In this paper, we propose a schema version model which allows to restructure complex object hierarchy in object-oriented databases. This model extends a schema version model, called RiBS, which is based on the concept of Rich Base Schema. In the RiBS model, each schema version is in the form of updatable class hierarchy view over one base schema, called the RiBS layer, which has richer schema information than any existing schema version in the database. In this paper, we introduce new operations for restructuring composite object hierarchy in schema versions, and explain their semantics. We also touch upon the ways to transform queries posed against a restructured composite object hierarchy into one against the base schema. In addition, we identify several types of conflicts during schema version merging which result from the restructuring operations, and provide a semi-automatic algorithm to resolve the conflicts. The originality of this paper lies in that (1) we introduce several new operations to restructure composite object hierarchy, and (2) this extended RiBS model operations raise the concept of data independence in OODBs upto the schema level. (c) 2006 Elsevier B.V. All rights reserved.
C1 Sungkyunkwan Univ, Sch Informat & Commun Engn, Suwon 440746, Gyeonggi, South Korea.
   IT4Web, Seoul, South Korea.
   Seoul Natl Univ, Seoul, South Korea.
C3 Sungkyunkwan University (SKKU); Seoul National University (SNU)
RP Lee, SW (corresponding author), Sungkyunkwan Univ, Sch Informat & Commun Engn, 300 Cheoncheon Dong, Suwon 440746, Gyeonggi, South Korea.
EM swlee@skku.edu; jhahn@oop-sla.snu.ac.kr; hjk@oopsla.snu.ac.kr
CR ABITEBOUL S, 1991, P ACM SIGMOD INT C M
   [Anonymous], MODERN DATABASE SYST
   Arocena GO, 1999, THEOR PRACT OBJ SYST, V5, P127, DOI 10.1002/(SICI)1096-9942(1999)5:3<127::AID-TAPO2>3.0.CO;2-X
   ATWOOD T, 1996, OBJECT MAGAZINE
   ATZENI P, 1997, P INT C VAR LARG DAT
   BANERJEE J, 1987, P ACM SIGMOD INT C M, P311
   BATINI C, 1986, COMPUT SURV, V18, P323, DOI 10.1145/27633.27634
   BERNSTEIN PA, 1997, P BTW 97
   BERTINO E, 1992, LECT NOTES COMPUT SC, V580, P136
   Cattell R.G. G., 2000, OBJECT DATABASE STAN
   CHAROY F, 1994, OBJECT ORIENTED PCTE
   FALQUET G, 1998, INT WORKSH WEB DAT
   FERNANDEZ M, 1998, P ACM SIGMOD INT C M
   Kim W., 1990, INTRO OBJECT ORIENTE
   KIM W, 1988, P INT C VER LARG DAT
   Kuno HA, 1998, IEEE T KNOWL DATA EN, V10, P768, DOI 10.1109/69.729731
   LATUEMANN SE, 1997, P INT C DAT ENG
   LEE SW, 2000, J DATABASE MANAG JAN, P33
   LERNER BS, 1990, P INT C OBJ OR PROGR
   LOOMIS ME, 1992, J OBJECT ORIENTE MAY, P53
   MONK S, 1993, SIGMOD RECORD, V22
   *OBJ INC, SCHEM EV OBJ DB WHIT
   *POET SOFTW, POET OBJ SERV SUIT W
   *PROGR SOFTW, OBJ DAT SHEET VERS 6
   RA Y, 1995, P INT C DAT ENG
   SILBERSCHARTZ A, 2005, DATABASE SYSTEM CONC
   SILBERSCHATZ A, 1996, SIGMOD REC, V25, P52
   TRESCH M, 1993, SIGMOD RECORD, V22
   *VERS, VERS DEV SUIT
   ZANIOLO C, 1983, P ACM SIGMOD INT C M, P207
   ZICARI R, 1997, ADV DATABASE SYSTEMS
NR 31
TC 6
Z9 8
U1 1
U2 2
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2006
VL 52
IS 10
BP 563
EP 577
DI 10.1016/j.sysarc.2006.04.001
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 091IZ
UT WOS:000241021900003
DA 2024-07-18
ER

PT J
AU Smith, SC
AF Smith, S. C.
TI Speedup of NULL convention digital circuits using NULL cycle reduction
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE asynchronous logic design; delay-insensitive circuits; self-timed
   circuits; dual-rail encoding; quad-rail encoding
AB A NULL Cycle Reduction (NCR) technique is developed to increase the throughput of NULL Convention Logic systems, by reducing the time required to flush complete DATA wavefronts, commonly referred to as the NULL cycle. The NCR technique exploits parallelism by partitioning input wavefronts, such that one circuit processes a DATA wavefront, while its duplicate processes a NULL wavefront. A NCR architecture is developed for both dual-rail and quad-rail circuits, using either full-word or bit-wise completion. To illustrate the technique, NCR is applied to case studies of a dual-rail non-pipelined 4-bit x 4-bit unsigned multiplier using full-word completion, a quad-rail non-pipelined 4-bit x 4-bit unsigned multiplier using full-word completion, and a dual-rail optimally-pipelined 4-bit x 4-bit unsigned multiplier using bit-wise completion. The application of NCR yields a speedup of 1.57, 1.55, and 1.34, respectively, over the standalone versions, while maintaining delay-insensitivity. Furthermore, NCR is applied to a single slow stage of two pipelined designs to boost the pipelines' overall throughput by 20% and 26%, respectively. (C) 2005 Elsevier B.V. All rights reserved.
C1 Univ Missouri, Dept Elect & Comp Engn, Rolla, MO 65409 USA.
C3 University of Missouri System; Missouri University of Science &
   Technology
RP Smith, SC (corresponding author), Univ Missouri, Dept Elect & Comp Engn, 133 Emerson Elect Co Hall,1870 Miner Circle, Rolla, MO 65409 USA.
EM smithsco@umr.edu
CR BANDAPATI SK, 2003, IEEE DESIGN TEST SPE
   DAVID I, 1992, IEEE T COMPUT, V41, P2, DOI 10.1109/12.123377
   Fant KM, 1996, INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS 1996, PROCEEDINGS, P261, DOI 10.1109/ASAP.1996.542821
   KONDRATYEV A, 2002, 8 INT S AS CIRC SYST, P137
   Martin A.J., 1990, Developments in concurrency and communication, P1
   Muller D.E., 1963, SWITCHING THEORY SPA, P289
   Seitz C.L., 1980, INTRO VLSI SYSTEMS, P218
   Smith SC, 2005, INTEGRATION, V39, P12, DOI 10.1016/j.vlsi.2004.11.001
   Smith SC, 2004, INTEGRATION, V37, P135, DOI 10.1016/j.vlsi.2003.12.004
   Smith SC, 2003, VLSI'03: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON VLSI, P143
   Smith SC, 2001, INTEGRATION, V30, P103, DOI 10.1016/S0167-9260(01)00013-X
   SOBELMAN GE, 1998, IEEE INT S CIRC SYST, V2, P61
   SPARSO J, 1993, 26 HAW INT C SYST SC, V1, P349
   VANBERKEL CHK, 1998, IEEE INT C COMP DESI, P152
   VERHOEFF T, 1988, DISTRIB COMPUT, V3, P1, DOI 10.1007/BF01788562
NR 15
TC 7
Z9 15
U1 0
U2 0
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUL
PY 2006
VL 52
IS 7
BP 411
EP 422
DI 10.1016/j.sysarc.2005.12.002
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 053LU
UT WOS:000238307400003
DA 2024-07-18
ER

PT J
AU Lo Bello, L
   Gangemi, A
AF Lo Bello, L
   Gangemi, A
TI A slot swapping protocol for time-critical internetworking
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE real-time communication; slotted rings; spatial reuse; Earliest Deadline
   First; swapping policies
ID DUAL-BUS NETWORKS; SPATIAL REUSE; RING; SYNCHRONIZATION; ESTABLISHMENT;
   PERFORMANCE; ALLOCATION; ALGORITHMS; DEADLINES; FAIRNESS
AB This paper proposes an architecture and communication protocol called the Slot Swapping Protocol which is used to interconnect, by means of a backbone, different subsystems that generate and consume real-time data. The proposed communication architecture fits well into the general Computer Integrated Manufacturing (CIM) model, thus representing an appealing solution for FieldBus interconnection in factory automation systems.
   Inspired by the concept of session swapping, the Slot Swapping Protocol makes a step forward in slotted rings by including explicit time constraints in traffic scheduling, as it assigns a dynamic priority to slots and uses an Earliest Deadline First-based swapping policy. The paper describes the communication protocol, discusses three slot swapping approaches and presents a set of experiments characterizing the protocol's ability to meet traffic deadlines in several working conditions. (c) 2005 Elsevier B.V. All rights reserved.
C1 Univ Catania, Dept Comp Engn & Telecommun, I-95124 Catania, Italy.
C3 University of Catania
RP Univ Catania, Dept Comp Engn & Telecommun, I-95124 Catania, Italy.
EM lucia.lobello@diit.unict.it; alfio.gangemi@tiscali.it
RI Gangemi, Aldo/C-7420-2013; Bello, Lucia Lo/I-2048-2012; Bello, Lucia
   Lo/AAD-4454-2020
OI Gangemi, Aldo/0000-0001-5568-2684; Bello, Lucia Lo/0000-0002-0604-9783
CR AGRAWAL G, 1994, IEEE T COMPUT, V43, P327, DOI 10.1109/12.272433
   AGRAWAL G, 1993, P INFOCOM 93 IEEE
   *ATM FOR, 1996, ATM FOR TRAFF MAN SP
   Audsley N.C., 1991, P 8 IEEE WORKSH REAL
   CAVALIERI S, 1996, P ISIE 96 IEEE
   CIDON I, 1993, IEEE T COMMUN, V41, P110, DOI 10.1109/26.212370
   Cidon I, 1997, IEEE ACM T NETWORK, V5, P190, DOI 10.1109/90.588080
   COHEN R, 1994, IEEE ACM T NETWORK, V2, P263, DOI 10.1109/90.311624
   DISTEFANO A, 1997, P ISIE 97 IEEE, P143
   *EN, 1996, 50170 EN
   Ermedahl A, 1997, REAL TIM SYST SYMP P, P274, DOI 10.1109/REAL.1997.641289
   FALCONER RM, 1996, BRIT TELECOM TECH J, V3, P27
   FERRARI D, 1990, IEEE J SEL AREA COMM, V8, P368, DOI 10.1109/49.53013
   Grow R, 1982, P EL 82 TOK ACC PROT
   Han CC, 2000, IEEE T COMPUT, V49, P1110, DOI 10.1109/12.888046
   Han CC, 1997, IEEE T COMPUT, V46, P756, DOI 10.1109/12.599896
   *IEEE, 1991, 8026 IEEE
   KAMAL AE, 1990, IEEE T COMPUT, V39, P289, DOI 10.1109/12.48861
   Kamat S., 1993, Proceedings the 13th International Conference on Distributed Computing Systems (Cat. No.93CH3282-1), P347, DOI 10.1109/ICDCS.1993.287691
   KANG CS, 1995, P IEEE S COMP COMM I, P220
   LAMPORT L, 1978, COMMUN ACM, V21, P558, DOI 10.1145/359545.359563
   Liebeherr J, 1996, IEEE ACM T NETWORK, V4, P885, DOI 10.1109/90.556345
   LIMB J, 1990, P SIGCOMM, P67
   LIMB JO, 1982, AT&T TECH J, V61, P1413, DOI 10.1002/j.1538-7305.1982.tb04352.x
   LIU CL, 1973, J ACM, V20, P46, DOI 10.1145/321738.321743
   LOUCKS WM, 1985, IEEE T COMPUT, V34, P1006, DOI 10.1109/TC.1985.1676533
   NASSEHI MM, 1990, P SUPERCOMM ICC, P1697
   Raha A, 1999, IEEE T COMPUT, V48, P917, DOI 10.1109/12.795221
   RAMANATHAN P, 1990, IEEE T COMPUT, V39, P514, DOI 10.1109/12.54844
   Sha L, 1997, IEEE T COMPUT, V46, P1, DOI 10.1109/12.559798
   Temple S., 1984, Ring Technology Local Area Networks. Proceedings of the IFIP WG 6.4. University of Kent Workshop, P79
   VASANTHAVADA N, 1988, IEEE T COMPUT, V37, P440, DOI 10.1109/12.2188
   ZAFIROVICVUKOTI.M, 1988, P ACM SIGMETRICS 88, P37
   ZAFIROVICVUKOTIC M, 1988, IEEE J SEL AREA COMM, V6, P1011, DOI 10.1109/49.1963
   Zheng Q, 1995, IEEE T PARALL DISTR, V6, P1332, DOI 10.1109/71.476172
NR 35
TC 2
Z9 2
U1 1
U2 3
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2005
VL 51
IS 9
BP 526
EP 541
DI 10.1016/j.sysarc.2005.01.001
PG 16
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 963CJ
UT WOS:000231780200002
DA 2024-07-18
ER

PT J
AU Muthukumar, V
   Radhakrishnan, B
   Selvaraj, H
AF Muthukumar, V
   Radhakrishnan, B
   Selvaraj, H
TI Multiple voltage and frequency scheduling for power minimization
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article; Proceedings Paper
CT Euromicro Symposium on Digital System Design
CY SEP 01-06, 2003
CL BELEK, TURKEY
DE embedded system; scheduling; mutiple voltage and frequency scheduling
AB The design description for an integrated circuit may be described in terms of three domains, namely: (1) behavioral domain, (2) structural domain and (3) physical domain. These domains may be hierarchically divided into several levels of abstraction. Classically, these level of abstraction are (1) Architectural or Functional level, (2) Register-transfer level, (3) Logic level and (4) Circuit level. Some of the design problems associated with VLSI circuit design are area, speed, reliability and power consumption. With the development of portable devices, power consumption has become a dominant design consideration in the modern VLSI design area. In each of these domains there are a number of design challenges to reduce power. For instance, at the behavioral level, the freedom to choose multiple voltages and frequencies to minimize power to meet the given hard time constraints is considered as an active field of research to minimize power. Various past researches have showed that higher the level of abstraction, better the ability to address the problems associated with the design. Therefore this work proposes an algorithm that allocates both voltage and frequency simultaneously to the operations of the directed flow graph to optimize power given the time constraints. The resources required for multiple voltage-frequency scheduling is derived using the classical force directed scheduling algorithm. This algorithm has been implemented and tested on High-Level synthesis benchmarks for both non-pipelined and pipeline instances. (c) 2004 Elsevier B.V. All rights reserved.
C1 Univ Nevada, Dept Elect & Comp Engn, Las Vegas, NV 89154 USA.
C3 Nevada System of Higher Education (NSHE); University of Nevada Las Vegas
RP Univ Nevada, Dept Elect & Comp Engn, 4505 Maryland Parway,POB 4026, Las Vegas, NV 89154 USA.
EM venkim@egr.unlv.edu
OI Muthukumar, Venkatesan/0000-0001-5357-5500
CR Pedram Massoud, 1996, ACM T DES AUTOMAT EL, V1, P3, DOI DOI 10.1145/225871.22587
   [No title captured]
   [No title captured]
NR 3
TC 1
Z9 1
U1 0
U2 1
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUN-JUL
PY 2005
VL 51
IS 6-7
BP 382
EP 394
DI 10.1016/j.sysarc.2004.07.005
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 936ZD
UT WOS:000229893300004
DA 2024-07-18
ER

PT J
AU Lee, JG
   Kim, E
   Lee, DK
AF Lee, JG
   Kim, E
   Lee, DK
TI Instruction level redundant number computations for fast data intensive
   processing in asynchronous processors
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE redundant number computation; microprocessor architecture; asynchronous
   circuits
AB Instruction level parallelism (ILP) is strictly limited by various dependencies. In particular, data dependency is a major performance bottleneck of data intensive applications. In this paper we address acceleration of the execution of instruction codes serialized by data dependencies. We propose a new computer architecture supporting a redundant number computation at the instruction level. To design and implement the scheme, an extended data-path and additional instructions are also proposed. The architectural exploitation of instruction level redundant number computations (IL-RNC) makes it possible to eliminate carry propagations. As a result execution of instructions which are serialized due to inherent data dependencies is accelerated. Simulations have been performed with data intensive processing benchmarks and the proposed architecture shows about a 1.2-1.35 fold speedup over a conventional counterpart. The proposed architecture model can be used effectively for data intensive processing in a microprocessor, a digital signal processor and a multimedia processor. (c) 2004 Elsevier B.V. All rights reserved.
C1 Kwang Ju Inst Sci & Technol, Dept Informat & Commun, Kwangju 500712, South Korea.
C3 Gwangju Institute of Science & Technology (GIST)
RP Kwang Ju Inst Sci & Technol, Dept Informat & Commun, 1 Oryong Dong, Kwangju 500712, South Korea.
EM eulia@kjist.ac.kr; uskim@kjist.ac.kr
RI Lee, Jeong-Gun/W-6276-2019
OI Lee, Jeong-Gun/0000-0001-6218-4560
CR Agarwal V, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P248, DOI [10.1109/ISCA.2000.854395, 10.1145/342001.339691]
   [Anonymous], 1993, Computer arithmetic algorithms
   [Anonymous], 1994, Synthesis and optimization of digital circuits
   BICKERSTAFF KC, 1995, J VLSI SIGNAL PROC, V9, P181, DOI 10.1007/BF02407084
   CORTADELLA J, 1992, IEEE T COMP, V41
   Gilbert DA, 1997, THIRD INTERNATIONAL SYMPOSIUM ON ADVANCED RESEARCH IN ASYNCHRONOUS CIRCUITS AND SYSTEMS, PROCEEDINGS, P2, DOI 10.1109/ASYNC.1997.587137
   HAUCK S, 1995, P IEEE, V83, P69, DOI 10.1109/5.362752
   Ho R, 2001, P IEEE, V89, P490, DOI 10.1109/5.920580
   KIM T, 1998, IEEE T COMP AID DES, V17
   KOL R, 1997, PUB TECHNION ISRAEL, V202
   LEE JG, 2001, AS S PAC DES AUT C J, P261
   LEE JG, 2001, SIMULATOR ASYNCHRONO
   LIPASTI MH, 1996, INT S MICR DEC, P226
   Lutz DR, 1996, PR IEEE COMP DESIGN, P545, DOI 10.1109/ICCD.1996.563605
   Lutz DR, 1997, P S COMP ARITHM, P266, DOI 10.1109/ARITH.1997.614904
   Nowick SM, 1997, THIRD INTERNATIONAL SYMPOSIUM ON ADVANCED RESEARCH IN ASYNCHRONOUS CIRCUITS AND SYSTEMS, PROCEEDINGS, P210, DOI 10.1109/ASYNC.1997.587176
   *SEM IND ASS, 2000, NAT TECHN RAODM SEM
   Silc J, 2000, MICROPROCESS MICROSY, V24, P175, DOI 10.1016/S0141-9331(00)00072-7
   Sutherland I, 2001, INT SYMP ASYNCHRON C, P46, DOI 10.1109/ASYNC.2001.914068
   WALL DW, 936 W RES LAB
NR 20
TC 0
Z9 0
U1 0
U2 0
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD MAR
PY 2005
VL 51
IS 3
BP 151
EP 164
DI 10.1016/j.sysarc.2004.09.005
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 905PB
UT WOS:000227580200001
DA 2024-07-18
ER

PT J
AU Cadenas, O
   Megson, G
AF Cadenas, O
   Megson, G
TI A clocking technique for FPGA pipelined designs
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE pipelines; micropipeline; FPGAs
AB This paper presents a clocking pipeline technique referred to as a single-pulse pipeline (PP-Pipeline) and applies it to the problem of mapping pipelined circuits to a Field Programmable Gate Array (FPGA). A PP-pipeline replicates the operation of asynchronous micropipelined control mechanisms using synchronous-orientated logic resources commonly found in FPGA devices. Consequently, circuits with an asynchronous-like pipeline operation can be efficiently synthesized using a synchronous design methodology. The technique can be extended to include data-completion circuitry to take advantage of variable data-completion processing time in synchronous pipelined designs. It is also shown that the PP-pipeline reduces the clock tree power consumption of pipelined circuits. These potential applications are demonstrated by post-synthesis simulation of FPGA circuits. (C) 2004 Elsevier B.V. All rights reserved.
C1 Univ Reading, Sch Syst Engn, Reading RG6 6AY, Berks, England.
C3 University of Reading
RP Univ Reading, Sch Syst Engn, POB 225,Whiteknights, Reading RG6 6AY, Berks, England.
EM o.cadenas@reading.ac.uk; g.m.megson@reading.ac.uk
CR Benini L., 2001, IEEE Circuits and Systems Magazine, V1, P6, DOI 10.1109/7384.928306
   CHENG FC, 1998, INT C COMP DES ICCD
   DAVIS A, 1907, UUCS97013
   De Gloria A, 2000, IEE P-COMPUT DIG T, V147, P93, DOI 10.1049/ip-cdt:20000451
   HAUCK S, 1994, IEEE DES TEST COMPUT, V11, P60, DOI 10.1109/MDT.1994.303848
   HAUCK S, 1992, 2 INT WORKSH FIELD P
   Hennessy J., 1995, COMPUTER ARCHITECTUR
   HERVEILLE R, 2001, CORDIC CORE SPECIFIC
   JOHNSON TA, 2001, P 8 IEEE INT C EL CI
   KOL R, 1997, P INT C COMP DES ICC
   PATTERSON DA, 1995, COMPUTER ORG DESIGN
   PAYNE R, 1995, LNCS, V975
   QING MP, 1998, P AS S PAC DES AUT C, P417
   SEITZ CL, 1980, INTRO VLSI SYSTEMS, pCH7
   SHAMS M, 1997, P INT C COMP DES ICC
   SUTHERLAND IE, 1989, COMMUN ACM, V32, P720, DOI 10.1145/63526.63532
   WAKERLY JF, 2000, DIGITAL DESIGN PRINC
   WINKEL D, 1980, ART DIGITAL DESIGN I
   *XIL, 2002, XPOW TUT FPGA DES
   Yun KY, 1996, SECOND INTERNATIONAL SYMPOSIUM ON ADVANCED RESEARCH IN ASYNCHRONOUS CIRCUITS AND SYSTEMS, PROCEEDINGS, P17, DOI 10.1109/ASYNC.1996.494434
NR 20
TC 6
Z9 6
U1 1
U2 5
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2004
VL 50
IS 11
BP 687
EP 696
DI 10.1016/j.sysarc.2004.04.001
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 864JK
UT WOS:000224629600003
DA 2024-07-18
ER

PT J
AU Gu, YZ
   Tang, M
   Wang, QC
   Wang, H
   Ding, HL
AF Gu, Yuzhe
   Tang, Ming
   Wang, Quancheng
   Wang, Han
   Ding, Haili
TI One more set: Mitigating conflict-based cache side-channel attacks by
   extending cache set
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Microarchitecture security; Cache side-channel attacks; Replacement
   policies; Hardware design
AB Caches are vulnerable to side-channel attacks as a type of shared hardware resource. Most existing defense methods can be categorized into two categories: partition and randomization. However, cache partition will bring a large performance overhead and randomization has been proven to be not safe enough. In this paper, we propose a design called ExtendCache. Different from other defense schemes applied to the entire cache, ExtendCache focuses on cache sets that may cause information leakage, which can greatly reduce the impact on performance. Based on the fact that a conflict-based attack requires a large number of accesses to the target set, ExtendCache locates the cache set that may contain sensitive information and be stolen by the attacker according to the number of accesses. After locating a suspicious set, it extends the set by borrowing cache lines from another set. This prevents attackers from controlling the state of the target set and observing effective victim behavior. We implemented ExtendCache on gem5 and took the modular square algorithm as an example to prove the effectiveness of our design. When evaluated using the SPEC2017 benchmarks, ExtendCache had minimal impact on performance, with only a 0.48% average performance loss observed.
C1 [Gu, Yuzhe; Tang, Ming; Wang, Quancheng; Wang, Han] Wuhan Univ, Sch Cyber Sci & Engn, Key Lab Aerosp Informat Secur & Trusted Comp, Minist Educ, Wuhan, Peoples R China.
   [Ding, Haili] Mkt Serv Ctr State Grid Elect Power Co Ltd, Beijing, Ningxia, Peoples R China.
C3 Wuhan University
RP Tang, M (corresponding author), Wuhan Univ, Sch Cyber Sci & Engn, Key Lab Aerosp Informat Secur & Trusted Comp, Minist Educ, Wuhan, Peoples R China.
EM yuzhegu@whu.edu.cn; m.tang@126.com; wangquancheng@whu.edu.cn;
   han.wang@whu.edu.cn; dhl314@163.com
RI Wang, Quancheng/ITT-2810-2023
OI Wang, Quancheng/0000-0002-0313-1853
FU science and technology project of State Grid Corporation of China;
   Research on Key Technologies of High Security for Embedded CPU Core
   [5700-202041394A-0-0-00]
FX This research is supported by the science and technology project of
   State Grid Corporation of China, Research on Key Technologies of High
   Security for Embedded CPU Core (No. 5700-202041394A-0-0-00) .
CR Aciiçqmez O, 2008, LECT NOTES COMPUT SC, V4964, P256, DOI 10.1007/978-3-540-79263-5_16
   Alam M., 2017, Cryptol. ePrint Arch
   Bahmani R, 2021, PROCEEDINGS OF THE 30TH USENIX SECURITY SYMPOSIUM, P1073
   Bodduna R, 2020, IEEE COMPUT ARCHIT L, V19, P9, DOI 10.1109/LCA.2020.2964212
   Bourgeat T, 2019, MICRO'52: THE 52ND ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, P42, DOI 10.1145/3352460.3358310
   Briongos S, 2020, PROCEEDINGS OF THE 29TH USENIX SECURITY SYMPOSIUM, P1967
   Bucek J, 2018, COMPANION OF THE 2018 ACM/SPEC INTERNATIONAL CONFERENCE ON PERFORMANCE ENGINEERING (ICPE '18), P41, DOI 10.1145/3185768.3185771
   Chiappetta M, 2016, APPL SOFT COMPUT, V49, P1162, DOI 10.1016/j.asoc.2016.09.014
   Deng SW, 2020, TWENTY-FIFTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXV), P683, DOI 10.1145/3373376.3378510
   Dessouky G., 2022, NDSS, P1
   Gruss Daniel, 2016, Detection of Intrusions and Malware, and Vulnerability Assessment. 13th International Conference, DIMVA 2016. Proceedings: LNCS 9721, P279, DOI 10.1007/978-3-319-40667-1_14
   Gullasch D, 2011, P IEEE S SECUR PRIV, P490, DOI 10.1109/SP.2011.22
   Harris A, 2019, MICRO'52: THE 52ND ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, P57, DOI 10.1145/3352460.3358273
   Kaur J, 2023, J SYST ARCHITECT, V135, DOI 10.1016/j.sysarc.2022.102805
   Kiriansky V, 2018, 2018 51ST ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), P974, DOI [10.1109/MICRO.2018.00083, 10.1109/MICR0.2018.00083]
   Kocher P, 2020, COMMUN ACM, V63, P93, DOI 10.1145/3399742
   Lipp M, 2020, COMMUN ACM, V63, P46, DOI 10.1145/3357033
   Liu FF, 2016, IEEE MICRO, V36, P8, DOI 10.1109/MM.2016.85
   Liu F, 2016, INT S HIGH PERF COMP, P406, DOI 10.1109/HPCA.2016.7446082
   Liu FF, 2015, P IEEE S SECUR PRIV, P605, DOI 10.1109/SP.2015.43
   Liu FF, 2014, INT SYMP MICROARCH, P203, DOI 10.1109/MICRO.2014.28
   Lowe-Power J, 2020, Arxiv, DOI arXiv:2007.03152
   Luo M., 2023, 29 SYMP HIGH PERF CO
   McKeen F., 2013, Hasp@ isca, DOI 10.1145/2487726. 2488368
   Osvik DA, 2006, LECT NOTES COMPUT SC, V3860, P1
   Percival Colin, 2005, CACHE MISSING FUN PR
   Qureshi MK, 2019, PROCEEDINGS OF THE 2019 46TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA '19), P360, DOI 10.1145/3307650.3322246
   Qureshi MK, 2018, 2018 51ST ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), P775, DOI [10.1109/MICR0.2018.00068, 10.1109/MICRO.2018.00068]
   Shusterman A, 2019, PROCEEDINGS OF THE 28TH USENIX SECURITY SYMPOSIUM, P639
   Tan QH, 2020, 27TH ANNUAL NETWORK AND DISTRIBUTED SYSTEM SECURITY SYMPOSIUM (NDSS 2020), DOI 10.14722/ndss.2020.24086
   Thoma J.P., 2023, 32 USENIX SEC S USEN, V23
   Townley D, 2022, PROCEEDINGS OF THE 31ST USENIX SECURITY SYMPOSIUM, P2839
   van Schaik S, 2019, P IEEE S SECUR PRIV, P88, DOI 10.1109/SP.2019.00087
   Wang QC, 2024, Arxiv, DOI arXiv:2304.10268
   Wang Y, 2016, DES AUT CON, DOI 10.1145/2897937.2898086
   Wei Song, 2021, 2021 IEEE Symposium on Security and Privacy (SP), P955, DOI 10.1109/SP40001.2021.00050
   Werner M, 2019, PROCEEDINGS OF THE 28TH USENIX SECURITY SYMPOSIUM, P675
   Xiao C, 2023, J SYST ARCHITECT, V139, DOI 10.1016/j.sysarc.2023.102877
   Yarom Y, 2014, PROCEEDINGS OF THE 23RD USENIX SECURITY SYMPOSIUM, P719
   Zheng BL, 2022, IEEE T DEPEND SECURE, V19, P3231, DOI 10.1109/TDSC.2021.3089882
NR 40
TC 0
Z9 0
U1 2
U2 3
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2023
VL 144
AR 102997
DI 10.1016/j.sysarc.2023.102997
EA OCT 2023
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA W0IX0
UT WOS:001088563000001
DA 2024-07-18
ER

PT J
AU Qiao, ZR
   Yang, QL
   Zhou, YW
   Yang, B
   Zhang, MW
AF Qiao, Zirui
   Yang, Qiliang
   Zhou, Yanwei
   Yang, Bo
   Zhang, Mingwu
TI A redesigned secure and efficient data transaction protocol for mobile
   payment system
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Cryptanalysis; Certificateless signature scheme; Discrete logarithm;
   Forking lemma
ID CERTIFICATELESS AGGREGATE SIGNATURE
AB Generally, the secure protocol was proposed from the certificateless signature (CLS) scheme to provide the corresponding security for the actual application. However, for the previous application protocols, most of the underlying CLS schemes cannot have their claimed security, because some proposals cannot resist forgery attacks or the master secret key can be captured by the probabilistic polynomial time adversary. To further address the above problems, we take several previous CLS schemes as instances to make a detailed analysis of the causes of the above security flaws and point out that, in a secure CLS scheme, we should appropriately publish the public parameters. Based on the above analysis, we design an efficient and secure CLS scheme in this paper, and the unforgeability is proved based on the hardness of discrete logarithm complexity assumption through the Forking lemma. Compared with the existing constructions, our new proposal has advantages in communication and computation efficiency but also has higher security. Furthermore, a concrete construction of a certificateless aggregate signature (CLAS) scheme is designed with the above basic CLS scheme to realize efficient verification of multiple signatures. Finally, we further improve the key conditions that need to be paid attention to design a secure CLS scheme.
C1 [Qiao, Zirui; Zhou, Yanwei; Yang, Bo] Shaanxi Normal Univ, Sch Comp Sci, Xian, Peoples R China.
   [Zhou, Yanwei] State Key Lab Cryptol, Box 5159, Beijing, Peoples R China.
   [Yang, Qiliang] Shanghai Dev Ctr Comp Software Technol, Shanghai, Peoples R China.
   [Zhang, Mingwu] Hubei Univ Technol, Sch Comp, Wuhan, Peoples R China.
C3 Shaanxi Normal University; Shanghai Academy of Science & Technology;
   Hubei University of Technology
RP Zhou, YW (corresponding author), Shaanxi Normal Univ, Sch Comp Sci, Xian, Peoples R China.
EM zyw@snnu.edu.cn
RI Yang, Bo/D-2691-2012; Zhang, Mingwu/Q-1571-2015
OI YanWei, ZHOU/0000-0002-7254-3579
FU National Natural Science Foundation of China [62272287, U2001205]; Open
   Fund of Advanced Cryptography and System Security Key Laboratory of
   Sichuan Province [SKLACSS-202112]; Research Funds of Guangxi Key
   Laboratory of Cryptography and Information Security [GCIS202108];
   Research Funds of Henan Key Laboratory of Network Cryptography
   Technology [LNCT2021-A04]; Fundamental Research Funds for the Central
   Universities [GK202301009]
FX This work is supported in part by the National Natural Science
   Foundation of China (62272287, U2001205) ; in part by the Open Fund of
   Advanced Cryptography and System Security Key Laboratory of Sichuan
   Province (SKLACSS-202112) ; in part by the Research Funds of Guangxi Key
   Laboratory of Cryptography and Information Security (GCIS202108) ; in
   part by the Research Funds of Henan Key Laboratory of Network
   Cryptography Technology (LNCT2021-A04) ; and in part by the Fundamental
   Research Funds for the Central Universities (GK202301009) .
CR Cahyadi EF, 2022, INT J DISTRIB SENS N, V18, DOI 10.1177/15501329221080658
   Chen YL, 2022, IEEE INTERNET THINGS, V9, P10354, DOI 10.1109/JIOT.2021.3121552
   Deng LZ, 2021, IEEE INTERNET THINGS, V8, P8897, DOI 10.1109/JIOT.2021.3056097
   Du HZ, 2020, AD HOC NETW, V100, DOI 10.1016/j.adhoc.2020.102074
   Gayathri NB, 2019, IEEE INTERNET THINGS, V6, P9064, DOI 10.1109/JIOT.2019.2927089
   Han YB, 2022, IEEE SYST J, V16, P1637, DOI 10.1109/JSYST.2021.3116029
   Jaeger J, 2020, LECT NOTES COMPUT SC, V12552, P414, DOI 10.1007/978-3-030-64381-2_15
   Liu JH, 2020, IEEE INTERNET THINGS, V7, P5256, DOI 10.1109/JIOT.2020.2979613
   Mei Q, 2021, IEEE SYST J, V15, P245, DOI 10.1109/JSYST.2020.2966526
   Pointcheval D, 2000, J CRYPTOL, V13, P361, DOI 10.1007/s001450010003
   Qiao ZR, 2022, IEEE SYST J, V16, P4719, DOI 10.1109/JSYST.2021.3131589
   Qiao ZR, 2023, IEEE SYST J, V17, P72, DOI 10.1109/JSYST.2022.3188012
   Qiao ZR, 2022, IEEE SYST J, V16, P1842, DOI [10.1109/JSYST.2020.3046450, 10.1145/3473141.3473219]
   Xiang DM, 2022, AD HOC NETW, V124, DOI 10.1016/j.adhoc.2021.102702
   Yang WJ, 2021, IEEE INTERNET THINGS, V8, P5000, DOI 10.1109/JIOT.2020.3034307
   Yang XD, 2023, IEEE SYST J, V17, P601, DOI 10.1109/JSYST.2022.3171258
   Yeh KH, 2018, IEEE SYST J, V12, P2027, DOI 10.1109/JSYST.2017.2668389
   Yu HF, 2022, IEEE SYST J, V16, P2347, DOI 10.1109/JSYST.2021.3096531
   Zhao YN, 2020, T EMERG TELECOMMUN T, V31, DOI 10.1002/ett.3708
NR 19
TC 0
Z9 0
U1 4
U2 5
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2023
VL 143
AR 102964
DI 10.1016/j.sysarc.2023.102964
EA AUG 2023
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA W4KL9
UT WOS:001091329100001
DA 2024-07-18
ER

PT J
AU Sancho, J
   Villa, M
   Chavarrías, M
   Juarez, E
   Lagares, A
   Sanz, C
AF Sancho, Jaime
   Villa, Manuel
   Chavarrias, Miguel
   Juarez, Eduardo
   Lagares, Alfonso
   Sanz, Cesar
TI SLIMBRAIN: Augmented reality real-time acquisition and processing system
   for hyperspectral classification mapping with depth information for
   in-vivo surgical procedures
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Brain tumor; AR; GPU; Machine Learning; Medicine; Depth image; Lidar;
   Classification; IA; Neurosurgery; Biomedical engineering
ID CAMERA; TECHNOLOGY
AB Over the last two decades, augmented reality (AR) has led to the rapid development of new interfaces in various fields of social and technological application domains. One such domain is medicine, and to a higher extent surgery, where these visualization techniques help to improve the effectiveness of preoperative and intraoperative procedures. Following this trend, this paper presents SLIMBRAIN, a real-time acquisition and processing AR system suitable to classify and display brain tumor tissue from hyperspectral (HS) information. This system captures and processes HS images at 14 frames per second (FPS) during the course of a tumor resection operation to detect and delimit cancer tissue at the same time the neurosurgeon operates. The result is represented in an AR visualization where the classification results are overlapped with the RGB point cloud captured by a LiDAR camera. This representation allows natural navigation of the scene at the same time it is captured and processed, improving the visualization and hence effectiveness of the HS technology to delimit tumors. The whole system has been verified in real brain tumor resection operations.
C1 [Sancho, Jaime; Villa, Manuel; Chavarrias, Miguel; Juarez, Eduardo] Univ Politecn Madrid, Res Ctr Software Technol & Multimedia Syst, Madrid, Spain.
   [Lagares, Alfonso] Univ Complutense Madrid, Hosp Univ 12 Octubre, Dept Neurosurg, Madrid, Spain.
C3 Universidad Politecnica de Madrid; Hospital Universitario 12 de Octubre;
   Complutense University of Madrid
RP Sancho, J (corresponding author), Univ Politecn Madrid, Res Ctr Software Technol & Multimedia Syst, Madrid, Spain.
EM jaime.sancho@upm.es
RI Lagares, Alfonso/B-2969-2011; Juarez, Eduardo/L-1243-2014
OI Lagares, Alfonso/0000-0003-3996-0554; Sancho Aragon,
   Jaime/0000-0001-8767-6596; Villa Romero, Manuel/0000-0001-7000-6289;
   Juarez, Eduardo/0000-0002-6096-1511; SANZ ALVARO,
   CESAR/0000-0002-2411-9132; CHAVARRIAS LAPASTORA,
   MIGUEL/0000-0003-0280-3440
FU Regional Government of Madrid through NEMESIS-3D-CM project
   [PID2020-116417RB-C41]; Spanish Ministry of Science and Innovation
   through TALENT project;  [Y2018/BIO-4826]
FX This work was supported by both the Regional Government of Madrid
   through NEMESIS-3D-CM project (Y2018/BIO-4826) and by the Spanish
   Ministry of Science and Innovation through TALENT project
   (PID2020-116417RB-C41) .
CR Alfonso-Garcia A, 2020, J BIOPHOTONICS, V13, DOI 10.1002/jbio.201900108
   Andress S, 2018, J MED IMAGING, V5, DOI 10.1117/1.JMI.5.2.021209
   [Anonymous], 2004, ROCAI
   Aref M., 2021, CUSTOM FLUORESCENCE
   Bettati P., 2022, SPIE, V12034, P577
   Bijlstra OD, 2022, LIFE-BASEL, V12, DOI 10.3390/life12050667
   Bioucas-Dias JM, 2013, IEEE GEOSC REM SEN M, V1, P6, DOI 10.1109/MGRS.2013.2244672
   Chidambaram S, 2021, J CLIN NEUROSCI, V91, P43, DOI 10.1016/j.jocn.2021.06.032
   Dziembowski A, 2022, IEEE T CIRC SYST VID, V32, P7575, DOI 10.1109/TCSVT.2022.3179575
   Eckert M, 2019, JMIR MHEALTH UHEALTH, V7, DOI 10.2196/10967
   El-Hariri H, 2018, HEALTHC TECHNOL LETT, V5, P189, DOI 10.1049/htl.2018.5061
   Fabelo H, 2019, IEEE ACCESS, V7, P39098, DOI 10.1109/ACCESS.2019.2904788
   Fachada S., 2022, 3D COMPUTER GRAPHICS, DOI [10.5772/intechopen.102382, DOI 10.5772/INTECHOPEN.102382]
   Gao L, 2012, BIOMED OPT EXPRESS, V3, P48, DOI 10.1364/BOE.3.000048
   Hartley R, 2003, MULTIPLE VIEW GEOMET, DOI 10.1016/S0143-8166(01)00145-2
   He QH, 2019, BIOMED OPT EXPRESS, V10, P5625, DOI 10.1364/BOE.10.005625
   He Y, 2017, SENSORS-BASEL, V17, DOI 10.3390/s17010092
   Hu HZ, 2019, CURR MED SCI, V39, P1, DOI 10.1007/s11596-019-1992-8
   Jiang JG, 2019, IEEE ACCESS, V7, P53566, DOI 10.1109/ACCESS.2019.2912949
   K. group, OPENGL OPEN GRAPHICS
   K. group, GLUT OPENGL UTILITY
   Kahraman S, 2021, ANNU REV CONTROL, V51, P236, DOI 10.1016/j.arcontrol.2021.03.003
   Kaluzny J, 2017, CURR EYE RES, V42, P629, DOI 10.1080/02713683.2016.1221976
   Kuo BC, 2014, IEEE J-STARS, V7, P317, DOI 10.1109/JSTARS.2013.2262926
   Lazcano R, 2019, IEEE ACCESS, V7, P152316, DOI 10.1109/ACCESS.2019.2938708
   Mühle R, 2021, J BIOMED OPT, V26, DOI 10.1117/1.JBO.26.7.076007
   NVIDIA, CUDA OPENGL INTEROPE
   Pallavicini F, 2019, SIMULAT GAMING, V50, P136, DOI 10.1177/1046878119831420
   Perez P, 2022, Arxiv, DOI arXiv:2205.05953
   Pichette J, 2017, PROC SPIE, V10110, DOI 10.1117/12.2253614
   Puttonen E, 2015, OPT ENG, V54, DOI 10.1117/1.OE.54.1.013105
   Roethe AL, 2022, ACTA NEUROCHIR, V164, P3, DOI 10.1007/s00701-021-05045-1
   Rogge S., 2019, P INT C 3D IMM IC3D, P1
   Sadjadi S.Y., 2017, INT J COMPUT, V2
   Sanchez-Pastor J., 2021, 2021 36 C DES CIRC I, P1
   Sancho J, 2021, SENSORS-BASEL, V21, DOI 10.3390/s21124091
   Satoh M, 2021, J CLIN NEUROSCI, V94, P305, DOI 10.1016/j.jocn.2021.10.033
   Sorko SR, 2019, PROCEDIA MANUF, V31, P85, DOI 10.1016/j.promfg.2019.03.014
   Tanzi L, 2021, INT J COMPUT ASS RAD, V16, P1435, DOI 10.1007/s11548-021-02432-y
   Thenkabail P.S., 2016, Hyperspectral Remote Sensing of Vegetation
   Torti E, 2018, ELECTRONICS-SWITZ, V7, DOI 10.3390/electronics7110283
   Ul Rehman A, 2021, PHOTODIAGN PHOTODYN, V33, DOI 10.1016/j.pdpdt.2020.102165
   Urbanos G, 2021, SENSORS-BASEL, V21, DOI 10.3390/s21113827
   van Manen L, 2021, QUANT IMAG MED SURG, V11, P3966, DOI 10.21037/qims-21-46
   Villa M, 2022, LECT NOTES COMPUT SC, V13425, P123, DOI 10.1007/978-3-031-12748-9_10
   Wang P, 2020, ENG COMPUT-GERMANY, V36, P1715, DOI 10.1007/s00366-019-00792-3
   Wisotzky EL, 2019, 2019 26TH IEEE CONFERENCE ON VIRTUAL REALITY AND 3D USER INTERFACES (VR), P1477, DOI [10.1109/VR.2019.8797682, 10.1109/vr.2019.8797682]
   Xie B, 2021, FRONT VIRTUAL REAL, V2, DOI 10.3389/frvir.2021.645153
   Ximea, XIMEA HSI CAMERAS BR
   Yeung AWK, 2021, J MED INTERNET RES, V23, DOI 10.2196/25499
   Yuen S.C.Y., 2011, J. Educ. Technol. Dev. Exch. (JETDE), V4, P11, DOI [10.18785/jetde.0401.10, DOI 10.18785/JETDE.0401.10]
   Zhang B, 2012, ENVIRON EARTH SCI, V65, P649, DOI 10.1007/s12665-011-1112-y
NR 52
TC 7
Z9 7
U1 1
U2 7
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUL
PY 2023
VL 140
AR 102893
DI 10.1016/j.sysarc.2023.102893
EA MAY 2023
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA I3PT6
UT WOS:001001939200001
OA hybrid
DA 2024-07-18
ER

PT J
AU Yin, RY
   Yan, Z
   Liang, XQ
   Xie, HM
   Wan, ZG
AF Yin, Ruoyu
   Yan, Zheng
   Liang, Xueqin
   Xie, Haomeng
   Wan, Zhiguo
TI A survey on privacy preservation techniques for blockchain
   interoperability
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Cross-chain; Privacy; Blockchain; Interoperability
ID EFFICIENT
AB The prosperity of blockchain has spawned numerous blockchain-based platforms with different structures and consensus mechanisms, further increasing the attention of blockchain interoperability for the interactions of different platforms. The interoperability supports the advanced development of blockchain technology by enabling value and information interactions of different chains. Considering the characteristics of openness and zero-trust of blockchain, privacy preservation is essential for blockchain interoperability technology. However, the state-of-the-art still lacks a comprehensive investigation of existing privacy preservation techniques for blockchain interoperability. To fill the research gap, this paper conducts an extensive survey on current privacy -preserving techniques in hash-locking-based, sidechains/relays-based and notary-scheme-based interoperability technology. Specifically, we put forward a series of evaluation criteria, including confidentiality, anonymity, unlinkability, conditional traceability, auditability, scalability, universality, efficiency, fairness, atomicity, and fault tolerance, to judge the effectiveness and weaknesses of the surveyed techniques. In the end, we discuss unsolved problems in the existing literature and propose promising directions for future research.
C1 [Yin, Ruoyu; Yan, Zheng; Liang, Xueqin; Xie, Haomeng] Xidian Univ, Sch Cyber Engn, ISN, Xian 710071, Peoples R China.
   [Wan, Zhiguo] Zhejiang Lab, Hangzhou 311121, Peoples R China.
C3 Xidian University; Zhejiang Laboratory
RP Liang, XQ (corresponding author), Xidian Univ, Sch Cyber Engn, ISN, Xian 710071, Peoples R China.
EM liangxueqin@xidian.edu.cn
RI zheng, yan/GQY-6668-2022; Wan, Zhiguo/IQS-6769-2023
OI Wan, Zhiguo/0000-0003-1319-1224
FU National Natural Science Foundation of China [62072351, 62202359]; Key
   Research Project of Shaanxi Natural Science Founda-tion, China
   [2023-JC-ZD-35]; open research project of ZheJiang Lab, China
   [2021PD0AB01]
FX Acknowledgments This work was supported in part by the National Natural
   Science Foundation of China under Grant 62072351 and Grant 62202359; in
   part by the Key Research Project of Shaanxi Natural Science Founda-tion,
   China under Grant 2023-JC-ZD-35; in part by the open research project of
   ZheJiang Lab, China under grant 2021PD0AB01.
CR Nia MA, 2014, Arxiv, DOI [arXiv:1404.2820, 10.48550/arXiv.1404.2820, DOI 10.48550/ARXIV.1404.2820]
   [Anonymous], 2022, LIGHTN NETW DAEM
   Back A., 2014, Enabling blockchain innovations with pegged sidechains, V72
   Baum C, 2021, LECT NOTES COMPUT SC, V12726, P163, DOI 10.1007/978-3-030-78372-3_7
   Belchior R, 2021, ACM COMPUT SURV, V54, DOI 10.1145/3471140
   Benarroch D, 2021, LECT NOTES COMPUT SC, V12674, P393, DOI 10.1007/978-3-662-64322-8_19
   Bentov I, 2019, PROCEEDINGS OF THE 2019 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY (CCS'19), P1521, DOI 10.1145/3319535.3363221
   Bernabe JB, 2019, IEEE ACCESS, V7, P164908, DOI 10.1109/ACCESS.2019.2950872
   Besançon L, 2019, 2019 IEEE INTERNATIONAL CONFERENCE ON BLOCKCHAIN AND CRYPTOCURRENCY (ICBC), P81, DOI [10.1109/BLOC.2019.8751347, 10.1109/bloc.2019.8751347]
   Brown C., 2021, J FINANCIAL MARK INF, V9
   Bünz B, 2020, LECT NOTES COMPUT SC, V12059, P423, DOI 10.1007/978-3-030-51280-4_23
   Camenisch J, 2002, LECT NOTES COMPUT SC, V2442, P61
   Cheng R, 2019, 2019 4TH IEEE EUROPEAN SYMPOSIUM ON SECURITY AND PRIVACY (EUROS&P), P185, DOI 10.1109/EuroSP.2019.00023
   Chu S., 2020, MANTA PRIVACY PRESER
   Couteau G, 2021, LECT NOTES COMPUT SC, V12698, P247, DOI 10.1007/978-3-030-77883-5_9
   Cramer R., 2018, Advances in Cryptology-CRYPTO
   Das P, 2019, PROCEEDINGS OF THE 28TH USENIX SECURITY SYMPOSIUM, P801
   Deng LP, 2018, LECT NOTES COMPUT SC, V10973, P144, DOI 10.1007/978-3-319-94340-4_12
   Deshpande A, 2020, LECT NOTES COMPUT SC, V12063, P540, DOI 10.1007/978-3-030-54455-3_38
   Ding WX, 2020, IEEE T DEPEND SECURE, V17, P363, DOI 10.1109/TDSC.2017.2786247
   Feng Q, 2019, J NETW COMPUT APPL, V126, P45, DOI 10.1016/j.jnca.2018.10.020
   Feng W, 2021, DIGIT COMMUN NETW, V7, P285, DOI 10.1016/j.dcan.2020.05.007
   Feng W, 2022, IEEE INTERNET THINGS, V9, P14185, DOI 10.1109/JIOT.2020.3018878
   Feng W, 2019, FUTURE GENER COMP SY, V95, P649, DOI 10.1016/j.future.2019.01.036
   Frauenthaler P., 2020, GAS, V300, P600
   Gabizon A., 2019, IACR Cryptol. ePrint Arch.
   Gao ZM, 2019, Arxiv, DOI [arXiv:1909.06535, 10.48550/arXiv.1909.06535, DOI 10.48550/ARXIV.1909.06535]
   Garoffolo A, 2020, INT CON DISTR COMP S, P1257, DOI 10.1109/ICDCS47774.2020.00161
   Gudgeon L, 2020, LECT NOTES COMPUT SC, V12059, P201, DOI 10.1007/978-3-030-51280-4_12
   Gugger J, 2020, Bitcoin-monero cross-chain atomic swap
   Han P., 2023, Distrib. Ledger Technol., Res. Pract., V2, P1
   Han R., 2022, ACM COMPUT SURV, V55, P1
   Hoenisch P, 2021, arXiv
   [洪璇 Hong Xuan], 2020, [计算机应用研究, Application Research of Computers], V37, P2806
   Hwang GH, 2018, LECT NOTES COMPUT SC, V10974, P47, DOI 10.1007/978-3-319-94478-4_4
   Jae Kwon E. B., 2022, Cosmos whitepaper
   Kannengiesser N., 2020, BRIDGES ISLANDS CROS, DOI [10.24251/HICSS.2020.652, DOI 10.24251/HICSS.2020.652]
   Karaarslan E., 2020, arXiv
   Kiayias Aggelos, 2020, Financial Cryptography and Data Security. FC 2019 International Workshops, VOTING and WTSC. Revised Selected Papers. Lecture Notes in Computer Science (LNCS 11599), P21, DOI 10.1007/978-3-030-43725-1_3
   Kirsten J., 2018, ANONYMOUS ATOMIC SWA
   Koens T, 2019, PERVASIVE MOB COMPUT, V59, DOI 10.1016/j.pmcj.2019.101079
   Lamport L, 2011, LECT NOTES COMPUT SC, V6950, P211, DOI 10.1007/978-3-642-24100-0_22
   Lan Y, 2021, 2021 4TH INTERNATIONAL CONFERENCE ON BLOCKCHAIN TECHNOLOGY AND APPLICATIONS, ICBTA 2021, P17, DOI 10.1145/3510487.3510491
   Li M., 2021, IACR Cryptol. ePrint Arch. (2021)
   Li W., 2019, 2019925 CRYPT EPRINT
   Li W., 2020, 2020 IEEE INT C BLOC, P1
   Li YX, 2022, J PARALLEL DISTR COM, V169, P301, DOI 10.1016/j.jpdc.2022.07.008
   Liang XB, 2022, INT J DIGIT CRIME FO, V14, DOI 10.4018/IJDCF.302876
   Liang XQ, 2022, IEEE INTERNET THINGS, V9, P17488, DOI 10.1109/JIOT.2022.3155631
   Lind J, 2019, PROCEEDINGS OF THE TWENTY-SEVENTH ACM SYMPOSIUM ON OPERATING SYSTEMS PRINCIPLES (SOSP '19), P63, DOI 10.1145/3341301.3359627
   Ling Cao, 2020, 2020 Proceedings of IEEE International Conference on Artificial Intelligence and Computer Applications (ICAICA), P371, DOI 10.1109/ICAICA50127.2020.9181875
   Liu G, 2024, IEEE T DEPEND SECURE, V21, P110, DOI 10.1109/TDSC.2023.3246799
   Liu G, 2022, IEEE T BIG DATA, V8, P739, DOI 10.1109/TBDATA.2020.2981438
   Liu G, 2021, INFORM FUSION, V70, P100, DOI 10.1016/j.inffus.2021.01.003
   Liu YJ, 2023, IEEE INTERNET THINGS, V10, P5898, DOI 10.1109/JIOT.2023.3237893
   Liu ZT, 2019, PROCEEDINGS OF THE 2019 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY (CCS'19), P549, DOI 10.1145/3319535.3355503
   Lohachab A, 2021, ACM COMPUT SURV, V54, DOI 10.1145/3460287
   Malavolta G., 2018, CRYPTOLOGY EPRINT AR
   Malavolta G, 2017, CCS'17: PROCEEDINGS OF THE 2017 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P455, DOI 10.1145/3133956.3134096
   Pang Y, 2020, IEEE ACCESS, V8, P153719, DOI 10.1109/ACCESS.2020.3017549
   Peng L, 2021, DIGIT COMMUN NETW, V7, P295, DOI 10.1016/j.dcan.2020.05.008
   Raze network, 2022, EFF CROSS CHAIN PRIV
   Sabet M, 2015, 2015 IEEE TRUSTCOM/BIGDATASE/ISPA, VOL 1, P57, DOI 10.1109/Trustcom.2015.357
   Sanchez A., 2022, 2022 IEEE CROSSCH WO, P1
   Schwartz D., 2014, White Paper, V5, P151
   Siris VA, 2019, IEEE ACCESS, V7, P89948, DOI 10.1109/ACCESS.2019.2926880
   Sun XQ, 2021, IEEE NETWORK, V35, P198, DOI 10.1109/MNET.011.2000473
   Tairi Erkan, 2021, 2021 IEEE Symposium on Security and Privacy (SP), P1834, DOI 10.1109/SP40001.2021.00111
   Thyagarajan SA, 2022, P IEEE S SECUR PRIV, P1299, DOI [10.1109/SP46214.2022.00063, 10.1109/SP46214.2022.9833731]
   Wang D, 2020, IEEE ACCESS, V8, P108766, DOI 10.1109/ACCESS.2020.2994294
   Wang Jianghao, 2022, Advances in Artificial Intelligence and Security: 8th International Conference on Artificial Intelligence and Security, ICAIS 2022, Proceedings. Communications in Computer and Information Science (1588), P283, DOI 10.1007/978-3-031-06764-8_23
   Wang MJ, 2023, IEEE INTERNET THINGS, V10, P5962, DOI 10.1109/JIOT.2022.3223223
   Wang S, 2018, IEEE INT VEH SYM, P108, DOI 10.1109/IVS.2018.8500488
   Wang Z., 2022, QUANTUM INF PROCESS, V21, P1
   Westerkamp M, 2020, 2020 IEEE EUROPEAN SYMPOSIUM ON SECURITY AND PRIVACY WORKSHOPS (EUROS&PW 2020), P378, DOI 10.1109/EuroSPW51379.2020.00058
   Wood G., 2022, POLKADOT VISION HETE
   Xie HM, 2023, IEEE T DEPEND SECURE, V20, P4311, DOI 10.1109/TDSC.2022.3213824
   Yan Z, 2021, ACM T INTERNET TECHN, V21, DOI 10.1145/3419102
   Yan Z, 2016, SECUR COMMUN NETW, V9, P3059, DOI 10.1002/sec.1243
   Yan Z, 2017, IEEE T CLOUD COMPUT, V5, P485, DOI 10.1109/TCC.2015.2469662
   Yan Z, 2011, IEEE T DEPEND SECURE, V8, P810, DOI 10.1109/TDSC.2010.47
   Zamyatin A, 2019, P IEEE S SECUR PRIV, P193, DOI 10.1109/SP.2019.00085
   Zecrey Team, 2022, ZECR TURN KEY SOL CR
   Zhang R, 2019, ACM COMPUT SURV, V52, DOI 10.1145/3316481
   Zheng Yan, 2016, IEEE Transactions on Big Data, V2, P138, DOI 10.1109/TBDATA.2016.2587659
   Zhong H., 2019, INT S PAR ARCH ALG P, P452
   ZK-Oracle, 2022, POLK BAS UN CROSS CH
NR 87
TC 5
Z9 5
U1 9
U2 30
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUL
PY 2023
VL 140
AR 102892
DI 10.1016/j.sysarc.2023.102892
EA MAY 2023
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA I1RU6
UT WOS:001000633500001
DA 2024-07-18
ER

PT J
AU Ghosh, S
   Islam, SH
   Bisht, A
   Das, AK
AF Ghosh, Sudeep
   Islam, S. K. Hafizul
   Bisht, Abhishek
   Das, Ashok Kumar
TI Provably secure public key encryption with keyword search for data
   outsourcing in cloud environments
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Cloud server; Data outsourcing; Keyword search; Public key encryption;
   Probable security
ID RANKED SEARCH; ENABLING EFFICIENT; DESIGNATED TESTER; SCHEME; PRIVACY;
   ATTACKS
AB In recent days, the application of cloud computing has been gaining significant popularity among people. A considerable amount of data are being stored in the cloud server. However, data owners outsource their encrypted data to the cloud for various security reasons. Unfortunately, encrypted data cannot be searched, like plaintext data. So how to search encrypted data is an interesting problem in this era. Many public key encryption with keyword search (PEKS) schemes have been designed in the literature. However, most of them cannot prevent keyword-guessing attacks. In this paper, we develop a provably secure PEKS scheme in the random oracle model. This scheme may be used for secure email access from an email server containing a list of encrypted keywords. The proposed scheme can resist keyword-guessing attacks, and offer ciphertext and trapdoor indistinguishability properties. We use the data owner's private key during encryption to prevent keyword-guessing attacks. Using the data owner's public key in the verification phase ensures the resilience of keyword-guessing attacks. Finally, the proposed scheme has been tested on a real testbed, and the results show that it can be used in the cloud computing scenario to search for keywords on encrypted data.
C1 [Ghosh, Sudeep] Guru Nanak Inst Technol, Dept Informat Technol, Kolkata 700114, W Bengal, India.
   [Ghosh, Sudeep; Islam, S. K. Hafizul] Indian Inst Informat Technol Kalyani, Dept Comp Sci & Engn, Kalyani 741235, W Bengal, India.
   [Bisht, Abhishek; Das, Ashok Kumar] Int Inst Informat Technol, Ctr Secur Theory & Algorithm Res, Hyderabad 500032, India.
C3 International Institute of Information Technology Hyderabad
RP Islam, SH (corresponding author), Indian Inst Informat Technol Kalyani, Dept Comp Sci & Engn, Kalyani 741235, W Bengal, India.
EM hafi786@gmail.com
RI Das, Ashok Kumar/U-2790-2019; Das, Ashok Kumar/AAZ-9500-2020
OI Das, Ashok Kumar/0000-0002-5196-9589; Das, Ashok
   Kumar/0000-0002-7208-5109; Ghosh, Sudeep/0000-0003-1699-1390
CR Abdalla M, 2001, LECT NOTES COMPUT SC, V2020, P143
   [Anonymous], 2012, J. Wirel. Mob. Netw. Ubiquitous Comput. Dependable Appl.
   Arriaga A, 2014, LECT NOTES COMPUT SC, V8469, P31
   Baek J, 2008, LECT NOTES COMPUT SC, V5072, P1249, DOI 10.1007/978-3-540-69839-5_96
   Baek J, 2006, LECT NOTES COMPUT SC, V4176, P217
   Boneh D, 2004, LECT NOTES COMPUT SC, V3027, P506
   Boneh D, 2003, SIAM J COMPUT, V32, P586, DOI 10.1137/S0097539701398521
   Boyen X, 2008, LECT NOTES COMPUT SC, V5209, P39, DOI 10.1007/978-3-540-85538-5_3
   Cao N, 2014, IEEE T PARALL DISTR, V25, P222, DOI 10.1109/TPDS.2013.45
   Cash D, 2013, LECT NOTES COMPUT SC, V8042, P353, DOI 10.1007/978-3-642-40041-4_20
   Chen BW, 2020, IEEE ACCESS, V8, P28009, DOI 10.1109/ACCESS.2020.2971089
   Chen ZH, 2016, CONCURR COMP-PRACT E, V28, P2858, DOI 10.1002/cpe.3754
   Coron JS, 2000, LECT NOTES COMPUT SC, V1880, P229
   Fang LM, 2009, LECT NOTES COMPUT SC, V5888, P248, DOI 10.1007/978-3-642-10433-6_16
   Fuhr T, 2007, LECT NOTES COMPUT SC, V4784, P228
   Golle P, 2004, LECT NOTES COMPUT SC, V3089, P31, DOI 10.1007/978-3-540-24852-1_3
   Gu CX, 2008, LECT NOTES COMPUT SC, V4990, P372
   Hu CY, 2011, COMM COM INF SC, V215, P131
   Hu CY, 2012, J COMPUT, V7, P716, DOI 10.4304/jcp.7.3.716-723
   Huang Q, 2017, INFORM SCIENCES, V403, P1, DOI 10.1016/j.ins.2017.03.038
   Jianbing Ni, 2012, J Inf Comput Sci, V9, P4819
   Jiang XX, 2017, INFORM SCIENCES, V403, P22, DOI 10.1016/j.ins.2017.03.037
   Joux A, 2000, LECT NOTES COMPUT SC, V1838, P385
   Li HW, 2015, IEEE T EMERG TOP COM, V3, P127, DOI 10.1109/TETC.2014.2371239
   Liu C, 2014, INFORM SCIENCES, V265, P176, DOI 10.1016/j.ins.2013.11.021
   Liu ZL, 2018, FUTURE GENER COMP SY, V78, P778, DOI 10.1016/j.future.2017.02.024
   Lynn B., 2006, PBC library manual 0.5. 11
   Ma S, 2015, IEEE T INF FOREN SEC, V10, P458, DOI 10.1109/TIFS.2014.2378592
   Mell P., 2009, REF, V15, P2
   Miao YB, 2018, INFORM SCIENCES, V465, P21, DOI 10.1016/j.ins.2018.06.066
   Park DJ, 2005, LECT NOTES COMPUT SC, V3325, P73
   Qiang Tang, 2012, International Journal of Applied Cryptography, V2, P304, DOI 10.1504/IJACT.2012.048079
   Rhee H.S., 2009, P 4 INT S INFORM COM, P376
   Rhee HS, 2010, J SYST SOFTWARE, V83, P763, DOI 10.1016/j.jss.2009.11.726
   Shao J, 2010, INFORM SCIENCES, V180, P2576, DOI 10.1016/j.ins.2010.03.026
   Shao ZY, 2015, INFORM PROCESS LETT, V115, P957, DOI 10.1016/j.ipl.2015.07.006
   Smith R, 2009, RES TECHNOL MANAGE, V52, P65, DOI 10.1080/08956308.2009.11657590
   Song DXD, 2000, P IEEE S SECUR PRIV, P44, DOI 10.1109/SECPRI.2000.848445
   Su H, 2017, PROCEEDINGS OF 2017 3RD IEEE INTERNATIONAL CONFERENCE ON COMPUTER AND COMMUNICATIONS (ICCC), P1487, DOI 10.1109/CompComm.2017.8322788
   Sun WH, 2016, IEEE T PARALL DISTR, V27, P1187, DOI 10.1109/TPDS.2014.2355202
   Zhiquan Lv, 2014, Information Security. 17th International Conference, ISC 2014. Proceedings: LNCS 8783, P364, DOI 10.1007/978-3-319-13257-0_21
   Zhou Y., 2021, IEEE TRANS CLOUD COM
NR 42
TC 6
Z9 6
U1 4
U2 5
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUN
PY 2023
VL 139
AR 102876
DI 10.1016/j.sysarc.2023.102876
EA APR 2023
PG 17
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA H0XV7
UT WOS:000993286200001
DA 2024-07-18
ER

PT J
AU Zhang, YW
AF Zhang, Yi-Wen
TI DVFS-based energy-aware scheduling of imprecise mixed-criticality
   real-time tasks
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Imprecise mixed-criticality; Real-time scheduling; Energy management;
   Dynamic priority
ID SPORADIC TASK; PREEMPTION-THRESHOLDS
AB Energy-aware mixed-criticality (MC) real-time scheduling has attracted the attention of many researchers. However, they only focus on the conventional MC task model, in which all low-criticality (LO) tasks are discarded in the high-criticality (HI) mode. In this work, we focus on an imprecise mixed-criticality (IMC) task model that provides degraded service for LO tasks in HI mode. Firstly, we address the energy minimization problem of scheduling IMC task sets with dynamic voltage and frequency scaling (DVFS). Secondly, we present an energy-aware IMC scheduling algorithm (EA-IMC) to solve this problem while it schedules tasks with the energy-efficient speed of the LO mode S-LO, and the maximum processor speed S-max in HI mode. Finally, the experiments are applied to evaluate the EA-IMC algorithm and the experimental results show that it can achieve on average 24.55% energy reduction compared with the existing algorithms.
C1 [Zhang, Yi-Wen] Huaqiao Univ, Coll Comp Sci & Technol, Xiamen, Peoples R China.
C3 Huaqiao University
RP Zhang, YW (corresponding author), Huaqiao Univ, Coll Comp Sci & Technol, Xiamen, Peoples R China.
EM zyw@hqu.edu.cn
FU Fundamental Research Funds for the Central Universities, China
   [ZQN-1009]; Youth Innovation Fund Projects of Xiamen City, China
   [3502Z20206012]
FX This work has been supported by the Fundamental Research Funds for the
   Central Universities, China under Grant ZQN-1009 and the Youth
   Innovation Fund Projects of Xiamen City, China under Grant
   3502Z20206012.
CR Al-bayati Z, 2015, ASIA S PACIF DES AUT, P630, DOI 10.1109/ASPDAC.2015.7059079
   Ali I, 2015, CIT/IUCC/DASC/PICOM 2015 IEEE INTERNATIONAL CONFERENCE ON COMPUTER AND INFORMATION TECHNOLOGY - UBIQUITOUS COMPUTING AND COMMUNICATIONS - DEPENDABLE, AUTONOMIC AND SECURE COMPUTING - PERVASIVE INTELLIGENCE AND COMPUTING, P438, DOI 10.1109/CIT/IUCC/DASC/PICOM.2015.63
   Baruah S, 2012, EUROMICRO, P145, DOI 10.1109/ECRTS.2012.42
   Behera L, 2020, DES AUTOM EMBED SYST, V24, P79, DOI 10.1007/s10617-019-09232-3
   Bhuiyan A, 2020, IEEE T COMPUT AID D, V39, P3906, DOI 10.1109/TCAD.2020.3012231
   Chen G, 2018, IEEE T COMPUT, V67, P543, DOI 10.1109/TC.2017.2763133
   Ekberg P, 2014, REAL-TIME SYST, V50, P48, DOI 10.1007/s11241-013-9187-z
   Gu Q., 2022, 29 INT C REAL TIME N
   Gu XS, 2017, AM J CARDIOVASC DIS, V7, P1
   Guo YF, 2017, J SYST ARCHITECT, V78, P68, DOI 10.1016/j.sysarc.2017.06.008
   Han JJ, 2018, IEEE T COMPUT AID D, V37, P21, DOI 10.1109/TCAD.2017.2697955
   Huang L., 2018, P 26 INT C REAL TIME, P159
   Huang PC, 2014, 2014 INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE (EMSOFT), DOI 10.1145/2656045.2656057
   Jiang Z., 2022, IEEE Trans. Comput., V72, P29
   Liu D, 2018, IEEE T COMPUT, V67, P975, DOI 10.1109/TC.2018.2789879
   Liu GD, 2014, 2014 IEEE 20TH INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS (RTCSA)
   Majumder S, 2020, IEEE T COMPUT, V69, P1221, DOI 10.1109/TC.2020.3002697
   Medina R, 2021, IEEE T COMPUT, V70, P457, DOI 10.1109/TC.2020.2990229
   Naghavi A., 2021, IEEE T EMERG TOP COM
   Narayana S, 2016, IEEE REAL TIME
   Ranjbar B., 2020, IEEE T COMPUT AID D
   Safari S, 2020, IEEE T COMPUT AID D, V39, P4601, DOI 10.1109/TCAD.2020.2977063
   Safari S, 2019, IEEE T PARALL DISTR, V30, P2338, DOI 10.1109/TPDS.2019.2907846
   Sruti S., 2018, 2018 IEEE REAL TIME, P173
   Su H, 2014, 2014 IEEE 20TH INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS (RTCSA)
   Vestal S, 2007, RTSS 2007: 28TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P239, DOI 10.1109/RTSS.2007.47
   Yang JJ, 2021, J SYST ARCHITECT, V117, DOI 10.1016/j.sysarc.2021.102119
   Yang KC, 2020, ICCAD-IEEE ACM INT, DOI 10.1145/3400302.3415716
   Yang KC, 2020, REAL TIM SYST SYMP P, P25, DOI 10.1109/RTSS49844.2020.00014
   Yi-Wen Z, 2019, COMPUT STAND INTER, V61, P129, DOI 10.1016/j.csi.2018.06.004
   Zhang Y.-W., 2023, P 2018 INT WORKSHOP, V83
   Zhang Y.-W., 2023, IEEE T COMPUT AID D
   Zhang Y.-W., 2023, IEEE T COMPUT AID D, V37
   Zhang YW, 2022, J SYST ARCHITECT, V127, DOI 10.1016/j.sysarc.2022.102524
   Zhang YW, 2022, IEEE T COMPUT AID D, V41, P2891, DOI 10.1109/TCAD.2021.3120326
   Zhang YW, 2021, MICROPROCESS MICROSY, V87, DOI 10.1016/j.micpro.2021.104362
   Zhang YW, 2021, J SYST ARCHITECT, V119, DOI 10.1016/j.sysarc.2021.102246
   Zhang YW, 2022, COMPUT STAND INTER, V79, DOI 10.1016/j.csi.2021.103563
   Zhang YW, 2021, IEEE T COMPUT AID D, V40, P78, DOI 10.1109/TCAD.2020.2992999
   Zhang YW, 2019, MICROPROCESS MICROSY, V64, P170, DOI 10.1016/j.micpro.2018.11.005
   Zhang YW, 2018, J SYST ARCHITECT, V83, P12, DOI 10.1016/j.sysarc.2017.11.004
   [张忆文 Zhang Yiwen], 2022, [计算机研究与发展, Journal of Computer Research and Development], V59, P1202
   Zhang YW, 2019, SUSTAIN COMPUT-INFOR, V23, P38, DOI 10.1016/j.suscom.2019.06.004
   Zhao Q., 2022, ACM Trans. Embed. Comput. Syst. (TECS), V21, P1
   Zhao QL, 2018, J SYST ARCHITECT, V83, P57, DOI 10.1016/j.sysarc.2017.03.007
   Zhao QL, 2016, J SYST ARCHITECT, V66-67, P84, DOI 10.1016/j.sysarc.2016.01.008
   Zhao QL, 2015, ACM T EMBED COMPUT S, V14, DOI 10.1145/2783440
   Zhao QL, 2013, IEEE INT CONF EMBED, P227, DOI 10.1109/RTCSA.2013.6732223
NR 48
TC 9
Z9 9
U1 1
U2 6
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD APR
PY 2023
VL 137
AR 102849
DI 10.1016/j.sysarc.2023.102849
EA FEB 2023
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 9U8QY
UT WOS:000947970800001
DA 2024-07-18
ER

PT J
AU Qiao, JQ
   Liu, LY
   Guan, F
   Zheng, WB
AF Qiao, Jiaqing
   Liu, Langyu
   Guan, Fei
   Zheng, Wenbin
TI The BH-mixed scheduling algorithm for DAG tasks with constrained
   deadlines
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Real-time systems; Constrained deadlines; DAG tasks
ID PARALLEL TASKS; TIME
AB The development of real-time systems has stimulated studies of real-time scheduling algorithms and schedu-lability analysis methods for parallel tasks, whose number has increased from year to year. For parallel tasks that cannot be converted to sequential tasks, the existing scheduling strategies mostly use one scheduling strategy. From the experiment results when we use different scheduling strategies to schedule the same tasks, we can observe these strategies have advantages for tasks with specific parameter characteristics. We combine the strengths of three algorithms: the partitioned algorithm, the federated scheduling algorithm and the GFP algorithm. A BH-Mixed scheduling algorithm for directed acyclic graph tasks with constrained deadlines is proposed in this paper. We design a classification method according to the feature of these three algorithms. The tasks are divided into three groups and scheduled by the partitioned algorithm, the federated scheduling algorithm and the GFP algorithm respectively. Experimental results show that the BH-Mixed scheduling algorithm outperforms other algorithms tested in this paper.
C1 [Qiao, Jiaqing; Liu, Langyu; Zheng, Wenbin] Harbin Inst Technol, Sch Elect & Informat Engn, Harbin, Peoples R China.
   [Guan, Fei] Northeast Forestry Univ, Dept Comp Sci & Technol, Harbin, Peoples R China.
C3 Harbin Institute of Technology; Northeast Forestry University - China
RP Zheng, WB (corresponding author), Harbin Inst Technol, Sch Elect & Informat Engn, Harbin, Peoples R China.; Guan, F (corresponding author), Northeast Forestry Univ, Dept Comp Sci & Technol, Harbin, Peoples R China.
EM qiaojiaqing@hit.edu.cn; 20s105149@stu.hit.edu.cn; fei.guan@nefu.edu.cn;
   zhengwenbin@hit.edu.cn
FU Fundamental Research Funds for the Central Universities, China
   [2572019BH04]
FX Acknowledgements This work was supported by the Fundamental Research
   Funds for the Central Universities, China under Grant 2572019BH04.
CR Baruah S, 2006, IEEE T COMPUT, V55, P918, DOI 10.1109/TC.2006.113
   Baruah S, 2015, INT PARALL DISTRIB P, P179, DOI 10.1109/IPDPS.2015.33
   Baruah S, 2015, DES AUT TEST EUROPE, P1323
   Bonifaci V, 2013, EUROMICRO, P225, DOI 10.1109/ECRTS.2013.32
   Erdos P., 1959, Publicationes Mathematicae Debrecen, V6, P18
   Fonseca J, 2019, REAL-TIME SYST, V55, P387, DOI 10.1007/s11241-018-09325-5
   GRAHAM RL, 1969, SIAM J APPL MATH, V17, P416, DOI 10.1137/0117039
   Griffin D, 2020, REAL TIM SYST SYMP P, P76, DOI 10.1109/RTSS49844.2020.00018
   Guan F, 2021, IEEE T COMPUT, V71, P1860, DOI 10.1109/TC.2021.3111512
   He QQ, 2019, IEEE T PARALL DISTR, V30, P2283, DOI 10.1109/TPDS.2019.2910525
   Jiang Xu, 2021, 2021 IEEE Real-Time Systems Symposium (RTSS), P482, DOI 10.1109/RTSS52674.2021.00050
   Jiang X, 2020, IEEE T COMPUT, V69, P39, DOI 10.1109/TC.2019.2936477
   Li J, 2014, EUROMICRO, P85, DOI 10.1109/ECRTS.2014.23
   Melani A, 2015, EUROMICRO, P211, DOI 10.1109/ECRTS.2015.26
   Parri A, 2015, PROCEEDINGS OF THE 23RD INTERNATIONAL CONFERENCE ON REAL-TIME AND NETWORKS SYSTEMS (RTNS) 2015, P205, DOI 10.1145/2834848.2834864
   Sun JH, 2020, IEEE T COMPUT AID D, V39, P4537, DOI 10.1109/TCAD.2020.2966486
   Sun JH, 2018, IEEE T COMPUT AID D, V37, P2200, DOI 10.1109/TCAD.2018.2857362
   Wang KK, 2019, ACM T DES AUTOMAT EL, V24, DOI 10.1145/3358603
NR 18
TC 2
Z9 2
U1 4
U2 21
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2022
VL 131
AR 102692
DI 10.1016/j.sysarc.2022.102692
EA AUG 2022
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 5R8SB
UT WOS:000874774200004
DA 2024-07-18
ER

PT J
AU Bottaro, M
   Vardanega, T
AF Bottaro, M.
   Vardanega, T.
TI Evaluating a multicore Mixed-Criticality System implementation against a
   temporal isolation kernel
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Real-time systems; Embedded systems; Mixed-Criticality Systems; Time and
   Space Partitioning
ID TIME
AB Digital transformation causes the deployment of vast quantities of heterogeneous software components in modern systems, while the urge to lower material cost wants more software to be integrated in less hardware. Safety critical systems incorporate components that must be assured to never fail and others that may do as long as the consequences can be contained without threatening safety. Isolation is the prime response to this need, which yields low CPU utilization, as large precautionary resource margins are apportioned to components that must never fall short of resources, which defeats the quest for integration. Alternative models that promise to achieve higher CPU utilization without losing safety, have been explored under the umbrella term of Mixed -Criticality Systems (MCS). This paper uses a concrete implementation of a state-of-the-art MCS solution to assess how viable its premises are in practice and how they compare to a standard Time-and-Space-Partitioning solution for sustained performance.
C1 [Bottaro, M.; Vardanega, T.] Univ Padua, Dept Math, Padua, Italy.
C3 University of Padua
RP Bottaro, M (corresponding author), Univ Padua, Dept Math, Padua, Italy.
EM mattiabottaro9@gmail.com; tullio.vardanega@unipd.it
RI Vardanega, Tullio/P-1739-2015
OI Vardanega, Tullio/0000-0002-0089-0889
CR [Anonymous], 2014, IFAC Proc., DOI DOI 10.3182/20140824-6-ZA-1003.02004
   [Anonymous], 2009, XTRATUM OPEN SOURCE
   [Anonymous], 2017, ASSURANCE MULTICORE
   Baruah S. K., 2011, Proceedings of the 2011 IEEE 32nd Real-Time Systems Symposium (RTSS 2011), P34, DOI 10.1109/RTSS.2011.12
   Baruah S, 2011, LECT NOTES COMPUT SC, V6652, P174, DOI 10.1007/978-3-642-21338-0_13
   Bastoni A., 2010, OSPERT, P33
   Bieber P., 2012, Aerosp.Lab, V4, P1
   Bottaro Mattia., 2021, ADA RUNTIME ENV SUPP
   Bottaro Mattia., 2021, GENERATION ANAL TASK
   Bottaro Mattia., 2021, MOST INTERESTING POR
   Bottaro Mattia., 2021, RESULTS COLLECTION
   BURNS A, 2003, YCS2003348 U YORK
   Burns A, 2018, ACM COMPUT SURV, V50, DOI 10.1145/3131347
   Chisholm M, 2016, PROCEEDINGS OF 2016 IEEE REAL-TIME SYSTEMS SYMPOSIUM (RTSS), P57, DOI [10.1109/RTSS.2016.32, 10.1109/RTSS.2016.015]
   CURNOW HJ, 1976, COMPUT J, V19, P43, DOI 10.1093/comjnl/19.1.43
   Filmer B, 2003, IEEE AERO EL SYS MAG, V18, P3, DOI 10.1109/MAES.2003.1224965
   Gadepalli PK, 2019, IEEE REAL TIME, P77, DOI 10.1109/RTAS.2019.00015
   Griffin D, 2020, REAL TIM SYST SYMP P, P76, DOI 10.1109/RTSS49844.2020.00018
   Jiang Z, 2022, IEEE T COMPUT AID D, V41, P320, DOI 10.1109/TCAD.2021.3059566
   JOSEPH M, 1986, COMPUT J, V29, P390, DOI 10.1093/comjnl/29.5.390
   KATEVENIS M, 1991, IEEE J SEL AREA COMM, V9, P1265, DOI 10.1109/49.105173
   LIU CL, 1973, J ACM, V20, P46, DOI 10.1145/321738.321743
   Macq C, 2001, LIMITATION HYPERPERI
   Tabatabaee SM, 2020, Arxiv, DOI arXiv:2003.08372
   Perale D, 2021, J SYST ARCHITECT, V119, DOI 10.1016/j.sysarc.2021.102236
   Pozzan Gabriele., 2019, REV SEMIPARTITIONED
   RTEMS, 1993, REAL TIME EXECUTIVE
   Rufino J, 2010, LECT NOTES COMPUT SC, V6399, P179, DOI 10.1007/978-3-642-16256-5_18
   Taft S.T., 2013, LECT NOTES COMPUTER, V8339, DOI DOI 10.1007/978-3-642-45419-6
   ToolBox E., 2021, AUTOMATIC TOOLBOX TH
   Vardanega T, 2005, REAL-TIME SYST, V29, P59, DOI 10.1023/B:TIME.0000048937.17571.2b
   Vestal S, 2007, RTSS 2007: 28TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P239, DOI 10.1109/RTSS.2007.47
   West R, 2016, ACM T COMPUT SYST, V34, DOI 10.1145/2935748
   Xu H, 2019, J SYST SOFTWARE, V150, P51, DOI 10.1016/j.jss.2019.01.015
   Xu H, 2015, PROCEEDINGS OF THE 23RD INTERNATIONAL CONFERENCE ON REAL-TIME AND NETWORKS SYSTEMS (RTNS) 2015, P257, DOI 10.1145/2834848.2834865
NR 35
TC 1
Z9 1
U1 0
U2 2
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2022
VL 130
AR 102688
DI 10.1016/j.sysarc.2022.102688
EA AUG 2022
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 4F5IT
UT WOS:000848546200003
DA 2024-07-18
ER

PT J
AU Jiang, Z
   Yang, KC
   Fisher, N
   Audsley, N
   Dong, Z
AF Jiang, Zhe
   Yang, Kecheng
   Fisher, Nathan
   Audsley, Neil
   Dong, Zheng
TI Towards an energy-efficient quarter-clairvoyant mixed-criticality system
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Real-time systems; Mixed-criticality system; Energy-efficient;
   Hardware-software co-design
AB Mode switch is the key strategy in mixed-criticality systems, enabling a dynamic balance between system performance and safety. Mode switch in conventional MCS frameworks is always triggered by over-execution of a task, i.e., a task overrunning the less pessimistic worst-case execution time. In cyber-physical systems, the data volume generated by I/O affects and even dominates task execution time. Based on this observation, we propose a novel MCS framework, named Pythia-MCS, which predicts task execution time according to I/O run-time behaviors. With the new feature of future-prediction, Pythia-MCS provides more timely, but still accurate, mode switches. We specifically introduce the Pythia-MCS design methods, including different allocations of I/O monitoring and an efficient energy management framework. We present a new theoretical model (quarter -clairvoyance), which guarantees the timing predictability of the design, and a new schedulability analysis for Pythia-MCS, which demonstrates improved schedulability compared to conventional MCS frameworks. In addition, Pythia-MCS is comprehensively evaluated using a number of metrics.
C1 [Jiang, Zhe; Audsley, Neil] Univ York, Heslington, England.
   [Yang, Kecheng] Texas State Univ, San Marcos, TX USA.
   [Fisher, Nathan; Dong, Zheng] Wayne State Univ, Detroit, MI 48202 USA.
C3 University of York - UK; Texas State University System; Texas State
   University San Marcos; Wayne State University
RP Dong, Z (corresponding author), Wayne State Univ, Detroit, MI 48202 USA.
EM dong@wayne.edu
RI Dong, Zheng/AEY-8120-2022; Yang, Kecheng/AAA-4856-2021
OI Yang, Kecheng/0000-0001-9929-9759; Dong, Zheng/0000-0002-0692-7486
FU U.S. National Science Foundation [CNS-2103604, CNS-2140346, CNS 2113817,
   CNS-2038609, IIS-1724227, CCF-2118202, CNS-2104181]; Wayne State
   University, USA; Texas State University, USA
FX The authors would like to thank the anonymous reviewers for their
   constructive and helpful feedback. This work was supported in part by
   the U.S. National Science Foundation under Grants CNS-2103604,
   CNS-2140346, CNS 2113817, CNS-2038609, IIS-1724227, CCF-2118202 and
   CNS-2104181, in part by a start-up Grant from Wayne State University,
   USA, in part by start-up and REP grants from Texas State University,
   USA.
CR Agrawal K, 2019, REAL TIM SYST SYMP P, P445, DOI 10.1109/RTSS46320.2019.00047
   Anderson J., 2004, J COMPUT SYSTEM SCI
   [Anonymous], XILINX OFFICIAL WEBS
   [Anonymous], ARM OFFICIAL WEBSITE
   [Anonymous], 2013, MIXE CRITICALLY SYST
   [Anonymous], 2018, ISO26262
   ARM Ltd, 2021, Amba axi and ace protocol specification
   Baruah S, 2012, EUROMICRO, P145, DOI 10.1109/ECRTS.2012.42
   Baruah S, 2012, IEEE T COMPUT, V61, P1140, DOI 10.1109/TC.2011.142
   Baruah SK, 2011, LECT NOTES COMPUT SC, V6942, P555, DOI 10.1007/978-3-642-23719-5_47
   Bellaouar A., 2012, LOW POWER DIGITAL VL
   Bluespec, BLUESP SYST VER
   Burns A, 2020, REAL TIM SYST SYMP P, P12, DOI 10.1109/RTSS49844.2020.00013
   Caplan J, 2018, IEEE T COMPUT, V67, P582, DOI 10.1109/TC.2017.2762293
   De Niz D., 2019, RTCSA
   Easwaran A, 2013, REAL TIM SYST SYMP P, P78, DOI 10.1109/RTSS.2013.16
   EEMBC, EEMBC benchmark.
   Electronics R., AUT US CAS
   FreeRTOS, FreeRTOS official website.
   Gadepalli PK, 2019, IEEE REAL TIME, P77, DOI 10.1109/RTAS.2019.00015
   Hennessy John L, 2011, Computer Architecture: A Quantitative Approach
   Jeffay K., 1999, Proceedings 20th IEEE Real-Time Systems Symposium (Cat. No.99CB37054), P304, DOI 10.1109/REAL.1999.818858
   Jiang Z, 2020, REAL TIM SYST SYMP P, P38, DOI 10.1109/RTSS49844.2020.00015
   Kim N, 2018, PROCEEDINGS OF THE 26TH INTERNATIONAL CONFERENCE ON REAL-TIME NETWORKS AND SYSTEMS (RTNS 2018), DOI 10.1145/3273905.3273911
   Law S., 2015, ADA USER J, V36
   Li J, 2017, REAL-TIME SYST, V53, P760, DOI 10.1007/s11241-017-9281-8
   Monmasson E, 2007, IEEE T IND ELECTRON, V54, P1824, DOI 10.1109/TIE.2007.898281
   Plumbridge Gary, 2014, COMPUTER ARCHITECTUR
   Restuccia F, 2019, ACM T EMBED COMPUT S, V18, DOI 10.1145/3358183
   Shaw R, 2008, PROC IEEE INT SYMP, P634
   Silberschatz A., 2008, OPERATING SYSTEM CON, V8th
   Vestal S, 2007, RTSS 2007: 28TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P239, DOI 10.1109/RTSS.2007.47
   Waterman Andrew, 2014, The RISC-V Instruction Set Manual: Volume 1: User-Level ISA
   West, 2011, ARXIV11125136
   West R, 2016, ACM T COMPUT SYST, V34, DOI 10.1145/2935748
   Xilinx, MICR
   Zhao QL, 2022, J SYST ARCHITECT, V124, DOI 10.1016/j.sysarc.2021.102383
NR 37
TC 0
Z9 0
U1 0
U2 6
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2022
VL 130
AR 102683
DI 10.1016/j.sysarc.2022.102683
EA AUG 2022
PG 17
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 3X4DR
UT WOS:000842993200004
OA Bronze
DA 2024-07-18
ER

PT J
AU Arora, J
   Maia, C
   Rashid, SA
   Nelissen, G
   Tovar, E
AF Arora, Jatin
   Maia, Claudio
   Rashid, Syed Aftab
   Nelissen, Geoffrey
   Tovar, Eduardo
TI Bus-contention aware WCRT analysis for the 3-phase task model
   considering a work-conserving bus arbitration scheme
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Real-time systems; Multicore processors; Partitioned scheduling; Phased
   execution model; Bus contention; Schedulability analysis
AB Nowadays multicore processors are used in most modern systems. However, their applicability in systems with stringent timing requirements is still ongoing research. The main reason behind this is the difficulty of ensuring the timing correctness of tasks executing on such systems as they comprise a number of shared hardware resources, as for instance, caches, memory bus, and the main memory. Concurrent accesses to any of these shared resources can generate uncontrolled interference, which complicates the estimations of the worst-case execution time and the worst-case response time of tasks. The use of the 3-phase task execution model helps in upper bounding the contention due to the sharing of bus/main memory in multicore systems. This model divides the execution time of tasks into distinct memory and execution phases, where tasks can only access the bus/main memory during their memory phases. This makes bus and memory access patterns of tasks predictable by enabling a precise computation of bus/memory contention. In this work, we show how the bus contention can be computed for the 3-phase task model considering a round-robin-based arbitration policy at the memory bus. We differ from existing works that analyze the time division multiple access and first-come-first-serve-based bus arbitration policies. First, we present a solution that models the bus contention that can be suffered/caused by tasks executing on the same/remote cores of a multicore system under an RR-based bus arbitration scheme. Then, the impact of the resulting bus contention on taskset schedulability is evaluated. Experimental results show that our proposed RR-based bus contention analysis can improve taskset schedulability by up to 100 percentage points when compared to a state-of-the-art TDMA-based analysis, and up to 40 percentage points when compared to the state-of-the-art FCFS-based bus contention analysis.
C1 [Arora, Jatin; Maia, Claudio; Rashid, Syed Aftab; Tovar, Eduardo] ISEP, IPP, CISTER Res Ctr, Porto, Portugal.
   [Nelissen, Geoffrey] Eindhoven Univ Technol, Eindhoven, Netherlands.
   [Rashid, Syed Aftab] VORTEX CoLab, Porto, Portugal.
C3 Instituto Politecnico do Porto; Eindhoven University of Technology
RP Arora, J (corresponding author), ISEP, IPP, CISTER Res Ctr, Porto, Portugal.
EM jatin@isep.com; crrm@isep.com; syara@isep.com;
   g.r.r.j.p.nelissen@tue.nl; emt@isep.com
RI Arora, Jatin/KDO-7230-2024
OI Arora, Jatin/0000-0001-6198-6852; Tovar, Eduardo/0000-0001-8979-3876;
   Maia, Claudio/0000-0002-6567-4271; Nelissen,
   Geoffrey/0000-0003-4141-6718
FU National Funds through FCT/MCTES (Portuguese Foundation for Science and
   Technology) [UIDB-UIDP/04234/2020]; Operational Competitiveness
   Programme and Internationalization (COMPETE 2020) under the PT2020
   Partnership Agreement, through the European Regional Development Fund
   (ERDF); FCT, Portugal [POCI01-0145-FEDER-029119, 2020.09532.BD];
   European Union [732505]; North Portugal Regional Operational Programme
   (NORTE 2020), under the PORTUGAL 2020 Partnership Agreement
   [NORTE-01-0145-FEDER000020]; Fundação para a Ciência e a Tecnologia
   [2020.09532.BD] Funding Source: FCT
FX This work was partially supported by National Funds through FCT/MCTES
   (Portuguese Foundation for Science and Technology), within the CISTER
   Research Unit (UIDB-UIDP/04234/2020); also by the Operational
   Competitiveness Programme and Internationalization (COMPETE 2020) under
   the PT2020 Partnership Agreement, through the European Regional
   Development Fund (ERDF), and by national funds through the FCT,
   Portugal, within project POCI01-0145-FEDER-029119 (PREFECT); also by the
   European Union's Horizon 2020 -The EU Framework Programme for Research
   and Innovation 2014-2020, under grant agreement No. 732505. Project
   "TEC4Growth -Pervasive Intelligence, Enhancers and Proofs of Concept
   with Industrial Impact/NORTE-01-0145-FEDER000020'' financed by the North
   Portugal Regional Operational Programme (NORTE 2020), under the PORTUGAL
   2020 Partnership Agreement; also by FCT, Portugal, under Ph.D. grant
   2020.09532.BD.
CR Alhammad A, 2014, 2014 INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE (EMSOFT), DOI 10.1145/2656045.2656070
   Arora J, 2021, 29TH INTERNATIONAL CONFERENCE ON REAL TIME NETWORKS AND SYSTEMS (RTNS 2021), P123, DOI 10.1145/3453417.3453433
   Bril RJ, 2007, EUROMICRO, P269, DOI 10.1109/ECRTS.2007.38
   Casini D, 2020, IEEE REAL TIME, P239, DOI 10.1109/RTAS48715.2020.000-3
   Chattopadhyay Sudipta, 2010, SCOPES 10, DOI [10.1145/1811212.1811220, DOI 10.1145/1811212.1811220]
   Dasari D, 2016, REAL-TIME SYST, V52, P272, DOI 10.1007/s11241-015-9229-9
   Dasari D, 2012, IEEE I C EMBED SOFTW, P1450, DOI 10.1109/HPCC.2012.212
   Dasari D, 2011, IEEE INT CONF TRUST, P1068, DOI 10.1109/TrustCom.2011.146
   Davis RI, 2018, REAL-TIME SYST, V54, P607, DOI 10.1007/s11241-017-9285-4
   Durrieu G, 2014, Embedded Real Time Software
   Emberson P., 2010, P 1 INT WORKSH AN TO, P1
   Fort F., 2018, JRWRTC 2018
   Gracioli G., 2019, DESIGNING MIXED CRIT
   Kelter T, 2011, EUROMICRO, P3, DOI 10.1109/ECRTS.2011.9
   LEHOCZKY JP, 1990, PROCEEDINGS : 11TH REAL-TIME SYSTEMS SYMPOSIUM, P201, DOI 10.1109/REAL.1990.128748
   LIU CL, 1973, J ACM, V20, P46, DOI 10.1145/321738.321743
   Maia C., 2016, IEEE INT C EMERG, P1, DOI DOI 10.1109/ETFA.2016.7733567
   Maia C, 2017, IEEE INT CONF EMBED
   Negrean M., 2012, 2012 7th IEEE International Symposium on Industrial Embedded Systems (SIES 2012). Proceedings, P191, DOI 10.1109/SIES.2012.6356585
   Pagetti C, 2018, PROCEEDINGS OF THE 26TH INTERNATIONAL CONFERENCE ON REAL-TIME NETWORKS AND SYSTEMS (RTNS 2018), DOI 10.1145/3273905.3273907
   Paolieri M, 2009, CONF PROC INT SYMP C, P57, DOI 10.1145/1555815.1555764
   Park S, 2020, APPL SCI-BASEL, V10, DOI 10.3390/app10072464
   Pellizzoni R, 2007, RTSS 2007: 28TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P73
   Pellizzoni R, 2011, IEEE REAL TIME, P269, DOI 10.1109/RTAS.2011.33
   Rashid SA, 2020, DES AUT TEST EUROPE, P442, DOI 10.23919/DATE48585.2020.9116265
   Rosén J, 2007, RTSS 2007: 28TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P49, DOI 10.1109/RTSS.2007.24
   Schliecker S, 2010, ACM T EMBED COMPUT S, V10, DOI 10.1145/1880050.1880058
   Schranzhofer Andreas, 2010, Proceedings of the 16th IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS 2010), P215, DOI 10.1109/RTAS.2010.24
   Schwaricke Gero, 2020, Virtual Conference (LIPIcs, V1, P1, DOI [10.4230/LIPIcs.ECRTS.2020.1, DOI 10.4230/LIPICS.ECRTS.2020.1]
   Soliman Muhammad R., 2019, RTSS 2019
   Tabish R., 2016, IEEE REAL TIME
   Tabish R, 2019, REAL-TIME SYST, V55, P850, DOI 10.1007/s11241-019-09340-0
   Wilhelm R, 2008, ACM T EMBED COMPUT S, V7, DOI 10.1145/1347375.1347389
   Yao G, 2016, IEEE T COMPUT, V65, P601, DOI 10.1109/TC.2015.2425874
   Yao G, 2012, REAL-TIME SYST, V48, P681, DOI 10.1007/s11241-012-9158-9
NR 35
TC 2
Z9 2
U1 0
U2 0
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2022
VL 122
AR 102345
DI 10.1016/j.sysarc.2021.102345
EA DEC 2021
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA YH0AV
UT WOS:000742840600009
OA Green Published
DA 2024-07-18
ER

PT J
AU Peng, JW
   Li, KL
   Chen, JG
   Li, KQ
AF Peng, Jiwu
   Li, Kenli
   Chen, Jianguo
   Li, Keqin
TI HEA-PAS: A hybrid energy allocation strategy for parallel applications
   scheduling on heterogeneous computing systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Dynamical pre-allocate energy; Energy allocation; Heterogeneous
   computing systems; Precedence-constrained tasks; Static pre-allocate
   energy
ID PERIODIC TASKS; CONSUMPTION; ALGORITHMS; COST
AB Heterogeneous Computing Systems (HCS) have received widespread attention due to their powerful computing power, low cost, and high scalability. In HCS ranging from small-embedded devices to large data centers, energy consumption is one of the crucial design constraints. Meanwhile, the schedule length (response time) of parallel applications directly affects their Quality of Service (QoS) experience. In this study, we address the problem of minimizing the schedule length of energy-constrained parallel applications (MSLEC) on heterogeneous computing systems. Firstly, we define the concept of task energy demand rate and energy allocation factor to reasonably allocate the allocatable energy. Secondly, We propose a two-stage hybrid energy allocation (HEA) strategy and divide the allocatable energy into two parts according to the energy allocation factor, namely static pre-allocate energy (SAE) and dynamic pre-allocate energy (DAE). In the first stage, we pre-allocate SAE for each task based on the minimum energy demand and energy demand rate before task scheduling. In the second stage, we dynamically allocate DAE to each task during the operation of the scheduling algorithm. Thirdly, We conduct a rigorous mathematical proof of the feasibility of the proposed strategy. Finally, according to the proposed strategy, we design a novel HEA-based parallel application scheduling (HEA-PAS) algorithm, which aims to solve the MSLEC problem. Experiments on real world and randomly generated parallel applications show that the proposed HEA-PAS algorithm outperforms the state-of-the-art methods in terms of effectiveness.
C1 [Peng, Jiwu; Li, Kenli; Chen, Jianguo; Li, Keqin] Hunan Univ, Coll Comp Sci & Elect Engn, Changsha 410082, Peoples R China.
   [Peng, Jiwu; Li, Kenli; Chen, Jianguo] Natl SuperComp Ctr Changsha, Changsha 410082, Hunan, Peoples R China.
   [Li, Keqin] SUNY New Platz, Dept Comp Sci, New Paltz, NY 12561 USA.
C3 Hunan University; State University of New York (SUNY) System; SUNY New
   Paltz
RP Li, KL (corresponding author), Hunan Univ, Coll Comp Sci & Elect Engn, Changsha 410082, Peoples R China.
EM jiwu_peng@hnu.edu.cn; lkl@hnu.edu.cn; jianguochen@hnu.edu.cn;
   lik@newpaltz.edu
RI Chen, Jianguo/P-6979-2019
OI Chen, Jianguo/0000-0001-5009-578X; Peng, Jiwu/0000-0002-8514-6628
FU National Key R&D Program of China [2020YFB2104000]; National Outstanding
   Youth Science Program of National Natural Science Foundation of China
   [61625202]; National Natural Science Foundation of China [61860206011,
   61876061, 62172151]
FX The authors wish to express their sincere appreciation to all the
   anonymous reviewers and the editor for their worthwhile and constructive
   comments. The research was partially funded by the National Key R&D
   Program of China (2020YFB2104000), the National Outstanding Youth
   Science Program of National Natural Science Foundation of China
   (61625202), the National Natural Science Foundation of China (Grant Nos.
   61860206011, 61876061, 62172151).
CR Arabnejad H, 2014, IEEE T PARALL DISTR, V25, P682, DOI 10.1109/TPDS.2013.57
   Calheiros RN, 2011, SOFTWARE PRACT EXPER, V41, P23, DOI 10.1002/spe.995
   Cao K, 2016, 2016 INTERNATIONAL SYMPOSIUM ON SYSTEM AND SOFTWARE RELIABILITY (ISSSR), P111, DOI [10.1109/ISSSR.2016.026, 10.1109/ISSSR.2016.18]
   Chen JC, 2019, REAL TIM SYST SYMP P, P540, DOI 10.1109/RTSS46320.2019.00059
   Chen JC, 2018, J SYST ARCHITECT, V90, P72, DOI 10.1016/j.sysarc.2018.09.002
   Chen JC, 2016, REAL-TIME SYST, V52, P239, DOI 10.1007/s11241-015-9226-z
   Djigal H, 2021, IEEE T PARALL DISTR, V32, P1057, DOI 10.1109/TPDS.2020.3041829
   Jarus M, 2013, LECT NOTES COMPUT SC, V8046, P182, DOI 10.1007/978-3-642-40517-4_16
   Khan MA, 2012, PARALLEL COMPUT, V38, P175, DOI 10.1016/j.parco.2012.01.001
   Khattar N, 2019, J SUPERCOMPUT, V75, P4750, DOI 10.1007/s11227-019-02764-2
   Kumar PR, 2016, J INTELL FUZZY SYST, V31, P579, DOI 10.3233/IFS-162171
   Lee YC, 2011, IEEE T PARALL DISTR, V22, P1374, DOI 10.1109/TPDS.2010.208
   Li KL, 2014, IEEE T PARALL DISTR, V25, P2867, DOI 10.1109/TPDS.2013.270
   Li KQ, 2016, IEEE T SUST COMPUT, V1, P7, DOI 10.1109/TSUSC.2016.2623775
   Liu GQ, 2015, SOFT COMPUT, V19, P1727, DOI 10.1007/s00500-014-1360-3
   Mishra SK, 2018, J SUPERCOMPUT, V74, P370, DOI 10.1007/s11227-017-2133-4
   Qingjia Huang, 2012, Proceedings of the 2012 12th IEEE/ACM International Symposium on Cluster, Cloud and Grid Computing (CCGrid 2012), P781, DOI 10.1109/CCGrid.2012.49
   Quan Z, 2020, IEEE T PARALL DISTR, V31, P1165, DOI 10.1109/TPDS.2019.2959533
   Salami B, 2021, IEEE T COMPUT, V70, P72, DOI 10.1109/TC.2020.2984607
   Shi SH, 2018, INT C PAR DISTRIB SY, P425, DOI [10.1109/PADSW.2018.8644932, 10.1109/ICPADS.2018.00063]
   Song JL, 2017, IEEE INT SYMP PARAL, P32, DOI 10.1109/ISPA/IUCC.2017.00015
   Topcuoglu H, 2002, IEEE T PARALL DISTR, V13, P260, DOI 10.1109/71.993206
   ULLMAN JD, 1975, J COMPUT SYST SCI, V10, P384, DOI 10.1016/S0022-0000(75)80008-0
   WEISER M, 1994, OPERATING SYSTEMS DESIGN AND IMPLEMENTATION (OSDI), P13
   Xiao XR, 2016, IEEE TRUST BIG, P1471, DOI [10.1109/TrustCom.2016.228, 10.1109/TrustCom.2016.0230]
   Xie GQ, 2017, IEEE T PARALL DISTR, V28, P3426, DOI 10.1109/TPDS.2017.2730876
   Xie GQ, 2017, IEEE T SUST COMPUT, V2, P62, DOI 10.1109/TSUSC.2017.2705183
   Xie GQ, 2017, IEEE T IND INFORM, V13, P1068, DOI 10.1109/TII.2017.2676183
   Xie GQ, 2016, J SYST ARCHITECT, V70, P3, DOI 10.1016/j.sysarc.2016.04.008
   Xu YG, 2020, INT PARALL DISTRIB P, P378, DOI 10.1109/IPDPS47924.2020.00047
   Yu SY, 2018, J COMPUT SCI-NETH, V26, P307, DOI 10.1016/j.jocs.2016.09.008
   Zhang LX, 2020, INFORM SCIENCES, V531, P31, DOI 10.1016/j.ins.2020.04.039
   Zhang LX, 2017, INFORM SCIENCES, V379, P241, DOI 10.1016/j.ins.2016.08.003
   Zhao BX, 2013, ACM T DES AUTOMAT EL, V18, DOI 10.1145/2442087.2442094
   Zhou XM, 2019, FUTURE GENER COMP SY, V93, P278, DOI 10.1016/j.future.2018.10.046
   Zong ZL, 2011, IEEE T COMPUT, V60, P360, DOI 10.1109/TC.2010.216
NR 36
TC 8
Z9 8
U1 3
U2 10
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2022
VL 122
AR 102329
DI 10.1016/j.sysarc.2021.102329
EA NOV 2021
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA XF6HL
UT WOS:000724170200001
DA 2024-07-18
ER

PT J
AU Torres, DR
   Martín, C
   Rubio, B
   Díaz, M
AF Torres, Daniel R.
   Martin, Cristian
   Rubio, Bartolome
   Diaz, Manuel
TI An open source framework based on Kafka-ML for Distributed DNN inference
   over the Cloud-to-Things continuum
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Distributed deep neural networks; Cloud computing; Fog; edge computing;
   Distributed processing; Low-latency fault-tolerant framework
ID ARTIFICIAL-INTELLIGENCE; IOT
AB The current dependency of Artificial Intelligence (AI) systems on Cloud computing implies higher transmission latency and bandwidth consumption. Moreover, it challenges the real-time monitoring of physical objects, e.g., the Internet of Things (IoT). Edge systems bring computing closer to end devices and support time sensitive applications. However, Edge systems struggle with state-of-the-art Deep Neural Networks (DNN) due to computational resource limitations. This paper proposes a technology framework that combines the Edge-Cloud architecture concept with BranchyNet advantages to support fault-tolerant and low-latency AI predictions. The implementation and evaluation of this framework allow assessing the benefits of running Distributed DNN (DDNN) in the Cloud-to-Things continuum. Compared to a Cloud-only deployment, the results obtained show an improvement of 45.34% in the response time. Furthermore, this proposal presents an extension for Kafka-ML that reduces rigidness over the Cloud-to-Things continuum managing and deploying DDNN.
C1 [Torres, Daniel R.; Martin, Cristian; Rubio, Bartolome; Diaz, Manuel] Univ Malaga, ITIS Software, Arquitecto Francisco Penalosa 18, Malaga 29071, Spain.
C3 Universidad de Malaga
RP Martín, C (corresponding author), Univ Malaga, ITIS Software, Arquitecto Francisco Penalosa 18, Malaga 29071, Spain.
EM drtorres@lcc.uma.es; cmf@lcc.uma.es; tolo@lcc.uma.es; mdr@lcc.uma.es
RI Rubio, Bartolome/L-2400-2014; Torres Ruiz, Daniel R./JSL-3238-2023;
   Diaz, Manuel/L-5662-2014
OI Torres Ruiz, Daniel R./0000-0003-2640-2086; Martin Fernandez,
   Cristian/0000-0003-0988-591X; Diaz, Manuel/0000-0002-0625-2730
FU Spanish project ("rFOG:Improving Latency and Reliability of Offloaded
   Computation to the FOG for Critical Services") [RT2018-099777-B-100];
   Spanish project ("Integrados: Providing Real-Time Services for the
   Internet of Things through Cloud Sensor In-tegration") [PY20_00788];
   Spanish project ("Advanced Monitoring System Based on Deep Learning
   Services in Fog") [UMA18FEDERJA-215]; Universidad de Malaga/CBUA; Google
FX This work is funded by the Spanish projects RT2018-099777-B-100
   ("rFOG:Improving Latency and Reliability of Offloaded Computation to the
   FOG for Critical Services") , PY20_00788 ("Integrados: Providing
   Real-Time Services for the Internet of Things through Cloud Sensor
   In-tegration") and UMA18FEDERJA-215 ("Advanced Monitoring System Based
   on Deep Learning Services in Fog") . Funding for open access charge:
   Universidad de Malaga/CBUA. We express our gratitude to Google for their
   support and grant for their Cloud infrastructure.
CR Abadi M, 2016, PROCEEDINGS OF OSDI'16: 12TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P265
   Alonso L, 2018, COMPUT STAND INTER, V56, P83, DOI 10.1016/j.csi.2017.09.007
   [Anonymous], 2021, MIRRORMAKER 2 0
   [Anonymous], 2021, APACHE KAFKA
   [Anonymous], 2021, KUBERNETES
   Bao YQ, 2019, STRUCT HEALTH MONIT, V18, P401, DOI 10.1177/1475921718757405
   Bonomi Flavio, 2012, P 1 MCC WORKSH MOB C, P13, DOI 10.1145/2342509.2342513
   Chiang M, 2016, IEEE INTERNET THINGS, V3, P854, DOI 10.1109/JIOT.2016.2584538
   de Assunçao MD, 2018, J NETW COMPUT APPL, V103, P1, DOI [10.1016/j.jnca.2017.12.001, 10.1016/j.jnea.2017.12.001]
   Deng J, 2009, PROC CVPR IEEE, P248, DOI 10.1109/CVPRW.2009.5206848
   Díaz M, 2016, J NETW COMPUT APPL, V67, P99, DOI 10.1016/j.jnca.2016.01.010
   Forti S, 2021, FUTURE GENER COMP SY, V114, P605, DOI 10.1016/j.future.2020.08.011
   Hu C, 2019, IEEE INFOCOM SER, P1423, DOI [10.1109/infocom.2019.8737614, 10.1109/INFOCOM.2019.8737614]
   Javed AR, 2020, J AMB INTEL HUM COMP, DOI [10.1007/s12652-020-01770-0, 10.1007/s10723-019-09498-8]
   Krishnaraj N, 2020, J REAL-TIME IMAGE PR, V17, P2097, DOI 10.1007/s11554-019-00879-6
   Makridakis S, 2017, FUTURES, V90, P46, DOI 10.1016/j.futures.2017.03.006
   Martin C., 2020, ARXIV PREPRINT ARXIV
   Milillo P, 2019, REMOTE SENS-BASEL, V11, DOI 10.3390/rs11121403
   Mohammed T, 2020, IEEE INFOCOM SER, P854, DOI [10.1109/infocom41043.2020.9155237, 10.1109/INFOCOM41043.2020.9155237]
   Pacheco RG, 2020, IEEE SYMP COMP COMMU, P550, DOI 10.1109/ISCC50000.2020.9219647
   Redmon J, 2018, Arxiv, DOI [arXiv:1804.02767, DOI 10.1109/CVPR.2017.690, DOI 10.48550/ARXIV.1804.02767]
   Ren SQ, 2017, IEEE T PATTERN ANAL, V39, P1137, DOI 10.1109/TPAMI.2016.2577031
   Neto AR, 2021, INFORMATION, V12, DOI 10.3390/info12010014
   Shi WS, 2016, IEEE INTERNET THINGS, V3, P637, DOI 10.1109/JIOT.2016.2579198
   Simonyan K, 2015, Arxiv, DOI arXiv:1409.1556
   Steffenel LA, 2021, PERVASIVE MOB COMPUT, V71, DOI 10.1016/j.pmcj.2020.101321
   Tang ZY, 2019, STRUCT CONTROL HLTH, V26, DOI 10.1002/stc.2296
   Teerapittayanon S, 2017, INT CON DISTR COMP S, P328, DOI 10.1109/ICDCS.2017.226
   Teerapittayanon S, 2016, INT C PATT RECOG, P2464, DOI 10.1109/ICPR.2016.7900006
   Tuli Shreshth, 2019, 2019 4th International Conference on Information Systems and Computer Networks (ISCON), P496, DOI 10.1109/ISCON47742.2019.9036216
   Tuli S, 2020, FUTURE GENER COMP SY, V104, P187, DOI 10.1016/j.future.2019.10.043
   Ye XW, 2019, SMART STRUCT SYST, V24, P567, DOI 10.12989/sss.2019.24.5.567
   Zhou JY, 2019, IEEE WIREL COMMUN LE, V8, P825, DOI 10.1109/LWC.2019.2894703
NR 33
TC 15
Z9 15
U1 1
U2 9
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2021
VL 118
AR 102214
DI 10.1016/j.sysarc.2021.102214
EA JUN 2021
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA UE5KZ
UT WOS:000687928200009
OA hybrid, Green Published
DA 2024-07-18
ER

PT J
AU Han, ML
   Zhang, TY
   Lin, YH
   Deng, QX
AF Han, Meiling
   Zhang, Tianyu
   Lin, Yuhan
   Deng, Qingxu
TI Federated scheduling for Typed DAG tasks scheduling analysis on
   heterogeneous multi-cores
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Heterogeneous multi-cores system; Embedded real-time scheduling;
   Federated scheduling; Typed DAG; DAG parallel task
ID PARALLEL TASKS; OPTIMIZATION; BOUNDS
AB Heterogeneous multi-cores utilize the strength of different architectures for executing particular types of workload, and usually offer higher performance and energy efficiency. In this paper, we study a federated scheduling. Federated scheduling is a promising approach to schedule non-typed parallel real-time tasks, where each heavy task exclusively executes on a number of dedicated processors, while light tasks are treated as sequential sporadic tasks and share the remaining processors. We are the first considering federated scheduling for typed DAG tasks. In this paper, we first propose a method to show how to assign cores for heavy tasks. Second, we propose a response time analysis method for the light tasks. Experiments with randomly generated workload show that our proposed method are more precise than the only known global scheduling method of typed DAG tasks.
C1 [Han, Meiling] Nanjing Univ Posts & Telecommun, Nanjing, Peoples R China.
   [Zhang, Tianyu] Northeastern Univ, Shenyang, Peoples R China.
   [Lin, Yuhan; Deng, Qingxu] Northeastern Univ, Sch Comp Sci & Engn, Shenyang, Peoples R China.
C3 Nanjing University of Posts & Telecommunications; Northeastern
   University - China; Northeastern University - China
RP Han, ML (corresponding author), Nanjing Univ Posts & Telecommun, Nanjing, Peoples R China.
EM meilinghan@njupt.edu.cn
RI zhang, tianyu/ITW-2265-2023
OI Lin, Yuhan/0000-0002-9883-3048; Zhang, Tianyu/0000-0003-1969-2855
FU Nanjing university of posts and telecommunications, China
   university-level scientific research fund [XK1040919167]
FX This work is supported by Nanjing university of posts and
   telecommunications, China university-level scientific research fund NO.
   XK1040919167.
CR [Anonymous], 2018, ZYNQ 7000SOC
   Baruah S, 2015, 2015 PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE (EMSOFT), P1, DOI 10.1109/EMSOFT.2015.7318254
   Baruah S, 2015, DES AUT TEST EUROPE, P1323
   Baruah S, 2014, EUROMICRO, P97, DOI 10.1109/ECRTS.2014.22
   Bini E, 2005, REAL-TIME SYST, V30, P129, DOI 10.1007/s11241-005-0507-9
   Bonifaci V, 2013, EUROMICRO, P225, DOI 10.1109/ECRTS.2013.32
   Cao K, 2019, J SYST ARCHITECT, V97, P397, DOI 10.1016/j.sysarc.2019.01.003
   Cordeiro D., 2010, 3 INT C SIM TOOLS TE
   Han ML, 2019, IEEE T PARALL DISTR, V30, P2567, DOI 10.1109/TPDS.2019.2916696
   Han ML, 2018, J SYST ARCHITECT, V90, P34, DOI 10.1016/j.sysarc.2018.08.004
   JAFFE JM, 1980, SIAM J COMPUT, V9, P541, DOI 10.1137/0209040
   Jiang X, 2016, PROCEEDINGS OF 2016 IEEE REAL-TIME SYSTEMS SYMPOSIUM (RTSS), P237, DOI [10.1109/RTSS.2016.18, 10.1109/RTSS.2016.031]
   Kato S, 2009, REAL TIM SYST SYMP P, P459, DOI 10.1109/RTSS.2009.42
   Li J, 2014, EUROMICRO, P85, DOI 10.1109/ECRTS.2014.23
   Maia C., 2014, P RTNS PAGE, P3
   Qamhieh M, 2013, P 21 INT C REAL TIM, P287
   Qamhieh M, 2014, LECT NOTES COMPUT SC, V8454, P119
   Saifullah A, 2014, IEEE T PARALL DISTR, V25, P3242, DOI 10.1109/TPDS.2013.2297919
   Venkat A, 2014, CONF PROC INT SYMP C, P121, DOI 10.1109/ISCA.2014.6853218
   Yang KC, 2016, PROCEEDINGS OF THE 24TH INTERNATIONAL CONFERENCE ON REAL-TIME NETWORKS AND SYSTEMS PROCEEDINGS (RTNS 2016), P349, DOI 10.1145/2997465.2997486
   Yu XJ, 2014, ANTIBODY FC: LINKING ADAPTIVE AND INNATE IMMUNITY, P179
   Zhang M, 2018, J SYST ARCHITECT, V91, P53, DOI 10.1016/j.sysarc.2018.07.006
   Zhang Y, 2019, J SYST ARCHITECT, V101, DOI 10.1016/j.sysarc.2019.101654
   Zhou JL, 2019, J SYST ARCHITECT, V100, DOI 10.1016/j.sysarc.2019.08.004
NR 24
TC 8
Z9 9
U1 2
U2 11
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2021
VL 112
AR 101870
DI 10.1016/j.sysarc.2020.101870
EA JAN 2021
PG 7
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA PY7ID
UT WOS:000612214600015
DA 2024-07-18
ER

PT J
AU Tang, F
   Liu, CB
   Li, KL
   Tang, Z
   Li, KQ
AF Tang, Fan
   Liu, Chubo
   Li, Kenli
   Tang, Zhuo
   Li, Keqin
TI Task migration optimization for guaranteeing delay deadline with
   mobility consideration in mobile edge computing
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Delay deadline; Mobile edge computing; Mobility; Quality of service;
   Task migration
ID RESOURCE-ALLOCATION
AB Mobile edge computing (MEC) is envisioned to integrate cloud-like capabilities into the edge of networks for improving quality of service (QoS). This makes it possible for users with resource-limited devices to execute computation-intensive tasks by offloading them to MEC nodes. Extensive works have been done for MEC. However, few of them involve user mobility. Whether to migrate task dynamically cannot be ignored when taking QoS into account. In this paper, we try to optimize task migration with user mobility consideration, in which deadlines of tasks are also involved. The problem is proved to be NP-hard. To solve it, we analyze three variants of this problem and devise a group migration (GM) algorithm with known trajectories of users. Our goal is to maximize the number of tasks whose deadlines are guaranteed. Extensive experiments are carried out, and the results confirm that GM algorithm can achieve up 35%-75% performance improvement compared three other common heuristics.
C1 [Tang, Fan; Liu, Chubo; Li, Kenli; Tang, Zhuo; Li, Keqin] Hunan Univ, Coll Informat Sci & Engn, Changsha 410082, Hunan, Peoples R China.
   [Li, Keqin] SUNY Coll New Paltz, Dept Comp Sci, New Paltz, NY 12561 USA.
C3 Hunan University; State University of New York (SUNY) System; SUNY New
   Paltz
RP Liu, CB; Li, KL (corresponding author), Hunan Univ, Coll Informat Sci & Engn, Changsha 410082, Hunan, Peoples R China.
EM fantang@hnu.edu.cn; liuchubo@hnu.edu.cn; lkl@hnu.edu.cn;
   ztang@hnu.edu.cn; lik@newpaltz.edu
OI Xiao, Guoqing/0000-0001-5008-4829
FU National Key Research and Development Program of China [2018YFB1701403];
   Programs of National Natural Science Foundation of China [U19A2058,
   61702170]; Zhijiang Lab, China [2020KE0AB01]
FX The authors would like to express their gratitude to the anonymous
   reviewers whose constructive comments have greatly helped to improve
   this manuscript. This work was partially supported by the National Key
   Research and Development Program of China (2018YFB1701403), Programs of
   National Natural Science Foundation of China (Grant Nos. U19A2058,
   61702170). This work was also sponsored by Zhijiang Lab, China (No.
   2020KE0AB01).
CR Abbas N, 2018, IEEE INTERNET THINGS, V5, P450, DOI 10.1109/JIOT.2017.2750180
   Adria M, 2017, ADV PUB POL ADMIN, P1
   [Anonymous], 2019, IEEE T MOB COMPUT
   Chen X, 2016, IEEE ACM T NETWORK, V24, P2827, DOI 10.1109/TNET.2015.2487344
   Chou TL, 2012, PROCD SOC BEHV, V46, P410, DOI 10.1016/j.sbspro.2012.05.132
   Dai HJ, 2019, J SYST ARCHITECT, V94, P14, DOI 10.1016/j.sysarc.2019.02.004
   Guo JM, 2017, J ADV TRANSPORT, P1, DOI 10.1155/2017/1918903
   Hadachi A, 2014, IEEE INT VEH SYM, P1049, DOI 10.1109/IVS.2014.6856442
   Jiang X, 2020, J SYST ARCHITECT, V108, DOI 10.1016/j.sysarc.2020.101742
   Li CL, 2019, J SYST ARCHITECT, V98, P221, DOI 10.1016/j.sysarc.2019.07.009
   Liu J, 2016, IEEE INT SYMP INFO, P1451, DOI 10.1109/ISIT.2016.7541539
   Loh KH, 2009, OPER RES COMPUT SCI, P147, DOI 10.1007/978-0-387-88843-9_8
   Luo J, 2019, J SYST ARCHITECT, V97, P34, DOI 10.1016/j.sysarc.2019.01.019
   Mach P, 2017, IEEE COMMUN SURV TUT, V19, P1628, DOI 10.1109/COMST.2017.2682318
   Nadembega A, 2016, IEEE ICC, DOI 10.1109/ICC.2016.7511148
   Nadembega A, 2015, IEEE T VEH TECHNOL, V64, P2577, DOI 10.1109/TVT.2014.2345263
   Ouyang T, 2018, IEEE J SEL AREA COMM, V36, P2333, DOI 10.1109/JSAC.2018.2869954
   Patel Milan., 2014, White paper, mobile-edge computing (MEC) industry initiative, P1089
   Plachy J., 2016, P IEEE 27 ANN INT S, P1
   Sardellitti S, 2015, IEEE T SIGNAL INF PR, V1, P89, DOI 10.1109/TSIPN.2015.2448520
   Shih-Pang Wang, 2015, 2015 IEEE Sensors. Proceedings, P1, DOI 10.1109/ICSENS.2015.7370645
   Srivatsa M., 2013, P 21 ACM SIGSPATIAL, P484
   Sun X, 2017, IEEE COMMUN LETT, V21, P1481, DOI 10.1109/LCOMM.2017.2690678
   Sun YX, 2017, IEEE J SEL AREA COMM, V35, P2637, DOI 10.1109/JSAC.2017.2760160
   Taleb T, 2019, IEEE T CLOUD COMPUT, V7, P369, DOI 10.1109/TCC.2016.2525987
   Dinh TQ, 2017, IEEE T COMMUN, V65, P3571, DOI 10.1109/TCOMM.2017.2699660
   Wang F, 2018, IEEE T WIREL COMMUN, V17, P1784, DOI 10.1109/TWC.2017.2785305
   Wang SQ, 2017, IEEE T PARALL DISTR, V28, P1002, DOI 10.1109/TPDS.2016.2604814
   Wang SQ, 2014, IEEE MILIT COMMUN C, P835, DOI 10.1109/MILCOM.2014.145
   You CS, 2017, IEEE T WIREL COMMUN, V16, P1397, DOI 10.1109/TWC.2016.2633522
   Yousefpour A, 2019, J SYST ARCHITECT, V98, P289, DOI 10.1016/j.sysarc.2019.02.009
NR 31
TC 10
Z9 11
U1 1
U2 24
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JAN
PY 2021
VL 112
AR 101849
DI 10.1016/j.sysarc.2020.101849
EA JAN 2021
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA PY7ID
UT WOS:000612214600016
DA 2024-07-18
ER

PT J
AU Joseph, CT
   Chandrasekaran, K
AF Joseph, Christina Terese
   Chandrasekaran, K.
TI IntMA: Dynamic Interaction-aware resource allocation for containerized
   microservices in cloud environments
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Microservice placement; Container orchestration; Service oriented
   computing; Cloud computing; Performance optimization
ID MULTIOBJECTIVE OPTIMIZATION; DEPLOYMENT; ALGORITHM; DOCKER
AB The Information Technology sector has undergone tremendous changes arising due to the emergence and prevalence of Cloud Computing. Microservice Architectures have also been attracting attention from several industries and researchers. Due to the suitability of microservices for the Cloud environments, an increasing number of Cloud applications are now provided as microservices. However, this transition to microservices brings a wide range of infrastructural orchestration challenges. Though several research works have discussed the engineering of microservice-based applications, there is an inevitable need for research on handling the operational phases of the microservice components. Microservice application deployment in containerized datacenters must be optimized to enhance the overall system performance. In this research work, the deployment of microservice application modules on the Cloud infrastructure is first modelled as a Binary Quadratic Programming Problem. In order to reduce the adverse impact of communication latencies on the response time, the interaction pattern between the microservice components is modelled as an undirected doubly weighted complete Interaction Graph. A novel, robust heuristic approach IntMA is also proposed for deploying the microservices in an interaction-aware manner with the aid of the interaction information obtained from the Interaction Graph. The proposed allocation policies are implemented in Kubernetes. The effectiveness of the proposed approach is evaluated on the Google Cloud Platform, using different microservice reference applications. Experimental results indicate that the proposed approach improves the response time and throughput of the microservice-based systems.
C1 [Joseph, Christina Terese; Chandrasekaran, K.] Natl Inst Technol Karnataka, Distributed & Cloud Comp Lab, Dept Comp Sci & Engn, Surathkal 575025, India.
C3 National Institute of Technology (NIT System); National Institute of
   Technology Karnataka
RP Joseph, CT (corresponding author), Natl Inst Technol Karnataka, Distributed & Cloud Comp Lab, Dept Comp Sci & Engn, Surathkal 575025, India.
EM author.xtina1232@gmail.com
CR Adhikari M, 2019, J NETW COMPUT APPL, V137, P35, DOI 10.1016/j.jnca.2019.04.003
   Alshuqayran N, 2016, IEEE INT CONF SERV, P44, DOI 10.1109/SOCA.2016.15
   [Anonymous], 2019, IEEE T PARALLEL DIST
   Bernstein D, 2014, IEEE CLOUD COMPUT, V1, P81, DOI 10.1109/MCC.2014.51
   Bogner J., 2018, P 10 CENTR EUR WORKS
   Buyya R., 2018, ARXIV180703578
   Caprara A, 2008, EUR J OPER RES, V187, P1494, DOI 10.1016/j.ejor.2006.09.028
   Casalicchio E, 2019, CLUSTER COMPUT, V22, P995, DOI 10.1007/s10586-018-02890-1
   Di Francesco P, 2017, 2017 IEEE INTERNATIONAL CONFERENCE ON SOFTWARE ARCHITECTURE (ICSA 2017), P21, DOI 10.1109/ICSA.2017.24
   Fazio M, 2016, IEEE CLOUD COMPUT, V3, P81, DOI 10.1109/MCC.2016.112
   Filip ID, 2018, IEEE INTERNET THINGS, V5, P2672, DOI 10.1109/JIOT.2018.2792940
   Gannon D, 2017, IEEE CLOUD COMPUT, V4, P16, DOI 10.1109/MCC.2017.4250939
   Goldschmidt T, 2018, J SYST ARCHITECT, V84, P28, DOI 10.1016/j.sysarc.2018.03.002
   GoogleCloudPlatform, 2020, GOOGLE CLOUD PLATFOR
   Guerrero C, 2018, J SUPERCOMPUT, V74, P2956, DOI 10.1007/s11227-018-2345-2
   Guerrero C, 2018, J GRID COMPUT, V16, P113, DOI 10.1007/s10723-017-9419-x
   Hedengren JD, 2014, COMPUT CHEM ENG, V70, P133, DOI 10.1016/j.compchemeng.2014.04.013
   Jennings B, 2015, J NETW SYST MANAG, V23, P567, DOI 10.1007/s10922-014-9307-7
   Kaewkasi C, 2017, INT CONF KNOWL SMART, P254, DOI 10.1109/KST.2017.7886112
   Kang DK, 2016, PROCEEDINGS OF THE 2016 IEEE REGION 10 CONFERENCE (TENCON), P2428, DOI 10.1109/TENCON.2016.7848467
   Kitajima S, 2017, LECT NOTES COMPUT SC, V10601, P229, DOI 10.1007/978-3-319-69035-3_16
   Lera I, 2019, IEEE INTERNET THINGS, V6, P3641, DOI 10.1109/JIOT.2018.2889511
   Lin M, 2019, IEEE ACCESS, V7, P83088, DOI 10.1109/ACCESS.2019.2924414
   Martin JP, 2018, HUM-CENT COMPUT INFO, V8, DOI 10.1186/s13673-017-0124-3
   Netaji V.K., 2019, J KING SAUD U
   Netto HV, 2017, J SYST ARCHITECT, V73, P53, DOI 10.1016/j.sysarc.2016.12.007
   Newman S., 2015, BUILDING MICROSERVIC
   Pallewatta Samodha, 2019, P 12 IEEEACM INT C U
   Rodriguez M.A., 2018, ARXIV180706193
   Shojaiemehr B, 2019, J SYST ARCHITECT, V99, DOI 10.1016/j.sysarc.2019.08.005
   Soltesz S., 2007, Operating Systems Review, V41, P275, DOI 10.1145/1272998.1273025
   Stefanic P, 2019, FUTURE GENER COMP SY, V99, P197, DOI 10.1016/j.future.2019.04.008
   Tao Y, 2017, 2017 IEEE 13TH INTERNATIONAL SYMPOSIUM ON AUTONOMOUS DECENTRALIZED SYSTEMS (ISADS 2017), P61, DOI 10.1109/ISADS.2017.20
   Vural H, 2017, LECT NOTES COMPUT SC, V10409, P203, DOI 10.1007/978-3-319-62407-5_14
   Wan XL, 2018, J NETW COMPUT APPL, V119, P97, DOI 10.1016/j.jnca.2018.07.003
   Zhang YC, 2018, IEEE NETWORK, V32, P138, DOI 10.1109/MNET.2017.1700275
   Zheng TL, 2019, WORLD WIDE WEB, V22, P275, DOI 10.1007/s11280-018-0562-5
   Zhou JL, 2019, J SYST ARCHITECT, V100, DOI 10.1016/j.sysarc.2019.08.004
NR 38
TC 33
Z9 34
U1 2
U2 25
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29a, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD DEC
PY 2020
VL 111
AR 101785
DI 10.1016/j.sysarc.2020.101785
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA PK4IW
UT WOS:000602411800011
DA 2024-07-18
ER

PT J
AU Sljivo, I
   Uriagereka, GJ
   Puri, S
   Gallina, B
AF Sljivo, Irfan
   Juez Uriagereka, Garazi
   Puri, Stefano
   Gallina, Barbara
TI Guiding assurance of architectural design patterns for critical
   applications
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Design patterns; Critical Applications; Assurance cases; Safety
   assurance; Security assurance; Tool-support
ID SAFETY
AB Development of critical systems nowadays is hardly achievable without reuse of previous knowledge. Design patterns have an important role in the design of such systems as they define and document common solutions to recurring design problems. However, critical systems such as those that are safety or security related, often require specific assurances that the system is adequate to operate in a given environment. Just as with any other reused knowledge in such systems, the reuse via application of design patterns needs to be assured every time. In this paper, we present a methodology for assuring the application of design patterns in critical domains. In particular, we enrich the design patterns template to support their further assurance. We define the aspects that should be tackled during the assurance of a design pattern application. We use the information specified in the design pattern template to guide the automated instantiation of the argumentation for each design pattern application in the system. We provide tool-support for our methodology in the context of the AMASS tool-platform and evaluate it in an automotive case study.
C1 [Sljivo, Irfan] Malardalen Univ, Vasteras, Sweden.
   [Gallina, Barbara] Malardalen Univ, Dependable Software Engn, Vasteras, Sweden.
   [Juez Uriagereka, Garazi] TECNALIA Res & Innovat, TRUSTECH, Derio, Spain.
   [Puri, Stefano] Intecs SpA, Pisa, Italy.
C3 Malardalen University; Malardalen University
RP Sljivo, I (corresponding author), Malardalen Univ, Vasteras, Sweden.
EM irfan.sljivo@mdh.se; garazi.juez@tecnalia.com; stefano.puri@intecs.it;
   barbara.gallina@mdh.se
RI Sljivo, Irfan/GON-8530-2022; Gallina, Barbara/AAP-7867-2021
OI Sljivo, Irfan/0000-0002-7382-8437
FU EU; VINNOVA via the ECSEL Joint Undertaking project AMASS [692474 [8]]
FX This work is supported by the EU and VINNOVA via the ECSEL Joint
   Undertaking project AMASS (No 692474) [8].
CR Alexander C., 1977, Center for Environmental Structure Series
   Amorim T, 2017, LECT NOTES COMPUT SC, V10488, P329, DOI 10.1007/978-3-319-66266-4_22
   [Anonymous], 1999, DOING HARD TIME DEV
   [Anonymous], 2018, GET EPF COMPOSER BAC
   Armoush Ashraf, 2009, Journal of Software Engineering and Applications, V2, P1, DOI 10.4236/jsea.2009.21001
   Armoush Ashraf, 2010, THESIS
   Beck K, 1994, LECT NOTES COMPUTER, V821, P139
   Benveniste A., 2012, CONTRACTS SYSTEM DES
   Cimatti A, 2015, SCI COMPUT PROGRAM, V97, P333, DOI 10.1016/j.scico.2014.06.011
   d laVaraA Ruiz J.L., 2019, EMB WORLD C EWC NUR
   Douglass BrucePowel., 2016, AGILE SYSTEMS ENG
   Gleirscher M., 2019, CORRABS190205537
   Hamid B, 2016, J SYST SOFTWARE, V122, P239, DOI 10.1016/j.jss.2016.09.027
   IACS, 2018, TECHNICAL REPORT
   IEA-International Energy Agency, 2018, TECHNOLOGY ROADMAP L
   International Organization for Standardization, 2011, 15026 ISOIEC
   International Organization for Standardization, 2011, 26262 ISO
   Luo YP, 2016, PROCEEDINGS OF THE 4TH INTERNATIONAL CONFERENCE ON MODEL-DRIVEN ENGINEERING AND SOFTWARE DEVELOPMENT (MODELSWARD 2016), P509
   Object Management Group, 2017, TECHNICAL REPORT
   Object Management Group, 2018, TECHNICAL REPORT
   OMG-UML, 2017, Unified Modeling Language version 2.5.1
   Preschern C., 2015, P 18 EUR C PATT LANG, P1
   Preschern Christopher, 2013, P 20 C PATT LANG PRO, P1
   Radermacher A., 2015, P 18 EUR C PATT LANG, DOI [10.1145/2739011.2739019., DOI 10.1145/2739011.2739019]
   Schumacher Markus., 2003, SECURITY ENG PATTERN
   Sljivo I., 2017, P SASSUR MAGD GERM S, P317
   Sljivo I, 2017, J SYST SOFTWARE, V131, P570, DOI 10.1016/j.jss.2016.07.034
   Sljivo I, 2015, IEEE HI ASS SYS ENGR, P126, DOI 10.1109/HASE.2015.27
   Soundarajan N, 2004, PROC INT CONF SOFTW, P666, DOI 10.1109/ICSE.2004.1317488
NR 29
TC 14
Z9 14
U1 0
U2 4
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2020
VL 110
AR 101765
DI 10.1016/j.sysarc.2020.101765
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA OP2OS
UT WOS:000587924400002
OA hybrid
DA 2024-07-18
ER

PT J
AU Zhao, MX
   Liu, D
   Jiang, X
   Liu, WC
   Xue, G
   Xie, C
   Yang, Y
   Guo, ZS
AF Zhao, Mingxiong
   Liu, Di
   Jiang, Xu
   Liu, Weichen
   Xue, Gang
   Xie, Cheng
   Yang, Yun
   Guo, Zhishan
TI CASS: Criticality-Aware Standby-Sparing for real-time systems
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Fault tolerance; Real-time systems; Energy-efficiency; DVFS
AB The standby-sparing (SS) is a promising technique which deploys the dual-processor platform, i.e., one primary processor and one spare processor, to achieve fault tolerance for real-time systems. In the existing SS framework, all applications have their backup copies on the spare processor, but, in practice, not all applications on a system are equally important to the system. Some low critical tasks may be traded off for other system objectives. Motivated by this, in this paper, we integrate the concept of criticality into the SS framework. Such integration enables the SS framework to further reduce energy consumption. We propose an offline approach to determine an energy-efficient frequency for the primary processor. Additionally, as the cluster systems are emerging as the mainstream computing platform, we consider the SS technique on the cluster/island systems and propose an algorithm to determine the energy-efficient algorithm for such systems. We evaluate the proposed approach on synthetic tasks and real-platforms. The experimental results demonstrate the effectiveness of our proposed framework in terms of energy efficiency.
C1 [Zhao, Mingxiong; Liu, Di; Xue, Gang; Xie, Cheng; Yang, Yun] Yunnan Univ, Sch Software, Kunming, Yunnan, Peoples R China.
   [Liu, Di; Liu, Weichen] Nanyang Technol Univ, Sch Comp Sci & Engn, Singapore, Singapore.
   [Jiang, Xu] Univ Elect Sci & Technol China, Sch Comp Sci & Engn, Hefei, Anhui, Peoples R China.
   [Guo, Zhishan] Univ Cent Florida, Dept Elect & Comp Engn, Orlando, FL 32816 USA.
C3 Yunnan University; Nanyang Technological University; University of
   Electronic Science & Technology of China; State University System of
   Florida; University of Central Florida
RP Liu, D (corresponding author), Yunnan Univ, Sch Software, Kunming, Yunnan, Peoples R China.
EM mx_zhao@ynu.edu.cn; dliu@ynu.edu.cn; jiangxu@uestc.edu.cn;
   liu@ntu.edu.sg; mass@ynu.edu.cn; xiecheng@ynu.edu.cn;
   yangyun@ynu.edu.cn; zsguo@ucf.edu
RI Guo, Zhishan/AAG-4292-2020; 迪, 刘/ABU-9202-2022; 迪, 刘/ITU-7887-2023
OI Guo, Zhishan/0000-0002-5967-1058; 迪, 刘/0000-0002-4365-2768; 迪,
   刘/0000-0002-4365-2768; Xie, Cheng/0000-0002-4484-7428; Yang,
   Yun/0000-0002-9893-3436
FU NSFC [61902341, 61801418]
FX This work is partially supported by NSFC 61902341 and 61801418.
CR [Anonymous], P 24 EUR C REAL TIM
   [Anonymous], 2014, P 51 ACM EDAC IEEE D
   [Anonymous], P 28 IEEE INT REAL T
   Bambagini M, 2016, ACM T EMBED COMPUT S, V15, DOI 10.1145/2808231
   BARUAH SK, 1990, PROCEEDINGS : 11TH REAL-TIME SYSTEMS SYMPOSIUM, P182, DOI 10.1109/REAL.1990.128746
   Baumann RC, 2005, IEEE T DEVICE MAT RE, V5, P305, DOI 10.1109/TDMR.2005.853449
   Bienia C, 2008, PACT'08: PROCEEDINGS OF THE SEVENTEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P72, DOI 10.1145/1454115.1454128
   Bini E, 2005, REAL-TIME SYST, V30, P129, DOI 10.1007/s11241-005-0507-9
   Burns A., 1996, Proceedings of the Eighth Euromicro Workshop on Real-Time Systems, P29, DOI 10.1109/EMWRTS.1996.557785
   Burns A., 2015, Mixed criticality systems: A review
   Buttazzo GC, 2002, IEEE T COMPUT, V51, P289, DOI 10.1109/12.990127
   Charles J, 2009, I S WORKL CHAR PROC, P188, DOI 10.1109/IISWC.2009.5306782
   CHETTO H, 1989, IEEE T SOFTWARE ENG, V15, P1261, DOI 10.1109/TSE.1989.559777
   Ejlali A, 2012, IEEE T COMPUT AID D, V31, P329, DOI 10.1109/TCAD.2011.2173488
   Goossens J., 1999, Proceedings Sixth International Conference on Real-Time Computing Systems and Applications. RTCSA'99 (Cat. No.PR00306), P54, DOI 10.1109/RTCSA.1999.811193
   Hague R, 2013, NIP29: 29TH INTERNATIONAL CONFERENCE ON DIGITAL PRINTING TECHNOLOGIES / DIGITAL FABRICATION 2013, P1
   Haque MA, 2011, 2011 IEEE 29TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), P190, DOI 10.1109/ICCD.2011.6081396
   Herbert S, 2007, ISLPED'07: PROCEEDINGS OF THE 2007 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P38, DOI 10.1145/1283780.1283790
   Hoffmann H., 2013, Proceedings of the Workshop on Power-Aware Computing and Systems, HotPower'13, P13, DOI DOI 10.1145/2525526.2525854
   Huang PC, 2014, ASIA S PACIF DES AUT, P125, DOI 10.1109/ASPDAC.2014.6742877
   JEFFAY K, 1991, PROCEEDING : TWELFTH REAL-TIME SYSTEMS SYMPOSIUM, P129, DOI 10.1109/REAL.1991.160366
   KOPETZ H, 1989, IEEE MICRO, V9, P25, DOI 10.1109/40.16792
   Li YF, 2006, IEEE INT C NETW SENS, P528
   Liu C.L., 1973, J ACM JACM
   Liu D, 2016, IEEE INT CONF EMBED, P149, DOI 10.1109/RTCSA.2016.40
   LIU JWS, 1994, P IEEE, V82, P83, DOI 10.1109/5.259428
   Mazouz A, 2014, COMPUT SCI-RES DEV, V29, P187, DOI 10.1007/s00450-013-0240-x
   Melhem R, 2004, IEEE T COMPUT, V53, P217, DOI 10.1109/TC.2004.1261830
   Pagani S, 2017, IEEE T PARALL DISTR, V28, P1315, DOI 10.1109/TPDS.2016.2623616
   PALLIPADI V, 2006, P LIN S, V2
   Pillai P., 2001, Operating Systems Review, V35, P89, DOI 10.1145/502059.502044
   Roy A, 2017, DES AUT CON, DOI 10.1145/3061639.3062238
   Treibig J., 2010, 2010 39th International Conference on Parallel Processing Workshops (ICPPW), P207, DOI 10.1109/ICPPW.2010.38
   von der Brüggen G, 2016, PROCEEDINGS OF 2016 IEEE REAL-TIME SYSTEMS SYMPOSIUM (RTSS), P303, DOI [10.1109/RTSS.2016.037, 10.1109/RTSS.2016.31]
   Zhang FX, 2009, IEEE T COMPUT, V58, P1250, DOI 10.1109/TC.2009.58
   Zhao QL, 2018, J SYST ARCHITECT, V83, P57, DOI 10.1016/j.sysarc.2017.03.007
NR 36
TC 4
Z9 4
U1 0
U2 6
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2019
VL 100
AR 101661
DI 10.1016/j.sysarc.2019.101661
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA JS5WM
UT WOS:000500376800001
DA 2024-07-18
ER

PT J
AU Mittal, S
AF Mittal, Sparsh
TI A survey on applications and architectural-optimizations of Micron's
   Automata Processor
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Micron; Processing-in-memory; Data-mining; Big data; DRAM;
   Non-deterministic finite automata; Pattern-matching
ID EFFICIENT
AB Problems from a wide variety of application domains can be modeled as "nondeterministic finite automaton" (NFA) and hence, efficient execution of NFAs can improve the performance of several key applications. However, traditional architectures, such as CPU and GPU are not inherently suited for executing NFAs, and hence, special-purpose architectures are required for accelerating them. Micron's automata processor (AP) exploits massively parallel in-memory processing capability of DRAM for executing NFAs and hence, it can provide orders of magnitude performance improvement compared to traditional architectures. In this paper, we present a survey of techniques that propose architectural optimizations to AP and use it for accelerating problems from various application domains. This paper will be useful not only for computer architects and processor-designers, but also for researchers in the field of bioinformatics, data-mining, machine learning and others.
C1 [Mittal, Sparsh] IIT Hyderabad, Dept Comp Sci & Engn, Sangareddy, India.
C3 Indian Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Hyderabad
RP Mittal, S (corresponding author), IIT Hyderabad, Dept Comp Sci & Engn, Sangareddy, India.
EM sparsh@iith.ac.in
RI Mittal, Sparsh/B-4378-2013
OI Mittal, Sparsh/0000-0002-2908-993X
FU "Science and Engineering Research Board" (SERB), India [ECR/2017/000622]
FX This work was supported in part by "Science and Engineering Research
   Board" (SERB), India, award number ECR/2017/000622.
CR Agrawal R., P 20 INT C VERY LARG
   Angstadt K, 2016, ACM SIGPLAN NOTICES, V51, P593, DOI 10.1145/2954679.2872393
   [Anonymous], GETTING STARTED AP
   [Anonymous], 2018, J SYST ARCHIT
   [Anonymous], IEEE T COMPUT
   [Anonymous], ARXIV160208524V1
   [Anonymous], ACM COMPUT SURV
   [Anonymous], 2016, P 11 IEEE ACM IFIP I, DOI DOI 10.1145/2968456.2976763
   [Anonymous], 2019, P 24 INT C ARCH SUPP
   [Anonymous], 2019, J SYST ARCHIT
   [Anonymous], 2019, IEEE COMPUT ARCHIT L
   [Anonymous], J PARALLEL DISTRIB C
   [Anonymous], 2016, ACM COMPUT SURV, DOI DOI 10.1145/2893356
   [Anonymous], ANML PROGR REF
   [Anonymous], MICRO
   [Anonymous], MICRO
   [Anonymous], 1956, AUTOMATA STUDIES
   [Anonymous], DES MICR D480 AUT PR
   [Anonymous], 2017, 2017 IEEE INT C BIG
   [Anonymous], THESIS
   Bo C, 2018, INT S HIGH PERF COMP, P737, DOI 10.1109/HPCA.2018.00068
   Bo CK, 2016, 2016 IEEE INTERNATIONAL CONFERENCE ON BIG DATA (BIG DATA), P311, DOI 10.1109/BigData.2016.7840617
   Brodie BC, 2006, CONF PROC INT SYMP C, P191, DOI 10.1145/1150019.1136500
   Dlugosch P, 2014, IEEE T PARALL DISTR, V25, P3088, DOI 10.1109/TPDS.2014.8
   Fang YW, 2015, PROCEEDINGS OF THE 48TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO-48), P533, DOI 10.1145/2830772.2830809
   Ke Wang, 2016, P ACM INT C COMP FRO, P135
   Lee VT, 2017, INT PARALL DISTRIB P, P523, DOI 10.1109/IPDPS.2017.12
   Ly T, 2017, IEEE GLOB CONF SIG, P730, DOI 10.1109/GlobalSIP.2017.8309056
   MEALY GH, 1955, AT&T TECH J, V34, P1045, DOI 10.1002/j.1538-7305.1955.tb03788.x
   Mittal S, 2020, NEURAL COMPUT APPL, V32, P1109, DOI 10.1007/s00521-018-3761-1
   Mittal S, 2019, MACH LEARN KNOW EXTR, V1, P75, DOI 10.3390/make1010005
   Mittal S, 2018, J SYST ARCHITECT, V91, P11, DOI 10.1016/j.sysarc.2018.09.004
   Mittal S, 2016, IEEE T PARALL DISTR, V27, P1852, DOI 10.1109/TPDS.2015.2461155
   Mittal Sparsh., 2012, International Journal of High Performance Systems Architecture, V4, P110
   Mytkowicz T, 2014, ACM SIGPLAN NOTICES, V49, P529, DOI 10.1145/2541940.2541988
   Nourian Marziyeh., 2017, Proceedings of the International Conference on Supercomputing, P1, DOI DOI 10.1145/3079079.3079100
   Peng Y, 2011, J CHEM RES, P24, DOI 10.3184/174751911X556710
   Roy Indranil, 2014, 2014 IEEE International Parallel & Distributed Processing Symposium (IPDPS), P415, DOI 10.1109/IPDPS.2014.51
   Roy I, 2016, PROC INT CONF PARAL, P205, DOI 10.1109/ICPP.2016.30
   Roy I, 2016, INT PARALL DISTRIB P, P283, DOI 10.1109/IPDPS.2016.116
   Roy I, 2016, INT PARALL DISTRIB P, P1123, DOI 10.1109/IPDPS.2016.94
   Sadredini E., 2017, Proceedings of the International Conference on Supercomputing, page, P4
   Sadredini E, 2018, KDD'18: PROCEEDINGS OF THE 24TH ACM SIGKDD INTERNATIONAL CONFERENCE ON KNOWLEDGE DISCOVERY & DATA MINING, P665, DOI 10.1145/3219819.3219889
   Salmon John K, 2011, P 2011 INT C HIGH PE, P1, DOI DOI 10.1145/2063384.2063405
   Srikant R., 1996, Advances in Database Technology - EDBT '96. 5th International Conference on Extending Database Technology. Proceedings, P3
   Subramaniyan A, 2017, 50TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), P259, DOI 10.1145/3123939.3123986
   Subramaniyan A, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P600, DOI [10.1145/3079856.3080207, 10.1145/3140659.3080207]
   Tracy II Tommy, 2015, ARCHITECTURES SYSTEM
   Tracy T, 2016, LECT NOTES COMPUT SC, V9697, P200, DOI 10.1007/978-3-319-41321-1_11
   Umesh S, 2019, J SYST ARCHITECT, V97, P349, DOI 10.1016/j.sysarc.2018.11.005
   Wadden J, 2018, I S WORKL CHAR PROC, P13, DOI 10.1109/IISWC.2018.8573482
   Wadden J, 2018, INT S HIGH PERF COMP, P749, DOI 10.1109/HPCA.2018.00069
   Wadden J, 2016, PR IEEE COMP DESIGN, P622, DOI 10.1109/ICCD.2016.7753349
   Wadden P, 2016, CAMBR MEDIEV CELT ST, P1
   Wang K, 2015, INT PARALL DISTRIB P, P689, DOI 10.1109/IPDPS.2015.101
   Wang Q, 2017, IEICE T INF SYST, VE100D, P2470, DOI 10.1587/transinf.2017EDP7051
   Xiao A, 2014, BIOINFORMATICS, V30, P1180, DOI 10.1093/bioinformatics/btt764
   Xie T, 2017, I C FIELD PROG LOGIC
   Zaki MJ, 2005, IEEE T KNOWL DATA EN, V17, P1021, DOI 10.1109/TKDE.2005.125
   Zhou K, 2015, IEEE INT C SEMANT CO, P236, DOI 10.1109/ICOSC.2015.7050812
   Zhou KR, 2015, PROCEEDINGS 2015 IEEE INTERNATIONAL CONFERENCE ON BIG DATA, P355, DOI 10.1109/BigData.2015.7363776
NR 61
TC 8
Z9 8
U1 0
U2 2
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2019
VL 98
BP 135
EP 164
DI 10.1016/j.sysarc.2019.07.006
PG 30
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA IZ6BH
UT WOS:000487166300012
DA 2024-07-18
ER

PT J
AU Luo, J
   Deng, XH
   Zhang, HG
   Qi, HM
AF Luo, Jie
   Deng, Xiaoheng
   Zhang, Honggang
   Qi, Huamei
TI QoE-driven computation offloading for Edge Computing
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Edge computing; Quality of experience (QoE); Offloading design;
   Energy-efficiency; Low-latency
ID INTERNET
AB We investigate a quality of experience (QoE) based computation offloading scheduling problem for Edge Computing, in which data processing and decision making are placed at the edge of the Internet and close to smart mobile devices and end users. Considering that smart device owners value both response time and battery life, it is reasonable to properly address the latency and energy tradeoff. This paper captures a user-centric view to tackle the offloading scheduling problem via jointly allocating communication and computation resources with consideration of the QoE of users. We formulate our design as a mix-integer non-linear programming (MINLP) problem and solve it in an efficient way by RLT-based branch-and-bound method. Numerical results demonstrate that the proposed offloading scheme achieves an improved performance on latency time and energy consumption, when compared to benchmark schemes.
C1 [Luo, Jie; Deng, Xiaoheng; Qi, Huamei] Cent S Univ, Sch Informat Sci & Engn, Changsha 410083, Peoples R China.
   [Zhang, Honggang] Univ Massachusetts, Dept Engn, Boston, MA 02125 USA.
C3 Central South University; University of Massachusetts System; University
   of Massachusetts Boston
RP Deng, XH (corresponding author), Cent S Univ, Sch Informat Sci & Engn, Changsha 410083, Peoples R China.
EM 164611034@csu.edu.cn; dxh@csu.edu.cn; honggang.zhang@umb.edu;
   qhm@csu.edu.cn
FU National Natural Science Foundation of China [61379058, 61772553]; NSF
   [CNS-1562264]
FX This work was supported by National Natural Science Foundation of China
   (no. 61379058, 61772553), and the NSF grant CNS-1562264.
CR Abarghouyi H., 2018, IEEE T VEHICUL TECHN, P1
   Chen X, 2016, IEEE ACM T NETWORK, V24, P2827, DOI 10.1109/TNET.2015.2487344
   [邓晓衡 Deng Xiaoheng], 2018, [计算机研究与发展, Journal of Computer Research and Development], V55, P449
   Filho R.I.T.D.C., 2018, IEEE INFOCOM
   Lopez PG, 2015, ACM SIGCOMM COMP COM, V45, P37, DOI 10.1145/2831347.2831354
   Guan PY, 2018, IEEE T VEH TECHNOL, V67, P9052, DOI 10.1109/TVT.2018.2850917
   Hong S.H., 2016, Int. J. Environ. Res. Public Health, V13, P1, DOI DOI 10.1109/SAHCN.2016.7733009
   Li D, 2018, SCI PROGRAMMING-NETH, V2018, DOI 10.1155/2018/4350183
   Liu JQ, 2019, IEEE INTERNET THINGS, V6, P4491, DOI 10.1109/JIOT.2018.2883452
   Liu JQ, 2018, SENSORS-BASEL, V18, DOI 10.3390/s18103316
   Liu YX, 2019, INFORM SCIENCES, V480, P90, DOI 10.1016/j.ins.2018.12.028
   Mach P, 2017, IEEE COMMUN SURV TUT, V19, P1628, DOI 10.1109/COMST.2017.2682318
   Miettinen A. P., 2010, P 2 USENIX C HOT TOP, V10, P4
   Networking, 2014, CISC VIS NETW IND GL
   Shi WS, 2016, IEEE INTERNET THINGS, V3, P637, DOI 10.1109/JIOT.2016.2579198
   Tan J, 2019, EURASIP J WIREL COMM, DOI 10.1186/s13638-018-1313-0
   Tao XY, 2017, IEEE WIREL COMMUN LE, V6, P774, DOI 10.1109/LWC.2017.2740927
   Teng HJ, 2019, FUTURE GENER COMP SY, V94, P351, DOI 10.1016/j.future.2018.11.039
   Wan SH, 2019, FUTURE GENER COMP SY, V91, P382, DOI 10.1016/j.future.2018.08.007
   Wan SH, 2016, IEEE SENS J, V16, P7433, DOI 10.1109/JSEN.2016.2581491
   Zhang CY, 2017, IEEE J SEL AREA COMM, V35, P136, DOI 10.1109/JSAC.2016.2633040
   Zhao PT, 2017, IEEE ACCESS, V5, P11255, DOI 10.1109/ACCESS.2017.2710056
NR 22
TC 45
Z9 47
U1 2
U2 33
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD AUG
PY 2019
VL 97
BP 34
EP 39
DI 10.1016/j.sysarc.2019.01.019
PG 6
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA IL0BR
UT WOS:000476961500005
DA 2024-07-18
ER

PT J
AU Wisniewski, R
   Karatkevich, A
   Stefanowicz, L
   Wojnakowski, M
AF Wisniewski, R.
   Karatkevich, A.
   Stefanowicz, L.
   Wojnakowski, M.
TI Decomposition of distributed edge systems based on the Petri nets and
   linear algebra technique
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Petri net; Decomposition; Edge computing; Distributed system
ID NEUTROSOPHIC SETS; OPTIMIZATION; FRAMEWORK; DESIGN; VERIFICATION;
   ROBUSTNESS; INTERNET; STRATEGY; NETWORK; THINGS
AB Edge computing, the architecture of cloud computing systems in which operations and computation tasks are shifted from the centralized cloud-based system to the devices being close to end users, has been gaining increasing popularity in recent years. Prototyping of such systems involves several tasks, including decomposition (splitting) of the system into distributed components. This paper proposes a novel decomposition algorithm oriented to the distributed edge systems specified by Petri nets. Formal proof of the correctness of the proposed algorithm is presented, together with corresponding theoretical results. The idea is illustrated by a real-life example of the distributed edge system. The experimental verification and comparison with the traditional decomposition technique gives proof of the efficiency of the proposed technique.
C1 [Wisniewski, R.; Stefanowicz, L.; Wojnakowski, M.] Univ Zielona Gora, Licealna 9, PL-65407 Zielona Gora, Poland.
   [Karatkevich, A.] AGH Univ Sci & Technol, Al Mickiewicza 30, PL-30059 Krakow, Poland.
C3 University of Zielona Gora; AGH University of Krakow
RP Wisniewski, R (corresponding author), Univ Zielona Gora, Licealna 9, PL-65407 Zielona Gora, Poland.
EM r.wisniewski@iee.uz.zgora.pl
RI Wojnakowski, Marcin/AAB-4429-2019; Karatkevich, Andrei/B-1403-2015;
   Wiśniewski, Remigiusz/J-2406-2013; Stefanowicz, Lukasz/A-1489-2015
OI Wojnakowski, Marcin/0000-0002-9830-9262; Karatkevich,
   Andrei/0000-0002-5011-8248; Wiśniewski, Remigiusz/0000-0001-6829-2263;
   Stefanowicz, Lukasz/0000-0001-6959-4861
CR Abdel-Basset M., 2018, MULTIMED TOOLS APPL, P1
   Abdel-Basset M., 2018, J AMBIENT INTELL HUM, P1
   Abdel-Basset M, 2019, NEURAL COMPUT APPL, V31, P1595, DOI 10.1007/s00521-018-3404-6
   Abdel-Basset M, 2018, PERS UBIQUIT COMPUT, V22, P1117, DOI 10.1007/s00779-018-1132-7
   Abdel-Basset M, 2019, CONCURR COMP-PRACT E, V31, DOI 10.1002/cpe.4515
   Abdel-Basset M, 2018, FUTURE GENER COMP SY, V89, P19, DOI 10.1016/j.future.2018.06.024
   Abdel-Basset M, 2018, DES AUTOM EMBED SYST, V22, P257, DOI 10.1007/s10617-018-9203-6
   Abdel-Basset M, 2018, FUTURE GENER COMP SY, V86, P614, DOI 10.1016/j.future.2018.04.051
   Abdel-Basset M, 2018, FUTURE GENER COMP SY, V85, P129, DOI 10.1016/j.future.2018.03.020
   Al-Fuqaha A, 2015, IEEE COMMUN SURV TUT, V17, P2347, DOI 10.1109/COMST.2015.2444095
   Alcaraz-Mejia M., 2007, Proceedings of the 3rd Annual IEEE Conference on Automation Science and Engineering, P128
   [Anonymous], PROTOTYPING CONCURRE
   [Anonymous], 2015, CORR
   [Anonymous], INTECH
   [Anonymous], BEGINNING MODEL CHEC
   [Anonymous], 2014, Mobile-Edge computing introductory technical white paper
   [Anonymous], DYNAMIC ANAL PETRI N
   [Anonymous], 1982, APPL THEORY PETRI NE, DOI [10.1007/978-3-642-68353-4_47, DOI 10.1007/978-3-642-68353-4_47]
   [Anonymous], 2012, PETRI NETS INTRO
   [Anonymous], P INT S CIRC SYST IS
   [Anonymous], IEEE T SYST MAN CY S
   [Anonymous], 2009, SYSTEM MODELING CONT
   [Anonymous], PETRI NETS MODELING
   [Anonymous], 2012, LNCCS
   [Anonymous], ADV PETRI NETS
   [Anonymous], 2015, Fog computing and mobile edge cloud gain momentum open fog consortium etsi mec and cloudlets
   Balan Rajesh., 2002, EW10, P87
   Basile F, 2015, AUTOMATICA, V52, P322, DOI 10.1016/j.automatica.2014.12.004
   Best Eike., 2013, Petri Net Algebra
   Bonomi Flavio, 2012, P 1 MCC WORKSH MOB C, P13, DOI 10.1145/2342509.2342513
   Cavada R, 2014, LECT NOTES COMPUT SC, V8559, P334, DOI 10.1007/978-3-319-08867-9_22
   Chang WT, 1998, J SYST ARCHITECT, V44, P955, DOI 10.1016/S1383-7621(97)00049-0
   Clarke EM, 1999, MODEL CHECKING, P1
   Cortés LA, 2003, J SYST ARCHITECT, V49, P571, DOI 10.1016/S1383-7621(03)00096-1
   Costa A, 2009, IEEE INTL CONF IND I, P204, DOI 10.1109/INDIN.2009.5195804
   García ML, 2019, ANIMAL, V13, P784, DOI 10.1017/S1751731118002203
   Genc S, 2003, LECT NOTES COMPUT SC, V2679, P316
   Girault C., 2013, Petri nets for systems engineering: a guide to modeling, verification, and applications
   Gomes L, 2007, IEEE INTL CONF IND I, P509, DOI 10.1109/INDIN.2007.4384809
   Grobelna I, 2018, J SYST ARCHITECT, V89, P1, DOI 10.1016/j.sysarc.2018.06.005
   He DW, 2000, INT J PROD RES, V38, P1437, DOI 10.1080/002075400188942
   He L, 2018, IEEE ACCESS, V6, P41337, DOI 10.1109/ACCESS.2018.2857703
   Hong K, 2013, PROCEEDINGS OF THE 2013 IEEE SYMPOSIUM ON COMPUTATIONAL INTELLIGENCE FOR CREATIVITY AND AFFECTIVE COMPUTING (CICAC), P1, DOI 10.1109/CICAC.2013.6595214
   Hsieh FS, 2007, IEEE T SYST MAN CY A, V37, P792, DOI 10.1109/TSMCA.2007.902651
   Hsiung PA, 2016, J SYST ARCHITECT, V62, P39, DOI 10.1016/j.sysarc.2016.01.003
   Jararweh Y, 2016, 2016 IEEE INTERNATIONAL CONFERENCE ON CLOUD ENGINEERING WORKSHOP (IC2EW), P88, DOI 10.1109/IC2EW.2016.45
   Jararweh Y, 2016, FUTURE GENER COMP SY, V58, P56, DOI 10.1016/j.future.2015.10.015
   JENSEN K, 1991, HIGH LEVEL PETRI NET
   Lee EA, 2008, ISORC 2008: 11TH IEEE SYMPOSIUM ON OBJECT/COMPONENT/SERVICE-ORIENTED REAL-TIME DISTRIBUTED COMPUTING - PROCEEDINGS, P363, DOI 10.1109/ISORC.2008.25
   Lee Jay, 2015, Manufacturing Letters, V3, P18, DOI 10.1016/j.mfglet.2014.12.001
   Li ZW, 2008, IEEE T SYST MAN CY C, V38, P173, DOI 10.1109/TSMCC.2007.913920
   Liu GY, 2013, INFORM SCIENCES, V235, P259, DOI 10.1016/j.ins.2013.01.003
   Lopes L, 2016, J SYST ARCHITECT, V63, P16, DOI 10.1016/j.sysarc.2016.01.004
   Mach P, 2017, IEEE COMMUN SURV TUT, V19, P1628, DOI 10.1109/COMST.2017.2682318
   MALHOTRA M, 1995, IEEE T RELIAB, V44, P428, DOI 10.1109/24.406578
   Micheli D.D., 1994, SYNTHESIS OPTIMIZATI
   MURATA T, 1989, P IEEE, V77, P541, DOI 10.1109/5.24143
   Ni LN, 2016, 2016 INTERNATIONAL CONFERENCE ON IDENTIFICATION, INFORMATION AND KNOWLEDGE IN THE INTERNET OF THINGS (IIKI), P39, DOI 10.1109/IIKI.2016.87
   Nuño-Sánchez SA, 2016, IEEE T AUTOMAT CONTR, V61, P198, DOI 10.1109/TAC.2015.2426275
   Pang HH, 2004, PROC INT CONF DATA, P560, DOI 10.1109/ICDE.2004.1320027
   Ramírez-Treviño A, 2007, IEEE T AUTOM SCI ENG, V4, P31, DOI 10.1109/TASE.2006.872120
   Ran N, 2018, IEEE T AUTOMAT CONTR, V63, P1192, DOI 10.1109/TAC.2017.2742659
   Remigiusz W., 2017, IEEE T CONTR SYST T, P1
   Sahu PK, 2013, J SYST ARCHITECT, V59, P60, DOI 10.1016/j.sysarc.2012.10.004
   Sardellitti S, 2015, IEEE T SIGNAL INF PR, V1, P89, DOI 10.1109/TSIPN.2015.2448520
   Satyanarayanan M, 2009, IEEE PERVAS COMPUT, V8, P14, DOI 10.1109/MPRV.2009.82
   Shi WS, 2016, IEEE INTERNET THINGS, V3, P637, DOI 10.1109/JIOT.2016.2579198
   Silva M., 1998, Lectures on Petri Nets I: Basic Models. Advances in Petri Nets, P309
   Sun X, 2016, IEEE COMMUN MAG, V54, P22, DOI 10.1109/MCOM.2016.1600492CM
   Szpyrka M, 2006, FUND INFORM, V74, P375
   Szpyrka M, 2007, REAL-TIME SYST, V35, P91, DOI 10.1007/s11241-006-9003-0
   Szpyrka M, 2016, ARCH CONTROL SCI, V26, P339, DOI 10.1515/acsc-2016-0019
   Tang E, 2015, ASIAN AMER HIST CULT, P28
   Tapia-Flores T, 2018, IEEE T AUTOM SCI ENG, V15, P992, DOI 10.1109/TASE.2017.2682060
   van der Aalst WMP, 2011, FORM ASP COMPUT, V23, P333, DOI 10.1007/s00165-010-0161-4
   Wan SH, 2018, IEEE ACCESS, V6, P36825, DOI 10.1109/ACCESS.2018.2851382
   Wan SH, 2016, IEEE SENS J, V16, P7433, DOI 10.1109/JSEN.2016.2581491
   Wang B, 2018, IEEE ACCESS, V6, P40400, DOI 10.1109/ACCESS.2018.2859346
   Wang YD, 2012, J SYST ARCHITECT, V58, P398, DOI 10.1016/j.sysarc.2012.06.004
   Wegrzyn M, 2014, C HUM SYST INTERACT, P249, DOI 10.1109/HSI.2014.6860484
   Wisniewski R, 2018, IEEE ACCESS, V6, P32376, DOI 10.1109/ACCESS.2018.2836858
   Wisniewski R, 2014, LECT NOTES ELECTR EN, V308, P371, DOI 10.1007/978-3-642-54900-7_52
   Xing JR, 2018, J SYST ARCHITECT, V83, P1, DOI 10.1016/j.sysarc.2017.11.002
   Yang J, 2018, J SYST ARCHITECT, V87, P36, DOI 10.1016/j.sysarc.2018.05.001
   Ye JH, 2018, IEEE T SYST MAN CY-S, V48, P1360, DOI 10.1109/TSMC.2017.2703950
   Yi SH, 2015, 2015 THIRD IEEE WORKSHOP ON HOT TOPICS IN WEB SYSTEMS AND TECHNOLOGIES (HOTWEB), P73, DOI 10.1109/HotWeb.2015.22
   Zaitsev D. A., 2004, Cybernetics and Systems Analysis, V40, P739, DOI 10.1007/s10559-005-0012-0
   Zhang XJ, 2015, IET SOFTW, V9, P83, DOI 10.1049/iet-sen.2014.0002
NR 88
TC 12
Z9 14
U1 1
U2 12
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD JUN
PY 2019
VL 96
BP 20
EP 31
DI 10.1016/j.sysarc.2019.01.015
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA IH2JM
UT WOS:000474321100002
DA 2024-07-18
ER

PT J
AU Akdur, D
   Garousi, V
   Demirörs, O
AF Akdur, Deniz
   Garousi, Vahid
   Demirors, Onur
TI A survey on modeling and model-driven engineering practices in the
   embedded software industry
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Embedded systems; Embedded software; Modeling; Model-based; Model-driven
   engineering (MDE); Practitioner survey
ID UML; DESIGN; ARCHITECTURE; SYSTEMS; STATE
AB Software-intensive embedded systems have become an essential aspect of our lives. To cope with its growing complexity, modeling and model-driven engineering (MDE) are widely used for analysis, design, implementation, and testing of these systems. Since a large variety of software modeling practices is used in the domain of embedded software, it is important to understand and characterize the-state-of-the-practices and also the benefits, challenges and consequences of using software modeling approaches in this domain. The goal of this study is to investigate those practices in the embedded software engineering projects by identifying to what degree, why and how software modeling and MDE are used. To achieve this objective, we designed and conducted an online survey. Opinions of 627 practicing embedded software engineers from 27 different countries are included in the survey. The survey results reveal important and interesting findings about the state of software modeling and MDE practices in the worldwide embedded software industry. Among the results: (1) Different modeling approaches (from informal sketches to formalized models) are widely used in the embedded software industry with different needs and all of the usages could be effective depending on the various modeling characteristics; (2) The majority of participants use UML; and the second most frequently selected response is "Sketch/No formal modeling language", which shows the wide-spread informal usage of modeling; (3) In model-driven approaches, it is not so important to have a graphical syntax to represent the model (as in UML) and depending on the type of target embedded industrial sector, modeling stakeholders prefer models, which can be represented in a format that is readable by a machine (as in DSL); (4) Sequence diagrams and state-machines are the two most popular diagram types; (5) Top motivations for adopting MDE are: cost savings, achieving shorter development time, reusability and quality improvement. The survey results will shed light on the state of software modeling and MDE practices and provide practical benefits to embedded software professionals (e.g., practitioners, researchers and also educators).
C1 [Akdur, Deniz] ASELSAN Inc, Ankara, Turkey.
   [Garousi, Vahid] Wageningen Univ, Informat Technol Grp, Wageningen, Netherlands.
   [Demirors, Onur] Univ New South Wales, Sch Comp Sci & Engn, Sydney, NSW, Australia.
   [Demirors, Onur] Izmir Inst Technol, Dept Comp Engn, Izmir, Turkey.
C3 Aselsan; Wageningen University & Research; University of New South Wales
   Sydney; Izmir Institute of Technology
RP Demirörs, O (corresponding author), Izmir Inst Technol, Dept Comp Engn, Izmir, Turkey.
EM denizakdur@aselsan.com.tr; vahid.garousi@wur.nl;
   onurdemirors@iyte.edu.tr
RI Akdur, Deniz/O-9886-2019; Akdur, Deniz/O-9357-2019
OI Akdur, Deniz/0000-0001-8966-2649; Demirors, Onur/0000-0001-6601-3937;
   Garousi, Vahid/0000-0001-6590-7576
CR Akayama S., 2013, P WORKSH EMB CYB PHY
   Akdur D., 2017, INT J ENG SCI APPL, V1, P91
   Akdur D., 2015, MDE EMBEDDED SW IND, DOI [10.6084/m9.figshare.4262972, DOI 10.6084/M9.FIGSHARE.4262972]
   Akdur D, 2018, THESIS
   Akdur D., 2017, P 43 EUR C SOFTW ENG
   Akdur D., 2015, P INT C MOD DRIV ENG
   Akdur D., 2017, P 6 MED C EMB COMP M
   Akdur D., 2018, P 44 EUR C SOFTW ENG
   Akdur D., 2015, IITR201555, DOI [10.6084/m9.figshare.4262990, DOI 10.6084/M9.FIGSHARE.4262990]
   [Anonymous], 2012, CASE STUDY RES SOFTW, DOI DOI 10.1002/9781118181034
   [Anonymous], 2007, GUIDE ADV EMPIRICAL
   [Anonymous], 2006, P 28 INT C SOFTW ENG
   [Anonymous], 2014, MDD MATURITY MODELS
   [Anonymous], 2009, P ECMDA
   Basili V.R., 1994, Encyclopedia of Software Engineering, P528532
   Brambilla M., 2012, MODEL DRIVEN SOFTWAR
   Broy M., 2011, EMERGING TECHNOLOGIE, P343
   Dikici A, 2018, INFORM SOFTWARE TECH, V93, P112, DOI 10.1016/j.infsof.2017.09.001
   Dobing B, 2006, COMMUN ACM, V49, P109, DOI 10.1145/1125944.1125949
   Dori D, 2002, COMMUN ACM, V45, P82, DOI 10.1145/581571.581599
   Douglass BrucePowell., 2004, REAL TIME UML ADV UM
   Dzidek WJ, 2008, IEEE T SOFTWARE ENG, V34, P407, DOI 10.1109/TSE.2008.15
   Ebert C, 2009, COMPUTER, V42, P42, DOI 10.1109/MC.2009.118
   Espinoza H, 2009, LECT NOTES COMPUT SC, V5562, P98, DOI 10.1007/978-3-642-02674-4_8
   Fitsilis P, 2014, IET SOFTW, V8, P143, DOI 10.1049/iet-sen.2013.0031
   Flint S., 2004, P 6 AUSTRALASIAN C C, V30, P69
   Forward A., 2008, Proc. 2008 Int. Work. onModels Softw. Eng, P27, DOI DOI 10.1145/1370731.1370738
   France R., 2007, P FUT SOFTW ENG
   Frankel David., 2002, Model Driven Architecture: Applying MDA to Enterprise Computing
   Garousi V, 2015, J SYST SOFTWARE, V108, P148, DOI 10.1016/j.jss.2015.06.036
   Garvin D.A., 1988, MANAGING QUALITY STR
   Gerard S., 2010, MODEL DRIVEN ENG DIS
   Gokhale A., 2004, MODEL DRIVEN MIDDLEW
   Gorschek T, 2014, J SYST SOFTWARE, V95, P176, DOI 10.1016/j.jss.2014.03.082
   Grossman M, 2005, INFORM SOFTWARE TECH, V47, P383, DOI 10.1016/j.infsof.2004.09.005
   Groves R.M., 2009, Survey Methodology, V2nd
   Guttman M., 2007, Real-Life MDA: Solving Business Problems with Model Driven Architecture
   Heldal R., 2016, P ACM IEEE 19 INT C
   Ho-Quang T., 2017, P 39 IEEE ACM INT C
   Hutchinson J, 2014, SCI COMPUT PROGRAM, V89, P144, DOI 10.1016/j.scico.2013.03.017
   Hutchinson J, 2011, 2011 33RD INTERNATIONAL CONFERENCE ON SOFTWARE ENGINEERING (ICSE), P471, DOI 10.1145/1985793.1985858
   Józwiak L, 2008, J SYST ARCHITECT, V54, P349, DOI 10.1016/j.sysarc.2007.09.001
   Józwiak L, 2017, MICROPROCESS MICROSY, V50, P202, DOI 10.1016/j.micpro.2017.03.008
   Karagoz NA, 2010, CONCEPTUAL MODELING
   Karsai G, 2008, SCI COMPUT PROGRAM, V73, P26, DOI 10.1016/j.scico.2008.05.006
   Kleppe A.G., 2003, MDA Explained; The Model Driven Architecture: Practice and Promise
   Kobryn C, 2002, COMMUN ACM, V45, P107
   Kramer J, 2007, COMMUN ACM, V50, P37
   Lange CFJ, 2006, IEEE SOFTWARE, V23, P40, DOI 10.1109/MS.2006.50
   Liebel G, 2018, SOFTW SYST MODEL, V17, P91, DOI 10.1007/s10270-016-0523-3
   Liebel G, 2014, LECT NOTES COMPUT SC, V8767, P166, DOI 10.1007/978-3-319-11653-2_11
   Liggesmeyer P, 2009, IEEE SOFTWARE, V26, P19, DOI 10.1109/MS.2009.80
   Linaker J., 2015, Guidelines for Conducting Surveys in Software Engineering
   Linehan E, 2012, J SYST ARCHITECT, V58, P195, DOI 10.1016/j.sysarc.2011.02.001
   Lunsford T.K., 1995, J PROSTHET ORTHOT, V7, P105
   Malavolta I, 2013, IEEE T SOFTWARE ENG, V39, P869, DOI 10.1109/TSE.2012.74
   Nicolescu G., 2009, Model-Based Design for Embedded Systems
   Nugroho A, 2008, ESEM'08: PROCEEDINGS OF THE 2008 ACM-IEEE INTERNATIONAL SYMPOSIUM ON EMPIRICAL SOFTWARE ENGINEERING AND MEASUREMENT, P90
   Peneva Juliana, 2006, CC-AI, The Journal for the Integrated Study of Artificial Intelligence, Cognitive Science and Applied Epistemology, V23, P83
   Petre M, 2013, PROCEEDINGS OF THE 35TH INTERNATIONAL CONFERENCE ON SOFTWARE ENGINEERING (ICSE 2013), P722, DOI 10.1109/ICSE.2013.6606618
   Punter T, 2003, 2003 INTERNATIONAL SYMPOSIUM ON EMPIRICAL SOFTWARE ENGINEERING, PROCEEDINGS, P80, DOI 10.1109/ISESE.2003.1237967
   Rushby J., 2011, P EMB SOFTW EMSOFT
   Schauffele J, 2016, AUTOMOTIVE SOFTWARE
   Selic B., 2013, Modeling and analysis of real-time and embedded systems with UML and MARTE: Developing cyber-physical systems
   Sommerville I., 2010, SOFTWARE ENG
   Taylor Richard N., 2009, Software architecture: foundations, theory, and practice
   Thomas D, 2004, IEEE SOFTWARE, V21, P15, DOI 10.1109/MS.2004.1293067
   Torchiano M, 2013, J SYST SOFTWARE, V86, P2110, DOI 10.1016/j.jss.2013.03.084
   Torchiano M, 2011, INT SYMP EMP SOFTWAR, P372, DOI 10.1109/ESEM.2011.51
   Vega-Rodríguez MA, 2013, J SYST ARCHITECT, V59, P1113, DOI 10.1016/j.sysarc.2013.11.004
   Wallace L, 2004, INFORM MANAGE-AMSTER, V42, P115, DOI 10.1016/j.im.2003.12.007
   Walls C, 2012, EMBEDDED SOFTWARE
   Weigert T., 2006, P IEEE INT C SENS NE
   Whittle J, 2017, SOFTW SYST MODEL, V16, P313, DOI 10.1007/s10270-015-0487-8
   Agner LTW, 2013, J SYST SOFTWARE, V86, P997, DOI 10.1016/j.jss.2012.11.023
   Wohlin C., 2012, Experimentation in Software Engineering
   Yin Y., 2012, ADV SCI LETT, V5, P844
NR 77
TC 57
Z9 58
U1 0
U2 11
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD NOV
PY 2018
VL 91
BP 62
EP 82
DI 10.1016/j.sysarc.2018.09.007
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA HD5RK
UT WOS:000452587400005
OA Green Published, Green Accepted
DA 2024-07-18
ER

PT J
AU Shen, S
   Ling, M
   Zhang, YT
   Shi, LX
AF Shen, Shan
   Ling, Ming
   Zhang, Yongtao
   Shi, Longxing
TI Detecting the phase behavior on cache performance using the reuse
   distance vectors
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Phase behavior; Reuse distance; Cache performance; Simulation points
AB Previous studies proposed several code signatures, with large vector dimensions and time-consuming profiling processes, to detect phase transitions of the overall processor performance. However, there still lacks an effective and efficient method to detect and leverage the phase characteristics of memory access. In this paper, we propose the reuse distance vector (RDV), a new metric that tightly coupled with the cache performance, to summarize the phase behavior in the memory hierarchy. Different from the commonly seen huge dimensionality of other code signatures, RDVs are measured at very low dimensions. Meanwhile, the profiling overhead can be further reduced by our sampling technique. Based on RDVs, we can pick simulation points from the whole program via a clustering method to act as the representative subset to reduce the time consumption of cycle accurate simulations.
   Using the simulation points found by RDVs, the average relative error of cache miss rate estimation is as low as 1.08%, which outperforms the accuracies of BBVs and EIPVs by 79% and 22% (all compared methods use the same number of simulation points that takes merely 0.4% of the whole program). Meanwhile, the average errors of MLP and the cache miss service time are only 0.9% and 1.8%, respectively.
C1 [Shen, Shan; Ling, Ming; Zhang, Yongtao; Shi, Longxing] Southeast Univ, Natl ASIC Syst Engn Technol Res Ctr, Nanjing 210096, Jiangsu, Peoples R China.
C3 Southeast University - China
RP Ling, M (corresponding author), Southeast Univ, Natl ASIC Syst Engn Technol Res Ctr, Nanjing 210096, Jiangsu, Peoples R China.
EM shanshen@seu.edu.cn; trio@seu.edu.cn; ytz@seu.edu.cn; lxshi@seu.edu.cn
RI Ling, Ming/AAN-9023-2021; Shen, Shan/JRZ-1856-2023
FU Chinese National Mega Project of Science Research [2014ZX01030101]
FX This work was supported under the Chinese National Mega Project of
   Science Research under grant no. 2014ZX01030101.
CR Annavaram M., 2004, 37 INT S MICR MICRO
   [Anonymous], 2006, SPECCPU2006
   [Anonymous], 2007, P 2007 SPEC BENCHM W
   [Anonymous], 2000, ICML
   Balasubramonian Rajeev, 2000, P 33 ANN ACM IEEE IN
   Binkert Nathan, 2011, Computer Architecture News, V39, P1, DOI 10.1145/2024716.2024718
   Davies Bob, 2004, IRTR20041IPART INT C
   Dhodapkar Ashutosh S, 2003, P 36 ANN IEEE ACM IN
   Ding C., 2003, ACM SIGPLAN NOTICES, V38
   Duong N., 2012, 45 ANN IEEE ACM INT
   Eklov D., 2010, IEEE INT S PERF AN S
   Hartigan J. A., 1979, Applied Statistics, V28, P100, DOI 10.2307/2346830
   Hu X, 2016, USENIX ANN TECHN C M
   Ipek Engin, 2006, 20 INT PAR DISTR PRO
   Ji K., 2017, AUT TEST EUR C EXH D
   Ji KC, 2017, MICROPROCESS MICROSY, V55, P55, DOI 10.1016/j.micpro.2017.10.001
   Jiang XW, 2011, INT S HIGH PERF COMP, P527, DOI 10.1109/HPCA.2011.5749757
   Joshi A, 2006, IEEE T COMPUT, V55, P769, DOI 10.1109/TC.2006.85
   Lafage T, 2001, SPRINGER INT SER ENG, V610, P145
   LAU J, 2005, IEEE INT S PERF AN S
   LAU J, 2005, 11 INT S HIGH PERF C
   Liao Xiaofei, 2014, INT J PARALLEL PROG, P1
   Maeda R. K. V., 2017, IEEE INT S HIGH PERF
   Pan X., 2015, IEEE INT S PERF AN S
   PERELMAN E, 2006, 20 INT PAR DISTR PRO
   Prakash T.K., 2008, ISAST Transactions on Computers and Software Engineering, V2, P36
   Sembrant A., 2011, IEEE INT S WORKL CHA
   Sen Rathijit, 2013, ACM SIGMETRICS PERFO, V41
   Shen XP, 2004, ACM SIGPLAN NOTICES, V39, P165, DOI 10.1145/1037187.1024414
   Sherwood T, 2002, ACM SIGPLAN NOTICES, V37, P45, DOI 10.1145/605432.605403
   Sherwood T., 2001, P 2001 INT C PAR ARC
   Sherwood T., 2003, ACM SIGARCH COMPUT A, V31
   Srinivasan S, 2015, 2015 33RD IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), P327, DOI 10.1109/ICCD.2015.7357121
   Sun XH, 2014, COMPUTER, V47, P74, DOI 10.1109/MC.2013.227
   Wang Q., 2017 IEEE PAC RIM C
NR 35
TC 4
Z9 4
U1 0
U2 9
PU ELSEVIER SCIENCE BV
PI AMSTERDAM
PA PO BOX 211, 1000 AE AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD OCT
PY 2018
VL 90
SI SI
BP 85
EP 93
DI 10.1016/j.sysarc.2018.09.001
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA GZ2VC
UT WOS:000449245500008
DA 2024-07-18
ER

PT J
AU Ekin, CÇ
   Çagiltay, K
   Karasu, N
AF Ekin, Cansu Cigdem
   Cagiltay, Kursat
   Karasu, Necdet
TI Usability study of a smart toy on students with intellectual
   disabilities
SO JOURNAL OF SYSTEMS ARCHITECTURE
LA English
DT Article
DE Smart toys; Play; Intellectual disability; Smart toy-based learning;
   Usability of smart toys
ID LEARNING-DISABILITIES; PEOPLE; ICT; TECHNOLOGIES; CHILDREN
AB This paper introduces a smart toy (SmartAnimals) which provides a mixed reality environment for children with intellectual disabilities. SmartAnimals includes a virtual space including computer based animations, sounds and characters, and a real space including plastic toys, and a receiver panel. SmartAnimals with a flexible context leads children to learn daily life concepts easily. To test usability of SmartAnimals, an empirical study was carried out with 6 children having intellectual disability (ID) and four special education teachers. The findings indicated that smart toys could be beneficial for children with ID especially who have limited concentration. It enables children with easy and fast learning. Smart toys also affect children's performance in a positive way while learning cognitive concepts.
C1 [Ekin, Cansu Cigdem] Atilim Univ, Comp Engn, Kizilcasar Mah, TR-06830 Ankara, Incek, Turkey.
   [Cagiltay, Kursat] Middle East Tech Univ, Comp Educ & Instruct Technol, Univ Mah, TR-06800 Ankara, Cankaya, Turkey.
   [Karasu, Necdet] Gazi Univ, Dept Educ Intellectual Disabil, Besevler Mah, TR-06500 Ankara, Cankaya, Turkey.
C3 Atilim University; Middle East Technical University; Presidency Turkey;
   Zorlu Holding; Gazi University; Presidency Turkey
RP Ekin, CÇ (corresponding author), Atilim Univ, Comp Engn, Kizilcasar Mah, TR-06830 Ankara, Incek, Turkey.
EM cansu@atilim.edu.tr
RI Karasu, Necdet/AAL-3050-2020; Ekin, cansu çiğdem/AFE-7836-2022;
   Cagiltay, Kursat/D-1548-2010
OI Karasu, Necdet/0000-0001-7507-4109; Ekin, cansu
   çiğdem/0000-0003-4838-9708; Cagiltay, Kursat/0000-0003-1973-7056
FU Scientific and Technological Research Council of Turkey (TUBITAK) [SOBAG
   111K394]
FX The authors would like to thank the The Scientific and Technological
   Research Council of Turkey (TUBITAK), for financially supporting project
   SOBAG 111K394.
CR Adam T, 2008, LEARNING TO LIVE IN THE KNOWLEDGE SOCIETY, P63
   Ayres KM, 2013, PSYCHOL SCHOOLS, V50, P259, DOI 10.1002/pits.21673
   Brodin J, 2010, IMPROV SCH, V13, P99, DOI 10.1177/1365480209353483
   Cagiltay K., 2011, Insan Bilgisayar Etkilesimi ve Kullanilabilirlik Muhendisligi: Teoriden Pratige
   Carey AC, 2005, MENT RETARD, V43, P322
   Chang YJ, 2013, RES DEV DISABIL, V34, P3049, DOI 10.1016/j.ridd.2013.06.026
   Cunha R. D. D., 2018, VIRTUAL REALITY ASSI
   Dogan S., 2015, THESIS
   Fraenkel J.R., 2005, DESIGN EVALUATE RES
   Frei P., 2000, CHI 2000 Conference Proceedings. Conference on Human Factors in Computing Systems. CHI 2000. The Future is Here, P129, DOI 10.1145/332040.332416
   Friedmen M.G., 2007, Technology and Disability, V19, P205, DOI [DOI 10.3233/TAD-2007-19406, 10.3233/tad-2007-19406]
   Harrysson B., 2004, British Journal of Special Education, V31, P138, DOI [10.1111/j.0952-3383.2004.00344.x, DOI 10.1111/J.0952-]
   Hinske S., 2009, THESIS
   Hsieh HC, 2008, RES DEV DISABIL, V29, P459, DOI 10.1016/j.ridd.2007.08.004
   Kara N, 2014, INTERACT LEARN ENVIR, V22, P551, DOI 10.1080/10494820.2012.682587
   Mechling LC, 2007, EDUC TRAIN DEV DISAB, V42, P252
   Parsons S, 2006, BRIT J EDUC TECHNOL, V37, P31, DOI 10.1111/j.1467-8535.2005.00516.x
   Pennington R., 2010, Assistive Technology Outcomes and Benefits Focused Issue: Assistive Technology and Writing, V7, P24
   Rocha T., 2000, P 2 INT C SOFTW DEV, P25
   Rose FD, 2002, DISABIL REHABIL, V24, P627, DOI 10.1080/09638280110111405
   Sharma D., 2016, PSYCHOL ISSUES INTER, V6
   Shelton K. E., 2016, THESIS
   Sugasawara H, 2007, BEHAV INTERVENT, V22, P263, DOI 10.1002/bin.248
   United Nations Educational Scientific and Cultural Organization (UNESCO), 2018, INT TECHN GUID SEX E
   Vaucelle C., 2002, CHI 02 EXTENDED ABST, P776
   Wehmeyer M. L., 2004, Journal of Special Education Technology, V19, P7
   Williams P, 2006, ASLIB PROC, V58, P330, DOI 10.1108/00012530610687704
   Yeni S., 2015, THESIS
NR 28
TC 5
Z9 5
U1 2
U2 37
PU ELSEVIER
PI AMSTERDAM
PA RADARWEG 29, 1043 NX AMSTERDAM, NETHERLANDS
SN 1383-7621
EI 1873-6165
J9 J SYST ARCHITECT
JI J. Syst. Architect.
PD SEP
PY 2018
VL 89
BP 95
EP 102
DI 10.1016/j.sysarc.2018.08.001
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Social Science Citation Index (SSCI)
SC Computer Science
GA GU5EI
UT WOS:000445308400010
DA 2024-07-18
ER

EF