csi-xmsim - CSI: Command line:
xmsim
    -f /home/xmen/Microeletronica/TCC/i2c/trunk/sim/i2c_verilog/run/xcelium.d/run.lnx8664.22.09.d/computer226_19048/xmsim.args
        +incdir+../../../bench/verilog
        +incdir+../../../rtl/verilog
        -INPUT shm.tcl
        -MESSAGES
        +EMGRLOG xrun.log
        -XLSTIME 1685976414
        -XLKEEP
        -XLMODE ./xcelium.d/run.lnx8664.22.09.d
        -RUNMODE
        -CDSLIB ./xcelium.d/run.lnx8664.22.09.d/cds.lib
        -HDLVAR ./xcelium.d/run.lnx8664.22.09.d/hdl.var
        -XLNAME xrun
        -XLVERSION TOOL:	xrun(64)	22.09-s007
        -XLNAME ./xcelium.d/run.lnx8664.22.09.d/computer226_19048
    -CHECK_VERSION TOOL:	xrun(64)	22.09-s007
    -LOG_FD 4
    -LOG_FD_NAME xrun.log
    -cmdnopsim
    -runlock /home/xmen/Microeletronica/TCC/i2c/trunk/sim/i2c_verilog/run/xcelium.d/run.lnx8664.22.09.d/.xmlib.lock
    -runscratch /home/xmen/Microeletronica/TCC/i2c/trunk/sim/i2c_verilog/run/xcelium.d/run.lnx8664.22.09.d/computer226_19048

csi-xmsim - CSI: *F,INTERR: INTERNAL EXCEPTION
Observed simulation time : 0 FS + 0
-----------------------------------------------------------------
The tool has encountered an unexpected condition and must exit.
Contact Cadence Design Systems customer support about this
problem and provide enough information to help us reproduce it,
including the logfile that contains this error message.
  TOOL:	xmsim(64)	22.09-s007
  HOSTNAME: computer226
  OPERATING SYSTEM: Linux 4.18.0-477.13.1.el8_8.x86_64 #1 SMP Thu May 18 10:27:05 EDT 2023 x86_64
  MESSAGE: T(0): sv_seghandler - trapno -1 addr(0x4eb348c)
	Stream rts_xfer
-----------------------------------------------------------------

csi-xmsim - CSI: Cadence Support Investigation, recording details
User Code in function: <unavailable> offset -65507
User Code in function: <unavailable> offset -65536
Verilog Syntax Tree: wire declaration (VST_D_WIRE) in module worklib.delay:v (VST)
	File: /home/xmen/Microeletronica/TCC/i2c/trunk/bench/verilog/tst_bench_top.v, line 454, position 10
	Scope: delay
	Decompile: logic in
	Source  :   input  in;
	Position:           ^
Verilog Syntax Tree: overlay table (VST_OVERLAY_TABLE) in module worklib.delay:v (SIG) <0x7750f14d>
	Decompile: delay
Verilog Syntax Tree: wire declaration (VST_D_WIRE) in module worklib.i2c_master_bit_ctrl:v (VST)
	File: /home/xmen/Microeletronica/TCC/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v, line 204, position 16
	Scope: i2c_master_bit_ctrl
	Decompile: logic scl_sync
	Source  :     wire scl_sync   = dSCL & ~sSCL & scl_oen;
	Position:                 ^
Verilog Syntax Tree: overlay table (VST_OVERLAY_TABLE) in module worklib.i2c_master_bit_ctrl:v (SIG) <0x5868ac83>
	Decompile: i2c_master_bit_ctrl#(idle,start_a,start_b,start_c,start_d,start_e,stop_a,stop_b,stop_c,stop_d,rd_a,rd_b,rd_c,rd_d,wr_a,wr_b,wr_c,wr_d)
Intermediate File: string (IF_STRING) in module worklib.tst_bench_top:v (VST)
	Decompile: tst_bench_top
Verilog Syntax Tree: register declaration (VST_D_REG) in module worklib.i2c_slave_model:v (VST)
	File: /home/xmen/Microeletronica/TCC/i2c/trunk/bench/verilog/i2c_slave_model.v, line 89, position 13
	Scope: i2c_slave_model
	Decompile: reg array [3:0] mem
	Source  : 	reg [7:0] mem [3:0]; // initiate memory
	Position: 	            ^
Verilog Syntax Tree: static array type (VST_T_STATIC_ARRAY) in module worklib.i2c_slave_model:v (VST)
	Scope: i2c_slave_model
	Decompile: reg array [3:0]
Error: Error processing stack frame(10) - skipping rest of frame!
User Code in function: <unavailable> offset -65535
User Code in function: <unavailable> offset 41119028
User Code in function: <unavailable> offset -65533
User Code in function: <unavailable> offset 41113492
csi-xmsim - CSI: investigation complete took 0.004 secs, send this file to Cadence Support
