

<!DOCTYPE html>
<html class="writer-html5" lang="en" >
<head>
  <meta charset="utf-8">
  
  <meta name="viewport" content="width=device-width, initial-scale=1.0">
  
  <title>riscv-dv documentation</title>
  

  
  <link rel="stylesheet" href="_static/css/theme.css" type="text/css" />
  <link rel="stylesheet" href="_static/pygments.css" type="text/css" />

  
  
  
  

  
  <!--[if lt IE 9]>
    <script src="_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
    
      <script type="text/javascript" id="documentation_options" data-url_root="./" src="_static/documentation_options.js"></script>
        <script src="_static/jquery.js"></script>
        <script src="_static/underscore.js"></script>
        <script src="_static/doctools.js"></script>
        <script src="_static/language_data.js"></script>
    
    <script type="text/javascript" src="_static/js/theme.js"></script>

    
    <link rel="index" title="Index" href="genindex.html" />
    <link rel="search" title="Search" href="search.html" /> 
</head>

<body class="wy-body-for-nav">

   
  <div class="wy-grid-for-nav">
    
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >
          

          
            <a href="#" class="icon icon-home" alt="Documentation Home"> riscv-dv
          

          
          </a>

          
            
            
          

          

          
        </div>

        
        <div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="main navigation">
          
            
            
            
              <!-- Local TOC -->
              <div class="local-toc"><p class="caption"><span class="caption-text">Contents:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="index.html#document-overview">Overview</a></li>
<li class="toctree-l1"><a class="reference internal" href="index.html#document-getting_started">Getting Started</a><ul>
<li class="toctree-l2"><a class="reference internal" href="index.html#prerequisites">Prerequisites</a></li>
<li class="toctree-l2"><a class="reference internal" href="index.html#install-riscv-dv">Install RISCV-DV</a></li>
<li class="toctree-l2"><a class="reference internal" href="index.html#setup-riscv-gcc-compiler-toolchain">Setup RISCV-GCC compiler toolchain</a></li>
<li class="toctree-l2"><a class="reference internal" href="index.html#setup-iss-instruction-set-simulator">Setup ISS (instruction set simulator)</a></li>
<li class="toctree-l2"><a class="reference internal" href="index.html#running-the-generator">Running the generator</a></li>
<li class="toctree-l2"><a class="reference internal" href="index.html#run-iss-simulation">Run ISS simulation</a></li>
<li class="toctree-l2"><a class="reference internal" href="index.html#run-directed-assembly-c-tests">Run directed assembly/C tests</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="index.html#document-configuration">Configuration</a><ul>
<li class="toctree-l2"><a class="reference internal" href="index.html#configure-the-generator-to-match-your-processor-features">Configure the generator to match your processor features</a></li>
<li class="toctree-l2"><a class="reference internal" href="index.html#setup-the-memory-map">Setup the memory map</a></li>
<li class="toctree-l2"><a class="reference internal" href="index.html#setup-regression-test-list">Setup regression test list</a></li>
<li class="toctree-l2"><a class="reference internal" href="index.html#runtime-options-of-the-generator">Runtime options of the generator</a></li>
<li class="toctree-l2"><a class="reference internal" href="index.html#setup-privileged-csr-description-optional">Setup Privileged CSR description (optional)</a></li>
<li class="toctree-l2"><a class="reference internal" href="index.html#privileged-csr-test-generation-optional">Privileged CSR Test Generation (optional)</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="index.html#document-extension_support">Extension Support</a><ul>
<li class="toctree-l2"><a class="reference internal" href="index.html#bit-manipulation-extension">Bit Manipulation Extension</a></li>
<li class="toctree-l2"><a class="reference internal" href="index.html#setup-riscv-gcc-compiler-toolchain-and-iss-simulator">Setup RISCV-GCC compiler toolchain and ISS simulator</a></li>
<li class="toctree-l2"><a class="reference internal" href="index.html#run-bitmanip-simulation">Run bitmanip simulation</a></li>
<li class="toctree-l2"><a class="reference internal" href="index.html#functional-coverage-support-for-bitmanip">Functional Coverage Support For Bitmanip</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="index.html#document-end_to_end_simulation">End to End Simulation Flow</a></li>
<li class="toctree-l1"><a class="reference internal" href="index.html#document-generator_flow">Generator Flow</a></li>
<li class="toctree-l1"><a class="reference internal" href="index.html#document-coverage_model">Coverage Model</a><ul>
<li class="toctree-l2"><a class="reference internal" href="index.html#functional-coverage-work-in-progress">Functional coverage (work in progress)</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="index.html#document-customize_extend_generator">Customize and Extend Generator</a><ul>
<li class="toctree-l2"><a class="reference internal" href="index.html#add-custom-instructions">Add custom instructions</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="index.html#document-class_reference">Class Reference</a></li>
<li class="toctree-l1"><a class="reference internal" href="index.html#document-cmd_line_reference">Command Line Reference</a></li>
<li class="toctree-l1"><a class="reference internal" href="index.html#document-handshake">Overview</a><ul>
<li class="toctree-l2"><a class="reference internal" href="index.html#usage">Usage</a></li>
<li class="toctree-l2"><a class="reference internal" href="index.html#handshake-sequence-architecture">Handshake Sequence Architecture</a></li>
<li class="toctree-l2"><a class="reference internal" href="index.html#sample-testbench-integration">Sample Testbench Integration</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="index.html#document-appendix">Appendix</a><ul>
<li class="toctree-l2"><a class="reference internal" href="index.html#trace-csv-format">Trace CSV format</a></li>
</ul>
</li>
</ul>
</div>
            
          
        </div>
        
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap">

      
      <nav class="wy-nav-top" aria-label="top navigation">
        
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="#">riscv-dv</a>
        
      </nav>


      <div class="wy-nav-content">
        
        <div class="rst-content">
        
          















<div role="navigation" aria-label="breadcrumbs navigation">

  <ul class="wy-breadcrumbs">
    
      <li><a href="#" class="icon icon-home"></a> &raquo;</li>
        
      <li>riscv-dv  documentation</li>
    
    
      <li class="wy-breadcrumbs-aside">
        
            
        
      </li>
    
  </ul>

  
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
            
  <div class="section" id="welcome-to-riscv-dv-s-documentation">
<h1>Welcome to riscv-dv’s documentation!<a class="headerlink" href="#welcome-to-riscv-dv-s-documentation" title="Permalink to this headline">¶</a></h1>
<div class="toctree-wrapper compound">
<span id="document-overview"></span><div class="section" id="overview">
<h2>Overview<a class="headerlink" href="#overview" title="Permalink to this headline">¶</a></h2>
<p>RISCV-DV is a SV/UVM based open-source instruction generator for RISC-V
processor verification. It currently supports the following features:</p>
<ul class="simple">
<li><p>Supported instruction set: RV32IMAFDC, RV64IMAFDC</p></li>
<li><p>Supported privileged mode: machine mode, supervisor mode, user mode</p></li>
<li><p>Page table randomization and exception</p></li>
<li><p>Privileged CSR setup randomization</p></li>
<li><p>Privileged CSR test suite</p></li>
<li><p>Trap/interrupt handling</p></li>
<li><p>Test suite to stress test MMU</p></li>
<li><p>Sub-program generation and random program calls</p></li>
<li><p>Illegal instruction and HINT instruction generation</p></li>
<li><p>Random forward/backward branch instructions</p></li>
<li><p>Supports mixing directed instructions with random instruction stream</p></li>
<li><p>Debug mode support, with fully randomized debug ROM</p></li>
<li><p>Instruction generation coverage model</p></li>
<li><p>Communication of information to any integrated SV testbench</p></li>
<li><p>Co-simulation with multiple ISS : spike, riscv-ovpsim</p></li>
</ul>
<p>A CSR test generation script written in Python is also provided, to generate a
directed test suite that stresses all CSR instructions on all of the CSRs that
the core implements.</p>
</div>
<span id="document-getting_started"></span><div class="section" id="getting-started">
<h2>Getting Started<a class="headerlink" href="#getting-started" title="Permalink to this headline">¶</a></h2>
<div class="section" id="prerequisites">
<h3>Prerequisites<a class="headerlink" href="#prerequisites" title="Permalink to this headline">¶</a></h3>
<p>To be able to run the instruction generator, you need to have an RTL simulator
which supports SystemVerilog and UVM 1.2. This generator has been verified with
Synopsys VCS, Cadence Incisive/Xcelium, Mentor Questa, and Aldec Riviera-PRO simulators.
Please make sure the EDA tool environment is properly setup before running the generator.</p>
</div>
<div class="section" id="install-riscv-dv">
<h3>Install RISCV-DV<a class="headerlink" href="#install-riscv-dv" title="Permalink to this headline">¶</a></h3>
<p>Getting the source</p>
<ol class="arabic simple">
<li><p>Install <a class="reference external" href="https://git-scm.com/">git</a></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">git</span> <span class="pre">clone</span> <span class="pre">https://github.com/google/riscv-dv.git</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">cd</span> <span class="pre">riscv-dv</span></code></p></li>
</ol>
<p>There are two ways that you can run scripts from riscv-dv.</p>
<p>For developers which may work on multiple clones in parallel, using directly run
by <cite>python3</cite> script is highly recommended. Example:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">pip3</span> <span class="n">install</span> <span class="o">-</span><span class="n">r</span> <span class="n">requirements</span><span class="o">.</span><span class="n">txt</span>     <span class="c1"># install dependencies (only once)</span>
<span class="n">python3</span> <span class="n">run</span><span class="o">.</span><span class="n">py</span> <span class="o">--</span><span class="n">help</span>
</pre></div>
</div>
<p>For normal users, using the python package is recommended. First, cd to the directory
where riscv-dv is cloned and run:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>export PATH=$HOME/.local/bin/:$PATH  # add ~/.local/bin to the $PATH (only once)
pip3 install --user -e .
</pre></div>
</div>
<p>This installs riscv-dv in a mode where any changes within the repo are immediately
available simply by running <cite>run</cite>/<cite>cov</cite>. There is no need to repeatedly run <cite>pip install .</cite>
after each change. Example for running:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">run</span> <span class="o">--</span><span class="n">help</span>
<span class="n">cov</span> <span class="o">--</span><span class="n">help</span>
</pre></div>
</div>
</div>
<div class="section" id="setup-riscv-gcc-compiler-toolchain">
<h3>Setup RISCV-GCC compiler toolchain<a class="headerlink" href="#setup-riscv-gcc-compiler-toolchain" title="Permalink to this headline">¶</a></h3>
<ol class="arabic simple">
<li><p>Install <a class="reference external" href="https://github.com/riscv/riscv-gcc">riscv-gcc</a> toolchain</p></li>
<li><p>Set environment variable RISCV_GCC to the RISC-V gcc executable
executable. (example: &lt;install_dir&gt;/bin/riscv32-unknown-elf-gcc)</p></li>
<li><p>Set environment variable RISCV_OBJCOPY to RISC-v objcopy executable
executable. (example: &lt;install_dir&gt;/bin/riscv32-unknown-elf-objcopy)</p></li>
</ol>
<p>Sample .bashrc setup:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">export</span> <span class="n">RISCV_TOOLCHAIN</span><span class="o">=&lt;</span><span class="n">riscv_gcc_install_path</span><span class="o">&gt;</span>
<span class="n">export</span> <span class="n">RISCV_GCC</span><span class="o">=</span><span class="s2">&quot;$RISCV_TOOLCHAIN/bin/riscv32-unknown-elf-gcc&quot;</span>
<span class="n">export</span> <span class="n">RISCV_OBJCOPY</span><span class="o">=</span><span class="s2">&quot;$RISCV_TOOLCHAIN/bin/riscv32-unknown-elf-objcopy&quot;</span>
</pre></div>
</div>
</div>
<div class="section" id="setup-iss-instruction-set-simulator">
<h3>Setup ISS (instruction set simulator)<a class="headerlink" href="#setup-iss-instruction-set-simulator" title="Permalink to this headline">¶</a></h3>
<p>Currently three ISS are supported, the default ISS is spike. You can install any
one of below to run ISS simulation.</p>
<ol class="arabic simple">
<li><ul class="simple">
<li><p><a class="reference external" href="https://github.com/riscv/riscv-isa-sim">spike</a> setup</p></li>
<li><p>Follow the instructions to build spike</p></li>
<li><p>Build spike with “–enable-commitlog”</p></li>
<li><p>Set environment variable SPIKE_PATH to the directory of the spike binary</p></li>
</ul>
</li>
<li><ul class="simple">
<li><p><a class="reference external" href="https://github.com/riscv/riscv-ovpsim">riscv-ovpsim</a> setup</p></li>
<li><p>Download the riscv-ovpsim binary</p></li>
<li><p>Set environment variable OVPSIM_PATH to the directory of the ovpsim binary</p></li>
</ul>
</li>
<li><ul class="simple">
<li><p><a class="reference external" href="https://github.com/westerndigitalcorporation/swerv-ISS">whisper</a> (swerv-ISS) setup</p></li>
<li><p>Follow the instruction to install the ISS, and set WHISPER_ISS to the whisper binary</p></li>
</ul>
</li>
<li><ul class="simple">
<li><p><a class="reference external" href="https://github.com/rems-project/sail-riscv">sail-riscv</a> setup</p></li>
<li><p>Follow the <a class="reference external" href="https://github.com/rems-project/sail-riscv/blob/master/README.md">sail-riscv steps</a> to install sail-riscv</p></li>
<li><p>Set environment variable SAIL_RISCV to the path of sail-riscv binary</p></li>
</ul>
</li>
</ol>
<p>Sample .bashrc setup:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>export SPIKE_PATH=$RISCV_TOOLCHAIN/bin
export SAIL_RISCV=&quot;xx/xxx/ocaml_emulator&quot;
export OVPSIM_PATH=/xx/xxx/riscv-ovpsim/bin/Linux64
export WHISPER_ISS=&quot;xx/xxx/swerv-ISS/build-Linux/whisper&quot;
</pre></div>
</div>
</div>
<div class="section" id="running-the-generator">
<h3>Running the generator<a class="headerlink" href="#running-the-generator" title="Permalink to this headline">¶</a></h3>
<p>A simple script <cite>run.py</cite> is provided for you to run a single test or a regression.</p>
<p>You can use –help to get the complete command reference:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">run</span> <span class="o">--</span><span class="n">help</span>
</pre></div>
</div>
<p>Here is the command to run a single test:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">run</span> <span class="o">--</span><span class="n">test</span><span class="o">=</span><span class="n">riscv_arithmetic_basic_test</span>
</pre></div>
</div>
<p>You can specify the simulator by “-simulator” option:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">run</span> <span class="o">--</span><span class="n">test</span> <span class="n">riscv_arithmetic_basic_test</span> <span class="o">--</span><span class="n">simulator</span> <span class="n">ius</span>
<span class="n">run</span> <span class="o">--</span><span class="n">test</span> <span class="n">riscv_arithmetic_basic_test</span> <span class="o">--</span><span class="n">simulator</span> <span class="n">vcs</span>
<span class="n">run</span> <span class="o">--</span><span class="n">test</span> <span class="n">riscv_arithmetic_basic_test</span> <span class="o">--</span><span class="n">simulator</span> <span class="n">questa</span>
<span class="n">run</span> <span class="o">--</span><span class="n">test</span> <span class="n">riscv_arithmetic_basic_test</span> <span class="o">--</span><span class="n">simulator</span> <span class="n">dsim</span>
<span class="n">run</span> <span class="o">--</span><span class="n">test</span> <span class="n">riscv_arithmetic_basic_test</span> <span class="o">--</span><span class="n">simulator</span> <span class="n">qrun</span>
<span class="n">run</span> <span class="o">--</span><span class="n">test</span> <span class="n">riscv_arithmetic_basic_test</span> <span class="o">--</span><span class="n">simulator</span> <span class="n">riviera</span>
</pre></div>
</div>
<p>The complete test list can be found in <a class="reference external" href="https://github.com/google/riscv-dv/blob/master/yaml/base_testlist.yaml">base testlist yaml</a>. To run a full regression, simply use below command:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">run</span>
</pre></div>
</div>
<p>You can also run multiple generator jobs in parallel through LSF:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">run</span> <span class="o">--</span><span class="n">lsf_cmd</span><span class="o">=</span><span class="s2">&quot;bsub -Is&quot;</span>
</pre></div>
</div>
<p>Here’s a few more examples of the run command:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="c1"># Run a single test 10 times</span>
<span class="n">run</span> <span class="o">--</span><span class="n">test</span> <span class="n">riscv_arithmetic_basic_test</span> <span class="o">--</span><span class="n">iterations</span> <span class="mi">10</span>

<span class="c1"># Run multiple tests</span>
<span class="n">run</span> <span class="o">--</span><span class="n">test</span> <span class="n">riscv_arithmetic_basic_test</span><span class="p">,</span><span class="n">riscv_rand_instr_test</span>

<span class="c1"># Run a test with verbose logging</span>
<span class="n">run</span> <span class="o">--</span><span class="n">test</span> <span class="n">riscv_arithmetic_basic_test</span> <span class="o">--</span><span class="n">verbose</span>

<span class="c1"># Run a test with a specified seed</span>
<span class="n">run</span> <span class="o">--</span><span class="n">test</span> <span class="n">riscv_arithmetic_basic_test</span> <span class="o">--</span><span class="n">seed</span> <span class="mi">123</span>

<span class="c1"># Skip the generation, run ISS simulation with previously generated program</span>
<span class="n">run</span> <span class="o">--</span><span class="n">test</span> <span class="n">riscv_arithmetic_basic_test</span> <span class="o">--</span><span class="n">steps</span> <span class="n">iss_sim</span>

<span class="c1"># Run the generator only, do not compile and simluation with ISS</span>
<span class="n">run</span> <span class="o">--</span><span class="n">test</span> <span class="n">riscv_arithmetic_basic_test</span> <span class="o">--</span><span class="n">steps</span> <span class="n">gen</span>

<span class="c1"># Compile the generator only, do not simulate</span>
<span class="n">run</span> <span class="o">--</span><span class="n">test</span> <span class="n">riscv_arithmetic_basic_test</span> <span class="o">--</span><span class="n">co</span>

<span class="o">....</span>
</pre></div>
</div>
</div>
<div class="section" id="run-iss-simulation">
<h3>Run ISS simulation<a class="headerlink" href="#run-iss-simulation" title="Permalink to this headline">¶</a></h3>
<p>You can use -iss to run with different ISS:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="c1"># Run ISS with spike</span>
<span class="n">run</span> <span class="o">--</span><span class="n">test</span> <span class="n">riscv_arithmetic_basic_test</span> <span class="o">--</span><span class="n">iss</span> <span class="n">spike</span>

<span class="c1"># Run ISS with riscv-ovpsim</span>
<span class="n">run</span> <span class="o">--</span><span class="n">test</span> <span class="n">riscv_rand_instr_test</span> <span class="o">--</span><span class="n">iss</span> <span class="n">ovpsim</span>

<span class="c1"># Run ISS with whisper (swerv-ISS)</span>
<span class="n">run</span> <span class="o">--</span><span class="n">test</span> <span class="n">riscv_rand_instr_test</span> <span class="o">--</span><span class="n">iss</span> <span class="n">whisper</span>

<span class="c1"># Run ISS with sail-riscv</span>
<span class="n">run</span> <span class="o">--</span><span class="n">test</span> <span class="n">riscv_rand_instr_test</span> <span class="o">--</span><span class="n">iss</span> <span class="n">sail</span>
</pre></div>
</div>
<p>To run with ISS simulation for RV32IMC, you can specify ISA and ABI from command
line like this:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="c1"># Run a full regression with RV32IMC</span>
<span class="n">run</span> <span class="o">--</span><span class="n">isa</span> <span class="n">rv32imc</span> <span class="o">--</span><span class="n">mabi</span> <span class="n">ilp32</span>
</pre></div>
</div>
<p>We have added a flow to run ISS simulation with both spike and riscv-ovpsim,
the instruction trace from these runs will be cross compared. This could greatly
speed up your development of new test without the need to simulate against a
real RISC-V processor:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">run</span> <span class="o">--</span><span class="n">test</span><span class="o">=</span><span class="n">riscv_rand_instr_test</span> <span class="o">--</span><span class="n">iss</span><span class="o">=</span><span class="n">spike</span><span class="p">,</span><span class="n">ovpsim</span>
<span class="n">run</span> <span class="o">--</span><span class="n">test</span><span class="o">=</span><span class="n">riscv_rand_instr_test</span> <span class="o">--</span><span class="n">iss</span><span class="o">=</span><span class="n">ovpsim</span><span class="p">,</span><span class="n">whisper</span>
<span class="n">run</span> <span class="o">--</span><span class="n">test</span><span class="o">=</span><span class="n">riscv_rand_instr_test</span> <span class="o">--</span><span class="n">iss</span><span class="o">=</span><span class="n">spike</span><span class="p">,</span><span class="n">sail</span>
</pre></div>
</div>
</div>
<div class="section" id="run-directed-assembly-c-tests">
<h3>Run directed assembly/C tests<a class="headerlink" href="#run-directed-assembly-c-tests" title="Permalink to this headline">¶</a></h3>
<p>Sometimes it might be useful to run some hand-coded assembly/C tests to hit some
corner cases:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="c1"># Run a single/multiple assembly/C test</span>
<span class="n">run</span> <span class="o">--</span><span class="n">asm_test</span> <span class="n">asm_test_path1</span><span class="o">/</span><span class="n">asm_test1</span><span class="o">.</span><span class="n">S</span><span class="p">,</span><span class="n">asm_test_path2</span><span class="o">/</span><span class="n">asm_test2</span><span class="o">.</span><span class="n">S</span>
<span class="n">run</span> <span class="o">--</span><span class="n">c_test</span> <span class="n">c_test_path1</span><span class="o">/</span><span class="n">c_test1</span><span class="o">.</span><span class="n">c</span><span class="p">,</span><span class="n">c_test_path2</span><span class="o">/</span><span class="n">c_test2</span><span class="o">.</span><span class="n">c</span>

<span class="c1"># Run regression with all assembly test(*.S)/ C test(*.c) under a given directory</span>
<span class="n">run</span> <span class="o">--</span><span class="n">asm_test</span> <span class="n">asm_test_path1</span><span class="p">,</span><span class="n">asm_test_path2</span>
<span class="n">run</span> <span class="o">--</span><span class="n">c_test</span> <span class="n">c_test_path1</span><span class="p">,</span><span class="n">c_test_path2</span>

<span class="c1"># Run mix between the assembly/C test and assembly/C test under a directory</span>
<span class="n">run</span> <span class="o">--</span><span class="n">asm_test</span> <span class="n">asm_test_path1</span><span class="o">/</span><span class="n">asm_test1</span><span class="o">.</span><span class="n">S</span><span class="p">,</span><span class="n">asm_test_path2</span>
<span class="n">run</span> <span class="o">--</span><span class="n">c_test</span> <span class="n">c_test_path1</span><span class="o">/</span><span class="n">c_test1</span><span class="o">.</span><span class="n">c</span><span class="p">,</span><span class="n">c_test_path2</span>
</pre></div>
</div>
<p>You could also use this approach to integrate the assembly/C tests
from other sources to riscv-dv flow.</p>
</div>
</div>
<span id="document-configuration"></span><div class="section" id="configuration">
<h2>Configuration<a class="headerlink" href="#configuration" title="Permalink to this headline">¶</a></h2>
<div class="section" id="configure-the-generator-to-match-your-processor-features">
<h3>Configure the generator to match your processor features<a class="headerlink" href="#configure-the-generator-to-match-your-processor-features" title="Permalink to this headline">¶</a></h3>
<p>The default configuration of the instruction generator is <strong>RV32IMC</strong> (machine
mode only). A few pre-defined configurations can be found under “target” directory,
you can run with these targets if it matches your processor specificationi:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">run</span>                   <span class="c1"># Default target rv32imc</span>
<span class="n">run</span> <span class="o">--</span><span class="n">target</span> <span class="n">rv32i</span>    <span class="c1"># rv32i, machine mode only</span>
<span class="n">run</span> <span class="o">--</span><span class="n">target</span> <span class="n">rv32imc</span>  <span class="c1"># rv32imc, machine mode only</span>
<span class="n">run</span> <span class="o">--</span><span class="n">target</span> <span class="n">rv64imc</span>  <span class="c1"># rv64imc, machine mode only</span>
<span class="n">run</span> <span class="o">--</span><span class="n">target</span> <span class="n">rv64gc</span>   <span class="c1"># rv64gc, SV39, M/S/U mode</span>
</pre></div>
</div>
<p>If you want to have a custom setting for your processor, you can make a copy of
existing target directory as the template, and modify riscv_core_setting.sv to
match your processor capability.</p>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="c1">// Bit width of RISC-V GPR</span>
<span class="k">parameter</span> <span class="kt">int</span> <span class="no">XLEN</span> <span class="o">=</span> <span class="mh">64</span><span class="p">;</span>

<span class="c1">// Parameter for SATP mode, set to BARE if address translation is not supported</span>
<span class="k">parameter</span> <span class="n">satp_mode_t</span> <span class="no">SATP_MODE</span> <span class="o">=</span> <span class="no">SV39</span><span class="p">;</span>

<span class="c1">// Supported Privileged mode</span>
<span class="n">privileged_mode_t</span> <span class="n">supported_privileged_mode</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span><span class="no">USER_MODE</span><span class="p">,</span>
                                                 <span class="no">SUPERVISOR_MODE</span><span class="p">,</span>
                                                 <span class="no">MACHINE_MODE</span><span class="p">};</span>

<span class="c1">// Unsupported instructions</span>
<span class="n">riscv_instr_name_t</span> <span class="n">unsupported_instr</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{};</span>

<span class="c1">// ISA supported by the processor</span>
<span class="n">riscv_instr_group_t</span> <span class="n">supported_isa</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span><span class="no">RV32I</span><span class="p">,</span> <span class="no">RV32M</span><span class="p">,</span> <span class="no">RV64I</span><span class="p">,</span> <span class="no">RV64M</span><span class="p">};</span>
</pre></div>
</div>
<p>You can then run the generator with <code class="docutils literal notranslate"><span class="pre">--custom_target</span> <span class="pre">&lt;target_dir&gt;</span></code>:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="c1"># You need to manually specify isa and mabi for your custom target</span>
<span class="n">run</span> <span class="o">--</span><span class="n">custom_target</span> <span class="o">&lt;</span><span class="n">target_dir</span><span class="o">&gt;</span> <span class="o">--</span><span class="n">isa</span> <span class="o">&lt;</span><span class="n">isa</span><span class="o">&gt;</span> <span class="o">--</span><span class="n">mabi</span> <span class="o">&lt;</span><span class="n">mabi</span><span class="o">&gt;</span>
<span class="o">...</span>
</pre></div>
</div>
</div>
<div class="section" id="setup-the-memory-map">
<h3>Setup the memory map<a class="headerlink" href="#setup-the-memory-map" title="Permalink to this headline">¶</a></h3>
<p>Here’s a few cases that you might want to allocate the instruction and data
sections to match the actual memory map</p>
<ol class="arabic simple">
<li><p>The processor has internal memories, and you want to test load/store from
various internal/externel memory regions</p></li>
<li><p>The processor implments the PMP feature, and you want to configure the memory
map to match PMP setting.</p></li>
<li><p>Virtual address translation is implmented and you want to test load/store from
sparse memory locations to verify data TLB replacement logic.</p></li>
</ol>
<p>You can configure the memory map in <a class="reference external" href="https://github.com/google/riscv-dv/blob/master/src/riscv_instr_gen_config.sv">riscv_instr_gen_config.sv</a>:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>mem_region_t mem_region[$] = &#39;{
    &#39;{name:&quot;region_0&quot;, size_in_bytes: 4096,      xwr: 3&#39;b111},
    &#39;{name:&quot;region_1&quot;, size_in_bytes: 4096 * 4,  xwr: 3&#39;b111},
    &#39;{name:&quot;region_2&quot;, size_in_bytes: 4096 * 2,  xwr: 3&#39;b111},
    &#39;{name:&quot;region_3&quot;, size_in_bytes: 512,       xwr: 3&#39;b111},
    &#39;{name:&quot;region_4&quot;, size_in_bytes: 4096,      xwr: 3&#39;b111}
};
</pre></div>
</div>
<p>Each memory region belongs to a separate section in the generated assembly
program. You can modify the link script to link each section to the target
memory location. Please avoid setting a large memory range as it could takes a
long time to randomly initializing the memory. You can break down a large memory
region to a few representative small regions which covers all the boundary
conditions for the load/store testing.</p>
</div>
<div class="section" id="setup-regression-test-list">
<h3>Setup regression test list<a class="headerlink" href="#setup-regression-test-list" title="Permalink to this headline">¶</a></h3>
<p>Test list in <a class="reference external" href="https://github.com/google/riscv-dv/blob/master/yaml/base_testlist.yaml">YAML format</a></p>
<div class="highlight-yaml notranslate"><div class="highlight"><pre><span></span><span class="c1"># test            : Assembly test name</span>
<span class="c1"># description     : Description of this test</span>
<span class="c1"># gen_opts        : Instruction generator options</span>
<span class="c1"># iterations      : Number of iterations of this test</span>
<span class="c1"># no_iss          : Enable/disable ISS simulation (Optional)</span>
<span class="c1"># gen_test        : Test name used by the instruction generator</span>
<span class="c1"># rtl_test        : RTL simulation test name</span>
<span class="c1"># cmp_opts        : Compile options passed to the instruction generator</span>
<span class="c1"># sim_opts        : Simulation options passed to the instruction generator</span>
<span class="c1"># no_post_compare : Enable/disable log comparison (Optional)</span>
<span class="c1"># compare_opts    : Options for the RTL &amp; ISS trace comparison</span>

<span class="p p-Indicator">-</span> <span class="nt">test</span><span class="p">:</span> <span class="l l-Scalar l-Scalar-Plain">riscv_arithmetic_basic_test</span>
  <span class="nt">description</span><span class="p">:</span> <span class="p p-Indicator">&gt;</span>
    <span class="no">Arithmetic instruction test, no load/store/branch instructions</span>
  <span class="nt">gen_opts</span><span class="p">:</span> <span class="p p-Indicator">&gt;</span>
    <span class="no">+instr_cnt=10000</span>
    <span class="no">+num_of_sub_program=0</span>
    <span class="no">+no_fence=1</span>
    <span class="no">+no_data_page=1&#39;b1</span>
    <span class="no">+no_branch_jump=1&#39;b1</span>
    <span class="no">+boot_mode=m</span>
  <span class="nt">iterations</span><span class="p">:</span> <span class="l l-Scalar l-Scalar-Plain">2</span>
  <span class="nt">gen_test</span><span class="p">:</span> <span class="l l-Scalar l-Scalar-Plain">riscv_instr_base_test</span>
  <span class="nt">rtl_test</span><span class="p">:</span> <span class="l l-Scalar l-Scalar-Plain">core_base_test</span>
</pre></div>
</div>
<p>You can also add directed assembly/C test in the testlist</p>
<div class="highlight-yaml notranslate"><div class="highlight"><pre><span></span><span class="p p-Indicator">-</span> <span class="nt">test</span><span class="p">:</span> <span class="l l-Scalar l-Scalar-Plain">riscv_single_c_test</span>
  <span class="nt">description</span><span class="p">:</span> <span class="p p-Indicator">&gt;</span>
     <span class="no">single c test entry</span>
  <span class="nt">iterations</span><span class="p">:</span> <span class="l l-Scalar l-Scalar-Plain">1</span>
  <span class="nt">c_test</span><span class="p">:</span> <span class="l l-Scalar l-Scalar-Plain">sample_c.c</span>

<span class="p p-Indicator">-</span> <span class="nt">test</span><span class="p">:</span> <span class="l l-Scalar l-Scalar-Plain">riscv_c_regression_test</span>
  <span class="nt">description</span><span class="p">:</span> <span class="p p-Indicator">&gt;</span>
    <span class="no">Run all c tests under the given directory</span>
  <span class="nt">iterations</span><span class="p">:</span> <span class="l l-Scalar l-Scalar-Plain">1</span>
  <span class="nt">c_test</span><span class="p">:</span> <span class="l l-Scalar l-Scalar-Plain">c_test_directory</span>
  <span class="nt">gcc_opts</span><span class="p">:</span>
     <span class="c1"># Some custom gcc options</span>

<span class="p p-Indicator">-</span> <span class="nt">test</span><span class="p">:</span> <span class="l l-Scalar l-Scalar-Plain">riscv_single_asm_test</span>
  <span class="nt">description</span><span class="p">:</span> <span class="p p-Indicator">&gt;</span>
     <span class="no">single assembly test entry</span>
  <span class="nt">iterations</span><span class="p">:</span> <span class="l l-Scalar l-Scalar-Plain">1</span>
  <span class="nt">asm_test</span><span class="p">:</span> <span class="l l-Scalar l-Scalar-Plain">sample_asm.S</span>

<span class="p p-Indicator">-</span> <span class="nt">test</span><span class="p">:</span> <span class="l l-Scalar l-Scalar-Plain">riscv_asm_regression_test</span>
  <span class="nt">description</span><span class="p">:</span> <span class="p p-Indicator">&gt;</span>
    <span class="no">Run all assembly tests under the given directory</span>
  <span class="nt">iterations</span><span class="p">:</span> <span class="l l-Scalar l-Scalar-Plain">1</span>
  <span class="nt">asm_test</span><span class="p">:</span> <span class="l l-Scalar l-Scalar-Plain">assembly_test_directory</span>
  <span class="nt">gcc_opts</span><span class="p">:</span>
     <span class="c1"># Some custom gcc options</span>
</pre></div>
</div>
</div>
<div class="section" id="runtime-options-of-the-generator">
<h3>Runtime options of the generator<a class="headerlink" href="#runtime-options-of-the-generator" title="Permalink to this headline">¶</a></h3>
<table class="docutils align-default">
<colgroup>
<col style="width: 35%" />
<col style="width: 55%" />
<col style="width: 10%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Option</p></th>
<th class="head"><p>Description</p></th>
<th class="head"><p>Default</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>num_of_tests</p></td>
<td><p>Number of assembly tests to be generated</p></td>
<td><p>1</p></td>
</tr>
<tr class="row-odd"><td><p>num_of_sub_program</p></td>
<td><p>Number of sub-program in one test</p></td>
<td><p>5</p></td>
</tr>
<tr class="row-even"><td><p>instr_cnt</p></td>
<td><p>Instruction count per test</p></td>
<td><p>200</p></td>
</tr>
<tr class="row-odd"><td><p>enable_page_table_exception</p></td>
<td><p>Enable page table exception</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>enable_unaligned_load_store</p></td>
<td><p>Enable unaligned memory operations</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-odd"><td><p>no_ebreak</p></td>
<td><p>Disable ebreak instruction</p></td>
<td><p>1</p></td>
</tr>
<tr class="row-even"><td><p>no_wfi</p></td>
<td><p>Disable WFI instruction</p></td>
<td><p>1</p></td>
</tr>
<tr class="row-odd"><td><p>set_mstatus_tw</p></td>
<td><p>Enable WFI to be treated as illegal instruction</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>no_dret</p></td>
<td><p>Disable dret instruction</p></td>
<td><p>1</p></td>
</tr>
<tr class="row-odd"><td><p>no_branch_jump</p></td>
<td><p>Disable branch/jump instruction</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>no_csr_instr</p></td>
<td><p>Disable CSR instruction</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-odd"><td><p>enable_illegal_csr_instruction</p></td>
<td><p>Enable illegal CSR instructions</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>enable_access_invalid_csr_level</p></td>
<td><p>Enable accesses to higher privileged CSRs</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-odd"><td><p>enable_dummy_csr_write</p></td>
<td><p>Enable some dummy CSR writes in setup routine</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>enable_misaligned_instr</p></td>
<td><p>Enable jumps to misaligned instruction addresses</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-odd"><td><p>no_fence</p></td>
<td><p>Disable fence instruction</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>no_data_page</p></td>
<td><p>Disable data page generation</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-odd"><td><p>disable_compressed_instr</p></td>
<td><p>Disable compressed instruction generation</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>illegal_instr_ratio</p></td>
<td><p>Number of illegal instructions every 1000 instr</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-odd"><td><p>hint_instr_ratio</p></td>
<td><p>Number of HINT instructions every 1000 instr</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>boot_mode</p></td>
<td><p>m:Machine mode, s:Supervisor mode, u:User mode</p></td>
<td><p>m</p></td>
</tr>
<tr class="row-odd"><td><p>no_directed_instr</p></td>
<td><p>Disable directed instruction stream</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>require_signature_addr</p></td>
<td><p>Set to 1 if test needs to talk to testbench</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-odd"><td><p>signature_addr</p></td>
<td><p>Write to this addr to send data to testbench</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>enable_interrupt</p></td>
<td><p>Enable MStatus.MIE, used in interrupt test</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-odd"><td><p>enable_timer_irq</p></td>
<td><p>Enable xIE.xTIE, used to enable timer interrupts</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>gen_debug_section</p></td>
<td><p>Enables randomized debug_rom section</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-odd"><td><p>num_debug_sub_program</p></td>
<td><p>Number of debug sub-programs in test</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>enable_ebreak_in_debug_rom</p></td>
<td><p>Generate ebreak instructions inside debug ROM</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-odd"><td><p>set_dcsr_ebreak</p></td>
<td><p>Randomly enable dcsr.ebreak(m/s/u)</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>enable_debug_single_step</p></td>
<td><p>Enable debug single stepping functionality</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-odd"><td><p>randomize_csr</p></td>
<td><p>Fully randomize main CSRs (xSTATUS, xIE)</p></td>
<td><p>0</p></td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="setup-privileged-csr-description-optional">
<h3>Setup Privileged CSR description (optional)<a class="headerlink" href="#setup-privileged-csr-description-optional" title="Permalink to this headline">¶</a></h3>
<p>This YAML description file of all CSRs is only required for the privileged CSR
test. All other standard tests do not use this description.</p>
<p><a class="reference external" href="https://github.com/google/riscv-dv/blob/master/yaml/csr_template.yaml">CSR descriptions in YAML format</a></p>
<div class="highlight-yaml notranslate"><div class="highlight"><pre><span></span><span class="p p-Indicator">-</span> <span class="nt">csr</span><span class="p">:</span> <span class="l l-Scalar l-Scalar-Plain">CSR_NAME</span>
  <span class="nt">description</span><span class="p">:</span> <span class="p p-Indicator">&gt;</span>
    <span class="no">BRIEF_DESCRIPTION</span>
  <span class="nt">address</span><span class="p">:</span> <span class="l l-Scalar l-Scalar-Plain">0x###</span>
  <span class="nt">privilege_mode</span><span class="p">:</span> <span class="l l-Scalar l-Scalar-Plain">MODE (D/M/S/H/U)</span>
  <span class="nt">rv32</span><span class="p">:</span>
    <span class="p p-Indicator">-</span> <span class="nt">MSB_FIELD_NAME</span><span class="p">:</span>
      <span class="p p-Indicator">-</span> <span class="nt">description</span><span class="p">:</span> <span class="p p-Indicator">&gt;</span>
          <span class="no">BRIEF_DESCRIPTION</span>
      <span class="p p-Indicator">-</span> <span class="nt">type</span><span class="p">:</span> <span class="l l-Scalar l-Scalar-Plain">TYPE (WPRI/WLRL/WARL/R)</span>
      <span class="p p-Indicator">-</span> <span class="nt">reset_val</span><span class="p">:</span> <span class="l l-Scalar l-Scalar-Plain">RESET_VAL</span>
      <span class="p p-Indicator">-</span> <span class="nt">msb</span><span class="p">:</span> <span class="l l-Scalar l-Scalar-Plain">MSB_POS</span>
      <span class="p p-Indicator">-</span> <span class="nt">lsb</span><span class="p">:</span> <span class="l l-Scalar l-Scalar-Plain">LSB_POS</span>
    <span class="p p-Indicator">-</span> <span class="l l-Scalar l-Scalar-Plain">...</span>
    <span class="p p-Indicator">-</span> <span class="l l-Scalar l-Scalar-Plain">...</span>
    <span class="p p-Indicator">-</span> <span class="nt">LSB_FIELD_NAME</span><span class="p">:</span>
      <span class="p p-Indicator">-</span> <span class="nt">description</span><span class="p">:</span> <span class="l l-Scalar l-Scalar-Plain">...</span>
      <span class="p p-Indicator">-</span> <span class="nt">type</span><span class="p">:</span> <span class="l l-Scalar l-Scalar-Plain">...</span>
      <span class="p p-Indicator">-</span> <span class="l l-Scalar l-Scalar-Plain">...</span>
  <span class="nt">rv64</span><span class="p">:</span>
    <span class="p p-Indicator">-</span> <span class="nt">MSB_FIELD_NAME</span><span class="p">:</span>
      <span class="p p-Indicator">-</span> <span class="nt">description</span><span class="p">:</span> <span class="p p-Indicator">&gt;</span>
          <span class="no">BRIEF_DESCRIPTION</span>
      <span class="p p-Indicator">-</span> <span class="nt">type</span><span class="p">:</span> <span class="l l-Scalar l-Scalar-Plain">TYPE (WPRI/WLRL/WARL/R)</span>
      <span class="p p-Indicator">-</span> <span class="nt">reset_val</span><span class="p">:</span> <span class="l l-Scalar l-Scalar-Plain">RESET_VAL</span>
      <span class="p p-Indicator">-</span> <span class="nt">msb</span><span class="p">:</span> <span class="l l-Scalar l-Scalar-Plain">MSB_POS</span>
      <span class="p p-Indicator">-</span> <span class="nt">lsb</span><span class="p">:</span> <span class="l l-Scalar l-Scalar-Plain">LSB_POS</span>
    <span class="p p-Indicator">-</span> <span class="l l-Scalar l-Scalar-Plain">...</span>
    <span class="p p-Indicator">-</span> <span class="l l-Scalar l-Scalar-Plain">...</span>
    <span class="p p-Indicator">-</span> <span class="nt">LSB_FIELD_NAME</span><span class="p">:</span>
      <span class="p p-Indicator">-</span> <span class="nt">description</span><span class="p">:</span> <span class="l l-Scalar l-Scalar-Plain">...</span>
      <span class="p p-Indicator">-</span> <span class="nt">type</span><span class="p">:</span> <span class="l l-Scalar l-Scalar-Plain">...</span>
      <span class="p p-Indicator">-</span> <span class="l l-Scalar l-Scalar-Plain">...</span>
</pre></div>
</div>
<p>To specify what ISA width should be generated in the test, simply include the
matching rv32/rv64/rv128 entry and fill in the appropriate CSR field entries.</p>
</div>
<div class="section" id="privileged-csr-test-generation-optional">
<h3>Privileged CSR Test Generation (optional)<a class="headerlink" href="#privileged-csr-test-generation-optional" title="Permalink to this headline">¶</a></h3>
<p>The CSR generation script is located at <a class="reference external" href="https://github.com/google/riscv-dv/blob/master/scripts/gen_csr_test.py">scripts/gen_csr_test.py</a>.
The CSR test code that this script generates will execute every CSR instruction
on every processor implemented CSR, writing values to the CSR and then using a
prediction function to calculate a reference value that will be written into
another GPR. The reference value will then be compared to the value actually
stored in the CSR to determine whether to jump to the failure condition or
continue executing, allowing it to be completely self checking. This script has
been integrated with run.py. If you want to run it separately, you can get the
command reference with –help:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">python3</span> <span class="n">scripts</span><span class="o">/</span><span class="n">gen_csr_test</span><span class="o">.</span><span class="n">py</span> <span class="o">--</span><span class="n">help</span>
</pre></div>
</div>
<div class="section" id="adding-new-instruction-stream-and-test">
<h4>Adding new instruction stream and test<a class="headerlink" href="#adding-new-instruction-stream-and-test" title="Permalink to this headline">¶</a></h4>
<p>Please refer to src/src/riscv_load_store_instr_lib.sv for an example on how to
add a new instruction stream.
After the new instruction stream is created, you can use a runtime option to mix
it with random instructions:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="o">//+</span><span class="n">directed_instr_n</span><span class="o">=</span><span class="n">instr_sequence_name</span><span class="p">,</span><span class="n">frequency</span><span class="p">(</span><span class="n">number</span> <span class="n">of</span> <span class="n">insertions</span> <span class="n">per</span> <span class="mi">1000</span> <span class="n">instructions</span><span class="p">)</span>
<span class="o">+</span><span class="n">directed_instr_5</span><span class="o">=</span><span class="n">riscv_multi_page_load_store_instr_stream</span><span class="p">,</span><span class="mi">4</span>

<span class="o">//</span> <span class="n">An</span> <span class="n">alternative</span> <span class="n">command</span> <span class="n">line</span> <span class="n">options</span> <span class="k">for</span> <span class="n">directed</span> <span class="n">instruction</span> <span class="n">stream</span>
<span class="o">+</span><span class="n">stream_name_0</span><span class="o">=</span><span class="n">riscv_multi_page_load_store_instr_stream</span>
<span class="o">+</span><span class="n">stream_freq_0</span><span class="o">=</span><span class="mi">4</span>
</pre></div>
</div>
</div>
<div class="section" id="integrate-a-new-iss">
<h4>Integrate a new ISS<a class="headerlink" href="#integrate-a-new-iss" title="Permalink to this headline">¶</a></h4>
<p>You can add a new entry in <a class="reference external" href="https://github.com/google/riscv-dv/blob/master/yaml/iss.yaml">iss.yaml</a>:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="o">-</span> <span class="n">iss</span><span class="p">:</span> <span class="n">new_iss_name</span>
  <span class="n">path_var</span><span class="p">:</span> <span class="n">ISS_PATH</span>
  <span class="n">cmd</span><span class="p">:</span> <span class="o">&gt;</span>
    <span class="o">&lt;</span><span class="n">path_var</span><span class="o">&gt;/</span><span class="n">iss_executable</span> <span class="o">--</span><span class="n">isa</span><span class="o">=&lt;</span><span class="n">variant</span><span class="o">&gt;</span> <span class="o">-</span><span class="n">l</span> <span class="o">&lt;</span><span class="n">elf</span><span class="o">&gt;</span>
</pre></div>
</div>
<p>Simulate with the new ISS:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">run</span> <span class="o">--</span><span class="n">test</span> <span class="n">riscv_arithmetic_basic_test</span> <span class="o">--</span><span class="n">iss</span> <span class="n">new_iss_name</span>
</pre></div>
</div>
</div>
</div>
</div>
<span id="document-extension_support"></span><div class="section" id="extension-support">
<h2>Extension Support<a class="headerlink" href="#extension-support" title="Permalink to this headline">¶</a></h2>
<div class="section" id="bit-manipulation-extension">
<h3>Bit Manipulation Extension<a class="headerlink" href="#bit-manipulation-extension" title="Permalink to this headline">¶</a></h3>
</div>
<div class="section" id="setup-riscv-gcc-compiler-toolchain-and-iss-simulator">
<h3>Setup RISCV-GCC compiler toolchain and ISS simulator<a class="headerlink" href="#setup-riscv-gcc-compiler-toolchain-and-iss-simulator" title="Permalink to this headline">¶</a></h3>
<ol class="arabic simple">
<li><p>Install <a class="reference external" href="https://github.com/riscv/riscv-bitmanip">riscv-gcc</a> toolchain</p></li>
</ol>
<blockquote>
<div><ul class="simple">
<li><p>Download the repo and add ” –enable-commitlog” at the end of line 6 in
<a class="reference external" href="https://github.com/riscv/riscv-bitmanip/blob/master/tools/riscv-isa-sim-build.sh">build_file</a> as it’s not enabled by default</p></li>
<li><p>Follow the <a class="reference external" href="https://github.com/riscv/riscv-bitmanip/tree/master/tools#building-tools-with-draft-b-extension-instructions-support">steps</a> to install GCC and spike</p></li>
</ul>
</div></blockquote>
<ol class="arabic simple" start="2">
<li><p>Update environment variable RISCV_GCC to the RISC-V gcc executable
executable. (example: &lt;install_dir&gt;/bin/riscv64-unknown-elf-gcc)</p></li>
<li><p>Update environment variable RISCV_OBJCOPY to RISC-V objcopy executable
executable. (example: &lt;install_dir&gt;/bin/riscv64-unknown-elf-objcopy)</p></li>
<li><p>Update environment variable SPIKE_PATH to the directory of the spike binary</p></li>
<li><p>Update <a class="reference external" href="https://github.com/riscv/riscv-ovpsim">riscv-ovpsim</a> to Nov 26, 2019 or later version</p></li>
</ol>
<p>Sample .bashrc setup:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">export</span> <span class="n">RISCV_TOOLCHAIN</span><span class="o">=&lt;</span><span class="n">riscv_gcc_install_path</span><span class="o">&gt;</span>
<span class="n">export</span> <span class="n">RISCV_GCC</span><span class="o">=</span><span class="s2">&quot;$RISCV_TOOLCHAIN/bin/riscv64-unknown-elf-gcc&quot;</span>
<span class="n">export</span> <span class="n">RISCV_OBJCOPY</span><span class="o">=</span><span class="s2">&quot;$RISCV_TOOLCHAIN/bin/riscv64-unknown-elf-objcopy&quot;</span>
<span class="n">export</span> <span class="n">SPIKE_PATH</span><span class="o">=</span><span class="s2">&quot;$RISCV_TOOLCHAIN/bin&quot;</span>
</pre></div>
</div>
</div>
<div class="section" id="run-bitmanip-simulation">
<h3>Run bitmanip simulation<a class="headerlink" href="#run-bitmanip-simulation" title="Permalink to this headline">¶</a></h3>
<p>Bit manipulation tests are added in target “rv32imcb” or “rv64imcb”. Here is the
example to run bitmanip test with both ISS (spike and ovpsim). The instruction
trace from these ISS will be cross compared:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">run</span> <span class="o">--</span><span class="n">target</span> <span class="n">rv32imcb</span> <span class="o">--</span><span class="n">test</span> <span class="n">riscv_b_ext_test</span> <span class="o">--</span><span class="n">iss</span> <span class="n">spike</span><span class="p">,</span><span class="n">ovpsim</span>
</pre></div>
</div>
<p>In <a class="reference external" href="https://github.com/google/riscv-dv/blob/master/target/rv32imcb/testlist.yaml">bitmanip testlist</a>, there are a few bitmanip tests. Run option
“+enable_b_extension=1” enables it and “+enable_bitmanip_groups=zbb,zbt”
allows user to only enable one or some groups of bit manipulation instructions.</p>
</div>
<div class="section" id="functional-coverage-support-for-bitmanip">
<h3>Functional Coverage Support For Bitmanip<a class="headerlink" href="#functional-coverage-support-for-bitmanip" title="Permalink to this headline">¶</a></h3>
<p>The functional covergroup is defined in <a class="reference external" href="https://github.com/google/riscv-dv/blob/master/src/riscv_instr_cover_group.sv">riscv_instr_cover_group.sv</a>.
It includes below major categories:</p>
<ul>
<li><p>If the operand is a register, cover all possible reg values for each operand:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">cp_rs1</span> <span class="p">:</span> <span class="n">coverpoint</span> <span class="n">instr</span><span class="o">.</span><span class="n">rs1</span><span class="p">;</span>
<span class="n">cp_rs2</span> <span class="p">:</span> <span class="n">coverpoint</span> <span class="n">instr</span><span class="o">.</span><span class="n">rs2</span><span class="p">;</span>
<span class="n">cp_rd</span>  <span class="p">:</span> <span class="n">coverpoint</span> <span class="n">instr</span><span class="o">.</span><span class="n">rd</span><span class="p">;</span>
</pre></div>
</div>
</li>
<li><p>If the operand is an integer value and the amount of these possible values is
less than XLEN*2, cover all the values:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>// Cover all the count values of leading/Trailing zeros (0:XLEN-1) for clz, ctz
`B_R_INSTR_NO_RS2_CG_BEGIN(clz)
  `CP_VALUE_RANGE(num_leading_zeros, instr.rd_value, 0, XLEN-1)
`CG_END

// Cover all the shift values (0:XLEN-1) for slo
`B_R_INSTR_CG_BEGIN(slo)
  `CP_VALUE_RANGE(num_ones_shift, instr.rs2_value, 0, XLEN-1)
`CG_END
</pre></div>
</div>
</li>
<li><p>Hazard conditions</p></li>
</ul>
<p>Before this <a class="reference external" href="https://github.com/riscv/riscv-bitmanip/issues/60">issue</a> is resolved, functional coverage can only be run with OVPsim:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">cov</span> <span class="o">--</span><span class="nb">dir</span> <span class="n">out</span><span class="o">/</span><span class="n">ovpsim_sim</span> <span class="o">--</span><span class="n">iss</span> <span class="n">ovpsim</span> <span class="o">--</span><span class="n">target</span> <span class="n">rv32imc</span>
</pre></div>
</div>
</div>
</div>
<span id="document-end_to_end_simulation"></span><div class="section" id="end-to-end-simulation-flow">
<h2>End to End Simulation Flow<a class="headerlink" href="#end-to-end-simulation-flow" title="Permalink to this headline">¶</a></h2>
<p>We have collaborated with lowRISC to apply this flow for <a class="reference external" href="https://github.com/lowRISC/ibex/blob/master/doc/03_reference/verification.rst">Ibex RISC-V core verification</a>.
You can use it as a reference to setup end-to-end co-simulation flow.
This repo is still under active development, this is the recommended approach to
customize the instruction generator while keeping the effort of merging
upstream changes to a minimum.</p>
<ol class="arabic simple">
<li><p>Do not modify the upstream classes directly. When possible, extend from
the upstream classses and implement your own functionalities.</p></li>
<li><p>Add your extensions under user_extension directory, and add the files to
user_extension/user_extension.svh. If you prefer to put your extensions in a
different directory, you can use “-ext &lt;user_extension_path&gt;” to override the
user extension path.</p></li>
<li><p>Create a new target directory and customize the setting and testlist</p></li>
<li><p>Run the generator with <code class="docutils literal notranslate"><span class="pre">--custom_target</span> <span class="pre">&lt;target_dir&gt;</span> <span class="pre">--isa</span> <span class="pre">&lt;isa&gt;</span> <span class="pre">--mabi</span> <span class="pre">&lt;mabi&gt;</span></code></p></li>
<li><p>Use command line type override to use your extended classes.
<code class="docutils literal notranslate"><span class="pre">--sim_opts=&quot;+uvm_set_type_override=&lt;upstream_class&gt;,&lt;extended_class&gt;&quot;</span></code></p></li>
<li><p>If extending <code class="docutils literal notranslate"><span class="pre">riscv_asm_program_gen</span></code> class is desired, must use this command
line override:
<code class="docutils literal notranslate"><span class="pre">--sim_opts=&quot;+uvm_set_inst_override=riscv_asm_program_gen,&lt;extended</span>
<span class="pre">class&gt;,'uvm_test_top.asm_gen'&quot;</span></code></p></li>
</ol>
<p>You can refer to <a class="reference external" href="https://github.com/lowRISC/ibex/blob/master/dv/uvm/core_ibex/Makefile#L110">riscv-dv extension for Ibex</a> for a working example.</p>
<p>We have plan to open-source the end-to-end environments of other advanced RISC-V
processors. Stay tuned!</p>
</div>
<span id="document-generator_flow"></span><div class="section" id="generator-flow">
<h2>Generator Flow<a class="headerlink" href="#generator-flow" title="Permalink to this headline">¶</a></h2>
</div>
<span id="document-coverage_model"></span><div class="section" id="coverage-model">
<h2>Coverage Model<a class="headerlink" href="#coverage-model" title="Permalink to this headline">¶</a></h2>
<div class="section" id="functional-coverage-work-in-progress">
<h3>Functional coverage (work in progress)<a class="headerlink" href="#functional-coverage-work-in-progress" title="Permalink to this headline">¶</a></h3>
<p>This flow extracts functional coverage information from the
instruction trace generated by ISS. It’s independent of the instruction generation
flow and does not require a tracer implementation in the RTL. You can use this
flow as long as your program can be run with an ISS supported in this flow. The
flow parses the instruction trace log and converts it to a CSV trace format. After
that, a SV test is run to process the CSV trace files and sample functional
coverage from there.</p>
<p>The functional covergroup is defined in <a class="reference external" href="https://github.com/google/riscv-dv/blob/master/src/riscv_instr_cover_group.sv">riscv_instr_cover_group.sv</a>.
It includes below major categories:</p>
<ul class="simple">
<li><p>Cover all operands for each instruction</p></li>
<li><p>Hazard conditions</p></li>
<li><p>Corner cases like overflow, underflow, divide by zero</p></li>
<li><p>Aligned/unaligned load/store</p></li>
<li><p>Positive/negative immediate value</p></li>
<li><p>Forward/backward branches, branch hit history</p></li>
<li><p>Hint instruction</p></li>
<li><p>Illegal instruction</p></li>
<li><p>All compressed and non-compressed opcode</p></li>
<li><p>Access to all implemened privileged CSR</p></li>
<li><p>Exception and interrupt</p></li>
</ul>
<p>The functional covergroup is still under active development. Please feel free to
add anything you are interested or file a bug for any feature request.</p>
<p>Before start, please check the you have modified <a class="reference external" href="https://github.com/google/riscv-dv/blob/master/target/rv32imc/riscv_core_setting.sv">riscv_core_setting.sv</a> to reflect your processor capabilities. The covergroup is selectively instantiated based on this setting so that you don’t need to deal with excluding unrelated coverpoints later. You also need to get the Spike ISS or riscvOVPsim ISS (riscv-ovpsim) setup before running this flow:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="c1"># Process spike simulation log and collect functional coverage</span>
<span class="n">cov</span> <span class="o">--</span><span class="nb">dir</span> <span class="n">out</span><span class="o">/</span><span class="n">spike_sim</span>

<span class="c1"># Get the command reference</span>
<span class="n">cov</span> <span class="o">--</span><span class="n">help</span>

<span class="c1"># Run the coverage flow with predefined targets</span>
<span class="n">cov</span> <span class="o">--</span><span class="nb">dir</span> <span class="n">out</span><span class="o">/</span><span class="n">spike_sim</span> <span class="o">--</span><span class="n">target</span> <span class="n">rv32imc</span>
</pre></div>
</div>
<p>The coverage sampling from the CSV could be time consuming if you have a large
number of log to process. You can split them to small batches and run with LSF
in parallel:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="c1"># Split the run to process 5 CSV at a time, and run with LSF</span>
<span class="n">cov</span> <span class="o">--</span><span class="nb">dir</span> <span class="n">out</span><span class="o">/</span><span class="n">spike_sim</span> <span class="o">--</span><span class="n">lsf_cmd</span> <span class="s2">&quot;bsub .....&quot;</span> <span class="o">-</span><span class="n">bz</span> <span class="mi">5</span>
</pre></div>
</div>
</div>
</div>
<span id="document-customize_extend_generator"></span><div class="section" id="customize-and-extend-generator">
<h2>Customize and Extend Generator<a class="headerlink" href="#customize-and-extend-generator" title="Permalink to this headline">¶</a></h2>
<div class="section" id="add-custom-instructions">
<h3>Add custom instructions<a class="headerlink" href="#add-custom-instructions" title="Permalink to this headline">¶</a></h3>
<ol class="arabic simple">
<li><p>Add the new instruction enum to <a class="reference external" href="https://github.com/google/riscv-dv/blob/master/src/isa/custom/riscv_custom_instr_enum.sv">riscv_custom_instr_enum.sv</a></p></li>
</ol>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="no">CUSTOM_ADD</span><span class="p">,</span>
<span class="no">CUSTOM_SUB</span><span class="p">,</span>
<span class="p">...</span>
</pre></div>
</div>
<ol class="arabic simple" start="2">
<li><p>Add custom instruction definition to <a class="reference external" href="https://github.com/google/riscv-dv/blob/master/src/isa/custom/rv32x_instr.sv">rv32x_instr.sv</a>/<a class="reference external" href="https://github.com/google/riscv-dv/blob/master/src/isa/custom/rv64x_instr.sv">rv64x_instr.sv</a></p></li>
</ol>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="no">`DEFINE_CUSTOM_INSTR</span><span class="p">(</span><span class="no">CUSTOM_ADD</span><span class="p">,</span> <span class="no">R_FORMAT</span><span class="p">,</span> <span class="no">ARITHMETIC</span><span class="p">,</span> <span class="no">RV32X</span><span class="p">)</span>
<span class="no">`DEFINE_CUSTOM_INSTR</span><span class="p">(</span><span class="no">CUSTOM_SUB</span><span class="p">,</span> <span class="no">R_FORMAT</span><span class="p">,</span> <span class="no">ARITHMETIC</span><span class="p">,</span> <span class="no">RV32X</span><span class="p">)</span>
<span class="p">...</span>
</pre></div>
</div>
<ol class="arabic simple" start="3">
<li><p>Extend <a class="reference external" href="https://github.com/google/riscv-dv/blob/master/src/isa/custom/riscv_custom_instr.sv">riscv_custom_instr.sv</a> and implement key functions like get_instr_name, convert2asm</p></li>
<li><p>Add RV32X/RV64X to supported_isa in riscv_core_setting.sv</p></li>
</ol>
</div>
</div>
<span id="document-class_reference"></span><div class="section" id="class-reference">
<h2>Class Reference<a class="headerlink" href="#class-reference" title="Permalink to this headline">¶</a></h2>
</div>
<span id="document-cmd_line_reference"></span><div class="section" id="command-line-reference">
<h2>Command Line Reference<a class="headerlink" href="#command-line-reference" title="Permalink to this headline">¶</a></h2>
</div>
<span id="document-handshake"></span><div class="section" id="overview">
<h2>Overview<a class="headerlink" href="#overview" title="Permalink to this headline">¶</a></h2>
<p>While the <code class="docutils literal notranslate"><span class="pre">RISCV-DV</span></code> Instruction Generator provides a <code class="docutils literal notranslate"><span class="pre">debug_rom</span></code> section as
well as various interrupt and exception handlers, from a verification
standpoint this is not enough to help ensure that a core’s internal state is being
updated correctly upon receiving external stimulus such as interrupts or debug
requests, such as the values of any relevant CSRs.
To help with this issue, the instruction generator also provides a mechanism by
which to communicate information to a RTL simulation environment via a
handshaking protocol.</p>
<div class="section" id="usage">
<h3>Usage<a class="headerlink" href="#usage" title="Permalink to this headline">¶</a></h3>
<p>Every handshake produced by the instruction generator is just a small segment of
RISC-V assembly code, that end in one or more <code class="docutils literal notranslate"><span class="pre">sw</span></code> instructions to a specified memory
address <code class="docutils literal notranslate"><span class="pre">signature_addr</span></code>.
This <code class="docutils literal notranslate"><span class="pre">signature_addr</span></code> is completely customizable, and
can be specified through a <code class="docutils literal notranslate"><span class="pre">plusarg</span></code> runtime option to the generator.
There is also an enable bit <code class="docutils literal notranslate"><span class="pre">require_signature_addr</span></code> that must be set through
another <code class="docutils literal notranslate"><span class="pre">plusarg</span></code> argument to enable these handshake code segments to be
generated in the main random assembly program.</p>
<p>A <code class="docutils literal notranslate"><span class="pre">RISCV-DV</span></code> based CPU verification environment that utilizes that handshaking mechanism should
provide a basic set of tasks to monitor this <code class="docutils literal notranslate"><span class="pre">signature_addr</span></code> for any writes - this will indicate
that the DUT is executing a particular handshake assembly sequence and is transmitting some
information to the testbench for analysis.
As a result, this <code class="docutils literal notranslate"><span class="pre">signature_addr</span></code>
acts as a memory-mapped address that the testbench will monitor, and as
such, case should be taken when setting this address to ensure that the generator’s
program randomization will not somehow create a sequence of random load/store
instructions that access the same <code class="docutils literal notranslate"><span class="pre">signature_addr</span></code>.
A suggested value for this <code class="docutils literal notranslate"><span class="pre">signature_addr</span></code> is the value <code class="docutils literal notranslate"><span class="pre">0x8ffffffc</span></code>, but can be set
to any other address depending on the CPU memory map.
More details, and an example, as to how to interface the testbench with this
handshake mechanism will be provided below.</p>
</div>
<div class="section" id="handshake-sequence-architecture">
<h3>Handshake Sequence Architecture<a class="headerlink" href="#handshake-sequence-architecture" title="Permalink to this headline">¶</a></h3>
<p>The function <code class="docutils literal notranslate"><span class="pre">gen_signature_handshake(...)</span></code> contained in
<a class="reference external" href="https://github.com/google/riscv-dv/blob/master/src/riscv_asm_program_gen.sv">src/riscv_asm_program_gen.sv</a>.
is used to actually generate the handshaking code and push it into the specified
instruction queue. Its usage can be seen repeatedly throughout the program
generation in various places, such as trap handlers and the debug ROM, where it
is important to send information to a testbench for further verification.
The <code class="docutils literal notranslate"><span class="pre">signature_type_t</span></code>, <code class="docutils literal notranslate"><span class="pre">core_status_t</span></code>, and <code class="docutils literal notranslate"><span class="pre">test_result_t</span></code> enums specified as
input values to this function are defined in
<a class="reference external" href="https://github.com/google/riscv-dv/blob/master/src/riscv_signature_pkg.sv">src/riscv_signature_pkg.sv</a>.
Note that all of these definitions are within a standalone package, this is so
that an RTL simulation environment can also import this package to gain access
to these enums.
The <code class="docutils literal notranslate"><span class="pre">signature_type_t</span></code> enum is by far the most important enum value, as
this specifies what kind of handshake will be generated.</p>
<p>There are currently 4 defined values of <code class="docutils literal notranslate"><span class="pre">signature_type</span></code>, each corresponding
to a different handshake type that will be generated; each will be explained below.
Note that two GPRs must be used to temporarily hold the store address and the
actual data to store to this address; the generator randomizes these two GPRs
for every generated program, but for the purposes of this document, <code class="docutils literal notranslate"><span class="pre">x1</span></code> and
<code class="docutils literal notranslate"><span class="pre">x2</span></code> will be used, and <code class="docutils literal notranslate"><span class="pre">0x8ffffffc</span></code> will be used as the example <code class="docutils literal notranslate"><span class="pre">signature_addr</span></code>.</p>
<div class="section" id="core-status">
<h4>CORE_STATUS<a class="headerlink" href="#core-status" title="Permalink to this headline">¶</a></h4>
<p>When the <code class="docutils literal notranslate"><span class="pre">signature_type</span></code> argument is specified as <code class="docutils literal notranslate"><span class="pre">CORE_STATUS</span></code>, a single word
of data will be written to the <code class="docutils literal notranslate"><span class="pre">signature_addr</span></code>. As the actual <code class="docutils literal notranslate"><span class="pre">signature_type</span></code>
value is 8 bits wide, as specified in the <code class="docutils literal notranslate"><span class="pre">riscv_signature_pkg</span></code>, this generated
data word will contain the <code class="docutils literal notranslate"><span class="pre">CORE_STATUS</span></code> value in its bottom 8 bits, and will
contain the specified value of <code class="docutils literal notranslate"><span class="pre">core_status_t</span></code> in the upper 24 bits. This
signature handshake is intended to convey basic information about the core’s
execution state to an RTL simulation environment; a handshake containing a
<code class="docutils literal notranslate"><span class="pre">core_status</span></code> of <code class="docutils literal notranslate"><span class="pre">IN_DEBUG_MODE</span></code> is added to the debug ROM to indicate to a
testbench that the core has jumped into Debug Mode and is executing the debug
ROM, a handshake containing a <code class="docutils literal notranslate"><span class="pre">core_status</span></code> of <code class="docutils literal notranslate"><span class="pre">ILLEGAL_INSTR_EXCEPTION</span></code> is
added to the illegal instruction exception handler code created by the generator
to indicate to a testbench that the core has trapped to and is executing the
proper handler after encountering an illegal instruction, and so on for the rest
of the defined <code class="docutils literal notranslate"><span class="pre">core_status_t</span></code> enum values.</p>
<p>Note that when generating these specific handshakes, it is only necessary to
specify the parameters <code class="docutils literal notranslate"><span class="pre">instr</span></code>, <code class="docutils literal notranslate"><span class="pre">signature_type</span></code>, and <code class="docutils literal notranslate"><span class="pre">core_status</span></code>. For
example, to generate this handshake to signal status <code class="docutils literal notranslate"><span class="pre">IN_MACHINE_MODE</span></code> to the
testbench, the call to the function looks like this:</p>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="n">gen_signature_handshake</span><span class="p">(.</span><span class="n">instr</span><span class="p">(</span><span class="n">instr_string_queue</span><span class="p">),</span>
                        <span class="p">.</span><span class="n">signature_type</span><span class="p">(</span><span class="no">CORE_STATUS</span><span class="p">),</span>
                        <span class="p">.</span><span class="n">core_status</span><span class="p">(</span><span class="no">IN_MACHINE_MODE</span><span class="p">));</span>
</pre></div>
</div>
<p>The sequence of assembly code generated by this call looks like the following:</p>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="c1">// First, load the signature address into a GPR</span>
<span class="n">li</span> <span class="n">x2</span><span class="p">,</span> <span class="mh">0</span><span class="n">x8ffffffc</span>
<span class="c1">// Load the intended core_status_t enum value into</span>
<span class="c1">// a second GPR</span>
<span class="n">li</span> <span class="n">x1</span><span class="p">,</span> <span class="mh">0</span><span class="n">x2</span>
<span class="c1">// Left-shift the core_status value by 8 bits</span>
<span class="c1">// to make room for the signature_type</span>
<span class="n">slli</span> <span class="n">x1</span><span class="p">,</span> <span class="n">x1</span><span class="p">,</span> <span class="mh">8</span>
<span class="c1">// Load the intended signature_type_t enum value into</span>
<span class="c1">// the bottom 8 bits of the data word</span>
<span class="n">addi</span> <span class="n">x1</span><span class="p">,</span> <span class="n">x1</span><span class="p">,</span> <span class="mh">0</span><span class="n">x0</span>
<span class="c1">// Store the data word to memory at the location of the signature_addr</span>
<span class="n">sw</span> <span class="n">x1</span><span class="p">,</span> <span class="mh">0</span><span class="p">(</span><span class="n">x2</span><span class="p">)</span>
</pre></div>
</div>
</div>
<div class="section" id="test-result">
<h4>TEST_RESULT<a class="headerlink" href="#test-result" title="Permalink to this headline">¶</a></h4>
<p>As before, when <code class="docutils literal notranslate"><span class="pre">signature_type</span></code> is set to <code class="docutils literal notranslate"><span class="pre">TEST_RESULT</span></code> a single word of data
will be written to the signature address, and the value <code class="docutils literal notranslate"><span class="pre">TEST_RESULT</span></code> will be
placed in the bottom 8 bits. The upper 24 bits will then contain a value of type
<code class="docutils literal notranslate"><span class="pre">test_result_t</span></code>, either <code class="docutils literal notranslate"><span class="pre">TEST_PASS</span></code> or <code class="docutils literal notranslate"><span class="pre">TEST_FAIL</span></code>, to indicate to the testbench
the exit status of the test. As the ISS co-simulation flow provides a robust
end-of-test correctness check, the only time that this signature handshake is
used is in the <code class="docutils literal notranslate"><span class="pre">riscv_csr_test</span></code>. Since this test is generated with a Python
script and is entirely self-checking, we must send an exit status of <code class="docutils literal notranslate"><span class="pre">TEST_PASS</span></code>
or <code class="docutils literal notranslate"><span class="pre">TEST_FAIL</span></code> to the testbench to indicate to either throw an error or end the
test correctly.</p>
<p>Note that when generating these handshakes, the only arguments that need to be
specified are <code class="docutils literal notranslate"><span class="pre">instr</span></code>, <code class="docutils literal notranslate"><span class="pre">signature_type</span></code>, and <code class="docutils literal notranslate"><span class="pre">test_result</span></code>. For example, to
generate a handshake to communicate <code class="docutils literal notranslate"><span class="pre">TEST_PASS</span></code> to a testbench, the function
call would look like this:</p>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="n">gen_signature_handshake</span><span class="p">(.</span><span class="n">instr</span><span class="p">(</span><span class="n">instr_string_queue</span><span class="p">),</span>
                        <span class="p">.</span><span class="n">signature_type</span><span class="p">(</span><span class="no">TEST_RESULT</span><span class="p">),</span>
                        <span class="p">.</span><span class="n">test_result</span><span class="p">(</span><span class="no">TEST_PASS</span><span class="p">));</span>
</pre></div>
</div>
<p>The sequence of generated assembly code with this function call would look like
the following:</p>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="c1">// Load the signature address into a GPR</span>
<span class="n">li</span> <span class="n">x2</span> <span class="mh">0</span><span class="n">x8ffffffc</span>
<span class="c1">// Load the intended test_result_t enum value</span>
<span class="n">li</span> <span class="n">x1</span><span class="p">,</span> <span class="mh">0</span><span class="n">x0</span>
<span class="c1">// Left-shift the test_result value by 8 bits</span>
<span class="n">slli</span> <span class="n">x1</span><span class="p">,</span> <span class="n">x1</span><span class="p">,</span> <span class="mh">8</span>
<span class="c1">// Load the intended signature_type_t enum value into</span>
<span class="c1">// the bottom 8 bits of the data word</span>
<span class="n">addi</span> <span class="n">x1</span><span class="p">,</span> <span class="n">x1</span><span class="p">,</span> <span class="mh">0</span><span class="n">x1</span>
<span class="c1">// Store this formatted word to memory at the signature address</span>
<span class="n">sw</span> <span class="n">x1</span><span class="p">,</span> <span class="mh">0</span><span class="p">(</span><span class="n">x2</span><span class="p">)</span>
</pre></div>
</div>
</div>
<div class="section" id="write-gpr">
<h4>WRITE_GPR<a class="headerlink" href="#write-gpr" title="Permalink to this headline">¶</a></h4>
<p>When a <code class="docutils literal notranslate"><span class="pre">signature_type</span></code> of <code class="docutils literal notranslate"><span class="pre">WRITE_GPR</span></code> is passed to the
<code class="docutils literal notranslate"><span class="pre">gen_signature_handshake(...)</span></code> function, one data word will initially be written
to the signature address, containing the <code class="docutils literal notranslate"><span class="pre">signature_type</span></code> of <code class="docutils literal notranslate"><span class="pre">WRITE_GPR</span></code> in the
lower 8 bits. After this, the value held by each of the 32 RISC-V general
purpose registers from <code class="docutils literal notranslate"><span class="pre">x0</span></code> to <code class="docutils literal notranslate"><span class="pre">x31</span></code> will be written to the signature address
with <code class="docutils literal notranslate"><span class="pre">sw</span></code> instructions.</p>
<p>For this particular handshake, the only function arguments that need to be
specified are <code class="docutils literal notranslate"><span class="pre">instr</span></code> and <code class="docutils literal notranslate"><span class="pre">signature_type</span></code>. A function call to generate this
particular handshake would look like the following:</p>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="n">gen_signature_handshake</span><span class="p">(.</span><span class="n">instr</span><span class="p">(</span><span class="n">instr_string_queue</span><span class="p">),</span>
                        <span class="p">.</span><span class="n">signature_type</span><span class="p">(</span><span class="no">WRITE_GPR</span><span class="p">));</span>
</pre></div>
</div>
<p>The generated assembly sequence would look like this:</p>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="c1">// Load the signature address into a GPR</span>
<span class="n">li</span> <span class="n">x2</span><span class="p">,</span> <span class="mh">0</span><span class="n">x8ffffffc</span>
<span class="c1">// Load the value of WRITE_GPR into a second GPR</span>
<span class="n">li</span> <span class="n">x1</span><span class="p">,</span> <span class="mh">0</span><span class="n">x2</span>
<span class="c1">// Store this word to memory at the signature address</span>
<span class="n">sw</span> <span class="n">x1</span><span class="p">,</span> <span class="mh">0</span><span class="p">(</span><span class="n">x2</span><span class="p">)</span>
<span class="c1">// Iterate through all 32 GPRs and write each one to</span>
<span class="c1">// memory at the signature address</span>
<span class="n">sw</span> <span class="n">x0</span><span class="p">,</span> <span class="mh">0</span><span class="p">(</span><span class="n">x2</span><span class="p">)</span>
<span class="n">sw</span> <span class="n">x1</span><span class="p">,</span> <span class="mh">0</span><span class="p">(</span><span class="n">x2</span><span class="p">)</span>
<span class="n">sw</span> <span class="n">x2</span><span class="p">,</span> <span class="mh">0</span><span class="p">(</span><span class="n">x2</span><span class="p">)</span>
<span class="n">sw</span> <span class="n">x3</span><span class="p">,</span> <span class="mh">0</span><span class="p">(</span><span class="n">x2</span><span class="p">)</span>
<span class="p">...</span>
<span class="n">sw</span> <span class="n">x30</span><span class="p">,</span> <span class="mh">0</span><span class="p">(</span><span class="n">x2</span><span class="p">)</span>
<span class="n">sw</span> <span class="n">x31</span><span class="p">,</span> <span class="mh">0</span><span class="p">(</span><span class="n">x2</span><span class="p">)</span>
</pre></div>
</div>
</div>
<div class="section" id="write-csr">
<h4>WRITE_CSR<a class="headerlink" href="#write-csr" title="Permalink to this headline">¶</a></h4>
<p>When <code class="docutils literal notranslate"><span class="pre">gen_signature_handshake(...)</span></code> is called with <code class="docutils literal notranslate"><span class="pre">WRITE_CSR</span></code> as the
<code class="docutils literal notranslate"><span class="pre">signature_type</span></code> argument, we will generate a first <code class="docutils literal notranslate"><span class="pre">sw</span></code> instruction that writes a
data word to the <code class="docutils literal notranslate"><span class="pre">signature_addr</span></code> that contains the value <code class="docutils literal notranslate"><span class="pre">WRITE_CSR</span></code> in the
bottom 8 bits, and the address of the desired CSR in the upper 24 bits, to
indicate to the testbench which CSR will be written.
This first generated <code class="docutils literal notranslate"><span class="pre">sw</span></code> instruction is then followed by a second one, which
writes the actual data contained in the specified CSR to the signature address.</p>
<p>Note the only function arguments that have to be specified to generate this
handshake are <code class="docutils literal notranslate"><span class="pre">instr</span></code>, <code class="docutils literal notranslate"><span class="pre">signature_type</span></code>, and <code class="docutils literal notranslate"><span class="pre">csr</span></code>. As an example, to generate a
handshake that writes the value of the <cite>mie</cite> CSR to the RTL simulation
environment, the function call would look like this:</p>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="n">gen_signature_handshake</span><span class="p">(.</span><span class="n">instr</span><span class="p">(</span><span class="n">instr_string_queue</span><span class="p">),</span>
                        <span class="p">.</span><span class="n">signature_type</span><span class="p">(</span><span class="no">WRITE_CSR</span><span class="p">),</span>
                        <span class="p">.</span><span class="n">csr</span><span class="p">(</span><span class="no">MIE</span><span class="p">));</span>
</pre></div>
</div>
<p>The sequence of assembly generated by this call would look like the following:</p>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="c1">// Load the signature address into a GPR</span>
<span class="n">li</span> <span class="n">x2</span><span class="p">,</span> <span class="mh">0</span><span class="n">x8ffffffc</span>
<span class="c1">// Load the address of MIE into the second GPR</span>
<span class="n">li</span> <span class="n">x1</span><span class="p">,</span> <span class="mh">0</span><span class="n">x304</span>
<span class="c1">// Left-shift the CSR address by 8 bits</span>
<span class="n">slli</span> <span class="n">x1</span><span class="p">,</span> <span class="n">x1</span><span class="p">,</span> <span class="mh">8</span>
<span class="c1">// Load the WRITE_CSR signature_type value into</span>
<span class="c1">// the bottom 8 bits of the data word.</span>
<span class="c1">// At this point, the data word is 0x00030403</span>
<span class="n">addi</span> <span class="n">x1</span><span class="p">,</span> <span class="n">x1</span><span class="p">,</span> <span class="mh">0</span><span class="n">x3</span>
<span class="c1">// Store this formatted word to memory at the signature address</span>
<span class="n">sw</span> <span class="n">x1</span><span class="p">,</span> <span class="mh">0</span><span class="p">(</span><span class="n">x2</span><span class="p">)</span>
<span class="c1">// Read the actual CSR value into the second GPR</span>
<span class="n">csrr</span> <span class="n">x1</span><span class="p">,</span> <span class="mh">0</span><span class="n">x304</span>
<span class="c1">// Write the value held by the CSR into memory at the signature address</span>
<span class="n">sw</span> <span class="n">x1</span><span class="p">,</span> <span class="mh">0</span><span class="p">(</span><span class="n">x2</span><span class="p">)</span>
</pre></div>
</div>
</div>
</div>
<div class="section" id="sample-testbench-integration">
<h3>Sample Testbench Integration<a class="headerlink" href="#sample-testbench-integration" title="Permalink to this headline">¶</a></h3>
<p>Everything previously outlined has been relating to how this handshake
generation is implemented from the perspective of the <code class="docutils literal notranslate"><span class="pre">RISCV-DV</span></code> instruction
generator, but some work must be done in the RTL simulation environment to
actually interface with and use these handshakes to improve verification.</p>
<p>This handshaking mechanism has been put to use for verification of the <a class="reference external" href="https://github.com/lowRISC/ibex">Ibex
RISC-V core</a>, in collaboration with lowRISC. To
interface with the handshaking code produced in the generator, this testbench
makes heavy use of the task <code class="docutils literal notranslate"><span class="pre">wait_for_mem_txn(...)</span></code> found in
<a class="reference external" href="https://github.com/lowRISC/ibex/blob/master/dv/uvm/core_ibex/tests/core_ibex_base_test.sv">tests/core_ibex_base_test.sv</a>.
This task polls the Ibex core’s data memory interface for any writes to the
chosen signature address (<code class="docutils literal notranslate"><span class="pre">0x8ffffffc</span></code>), and then based on the value of
<code class="docutils literal notranslate"><span class="pre">signature_type</span></code> encoded by the generated handshake code, this task takes
appropriate action and stores the relevant data into a queue instantiated in the
base test class.</p>
<p>For example upon detecting a transaction written to the
signature address that has a <code class="docutils literal notranslate"><span class="pre">signature_type</span></code> of <code class="docutils literal notranslate"><span class="pre">WRITE_CSR</span></code>, it right-shifts
the collected data word by 8 to obtain the CSR address, which is then stored to
the local queue. However, since for <code class="docutils literal notranslate"><span class="pre">WRITE_CSR</span></code> signatures there is a second
data word that gets written to memory at the signature address, the task waits
for the second write containing the CSR data to arrive, and then stores that
into the queue as well. After this task completes, it is now possible to pop
the stored data off of the queue for analysis anywhere else in the test class,
in this case examining the values of various CSR fields.</p>
<p>Additionally, the Ibex testbench provides a fairly basic API of some tasks
wrapping <code class="docutils literal notranslate"><span class="pre">wait_for_mem_txn(...)</span></code> for frequently used functionalities in various
test classes. This API is also found in
<a class="reference external" href="https://github.com/lowRISC/ibex/blob/master/dv/uvm/core_ibex/tests/core_ibex_base_test.sv">tests/core_ibex_base_test.sv</a>.
Examples of use-cases for these API functions can be found throughout the
library of tests written for the Ibex core, found at
<a class="reference external" href="https://github.com/lowRISC/ibex/blob/master/dv/uvm/core_ibex/tests/core_ibex_test_lib.sv">tests/core_ibex_test_lib.sv</a>, as these are heavily used to verify the core’s response to external debug and interrupt stimulus.</p>
</div>
</div>
<span id="document-appendix"></span><div class="section" id="appendix">
<h2>Appendix<a class="headerlink" href="#appendix" title="Permalink to this headline">¶</a></h2>
<div class="section" id="trace-csv-format">
<h3>Trace CSV format<a class="headerlink" href="#trace-csv-format" title="Permalink to this headline">¶</a></h3>
<p>A standard CSV format is defined for the instruction execution trace. It’s used for co-simulation result comparison and functional coverage collection.</p>
<img alt="_images/trace_csv.png" src="_images/trace_csv.png" />
<p><strong>The CSV format includes the following fields:</strong></p>
<ul class="simple">
<li><p>pc : Program counter (instruction memory address)</p></li>
<li><p>instr: Instruction name</p></li>
<li><p>gpr: General purpose register updated by the instruction (rd, fd, vd etc.)</p>
<ul>
<li><p>Format: &lt;GPR name&gt;:&lt;Value&gt;</p></li>
<li><p>GPR can be any integer/floating point/vector register</p></li>
<li><p>If more than one general purpose registers are updated, separate them with semicolon</p></li>
</ul>
</li>
<li><p>csr: Privileged CSR updated by the instruction</p>
<ul>
<li><p>The same format as the GPR field</p></li>
</ul>
</li>
<li><p>binary: Instruction binary</p></li>
<li><p>instr_str: Instruction in assembly format</p></li>
<li><p>operand: Instruction operands</p></li>
<li><p>pad: Unused</p></li>
</ul>
<p><strong>Here’s a sample of the CSV trace file:</strong></p>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="n">pc</span><span class="p">,</span><span class="n">instr</span><span class="p">,</span><span class="n">gpr</span><span class="p">,</span><span class="n">csr</span><span class="p">,</span><span class="n">binary</span><span class="p">,</span><span class="n">mode</span><span class="p">,</span><span class="n">instr_str</span><span class="p">,</span><span class="n">operand</span><span class="p">,</span><span class="n">pad</span>
<span class="n">ffffffff8000000c</span><span class="p">,</span><span class="n">c</span><span class="p">.</span><span class="n">addi</span><span class="p">,</span><span class="nl">ra:</span><span class="n">daab700e</span><span class="p">,,</span><span class="mh">000000</span><span class="n">b9</span><span class="p">,</span><span class="mh">3</span><span class="p">,</span><span class="s">&quot;c.addi  ra, 14&quot;</span><span class="p">,</span><span class="s">&quot;ra,14&quot;</span><span class="p">,</span>
<span class="n">ffffffff8000000e</span><span class="p">,</span><span class="n">lui</span><span class="p">,</span><span class="nl">sp:</span><span class="n">ff8e6000</span><span class="p">,,</span><span class="n">ff8e6137</span><span class="p">,</span><span class="mh">3</span><span class="p">,</span><span class="s">&quot;lui     sp, 0xff8e6&quot;</span><span class="p">,</span><span class="s">&quot;sp,0xff8e6&quot;</span><span class="p">,</span>
<span class="n">ffffffff80000012</span><span class="p">,</span><span class="n">addi</span><span class="p">,</span><span class="nl">sp:</span><span class="n">ff8e6541</span><span class="p">,,</span><span class="mh">54110113</span><span class="p">,</span><span class="mh">3</span><span class="p">,</span><span class="s">&quot;addi    sp, sp, 1345&quot;</span><span class="p">,</span><span class="s">&quot;sp,sp,1345&quot;</span><span class="p">,</span>
<span class="n">ffffffff80000016</span><span class="p">,</span><span class="n">c</span><span class="p">.</span><span class="n">li</span><span class="p">,</span><span class="nl">gp:</span><span class="mh">00000000</span><span class="p">,,</span><span class="mh">00004181</span><span class="p">,</span><span class="mh">3</span><span class="p">,</span><span class="s">&quot;c.li    gp, 0&quot;</span><span class="p">,</span><span class="s">&quot;gp,0&quot;</span><span class="p">,</span>
<span class="n">ffffffff80000018</span><span class="p">,</span><span class="n">lui</span><span class="p">,</span><span class="nl">tp:</span><span class="mh">80000000</span><span class="p">,,</span><span class="mh">80000237</span><span class="p">,</span><span class="mh">3</span><span class="p">,</span><span class="s">&quot;lui     tp, 0x80000&quot;</span><span class="p">,</span><span class="s">&quot;tp,0x80000&quot;</span><span class="p">,</span>
<span class="n">ffffffff8000001c</span><span class="p">,</span><span class="n">lui</span><span class="p">,</span><span class="nl">t0:</span><span class="n">f999d000</span><span class="p">,,</span><span class="n">f999d2b7</span><span class="p">,</span><span class="mh">3</span><span class="p">,</span><span class="s">&quot;lui     t0, 0xf999d&quot;</span><span class="p">,</span><span class="s">&quot;t0,0xf999d&quot;</span><span class="p">,</span>
<span class="n">ffffffff80000020</span><span class="p">,</span><span class="n">addi</span><span class="p">,</span><span class="nl">t0:</span><span class="n">f999cbf0</span><span class="p">,,</span><span class="n">bf028293</span><span class="p">,</span><span class="mh">3</span><span class="p">,</span><span class="s">&quot;addi    t0, t0, -1040&quot;</span><span class="p">,</span><span class="s">&quot;t0,t0,-1040&quot;</span><span class="p">,</span>
<span class="n">ffffffff80000024</span><span class="p">,</span><span class="n">lui</span><span class="p">,</span><span class="nl">t1:</span><span class="mh">0416</span><span class="n">b000</span><span class="p">,,</span><span class="mh">0416</span><span class="n">b337</span><span class="p">,</span><span class="mh">3</span><span class="p">,</span><span class="s">&quot;lui     t1, 0x416b&quot;</span><span class="p">,</span><span class="s">&quot;t1,0x416b&quot;</span><span class="p">,</span>
<span class="n">ffffffff80000028</span><span class="p">,</span><span class="n">addi</span><span class="p">,</span><span class="nl">t1:</span><span class="mh">0416</span><span class="n">b6ee</span><span class="p">,,</span><span class="mh">6</span><span class="n">ee30313</span><span class="p">,</span><span class="mh">3</span><span class="p">,</span><span class="s">&quot;addi    t1, t1, 1774&quot;</span><span class="p">,</span><span class="s">&quot;t1,t1,1774&quot;</span><span class="p">,</span>
<span class="n">ffffffff8000002c</span><span class="p">,</span><span class="n">lui</span><span class="p">,</span><span class="nl">t2:</span><span class="n">e6420000</span><span class="p">,,</span><span class="n">e64203b7</span><span class="p">,</span><span class="mh">3</span><span class="p">,</span><span class="s">&quot;lui     t2, 0xe6420&quot;</span><span class="p">,</span><span class="s">&quot;t2,0xe6420&quot;</span><span class="p">,</span>
<span class="p">...</span>
</pre></div>
</div>
<p>To integrate a new ISS or processor with the co-simualtion or coverage flow, user must implement a
python script to convert the custom trace log format to this CSV format. You can find a sample
script <a class="reference external" href="https://github.com/google/riscv-dv/blob/master/scripts/spike_log_to_trace_csv.py">here</a>.</p>
</div>
</div>
</div>
</div>
<div class="section" id="indices-and-tables">
<h1>Indices and tables<a class="headerlink" href="#indices-and-tables" title="Permalink to this headline">¶</a></h1>
<ul class="simple">
<li><p><a class="reference internal" href="genindex.html"><span class="std std-ref">Index</span></a></p></li>
<li><p><a class="reference internal" href="py-modindex.html"><span class="std std-ref">Module Index</span></a></p></li>
<li><p><a class="reference internal" href="search.html"><span class="std std-ref">Search Page</span></a></p></li>
</ul>
</div>


           </div>
           
          </div>
          <footer>
  

  <hr/>

  <div role="contentinfo">
    <p>
        
        &copy; Copyright 2020, Google, Inc.

    </p>
  </div>
    
    
    
    Built with <a href="http://sphinx-doc.org/">Sphinx</a> using a
    
    <a href="https://github.com/rtfd/sphinx_rtd_theme">theme</a>
    
    provided by <a href="https://readthedocs.org">Read the Docs</a>. 

</footer>

        </div>
      </div>

    </section>

  </div>
  

  <script type="text/javascript">
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script>

  
  
    
   

</body>
</html>