#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Tue Nov 15 18:30:06 2016
# Process ID: 5285
# Current directory: /home/asautaux/yarr/src
# Command line: vivado
# Log file: /home/asautaux/yarr/src/vivado.log
# Journal file: /home/asautaux/yarr/src/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/asautaux/yarr/pcie_lite_wb_1/pcie_lite_wb_1.xpr
update_compile_order -fileset sources_1
open_hw
connect_hw_server -url localhost:3121
current_hw_target [get_hw_targets */xilinx_tcf/Xilinx/000013b363cb01]
set_property PARAM.FREQUENCY 6000000 [get_hw_targets */xilinx_tcf/Xilinx/000013b363cb01]
open_hw_target
set_property PROGRAM.FILE {/home/asautaux/yarr/pcie_lite_wb_1/pcie_lite_wb_1.runs/impl_1/design_1_wrapper.bit} [lindex [get_hw_devices] 1]
set_property PROBES.FILE {/home/asautaux/yarr/pcie_lite_wb_1/pcie_lite_wb_1.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 1]
current_hw_device [lindex [get_hw_devices] 1]
refresh_hw_device [lindex [get_hw_devices] 1]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7k160t_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7k160t_1] -filter {CELL_NAME=~"design_1_i/ila_1"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k160t_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k160t_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7k160t_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
open_bd_design {/home/asautaux/yarr/pcie_lite_wb_1/pcie_lite_wb_1.srcs/sources_1/bd/design_1/design_1.bd}
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {design_1_i/NLW_ila_0_probe2_UNCONNECTED} {design_1_i/Net1} {design_1_i/Net2} {design_1_i/Net3} {design_1_i/Net4} {design_1_i/Net} {design_1_i/probe0} {design_1_i/probe3} {design_1_i/probe4} {design_1_i/probe5} }
set_property TRIGGER_COMPARE_VALUE eq1'bR [get_hw_probes design_1_i/Net4 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7k160t_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k160t_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k160t_1] -filter {CELL_NAME=~"design_1_i/ila_1"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k160t_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7k160t_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k160t_1] -filter {CELL_NAME=~"design_1_i/ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7k160t_1] -filter {CELL_NAME=~"design_1_i/ila_1"}]]
open_bd_design {/home/asautaux/yarr/pcie_lite_wb_1/pcie_lite_wb_1.srcs/sources_1/bd/design_1/design_1.bd}
connect_bd_net [get_bd_pins ila_0/probe4] [get_bd_pins pcie_7x_0/s_axis_tx_tready]
open_bd_design {/home/asautaux/yarr/pcie_lite_wb_1/pcie_lite_wb_1.srcs/sources_1/bd/design_1/design_1.bd}
update_module_reference design_1_axis_rx_0_0
startgroup
endgroup
update_module_reference design_1_axis_rx_0_0
update_module_reference design_1_axis_rx_0_0
startgroup
set_property -dict [list CONFIG.address_mask_c {0x000000FF}] [get_bd_cells axis_rx_0]
endgroup
update_module_reference design_1_axis_rx_0_0
generate_target all [get_files  /home/asautaux/yarr/pcie_lite_wb_1/pcie_lite_wb_1.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files /home/asautaux/yarr/pcie_lite_wb_1/pcie_lite_wb_1.srcs/sources_1/bd/design_1/design_1.bd] -no_script -force -quiet
export_simulation -of_objects [get_files /home/asautaux/yarr/pcie_lite_wb_1/pcie_lite_wb_1.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/asautaux/yarr/pcie_lite_wb_1/pcie_lite_wb_1.ip_user_files/sim_scripts -ip_user_files_dir /home/asautaux/yarr/pcie_lite_wb_1/pcie_lite_wb_1.ip_user_files -ipstatic_source_dir /home/asautaux/yarr/pcie_lite_wb_1/pcie_lite_wb_1.ip_user_files/ipstatic -force -quiet
startgroup
endgroup
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
set_property PROBES.FILE {/home/asautaux/yarr/pcie_lite_wb_1/pcie_lite_wb_1.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 1]
set_property PROGRAM.FILE {/home/asautaux/yarr/pcie_lite_wb_1/pcie_lite_wb_1.runs/impl_1/design_1_wrapper.bit} [lindex [get_hw_devices] 1]
program_hw_devices [lindex [get_hw_devices] 1]
refresh_hw_device [lindex [get_hw_devices] 1]
save_wave_config {/home/asautaux/yarr/pcie_lite_wb_1/pcie_lite_wb_1.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
