RTL:

`timescale 1ns / 1ps
//Date : 14/06/2025
//Name : Shankhalika Mallick

// DAY-100 ROUTER 1X3


module ROUTER(clk, rst, sel, din, out1,out2, out3 );
input clk, rst;
input [1:0] sel; // 3 select lines
input [7:0] din; // 8 bit data

output reg [7:0] out1, out2, out3;

always @(posedge clk ) 
begin
    if(rst)
    begin
        out1=8'b0; out2=8'b0; out3=8'b0;
    end
    else
    begin
        case (sel)
        2'b00: out1= din;
        2'b01: out2= din;
        2'b10: out3= din;
        endcase
    end
end
endmodule

------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

TESTBENCH:

`timescale 1ns/1ps
`include "ROUTER.v"

module ROUTER_TB();
reg clk, rst;
reg [1:0] sel;
reg [7:0] din;
wire [7:0] out1, out2, out3;
ROUTER ob(clk, rst, sel, din, out1,out2, out3 );
initial begin
    $monitor("%d, %d, %d", out1, out2, out3);
    clk=1'b0;
    rst=1'b1;
    #12; rst=1'b0;
    sel=2'b00;
    din= 8'b10110011;
    #10; rst=1'b1;
    #10; rst=1'b0;
    sel=2'b01;
    din= 8'b11011100;
    #10; rst=1'b1;
    #10; rst=1'b0;
    sel=2'b10;
    din= 8'b01100110;
    #10; $finish;
end
always 
begin
    #5; 
    clk=~clk;
end
endmodule

------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

OUTPUT:

[Running] ROUTER_TB.v
  x,   x,   x
  0,   0,   0
179,   0,   0
  0,   0,   0
  0, 220,   0
  0,   0,   0
  0,   0, 102
ROUTER_TB.v:25: $finish called at 62000 (1ps)
[Done] exit with code=0 in 0.166 seconds

