
13-UART1-RECV.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002c90  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000005c  08002d9c  08002d9c  00003d9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002df8  08002df8  00004068  2**0
                  CONTENTS
  4 .ARM          00000000  08002df8  08002df8  00004068  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002df8  08002df8  00004068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002df8  08002df8  00003df8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08002dfc  08002dfc  00003dfc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08002e00  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001c0  20000068  08002e68  00004068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000228  08002e68  00004228  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00004068  2**0
                  CONTENTS, READONLY
 12 .debug_info   00007dcb  00000000  00000000  00004091  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001b2b  00000000  00000000  0000be5c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000007a0  00000000  00000000  0000d988  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000005bb  00000000  00000000  0000e128  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018050  00000000  00000000  0000e6e3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000aa67  00000000  00000000  00026733  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00083d24  00000000  00000000  0003119a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000b4ebe  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002310  00000000  00000000  000b4f04  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004c  00000000  00000000  000b7214  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000068 	.word	0x20000068
 8000128:	00000000 	.word	0x00000000
 800012c:	08002d84 	.word	0x08002d84

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000006c 	.word	0x2000006c
 8000148:	08002d84 	.word	0x08002d84

0800014c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	b086      	sub	sp, #24
 8000150:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000152:	f107 0308 	add.w	r3, r7, #8
 8000156:	2200      	movs	r2, #0
 8000158:	601a      	str	r2, [r3, #0]
 800015a:	605a      	str	r2, [r3, #4]
 800015c:	609a      	str	r2, [r3, #8]
 800015e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000160:	4b2b      	ldr	r3, [pc, #172]	@ (8000210 <MX_GPIO_Init+0xc4>)
 8000162:	699b      	ldr	r3, [r3, #24]
 8000164:	4a2a      	ldr	r2, [pc, #168]	@ (8000210 <MX_GPIO_Init+0xc4>)
 8000166:	f043 0304 	orr.w	r3, r3, #4
 800016a:	6193      	str	r3, [r2, #24]
 800016c:	4b28      	ldr	r3, [pc, #160]	@ (8000210 <MX_GPIO_Init+0xc4>)
 800016e:	699b      	ldr	r3, [r3, #24]
 8000170:	f003 0304 	and.w	r3, r3, #4
 8000174:	607b      	str	r3, [r7, #4]
 8000176:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000178:	4b25      	ldr	r3, [pc, #148]	@ (8000210 <MX_GPIO_Init+0xc4>)
 800017a:	699b      	ldr	r3, [r3, #24]
 800017c:	4a24      	ldr	r2, [pc, #144]	@ (8000210 <MX_GPIO_Init+0xc4>)
 800017e:	f043 0308 	orr.w	r3, r3, #8
 8000182:	6193      	str	r3, [r2, #24]
 8000184:	4b22      	ldr	r3, [pc, #136]	@ (8000210 <MX_GPIO_Init+0xc4>)
 8000186:	699b      	ldr	r3, [r3, #24]
 8000188:	f003 0308 	and.w	r3, r3, #8
 800018c:	603b      	str	r3, [r7, #0]
 800018e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1|GPIO_PIN_2, GPIO_PIN_RESET);
 8000190:	2200      	movs	r2, #0
 8000192:	2106      	movs	r1, #6
 8000194:	481f      	ldr	r0, [pc, #124]	@ (8000214 <MX_GPIO_Init+0xc8>)
 8000196:	f000 fea5 	bl	8000ee4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA1 PA2 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 800019a:	2306      	movs	r3, #6
 800019c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800019e:	2301      	movs	r3, #1
 80001a0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80001a2:	2300      	movs	r3, #0
 80001a4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80001a6:	2302      	movs	r3, #2
 80001a8:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80001aa:	f107 0308 	add.w	r3, r7, #8
 80001ae:	4619      	mov	r1, r3
 80001b0:	4818      	ldr	r0, [pc, #96]	@ (8000214 <MX_GPIO_Init+0xc8>)
 80001b2:	f000 fd13 	bl	8000bdc <HAL_GPIO_Init>

  /*Configure GPIO pin : PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 80001b6:	2320      	movs	r3, #32
 80001b8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80001ba:	4b17      	ldr	r3, [pc, #92]	@ (8000218 <MX_GPIO_Init+0xcc>)
 80001bc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80001be:	2301      	movs	r3, #1
 80001c0:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80001c2:	f107 0308 	add.w	r3, r7, #8
 80001c6:	4619      	mov	r1, r3
 80001c8:	4812      	ldr	r0, [pc, #72]	@ (8000214 <MX_GPIO_Init+0xc8>)
 80001ca:	f000 fd07 	bl	8000bdc <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80001ce:	2301      	movs	r3, #1
 80001d0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80001d2:	4b11      	ldr	r3, [pc, #68]	@ (8000218 <MX_GPIO_Init+0xcc>)
 80001d4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80001d6:	2301      	movs	r3, #1
 80001d8:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80001da:	f107 0308 	add.w	r3, r7, #8
 80001de:	4619      	mov	r1, r3
 80001e0:	480e      	ldr	r0, [pc, #56]	@ (800021c <MX_GPIO_Init+0xd0>)
 80001e2:	f000 fcfb 	bl	8000bdc <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 80001e6:	2200      	movs	r2, #0
 80001e8:	2100      	movs	r1, #0
 80001ea:	2006      	movs	r0, #6
 80001ec:	f000 fc0d 	bl	8000a0a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80001f0:	2006      	movs	r0, #6
 80001f2:	f000 fc26 	bl	8000a42 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 80001f6:	2200      	movs	r2, #0
 80001f8:	2100      	movs	r1, #0
 80001fa:	2017      	movs	r0, #23
 80001fc:	f000 fc05 	bl	8000a0a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8000200:	2017      	movs	r0, #23
 8000202:	f000 fc1e 	bl	8000a42 <HAL_NVIC_EnableIRQ>

}
 8000206:	bf00      	nop
 8000208:	3718      	adds	r7, #24
 800020a:	46bd      	mov	sp, r7
 800020c:	bd80      	pop	{r7, pc}
 800020e:	bf00      	nop
 8000210:	40021000 	.word	0x40021000
 8000214:	40010800 	.word	0x40010800
 8000218:	10210000 	.word	0x10210000
 800021c:	40010c00 	.word	0x40010c00

08000220 <LED_Control>:

/* USER CODE BEGIN 2 */
void LED_Control(uint8_t device, uint8_t cmd)
{
 8000220:	b580      	push	{r7, lr}
 8000222:	b082      	sub	sp, #8
 8000224:	af00      	add	r7, sp, #0
 8000226:	4603      	mov	r3, r0
 8000228:	460a      	mov	r2, r1
 800022a:	71fb      	strb	r3, [r7, #7]
 800022c:	4613      	mov	r3, r2
 800022e:	71bb      	strb	r3, [r7, #6]
	if (device == LED1)
 8000230:	79fb      	ldrb	r3, [r7, #7]
 8000232:	2b01      	cmp	r3, #1
 8000234:	d111      	bne.n	800025a <LED_Control+0x3a>
	{
		if (cmd == ON)
 8000236:	79bb      	ldrb	r3, [r7, #6]
 8000238:	2b01      	cmp	r3, #1
 800023a:	d105      	bne.n	8000248 <LED_Control+0x28>
		{
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_SET);
 800023c:	2201      	movs	r2, #1
 800023e:	2102      	movs	r1, #2
 8000240:	4812      	ldr	r0, [pc, #72]	@ (800028c <LED_Control+0x6c>)
 8000242:	f000 fe4f 	bl	8000ee4 <HAL_GPIO_WritePin>
		else if (cmd == OFF)
		{
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_RESET);
		}
	}
}
 8000246:	e01c      	b.n	8000282 <LED_Control+0x62>
		else if (cmd == OFF)
 8000248:	79bb      	ldrb	r3, [r7, #6]
 800024a:	2b00      	cmp	r3, #0
 800024c:	d119      	bne.n	8000282 <LED_Control+0x62>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_RESET);
 800024e:	2200      	movs	r2, #0
 8000250:	2102      	movs	r1, #2
 8000252:	480e      	ldr	r0, [pc, #56]	@ (800028c <LED_Control+0x6c>)
 8000254:	f000 fe46 	bl	8000ee4 <HAL_GPIO_WritePin>
}
 8000258:	e013      	b.n	8000282 <LED_Control+0x62>
	else if (device == LED2)
 800025a:	79fb      	ldrb	r3, [r7, #7]
 800025c:	2b02      	cmp	r3, #2
 800025e:	d110      	bne.n	8000282 <LED_Control+0x62>
		if (cmd == ON)
 8000260:	79bb      	ldrb	r3, [r7, #6]
 8000262:	2b01      	cmp	r3, #1
 8000264:	d105      	bne.n	8000272 <LED_Control+0x52>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_SET);
 8000266:	2201      	movs	r2, #1
 8000268:	2104      	movs	r1, #4
 800026a:	4808      	ldr	r0, [pc, #32]	@ (800028c <LED_Control+0x6c>)
 800026c:	f000 fe3a 	bl	8000ee4 <HAL_GPIO_WritePin>
}
 8000270:	e007      	b.n	8000282 <LED_Control+0x62>
		else if (cmd == OFF)
 8000272:	79bb      	ldrb	r3, [r7, #6]
 8000274:	2b00      	cmp	r3, #0
 8000276:	d104      	bne.n	8000282 <LED_Control+0x62>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_RESET);
 8000278:	2200      	movs	r2, #0
 800027a:	2104      	movs	r1, #4
 800027c:	4803      	ldr	r0, [pc, #12]	@ (800028c <LED_Control+0x6c>)
 800027e:	f000 fe31 	bl	8000ee4 <HAL_GPIO_WritePin>
}
 8000282:	bf00      	nop
 8000284:	3708      	adds	r7, #8
 8000286:	46bd      	mov	sp, r7
 8000288:	bd80      	pop	{r7, pc}
 800028a:	bf00      	nop
 800028c:	40010800 	.word	0x40010800

08000290 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000290:	b580      	push	{r7, lr}
 8000292:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000294:	f000 fa80 	bl	8000798 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000298:	f000 f810 	bl	80002bc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800029c:	f7ff ff56 	bl	800014c <MX_GPIO_Init>
  MX_USART1_UART_Init();
 80002a0:	f000 f9c4 	bl	800062c <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_Receive_IT(&huart1, RX1_Buffer, 1);
 80002a4:	2201      	movs	r2, #1
 80002a6:	4903      	ldr	r1, [pc, #12]	@ (80002b4 <main+0x24>)
 80002a8:	4803      	ldr	r0, [pc, #12]	@ (80002b8 <main+0x28>)
 80002aa:	f001 fb36 	bl	800191a <HAL_UART_Receive_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80002ae:	bf00      	nop
 80002b0:	e7fd      	b.n	80002ae <main+0x1e>
 80002b2:	bf00      	nop
 80002b4:	20000084 	.word	0x20000084
 80002b8:	20000090 	.word	0x20000090

080002bc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80002bc:	b580      	push	{r7, lr}
 80002be:	b090      	sub	sp, #64	@ 0x40
 80002c0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80002c2:	f107 0318 	add.w	r3, r7, #24
 80002c6:	2228      	movs	r2, #40	@ 0x28
 80002c8:	2100      	movs	r1, #0
 80002ca:	4618      	mov	r0, r3
 80002cc:	f002 faac 	bl	8002828 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80002d0:	1d3b      	adds	r3, r7, #4
 80002d2:	2200      	movs	r2, #0
 80002d4:	601a      	str	r2, [r3, #0]
 80002d6:	605a      	str	r2, [r3, #4]
 80002d8:	609a      	str	r2, [r3, #8]
 80002da:	60da      	str	r2, [r3, #12]
 80002dc:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80002de:	2302      	movs	r3, #2
 80002e0:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80002e2:	2301      	movs	r3, #1
 80002e4:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80002e6:	2310      	movs	r3, #16
 80002e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80002ea:	2300      	movs	r3, #0
 80002ec:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002ee:	f107 0318 	add.w	r3, r7, #24
 80002f2:	4618      	mov	r0, r3
 80002f4:	f000 fe26 	bl	8000f44 <HAL_RCC_OscConfig>
 80002f8:	4603      	mov	r3, r0
 80002fa:	2b00      	cmp	r3, #0
 80002fc:	d001      	beq.n	8000302 <SystemClock_Config+0x46>
  {
    Error_Handler();
 80002fe:	f000 f818 	bl	8000332 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000302:	230f      	movs	r3, #15
 8000304:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000306:	2300      	movs	r3, #0
 8000308:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800030a:	2300      	movs	r3, #0
 800030c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800030e:	2300      	movs	r3, #0
 8000310:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000312:	2300      	movs	r3, #0
 8000314:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000316:	1d3b      	adds	r3, r7, #4
 8000318:	2100      	movs	r1, #0
 800031a:	4618      	mov	r0, r3
 800031c:	f001 f894 	bl	8001448 <HAL_RCC_ClockConfig>
 8000320:	4603      	mov	r3, r0
 8000322:	2b00      	cmp	r3, #0
 8000324:	d001      	beq.n	800032a <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000326:	f000 f804 	bl	8000332 <Error_Handler>
  }
}
 800032a:	bf00      	nop
 800032c:	3740      	adds	r7, #64	@ 0x40
 800032e:	46bd      	mov	sp, r7
 8000330:	bd80      	pop	{r7, pc}

08000332 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000332:	b480      	push	{r7}
 8000334:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000336:	b672      	cpsid	i
}
 8000338:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800033a:	bf00      	nop
 800033c:	e7fd      	b.n	800033a <Error_Handler+0x8>
	...

08000340 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000340:	b480      	push	{r7}
 8000342:	b085      	sub	sp, #20
 8000344:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000346:	4b15      	ldr	r3, [pc, #84]	@ (800039c <HAL_MspInit+0x5c>)
 8000348:	699b      	ldr	r3, [r3, #24]
 800034a:	4a14      	ldr	r2, [pc, #80]	@ (800039c <HAL_MspInit+0x5c>)
 800034c:	f043 0301 	orr.w	r3, r3, #1
 8000350:	6193      	str	r3, [r2, #24]
 8000352:	4b12      	ldr	r3, [pc, #72]	@ (800039c <HAL_MspInit+0x5c>)
 8000354:	699b      	ldr	r3, [r3, #24]
 8000356:	f003 0301 	and.w	r3, r3, #1
 800035a:	60bb      	str	r3, [r7, #8]
 800035c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800035e:	4b0f      	ldr	r3, [pc, #60]	@ (800039c <HAL_MspInit+0x5c>)
 8000360:	69db      	ldr	r3, [r3, #28]
 8000362:	4a0e      	ldr	r2, [pc, #56]	@ (800039c <HAL_MspInit+0x5c>)
 8000364:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000368:	61d3      	str	r3, [r2, #28]
 800036a:	4b0c      	ldr	r3, [pc, #48]	@ (800039c <HAL_MspInit+0x5c>)
 800036c:	69db      	ldr	r3, [r3, #28]
 800036e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000372:	607b      	str	r3, [r7, #4]
 8000374:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000376:	4b0a      	ldr	r3, [pc, #40]	@ (80003a0 <HAL_MspInit+0x60>)
 8000378:	685b      	ldr	r3, [r3, #4]
 800037a:	60fb      	str	r3, [r7, #12]
 800037c:	68fb      	ldr	r3, [r7, #12]
 800037e:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000382:	60fb      	str	r3, [r7, #12]
 8000384:	68fb      	ldr	r3, [r7, #12]
 8000386:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800038a:	60fb      	str	r3, [r7, #12]
 800038c:	4a04      	ldr	r2, [pc, #16]	@ (80003a0 <HAL_MspInit+0x60>)
 800038e:	68fb      	ldr	r3, [r7, #12]
 8000390:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000392:	bf00      	nop
 8000394:	3714      	adds	r7, #20
 8000396:	46bd      	mov	sp, r7
 8000398:	bc80      	pop	{r7}
 800039a:	4770      	bx	lr
 800039c:	40021000 	.word	0x40021000
 80003a0:	40010000 	.word	0x40010000

080003a4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80003a4:	b480      	push	{r7}
 80003a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80003a8:	bf00      	nop
 80003aa:	e7fd      	b.n	80003a8 <NMI_Handler+0x4>

080003ac <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80003ac:	b480      	push	{r7}
 80003ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80003b0:	bf00      	nop
 80003b2:	e7fd      	b.n	80003b0 <HardFault_Handler+0x4>

080003b4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80003b4:	b480      	push	{r7}
 80003b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80003b8:	bf00      	nop
 80003ba:	e7fd      	b.n	80003b8 <MemManage_Handler+0x4>

080003bc <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80003bc:	b480      	push	{r7}
 80003be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80003c0:	bf00      	nop
 80003c2:	e7fd      	b.n	80003c0 <BusFault_Handler+0x4>

080003c4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80003c4:	b480      	push	{r7}
 80003c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80003c8:	bf00      	nop
 80003ca:	e7fd      	b.n	80003c8 <UsageFault_Handler+0x4>

080003cc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80003cc:	b480      	push	{r7}
 80003ce:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80003d0:	bf00      	nop
 80003d2:	46bd      	mov	sp, r7
 80003d4:	bc80      	pop	{r7}
 80003d6:	4770      	bx	lr

080003d8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80003d8:	b480      	push	{r7}
 80003da:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80003dc:	bf00      	nop
 80003de:	46bd      	mov	sp, r7
 80003e0:	bc80      	pop	{r7}
 80003e2:	4770      	bx	lr

080003e4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80003e4:	b480      	push	{r7}
 80003e6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80003e8:	bf00      	nop
 80003ea:	46bd      	mov	sp, r7
 80003ec:	bc80      	pop	{r7}
 80003ee:	4770      	bx	lr

080003f0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80003f0:	b580      	push	{r7, lr}
 80003f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80003f4:	f000 fa16 	bl	8000824 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80003f8:	bf00      	nop
 80003fa:	bd80      	pop	{r7, pc}

080003fc <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 80003fc:	b580      	push	{r7, lr}
 80003fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8000400:	2001      	movs	r0, #1
 8000402:	f000 fd87 	bl	8000f14 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8000406:	bf00      	nop
 8000408:	bd80      	pop	{r7, pc}

0800040a <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 800040a:	b580      	push	{r7, lr}
 800040c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 800040e:	2020      	movs	r0, #32
 8000410:	f000 fd80 	bl	8000f14 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8000414:	bf00      	nop
 8000416:	bd80      	pop	{r7, pc}

08000418 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8000418:	b580      	push	{r7, lr}
 800041a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800041c:	4802      	ldr	r0, [pc, #8]	@ (8000428 <USART1_IRQHandler+0x10>)
 800041e:	f001 faa1 	bl	8001964 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000422:	bf00      	nop
 8000424:	bd80      	pop	{r7, pc}
 8000426:	bf00      	nop
 8000428:	20000090 	.word	0x20000090

0800042c <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 1 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800042c:	b580      	push	{r7, lr}
 800042e:	b082      	sub	sp, #8
 8000430:	af00      	add	r7, sp, #0
 8000432:	4603      	mov	r3, r0
 8000434:	80fb      	strh	r3, [r7, #6]
	static uint32_t oldUWTick = 0;
	if ((uwTick - oldUWTick) < 200) return;
 8000436:	4b16      	ldr	r3, [pc, #88]	@ (8000490 <HAL_GPIO_EXTI_Callback+0x64>)
 8000438:	681a      	ldr	r2, [r3, #0]
 800043a:	4b16      	ldr	r3, [pc, #88]	@ (8000494 <HAL_GPIO_EXTI_Callback+0x68>)
 800043c:	681b      	ldr	r3, [r3, #0]
 800043e:	1ad3      	subs	r3, r2, r3
 8000440:	2bc7      	cmp	r3, #199	@ 0xc7
 8000442:	d921      	bls.n	8000488 <HAL_GPIO_EXTI_Callback+0x5c>
	oldUWTick = uwTick;
 8000444:	4b12      	ldr	r3, [pc, #72]	@ (8000490 <HAL_GPIO_EXTI_Callback+0x64>)
 8000446:	681b      	ldr	r3, [r3, #0]
 8000448:	4a12      	ldr	r2, [pc, #72]	@ (8000494 <HAL_GPIO_EXTI_Callback+0x68>)
 800044a:	6013      	str	r3, [r2, #0]
	if (GPIO_Pin == GPIO_PIN_5)
 800044c:	88fb      	ldrh	r3, [r7, #6]
 800044e:	2b20      	cmp	r3, #32
 8000450:	d10b      	bne.n	800046a <HAL_GPIO_EXTI_Callback+0x3e>
	{
		LED_Control(LED1, ON);
 8000452:	2101      	movs	r1, #1
 8000454:	2001      	movs	r0, #1
 8000456:	f7ff fee3 	bl	8000220 <LED_Control>
		LED_Control(LED2, ON);
 800045a:	2101      	movs	r1, #1
 800045c:	2002      	movs	r0, #2
 800045e:	f7ff fedf 	bl	8000220 <LED_Control>
		printf("GPIO pin 5 has pressed\n");
 8000462:	480d      	ldr	r0, [pc, #52]	@ (8000498 <HAL_GPIO_EXTI_Callback+0x6c>)
 8000464:	f002 f900 	bl	8002668 <puts>
 8000468:	e00f      	b.n	800048a <HAL_GPIO_EXTI_Callback+0x5e>
	}
	else if (GPIO_Pin == GPIO_PIN_0)
 800046a:	88fb      	ldrh	r3, [r7, #6]
 800046c:	2b01      	cmp	r3, #1
 800046e:	d10c      	bne.n	800048a <HAL_GPIO_EXTI_Callback+0x5e>
	{
		LED_Control(LED1, OFF);
 8000470:	2100      	movs	r1, #0
 8000472:	2001      	movs	r0, #1
 8000474:	f7ff fed4 	bl	8000220 <LED_Control>
		LED_Control(LED2, OFF);
 8000478:	2100      	movs	r1, #0
 800047a:	2002      	movs	r0, #2
 800047c:	f7ff fed0 	bl	8000220 <LED_Control>
		printf("GPIO pin 0 has pressed\n");
 8000480:	4806      	ldr	r0, [pc, #24]	@ (800049c <HAL_GPIO_EXTI_Callback+0x70>)
 8000482:	f002 f8f1 	bl	8002668 <puts>
 8000486:	e000      	b.n	800048a <HAL_GPIO_EXTI_Callback+0x5e>
	if ((uwTick - oldUWTick) < 200) return;
 8000488:	bf00      	nop
	}
}
 800048a:	3708      	adds	r7, #8
 800048c:	46bd      	mov	sp, r7
 800048e:	bd80      	pop	{r7, pc}
 8000490:	200000d8 	.word	0x200000d8
 8000494:	20000088 	.word	0x20000088
 8000498:	08002d9c 	.word	0x08002d9c
 800049c:	08002db4 	.word	0x08002db4

080004a0 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80004a0:	b580      	push	{r7, lr}
 80004a2:	b082      	sub	sp, #8
 80004a4:	af00      	add	r7, sp, #0
 80004a6:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART1)
 80004a8:	687b      	ldr	r3, [r7, #4]
 80004aa:	681b      	ldr	r3, [r3, #0]
 80004ac:	4a09      	ldr	r2, [pc, #36]	@ (80004d4 <HAL_UART_RxCpltCallback+0x34>)
 80004ae:	4293      	cmp	r3, r2
 80004b0:	d10b      	bne.n	80004ca <HAL_UART_RxCpltCallback+0x2a>
	{
		HAL_UART_Transmit(huart, RX1_Buffer, 1, HAL_MAX_DELAY);
 80004b2:	f04f 33ff 	mov.w	r3, #4294967295
 80004b6:	2201      	movs	r2, #1
 80004b8:	4907      	ldr	r1, [pc, #28]	@ (80004d8 <HAL_UART_RxCpltCallback+0x38>)
 80004ba:	6878      	ldr	r0, [r7, #4]
 80004bc:	f001 f9a2 	bl	8001804 <HAL_UART_Transmit>
		HAL_UART_Receive_IT(&huart1, RX1_Buffer, 1);
 80004c0:	2201      	movs	r2, #1
 80004c2:	4905      	ldr	r1, [pc, #20]	@ (80004d8 <HAL_UART_RxCpltCallback+0x38>)
 80004c4:	4805      	ldr	r0, [pc, #20]	@ (80004dc <HAL_UART_RxCpltCallback+0x3c>)
 80004c6:	f001 fa28 	bl	800191a <HAL_UART_Receive_IT>
	}
}
 80004ca:	bf00      	nop
 80004cc:	3708      	adds	r7, #8
 80004ce:	46bd      	mov	sp, r7
 80004d0:	bd80      	pop	{r7, pc}
 80004d2:	bf00      	nop
 80004d4:	40013800 	.word	0x40013800
 80004d8:	20000084 	.word	0x20000084
 80004dc:	20000090 	.word	0x20000090

080004e0 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80004e0:	b580      	push	{r7, lr}
 80004e2:	b086      	sub	sp, #24
 80004e4:	af00      	add	r7, sp, #0
 80004e6:	60f8      	str	r0, [r7, #12]
 80004e8:	60b9      	str	r1, [r7, #8]
 80004ea:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80004ec:	2300      	movs	r3, #0
 80004ee:	617b      	str	r3, [r7, #20]
 80004f0:	e00a      	b.n	8000508 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80004f2:	f3af 8000 	nop.w
 80004f6:	4601      	mov	r1, r0
 80004f8:	68bb      	ldr	r3, [r7, #8]
 80004fa:	1c5a      	adds	r2, r3, #1
 80004fc:	60ba      	str	r2, [r7, #8]
 80004fe:	b2ca      	uxtb	r2, r1
 8000500:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000502:	697b      	ldr	r3, [r7, #20]
 8000504:	3301      	adds	r3, #1
 8000506:	617b      	str	r3, [r7, #20]
 8000508:	697a      	ldr	r2, [r7, #20]
 800050a:	687b      	ldr	r3, [r7, #4]
 800050c:	429a      	cmp	r2, r3
 800050e:	dbf0      	blt.n	80004f2 <_read+0x12>
  }

  return len;
 8000510:	687b      	ldr	r3, [r7, #4]
}
 8000512:	4618      	mov	r0, r3
 8000514:	3718      	adds	r7, #24
 8000516:	46bd      	mov	sp, r7
 8000518:	bd80      	pop	{r7, pc}

0800051a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800051a:	b580      	push	{r7, lr}
 800051c:	b086      	sub	sp, #24
 800051e:	af00      	add	r7, sp, #0
 8000520:	60f8      	str	r0, [r7, #12]
 8000522:	60b9      	str	r1, [r7, #8]
 8000524:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000526:	2300      	movs	r3, #0
 8000528:	617b      	str	r3, [r7, #20]
 800052a:	e009      	b.n	8000540 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800052c:	68bb      	ldr	r3, [r7, #8]
 800052e:	1c5a      	adds	r2, r3, #1
 8000530:	60ba      	str	r2, [r7, #8]
 8000532:	781b      	ldrb	r3, [r3, #0]
 8000534:	4618      	mov	r0, r3
 8000536:	f000 f8f7 	bl	8000728 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800053a:	697b      	ldr	r3, [r7, #20]
 800053c:	3301      	adds	r3, #1
 800053e:	617b      	str	r3, [r7, #20]
 8000540:	697a      	ldr	r2, [r7, #20]
 8000542:	687b      	ldr	r3, [r7, #4]
 8000544:	429a      	cmp	r2, r3
 8000546:	dbf1      	blt.n	800052c <_write+0x12>
  }
  return len;
 8000548:	687b      	ldr	r3, [r7, #4]
}
 800054a:	4618      	mov	r0, r3
 800054c:	3718      	adds	r7, #24
 800054e:	46bd      	mov	sp, r7
 8000550:	bd80      	pop	{r7, pc}

08000552 <_close>:

int _close(int file)
{
 8000552:	b480      	push	{r7}
 8000554:	b083      	sub	sp, #12
 8000556:	af00      	add	r7, sp, #0
 8000558:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800055a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800055e:	4618      	mov	r0, r3
 8000560:	370c      	adds	r7, #12
 8000562:	46bd      	mov	sp, r7
 8000564:	bc80      	pop	{r7}
 8000566:	4770      	bx	lr

08000568 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000568:	b480      	push	{r7}
 800056a:	b083      	sub	sp, #12
 800056c:	af00      	add	r7, sp, #0
 800056e:	6078      	str	r0, [r7, #4]
 8000570:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000572:	683b      	ldr	r3, [r7, #0]
 8000574:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000578:	605a      	str	r2, [r3, #4]
  return 0;
 800057a:	2300      	movs	r3, #0
}
 800057c:	4618      	mov	r0, r3
 800057e:	370c      	adds	r7, #12
 8000580:	46bd      	mov	sp, r7
 8000582:	bc80      	pop	{r7}
 8000584:	4770      	bx	lr

08000586 <_isatty>:

int _isatty(int file)
{
 8000586:	b480      	push	{r7}
 8000588:	b083      	sub	sp, #12
 800058a:	af00      	add	r7, sp, #0
 800058c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800058e:	2301      	movs	r3, #1
}
 8000590:	4618      	mov	r0, r3
 8000592:	370c      	adds	r7, #12
 8000594:	46bd      	mov	sp, r7
 8000596:	bc80      	pop	{r7}
 8000598:	4770      	bx	lr

0800059a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800059a:	b480      	push	{r7}
 800059c:	b085      	sub	sp, #20
 800059e:	af00      	add	r7, sp, #0
 80005a0:	60f8      	str	r0, [r7, #12]
 80005a2:	60b9      	str	r1, [r7, #8]
 80005a4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80005a6:	2300      	movs	r3, #0
}
 80005a8:	4618      	mov	r0, r3
 80005aa:	3714      	adds	r7, #20
 80005ac:	46bd      	mov	sp, r7
 80005ae:	bc80      	pop	{r7}
 80005b0:	4770      	bx	lr
	...

080005b4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80005b4:	b580      	push	{r7, lr}
 80005b6:	b086      	sub	sp, #24
 80005b8:	af00      	add	r7, sp, #0
 80005ba:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80005bc:	4a14      	ldr	r2, [pc, #80]	@ (8000610 <_sbrk+0x5c>)
 80005be:	4b15      	ldr	r3, [pc, #84]	@ (8000614 <_sbrk+0x60>)
 80005c0:	1ad3      	subs	r3, r2, r3
 80005c2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80005c4:	697b      	ldr	r3, [r7, #20]
 80005c6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80005c8:	4b13      	ldr	r3, [pc, #76]	@ (8000618 <_sbrk+0x64>)
 80005ca:	681b      	ldr	r3, [r3, #0]
 80005cc:	2b00      	cmp	r3, #0
 80005ce:	d102      	bne.n	80005d6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80005d0:	4b11      	ldr	r3, [pc, #68]	@ (8000618 <_sbrk+0x64>)
 80005d2:	4a12      	ldr	r2, [pc, #72]	@ (800061c <_sbrk+0x68>)
 80005d4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80005d6:	4b10      	ldr	r3, [pc, #64]	@ (8000618 <_sbrk+0x64>)
 80005d8:	681a      	ldr	r2, [r3, #0]
 80005da:	687b      	ldr	r3, [r7, #4]
 80005dc:	4413      	add	r3, r2
 80005de:	693a      	ldr	r2, [r7, #16]
 80005e0:	429a      	cmp	r2, r3
 80005e2:	d207      	bcs.n	80005f4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80005e4:	f002 f96e 	bl	80028c4 <__errno>
 80005e8:	4603      	mov	r3, r0
 80005ea:	220c      	movs	r2, #12
 80005ec:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80005ee:	f04f 33ff 	mov.w	r3, #4294967295
 80005f2:	e009      	b.n	8000608 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80005f4:	4b08      	ldr	r3, [pc, #32]	@ (8000618 <_sbrk+0x64>)
 80005f6:	681b      	ldr	r3, [r3, #0]
 80005f8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80005fa:	4b07      	ldr	r3, [pc, #28]	@ (8000618 <_sbrk+0x64>)
 80005fc:	681a      	ldr	r2, [r3, #0]
 80005fe:	687b      	ldr	r3, [r7, #4]
 8000600:	4413      	add	r3, r2
 8000602:	4a05      	ldr	r2, [pc, #20]	@ (8000618 <_sbrk+0x64>)
 8000604:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000606:	68fb      	ldr	r3, [r7, #12]
}
 8000608:	4618      	mov	r0, r3
 800060a:	3718      	adds	r7, #24
 800060c:	46bd      	mov	sp, r7
 800060e:	bd80      	pop	{r7, pc}
 8000610:	20005000 	.word	0x20005000
 8000614:	00000400 	.word	0x00000400
 8000618:	2000008c 	.word	0x2000008c
 800061c:	20000228 	.word	0x20000228

08000620 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000620:	b480      	push	{r7}
 8000622:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000624:	bf00      	nop
 8000626:	46bd      	mov	sp, r7
 8000628:	bc80      	pop	{r7}
 800062a:	4770      	bx	lr

0800062c <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 800062c:	b580      	push	{r7, lr}
 800062e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000630:	4b11      	ldr	r3, [pc, #68]	@ (8000678 <MX_USART1_UART_Init+0x4c>)
 8000632:	4a12      	ldr	r2, [pc, #72]	@ (800067c <MX_USART1_UART_Init+0x50>)
 8000634:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000636:	4b10      	ldr	r3, [pc, #64]	@ (8000678 <MX_USART1_UART_Init+0x4c>)
 8000638:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800063c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800063e:	4b0e      	ldr	r3, [pc, #56]	@ (8000678 <MX_USART1_UART_Init+0x4c>)
 8000640:	2200      	movs	r2, #0
 8000642:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000644:	4b0c      	ldr	r3, [pc, #48]	@ (8000678 <MX_USART1_UART_Init+0x4c>)
 8000646:	2200      	movs	r2, #0
 8000648:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800064a:	4b0b      	ldr	r3, [pc, #44]	@ (8000678 <MX_USART1_UART_Init+0x4c>)
 800064c:	2200      	movs	r2, #0
 800064e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000650:	4b09      	ldr	r3, [pc, #36]	@ (8000678 <MX_USART1_UART_Init+0x4c>)
 8000652:	220c      	movs	r2, #12
 8000654:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000656:	4b08      	ldr	r3, [pc, #32]	@ (8000678 <MX_USART1_UART_Init+0x4c>)
 8000658:	2200      	movs	r2, #0
 800065a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800065c:	4b06      	ldr	r3, [pc, #24]	@ (8000678 <MX_USART1_UART_Init+0x4c>)
 800065e:	2200      	movs	r2, #0
 8000660:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000662:	4805      	ldr	r0, [pc, #20]	@ (8000678 <MX_USART1_UART_Init+0x4c>)
 8000664:	f001 f87e 	bl	8001764 <HAL_UART_Init>
 8000668:	4603      	mov	r3, r0
 800066a:	2b00      	cmp	r3, #0
 800066c:	d001      	beq.n	8000672 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800066e:	f7ff fe60 	bl	8000332 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000672:	bf00      	nop
 8000674:	bd80      	pop	{r7, pc}
 8000676:	bf00      	nop
 8000678:	20000090 	.word	0x20000090
 800067c:	40013800 	.word	0x40013800

08000680 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000680:	b580      	push	{r7, lr}
 8000682:	b088      	sub	sp, #32
 8000684:	af00      	add	r7, sp, #0
 8000686:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000688:	f107 0310 	add.w	r3, r7, #16
 800068c:	2200      	movs	r2, #0
 800068e:	601a      	str	r2, [r3, #0]
 8000690:	605a      	str	r2, [r3, #4]
 8000692:	609a      	str	r2, [r3, #8]
 8000694:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 8000696:	687b      	ldr	r3, [r7, #4]
 8000698:	681b      	ldr	r3, [r3, #0]
 800069a:	4a20      	ldr	r2, [pc, #128]	@ (800071c <HAL_UART_MspInit+0x9c>)
 800069c:	4293      	cmp	r3, r2
 800069e:	d139      	bne.n	8000714 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80006a0:	4b1f      	ldr	r3, [pc, #124]	@ (8000720 <HAL_UART_MspInit+0xa0>)
 80006a2:	699b      	ldr	r3, [r3, #24]
 80006a4:	4a1e      	ldr	r2, [pc, #120]	@ (8000720 <HAL_UART_MspInit+0xa0>)
 80006a6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80006aa:	6193      	str	r3, [r2, #24]
 80006ac:	4b1c      	ldr	r3, [pc, #112]	@ (8000720 <HAL_UART_MspInit+0xa0>)
 80006ae:	699b      	ldr	r3, [r3, #24]
 80006b0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80006b4:	60fb      	str	r3, [r7, #12]
 80006b6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80006b8:	4b19      	ldr	r3, [pc, #100]	@ (8000720 <HAL_UART_MspInit+0xa0>)
 80006ba:	699b      	ldr	r3, [r3, #24]
 80006bc:	4a18      	ldr	r2, [pc, #96]	@ (8000720 <HAL_UART_MspInit+0xa0>)
 80006be:	f043 0304 	orr.w	r3, r3, #4
 80006c2:	6193      	str	r3, [r2, #24]
 80006c4:	4b16      	ldr	r3, [pc, #88]	@ (8000720 <HAL_UART_MspInit+0xa0>)
 80006c6:	699b      	ldr	r3, [r3, #24]
 80006c8:	f003 0304 	and.w	r3, r3, #4
 80006cc:	60bb      	str	r3, [r7, #8]
 80006ce:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80006d0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80006d4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80006d6:	2302      	movs	r3, #2
 80006d8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80006da:	2303      	movs	r3, #3
 80006dc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006de:	f107 0310 	add.w	r3, r7, #16
 80006e2:	4619      	mov	r1, r3
 80006e4:	480f      	ldr	r0, [pc, #60]	@ (8000724 <HAL_UART_MspInit+0xa4>)
 80006e6:	f000 fa79 	bl	8000bdc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80006ea:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80006ee:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80006f0:	2300      	movs	r3, #0
 80006f2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006f4:	2300      	movs	r3, #0
 80006f6:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006f8:	f107 0310 	add.w	r3, r7, #16
 80006fc:	4619      	mov	r1, r3
 80006fe:	4809      	ldr	r0, [pc, #36]	@ (8000724 <HAL_UART_MspInit+0xa4>)
 8000700:	f000 fa6c 	bl	8000bdc <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000704:	2200      	movs	r2, #0
 8000706:	2100      	movs	r1, #0
 8000708:	2025      	movs	r0, #37	@ 0x25
 800070a:	f000 f97e 	bl	8000a0a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800070e:	2025      	movs	r0, #37	@ 0x25
 8000710:	f000 f997 	bl	8000a42 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8000714:	bf00      	nop
 8000716:	3720      	adds	r7, #32
 8000718:	46bd      	mov	sp, r7
 800071a:	bd80      	pop	{r7, pc}
 800071c:	40013800 	.word	0x40013800
 8000720:	40021000 	.word	0x40021000
 8000724:	40010800 	.word	0x40010800

08000728 <__io_putchar>:
  }
}

/* USER CODE BEGIN 1 */
int __io_putchar(int ch)
{
 8000728:	b580      	push	{r7, lr}
 800072a:	b082      	sub	sp, #8
 800072c:	af00      	add	r7, sp, #0
 800072e:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8000730:	1d39      	adds	r1, r7, #4
 8000732:	f04f 33ff 	mov.w	r3, #4294967295
 8000736:	2201      	movs	r2, #1
 8000738:	4803      	ldr	r0, [pc, #12]	@ (8000748 <__io_putchar+0x20>)
 800073a:	f001 f863 	bl	8001804 <HAL_UART_Transmit>
  return ch;
 800073e:	687b      	ldr	r3, [r7, #4]
}
 8000740:	4618      	mov	r0, r3
 8000742:	3708      	adds	r7, #8
 8000744:	46bd      	mov	sp, r7
 8000746:	bd80      	pop	{r7, pc}
 8000748:	20000090 	.word	0x20000090

0800074c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 800074c:	f7ff ff68 	bl	8000620 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000750:	480b      	ldr	r0, [pc, #44]	@ (8000780 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000752:	490c      	ldr	r1, [pc, #48]	@ (8000784 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000754:	4a0c      	ldr	r2, [pc, #48]	@ (8000788 <LoopFillZerobss+0x16>)
  movs r3, #0
 8000756:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000758:	e002      	b.n	8000760 <LoopCopyDataInit>

0800075a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800075a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800075c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800075e:	3304      	adds	r3, #4

08000760 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000760:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000762:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000764:	d3f9      	bcc.n	800075a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000766:	4a09      	ldr	r2, [pc, #36]	@ (800078c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000768:	4c09      	ldr	r4, [pc, #36]	@ (8000790 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800076a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800076c:	e001      	b.n	8000772 <LoopFillZerobss>

0800076e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800076e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000770:	3204      	adds	r2, #4

08000772 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000772:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000774:	d3fb      	bcc.n	800076e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000776:	f002 f8ab 	bl	80028d0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800077a:	f7ff fd89 	bl	8000290 <main>
  bx lr
 800077e:	4770      	bx	lr
  ldr r0, =_sdata
 8000780:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000784:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000788:	08002e00 	.word	0x08002e00
  ldr r2, =_sbss
 800078c:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000790:	20000228 	.word	0x20000228

08000794 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000794:	e7fe      	b.n	8000794 <ADC1_2_IRQHandler>
	...

08000798 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000798:	b580      	push	{r7, lr}
 800079a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800079c:	4b08      	ldr	r3, [pc, #32]	@ (80007c0 <HAL_Init+0x28>)
 800079e:	681b      	ldr	r3, [r3, #0]
 80007a0:	4a07      	ldr	r2, [pc, #28]	@ (80007c0 <HAL_Init+0x28>)
 80007a2:	f043 0310 	orr.w	r3, r3, #16
 80007a6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80007a8:	2003      	movs	r0, #3
 80007aa:	f000 f923 	bl	80009f4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80007ae:	200f      	movs	r0, #15
 80007b0:	f000 f808 	bl	80007c4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80007b4:	f7ff fdc4 	bl	8000340 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80007b8:	2300      	movs	r3, #0
}
 80007ba:	4618      	mov	r0, r3
 80007bc:	bd80      	pop	{r7, pc}
 80007be:	bf00      	nop
 80007c0:	40022000 	.word	0x40022000

080007c4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80007c4:	b580      	push	{r7, lr}
 80007c6:	b082      	sub	sp, #8
 80007c8:	af00      	add	r7, sp, #0
 80007ca:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80007cc:	4b12      	ldr	r3, [pc, #72]	@ (8000818 <HAL_InitTick+0x54>)
 80007ce:	681a      	ldr	r2, [r3, #0]
 80007d0:	4b12      	ldr	r3, [pc, #72]	@ (800081c <HAL_InitTick+0x58>)
 80007d2:	781b      	ldrb	r3, [r3, #0]
 80007d4:	4619      	mov	r1, r3
 80007d6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80007da:	fbb3 f3f1 	udiv	r3, r3, r1
 80007de:	fbb2 f3f3 	udiv	r3, r2, r3
 80007e2:	4618      	mov	r0, r3
 80007e4:	f000 f93b 	bl	8000a5e <HAL_SYSTICK_Config>
 80007e8:	4603      	mov	r3, r0
 80007ea:	2b00      	cmp	r3, #0
 80007ec:	d001      	beq.n	80007f2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80007ee:	2301      	movs	r3, #1
 80007f0:	e00e      	b.n	8000810 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80007f2:	687b      	ldr	r3, [r7, #4]
 80007f4:	2b0f      	cmp	r3, #15
 80007f6:	d80a      	bhi.n	800080e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80007f8:	2200      	movs	r2, #0
 80007fa:	6879      	ldr	r1, [r7, #4]
 80007fc:	f04f 30ff 	mov.w	r0, #4294967295
 8000800:	f000 f903 	bl	8000a0a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000804:	4a06      	ldr	r2, [pc, #24]	@ (8000820 <HAL_InitTick+0x5c>)
 8000806:	687b      	ldr	r3, [r7, #4]
 8000808:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800080a:	2300      	movs	r3, #0
 800080c:	e000      	b.n	8000810 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800080e:	2301      	movs	r3, #1
}
 8000810:	4618      	mov	r0, r3
 8000812:	3708      	adds	r7, #8
 8000814:	46bd      	mov	sp, r7
 8000816:	bd80      	pop	{r7, pc}
 8000818:	20000000 	.word	0x20000000
 800081c:	20000008 	.word	0x20000008
 8000820:	20000004 	.word	0x20000004

08000824 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000824:	b480      	push	{r7}
 8000826:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000828:	4b05      	ldr	r3, [pc, #20]	@ (8000840 <HAL_IncTick+0x1c>)
 800082a:	781b      	ldrb	r3, [r3, #0]
 800082c:	461a      	mov	r2, r3
 800082e:	4b05      	ldr	r3, [pc, #20]	@ (8000844 <HAL_IncTick+0x20>)
 8000830:	681b      	ldr	r3, [r3, #0]
 8000832:	4413      	add	r3, r2
 8000834:	4a03      	ldr	r2, [pc, #12]	@ (8000844 <HAL_IncTick+0x20>)
 8000836:	6013      	str	r3, [r2, #0]
}
 8000838:	bf00      	nop
 800083a:	46bd      	mov	sp, r7
 800083c:	bc80      	pop	{r7}
 800083e:	4770      	bx	lr
 8000840:	20000008 	.word	0x20000008
 8000844:	200000d8 	.word	0x200000d8

08000848 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000848:	b480      	push	{r7}
 800084a:	af00      	add	r7, sp, #0
  return uwTick;
 800084c:	4b02      	ldr	r3, [pc, #8]	@ (8000858 <HAL_GetTick+0x10>)
 800084e:	681b      	ldr	r3, [r3, #0]
}
 8000850:	4618      	mov	r0, r3
 8000852:	46bd      	mov	sp, r7
 8000854:	bc80      	pop	{r7}
 8000856:	4770      	bx	lr
 8000858:	200000d8 	.word	0x200000d8

0800085c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800085c:	b480      	push	{r7}
 800085e:	b085      	sub	sp, #20
 8000860:	af00      	add	r7, sp, #0
 8000862:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000864:	687b      	ldr	r3, [r7, #4]
 8000866:	f003 0307 	and.w	r3, r3, #7
 800086a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800086c:	4b0c      	ldr	r3, [pc, #48]	@ (80008a0 <__NVIC_SetPriorityGrouping+0x44>)
 800086e:	68db      	ldr	r3, [r3, #12]
 8000870:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000872:	68ba      	ldr	r2, [r7, #8]
 8000874:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000878:	4013      	ands	r3, r2
 800087a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800087c:	68fb      	ldr	r3, [r7, #12]
 800087e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000880:	68bb      	ldr	r3, [r7, #8]
 8000882:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000884:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000888:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800088c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800088e:	4a04      	ldr	r2, [pc, #16]	@ (80008a0 <__NVIC_SetPriorityGrouping+0x44>)
 8000890:	68bb      	ldr	r3, [r7, #8]
 8000892:	60d3      	str	r3, [r2, #12]
}
 8000894:	bf00      	nop
 8000896:	3714      	adds	r7, #20
 8000898:	46bd      	mov	sp, r7
 800089a:	bc80      	pop	{r7}
 800089c:	4770      	bx	lr
 800089e:	bf00      	nop
 80008a0:	e000ed00 	.word	0xe000ed00

080008a4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80008a4:	b480      	push	{r7}
 80008a6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80008a8:	4b04      	ldr	r3, [pc, #16]	@ (80008bc <__NVIC_GetPriorityGrouping+0x18>)
 80008aa:	68db      	ldr	r3, [r3, #12]
 80008ac:	0a1b      	lsrs	r3, r3, #8
 80008ae:	f003 0307 	and.w	r3, r3, #7
}
 80008b2:	4618      	mov	r0, r3
 80008b4:	46bd      	mov	sp, r7
 80008b6:	bc80      	pop	{r7}
 80008b8:	4770      	bx	lr
 80008ba:	bf00      	nop
 80008bc:	e000ed00 	.word	0xe000ed00

080008c0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80008c0:	b480      	push	{r7}
 80008c2:	b083      	sub	sp, #12
 80008c4:	af00      	add	r7, sp, #0
 80008c6:	4603      	mov	r3, r0
 80008c8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80008ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008ce:	2b00      	cmp	r3, #0
 80008d0:	db0b      	blt.n	80008ea <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80008d2:	79fb      	ldrb	r3, [r7, #7]
 80008d4:	f003 021f 	and.w	r2, r3, #31
 80008d8:	4906      	ldr	r1, [pc, #24]	@ (80008f4 <__NVIC_EnableIRQ+0x34>)
 80008da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008de:	095b      	lsrs	r3, r3, #5
 80008e0:	2001      	movs	r0, #1
 80008e2:	fa00 f202 	lsl.w	r2, r0, r2
 80008e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80008ea:	bf00      	nop
 80008ec:	370c      	adds	r7, #12
 80008ee:	46bd      	mov	sp, r7
 80008f0:	bc80      	pop	{r7}
 80008f2:	4770      	bx	lr
 80008f4:	e000e100 	.word	0xe000e100

080008f8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80008f8:	b480      	push	{r7}
 80008fa:	b083      	sub	sp, #12
 80008fc:	af00      	add	r7, sp, #0
 80008fe:	4603      	mov	r3, r0
 8000900:	6039      	str	r1, [r7, #0]
 8000902:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000904:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000908:	2b00      	cmp	r3, #0
 800090a:	db0a      	blt.n	8000922 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800090c:	683b      	ldr	r3, [r7, #0]
 800090e:	b2da      	uxtb	r2, r3
 8000910:	490c      	ldr	r1, [pc, #48]	@ (8000944 <__NVIC_SetPriority+0x4c>)
 8000912:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000916:	0112      	lsls	r2, r2, #4
 8000918:	b2d2      	uxtb	r2, r2
 800091a:	440b      	add	r3, r1
 800091c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000920:	e00a      	b.n	8000938 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000922:	683b      	ldr	r3, [r7, #0]
 8000924:	b2da      	uxtb	r2, r3
 8000926:	4908      	ldr	r1, [pc, #32]	@ (8000948 <__NVIC_SetPriority+0x50>)
 8000928:	79fb      	ldrb	r3, [r7, #7]
 800092a:	f003 030f 	and.w	r3, r3, #15
 800092e:	3b04      	subs	r3, #4
 8000930:	0112      	lsls	r2, r2, #4
 8000932:	b2d2      	uxtb	r2, r2
 8000934:	440b      	add	r3, r1
 8000936:	761a      	strb	r2, [r3, #24]
}
 8000938:	bf00      	nop
 800093a:	370c      	adds	r7, #12
 800093c:	46bd      	mov	sp, r7
 800093e:	bc80      	pop	{r7}
 8000940:	4770      	bx	lr
 8000942:	bf00      	nop
 8000944:	e000e100 	.word	0xe000e100
 8000948:	e000ed00 	.word	0xe000ed00

0800094c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800094c:	b480      	push	{r7}
 800094e:	b089      	sub	sp, #36	@ 0x24
 8000950:	af00      	add	r7, sp, #0
 8000952:	60f8      	str	r0, [r7, #12]
 8000954:	60b9      	str	r1, [r7, #8]
 8000956:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000958:	68fb      	ldr	r3, [r7, #12]
 800095a:	f003 0307 	and.w	r3, r3, #7
 800095e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000960:	69fb      	ldr	r3, [r7, #28]
 8000962:	f1c3 0307 	rsb	r3, r3, #7
 8000966:	2b04      	cmp	r3, #4
 8000968:	bf28      	it	cs
 800096a:	2304      	movcs	r3, #4
 800096c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800096e:	69fb      	ldr	r3, [r7, #28]
 8000970:	3304      	adds	r3, #4
 8000972:	2b06      	cmp	r3, #6
 8000974:	d902      	bls.n	800097c <NVIC_EncodePriority+0x30>
 8000976:	69fb      	ldr	r3, [r7, #28]
 8000978:	3b03      	subs	r3, #3
 800097a:	e000      	b.n	800097e <NVIC_EncodePriority+0x32>
 800097c:	2300      	movs	r3, #0
 800097e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000980:	f04f 32ff 	mov.w	r2, #4294967295
 8000984:	69bb      	ldr	r3, [r7, #24]
 8000986:	fa02 f303 	lsl.w	r3, r2, r3
 800098a:	43da      	mvns	r2, r3
 800098c:	68bb      	ldr	r3, [r7, #8]
 800098e:	401a      	ands	r2, r3
 8000990:	697b      	ldr	r3, [r7, #20]
 8000992:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000994:	f04f 31ff 	mov.w	r1, #4294967295
 8000998:	697b      	ldr	r3, [r7, #20]
 800099a:	fa01 f303 	lsl.w	r3, r1, r3
 800099e:	43d9      	mvns	r1, r3
 80009a0:	687b      	ldr	r3, [r7, #4]
 80009a2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80009a4:	4313      	orrs	r3, r2
         );
}
 80009a6:	4618      	mov	r0, r3
 80009a8:	3724      	adds	r7, #36	@ 0x24
 80009aa:	46bd      	mov	sp, r7
 80009ac:	bc80      	pop	{r7}
 80009ae:	4770      	bx	lr

080009b0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80009b0:	b580      	push	{r7, lr}
 80009b2:	b082      	sub	sp, #8
 80009b4:	af00      	add	r7, sp, #0
 80009b6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80009b8:	687b      	ldr	r3, [r7, #4]
 80009ba:	3b01      	subs	r3, #1
 80009bc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80009c0:	d301      	bcc.n	80009c6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80009c2:	2301      	movs	r3, #1
 80009c4:	e00f      	b.n	80009e6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80009c6:	4a0a      	ldr	r2, [pc, #40]	@ (80009f0 <SysTick_Config+0x40>)
 80009c8:	687b      	ldr	r3, [r7, #4]
 80009ca:	3b01      	subs	r3, #1
 80009cc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80009ce:	210f      	movs	r1, #15
 80009d0:	f04f 30ff 	mov.w	r0, #4294967295
 80009d4:	f7ff ff90 	bl	80008f8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80009d8:	4b05      	ldr	r3, [pc, #20]	@ (80009f0 <SysTick_Config+0x40>)
 80009da:	2200      	movs	r2, #0
 80009dc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80009de:	4b04      	ldr	r3, [pc, #16]	@ (80009f0 <SysTick_Config+0x40>)
 80009e0:	2207      	movs	r2, #7
 80009e2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80009e4:	2300      	movs	r3, #0
}
 80009e6:	4618      	mov	r0, r3
 80009e8:	3708      	adds	r7, #8
 80009ea:	46bd      	mov	sp, r7
 80009ec:	bd80      	pop	{r7, pc}
 80009ee:	bf00      	nop
 80009f0:	e000e010 	.word	0xe000e010

080009f4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80009f4:	b580      	push	{r7, lr}
 80009f6:	b082      	sub	sp, #8
 80009f8:	af00      	add	r7, sp, #0
 80009fa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80009fc:	6878      	ldr	r0, [r7, #4]
 80009fe:	f7ff ff2d 	bl	800085c <__NVIC_SetPriorityGrouping>
}
 8000a02:	bf00      	nop
 8000a04:	3708      	adds	r7, #8
 8000a06:	46bd      	mov	sp, r7
 8000a08:	bd80      	pop	{r7, pc}

08000a0a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000a0a:	b580      	push	{r7, lr}
 8000a0c:	b086      	sub	sp, #24
 8000a0e:	af00      	add	r7, sp, #0
 8000a10:	4603      	mov	r3, r0
 8000a12:	60b9      	str	r1, [r7, #8]
 8000a14:	607a      	str	r2, [r7, #4]
 8000a16:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000a18:	2300      	movs	r3, #0
 8000a1a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000a1c:	f7ff ff42 	bl	80008a4 <__NVIC_GetPriorityGrouping>
 8000a20:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000a22:	687a      	ldr	r2, [r7, #4]
 8000a24:	68b9      	ldr	r1, [r7, #8]
 8000a26:	6978      	ldr	r0, [r7, #20]
 8000a28:	f7ff ff90 	bl	800094c <NVIC_EncodePriority>
 8000a2c:	4602      	mov	r2, r0
 8000a2e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000a32:	4611      	mov	r1, r2
 8000a34:	4618      	mov	r0, r3
 8000a36:	f7ff ff5f 	bl	80008f8 <__NVIC_SetPriority>
}
 8000a3a:	bf00      	nop
 8000a3c:	3718      	adds	r7, #24
 8000a3e:	46bd      	mov	sp, r7
 8000a40:	bd80      	pop	{r7, pc}

08000a42 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000a42:	b580      	push	{r7, lr}
 8000a44:	b082      	sub	sp, #8
 8000a46:	af00      	add	r7, sp, #0
 8000a48:	4603      	mov	r3, r0
 8000a4a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000a4c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a50:	4618      	mov	r0, r3
 8000a52:	f7ff ff35 	bl	80008c0 <__NVIC_EnableIRQ>
}
 8000a56:	bf00      	nop
 8000a58:	3708      	adds	r7, #8
 8000a5a:	46bd      	mov	sp, r7
 8000a5c:	bd80      	pop	{r7, pc}

08000a5e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000a5e:	b580      	push	{r7, lr}
 8000a60:	b082      	sub	sp, #8
 8000a62:	af00      	add	r7, sp, #0
 8000a64:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000a66:	6878      	ldr	r0, [r7, #4]
 8000a68:	f7ff ffa2 	bl	80009b0 <SysTick_Config>
 8000a6c:	4603      	mov	r3, r0
}
 8000a6e:	4618      	mov	r0, r3
 8000a70:	3708      	adds	r7, #8
 8000a72:	46bd      	mov	sp, r7
 8000a74:	bd80      	pop	{r7, pc}

08000a76 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000a76:	b480      	push	{r7}
 8000a78:	b085      	sub	sp, #20
 8000a7a:	af00      	add	r7, sp, #0
 8000a7c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000a7e:	2300      	movs	r3, #0
 8000a80:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000a82:	687b      	ldr	r3, [r7, #4]
 8000a84:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8000a88:	b2db      	uxtb	r3, r3
 8000a8a:	2b02      	cmp	r3, #2
 8000a8c:	d008      	beq.n	8000aa0 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000a8e:	687b      	ldr	r3, [r7, #4]
 8000a90:	2204      	movs	r2, #4
 8000a92:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000a94:	687b      	ldr	r3, [r7, #4]
 8000a96:	2200      	movs	r2, #0
 8000a98:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8000a9c:	2301      	movs	r3, #1
 8000a9e:	e020      	b.n	8000ae2 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000aa0:	687b      	ldr	r3, [r7, #4]
 8000aa2:	681b      	ldr	r3, [r3, #0]
 8000aa4:	681a      	ldr	r2, [r3, #0]
 8000aa6:	687b      	ldr	r3, [r7, #4]
 8000aa8:	681b      	ldr	r3, [r3, #0]
 8000aaa:	f022 020e 	bic.w	r2, r2, #14
 8000aae:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000ab0:	687b      	ldr	r3, [r7, #4]
 8000ab2:	681b      	ldr	r3, [r3, #0]
 8000ab4:	681a      	ldr	r2, [r3, #0]
 8000ab6:	687b      	ldr	r3, [r7, #4]
 8000ab8:	681b      	ldr	r3, [r3, #0]
 8000aba:	f022 0201 	bic.w	r2, r2, #1
 8000abe:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8000ac0:	687b      	ldr	r3, [r7, #4]
 8000ac2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000ac4:	687b      	ldr	r3, [r7, #4]
 8000ac6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000ac8:	2101      	movs	r1, #1
 8000aca:	fa01 f202 	lsl.w	r2, r1, r2
 8000ace:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8000ad0:	687b      	ldr	r3, [r7, #4]
 8000ad2:	2201      	movs	r2, #1
 8000ad4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8000ad8:	687b      	ldr	r3, [r7, #4]
 8000ada:	2200      	movs	r2, #0
 8000adc:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8000ae0:	7bfb      	ldrb	r3, [r7, #15]
}
 8000ae2:	4618      	mov	r0, r3
 8000ae4:	3714      	adds	r7, #20
 8000ae6:	46bd      	mov	sp, r7
 8000ae8:	bc80      	pop	{r7}
 8000aea:	4770      	bx	lr

08000aec <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8000aec:	b580      	push	{r7, lr}
 8000aee:	b084      	sub	sp, #16
 8000af0:	af00      	add	r7, sp, #0
 8000af2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000af4:	2300      	movs	r3, #0
 8000af6:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000af8:	687b      	ldr	r3, [r7, #4]
 8000afa:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8000afe:	b2db      	uxtb	r3, r3
 8000b00:	2b02      	cmp	r3, #2
 8000b02:	d005      	beq.n	8000b10 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000b04:	687b      	ldr	r3, [r7, #4]
 8000b06:	2204      	movs	r2, #4
 8000b08:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8000b0a:	2301      	movs	r3, #1
 8000b0c:	73fb      	strb	r3, [r7, #15]
 8000b0e:	e051      	b.n	8000bb4 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	681b      	ldr	r3, [r3, #0]
 8000b14:	681a      	ldr	r2, [r3, #0]
 8000b16:	687b      	ldr	r3, [r7, #4]
 8000b18:	681b      	ldr	r3, [r3, #0]
 8000b1a:	f022 020e 	bic.w	r2, r2, #14
 8000b1e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000b20:	687b      	ldr	r3, [r7, #4]
 8000b22:	681b      	ldr	r3, [r3, #0]
 8000b24:	681a      	ldr	r2, [r3, #0]
 8000b26:	687b      	ldr	r3, [r7, #4]
 8000b28:	681b      	ldr	r3, [r3, #0]
 8000b2a:	f022 0201 	bic.w	r2, r2, #1
 8000b2e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8000b30:	687b      	ldr	r3, [r7, #4]
 8000b32:	681b      	ldr	r3, [r3, #0]
 8000b34:	4a22      	ldr	r2, [pc, #136]	@ (8000bc0 <HAL_DMA_Abort_IT+0xd4>)
 8000b36:	4293      	cmp	r3, r2
 8000b38:	d029      	beq.n	8000b8e <HAL_DMA_Abort_IT+0xa2>
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	681b      	ldr	r3, [r3, #0]
 8000b3e:	4a21      	ldr	r2, [pc, #132]	@ (8000bc4 <HAL_DMA_Abort_IT+0xd8>)
 8000b40:	4293      	cmp	r3, r2
 8000b42:	d022      	beq.n	8000b8a <HAL_DMA_Abort_IT+0x9e>
 8000b44:	687b      	ldr	r3, [r7, #4]
 8000b46:	681b      	ldr	r3, [r3, #0]
 8000b48:	4a1f      	ldr	r2, [pc, #124]	@ (8000bc8 <HAL_DMA_Abort_IT+0xdc>)
 8000b4a:	4293      	cmp	r3, r2
 8000b4c:	d01a      	beq.n	8000b84 <HAL_DMA_Abort_IT+0x98>
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	681b      	ldr	r3, [r3, #0]
 8000b52:	4a1e      	ldr	r2, [pc, #120]	@ (8000bcc <HAL_DMA_Abort_IT+0xe0>)
 8000b54:	4293      	cmp	r3, r2
 8000b56:	d012      	beq.n	8000b7e <HAL_DMA_Abort_IT+0x92>
 8000b58:	687b      	ldr	r3, [r7, #4]
 8000b5a:	681b      	ldr	r3, [r3, #0]
 8000b5c:	4a1c      	ldr	r2, [pc, #112]	@ (8000bd0 <HAL_DMA_Abort_IT+0xe4>)
 8000b5e:	4293      	cmp	r3, r2
 8000b60:	d00a      	beq.n	8000b78 <HAL_DMA_Abort_IT+0x8c>
 8000b62:	687b      	ldr	r3, [r7, #4]
 8000b64:	681b      	ldr	r3, [r3, #0]
 8000b66:	4a1b      	ldr	r2, [pc, #108]	@ (8000bd4 <HAL_DMA_Abort_IT+0xe8>)
 8000b68:	4293      	cmp	r3, r2
 8000b6a:	d102      	bne.n	8000b72 <HAL_DMA_Abort_IT+0x86>
 8000b6c:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8000b70:	e00e      	b.n	8000b90 <HAL_DMA_Abort_IT+0xa4>
 8000b72:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8000b76:	e00b      	b.n	8000b90 <HAL_DMA_Abort_IT+0xa4>
 8000b78:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000b7c:	e008      	b.n	8000b90 <HAL_DMA_Abort_IT+0xa4>
 8000b7e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000b82:	e005      	b.n	8000b90 <HAL_DMA_Abort_IT+0xa4>
 8000b84:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000b88:	e002      	b.n	8000b90 <HAL_DMA_Abort_IT+0xa4>
 8000b8a:	2310      	movs	r3, #16
 8000b8c:	e000      	b.n	8000b90 <HAL_DMA_Abort_IT+0xa4>
 8000b8e:	2301      	movs	r3, #1
 8000b90:	4a11      	ldr	r2, [pc, #68]	@ (8000bd8 <HAL_DMA_Abort_IT+0xec>)
 8000b92:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	2201      	movs	r2, #1
 8000b98:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000b9c:	687b      	ldr	r3, [r7, #4]
 8000b9e:	2200      	movs	r2, #0
 8000ba0:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8000ba4:	687b      	ldr	r3, [r7, #4]
 8000ba6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000ba8:	2b00      	cmp	r3, #0
 8000baa:	d003      	beq.n	8000bb4 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8000bac:	687b      	ldr	r3, [r7, #4]
 8000bae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000bb0:	6878      	ldr	r0, [r7, #4]
 8000bb2:	4798      	blx	r3
    } 
  }
  return status;
 8000bb4:	7bfb      	ldrb	r3, [r7, #15]
}
 8000bb6:	4618      	mov	r0, r3
 8000bb8:	3710      	adds	r7, #16
 8000bba:	46bd      	mov	sp, r7
 8000bbc:	bd80      	pop	{r7, pc}
 8000bbe:	bf00      	nop
 8000bc0:	40020008 	.word	0x40020008
 8000bc4:	4002001c 	.word	0x4002001c
 8000bc8:	40020030 	.word	0x40020030
 8000bcc:	40020044 	.word	0x40020044
 8000bd0:	40020058 	.word	0x40020058
 8000bd4:	4002006c 	.word	0x4002006c
 8000bd8:	40020000 	.word	0x40020000

08000bdc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000bdc:	b480      	push	{r7}
 8000bde:	b08b      	sub	sp, #44	@ 0x2c
 8000be0:	af00      	add	r7, sp, #0
 8000be2:	6078      	str	r0, [r7, #4]
 8000be4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000be6:	2300      	movs	r3, #0
 8000be8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000bea:	2300      	movs	r3, #0
 8000bec:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000bee:	e169      	b.n	8000ec4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000bf0:	2201      	movs	r2, #1
 8000bf2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000bf4:	fa02 f303 	lsl.w	r3, r2, r3
 8000bf8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000bfa:	683b      	ldr	r3, [r7, #0]
 8000bfc:	681b      	ldr	r3, [r3, #0]
 8000bfe:	69fa      	ldr	r2, [r7, #28]
 8000c00:	4013      	ands	r3, r2
 8000c02:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000c04:	69ba      	ldr	r2, [r7, #24]
 8000c06:	69fb      	ldr	r3, [r7, #28]
 8000c08:	429a      	cmp	r2, r3
 8000c0a:	f040 8158 	bne.w	8000ebe <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000c0e:	683b      	ldr	r3, [r7, #0]
 8000c10:	685b      	ldr	r3, [r3, #4]
 8000c12:	4a9a      	ldr	r2, [pc, #616]	@ (8000e7c <HAL_GPIO_Init+0x2a0>)
 8000c14:	4293      	cmp	r3, r2
 8000c16:	d05e      	beq.n	8000cd6 <HAL_GPIO_Init+0xfa>
 8000c18:	4a98      	ldr	r2, [pc, #608]	@ (8000e7c <HAL_GPIO_Init+0x2a0>)
 8000c1a:	4293      	cmp	r3, r2
 8000c1c:	d875      	bhi.n	8000d0a <HAL_GPIO_Init+0x12e>
 8000c1e:	4a98      	ldr	r2, [pc, #608]	@ (8000e80 <HAL_GPIO_Init+0x2a4>)
 8000c20:	4293      	cmp	r3, r2
 8000c22:	d058      	beq.n	8000cd6 <HAL_GPIO_Init+0xfa>
 8000c24:	4a96      	ldr	r2, [pc, #600]	@ (8000e80 <HAL_GPIO_Init+0x2a4>)
 8000c26:	4293      	cmp	r3, r2
 8000c28:	d86f      	bhi.n	8000d0a <HAL_GPIO_Init+0x12e>
 8000c2a:	4a96      	ldr	r2, [pc, #600]	@ (8000e84 <HAL_GPIO_Init+0x2a8>)
 8000c2c:	4293      	cmp	r3, r2
 8000c2e:	d052      	beq.n	8000cd6 <HAL_GPIO_Init+0xfa>
 8000c30:	4a94      	ldr	r2, [pc, #592]	@ (8000e84 <HAL_GPIO_Init+0x2a8>)
 8000c32:	4293      	cmp	r3, r2
 8000c34:	d869      	bhi.n	8000d0a <HAL_GPIO_Init+0x12e>
 8000c36:	4a94      	ldr	r2, [pc, #592]	@ (8000e88 <HAL_GPIO_Init+0x2ac>)
 8000c38:	4293      	cmp	r3, r2
 8000c3a:	d04c      	beq.n	8000cd6 <HAL_GPIO_Init+0xfa>
 8000c3c:	4a92      	ldr	r2, [pc, #584]	@ (8000e88 <HAL_GPIO_Init+0x2ac>)
 8000c3e:	4293      	cmp	r3, r2
 8000c40:	d863      	bhi.n	8000d0a <HAL_GPIO_Init+0x12e>
 8000c42:	4a92      	ldr	r2, [pc, #584]	@ (8000e8c <HAL_GPIO_Init+0x2b0>)
 8000c44:	4293      	cmp	r3, r2
 8000c46:	d046      	beq.n	8000cd6 <HAL_GPIO_Init+0xfa>
 8000c48:	4a90      	ldr	r2, [pc, #576]	@ (8000e8c <HAL_GPIO_Init+0x2b0>)
 8000c4a:	4293      	cmp	r3, r2
 8000c4c:	d85d      	bhi.n	8000d0a <HAL_GPIO_Init+0x12e>
 8000c4e:	2b12      	cmp	r3, #18
 8000c50:	d82a      	bhi.n	8000ca8 <HAL_GPIO_Init+0xcc>
 8000c52:	2b12      	cmp	r3, #18
 8000c54:	d859      	bhi.n	8000d0a <HAL_GPIO_Init+0x12e>
 8000c56:	a201      	add	r2, pc, #4	@ (adr r2, 8000c5c <HAL_GPIO_Init+0x80>)
 8000c58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000c5c:	08000cd7 	.word	0x08000cd7
 8000c60:	08000cb1 	.word	0x08000cb1
 8000c64:	08000cc3 	.word	0x08000cc3
 8000c68:	08000d05 	.word	0x08000d05
 8000c6c:	08000d0b 	.word	0x08000d0b
 8000c70:	08000d0b 	.word	0x08000d0b
 8000c74:	08000d0b 	.word	0x08000d0b
 8000c78:	08000d0b 	.word	0x08000d0b
 8000c7c:	08000d0b 	.word	0x08000d0b
 8000c80:	08000d0b 	.word	0x08000d0b
 8000c84:	08000d0b 	.word	0x08000d0b
 8000c88:	08000d0b 	.word	0x08000d0b
 8000c8c:	08000d0b 	.word	0x08000d0b
 8000c90:	08000d0b 	.word	0x08000d0b
 8000c94:	08000d0b 	.word	0x08000d0b
 8000c98:	08000d0b 	.word	0x08000d0b
 8000c9c:	08000d0b 	.word	0x08000d0b
 8000ca0:	08000cb9 	.word	0x08000cb9
 8000ca4:	08000ccd 	.word	0x08000ccd
 8000ca8:	4a79      	ldr	r2, [pc, #484]	@ (8000e90 <HAL_GPIO_Init+0x2b4>)
 8000caa:	4293      	cmp	r3, r2
 8000cac:	d013      	beq.n	8000cd6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000cae:	e02c      	b.n	8000d0a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000cb0:	683b      	ldr	r3, [r7, #0]
 8000cb2:	68db      	ldr	r3, [r3, #12]
 8000cb4:	623b      	str	r3, [r7, #32]
          break;
 8000cb6:	e029      	b.n	8000d0c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000cb8:	683b      	ldr	r3, [r7, #0]
 8000cba:	68db      	ldr	r3, [r3, #12]
 8000cbc:	3304      	adds	r3, #4
 8000cbe:	623b      	str	r3, [r7, #32]
          break;
 8000cc0:	e024      	b.n	8000d0c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000cc2:	683b      	ldr	r3, [r7, #0]
 8000cc4:	68db      	ldr	r3, [r3, #12]
 8000cc6:	3308      	adds	r3, #8
 8000cc8:	623b      	str	r3, [r7, #32]
          break;
 8000cca:	e01f      	b.n	8000d0c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000ccc:	683b      	ldr	r3, [r7, #0]
 8000cce:	68db      	ldr	r3, [r3, #12]
 8000cd0:	330c      	adds	r3, #12
 8000cd2:	623b      	str	r3, [r7, #32]
          break;
 8000cd4:	e01a      	b.n	8000d0c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000cd6:	683b      	ldr	r3, [r7, #0]
 8000cd8:	689b      	ldr	r3, [r3, #8]
 8000cda:	2b00      	cmp	r3, #0
 8000cdc:	d102      	bne.n	8000ce4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000cde:	2304      	movs	r3, #4
 8000ce0:	623b      	str	r3, [r7, #32]
          break;
 8000ce2:	e013      	b.n	8000d0c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000ce4:	683b      	ldr	r3, [r7, #0]
 8000ce6:	689b      	ldr	r3, [r3, #8]
 8000ce8:	2b01      	cmp	r3, #1
 8000cea:	d105      	bne.n	8000cf8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000cec:	2308      	movs	r3, #8
 8000cee:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	69fa      	ldr	r2, [r7, #28]
 8000cf4:	611a      	str	r2, [r3, #16]
          break;
 8000cf6:	e009      	b.n	8000d0c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000cf8:	2308      	movs	r3, #8
 8000cfa:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000cfc:	687b      	ldr	r3, [r7, #4]
 8000cfe:	69fa      	ldr	r2, [r7, #28]
 8000d00:	615a      	str	r2, [r3, #20]
          break;
 8000d02:	e003      	b.n	8000d0c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000d04:	2300      	movs	r3, #0
 8000d06:	623b      	str	r3, [r7, #32]
          break;
 8000d08:	e000      	b.n	8000d0c <HAL_GPIO_Init+0x130>
          break;
 8000d0a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000d0c:	69bb      	ldr	r3, [r7, #24]
 8000d0e:	2bff      	cmp	r3, #255	@ 0xff
 8000d10:	d801      	bhi.n	8000d16 <HAL_GPIO_Init+0x13a>
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	e001      	b.n	8000d1a <HAL_GPIO_Init+0x13e>
 8000d16:	687b      	ldr	r3, [r7, #4]
 8000d18:	3304      	adds	r3, #4
 8000d1a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000d1c:	69bb      	ldr	r3, [r7, #24]
 8000d1e:	2bff      	cmp	r3, #255	@ 0xff
 8000d20:	d802      	bhi.n	8000d28 <HAL_GPIO_Init+0x14c>
 8000d22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000d24:	009b      	lsls	r3, r3, #2
 8000d26:	e002      	b.n	8000d2e <HAL_GPIO_Init+0x152>
 8000d28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000d2a:	3b08      	subs	r3, #8
 8000d2c:	009b      	lsls	r3, r3, #2
 8000d2e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000d30:	697b      	ldr	r3, [r7, #20]
 8000d32:	681a      	ldr	r2, [r3, #0]
 8000d34:	210f      	movs	r1, #15
 8000d36:	693b      	ldr	r3, [r7, #16]
 8000d38:	fa01 f303 	lsl.w	r3, r1, r3
 8000d3c:	43db      	mvns	r3, r3
 8000d3e:	401a      	ands	r2, r3
 8000d40:	6a39      	ldr	r1, [r7, #32]
 8000d42:	693b      	ldr	r3, [r7, #16]
 8000d44:	fa01 f303 	lsl.w	r3, r1, r3
 8000d48:	431a      	orrs	r2, r3
 8000d4a:	697b      	ldr	r3, [r7, #20]
 8000d4c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000d4e:	683b      	ldr	r3, [r7, #0]
 8000d50:	685b      	ldr	r3, [r3, #4]
 8000d52:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000d56:	2b00      	cmp	r3, #0
 8000d58:	f000 80b1 	beq.w	8000ebe <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000d5c:	4b4d      	ldr	r3, [pc, #308]	@ (8000e94 <HAL_GPIO_Init+0x2b8>)
 8000d5e:	699b      	ldr	r3, [r3, #24]
 8000d60:	4a4c      	ldr	r2, [pc, #304]	@ (8000e94 <HAL_GPIO_Init+0x2b8>)
 8000d62:	f043 0301 	orr.w	r3, r3, #1
 8000d66:	6193      	str	r3, [r2, #24]
 8000d68:	4b4a      	ldr	r3, [pc, #296]	@ (8000e94 <HAL_GPIO_Init+0x2b8>)
 8000d6a:	699b      	ldr	r3, [r3, #24]
 8000d6c:	f003 0301 	and.w	r3, r3, #1
 8000d70:	60bb      	str	r3, [r7, #8]
 8000d72:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000d74:	4a48      	ldr	r2, [pc, #288]	@ (8000e98 <HAL_GPIO_Init+0x2bc>)
 8000d76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000d78:	089b      	lsrs	r3, r3, #2
 8000d7a:	3302      	adds	r3, #2
 8000d7c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d80:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000d82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000d84:	f003 0303 	and.w	r3, r3, #3
 8000d88:	009b      	lsls	r3, r3, #2
 8000d8a:	220f      	movs	r2, #15
 8000d8c:	fa02 f303 	lsl.w	r3, r2, r3
 8000d90:	43db      	mvns	r3, r3
 8000d92:	68fa      	ldr	r2, [r7, #12]
 8000d94:	4013      	ands	r3, r2
 8000d96:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	4a40      	ldr	r2, [pc, #256]	@ (8000e9c <HAL_GPIO_Init+0x2c0>)
 8000d9c:	4293      	cmp	r3, r2
 8000d9e:	d013      	beq.n	8000dc8 <HAL_GPIO_Init+0x1ec>
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	4a3f      	ldr	r2, [pc, #252]	@ (8000ea0 <HAL_GPIO_Init+0x2c4>)
 8000da4:	4293      	cmp	r3, r2
 8000da6:	d00d      	beq.n	8000dc4 <HAL_GPIO_Init+0x1e8>
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	4a3e      	ldr	r2, [pc, #248]	@ (8000ea4 <HAL_GPIO_Init+0x2c8>)
 8000dac:	4293      	cmp	r3, r2
 8000dae:	d007      	beq.n	8000dc0 <HAL_GPIO_Init+0x1e4>
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	4a3d      	ldr	r2, [pc, #244]	@ (8000ea8 <HAL_GPIO_Init+0x2cc>)
 8000db4:	4293      	cmp	r3, r2
 8000db6:	d101      	bne.n	8000dbc <HAL_GPIO_Init+0x1e0>
 8000db8:	2303      	movs	r3, #3
 8000dba:	e006      	b.n	8000dca <HAL_GPIO_Init+0x1ee>
 8000dbc:	2304      	movs	r3, #4
 8000dbe:	e004      	b.n	8000dca <HAL_GPIO_Init+0x1ee>
 8000dc0:	2302      	movs	r3, #2
 8000dc2:	e002      	b.n	8000dca <HAL_GPIO_Init+0x1ee>
 8000dc4:	2301      	movs	r3, #1
 8000dc6:	e000      	b.n	8000dca <HAL_GPIO_Init+0x1ee>
 8000dc8:	2300      	movs	r3, #0
 8000dca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000dcc:	f002 0203 	and.w	r2, r2, #3
 8000dd0:	0092      	lsls	r2, r2, #2
 8000dd2:	4093      	lsls	r3, r2
 8000dd4:	68fa      	ldr	r2, [r7, #12]
 8000dd6:	4313      	orrs	r3, r2
 8000dd8:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000dda:	492f      	ldr	r1, [pc, #188]	@ (8000e98 <HAL_GPIO_Init+0x2bc>)
 8000ddc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000dde:	089b      	lsrs	r3, r3, #2
 8000de0:	3302      	adds	r3, #2
 8000de2:	68fa      	ldr	r2, [r7, #12]
 8000de4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000de8:	683b      	ldr	r3, [r7, #0]
 8000dea:	685b      	ldr	r3, [r3, #4]
 8000dec:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000df0:	2b00      	cmp	r3, #0
 8000df2:	d006      	beq.n	8000e02 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000df4:	4b2d      	ldr	r3, [pc, #180]	@ (8000eac <HAL_GPIO_Init+0x2d0>)
 8000df6:	689a      	ldr	r2, [r3, #8]
 8000df8:	492c      	ldr	r1, [pc, #176]	@ (8000eac <HAL_GPIO_Init+0x2d0>)
 8000dfa:	69bb      	ldr	r3, [r7, #24]
 8000dfc:	4313      	orrs	r3, r2
 8000dfe:	608b      	str	r3, [r1, #8]
 8000e00:	e006      	b.n	8000e10 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000e02:	4b2a      	ldr	r3, [pc, #168]	@ (8000eac <HAL_GPIO_Init+0x2d0>)
 8000e04:	689a      	ldr	r2, [r3, #8]
 8000e06:	69bb      	ldr	r3, [r7, #24]
 8000e08:	43db      	mvns	r3, r3
 8000e0a:	4928      	ldr	r1, [pc, #160]	@ (8000eac <HAL_GPIO_Init+0x2d0>)
 8000e0c:	4013      	ands	r3, r2
 8000e0e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000e10:	683b      	ldr	r3, [r7, #0]
 8000e12:	685b      	ldr	r3, [r3, #4]
 8000e14:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000e18:	2b00      	cmp	r3, #0
 8000e1a:	d006      	beq.n	8000e2a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000e1c:	4b23      	ldr	r3, [pc, #140]	@ (8000eac <HAL_GPIO_Init+0x2d0>)
 8000e1e:	68da      	ldr	r2, [r3, #12]
 8000e20:	4922      	ldr	r1, [pc, #136]	@ (8000eac <HAL_GPIO_Init+0x2d0>)
 8000e22:	69bb      	ldr	r3, [r7, #24]
 8000e24:	4313      	orrs	r3, r2
 8000e26:	60cb      	str	r3, [r1, #12]
 8000e28:	e006      	b.n	8000e38 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000e2a:	4b20      	ldr	r3, [pc, #128]	@ (8000eac <HAL_GPIO_Init+0x2d0>)
 8000e2c:	68da      	ldr	r2, [r3, #12]
 8000e2e:	69bb      	ldr	r3, [r7, #24]
 8000e30:	43db      	mvns	r3, r3
 8000e32:	491e      	ldr	r1, [pc, #120]	@ (8000eac <HAL_GPIO_Init+0x2d0>)
 8000e34:	4013      	ands	r3, r2
 8000e36:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000e38:	683b      	ldr	r3, [r7, #0]
 8000e3a:	685b      	ldr	r3, [r3, #4]
 8000e3c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000e40:	2b00      	cmp	r3, #0
 8000e42:	d006      	beq.n	8000e52 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000e44:	4b19      	ldr	r3, [pc, #100]	@ (8000eac <HAL_GPIO_Init+0x2d0>)
 8000e46:	685a      	ldr	r2, [r3, #4]
 8000e48:	4918      	ldr	r1, [pc, #96]	@ (8000eac <HAL_GPIO_Init+0x2d0>)
 8000e4a:	69bb      	ldr	r3, [r7, #24]
 8000e4c:	4313      	orrs	r3, r2
 8000e4e:	604b      	str	r3, [r1, #4]
 8000e50:	e006      	b.n	8000e60 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000e52:	4b16      	ldr	r3, [pc, #88]	@ (8000eac <HAL_GPIO_Init+0x2d0>)
 8000e54:	685a      	ldr	r2, [r3, #4]
 8000e56:	69bb      	ldr	r3, [r7, #24]
 8000e58:	43db      	mvns	r3, r3
 8000e5a:	4914      	ldr	r1, [pc, #80]	@ (8000eac <HAL_GPIO_Init+0x2d0>)
 8000e5c:	4013      	ands	r3, r2
 8000e5e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000e60:	683b      	ldr	r3, [r7, #0]
 8000e62:	685b      	ldr	r3, [r3, #4]
 8000e64:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000e68:	2b00      	cmp	r3, #0
 8000e6a:	d021      	beq.n	8000eb0 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000e6c:	4b0f      	ldr	r3, [pc, #60]	@ (8000eac <HAL_GPIO_Init+0x2d0>)
 8000e6e:	681a      	ldr	r2, [r3, #0]
 8000e70:	490e      	ldr	r1, [pc, #56]	@ (8000eac <HAL_GPIO_Init+0x2d0>)
 8000e72:	69bb      	ldr	r3, [r7, #24]
 8000e74:	4313      	orrs	r3, r2
 8000e76:	600b      	str	r3, [r1, #0]
 8000e78:	e021      	b.n	8000ebe <HAL_GPIO_Init+0x2e2>
 8000e7a:	bf00      	nop
 8000e7c:	10320000 	.word	0x10320000
 8000e80:	10310000 	.word	0x10310000
 8000e84:	10220000 	.word	0x10220000
 8000e88:	10210000 	.word	0x10210000
 8000e8c:	10120000 	.word	0x10120000
 8000e90:	10110000 	.word	0x10110000
 8000e94:	40021000 	.word	0x40021000
 8000e98:	40010000 	.word	0x40010000
 8000e9c:	40010800 	.word	0x40010800
 8000ea0:	40010c00 	.word	0x40010c00
 8000ea4:	40011000 	.word	0x40011000
 8000ea8:	40011400 	.word	0x40011400
 8000eac:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000eb0:	4b0b      	ldr	r3, [pc, #44]	@ (8000ee0 <HAL_GPIO_Init+0x304>)
 8000eb2:	681a      	ldr	r2, [r3, #0]
 8000eb4:	69bb      	ldr	r3, [r7, #24]
 8000eb6:	43db      	mvns	r3, r3
 8000eb8:	4909      	ldr	r1, [pc, #36]	@ (8000ee0 <HAL_GPIO_Init+0x304>)
 8000eba:	4013      	ands	r3, r2
 8000ebc:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8000ebe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000ec0:	3301      	adds	r3, #1
 8000ec2:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000ec4:	683b      	ldr	r3, [r7, #0]
 8000ec6:	681a      	ldr	r2, [r3, #0]
 8000ec8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000eca:	fa22 f303 	lsr.w	r3, r2, r3
 8000ece:	2b00      	cmp	r3, #0
 8000ed0:	f47f ae8e 	bne.w	8000bf0 <HAL_GPIO_Init+0x14>
  }
}
 8000ed4:	bf00      	nop
 8000ed6:	bf00      	nop
 8000ed8:	372c      	adds	r7, #44	@ 0x2c
 8000eda:	46bd      	mov	sp, r7
 8000edc:	bc80      	pop	{r7}
 8000ede:	4770      	bx	lr
 8000ee0:	40010400 	.word	0x40010400

08000ee4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000ee4:	b480      	push	{r7}
 8000ee6:	b083      	sub	sp, #12
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	6078      	str	r0, [r7, #4]
 8000eec:	460b      	mov	r3, r1
 8000eee:	807b      	strh	r3, [r7, #2]
 8000ef0:	4613      	mov	r3, r2
 8000ef2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000ef4:	787b      	ldrb	r3, [r7, #1]
 8000ef6:	2b00      	cmp	r3, #0
 8000ef8:	d003      	beq.n	8000f02 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000efa:	887a      	ldrh	r2, [r7, #2]
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8000f00:	e003      	b.n	8000f0a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000f02:	887b      	ldrh	r3, [r7, #2]
 8000f04:	041a      	lsls	r2, r3, #16
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	611a      	str	r2, [r3, #16]
}
 8000f0a:	bf00      	nop
 8000f0c:	370c      	adds	r7, #12
 8000f0e:	46bd      	mov	sp, r7
 8000f10:	bc80      	pop	{r7}
 8000f12:	4770      	bx	lr

08000f14 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8000f14:	b580      	push	{r7, lr}
 8000f16:	b082      	sub	sp, #8
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	4603      	mov	r3, r0
 8000f1c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8000f1e:	4b08      	ldr	r3, [pc, #32]	@ (8000f40 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8000f20:	695a      	ldr	r2, [r3, #20]
 8000f22:	88fb      	ldrh	r3, [r7, #6]
 8000f24:	4013      	ands	r3, r2
 8000f26:	2b00      	cmp	r3, #0
 8000f28:	d006      	beq.n	8000f38 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8000f2a:	4a05      	ldr	r2, [pc, #20]	@ (8000f40 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8000f2c:	88fb      	ldrh	r3, [r7, #6]
 8000f2e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8000f30:	88fb      	ldrh	r3, [r7, #6]
 8000f32:	4618      	mov	r0, r3
 8000f34:	f7ff fa7a 	bl	800042c <HAL_GPIO_EXTI_Callback>
  }
}
 8000f38:	bf00      	nop
 8000f3a:	3708      	adds	r7, #8
 8000f3c:	46bd      	mov	sp, r7
 8000f3e:	bd80      	pop	{r7, pc}
 8000f40:	40010400 	.word	0x40010400

08000f44 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000f44:	b580      	push	{r7, lr}
 8000f46:	b086      	sub	sp, #24
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	2b00      	cmp	r3, #0
 8000f50:	d101      	bne.n	8000f56 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000f52:	2301      	movs	r3, #1
 8000f54:	e272      	b.n	800143c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	681b      	ldr	r3, [r3, #0]
 8000f5a:	f003 0301 	and.w	r3, r3, #1
 8000f5e:	2b00      	cmp	r3, #0
 8000f60:	f000 8087 	beq.w	8001072 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000f64:	4b92      	ldr	r3, [pc, #584]	@ (80011b0 <HAL_RCC_OscConfig+0x26c>)
 8000f66:	685b      	ldr	r3, [r3, #4]
 8000f68:	f003 030c 	and.w	r3, r3, #12
 8000f6c:	2b04      	cmp	r3, #4
 8000f6e:	d00c      	beq.n	8000f8a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000f70:	4b8f      	ldr	r3, [pc, #572]	@ (80011b0 <HAL_RCC_OscConfig+0x26c>)
 8000f72:	685b      	ldr	r3, [r3, #4]
 8000f74:	f003 030c 	and.w	r3, r3, #12
 8000f78:	2b08      	cmp	r3, #8
 8000f7a:	d112      	bne.n	8000fa2 <HAL_RCC_OscConfig+0x5e>
 8000f7c:	4b8c      	ldr	r3, [pc, #560]	@ (80011b0 <HAL_RCC_OscConfig+0x26c>)
 8000f7e:	685b      	ldr	r3, [r3, #4]
 8000f80:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000f84:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000f88:	d10b      	bne.n	8000fa2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000f8a:	4b89      	ldr	r3, [pc, #548]	@ (80011b0 <HAL_RCC_OscConfig+0x26c>)
 8000f8c:	681b      	ldr	r3, [r3, #0]
 8000f8e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	d06c      	beq.n	8001070 <HAL_RCC_OscConfig+0x12c>
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	685b      	ldr	r3, [r3, #4]
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	d168      	bne.n	8001070 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000f9e:	2301      	movs	r3, #1
 8000fa0:	e24c      	b.n	800143c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	685b      	ldr	r3, [r3, #4]
 8000fa6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000faa:	d106      	bne.n	8000fba <HAL_RCC_OscConfig+0x76>
 8000fac:	4b80      	ldr	r3, [pc, #512]	@ (80011b0 <HAL_RCC_OscConfig+0x26c>)
 8000fae:	681b      	ldr	r3, [r3, #0]
 8000fb0:	4a7f      	ldr	r2, [pc, #508]	@ (80011b0 <HAL_RCC_OscConfig+0x26c>)
 8000fb2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000fb6:	6013      	str	r3, [r2, #0]
 8000fb8:	e02e      	b.n	8001018 <HAL_RCC_OscConfig+0xd4>
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	685b      	ldr	r3, [r3, #4]
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	d10c      	bne.n	8000fdc <HAL_RCC_OscConfig+0x98>
 8000fc2:	4b7b      	ldr	r3, [pc, #492]	@ (80011b0 <HAL_RCC_OscConfig+0x26c>)
 8000fc4:	681b      	ldr	r3, [r3, #0]
 8000fc6:	4a7a      	ldr	r2, [pc, #488]	@ (80011b0 <HAL_RCC_OscConfig+0x26c>)
 8000fc8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000fcc:	6013      	str	r3, [r2, #0]
 8000fce:	4b78      	ldr	r3, [pc, #480]	@ (80011b0 <HAL_RCC_OscConfig+0x26c>)
 8000fd0:	681b      	ldr	r3, [r3, #0]
 8000fd2:	4a77      	ldr	r2, [pc, #476]	@ (80011b0 <HAL_RCC_OscConfig+0x26c>)
 8000fd4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000fd8:	6013      	str	r3, [r2, #0]
 8000fda:	e01d      	b.n	8001018 <HAL_RCC_OscConfig+0xd4>
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	685b      	ldr	r3, [r3, #4]
 8000fe0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8000fe4:	d10c      	bne.n	8001000 <HAL_RCC_OscConfig+0xbc>
 8000fe6:	4b72      	ldr	r3, [pc, #456]	@ (80011b0 <HAL_RCC_OscConfig+0x26c>)
 8000fe8:	681b      	ldr	r3, [r3, #0]
 8000fea:	4a71      	ldr	r2, [pc, #452]	@ (80011b0 <HAL_RCC_OscConfig+0x26c>)
 8000fec:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000ff0:	6013      	str	r3, [r2, #0]
 8000ff2:	4b6f      	ldr	r3, [pc, #444]	@ (80011b0 <HAL_RCC_OscConfig+0x26c>)
 8000ff4:	681b      	ldr	r3, [r3, #0]
 8000ff6:	4a6e      	ldr	r2, [pc, #440]	@ (80011b0 <HAL_RCC_OscConfig+0x26c>)
 8000ff8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000ffc:	6013      	str	r3, [r2, #0]
 8000ffe:	e00b      	b.n	8001018 <HAL_RCC_OscConfig+0xd4>
 8001000:	4b6b      	ldr	r3, [pc, #428]	@ (80011b0 <HAL_RCC_OscConfig+0x26c>)
 8001002:	681b      	ldr	r3, [r3, #0]
 8001004:	4a6a      	ldr	r2, [pc, #424]	@ (80011b0 <HAL_RCC_OscConfig+0x26c>)
 8001006:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800100a:	6013      	str	r3, [r2, #0]
 800100c:	4b68      	ldr	r3, [pc, #416]	@ (80011b0 <HAL_RCC_OscConfig+0x26c>)
 800100e:	681b      	ldr	r3, [r3, #0]
 8001010:	4a67      	ldr	r2, [pc, #412]	@ (80011b0 <HAL_RCC_OscConfig+0x26c>)
 8001012:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001016:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	685b      	ldr	r3, [r3, #4]
 800101c:	2b00      	cmp	r3, #0
 800101e:	d013      	beq.n	8001048 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001020:	f7ff fc12 	bl	8000848 <HAL_GetTick>
 8001024:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001026:	e008      	b.n	800103a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001028:	f7ff fc0e 	bl	8000848 <HAL_GetTick>
 800102c:	4602      	mov	r2, r0
 800102e:	693b      	ldr	r3, [r7, #16]
 8001030:	1ad3      	subs	r3, r2, r3
 8001032:	2b64      	cmp	r3, #100	@ 0x64
 8001034:	d901      	bls.n	800103a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001036:	2303      	movs	r3, #3
 8001038:	e200      	b.n	800143c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800103a:	4b5d      	ldr	r3, [pc, #372]	@ (80011b0 <HAL_RCC_OscConfig+0x26c>)
 800103c:	681b      	ldr	r3, [r3, #0]
 800103e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001042:	2b00      	cmp	r3, #0
 8001044:	d0f0      	beq.n	8001028 <HAL_RCC_OscConfig+0xe4>
 8001046:	e014      	b.n	8001072 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001048:	f7ff fbfe 	bl	8000848 <HAL_GetTick>
 800104c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800104e:	e008      	b.n	8001062 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001050:	f7ff fbfa 	bl	8000848 <HAL_GetTick>
 8001054:	4602      	mov	r2, r0
 8001056:	693b      	ldr	r3, [r7, #16]
 8001058:	1ad3      	subs	r3, r2, r3
 800105a:	2b64      	cmp	r3, #100	@ 0x64
 800105c:	d901      	bls.n	8001062 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800105e:	2303      	movs	r3, #3
 8001060:	e1ec      	b.n	800143c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001062:	4b53      	ldr	r3, [pc, #332]	@ (80011b0 <HAL_RCC_OscConfig+0x26c>)
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800106a:	2b00      	cmp	r3, #0
 800106c:	d1f0      	bne.n	8001050 <HAL_RCC_OscConfig+0x10c>
 800106e:	e000      	b.n	8001072 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001070:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	681b      	ldr	r3, [r3, #0]
 8001076:	f003 0302 	and.w	r3, r3, #2
 800107a:	2b00      	cmp	r3, #0
 800107c:	d063      	beq.n	8001146 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800107e:	4b4c      	ldr	r3, [pc, #304]	@ (80011b0 <HAL_RCC_OscConfig+0x26c>)
 8001080:	685b      	ldr	r3, [r3, #4]
 8001082:	f003 030c 	and.w	r3, r3, #12
 8001086:	2b00      	cmp	r3, #0
 8001088:	d00b      	beq.n	80010a2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800108a:	4b49      	ldr	r3, [pc, #292]	@ (80011b0 <HAL_RCC_OscConfig+0x26c>)
 800108c:	685b      	ldr	r3, [r3, #4]
 800108e:	f003 030c 	and.w	r3, r3, #12
 8001092:	2b08      	cmp	r3, #8
 8001094:	d11c      	bne.n	80010d0 <HAL_RCC_OscConfig+0x18c>
 8001096:	4b46      	ldr	r3, [pc, #280]	@ (80011b0 <HAL_RCC_OscConfig+0x26c>)
 8001098:	685b      	ldr	r3, [r3, #4]
 800109a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d116      	bne.n	80010d0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80010a2:	4b43      	ldr	r3, [pc, #268]	@ (80011b0 <HAL_RCC_OscConfig+0x26c>)
 80010a4:	681b      	ldr	r3, [r3, #0]
 80010a6:	f003 0302 	and.w	r3, r3, #2
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d005      	beq.n	80010ba <HAL_RCC_OscConfig+0x176>
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	691b      	ldr	r3, [r3, #16]
 80010b2:	2b01      	cmp	r3, #1
 80010b4:	d001      	beq.n	80010ba <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80010b6:	2301      	movs	r3, #1
 80010b8:	e1c0      	b.n	800143c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80010ba:	4b3d      	ldr	r3, [pc, #244]	@ (80011b0 <HAL_RCC_OscConfig+0x26c>)
 80010bc:	681b      	ldr	r3, [r3, #0]
 80010be:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	695b      	ldr	r3, [r3, #20]
 80010c6:	00db      	lsls	r3, r3, #3
 80010c8:	4939      	ldr	r1, [pc, #228]	@ (80011b0 <HAL_RCC_OscConfig+0x26c>)
 80010ca:	4313      	orrs	r3, r2
 80010cc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80010ce:	e03a      	b.n	8001146 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	691b      	ldr	r3, [r3, #16]
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	d020      	beq.n	800111a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80010d8:	4b36      	ldr	r3, [pc, #216]	@ (80011b4 <HAL_RCC_OscConfig+0x270>)
 80010da:	2201      	movs	r2, #1
 80010dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010de:	f7ff fbb3 	bl	8000848 <HAL_GetTick>
 80010e2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80010e4:	e008      	b.n	80010f8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80010e6:	f7ff fbaf 	bl	8000848 <HAL_GetTick>
 80010ea:	4602      	mov	r2, r0
 80010ec:	693b      	ldr	r3, [r7, #16]
 80010ee:	1ad3      	subs	r3, r2, r3
 80010f0:	2b02      	cmp	r3, #2
 80010f2:	d901      	bls.n	80010f8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80010f4:	2303      	movs	r3, #3
 80010f6:	e1a1      	b.n	800143c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80010f8:	4b2d      	ldr	r3, [pc, #180]	@ (80011b0 <HAL_RCC_OscConfig+0x26c>)
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	f003 0302 	and.w	r3, r3, #2
 8001100:	2b00      	cmp	r3, #0
 8001102:	d0f0      	beq.n	80010e6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001104:	4b2a      	ldr	r3, [pc, #168]	@ (80011b0 <HAL_RCC_OscConfig+0x26c>)
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	695b      	ldr	r3, [r3, #20]
 8001110:	00db      	lsls	r3, r3, #3
 8001112:	4927      	ldr	r1, [pc, #156]	@ (80011b0 <HAL_RCC_OscConfig+0x26c>)
 8001114:	4313      	orrs	r3, r2
 8001116:	600b      	str	r3, [r1, #0]
 8001118:	e015      	b.n	8001146 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800111a:	4b26      	ldr	r3, [pc, #152]	@ (80011b4 <HAL_RCC_OscConfig+0x270>)
 800111c:	2200      	movs	r2, #0
 800111e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001120:	f7ff fb92 	bl	8000848 <HAL_GetTick>
 8001124:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001126:	e008      	b.n	800113a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001128:	f7ff fb8e 	bl	8000848 <HAL_GetTick>
 800112c:	4602      	mov	r2, r0
 800112e:	693b      	ldr	r3, [r7, #16]
 8001130:	1ad3      	subs	r3, r2, r3
 8001132:	2b02      	cmp	r3, #2
 8001134:	d901      	bls.n	800113a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001136:	2303      	movs	r3, #3
 8001138:	e180      	b.n	800143c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800113a:	4b1d      	ldr	r3, [pc, #116]	@ (80011b0 <HAL_RCC_OscConfig+0x26c>)
 800113c:	681b      	ldr	r3, [r3, #0]
 800113e:	f003 0302 	and.w	r3, r3, #2
 8001142:	2b00      	cmp	r3, #0
 8001144:	d1f0      	bne.n	8001128 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	681b      	ldr	r3, [r3, #0]
 800114a:	f003 0308 	and.w	r3, r3, #8
 800114e:	2b00      	cmp	r3, #0
 8001150:	d03a      	beq.n	80011c8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	699b      	ldr	r3, [r3, #24]
 8001156:	2b00      	cmp	r3, #0
 8001158:	d019      	beq.n	800118e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800115a:	4b17      	ldr	r3, [pc, #92]	@ (80011b8 <HAL_RCC_OscConfig+0x274>)
 800115c:	2201      	movs	r2, #1
 800115e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001160:	f7ff fb72 	bl	8000848 <HAL_GetTick>
 8001164:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001166:	e008      	b.n	800117a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001168:	f7ff fb6e 	bl	8000848 <HAL_GetTick>
 800116c:	4602      	mov	r2, r0
 800116e:	693b      	ldr	r3, [r7, #16]
 8001170:	1ad3      	subs	r3, r2, r3
 8001172:	2b02      	cmp	r3, #2
 8001174:	d901      	bls.n	800117a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001176:	2303      	movs	r3, #3
 8001178:	e160      	b.n	800143c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800117a:	4b0d      	ldr	r3, [pc, #52]	@ (80011b0 <HAL_RCC_OscConfig+0x26c>)
 800117c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800117e:	f003 0302 	and.w	r3, r3, #2
 8001182:	2b00      	cmp	r3, #0
 8001184:	d0f0      	beq.n	8001168 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001186:	2001      	movs	r0, #1
 8001188:	f000 face 	bl	8001728 <RCC_Delay>
 800118c:	e01c      	b.n	80011c8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800118e:	4b0a      	ldr	r3, [pc, #40]	@ (80011b8 <HAL_RCC_OscConfig+0x274>)
 8001190:	2200      	movs	r2, #0
 8001192:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001194:	f7ff fb58 	bl	8000848 <HAL_GetTick>
 8001198:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800119a:	e00f      	b.n	80011bc <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800119c:	f7ff fb54 	bl	8000848 <HAL_GetTick>
 80011a0:	4602      	mov	r2, r0
 80011a2:	693b      	ldr	r3, [r7, #16]
 80011a4:	1ad3      	subs	r3, r2, r3
 80011a6:	2b02      	cmp	r3, #2
 80011a8:	d908      	bls.n	80011bc <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80011aa:	2303      	movs	r3, #3
 80011ac:	e146      	b.n	800143c <HAL_RCC_OscConfig+0x4f8>
 80011ae:	bf00      	nop
 80011b0:	40021000 	.word	0x40021000
 80011b4:	42420000 	.word	0x42420000
 80011b8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80011bc:	4b92      	ldr	r3, [pc, #584]	@ (8001408 <HAL_RCC_OscConfig+0x4c4>)
 80011be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80011c0:	f003 0302 	and.w	r3, r3, #2
 80011c4:	2b00      	cmp	r3, #0
 80011c6:	d1e9      	bne.n	800119c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	f003 0304 	and.w	r3, r3, #4
 80011d0:	2b00      	cmp	r3, #0
 80011d2:	f000 80a6 	beq.w	8001322 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80011d6:	2300      	movs	r3, #0
 80011d8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80011da:	4b8b      	ldr	r3, [pc, #556]	@ (8001408 <HAL_RCC_OscConfig+0x4c4>)
 80011dc:	69db      	ldr	r3, [r3, #28]
 80011de:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d10d      	bne.n	8001202 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80011e6:	4b88      	ldr	r3, [pc, #544]	@ (8001408 <HAL_RCC_OscConfig+0x4c4>)
 80011e8:	69db      	ldr	r3, [r3, #28]
 80011ea:	4a87      	ldr	r2, [pc, #540]	@ (8001408 <HAL_RCC_OscConfig+0x4c4>)
 80011ec:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80011f0:	61d3      	str	r3, [r2, #28]
 80011f2:	4b85      	ldr	r3, [pc, #532]	@ (8001408 <HAL_RCC_OscConfig+0x4c4>)
 80011f4:	69db      	ldr	r3, [r3, #28]
 80011f6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80011fa:	60bb      	str	r3, [r7, #8]
 80011fc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80011fe:	2301      	movs	r3, #1
 8001200:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001202:	4b82      	ldr	r3, [pc, #520]	@ (800140c <HAL_RCC_OscConfig+0x4c8>)
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800120a:	2b00      	cmp	r3, #0
 800120c:	d118      	bne.n	8001240 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800120e:	4b7f      	ldr	r3, [pc, #508]	@ (800140c <HAL_RCC_OscConfig+0x4c8>)
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	4a7e      	ldr	r2, [pc, #504]	@ (800140c <HAL_RCC_OscConfig+0x4c8>)
 8001214:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001218:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800121a:	f7ff fb15 	bl	8000848 <HAL_GetTick>
 800121e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001220:	e008      	b.n	8001234 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001222:	f7ff fb11 	bl	8000848 <HAL_GetTick>
 8001226:	4602      	mov	r2, r0
 8001228:	693b      	ldr	r3, [r7, #16]
 800122a:	1ad3      	subs	r3, r2, r3
 800122c:	2b64      	cmp	r3, #100	@ 0x64
 800122e:	d901      	bls.n	8001234 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001230:	2303      	movs	r3, #3
 8001232:	e103      	b.n	800143c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001234:	4b75      	ldr	r3, [pc, #468]	@ (800140c <HAL_RCC_OscConfig+0x4c8>)
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800123c:	2b00      	cmp	r3, #0
 800123e:	d0f0      	beq.n	8001222 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	68db      	ldr	r3, [r3, #12]
 8001244:	2b01      	cmp	r3, #1
 8001246:	d106      	bne.n	8001256 <HAL_RCC_OscConfig+0x312>
 8001248:	4b6f      	ldr	r3, [pc, #444]	@ (8001408 <HAL_RCC_OscConfig+0x4c4>)
 800124a:	6a1b      	ldr	r3, [r3, #32]
 800124c:	4a6e      	ldr	r2, [pc, #440]	@ (8001408 <HAL_RCC_OscConfig+0x4c4>)
 800124e:	f043 0301 	orr.w	r3, r3, #1
 8001252:	6213      	str	r3, [r2, #32]
 8001254:	e02d      	b.n	80012b2 <HAL_RCC_OscConfig+0x36e>
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	68db      	ldr	r3, [r3, #12]
 800125a:	2b00      	cmp	r3, #0
 800125c:	d10c      	bne.n	8001278 <HAL_RCC_OscConfig+0x334>
 800125e:	4b6a      	ldr	r3, [pc, #424]	@ (8001408 <HAL_RCC_OscConfig+0x4c4>)
 8001260:	6a1b      	ldr	r3, [r3, #32]
 8001262:	4a69      	ldr	r2, [pc, #420]	@ (8001408 <HAL_RCC_OscConfig+0x4c4>)
 8001264:	f023 0301 	bic.w	r3, r3, #1
 8001268:	6213      	str	r3, [r2, #32]
 800126a:	4b67      	ldr	r3, [pc, #412]	@ (8001408 <HAL_RCC_OscConfig+0x4c4>)
 800126c:	6a1b      	ldr	r3, [r3, #32]
 800126e:	4a66      	ldr	r2, [pc, #408]	@ (8001408 <HAL_RCC_OscConfig+0x4c4>)
 8001270:	f023 0304 	bic.w	r3, r3, #4
 8001274:	6213      	str	r3, [r2, #32]
 8001276:	e01c      	b.n	80012b2 <HAL_RCC_OscConfig+0x36e>
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	68db      	ldr	r3, [r3, #12]
 800127c:	2b05      	cmp	r3, #5
 800127e:	d10c      	bne.n	800129a <HAL_RCC_OscConfig+0x356>
 8001280:	4b61      	ldr	r3, [pc, #388]	@ (8001408 <HAL_RCC_OscConfig+0x4c4>)
 8001282:	6a1b      	ldr	r3, [r3, #32]
 8001284:	4a60      	ldr	r2, [pc, #384]	@ (8001408 <HAL_RCC_OscConfig+0x4c4>)
 8001286:	f043 0304 	orr.w	r3, r3, #4
 800128a:	6213      	str	r3, [r2, #32]
 800128c:	4b5e      	ldr	r3, [pc, #376]	@ (8001408 <HAL_RCC_OscConfig+0x4c4>)
 800128e:	6a1b      	ldr	r3, [r3, #32]
 8001290:	4a5d      	ldr	r2, [pc, #372]	@ (8001408 <HAL_RCC_OscConfig+0x4c4>)
 8001292:	f043 0301 	orr.w	r3, r3, #1
 8001296:	6213      	str	r3, [r2, #32]
 8001298:	e00b      	b.n	80012b2 <HAL_RCC_OscConfig+0x36e>
 800129a:	4b5b      	ldr	r3, [pc, #364]	@ (8001408 <HAL_RCC_OscConfig+0x4c4>)
 800129c:	6a1b      	ldr	r3, [r3, #32]
 800129e:	4a5a      	ldr	r2, [pc, #360]	@ (8001408 <HAL_RCC_OscConfig+0x4c4>)
 80012a0:	f023 0301 	bic.w	r3, r3, #1
 80012a4:	6213      	str	r3, [r2, #32]
 80012a6:	4b58      	ldr	r3, [pc, #352]	@ (8001408 <HAL_RCC_OscConfig+0x4c4>)
 80012a8:	6a1b      	ldr	r3, [r3, #32]
 80012aa:	4a57      	ldr	r2, [pc, #348]	@ (8001408 <HAL_RCC_OscConfig+0x4c4>)
 80012ac:	f023 0304 	bic.w	r3, r3, #4
 80012b0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	68db      	ldr	r3, [r3, #12]
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	d015      	beq.n	80012e6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80012ba:	f7ff fac5 	bl	8000848 <HAL_GetTick>
 80012be:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80012c0:	e00a      	b.n	80012d8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80012c2:	f7ff fac1 	bl	8000848 <HAL_GetTick>
 80012c6:	4602      	mov	r2, r0
 80012c8:	693b      	ldr	r3, [r7, #16]
 80012ca:	1ad3      	subs	r3, r2, r3
 80012cc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80012d0:	4293      	cmp	r3, r2
 80012d2:	d901      	bls.n	80012d8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80012d4:	2303      	movs	r3, #3
 80012d6:	e0b1      	b.n	800143c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80012d8:	4b4b      	ldr	r3, [pc, #300]	@ (8001408 <HAL_RCC_OscConfig+0x4c4>)
 80012da:	6a1b      	ldr	r3, [r3, #32]
 80012dc:	f003 0302 	and.w	r3, r3, #2
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	d0ee      	beq.n	80012c2 <HAL_RCC_OscConfig+0x37e>
 80012e4:	e014      	b.n	8001310 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80012e6:	f7ff faaf 	bl	8000848 <HAL_GetTick>
 80012ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80012ec:	e00a      	b.n	8001304 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80012ee:	f7ff faab 	bl	8000848 <HAL_GetTick>
 80012f2:	4602      	mov	r2, r0
 80012f4:	693b      	ldr	r3, [r7, #16]
 80012f6:	1ad3      	subs	r3, r2, r3
 80012f8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80012fc:	4293      	cmp	r3, r2
 80012fe:	d901      	bls.n	8001304 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001300:	2303      	movs	r3, #3
 8001302:	e09b      	b.n	800143c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001304:	4b40      	ldr	r3, [pc, #256]	@ (8001408 <HAL_RCC_OscConfig+0x4c4>)
 8001306:	6a1b      	ldr	r3, [r3, #32]
 8001308:	f003 0302 	and.w	r3, r3, #2
 800130c:	2b00      	cmp	r3, #0
 800130e:	d1ee      	bne.n	80012ee <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001310:	7dfb      	ldrb	r3, [r7, #23]
 8001312:	2b01      	cmp	r3, #1
 8001314:	d105      	bne.n	8001322 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001316:	4b3c      	ldr	r3, [pc, #240]	@ (8001408 <HAL_RCC_OscConfig+0x4c4>)
 8001318:	69db      	ldr	r3, [r3, #28]
 800131a:	4a3b      	ldr	r2, [pc, #236]	@ (8001408 <HAL_RCC_OscConfig+0x4c4>)
 800131c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001320:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	69db      	ldr	r3, [r3, #28]
 8001326:	2b00      	cmp	r3, #0
 8001328:	f000 8087 	beq.w	800143a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800132c:	4b36      	ldr	r3, [pc, #216]	@ (8001408 <HAL_RCC_OscConfig+0x4c4>)
 800132e:	685b      	ldr	r3, [r3, #4]
 8001330:	f003 030c 	and.w	r3, r3, #12
 8001334:	2b08      	cmp	r3, #8
 8001336:	d061      	beq.n	80013fc <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	69db      	ldr	r3, [r3, #28]
 800133c:	2b02      	cmp	r3, #2
 800133e:	d146      	bne.n	80013ce <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001340:	4b33      	ldr	r3, [pc, #204]	@ (8001410 <HAL_RCC_OscConfig+0x4cc>)
 8001342:	2200      	movs	r2, #0
 8001344:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001346:	f7ff fa7f 	bl	8000848 <HAL_GetTick>
 800134a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800134c:	e008      	b.n	8001360 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800134e:	f7ff fa7b 	bl	8000848 <HAL_GetTick>
 8001352:	4602      	mov	r2, r0
 8001354:	693b      	ldr	r3, [r7, #16]
 8001356:	1ad3      	subs	r3, r2, r3
 8001358:	2b02      	cmp	r3, #2
 800135a:	d901      	bls.n	8001360 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800135c:	2303      	movs	r3, #3
 800135e:	e06d      	b.n	800143c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001360:	4b29      	ldr	r3, [pc, #164]	@ (8001408 <HAL_RCC_OscConfig+0x4c4>)
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001368:	2b00      	cmp	r3, #0
 800136a:	d1f0      	bne.n	800134e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	6a1b      	ldr	r3, [r3, #32]
 8001370:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001374:	d108      	bne.n	8001388 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001376:	4b24      	ldr	r3, [pc, #144]	@ (8001408 <HAL_RCC_OscConfig+0x4c4>)
 8001378:	685b      	ldr	r3, [r3, #4]
 800137a:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	689b      	ldr	r3, [r3, #8]
 8001382:	4921      	ldr	r1, [pc, #132]	@ (8001408 <HAL_RCC_OscConfig+0x4c4>)
 8001384:	4313      	orrs	r3, r2
 8001386:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001388:	4b1f      	ldr	r3, [pc, #124]	@ (8001408 <HAL_RCC_OscConfig+0x4c4>)
 800138a:	685b      	ldr	r3, [r3, #4]
 800138c:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	6a19      	ldr	r1, [r3, #32]
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001398:	430b      	orrs	r3, r1
 800139a:	491b      	ldr	r1, [pc, #108]	@ (8001408 <HAL_RCC_OscConfig+0x4c4>)
 800139c:	4313      	orrs	r3, r2
 800139e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80013a0:	4b1b      	ldr	r3, [pc, #108]	@ (8001410 <HAL_RCC_OscConfig+0x4cc>)
 80013a2:	2201      	movs	r2, #1
 80013a4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013a6:	f7ff fa4f 	bl	8000848 <HAL_GetTick>
 80013aa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80013ac:	e008      	b.n	80013c0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80013ae:	f7ff fa4b 	bl	8000848 <HAL_GetTick>
 80013b2:	4602      	mov	r2, r0
 80013b4:	693b      	ldr	r3, [r7, #16]
 80013b6:	1ad3      	subs	r3, r2, r3
 80013b8:	2b02      	cmp	r3, #2
 80013ba:	d901      	bls.n	80013c0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80013bc:	2303      	movs	r3, #3
 80013be:	e03d      	b.n	800143c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80013c0:	4b11      	ldr	r3, [pc, #68]	@ (8001408 <HAL_RCC_OscConfig+0x4c4>)
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d0f0      	beq.n	80013ae <HAL_RCC_OscConfig+0x46a>
 80013cc:	e035      	b.n	800143a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80013ce:	4b10      	ldr	r3, [pc, #64]	@ (8001410 <HAL_RCC_OscConfig+0x4cc>)
 80013d0:	2200      	movs	r2, #0
 80013d2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013d4:	f7ff fa38 	bl	8000848 <HAL_GetTick>
 80013d8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80013da:	e008      	b.n	80013ee <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80013dc:	f7ff fa34 	bl	8000848 <HAL_GetTick>
 80013e0:	4602      	mov	r2, r0
 80013e2:	693b      	ldr	r3, [r7, #16]
 80013e4:	1ad3      	subs	r3, r2, r3
 80013e6:	2b02      	cmp	r3, #2
 80013e8:	d901      	bls.n	80013ee <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80013ea:	2303      	movs	r3, #3
 80013ec:	e026      	b.n	800143c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80013ee:	4b06      	ldr	r3, [pc, #24]	@ (8001408 <HAL_RCC_OscConfig+0x4c4>)
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d1f0      	bne.n	80013dc <HAL_RCC_OscConfig+0x498>
 80013fa:	e01e      	b.n	800143a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	69db      	ldr	r3, [r3, #28]
 8001400:	2b01      	cmp	r3, #1
 8001402:	d107      	bne.n	8001414 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001404:	2301      	movs	r3, #1
 8001406:	e019      	b.n	800143c <HAL_RCC_OscConfig+0x4f8>
 8001408:	40021000 	.word	0x40021000
 800140c:	40007000 	.word	0x40007000
 8001410:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001414:	4b0b      	ldr	r3, [pc, #44]	@ (8001444 <HAL_RCC_OscConfig+0x500>)
 8001416:	685b      	ldr	r3, [r3, #4]
 8001418:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800141a:	68fb      	ldr	r3, [r7, #12]
 800141c:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	6a1b      	ldr	r3, [r3, #32]
 8001424:	429a      	cmp	r2, r3
 8001426:	d106      	bne.n	8001436 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001428:	68fb      	ldr	r3, [r7, #12]
 800142a:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001432:	429a      	cmp	r2, r3
 8001434:	d001      	beq.n	800143a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001436:	2301      	movs	r3, #1
 8001438:	e000      	b.n	800143c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800143a:	2300      	movs	r3, #0
}
 800143c:	4618      	mov	r0, r3
 800143e:	3718      	adds	r7, #24
 8001440:	46bd      	mov	sp, r7
 8001442:	bd80      	pop	{r7, pc}
 8001444:	40021000 	.word	0x40021000

08001448 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001448:	b580      	push	{r7, lr}
 800144a:	b084      	sub	sp, #16
 800144c:	af00      	add	r7, sp, #0
 800144e:	6078      	str	r0, [r7, #4]
 8001450:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	2b00      	cmp	r3, #0
 8001456:	d101      	bne.n	800145c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001458:	2301      	movs	r3, #1
 800145a:	e0d0      	b.n	80015fe <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800145c:	4b6a      	ldr	r3, [pc, #424]	@ (8001608 <HAL_RCC_ClockConfig+0x1c0>)
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	f003 0307 	and.w	r3, r3, #7
 8001464:	683a      	ldr	r2, [r7, #0]
 8001466:	429a      	cmp	r2, r3
 8001468:	d910      	bls.n	800148c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800146a:	4b67      	ldr	r3, [pc, #412]	@ (8001608 <HAL_RCC_ClockConfig+0x1c0>)
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	f023 0207 	bic.w	r2, r3, #7
 8001472:	4965      	ldr	r1, [pc, #404]	@ (8001608 <HAL_RCC_ClockConfig+0x1c0>)
 8001474:	683b      	ldr	r3, [r7, #0]
 8001476:	4313      	orrs	r3, r2
 8001478:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800147a:	4b63      	ldr	r3, [pc, #396]	@ (8001608 <HAL_RCC_ClockConfig+0x1c0>)
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	f003 0307 	and.w	r3, r3, #7
 8001482:	683a      	ldr	r2, [r7, #0]
 8001484:	429a      	cmp	r2, r3
 8001486:	d001      	beq.n	800148c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001488:	2301      	movs	r3, #1
 800148a:	e0b8      	b.n	80015fe <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	f003 0302 	and.w	r3, r3, #2
 8001494:	2b00      	cmp	r3, #0
 8001496:	d020      	beq.n	80014da <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	f003 0304 	and.w	r3, r3, #4
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d005      	beq.n	80014b0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80014a4:	4b59      	ldr	r3, [pc, #356]	@ (800160c <HAL_RCC_ClockConfig+0x1c4>)
 80014a6:	685b      	ldr	r3, [r3, #4]
 80014a8:	4a58      	ldr	r2, [pc, #352]	@ (800160c <HAL_RCC_ClockConfig+0x1c4>)
 80014aa:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80014ae:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	f003 0308 	and.w	r3, r3, #8
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	d005      	beq.n	80014c8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80014bc:	4b53      	ldr	r3, [pc, #332]	@ (800160c <HAL_RCC_ClockConfig+0x1c4>)
 80014be:	685b      	ldr	r3, [r3, #4]
 80014c0:	4a52      	ldr	r2, [pc, #328]	@ (800160c <HAL_RCC_ClockConfig+0x1c4>)
 80014c2:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80014c6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80014c8:	4b50      	ldr	r3, [pc, #320]	@ (800160c <HAL_RCC_ClockConfig+0x1c4>)
 80014ca:	685b      	ldr	r3, [r3, #4]
 80014cc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	689b      	ldr	r3, [r3, #8]
 80014d4:	494d      	ldr	r1, [pc, #308]	@ (800160c <HAL_RCC_ClockConfig+0x1c4>)
 80014d6:	4313      	orrs	r3, r2
 80014d8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	f003 0301 	and.w	r3, r3, #1
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d040      	beq.n	8001568 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	685b      	ldr	r3, [r3, #4]
 80014ea:	2b01      	cmp	r3, #1
 80014ec:	d107      	bne.n	80014fe <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80014ee:	4b47      	ldr	r3, [pc, #284]	@ (800160c <HAL_RCC_ClockConfig+0x1c4>)
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d115      	bne.n	8001526 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80014fa:	2301      	movs	r3, #1
 80014fc:	e07f      	b.n	80015fe <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	685b      	ldr	r3, [r3, #4]
 8001502:	2b02      	cmp	r3, #2
 8001504:	d107      	bne.n	8001516 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001506:	4b41      	ldr	r3, [pc, #260]	@ (800160c <HAL_RCC_ClockConfig+0x1c4>)
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800150e:	2b00      	cmp	r3, #0
 8001510:	d109      	bne.n	8001526 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001512:	2301      	movs	r3, #1
 8001514:	e073      	b.n	80015fe <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001516:	4b3d      	ldr	r3, [pc, #244]	@ (800160c <HAL_RCC_ClockConfig+0x1c4>)
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	f003 0302 	and.w	r3, r3, #2
 800151e:	2b00      	cmp	r3, #0
 8001520:	d101      	bne.n	8001526 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001522:	2301      	movs	r3, #1
 8001524:	e06b      	b.n	80015fe <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001526:	4b39      	ldr	r3, [pc, #228]	@ (800160c <HAL_RCC_ClockConfig+0x1c4>)
 8001528:	685b      	ldr	r3, [r3, #4]
 800152a:	f023 0203 	bic.w	r2, r3, #3
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	685b      	ldr	r3, [r3, #4]
 8001532:	4936      	ldr	r1, [pc, #216]	@ (800160c <HAL_RCC_ClockConfig+0x1c4>)
 8001534:	4313      	orrs	r3, r2
 8001536:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001538:	f7ff f986 	bl	8000848 <HAL_GetTick>
 800153c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800153e:	e00a      	b.n	8001556 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001540:	f7ff f982 	bl	8000848 <HAL_GetTick>
 8001544:	4602      	mov	r2, r0
 8001546:	68fb      	ldr	r3, [r7, #12]
 8001548:	1ad3      	subs	r3, r2, r3
 800154a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800154e:	4293      	cmp	r3, r2
 8001550:	d901      	bls.n	8001556 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001552:	2303      	movs	r3, #3
 8001554:	e053      	b.n	80015fe <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001556:	4b2d      	ldr	r3, [pc, #180]	@ (800160c <HAL_RCC_ClockConfig+0x1c4>)
 8001558:	685b      	ldr	r3, [r3, #4]
 800155a:	f003 020c 	and.w	r2, r3, #12
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	685b      	ldr	r3, [r3, #4]
 8001562:	009b      	lsls	r3, r3, #2
 8001564:	429a      	cmp	r2, r3
 8001566:	d1eb      	bne.n	8001540 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001568:	4b27      	ldr	r3, [pc, #156]	@ (8001608 <HAL_RCC_ClockConfig+0x1c0>)
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	f003 0307 	and.w	r3, r3, #7
 8001570:	683a      	ldr	r2, [r7, #0]
 8001572:	429a      	cmp	r2, r3
 8001574:	d210      	bcs.n	8001598 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001576:	4b24      	ldr	r3, [pc, #144]	@ (8001608 <HAL_RCC_ClockConfig+0x1c0>)
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	f023 0207 	bic.w	r2, r3, #7
 800157e:	4922      	ldr	r1, [pc, #136]	@ (8001608 <HAL_RCC_ClockConfig+0x1c0>)
 8001580:	683b      	ldr	r3, [r7, #0]
 8001582:	4313      	orrs	r3, r2
 8001584:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001586:	4b20      	ldr	r3, [pc, #128]	@ (8001608 <HAL_RCC_ClockConfig+0x1c0>)
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	f003 0307 	and.w	r3, r3, #7
 800158e:	683a      	ldr	r2, [r7, #0]
 8001590:	429a      	cmp	r2, r3
 8001592:	d001      	beq.n	8001598 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001594:	2301      	movs	r3, #1
 8001596:	e032      	b.n	80015fe <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	f003 0304 	and.w	r3, r3, #4
 80015a0:	2b00      	cmp	r3, #0
 80015a2:	d008      	beq.n	80015b6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80015a4:	4b19      	ldr	r3, [pc, #100]	@ (800160c <HAL_RCC_ClockConfig+0x1c4>)
 80015a6:	685b      	ldr	r3, [r3, #4]
 80015a8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	68db      	ldr	r3, [r3, #12]
 80015b0:	4916      	ldr	r1, [pc, #88]	@ (800160c <HAL_RCC_ClockConfig+0x1c4>)
 80015b2:	4313      	orrs	r3, r2
 80015b4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	f003 0308 	and.w	r3, r3, #8
 80015be:	2b00      	cmp	r3, #0
 80015c0:	d009      	beq.n	80015d6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80015c2:	4b12      	ldr	r3, [pc, #72]	@ (800160c <HAL_RCC_ClockConfig+0x1c4>)
 80015c4:	685b      	ldr	r3, [r3, #4]
 80015c6:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	691b      	ldr	r3, [r3, #16]
 80015ce:	00db      	lsls	r3, r3, #3
 80015d0:	490e      	ldr	r1, [pc, #56]	@ (800160c <HAL_RCC_ClockConfig+0x1c4>)
 80015d2:	4313      	orrs	r3, r2
 80015d4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80015d6:	f000 f821 	bl	800161c <HAL_RCC_GetSysClockFreq>
 80015da:	4602      	mov	r2, r0
 80015dc:	4b0b      	ldr	r3, [pc, #44]	@ (800160c <HAL_RCC_ClockConfig+0x1c4>)
 80015de:	685b      	ldr	r3, [r3, #4]
 80015e0:	091b      	lsrs	r3, r3, #4
 80015e2:	f003 030f 	and.w	r3, r3, #15
 80015e6:	490a      	ldr	r1, [pc, #40]	@ (8001610 <HAL_RCC_ClockConfig+0x1c8>)
 80015e8:	5ccb      	ldrb	r3, [r1, r3]
 80015ea:	fa22 f303 	lsr.w	r3, r2, r3
 80015ee:	4a09      	ldr	r2, [pc, #36]	@ (8001614 <HAL_RCC_ClockConfig+0x1cc>)
 80015f0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80015f2:	4b09      	ldr	r3, [pc, #36]	@ (8001618 <HAL_RCC_ClockConfig+0x1d0>)
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	4618      	mov	r0, r3
 80015f8:	f7ff f8e4 	bl	80007c4 <HAL_InitTick>

  return HAL_OK;
 80015fc:	2300      	movs	r3, #0
}
 80015fe:	4618      	mov	r0, r3
 8001600:	3710      	adds	r7, #16
 8001602:	46bd      	mov	sp, r7
 8001604:	bd80      	pop	{r7, pc}
 8001606:	bf00      	nop
 8001608:	40022000 	.word	0x40022000
 800160c:	40021000 	.word	0x40021000
 8001610:	08002dcc 	.word	0x08002dcc
 8001614:	20000000 	.word	0x20000000
 8001618:	20000004 	.word	0x20000004

0800161c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800161c:	b480      	push	{r7}
 800161e:	b087      	sub	sp, #28
 8001620:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001622:	2300      	movs	r3, #0
 8001624:	60fb      	str	r3, [r7, #12]
 8001626:	2300      	movs	r3, #0
 8001628:	60bb      	str	r3, [r7, #8]
 800162a:	2300      	movs	r3, #0
 800162c:	617b      	str	r3, [r7, #20]
 800162e:	2300      	movs	r3, #0
 8001630:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001632:	2300      	movs	r3, #0
 8001634:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001636:	4b1e      	ldr	r3, [pc, #120]	@ (80016b0 <HAL_RCC_GetSysClockFreq+0x94>)
 8001638:	685b      	ldr	r3, [r3, #4]
 800163a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800163c:	68fb      	ldr	r3, [r7, #12]
 800163e:	f003 030c 	and.w	r3, r3, #12
 8001642:	2b04      	cmp	r3, #4
 8001644:	d002      	beq.n	800164c <HAL_RCC_GetSysClockFreq+0x30>
 8001646:	2b08      	cmp	r3, #8
 8001648:	d003      	beq.n	8001652 <HAL_RCC_GetSysClockFreq+0x36>
 800164a:	e027      	b.n	800169c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800164c:	4b19      	ldr	r3, [pc, #100]	@ (80016b4 <HAL_RCC_GetSysClockFreq+0x98>)
 800164e:	613b      	str	r3, [r7, #16]
      break;
 8001650:	e027      	b.n	80016a2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001652:	68fb      	ldr	r3, [r7, #12]
 8001654:	0c9b      	lsrs	r3, r3, #18
 8001656:	f003 030f 	and.w	r3, r3, #15
 800165a:	4a17      	ldr	r2, [pc, #92]	@ (80016b8 <HAL_RCC_GetSysClockFreq+0x9c>)
 800165c:	5cd3      	ldrb	r3, [r2, r3]
 800165e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001660:	68fb      	ldr	r3, [r7, #12]
 8001662:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001666:	2b00      	cmp	r3, #0
 8001668:	d010      	beq.n	800168c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800166a:	4b11      	ldr	r3, [pc, #68]	@ (80016b0 <HAL_RCC_GetSysClockFreq+0x94>)
 800166c:	685b      	ldr	r3, [r3, #4]
 800166e:	0c5b      	lsrs	r3, r3, #17
 8001670:	f003 0301 	and.w	r3, r3, #1
 8001674:	4a11      	ldr	r2, [pc, #68]	@ (80016bc <HAL_RCC_GetSysClockFreq+0xa0>)
 8001676:	5cd3      	ldrb	r3, [r2, r3]
 8001678:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	4a0d      	ldr	r2, [pc, #52]	@ (80016b4 <HAL_RCC_GetSysClockFreq+0x98>)
 800167e:	fb03 f202 	mul.w	r2, r3, r2
 8001682:	68bb      	ldr	r3, [r7, #8]
 8001684:	fbb2 f3f3 	udiv	r3, r2, r3
 8001688:	617b      	str	r3, [r7, #20]
 800168a:	e004      	b.n	8001696 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	4a0c      	ldr	r2, [pc, #48]	@ (80016c0 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001690:	fb02 f303 	mul.w	r3, r2, r3
 8001694:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8001696:	697b      	ldr	r3, [r7, #20]
 8001698:	613b      	str	r3, [r7, #16]
      break;
 800169a:	e002      	b.n	80016a2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800169c:	4b05      	ldr	r3, [pc, #20]	@ (80016b4 <HAL_RCC_GetSysClockFreq+0x98>)
 800169e:	613b      	str	r3, [r7, #16]
      break;
 80016a0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80016a2:	693b      	ldr	r3, [r7, #16]
}
 80016a4:	4618      	mov	r0, r3
 80016a6:	371c      	adds	r7, #28
 80016a8:	46bd      	mov	sp, r7
 80016aa:	bc80      	pop	{r7}
 80016ac:	4770      	bx	lr
 80016ae:	bf00      	nop
 80016b0:	40021000 	.word	0x40021000
 80016b4:	007a1200 	.word	0x007a1200
 80016b8:	08002de4 	.word	0x08002de4
 80016bc:	08002df4 	.word	0x08002df4
 80016c0:	003d0900 	.word	0x003d0900

080016c4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80016c4:	b480      	push	{r7}
 80016c6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80016c8:	4b02      	ldr	r3, [pc, #8]	@ (80016d4 <HAL_RCC_GetHCLKFreq+0x10>)
 80016ca:	681b      	ldr	r3, [r3, #0]
}
 80016cc:	4618      	mov	r0, r3
 80016ce:	46bd      	mov	sp, r7
 80016d0:	bc80      	pop	{r7}
 80016d2:	4770      	bx	lr
 80016d4:	20000000 	.word	0x20000000

080016d8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80016d8:	b580      	push	{r7, lr}
 80016da:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80016dc:	f7ff fff2 	bl	80016c4 <HAL_RCC_GetHCLKFreq>
 80016e0:	4602      	mov	r2, r0
 80016e2:	4b05      	ldr	r3, [pc, #20]	@ (80016f8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80016e4:	685b      	ldr	r3, [r3, #4]
 80016e6:	0a1b      	lsrs	r3, r3, #8
 80016e8:	f003 0307 	and.w	r3, r3, #7
 80016ec:	4903      	ldr	r1, [pc, #12]	@ (80016fc <HAL_RCC_GetPCLK1Freq+0x24>)
 80016ee:	5ccb      	ldrb	r3, [r1, r3]
 80016f0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80016f4:	4618      	mov	r0, r3
 80016f6:	bd80      	pop	{r7, pc}
 80016f8:	40021000 	.word	0x40021000
 80016fc:	08002ddc 	.word	0x08002ddc

08001700 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001700:	b580      	push	{r7, lr}
 8001702:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001704:	f7ff ffde 	bl	80016c4 <HAL_RCC_GetHCLKFreq>
 8001708:	4602      	mov	r2, r0
 800170a:	4b05      	ldr	r3, [pc, #20]	@ (8001720 <HAL_RCC_GetPCLK2Freq+0x20>)
 800170c:	685b      	ldr	r3, [r3, #4]
 800170e:	0adb      	lsrs	r3, r3, #11
 8001710:	f003 0307 	and.w	r3, r3, #7
 8001714:	4903      	ldr	r1, [pc, #12]	@ (8001724 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001716:	5ccb      	ldrb	r3, [r1, r3]
 8001718:	fa22 f303 	lsr.w	r3, r2, r3
}
 800171c:	4618      	mov	r0, r3
 800171e:	bd80      	pop	{r7, pc}
 8001720:	40021000 	.word	0x40021000
 8001724:	08002ddc 	.word	0x08002ddc

08001728 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001728:	b480      	push	{r7}
 800172a:	b085      	sub	sp, #20
 800172c:	af00      	add	r7, sp, #0
 800172e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001730:	4b0a      	ldr	r3, [pc, #40]	@ (800175c <RCC_Delay+0x34>)
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	4a0a      	ldr	r2, [pc, #40]	@ (8001760 <RCC_Delay+0x38>)
 8001736:	fba2 2303 	umull	r2, r3, r2, r3
 800173a:	0a5b      	lsrs	r3, r3, #9
 800173c:	687a      	ldr	r2, [r7, #4]
 800173e:	fb02 f303 	mul.w	r3, r2, r3
 8001742:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001744:	bf00      	nop
  }
  while (Delay --);
 8001746:	68fb      	ldr	r3, [r7, #12]
 8001748:	1e5a      	subs	r2, r3, #1
 800174a:	60fa      	str	r2, [r7, #12]
 800174c:	2b00      	cmp	r3, #0
 800174e:	d1f9      	bne.n	8001744 <RCC_Delay+0x1c>
}
 8001750:	bf00      	nop
 8001752:	bf00      	nop
 8001754:	3714      	adds	r7, #20
 8001756:	46bd      	mov	sp, r7
 8001758:	bc80      	pop	{r7}
 800175a:	4770      	bx	lr
 800175c:	20000000 	.word	0x20000000
 8001760:	10624dd3 	.word	0x10624dd3

08001764 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001764:	b580      	push	{r7, lr}
 8001766:	b082      	sub	sp, #8
 8001768:	af00      	add	r7, sp, #0
 800176a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	2b00      	cmp	r3, #0
 8001770:	d101      	bne.n	8001776 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001772:	2301      	movs	r3, #1
 8001774:	e042      	b.n	80017fc <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800177c:	b2db      	uxtb	r3, r3
 800177e:	2b00      	cmp	r3, #0
 8001780:	d106      	bne.n	8001790 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	2200      	movs	r2, #0
 8001786:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800178a:	6878      	ldr	r0, [r7, #4]
 800178c:	f7fe ff78 	bl	8000680 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	2224      	movs	r2, #36	@ 0x24
 8001794:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	68da      	ldr	r2, [r3, #12]
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80017a6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80017a8:	6878      	ldr	r0, [r7, #4]
 80017aa:	f000 fdb7 	bl	800231c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	691a      	ldr	r2, [r3, #16]
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80017bc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	695a      	ldr	r2, [r3, #20]
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80017cc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	68da      	ldr	r2, [r3, #12]
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80017dc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	2200      	movs	r2, #0
 80017e2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	2220      	movs	r2, #32
 80017e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	2220      	movs	r2, #32
 80017f0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	2200      	movs	r2, #0
 80017f8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80017fa:	2300      	movs	r3, #0
}
 80017fc:	4618      	mov	r0, r3
 80017fe:	3708      	adds	r7, #8
 8001800:	46bd      	mov	sp, r7
 8001802:	bd80      	pop	{r7, pc}

08001804 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001804:	b580      	push	{r7, lr}
 8001806:	b08a      	sub	sp, #40	@ 0x28
 8001808:	af02      	add	r7, sp, #8
 800180a:	60f8      	str	r0, [r7, #12]
 800180c:	60b9      	str	r1, [r7, #8]
 800180e:	603b      	str	r3, [r7, #0]
 8001810:	4613      	mov	r3, r2
 8001812:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8001814:	2300      	movs	r3, #0
 8001816:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001818:	68fb      	ldr	r3, [r7, #12]
 800181a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800181e:	b2db      	uxtb	r3, r3
 8001820:	2b20      	cmp	r3, #32
 8001822:	d175      	bne.n	8001910 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8001824:	68bb      	ldr	r3, [r7, #8]
 8001826:	2b00      	cmp	r3, #0
 8001828:	d002      	beq.n	8001830 <HAL_UART_Transmit+0x2c>
 800182a:	88fb      	ldrh	r3, [r7, #6]
 800182c:	2b00      	cmp	r3, #0
 800182e:	d101      	bne.n	8001834 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8001830:	2301      	movs	r3, #1
 8001832:	e06e      	b.n	8001912 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001834:	68fb      	ldr	r3, [r7, #12]
 8001836:	2200      	movs	r2, #0
 8001838:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800183a:	68fb      	ldr	r3, [r7, #12]
 800183c:	2221      	movs	r2, #33	@ 0x21
 800183e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001842:	f7ff f801 	bl	8000848 <HAL_GetTick>
 8001846:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8001848:	68fb      	ldr	r3, [r7, #12]
 800184a:	88fa      	ldrh	r2, [r7, #6]
 800184c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800184e:	68fb      	ldr	r3, [r7, #12]
 8001850:	88fa      	ldrh	r2, [r7, #6]
 8001852:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001854:	68fb      	ldr	r3, [r7, #12]
 8001856:	689b      	ldr	r3, [r3, #8]
 8001858:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800185c:	d108      	bne.n	8001870 <HAL_UART_Transmit+0x6c>
 800185e:	68fb      	ldr	r3, [r7, #12]
 8001860:	691b      	ldr	r3, [r3, #16]
 8001862:	2b00      	cmp	r3, #0
 8001864:	d104      	bne.n	8001870 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8001866:	2300      	movs	r3, #0
 8001868:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800186a:	68bb      	ldr	r3, [r7, #8]
 800186c:	61bb      	str	r3, [r7, #24]
 800186e:	e003      	b.n	8001878 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8001870:	68bb      	ldr	r3, [r7, #8]
 8001872:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001874:	2300      	movs	r3, #0
 8001876:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8001878:	e02e      	b.n	80018d8 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800187a:	683b      	ldr	r3, [r7, #0]
 800187c:	9300      	str	r3, [sp, #0]
 800187e:	697b      	ldr	r3, [r7, #20]
 8001880:	2200      	movs	r2, #0
 8001882:	2180      	movs	r1, #128	@ 0x80
 8001884:	68f8      	ldr	r0, [r7, #12]
 8001886:	f000 fb1c 	bl	8001ec2 <UART_WaitOnFlagUntilTimeout>
 800188a:	4603      	mov	r3, r0
 800188c:	2b00      	cmp	r3, #0
 800188e:	d005      	beq.n	800189c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8001890:	68fb      	ldr	r3, [r7, #12]
 8001892:	2220      	movs	r2, #32
 8001894:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8001898:	2303      	movs	r3, #3
 800189a:	e03a      	b.n	8001912 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800189c:	69fb      	ldr	r3, [r7, #28]
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d10b      	bne.n	80018ba <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80018a2:	69bb      	ldr	r3, [r7, #24]
 80018a4:	881b      	ldrh	r3, [r3, #0]
 80018a6:	461a      	mov	r2, r3
 80018a8:	68fb      	ldr	r3, [r7, #12]
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80018b0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80018b2:	69bb      	ldr	r3, [r7, #24]
 80018b4:	3302      	adds	r3, #2
 80018b6:	61bb      	str	r3, [r7, #24]
 80018b8:	e007      	b.n	80018ca <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80018ba:	69fb      	ldr	r3, [r7, #28]
 80018bc:	781a      	ldrb	r2, [r3, #0]
 80018be:	68fb      	ldr	r3, [r7, #12]
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80018c4:	69fb      	ldr	r3, [r7, #28]
 80018c6:	3301      	adds	r3, #1
 80018c8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80018ca:	68fb      	ldr	r3, [r7, #12]
 80018cc:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80018ce:	b29b      	uxth	r3, r3
 80018d0:	3b01      	subs	r3, #1
 80018d2:	b29a      	uxth	r2, r3
 80018d4:	68fb      	ldr	r3, [r7, #12]
 80018d6:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80018d8:	68fb      	ldr	r3, [r7, #12]
 80018da:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80018dc:	b29b      	uxth	r3, r3
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d1cb      	bne.n	800187a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80018e2:	683b      	ldr	r3, [r7, #0]
 80018e4:	9300      	str	r3, [sp, #0]
 80018e6:	697b      	ldr	r3, [r7, #20]
 80018e8:	2200      	movs	r2, #0
 80018ea:	2140      	movs	r1, #64	@ 0x40
 80018ec:	68f8      	ldr	r0, [r7, #12]
 80018ee:	f000 fae8 	bl	8001ec2 <UART_WaitOnFlagUntilTimeout>
 80018f2:	4603      	mov	r3, r0
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	d005      	beq.n	8001904 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80018f8:	68fb      	ldr	r3, [r7, #12]
 80018fa:	2220      	movs	r2, #32
 80018fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8001900:	2303      	movs	r3, #3
 8001902:	e006      	b.n	8001912 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001904:	68fb      	ldr	r3, [r7, #12]
 8001906:	2220      	movs	r2, #32
 8001908:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800190c:	2300      	movs	r3, #0
 800190e:	e000      	b.n	8001912 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8001910:	2302      	movs	r3, #2
  }
}
 8001912:	4618      	mov	r0, r3
 8001914:	3720      	adds	r7, #32
 8001916:	46bd      	mov	sp, r7
 8001918:	bd80      	pop	{r7, pc}

0800191a <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800191a:	b580      	push	{r7, lr}
 800191c:	b084      	sub	sp, #16
 800191e:	af00      	add	r7, sp, #0
 8001920:	60f8      	str	r0, [r7, #12]
 8001922:	60b9      	str	r1, [r7, #8]
 8001924:	4613      	mov	r3, r2
 8001926:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8001928:	68fb      	ldr	r3, [r7, #12]
 800192a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800192e:	b2db      	uxtb	r3, r3
 8001930:	2b20      	cmp	r3, #32
 8001932:	d112      	bne.n	800195a <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8001934:	68bb      	ldr	r3, [r7, #8]
 8001936:	2b00      	cmp	r3, #0
 8001938:	d002      	beq.n	8001940 <HAL_UART_Receive_IT+0x26>
 800193a:	88fb      	ldrh	r3, [r7, #6]
 800193c:	2b00      	cmp	r3, #0
 800193e:	d101      	bne.n	8001944 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8001940:	2301      	movs	r3, #1
 8001942:	e00b      	b.n	800195c <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001944:	68fb      	ldr	r3, [r7, #12]
 8001946:	2200      	movs	r2, #0
 8001948:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800194a:	88fb      	ldrh	r3, [r7, #6]
 800194c:	461a      	mov	r2, r3
 800194e:	68b9      	ldr	r1, [r7, #8]
 8001950:	68f8      	ldr	r0, [r7, #12]
 8001952:	f000 fb0f 	bl	8001f74 <UART_Start_Receive_IT>
 8001956:	4603      	mov	r3, r0
 8001958:	e000      	b.n	800195c <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 800195a:	2302      	movs	r3, #2
  }
}
 800195c:	4618      	mov	r0, r3
 800195e:	3710      	adds	r7, #16
 8001960:	46bd      	mov	sp, r7
 8001962:	bd80      	pop	{r7, pc}

08001964 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8001964:	b580      	push	{r7, lr}
 8001966:	b0ba      	sub	sp, #232	@ 0xe8
 8001968:	af00      	add	r7, sp, #0
 800196a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	68db      	ldr	r3, [r3, #12]
 800197c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	695b      	ldr	r3, [r3, #20]
 8001986:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800198a:	2300      	movs	r3, #0
 800198c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8001990:	2300      	movs	r3, #0
 8001992:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8001996:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800199a:	f003 030f 	and.w	r3, r3, #15
 800199e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80019a2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d10f      	bne.n	80019ca <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80019aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80019ae:	f003 0320 	and.w	r3, r3, #32
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d009      	beq.n	80019ca <HAL_UART_IRQHandler+0x66>
 80019b6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80019ba:	f003 0320 	and.w	r3, r3, #32
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d003      	beq.n	80019ca <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80019c2:	6878      	ldr	r0, [r7, #4]
 80019c4:	f000 fbec 	bl	80021a0 <UART_Receive_IT>
      return;
 80019c8:	e25b      	b.n	8001e82 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80019ca:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	f000 80de 	beq.w	8001b90 <HAL_UART_IRQHandler+0x22c>
 80019d4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80019d8:	f003 0301 	and.w	r3, r3, #1
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d106      	bne.n	80019ee <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80019e0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80019e4:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	f000 80d1 	beq.w	8001b90 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80019ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80019f2:	f003 0301 	and.w	r3, r3, #1
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d00b      	beq.n	8001a12 <HAL_UART_IRQHandler+0xae>
 80019fa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80019fe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d005      	beq.n	8001a12 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a0a:	f043 0201 	orr.w	r2, r3, #1
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001a12:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001a16:	f003 0304 	and.w	r3, r3, #4
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d00b      	beq.n	8001a36 <HAL_UART_IRQHandler+0xd2>
 8001a1e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8001a22:	f003 0301 	and.w	r3, r3, #1
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d005      	beq.n	8001a36 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a2e:	f043 0202 	orr.w	r2, r3, #2
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001a36:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001a3a:	f003 0302 	and.w	r3, r3, #2
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d00b      	beq.n	8001a5a <HAL_UART_IRQHandler+0xf6>
 8001a42:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8001a46:	f003 0301 	and.w	r3, r3, #1
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d005      	beq.n	8001a5a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a52:	f043 0204 	orr.w	r2, r3, #4
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8001a5a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001a5e:	f003 0308 	and.w	r3, r3, #8
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d011      	beq.n	8001a8a <HAL_UART_IRQHandler+0x126>
 8001a66:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8001a6a:	f003 0320 	and.w	r3, r3, #32
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d105      	bne.n	8001a7e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8001a72:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8001a76:	f003 0301 	and.w	r3, r3, #1
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	d005      	beq.n	8001a8a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a82:	f043 0208 	orr.w	r2, r3, #8
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	f000 81f2 	beq.w	8001e78 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001a94:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001a98:	f003 0320 	and.w	r3, r3, #32
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d008      	beq.n	8001ab2 <HAL_UART_IRQHandler+0x14e>
 8001aa0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8001aa4:	f003 0320 	and.w	r3, r3, #32
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d002      	beq.n	8001ab2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8001aac:	6878      	ldr	r0, [r7, #4]
 8001aae:	f000 fb77 	bl	80021a0 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	695b      	ldr	r3, [r3, #20]
 8001ab8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	bf14      	ite	ne
 8001ac0:	2301      	movne	r3, #1
 8001ac2:	2300      	moveq	r3, #0
 8001ac4:	b2db      	uxtb	r3, r3
 8001ac6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ace:	f003 0308 	and.w	r3, r3, #8
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	d103      	bne.n	8001ade <HAL_UART_IRQHandler+0x17a>
 8001ad6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d04f      	beq.n	8001b7e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8001ade:	6878      	ldr	r0, [r7, #4]
 8001ae0:	f000 fa81 	bl	8001fe6 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	695b      	ldr	r3, [r3, #20]
 8001aea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d041      	beq.n	8001b76 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	3314      	adds	r3, #20
 8001af8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001afc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001b00:	e853 3f00 	ldrex	r3, [r3]
 8001b04:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8001b08:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001b0c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8001b10:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	3314      	adds	r3, #20
 8001b1a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8001b1e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8001b22:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001b26:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8001b2a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8001b2e:	e841 2300 	strex	r3, r2, [r1]
 8001b32:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8001b36:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d1d9      	bne.n	8001af2 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d013      	beq.n	8001b6e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001b4a:	4a7e      	ldr	r2, [pc, #504]	@ (8001d44 <HAL_UART_IRQHandler+0x3e0>)
 8001b4c:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001b52:	4618      	mov	r0, r3
 8001b54:	f7fe ffca 	bl	8000aec <HAL_DMA_Abort_IT>
 8001b58:	4603      	mov	r3, r0
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	d016      	beq.n	8001b8c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001b62:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001b64:	687a      	ldr	r2, [r7, #4]
 8001b66:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8001b68:	4610      	mov	r0, r2
 8001b6a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001b6c:	e00e      	b.n	8001b8c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8001b6e:	6878      	ldr	r0, [r7, #4]
 8001b70:	f000 f993 	bl	8001e9a <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001b74:	e00a      	b.n	8001b8c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8001b76:	6878      	ldr	r0, [r7, #4]
 8001b78:	f000 f98f 	bl	8001e9a <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001b7c:	e006      	b.n	8001b8c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8001b7e:	6878      	ldr	r0, [r7, #4]
 8001b80:	f000 f98b 	bl	8001e9a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	2200      	movs	r2, #0
 8001b88:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8001b8a:	e175      	b.n	8001e78 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001b8c:	bf00      	nop
    return;
 8001b8e:	e173      	b.n	8001e78 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b94:	2b01      	cmp	r3, #1
 8001b96:	f040 814f 	bne.w	8001e38 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8001b9a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001b9e:	f003 0310 	and.w	r3, r3, #16
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	f000 8148 	beq.w	8001e38 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8001ba8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8001bac:	f003 0310 	and.w	r3, r3, #16
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	f000 8141 	beq.w	8001e38 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8001bb6:	2300      	movs	r3, #0
 8001bb8:	60bb      	str	r3, [r7, #8]
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	60bb      	str	r3, [r7, #8]
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	685b      	ldr	r3, [r3, #4]
 8001bc8:	60bb      	str	r3, [r7, #8]
 8001bca:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	695b      	ldr	r3, [r3, #20]
 8001bd2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	f000 80b6 	beq.w	8001d48 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	685b      	ldr	r3, [r3, #4]
 8001be4:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8001be8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	f000 8145 	beq.w	8001e7c <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8001bf6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8001bfa:	429a      	cmp	r2, r3
 8001bfc:	f080 813e 	bcs.w	8001e7c <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8001c06:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001c0c:	699b      	ldr	r3, [r3, #24]
 8001c0e:	2b20      	cmp	r3, #32
 8001c10:	f000 8088 	beq.w	8001d24 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	330c      	adds	r3, #12
 8001c1a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001c1e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001c22:	e853 3f00 	ldrex	r3, [r3]
 8001c26:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8001c2a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001c2e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001c32:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	330c      	adds	r3, #12
 8001c3c:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8001c40:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8001c44:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001c48:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8001c4c:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8001c50:	e841 2300 	strex	r3, r2, [r1]
 8001c54:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8001c58:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d1d9      	bne.n	8001c14 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	3314      	adds	r3, #20
 8001c66:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001c68:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001c6a:	e853 3f00 	ldrex	r3, [r3]
 8001c6e:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8001c70:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8001c72:	f023 0301 	bic.w	r3, r3, #1
 8001c76:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	3314      	adds	r3, #20
 8001c80:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8001c84:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8001c88:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001c8a:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8001c8c:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8001c90:	e841 2300 	strex	r3, r2, [r1]
 8001c94:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8001c96:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8001c98:	2b00      	cmp	r3, #0
 8001c9a:	d1e1      	bne.n	8001c60 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	3314      	adds	r3, #20
 8001ca2:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001ca4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001ca6:	e853 3f00 	ldrex	r3, [r3]
 8001caa:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8001cac:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001cae:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8001cb2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	3314      	adds	r3, #20
 8001cbc:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8001cc0:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8001cc2:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001cc4:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8001cc6:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8001cc8:	e841 2300 	strex	r3, r2, [r1]
 8001ccc:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8001cce:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d1e3      	bne.n	8001c9c <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	2220      	movs	r2, #32
 8001cd8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	2200      	movs	r2, #0
 8001ce0:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	330c      	adds	r3, #12
 8001ce8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001cea:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001cec:	e853 3f00 	ldrex	r3, [r3]
 8001cf0:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8001cf2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001cf4:	f023 0310 	bic.w	r3, r3, #16
 8001cf8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	330c      	adds	r3, #12
 8001d02:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8001d06:	65ba      	str	r2, [r7, #88]	@ 0x58
 8001d08:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001d0a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8001d0c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8001d0e:	e841 2300 	strex	r3, r2, [r1]
 8001d12:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8001d14:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	d1e3      	bne.n	8001ce2 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001d1e:	4618      	mov	r0, r3
 8001d20:	f7fe fea9 	bl	8000a76 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	2202      	movs	r2, #2
 8001d28:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8001d32:	b29b      	uxth	r3, r3
 8001d34:	1ad3      	subs	r3, r2, r3
 8001d36:	b29b      	uxth	r3, r3
 8001d38:	4619      	mov	r1, r3
 8001d3a:	6878      	ldr	r0, [r7, #4]
 8001d3c:	f000 f8b6 	bl	8001eac <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8001d40:	e09c      	b.n	8001e7c <HAL_UART_IRQHandler+0x518>
 8001d42:	bf00      	nop
 8001d44:	080020ab 	.word	0x080020ab
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8001d50:	b29b      	uxth	r3, r3
 8001d52:	1ad3      	subs	r3, r2, r3
 8001d54:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8001d5c:	b29b      	uxth	r3, r3
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	f000 808e 	beq.w	8001e80 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8001d64:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	f000 8089 	beq.w	8001e80 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	330c      	adds	r3, #12
 8001d74:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001d76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001d78:	e853 3f00 	ldrex	r3, [r3]
 8001d7c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8001d7e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001d80:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8001d84:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	330c      	adds	r3, #12
 8001d8e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8001d92:	647a      	str	r2, [r7, #68]	@ 0x44
 8001d94:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001d96:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8001d98:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001d9a:	e841 2300 	strex	r3, r2, [r1]
 8001d9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8001da0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d1e3      	bne.n	8001d6e <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	3314      	adds	r3, #20
 8001dac:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001dae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001db0:	e853 3f00 	ldrex	r3, [r3]
 8001db4:	623b      	str	r3, [r7, #32]
   return(result);
 8001db6:	6a3b      	ldr	r3, [r7, #32]
 8001db8:	f023 0301 	bic.w	r3, r3, #1
 8001dbc:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	3314      	adds	r3, #20
 8001dc6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8001dca:	633a      	str	r2, [r7, #48]	@ 0x30
 8001dcc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001dce:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8001dd0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001dd2:	e841 2300 	strex	r3, r2, [r1]
 8001dd6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8001dd8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d1e3      	bne.n	8001da6 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	2220      	movs	r2, #32
 8001de2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	2200      	movs	r2, #0
 8001dea:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	330c      	adds	r3, #12
 8001df2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001df4:	693b      	ldr	r3, [r7, #16]
 8001df6:	e853 3f00 	ldrex	r3, [r3]
 8001dfa:	60fb      	str	r3, [r7, #12]
   return(result);
 8001dfc:	68fb      	ldr	r3, [r7, #12]
 8001dfe:	f023 0310 	bic.w	r3, r3, #16
 8001e02:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	330c      	adds	r3, #12
 8001e0c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8001e10:	61fa      	str	r2, [r7, #28]
 8001e12:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001e14:	69b9      	ldr	r1, [r7, #24]
 8001e16:	69fa      	ldr	r2, [r7, #28]
 8001e18:	e841 2300 	strex	r3, r2, [r1]
 8001e1c:	617b      	str	r3, [r7, #20]
   return(result);
 8001e1e:	697b      	ldr	r3, [r7, #20]
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d1e3      	bne.n	8001dec <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	2202      	movs	r2, #2
 8001e28:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8001e2a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8001e2e:	4619      	mov	r1, r3
 8001e30:	6878      	ldr	r0, [r7, #4]
 8001e32:	f000 f83b 	bl	8001eac <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8001e36:	e023      	b.n	8001e80 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8001e38:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001e3c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d009      	beq.n	8001e58 <HAL_UART_IRQHandler+0x4f4>
 8001e44:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8001e48:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d003      	beq.n	8001e58 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8001e50:	6878      	ldr	r0, [r7, #4]
 8001e52:	f000 f93e 	bl	80020d2 <UART_Transmit_IT>
    return;
 8001e56:	e014      	b.n	8001e82 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8001e58:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001e5c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d00e      	beq.n	8001e82 <HAL_UART_IRQHandler+0x51e>
 8001e64:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8001e68:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d008      	beq.n	8001e82 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8001e70:	6878      	ldr	r0, [r7, #4]
 8001e72:	f000 f97d 	bl	8002170 <UART_EndTransmit_IT>
    return;
 8001e76:	e004      	b.n	8001e82 <HAL_UART_IRQHandler+0x51e>
    return;
 8001e78:	bf00      	nop
 8001e7a:	e002      	b.n	8001e82 <HAL_UART_IRQHandler+0x51e>
      return;
 8001e7c:	bf00      	nop
 8001e7e:	e000      	b.n	8001e82 <HAL_UART_IRQHandler+0x51e>
      return;
 8001e80:	bf00      	nop
  }
}
 8001e82:	37e8      	adds	r7, #232	@ 0xe8
 8001e84:	46bd      	mov	sp, r7
 8001e86:	bd80      	pop	{r7, pc}

08001e88 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8001e88:	b480      	push	{r7}
 8001e8a:	b083      	sub	sp, #12
 8001e8c:	af00      	add	r7, sp, #0
 8001e8e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8001e90:	bf00      	nop
 8001e92:	370c      	adds	r7, #12
 8001e94:	46bd      	mov	sp, r7
 8001e96:	bc80      	pop	{r7}
 8001e98:	4770      	bx	lr

08001e9a <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8001e9a:	b480      	push	{r7}
 8001e9c:	b083      	sub	sp, #12
 8001e9e:	af00      	add	r7, sp, #0
 8001ea0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8001ea2:	bf00      	nop
 8001ea4:	370c      	adds	r7, #12
 8001ea6:	46bd      	mov	sp, r7
 8001ea8:	bc80      	pop	{r7}
 8001eaa:	4770      	bx	lr

08001eac <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8001eac:	b480      	push	{r7}
 8001eae:	b083      	sub	sp, #12
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	6078      	str	r0, [r7, #4]
 8001eb4:	460b      	mov	r3, r1
 8001eb6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8001eb8:	bf00      	nop
 8001eba:	370c      	adds	r7, #12
 8001ebc:	46bd      	mov	sp, r7
 8001ebe:	bc80      	pop	{r7}
 8001ec0:	4770      	bx	lr

08001ec2 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8001ec2:	b580      	push	{r7, lr}
 8001ec4:	b086      	sub	sp, #24
 8001ec6:	af00      	add	r7, sp, #0
 8001ec8:	60f8      	str	r0, [r7, #12]
 8001eca:	60b9      	str	r1, [r7, #8]
 8001ecc:	603b      	str	r3, [r7, #0]
 8001ece:	4613      	mov	r3, r2
 8001ed0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001ed2:	e03b      	b.n	8001f4c <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001ed4:	6a3b      	ldr	r3, [r7, #32]
 8001ed6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001eda:	d037      	beq.n	8001f4c <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001edc:	f7fe fcb4 	bl	8000848 <HAL_GetTick>
 8001ee0:	4602      	mov	r2, r0
 8001ee2:	683b      	ldr	r3, [r7, #0]
 8001ee4:	1ad3      	subs	r3, r2, r3
 8001ee6:	6a3a      	ldr	r2, [r7, #32]
 8001ee8:	429a      	cmp	r2, r3
 8001eea:	d302      	bcc.n	8001ef2 <UART_WaitOnFlagUntilTimeout+0x30>
 8001eec:	6a3b      	ldr	r3, [r7, #32]
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d101      	bne.n	8001ef6 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8001ef2:	2303      	movs	r3, #3
 8001ef4:	e03a      	b.n	8001f6c <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8001ef6:	68fb      	ldr	r3, [r7, #12]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	68db      	ldr	r3, [r3, #12]
 8001efc:	f003 0304 	and.w	r3, r3, #4
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d023      	beq.n	8001f4c <UART_WaitOnFlagUntilTimeout+0x8a>
 8001f04:	68bb      	ldr	r3, [r7, #8]
 8001f06:	2b80      	cmp	r3, #128	@ 0x80
 8001f08:	d020      	beq.n	8001f4c <UART_WaitOnFlagUntilTimeout+0x8a>
 8001f0a:	68bb      	ldr	r3, [r7, #8]
 8001f0c:	2b40      	cmp	r3, #64	@ 0x40
 8001f0e:	d01d      	beq.n	8001f4c <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8001f10:	68fb      	ldr	r3, [r7, #12]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	f003 0308 	and.w	r3, r3, #8
 8001f1a:	2b08      	cmp	r3, #8
 8001f1c:	d116      	bne.n	8001f4c <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8001f1e:	2300      	movs	r3, #0
 8001f20:	617b      	str	r3, [r7, #20]
 8001f22:	68fb      	ldr	r3, [r7, #12]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	617b      	str	r3, [r7, #20]
 8001f2a:	68fb      	ldr	r3, [r7, #12]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	685b      	ldr	r3, [r3, #4]
 8001f30:	617b      	str	r3, [r7, #20]
 8001f32:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8001f34:	68f8      	ldr	r0, [r7, #12]
 8001f36:	f000 f856 	bl	8001fe6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8001f3a:	68fb      	ldr	r3, [r7, #12]
 8001f3c:	2208      	movs	r2, #8
 8001f3e:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8001f40:	68fb      	ldr	r3, [r7, #12]
 8001f42:	2200      	movs	r2, #0
 8001f44:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8001f48:	2301      	movs	r3, #1
 8001f4a:	e00f      	b.n	8001f6c <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	681a      	ldr	r2, [r3, #0]
 8001f52:	68bb      	ldr	r3, [r7, #8]
 8001f54:	4013      	ands	r3, r2
 8001f56:	68ba      	ldr	r2, [r7, #8]
 8001f58:	429a      	cmp	r2, r3
 8001f5a:	bf0c      	ite	eq
 8001f5c:	2301      	moveq	r3, #1
 8001f5e:	2300      	movne	r3, #0
 8001f60:	b2db      	uxtb	r3, r3
 8001f62:	461a      	mov	r2, r3
 8001f64:	79fb      	ldrb	r3, [r7, #7]
 8001f66:	429a      	cmp	r2, r3
 8001f68:	d0b4      	beq.n	8001ed4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8001f6a:	2300      	movs	r3, #0
}
 8001f6c:	4618      	mov	r0, r3
 8001f6e:	3718      	adds	r7, #24
 8001f70:	46bd      	mov	sp, r7
 8001f72:	bd80      	pop	{r7, pc}

08001f74 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8001f74:	b480      	push	{r7}
 8001f76:	b085      	sub	sp, #20
 8001f78:	af00      	add	r7, sp, #0
 8001f7a:	60f8      	str	r0, [r7, #12]
 8001f7c:	60b9      	str	r1, [r7, #8]
 8001f7e:	4613      	mov	r3, r2
 8001f80:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8001f82:	68fb      	ldr	r3, [r7, #12]
 8001f84:	68ba      	ldr	r2, [r7, #8]
 8001f86:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8001f88:	68fb      	ldr	r3, [r7, #12]
 8001f8a:	88fa      	ldrh	r2, [r7, #6]
 8001f8c:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8001f8e:	68fb      	ldr	r3, [r7, #12]
 8001f90:	88fa      	ldrh	r2, [r7, #6]
 8001f92:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001f94:	68fb      	ldr	r3, [r7, #12]
 8001f96:	2200      	movs	r2, #0
 8001f98:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	2222      	movs	r2, #34	@ 0x22
 8001f9e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8001fa2:	68fb      	ldr	r3, [r7, #12]
 8001fa4:	691b      	ldr	r3, [r3, #16]
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d007      	beq.n	8001fba <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8001faa:	68fb      	ldr	r3, [r7, #12]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	68da      	ldr	r2, [r3, #12]
 8001fb0:	68fb      	ldr	r3, [r7, #12]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001fb8:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8001fba:	68fb      	ldr	r3, [r7, #12]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	695a      	ldr	r2, [r3, #20]
 8001fc0:	68fb      	ldr	r3, [r7, #12]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	f042 0201 	orr.w	r2, r2, #1
 8001fc8:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8001fca:	68fb      	ldr	r3, [r7, #12]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	68da      	ldr	r2, [r3, #12]
 8001fd0:	68fb      	ldr	r3, [r7, #12]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	f042 0220 	orr.w	r2, r2, #32
 8001fd8:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8001fda:	2300      	movs	r3, #0
}
 8001fdc:	4618      	mov	r0, r3
 8001fde:	3714      	adds	r7, #20
 8001fe0:	46bd      	mov	sp, r7
 8001fe2:	bc80      	pop	{r7}
 8001fe4:	4770      	bx	lr

08001fe6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8001fe6:	b480      	push	{r7}
 8001fe8:	b095      	sub	sp, #84	@ 0x54
 8001fea:	af00      	add	r7, sp, #0
 8001fec:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	330c      	adds	r3, #12
 8001ff4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001ff6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001ff8:	e853 3f00 	ldrex	r3, [r3]
 8001ffc:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8001ffe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002000:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002004:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	330c      	adds	r3, #12
 800200c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800200e:	643a      	str	r2, [r7, #64]	@ 0x40
 8002010:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002012:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002014:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002016:	e841 2300 	strex	r3, r2, [r1]
 800201a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800201c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800201e:	2b00      	cmp	r3, #0
 8002020:	d1e5      	bne.n	8001fee <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	3314      	adds	r3, #20
 8002028:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800202a:	6a3b      	ldr	r3, [r7, #32]
 800202c:	e853 3f00 	ldrex	r3, [r3]
 8002030:	61fb      	str	r3, [r7, #28]
   return(result);
 8002032:	69fb      	ldr	r3, [r7, #28]
 8002034:	f023 0301 	bic.w	r3, r3, #1
 8002038:	64bb      	str	r3, [r7, #72]	@ 0x48
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	3314      	adds	r3, #20
 8002040:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002042:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002044:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002046:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002048:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800204a:	e841 2300 	strex	r3, r2, [r1]
 800204e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002050:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002052:	2b00      	cmp	r3, #0
 8002054:	d1e5      	bne.n	8002022 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800205a:	2b01      	cmp	r3, #1
 800205c:	d119      	bne.n	8002092 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	330c      	adds	r3, #12
 8002064:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002066:	68fb      	ldr	r3, [r7, #12]
 8002068:	e853 3f00 	ldrex	r3, [r3]
 800206c:	60bb      	str	r3, [r7, #8]
   return(result);
 800206e:	68bb      	ldr	r3, [r7, #8]
 8002070:	f023 0310 	bic.w	r3, r3, #16
 8002074:	647b      	str	r3, [r7, #68]	@ 0x44
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	330c      	adds	r3, #12
 800207c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800207e:	61ba      	str	r2, [r7, #24]
 8002080:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002082:	6979      	ldr	r1, [r7, #20]
 8002084:	69ba      	ldr	r2, [r7, #24]
 8002086:	e841 2300 	strex	r3, r2, [r1]
 800208a:	613b      	str	r3, [r7, #16]
   return(result);
 800208c:	693b      	ldr	r3, [r7, #16]
 800208e:	2b00      	cmp	r3, #0
 8002090:	d1e5      	bne.n	800205e <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	2220      	movs	r2, #32
 8002096:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	2200      	movs	r2, #0
 800209e:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80020a0:	bf00      	nop
 80020a2:	3754      	adds	r7, #84	@ 0x54
 80020a4:	46bd      	mov	sp, r7
 80020a6:	bc80      	pop	{r7}
 80020a8:	4770      	bx	lr

080020aa <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80020aa:	b580      	push	{r7, lr}
 80020ac:	b084      	sub	sp, #16
 80020ae:	af00      	add	r7, sp, #0
 80020b0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020b6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80020b8:	68fb      	ldr	r3, [r7, #12]
 80020ba:	2200      	movs	r2, #0
 80020bc:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 80020be:	68fb      	ldr	r3, [r7, #12]
 80020c0:	2200      	movs	r2, #0
 80020c2:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80020c4:	68f8      	ldr	r0, [r7, #12]
 80020c6:	f7ff fee8 	bl	8001e9a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80020ca:	bf00      	nop
 80020cc:	3710      	adds	r7, #16
 80020ce:	46bd      	mov	sp, r7
 80020d0:	bd80      	pop	{r7, pc}

080020d2 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80020d2:	b480      	push	{r7}
 80020d4:	b085      	sub	sp, #20
 80020d6:	af00      	add	r7, sp, #0
 80020d8:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80020e0:	b2db      	uxtb	r3, r3
 80020e2:	2b21      	cmp	r3, #33	@ 0x21
 80020e4:	d13e      	bne.n	8002164 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	689b      	ldr	r3, [r3, #8]
 80020ea:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80020ee:	d114      	bne.n	800211a <UART_Transmit_IT+0x48>
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	691b      	ldr	r3, [r3, #16]
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d110      	bne.n	800211a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	6a1b      	ldr	r3, [r3, #32]
 80020fc:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80020fe:	68fb      	ldr	r3, [r7, #12]
 8002100:	881b      	ldrh	r3, [r3, #0]
 8002102:	461a      	mov	r2, r3
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800210c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	6a1b      	ldr	r3, [r3, #32]
 8002112:	1c9a      	adds	r2, r3, #2
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	621a      	str	r2, [r3, #32]
 8002118:	e008      	b.n	800212c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	6a1b      	ldr	r3, [r3, #32]
 800211e:	1c59      	adds	r1, r3, #1
 8002120:	687a      	ldr	r2, [r7, #4]
 8002122:	6211      	str	r1, [r2, #32]
 8002124:	781a      	ldrb	r2, [r3, #0]
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002130:	b29b      	uxth	r3, r3
 8002132:	3b01      	subs	r3, #1
 8002134:	b29b      	uxth	r3, r3
 8002136:	687a      	ldr	r2, [r7, #4]
 8002138:	4619      	mov	r1, r3
 800213a:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800213c:	2b00      	cmp	r3, #0
 800213e:	d10f      	bne.n	8002160 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	68da      	ldr	r2, [r3, #12]
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800214e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	68da      	ldr	r2, [r3, #12]
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800215e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8002160:	2300      	movs	r3, #0
 8002162:	e000      	b.n	8002166 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8002164:	2302      	movs	r3, #2
  }
}
 8002166:	4618      	mov	r0, r3
 8002168:	3714      	adds	r7, #20
 800216a:	46bd      	mov	sp, r7
 800216c:	bc80      	pop	{r7}
 800216e:	4770      	bx	lr

08002170 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8002170:	b580      	push	{r7, lr}
 8002172:	b082      	sub	sp, #8
 8002174:	af00      	add	r7, sp, #0
 8002176:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	68da      	ldr	r2, [r3, #12]
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002186:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	2220      	movs	r2, #32
 800218c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8002190:	6878      	ldr	r0, [r7, #4]
 8002192:	f7ff fe79 	bl	8001e88 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8002196:	2300      	movs	r3, #0
}
 8002198:	4618      	mov	r0, r3
 800219a:	3708      	adds	r7, #8
 800219c:	46bd      	mov	sp, r7
 800219e:	bd80      	pop	{r7, pc}

080021a0 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80021a0:	b580      	push	{r7, lr}
 80021a2:	b08c      	sub	sp, #48	@ 0x30
 80021a4:	af00      	add	r7, sp, #0
 80021a6:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80021ae:	b2db      	uxtb	r3, r3
 80021b0:	2b22      	cmp	r3, #34	@ 0x22
 80021b2:	f040 80ae 	bne.w	8002312 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	689b      	ldr	r3, [r3, #8]
 80021ba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80021be:	d117      	bne.n	80021f0 <UART_Receive_IT+0x50>
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	691b      	ldr	r3, [r3, #16]
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	d113      	bne.n	80021f0 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80021c8:	2300      	movs	r3, #0
 80021ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021d0:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	685b      	ldr	r3, [r3, #4]
 80021d8:	b29b      	uxth	r3, r3
 80021da:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80021de:	b29a      	uxth	r2, r3
 80021e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80021e2:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021e8:	1c9a      	adds	r2, r3, #2
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	629a      	str	r2, [r3, #40]	@ 0x28
 80021ee:	e026      	b.n	800223e <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 80021f6:	2300      	movs	r3, #0
 80021f8:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	689b      	ldr	r3, [r3, #8]
 80021fe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002202:	d007      	beq.n	8002214 <UART_Receive_IT+0x74>
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	689b      	ldr	r3, [r3, #8]
 8002208:	2b00      	cmp	r3, #0
 800220a:	d10a      	bne.n	8002222 <UART_Receive_IT+0x82>
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	691b      	ldr	r3, [r3, #16]
 8002210:	2b00      	cmp	r3, #0
 8002212:	d106      	bne.n	8002222 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	685b      	ldr	r3, [r3, #4]
 800221a:	b2da      	uxtb	r2, r3
 800221c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800221e:	701a      	strb	r2, [r3, #0]
 8002220:	e008      	b.n	8002234 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	685b      	ldr	r3, [r3, #4]
 8002228:	b2db      	uxtb	r3, r3
 800222a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800222e:	b2da      	uxtb	r2, r3
 8002230:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002232:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002238:	1c5a      	adds	r2, r3, #1
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002242:	b29b      	uxth	r3, r3
 8002244:	3b01      	subs	r3, #1
 8002246:	b29b      	uxth	r3, r3
 8002248:	687a      	ldr	r2, [r7, #4]
 800224a:	4619      	mov	r1, r3
 800224c:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800224e:	2b00      	cmp	r3, #0
 8002250:	d15d      	bne.n	800230e <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	68da      	ldr	r2, [r3, #12]
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	f022 0220 	bic.w	r2, r2, #32
 8002260:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	68da      	ldr	r2, [r3, #12]
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002270:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	695a      	ldr	r2, [r3, #20]
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	f022 0201 	bic.w	r2, r2, #1
 8002280:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	2220      	movs	r2, #32
 8002286:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	2200      	movs	r2, #0
 800228e:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002294:	2b01      	cmp	r3, #1
 8002296:	d135      	bne.n	8002304 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	2200      	movs	r2, #0
 800229c:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	330c      	adds	r3, #12
 80022a4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80022a6:	697b      	ldr	r3, [r7, #20]
 80022a8:	e853 3f00 	ldrex	r3, [r3]
 80022ac:	613b      	str	r3, [r7, #16]
   return(result);
 80022ae:	693b      	ldr	r3, [r7, #16]
 80022b0:	f023 0310 	bic.w	r3, r3, #16
 80022b4:	627b      	str	r3, [r7, #36]	@ 0x24
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	330c      	adds	r3, #12
 80022bc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80022be:	623a      	str	r2, [r7, #32]
 80022c0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80022c2:	69f9      	ldr	r1, [r7, #28]
 80022c4:	6a3a      	ldr	r2, [r7, #32]
 80022c6:	e841 2300 	strex	r3, r2, [r1]
 80022ca:	61bb      	str	r3, [r7, #24]
   return(result);
 80022cc:	69bb      	ldr	r3, [r7, #24]
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d1e5      	bne.n	800229e <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	f003 0310 	and.w	r3, r3, #16
 80022dc:	2b10      	cmp	r3, #16
 80022de:	d10a      	bne.n	80022f6 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80022e0:	2300      	movs	r3, #0
 80022e2:	60fb      	str	r3, [r7, #12]
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	60fb      	str	r3, [r7, #12]
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	685b      	ldr	r3, [r3, #4]
 80022f2:	60fb      	str	r3, [r7, #12]
 80022f4:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80022fa:	4619      	mov	r1, r3
 80022fc:	6878      	ldr	r0, [r7, #4]
 80022fe:	f7ff fdd5 	bl	8001eac <HAL_UARTEx_RxEventCallback>
 8002302:	e002      	b.n	800230a <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8002304:	6878      	ldr	r0, [r7, #4]
 8002306:	f7fe f8cb 	bl	80004a0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800230a:	2300      	movs	r3, #0
 800230c:	e002      	b.n	8002314 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800230e:	2300      	movs	r3, #0
 8002310:	e000      	b.n	8002314 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8002312:	2302      	movs	r3, #2
  }
}
 8002314:	4618      	mov	r0, r3
 8002316:	3730      	adds	r7, #48	@ 0x30
 8002318:	46bd      	mov	sp, r7
 800231a:	bd80      	pop	{r7, pc}

0800231c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800231c:	b580      	push	{r7, lr}
 800231e:	b084      	sub	sp, #16
 8002320:	af00      	add	r7, sp, #0
 8002322:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	691b      	ldr	r3, [r3, #16]
 800232a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	68da      	ldr	r2, [r3, #12]
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	430a      	orrs	r2, r1
 8002338:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	689a      	ldr	r2, [r3, #8]
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	691b      	ldr	r3, [r3, #16]
 8002342:	431a      	orrs	r2, r3
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	695b      	ldr	r3, [r3, #20]
 8002348:	4313      	orrs	r3, r2
 800234a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	68db      	ldr	r3, [r3, #12]
 8002352:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8002356:	f023 030c 	bic.w	r3, r3, #12
 800235a:	687a      	ldr	r2, [r7, #4]
 800235c:	6812      	ldr	r2, [r2, #0]
 800235e:	68b9      	ldr	r1, [r7, #8]
 8002360:	430b      	orrs	r3, r1
 8002362:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	695b      	ldr	r3, [r3, #20]
 800236a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	699a      	ldr	r2, [r3, #24]
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	430a      	orrs	r2, r1
 8002378:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	4a2c      	ldr	r2, [pc, #176]	@ (8002430 <UART_SetConfig+0x114>)
 8002380:	4293      	cmp	r3, r2
 8002382:	d103      	bne.n	800238c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8002384:	f7ff f9bc 	bl	8001700 <HAL_RCC_GetPCLK2Freq>
 8002388:	60f8      	str	r0, [r7, #12]
 800238a:	e002      	b.n	8002392 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800238c:	f7ff f9a4 	bl	80016d8 <HAL_RCC_GetPCLK1Freq>
 8002390:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002392:	68fa      	ldr	r2, [r7, #12]
 8002394:	4613      	mov	r3, r2
 8002396:	009b      	lsls	r3, r3, #2
 8002398:	4413      	add	r3, r2
 800239a:	009a      	lsls	r2, r3, #2
 800239c:	441a      	add	r2, r3
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	685b      	ldr	r3, [r3, #4]
 80023a2:	009b      	lsls	r3, r3, #2
 80023a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80023a8:	4a22      	ldr	r2, [pc, #136]	@ (8002434 <UART_SetConfig+0x118>)
 80023aa:	fba2 2303 	umull	r2, r3, r2, r3
 80023ae:	095b      	lsrs	r3, r3, #5
 80023b0:	0119      	lsls	r1, r3, #4
 80023b2:	68fa      	ldr	r2, [r7, #12]
 80023b4:	4613      	mov	r3, r2
 80023b6:	009b      	lsls	r3, r3, #2
 80023b8:	4413      	add	r3, r2
 80023ba:	009a      	lsls	r2, r3, #2
 80023bc:	441a      	add	r2, r3
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	685b      	ldr	r3, [r3, #4]
 80023c2:	009b      	lsls	r3, r3, #2
 80023c4:	fbb2 f2f3 	udiv	r2, r2, r3
 80023c8:	4b1a      	ldr	r3, [pc, #104]	@ (8002434 <UART_SetConfig+0x118>)
 80023ca:	fba3 0302 	umull	r0, r3, r3, r2
 80023ce:	095b      	lsrs	r3, r3, #5
 80023d0:	2064      	movs	r0, #100	@ 0x64
 80023d2:	fb00 f303 	mul.w	r3, r0, r3
 80023d6:	1ad3      	subs	r3, r2, r3
 80023d8:	011b      	lsls	r3, r3, #4
 80023da:	3332      	adds	r3, #50	@ 0x32
 80023dc:	4a15      	ldr	r2, [pc, #84]	@ (8002434 <UART_SetConfig+0x118>)
 80023de:	fba2 2303 	umull	r2, r3, r2, r3
 80023e2:	095b      	lsrs	r3, r3, #5
 80023e4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80023e8:	4419      	add	r1, r3
 80023ea:	68fa      	ldr	r2, [r7, #12]
 80023ec:	4613      	mov	r3, r2
 80023ee:	009b      	lsls	r3, r3, #2
 80023f0:	4413      	add	r3, r2
 80023f2:	009a      	lsls	r2, r3, #2
 80023f4:	441a      	add	r2, r3
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	685b      	ldr	r3, [r3, #4]
 80023fa:	009b      	lsls	r3, r3, #2
 80023fc:	fbb2 f2f3 	udiv	r2, r2, r3
 8002400:	4b0c      	ldr	r3, [pc, #48]	@ (8002434 <UART_SetConfig+0x118>)
 8002402:	fba3 0302 	umull	r0, r3, r3, r2
 8002406:	095b      	lsrs	r3, r3, #5
 8002408:	2064      	movs	r0, #100	@ 0x64
 800240a:	fb00 f303 	mul.w	r3, r0, r3
 800240e:	1ad3      	subs	r3, r2, r3
 8002410:	011b      	lsls	r3, r3, #4
 8002412:	3332      	adds	r3, #50	@ 0x32
 8002414:	4a07      	ldr	r2, [pc, #28]	@ (8002434 <UART_SetConfig+0x118>)
 8002416:	fba2 2303 	umull	r2, r3, r2, r3
 800241a:	095b      	lsrs	r3, r3, #5
 800241c:	f003 020f 	and.w	r2, r3, #15
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	440a      	add	r2, r1
 8002426:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8002428:	bf00      	nop
 800242a:	3710      	adds	r7, #16
 800242c:	46bd      	mov	sp, r7
 800242e:	bd80      	pop	{r7, pc}
 8002430:	40013800 	.word	0x40013800
 8002434:	51eb851f 	.word	0x51eb851f

08002438 <std>:
 8002438:	2300      	movs	r3, #0
 800243a:	b510      	push	{r4, lr}
 800243c:	4604      	mov	r4, r0
 800243e:	e9c0 3300 	strd	r3, r3, [r0]
 8002442:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8002446:	6083      	str	r3, [r0, #8]
 8002448:	8181      	strh	r1, [r0, #12]
 800244a:	6643      	str	r3, [r0, #100]	@ 0x64
 800244c:	81c2      	strh	r2, [r0, #14]
 800244e:	6183      	str	r3, [r0, #24]
 8002450:	4619      	mov	r1, r3
 8002452:	2208      	movs	r2, #8
 8002454:	305c      	adds	r0, #92	@ 0x5c
 8002456:	f000 f9e7 	bl	8002828 <memset>
 800245a:	4b0d      	ldr	r3, [pc, #52]	@ (8002490 <std+0x58>)
 800245c:	6224      	str	r4, [r4, #32]
 800245e:	6263      	str	r3, [r4, #36]	@ 0x24
 8002460:	4b0c      	ldr	r3, [pc, #48]	@ (8002494 <std+0x5c>)
 8002462:	62a3      	str	r3, [r4, #40]	@ 0x28
 8002464:	4b0c      	ldr	r3, [pc, #48]	@ (8002498 <std+0x60>)
 8002466:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8002468:	4b0c      	ldr	r3, [pc, #48]	@ (800249c <std+0x64>)
 800246a:	6323      	str	r3, [r4, #48]	@ 0x30
 800246c:	4b0c      	ldr	r3, [pc, #48]	@ (80024a0 <std+0x68>)
 800246e:	429c      	cmp	r4, r3
 8002470:	d006      	beq.n	8002480 <std+0x48>
 8002472:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8002476:	4294      	cmp	r4, r2
 8002478:	d002      	beq.n	8002480 <std+0x48>
 800247a:	33d0      	adds	r3, #208	@ 0xd0
 800247c:	429c      	cmp	r4, r3
 800247e:	d105      	bne.n	800248c <std+0x54>
 8002480:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8002484:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002488:	f000 ba46 	b.w	8002918 <__retarget_lock_init_recursive>
 800248c:	bd10      	pop	{r4, pc}
 800248e:	bf00      	nop
 8002490:	08002679 	.word	0x08002679
 8002494:	0800269b 	.word	0x0800269b
 8002498:	080026d3 	.word	0x080026d3
 800249c:	080026f7 	.word	0x080026f7
 80024a0:	200000dc 	.word	0x200000dc

080024a4 <stdio_exit_handler>:
 80024a4:	4a02      	ldr	r2, [pc, #8]	@ (80024b0 <stdio_exit_handler+0xc>)
 80024a6:	4903      	ldr	r1, [pc, #12]	@ (80024b4 <stdio_exit_handler+0x10>)
 80024a8:	4803      	ldr	r0, [pc, #12]	@ (80024b8 <stdio_exit_handler+0x14>)
 80024aa:	f000 b869 	b.w	8002580 <_fwalk_sglue>
 80024ae:	bf00      	nop
 80024b0:	2000000c 	.word	0x2000000c
 80024b4:	08002c0d 	.word	0x08002c0d
 80024b8:	2000001c 	.word	0x2000001c

080024bc <cleanup_stdio>:
 80024bc:	6841      	ldr	r1, [r0, #4]
 80024be:	4b0c      	ldr	r3, [pc, #48]	@ (80024f0 <cleanup_stdio+0x34>)
 80024c0:	b510      	push	{r4, lr}
 80024c2:	4299      	cmp	r1, r3
 80024c4:	4604      	mov	r4, r0
 80024c6:	d001      	beq.n	80024cc <cleanup_stdio+0x10>
 80024c8:	f000 fba0 	bl	8002c0c <_fflush_r>
 80024cc:	68a1      	ldr	r1, [r4, #8]
 80024ce:	4b09      	ldr	r3, [pc, #36]	@ (80024f4 <cleanup_stdio+0x38>)
 80024d0:	4299      	cmp	r1, r3
 80024d2:	d002      	beq.n	80024da <cleanup_stdio+0x1e>
 80024d4:	4620      	mov	r0, r4
 80024d6:	f000 fb99 	bl	8002c0c <_fflush_r>
 80024da:	68e1      	ldr	r1, [r4, #12]
 80024dc:	4b06      	ldr	r3, [pc, #24]	@ (80024f8 <cleanup_stdio+0x3c>)
 80024de:	4299      	cmp	r1, r3
 80024e0:	d004      	beq.n	80024ec <cleanup_stdio+0x30>
 80024e2:	4620      	mov	r0, r4
 80024e4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80024e8:	f000 bb90 	b.w	8002c0c <_fflush_r>
 80024ec:	bd10      	pop	{r4, pc}
 80024ee:	bf00      	nop
 80024f0:	200000dc 	.word	0x200000dc
 80024f4:	20000144 	.word	0x20000144
 80024f8:	200001ac 	.word	0x200001ac

080024fc <global_stdio_init.part.0>:
 80024fc:	b510      	push	{r4, lr}
 80024fe:	4b0b      	ldr	r3, [pc, #44]	@ (800252c <global_stdio_init.part.0+0x30>)
 8002500:	4c0b      	ldr	r4, [pc, #44]	@ (8002530 <global_stdio_init.part.0+0x34>)
 8002502:	4a0c      	ldr	r2, [pc, #48]	@ (8002534 <global_stdio_init.part.0+0x38>)
 8002504:	4620      	mov	r0, r4
 8002506:	601a      	str	r2, [r3, #0]
 8002508:	2104      	movs	r1, #4
 800250a:	2200      	movs	r2, #0
 800250c:	f7ff ff94 	bl	8002438 <std>
 8002510:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8002514:	2201      	movs	r2, #1
 8002516:	2109      	movs	r1, #9
 8002518:	f7ff ff8e 	bl	8002438 <std>
 800251c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8002520:	2202      	movs	r2, #2
 8002522:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002526:	2112      	movs	r1, #18
 8002528:	f7ff bf86 	b.w	8002438 <std>
 800252c:	20000214 	.word	0x20000214
 8002530:	200000dc 	.word	0x200000dc
 8002534:	080024a5 	.word	0x080024a5

08002538 <__sfp_lock_acquire>:
 8002538:	4801      	ldr	r0, [pc, #4]	@ (8002540 <__sfp_lock_acquire+0x8>)
 800253a:	f000 b9ee 	b.w	800291a <__retarget_lock_acquire_recursive>
 800253e:	bf00      	nop
 8002540:	2000021d 	.word	0x2000021d

08002544 <__sfp_lock_release>:
 8002544:	4801      	ldr	r0, [pc, #4]	@ (800254c <__sfp_lock_release+0x8>)
 8002546:	f000 b9e9 	b.w	800291c <__retarget_lock_release_recursive>
 800254a:	bf00      	nop
 800254c:	2000021d 	.word	0x2000021d

08002550 <__sinit>:
 8002550:	b510      	push	{r4, lr}
 8002552:	4604      	mov	r4, r0
 8002554:	f7ff fff0 	bl	8002538 <__sfp_lock_acquire>
 8002558:	6a23      	ldr	r3, [r4, #32]
 800255a:	b11b      	cbz	r3, 8002564 <__sinit+0x14>
 800255c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002560:	f7ff bff0 	b.w	8002544 <__sfp_lock_release>
 8002564:	4b04      	ldr	r3, [pc, #16]	@ (8002578 <__sinit+0x28>)
 8002566:	6223      	str	r3, [r4, #32]
 8002568:	4b04      	ldr	r3, [pc, #16]	@ (800257c <__sinit+0x2c>)
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	2b00      	cmp	r3, #0
 800256e:	d1f5      	bne.n	800255c <__sinit+0xc>
 8002570:	f7ff ffc4 	bl	80024fc <global_stdio_init.part.0>
 8002574:	e7f2      	b.n	800255c <__sinit+0xc>
 8002576:	bf00      	nop
 8002578:	080024bd 	.word	0x080024bd
 800257c:	20000214 	.word	0x20000214

08002580 <_fwalk_sglue>:
 8002580:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002584:	4607      	mov	r7, r0
 8002586:	4688      	mov	r8, r1
 8002588:	4614      	mov	r4, r2
 800258a:	2600      	movs	r6, #0
 800258c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8002590:	f1b9 0901 	subs.w	r9, r9, #1
 8002594:	d505      	bpl.n	80025a2 <_fwalk_sglue+0x22>
 8002596:	6824      	ldr	r4, [r4, #0]
 8002598:	2c00      	cmp	r4, #0
 800259a:	d1f7      	bne.n	800258c <_fwalk_sglue+0xc>
 800259c:	4630      	mov	r0, r6
 800259e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80025a2:	89ab      	ldrh	r3, [r5, #12]
 80025a4:	2b01      	cmp	r3, #1
 80025a6:	d907      	bls.n	80025b8 <_fwalk_sglue+0x38>
 80025a8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80025ac:	3301      	adds	r3, #1
 80025ae:	d003      	beq.n	80025b8 <_fwalk_sglue+0x38>
 80025b0:	4629      	mov	r1, r5
 80025b2:	4638      	mov	r0, r7
 80025b4:	47c0      	blx	r8
 80025b6:	4306      	orrs	r6, r0
 80025b8:	3568      	adds	r5, #104	@ 0x68
 80025ba:	e7e9      	b.n	8002590 <_fwalk_sglue+0x10>

080025bc <_puts_r>:
 80025bc:	6a03      	ldr	r3, [r0, #32]
 80025be:	b570      	push	{r4, r5, r6, lr}
 80025c0:	4605      	mov	r5, r0
 80025c2:	460e      	mov	r6, r1
 80025c4:	6884      	ldr	r4, [r0, #8]
 80025c6:	b90b      	cbnz	r3, 80025cc <_puts_r+0x10>
 80025c8:	f7ff ffc2 	bl	8002550 <__sinit>
 80025cc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80025ce:	07db      	lsls	r3, r3, #31
 80025d0:	d405      	bmi.n	80025de <_puts_r+0x22>
 80025d2:	89a3      	ldrh	r3, [r4, #12]
 80025d4:	0598      	lsls	r0, r3, #22
 80025d6:	d402      	bmi.n	80025de <_puts_r+0x22>
 80025d8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80025da:	f000 f99e 	bl	800291a <__retarget_lock_acquire_recursive>
 80025de:	89a3      	ldrh	r3, [r4, #12]
 80025e0:	0719      	lsls	r1, r3, #28
 80025e2:	d502      	bpl.n	80025ea <_puts_r+0x2e>
 80025e4:	6923      	ldr	r3, [r4, #16]
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d135      	bne.n	8002656 <_puts_r+0x9a>
 80025ea:	4621      	mov	r1, r4
 80025ec:	4628      	mov	r0, r5
 80025ee:	f000 f8c5 	bl	800277c <__swsetup_r>
 80025f2:	b380      	cbz	r0, 8002656 <_puts_r+0x9a>
 80025f4:	f04f 35ff 	mov.w	r5, #4294967295
 80025f8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80025fa:	07da      	lsls	r2, r3, #31
 80025fc:	d405      	bmi.n	800260a <_puts_r+0x4e>
 80025fe:	89a3      	ldrh	r3, [r4, #12]
 8002600:	059b      	lsls	r3, r3, #22
 8002602:	d402      	bmi.n	800260a <_puts_r+0x4e>
 8002604:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8002606:	f000 f989 	bl	800291c <__retarget_lock_release_recursive>
 800260a:	4628      	mov	r0, r5
 800260c:	bd70      	pop	{r4, r5, r6, pc}
 800260e:	2b00      	cmp	r3, #0
 8002610:	da04      	bge.n	800261c <_puts_r+0x60>
 8002612:	69a2      	ldr	r2, [r4, #24]
 8002614:	429a      	cmp	r2, r3
 8002616:	dc17      	bgt.n	8002648 <_puts_r+0x8c>
 8002618:	290a      	cmp	r1, #10
 800261a:	d015      	beq.n	8002648 <_puts_r+0x8c>
 800261c:	6823      	ldr	r3, [r4, #0]
 800261e:	1c5a      	adds	r2, r3, #1
 8002620:	6022      	str	r2, [r4, #0]
 8002622:	7019      	strb	r1, [r3, #0]
 8002624:	68a3      	ldr	r3, [r4, #8]
 8002626:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800262a:	3b01      	subs	r3, #1
 800262c:	60a3      	str	r3, [r4, #8]
 800262e:	2900      	cmp	r1, #0
 8002630:	d1ed      	bne.n	800260e <_puts_r+0x52>
 8002632:	2b00      	cmp	r3, #0
 8002634:	da11      	bge.n	800265a <_puts_r+0x9e>
 8002636:	4622      	mov	r2, r4
 8002638:	210a      	movs	r1, #10
 800263a:	4628      	mov	r0, r5
 800263c:	f000 f85f 	bl	80026fe <__swbuf_r>
 8002640:	3001      	adds	r0, #1
 8002642:	d0d7      	beq.n	80025f4 <_puts_r+0x38>
 8002644:	250a      	movs	r5, #10
 8002646:	e7d7      	b.n	80025f8 <_puts_r+0x3c>
 8002648:	4622      	mov	r2, r4
 800264a:	4628      	mov	r0, r5
 800264c:	f000 f857 	bl	80026fe <__swbuf_r>
 8002650:	3001      	adds	r0, #1
 8002652:	d1e7      	bne.n	8002624 <_puts_r+0x68>
 8002654:	e7ce      	b.n	80025f4 <_puts_r+0x38>
 8002656:	3e01      	subs	r6, #1
 8002658:	e7e4      	b.n	8002624 <_puts_r+0x68>
 800265a:	6823      	ldr	r3, [r4, #0]
 800265c:	1c5a      	adds	r2, r3, #1
 800265e:	6022      	str	r2, [r4, #0]
 8002660:	220a      	movs	r2, #10
 8002662:	701a      	strb	r2, [r3, #0]
 8002664:	e7ee      	b.n	8002644 <_puts_r+0x88>
	...

08002668 <puts>:
 8002668:	4b02      	ldr	r3, [pc, #8]	@ (8002674 <puts+0xc>)
 800266a:	4601      	mov	r1, r0
 800266c:	6818      	ldr	r0, [r3, #0]
 800266e:	f7ff bfa5 	b.w	80025bc <_puts_r>
 8002672:	bf00      	nop
 8002674:	20000018 	.word	0x20000018

08002678 <__sread>:
 8002678:	b510      	push	{r4, lr}
 800267a:	460c      	mov	r4, r1
 800267c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002680:	f000 f8fc 	bl	800287c <_read_r>
 8002684:	2800      	cmp	r0, #0
 8002686:	bfab      	itete	ge
 8002688:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800268a:	89a3      	ldrhlt	r3, [r4, #12]
 800268c:	181b      	addge	r3, r3, r0
 800268e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8002692:	bfac      	ite	ge
 8002694:	6563      	strge	r3, [r4, #84]	@ 0x54
 8002696:	81a3      	strhlt	r3, [r4, #12]
 8002698:	bd10      	pop	{r4, pc}

0800269a <__swrite>:
 800269a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800269e:	461f      	mov	r7, r3
 80026a0:	898b      	ldrh	r3, [r1, #12]
 80026a2:	4605      	mov	r5, r0
 80026a4:	05db      	lsls	r3, r3, #23
 80026a6:	460c      	mov	r4, r1
 80026a8:	4616      	mov	r6, r2
 80026aa:	d505      	bpl.n	80026b8 <__swrite+0x1e>
 80026ac:	2302      	movs	r3, #2
 80026ae:	2200      	movs	r2, #0
 80026b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80026b4:	f000 f8d0 	bl	8002858 <_lseek_r>
 80026b8:	89a3      	ldrh	r3, [r4, #12]
 80026ba:	4632      	mov	r2, r6
 80026bc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80026c0:	81a3      	strh	r3, [r4, #12]
 80026c2:	4628      	mov	r0, r5
 80026c4:	463b      	mov	r3, r7
 80026c6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80026ca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80026ce:	f000 b8e7 	b.w	80028a0 <_write_r>

080026d2 <__sseek>:
 80026d2:	b510      	push	{r4, lr}
 80026d4:	460c      	mov	r4, r1
 80026d6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80026da:	f000 f8bd 	bl	8002858 <_lseek_r>
 80026de:	1c43      	adds	r3, r0, #1
 80026e0:	89a3      	ldrh	r3, [r4, #12]
 80026e2:	bf15      	itete	ne
 80026e4:	6560      	strne	r0, [r4, #84]	@ 0x54
 80026e6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80026ea:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80026ee:	81a3      	strheq	r3, [r4, #12]
 80026f0:	bf18      	it	ne
 80026f2:	81a3      	strhne	r3, [r4, #12]
 80026f4:	bd10      	pop	{r4, pc}

080026f6 <__sclose>:
 80026f6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80026fa:	f000 b89d 	b.w	8002838 <_close_r>

080026fe <__swbuf_r>:
 80026fe:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002700:	460e      	mov	r6, r1
 8002702:	4614      	mov	r4, r2
 8002704:	4605      	mov	r5, r0
 8002706:	b118      	cbz	r0, 8002710 <__swbuf_r+0x12>
 8002708:	6a03      	ldr	r3, [r0, #32]
 800270a:	b90b      	cbnz	r3, 8002710 <__swbuf_r+0x12>
 800270c:	f7ff ff20 	bl	8002550 <__sinit>
 8002710:	69a3      	ldr	r3, [r4, #24]
 8002712:	60a3      	str	r3, [r4, #8]
 8002714:	89a3      	ldrh	r3, [r4, #12]
 8002716:	071a      	lsls	r2, r3, #28
 8002718:	d501      	bpl.n	800271e <__swbuf_r+0x20>
 800271a:	6923      	ldr	r3, [r4, #16]
 800271c:	b943      	cbnz	r3, 8002730 <__swbuf_r+0x32>
 800271e:	4621      	mov	r1, r4
 8002720:	4628      	mov	r0, r5
 8002722:	f000 f82b 	bl	800277c <__swsetup_r>
 8002726:	b118      	cbz	r0, 8002730 <__swbuf_r+0x32>
 8002728:	f04f 37ff 	mov.w	r7, #4294967295
 800272c:	4638      	mov	r0, r7
 800272e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002730:	6823      	ldr	r3, [r4, #0]
 8002732:	6922      	ldr	r2, [r4, #16]
 8002734:	b2f6      	uxtb	r6, r6
 8002736:	1a98      	subs	r0, r3, r2
 8002738:	6963      	ldr	r3, [r4, #20]
 800273a:	4637      	mov	r7, r6
 800273c:	4283      	cmp	r3, r0
 800273e:	dc05      	bgt.n	800274c <__swbuf_r+0x4e>
 8002740:	4621      	mov	r1, r4
 8002742:	4628      	mov	r0, r5
 8002744:	f000 fa62 	bl	8002c0c <_fflush_r>
 8002748:	2800      	cmp	r0, #0
 800274a:	d1ed      	bne.n	8002728 <__swbuf_r+0x2a>
 800274c:	68a3      	ldr	r3, [r4, #8]
 800274e:	3b01      	subs	r3, #1
 8002750:	60a3      	str	r3, [r4, #8]
 8002752:	6823      	ldr	r3, [r4, #0]
 8002754:	1c5a      	adds	r2, r3, #1
 8002756:	6022      	str	r2, [r4, #0]
 8002758:	701e      	strb	r6, [r3, #0]
 800275a:	6962      	ldr	r2, [r4, #20]
 800275c:	1c43      	adds	r3, r0, #1
 800275e:	429a      	cmp	r2, r3
 8002760:	d004      	beq.n	800276c <__swbuf_r+0x6e>
 8002762:	89a3      	ldrh	r3, [r4, #12]
 8002764:	07db      	lsls	r3, r3, #31
 8002766:	d5e1      	bpl.n	800272c <__swbuf_r+0x2e>
 8002768:	2e0a      	cmp	r6, #10
 800276a:	d1df      	bne.n	800272c <__swbuf_r+0x2e>
 800276c:	4621      	mov	r1, r4
 800276e:	4628      	mov	r0, r5
 8002770:	f000 fa4c 	bl	8002c0c <_fflush_r>
 8002774:	2800      	cmp	r0, #0
 8002776:	d0d9      	beq.n	800272c <__swbuf_r+0x2e>
 8002778:	e7d6      	b.n	8002728 <__swbuf_r+0x2a>
	...

0800277c <__swsetup_r>:
 800277c:	b538      	push	{r3, r4, r5, lr}
 800277e:	4b29      	ldr	r3, [pc, #164]	@ (8002824 <__swsetup_r+0xa8>)
 8002780:	4605      	mov	r5, r0
 8002782:	6818      	ldr	r0, [r3, #0]
 8002784:	460c      	mov	r4, r1
 8002786:	b118      	cbz	r0, 8002790 <__swsetup_r+0x14>
 8002788:	6a03      	ldr	r3, [r0, #32]
 800278a:	b90b      	cbnz	r3, 8002790 <__swsetup_r+0x14>
 800278c:	f7ff fee0 	bl	8002550 <__sinit>
 8002790:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002794:	0719      	lsls	r1, r3, #28
 8002796:	d422      	bmi.n	80027de <__swsetup_r+0x62>
 8002798:	06da      	lsls	r2, r3, #27
 800279a:	d407      	bmi.n	80027ac <__swsetup_r+0x30>
 800279c:	2209      	movs	r2, #9
 800279e:	602a      	str	r2, [r5, #0]
 80027a0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80027a4:	f04f 30ff 	mov.w	r0, #4294967295
 80027a8:	81a3      	strh	r3, [r4, #12]
 80027aa:	e033      	b.n	8002814 <__swsetup_r+0x98>
 80027ac:	0758      	lsls	r0, r3, #29
 80027ae:	d512      	bpl.n	80027d6 <__swsetup_r+0x5a>
 80027b0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80027b2:	b141      	cbz	r1, 80027c6 <__swsetup_r+0x4a>
 80027b4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80027b8:	4299      	cmp	r1, r3
 80027ba:	d002      	beq.n	80027c2 <__swsetup_r+0x46>
 80027bc:	4628      	mov	r0, r5
 80027be:	f000 f8af 	bl	8002920 <_free_r>
 80027c2:	2300      	movs	r3, #0
 80027c4:	6363      	str	r3, [r4, #52]	@ 0x34
 80027c6:	89a3      	ldrh	r3, [r4, #12]
 80027c8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80027cc:	81a3      	strh	r3, [r4, #12]
 80027ce:	2300      	movs	r3, #0
 80027d0:	6063      	str	r3, [r4, #4]
 80027d2:	6923      	ldr	r3, [r4, #16]
 80027d4:	6023      	str	r3, [r4, #0]
 80027d6:	89a3      	ldrh	r3, [r4, #12]
 80027d8:	f043 0308 	orr.w	r3, r3, #8
 80027dc:	81a3      	strh	r3, [r4, #12]
 80027de:	6923      	ldr	r3, [r4, #16]
 80027e0:	b94b      	cbnz	r3, 80027f6 <__swsetup_r+0x7a>
 80027e2:	89a3      	ldrh	r3, [r4, #12]
 80027e4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80027e8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80027ec:	d003      	beq.n	80027f6 <__swsetup_r+0x7a>
 80027ee:	4621      	mov	r1, r4
 80027f0:	4628      	mov	r0, r5
 80027f2:	f000 fa58 	bl	8002ca6 <__smakebuf_r>
 80027f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80027fa:	f013 0201 	ands.w	r2, r3, #1
 80027fe:	d00a      	beq.n	8002816 <__swsetup_r+0x9a>
 8002800:	2200      	movs	r2, #0
 8002802:	60a2      	str	r2, [r4, #8]
 8002804:	6962      	ldr	r2, [r4, #20]
 8002806:	4252      	negs	r2, r2
 8002808:	61a2      	str	r2, [r4, #24]
 800280a:	6922      	ldr	r2, [r4, #16]
 800280c:	b942      	cbnz	r2, 8002820 <__swsetup_r+0xa4>
 800280e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8002812:	d1c5      	bne.n	80027a0 <__swsetup_r+0x24>
 8002814:	bd38      	pop	{r3, r4, r5, pc}
 8002816:	0799      	lsls	r1, r3, #30
 8002818:	bf58      	it	pl
 800281a:	6962      	ldrpl	r2, [r4, #20]
 800281c:	60a2      	str	r2, [r4, #8]
 800281e:	e7f4      	b.n	800280a <__swsetup_r+0x8e>
 8002820:	2000      	movs	r0, #0
 8002822:	e7f7      	b.n	8002814 <__swsetup_r+0x98>
 8002824:	20000018 	.word	0x20000018

08002828 <memset>:
 8002828:	4603      	mov	r3, r0
 800282a:	4402      	add	r2, r0
 800282c:	4293      	cmp	r3, r2
 800282e:	d100      	bne.n	8002832 <memset+0xa>
 8002830:	4770      	bx	lr
 8002832:	f803 1b01 	strb.w	r1, [r3], #1
 8002836:	e7f9      	b.n	800282c <memset+0x4>

08002838 <_close_r>:
 8002838:	b538      	push	{r3, r4, r5, lr}
 800283a:	2300      	movs	r3, #0
 800283c:	4d05      	ldr	r5, [pc, #20]	@ (8002854 <_close_r+0x1c>)
 800283e:	4604      	mov	r4, r0
 8002840:	4608      	mov	r0, r1
 8002842:	602b      	str	r3, [r5, #0]
 8002844:	f7fd fe85 	bl	8000552 <_close>
 8002848:	1c43      	adds	r3, r0, #1
 800284a:	d102      	bne.n	8002852 <_close_r+0x1a>
 800284c:	682b      	ldr	r3, [r5, #0]
 800284e:	b103      	cbz	r3, 8002852 <_close_r+0x1a>
 8002850:	6023      	str	r3, [r4, #0]
 8002852:	bd38      	pop	{r3, r4, r5, pc}
 8002854:	20000218 	.word	0x20000218

08002858 <_lseek_r>:
 8002858:	b538      	push	{r3, r4, r5, lr}
 800285a:	4604      	mov	r4, r0
 800285c:	4608      	mov	r0, r1
 800285e:	4611      	mov	r1, r2
 8002860:	2200      	movs	r2, #0
 8002862:	4d05      	ldr	r5, [pc, #20]	@ (8002878 <_lseek_r+0x20>)
 8002864:	602a      	str	r2, [r5, #0]
 8002866:	461a      	mov	r2, r3
 8002868:	f7fd fe97 	bl	800059a <_lseek>
 800286c:	1c43      	adds	r3, r0, #1
 800286e:	d102      	bne.n	8002876 <_lseek_r+0x1e>
 8002870:	682b      	ldr	r3, [r5, #0]
 8002872:	b103      	cbz	r3, 8002876 <_lseek_r+0x1e>
 8002874:	6023      	str	r3, [r4, #0]
 8002876:	bd38      	pop	{r3, r4, r5, pc}
 8002878:	20000218 	.word	0x20000218

0800287c <_read_r>:
 800287c:	b538      	push	{r3, r4, r5, lr}
 800287e:	4604      	mov	r4, r0
 8002880:	4608      	mov	r0, r1
 8002882:	4611      	mov	r1, r2
 8002884:	2200      	movs	r2, #0
 8002886:	4d05      	ldr	r5, [pc, #20]	@ (800289c <_read_r+0x20>)
 8002888:	602a      	str	r2, [r5, #0]
 800288a:	461a      	mov	r2, r3
 800288c:	f7fd fe28 	bl	80004e0 <_read>
 8002890:	1c43      	adds	r3, r0, #1
 8002892:	d102      	bne.n	800289a <_read_r+0x1e>
 8002894:	682b      	ldr	r3, [r5, #0]
 8002896:	b103      	cbz	r3, 800289a <_read_r+0x1e>
 8002898:	6023      	str	r3, [r4, #0]
 800289a:	bd38      	pop	{r3, r4, r5, pc}
 800289c:	20000218 	.word	0x20000218

080028a0 <_write_r>:
 80028a0:	b538      	push	{r3, r4, r5, lr}
 80028a2:	4604      	mov	r4, r0
 80028a4:	4608      	mov	r0, r1
 80028a6:	4611      	mov	r1, r2
 80028a8:	2200      	movs	r2, #0
 80028aa:	4d05      	ldr	r5, [pc, #20]	@ (80028c0 <_write_r+0x20>)
 80028ac:	602a      	str	r2, [r5, #0]
 80028ae:	461a      	mov	r2, r3
 80028b0:	f7fd fe33 	bl	800051a <_write>
 80028b4:	1c43      	adds	r3, r0, #1
 80028b6:	d102      	bne.n	80028be <_write_r+0x1e>
 80028b8:	682b      	ldr	r3, [r5, #0]
 80028ba:	b103      	cbz	r3, 80028be <_write_r+0x1e>
 80028bc:	6023      	str	r3, [r4, #0]
 80028be:	bd38      	pop	{r3, r4, r5, pc}
 80028c0:	20000218 	.word	0x20000218

080028c4 <__errno>:
 80028c4:	4b01      	ldr	r3, [pc, #4]	@ (80028cc <__errno+0x8>)
 80028c6:	6818      	ldr	r0, [r3, #0]
 80028c8:	4770      	bx	lr
 80028ca:	bf00      	nop
 80028cc:	20000018 	.word	0x20000018

080028d0 <__libc_init_array>:
 80028d0:	b570      	push	{r4, r5, r6, lr}
 80028d2:	2600      	movs	r6, #0
 80028d4:	4d0c      	ldr	r5, [pc, #48]	@ (8002908 <__libc_init_array+0x38>)
 80028d6:	4c0d      	ldr	r4, [pc, #52]	@ (800290c <__libc_init_array+0x3c>)
 80028d8:	1b64      	subs	r4, r4, r5
 80028da:	10a4      	asrs	r4, r4, #2
 80028dc:	42a6      	cmp	r6, r4
 80028de:	d109      	bne.n	80028f4 <__libc_init_array+0x24>
 80028e0:	f000 fa50 	bl	8002d84 <_init>
 80028e4:	2600      	movs	r6, #0
 80028e6:	4d0a      	ldr	r5, [pc, #40]	@ (8002910 <__libc_init_array+0x40>)
 80028e8:	4c0a      	ldr	r4, [pc, #40]	@ (8002914 <__libc_init_array+0x44>)
 80028ea:	1b64      	subs	r4, r4, r5
 80028ec:	10a4      	asrs	r4, r4, #2
 80028ee:	42a6      	cmp	r6, r4
 80028f0:	d105      	bne.n	80028fe <__libc_init_array+0x2e>
 80028f2:	bd70      	pop	{r4, r5, r6, pc}
 80028f4:	f855 3b04 	ldr.w	r3, [r5], #4
 80028f8:	4798      	blx	r3
 80028fa:	3601      	adds	r6, #1
 80028fc:	e7ee      	b.n	80028dc <__libc_init_array+0xc>
 80028fe:	f855 3b04 	ldr.w	r3, [r5], #4
 8002902:	4798      	blx	r3
 8002904:	3601      	adds	r6, #1
 8002906:	e7f2      	b.n	80028ee <__libc_init_array+0x1e>
 8002908:	08002df8 	.word	0x08002df8
 800290c:	08002df8 	.word	0x08002df8
 8002910:	08002df8 	.word	0x08002df8
 8002914:	08002dfc 	.word	0x08002dfc

08002918 <__retarget_lock_init_recursive>:
 8002918:	4770      	bx	lr

0800291a <__retarget_lock_acquire_recursive>:
 800291a:	4770      	bx	lr

0800291c <__retarget_lock_release_recursive>:
 800291c:	4770      	bx	lr
	...

08002920 <_free_r>:
 8002920:	b538      	push	{r3, r4, r5, lr}
 8002922:	4605      	mov	r5, r0
 8002924:	2900      	cmp	r1, #0
 8002926:	d040      	beq.n	80029aa <_free_r+0x8a>
 8002928:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800292c:	1f0c      	subs	r4, r1, #4
 800292e:	2b00      	cmp	r3, #0
 8002930:	bfb8      	it	lt
 8002932:	18e4      	addlt	r4, r4, r3
 8002934:	f000 f8de 	bl	8002af4 <__malloc_lock>
 8002938:	4a1c      	ldr	r2, [pc, #112]	@ (80029ac <_free_r+0x8c>)
 800293a:	6813      	ldr	r3, [r2, #0]
 800293c:	b933      	cbnz	r3, 800294c <_free_r+0x2c>
 800293e:	6063      	str	r3, [r4, #4]
 8002940:	6014      	str	r4, [r2, #0]
 8002942:	4628      	mov	r0, r5
 8002944:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002948:	f000 b8da 	b.w	8002b00 <__malloc_unlock>
 800294c:	42a3      	cmp	r3, r4
 800294e:	d908      	bls.n	8002962 <_free_r+0x42>
 8002950:	6820      	ldr	r0, [r4, #0]
 8002952:	1821      	adds	r1, r4, r0
 8002954:	428b      	cmp	r3, r1
 8002956:	bf01      	itttt	eq
 8002958:	6819      	ldreq	r1, [r3, #0]
 800295a:	685b      	ldreq	r3, [r3, #4]
 800295c:	1809      	addeq	r1, r1, r0
 800295e:	6021      	streq	r1, [r4, #0]
 8002960:	e7ed      	b.n	800293e <_free_r+0x1e>
 8002962:	461a      	mov	r2, r3
 8002964:	685b      	ldr	r3, [r3, #4]
 8002966:	b10b      	cbz	r3, 800296c <_free_r+0x4c>
 8002968:	42a3      	cmp	r3, r4
 800296a:	d9fa      	bls.n	8002962 <_free_r+0x42>
 800296c:	6811      	ldr	r1, [r2, #0]
 800296e:	1850      	adds	r0, r2, r1
 8002970:	42a0      	cmp	r0, r4
 8002972:	d10b      	bne.n	800298c <_free_r+0x6c>
 8002974:	6820      	ldr	r0, [r4, #0]
 8002976:	4401      	add	r1, r0
 8002978:	1850      	adds	r0, r2, r1
 800297a:	4283      	cmp	r3, r0
 800297c:	6011      	str	r1, [r2, #0]
 800297e:	d1e0      	bne.n	8002942 <_free_r+0x22>
 8002980:	6818      	ldr	r0, [r3, #0]
 8002982:	685b      	ldr	r3, [r3, #4]
 8002984:	4408      	add	r0, r1
 8002986:	6010      	str	r0, [r2, #0]
 8002988:	6053      	str	r3, [r2, #4]
 800298a:	e7da      	b.n	8002942 <_free_r+0x22>
 800298c:	d902      	bls.n	8002994 <_free_r+0x74>
 800298e:	230c      	movs	r3, #12
 8002990:	602b      	str	r3, [r5, #0]
 8002992:	e7d6      	b.n	8002942 <_free_r+0x22>
 8002994:	6820      	ldr	r0, [r4, #0]
 8002996:	1821      	adds	r1, r4, r0
 8002998:	428b      	cmp	r3, r1
 800299a:	bf01      	itttt	eq
 800299c:	6819      	ldreq	r1, [r3, #0]
 800299e:	685b      	ldreq	r3, [r3, #4]
 80029a0:	1809      	addeq	r1, r1, r0
 80029a2:	6021      	streq	r1, [r4, #0]
 80029a4:	6063      	str	r3, [r4, #4]
 80029a6:	6054      	str	r4, [r2, #4]
 80029a8:	e7cb      	b.n	8002942 <_free_r+0x22>
 80029aa:	bd38      	pop	{r3, r4, r5, pc}
 80029ac:	20000224 	.word	0x20000224

080029b0 <sbrk_aligned>:
 80029b0:	b570      	push	{r4, r5, r6, lr}
 80029b2:	4e0f      	ldr	r6, [pc, #60]	@ (80029f0 <sbrk_aligned+0x40>)
 80029b4:	460c      	mov	r4, r1
 80029b6:	6831      	ldr	r1, [r6, #0]
 80029b8:	4605      	mov	r5, r0
 80029ba:	b911      	cbnz	r1, 80029c2 <sbrk_aligned+0x12>
 80029bc:	f000 f9d2 	bl	8002d64 <_sbrk_r>
 80029c0:	6030      	str	r0, [r6, #0]
 80029c2:	4621      	mov	r1, r4
 80029c4:	4628      	mov	r0, r5
 80029c6:	f000 f9cd 	bl	8002d64 <_sbrk_r>
 80029ca:	1c43      	adds	r3, r0, #1
 80029cc:	d103      	bne.n	80029d6 <sbrk_aligned+0x26>
 80029ce:	f04f 34ff 	mov.w	r4, #4294967295
 80029d2:	4620      	mov	r0, r4
 80029d4:	bd70      	pop	{r4, r5, r6, pc}
 80029d6:	1cc4      	adds	r4, r0, #3
 80029d8:	f024 0403 	bic.w	r4, r4, #3
 80029dc:	42a0      	cmp	r0, r4
 80029de:	d0f8      	beq.n	80029d2 <sbrk_aligned+0x22>
 80029e0:	1a21      	subs	r1, r4, r0
 80029e2:	4628      	mov	r0, r5
 80029e4:	f000 f9be 	bl	8002d64 <_sbrk_r>
 80029e8:	3001      	adds	r0, #1
 80029ea:	d1f2      	bne.n	80029d2 <sbrk_aligned+0x22>
 80029ec:	e7ef      	b.n	80029ce <sbrk_aligned+0x1e>
 80029ee:	bf00      	nop
 80029f0:	20000220 	.word	0x20000220

080029f4 <_malloc_r>:
 80029f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80029f8:	1ccd      	adds	r5, r1, #3
 80029fa:	f025 0503 	bic.w	r5, r5, #3
 80029fe:	3508      	adds	r5, #8
 8002a00:	2d0c      	cmp	r5, #12
 8002a02:	bf38      	it	cc
 8002a04:	250c      	movcc	r5, #12
 8002a06:	2d00      	cmp	r5, #0
 8002a08:	4606      	mov	r6, r0
 8002a0a:	db01      	blt.n	8002a10 <_malloc_r+0x1c>
 8002a0c:	42a9      	cmp	r1, r5
 8002a0e:	d904      	bls.n	8002a1a <_malloc_r+0x26>
 8002a10:	230c      	movs	r3, #12
 8002a12:	6033      	str	r3, [r6, #0]
 8002a14:	2000      	movs	r0, #0
 8002a16:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002a1a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8002af0 <_malloc_r+0xfc>
 8002a1e:	f000 f869 	bl	8002af4 <__malloc_lock>
 8002a22:	f8d8 3000 	ldr.w	r3, [r8]
 8002a26:	461c      	mov	r4, r3
 8002a28:	bb44      	cbnz	r4, 8002a7c <_malloc_r+0x88>
 8002a2a:	4629      	mov	r1, r5
 8002a2c:	4630      	mov	r0, r6
 8002a2e:	f7ff ffbf 	bl	80029b0 <sbrk_aligned>
 8002a32:	1c43      	adds	r3, r0, #1
 8002a34:	4604      	mov	r4, r0
 8002a36:	d158      	bne.n	8002aea <_malloc_r+0xf6>
 8002a38:	f8d8 4000 	ldr.w	r4, [r8]
 8002a3c:	4627      	mov	r7, r4
 8002a3e:	2f00      	cmp	r7, #0
 8002a40:	d143      	bne.n	8002aca <_malloc_r+0xd6>
 8002a42:	2c00      	cmp	r4, #0
 8002a44:	d04b      	beq.n	8002ade <_malloc_r+0xea>
 8002a46:	6823      	ldr	r3, [r4, #0]
 8002a48:	4639      	mov	r1, r7
 8002a4a:	4630      	mov	r0, r6
 8002a4c:	eb04 0903 	add.w	r9, r4, r3
 8002a50:	f000 f988 	bl	8002d64 <_sbrk_r>
 8002a54:	4581      	cmp	r9, r0
 8002a56:	d142      	bne.n	8002ade <_malloc_r+0xea>
 8002a58:	6821      	ldr	r1, [r4, #0]
 8002a5a:	4630      	mov	r0, r6
 8002a5c:	1a6d      	subs	r5, r5, r1
 8002a5e:	4629      	mov	r1, r5
 8002a60:	f7ff ffa6 	bl	80029b0 <sbrk_aligned>
 8002a64:	3001      	adds	r0, #1
 8002a66:	d03a      	beq.n	8002ade <_malloc_r+0xea>
 8002a68:	6823      	ldr	r3, [r4, #0]
 8002a6a:	442b      	add	r3, r5
 8002a6c:	6023      	str	r3, [r4, #0]
 8002a6e:	f8d8 3000 	ldr.w	r3, [r8]
 8002a72:	685a      	ldr	r2, [r3, #4]
 8002a74:	bb62      	cbnz	r2, 8002ad0 <_malloc_r+0xdc>
 8002a76:	f8c8 7000 	str.w	r7, [r8]
 8002a7a:	e00f      	b.n	8002a9c <_malloc_r+0xa8>
 8002a7c:	6822      	ldr	r2, [r4, #0]
 8002a7e:	1b52      	subs	r2, r2, r5
 8002a80:	d420      	bmi.n	8002ac4 <_malloc_r+0xd0>
 8002a82:	2a0b      	cmp	r2, #11
 8002a84:	d917      	bls.n	8002ab6 <_malloc_r+0xc2>
 8002a86:	1961      	adds	r1, r4, r5
 8002a88:	42a3      	cmp	r3, r4
 8002a8a:	6025      	str	r5, [r4, #0]
 8002a8c:	bf18      	it	ne
 8002a8e:	6059      	strne	r1, [r3, #4]
 8002a90:	6863      	ldr	r3, [r4, #4]
 8002a92:	bf08      	it	eq
 8002a94:	f8c8 1000 	streq.w	r1, [r8]
 8002a98:	5162      	str	r2, [r4, r5]
 8002a9a:	604b      	str	r3, [r1, #4]
 8002a9c:	4630      	mov	r0, r6
 8002a9e:	f000 f82f 	bl	8002b00 <__malloc_unlock>
 8002aa2:	f104 000b 	add.w	r0, r4, #11
 8002aa6:	1d23      	adds	r3, r4, #4
 8002aa8:	f020 0007 	bic.w	r0, r0, #7
 8002aac:	1ac2      	subs	r2, r0, r3
 8002aae:	bf1c      	itt	ne
 8002ab0:	1a1b      	subne	r3, r3, r0
 8002ab2:	50a3      	strne	r3, [r4, r2]
 8002ab4:	e7af      	b.n	8002a16 <_malloc_r+0x22>
 8002ab6:	6862      	ldr	r2, [r4, #4]
 8002ab8:	42a3      	cmp	r3, r4
 8002aba:	bf0c      	ite	eq
 8002abc:	f8c8 2000 	streq.w	r2, [r8]
 8002ac0:	605a      	strne	r2, [r3, #4]
 8002ac2:	e7eb      	b.n	8002a9c <_malloc_r+0xa8>
 8002ac4:	4623      	mov	r3, r4
 8002ac6:	6864      	ldr	r4, [r4, #4]
 8002ac8:	e7ae      	b.n	8002a28 <_malloc_r+0x34>
 8002aca:	463c      	mov	r4, r7
 8002acc:	687f      	ldr	r7, [r7, #4]
 8002ace:	e7b6      	b.n	8002a3e <_malloc_r+0x4a>
 8002ad0:	461a      	mov	r2, r3
 8002ad2:	685b      	ldr	r3, [r3, #4]
 8002ad4:	42a3      	cmp	r3, r4
 8002ad6:	d1fb      	bne.n	8002ad0 <_malloc_r+0xdc>
 8002ad8:	2300      	movs	r3, #0
 8002ada:	6053      	str	r3, [r2, #4]
 8002adc:	e7de      	b.n	8002a9c <_malloc_r+0xa8>
 8002ade:	230c      	movs	r3, #12
 8002ae0:	4630      	mov	r0, r6
 8002ae2:	6033      	str	r3, [r6, #0]
 8002ae4:	f000 f80c 	bl	8002b00 <__malloc_unlock>
 8002ae8:	e794      	b.n	8002a14 <_malloc_r+0x20>
 8002aea:	6005      	str	r5, [r0, #0]
 8002aec:	e7d6      	b.n	8002a9c <_malloc_r+0xa8>
 8002aee:	bf00      	nop
 8002af0:	20000224 	.word	0x20000224

08002af4 <__malloc_lock>:
 8002af4:	4801      	ldr	r0, [pc, #4]	@ (8002afc <__malloc_lock+0x8>)
 8002af6:	f7ff bf10 	b.w	800291a <__retarget_lock_acquire_recursive>
 8002afa:	bf00      	nop
 8002afc:	2000021c 	.word	0x2000021c

08002b00 <__malloc_unlock>:
 8002b00:	4801      	ldr	r0, [pc, #4]	@ (8002b08 <__malloc_unlock+0x8>)
 8002b02:	f7ff bf0b 	b.w	800291c <__retarget_lock_release_recursive>
 8002b06:	bf00      	nop
 8002b08:	2000021c 	.word	0x2000021c

08002b0c <__sflush_r>:
 8002b0c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8002b10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002b12:	0716      	lsls	r6, r2, #28
 8002b14:	4605      	mov	r5, r0
 8002b16:	460c      	mov	r4, r1
 8002b18:	d454      	bmi.n	8002bc4 <__sflush_r+0xb8>
 8002b1a:	684b      	ldr	r3, [r1, #4]
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	dc02      	bgt.n	8002b26 <__sflush_r+0x1a>
 8002b20:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	dd48      	ble.n	8002bb8 <__sflush_r+0xac>
 8002b26:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8002b28:	2e00      	cmp	r6, #0
 8002b2a:	d045      	beq.n	8002bb8 <__sflush_r+0xac>
 8002b2c:	2300      	movs	r3, #0
 8002b2e:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8002b32:	682f      	ldr	r7, [r5, #0]
 8002b34:	6a21      	ldr	r1, [r4, #32]
 8002b36:	602b      	str	r3, [r5, #0]
 8002b38:	d030      	beq.n	8002b9c <__sflush_r+0x90>
 8002b3a:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8002b3c:	89a3      	ldrh	r3, [r4, #12]
 8002b3e:	0759      	lsls	r1, r3, #29
 8002b40:	d505      	bpl.n	8002b4e <__sflush_r+0x42>
 8002b42:	6863      	ldr	r3, [r4, #4]
 8002b44:	1ad2      	subs	r2, r2, r3
 8002b46:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8002b48:	b10b      	cbz	r3, 8002b4e <__sflush_r+0x42>
 8002b4a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8002b4c:	1ad2      	subs	r2, r2, r3
 8002b4e:	2300      	movs	r3, #0
 8002b50:	4628      	mov	r0, r5
 8002b52:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8002b54:	6a21      	ldr	r1, [r4, #32]
 8002b56:	47b0      	blx	r6
 8002b58:	1c43      	adds	r3, r0, #1
 8002b5a:	89a3      	ldrh	r3, [r4, #12]
 8002b5c:	d106      	bne.n	8002b6c <__sflush_r+0x60>
 8002b5e:	6829      	ldr	r1, [r5, #0]
 8002b60:	291d      	cmp	r1, #29
 8002b62:	d82b      	bhi.n	8002bbc <__sflush_r+0xb0>
 8002b64:	4a28      	ldr	r2, [pc, #160]	@ (8002c08 <__sflush_r+0xfc>)
 8002b66:	410a      	asrs	r2, r1
 8002b68:	07d6      	lsls	r6, r2, #31
 8002b6a:	d427      	bmi.n	8002bbc <__sflush_r+0xb0>
 8002b6c:	2200      	movs	r2, #0
 8002b6e:	6062      	str	r2, [r4, #4]
 8002b70:	6922      	ldr	r2, [r4, #16]
 8002b72:	04d9      	lsls	r1, r3, #19
 8002b74:	6022      	str	r2, [r4, #0]
 8002b76:	d504      	bpl.n	8002b82 <__sflush_r+0x76>
 8002b78:	1c42      	adds	r2, r0, #1
 8002b7a:	d101      	bne.n	8002b80 <__sflush_r+0x74>
 8002b7c:	682b      	ldr	r3, [r5, #0]
 8002b7e:	b903      	cbnz	r3, 8002b82 <__sflush_r+0x76>
 8002b80:	6560      	str	r0, [r4, #84]	@ 0x54
 8002b82:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8002b84:	602f      	str	r7, [r5, #0]
 8002b86:	b1b9      	cbz	r1, 8002bb8 <__sflush_r+0xac>
 8002b88:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8002b8c:	4299      	cmp	r1, r3
 8002b8e:	d002      	beq.n	8002b96 <__sflush_r+0x8a>
 8002b90:	4628      	mov	r0, r5
 8002b92:	f7ff fec5 	bl	8002920 <_free_r>
 8002b96:	2300      	movs	r3, #0
 8002b98:	6363      	str	r3, [r4, #52]	@ 0x34
 8002b9a:	e00d      	b.n	8002bb8 <__sflush_r+0xac>
 8002b9c:	2301      	movs	r3, #1
 8002b9e:	4628      	mov	r0, r5
 8002ba0:	47b0      	blx	r6
 8002ba2:	4602      	mov	r2, r0
 8002ba4:	1c50      	adds	r0, r2, #1
 8002ba6:	d1c9      	bne.n	8002b3c <__sflush_r+0x30>
 8002ba8:	682b      	ldr	r3, [r5, #0]
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d0c6      	beq.n	8002b3c <__sflush_r+0x30>
 8002bae:	2b1d      	cmp	r3, #29
 8002bb0:	d001      	beq.n	8002bb6 <__sflush_r+0xaa>
 8002bb2:	2b16      	cmp	r3, #22
 8002bb4:	d11d      	bne.n	8002bf2 <__sflush_r+0xe6>
 8002bb6:	602f      	str	r7, [r5, #0]
 8002bb8:	2000      	movs	r0, #0
 8002bba:	e021      	b.n	8002c00 <__sflush_r+0xf4>
 8002bbc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002bc0:	b21b      	sxth	r3, r3
 8002bc2:	e01a      	b.n	8002bfa <__sflush_r+0xee>
 8002bc4:	690f      	ldr	r7, [r1, #16]
 8002bc6:	2f00      	cmp	r7, #0
 8002bc8:	d0f6      	beq.n	8002bb8 <__sflush_r+0xac>
 8002bca:	0793      	lsls	r3, r2, #30
 8002bcc:	bf18      	it	ne
 8002bce:	2300      	movne	r3, #0
 8002bd0:	680e      	ldr	r6, [r1, #0]
 8002bd2:	bf08      	it	eq
 8002bd4:	694b      	ldreq	r3, [r1, #20]
 8002bd6:	1bf6      	subs	r6, r6, r7
 8002bd8:	600f      	str	r7, [r1, #0]
 8002bda:	608b      	str	r3, [r1, #8]
 8002bdc:	2e00      	cmp	r6, #0
 8002bde:	ddeb      	ble.n	8002bb8 <__sflush_r+0xac>
 8002be0:	4633      	mov	r3, r6
 8002be2:	463a      	mov	r2, r7
 8002be4:	4628      	mov	r0, r5
 8002be6:	6a21      	ldr	r1, [r4, #32]
 8002be8:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8002bec:	47e0      	blx	ip
 8002bee:	2800      	cmp	r0, #0
 8002bf0:	dc07      	bgt.n	8002c02 <__sflush_r+0xf6>
 8002bf2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002bf6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002bfa:	f04f 30ff 	mov.w	r0, #4294967295
 8002bfe:	81a3      	strh	r3, [r4, #12]
 8002c00:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002c02:	4407      	add	r7, r0
 8002c04:	1a36      	subs	r6, r6, r0
 8002c06:	e7e9      	b.n	8002bdc <__sflush_r+0xd0>
 8002c08:	dfbffffe 	.word	0xdfbffffe

08002c0c <_fflush_r>:
 8002c0c:	b538      	push	{r3, r4, r5, lr}
 8002c0e:	690b      	ldr	r3, [r1, #16]
 8002c10:	4605      	mov	r5, r0
 8002c12:	460c      	mov	r4, r1
 8002c14:	b913      	cbnz	r3, 8002c1c <_fflush_r+0x10>
 8002c16:	2500      	movs	r5, #0
 8002c18:	4628      	mov	r0, r5
 8002c1a:	bd38      	pop	{r3, r4, r5, pc}
 8002c1c:	b118      	cbz	r0, 8002c26 <_fflush_r+0x1a>
 8002c1e:	6a03      	ldr	r3, [r0, #32]
 8002c20:	b90b      	cbnz	r3, 8002c26 <_fflush_r+0x1a>
 8002c22:	f7ff fc95 	bl	8002550 <__sinit>
 8002c26:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d0f3      	beq.n	8002c16 <_fflush_r+0xa>
 8002c2e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8002c30:	07d0      	lsls	r0, r2, #31
 8002c32:	d404      	bmi.n	8002c3e <_fflush_r+0x32>
 8002c34:	0599      	lsls	r1, r3, #22
 8002c36:	d402      	bmi.n	8002c3e <_fflush_r+0x32>
 8002c38:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8002c3a:	f7ff fe6e 	bl	800291a <__retarget_lock_acquire_recursive>
 8002c3e:	4628      	mov	r0, r5
 8002c40:	4621      	mov	r1, r4
 8002c42:	f7ff ff63 	bl	8002b0c <__sflush_r>
 8002c46:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8002c48:	4605      	mov	r5, r0
 8002c4a:	07da      	lsls	r2, r3, #31
 8002c4c:	d4e4      	bmi.n	8002c18 <_fflush_r+0xc>
 8002c4e:	89a3      	ldrh	r3, [r4, #12]
 8002c50:	059b      	lsls	r3, r3, #22
 8002c52:	d4e1      	bmi.n	8002c18 <_fflush_r+0xc>
 8002c54:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8002c56:	f7ff fe61 	bl	800291c <__retarget_lock_release_recursive>
 8002c5a:	e7dd      	b.n	8002c18 <_fflush_r+0xc>

08002c5c <__swhatbuf_r>:
 8002c5c:	b570      	push	{r4, r5, r6, lr}
 8002c5e:	460c      	mov	r4, r1
 8002c60:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002c64:	4615      	mov	r5, r2
 8002c66:	2900      	cmp	r1, #0
 8002c68:	461e      	mov	r6, r3
 8002c6a:	b096      	sub	sp, #88	@ 0x58
 8002c6c:	da0c      	bge.n	8002c88 <__swhatbuf_r+0x2c>
 8002c6e:	89a3      	ldrh	r3, [r4, #12]
 8002c70:	2100      	movs	r1, #0
 8002c72:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8002c76:	bf14      	ite	ne
 8002c78:	2340      	movne	r3, #64	@ 0x40
 8002c7a:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8002c7e:	2000      	movs	r0, #0
 8002c80:	6031      	str	r1, [r6, #0]
 8002c82:	602b      	str	r3, [r5, #0]
 8002c84:	b016      	add	sp, #88	@ 0x58
 8002c86:	bd70      	pop	{r4, r5, r6, pc}
 8002c88:	466a      	mov	r2, sp
 8002c8a:	f000 f849 	bl	8002d20 <_fstat_r>
 8002c8e:	2800      	cmp	r0, #0
 8002c90:	dbed      	blt.n	8002c6e <__swhatbuf_r+0x12>
 8002c92:	9901      	ldr	r1, [sp, #4]
 8002c94:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8002c98:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8002c9c:	4259      	negs	r1, r3
 8002c9e:	4159      	adcs	r1, r3
 8002ca0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002ca4:	e7eb      	b.n	8002c7e <__swhatbuf_r+0x22>

08002ca6 <__smakebuf_r>:
 8002ca6:	898b      	ldrh	r3, [r1, #12]
 8002ca8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002caa:	079d      	lsls	r5, r3, #30
 8002cac:	4606      	mov	r6, r0
 8002cae:	460c      	mov	r4, r1
 8002cb0:	d507      	bpl.n	8002cc2 <__smakebuf_r+0x1c>
 8002cb2:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8002cb6:	6023      	str	r3, [r4, #0]
 8002cb8:	6123      	str	r3, [r4, #16]
 8002cba:	2301      	movs	r3, #1
 8002cbc:	6163      	str	r3, [r4, #20]
 8002cbe:	b003      	add	sp, #12
 8002cc0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002cc2:	466a      	mov	r2, sp
 8002cc4:	ab01      	add	r3, sp, #4
 8002cc6:	f7ff ffc9 	bl	8002c5c <__swhatbuf_r>
 8002cca:	9f00      	ldr	r7, [sp, #0]
 8002ccc:	4605      	mov	r5, r0
 8002cce:	4639      	mov	r1, r7
 8002cd0:	4630      	mov	r0, r6
 8002cd2:	f7ff fe8f 	bl	80029f4 <_malloc_r>
 8002cd6:	b948      	cbnz	r0, 8002cec <__smakebuf_r+0x46>
 8002cd8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002cdc:	059a      	lsls	r2, r3, #22
 8002cde:	d4ee      	bmi.n	8002cbe <__smakebuf_r+0x18>
 8002ce0:	f023 0303 	bic.w	r3, r3, #3
 8002ce4:	f043 0302 	orr.w	r3, r3, #2
 8002ce8:	81a3      	strh	r3, [r4, #12]
 8002cea:	e7e2      	b.n	8002cb2 <__smakebuf_r+0xc>
 8002cec:	89a3      	ldrh	r3, [r4, #12]
 8002cee:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8002cf2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002cf6:	81a3      	strh	r3, [r4, #12]
 8002cf8:	9b01      	ldr	r3, [sp, #4]
 8002cfa:	6020      	str	r0, [r4, #0]
 8002cfc:	b15b      	cbz	r3, 8002d16 <__smakebuf_r+0x70>
 8002cfe:	4630      	mov	r0, r6
 8002d00:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002d04:	f000 f81e 	bl	8002d44 <_isatty_r>
 8002d08:	b128      	cbz	r0, 8002d16 <__smakebuf_r+0x70>
 8002d0a:	89a3      	ldrh	r3, [r4, #12]
 8002d0c:	f023 0303 	bic.w	r3, r3, #3
 8002d10:	f043 0301 	orr.w	r3, r3, #1
 8002d14:	81a3      	strh	r3, [r4, #12]
 8002d16:	89a3      	ldrh	r3, [r4, #12]
 8002d18:	431d      	orrs	r5, r3
 8002d1a:	81a5      	strh	r5, [r4, #12]
 8002d1c:	e7cf      	b.n	8002cbe <__smakebuf_r+0x18>
	...

08002d20 <_fstat_r>:
 8002d20:	b538      	push	{r3, r4, r5, lr}
 8002d22:	2300      	movs	r3, #0
 8002d24:	4d06      	ldr	r5, [pc, #24]	@ (8002d40 <_fstat_r+0x20>)
 8002d26:	4604      	mov	r4, r0
 8002d28:	4608      	mov	r0, r1
 8002d2a:	4611      	mov	r1, r2
 8002d2c:	602b      	str	r3, [r5, #0]
 8002d2e:	f7fd fc1b 	bl	8000568 <_fstat>
 8002d32:	1c43      	adds	r3, r0, #1
 8002d34:	d102      	bne.n	8002d3c <_fstat_r+0x1c>
 8002d36:	682b      	ldr	r3, [r5, #0]
 8002d38:	b103      	cbz	r3, 8002d3c <_fstat_r+0x1c>
 8002d3a:	6023      	str	r3, [r4, #0]
 8002d3c:	bd38      	pop	{r3, r4, r5, pc}
 8002d3e:	bf00      	nop
 8002d40:	20000218 	.word	0x20000218

08002d44 <_isatty_r>:
 8002d44:	b538      	push	{r3, r4, r5, lr}
 8002d46:	2300      	movs	r3, #0
 8002d48:	4d05      	ldr	r5, [pc, #20]	@ (8002d60 <_isatty_r+0x1c>)
 8002d4a:	4604      	mov	r4, r0
 8002d4c:	4608      	mov	r0, r1
 8002d4e:	602b      	str	r3, [r5, #0]
 8002d50:	f7fd fc19 	bl	8000586 <_isatty>
 8002d54:	1c43      	adds	r3, r0, #1
 8002d56:	d102      	bne.n	8002d5e <_isatty_r+0x1a>
 8002d58:	682b      	ldr	r3, [r5, #0]
 8002d5a:	b103      	cbz	r3, 8002d5e <_isatty_r+0x1a>
 8002d5c:	6023      	str	r3, [r4, #0]
 8002d5e:	bd38      	pop	{r3, r4, r5, pc}
 8002d60:	20000218 	.word	0x20000218

08002d64 <_sbrk_r>:
 8002d64:	b538      	push	{r3, r4, r5, lr}
 8002d66:	2300      	movs	r3, #0
 8002d68:	4d05      	ldr	r5, [pc, #20]	@ (8002d80 <_sbrk_r+0x1c>)
 8002d6a:	4604      	mov	r4, r0
 8002d6c:	4608      	mov	r0, r1
 8002d6e:	602b      	str	r3, [r5, #0]
 8002d70:	f7fd fc20 	bl	80005b4 <_sbrk>
 8002d74:	1c43      	adds	r3, r0, #1
 8002d76:	d102      	bne.n	8002d7e <_sbrk_r+0x1a>
 8002d78:	682b      	ldr	r3, [r5, #0]
 8002d7a:	b103      	cbz	r3, 8002d7e <_sbrk_r+0x1a>
 8002d7c:	6023      	str	r3, [r4, #0]
 8002d7e:	bd38      	pop	{r3, r4, r5, pc}
 8002d80:	20000218 	.word	0x20000218

08002d84 <_init>:
 8002d84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002d86:	bf00      	nop
 8002d88:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002d8a:	bc08      	pop	{r3}
 8002d8c:	469e      	mov	lr, r3
 8002d8e:	4770      	bx	lr

08002d90 <_fini>:
 8002d90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002d92:	bf00      	nop
 8002d94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002d96:	bc08      	pop	{r3}
 8002d98:	469e      	mov	lr, r3
 8002d9a:	4770      	bx	lr
