<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RTEMS: bsps/arm/lpc24xx/include/bsp/lpc24xx.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="rtemslogo.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">RTEMS
   &#160;<span id="projectnumber">5.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_49b8d5997469a34e9a523535602b7e1a.html">bsps</a></li><li class="navelem"><a class="el" href="dir_5f7c3d4818c142e5ac9b73b670fac05b.html">arm</a></li><li class="navelem"><a class="el" href="dir_2065d3d9ba2204650aa0f81e1b82189c.html">lpc24xx</a></li><li class="navelem"><a class="el" href="dir_785b074accba54e5ef04505a564541d6.html">include</a></li><li class="navelem"><a class="el" href="dir_260e720a6ada6d9349a3b3de919fc172.html">bsp</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">lpc24xx.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="lpc24xx_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * Copyright (c) 2008-2011 embedded brains GmbH.  All rights reserved.</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> *  embedded brains GmbH</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *  Obere Lagerstr. 30</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *  82178 Puchheim</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *  Germany</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *  &lt;rtems@embedded-brains.de&gt;</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * The license and distribution terms for this file may be</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * found in the file LICENSE in this distribution or at</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * http://www.rtems.org/license/LICENSE.</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;</div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#ifndef LIBBSP_ARM_LPC24XX_LPC24XX_H</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#define LIBBSP_ARM_LPC24XX_LPC24XX_H</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;</div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#include &lt;rtems/score/cpu.h&gt;</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#include &lt;<a class="code" href="include_2bsp_2utility_8h.html">bsp/utility.h</a>&gt;</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#include &lt;<a class="code" href="lpc-i2s_8h.html">bsp/lpc-i2s.h</a>&gt;</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#ifdef ARM_MULTILIB_ARCH_V7M</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">  #include &lt;<a class="code" href="lpc17xx_8h.html">bsp/lpc17xx.h</a>&gt;</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#ifdef ARM_MULTILIB_ARCH_V4</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">/* Vectored Interrupt Controller (VIC) */</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#define VIC_BASE_ADDR   0xFFFFF000</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#define VICIRQStatus   (*(volatile uint32_t *) (VIC_BASE_ADDR + 0x000))</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#define VICFIQStatus   (*(volatile uint32_t *) (VIC_BASE_ADDR + 0x004))</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#define VICRawIntr     (*(volatile uint32_t *) (VIC_BASE_ADDR + 0x008))</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#define VICIntSelect   (*(volatile uint32_t *) (VIC_BASE_ADDR + 0x00C))</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#define VICIntEnable   (*(volatile uint32_t *) (VIC_BASE_ADDR + 0x010))</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#define VICIntEnClear  (*(volatile uint32_t *) (VIC_BASE_ADDR + 0x014))</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#define VICSoftInt     (*(volatile uint32_t *) (VIC_BASE_ADDR + 0x018))</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#define VICSoftIntClear (*(volatile uint32_t *) (VIC_BASE_ADDR + 0x01C))</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#define VICProtection  (*(volatile uint32_t *) (VIC_BASE_ADDR + 0x020))</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#define VICSWPrioMask  (*(volatile uint32_t *) (VIC_BASE_ADDR + 0x024))</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#define VICVectAddrBase ((volatile uint32_t *) (VIC_BASE_ADDR + 0x100))</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#define VICVectAddr0   (*(volatile uint32_t *) (VIC_BASE_ADDR + 0x100))</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#define VICVectAddr1   (*(volatile uint32_t *) (VIC_BASE_ADDR + 0x104))</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#define VICVectAddr2   (*(volatile uint32_t *) (VIC_BASE_ADDR + 0x108))</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">#define VICVectAddr3   (*(volatile uint32_t *) (VIC_BASE_ADDR + 0x10C))</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">#define VICVectAddr4   (*(volatile uint32_t *) (VIC_BASE_ADDR + 0x110))</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#define VICVectAddr5   (*(volatile uint32_t *) (VIC_BASE_ADDR + 0x114))</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#define VICVectAddr6   (*(volatile uint32_t *) (VIC_BASE_ADDR + 0x118))</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">#define VICVectAddr7   (*(volatile uint32_t *) (VIC_BASE_ADDR + 0x11C))</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#define VICVectAddr8   (*(volatile uint32_t *) (VIC_BASE_ADDR + 0x120))</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">#define VICVectAddr9   (*(volatile uint32_t *) (VIC_BASE_ADDR + 0x124))</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">#define VICVectAddr10  (*(volatile uint32_t *) (VIC_BASE_ADDR + 0x128))</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">#define VICVectAddr11  (*(volatile uint32_t *) (VIC_BASE_ADDR + 0x12C))</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor">#define VICVectAddr12  (*(volatile uint32_t *) (VIC_BASE_ADDR + 0x130))</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor">#define VICVectAddr13  (*(volatile uint32_t *) (VIC_BASE_ADDR + 0x134))</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor">#define VICVectAddr14  (*(volatile uint32_t *) (VIC_BASE_ADDR + 0x138))</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor">#define VICVectAddr15  (*(volatile uint32_t *) (VIC_BASE_ADDR + 0x13C))</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor">#define VICVectAddr16  (*(volatile uint32_t *) (VIC_BASE_ADDR + 0x140))</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor">#define VICVectAddr17  (*(volatile uint32_t *) (VIC_BASE_ADDR + 0x144))</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor">#define VICVectAddr18  (*(volatile uint32_t *) (VIC_BASE_ADDR + 0x148))</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor">#define VICVectAddr19  (*(volatile uint32_t *) (VIC_BASE_ADDR + 0x14C))</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#define VICVectAddr20  (*(volatile uint32_t *) (VIC_BASE_ADDR + 0x150))</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#define VICVectAddr21  (*(volatile uint32_t *) (VIC_BASE_ADDR + 0x154))</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor">#define VICVectAddr22  (*(volatile uint32_t *) (VIC_BASE_ADDR + 0x158))</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">#define VICVectAddr23  (*(volatile uint32_t *) (VIC_BASE_ADDR + 0x15C))</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">#define VICVectAddr24  (*(volatile uint32_t *) (VIC_BASE_ADDR + 0x160))</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor">#define VICVectAddr25  (*(volatile uint32_t *) (VIC_BASE_ADDR + 0x164))</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor">#define VICVectAddr26  (*(volatile uint32_t *) (VIC_BASE_ADDR + 0x168))</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor">#define VICVectAddr27  (*(volatile uint32_t *) (VIC_BASE_ADDR + 0x16C))</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor">#define VICVectAddr28  (*(volatile uint32_t *) (VIC_BASE_ADDR + 0x170))</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor">#define VICVectAddr29  (*(volatile uint32_t *) (VIC_BASE_ADDR + 0x174))</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor">#define VICVectAddr30  (*(volatile uint32_t *) (VIC_BASE_ADDR + 0x178))</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor">#define VICVectAddr31  (*(volatile uint32_t *) (VIC_BASE_ADDR + 0x17C))</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor">#define VICVectPriorityBase ((volatile uint32_t *) (VIC_BASE_ADDR + 0x200))</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor">#define VICVectPriority0   (*(volatile uint32_t *) (VIC_BASE_ADDR + 0x200))</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor">#define VICVectPriority1   (*(volatile uint32_t *) (VIC_BASE_ADDR + 0x204))</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor">#define VICVectPriority2   (*(volatile uint32_t *) (VIC_BASE_ADDR + 0x208))</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor">#define VICVectPriority3   (*(volatile uint32_t *) (VIC_BASE_ADDR + 0x20C))</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor">#define VICVectPriority4   (*(volatile uint32_t *) (VIC_BASE_ADDR + 0x210))</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor">#define VICVectPriority5   (*(volatile uint32_t *) (VIC_BASE_ADDR + 0x214))</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor">#define VICVectPriority6   (*(volatile uint32_t *) (VIC_BASE_ADDR + 0x218))</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor">#define VICVectPriority7   (*(volatile uint32_t *) (VIC_BASE_ADDR + 0x21C))</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor">#define VICVectPriority8   (*(volatile uint32_t *) (VIC_BASE_ADDR + 0x220))</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor">#define VICVectPriority9   (*(volatile uint32_t *) (VIC_BASE_ADDR + 0x224))</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor">#define VICVectPriority10  (*(volatile uint32_t *) (VIC_BASE_ADDR + 0x228))</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor">#define VICVectPriority11  (*(volatile uint32_t *) (VIC_BASE_ADDR + 0x22C))</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor">#define VICVectPriority12  (*(volatile uint32_t *) (VIC_BASE_ADDR + 0x230))</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor">#define VICVectPriority13  (*(volatile uint32_t *) (VIC_BASE_ADDR + 0x234))</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor">#define VICVectPriority14  (*(volatile uint32_t *) (VIC_BASE_ADDR + 0x238))</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor">#define VICVectPriority15  (*(volatile uint32_t *) (VIC_BASE_ADDR + 0x23C))</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor">#define VICVectPriority16  (*(volatile uint32_t *) (VIC_BASE_ADDR + 0x240))</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor">#define VICVectPriority17  (*(volatile uint32_t *) (VIC_BASE_ADDR + 0x244))</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor">#define VICVectPriority18  (*(volatile uint32_t *) (VIC_BASE_ADDR + 0x248))</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor">#define VICVectPriority19  (*(volatile uint32_t *) (VIC_BASE_ADDR + 0x24C))</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor">#define VICVectPriority20  (*(volatile uint32_t *) (VIC_BASE_ADDR + 0x250))</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor">#define VICVectPriority21  (*(volatile uint32_t *) (VIC_BASE_ADDR + 0x254))</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor">#define VICVectPriority22  (*(volatile uint32_t *) (VIC_BASE_ADDR + 0x258))</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor">#define VICVectPriority23  (*(volatile uint32_t *) (VIC_BASE_ADDR + 0x25C))</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor">#define VICVectPriority24  (*(volatile uint32_t *) (VIC_BASE_ADDR + 0x260))</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor">#define VICVectPriority25  (*(volatile uint32_t *) (VIC_BASE_ADDR + 0x264))</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor">#define VICVectPriority26  (*(volatile uint32_t *) (VIC_BASE_ADDR + 0x268))</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor">#define VICVectPriority27  (*(volatile uint32_t *) (VIC_BASE_ADDR + 0x26C))</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor">#define VICVectPriority28  (*(volatile uint32_t *) (VIC_BASE_ADDR + 0x270))</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor">#define VICVectPriority29  (*(volatile uint32_t *) (VIC_BASE_ADDR + 0x274))</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor">#define VICVectPriority30  (*(volatile uint32_t *) (VIC_BASE_ADDR + 0x278))</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor">#define VICVectPriority31  (*(volatile uint32_t *) (VIC_BASE_ADDR + 0x27C))</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor">#define VICVectAddr    (*(volatile uint32_t *) (VIC_BASE_ADDR + 0xF00))</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* ARM_MULTILIB_ARCH_V4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="comment">/* Pin Connect Block */</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor">#ifdef ARM_MULTILIB_ARCH_V4</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor">  #define PINSEL_BASE_ADDR  0xE002C000</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor">  #define PINSEL_BASE_ADDR  0x4002C000</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor">#ifdef ARM_MULTILIB_ARCH_V4</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor">#define PINSEL0        (*(volatile uint32_t *) (PINSEL_BASE_ADDR + 0x00))</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor">#define PINSEL1        (*(volatile uint32_t *) (PINSEL_BASE_ADDR + 0x04))</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">#define PINSEL2        (*(volatile uint32_t *) (PINSEL_BASE_ADDR + 0x08))</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor">#define PINSEL3        (*(volatile uint32_t *) (PINSEL_BASE_ADDR + 0x0C))</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor">#define PINSEL4        (*(volatile uint32_t *) (PINSEL_BASE_ADDR + 0x10))</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor">#define PINSEL5        (*(volatile uint32_t *) (PINSEL_BASE_ADDR + 0x14))</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor">#define PINSEL6        (*(volatile uint32_t *) (PINSEL_BASE_ADDR + 0x18))</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor">#define PINSEL7        (*(volatile uint32_t *) (PINSEL_BASE_ADDR + 0x1C))</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor">#define PINSEL8        (*(volatile uint32_t *) (PINSEL_BASE_ADDR + 0x20))</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor">#define PINSEL9        (*(volatile uint32_t *) (PINSEL_BASE_ADDR + 0x24))</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor">#define PINSEL10       (*(volatile uint32_t *) (PINSEL_BASE_ADDR + 0x28))</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor">#define PINSEL11       (*(volatile uint32_t *) (PINSEL_BASE_ADDR + 0x2C))</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor">#define PINMODE0        (*(volatile uint32_t *) (PINSEL_BASE_ADDR + 0x40))</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor">#define PINMODE1        (*(volatile uint32_t *) (PINSEL_BASE_ADDR + 0x44))</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor">#define PINMODE2        (*(volatile uint32_t *) (PINSEL_BASE_ADDR + 0x48))</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor">#define PINMODE3        (*(volatile uint32_t *) (PINSEL_BASE_ADDR + 0x4C))</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor">#define PINMODE4        (*(volatile uint32_t *) (PINSEL_BASE_ADDR + 0x50))</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor">#define PINMODE5        (*(volatile uint32_t *) (PINSEL_BASE_ADDR + 0x54))</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor">#define PINMODE6        (*(volatile uint32_t *) (PINSEL_BASE_ADDR + 0x58))</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor">#define PINMODE7        (*(volatile uint32_t *) (PINSEL_BASE_ADDR + 0x5C))</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor">#define PINMODE8        (*(volatile uint32_t *) (PINSEL_BASE_ADDR + 0x60))</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor">#define PINMODE9        (*(volatile uint32_t *) (PINSEL_BASE_ADDR + 0x64))</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* ARM_MULTILIB_ARCH_V4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="comment">/* General Purpose Input/Output (GPIO) */</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor">#ifdef ARM_MULTILIB_ARCH_V4</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor">  #define GPIO_BASE_ADDR        0xE0028000</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor">  #define GPIO_BASE_ADDR        0x40028000</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor">#define IOPIN0         (*(volatile uint32_t *) (GPIO_BASE_ADDR + 0x00))</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor">#define IOSET0         (*(volatile uint32_t *) (GPIO_BASE_ADDR + 0x04))</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor">#define IODIR0         (*(volatile uint32_t *) (GPIO_BASE_ADDR + 0x08))</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor">#define IOCLR0         (*(volatile uint32_t *) (GPIO_BASE_ADDR + 0x0C))</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor">#define IOPIN1         (*(volatile uint32_t *) (GPIO_BASE_ADDR + 0x10))</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor">#define IOSET1         (*(volatile uint32_t *) (GPIO_BASE_ADDR + 0x14))</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor">#define IODIR1         (*(volatile uint32_t *) (GPIO_BASE_ADDR + 0x18))</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor">#define IOCLR1         (*(volatile uint32_t *) (GPIO_BASE_ADDR + 0x1C))</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="comment">/* GPIO Interrupt Registers */</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor">#define IO0_INT_EN_R    (*(volatile uint32_t *) (GPIO_BASE_ADDR + 0x90))</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor">#define IO0_INT_EN_F    (*(volatile uint32_t *) (GPIO_BASE_ADDR + 0x94))</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor">#define IO0_INT_STAT_R  (*(volatile uint32_t *) (GPIO_BASE_ADDR + 0x84))</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor">#define IO0_INT_STAT_F  (*(volatile uint32_t *) (GPIO_BASE_ADDR + 0x88))</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor">#define IO0_INT_CLR     (*(volatile uint32_t *) (GPIO_BASE_ADDR + 0x8C))</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor">#define IO2_INT_EN_R    (*(volatile uint32_t *) (GPIO_BASE_ADDR + 0xB0))</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor">#define IO2_INT_EN_F    (*(volatile uint32_t *) (GPIO_BASE_ADDR + 0xB4))</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor">#define IO2_INT_STAT_R  (*(volatile uint32_t *) (GPIO_BASE_ADDR + 0xA4))</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor">#define IO2_INT_STAT_F  (*(volatile uint32_t *) (GPIO_BASE_ADDR + 0xA8))</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor">#define IO2_INT_CLR     (*(volatile uint32_t *) (GPIO_BASE_ADDR + 0xAC))</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor">#define IO_INT_STAT     (*(volatile uint32_t *) (GPIO_BASE_ADDR + 0x80))</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="preprocessor">#ifdef ARM_MULTILIB_ARCH_V4</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor">#define PARTCFG_BASE_ADDR       0x3FFF8000</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor">#define PARTCFG        (*(volatile uint32_t *) (PARTCFG_BASE_ADDR + 0x00))</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* ARM_MULTILIB_ARCH_V4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="comment">/* Fast I/O setup */</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor">#ifdef ARM_MULTILIB_ARCH_V4</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor">  #define FIO_BASE_ADDR     0x3FFFC000</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor">  #define FIO_BASE_ADDR     0x20098000</span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor">#define FIO0DIR        (*(volatile uint32_t *) (FIO_BASE_ADDR + 0x00))</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor">#define FIO0MASK       (*(volatile uint32_t *) (FIO_BASE_ADDR + 0x10))</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="preprocessor">#define FIO0PIN        (*(volatile uint32_t *) (FIO_BASE_ADDR + 0x14))</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="preprocessor">#define FIO0SET        (*(volatile uint32_t *) (FIO_BASE_ADDR + 0x18))</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor">#define FIO0CLR        (*(volatile uint32_t *) (FIO_BASE_ADDR + 0x1C))</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="preprocessor">#define FIO1DIR        (*(volatile uint32_t *) (FIO_BASE_ADDR + 0x20))</span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="preprocessor">#define FIO1MASK       (*(volatile uint32_t *) (FIO_BASE_ADDR + 0x30))</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="preprocessor">#define FIO1PIN        (*(volatile uint32_t *) (FIO_BASE_ADDR + 0x34))</span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="preprocessor">#define FIO1SET        (*(volatile uint32_t *) (FIO_BASE_ADDR + 0x38))</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="preprocessor">#define FIO1CLR        (*(volatile uint32_t *) (FIO_BASE_ADDR + 0x3C))</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor">#define FIO2DIR        (*(volatile uint32_t *) (FIO_BASE_ADDR + 0x40))</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor">#define FIO2MASK       (*(volatile uint32_t *) (FIO_BASE_ADDR + 0x50))</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor">#define FIO2PIN        (*(volatile uint32_t *) (FIO_BASE_ADDR + 0x54))</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor">#define FIO2SET        (*(volatile uint32_t *) (FIO_BASE_ADDR + 0x58))</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor">#define FIO2CLR        (*(volatile uint32_t *) (FIO_BASE_ADDR + 0x5C))</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="preprocessor">#define FIO3DIR        (*(volatile uint32_t *) (FIO_BASE_ADDR + 0x60))</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="preprocessor">#define FIO3MASK       (*(volatile uint32_t *) (FIO_BASE_ADDR + 0x70))</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="preprocessor">#define FIO3PIN        (*(volatile uint32_t *) (FIO_BASE_ADDR + 0x74))</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor">#define FIO3SET        (*(volatile uint32_t *) (FIO_BASE_ADDR + 0x78))</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="preprocessor">#define FIO3CLR        (*(volatile uint32_t *) (FIO_BASE_ADDR + 0x7C))</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="preprocessor">#define FIO4DIR        (*(volatile uint32_t *) (FIO_BASE_ADDR + 0x80))</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="preprocessor">#define FIO4MASK       (*(volatile uint32_t *) (FIO_BASE_ADDR + 0x90))</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="preprocessor">#define FIO4PIN        (*(volatile uint32_t *) (FIO_BASE_ADDR + 0x94))</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="preprocessor">#define FIO4SET        (*(volatile uint32_t *) (FIO_BASE_ADDR + 0x98))</span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="preprocessor">#define FIO4CLR        (*(volatile uint32_t *) (FIO_BASE_ADDR + 0x9C))</span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor">#ifdef ARM_MULTILIB_ARCH_V7M</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor">#define FIO5DIR        (*(volatile uint32_t *) (FIO_BASE_ADDR + 0xa0))</span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor">#define FIO5MASK       (*(volatile uint32_t *) (FIO_BASE_ADDR + 0xb0))</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor">#define FIO5PIN        (*(volatile uint32_t *) (FIO_BASE_ADDR + 0xb4))</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="preprocessor">#define FIO5SET        (*(volatile uint32_t *) (FIO_BASE_ADDR + 0xb8))</span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="preprocessor">#define FIO5CLR        (*(volatile uint32_t *) (FIO_BASE_ADDR + 0xbC))</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* ARM_MULTILIB_ARCH_V7M */</span><span class="preprocessor"></span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="comment">/* FIOs can be accessed through WORD, HALF-WORD or BYTE. */</span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="preprocessor">#define FIO0DIR0       (*(volatile uint8_t *) (FIO_BASE_ADDR + 0x00))</span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="preprocessor">#define FIO1DIR0       (*(volatile uint8_t *) (FIO_BASE_ADDR + 0x20))</span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="preprocessor">#define FIO2DIR0       (*(volatile uint8_t *) (FIO_BASE_ADDR + 0x40))</span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="preprocessor">#define FIO3DIR0       (*(volatile uint8_t *) (FIO_BASE_ADDR + 0x60))</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="preprocessor">#define FIO4DIR0       (*(volatile uint8_t *) (FIO_BASE_ADDR + 0x80))</span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="preprocessor">#define FIO0DIR1       (*(volatile uint8_t *) (FIO_BASE_ADDR + 0x01))</span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="preprocessor">#define FIO1DIR1       (*(volatile uint8_t *) (FIO_BASE_ADDR + 0x21))</span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="preprocessor">#define FIO2DIR1       (*(volatile uint8_t *) (FIO_BASE_ADDR + 0x41))</span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="preprocessor">#define FIO3DIR1       (*(volatile uint8_t *) (FIO_BASE_ADDR + 0x61))</span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="preprocessor">#define FIO4DIR1       (*(volatile uint8_t *) (FIO_BASE_ADDR + 0x81))</span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="preprocessor">#define FIO0DIR2       (*(volatile uint8_t *) (FIO_BASE_ADDR + 0x02))</span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="preprocessor">#define FIO1DIR2       (*(volatile uint8_t *) (FIO_BASE_ADDR + 0x22))</span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="preprocessor">#define FIO2DIR2       (*(volatile uint8_t *) (FIO_BASE_ADDR + 0x42))</span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="preprocessor">#define FIO3DIR2       (*(volatile uint8_t *) (FIO_BASE_ADDR + 0x62))</span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="preprocessor">#define FIO4DIR2       (*(volatile uint8_t *) (FIO_BASE_ADDR + 0x82))</span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="preprocessor">#define FIO0DIR3       (*(volatile uint8_t *) (FIO_BASE_ADDR + 0x03))</span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="preprocessor">#define FIO1DIR3       (*(volatile uint8_t *) (FIO_BASE_ADDR + 0x23))</span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="preprocessor">#define FIO2DIR3       (*(volatile uint8_t *) (FIO_BASE_ADDR + 0x43))</span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="preprocessor">#define FIO3DIR3       (*(volatile uint8_t *) (FIO_BASE_ADDR + 0x63))</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="preprocessor">#define FIO4DIR3       (*(volatile uint8_t *) (FIO_BASE_ADDR + 0x83))</span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="preprocessor">#define FIO0DIRL       (*(volatile uint16_t *) (FIO_BASE_ADDR + 0x00))</span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="preprocessor">#define FIO1DIRL       (*(volatile uint16_t *) (FIO_BASE_ADDR + 0x20))</span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="preprocessor">#define FIO2DIRL       (*(volatile uint16_t *) (FIO_BASE_ADDR + 0x40))</span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="preprocessor">#define FIO3DIRL       (*(volatile uint16_t *) (FIO_BASE_ADDR + 0x60))</span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="preprocessor">#define FIO4DIRL       (*(volatile uint16_t *) (FIO_BASE_ADDR + 0x80))</span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="preprocessor">#define FIO0DIRU       (*(volatile uint16_t *) (FIO_BASE_ADDR + 0x02))</span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="preprocessor">#define FIO1DIRU       (*(volatile uint16_t *) (FIO_BASE_ADDR + 0x22))</span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="preprocessor">#define FIO2DIRU       (*(volatile uint16_t *) (FIO_BASE_ADDR + 0x42))</span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="preprocessor">#define FIO3DIRU       (*(volatile uint16_t *) (FIO_BASE_ADDR + 0x62))</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="preprocessor">#define FIO4DIRU       (*(volatile uint16_t *) (FIO_BASE_ADDR + 0x82))</span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="preprocessor">#define FIO0MASK0      (*(volatile uint8_t *) (FIO_BASE_ADDR + 0x10))</span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="preprocessor">#define FIO1MASK0      (*(volatile uint8_t *) (FIO_BASE_ADDR + 0x30))</span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="preprocessor">#define FIO2MASK0      (*(volatile uint8_t *) (FIO_BASE_ADDR + 0x50))</span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="preprocessor">#define FIO3MASK0      (*(volatile uint8_t *) (FIO_BASE_ADDR + 0x70))</span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="preprocessor">#define FIO4MASK0      (*(volatile uint8_t *) (FIO_BASE_ADDR + 0x90))</span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="preprocessor">#define FIO0MASK1      (*(volatile uint8_t *) (FIO_BASE_ADDR + 0x11))</span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="preprocessor">#define FIO1MASK1      (*(volatile uint8_t *) (FIO_BASE_ADDR + 0x21))</span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="preprocessor">#define FIO2MASK1      (*(volatile uint8_t *) (FIO_BASE_ADDR + 0x51))</span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="preprocessor">#define FIO3MASK1      (*(volatile uint8_t *) (FIO_BASE_ADDR + 0x71))</span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="preprocessor">#define FIO4MASK1      (*(volatile uint8_t *) (FIO_BASE_ADDR + 0x91))</span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="preprocessor">#define FIO0MASK2      (*(volatile uint8_t *) (FIO_BASE_ADDR + 0x12))</span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="preprocessor">#define FIO1MASK2      (*(volatile uint8_t *) (FIO_BASE_ADDR + 0x32))</span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="preprocessor">#define FIO2MASK2      (*(volatile uint8_t *) (FIO_BASE_ADDR + 0x52))</span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="preprocessor">#define FIO3MASK2      (*(volatile uint8_t *) (FIO_BASE_ADDR + 0x72))</span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="preprocessor">#define FIO4MASK2      (*(volatile uint8_t *) (FIO_BASE_ADDR + 0x92))</span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="preprocessor">#define FIO0MASK3      (*(volatile uint8_t *) (FIO_BASE_ADDR + 0x13))</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="preprocessor">#define FIO1MASK3      (*(volatile uint8_t *) (FIO_BASE_ADDR + 0x33))</span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="preprocessor">#define FIO2MASK3      (*(volatile uint8_t *) (FIO_BASE_ADDR + 0x53))</span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="preprocessor">#define FIO3MASK3      (*(volatile uint8_t *) (FIO_BASE_ADDR + 0x73))</span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="preprocessor">#define FIO4MASK3      (*(volatile uint8_t *) (FIO_BASE_ADDR + 0x93))</span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="preprocessor">#define FIO0MASKL      (*(volatile uint16_t *) (FIO_BASE_ADDR + 0x10))</span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="preprocessor">#define FIO1MASKL      (*(volatile uint16_t *) (FIO_BASE_ADDR + 0x30))</span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="preprocessor">#define FIO2MASKL      (*(volatile uint16_t *) (FIO_BASE_ADDR + 0x50))</span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="preprocessor">#define FIO3MASKL      (*(volatile uint16_t *) (FIO_BASE_ADDR + 0x70))</span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="preprocessor">#define FIO4MASKL      (*(volatile uint16_t *) (FIO_BASE_ADDR + 0x90))</span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="preprocessor">#define FIO0MASKU      (*(volatile uint16_t *) (FIO_BASE_ADDR + 0x12))</span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="preprocessor">#define FIO1MASKU      (*(volatile uint16_t *) (FIO_BASE_ADDR + 0x32))</span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="preprocessor">#define FIO2MASKU      (*(volatile uint16_t *) (FIO_BASE_ADDR + 0x52))</span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="preprocessor">#define FIO3MASKU      (*(volatile uint16_t *) (FIO_BASE_ADDR + 0x72))</span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="preprocessor">#define FIO4MASKU      (*(volatile uint16_t *) (FIO_BASE_ADDR + 0x92))</span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="preprocessor">#define FIO0PIN0       (*(volatile uint8_t *) (FIO_BASE_ADDR + 0x14))</span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="preprocessor">#define FIO1PIN0       (*(volatile uint8_t *) (FIO_BASE_ADDR + 0x34))</span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="preprocessor">#define FIO2PIN0       (*(volatile uint8_t *) (FIO_BASE_ADDR + 0x54))</span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="preprocessor">#define FIO3PIN0       (*(volatile uint8_t *) (FIO_BASE_ADDR + 0x74))</span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="preprocessor">#define FIO4PIN0       (*(volatile uint8_t *) (FIO_BASE_ADDR + 0x94))</span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="preprocessor">#define FIO0PIN1       (*(volatile uint8_t *) (FIO_BASE_ADDR + 0x15))</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="preprocessor">#define FIO1PIN1       (*(volatile uint8_t *) (FIO_BASE_ADDR + 0x25))</span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="preprocessor">#define FIO2PIN1       (*(volatile uint8_t *) (FIO_BASE_ADDR + 0x55))</span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="preprocessor">#define FIO3PIN1       (*(volatile uint8_t *) (FIO_BASE_ADDR + 0x75))</span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="preprocessor">#define FIO4PIN1       (*(volatile uint8_t *) (FIO_BASE_ADDR + 0x95))</span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="preprocessor">#define FIO0PIN2       (*(volatile uint8_t *) (FIO_BASE_ADDR + 0x16))</span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="preprocessor">#define FIO1PIN2       (*(volatile uint8_t *) (FIO_BASE_ADDR + 0x36))</span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="preprocessor">#define FIO2PIN2       (*(volatile uint8_t *) (FIO_BASE_ADDR + 0x56))</span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="preprocessor">#define FIO3PIN2       (*(volatile uint8_t *) (FIO_BASE_ADDR + 0x76))</span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="preprocessor">#define FIO4PIN2       (*(volatile uint8_t *) (FIO_BASE_ADDR + 0x96))</span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="preprocessor">#define FIO0PIN3       (*(volatile uint8_t *) (FIO_BASE_ADDR + 0x17))</span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="preprocessor">#define FIO1PIN3       (*(volatile uint8_t *) (FIO_BASE_ADDR + 0x37))</span></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="preprocessor">#define FIO2PIN3       (*(volatile uint8_t *) (FIO_BASE_ADDR + 0x57))</span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="preprocessor">#define FIO3PIN3       (*(volatile uint8_t *) (FIO_BASE_ADDR + 0x77))</span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="preprocessor">#define FIO4PIN3       (*(volatile uint8_t *) (FIO_BASE_ADDR + 0x97))</span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="preprocessor">#define FIO0PINL       (*(volatile uint16_t *) (FIO_BASE_ADDR + 0x14))</span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="preprocessor">#define FIO1PINL       (*(volatile uint16_t *) (FIO_BASE_ADDR + 0x34))</span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="preprocessor">#define FIO2PINL       (*(volatile uint16_t *) (FIO_BASE_ADDR + 0x54))</span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="preprocessor">#define FIO3PINL       (*(volatile uint16_t *) (FIO_BASE_ADDR + 0x74))</span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="preprocessor">#define FIO4PINL       (*(volatile uint16_t *) (FIO_BASE_ADDR + 0x94))</span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="preprocessor">#define FIO0PINU       (*(volatile uint16_t *) (FIO_BASE_ADDR + 0x16))</span></div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="preprocessor">#define FIO1PINU       (*(volatile uint16_t *) (FIO_BASE_ADDR + 0x36))</span></div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="preprocessor">#define FIO2PINU       (*(volatile uint16_t *) (FIO_BASE_ADDR + 0x56))</span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="preprocessor">#define FIO3PINU       (*(volatile uint16_t *) (FIO_BASE_ADDR + 0x76))</span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="preprocessor">#define FIO4PINU       (*(volatile uint16_t *) (FIO_BASE_ADDR + 0x96))</span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="preprocessor">#define FIO0SET0       (*(volatile uint8_t *) (FIO_BASE_ADDR + 0x18))</span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="preprocessor">#define FIO1SET0       (*(volatile uint8_t *) (FIO_BASE_ADDR + 0x38))</span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="preprocessor">#define FIO2SET0       (*(volatile uint8_t *) (FIO_BASE_ADDR + 0x58))</span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="preprocessor">#define FIO3SET0       (*(volatile uint8_t *) (FIO_BASE_ADDR + 0x78))</span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="preprocessor">#define FIO4SET0       (*(volatile uint8_t *) (FIO_BASE_ADDR + 0x98))</span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="preprocessor">#define FIO0SET1       (*(volatile uint8_t *) (FIO_BASE_ADDR + 0x19))</span></div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="preprocessor">#define FIO1SET1       (*(volatile uint8_t *) (FIO_BASE_ADDR + 0x29))</span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="preprocessor">#define FIO2SET1       (*(volatile uint8_t *) (FIO_BASE_ADDR + 0x59))</span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="preprocessor">#define FIO3SET1       (*(volatile uint8_t *) (FIO_BASE_ADDR + 0x79))</span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="preprocessor">#define FIO4SET1       (*(volatile uint8_t *) (FIO_BASE_ADDR + 0x99))</span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="preprocessor">#define FIO0SET2       (*(volatile uint8_t *) (FIO_BASE_ADDR + 0x1A))</span></div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="preprocessor">#define FIO1SET2       (*(volatile uint8_t *) (FIO_BASE_ADDR + 0x3A))</span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="preprocessor">#define FIO2SET2       (*(volatile uint8_t *) (FIO_BASE_ADDR + 0x5A))</span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="preprocessor">#define FIO3SET2       (*(volatile uint8_t *) (FIO_BASE_ADDR + 0x7A))</span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="preprocessor">#define FIO4SET2       (*(volatile uint8_t *) (FIO_BASE_ADDR + 0x9A))</span></div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="preprocessor">#define FIO0SET3       (*(volatile uint8_t *) (FIO_BASE_ADDR + 0x1B))</span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="preprocessor">#define FIO1SET3       (*(volatile uint8_t *) (FIO_BASE_ADDR + 0x3B))</span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="preprocessor">#define FIO2SET3       (*(volatile uint8_t *) (FIO_BASE_ADDR + 0x5B))</span></div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="preprocessor">#define FIO3SET3       (*(volatile uint8_t *) (FIO_BASE_ADDR + 0x7B))</span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="preprocessor">#define FIO4SET3       (*(volatile uint8_t *) (FIO_BASE_ADDR + 0x9B))</span></div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="preprocessor">#define FIO0SETL       (*(volatile uint16_t *) (FIO_BASE_ADDR + 0x18))</span></div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="preprocessor">#define FIO1SETL       (*(volatile uint16_t *) (FIO_BASE_ADDR + 0x38))</span></div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="preprocessor">#define FIO2SETL       (*(volatile uint16_t *) (FIO_BASE_ADDR + 0x58))</span></div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="preprocessor">#define FIO3SETL       (*(volatile uint16_t *) (FIO_BASE_ADDR + 0x78))</span></div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="preprocessor">#define FIO4SETL       (*(volatile uint16_t *) (FIO_BASE_ADDR + 0x98))</span></div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="preprocessor">#define FIO0SETU       (*(volatile uint16_t *) (FIO_BASE_ADDR + 0x1A))</span></div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="preprocessor">#define FIO1SETU       (*(volatile uint16_t *) (FIO_BASE_ADDR + 0x3A))</span></div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="preprocessor">#define FIO2SETU       (*(volatile uint16_t *) (FIO_BASE_ADDR + 0x5A))</span></div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="preprocessor">#define FIO3SETU       (*(volatile uint16_t *) (FIO_BASE_ADDR + 0x7A))</span></div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="preprocessor">#define FIO4SETU       (*(volatile uint16_t *) (FIO_BASE_ADDR + 0x9A))</span></div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="preprocessor">#define FIO0CLR0       (*(volatile uint8_t *) (FIO_BASE_ADDR + 0x1C))</span></div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="preprocessor">#define FIO1CLR0       (*(volatile uint8_t *) (FIO_BASE_ADDR + 0x3C))</span></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="preprocessor">#define FIO2CLR0       (*(volatile uint8_t *) (FIO_BASE_ADDR + 0x5C))</span></div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="preprocessor">#define FIO3CLR0       (*(volatile uint8_t *) (FIO_BASE_ADDR + 0x7C))</span></div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="preprocessor">#define FIO4CLR0       (*(volatile uint8_t *) (FIO_BASE_ADDR + 0x9C))</span></div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="preprocessor">#define FIO0CLR1       (*(volatile uint8_t *) (FIO_BASE_ADDR + 0x1D))</span></div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="preprocessor">#define FIO1CLR1       (*(volatile uint8_t *) (FIO_BASE_ADDR + 0x2D))</span></div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="preprocessor">#define FIO2CLR1       (*(volatile uint8_t *) (FIO_BASE_ADDR + 0x5D))</span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="preprocessor">#define FIO3CLR1       (*(volatile uint8_t *) (FIO_BASE_ADDR + 0x7D))</span></div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="preprocessor">#define FIO4CLR1       (*(volatile uint8_t *) (FIO_BASE_ADDR + 0x9D))</span></div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="preprocessor">#define FIO0CLR2       (*(volatile uint8_t *) (FIO_BASE_ADDR + 0x1E))</span></div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="preprocessor">#define FIO1CLR2       (*(volatile uint8_t *) (FIO_BASE_ADDR + 0x3E))</span></div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="preprocessor">#define FIO2CLR2       (*(volatile uint8_t *) (FIO_BASE_ADDR + 0x5E))</span></div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="preprocessor">#define FIO3CLR2       (*(volatile uint8_t *) (FIO_BASE_ADDR + 0x7E))</span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="preprocessor">#define FIO4CLR2       (*(volatile uint8_t *) (FIO_BASE_ADDR + 0x9E))</span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="preprocessor">#define FIO0CLR3       (*(volatile uint8_t *) (FIO_BASE_ADDR + 0x1F))</span></div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="preprocessor">#define FIO1CLR3       (*(volatile uint8_t *) (FIO_BASE_ADDR + 0x3F))</span></div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="preprocessor">#define FIO2CLR3       (*(volatile uint8_t *) (FIO_BASE_ADDR + 0x5F))</span></div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="preprocessor">#define FIO3CLR3       (*(volatile uint8_t *) (FIO_BASE_ADDR + 0x7F))</span></div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="preprocessor">#define FIO4CLR3       (*(volatile uint8_t *) (FIO_BASE_ADDR + 0x9F))</span></div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="preprocessor">#define FIO0CLRL       (*(volatile uint16_t *) (FIO_BASE_ADDR + 0x1C))</span></div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="preprocessor">#define FIO1CLRL       (*(volatile uint16_t *) (FIO_BASE_ADDR + 0x3C))</span></div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="preprocessor">#define FIO2CLRL       (*(volatile uint16_t *) (FIO_BASE_ADDR + 0x5C))</span></div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="preprocessor">#define FIO3CLRL       (*(volatile uint16_t *) (FIO_BASE_ADDR + 0x7C))</span></div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="preprocessor">#define FIO4CLRL       (*(volatile uint16_t *) (FIO_BASE_ADDR + 0x9C))</span></div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="preprocessor">#define FIO0CLRU       (*(volatile uint16_t *) (FIO_BASE_ADDR + 0x1E))</span></div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="preprocessor">#define FIO1CLRU       (*(volatile uint16_t *) (FIO_BASE_ADDR + 0x3E))</span></div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="preprocessor">#define FIO2CLRU       (*(volatile uint16_t *) (FIO_BASE_ADDR + 0x5E))</span></div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="preprocessor">#define FIO3CLRU       (*(volatile uint16_t *) (FIO_BASE_ADDR + 0x7E))</span></div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="preprocessor">#define FIO4CLRU       (*(volatile uint16_t *) (FIO_BASE_ADDR + 0x9E))</span></div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="preprocessor">#ifdef ARM_MULTILIB_ARCH_V4</span></div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="comment">/* System Control Block(SCB) modules include Memory Accelerator Module,</span></div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="comment">Phase Locked Loop, VPB divider, Power Control, External Interrupt,</span></div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="comment">Reset, and Code Security/Debugging */</span></div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="preprocessor">#define SCB_BASE_ADDR   0xE01FC000</span></div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="comment">/* Memory Accelerator Module (MAM) */</span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="preprocessor">#define MAMCR          (*(volatile uint32_t *) (SCB_BASE_ADDR + 0x000))</span></div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="preprocessor">#define MAMTIM         (*(volatile uint32_t *) (SCB_BASE_ADDR + 0x004))</span></div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="preprocessor">#define MEMMAP         (*(volatile uint32_t *) (SCB_BASE_ADDR + 0x040))</span></div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="comment">/* Phase Locked Loop (PLL) */</span></div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="preprocessor">#define PLLCON         (*(volatile uint32_t *) (SCB_BASE_ADDR + 0x080))</span></div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="preprocessor">#define PLLCFG         (*(volatile uint32_t *) (SCB_BASE_ADDR + 0x084))</span></div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="preprocessor">#define PLLSTAT        (*(volatile uint32_t *) (SCB_BASE_ADDR + 0x088))</span></div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="preprocessor">#define PLLFEED        (*(volatile uint32_t *) (SCB_BASE_ADDR + 0x08C))</span></div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="comment">/* Power Control */</span></div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="preprocessor">#define PCON           (*(volatile uint32_t *) (SCB_BASE_ADDR + 0x0C0))</span></div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="preprocessor">#define PCONP          (*(volatile uint32_t *) (SCB_BASE_ADDR + 0x0C4))</span></div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="comment">/* Clock Divider */</span></div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="comment">// #define APBDIV         (*(volatile uint32_t *) (SCB_BASE_ADDR + 0x100))</span></div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="preprocessor">#define CCLKCFG        (*(volatile uint32_t *) (SCB_BASE_ADDR + 0x104))</span></div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="preprocessor">#define USBCLKCFG      (*(volatile uint32_t *) (SCB_BASE_ADDR + 0x108))</span></div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="preprocessor">#define CLKSRCSEL      (*(volatile uint32_t *) (SCB_BASE_ADDR + 0x10C))</span></div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="preprocessor">#define PCLKSEL0       (*(volatile uint32_t *) (SCB_BASE_ADDR + 0x1A8))</span></div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="preprocessor">#define PCLKSEL1       (*(volatile uint32_t *) (SCB_BASE_ADDR + 0x1AC))</span></div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="comment">/* External Interrupts */</span></div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="preprocessor">#define EXTINT         (*(volatile uint32_t *) (SCB_BASE_ADDR + 0x140))</span></div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="preprocessor">#define INTWAKE        (*(volatile uint32_t *) (SCB_BASE_ADDR + 0x144))</span></div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="preprocessor">#define EXTMODE        (*(volatile uint32_t *) (SCB_BASE_ADDR + 0x148))</span></div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="preprocessor">#define EXTPOLAR       (*(volatile uint32_t *) (SCB_BASE_ADDR + 0x14C))</span></div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="comment">/* Reset, reset source identification */</span></div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="preprocessor">#define RSIR           (*(volatile uint32_t *) (SCB_BASE_ADDR + 0x180))</span></div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="comment">/* RSID, code security protection */</span></div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="preprocessor">#define CSPR           (*(volatile uint32_t *) (SCB_BASE_ADDR + 0x184))</span></div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="comment">/* AHB configuration */</span></div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="preprocessor">#define AHBCFG1        (*(volatile uint32_t *) (SCB_BASE_ADDR + 0x188))</span></div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="preprocessor">#define AHBCFG2        (*(volatile uint32_t *) (SCB_BASE_ADDR + 0x18C))</span></div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="comment">/* System Controls and Status */</span></div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="preprocessor">#define SCS            (*(volatile uint32_t *) (SCB_BASE_ADDR + 0x1A0))</span></div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;</div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* ARM_MULTILIB_ARCH_V4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;</div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="comment">/* External Memory Controller (EMC) */</span></div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="preprocessor">#ifdef ARM_MULTILIB_ARCH_V4</span></div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="preprocessor">  #define EMC_BASE_ADDR     0xFFE08000</span></div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="preprocessor">  #define EMC_BASE_ADDR     0x2009c000</span></div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="preprocessor">#define EMC_CTRL       (*(volatile uint32_t *) (EMC_BASE_ADDR + 0x000))</span></div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="preprocessor">#define EMC_STAT       (*(volatile uint32_t *) (EMC_BASE_ADDR + 0x004))</span></div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="preprocessor">#define EMC_CONFIG     (*(volatile uint32_t *) (EMC_BASE_ADDR + 0x008))</span></div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;</div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="comment">/* Dynamic RAM access registers */</span></div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="preprocessor">#define EMC_DYN_CTRL     (*(volatile uint32_t *) (EMC_BASE_ADDR + 0x020))</span></div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="preprocessor">#define EMC_DYN_RFSH     (*(volatile uint32_t *) (EMC_BASE_ADDR + 0x024))</span></div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="preprocessor">#define EMC_DYN_RD_CFG   (*(volatile uint32_t *) (EMC_BASE_ADDR + 0x028))</span></div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="preprocessor">#define EMC_DYN_RP       (*(volatile uint32_t *) (EMC_BASE_ADDR + 0x030))</span></div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="preprocessor">#define EMC_DYN_RAS      (*(volatile uint32_t *) (EMC_BASE_ADDR + 0x034))</span></div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="preprocessor">#define EMC_DYN_SREX     (*(volatile uint32_t *) (EMC_BASE_ADDR + 0x038))</span></div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="preprocessor">#define EMC_DYN_APR      (*(volatile uint32_t *) (EMC_BASE_ADDR + 0x03C))</span></div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="preprocessor">#define EMC_DYN_DAL      (*(volatile uint32_t *) (EMC_BASE_ADDR + 0x040))</span></div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="preprocessor">#define EMC_DYN_WR       (*(volatile uint32_t *) (EMC_BASE_ADDR + 0x044))</span></div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="preprocessor">#define EMC_DYN_RC       (*(volatile uint32_t *) (EMC_BASE_ADDR + 0x048))</span></div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="preprocessor">#define EMC_DYN_RFC      (*(volatile uint32_t *) (EMC_BASE_ADDR + 0x04C))</span></div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="preprocessor">#define EMC_DYN_XSR      (*(volatile uint32_t *) (EMC_BASE_ADDR + 0x050))</span></div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="preprocessor">#define EMC_DYN_RRD      (*(volatile uint32_t *) (EMC_BASE_ADDR + 0x054))</span></div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="preprocessor">#define EMC_DYN_MRD      (*(volatile uint32_t *) (EMC_BASE_ADDR + 0x058))</span></div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;</div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="preprocessor">#define EMC_DYN_CFG0     (*(volatile uint32_t *) (EMC_BASE_ADDR + 0x100))</span></div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="preprocessor">#define EMC_DYN_RASCAS0  (*(volatile uint32_t *) (EMC_BASE_ADDR + 0x104))</span></div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="preprocessor">#define EMC_DYN_CFG1     (*(volatile uint32_t *) (EMC_BASE_ADDR + 0x140))</span></div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="preprocessor">#define EMC_DYN_RASCAS1  (*(volatile uint32_t *) (EMC_BASE_ADDR + 0x144))</span></div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="preprocessor">#define EMC_DYN_CFG2     (*(volatile uint32_t *) (EMC_BASE_ADDR + 0x160))</span></div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="preprocessor">#define EMC_DYN_RASCAS2  (*(volatile uint32_t *) (EMC_BASE_ADDR + 0x164))</span></div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;<span class="preprocessor">#define EMC_DYN_CFG3     (*(volatile uint32_t *) (EMC_BASE_ADDR + 0x180))</span></div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="preprocessor">#define EMC_DYN_RASCAS3  (*(volatile uint32_t *) (EMC_BASE_ADDR + 0x184))</span></div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;</div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="comment">/* static RAM access registers */</span></div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="preprocessor">#define EMC_STA_BASE_0    ((uint32_t *) (EMC_BASE_ADDR + 0x200))</span></div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="preprocessor">#define EMC_STA_CFG0      (*(volatile uint32_t *) (EMC_BASE_ADDR + 0x200))</span></div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="preprocessor">#define EMC_STA_WAITWEN0  (*(volatile uint32_t *) (EMC_BASE_ADDR + 0x204))</span></div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="preprocessor">#define EMC_STA_WAITOEN0  (*(volatile uint32_t *) (EMC_BASE_ADDR + 0x208))</span></div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="preprocessor">#define EMC_STA_WAITRD0   (*(volatile uint32_t *) (EMC_BASE_ADDR + 0x20C))</span></div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="preprocessor">#define EMC_STA_WAITPAGE0 (*(volatile uint32_t *) (EMC_BASE_ADDR + 0x210))</span></div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="preprocessor">#define EMC_STA_WAITWR0   (*(volatile uint32_t *) (EMC_BASE_ADDR + 0x214))</span></div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="preprocessor">#define EMC_STA_WAITTURN0 (*(volatile uint32_t *) (EMC_BASE_ADDR + 0x218))</span></div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="preprocessor">#define EMC_STA_BASE_1    ((uint32_t *) (EMC_BASE_ADDR + 0x220))</span></div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="preprocessor">#define EMC_STA_CFG1      (*(volatile uint32_t *) (EMC_BASE_ADDR + 0x220))</span></div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="preprocessor">#define EMC_STA_WAITWEN1  (*(volatile uint32_t *) (EMC_BASE_ADDR + 0x224))</span></div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="preprocessor">#define EMC_STA_WAITOEN1  (*(volatile uint32_t *) (EMC_BASE_ADDR + 0x228))</span></div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="preprocessor">#define EMC_STA_WAITRD1   (*(volatile uint32_t *) (EMC_BASE_ADDR + 0x22C))</span></div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="preprocessor">#define EMC_STA_WAITPAGE1 (*(volatile uint32_t *) (EMC_BASE_ADDR + 0x230))</span></div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="preprocessor">#define EMC_STA_WAITWR1   (*(volatile uint32_t *) (EMC_BASE_ADDR + 0x234))</span></div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="preprocessor">#define EMC_STA_WAITTURN1 (*(volatile uint32_t *) (EMC_BASE_ADDR + 0x238))</span></div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;</div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="preprocessor">#define EMC_STA_BASE_2    ((uint32_t *) (EMC_BASE_ADDR + 0x240))</span></div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="preprocessor">#define EMC_STA_CFG2      (*(volatile uint32_t *) (EMC_BASE_ADDR + 0x240))</span></div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="preprocessor">#define EMC_STA_WAITWEN2  (*(volatile uint32_t *) (EMC_BASE_ADDR + 0x244))</span></div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="preprocessor">#define EMC_STA_WAITOEN2  (*(volatile uint32_t *) (EMC_BASE_ADDR + 0x248))</span></div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="preprocessor">#define EMC_STA_WAITRD2   (*(volatile uint32_t *) (EMC_BASE_ADDR + 0x24C))</span></div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="preprocessor">#define EMC_STA_WAITPAGE2 (*(volatile uint32_t *) (EMC_BASE_ADDR + 0x250))</span></div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="preprocessor">#define EMC_STA_WAITWR2   (*(volatile uint32_t *) (EMC_BASE_ADDR + 0x254))</span></div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="preprocessor">#define EMC_STA_WAITTURN2 (*(volatile uint32_t *) (EMC_BASE_ADDR + 0x258))</span></div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;</div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="preprocessor">#define EMC_STA_BASE_3    ((uint32_t *) (EMC_BASE_ADDR + 0x260))</span></div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="preprocessor">#define EMC_STA_CFG3      (*(volatile uint32_t *) (EMC_BASE_ADDR + 0x260))</span></div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="preprocessor">#define EMC_STA_WAITWEN3  (*(volatile uint32_t *) (EMC_BASE_ADDR + 0x264))</span></div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<span class="preprocessor">#define EMC_STA_WAITOEN3  (*(volatile uint32_t *) (EMC_BASE_ADDR + 0x268))</span></div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;<span class="preprocessor">#define EMC_STA_WAITRD3   (*(volatile uint32_t *) (EMC_BASE_ADDR + 0x26C))</span></div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="preprocessor">#define EMC_STA_WAITPAGE3 (*(volatile uint32_t *) (EMC_BASE_ADDR + 0x270))</span></div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;<span class="preprocessor">#define EMC_STA_WAITWR3   (*(volatile uint32_t *) (EMC_BASE_ADDR + 0x274))</span></div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<span class="preprocessor">#define EMC_STA_WAITTURN3 (*(volatile uint32_t *) (EMC_BASE_ADDR + 0x278))</span></div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;</div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;<span class="preprocessor">#define EMC_STA_EXT_WAIT  (*(volatile uint32_t *) (EMC_BASE_ADDR + 0x880))</span></div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;</div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;</div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;<span class="comment">/* Timer 0 */</span></div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;<span class="preprocessor">#ifdef ARM_MULTILIB_ARCH_V4</span></div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;<span class="preprocessor">  #define TMR0_BASE_ADDR        0xE0004000</span></div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="preprocessor">  #define TMR0_BASE_ADDR        0x40004000</span></div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;<span class="preprocessor">#define T0IR           (*(volatile uint32_t *) (TMR0_BASE_ADDR + 0x00))</span></div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;<span class="preprocessor">#define T0TCR          (*(volatile uint32_t *) (TMR0_BASE_ADDR + 0x04))</span></div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;<span class="preprocessor">#define T0TC           (*(volatile uint32_t *) (TMR0_BASE_ADDR + 0x08))</span></div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;<span class="preprocessor">#define T0PR           (*(volatile uint32_t *) (TMR0_BASE_ADDR + 0x0C))</span></div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<span class="preprocessor">#define T0PC           (*(volatile uint32_t *) (TMR0_BASE_ADDR + 0x10))</span></div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;<span class="preprocessor">#define T0MCR          (*(volatile uint32_t *) (TMR0_BASE_ADDR + 0x14))</span></div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="preprocessor">#define T0MR0          (*(volatile uint32_t *) (TMR0_BASE_ADDR + 0x18))</span></div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="preprocessor">#define T0MR1          (*(volatile uint32_t *) (TMR0_BASE_ADDR + 0x1C))</span></div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;<span class="preprocessor">#define T0MR2          (*(volatile uint32_t *) (TMR0_BASE_ADDR + 0x20))</span></div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;<span class="preprocessor">#define T0MR3          (*(volatile uint32_t *) (TMR0_BASE_ADDR + 0x24))</span></div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;<span class="preprocessor">#define T0CCR          (*(volatile uint32_t *) (TMR0_BASE_ADDR + 0x28))</span></div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="preprocessor">#define T0CR0          (*(volatile uint32_t *) (TMR0_BASE_ADDR + 0x2C))</span></div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;<span class="preprocessor">#define T0CR1          (*(volatile uint32_t *) (TMR0_BASE_ADDR + 0x30))</span></div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;<span class="preprocessor">#define T0CR2          (*(volatile uint32_t *) (TMR0_BASE_ADDR + 0x34))</span></div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="preprocessor">#define T0CR3          (*(volatile uint32_t *) (TMR0_BASE_ADDR + 0x38))</span></div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;<span class="preprocessor">#define T0EMR          (*(volatile uint32_t *) (TMR0_BASE_ADDR + 0x3C))</span></div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;<span class="preprocessor">#define T0CTCR         (*(volatile uint32_t *) (TMR0_BASE_ADDR + 0x70))</span></div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;</div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="comment">/* Timer 1 */</span></div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="preprocessor">#ifdef ARM_MULTILIB_ARCH_V4</span></div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;<span class="preprocessor">  #define TMR1_BASE_ADDR        0xE0008000</span></div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;<span class="preprocessor">  #define TMR1_BASE_ADDR        0x40008000</span></div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;<span class="preprocessor">#define T1IR           (*(volatile uint32_t *) (TMR1_BASE_ADDR + 0x00))</span></div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;<span class="preprocessor">#define T1TCR          (*(volatile uint32_t *) (TMR1_BASE_ADDR + 0x04))</span></div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;<span class="preprocessor">#define T1TC           (*(volatile uint32_t *) (TMR1_BASE_ADDR + 0x08))</span></div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;<span class="preprocessor">#define T1PR           (*(volatile uint32_t *) (TMR1_BASE_ADDR + 0x0C))</span></div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;<span class="preprocessor">#define T1PC           (*(volatile uint32_t *) (TMR1_BASE_ADDR + 0x10))</span></div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;<span class="preprocessor">#define T1MCR          (*(volatile uint32_t *) (TMR1_BASE_ADDR + 0x14))</span></div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;<span class="preprocessor">#define T1MR0          (*(volatile uint32_t *) (TMR1_BASE_ADDR + 0x18))</span></div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="preprocessor">#define T1MR1          (*(volatile uint32_t *) (TMR1_BASE_ADDR + 0x1C))</span></div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;<span class="preprocessor">#define T1MR2          (*(volatile uint32_t *) (TMR1_BASE_ADDR + 0x20))</span></div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="preprocessor">#define T1MR3          (*(volatile uint32_t *) (TMR1_BASE_ADDR + 0x24))</span></div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;<span class="preprocessor">#define T1CCR          (*(volatile uint32_t *) (TMR1_BASE_ADDR + 0x28))</span></div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;<span class="preprocessor">#define T1CR0          (*(volatile uint32_t *) (TMR1_BASE_ADDR + 0x2C))</span></div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;<span class="preprocessor">#define T1CR1          (*(volatile uint32_t *) (TMR1_BASE_ADDR + 0x30))</span></div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;<span class="preprocessor">#define T1CR2          (*(volatile uint32_t *) (TMR1_BASE_ADDR + 0x34))</span></div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;<span class="preprocessor">#define T1CR3          (*(volatile uint32_t *) (TMR1_BASE_ADDR + 0x38))</span></div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;<span class="preprocessor">#define T1EMR          (*(volatile uint32_t *) (TMR1_BASE_ADDR + 0x3C))</span></div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="preprocessor">#define T1CTCR         (*(volatile uint32_t *) (TMR1_BASE_ADDR + 0x70))</span></div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;</div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;<span class="comment">/* Timer 2 */</span></div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;<span class="preprocessor">#ifdef ARM_MULTILIB_ARCH_V4</span></div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;<span class="preprocessor">  #define TMR2_BASE_ADDR        0xE0070000</span></div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;<span class="preprocessor">  #define TMR2_BASE_ADDR        0x40090000</span></div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;<span class="preprocessor">#define T2IR           (*(volatile uint32_t *) (TMR2_BASE_ADDR + 0x00))</span></div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;<span class="preprocessor">#define T2TCR          (*(volatile uint32_t *) (TMR2_BASE_ADDR + 0x04))</span></div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;<span class="preprocessor">#define T2TC           (*(volatile uint32_t *) (TMR2_BASE_ADDR + 0x08))</span></div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;<span class="preprocessor">#define T2PR           (*(volatile uint32_t *) (TMR2_BASE_ADDR + 0x0C))</span></div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;<span class="preprocessor">#define T2PC           (*(volatile uint32_t *) (TMR2_BASE_ADDR + 0x10))</span></div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;<span class="preprocessor">#define T2MCR          (*(volatile uint32_t *) (TMR2_BASE_ADDR + 0x14))</span></div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="preprocessor">#define T2MR0          (*(volatile uint32_t *) (TMR2_BASE_ADDR + 0x18))</span></div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="preprocessor">#define T2MR1          (*(volatile uint32_t *) (TMR2_BASE_ADDR + 0x1C))</span></div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="preprocessor">#define T2MR2          (*(volatile uint32_t *) (TMR2_BASE_ADDR + 0x20))</span></div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="preprocessor">#define T2MR3          (*(volatile uint32_t *) (TMR2_BASE_ADDR + 0x24))</span></div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="preprocessor">#define T2CCR          (*(volatile uint32_t *) (TMR2_BASE_ADDR + 0x28))</span></div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;<span class="preprocessor">#define T2CR0          (*(volatile uint32_t *) (TMR2_BASE_ADDR + 0x2C))</span></div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;<span class="preprocessor">#define T2CR1          (*(volatile uint32_t *) (TMR2_BASE_ADDR + 0x30))</span></div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;<span class="preprocessor">#define T2CR2          (*(volatile uint32_t *) (TMR2_BASE_ADDR + 0x34))</span></div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;<span class="preprocessor">#define T2CR3          (*(volatile uint32_t *) (TMR2_BASE_ADDR + 0x38))</span></div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;<span class="preprocessor">#define T2EMR          (*(volatile uint32_t *) (TMR2_BASE_ADDR + 0x3C))</span></div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;<span class="preprocessor">#define T2CTCR         (*(volatile uint32_t *) (TMR2_BASE_ADDR + 0x70))</span></div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;</div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;<span class="comment">/* Timer 3 */</span></div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;<span class="preprocessor">#ifdef ARM_MULTILIB_ARCH_V4</span></div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;<span class="preprocessor">  #define TMR3_BASE_ADDR        0xE0074000</span></div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;<span class="preprocessor">  #define TMR3_BASE_ADDR        0x40094000</span></div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;<span class="preprocessor">#define T3IR           (*(volatile uint32_t *) (TMR3_BASE_ADDR + 0x00))</span></div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;<span class="preprocessor">#define T3TCR          (*(volatile uint32_t *) (TMR3_BASE_ADDR + 0x04))</span></div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;<span class="preprocessor">#define T3TC           (*(volatile uint32_t *) (TMR3_BASE_ADDR + 0x08))</span></div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;<span class="preprocessor">#define T3PR           (*(volatile uint32_t *) (TMR3_BASE_ADDR + 0x0C))</span></div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;<span class="preprocessor">#define T3PC           (*(volatile uint32_t *) (TMR3_BASE_ADDR + 0x10))</span></div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;<span class="preprocessor">#define T3MCR          (*(volatile uint32_t *) (TMR3_BASE_ADDR + 0x14))</span></div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;<span class="preprocessor">#define T3MR0          (*(volatile uint32_t *) (TMR3_BASE_ADDR + 0x18))</span></div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;<span class="preprocessor">#define T3MR1          (*(volatile uint32_t *) (TMR3_BASE_ADDR + 0x1C))</span></div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;<span class="preprocessor">#define T3MR2          (*(volatile uint32_t *) (TMR3_BASE_ADDR + 0x20))</span></div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;<span class="preprocessor">#define T3MR3          (*(volatile uint32_t *) (TMR3_BASE_ADDR + 0x24))</span></div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;<span class="preprocessor">#define T3CCR          (*(volatile uint32_t *) (TMR3_BASE_ADDR + 0x28))</span></div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;<span class="preprocessor">#define T3CR0          (*(volatile uint32_t *) (TMR3_BASE_ADDR + 0x2C))</span></div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;<span class="preprocessor">#define T3CR1          (*(volatile uint32_t *) (TMR3_BASE_ADDR + 0x30))</span></div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;<span class="preprocessor">#define T3CR2          (*(volatile uint32_t *) (TMR3_BASE_ADDR + 0x34))</span></div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;<span class="preprocessor">#define T3CR3          (*(volatile uint32_t *) (TMR3_BASE_ADDR + 0x38))</span></div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;<span class="preprocessor">#define T3EMR          (*(volatile uint32_t *) (TMR3_BASE_ADDR + 0x3C))</span></div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;<span class="preprocessor">#define T3CTCR         (*(volatile uint32_t *) (TMR3_BASE_ADDR + 0x70))</span></div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;</div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;</div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;<span class="comment">/* Pulse Width Modulator (PWM) */</span></div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;<span class="preprocessor">#ifdef ARM_MULTILIB_ARCH_V4</span></div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;<span class="preprocessor">  #define PWM0_BASE_ADDR        0xE0014000</span></div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;<span class="preprocessor">  #define PWM0_BASE_ADDR        0x40014000</span></div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;<span class="preprocessor">#define PWM0IR          (*(volatile uint32_t *) (PWM0_BASE_ADDR + 0x00))</span></div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;<span class="preprocessor">#define PWM0TCR         (*(volatile uint32_t *) (PWM0_BASE_ADDR + 0x04))</span></div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;<span class="preprocessor">#define PWM0TC          (*(volatile uint32_t *) (PWM0_BASE_ADDR + 0x08))</span></div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;<span class="preprocessor">#define PWM0PR          (*(volatile uint32_t *) (PWM0_BASE_ADDR + 0x0C))</span></div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;<span class="preprocessor">#define PWM0PC          (*(volatile uint32_t *) (PWM0_BASE_ADDR + 0x10))</span></div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;<span class="preprocessor">#define PWM0MCR         (*(volatile uint32_t *) (PWM0_BASE_ADDR + 0x14))</span></div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;<span class="preprocessor">#define PWM0MR0         (*(volatile uint32_t *) (PWM0_BASE_ADDR + 0x18))</span></div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;<span class="preprocessor">#define PWM0MR1         (*(volatile uint32_t *) (PWM0_BASE_ADDR + 0x1C))</span></div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;<span class="preprocessor">#define PWM0MR2         (*(volatile uint32_t *) (PWM0_BASE_ADDR + 0x20))</span></div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;<span class="preprocessor">#define PWM0MR3         (*(volatile uint32_t *) (PWM0_BASE_ADDR + 0x24))</span></div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;<span class="preprocessor">#define PWM0CCR         (*(volatile uint32_t *) (PWM0_BASE_ADDR + 0x28))</span></div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;<span class="preprocessor">#define PWM0CR0         (*(volatile uint32_t *) (PWM0_BASE_ADDR + 0x2C))</span></div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;<span class="preprocessor">#define PWM0CR1         (*(volatile uint32_t *) (PWM0_BASE_ADDR + 0x30))</span></div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;<span class="preprocessor">#define PWM0CR2         (*(volatile uint32_t *) (PWM0_BASE_ADDR + 0x34))</span></div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;<span class="preprocessor">#define PWM0CR3         (*(volatile uint32_t *) (PWM0_BASE_ADDR + 0x38))</span></div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;<span class="preprocessor">#define PWM0EMR         (*(volatile uint32_t *) (PWM0_BASE_ADDR + 0x3C))</span></div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;<span class="preprocessor">#define PWM0MR4         (*(volatile uint32_t *) (PWM0_BASE_ADDR + 0x40))</span></div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;<span class="preprocessor">#define PWM0MR5         (*(volatile uint32_t *) (PWM0_BASE_ADDR + 0x44))</span></div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;<span class="preprocessor">#define PWM0MR6         (*(volatile uint32_t *) (PWM0_BASE_ADDR + 0x48))</span></div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;<span class="preprocessor">#define PWM0PCR         (*(volatile uint32_t *) (PWM0_BASE_ADDR + 0x4C))</span></div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;<span class="preprocessor">#define PWM0LER         (*(volatile uint32_t *) (PWM0_BASE_ADDR + 0x50))</span></div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;<span class="preprocessor">#define PWM0CTCR        (*(volatile uint32_t *) (PWM0_BASE_ADDR + 0x70))</span></div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;</div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;<span class="preprocessor">#ifdef ARM_MULTILIB_ARCH_V4</span></div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;<span class="preprocessor">  #define PWM1_BASE_ADDR        0xE0018000</span></div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;<span class="preprocessor">  #define PWM1_BASE_ADDR        0x40018000</span></div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;<span class="preprocessor">#define PWM1IR          (*(volatile uint32_t *) (PWM1_BASE_ADDR + 0x00))</span></div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;<span class="preprocessor">#define PWM1TCR         (*(volatile uint32_t *) (PWM1_BASE_ADDR + 0x04))</span></div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;<span class="preprocessor">#define PWM1TC          (*(volatile uint32_t *) (PWM1_BASE_ADDR + 0x08))</span></div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;<span class="preprocessor">#define PWM1PR          (*(volatile uint32_t *) (PWM1_BASE_ADDR + 0x0C))</span></div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;<span class="preprocessor">#define PWM1PC          (*(volatile uint32_t *) (PWM1_BASE_ADDR + 0x10))</span></div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;<span class="preprocessor">#define PWM1MCR         (*(volatile uint32_t *) (PWM1_BASE_ADDR + 0x14))</span></div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;<span class="preprocessor">#define PWM1MR0         (*(volatile uint32_t *) (PWM1_BASE_ADDR + 0x18))</span></div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;<span class="preprocessor">#define PWM1MR1         (*(volatile uint32_t *) (PWM1_BASE_ADDR + 0x1C))</span></div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;<span class="preprocessor">#define PWM1MR2         (*(volatile uint32_t *) (PWM1_BASE_ADDR + 0x20))</span></div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;<span class="preprocessor">#define PWM1MR3         (*(volatile uint32_t *) (PWM1_BASE_ADDR + 0x24))</span></div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;<span class="preprocessor">#define PWM1CCR         (*(volatile uint32_t *) (PWM1_BASE_ADDR + 0x28))</span></div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;<span class="preprocessor">#define PWM1CR0         (*(volatile uint32_t *) (PWM1_BASE_ADDR + 0x2C))</span></div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;<span class="preprocessor">#define PWM1CR1         (*(volatile uint32_t *) (PWM1_BASE_ADDR + 0x30))</span></div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;<span class="preprocessor">#define PWM1CR2         (*(volatile uint32_t *) (PWM1_BASE_ADDR + 0x34))</span></div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;<span class="preprocessor">#define PWM1CR3         (*(volatile uint32_t *) (PWM1_BASE_ADDR + 0x38))</span></div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;<span class="preprocessor">#define PWM1EMR         (*(volatile uint32_t *) (PWM1_BASE_ADDR + 0x3C))</span></div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;<span class="preprocessor">#define PWM1MR4         (*(volatile uint32_t *) (PWM1_BASE_ADDR + 0x40))</span></div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;<span class="preprocessor">#define PWM1MR5         (*(volatile uint32_t *) (PWM1_BASE_ADDR + 0x44))</span></div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;<span class="preprocessor">#define PWM1MR6         (*(volatile uint32_t *) (PWM1_BASE_ADDR + 0x48))</span></div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;<span class="preprocessor">#define PWM1PCR         (*(volatile uint32_t *) (PWM1_BASE_ADDR + 0x4C))</span></div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;<span class="preprocessor">#define PWM1LER         (*(volatile uint32_t *) (PWM1_BASE_ADDR + 0x50))</span></div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;<span class="preprocessor">#define PWM1CTCR        (*(volatile uint32_t *) (PWM1_BASE_ADDR + 0x70))</span></div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;</div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;</div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;<span class="comment">/* Universal Asynchronous Receiver Transmitter 0 (UART0) */</span></div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;<span class="preprocessor">#ifdef ARM_MULTILIB_ARCH_V4</span></div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;<span class="preprocessor">  #define UART0_BASE_ADDR       0xE000C000</span></div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;<span class="preprocessor">  #define UART0_BASE_ADDR       0x4000C000</span></div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;<span class="preprocessor">#define U0RBR          (*(volatile uint32_t *) (UART0_BASE_ADDR + 0x00))</span></div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;<span class="preprocessor">#define U0THR          (*(volatile uint32_t *) (UART0_BASE_ADDR + 0x00))</span></div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;<span class="preprocessor">#define U0DLL          (*(volatile uint32_t *) (UART0_BASE_ADDR + 0x00))</span></div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;<span class="preprocessor">#define U0DLM          (*(volatile uint32_t *) (UART0_BASE_ADDR + 0x04))</span></div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;<span class="preprocessor">#define U0IER          (*(volatile uint32_t *) (UART0_BASE_ADDR + 0x04))</span></div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;<span class="preprocessor">#define U0IIR          (*(volatile uint32_t *) (UART0_BASE_ADDR + 0x08))</span></div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;<span class="preprocessor">#define U0FCR          (*(volatile uint32_t *) (UART0_BASE_ADDR + 0x08))</span></div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;<span class="preprocessor">#define U0LCR          (*(volatile uint32_t *) (UART0_BASE_ADDR + 0x0C))</span></div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;<span class="preprocessor">#define U0LSR          (*(volatile uint32_t *) (UART0_BASE_ADDR + 0x14))</span></div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;<span class="preprocessor">#define U0SCR          (*(volatile uint32_t *) (UART0_BASE_ADDR + 0x1C))</span></div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;<span class="preprocessor">#define U0ACR          (*(volatile uint32_t *) (UART0_BASE_ADDR + 0x20))</span></div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;<span class="preprocessor">#define U0ICR          (*(volatile uint32_t *) (UART0_BASE_ADDR + 0x24))</span></div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;<span class="preprocessor">#define U0FDR          (*(volatile uint32_t *) (UART0_BASE_ADDR + 0x28))</span></div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;<span class="preprocessor">#define U0TER          (*(volatile uint32_t *) (UART0_BASE_ADDR + 0x30))</span></div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;</div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;<span class="comment">/* Universal Asynchronous Receiver Transmitter 1 (UART1) */</span></div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;<span class="preprocessor">#ifdef ARM_MULTILIB_ARCH_V4</span></div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;<span class="preprocessor">  #define UART1_BASE_ADDR       0xE0010000</span></div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;<span class="preprocessor">  #define UART1_BASE_ADDR       0x40010000</span></div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;<span class="preprocessor">#define U1RBR          (*(volatile uint32_t *) (UART1_BASE_ADDR + 0x00))</span></div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;<span class="preprocessor">#define U1THR          (*(volatile uint32_t *) (UART1_BASE_ADDR + 0x00))</span></div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;<span class="preprocessor">#define U1DLL          (*(volatile uint32_t *) (UART1_BASE_ADDR + 0x00))</span></div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;<span class="preprocessor">#define U1DLM          (*(volatile uint32_t *) (UART1_BASE_ADDR + 0x04))</span></div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;<span class="preprocessor">#define U1IER          (*(volatile uint32_t *) (UART1_BASE_ADDR + 0x04))</span></div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;<span class="preprocessor">#define U1IIR          (*(volatile uint32_t *) (UART1_BASE_ADDR + 0x08))</span></div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;<span class="preprocessor">#define U1FCR          (*(volatile uint32_t *) (UART1_BASE_ADDR + 0x08))</span></div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;<span class="preprocessor">#define U1LCR          (*(volatile uint32_t *) (UART1_BASE_ADDR + 0x0C))</span></div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;<span class="preprocessor">#define U1MCR          (*(volatile uint32_t *) (UART1_BASE_ADDR + 0x10))</span></div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;<span class="preprocessor">#define U1LSR          (*(volatile uint32_t *) (UART1_BASE_ADDR + 0x14))</span></div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;<span class="preprocessor">#define U1MSR          (*(volatile uint32_t *) (UART1_BASE_ADDR + 0x18))</span></div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;<span class="preprocessor">#define U1SCR          (*(volatile uint32_t *) (UART1_BASE_ADDR + 0x1C))</span></div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;<span class="preprocessor">#define U1ACR          (*(volatile uint32_t *) (UART1_BASE_ADDR + 0x20))</span></div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;<span class="preprocessor">#define U1FDR          (*(volatile uint32_t *) (UART1_BASE_ADDR + 0x28))</span></div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;<span class="preprocessor">#define U1TER          (*(volatile uint32_t *) (UART1_BASE_ADDR + 0x30))</span></div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;</div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;<span class="comment">/* Universal Asynchronous Receiver Transmitter 2 (UART2) */</span></div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;<span class="preprocessor">#ifdef ARM_MULTILIB_ARCH_V4</span></div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;<span class="preprocessor">  #define UART2_BASE_ADDR       0xE0078000</span></div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;<span class="preprocessor">  #define UART2_BASE_ADDR       0x40098000</span></div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;<span class="preprocessor">#define U2RBR          (*(volatile uint32_t *) (UART2_BASE_ADDR + 0x00))</span></div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;<span class="preprocessor">#define U2THR          (*(volatile uint32_t *) (UART2_BASE_ADDR + 0x00))</span></div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;<span class="preprocessor">#define U2DLL          (*(volatile uint32_t *) (UART2_BASE_ADDR + 0x00))</span></div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;<span class="preprocessor">#define U2DLM          (*(volatile uint32_t *) (UART2_BASE_ADDR + 0x04))</span></div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;<span class="preprocessor">#define U2IER          (*(volatile uint32_t *) (UART2_BASE_ADDR + 0x04))</span></div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;<span class="preprocessor">#define U2IIR          (*(volatile uint32_t *) (UART2_BASE_ADDR + 0x08))</span></div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;<span class="preprocessor">#define U2FCR          (*(volatile uint32_t *) (UART2_BASE_ADDR + 0x08))</span></div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;<span class="preprocessor">#define U2LCR          (*(volatile uint32_t *) (UART2_BASE_ADDR + 0x0C))</span></div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;<span class="preprocessor">#define U2LSR          (*(volatile uint32_t *) (UART2_BASE_ADDR + 0x14))</span></div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;<span class="preprocessor">#define U2SCR          (*(volatile uint32_t *) (UART2_BASE_ADDR + 0x1C))</span></div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;<span class="preprocessor">#define U2ACR          (*(volatile uint32_t *) (UART2_BASE_ADDR + 0x20))</span></div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;<span class="preprocessor">#define U2ICR          (*(volatile uint32_t *) (UART2_BASE_ADDR + 0x24))</span></div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;<span class="preprocessor">#define U2FDR          (*(volatile uint32_t *) (UART2_BASE_ADDR + 0x28))</span></div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;<span class="preprocessor">#define U2TER          (*(volatile uint32_t *) (UART2_BASE_ADDR + 0x30))</span></div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;</div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;<span class="comment">/* Universal Asynchronous Receiver Transmitter 3 (UART3) */</span></div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;<span class="preprocessor">#ifdef ARM_MULTILIB_ARCH_V4</span></div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;<span class="preprocessor">  #define UART3_BASE_ADDR       0xE007C000</span></div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;<span class="preprocessor">  #define UART3_BASE_ADDR       0x4009C000</span></div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;<span class="preprocessor">#define U3RBR          (*(volatile uint32_t *) (UART3_BASE_ADDR + 0x00))</span></div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;<span class="preprocessor">#define U3THR          (*(volatile uint32_t *) (UART3_BASE_ADDR + 0x00))</span></div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;<span class="preprocessor">#define U3DLL          (*(volatile uint32_t *) (UART3_BASE_ADDR + 0x00))</span></div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;<span class="preprocessor">#define U3DLM          (*(volatile uint32_t *) (UART3_BASE_ADDR + 0x04))</span></div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;<span class="preprocessor">#define U3IER          (*(volatile uint32_t *) (UART3_BASE_ADDR + 0x04))</span></div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;<span class="preprocessor">#define U3IIR          (*(volatile uint32_t *) (UART3_BASE_ADDR + 0x08))</span></div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;<span class="preprocessor">#define U3FCR          (*(volatile uint32_t *) (UART3_BASE_ADDR + 0x08))</span></div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;<span class="preprocessor">#define U3LCR          (*(volatile uint32_t *) (UART3_BASE_ADDR + 0x0C))</span></div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;<span class="preprocessor">#define U3LSR          (*(volatile uint32_t *) (UART3_BASE_ADDR + 0x14))</span></div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;<span class="preprocessor">#define U3SCR          (*(volatile uint32_t *) (UART3_BASE_ADDR + 0x1C))</span></div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;<span class="preprocessor">#define U3ACR          (*(volatile uint32_t *) (UART3_BASE_ADDR + 0x20))</span></div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;<span class="preprocessor">#define U3ICR          (*(volatile uint32_t *) (UART3_BASE_ADDR + 0x24))</span></div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;<span class="preprocessor">#define U3FDR          (*(volatile uint32_t *) (UART3_BASE_ADDR + 0x28))</span></div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;<span class="preprocessor">#define U3TER          (*(volatile uint32_t *) (UART3_BASE_ADDR + 0x30))</span></div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;</div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;<span class="comment">/* I2C Interface 0 */</span></div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;<span class="preprocessor">#ifdef ARM_MULTILIB_ARCH_V4</span></div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;<span class="preprocessor">  #define I2C0_BASE_ADDR        0xE001C000</span></div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;<span class="preprocessor">  #define I2C0_BASE_ADDR        0x4001C000</span></div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;<span class="preprocessor">#define I20CONSET      (*(volatile uint32_t *) (I2C0_BASE_ADDR + 0x00))</span></div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;<span class="preprocessor">#define I20STAT        (*(volatile uint32_t *) (I2C0_BASE_ADDR + 0x04))</span></div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;<span class="preprocessor">#define I20DAT         (*(volatile uint32_t *) (I2C0_BASE_ADDR + 0x08))</span></div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;<span class="preprocessor">#define I20ADR         (*(volatile uint32_t *) (I2C0_BASE_ADDR + 0x0C))</span></div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;<span class="preprocessor">#define I20SCLH        (*(volatile uint32_t *) (I2C0_BASE_ADDR + 0x10))</span></div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;<span class="preprocessor">#define I20SCLL        (*(volatile uint32_t *) (I2C0_BASE_ADDR + 0x14))</span></div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;<span class="preprocessor">#define I20CONCLR      (*(volatile uint32_t *) (I2C0_BASE_ADDR + 0x18))</span></div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;</div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;<span class="comment">/* I2C Interface 1 */</span></div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;<span class="preprocessor">#ifdef ARM_MULTILIB_ARCH_V4</span></div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;<span class="preprocessor">  #define I2C1_BASE_ADDR        0xE005C000</span></div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;<span class="preprocessor">  #define I2C1_BASE_ADDR        0x4005C000</span></div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;<span class="preprocessor">#define I21CONSET      (*(volatile uint32_t *) (I2C1_BASE_ADDR + 0x00))</span></div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;<span class="preprocessor">#define I21STAT        (*(volatile uint32_t *) (I2C1_BASE_ADDR + 0x04))</span></div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;<span class="preprocessor">#define I21DAT         (*(volatile uint32_t *) (I2C1_BASE_ADDR + 0x08))</span></div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;<span class="preprocessor">#define I21ADR         (*(volatile uint32_t *) (I2C1_BASE_ADDR + 0x0C))</span></div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;<span class="preprocessor">#define I21SCLH        (*(volatile uint32_t *) (I2C1_BASE_ADDR + 0x10))</span></div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;<span class="preprocessor">#define I21SCLL        (*(volatile uint32_t *) (I2C1_BASE_ADDR + 0x14))</span></div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;<span class="preprocessor">#define I21CONCLR      (*(volatile uint32_t *) (I2C1_BASE_ADDR + 0x18))</span></div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;</div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;<span class="comment">/* I2C Interface 2 */</span></div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;<span class="preprocessor">#ifdef ARM_MULTILIB_ARCH_V4</span></div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;<span class="preprocessor">  #define I2C2_BASE_ADDR        0xE0080000</span></div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;<span class="preprocessor">  #define I2C2_BASE_ADDR        0x400a0000</span></div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;<span class="preprocessor">#define I22CONSET      (*(volatile uint32_t *) (I2C2_BASE_ADDR + 0x00))</span></div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;<span class="preprocessor">#define I22STAT        (*(volatile uint32_t *) (I2C2_BASE_ADDR + 0x04))</span></div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;<span class="preprocessor">#define I22DAT         (*(volatile uint32_t *) (I2C2_BASE_ADDR + 0x08))</span></div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;<span class="preprocessor">#define I22ADR         (*(volatile uint32_t *) (I2C2_BASE_ADDR + 0x0C))</span></div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;<span class="preprocessor">#define I22SCLH        (*(volatile uint32_t *) (I2C2_BASE_ADDR + 0x10))</span></div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;<span class="preprocessor">#define I22SCLL        (*(volatile uint32_t *) (I2C2_BASE_ADDR + 0x14))</span></div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;<span class="preprocessor">#define I22CONCLR      (*(volatile uint32_t *) (I2C2_BASE_ADDR + 0x18))</span></div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;</div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;<span class="comment">/* SPI0 (Serial Peripheral Interface 0) */</span></div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;<span class="preprocessor">#define SPI0_BASE_ADDR      0xE0020000</span></div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;<span class="preprocessor">#define S0SPCR         (*(volatile uint32_t *) (SPI0_BASE_ADDR + 0x00))</span></div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;<span class="preprocessor">#define S0SPSR         (*(volatile uint32_t *) (SPI0_BASE_ADDR + 0x04))</span></div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;<span class="preprocessor">#define S0SPDR         (*(volatile uint32_t *) (SPI0_BASE_ADDR + 0x08))</span></div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;<span class="preprocessor">#define S0SPCCR        (*(volatile uint32_t *) (SPI0_BASE_ADDR + 0x0C))</span></div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;<span class="preprocessor">#define S0SPINT        (*(volatile uint32_t *) (SPI0_BASE_ADDR + 0x1C))</span></div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;</div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;<span class="comment">/* SSP0 Controller */</span></div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;<span class="preprocessor">#ifdef ARM_MULTILIB_ARCH_V4</span></div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;<span class="preprocessor">  #define SSP0_BASE_ADDR        0xE0068000</span></div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;<span class="preprocessor">  #define SSP0_BASE_ADDR        0x40088000</span></div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;<span class="preprocessor">#define SSP0CR0        (*(volatile uint32_t *) (SSP0_BASE_ADDR + 0x00))</span></div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;<span class="preprocessor">#define SSP0CR1        (*(volatile uint32_t *) (SSP0_BASE_ADDR + 0x04))</span></div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;<span class="preprocessor">#define SSP0DR         (*(volatile uint32_t *) (SSP0_BASE_ADDR + 0x08))</span></div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;<span class="preprocessor">#define SSP0SR         (*(volatile uint32_t *) (SSP0_BASE_ADDR + 0x0C))</span></div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;<span class="preprocessor">#define SSP0CPSR       (*(volatile uint32_t *) (SSP0_BASE_ADDR + 0x10))</span></div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;<span class="preprocessor">#define SSP0IMSC       (*(volatile uint32_t *) (SSP0_BASE_ADDR + 0x14))</span></div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;<span class="preprocessor">#define SSP0RIS        (*(volatile uint32_t *) (SSP0_BASE_ADDR + 0x18))</span></div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;<span class="preprocessor">#define SSP0MIS        (*(volatile uint32_t *) (SSP0_BASE_ADDR + 0x1C))</span></div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;<span class="preprocessor">#define SSP0ICR        (*(volatile uint32_t *) (SSP0_BASE_ADDR + 0x20))</span></div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;<span class="preprocessor">#define SSP0DMACR      (*(volatile uint32_t *) (SSP0_BASE_ADDR + 0x24))</span></div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;</div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;<span class="comment">/* SSP1 Controller */</span></div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;<span class="preprocessor">#ifdef ARM_MULTILIB_ARCH_V4</span></div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;<span class="preprocessor">  #define SSP1_BASE_ADDR        0xE0030000</span></div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;<span class="preprocessor">  #define SSP1_BASE_ADDR        0x40030000</span></div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;<span class="preprocessor">#define SSP1CR0        (*(volatile uint32_t *) (SSP1_BASE_ADDR + 0x00))</span></div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;<span class="preprocessor">#define SSP1CR1        (*(volatile uint32_t *) (SSP1_BASE_ADDR + 0x04))</span></div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;<span class="preprocessor">#define SSP1DR         (*(volatile uint32_t *) (SSP1_BASE_ADDR + 0x08))</span></div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;<span class="preprocessor">#define SSP1SR         (*(volatile uint32_t *) (SSP1_BASE_ADDR + 0x0C))</span></div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;<span class="preprocessor">#define SSP1CPSR       (*(volatile uint32_t *) (SSP1_BASE_ADDR + 0x10))</span></div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;<span class="preprocessor">#define SSP1IMSC       (*(volatile uint32_t *) (SSP1_BASE_ADDR + 0x14))</span></div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;<span class="preprocessor">#define SSP1RIS        (*(volatile uint32_t *) (SSP1_BASE_ADDR + 0x18))</span></div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;<span class="preprocessor">#define SSP1MIS        (*(volatile uint32_t *) (SSP1_BASE_ADDR + 0x1C))</span></div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;<span class="preprocessor">#define SSP1ICR        (*(volatile uint32_t *) (SSP1_BASE_ADDR + 0x20))</span></div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;<span class="preprocessor">#define SSP1DMACR      (*(volatile uint32_t *) (SSP1_BASE_ADDR + 0x24))</span></div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;</div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;<span class="preprocessor">#ifdef ARM_MULTILIB_ARCH_V7M</span></div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;</div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;<span class="comment">/* SSP2 Controller */</span></div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;<span class="preprocessor">#define SSP2_BASE_ADDR      0x400ac000</span></div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;<span class="preprocessor">#define SSP2CR0        (*(volatile uint32_t *) (SSP2_BASE_ADDR + 0x00))</span></div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;<span class="preprocessor">#define SSP2CR1        (*(volatile uint32_t *) (SSP2_BASE_ADDR + 0x04))</span></div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;<span class="preprocessor">#define SSP2DR         (*(volatile uint32_t *) (SSP2_BASE_ADDR + 0x08))</span></div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;<span class="preprocessor">#define SSP2SR         (*(volatile uint32_t *) (SSP2_BASE_ADDR + 0x0C))</span></div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;<span class="preprocessor">#define SSP2CPSR       (*(volatile uint32_t *) (SSP2_BASE_ADDR + 0x10))</span></div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;<span class="preprocessor">#define SSP2IMSC       (*(volatile uint32_t *) (SSP2_BASE_ADDR + 0x14))</span></div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;<span class="preprocessor">#define SSP2RIS        (*(volatile uint32_t *) (SSP2_BASE_ADDR + 0x18))</span></div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;<span class="preprocessor">#define SSP2MIS        (*(volatile uint32_t *) (SSP2_BASE_ADDR + 0x1C))</span></div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;<span class="preprocessor">#define SSP2ICR        (*(volatile uint32_t *) (SSP2_BASE_ADDR + 0x20))</span></div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;<span class="preprocessor">#define SSP2DMACR      (*(volatile uint32_t *) (SSP2_BASE_ADDR + 0x24))</span></div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;</div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* ARM_MULTILIB_ARCH_V4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;</div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;<span class="comment">/* Real Time Clock */</span></div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;<span class="preprocessor">#ifdef ARM_MULTILIB_ARCH_V4</span></div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;<span class="preprocessor">  #define RTC_BASE_ADDR     0xE0024000</span></div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;<span class="preprocessor">  #define RTC_BASE_ADDR     0x40024000</span></div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;<span class="preprocessor">#define RTC_ILR         (*(volatile uint32_t *) (RTC_BASE_ADDR + 0x00))</span></div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;<span class="preprocessor">#define RTC_CTC         (*(volatile uint32_t *) (RTC_BASE_ADDR + 0x04))</span></div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;<span class="preprocessor">#define RTC_CCR         (*(volatile uint32_t *) (RTC_BASE_ADDR + 0x08))</span></div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;<span class="preprocessor">#define RTC_CIIR        (*(volatile uint32_t *) (RTC_BASE_ADDR + 0x0C))</span></div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;<span class="preprocessor">#define RTC_AMR         (*(volatile uint32_t *) (RTC_BASE_ADDR + 0x10))</span></div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;<span class="preprocessor">#define RTC_CTIME0      (*(volatile uint32_t *) (RTC_BASE_ADDR + 0x14))</span></div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;<span class="preprocessor">#define RTC_CTIME1      (*(volatile uint32_t *) (RTC_BASE_ADDR + 0x18))</span></div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;<span class="preprocessor">#define RTC_CTIME2      (*(volatile uint32_t *) (RTC_BASE_ADDR + 0x1C))</span></div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;<span class="preprocessor">#define RTC_SEC         (*(volatile uint32_t *) (RTC_BASE_ADDR + 0x20))</span></div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;<span class="preprocessor">#define RTC_MIN         (*(volatile uint32_t *) (RTC_BASE_ADDR + 0x24))</span></div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;<span class="preprocessor">#define RTC_HOUR        (*(volatile uint32_t *) (RTC_BASE_ADDR + 0x28))</span></div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;<span class="preprocessor">#define RTC_DOM         (*(volatile uint32_t *) (RTC_BASE_ADDR + 0x2C))</span></div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;<span class="preprocessor">#define RTC_DOW         (*(volatile uint32_t *) (RTC_BASE_ADDR + 0x30))</span></div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;<span class="preprocessor">#define RTC_DOY         (*(volatile uint32_t *) (RTC_BASE_ADDR + 0x34))</span></div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;<span class="preprocessor">#define RTC_MONTH       (*(volatile uint32_t *) (RTC_BASE_ADDR + 0x38))</span></div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;<span class="preprocessor">#define RTC_YEAR        (*(volatile uint32_t *) (RTC_BASE_ADDR + 0x3C))</span></div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;<span class="preprocessor">#define RTC_CISS        (*(volatile uint32_t *) (RTC_BASE_ADDR + 0x40))</span></div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;<span class="preprocessor">#define RTC_ALSEC       (*(volatile uint32_t *) (RTC_BASE_ADDR + 0x60))</span></div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;<span class="preprocessor">#define RTC_ALMIN       (*(volatile uint32_t *) (RTC_BASE_ADDR + 0x64))</span></div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;<span class="preprocessor">#define RTC_ALHOUR      (*(volatile uint32_t *) (RTC_BASE_ADDR + 0x68))</span></div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;<span class="preprocessor">#define RTC_ALDOM       (*(volatile uint32_t *) (RTC_BASE_ADDR + 0x6C))</span></div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;<span class="preprocessor">#define RTC_ALDOW       (*(volatile uint32_t *) (RTC_BASE_ADDR + 0x70))</span></div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;<span class="preprocessor">#define RTC_ALDOY       (*(volatile uint32_t *) (RTC_BASE_ADDR + 0x74))</span></div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;<span class="preprocessor">#define RTC_ALMON       (*(volatile uint32_t *) (RTC_BASE_ADDR + 0x78))</span></div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;<span class="preprocessor">#define RTC_ALYEAR      (*(volatile uint32_t *) (RTC_BASE_ADDR + 0x7C))</span></div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;<span class="preprocessor">#define RTC_PREINT      (*(volatile uint32_t *) (RTC_BASE_ADDR + 0x80))</span></div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;<span class="preprocessor">#define RTC_PREFRAC     (*(volatile uint32_t *) (RTC_BASE_ADDR + 0x84))</span></div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;</div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;</div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;<span class="comment">/* A/D Converter 0 (AD0) */</span></div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;<span class="preprocessor">#ifdef ARM_MULTILIB_ARCH_V4</span></div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;<span class="preprocessor">  #define AD0_BASE_ADDR     0xE0034000</span></div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;<span class="preprocessor">  #define AD0_BASE_ADDR     0x40034000</span></div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;<span class="preprocessor">#define AD0CR          (*(volatile uint32_t *) (AD0_BASE_ADDR + 0x00))</span></div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;<span class="preprocessor">#define AD0GDR         (*(volatile uint32_t *) (AD0_BASE_ADDR + 0x04))</span></div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;<span class="preprocessor">#define AD0INTEN       (*(volatile uint32_t *) (AD0_BASE_ADDR + 0x0C))</span></div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;<span class="preprocessor">#define AD0_DATA_START ((volatile uint32_t *) (AD0_BASE_ADDR + 0x10))</span></div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;<span class="preprocessor">#define AD0DR0         (*(volatile uint32_t *) (AD0_BASE_ADDR + 0x10))</span></div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;<span class="preprocessor">#define AD0DR1         (*(volatile uint32_t *) (AD0_BASE_ADDR + 0x14))</span></div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;<span class="preprocessor">#define AD0DR2         (*(volatile uint32_t *) (AD0_BASE_ADDR + 0x18))</span></div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;<span class="preprocessor">#define AD0DR3         (*(volatile uint32_t *) (AD0_BASE_ADDR + 0x1C))</span></div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;<span class="preprocessor">#define AD0DR4         (*(volatile uint32_t *) (AD0_BASE_ADDR + 0x20))</span></div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;<span class="preprocessor">#define AD0DR5         (*(volatile uint32_t *) (AD0_BASE_ADDR + 0x24))</span></div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;<span class="preprocessor">#define AD0DR6         (*(volatile uint32_t *) (AD0_BASE_ADDR + 0x28))</span></div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;<span class="preprocessor">#define AD0DR7         (*(volatile uint32_t *) (AD0_BASE_ADDR + 0x2C))</span></div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;<span class="preprocessor">#define AD0STAT        (*(volatile uint32_t *) (AD0_BASE_ADDR + 0x30))</span></div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;</div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;</div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;<span class="comment">/* D/A Converter */</span></div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;<span class="preprocessor">#ifdef ARM_MULTILIB_ARCH_V4</span></div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;<span class="preprocessor">  #define DAC_BASE_ADDR     0xE006C000</span></div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;<span class="preprocessor">  #define DAC_BASE_ADDR     0x4008C000</span></div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;<span class="preprocessor">#define DACR           (*(volatile uint32_t *) (DAC_BASE_ADDR + 0x00))</span></div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;</div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;</div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;<span class="comment">/* Watchdog */</span></div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;<span class="preprocessor">#ifdef ARM_MULTILIB_ARCH_V4</span></div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;<span class="preprocessor">  #define WDG_BASE_ADDR     0xE0000000</span></div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;<span class="preprocessor">  #define WDG_BASE_ADDR     0x40000000</span></div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;<span class="preprocessor">#define WDMOD          (*(volatile uint32_t *) (WDG_BASE_ADDR + 0x00))</span></div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;<span class="preprocessor">#define WDTC           (*(volatile uint32_t *) (WDG_BASE_ADDR + 0x04))</span></div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;<span class="preprocessor">#define WDFEED         (*(volatile uint32_t *) (WDG_BASE_ADDR + 0x08))</span></div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;<span class="preprocessor">#define WDTV           (*(volatile uint32_t *) (WDG_BASE_ADDR + 0x0C))</span></div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;<span class="preprocessor">#define WDCLKSEL       (*(volatile uint32_t *) (WDG_BASE_ADDR + 0x10))</span></div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;</div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;<span class="comment">/* CAN CONTROLLERS AND ACCEPTANCE FILTER */</span></div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;<span class="preprocessor">#ifdef ARM_MULTILIB_ARCH_V4</span></div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;<span class="preprocessor">  #define CAN_ACCEPT_BASE_ADDR      0xE003C000</span></div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;<span class="preprocessor">  #define CAN_ACCEPT_BASE_ADDR      0x4003C000</span></div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;<span class="preprocessor">#define CAN_AFMR        (*(volatile uint32_t *) (CAN_ACCEPT_BASE_ADDR + 0x00))</span></div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;<span class="preprocessor">#define CAN_SFF_SA      (*(volatile uint32_t *) (CAN_ACCEPT_BASE_ADDR + 0x04))</span></div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;<span class="preprocessor">#define CAN_SFF_GRP_SA  (*(volatile uint32_t *) (CAN_ACCEPT_BASE_ADDR + 0x08))</span></div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;<span class="preprocessor">#define CAN_EFF_SA      (*(volatile uint32_t *) (CAN_ACCEPT_BASE_ADDR + 0x0C))</span></div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;<span class="preprocessor">#define CAN_EFF_GRP_SA  (*(volatile uint32_t *) (CAN_ACCEPT_BASE_ADDR + 0x10))</span></div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;<span class="preprocessor">#define CAN_EOT         (*(volatile uint32_t *) (CAN_ACCEPT_BASE_ADDR + 0x14))</span></div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;<span class="preprocessor">#define CAN_LUT_ERR_ADR (*(volatile uint32_t *) (CAN_ACCEPT_BASE_ADDR + 0x18))</span></div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;<span class="preprocessor">#define CAN_LUT_ERR     (*(volatile uint32_t *) (CAN_ACCEPT_BASE_ADDR + 0x1C))</span></div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;</div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;<span class="preprocessor">#ifdef ARM_MULTILIB_ARCH_V4</span></div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;<span class="preprocessor">  #define CAN_CENTRAL_BASE_ADDR     0xE0040000</span></div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;<span class="preprocessor">  #define CAN_CENTRAL_BASE_ADDR     0x40040000</span></div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;<span class="preprocessor">#define CAN_TX_SR   (*(volatile uint32_t *) (CAN_CENTRAL_BASE_ADDR + 0x00))</span></div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;<span class="preprocessor">#define CAN_RX_SR   (*(volatile uint32_t *) (CAN_CENTRAL_BASE_ADDR + 0x04))</span></div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;<span class="preprocessor">#define CAN_MSR     (*(volatile uint32_t *) (CAN_CENTRAL_BASE_ADDR + 0x08))</span></div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;</div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;<span class="preprocessor">#ifdef ARM_MULTILIB_ARCH_V4</span></div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;<span class="preprocessor">  #define CAN1_BASE_ADDR        0xE0044000</span></div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;<span class="preprocessor">  #define CAN1_BASE_ADDR        0x40044000</span></div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;<span class="preprocessor">#define CAN1MOD     (*(volatile uint32_t *) (CAN1_BASE_ADDR + 0x00))</span></div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;<span class="preprocessor">#define CAN1CMR     (*(volatile uint32_t *) (CAN1_BASE_ADDR + 0x04))</span></div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;<span class="preprocessor">#define CAN1GSR     (*(volatile uint32_t *) (CAN1_BASE_ADDR + 0x08))</span></div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;<span class="preprocessor">#define CAN1ICR     (*(volatile uint32_t *) (CAN1_BASE_ADDR + 0x0C))</span></div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;<span class="preprocessor">#define CAN1IER     (*(volatile uint32_t *) (CAN1_BASE_ADDR + 0x10))</span></div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;<span class="preprocessor">#define CAN1BTR     (*(volatile uint32_t *) (CAN1_BASE_ADDR + 0x14))</span></div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;<span class="preprocessor">#define CAN1EWL     (*(volatile uint32_t *) (CAN1_BASE_ADDR + 0x18))</span></div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;<span class="preprocessor">#define CAN1SR      (*(volatile uint32_t *) (CAN1_BASE_ADDR + 0x1C))</span></div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;<span class="preprocessor">#define CAN1RFS     (*(volatile uint32_t *) (CAN1_BASE_ADDR + 0x20))</span></div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;<span class="preprocessor">#define CAN1RID     (*(volatile uint32_t *) (CAN1_BASE_ADDR + 0x24))</span></div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;<span class="preprocessor">#define CAN1RDA     (*(volatile uint32_t *) (CAN1_BASE_ADDR + 0x28))</span></div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;<span class="preprocessor">#define CAN1RDB     (*(volatile uint32_t *) (CAN1_BASE_ADDR + 0x2C))</span></div><div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;</div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;<span class="preprocessor">#define CAN1TFI1    (*(volatile uint32_t *) (CAN1_BASE_ADDR + 0x30))</span></div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;<span class="preprocessor">#define CAN1TID1    (*(volatile uint32_t *) (CAN1_BASE_ADDR + 0x34))</span></div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;<span class="preprocessor">#define CAN1TDA1    (*(volatile uint32_t *) (CAN1_BASE_ADDR + 0x38))</span></div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;<span class="preprocessor">#define CAN1TDB1    (*(volatile uint32_t *) (CAN1_BASE_ADDR + 0x3C))</span></div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;<span class="preprocessor">#define CAN1TFI2    (*(volatile uint32_t *) (CAN1_BASE_ADDR + 0x40))</span></div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;<span class="preprocessor">#define CAN1TID2    (*(volatile uint32_t *) (CAN1_BASE_ADDR + 0x44))</span></div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;<span class="preprocessor">#define CAN1TDA2    (*(volatile uint32_t *) (CAN1_BASE_ADDR + 0x48))</span></div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;<span class="preprocessor">#define CAN1TDB2    (*(volatile uint32_t *) (CAN1_BASE_ADDR + 0x4C))</span></div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;<span class="preprocessor">#define CAN1TFI3    (*(volatile uint32_t *) (CAN1_BASE_ADDR + 0x50))</span></div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;<span class="preprocessor">#define CAN1TID3    (*(volatile uint32_t *) (CAN1_BASE_ADDR + 0x54))</span></div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;<span class="preprocessor">#define CAN1TDA3    (*(volatile uint32_t *) (CAN1_BASE_ADDR + 0x58))</span></div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;<span class="preprocessor">#define CAN1TDB3    (*(volatile uint32_t *) (CAN1_BASE_ADDR + 0x5C))</span></div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;</div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;<span class="preprocessor">#ifdef ARM_MULTILIB_ARCH_V4</span></div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;<span class="preprocessor">  #define CAN2_BASE_ADDR        0xE0048000</span></div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;<span class="preprocessor">  #define CAN2_BASE_ADDR        0x40048000</span></div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;<span class="preprocessor">#define CAN2MOD     (*(volatile uint32_t *) (CAN2_BASE_ADDR + 0x00))</span></div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;<span class="preprocessor">#define CAN2CMR     (*(volatile uint32_t *) (CAN2_BASE_ADDR + 0x04))</span></div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;<span class="preprocessor">#define CAN2GSR     (*(volatile uint32_t *) (CAN2_BASE_ADDR + 0x08))</span></div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;<span class="preprocessor">#define CAN2ICR     (*(volatile uint32_t *) (CAN2_BASE_ADDR + 0x0C))</span></div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;<span class="preprocessor">#define CAN2IER     (*(volatile uint32_t *) (CAN2_BASE_ADDR + 0x10))</span></div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;<span class="preprocessor">#define CAN2BTR     (*(volatile uint32_t *) (CAN2_BASE_ADDR + 0x14))</span></div><div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;<span class="preprocessor">#define CAN2EWL     (*(volatile uint32_t *) (CAN2_BASE_ADDR + 0x18))</span></div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;<span class="preprocessor">#define CAN2SR      (*(volatile uint32_t *) (CAN2_BASE_ADDR + 0x1C))</span></div><div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;<span class="preprocessor">#define CAN2RFS     (*(volatile uint32_t *) (CAN2_BASE_ADDR + 0x20))</span></div><div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;<span class="preprocessor">#define CAN2RID     (*(volatile uint32_t *) (CAN2_BASE_ADDR + 0x24))</span></div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;<span class="preprocessor">#define CAN2RDA     (*(volatile uint32_t *) (CAN2_BASE_ADDR + 0x28))</span></div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;<span class="preprocessor">#define CAN2RDB     (*(volatile uint32_t *) (CAN2_BASE_ADDR + 0x2C))</span></div><div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;</div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;<span class="preprocessor">#define CAN2TFI1    (*(volatile uint32_t *) (CAN2_BASE_ADDR + 0x30))</span></div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;<span class="preprocessor">#define CAN2TID1    (*(volatile uint32_t *) (CAN2_BASE_ADDR + 0x34))</span></div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;<span class="preprocessor">#define CAN2TDA1    (*(volatile uint32_t *) (CAN2_BASE_ADDR + 0x38))</span></div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;<span class="preprocessor">#define CAN2TDB1    (*(volatile uint32_t *) (CAN2_BASE_ADDR + 0x3C))</span></div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;<span class="preprocessor">#define CAN2TFI2    (*(volatile uint32_t *) (CAN2_BASE_ADDR + 0x40))</span></div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;<span class="preprocessor">#define CAN2TID2    (*(volatile uint32_t *) (CAN2_BASE_ADDR + 0x44))</span></div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;<span class="preprocessor">#define CAN2TDA2    (*(volatile uint32_t *) (CAN2_BASE_ADDR + 0x48))</span></div><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;<span class="preprocessor">#define CAN2TDB2    (*(volatile uint32_t *) (CAN2_BASE_ADDR + 0x4C))</span></div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;<span class="preprocessor">#define CAN2TFI3    (*(volatile uint32_t *) (CAN2_BASE_ADDR + 0x50))</span></div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;<span class="preprocessor">#define CAN2TID3    (*(volatile uint32_t *) (CAN2_BASE_ADDR + 0x54))</span></div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;<span class="preprocessor">#define CAN2TDA3    (*(volatile uint32_t *) (CAN2_BASE_ADDR + 0x58))</span></div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;<span class="preprocessor">#define CAN2TDB3    (*(volatile uint32_t *) (CAN2_BASE_ADDR + 0x5C))</span></div><div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;</div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;</div><div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;<span class="comment">/* MultiMedia Card Interface(MCI) Controller */</span></div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;<span class="preprocessor">#ifdef ARM_MULTILIB_ARCH_V4</span></div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;<span class="preprocessor">  #define MCI_BASE_ADDR     0xE008C000</span></div><div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;<span class="preprocessor">  #define MCI_BASE_ADDR     0x400c0000</span></div><div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;<span class="preprocessor">#define MCI_POWER      (*(volatile uint32_t *) (MCI_BASE_ADDR + 0x00))</span></div><div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;<span class="preprocessor">#define MCI_CLOCK      (*(volatile uint32_t *) (MCI_BASE_ADDR + 0x04))</span></div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;<span class="preprocessor">#define MCI_ARGUMENT   (*(volatile uint32_t *) (MCI_BASE_ADDR + 0x08))</span></div><div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;<span class="preprocessor">#define MCI_COMMAND    (*(volatile uint32_t *) (MCI_BASE_ADDR + 0x0C))</span></div><div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;<span class="preprocessor">#define MCI_RESP_CMD   (*(volatile uint32_t *) (MCI_BASE_ADDR + 0x10))</span></div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;<span class="preprocessor">#define MCI_RESP0      (*(volatile uint32_t *) (MCI_BASE_ADDR + 0x14))</span></div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;<span class="preprocessor">#define MCI_RESP1      (*(volatile uint32_t *) (MCI_BASE_ADDR + 0x18))</span></div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;<span class="preprocessor">#define MCI_RESP2      (*(volatile uint32_t *) (MCI_BASE_ADDR + 0x1C))</span></div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;<span class="preprocessor">#define MCI_RESP3      (*(volatile uint32_t *) (MCI_BASE_ADDR + 0x20))</span></div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;<span class="preprocessor">#define MCI_DATA_TMR   (*(volatile uint32_t *) (MCI_BASE_ADDR + 0x24))</span></div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;<span class="preprocessor">#define MCI_DATA_LEN   (*(volatile uint32_t *) (MCI_BASE_ADDR + 0x28))</span></div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;<span class="preprocessor">#define MCI_DATA_CTRL  (*(volatile uint32_t *) (MCI_BASE_ADDR + 0x2C))</span></div><div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;<span class="preprocessor">#define MCI_DATA_CNT   (*(volatile uint32_t *) (MCI_BASE_ADDR + 0x30))</span></div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;<span class="preprocessor">#define MCI_STATUS     (*(volatile uint32_t *) (MCI_BASE_ADDR + 0x34))</span></div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;<span class="preprocessor">#define MCI_CLEAR      (*(volatile uint32_t *) (MCI_BASE_ADDR + 0x38))</span></div><div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;<span class="preprocessor">#define MCI_MASK0      (*(volatile uint32_t *) (MCI_BASE_ADDR + 0x3C))</span></div><div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;<span class="preprocessor">#define MCI_MASK1      (*(volatile uint32_t *) (MCI_BASE_ADDR + 0x40))</span></div><div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;<span class="preprocessor">#define MCI_FIFO_CNT   (*(volatile uint32_t *) (MCI_BASE_ADDR + 0x48))</span></div><div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;<span class="preprocessor">#define MCI_FIFO       (*(volatile uint32_t *) (MCI_BASE_ADDR + 0x80))</span></div><div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;</div><div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;</div><div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;<span class="comment">/* I2S Interface Controller (I2S) */</span></div><div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;<span class="preprocessor">#ifdef ARM_MULTILIB_ARCH_V4</span></div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;<span class="preprocessor">  #define I2S_BASE_ADDR     0xE0088000</span></div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;<span class="preprocessor">  #define I2S_BASE_ADDR     0x400a8000</span></div><div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;<span class="preprocessor">#define I2S_DAO        (*(volatile uint32_t *) (I2S_BASE_ADDR + 0x00))</span></div><div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;<span class="preprocessor">#define I2S_DAI        (*(volatile uint32_t *) (I2S_BASE_ADDR + 0x04))</span></div><div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;<span class="preprocessor">#define I2S_TX_FIFO    (*(volatile uint32_t *) (I2S_BASE_ADDR + 0x08))</span></div><div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;<span class="preprocessor">#define I2S_RX_FIFO    (*(volatile uint32_t *) (I2S_BASE_ADDR + 0x0C))</span></div><div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;<span class="preprocessor">#define I2S_STATE      (*(volatile uint32_t *) (I2S_BASE_ADDR + 0x10))</span></div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;<span class="preprocessor">#define I2S_DMA1       (*(volatile uint32_t *) (I2S_BASE_ADDR + 0x14))</span></div><div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;<span class="preprocessor">#define I2S_DMA2       (*(volatile uint32_t *) (I2S_BASE_ADDR + 0x18))</span></div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;<span class="preprocessor">#define I2S_IRQ        (*(volatile uint32_t *) (I2S_BASE_ADDR + 0x1C))</span></div><div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;<span class="preprocessor">#define I2S_TXRATE     (*(volatile uint32_t *) (I2S_BASE_ADDR + 0x20))</span></div><div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;<span class="preprocessor">#define I2S_RXRATE     (*(volatile uint32_t *) (I2S_BASE_ADDR + 0x24))</span></div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;</div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;</div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;<span class="comment">/* General-purpose DMA Controller */</span></div><div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;<span class="preprocessor">#ifdef ARM_MULTILIB_ARCH_V4</span></div><div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;<span class="preprocessor">  #define DMA_BASE_ADDR     0xFFE04000</span></div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;<span class="preprocessor">  #define DMA_BASE_ADDR     0x20080000</span></div><div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;<span class="preprocessor">#define GPDMA_INT_STAT         (*(volatile uint32_t *) (DMA_BASE_ADDR + 0x000))</span></div><div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;<span class="preprocessor">#define GPDMA_INT_TCSTAT       (*(volatile uint32_t *) (DMA_BASE_ADDR + 0x004))</span></div><div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;<span class="preprocessor">#define GPDMA_INT_TCCLR        (*(volatile uint32_t *) (DMA_BASE_ADDR + 0x008))</span></div><div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;<span class="preprocessor">#define GPDMA_INT_ERR_STAT     (*(volatile uint32_t *) (DMA_BASE_ADDR + 0x00C))</span></div><div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;<span class="preprocessor">#define GPDMA_INT_ERR_CLR      (*(volatile uint32_t *) (DMA_BASE_ADDR + 0x010))</span></div><div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;<span class="preprocessor">#define GPDMA_RAW_INT_TCSTAT   (*(volatile uint32_t *) (DMA_BASE_ADDR + 0x014))</span></div><div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;<span class="preprocessor">#define GPDMA_RAW_INT_ERR_STAT (*(volatile uint32_t *) (DMA_BASE_ADDR + 0x018))</span></div><div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;<span class="preprocessor">#define GPDMA_ENABLED_CHNS     (*(volatile uint32_t *) (DMA_BASE_ADDR + 0x01C))</span></div><div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;<span class="preprocessor">#define GPDMA_SOFT_BREQ        (*(volatile uint32_t *) (DMA_BASE_ADDR + 0x020))</span></div><div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;<span class="preprocessor">#define GPDMA_SOFT_SREQ        (*(volatile uint32_t *) (DMA_BASE_ADDR + 0x024))</span></div><div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;<span class="preprocessor">#define GPDMA_SOFT_LBREQ       (*(volatile uint32_t *) (DMA_BASE_ADDR + 0x028))</span></div><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;<span class="preprocessor">#define GPDMA_SOFT_LSREQ       (*(volatile uint32_t *) (DMA_BASE_ADDR + 0x02C))</span></div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;<span class="preprocessor">#define GPDMA_CONFIG           (*(volatile uint32_t *) (DMA_BASE_ADDR + 0x030))</span></div><div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;<span class="preprocessor">#define GPDMA_SYNC             (*(volatile uint32_t *) (DMA_BASE_ADDR + 0x034))</span></div><div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;</div><div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;<span class="comment">/* DMA channel 0 registers */</span></div><div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;<span class="preprocessor">#define GPDMA_CH0_BASE_ADDR (DMA_BASE_ADDR + 0x100)</span></div><div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;<span class="preprocessor">#define GPDMA_CH0_SRC      (*(volatile uint32_t *) (DMA_BASE_ADDR + 0x100))</span></div><div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;<span class="preprocessor">#define GPDMA_CH0_DEST     (*(volatile uint32_t *) (DMA_BASE_ADDR + 0x104))</span></div><div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;<span class="preprocessor">#define GPDMA_CH0_LLI      (*(volatile uint32_t *) (DMA_BASE_ADDR + 0x108))</span></div><div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;<span class="preprocessor">#define GPDMA_CH0_CTRL     (*(volatile uint32_t *) (DMA_BASE_ADDR + 0x10C))</span></div><div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;<span class="preprocessor">#define GPDMA_CH0_CFG      (*(volatile uint32_t *) (DMA_BASE_ADDR + 0x110))</span></div><div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;</div><div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;<span class="comment">/* DMA channel 1 registers */</span></div><div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;<span class="preprocessor">#define GPDMA_CH1_BASE_ADDR (DMA_BASE_ADDR + 0x120)</span></div><div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;<span class="preprocessor">#define GPDMA_CH1_SRC      (*(volatile uint32_t *) (DMA_BASE_ADDR + 0x120))</span></div><div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;<span class="preprocessor">#define GPDMA_CH1_DEST     (*(volatile uint32_t *) (DMA_BASE_ADDR + 0x124))</span></div><div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;<span class="preprocessor">#define GPDMA_CH1_LLI      (*(volatile uint32_t *) (DMA_BASE_ADDR + 0x128))</span></div><div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;<span class="preprocessor">#define GPDMA_CH1_CTRL     (*(volatile uint32_t *) (DMA_BASE_ADDR + 0x12C))</span></div><div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;<span class="preprocessor">#define GPDMA_CH1_CFG      (*(volatile uint32_t *) (DMA_BASE_ADDR + 0x130))</span></div><div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;</div><div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;<span class="comment">/* USB Controller */</span></div><div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;<span class="preprocessor">#ifdef ARM_MULTILIB_ARCH_V4</span></div><div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;<span class="preprocessor">  #define USB_INT_BASE_ADDR 0xE01FC1C0</span></div><div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;<span class="preprocessor">  #define USB_BASE_ADDR     0xFFE0C200      </span><span class="comment">/* USB Base Address */</span><span class="preprocessor"></span></div><div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;<span class="preprocessor">  #define USB_INT_BASE_ADDR 0x400fc1c0</span></div><div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;<span class="preprocessor">  #define USB_BASE_ADDR     0x2008c200</span></div><div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;</div><div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;<span class="preprocessor">#define USB_INT_STAT    (*(volatile uint32_t *) (USB_INT_BASE_ADDR + 0x00))</span></div><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;</div><div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;<span class="comment">/* USB Device Interrupt Registers */</span></div><div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;<span class="preprocessor">#define DEV_INT_STAT    (*(volatile uint32_t *) (USB_BASE_ADDR + 0x00))</span></div><div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;<span class="preprocessor">#define DEV_INT_EN      (*(volatile uint32_t *) (USB_BASE_ADDR + 0x04))</span></div><div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;<span class="preprocessor">#define DEV_INT_CLR     (*(volatile uint32_t *) (USB_BASE_ADDR + 0x08))</span></div><div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;<span class="preprocessor">#define DEV_INT_SET     (*(volatile uint32_t *) (USB_BASE_ADDR + 0x0C))</span></div><div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;<span class="preprocessor">#define DEV_INT_PRIO    (*(volatile uint32_t *) (USB_BASE_ADDR + 0x2C))</span></div><div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;</div><div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;<span class="comment">/* USB Device Endpoint Interrupt Registers */</span></div><div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;<span class="preprocessor">#define EP_INT_STAT     (*(volatile uint32_t *) (USB_BASE_ADDR + 0x30))</span></div><div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;<span class="preprocessor">#define EP_INT_EN       (*(volatile uint32_t *) (USB_BASE_ADDR + 0x34))</span></div><div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;<span class="preprocessor">#define EP_INT_CLR      (*(volatile uint32_t *) (USB_BASE_ADDR + 0x38))</span></div><div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;<span class="preprocessor">#define EP_INT_SET      (*(volatile uint32_t *) (USB_BASE_ADDR + 0x3C))</span></div><div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;<span class="preprocessor">#define EP_INT_PRIO     (*(volatile uint32_t *) (USB_BASE_ADDR + 0x40))</span></div><div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;</div><div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;<span class="comment">/* USB Device Endpoint Realization Registers */</span></div><div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;<span class="preprocessor">#define REALIZE_EP      (*(volatile uint32_t *) (USB_BASE_ADDR + 0x44))</span></div><div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;<span class="preprocessor">#define EP_INDEX        (*(volatile uint32_t *) (USB_BASE_ADDR + 0x48))</span></div><div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;<span class="preprocessor">#define MAXPACKET_SIZE  (*(volatile uint32_t *) (USB_BASE_ADDR + 0x4C))</span></div><div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;</div><div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;<span class="comment">/* USB Device Command Reagisters */</span></div><div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;<span class="preprocessor">#define CMD_CODE        (*(volatile uint32_t *) (USB_BASE_ADDR + 0x10))</span></div><div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;<span class="preprocessor">#define CMD_DATA        (*(volatile uint32_t *) (USB_BASE_ADDR + 0x14))</span></div><div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;</div><div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;<span class="comment">/* USB Device Data Transfer Registers */</span></div><div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;<span class="preprocessor">#define RX_DATA         (*(volatile uint32_t *) (USB_BASE_ADDR + 0x18))</span></div><div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;<span class="preprocessor">#define TX_DATA         (*(volatile uint32_t *) (USB_BASE_ADDR + 0x1C))</span></div><div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;<span class="preprocessor">#define RX_PLENGTH      (*(volatile uint32_t *) (USB_BASE_ADDR + 0x20))</span></div><div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;<span class="preprocessor">#define TX_PLENGTH      (*(volatile uint32_t *) (USB_BASE_ADDR + 0x24))</span></div><div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;<span class="preprocessor">#define USB_CTRL        (*(volatile uint32_t *) (USB_BASE_ADDR + 0x28))</span></div><div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;</div><div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;<span class="comment">/* USB Device DMA Registers */</span></div><div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;<span class="preprocessor">#define DMA_REQ_STAT        (*(volatile uint32_t *) (USB_BASE_ADDR + 0x50))</span></div><div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;<span class="preprocessor">#define DMA_REQ_CLR         (*(volatile uint32_t *) (USB_BASE_ADDR + 0x54))</span></div><div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;<span class="preprocessor">#define DMA_REQ_SET         (*(volatile uint32_t *) (USB_BASE_ADDR + 0x58))</span></div><div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;<span class="preprocessor">#define UDCA_HEAD           (*(volatile uint32_t *) (USB_BASE_ADDR + 0x80))</span></div><div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;<span class="preprocessor">#define EP_DMA_STAT         (*(volatile uint32_t *) (USB_BASE_ADDR + 0x84))</span></div><div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;<span class="preprocessor">#define EP_DMA_EN           (*(volatile uint32_t *) (USB_BASE_ADDR + 0x88))</span></div><div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;<span class="preprocessor">#define EP_DMA_DIS          (*(volatile uint32_t *) (USB_BASE_ADDR + 0x8C))</span></div><div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;<span class="preprocessor">#define DMA_INT_STAT        (*(volatile uint32_t *) (USB_BASE_ADDR + 0x90))</span></div><div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;<span class="preprocessor">#define DMA_INT_EN          (*(volatile uint32_t *) (USB_BASE_ADDR + 0x94))</span></div><div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;<span class="preprocessor">#define EOT_INT_STAT        (*(volatile uint32_t *) (USB_BASE_ADDR + 0xA0))</span></div><div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;<span class="preprocessor">#define EOT_INT_CLR         (*(volatile uint32_t *) (USB_BASE_ADDR + 0xA4))</span></div><div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;<span class="preprocessor">#define EOT_INT_SET         (*(volatile uint32_t *) (USB_BASE_ADDR + 0xA8))</span></div><div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;<span class="preprocessor">#define NDD_REQ_INT_STAT    (*(volatile uint32_t *) (USB_BASE_ADDR + 0xAC))</span></div><div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;<span class="preprocessor">#define NDD_REQ_INT_CLR     (*(volatile uint32_t *) (USB_BASE_ADDR + 0xB0))</span></div><div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;<span class="preprocessor">#define NDD_REQ_INT_SET     (*(volatile uint32_t *) (USB_BASE_ADDR + 0xB4))</span></div><div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;<span class="preprocessor">#define SYS_ERR_INT_STAT    (*(volatile uint32_t *) (USB_BASE_ADDR + 0xB8))</span></div><div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;<span class="preprocessor">#define SYS_ERR_INT_CLR     (*(volatile uint32_t *) (USB_BASE_ADDR + 0xBC))</span></div><div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;<span class="preprocessor">#define SYS_ERR_INT_SET     (*(volatile uint32_t *) (USB_BASE_ADDR + 0xC0))</span></div><div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;</div><div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;<span class="comment">/* USB Host Controller */</span></div><div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;<span class="preprocessor">#ifdef ARM_MULTILIB_ARCH_V4</span></div><div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;<span class="preprocessor">  #define USBHC_BASE_ADDR       0xFFE0C000</span></div><div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;<span class="preprocessor">  #define USBHC_BASE_ADDR       0x2008c000</span></div><div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;<span class="preprocessor">#define HC_REVISION         (*(volatile uint32_t *) (USBHC_BASE_ADDR + 0x00))</span></div><div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;<span class="preprocessor">#define HC_CONTROL          (*(volatile uint32_t *) (USBHC_BASE_ADDR + 0x04))</span></div><div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;<span class="preprocessor">#define HC_CMD_STAT         (*(volatile uint32_t *) (USBHC_BASE_ADDR + 0x08))</span></div><div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;<span class="preprocessor">#define HC_INT_STAT         (*(volatile uint32_t *) (USBHC_BASE_ADDR + 0x0C))</span></div><div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;<span class="preprocessor">#define HC_INT_EN           (*(volatile uint32_t *) (USBHC_BASE_ADDR + 0x10))</span></div><div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;<span class="preprocessor">#define HC_INT_DIS          (*(volatile uint32_t *) (USBHC_BASE_ADDR + 0x14))</span></div><div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;<span class="preprocessor">#define HC_HCCA             (*(volatile uint32_t *) (USBHC_BASE_ADDR + 0x18))</span></div><div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;<span class="preprocessor">#define HC_PERIOD_CUR_ED    (*(volatile uint32_t *) (USBHC_BASE_ADDR + 0x1C))</span></div><div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;<span class="preprocessor">#define HC_CTRL_HEAD_ED     (*(volatile uint32_t *) (USBHC_BASE_ADDR + 0x20))</span></div><div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;<span class="preprocessor">#define HC_CTRL_CUR_ED      (*(volatile uint32_t *) (USBHC_BASE_ADDR + 0x24))</span></div><div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;<span class="preprocessor">#define HC_BULK_HEAD_ED     (*(volatile uint32_t *) (USBHC_BASE_ADDR + 0x28))</span></div><div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;<span class="preprocessor">#define HC_BULK_CUR_ED      (*(volatile uint32_t *) (USBHC_BASE_ADDR + 0x2C))</span></div><div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;<span class="preprocessor">#define HC_DONE_HEAD        (*(volatile uint32_t *) (USBHC_BASE_ADDR + 0x30))</span></div><div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;<span class="preprocessor">#define HC_FM_INTERVAL      (*(volatile uint32_t *) (USBHC_BASE_ADDR + 0x34))</span></div><div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;<span class="preprocessor">#define HC_FM_REMAINING     (*(volatile uint32_t *) (USBHC_BASE_ADDR + 0x38))</span></div><div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;<span class="preprocessor">#define HC_FM_NUMBER        (*(volatile uint32_t *) (USBHC_BASE_ADDR + 0x3C))</span></div><div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;<span class="preprocessor">#define HC_PERIOD_START     (*(volatile uint32_t *) (USBHC_BASE_ADDR + 0x40))</span></div><div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;<span class="preprocessor">#define HC_LS_THRHLD        (*(volatile uint32_t *) (USBHC_BASE_ADDR + 0x44))</span></div><div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;<span class="preprocessor">#define HC_RH_DESCA         (*(volatile uint32_t *) (USBHC_BASE_ADDR + 0x48))</span></div><div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;<span class="preprocessor">#define HC_RH_DESCB         (*(volatile uint32_t *) (USBHC_BASE_ADDR + 0x4C))</span></div><div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;<span class="preprocessor">#define HC_RH_STAT          (*(volatile uint32_t *) (USBHC_BASE_ADDR + 0x50))</span></div><div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;<span class="preprocessor">#define HC_RH_PORT_STAT1    (*(volatile uint32_t *) (USBHC_BASE_ADDR + 0x54))</span></div><div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;<span class="preprocessor">#define HC_RH_PORT_STAT2    (*(volatile uint32_t *) (USBHC_BASE_ADDR + 0x58))</span></div><div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;</div><div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;<span class="comment">/* USB OTG Controller */</span></div><div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;<span class="preprocessor">#ifdef ARM_MULTILIB_ARCH_V4</span></div><div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;<span class="preprocessor">  #define USBOTG_BASE_ADDR  0xFFE0C100</span></div><div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;<span class="preprocessor">  #define USBOTG_BASE_ADDR  0x2008c100</span></div><div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;<span class="preprocessor">#define OTG_INT_STAT        (*(volatile uint32_t *) (USBOTG_BASE_ADDR + 0x00))</span></div><div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;<span class="preprocessor">#define OTG_INT_EN          (*(volatile uint32_t *) (USBOTG_BASE_ADDR + 0x04))</span></div><div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;<span class="preprocessor">#define OTG_INT_SET         (*(volatile uint32_t *) (USBOTG_BASE_ADDR + 0x08))</span></div><div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;<span class="preprocessor">#define OTG_INT_CLR         (*(volatile uint32_t *) (USBOTG_BASE_ADDR + 0x0C))</span></div><div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;<span class="preprocessor">#define OTG_STAT_CTRL       (*(volatile uint32_t *) (USBOTG_BASE_ADDR + 0x10))</span></div><div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;<span class="preprocessor">#define OTG_TIMER           (*(volatile uint32_t *) (USBOTG_BASE_ADDR + 0x14))</span></div><div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;</div><div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;<span class="preprocessor">#ifdef ARM_MULTILIB_ARCH_V4</span></div><div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;<span class="preprocessor">  #define USBOTG_I2C_BASE_ADDR  0xFFE0C300</span></div><div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;<span class="preprocessor">  #define USBOTG_I2C_BASE_ADDR  0x2008c300</span></div><div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;<span class="preprocessor">#define OTG_I2C_RX          (*(volatile uint32_t *) (USBOTG_I2C_BASE_ADDR + 0x00))</span></div><div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;<span class="preprocessor">#define OTG_I2C_TX          (*(volatile uint32_t *) (USBOTG_I2C_BASE_ADDR + 0x00))</span></div><div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;<span class="preprocessor">#define OTG_I2C_STS         (*(volatile uint32_t *) (USBOTG_I2C_BASE_ADDR + 0x04))</span></div><div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;<span class="preprocessor">#define OTG_I2C_CTL         (*(volatile uint32_t *) (USBOTG_I2C_BASE_ADDR + 0x08))</span></div><div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;<span class="preprocessor">#define OTG_I2C_CLKHI       (*(volatile uint32_t *) (USBOTG_I2C_BASE_ADDR + 0x0C))</span></div><div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;<span class="preprocessor">#define OTG_I2C_CLKLO       (*(volatile uint32_t *) (USBOTG_I2C_BASE_ADDR + 0x10))</span></div><div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;</div><div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;<span class="preprocessor">#ifdef ARM_MULTILIB_ARCH_V4</span></div><div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;<span class="preprocessor">  #define USBOTG_CLK_BASE_ADDR  0xFFE0CFF0</span></div><div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;<span class="preprocessor">  #define USBOTG_CLK_BASE_ADDR  0x2008cff0</span></div><div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;<span class="preprocessor">#define OTG_CLK_CTRL        (*(volatile uint32_t *) (USBOTG_CLK_BASE_ADDR + 0x04))</span></div><div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;<span class="preprocessor">#define OTG_CLK_STAT        (*(volatile uint32_t *) (USBOTG_CLK_BASE_ADDR + 0x08))</span></div><div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;</div><div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;<span class="comment">/* Ethernet MAC (32 bit data bus) -- all registers are RW unless indicated in parentheses */</span></div><div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;<span class="preprocessor">#ifdef ARM_MULTILIB_ARCH_V4</span></div><div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;<span class="preprocessor">  #define MAC_BASE_ADDR     0xFFE00000 </span><span class="comment">/* AHB Peripheral # 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;<span class="preprocessor">  #define MAC_BASE_ADDR     0x20084000</span></div><div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;<span class="preprocessor">#define MAC_MAC1            (*(volatile uint32_t *) (MAC_BASE_ADDR + 0x000)) </span><span class="comment">/* MAC config reg 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;<span class="preprocessor">#define MAC_MAC2            (*(volatile uint32_t *) (MAC_BASE_ADDR + 0x004)) </span><span class="comment">/* MAC config reg 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;<span class="preprocessor">#define MAC_IPGT            (*(volatile uint32_t *) (MAC_BASE_ADDR + 0x008)) </span><span class="comment">/* b2b InterPacketGap reg */</span><span class="preprocessor"></span></div><div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;<span class="preprocessor">#define MAC_IPGR            (*(volatile uint32_t *) (MAC_BASE_ADDR + 0x00C)) </span><span class="comment">/* non b2b InterPacketGap reg */</span><span class="preprocessor"></span></div><div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;<span class="preprocessor">#define MAC_CLRT            (*(volatile uint32_t *) (MAC_BASE_ADDR + 0x010)) </span><span class="comment">/* CoLlision window/ReTry reg */</span><span class="preprocessor"></span></div><div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;<span class="preprocessor">#define MAC_MAXF            (*(volatile uint32_t *) (MAC_BASE_ADDR + 0x014)) </span><span class="comment">/* MAXimum Frame reg */</span><span class="preprocessor"></span></div><div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;<span class="preprocessor">#define MAC_SUPP            (*(volatile uint32_t *) (MAC_BASE_ADDR + 0x018)) </span><span class="comment">/* PHY SUPPort reg */</span><span class="preprocessor"></span></div><div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;<span class="preprocessor">#define MAC_TEST            (*(volatile uint32_t *) (MAC_BASE_ADDR + 0x01C)) </span><span class="comment">/* TEST reg */</span><span class="preprocessor"></span></div><div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;<span class="preprocessor">#define MAC_MCFG            (*(volatile uint32_t *) (MAC_BASE_ADDR + 0x020)) </span><span class="comment">/* MII Mgmt ConFiG reg */</span><span class="preprocessor"></span></div><div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;<span class="preprocessor">#define MAC_MCMD            (*(volatile uint32_t *) (MAC_BASE_ADDR + 0x024)) </span><span class="comment">/* MII Mgmt CoMmanD reg */</span><span class="preprocessor"></span></div><div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;<span class="preprocessor">#define MAC_MADR            (*(volatile uint32_t *) (MAC_BASE_ADDR + 0x028)) </span><span class="comment">/* MII Mgmt ADdRess reg */</span><span class="preprocessor"></span></div><div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;<span class="preprocessor">#define MAC_MWTD            (*(volatile uint32_t *) (MAC_BASE_ADDR + 0x02C)) </span><span class="comment">/* MII Mgmt WriTe Data reg (WO) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;<span class="preprocessor">#define MAC_MRDD            (*(volatile uint32_t *) (MAC_BASE_ADDR + 0x030)) </span><span class="comment">/* MII Mgmt ReaD Data reg (RO) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;<span class="preprocessor">#define MAC_MIND            (*(volatile uint32_t *) (MAC_BASE_ADDR + 0x034)) </span><span class="comment">/* MII Mgmt INDicators reg (RO) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;</div><div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;<span class="preprocessor">#define MAC_SA0             (*(volatile uint32_t *) (MAC_BASE_ADDR + 0x040)) </span><span class="comment">/* Station Address 0 reg */</span><span class="preprocessor"></span></div><div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;<span class="preprocessor">#define MAC_SA1             (*(volatile uint32_t *) (MAC_BASE_ADDR + 0x044)) </span><span class="comment">/* Station Address 1 reg */</span><span class="preprocessor"></span></div><div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;<span class="preprocessor">#define MAC_SA2             (*(volatile uint32_t *) (MAC_BASE_ADDR + 0x048)) </span><span class="comment">/* Station Address 2 reg */</span><span class="preprocessor"></span></div><div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;</div><div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;<span class="preprocessor">#define MAC_COMMAND         (*(volatile uint32_t *) (MAC_BASE_ADDR + 0x100)) </span><span class="comment">/* Command reg */</span><span class="preprocessor"></span></div><div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;<span class="preprocessor">#define MAC_STATUS          (*(volatile uint32_t *) (MAC_BASE_ADDR + 0x104)) </span><span class="comment">/* Status reg (RO) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;<span class="preprocessor">#define MAC_RXDESCRIPTOR    (*(volatile uint32_t *) (MAC_BASE_ADDR + 0x108)) </span><span class="comment">/* Rx descriptor base address reg */</span><span class="preprocessor"></span></div><div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;<span class="preprocessor">#define MAC_RXSTATUS        (*(volatile uint32_t *) (MAC_BASE_ADDR + 0x10C)) </span><span class="comment">/* Rx status base address reg */</span><span class="preprocessor"></span></div><div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;<span class="preprocessor">#define MAC_RXDESCRIPTORNUM (*(volatile uint32_t *) (MAC_BASE_ADDR + 0x110)) </span><span class="comment">/* Rx number of descriptors reg */</span><span class="preprocessor"></span></div><div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;<span class="preprocessor">#define MAC_RXPRODUCEINDEX  (*(volatile uint32_t *) (MAC_BASE_ADDR + 0x114)) </span><span class="comment">/* Rx produce index reg (RO) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;<span class="preprocessor">#define MAC_RXCONSUMEINDEX  (*(volatile uint32_t *) (MAC_BASE_ADDR + 0x118)) </span><span class="comment">/* Rx consume index reg */</span><span class="preprocessor"></span></div><div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;<span class="preprocessor">#define MAC_TXDESCRIPTOR    (*(volatile uint32_t *) (MAC_BASE_ADDR + 0x11C)) </span><span class="comment">/* Tx descriptor base address reg */</span><span class="preprocessor"></span></div><div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;<span class="preprocessor">#define MAC_TXSTATUS        (*(volatile uint32_t *) (MAC_BASE_ADDR + 0x120)) </span><span class="comment">/* Tx status base address reg */</span><span class="preprocessor"></span></div><div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;<span class="preprocessor">#define MAC_TXDESCRIPTORNUM (*(volatile uint32_t *) (MAC_BASE_ADDR + 0x124)) </span><span class="comment">/* Tx number of descriptors reg */</span><span class="preprocessor"></span></div><div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;<span class="preprocessor">#define MAC_TXPRODUCEINDEX  (*(volatile uint32_t *) (MAC_BASE_ADDR + 0x128)) </span><span class="comment">/* Tx produce index reg */</span><span class="preprocessor"></span></div><div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;<span class="preprocessor">#define MAC_TXCONSUMEINDEX  (*(volatile uint32_t *) (MAC_BASE_ADDR + 0x12C)) </span><span class="comment">/* Tx consume index reg (RO) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;</div><div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;<span class="preprocessor">#define MAC_TSV0            (*(volatile uint32_t *) (MAC_BASE_ADDR + 0x158)) </span><span class="comment">/* Tx status vector 0 reg (RO) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;<span class="preprocessor">#define MAC_TSV1            (*(volatile uint32_t *) (MAC_BASE_ADDR + 0x15C)) </span><span class="comment">/* Tx status vector 1 reg (RO) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;<span class="preprocessor">#define MAC_RSV             (*(volatile uint32_t *) (MAC_BASE_ADDR + 0x160)) </span><span class="comment">/* Rx status vector reg (RO) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;</div><div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;<span class="preprocessor">#define MAC_FLOWCONTROLCNT  (*(volatile uint32_t *) (MAC_BASE_ADDR + 0x170)) </span><span class="comment">/* Flow control counter reg */</span><span class="preprocessor"></span></div><div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;<span class="preprocessor">#define MAC_FLOWCONTROLSTS  (*(volatile uint32_t *) (MAC_BASE_ADDR + 0x174)) </span><span class="comment">/* Flow control status reg */</span><span class="preprocessor"></span></div><div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;</div><div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;<span class="preprocessor">#define MAC_RXFILTERCTRL    (*(volatile uint32_t *) (MAC_BASE_ADDR + 0x200)) </span><span class="comment">/* Rx filter ctrl reg */</span><span class="preprocessor"></span></div><div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;<span class="preprocessor">#define MAC_RXFILTERWOLSTS  (*(volatile uint32_t *) (MAC_BASE_ADDR + 0x204)) </span><span class="comment">/* Rx filter WoL status reg (RO) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;<span class="preprocessor">#define MAC_RXFILTERWOLCLR  (*(volatile uint32_t *) (MAC_BASE_ADDR + 0x208)) </span><span class="comment">/* Rx filter WoL clear reg (WO) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160;</div><div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;<span class="preprocessor">#define MAC_HASHFILTERL     (*(volatile uint32_t *) (MAC_BASE_ADDR + 0x210)) </span><span class="comment">/* Hash filter LSBs reg */</span><span class="preprocessor"></span></div><div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160;<span class="preprocessor">#define MAC_HASHFILTERH     (*(volatile uint32_t *) (MAC_BASE_ADDR + 0x214)) </span><span class="comment">/* Hash filter MSBs reg */</span><span class="preprocessor"></span></div><div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;</div><div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;<span class="preprocessor">#define MAC_INTSTATUS       (*(volatile uint32_t *) (MAC_BASE_ADDR + 0xFE0)) </span><span class="comment">/* Interrupt status reg (RO) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;<span class="preprocessor">#define MAC_INTENABLE       (*(volatile uint32_t *) (MAC_BASE_ADDR + 0xFE4)) </span><span class="comment">/* Interrupt enable reg  */</span><span class="preprocessor"></span></div><div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;<span class="preprocessor">#define MAC_INTCLEAR        (*(volatile uint32_t *) (MAC_BASE_ADDR + 0xFE8)) </span><span class="comment">/* Interrupt clear reg (WO) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;<span class="preprocessor">#define MAC_INTSET          (*(volatile uint32_t *) (MAC_BASE_ADDR + 0xFEC)) </span><span class="comment">/* Interrupt set reg (WO) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;</div><div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;<span class="preprocessor">#define MAC_POWERDOWN       (*(volatile uint32_t *) (MAC_BASE_ADDR + 0xFF4)) </span><span class="comment">/* Power-down reg */</span><span class="preprocessor"></span></div><div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;<span class="preprocessor">#define MAC_MODULEID        (*(volatile uint32_t *) (MAC_BASE_ADDR + 0xFFC)) </span><span class="comment">/* Module ID reg (RO) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;</div><div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;<span class="comment">/* LCD Controller */</span></div><div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;</div><div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;<span class="preprocessor">#ifdef ARM_MULTILIB_ARCH_V4</span></div><div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;<span class="preprocessor">  #define LCD_CFG     (*(volatile uint32_t *) 0xE01FC1B8)</span></div><div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;<span class="preprocessor">  #define LCD_BASE_ADDR 0xFFE10000</span></div><div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;<span class="preprocessor">  #define LCD_CFG     (*(volatile uint32_t *) 0x400FC1B8)</span></div><div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;<span class="preprocessor">  #define LCD_BASE_ADDR 0x20088000</span></div><div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;<span class="preprocessor">#define LCD_TIMH      (*(volatile uint32_t *) (LCD_BASE_ADDR + 0x000))</span></div><div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;<span class="preprocessor">#define LCD_TIMV      (*(volatile uint32_t *) (LCD_BASE_ADDR + 0x004))</span></div><div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;<span class="preprocessor">#define LCD_POL       (*(volatile uint32_t *) (LCD_BASE_ADDR + 0x008))</span></div><div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;<span class="preprocessor">#define LCD_LE        (*(volatile uint32_t *) (LCD_BASE_ADDR + 0x00C))</span></div><div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;<span class="preprocessor">#define LCD_UPBASE    (*(volatile uint32_t *) (LCD_BASE_ADDR + 0x010))</span></div><div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;<span class="preprocessor">#define LCD_LPBASE    (*(volatile uint32_t *) (LCD_BASE_ADDR + 0x014))</span></div><div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;<span class="preprocessor">#define LCD_CTRL      (*(volatile uint32_t *) (LCD_BASE_ADDR + 0x018))</span></div><div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;<span class="preprocessor">#define LCD_INTMSK    (*(volatile uint32_t *) (LCD_BASE_ADDR + 0x01C))</span></div><div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;<span class="preprocessor">#define LCD_INTRAW    (*(volatile uint32_t *) (LCD_BASE_ADDR + 0x020))</span></div><div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;<span class="preprocessor">#define LCD_INTSTAT   (*(volatile uint32_t *) (LCD_BASE_ADDR + 0x024))</span></div><div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;<span class="preprocessor">#define LCD_INTCLR    (*(volatile uint32_t *) (LCD_BASE_ADDR + 0x028))</span></div><div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;<span class="preprocessor">#define LCD_UPCURR    (*(volatile uint32_t *) (LCD_BASE_ADDR + 0x02C))</span></div><div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;<span class="preprocessor">#define LCD_LPCURR    (*(volatile uint32_t *) (LCD_BASE_ADDR + 0x030))</span></div><div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;<span class="preprocessor">#define LCD_PAL_ADDR  (*(volatile uint32_t *) (LCD_BASE_ADDR + 0x200))</span></div><div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;<span class="preprocessor">#define CRSR_IMG      (*(volatile uint32_t *) (LCD_BASE_ADDR + 0x800))</span></div><div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;<span class="preprocessor">#define CRSR_CTLR     (*(volatile uint32_t *) (LCD_BASE_ADDR + 0xC00))</span></div><div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;<span class="preprocessor">#define CRSR_CFG      (*(volatile uint32_t *) (LCD_BASE_ADDR + 0xC04))</span></div><div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;<span class="preprocessor">#define CRSR_PAL0     (*(volatile uint32_t *) (LCD_BASE_ADDR + 0xC08))</span></div><div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;<span class="preprocessor">#define CRSR_PAL1     (*(volatile uint32_t *) (LCD_BASE_ADDR + 0xC0C))</span></div><div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;<span class="preprocessor">#define CRSR_XY       (*(volatile uint32_t *) (LCD_BASE_ADDR + 0xC10))</span></div><div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;<span class="preprocessor">#define CRSR_CLIP     (*(volatile uint32_t *) (LCD_BASE_ADDR + 0xC14))</span></div><div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;<span class="preprocessor">#define CRSR_INTMSK   (*(volatile uint32_t *) (LCD_BASE_ADDR + 0xC20))</span></div><div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;<span class="preprocessor">#define CRSR_INTCLR   (*(volatile uint32_t *) (LCD_BASE_ADDR + 0xC24))</span></div><div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;<span class="preprocessor">#define CRSR_INTRAW   (*(volatile uint32_t *) (LCD_BASE_ADDR + 0xC28))</span></div><div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;<span class="preprocessor">#define CRSR_INTSTAT  (*(volatile uint32_t *) (LCD_BASE_ADDR + 0xC2C))</span></div><div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;</div><div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;<span class="comment">/* Register Fields */</span></div><div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;</div><div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;<span class="preprocessor">#define GET_FIELD( val, mask, shift) \</span></div><div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;<span class="preprocessor">  (((val) &amp; (mask)) &gt;&gt; (shift))</span></div><div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;</div><div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;<span class="preprocessor">#define SET_FIELD( val, field, mask, shift) \</span></div><div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;<span class="preprocessor">  (((val) &amp; ~(mask)) | (((field) &lt;&lt; (shift)) &amp; (mask)))</span></div><div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;</div><div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;<span class="comment">/* CLKSRCSEL */</span></div><div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160;</div><div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;<span class="preprocessor">#define CLKSRCSEL_CLKSRC_MASK 0x00000003U</span></div><div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;</div><div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;<span class="preprocessor">#define GET_CLKSRCSEL_CLKSRC(reg) \</span></div><div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;<span class="preprocessor">  GET_FIELD(reg, CLKSRCSEL_CLKSRC_MASK, 0)</span></div><div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;</div><div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;<span class="preprocessor">#define SET_CLKSRCSEL_CLKSRC(reg, val) \</span></div><div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;<span class="preprocessor">  SET_FIELD(reg, val, CLKSRCSEL_CLKSRC_MASK, 0)</span></div><div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;</div><div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;<span class="comment">/* PLLCON */</span></div><div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;</div><div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;<span class="preprocessor">#define PLLCON_PLLE 0x00000001U</span></div><div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;</div><div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;<span class="preprocessor">#define PLLCON_PLLC 0x00000002U</span></div><div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;</div><div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;<span class="comment">/* PLLCFG */</span></div><div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;</div><div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;<span class="preprocessor">#define PLLCFG_MSEL_MASK 0x00007fffU</span></div><div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;</div><div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;<span class="preprocessor">#define GET_PLLCFG_MSEL(reg) \</span></div><div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;<span class="preprocessor">  GET_FIELD(reg, PLLCFG_MSEL_MASK, 0)</span></div><div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;</div><div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;<span class="preprocessor">#define SET_PLLCFG_MSEL(reg, val) \</span></div><div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;<span class="preprocessor">  SET_FIELD(reg, val, PLLCFG_MSEL_MASK, 0)</span></div><div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;</div><div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;<span class="preprocessor">#define PLLCFG_NSEL_MASK 0x00ff0000U</span></div><div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;</div><div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;<span class="preprocessor">#define GET_PLLCFG_NSEL(reg) \</span></div><div class="line"><a name="l01399"></a><span class="lineno"> 1399</span>&#160;<span class="preprocessor">  GET_FIELD(reg, PLLCFG_NSEL_MASK, 16)</span></div><div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;</div><div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;<span class="preprocessor">#define SET_PLLCFG_NSEL(reg, val) \</span></div><div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;<span class="preprocessor">  SET_FIELD(reg, val, PLLCFG_NSEL_MASK, 16)</span></div><div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160;</div><div class="line"><a name="l01404"></a><span class="lineno"> 1404</span>&#160;<span class="comment">/* PLLSTAT */</span></div><div class="line"><a name="l01405"></a><span class="lineno"> 1405</span>&#160;</div><div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;<span class="preprocessor">#define PLLSTAT_MSEL_MASK 0x00007fffU</span></div><div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;</div><div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;<span class="preprocessor">#define GET_PLLSTAT_MSEL(reg) \</span></div><div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;<span class="preprocessor">  GET_FIELD(reg, PLLSTAT_MSEL_MASK, 0)</span></div><div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;</div><div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160;<span class="preprocessor">#define SET_PLLSTAT_MSEL(reg, val) \</span></div><div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;<span class="preprocessor">  SET_FIELD(reg, val, PLLSTAT_MSEL_MASK, 0)</span></div><div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;</div><div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;<span class="preprocessor">#define PLLSTAT_NSEL_MASK 0x00ff0000U</span></div><div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;</div><div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;<span class="preprocessor">#define GET_PLLSTAT_NSEL(reg) \</span></div><div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;<span class="preprocessor">  GET_FIELD(reg, PLLSTAT_NSEL_MASK, 16)</span></div><div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;</div><div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;<span class="preprocessor">#define SET_PLLSTAT_NSEL(reg, val) \</span></div><div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;<span class="preprocessor">  SET_FIELD(reg, val, PLLSTAT_NSEL_MASK, 16)</span></div><div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;</div><div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160;<span class="preprocessor">#define PLLSTAT_PLLE 0x01000000U</span></div><div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;</div><div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;<span class="preprocessor">#define PLLSTAT_PLLC 0x02000000U</span></div><div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;</div><div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;<span class="preprocessor">#define PLLSTAT_PLOCK 0x04000000U</span></div><div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;</div><div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;<span class="comment">/* CCLKCFG */</span></div><div class="line"><a name="l01429"></a><span class="lineno"> 1429</span>&#160;</div><div class="line"><a name="l01430"></a><span class="lineno"> 1430</span>&#160;<span class="preprocessor">#define CCLKCFG_CCLKSEL_MASK 0x000000ffU</span></div><div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160;</div><div class="line"><a name="l01432"></a><span class="lineno"> 1432</span>&#160;<span class="preprocessor">#define GET_CCLKCFG_CCLKSEL(reg) \</span></div><div class="line"><a name="l01433"></a><span class="lineno"> 1433</span>&#160;<span class="preprocessor">  GET_FIELD(reg, CCLKCFG_CCLKSEL_MASK, 0)</span></div><div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160;</div><div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;<span class="preprocessor">#define SET_CCLKCFG_CCLKSEL(reg, val) \</span></div><div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;<span class="preprocessor">  SET_FIELD(reg, val, CCLKCFG_CCLKSEL_MASK, 0)</span></div><div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;</div><div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;<span class="comment">/* MEMMAP */</span></div><div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;</div><div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;<span class="preprocessor">#define MEMMAP_MAP_MASK 0x00000003U</span></div><div class="line"><a name="l01441"></a><span class="lineno"> 1441</span>&#160;</div><div class="line"><a name="l01442"></a><span class="lineno"> 1442</span>&#160;<span class="preprocessor">#define GET_MEMMAP_MAP(reg) \</span></div><div class="line"><a name="l01443"></a><span class="lineno"> 1443</span>&#160;<span class="preprocessor">  GET_FIELD(reg, MEMMAP_MAP_MASK, 0)</span></div><div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160;</div><div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;<span class="preprocessor">#define SET_MEMMAP_MAP(reg, val) \</span></div><div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160;<span class="preprocessor">  SET_FIELD(reg, val, MEMMAP_MAP_MASK, 0)</span></div><div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;</div><div class="line"><a name="l01448"></a><span class="lineno"> 1448</span>&#160;<span class="comment">/* TIR */</span></div><div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160;</div><div class="line"><a name="l01450"></a><span class="lineno"> 1450</span>&#160;<span class="preprocessor">#define TIR_MR0 0x00000001U</span></div><div class="line"><a name="l01451"></a><span class="lineno"> 1451</span>&#160;</div><div class="line"><a name="l01452"></a><span class="lineno"> 1452</span>&#160;<span class="preprocessor">#define TIR_MR1 0x00000002U</span></div><div class="line"><a name="l01453"></a><span class="lineno"> 1453</span>&#160;</div><div class="line"><a name="l01454"></a><span class="lineno"> 1454</span>&#160;<span class="preprocessor">#define TIR_MR2 0x00000004U</span></div><div class="line"><a name="l01455"></a><span class="lineno"> 1455</span>&#160;</div><div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;<span class="preprocessor">#define TIR_MR3 0x00000008U</span></div><div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;</div><div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160;<span class="preprocessor">#define TIR_CR0 0x00000010U</span></div><div class="line"><a name="l01459"></a><span class="lineno"> 1459</span>&#160;</div><div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;<span class="preprocessor">#define TIR_CR1 0x00000020U</span></div><div class="line"><a name="l01461"></a><span class="lineno"> 1461</span>&#160;</div><div class="line"><a name="l01462"></a><span class="lineno"> 1462</span>&#160;<span class="preprocessor">#define TIR_CR2 0x00000040U</span></div><div class="line"><a name="l01463"></a><span class="lineno"> 1463</span>&#160;</div><div class="line"><a name="l01464"></a><span class="lineno"> 1464</span>&#160;<span class="preprocessor">#define TIR_CR3 0x00000080U</span></div><div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160;</div><div class="line"><a name="l01466"></a><span class="lineno"> 1466</span>&#160;<span class="comment">/* TCR */</span></div><div class="line"><a name="l01467"></a><span class="lineno"> 1467</span>&#160;</div><div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160;<span class="preprocessor">#define TCR_EN 0x00000001U</span></div><div class="line"><a name="l01469"></a><span class="lineno"> 1469</span>&#160;</div><div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160;<span class="preprocessor">#define TCR_RST 0x00000002U</span></div><div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160;</div><div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160;<span class="comment">/* TMCR */</span></div><div class="line"><a name="l01473"></a><span class="lineno"> 1473</span>&#160;</div><div class="line"><a name="l01474"></a><span class="lineno"> 1474</span>&#160;<span class="preprocessor">#define TMCR_MR0I 0x00000001U</span></div><div class="line"><a name="l01475"></a><span class="lineno"> 1475</span>&#160;</div><div class="line"><a name="l01476"></a><span class="lineno"> 1476</span>&#160;<span class="preprocessor">#define TMCR_MR0R 0x00000002U</span></div><div class="line"><a name="l01477"></a><span class="lineno"> 1477</span>&#160;</div><div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;<span class="preprocessor">#define TMCR_MR0S 0x00000004U</span></div><div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;</div><div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;<span class="preprocessor">#define TMCR_MR1I 0x00000008U</span></div><div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;</div><div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;<span class="preprocessor">#define TMCR_MR1R 0x00000010U</span></div><div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;</div><div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;<span class="preprocessor">#define TMCR_MR1S 0x00000020U</span></div><div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;</div><div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160;<span class="preprocessor">#define TMCR_MR2I 0x00000040U</span></div><div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;</div><div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;<span class="preprocessor">#define TMCR_MR2R 0x00000080U</span></div><div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160;</div><div class="line"><a name="l01490"></a><span class="lineno"> 1490</span>&#160;<span class="preprocessor">#define TMCR_MR2S 0x00000100U</span></div><div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;</div><div class="line"><a name="l01492"></a><span class="lineno"> 1492</span>&#160;<span class="preprocessor">#define TMCR_MR3I 0x00000200U</span></div><div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;</div><div class="line"><a name="l01494"></a><span class="lineno"> 1494</span>&#160;<span class="preprocessor">#define TMCR_MR3R 0x00000400U</span></div><div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160;</div><div class="line"><a name="l01496"></a><span class="lineno"> 1496</span>&#160;<span class="preprocessor">#define TMCR_MR3S 0x00000800U</span></div><div class="line"><a name="l01497"></a><span class="lineno"> 1497</span>&#160;</div><div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160;<span class="comment">/* PCLKSEL0 */</span></div><div class="line"><a name="l01499"></a><span class="lineno"> 1499</span>&#160;</div><div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;<span class="preprocessor">#define PCLKSEL0_PCLK_WDT_MASK 0x00000003U</span></div><div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160;</div><div class="line"><a name="l01502"></a><span class="lineno"> 1502</span>&#160;<span class="preprocessor">#define GET_PCLKSEL0_PCLK_WDT(reg) \</span></div><div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160;<span class="preprocessor">  GET_FIELD(reg, PCLKSEL0_PCLK_WDT_MASK, 0)</span></div><div class="line"><a name="l01504"></a><span class="lineno"> 1504</span>&#160;</div><div class="line"><a name="l01505"></a><span class="lineno"> 1505</span>&#160;<span class="preprocessor">#define SET_PCLKSEL0_PCLK_WDT(reg, val) \</span></div><div class="line"><a name="l01506"></a><span class="lineno"> 1506</span>&#160;<span class="preprocessor">  SET_FIELD(reg, val, PCLKSEL0_PCLK_WDT_MASK, 0)</span></div><div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160;</div><div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160;<span class="preprocessor">#define PCLKSEL0_PCLK_TIMER0_MASK 0x0000000cU</span></div><div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160;</div><div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160;<span class="preprocessor">#define GET_PCLKSEL0_PCLK_TIMER0(reg) \</span></div><div class="line"><a name="l01511"></a><span class="lineno"> 1511</span>&#160;<span class="preprocessor">  GET_FIELD(reg, PCLKSEL0_PCLK_TIMER0_MASK, 2)</span></div><div class="line"><a name="l01512"></a><span class="lineno"> 1512</span>&#160;</div><div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160;<span class="preprocessor">#define SET_PCLKSEL0_PCLK_TIMER0(reg, val) \</span></div><div class="line"><a name="l01514"></a><span class="lineno"> 1514</span>&#160;<span class="preprocessor">  SET_FIELD(reg, val, PCLKSEL0_PCLK_TIMER0_MASK, 2)</span></div><div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;</div><div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;<span class="preprocessor">#define PCLKSEL0_PCLK_TIMER1_MASK 0x00000030U</span></div><div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;</div><div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;<span class="preprocessor">#define GET_PCLKSEL0_PCLK_TIMER1(reg) \</span></div><div class="line"><a name="l01519"></a><span class="lineno"> 1519</span>&#160;<span class="preprocessor">  GET_FIELD(reg, PCLKSEL0_PCLK_TIMER1_MASK, 4)</span></div><div class="line"><a name="l01520"></a><span class="lineno"> 1520</span>&#160;</div><div class="line"><a name="l01521"></a><span class="lineno"> 1521</span>&#160;<span class="preprocessor">#define SET_PCLKSEL0_PCLK_TIMER1(reg, val) \</span></div><div class="line"><a name="l01522"></a><span class="lineno"> 1522</span>&#160;<span class="preprocessor">  SET_FIELD(reg, val, PCLKSEL0_PCLK_TIMER1_MASK, 4)</span></div><div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160;</div><div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160;<span class="preprocessor">#define PCLKSEL0_PCLK_UART0_MASK 0x000000c0U</span></div><div class="line"><a name="l01525"></a><span class="lineno"> 1525</span>&#160;</div><div class="line"><a name="l01526"></a><span class="lineno"> 1526</span>&#160;<span class="preprocessor">#define GET_PCLKSEL0_PCLK_UART0(reg) \</span></div><div class="line"><a name="l01527"></a><span class="lineno"> 1527</span>&#160;<span class="preprocessor">  GET_FIELD(reg, PCLKSEL0_PCLK_UART0_MASK, 6)</span></div><div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160;</div><div class="line"><a name="l01529"></a><span class="lineno"> 1529</span>&#160;<span class="preprocessor">#define SET_PCLKSEL0_PCLK_UART0(reg, val) \</span></div><div class="line"><a name="l01530"></a><span class="lineno"> 1530</span>&#160;<span class="preprocessor">  SET_FIELD(reg, val, PCLKSEL0_PCLK_UART0_MASK, 6)</span></div><div class="line"><a name="l01531"></a><span class="lineno"> 1531</span>&#160;</div><div class="line"><a name="l01532"></a><span class="lineno"> 1532</span>&#160;<span class="preprocessor">#define PCLKSEL0_PCLK_UART1_MASK 0x00000300U</span></div><div class="line"><a name="l01533"></a><span class="lineno"> 1533</span>&#160;</div><div class="line"><a name="l01534"></a><span class="lineno"> 1534</span>&#160;<span class="preprocessor">#define GET_PCLKSEL0_PCLK_UART1(reg) \</span></div><div class="line"><a name="l01535"></a><span class="lineno"> 1535</span>&#160;<span class="preprocessor">  GET_FIELD(reg, PCLKSEL0_PCLK_UART1_MASK, 8)</span></div><div class="line"><a name="l01536"></a><span class="lineno"> 1536</span>&#160;</div><div class="line"><a name="l01537"></a><span class="lineno"> 1537</span>&#160;<span class="preprocessor">#define SET_PCLKSEL0_PCLK_UART1(reg, val) \</span></div><div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160;<span class="preprocessor">  SET_FIELD(reg, val, PCLKSEL0_PCLK_UART1_MASK, 8)</span></div><div class="line"><a name="l01539"></a><span class="lineno"> 1539</span>&#160;</div><div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;<span class="preprocessor">#define PCLKSEL0_PCLK_PWM0_MASK 0x00000c00U</span></div><div class="line"><a name="l01541"></a><span class="lineno"> 1541</span>&#160;</div><div class="line"><a name="l01542"></a><span class="lineno"> 1542</span>&#160;<span class="preprocessor">#define GET_PCLKSEL0_PCLK_PWM0(reg) \</span></div><div class="line"><a name="l01543"></a><span class="lineno"> 1543</span>&#160;<span class="preprocessor">  GET_FIELD(reg, PCLKSEL0_PCLK_PWM0_MASK, 10)</span></div><div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160;</div><div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160;<span class="preprocessor">#define SET_PCLKSEL0_PCLK_PWM0(reg, val) \</span></div><div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160;<span class="preprocessor">  SET_FIELD(reg, val, PCLKSEL0_PCLK_PWM0_MASK, 10)</span></div><div class="line"><a name="l01547"></a><span class="lineno"> 1547</span>&#160;</div><div class="line"><a name="l01548"></a><span class="lineno"> 1548</span>&#160;<span class="preprocessor">#define PCLKSEL0_PCLK_PWM1_MASK 0x00003000U</span></div><div class="line"><a name="l01549"></a><span class="lineno"> 1549</span>&#160;</div><div class="line"><a name="l01550"></a><span class="lineno"> 1550</span>&#160;<span class="preprocessor">#define GET_PCLKSEL0_PCLK_PWM1(reg) \</span></div><div class="line"><a name="l01551"></a><span class="lineno"> 1551</span>&#160;<span class="preprocessor">  GET_FIELD(reg, PCLKSEL0_PCLK_PWM1_MASK, 12)</span></div><div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160;</div><div class="line"><a name="l01553"></a><span class="lineno"> 1553</span>&#160;<span class="preprocessor">#define SET_PCLKSEL0_PCLK_PWM1(reg, val) \</span></div><div class="line"><a name="l01554"></a><span class="lineno"> 1554</span>&#160;<span class="preprocessor">  SET_FIELD(reg, val, PCLKSEL0_PCLK_PWM1_MASK, 12)</span></div><div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160;</div><div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160;<span class="preprocessor">#define PCLKSEL0_PCLK_I2C0_MASK 0x0000c000U</span></div><div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;</div><div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160;<span class="preprocessor">#define GET_PCLKSEL0_PCLK_I2C0(reg) \</span></div><div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;<span class="preprocessor">  GET_FIELD(reg, PCLKSEL0_PCLK_I2C0_MASK, 14)</span></div><div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;</div><div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;<span class="preprocessor">#define SET_PCLKSEL0_PCLK_I2C0(reg, val) \</span></div><div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;<span class="preprocessor">  SET_FIELD(reg, val, PCLKSEL0_PCLK_I2C0_MASK, 14)</span></div><div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160;</div><div class="line"><a name="l01564"></a><span class="lineno"> 1564</span>&#160;<span class="preprocessor">#define PCLKSEL0_PCLK_SPI_MASK 0x00030000U</span></div><div class="line"><a name="l01565"></a><span class="lineno"> 1565</span>&#160;</div><div class="line"><a name="l01566"></a><span class="lineno"> 1566</span>&#160;<span class="preprocessor">#define GET_PCLKSEL0_PCLK_SPI(reg) \</span></div><div class="line"><a name="l01567"></a><span class="lineno"> 1567</span>&#160;<span class="preprocessor">  GET_FIELD(reg, PCLKSEL0_PCLK_SPI_MASK, 16)</span></div><div class="line"><a name="l01568"></a><span class="lineno"> 1568</span>&#160;</div><div class="line"><a name="l01569"></a><span class="lineno"> 1569</span>&#160;<span class="preprocessor">#define SET_PCLKSEL0_PCLK_SPI(reg, val) \</span></div><div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;<span class="preprocessor">  SET_FIELD(reg, val, PCLKSEL0_PCLK_SPI_MASK, 16)</span></div><div class="line"><a name="l01571"></a><span class="lineno"> 1571</span>&#160;</div><div class="line"><a name="l01572"></a><span class="lineno"> 1572</span>&#160;<span class="preprocessor">#define PCLKSEL0_PCLK_RTC_MASK 0x000c0000U</span></div><div class="line"><a name="l01573"></a><span class="lineno"> 1573</span>&#160;</div><div class="line"><a name="l01574"></a><span class="lineno"> 1574</span>&#160;<span class="preprocessor">#define GET_PCLKSEL0_PCLK_RTC(reg) \</span></div><div class="line"><a name="l01575"></a><span class="lineno"> 1575</span>&#160;<span class="preprocessor">  GET_FIELD(reg, PCLKSEL0_PCLK_RTC_MASK, 18)</span></div><div class="line"><a name="l01576"></a><span class="lineno"> 1576</span>&#160;</div><div class="line"><a name="l01577"></a><span class="lineno"> 1577</span>&#160;<span class="preprocessor">#define SET_PCLKSEL0_PCLK_RTC(reg, val) \</span></div><div class="line"><a name="l01578"></a><span class="lineno"> 1578</span>&#160;<span class="preprocessor">  SET_FIELD(reg, val, PCLKSEL0_PCLK_RTC_MASK, 18)</span></div><div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160;</div><div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160;<span class="preprocessor">#define PCLKSEL0_PCLK_SSP1_MASK 0x00300000U</span></div><div class="line"><a name="l01581"></a><span class="lineno"> 1581</span>&#160;</div><div class="line"><a name="l01582"></a><span class="lineno"> 1582</span>&#160;<span class="preprocessor">#define GET_PCLKSEL0_PCLK_SSP1(reg) \</span></div><div class="line"><a name="l01583"></a><span class="lineno"> 1583</span>&#160;<span class="preprocessor">  GET_FIELD(reg, PCLKSEL0_PCLK_SSP1_MASK, 20)</span></div><div class="line"><a name="l01584"></a><span class="lineno"> 1584</span>&#160;</div><div class="line"><a name="l01585"></a><span class="lineno"> 1585</span>&#160;<span class="preprocessor">#define SET_PCLKSEL0_PCLK_SSP1(reg, val) \</span></div><div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160;<span class="preprocessor">  SET_FIELD(reg, val, PCLKSEL0_PCLK_SSP1_MASK, 20)</span></div><div class="line"><a name="l01587"></a><span class="lineno"> 1587</span>&#160;</div><div class="line"><a name="l01588"></a><span class="lineno"> 1588</span>&#160;<span class="preprocessor">#define PCLKSEL0_PCLK_DAC_MASK 0x00c00000U</span></div><div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160;</div><div class="line"><a name="l01590"></a><span class="lineno"> 1590</span>&#160;<span class="preprocessor">#define GET_PCLKSEL0_PCLK_DAC(reg) \</span></div><div class="line"><a name="l01591"></a><span class="lineno"> 1591</span>&#160;<span class="preprocessor">  GET_FIELD(reg, PCLKSEL0_PCLK_DAC_MASK, 22)</span></div><div class="line"><a name="l01592"></a><span class="lineno"> 1592</span>&#160;</div><div class="line"><a name="l01593"></a><span class="lineno"> 1593</span>&#160;<span class="preprocessor">#define SET_PCLKSEL0_PCLK_DAC(reg, val) \</span></div><div class="line"><a name="l01594"></a><span class="lineno"> 1594</span>&#160;<span class="preprocessor">  SET_FIELD(reg, val, PCLKSEL0_PCLK_DAC_MASK, 22)</span></div><div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160;</div><div class="line"><a name="l01596"></a><span class="lineno"> 1596</span>&#160;<span class="preprocessor">#define PCLKSEL0_PCLK_ADC_MASK 0x03000000U</span></div><div class="line"><a name="l01597"></a><span class="lineno"> 1597</span>&#160;</div><div class="line"><a name="l01598"></a><span class="lineno"> 1598</span>&#160;<span class="preprocessor">#define GET_PCLKSEL0_PCLK_ADC(reg) \</span></div><div class="line"><a name="l01599"></a><span class="lineno"> 1599</span>&#160;<span class="preprocessor">  GET_FIELD(reg, PCLKSEL0_PCLK_ADC_MASK, 24)</span></div><div class="line"><a name="l01600"></a><span class="lineno"> 1600</span>&#160;</div><div class="line"><a name="l01601"></a><span class="lineno"> 1601</span>&#160;<span class="preprocessor">#define SET_PCLKSEL0_PCLK_ADC(reg, val) \</span></div><div class="line"><a name="l01602"></a><span class="lineno"> 1602</span>&#160;<span class="preprocessor">  SET_FIELD(reg, val, PCLKSEL0_PCLK_ADC_MASK, 24)</span></div><div class="line"><a name="l01603"></a><span class="lineno"> 1603</span>&#160;</div><div class="line"><a name="l01604"></a><span class="lineno"> 1604</span>&#160;<span class="preprocessor">#define PCLKSEL0_PCLK_CAN1_MASK 0x0c000000U</span></div><div class="line"><a name="l01605"></a><span class="lineno"> 1605</span>&#160;</div><div class="line"><a name="l01606"></a><span class="lineno"> 1606</span>&#160;<span class="preprocessor">#define GET_PCLKSEL0_PCLK_CAN1(reg) \</span></div><div class="line"><a name="l01607"></a><span class="lineno"> 1607</span>&#160;<span class="preprocessor">  GET_FIELD(reg, PCLKSEL0_PCLK_CAN1_MASK, 26)</span></div><div class="line"><a name="l01608"></a><span class="lineno"> 1608</span>&#160;</div><div class="line"><a name="l01609"></a><span class="lineno"> 1609</span>&#160;<span class="preprocessor">#define SET_PCLKSEL0_PCLK_CAN1(reg, val) \</span></div><div class="line"><a name="l01610"></a><span class="lineno"> 1610</span>&#160;<span class="preprocessor">  SET_FIELD(reg, val, PCLKSEL0_PCLK_CAN1_MASK, 26)</span></div><div class="line"><a name="l01611"></a><span class="lineno"> 1611</span>&#160;</div><div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160;<span class="preprocessor">#define PCLKSEL0_PCLK_CAN2_MASK 0x30000000U</span></div><div class="line"><a name="l01613"></a><span class="lineno"> 1613</span>&#160;</div><div class="line"><a name="l01614"></a><span class="lineno"> 1614</span>&#160;<span class="preprocessor">#define GET_PCLKSEL0_PCLK_CAN2(reg) \</span></div><div class="line"><a name="l01615"></a><span class="lineno"> 1615</span>&#160;<span class="preprocessor">  GET_FIELD(reg, PCLKSEL0_PCLK_CAN2_MASK, 28)</span></div><div class="line"><a name="l01616"></a><span class="lineno"> 1616</span>&#160;</div><div class="line"><a name="l01617"></a><span class="lineno"> 1617</span>&#160;<span class="preprocessor">#define SET_PCLKSEL0_PCLK_CAN2(reg, val) \</span></div><div class="line"><a name="l01618"></a><span class="lineno"> 1618</span>&#160;<span class="preprocessor">  SET_FIELD(reg, val, PCLKSEL0_PCLK_CAN2_MASK, 28)</span></div><div class="line"><a name="l01619"></a><span class="lineno"> 1619</span>&#160;</div><div class="line"><a name="l01620"></a><span class="lineno"> 1620</span>&#160;<span class="comment">/* PCLKSEL1 */</span></div><div class="line"><a name="l01621"></a><span class="lineno"> 1621</span>&#160;</div><div class="line"><a name="l01622"></a><span class="lineno"> 1622</span>&#160;<span class="preprocessor">#define PCLKSEL1_PCLK_BAT_RAM_MASK 0x00000003U</span></div><div class="line"><a name="l01623"></a><span class="lineno"> 1623</span>&#160;</div><div class="line"><a name="l01624"></a><span class="lineno"> 1624</span>&#160;<span class="preprocessor">#define GET_PCLKSEL1_PCLK_BAT_RAM(reg) \</span></div><div class="line"><a name="l01625"></a><span class="lineno"> 1625</span>&#160;<span class="preprocessor">  GET_FIELD(reg, PCLKSEL1_PCLK_BAT_RAM_MASK, 0)</span></div><div class="line"><a name="l01626"></a><span class="lineno"> 1626</span>&#160;</div><div class="line"><a name="l01627"></a><span class="lineno"> 1627</span>&#160;<span class="preprocessor">#define SET_PCLKSEL1_PCLK_BAT_RAM(reg, val) \</span></div><div class="line"><a name="l01628"></a><span class="lineno"> 1628</span>&#160;<span class="preprocessor">  SET_FIELD(reg, val, PCLKSEL1_PCLK_BAT_RAM_MASK, 0)</span></div><div class="line"><a name="l01629"></a><span class="lineno"> 1629</span>&#160;</div><div class="line"><a name="l01630"></a><span class="lineno"> 1630</span>&#160;<span class="preprocessor">#define PCLKSEL1_PCLK_GPIO_MASK 0x0000000cU</span></div><div class="line"><a name="l01631"></a><span class="lineno"> 1631</span>&#160;</div><div class="line"><a name="l01632"></a><span class="lineno"> 1632</span>&#160;<span class="preprocessor">#define GET_PCLKSEL1_PCLK_GPIO(reg) \</span></div><div class="line"><a name="l01633"></a><span class="lineno"> 1633</span>&#160;<span class="preprocessor">  GET_FIELD(reg, PCLKSEL1_PCLK_GPIO_MASK, 2)</span></div><div class="line"><a name="l01634"></a><span class="lineno"> 1634</span>&#160;</div><div class="line"><a name="l01635"></a><span class="lineno"> 1635</span>&#160;<span class="preprocessor">#define SET_PCLKSEL1_PCLK_GPIO(reg, val) \</span></div><div class="line"><a name="l01636"></a><span class="lineno"> 1636</span>&#160;<span class="preprocessor">  SET_FIELD(reg, val, PCLKSEL1_PCLK_GPIO_MASK, 2)</span></div><div class="line"><a name="l01637"></a><span class="lineno"> 1637</span>&#160;</div><div class="line"><a name="l01638"></a><span class="lineno"> 1638</span>&#160;<span class="preprocessor">#define PCLKSEL1_PCLK_PCB_MASK 0x00000030U</span></div><div class="line"><a name="l01639"></a><span class="lineno"> 1639</span>&#160;</div><div class="line"><a name="l01640"></a><span class="lineno"> 1640</span>&#160;<span class="preprocessor">#define GET_PCLKSEL1_PCLK_PCB(reg) \</span></div><div class="line"><a name="l01641"></a><span class="lineno"> 1641</span>&#160;<span class="preprocessor">  GET_FIELD(reg, PCLKSEL1_PCLK_PCB_MASK, 4)</span></div><div class="line"><a name="l01642"></a><span class="lineno"> 1642</span>&#160;</div><div class="line"><a name="l01643"></a><span class="lineno"> 1643</span>&#160;<span class="preprocessor">#define SET_PCLKSEL1_PCLK_PCB(reg, val) \</span></div><div class="line"><a name="l01644"></a><span class="lineno"> 1644</span>&#160;<span class="preprocessor">  SET_FIELD(reg, val, PCLKSEL1_PCLK_PCB_MASK, 4)</span></div><div class="line"><a name="l01645"></a><span class="lineno"> 1645</span>&#160;</div><div class="line"><a name="l01646"></a><span class="lineno"> 1646</span>&#160;<span class="preprocessor">#define PCLKSEL1_PCLK_I2C1_MASK 0x000000c0U</span></div><div class="line"><a name="l01647"></a><span class="lineno"> 1647</span>&#160;</div><div class="line"><a name="l01648"></a><span class="lineno"> 1648</span>&#160;<span class="preprocessor">#define GET_PCLKSEL1_PCLK_I2C1(reg) \</span></div><div class="line"><a name="l01649"></a><span class="lineno"> 1649</span>&#160;<span class="preprocessor">  GET_FIELD(reg, PCLKSEL1_PCLK_I2C1_MASK, 6)</span></div><div class="line"><a name="l01650"></a><span class="lineno"> 1650</span>&#160;</div><div class="line"><a name="l01651"></a><span class="lineno"> 1651</span>&#160;<span class="preprocessor">#define SET_PCLKSEL1_PCLK_I2C1(reg, val) \</span></div><div class="line"><a name="l01652"></a><span class="lineno"> 1652</span>&#160;<span class="preprocessor">  SET_FIELD(reg, val, PCLKSEL1_PCLK_I2C1_MASK, 6)</span></div><div class="line"><a name="l01653"></a><span class="lineno"> 1653</span>&#160;</div><div class="line"><a name="l01654"></a><span class="lineno"> 1654</span>&#160;<span class="preprocessor">#define PCLKSEL1_PCLK_SSP0_MASK 0x00000c00U</span></div><div class="line"><a name="l01655"></a><span class="lineno"> 1655</span>&#160;</div><div class="line"><a name="l01656"></a><span class="lineno"> 1656</span>&#160;<span class="preprocessor">#define GET_PCLKSEL1_PCLK_SSP0(reg) \</span></div><div class="line"><a name="l01657"></a><span class="lineno"> 1657</span>&#160;<span class="preprocessor">  GET_FIELD(reg, PCLKSEL1_PCLK_SSP0_MASK, 10)</span></div><div class="line"><a name="l01658"></a><span class="lineno"> 1658</span>&#160;</div><div class="line"><a name="l01659"></a><span class="lineno"> 1659</span>&#160;<span class="preprocessor">#define SET_PCLKSEL1_PCLK_SSP0(reg, val) \</span></div><div class="line"><a name="l01660"></a><span class="lineno"> 1660</span>&#160;<span class="preprocessor">  SET_FIELD(reg, val, PCLKSEL1_PCLK_SSP0_MASK, 10)</span></div><div class="line"><a name="l01661"></a><span class="lineno"> 1661</span>&#160;</div><div class="line"><a name="l01662"></a><span class="lineno"> 1662</span>&#160;<span class="preprocessor">#define PCLKSEL1_PCLK_TIMER2_MASK 0x00003000U</span></div><div class="line"><a name="l01663"></a><span class="lineno"> 1663</span>&#160;</div><div class="line"><a name="l01664"></a><span class="lineno"> 1664</span>&#160;<span class="preprocessor">#define GET_PCLKSEL1_PCLK_TIMER2(reg) \</span></div><div class="line"><a name="l01665"></a><span class="lineno"> 1665</span>&#160;<span class="preprocessor">  GET_FIELD(reg, PCLKSEL1_PCLK_TIMER2_MASK, 12)</span></div><div class="line"><a name="l01666"></a><span class="lineno"> 1666</span>&#160;</div><div class="line"><a name="l01667"></a><span class="lineno"> 1667</span>&#160;<span class="preprocessor">#define SET_PCLKSEL1_PCLK_TIMER2(reg, val) \</span></div><div class="line"><a name="l01668"></a><span class="lineno"> 1668</span>&#160;<span class="preprocessor">  SET_FIELD(reg, val, PCLKSEL1_PCLK_TIMER2_MASK, 12)</span></div><div class="line"><a name="l01669"></a><span class="lineno"> 1669</span>&#160;</div><div class="line"><a name="l01670"></a><span class="lineno"> 1670</span>&#160;<span class="preprocessor">#define PCLKSEL1_PCLK_TIMER3_MASK 0x0000c000U</span></div><div class="line"><a name="l01671"></a><span class="lineno"> 1671</span>&#160;</div><div class="line"><a name="l01672"></a><span class="lineno"> 1672</span>&#160;<span class="preprocessor">#define GET_PCLKSEL1_PCLK_TIMER3(reg) \</span></div><div class="line"><a name="l01673"></a><span class="lineno"> 1673</span>&#160;<span class="preprocessor">  GET_FIELD(reg, PCLKSEL1_PCLK_TIMER3_MASK, 14)</span></div><div class="line"><a name="l01674"></a><span class="lineno"> 1674</span>&#160;</div><div class="line"><a name="l01675"></a><span class="lineno"> 1675</span>&#160;<span class="preprocessor">#define SET_PCLKSEL1_PCLK_TIMER3(reg, val) \</span></div><div class="line"><a name="l01676"></a><span class="lineno"> 1676</span>&#160;<span class="preprocessor">  SET_FIELD(reg, val, PCLKSEL1_PCLK_TIMER3_MASK, 14)</span></div><div class="line"><a name="l01677"></a><span class="lineno"> 1677</span>&#160;</div><div class="line"><a name="l01678"></a><span class="lineno"> 1678</span>&#160;<span class="preprocessor">#define PCLKSEL1_PCLK_UART2_MASK 0x00030000U</span></div><div class="line"><a name="l01679"></a><span class="lineno"> 1679</span>&#160;</div><div class="line"><a name="l01680"></a><span class="lineno"> 1680</span>&#160;<span class="preprocessor">#define GET_PCLKSEL1_PCLK_UART2(reg) \</span></div><div class="line"><a name="l01681"></a><span class="lineno"> 1681</span>&#160;<span class="preprocessor">  GET_FIELD(reg, PCLKSEL1_PCLK_UART2_MASK, 16)</span></div><div class="line"><a name="l01682"></a><span class="lineno"> 1682</span>&#160;</div><div class="line"><a name="l01683"></a><span class="lineno"> 1683</span>&#160;<span class="preprocessor">#define SET_PCLKSEL1_PCLK_UART2(reg, val) \</span></div><div class="line"><a name="l01684"></a><span class="lineno"> 1684</span>&#160;<span class="preprocessor">  SET_FIELD(reg, val, PCLKSEL1_PCLK_UART2_MASK, 16)</span></div><div class="line"><a name="l01685"></a><span class="lineno"> 1685</span>&#160;</div><div class="line"><a name="l01686"></a><span class="lineno"> 1686</span>&#160;<span class="preprocessor">#define PCLKSEL1_PCLK_UART3_MASK 0x000c0000U</span></div><div class="line"><a name="l01687"></a><span class="lineno"> 1687</span>&#160;</div><div class="line"><a name="l01688"></a><span class="lineno"> 1688</span>&#160;<span class="preprocessor">#define GET_PCLKSEL1_PCLK_UART3(reg) \</span></div><div class="line"><a name="l01689"></a><span class="lineno"> 1689</span>&#160;<span class="preprocessor">  GET_FIELD(reg, PCLKSEL1_PCLK_UART3_MASK, 18)</span></div><div class="line"><a name="l01690"></a><span class="lineno"> 1690</span>&#160;</div><div class="line"><a name="l01691"></a><span class="lineno"> 1691</span>&#160;<span class="preprocessor">#define SET_PCLKSEL1_PCLK_UART3(reg, val) \</span></div><div class="line"><a name="l01692"></a><span class="lineno"> 1692</span>&#160;<span class="preprocessor">  SET_FIELD(reg, val, PCLKSEL1_PCLK_UART3_MASK, 18)</span></div><div class="line"><a name="l01693"></a><span class="lineno"> 1693</span>&#160;</div><div class="line"><a name="l01694"></a><span class="lineno"> 1694</span>&#160;<span class="preprocessor">#define PCLKSEL1_PCLK_I2C2_MASK 0x00300000U</span></div><div class="line"><a name="l01695"></a><span class="lineno"> 1695</span>&#160;</div><div class="line"><a name="l01696"></a><span class="lineno"> 1696</span>&#160;<span class="preprocessor">#define GET_PCLKSEL1_PCLK_I2C2(reg) \</span></div><div class="line"><a name="l01697"></a><span class="lineno"> 1697</span>&#160;<span class="preprocessor">  GET_FIELD(reg, PCLKSEL1_PCLK_I2C2_MASK, 20)</span></div><div class="line"><a name="l01698"></a><span class="lineno"> 1698</span>&#160;</div><div class="line"><a name="l01699"></a><span class="lineno"> 1699</span>&#160;<span class="preprocessor">#define SET_PCLKSEL1_PCLK_I2C2(reg, val) \</span></div><div class="line"><a name="l01700"></a><span class="lineno"> 1700</span>&#160;<span class="preprocessor">  SET_FIELD(reg, val, PCLKSEL1_PCLK_I2C2_MASK, 20)</span></div><div class="line"><a name="l01701"></a><span class="lineno"> 1701</span>&#160;</div><div class="line"><a name="l01702"></a><span class="lineno"> 1702</span>&#160;<span class="preprocessor">#define PCLKSEL1_PCLK_I2S_MASK 0x00c00000U</span></div><div class="line"><a name="l01703"></a><span class="lineno"> 1703</span>&#160;</div><div class="line"><a name="l01704"></a><span class="lineno"> 1704</span>&#160;<span class="preprocessor">#define GET_PCLKSEL1_PCLK_I2S(reg) \</span></div><div class="line"><a name="l01705"></a><span class="lineno"> 1705</span>&#160;<span class="preprocessor">  GET_FIELD(reg, PCLKSEL1_PCLK_I2S_MASK, 22)</span></div><div class="line"><a name="l01706"></a><span class="lineno"> 1706</span>&#160;</div><div class="line"><a name="l01707"></a><span class="lineno"> 1707</span>&#160;<span class="preprocessor">#define SET_PCLKSEL1_PCLK_I2S(reg, val) \</span></div><div class="line"><a name="l01708"></a><span class="lineno"> 1708</span>&#160;<span class="preprocessor">  SET_FIELD(reg, val, PCLKSEL1_PCLK_I2S_MASK, 22)</span></div><div class="line"><a name="l01709"></a><span class="lineno"> 1709</span>&#160;</div><div class="line"><a name="l01710"></a><span class="lineno"> 1710</span>&#160;<span class="preprocessor">#define PCLKSEL1_PCLK_MCI_MASK 0x03000000U</span></div><div class="line"><a name="l01711"></a><span class="lineno"> 1711</span>&#160;</div><div class="line"><a name="l01712"></a><span class="lineno"> 1712</span>&#160;<span class="preprocessor">#define GET_PCLKSEL1_PCLK_MCI(reg) \</span></div><div class="line"><a name="l01713"></a><span class="lineno"> 1713</span>&#160;<span class="preprocessor">  GET_FIELD(reg, PCLKSEL1_PCLK_MCI_MASK, 24)</span></div><div class="line"><a name="l01714"></a><span class="lineno"> 1714</span>&#160;</div><div class="line"><a name="l01715"></a><span class="lineno"> 1715</span>&#160;<span class="preprocessor">#define SET_PCLKSEL1_PCLK_MCI(reg, val) \</span></div><div class="line"><a name="l01716"></a><span class="lineno"> 1716</span>&#160;<span class="preprocessor">  SET_FIELD(reg, val, PCLKSEL1_PCLK_MCI_MASK, 24)</span></div><div class="line"><a name="l01717"></a><span class="lineno"> 1717</span>&#160;</div><div class="line"><a name="l01718"></a><span class="lineno"> 1718</span>&#160;<span class="preprocessor">#define PCLKSEL1_PCLK_SYSCON_MASK 0x30000000U</span></div><div class="line"><a name="l01719"></a><span class="lineno"> 1719</span>&#160;</div><div class="line"><a name="l01720"></a><span class="lineno"> 1720</span>&#160;<span class="preprocessor">#define GET_PCLKSEL1_PCLK_SYSCON(reg) \</span></div><div class="line"><a name="l01721"></a><span class="lineno"> 1721</span>&#160;<span class="preprocessor">  GET_FIELD(reg, PCLKSEL1_PCLK_SYSCON_MASK, 28)</span></div><div class="line"><a name="l01722"></a><span class="lineno"> 1722</span>&#160;</div><div class="line"><a name="l01723"></a><span class="lineno"> 1723</span>&#160;<span class="preprocessor">#define SET_PCLKSEL1_PCLK_SYSCON(reg, val) \</span></div><div class="line"><a name="l01724"></a><span class="lineno"> 1724</span>&#160;<span class="preprocessor">  SET_FIELD(reg, val, PCLKSEL1_PCLK_SYSCON_MASK, 28)</span></div><div class="line"><a name="l01725"></a><span class="lineno"> 1725</span>&#160;</div><div class="line"><a name="l01726"></a><span class="lineno"> 1726</span>&#160;<span class="comment">/* RTC_ILR */</span></div><div class="line"><a name="l01727"></a><span class="lineno"> 1727</span>&#160;</div><div class="line"><a name="l01728"></a><span class="lineno"> 1728</span>&#160;<span class="preprocessor">#define RTC_ILR_RTCCIF 0x00000001U</span></div><div class="line"><a name="l01729"></a><span class="lineno"> 1729</span>&#160;</div><div class="line"><a name="l01730"></a><span class="lineno"> 1730</span>&#160;<span class="preprocessor">#define RTC_ILR_RTCALF 0x00000002U</span></div><div class="line"><a name="l01731"></a><span class="lineno"> 1731</span>&#160;</div><div class="line"><a name="l01732"></a><span class="lineno"> 1732</span>&#160;<span class="preprocessor">#define RTC_ILR_RTSSF 0x00000004U</span></div><div class="line"><a name="l01733"></a><span class="lineno"> 1733</span>&#160;</div><div class="line"><a name="l01734"></a><span class="lineno"> 1734</span>&#160;<span class="comment">/* RTC_CCR */</span></div><div class="line"><a name="l01735"></a><span class="lineno"> 1735</span>&#160;</div><div class="line"><a name="l01736"></a><span class="lineno"> 1736</span>&#160;<span class="preprocessor">#define RTC_CCR_CLKEN 0x00000001U</span></div><div class="line"><a name="l01737"></a><span class="lineno"> 1737</span>&#160;</div><div class="line"><a name="l01738"></a><span class="lineno"> 1738</span>&#160;<span class="preprocessor">#define RTC_CCR_CTCRST 0x00000002U</span></div><div class="line"><a name="l01739"></a><span class="lineno"> 1739</span>&#160;</div><div class="line"><a name="l01740"></a><span class="lineno"> 1740</span>&#160;<span class="preprocessor">#define RTC_CCR_CLKSRC 0x00000010U</span></div><div class="line"><a name="l01741"></a><span class="lineno"> 1741</span>&#160;</div><div class="line"><a name="l01742"></a><span class="lineno"> 1742</span>&#160;<span class="comment">/* SSP */</span></div><div class="line"><a name="l01743"></a><span class="lineno"> 1743</span>&#160;</div><div class="line"><a name="l01744"></a><span class="lineno"><a class="line" href="structlpc24xx__ssp.html"> 1744</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l01745"></a><span class="lineno"> 1745</span>&#160;  uint32_t cr0;</div><div class="line"><a name="l01746"></a><span class="lineno"> 1746</span>&#160;  uint32_t cr1;</div><div class="line"><a name="l01747"></a><span class="lineno"> 1747</span>&#160;  uint32_t dr;</div><div class="line"><a name="l01748"></a><span class="lineno"> 1748</span>&#160;  uint32_t sr;</div><div class="line"><a name="l01749"></a><span class="lineno"> 1749</span>&#160;  uint32_t cpsr;</div><div class="line"><a name="l01750"></a><span class="lineno"> 1750</span>&#160;  uint32_t imsc;</div><div class="line"><a name="l01751"></a><span class="lineno"> 1751</span>&#160;  uint32_t ris;</div><div class="line"><a name="l01752"></a><span class="lineno"> 1752</span>&#160;  uint32_t mis;</div><div class="line"><a name="l01753"></a><span class="lineno"> 1753</span>&#160;  uint32_t icr;</div><div class="line"><a name="l01754"></a><span class="lineno"> 1754</span>&#160;  uint32_t dmacr;</div><div class="line"><a name="l01755"></a><span class="lineno"> 1755</span>&#160;} <a class="code" href="structlpc24xx__ssp.html">lpc24xx_ssp</a>;</div><div class="line"><a name="l01756"></a><span class="lineno"> 1756</span>&#160;</div><div class="line"><a name="l01757"></a><span class="lineno"> 1757</span>&#160;<span class="comment">/* SSP_CR0 */</span></div><div class="line"><a name="l01758"></a><span class="lineno"> 1758</span>&#160;</div><div class="line"><a name="l01759"></a><span class="lineno"> 1759</span>&#160;<span class="preprocessor">#define SSP_CR0_DSS_MASK 0x0000000fU</span></div><div class="line"><a name="l01760"></a><span class="lineno"> 1760</span>&#160;</div><div class="line"><a name="l01761"></a><span class="lineno"> 1761</span>&#160;<span class="preprocessor">#define GET_SSP_CR0_DSS(reg) \</span></div><div class="line"><a name="l01762"></a><span class="lineno"> 1762</span>&#160;<span class="preprocessor">  GET_FIELD(reg, SSP_CR0_DSS_MASK, 0)</span></div><div class="line"><a name="l01763"></a><span class="lineno"> 1763</span>&#160;</div><div class="line"><a name="l01764"></a><span class="lineno"> 1764</span>&#160;<span class="preprocessor">#define SET_SSP_CR0_DSS(reg, val) \</span></div><div class="line"><a name="l01765"></a><span class="lineno"> 1765</span>&#160;<span class="preprocessor">  SET_FIELD(reg, val, SSP_CR0_DSS_MASK, 0)</span></div><div class="line"><a name="l01766"></a><span class="lineno"> 1766</span>&#160;</div><div class="line"><a name="l01767"></a><span class="lineno"> 1767</span>&#160;<span class="preprocessor">#define SSP_CR0_FRF_MASK 0x00000030U</span></div><div class="line"><a name="l01768"></a><span class="lineno"> 1768</span>&#160;</div><div class="line"><a name="l01769"></a><span class="lineno"> 1769</span>&#160;<span class="preprocessor">#define GET_SSP_CR0_FRF(reg) \</span></div><div class="line"><a name="l01770"></a><span class="lineno"> 1770</span>&#160;<span class="preprocessor">  GET_FIELD(reg, SSP_CR0_FRF_MASK, 4)</span></div><div class="line"><a name="l01771"></a><span class="lineno"> 1771</span>&#160;</div><div class="line"><a name="l01772"></a><span class="lineno"> 1772</span>&#160;<span class="preprocessor">#define SET_SSP_CR0_FRF(reg, val) \</span></div><div class="line"><a name="l01773"></a><span class="lineno"> 1773</span>&#160;<span class="preprocessor">  SET_FIELD(reg, val, SSP_CR0_FRF_MASK, 4)</span></div><div class="line"><a name="l01774"></a><span class="lineno"> 1774</span>&#160;</div><div class="line"><a name="l01775"></a><span class="lineno"> 1775</span>&#160;<span class="preprocessor">#define SSP_CR0_CPOL 0x00000040U</span></div><div class="line"><a name="l01776"></a><span class="lineno"> 1776</span>&#160;</div><div class="line"><a name="l01777"></a><span class="lineno"> 1777</span>&#160;<span class="preprocessor">#define SSP_CR0_CPHA 0x00000080U</span></div><div class="line"><a name="l01778"></a><span class="lineno"> 1778</span>&#160;</div><div class="line"><a name="l01779"></a><span class="lineno"> 1779</span>&#160;<span class="preprocessor">#define SSP_CR0_SCR_MASK 0x0000ff00U</span></div><div class="line"><a name="l01780"></a><span class="lineno"> 1780</span>&#160;</div><div class="line"><a name="l01781"></a><span class="lineno"> 1781</span>&#160;<span class="preprocessor">#define GET_SSP_CR0_SCR(reg) \</span></div><div class="line"><a name="l01782"></a><span class="lineno"> 1782</span>&#160;<span class="preprocessor">  GET_FIELD(reg, SSP_CR0_SCR_MASK, 8)</span></div><div class="line"><a name="l01783"></a><span class="lineno"> 1783</span>&#160;</div><div class="line"><a name="l01784"></a><span class="lineno"> 1784</span>&#160;<span class="preprocessor">#define SET_SSP_CR0_SCR(reg, val) \</span></div><div class="line"><a name="l01785"></a><span class="lineno"> 1785</span>&#160;<span class="preprocessor">  SET_FIELD(reg, val, SSP_CR0_SCR_MASK, 8)</span></div><div class="line"><a name="l01786"></a><span class="lineno"> 1786</span>&#160;</div><div class="line"><a name="l01787"></a><span class="lineno"> 1787</span>&#160;<span class="comment">/* SSP_CR1 */</span></div><div class="line"><a name="l01788"></a><span class="lineno"> 1788</span>&#160;</div><div class="line"><a name="l01789"></a><span class="lineno"> 1789</span>&#160;<span class="preprocessor">#define SSP_CR1_LBM 0x00000001U</span></div><div class="line"><a name="l01790"></a><span class="lineno"> 1790</span>&#160;</div><div class="line"><a name="l01791"></a><span class="lineno"> 1791</span>&#160;<span class="preprocessor">#define SSP_CR1_SSE 0x00000002U</span></div><div class="line"><a name="l01792"></a><span class="lineno"> 1792</span>&#160;</div><div class="line"><a name="l01793"></a><span class="lineno"> 1793</span>&#160;<span class="preprocessor">#define SSP_CR1_MS 0x00000004U</span></div><div class="line"><a name="l01794"></a><span class="lineno"> 1794</span>&#160;</div><div class="line"><a name="l01795"></a><span class="lineno"> 1795</span>&#160;<span class="preprocessor">#define SSP_CR1_SOD 0x00000008U</span></div><div class="line"><a name="l01796"></a><span class="lineno"> 1796</span>&#160;</div><div class="line"><a name="l01797"></a><span class="lineno"> 1797</span>&#160;<span class="comment">/* SSP_SR */</span></div><div class="line"><a name="l01798"></a><span class="lineno"> 1798</span>&#160;</div><div class="line"><a name="l01799"></a><span class="lineno"> 1799</span>&#160;<span class="preprocessor">#define SSP_SR_TFE 0x00000001U</span></div><div class="line"><a name="l01800"></a><span class="lineno"> 1800</span>&#160;</div><div class="line"><a name="l01801"></a><span class="lineno"> 1801</span>&#160;<span class="preprocessor">#define SSP_SR_TNF 0x00000002U</span></div><div class="line"><a name="l01802"></a><span class="lineno"> 1802</span>&#160;</div><div class="line"><a name="l01803"></a><span class="lineno"> 1803</span>&#160;<span class="preprocessor">#define SSP_SR_RNE 0x00000004U</span></div><div class="line"><a name="l01804"></a><span class="lineno"> 1804</span>&#160;</div><div class="line"><a name="l01805"></a><span class="lineno"> 1805</span>&#160;<span class="preprocessor">#define SSP_SR_RFF 0x00000008U</span></div><div class="line"><a name="l01806"></a><span class="lineno"> 1806</span>&#160;</div><div class="line"><a name="l01807"></a><span class="lineno"> 1807</span>&#160;<span class="preprocessor">#define SSP_SR_BSY 0x00000010U</span></div><div class="line"><a name="l01808"></a><span class="lineno"> 1808</span>&#160;</div><div class="line"><a name="l01809"></a><span class="lineno"> 1809</span>&#160;<span class="comment">/* SSP_IMSC */</span></div><div class="line"><a name="l01810"></a><span class="lineno"> 1810</span>&#160;</div><div class="line"><a name="l01811"></a><span class="lineno"> 1811</span>&#160;<span class="preprocessor">#define SSP_IMSC_RORIM 0x00000001U</span></div><div class="line"><a name="l01812"></a><span class="lineno"> 1812</span>&#160;</div><div class="line"><a name="l01813"></a><span class="lineno"> 1813</span>&#160;<span class="preprocessor">#define SSP_IMSC_RTIM 0x00000002U</span></div><div class="line"><a name="l01814"></a><span class="lineno"> 1814</span>&#160;</div><div class="line"><a name="l01815"></a><span class="lineno"> 1815</span>&#160;<span class="preprocessor">#define SSP_IMSC_RXIM 0x00000004U</span></div><div class="line"><a name="l01816"></a><span class="lineno"> 1816</span>&#160;</div><div class="line"><a name="l01817"></a><span class="lineno"> 1817</span>&#160;<span class="preprocessor">#define SSP_IMSC_TXIM 0x00000008U</span></div><div class="line"><a name="l01818"></a><span class="lineno"> 1818</span>&#160;</div><div class="line"><a name="l01819"></a><span class="lineno"> 1819</span>&#160;<span class="comment">/* SSP_RIS */</span></div><div class="line"><a name="l01820"></a><span class="lineno"> 1820</span>&#160;</div><div class="line"><a name="l01821"></a><span class="lineno"> 1821</span>&#160;<span class="preprocessor">#define SSP_RIS_RORRIS 0x00000001U</span></div><div class="line"><a name="l01822"></a><span class="lineno"> 1822</span>&#160;</div><div class="line"><a name="l01823"></a><span class="lineno"> 1823</span>&#160;<span class="preprocessor">#define SSP_RIS_RTRIS 0x00000002U</span></div><div class="line"><a name="l01824"></a><span class="lineno"> 1824</span>&#160;</div><div class="line"><a name="l01825"></a><span class="lineno"> 1825</span>&#160;<span class="preprocessor">#define SSP_RIS_RXRIS 0x00000004U</span></div><div class="line"><a name="l01826"></a><span class="lineno"> 1826</span>&#160;</div><div class="line"><a name="l01827"></a><span class="lineno"> 1827</span>&#160;<span class="preprocessor">#define SSP_RIS_TXRIS 0x00000008U</span></div><div class="line"><a name="l01828"></a><span class="lineno"> 1828</span>&#160;</div><div class="line"><a name="l01829"></a><span class="lineno"> 1829</span>&#160;<span class="comment">/* SSP_MIS */</span></div><div class="line"><a name="l01830"></a><span class="lineno"> 1830</span>&#160;</div><div class="line"><a name="l01831"></a><span class="lineno"> 1831</span>&#160;<span class="preprocessor">#define SSP_MIS_RORRIS 0x00000001U</span></div><div class="line"><a name="l01832"></a><span class="lineno"> 1832</span>&#160;</div><div class="line"><a name="l01833"></a><span class="lineno"> 1833</span>&#160;<span class="preprocessor">#define SSP_MIS_RTRIS 0x00000002U</span></div><div class="line"><a name="l01834"></a><span class="lineno"> 1834</span>&#160;</div><div class="line"><a name="l01835"></a><span class="lineno"> 1835</span>&#160;<span class="preprocessor">#define SSP_MIS_RXRIS 0x00000004U</span></div><div class="line"><a name="l01836"></a><span class="lineno"> 1836</span>&#160;</div><div class="line"><a name="l01837"></a><span class="lineno"> 1837</span>&#160;<span class="preprocessor">#define SSP_MIS_TXRIS 0x00000008U</span></div><div class="line"><a name="l01838"></a><span class="lineno"> 1838</span>&#160;</div><div class="line"><a name="l01839"></a><span class="lineno"> 1839</span>&#160;<span class="comment">/* SSP_ICR */</span></div><div class="line"><a name="l01840"></a><span class="lineno"> 1840</span>&#160;</div><div class="line"><a name="l01841"></a><span class="lineno"> 1841</span>&#160;<span class="preprocessor">#define SSP_ICR_RORRIS 0x00000001U</span></div><div class="line"><a name="l01842"></a><span class="lineno"> 1842</span>&#160;</div><div class="line"><a name="l01843"></a><span class="lineno"> 1843</span>&#160;<span class="preprocessor">#define SSP_ICR_RTRIS 0x00000002U</span></div><div class="line"><a name="l01844"></a><span class="lineno"> 1844</span>&#160;</div><div class="line"><a name="l01845"></a><span class="lineno"> 1845</span>&#160;<span class="preprocessor">#define SSP_ICR_RXRIS 0x00000004U</span></div><div class="line"><a name="l01846"></a><span class="lineno"> 1846</span>&#160;</div><div class="line"><a name="l01847"></a><span class="lineno"> 1847</span>&#160;<span class="preprocessor">#define SSP_ICR_TXRIS 0x00000008U</span></div><div class="line"><a name="l01848"></a><span class="lineno"> 1848</span>&#160;</div><div class="line"><a name="l01849"></a><span class="lineno"> 1849</span>&#160;<span class="comment">/* SSP_DMACR */</span></div><div class="line"><a name="l01850"></a><span class="lineno"> 1850</span>&#160;</div><div class="line"><a name="l01851"></a><span class="lineno"> 1851</span>&#160;<span class="preprocessor">#define SSP_DMACR_RXDMAE 0x00000001U</span></div><div class="line"><a name="l01852"></a><span class="lineno"> 1852</span>&#160;</div><div class="line"><a name="l01853"></a><span class="lineno"> 1853</span>&#160;<span class="preprocessor">#define SSP_DMACR_TXDMAE 0x00000002U</span></div><div class="line"><a name="l01854"></a><span class="lineno"> 1854</span>&#160;</div><div class="line"><a name="l01855"></a><span class="lineno"> 1855</span>&#160;<span class="comment">/* GPDMA */</span></div><div class="line"><a name="l01856"></a><span class="lineno"> 1856</span>&#160;</div><div class="line"><a name="l01857"></a><span class="lineno"><a class="line" href="structlpc24xx__dma__descriptor.html"> 1857</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l01858"></a><span class="lineno"> 1858</span>&#160;  uint32_t src;</div><div class="line"><a name="l01859"></a><span class="lineno"> 1859</span>&#160;  uint32_t dest;</div><div class="line"><a name="l01860"></a><span class="lineno"> 1860</span>&#160;  uint32_t lli;</div><div class="line"><a name="l01861"></a><span class="lineno"> 1861</span>&#160;  uint32_t ctrl;</div><div class="line"><a name="l01862"></a><span class="lineno"> 1862</span>&#160;} <a class="code" href="structlpc24xx__dma__descriptor.html">lpc24xx_dma_descriptor</a>;</div><div class="line"><a name="l01863"></a><span class="lineno"> 1863</span>&#160;</div><div class="line"><a name="l01864"></a><span class="lineno"><a class="line" href="structlpc24xx__dma__channel.html"> 1864</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l01865"></a><span class="lineno"> 1865</span>&#160;  <a class="code" href="structlpc24xx__dma__descriptor.html">lpc24xx_dma_descriptor</a> desc;</div><div class="line"><a name="l01866"></a><span class="lineno"> 1866</span>&#160;  uint32_t cfg;</div><div class="line"><a name="l01867"></a><span class="lineno"> 1867</span>&#160;} <a class="code" href="structlpc24xx__dma__channel.html">lpc24xx_dma_channel</a>;</div><div class="line"><a name="l01868"></a><span class="lineno"> 1868</span>&#160;</div><div class="line"><a name="l01869"></a><span class="lineno"> 1869</span>&#160;<span class="preprocessor">#define GPDMA_CH_NUMBER 2</span></div><div class="line"><a name="l01870"></a><span class="lineno"> 1870</span>&#160;</div><div class="line"><a name="l01871"></a><span class="lineno"> 1871</span>&#160;<span class="preprocessor">#define GPDMA_STATUS_CH_0 0x00000001U</span></div><div class="line"><a name="l01872"></a><span class="lineno"> 1872</span>&#160;</div><div class="line"><a name="l01873"></a><span class="lineno"> 1873</span>&#160;<span class="preprocessor">#define GPDMA_STATUS_CH_1 0x00000002U</span></div><div class="line"><a name="l01874"></a><span class="lineno"> 1874</span>&#160;</div><div class="line"><a name="l01875"></a><span class="lineno"> 1875</span>&#160;<span class="preprocessor">#define GPDMA_CH_BASE_ADDR(i) \</span></div><div class="line"><a name="l01876"></a><span class="lineno"> 1876</span>&#160;<span class="preprocessor">  ((volatile lpc24xx_dma_channel *) \</span></div><div class="line"><a name="l01877"></a><span class="lineno"> 1877</span>&#160;<span class="preprocessor">    ((i) ? GPDMA_CH1_BASE_ADDR : GPDMA_CH0_BASE_ADDR))</span></div><div class="line"><a name="l01878"></a><span class="lineno"> 1878</span>&#160;</div><div class="line"><a name="l01879"></a><span class="lineno"> 1879</span>&#160;<span class="comment">/* GPDMA_CONFIG */</span></div><div class="line"><a name="l01880"></a><span class="lineno"> 1880</span>&#160;</div><div class="line"><a name="l01881"></a><span class="lineno"> 1881</span>&#160;<span class="preprocessor">#define GPDMA_CONFIG_EN 0x00000001U</span></div><div class="line"><a name="l01882"></a><span class="lineno"> 1882</span>&#160;</div><div class="line"><a name="l01883"></a><span class="lineno"> 1883</span>&#160;<span class="preprocessor">#define GPDMA_CONFIG_MODE 0x00000002U</span></div><div class="line"><a name="l01884"></a><span class="lineno"> 1884</span>&#160;</div><div class="line"><a name="l01885"></a><span class="lineno"> 1885</span>&#160;<span class="comment">/* GPDMA_ENABLED_CHNS */</span></div><div class="line"><a name="l01886"></a><span class="lineno"> 1886</span>&#160;</div><div class="line"><a name="l01887"></a><span class="lineno"> 1887</span>&#160;<span class="preprocessor">#define GPDMA_ENABLED_CHNS_CH0 0x00000001U</span></div><div class="line"><a name="l01888"></a><span class="lineno"> 1888</span>&#160;</div><div class="line"><a name="l01889"></a><span class="lineno"> 1889</span>&#160;<span class="preprocessor">#define GPDMA_ENABLED_CHNS_CH1 0x00000002U</span></div><div class="line"><a name="l01890"></a><span class="lineno"> 1890</span>&#160;</div><div class="line"><a name="l01891"></a><span class="lineno"> 1891</span>&#160;<span class="comment">/* GPDMA_CH_CTRL */</span></div><div class="line"><a name="l01892"></a><span class="lineno"> 1892</span>&#160;</div><div class="line"><a name="l01893"></a><span class="lineno"> 1893</span>&#160;<span class="preprocessor">#define GPDMA_CH_CTRL_TSZ_MASK 0x00000fffU</span></div><div class="line"><a name="l01894"></a><span class="lineno"> 1894</span>&#160;</div><div class="line"><a name="l01895"></a><span class="lineno"> 1895</span>&#160;<span class="preprocessor">#define GET_GPDMA_CH_CTRL_TSZ(reg) \</span></div><div class="line"><a name="l01896"></a><span class="lineno"> 1896</span>&#160;<span class="preprocessor">  GET_FIELD(reg, GPDMA_CH_CTRL_TSZ_MASK, 0)</span></div><div class="line"><a name="l01897"></a><span class="lineno"> 1897</span>&#160;</div><div class="line"><a name="l01898"></a><span class="lineno"> 1898</span>&#160;<span class="preprocessor">#define SET_GPDMA_CH_CTRL_TSZ(reg, val) \</span></div><div class="line"><a name="l01899"></a><span class="lineno"> 1899</span>&#160;<span class="preprocessor">  SET_FIELD(reg, val, GPDMA_CH_CTRL_TSZ_MASK, 0)</span></div><div class="line"><a name="l01900"></a><span class="lineno"> 1900</span>&#160;</div><div class="line"><a name="l01901"></a><span class="lineno"> 1901</span>&#160;<span class="preprocessor">#define GPDMA_CH_CTRL_TSZ_MAX 0x00000fffU</span></div><div class="line"><a name="l01902"></a><span class="lineno"> 1902</span>&#160;</div><div class="line"><a name="l01903"></a><span class="lineno"> 1903</span>&#160;<span class="preprocessor">#define GPDMA_CH_CTRL_SBSZ_MASK 0x00007000U</span></div><div class="line"><a name="l01904"></a><span class="lineno"> 1904</span>&#160;</div><div class="line"><a name="l01905"></a><span class="lineno"> 1905</span>&#160;<span class="preprocessor">#define GET_GPDMA_CH_CTRL_SBSZ(reg) \</span></div><div class="line"><a name="l01906"></a><span class="lineno"> 1906</span>&#160;<span class="preprocessor">  GET_FIELD(reg, GPDMA_CH_CTRL_SBSZ_MASK, 12)</span></div><div class="line"><a name="l01907"></a><span class="lineno"> 1907</span>&#160;</div><div class="line"><a name="l01908"></a><span class="lineno"> 1908</span>&#160;<span class="preprocessor">#define SET_GPDMA_CH_CTRL_SBSZ(reg, val) \</span></div><div class="line"><a name="l01909"></a><span class="lineno"> 1909</span>&#160;<span class="preprocessor">  SET_FIELD(reg, val, GPDMA_CH_CTRL_SBSZ_MASK, 12)</span></div><div class="line"><a name="l01910"></a><span class="lineno"> 1910</span>&#160;</div><div class="line"><a name="l01911"></a><span class="lineno"> 1911</span>&#160;<span class="preprocessor">#define GPDMA_CH_CTRL_DBSZ_MASK 0x00038000U</span></div><div class="line"><a name="l01912"></a><span class="lineno"> 1912</span>&#160;</div><div class="line"><a name="l01913"></a><span class="lineno"> 1913</span>&#160;<span class="preprocessor">#define GET_GPDMA_CH_CTRL_DBSZ(reg) \</span></div><div class="line"><a name="l01914"></a><span class="lineno"> 1914</span>&#160;<span class="preprocessor">  GET_FIELD(reg, GPDMA_CH_CTRL_DBSZ_MASK, 15)</span></div><div class="line"><a name="l01915"></a><span class="lineno"> 1915</span>&#160;</div><div class="line"><a name="l01916"></a><span class="lineno"> 1916</span>&#160;<span class="preprocessor">#define SET_GPDMA_CH_CTRL_DBSZ(reg, val) \</span></div><div class="line"><a name="l01917"></a><span class="lineno"> 1917</span>&#160;<span class="preprocessor">  SET_FIELD(reg, val, GPDMA_CH_CTRL_DBSZ_MASK, 15)</span></div><div class="line"><a name="l01918"></a><span class="lineno"> 1918</span>&#160;</div><div class="line"><a name="l01919"></a><span class="lineno"> 1919</span>&#160;<span class="preprocessor">#define GPDMA_CH_CTRL_BSZ_1 0x00000000U</span></div><div class="line"><a name="l01920"></a><span class="lineno"> 1920</span>&#160;</div><div class="line"><a name="l01921"></a><span class="lineno"> 1921</span>&#160;<span class="preprocessor">#define GPDMA_CH_CTRL_BSZ_4 0x00000001U</span></div><div class="line"><a name="l01922"></a><span class="lineno"> 1922</span>&#160;</div><div class="line"><a name="l01923"></a><span class="lineno"> 1923</span>&#160;<span class="preprocessor">#define GPDMA_CH_CTRL_BSZ_8 0x00000002U</span></div><div class="line"><a name="l01924"></a><span class="lineno"> 1924</span>&#160;</div><div class="line"><a name="l01925"></a><span class="lineno"> 1925</span>&#160;<span class="preprocessor">#define GPDMA_CH_CTRL_BSZ_16 0x00000003U</span></div><div class="line"><a name="l01926"></a><span class="lineno"> 1926</span>&#160;</div><div class="line"><a name="l01927"></a><span class="lineno"> 1927</span>&#160;<span class="preprocessor">#define GPDMA_CH_CTRL_BSZ_32 0x00000004U</span></div><div class="line"><a name="l01928"></a><span class="lineno"> 1928</span>&#160;</div><div class="line"><a name="l01929"></a><span class="lineno"> 1929</span>&#160;<span class="preprocessor">#define GPDMA_CH_CTRL_BSZ_64 0x00000005U</span></div><div class="line"><a name="l01930"></a><span class="lineno"> 1930</span>&#160;</div><div class="line"><a name="l01931"></a><span class="lineno"> 1931</span>&#160;<span class="preprocessor">#define GPDMA_CH_CTRL_BSZ_128 0x00000006U</span></div><div class="line"><a name="l01932"></a><span class="lineno"> 1932</span>&#160;</div><div class="line"><a name="l01933"></a><span class="lineno"> 1933</span>&#160;<span class="preprocessor">#define GPDMA_CH_CTRL_BSZ_256 0x00000007U</span></div><div class="line"><a name="l01934"></a><span class="lineno"> 1934</span>&#160;</div><div class="line"><a name="l01935"></a><span class="lineno"> 1935</span>&#160;<span class="preprocessor">#define GPDMA_CH_CTRL_SW_MASK 0x001c0000U</span></div><div class="line"><a name="l01936"></a><span class="lineno"> 1936</span>&#160;</div><div class="line"><a name="l01937"></a><span class="lineno"> 1937</span>&#160;<span class="preprocessor">#define GET_GPDMA_CH_CTRL_SW(reg) \</span></div><div class="line"><a name="l01938"></a><span class="lineno"> 1938</span>&#160;<span class="preprocessor">  GET_FIELD(reg, GPDMA_CH_CTRL_SW_MASK, 18)</span></div><div class="line"><a name="l01939"></a><span class="lineno"> 1939</span>&#160;</div><div class="line"><a name="l01940"></a><span class="lineno"> 1940</span>&#160;<span class="preprocessor">#define SET_GPDMA_CH_CTRL_SW(reg, val) \</span></div><div class="line"><a name="l01941"></a><span class="lineno"> 1941</span>&#160;<span class="preprocessor">  SET_FIELD(reg, val, GPDMA_CH_CTRL_SW_MASK, 18)</span></div><div class="line"><a name="l01942"></a><span class="lineno"> 1942</span>&#160;</div><div class="line"><a name="l01943"></a><span class="lineno"> 1943</span>&#160;<span class="preprocessor">#define GPDMA_CH_CTRL_DW_MASK 0x00e00000U</span></div><div class="line"><a name="l01944"></a><span class="lineno"> 1944</span>&#160;</div><div class="line"><a name="l01945"></a><span class="lineno"> 1945</span>&#160;<span class="preprocessor">#define GET_GPDMA_CH_CTRL_DW(reg) \</span></div><div class="line"><a name="l01946"></a><span class="lineno"> 1946</span>&#160;<span class="preprocessor">  GET_FIELD(reg, GPDMA_CH_CTRL_DW_MASK, 21)</span></div><div class="line"><a name="l01947"></a><span class="lineno"> 1947</span>&#160;</div><div class="line"><a name="l01948"></a><span class="lineno"> 1948</span>&#160;<span class="preprocessor">#define SET_GPDMA_CH_CTRL_DW(reg, val) \</span></div><div class="line"><a name="l01949"></a><span class="lineno"> 1949</span>&#160;<span class="preprocessor">  SET_FIELD(reg, val, GPDMA_CH_CTRL_DW_MASK, 21)</span></div><div class="line"><a name="l01950"></a><span class="lineno"> 1950</span>&#160;</div><div class="line"><a name="l01951"></a><span class="lineno"> 1951</span>&#160;<span class="preprocessor">#define GPDMA_CH_CTRL_W_8 0x00000000U</span></div><div class="line"><a name="l01952"></a><span class="lineno"> 1952</span>&#160;</div><div class="line"><a name="l01953"></a><span class="lineno"> 1953</span>&#160;<span class="preprocessor">#define GPDMA_CH_CTRL_W_16 0x00000001U</span></div><div class="line"><a name="l01954"></a><span class="lineno"> 1954</span>&#160;</div><div class="line"><a name="l01955"></a><span class="lineno"> 1955</span>&#160;<span class="preprocessor">#define GPDMA_CH_CTRL_W_32 0x00000002U</span></div><div class="line"><a name="l01956"></a><span class="lineno"> 1956</span>&#160;</div><div class="line"><a name="l01957"></a><span class="lineno"> 1957</span>&#160;<span class="preprocessor">#define GPDMA_CH_CTRL_SI 0x04000000U</span></div><div class="line"><a name="l01958"></a><span class="lineno"> 1958</span>&#160;</div><div class="line"><a name="l01959"></a><span class="lineno"> 1959</span>&#160;<span class="preprocessor">#define GPDMA_CH_CTRL_DI 0x08000000U</span></div><div class="line"><a name="l01960"></a><span class="lineno"> 1960</span>&#160;</div><div class="line"><a name="l01961"></a><span class="lineno"> 1961</span>&#160;<span class="preprocessor">#define GPDMA_CH_CTRL_PROT_MASK 0x70000000U</span></div><div class="line"><a name="l01962"></a><span class="lineno"> 1962</span>&#160;</div><div class="line"><a name="l01963"></a><span class="lineno"> 1963</span>&#160;<span class="preprocessor">#define GET_GPDMA_CH_CTRL_PROT(reg) \</span></div><div class="line"><a name="l01964"></a><span class="lineno"> 1964</span>&#160;<span class="preprocessor">  GET_FIELD(reg, GPDMA_CH_CTRL_PROT_MASK, 28)</span></div><div class="line"><a name="l01965"></a><span class="lineno"> 1965</span>&#160;</div><div class="line"><a name="l01966"></a><span class="lineno"> 1966</span>&#160;<span class="preprocessor">#define SET_GPDMA_CH_CTRL_PROT(reg, val) \</span></div><div class="line"><a name="l01967"></a><span class="lineno"> 1967</span>&#160;<span class="preprocessor">  SET_FIELD(reg, val, GPDMA_CH_CTRL_PROT_MASK, 28)</span></div><div class="line"><a name="l01968"></a><span class="lineno"> 1968</span>&#160;</div><div class="line"><a name="l01969"></a><span class="lineno"> 1969</span>&#160;<span class="preprocessor">#define GPDMA_CH_CTRL_ITC 0x80000000U</span></div><div class="line"><a name="l01970"></a><span class="lineno"> 1970</span>&#160;</div><div class="line"><a name="l01971"></a><span class="lineno"> 1971</span>&#160;<span class="comment">/* GPDMA_CH_CFG */</span></div><div class="line"><a name="l01972"></a><span class="lineno"> 1972</span>&#160;</div><div class="line"><a name="l01973"></a><span class="lineno"> 1973</span>&#160;<span class="preprocessor">#define GPDMA_CH_CFG_EN 0x00000001U</span></div><div class="line"><a name="l01974"></a><span class="lineno"> 1974</span>&#160;</div><div class="line"><a name="l01975"></a><span class="lineno"> 1975</span>&#160;<span class="preprocessor">#define GPDMA_CH_CFG_SRCPER_MASK 0x0000001eU</span></div><div class="line"><a name="l01976"></a><span class="lineno"> 1976</span>&#160;</div><div class="line"><a name="l01977"></a><span class="lineno"> 1977</span>&#160;<span class="preprocessor">#define GET_GPDMA_CH_CFG_SRCPER(reg) \</span></div><div class="line"><a name="l01978"></a><span class="lineno"> 1978</span>&#160;<span class="preprocessor">  GET_FIELD(reg, GPDMA_CH_CFG_SRCPER_MASK, 1)</span></div><div class="line"><a name="l01979"></a><span class="lineno"> 1979</span>&#160;</div><div class="line"><a name="l01980"></a><span class="lineno"> 1980</span>&#160;<span class="preprocessor">#define SET_GPDMA_CH_CFG_SRCPER(reg, val) \</span></div><div class="line"><a name="l01981"></a><span class="lineno"> 1981</span>&#160;<span class="preprocessor">  SET_FIELD(reg, val, GPDMA_CH_CFG_SRCPER_MASK, 1)</span></div><div class="line"><a name="l01982"></a><span class="lineno"> 1982</span>&#160;</div><div class="line"><a name="l01983"></a><span class="lineno"> 1983</span>&#160;<span class="preprocessor">#define GPDMA_CH_CFG_DESTPER_MASK 0x000003c0U</span></div><div class="line"><a name="l01984"></a><span class="lineno"> 1984</span>&#160;</div><div class="line"><a name="l01985"></a><span class="lineno"> 1985</span>&#160;<span class="preprocessor">#define GET_GPDMA_CH_CFG_DESTPER(reg) \</span></div><div class="line"><a name="l01986"></a><span class="lineno"> 1986</span>&#160;<span class="preprocessor">  GET_FIELD(reg, GPDMA_CH_CFG_DESTPER_MASK, 6)</span></div><div class="line"><a name="l01987"></a><span class="lineno"> 1987</span>&#160;</div><div class="line"><a name="l01988"></a><span class="lineno"> 1988</span>&#160;<span class="preprocessor">#define SET_GPDMA_CH_CFG_DESTPER(reg, val) \</span></div><div class="line"><a name="l01989"></a><span class="lineno"> 1989</span>&#160;<span class="preprocessor">  SET_FIELD(reg, val, GPDMA_CH_CFG_DESTPER_MASK, 6)</span></div><div class="line"><a name="l01990"></a><span class="lineno"> 1990</span>&#160;</div><div class="line"><a name="l01991"></a><span class="lineno"> 1991</span>&#160;<span class="preprocessor">#define GPDMA_CH_CFG_PER_SSP0_TX 0x00000000U</span></div><div class="line"><a name="l01992"></a><span class="lineno"> 1992</span>&#160;</div><div class="line"><a name="l01993"></a><span class="lineno"> 1993</span>&#160;<span class="preprocessor">#define GPDMA_CH_CFG_PER_SSP0_RX 0x00000001U</span></div><div class="line"><a name="l01994"></a><span class="lineno"> 1994</span>&#160;</div><div class="line"><a name="l01995"></a><span class="lineno"> 1995</span>&#160;<span class="preprocessor">#define GPDMA_CH_CFG_PER_SSP1_TX 0x00000002U</span></div><div class="line"><a name="l01996"></a><span class="lineno"> 1996</span>&#160;</div><div class="line"><a name="l01997"></a><span class="lineno"> 1997</span>&#160;<span class="preprocessor">#define GPDMA_CH_CFG_PER_SSP1_RX 0x00000003U</span></div><div class="line"><a name="l01998"></a><span class="lineno"> 1998</span>&#160;</div><div class="line"><a name="l01999"></a><span class="lineno"> 1999</span>&#160;<span class="preprocessor">#define GPDMA_CH_CFG_PER_SD_MMC 0x00000004U</span></div><div class="line"><a name="l02000"></a><span class="lineno"> 2000</span>&#160;</div><div class="line"><a name="l02001"></a><span class="lineno"> 2001</span>&#160;<span class="preprocessor">#define GPDMA_CH_CFG_PER_I2S_CH0 0x00000005U</span></div><div class="line"><a name="l02002"></a><span class="lineno"> 2002</span>&#160;</div><div class="line"><a name="l02003"></a><span class="lineno"> 2003</span>&#160;<span class="preprocessor">#define GPDMA_CH_CFG_PER_I2S_CH1 0x00000006U</span></div><div class="line"><a name="l02004"></a><span class="lineno"> 2004</span>&#160;</div><div class="line"><a name="l02005"></a><span class="lineno"> 2005</span>&#160;<span class="preprocessor">#define GPDMA_CH_CFG_FLOW_MASK 0x00003800U</span></div><div class="line"><a name="l02006"></a><span class="lineno"> 2006</span>&#160;</div><div class="line"><a name="l02007"></a><span class="lineno"> 2007</span>&#160;<span class="preprocessor">#define GET_GPDMA_CH_CFG_FLOW(reg) \</span></div><div class="line"><a name="l02008"></a><span class="lineno"> 2008</span>&#160;<span class="preprocessor">  GET_FIELD(reg, GPDMA_CH_CFG_FLOW_MASK, 11)</span></div><div class="line"><a name="l02009"></a><span class="lineno"> 2009</span>&#160;</div><div class="line"><a name="l02010"></a><span class="lineno"> 2010</span>&#160;<span class="preprocessor">#define SET_GPDMA_CH_CFG_FLOW(reg, val) \</span></div><div class="line"><a name="l02011"></a><span class="lineno"> 2011</span>&#160;<span class="preprocessor">  SET_FIELD(reg, val, GPDMA_CH_CFG_FLOW_MASK, 11)</span></div><div class="line"><a name="l02012"></a><span class="lineno"> 2012</span>&#160;</div><div class="line"><a name="l02013"></a><span class="lineno"> 2013</span>&#160;<span class="preprocessor">#define GPDMA_CH_CFG_FLOW_MEM_TO_MEM_DMA 0x00000000U</span></div><div class="line"><a name="l02014"></a><span class="lineno"> 2014</span>&#160;</div><div class="line"><a name="l02015"></a><span class="lineno"> 2015</span>&#160;<span class="preprocessor">#define GPDMA_CH_CFG_FLOW_MEM_TO_PER_DMA 0x00000001U</span></div><div class="line"><a name="l02016"></a><span class="lineno"> 2016</span>&#160;</div><div class="line"><a name="l02017"></a><span class="lineno"> 2017</span>&#160;<span class="preprocessor">#define GPDMA_CH_CFG_FLOW_PER_TO_MEM_DMA 0x00000002U</span></div><div class="line"><a name="l02018"></a><span class="lineno"> 2018</span>&#160;</div><div class="line"><a name="l02019"></a><span class="lineno"> 2019</span>&#160;<span class="preprocessor">#define GPDMA_CH_CFG_FLOW_PER_TO_PER_DMA 0x00000003U</span></div><div class="line"><a name="l02020"></a><span class="lineno"> 2020</span>&#160;</div><div class="line"><a name="l02021"></a><span class="lineno"> 2021</span>&#160;<span class="preprocessor">#define GPDMA_CH_CFG_FLOW_PER_TO_PER_DEST 0x00000004U</span></div><div class="line"><a name="l02022"></a><span class="lineno"> 2022</span>&#160;</div><div class="line"><a name="l02023"></a><span class="lineno"> 2023</span>&#160;<span class="preprocessor">#define GPDMA_CH_CFG_FLOW_MEM_TO_PER_PER 0x00000005U</span></div><div class="line"><a name="l02024"></a><span class="lineno"> 2024</span>&#160;</div><div class="line"><a name="l02025"></a><span class="lineno"> 2025</span>&#160;<span class="preprocessor">#define GPDMA_CH_CFG_FLOW_PER_TO_MEM_PER 0x00000006U</span></div><div class="line"><a name="l02026"></a><span class="lineno"> 2026</span>&#160;</div><div class="line"><a name="l02027"></a><span class="lineno"> 2027</span>&#160;<span class="preprocessor">#define GPDMA_CH_CFG_FLOW_PER_TO_PER_SRC 0x00000007U</span></div><div class="line"><a name="l02028"></a><span class="lineno"> 2028</span>&#160;</div><div class="line"><a name="l02029"></a><span class="lineno"> 2029</span>&#160;<span class="preprocessor">#define GPDMA_CH_CFG_IE 0x00004000U</span></div><div class="line"><a name="l02030"></a><span class="lineno"> 2030</span>&#160;</div><div class="line"><a name="l02031"></a><span class="lineno"> 2031</span>&#160;<span class="preprocessor">#define GPDMA_CH_CFG_ITC 0x00008000U</span></div><div class="line"><a name="l02032"></a><span class="lineno"> 2032</span>&#160;</div><div class="line"><a name="l02033"></a><span class="lineno"> 2033</span>&#160;<span class="preprocessor">#define GPDMA_CH_CFG_LOCK 0x00010000U</span></div><div class="line"><a name="l02034"></a><span class="lineno"> 2034</span>&#160;</div><div class="line"><a name="l02035"></a><span class="lineno"> 2035</span>&#160;<span class="preprocessor">#define GPDMA_CH_CFG_ACTIVE 0x00020000U</span></div><div class="line"><a name="l02036"></a><span class="lineno"> 2036</span>&#160;</div><div class="line"><a name="l02037"></a><span class="lineno"> 2037</span>&#160;<span class="preprocessor">#define GPDMA_CH_CFG_HALT 0x00040000U</span></div><div class="line"><a name="l02038"></a><span class="lineno"> 2038</span>&#160;</div><div class="line"><a name="l02039"></a><span class="lineno"> 2039</span>&#160;<span class="comment">/* AHBCFG */</span></div><div class="line"><a name="l02040"></a><span class="lineno"> 2040</span>&#160;</div><div class="line"><a name="l02041"></a><span class="lineno"> 2041</span>&#160;<span class="preprocessor">#define AHBCFG_SCHEDULER_UNIFORM 0x00000001U</span></div><div class="line"><a name="l02042"></a><span class="lineno"> 2042</span>&#160;</div><div class="line"><a name="l02043"></a><span class="lineno"> 2043</span>&#160;<span class="preprocessor">#define AHBCFG_BREAK_BURST_MASK 0x00000006U</span></div><div class="line"><a name="l02044"></a><span class="lineno"> 2044</span>&#160;</div><div class="line"><a name="l02045"></a><span class="lineno"> 2045</span>&#160;<span class="preprocessor">#define GET_AHBCFG_BREAK_BURST(reg) \</span></div><div class="line"><a name="l02046"></a><span class="lineno"> 2046</span>&#160;<span class="preprocessor">  GET_FIELD(reg, AHBCFG_BREAK_BURST_MASK, 1)</span></div><div class="line"><a name="l02047"></a><span class="lineno"> 2047</span>&#160;</div><div class="line"><a name="l02048"></a><span class="lineno"> 2048</span>&#160;<span class="preprocessor">#define SET_AHBCFG_BREAK_BURST(reg, val) \</span></div><div class="line"><a name="l02049"></a><span class="lineno"> 2049</span>&#160;<span class="preprocessor">  SET_FIELD(reg, val, AHBCFG_BREAK_BURST_MASK, 1)</span></div><div class="line"><a name="l02050"></a><span class="lineno"> 2050</span>&#160;</div><div class="line"><a name="l02051"></a><span class="lineno"> 2051</span>&#160;<span class="preprocessor">#define AHBCFG_QUANTUM_BUS_CYCLE 0x00000008U</span></div><div class="line"><a name="l02052"></a><span class="lineno"> 2052</span>&#160;</div><div class="line"><a name="l02053"></a><span class="lineno"> 2053</span>&#160;<span class="preprocessor">#define AHBCFG_QUANTUM_SIZE_MASK 0x000000f0U</span></div><div class="line"><a name="l02054"></a><span class="lineno"> 2054</span>&#160;</div><div class="line"><a name="l02055"></a><span class="lineno"> 2055</span>&#160;<span class="preprocessor">#define GET_AHBCFG_QUANTUM_SIZE(reg) \</span></div><div class="line"><a name="l02056"></a><span class="lineno"> 2056</span>&#160;<span class="preprocessor">  GET_FIELD(reg, AHBCFG_QUANTUM_SIZE_MASK, 4)</span></div><div class="line"><a name="l02057"></a><span class="lineno"> 2057</span>&#160;</div><div class="line"><a name="l02058"></a><span class="lineno"> 2058</span>&#160;<span class="preprocessor">#define SET_AHBCFG_QUANTUM_SIZE(reg, val) \</span></div><div class="line"><a name="l02059"></a><span class="lineno"> 2059</span>&#160;<span class="preprocessor">  SET_FIELD(reg, val, AHBCFG_QUANTUM_SIZE_MASK, 4)</span></div><div class="line"><a name="l02060"></a><span class="lineno"> 2060</span>&#160;</div><div class="line"><a name="l02061"></a><span class="lineno"> 2061</span>&#160;<span class="preprocessor">#define AHBCFG_DEFAULT_MASTER_MASK 0x00000700U</span></div><div class="line"><a name="l02062"></a><span class="lineno"> 2062</span>&#160;</div><div class="line"><a name="l02063"></a><span class="lineno"> 2063</span>&#160;<span class="preprocessor">#define GET_AHBCFG_DEFAULT_MASTER(reg) \</span></div><div class="line"><a name="l02064"></a><span class="lineno"> 2064</span>&#160;<span class="preprocessor">  GET_FIELD(reg, AHBCFG_DEFAULT_MASTER_MASK, 8)</span></div><div class="line"><a name="l02065"></a><span class="lineno"> 2065</span>&#160;</div><div class="line"><a name="l02066"></a><span class="lineno"> 2066</span>&#160;<span class="preprocessor">#define SET_AHBCFG_DEFAULT_MASTER(reg, val) \</span></div><div class="line"><a name="l02067"></a><span class="lineno"> 2067</span>&#160;<span class="preprocessor">  SET_FIELD(reg, val, AHBCFG_DEFAULT_MASTER_MASK, 8)</span></div><div class="line"><a name="l02068"></a><span class="lineno"> 2068</span>&#160;</div><div class="line"><a name="l02069"></a><span class="lineno"> 2069</span>&#160;<span class="preprocessor">#define AHBCFG_EP1_MASK 0x00007000U</span></div><div class="line"><a name="l02070"></a><span class="lineno"> 2070</span>&#160;</div><div class="line"><a name="l02071"></a><span class="lineno"> 2071</span>&#160;<span class="preprocessor">#define GET_AHBCFG_EP1(reg) \</span></div><div class="line"><a name="l02072"></a><span class="lineno"> 2072</span>&#160;<span class="preprocessor">  GET_FIELD(reg, AHBCFG_EP1_MASK, 12)</span></div><div class="line"><a name="l02073"></a><span class="lineno"> 2073</span>&#160;</div><div class="line"><a name="l02074"></a><span class="lineno"> 2074</span>&#160;<span class="preprocessor">#define SET_AHBCFG_EP1(reg, val) \</span></div><div class="line"><a name="l02075"></a><span class="lineno"> 2075</span>&#160;<span class="preprocessor">  SET_FIELD(reg, val, AHBCFG_EP1_MASK, 12)</span></div><div class="line"><a name="l02076"></a><span class="lineno"> 2076</span>&#160;</div><div class="line"><a name="l02077"></a><span class="lineno"> 2077</span>&#160;<span class="preprocessor">#define AHBCFG_EP2_MASK 0x00070000U</span></div><div class="line"><a name="l02078"></a><span class="lineno"> 2078</span>&#160;</div><div class="line"><a name="l02079"></a><span class="lineno"> 2079</span>&#160;<span class="preprocessor">#define GET_AHBCFG_EP2(reg) \</span></div><div class="line"><a name="l02080"></a><span class="lineno"> 2080</span>&#160;<span class="preprocessor">  GET_FIELD(reg, AHBCFG_EP2_MASK, 16)</span></div><div class="line"><a name="l02081"></a><span class="lineno"> 2081</span>&#160;</div><div class="line"><a name="l02082"></a><span class="lineno"> 2082</span>&#160;<span class="preprocessor">#define SET_AHBCFG_EP2(reg, val) \</span></div><div class="line"><a name="l02083"></a><span class="lineno"> 2083</span>&#160;<span class="preprocessor">  SET_FIELD(reg, val, AHBCFG_EP2_MASK, 16)</span></div><div class="line"><a name="l02084"></a><span class="lineno"> 2084</span>&#160;</div><div class="line"><a name="l02085"></a><span class="lineno"> 2085</span>&#160;<span class="preprocessor">#define AHBCFG_EP3_MASK 0x00700000U</span></div><div class="line"><a name="l02086"></a><span class="lineno"> 2086</span>&#160;</div><div class="line"><a name="l02087"></a><span class="lineno"> 2087</span>&#160;<span class="preprocessor">#define GET_AHBCFG_EP3(reg) \</span></div><div class="line"><a name="l02088"></a><span class="lineno"> 2088</span>&#160;<span class="preprocessor">  GET_FIELD(reg, AHBCFG_EP3_MASK, 20)</span></div><div class="line"><a name="l02089"></a><span class="lineno"> 2089</span>&#160;</div><div class="line"><a name="l02090"></a><span class="lineno"> 2090</span>&#160;<span class="preprocessor">#define SET_AHBCFG_EP3(reg, val) \</span></div><div class="line"><a name="l02091"></a><span class="lineno"> 2091</span>&#160;<span class="preprocessor">  SET_FIELD(reg, val, AHBCFG_EP3_MASK, 20)</span></div><div class="line"><a name="l02092"></a><span class="lineno"> 2092</span>&#160;</div><div class="line"><a name="l02093"></a><span class="lineno"> 2093</span>&#160;<span class="preprocessor">#define AHBCFG_EP4_MASK 0x07000000U</span></div><div class="line"><a name="l02094"></a><span class="lineno"> 2094</span>&#160;</div><div class="line"><a name="l02095"></a><span class="lineno"> 2095</span>&#160;<span class="preprocessor">#define GET_AHBCFG_EP4(reg) \</span></div><div class="line"><a name="l02096"></a><span class="lineno"> 2096</span>&#160;<span class="preprocessor">  GET_FIELD(reg, AHBCFG_EP4_MASK, 24)</span></div><div class="line"><a name="l02097"></a><span class="lineno"> 2097</span>&#160;</div><div class="line"><a name="l02098"></a><span class="lineno"> 2098</span>&#160;<span class="preprocessor">#define SET_AHBCFG_EP4(reg, val) \</span></div><div class="line"><a name="l02099"></a><span class="lineno"> 2099</span>&#160;<span class="preprocessor">  SET_FIELD(reg, val, AHBCFG_EP4_MASK, 24)</span></div><div class="line"><a name="l02100"></a><span class="lineno"> 2100</span>&#160;</div><div class="line"><a name="l02101"></a><span class="lineno"> 2101</span>&#160;<span class="preprocessor">#define AHBCFG_EP5_MASK 0x70000000U</span></div><div class="line"><a name="l02102"></a><span class="lineno"> 2102</span>&#160;</div><div class="line"><a name="l02103"></a><span class="lineno"> 2103</span>&#160;<span class="preprocessor">#define GET_AHBCFG_EP5(reg) \</span></div><div class="line"><a name="l02104"></a><span class="lineno"> 2104</span>&#160;<span class="preprocessor">  GET_FIELD(reg, AHBCFG_EP5_MASK, 28)</span></div><div class="line"><a name="l02105"></a><span class="lineno"> 2105</span>&#160;</div><div class="line"><a name="l02106"></a><span class="lineno"> 2106</span>&#160;<span class="preprocessor">#define SET_AHBCFG_EP5(reg, val) \</span></div><div class="line"><a name="l02107"></a><span class="lineno"> 2107</span>&#160;<span class="preprocessor">  SET_FIELD(reg, val, AHBCFG_EP5_MASK, 28)</span></div><div class="line"><a name="l02108"></a><span class="lineno"> 2108</span>&#160;</div><div class="line"><a name="l02109"></a><span class="lineno"> 2109</span>&#160;<span class="comment">/* I2C */</span></div><div class="line"><a name="l02110"></a><span class="lineno"> 2110</span>&#160;</div><div class="line"><a name="l02111"></a><span class="lineno"><a class="line" href="structlpc24xx__i2c.html"> 2111</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l02112"></a><span class="lineno"> 2112</span>&#160;  uint32_t conset;</div><div class="line"><a name="l02113"></a><span class="lineno"> 2113</span>&#160;  uint32_t stat;</div><div class="line"><a name="l02114"></a><span class="lineno"> 2114</span>&#160;  uint32_t dat;</div><div class="line"><a name="l02115"></a><span class="lineno"> 2115</span>&#160;  uint32_t adr;</div><div class="line"><a name="l02116"></a><span class="lineno"> 2116</span>&#160;  uint32_t sclh;</div><div class="line"><a name="l02117"></a><span class="lineno"> 2117</span>&#160;  uint32_t scll;</div><div class="line"><a name="l02118"></a><span class="lineno"> 2118</span>&#160;  uint32_t conclr;</div><div class="line"><a name="l02119"></a><span class="lineno"> 2119</span>&#160;} <a class="code" href="structlpc24xx__i2c.html">lpc24xx_i2c</a>;</div><div class="line"><a name="l02120"></a><span class="lineno"> 2120</span>&#160;</div><div class="line"><a name="l02121"></a><span class="lineno"> 2121</span>&#160;<span class="preprocessor">#define LPC24XX_I2C_AA (1U &lt;&lt; 2U)</span></div><div class="line"><a name="l02122"></a><span class="lineno"> 2122</span>&#160;</div><div class="line"><a name="l02123"></a><span class="lineno"> 2123</span>&#160;<span class="preprocessor">#define LPC24XX_I2C_SI (1U &lt;&lt; 3U)</span></div><div class="line"><a name="l02124"></a><span class="lineno"> 2124</span>&#160;</div><div class="line"><a name="l02125"></a><span class="lineno"> 2125</span>&#160;<span class="preprocessor">#define LPC24XX_I2C_STO (1U &lt;&lt; 4U)</span></div><div class="line"><a name="l02126"></a><span class="lineno"> 2126</span>&#160;</div><div class="line"><a name="l02127"></a><span class="lineno"> 2127</span>&#160;<span class="preprocessor">#define LPC24XX_I2C_STA (1U &lt;&lt; 5U)</span></div><div class="line"><a name="l02128"></a><span class="lineno"> 2128</span>&#160;</div><div class="line"><a name="l02129"></a><span class="lineno"> 2129</span>&#160;<span class="preprocessor">#define LPC24XX_I2C_EN (1U &lt;&lt; 6U)</span></div><div class="line"><a name="l02130"></a><span class="lineno"> 2130</span>&#160;</div><div class="line"><a name="l02131"></a><span class="lineno"> 2131</span>&#160;<span class="comment">/* IO */</span></div><div class="line"><a name="l02132"></a><span class="lineno"> 2132</span>&#160;</div><div class="line"><a name="l02133"></a><span class="lineno"> 2133</span>&#160;<span class="preprocessor">#ifdef ARM_MULTILIB_ARCH_V4</span></div><div class="line"><a name="l02134"></a><span class="lineno"> 2134</span>&#160;<span class="preprocessor">  #define LPC24XX_PINSEL ((volatile uint32_t *) &amp;PINSEL0)</span></div><div class="line"><a name="l02135"></a><span class="lineno"> 2135</span>&#160;<span class="preprocessor">  #define LPC24XX_PINMODE ((volatile uint32_t *) &amp;PINMODE0)</span></div><div class="line"><a name="l02136"></a><span class="lineno"> 2136</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l02137"></a><span class="lineno"> 2137</span>&#160;<span class="preprocessor">  #define IOCON_FUNC(val) BSP_FLD32(val, 0, 2)</span></div><div class="line"><a name="l02138"></a><span class="lineno"> 2138</span>&#160;<span class="preprocessor">  #define IOCON_FUNC_GET(reg) BSP_FLD32GET(reg, 0, 2)</span></div><div class="line"><a name="l02139"></a><span class="lineno"> 2139</span>&#160;<span class="preprocessor">  #define IOCON_FUNC_SET(reg, val) BSP_FLD32SET(reg, val, 0, 2)</span></div><div class="line"><a name="l02140"></a><span class="lineno"> 2140</span>&#160;<span class="preprocessor">  #define IOCON_MODE(val) BSP_FLD32(val, 3, 4)</span></div><div class="line"><a name="l02141"></a><span class="lineno"> 2141</span>&#160;<span class="preprocessor">  #define IOCON_MODE_GET(reg) BSP_FLD32GET(reg, 3, 4)</span></div><div class="line"><a name="l02142"></a><span class="lineno"> 2142</span>&#160;<span class="preprocessor">  #define IOCON_MODE_SET(reg, val) BSP_FLD32SET(reg, val, 3, 4)</span></div><div class="line"><a name="l02143"></a><span class="lineno"> 2143</span>&#160;<span class="preprocessor">  #define IOCON_HYS BSP_BIT32(5)</span></div><div class="line"><a name="l02144"></a><span class="lineno"> 2144</span>&#160;<span class="preprocessor">  #define IOCON_INV BSP_BIT32(6)</span></div><div class="line"><a name="l02145"></a><span class="lineno"> 2145</span>&#160;<span class="preprocessor">  #define IOCON_ADMODE BSP_BIT32(7)</span></div><div class="line"><a name="l02146"></a><span class="lineno"> 2146</span>&#160;<span class="preprocessor">  #define IOCON_FILTER BSP_BIT32(8)</span></div><div class="line"><a name="l02147"></a><span class="lineno"> 2147</span>&#160;<span class="preprocessor">  #define IOCON_HS BSP_BIT32(8)</span></div><div class="line"><a name="l02148"></a><span class="lineno"> 2148</span>&#160;<span class="preprocessor">  #define IOCON_SLEW BSP_BIT32(9)</span></div><div class="line"><a name="l02149"></a><span class="lineno"> 2149</span>&#160;<span class="preprocessor">  #define IOCON_HIDRIVE BSP_BIT32(9)</span></div><div class="line"><a name="l02150"></a><span class="lineno"> 2150</span>&#160;<span class="preprocessor">  #define IOCON_OD BSP_BIT32(10)</span></div><div class="line"><a name="l02151"></a><span class="lineno"> 2151</span>&#160;<span class="preprocessor">  #define IOCON_DACEN BSP_BIT32(16)</span></div><div class="line"><a name="l02152"></a><span class="lineno"> 2152</span>&#160;<span class="preprocessor">  #define LPC17XX_IOCON ((volatile uint32_t *) PINSEL_BASE_ADDR)</span></div><div class="line"><a name="l02153"></a><span class="lineno"> 2153</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l02154"></a><span class="lineno"> 2154</span>&#160;</div><div class="line"><a name="l02155"></a><span class="lineno"><a class="line" href="structlpc24xx__fio.html"> 2155</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l02156"></a><span class="lineno"> 2156</span>&#160;  uint32_t dir;</div><div class="line"><a name="l02157"></a><span class="lineno"> 2157</span>&#160;  uint32_t reserved [3];</div><div class="line"><a name="l02158"></a><span class="lineno"> 2158</span>&#160;  uint32_t mask;</div><div class="line"><a name="l02159"></a><span class="lineno"> 2159</span>&#160;  uint32_t pin;</div><div class="line"><a name="l02160"></a><span class="lineno"> 2160</span>&#160;  uint32_t set;</div><div class="line"><a name="l02161"></a><span class="lineno"> 2161</span>&#160;  uint32_t clr;</div><div class="line"><a name="l02162"></a><span class="lineno"> 2162</span>&#160;} <a class="code" href="structlpc24xx__fio.html">lpc24xx_fio</a>;</div><div class="line"><a name="l02163"></a><span class="lineno"> 2163</span>&#160;</div><div class="line"><a name="l02164"></a><span class="lineno"> 2164</span>&#160;<span class="preprocessor">#define LPC24XX_FIO ((volatile lpc24xx_fio *) FIO_BASE_ADDR)</span></div><div class="line"><a name="l02165"></a><span class="lineno"> 2165</span>&#160;</div><div class="line"><a name="l02166"></a><span class="lineno"> 2166</span>&#160;<span class="preprocessor">#ifdef ARM_MULTILIB_ARCH_V4</span></div><div class="line"><a name="l02167"></a><span class="lineno"> 2167</span>&#160;</div><div class="line"><a name="l02168"></a><span class="lineno"> 2168</span>&#160;<span class="comment">/* PCONP */</span></div><div class="line"><a name="l02169"></a><span class="lineno"> 2169</span>&#160;</div><div class="line"><a name="l02170"></a><span class="lineno"> 2170</span>&#160;<span class="preprocessor">#define PCONP_GPDMA (1U &lt;&lt; 29)</span></div><div class="line"><a name="l02171"></a><span class="lineno"> 2171</span>&#160;<span class="preprocessor">#define PCONP_ETHERNET (1U &lt;&lt; 30)</span></div><div class="line"><a name="l02172"></a><span class="lineno"> 2172</span>&#160;<span class="preprocessor">#define PCONP_USB (1U &lt;&lt; 31)</span></div><div class="line"><a name="l02173"></a><span class="lineno"> 2173</span>&#160;</div><div class="line"><a name="l02174"></a><span class="lineno"> 2174</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* ARM_MULTILIB_ARCH_V4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l02175"></a><span class="lineno"> 2175</span>&#160;</div><div class="line"><a name="l02176"></a><span class="lineno"> 2176</span>&#160;<span class="comment">/* I2S */</span></div><div class="line"><a name="l02177"></a><span class="lineno"> 2177</span>&#160;</div><div class="line"><a name="l02178"></a><span class="lineno"> 2178</span>&#160;<span class="keyword">static</span> <span class="keyword">volatile</span> <a class="code" href="structlpc__i2s.html">lpc_i2s</a> *<span class="keyword">const</span> lpc24xx_i2s = (<a class="code" href="structlpc__i2s.html">lpc_i2s</a> *) I2S_BASE_ADDR;</div><div class="line"><a name="l02179"></a><span class="lineno"> 2179</span>&#160;</div><div class="line"><a name="l02180"></a><span class="lineno"> 2180</span>&#160;<span class="comment">/* ADC */</span></div><div class="line"><a name="l02181"></a><span class="lineno"> 2181</span>&#160;</div><div class="line"><a name="l02182"></a><span class="lineno"> 2182</span>&#160;<span class="preprocessor">#define ADC_CR_SEL(val) BSP_FLD32(val, 0, 7)</span></div><div class="line"><a name="l02183"></a><span class="lineno"> 2183</span>&#160;<span class="preprocessor">#define ADC_CR_SEL_GET(val) BSP_FLD32GET(val, 0, 7)</span></div><div class="line"><a name="l02184"></a><span class="lineno"> 2184</span>&#160;<span class="preprocessor">#define ADC_CR_SEL_SET(reg, val) BSP_FLD32SET(reg, val, 0, 7)</span></div><div class="line"><a name="l02185"></a><span class="lineno"> 2185</span>&#160;<span class="preprocessor">#define ADC_CR_CLKDIV(val) BSP_FLD32(val, 8, 15)</span></div><div class="line"><a name="l02186"></a><span class="lineno"> 2186</span>&#160;<span class="preprocessor">#define ADC_CR_CLKDIV_GET(reg) BSP_FLD32GET(reg, 8, 15)</span></div><div class="line"><a name="l02187"></a><span class="lineno"> 2187</span>&#160;<span class="preprocessor">#define ADC_CR_CLKDIV_SET(reg, val) BSP_FLD32SET(reg, val, 8, 15)</span></div><div class="line"><a name="l02188"></a><span class="lineno"> 2188</span>&#160;<span class="preprocessor">#define ADC_CR_BURST BSP_BIT32(16)</span></div><div class="line"><a name="l02189"></a><span class="lineno"> 2189</span>&#160;<span class="preprocessor">#define ADC_CR_CLKS(val) BSP_FLD32(val, 17, 19)</span></div><div class="line"><a name="l02190"></a><span class="lineno"> 2190</span>&#160;<span class="preprocessor">#define ADC_CR_PDN BSP_BIT32(21)</span></div><div class="line"><a name="l02191"></a><span class="lineno"> 2191</span>&#160;<span class="preprocessor">#define ADC_CR_START(val) BSP_FLD32(val, 24, 26)</span></div><div class="line"><a name="l02192"></a><span class="lineno"> 2192</span>&#160;<span class="preprocessor">#define ADC_CR_EDGE BSP_BIT32(27)</span></div><div class="line"><a name="l02193"></a><span class="lineno"> 2193</span>&#160;</div><div class="line"><a name="l02194"></a><span class="lineno"> 2194</span>&#160;<span class="preprocessor">#define ADC_DR_VALUE(reg) BSP_FLD32GET(reg, 6, 15)</span></div><div class="line"><a name="l02195"></a><span class="lineno"> 2195</span>&#160;<span class="preprocessor">#define ADC_DR_OVERRUN BSP_BIT32(30)</span></div><div class="line"><a name="l02196"></a><span class="lineno"> 2196</span>&#160;<span class="preprocessor">#define ADC_DR_DONE BSP_BIT32(31)</span></div><div class="line"><a name="l02197"></a><span class="lineno"> 2197</span>&#160;</div><div class="line"><a name="l02198"></a><span class="lineno"> 2198</span>&#160;<span class="comment">/* DAC */</span></div><div class="line"><a name="l02199"></a><span class="lineno"> 2199</span>&#160;</div><div class="line"><a name="l02200"></a><span class="lineno"> 2200</span>&#160;<span class="preprocessor">#define DAC_STEPS 1024</span></div><div class="line"><a name="l02201"></a><span class="lineno"> 2201</span>&#160;<span class="preprocessor">#define DAC_VALUE(val) BSP_FLD32(val, 6, 15)</span></div><div class="line"><a name="l02202"></a><span class="lineno"> 2202</span>&#160;<span class="preprocessor">#define DAC_BIAS BSP_BIT32(16)</span></div><div class="line"><a name="l02203"></a><span class="lineno"> 2203</span>&#160;</div><div class="line"><a name="l02206"></a><span class="lineno"> 2206</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* LIBBSP_ARM_LPC24XX_LPC24XX_H */</span><span class="preprocessor"></span></div><div class="ttc" id="structlpc24xx__fio_html"><div class="ttname"><a href="structlpc24xx__fio.html">lpc24xx_fio</a></div><div class="ttdef"><b>Definition:</b> lpc24xx.h:2155</div></div>
<div class="ttc" id="structlpc24xx__ssp_html"><div class="ttname"><a href="structlpc24xx__ssp.html">lpc24xx_ssp</a></div><div class="ttdef"><b>Definition:</b> lpc24xx.h:1744</div></div>
<div class="ttc" id="structlpc__i2s_html"><div class="ttname"><a href="structlpc__i2s.html">lpc_i2s</a></div><div class="ttdoc">I2S control block.</div><div class="ttdef"><b>Definition:</b> lpc-i2s.h:46</div></div>
<div class="ttc" id="lpc17xx_8h_html"><div class="ttname"><a href="lpc17xx_8h.html">lpc17xx.h</a></div><div class="ttdoc">Register definitions.</div></div>
<div class="ttc" id="include_2bsp_2utility_8h_html"><div class="ttname"><a href="include_2bsp_2utility_8h.html">utility.h</a></div><div class="ttdoc">Utility macros.</div></div>
<div class="ttc" id="structlpc24xx__dma__channel_html"><div class="ttname"><a href="structlpc24xx__dma__channel.html">lpc24xx_dma_channel</a></div><div class="ttdef"><b>Definition:</b> lpc24xx.h:1864</div></div>
<div class="ttc" id="lpc-i2s_8h_html"><div class="ttname"><a href="lpc-i2s_8h.html">lpc-i2s.h</a></div><div class="ttdoc">I2S API.</div></div>
<div class="ttc" id="structlpc24xx__i2c_html"><div class="ttname"><a href="structlpc24xx__i2c.html">lpc24xx_i2c</a></div><div class="ttdef"><b>Definition:</b> lpc24xx.h:2111</div></div>
<div class="ttc" id="structlpc24xx__dma__descriptor_html"><div class="ttname"><a href="structlpc24xx__dma__descriptor.html">lpc24xx_dma_descriptor</a></div><div class="ttdef"><b>Definition:</b> lpc24xx.h:1857</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
