// Seed: 2965004458
`timescale 1ps / 1ps
`define pp_0 0
`resetall
module module_0;
  logic id_0 = 1;
  type_1 id_1 (
      .id_0(id_0),
      .id_1(1),
      .id_2(1),
      .id_3(id_0),
      .id_4(1),
      .id_5(id_0),
      .id_6(id_0),
      .id_7(1),
      .id_8(1 < 1)
  );
endmodule
