
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//cp_clang_-Os:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000402840 <.init>:
  402840:	stp	x29, x30, [sp, #-16]!
  402844:	mov	x29, sp
  402848:	bl	4030d0 <__fxstatat@plt+0x60>
  40284c:	ldp	x29, x30, [sp], #16
  402850:	ret

Disassembly of section .plt:

0000000000402860 <mbrtowc@plt-0x20>:
  402860:	stp	x16, x30, [sp, #-16]!
  402864:	adrp	x16, 423000 <__fxstatat@plt+0x1ff90>
  402868:	ldr	x17, [x16, #4088]
  40286c:	add	x16, x16, #0xff8
  402870:	br	x17
  402874:	nop
  402878:	nop
  40287c:	nop

0000000000402880 <mbrtowc@plt>:
  402880:	adrp	x16, 424000 <__fxstatat@plt+0x20f90>
  402884:	ldr	x17, [x16]
  402888:	add	x16, x16, #0x0
  40288c:	br	x17

0000000000402890 <memcpy@plt>:
  402890:	adrp	x16, 424000 <__fxstatat@plt+0x20f90>
  402894:	ldr	x17, [x16, #8]
  402898:	add	x16, x16, #0x8
  40289c:	br	x17

00000000004028a0 <_exit@plt>:
  4028a0:	adrp	x16, 424000 <__fxstatat@plt+0x20f90>
  4028a4:	ldr	x17, [x16, #16]
  4028a8:	add	x16, x16, #0x10
  4028ac:	br	x17

00000000004028b0 <strlen@plt>:
  4028b0:	adrp	x16, 424000 <__fxstatat@plt+0x20f90>
  4028b4:	ldr	x17, [x16, #24]
  4028b8:	add	x16, x16, #0x18
  4028bc:	br	x17

00000000004028c0 <fputs@plt>:
  4028c0:	adrp	x16, 424000 <__fxstatat@plt+0x20f90>
  4028c4:	ldr	x17, [x16, #32]
  4028c8:	add	x16, x16, #0x20
  4028cc:	br	x17

00000000004028d0 <acl_set_fd@plt>:
  4028d0:	adrp	x16, 424000 <__fxstatat@plt+0x20f90>
  4028d4:	ldr	x17, [x16, #40]
  4028d8:	add	x16, x16, #0x28
  4028dc:	br	x17

00000000004028e0 <exit@plt>:
  4028e0:	adrp	x16, 424000 <__fxstatat@plt+0x20f90>
  4028e4:	ldr	x17, [x16, #48]
  4028e8:	add	x16, x16, #0x30
  4028ec:	br	x17

00000000004028f0 <error@plt>:
  4028f0:	adrp	x16, 424000 <__fxstatat@plt+0x20f90>
  4028f4:	ldr	x17, [x16, #56]
  4028f8:	add	x16, x16, #0x38
  4028fc:	br	x17

0000000000402900 <rpmatch@plt>:
  402900:	adrp	x16, 424000 <__fxstatat@plt+0x20f90>
  402904:	ldr	x17, [x16, #64]
  402908:	add	x16, x16, #0x40
  40290c:	br	x17

0000000000402910 <acl_entries@plt>:
  402910:	adrp	x16, 424000 <__fxstatat@plt+0x20f90>
  402914:	ldr	x17, [x16, #72]
  402918:	add	x16, x16, #0x48
  40291c:	br	x17

0000000000402920 <geteuid@plt>:
  402920:	adrp	x16, 424000 <__fxstatat@plt+0x20f90>
  402924:	ldr	x17, [x16, #80]
  402928:	add	x16, x16, #0x50
  40292c:	br	x17

0000000000402930 <__xmknod@plt>:
  402930:	adrp	x16, 424000 <__fxstatat@plt+0x20f90>
  402934:	ldr	x17, [x16, #88]
  402938:	add	x16, x16, #0x58
  40293c:	br	x17

0000000000402940 <linkat@plt>:
  402940:	adrp	x16, 424000 <__fxstatat@plt+0x20f90>
  402944:	ldr	x17, [x16, #96]
  402948:	add	x16, x16, #0x60
  40294c:	br	x17

0000000000402950 <readlink@plt>:
  402950:	adrp	x16, 424000 <__fxstatat@plt+0x20f90>
  402954:	ldr	x17, [x16, #104]
  402958:	add	x16, x16, #0x68
  40295c:	br	x17

0000000000402960 <ferror_unlocked@plt>:
  402960:	adrp	x16, 424000 <__fxstatat@plt+0x20f90>
  402964:	ldr	x17, [x16, #112]
  402968:	add	x16, x16, #0x70
  40296c:	br	x17

0000000000402970 <getuid@plt>:
  402970:	adrp	x16, 424000 <__fxstatat@plt+0x20f90>
  402974:	ldr	x17, [x16, #120]
  402978:	add	x16, x16, #0x78
  40297c:	br	x17

0000000000402980 <opendir@plt>:
  402980:	adrp	x16, 424000 <__fxstatat@plt+0x20f90>
  402984:	ldr	x17, [x16, #128]
  402988:	add	x16, x16, #0x80
  40298c:	br	x17

0000000000402990 <__cxa_atexit@plt>:
  402990:	adrp	x16, 424000 <__fxstatat@plt+0x20f90>
  402994:	ldr	x17, [x16, #136]
  402998:	add	x16, x16, #0x88
  40299c:	br	x17

00000000004029a0 <unlinkat@plt>:
  4029a0:	adrp	x16, 424000 <__fxstatat@plt+0x20f90>
  4029a4:	ldr	x17, [x16, #144]
  4029a8:	add	x16, x16, #0x90
  4029ac:	br	x17

00000000004029b0 <clock_gettime@plt>:
  4029b0:	adrp	x16, 424000 <__fxstatat@plt+0x20f90>
  4029b4:	ldr	x17, [x16, #152]
  4029b8:	add	x16, x16, #0x98
  4029bc:	br	x17

00000000004029c0 <qsort@plt>:
  4029c0:	adrp	x16, 424000 <__fxstatat@plt+0x20f90>
  4029c4:	ldr	x17, [x16, #160]
  4029c8:	add	x16, x16, #0xa0
  4029cc:	br	x17

00000000004029d0 <setvbuf@plt>:
  4029d0:	adrp	x16, 424000 <__fxstatat@plt+0x20f90>
  4029d4:	ldr	x17, [x16, #168]
  4029d8:	add	x16, x16, #0xa8
  4029dc:	br	x17

00000000004029e0 <pathconf@plt>:
  4029e0:	adrp	x16, 424000 <__fxstatat@plt+0x20f90>
  4029e4:	ldr	x17, [x16, #176]
  4029e8:	add	x16, x16, #0xb0
  4029ec:	br	x17

00000000004029f0 <euidaccess@plt>:
  4029f0:	adrp	x16, 424000 <__fxstatat@plt+0x20f90>
  4029f4:	ldr	x17, [x16, #184]
  4029f8:	add	x16, x16, #0xb8
  4029fc:	br	x17

0000000000402a00 <lseek@plt>:
  402a00:	adrp	x16, 424000 <__fxstatat@plt+0x20f90>
  402a04:	ldr	x17, [x16, #192]
  402a08:	add	x16, x16, #0xc0
  402a0c:	br	x17

0000000000402a10 <mkfifo@plt>:
  402a10:	adrp	x16, 424000 <__fxstatat@plt+0x20f90>
  402a14:	ldr	x17, [x16, #200]
  402a18:	add	x16, x16, #0xc8
  402a1c:	br	x17

0000000000402a20 <__fpending@plt>:
  402a20:	adrp	x16, 424000 <__fxstatat@plt+0x20f90>
  402a24:	ldr	x17, [x16, #208]
  402a28:	add	x16, x16, #0xd0
  402a2c:	br	x17

0000000000402a30 <stpcpy@plt>:
  402a30:	adrp	x16, 424000 <__fxstatat@plt+0x20f90>
  402a34:	ldr	x17, [x16, #216]
  402a38:	add	x16, x16, #0xd8
  402a3c:	br	x17

0000000000402a40 <fileno@plt>:
  402a40:	adrp	x16, 424000 <__fxstatat@plt+0x20f90>
  402a44:	ldr	x17, [x16, #224]
  402a48:	add	x16, x16, #0xe0
  402a4c:	br	x17

0000000000402a50 <putc_unlocked@plt>:
  402a50:	adrp	x16, 424000 <__fxstatat@plt+0x20f90>
  402a54:	ldr	x17, [x16, #232]
  402a58:	add	x16, x16, #0xe8
  402a5c:	br	x17

0000000000402a60 <acl_delete_def_file@plt>:
  402a60:	adrp	x16, 424000 <__fxstatat@plt+0x20f90>
  402a64:	ldr	x17, [x16, #240]
  402a68:	add	x16, x16, #0xf0
  402a6c:	br	x17

0000000000402a70 <fclose@plt>:
  402a70:	adrp	x16, 424000 <__fxstatat@plt+0x20f90>
  402a74:	ldr	x17, [x16, #248]
  402a78:	add	x16, x16, #0xf8
  402a7c:	br	x17

0000000000402a80 <getpid@plt>:
  402a80:	adrp	x16, 424000 <__fxstatat@plt+0x20f90>
  402a84:	ldr	x17, [x16, #256]
  402a88:	add	x16, x16, #0x100
  402a8c:	br	x17

0000000000402a90 <nl_langinfo@plt>:
  402a90:	adrp	x16, 424000 <__fxstatat@plt+0x20f90>
  402a94:	ldr	x17, [x16, #264]
  402a98:	add	x16, x16, #0x108
  402a9c:	br	x17

0000000000402aa0 <fopen@plt>:
  402aa0:	adrp	x16, 424000 <__fxstatat@plt+0x20f90>
  402aa4:	ldr	x17, [x16, #272]
  402aa8:	add	x16, x16, #0x110
  402aac:	br	x17

0000000000402ab0 <malloc@plt>:
  402ab0:	adrp	x16, 424000 <__fxstatat@plt+0x20f90>
  402ab4:	ldr	x17, [x16, #280]
  402ab8:	add	x16, x16, #0x118
  402abc:	br	x17

0000000000402ac0 <futimesat@plt>:
  402ac0:	adrp	x16, 424000 <__fxstatat@plt+0x20f90>
  402ac4:	ldr	x17, [x16, #288]
  402ac8:	add	x16, x16, #0x120
  402acc:	br	x17

0000000000402ad0 <chmod@plt>:
  402ad0:	adrp	x16, 424000 <__fxstatat@plt+0x20f90>
  402ad4:	ldr	x17, [x16, #296]
  402ad8:	add	x16, x16, #0x128
  402adc:	br	x17

0000000000402ae0 <open@plt>:
  402ae0:	adrp	x16, 424000 <__fxstatat@plt+0x20f90>
  402ae4:	ldr	x17, [x16, #304]
  402ae8:	add	x16, x16, #0x130
  402aec:	br	x17

0000000000402af0 <__vasprintf_chk@plt>:
  402af0:	adrp	x16, 424000 <__fxstatat@plt+0x20f90>
  402af4:	ldr	x17, [x16, #312]
  402af8:	add	x16, x16, #0x138
  402afc:	br	x17

0000000000402b00 <getppid@plt>:
  402b00:	adrp	x16, 424000 <__fxstatat@plt+0x20f90>
  402b04:	ldr	x17, [x16, #320]
  402b08:	add	x16, x16, #0x140
  402b0c:	br	x17

0000000000402b10 <futimens@plt>:
  402b10:	adrp	x16, 424000 <__fxstatat@plt+0x20f90>
  402b14:	ldr	x17, [x16, #328]
  402b18:	add	x16, x16, #0x148
  402b1c:	br	x17

0000000000402b20 <strncmp@plt>:
  402b20:	adrp	x16, 424000 <__fxstatat@plt+0x20f90>
  402b24:	ldr	x17, [x16, #336]
  402b28:	add	x16, x16, #0x150
  402b2c:	br	x17

0000000000402b30 <bindtextdomain@plt>:
  402b30:	adrp	x16, 424000 <__fxstatat@plt+0x20f90>
  402b34:	ldr	x17, [x16, #344]
  402b38:	add	x16, x16, #0x158
  402b3c:	br	x17

0000000000402b40 <__libc_start_main@plt>:
  402b40:	adrp	x16, 424000 <__fxstatat@plt+0x20f90>
  402b44:	ldr	x17, [x16, #352]
  402b48:	add	x16, x16, #0x160
  402b4c:	br	x17

0000000000402b50 <__printf_chk@plt>:
  402b50:	adrp	x16, 424000 <__fxstatat@plt+0x20f90>
  402b54:	ldr	x17, [x16, #360]
  402b58:	add	x16, x16, #0x168
  402b5c:	br	x17

0000000000402b60 <acl_get_tag_type@plt>:
  402b60:	adrp	x16, 424000 <__fxstatat@plt+0x20f90>
  402b64:	ldr	x17, [x16, #368]
  402b68:	add	x16, x16, #0x170
  402b6c:	br	x17

0000000000402b70 <memset@plt>:
  402b70:	adrp	x16, 424000 <__fxstatat@plt+0x20f90>
  402b74:	ldr	x17, [x16, #376]
  402b78:	add	x16, x16, #0x178
  402b7c:	br	x17

0000000000402b80 <fdopen@plt>:
  402b80:	adrp	x16, 424000 <__fxstatat@plt+0x20f90>
  402b84:	ldr	x17, [x16, #384]
  402b88:	add	x16, x16, #0x180
  402b8c:	br	x17

0000000000402b90 <gettimeofday@plt>:
  402b90:	adrp	x16, 424000 <__fxstatat@plt+0x20f90>
  402b94:	ldr	x17, [x16, #392]
  402b98:	add	x16, x16, #0x188
  402b9c:	br	x17

0000000000402ba0 <fchmod@plt>:
  402ba0:	adrp	x16, 424000 <__fxstatat@plt+0x20f90>
  402ba4:	ldr	x17, [x16, #400]
  402ba8:	add	x16, x16, #0x190
  402bac:	br	x17

0000000000402bb0 <putchar_unlocked@plt>:
  402bb0:	adrp	x16, 424000 <__fxstatat@plt+0x20f90>
  402bb4:	ldr	x17, [x16, #408]
  402bb8:	add	x16, x16, #0x198
  402bbc:	br	x17

0000000000402bc0 <calloc@plt>:
  402bc0:	adrp	x16, 424000 <__fxstatat@plt+0x20f90>
  402bc4:	ldr	x17, [x16, #416]
  402bc8:	add	x16, x16, #0x1a0
  402bcc:	br	x17

0000000000402bd0 <bcmp@plt>:
  402bd0:	adrp	x16, 424000 <__fxstatat@plt+0x20f90>
  402bd4:	ldr	x17, [x16, #424]
  402bd8:	add	x16, x16, #0x1a8
  402bdc:	br	x17

0000000000402be0 <readdir@plt>:
  402be0:	adrp	x16, 424000 <__fxstatat@plt+0x20f90>
  402be4:	ldr	x17, [x16, #432]
  402be8:	add	x16, x16, #0x1b0
  402bec:	br	x17

0000000000402bf0 <realloc@plt>:
  402bf0:	adrp	x16, 424000 <__fxstatat@plt+0x20f90>
  402bf4:	ldr	x17, [x16, #440]
  402bf8:	add	x16, x16, #0x1b8
  402bfc:	br	x17

0000000000402c00 <acl_set_file@plt>:
  402c00:	adrp	x16, 424000 <__fxstatat@plt+0x20f90>
  402c04:	ldr	x17, [x16, #448]
  402c08:	add	x16, x16, #0x1c0
  402c0c:	br	x17

0000000000402c10 <getpagesize@plt>:
  402c10:	adrp	x16, 424000 <__fxstatat@plt+0x20f90>
  402c14:	ldr	x17, [x16, #456]
  402c18:	add	x16, x16, #0x1c8
  402c1c:	br	x17

0000000000402c20 <acl_from_mode@plt>:
  402c20:	adrp	x16, 424000 <__fxstatat@plt+0x20f90>
  402c24:	ldr	x17, [x16, #464]
  402c28:	add	x16, x16, #0x1d0
  402c2c:	br	x17

0000000000402c30 <acl_get_fd@plt>:
  402c30:	adrp	x16, 424000 <__fxstatat@plt+0x20f90>
  402c34:	ldr	x17, [x16, #472]
  402c38:	add	x16, x16, #0x1d8
  402c3c:	br	x17

0000000000402c40 <closedir@plt>:
  402c40:	adrp	x16, 424000 <__fxstatat@plt+0x20f90>
  402c44:	ldr	x17, [x16, #480]
  402c48:	add	x16, x16, #0x1e0
  402c4c:	br	x17

0000000000402c50 <close@plt>:
  402c50:	adrp	x16, 424000 <__fxstatat@plt+0x20f90>
  402c54:	ldr	x17, [x16, #488]
  402c58:	add	x16, x16, #0x1e8
  402c5c:	br	x17

0000000000402c60 <strrchr@plt>:
  402c60:	adrp	x16, 424000 <__fxstatat@plt+0x20f90>
  402c64:	ldr	x17, [x16, #496]
  402c68:	add	x16, x16, #0x1f0
  402c6c:	br	x17

0000000000402c70 <__gmon_start__@plt>:
  402c70:	adrp	x16, 424000 <__fxstatat@plt+0x20f90>
  402c74:	ldr	x17, [x16, #504]
  402c78:	add	x16, x16, #0x1f8
  402c7c:	br	x17

0000000000402c80 <fdopendir@plt>:
  402c80:	adrp	x16, 424000 <__fxstatat@plt+0x20f90>
  402c84:	ldr	x17, [x16, #512]
  402c88:	add	x16, x16, #0x200
  402c8c:	br	x17

0000000000402c90 <write@plt>:
  402c90:	adrp	x16, 424000 <__fxstatat@plt+0x20f90>
  402c94:	ldr	x17, [x16, #520]
  402c98:	add	x16, x16, #0x208
  402c9c:	br	x17

0000000000402ca0 <abort@plt>:
  402ca0:	adrp	x16, 424000 <__fxstatat@plt+0x20f90>
  402ca4:	ldr	x17, [x16, #528]
  402ca8:	add	x16, x16, #0x210
  402cac:	br	x17

0000000000402cb0 <posix_fadvise@plt>:
  402cb0:	adrp	x16, 424000 <__fxstatat@plt+0x20f90>
  402cb4:	ldr	x17, [x16, #536]
  402cb8:	add	x16, x16, #0x218
  402cbc:	br	x17

0000000000402cc0 <mbsinit@plt>:
  402cc0:	adrp	x16, 424000 <__fxstatat@plt+0x20f90>
  402cc4:	ldr	x17, [x16, #544]
  402cc8:	add	x16, x16, #0x220
  402ccc:	br	x17

0000000000402cd0 <fpathconf@plt>:
  402cd0:	adrp	x16, 424000 <__fxstatat@plt+0x20f90>
  402cd4:	ldr	x17, [x16, #552]
  402cd8:	add	x16, x16, #0x228
  402cdc:	br	x17

0000000000402ce0 <fread_unlocked@plt>:
  402ce0:	adrp	x16, 424000 <__fxstatat@plt+0x20f90>
  402ce4:	ldr	x17, [x16, #560]
  402ce8:	add	x16, x16, #0x230
  402cec:	br	x17

0000000000402cf0 <canonicalize_file_name@plt>:
  402cf0:	adrp	x16, 424000 <__fxstatat@plt+0x20f90>
  402cf4:	ldr	x17, [x16, #568]
  402cf8:	add	x16, x16, #0x238
  402cfc:	br	x17

0000000000402d00 <memcmp@plt>:
  402d00:	adrp	x16, 424000 <__fxstatat@plt+0x20f90>
  402d04:	ldr	x17, [x16, #576]
  402d08:	add	x16, x16, #0x240
  402d0c:	br	x17

0000000000402d10 <textdomain@plt>:
  402d10:	adrp	x16, 424000 <__fxstatat@plt+0x20f90>
  402d14:	ldr	x17, [x16, #584]
  402d18:	add	x16, x16, #0x248
  402d1c:	br	x17

0000000000402d20 <getopt_long@plt>:
  402d20:	adrp	x16, 424000 <__fxstatat@plt+0x20f90>
  402d24:	ldr	x17, [x16, #592]
  402d28:	add	x16, x16, #0x250
  402d2c:	br	x17

0000000000402d30 <__fprintf_chk@plt>:
  402d30:	adrp	x16, 424000 <__fxstatat@plt+0x20f90>
  402d34:	ldr	x17, [x16, #600]
  402d38:	add	x16, x16, #0x258
  402d3c:	br	x17

0000000000402d40 <strcmp@plt>:
  402d40:	adrp	x16, 424000 <__fxstatat@plt+0x20f90>
  402d44:	ldr	x17, [x16, #608]
  402d48:	add	x16, x16, #0x260
  402d4c:	br	x17

0000000000402d50 <__ctype_b_loc@plt>:
  402d50:	adrp	x16, 424000 <__fxstatat@plt+0x20f90>
  402d54:	ldr	x17, [x16, #616]
  402d58:	add	x16, x16, #0x268
  402d5c:	br	x17

0000000000402d60 <rewinddir@plt>:
  402d60:	adrp	x16, 424000 <__fxstatat@plt+0x20f90>
  402d64:	ldr	x17, [x16, #624]
  402d68:	add	x16, x16, #0x270
  402d6c:	br	x17

0000000000402d70 <rmdir@plt>:
  402d70:	adrp	x16, 424000 <__fxstatat@plt+0x20f90>
  402d74:	ldr	x17, [x16, #632]
  402d78:	add	x16, x16, #0x278
  402d7c:	br	x17

0000000000402d80 <lchown@plt>:
  402d80:	adrp	x16, 424000 <__fxstatat@plt+0x20f90>
  402d84:	ldr	x17, [x16, #640]
  402d88:	add	x16, x16, #0x280
  402d8c:	br	x17

0000000000402d90 <acl_get_file@plt>:
  402d90:	adrp	x16, 424000 <__fxstatat@plt+0x20f90>
  402d94:	ldr	x17, [x16, #648]
  402d98:	add	x16, x16, #0x288
  402d9c:	br	x17

0000000000402da0 <fseeko@plt>:
  402da0:	adrp	x16, 424000 <__fxstatat@plt+0x20f90>
  402da4:	ldr	x17, [x16, #656]
  402da8:	add	x16, x16, #0x290
  402dac:	br	x17

0000000000402db0 <getline@plt>:
  402db0:	adrp	x16, 424000 <__fxstatat@plt+0x20f90>
  402db4:	ldr	x17, [x16, #664]
  402db8:	add	x16, x16, #0x298
  402dbc:	br	x17

0000000000402dc0 <free@plt>:
  402dc0:	adrp	x16, 424000 <__fxstatat@plt+0x20f90>
  402dc4:	ldr	x17, [x16, #672]
  402dc8:	add	x16, x16, #0x2a0
  402dcc:	br	x17

0000000000402dd0 <renameat2@plt>:
  402dd0:	adrp	x16, 424000 <__fxstatat@plt+0x20f90>
  402dd4:	ldr	x17, [x16, #680]
  402dd8:	add	x16, x16, #0x2a8
  402ddc:	br	x17

0000000000402de0 <__ctype_get_mb_cur_max@plt>:
  402de0:	adrp	x16, 424000 <__fxstatat@plt+0x20f90>
  402de4:	ldr	x17, [x16, #688]
  402de8:	add	x16, x16, #0x2b0
  402dec:	br	x17

0000000000402df0 <getgid@plt>:
  402df0:	adrp	x16, 424000 <__fxstatat@plt+0x20f90>
  402df4:	ldr	x17, [x16, #696]
  402df8:	add	x16, x16, #0x2b8
  402dfc:	br	x17

0000000000402e00 <attr_copy_fd@plt>:
  402e00:	adrp	x16, 424000 <__fxstatat@plt+0x20f90>
  402e04:	ldr	x17, [x16, #704]
  402e08:	add	x16, x16, #0x2c0
  402e0c:	br	x17

0000000000402e10 <renameat@plt>:
  402e10:	adrp	x16, 424000 <__fxstatat@plt+0x20f90>
  402e14:	ldr	x17, [x16, #712]
  402e18:	add	x16, x16, #0x2c8
  402e1c:	br	x17

0000000000402e20 <acl_get_entry@plt>:
  402e20:	adrp	x16, 424000 <__fxstatat@plt+0x20f90>
  402e24:	ldr	x17, [x16, #720]
  402e28:	add	x16, x16, #0x2d0
  402e2c:	br	x17

0000000000402e30 <strspn@plt>:
  402e30:	adrp	x16, 424000 <__fxstatat@plt+0x20f90>
  402e34:	ldr	x17, [x16, #728]
  402e38:	add	x16, x16, #0x2d8
  402e3c:	br	x17

0000000000402e40 <strchr@plt>:
  402e40:	adrp	x16, 424000 <__fxstatat@plt+0x20f90>
  402e44:	ldr	x17, [x16, #736]
  402e48:	add	x16, x16, #0x2e0
  402e4c:	br	x17

0000000000402e50 <utimensat@plt>:
  402e50:	adrp	x16, 424000 <__fxstatat@plt+0x20f90>
  402e54:	ldr	x17, [x16, #744]
  402e58:	add	x16, x16, #0x2e8
  402e5c:	br	x17

0000000000402e60 <rename@plt>:
  402e60:	adrp	x16, 424000 <__fxstatat@plt+0x20f90>
  402e64:	ldr	x17, [x16, #752]
  402e68:	add	x16, x16, #0x2f0
  402e6c:	br	x17

0000000000402e70 <fcntl@plt>:
  402e70:	adrp	x16, 424000 <__fxstatat@plt+0x20f90>
  402e74:	ldr	x17, [x16, #760]
  402e78:	add	x16, x16, #0x2f8
  402e7c:	br	x17

0000000000402e80 <attr_copy_file@plt>:
  402e80:	adrp	x16, 424000 <__fxstatat@plt+0x20f90>
  402e84:	ldr	x17, [x16, #768]
  402e88:	add	x16, x16, #0x300
  402e8c:	br	x17

0000000000402e90 <fflush@plt>:
  402e90:	adrp	x16, 424000 <__fxstatat@plt+0x20f90>
  402e94:	ldr	x17, [x16, #776]
  402e98:	add	x16, x16, #0x308
  402e9c:	br	x17

0000000000402ea0 <attr_copy_check_permissions@plt>:
  402ea0:	adrp	x16, 424000 <__fxstatat@plt+0x20f90>
  402ea4:	ldr	x17, [x16, #784]
  402ea8:	add	x16, x16, #0x310
  402eac:	br	x17

0000000000402eb0 <strcpy@plt>:
  402eb0:	adrp	x16, 424000 <__fxstatat@plt+0x20f90>
  402eb4:	ldr	x17, [x16, #792]
  402eb8:	add	x16, x16, #0x318
  402ebc:	br	x17

0000000000402ec0 <dirfd@plt>:
  402ec0:	adrp	x16, 424000 <__fxstatat@plt+0x20f90>
  402ec4:	ldr	x17, [x16, #800]
  402ec8:	add	x16, x16, #0x320
  402ecc:	br	x17

0000000000402ed0 <__explicit_bzero_chk@plt>:
  402ed0:	adrp	x16, 424000 <__fxstatat@plt+0x20f90>
  402ed4:	ldr	x17, [x16, #808]
  402ed8:	add	x16, x16, #0x328
  402edc:	br	x17

0000000000402ee0 <__lxstat@plt>:
  402ee0:	adrp	x16, 424000 <__fxstatat@plt+0x20f90>
  402ee4:	ldr	x17, [x16, #816]
  402ee8:	add	x16, x16, #0x330
  402eec:	br	x17

0000000000402ef0 <read@plt>:
  402ef0:	adrp	x16, 424000 <__fxstatat@plt+0x20f90>
  402ef4:	ldr	x17, [x16, #824]
  402ef8:	add	x16, x16, #0x338
  402efc:	br	x17

0000000000402f00 <__mempcpy_chk@plt>:
  402f00:	adrp	x16, 424000 <__fxstatat@plt+0x20f90>
  402f04:	ldr	x17, [x16, #832]
  402f08:	add	x16, x16, #0x340
  402f0c:	br	x17

0000000000402f10 <utimes@plt>:
  402f10:	adrp	x16, 424000 <__fxstatat@plt+0x20f90>
  402f14:	ldr	x17, [x16, #840]
  402f18:	add	x16, x16, #0x348
  402f1c:	br	x17

0000000000402f20 <__fxstat@plt>:
  402f20:	adrp	x16, 424000 <__fxstatat@plt+0x20f90>
  402f24:	ldr	x17, [x16, #848]
  402f28:	add	x16, x16, #0x350
  402f2c:	br	x17

0000000000402f30 <dcgettext@plt>:
  402f30:	adrp	x16, 424000 <__fxstatat@plt+0x20f90>
  402f34:	ldr	x17, [x16, #856]
  402f38:	add	x16, x16, #0x358
  402f3c:	br	x17

0000000000402f40 <fputs_unlocked@plt>:
  402f40:	adrp	x16, 424000 <__fxstatat@plt+0x20f90>
  402f44:	ldr	x17, [x16, #864]
  402f48:	add	x16, x16, #0x360
  402f4c:	br	x17

0000000000402f50 <__freading@plt>:
  402f50:	adrp	x16, 424000 <__fxstatat@plt+0x20f90>
  402f54:	ldr	x17, [x16, #872]
  402f58:	add	x16, x16, #0x368
  402f5c:	br	x17

0000000000402f60 <ftruncate@plt>:
  402f60:	adrp	x16, 424000 <__fxstatat@plt+0x20f90>
  402f64:	ldr	x17, [x16, #880]
  402f68:	add	x16, x16, #0x370
  402f6c:	br	x17

0000000000402f70 <symlinkat@plt>:
  402f70:	adrp	x16, 424000 <__fxstatat@plt+0x20f90>
  402f74:	ldr	x17, [x16, #888]
  402f78:	add	x16, x16, #0x378
  402f7c:	br	x17

0000000000402f80 <fallocate@plt>:
  402f80:	adrp	x16, 424000 <__fxstatat@plt+0x20f90>
  402f84:	ldr	x17, [x16, #896]
  402f88:	add	x16, x16, #0x380
  402f8c:	br	x17

0000000000402f90 <iswprint@plt>:
  402f90:	adrp	x16, 424000 <__fxstatat@plt+0x20f90>
  402f94:	ldr	x17, [x16, #904]
  402f98:	add	x16, x16, #0x388
  402f9c:	br	x17

0000000000402fa0 <umask@plt>:
  402fa0:	adrp	x16, 424000 <__fxstatat@plt+0x20f90>
  402fa4:	ldr	x17, [x16, #912]
  402fa8:	add	x16, x16, #0x390
  402fac:	br	x17

0000000000402fb0 <openat@plt>:
  402fb0:	adrp	x16, 424000 <__fxstatat@plt+0x20f90>
  402fb4:	ldr	x17, [x16, #920]
  402fb8:	add	x16, x16, #0x398
  402fbc:	br	x17

0000000000402fc0 <__assert_fail@plt>:
  402fc0:	adrp	x16, 424000 <__fxstatat@plt+0x20f90>
  402fc4:	ldr	x17, [x16, #928]
  402fc8:	add	x16, x16, #0x3a0
  402fcc:	br	x17

0000000000402fd0 <__errno_location@plt>:
  402fd0:	adrp	x16, 424000 <__fxstatat@plt+0x20f90>
  402fd4:	ldr	x17, [x16, #936]
  402fd8:	add	x16, x16, #0x3a8
  402fdc:	br	x17

0000000000402fe0 <getenv@plt>:
  402fe0:	adrp	x16, 424000 <__fxstatat@plt+0x20f90>
  402fe4:	ldr	x17, [x16, #944]
  402fe8:	add	x16, x16, #0x3b0
  402fec:	br	x17

0000000000402ff0 <__xstat@plt>:
  402ff0:	adrp	x16, 424000 <__fxstatat@plt+0x20f90>
  402ff4:	ldr	x17, [x16, #952]
  402ff8:	add	x16, x16, #0x3b8
  402ffc:	br	x17

0000000000403000 <unlink@plt>:
  403000:	adrp	x16, 424000 <__fxstatat@plt+0x20f90>
  403004:	ldr	x17, [x16, #960]
  403008:	add	x16, x16, #0x3c0
  40300c:	br	x17

0000000000403010 <fchown@plt>:
  403010:	adrp	x16, 424000 <__fxstatat@plt+0x20f90>
  403014:	ldr	x17, [x16, #968]
  403018:	add	x16, x16, #0x3c8
  40301c:	br	x17

0000000000403020 <mkdir@plt>:
  403020:	adrp	x16, 424000 <__fxstatat@plt+0x20f90>
  403024:	ldr	x17, [x16, #976]
  403028:	add	x16, x16, #0x3d0
  40302c:	br	x17

0000000000403030 <error_at_line@plt>:
  403030:	adrp	x16, 424000 <__fxstatat@plt+0x20f90>
  403034:	ldr	x17, [x16, #984]
  403038:	add	x16, x16, #0x3d8
  40303c:	br	x17

0000000000403040 <ioctl@plt>:
  403040:	adrp	x16, 424000 <__fxstatat@plt+0x20f90>
  403044:	ldr	x17, [x16, #992]
  403048:	add	x16, x16, #0x3e0
  40304c:	br	x17

0000000000403050 <setlocale@plt>:
  403050:	adrp	x16, 424000 <__fxstatat@plt+0x20f90>
  403054:	ldr	x17, [x16, #1000]
  403058:	add	x16, x16, #0x3e8
  40305c:	br	x17

0000000000403060 <acl_free@plt>:
  403060:	adrp	x16, 424000 <__fxstatat@plt+0x20f90>
  403064:	ldr	x17, [x16, #1008]
  403068:	add	x16, x16, #0x3f0
  40306c:	br	x17

0000000000403070 <__fxstatat@plt>:
  403070:	adrp	x16, 424000 <__fxstatat@plt+0x20f90>
  403074:	ldr	x17, [x16, #1016]
  403078:	add	x16, x16, #0x3f8
  40307c:	br	x17

Disassembly of section .text:

0000000000403080 <.text>:
  403080:	mov	x29, #0x0                   	// #0
  403084:	mov	x30, #0x0                   	// #0
  403088:	mov	x5, x0
  40308c:	ldr	x1, [sp]
  403090:	add	x2, sp, #0x8
  403094:	mov	x6, sp
  403098:	movz	x0, #0x0, lsl #48
  40309c:	movk	x0, #0x0, lsl #32
  4030a0:	movk	x0, #0x40, lsl #16
  4030a4:	movk	x0, #0x356c
  4030a8:	movz	x3, #0x0, lsl #48
  4030ac:	movk	x3, #0x0, lsl #32
  4030b0:	movk	x3, #0x40, lsl #16
  4030b4:	movk	x3, #0xffb0
  4030b8:	movz	x4, #0x0, lsl #48
  4030bc:	movk	x4, #0x0, lsl #32
  4030c0:	movk	x4, #0x41, lsl #16
  4030c4:	movk	x4, #0x30
  4030c8:	bl	402b40 <__libc_start_main@plt>
  4030cc:	bl	402ca0 <abort@plt>
  4030d0:	adrp	x0, 423000 <__fxstatat@plt+0x1ff90>
  4030d4:	ldr	x0, [x0, #4064]
  4030d8:	cbz	x0, 4030e0 <__fxstatat@plt+0x70>
  4030dc:	b	402c70 <__gmon_start__@plt>
  4030e0:	ret
  4030e4:	nop
  4030e8:	adrp	x0, 424000 <__fxstatat@plt+0x20f90>
  4030ec:	add	x0, x0, #0x488
  4030f0:	adrp	x1, 424000 <__fxstatat@plt+0x20f90>
  4030f4:	add	x1, x1, #0x488
  4030f8:	cmp	x1, x0
  4030fc:	b.eq	403114 <__fxstatat@plt+0xa4>  // b.none
  403100:	adrp	x1, 410000 <__fxstatat@plt+0xcf90>
  403104:	ldr	x1, [x1, #224]
  403108:	cbz	x1, 403114 <__fxstatat@plt+0xa4>
  40310c:	mov	x16, x1
  403110:	br	x16
  403114:	ret
  403118:	adrp	x0, 424000 <__fxstatat@plt+0x20f90>
  40311c:	add	x0, x0, #0x488
  403120:	adrp	x1, 424000 <__fxstatat@plt+0x20f90>
  403124:	add	x1, x1, #0x488
  403128:	sub	x1, x1, x0
  40312c:	lsr	x2, x1, #63
  403130:	add	x1, x2, x1, asr #3
  403134:	cmp	xzr, x1, asr #1
  403138:	asr	x1, x1, #1
  40313c:	b.eq	403154 <__fxstatat@plt+0xe4>  // b.none
  403140:	adrp	x2, 410000 <__fxstatat@plt+0xcf90>
  403144:	ldr	x2, [x2, #232]
  403148:	cbz	x2, 403154 <__fxstatat@plt+0xe4>
  40314c:	mov	x16, x2
  403150:	br	x16
  403154:	ret
  403158:	stp	x29, x30, [sp, #-32]!
  40315c:	mov	x29, sp
  403160:	str	x19, [sp, #16]
  403164:	adrp	x19, 424000 <__fxstatat@plt+0x20f90>
  403168:	ldrb	w0, [x19, #1216]
  40316c:	cbnz	w0, 40317c <__fxstatat@plt+0x10c>
  403170:	bl	4030e8 <__fxstatat@plt+0x78>
  403174:	mov	w0, #0x1                   	// #1
  403178:	strb	w0, [x19, #1216]
  40317c:	ldr	x19, [sp, #16]
  403180:	ldp	x29, x30, [sp], #32
  403184:	ret
  403188:	b	403118 <__fxstatat@plt+0xa8>
  40318c:	sub	sp, sp, #0xa0
  403190:	stp	x20, x19, [sp, #144]
  403194:	mov	w19, w0
  403198:	stp	x29, x30, [sp, #112]
  40319c:	stp	x22, x21, [sp, #128]
  4031a0:	add	x29, sp, #0x70
  4031a4:	cbnz	w0, 403530 <__fxstatat@plt+0x4c0>
  4031a8:	adrp	x1, 410000 <__fxstatat@plt+0xcf90>
  4031ac:	add	x1, x1, #0x68f
  4031b0:	mov	w2, #0x5                   	// #5
  4031b4:	mov	x0, xzr
  4031b8:	bl	402f30 <dcgettext@plt>
  4031bc:	adrp	x8, 424000 <__fxstatat@plt+0x20f90>
  4031c0:	ldr	x2, [x8, #2408]
  4031c4:	mov	x1, x0
  4031c8:	mov	w0, #0x1                   	// #1
  4031cc:	mov	x3, x2
  4031d0:	mov	x4, x2
  4031d4:	bl	402b50 <__printf_chk@plt>
  4031d8:	adrp	x1, 410000 <__fxstatat@plt+0xcf90>
  4031dc:	add	x1, x1, #0x70e
  4031e0:	mov	w2, #0x5                   	// #5
  4031e4:	mov	x0, xzr
  4031e8:	bl	402f30 <dcgettext@plt>
  4031ec:	adrp	x22, 424000 <__fxstatat@plt+0x20f90>
  4031f0:	ldr	x1, [x22, #1192]
  4031f4:	bl	402f40 <fputs_unlocked@plt>
  4031f8:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  4031fc:	add	x1, x1, #0x8cf
  403200:	mov	w2, #0x5                   	// #5
  403204:	mov	x0, xzr
  403208:	bl	402f30 <dcgettext@plt>
  40320c:	ldr	x1, [x22, #1192]
  403210:	bl	402f40 <fputs_unlocked@plt>
  403214:	adrp	x1, 410000 <__fxstatat@plt+0xcf90>
  403218:	add	x1, x1, #0x748
  40321c:	mov	w2, #0x5                   	// #5
  403220:	mov	x0, xzr
  403224:	bl	402f30 <dcgettext@plt>
  403228:	ldr	x1, [x22, #1192]
  40322c:	bl	402f40 <fputs_unlocked@plt>
  403230:	adrp	x1, 410000 <__fxstatat@plt+0xcf90>
  403234:	add	x1, x1, #0x902
  403238:	mov	w2, #0x5                   	// #5
  40323c:	mov	x0, xzr
  403240:	bl	402f30 <dcgettext@plt>
  403244:	ldr	x1, [x22, #1192]
  403248:	bl	402f40 <fputs_unlocked@plt>
  40324c:	adrp	x1, 410000 <__fxstatat@plt+0xcf90>
  403250:	add	x1, x1, #0xaad
  403254:	mov	w2, #0x5                   	// #5
  403258:	mov	x0, xzr
  40325c:	bl	402f30 <dcgettext@plt>
  403260:	ldr	x1, [x22, #1192]
  403264:	bl	402f40 <fputs_unlocked@plt>
  403268:	adrp	x1, 410000 <__fxstatat@plt+0xcf90>
  40326c:	add	x1, x1, #0xb36
  403270:	mov	w2, #0x5                   	// #5
  403274:	mov	x0, xzr
  403278:	bl	402f30 <dcgettext@plt>
  40327c:	ldr	x1, [x22, #1192]
  403280:	bl	402f40 <fputs_unlocked@plt>
  403284:	adrp	x1, 410000 <__fxstatat@plt+0xcf90>
  403288:	add	x1, x1, #0xbff
  40328c:	mov	w2, #0x5                   	// #5
  403290:	mov	x0, xzr
  403294:	bl	402f30 <dcgettext@plt>
  403298:	ldr	x1, [x22, #1192]
  40329c:	bl	402f40 <fputs_unlocked@plt>
  4032a0:	adrp	x1, 410000 <__fxstatat@plt+0xcf90>
  4032a4:	add	x1, x1, #0xd54
  4032a8:	mov	w2, #0x5                   	// #5
  4032ac:	mov	x0, xzr
  4032b0:	bl	402f30 <dcgettext@plt>
  4032b4:	ldr	x1, [x22, #1192]
  4032b8:	bl	402f40 <fputs_unlocked@plt>
  4032bc:	adrp	x1, 410000 <__fxstatat@plt+0xcf90>
  4032c0:	add	x1, x1, #0xde5
  4032c4:	mov	w2, #0x5                   	// #5
  4032c8:	mov	x0, xzr
  4032cc:	bl	402f30 <dcgettext@plt>
  4032d0:	ldr	x1, [x22, #1192]
  4032d4:	bl	402f40 <fputs_unlocked@plt>
  4032d8:	adrp	x1, 410000 <__fxstatat@plt+0xcf90>
  4032dc:	add	x1, x1, #0xf00
  4032e0:	mov	w2, #0x5                   	// #5
  4032e4:	mov	x0, xzr
  4032e8:	bl	402f30 <dcgettext@plt>
  4032ec:	ldr	x1, [x22, #1192]
  4032f0:	bl	402f40 <fputs_unlocked@plt>
  4032f4:	adrp	x1, 410000 <__fxstatat@plt+0xcf90>
  4032f8:	add	x1, x1, #0xfc3
  4032fc:	mov	w2, #0x5                   	// #5
  403300:	mov	x0, xzr
  403304:	bl	402f30 <dcgettext@plt>
  403308:	ldr	x1, [x22, #1192]
  40330c:	bl	402f40 <fputs_unlocked@plt>
  403310:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  403314:	add	x1, x1, #0xd2
  403318:	mov	w2, #0x5                   	// #5
  40331c:	mov	x0, xzr
  403320:	bl	402f30 <dcgettext@plt>
  403324:	ldr	x1, [x22, #1192]
  403328:	bl	402f40 <fputs_unlocked@plt>
  40332c:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  403330:	add	x1, x1, #0x210
  403334:	mov	w2, #0x5                   	// #5
  403338:	mov	x0, xzr
  40333c:	bl	402f30 <dcgettext@plt>
  403340:	ldr	x1, [x22, #1192]
  403344:	bl	402f40 <fputs_unlocked@plt>
  403348:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  40334c:	add	x1, x1, #0x328
  403350:	mov	w2, #0x5                   	// #5
  403354:	mov	x0, xzr
  403358:	bl	402f30 <dcgettext@plt>
  40335c:	ldr	x1, [x22, #1192]
  403360:	bl	402f40 <fputs_unlocked@plt>
  403364:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  403368:	add	x1, x1, #0x355
  40336c:	mov	w2, #0x5                   	// #5
  403370:	mov	x0, xzr
  403374:	bl	402f30 <dcgettext@plt>
  403378:	ldr	x1, [x22, #1192]
  40337c:	bl	402f40 <fputs_unlocked@plt>
  403380:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  403384:	add	x1, x1, #0x38b
  403388:	mov	w2, #0x5                   	// #5
  40338c:	mov	x0, xzr
  403390:	bl	402f30 <dcgettext@plt>
  403394:	ldr	x1, [x22, #1192]
  403398:	bl	402f40 <fputs_unlocked@plt>
  40339c:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  4033a0:	add	x1, x1, #0x4ee
  4033a4:	mov	w2, #0x5                   	// #5
  4033a8:	mov	x0, xzr
  4033ac:	bl	402f30 <dcgettext@plt>
  4033b0:	ldr	x1, [x22, #1192]
  4033b4:	bl	402f40 <fputs_unlocked@plt>
  4033b8:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  4033bc:	add	x1, x1, #0x91a
  4033c0:	mov	w2, #0x5                   	// #5
  4033c4:	mov	x0, xzr
  4033c8:	bl	402f30 <dcgettext@plt>
  4033cc:	ldr	x1, [x22, #1192]
  4033d0:	bl	402f40 <fputs_unlocked@plt>
  4033d4:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  4033d8:	add	x1, x1, #0x9f7
  4033dc:	mov	w2, #0x5                   	// #5
  4033e0:	mov	x0, xzr
  4033e4:	bl	402f30 <dcgettext@plt>
  4033e8:	ldr	x1, [x22, #1192]
  4033ec:	bl	402f40 <fputs_unlocked@plt>
  4033f0:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  4033f4:	add	x1, x1, #0x60d
  4033f8:	mov	w2, #0x5                   	// #5
  4033fc:	mov	x0, xzr
  403400:	bl	402f30 <dcgettext@plt>
  403404:	ldr	x1, [x22, #1192]
  403408:	bl	402f40 <fputs_unlocked@plt>
  40340c:	adrp	x1, 410000 <__fxstatat@plt+0xcf90>
  403410:	add	x1, x1, #0x598
  403414:	mov	x0, sp
  403418:	mov	w2, #0x70                  	// #112
  40341c:	mov	x21, sp
  403420:	bl	402890 <memcpy@plt>
  403424:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  403428:	adrp	x20, 411000 <__fxstatat@plt+0xdf90>
  40342c:	add	x1, x1, #0xad5
  403430:	add	x20, x20, #0x6af
  403434:	mov	x0, x20
  403438:	bl	402d40 <strcmp@plt>
  40343c:	cbz	w0, 403448 <__fxstatat@plt+0x3d8>
  403440:	ldr	x1, [x21, #16]!
  403444:	cbnz	x1, 403434 <__fxstatat@plt+0x3c4>
  403448:	ldr	x8, [x21, #8]
  40344c:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  403450:	add	x1, x1, #0xb34
  403454:	mov	w2, #0x5                   	// #5
  403458:	cmp	x8, #0x0
  40345c:	mov	x0, xzr
  403460:	csel	x21, x20, x8, eq  // eq = none
  403464:	bl	402f30 <dcgettext@plt>
  403468:	adrp	x2, 411000 <__fxstatat@plt+0xdf90>
  40346c:	adrp	x3, 411000 <__fxstatat@plt+0xdf90>
  403470:	mov	x1, x0
  403474:	add	x2, x2, #0x789
  403478:	add	x3, x3, #0xb4b
  40347c:	mov	w0, #0x1                   	// #1
  403480:	bl	402b50 <__printf_chk@plt>
  403484:	mov	w0, #0x5                   	// #5
  403488:	mov	x1, xzr
  40348c:	bl	403050 <setlocale@plt>
  403490:	cbz	x0, 4034c4 <__fxstatat@plt+0x454>
  403494:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  403498:	add	x1, x1, #0xb73
  40349c:	mov	w2, #0x3                   	// #3
  4034a0:	bl	402b20 <strncmp@plt>
  4034a4:	cbz	w0, 4034c4 <__fxstatat@plt+0x454>
  4034a8:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  4034ac:	add	x1, x1, #0xb77
  4034b0:	mov	w2, #0x5                   	// #5
  4034b4:	mov	x0, xzr
  4034b8:	bl	402f30 <dcgettext@plt>
  4034bc:	ldr	x1, [x22, #1192]
  4034c0:	bl	402f40 <fputs_unlocked@plt>
  4034c4:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  4034c8:	add	x1, x1, #0xbbe
  4034cc:	mov	w2, #0x5                   	// #5
  4034d0:	mov	x0, xzr
  4034d4:	bl	402f30 <dcgettext@plt>
  4034d8:	adrp	x2, 411000 <__fxstatat@plt+0xdf90>
  4034dc:	mov	x1, x0
  4034e0:	add	x2, x2, #0xb4b
  4034e4:	mov	w0, #0x1                   	// #1
  4034e8:	mov	x3, x20
  4034ec:	bl	402b50 <__printf_chk@plt>
  4034f0:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  4034f4:	add	x1, x1, #0xbd9
  4034f8:	mov	w2, #0x5                   	// #5
  4034fc:	mov	x0, xzr
  403500:	bl	402f30 <dcgettext@plt>
  403504:	adrp	x8, 412000 <__fxstatat@plt+0xef90>
  403508:	adrp	x9, 411000 <__fxstatat@plt+0xdf90>
  40350c:	add	x8, x8, #0xcf4
  403510:	add	x9, x9, #0xaf1
  403514:	cmp	x21, x20
  403518:	mov	x1, x0
  40351c:	csel	x3, x9, x8, eq  // eq = none
  403520:	mov	w0, #0x1                   	// #1
  403524:	mov	x2, x21
  403528:	bl	402b50 <__printf_chk@plt>
  40352c:	b	403564 <__fxstatat@plt+0x4f4>
  403530:	adrp	x8, 424000 <__fxstatat@plt+0x20f90>
  403534:	ldr	x20, [x8, #1168]
  403538:	adrp	x1, 410000 <__fxstatat@plt+0xcf90>
  40353c:	add	x1, x1, #0x668
  403540:	mov	w2, #0x5                   	// #5
  403544:	mov	x0, xzr
  403548:	bl	402f30 <dcgettext@plt>
  40354c:	adrp	x8, 424000 <__fxstatat@plt+0x20f90>
  403550:	ldr	x3, [x8, #2408]
  403554:	mov	x2, x0
  403558:	mov	w1, #0x1                   	// #1
  40355c:	mov	x0, x20
  403560:	bl	402d30 <__fprintf_chk@plt>
  403564:	mov	w0, w19
  403568:	bl	4028e0 <exit@plt>
  40356c:	sub	sp, sp, #0x140
  403570:	stp	x29, x30, [sp, #224]
  403574:	stp	x28, x27, [sp, #240]
  403578:	stp	x26, x25, [sp, #256]
  40357c:	stp	x24, x23, [sp, #272]
  403580:	stp	x22, x21, [sp, #288]
  403584:	stp	x20, x19, [sp, #304]
  403588:	mov	w20, w0
  40358c:	ldr	x0, [x1]
  403590:	add	x29, sp, #0xe0
  403594:	mov	x19, x1
  403598:	sub	x26, x29, #0x58
  40359c:	bl	40b0d0 <__fxstatat@plt+0x8060>
  4035a0:	adrp	x1, 412000 <__fxstatat@plt+0xef90>
  4035a4:	add	x1, x1, #0xcf4
  4035a8:	mov	w0, #0x6                   	// #6
  4035ac:	bl	403050 <setlocale@plt>
  4035b0:	adrp	x21, 411000 <__fxstatat@plt+0xdf90>
  4035b4:	add	x21, x21, #0x78d
  4035b8:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  4035bc:	add	x1, x1, #0x6b2
  4035c0:	mov	x0, x21
  4035c4:	bl	402b30 <bindtextdomain@plt>
  4035c8:	mov	x0, x21
  4035cc:	bl	402d10 <textdomain@plt>
  4035d0:	adrp	x0, 409000 <__fxstatat@plt+0x5f90>
  4035d4:	add	x0, x0, #0x950
  4035d8:	bl	410038 <__fxstatat@plt+0xcfc8>
  4035dc:	sub	x0, x29, #0x58
  4035e0:	bl	407830 <__fxstatat@plt+0x47c0>
  4035e4:	adrp	x8, 410000 <__fxstatat@plt+0xcf90>
  4035e8:	ldr	d0, [x8, #240]
  4035ec:	mov	w24, #0x1                   	// #1
  4035f0:	adrp	x8, 410000 <__fxstatat@plt+0xcf90>
  4035f4:	stur	w24, [x29, #-68]
  4035f8:	stur	d0, [x26, #4]
  4035fc:	ldr	d0, [x8, #248]
  403600:	adrp	x0, 411000 <__fxstatat@plt+0xdf90>
  403604:	add	x0, x0, #0xc0c
  403608:	sturh	wzr, [x29, #-64]
  40360c:	stur	wzr, [x29, #-32]
  403610:	stur	wzr, [x29, #-60]
  403614:	stur	wzr, [x26, #31]
  403618:	stur	wzr, [x26, #37]
  40361c:	sturh	wzr, [x26, #41]
  403620:	sturh	w24, [x26, #35]
  403624:	stur	d0, [x26, #12]
  403628:	stur	wzr, [x26, #43]
  40362c:	sturb	wzr, [x29, #-41]
  403630:	bl	402fe0 <getenv@plt>
  403634:	cmp	x0, #0x0
  403638:	adrp	x2, 411000 <__fxstatat@plt+0xdf90>
  40363c:	adrp	x3, 410000 <__fxstatat@plt+0xcf90>
  403640:	mov	w28, wzr
  403644:	mov	x22, xzr
  403648:	mov	w8, wzr
  40364c:	mov	x21, xzr
  403650:	mov	w27, wzr
  403654:	add	x2, x2, #0x6c4
  403658:	add	x3, x3, #0x178
  40365c:	cset	w9, ne  // ne = any
  403660:	str	xzr, [sp]
  403664:	stp	xzr, xzr, [x29, #-24]
  403668:	sturb	w9, [x29, #-40]
  40366c:	mov	w0, w20
  403670:	mov	x1, x19
  403674:	mov	x4, xzr
  403678:	mov	w25, w8
  40367c:	mov	x23, x2
  403680:	bl	402d20 <getopt_long@plt>
  403684:	cmp	w0, #0x47
  403688:	b.le	40398c <__fxstatat@plt+0x91c>
  40368c:	sub	w8, w0, #0x48
  403690:	cmp	w8, #0x30
  403694:	b.hi	4036b8 <__fxstatat@plt+0x648>  // b.pmore
  403698:	adrp	x11, 410000 <__fxstatat@plt+0xcf90>
  40369c:	add	x11, x11, #0x100
  4036a0:	adr	x9, 4036b0 <__fxstatat@plt+0x640>
  4036a4:	ldrh	w10, [x11, x8, lsl #1]
  4036a8:	add	x9, x9, x10, lsl #2
  4036ac:	br	x9
  4036b0:	sturb	w24, [x29, #-46]
  4036b4:	b	403968 <__fxstatat@plt+0x8f8>
  4036b8:	sub	w8, w0, #0x100
  4036bc:	cmp	w8, #0x8
  4036c0:	b.hi	403be4 <__fxstatat@plt+0xb74>  // b.pmore
  4036c4:	adrp	x11, 410000 <__fxstatat@plt+0xcf90>
  4036c8:	add	x11, x11, #0x162
  4036cc:	adr	x9, 40366c <__fxstatat@plt+0x5fc>
  4036d0:	ldrb	w10, [x11, x8]
  4036d4:	add	x9, x9, x10, lsl #2
  4036d8:	adrp	x3, 410000 <__fxstatat@plt+0xcf90>
  4036dc:	mov	w8, #0x1                   	// #1
  4036e0:	mov	x2, x23
  4036e4:	add	x3, x3, #0x178
  4036e8:	br	x9
  4036ec:	sturb	wzr, [x29, #-53]
  4036f0:	mov	w8, w25
  4036f4:	b	40366c <__fxstatat@plt+0x5fc>
  4036f8:	mov	w8, #0x2                   	// #2
  4036fc:	stur	w8, [x29, #-84]
  403700:	mov	w8, #0x101                 	// #257
  403704:	sturb	w24, [x29, #-54]
  403708:	sturh	w8, [x26, #29]
  40370c:	sturb	w24, [x29, #-57]
  403710:	sturb	w24, [x29, #-52]
  403714:	sturb	w24, [x29, #-49]
  403718:	sturh	w8, [x26, #41]
  40371c:	b	403968 <__fxstatat@plt+0x8f8>
  403720:	sturb	w24, [x29, #-54]
  403724:	mov	w8, #0x2                   	// #2
  403728:	b	403748 <__fxstatat@plt+0x6d8>
  40372c:	sturb	w24, [x29, #-66]
  403730:	b	403968 <__fxstatat@plt+0x8f8>
  403734:	mov	w27, #0x1                   	// #1
  403738:	b	403968 <__fxstatat@plt+0x8f8>
  40373c:	mov	w8, #0x2                   	// #2
  403740:	b	4037c4 <__fxstatat@plt+0x754>
  403744:	mov	w8, #0x3                   	// #3
  403748:	stur	w8, [x29, #-84]
  40374c:	b	403968 <__fxstatat@plt+0x8f8>
  403750:	adrp	x8, 424000 <__fxstatat@plt+0x20f90>
  403754:	ldr	x22, [x8, #1176]
  403758:	b	4037b8 <__fxstatat@plt+0x748>
  40375c:	adrp	x8, 424000 <__fxstatat@plt+0x20f90>
  403760:	ldr	x9, [x8, #1176]
  403764:	adrp	x3, 410000 <__fxstatat@plt+0xcf90>
  403768:	mov	w8, w25
  40376c:	mov	x2, x23
  403770:	add	x3, x3, #0x178
  403774:	cbz	x9, 40366c <__fxstatat@plt+0x5fc>
  403778:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  40377c:	mov	w2, #0x5                   	// #5
  403780:	mov	x0, xzr
  403784:	add	x1, x1, #0x746
  403788:	bl	402f30 <dcgettext@plt>
  40378c:	mov	x2, x0
  403790:	mov	w0, wzr
  403794:	mov	w1, wzr
  403798:	bl	4028f0 <error@plt>
  40379c:	b	4038a0 <__fxstatat@plt+0x830>
  4037a0:	adrp	x8, 424000 <__fxstatat@plt+0x20f90>
  4037a4:	ldr	x8, [x8, #1176]
  4037a8:	ldr	x9, [sp]
  4037ac:	cmp	x8, #0x0
  4037b0:	csel	x9, x9, x8, eq  // eq = none
  4037b4:	str	x9, [sp]
  4037b8:	mov	w28, #0x1                   	// #1
  4037bc:	b	403968 <__fxstatat@plt+0x8f8>
  4037c0:	mov	w8, #0x3                   	// #3
  4037c4:	stur	w8, [x29, #-80]
  4037c8:	b	403968 <__fxstatat@plt+0x8f8>
  4037cc:	cbnz	x21, 403b08 <__fxstatat@plt+0xa98>
  4037d0:	adrp	x8, 424000 <__fxstatat@plt+0x20f90>
  4037d4:	ldr	x0, [x8, #1176]
  4037d8:	add	x1, sp, #0x8
  4037dc:	bl	410048 <__fxstatat@plt+0xcfd8>
  4037e0:	cbnz	w0, 403b14 <__fxstatat@plt+0xaa4>
  4037e4:	ldr	w8, [sp, #24]
  4037e8:	adrp	x3, 410000 <__fxstatat@plt+0xcf90>
  4037ec:	add	x3, x3, #0x178
  4037f0:	and	w8, w8, #0xf000
  4037f4:	cmp	w8, #0x4, lsl #12
  4037f8:	b.ne	403b58 <__fxstatat@plt+0xae8>  // b.any
  4037fc:	adrp	x8, 424000 <__fxstatat@plt+0x20f90>
  403800:	ldr	x21, [x8, #1176]
  403804:	mov	x2, x23
  403808:	mov	w8, w25
  40380c:	b	40366c <__fxstatat@plt+0x5fc>
  403810:	sturb	w24, [x29, #-60]
  403814:	b	403968 <__fxstatat@plt+0x8f8>
  403818:	adrp	x8, 424000 <__fxstatat@plt+0x20f90>
  40381c:	strb	w24, [x8, #1224]
  403820:	mov	w8, w25
  403824:	b	40366c <__fxstatat@plt+0x5fc>
  403828:	adrp	x8, 424000 <__fxstatat@plt+0x20f90>
  40382c:	ldr	x1, [x8, #1176]
  403830:	cbz	x1, 40397c <__fxstatat@plt+0x90c>
  403834:	adrp	x8, 424000 <__fxstatat@plt+0x20f90>
  403838:	ldr	x5, [x8, #1056]
  40383c:	adrp	x0, 411000 <__fxstatat@plt+0xdf90>
  403840:	adrp	x2, 410000 <__fxstatat@plt+0xcf90>
  403844:	adrp	x3, 410000 <__fxstatat@plt+0xcf90>
  403848:	mov	w4, #0x4                   	// #4
  40384c:	add	x0, x0, #0x6e5
  403850:	add	x2, x2, #0x578
  403854:	add	x3, x3, #0x568
  403858:	bl	409198 <__fxstatat@plt+0x6128>
  40385c:	adrp	x8, 410000 <__fxstatat@plt+0xcf90>
  403860:	add	x8, x8, #0x568
  403864:	ldr	w8, [x8, x0, lsl #2]
  403868:	adrp	x3, 410000 <__fxstatat@plt+0xcf90>
  40386c:	add	x3, x3, #0x178
  403870:	mov	x2, x23
  403874:	b	403980 <__fxstatat@plt+0x910>
  403878:	mov	w8, #0x4                   	// #4
  40387c:	stur	w8, [x29, #-84]
  403880:	b	403968 <__fxstatat@plt+0x8f8>
  403884:	sturb	w24, [x29, #-43]
  403888:	b	403968 <__fxstatat@plt+0x8f8>
  40388c:	adrp	x8, 424000 <__fxstatat@plt+0x20f90>
  403890:	ldr	x0, [x8, #1176]
  403894:	sub	x1, x29, #0x58
  403898:	mov	w2, wzr
  40389c:	bl	403c10 <__fxstatat@plt+0xba0>
  4038a0:	adrp	x3, 410000 <__fxstatat@plt+0xcf90>
  4038a4:	add	x3, x3, #0x178
  4038a8:	mov	x2, x23
  4038ac:	mov	w8, w25
  4038b0:	b	40366c <__fxstatat@plt+0x5fc>
  4038b4:	adrp	x8, 424000 <__fxstatat@plt+0x20f90>
  4038b8:	ldr	x0, [x8, #1176]
  4038bc:	cbz	x0, 4038d0 <__fxstatat@plt+0x860>
  4038c0:	sub	x1, x29, #0x58
  4038c4:	mov	w2, #0x1                   	// #1
  4038c8:	bl	403c10 <__fxstatat@plt+0xba0>
  4038cc:	b	4038dc <__fxstatat@plt+0x86c>
  4038d0:	mov	w8, #0x101                 	// #257
  4038d4:	sturh	w8, [x26, #29]
  4038d8:	sturb	w24, [x29, #-57]
  4038dc:	sturb	w24, [x29, #-52]
  4038e0:	b	403968 <__fxstatat@plt+0x8f8>
  4038e4:	adrp	x8, 424000 <__fxstatat@plt+0x20f90>
  4038e8:	ldr	x1, [x8, #1176]
  4038ec:	adrp	x8, 424000 <__fxstatat@plt+0x20f90>
  4038f0:	ldr	x5, [x8, #1056]
  4038f4:	adrp	x0, 411000 <__fxstatat@plt+0xdf90>
  4038f8:	adrp	x2, 410000 <__fxstatat@plt+0xcf90>
  4038fc:	adrp	x3, 410000 <__fxstatat@plt+0xcf90>
  403900:	mov	w4, #0x4                   	// #4
  403904:	add	x0, x0, #0x6dc
  403908:	add	x2, x2, #0x548
  40390c:	add	x3, x3, #0x538
  403910:	bl	409198 <__fxstatat@plt+0x6128>
  403914:	adrp	x8, 410000 <__fxstatat@plt+0xcf90>
  403918:	add	x8, x8, #0x538
  40391c:	ldr	w8, [x8, x0, lsl #2]
  403920:	adrp	x3, 410000 <__fxstatat@plt+0xcf90>
  403924:	add	x3, x3, #0x178
  403928:	mov	x2, x23
  40392c:	stur	w8, [x29, #-76]
  403930:	mov	w8, w25
  403934:	b	40366c <__fxstatat@plt+0x5fc>
  403938:	adrp	x8, 424000 <__fxstatat@plt+0x20f90>
  40393c:	strb	w24, [x8, #1225]
  403940:	mov	w8, w25
  403944:	b	40366c <__fxstatat@plt+0x5fc>
  403948:	sturb	w24, [x29, #-67]
  40394c:	mov	w8, w25
  403950:	b	40366c <__fxstatat@plt+0x5fc>
  403954:	sturb	w24, [x29, #-65]
  403958:	b	403968 <__fxstatat@plt+0x8f8>
  40395c:	sturb	w24, [x29, #-44]
  403960:	b	403968 <__fxstatat@plt+0x8f8>
  403964:	sturb	w24, [x29, #-42]
  403968:	adrp	x3, 410000 <__fxstatat@plt+0xcf90>
  40396c:	mov	w8, w25
  403970:	mov	x2, x23
  403974:	add	x3, x3, #0x178
  403978:	b	40366c <__fxstatat@plt+0x5fc>
  40397c:	mov	w8, #0x2                   	// #2
  403980:	stur	w8, [x29, #-32]
  403984:	mov	w8, w25
  403988:	b	40366c <__fxstatat@plt+0x5fc>
  40398c:	cmn	w0, #0x1
  403990:	b.ne	403aa8 <__fxstatat@plt+0xa38>  // b.any
  403994:	ldurb	w8, [x29, #-65]
  403998:	cbz	w8, 4039a4 <__fxstatat@plt+0x934>
  40399c:	ldurb	w8, [x29, #-44]
  4039a0:	cbnz	w8, 403b94 <__fxstatat@plt+0xb24>
  4039a4:	ldur	w8, [x29, #-80]
  4039a8:	cmp	w8, #0x2
  4039ac:	b.ne	4039b8 <__fxstatat@plt+0x948>  // b.any
  4039b0:	sturb	wzr, [x29, #-43]
  4039b4:	tbnz	w28, #0, 403bc0 <__fxstatat@plt+0xb50>
  4039b8:	ldur	w8, [x29, #-32]
  4039bc:	cmp	w8, #0x2
  4039c0:	b.ne	4039d0 <__fxstatat@plt+0x960>  // b.any
  4039c4:	ldur	w8, [x29, #-76]
  4039c8:	cmp	w8, #0x2
  4039cc:	b.ne	403ba0 <__fxstatat@plt+0xb30>  // b.any
  4039d0:	tbz	w28, #0, 4039f4 <__fxstatat@plt+0x984>
  4039d4:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  4039d8:	add	x1, x1, #0x856
  4039dc:	mov	w2, #0x5                   	// #5
  4039e0:	mov	x0, xzr
  4039e4:	bl	402f30 <dcgettext@plt>
  4039e8:	ldr	x1, [sp]
  4039ec:	bl	4098a8 <__fxstatat@plt+0x6838>
  4039f0:	b	4039f8 <__fxstatat@plt+0x988>
  4039f4:	mov	w0, wzr
  4039f8:	stur	w0, [x29, #-88]
  4039fc:	mov	x0, x22
  403a00:	bl	40929c <__fxstatat@plt+0x622c>
  403a04:	ldur	w9, [x29, #-84]
  403a08:	ldurb	w8, [x29, #-46]
  403a0c:	cmp	w9, #0x1
  403a10:	b.ne	403a34 <__fxstatat@plt+0x9c4>  // b.any
  403a14:	cbz	w8, 403a2c <__fxstatat@plt+0x9bc>
  403a18:	ldurb	w9, [x29, #-65]
  403a1c:	cbnz	w9, 403a2c <__fxstatat@plt+0x9bc>
  403a20:	mov	w8, #0x2                   	// #2
  403a24:	stur	w8, [x29, #-84]
  403a28:	b	403a38 <__fxstatat@plt+0x9c8>
  403a2c:	mov	w9, #0x4                   	// #4
  403a30:	stur	w9, [x29, #-84]
  403a34:	cbz	w8, 403a40 <__fxstatat@plt+0x9d0>
  403a38:	and	w8, w25, #0x1
  403a3c:	sturb	w8, [x29, #-68]
  403a40:	ldurb	w9, [x29, #-55]
  403a44:	ldurb	w8, [x29, #-50]
  403a48:	cbz	w9, 403a58 <__fxstatat@plt+0x9e8>
  403a4c:	cbnz	w8, 403bac <__fxstatat@plt+0xb3c>
  403a50:	sturb	wzr, [x29, #-51]
  403a54:	b	403a5c <__fxstatat@plt+0x9ec>
  403a58:	cbnz	w8, 403bb4 <__fxstatat@plt+0xb44>
  403a5c:	bl	4086c4 <__fxstatat@plt+0x5654>
  403a60:	adrp	x8, 424000 <__fxstatat@plt+0x20f90>
  403a64:	ldrsw	x8, [x8, #1184]
  403a68:	and	w3, w27, #0x1
  403a6c:	sub	x4, x29, #0x58
  403a70:	mov	x2, x21
  403a74:	sub	w0, w20, w8
  403a78:	add	x1, x19, x8, lsl #3
  403a7c:	bl	403d70 <__fxstatat@plt+0xd00>
  403a80:	ldp	x20, x19, [sp, #304]
  403a84:	ldp	x22, x21, [sp, #288]
  403a88:	ldp	x24, x23, [sp, #272]
  403a8c:	ldp	x26, x25, [sp, #256]
  403a90:	ldp	x28, x27, [sp, #240]
  403a94:	ldp	x29, x30, [sp, #224]
  403a98:	mvn	w8, w0
  403a9c:	and	w0, w8, #0x1
  403aa0:	add	sp, sp, #0x140
  403aa4:	ret
  403aa8:	cmn	w0, #0x3
  403aac:	b.ne	403af8 <__fxstatat@plt+0xa88>  // b.any
  403ab0:	adrp	x8, 424000 <__fxstatat@plt+0x20f90>
  403ab4:	adrp	x9, 424000 <__fxstatat@plt+0x20f90>
  403ab8:	ldr	x0, [x8, #1192]
  403abc:	ldr	x3, [x9, #1048]
  403ac0:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  403ac4:	adrp	x2, 411000 <__fxstatat@plt+0xdf90>
  403ac8:	adrp	x4, 411000 <__fxstatat@plt+0xdf90>
  403acc:	adrp	x5, 411000 <__fxstatat@plt+0xdf90>
  403ad0:	adrp	x6, 411000 <__fxstatat@plt+0xdf90>
  403ad4:	add	x1, x1, #0x6af
  403ad8:	add	x2, x2, #0x789
  403adc:	add	x4, x4, #0x797
  403ae0:	add	x5, x5, #0x7a9
  403ae4:	add	x6, x6, #0x7b9
  403ae8:	mov	x7, xzr
  403aec:	bl	40e20c <__fxstatat@plt+0xb19c>
  403af0:	mov	w0, wzr
  403af4:	bl	4028e0 <exit@plt>
  403af8:	cmn	w0, #0x2
  403afc:	b.ne	403be4 <__fxstatat@plt+0xb74>  // b.any
  403b00:	mov	w0, wzr
  403b04:	bl	40318c <__fxstatat@plt+0x11c>
  403b08:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  403b0c:	add	x1, x1, #0x6ef
  403b10:	b	403bf4 <__fxstatat@plt+0xb84>
  403b14:	bl	402fd0 <__errno_location@plt>
  403b18:	ldr	w19, [x0]
  403b1c:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  403b20:	add	x1, x1, #0x715
  403b24:	mov	w2, #0x5                   	// #5
  403b28:	mov	x0, xzr
  403b2c:	bl	402f30 <dcgettext@plt>
  403b30:	adrp	x8, 424000 <__fxstatat@plt+0x20f90>
  403b34:	ldr	x1, [x8, #1176]
  403b38:	mov	x20, x0
  403b3c:	mov	w0, #0x4                   	// #4
  403b40:	bl	40c3e8 <__fxstatat@plt+0x9378>
  403b44:	mov	x3, x0
  403b48:	mov	w0, #0x1                   	// #1
  403b4c:	mov	w1, w19
  403b50:	mov	x2, x20
  403b54:	bl	4028f0 <error@plt>
  403b58:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  403b5c:	add	x1, x1, #0x729
  403b60:	mov	w2, #0x5                   	// #5
  403b64:	mov	x0, xzr
  403b68:	bl	402f30 <dcgettext@plt>
  403b6c:	adrp	x8, 424000 <__fxstatat@plt+0x20f90>
  403b70:	ldr	x1, [x8, #1176]
  403b74:	mov	x19, x0
  403b78:	mov	w0, #0x4                   	// #4
  403b7c:	bl	40c3e8 <__fxstatat@plt+0x9378>
  403b80:	mov	x3, x0
  403b84:	mov	w0, #0x1                   	// #1
  403b88:	mov	w1, wzr
  403b8c:	mov	x2, x19
  403b90:	bl	4028f0 <error@plt>
  403b94:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  403b98:	add	x1, x1, #0x7c6
  403b9c:	b	403bc8 <__fxstatat@plt+0xb58>
  403ba0:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  403ba4:	add	x1, x1, #0x828
  403ba8:	b	403bc8 <__fxstatat@plt+0xb58>
  403bac:	ldurb	w8, [x29, #-51]
  403bb0:	cbnz	w8, 403bec <__fxstatat@plt+0xb7c>
  403bb4:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  403bb8:	add	x1, x1, #0x88c
  403bbc:	b	403bf4 <__fxstatat@plt+0xb84>
  403bc0:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  403bc4:	add	x1, x1, #0x7ef
  403bc8:	mov	w2, #0x5                   	// #5
  403bcc:	mov	x0, xzr
  403bd0:	bl	402f30 <dcgettext@plt>
  403bd4:	mov	x2, x0
  403bd8:	mov	w0, wzr
  403bdc:	mov	w1, wzr
  403be0:	bl	4028f0 <error@plt>
  403be4:	mov	w0, #0x1                   	// #1
  403be8:	bl	40318c <__fxstatat@plt+0x11c>
  403bec:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  403bf0:	add	x1, x1, #0x862
  403bf4:	mov	w2, #0x5                   	// #5
  403bf8:	mov	x0, xzr
  403bfc:	bl	402f30 <dcgettext@plt>
  403c00:	mov	x2, x0
  403c04:	mov	w0, #0x1                   	// #1
  403c08:	mov	w1, wzr
  403c0c:	bl	4028f0 <error@plt>
  403c10:	sub	sp, sp, #0x70
  403c14:	stp	x29, x30, [sp, #16]
  403c18:	stp	x28, x27, [sp, #32]
  403c1c:	stp	x26, x25, [sp, #48]
  403c20:	stp	x24, x23, [sp, #64]
  403c24:	stp	x22, x21, [sp, #80]
  403c28:	stp	x20, x19, [sp, #96]
  403c2c:	add	x29, sp, #0x10
  403c30:	mov	w21, w2
  403c34:	mov	x19, x1
  403c38:	and	w26, w2, #0x1
  403c3c:	bl	40e564 <__fxstatat@plt+0xb4f4>
  403c40:	adrp	x8, 411000 <__fxstatat@plt+0xdf90>
  403c44:	adrp	x9, 411000 <__fxstatat@plt+0xdf90>
  403c48:	add	x8, x8, #0xd40
  403c4c:	add	x9, x9, #0xd35
  403c50:	tst	w21, #0x1
  403c54:	mvn	w10, w21
  403c58:	adrp	x21, 410000 <__fxstatat@plt+0xcf90>
  403c5c:	adrp	x22, 410000 <__fxstatat@plt+0xcf90>
  403c60:	adrp	x20, 410000 <__fxstatat@plt+0xcf90>
  403c64:	mov	x24, x0
  403c68:	adrp	x27, 424000 <__fxstatat@plt+0x20f90>
  403c6c:	add	x21, x21, #0x628
  403c70:	add	x22, x22, #0x608
  403c74:	csel	x23, x9, x8, ne  // ne = any
  403c78:	and	w28, w10, #0x1
  403c7c:	add	x20, x20, #0x16b
  403c80:	str	x0, [sp, #8]
  403c84:	mov	w1, #0x2c                  	// #44
  403c88:	mov	x0, x24
  403c8c:	mov	x25, x24
  403c90:	bl	402e40 <strchr@plt>
  403c94:	mov	x24, x0
  403c98:	cbz	x0, 403ca0 <__fxstatat@plt+0xc30>
  403c9c:	strb	wzr, [x24], #1
  403ca0:	ldr	x5, [x27, #1056]
  403ca4:	mov	w4, #0x4                   	// #4
  403ca8:	mov	x0, x23
  403cac:	mov	x1, x25
  403cb0:	mov	x2, x21
  403cb4:	mov	x3, x22
  403cb8:	bl	409198 <__fxstatat@plt+0x6128>
  403cbc:	ldr	w8, [x22, x0, lsl #2]
  403cc0:	cmp	w8, #0x6
  403cc4:	b.hi	403d6c <__fxstatat@plt+0xcfc>  // b.pmore
  403cc8:	adr	x9, 403cd8 <__fxstatat@plt+0xc68>
  403ccc:	ldrb	w10, [x20, x8]
  403cd0:	add	x9, x9, x10, lsl #2
  403cd4:	br	x9
  403cd8:	strb	w26, [x19, #30]
  403cdc:	strb	w28, [x19, #32]
  403ce0:	cbnz	x24, 403c84 <__fxstatat@plt+0xc14>
  403ce4:	b	403d48 <__fxstatat@plt+0xcd8>
  403ce8:	strb	w26, [x19, #38]
  403cec:	strb	w26, [x19, #37]
  403cf0:	cbnz	x24, 403c84 <__fxstatat@plt+0xc14>
  403cf4:	b	403d48 <__fxstatat@plt+0xcd8>
  403cf8:	strb	w26, [x19, #29]
  403cfc:	cbnz	x24, 403c84 <__fxstatat@plt+0xc14>
  403d00:	b	403d48 <__fxstatat@plt+0xcd8>
  403d04:	strb	w26, [x19, #34]
  403d08:	cbnz	x24, 403c84 <__fxstatat@plt+0xc14>
  403d0c:	b	403d48 <__fxstatat@plt+0xcd8>
  403d10:	strb	w26, [x19, #31]
  403d14:	cbnz	x24, 403c84 <__fxstatat@plt+0xc14>
  403d18:	b	403d48 <__fxstatat@plt+0xcd8>
  403d1c:	strb	w26, [x19, #39]
  403d20:	strb	w26, [x19, #40]
  403d24:	cbnz	x24, 403c84 <__fxstatat@plt+0xc14>
  403d28:	b	403d48 <__fxstatat@plt+0xcd8>
  403d2c:	strb	w26, [x19, #30]
  403d30:	strb	w26, [x19, #31]
  403d34:	strb	w26, [x19, #29]
  403d38:	strb	w26, [x19, #34]
  403d3c:	strb	w28, [x19, #32]
  403d40:	strb	w26, [x19, #39]
  403d44:	cbnz	x24, 403c84 <__fxstatat@plt+0xc14>
  403d48:	ldr	x0, [sp, #8]
  403d4c:	ldp	x20, x19, [sp, #96]
  403d50:	ldp	x22, x21, [sp, #80]
  403d54:	ldp	x24, x23, [sp, #64]
  403d58:	ldp	x26, x25, [sp, #48]
  403d5c:	ldp	x28, x27, [sp, #32]
  403d60:	ldp	x29, x30, [sp, #16]
  403d64:	add	sp, sp, #0x70
  403d68:	b	402dc0 <free@plt>
  403d6c:	bl	402ca0 <abort@plt>
  403d70:	stp	x29, x30, [sp, #-96]!
  403d74:	stp	x28, x27, [sp, #16]
  403d78:	stp	x26, x25, [sp, #32]
  403d7c:	stp	x24, x23, [sp, #48]
  403d80:	stp	x22, x21, [sp, #64]
  403d84:	stp	x20, x19, [sp, #80]
  403d88:	mov	x29, sp
  403d8c:	sub	sp, sp, #0xb0
  403d90:	sturb	wzr, [x29, #-140]
  403d94:	ldrb	w9, [x4, #21]
  403d98:	mov	x19, x4
  403d9c:	mov	w8, w3
  403da0:	mov	x20, x1
  403da4:	mov	w22, w0
  403da8:	stur	x2, [x29, #-176]
  403dac:	cbz	w9, 403db8 <__fxstatat@plt+0xd48>
  403db0:	mov	w3, #0x1                   	// #1
  403db4:	b	403dc4 <__fxstatat@plt+0xd54>
  403db8:	ldrb	w9, [x19, #22]
  403dbc:	cmp	w9, #0x0
  403dc0:	cset	w3, ne  // ne = any
  403dc4:	ldur	x9, [x29, #-176]
  403dc8:	cmp	x9, #0x0
  403dcc:	cset	w9, eq  // eq = none
  403dd0:	cmp	w9, w22
  403dd4:	b.ge	404134 <__fxstatat@plt+0x10c4>  // b.tcont
  403dd8:	tbz	w8, #0, 403ea0 <__fxstatat@plt+0xe30>
  403ddc:	ldur	x8, [x29, #-176]
  403de0:	cbnz	x8, 404170 <__fxstatat@plt+0x1100>
  403de4:	cmp	w22, #0x3
  403de8:	b.ge	404194 <__fxstatat@plt+0x1124>  // b.tcont
  403dec:	add	x8, x20, w22, sxtw #3
  403df0:	ldur	x0, [x8, #-8]
  403df4:	sub	x1, x29, #0x88
  403df8:	sub	x2, x29, #0x8c
  403dfc:	bl	4041f0 <__fxstatat@plt+0x1180>
  403e00:	adrp	x8, 424000 <__fxstatat@plt+0x20f90>
  403e04:	ldrb	w8, [x8, #1224]
  403e08:	cmp	w8, #0x1
  403e0c:	b.eq	404148 <__fxstatat@plt+0x10d8>  // b.none
  403e10:	ldrb	w8, [x19, #22]
  403e14:	ldp	x21, x20, [x20]
  403e18:	cbz	w8, 403e80 <__fxstatat@plt+0xe10>
  403e1c:	ldr	w22, [x19]
  403e20:	cbz	w22, 403e80 <__fxstatat@plt+0xe10>
  403e24:	mov	x0, x21
  403e28:	mov	x1, x20
  403e2c:	bl	402d40 <strcmp@plt>
  403e30:	cbnz	w0, 403e80 <__fxstatat@plt+0xe10>
  403e34:	ldurb	w8, [x29, #-140]
  403e38:	cbnz	w8, 403e80 <__fxstatat@plt+0xe10>
  403e3c:	ldur	w8, [x29, #-120]
  403e40:	and	w8, w8, #0xf000
  403e44:	cmp	w8, #0x8, lsl #12
  403e48:	b.ne	403e80 <__fxstatat@plt+0xe10>  // b.any
  403e4c:	mov	w0, #0xffffff9c            	// #-100
  403e50:	mov	x1, x20
  403e54:	mov	w2, w22
  403e58:	bl	409834 <__fxstatat@plt+0x67c4>
  403e5c:	adrp	x22, 424000 <__fxstatat@plt+0x20f90>
  403e60:	add	x22, x22, #0x4d0
  403e64:	mov	x20, x0
  403e68:	mov	w2, #0x50                  	// #80
  403e6c:	mov	x0, x22
  403e70:	mov	x1, x19
  403e74:	bl	402890 <memcpy@plt>
  403e78:	mov	x19, x22
  403e7c:	str	wzr, [x22]
  403e80:	sub	x4, x29, #0x98
  403e84:	mov	x0, x21
  403e88:	mov	x1, x20
  403e8c:	mov	w2, wzr
  403e90:	mov	x3, x19
  403e94:	mov	x5, xzr
  403e98:	bl	404a7c <__fxstatat@plt+0x1a0c>
  403e9c:	b	4040d0 <__fxstatat@plt+0x1060>
  403ea0:	ldur	x8, [x29, #-176]
  403ea4:	cbz	x8, 403ec4 <__fxstatat@plt+0xe54>
  403ea8:	cmp	w22, #0x2
  403eac:	b.lt	403efc <__fxstatat@plt+0xe8c>  // b.tstop
  403eb0:	mov	x0, x19
  403eb4:	bl	4049f4 <__fxstatat@plt+0x1984>
  403eb8:	mov	x0, x19
  403ebc:	bl	404a38 <__fxstatat@plt+0x19c8>
  403ec0:	b	403f04 <__fxstatat@plt+0xe94>
  403ec4:	cmp	w22, #0x2
  403ec8:	b.lt	403e00 <__fxstatat@plt+0xd90>  // b.tstop
  403ecc:	sxtw	x8, w22
  403ed0:	sub	x23, x8, #0x1
  403ed4:	ldr	x0, [x20, x23, lsl #3]
  403ed8:	sub	x1, x29, #0x88
  403edc:	sub	x2, x29, #0x8c
  403ee0:	bl	4041f0 <__fxstatat@plt+0x1180>
  403ee4:	tbz	w0, #0, 4040f4 <__fxstatat@plt+0x1084>
  403ee8:	ldr	x8, [x20, x23, lsl #3]
  403eec:	stur	x8, [x29, #-176]
  403ef0:	cbz	x8, 403e00 <__fxstatat@plt+0xd90>
  403ef4:	mov	w22, w23
  403ef8:	b	403ea8 <__fxstatat@plt+0xe38>
  403efc:	cmp	w22, #0x1
  403f00:	b.ne	4040c4 <__fxstatat@plt+0x1054>  // b.any
  403f04:	mov	x26, xzr
  403f08:	mov	w21, w22
  403f0c:	mov	w28, #0x1                   	// #1
  403f10:	adrp	x25, 424000 <__fxstatat@plt+0x20f90>
  403f14:	adrp	x22, 424000 <__fxstatat@plt+0x20f90>
  403f18:	ldrb	w8, [x25, #1225]
  403f1c:	stur	xzr, [x29, #-160]
  403f20:	ldr	x23, [x20, x26, lsl #3]
  403f24:	cmp	w8, #0x1
  403f28:	b.ne	403f34 <__fxstatat@plt+0xec4>  // b.any
  403f2c:	mov	x0, x23
  403f30:	bl	409c98 <__fxstatat@plt+0x6c28>
  403f34:	ldrb	w8, [x22, #1224]
  403f38:	tbz	w8, #0, 403fbc <__fxstatat@plt+0xf4c>
  403f3c:	mov	x0, x23
  403f40:	bl	4028b0 <strlen@plt>
  403f44:	add	x9, x0, #0x10
  403f48:	mov	x8, sp
  403f4c:	and	x9, x9, #0xfffffffffffffff0
  403f50:	sub	x24, x8, x9
  403f54:	add	x2, x0, #0x1
  403f58:	mov	sp, x24
  403f5c:	mov	x0, x24
  403f60:	mov	x1, x23
  403f64:	bl	402890 <memcpy@plt>
  403f68:	mov	x0, x24
  403f6c:	bl	409c98 <__fxstatat@plt+0x6c28>
  403f70:	ldur	x0, [x29, #-176]
  403f74:	sub	x2, x29, #0xa0
  403f78:	mov	x1, x24
  403f7c:	bl	409fa4 <__fxstatat@plt+0x6f34>
  403f80:	ldur	x8, [x29, #-160]
  403f84:	ldrb	w9, [x19, #46]
  403f88:	sub	x3, x29, #0x98
  403f8c:	sub	x4, x29, #0x8c
  403f90:	sub	x1, x8, x0
  403f94:	adrp	x8, 411000 <__fxstatat@plt+0xdf90>
  403f98:	cmp	w9, #0x0
  403f9c:	add	x8, x8, #0xde4
  403fa0:	csel	x2, xzr, x8, eq  // eq = none
  403fa4:	mov	x5, x19
  403fa8:	mov	x24, x0
  403fac:	bl	4042a8 <__fxstatat@plt+0x1238>
  403fb0:	tbnz	w0, #0, 40403c <__fxstatat@plt+0xfcc>
  403fb4:	mov	w28, wzr
  403fb8:	b	404084 <__fxstatat@plt+0x1014>
  403fbc:	mov	x0, x23
  403fc0:	mov	x27, x20
  403fc4:	mov	x20, x25
  403fc8:	bl	409c0c <__fxstatat@plt+0x6b9c>
  403fcc:	mov	x25, x0
  403fd0:	bl	4028b0 <strlen@plt>
  403fd4:	add	x9, x0, #0x10
  403fd8:	mov	x8, sp
  403fdc:	and	x9, x9, #0xfffffffffffffff0
  403fe0:	sub	x24, x8, x9
  403fe4:	add	x2, x0, #0x1
  403fe8:	mov	sp, x24
  403fec:	mov	x0, x24
  403ff0:	mov	x1, x25
  403ff4:	bl	402890 <memcpy@plt>
  403ff8:	mov	x0, x24
  403ffc:	bl	409c98 <__fxstatat@plt+0x6c28>
  404000:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  404004:	mov	x0, x24
  404008:	add	x1, x1, #0xdee
  40400c:	bl	402d40 <strcmp@plt>
  404010:	cbz	w0, 404028 <__fxstatat@plt+0xfb8>
  404014:	ldur	x0, [x29, #-176]
  404018:	mov	x1, x24
  40401c:	mov	x2, xzr
  404020:	bl	409fa4 <__fxstatat@plt+0x6f34>
  404024:	b	404030 <__fxstatat@plt+0xfc0>
  404028:	ldur	x0, [x29, #-176]
  40402c:	bl	40e564 <__fxstatat@plt+0xb4f4>
  404030:	mov	x24, x0
  404034:	mov	x25, x20
  404038:	mov	x20, x27
  40403c:	ldurb	w2, [x29, #-140]
  404040:	sub	x4, x29, #0xa4
  404044:	mov	x0, x23
  404048:	mov	x1, x24
  40404c:	mov	x3, x19
  404050:	mov	x5, xzr
  404054:	bl	404a7c <__fxstatat@plt+0x1a0c>
  404058:	ldrb	w8, [x22, #1224]
  40405c:	and	w9, w0, w28
  404060:	and	w28, w9, #0x1
  404064:	cmp	w8, #0x1
  404068:	b.ne	404084 <__fxstatat@plt+0x1014>  // b.any
  40406c:	ldp	x8, x2, [x29, #-160]
  404070:	mov	x0, x24
  404074:	mov	x3, x19
  404078:	sub	x1, x8, x24
  40407c:	bl	40471c <__fxstatat@plt+0x16ac>
  404080:	and	w28, w0, w28
  404084:	ldrb	w8, [x22, #1224]
  404088:	cmp	w8, #0x1
  40408c:	b.ne	4040ac <__fxstatat@plt+0x103c>  // b.any
  404090:	ldur	x0, [x29, #-152]
  404094:	cbz	x0, 4040ac <__fxstatat@plt+0x103c>
  404098:	ldr	x23, [x0, #144]
  40409c:	stur	x23, [x29, #-152]
  4040a0:	bl	402dc0 <free@plt>
  4040a4:	mov	x0, x23
  4040a8:	cbnz	x23, 404098 <__fxstatat@plt+0x1028>
  4040ac:	mov	x0, x24
  4040b0:	bl	402dc0 <free@plt>
  4040b4:	add	x26, x26, #0x1
  4040b8:	cmp	x26, x21
  4040bc:	b.ne	403f18 <__fxstatat@plt+0xea8>  // b.any
  4040c0:	b	4040c8 <__fxstatat@plt+0x1058>
  4040c4:	mov	w28, #0x1                   	// #1
  4040c8:	cmp	w28, #0x0
  4040cc:	cset	w0, ne  // ne = any
  4040d0:	and	w0, w0, #0x1
  4040d4:	mov	sp, x29
  4040d8:	ldp	x20, x19, [sp, #80]
  4040dc:	ldp	x22, x21, [sp, #64]
  4040e0:	ldp	x24, x23, [sp, #48]
  4040e4:	ldp	x26, x25, [sp, #32]
  4040e8:	ldp	x28, x27, [sp, #16]
  4040ec:	ldp	x29, x30, [sp], #96
  4040f0:	ret
  4040f4:	cmp	w22, #0x3
  4040f8:	b.lt	403e00 <__fxstatat@plt+0xd90>  // b.tstop
  4040fc:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  404100:	add	x1, x1, #0x729
  404104:	mov	w2, #0x5                   	// #5
  404108:	mov	x0, xzr
  40410c:	bl	402f30 <dcgettext@plt>
  404110:	ldr	x1, [x20, x23, lsl #3]
  404114:	mov	x19, x0
  404118:	mov	w0, #0x4                   	// #4
  40411c:	bl	40c3e8 <__fxstatat@plt+0x9378>
  404120:	mov	x3, x0
  404124:	mov	w0, #0x1                   	// #1
  404128:	mov	w1, wzr
  40412c:	mov	x2, x19
  404130:	bl	4028f0 <error@plt>
  404134:	cmp	w22, #0x0
  404138:	b.gt	4041b0 <__fxstatat@plt+0x1140>
  40413c:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  404140:	add	x1, x1, #0xd4e
  404144:	b	404150 <__fxstatat@plt+0x10e0>
  404148:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  40414c:	add	x1, x1, #0xdf1
  404150:	mov	w2, #0x5                   	// #5
  404154:	mov	x0, xzr
  404158:	bl	402f30 <dcgettext@plt>
  40415c:	mov	x2, x0
  404160:	mov	w0, wzr
  404164:	mov	w1, wzr
  404168:	bl	4028f0 <error@plt>
  40416c:	b	4041e8 <__fxstatat@plt+0x1178>
  404170:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  404174:	add	x1, x1, #0xd8d
  404178:	mov	w2, #0x5                   	// #5
  40417c:	mov	x0, xzr
  404180:	bl	402f30 <dcgettext@plt>
  404184:	mov	x2, x0
  404188:	mov	w0, #0x1                   	// #1
  40418c:	mov	w1, wzr
  404190:	bl	4028f0 <error@plt>
  404194:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  404198:	add	x1, x1, #0xdd3
  40419c:	mov	w2, #0x5                   	// #5
  4041a0:	mov	x0, xzr
  4041a4:	bl	402f30 <dcgettext@plt>
  4041a8:	ldr	x1, [x20, #16]
  4041ac:	b	4041c8 <__fxstatat@plt+0x1158>
  4041b0:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  4041b4:	add	x1, x1, #0xd63
  4041b8:	mov	w2, #0x5                   	// #5
  4041bc:	mov	x0, xzr
  4041c0:	bl	402f30 <dcgettext@plt>
  4041c4:	ldr	x1, [x20]
  4041c8:	mov	x19, x0
  4041cc:	mov	w0, #0x4                   	// #4
  4041d0:	bl	40c3e8 <__fxstatat@plt+0x9378>
  4041d4:	mov	x3, x0
  4041d8:	mov	w0, wzr
  4041dc:	mov	w1, wzr
  4041e0:	mov	x2, x19
  4041e4:	bl	4028f0 <error@plt>
  4041e8:	mov	w0, #0x1                   	// #1
  4041ec:	bl	40318c <__fxstatat@plt+0x11c>
  4041f0:	stp	x29, x30, [sp, #-48]!
  4041f4:	stp	x22, x21, [sp, #16]
  4041f8:	stp	x20, x19, [sp, #32]
  4041fc:	mov	x29, sp
  404200:	mov	w21, w3
  404204:	mov	x22, x2
  404208:	mov	x20, x1
  40420c:	mov	x19, x0
  404210:	bl	410048 <__fxstatat@plt+0xcfd8>
  404214:	cbz	w0, 40422c <__fxstatat@plt+0x11bc>
  404218:	bl	402fd0 <__errno_location@plt>
  40421c:	ldr	w8, [x0]
  404220:	cmp	w8, #0x2
  404224:	b.eq	404240 <__fxstatat@plt+0x11d0>  // b.none
  404228:	cbnz	w8, 404250 <__fxstatat@plt+0x11e0>
  40422c:	ldr	w8, [x20, #16]
  404230:	and	w8, w8, #0xf000
  404234:	cmp	w8, #0x4, lsl #12
  404238:	cset	w0, eq  // eq = none
  40423c:	b	40425c <__fxstatat@plt+0x11ec>
  404240:	mov	w0, wzr
  404244:	mov	w8, #0x1                   	// #1
  404248:	strb	w8, [x22]
  40424c:	b	40425c <__fxstatat@plt+0x11ec>
  404250:	tbz	w21, #0, 40426c <__fxstatat@plt+0x11fc>
  404254:	mov	w0, wzr
  404258:	str	wzr, [x20, #16]
  40425c:	ldp	x20, x19, [sp, #32]
  404260:	ldp	x22, x21, [sp, #16]
  404264:	ldp	x29, x30, [sp], #48
  404268:	ret
  40426c:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  404270:	add	x1, x1, #0x715
  404274:	mov	w2, #0x5                   	// #5
  404278:	mov	x0, xzr
  40427c:	mov	w20, w8
  404280:	bl	402f30 <dcgettext@plt>
  404284:	mov	x21, x0
  404288:	mov	w0, #0x4                   	// #4
  40428c:	mov	x1, x19
  404290:	bl	40c3e8 <__fxstatat@plt+0x9378>
  404294:	mov	x3, x0
  404298:	mov	w0, #0x1                   	// #1
  40429c:	mov	w1, w20
  4042a0:	mov	x2, x21
  4042a4:	bl	4028f0 <error@plt>
  4042a8:	stp	x29, x30, [sp, #-96]!
  4042ac:	stp	x28, x27, [sp, #16]
  4042b0:	stp	x26, x25, [sp, #32]
  4042b4:	stp	x24, x23, [sp, #48]
  4042b8:	stp	x22, x21, [sp, #64]
  4042bc:	stp	x20, x19, [sp, #80]
  4042c0:	mov	x29, sp
  4042c4:	sub	sp, sp, #0x120
  4042c8:	mov	x19, sp
  4042cc:	mov	x22, x5
  4042d0:	mov	x21, x4
  4042d4:	mov	x23, x3
  4042d8:	str	x2, [x19, #16]
  4042dc:	mov	x24, x1
  4042e0:	mov	x25, x0
  4042e4:	bl	4028b0 <strlen@plt>
  4042e8:	add	x9, x0, #0x10
  4042ec:	mov	x8, sp
  4042f0:	and	x9, x9, #0xfffffffffffffff0
  4042f4:	sub	x20, x8, x9
  4042f8:	add	x2, x0, #0x1
  4042fc:	mov	sp, x20
  404300:	mov	x0, x20
  404304:	mov	x1, x25
  404308:	bl	402890 <memcpy@plt>
  40430c:	mov	x0, x20
  404310:	bl	409b48 <__fxstatat@plt+0x6ad8>
  404314:	add	x8, x0, #0x10
  404318:	and	x8, x8, #0xfffffffffffffff0
  40431c:	mov	x9, sp
  404320:	sub	x25, x9, x8
  404324:	mov	x26, x0
  404328:	mov	sp, x25
  40432c:	mov	x0, x25
  404330:	mov	x1, x20
  404334:	mov	x2, x26
  404338:	bl	402890 <memcpy@plt>
  40433c:	sub	x1, x29, #0x88
  404340:	mov	x0, x25
  404344:	strb	wzr, [x25, x26]
  404348:	str	xzr, [x23]
  40434c:	bl	410048 <__fxstatat@plt+0xcfd8>
  404350:	cbz	w0, 4045c8 <__fxstatat@plt+0x1558>
  404354:	add	x8, x24, x20
  404358:	add	x26, x20, x24
  40435c:	sub	x0, x8, #0x1
  404360:	ldrb	w8, [x0, #1]!
  404364:	cmp	w8, #0x2f
  404368:	b.eq	404360 <__fxstatat@plt+0x12f0>  // b.none
  40436c:	mov	w1, #0x2f                  	// #47
  404370:	bl	402e40 <strchr@plt>
  404374:	mov	w25, #0x1                   	// #1
  404378:	cbz	x0, 4046f8 <__fxstatat@plt+0x1688>
  40437c:	mov	x27, x0
  404380:	sub	x1, x29, #0x88
  404384:	mov	x0, x20
  404388:	strb	wzr, [x27]
  40438c:	bl	410048 <__fxstatat@plt+0xcfd8>
  404390:	mov	w24, w0
  404394:	cbnz	w0, 4043b0 <__fxstatat@plt+0x1340>
  404398:	ldrb	w8, [x22, #29]
  40439c:	cbnz	w8, 4043b0 <__fxstatat@plt+0x1340>
  4043a0:	ldrb	w8, [x22, #30]
  4043a4:	cbnz	w8, 4043b0 <__fxstatat@plt+0x1340>
  4043a8:	ldrb	w8, [x22, #31]
  4043ac:	cbz	w8, 40441c <__fxstatat@plt+0x13ac>
  4043b0:	add	x1, x19, #0x18
  4043b4:	mov	x0, x26
  4043b8:	bl	410048 <__fxstatat@plt+0xcfd8>
  4043bc:	cbz	w0, 4043d0 <__fxstatat@plt+0x1360>
  4043c0:	bl	402fd0 <__errno_location@plt>
  4043c4:	ldr	w28, [x0]
  4043c8:	cbz	w28, 4043e0 <__fxstatat@plt+0x1370>
  4043cc:	b	404644 <__fxstatat@plt+0x15d4>
  4043d0:	ldr	w8, [x19, #40]
  4043d4:	and	w8, w8, #0xf000
  4043d8:	cmp	w8, #0x4, lsl #12
  4043dc:	b.ne	404640 <__fxstatat@plt+0x15d0>  // b.any
  4043e0:	mov	w0, #0x98                  	// #152
  4043e4:	bl	40e370 <__fxstatat@plt+0xb300>
  4043e8:	add	x1, x19, #0x18
  4043ec:	mov	w2, #0x80                  	// #128
  4043f0:	mov	x28, x0
  4043f4:	bl	402890 <memcpy@plt>
  4043f8:	sub	x8, x27, x20
  4043fc:	strb	wzr, [x28, #128]
  404400:	str	x8, [x28, #136]
  404404:	ldr	x8, [x23]
  404408:	str	x8, [x28, #144]
  40440c:	str	x28, [x23]
  404410:	cbz	w24, 40441c <__fxstatat@plt+0x13ac>
  404414:	ldr	w2, [x28, #16]
  404418:	b	404420 <__fxstatat@plt+0x13b0>
  40441c:	mov	w2, wzr
  404420:	cmp	w24, #0x0
  404424:	cset	w3, ne  // ne = any
  404428:	mov	x0, x26
  40442c:	mov	x1, x20
  404430:	mov	x4, x22
  404434:	bl	4048b8 <__fxstatat@plt+0x1848>
  404438:	tbz	w0, #0, 4046f4 <__fxstatat@plt+0x1684>
  40443c:	cbz	w24, 404458 <__fxstatat@plt+0x13e8>
  404440:	strb	w25, [x21]
  404444:	ldrb	w9, [x22, #29]
  404448:	ldr	w8, [x28, #16]
  40444c:	cbz	w9, 404470 <__fxstatat@plt+0x1400>
  404450:	mov	w9, #0x3f                  	// #63
  404454:	b	404480 <__fxstatat@plt+0x1410>
  404458:	ldur	w8, [x29, #-120]
  40445c:	and	w8, w8, #0xf000
  404460:	cmp	w8, #0x4, lsl #12
  404464:	b.ne	40467c <__fxstatat@plt+0x160c>  // b.any
  404468:	strb	wzr, [x21]
  40446c:	b	404564 <__fxstatat@plt+0x14f4>
  404470:	ldrb	w9, [x22, #30]
  404474:	cmp	w9, #0x0
  404478:	mov	w9, #0x12                  	// #18
  40447c:	csel	w9, wzr, w9, eq  // eq = none
  404480:	ldrb	w10, [x22, #32]
  404484:	ldr	x25, [x19, #16]
  404488:	and	w24, w9, w8
  40448c:	mov	w9, #0x1ff                 	// #511
  404490:	cmp	w10, #0x0
  404494:	csel	w8, w8, w9, eq  // eq = none
  404498:	eor	w9, w24, #0xfff
  40449c:	and	w1, w8, w9
  4044a0:	mov	x0, x20
  4044a4:	bl	403020 <mkdir@plt>
  4044a8:	cbnz	w0, 404618 <__fxstatat@plt+0x15a8>
  4044ac:	cbz	x25, 4044c4 <__fxstatat@plt+0x1454>
  4044b0:	mov	w0, #0x1                   	// #1
  4044b4:	mov	x1, x25
  4044b8:	mov	x2, x26
  4044bc:	mov	x3, x20
  4044c0:	bl	402b50 <__printf_chk@plt>
  4044c4:	sub	x1, x29, #0x88
  4044c8:	mov	x0, x20
  4044cc:	bl	410068 <__fxstatat@plt+0xcff8>
  4044d0:	cbnz	w0, 40462c <__fxstatat@plt+0x15bc>
  4044d4:	mov	x25, x26
  4044d8:	ldrb	w8, [x22, #30]
  4044dc:	ldur	w26, [x29, #-120]
  4044e0:	cbz	w8, 4044ec <__fxstatat@plt+0x147c>
  4044e4:	and	w8, w26, #0x1c0
  4044e8:	b	40453c <__fxstatat@plt+0x14cc>
  4044ec:	bics	wzr, w24, w26
  4044f0:	b.eq	404518 <__fxstatat@plt+0x14a8>  // b.none
  4044f4:	str	x23, [x19, #8]
  4044f8:	mov	x23, x21
  4044fc:	mvn	w21, w26
  404500:	bl	4078c0 <__fxstatat@plt+0x4850>
  404504:	bic	w24, w24, w0
  404508:	and	w9, w24, w21
  40450c:	mov	x21, x23
  404510:	ldr	x23, [x19, #8]
  404514:	b	40451c <__fxstatat@plt+0x14ac>
  404518:	mov	w9, wzr
  40451c:	and	w8, w26, #0x1c0
  404520:	cmp	w8, #0x1c0
  404524:	b.ne	40452c <__fxstatat@plt+0x14bc>  // b.any
  404528:	cbz	w9, 404554 <__fxstatat@plt+0x14e4>
  40452c:	orr	w9, w24, w26
  404530:	str	w9, [x28, #16]
  404534:	mov	w9, #0x1                   	// #1
  404538:	strb	w9, [x28, #128]
  40453c:	cmp	w8, #0x1c0
  404540:	b.eq	404554 <__fxstatat@plt+0x14e4>  // b.none
  404544:	orr	w1, w26, #0x1c0
  404548:	mov	x0, x20
  40454c:	bl	402ad0 <chmod@plt>
  404550:	cbnz	w0, 4046b4 <__fxstatat@plt+0x1644>
  404554:	ldrb	w8, [x21]
  404558:	mov	x26, x25
  40455c:	mov	w25, #0x1                   	// #1
  404560:	cbnz	w8, 40459c <__fxstatat@plt+0x152c>
  404564:	ldrb	w9, [x22, #33]
  404568:	ldrb	w8, [x22, #37]
  40456c:	cbnz	w9, 404578 <__fxstatat@plt+0x1508>
  404570:	cbz	w8, 40459c <__fxstatat@plt+0x152c>
  404574:	mov	w8, #0x1                   	// #1
  404578:	cmp	w8, #0x0
  40457c:	cset	w1, ne  // ne = any
  404580:	mov	x0, x20
  404584:	mov	w2, wzr
  404588:	mov	x3, x22
  40458c:	bl	40496c <__fxstatat@plt+0x18fc>
  404590:	tbnz	w0, #0, 40459c <__fxstatat@plt+0x152c>
  404594:	ldrb	w8, [x22, #38]
  404598:	cbnz	w8, 4046f4 <__fxstatat@plt+0x1684>
  40459c:	mov	w8, #0x2f                  	// #47
  4045a0:	strb	w8, [x27]
  4045a4:	ldrb	w8, [x27, #1]!
  4045a8:	cmp	w8, #0x2f
  4045ac:	b.eq	4045a4 <__fxstatat@plt+0x1534>  // b.none
  4045b0:	mov	w1, #0x2f                  	// #47
  4045b4:	mov	x0, x27
  4045b8:	bl	402e40 <strchr@plt>
  4045bc:	mov	x27, x0
  4045c0:	cbnz	x0, 404380 <__fxstatat@plt+0x1310>
  4045c4:	b	4045dc <__fxstatat@plt+0x156c>
  4045c8:	ldur	w8, [x29, #-120]
  4045cc:	and	w8, w8, #0xf000
  4045d0:	cmp	w8, #0x4, lsl #12
  4045d4:	b.ne	4045e4 <__fxstatat@plt+0x1574>  // b.any
  4045d8:	strb	wzr, [x21]
  4045dc:	mov	w25, #0x1                   	// #1
  4045e0:	b	4046f8 <__fxstatat@plt+0x1688>
  4045e4:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  4045e8:	add	x1, x1, #0xe78
  4045ec:	mov	w2, #0x5                   	// #5
  4045f0:	mov	x0, xzr
  4045f4:	bl	402f30 <dcgettext@plt>
  4045f8:	mov	x20, x0
  4045fc:	mov	w0, #0x4                   	// #4
  404600:	mov	x1, x25
  404604:	bl	40c3e8 <__fxstatat@plt+0x9378>
  404608:	mov	x3, x0
  40460c:	mov	w0, wzr
  404610:	mov	w1, wzr
  404614:	b	404674 <__fxstatat@plt+0x1604>
  404618:	bl	402fd0 <__errno_location@plt>
  40461c:	ldr	w21, [x0]
  404620:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  404624:	add	x1, x1, #0xe44
  404628:	b	4046c4 <__fxstatat@plt+0x1654>
  40462c:	bl	402fd0 <__errno_location@plt>
  404630:	ldr	w21, [x0]
  404634:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  404638:	add	x1, x1, #0xe25
  40463c:	b	4046c4 <__fxstatat@plt+0x1654>
  404640:	mov	w28, #0x14                  	// #20
  404644:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  404648:	add	x1, x1, #0xe25
  40464c:	mov	w2, #0x5                   	// #5
  404650:	mov	x0, xzr
  404654:	bl	402f30 <dcgettext@plt>
  404658:	mov	x20, x0
  40465c:	mov	w0, #0x4                   	// #4
  404660:	mov	x1, x26
  404664:	bl	40c3e8 <__fxstatat@plt+0x9378>
  404668:	mov	x3, x0
  40466c:	mov	w0, wzr
  404670:	mov	w1, w28
  404674:	mov	x2, x20
  404678:	b	4046f0 <__fxstatat@plt+0x1680>
  40467c:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  404680:	add	x1, x1, #0xe78
  404684:	mov	w2, #0x5                   	// #5
  404688:	mov	x0, xzr
  40468c:	bl	402f30 <dcgettext@plt>
  404690:	mov	x21, x0
  404694:	mov	w0, #0x4                   	// #4
  404698:	mov	x1, x20
  40469c:	bl	40c3e8 <__fxstatat@plt+0x9378>
  4046a0:	mov	x3, x0
  4046a4:	mov	w0, wzr
  4046a8:	mov	w1, wzr
  4046ac:	mov	x2, x21
  4046b0:	b	4046f0 <__fxstatat@plt+0x1680>
  4046b4:	bl	402fd0 <__errno_location@plt>
  4046b8:	ldr	w21, [x0]
  4046bc:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  4046c0:	add	x1, x1, #0xe5d
  4046c4:	mov	w2, #0x5                   	// #5
  4046c8:	mov	x0, xzr
  4046cc:	bl	402f30 <dcgettext@plt>
  4046d0:	mov	x22, x0
  4046d4:	mov	w0, #0x4                   	// #4
  4046d8:	mov	x1, x20
  4046dc:	bl	40c3e8 <__fxstatat@plt+0x9378>
  4046e0:	mov	x3, x0
  4046e4:	mov	w0, wzr
  4046e8:	mov	w1, w21
  4046ec:	mov	x2, x22
  4046f0:	bl	4028f0 <error@plt>
  4046f4:	mov	w25, wzr
  4046f8:	mov	w0, w25
  4046fc:	mov	sp, x29
  404700:	ldp	x20, x19, [sp, #80]
  404704:	ldp	x22, x21, [sp, #64]
  404708:	ldp	x24, x23, [sp, #48]
  40470c:	ldp	x26, x25, [sp, #32]
  404710:	ldp	x28, x27, [sp, #16]
  404714:	ldp	x29, x30, [sp], #96
  404718:	ret
  40471c:	stp	x29, x30, [sp, #-64]!
  404720:	str	x23, [sp, #16]
  404724:	stp	x22, x21, [sp, #32]
  404728:	stp	x20, x19, [sp, #48]
  40472c:	mov	x29, sp
  404730:	sub	sp, sp, #0x20
  404734:	mov	x20, x3
  404738:	mov	x21, x2
  40473c:	mov	x22, x1
  404740:	mov	x23, x0
  404744:	bl	4028b0 <strlen@plt>
  404748:	add	x9, x0, #0x10
  40474c:	mov	x8, sp
  404750:	and	x9, x9, #0xfffffffffffffff0
  404754:	sub	x19, x8, x9
  404758:	add	x2, x0, #0x1
  40475c:	mov	sp, x19
  404760:	mov	x0, x19
  404764:	mov	x1, x23
  404768:	bl	402890 <memcpy@plt>
  40476c:	cbz	x21, 40482c <__fxstatat@plt+0x17bc>
  404770:	add	x22, x19, x22
  404774:	mov	w23, #0x2f                  	// #47
  404778:	ldr	x8, [x21, #136]
  40477c:	strb	wzr, [x19, x8]
  404780:	ldrb	w8, [x20, #31]
  404784:	cbz	w8, 4047a8 <__fxstatat@plt+0x1738>
  404788:	ldur	q0, [x21, #72]
  40478c:	sub	x1, x29, #0x20
  404790:	mov	x0, x19
  404794:	stur	q0, [x29, #-32]
  404798:	ldur	q0, [x21, #88]
  40479c:	stur	q0, [x29, #-16]
  4047a0:	bl	40dbc4 <__fxstatat@plt+0xab54>
  4047a4:	cbnz	w0, 404834 <__fxstatat@plt+0x17c4>
  4047a8:	ldrb	w8, [x20, #29]
  4047ac:	cbz	w8, 4047dc <__fxstatat@plt+0x176c>
  4047b0:	ldp	w1, w2, [x21, #24]
  4047b4:	mov	x0, x19
  4047b8:	bl	402d80 <lchown@plt>
  4047bc:	cbz	w0, 4047dc <__fxstatat@plt+0x176c>
  4047c0:	mov	x0, x20
  4047c4:	bl	407878 <__fxstatat@plt+0x4808>
  4047c8:	tbz	w0, #0, 404848 <__fxstatat@plt+0x17d8>
  4047cc:	ldr	w2, [x21, #28]
  4047d0:	mov	w1, #0xffffffff            	// #-1
  4047d4:	mov	x0, x19
  4047d8:	bl	402d80 <lchown@plt>
  4047dc:	ldrb	w8, [x20, #30]
  4047e0:	cbz	w8, 404804 <__fxstatat@plt+0x1794>
  4047e4:	ldr	w4, [x21, #16]
  4047e8:	mov	w1, #0xffffffff            	// #-1
  4047ec:	mov	w3, #0xffffffff            	// #-1
  4047f0:	mov	x0, x22
  4047f4:	mov	x2, x19
  4047f8:	bl	408d34 <__fxstatat@plt+0x5cc4>
  4047fc:	cbz	w0, 40481c <__fxstatat@plt+0x17ac>
  404800:	b	40489c <__fxstatat@plt+0x182c>
  404804:	ldrb	w8, [x21, #128]
  404808:	cbz	w8, 40481c <__fxstatat@plt+0x17ac>
  40480c:	ldr	w1, [x21, #16]
  404810:	mov	x0, x19
  404814:	bl	402ad0 <chmod@plt>
  404818:	cbnz	w0, 40485c <__fxstatat@plt+0x17ec>
  40481c:	ldr	x8, [x21, #136]
  404820:	strb	w23, [x19, x8]
  404824:	ldr	x21, [x21, #144]
  404828:	cbnz	x21, 404778 <__fxstatat@plt+0x1708>
  40482c:	mov	w0, #0x1                   	// #1
  404830:	b	4048a0 <__fxstatat@plt+0x1830>
  404834:	bl	402fd0 <__errno_location@plt>
  404838:	ldr	w20, [x0]
  40483c:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  404840:	add	x1, x1, #0xe99
  404844:	b	40486c <__fxstatat@plt+0x17fc>
  404848:	bl	402fd0 <__errno_location@plt>
  40484c:	ldr	w20, [x0]
  404850:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  404854:	add	x1, x1, #0xeb9
  404858:	b	40486c <__fxstatat@plt+0x17fc>
  40485c:	bl	402fd0 <__errno_location@plt>
  404860:	ldr	w20, [x0]
  404864:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  404868:	add	x1, x1, #0xedd
  40486c:	mov	w2, #0x5                   	// #5
  404870:	mov	x0, xzr
  404874:	bl	402f30 <dcgettext@plt>
  404878:	mov	x21, x0
  40487c:	mov	w0, #0x4                   	// #4
  404880:	mov	x1, x19
  404884:	bl	40c3e8 <__fxstatat@plt+0x9378>
  404888:	mov	x3, x0
  40488c:	mov	w0, wzr
  404890:	mov	w1, w20
  404894:	mov	x2, x21
  404898:	bl	4028f0 <error@plt>
  40489c:	mov	w0, wzr
  4048a0:	mov	sp, x29
  4048a4:	ldp	x20, x19, [sp, #48]
  4048a8:	ldp	x22, x21, [sp, #32]
  4048ac:	ldr	x23, [sp, #16]
  4048b0:	ldp	x29, x30, [sp], #64
  4048b4:	ret
  4048b8:	stp	x29, x30, [sp, #-48]!
  4048bc:	stp	x20, x19, [sp, #32]
  4048c0:	ldrb	w8, [x4, #37]
  4048c4:	mov	x19, x4
  4048c8:	str	x21, [sp, #16]
  4048cc:	mov	x29, sp
  4048d0:	cbz	w8, 40493c <__fxstatat@plt+0x18cc>
  4048d4:	ldrb	w8, [x19, #35]
  4048d8:	mov	x20, x0
  4048dc:	cbz	w8, 4048e8 <__fxstatat@plt+0x1878>
  4048e0:	ldrb	w8, [x19, #38]
  4048e4:	cbz	w8, 40494c <__fxstatat@plt+0x18dc>
  4048e8:	bl	402fd0 <__errno_location@plt>
  4048ec:	mov	w8, #0x5f                  	// #95
  4048f0:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  4048f4:	str	w8, [x0]
  4048f8:	add	x1, x1, #0xf1c
  4048fc:	mov	w2, #0x5                   	// #5
  404900:	mov	x0, xzr
  404904:	bl	402f30 <dcgettext@plt>
  404908:	mov	x21, x0
  40490c:	mov	w0, #0x4                   	// #4
  404910:	mov	x1, x20
  404914:	bl	40c3e8 <__fxstatat@plt+0x9378>
  404918:	mov	x3, x0
  40491c:	mov	w1, #0x5f                  	// #95
  404920:	mov	w0, wzr
  404924:	mov	x2, x21
  404928:	bl	4028f0 <error@plt>
  40492c:	ldrb	w8, [x19, #38]
  404930:	cmp	w8, #0x0
  404934:	cset	w0, eq  // eq = none
  404938:	b	40495c <__fxstatat@plt+0x18ec>
  40493c:	ldrb	w8, [x19, #33]
  404940:	mov	w0, #0x1                   	// #1
  404944:	cbz	w8, 40495c <__fxstatat@plt+0x18ec>
  404948:	tbz	w3, #0, 40495c <__fxstatat@plt+0x18ec>
  40494c:	bl	402fd0 <__errno_location@plt>
  404950:	mov	w8, #0x5f                  	// #95
  404954:	str	w8, [x0]
  404958:	mov	w0, #0x1                   	// #1
  40495c:	ldp	x20, x19, [sp, #32]
  404960:	ldr	x21, [sp, #16]
  404964:	ldp	x29, x30, [sp], #48
  404968:	ret
  40496c:	stp	x29, x30, [sp, #-32]!
  404970:	stp	x20, x19, [sp, #16]
  404974:	ldrb	w8, [x3, #35]
  404978:	mov	x19, x0
  40497c:	mov	x29, sp
  404980:	cbz	w8, 40498c <__fxstatat@plt+0x191c>
  404984:	ldrb	w8, [x3, #38]
  404988:	cbz	w8, 4049d8 <__fxstatat@plt+0x1968>
  40498c:	bl	402fd0 <__errno_location@plt>
  404990:	mov	w8, #0x5f                  	// #95
  404994:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  404998:	str	w8, [x0]
  40499c:	add	x1, x1, #0xf41
  4049a0:	mov	w2, #0x5                   	// #5
  4049a4:	mov	x0, xzr
  4049a8:	bl	402f30 <dcgettext@plt>
  4049ac:	mov	x20, x0
  4049b0:	mov	w1, #0x4                   	// #4
  4049b4:	mov	w0, wzr
  4049b8:	mov	x2, x19
  4049bc:	bl	40c350 <__fxstatat@plt+0x92e0>
  4049c0:	mov	x3, x0
  4049c4:	mov	w1, #0x5f                  	// #95
  4049c8:	mov	w0, wzr
  4049cc:	mov	x2, x20
  4049d0:	bl	4028f0 <error@plt>
  4049d4:	b	4049e4 <__fxstatat@plt+0x1974>
  4049d8:	bl	402fd0 <__errno_location@plt>
  4049dc:	mov	w8, #0x5f                  	// #95
  4049e0:	str	w8, [x0]
  4049e4:	ldp	x20, x19, [sp, #16]
  4049e8:	mov	w0, wzr
  4049ec:	ldp	x29, x30, [sp], #32
  4049f0:	ret
  4049f4:	stp	x29, x30, [sp, #-32]!
  4049f8:	adrp	x2, 40a000 <__fxstatat@plt+0x6f90>
  4049fc:	adrp	x3, 40a000 <__fxstatat@plt+0x6f90>
  404a00:	adrp	x4, 40b000 <__fxstatat@plt+0x7f90>
  404a04:	str	x19, [sp, #16]
  404a08:	mov	x19, x0
  404a0c:	add	x2, x2, #0xf70
  404a10:	add	x3, x3, #0xfb8
  404a14:	add	x4, x4, #0x38
  404a18:	mov	w0, #0x3d                  	// #61
  404a1c:	mov	x1, xzr
  404a20:	mov	x29, sp
  404a24:	bl	40a5b8 <__fxstatat@plt+0x7548>
  404a28:	str	x0, [x19, #64]
  404a2c:	ldr	x19, [sp, #16]
  404a30:	ldp	x29, x30, [sp], #32
  404a34:	ret
  404a38:	stp	x29, x30, [sp, #-32]!
  404a3c:	adrp	x2, 40a000 <__fxstatat@plt+0x6f90>
  404a40:	adrp	x3, 40a000 <__fxstatat@plt+0x6f90>
  404a44:	adrp	x4, 40b000 <__fxstatat@plt+0x7f90>
  404a48:	str	x19, [sp, #16]
  404a4c:	mov	x19, x0
  404a50:	add	x2, x2, #0xfa8
  404a54:	add	x3, x3, #0xfb8
  404a58:	add	x4, x4, #0x38
  404a5c:	mov	w0, #0x3d                  	// #61
  404a60:	mov	x1, xzr
  404a64:	mov	x29, sp
  404a68:	bl	40a5b8 <__fxstatat@plt+0x7548>
  404a6c:	str	x0, [x19, #72]
  404a70:	ldr	x19, [sp, #16]
  404a74:	ldp	x29, x30, [sp], #32
  404a78:	ret
  404a7c:	sub	sp, sp, #0x30
  404a80:	stp	x29, x30, [sp, #32]
  404a84:	add	x29, sp, #0x20
  404a88:	mov	x8, x3
  404a8c:	adrp	x9, 424000 <__fxstatat@plt+0x20f90>
  404a90:	adrp	x10, 424000 <__fxstatat@plt+0x20f90>
  404a94:	and	w2, w2, #0x1
  404a98:	sub	x7, x29, #0x4
  404a9c:	stp	x4, x5, [sp]
  404aa0:	mov	w6, #0x1                   	// #1
  404aa4:	mov	x3, xzr
  404aa8:	mov	x4, xzr
  404aac:	mov	x5, x8
  404ab0:	str	x0, [x9, #1312]
  404ab4:	str	x1, [x10, #1320]
  404ab8:	sturb	wzr, [x29, #-4]
  404abc:	bl	404ad0 <__fxstatat@plt+0x1a60>
  404ac0:	ldp	x29, x30, [sp, #32]
  404ac4:	and	w0, w0, #0x1
  404ac8:	add	sp, sp, #0x30
  404acc:	ret
  404ad0:	stp	x29, x30, [sp, #-96]!
  404ad4:	stp	x28, x27, [sp, #16]
  404ad8:	stp	x26, x25, [sp, #32]
  404adc:	stp	x24, x23, [sp, #48]
  404ae0:	stp	x22, x21, [sp, #64]
  404ae4:	stp	x20, x19, [sp, #80]
  404ae8:	mov	x29, sp
  404aec:	sub	sp, sp, #0x340
  404af0:	ldr	x28, [x29, #96]
  404af4:	mov	x19, sp
  404af8:	stp	x7, x4, [x19, #136]
  404afc:	str	x3, [x19, #128]
  404b00:	strb	wzr, [x28]
  404b04:	mov	x24, x5
  404b08:	ldrb	w8, [x24, #24]!
  404b0c:	ldr	x26, [x29, #104]
  404b10:	mov	x21, x5
  404b14:	mov	x20, x1
  404b18:	ldr	w23, [x24, #28]
  404b1c:	mov	x27, x0
  404b20:	str	w6, [x19, #156]
  404b24:	cbz	w8, 404b54 <__fxstatat@plt+0x1ae4>
  404b28:	tbz	w23, #31, 404b64 <__fxstatat@plt+0x1af4>
  404b2c:	mov	w0, #0xffffff9c            	// #-100
  404b30:	mov	w2, #0xffffff9c            	// #-100
  404b34:	mov	w4, #0x1                   	// #1
  404b38:	mov	x1, x27
  404b3c:	mov	x3, x20
  404b40:	bl	40c840 <__fxstatat@plt+0x97d0>
  404b44:	cbz	w0, 404b5c <__fxstatat@plt+0x1aec>
  404b48:	bl	402fd0 <__errno_location@plt>
  404b4c:	ldr	w23, [x0]
  404b50:	b	404b60 <__fxstatat@plt+0x1af0>
  404b54:	and	w22, w2, #0x1
  404b58:	b	404b74 <__fxstatat@plt+0x1b04>
  404b5c:	mov	w23, wzr
  404b60:	ldr	w6, [x19, #156]
  404b64:	cmp	w23, #0x0
  404b68:	cset	w22, eq  // eq = none
  404b6c:	cbz	x26, 404b74 <__fxstatat@plt+0x1b04>
  404b70:	strb	w22, [x26]
  404b74:	cbz	w23, 404b90 <__fxstatat@plt+0x1b20>
  404b78:	cmp	w23, #0x11
  404b7c:	b.ne	404b98 <__fxstatat@plt+0x1b28>  // b.any
  404b80:	ldr	w8, [x21, #8]
  404b84:	cmp	w8, #0x2
  404b88:	b.ne	404b98 <__fxstatat@plt+0x1b28>  // b.any
  404b8c:	b	404c5c <__fxstatat@plt+0x1bec>
  404b90:	ldrb	w8, [x21, #49]
  404b94:	cbnz	w8, 404c5c <__fxstatat@plt+0x1bec>
  404b98:	ldr	w8, [x21, #4]
  404b9c:	cmp	w23, #0x0
  404ba0:	mov	x25, x27
  404ba4:	csel	x27, x20, x27, eq  // eq = none
  404ba8:	add	x1, x19, #0x120
  404bac:	mov	x0, x27
  404bb0:	cmp	w8, #0x2
  404bb4:	mov	x9, x20
  404bb8:	b.ne	404c2c <__fxstatat@plt+0x1bbc>  // b.any
  404bbc:	bl	410068 <__fxstatat@plt+0xcff8>
  404bc0:	cbz	w0, 404c34 <__fxstatat@plt+0x1bc4>
  404bc4:	bl	402fd0 <__errno_location@plt>
  404bc8:	ldr	w20, [x0]
  404bcc:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  404bd0:	add	x1, x1, #0xf6a
  404bd4:	mov	w2, #0x5                   	// #5
  404bd8:	mov	x0, xzr
  404bdc:	bl	402f30 <dcgettext@plt>
  404be0:	mov	x21, x0
  404be4:	mov	w0, #0x4                   	// #4
  404be8:	mov	x1, x27
  404bec:	bl	40c3e8 <__fxstatat@plt+0x9378>
  404bf0:	mov	x3, x0
  404bf4:	mov	w0, wzr
  404bf8:	mov	w1, w20
  404bfc:	mov	x2, x21
  404c00:	bl	4028f0 <error@plt>
  404c04:	mov	w23, wzr
  404c08:	and	w0, w23, #0x1
  404c0c:	mov	sp, x29
  404c10:	ldp	x20, x19, [sp, #80]
  404c14:	ldp	x22, x21, [sp, #64]
  404c18:	ldp	x24, x23, [sp, #48]
  404c1c:	ldp	x26, x25, [sp, #32]
  404c20:	ldp	x28, x27, [sp, #16]
  404c24:	ldp	x29, x30, [sp], #96
  404c28:	ret
  404c2c:	bl	410048 <__fxstatat@plt+0xcfd8>
  404c30:	cbnz	w0, 404bc4 <__fxstatat@plt+0x1b54>
  404c34:	ldr	w8, [x19, #304]
  404c38:	mov	w9, w8
  404c3c:	and	w8, w8, #0xf000
  404c40:	cmp	w8, #0x4, lsl #12
  404c44:	b.ne	404cc8 <__fxstatat@plt+0x1c58>  // b.any
  404c48:	ldrb	w8, [x21, #42]
  404c4c:	ldr	w6, [x19, #156]
  404c50:	mov	x27, x25
  404c54:	mov	w25, w9
  404c58:	cbz	w8, 404cdc <__fxstatat@plt+0x1c6c>
  404c5c:	tbz	w6, #0, 404d3c <__fxstatat@plt+0x1ccc>
  404c60:	ldr	x0, [x21, #72]
  404c64:	cbz	x0, 404d3c <__fxstatat@plt+0x1ccc>
  404c68:	and	w8, w25, #0xf000
  404c6c:	cmp	w8, #0x4, lsl #12
  404c70:	b.eq	404d2c <__fxstatat@plt+0x1cbc>  // b.none
  404c74:	ldr	w8, [x21]
  404c78:	cbnz	w8, 404d2c <__fxstatat@plt+0x1cbc>
  404c7c:	add	x2, x19, #0x120
  404c80:	mov	x1, x27
  404c84:	bl	409e3c <__fxstatat@plt+0x6dcc>
  404c88:	tbz	w0, #0, 404d28 <__fxstatat@plt+0x1cb8>
  404c8c:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  404c90:	add	x1, x1, #0xfa1
  404c94:	mov	w2, #0x5                   	// #5
  404c98:	mov	x0, xzr
  404c9c:	bl	402f30 <dcgettext@plt>
  404ca0:	mov	x20, x0
  404ca4:	mov	w0, #0x4                   	// #4
  404ca8:	mov	x1, x27
  404cac:	bl	40c3e8 <__fxstatat@plt+0x9378>
  404cb0:	mov	x3, x0
  404cb4:	mov	w0, wzr
  404cb8:	mov	w1, wzr
  404cbc:	mov	x2, x20
  404cc0:	bl	4028f0 <error@plt>
  404cc4:	b	406404 <__fxstatat@plt+0x3394>
  404cc8:	ldr	w6, [x19, #156]
  404ccc:	mov	x27, x25
  404cd0:	mov	w25, w9
  404cd4:	tbnz	w6, #0, 404c60 <__fxstatat@plt+0x1bf0>
  404cd8:	b	404d3c <__fxstatat@plt+0x1ccc>
  404cdc:	ldrb	w8, [x21, #25]
  404ce0:	adrp	x9, 411000 <__fxstatat@plt+0xdf90>
  404ce4:	adrp	x10, 411000 <__fxstatat@plt+0xdf90>
  404ce8:	add	x9, x9, #0xf8b
  404cec:	add	x10, x10, #0xf79
  404cf0:	cmp	w8, #0x0
  404cf4:	csel	x1, x10, x9, eq  // eq = none
  404cf8:	mov	w2, #0x5                   	// #5
  404cfc:	mov	x0, xzr
  404d00:	bl	402f30 <dcgettext@plt>
  404d04:	mov	x20, x0
  404d08:	mov	w0, #0x4                   	// #4
  404d0c:	mov	x1, x27
  404d10:	bl	40c3e8 <__fxstatat@plt+0x9378>
  404d14:	mov	x3, x0
  404d18:	mov	w0, wzr
  404d1c:	mov	w1, wzr
  404d20:	mov	x2, x20
  404d24:	b	404c00 <__fxstatat@plt+0x1b90>
  404d28:	ldr	x0, [x21, #72]
  404d2c:	add	x2, x19, #0x120
  404d30:	mov	x1, x27
  404d34:	bl	409db8 <__fxstatat@plt+0x6d48>
  404d38:	ldr	w6, [x19, #156]
  404d3c:	ldr	w8, [x21, #4]
  404d40:	cmp	w8, #0x4
  404d44:	b.ne	404d50 <__fxstatat@plt+0x1ce0>  // b.any
  404d48:	mov	w8, #0x1                   	// #1
  404d4c:	b	404d5c <__fxstatat@plt+0x1cec>
  404d50:	cmp	w8, #0x3
  404d54:	cset	w8, eq  // eq = none
  404d58:	and	w8, w8, w6
  404d5c:	str	w8, [x19, #108]
  404d60:	cbz	w22, 404da0 <__fxstatat@plt+0x1d30>
  404d64:	mov	w8, #0x1                   	// #1
  404d68:	mov	w10, wzr
  404d6c:	mov	x22, xzr
  404d70:	str	w8, [x19, #120]
  404d74:	tbz	w6, #0, 4050f8 <__fxstatat@plt+0x2088>
  404d78:	ldr	x8, [x21, #64]
  404d7c:	cbz	x8, 4050f8 <__fxstatat@plt+0x2088>
  404d80:	ldrb	w8, [x24]
  404d84:	cbnz	w8, 4050f8 <__fxstatat@plt+0x2088>
  404d88:	ldr	w8, [x21]
  404d8c:	cbnz	w8, 4050f8 <__fxstatat@plt+0x2088>
  404d90:	str	x27, [x19, #88]
  404d94:	tbz	w10, #0, 40508c <__fxstatat@plt+0x201c>
  404d98:	add	x27, x19, #0xa0
  404d9c:	b	4050a4 <__fxstatat@plt+0x2034>
  404da0:	cmp	w23, #0x11
  404da4:	b.ne	404dc0 <__fxstatat@plt+0x1d50>  // b.any
  404da8:	ldr	w8, [x21, #8]
  404dac:	cmp	w8, #0x2
  404db0:	b.ne	404dc0 <__fxstatat@plt+0x1d50>  // b.any
  404db4:	mov	w10, wzr
  404db8:	str	wzr, [x19, #120]
  404dbc:	b	404ef4 <__fxstatat@plt+0x1e84>
  404dc0:	mov	w8, w25
  404dc4:	str	x26, [x19, #112]
  404dc8:	mov	w26, w8
  404dcc:	and	w8, w8, #0xf000
  404dd0:	mov	x25, x28
  404dd4:	cmp	w8, #0x8, lsl #12
  404dd8:	b.ne	404e14 <__fxstatat@plt+0x1da4>  // b.any
  404ddc:	ldrb	w8, [x24]
  404de0:	cbnz	w8, 404e2c <__fxstatat@plt+0x1dbc>
  404de4:	ldrb	w8, [x21, #44]
  404de8:	cbnz	w8, 404e2c <__fxstatat@plt+0x1dbc>
  404dec:	ldrb	w8, [x21, #23]
  404df0:	cbnz	w8, 404e2c <__fxstatat@plt+0x1dbc>
  404df4:	ldr	w8, [x21]
  404df8:	cbnz	w8, 404e2c <__fxstatat@plt+0x1dbc>
  404dfc:	ldrb	w8, [x21, #21]
  404e00:	cbnz	w8, 404e2c <__fxstatat@plt+0x1dbc>
  404e04:	mov	x22, x27
  404e08:	mov	w28, wzr
  404e0c:	mov	w3, wzr
  404e10:	b	404e38 <__fxstatat@plt+0x1dc8>
  404e14:	ldrb	w9, [x21, #20]
  404e18:	cbz	w9, 404e2c <__fxstatat@plt+0x1dbc>
  404e1c:	cmp	w8, #0x4, lsl #12
  404e20:	b.eq	404e2c <__fxstatat@plt+0x1dbc>  // b.none
  404e24:	cmp	w8, #0xa, lsl #12
  404e28:	b.ne	404ddc <__fxstatat@plt+0x1d6c>  // b.any
  404e2c:	mov	x22, x27
  404e30:	mov	w3, #0x100                 	// #256
  404e34:	mov	w28, #0x1                   	// #1
  404e38:	add	x2, x19, #0xa0
  404e3c:	mov	w0, #0xffffff9c            	// #-100
  404e40:	mov	x1, x20
  404e44:	bl	410078 <__fxstatat@plt+0xd008>
  404e48:	cbz	w0, 404e7c <__fxstatat@plt+0x1e0c>
  404e4c:	bl	402fd0 <__errno_location@plt>
  404e50:	ldr	w27, [x0]
  404e54:	cmp	w27, #0x2
  404e58:	b.eq	404ecc <__fxstatat@plt+0x1e5c>  // b.none
  404e5c:	ldr	w6, [x19, #156]
  404e60:	cmp	w27, #0x28
  404e64:	b.ne	404e98 <__fxstatat@plt+0x1e28>  // b.any
  404e68:	ldrb	w8, [x21, #22]
  404e6c:	cbz	w8, 404e98 <__fxstatat@plt+0x1e28>
  404e70:	mov	x28, x25
  404e74:	str	wzr, [x19, #120]
  404e78:	b	404edc <__fxstatat@plt+0x1e6c>
  404e7c:	ldr	w6, [x19, #156]
  404e80:	str	wzr, [x19, #120]
  404e84:	mov	x27, x22
  404e88:	mov	w10, w28
  404e8c:	mov	x28, x25
  404e90:	mov	w25, w26
  404e94:	b	404ef0 <__fxstatat@plt+0x1e80>
  404e98:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  404e9c:	add	x1, x1, #0xf6a
  404ea0:	mov	w2, #0x5                   	// #5
  404ea4:	mov	x0, xzr
  404ea8:	bl	402f30 <dcgettext@plt>
  404eac:	mov	x21, x0
  404eb0:	mov	w0, #0x4                   	// #4
  404eb4:	mov	x1, x20
  404eb8:	bl	40c3e8 <__fxstatat@plt+0x9378>
  404ebc:	mov	x3, x0
  404ec0:	mov	w0, wzr
  404ec4:	mov	w1, w27
  404ec8:	b	404bfc <__fxstatat@plt+0x1b8c>
  404ecc:	ldr	w6, [x19, #156]
  404ed0:	mov	w8, #0x1                   	// #1
  404ed4:	str	w8, [x19, #120]
  404ed8:	mov	x28, x25
  404edc:	cmp	w23, #0x11
  404ee0:	mov	w10, wzr
  404ee4:	mov	x27, x22
  404ee8:	mov	w25, w26
  404eec:	b.ne	404ffc <__fxstatat@plt+0x1f8c>  // b.any
  404ef0:	ldr	x26, [x19, #112]
  404ef4:	ldr	w8, [x21, #8]
  404ef8:	str	x27, [x19, #88]
  404efc:	str	w10, [x19, #112]
  404f00:	cmp	w8, #0x2
  404f04:	b.ne	404f10 <__fxstatat@plt+0x1ea0>  // b.any
  404f08:	mov	w27, wzr
  404f0c:	b	406248 <__fxstatat@plt+0x31d8>
  404f10:	ldr	x8, [x19, #296]
  404f14:	ldr	x9, [x19, #168]
  404f18:	cmp	x8, x9
  404f1c:	b.ne	404f40 <__fxstatat@plt+0x1ed0>  // b.any
  404f20:	ldr	x8, [x19, #288]
  404f24:	ldr	x9, [x19, #160]
  404f28:	cmp	x8, x9
  404f2c:	b.ne	404f40 <__fxstatat@plt+0x1ed0>  // b.any
  404f30:	ldrb	w8, [x21, #23]
  404f34:	mov	w27, #0x1                   	// #1
  404f38:	cbnz	w8, 406248 <__fxstatat@plt+0x31d8>
  404f3c:	b	404f44 <__fxstatat@plt+0x1ed4>
  404f40:	mov	w27, wzr
  404f44:	ldr	w8, [x21, #4]
  404f48:	cmp	w8, #0x2
  404f4c:	b.ne	404f88 <__fxstatat@plt+0x1f18>  // b.any
  404f50:	ldr	w8, [x19, #304]
  404f54:	and	w9, w8, #0xf000
  404f58:	cmp	w9, #0xa, lsl #12
  404f5c:	b.ne	405008 <__fxstatat@plt+0x1f98>  // b.any
  404f60:	ldr	w9, [x19, #176]
  404f64:	and	w9, w9, #0xf000
  404f68:	cmp	w9, #0xa, lsl #12
  404f6c:	b.ne	405008 <__fxstatat@plt+0x1f98>  // b.any
  404f70:	ldr	x0, [x19, #88]
  404f74:	mov	x1, x20
  404f78:	bl	40ca80 <__fxstatat@plt+0x9a10>
  404f7c:	tbz	w0, #0, 405918 <__fxstatat@plt+0x28a8>
  404f80:	ldr	x22, [x19, #88]
  404f84:	b	4061ec <__fxstatat@plt+0x317c>
  404f88:	cbz	w27, 406248 <__fxstatat@plt+0x31d8>
  404f8c:	sub	x1, x29, #0xa0
  404f90:	mov	x0, x20
  404f94:	bl	410068 <__fxstatat@plt+0xcff8>
  404f98:	cbnz	w0, 406240 <__fxstatat@plt+0x31d0>
  404f9c:	ldr	x0, [x19, #88]
  404fa0:	add	x1, x19, #0x220
  404fa4:	bl	410068 <__fxstatat@plt+0xcff8>
  404fa8:	cbnz	w0, 406240 <__fxstatat@plt+0x31d0>
  404fac:	ldp	x12, x9, [x29, #-160]
  404fb0:	ldr	x10, [x19, #552]
  404fb4:	ldr	x11, [x19, #544]
  404fb8:	ldr	w8, [x19, #560]
  404fbc:	cmp	x10, x9
  404fc0:	cset	w10, eq  // eq = none
  404fc4:	cmp	x11, x12
  404fc8:	and	w9, w8, #0xf000
  404fcc:	cset	w11, eq  // eq = none
  404fd0:	cmp	w9, #0xa, lsl #12
  404fd4:	and	w27, w10, w11
  404fd8:	b.ne	405a54 <__fxstatat@plt+0x29e4>  // b.any
  404fdc:	ldur	w9, [x29, #-144]
  404fe0:	and	w9, w9, #0xf000
  404fe4:	cmp	w9, #0xa, lsl #12
  404fe8:	b.ne	405a54 <__fxstatat@plt+0x29e4>  // b.any
  404fec:	ldrb	w9, [x21, #21]
  404ff0:	ldr	w6, [x19, #156]
  404ff4:	cbnz	w9, 404f08 <__fxstatat@plt+0x1e98>
  404ff8:	b	405a58 <__fxstatat@plt+0x29e8>
  404ffc:	ldr	x26, [x19, #112]
  405000:	mov	x22, xzr
  405004:	b	404d74 <__fxstatat@plt+0x1d04>
  405008:	add	x1, x19, #0x120
  40500c:	add	x23, x19, #0xa0
  405010:	ldr	w9, [x21]
  405014:	cbz	w9, 405034 <__fxstatat@plt+0x1fc4>
  405018:	tbz	w27, #0, 405808 <__fxstatat@plt+0x2798>
  40501c:	ldr	x22, [x19, #88]
  405020:	mov	x1, x20
  405024:	mov	x0, x22
  405028:	bl	40ca80 <__fxstatat@plt+0x9a10>
  40502c:	tbnz	w0, #0, 4061ec <__fxstatat@plt+0x317c>
  405030:	b	406240 <__fxstatat@plt+0x31d0>
  405034:	ldrb	w9, [x24]
  405038:	cbnz	w9, 405044 <__fxstatat@plt+0x1fd4>
  40503c:	ldrb	w9, [x21, #21]
  405040:	cbz	w9, 405938 <__fxstatat@plt+0x28c8>
  405044:	ldr	w9, [x23, #16]
  405048:	and	w9, w9, #0xf000
  40504c:	cmp	w9, #0xa, lsl #12
  405050:	b.eq	404f08 <__fxstatat@plt+0x1e98>  // b.none
  405054:	cbz	w27, 405938 <__fxstatat@plt+0x28c8>
  405058:	ldr	w9, [x23, #20]
  40505c:	ldr	x22, [x19, #88]
  405060:	cmp	w9, #0x2
  405064:	b.cc	40593c <__fxstatat@plt+0x28cc>  // b.lo, b.ul, b.last
  405068:	mov	x27, x1
  40506c:	mov	x0, x22
  405070:	mov	x1, x20
  405074:	bl	40ca80 <__fxstatat@plt+0x9a10>
  405078:	tbz	w0, #0, 4061e4 <__fxstatat@plt+0x3174>
  40507c:	ldr	w8, [x27, #16]
  405080:	ldr	w6, [x19, #156]
  405084:	mov	x1, x27
  405088:	b	40593c <__fxstatat@plt+0x28cc>
  40508c:	sub	x1, x29, #0xa0
  405090:	mov	x0, x20
  405094:	sub	x27, x29, #0xa0
  405098:	bl	410068 <__fxstatat@plt+0xcff8>
  40509c:	ldr	w6, [x19, #156]
  4050a0:	cbnz	w0, 4050f4 <__fxstatat@plt+0x2084>
  4050a4:	ldr	w8, [x27, #16]
  4050a8:	and	w8, w8, #0xf000
  4050ac:	cmp	w8, #0xa, lsl #12
  4050b0:	b.ne	4050f4 <__fxstatat@plt+0x2084>  // b.any
  4050b4:	ldr	x0, [x21, #64]
  4050b8:	mov	x1, x20
  4050bc:	mov	x2, x27
  4050c0:	bl	409e3c <__fxstatat@plt+0x6dcc>
  4050c4:	ldr	w6, [x19, #156]
  4050c8:	tbz	w0, #0, 4050f4 <__fxstatat@plt+0x2084>
  4050cc:	adrp	x1, 412000 <__fxstatat@plt+0xef90>
  4050d0:	add	x1, x1, #0x144
  4050d4:	mov	w2, #0x5                   	// #5
  4050d8:	mov	x0, xzr
  4050dc:	bl	402f30 <dcgettext@plt>
  4050e0:	ldr	x2, [x19, #88]
  4050e4:	mov	x21, x0
  4050e8:	mov	w1, #0x4                   	// #4
  4050ec:	mov	w0, wzr
  4050f0:	b	406210 <__fxstatat@plt+0x31a0>
  4050f4:	ldr	x27, [x19, #88]
  4050f8:	ldrb	w8, [x21, #46]
  4050fc:	cbz	w8, 405128 <__fxstatat@plt+0x20b8>
  405100:	and	w8, w25, #0xf000
  405104:	cmp	w8, #0x4, lsl #12
  405108:	b.eq	405128 <__fxstatat@plt+0x20b8>  // b.none
  40510c:	ldrb	w8, [x24]
  405110:	cbnz	w8, 405128 <__fxstatat@plt+0x20b8>
  405114:	mov	x0, x27
  405118:	mov	x1, x20
  40511c:	mov	x2, x22
  405120:	bl	407b40 <__fxstatat@plt+0x4ad0>
  405124:	ldr	w6, [x19, #156]
  405128:	str	x22, [x19, #112]
  40512c:	cbz	w23, 405158 <__fxstatat@plt+0x20e8>
  405130:	and	w22, w25, #0xf000
  405134:	cmp	w22, #0x4, lsl #12
  405138:	b.ne	405160 <__fxstatat@plt+0x20f0>  // b.any
  40513c:	ldrb	w8, [x21, #42]
  405140:	cbz	w8, 405160 <__fxstatat@plt+0x20f0>
  405144:	ldp	x2, x1, [x19, #288]
  405148:	tbz	w6, #0, 4051a0 <__fxstatat@plt+0x2130>
  40514c:	mov	x0, x20
  405150:	bl	408638 <__fxstatat@plt+0x55c8>
  405154:	b	4051ac <__fxstatat@plt+0x213c>
  405158:	str	xzr, [x19, #96]
  40515c:	b	405358 <__fxstatat@plt+0x22e8>
  405160:	ldrb	w8, [x24]
  405164:	cbz	w8, 40517c <__fxstatat@plt+0x210c>
  405168:	ldr	w8, [x19, #308]
  40516c:	cmp	w8, #0x1
  405170:	b.ne	40517c <__fxstatat@plt+0x210c>  // b.any
  405174:	ldp	x1, x0, [x19, #288]
  405178:	b	4051a8 <__fxstatat@plt+0x2138>
  40517c:	ldrb	w8, [x21, #34]
  405180:	cbz	w8, 405350 <__fxstatat@plt+0x22e0>
  405184:	ldrb	w8, [x21, #23]
  405188:	cbnz	w8, 405350 <__fxstatat@plt+0x22e0>
  40518c:	ldr	w8, [x19, #308]
  405190:	cmp	w8, #0x1
  405194:	b.ls	405334 <__fxstatat@plt+0x22c4>  // b.plast
  405198:	ldp	x2, x1, [x19, #288]
  40519c:	b	40514c <__fxstatat@plt+0x20dc>
  4051a0:	mov	x0, x1
  4051a4:	mov	x1, x2
  4051a8:	bl	408600 <__fxstatat@plt+0x5590>
  4051ac:	mov	x1, x0
  4051b0:	cbz	x0, 405350 <__fxstatat@plt+0x22e0>
  4051b4:	cmp	w22, #0x4, lsl #12
  4051b8:	str	x1, [x19, #96]
  4051bc:	b.ne	405238 <__fxstatat@plt+0x21c8>  // b.any
  4051c0:	mov	x0, x27
  4051c4:	mov	x22, x1
  4051c8:	bl	40ca80 <__fxstatat@plt+0x9a10>
  4051cc:	tbz	w0, #0, 40525c <__fxstatat@plt+0x21ec>
  4051d0:	adrp	x1, 412000 <__fxstatat@plt+0xef90>
  4051d4:	add	x1, x1, #0x175
  4051d8:	mov	w2, #0x5                   	// #5
  4051dc:	mov	x0, xzr
  4051e0:	bl	402f30 <dcgettext@plt>
  4051e4:	adrp	x8, 424000 <__fxstatat@plt+0x20f90>
  4051e8:	ldr	x2, [x8, #1312]
  4051ec:	mov	x22, x0
  4051f0:	mov	w1, #0x4                   	// #4
  4051f4:	mov	w0, wzr
  4051f8:	bl	40c350 <__fxstatat@plt+0x92e0>
  4051fc:	adrp	x8, 424000 <__fxstatat@plt+0x20f90>
  405200:	ldr	x2, [x8, #1320]
  405204:	mov	x23, x0
  405208:	mov	w0, #0x1                   	// #1
  40520c:	mov	w1, #0x4                   	// #4
  405210:	mov	w24, #0x1                   	// #1
  405214:	bl	40c350 <__fxstatat@plt+0x92e0>
  405218:	mov	x4, x0
  40521c:	mov	w0, wzr
  405220:	mov	w1, wzr
  405224:	mov	x2, x22
  405228:	mov	x3, x23
  40522c:	bl	4028f0 <error@plt>
  405230:	strb	w24, [x28]
  405234:	b	4062e4 <__fxstatat@plt+0x3274>
  405238:	ldrb	w3, [x21, #46]
  40523c:	ldr	w4, [x19, #108]
  405240:	mov	w2, #0x1                   	// #1
  405244:	mov	x0, x1
  405248:	mov	x1, x20
  40524c:	mov	w23, #0x1                   	// #1
  405250:	bl	4078fc <__fxstatat@plt+0x488c>
  405254:	tbnz	w0, #0, 404c08 <__fxstatat@plt+0x1b98>
  405258:	b	4062e4 <__fxstatat@plt+0x3274>
  40525c:	mov	x0, x20
  405260:	mov	x1, x22
  405264:	bl	40ca80 <__fxstatat@plt+0x9a10>
  405268:	tbz	w0, #0, 4052c0 <__fxstatat@plt+0x2250>
  40526c:	adrp	x1, 412000 <__fxstatat@plt+0xef90>
  405270:	add	x1, x1, #0x1a2
  405274:	mov	w2, #0x5                   	// #5
  405278:	mov	x0, xzr
  40527c:	bl	402f30 <dcgettext@plt>
  405280:	adrp	x8, 424000 <__fxstatat@plt+0x20f90>
  405284:	ldr	x1, [x8, #1312]
  405288:	mov	x20, x0
  40528c:	mov	w0, #0x4                   	// #4
  405290:	bl	40c3e8 <__fxstatat@plt+0x9378>
  405294:	mov	x3, x0
  405298:	mov	w0, wzr
  40529c:	mov	w1, wzr
  4052a0:	mov	x2, x20
  4052a4:	bl	4028f0 <error@plt>
  4052a8:	mov	w23, #0x1                   	// #1
  4052ac:	cbz	x26, 404c08 <__fxstatat@plt+0x1b98>
  4052b0:	ldrb	w8, [x24]
  4052b4:	cbz	w8, 404c08 <__fxstatat@plt+0x1b98>
  4052b8:	mov	w23, #0x1                   	// #1
  4052bc:	b	4063b8 <__fxstatat@plt+0x3348>
  4052c0:	ldr	w9, [x21, #4]
  4052c4:	cmp	w9, #0x3
  4052c8:	cset	w8, eq  // eq = none
  4052cc:	cmp	w9, #0x4
  4052d0:	b.eq	405354 <__fxstatat@plt+0x22e4>  // b.none
  4052d4:	ldr	w9, [x19, #156]
  4052d8:	and	w8, w8, w9
  4052dc:	tbnz	w8, #0, 405354 <__fxstatat@plt+0x22e4>
  4052e0:	adrp	x1, 412000 <__fxstatat@plt+0xef90>
  4052e4:	add	x1, x1, #0x1d8
  4052e8:	mov	w2, #0x5                   	// #5
  4052ec:	mov	x0, xzr
  4052f0:	bl	402f30 <dcgettext@plt>
  4052f4:	mov	x22, x0
  4052f8:	mov	w1, #0x4                   	// #4
  4052fc:	mov	w0, wzr
  405300:	mov	x2, x20
  405304:	bl	40c350 <__fxstatat@plt+0x92e0>
  405308:	ldr	x2, [x19, #96]
  40530c:	mov	x23, x0
  405310:	mov	w0, #0x1                   	// #1
  405314:	mov	w1, #0x4                   	// #4
  405318:	bl	40c350 <__fxstatat@plt+0x92e0>
  40531c:	mov	x4, x0
  405320:	mov	w0, wzr
  405324:	mov	w1, wzr
  405328:	mov	x2, x22
  40532c:	mov	x3, x23
  405330:	b	4056f0 <__fxstatat@plt+0x2680>
  405334:	ldr	w9, [x21, #4]
  405338:	cmp	w9, #0x3
  40533c:	cset	w8, eq  // eq = none
  405340:	cmp	w9, #0x4
  405344:	b.eq	405198 <__fxstatat@plt+0x2128>  // b.none
  405348:	and	w8, w8, w6
  40534c:	cbnz	w8, 405198 <__fxstatat@plt+0x2128>
  405350:	str	xzr, [x19, #96]
  405354:	ldr	x22, [x19, #112]
  405358:	ldrb	w8, [x24]
  40535c:	cbz	w8, 405514 <__fxstatat@plt+0x24a4>
  405360:	cmp	w23, #0x11
  405364:	b.ne	405380 <__fxstatat@plt+0x2310>  // b.any
  405368:	mov	x0, x27
  40536c:	mov	x1, x20
  405370:	bl	402e60 <rename@plt>
  405374:	cbz	w0, 405394 <__fxstatat@plt+0x2324>
  405378:	bl	402fd0 <__errno_location@plt>
  40537c:	ldr	w23, [x0]
  405380:	cmp	w23, #0x16
  405384:	b.eq	405418 <__fxstatat@plt+0x23a8>  // b.none
  405388:	cmp	w23, #0x12
  40538c:	b.eq	405480 <__fxstatat@plt+0x2410>  // b.none
  405390:	cbnz	w23, 40549c <__fxstatat@plt+0x242c>
  405394:	ldrb	w8, [x21, #46]
  405398:	cbz	w8, 4053cc <__fxstatat@plt+0x235c>
  40539c:	adrp	x1, 412000 <__fxstatat@plt+0xef90>
  4053a0:	add	x1, x1, #0x205
  4053a4:	mov	w2, #0x5                   	// #5
  4053a8:	mov	x0, xzr
  4053ac:	bl	402f30 <dcgettext@plt>
  4053b0:	mov	x1, x0
  4053b4:	mov	w0, #0x1                   	// #1
  4053b8:	bl	402b50 <__printf_chk@plt>
  4053bc:	mov	x0, x27
  4053c0:	mov	x1, x20
  4053c4:	mov	x2, x22
  4053c8:	bl	407b40 <__fxstatat@plt+0x4ad0>
  4053cc:	ldrb	w8, [x21, #33]
  4053d0:	cbz	w8, 4053e8 <__fxstatat@plt+0x2378>
  4053d4:	mov	w2, #0x1                   	// #1
  4053d8:	mov	x0, x20
  4053dc:	mov	w1, wzr
  4053e0:	mov	x3, x21
  4053e4:	bl	40496c <__fxstatat@plt+0x18fc>
  4053e8:	cbz	x26, 4053f4 <__fxstatat@plt+0x2384>
  4053ec:	mov	w8, #0x1                   	// #1
  4053f0:	strb	w8, [x26]
  4053f4:	ldr	w8, [x19, #156]
  4053f8:	tbz	w8, #0, 406404 <__fxstatat@plt+0x3394>
  4053fc:	ldrb	w8, [x21, #49]
  405400:	cbnz	w8, 406404 <__fxstatat@plt+0x3394>
  405404:	ldr	x0, [x21, #64]
  405408:	add	x2, x19, #0x120
  40540c:	mov	x1, x20
  405410:	bl	409db8 <__fxstatat@plt+0x6d48>
  405414:	b	406404 <__fxstatat@plt+0x3394>
  405418:	adrp	x1, 412000 <__fxstatat@plt+0xef90>
  40541c:	add	x1, x1, #0x20e
  405420:	mov	w2, #0x5                   	// #5
  405424:	mov	x0, xzr
  405428:	bl	402f30 <dcgettext@plt>
  40542c:	adrp	x8, 424000 <__fxstatat@plt+0x20f90>
  405430:	ldr	x2, [x8, #1312]
  405434:	mov	x20, x0
  405438:	mov	w1, #0x4                   	// #4
  40543c:	mov	w0, wzr
  405440:	bl	40c350 <__fxstatat@plt+0x92e0>
  405444:	adrp	x8, 424000 <__fxstatat@plt+0x20f90>
  405448:	ldr	x2, [x8, #1320]
  40544c:	mov	x21, x0
  405450:	mov	w0, #0x1                   	// #1
  405454:	mov	w1, #0x4                   	// #4
  405458:	mov	w23, #0x1                   	// #1
  40545c:	bl	40c350 <__fxstatat@plt+0x92e0>
  405460:	mov	x4, x0
  405464:	mov	w0, wzr
  405468:	mov	w1, wzr
  40546c:	mov	x2, x20
  405470:	mov	x3, x21
  405474:	bl	4028f0 <error@plt>
  405478:	strb	w23, [x28]
  40547c:	b	404c08 <__fxstatat@plt+0x1b98>
  405480:	mov	x26, x22
  405484:	and	w22, w25, #0xf000
  405488:	mov	x0, x20
  40548c:	cmp	w22, #0x4, lsl #12
  405490:	b.ne	4054a8 <__fxstatat@plt+0x2438>  // b.any
  405494:	bl	402d70 <rmdir@plt>
  405498:	b	4054ac <__fxstatat@plt+0x243c>
  40549c:	adrp	x1, 412000 <__fxstatat@plt+0xef90>
  4054a0:	add	x1, x1, #0x23d
  4054a4:	b	405744 <__fxstatat@plt+0x26d4>
  4054a8:	bl	403000 <unlink@plt>
  4054ac:	cbz	w0, 4054c0 <__fxstatat@plt+0x2450>
  4054b0:	bl	402fd0 <__errno_location@plt>
  4054b4:	ldr	w23, [x0]
  4054b8:	cmp	w23, #0x2
  4054bc:	b.ne	40573c <__fxstatat@plt+0x26cc>  // b.any
  4054c0:	cmp	w22, #0x4, lsl #12
  4054c4:	mov	w8, #0x1                   	// #1
  4054c8:	str	w8, [x19, #120]
  4054cc:	b.eq	405514 <__fxstatat@plt+0x24a4>  // b.none
  4054d0:	ldrb	w8, [x21, #46]
  4054d4:	cbz	w8, 405514 <__fxstatat@plt+0x24a4>
  4054d8:	adrp	x1, 412000 <__fxstatat@plt+0xef90>
  4054dc:	add	x1, x1, #0x28e
  4054e0:	mov	w2, #0x5                   	// #5
  4054e4:	mov	x0, xzr
  4054e8:	mov	x22, x26
  4054ec:	bl	402f30 <dcgettext@plt>
  4054f0:	mov	x1, x0
  4054f4:	mov	w0, #0x1                   	// #1
  4054f8:	mov	w8, #0x1                   	// #1
  4054fc:	str	w8, [x19, #120]
  405500:	bl	402b50 <__printf_chk@plt>
  405504:	mov	x0, x27
  405508:	mov	x1, x20
  40550c:	mov	x2, x26
  405510:	bl	407b40 <__fxstatat@plt+0x4ad0>
  405514:	ldrb	w8, [x21, #43]
  405518:	mov	w22, w25
  40551c:	cbz	w8, 405524 <__fxstatat@plt+0x24b4>
  405520:	ldr	w22, [x21, #16]
  405524:	ldrb	w8, [x21, #29]
  405528:	ldr	w3, [x19, #120]
  40552c:	str	w25, [x19, #80]
  405530:	and	w25, w25, #0xf000
  405534:	mov	w9, #0x12                  	// #18
  405538:	cmp	w25, #0x4, lsl #12
  40553c:	csel	w9, w9, wzr, eq  // eq = none
  405540:	cmp	w8, #0x0
  405544:	mov	w8, #0x3f                  	// #63
  405548:	mov	x0, x27
  40554c:	mov	x1, x20
  405550:	mov	x4, x21
  405554:	csel	w26, w9, w8, eq  // eq = none
  405558:	str	x27, [x19, #88]
  40555c:	bl	4048b8 <__fxstatat@plt+0x1848>
  405560:	mov	w23, wzr
  405564:	tbz	w0, #0, 404c08 <__fxstatat@plt+0x1b98>
  405568:	cmp	w25, #0x4, lsl #12
  40556c:	and	w23, w26, w22
  405570:	b.ne	405614 <__fxstatat@plt+0x25a4>  // b.any
  405574:	ldp	x9, x8, [x19, #288]
  405578:	ldr	x27, [x19, #88]
  40557c:	ldr	x12, [x19, #144]
  405580:	cbz	x12, 4055a8 <__fxstatat@plt+0x2538>
  405584:	mov	x10, x12
  405588:	ldr	x11, [x10, #8]
  40558c:	cmp	x11, x8
  405590:	b.ne	4055a0 <__fxstatat@plt+0x2530>  // b.any
  405594:	ldr	x11, [x10, #16]
  405598:	cmp	x11, x9
  40559c:	b.eq	405844 <__fxstatat@plt+0x27d4>  // b.none
  4055a0:	ldr	x10, [x10]
  4055a4:	cbnz	x10, 405588 <__fxstatat@plt+0x2518>
  4055a8:	mov	x10, sp
  4055ac:	sub	x26, x10, #0x20
  4055b0:	mov	sp, x26
  4055b4:	stp	x12, x8, [x10, #-32]
  4055b8:	ldr	w8, [x19, #120]
  4055bc:	stur	x9, [x10, #-16]
  4055c0:	cbnz	w8, 4056f8 <__fxstatat@plt+0x2688>
  4055c4:	ldr	w8, [x19, #176]
  4055c8:	and	w8, w8, #0xf000
  4055cc:	cmp	w8, #0x4, lsl #12
  4055d0:	b.ne	4056f8 <__fxstatat@plt+0x2688>  // b.any
  4055d4:	ldrb	w9, [x21, #33]
  4055d8:	ldrb	w8, [x21, #37]
  4055dc:	cbnz	w9, 4055e8 <__fxstatat@plt+0x2578>
  4055e0:	cbz	w8, 405608 <__fxstatat@plt+0x2598>
  4055e4:	mov	w8, #0x1                   	// #1
  4055e8:	cmp	w8, #0x0
  4055ec:	cset	w1, ne  // ne = any
  4055f0:	mov	x0, x20
  4055f4:	mov	w2, wzr
  4055f8:	mov	x3, x21
  4055fc:	bl	40496c <__fxstatat@plt+0x18fc>
  405600:	ldrb	w8, [x21, #38]
  405604:	cbnz	w8, 4062e4 <__fxstatat@plt+0x3274>
  405608:	mov	w22, wzr
  40560c:	mov	w23, wzr
  405610:	b	405dc8 <__fxstatat@plt+0x2d58>
  405614:	ldrb	w8, [x21, #44]
  405618:	cbz	w8, 405720 <__fxstatat@plt+0x26b0>
  40561c:	ldr	x26, [x19, #88]
  405620:	mov	w22, w23
  405624:	ldrb	w8, [x26]
  405628:	cmp	w8, #0x2f
  40562c:	b.eq	40567c <__fxstatat@plt+0x260c>  // b.none
  405630:	mov	x0, x20
  405634:	bl	409b2c <__fxstatat@plt+0x6abc>
  405638:	mov	x23, x0
  40563c:	adrp	x0, 411000 <__fxstatat@plt+0xdf90>
  405640:	add	x0, x0, #0xdef
  405644:	mov	x1, x23
  405648:	bl	402d40 <strcmp@plt>
  40564c:	cbz	w0, 405674 <__fxstatat@plt+0x2604>
  405650:	adrp	x0, 411000 <__fxstatat@plt+0xdf90>
  405654:	add	x0, x0, #0xdef
  405658:	sub	x1, x29, #0xa0
  40565c:	bl	410048 <__fxstatat@plt+0xcfd8>
  405660:	cbnz	w0, 405674 <__fxstatat@plt+0x2604>
  405664:	add	x1, x19, #0x220
  405668:	mov	x0, x23
  40566c:	bl	410048 <__fxstatat@plt+0xcfd8>
  405670:	cbz	w0, 405b50 <__fxstatat@plt+0x2ae0>
  405674:	mov	x0, x23
  405678:	bl	402dc0 <free@plt>
  40567c:	ldrb	w3, [x21, #22]
  405680:	mov	w1, #0xffffff9c            	// #-100
  405684:	mov	w4, #0xffffffff            	// #-1
  405688:	mov	x0, x26
  40568c:	mov	x2, x20
  405690:	bl	408c08 <__fxstatat@plt+0x5b98>
  405694:	cmp	w0, #0x1
  405698:	b.lt	4057e8 <__fxstatat@plt+0x2778>  // b.tstop
  40569c:	adrp	x1, 412000 <__fxstatat@plt+0xef90>
  4056a0:	mov	w23, w0
  4056a4:	add	x1, x1, #0x32a
  4056a8:	mov	w2, #0x5                   	// #5
  4056ac:	mov	x0, xzr
  4056b0:	bl	402f30 <dcgettext@plt>
  4056b4:	mov	x24, x0
  4056b8:	mov	w1, #0x4                   	// #4
  4056bc:	mov	w0, wzr
  4056c0:	mov	x2, x20
  4056c4:	bl	40c350 <__fxstatat@plt+0x92e0>
  4056c8:	mov	x25, x0
  4056cc:	mov	w0, #0x1                   	// #1
  4056d0:	mov	w1, #0x4                   	// #4
  4056d4:	mov	x2, x26
  4056d8:	bl	40c350 <__fxstatat@plt+0x92e0>
  4056dc:	mov	x4, x0
  4056e0:	mov	w0, wzr
  4056e4:	mov	w1, w23
  4056e8:	mov	x2, x24
  4056ec:	mov	x3, x25
  4056f0:	bl	4028f0 <error@plt>
  4056f4:	b	4062e4 <__fxstatat@plt+0x3274>
  4056f8:	and	w8, w22, #0xfff
  4056fc:	bic	w1, w8, w23
  405700:	mov	x0, x20
  405704:	bl	403020 <mkdir@plt>
  405708:	cbz	w0, 40579c <__fxstatat@plt+0x272c>
  40570c:	bl	402fd0 <__errno_location@plt>
  405710:	ldr	w22, [x0]
  405714:	adrp	x1, 412000 <__fxstatat@plt+0xef90>
  405718:	add	x1, x1, #0x2ba
  40571c:	b	4057bc <__fxstatat@plt+0x274c>
  405720:	ldrb	w8, [x21, #23]
  405724:	ldr	x27, [x19, #88]
  405728:	cbz	w8, 405880 <__fxstatat@plt+0x2810>
  40572c:	ldrb	w8, [x21, #22]
  405730:	cbz	w8, 405a14 <__fxstatat@plt+0x29a4>
  405734:	mov	w2, #0x1                   	// #1
  405738:	b	405a20 <__fxstatat@plt+0x29b0>
  40573c:	adrp	x1, 412000 <__fxstatat@plt+0xef90>
  405740:	add	x1, x1, #0x252
  405744:	mov	w2, #0x5                   	// #5
  405748:	mov	x0, xzr
  40574c:	bl	402f30 <dcgettext@plt>
  405750:	mov	x21, x0
  405754:	mov	w1, #0x4                   	// #4
  405758:	mov	w0, wzr
  40575c:	mov	x2, x27
  405760:	bl	40c350 <__fxstatat@plt+0x92e0>
  405764:	mov	x22, x0
  405768:	mov	w0, #0x1                   	// #1
  40576c:	mov	w1, #0x4                   	// #4
  405770:	mov	x2, x20
  405774:	bl	40c350 <__fxstatat@plt+0x92e0>
  405778:	mov	x4, x0
  40577c:	mov	w0, wzr
  405780:	mov	w1, w23
  405784:	mov	x2, x21
  405788:	mov	x3, x22
  40578c:	bl	4028f0 <error@plt>
  405790:	ldp	x1, x0, [x19, #288]
  405794:	bl	408584 <__fxstatat@plt+0x5514>
  405798:	b	404c04 <__fxstatat@plt+0x1b94>
  40579c:	add	x1, x19, #0xa0
  4057a0:	mov	x0, x20
  4057a4:	bl	410068 <__fxstatat@plt+0xcff8>
  4057a8:	cbz	w0, 4059fc <__fxstatat@plt+0x298c>
  4057ac:	bl	402fd0 <__errno_location@plt>
  4057b0:	ldr	w22, [x0]
  4057b4:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  4057b8:	add	x1, x1, #0xf6a
  4057bc:	mov	w2, #0x5                   	// #5
  4057c0:	mov	x0, xzr
  4057c4:	bl	402f30 <dcgettext@plt>
  4057c8:	mov	x23, x0
  4057cc:	mov	w0, #0x4                   	// #4
  4057d0:	mov	x1, x20
  4057d4:	bl	40c3e8 <__fxstatat@plt+0x9378>
  4057d8:	mov	x3, x0
  4057dc:	mov	w0, wzr
  4057e0:	mov	w1, w22
  4057e4:	b	405874 <__fxstatat@plt+0x2804>
  4057e8:	str	w25, [x19, #72]
  4057ec:	mov	w25, wzr
  4057f0:	mov	w27, wzr
  4057f4:	mov	w28, #0x1                   	// #1
  4057f8:	ldr	w10, [x19, #156]
  4057fc:	mov	w26, #0x1                   	// #1
  405800:	mov	w23, w22
  405804:	b	405f98 <__fxstatat@plt+0x2f28>
  405808:	ldrb	w9, [x24]
  40580c:	cbnz	w9, 404f08 <__fxstatat@plt+0x1e98>
  405810:	and	w8, w8, #0xf000
  405814:	cmp	w8, #0xa, lsl #12
  405818:	mov	w27, wzr
  40581c:	b.ne	406248 <__fxstatat@plt+0x31d8>  // b.any
  405820:	ldr	w8, [x21, #4]
  405824:	cmp	w8, #0x2
  405828:	b.eq	406248 <__fxstatat@plt+0x31d8>  // b.none
  40582c:	ldr	w8, [x23, #16]
  405830:	ldr	x22, [x19, #88]
  405834:	and	w8, w8, #0xf000
  405838:	cmp	w8, #0xa, lsl #12
  40583c:	b.eq	404f08 <__fxstatat@plt+0x1e98>  // b.none
  405840:	b	4061ec <__fxstatat@plt+0x317c>
  405844:	adrp	x1, 412000 <__fxstatat@plt+0xef90>
  405848:	add	x1, x1, #0x296
  40584c:	mov	w2, #0x5                   	// #5
  405850:	mov	x0, xzr
  405854:	bl	402f30 <dcgettext@plt>
  405858:	mov	x23, x0
  40585c:	mov	w0, #0x4                   	// #4
  405860:	mov	x1, x27
  405864:	bl	40c3e8 <__fxstatat@plt+0x9378>
  405868:	mov	x3, x0
  40586c:	mov	w0, wzr
  405870:	mov	w1, wzr
  405874:	mov	x2, x23
  405878:	bl	4028f0 <error@plt>
  40587c:	b	4062e4 <__fxstatat@plt+0x3274>
  405880:	cmp	w25, #0x8, lsl #12
  405884:	b.eq	405898 <__fxstatat@plt+0x2828>  // b.none
  405888:	cmp	w25, #0xa, lsl #12
  40588c:	b.eq	405acc <__fxstatat@plt+0x2a5c>  // b.none
  405890:	ldrb	w8, [x21, #20]
  405894:	cbz	w8, 405acc <__fxstatat@plt+0x2a5c>
  405898:	ldr	w8, [x21, #4]
  40589c:	ldr	w9, [x19, #304]
  4058a0:	ldrb	w26, [x21, #35]
  4058a4:	mov	x0, x27
  4058a8:	cmp	w8, #0x2
  4058ac:	cset	w8, eq  // eq = none
  4058b0:	lsl	w1, w8, #15
  4058b4:	str	w25, [x19, #72]
  4058b8:	str	w9, [x19, #136]
  4058bc:	bl	409d14 <__fxstatat@plt+0x6ca4>
  4058c0:	tbnz	w0, #31, 405a8c <__fxstatat@plt+0x2a1c>
  4058c4:	add	x1, x19, #0x220
  4058c8:	mov	w25, w0
  4058cc:	str	w23, [x19, #108]
  4058d0:	bl	410058 <__fxstatat@plt+0xcfe8>
  4058d4:	cbz	w0, 405bbc <__fxstatat@plt+0x2b4c>
  4058d8:	bl	402fd0 <__errno_location@plt>
  4058dc:	ldr	w23, [x0]
  4058e0:	adrp	x1, 412000 <__fxstatat@plt+0xef90>
  4058e4:	add	x1, x1, #0x503
  4058e8:	mov	w2, #0x5                   	// #5
  4058ec:	mov	x0, xzr
  4058f0:	bl	402f30 <dcgettext@plt>
  4058f4:	mov	x26, x0
  4058f8:	mov	w0, #0x4                   	// #4
  4058fc:	mov	x1, x27
  405900:	bl	40c3e8 <__fxstatat@plt+0x9378>
  405904:	mov	x3, x0
  405908:	mov	w0, wzr
  40590c:	mov	w1, w23
  405910:	mov	x2, x26
  405914:	b	405c78 <__fxstatat@plt+0x2c08>
  405918:	ldr	w8, [x21]
  40591c:	cbnz	w8, 406240 <__fxstatat@plt+0x31d0>
  405920:	tbz	w27, #0, 406240 <__fxstatat@plt+0x31d0>
  405924:	ldrb	w8, [x24]
  405928:	ldr	x22, [x19, #88]
  40592c:	cbnz	w8, 4061ec <__fxstatat@plt+0x317c>
  405930:	mov	w27, #0x1                   	// #1
  405934:	b	406244 <__fxstatat@plt+0x31d4>
  405938:	ldr	x22, [x19, #88]
  40593c:	and	w8, w8, #0xf000
  405940:	cmp	w8, #0xa, lsl #12
  405944:	b.eq	405958 <__fxstatat@plt+0x28e8>  // b.none
  405948:	ldr	w8, [x23, #16]
  40594c:	and	w8, w8, #0xf000
  405950:	cmp	w8, #0xa, lsl #12
  405954:	b.ne	405b20 <__fxstatat@plt+0x2ab0>  // b.any
  405958:	ldrb	w8, [x24]
  40595c:	cbz	w8, 4059b4 <__fxstatat@plt+0x2944>
  405960:	ldr	w8, [x19, #304]
  405964:	and	w8, w8, #0xf000
  405968:	cmp	w8, #0xa, lsl #12
  40596c:	b.ne	4059b4 <__fxstatat@plt+0x2944>  // b.any
  405970:	ldr	w8, [x23, #20]
  405974:	cmp	w8, #0x2
  405978:	b.cc	4059b4 <__fxstatat@plt+0x2944>  // b.lo, b.ul, b.last
  40597c:	mov	x0, x22
  405980:	mov	x27, x1
  405984:	bl	402cf0 <canonicalize_file_name@plt>
  405988:	ldr	w6, [x19, #156]
  40598c:	mov	x1, x27
  405990:	cbz	x0, 4059b4 <__fxstatat@plt+0x2944>
  405994:	mov	x1, x20
  405998:	mov	x27, x0
  40599c:	bl	40ca80 <__fxstatat@plt+0x9a10>
  4059a0:	mov	w23, w0
  4059a4:	mov	x0, x27
  4059a8:	bl	402dc0 <free@plt>
  4059ac:	tbz	w23, #0, 406240 <__fxstatat@plt+0x31d0>
  4059b0:	b	4061ec <__fxstatat@plt+0x317c>
  4059b4:	ldrb	w8, [x21, #44]
  4059b8:	cbz	w8, 4059cc <__fxstatat@plt+0x295c>
  4059bc:	ldr	w8, [x23, #16]
  4059c0:	and	w8, w8, #0xf000
  4059c4:	cmp	w8, #0xa, lsl #12
  4059c8:	b.eq	404f08 <__fxstatat@plt+0x1e98>  // b.none
  4059cc:	ldr	w8, [x21, #4]
  4059d0:	cmp	w8, #0x2
  4059d4:	b.ne	4061ec <__fxstatat@plt+0x317c>  // b.any
  4059d8:	ldr	w8, [x1, #16]
  4059dc:	and	w8, w8, #0xf000
  4059e0:	cmp	w8, #0xa, lsl #12
  4059e4:	b.ne	405d88 <__fxstatat@plt+0x2d18>  // b.any
  4059e8:	add	x1, x19, #0x220
  4059ec:	mov	x0, x22
  4059f0:	bl	410048 <__fxstatat@plt+0xcfd8>
  4059f4:	cbnz	w0, 406240 <__fxstatat@plt+0x31d0>
  4059f8:	b	405d94 <__fxstatat@plt+0x2d24>
  4059fc:	ldr	w9, [x19, #176]
  405a00:	mvn	w8, w9
  405a04:	tst	w8, #0x1c0
  405a08:	b.ne	405a64 <__fxstatat@plt+0x29f4>  // b.any
  405a0c:	mov	w22, wzr
  405a10:	b	405d08 <__fxstatat@plt+0x2c98>
  405a14:	ldr	w8, [x21, #8]
  405a18:	cmp	w8, #0x3
  405a1c:	cset	w2, eq  // eq = none
  405a20:	ldr	w4, [x19, #108]
  405a24:	mov	x0, x27
  405a28:	mov	x1, x20
  405a2c:	mov	w3, wzr
  405a30:	bl	4078fc <__fxstatat@plt+0x488c>
  405a34:	tbz	w0, #0, 4062e4 <__fxstatat@plt+0x3274>
  405a38:	ldr	w10, [x19, #156]
  405a3c:	str	w25, [x19, #72]
  405a40:	mov	w28, wzr
  405a44:	mov	w25, wzr
  405a48:	mov	w27, wzr
  405a4c:	mov	w26, #0x1                   	// #1
  405a50:	b	405f98 <__fxstatat@plt+0x2f28>
  405a54:	ldr	w6, [x19, #156]
  405a58:	add	x1, x19, #0x220
  405a5c:	sub	x23, x29, #0xa0
  405a60:	b	405010 <__fxstatat@plt+0x1fa0>
  405a64:	orr	w1, w9, #0x1c0
  405a68:	mov	x0, x20
  405a6c:	mov	w22, w9
  405a70:	bl	402ad0 <chmod@plt>
  405a74:	cbz	w0, 405d00 <__fxstatat@plt+0x2c90>
  405a78:	bl	402fd0 <__errno_location@plt>
  405a7c:	ldr	w22, [x0]
  405a80:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  405a84:	add	x1, x1, #0xe5d
  405a88:	b	4057bc <__fxstatat@plt+0x274c>
  405a8c:	bl	402fd0 <__errno_location@plt>
  405a90:	ldr	w23, [x0]
  405a94:	adrp	x1, 412000 <__fxstatat@plt+0xef90>
  405a98:	add	x1, x1, #0x4e8
  405a9c:	mov	w2, #0x5                   	// #5
  405aa0:	mov	x0, xzr
  405aa4:	bl	402f30 <dcgettext@plt>
  405aa8:	mov	x24, x0
  405aac:	mov	w0, #0x4                   	// #4
  405ab0:	mov	x1, x27
  405ab4:	bl	40c3e8 <__fxstatat@plt+0x9378>
  405ab8:	mov	x3, x0
  405abc:	mov	w0, wzr
  405ac0:	mov	w1, w23
  405ac4:	mov	x2, x24
  405ac8:	b	405878 <__fxstatat@plt+0x2808>
  405acc:	sub	w8, w25, #0x1, lsl #12
  405ad0:	lsr	w8, w8, #12
  405ad4:	cmp	w8, #0xb
  405ad8:	b.hi	4069a0 <__fxstatat@plt+0x3930>  // b.pmore
  405adc:	adrp	x9, 411000 <__fxstatat@plt+0xdf90>
  405ae0:	add	x9, x9, #0xf04
  405ae4:	adr	x10, 405af4 <__fxstatat@plt+0x2a84>
  405ae8:	ldrh	w11, [x9, x8, lsl #1]
  405aec:	add	x10, x10, x11, lsl #2
  405af0:	br	x10
  405af4:	ldr	w8, [x19, #80]
  405af8:	ldr	x2, [x19, #320]
  405afc:	mov	x0, x20
  405b00:	bic	w1, w8, w23
  405b04:	bl	40ea00 <__fxstatat@plt+0xb990>
  405b08:	cbz	w0, 405a38 <__fxstatat@plt+0x29c8>
  405b0c:	bl	402fd0 <__errno_location@plt>
  405b10:	ldr	w22, [x0]
  405b14:	adrp	x1, 412000 <__fxstatat@plt+0xef90>
  405b18:	add	x1, x1, #0x365
  405b1c:	b	4057bc <__fxstatat@plt+0x274c>
  405b20:	ldr	x8, [x1, #8]
  405b24:	ldr	x9, [x23, #8]
  405b28:	cmp	x8, x9
  405b2c:	b.ne	404f08 <__fxstatat@plt+0x1e98>  // b.any
  405b30:	ldr	x8, [x1]
  405b34:	ldr	x9, [x23]
  405b38:	cmp	x8, x9
  405b3c:	b.ne	404f08 <__fxstatat@plt+0x1e98>  // b.any
  405b40:	ldrb	w8, [x21, #23]
  405b44:	cbz	w8, 405958 <__fxstatat@plt+0x28e8>
  405b48:	mov	w27, #0x1                   	// #1
  405b4c:	b	406248 <__fxstatat@plt+0x31d8>
  405b50:	ldp	x8, x26, [x29, #-160]
  405b54:	ldr	x27, [x19, #552]
  405b58:	ldr	x28, [x19, #544]
  405b5c:	mov	x0, x23
  405b60:	str	x8, [x19, #144]
  405b64:	bl	402dc0 <free@plt>
  405b68:	cmp	x26, x27
  405b6c:	ldr	x26, [x19, #88]
  405b70:	b.ne	405b80 <__fxstatat@plt+0x2b10>  // b.any
  405b74:	ldr	x8, [x19, #144]
  405b78:	cmp	x8, x28
  405b7c:	b.eq	40567c <__fxstatat@plt+0x260c>  // b.none
  405b80:	adrp	x1, 412000 <__fxstatat@plt+0xef90>
  405b84:	add	x1, x1, #0x2eb
  405b88:	mov	w2, #0x5                   	// #5
  405b8c:	mov	x0, xzr
  405b90:	bl	402f30 <dcgettext@plt>
  405b94:	mov	x22, x0
  405b98:	mov	w1, #0x3                   	// #3
  405b9c:	mov	w0, wzr
  405ba0:	mov	x2, x20
  405ba4:	bl	40c5ac <__fxstatat@plt+0x953c>
  405ba8:	mov	x3, x0
  405bac:	mov	w0, wzr
  405bb0:	mov	w1, wzr
  405bb4:	mov	x2, x22
  405bb8:	b	405878 <__fxstatat@plt+0x2808>
  405bbc:	ldr	x8, [x19, #296]
  405bc0:	ldr	x9, [x19, #552]
  405bc4:	cmp	x8, x9
  405bc8:	b.ne	405c44 <__fxstatat@plt+0x2bd4>  // b.any
  405bcc:	ldr	x8, [x19, #288]
  405bd0:	ldr	x9, [x19, #544]
  405bd4:	cmp	x8, x9
  405bd8:	b.ne	405c44 <__fxstatat@plt+0x2bd4>  // b.any
  405bdc:	and	w8, w22, #0x1ff
  405be0:	str	w8, [x19, #64]
  405be4:	ldr	w8, [x19, #108]
  405be8:	str	w8, [x19, #128]
  405bec:	ldr	w8, [x19, #120]
  405bf0:	cbnz	w8, 406e30 <__fxstatat@plt+0x3dc0>
  405bf4:	ldrb	w8, [x21, #35]
  405bf8:	mov	x0, x20
  405bfc:	str	x24, [x19, #40]
  405c00:	str	x20, [x19, #144]
  405c04:	cmp	w8, #0x0
  405c08:	mov	w8, #0x201                 	// #513
  405c0c:	csinc	w1, w8, wzr, ne  // ne = any
  405c10:	bl	409d14 <__fxstatat@plt+0x6ca4>
  405c14:	mov	w20, w0
  405c18:	bl	402fd0 <__errno_location@plt>
  405c1c:	ldrb	w8, [x21, #33]
  405c20:	ldr	w23, [x0]
  405c24:	mov	x27, x0
  405c28:	str	x21, [x19, #56]
  405c2c:	str	w20, [x19, #52]
  405c30:	cbz	w8, 406bc4 <__fxstatat@plt+0x3b54>
  405c34:	tbnz	w20, #31, 406c3c <__fxstatat@plt+0x3bcc>
  405c38:	ldr	x8, [x19, #56]
  405c3c:	ldrb	w8, [x8, #37]
  405c40:	b	406bd8 <__fxstatat@plt+0x3b68>
  405c44:	adrp	x1, 412000 <__fxstatat@plt+0xef90>
  405c48:	add	x1, x1, #0x513
  405c4c:	mov	w2, #0x5                   	// #5
  405c50:	mov	x0, xzr
  405c54:	bl	402f30 <dcgettext@plt>
  405c58:	mov	x23, x0
  405c5c:	mov	w0, #0x4                   	// #4
  405c60:	mov	x1, x27
  405c64:	bl	40c3e8 <__fxstatat@plt+0x9378>
  405c68:	mov	x3, x0
  405c6c:	mov	w0, wzr
  405c70:	mov	w1, wzr
  405c74:	mov	x2, x23
  405c78:	bl	4028f0 <error@plt>
  405c7c:	mov	w22, wzr
  405c80:	mov	x27, xzr
  405c84:	mov	w0, w25
  405c88:	bl	402c50 <close@plt>
  405c8c:	tbnz	w0, #31, 405cb4 <__fxstatat@plt+0x2c44>
  405c90:	mov	x0, x27
  405c94:	bl	402dc0 <free@plt>
  405c98:	tbz	w22, #0, 4062e4 <__fxstatat@plt+0x3274>
  405c9c:	ldr	w10, [x19, #156]
  405ca0:	ldr	w23, [x19, #108]
  405ca4:	mov	w28, wzr
  405ca8:	mov	w27, wzr
  405cac:	mov	w25, #0x1                   	// #1
  405cb0:	b	405a4c <__fxstatat@plt+0x29dc>
  405cb4:	bl	402fd0 <__errno_location@plt>
  405cb8:	ldr	w23, [x0]
  405cbc:	adrp	x1, 412000 <__fxstatat@plt+0xef90>
  405cc0:	add	x1, x1, #0x5c0
  405cc4:	mov	w2, #0x5                   	// #5
  405cc8:	mov	x0, xzr
  405ccc:	bl	402f30 <dcgettext@plt>
  405cd0:	ldr	x1, [x19, #88]
  405cd4:	mov	x24, x0
  405cd8:	mov	w0, #0x4                   	// #4
  405cdc:	bl	40c3e8 <__fxstatat@plt+0x9378>
  405ce0:	mov	x3, x0
  405ce4:	mov	w0, wzr
  405ce8:	mov	w1, w23
  405cec:	mov	x2, x24
  405cf0:	bl	4028f0 <error@plt>
  405cf4:	mov	x0, x27
  405cf8:	bl	402dc0 <free@plt>
  405cfc:	b	4062e4 <__fxstatat@plt+0x3274>
  405d00:	mov	w9, w22
  405d04:	mov	w22, #0x1                   	// #1
  405d08:	ldr	x8, [x19, #136]
  405d0c:	str	w9, [x19, #52]
  405d10:	ldrb	w8, [x8]
  405d14:	cbnz	w8, 405d30 <__fxstatat@plt+0x2cc0>
  405d18:	ldp	x2, x1, [x19, #160]
  405d1c:	mov	x0, x20
  405d20:	bl	408638 <__fxstatat@plt+0x55c8>
  405d24:	ldr	x9, [x19, #136]
  405d28:	mov	w8, #0x1                   	// #1
  405d2c:	strb	w8, [x9]
  405d30:	ldrb	w8, [x21, #46]
  405d34:	cbz	w8, 405dc8 <__fxstatat@plt+0x2d58>
  405d38:	ldrb	w8, [x24]
  405d3c:	cbz	w8, 405db8 <__fxstatat@plt+0x2d48>
  405d40:	adrp	x1, 412000 <__fxstatat@plt+0xef90>
  405d44:	add	x1, x1, #0x2d5
  405d48:	mov	w2, #0x5                   	// #5
  405d4c:	mov	x0, xzr
  405d50:	bl	402f30 <dcgettext@plt>
  405d54:	str	w22, [x19, #64]
  405d58:	mov	w22, w25
  405d5c:	mov	x25, x0
  405d60:	mov	w0, #0x4                   	// #4
  405d64:	mov	x1, x20
  405d68:	bl	40c3e8 <__fxstatat@plt+0x9378>
  405d6c:	mov	x1, x25
  405d70:	mov	w25, w22
  405d74:	ldr	w22, [x19, #64]
  405d78:	mov	x2, x0
  405d7c:	mov	w0, #0x1                   	// #1
  405d80:	bl	402b50 <__printf_chk@plt>
  405d84:	b	405dc8 <__fxstatat@plt+0x2d58>
  405d88:	add	x0, x19, #0x220
  405d8c:	mov	w2, #0x80                  	// #128
  405d90:	bl	402890 <memcpy@plt>
  405d94:	ldr	w8, [x23, #16]
  405d98:	and	w8, w8, #0xf000
  405d9c:	cmp	w8, #0xa, lsl #12
  405da0:	b.ne	406908 <__fxstatat@plt+0x3898>  // b.any
  405da4:	sub	x1, x29, #0xa0
  405da8:	mov	x0, x20
  405dac:	bl	410048 <__fxstatat@plt+0xcfd8>
  405db0:	cbnz	w0, 406240 <__fxstatat@plt+0x31d0>
  405db4:	b	406918 <__fxstatat@plt+0x38a8>
  405db8:	mov	x0, x27
  405dbc:	mov	x1, x20
  405dc0:	mov	x2, xzr
  405dc4:	bl	407b40 <__fxstatat@plt+0x4ad0>
  405dc8:	ldr	x8, [x19, #128]
  405dcc:	str	w25, [x19, #72]
  405dd0:	cbz	x8, 405df0 <__fxstatat@plt+0x2d80>
  405dd4:	ldrb	w8, [x21, #28]
  405dd8:	cbz	w8, 405df0 <__fxstatat@plt+0x2d80>
  405ddc:	ldr	x8, [x19, #128]
  405de0:	ldr	x9, [x19, #288]
  405de4:	ldr	x8, [x8]
  405de8:	cmp	x8, x9
  405dec:	b.ne	405f50 <__fxstatat@plt+0x2ee0>  // b.any
  405df0:	sub	x0, x29, #0xa0
  405df4:	mov	w2, #0x50                  	// #80
  405df8:	mov	x1, x21
  405dfc:	bl	402890 <memcpy@plt>
  405e00:	mov	w1, #0x2                   	// #2
  405e04:	mov	x0, x27
  405e08:	bl	40cec8 <__fxstatat@plt+0x9e58>
  405e0c:	str	w23, [x19, #108]
  405e10:	cbz	x0, 405f08 <__fxstatat@plt+0x2e98>
  405e14:	ldr	w8, [x21, #4]
  405e18:	cmp	w8, #0x3
  405e1c:	b.ne	405e28 <__fxstatat@plt+0x2db8>  // b.any
  405e20:	mov	w8, #0x2                   	// #2
  405e24:	stur	w8, [x29, #-156]
  405e28:	ldrb	w8, [x0]
  405e2c:	str	x20, [x19, #144]
  405e30:	str	w22, [x19, #64]
  405e34:	str	x0, [x19, #56]
  405e38:	cbz	w8, 405f5c <__fxstatat@plt+0x2eec>
  405e3c:	str	x26, [x19, #128]
  405e40:	mov	w20, wzr
  405e44:	mov	w22, #0x1                   	// #1
  405e48:	mov	x26, x0
  405e4c:	mov	x0, x27
  405e50:	mov	x1, x26
  405e54:	mov	x2, xzr
  405e58:	bl	409fa4 <__fxstatat@plt+0x6f34>
  405e5c:	mov	x27, x0
  405e60:	ldr	x0, [x19, #144]
  405e64:	mov	x1, x26
  405e68:	mov	x2, xzr
  405e6c:	bl	409fa4 <__fxstatat@plt+0x6f34>
  405e70:	ldr	x8, [x19, #136]
  405e74:	mov	x25, x0
  405e78:	add	x3, x19, #0x120
  405e7c:	sub	x5, x29, #0xa0
  405e80:	ldrb	w8, [x8]
  405e84:	add	x7, x19, #0x1a0
  405e88:	strb	w8, [x19, #416]
  405e8c:	add	x8, x19, #0x220
  405e90:	stp	x8, xzr, [sp, #-16]!
  405e94:	ldr	w2, [x19, #120]
  405e98:	ldr	x4, [x19, #128]
  405e9c:	mov	x0, x27
  405ea0:	mov	x1, x25
  405ea4:	mov	w6, wzr
  405ea8:	bl	404ad0 <__fxstatat@plt+0x1a60>
  405eac:	add	sp, sp, #0x10
  405eb0:	ldrb	w23, [x19, #544]
  405eb4:	ldrb	w8, [x28]
  405eb8:	and	w22, w22, w0
  405ebc:	mov	x0, x25
  405ec0:	orr	w8, w8, w23
  405ec4:	strb	w8, [x28]
  405ec8:	bl	402dc0 <free@plt>
  405ecc:	mov	x0, x27
  405ed0:	bl	402dc0 <free@plt>
  405ed4:	cbnz	w23, 405f64 <__fxstatat@plt+0x2ef4>
  405ed8:	ldrb	w8, [x19, #416]
  405edc:	and	w9, w20, #0x1
  405ee0:	mov	x0, x26
  405ee4:	orr	w8, w8, w9
  405ee8:	cmp	w8, #0x0
  405eec:	cset	w20, ne  // ne = any
  405ef0:	bl	4028b0 <strlen@plt>
  405ef4:	add	x26, x0, x26
  405ef8:	ldrb	w8, [x26, #1]!
  405efc:	ldr	x27, [x19, #88]
  405f00:	cbnz	w8, 405e4c <__fxstatat@plt+0x2ddc>
  405f04:	b	405f64 <__fxstatat@plt+0x2ef4>
  405f08:	bl	402fd0 <__errno_location@plt>
  405f0c:	ldr	w23, [x0]
  405f10:	adrp	x1, 412000 <__fxstatat@plt+0xef90>
  405f14:	add	x1, x1, #0x4d7
  405f18:	mov	w2, #0x5                   	// #5
  405f1c:	mov	x0, xzr
  405f20:	bl	402f30 <dcgettext@plt>
  405f24:	mov	x25, x0
  405f28:	mov	w0, #0x4                   	// #4
  405f2c:	mov	x1, x27
  405f30:	bl	40c3e8 <__fxstatat@plt+0x9378>
  405f34:	mov	x3, x0
  405f38:	mov	w0, wzr
  405f3c:	mov	w1, w23
  405f40:	mov	x2, x25
  405f44:	bl	4028f0 <error@plt>
  405f48:	mov	w26, wzr
  405f4c:	b	405f80 <__fxstatat@plt+0x2f10>
  405f50:	ldr	w10, [x19, #156]
  405f54:	mov	w26, #0x1                   	// #1
  405f58:	b	405f88 <__fxstatat@plt+0x2f18>
  405f5c:	mov	w20, wzr
  405f60:	mov	w22, #0x1                   	// #1
  405f64:	ldr	x0, [x19, #56]
  405f68:	bl	402dc0 <free@plt>
  405f6c:	and	w8, w20, #0x1
  405f70:	ldp	x9, x20, [x19, #136]
  405f74:	mov	w26, w22
  405f78:	ldr	w22, [x19, #64]
  405f7c:	strb	w8, [x9]
  405f80:	ldr	w10, [x19, #156]
  405f84:	ldr	w23, [x19, #108]
  405f88:	cmp	w22, #0x0
  405f8c:	mov	w28, wzr
  405f90:	mov	w25, wzr
  405f94:	cset	w27, ne  // ne = any
  405f98:	ldr	w8, [x19, #120]
  405f9c:	ldr	w9, [x19, #72]
  405fa0:	tst	w8, #0xff
  405fa4:	b.eq	40603c <__fxstatat@plt+0x2fcc>  // b.none
  405fa8:	mov	w22, w9
  405fac:	tbz	w10, #0, 405fd8 <__fxstatat@plt+0x2f68>
  405fb0:	ldr	x8, [x21, #64]
  405fb4:	cbz	x8, 405fd8 <__fxstatat@plt+0x2f68>
  405fb8:	sub	x1, x29, #0xa0
  405fbc:	mov	x0, x20
  405fc0:	bl	410068 <__fxstatat@plt+0xcff8>
  405fc4:	cbnz	w0, 405fd8 <__fxstatat@plt+0x2f68>
  405fc8:	ldr	x0, [x21, #64]
  405fcc:	sub	x2, x29, #0xa0
  405fd0:	mov	x1, x20
  405fd4:	bl	409db8 <__fxstatat@plt+0x6d48>
  405fd8:	ldrb	w8, [x21, #23]
  405fdc:	cmp	w22, #0x4, lsl #12
  405fe0:	cset	w9, ne  // ne = any
  405fe4:	cmp	w8, #0x0
  405fe8:	cset	w8, ne  // ne = any
  405fec:	and	w8, w9, w8
  405ff0:	orr	w8, w25, w8
  405ff4:	tbnz	w8, #0, 4061dc <__fxstatat@plt+0x316c>
  405ff8:	ldrb	w8, [x21, #31]
  405ffc:	ldr	w22, [x19, #80]
  406000:	cbz	w8, 4060f0 <__fxstatat@plt+0x3080>
  406004:	add	x8, x19, #0x120
  406008:	ldur	q0, [x8, #72]
  40600c:	ldur	q1, [x8, #88]
  406010:	sub	x1, x29, #0xa0
  406014:	mov	x0, x20
  406018:	stp	q0, q1, [x29, #-160]
  40601c:	cbz	w28, 406094 <__fxstatat@plt+0x3024>
  406020:	bl	40dbd8 <__fxstatat@plt+0xab68>
  406024:	cbz	w0, 4060f0 <__fxstatat@plt+0x3080>
  406028:	bl	402fd0 <__errno_location@plt>
  40602c:	ldr	w8, [x0]
  406030:	cmp	w8, #0x26
  406034:	b.ne	4060a0 <__fxstatat@plt+0x3030>  // b.any
  406038:	b	4060f0 <__fxstatat@plt+0x3080>
  40603c:	cmp	w9, #0x4, lsl #12
  406040:	b.eq	405fa8 <__fxstatat@plt+0x2f38>  // b.none
  406044:	ldrb	w8, [x21, #20]
  406048:	cbnz	w8, 405fa8 <__fxstatat@plt+0x2f38>
  40604c:	mov	w22, w9
  406050:	ldrb	w9, [x21, #33]
  406054:	ldrb	w8, [x21, #37]
  406058:	cbnz	w9, 406068 <__fxstatat@plt+0x2ff8>
  40605c:	mov	w9, w22
  406060:	cbz	w8, 405fa8 <__fxstatat@plt+0x2f38>
  406064:	mov	w8, #0x1                   	// #1
  406068:	cmp	w8, #0x0
  40606c:	cset	w1, ne  // ne = any
  406070:	mov	x0, x20
  406074:	mov	w2, wzr
  406078:	mov	x3, x21
  40607c:	bl	40496c <__fxstatat@plt+0x18fc>
  406080:	ldrb	w8, [x21, #38]
  406084:	ldr	w10, [x19, #156]
  406088:	mov	w9, w22
  40608c:	cbnz	w8, 4062e4 <__fxstatat@plt+0x3274>
  406090:	b	405fa8 <__fxstatat@plt+0x2f38>
  406094:	bl	40dbc4 <__fxstatat@plt+0xab54>
  406098:	cbz	w0, 4060f0 <__fxstatat@plt+0x3080>
  40609c:	bl	402fd0 <__errno_location@plt>
  4060a0:	mov	w22, w26
  4060a4:	ldr	w26, [x0]
  4060a8:	adrp	x1, 412000 <__fxstatat@plt+0xef90>
  4060ac:	add	x1, x1, #0x3d8
  4060b0:	mov	w2, #0x5                   	// #5
  4060b4:	mov	x0, xzr
  4060b8:	bl	402f30 <dcgettext@plt>
  4060bc:	mov	x25, x0
  4060c0:	mov	w0, #0x4                   	// #4
  4060c4:	mov	x1, x20
  4060c8:	bl	40c3e8 <__fxstatat@plt+0x9378>
  4060cc:	mov	w1, w26
  4060d0:	mov	w26, w22
  4060d4:	ldr	w22, [x19, #80]
  4060d8:	mov	x3, x0
  4060dc:	mov	w0, wzr
  4060e0:	mov	x2, x25
  4060e4:	bl	4028f0 <error@plt>
  4060e8:	ldrb	w8, [x21, #36]
  4060ec:	cbnz	w8, 404c04 <__fxstatat@plt+0x1b94>
  4060f0:	tbnz	w28, #0, 40615c <__fxstatat@plt+0x30ec>
  4060f4:	ldrb	w8, [x21, #29]
  4060f8:	cbz	w8, 40615c <__fxstatat@plt+0x30ec>
  4060fc:	ldr	w8, [x19, #120]
  406100:	tst	w8, #0xff
  406104:	b.ne	406128 <__fxstatat@plt+0x30b8>  // b.any
  406108:	ldr	w8, [x19, #312]
  40610c:	ldr	w9, [x19, #184]
  406110:	cmp	w8, w9
  406114:	b.ne	406128 <__fxstatat@plt+0x30b8>  // b.any
  406118:	ldr	w8, [x19, #316]
  40611c:	ldr	w9, [x19, #188]
  406120:	cmp	w8, w9
  406124:	b.eq	40615c <__fxstatat@plt+0x30ec>  // b.none
  406128:	ldr	w8, [x19, #120]
  40612c:	add	x3, x19, #0x120
  406130:	add	x5, x19, #0xa0
  406134:	mov	w2, #0xffffffff            	// #-1
  406138:	tst	w8, #0xff
  40613c:	cset	w4, ne  // ne = any
  406140:	mov	x0, x21
  406144:	mov	x1, x20
  406148:	bl	407c18 <__fxstatat@plt+0x4ba8>
  40614c:	cmn	w0, #0x1
  406150:	b.eq	404c04 <__fxstatat@plt+0x1b94>  // b.none
  406154:	cbnz	w0, 40615c <__fxstatat@plt+0x30ec>
  406158:	and	w22, w22, #0xfffff1ff
  40615c:	ldrb	w8, [x21, #39]
  406160:	cbz	w8, 406180 <__fxstatat@plt+0x3110>
  406164:	ldr	x0, [x19, #88]
  406168:	mov	w1, #0xffffffff            	// #-1
  40616c:	mov	w3, #0xffffffff            	// #-1
  406170:	mov	x2, x20
  406174:	mov	x4, x21
  406178:	bl	407dfc <__fxstatat@plt+0x4d8c>
  40617c:	tbz	w0, #0, 406188 <__fxstatat@plt+0x3118>
  406180:	tbnz	w28, #0, 4061dc <__fxstatat@plt+0x316c>
  406184:	b	4061a8 <__fxstatat@plt+0x3138>
  406188:	ldrb	w8, [x21, #40]
  40618c:	cmp	w8, #0x0
  406190:	cset	w8, ne  // ne = any
  406194:	orr	w9, w28, w8
  406198:	cset	w8, eq  // eq = none
  40619c:	tbz	w9, #0, 4061a8 <__fxstatat@plt+0x3138>
  4061a0:	and	w23, w26, w8
  4061a4:	b	404c08 <__fxstatat@plt+0x1b98>
  4061a8:	ldrb	w8, [x21, #30]
  4061ac:	cbnz	w8, 4061b8 <__fxstatat@plt+0x3148>
  4061b0:	ldrb	w8, [x24]
  4061b4:	cbz	w8, 4068f8 <__fxstatat@plt+0x3888>
  4061b8:	ldr	x0, [x19, #88]
  4061bc:	mov	w1, #0xffffffff            	// #-1
  4061c0:	mov	w3, #0xffffffff            	// #-1
  4061c4:	mov	x2, x20
  4061c8:	mov	w4, w22
  4061cc:	bl	408d34 <__fxstatat@plt+0x5cc4>
  4061d0:	cbz	w0, 4061dc <__fxstatat@plt+0x316c>
  4061d4:	ldrb	w8, [x21, #36]
  4061d8:	cbnz	w8, 404c04 <__fxstatat@plt+0x1b94>
  4061dc:	mov	w23, w26
  4061e0:	b	404c08 <__fxstatat@plt+0x1b98>
  4061e4:	ldrb	w8, [x24]
  4061e8:	cbz	w8, 406240 <__fxstatat@plt+0x31d0>
  4061ec:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  4061f0:	add	x1, x1, #0xfd2
  4061f4:	mov	w2, #0x5                   	// #5
  4061f8:	mov	x0, xzr
  4061fc:	bl	402f30 <dcgettext@plt>
  406200:	mov	x21, x0
  406204:	mov	w1, #0x4                   	// #4
  406208:	mov	w0, wzr
  40620c:	mov	x2, x22
  406210:	bl	40c350 <__fxstatat@plt+0x92e0>
  406214:	mov	x22, x0
  406218:	mov	w0, #0x1                   	// #1
  40621c:	mov	w1, #0x4                   	// #4
  406220:	mov	x2, x20
  406224:	bl	40c350 <__fxstatat@plt+0x92e0>
  406228:	mov	x4, x0
  40622c:	mov	w0, wzr
  406230:	mov	w1, wzr
  406234:	mov	x2, x21
  406238:	mov	x3, x22
  40623c:	b	406768 <__fxstatat@plt+0x36f8>
  406240:	mov	w27, wzr
  406244:	ldr	w6, [x19, #156]
  406248:	and	w22, w25, #0xf000
  40624c:	cmp	w22, #0x4, lsl #12
  406250:	b.eq	406358 <__fxstatat@plt+0x32e8>  // b.none
  406254:	ldrb	w8, [x21, #45]
  406258:	cbz	w8, 406358 <__fxstatat@plt+0x32e8>
  40625c:	ldrb	w8, [x21, #31]
  406260:	cbz	w8, 406288 <__fxstatat@plt+0x3218>
  406264:	ldrb	w8, [x24]
  406268:	ldr	x9, [x19, #160]
  40626c:	ldr	x10, [x19, #288]
  406270:	cmp	w8, #0x0
  406274:	cset	w8, eq  // eq = none
  406278:	cmp	x9, x10
  40627c:	cset	w9, ne  // ne = any
  406280:	orr	w3, w8, w9
  406284:	b	40628c <__fxstatat@plt+0x321c>
  406288:	mov	w3, wzr
  40628c:	add	x1, x19, #0xa0
  406290:	add	x2, x19, #0x120
  406294:	mov	x0, x20
  406298:	bl	40d200 <__fxstatat@plt+0xa190>
  40629c:	ldr	w6, [x19, #156]
  4062a0:	tbnz	w0, #31, 406358 <__fxstatat@plt+0x32e8>
  4062a4:	cbz	x26, 4062b0 <__fxstatat@plt+0x3240>
  4062a8:	mov	w8, #0x1                   	// #1
  4062ac:	strb	w8, [x26]
  4062b0:	ldp	x2, x1, [x19, #288]
  4062b4:	mov	x0, x20
  4062b8:	bl	408638 <__fxstatat@plt+0x55c8>
  4062bc:	cbz	x0, 406404 <__fxstatat@plt+0x3394>
  4062c0:	ldrb	w3, [x21, #46]
  4062c4:	ldr	w4, [x19, #108]
  4062c8:	mov	w2, #0x1                   	// #1
  4062cc:	mov	x1, x20
  4062d0:	mov	w23, #0x1                   	// #1
  4062d4:	str	x0, [x19, #96]
  4062d8:	bl	4078fc <__fxstatat@plt+0x488c>
  4062dc:	tbnz	w0, #0, 404c08 <__fxstatat@plt+0x1b98>
  4062e0:	str	xzr, [x19, #112]
  4062e4:	ldrb	w8, [x21, #37]
  4062e8:	cbz	w8, 4062f0 <__fxstatat@plt+0x3280>
  4062ec:	bl	407be0 <__fxstatat@plt+0x4b70>
  4062f0:	ldr	x22, [x19, #112]
  4062f4:	ldr	x8, [x19, #96]
  4062f8:	cbnz	x8, 406304 <__fxstatat@plt+0x3294>
  4062fc:	ldp	x1, x0, [x19, #288]
  406300:	bl	408584 <__fxstatat@plt+0x5514>
  406304:	cbz	x22, 404c04 <__fxstatat@plt+0x1b94>
  406308:	mov	x0, x22
  40630c:	mov	x1, x20
  406310:	bl	402e60 <rename@plt>
  406314:	cbz	w0, 40640c <__fxstatat@plt+0x339c>
  406318:	bl	402fd0 <__errno_location@plt>
  40631c:	ldr	w21, [x0]
  406320:	adrp	x1, 412000 <__fxstatat@plt+0xef90>
  406324:	add	x1, x1, #0x40e
  406328:	mov	w2, #0x5                   	// #5
  40632c:	mov	x0, xzr
  406330:	bl	402f30 <dcgettext@plt>
  406334:	mov	x22, x0
  406338:	mov	w0, #0x4                   	// #4
  40633c:	mov	x1, x20
  406340:	bl	40c3e8 <__fxstatat@plt+0x9378>
  406344:	mov	x3, x0
  406348:	mov	w0, wzr
  40634c:	mov	w1, w21
  406350:	mov	x2, x22
  406354:	b	404c00 <__fxstatat@plt+0x1b90>
  406358:	ldrb	w8, [x24]
  40635c:	cbz	w8, 4063c0 <__fxstatat@plt+0x3350>
  406360:	ldr	w8, [x21, #8]
  406364:	cmp	w8, #0x2
  406368:	b.eq	4063b0 <__fxstatat@plt+0x3340>  // b.none
  40636c:	cmp	w8, #0x3
  406370:	b.eq	406398 <__fxstatat@plt+0x3328>  // b.none
  406374:	cmp	w8, #0x4
  406378:	b.ne	406400 <__fxstatat@plt+0x3390>  // b.any
  40637c:	ldrb	w8, [x21, #47]
  406380:	cbz	w8, 406400 <__fxstatat@plt+0x3390>
  406384:	ldr	w1, [x19, #176]
  406388:	mov	x0, x20
  40638c:	bl	407ec8 <__fxstatat@plt+0x4e58>
  406390:	ldr	w6, [x19, #156]
  406394:	tbnz	w0, #0, 406400 <__fxstatat@plt+0x3390>
  406398:	add	x2, x19, #0xa0
  40639c:	mov	x0, x21
  4063a0:	mov	x1, x20
  4063a4:	bl	407a00 <__fxstatat@plt+0x4990>
  4063a8:	ldr	w6, [x19, #156]
  4063ac:	tbnz	w0, #0, 406400 <__fxstatat@plt+0x3390>
  4063b0:	mov	w23, #0x1                   	// #1
  4063b4:	cbz	x26, 404c08 <__fxstatat@plt+0x1b98>
  4063b8:	strb	w23, [x26]
  4063bc:	b	404c08 <__fxstatat@plt+0x1b98>
  4063c0:	cmp	w22, #0x4, lsl #12
  4063c4:	b.eq	406400 <__fxstatat@plt+0x3390>  // b.none
  4063c8:	ldr	w8, [x21, #8]
  4063cc:	cmp	w8, #0x2
  4063d0:	b.eq	406404 <__fxstatat@plt+0x3394>  // b.none
  4063d4:	cmp	w8, #0x3
  4063d8:	b.ne	406400 <__fxstatat@plt+0x3390>  // b.any
  4063dc:	add	x2, x19, #0xa0
  4063e0:	mov	x0, x21
  4063e4:	mov	x1, x20
  4063e8:	bl	407a00 <__fxstatat@plt+0x4990>
  4063ec:	mov	w23, #0x1                   	// #1
  4063f0:	cbnz	w27, 404c08 <__fxstatat@plt+0x1b98>
  4063f4:	ldr	w6, [x19, #156]
  4063f8:	tbnz	w0, #0, 406468 <__fxstatat@plt+0x33f8>
  4063fc:	b	404c08 <__fxstatat@plt+0x1b98>
  406400:	cbz	w27, 406468 <__fxstatat@plt+0x33f8>
  406404:	mov	w23, #0x1                   	// #1
  406408:	b	404c08 <__fxstatat@plt+0x1b98>
  40640c:	ldrb	w8, [x21, #46]
  406410:	cbz	w8, 404c04 <__fxstatat@plt+0x1b94>
  406414:	adrp	x1, 412000 <__fxstatat@plt+0xef90>
  406418:	add	x1, x1, #0x422
  40641c:	mov	w2, #0x5                   	// #5
  406420:	mov	x0, xzr
  406424:	bl	402f30 <dcgettext@plt>
  406428:	mov	x21, x0
  40642c:	mov	w1, #0x4                   	// #4
  406430:	mov	w0, wzr
  406434:	mov	x2, x22
  406438:	bl	40c350 <__fxstatat@plt+0x92e0>
  40643c:	mov	x22, x0
  406440:	mov	w0, #0x1                   	// #1
  406444:	mov	w1, #0x4                   	// #4
  406448:	mov	x2, x20
  40644c:	bl	40c350 <__fxstatat@plt+0x92e0>
  406450:	mov	x3, x0
  406454:	mov	w0, #0x1                   	// #1
  406458:	mov	x1, x21
  40645c:	mov	x2, x22
  406460:	bl	402b50 <__printf_chk@plt>
  406464:	b	404c04 <__fxstatat@plt+0x1b94>
  406468:	ldr	w8, [x19, #176]
  40646c:	ldr	x27, [x19, #88]
  406470:	and	w8, w8, #0xf000
  406474:	cmp	w8, #0x4, lsl #12
  406478:	b.eq	4064c8 <__fxstatat@plt+0x3458>  // b.none
  40647c:	cmp	w22, #0x4, lsl #12
  406480:	b.ne	406494 <__fxstatat@plt+0x3424>  // b.any
  406484:	ldrb	w8, [x24]
  406488:	cbz	w8, 406718 <__fxstatat@plt+0x36a8>
  40648c:	ldr	w8, [x21]
  406490:	cbz	w8, 406718 <__fxstatat@plt+0x36a8>
  406494:	tbz	w6, #0, 4064c8 <__fxstatat@plt+0x3458>
  406498:	ldr	w8, [x21]
  40649c:	cmp	w8, #0x3
  4064a0:	b.eq	4064c8 <__fxstatat@plt+0x3458>  // b.none
  4064a4:	ldr	x0, [x21, #64]
  4064a8:	add	x2, x19, #0xa0
  4064ac:	mov	x1, x20
  4064b0:	bl	409e3c <__fxstatat@plt+0x6dcc>
  4064b4:	ldr	w6, [x19, #156]
  4064b8:	tbz	w0, #0, 4064c8 <__fxstatat@plt+0x3458>
  4064bc:	adrp	x1, 412000 <__fxstatat@plt+0xef90>
  4064c0:	add	x1, x1, #0x22
  4064c4:	b	406720 <__fxstatat@plt+0x36b0>
  4064c8:	cmp	w22, #0x4, lsl #12
  4064cc:	b.eq	4064f0 <__fxstatat@plt+0x3480>  // b.none
  4064d0:	ldr	w8, [x19, #176]
  4064d4:	and	w8, w8, #0xf000
  4064d8:	cmp	w8, #0x4, lsl #12
  4064dc:	b.ne	4064f0 <__fxstatat@plt+0x3480>  // b.any
  4064e0:	ldrb	w8, [x24]
  4064e4:	cbz	w8, 406770 <__fxstatat@plt+0x3700>
  4064e8:	ldr	w8, [x21]
  4064ec:	cbz	w8, 406770 <__fxstatat@plt+0x3700>
  4064f0:	ldrb	w23, [x24]
  4064f4:	cbz	w23, 406520 <__fxstatat@plt+0x34b0>
  4064f8:	ldr	w8, [x19, #304]
  4064fc:	and	w8, w8, #0xf000
  406500:	cmp	w8, #0x4, lsl #12
  406504:	b.ne	406520 <__fxstatat@plt+0x34b0>  // b.any
  406508:	ldr	w8, [x19, #176]
  40650c:	and	w8, w8, #0xf000
  406510:	cmp	w8, #0x4, lsl #12
  406514:	b.eq	406520 <__fxstatat@plt+0x34b0>  // b.none
  406518:	ldr	w8, [x21]
  40651c:	cbz	w8, 406850 <__fxstatat@plt+0x37e0>
  406520:	mov	x22, x27
  406524:	ldr	w27, [x21]
  406528:	cbz	w27, 406578 <__fxstatat@plt+0x3508>
  40652c:	mov	x0, x22
  406530:	bl	409c0c <__fxstatat@plt+0x6b9c>
  406534:	ldrb	w8, [x0]
  406538:	ldr	w6, [x19, #156]
  40653c:	cmp	w8, #0x2e
  406540:	b.ne	406564 <__fxstatat@plt+0x34f4>  // b.any
  406544:	ldrb	w8, [x0, #1]
  406548:	cmp	w8, #0x2e
  40654c:	mov	w8, #0x1                   	// #1
  406550:	cinc	x8, x8, eq  // eq = none
  406554:	ldrb	w8, [x0, x8]
  406558:	cbz	w8, 406578 <__fxstatat@plt+0x3508>
  40655c:	cmp	w8, #0x2f
  406560:	b.eq	406578 <__fxstatat@plt+0x3508>  // b.none
  406564:	cbnz	w23, 40659c <__fxstatat@plt+0x352c>
  406568:	ldr	w8, [x19, #176]
  40656c:	and	w8, w8, #0xf000
  406570:	cmp	w8, #0x4, lsl #12
  406574:	b.ne	40659c <__fxstatat@plt+0x352c>  // b.any
  406578:	ldr	w8, [x19, #176]
  40657c:	and	w8, w8, #0xf000
  406580:	cmp	w8, #0x4, lsl #12
  406584:	b.ne	406700 <__fxstatat@plt+0x3690>  // b.any
  406588:	mov	x8, xzr
  40658c:	mov	w23, #0x11                  	// #17
  406590:	mov	x27, x22
  406594:	mov	x22, xzr
  406598:	b	406848 <__fxstatat@plt+0x37d8>
  40659c:	cmp	w27, #0x3
  4065a0:	mov	x27, x22
  4065a4:	b.eq	4066b4 <__fxstatat@plt+0x3644>  // b.none
  4065a8:	mov	x23, x0
  4065ac:	bl	4028b0 <strlen@plt>
  4065b0:	str	x0, [x19, #120]
  4065b4:	mov	x0, x20
  4065b8:	bl	409c0c <__fxstatat@plt+0x6b9c>
  4065bc:	str	x0, [x19, #80]
  4065c0:	bl	4028b0 <strlen@plt>
  4065c4:	adrp	x8, 424000 <__fxstatat@plt+0x20f90>
  4065c8:	ldr	x8, [x8, #2376]
  4065cc:	mov	x22, x0
  4065d0:	mov	x0, x8
  4065d4:	str	x8, [x19, #72]
  4065d8:	bl	4028b0 <strlen@plt>
  4065dc:	ldr	x10, [x19, #120]
  4065e0:	add	x8, x0, x22
  4065e4:	str	x0, [x19, #64]
  4065e8:	str	x22, [x19, #96]
  4065ec:	cmp	x10, x8
  4065f0:	b.ne	4066b4 <__fxstatat@plt+0x3644>  // b.any
  4065f4:	ldr	x1, [x19, #80]
  4065f8:	ldr	x2, [x19, #96]
  4065fc:	mov	x0, x23
  406600:	bl	402bd0 <bcmp@plt>
  406604:	cbnz	w0, 4066b4 <__fxstatat@plt+0x3644>
  406608:	ldr	x8, [x19, #96]
  40660c:	ldr	x1, [x19, #72]
  406610:	add	x0, x23, x8
  406614:	bl	402d40 <strcmp@plt>
  406618:	cbnz	w0, 4066b4 <__fxstatat@plt+0x3644>
  40661c:	mov	x0, x20
  406620:	bl	4028b0 <strlen@plt>
  406624:	ldr	x8, [x19, #64]
  406628:	mov	x22, x0
  40662c:	add	x8, x8, x0
  406630:	add	x0, x8, #0x1
  406634:	bl	40e370 <__fxstatat@plt+0xb300>
  406638:	mov	x3, #0xffffffffffffffff    	// #-1
  40663c:	mov	x1, x20
  406640:	mov	x2, x22
  406644:	mov	x23, x0
  406648:	bl	402f00 <__mempcpy_chk@plt>
  40664c:	adrp	x8, 424000 <__fxstatat@plt+0x20f90>
  406650:	ldr	x1, [x8, #2376]
  406654:	bl	402eb0 <strcpy@plt>
  406658:	sub	x1, x29, #0xa0
  40665c:	mov	x0, x23
  406660:	bl	410048 <__fxstatat@plt+0xcfd8>
  406664:	mov	w22, w0
  406668:	mov	x0, x23
  40666c:	bl	402dc0 <free@plt>
  406670:	cbnz	w22, 4066b4 <__fxstatat@plt+0x3644>
  406674:	ldr	x8, [x19, #296]
  406678:	ldur	x9, [x29, #-152]
  40667c:	cmp	x8, x9
  406680:	b.ne	4066b4 <__fxstatat@plt+0x3644>  // b.any
  406684:	ldr	x8, [x19, #288]
  406688:	ldur	x9, [x29, #-160]
  40668c:	cmp	x8, x9
  406690:	b.ne	4066b4 <__fxstatat@plt+0x3644>  // b.any
  406694:	ldrb	w8, [x24]
  406698:	adrp	x9, 412000 <__fxstatat@plt+0xef90>
  40669c:	adrp	x10, 412000 <__fxstatat@plt+0xef90>
  4066a0:	add	x9, x9, #0xb1
  4066a4:	add	x10, x10, #0xe3
  4066a8:	cmp	w8, #0x0
  4066ac:	csel	x1, x10, x9, eq  // eq = none
  4066b0:	b	406720 <__fxstatat@plt+0x36b0>
  4066b4:	ldr	w2, [x21]
  4066b8:	mov	w0, #0xffffff9c            	// #-100
  4066bc:	mov	x1, x20
  4066c0:	bl	40982c <__fxstatat@plt+0x67bc>
  4066c4:	cbz	x0, 4067a4 <__fxstatat@plt+0x3734>
  4066c8:	mov	x23, x0
  4066cc:	bl	4028b0 <strlen@plt>
  4066d0:	add	x9, x0, #0x10
  4066d4:	mov	x8, sp
  4066d8:	and	x9, x9, #0xfffffffffffffff0
  4066dc:	sub	x22, x8, x9
  4066e0:	add	x2, x0, #0x1
  4066e4:	mov	sp, x22
  4066e8:	mov	x0, x22
  4066ec:	mov	x1, x23
  4066f0:	bl	402890 <memcpy@plt>
  4066f4:	mov	x0, x23
  4066f8:	bl	402dc0 <free@plt>
  4066fc:	b	406838 <__fxstatat@plt+0x37c8>
  406700:	ldr	w10, [x19, #112]
  406704:	mov	x27, x22
  406708:	cbz	w23, 4067c0 <__fxstatat@plt+0x3750>
  40670c:	mov	x22, xzr
  406710:	mov	w23, #0x11                  	// #17
  406714:	b	404d74 <__fxstatat@plt+0x1d04>
  406718:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  40671c:	add	x1, x1, #0xfee
  406720:	mov	w2, #0x5                   	// #5
  406724:	mov	x0, xzr
  406728:	bl	402f30 <dcgettext@plt>
  40672c:	mov	x21, x0
  406730:	mov	w1, #0x4                   	// #4
  406734:	mov	w0, wzr
  406738:	mov	x2, x20
  40673c:	bl	40c350 <__fxstatat@plt+0x92e0>
  406740:	mov	x20, x0
  406744:	mov	w0, #0x1                   	// #1
  406748:	mov	w1, #0x4                   	// #4
  40674c:	mov	x2, x27
  406750:	bl	40c350 <__fxstatat@plt+0x92e0>
  406754:	mov	x4, x0
  406758:	mov	w0, wzr
  40675c:	mov	w1, wzr
  406760:	mov	x2, x21
  406764:	mov	x3, x20
  406768:	bl	4028f0 <error@plt>
  40676c:	b	404c04 <__fxstatat@plt+0x1b94>
  406770:	adrp	x1, 412000 <__fxstatat@plt+0xef90>
  406774:	add	x1, x1, #0x4d
  406778:	mov	w2, #0x5                   	// #5
  40677c:	mov	x0, xzr
  406780:	bl	402f30 <dcgettext@plt>
  406784:	mov	x21, x0
  406788:	mov	w0, #0x4                   	// #4
  40678c:	mov	x1, x20
  406790:	bl	40c3e8 <__fxstatat@plt+0x9378>
  406794:	mov	x3, x0
  406798:	mov	w0, wzr
  40679c:	mov	w1, wzr
  4067a0:	b	404bfc <__fxstatat@plt+0x1b8c>
  4067a4:	bl	402fd0 <__errno_location@plt>
  4067a8:	ldr	w23, [x0]
  4067ac:	cmp	w23, #0x2
  4067b0:	b.eq	406834 <__fxstatat@plt+0x37c4>  // b.none
  4067b4:	adrp	x1, 412000 <__fxstatat@plt+0xef90>
  4067b8:	add	x1, x1, #0x116
  4067bc:	b	4068cc <__fxstatat@plt+0x385c>
  4067c0:	ldrb	w8, [x21, #21]
  4067c4:	cbz	w8, 406890 <__fxstatat@plt+0x3820>
  4067c8:	mov	x0, x20
  4067cc:	bl	403000 <unlink@plt>
  4067d0:	cbz	w0, 4067e4 <__fxstatat@plt+0x3774>
  4067d4:	bl	402fd0 <__errno_location@plt>
  4067d8:	ldr	w23, [x0]
  4067dc:	cmp	w23, #0x2
  4067e0:	b.ne	4068c4 <__fxstatat@plt+0x3854>  // b.any
  4067e4:	ldrb	w8, [x21, #46]
  4067e8:	cbz	w8, 406834 <__fxstatat@plt+0x37c4>
  4067ec:	adrp	x1, 412000 <__fxstatat@plt+0xef90>
  4067f0:	add	x1, x1, #0x138
  4067f4:	mov	w2, #0x5                   	// #5
  4067f8:	mov	x0, xzr
  4067fc:	bl	402f30 <dcgettext@plt>
  406800:	mov	x23, x0
  406804:	mov	w0, #0x4                   	// #4
  406808:	mov	x1, x20
  40680c:	bl	40c3e8 <__fxstatat@plt+0x9378>
  406810:	mov	x2, x0
  406814:	mov	w0, #0x1                   	// #1
  406818:	mov	w8, #0x1                   	// #1
  40681c:	mov	x1, x23
  406820:	str	w8, [x19, #120]
  406824:	bl	402b50 <__printf_chk@plt>
  406828:	mov	x22, xzr
  40682c:	mov	w23, #0x11                  	// #17
  406830:	b	406844 <__fxstatat@plt+0x37d4>
  406834:	mov	x22, xzr
  406838:	mov	w8, #0x1                   	// #1
  40683c:	mov	w23, #0x11                  	// #17
  406840:	str	w8, [x19, #120]
  406844:	ldr	w6, [x19, #156]
  406848:	ldr	w10, [x19, #112]
  40684c:	b	404d74 <__fxstatat@plt+0x1d04>
  406850:	adrp	x1, 412000 <__fxstatat@plt+0xef90>
  406854:	add	x1, x1, #0x7e
  406858:	mov	w2, #0x5                   	// #5
  40685c:	mov	x0, xzr
  406860:	bl	402f30 <dcgettext@plt>
  406864:	mov	x21, x0
  406868:	mov	w1, #0x3                   	// #3
  40686c:	mov	w0, wzr
  406870:	mov	x2, x27
  406874:	bl	40c5ac <__fxstatat@plt+0x953c>
  406878:	mov	x22, x0
  40687c:	mov	w1, #0x3                   	// #3
  406880:	mov	w0, wzr
  406884:	mov	x2, x20
  406888:	bl	40c5ac <__fxstatat@plt+0x953c>
  40688c:	b	406228 <__fxstatat@plt+0x31b8>
  406890:	ldrb	w8, [x21, #34]
  406894:	cbz	w8, 4068a4 <__fxstatat@plt+0x3834>
  406898:	ldr	w8, [x19, #180]
  40689c:	cmp	w8, #0x1
  4068a0:	b.hi	4067c8 <__fxstatat@plt+0x3758>  // b.pmore
  4068a4:	ldr	w8, [x21, #4]
  4068a8:	cmp	w8, #0x2
  4068ac:	b.ne	40670c <__fxstatat@plt+0x369c>  // b.any
  4068b0:	ldr	w8, [x19, #304]
  4068b4:	and	w8, w8, #0xf000
  4068b8:	cmp	w8, #0x8, lsl #12
  4068bc:	b.eq	40670c <__fxstatat@plt+0x369c>  // b.none
  4068c0:	b	4067c8 <__fxstatat@plt+0x3758>
  4068c4:	adrp	x1, 412000 <__fxstatat@plt+0xef90>
  4068c8:	add	x1, x1, #0x127
  4068cc:	mov	w2, #0x5                   	// #5
  4068d0:	mov	x0, xzr
  4068d4:	bl	402f30 <dcgettext@plt>
  4068d8:	mov	x21, x0
  4068dc:	mov	w0, #0x4                   	// #4
  4068e0:	mov	x1, x20
  4068e4:	bl	40c3e8 <__fxstatat@plt+0x9378>
  4068e8:	mov	x3, x0
  4068ec:	mov	w0, wzr
  4068f0:	mov	w1, w23
  4068f4:	b	404bfc <__fxstatat@plt+0x1b8c>
  4068f8:	ldrb	w8, [x21, #43]
  4068fc:	cbz	w8, 406a84 <__fxstatat@plt+0x3a14>
  406900:	ldr	w2, [x21, #16]
  406904:	b	406ab8 <__fxstatat@plt+0x3a48>
  406908:	sub	x0, x29, #0xa0
  40690c:	mov	w2, #0x80                  	// #128
  406910:	mov	x1, x23
  406914:	bl	402890 <memcpy@plt>
  406918:	ldr	x8, [x19, #552]
  40691c:	ldur	x9, [x29, #-152]
  406920:	ldr	w6, [x19, #156]
  406924:	cmp	x8, x9
  406928:	b.ne	404f08 <__fxstatat@plt+0x1e98>  // b.any
  40692c:	ldr	x8, [x19, #544]
  406930:	ldur	x9, [x29, #-160]
  406934:	cmp	x8, x9
  406938:	b.ne	404f08 <__fxstatat@plt+0x1e98>  // b.any
  40693c:	ldrb	w8, [x21, #23]
  406940:	cbz	w8, 4061ec <__fxstatat@plt+0x317c>
  406944:	ldr	w8, [x23, #16]
  406948:	and	w8, w8, #0xf000
  40694c:	cmp	w8, #0xa, lsl #12
  406950:	cset	w27, ne  // ne = any
  406954:	b	406248 <__fxstatat@plt+0x31d8>
  406958:	ldr	w8, [x19, #80]
  40695c:	mov	w22, w23
  406960:	mov	x0, x20
  406964:	mov	x2, xzr
  406968:	bic	w23, w8, w23
  40696c:	mov	w1, w23
  406970:	str	w25, [x19, #72]
  406974:	bl	40ea00 <__fxstatat@plt+0xb990>
  406978:	cbz	w0, 406acc <__fxstatat@plt+0x3a5c>
  40697c:	and	w1, w23, #0xffffefff
  406980:	mov	x0, x20
  406984:	bl	402a10 <mkfifo@plt>
  406988:	cbz	w0, 406acc <__fxstatat@plt+0x3a5c>
  40698c:	bl	402fd0 <__errno_location@plt>
  406990:	ldr	w22, [x0]
  406994:	adrp	x1, 412000 <__fxstatat@plt+0xef90>
  406998:	add	x1, x1, #0x34f
  40699c:	b	4057bc <__fxstatat@plt+0x274c>
  4069a0:	adrp	x1, 412000 <__fxstatat@plt+0xef90>
  4069a4:	add	x1, x1, #0x3bf
  4069a8:	b	40584c <__fxstatat@plt+0x27dc>
  4069ac:	ldr	x1, [x19, #336]
  4069b0:	mov	x0, x27
  4069b4:	str	w25, [x19, #72]
  4069b8:	mov	w22, w23
  4069bc:	bl	408e4c <__fxstatat@plt+0x5ddc>
  4069c0:	cbz	x0, 406b04 <__fxstatat@plt+0x3a94>
  4069c4:	ldrb	w3, [x21, #22]
  4069c8:	mov	w1, #0xffffff9c            	// #-100
  4069cc:	mov	w4, #0xffffffff            	// #-1
  4069d0:	mov	x2, x20
  4069d4:	mov	x25, x0
  4069d8:	bl	408c08 <__fxstatat@plt+0x5b98>
  4069dc:	cmp	w0, #0x1
  4069e0:	b.lt	406b18 <__fxstatat@plt+0x3aa8>  // b.tstop
  4069e4:	ldr	w8, [x19, #120]
  4069e8:	mov	w23, w0
  4069ec:	cbnz	w8, 406a48 <__fxstatat@plt+0x39d8>
  4069f0:	ldrb	w8, [x21, #45]
  4069f4:	cbz	w8, 406a48 <__fxstatat@plt+0x39d8>
  4069f8:	ldr	w8, [x19, #176]
  4069fc:	and	w8, w8, #0xf000
  406a00:	cmp	w8, #0xa, lsl #12
  406a04:	b.ne	406a48 <__fxstatat@plt+0x39d8>  // b.any
  406a08:	ldr	x26, [x19, #208]
  406a0c:	mov	x0, x25
  406a10:	bl	4028b0 <strlen@plt>
  406a14:	cmp	x26, x0
  406a18:	b.ne	406a48 <__fxstatat@plt+0x39d8>  // b.any
  406a1c:	mov	x0, x20
  406a20:	mov	x1, x26
  406a24:	bl	408e4c <__fxstatat@plt+0x5ddc>
  406a28:	cbz	x0, 406a48 <__fxstatat@plt+0x39d8>
  406a2c:	mov	x1, x25
  406a30:	mov	x26, x0
  406a34:	bl	402d40 <strcmp@plt>
  406a38:	mov	w27, w0
  406a3c:	mov	x0, x26
  406a40:	bl	402dc0 <free@plt>
  406a44:	cbz	w27, 406b18 <__fxstatat@plt+0x3aa8>
  406a48:	mov	x0, x25
  406a4c:	bl	402dc0 <free@plt>
  406a50:	adrp	x1, 412000 <__fxstatat@plt+0xef90>
  406a54:	add	x1, x1, #0x3a0
  406a58:	mov	w2, #0x5                   	// #5
  406a5c:	mov	x0, xzr
  406a60:	bl	402f30 <dcgettext@plt>
  406a64:	mov	x22, x0
  406a68:	mov	w0, #0x4                   	// #4
  406a6c:	mov	x1, x20
  406a70:	bl	40c3e8 <__fxstatat@plt+0x9378>
  406a74:	mov	x3, x0
  406a78:	mov	w0, wzr
  406a7c:	mov	w1, w23
  406a80:	b	405bb4 <__fxstatat@plt+0x2b44>
  406a84:	ldr	w8, [x19, #120]
  406a88:	tst	w8, #0xff
  406a8c:	b.eq	406adc <__fxstatat@plt+0x3a6c>  // b.none
  406a90:	ldrb	w8, [x21, #32]
  406a94:	cbz	w8, 406adc <__fxstatat@plt+0x3a6c>
  406a98:	and	w8, w22, #0x7000
  406a9c:	orr	w8, w8, #0x8000
  406aa0:	mov	w9, #0x1b6                 	// #438
  406aa4:	cmp	w8, #0xc, lsl #12
  406aa8:	mov	w8, #0x1ff                 	// #511
  406aac:	csel	w21, w8, w9, eq  // eq = none
  406ab0:	bl	4078c0 <__fxstatat@plt+0x4850>
  406ab4:	bic	w2, w21, w0
  406ab8:	mov	w1, #0xffffffff            	// #-1
  406abc:	mov	x0, x20
  406ac0:	bl	408ddc <__fxstatat@plt+0x5d6c>
  406ac4:	cbnz	w0, 404c04 <__fxstatat@plt+0x1b94>
  406ac8:	b	4061dc <__fxstatat@plt+0x316c>
  406acc:	mov	w28, wzr
  406ad0:	mov	w25, wzr
  406ad4:	mov	w27, wzr
  406ad8:	b	4057f8 <__fxstatat@plt+0x2788>
  406adc:	mov	w22, w23
  406ae0:	cbz	w23, 406afc <__fxstatat@plt+0x3a8c>
  406ae4:	bl	4078c0 <__fxstatat@plt+0x4850>
  406ae8:	bics	wzr, w22, w0
  406aec:	cset	w8, eq  // eq = none
  406af0:	orr	w8, w27, w8
  406af4:	bic	w22, w22, w0
  406af8:	tbz	w8, #0, 406c04 <__fxstatat@plt+0x3b94>
  406afc:	cbz	w27, 4061dc <__fxstatat@plt+0x316c>
  406b00:	b	406cd0 <__fxstatat@plt+0x3c60>
  406b04:	bl	402fd0 <__errno_location@plt>
  406b08:	ldr	w23, [x0]
  406b0c:	adrp	x1, 412000 <__fxstatat@plt+0xef90>
  406b10:	add	x1, x1, #0x383
  406b14:	b	405a9c <__fxstatat@plt+0x2a2c>
  406b18:	mov	x0, x25
  406b1c:	bl	402dc0 <free@plt>
  406b20:	ldrb	w8, [x21, #37]
  406b24:	mov	x26, x21
  406b28:	cbz	w8, 406b30 <__fxstatat@plt+0x3ac0>
  406b2c:	bl	407be0 <__fxstatat@plt+0x4b70>
  406b30:	ldrb	w8, [x26, #29]
  406b34:	cbz	w8, 406ba4 <__fxstatat@plt+0x3b34>
  406b38:	ldr	w1, [x19, #312]
  406b3c:	ldr	w2, [x19, #316]
  406b40:	mov	x0, x20
  406b44:	bl	402d80 <lchown@plt>
  406b48:	cbz	w0, 406ba4 <__fxstatat@plt+0x3b34>
  406b4c:	bl	402fd0 <__errno_location@plt>
  406b50:	ldr	w23, [x0]
  406b54:	cmp	w23, #0x16
  406b58:	b.eq	406b64 <__fxstatat@plt+0x3af4>  // b.none
  406b5c:	cmp	w23, #0x1
  406b60:	b.ne	406b6c <__fxstatat@plt+0x3afc>  // b.any
  406b64:	ldrb	w8, [x26, #26]
  406b68:	cbz	w8, 406ba4 <__fxstatat@plt+0x3b34>
  406b6c:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  406b70:	add	x1, x1, #0xeb9
  406b74:	mov	w2, #0x5                   	// #5
  406b78:	mov	x0, xzr
  406b7c:	bl	402f30 <dcgettext@plt>
  406b80:	mov	x2, x0
  406b84:	mov	w0, wzr
  406b88:	mov	w1, w23
  406b8c:	mov	x3, x20
  406b90:	bl	4028f0 <error@plt>
  406b94:	ldrb	w8, [x26, #36]
  406b98:	cbz	w8, 406ba4 <__fxstatat@plt+0x3b34>
  406b9c:	mov	x21, x26
  406ba0:	b	4062e4 <__fxstatat@plt+0x3274>
  406ba4:	ldr	w10, [x19, #156]
  406ba8:	mov	w25, wzr
  406bac:	mov	w27, wzr
  406bb0:	mov	w28, #0x1                   	// #1
  406bb4:	mov	w23, w22
  406bb8:	mov	x21, x26
  406bbc:	mov	w26, #0x1                   	// #1
  406bc0:	b	405f98 <__fxstatat@plt+0x2f28>
  406bc4:	tbnz	w20, #31, 406c34 <__fxstatat@plt+0x3bc4>
  406bc8:	ldr	x8, [x19, #56]
  406bcc:	ldrb	w8, [x8, #37]
  406bd0:	cbz	w8, 406c34 <__fxstatat@plt+0x3bc4>
  406bd4:	mov	w8, #0x1                   	// #1
  406bd8:	ldr	x20, [x19, #56]
  406bdc:	ldr	x0, [x19, #144]
  406be0:	cmp	w8, #0x0
  406be4:	cset	w1, ne  // ne = any
  406be8:	mov	w2, wzr
  406bec:	mov	x3, x20
  406bf0:	bl	40496c <__fxstatat@plt+0x18fc>
  406bf4:	ldrb	w8, [x20, #38]
  406bf8:	cbz	w8, 406ca4 <__fxstatat@plt+0x3c34>
  406bfc:	str	wzr, [x19, #120]
  406c00:	b	406dbc <__fxstatat@plt+0x3d4c>
  406c04:	ldr	w8, [x19, #120]
  406c08:	tst	w8, #0xff
  406c0c:	b.eq	406cc0 <__fxstatat@plt+0x3c50>  // b.none
  406c10:	add	x1, x19, #0xa0
  406c14:	mov	x0, x20
  406c18:	bl	410068 <__fxstatat@plt+0xcff8>
  406c1c:	cbz	w0, 406cc0 <__fxstatat@plt+0x3c50>
  406c20:	bl	402fd0 <__errno_location@plt>
  406c24:	ldr	w21, [x0]
  406c28:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  406c2c:	add	x1, x1, #0xf6a
  406c30:	b	406328 <__fxstatat@plt+0x32b8>
  406c34:	ldr	w8, [x19, #52]
  406c38:	tbz	w8, #31, 406ca4 <__fxstatat@plt+0x3c34>
  406c3c:	ldr	x8, [x19, #56]
  406c40:	ldrb	w8, [x8, #22]
  406c44:	cbz	w8, 406ca4 <__fxstatat@plt+0x3c34>
  406c48:	ldr	x0, [x19, #144]
  406c4c:	bl	403000 <unlink@plt>
  406c50:	cbz	w0, 406d34 <__fxstatat@plt+0x3cc4>
  406c54:	ldr	w23, [x27]
  406c58:	adrp	x1, 412000 <__fxstatat@plt+0xef90>
  406c5c:	add	x1, x1, #0x127
  406c60:	mov	w2, #0x5                   	// #5
  406c64:	mov	x0, xzr
  406c68:	bl	402f30 <dcgettext@plt>
  406c6c:	ldr	x20, [x19, #144]
  406c70:	mov	x26, x0
  406c74:	mov	w0, #0x4                   	// #4
  406c78:	mov	x1, x20
  406c7c:	bl	40c3e8 <__fxstatat@plt+0x9378>
  406c80:	mov	x3, x0
  406c84:	mov	w0, wzr
  406c88:	mov	w1, w23
  406c8c:	mov	x2, x26
  406c90:	bl	4028f0 <error@plt>
  406c94:	str	wzr, [x19, #120]
  406c98:	mov	w22, wzr
  406c9c:	mov	x27, xzr
  406ca0:	b	406e24 <__fxstatat@plt+0x3db4>
  406ca4:	ldr	x20, [x19, #144]
  406ca8:	ldr	w22, [x19, #52]
  406cac:	ldr	x24, [x19, #40]
  406cb0:	ldr	x21, [x19, #56]
  406cb4:	str	wzr, [x19, #120]
  406cb8:	str	wzr, [x19, #128]
  406cbc:	b	406f00 <__fxstatat@plt+0x3e90>
  406cc0:	ldr	w8, [x19, #176]
  406cc4:	bics	wzr, w22, w8
  406cc8:	str	w8, [x19, #52]
  406ccc:	b.eq	4061dc <__fxstatat@plt+0x316c>  // b.none
  406cd0:	ldr	w8, [x19, #52]
  406cd4:	mov	x0, x20
  406cd8:	orr	w1, w22, w8
  406cdc:	bl	402ad0 <chmod@plt>
  406ce0:	cbz	w0, 4061dc <__fxstatat@plt+0x316c>
  406ce4:	bl	402fd0 <__errno_location@plt>
  406ce8:	ldr	w22, [x0]
  406cec:	adrp	x1, 412000 <__fxstatat@plt+0xef90>
  406cf0:	add	x1, x1, #0x3f0
  406cf4:	mov	w2, #0x5                   	// #5
  406cf8:	mov	x0, xzr
  406cfc:	bl	402f30 <dcgettext@plt>
  406d00:	mov	x24, x0
  406d04:	mov	w0, #0x4                   	// #4
  406d08:	mov	x1, x20
  406d0c:	bl	40c3e8 <__fxstatat@plt+0x9378>
  406d10:	mov	x3, x0
  406d14:	mov	w0, wzr
  406d18:	mov	w1, w22
  406d1c:	mov	x2, x24
  406d20:	bl	4028f0 <error@plt>
  406d24:	ldrb	w8, [x21, #36]
  406d28:	mov	w23, wzr
  406d2c:	cbnz	w8, 404c08 <__fxstatat@plt+0x1b98>
  406d30:	b	4061dc <__fxstatat@plt+0x316c>
  406d34:	ldr	x8, [x19, #56]
  406d38:	ldrb	w8, [x8, #46]
  406d3c:	cbz	w8, 406d74 <__fxstatat@plt+0x3d04>
  406d40:	adrp	x1, 412000 <__fxstatat@plt+0xef90>
  406d44:	add	x1, x1, #0x138
  406d48:	mov	w2, #0x5                   	// #5
  406d4c:	mov	x0, xzr
  406d50:	bl	402f30 <dcgettext@plt>
  406d54:	ldr	x1, [x19, #144]
  406d58:	mov	x23, x0
  406d5c:	mov	w0, #0x4                   	// #4
  406d60:	bl	40c3e8 <__fxstatat@plt+0x9378>
  406d64:	mov	x2, x0
  406d68:	mov	w0, #0x1                   	// #1
  406d6c:	mov	x1, x23
  406d70:	bl	402b50 <__printf_chk@plt>
  406d74:	ldr	x21, [x19, #56]
  406d78:	ldr	w9, [x19, #108]
  406d7c:	ldr	x20, [x19, #144]
  406d80:	ldr	x24, [x19, #40]
  406d84:	ldrb	w8, [x21, #33]
  406d88:	str	w9, [x19, #128]
  406d8c:	cbz	w8, 406e30 <__fxstatat@plt+0x3dc0>
  406d90:	ldr	x0, [x19, #88]
  406d94:	mov	w3, #0x1                   	// #1
  406d98:	mov	w8, #0x1                   	// #1
  406d9c:	mov	x1, x20
  406da0:	mov	x4, x21
  406da4:	str	w8, [x19, #120]
  406da8:	bl	4048b8 <__fxstatat@plt+0x1848>
  406dac:	ldr	w8, [x19, #108]
  406db0:	str	w8, [x19, #128]
  406db4:	tbz	w0, #0, 405c7c <__fxstatat@plt+0x2c0c>
  406db8:	b	406e30 <__fxstatat@plt+0x3dc0>
  406dbc:	mov	w26, wzr
  406dc0:	mov	x27, xzr
  406dc4:	ldr	w0, [x19, #52]
  406dc8:	bl	402c50 <close@plt>
  406dcc:	tbnz	w0, #31, 406ddc <__fxstatat@plt+0x3d6c>
  406dd0:	ldr	x20, [x19, #144]
  406dd4:	and	w22, w26, #0x1
  406dd8:	b	406e24 <__fxstatat@plt+0x3db4>
  406ddc:	bl	402fd0 <__errno_location@plt>
  406de0:	ldr	w23, [x0]
  406de4:	adrp	x1, 412000 <__fxstatat@plt+0xef90>
  406de8:	add	x1, x1, #0x5c0
  406dec:	mov	w2, #0x5                   	// #5
  406df0:	mov	x0, xzr
  406df4:	bl	402f30 <dcgettext@plt>
  406df8:	ldr	x20, [x19, #144]
  406dfc:	mov	x26, x0
  406e00:	mov	w0, #0x4                   	// #4
  406e04:	mov	x1, x20
  406e08:	bl	40c3e8 <__fxstatat@plt+0x9378>
  406e0c:	mov	x3, x0
  406e10:	mov	w0, wzr
  406e14:	mov	w1, w23
  406e18:	mov	x2, x26
  406e1c:	bl	4028f0 <error@plt>
  406e20:	mov	w22, wzr
  406e24:	ldr	x24, [x19, #40]
  406e28:	ldr	x21, [x19, #56]
  406e2c:	b	405c84 <__fxstatat@plt+0x2c14>
  406e30:	ldr	w8, [x19, #64]
  406e34:	ldr	w9, [x19, #128]
  406e38:	mov	w1, #0xc1                  	// #193
  406e3c:	mov	x0, x20
  406e40:	bic	w27, w8, w9
  406e44:	mov	w2, w27
  406e48:	bl	409d14 <__fxstatat@plt+0x6ca4>
  406e4c:	mov	w22, w0
  406e50:	bl	402fd0 <__errno_location@plt>
  406e54:	ldr	w23, [x0]
  406e58:	tbz	w22, #31, 406eb8 <__fxstatat@plt+0x3e48>
  406e5c:	cmp	w23, #0x11
  406e60:	b.ne	406eb8 <__fxstatat@plt+0x3e48>  // b.any
  406e64:	ldrb	w8, [x24]
  406e68:	cbnz	w8, 406eb4 <__fxstatat@plt+0x3e44>
  406e6c:	mov	x28, x0
  406e70:	add	x1, x19, #0x1a0
  406e74:	mov	x0, x20
  406e78:	bl	410068 <__fxstatat@plt+0xcff8>
  406e7c:	cbnz	w0, 406eb4 <__fxstatat@plt+0x3e44>
  406e80:	ldr	w8, [x19, #432]
  406e84:	and	w8, w8, #0xf000
  406e88:	cmp	w8, #0xa, lsl #12
  406e8c:	b.ne	406eb4 <__fxstatat@plt+0x3e44>  // b.any
  406e90:	ldrb	w8, [x21, #48]
  406e94:	cbz	w8, 40745c <__fxstatat@plt+0x43ec>
  406e98:	mov	w1, #0x41                  	// #65
  406e9c:	mov	x0, x20
  406ea0:	mov	w2, w27
  406ea4:	bl	409d14 <__fxstatat@plt+0x6ca4>
  406ea8:	ldr	w23, [x28]
  406eac:	mov	w22, w0
  406eb0:	b	406eb8 <__fxstatat@plt+0x3e48>
  406eb4:	mov	w23, #0x11                  	// #17
  406eb8:	cmp	w23, #0x15
  406ebc:	mov	w8, #0x1                   	// #1
  406ec0:	str	w8, [x19, #120]
  406ec4:	b.ne	406f00 <__fxstatat@plt+0x3e90>  // b.any
  406ec8:	tbz	w22, #31, 406f00 <__fxstatat@plt+0x3e90>
  406ecc:	ldrb	w8, [x20]
  406ed0:	cbnz	w8, 406edc <__fxstatat@plt+0x3e6c>
  406ed4:	mov	w23, #0x15                  	// #21
  406ed8:	b	406ef8 <__fxstatat@plt+0x3e88>
  406edc:	mov	x0, x20
  406ee0:	bl	4028b0 <strlen@plt>
  406ee4:	add	x8, x0, x20
  406ee8:	ldurb	w8, [x8, #-1]
  406eec:	mov	w9, #0x14                  	// #20
  406ef0:	cmp	w8, #0x2f
  406ef4:	cinc	w23, w9, ne  // ne = any
  406ef8:	mov	w8, #0x1                   	// #1
  406efc:	str	w8, [x19, #120]
  406f00:	tbz	w22, #31, 406f44 <__fxstatat@plt+0x3ed4>
  406f04:	ldr	w8, [x19, #120]
  406f08:	tst	w8, #0xff
  406f0c:	b.ne	406f20 <__fxstatat@plt+0x3eb0>  // b.any
  406f10:	cmp	w23, #0x2
  406f14:	b.ne	406f20 <__fxstatat@plt+0x3eb0>  // b.any
  406f18:	ldrb	w8, [x24]
  406f1c:	cbz	w8, 406e30 <__fxstatat@plt+0x3dc0>
  406f20:	adrp	x1, 412000 <__fxstatat@plt+0xef90>
  406f24:	add	x1, x1, #0x573
  406f28:	mov	w2, #0x5                   	// #5
  406f2c:	mov	x0, xzr
  406f30:	bl	402f30 <dcgettext@plt>
  406f34:	mov	x26, x0
  406f38:	mov	w0, #0x4                   	// #4
  406f3c:	mov	x1, x20
  406f40:	b	405900 <__fxstatat@plt+0x2890>
  406f44:	sub	x1, x29, #0xa0
  406f48:	mov	w0, w22
  406f4c:	str	x21, [x19, #56]
  406f50:	str	x24, [x19, #40]
  406f54:	str	x20, [x19, #144]
  406f58:	str	w22, [x19, #52]
  406f5c:	bl	410058 <__fxstatat@plt+0xcfe8>
  406f60:	cbz	w0, 406fa8 <__fxstatat@plt+0x3f38>
  406f64:	bl	402fd0 <__errno_location@plt>
  406f68:	ldr	w23, [x0]
  406f6c:	adrp	x1, 412000 <__fxstatat@plt+0xef90>
  406f70:	add	x1, x1, #0x503
  406f74:	mov	w2, #0x5                   	// #5
  406f78:	mov	x0, xzr
  406f7c:	bl	402f30 <dcgettext@plt>
  406f80:	ldr	x1, [x19, #144]
  406f84:	mov	x27, x0
  406f88:	mov	w0, #0x4                   	// #4
  406f8c:	bl	40c3e8 <__fxstatat@plt+0x9378>
  406f90:	mov	x3, x0
  406f94:	mov	w0, wzr
  406f98:	mov	w1, w23
  406f9c:	mov	x2, x27
  406fa0:	bl	4028f0 <error@plt>
  406fa4:	b	406dbc <__fxstatat@plt+0x3d4c>
  406fa8:	cbz	w26, 407040 <__fxstatat@plt+0x3fd0>
  406fac:	ldr	x8, [x19, #56]
  406fb0:	ldr	w8, [x8, #56]
  406fb4:	cbz	w8, 40715c <__fxstatat@plt+0x40ec>
  406fb8:	ldr	w0, [x19, #52]
  406fbc:	mov	w1, #0x9409                	// #37897
  406fc0:	movk	w1, #0x4004, lsl #16
  406fc4:	mov	w2, w25
  406fc8:	bl	403040 <ioctl@plt>
  406fcc:	cbz	w0, 407040 <__fxstatat@plt+0x3fd0>
  406fd0:	ldr	x8, [x19, #56]
  406fd4:	ldr	w8, [x8, #56]
  406fd8:	cmp	w8, #0x2
  406fdc:	b.ne	40715c <__fxstatat@plt+0x40ec>  // b.any
  406fe0:	bl	402fd0 <__errno_location@plt>
  406fe4:	ldr	w23, [x0]
  406fe8:	adrp	x1, 412000 <__fxstatat@plt+0xef90>
  406fec:	add	x1, x1, #0x591
  406ff0:	mov	w2, #0x5                   	// #5
  406ff4:	mov	x0, xzr
  406ff8:	bl	402f30 <dcgettext@plt>
  406ffc:	ldr	x2, [x19, #144]
  407000:	mov	x27, x0
  407004:	mov	w1, #0x4                   	// #4
  407008:	mov	w0, wzr
  40700c:	bl	40c350 <__fxstatat@plt+0x92e0>
  407010:	ldr	x2, [x19, #88]
  407014:	mov	x28, x0
  407018:	mov	w0, #0x1                   	// #1
  40701c:	mov	w1, #0x4                   	// #4
  407020:	bl	40c350 <__fxstatat@plt+0x92e0>
  407024:	mov	x4, x0
  407028:	mov	w0, wzr
  40702c:	mov	w1, w23
  407030:	mov	x2, x27
  407034:	mov	x3, x28
  407038:	bl	4028f0 <error@plt>
  40703c:	b	406dbc <__fxstatat@plt+0x3d4c>
  407040:	mov	x27, xzr
  407044:	ldr	x8, [x19, #56]
  407048:	ldrb	w8, [x8, #31]
  40704c:	cbz	w8, 4070c0 <__fxstatat@plt+0x4050>
  407050:	add	x8, x19, #0x120
  407054:	ldur	q0, [x8, #72]
  407058:	ldur	q1, [x8, #88]
  40705c:	ldr	w0, [x19, #52]
  407060:	ldr	x1, [x19, #144]
  407064:	add	x2, x19, #0x1a0
  407068:	stp	q0, q1, [x19, #416]
  40706c:	bl	40d6e4 <__fxstatat@plt+0xa674>
  407070:	cbz	w0, 4070c0 <__fxstatat@plt+0x4050>
  407074:	bl	402fd0 <__errno_location@plt>
  407078:	ldr	w23, [x0]
  40707c:	adrp	x1, 412000 <__fxstatat@plt+0xef90>
  407080:	add	x1, x1, #0x3d8
  407084:	mov	w2, #0x5                   	// #5
  407088:	mov	x0, xzr
  40708c:	bl	402f30 <dcgettext@plt>
  407090:	ldr	x1, [x19, #144]
  407094:	mov	x28, x0
  407098:	mov	w0, #0x4                   	// #4
  40709c:	bl	40c3e8 <__fxstatat@plt+0x9378>
  4070a0:	mov	x3, x0
  4070a4:	mov	w0, wzr
  4070a8:	mov	w1, w23
  4070ac:	mov	x2, x28
  4070b0:	bl	4028f0 <error@plt>
  4070b4:	ldr	x8, [x19, #56]
  4070b8:	ldrb	w8, [x8, #36]
  4070bc:	cbnz	w8, 40778c <__fxstatat@plt+0x471c>
  4070c0:	ldr	x8, [x19, #56]
  4070c4:	ldrb	w8, [x8, #29]
  4070c8:	cbz	w8, 407128 <__fxstatat@plt+0x40b8>
  4070cc:	ldr	w8, [x19, #312]
  4070d0:	ldur	w9, [x29, #-136]
  4070d4:	cmp	w8, w9
  4070d8:	b.ne	4070ec <__fxstatat@plt+0x407c>  // b.any
  4070dc:	ldr	w8, [x19, #316]
  4070e0:	ldur	w9, [x29, #-132]
  4070e4:	cmp	w8, w9
  4070e8:	b.eq	407128 <__fxstatat@plt+0x40b8>  // b.none
  4070ec:	ldr	w8, [x19, #120]
  4070f0:	ldr	x0, [x19, #56]
  4070f4:	ldr	x1, [x19, #144]
  4070f8:	ldr	w2, [x19, #52]
  4070fc:	tst	w8, #0xff
  407100:	cset	w4, ne  // ne = any
  407104:	add	x3, x19, #0x120
  407108:	sub	x5, x29, #0xa0
  40710c:	bl	407c18 <__fxstatat@plt+0x4ba8>
  407110:	cmn	w0, #0x1
  407114:	b.eq	40778c <__fxstatat@plt+0x471c>  // b.none
  407118:	cbnz	w0, 407128 <__fxstatat@plt+0x40b8>
  40711c:	ldr	w8, [x19, #136]
  407120:	and	w8, w8, #0xfffff1ff
  407124:	str	w8, [x19, #136]
  407128:	ldr	x8, [x19, #56]
  40712c:	ldrb	w8, [x8, #39]
  407130:	cbz	w8, 407454 <__fxstatat@plt+0x43e4>
  407134:	ldurb	w8, [x29, #-144]
  407138:	tbnz	w8, #7, 40744c <__fxstatat@plt+0x43dc>
  40713c:	bl	402920 <geteuid@plt>
  407140:	cbz	w0, 40744c <__fxstatat@plt+0x43dc>
  407144:	ldr	w8, [x19, #52]
  407148:	tbnz	w8, #31, 4074d8 <__fxstatat@plt+0x4468>
  40714c:	ldr	w0, [x19, #52]
  407150:	mov	w1, #0x180                 	// #384
  407154:	bl	402ba0 <fchmod@plt>
  407158:	b	4074e4 <__fxstatat@plt+0x4474>
  40715c:	bl	402c10 <getpagesize@plt>
  407160:	ldur	w8, [x29, #-104]
  407164:	mov	w9, #0x20000               	// #131072
  407168:	mov	w23, w0
  40716c:	mov	w3, #0x2                   	// #2
  407170:	cmp	w8, #0x20, lsl #12
  407174:	csel	w24, w8, w9, gt
  407178:	cmp	w8, #0x0
  40717c:	mov	w9, #0x200                 	// #512
  407180:	mov	w0, w25
  407184:	mov	x1, xzr
  407188:	mov	x2, xzr
  40718c:	csel	w22, w8, w9, gt
  407190:	bl	409cdc <__fxstatat@plt+0x6c6c>
  407194:	ldr	w8, [x19, #560]
  407198:	and	w27, w8, #0xf000
  40719c:	cmp	w27, #0x8, lsl #12
  4071a0:	b.ne	4071c4 <__fxstatat@plt+0x4154>  // b.any
  4071a4:	ldr	x8, [x19, #592]
  4071a8:	ldr	x9, [x19, #608]
  4071ac:	add	x10, x8, #0x1ff
  4071b0:	cmp	x8, #0x0
  4071b4:	csel	x8, x10, x8, lt  // lt = tstop
  4071b8:	cmp	x9, x8, asr #9
  4071bc:	cset	w26, lt  // lt = tstop
  4071c0:	b	4071c8 <__fxstatat@plt+0x4158>
  4071c4:	mov	w26, wzr
  4071c8:	ldur	w8, [x29, #-144]
  4071cc:	sxtw	x28, w23
  4071d0:	and	w8, w8, #0xf000
  4071d4:	cmp	w8, #0x8, lsl #12
  4071d8:	b.ne	407204 <__fxstatat@plt+0x4194>  // b.any
  4071dc:	ldr	x8, [x19, #56]
  4071e0:	ldr	w9, [x8, #12]
  4071e4:	cmp	w9, #0x2
  4071e8:	cset	w8, eq  // eq = none
  4071ec:	cmp	w9, #0x3
  4071f0:	mov	w9, #0x1                   	// #1
  4071f4:	str	w9, [x19, #12]
  4071f8:	b.eq	40725c <__fxstatat@plt+0x41ec>  // b.none
  4071fc:	and	w8, w26, w8
  407200:	tbnz	w8, #0, 40725c <__fxstatat@plt+0x41ec>
  407204:	ldr	w8, [x19, #600]
  407208:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  40720c:	sub	x23, x9, x28
  407210:	mov	w9, #0x20000               	// #131072
  407214:	cmp	w8, #0x20, lsl #12
  407218:	csel	w0, w8, w9, gt
  40721c:	mov	x1, x24
  407220:	mov	x2, x23
  407224:	bl	4098e0 <__fxstatat@plt+0x6870>
  407228:	ldr	x8, [x19, #592]
  40722c:	mov	w9, #0x8000                	// #32768
  407230:	str	wzr, [x19, #12]
  407234:	cmp	x8, x24
  407238:	ccmp	w27, w9, #0x0, cc  // cc = lo, ul, last
  40723c:	csinc	x8, x24, x8, ne  // ne = any
  407240:	add	x8, x0, x8
  407244:	sub	x8, x8, #0x1
  407248:	udiv	x8, x8, x0
  40724c:	mul	x8, x8, x0
  407250:	sub	x9, x8, #0x1
  407254:	cmp	x9, x23
  407258:	csel	x24, x8, x0, cc  // cc = lo, ul, last
  40725c:	sxtw	x8, w22
  407260:	add	x0, x24, x28
  407264:	str	x8, [x19]
  407268:	bl	40e370 <__fxstatat@plt+0xb300>
  40726c:	add	x8, x0, x28
  407270:	sub	x8, x8, #0x1
  407274:	udiv	x8, x8, x28
  407278:	mov	x27, x0
  40727c:	mul	x8, x8, x28
  407280:	str	x8, [x19, #32]
  407284:	cbz	w26, 4076d8 <__fxstatat@plt+0x4668>
  407288:	mov	w8, #0x1                   	// #1
  40728c:	ldr	x21, [x19, #592]
  407290:	str	w8, [x19, #28]
  407294:	ldr	w8, [x19, #12]
  407298:	cbz	w8, 4072a8 <__fxstatat@plt+0x4238>
  40729c:	ldr	x8, [x19, #56]
  4072a0:	ldr	w8, [x8, #12]
  4072a4:	str	w8, [x19, #28]
  4072a8:	add	x1, x19, #0x1a0
  4072ac:	mov	w0, w25
  4072b0:	bl	408750 <__fxstatat@plt+0x56e0>
  4072b4:	ldr	w8, [x19, #28]
  4072b8:	mov	x26, xzr
  4072bc:	mov	x23, xzr
  4072c0:	mov	x20, xzr
  4072c4:	cmp	w8, #0x3
  4072c8:	ldr	x8, [x19]
  4072cc:	mov	w22, #0x1                   	// #1
  4072d0:	csel	w8, w8, wzr, eq  // eq = none
  4072d4:	sxtw	x8, w8
  4072d8:	str	x8, [x19, #16]
  4072dc:	add	x0, x19, #0x1a0
  4072e0:	bl	408770 <__fxstatat@plt+0x5700>
  4072e4:	tbz	w0, #0, 407638 <__fxstatat@plt+0x45c8>
  4072e8:	ldr	x8, [x19, #440]
  4072ec:	cbz	x8, 407430 <__fxstatat@plt+0x43c0>
  4072f0:	mov	x10, xzr
  4072f4:	mov	w22, #0x1                   	// #1
  4072f8:	ldr	x8, [x19, #456]
  4072fc:	mov	w9, #0x18                  	// #24
  407300:	mov	x11, x20
  407304:	mov	x14, x21
  407308:	madd	x8, x10, x9, x8
  40730c:	ldp	x9, x8, [x8]
  407310:	mov	x10, x26
  407314:	add	x12, x8, x9
  407318:	cmp	x9, x21
  40731c:	csel	x13, x21, x9, gt
  407320:	cmp	x12, x21
  407324:	sub	x12, x21, x13
  407328:	csel	x9, x13, x9, gt
  40732c:	csel	x26, x12, x8, gt
  407330:	sub	x8, x9, x11
  407334:	mov	x20, x9
  407338:	subs	x23, x8, x10
  40733c:	b.eq	407370 <__fxstatat@plt+0x4300>  // b.none
  407340:	mov	w0, w25
  407344:	mov	x1, x20
  407348:	mov	w2, wzr
  40734c:	bl	402a00 <lseek@plt>
  407350:	tbnz	x0, #63, 4074a8 <__fxstatat@plt+0x4438>
  407354:	ldr	w8, [x19, #28]
  407358:	cmp	w8, #0x1
  40735c:	b.ne	407378 <__fxstatat@plt+0x4308>  // b.any
  407360:	ldr	w0, [x19, #52]
  407364:	mov	x1, x23
  407368:	bl	4082f8 <__fxstatat@plt+0x5288>
  40736c:	tbz	w0, #0, 4075a8 <__fxstatat@plt+0x4538>
  407370:	mov	w28, wzr
  407374:	b	40739c <__fxstatat@plt+0x432c>
  407378:	ldr	w8, [x19, #28]
  40737c:	ldr	w0, [x19, #52]
  407380:	ldr	x1, [x19, #144]
  407384:	mov	x3, x23
  407388:	cmp	w8, #0x3
  40738c:	cset	w2, eq  // eq = none
  407390:	bl	408240 <__fxstatat@plt+0x51d0>
  407394:	tbz	w0, #0, 4075ec <__fxstatat@plt+0x457c>
  407398:	mov	w28, #0x1                   	// #1
  40739c:	sub	sp, sp, #0x20
  4073a0:	ldr	w1, [x19, #52]
  4073a4:	ldr	x2, [x19, #32]
  4073a8:	ldr	x4, [x19, #16]
  4073ac:	ldr	x6, [x19, #88]
  4073b0:	ldr	x7, [x19, #144]
  4073b4:	sub	x8, x29, #0x1c
  4073b8:	str	x8, [sp, #16]
  4073bc:	sub	x8, x29, #0x18
  4073c0:	mov	w5, #0x1                   	// #1
  4073c4:	mov	w0, w25
  4073c8:	mov	x3, x24
  4073cc:	stp	x26, x8, [sp]
  4073d0:	bl	407f14 <__fxstatat@plt+0x4ea4>
  4073d4:	add	sp, sp, #0x20
  4073d8:	tbz	w0, #0, 4075ec <__fxstatat@plt+0x457c>
  4073dc:	ldur	x8, [x29, #-24]
  4073e0:	ldurb	w9, [x29, #-28]
  4073e4:	add	x23, x8, x20
  4073e8:	cmp	x23, x21
  4073ec:	b.eq	407418 <__fxstatat@plt+0x43a8>  // b.none
  4073f0:	ldr	x10, [x19, #440]
  4073f4:	add	w11, w22, #0x1
  4073f8:	cmp	x10, w22, uxtw
  4073fc:	mov	w10, w22
  407400:	mov	w22, w11
  407404:	b.hi	4072f8 <__fxstatat@plt+0x4288>  // b.pmore
  407408:	cmp	x8, #0x0
  40740c:	csel	w8, w28, w9, eq  // eq = none
  407410:	and	w22, w8, #0x1
  407414:	b	407430 <__fxstatat@plt+0x43c0>
  407418:	cmp	x8, #0x0
  40741c:	csel	w8, w28, w9, eq  // eq = none
  407420:	mov	w9, #0x1                   	// #1
  407424:	strb	w9, [x19, #449]
  407428:	and	w22, w8, #0x1
  40742c:	mov	x23, x21
  407430:	ldr	x0, [x19, #456]
  407434:	bl	402dc0 <free@plt>
  407438:	ldrb	w8, [x19, #449]
  40743c:	str	xzr, [x19, #456]
  407440:	str	xzr, [x19, #440]
  407444:	cbz	w8, 4072dc <__fxstatat@plt+0x426c>
  407448:	b	407640 <__fxstatat@plt+0x45d0>
  40744c:	mov	w22, wzr
  407450:	b	4074ec <__fxstatat@plt+0x447c>
  407454:	mov	w26, #0x1                   	// #1
  407458:	b	407548 <__fxstatat@plt+0x44d8>
  40745c:	adrp	x1, 412000 <__fxstatat@plt+0xef90>
  407460:	add	x1, x1, #0x54b
  407464:	mov	w2, #0x5                   	// #5
  407468:	mov	x0, xzr
  40746c:	bl	402f30 <dcgettext@plt>
  407470:	mov	x23, x0
  407474:	mov	w0, #0x4                   	// #4
  407478:	mov	x1, x20
  40747c:	bl	40c3e8 <__fxstatat@plt+0x9378>
  407480:	mov	x3, x0
  407484:	mov	w0, wzr
  407488:	mov	w1, wzr
  40748c:	mov	x2, x23
  407490:	bl	4028f0 <error@plt>
  407494:	mov	w8, #0x1                   	// #1
  407498:	mov	w22, wzr
  40749c:	mov	x27, xzr
  4074a0:	str	w8, [x19, #120]
  4074a4:	b	405c84 <__fxstatat@plt+0x2c14>
  4074a8:	bl	402fd0 <__errno_location@plt>
  4074ac:	ldr	w23, [x0]
  4074b0:	adrp	x1, 412000 <__fxstatat@plt+0xef90>
  4074b4:	add	x1, x1, #0x5f2
  4074b8:	mov	w2, #0x5                   	// #5
  4074bc:	mov	x0, xzr
  4074c0:	bl	402f30 <dcgettext@plt>
  4074c4:	ldr	x1, [x19, #88]
  4074c8:	mov	x28, x0
  4074cc:	mov	w0, #0x4                   	// #4
  4074d0:	bl	40c3e8 <__fxstatat@plt+0x9378>
  4074d4:	b	4075d8 <__fxstatat@plt+0x4568>
  4074d8:	ldr	x0, [x19, #144]
  4074dc:	mov	w1, #0x180                 	// #384
  4074e0:	bl	402ad0 <chmod@plt>
  4074e4:	cmp	w0, #0x0
  4074e8:	cset	w22, eq  // eq = none
  4074ec:	ldr	x0, [x19, #88]
  4074f0:	ldr	x2, [x19, #144]
  4074f4:	ldr	w3, [x19, #52]
  4074f8:	ldr	x4, [x19, #56]
  4074fc:	mov	w1, w25
  407500:	bl	407dfc <__fxstatat@plt+0x4d8c>
  407504:	tbz	w0, #0, 407510 <__fxstatat@plt+0x44a0>
  407508:	mov	w26, #0x1                   	// #1
  40750c:	b	40751c <__fxstatat@plt+0x44ac>
  407510:	ldr	x8, [x19, #56]
  407514:	ldrb	w8, [x8, #40]
  407518:	eor	w26, w8, #0x1
  40751c:	cbz	w22, 407548 <__fxstatat@plt+0x44d8>
  407520:	ldr	w8, [x19, #64]
  407524:	ldr	w9, [x19, #128]
  407528:	bic	w1, w8, w9
  40752c:	ldr	w8, [x19, #52]
  407530:	tbnz	w8, #31, 407540 <__fxstatat@plt+0x44d0>
  407534:	ldr	w0, [x19, #52]
  407538:	bl	402ba0 <fchmod@plt>
  40753c:	b	407548 <__fxstatat@plt+0x44d8>
  407540:	ldr	x0, [x19, #144]
  407544:	bl	402ad0 <chmod@plt>
  407548:	ldr	x8, [x19, #56]
  40754c:	ldrb	w8, [x8, #30]
  407550:	cbnz	w8, 407560 <__fxstatat@plt+0x44f0>
  407554:	ldr	x8, [x19, #40]
  407558:	ldrb	w8, [x8]
  40755c:	cbz	w8, 407590 <__fxstatat@plt+0x4520>
  407560:	ldr	x0, [x19, #88]
  407564:	ldr	x2, [x19, #144]
  407568:	ldr	w3, [x19, #52]
  40756c:	ldr	w4, [x19, #136]
  407570:	mov	w1, w25
  407574:	bl	408d34 <__fxstatat@plt+0x5cc4>
  407578:	cbz	w0, 406dc4 <__fxstatat@plt+0x3d54>
  40757c:	ldr	x8, [x19, #56]
  407580:	ldrb	w8, [x8, #36]
  407584:	cmp	w8, #0x0
  407588:	csel	w26, w26, wzr, eq  // eq = none
  40758c:	b	406dc4 <__fxstatat@plt+0x3d54>
  407590:	ldr	x8, [x19, #56]
  407594:	ldrb	w8, [x8, #43]
  407598:	cbz	w8, 407600 <__fxstatat@plt+0x4590>
  40759c:	ldr	x8, [x19, #56]
  4075a0:	ldr	w2, [x8, #16]
  4075a4:	b	407624 <__fxstatat@plt+0x45b4>
  4075a8:	bl	402fd0 <__errno_location@plt>
  4075ac:	ldr	w23, [x0]
  4075b0:	adrp	x1, 412000 <__fxstatat@plt+0xef90>
  4075b4:	add	x1, x1, #0x602
  4075b8:	mov	w2, #0x5                   	// #5
  4075bc:	mov	x0, xzr
  4075c0:	bl	402f30 <dcgettext@plt>
  4075c4:	ldr	x2, [x19, #144]
  4075c8:	mov	x28, x0
  4075cc:	mov	w1, #0x3                   	// #3
  4075d0:	mov	w0, wzr
  4075d4:	bl	40c5ac <__fxstatat@plt+0x953c>
  4075d8:	mov	x3, x0
  4075dc:	mov	w0, wzr
  4075e0:	mov	w1, w23
  4075e4:	mov	x2, x28
  4075e8:	bl	4028f0 <error@plt>
  4075ec:	ldr	x0, [x19, #456]
  4075f0:	bl	402dc0 <free@plt>
  4075f4:	str	xzr, [x19, #456]
  4075f8:	str	xzr, [x19, #440]
  4075fc:	b	40778c <__fxstatat@plt+0x471c>
  407600:	ldr	w8, [x19, #120]
  407604:	tst	w8, #0xff
  407608:	b.eq	407684 <__fxstatat@plt+0x4614>  // b.none
  40760c:	ldr	x8, [x19, #56]
  407610:	ldrb	w8, [x8, #32]
  407614:	cbz	w8, 407684 <__fxstatat@plt+0x4614>
  407618:	bl	4078c0 <__fxstatat@plt+0x4850>
  40761c:	mov	w8, #0x1b6                 	// #438
  407620:	bic	w2, w8, w0
  407624:	ldr	x0, [x19, #144]
  407628:	ldr	w1, [x19, #52]
  40762c:	bl	408ddc <__fxstatat@plt+0x5d6c>
  407630:	cmp	w0, #0x0
  407634:	b	407588 <__fxstatat@plt+0x4518>
  407638:	ldrb	w8, [x19, #449]
  40763c:	cbz	w8, 4076d0 <__fxstatat@plt+0x4660>
  407640:	subs	x1, x21, x23
  407644:	b.gt	4076b4 <__fxstatat@plt+0x4644>
  407648:	tbnz	w22, #0, 4076b4 <__fxstatat@plt+0x4644>
  40764c:	ldr	w8, [x19, #28]
  407650:	cmp	w8, #0x3
  407654:	b.ne	407044 <__fxstatat@plt+0x3fd4>  // b.any
  407658:	subs	x2, x21, x23
  40765c:	b.le	407044 <__fxstatat@plt+0x3fd4>
  407660:	ldr	w0, [x19, #52]
  407664:	mov	x1, x23
  407668:	bl	4083c0 <__fxstatat@plt+0x5350>
  40766c:	tbz	w0, #31, 407044 <__fxstatat@plt+0x3fd4>
  407670:	bl	402fd0 <__errno_location@plt>
  407674:	ldr	w23, [x0]
  407678:	adrp	x1, 412000 <__fxstatat@plt+0xef90>
  40767c:	add	x1, x1, #0x613
  407680:	b	40775c <__fxstatat@plt+0x46ec>
  407684:	ldr	w8, [x19, #128]
  407688:	cbz	w8, 406dc4 <__fxstatat@plt+0x3d54>
  40768c:	bl	4078c0 <__fxstatat@plt+0x4850>
  407690:	ldr	w8, [x19, #128]
  407694:	bics	wzr, w8, w0
  407698:	b.eq	406dc4 <__fxstatat@plt+0x3d54>  // b.none
  40769c:	ldr	w8, [x19, #52]
  4076a0:	tbnz	w8, #31, 4077dc <__fxstatat@plt+0x476c>
  4076a4:	ldr	w0, [x19, #52]
  4076a8:	ldr	w1, [x19, #64]
  4076ac:	bl	402ba0 <fchmod@plt>
  4076b0:	b	4077e8 <__fxstatat@plt+0x4778>
  4076b4:	ldr	w8, [x19, #28]
  4076b8:	cmp	w8, #0x1
  4076bc:	b.ne	407794 <__fxstatat@plt+0x4724>  // b.any
  4076c0:	ldr	w0, [x19, #52]
  4076c4:	bl	4082f8 <__fxstatat@plt+0x5288>
  4076c8:	tbnz	w0, #0, 407044 <__fxstatat@plt+0x3fd4>
  4076cc:	b	40774c <__fxstatat@plt+0x46dc>
  4076d0:	ldrb	w8, [x19, #448]
  4076d4:	cbz	w8, 4077a8 <__fxstatat@plt+0x4738>
  4076d8:	ldr	x8, [x19, #56]
  4076dc:	ldr	w9, [x19, #12]
  4076e0:	ldr	w8, [x8, #12]
  4076e4:	cmp	w9, #0x0
  4076e8:	ldr	x9, [x19]
  4076ec:	csel	x4, x9, xzr, ne  // ne = any
  4076f0:	cmp	w8, #0x3
  4076f4:	cset	w5, eq  // eq = none
  4076f8:	sub	sp, sp, #0x20
  4076fc:	ldr	w1, [x19, #52]
  407700:	ldr	x2, [x19, #32]
  407704:	ldr	x6, [x19, #88]
  407708:	ldr	x7, [x19, #144]
  40770c:	sub	x8, x29, #0x18
  407710:	add	x9, x19, #0x1a0
  407714:	mov	x10, #0xffffffffffffffff    	// #-1
  407718:	mov	w0, w25
  40771c:	mov	x3, x24
  407720:	stp	x9, x8, [sp, #8]
  407724:	str	x10, [sp]
  407728:	bl	407f14 <__fxstatat@plt+0x4ea4>
  40772c:	add	sp, sp, #0x20
  407730:	tbz	w0, #0, 40778c <__fxstatat@plt+0x471c>
  407734:	ldurb	w8, [x29, #-24]
  407738:	cbz	w8, 407044 <__fxstatat@plt+0x3fd4>
  40773c:	ldr	x1, [x19, #416]
  407740:	ldr	w0, [x19, #52]
  407744:	bl	402f60 <ftruncate@plt>
  407748:	tbz	w0, #31, 407044 <__fxstatat@plt+0x3fd4>
  40774c:	bl	402fd0 <__errno_location@plt>
  407750:	ldr	w23, [x0]
  407754:	adrp	x1, 412000 <__fxstatat@plt+0xef90>
  407758:	add	x1, x1, #0x5ac
  40775c:	mov	w2, #0x5                   	// #5
  407760:	mov	x0, xzr
  407764:	bl	402f30 <dcgettext@plt>
  407768:	ldr	x1, [x19, #144]
  40776c:	mov	x28, x0
  407770:	mov	w0, #0x4                   	// #4
  407774:	bl	40c3e8 <__fxstatat@plt+0x9378>
  407778:	mov	x3, x0
  40777c:	mov	w0, wzr
  407780:	mov	w1, w23
  407784:	mov	x2, x28
  407788:	bl	4028f0 <error@plt>
  40778c:	mov	w26, wzr
  407790:	b	406dc4 <__fxstatat@plt+0x3d54>
  407794:	ldr	w0, [x19, #52]
  407798:	mov	x1, x21
  40779c:	bl	402f60 <ftruncate@plt>
  4077a0:	cbnz	w0, 40774c <__fxstatat@plt+0x46dc>
  4077a4:	b	40764c <__fxstatat@plt+0x45dc>
  4077a8:	bl	402fd0 <__errno_location@plt>
  4077ac:	ldr	w23, [x0]
  4077b0:	adrp	x1, 412000 <__fxstatat@plt+0xef90>
  4077b4:	add	x1, x1, #0x5d3
  4077b8:	mov	w2, #0x5                   	// #5
  4077bc:	mov	x0, xzr
  4077c0:	bl	402f30 <dcgettext@plt>
  4077c4:	ldr	x2, [x19, #88]
  4077c8:	mov	x28, x0
  4077cc:	mov	w1, #0x3                   	// #3
  4077d0:	mov	w0, wzr
  4077d4:	bl	40c5ac <__fxstatat@plt+0x953c>
  4077d8:	b	407778 <__fxstatat@plt+0x4708>
  4077dc:	ldr	x0, [x19, #144]
  4077e0:	ldr	w1, [x19, #64]
  4077e4:	bl	402ad0 <chmod@plt>
  4077e8:	cbz	w0, 406dc4 <__fxstatat@plt+0x3d54>
  4077ec:	bl	402fd0 <__errno_location@plt>
  4077f0:	ldr	w23, [x0]
  4077f4:	adrp	x1, 412000 <__fxstatat@plt+0xef90>
  4077f8:	add	x1, x1, #0x3f0
  4077fc:	mov	w2, #0x5                   	// #5
  407800:	mov	x0, xzr
  407804:	bl	402f30 <dcgettext@plt>
  407808:	ldr	x1, [x19, #144]
  40780c:	mov	x28, x0
  407810:	mov	w0, #0x4                   	// #4
  407814:	bl	40c3e8 <__fxstatat@plt+0x9378>
  407818:	mov	x3, x0
  40781c:	mov	w0, wzr
  407820:	mov	w1, w23
  407824:	mov	x2, x28
  407828:	bl	4028f0 <error@plt>
  40782c:	b	40757c <__fxstatat@plt+0x450c>
  407830:	stp	x29, x30, [sp, #-32]!
  407834:	movi	v0.2d, #0x0
  407838:	str	x19, [sp, #16]
  40783c:	mov	x29, sp
  407840:	mov	x19, x0
  407844:	stp	q0, q0, [x0, #48]
  407848:	stp	q0, q0, [x0, #16]
  40784c:	str	q0, [x0]
  407850:	bl	402920 <geteuid@plt>
  407854:	cmp	w0, #0x0
  407858:	mov	w8, #0xffffffff            	// #-1
  40785c:	cset	w9, eq  // eq = none
  407860:	strb	w9, [x19, #27]
  407864:	strb	w9, [x19, #26]
  407868:	str	w8, [x19, #52]
  40786c:	ldr	x19, [sp, #16]
  407870:	ldp	x29, x30, [sp], #32
  407874:	ret
  407878:	stp	x29, x30, [sp, #-32]!
  40787c:	str	x19, [sp, #16]
  407880:	mov	x29, sp
  407884:	mov	x19, x0
  407888:	bl	402fd0 <__errno_location@plt>
  40788c:	ldr	w8, [x0]
  407890:	cmp	w8, #0x16
  407894:	b.eq	4078a0 <__fxstatat@plt+0x4830>  // b.none
  407898:	cmp	w8, #0x1
  40789c:	b.ne	4078b0 <__fxstatat@plt+0x4840>  // b.any
  4078a0:	ldrb	w8, [x19, #26]
  4078a4:	cmp	w8, #0x0
  4078a8:	cset	w0, eq  // eq = none
  4078ac:	b	4078b4 <__fxstatat@plt+0x4844>
  4078b0:	mov	w0, wzr
  4078b4:	ldr	x19, [sp, #16]
  4078b8:	ldp	x29, x30, [sp], #32
  4078bc:	ret
  4078c0:	stp	x29, x30, [sp, #-32]!
  4078c4:	str	x19, [sp, #16]
  4078c8:	adrp	x19, 424000 <__fxstatat@plt+0x20f90>
  4078cc:	ldr	w0, [x19, #1040]
  4078d0:	mov	x29, sp
  4078d4:	cmn	w0, #0x1
  4078d8:	b.ne	4078f0 <__fxstatat@plt+0x4880>  // b.any
  4078dc:	mov	w0, wzr
  4078e0:	bl	402fa0 <umask@plt>
  4078e4:	str	w0, [x19, #1040]
  4078e8:	bl	402fa0 <umask@plt>
  4078ec:	ldr	w0, [x19, #1040]
  4078f0:	ldr	x19, [sp, #16]
  4078f4:	ldp	x29, x30, [sp], #32
  4078f8:	ret
  4078fc:	stp	x29, x30, [sp, #-48]!
  407900:	stp	x20, x19, [sp, #32]
  407904:	mov	x19, x1
  407908:	mov	x20, x0
  40790c:	tst	w4, #0x1
  407910:	mov	w8, #0x400                 	// #1024
  407914:	stp	x22, x21, [sp, #16]
  407918:	mov	w22, w3
  40791c:	csel	w4, w8, wzr, ne  // ne = any
  407920:	and	w5, w2, #0x1
  407924:	mov	w0, #0xffffff9c            	// #-100
  407928:	mov	w2, #0xffffff9c            	// #-100
  40792c:	mov	w6, #0xffffffff            	// #-1
  407930:	mov	x1, x20
  407934:	mov	x3, x19
  407938:	mov	x29, sp
  40793c:	bl	408a44 <__fxstatat@plt+0x59d4>
  407940:	mov	w21, w0
  407944:	cmp	w0, #0x1
  407948:	b.lt	4079a8 <__fxstatat@plt+0x4938>  // b.tstop
  40794c:	adrp	x1, 412000 <__fxstatat@plt+0xef90>
  407950:	add	x1, x1, #0x437
  407954:	mov	w2, #0x5                   	// #5
  407958:	mov	x0, xzr
  40795c:	bl	402f30 <dcgettext@plt>
  407960:	mov	x22, x0
  407964:	mov	w1, #0x4                   	// #4
  407968:	mov	w0, wzr
  40796c:	mov	x2, x19
  407970:	bl	40c350 <__fxstatat@plt+0x92e0>
  407974:	mov	x19, x0
  407978:	mov	w0, #0x1                   	// #1
  40797c:	mov	w1, #0x4                   	// #4
  407980:	mov	x2, x20
  407984:	bl	40c350 <__fxstatat@plt+0x92e0>
  407988:	mov	x4, x0
  40798c:	mov	w0, wzr
  407990:	mov	w1, w21
  407994:	mov	x2, x22
  407998:	mov	x3, x19
  40799c:	bl	4028f0 <error@plt>
  4079a0:	mov	w20, wzr
  4079a4:	b	4079ec <__fxstatat@plt+0x497c>
  4079a8:	mov	w20, #0x1                   	// #1
  4079ac:	cbz	w21, 4079ec <__fxstatat@plt+0x497c>
  4079b0:	tbz	w22, #0, 4079ec <__fxstatat@plt+0x497c>
  4079b4:	adrp	x1, 412000 <__fxstatat@plt+0xef90>
  4079b8:	add	x1, x1, #0x138
  4079bc:	mov	w2, #0x5                   	// #5
  4079c0:	mov	x0, xzr
  4079c4:	bl	402f30 <dcgettext@plt>
  4079c8:	mov	x21, x0
  4079cc:	mov	w0, #0x4                   	// #4
  4079d0:	mov	x1, x19
  4079d4:	bl	40c3e8 <__fxstatat@plt+0x9378>
  4079d8:	mov	x2, x0
  4079dc:	mov	w0, #0x1                   	// #1
  4079e0:	mov	x1, x21
  4079e4:	mov	w20, #0x1                   	// #1
  4079e8:	bl	402b50 <__printf_chk@plt>
  4079ec:	mov	w0, w20
  4079f0:	ldp	x20, x19, [sp, #32]
  4079f4:	ldp	x22, x21, [sp, #16]
  4079f8:	ldp	x29, x30, [sp], #48
  4079fc:	ret
  407a00:	sub	sp, sp, #0x50
  407a04:	stp	x29, x30, [sp, #16]
  407a08:	stp	x24, x23, [sp, #32]
  407a0c:	stp	x22, x21, [sp, #48]
  407a10:	stp	x20, x19, [sp, #64]
  407a14:	mov	x19, x1
  407a18:	ldr	w1, [x2, #16]
  407a1c:	mov	x22, x0
  407a20:	mov	x0, x19
  407a24:	add	x29, sp, #0x10
  407a28:	mov	x20, x2
  407a2c:	bl	407ec8 <__fxstatat@plt+0x4e58>
  407a30:	tbz	w0, #0, 407a84 <__fxstatat@plt+0x4a14>
  407a34:	adrp	x8, 424000 <__fxstatat@plt+0x20f90>
  407a38:	ldr	x20, [x8, #1168]
  407a3c:	adrp	x1, 412000 <__fxstatat@plt+0xef90>
  407a40:	add	x1, x1, #0x4b6
  407a44:	mov	w2, #0x5                   	// #5
  407a48:	mov	x0, xzr
  407a4c:	bl	402f30 <dcgettext@plt>
  407a50:	adrp	x8, 424000 <__fxstatat@plt+0x20f90>
  407a54:	ldr	x21, [x8, #2408]
  407a58:	mov	x22, x0
  407a5c:	mov	w0, #0x4                   	// #4
  407a60:	mov	x1, x19
  407a64:	bl	40c3e8 <__fxstatat@plt+0x9378>
  407a68:	mov	x4, x0
  407a6c:	mov	w1, #0x1                   	// #1
  407a70:	mov	x0, x20
  407a74:	mov	x2, x22
  407a78:	mov	x3, x21
  407a7c:	bl	402d30 <__fprintf_chk@plt>
  407a80:	b	407b20 <__fxstatat@plt+0x4ab0>
  407a84:	ldr	w0, [x20, #16]
  407a88:	add	x1, sp, #0x4
  407a8c:	add	x24, sp, #0x4
  407a90:	bl	409e78 <__fxstatat@plt+0x6e08>
  407a94:	strb	wzr, [sp, #14]
  407a98:	adrp	x8, 424000 <__fxstatat@plt+0x20f90>
  407a9c:	ldrb	w9, [x22, #24]
  407aa0:	ldr	x21, [x8, #1168]
  407aa4:	cbz	w9, 407ab4 <__fxstatat@plt+0x4a44>
  407aa8:	adrp	x1, 412000 <__fxstatat@plt+0xef90>
  407aac:	add	x1, x1, #0x458
  407ab0:	b	407ad8 <__fxstatat@plt+0x4a68>
  407ab4:	ldrb	w8, [x22, #21]
  407ab8:	adrp	x1, 412000 <__fxstatat@plt+0xef90>
  407abc:	add	x1, x1, #0x458
  407ac0:	cbnz	w8, 407ad8 <__fxstatat@plt+0x4a68>
  407ac4:	ldrb	w8, [x22, #22]
  407ac8:	adrp	x9, 412000 <__fxstatat@plt+0xef90>
  407acc:	add	x9, x9, #0x485
  407ad0:	cmp	w8, #0x0
  407ad4:	csel	x1, x9, x1, eq  // eq = none
  407ad8:	mov	w2, #0x5                   	// #5
  407adc:	mov	x0, xzr
  407ae0:	bl	402f30 <dcgettext@plt>
  407ae4:	adrp	x8, 424000 <__fxstatat@plt+0x20f90>
  407ae8:	ldr	x22, [x8, #2408]
  407aec:	mov	x23, x0
  407af0:	mov	w0, #0x4                   	// #4
  407af4:	mov	x1, x19
  407af8:	bl	40c3e8 <__fxstatat@plt+0x9378>
  407afc:	ldr	w8, [x20, #16]
  407b00:	mov	x4, x0
  407b04:	orr	x6, x24, #0x1
  407b08:	mov	w1, #0x1                   	// #1
  407b0c:	and	x5, x8, #0xfff
  407b10:	mov	x0, x21
  407b14:	mov	x2, x23
  407b18:	mov	x3, x22
  407b1c:	bl	402d30 <__fprintf_chk@plt>
  407b20:	bl	40e7a4 <__fxstatat@plt+0xb734>
  407b24:	ldp	x20, x19, [sp, #64]
  407b28:	ldp	x22, x21, [sp, #48]
  407b2c:	ldp	x24, x23, [sp, #32]
  407b30:	ldp	x29, x30, [sp, #16]
  407b34:	and	w0, w0, #0x1
  407b38:	add	sp, sp, #0x50
  407b3c:	ret
  407b40:	stp	x29, x30, [sp, #-48]!
  407b44:	stp	x20, x19, [sp, #32]
  407b48:	mov	x19, x2
  407b4c:	mov	x20, x1
  407b50:	mov	x2, x0
  407b54:	mov	w1, #0x4                   	// #4
  407b58:	mov	w0, wzr
  407b5c:	str	x21, [sp, #16]
  407b60:	mov	x29, sp
  407b64:	bl	40c350 <__fxstatat@plt+0x92e0>
  407b68:	mov	x21, x0
  407b6c:	mov	w0, #0x1                   	// #1
  407b70:	mov	w1, #0x4                   	// #4
  407b74:	mov	x2, x20
  407b78:	bl	40c350 <__fxstatat@plt+0x92e0>
  407b7c:	adrp	x1, 412000 <__fxstatat@plt+0xef90>
  407b80:	mov	x3, x0
  407b84:	add	x1, x1, #0xa8
  407b88:	mov	w0, #0x1                   	// #1
  407b8c:	mov	x2, x21
  407b90:	bl	402b50 <__printf_chk@plt>
  407b94:	cbz	x19, 407bcc <__fxstatat@plt+0x4b5c>
  407b98:	adrp	x1, 412000 <__fxstatat@plt+0xef90>
  407b9c:	add	x1, x1, #0x4c9
  407ba0:	mov	w2, #0x5                   	// #5
  407ba4:	mov	x0, xzr
  407ba8:	bl	402f30 <dcgettext@plt>
  407bac:	mov	x20, x0
  407bb0:	mov	w0, #0x4                   	// #4
  407bb4:	mov	x1, x19
  407bb8:	bl	40c3e8 <__fxstatat@plt+0x9378>
  407bbc:	mov	x2, x0
  407bc0:	mov	w0, #0x1                   	// #1
  407bc4:	mov	x1, x20
  407bc8:	bl	402b50 <__printf_chk@plt>
  407bcc:	ldp	x20, x19, [sp, #32]
  407bd0:	ldr	x21, [sp, #16]
  407bd4:	mov	w0, #0xa                   	// #10
  407bd8:	ldp	x29, x30, [sp], #48
  407bdc:	b	402bb0 <putchar_unlocked@plt>
  407be0:	stp	x29, x30, [sp, #-16]!
  407be4:	mov	x29, sp
  407be8:	bl	402fd0 <__errno_location@plt>
  407bec:	mov	w8, #0x5f                  	// #95
  407bf0:	adrp	x1, 412000 <__fxstatat@plt+0xef90>
  407bf4:	str	w8, [x0]
  407bf8:	add	x1, x1, #0x65f
  407bfc:	mov	w2, #0x5                   	// #5
  407c00:	mov	x0, xzr
  407c04:	bl	402f30 <dcgettext@plt>
  407c08:	mov	x2, x0
  407c0c:	mov	w0, #0x1                   	// #1
  407c10:	mov	w1, #0x5f                  	// #95
  407c14:	bl	4028f0 <error@plt>
  407c18:	stp	x29, x30, [sp, #-64]!
  407c1c:	stp	x24, x23, [sp, #16]
  407c20:	stp	x22, x21, [sp, #32]
  407c24:	stp	x20, x19, [sp, #48]
  407c28:	ldp	w22, w21, [x3, #24]
  407c2c:	mov	w23, w2
  407c30:	mov	x20, x1
  407c34:	mov	x19, x0
  407c38:	mov	x29, sp
  407c3c:	tbnz	w4, #0, 407ce8 <__fxstatat@plt+0x4c78>
  407c40:	ldrb	w8, [x19, #30]
  407c44:	cbnz	w8, 407c50 <__fxstatat@plt+0x4be0>
  407c48:	ldrb	w8, [x19, #24]
  407c4c:	cbz	w8, 407cd8 <__fxstatat@plt+0x4c68>
  407c50:	add	x8, x3, #0x10
  407c54:	ldr	w9, [x5, #16]
  407c58:	ldr	w8, [x8]
  407c5c:	mov	x0, x20
  407c60:	mov	w1, w23
  407c64:	and	w8, w9, w8
  407c68:	and	w2, w8, #0x1c0
  407c6c:	bl	40b1d4 <__fxstatat@plt+0x8164>
  407c70:	cbz	w0, 407ce8 <__fxstatat@plt+0x4c78>
  407c74:	bl	402fd0 <__errno_location@plt>
  407c78:	ldr	w21, [x0]
  407c7c:	cmp	w21, #0x16
  407c80:	b.eq	407c8c <__fxstatat@plt+0x4c1c>  // b.none
  407c84:	cmp	w21, #0x1
  407c88:	b.ne	407c94 <__fxstatat@plt+0x4c24>  // b.any
  407c8c:	ldrb	w8, [x19, #27]
  407c90:	cbz	w8, 407ccc <__fxstatat@plt+0x4c5c>
  407c94:	adrp	x1, 412000 <__fxstatat@plt+0xef90>
  407c98:	add	x1, x1, #0x693
  407c9c:	mov	w2, #0x5                   	// #5
  407ca0:	mov	x0, xzr
  407ca4:	bl	402f30 <dcgettext@plt>
  407ca8:	mov	x22, x0
  407cac:	mov	w0, #0x4                   	// #4
  407cb0:	mov	x1, x20
  407cb4:	bl	40c3e8 <__fxstatat@plt+0x9378>
  407cb8:	mov	x3, x0
  407cbc:	mov	w0, wzr
  407cc0:	mov	w1, w21
  407cc4:	mov	x2, x22
  407cc8:	bl	4028f0 <error@plt>
  407ccc:	ldrb	w8, [x19, #36]
  407cd0:	neg	w0, w8
  407cd4:	b	407de8 <__fxstatat@plt+0x4d78>
  407cd8:	ldrb	w8, [x19, #43]
  407cdc:	cbz	w8, 407ce8 <__fxstatat@plt+0x4c78>
  407ce0:	add	x8, x19, #0x10
  407ce4:	b	407c54 <__fxstatat@plt+0x4be4>
  407ce8:	cmn	w23, #0x1
  407cec:	b.eq	407d38 <__fxstatat@plt+0x4cc8>  // b.none
  407cf0:	mov	w0, w23
  407cf4:	mov	w1, w22
  407cf8:	mov	w2, w21
  407cfc:	bl	403010 <fchown@plt>
  407d00:	cbz	w0, 407ddc <__fxstatat@plt+0x4d6c>
  407d04:	bl	402fd0 <__errno_location@plt>
  407d08:	ldr	w22, [x0]
  407d0c:	mov	x24, x0
  407d10:	cmp	w22, #0x16
  407d14:	b.eq	407d20 <__fxstatat@plt+0x4cb0>  // b.none
  407d18:	cmp	w22, #0x1
  407d1c:	b.ne	407d7c <__fxstatat@plt+0x4d0c>  // b.any
  407d20:	mov	w1, #0xffffffff            	// #-1
  407d24:	mov	w0, w23
  407d28:	mov	w2, w21
  407d2c:	bl	403010 <fchown@plt>
  407d30:	str	w22, [x24]
  407d34:	b	407d7c <__fxstatat@plt+0x4d0c>
  407d38:	mov	x0, x20
  407d3c:	mov	w1, w22
  407d40:	mov	w2, w21
  407d44:	bl	402d80 <lchown@plt>
  407d48:	cbz	w0, 407ddc <__fxstatat@plt+0x4d6c>
  407d4c:	bl	402fd0 <__errno_location@plt>
  407d50:	ldr	w22, [x0]
  407d54:	mov	x23, x0
  407d58:	cmp	w22, #0x16
  407d5c:	b.eq	407d68 <__fxstatat@plt+0x4cf8>  // b.none
  407d60:	cmp	w22, #0x1
  407d64:	b.ne	407d7c <__fxstatat@plt+0x4d0c>  // b.any
  407d68:	mov	w1, #0xffffffff            	// #-1
  407d6c:	mov	x0, x20
  407d70:	mov	w2, w21
  407d74:	bl	402d80 <lchown@plt>
  407d78:	str	w22, [x23]
  407d7c:	cmp	w22, #0x16
  407d80:	b.eq	407d8c <__fxstatat@plt+0x4d1c>  // b.none
  407d84:	cmp	w22, #0x1
  407d88:	b.ne	407d94 <__fxstatat@plt+0x4d24>  // b.any
  407d8c:	ldrb	w8, [x19, #26]
  407d90:	cbz	w8, 407de4 <__fxstatat@plt+0x4d74>
  407d94:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  407d98:	add	x1, x1, #0xeb9
  407d9c:	mov	w2, #0x5                   	// #5
  407da0:	mov	x0, xzr
  407da4:	bl	402f30 <dcgettext@plt>
  407da8:	mov	x21, x0
  407dac:	mov	w0, #0x4                   	// #4
  407db0:	mov	x1, x20
  407db4:	bl	40c3e8 <__fxstatat@plt+0x9378>
  407db8:	mov	x3, x0
  407dbc:	mov	w0, wzr
  407dc0:	mov	w1, w22
  407dc4:	mov	x2, x21
  407dc8:	bl	4028f0 <error@plt>
  407dcc:	ldrb	w8, [x19, #36]
  407dd0:	cbz	w8, 407de4 <__fxstatat@plt+0x4d74>
  407dd4:	mov	w0, #0xffffffff            	// #-1
  407dd8:	b	407de8 <__fxstatat@plt+0x4d78>
  407ddc:	mov	w0, #0x1                   	// #1
  407de0:	b	407de8 <__fxstatat@plt+0x4d78>
  407de4:	mov	w0, wzr
  407de8:	ldp	x20, x19, [sp, #48]
  407dec:	ldp	x22, x21, [sp, #32]
  407df0:	ldp	x24, x23, [sp, #16]
  407df4:	ldp	x29, x30, [sp], #64
  407df8:	ret
  407dfc:	sub	sp, sp, #0x30
  407e00:	stp	x29, x30, [sp, #32]
  407e04:	ldrb	w8, [x4, #35]
  407e08:	add	x29, sp, #0x20
  407e0c:	cbz	w8, 407e18 <__fxstatat@plt+0x4da8>
  407e10:	ldrb	w8, [x4, #40]
  407e14:	cbz	w8, 407e24 <__fxstatat@plt+0x4db4>
  407e18:	mov	w9, wzr
  407e1c:	mov	w10, #0x1                   	// #1
  407e20:	b	407e34 <__fxstatat@plt+0x4dc4>
  407e24:	ldrb	w8, [x4, #41]
  407e28:	mov	w10, wzr
  407e2c:	cmp	w8, #0x0
  407e30:	cset	w9, eq  // eq = none
  407e34:	ldrb	w11, [x4, #37]
  407e38:	adrp	x8, 408000 <__fxstatat@plt+0x4f90>
  407e3c:	add	x8, x8, #0x53c
  407e40:	cbnz	w11, 407e50 <__fxstatat@plt+0x4de0>
  407e44:	ldrb	w11, [x4, #33]
  407e48:	cmp	w11, #0x0
  407e4c:	csel	x8, xzr, x8, eq  // eq = none
  407e50:	adrp	x11, 408000 <__fxstatat@plt+0x4f90>
  407e54:	adrp	x12, 408000 <__fxstatat@plt+0x4f90>
  407e58:	add	x11, x11, #0x498
  407e5c:	add	x12, x12, #0x410
  407e60:	cmp	w10, #0x0
  407e64:	orr	w9, w10, w9
  407e68:	adrp	x13, 408000 <__fxstatat@plt+0x4f90>
  407e6c:	adrp	x14, 408000 <__fxstatat@plt+0x4f90>
  407e70:	add	x10, sp, #0x8
  407e74:	csel	x11, x12, x11, ne  // ne = any
  407e78:	cmp	w9, #0x0
  407e7c:	add	x13, x13, #0x530
  407e80:	add	x14, x14, #0x538
  407e84:	orr	w15, w3, w1
  407e88:	csel	x5, x10, xzr, ne  // ne = any
  407e8c:	stp	x13, x14, [sp, #16]
  407e90:	str	x11, [sp, #8]
  407e94:	tbnz	w15, #31, 407ea4 <__fxstatat@plt+0x4e34>
  407e98:	mov	x4, x8
  407e9c:	bl	402e00 <attr_copy_fd@plt>
  407ea0:	b	407eb4 <__fxstatat@plt+0x4e44>
  407ea4:	mov	x1, x2
  407ea8:	mov	x2, x8
  407eac:	mov	x3, x5
  407eb0:	bl	402e80 <attr_copy_file@plt>
  407eb4:	ldp	x29, x30, [sp, #32]
  407eb8:	cmp	w0, #0x0
  407ebc:	cset	w0, eq  // eq = none
  407ec0:	add	sp, sp, #0x30
  407ec4:	ret
  407ec8:	stp	x29, x30, [sp, #-32]!
  407ecc:	and	w8, w1, #0xf000
  407ed0:	cmp	w8, #0xa, lsl #12
  407ed4:	str	x19, [sp, #16]
  407ed8:	mov	x29, sp
  407edc:	b.eq	407eec <__fxstatat@plt+0x4e7c>  // b.none
  407ee0:	mov	x19, x0
  407ee4:	bl	40e2f4 <__fxstatat@plt+0xb284>
  407ee8:	tbz	w0, #0, 407ef4 <__fxstatat@plt+0x4e84>
  407eec:	mov	w0, #0x1                   	// #1
  407ef0:	b	407f08 <__fxstatat@plt+0x4e98>
  407ef4:	mov	w1, #0x2                   	// #2
  407ef8:	mov	x0, x19
  407efc:	bl	4029f0 <euidaccess@plt>
  407f00:	cmp	w0, #0x0
  407f04:	cset	w0, eq  // eq = none
  407f08:	ldr	x19, [sp, #16]
  407f0c:	ldp	x29, x30, [sp], #32
  407f10:	ret
  407f14:	sub	sp, sp, #0xc0
  407f18:	stp	x29, x30, [sp, #96]
  407f1c:	add	x29, sp, #0x60
  407f20:	stp	x28, x27, [sp, #112]
  407f24:	stp	x26, x25, [sp, #128]
  407f28:	ldp	x26, x8, [x29, #104]
  407f2c:	ldr	x27, [x29, #96]
  407f30:	stp	x24, x23, [sp, #144]
  407f34:	stp	x22, x21, [sp, #160]
  407f38:	stp	x20, x19, [sp, #176]
  407f3c:	stur	x7, [x29, #-24]
  407f40:	stur	w5, [x29, #-28]
  407f44:	stur	w1, [x29, #-12]
  407f48:	str	x8, [sp, #40]
  407f4c:	strb	wzr, [x8]
  407f50:	str	xzr, [x26]
  407f54:	cbz	x27, 408168 <__fxstatat@plt+0x50f8>
  407f58:	cmp	x4, #0x0
  407f5c:	mov	x22, x4
  407f60:	mov	x21, x3
  407f64:	mov	x23, x2
  407f68:	mov	w25, w0
  407f6c:	mov	w24, wzr
  407f70:	mov	x19, xzr
  407f74:	csel	x8, x4, x3, ne  // ne = any
  407f78:	str	x6, [sp]
  407f7c:	stur	x8, [x29, #-40]
  407f80:	stp	x2, x3, [sp, #24]
  407f84:	str	w0, [sp, #20]
  407f88:	str	x26, [sp, #8]
  407f8c:	cmp	x27, x21
  407f90:	csel	x2, x27, x21, cc  // cc = lo, ul, last
  407f94:	mov	w0, w25
  407f98:	mov	x1, x23
  407f9c:	bl	402ef0 <read@plt>
  407fa0:	tbnz	x0, #63, 408114 <__fxstatat@plt+0x50a4>
  407fa4:	mov	x28, x0
  407fa8:	cbz	x0, 408148 <__fxstatat@plt+0x50d8>
  407fac:	ldr	x8, [x26]
  407fb0:	sub	x27, x27, x28
  407fb4:	str	x27, [sp, #48]
  407fb8:	ldur	x27, [x29, #-40]
  407fbc:	add	x8, x8, x28
  407fc0:	mov	x25, x23
  407fc4:	str	x8, [x26]
  407fc8:	stur	x23, [x29, #-8]
  407fcc:	cmp	x27, x28
  407fd0:	mov	w26, w24
  407fd4:	csel	x21, x27, x28, cc  // cc = lo, ul, last
  407fd8:	cbz	x22, 408034 <__fxstatat@plt+0x4fc4>
  407fdc:	mov	w24, w26
  407fe0:	cbz	x21, 408034 <__fxstatat@plt+0x4fc4>
  407fe4:	add	x8, x21, #0xf
  407fe8:	and	x9, x8, #0xf
  407fec:	orr	x8, x8, #0xfffffffffffffff0
  407ff0:	add	x9, x9, x25
  407ff4:	eor	x8, x8, #0xf
  407ff8:	add	x1, x9, #0x1
  407ffc:	add	x2, x8, x21
  408000:	sub	x8, x21, #0x1
  408004:	mov	x9, x25
  408008:	ldrb	w10, [x9]
  40800c:	cbnz	w10, 408104 <__fxstatat@plt+0x5094>
  408010:	cbz	x8, 40810c <__fxstatat@plt+0x509c>
  408014:	add	x9, x9, #0x1
  408018:	and	x10, x8, #0xf
  40801c:	sub	x8, x8, #0x1
  408020:	cbnz	x10, 408008 <__fxstatat@plt+0x4f98>
  408024:	mov	x0, x25
  408028:	bl	402bd0 <bcmp@plt>
  40802c:	cmp	w0, #0x0
  408030:	cset	w24, eq  // eq = none
  408034:	cmp	x21, #0x0
  408038:	cset	w9, ne  // ne = any
  40803c:	cmp	x27, x28
  408040:	cset	w10, cc  // cc = lo, ul, last
  408044:	cmp	x19, #0x0
  408048:	eor	w8, w26, w24
  40804c:	cset	w11, ne  // ne = any
  408050:	and	w27, w11, w8
  408054:	orr	w8, w10, w24
  408058:	and	w23, w9, w8
  40805c:	tbnz	w27, #0, 40807c <__fxstatat@plt+0x500c>
  408060:	cbz	w23, 40807c <__fxstatat@plt+0x500c>
  408064:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  408068:	sub	x8, x8, x21
  40806c:	cmp	x19, x8
  408070:	b.hi	408170 <__fxstatat@plt+0x5100>  // b.pmore
  408074:	add	x19, x21, x19
  408078:	b	4080f0 <__fxstatat@plt+0x5080>
  40807c:	cmp	w27, #0x0
  408080:	mov	x20, x22
  408084:	csel	x22, xzr, x21, ne  // ne = any
  408088:	add	x19, x22, x19
  40808c:	tbz	w26, #0, 4080b0 <__fxstatat@plt+0x5040>
  408090:	ldur	w8, [x29, #-28]
  408094:	ldur	w0, [x29, #-12]
  408098:	ldur	x1, [x29, #-24]
  40809c:	mov	x3, x19
  4080a0:	and	w2, w8, #0x1
  4080a4:	bl	408240 <__fxstatat@plt+0x51d0>
  4080a8:	tbnz	w0, #0, 4080c8 <__fxstatat@plt+0x5058>
  4080ac:	b	4081e8 <__fxstatat@plt+0x5178>
  4080b0:	ldur	w0, [x29, #-12]
  4080b4:	ldur	x1, [x29, #-8]
  4080b8:	mov	x2, x19
  4080bc:	bl	40a0bc <__fxstatat@plt+0x704c>
  4080c0:	cmp	x0, x19
  4080c4:	b.ne	4081a8 <__fxstatat@plt+0x5138>  // b.any
  4080c8:	tbz	w23, #0, 4080d4 <__fxstatat@plt+0x5064>
  4080cc:	mov	x19, x21
  4080d0:	b	4080e8 <__fxstatat@plt+0x5078>
  4080d4:	cmp	x21, #0x0
  4080d8:	csel	x28, x28, xzr, ne  // ne = any
  4080dc:	cmp	w27, #0x0
  4080e0:	csel	x19, x21, xzr, ne  // ne = any
  4080e4:	mov	x21, x22
  4080e8:	stur	x25, [x29, #-8]
  4080ec:	mov	x22, x20
  4080f0:	subs	x28, x28, x21
  4080f4:	add	x25, x25, x21
  4080f8:	mov	x27, x21
  4080fc:	b.ne	407fcc <__fxstatat@plt+0x4f5c>  // b.any
  408100:	b	408128 <__fxstatat@plt+0x50b8>
  408104:	mov	w24, wzr
  408108:	b	408034 <__fxstatat@plt+0x4fc4>
  40810c:	mov	w24, #0x1                   	// #1
  408110:	b	408034 <__fxstatat@plt+0x4fc4>
  408114:	bl	402fd0 <__errno_location@plt>
  408118:	ldr	w20, [x0]
  40811c:	cmp	w20, #0x4
  408120:	b.eq	408144 <__fxstatat@plt+0x50d4>  // b.none
  408124:	b	40820c <__fxstatat@plt+0x519c>
  408128:	ldp	x21, x9, [sp, #32]
  40812c:	ldr	x23, [sp, #24]
  408130:	ldr	w25, [sp, #20]
  408134:	ldr	x26, [sp, #8]
  408138:	ldr	x27, [sp, #48]
  40813c:	and	w8, w24, #0x1
  408140:	strb	w8, [x9]
  408144:	cbnz	x27, 407f8c <__fxstatat@plt+0x4f1c>
  408148:	tbz	w24, #0, 408168 <__fxstatat@plt+0x50f8>
  40814c:	ldur	w8, [x29, #-28]
  408150:	ldur	w0, [x29, #-12]
  408154:	ldur	x1, [x29, #-24]
  408158:	mov	x3, x19
  40815c:	and	w2, w8, #0x1
  408160:	bl	408240 <__fxstatat@plt+0x51d0>
  408164:	tbz	w0, #0, 4081e8 <__fxstatat@plt+0x5178>
  408168:	mov	w0, #0x1                   	// #1
  40816c:	b	4081ec <__fxstatat@plt+0x517c>
  408170:	adrp	x1, 412000 <__fxstatat@plt+0xef90>
  408174:	add	x1, x1, #0x64b
  408178:	mov	w2, #0x5                   	// #5
  40817c:	mov	x0, xzr
  408180:	bl	402f30 <dcgettext@plt>
  408184:	ldr	x1, [sp]
  408188:	mov	x19, x0
  40818c:	mov	w0, #0x4                   	// #4
  408190:	bl	40c3e8 <__fxstatat@plt+0x9378>
  408194:	mov	x3, x0
  408198:	mov	w0, wzr
  40819c:	mov	w1, wzr
  4081a0:	mov	x2, x19
  4081a4:	b	4081e4 <__fxstatat@plt+0x5174>
  4081a8:	bl	402fd0 <__errno_location@plt>
  4081ac:	ldr	w20, [x0]
  4081b0:	adrp	x1, 412000 <__fxstatat@plt+0xef90>
  4081b4:	add	x1, x1, #0x63a
  4081b8:	mov	w2, #0x5                   	// #5
  4081bc:	mov	x0, xzr
  4081c0:	bl	402f30 <dcgettext@plt>
  4081c4:	ldur	x1, [x29, #-24]
  4081c8:	mov	x21, x0
  4081cc:	mov	w0, #0x4                   	// #4
  4081d0:	bl	40c3e8 <__fxstatat@plt+0x9378>
  4081d4:	mov	x3, x0
  4081d8:	mov	w0, wzr
  4081dc:	mov	w1, w20
  4081e0:	mov	x2, x21
  4081e4:	bl	4028f0 <error@plt>
  4081e8:	mov	w0, wzr
  4081ec:	ldp	x20, x19, [sp, #176]
  4081f0:	ldp	x22, x21, [sp, #160]
  4081f4:	ldp	x24, x23, [sp, #144]
  4081f8:	ldp	x26, x25, [sp, #128]
  4081fc:	ldp	x28, x27, [sp, #112]
  408200:	ldp	x29, x30, [sp, #96]
  408204:	add	sp, sp, #0xc0
  408208:	ret
  40820c:	adrp	x1, 412000 <__fxstatat@plt+0xef90>
  408210:	add	x1, x1, #0x629
  408214:	mov	w2, #0x5                   	// #5
  408218:	mov	x0, xzr
  40821c:	bl	402f30 <dcgettext@plt>
  408220:	ldr	x1, [sp]
  408224:	mov	x19, x0
  408228:	mov	w0, #0x4                   	// #4
  40822c:	bl	40c3e8 <__fxstatat@plt+0x9378>
  408230:	mov	x3, x0
  408234:	mov	w0, wzr
  408238:	mov	w1, w20
  40823c:	b	4081a0 <__fxstatat@plt+0x5130>
  408240:	stp	x29, x30, [sp, #-48]!
  408244:	stp	x22, x21, [sp, #16]
  408248:	stp	x20, x19, [sp, #32]
  40824c:	mov	w22, w2
  408250:	mov	x19, x1
  408254:	mov	w2, #0x1                   	// #1
  408258:	mov	x1, x3
  40825c:	mov	x29, sp
  408260:	mov	x20, x3
  408264:	mov	w21, w0
  408268:	bl	402a00 <lseek@plt>
  40826c:	tbnz	x0, #63, 408290 <__fxstatat@plt+0x5220>
  408270:	tbz	w22, #0, 408288 <__fxstatat@plt+0x5218>
  408274:	sub	x1, x0, x20
  408278:	mov	w0, w21
  40827c:	mov	x2, x20
  408280:	bl	4083c0 <__fxstatat@plt+0x5350>
  408284:	tbnz	w0, #31, 4082a4 <__fxstatat@plt+0x5234>
  408288:	mov	w0, #0x1                   	// #1
  40828c:	b	4082e8 <__fxstatat@plt+0x5278>
  408290:	bl	402fd0 <__errno_location@plt>
  408294:	ldr	w20, [x0]
  408298:	adrp	x1, 412000 <__fxstatat@plt+0xef90>
  40829c:	add	x1, x1, #0x5f2
  4082a0:	b	4082b4 <__fxstatat@plt+0x5244>
  4082a4:	bl	402fd0 <__errno_location@plt>
  4082a8:	ldr	w20, [x0]
  4082ac:	adrp	x1, 412000 <__fxstatat@plt+0xef90>
  4082b0:	add	x1, x1, #0x613
  4082b4:	mov	w2, #0x5                   	// #5
  4082b8:	mov	x0, xzr
  4082bc:	bl	402f30 <dcgettext@plt>
  4082c0:	mov	x21, x0
  4082c4:	mov	w0, #0x4                   	// #4
  4082c8:	mov	x1, x19
  4082cc:	bl	40c3e8 <__fxstatat@plt+0x9378>
  4082d0:	mov	x3, x0
  4082d4:	mov	w0, wzr
  4082d8:	mov	w1, w20
  4082dc:	mov	x2, x21
  4082e0:	bl	4028f0 <error@plt>
  4082e4:	mov	w0, wzr
  4082e8:	ldp	x20, x19, [sp, #32]
  4082ec:	ldp	x22, x21, [sp, #16]
  4082f0:	ldp	x29, x30, [sp], #48
  4082f4:	ret
  4082f8:	stp	x29, x30, [sp, #-80]!
  4082fc:	stp	x22, x21, [sp, #48]
  408300:	adrp	x22, 424000 <__fxstatat@plt+0x20f90>
  408304:	ldr	x8, [x22, #1328]
  408308:	stp	x24, x23, [sp, #32]
  40830c:	stp	x20, x19, [sp, #64]
  408310:	mov	x19, x1
  408314:	mov	w20, w0
  408318:	adrp	x23, 424000 <__fxstatat@plt+0x20f90>
  40831c:	str	x25, [sp, #16]
  408320:	mov	x29, sp
  408324:	cbnz	x8, 408360 <__fxstatat@plt+0x52f0>
  408328:	ldrb	w8, [x23, #1336]
  40832c:	mov	w9, #0x20000               	// #131072
  408330:	mov	w1, #0x1                   	// #1
  408334:	mov	w21, #0x1                   	// #1
  408338:	cmp	w8, #0x0
  40833c:	mov	w8, #0x400                 	// #1024
  408340:	csel	x0, x8, x9, ne  // ne = any
  408344:	bl	40e820 <__fxstatat@plt+0xb7b0>
  408348:	str	x0, [x22, #1328]
  40834c:	cbnz	x0, 408360 <__fxstatat@plt+0x52f0>
  408350:	adrp	x8, 424000 <__fxstatat@plt+0x20f90>
  408354:	add	x8, x8, #0x539
  408358:	str	x8, [x22, #1328]
  40835c:	strb	w21, [x23, #1336]
  408360:	mov	w24, #0x20000               	// #131072
  408364:	mov	w25, #0x400                 	// #1024
  408368:	cbz	x19, 4083a4 <__fxstatat@plt+0x5334>
  40836c:	ldrb	w8, [x23, #1336]
  408370:	ldr	x1, [x22, #1328]
  408374:	mov	w0, w20
  408378:	cmp	w8, #0x0
  40837c:	csel	x8, x25, x24, ne  // ne = any
  408380:	cmp	x8, x19
  408384:	csel	x21, x8, x19, cc  // cc = lo, ul, last
  408388:	mov	x2, x21
  40838c:	bl	40a0bc <__fxstatat@plt+0x704c>
  408390:	cmp	x0, x21
  408394:	sub	x19, x19, x21
  408398:	b.eq	408368 <__fxstatat@plt+0x52f8>  // b.none
  40839c:	mov	w0, wzr
  4083a0:	b	4083a8 <__fxstatat@plt+0x5338>
  4083a4:	mov	w0, #0x1                   	// #1
  4083a8:	ldp	x20, x19, [sp, #64]
  4083ac:	ldp	x22, x21, [sp, #48]
  4083b0:	ldp	x24, x23, [sp, #32]
  4083b4:	ldr	x25, [sp, #16]
  4083b8:	ldp	x29, x30, [sp], #80
  4083bc:	ret
  4083c0:	stp	x29, x30, [sp, #-32]!
  4083c4:	mov	x3, x2
  4083c8:	mov	x2, x1
  4083cc:	mov	w1, #0x3                   	// #3
  4083d0:	str	x19, [sp, #16]
  4083d4:	mov	x29, sp
  4083d8:	bl	402f80 <fallocate@plt>
  4083dc:	mov	w19, w0
  4083e0:	tbz	w0, #31, 408400 <__fxstatat@plt+0x5390>
  4083e4:	bl	402fd0 <__errno_location@plt>
  4083e8:	ldr	w8, [x0]
  4083ec:	cmp	w8, #0x5f
  4083f0:	b.eq	4083fc <__fxstatat@plt+0x538c>  // b.none
  4083f4:	cmp	w8, #0x26
  4083f8:	b.ne	408400 <__fxstatat@plt+0x5390>  // b.any
  4083fc:	mov	w19, wzr
  408400:	mov	w0, w19
  408404:	ldr	x19, [sp, #16]
  408408:	ldp	x29, x30, [sp], #32
  40840c:	ret
  408410:	sub	sp, sp, #0x110
  408414:	stp	x29, x30, [sp, #240]
  408418:	add	x29, sp, #0xf0
  40841c:	stp	x28, x19, [sp, #256]
  408420:	mov	x19, x1
  408424:	stp	x2, x3, [x29, #-112]
  408428:	stp	x4, x5, [x29, #-96]
  40842c:	stp	x6, x7, [x29, #-80]
  408430:	stp	q1, q2, [sp, #16]
  408434:	stp	q3, q4, [sp, #48]
  408438:	str	q0, [sp]
  40843c:	stp	q5, q6, [sp, #80]
  408440:	str	q7, [sp, #112]
  408444:	bl	402fd0 <__errno_location@plt>
  408448:	mov	x8, #0xffffffffffffffd0    	// #-48
  40844c:	mov	x9, sp
  408450:	movk	x8, #0xff80, lsl #32
  408454:	sub	x10, x29, #0x70
  408458:	add	x9, x9, #0x80
  40845c:	ldr	w1, [x0]
  408460:	stp	x9, x8, [x29, #-16]
  408464:	add	x8, x29, #0x20
  408468:	add	x9, x10, #0x30
  40846c:	stp	x8, x9, [x29, #-32]
  408470:	ldp	q0, q1, [x29, #-32]
  408474:	sub	x3, x29, #0x40
  408478:	mov	w0, wzr
  40847c:	mov	x2, x19
  408480:	stp	q0, q1, [x29, #-64]
  408484:	bl	40dd88 <__fxstatat@plt+0xad18>
  408488:	ldp	x28, x19, [sp, #256]
  40848c:	ldp	x29, x30, [sp, #240]
  408490:	add	sp, sp, #0x110
  408494:	ret
  408498:	sub	sp, sp, #0x110
  40849c:	stp	x29, x30, [sp, #240]
  4084a0:	add	x29, sp, #0xf0
  4084a4:	stp	x28, x19, [sp, #256]
  4084a8:	mov	x19, x1
  4084ac:	stp	x2, x3, [x29, #-112]
  4084b0:	stp	x4, x5, [x29, #-96]
  4084b4:	stp	x6, x7, [x29, #-80]
  4084b8:	stp	q1, q2, [sp, #16]
  4084bc:	stp	q3, q4, [sp, #48]
  4084c0:	str	q0, [sp]
  4084c4:	stp	q5, q6, [sp, #80]
  4084c8:	str	q7, [sp, #112]
  4084cc:	bl	402fd0 <__errno_location@plt>
  4084d0:	ldr	w1, [x0]
  4084d4:	cmp	w1, #0x3d
  4084d8:	b.eq	408520 <__fxstatat@plt+0x54b0>  // b.none
  4084dc:	cmp	w1, #0x5f
  4084e0:	b.eq	408520 <__fxstatat@plt+0x54b0>  // b.none
  4084e4:	mov	x8, #0xffffffffffffffd0    	// #-48
  4084e8:	mov	x10, sp
  4084ec:	sub	x11, x29, #0x70
  4084f0:	movk	x8, #0xff80, lsl #32
  4084f4:	add	x9, x29, #0x20
  4084f8:	add	x10, x10, #0x80
  4084fc:	add	x11, x11, #0x30
  408500:	stp	x10, x8, [x29, #-16]
  408504:	stp	x9, x11, [x29, #-32]
  408508:	ldp	q0, q1, [x29, #-32]
  40850c:	sub	x3, x29, #0x40
  408510:	mov	w0, wzr
  408514:	mov	x2, x19
  408518:	stp	q0, q1, [x29, #-64]
  40851c:	bl	40dd88 <__fxstatat@plt+0xad18>
  408520:	ldp	x28, x19, [sp, #256]
  408524:	ldp	x29, x30, [sp, #240]
  408528:	add	sp, sp, #0x110
  40852c:	ret
  408530:	mov	w0, #0x4                   	// #4
  408534:	b	40c3e8 <__fxstatat@plt+0x9378>
  408538:	ret
  40853c:	stp	x29, x30, [sp, #-32]!
  408540:	stp	x20, x19, [sp, #16]
  408544:	mov	x19, x1
  408548:	adrp	x1, 412000 <__fxstatat@plt+0xef90>
  40854c:	add	x1, x1, #0x6af
  408550:	mov	w2, #0x10                  	// #16
  408554:	mov	x29, sp
  408558:	mov	x20, x0
  40855c:	bl	402b20 <strncmp@plt>
  408560:	cbz	w0, 408578 <__fxstatat@plt+0x5508>
  408564:	mov	x0, x20
  408568:	mov	x1, x19
  40856c:	bl	402ea0 <attr_copy_check_permissions@plt>
  408570:	cmp	w0, #0x0
  408574:	cset	w0, ne  // ne = any
  408578:	ldp	x20, x19, [sp, #16]
  40857c:	ldp	x29, x30, [sp], #32
  408580:	ret
  408584:	sub	sp, sp, #0x40
  408588:	adrp	x8, 424000 <__fxstatat@plt+0x20f90>
  40858c:	ldr	x8, [x8, #2368]
  408590:	stp	x0, x1, [sp, #8]
  408594:	add	x1, sp, #0x8
  408598:	stp	x29, x30, [sp, #32]
  40859c:	mov	x0, x8
  4085a0:	str	x19, [sp, #48]
  4085a4:	add	x29, sp, #0x20
  4085a8:	str	xzr, [sp, #24]
  4085ac:	bl	40ae88 <__fxstatat@plt+0x7e18>
  4085b0:	cbz	x0, 4085c8 <__fxstatat@plt+0x5558>
  4085b4:	mov	x19, x0
  4085b8:	ldr	x0, [x0, #16]
  4085bc:	bl	402dc0 <free@plt>
  4085c0:	mov	x0, x19
  4085c4:	bl	402dc0 <free@plt>
  4085c8:	ldr	x19, [sp, #48]
  4085cc:	ldp	x29, x30, [sp, #32]
  4085d0:	add	sp, sp, #0x40
  4085d4:	ret
  4085d8:	stp	x29, x30, [sp, #-32]!
  4085dc:	str	x19, [sp, #16]
  4085e0:	mov	x19, x0
  4085e4:	ldr	x0, [x0, #16]
  4085e8:	mov	x29, sp
  4085ec:	bl	402dc0 <free@plt>
  4085f0:	mov	x0, x19
  4085f4:	ldr	x19, [sp, #16]
  4085f8:	ldp	x29, x30, [sp], #32
  4085fc:	b	402dc0 <free@plt>
  408600:	sub	sp, sp, #0x30
  408604:	adrp	x8, 424000 <__fxstatat@plt+0x20f90>
  408608:	ldr	x8, [x8, #2368]
  40860c:	stp	x0, x1, [sp, #8]
  408610:	add	x1, sp, #0x8
  408614:	stp	x29, x30, [sp, #32]
  408618:	mov	x0, x8
  40861c:	add	x29, sp, #0x20
  408620:	bl	40a2e8 <__fxstatat@plt+0x7278>
  408624:	cbz	x0, 40862c <__fxstatat@plt+0x55bc>
  408628:	ldr	x0, [x0, #16]
  40862c:	ldp	x29, x30, [sp, #32]
  408630:	add	sp, sp, #0x30
  408634:	ret
  408638:	stp	x29, x30, [sp, #-48]!
  40863c:	stp	x22, x21, [sp, #16]
  408640:	mov	x22, x0
  408644:	mov	w0, #0x18                  	// #24
  408648:	stp	x20, x19, [sp, #32]
  40864c:	mov	x29, sp
  408650:	mov	x20, x2
  408654:	mov	x21, x1
  408658:	bl	40e370 <__fxstatat@plt+0xb300>
  40865c:	mov	x19, x0
  408660:	mov	x0, x22
  408664:	bl	40e564 <__fxstatat@plt+0xb4f4>
  408668:	adrp	x8, 424000 <__fxstatat@plt+0x20f90>
  40866c:	ldr	x8, [x8, #2368]
  408670:	stp	x20, x0, [x19, #8]
  408674:	mov	x1, x19
  408678:	str	x21, [x19]
  40867c:	mov	x0, x8
  408680:	bl	40ae50 <__fxstatat@plt+0x7de0>
  408684:	cbz	x0, 4086c0 <__fxstatat@plt+0x5650>
  408688:	mov	x20, x0
  40868c:	cmp	x0, x19
  408690:	b.eq	4086ac <__fxstatat@plt+0x563c>  // b.none
  408694:	ldr	x0, [x19, #16]
  408698:	bl	402dc0 <free@plt>
  40869c:	mov	x0, x19
  4086a0:	bl	402dc0 <free@plt>
  4086a4:	ldr	x0, [x20, #16]
  4086a8:	b	4086b0 <__fxstatat@plt+0x5640>
  4086ac:	mov	x0, xzr
  4086b0:	ldp	x20, x19, [sp, #32]
  4086b4:	ldp	x22, x21, [sp, #16]
  4086b8:	ldp	x29, x30, [sp], #48
  4086bc:	ret
  4086c0:	bl	40e5ac <__fxstatat@plt+0xb53c>
  4086c4:	stp	x29, x30, [sp, #-16]!
  4086c8:	adrp	x2, 408000 <__fxstatat@plt+0x4f90>
  4086cc:	adrp	x3, 408000 <__fxstatat@plt+0x4f90>
  4086d0:	adrp	x4, 408000 <__fxstatat@plt+0x4f90>
  4086d4:	add	x2, x2, #0x708
  4086d8:	add	x3, x3, #0x718
  4086dc:	add	x4, x4, #0x5d8
  4086e0:	mov	w0, #0x67                  	// #103
  4086e4:	mov	x1, xzr
  4086e8:	mov	x29, sp
  4086ec:	bl	40a5b8 <__fxstatat@plt+0x7548>
  4086f0:	adrp	x8, 424000 <__fxstatat@plt+0x20f90>
  4086f4:	str	x0, [x8, #2368]
  4086f8:	cbz	x0, 408704 <__fxstatat@plt+0x5694>
  4086fc:	ldp	x29, x30, [sp], #16
  408700:	ret
  408704:	bl	40e5ac <__fxstatat@plt+0xb53c>
  408708:	ldr	x8, [x0]
  40870c:	udiv	x9, x8, x1
  408710:	msub	x0, x9, x1, x8
  408714:	ret
  408718:	ldr	x8, [x0]
  40871c:	ldr	x9, [x1]
  408720:	cmp	x8, x9
  408724:	b.ne	40873c <__fxstatat@plt+0x56cc>  // b.any
  408728:	ldr	x8, [x0, #8]
  40872c:	ldr	x9, [x1, #8]
  408730:	cmp	x8, x9
  408734:	cset	w0, eq  // eq = none
  408738:	ret
  40873c:	mov	w0, wzr
  408740:	ret
  408744:	adrp	x8, 424000 <__fxstatat@plt+0x20f90>
  408748:	ldr	x0, [x8, #2368]
  40874c:	b	40a880 <__fxstatat@plt+0x7810>
  408750:	mov	w8, #0x1                   	// #1
  408754:	str	w0, [x1]
  408758:	str	xzr, [x1, #24]
  40875c:	str	xzr, [x1, #40]
  408760:	str	xzr, [x1, #8]
  408764:	strh	wzr, [x1, #32]
  408768:	str	w8, [x1, #16]
  40876c:	ret
  408770:	stp	x29, x30, [sp, #-96]!
  408774:	stp	x28, x27, [sp, #16]
  408778:	stp	x26, x25, [sp, #32]
  40877c:	stp	x24, x23, [sp, #48]
  408780:	stp	x22, x21, [sp, #64]
  408784:	stp	x20, x19, [sp, #80]
  408788:	mov	x29, sp
  40878c:	sub	sp, sp, #0x1, lsl #12
  408790:	sub	sp, sp, #0x10
  408794:	ldr	x23, [x0, #40]
  408798:	mov	x19, x0
  40879c:	add	x0, sp, #0x8
  4087a0:	mov	w2, #0x1000                	// #4096
  4087a4:	mov	w1, wzr
  4087a8:	add	x20, sp, #0x8
  4087ac:	bl	402b70 <memset@plt>
  4087b0:	ldr	x8, [x19, #8]
  4087b4:	mov	w21, #0x48                  	// #72
  4087b8:	mov	w1, #0x660b                	// #26123
  4087bc:	add	x2, sp, #0x8
  4087c0:	str	x8, [sp, #8]
  4087c4:	ldr	w9, [x19, #16]
  4087c8:	mvn	x8, x8
  4087cc:	str	w21, [sp, #32]
  4087d0:	str	x8, [sp, #16]
  4087d4:	str	w9, [sp, #24]
  4087d8:	ldr	w0, [x19]
  4087dc:	movk	w1, #0xc020, lsl #16
  4087e0:	bl	403040 <ioctl@plt>
  4087e4:	tbnz	w0, #31, 408998 <__fxstatat@plt+0x5928>
  4087e8:	mov	x24, #0x5555555555555555    	// #6148914691236517205
  4087ec:	movk	x24, #0x5556
  4087f0:	mov	w22, wzr
  4087f4:	movk	x24, #0x555, lsl #48
  4087f8:	mov	w25, #0x18                  	// #24
  4087fc:	mov	w27, #0x38                  	// #56
  408800:	mov	x28, #0x7fffffffffffffff    	// #9223372036854775807
  408804:	ldr	w8, [sp, #28]
  408808:	cbz	w8, 4089b8 <__fxstatat@plt+0x5948>
  40880c:	ldr	x9, [x19, #24]
  408810:	mvn	x10, x8
  408814:	cmp	x9, x10
  408818:	b.hi	408a20 <__fxstatat@plt+0x59b0>  // b.pmore
  40881c:	add	x8, x9, x8
  408820:	cmp	x8, x24
  408824:	str	x8, [x19, #24]
  408828:	b.cs	408a40 <__fxstatat@plt+0x59d0>  // b.hs, b.nlast
  40882c:	ldr	x0, [x19, #40]
  408830:	add	x8, x8, x8, lsl #1
  408834:	lsl	x1, x8, #3
  408838:	sub	x23, x23, x0
  40883c:	bl	40e3c0 <__fxstatat@plt+0xb350>
  408840:	str	x0, [x19, #40]
  408844:	ldr	w8, [sp, #28]
  408848:	add	x23, x0, x23
  40884c:	cbz	w8, 408908 <__fxstatat@plt+0x5898>
  408850:	mov	w9, wzr
  408854:	umaddl	x12, w9, w27, x20
  408858:	ldr	x11, [x12, #32]!
  40885c:	mov	x13, x12
  408860:	ldr	x10, [x13, #16]!
  408864:	sub	x14, x28, x10
  408868:	cmp	x11, x14
  40886c:	b.hi	408a00 <__fxstatat@plt+0x5990>  // b.pmore
  408870:	mov	w14, w9
  408874:	cbz	w22, 4088b0 <__fxstatat@plt+0x5840>
  408878:	madd	x14, x14, x27, x20
  40887c:	ldr	w14, [x14, #72]
  408880:	ldr	w15, [x23, #16]
  408884:	ldp	x17, x16, [x23]
  408888:	and	w18, w14, #0xfffffffe
  40888c:	cmp	w15, w18
  408890:	add	x15, x16, x17
  408894:	b.ne	4088c8 <__fxstatat@plt+0x5858>  // b.any
  408898:	cmp	x15, x11
  40889c:	b.ne	4088c8 <__fxstatat@plt+0x5858>  // b.any
  4088a0:	add	x10, x16, x10
  4088a4:	str	x10, [x23, #8]
  4088a8:	str	w14, [x23, #16]
  4088ac:	b	4088fc <__fxstatat@plt+0x588c>
  4088b0:	ldr	x15, [x19, #8]
  4088b4:	cmp	x15, x11
  4088b8:	b.hi	4088d0 <__fxstatat@plt+0x5860>  // b.pmore
  4088bc:	madd	x12, x14, x27, x20
  4088c0:	ldr	w14, [x12, #72]
  4088c4:	b	4088ec <__fxstatat@plt+0x587c>
  4088c8:	cmp	x15, x11
  4088cc:	b.ls	4088ec <__fxstatat@plt+0x587c>  // b.plast
  4088d0:	sub	x11, x15, x11
  4088d4:	subs	x10, x10, x11
  4088d8:	b.hi	408998 <__fxstatat@plt+0x5928>  // b.pmore
  4088dc:	sub	w9, w9, #0x1
  4088e0:	str	x15, [x12]
  4088e4:	str	x10, [x13]
  4088e8:	b	4088fc <__fxstatat@plt+0x588c>
  4088ec:	umaddl	x23, w22, w25, x0
  4088f0:	stp	x11, x10, [x23]
  4088f4:	str	w14, [x23, #16]
  4088f8:	add	w22, w22, #0x1
  4088fc:	add	w9, w9, #0x1
  408900:	cmp	w9, w8
  408904:	b.cc	408854 <__fxstatat@plt+0x57e4>  // b.lo, b.ul, b.last
  408908:	ldrb	w8, [x23, #16]
  40890c:	tbz	w8, #0, 408918 <__fxstatat@plt+0x58a8>
  408910:	mov	w8, #0x1                   	// #1
  408914:	strb	w8, [x19, #33]
  408918:	ldrb	w8, [x19, #33]
  40891c:	cmp	w22, #0x49
  408920:	b.cc	40893c <__fxstatat@plt+0x58cc>  // b.lo, b.ul, b.last
  408924:	cbnz	w8, 4089d0 <__fxstatat@plt+0x5960>
  408928:	sub	w22, w22, #0x1
  40892c:	umaddl	x8, w22, w25, x0
  408930:	sub	x23, x8, #0x18
  408934:	str	x22, [x19, #24]
  408938:	b	408948 <__fxstatat@plt+0x58d8>
  40893c:	mov	w9, w22
  408940:	str	x9, [x19, #24]
  408944:	cbnz	w8, 4089d8 <__fxstatat@plt+0x5968>
  408948:	ldp	x8, x9, [x23]
  40894c:	cmp	w22, #0x47
  408950:	add	x26, x9, x8
  408954:	str	x26, [x19, #8]
  408958:	b.hi	4089d8 <__fxstatat@plt+0x5968>  // b.pmore
  40895c:	add	x0, sp, #0x8
  408960:	mov	w2, #0x1000                	// #4096
  408964:	mov	w1, wzr
  408968:	bl	402b70 <memset@plt>
  40896c:	ldr	w8, [x19, #16]
  408970:	mvn	x9, x26
  408974:	str	w21, [sp, #32]
  408978:	stp	x26, x9, [sp, #8]
  40897c:	str	w8, [sp, #24]
  408980:	ldr	w0, [x19]
  408984:	mov	w1, #0x660b                	// #26123
  408988:	add	x2, sp, #0x8
  40898c:	movk	w1, #0xc020, lsl #16
  408990:	bl	403040 <ioctl@plt>
  408994:	tbz	w0, #31, 408804 <__fxstatat@plt+0x5794>
  408998:	ldr	x8, [x19, #8]
  40899c:	cbz	x8, 4089a8 <__fxstatat@plt+0x5938>
  4089a0:	mov	w0, wzr
  4089a4:	b	4089dc <__fxstatat@plt+0x596c>
  4089a8:	mov	w8, #0x1                   	// #1
  4089ac:	mov	w0, wzr
  4089b0:	strb	w8, [x19, #32]
  4089b4:	b	4089dc <__fxstatat@plt+0x596c>
  4089b8:	ldr	x8, [x19, #8]
  4089bc:	mov	w9, #0x1                   	// #1
  4089c0:	strb	w9, [x19, #33]
  4089c4:	cmp	x8, #0x0
  4089c8:	cset	w0, ne  // ne = any
  4089cc:	b	4089dc <__fxstatat@plt+0x596c>
  4089d0:	mov	w8, w22
  4089d4:	str	x8, [x19, #24]
  4089d8:	mov	w0, #0x1                   	// #1
  4089dc:	add	sp, sp, #0x1, lsl #12
  4089e0:	add	sp, sp, #0x10
  4089e4:	ldp	x20, x19, [sp, #80]
  4089e8:	ldp	x22, x21, [sp, #64]
  4089ec:	ldp	x24, x23, [sp, #48]
  4089f0:	ldp	x26, x25, [sp, #32]
  4089f4:	ldp	x28, x27, [sp, #16]
  4089f8:	ldp	x29, x30, [sp], #96
  4089fc:	ret
  408a00:	adrp	x0, 412000 <__fxstatat@plt+0xef90>
  408a04:	adrp	x1, 412000 <__fxstatat@plt+0xef90>
  408a08:	adrp	x3, 412000 <__fxstatat@plt+0xef90>
  408a0c:	add	x0, x0, #0x736
  408a10:	add	x1, x1, #0x6f7
  408a14:	add	x3, x3, #0x709
  408a18:	mov	w2, #0x8d                  	// #141
  408a1c:	bl	402fc0 <__assert_fail@plt>
  408a20:	adrp	x0, 412000 <__fxstatat@plt+0xef90>
  408a24:	adrp	x1, 412000 <__fxstatat@plt+0xef90>
  408a28:	adrp	x3, 412000 <__fxstatat@plt+0xef90>
  408a2c:	add	x0, x0, #0x6c0
  408a30:	add	x1, x1, #0x6f7
  408a34:	add	x3, x3, #0x709
  408a38:	mov	w2, #0x7e                  	// #126
  408a3c:	bl	402fc0 <__assert_fail@plt>
  408a40:	bl	40e5ac <__fxstatat@plt+0xb53c>
  408a44:	sub	sp, sp, #0x170
  408a48:	stp	x28, x25, [sp, #304]
  408a4c:	stp	x24, x23, [sp, #320]
  408a50:	stp	x22, x21, [sp, #336]
  408a54:	stp	x20, x19, [sp, #352]
  408a58:	mov	w22, w6
  408a5c:	mov	w20, w5
  408a60:	mov	w23, w4
  408a64:	mov	x21, x3
  408a68:	mov	w19, w2
  408a6c:	mov	x24, x1
  408a70:	mov	w25, w0
  408a74:	stp	x29, x30, [sp, #288]
  408a78:	add	x29, sp, #0x120
  408a7c:	tbz	w6, #31, 408aa4 <__fxstatat@plt+0x5a34>
  408a80:	mov	w0, w25
  408a84:	mov	x1, x24
  408a88:	mov	w2, w19
  408a8c:	mov	x3, x21
  408a90:	mov	w4, w23
  408a94:	bl	402940 <linkat@plt>
  408a98:	cbz	w0, 408b04 <__fxstatat@plt+0x5a94>
  408a9c:	bl	402fd0 <__errno_location@plt>
  408aa0:	ldr	w22, [x0]
  408aa4:	cmp	w22, #0x11
  408aa8:	b.ne	408b58 <__fxstatat@plt+0x5ae8>  // b.any
  408aac:	tbz	w20, #0, 408b58 <__fxstatat@plt+0x5ae8>
  408ab0:	add	x1, sp, #0x20
  408ab4:	mov	x0, x21
  408ab8:	bl	408b78 <__fxstatat@plt+0x5b08>
  408abc:	cbz	x0, 408af8 <__fxstatat@plt+0x5a88>
  408ac0:	adrp	x3, 408000 <__fxstatat@plt+0x4f90>
  408ac4:	add	x3, x3, #0xbec
  408ac8:	add	x2, sp, #0x8
  408acc:	mov	w4, #0x6                   	// #6
  408ad0:	mov	w1, wzr
  408ad4:	mov	x20, x0
  408ad8:	str	w25, [sp, #8]
  408adc:	str	x24, [sp, #16]
  408ae0:	stp	w19, w23, [sp, #24]
  408ae4:	bl	40cf5c <__fxstatat@plt+0x9eec>
  408ae8:	cbz	w0, 408b0c <__fxstatat@plt+0x5a9c>
  408aec:	bl	402fd0 <__errno_location@plt>
  408af0:	ldr	w22, [x0]
  408af4:	b	408b44 <__fxstatat@plt+0x5ad4>
  408af8:	bl	402fd0 <__errno_location@plt>
  408afc:	ldr	w22, [x0]
  408b00:	b	408b58 <__fxstatat@plt+0x5ae8>
  408b04:	mov	w22, wzr
  408b08:	b	408b58 <__fxstatat@plt+0x5ae8>
  408b0c:	mov	w0, w19
  408b10:	mov	x1, x20
  408b14:	mov	w2, w19
  408b18:	mov	x3, x21
  408b1c:	bl	402e10 <renameat@plt>
  408b20:	cbz	w0, 408b30 <__fxstatat@plt+0x5ac0>
  408b24:	bl	402fd0 <__errno_location@plt>
  408b28:	ldr	w22, [x0]
  408b2c:	b	408b34 <__fxstatat@plt+0x5ac4>
  408b30:	mov	w22, #0xffffffff            	// #-1
  408b34:	mov	w0, w19
  408b38:	mov	x1, x20
  408b3c:	mov	w2, wzr
  408b40:	bl	4029a0 <unlinkat@plt>
  408b44:	add	x8, sp, #0x20
  408b48:	cmp	x20, x8
  408b4c:	b.eq	408b58 <__fxstatat@plt+0x5ae8>  // b.none
  408b50:	mov	x0, x20
  408b54:	bl	402dc0 <free@plt>
  408b58:	mov	w0, w22
  408b5c:	ldp	x20, x19, [sp, #352]
  408b60:	ldp	x22, x21, [sp, #336]
  408b64:	ldp	x24, x23, [sp, #320]
  408b68:	ldp	x28, x25, [sp, #304]
  408b6c:	ldp	x29, x30, [sp, #288]
  408b70:	add	sp, sp, #0x170
  408b74:	ret
  408b78:	stp	x29, x30, [sp, #-48]!
  408b7c:	str	x21, [sp, #16]
  408b80:	stp	x20, x19, [sp, #32]
  408b84:	mov	x29, sp
  408b88:	mov	x19, x1
  408b8c:	mov	x20, x0
  408b90:	bl	409c0c <__fxstatat@plt+0x6b9c>
  408b94:	sub	x21, x0, x20
  408b98:	add	x0, x21, #0x9
  408b9c:	cmp	x0, #0x101
  408ba0:	b.cc	408bb0 <__fxstatat@plt+0x5b40>  // b.lo, b.ul, b.last
  408ba4:	bl	402ab0 <malloc@plt>
  408ba8:	mov	x19, x0
  408bac:	cbz	x0, 408bd8 <__fxstatat@plt+0x5b68>
  408bb0:	mov	x3, #0xffffffffffffffff    	// #-1
  408bb4:	mov	x0, x19
  408bb8:	mov	x1, x20
  408bbc:	mov	x2, x21
  408bc0:	bl	402f00 <__mempcpy_chk@plt>
  408bc4:	adrp	x8, 412000 <__fxstatat@plt+0xef90>
  408bc8:	add	x8, x8, #0x776
  408bcc:	ldr	x8, [x8]
  408bd0:	strb	wzr, [x0, #8]
  408bd4:	str	x8, [x0]
  408bd8:	mov	x0, x19
  408bdc:	ldp	x20, x19, [sp, #32]
  408be0:	ldr	x21, [sp, #16]
  408be4:	ldp	x29, x30, [sp], #48
  408be8:	ret
  408bec:	ldr	w8, [x1]
  408bf0:	ldr	x9, [x1, #8]
  408bf4:	ldp	w2, w4, [x1, #16]
  408bf8:	mov	x3, x0
  408bfc:	mov	w0, w8
  408c00:	mov	x1, x9
  408c04:	b	402940 <linkat@plt>
  408c08:	sub	sp, sp, #0x150
  408c0c:	stp	x28, x23, [sp, #288]
  408c10:	stp	x22, x21, [sp, #304]
  408c14:	stp	x20, x19, [sp, #320]
  408c18:	mov	w22, w4
  408c1c:	mov	w20, w3
  408c20:	mov	x21, x2
  408c24:	mov	w19, w1
  408c28:	mov	x23, x0
  408c2c:	stp	x29, x30, [sp, #272]
  408c30:	add	x29, sp, #0x110
  408c34:	tbz	w4, #31, 408c54 <__fxstatat@plt+0x5be4>
  408c38:	mov	x0, x23
  408c3c:	mov	w1, w19
  408c40:	mov	x2, x21
  408c44:	bl	402f70 <symlinkat@plt>
  408c48:	cbz	w0, 408cb0 <__fxstatat@plt+0x5c40>
  408c4c:	bl	402fd0 <__errno_location@plt>
  408c50:	ldr	w22, [x0]
  408c54:	cmp	w22, #0x11
  408c58:	b.ne	408d04 <__fxstatat@plt+0x5c94>  // b.any
  408c5c:	tbz	w20, #0, 408d04 <__fxstatat@plt+0x5c94>
  408c60:	add	x1, sp, #0x10
  408c64:	mov	x0, x21
  408c68:	bl	408b78 <__fxstatat@plt+0x5b08>
  408c6c:	cbz	x0, 408ca4 <__fxstatat@plt+0x5c34>
  408c70:	adrp	x3, 408000 <__fxstatat@plt+0x4f90>
  408c74:	add	x3, x3, #0xd20
  408c78:	mov	x2, sp
  408c7c:	mov	w4, #0x6                   	// #6
  408c80:	mov	w1, wzr
  408c84:	mov	x20, x0
  408c88:	str	x23, [sp]
  408c8c:	str	w19, [sp, #8]
  408c90:	bl	40cf5c <__fxstatat@plt+0x9eec>
  408c94:	cbz	w0, 408cb8 <__fxstatat@plt+0x5c48>
  408c98:	bl	402fd0 <__errno_location@plt>
  408c9c:	ldr	w22, [x0]
  408ca0:	b	408cf0 <__fxstatat@plt+0x5c80>
  408ca4:	bl	402fd0 <__errno_location@plt>
  408ca8:	ldr	w22, [x0]
  408cac:	b	408d04 <__fxstatat@plt+0x5c94>
  408cb0:	mov	w22, wzr
  408cb4:	b	408d04 <__fxstatat@plt+0x5c94>
  408cb8:	mov	w0, w19
  408cbc:	mov	x1, x20
  408cc0:	mov	w2, w19
  408cc4:	mov	x3, x21
  408cc8:	bl	402e10 <renameat@plt>
  408ccc:	cbz	w0, 408cec <__fxstatat@plt+0x5c7c>
  408cd0:	bl	402fd0 <__errno_location@plt>
  408cd4:	ldr	w22, [x0]
  408cd8:	mov	w0, w19
  408cdc:	mov	x1, x20
  408ce0:	mov	w2, wzr
  408ce4:	bl	4029a0 <unlinkat@plt>
  408ce8:	b	408cf0 <__fxstatat@plt+0x5c80>
  408cec:	mov	w22, #0xffffffff            	// #-1
  408cf0:	add	x8, sp, #0x10
  408cf4:	cmp	x20, x8
  408cf8:	b.eq	408d04 <__fxstatat@plt+0x5c94>  // b.none
  408cfc:	mov	x0, x20
  408d00:	bl	402dc0 <free@plt>
  408d04:	mov	w0, w22
  408d08:	ldp	x20, x19, [sp, #320]
  408d0c:	ldp	x22, x21, [sp, #304]
  408d10:	ldp	x28, x23, [sp, #288]
  408d14:	ldp	x29, x30, [sp, #272]
  408d18:	add	sp, sp, #0x150
  408d1c:	ret
  408d20:	ldr	x8, [x1]
  408d24:	ldr	w1, [x1, #8]
  408d28:	mov	x2, x0
  408d2c:	mov	x0, x8
  408d30:	b	402f70 <symlinkat@plt>
  408d34:	stp	x29, x30, [sp, #-48]!
  408d38:	stp	x22, x21, [sp, #16]
  408d3c:	stp	x20, x19, [sp, #32]
  408d40:	mov	x29, sp
  408d44:	mov	x20, x2
  408d48:	mov	x21, x0
  408d4c:	bl	40b174 <__fxstatat@plt+0x8104>
  408d50:	mov	w19, w0
  408d54:	cmn	w0, #0x1
  408d58:	b.eq	408d8c <__fxstatat@plt+0x5d1c>  // b.none
  408d5c:	cmn	w19, #0x2
  408d60:	b.ne	408dc8 <__fxstatat@plt+0x5d58>  // b.any
  408d64:	bl	402fd0 <__errno_location@plt>
  408d68:	ldr	w20, [x0]
  408d6c:	mov	x0, x21
  408d70:	bl	40c6f0 <__fxstatat@plt+0x9680>
  408d74:	adrp	x2, 412000 <__fxstatat@plt+0xef90>
  408d78:	mov	x3, x0
  408d7c:	add	x2, x2, #0x23a
  408d80:	mov	w0, wzr
  408d84:	mov	w1, w20
  408d88:	b	408dc4 <__fxstatat@plt+0x5d54>
  408d8c:	bl	402fd0 <__errno_location@plt>
  408d90:	ldr	w21, [x0]
  408d94:	adrp	x1, 412000 <__fxstatat@plt+0xef90>
  408d98:	add	x1, x1, #0x3f0
  408d9c:	mov	w2, #0x5                   	// #5
  408da0:	mov	x0, xzr
  408da4:	bl	402f30 <dcgettext@plt>
  408da8:	mov	x22, x0
  408dac:	mov	x0, x20
  408db0:	bl	40c6f0 <__fxstatat@plt+0x9680>
  408db4:	mov	x3, x0
  408db8:	mov	w0, wzr
  408dbc:	mov	w1, w21
  408dc0:	mov	x2, x22
  408dc4:	bl	4028f0 <error@plt>
  408dc8:	mov	w0, w19
  408dcc:	ldp	x20, x19, [sp, #32]
  408dd0:	ldp	x22, x21, [sp, #16]
  408dd4:	ldp	x29, x30, [sp], #48
  408dd8:	ret
  408ddc:	stp	x29, x30, [sp, #-48]!
  408de0:	stp	x22, x21, [sp, #16]
  408de4:	stp	x20, x19, [sp, #32]
  408de8:	mov	x29, sp
  408dec:	mov	x20, x0
  408df0:	bl	40b1d4 <__fxstatat@plt+0x8164>
  408df4:	mov	w19, w0
  408df8:	cbz	w0, 408e38 <__fxstatat@plt+0x5dc8>
  408dfc:	bl	402fd0 <__errno_location@plt>
  408e00:	ldr	w21, [x0]
  408e04:	adrp	x1, 411000 <__fxstatat@plt+0xdf90>
  408e08:	add	x1, x1, #0xe5d
  408e0c:	mov	w2, #0x5                   	// #5
  408e10:	mov	x0, xzr
  408e14:	bl	402f30 <dcgettext@plt>
  408e18:	mov	x22, x0
  408e1c:	mov	x0, x20
  408e20:	bl	40c6f0 <__fxstatat@plt+0x9680>
  408e24:	mov	x3, x0
  408e28:	mov	w0, wzr
  408e2c:	mov	w1, w21
  408e30:	mov	x2, x22
  408e34:	bl	4028f0 <error@plt>
  408e38:	mov	w0, w19
  408e3c:	ldp	x20, x19, [sp, #32]
  408e40:	ldp	x22, x21, [sp, #16]
  408e44:	ldp	x29, x30, [sp], #48
  408e48:	ret
  408e4c:	stp	x29, x30, [sp, #-64]!
  408e50:	cmp	x1, #0x401
  408e54:	mov	w8, #0x401                 	// #1025
  408e58:	stp	x20, x19, [sp, #48]
  408e5c:	mov	x19, x0
  408e60:	csinc	x20, x8, x1, cs  // cs = hs, nlast
  408e64:	stp	x24, x23, [sp, #16]
  408e68:	stp	x22, x21, [sp, #32]
  408e6c:	mov	x29, sp
  408e70:	mov	x0, x20
  408e74:	bl	402ab0 <malloc@plt>
  408e78:	mov	x21, x0
  408e7c:	cbz	x0, 408f08 <__fxstatat@plt+0x5e98>
  408e80:	mov	x0, x19
  408e84:	mov	x1, x21
  408e88:	mov	x2, x20
  408e8c:	bl	402950 <readlink@plt>
  408e90:	mov	x22, x0
  408e94:	tbz	x0, #63, 408ea8 <__fxstatat@plt+0x5e38>
  408e98:	bl	402fd0 <__errno_location@plt>
  408e9c:	ldr	w24, [x0]
  408ea0:	cmp	w24, #0x22
  408ea4:	b.ne	408ef4 <__fxstatat@plt+0x5e84>  // b.any
  408ea8:	cmp	x22, x20
  408eac:	b.cc	408eec <__fxstatat@plt+0x5e7c>  // b.lo, b.ul, b.last
  408eb0:	mov	x0, x21
  408eb4:	bl	402dc0 <free@plt>
  408eb8:	lsr	x8, x20, #62
  408ebc:	cbnz	x8, 408ec8 <__fxstatat@plt+0x5e58>
  408ec0:	lsl	x20, x20, #1
  408ec4:	b	408e70 <__fxstatat@plt+0x5e00>
  408ec8:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  408ecc:	cmp	x20, x8
  408ed0:	mov	x20, #0x7fffffffffffffff    	// #9223372036854775807
  408ed4:	b.cc	408e70 <__fxstatat@plt+0x5e00>  // b.lo, b.ul, b.last
  408ed8:	bl	402fd0 <__errno_location@plt>
  408edc:	mov	x21, xzr
  408ee0:	mov	w8, #0xc                   	// #12
  408ee4:	str	w8, [x0]
  408ee8:	b	408f08 <__fxstatat@plt+0x5e98>
  408eec:	strb	wzr, [x21, x22]
  408ef0:	b	408f08 <__fxstatat@plt+0x5e98>
  408ef4:	mov	x23, x0
  408ef8:	mov	x0, x21
  408efc:	bl	402dc0 <free@plt>
  408f00:	mov	x21, xzr
  408f04:	str	w24, [x23]
  408f08:	mov	x0, x21
  408f0c:	ldp	x20, x19, [sp, #48]
  408f10:	ldp	x22, x21, [sp, #32]
  408f14:	ldp	x24, x23, [sp, #16]
  408f18:	ldp	x29, x30, [sp], #64
  408f1c:	ret
  408f20:	mov	w0, #0x1                   	// #1
  408f24:	b	40318c <__fxstatat@plt+0x11c>
  408f28:	stp	x29, x30, [sp, #-96]!
  408f2c:	stp	x28, x27, [sp, #16]
  408f30:	stp	x26, x25, [sp, #32]
  408f34:	stp	x24, x23, [sp, #48]
  408f38:	stp	x22, x21, [sp, #64]
  408f3c:	stp	x20, x19, [sp, #80]
  408f40:	mov	x29, sp
  408f44:	mov	x19, x3
  408f48:	mov	x20, x2
  408f4c:	mov	x24, x1
  408f50:	mov	x21, x0
  408f54:	bl	4028b0 <strlen@plt>
  408f58:	ldr	x25, [x24]
  408f5c:	cbz	x25, 408fe8 <__fxstatat@plt+0x5f78>
  408f60:	mov	x22, x0
  408f64:	mov	w26, wzr
  408f68:	mov	x23, xzr
  408f6c:	add	x27, x24, #0x8
  408f70:	mov	x28, #0xffffffffffffffff    	// #-1
  408f74:	mov	x24, x20
  408f78:	mov	x0, x25
  408f7c:	mov	x1, x21
  408f80:	mov	x2, x22
  408f84:	bl	402b20 <strncmp@plt>
  408f88:	cbnz	w0, 408fc8 <__fxstatat@plt+0x5f58>
  408f8c:	mov	x0, x25
  408f90:	bl	4028b0 <strlen@plt>
  408f94:	cmp	x0, x22
  408f98:	b.eq	408fec <__fxstatat@plt+0x5f7c>  // b.none
  408f9c:	cmn	x28, #0x1
  408fa0:	b.eq	408fc4 <__fxstatat@plt+0x5f54>  // b.none
  408fa4:	cbz	x20, 408fbc <__fxstatat@plt+0x5f4c>
  408fa8:	madd	x0, x28, x19, x20
  408fac:	mov	x1, x24
  408fb0:	mov	x2, x19
  408fb4:	bl	402bd0 <bcmp@plt>
  408fb8:	cbz	w0, 408fc8 <__fxstatat@plt+0x5f58>
  408fbc:	mov	w26, #0x1                   	// #1
  408fc0:	b	408fc8 <__fxstatat@plt+0x5f58>
  408fc4:	mov	x28, x23
  408fc8:	ldr	x25, [x27, x23, lsl #3]
  408fcc:	add	x23, x23, #0x1
  408fd0:	add	x24, x24, x19
  408fd4:	cbnz	x25, 408f78 <__fxstatat@plt+0x5f08>
  408fd8:	tst	w26, #0x1
  408fdc:	mov	x8, #0xfffffffffffffffe    	// #-2
  408fe0:	csel	x0, x8, x28, ne  // ne = any
  408fe4:	b	408ff0 <__fxstatat@plt+0x5f80>
  408fe8:	mov	x23, #0xffffffffffffffff    	// #-1
  408fec:	mov	x0, x23
  408ff0:	ldp	x20, x19, [sp, #80]
  408ff4:	ldp	x22, x21, [sp, #64]
  408ff8:	ldp	x24, x23, [sp, #48]
  408ffc:	ldp	x26, x25, [sp, #32]
  409000:	ldp	x28, x27, [sp, #16]
  409004:	ldp	x29, x30, [sp], #96
  409008:	ret
  40900c:	stp	x29, x30, [sp, #-48]!
  409010:	adrp	x8, 412000 <__fxstatat@plt+0xef90>
  409014:	adrp	x9, 412000 <__fxstatat@plt+0xef90>
  409018:	add	x8, x8, #0x79f
  40901c:	add	x9, x9, #0x784
  409020:	cmn	x2, #0x1
  409024:	stp	x20, x19, [sp, #32]
  409028:	mov	x19, x1
  40902c:	mov	x20, x0
  409030:	csel	x1, x9, x8, eq  // eq = none
  409034:	mov	w2, #0x5                   	// #5
  409038:	mov	x0, xzr
  40903c:	str	x21, [sp, #16]
  409040:	mov	x29, sp
  409044:	bl	402f30 <dcgettext@plt>
  409048:	mov	x21, x0
  40904c:	mov	w1, #0x8                   	// #8
  409050:	mov	w0, wzr
  409054:	mov	x2, x19
  409058:	bl	40c350 <__fxstatat@plt+0x92e0>
  40905c:	mov	x19, x0
  409060:	mov	w0, #0x1                   	// #1
  409064:	mov	x1, x20
  409068:	bl	40c6e0 <__fxstatat@plt+0x9670>
  40906c:	mov	x2, x21
  409070:	mov	x3, x19
  409074:	ldp	x20, x19, [sp, #32]
  409078:	ldr	x21, [sp, #16]
  40907c:	mov	x4, x0
  409080:	mov	w0, wzr
  409084:	mov	w1, wzr
  409088:	ldp	x29, x30, [sp], #48
  40908c:	b	4028f0 <error@plt>
  409090:	stp	x29, x30, [sp, #-96]!
  409094:	stp	x20, x19, [sp, #80]
  409098:	mov	x20, x1
  40909c:	adrp	x1, 412000 <__fxstatat@plt+0xef90>
  4090a0:	stp	x22, x21, [sp, #64]
  4090a4:	mov	x19, x2
  4090a8:	mov	x21, x0
  4090ac:	add	x1, x1, #0x7bc
  4090b0:	mov	w2, #0x5                   	// #5
  4090b4:	mov	x0, xzr
  4090b8:	stp	x28, x27, [sp, #16]
  4090bc:	stp	x26, x25, [sp, #32]
  4090c0:	stp	x24, x23, [sp, #48]
  4090c4:	mov	x29, sp
  4090c8:	bl	402f30 <dcgettext@plt>
  4090cc:	adrp	x26, 424000 <__fxstatat@plt+0x20f90>
  4090d0:	ldr	x1, [x26, #1168]
  4090d4:	bl	402f40 <fputs_unlocked@plt>
  4090d8:	ldr	x24, [x21]
  4090dc:	cbz	x24, 409174 <__fxstatat@plt+0x6104>
  4090e0:	add	x28, x21, #0x8
  4090e4:	adrp	x21, 412000 <__fxstatat@plt+0xef90>
  4090e8:	mov	x27, xzr
  4090ec:	mov	x23, xzr
  4090f0:	mov	x22, xzr
  4090f4:	add	x21, x21, #0x7d1
  4090f8:	cbz	x22, 40913c <__fxstatat@plt+0x60cc>
  4090fc:	add	x1, x20, x27
  409100:	mov	x0, x23
  409104:	mov	x2, x19
  409108:	bl	402bd0 <bcmp@plt>
  40910c:	mov	x25, x27
  409110:	cbnz	w0, 409140 <__fxstatat@plt+0x60d0>
  409114:	ldr	x25, [x26, #1168]
  409118:	mov	x0, x24
  40911c:	bl	40c6f0 <__fxstatat@plt+0x9680>
  409120:	adrp	x2, 412000 <__fxstatat@plt+0xef90>
  409124:	mov	x3, x0
  409128:	mov	w1, #0x1                   	// #1
  40912c:	mov	x0, x25
  409130:	add	x2, x2, #0x238
  409134:	bl	402d30 <__fprintf_chk@plt>
  409138:	b	409164 <__fxstatat@plt+0x60f4>
  40913c:	mov	x25, xzr
  409140:	ldr	x23, [x26, #1168]
  409144:	mov	x0, x24
  409148:	bl	40c6f0 <__fxstatat@plt+0x9680>
  40914c:	mov	x3, x0
  409150:	mov	w1, #0x1                   	// #1
  409154:	mov	x0, x23
  409158:	mov	x2, x21
  40915c:	bl	402d30 <__fprintf_chk@plt>
  409160:	add	x23, x20, x25
  409164:	ldr	x24, [x28, x22, lsl #3]
  409168:	add	x22, x22, #0x1
  40916c:	add	x27, x27, x19
  409170:	cbnz	x24, 4090f8 <__fxstatat@plt+0x6088>
  409174:	ldr	x1, [x26, #1168]
  409178:	ldp	x20, x19, [sp, #80]
  40917c:	ldp	x22, x21, [sp, #64]
  409180:	ldp	x24, x23, [sp, #48]
  409184:	ldp	x26, x25, [sp, #32]
  409188:	ldp	x28, x27, [sp, #16]
  40918c:	mov	w0, #0xa                   	// #10
  409190:	ldp	x29, x30, [sp], #96
  409194:	b	402a50 <putc_unlocked@plt>
  409198:	stp	x29, x30, [sp, #-64]!
  40919c:	stp	x24, x23, [sp, #16]
  4091a0:	stp	x22, x21, [sp, #32]
  4091a4:	mov	x21, x3
  4091a8:	mov	x22, x2
  4091ac:	mov	x23, x1
  4091b0:	mov	x24, x0
  4091b4:	mov	x0, x1
  4091b8:	mov	x1, x2
  4091bc:	mov	x2, x3
  4091c0:	mov	x3, x4
  4091c4:	stp	x20, x19, [sp, #48]
  4091c8:	mov	x29, sp
  4091cc:	mov	x19, x5
  4091d0:	mov	x20, x4
  4091d4:	bl	408f28 <__fxstatat@plt+0x5eb8>
  4091d8:	mov	x2, x0
  4091dc:	tbz	x0, #63, 409204 <__fxstatat@plt+0x6194>
  4091e0:	mov	x0, x24
  4091e4:	mov	x1, x23
  4091e8:	bl	40900c <__fxstatat@plt+0x5f9c>
  4091ec:	mov	x0, x22
  4091f0:	mov	x1, x21
  4091f4:	mov	x2, x20
  4091f8:	bl	409090 <__fxstatat@plt+0x6020>
  4091fc:	blr	x19
  409200:	mov	x2, #0xffffffffffffffff    	// #-1
  409204:	ldp	x20, x19, [sp, #48]
  409208:	ldp	x22, x21, [sp, #32]
  40920c:	ldp	x24, x23, [sp, #16]
  409210:	mov	x0, x2
  409214:	ldp	x29, x30, [sp], #64
  409218:	ret
  40921c:	stp	x29, x30, [sp, #-64]!
  409220:	stp	x22, x21, [sp, #32]
  409224:	stp	x20, x19, [sp, #48]
  409228:	ldr	x20, [x1]
  40922c:	str	x23, [sp, #16]
  409230:	mov	x29, sp
  409234:	cbz	x20, 409284 <__fxstatat@plt+0x6214>
  409238:	mov	x22, x2
  40923c:	mov	x23, x1
  409240:	mov	x1, x2
  409244:	mov	x2, x3
  409248:	mov	x19, x3
  40924c:	mov	x21, x0
  409250:	bl	402bd0 <bcmp@plt>
  409254:	cbz	w0, 409284 <__fxstatat@plt+0x6214>
  409258:	add	x22, x22, x19
  40925c:	add	x23, x23, #0x8
  409260:	ldr	x20, [x23]
  409264:	cbz	x20, 409284 <__fxstatat@plt+0x6214>
  409268:	mov	x0, x21
  40926c:	mov	x1, x22
  409270:	mov	x2, x19
  409274:	bl	402bd0 <bcmp@plt>
  409278:	add	x22, x22, x19
  40927c:	add	x23, x23, #0x8
  409280:	cbnz	w0, 409260 <__fxstatat@plt+0x61f0>
  409284:	mov	x0, x20
  409288:	ldp	x20, x19, [sp, #48]
  40928c:	ldp	x22, x21, [sp, #32]
  409290:	ldr	x23, [sp, #16]
  409294:	ldp	x29, x30, [sp], #64
  409298:	ret
  40929c:	stp	x29, x30, [sp, #-32]!
  4092a0:	stp	x20, x19, [sp, #16]
  4092a4:	mov	x19, x0
  4092a8:	mov	x29, sp
  4092ac:	cbnz	x0, 4092c4 <__fxstatat@plt+0x6254>
  4092b0:	adrp	x0, 412000 <__fxstatat@plt+0xef90>
  4092b4:	add	x0, x0, #0x7d9
  4092b8:	bl	402fe0 <getenv@plt>
  4092bc:	mov	x19, x0
  4092c0:	cbz	x0, 4092e8 <__fxstatat@plt+0x6278>
  4092c4:	ldrb	w8, [x19]
  4092c8:	adrp	x20, 412000 <__fxstatat@plt+0xef90>
  4092cc:	add	x20, x20, #0x7f1
  4092d0:	cbz	w8, 4092f0 <__fxstatat@plt+0x6280>
  4092d4:	mov	x0, x19
  4092d8:	bl	409c0c <__fxstatat@plt+0x6b9c>
  4092dc:	cmp	x19, x0
  4092e0:	csel	x20, x19, x20, eq  // eq = none
  4092e4:	b	4092f0 <__fxstatat@plt+0x6280>
  4092e8:	adrp	x20, 412000 <__fxstatat@plt+0xef90>
  4092ec:	add	x20, x20, #0x7f1
  4092f0:	adrp	x8, 424000 <__fxstatat@plt+0x20f90>
  4092f4:	str	x20, [x8, #2376]
  4092f8:	ldp	x20, x19, [sp, #16]
  4092fc:	ldp	x29, x30, [sp], #32
  409300:	ret
  409304:	sub	sp, sp, #0xe0
  409308:	str	w0, [sp, #28]
  40930c:	mov	x0, x1
  409310:	stp	x29, x30, [sp, #128]
  409314:	stp	x28, x27, [sp, #144]
  409318:	stp	x26, x25, [sp, #160]
  40931c:	stp	x24, x23, [sp, #176]
  409320:	stp	x22, x21, [sp, #192]
  409324:	stp	x20, x19, [sp, #208]
  409328:	add	x29, sp, #0x80
  40932c:	mov	w23, w3
  409330:	mov	w21, w2
  409334:	mov	x26, x1
  409338:	bl	409c0c <__fxstatat@plt+0x6b9c>
  40933c:	sub	x25, x0, x26
  409340:	bl	4028b0 <strlen@plt>
  409344:	adrp	x8, 424000 <__fxstatat@plt+0x20f90>
  409348:	ldr	x8, [x8, #2376]
  40934c:	add	x28, x25, x0
  409350:	cbnz	x8, 409364 <__fxstatat@plt+0x62f4>
  409354:	mov	x0, xzr
  409358:	bl	40929c <__fxstatat@plt+0x622c>
  40935c:	adrp	x8, 424000 <__fxstatat@plt+0x20f90>
  409360:	ldr	x8, [x8, #2376]
  409364:	mov	x0, x8
  409368:	bl	4028b0 <strlen@plt>
  40936c:	add	x9, x0, #0x1
  409370:	mov	w8, #0x9                   	// #9
  409374:	cmp	x9, #0x9
  409378:	stur	x9, [x29, #-48]
  40937c:	csinc	x8, x8, x0, ls  // ls = plast
  409380:	add	x9, x28, #0x1
  409384:	add	x0, x9, x8
  409388:	stur	x9, [x29, #-24]
  40938c:	str	x0, [sp, #56]
  409390:	bl	402ab0 <malloc@plt>
  409394:	mov	x22, x0
  409398:	cbz	x0, 409808 <__fxstatat@plt+0x6798>
  40939c:	mov	x27, xzr
  4093a0:	mov	w8, #0xffffffff            	// #-1
  4093a4:	add	x9, x28, #0x4
  4093a8:	stp	x9, xzr, [sp, #8]
  4093ac:	stur	w8, [x29, #-12]
  4093b0:	str	w23, [sp, #52]
  4093b4:	str	x26, [sp, #32]
  4093b8:	stur	x28, [x29, #-40]
  4093bc:	ldur	x2, [x29, #-24]
  4093c0:	mov	x0, x22
  4093c4:	mov	x1, x26
  4093c8:	bl	402890 <memcpy@plt>
  4093cc:	cmp	w21, #0x1
  4093d0:	b.ne	4093ec <__fxstatat@plt+0x637c>  // b.any
  4093d4:	adrp	x8, 424000 <__fxstatat@plt+0x20f90>
  4093d8:	ldr	x1, [x8, #2376]
  4093dc:	ldur	x2, [x29, #-48]
  4093e0:	add	x0, x22, x28
  4093e4:	bl	402890 <memcpy@plt>
  4093e8:	b	409778 <__fxstatat@plt+0x6708>
  4093ec:	add	x19, x22, x25
  4093f0:	mov	x0, x19
  4093f4:	bl	409c54 <__fxstatat@plt+0x6be4>
  4093f8:	mov	x28, x0
  4093fc:	cbz	x27, 409414 <__fxstatat@plt+0x63a4>
  409400:	mov	x0, x27
  409404:	bl	402d60 <rewinddir@plt>
  409408:	mov	w8, #0x2                   	// #2
  40940c:	stur	w8, [x29, #-28]
  409410:	b	409480 <__fxstatat@plt+0x6410>
  409414:	ldrh	w8, [x19]
  409418:	ldr	w0, [sp, #28]
  40941c:	mov	w9, #0x2e                  	// #46
  409420:	sub	x3, x29, #0xc
  409424:	mov	x1, x22
  409428:	mov	w2, wzr
  40942c:	strh	w9, [x19]
  409430:	sturh	w8, [x29, #-8]
  409434:	bl	40b060 <__fxstatat@plt+0x7ff0>
  409438:	mov	x27, x0
  40943c:	cbz	x0, 409448 <__fxstatat@plt+0x63d8>
  409440:	mov	w10, #0x2                   	// #2
  409444:	b	40945c <__fxstatat@plt+0x63ec>
  409448:	bl	402fd0 <__errno_location@plt>
  40944c:	ldr	w8, [x0]
  409450:	cmp	w8, #0xc
  409454:	mov	w8, #0x2                   	// #2
  409458:	cinc	w10, w8, eq  // eq = none
  40945c:	ldurh	w8, [x29, #-8]
  409460:	add	x9, x19, x28
  409464:	strh	w8, [x19]
  409468:	mov	w8, #0x7e2e                	// #32302
  40946c:	movk	w8, #0x7e31, lsl #16
  409470:	strb	wzr, [x9, #4]
  409474:	str	w8, [x9]
  409478:	cbz	x27, 409644 <__fxstatat@plt+0x65d4>
  40947c:	stur	w10, [x29, #-28]
  409480:	mov	x0, x27
  409484:	bl	402be0 <readdir@plt>
  409488:	cbz	x0, 409640 <__fxstatat@plt+0x65d0>
  40948c:	ldr	x8, [sp, #56]
  409490:	mov	x24, x0
  409494:	stur	w21, [x29, #-60]
  409498:	add	x26, x28, #0x4
  40949c:	add	x21, x28, #0x2
  4094a0:	str	x8, [sp, #40]
  4094a4:	mov	w8, #0x1                   	// #1
  4094a8:	stur	x8, [x29, #-56]
  4094ac:	add	x19, x24, #0x13
  4094b0:	mov	x0, x19
  4094b4:	bl	4028b0 <strlen@plt>
  4094b8:	cmp	x0, x26
  4094bc:	b.cc	409624 <__fxstatat@plt+0x65b4>  // b.lo, b.ul, b.last
  4094c0:	add	x0, x22, x25
  4094c4:	mov	x1, x19
  4094c8:	mov	x2, x21
  4094cc:	bl	402bd0 <bcmp@plt>
  4094d0:	cbnz	w0, 409624 <__fxstatat@plt+0x65b4>
  4094d4:	add	x19, x24, x28
  4094d8:	ldrb	w9, [x19, #21]!
  4094dc:	sub	w8, w9, #0x31
  4094e0:	cmp	w8, #0x8
  4094e4:	b.hi	409624 <__fxstatat@plt+0x65b4>  // b.pmore
  4094e8:	sub	x8, x19, #0x2
  4094ec:	ldrb	w8, [x8, #3]
  4094f0:	cmp	w9, #0x39
  4094f4:	cset	w23, eq  // eq = none
  4094f8:	sub	w9, w8, #0x30
  4094fc:	cmp	w9, #0x9
  409500:	b.hi	409538 <__fxstatat@plt+0x64c8>  // b.pmore
  409504:	add	x9, x24, x28
  409508:	mov	w10, #0x17                  	// #23
  40950c:	and	w11, w8, #0xff
  409510:	ldrb	w8, [x9, x10]
  409514:	cmp	w11, #0x39
  409518:	cset	w11, eq  // eq = none
  40951c:	and	w23, w11, w23
  409520:	sub	w11, w8, #0x30
  409524:	cmp	w11, #0xa
  409528:	add	x10, x10, #0x1
  40952c:	b.cc	40950c <__fxstatat@plt+0x649c>  // b.lo, b.ul, b.last
  409530:	sub	x20, x10, #0x16
  409534:	b	40953c <__fxstatat@plt+0x64cc>
  409538:	mov	w20, #0x1                   	// #1
  40953c:	cmp	w8, #0x7e
  409540:	b.ne	409624 <__fxstatat@plt+0x65b4>  // b.any
  409544:	add	x8, x20, x19
  409548:	ldrb	w8, [x8, #1]
  40954c:	cbnz	w8, 409624 <__fxstatat@plt+0x65b4>
  409550:	ldur	x8, [x29, #-56]
  409554:	cmp	x8, x20
  409558:	b.cs	409600 <__fxstatat@plt+0x6590>  // b.hs, b.nlast
  40955c:	ldr	x8, [sp, #8]
  409560:	add	x9, x20, x23
  409564:	stur	x9, [x29, #-56]
  409568:	add	x8, x8, x9
  40956c:	ldr	x9, [sp, #40]
  409570:	cmp	x9, x8
  409574:	b.cs	40959c <__fxstatat@plt+0x652c>  // b.hs, b.nlast
  409578:	lsr	x9, x8, #62
  40957c:	cmp	x9, #0x0
  409580:	cset	w9, eq  // eq = none
  409584:	lsl	x1, x8, x9
  409588:	mov	x0, x22
  40958c:	str	x1, [sp, #40]
  409590:	bl	402bf0 <realloc@plt>
  409594:	cbz	x0, 4097f0 <__fxstatat@plt+0x6780>
  409598:	mov	x22, x0
  40959c:	ldur	x9, [x29, #-40]
  4095a0:	mov	w10, #0x7e2e                	// #32302
  4095a4:	add	x2, x20, #0x2
  4095a8:	mov	x1, x19
  4095ac:	add	x8, x22, x9
  4095b0:	strh	w10, [x22, x9]
  4095b4:	mov	w9, #0x30                  	// #48
  4095b8:	strb	w9, [x8, #2]!
  4095bc:	add	x24, x8, x23
  4095c0:	mov	x0, x24
  4095c4:	bl	402890 <memcpy@plt>
  4095c8:	add	x8, x24, x20
  4095cc:	ldrb	w9, [x8, #-1]!
  4095d0:	cmp	w9, #0x39
  4095d4:	b.ne	4095ec <__fxstatat@plt+0x657c>  // b.any
  4095d8:	mov	w10, #0x30                  	// #48
  4095dc:	strb	w10, [x8]
  4095e0:	ldrb	w9, [x8, #-1]!
  4095e4:	cmp	w9, #0x39
  4095e8:	b.eq	4095dc <__fxstatat@plt+0x656c>  // b.none
  4095ec:	add	w9, w9, #0x1
  4095f0:	strb	w9, [x8]
  4095f4:	mov	w8, w23
  4095f8:	stur	w23, [x29, #-28]
  4095fc:	b	409624 <__fxstatat@plt+0x65b4>
  409600:	b.ne	409624 <__fxstatat@plt+0x65b4>  // b.any
  409604:	ldur	x8, [x29, #-40]
  409608:	ldur	x2, [x29, #-56]
  40960c:	mov	x1, x19
  409610:	add	x8, x22, x8
  409614:	add	x0, x8, #0x2
  409618:	bl	402d00 <memcmp@plt>
  40961c:	cmp	w0, #0x0
  409620:	b.le	40955c <__fxstatat@plt+0x64ec>
  409624:	mov	x0, x27
  409628:	bl	402be0 <readdir@plt>
  40962c:	mov	x24, x0
  409630:	cbnz	x0, 4094ac <__fxstatat@plt+0x643c>
  409634:	ldr	w23, [sp, #52]
  409638:	ldr	x26, [sp, #32]
  40963c:	ldur	w21, [x29, #-60]
  409640:	ldur	w10, [x29, #-28]
  409644:	ldur	x28, [x29, #-40]
  409648:	cmp	w10, #0x1
  40964c:	b.eq	409684 <__fxstatat@plt+0x6614>  // b.none
  409650:	cmp	w10, #0x2
  409654:	b.eq	409664 <__fxstatat@plt+0x65f4>  // b.none
  409658:	cmp	w10, #0x3
  40965c:	b.ne	409778 <__fxstatat@plt+0x6708>  // b.any
  409660:	b	4097f0 <__fxstatat@plt+0x6780>
  409664:	cmp	w21, #0x2
  409668:	b.ne	409684 <__fxstatat@plt+0x6614>  // b.any
  40966c:	adrp	x8, 424000 <__fxstatat@plt+0x20f90>
  409670:	ldr	x1, [x8, #2376]
  409674:	ldur	x2, [x29, #-48]
  409678:	add	x0, x22, x28
  40967c:	bl	402890 <memcpy@plt>
  409680:	mov	w21, #0x1                   	// #1
  409684:	ldur	w24, [x29, #-12]
  409688:	mov	x0, x22
  40968c:	mov	w20, w21
  409690:	bl	409c0c <__fxstatat@plt+0x6b9c>
  409694:	mov	x19, x0
  409698:	bl	409c54 <__fxstatat@plt+0x6be4>
  40969c:	mov	x21, x0
  4096a0:	cmp	x0, #0xf
  4096a4:	b.cc	4096f0 <__fxstatat@plt+0x6680>  // b.lo, b.ul, b.last
  4096a8:	ldr	x9, [sp, #16]
  4096ac:	mov	x8, x9
  4096b0:	cbnz	x9, 409750 <__fxstatat@plt+0x66e0>
  4096b4:	tbnz	w24, #31, 4096f8 <__fxstatat@plt+0x6688>
  4096b8:	bl	402fd0 <__errno_location@plt>
  4096bc:	mov	x23, x26
  4096c0:	mov	x26, x0
  4096c4:	str	wzr, [x0]
  4096c8:	mov	w1, #0x3                   	// #3
  4096cc:	mov	w0, w24
  4096d0:	bl	402cd0 <fpathconf@plt>
  4096d4:	ldr	w8, [x26]
  4096d8:	mov	x26, x23
  4096dc:	ldr	w23, [sp, #52]
  4096e0:	cmp	w8, #0x0
  4096e4:	cset	w8, eq  // eq = none
  4096e8:	sub	x8, x0, x8
  4096ec:	b	409738 <__fxstatat@plt+0x66c8>
  4096f0:	mov	w8, #0xff                  	// #255
  4096f4:	b	409750 <__fxstatat@plt+0x66e0>
  4096f8:	ldrh	w8, [x19]
  4096fc:	sturh	w8, [x29, #-4]
  409700:	mov	w8, #0x2e                  	// #46
  409704:	strh	w8, [x19]
  409708:	bl	402fd0 <__errno_location@plt>
  40970c:	mov	x24, x0
  409710:	str	wzr, [x0]
  409714:	mov	w1, #0x3                   	// #3
  409718:	mov	x0, x22
  40971c:	bl	4029e0 <pathconf@plt>
  409720:	ldr	w8, [x24]
  409724:	ldurh	w9, [x29, #-4]
  409728:	cmp	w8, #0x0
  40972c:	cset	w8, eq  // eq = none
  409730:	sub	x8, x0, x8
  409734:	strh	w9, [x19]
  409738:	cmn	x8, #0x1
  40973c:	mov	w9, #0xe                   	// #14
  409740:	csinv	x9, x9, xzr, ne  // ne = any
  409744:	cmp	x8, #0x0
  409748:	csel	x8, x8, x9, ge  // ge = tcont
  40974c:	str	x8, [sp, #16]
  409750:	cmp	x8, x21
  409754:	b.cs	409774 <__fxstatat@plt+0x6704>  // b.hs, b.nlast
  409758:	add	x9, x22, x28
  40975c:	sub	x9, x9, x19
  409760:	sub	x10, x8, #0x1
  409764:	cmp	x8, x9
  409768:	csel	x8, x9, x10, hi  // hi = pmore
  40976c:	mov	w9, #0x7e                  	// #126
  409770:	strh	w9, [x19, x8]
  409774:	mov	w21, w20
  409778:	tbz	w23, #0, 4097e0 <__fxstatat@plt+0x6770>
  40977c:	ldur	w2, [x29, #-12]
  409780:	tbz	w2, #31, 409790 <__fxstatat@plt+0x6720>
  409784:	mov	x25, xzr
  409788:	mov	w2, #0xffffff9c            	// #-100
  40978c:	stur	w2, [x29, #-12]
  409790:	cmp	w21, #0x1
  409794:	cset	w4, ne  // ne = any
  409798:	add	x3, x22, x25
  40979c:	mov	w0, #0xffffff9c            	// #-100
  4097a0:	mov	x1, x26
  4097a4:	bl	40c840 <__fxstatat@plt+0x97d0>
  4097a8:	cbz	w0, 4097e0 <__fxstatat@plt+0x6770>
  4097ac:	bl	402fd0 <__errno_location@plt>
  4097b0:	ldr	w20, [x0]
  4097b4:	cmp	w20, #0x11
  4097b8:	b.eq	4093bc <__fxstatat@plt+0x634c>  // b.none
  4097bc:	mov	x19, x0
  4097c0:	cbz	x27, 4097cc <__fxstatat@plt+0x675c>
  4097c4:	mov	x0, x27
  4097c8:	bl	402c40 <closedir@plt>
  4097cc:	mov	x0, x22
  4097d0:	bl	402dc0 <free@plt>
  4097d4:	mov	x22, xzr
  4097d8:	str	w20, [x19]
  4097dc:	b	409808 <__fxstatat@plt+0x6798>
  4097e0:	cbz	x27, 409808 <__fxstatat@plt+0x6798>
  4097e4:	mov	x0, x27
  4097e8:	bl	402c40 <closedir@plt>
  4097ec:	b	409808 <__fxstatat@plt+0x6798>
  4097f0:	mov	x0, x22
  4097f4:	bl	402dc0 <free@plt>
  4097f8:	bl	402fd0 <__errno_location@plt>
  4097fc:	mov	w8, #0xc                   	// #12
  409800:	mov	x22, xzr
  409804:	str	w8, [x0]
  409808:	mov	x0, x22
  40980c:	ldp	x20, x19, [sp, #208]
  409810:	ldp	x22, x21, [sp, #192]
  409814:	ldp	x24, x23, [sp, #176]
  409818:	ldp	x26, x25, [sp, #160]
  40981c:	ldp	x28, x27, [sp, #144]
  409820:	ldp	x29, x30, [sp, #128]
  409824:	add	sp, sp, #0xe0
  409828:	ret
  40982c:	mov	w3, #0x1                   	// #1
  409830:	b	409304 <__fxstatat@plt+0x6294>
  409834:	stp	x29, x30, [sp, #-16]!
  409838:	mov	w3, wzr
  40983c:	mov	x29, sp
  409840:	bl	409304 <__fxstatat@plt+0x6294>
  409844:	cbz	x0, 409850 <__fxstatat@plt+0x67e0>
  409848:	ldp	x29, x30, [sp], #16
  40984c:	ret
  409850:	bl	40e5ac <__fxstatat@plt+0xb53c>
  409854:	stp	x29, x30, [sp, #-32]!
  409858:	str	x19, [sp, #16]
  40985c:	mov	x29, sp
  409860:	cbz	x1, 409898 <__fxstatat@plt+0x6828>
  409864:	ldrb	w8, [x1]
  409868:	cbz	w8, 409898 <__fxstatat@plt+0x6828>
  40986c:	adrp	x8, 424000 <__fxstatat@plt+0x20f90>
  409870:	ldr	x5, [x8, #1056]
  409874:	adrp	x19, 412000 <__fxstatat@plt+0xef90>
  409878:	adrp	x2, 412000 <__fxstatat@plt+0xef90>
  40987c:	add	x19, x19, #0x7f8
  409880:	add	x2, x2, #0x818
  409884:	mov	w4, #0x4                   	// #4
  409888:	mov	x3, x19
  40988c:	bl	409198 <__fxstatat@plt+0x6128>
  409890:	ldr	w0, [x19, x0, lsl #2]
  409894:	b	40989c <__fxstatat@plt+0x682c>
  409898:	mov	w0, #0x2                   	// #2
  40989c:	ldr	x19, [sp, #16]
  4098a0:	ldp	x29, x30, [sp], #32
  4098a4:	ret
  4098a8:	stp	x29, x30, [sp, #-16]!
  4098ac:	mov	x29, sp
  4098b0:	cbz	x1, 4098bc <__fxstatat@plt+0x684c>
  4098b4:	ldrb	w8, [x1]
  4098b8:	cbnz	w8, 4098d8 <__fxstatat@plt+0x6868>
  4098bc:	adrp	x0, 412000 <__fxstatat@plt+0xef90>
  4098c0:	add	x0, x0, #0x861
  4098c4:	bl	402fe0 <getenv@plt>
  4098c8:	adrp	x8, 412000 <__fxstatat@plt+0xef90>
  4098cc:	add	x8, x8, #0x860
  4098d0:	mov	x1, x0
  4098d4:	mov	x0, x8
  4098d8:	ldp	x29, x30, [sp], #16
  4098dc:	b	409854 <__fxstatat@plt+0x67e4>
  4098e0:	cbz	x0, 409928 <__fxstatat@plt+0x68b8>
  4098e4:	cbz	x1, 409934 <__fxstatat@plt+0x68c4>
  4098e8:	mov	x9, x0
  4098ec:	mov	x10, x1
  4098f0:	mov	x8, x10
  4098f4:	udiv	x10, x9, x10
  4098f8:	msub	x10, x10, x8, x9
  4098fc:	mov	x9, x8
  409900:	cbnz	x10, 4098f0 <__fxstatat@plt+0x6880>
  409904:	udiv	x8, x0, x8
  409908:	umulh	x9, x1, x8
  40990c:	mul	x8, x1, x8
  409910:	cmp	xzr, x9
  409914:	cset	w9, ne  // ne = any
  409918:	cmp	x8, x2
  40991c:	b.hi	409934 <__fxstatat@plt+0x68c4>  // b.pmore
  409920:	cbnz	w9, 409934 <__fxstatat@plt+0x68c4>
  409924:	b	40993c <__fxstatat@plt+0x68cc>
  409928:	cmp	x1, #0x0
  40992c:	mov	w8, #0x2000                	// #8192
  409930:	csel	x0, x1, x8, ne  // ne = any
  409934:	cmp	x0, x2
  409938:	csel	x8, x2, x0, hi  // hi = pmore
  40993c:	mov	x0, x8
  409940:	ret
  409944:	adrp	x8, 424000 <__fxstatat@plt+0x20f90>
  409948:	str	x0, [x8, #2384]
  40994c:	ret
  409950:	stp	x29, x30, [sp, #-48]!
  409954:	stp	x20, x19, [sp, #32]
  409958:	adrp	x20, 424000 <__fxstatat@plt+0x20f90>
  40995c:	ldr	x19, [x20, #1200]
  409960:	str	x21, [sp, #16]
  409964:	mov	x29, sp
  409968:	mov	x0, x19
  40996c:	bl	40e8b4 <__fxstatat@plt+0xb844>
  409970:	cbz	x0, 409988 <__fxstatat@plt+0x6918>
  409974:	mov	w2, #0x1                   	// #1
  409978:	mov	x0, x19
  40997c:	mov	x1, xzr
  409980:	bl	40e8f4 <__fxstatat@plt+0xb884>
  409984:	cbz	w0, 409990 <__fxstatat@plt+0x6920>
  409988:	mov	w19, wzr
  40998c:	b	4099a0 <__fxstatat@plt+0x6930>
  409990:	ldr	x0, [x20, #1200]
  409994:	bl	40e86c <__fxstatat@plt+0xb7fc>
  409998:	cmp	w0, #0x0
  40999c:	cset	w19, ne  // ne = any
  4099a0:	ldr	x0, [x20, #1200]
  4099a4:	bl	40ee4c <__fxstatat@plt+0xbddc>
  4099a8:	tbnz	w19, #0, 4099c0 <__fxstatat@plt+0x6950>
  4099ac:	cbnz	w0, 4099c0 <__fxstatat@plt+0x6950>
  4099b0:	ldp	x20, x19, [sp, #32]
  4099b4:	ldr	x21, [sp, #16]
  4099b8:	ldp	x29, x30, [sp], #48
  4099bc:	b	409a58 <__fxstatat@plt+0x69e8>
  4099c0:	adrp	x1, 412000 <__fxstatat@plt+0xef90>
  4099c4:	add	x1, x1, #0x897
  4099c8:	mov	w2, #0x5                   	// #5
  4099cc:	mov	x0, xzr
  4099d0:	bl	402f30 <dcgettext@plt>
  4099d4:	adrp	x8, 424000 <__fxstatat@plt+0x20f90>
  4099d8:	ldr	x21, [x8, #2384]
  4099dc:	mov	x19, x0
  4099e0:	bl	402fd0 <__errno_location@plt>
  4099e4:	ldr	w20, [x0]
  4099e8:	cbnz	x21, 409a08 <__fxstatat@plt+0x6998>
  4099ec:	adrp	x2, 412000 <__fxstatat@plt+0xef90>
  4099f0:	add	x2, x2, #0x23a
  4099f4:	mov	w0, wzr
  4099f8:	mov	w1, w20
  4099fc:	mov	x3, x19
  409a00:	bl	4028f0 <error@plt>
  409a04:	b	409a2c <__fxstatat@plt+0x69bc>
  409a08:	mov	x0, x21
  409a0c:	bl	40c4fc <__fxstatat@plt+0x948c>
  409a10:	adrp	x2, 412000 <__fxstatat@plt+0xef90>
  409a14:	mov	x3, x0
  409a18:	add	x2, x2, #0x8aa
  409a1c:	mov	w0, wzr
  409a20:	mov	w1, w20
  409a24:	mov	x4, x19
  409a28:	bl	4028f0 <error@plt>
  409a2c:	bl	409a58 <__fxstatat@plt+0x69e8>
  409a30:	adrp	x8, 424000 <__fxstatat@plt+0x20f90>
  409a34:	ldr	w0, [x8, #1064]
  409a38:	bl	4028a0 <_exit@plt>
  409a3c:	adrp	x8, 424000 <__fxstatat@plt+0x20f90>
  409a40:	str	x0, [x8, #2392]
  409a44:	ret
  409a48:	and	w8, w0, #0x1
  409a4c:	adrp	x9, 424000 <__fxstatat@plt+0x20f90>
  409a50:	strb	w8, [x9, #2400]
  409a54:	ret
  409a58:	stp	x29, x30, [sp, #-48]!
  409a5c:	adrp	x8, 424000 <__fxstatat@plt+0x20f90>
  409a60:	ldr	x0, [x8, #1192]
  409a64:	str	x21, [sp, #16]
  409a68:	stp	x20, x19, [sp, #32]
  409a6c:	mov	x29, sp
  409a70:	bl	40ee4c <__fxstatat@plt+0xbddc>
  409a74:	cbz	w0, 409a94 <__fxstatat@plt+0x6a24>
  409a78:	adrp	x8, 424000 <__fxstatat@plt+0x20f90>
  409a7c:	ldrb	w8, [x8, #2400]
  409a80:	cbz	w8, 409ab4 <__fxstatat@plt+0x6a44>
  409a84:	bl	402fd0 <__errno_location@plt>
  409a88:	ldr	w8, [x0]
  409a8c:	cmp	w8, #0x20
  409a90:	b.ne	409ab4 <__fxstatat@plt+0x6a44>  // b.any
  409a94:	adrp	x8, 424000 <__fxstatat@plt+0x20f90>
  409a98:	ldr	x0, [x8, #1168]
  409a9c:	bl	40ee4c <__fxstatat@plt+0xbddc>
  409aa0:	cbnz	w0, 409b20 <__fxstatat@plt+0x6ab0>
  409aa4:	ldp	x20, x19, [sp, #32]
  409aa8:	ldr	x21, [sp, #16]
  409aac:	ldp	x29, x30, [sp], #48
  409ab0:	ret
  409ab4:	adrp	x1, 412000 <__fxstatat@plt+0xef90>
  409ab8:	add	x1, x1, #0x8b1
  409abc:	mov	w2, #0x5                   	// #5
  409ac0:	mov	x0, xzr
  409ac4:	bl	402f30 <dcgettext@plt>
  409ac8:	adrp	x8, 424000 <__fxstatat@plt+0x20f90>
  409acc:	ldr	x21, [x8, #2392]
  409ad0:	mov	x19, x0
  409ad4:	bl	402fd0 <__errno_location@plt>
  409ad8:	ldr	w20, [x0]
  409adc:	cbnz	x21, 409afc <__fxstatat@plt+0x6a8c>
  409ae0:	adrp	x2, 412000 <__fxstatat@plt+0xef90>
  409ae4:	add	x2, x2, #0x23a
  409ae8:	mov	w0, wzr
  409aec:	mov	w1, w20
  409af0:	mov	x3, x19
  409af4:	bl	4028f0 <error@plt>
  409af8:	b	409b20 <__fxstatat@plt+0x6ab0>
  409afc:	mov	x0, x21
  409b00:	bl	40c4fc <__fxstatat@plt+0x948c>
  409b04:	adrp	x2, 412000 <__fxstatat@plt+0xef90>
  409b08:	mov	x3, x0
  409b0c:	add	x2, x2, #0x8aa
  409b10:	mov	w0, wzr
  409b14:	mov	w1, w20
  409b18:	mov	x4, x19
  409b1c:	bl	4028f0 <error@plt>
  409b20:	adrp	x8, 424000 <__fxstatat@plt+0x20f90>
  409b24:	ldr	w0, [x8, #1064]
  409b28:	bl	4028a0 <_exit@plt>
  409b2c:	stp	x29, x30, [sp, #-16]!
  409b30:	mov	x29, sp
  409b34:	bl	409ba0 <__fxstatat@plt+0x6b30>
  409b38:	cbz	x0, 409b44 <__fxstatat@plt+0x6ad4>
  409b3c:	ldp	x29, x30, [sp], #16
  409b40:	ret
  409b44:	bl	40e5ac <__fxstatat@plt+0xb53c>
  409b48:	stp	x29, x30, [sp, #-48]!
  409b4c:	str	x21, [sp, #16]
  409b50:	stp	x20, x19, [sp, #32]
  409b54:	mov	x20, x0
  409b58:	ldrb	w8, [x20], #-1
  409b5c:	mov	x29, sp
  409b60:	mov	x19, x0
  409b64:	cmp	w8, #0x2f
  409b68:	cset	w21, eq  // eq = none
  409b6c:	bl	409c0c <__fxstatat@plt+0x6b9c>
  409b70:	sub	x8, x0, x19
  409b74:	mov	x0, x8
  409b78:	cmp	x8, x21
  409b7c:	b.ls	409b90 <__fxstatat@plt+0x6b20>  // b.plast
  409b80:	ldrb	w8, [x20, x0]
  409b84:	cmp	w8, #0x2f
  409b88:	sub	x8, x0, #0x1
  409b8c:	b.eq	409b74 <__fxstatat@plt+0x6b04>  // b.none
  409b90:	ldp	x20, x19, [sp, #32]
  409b94:	ldr	x21, [sp, #16]
  409b98:	ldp	x29, x30, [sp], #48
  409b9c:	ret
  409ba0:	stp	x29, x30, [sp, #-48]!
  409ba4:	str	x21, [sp, #16]
  409ba8:	stp	x20, x19, [sp, #32]
  409bac:	mov	x29, sp
  409bb0:	mov	x21, x0
  409bb4:	bl	409b48 <__fxstatat@plt+0x6ad8>
  409bb8:	cmp	x0, #0x0
  409bbc:	cinc	x8, x0, eq  // eq = none
  409bc0:	mov	x19, x0
  409bc4:	add	x0, x8, #0x1
  409bc8:	bl	402ab0 <malloc@plt>
  409bcc:	mov	x20, x0
  409bd0:	cbz	x0, 409bf8 <__fxstatat@plt+0x6b88>
  409bd4:	mov	x0, x20
  409bd8:	mov	x1, x21
  409bdc:	mov	x2, x19
  409be0:	bl	402890 <memcpy@plt>
  409be4:	cbnz	x19, 409bf4 <__fxstatat@plt+0x6b84>
  409be8:	mov	w8, #0x2e                  	// #46
  409bec:	mov	w19, #0x1                   	// #1
  409bf0:	strb	w8, [x20]
  409bf4:	strb	wzr, [x20, x19]
  409bf8:	mov	x0, x20
  409bfc:	ldp	x20, x19, [sp, #32]
  409c00:	ldr	x21, [sp, #16]
  409c04:	ldp	x29, x30, [sp], #48
  409c08:	ret
  409c0c:	sub	x0, x0, #0x1
  409c10:	ldrb	w10, [x0, #1]!
  409c14:	cmp	w10, #0x2f
  409c18:	b.eq	409c10 <__fxstatat@plt+0x6ba0>  // b.none
  409c1c:	mov	w8, wzr
  409c20:	mov	x9, x0
  409c24:	and	w10, w10, #0xff
  409c28:	cmp	w10, #0x2f
  409c2c:	b.eq	409c44 <__fxstatat@plt+0x6bd4>  // b.none
  409c30:	cbz	w10, 409c50 <__fxstatat@plt+0x6be0>
  409c34:	tst	w8, #0x1
  409c38:	mov	w8, wzr
  409c3c:	csel	x0, x9, x0, ne  // ne = any
  409c40:	b	409c48 <__fxstatat@plt+0x6bd8>
  409c44:	mov	w8, #0x1                   	// #1
  409c48:	ldrb	w10, [x9, #1]!
  409c4c:	b	409c24 <__fxstatat@plt+0x6bb4>
  409c50:	ret
  409c54:	stp	x29, x30, [sp, #-32]!
  409c58:	str	x19, [sp, #16]
  409c5c:	mov	x29, sp
  409c60:	mov	x19, x0
  409c64:	bl	4028b0 <strlen@plt>
  409c68:	mov	x8, x0
  409c6c:	sub	x9, x19, #0x1
  409c70:	mov	x0, x8
  409c74:	cmp	x8, #0x2
  409c78:	b.cc	409c8c <__fxstatat@plt+0x6c1c>  // b.lo, b.ul, b.last
  409c7c:	ldrb	w8, [x9, x0]
  409c80:	cmp	w8, #0x2f
  409c84:	sub	x8, x0, #0x1
  409c88:	b.eq	409c70 <__fxstatat@plt+0x6c00>  // b.none
  409c8c:	ldr	x19, [sp, #16]
  409c90:	ldp	x29, x30, [sp], #32
  409c94:	ret
  409c98:	stp	x29, x30, [sp, #-32]!
  409c9c:	str	x19, [sp, #16]
  409ca0:	mov	x29, sp
  409ca4:	mov	x19, x0
  409ca8:	bl	409c0c <__fxstatat@plt+0x6b9c>
  409cac:	ldrb	w8, [x0]
  409cb0:	cmp	w8, #0x0
  409cb4:	csel	x19, x19, x0, eq  // eq = none
  409cb8:	mov	x0, x19
  409cbc:	bl	409c54 <__fxstatat@plt+0x6be4>
  409cc0:	ldrb	w8, [x19, x0]
  409cc4:	strb	wzr, [x19, x0]
  409cc8:	ldr	x19, [sp, #16]
  409ccc:	cmp	w8, #0x0
  409cd0:	cset	w0, ne  // ne = any
  409cd4:	ldp	x29, x30, [sp], #32
  409cd8:	ret
  409cdc:	b	402cb0 <posix_fadvise@plt>
  409ce0:	cbz	x0, 409d10 <__fxstatat@plt+0x6ca0>
  409ce4:	stp	x29, x30, [sp, #-32]!
  409ce8:	str	x19, [sp, #16]
  409cec:	mov	x29, sp
  409cf0:	mov	w19, w1
  409cf4:	bl	402a40 <fileno@plt>
  409cf8:	mov	w3, w19
  409cfc:	ldr	x19, [sp, #16]
  409d00:	mov	x1, xzr
  409d04:	mov	x2, xzr
  409d08:	ldp	x29, x30, [sp], #32
  409d0c:	b	402cb0 <posix_fadvise@plt>
  409d10:	ret
  409d14:	sub	sp, sp, #0xe0
  409d18:	stp	x29, x30, [sp, #208]
  409d1c:	add	x29, sp, #0xd0
  409d20:	stp	x2, x3, [x29, #-80]
  409d24:	stp	x4, x5, [x29, #-64]
  409d28:	stp	x6, x7, [x29, #-48]
  409d2c:	stp	q1, q2, [sp, #16]
  409d30:	stp	q3, q4, [sp, #48]
  409d34:	str	q0, [sp]
  409d38:	stp	q5, q6, [sp, #80]
  409d3c:	str	q7, [sp, #112]
  409d40:	tbnz	w1, #6, 409d4c <__fxstatat@plt+0x6cdc>
  409d44:	mov	w2, wzr
  409d48:	b	409da4 <__fxstatat@plt+0x6d34>
  409d4c:	mov	x9, #0xffffffffffffffd0    	// #-48
  409d50:	mov	x11, sp
  409d54:	sub	x12, x29, #0x50
  409d58:	movk	x9, #0xff80, lsl #32
  409d5c:	add	x10, x29, #0x10
  409d60:	mov	x8, #0xffffffffffffffd0    	// #-48
  409d64:	add	x11, x11, #0x80
  409d68:	add	x12, x12, #0x30
  409d6c:	stp	x11, x9, [x29, #-16]
  409d70:	stp	x10, x12, [x29, #-32]
  409d74:	tbz	w8, #31, 409d94 <__fxstatat@plt+0x6d24>
  409d78:	add	w9, w8, #0x8
  409d7c:	cmn	w8, #0x8
  409d80:	stur	w9, [x29, #-8]
  409d84:	b.gt	409d94 <__fxstatat@plt+0x6d24>
  409d88:	ldur	x9, [x29, #-24]
  409d8c:	add	x8, x9, x8
  409d90:	b	409da0 <__fxstatat@plt+0x6d30>
  409d94:	ldur	x8, [x29, #-32]
  409d98:	add	x9, x8, #0x8
  409d9c:	stur	x9, [x29, #-32]
  409da0:	ldr	w2, [x8]
  409da4:	bl	402ae0 <open@plt>
  409da8:	bl	40d1a4 <__fxstatat@plt+0xa134>
  409dac:	ldp	x29, x30, [sp, #208]
  409db0:	add	sp, sp, #0xe0
  409db4:	ret
  409db8:	stp	x29, x30, [sp, #-48]!
  409dbc:	stp	x22, x21, [sp, #16]
  409dc0:	stp	x20, x19, [sp, #32]
  409dc4:	mov	x29, sp
  409dc8:	cbz	x0, 409e28 <__fxstatat@plt+0x6db8>
  409dcc:	mov	x20, x0
  409dd0:	mov	w0, #0x18                  	// #24
  409dd4:	mov	x21, x2
  409dd8:	mov	x22, x1
  409ddc:	bl	40e370 <__fxstatat@plt+0xb300>
  409de0:	mov	x19, x0
  409de4:	mov	x0, x22
  409de8:	bl	40e564 <__fxstatat@plt+0xb4f4>
  409dec:	str	x0, [x19]
  409df0:	ldr	q0, [x21]
  409df4:	mov	x0, x20
  409df8:	mov	x1, x19
  409dfc:	ext	v0.16b, v0.16b, v0.16b, #8
  409e00:	stur	q0, [x19, #8]
  409e04:	bl	40ae50 <__fxstatat@plt+0x7de0>
  409e08:	cbz	x0, 409e38 <__fxstatat@plt+0x6dc8>
  409e0c:	cmp	x0, x19
  409e10:	b.eq	409e28 <__fxstatat@plt+0x6db8>  // b.none
  409e14:	mov	x0, x19
  409e18:	ldp	x20, x19, [sp, #32]
  409e1c:	ldp	x22, x21, [sp, #16]
  409e20:	ldp	x29, x30, [sp], #48
  409e24:	b	40b038 <__fxstatat@plt+0x7fc8>
  409e28:	ldp	x20, x19, [sp, #32]
  409e2c:	ldp	x22, x21, [sp, #16]
  409e30:	ldp	x29, x30, [sp], #48
  409e34:	ret
  409e38:	bl	40e5ac <__fxstatat@plt+0xb53c>
  409e3c:	cbz	x0, 409e74 <__fxstatat@plt+0x6e04>
  409e40:	sub	sp, sp, #0x30
  409e44:	stp	x29, x30, [sp, #32]
  409e48:	str	x1, [sp, #8]
  409e4c:	ldr	q0, [x2]
  409e50:	add	x1, sp, #0x8
  409e54:	add	x29, sp, #0x20
  409e58:	ext	v0.16b, v0.16b, v0.16b, #8
  409e5c:	stur	q0, [sp, #16]
  409e60:	bl	40a2e8 <__fxstatat@plt+0x7278>
  409e64:	ldp	x29, x30, [sp, #32]
  409e68:	cmp	x0, #0x0
  409e6c:	cset	w0, ne  // ne = any
  409e70:	add	sp, sp, #0x30
  409e74:	ret
  409e78:	and	w8, w0, #0xf000
  409e7c:	sub	w8, w8, #0x1, lsl #12
  409e80:	lsr	w8, w8, #12
  409e84:	cmp	w8, #0xb
  409e88:	b.hi	409eb8 <__fxstatat@plt+0x6e48>  // b.pmore
  409e8c:	adrp	x9, 412000 <__fxstatat@plt+0xef90>
  409e90:	add	x9, x9, #0x8bd
  409e94:	adr	x10, 409ea8 <__fxstatat@plt+0x6e38>
  409e98:	ldrb	w11, [x9, x8]
  409e9c:	add	x10, x10, x11, lsl #2
  409ea0:	mov	w8, #0x2d                  	// #45
  409ea4:	br	x10
  409ea8:	mov	w8, #0x70                  	// #112
  409eac:	b	409edc <__fxstatat@plt+0x6e6c>
  409eb0:	mov	w8, #0x63                  	// #99
  409eb4:	b	409edc <__fxstatat@plt+0x6e6c>
  409eb8:	mov	w8, #0x3f                  	// #63
  409ebc:	b	409edc <__fxstatat@plt+0x6e6c>
  409ec0:	mov	w8, #0x64                  	// #100
  409ec4:	b	409edc <__fxstatat@plt+0x6e6c>
  409ec8:	mov	w8, #0x6c                  	// #108
  409ecc:	b	409edc <__fxstatat@plt+0x6e6c>
  409ed0:	mov	w8, #0x73                  	// #115
  409ed4:	b	409edc <__fxstatat@plt+0x6e6c>
  409ed8:	mov	w8, #0x62                  	// #98
  409edc:	strb	w8, [x1]
  409ee0:	tst	w0, #0x100
  409ee4:	mov	w8, #0x72                  	// #114
  409ee8:	mov	w9, #0x2d                  	// #45
  409eec:	mov	w10, #0x77                  	// #119
  409ef0:	csel	w14, w9, w8, eq  // eq = none
  409ef4:	tst	w0, #0x80
  409ef8:	mov	w11, #0x53                  	// #83
  409efc:	mov	w12, #0x73                  	// #115
  409f00:	mov	w13, #0x78                  	// #120
  409f04:	strb	w14, [x1, #1]
  409f08:	csel	w14, w9, w10, eq  // eq = none
  409f0c:	tst	w0, #0x40
  409f10:	strb	w14, [x1, #2]
  409f14:	csel	w14, w12, w11, ne  // ne = any
  409f18:	csel	w15, w13, w9, ne  // ne = any
  409f1c:	tst	w0, #0x800
  409f20:	csel	w14, w15, w14, eq  // eq = none
  409f24:	tst	w0, #0x20
  409f28:	strb	w14, [x1, #3]
  409f2c:	csel	w14, w9, w8, eq  // eq = none
  409f30:	tst	w0, #0x10
  409f34:	strb	w14, [x1, #4]
  409f38:	csel	w14, w9, w10, eq  // eq = none
  409f3c:	tst	w0, #0x8
  409f40:	csel	w11, w12, w11, ne  // ne = any
  409f44:	csel	w12, w13, w9, ne  // ne = any
  409f48:	tst	w0, #0x400
  409f4c:	csel	w11, w12, w11, eq  // eq = none
  409f50:	tst	w0, #0x4
  409f54:	csel	w8, w9, w8, eq  // eq = none
  409f58:	tst	w0, #0x2
  409f5c:	mov	w15, #0x54                  	// #84
  409f60:	strb	w14, [x1, #5]
  409f64:	mov	w14, #0x74                  	// #116
  409f68:	strb	w8, [x1, #7]
  409f6c:	csel	w8, w9, w10, eq  // eq = none
  409f70:	tst	w0, #0x1
  409f74:	strb	w8, [x1, #8]
  409f78:	csel	w8, w14, w15, ne  // ne = any
  409f7c:	csel	w9, w13, w9, ne  // ne = any
  409f80:	tst	w0, #0x200
  409f84:	mov	w12, #0x20                  	// #32
  409f88:	csel	w8, w9, w8, eq  // eq = none
  409f8c:	strb	w11, [x1, #6]
  409f90:	strb	w8, [x1, #9]
  409f94:	strh	w12, [x1, #10]
  409f98:	ret
  409f9c:	ldr	w0, [x0, #16]
  409fa0:	b	409e78 <__fxstatat@plt+0x6e08>
  409fa4:	stp	x29, x30, [sp, #-16]!
  409fa8:	mov	x29, sp
  409fac:	bl	409fc0 <__fxstatat@plt+0x6f50>
  409fb0:	cbz	x0, 409fbc <__fxstatat@plt+0x6f4c>
  409fb4:	ldp	x29, x30, [sp], #16
  409fb8:	ret
  409fbc:	bl	40e5ac <__fxstatat@plt+0xb53c>
  409fc0:	stp	x29, x30, [sp, #-80]!
  409fc4:	stp	x26, x25, [sp, #16]
  409fc8:	stp	x24, x23, [sp, #32]
  409fcc:	stp	x22, x21, [sp, #48]
  409fd0:	stp	x20, x19, [sp, #64]
  409fd4:	mov	x29, sp
  409fd8:	mov	x20, x2
  409fdc:	mov	x19, x1
  409fe0:	mov	x21, x0
  409fe4:	bl	409c0c <__fxstatat@plt+0x6b9c>
  409fe8:	mov	x22, x0
  409fec:	bl	409c54 <__fxstatat@plt+0x6be4>
  409ff0:	sub	x8, x22, x21
  409ff4:	mov	x24, x0
  409ff8:	add	x23, x8, x0
  409ffc:	mov	x0, x19
  40a000:	bl	4028b0 <strlen@plt>
  40a004:	mov	x22, x0
  40a008:	cbz	x24, 40a024 <__fxstatat@plt+0x6fb4>
  40a00c:	add	x8, x23, x21
  40a010:	ldurb	w8, [x8, #-1]
  40a014:	cmp	w8, #0x2f
  40a018:	b.ne	40a038 <__fxstatat@plt+0x6fc8>  // b.any
  40a01c:	mov	w25, wzr
  40a020:	b	40a048 <__fxstatat@plt+0x6fd8>
  40a024:	ldrb	w8, [x19]
  40a028:	cmp	w8, #0x2f
  40a02c:	mov	w8, #0x2e                  	// #46
  40a030:	csel	w25, w8, wzr, eq  // eq = none
  40a034:	b	40a048 <__fxstatat@plt+0x6fd8>
  40a038:	ldrb	w8, [x19]
  40a03c:	cmp	w8, #0x2f
  40a040:	mov	w8, #0x2f                  	// #47
  40a044:	csel	w25, wzr, w8, eq  // eq = none
  40a048:	cmp	w25, #0x0
  40a04c:	add	x8, x22, x23
  40a050:	cinc	x8, x8, ne  // ne = any
  40a054:	add	x0, x8, #0x1
  40a058:	cset	w26, ne  // ne = any
  40a05c:	bl	402ab0 <malloc@plt>
  40a060:	mov	x24, x0
  40a064:	cbz	x0, 40a0a0 <__fxstatat@plt+0x7030>
  40a068:	mov	x3, #0xffffffffffffffff    	// #-1
  40a06c:	mov	x0, x24
  40a070:	mov	x1, x21
  40a074:	mov	x2, x23
  40a078:	bl	402f00 <__mempcpy_chk@plt>
  40a07c:	strb	w25, [x0]
  40a080:	add	x0, x0, x26
  40a084:	cbz	x20, 40a08c <__fxstatat@plt+0x701c>
  40a088:	str	x0, [x20]
  40a08c:	mov	x3, #0xffffffffffffffff    	// #-1
  40a090:	mov	x1, x19
  40a094:	mov	x2, x22
  40a098:	bl	402f00 <__mempcpy_chk@plt>
  40a09c:	strb	wzr, [x0]
  40a0a0:	mov	x0, x24
  40a0a4:	ldp	x20, x19, [sp, #64]
  40a0a8:	ldp	x22, x21, [sp, #48]
  40a0ac:	ldp	x24, x23, [sp, #32]
  40a0b0:	ldp	x26, x25, [sp, #16]
  40a0b4:	ldp	x29, x30, [sp], #80
  40a0b8:	ret
  40a0bc:	stp	x29, x30, [sp, #-48]!
  40a0c0:	stp	x22, x21, [sp, #16]
  40a0c4:	stp	x20, x19, [sp, #32]
  40a0c8:	mov	x29, sp
  40a0cc:	cbz	x2, 40a110 <__fxstatat@plt+0x70a0>
  40a0d0:	mov	x20, x2
  40a0d4:	mov	x21, x1
  40a0d8:	mov	w22, w0
  40a0dc:	mov	x19, xzr
  40a0e0:	mov	w0, w22
  40a0e4:	mov	x1, x21
  40a0e8:	mov	x2, x20
  40a0ec:	bl	40ca04 <__fxstatat@plt+0x9994>
  40a0f0:	cmn	x0, #0x1
  40a0f4:	b.eq	40a124 <__fxstatat@plt+0x70b4>  // b.none
  40a0f8:	cbz	x0, 40a118 <__fxstatat@plt+0x70a8>
  40a0fc:	add	x19, x0, x19
  40a100:	subs	x20, x20, x0
  40a104:	add	x21, x21, x0
  40a108:	b.ne	40a0e0 <__fxstatat@plt+0x7070>  // b.any
  40a10c:	b	40a124 <__fxstatat@plt+0x70b4>
  40a110:	mov	x19, xzr
  40a114:	b	40a124 <__fxstatat@plt+0x70b4>
  40a118:	bl	402fd0 <__errno_location@plt>
  40a11c:	mov	w8, #0x1c                  	// #28
  40a120:	str	w8, [x0]
  40a124:	mov	x0, x19
  40a128:	ldp	x20, x19, [sp, #32]
  40a12c:	ldp	x22, x21, [sp, #16]
  40a130:	ldp	x29, x30, [sp], #48
  40a134:	ret
  40a138:	ldr	x0, [x0, #16]
  40a13c:	ret
  40a140:	ldr	x0, [x0, #24]
  40a144:	ret
  40a148:	ldr	x0, [x0, #32]
  40a14c:	ret
  40a150:	ldp	x8, x9, [x0]
  40a154:	cmp	x8, x9
  40a158:	b.cs	40a194 <__fxstatat@plt+0x7124>  // b.hs, b.nlast
  40a15c:	mov	x0, xzr
  40a160:	ldr	x10, [x8]
  40a164:	cbz	x10, 40a184 <__fxstatat@plt+0x7114>
  40a168:	mov	x10, xzr
  40a16c:	mov	x11, x8
  40a170:	ldr	x11, [x11, #8]
  40a174:	add	x10, x10, #0x1
  40a178:	cbnz	x11, 40a170 <__fxstatat@plt+0x7100>
  40a17c:	cmp	x10, x0
  40a180:	csel	x0, x10, x0, hi  // hi = pmore
  40a184:	add	x8, x8, #0x10
  40a188:	cmp	x8, x9
  40a18c:	b.cc	40a160 <__fxstatat@plt+0x70f0>  // b.lo, b.ul, b.last
  40a190:	ret
  40a194:	mov	x0, xzr
  40a198:	ret
  40a19c:	ldp	x9, x10, [x0]
  40a1a0:	cmp	x9, x10
  40a1a4:	b.cs	40a1dc <__fxstatat@plt+0x716c>  // b.hs, b.nlast
  40a1a8:	mov	x8, xzr
  40a1ac:	mov	x11, xzr
  40a1b0:	ldr	x12, [x9]
  40a1b4:	cbz	x12, 40a1cc <__fxstatat@plt+0x715c>
  40a1b8:	mov	x12, x9
  40a1bc:	ldr	x12, [x12, #8]
  40a1c0:	add	x8, x8, #0x1
  40a1c4:	cbnz	x12, 40a1bc <__fxstatat@plt+0x714c>
  40a1c8:	add	x11, x11, #0x1
  40a1cc:	add	x9, x9, #0x10
  40a1d0:	cmp	x9, x10
  40a1d4:	b.cc	40a1b0 <__fxstatat@plt+0x7140>  // b.lo, b.ul, b.last
  40a1d8:	b	40a1e4 <__fxstatat@plt+0x7174>
  40a1dc:	mov	x11, xzr
  40a1e0:	mov	x8, xzr
  40a1e4:	ldr	x9, [x0, #24]
  40a1e8:	cmp	x11, x9
  40a1ec:	b.ne	40a204 <__fxstatat@plt+0x7194>  // b.any
  40a1f0:	ldr	x9, [x0, #32]
  40a1f4:	cmp	x8, x9
  40a1f8:	b.ne	40a204 <__fxstatat@plt+0x7194>  // b.any
  40a1fc:	mov	w0, #0x1                   	// #1
  40a200:	ret
  40a204:	mov	w0, wzr
  40a208:	ret
  40a20c:	stp	x29, x30, [sp, #-48]!
  40a210:	stp	x22, x21, [sp, #16]
  40a214:	stp	x20, x19, [sp, #32]
  40a218:	ldp	x8, x9, [x0]
  40a21c:	ldp	x20, x3, [x0, #24]
  40a220:	ldr	x22, [x0, #16]
  40a224:	mov	x19, x1
  40a228:	cmp	x8, x9
  40a22c:	mov	x21, xzr
  40a230:	mov	x29, sp
  40a234:	b.cs	40a268 <__fxstatat@plt+0x71f8>  // b.hs, b.nlast
  40a238:	ldr	x10, [x8]
  40a23c:	cbz	x10, 40a25c <__fxstatat@plt+0x71ec>
  40a240:	mov	x10, xzr
  40a244:	mov	x11, x8
  40a248:	ldr	x11, [x11, #8]
  40a24c:	add	x10, x10, #0x1
  40a250:	cbnz	x11, 40a248 <__fxstatat@plt+0x71d8>
  40a254:	cmp	x10, x21
  40a258:	csel	x21, x10, x21, hi  // hi = pmore
  40a25c:	add	x8, x8, #0x10
  40a260:	cmp	x8, x9
  40a264:	b.cc	40a238 <__fxstatat@plt+0x71c8>  // b.lo, b.ul, b.last
  40a268:	adrp	x2, 412000 <__fxstatat@plt+0xef90>
  40a26c:	add	x2, x2, #0x8d8
  40a270:	mov	w1, #0x1                   	// #1
  40a274:	mov	x0, x19
  40a278:	bl	402d30 <__fprintf_chk@plt>
  40a27c:	adrp	x2, 412000 <__fxstatat@plt+0xef90>
  40a280:	add	x2, x2, #0x8f0
  40a284:	mov	w1, #0x1                   	// #1
  40a288:	mov	x0, x19
  40a28c:	mov	x3, x22
  40a290:	bl	402d30 <__fprintf_chk@plt>
  40a294:	mov	x8, #0x4059000000000000    	// #4636737291354636288
  40a298:	ucvtf	d0, x20
  40a29c:	fmov	d1, x8
  40a2a0:	fmul	d0, d0, d1
  40a2a4:	ucvtf	d1, x22
  40a2a8:	adrp	x2, 412000 <__fxstatat@plt+0xef90>
  40a2ac:	fdiv	d0, d0, d1
  40a2b0:	add	x2, x2, #0x908
  40a2b4:	mov	w1, #0x1                   	// #1
  40a2b8:	mov	x0, x19
  40a2bc:	mov	x3, x20
  40a2c0:	bl	402d30 <__fprintf_chk@plt>
  40a2c4:	mov	x0, x19
  40a2c8:	mov	x3, x21
  40a2cc:	ldp	x20, x19, [sp, #32]
  40a2d0:	ldp	x22, x21, [sp, #16]
  40a2d4:	adrp	x2, 412000 <__fxstatat@plt+0xef90>
  40a2d8:	add	x2, x2, #0x929
  40a2dc:	mov	w1, #0x1                   	// #1
  40a2e0:	ldp	x29, x30, [sp], #48
  40a2e4:	b	402d30 <__fprintf_chk@plt>
  40a2e8:	stp	x29, x30, [sp, #-48]!
  40a2ec:	stp	x20, x19, [sp, #32]
  40a2f0:	ldr	x8, [x0, #16]
  40a2f4:	ldr	x9, [x0, #48]
  40a2f8:	mov	x19, x0
  40a2fc:	mov	x20, x1
  40a300:	mov	x0, x1
  40a304:	mov	x1, x8
  40a308:	str	x21, [sp, #16]
  40a30c:	mov	x29, sp
  40a310:	blr	x9
  40a314:	ldr	x8, [x19, #16]
  40a318:	cmp	x0, x8
  40a31c:	b.cs	40a384 <__fxstatat@plt+0x7314>  // b.hs, b.nlast
  40a320:	ldr	x8, [x19]
  40a324:	add	x21, x8, x0, lsl #4
  40a328:	ldr	x1, [x21]
  40a32c:	mov	x0, xzr
  40a330:	cbz	x1, 40a374 <__fxstatat@plt+0x7304>
  40a334:	cbz	x8, 40a374 <__fxstatat@plt+0x7304>
  40a338:	cmp	x1, x20
  40a33c:	b.eq	40a360 <__fxstatat@plt+0x72f0>  // b.none
  40a340:	ldr	x8, [x19, #56]
  40a344:	mov	x0, x20
  40a348:	blr	x8
  40a34c:	tbnz	w0, #0, 40a368 <__fxstatat@plt+0x72f8>
  40a350:	ldr	x21, [x21, #8]
  40a354:	cbz	x21, 40a370 <__fxstatat@plt+0x7300>
  40a358:	ldr	x1, [x21]
  40a35c:	b	40a338 <__fxstatat@plt+0x72c8>
  40a360:	mov	x0, x20
  40a364:	b	40a374 <__fxstatat@plt+0x7304>
  40a368:	ldr	x0, [x21]
  40a36c:	b	40a374 <__fxstatat@plt+0x7304>
  40a370:	mov	x0, xzr
  40a374:	ldp	x20, x19, [sp, #32]
  40a378:	ldr	x21, [sp, #16]
  40a37c:	ldp	x29, x30, [sp], #48
  40a380:	ret
  40a384:	bl	402ca0 <abort@plt>
  40a388:	stp	x29, x30, [sp, #-16]!
  40a38c:	ldr	x8, [x0, #32]
  40a390:	mov	x29, sp
  40a394:	cbz	x8, 40a3b0 <__fxstatat@plt+0x7340>
  40a398:	ldp	x8, x9, [x0]
  40a39c:	cmp	x8, x9
  40a3a0:	b.cs	40a3bc <__fxstatat@plt+0x734c>  // b.hs, b.nlast
  40a3a4:	ldr	x0, [x8], #16
  40a3a8:	cbz	x0, 40a39c <__fxstatat@plt+0x732c>
  40a3ac:	b	40a3b4 <__fxstatat@plt+0x7344>
  40a3b0:	mov	x0, xzr
  40a3b4:	ldp	x29, x30, [sp], #16
  40a3b8:	ret
  40a3bc:	bl	402ca0 <abort@plt>
  40a3c0:	stp	x29, x30, [sp, #-32]!
  40a3c4:	stp	x20, x19, [sp, #16]
  40a3c8:	ldr	x8, [x0, #16]
  40a3cc:	ldr	x9, [x0, #48]
  40a3d0:	mov	x19, x0
  40a3d4:	mov	x20, x1
  40a3d8:	mov	x0, x1
  40a3dc:	mov	x1, x8
  40a3e0:	mov	x29, sp
  40a3e4:	blr	x9
  40a3e8:	ldr	x8, [x19, #16]
  40a3ec:	cmp	x0, x8
  40a3f0:	b.cs	40a44c <__fxstatat@plt+0x73dc>  // b.hs, b.nlast
  40a3f4:	ldr	x8, [x19]
  40a3f8:	add	x9, x8, x0, lsl #4
  40a3fc:	ldp	x10, x9, [x9]
  40a400:	cmp	x10, x20
  40a404:	b.eq	40a410 <__fxstatat@plt+0x73a0>  // b.none
  40a408:	cbnz	x9, 40a3fc <__fxstatat@plt+0x738c>
  40a40c:	b	40a41c <__fxstatat@plt+0x73ac>
  40a410:	cbz	x9, 40a41c <__fxstatat@plt+0x73ac>
  40a414:	ldr	x0, [x9]
  40a418:	b	40a440 <__fxstatat@plt+0x73d0>
  40a41c:	ldr	x9, [x19, #8]
  40a420:	add	x8, x8, x0, lsl #4
  40a424:	add	x8, x8, #0x10
  40a428:	cmp	x8, x9
  40a42c:	b.cs	40a43c <__fxstatat@plt+0x73cc>  // b.hs, b.nlast
  40a430:	ldr	x0, [x8], #16
  40a434:	cbz	x0, 40a428 <__fxstatat@plt+0x73b8>
  40a438:	b	40a440 <__fxstatat@plt+0x73d0>
  40a43c:	mov	x0, xzr
  40a440:	ldp	x20, x19, [sp, #16]
  40a444:	ldp	x29, x30, [sp], #32
  40a448:	ret
  40a44c:	bl	402ca0 <abort@plt>
  40a450:	ldp	x9, x10, [x0]
  40a454:	cmp	x9, x10
  40a458:	b.cs	40a4b0 <__fxstatat@plt+0x7440>  // b.hs, b.nlast
  40a45c:	mov	x11, xzr
  40a460:	ldr	x8, [x9]
  40a464:	cbz	x8, 40a498 <__fxstatat@plt+0x7428>
  40a468:	cbz	x9, 40a498 <__fxstatat@plt+0x7428>
  40a46c:	mov	x10, x9
  40a470:	cmp	x11, x2
  40a474:	b.cs	40a4b8 <__fxstatat@plt+0x7448>  // b.hs, b.nlast
  40a478:	ldr	x8, [x10]
  40a47c:	str	x8, [x1, x11, lsl #3]
  40a480:	ldr	x10, [x10, #8]
  40a484:	add	x8, x11, #0x1
  40a488:	mov	x11, x8
  40a48c:	cbnz	x10, 40a470 <__fxstatat@plt+0x7400>
  40a490:	ldr	x10, [x0, #8]
  40a494:	b	40a49c <__fxstatat@plt+0x742c>
  40a498:	mov	x8, x11
  40a49c:	add	x9, x9, #0x10
  40a4a0:	cmp	x9, x10
  40a4a4:	mov	x11, x8
  40a4a8:	b.cc	40a460 <__fxstatat@plt+0x73f0>  // b.lo, b.ul, b.last
  40a4ac:	b	40a4bc <__fxstatat@plt+0x744c>
  40a4b0:	mov	x8, xzr
  40a4b4:	b	40a4bc <__fxstatat@plt+0x744c>
  40a4b8:	mov	x8, x11
  40a4bc:	mov	x0, x8
  40a4c0:	ret
  40a4c4:	stp	x29, x30, [sp, #-64]!
  40a4c8:	stp	x24, x23, [sp, #16]
  40a4cc:	stp	x22, x21, [sp, #32]
  40a4d0:	stp	x20, x19, [sp, #48]
  40a4d4:	ldp	x23, x8, [x0]
  40a4d8:	mov	x29, sp
  40a4dc:	cmp	x23, x8
  40a4e0:	b.cs	40a544 <__fxstatat@plt+0x74d4>  // b.hs, b.nlast
  40a4e4:	mov	x19, x2
  40a4e8:	mov	x20, x0
  40a4ec:	mov	x21, x1
  40a4f0:	mov	x22, xzr
  40a4f4:	ldr	x0, [x23]
  40a4f8:	cbz	x0, 40a534 <__fxstatat@plt+0x74c4>
  40a4fc:	cbz	x23, 40a534 <__fxstatat@plt+0x74c4>
  40a500:	mov	x1, x19
  40a504:	blr	x21
  40a508:	tbz	w0, #0, 40a548 <__fxstatat@plt+0x74d8>
  40a50c:	mov	x24, x23
  40a510:	ldr	x24, [x24, #8]
  40a514:	add	x22, x22, #0x1
  40a518:	cbz	x24, 40a530 <__fxstatat@plt+0x74c0>
  40a51c:	ldr	x0, [x24]
  40a520:	mov	x1, x19
  40a524:	blr	x21
  40a528:	tbnz	w0, #0, 40a510 <__fxstatat@plt+0x74a0>
  40a52c:	b	40a548 <__fxstatat@plt+0x74d8>
  40a530:	ldr	x8, [x20, #8]
  40a534:	add	x23, x23, #0x10
  40a538:	cmp	x23, x8
  40a53c:	b.cc	40a4f4 <__fxstatat@plt+0x7484>  // b.lo, b.ul, b.last
  40a540:	b	40a548 <__fxstatat@plt+0x74d8>
  40a544:	mov	x22, xzr
  40a548:	mov	x0, x22
  40a54c:	ldp	x20, x19, [sp, #48]
  40a550:	ldp	x22, x21, [sp, #32]
  40a554:	ldp	x24, x23, [sp, #16]
  40a558:	ldp	x29, x30, [sp], #64
  40a55c:	ret
  40a560:	ldrb	w9, [x0]
  40a564:	cbz	w9, 40a594 <__fxstatat@plt+0x7524>
  40a568:	mov	x8, x0
  40a56c:	mov	x0, xzr
  40a570:	add	x8, x8, #0x1
  40a574:	lsl	x10, x0, #5
  40a578:	sub	x10, x10, x0
  40a57c:	add	x10, x10, w9, uxtb
  40a580:	ldrb	w9, [x8], #1
  40a584:	udiv	x11, x10, x1
  40a588:	msub	x0, x11, x1, x10
  40a58c:	cbnz	w9, 40a574 <__fxstatat@plt+0x7504>
  40a590:	ret
  40a594:	mov	x0, xzr
  40a598:	ret
  40a59c:	adrp	x8, 412000 <__fxstatat@plt+0xef90>
  40a5a0:	add	x8, x8, #0x944
  40a5a4:	ldr	w9, [x8, #16]
  40a5a8:	ldr	q0, [x8]
  40a5ac:	str	w9, [x0, #16]
  40a5b0:	str	q0, [x0]
  40a5b4:	ret
  40a5b8:	stp	x29, x30, [sp, #-64]!
  40a5bc:	adrp	x8, 40a000 <__fxstatat@plt+0x6f90>
  40a5c0:	add	x8, x8, #0x68c
  40a5c4:	cmp	x2, #0x0
  40a5c8:	adrp	x9, 40a000 <__fxstatat@plt+0x6f90>
  40a5cc:	stp	x24, x23, [sp, #16]
  40a5d0:	stp	x22, x21, [sp, #32]
  40a5d4:	mov	x21, x0
  40a5d8:	add	x9, x9, #0x69c
  40a5dc:	csel	x23, x8, x2, eq  // eq = none
  40a5e0:	cmp	x3, #0x0
  40a5e4:	mov	w0, #0x50                  	// #80
  40a5e8:	stp	x20, x19, [sp, #48]
  40a5ec:	mov	x29, sp
  40a5f0:	mov	x19, x4
  40a5f4:	mov	x22, x1
  40a5f8:	csel	x24, x9, x3, eq  // eq = none
  40a5fc:	bl	402ab0 <malloc@plt>
  40a600:	mov	x20, x0
  40a604:	cbz	x0, 40a674 <__fxstatat@plt+0x7604>
  40a608:	adrp	x8, 412000 <__fxstatat@plt+0xef90>
  40a60c:	add	x8, x8, #0x944
  40a610:	cmp	x22, #0x0
  40a614:	csel	x22, x8, x22, eq  // eq = none
  40a618:	mov	x0, x20
  40a61c:	str	x22, [x20, #40]
  40a620:	bl	40a6a8 <__fxstatat@plt+0x7638>
  40a624:	tbz	w0, #0, 40a668 <__fxstatat@plt+0x75f8>
  40a628:	mov	x0, x21
  40a62c:	mov	x1, x22
  40a630:	bl	40a73c <__fxstatat@plt+0x76cc>
  40a634:	str	x0, [x20, #16]
  40a638:	cbz	x0, 40a668 <__fxstatat@plt+0x75f8>
  40a63c:	mov	w1, #0x10                  	// #16
  40a640:	mov	x21, x0
  40a644:	bl	40e820 <__fxstatat@plt+0xb7b0>
  40a648:	str	x0, [x20]
  40a64c:	cbz	x0, 40a668 <__fxstatat@plt+0x75f8>
  40a650:	add	x8, x0, x21, lsl #4
  40a654:	stp	xzr, xzr, [x20, #24]
  40a658:	stp	x23, x24, [x20, #48]
  40a65c:	str	x8, [x20, #8]
  40a660:	stp	x19, xzr, [x20, #64]
  40a664:	b	40a674 <__fxstatat@plt+0x7604>
  40a668:	mov	x0, x20
  40a66c:	bl	402dc0 <free@plt>
  40a670:	mov	x20, xzr
  40a674:	mov	x0, x20
  40a678:	ldp	x20, x19, [sp, #48]
  40a67c:	ldp	x22, x21, [sp, #32]
  40a680:	ldp	x24, x23, [sp, #16]
  40a684:	ldp	x29, x30, [sp], #64
  40a688:	ret
  40a68c:	ror	x8, x0, #3
  40a690:	udiv	x9, x8, x1
  40a694:	msub	x0, x9, x1, x8
  40a698:	ret
  40a69c:	cmp	x0, x1
  40a6a0:	cset	w0, eq  // eq = none
  40a6a4:	ret
  40a6a8:	ldr	x8, [x0, #40]
  40a6ac:	adrp	x9, 412000 <__fxstatat@plt+0xef90>
  40a6b0:	add	x9, x9, #0x944
  40a6b4:	cmp	x8, x9
  40a6b8:	b.eq	40a724 <__fxstatat@plt+0x76b4>  // b.none
  40a6bc:	adrp	x10, 412000 <__fxstatat@plt+0xef90>
  40a6c0:	ldr	s0, [x8, #8]
  40a6c4:	ldr	s1, [x10, #2252]
  40a6c8:	fcmp	s0, s1
  40a6cc:	b.le	40a72c <__fxstatat@plt+0x76bc>
  40a6d0:	adrp	x10, 412000 <__fxstatat@plt+0xef90>
  40a6d4:	ldr	s2, [x10, #2256]
  40a6d8:	fcmp	s0, s2
  40a6dc:	b.pl	40a72c <__fxstatat@plt+0x76bc>  // b.nfrst
  40a6e0:	adrp	x10, 412000 <__fxstatat@plt+0xef90>
  40a6e4:	ldr	s2, [x8, #12]
  40a6e8:	ldr	s3, [x10, #2260]
  40a6ec:	fcmp	s2, s3
  40a6f0:	b.le	40a72c <__fxstatat@plt+0x76bc>
  40a6f4:	ldr	s2, [x8]
  40a6f8:	fcmp	s2, #0.0
  40a6fc:	b.lt	40a72c <__fxstatat@plt+0x76bc>  // b.tstop
  40a700:	fadd	s1, s2, s1
  40a704:	fcmp	s1, s0
  40a708:	b.pl	40a72c <__fxstatat@plt+0x76bc>  // b.nfrst
  40a70c:	ldr	s0, [x8, #4]
  40a710:	fmov	s2, #1.000000000000000000e+00
  40a714:	fcmp	s0, s2
  40a718:	b.hi	40a72c <__fxstatat@plt+0x76bc>  // b.pmore
  40a71c:	fcmp	s1, s0
  40a720:	b.pl	40a72c <__fxstatat@plt+0x76bc>  // b.nfrst
  40a724:	mov	w8, #0x1                   	// #1
  40a728:	b	40a734 <__fxstatat@plt+0x76c4>
  40a72c:	mov	w8, wzr
  40a730:	str	x9, [x0, #40]
  40a734:	mov	w0, w8
  40a738:	ret
  40a73c:	ldrb	w8, [x1, #16]
  40a740:	cbnz	w8, 40a764 <__fxstatat@plt+0x76f4>
  40a744:	ldr	s0, [x1, #8]
  40a748:	ucvtf	s1, x0
  40a74c:	mov	w8, #0x5f800000            	// #1602224128
  40a750:	fdiv	s0, s1, s0
  40a754:	fmov	s1, w8
  40a758:	fcmp	s0, s1
  40a75c:	b.ge	40a7d8 <__fxstatat@plt+0x7768>  // b.tcont
  40a760:	fcvtzu	x0, s0
  40a764:	cmp	x0, #0xa
  40a768:	mov	w8, #0xa                   	// #10
  40a76c:	csel	x8, x0, x8, hi  // hi = pmore
  40a770:	orr	x0, x8, #0x1
  40a774:	cmn	x0, #0x1
  40a778:	b.eq	40a7d8 <__fxstatat@plt+0x7768>  // b.none
  40a77c:	cmp	x0, #0xa
  40a780:	b.cc	40a7b8 <__fxstatat@plt+0x7748>  // b.lo, b.ul, b.last
  40a784:	mov	w9, #0xc                   	// #12
  40a788:	mov	w10, #0x9                   	// #9
  40a78c:	mov	w8, #0x3                   	// #3
  40a790:	udiv	x11, x0, x8
  40a794:	msub	x11, x11, x8, x0
  40a798:	cbz	x11, 40a7bc <__fxstatat@plt+0x774c>
  40a79c:	add	x10, x10, x9
  40a7a0:	add	x10, x10, #0x4
  40a7a4:	add	x8, x8, #0x2
  40a7a8:	cmp	x10, x0
  40a7ac:	add	x9, x9, #0x8
  40a7b0:	b.cc	40a790 <__fxstatat@plt+0x7720>  // b.lo, b.ul, b.last
  40a7b4:	b	40a7bc <__fxstatat@plt+0x774c>
  40a7b8:	mov	w8, #0x3                   	// #3
  40a7bc:	udiv	x9, x0, x8
  40a7c0:	msub	x8, x9, x8, x0
  40a7c4:	cbnz	x8, 40a7d0 <__fxstatat@plt+0x7760>
  40a7c8:	add	x0, x0, #0x2
  40a7cc:	b	40a774 <__fxstatat@plt+0x7704>
  40a7d0:	lsr	x8, x0, #60
  40a7d4:	cbz	x8, 40a7dc <__fxstatat@plt+0x776c>
  40a7d8:	mov	x0, xzr
  40a7dc:	ret
  40a7e0:	stp	x29, x30, [sp, #-48]!
  40a7e4:	str	x21, [sp, #16]
  40a7e8:	stp	x20, x19, [sp, #32]
  40a7ec:	ldp	x20, x8, [x0]
  40a7f0:	mov	x19, x0
  40a7f4:	mov	x29, sp
  40a7f8:	cmp	x20, x8
  40a7fc:	b.cs	40a86c <__fxstatat@plt+0x77fc>  // b.hs, b.nlast
  40a800:	ldr	x9, [x20]
  40a804:	cbz	x9, 40a864 <__fxstatat@plt+0x77f4>
  40a808:	ldr	x8, [x19, #64]
  40a80c:	ldr	x21, [x20, #8]
  40a810:	cmp	x8, #0x0
  40a814:	cset	w9, ne  // ne = any
  40a818:	cbz	x21, 40a850 <__fxstatat@plt+0x77e0>
  40a81c:	tbz	w9, #0, 40a82c <__fxstatat@plt+0x77bc>
  40a820:	ldr	x0, [x21]
  40a824:	blr	x8
  40a828:	ldr	x8, [x19, #64]
  40a82c:	str	xzr, [x21]
  40a830:	ldr	x9, [x19, #72]
  40a834:	ldr	x10, [x21, #8]
  40a838:	cmp	x8, #0x0
  40a83c:	str	x9, [x21, #8]
  40a840:	str	x21, [x19, #72]
  40a844:	cset	w9, ne  // ne = any
  40a848:	mov	x21, x10
  40a84c:	cbnz	x10, 40a81c <__fxstatat@plt+0x77ac>
  40a850:	cbz	w9, 40a85c <__fxstatat@plt+0x77ec>
  40a854:	ldr	x0, [x20]
  40a858:	blr	x8
  40a85c:	stp	xzr, xzr, [x20]
  40a860:	ldr	x8, [x19, #8]
  40a864:	add	x20, x20, #0x10
  40a868:	b	40a7f8 <__fxstatat@plt+0x7788>
  40a86c:	stp	xzr, xzr, [x19, #24]
  40a870:	ldp	x20, x19, [sp, #32]
  40a874:	ldr	x21, [sp, #16]
  40a878:	ldp	x29, x30, [sp], #48
  40a87c:	ret
  40a880:	stp	x29, x30, [sp, #-48]!
  40a884:	stp	x20, x19, [sp, #32]
  40a888:	ldr	x8, [x0, #64]
  40a88c:	mov	x19, x0
  40a890:	str	x21, [sp, #16]
  40a894:	mov	x29, sp
  40a898:	cbz	x8, 40a8ec <__fxstatat@plt+0x787c>
  40a89c:	ldr	x8, [x19, #32]
  40a8a0:	cbz	x8, 40a8ec <__fxstatat@plt+0x787c>
  40a8a4:	ldp	x20, x8, [x19]
  40a8a8:	cmp	x20, x8
  40a8ac:	b.cs	40a8ec <__fxstatat@plt+0x787c>  // b.hs, b.nlast
  40a8b0:	ldr	x0, [x20]
  40a8b4:	cbz	x0, 40a8e4 <__fxstatat@plt+0x7874>
  40a8b8:	cbz	x20, 40a8e4 <__fxstatat@plt+0x7874>
  40a8bc:	ldr	x8, [x19, #64]
  40a8c0:	blr	x8
  40a8c4:	ldr	x21, [x20, #8]
  40a8c8:	cbz	x21, 40a8e0 <__fxstatat@plt+0x7870>
  40a8cc:	ldr	x0, [x21]
  40a8d0:	ldr	x8, [x19, #64]
  40a8d4:	blr	x8
  40a8d8:	ldr	x21, [x21, #8]
  40a8dc:	cbnz	x21, 40a8cc <__fxstatat@plt+0x785c>
  40a8e0:	ldr	x8, [x19, #8]
  40a8e4:	add	x20, x20, #0x10
  40a8e8:	b	40a8a8 <__fxstatat@plt+0x7838>
  40a8ec:	ldp	x20, x8, [x19]
  40a8f0:	cmp	x20, x8
  40a8f4:	b.cs	40a91c <__fxstatat@plt+0x78ac>  // b.hs, b.nlast
  40a8f8:	ldr	x0, [x20, #8]
  40a8fc:	cbz	x0, 40a914 <__fxstatat@plt+0x78a4>
  40a900:	ldr	x21, [x0, #8]
  40a904:	bl	402dc0 <free@plt>
  40a908:	mov	x0, x21
  40a90c:	cbnz	x21, 40a900 <__fxstatat@plt+0x7890>
  40a910:	ldr	x8, [x19, #8]
  40a914:	add	x20, x20, #0x10
  40a918:	b	40a8f0 <__fxstatat@plt+0x7880>
  40a91c:	ldr	x0, [x19, #72]
  40a920:	cbz	x0, 40a934 <__fxstatat@plt+0x78c4>
  40a924:	ldr	x20, [x0, #8]
  40a928:	bl	402dc0 <free@plt>
  40a92c:	mov	x0, x20
  40a930:	cbnz	x20, 40a924 <__fxstatat@plt+0x78b4>
  40a934:	ldr	x0, [x19]
  40a938:	bl	402dc0 <free@plt>
  40a93c:	mov	x0, x19
  40a940:	ldp	x20, x19, [sp, #32]
  40a944:	ldr	x21, [sp, #16]
  40a948:	ldp	x29, x30, [sp], #48
  40a94c:	b	402dc0 <free@plt>
  40a950:	sub	sp, sp, #0x70
  40a954:	stp	x29, x30, [sp, #80]
  40a958:	stp	x20, x19, [sp, #96]
  40a95c:	ldr	x8, [x0, #40]
  40a960:	mov	x19, x0
  40a964:	mov	x0, x1
  40a968:	add	x29, sp, #0x50
  40a96c:	mov	x1, x8
  40a970:	bl	40a73c <__fxstatat@plt+0x76cc>
  40a974:	cbz	x0, 40a9f8 <__fxstatat@plt+0x7988>
  40a978:	ldr	x8, [x19, #16]
  40a97c:	mov	x20, x0
  40a980:	cmp	x0, x8
  40a984:	b.eq	40a9f4 <__fxstatat@plt+0x7984>  // b.none
  40a988:	mov	w1, #0x10                  	// #16
  40a98c:	mov	x0, x20
  40a990:	bl	40e820 <__fxstatat@plt+0xb7b0>
  40a994:	str	x0, [sp]
  40a998:	cbz	x0, 40a9f8 <__fxstatat@plt+0x7988>
  40a99c:	add	x8, x0, x20, lsl #4
  40a9a0:	stp	x8, x20, [sp, #8]
  40a9a4:	stp	xzr, xzr, [sp, #24]
  40a9a8:	ldur	q0, [x19, #40]
  40a9ac:	mov	x0, sp
  40a9b0:	mov	x1, x19
  40a9b4:	mov	w2, wzr
  40a9b8:	stur	q0, [sp, #40]
  40a9bc:	ldur	q0, [x19, #56]
  40a9c0:	stur	q0, [sp, #56]
  40a9c4:	ldr	x8, [x19, #72]
  40a9c8:	str	x8, [sp, #72]
  40a9cc:	bl	40aa4c <__fxstatat@plt+0x79dc>
  40a9d0:	tbz	w0, #0, 40aa08 <__fxstatat@plt+0x7998>
  40a9d4:	ldr	x0, [x19]
  40a9d8:	bl	402dc0 <free@plt>
  40a9dc:	ldr	q0, [sp]
  40a9e0:	str	q0, [x19]
  40a9e4:	ldr	q0, [sp, #16]
  40a9e8:	str	q0, [x19, #16]
  40a9ec:	ldr	x8, [sp, #72]
  40a9f0:	str	x8, [x19, #72]
  40a9f4:	mov	w0, #0x1                   	// #1
  40a9f8:	ldp	x20, x19, [sp, #96]
  40a9fc:	ldp	x29, x30, [sp, #80]
  40aa00:	add	sp, sp, #0x70
  40aa04:	ret
  40aa08:	ldr	x8, [sp, #72]
  40aa0c:	mov	x1, sp
  40aa10:	mov	w2, #0x1                   	// #1
  40aa14:	mov	x0, x19
  40aa18:	str	x8, [x19, #72]
  40aa1c:	bl	40aa4c <__fxstatat@plt+0x79dc>
  40aa20:	tbz	w0, #0, 40aa48 <__fxstatat@plt+0x79d8>
  40aa24:	mov	x1, sp
  40aa28:	mov	x0, x19
  40aa2c:	mov	w2, wzr
  40aa30:	bl	40aa4c <__fxstatat@plt+0x79dc>
  40aa34:	tbz	w0, #0, 40aa48 <__fxstatat@plt+0x79d8>
  40aa38:	ldr	x0, [sp]
  40aa3c:	bl	402dc0 <free@plt>
  40aa40:	mov	w0, wzr
  40aa44:	b	40a9f8 <__fxstatat@plt+0x7988>
  40aa48:	bl	402ca0 <abort@plt>
  40aa4c:	stp	x29, x30, [sp, #-80]!
  40aa50:	stp	x26, x25, [sp, #16]
  40aa54:	stp	x24, x23, [sp, #32]
  40aa58:	stp	x22, x21, [sp, #48]
  40aa5c:	stp	x20, x19, [sp, #64]
  40aa60:	ldp	x24, x8, [x1]
  40aa64:	mov	x29, sp
  40aa68:	cmp	x24, x8
  40aa6c:	b.cs	40ab9c <__fxstatat@plt+0x7b2c>  // b.hs, b.nlast
  40aa70:	mov	w19, w2
  40aa74:	mov	x20, x1
  40aa78:	mov	x21, x0
  40aa7c:	add	x25, x0, #0x48
  40aa80:	ldr	x22, [x24]
  40aa84:	cbz	x22, 40ab8c <__fxstatat@plt+0x7b1c>
  40aa88:	ldr	x23, [x24, #8]
  40aa8c:	cbz	x23, 40aafc <__fxstatat@plt+0x7a8c>
  40aa90:	ldr	x1, [x21, #16]
  40aa94:	ldr	x22, [x23]
  40aa98:	ldr	x8, [x21, #48]
  40aa9c:	mov	x0, x22
  40aaa0:	blr	x8
  40aaa4:	ldr	x1, [x21, #16]
  40aaa8:	cmp	x0, x1
  40aaac:	b.cs	40abb8 <__fxstatat@plt+0x7b48>  // b.hs, b.nlast
  40aab0:	ldr	x8, [x21]
  40aab4:	add	x9, x8, x0, lsl #4
  40aab8:	ldr	x10, [x9]
  40aabc:	ldr	x8, [x23, #8]
  40aac0:	cbz	x10, 40aacc <__fxstatat@plt+0x7a5c>
  40aac4:	add	x9, x9, #0x8
  40aac8:	b	40aae4 <__fxstatat@plt+0x7a74>
  40aacc:	str	x22, [x9]
  40aad0:	ldr	x9, [x21, #24]
  40aad4:	add	x9, x9, #0x1
  40aad8:	str	x9, [x21, #24]
  40aadc:	mov	x9, x25
  40aae0:	str	xzr, [x23]
  40aae4:	ldr	x10, [x9]
  40aae8:	str	x10, [x23, #8]
  40aaec:	str	x23, [x9]
  40aaf0:	mov	x23, x8
  40aaf4:	cbnz	x8, 40aa94 <__fxstatat@plt+0x7a24>
  40aaf8:	ldr	x22, [x24]
  40aafc:	str	xzr, [x24, #8]
  40ab00:	tbnz	w19, #0, 40ab8c <__fxstatat@plt+0x7b1c>
  40ab04:	ldr	x8, [x21, #48]
  40ab08:	ldr	x1, [x21, #16]
  40ab0c:	mov	x0, x22
  40ab10:	blr	x8
  40ab14:	ldr	x8, [x21, #16]
  40ab18:	cmp	x0, x8
  40ab1c:	b.cs	40abb8 <__fxstatat@plt+0x7b48>  // b.hs, b.nlast
  40ab20:	ldr	x26, [x21]
  40ab24:	mov	x23, x0
  40ab28:	add	x8, x26, x0, lsl #4
  40ab2c:	ldr	x9, [x8]
  40ab30:	cbz	x9, 40ab48 <__fxstatat@plt+0x7ad8>
  40ab34:	ldr	x0, [x25]
  40ab38:	cbz	x0, 40ab5c <__fxstatat@plt+0x7aec>
  40ab3c:	ldr	x8, [x0, #8]
  40ab40:	str	x8, [x25]
  40ab44:	b	40ab68 <__fxstatat@plt+0x7af8>
  40ab48:	str	x22, [x8]
  40ab4c:	ldr	x8, [x21, #24]
  40ab50:	add	x8, x8, #0x1
  40ab54:	str	x8, [x21, #24]
  40ab58:	b	40ab7c <__fxstatat@plt+0x7b0c>
  40ab5c:	mov	w0, #0x10                  	// #16
  40ab60:	bl	402ab0 <malloc@plt>
  40ab64:	cbz	x0, 40aba0 <__fxstatat@plt+0x7b30>
  40ab68:	str	x22, [x0]
  40ab6c:	add	x8, x26, x23, lsl #4
  40ab70:	ldr	x9, [x8, #8]
  40ab74:	str	x9, [x0, #8]
  40ab78:	str	x0, [x8, #8]
  40ab7c:	str	xzr, [x24]
  40ab80:	ldr	x8, [x20, #24]
  40ab84:	sub	x8, x8, #0x1
  40ab88:	str	x8, [x20, #24]
  40ab8c:	ldr	x8, [x20, #8]
  40ab90:	add	x24, x24, #0x10
  40ab94:	cmp	x24, x8
  40ab98:	b.cc	40aa80 <__fxstatat@plt+0x7a10>  // b.lo, b.ul, b.last
  40ab9c:	mov	w0, #0x1                   	// #1
  40aba0:	ldp	x20, x19, [sp, #64]
  40aba4:	ldp	x22, x21, [sp, #48]
  40aba8:	ldp	x24, x23, [sp, #32]
  40abac:	ldp	x26, x25, [sp, #16]
  40abb0:	ldp	x29, x30, [sp], #80
  40abb4:	ret
  40abb8:	bl	402ca0 <abort@plt>
  40abbc:	stp	x29, x30, [sp, #-48]!
  40abc0:	str	x21, [sp, #16]
  40abc4:	stp	x20, x19, [sp, #32]
  40abc8:	mov	x29, sp
  40abcc:	cbz	x1, 40ad20 <__fxstatat@plt+0x7cb0>
  40abd0:	mov	x21, x2
  40abd4:	add	x2, x29, #0x18
  40abd8:	mov	w3, wzr
  40abdc:	mov	x20, x1
  40abe0:	mov	x19, x0
  40abe4:	bl	40ad24 <__fxstatat@plt+0x7cb4>
  40abe8:	cbz	x0, 40ac00 <__fxstatat@plt+0x7b90>
  40abec:	cbz	x21, 40acb8 <__fxstatat@plt+0x7c48>
  40abf0:	mov	x8, x0
  40abf4:	mov	w0, wzr
  40abf8:	str	x8, [x21]
  40abfc:	b	40ad10 <__fxstatat@plt+0x7ca0>
  40ac00:	ldr	x8, [x19, #40]
  40ac04:	ldp	x10, x9, [x19, #16]
  40ac08:	ldr	s0, [x8, #8]
  40ac0c:	ucvtf	s2, x10
  40ac10:	ucvtf	s1, x9
  40ac14:	fmul	s0, s0, s2
  40ac18:	fcmp	s0, s1
  40ac1c:	b.pl	40ac98 <__fxstatat@plt+0x7c28>  // b.nfrst
  40ac20:	mov	x0, x19
  40ac24:	bl	40a6a8 <__fxstatat@plt+0x7638>
  40ac28:	ldr	x8, [x19, #40]
  40ac2c:	ldp	x10, x9, [x19, #16]
  40ac30:	ldr	s0, [x8, #8]
  40ac34:	ucvtf	s1, x10
  40ac38:	ucvtf	s2, x9
  40ac3c:	fmul	s3, s0, s1
  40ac40:	fcmp	s3, s2
  40ac44:	b.pl	40ac98 <__fxstatat@plt+0x7c28>  // b.nfrst
  40ac48:	ldr	s2, [x8, #12]
  40ac4c:	ldrb	w8, [x8, #16]
  40ac50:	fmul	s1, s2, s1
  40ac54:	cmp	w8, #0x0
  40ac58:	fmul	s0, s0, s1
  40ac5c:	mov	w8, #0x5f800000            	// #1602224128
  40ac60:	fcsel	s0, s0, s1, eq  // eq = none
  40ac64:	fmov	s1, w8
  40ac68:	fcmp	s0, s1
  40ac6c:	b.ge	40ad0c <__fxstatat@plt+0x7c9c>  // b.tcont
  40ac70:	fcvtzu	x1, s0
  40ac74:	mov	x0, x19
  40ac78:	bl	40a950 <__fxstatat@plt+0x78e0>
  40ac7c:	tbz	w0, #0, 40ad0c <__fxstatat@plt+0x7c9c>
  40ac80:	add	x2, x29, #0x18
  40ac84:	mov	x0, x19
  40ac88:	mov	x1, x20
  40ac8c:	mov	w3, wzr
  40ac90:	bl	40ad24 <__fxstatat@plt+0x7cb4>
  40ac94:	cbnz	x0, 40ad20 <__fxstatat@plt+0x7cb0>
  40ac98:	ldr	x21, [x29, #24]
  40ac9c:	ldr	x8, [x21]
  40aca0:	cbz	x8, 40acc0 <__fxstatat@plt+0x7c50>
  40aca4:	ldr	x0, [x19, #72]
  40aca8:	cbz	x0, 40acdc <__fxstatat@plt+0x7c6c>
  40acac:	ldr	x8, [x0, #8]
  40acb0:	str	x8, [x19, #72]
  40acb4:	b	40ace8 <__fxstatat@plt+0x7c78>
  40acb8:	mov	w0, wzr
  40acbc:	b	40ad10 <__fxstatat@plt+0x7ca0>
  40acc0:	str	x20, [x21]
  40acc4:	ldur	q0, [x19, #24]
  40acc8:	mov	w0, #0x1                   	// #1
  40accc:	dup	v1.2d, x0
  40acd0:	add	v0.2d, v0.2d, v1.2d
  40acd4:	stur	q0, [x19, #24]
  40acd8:	b	40ad10 <__fxstatat@plt+0x7ca0>
  40acdc:	mov	w0, #0x10                  	// #16
  40ace0:	bl	402ab0 <malloc@plt>
  40ace4:	cbz	x0, 40ad0c <__fxstatat@plt+0x7c9c>
  40ace8:	str	x20, [x0]
  40acec:	ldr	x8, [x21, #8]
  40acf0:	str	x8, [x0, #8]
  40acf4:	str	x0, [x21, #8]
  40acf8:	ldr	x8, [x19, #32]
  40acfc:	mov	w0, #0x1                   	// #1
  40ad00:	add	x8, x8, #0x1
  40ad04:	str	x8, [x19, #32]
  40ad08:	b	40ad10 <__fxstatat@plt+0x7ca0>
  40ad0c:	mov	w0, #0xffffffff            	// #-1
  40ad10:	ldp	x20, x19, [sp, #32]
  40ad14:	ldr	x21, [sp, #16]
  40ad18:	ldp	x29, x30, [sp], #48
  40ad1c:	ret
  40ad20:	bl	402ca0 <abort@plt>
  40ad24:	stp	x29, x30, [sp, #-80]!
  40ad28:	stp	x24, x23, [sp, #32]
  40ad2c:	stp	x22, x21, [sp, #48]
  40ad30:	stp	x20, x19, [sp, #64]
  40ad34:	ldr	x8, [x0, #16]
  40ad38:	ldr	x9, [x0, #48]
  40ad3c:	mov	x20, x0
  40ad40:	mov	x19, x1
  40ad44:	mov	x0, x1
  40ad48:	mov	x1, x8
  40ad4c:	str	x25, [sp, #16]
  40ad50:	mov	x29, sp
  40ad54:	mov	w21, w3
  40ad58:	mov	x23, x2
  40ad5c:	blr	x9
  40ad60:	ldr	x8, [x20, #16]
  40ad64:	cmp	x0, x8
  40ad68:	b.cs	40ae4c <__fxstatat@plt+0x7ddc>  // b.hs, b.nlast
  40ad6c:	ldr	x25, [x20]
  40ad70:	mov	x22, x0
  40ad74:	add	x24, x25, x0, lsl #4
  40ad78:	str	x24, [x23]
  40ad7c:	ldr	x1, [x24]
  40ad80:	cbz	x1, 40adf4 <__fxstatat@plt+0x7d84>
  40ad84:	cmp	x1, x19
  40ad88:	b.eq	40ada0 <__fxstatat@plt+0x7d30>  // b.none
  40ad8c:	ldr	x8, [x20, #56]
  40ad90:	mov	x0, x19
  40ad94:	blr	x8
  40ad98:	tbz	w0, #0, 40adbc <__fxstatat@plt+0x7d4c>
  40ad9c:	ldr	x19, [x24]
  40ada0:	tbz	w21, #0, 40ae30 <__fxstatat@plt+0x7dc0>
  40ada4:	add	x8, x25, x22, lsl #4
  40ada8:	ldr	x8, [x8, #8]
  40adac:	cbz	x8, 40adfc <__fxstatat@plt+0x7d8c>
  40adb0:	ldr	q0, [x8]
  40adb4:	str	q0, [x24]
  40adb8:	b	40ae20 <__fxstatat@plt+0x7db0>
  40adbc:	add	x22, x25, x22, lsl #4
  40adc0:	ldr	x9, [x22, #8]!
  40adc4:	cbz	x9, 40adf4 <__fxstatat@plt+0x7d84>
  40adc8:	ldr	x1, [x9]
  40adcc:	cmp	x1, x19
  40add0:	b.eq	40ae04 <__fxstatat@plt+0x7d94>  // b.none
  40add4:	ldr	x8, [x20, #56]
  40add8:	mov	x0, x19
  40addc:	blr	x8
  40ade0:	ldr	x8, [x22]
  40ade4:	tbnz	w0, #0, 40ae10 <__fxstatat@plt+0x7da0>
  40ade8:	ldr	x9, [x8, #8]!
  40adec:	mov	x22, x8
  40adf0:	cbnz	x9, 40adc8 <__fxstatat@plt+0x7d58>
  40adf4:	mov	x19, xzr
  40adf8:	b	40ae30 <__fxstatat@plt+0x7dc0>
  40adfc:	str	xzr, [x24]
  40ae00:	b	40ae30 <__fxstatat@plt+0x7dc0>
  40ae04:	mov	x8, x9
  40ae08:	tbnz	w21, #0, 40ae18 <__fxstatat@plt+0x7da8>
  40ae0c:	b	40ae30 <__fxstatat@plt+0x7dc0>
  40ae10:	ldr	x19, [x8]
  40ae14:	tbz	w21, #0, 40ae30 <__fxstatat@plt+0x7dc0>
  40ae18:	ldr	x9, [x8, #8]
  40ae1c:	str	x9, [x22]
  40ae20:	str	xzr, [x8]
  40ae24:	ldr	x9, [x20, #72]
  40ae28:	str	x9, [x8, #8]
  40ae2c:	str	x8, [x20, #72]
  40ae30:	mov	x0, x19
  40ae34:	ldp	x20, x19, [sp, #64]
  40ae38:	ldp	x22, x21, [sp, #48]
  40ae3c:	ldp	x24, x23, [sp, #32]
  40ae40:	ldr	x25, [sp, #16]
  40ae44:	ldp	x29, x30, [sp], #80
  40ae48:	ret
  40ae4c:	bl	402ca0 <abort@plt>
  40ae50:	stp	x29, x30, [sp, #-32]!
  40ae54:	mov	x29, sp
  40ae58:	add	x2, x29, #0x18
  40ae5c:	str	x19, [sp, #16]
  40ae60:	mov	x19, x1
  40ae64:	bl	40abbc <__fxstatat@plt+0x7b4c>
  40ae68:	ldr	x8, [x29, #24]
  40ae6c:	cmp	w0, #0x0
  40ae70:	csel	x8, x8, x19, eq  // eq = none
  40ae74:	ldr	x19, [sp, #16]
  40ae78:	cmn	w0, #0x1
  40ae7c:	csel	x0, xzr, x8, eq  // eq = none
  40ae80:	ldp	x29, x30, [sp], #32
  40ae84:	ret
  40ae88:	stp	x29, x30, [sp, #-48]!
  40ae8c:	mov	x29, sp
  40ae90:	add	x2, x29, #0x18
  40ae94:	mov	w3, #0x1                   	// #1
  40ae98:	str	x21, [sp, #16]
  40ae9c:	stp	x20, x19, [sp, #32]
  40aea0:	mov	x19, x0
  40aea4:	bl	40ad24 <__fxstatat@plt+0x7cb4>
  40aea8:	mov	x20, x0
  40aeac:	cbz	x0, 40af5c <__fxstatat@plt+0x7eec>
  40aeb0:	ldr	x8, [x19, #32]
  40aeb4:	sub	x8, x8, #0x1
  40aeb8:	str	x8, [x19, #32]
  40aebc:	ldr	x8, [x29, #24]
  40aec0:	ldr	x8, [x8]
  40aec4:	cbnz	x8, 40af5c <__fxstatat@plt+0x7eec>
  40aec8:	ldp	x10, x8, [x19, #16]
  40aecc:	ldr	x9, [x19, #40]
  40aed0:	sub	x8, x8, #0x1
  40aed4:	str	x8, [x19, #24]
  40aed8:	ldr	s0, [x9]
  40aedc:	ucvtf	s2, x10
  40aee0:	ucvtf	s1, x8
  40aee4:	fmul	s0, s0, s2
  40aee8:	fcmp	s0, s1
  40aeec:	b.le	40af5c <__fxstatat@plt+0x7eec>
  40aef0:	mov	x0, x19
  40aef4:	bl	40a6a8 <__fxstatat@plt+0x7638>
  40aef8:	ldr	x8, [x19, #40]
  40aefc:	ldp	x10, x9, [x19, #16]
  40af00:	ldr	s1, [x8]
  40af04:	ucvtf	s0, x10
  40af08:	ucvtf	s2, x9
  40af0c:	fmul	s1, s1, s0
  40af10:	fcmp	s1, s2
  40af14:	b.le	40af5c <__fxstatat@plt+0x7eec>
  40af18:	ldr	s1, [x8, #4]
  40af1c:	ldrb	w9, [x8, #16]
  40af20:	fmul	s0, s1, s0
  40af24:	cbnz	w9, 40af30 <__fxstatat@plt+0x7ec0>
  40af28:	ldr	s1, [x8, #8]
  40af2c:	fmul	s0, s0, s1
  40af30:	fcvtzu	x1, s0
  40af34:	mov	x0, x19
  40af38:	bl	40a950 <__fxstatat@plt+0x78e0>
  40af3c:	tbnz	w0, #0, 40af5c <__fxstatat@plt+0x7eec>
  40af40:	ldr	x0, [x19, #72]
  40af44:	cbz	x0, 40af58 <__fxstatat@plt+0x7ee8>
  40af48:	ldr	x21, [x0, #8]
  40af4c:	bl	402dc0 <free@plt>
  40af50:	mov	x0, x21
  40af54:	cbnz	x21, 40af48 <__fxstatat@plt+0x7ed8>
  40af58:	str	xzr, [x19, #72]
  40af5c:	mov	x0, x20
  40af60:	ldp	x20, x19, [sp, #32]
  40af64:	ldr	x21, [sp, #16]
  40af68:	ldp	x29, x30, [sp], #48
  40af6c:	ret
  40af70:	stp	x29, x30, [sp, #-32]!
  40af74:	stp	x20, x19, [sp, #16]
  40af78:	mov	x19, x0
  40af7c:	ldr	x0, [x0]
  40af80:	mov	x29, sp
  40af84:	mov	x20, x1
  40af88:	bl	40eff4 <__fxstatat@plt+0xbf84>
  40af8c:	ldr	x8, [x19, #8]
  40af90:	eor	x8, x8, x0
  40af94:	udiv	x9, x8, x20
  40af98:	msub	x0, x9, x20, x8
  40af9c:	ldp	x20, x19, [sp, #16]
  40afa0:	ldp	x29, x30, [sp], #32
  40afa4:	ret
  40afa8:	ldr	x8, [x0, #8]
  40afac:	udiv	x9, x8, x1
  40afb0:	msub	x0, x9, x1, x8
  40afb4:	ret
  40afb8:	ldr	x8, [x0, #8]
  40afbc:	ldr	x9, [x1, #8]
  40afc0:	cmp	x8, x9
  40afc4:	b.ne	40afe4 <__fxstatat@plt+0x7f74>  // b.any
  40afc8:	ldr	x8, [x0, #16]
  40afcc:	ldr	x9, [x1, #16]
  40afd0:	cmp	x8, x9
  40afd4:	b.ne	40afe4 <__fxstatat@plt+0x7f74>  // b.any
  40afd8:	ldr	x0, [x0]
  40afdc:	ldr	x1, [x1]
  40afe0:	b	40ca80 <__fxstatat@plt+0x9a10>
  40afe4:	mov	w0, wzr
  40afe8:	ret
  40afec:	stp	x29, x30, [sp, #-16]!
  40aff0:	ldr	x8, [x0, #8]
  40aff4:	ldr	x9, [x1, #8]
  40aff8:	mov	x29, sp
  40affc:	cmp	x8, x9
  40b000:	b.ne	40b02c <__fxstatat@plt+0x7fbc>  // b.any
  40b004:	ldr	x8, [x0, #16]
  40b008:	ldr	x9, [x1, #16]
  40b00c:	cmp	x8, x9
  40b010:	b.ne	40b02c <__fxstatat@plt+0x7fbc>  // b.any
  40b014:	ldr	x0, [x0]
  40b018:	ldr	x1, [x1]
  40b01c:	bl	402d40 <strcmp@plt>
  40b020:	cmp	w0, #0x0
  40b024:	cset	w0, eq  // eq = none
  40b028:	b	40b030 <__fxstatat@plt+0x7fc0>
  40b02c:	mov	w0, wzr
  40b030:	ldp	x29, x30, [sp], #16
  40b034:	ret
  40b038:	stp	x29, x30, [sp, #-32]!
  40b03c:	str	x19, [sp, #16]
  40b040:	mov	x19, x0
  40b044:	ldr	x0, [x0]
  40b048:	mov	x29, sp
  40b04c:	bl	402dc0 <free@plt>
  40b050:	mov	x0, x19
  40b054:	ldr	x19, [sp, #16]
  40b058:	ldp	x29, x30, [sp], #32
  40b05c:	b	402dc0 <free@plt>
  40b060:	stp	x29, x30, [sp, #-48]!
  40b064:	mov	w8, #0x4900                	// #18688
  40b068:	movk	w8, #0x8, lsl #16
  40b06c:	orr	w2, w2, w8
  40b070:	str	x21, [sp, #16]
  40b074:	stp	x20, x19, [sp, #32]
  40b078:	mov	x29, sp
  40b07c:	mov	x19, x3
  40b080:	bl	40f064 <__fxstatat@plt+0xbff4>
  40b084:	tbnz	w0, #31, 40b09c <__fxstatat@plt+0x802c>
  40b088:	mov	w20, w0
  40b08c:	bl	402c80 <fdopendir@plt>
  40b090:	cbz	x0, 40b0a4 <__fxstatat@plt+0x8034>
  40b094:	str	w20, [x19]
  40b098:	b	40b0c0 <__fxstatat@plt+0x8050>
  40b09c:	mov	x0, xzr
  40b0a0:	b	40b0c0 <__fxstatat@plt+0x8050>
  40b0a4:	bl	402fd0 <__errno_location@plt>
  40b0a8:	ldr	w21, [x0]
  40b0ac:	mov	x19, x0
  40b0b0:	mov	w0, w20
  40b0b4:	bl	402c50 <close@plt>
  40b0b8:	mov	x0, xzr
  40b0bc:	str	w21, [x19]
  40b0c0:	ldp	x20, x19, [sp, #32]
  40b0c4:	ldr	x21, [sp, #16]
  40b0c8:	ldp	x29, x30, [sp], #48
  40b0cc:	ret
  40b0d0:	stp	x29, x30, [sp, #-32]!
  40b0d4:	stp	x20, x19, [sp, #16]
  40b0d8:	mov	x29, sp
  40b0dc:	cbz	x0, 40b15c <__fxstatat@plt+0x80ec>
  40b0e0:	mov	w1, #0x2f                  	// #47
  40b0e4:	mov	x19, x0
  40b0e8:	bl	402c60 <strrchr@plt>
  40b0ec:	cmp	x0, #0x0
  40b0f0:	csinc	x20, x19, x0, eq  // eq = none
  40b0f4:	sub	x8, x20, x19
  40b0f8:	cmp	x8, #0x7
  40b0fc:	b.lt	40b140 <__fxstatat@plt+0x80d0>  // b.tstop
  40b100:	adrp	x1, 412000 <__fxstatat@plt+0xef90>
  40b104:	sub	x0, x20, #0x7
  40b108:	add	x1, x1, #0x990
  40b10c:	mov	w2, #0x7                   	// #7
  40b110:	bl	402b20 <strncmp@plt>
  40b114:	cbnz	w0, 40b140 <__fxstatat@plt+0x80d0>
  40b118:	adrp	x1, 412000 <__fxstatat@plt+0xef90>
  40b11c:	add	x1, x1, #0x998
  40b120:	mov	w2, #0x3                   	// #3
  40b124:	mov	x0, x20
  40b128:	bl	402b20 <strncmp@plt>
  40b12c:	mov	x19, x20
  40b130:	cbnz	w0, 40b140 <__fxstatat@plt+0x80d0>
  40b134:	add	x19, x20, #0x3
  40b138:	adrp	x8, 424000 <__fxstatat@plt+0x20f90>
  40b13c:	str	x19, [x8, #1208]
  40b140:	adrp	x8, 424000 <__fxstatat@plt+0x20f90>
  40b144:	adrp	x9, 424000 <__fxstatat@plt+0x20f90>
  40b148:	str	x19, [x8, #2408]
  40b14c:	str	x19, [x9, #1160]
  40b150:	ldp	x20, x19, [sp, #16]
  40b154:	ldp	x29, x30, [sp], #32
  40b158:	ret
  40b15c:	adrp	x8, 424000 <__fxstatat@plt+0x20f90>
  40b160:	ldr	x1, [x8, #1168]
  40b164:	adrp	x0, 412000 <__fxstatat@plt+0xef90>
  40b168:	add	x0, x0, #0x958
  40b16c:	bl	4028c0 <fputs@plt>
  40b170:	bl	402ca0 <abort@plt>
  40b174:	sub	sp, sp, #0x40
  40b178:	stp	x20, x19, [sp, #48]
  40b17c:	mov	w19, w3
  40b180:	mov	x20, x2
  40b184:	mov	x3, sp
  40b188:	mov	w2, w4
  40b18c:	stp	x29, x30, [sp, #32]
  40b190:	add	x29, sp, #0x20
  40b194:	bl	40eb0c <__fxstatat@plt+0xba9c>
  40b198:	cbz	w0, 40b1a4 <__fxstatat@plt+0x8134>
  40b19c:	mov	w19, #0xfffffffe            	// #-2
  40b1a0:	b	40b1c0 <__fxstatat@plt+0x8150>
  40b1a4:	mov	x0, sp
  40b1a8:	mov	x1, x20
  40b1ac:	mov	w2, w19
  40b1b0:	bl	40ebc8 <__fxstatat@plt+0xbb58>
  40b1b4:	mov	w19, w0
  40b1b8:	mov	x0, sp
  40b1bc:	bl	40ead0 <__fxstatat@plt+0xba60>
  40b1c0:	mov	w0, w19
  40b1c4:	ldp	x20, x19, [sp, #48]
  40b1c8:	ldp	x29, x30, [sp, #32]
  40b1cc:	add	sp, sp, #0x40
  40b1d0:	ret
  40b1d4:	sub	sp, sp, #0x40
  40b1d8:	mov	w8, w1
  40b1dc:	movi	v0.2d, #0x0
  40b1e0:	mov	x1, x0
  40b1e4:	stp	q0, q0, [sp]
  40b1e8:	str	w2, [sp]
  40b1ec:	mov	x0, sp
  40b1f0:	mov	w2, w8
  40b1f4:	stp	x29, x30, [sp, #32]
  40b1f8:	str	x19, [sp, #48]
  40b1fc:	add	x29, sp, #0x20
  40b200:	bl	40ebc8 <__fxstatat@plt+0xbb58>
  40b204:	mov	w19, w0
  40b208:	mov	x0, sp
  40b20c:	bl	40ead0 <__fxstatat@plt+0xba60>
  40b210:	mov	w0, w19
  40b214:	ldr	x19, [sp, #48]
  40b218:	ldp	x29, x30, [sp, #32]
  40b21c:	add	sp, sp, #0x40
  40b220:	ret
  40b224:	stp	x29, x30, [sp, #-48]!
  40b228:	str	x21, [sp, #16]
  40b22c:	stp	x20, x19, [sp, #32]
  40b230:	mov	x29, sp
  40b234:	mov	x19, x0
  40b238:	bl	402fd0 <__errno_location@plt>
  40b23c:	ldr	w21, [x0]
  40b240:	adrp	x8, 424000 <__fxstatat@plt+0x20f90>
  40b244:	add	x8, x8, #0x970
  40b248:	cmp	x19, #0x0
  40b24c:	mov	x20, x0
  40b250:	csel	x0, x8, x19, eq  // eq = none
  40b254:	mov	w1, #0x38                  	// #56
  40b258:	bl	40e520 <__fxstatat@plt+0xb4b0>
  40b25c:	str	w21, [x20]
  40b260:	ldp	x20, x19, [sp, #32]
  40b264:	ldr	x21, [sp, #16]
  40b268:	ldp	x29, x30, [sp], #48
  40b26c:	ret
  40b270:	adrp	x8, 424000 <__fxstatat@plt+0x20f90>
  40b274:	add	x8, x8, #0x970
  40b278:	cmp	x0, #0x0
  40b27c:	csel	x8, x8, x0, eq  // eq = none
  40b280:	ldr	w0, [x8]
  40b284:	ret
  40b288:	adrp	x8, 424000 <__fxstatat@plt+0x20f90>
  40b28c:	add	x8, x8, #0x970
  40b290:	cmp	x0, #0x0
  40b294:	csel	x8, x8, x0, eq  // eq = none
  40b298:	str	w1, [x8]
  40b29c:	ret
  40b2a0:	adrp	x8, 424000 <__fxstatat@plt+0x20f90>
  40b2a4:	add	x8, x8, #0x970
  40b2a8:	cmp	x0, #0x0
  40b2ac:	ubfx	w9, w1, #5, #3
  40b2b0:	csel	x8, x8, x0, eq  // eq = none
  40b2b4:	add	x8, x8, w9, uxtw #2
  40b2b8:	ldr	w9, [x8, #8]
  40b2bc:	lsr	w10, w9, w1
  40b2c0:	and	w0, w10, #0x1
  40b2c4:	and	w10, w2, #0x1
  40b2c8:	eor	w10, w0, w10
  40b2cc:	lsl	w10, w10, w1
  40b2d0:	eor	w9, w10, w9
  40b2d4:	str	w9, [x8, #8]
  40b2d8:	ret
  40b2dc:	adrp	x8, 424000 <__fxstatat@plt+0x20f90>
  40b2e0:	add	x8, x8, #0x970
  40b2e4:	cmp	x0, #0x0
  40b2e8:	csel	x8, x8, x0, eq  // eq = none
  40b2ec:	ldr	w0, [x8, #4]
  40b2f0:	str	w1, [x8, #4]
  40b2f4:	ret
  40b2f8:	stp	x29, x30, [sp, #-16]!
  40b2fc:	adrp	x8, 424000 <__fxstatat@plt+0x20f90>
  40b300:	add	x8, x8, #0x970
  40b304:	cmp	x0, #0x0
  40b308:	csel	x8, x8, x0, eq  // eq = none
  40b30c:	mov	w9, #0xa                   	// #10
  40b310:	mov	x29, sp
  40b314:	str	w9, [x8]
  40b318:	cbz	x1, 40b32c <__fxstatat@plt+0x82bc>
  40b31c:	cbz	x2, 40b32c <__fxstatat@plt+0x82bc>
  40b320:	stp	x1, x2, [x8, #40]
  40b324:	ldp	x29, x30, [sp], #16
  40b328:	ret
  40b32c:	bl	402ca0 <abort@plt>
  40b330:	sub	sp, sp, #0x60
  40b334:	adrp	x8, 424000 <__fxstatat@plt+0x20f90>
  40b338:	add	x8, x8, #0x970
  40b33c:	cmp	x4, #0x0
  40b340:	stp	x29, x30, [sp, #16]
  40b344:	str	x25, [sp, #32]
  40b348:	stp	x24, x23, [sp, #48]
  40b34c:	stp	x22, x21, [sp, #64]
  40b350:	stp	x20, x19, [sp, #80]
  40b354:	add	x29, sp, #0x10
  40b358:	mov	x19, x3
  40b35c:	mov	x20, x2
  40b360:	mov	x21, x1
  40b364:	mov	x22, x0
  40b368:	csel	x24, x8, x4, eq  // eq = none
  40b36c:	bl	402fd0 <__errno_location@plt>
  40b370:	ldp	w4, w5, [x24]
  40b374:	ldp	x7, x8, [x24, #40]
  40b378:	ldr	w25, [x0]
  40b37c:	mov	x23, x0
  40b380:	add	x6, x24, #0x8
  40b384:	mov	x0, x22
  40b388:	mov	x1, x21
  40b38c:	mov	x2, x20
  40b390:	mov	x3, x19
  40b394:	str	x8, [sp]
  40b398:	bl	40b3bc <__fxstatat@plt+0x834c>
  40b39c:	str	w25, [x23]
  40b3a0:	ldp	x20, x19, [sp, #80]
  40b3a4:	ldp	x22, x21, [sp, #64]
  40b3a8:	ldp	x24, x23, [sp, #48]
  40b3ac:	ldr	x25, [sp, #32]
  40b3b0:	ldp	x29, x30, [sp, #16]
  40b3b4:	add	sp, sp, #0x60
  40b3b8:	ret
  40b3bc:	sub	sp, sp, #0x120
  40b3c0:	stp	x29, x30, [sp, #192]
  40b3c4:	add	x29, sp, #0xc0
  40b3c8:	ldr	x8, [x29, #96]
  40b3cc:	stp	x28, x27, [sp, #208]
  40b3d0:	stp	x26, x25, [sp, #224]
  40b3d4:	stp	x24, x23, [sp, #240]
  40b3d8:	stp	x22, x21, [sp, #256]
  40b3dc:	stp	x20, x19, [sp, #272]
  40b3e0:	str	x7, [sp, #88]
  40b3e4:	stur	x6, [x29, #-40]
  40b3e8:	mov	w19, w5
  40b3ec:	mov	w22, w4
  40b3f0:	mov	x28, x3
  40b3f4:	mov	x20, x2
  40b3f8:	mov	x24, x1
  40b3fc:	stur	x8, [x29, #-88]
  40b400:	mov	x21, x0
  40b404:	bl	402de0 <__ctype_get_mb_cur_max@plt>
  40b408:	mov	w4, w22
  40b40c:	mov	w8, wzr
  40b410:	mov	w14, wzr
  40b414:	str	w19, [sp, #80]
  40b418:	ubfx	w19, w19, #1, #1
  40b41c:	add	x9, x20, #0x1
  40b420:	mov	w25, #0x1                   	// #1
  40b424:	str	x0, [sp, #48]
  40b428:	str	xzr, [sp, #64]
  40b42c:	stur	xzr, [x29, #-64]
  40b430:	stur	xzr, [x29, #-32]
  40b434:	str	wzr, [sp, #72]
  40b438:	stur	x20, [x29, #-80]
  40b43c:	str	x9, [sp, #96]
  40b440:	cmp	w4, #0xa
  40b444:	b.hi	40bfdc <__fxstatat@plt+0x8f6c>  // b.pmore
  40b448:	adrp	x12, 412000 <__fxstatat@plt+0xef90>
  40b44c:	mov	w9, w4
  40b450:	add	x12, x12, #0x9a0
  40b454:	mov	x22, x24
  40b458:	adr	x10, 40b478 <__fxstatat@plt+0x8408>
  40b45c:	ldrb	w11, [x12, x9]
  40b460:	add	x10, x10, x11, lsl #2
  40b464:	ldur	x24, [x29, #-80]
  40b468:	mov	x20, xzr
  40b46c:	mov	w16, wzr
  40b470:	mov	w9, #0x1                   	// #1
  40b474:	br	x10
  40b478:	adrp	x0, 412000 <__fxstatat@plt+0xef90>
  40b47c:	add	x0, x0, #0xafc
  40b480:	mov	w1, w4
  40b484:	mov	w20, w4
  40b488:	mov	w23, w14
  40b48c:	bl	40c708 <__fxstatat@plt+0x9698>
  40b490:	str	x0, [sp, #88]
  40b494:	adrp	x0, 412000 <__fxstatat@plt+0xef90>
  40b498:	add	x0, x0, #0xafe
  40b49c:	mov	w1, w20
  40b4a0:	bl	40c708 <__fxstatat@plt+0x9698>
  40b4a4:	mov	w14, w23
  40b4a8:	mov	w4, w20
  40b4ac:	stur	x0, [x29, #-88]
  40b4b0:	tbnz	w19, #0, 40b4f0 <__fxstatat@plt+0x8480>
  40b4b4:	ldr	x8, [sp, #88]
  40b4b8:	ldrb	w9, [x8]
  40b4bc:	cbz	w9, 40b4f0 <__fxstatat@plt+0x8480>
  40b4c0:	mov	w27, w14
  40b4c4:	mov	w26, w4
  40b4c8:	mov	x10, xzr
  40b4cc:	add	x8, x8, #0x1
  40b4d0:	cmp	x10, x22
  40b4d4:	b.cs	40b4dc <__fxstatat@plt+0x846c>  // b.hs, b.nlast
  40b4d8:	strb	w9, [x21, x10]
  40b4dc:	ldrb	w9, [x8, x10]
  40b4e0:	add	x20, x10, #0x1
  40b4e4:	mov	x10, x20
  40b4e8:	cbnz	w9, 40b4d0 <__fxstatat@plt+0x8460>
  40b4ec:	b	40b4fc <__fxstatat@plt+0x848c>
  40b4f0:	mov	w27, w14
  40b4f4:	mov	w26, w4
  40b4f8:	mov	x20, xzr
  40b4fc:	ldur	x23, [x29, #-88]
  40b500:	mov	x0, x23
  40b504:	bl	4028b0 <strlen@plt>
  40b508:	stur	x0, [x29, #-32]
  40b50c:	stur	x23, [x29, #-64]
  40b510:	mov	w9, #0x1                   	// #1
  40b514:	mov	w16, w19
  40b518:	mov	w4, w26
  40b51c:	mov	w14, w27
  40b520:	b	40b59c <__fxstatat@plt+0x852c>
  40b524:	mov	w8, #0x1                   	// #1
  40b528:	b	40b578 <__fxstatat@plt+0x8508>
  40b52c:	mov	w4, wzr
  40b530:	mov	x20, xzr
  40b534:	mov	w16, wzr
  40b538:	mov	w9, w8
  40b53c:	b	40b59c <__fxstatat@plt+0x852c>
  40b540:	tbnz	w19, #0, 40b578 <__fxstatat@plt+0x8508>
  40b544:	mov	w9, w8
  40b548:	b	40be90 <__fxstatat@plt+0x8e20>
  40b54c:	tbz	w19, #0, 40be58 <__fxstatat@plt+0x8de8>
  40b550:	mov	w8, #0x1                   	// #1
  40b554:	stur	x8, [x29, #-32]
  40b558:	adrp	x8, 412000 <__fxstatat@plt+0xef90>
  40b55c:	add	x8, x8, #0xb88
  40b560:	mov	x20, xzr
  40b564:	mov	w4, #0x5                   	// #5
  40b568:	stur	x8, [x29, #-64]
  40b56c:	mov	w9, #0x1                   	// #1
  40b570:	b	40b598 <__fxstatat@plt+0x8528>
  40b574:	tbz	w19, #0, 40be8c <__fxstatat@plt+0x8e1c>
  40b578:	mov	w9, #0x1                   	// #1
  40b57c:	stur	x9, [x29, #-32]
  40b580:	adrp	x9, 412000 <__fxstatat@plt+0xef90>
  40b584:	add	x9, x9, #0xafe
  40b588:	mov	x20, xzr
  40b58c:	mov	w4, #0x2                   	// #2
  40b590:	stur	x9, [x29, #-64]
  40b594:	mov	w9, w8
  40b598:	mov	w16, #0x1                   	// #1
  40b59c:	mov	w15, w9
  40b5a0:	ldp	x8, x9, [x29, #-40]
  40b5a4:	eor	w17, w16, #0x1
  40b5a8:	stur	w17, [x29, #-68]
  40b5ac:	mov	x23, xzr
  40b5b0:	cmp	x8, #0x0
  40b5b4:	cset	w8, eq  // eq = none
  40b5b8:	cmp	x9, #0x0
  40b5bc:	cset	w9, ne  // ne = any
  40b5c0:	cmp	w4, #0x2
  40b5c4:	cset	w10, ne  // ne = any
  40b5c8:	and	w13, w10, w15
  40b5cc:	and	w12, w9, w16
  40b5d0:	orr	w10, w10, w17
  40b5d4:	and	w17, w9, w13
  40b5d8:	orr	w9, w13, w16
  40b5dc:	eor	w9, w9, #0x1
  40b5e0:	cset	w11, eq  // eq = none
  40b5e4:	orr	w8, w8, w9
  40b5e8:	and	w12, w15, w12
  40b5ec:	str	w10, [sp, #84]
  40b5f0:	and	w10, w11, w16
  40b5f4:	stur	w8, [x29, #-24]
  40b5f8:	eor	w8, w15, #0x1
  40b5fc:	str	w12, [sp, #56]
  40b600:	str	w10, [sp, #76]
  40b604:	stur	w15, [x29, #-72]
  40b608:	str	w8, [sp, #60]
  40b60c:	stp	w16, w4, [x29, #-48]
  40b610:	stur	w17, [x29, #-52]
  40b614:	cmn	x28, #0x1
  40b618:	b.eq	40b628 <__fxstatat@plt+0x85b8>  // b.none
  40b61c:	cmp	x23, x28
  40b620:	b.ne	40b630 <__fxstatat@plt+0x85c0>  // b.any
  40b624:	b	40bde8 <__fxstatat@plt+0x8d78>
  40b628:	ldrb	w8, [x24, x23]
  40b62c:	cbz	w8, 40bdf0 <__fxstatat@plt+0x8d80>
  40b630:	cbz	w17, 40b670 <__fxstatat@plt+0x8600>
  40b634:	ldur	x8, [x29, #-32]
  40b638:	cmp	x8, #0x2
  40b63c:	add	x19, x23, x8
  40b640:	b.cc	40b668 <__fxstatat@plt+0x85f8>  // b.lo, b.ul, b.last
  40b644:	cmn	x28, #0x1
  40b648:	b.ne	40b668 <__fxstatat@plt+0x85f8>  // b.any
  40b64c:	mov	x0, x24
  40b650:	mov	w26, w14
  40b654:	bl	4028b0 <strlen@plt>
  40b658:	ldp	w17, w16, [x29, #-52]
  40b65c:	ldur	w4, [x29, #-44]
  40b660:	mov	w14, w26
  40b664:	mov	x28, x0
  40b668:	cmp	x19, x28
  40b66c:	b.ls	40b678 <__fxstatat@plt+0x8608>  // b.plast
  40b670:	mov	w27, wzr
  40b674:	b	40b6b0 <__fxstatat@plt+0x8640>
  40b678:	ldur	x1, [x29, #-64]
  40b67c:	ldur	x2, [x29, #-32]
  40b680:	add	x0, x24, x23
  40b684:	mov	w19, w14
  40b688:	bl	402bd0 <bcmp@plt>
  40b68c:	ldur	w9, [x29, #-68]
  40b690:	cmp	w0, #0x0
  40b694:	cset	w8, ne  // ne = any
  40b698:	cset	w27, eq  // eq = none
  40b69c:	orr	w8, w8, w9
  40b6a0:	tbz	w8, #0, 40bee8 <__fxstatat@plt+0x8e78>
  40b6a4:	ldp	w16, w4, [x29, #-48]
  40b6a8:	ldur	w17, [x29, #-52]
  40b6ac:	mov	w14, w19
  40b6b0:	ldrb	w19, [x24, x23]
  40b6b4:	cmp	w19, #0x7e
  40b6b8:	b.hi	40b8d0 <__fxstatat@plt+0x8860>  // b.pmore
  40b6bc:	adrp	x13, 412000 <__fxstatat@plt+0xef90>
  40b6c0:	add	x13, x13, #0x9ab
  40b6c4:	adr	x12, 40b6e8 <__fxstatat@plt+0x8678>
  40b6c8:	ldrb	w9, [x13, x19]
  40b6cc:	add	x12, x12, x9, lsl #2
  40b6d0:	mov	w10, wzr
  40b6d4:	mov	w8, wzr
  40b6d8:	mov	w26, #0x1                   	// #1
  40b6dc:	mov	w11, #0x6e                  	// #110
  40b6e0:	mov	w9, #0x61                  	// #97
  40b6e4:	br	x12
  40b6e8:	ldur	w9, [x29, #-24]
  40b6ec:	tbnz	w9, #0, 40b70c <__fxstatat@plt+0x869c>
  40b6f0:	ldur	x10, [x29, #-40]
  40b6f4:	lsr	w9, w19, #5
  40b6f8:	ldr	w9, [x10, w9, uxtw #2]
  40b6fc:	lsr	w9, w9, w19
  40b700:	tbz	w9, #0, 40b70c <__fxstatat@plt+0x869c>
  40b704:	mov	w9, w19
  40b708:	b	40b714 <__fxstatat@plt+0x86a4>
  40b70c:	mov	w9, w19
  40b710:	cbz	w27, 40b934 <__fxstatat@plt+0x88c4>
  40b714:	tbnz	w16, #0, 40bec0 <__fxstatat@plt+0x8e50>
  40b718:	cmp	w4, #0x2
  40b71c:	cset	w8, ne  // ne = any
  40b720:	orr	w8, w8, w14
  40b724:	tbnz	w8, #0, 40b768 <__fxstatat@plt+0x86f8>
  40b728:	cmp	x20, x22
  40b72c:	b.cs	40b738 <__fxstatat@plt+0x86c8>  // b.hs, b.nlast
  40b730:	mov	w8, #0x27                  	// #39
  40b734:	strb	w8, [x21, x20]
  40b738:	add	x8, x20, #0x1
  40b73c:	cmp	x8, x22
  40b740:	b.cs	40b74c <__fxstatat@plt+0x86dc>  // b.hs, b.nlast
  40b744:	mov	w10, #0x24                  	// #36
  40b748:	strb	w10, [x21, x8]
  40b74c:	add	x8, x20, #0x2
  40b750:	cmp	x8, x22
  40b754:	b.cs	40b760 <__fxstatat@plt+0x86f0>  // b.hs, b.nlast
  40b758:	mov	w10, #0x27                  	// #39
  40b75c:	strb	w10, [x21, x8]
  40b760:	add	x20, x20, #0x3
  40b764:	mov	w14, #0x1                   	// #1
  40b768:	cmp	x20, x22
  40b76c:	b.cs	40b778 <__fxstatat@plt+0x8708>  // b.hs, b.nlast
  40b770:	mov	w8, #0x5c                  	// #92
  40b774:	strb	w8, [x21, x20]
  40b778:	add	x20, x20, #0x1
  40b77c:	b	40b96c <__fxstatat@plt+0x88fc>
  40b780:	cmp	x28, #0x1
  40b784:	b.eq	40b7a8 <__fxstatat@plt+0x8738>  // b.none
  40b788:	cmn	x28, #0x1
  40b78c:	b.ne	40b7ac <__fxstatat@plt+0x873c>  // b.any
  40b790:	ldrb	w8, [x24, #1]
  40b794:	cbz	w8, 40b7a8 <__fxstatat@plt+0x8738>
  40b798:	mov	w8, wzr
  40b79c:	mov	w26, wzr
  40b7a0:	mov	x28, #0xffffffffffffffff    	// #-1
  40b7a4:	b	40b6e8 <__fxstatat@plt+0x8678>
  40b7a8:	cbz	x23, 40b7b8 <__fxstatat@plt+0x8748>
  40b7ac:	mov	w8, wzr
  40b7b0:	mov	w26, wzr
  40b7b4:	b	40b6e8 <__fxstatat@plt+0x8678>
  40b7b8:	mov	w10, #0x1                   	// #1
  40b7bc:	cmp	w4, #0x2
  40b7c0:	b.ne	40b7c8 <__fxstatat@plt+0x8758>  // b.any
  40b7c4:	tbnz	w16, #0, 40bec0 <__fxstatat@plt+0x8e50>
  40b7c8:	mov	w8, wzr
  40b7cc:	mov	w26, w10
  40b7d0:	b	40b6e8 <__fxstatat@plt+0x8678>
  40b7d4:	cmp	w4, #0x2
  40b7d8:	b.ne	40b91c <__fxstatat@plt+0x88ac>  // b.any
  40b7dc:	tbz	w16, #0, 40b928 <__fxstatat@plt+0x88b8>
  40b7e0:	b	40bec0 <__fxstatat@plt+0x8e50>
  40b7e4:	mov	w9, #0x66                  	// #102
  40b7e8:	b	40b988 <__fxstatat@plt+0x8918>
  40b7ec:	mov	w11, #0x74                  	// #116
  40b7f0:	b	40b800 <__fxstatat@plt+0x8790>
  40b7f4:	mov	w9, #0x62                  	// #98
  40b7f8:	b	40b988 <__fxstatat@plt+0x8918>
  40b7fc:	mov	w11, #0x72                  	// #114
  40b800:	ldr	w8, [sp, #84]
  40b804:	mov	w9, w11
  40b808:	tbnz	w8, #0, 40b988 <__fxstatat@plt+0x8918>
  40b80c:	b	40bec0 <__fxstatat@plt+0x8e50>
  40b810:	ldur	w8, [x29, #-72]
  40b814:	tbz	w8, #0, 40b99c <__fxstatat@plt+0x892c>
  40b818:	cmp	w4, #0x2
  40b81c:	tbnz	w16, #0, 40bfd0 <__fxstatat@plt+0x8f60>
  40b820:	cset	w8, ne  // ne = any
  40b824:	orr	w8, w8, w14
  40b828:	tbz	w8, #0, 40bcd0 <__fxstatat@plt+0x8c60>
  40b82c:	mov	x8, x20
  40b830:	b	40bd10 <__fxstatat@plt+0x8ca0>
  40b834:	cmp	w4, #0x5
  40b838:	b.eq	40bac0 <__fxstatat@plt+0x8a50>  // b.none
  40b83c:	cmp	w4, #0x2
  40b840:	b.ne	40bb70 <__fxstatat@plt+0x8b00>  // b.any
  40b844:	tbz	w16, #0, 40bb70 <__fxstatat@plt+0x8b00>
  40b848:	b	40bec0 <__fxstatat@plt+0x8e50>
  40b84c:	mov	w9, #0x76                  	// #118
  40b850:	b	40b988 <__fxstatat@plt+0x8918>
  40b854:	cmp	w4, #0x2
  40b858:	b.ne	40b9ac <__fxstatat@plt+0x893c>  // b.any
  40b85c:	tbnz	w16, #0, 40bec0 <__fxstatat@plt+0x8e50>
  40b860:	ldr	x10, [sp, #64]
  40b864:	cmp	x22, #0x0
  40b868:	cset	w8, eq  // eq = none
  40b86c:	cmp	x10, #0x0
  40b870:	cset	w9, ne  // ne = any
  40b874:	orr	w8, w9, w8
  40b878:	cmp	w8, #0x0
  40b87c:	csel	x10, x10, x22, ne  // ne = any
  40b880:	csel	x22, x22, xzr, ne  // ne = any
  40b884:	cmp	x20, x22
  40b888:	str	x10, [sp, #64]
  40b88c:	b.cs	40b898 <__fxstatat@plt+0x8828>  // b.hs, b.nlast
  40b890:	mov	w8, #0x27                  	// #39
  40b894:	strb	w8, [x21, x20]
  40b898:	add	x8, x20, #0x1
  40b89c:	cmp	x8, x22
  40b8a0:	b.cs	40b8ac <__fxstatat@plt+0x883c>  // b.hs, b.nlast
  40b8a4:	mov	w9, #0x5c                  	// #92
  40b8a8:	strb	w9, [x21, x8]
  40b8ac:	add	x8, x20, #0x2
  40b8b0:	cmp	x8, x22
  40b8b4:	b.cs	40b8c0 <__fxstatat@plt+0x8850>  // b.hs, b.nlast
  40b8b8:	mov	w9, #0x27                  	// #39
  40b8bc:	strb	w9, [x21, x8]
  40b8c0:	mov	w14, wzr
  40b8c4:	mov	w8, wzr
  40b8c8:	add	x20, x20, #0x3
  40b8cc:	b	40b9b0 <__fxstatat@plt+0x8940>
  40b8d0:	ldr	x8, [sp, #48]
  40b8d4:	str	w14, [sp, #28]
  40b8d8:	cmp	x8, #0x1
  40b8dc:	b.ne	40b9c4 <__fxstatat@plt+0x8954>  // b.any
  40b8e0:	bl	402d50 <__ctype_b_loc@plt>
  40b8e4:	ldr	x8, [x0]
  40b8e8:	mov	w11, #0x1                   	// #1
  40b8ec:	ldrh	w8, [x8, x19, lsl #1]
  40b8f0:	ubfx	w26, w8, #14, #1
  40b8f4:	ldr	w8, [sp, #60]
  40b8f8:	ldp	w16, w4, [x29, #-48]
  40b8fc:	ldr	w14, [sp, #28]
  40b900:	ldur	w17, [x29, #-52]
  40b904:	cmp	x11, #0x1
  40b908:	orr	w8, w26, w8
  40b90c:	b.hi	40bb80 <__fxstatat@plt+0x8b10>  // b.pmore
  40b910:	tbz	w8, #0, 40bb80 <__fxstatat@plt+0x8b10>
  40b914:	mov	w8, wzr
  40b918:	b	40b6e8 <__fxstatat@plt+0x8678>
  40b91c:	ldr	w8, [sp, #56]
  40b920:	mov	w9, #0x5c                  	// #92
  40b924:	tbz	w8, #0, 40b988 <__fxstatat@plt+0x8918>
  40b928:	mov	w8, wzr
  40b92c:	mov	w26, wzr
  40b930:	mov	w19, #0x5c                  	// #92
  40b934:	tbnz	w8, #0, 40b968 <__fxstatat@plt+0x88f8>
  40b938:	tbz	w14, #0, 40b968 <__fxstatat@plt+0x88f8>
  40b93c:	cmp	x20, x22
  40b940:	b.cs	40b94c <__fxstatat@plt+0x88dc>  // b.hs, b.nlast
  40b944:	mov	w8, #0x27                  	// #39
  40b948:	strb	w8, [x21, x20]
  40b94c:	add	x8, x20, #0x1
  40b950:	cmp	x8, x22
  40b954:	b.cs	40b960 <__fxstatat@plt+0x88f0>  // b.hs, b.nlast
  40b958:	mov	w9, #0x27                  	// #39
  40b95c:	strb	w9, [x21, x8]
  40b960:	mov	w14, wzr
  40b964:	add	x20, x20, #0x2
  40b968:	mov	w9, w19
  40b96c:	cmp	x20, x22
  40b970:	b.cs	40b978 <__fxstatat@plt+0x8908>  // b.hs, b.nlast
  40b974:	strb	w9, [x21, x20]
  40b978:	add	x20, x20, #0x1
  40b97c:	and	w25, w25, w26
  40b980:	add	x23, x23, #0x1
  40b984:	b	40b614 <__fxstatat@plt+0x85a4>
  40b988:	ldur	w10, [x29, #-72]
  40b98c:	mov	w8, wzr
  40b990:	mov	w26, wzr
  40b994:	tbz	w10, #0, 40b6e8 <__fxstatat@plt+0x8678>
  40b998:	b	40b714 <__fxstatat@plt+0x86a4>
  40b99c:	ldr	w8, [sp, #80]
  40b9a0:	tbnz	w8, #0, 40b980 <__fxstatat@plt+0x8910>
  40b9a4:	mov	w19, wzr
  40b9a8:	b	40b7ac <__fxstatat@plt+0x873c>
  40b9ac:	mov	w8, wzr
  40b9b0:	mov	w9, #0x1                   	// #1
  40b9b4:	mov	w19, #0x27                  	// #39
  40b9b8:	str	w9, [sp, #72]
  40b9bc:	mov	w26, #0x1                   	// #1
  40b9c0:	b	40b6e8 <__fxstatat@plt+0x8678>
  40b9c4:	cmn	x28, #0x1
  40b9c8:	stur	xzr, [x29, #-16]
  40b9cc:	b.ne	40b9dc <__fxstatat@plt+0x896c>  // b.any
  40b9d0:	mov	x0, x24
  40b9d4:	bl	4028b0 <strlen@plt>
  40b9d8:	mov	x28, x0
  40b9dc:	ldr	x8, [sp, #96]
  40b9e0:	mov	x11, xzr
  40b9e4:	mov	w26, #0x1                   	// #1
  40b9e8:	str	x21, [sp, #32]
  40b9ec:	add	x8, x8, x23
  40b9f0:	str	x8, [sp, #16]
  40b9f4:	add	x21, x11, x23
  40b9f8:	add	x1, x24, x21
  40b9fc:	sub	x2, x28, x21
  40ba00:	sub	x0, x29, #0x14
  40ba04:	sub	x3, x29, #0x10
  40ba08:	str	x11, [sp, #40]
  40ba0c:	bl	40e990 <__fxstatat@plt+0xb920>
  40ba10:	cbz	x0, 40bdc8 <__fxstatat@plt+0x8d58>
  40ba14:	mov	x24, x0
  40ba18:	cmn	x0, #0x1
  40ba1c:	b.eq	40bdc4 <__fxstatat@plt+0x8d54>  // b.none
  40ba20:	cmn	x24, #0x2
  40ba24:	b.eq	40bd88 <__fxstatat@plt+0x8d18>  // b.none
  40ba28:	ldr	w9, [sp, #76]
  40ba2c:	ldr	x21, [sp, #32]
  40ba30:	cmp	x24, #0x2
  40ba34:	cset	w8, cc  // cc = lo, ul, last
  40ba38:	eor	w9, w9, #0x1
  40ba3c:	mov	x12, #0x2b                  	// #43
  40ba40:	orr	w8, w9, w8
  40ba44:	mov	w11, #0x1                   	// #1
  40ba48:	movk	x12, #0x2, lsl #32
  40ba4c:	tbnz	w8, #0, 40ba88 <__fxstatat@plt+0x8a18>
  40ba50:	ldr	x9, [sp, #40]
  40ba54:	ldr	x10, [sp, #16]
  40ba58:	sub	x8, x24, #0x1
  40ba5c:	add	x9, x10, x9
  40ba60:	ldrb	w10, [x9]
  40ba64:	sub	w10, w10, #0x5b
  40ba68:	cmp	w10, #0x21
  40ba6c:	b.hi	40ba7c <__fxstatat@plt+0x8a0c>  // b.pmore
  40ba70:	lsl	x10, x11, x10
  40ba74:	tst	x10, x12
  40ba78:	b.ne	40bef4 <__fxstatat@plt+0x8e84>  // b.any
  40ba7c:	subs	x8, x8, #0x1
  40ba80:	add	x9, x9, #0x1
  40ba84:	b.ne	40ba60 <__fxstatat@plt+0x89f0>  // b.any
  40ba88:	ldur	w0, [x29, #-20]
  40ba8c:	bl	402f90 <iswprint@plt>
  40ba90:	ldr	x21, [sp, #40]
  40ba94:	cmp	w0, #0x0
  40ba98:	cset	w8, ne  // ne = any
  40ba9c:	sub	x0, x29, #0x10
  40baa0:	and	w26, w26, w8
  40baa4:	add	x21, x24, x21
  40baa8:	bl	402cc0 <mbsinit@plt>
  40baac:	mov	x11, x21
  40bab0:	ldr	x21, [sp, #32]
  40bab4:	ldur	x24, [x29, #-80]
  40bab8:	cbz	w0, 40b9f4 <__fxstatat@plt+0x8984>
  40babc:	b	40b8f4 <__fxstatat@plt+0x8884>
  40bac0:	ldr	w8, [sp, #80]
  40bac4:	tbz	w8, #2, 40bb70 <__fxstatat@plt+0x8b00>
  40bac8:	add	x9, x23, #0x2
  40bacc:	cmp	x9, x28
  40bad0:	b.cs	40bb70 <__fxstatat@plt+0x8b00>  // b.hs, b.nlast
  40bad4:	add	x8, x23, x24
  40bad8:	ldrb	w8, [x8, #1]
  40badc:	cmp	w8, #0x3f
  40bae0:	b.ne	40bb70 <__fxstatat@plt+0x8b00>  // b.any
  40bae4:	ldrb	w19, [x24, x9]
  40bae8:	mov	w8, wzr
  40baec:	cmp	w19, #0x3e
  40baf0:	b.hi	40bddc <__fxstatat@plt+0x8d6c>  // b.pmore
  40baf4:	mov	w10, #0x1                   	// #1
  40baf8:	mov	x11, #0xa38200000000        	// #179778741075968
  40bafc:	lsl	x10, x10, x19
  40bb00:	movk	x11, #0x7000, lsl #48
  40bb04:	tst	x10, x11
  40bb08:	b.eq	40bddc <__fxstatat@plt+0x8d6c>  // b.none
  40bb0c:	tbnz	w16, #0, 40bec0 <__fxstatat@plt+0x8e50>
  40bb10:	cmp	x20, x22
  40bb14:	b.cs	40bb20 <__fxstatat@plt+0x8ab0>  // b.hs, b.nlast
  40bb18:	mov	w8, #0x3f                  	// #63
  40bb1c:	strb	w8, [x21, x20]
  40bb20:	add	x8, x20, #0x1
  40bb24:	cmp	x8, x22
  40bb28:	b.cs	40bb34 <__fxstatat@plt+0x8ac4>  // b.hs, b.nlast
  40bb2c:	mov	w10, #0x22                  	// #34
  40bb30:	strb	w10, [x21, x8]
  40bb34:	add	x8, x20, #0x2
  40bb38:	cmp	x8, x22
  40bb3c:	b.cs	40bb48 <__fxstatat@plt+0x8ad8>  // b.hs, b.nlast
  40bb40:	mov	w10, #0x22                  	// #34
  40bb44:	strb	w10, [x21, x8]
  40bb48:	add	x8, x20, #0x3
  40bb4c:	cmp	x8, x22
  40bb50:	b.cs	40bb5c <__fxstatat@plt+0x8aec>  // b.hs, b.nlast
  40bb54:	mov	w10, #0x3f                  	// #63
  40bb58:	strb	w10, [x21, x8]
  40bb5c:	mov	w8, wzr
  40bb60:	mov	w26, wzr
  40bb64:	add	x20, x20, #0x4
  40bb68:	mov	x23, x9
  40bb6c:	b	40b6e8 <__fxstatat@plt+0x8678>
  40bb70:	mov	w8, wzr
  40bb74:	mov	w26, wzr
  40bb78:	mov	w19, #0x3f                  	// #63
  40bb7c:	b	40b6e8 <__fxstatat@plt+0x8678>
  40bb80:	mov	w10, wzr
  40bb84:	add	x9, x11, x23
  40bb88:	tbz	w8, #0, 40bbe8 <__fxstatat@plt+0x8b78>
  40bb8c:	b	40bc94 <__fxstatat@plt+0x8c24>
  40bb90:	and	w12, w10, #0x1
  40bb94:	orn	w12, w12, w14
  40bb98:	tbnz	w12, #0, 40bbc8 <__fxstatat@plt+0x8b58>
  40bb9c:	cmp	x20, x22
  40bba0:	b.cs	40bbac <__fxstatat@plt+0x8b3c>  // b.hs, b.nlast
  40bba4:	mov	w12, #0x27                  	// #39
  40bba8:	strb	w12, [x21, x20]
  40bbac:	add	x12, x20, #0x1
  40bbb0:	cmp	x12, x22
  40bbb4:	b.cs	40bbc0 <__fxstatat@plt+0x8b50>  // b.hs, b.nlast
  40bbb8:	mov	w13, #0x27                  	// #39
  40bbbc:	strb	w13, [x21, x12]
  40bbc0:	mov	w14, wzr
  40bbc4:	add	x20, x20, #0x2
  40bbc8:	cmp	x20, x22
  40bbcc:	b.cs	40bbd4 <__fxstatat@plt+0x8b64>  // b.hs, b.nlast
  40bbd0:	strb	w19, [x21, x20]
  40bbd4:	ldr	x12, [sp, #96]
  40bbd8:	add	x20, x20, #0x1
  40bbdc:	ldrb	w19, [x12, x23]
  40bbe0:	mov	x23, x11
  40bbe4:	tbnz	w8, #0, 40bc94 <__fxstatat@plt+0x8c24>
  40bbe8:	tbnz	w16, #0, 40bec0 <__fxstatat@plt+0x8e50>
  40bbec:	cmp	w4, #0x2
  40bbf0:	cset	w10, ne  // ne = any
  40bbf4:	orr	w10, w10, w14
  40bbf8:	tbnz	w10, #0, 40bc3c <__fxstatat@plt+0x8bcc>
  40bbfc:	cmp	x20, x22
  40bc00:	b.cs	40bc0c <__fxstatat@plt+0x8b9c>  // b.hs, b.nlast
  40bc04:	mov	w10, #0x27                  	// #39
  40bc08:	strb	w10, [x21, x20]
  40bc0c:	add	x10, x20, #0x1
  40bc10:	cmp	x10, x22
  40bc14:	b.cs	40bc20 <__fxstatat@plt+0x8bb0>  // b.hs, b.nlast
  40bc18:	mov	w11, #0x24                  	// #36
  40bc1c:	strb	w11, [x21, x10]
  40bc20:	add	x10, x20, #0x2
  40bc24:	cmp	x10, x22
  40bc28:	b.cs	40bc34 <__fxstatat@plt+0x8bc4>  // b.hs, b.nlast
  40bc2c:	mov	w11, #0x27                  	// #39
  40bc30:	strb	w11, [x21, x10]
  40bc34:	add	x20, x20, #0x3
  40bc38:	mov	w14, #0x1                   	// #1
  40bc3c:	cmp	x20, x22
  40bc40:	b.cs	40bc4c <__fxstatat@plt+0x8bdc>  // b.hs, b.nlast
  40bc44:	mov	w10, #0x5c                  	// #92
  40bc48:	strb	w10, [x21, x20]
  40bc4c:	add	x10, x20, #0x1
  40bc50:	cmp	x10, x22
  40bc54:	b.cs	40bc64 <__fxstatat@plt+0x8bf4>  // b.hs, b.nlast
  40bc58:	mov	w11, #0x30                  	// #48
  40bc5c:	bfxil	w11, w19, #6, #2
  40bc60:	strb	w11, [x21, x10]
  40bc64:	add	x10, x20, #0x2
  40bc68:	cmp	x10, x22
  40bc6c:	b.cs	40bc7c <__fxstatat@plt+0x8c0c>  // b.hs, b.nlast
  40bc70:	mov	w11, #0x30                  	// #48
  40bc74:	bfxil	w11, w19, #3, #3
  40bc78:	strb	w11, [x21, x10]
  40bc7c:	mov	w11, #0x30                  	// #48
  40bc80:	bfxil	w11, w19, #0, #3
  40bc84:	add	x20, x20, #0x3
  40bc88:	mov	w10, #0x1                   	// #1
  40bc8c:	mov	w19, w11
  40bc90:	b	40bcb8 <__fxstatat@plt+0x8c48>
  40bc94:	tbz	w27, #0, 40bcb4 <__fxstatat@plt+0x8c44>
  40bc98:	cmp	x20, x22
  40bc9c:	b.cs	40bca8 <__fxstatat@plt+0x8c38>  // b.hs, b.nlast
  40bca0:	mov	w11, #0x5c                  	// #92
  40bca4:	strb	w11, [x21, x20]
  40bca8:	mov	w27, wzr
  40bcac:	add	x20, x20, #0x1
  40bcb0:	b	40bcb8 <__fxstatat@plt+0x8c48>
  40bcb4:	mov	w27, wzr
  40bcb8:	add	x11, x23, #0x1
  40bcbc:	cmp	x9, x11
  40bcc0:	b.hi	40bb90 <__fxstatat@plt+0x8b20>  // b.pmore
  40bcc4:	and	w8, w10, #0x1
  40bcc8:	tbz	w8, #0, 40b938 <__fxstatat@plt+0x88c8>
  40bccc:	b	40b968 <__fxstatat@plt+0x88f8>
  40bcd0:	cmp	x20, x22
  40bcd4:	b.cs	40bce0 <__fxstatat@plt+0x8c70>  // b.hs, b.nlast
  40bcd8:	mov	w8, #0x27                  	// #39
  40bcdc:	strb	w8, [x21, x20]
  40bce0:	add	x8, x20, #0x1
  40bce4:	cmp	x8, x22
  40bce8:	b.cs	40bcf4 <__fxstatat@plt+0x8c84>  // b.hs, b.nlast
  40bcec:	mov	w9, #0x24                  	// #36
  40bcf0:	strb	w9, [x21, x8]
  40bcf4:	add	x8, x20, #0x2
  40bcf8:	cmp	x8, x22
  40bcfc:	b.cs	40bd08 <__fxstatat@plt+0x8c98>  // b.hs, b.nlast
  40bd00:	mov	w9, #0x27                  	// #39
  40bd04:	strb	w9, [x21, x8]
  40bd08:	add	x8, x20, #0x3
  40bd0c:	mov	w14, #0x1                   	// #1
  40bd10:	cmp	x8, x22
  40bd14:	b.cs	40bd20 <__fxstatat@plt+0x8cb0>  // b.hs, b.nlast
  40bd18:	mov	w9, #0x5c                  	// #92
  40bd1c:	strb	w9, [x21, x8]
  40bd20:	cmp	w4, #0x2
  40bd24:	add	x20, x8, #0x1
  40bd28:	b.eq	40bd78 <__fxstatat@plt+0x8d08>  // b.none
  40bd2c:	add	x9, x23, #0x1
  40bd30:	cmp	x9, x28
  40bd34:	b.cs	40bd78 <__fxstatat@plt+0x8d08>  // b.hs, b.nlast
  40bd38:	ldrb	w9, [x24, x9]
  40bd3c:	sub	w9, w9, #0x30
  40bd40:	cmp	w9, #0x9
  40bd44:	b.hi	40bd78 <__fxstatat@plt+0x8d08>  // b.pmore
  40bd48:	cmp	x20, x22
  40bd4c:	b.cs	40bd58 <__fxstatat@plt+0x8ce8>  // b.hs, b.nlast
  40bd50:	mov	w9, #0x30                  	// #48
  40bd54:	strb	w9, [x21, x20]
  40bd58:	add	x9, x8, #0x2
  40bd5c:	cmp	x9, x22
  40bd60:	b.cs	40bd6c <__fxstatat@plt+0x8cfc>  // b.hs, b.nlast
  40bd64:	mov	w10, #0x30                  	// #48
  40bd68:	strb	w10, [x21, x9]
  40bd6c:	mov	w26, wzr
  40bd70:	add	x20, x8, #0x3
  40bd74:	b	40bd7c <__fxstatat@plt+0x8d0c>
  40bd78:	mov	w26, wzr
  40bd7c:	mov	w8, #0x1                   	// #1
  40bd80:	mov	w19, #0x30                  	// #48
  40bd84:	b	40b6e8 <__fxstatat@plt+0x8678>
  40bd88:	cmp	x28, x21
  40bd8c:	b.ls	40bdc4 <__fxstatat@plt+0x8d54>  // b.plast
  40bd90:	ldur	x24, [x29, #-80]
  40bd94:	ldp	x21, x11, [sp, #32]
  40bd98:	sub	x8, x28, x23
  40bd9c:	add	x9, x24, x23
  40bda0:	ldrb	w10, [x9, x11]
  40bda4:	cbz	w10, 40bdd4 <__fxstatat@plt+0x8d64>
  40bda8:	add	x11, x11, #0x1
  40bdac:	add	x10, x23, x11
  40bdb0:	cmp	x10, x28
  40bdb4:	b.cc	40bda0 <__fxstatat@plt+0x8d30>  // b.lo, b.ul, b.last
  40bdb8:	mov	w26, wzr
  40bdbc:	mov	x11, x8
  40bdc0:	b	40b8f4 <__fxstatat@plt+0x8884>
  40bdc4:	mov	w26, wzr
  40bdc8:	ldp	x21, x11, [sp, #32]
  40bdcc:	ldur	x24, [x29, #-80]
  40bdd0:	b	40b8f4 <__fxstatat@plt+0x8884>
  40bdd4:	mov	w26, wzr
  40bdd8:	b	40b8f4 <__fxstatat@plt+0x8884>
  40bddc:	mov	w19, #0x3f                  	// #63
  40bde0:	mov	w26, w8
  40bde4:	b	40b6e8 <__fxstatat@plt+0x8678>
  40bde8:	mov	x28, x23
  40bdec:	b	40bdf4 <__fxstatat@plt+0x8d84>
  40bdf0:	mov	x28, #0xffffffffffffffff    	// #-1
  40bdf4:	cmp	w4, #0x2
  40bdf8:	ldur	w10, [x29, #-72]
  40bdfc:	cset	w8, eq  // eq = none
  40be00:	cmp	x20, #0x0
  40be04:	cset	w9, eq  // eq = none
  40be08:	and	w8, w8, w9
  40be0c:	and	w8, w16, w8
  40be10:	tbnz	w8, #0, 40bec4 <__fxstatat@plt+0x8e54>
  40be14:	cmp	w4, #0x2
  40be18:	cset	w8, ne  // ne = any
  40be1c:	orr	w8, w16, w8
  40be20:	tbnz	w8, #0, 40bf90 <__fxstatat@plt+0x8f20>
  40be24:	ldr	w8, [sp, #72]
  40be28:	eor	w8, w8, #0x1
  40be2c:	tbnz	w8, #0, 40bf90 <__fxstatat@plt+0x8f20>
  40be30:	tbnz	w25, #0, 40bf60 <__fxstatat@plt+0x8ef0>
  40be34:	ldr	x24, [sp, #64]
  40be38:	mov	w19, wzr
  40be3c:	cbz	x24, 40bf8c <__fxstatat@plt+0x8f1c>
  40be40:	mov	w4, #0x2                   	// #2
  40be44:	mov	w8, w10
  40be48:	mov	w25, w19
  40be4c:	mov	w16, w19
  40be50:	cbz	x22, 40b440 <__fxstatat@plt+0x83d0>
  40be54:	b	40bf90 <__fxstatat@plt+0x8f20>
  40be58:	mov	w16, wzr
  40be5c:	cbz	x22, 40be68 <__fxstatat@plt+0x8df8>
  40be60:	mov	w8, #0x22                  	// #34
  40be64:	strb	w8, [x21]
  40be68:	adrp	x8, 412000 <__fxstatat@plt+0xef90>
  40be6c:	add	x8, x8, #0xb88
  40be70:	stur	x8, [x29, #-64]
  40be74:	mov	w8, #0x1                   	// #1
  40be78:	mov	w20, #0x1                   	// #1
  40be7c:	mov	w4, #0x5                   	// #5
  40be80:	stur	x8, [x29, #-32]
  40be84:	mov	w9, #0x1                   	// #1
  40be88:	b	40b59c <__fxstatat@plt+0x852c>
  40be8c:	mov	w9, #0x1                   	// #1
  40be90:	mov	w16, wzr
  40be94:	cbz	x22, 40bea0 <__fxstatat@plt+0x8e30>
  40be98:	mov	w8, #0x27                  	// #39
  40be9c:	strb	w8, [x21]
  40bea0:	adrp	x8, 412000 <__fxstatat@plt+0xef90>
  40bea4:	add	x8, x8, #0xafe
  40bea8:	stur	x8, [x29, #-64]
  40beac:	mov	w8, #0x1                   	// #1
  40beb0:	mov	w4, #0x2                   	// #2
  40beb4:	mov	w20, #0x1                   	// #1
  40beb8:	stur	x8, [x29, #-32]
  40bebc:	b	40b59c <__fxstatat@plt+0x852c>
  40bec0:	ldur	w10, [x29, #-72]
  40bec4:	tst	w10, #0x1
  40bec8:	mov	w8, #0x2                   	// #2
  40becc:	mov	w9, #0x4                   	// #4
  40bed0:	csel	w8, w9, w8, ne  // ne = any
  40bed4:	cmp	w4, #0x2
  40bed8:	b.ne	40bee0 <__fxstatat@plt+0x8e70>  // b.any
  40bedc:	mov	w4, w8
  40bee0:	ldr	x7, [sp, #88]
  40bee4:	b	40bf10 <__fxstatat@plt+0x8ea0>
  40bee8:	ldr	x7, [sp, #88]
  40beec:	ldur	w4, [x29, #-44]
  40bef0:	b	40bf10 <__fxstatat@plt+0x8ea0>
  40bef4:	ldur	w8, [x29, #-72]
  40bef8:	ldr	x7, [sp, #88]
  40befc:	ldur	x24, [x29, #-80]
  40bf00:	mov	w9, #0x4                   	// #4
  40bf04:	tst	w8, #0x1
  40bf08:	mov	w8, #0x2                   	// #2
  40bf0c:	csel	w4, w9, w8, ne  // ne = any
  40bf10:	ldr	w8, [sp, #80]
  40bf14:	mov	x0, x21
  40bf18:	mov	x1, x22
  40bf1c:	mov	x2, x24
  40bf20:	and	w5, w8, #0xfffffffd
  40bf24:	ldur	x8, [x29, #-88]
  40bf28:	mov	x3, x28
  40bf2c:	mov	x6, xzr
  40bf30:	str	x8, [sp]
  40bf34:	bl	40b3bc <__fxstatat@plt+0x834c>
  40bf38:	mov	x20, x0
  40bf3c:	mov	x0, x20
  40bf40:	ldp	x20, x19, [sp, #272]
  40bf44:	ldp	x22, x21, [sp, #256]
  40bf48:	ldp	x24, x23, [sp, #240]
  40bf4c:	ldp	x26, x25, [sp, #224]
  40bf50:	ldp	x28, x27, [sp, #208]
  40bf54:	ldp	x29, x30, [sp, #192]
  40bf58:	add	sp, sp, #0x120
  40bf5c:	ret
  40bf60:	ldur	x8, [x29, #-88]
  40bf64:	ldr	x1, [sp, #64]
  40bf68:	ldur	x2, [x29, #-80]
  40bf6c:	ldr	w5, [sp, #80]
  40bf70:	ldur	x6, [x29, #-40]
  40bf74:	ldr	x7, [sp, #88]
  40bf78:	mov	w4, #0x5                   	// #5
  40bf7c:	str	x8, [sp]
  40bf80:	mov	x0, x21
  40bf84:	mov	x3, x28
  40bf88:	b	40bf34 <__fxstatat@plt+0x8ec4>
  40bf8c:	mov	w16, w19
  40bf90:	ldur	x8, [x29, #-64]
  40bf94:	cbz	x8, 40bfc0 <__fxstatat@plt+0x8f50>
  40bf98:	tbnz	w16, #0, 40bfc0 <__fxstatat@plt+0x8f50>
  40bf9c:	ldrb	w9, [x8]
  40bfa0:	cbz	w9, 40bfc0 <__fxstatat@plt+0x8f50>
  40bfa4:	add	x8, x8, #0x1
  40bfa8:	cmp	x20, x22
  40bfac:	b.cs	40bfb4 <__fxstatat@plt+0x8f44>  // b.hs, b.nlast
  40bfb0:	strb	w9, [x21, x20]
  40bfb4:	ldrb	w9, [x8], #1
  40bfb8:	add	x20, x20, #0x1
  40bfbc:	cbnz	w9, 40bfa8 <__fxstatat@plt+0x8f38>
  40bfc0:	cmp	x20, x22
  40bfc4:	b.cs	40bf3c <__fxstatat@plt+0x8ecc>  // b.hs, b.nlast
  40bfc8:	strb	wzr, [x21, x20]
  40bfcc:	b	40bf3c <__fxstatat@plt+0x8ecc>
  40bfd0:	b.ne	40bee0 <__fxstatat@plt+0x8e70>  // b.any
  40bfd4:	mov	w4, #0x4                   	// #4
  40bfd8:	b	40bee0 <__fxstatat@plt+0x8e70>
  40bfdc:	bl	402ca0 <abort@plt>
  40bfe0:	mov	x3, x2
  40bfe4:	mov	x2, xzr
  40bfe8:	b	40bfec <__fxstatat@plt+0x8f7c>
  40bfec:	sub	sp, sp, #0x70
  40bff0:	adrp	x8, 424000 <__fxstatat@plt+0x20f90>
  40bff4:	add	x8, x8, #0x970
  40bff8:	cmp	x3, #0x0
  40bffc:	stp	x29, x30, [sp, #16]
  40c000:	stp	x28, x27, [sp, #32]
  40c004:	stp	x26, x25, [sp, #48]
  40c008:	stp	x24, x23, [sp, #64]
  40c00c:	stp	x22, x21, [sp, #80]
  40c010:	stp	x20, x19, [sp, #96]
  40c014:	add	x29, sp, #0x10
  40c018:	mov	x19, x2
  40c01c:	mov	x22, x1
  40c020:	mov	x23, x0
  40c024:	csel	x21, x8, x3, eq  // eq = none
  40c028:	bl	402fd0 <__errno_location@plt>
  40c02c:	ldp	w4, w8, [x21]
  40c030:	cmp	x19, #0x0
  40c034:	ldp	x7, x9, [x21, #40]
  40c038:	ldr	w28, [x0]
  40c03c:	cset	w10, eq  // eq = none
  40c040:	orr	w25, w8, w10
  40c044:	add	x26, x21, #0x8
  40c048:	mov	x24, x0
  40c04c:	mov	x0, xzr
  40c050:	mov	x1, xzr
  40c054:	mov	x2, x23
  40c058:	mov	x3, x22
  40c05c:	mov	w5, w25
  40c060:	mov	x6, x26
  40c064:	str	x9, [sp]
  40c068:	bl	40b3bc <__fxstatat@plt+0x834c>
  40c06c:	add	x27, x0, #0x1
  40c070:	mov	x20, x0
  40c074:	mov	x0, x27
  40c078:	bl	40e370 <__fxstatat@plt+0xb300>
  40c07c:	ldr	w4, [x21]
  40c080:	ldp	x7, x8, [x21, #40]
  40c084:	mov	x1, x27
  40c088:	mov	x2, x23
  40c08c:	mov	x3, x22
  40c090:	mov	w5, w25
  40c094:	mov	x6, x26
  40c098:	mov	x21, x0
  40c09c:	str	x8, [sp]
  40c0a0:	bl	40b3bc <__fxstatat@plt+0x834c>
  40c0a4:	str	w28, [x24]
  40c0a8:	cbz	x19, 40c0b0 <__fxstatat@plt+0x9040>
  40c0ac:	str	x20, [x19]
  40c0b0:	mov	x0, x21
  40c0b4:	ldp	x20, x19, [sp, #96]
  40c0b8:	ldp	x22, x21, [sp, #80]
  40c0bc:	ldp	x24, x23, [sp, #64]
  40c0c0:	ldp	x26, x25, [sp, #48]
  40c0c4:	ldp	x28, x27, [sp, #32]
  40c0c8:	ldp	x29, x30, [sp, #16]
  40c0cc:	add	sp, sp, #0x70
  40c0d0:	ret
  40c0d4:	stp	x29, x30, [sp, #-64]!
  40c0d8:	stp	x20, x19, [sp, #48]
  40c0dc:	adrp	x20, 424000 <__fxstatat@plt+0x20f90>
  40c0e0:	stp	x22, x21, [sp, #32]
  40c0e4:	ldr	w8, [x20, #1080]
  40c0e8:	adrp	x21, 424000 <__fxstatat@plt+0x20f90>
  40c0ec:	ldr	x19, [x21, #1072]
  40c0f0:	str	x23, [sp, #16]
  40c0f4:	cmp	w8, #0x2
  40c0f8:	mov	x29, sp
  40c0fc:	b.lt	40c120 <__fxstatat@plt+0x90b0>  // b.tstop
  40c100:	add	x22, x19, #0x18
  40c104:	mov	w23, #0x1                   	// #1
  40c108:	ldr	x0, [x22], #16
  40c10c:	bl	402dc0 <free@plt>
  40c110:	ldrsw	x8, [x20, #1080]
  40c114:	add	x23, x23, #0x1
  40c118:	cmp	x23, x8
  40c11c:	b.lt	40c108 <__fxstatat@plt+0x9098>  // b.tstop
  40c120:	ldr	x0, [x19, #8]
  40c124:	adrp	x23, 424000 <__fxstatat@plt+0x20f90>
  40c128:	add	x23, x23, #0x9a8
  40c12c:	adrp	x22, 424000 <__fxstatat@plt+0x20f90>
  40c130:	cmp	x0, x23
  40c134:	add	x22, x22, #0x440
  40c138:	b.eq	40c148 <__fxstatat@plt+0x90d8>  // b.none
  40c13c:	bl	402dc0 <free@plt>
  40c140:	mov	w8, #0x100                 	// #256
  40c144:	stp	x8, x23, [x22]
  40c148:	cmp	x19, x22
  40c14c:	b.eq	40c15c <__fxstatat@plt+0x90ec>  // b.none
  40c150:	mov	x0, x19
  40c154:	bl	402dc0 <free@plt>
  40c158:	str	x22, [x21, #1072]
  40c15c:	mov	w8, #0x1                   	// #1
  40c160:	str	w8, [x20, #1080]
  40c164:	ldp	x20, x19, [sp, #48]
  40c168:	ldp	x22, x21, [sp, #32]
  40c16c:	ldr	x23, [sp, #16]
  40c170:	ldp	x29, x30, [sp], #64
  40c174:	ret
  40c178:	adrp	x3, 424000 <__fxstatat@plt+0x20f90>
  40c17c:	add	x3, x3, #0x970
  40c180:	mov	x2, #0xffffffffffffffff    	// #-1
  40c184:	b	40c188 <__fxstatat@plt+0x9118>
  40c188:	sub	sp, sp, #0x80
  40c18c:	stp	x29, x30, [sp, #32]
  40c190:	add	x29, sp, #0x20
  40c194:	stp	x28, x27, [sp, #48]
  40c198:	stp	x26, x25, [sp, #64]
  40c19c:	stp	x24, x23, [sp, #80]
  40c1a0:	stp	x22, x21, [sp, #96]
  40c1a4:	stp	x20, x19, [sp, #112]
  40c1a8:	mov	x22, x3
  40c1ac:	stur	x2, [x29, #-8]
  40c1b0:	mov	x21, x1
  40c1b4:	mov	w23, w0
  40c1b8:	bl	402fd0 <__errno_location@plt>
  40c1bc:	tbnz	w23, #31, 40c30c <__fxstatat@plt+0x929c>
  40c1c0:	adrp	x25, 424000 <__fxstatat@plt+0x20f90>
  40c1c4:	ldr	w8, [x25, #1080]
  40c1c8:	adrp	x28, 424000 <__fxstatat@plt+0x20f90>
  40c1cc:	ldr	w20, [x0]
  40c1d0:	ldr	x27, [x28, #1072]
  40c1d4:	mov	x19, x0
  40c1d8:	cmp	w8, w23
  40c1dc:	b.gt	40c248 <__fxstatat@plt+0x91d8>
  40c1e0:	mov	w8, #0x7fffffff            	// #2147483647
  40c1e4:	cmp	w23, w8
  40c1e8:	stur	w20, [x29, #-12]
  40c1ec:	b.eq	40c310 <__fxstatat@plt+0x92a0>  // b.none
  40c1f0:	adrp	x20, 424000 <__fxstatat@plt+0x20f90>
  40c1f4:	add	x20, x20, #0x440
  40c1f8:	add	w26, w23, #0x1
  40c1fc:	cmp	x27, x20
  40c200:	csel	x0, xzr, x27, eq  // eq = none
  40c204:	sbfiz	x1, x26, #4, #32
  40c208:	bl	40e3c0 <__fxstatat@plt+0xb350>
  40c20c:	mov	x24, x0
  40c210:	cmp	x27, x20
  40c214:	str	x0, [x28, #1072]
  40c218:	b.ne	40c224 <__fxstatat@plt+0x91b4>  // b.any
  40c21c:	ldr	q0, [x20]
  40c220:	str	q0, [x24]
  40c224:	ldrsw	x8, [x25, #1080]
  40c228:	mov	w1, wzr
  40c22c:	add	x0, x24, x8, lsl #4
  40c230:	sub	w8, w26, w8
  40c234:	sbfiz	x2, x8, #4, #32
  40c238:	bl	402b70 <memset@plt>
  40c23c:	ldur	w20, [x29, #-12]
  40c240:	mov	x27, x24
  40c244:	str	w26, [x25, #1080]
  40c248:	add	x28, x27, w23, uxtw #4
  40c24c:	mov	x27, x28
  40c250:	ldr	x26, [x28]
  40c254:	ldr	x23, [x27, #8]!
  40c258:	ldp	w4, w8, [x22]
  40c25c:	ldp	x7, x9, [x22, #40]
  40c260:	ldur	x3, [x29, #-8]
  40c264:	add	x24, x22, #0x8
  40c268:	orr	w25, w8, #0x1
  40c26c:	mov	x0, x23
  40c270:	mov	x1, x26
  40c274:	mov	x2, x21
  40c278:	mov	w5, w25
  40c27c:	mov	x6, x24
  40c280:	str	x9, [sp]
  40c284:	bl	40b3bc <__fxstatat@plt+0x834c>
  40c288:	cmp	x26, x0
  40c28c:	b.hi	40c2e4 <__fxstatat@plt+0x9274>  // b.pmore
  40c290:	adrp	x8, 424000 <__fxstatat@plt+0x20f90>
  40c294:	add	x8, x8, #0x9a8
  40c298:	add	x26, x0, #0x1
  40c29c:	cmp	x23, x8
  40c2a0:	str	x26, [x28]
  40c2a4:	b.eq	40c2b0 <__fxstatat@plt+0x9240>  // b.none
  40c2a8:	mov	x0, x23
  40c2ac:	bl	402dc0 <free@plt>
  40c2b0:	mov	x0, x26
  40c2b4:	bl	40e370 <__fxstatat@plt+0xb300>
  40c2b8:	str	x0, [x27]
  40c2bc:	ldr	w4, [x22]
  40c2c0:	ldp	x7, x8, [x22, #40]
  40c2c4:	ldur	x3, [x29, #-8]
  40c2c8:	mov	x1, x26
  40c2cc:	mov	x2, x21
  40c2d0:	mov	w5, w25
  40c2d4:	mov	x6, x24
  40c2d8:	mov	x23, x0
  40c2dc:	str	x8, [sp]
  40c2e0:	bl	40b3bc <__fxstatat@plt+0x834c>
  40c2e4:	str	w20, [x19]
  40c2e8:	mov	x0, x23
  40c2ec:	ldp	x20, x19, [sp, #112]
  40c2f0:	ldp	x22, x21, [sp, #96]
  40c2f4:	ldp	x24, x23, [sp, #80]
  40c2f8:	ldp	x26, x25, [sp, #64]
  40c2fc:	ldp	x28, x27, [sp, #48]
  40c300:	ldp	x29, x30, [sp, #32]
  40c304:	add	sp, sp, #0x80
  40c308:	ret
  40c30c:	bl	402ca0 <abort@plt>
  40c310:	bl	40e5ac <__fxstatat@plt+0xb53c>
  40c314:	adrp	x3, 424000 <__fxstatat@plt+0x20f90>
  40c318:	add	x3, x3, #0x970
  40c31c:	b	40c188 <__fxstatat@plt+0x9118>
  40c320:	adrp	x3, 424000 <__fxstatat@plt+0x20f90>
  40c324:	add	x3, x3, #0x970
  40c328:	mov	x2, #0xffffffffffffffff    	// #-1
  40c32c:	mov	x1, x0
  40c330:	mov	w0, wzr
  40c334:	b	40c188 <__fxstatat@plt+0x9118>
  40c338:	adrp	x3, 424000 <__fxstatat@plt+0x20f90>
  40c33c:	mov	x2, x1
  40c340:	add	x3, x3, #0x970
  40c344:	mov	x1, x0
  40c348:	mov	w0, wzr
  40c34c:	b	40c188 <__fxstatat@plt+0x9118>
  40c350:	sub	sp, sp, #0x50
  40c354:	movi	v0.2d, #0x0
  40c358:	cmp	w1, #0xa
  40c35c:	stp	x29, x30, [sp, #64]
  40c360:	add	x29, sp, #0x40
  40c364:	str	xzr, [sp, #48]
  40c368:	stp	q0, q0, [sp, #16]
  40c36c:	str	q0, [sp]
  40c370:	b.eq	40c398 <__fxstatat@plt+0x9328>  // b.none
  40c374:	mov	x8, x2
  40c378:	str	w1, [sp]
  40c37c:	mov	x3, sp
  40c380:	mov	x2, #0xffffffffffffffff    	// #-1
  40c384:	mov	x1, x8
  40c388:	bl	40c188 <__fxstatat@plt+0x9118>
  40c38c:	ldp	x29, x30, [sp, #64]
  40c390:	add	sp, sp, #0x50
  40c394:	ret
  40c398:	bl	402ca0 <abort@plt>
  40c39c:	sub	sp, sp, #0x50
  40c3a0:	movi	v0.2d, #0x0
  40c3a4:	cmp	w1, #0xa
  40c3a8:	stp	x29, x30, [sp, #64]
  40c3ac:	add	x29, sp, #0x40
  40c3b0:	str	xzr, [sp, #48]
  40c3b4:	stp	q0, q0, [sp, #16]
  40c3b8:	str	q0, [sp]
  40c3bc:	b.eq	40c3e4 <__fxstatat@plt+0x9374>  // b.none
  40c3c0:	mov	x8, x3
  40c3c4:	str	w1, [sp]
  40c3c8:	mov	x3, sp
  40c3cc:	mov	x1, x2
  40c3d0:	mov	x2, x8
  40c3d4:	bl	40c188 <__fxstatat@plt+0x9118>
  40c3d8:	ldp	x29, x30, [sp, #64]
  40c3dc:	add	sp, sp, #0x50
  40c3e0:	ret
  40c3e4:	bl	402ca0 <abort@plt>
  40c3e8:	mov	x2, x1
  40c3ec:	mov	w1, w0
  40c3f0:	mov	w0, wzr
  40c3f4:	b	40c350 <__fxstatat@plt+0x92e0>
  40c3f8:	mov	x3, x2
  40c3fc:	mov	x2, x1
  40c400:	mov	w1, w0
  40c404:	mov	w0, wzr
  40c408:	b	40c39c <__fxstatat@plt+0x932c>
  40c40c:	sub	sp, sp, #0x50
  40c410:	adrp	x9, 424000 <__fxstatat@plt+0x20f90>
  40c414:	add	x9, x9, #0x970
  40c418:	ldp	q0, q1, [x9]
  40c41c:	ubfx	w10, w2, #5, #3
  40c420:	mov	x11, sp
  40c424:	mov	x8, x1
  40c428:	stp	q0, q1, [sp]
  40c42c:	ldr	q0, [x9, #32]
  40c430:	ldr	x9, [x9, #48]
  40c434:	mov	x1, x0
  40c438:	mov	x3, sp
  40c43c:	str	q0, [sp, #32]
  40c440:	str	x9, [sp, #48]
  40c444:	add	x9, x11, w10, uxtw #2
  40c448:	ldr	w10, [x9, #8]
  40c44c:	mov	w0, wzr
  40c450:	stp	x29, x30, [sp, #64]
  40c454:	add	x29, sp, #0x40
  40c458:	lsr	w11, w10, w2
  40c45c:	mvn	w11, w11
  40c460:	and	w11, w11, #0x1
  40c464:	lsl	w11, w11, w2
  40c468:	eor	w10, w11, w10
  40c46c:	mov	x2, x8
  40c470:	str	w10, [x9, #8]
  40c474:	bl	40c188 <__fxstatat@plt+0x9118>
  40c478:	ldp	x29, x30, [sp, #64]
  40c47c:	add	sp, sp, #0x50
  40c480:	ret
  40c484:	sub	sp, sp, #0x50
  40c488:	adrp	x9, 424000 <__fxstatat@plt+0x20f90>
  40c48c:	add	x9, x9, #0x970
  40c490:	ldp	q0, q1, [x9]
  40c494:	ubfx	w10, w1, #5, #3
  40c498:	mov	x11, sp
  40c49c:	mov	x8, x0
  40c4a0:	stp	q0, q1, [sp]
  40c4a4:	ldr	q0, [x9, #32]
  40c4a8:	ldr	x9, [x9, #48]
  40c4ac:	mov	x3, sp
  40c4b0:	mov	x2, #0xffffffffffffffff    	// #-1
  40c4b4:	str	q0, [sp, #32]
  40c4b8:	str	x9, [sp, #48]
  40c4bc:	add	x9, x11, w10, uxtw #2
  40c4c0:	ldr	w10, [x9, #8]
  40c4c4:	mov	w0, wzr
  40c4c8:	stp	x29, x30, [sp, #64]
  40c4cc:	add	x29, sp, #0x40
  40c4d0:	lsr	w11, w10, w1
  40c4d4:	mvn	w11, w11
  40c4d8:	and	w11, w11, #0x1
  40c4dc:	lsl	w11, w11, w1
  40c4e0:	eor	w10, w11, w10
  40c4e4:	mov	x1, x8
  40c4e8:	str	w10, [x9, #8]
  40c4ec:	bl	40c188 <__fxstatat@plt+0x9118>
  40c4f0:	ldp	x29, x30, [sp, #64]
  40c4f4:	add	sp, sp, #0x50
  40c4f8:	ret
  40c4fc:	sub	sp, sp, #0x50
  40c500:	adrp	x8, 424000 <__fxstatat@plt+0x20f90>
  40c504:	add	x8, x8, #0x970
  40c508:	ldp	q0, q1, [x8]
  40c50c:	ldr	q2, [x8, #32]
  40c510:	ldr	x8, [x8, #48]
  40c514:	mov	x1, x0
  40c518:	stp	q0, q1, [sp]
  40c51c:	ldr	w9, [sp, #12]
  40c520:	str	x8, [sp, #48]
  40c524:	mov	x3, sp
  40c528:	mov	x2, #0xffffffffffffffff    	// #-1
  40c52c:	orr	w8, w9, #0x4000000
  40c530:	mov	w0, wzr
  40c534:	stp	x29, x30, [sp, #64]
  40c538:	add	x29, sp, #0x40
  40c53c:	str	q2, [sp, #32]
  40c540:	str	w8, [sp, #12]
  40c544:	bl	40c188 <__fxstatat@plt+0x9118>
  40c548:	ldp	x29, x30, [sp, #64]
  40c54c:	add	sp, sp, #0x50
  40c550:	ret
  40c554:	sub	sp, sp, #0x50
  40c558:	adrp	x8, 424000 <__fxstatat@plt+0x20f90>
  40c55c:	add	x8, x8, #0x970
  40c560:	ldp	q0, q1, [x8]
  40c564:	ldr	q2, [x8, #32]
  40c568:	ldr	x8, [x8, #48]
  40c56c:	mov	x2, x1
  40c570:	stp	q0, q1, [sp]
  40c574:	ldr	w9, [sp, #12]
  40c578:	mov	x1, x0
  40c57c:	str	x8, [sp, #48]
  40c580:	mov	x3, sp
  40c584:	orr	w8, w9, #0x4000000
  40c588:	mov	w0, wzr
  40c58c:	stp	x29, x30, [sp, #64]
  40c590:	add	x29, sp, #0x40
  40c594:	str	q2, [sp, #32]
  40c598:	str	w8, [sp, #12]
  40c59c:	bl	40c188 <__fxstatat@plt+0x9118>
  40c5a0:	ldp	x29, x30, [sp, #64]
  40c5a4:	add	sp, sp, #0x50
  40c5a8:	ret
  40c5ac:	sub	sp, sp, #0x80
  40c5b0:	movi	v0.2d, #0x0
  40c5b4:	cmp	w1, #0xa
  40c5b8:	stp	x29, x30, [sp, #112]
  40c5bc:	add	x29, sp, #0x70
  40c5c0:	str	wzr, [sp, #48]
  40c5c4:	stp	q0, q0, [sp, #16]
  40c5c8:	str	q0, [sp]
  40c5cc:	b.eq	40c61c <__fxstatat@plt+0x95ac>  // b.none
  40c5d0:	ldp	q0, q1, [sp]
  40c5d4:	ldr	w9, [sp, #48]
  40c5d8:	ldr	q2, [sp, #32]
  40c5dc:	mov	x8, x2
  40c5e0:	stur	q0, [sp, #60]
  40c5e4:	ldr	w10, [sp, #68]
  40c5e8:	str	w1, [sp, #56]
  40c5ec:	str	w9, [sp, #108]
  40c5f0:	add	x3, sp, #0x38
  40c5f4:	orr	w9, w10, #0x4000000
  40c5f8:	mov	x2, #0xffffffffffffffff    	// #-1
  40c5fc:	mov	x1, x8
  40c600:	stur	q1, [sp, #76]
  40c604:	stur	q2, [sp, #92]
  40c608:	str	w9, [sp, #68]
  40c60c:	bl	40c188 <__fxstatat@plt+0x9118>
  40c610:	ldp	x29, x30, [sp, #112]
  40c614:	add	sp, sp, #0x80
  40c618:	ret
  40c61c:	bl	402ca0 <abort@plt>
  40c620:	mov	x4, #0xffffffffffffffff    	// #-1
  40c624:	b	40c628 <__fxstatat@plt+0x95b8>
  40c628:	sub	sp, sp, #0x50
  40c62c:	adrp	x9, 424000 <__fxstatat@plt+0x20f90>
  40c630:	add	x9, x9, #0x970
  40c634:	ldp	q0, q1, [x9]
  40c638:	ldr	x10, [x9, #48]
  40c63c:	stp	x29, x30, [sp, #64]
  40c640:	add	x29, sp, #0x40
  40c644:	stp	q0, q1, [sp]
  40c648:	ldr	q0, [x9, #32]
  40c64c:	mov	w9, #0xa                   	// #10
  40c650:	str	x10, [sp, #48]
  40c654:	str	w9, [sp]
  40c658:	str	q0, [sp, #32]
  40c65c:	cbz	x1, 40c688 <__fxstatat@plt+0x9618>
  40c660:	cbz	x2, 40c688 <__fxstatat@plt+0x9618>
  40c664:	mov	x8, x3
  40c668:	stp	x1, x2, [sp, #40]
  40c66c:	mov	x3, sp
  40c670:	mov	x1, x8
  40c674:	mov	x2, x4
  40c678:	bl	40c188 <__fxstatat@plt+0x9118>
  40c67c:	ldp	x29, x30, [sp, #64]
  40c680:	add	sp, sp, #0x50
  40c684:	ret
  40c688:	bl	402ca0 <abort@plt>
  40c68c:	mov	x3, x2
  40c690:	mov	x2, x1
  40c694:	mov	x4, #0xffffffffffffffff    	// #-1
  40c698:	mov	x1, x0
  40c69c:	mov	w0, wzr
  40c6a0:	b	40c628 <__fxstatat@plt+0x95b8>
  40c6a4:	mov	x4, x3
  40c6a8:	mov	x3, x2
  40c6ac:	mov	x2, x1
  40c6b0:	mov	x1, x0
  40c6b4:	mov	w0, wzr
  40c6b8:	b	40c628 <__fxstatat@plt+0x95b8>
  40c6bc:	adrp	x3, 424000 <__fxstatat@plt+0x20f90>
  40c6c0:	add	x3, x3, #0x450
  40c6c4:	b	40c188 <__fxstatat@plt+0x9118>
  40c6c8:	adrp	x3, 424000 <__fxstatat@plt+0x20f90>
  40c6cc:	mov	x2, x1
  40c6d0:	add	x3, x3, #0x450
  40c6d4:	mov	x1, x0
  40c6d8:	mov	w0, wzr
  40c6dc:	b	40c188 <__fxstatat@plt+0x9118>
  40c6e0:	adrp	x3, 424000 <__fxstatat@plt+0x20f90>
  40c6e4:	add	x3, x3, #0x450
  40c6e8:	mov	x2, #0xffffffffffffffff    	// #-1
  40c6ec:	b	40c188 <__fxstatat@plt+0x9118>
  40c6f0:	adrp	x3, 424000 <__fxstatat@plt+0x20f90>
  40c6f4:	add	x3, x3, #0x450
  40c6f8:	mov	x2, #0xffffffffffffffff    	// #-1
  40c6fc:	mov	x1, x0
  40c700:	mov	w0, wzr
  40c704:	b	40c188 <__fxstatat@plt+0x9118>
  40c708:	stp	x29, x30, [sp, #-32]!
  40c70c:	stp	x20, x19, [sp, #16]
  40c710:	mov	x20, x0
  40c714:	mov	w19, w1
  40c718:	mov	w2, #0x5                   	// #5
  40c71c:	mov	x0, xzr
  40c720:	mov	x1, x20
  40c724:	mov	x29, sp
  40c728:	bl	402f30 <dcgettext@plt>
  40c72c:	cmp	x0, x20
  40c730:	b.ne	40c814 <__fxstatat@plt+0x97a4>  // b.any
  40c734:	bl	40f028 <__fxstatat@plt+0xbfb8>
  40c738:	ldrb	w8, [x0]
  40c73c:	and	w8, w8, #0xffffffdf
  40c740:	cmp	w8, #0x47
  40c744:	b.eq	40c7a8 <__fxstatat@plt+0x9738>  // b.none
  40c748:	cmp	w8, #0x55
  40c74c:	b.ne	40c7fc <__fxstatat@plt+0x978c>  // b.any
  40c750:	ldrb	w8, [x0, #1]
  40c754:	and	w8, w8, #0xffffffdf
  40c758:	cmp	w8, #0x54
  40c75c:	b.ne	40c7fc <__fxstatat@plt+0x978c>  // b.any
  40c760:	ldrb	w8, [x0, #2]
  40c764:	and	w8, w8, #0xffffffdf
  40c768:	cmp	w8, #0x46
  40c76c:	b.ne	40c7fc <__fxstatat@plt+0x978c>  // b.any
  40c770:	ldrb	w8, [x0, #3]
  40c774:	cmp	w8, #0x2d
  40c778:	b.ne	40c7fc <__fxstatat@plt+0x978c>  // b.any
  40c77c:	ldrb	w8, [x0, #4]
  40c780:	cmp	w8, #0x38
  40c784:	b.ne	40c7fc <__fxstatat@plt+0x978c>  // b.any
  40c788:	ldrb	w8, [x0, #5]
  40c78c:	cbnz	w8, 40c7fc <__fxstatat@plt+0x978c>
  40c790:	ldrb	w8, [x20]
  40c794:	adrp	x9, 412000 <__fxstatat@plt+0xef90>
  40c798:	adrp	x10, 412000 <__fxstatat@plt+0xef90>
  40c79c:	add	x9, x9, #0xb04
  40c7a0:	add	x10, x10, #0xb00
  40c7a4:	b	40c834 <__fxstatat@plt+0x97c4>
  40c7a8:	ldrb	w8, [x0, #1]
  40c7ac:	and	w8, w8, #0xffffffdf
  40c7b0:	cmp	w8, #0x42
  40c7b4:	b.ne	40c7fc <__fxstatat@plt+0x978c>  // b.any
  40c7b8:	ldrb	w8, [x0, #2]
  40c7bc:	cmp	w8, #0x31
  40c7c0:	b.ne	40c7fc <__fxstatat@plt+0x978c>  // b.any
  40c7c4:	ldrb	w8, [x0, #3]
  40c7c8:	cmp	w8, #0x38
  40c7cc:	b.ne	40c7fc <__fxstatat@plt+0x978c>  // b.any
  40c7d0:	ldrb	w8, [x0, #4]
  40c7d4:	cmp	w8, #0x30
  40c7d8:	b.ne	40c7fc <__fxstatat@plt+0x978c>  // b.any
  40c7dc:	ldrb	w8, [x0, #5]
  40c7e0:	cmp	w8, #0x33
  40c7e4:	b.ne	40c7fc <__fxstatat@plt+0x978c>  // b.any
  40c7e8:	ldrb	w8, [x0, #6]
  40c7ec:	cmp	w8, #0x30
  40c7f0:	b.ne	40c7fc <__fxstatat@plt+0x978c>  // b.any
  40c7f4:	ldrb	w8, [x0, #7]
  40c7f8:	cbz	w8, 40c820 <__fxstatat@plt+0x97b0>
  40c7fc:	adrp	x8, 412000 <__fxstatat@plt+0xef90>
  40c800:	adrp	x9, 412000 <__fxstatat@plt+0xef90>
  40c804:	add	x8, x8, #0xafe
  40c808:	add	x9, x9, #0xb88
  40c80c:	cmp	w19, #0x9
  40c810:	csel	x0, x9, x8, eq  // eq = none
  40c814:	ldp	x20, x19, [sp, #16]
  40c818:	ldp	x29, x30, [sp], #32
  40c81c:	ret
  40c820:	ldrb	w8, [x20]
  40c824:	adrp	x9, 412000 <__fxstatat@plt+0xef90>
  40c828:	adrp	x10, 412000 <__fxstatat@plt+0xef90>
  40c82c:	add	x9, x9, #0xb0c
  40c830:	add	x10, x10, #0xb08
  40c834:	cmp	w8, #0x60
  40c838:	csel	x0, x10, x9, eq  // eq = none
  40c83c:	b	40c814 <__fxstatat@plt+0x97a4>
  40c840:	sub	sp, sp, #0x150
  40c844:	stp	x29, x30, [sp, #256]
  40c848:	stp	x28, x25, [sp, #272]
  40c84c:	stp	x24, x23, [sp, #288]
  40c850:	stp	x22, x21, [sp, #304]
  40c854:	stp	x20, x19, [sp, #320]
  40c858:	add	x29, sp, #0x100
  40c85c:	mov	w25, w4
  40c860:	mov	x19, x3
  40c864:	mov	w20, w2
  40c868:	mov	x21, x1
  40c86c:	mov	w22, w0
  40c870:	bl	402dd0 <renameat2@plt>
  40c874:	mov	w24, w0
  40c878:	bl	402fd0 <__errno_location@plt>
  40c87c:	tbz	w24, #31, 40c9d4 <__fxstatat@plt+0x9964>
  40c880:	ldr	w8, [x0]
  40c884:	mov	x23, x0
  40c888:	cmp	w8, #0x16
  40c88c:	b.eq	40c8a0 <__fxstatat@plt+0x9830>  // b.none
  40c890:	cmp	w8, #0x5f
  40c894:	b.eq	40c8a0 <__fxstatat@plt+0x9830>  // b.none
  40c898:	cmp	w8, #0x26
  40c89c:	b.ne	40c9d4 <__fxstatat@plt+0x9964>  // b.any
  40c8a0:	cbz	w25, 40c8f4 <__fxstatat@plt+0x9884>
  40c8a4:	cmp	w25, #0x1
  40c8a8:	b.ne	40c8e0 <__fxstatat@plt+0x9870>  // b.any
  40c8ac:	mov	x2, sp
  40c8b0:	mov	w3, #0x100                 	// #256
  40c8b4:	mov	w0, w20
  40c8b8:	mov	x1, x19
  40c8bc:	bl	410078 <__fxstatat@plt+0xd008>
  40c8c0:	cbz	w0, 40c8d8 <__fxstatat@plt+0x9868>
  40c8c4:	ldr	w8, [x23]
  40c8c8:	cmp	w8, #0x2
  40c8cc:	b.eq	40c8f0 <__fxstatat@plt+0x9880>  // b.none
  40c8d0:	cmp	w8, #0x4b
  40c8d4:	b.ne	40c8e8 <__fxstatat@plt+0x9878>  // b.any
  40c8d8:	mov	w8, #0x11                  	// #17
  40c8dc:	b	40c8e4 <__fxstatat@plt+0x9874>
  40c8e0:	mov	w8, #0x5f                  	// #95
  40c8e4:	str	w8, [x23]
  40c8e8:	mov	w24, #0xffffffff            	// #-1
  40c8ec:	b	40c9d4 <__fxstatat@plt+0x9964>
  40c8f0:	mov	w25, #0x1                   	// #1
  40c8f4:	mov	x0, x21
  40c8f8:	bl	4028b0 <strlen@plt>
  40c8fc:	mov	x24, x0
  40c900:	mov	x0, x19
  40c904:	bl	4028b0 <strlen@plt>
  40c908:	cbz	x24, 40c9bc <__fxstatat@plt+0x994c>
  40c90c:	cbz	x0, 40c9bc <__fxstatat@plt+0x994c>
  40c910:	add	x8, x24, x21
  40c914:	ldurb	w8, [x8, #-1]
  40c918:	cmp	w8, #0x2f
  40c91c:	b.eq	40c930 <__fxstatat@plt+0x98c0>  // b.none
  40c920:	add	x8, x0, x19
  40c924:	ldurb	w8, [x8, #-1]
  40c928:	cmp	w8, #0x2f
  40c92c:	b.ne	40c9bc <__fxstatat@plt+0x994c>  // b.any
  40c930:	add	x2, sp, #0x80
  40c934:	mov	w3, #0x100                 	// #256
  40c938:	mov	w0, w22
  40c93c:	mov	x1, x21
  40c940:	bl	410078 <__fxstatat@plt+0xd008>
  40c944:	cbnz	w0, 40c8e8 <__fxstatat@plt+0x9878>
  40c948:	cbz	w25, 40c964 <__fxstatat@plt+0x98f4>
  40c94c:	ldr	w8, [sp, #144]
  40c950:	and	w8, w8, #0xf000
  40c954:	cmp	w8, #0x4, lsl #12
  40c958:	b.eq	40c9bc <__fxstatat@plt+0x994c>  // b.none
  40c95c:	mov	w8, #0x2                   	// #2
  40c960:	b	40c8e4 <__fxstatat@plt+0x9874>
  40c964:	mov	x2, sp
  40c968:	mov	w3, #0x100                 	// #256
  40c96c:	mov	w0, w20
  40c970:	mov	x1, x19
  40c974:	bl	410078 <__fxstatat@plt+0xd008>
  40c978:	cbz	w0, 40c99c <__fxstatat@plt+0x992c>
  40c97c:	ldr	w8, [x23]
  40c980:	cmp	w8, #0x2
  40c984:	b.ne	40c8e8 <__fxstatat@plt+0x9878>  // b.any
  40c988:	ldr	w8, [sp, #144]
  40c98c:	and	w8, w8, #0xf000
  40c990:	cmp	w8, #0x4, lsl #12
  40c994:	b.ne	40c8e8 <__fxstatat@plt+0x9878>  // b.any
  40c998:	b	40c9bc <__fxstatat@plt+0x994c>
  40c99c:	ldr	w8, [sp, #16]
  40c9a0:	and	w8, w8, #0xf000
  40c9a4:	cmp	w8, #0x4, lsl #12
  40c9a8:	b.ne	40c9f4 <__fxstatat@plt+0x9984>  // b.any
  40c9ac:	ldr	w8, [sp, #144]
  40c9b0:	and	w8, w8, #0xf000
  40c9b4:	cmp	w8, #0x4, lsl #12
  40c9b8:	b.ne	40c9fc <__fxstatat@plt+0x998c>  // b.any
  40c9bc:	mov	w0, w22
  40c9c0:	mov	x1, x21
  40c9c4:	mov	w2, w20
  40c9c8:	mov	x3, x19
  40c9cc:	bl	402e10 <renameat@plt>
  40c9d0:	mov	w24, w0
  40c9d4:	mov	w0, w24
  40c9d8:	ldp	x20, x19, [sp, #320]
  40c9dc:	ldp	x22, x21, [sp, #304]
  40c9e0:	ldp	x24, x23, [sp, #288]
  40c9e4:	ldp	x28, x25, [sp, #272]
  40c9e8:	ldp	x29, x30, [sp, #256]
  40c9ec:	add	sp, sp, #0x150
  40c9f0:	ret
  40c9f4:	mov	w8, #0x14                  	// #20
  40c9f8:	b	40c8e4 <__fxstatat@plt+0x9874>
  40c9fc:	mov	w8, #0x15                  	// #21
  40ca00:	b	40c8e4 <__fxstatat@plt+0x9874>
  40ca04:	stp	x29, x30, [sp, #-64]!
  40ca08:	str	x23, [sp, #16]
  40ca0c:	mov	w23, #0x1                   	// #1
  40ca10:	stp	x22, x21, [sp, #32]
  40ca14:	stp	x20, x19, [sp, #48]
  40ca18:	mov	x21, x2
  40ca1c:	mov	x19, x1
  40ca20:	mov	w20, w0
  40ca24:	movk	w23, #0x7ff0, lsl #16
  40ca28:	mov	x29, sp
  40ca2c:	mov	w0, w20
  40ca30:	mov	x1, x19
  40ca34:	mov	x2, x21
  40ca38:	bl	402c90 <write@plt>
  40ca3c:	mov	x22, x0
  40ca40:	tbz	x0, #63, 40ca68 <__fxstatat@plt+0x99f8>
  40ca44:	bl	402fd0 <__errno_location@plt>
  40ca48:	ldr	w8, [x0]
  40ca4c:	cmp	w8, #0x4
  40ca50:	b.eq	40ca2c <__fxstatat@plt+0x99bc>  // b.none
  40ca54:	cmp	x21, x23
  40ca58:	b.cc	40ca68 <__fxstatat@plt+0x99f8>  // b.lo, b.ul, b.last
  40ca5c:	cmp	w8, #0x16
  40ca60:	mov	w21, #0x7ff00000            	// #2146435072
  40ca64:	b.eq	40ca2c <__fxstatat@plt+0x99bc>  // b.none
  40ca68:	mov	x0, x22
  40ca6c:	ldp	x20, x19, [sp, #48]
  40ca70:	ldp	x22, x21, [sp, #32]
  40ca74:	ldr	x23, [sp, #16]
  40ca78:	ldp	x29, x30, [sp], #64
  40ca7c:	ret
  40ca80:	mov	x8, x0
  40ca84:	mov	w0, #0xffffff9c            	// #-100
  40ca88:	mov	w2, #0xffffff9c            	// #-100
  40ca8c:	mov	x3, x1
  40ca90:	mov	x1, x8
  40ca94:	b	40ca98 <__fxstatat@plt+0x9a28>
  40ca98:	sub	sp, sp, #0x150
  40ca9c:	stp	x22, x21, [sp, #304]
  40caa0:	mov	w21, w0
  40caa4:	mov	x0, x1
  40caa8:	stp	x29, x30, [sp, #256]
  40caac:	stp	x28, x25, [sp, #272]
  40cab0:	stp	x24, x23, [sp, #288]
  40cab4:	stp	x20, x19, [sp, #320]
  40cab8:	add	x29, sp, #0x100
  40cabc:	mov	x20, x3
  40cac0:	mov	w19, w2
  40cac4:	mov	x22, x1
  40cac8:	bl	409c0c <__fxstatat@plt+0x6b9c>
  40cacc:	mov	x23, x0
  40cad0:	mov	x0, x20
  40cad4:	bl	409c0c <__fxstatat@plt+0x6b9c>
  40cad8:	mov	x24, x0
  40cadc:	mov	x0, x23
  40cae0:	bl	409c54 <__fxstatat@plt+0x6be4>
  40cae4:	mov	x25, x0
  40cae8:	mov	x0, x24
  40caec:	bl	409c54 <__fxstatat@plt+0x6be4>
  40caf0:	cmp	x25, x0
  40caf4:	b.ne	40cb0c <__fxstatat@plt+0x9a9c>  // b.any
  40caf8:	mov	x0, x23
  40cafc:	mov	x1, x24
  40cb00:	mov	x2, x25
  40cb04:	bl	402bd0 <bcmp@plt>
  40cb08:	cbz	w0, 40cb30 <__fxstatat@plt+0x9ac0>
  40cb0c:	mov	w19, wzr
  40cb10:	mov	w0, w19
  40cb14:	ldp	x20, x19, [sp, #320]
  40cb18:	ldp	x22, x21, [sp, #304]
  40cb1c:	ldp	x24, x23, [sp, #288]
  40cb20:	ldp	x28, x25, [sp, #272]
  40cb24:	ldp	x29, x30, [sp, #256]
  40cb28:	add	sp, sp, #0x150
  40cb2c:	ret
  40cb30:	mov	x0, x22
  40cb34:	bl	409b2c <__fxstatat@plt+0x6abc>
  40cb38:	mov	x22, x0
  40cb3c:	add	x2, sp, #0x80
  40cb40:	mov	w3, #0x100                 	// #256
  40cb44:	mov	w0, w21
  40cb48:	mov	x1, x22
  40cb4c:	bl	410078 <__fxstatat@plt+0xd008>
  40cb50:	cbz	w0, 40cb70 <__fxstatat@plt+0x9b00>
  40cb54:	bl	402fd0 <__errno_location@plt>
  40cb58:	ldr	w1, [x0]
  40cb5c:	adrp	x2, 412000 <__fxstatat@plt+0xef90>
  40cb60:	add	x2, x2, #0x23a
  40cb64:	mov	w0, #0x1                   	// #1
  40cb68:	mov	x3, x22
  40cb6c:	bl	4028f0 <error@plt>
  40cb70:	mov	x0, x22
  40cb74:	bl	402dc0 <free@plt>
  40cb78:	mov	x0, x20
  40cb7c:	bl	409b2c <__fxstatat@plt+0x6abc>
  40cb80:	mov	x20, x0
  40cb84:	mov	x2, sp
  40cb88:	mov	w3, #0x100                 	// #256
  40cb8c:	mov	w0, w19
  40cb90:	mov	x1, x20
  40cb94:	bl	410078 <__fxstatat@plt+0xd008>
  40cb98:	cbz	w0, 40cbb8 <__fxstatat@plt+0x9b48>
  40cb9c:	bl	402fd0 <__errno_location@plt>
  40cba0:	ldr	w1, [x0]
  40cba4:	adrp	x2, 412000 <__fxstatat@plt+0xef90>
  40cba8:	add	x2, x2, #0x23a
  40cbac:	mov	w0, #0x1                   	// #1
  40cbb0:	mov	x3, x20
  40cbb4:	bl	4028f0 <error@plt>
  40cbb8:	ldp	x11, x8, [sp]
  40cbbc:	ldp	x10, x9, [sp, #128]
  40cbc0:	mov	x0, x20
  40cbc4:	cmp	x9, x8
  40cbc8:	cset	w8, eq  // eq = none
  40cbcc:	cmp	x10, x11
  40cbd0:	cset	w9, eq  // eq = none
  40cbd4:	and	w19, w8, w9
  40cbd8:	bl	402dc0 <free@plt>
  40cbdc:	b	40cb10 <__fxstatat@plt+0x9aa0>
  40cbe0:	sub	sp, sp, #0x90
  40cbe4:	stp	x29, x30, [sp, #48]
  40cbe8:	stp	x28, x27, [sp, #64]
  40cbec:	stp	x26, x25, [sp, #80]
  40cbf0:	stp	x24, x23, [sp, #96]
  40cbf4:	stp	x22, x21, [sp, #112]
  40cbf8:	stp	x20, x19, [sp, #128]
  40cbfc:	add	x29, sp, #0x30
  40cc00:	cbz	x0, 40cda4 <__fxstatat@plt+0x9d34>
  40cc04:	mov	x24, x0
  40cc08:	str	w1, [sp, #12]
  40cc0c:	mov	w22, w1
  40cc10:	bl	402fd0 <__errno_location@plt>
  40cc14:	mov	x23, x0
  40cc18:	str	wzr, [x0]
  40cc1c:	mov	x0, x24
  40cc20:	bl	402be0 <readdir@plt>
  40cc24:	str	x22, [sp, #16]
  40cc28:	cbz	x0, 40cdac <__fxstatat@plt+0x9d3c>
  40cc2c:	mov	x28, x0
  40cc30:	mov	x19, xzr
  40cc34:	mov	x25, xzr
  40cc38:	mov	x21, xzr
  40cc3c:	mov	x20, xzr
  40cc40:	sub	x22, x22, #0x1
  40cc44:	stp	xzr, xzr, [x29, #-16]
  40cc48:	str	x22, [sp, #24]
  40cc4c:	mov	x27, x28
  40cc50:	ldrb	w8, [x27, #19]!
  40cc54:	cmp	w8, #0x2e
  40cc58:	b.ne	40cc74 <__fxstatat@plt+0x9c04>  // b.any
  40cc5c:	ldrb	w8, [x28, #20]
  40cc60:	cmp	w8, #0x2e
  40cc64:	mov	w8, #0x1                   	// #1
  40cc68:	cinc	x8, x8, eq  // eq = none
  40cc6c:	add	x8, x28, x8
  40cc70:	ldrb	w8, [x8, #19]
  40cc74:	cbz	w8, 40cd8c <__fxstatat@plt+0x9d1c>
  40cc78:	mov	x0, x27
  40cc7c:	bl	4028b0 <strlen@plt>
  40cc80:	cmp	x22, #0x1
  40cc84:	add	x26, x0, #0x1
  40cc88:	b.hi	40ccc0 <__fxstatat@plt+0x9c50>  // b.pmore
  40cc8c:	ldur	x9, [x29, #-16]
  40cc90:	cmp	x9, x21
  40cc94:	b.ne	40ccf4 <__fxstatat@plt+0x9c84>  // b.any
  40cc98:	ldur	x8, [x29, #-8]
  40cc9c:	cbz	x8, 40cd00 <__fxstatat@plt+0x9c90>
  40cca0:	mov	x8, #0x5555555555555555    	// #6148914691236517205
  40cca4:	movk	x8, #0x555, lsl #48
  40cca8:	cmp	x9, x8
  40ccac:	b.cs	40cec4 <__fxstatat@plt+0x9e54>  // b.hs, b.nlast
  40ccb0:	add	x8, x9, x9, lsr #1
  40ccb4:	mov	x22, x19
  40ccb8:	add	x9, x8, #0x1
  40ccbc:	b	40cd24 <__fxstatat@plt+0x9cb4>
  40ccc0:	sub	x8, x25, x20
  40ccc4:	cmp	x8, x26
  40ccc8:	b.hi	40cd78 <__fxstatat@plt+0x9d08>  // b.pmore
  40cccc:	adds	x25, x26, x20
  40ccd0:	b.cs	40cec4 <__fxstatat@plt+0x9e54>  // b.hs, b.nlast
  40ccd4:	cbz	x19, 40cd14 <__fxstatat@plt+0x9ca4>
  40ccd8:	mov	x8, #0x5555555555555555    	// #6148914691236517205
  40ccdc:	movk	x8, #0x5554
  40cce0:	cmp	x25, x8
  40cce4:	b.cs	40cec4 <__fxstatat@plt+0x9e54>  // b.hs, b.nlast
  40cce8:	add	x8, x25, x25, lsr #1
  40ccec:	add	x25, x8, #0x1
  40ccf0:	b	40cd68 <__fxstatat@plt+0x9cf8>
  40ccf4:	mov	x22, x19
  40ccf8:	ldur	x19, [x29, #-8]
  40ccfc:	b	40cd38 <__fxstatat@plt+0x9cc8>
  40cd00:	mov	x22, x19
  40cd04:	cbz	x9, 40cd20 <__fxstatat@plt+0x9cb0>
  40cd08:	lsr	x8, x9, #59
  40cd0c:	cbz	x8, 40cd24 <__fxstatat@plt+0x9cb4>
  40cd10:	b	40cec4 <__fxstatat@plt+0x9e54>
  40cd14:	cbz	x25, 40cd64 <__fxstatat@plt+0x9cf4>
  40cd18:	tbz	x25, #63, 40cd68 <__fxstatat@plt+0x9cf8>
  40cd1c:	b	40cec4 <__fxstatat@plt+0x9e54>
  40cd20:	mov	w9, #0x8                   	// #8
  40cd24:	ldur	x0, [x29, #-8]
  40cd28:	lsl	x1, x9, #4
  40cd2c:	stur	x9, [x29, #-16]
  40cd30:	bl	40e3c0 <__fxstatat@plt+0xb350>
  40cd34:	mov	x19, x0
  40cd38:	mov	x0, x27
  40cd3c:	bl	40e564 <__fxstatat@plt+0xb4f4>
  40cd40:	add	x8, x19, x21, lsl #4
  40cd44:	str	x0, [x8]
  40cd48:	ldr	x9, [x28]
  40cd4c:	stur	x19, [x29, #-8]
  40cd50:	mov	x19, x22
  40cd54:	ldr	x22, [sp, #24]
  40cd58:	str	x9, [x8, #8]
  40cd5c:	add	x21, x21, #0x1
  40cd60:	b	40cd88 <__fxstatat@plt+0x9d18>
  40cd64:	mov	w25, #0x80                  	// #128
  40cd68:	mov	x0, x19
  40cd6c:	mov	x1, x25
  40cd70:	bl	40e3c0 <__fxstatat@plt+0xb350>
  40cd74:	mov	x19, x0
  40cd78:	add	x0, x19, x20
  40cd7c:	mov	x1, x27
  40cd80:	mov	x2, x26
  40cd84:	bl	402890 <memcpy@plt>
  40cd88:	add	x20, x26, x20
  40cd8c:	mov	x0, x24
  40cd90:	str	wzr, [x23]
  40cd94:	bl	402be0 <readdir@plt>
  40cd98:	mov	x28, x0
  40cd9c:	cbnz	x0, 40cc4c <__fxstatat@plt+0x9bdc>
  40cda0:	b	40cdc0 <__fxstatat@plt+0x9d50>
  40cda4:	mov	x19, xzr
  40cda8:	b	40cea0 <__fxstatat@plt+0x9e30>
  40cdac:	mov	x20, xzr
  40cdb0:	mov	x21, xzr
  40cdb4:	stur	xzr, [x29, #-8]
  40cdb8:	mov	x25, xzr
  40cdbc:	mov	x19, xzr
  40cdc0:	ldr	w22, [x23]
  40cdc4:	cbz	w22, 40cde4 <__fxstatat@plt+0x9d74>
  40cdc8:	ldur	x0, [x29, #-8]
  40cdcc:	bl	402dc0 <free@plt>
  40cdd0:	mov	x0, x19
  40cdd4:	bl	402dc0 <free@plt>
  40cdd8:	mov	x19, xzr
  40cddc:	str	w22, [x23]
  40cde0:	b	40cea0 <__fxstatat@plt+0x9e30>
  40cde4:	ldr	x8, [sp, #16]
  40cde8:	sub	x8, x8, #0x1
  40cdec:	cmp	x8, #0x1
  40cdf0:	b.hi	40ce64 <__fxstatat@plt+0x9df4>  // b.pmore
  40cdf4:	cbz	x21, 40ce80 <__fxstatat@plt+0x9e10>
  40cdf8:	ldr	w9, [sp, #12]
  40cdfc:	adrp	x8, 412000 <__fxstatat@plt+0xef90>
  40ce00:	add	x8, x8, #0xb10
  40ce04:	ldur	x24, [x29, #-8]
  40ce08:	ldr	x3, [x8, w9, uxtw #3]
  40ce0c:	mov	w2, #0x10                  	// #16
  40ce10:	mov	x1, x21
  40ce14:	mov	x0, x24
  40ce18:	bl	4029c0 <qsort@plt>
  40ce1c:	add	x0, x20, #0x1
  40ce20:	bl	40e370 <__fxstatat@plt+0xb300>
  40ce24:	mov	x19, x0
  40ce28:	mov	x20, xzr
  40ce2c:	mov	x23, x24
  40ce30:	ldr	x1, [x23]
  40ce34:	add	x22, x19, x20
  40ce38:	mov	x0, x22
  40ce3c:	bl	402a30 <stpcpy@plt>
  40ce40:	ldr	x8, [x23], #16
  40ce44:	sub	x9, x20, x22
  40ce48:	add	x9, x9, x0
  40ce4c:	add	x20, x9, #0x1
  40ce50:	mov	x0, x8
  40ce54:	bl	402dc0 <free@plt>
  40ce58:	subs	x21, x21, #0x1
  40ce5c:	b.ne	40ce30 <__fxstatat@plt+0x9dc0>  // b.any
  40ce60:	b	40ce94 <__fxstatat@plt+0x9e24>
  40ce64:	cmp	x25, x20
  40ce68:	b.ne	40ce9c <__fxstatat@plt+0x9e2c>  // b.any
  40ce6c:	add	x1, x20, #0x1
  40ce70:	mov	x0, x19
  40ce74:	bl	40e3c0 <__fxstatat@plt+0xb350>
  40ce78:	mov	x19, x0
  40ce7c:	b	40ce9c <__fxstatat@plt+0x9e2c>
  40ce80:	add	x0, x20, #0x1
  40ce84:	bl	40e370 <__fxstatat@plt+0xb300>
  40ce88:	ldur	x24, [x29, #-8]
  40ce8c:	mov	x19, x0
  40ce90:	mov	x20, xzr
  40ce94:	mov	x0, x24
  40ce98:	bl	402dc0 <free@plt>
  40ce9c:	strb	wzr, [x19, x20]
  40cea0:	mov	x0, x19
  40cea4:	ldp	x20, x19, [sp, #128]
  40cea8:	ldp	x22, x21, [sp, #112]
  40ceac:	ldp	x24, x23, [sp, #96]
  40ceb0:	ldp	x26, x25, [sp, #80]
  40ceb4:	ldp	x28, x27, [sp, #64]
  40ceb8:	ldp	x29, x30, [sp, #48]
  40cebc:	add	sp, sp, #0x90
  40cec0:	ret
  40cec4:	bl	40e5ac <__fxstatat@plt+0xb53c>
  40cec8:	stp	x29, x30, [sp, #-48]!
  40cecc:	str	x21, [sp, #16]
  40ced0:	stp	x20, x19, [sp, #32]
  40ced4:	mov	x29, sp
  40ced8:	mov	w19, w1
  40cedc:	bl	40eec8 <__fxstatat@plt+0xbe58>
  40cee0:	cbz	x0, 40cf20 <__fxstatat@plt+0x9eb0>
  40cee4:	mov	w1, w19
  40cee8:	mov	x20, x0
  40ceec:	bl	40cbe0 <__fxstatat@plt+0x9b70>
  40cef0:	mov	x19, x0
  40cef4:	mov	x0, x20
  40cef8:	bl	402c40 <closedir@plt>
  40cefc:	cbz	w0, 40cf24 <__fxstatat@plt+0x9eb4>
  40cf00:	bl	402fd0 <__errno_location@plt>
  40cf04:	ldr	w21, [x0]
  40cf08:	mov	x20, x0
  40cf0c:	mov	x0, x19
  40cf10:	bl	402dc0 <free@plt>
  40cf14:	mov	x19, xzr
  40cf18:	str	w21, [x20]
  40cf1c:	b	40cf24 <__fxstatat@plt+0x9eb4>
  40cf20:	mov	x19, xzr
  40cf24:	mov	x0, x19
  40cf28:	ldp	x20, x19, [sp, #32]
  40cf2c:	ldr	x21, [sp, #16]
  40cf30:	ldp	x29, x30, [sp], #48
  40cf34:	ret
  40cf38:	ldr	x0, [x0]
  40cf3c:	ldr	x1, [x1]
  40cf40:	b	402d40 <strcmp@plt>
  40cf44:	ldr	x8, [x0, #8]
  40cf48:	ldr	x9, [x1, #8]
  40cf4c:	cmp	x8, x9
  40cf50:	cset	w8, hi  // hi = pmore
  40cf54:	csinv	w0, w8, wzr, cs  // cs = hs, nlast
  40cf58:	ret
  40cf5c:	sub	sp, sp, #0x70
  40cf60:	stp	x29, x30, [sp, #16]
  40cf64:	stp	x28, x27, [sp, #32]
  40cf68:	stp	x26, x25, [sp, #48]
  40cf6c:	stp	x24, x23, [sp, #64]
  40cf70:	stp	x22, x21, [sp, #80]
  40cf74:	stp	x20, x19, [sp, #96]
  40cf78:	add	x29, sp, #0x10
  40cf7c:	mov	x20, x4
  40cf80:	mov	x21, x3
  40cf84:	mov	x22, x2
  40cf88:	mov	w25, w1
  40cf8c:	mov	x23, x0
  40cf90:	bl	402fd0 <__errno_location@plt>
  40cf94:	ldr	w27, [x0]
  40cf98:	mov	x19, x0
  40cf9c:	mov	x0, x23
  40cfa0:	bl	4028b0 <strlen@plt>
  40cfa4:	add	x8, x20, w25, sxtw
  40cfa8:	subs	x8, x0, x8
  40cfac:	b.cc	40cfcc <__fxstatat@plt+0x9f5c>  // b.lo, b.ul, b.last
  40cfb0:	adrp	x1, 412000 <__fxstatat@plt+0xef90>
  40cfb4:	mov	x26, x0
  40cfb8:	add	x0, x23, x8
  40cfbc:	add	x1, x1, #0x7ec
  40cfc0:	bl	402e30 <strspn@plt>
  40cfc4:	cmp	x0, x20
  40cfc8:	b.cs	40cffc <__fxstatat@plt+0x9f8c>  // b.hs, b.nlast
  40cfcc:	mov	w25, #0xffffffff            	// #-1
  40cfd0:	mov	w20, #0x16                  	// #22
  40cfd4:	str	w20, [x19]
  40cfd8:	mov	w0, w25
  40cfdc:	ldp	x20, x19, [sp, #96]
  40cfe0:	ldp	x22, x21, [sp, #80]
  40cfe4:	ldp	x24, x23, [sp, #64]
  40cfe8:	ldp	x26, x25, [sp, #48]
  40cfec:	ldp	x28, x27, [sp, #32]
  40cff0:	ldp	x29, x30, [sp, #16]
  40cff4:	add	sp, sp, #0x70
  40cff8:	ret
  40cffc:	mov	x0, xzr
  40d000:	mov	x1, x20
  40d004:	bl	40f134 <__fxstatat@plt+0xc0c4>
  40d008:	cbz	x0, 40d09c <__fxstatat@plt+0xa02c>
  40d00c:	sxtw	x8, w25
  40d010:	str	w27, [sp, #4]
  40d014:	neg	x9, x20
  40d018:	sub	x8, x26, x8
  40d01c:	adrp	x27, 412000 <__fxstatat@plt+0xef90>
  40d020:	mov	x24, x0
  40d024:	mov	w28, wzr
  40d028:	str	x9, [sp, #8]
  40d02c:	add	x26, x23, x8
  40d030:	add	x27, x27, #0xb28
  40d034:	cbz	x20, 40d058 <__fxstatat@plt+0x9fe8>
  40d038:	ldr	x25, [sp, #8]
  40d03c:	mov	w1, #0x3d                  	// #61
  40d040:	mov	x0, x24
  40d044:	bl	40f170 <__fxstatat@plt+0xc100>
  40d048:	ldrb	w8, [x27, x0]
  40d04c:	strb	w8, [x26, x25]
  40d050:	adds	x25, x25, #0x1
  40d054:	b.cc	40d03c <__fxstatat@plt+0x9fcc>  // b.lo, b.ul, b.last
  40d058:	mov	x0, x23
  40d05c:	mov	x1, x22
  40d060:	blr	x21
  40d064:	tbz	w0, #31, 40d0a4 <__fxstatat@plt+0xa034>
  40d068:	ldr	w8, [x19]
  40d06c:	cmp	w8, #0x11
  40d070:	b.ne	40d0b4 <__fxstatat@plt+0xa044>  // b.any
  40d074:	mov	w8, #0xa2f8                	// #41720
  40d078:	add	w28, w28, #0x1
  40d07c:	movk	w8, #0x3, lsl #16
  40d080:	cmp	w28, w8
  40d084:	b.ne	40d034 <__fxstatat@plt+0x9fc4>  // b.any
  40d088:	mov	x0, x24
  40d08c:	bl	40f284 <__fxstatat@plt+0xc214>
  40d090:	mov	w25, #0xffffffff            	// #-1
  40d094:	mov	w20, #0x11                  	// #17
  40d098:	b	40cfd4 <__fxstatat@plt+0x9f64>
  40d09c:	mov	w25, #0xffffffff            	// #-1
  40d0a0:	b	40cfd8 <__fxstatat@plt+0x9f68>
  40d0a4:	ldr	w20, [sp, #4]
  40d0a8:	mov	w25, w0
  40d0ac:	str	w20, [x19]
  40d0b0:	b	40d0bc <__fxstatat@plt+0xa04c>
  40d0b4:	mov	w25, #0xffffffff            	// #-1
  40d0b8:	mov	w20, w8
  40d0bc:	mov	x0, x24
  40d0c0:	bl	40f284 <__fxstatat@plt+0xc214>
  40d0c4:	b	40cfd4 <__fxstatat@plt+0x9f64>
  40d0c8:	sub	sp, sp, #0x20
  40d0cc:	stp	x29, x30, [sp, #16]
  40d0d0:	add	x29, sp, #0x10
  40d0d4:	cmp	w3, #0x3
  40d0d8:	stur	w2, [x29, #-4]
  40d0dc:	b.cs	40d100 <__fxstatat@plt+0xa090>  // b.hs, b.nlast
  40d0e0:	adrp	x8, 412000 <__fxstatat@plt+0xef90>
  40d0e4:	add	x8, x8, #0xbd0
  40d0e8:	ldr	x3, [x8, w3, sxtw #3]
  40d0ec:	sub	x2, x29, #0x4
  40d0f0:	bl	40cf5c <__fxstatat@plt+0x9eec>
  40d0f4:	ldp	x29, x30, [sp, #16]
  40d0f8:	add	sp, sp, #0x20
  40d0fc:	ret
  40d100:	adrp	x0, 412000 <__fxstatat@plt+0xef90>
  40d104:	adrp	x1, 412000 <__fxstatat@plt+0xef90>
  40d108:	adrp	x3, 412000 <__fxstatat@plt+0xef90>
  40d10c:	add	x0, x0, #0xb67
  40d110:	add	x1, x1, #0xb8a
  40d114:	add	x3, x3, #0xb99
  40d118:	mov	w2, #0x147                 	// #327
  40d11c:	bl	402fc0 <__assert_fail@plt>
  40d120:	ldr	w8, [x1]
  40d124:	mov	w9, #0xc2                  	// #194
  40d128:	mov	w2, #0x180                 	// #384
  40d12c:	and	w8, w8, #0xfffffffc
  40d130:	orr	w1, w8, w9
  40d134:	b	402ae0 <open@plt>
  40d138:	mov	w1, #0x1c0                 	// #448
  40d13c:	b	403020 <mkdir@plt>
  40d140:	sub	sp, sp, #0xa0
  40d144:	mov	x1, sp
  40d148:	stp	x29, x30, [sp, #128]
  40d14c:	str	x19, [sp, #144]
  40d150:	add	x29, sp, #0x80
  40d154:	bl	410068 <__fxstatat@plt+0xcff8>
  40d158:	mov	w19, w0
  40d15c:	bl	402fd0 <__errno_location@plt>
  40d160:	cbz	w19, 40d170 <__fxstatat@plt+0xa100>
  40d164:	ldr	w8, [x0]
  40d168:	cmp	w8, #0x4b
  40d16c:	b.ne	40d178 <__fxstatat@plt+0xa108>  // b.any
  40d170:	mov	w8, #0x11                  	// #17
  40d174:	str	w8, [x0]
  40d178:	ldr	w8, [x0]
  40d17c:	ldr	x19, [sp, #144]
  40d180:	ldp	x29, x30, [sp, #128]
  40d184:	cmp	w8, #0x2
  40d188:	csetm	w0, ne  // ne = any
  40d18c:	add	sp, sp, #0xa0
  40d190:	ret
  40d194:	mov	w4, #0x6                   	// #6
  40d198:	b	40d0c8 <__fxstatat@plt+0xa058>
  40d19c:	mov	w4, #0x6                   	// #6
  40d1a0:	b	40cf5c <__fxstatat@plt+0x9eec>
  40d1a4:	stp	x29, x30, [sp, #-48]!
  40d1a8:	stp	x20, x19, [sp, #32]
  40d1ac:	mov	w19, w0
  40d1b0:	cmp	w0, #0x2
  40d1b4:	stp	x22, x21, [sp, #16]
  40d1b8:	mov	x29, sp
  40d1bc:	b.hi	40d1ec <__fxstatat@plt+0xa17c>  // b.pmore
  40d1c0:	mov	w0, w19
  40d1c4:	bl	40fb78 <__fxstatat@plt+0xcb08>
  40d1c8:	mov	w20, w0
  40d1cc:	bl	402fd0 <__errno_location@plt>
  40d1d0:	ldr	w22, [x0]
  40d1d4:	mov	x21, x0
  40d1d8:	mov	w0, w19
  40d1dc:	bl	402c50 <close@plt>
  40d1e0:	str	w22, [x21]
  40d1e4:	mov	w0, w20
  40d1e8:	b	40d1f0 <__fxstatat@plt+0xa180>
  40d1ec:	mov	w0, w19
  40d1f0:	ldp	x20, x19, [sp, #32]
  40d1f4:	ldp	x22, x21, [sp, #16]
  40d1f8:	ldp	x29, x30, [sp], #48
  40d1fc:	ret
  40d200:	mov	x8, x0
  40d204:	mov	w4, w3
  40d208:	mov	x3, x2
  40d20c:	mov	w0, #0xffffff9c            	// #-100
  40d210:	mov	x2, x1
  40d214:	mov	x1, x8
  40d218:	b	40d21c <__fxstatat@plt+0xa1ac>
  40d21c:	sub	sp, sp, #0x120
  40d220:	stp	x29, x30, [sp, #192]
  40d224:	stp	x28, x27, [sp, #208]
  40d228:	stp	x26, x25, [sp, #224]
  40d22c:	stp	x24, x23, [sp, #240]
  40d230:	stp	x22, x21, [sp, #256]
  40d234:	stp	x20, x19, [sp, #272]
  40d238:	ldr	x25, [x3, #88]
  40d23c:	ldp	x26, x23, [x2, #88]
  40d240:	ldr	w24, [x3, #96]
  40d244:	add	x29, sp, #0xc0
  40d248:	tbnz	w4, #0, 40d268 <__fxstatat@plt+0xa1f8>
  40d24c:	cmp	x26, x25
  40d250:	b.lt	40d538 <__fxstatat@plt+0xa4c8>  // b.tstop
  40d254:	b.gt	40d524 <__fxstatat@plt+0xa4b4>
  40d258:	cmp	w24, w23
  40d25c:	cset	w8, lt  // lt = tstop
  40d260:	csinv	w0, w8, wzr, le
  40d264:	b	40d53c <__fxstatat@plt+0xa4cc>
  40d268:	mov	x22, x2
  40d26c:	mov	x19, x1
  40d270:	mov	w20, w0
  40d274:	cmp	x26, x25
  40d278:	b.ne	40d28c <__fxstatat@plt+0xa21c>  // b.any
  40d27c:	cmp	w23, w24
  40d280:	b.ne	40d28c <__fxstatat@plt+0xa21c>  // b.any
  40d284:	mov	w0, wzr
  40d288:	b	40d53c <__fxstatat@plt+0xa4cc>
  40d28c:	sub	x8, x25, #0x2
  40d290:	cmp	x26, x8
  40d294:	b.le	40d538 <__fxstatat@plt+0xa4c8>
  40d298:	sub	x8, x26, #0x2
  40d29c:	cmp	x25, x8
  40d2a0:	b.le	40d524 <__fxstatat@plt+0xa4b4>
  40d2a4:	adrp	x28, 424000 <__fxstatat@plt+0x20f90>
  40d2a8:	ldr	x21, [x28, #2728]
  40d2ac:	cbnz	x21, 40d2e0 <__fxstatat@plt+0xa270>
  40d2b0:	adrp	x2, 40d000 <__fxstatat@plt+0x9f90>
  40d2b4:	adrp	x3, 40d000 <__fxstatat@plt+0x9f90>
  40d2b8:	adrp	x4, 402000 <mbrtowc@plt-0x880>
  40d2bc:	add	x2, x2, #0x6b8
  40d2c0:	add	x3, x3, #0x6c8
  40d2c4:	add	x4, x4, #0xdc0
  40d2c8:	mov	w0, #0x10                  	// #16
  40d2cc:	mov	x1, xzr
  40d2d0:	bl	40a5b8 <__fxstatat@plt+0x7548>
  40d2d4:	mov	x21, x0
  40d2d8:	str	x0, [x28, #2728]
  40d2dc:	cbz	x0, 40d360 <__fxstatat@plt+0xa2f0>
  40d2e0:	adrp	x27, 424000 <__fxstatat@plt+0x20f90>
  40d2e4:	ldr	x1, [x27, #2736]
  40d2e8:	cbnz	x1, 40d310 <__fxstatat@plt+0xa2a0>
  40d2ec:	mov	w0, #0x10                  	// #16
  40d2f0:	bl	402ab0 <malloc@plt>
  40d2f4:	str	x0, [x27, #2736]
  40d2f8:	cbz	x0, 40d344 <__fxstatat@plt+0xa2d4>
  40d2fc:	mov	w8, #0x9400                	// #37888
  40d300:	mov	x1, x0
  40d304:	movk	w8, #0x7735, lsl #16
  40d308:	str	w8, [x0, #8]
  40d30c:	strb	wzr, [x0, #12]
  40d310:	ldr	x8, [x22]
  40d314:	mov	x0, x21
  40d318:	str	x8, [x1]
  40d31c:	bl	40ae50 <__fxstatat@plt+0x7de0>
  40d320:	cbz	x0, 40d33c <__fxstatat@plt+0xa2cc>
  40d324:	ldr	x8, [x27, #2736]
  40d328:	mov	x21, x0
  40d32c:	cmp	x8, x0
  40d330:	b.ne	40d374 <__fxstatat@plt+0xa304>  // b.any
  40d334:	str	xzr, [x27, #2736]
  40d338:	b	40d374 <__fxstatat@plt+0xa304>
  40d33c:	ldr	x21, [x28, #2728]
  40d340:	cbz	x21, 40d360 <__fxstatat@plt+0xa2f0>
  40d344:	ldr	x8, [x22]
  40d348:	sub	x1, x29, #0x18
  40d34c:	mov	x0, x21
  40d350:	stur	x8, [x29, #-24]
  40d354:	bl	40a2e8 <__fxstatat@plt+0x7278>
  40d358:	mov	x21, x0
  40d35c:	cbnz	x0, 40d374 <__fxstatat@plt+0xa304>
  40d360:	mov	w8, #0x9400                	// #37888
  40d364:	movk	w8, #0x7735, lsl #16
  40d368:	sub	x21, x29, #0x18
  40d36c:	stur	w8, [x29, #-16]
  40d370:	sturb	wzr, [x29, #-12]
  40d374:	ldrb	w9, [x21, #12]
  40d378:	ldr	w8, [x21, #8]
  40d37c:	cbnz	w9, 40d3f0 <__fxstatat@plt+0xa380>
  40d380:	ldr	x9, [x22, #80]
  40d384:	mov	w10, #0x6667                	// #26215
  40d388:	ldrsw	x11, [x22, #112]
  40d38c:	movk	w10, #0x6666, lsl #16
  40d390:	smull	x13, w23, w10
  40d394:	lsr	x14, x13, #63
  40d398:	asr	x13, x13, #34
  40d39c:	add	w13, w13, w14
  40d3a0:	smull	x14, w9, w10
  40d3a4:	mul	x10, x11, x10
  40d3a8:	lsr	x15, x14, #63
  40d3ac:	asr	x14, x14, #34
  40d3b0:	add	w14, w14, w15
  40d3b4:	lsr	x15, x10, #63
  40d3b8:	asr	x10, x10, #34
  40d3bc:	mov	w12, #0xa                   	// #10
  40d3c0:	add	w10, w10, w15
  40d3c4:	msub	w14, w14, w12, w9
  40d3c8:	msub	w10, w10, w12, w11
  40d3cc:	msub	w12, w13, w12, w23
  40d3d0:	orr	w12, w14, w12
  40d3d4:	orr	w10, w12, w10
  40d3d8:	cbz	w10, 40d410 <__fxstatat@plt+0xa3a0>
  40d3dc:	mov	w8, #0x1                   	// #1
  40d3e0:	str	w8, [x21, #8]
  40d3e4:	mov	w9, #0x1                   	// #1
  40d3e8:	str	w8, [x21, #8]
  40d3ec:	strb	w9, [x21, #12]
  40d3f0:	mov	w9, #0x9400                	// #37888
  40d3f4:	movk	w9, #0x7735, lsl #16
  40d3f8:	cmp	w8, w9
  40d3fc:	sdiv	w9, w24, w8
  40d400:	cset	w10, eq  // eq = none
  40d404:	bic	x25, x25, x10
  40d408:	mul	w24, w9, w8
  40d40c:	b	40d24c <__fxstatat@plt+0xa1dc>
  40d410:	ldr	x10, [x22, #72]
  40d414:	cmp	w8, #0xb
  40d418:	mov	w12, #0xa                   	// #10
  40d41c:	b.lt	40d4f4 <__fxstatat@plt+0xa484>  // b.tstop
  40d420:	ldr	x15, [x22, #104]
  40d424:	orr	x18, x10, x26
  40d428:	mov	w13, #0xca00                	// #51712
  40d42c:	mov	w14, #0x6667                	// #26215
  40d430:	movk	w13, #0x3b9a, lsl #16
  40d434:	movk	w14, #0x6666, lsl #16
  40d438:	mov	w16, w9
  40d43c:	mov	w17, w23
  40d440:	orr	x15, x18, x15
  40d444:	mov	w28, #0xa                   	// #10
  40d448:	smull	x16, w16, w14
  40d44c:	smull	x17, w17, w14
  40d450:	smull	x11, w11, w14
  40d454:	lsr	x1, x16, #63
  40d458:	asr	x16, x16, #34
  40d45c:	lsr	x18, x17, #63
  40d460:	asr	x17, x17, #34
  40d464:	lsr	x0, x11, #63
  40d468:	asr	x11, x11, #34
  40d46c:	add	w16, w16, w1
  40d470:	add	w17, w17, w18
  40d474:	add	w11, w11, w0
  40d478:	smull	x18, w16, w14
  40d47c:	smull	x0, w11, w14
  40d480:	lsr	x2, x18, #63
  40d484:	asr	x18, x18, #34
  40d488:	smull	x1, w17, w14
  40d48c:	add	w18, w18, w2
  40d490:	lsr	x2, x0, #63
  40d494:	asr	x0, x0, #34
  40d498:	add	w0, w0, w2
  40d49c:	lsr	x2, x1, #63
  40d4a0:	asr	x1, x1, #34
  40d4a4:	add	w1, w1, w2
  40d4a8:	msub	w18, w18, w12, w16
  40d4ac:	msub	w0, w0, w12, w11
  40d4b0:	orr	w18, w0, w18
  40d4b4:	msub	w0, w1, w12, w17
  40d4b8:	orr	w18, w18, w0
  40d4bc:	cbnz	w18, 40d4d8 <__fxstatat@plt+0xa468>
  40d4c0:	cmp	w28, w13
  40d4c4:	b.eq	40d4e8 <__fxstatat@plt+0xa478>  // b.none
  40d4c8:	add	w18, w28, w28, lsl #2
  40d4cc:	lsl	w28, w18, #1
  40d4d0:	cmp	w28, w8
  40d4d4:	b.lt	40d448 <__fxstatat@plt+0xa3d8>  // b.tstop
  40d4d8:	str	w28, [x21, #8]
  40d4dc:	cbnz	w28, 40d4fc <__fxstatat@plt+0xa48c>
  40d4e0:	mov	w8, wzr
  40d4e4:	b	40d3e4 <__fxstatat@plt+0xa374>
  40d4e8:	mvn	w8, w15
  40d4ec:	and	w8, w8, #0x1
  40d4f0:	lsl	w12, w13, w8
  40d4f4:	mov	w28, w12
  40d4f8:	str	w12, [x21, #8]
  40d4fc:	mov	w8, #0x9400                	// #37888
  40d500:	movk	w8, #0x7735, lsl #16
  40d504:	cmp	w28, w8
  40d508:	cset	w8, eq  // eq = none
  40d50c:	cmp	x25, x26
  40d510:	b.lt	40d524 <__fxstatat@plt+0xa4b4>  // b.tstop
  40d514:	cmp	w24, w23
  40d518:	b.gt	40d52c <__fxstatat@plt+0xa4bc>
  40d51c:	cmp	x26, x25
  40d520:	b.ne	40d52c <__fxstatat@plt+0xa4bc>  // b.any
  40d524:	mov	w0, #0x1                   	// #1
  40d528:	b	40d53c <__fxstatat@plt+0xa4cc>
  40d52c:	bic	x11, x25, x8
  40d530:	cmp	x26, x11
  40d534:	b.ge	40d55c <__fxstatat@plt+0xa4ec>  // b.tcont
  40d538:	mov	w0, #0xffffffff            	// #-1
  40d53c:	ldp	x20, x19, [sp, #272]
  40d540:	ldp	x22, x21, [sp, #256]
  40d544:	ldp	x24, x23, [sp, #240]
  40d548:	ldp	x26, x25, [sp, #224]
  40d54c:	ldp	x28, x27, [sp, #208]
  40d550:	ldp	x29, x30, [sp, #192]
  40d554:	add	sp, sp, #0x120
  40d558:	ret
  40d55c:	b.ne	40d570 <__fxstatat@plt+0xa500>  // b.any
  40d560:	sdiv	w11, w24, w28
  40d564:	mul	w11, w11, w28
  40d568:	cmp	w11, w23
  40d56c:	b.gt	40d538 <__fxstatat@plt+0xa4c8>
  40d570:	mov	w11, #0x8e39                	// #36409
  40d574:	sxtw	x9, w9
  40d578:	movk	w11, #0x38e3, lsl #16
  40d57c:	stp	x10, x9, [x29, #-56]
  40d580:	umull	x9, w28, w11
  40d584:	lsr	x9, x9, #33
  40d588:	add	w9, w9, w23
  40d58c:	orr	x8, x26, x8
  40d590:	sxtw	x9, w9
  40d594:	sub	x2, x29, #0x38
  40d598:	mov	w3, #0x100                 	// #256
  40d59c:	mov	w0, w20
  40d5a0:	mov	x1, x19
  40d5a4:	stp	x8, x9, [x29, #-40]
  40d5a8:	bl	402e50 <utimensat@plt>
  40d5ac:	cbnz	w0, 40d604 <__fxstatat@plt+0xa594>
  40d5b0:	add	x2, sp, #0x8
  40d5b4:	mov	w3, #0x100                 	// #256
  40d5b8:	mov	w0, w20
  40d5bc:	mov	x1, x19
  40d5c0:	bl	410078 <__fxstatat@plt+0xd008>
  40d5c4:	ldp	x9, x11, [sp, #96]
  40d5c8:	mov	w22, w0
  40d5cc:	sxtw	x10, w22
  40d5d0:	sxtw	x8, w23
  40d5d4:	eor	x9, x9, x26
  40d5d8:	orr	x9, x9, x10
  40d5dc:	eor	x10, x11, x8
  40d5e0:	orr	x9, x9, x10
  40d5e4:	cbz	x9, 40d600 <__fxstatat@plt+0xa590>
  40d5e8:	sub	x2, x29, #0x38
  40d5ec:	mov	w3, #0x100                 	// #256
  40d5f0:	mov	w0, w20
  40d5f4:	mov	x1, x19
  40d5f8:	stp	x26, x8, [x29, #-40]
  40d5fc:	bl	402e50 <utimensat@plt>
  40d600:	cbz	w22, 40d60c <__fxstatat@plt+0xa59c>
  40d604:	mov	w0, #0xfffffffe            	// #-2
  40d608:	b	40d53c <__fxstatat@plt+0xa4cc>
  40d60c:	ldr	w8, [sp, #96]
  40d610:	ldr	w10, [sp, #104]
  40d614:	mov	w11, #0xca00                	// #51712
  40d618:	movk	w11, #0x3b9a, lsl #16
  40d61c:	and	w8, w8, #0x1
  40d620:	mov	w9, #0xcccd                	// #52429
  40d624:	madd	w11, w8, w11, w10
  40d628:	mov	w10, #0x9998                	// #39320
  40d62c:	movk	w9, #0xcccc, lsl #16
  40d630:	movk	w10, #0x1999, lsl #16
  40d634:	madd	w8, w11, w9, w10
  40d638:	ror	w8, w8, #1
  40d63c:	cmp	w8, w10
  40d640:	b.ls	40d64c <__fxstatat@plt+0xa5dc>  // b.plast
  40d644:	mov	w8, #0x1                   	// #1
  40d648:	b	40d3e4 <__fxstatat@plt+0xa374>
  40d64c:	mov	w12, #0xca00                	// #51712
  40d650:	mov	w13, #0x6667                	// #26215
  40d654:	mov	w14, #0x9999                	// #39321
  40d658:	mov	w8, #0x1                   	// #1
  40d65c:	movk	w12, #0x3b9a, lsl #16
  40d660:	movk	w13, #0x6666, lsl #16
  40d664:	movk	w14, #0x1999, lsl #16
  40d668:	cmp	w8, w12
  40d66c:	b.eq	40d6a4 <__fxstatat@plt+0xa634>  // b.none
  40d670:	add	w8, w8, w8, lsl #2
  40d674:	lsl	w8, w8, #1
  40d678:	cmp	w8, w28
  40d67c:	b.eq	40d6b0 <__fxstatat@plt+0xa640>  // b.none
  40d680:	smull	x11, w11, w13
  40d684:	lsr	x15, x11, #63
  40d688:	asr	x11, x11, #34
  40d68c:	add	w11, w11, w15
  40d690:	madd	w15, w11, w9, w10
  40d694:	ror	w15, w15, #1
  40d698:	cmp	w15, w14
  40d69c:	b.cc	40d668 <__fxstatat@plt+0xa5f8>  // b.lo, b.ul, b.last
  40d6a0:	b	40d3e4 <__fxstatat@plt+0xa374>
  40d6a4:	mov	w8, #0x9400                	// #37888
  40d6a8:	movk	w8, #0x7735, lsl #16
  40d6ac:	b	40d3e4 <__fxstatat@plt+0xa374>
  40d6b0:	mov	w8, w28
  40d6b4:	b	40d3e4 <__fxstatat@plt+0xa374>
  40d6b8:	ldr	x8, [x0]
  40d6bc:	udiv	x9, x8, x1
  40d6c0:	msub	x0, x9, x1, x8
  40d6c4:	ret
  40d6c8:	ldr	x8, [x0]
  40d6cc:	ldr	x9, [x1]
  40d6d0:	cmp	x8, x9
  40d6d4:	cset	w0, eq  // eq = none
  40d6d8:	ret
  40d6dc:	mov	w3, #0x100                 	// #256
  40d6e0:	b	402e50 <utimensat@plt>
  40d6e4:	sub	sp, sp, #0x140
  40d6e8:	stp	x29, x30, [sp, #240]
  40d6ec:	add	x29, sp, #0xf0
  40d6f0:	cmp	x2, #0x0
  40d6f4:	sub	x8, x29, #0x20
  40d6f8:	stp	x22, x21, [sp, #288]
  40d6fc:	stp	x20, x19, [sp, #304]
  40d700:	mov	x21, x2
  40d704:	mov	x20, x1
  40d708:	mov	w19, w0
  40d70c:	csel	x22, xzr, x8, eq  // eq = none
  40d710:	stp	x28, x25, [sp, #256]
  40d714:	stp	x24, x23, [sp, #272]
  40d718:	stur	x22, [x29, #-40]
  40d71c:	cbz	x2, 40d748 <__fxstatat@plt+0xa6d8>
  40d720:	ldr	q0, [x21]
  40d724:	mov	x0, x22
  40d728:	stur	q0, [x29, #-32]
  40d72c:	ldr	q0, [x21, #16]
  40d730:	stur	q0, [x29, #-16]
  40d734:	bl	40da50 <__fxstatat@plt+0xa9e0>
  40d738:	mov	w23, w0
  40d73c:	tbnz	w0, #31, 40d760 <__fxstatat@plt+0xa6f0>
  40d740:	tbnz	w19, #31, 40d750 <__fxstatat@plt+0xa6e0>
  40d744:	b	40d784 <__fxstatat@plt+0xa714>
  40d748:	mov	w23, wzr
  40d74c:	tbz	w19, #31, 40d784 <__fxstatat@plt+0xa714>
  40d750:	cbnz	x20, 40d784 <__fxstatat@plt+0xa714>
  40d754:	bl	402fd0 <__errno_location@plt>
  40d758:	mov	w8, #0x9                   	// #9
  40d75c:	str	w8, [x0]
  40d760:	mov	w24, #0xffffffff            	// #-1
  40d764:	mov	w0, w24
  40d768:	ldp	x20, x19, [sp, #304]
  40d76c:	ldp	x22, x21, [sp, #288]
  40d770:	ldp	x24, x23, [sp, #272]
  40d774:	ldp	x28, x25, [sp, #256]
  40d778:	ldp	x29, x30, [sp, #240]
  40d77c:	add	sp, sp, #0x140
  40d780:	ret
  40d784:	adrp	x25, 424000 <__fxstatat@plt+0x20f90>
  40d788:	ldr	w8, [x25, #2744]
  40d78c:	tbnz	w8, #31, 40d848 <__fxstatat@plt+0xa7d8>
  40d790:	cmp	w23, #0x2
  40d794:	b.ne	40d7f8 <__fxstatat@plt+0xa788>  // b.any
  40d798:	add	x1, sp, #0x48
  40d79c:	tbnz	w19, #31, 40d7b0 <__fxstatat@plt+0xa740>
  40d7a0:	mov	w0, w19
  40d7a4:	bl	410058 <__fxstatat@plt+0xcfe8>
  40d7a8:	cbnz	w0, 40d760 <__fxstatat@plt+0xa6f0>
  40d7ac:	b	40d7bc <__fxstatat@plt+0xa74c>
  40d7b0:	mov	x0, x20
  40d7b4:	bl	410048 <__fxstatat@plt+0xcfd8>
  40d7b8:	cbnz	w0, 40d760 <__fxstatat@plt+0xa6f0>
  40d7bc:	ldr	x8, [x22, #8]
  40d7c0:	mov	w9, #0x3ffffffe            	// #1073741822
  40d7c4:	cmp	x8, x9
  40d7c8:	add	x8, sp, #0x48
  40d7cc:	b.ne	40d7dc <__fxstatat@plt+0xa76c>  // b.any
  40d7d0:	ldur	q0, [x8, #72]
  40d7d4:	str	q0, [x22]
  40d7d8:	b	40d7f4 <__fxstatat@plt+0xa784>
  40d7dc:	ldr	x9, [x22, #24]
  40d7e0:	mov	w10, #0x3ffffffe            	// #1073741822
  40d7e4:	cmp	x9, x10
  40d7e8:	b.ne	40d7f4 <__fxstatat@plt+0xa784>  // b.any
  40d7ec:	ldur	q0, [x8, #88]
  40d7f0:	str	q0, [x22, #16]
  40d7f4:	mov	w23, #0x3                   	// #3
  40d7f8:	tbz	w19, #31, 40d824 <__fxstatat@plt+0xa7b4>
  40d7fc:	mov	w0, #0xffffff9c            	// #-100
  40d800:	mov	x1, x20
  40d804:	mov	x2, x22
  40d808:	mov	w3, wzr
  40d80c:	bl	402e50 <utimensat@plt>
  40d810:	cmp	w0, #0x1
  40d814:	b.lt	40d9e4 <__fxstatat@plt+0xa974>  // b.tstop
  40d818:	bl	402fd0 <__errno_location@plt>
  40d81c:	mov	w8, #0x26                  	// #38
  40d820:	str	w8, [x0]
  40d824:	tbnz	w19, #31, 40d848 <__fxstatat@plt+0xa7d8>
  40d828:	mov	w0, w19
  40d82c:	mov	x1, x22
  40d830:	bl	402b10 <futimens@plt>
  40d834:	cmp	w0, #0x1
  40d838:	b.lt	40d9b8 <__fxstatat@plt+0xa948>  // b.tstop
  40d83c:	bl	402fd0 <__errno_location@plt>
  40d840:	mov	w8, #0x26                  	// #38
  40d844:	str	w8, [x0]
  40d848:	mov	w8, #0xffffffff            	// #-1
  40d84c:	adrp	x9, 424000 <__fxstatat@plt+0x20f90>
  40d850:	str	w8, [x25, #2744]
  40d854:	str	w8, [x9, #2748]
  40d858:	cbz	w23, 40d87c <__fxstatat@plt+0xa80c>
  40d85c:	cmp	w23, #0x3
  40d860:	b.ne	40d8f8 <__fxstatat@plt+0xa888>  // b.any
  40d864:	cbz	x21, 40d910 <__fxstatat@plt+0xa8a0>
  40d868:	add	x0, sp, #0x48
  40d86c:	sub	x1, x29, #0x28
  40d870:	bl	40db08 <__fxstatat@plt+0xaa98>
  40d874:	tbnz	w0, #0, 40da48 <__fxstatat@plt+0xa9d8>
  40d878:	ldur	x22, [x29, #-40]
  40d87c:	cbz	x22, 40d918 <__fxstatat@plt+0xa8a8>
  40d880:	ldr	x8, [x22]
  40d884:	mov	x9, #0xf7cf                	// #63439
  40d888:	movk	x9, #0xe353, lsl #16
  40d88c:	movk	x9, #0x9ba5, lsl #32
  40d890:	str	x8, [sp, #40]
  40d894:	ldr	x8, [x22, #8]
  40d898:	movk	x9, #0x20c4, lsl #48
  40d89c:	add	x21, sp, #0x28
  40d8a0:	smulh	x8, x8, x9
  40d8a4:	asr	x10, x8, #7
  40d8a8:	add	x8, x10, x8, lsr #63
  40d8ac:	str	x8, [sp, #48]
  40d8b0:	ldr	x8, [x22, #16]
  40d8b4:	str	x8, [sp, #56]
  40d8b8:	ldr	x8, [x22, #24]
  40d8bc:	smulh	x8, x8, x9
  40d8c0:	asr	x9, x8, #7
  40d8c4:	add	x8, x9, x8, lsr #63
  40d8c8:	str	x8, [sp, #64]
  40d8cc:	tbnz	w19, #31, 40d920 <__fxstatat@plt+0xa8b0>
  40d8d0:	mov	w0, w19
  40d8d4:	mov	x1, xzr
  40d8d8:	mov	x2, x21
  40d8dc:	bl	402ac0 <futimesat@plt>
  40d8e0:	cbz	w0, 40d938 <__fxstatat@plt+0xa8c8>
  40d8e4:	cbz	x20, 40d760 <__fxstatat@plt+0xa6f0>
  40d8e8:	mov	x0, x20
  40d8ec:	mov	x1, x21
  40d8f0:	bl	402f10 <utimes@plt>
  40d8f4:	b	40d930 <__fxstatat@plt+0xa8c0>
  40d8f8:	add	x1, sp, #0x48
  40d8fc:	tbnz	w19, #31, 40d9d4 <__fxstatat@plt+0xa964>
  40d900:	mov	w0, w19
  40d904:	bl	410058 <__fxstatat@plt+0xcfe8>
  40d908:	cbnz	w0, 40d760 <__fxstatat@plt+0xa6f0>
  40d90c:	b	40d864 <__fxstatat@plt+0xa7f4>
  40d910:	mov	x22, xzr
  40d914:	cbnz	x22, 40d880 <__fxstatat@plt+0xa810>
  40d918:	mov	x21, xzr
  40d91c:	tbz	w19, #31, 40d8d0 <__fxstatat@plt+0xa860>
  40d920:	mov	w0, #0xffffff9c            	// #-100
  40d924:	mov	x1, x20
  40d928:	mov	x2, x21
  40d92c:	bl	402ac0 <futimesat@plt>
  40d930:	mov	w24, w0
  40d934:	b	40d764 <__fxstatat@plt+0xa6f4>
  40d938:	cbz	x21, 40da48 <__fxstatat@plt+0xa9d8>
  40d93c:	ldr	x23, [x21, #8]
  40d940:	ldr	x20, [x21, #24]
  40d944:	mov	w22, #0xa11f                	// #41247
  40d948:	movk	w22, #0x7, lsl #16
  40d94c:	cmp	x23, x22
  40d950:	b.gt	40d95c <__fxstatat@plt+0xa8ec>
  40d954:	cmp	x20, x22
  40d958:	b.le	40da48 <__fxstatat@plt+0xa9d8>
  40d95c:	add	x1, sp, #0x48
  40d960:	mov	w0, w19
  40d964:	bl	410058 <__fxstatat@plt+0xcfe8>
  40d968:	cbnz	w0, 40da48 <__fxstatat@plt+0xa9d8>
  40d96c:	ldr	q0, [x21]
  40d970:	add	x9, x21, #0x10
  40d974:	ldr	x10, [x21]
  40d978:	ldr	x8, [x21, #16]
  40d97c:	str	q0, [sp]
  40d980:	ldr	q0, [x9]
  40d984:	ldr	x11, [sp, #144]
  40d988:	ldr	x9, [sp, #160]
  40d98c:	mov	x2, xzr
  40d990:	cmp	x23, x22
  40d994:	str	q0, [sp, #16]
  40d998:	b.le	40da10 <__fxstatat@plt+0xa9a0>
  40d99c:	sub	x10, x11, x10
  40d9a0:	cmp	x10, #0x1
  40d9a4:	b.ne	40da10 <__fxstatat@plt+0xa9a0>  // b.any
  40d9a8:	ldr	x10, [sp, #152]
  40d9ac:	cbz	x10, 40da08 <__fxstatat@plt+0xa998>
  40d9b0:	mov	x2, xzr
  40d9b4:	b	40da10 <__fxstatat@plt+0xa9a0>
  40d9b8:	mov	w24, w0
  40d9bc:	cbz	w0, 40d9fc <__fxstatat@plt+0xa98c>
  40d9c0:	bl	402fd0 <__errno_location@plt>
  40d9c4:	ldr	w8, [x0]
  40d9c8:	cmp	w8, #0x26
  40d9cc:	b.eq	40d848 <__fxstatat@plt+0xa7d8>  // b.none
  40d9d0:	b	40d9fc <__fxstatat@plt+0xa98c>
  40d9d4:	mov	x0, x20
  40d9d8:	bl	410048 <__fxstatat@plt+0xcfd8>
  40d9dc:	cbnz	w0, 40d760 <__fxstatat@plt+0xa6f0>
  40d9e0:	b	40d864 <__fxstatat@plt+0xa7f4>
  40d9e4:	mov	w24, w0
  40d9e8:	cbz	w0, 40d9fc <__fxstatat@plt+0xa98c>
  40d9ec:	bl	402fd0 <__errno_location@plt>
  40d9f0:	ldr	w8, [x0]
  40d9f4:	cmp	w8, #0x26
  40d9f8:	b.eq	40d824 <__fxstatat@plt+0xa7b4>  // b.none
  40d9fc:	mov	w8, #0x1                   	// #1
  40da00:	str	w8, [x25, #2744]
  40da04:	b	40d764 <__fxstatat@plt+0xa6f4>
  40da08:	mov	x2, sp
  40da0c:	str	xzr, [sp, #8]
  40da10:	cmp	x20, x22
  40da14:	b.le	40da2c <__fxstatat@plt+0xa9bc>
  40da18:	sub	x8, x9, x8
  40da1c:	cmp	x8, #0x1
  40da20:	b.ne	40da2c <__fxstatat@plt+0xa9bc>  // b.any
  40da24:	ldr	x8, [sp, #168]
  40da28:	cbz	x8, 40da34 <__fxstatat@plt+0xa9c4>
  40da2c:	cbnz	x2, 40da3c <__fxstatat@plt+0xa9cc>
  40da30:	b	40da48 <__fxstatat@plt+0xa9d8>
  40da34:	mov	x2, sp
  40da38:	str	xzr, [sp, #24]
  40da3c:	mov	w0, w19
  40da40:	mov	x1, xzr
  40da44:	bl	402ac0 <futimesat@plt>
  40da48:	mov	w24, wzr
  40da4c:	b	40d764 <__fxstatat@plt+0xa6f4>
  40da50:	stp	x29, x30, [sp, #-16]!
  40da54:	ldr	x10, [x0, #8]
  40da58:	mov	w9, #0xca00                	// #51712
  40da5c:	movk	w9, #0x3b9a, lsl #16
  40da60:	mov	x29, sp
  40da64:	cmp	x10, x9
  40da68:	and	x11, x10, #0xfffffffffffffffe
  40da6c:	b.cc	40da7c <__fxstatat@plt+0xaa0c>  // b.lo, b.ul, b.last
  40da70:	mov	w8, #0x3ffffffe            	// #1073741822
  40da74:	cmp	x11, x8
  40da78:	b.ne	40da98 <__fxstatat@plt+0xaa28>  // b.any
  40da7c:	ldr	x8, [x0, #24]
  40da80:	cmp	x8, x9
  40da84:	and	x9, x8, #0xfffffffffffffffe
  40da88:	b.cc	40daac <__fxstatat@plt+0xaa3c>  // b.lo, b.ul, b.last
  40da8c:	mov	w12, #0x3ffffffe            	// #1073741822
  40da90:	cmp	x9, x12
  40da94:	b.eq	40daac <__fxstatat@plt+0xaa3c>  // b.none
  40da98:	bl	402fd0 <__errno_location@plt>
  40da9c:	mov	w8, #0x16                  	// #22
  40daa0:	str	w8, [x0]
  40daa4:	mov	w0, #0xffffffff            	// #-1
  40daa8:	b	40db00 <__fxstatat@plt+0xaa90>
  40daac:	mov	w12, #0x3ffffffe            	// #1073741822
  40dab0:	cmp	x11, x12
  40dab4:	b.ne	40dad0 <__fxstatat@plt+0xaa60>  // b.any
  40dab8:	mov	w11, #0x3ffffffe            	// #1073741822
  40dabc:	cmp	x10, x11
  40dac0:	cset	w10, eq  // eq = none
  40dac4:	mov	w11, #0x1                   	// #1
  40dac8:	str	xzr, [x0]
  40dacc:	b	40dad8 <__fxstatat@plt+0xaa68>
  40dad0:	mov	w11, wzr
  40dad4:	mov	w10, wzr
  40dad8:	mov	w12, #0x3ffffffe            	// #1073741822
  40dadc:	cmp	x9, x12
  40dae0:	b.ne	40daf8 <__fxstatat@plt+0xaa88>  // b.any
  40dae4:	mov	w9, #0x3ffffffe            	// #1073741822
  40dae8:	cmp	x8, x9
  40daec:	cinc	w10, w10, eq  // eq = none
  40daf0:	mov	w11, #0x1                   	// #1
  40daf4:	str	xzr, [x0, #16]
  40daf8:	cmp	w10, #0x1
  40dafc:	cinc	w0, w11, eq  // eq = none
  40db00:	ldp	x29, x30, [sp], #16
  40db04:	ret
  40db08:	stp	x29, x30, [sp, #-32]!
  40db0c:	stp	x20, x19, [sp, #16]
  40db10:	ldr	x19, [x1]
  40db14:	mov	w9, #0x3fffffff            	// #1073741823
  40db18:	mov	x20, x0
  40db1c:	mov	x29, sp
  40db20:	ldr	x8, [x19, #8]
  40db24:	cmp	x8, x9
  40db28:	b.eq	40db50 <__fxstatat@plt+0xaae0>  // b.none
  40db2c:	mov	w9, #0x3ffffffe            	// #1073741822
  40db30:	cmp	x8, x9
  40db34:	b.ne	40db80 <__fxstatat@plt+0xab10>  // b.any
  40db38:	ldr	x8, [x19, #24]
  40db3c:	mov	w9, #0x3ffffffe            	// #1073741822
  40db40:	cmp	x8, x9
  40db44:	b.ne	40db6c <__fxstatat@plt+0xaafc>  // b.any
  40db48:	mov	w0, #0x1                   	// #1
  40db4c:	b	40dbb8 <__fxstatat@plt+0xab48>
  40db50:	ldr	x8, [x19, #24]
  40db54:	mov	w9, #0x3fffffff            	// #1073741823
  40db58:	cmp	x8, x9
  40db5c:	b.ne	40db78 <__fxstatat@plt+0xab08>  // b.any
  40db60:	mov	w0, wzr
  40db64:	str	xzr, [x1]
  40db68:	b	40dbb8 <__fxstatat@plt+0xab48>
  40db6c:	ldur	q0, [x20, #72]
  40db70:	str	q0, [x19]
  40db74:	b	40db80 <__fxstatat@plt+0xab10>
  40db78:	mov	x0, x19
  40db7c:	bl	40ef68 <__fxstatat@plt+0xbef8>
  40db80:	ldr	x8, [x19, #24]
  40db84:	mov	w9, #0x3fffffff            	// #1073741823
  40db88:	cmp	x8, x9
  40db8c:	b.eq	40dbac <__fxstatat@plt+0xab3c>  // b.none
  40db90:	mov	w9, #0x3ffffffe            	// #1073741822
  40db94:	cmp	x8, x9
  40db98:	b.ne	40dbb4 <__fxstatat@plt+0xab44>  // b.any
  40db9c:	ldur	q0, [x20, #88]
  40dba0:	mov	w0, wzr
  40dba4:	str	q0, [x19, #16]
  40dba8:	b	40dbb8 <__fxstatat@plt+0xab48>
  40dbac:	add	x0, x19, #0x10
  40dbb0:	bl	40ef68 <__fxstatat@plt+0xbef8>
  40dbb4:	mov	w0, wzr
  40dbb8:	ldp	x20, x19, [sp, #16]
  40dbbc:	ldp	x29, x30, [sp], #32
  40dbc0:	ret
  40dbc4:	mov	x8, x0
  40dbc8:	mov	w0, #0xffffffff            	// #-1
  40dbcc:	mov	x2, x1
  40dbd0:	mov	x1, x8
  40dbd4:	b	40d6e4 <__fxstatat@plt+0xa674>
  40dbd8:	sub	sp, sp, #0xf0
  40dbdc:	stp	x29, x30, [sp, #176]
  40dbe0:	add	x29, sp, #0xb0
  40dbe4:	sub	x8, x29, #0x20
  40dbe8:	cmp	x1, #0x0
  40dbec:	stp	x22, x21, [sp, #208]
  40dbf0:	stp	x20, x19, [sp, #224]
  40dbf4:	mov	x20, x1
  40dbf8:	mov	x19, x0
  40dbfc:	csel	x21, xzr, x8, eq  // eq = none
  40dc00:	str	x23, [sp, #192]
  40dc04:	stur	x21, [x29, #-40]
  40dc08:	cbz	x1, 40dc30 <__fxstatat@plt+0xabc0>
  40dc0c:	ldr	q0, [x20]
  40dc10:	mov	x0, x21
  40dc14:	str	q0, [x8]
  40dc18:	ldr	q0, [x20, #16]
  40dc1c:	str	q0, [x8, #16]
  40dc20:	bl	40da50 <__fxstatat@plt+0xa9e0>
  40dc24:	mov	w22, w0
  40dc28:	tbz	w0, #31, 40dc34 <__fxstatat@plt+0xabc4>
  40dc2c:	b	40dd24 <__fxstatat@plt+0xacb4>
  40dc30:	mov	w22, wzr
  40dc34:	adrp	x23, 424000 <__fxstatat@plt+0x20f90>
  40dc38:	ldr	w8, [x23, #2748]
  40dc3c:	tbnz	w8, #31, 40dcb8 <__fxstatat@plt+0xac48>
  40dc40:	cmp	w22, #0x2
  40dc44:	b.ne	40dc90 <__fxstatat@plt+0xac20>  // b.any
  40dc48:	add	x1, sp, #0x8
  40dc4c:	mov	x0, x19
  40dc50:	bl	410068 <__fxstatat@plt+0xcff8>
  40dc54:	cbnz	w0, 40dd24 <__fxstatat@plt+0xacb4>
  40dc58:	ldr	x8, [x21, #8]
  40dc5c:	mov	w9, #0x3ffffffe            	// #1073741822
  40dc60:	cmp	x8, x9
  40dc64:	b.ne	40dc74 <__fxstatat@plt+0xac04>  // b.any
  40dc68:	ldur	q0, [sp, #80]
  40dc6c:	str	q0, [x21]
  40dc70:	b	40dc8c <__fxstatat@plt+0xac1c>
  40dc74:	ldr	x8, [x21, #24]
  40dc78:	mov	w9, #0x3ffffffe            	// #1073741822
  40dc7c:	cmp	x8, x9
  40dc80:	b.ne	40dc8c <__fxstatat@plt+0xac1c>  // b.any
  40dc84:	ldur	q0, [sp, #96]
  40dc88:	str	q0, [x21, #16]
  40dc8c:	mov	w22, #0x3                   	// #3
  40dc90:	mov	w0, #0xffffff9c            	// #-100
  40dc94:	mov	w3, #0x100                 	// #256
  40dc98:	mov	x1, x19
  40dc9c:	mov	x2, x21
  40dca0:	bl	402e50 <utimensat@plt>
  40dca4:	cmp	w0, #0x1
  40dca8:	b.lt	40dd44 <__fxstatat@plt+0xacd4>  // b.tstop
  40dcac:	bl	402fd0 <__errno_location@plt>
  40dcb0:	mov	w8, #0x26                  	// #38
  40dcb4:	str	w8, [x0]
  40dcb8:	mov	w8, #0xffffffff            	// #-1
  40dcbc:	str	w8, [x23, #2748]
  40dcc0:	cbz	w22, 40dcf8 <__fxstatat@plt+0xac88>
  40dcc4:	cmp	w22, #0x3
  40dcc8:	b.eq	40dcdc <__fxstatat@plt+0xac6c>  // b.none
  40dccc:	add	x1, sp, #0x8
  40dcd0:	mov	x0, x19
  40dcd4:	bl	410068 <__fxstatat@plt+0xcff8>
  40dcd8:	cbnz	w0, 40dd24 <__fxstatat@plt+0xacb4>
  40dcdc:	cbz	x20, 40dd08 <__fxstatat@plt+0xac98>
  40dce0:	add	x0, sp, #0x8
  40dce4:	sub	x1, x29, #0x28
  40dce8:	bl	40db08 <__fxstatat@plt+0xaa98>
  40dcec:	tbz	w0, #0, 40dd08 <__fxstatat@plt+0xac98>
  40dcf0:	mov	w21, wzr
  40dcf4:	b	40dd28 <__fxstatat@plt+0xacb8>
  40dcf8:	add	x1, sp, #0x8
  40dcfc:	mov	x0, x19
  40dd00:	bl	410068 <__fxstatat@plt+0xcff8>
  40dd04:	cbnz	w0, 40dd24 <__fxstatat@plt+0xacb4>
  40dd08:	ldr	w8, [sp, #24]
  40dd0c:	and	w8, w8, #0xf000
  40dd10:	cmp	w8, #0xa, lsl #12
  40dd14:	b.ne	40dd70 <__fxstatat@plt+0xad00>  // b.any
  40dd18:	bl	402fd0 <__errno_location@plt>
  40dd1c:	mov	w8, #0x26                  	// #38
  40dd20:	str	w8, [x0]
  40dd24:	mov	w21, #0xffffffff            	// #-1
  40dd28:	mov	w0, w21
  40dd2c:	ldp	x20, x19, [sp, #224]
  40dd30:	ldp	x22, x21, [sp, #208]
  40dd34:	ldr	x23, [sp, #192]
  40dd38:	ldp	x29, x30, [sp, #176]
  40dd3c:	add	sp, sp, #0xf0
  40dd40:	ret
  40dd44:	mov	w21, w0
  40dd48:	cbz	w0, 40dd5c <__fxstatat@plt+0xacec>
  40dd4c:	bl	402fd0 <__errno_location@plt>
  40dd50:	ldr	w8, [x0]
  40dd54:	cmp	w8, #0x26
  40dd58:	b.eq	40dcb8 <__fxstatat@plt+0xac48>  // b.none
  40dd5c:	adrp	x8, 424000 <__fxstatat@plt+0x20f90>
  40dd60:	mov	w9, #0x1                   	// #1
  40dd64:	str	w9, [x8, #2744]
  40dd68:	str	w9, [x23, #2748]
  40dd6c:	b	40dd28 <__fxstatat@plt+0xacb8>
  40dd70:	ldur	x2, [x29, #-40]
  40dd74:	mov	w0, #0xffffffff            	// #-1
  40dd78:	mov	x1, x19
  40dd7c:	bl	40d6e4 <__fxstatat@plt+0xa674>
  40dd80:	mov	w21, w0
  40dd84:	b	40dd28 <__fxstatat@plt+0xacb8>
  40dd88:	sub	sp, sp, #0x30
  40dd8c:	stp	x29, x30, [sp, #32]
  40dd90:	ldp	q1, q0, [x3]
  40dd94:	mov	x4, x2
  40dd98:	mov	x5, sp
  40dd9c:	mov	x2, xzr
  40dda0:	mov	w3, wzr
  40dda4:	add	x29, sp, #0x20
  40dda8:	stp	q1, q0, [sp]
  40ddac:	bl	40ddbc <__fxstatat@plt+0xad4c>
  40ddb0:	ldp	x29, x30, [sp, #32]
  40ddb4:	add	sp, sp, #0x30
  40ddb8:	ret
  40ddbc:	sub	sp, sp, #0x60
  40ddc0:	stp	x29, x30, [sp, #32]
  40ddc4:	str	x23, [sp, #48]
  40ddc8:	stp	x22, x21, [sp, #64]
  40ddcc:	stp	x20, x19, [sp, #80]
  40ddd0:	ldp	q1, q0, [x5]
  40ddd4:	mov	w20, w1
  40ddd8:	mov	w23, w0
  40dddc:	mov	x1, sp
  40dde0:	mov	x0, x4
  40dde4:	add	x29, sp, #0x20
  40dde8:	mov	w21, w3
  40ddec:	mov	x22, x2
  40ddf0:	stp	q1, q0, [sp]
  40ddf4:	bl	40e5f0 <__fxstatat@plt+0xb580>
  40ddf8:	cbz	x0, 40de60 <__fxstatat@plt+0xadf0>
  40ddfc:	mov	x19, x0
  40de00:	cbz	x22, 40de28 <__fxstatat@plt+0xadb8>
  40de04:	adrp	x4, 412000 <__fxstatat@plt+0xef90>
  40de08:	add	x4, x4, #0x23a
  40de0c:	mov	w0, w23
  40de10:	mov	w1, w20
  40de14:	mov	x2, x22
  40de18:	mov	w3, w21
  40de1c:	mov	x5, x19
  40de20:	bl	403030 <error_at_line@plt>
  40de24:	b	40de40 <__fxstatat@plt+0xadd0>
  40de28:	adrp	x2, 412000 <__fxstatat@plt+0xef90>
  40de2c:	add	x2, x2, #0x23a
  40de30:	mov	w0, w23
  40de34:	mov	w1, w20
  40de38:	mov	x3, x19
  40de3c:	bl	4028f0 <error@plt>
  40de40:	mov	x0, x19
  40de44:	bl	402dc0 <free@plt>
  40de48:	ldp	x20, x19, [sp, #80]
  40de4c:	ldp	x22, x21, [sp, #64]
  40de50:	ldr	x23, [sp, #48]
  40de54:	ldp	x29, x30, [sp, #32]
  40de58:	add	sp, sp, #0x60
  40de5c:	ret
  40de60:	bl	402fd0 <__errno_location@plt>
  40de64:	ldr	w19, [x0]
  40de68:	adrp	x1, 412000 <__fxstatat@plt+0xef90>
  40de6c:	add	x1, x1, #0xbe8
  40de70:	mov	w2, #0x5                   	// #5
  40de74:	mov	x0, xzr
  40de78:	bl	402f30 <dcgettext@plt>
  40de7c:	mov	x2, x0
  40de80:	mov	w0, wzr
  40de84:	mov	w1, w19
  40de88:	bl	4028f0 <error@plt>
  40de8c:	bl	402ca0 <abort@plt>
  40de90:	sub	sp, sp, #0x50
  40de94:	str	x21, [sp, #48]
  40de98:	stp	x20, x19, [sp, #64]
  40de9c:	mov	x21, x5
  40dea0:	mov	x20, x4
  40dea4:	mov	x5, x3
  40dea8:	mov	x4, x2
  40deac:	mov	x19, x0
  40deb0:	stp	x29, x30, [sp, #32]
  40deb4:	add	x29, sp, #0x20
  40deb8:	cbz	x1, 40ded8 <__fxstatat@plt+0xae68>
  40debc:	adrp	x2, 412000 <__fxstatat@plt+0xef90>
  40dec0:	mov	x3, x1
  40dec4:	add	x2, x2, #0xc12
  40dec8:	mov	w1, #0x1                   	// #1
  40decc:	mov	x0, x19
  40ded0:	bl	402d30 <__fprintf_chk@plt>
  40ded4:	b	40def4 <__fxstatat@plt+0xae84>
  40ded8:	adrp	x2, 412000 <__fxstatat@plt+0xef90>
  40dedc:	add	x2, x2, #0xc1e
  40dee0:	mov	w1, #0x1                   	// #1
  40dee4:	mov	x0, x19
  40dee8:	mov	x3, x4
  40deec:	mov	x4, x5
  40def0:	bl	402d30 <__fprintf_chk@plt>
  40def4:	adrp	x1, 412000 <__fxstatat@plt+0xef90>
  40def8:	add	x1, x1, #0xc25
  40defc:	mov	w2, #0x5                   	// #5
  40df00:	mov	x0, xzr
  40df04:	bl	402f30 <dcgettext@plt>
  40df08:	adrp	x2, 412000 <__fxstatat@plt+0xef90>
  40df0c:	mov	x3, x0
  40df10:	add	x2, x2, #0xef0
  40df14:	mov	w1, #0x1                   	// #1
  40df18:	mov	w4, #0x7e3                 	// #2019
  40df1c:	mov	x0, x19
  40df20:	bl	402d30 <__fprintf_chk@plt>
  40df24:	adrp	x1, 412000 <__fxstatat@plt+0xef90>
  40df28:	add	x1, x1, #0xc29
  40df2c:	mov	w2, #0x5                   	// #5
  40df30:	mov	x0, xzr
  40df34:	bl	402f30 <dcgettext@plt>
  40df38:	mov	x1, x19
  40df3c:	bl	402f40 <fputs_unlocked@plt>
  40df40:	cmp	x21, #0x9
  40df44:	b.hi	40df98 <__fxstatat@plt+0xaf28>  // b.pmore
  40df48:	adrp	x8, 412000 <__fxstatat@plt+0xef90>
  40df4c:	add	x8, x8, #0xc08
  40df50:	adr	x9, 40df60 <__fxstatat@plt+0xaef0>
  40df54:	ldrb	w10, [x8, x21]
  40df58:	add	x9, x9, x10, lsl #2
  40df5c:	br	x9
  40df60:	adrp	x1, 412000 <__fxstatat@plt+0xef90>
  40df64:	add	x1, x1, #0xcf5
  40df68:	mov	w2, #0x5                   	// #5
  40df6c:	mov	x0, xzr
  40df70:	bl	402f30 <dcgettext@plt>
  40df74:	ldr	x3, [x20]
  40df78:	mov	x2, x0
  40df7c:	mov	x0, x19
  40df80:	ldp	x20, x19, [sp, #64]
  40df84:	ldr	x21, [sp, #48]
  40df88:	ldp	x29, x30, [sp, #32]
  40df8c:	mov	w1, #0x1                   	// #1
  40df90:	add	sp, sp, #0x50
  40df94:	b	402d30 <__fprintf_chk@plt>
  40df98:	adrp	x1, 412000 <__fxstatat@plt+0xef90>
  40df9c:	add	x1, x1, #0xe34
  40dfa0:	b	40e0fc <__fxstatat@plt+0xb08c>
  40dfa4:	adrp	x1, 412000 <__fxstatat@plt+0xef90>
  40dfa8:	add	x1, x1, #0xd05
  40dfac:	mov	w2, #0x5                   	// #5
  40dfb0:	mov	x0, xzr
  40dfb4:	bl	402f30 <dcgettext@plt>
  40dfb8:	ldp	x3, x4, [x20]
  40dfbc:	mov	x2, x0
  40dfc0:	mov	x0, x19
  40dfc4:	ldp	x20, x19, [sp, #64]
  40dfc8:	ldr	x21, [sp, #48]
  40dfcc:	ldp	x29, x30, [sp, #32]
  40dfd0:	mov	w1, #0x1                   	// #1
  40dfd4:	add	sp, sp, #0x50
  40dfd8:	b	402d30 <__fprintf_chk@plt>
  40dfdc:	adrp	x1, 412000 <__fxstatat@plt+0xef90>
  40dfe0:	add	x1, x1, #0xd1c
  40dfe4:	mov	w2, #0x5                   	// #5
  40dfe8:	mov	x0, xzr
  40dfec:	bl	402f30 <dcgettext@plt>
  40dff0:	ldp	x3, x4, [x20]
  40dff4:	ldr	x5, [x20, #16]
  40dff8:	mov	x2, x0
  40dffc:	mov	x0, x19
  40e000:	ldp	x20, x19, [sp, #64]
  40e004:	ldr	x21, [sp, #48]
  40e008:	ldp	x29, x30, [sp, #32]
  40e00c:	mov	w1, #0x1                   	// #1
  40e010:	add	sp, sp, #0x50
  40e014:	b	402d30 <__fprintf_chk@plt>
  40e018:	adrp	x1, 412000 <__fxstatat@plt+0xef90>
  40e01c:	add	x1, x1, #0xd38
  40e020:	mov	w2, #0x5                   	// #5
  40e024:	mov	x0, xzr
  40e028:	bl	402f30 <dcgettext@plt>
  40e02c:	ldp	x3, x4, [x20]
  40e030:	ldp	x5, x6, [x20, #16]
  40e034:	mov	x2, x0
  40e038:	mov	x0, x19
  40e03c:	ldp	x20, x19, [sp, #64]
  40e040:	ldr	x21, [sp, #48]
  40e044:	ldp	x29, x30, [sp, #32]
  40e048:	mov	w1, #0x1                   	// #1
  40e04c:	add	sp, sp, #0x50
  40e050:	b	402d30 <__fprintf_chk@plt>
  40e054:	adrp	x1, 412000 <__fxstatat@plt+0xef90>
  40e058:	add	x1, x1, #0xd58
  40e05c:	mov	w2, #0x5                   	// #5
  40e060:	mov	x0, xzr
  40e064:	bl	402f30 <dcgettext@plt>
  40e068:	ldp	x3, x4, [x20]
  40e06c:	ldp	x5, x6, [x20, #16]
  40e070:	ldr	x7, [x20, #32]
  40e074:	mov	x2, x0
  40e078:	mov	x0, x19
  40e07c:	ldp	x20, x19, [sp, #64]
  40e080:	ldr	x21, [sp, #48]
  40e084:	ldp	x29, x30, [sp, #32]
  40e088:	mov	w1, #0x1                   	// #1
  40e08c:	add	sp, sp, #0x50
  40e090:	b	402d30 <__fprintf_chk@plt>
  40e094:	adrp	x1, 412000 <__fxstatat@plt+0xef90>
  40e098:	add	x1, x1, #0xd7c
  40e09c:	mov	w2, #0x5                   	// #5
  40e0a0:	mov	x0, xzr
  40e0a4:	bl	402f30 <dcgettext@plt>
  40e0a8:	ldp	x3, x4, [x20]
  40e0ac:	ldp	x5, x6, [x20, #16]
  40e0b0:	ldp	x7, x8, [x20, #32]
  40e0b4:	mov	x2, x0
  40e0b8:	b	40e0e8 <__fxstatat@plt+0xb078>
  40e0bc:	adrp	x1, 412000 <__fxstatat@plt+0xef90>
  40e0c0:	add	x1, x1, #0xda4
  40e0c4:	mov	w2, #0x5                   	// #5
  40e0c8:	mov	x0, xzr
  40e0cc:	bl	402f30 <dcgettext@plt>
  40e0d0:	ldr	x9, [x20, #48]
  40e0d4:	ldp	x3, x4, [x20]
  40e0d8:	ldp	x5, x6, [x20, #16]
  40e0dc:	ldp	x7, x8, [x20, #32]
  40e0e0:	mov	x2, x0
  40e0e4:	str	x9, [sp, #8]
  40e0e8:	mov	w1, #0x1                   	// #1
  40e0ec:	str	x8, [sp]
  40e0f0:	b	40e160 <__fxstatat@plt+0xb0f0>
  40e0f4:	adrp	x1, 412000 <__fxstatat@plt+0xef90>
  40e0f8:	add	x1, x1, #0xe00
  40e0fc:	mov	w2, #0x5                   	// #5
  40e100:	mov	x0, xzr
  40e104:	bl	402f30 <dcgettext@plt>
  40e108:	ldp	x8, x9, [x20, #56]
  40e10c:	ldp	x3, x4, [x20]
  40e110:	ldp	x5, x6, [x20, #16]
  40e114:	ldr	x7, [x20, #32]
  40e118:	ldur	q0, [x20, #40]
  40e11c:	mov	x2, x0
  40e120:	str	x9, [sp, #24]
  40e124:	b	40e154 <__fxstatat@plt+0xb0e4>
  40e128:	adrp	x1, 412000 <__fxstatat@plt+0xef90>
  40e12c:	add	x1, x1, #0xdd0
  40e130:	mov	w2, #0x5                   	// #5
  40e134:	mov	x0, xzr
  40e138:	bl	402f30 <dcgettext@plt>
  40e13c:	ldp	x3, x4, [x20]
  40e140:	ldp	x5, x6, [x20, #16]
  40e144:	ldr	x7, [x20, #32]
  40e148:	ldur	q0, [x20, #40]
  40e14c:	ldr	x8, [x20, #56]
  40e150:	mov	x2, x0
  40e154:	str	x8, [sp, #16]
  40e158:	mov	w1, #0x1                   	// #1
  40e15c:	str	q0, [sp]
  40e160:	mov	x0, x19
  40e164:	bl	402d30 <__fprintf_chk@plt>
  40e168:	ldp	x20, x19, [sp, #64]
  40e16c:	ldr	x21, [sp, #48]
  40e170:	ldp	x29, x30, [sp, #32]
  40e174:	add	sp, sp, #0x50
  40e178:	ret
  40e17c:	mov	x8, xzr
  40e180:	ldr	x9, [x4, x8, lsl #3]
  40e184:	add	x8, x8, #0x1
  40e188:	cbnz	x9, 40e180 <__fxstatat@plt+0xb110>
  40e18c:	sub	x5, x8, #0x1
  40e190:	b	40de90 <__fxstatat@plt+0xae20>
  40e194:	sub	sp, sp, #0x60
  40e198:	stp	x29, x30, [sp, #80]
  40e19c:	ldr	w8, [x4, #24]
  40e1a0:	mov	x5, xzr
  40e1a4:	mov	x9, sp
  40e1a8:	add	x29, sp, #0x50
  40e1ac:	tbz	w8, #31, 40e1d4 <__fxstatat@plt+0xb164>
  40e1b0:	add	w11, w8, #0x8
  40e1b4:	cmn	w8, #0x8
  40e1b8:	str	w11, [x4, #24]
  40e1bc:	b.gt	40e1d0 <__fxstatat@plt+0xb160>
  40e1c0:	ldr	x10, [x4, #8]
  40e1c4:	add	x10, x10, w8, sxtw
  40e1c8:	mov	w8, w11
  40e1cc:	b	40e1e0 <__fxstatat@plt+0xb170>
  40e1d0:	mov	w8, w11
  40e1d4:	ldr	x10, [x4]
  40e1d8:	add	x11, x10, #0x8
  40e1dc:	str	x11, [x4]
  40e1e0:	ldr	x10, [x10]
  40e1e4:	str	x10, [x9, x5, lsl #3]
  40e1e8:	cbz	x10, 40e1f8 <__fxstatat@plt+0xb188>
  40e1ec:	add	x5, x5, #0x1
  40e1f0:	cmp	x5, #0xa
  40e1f4:	b.ne	40e1ac <__fxstatat@plt+0xb13c>  // b.any
  40e1f8:	mov	x4, sp
  40e1fc:	bl	40de90 <__fxstatat@plt+0xae20>
  40e200:	ldp	x29, x30, [sp, #80]
  40e204:	add	sp, sp, #0x60
  40e208:	ret
  40e20c:	sub	sp, sp, #0xf0
  40e210:	stp	x29, x30, [sp, #224]
  40e214:	add	x29, sp, #0xe0
  40e218:	mov	x8, #0xffffffffffffffe0    	// #-32
  40e21c:	mov	x9, sp
  40e220:	sub	x10, x29, #0x60
  40e224:	movk	x8, #0xff80, lsl #32
  40e228:	add	x11, x29, #0x10
  40e22c:	add	x9, x9, #0x80
  40e230:	add	x10, x10, #0x20
  40e234:	stp	x9, x8, [x29, #-16]
  40e238:	stp	x11, x10, [x29, #-32]
  40e23c:	stp	x4, x5, [x29, #-96]
  40e240:	stp	x6, x7, [x29, #-80]
  40e244:	stp	q0, q1, [sp]
  40e248:	ldp	q0, q1, [x29, #-32]
  40e24c:	sub	x4, x29, #0x40
  40e250:	stp	q2, q3, [sp, #32]
  40e254:	stp	q4, q5, [sp, #64]
  40e258:	stp	q6, q7, [sp, #96]
  40e25c:	stp	q0, q1, [x29, #-64]
  40e260:	bl	40e194 <__fxstatat@plt+0xb124>
  40e264:	ldp	x29, x30, [sp, #224]
  40e268:	add	sp, sp, #0xf0
  40e26c:	ret
  40e270:	stp	x29, x30, [sp, #-16]!
  40e274:	adrp	x1, 412000 <__fxstatat@plt+0xef90>
  40e278:	add	x1, x1, #0xe70
  40e27c:	mov	w2, #0x5                   	// #5
  40e280:	mov	x0, xzr
  40e284:	mov	x29, sp
  40e288:	bl	402f30 <dcgettext@plt>
  40e28c:	adrp	x2, 412000 <__fxstatat@plt+0xef90>
  40e290:	mov	x1, x0
  40e294:	add	x2, x2, #0xe85
  40e298:	mov	w0, #0x1                   	// #1
  40e29c:	bl	402b50 <__printf_chk@plt>
  40e2a0:	adrp	x1, 412000 <__fxstatat@plt+0xef90>
  40e2a4:	add	x1, x1, #0xe9b
  40e2a8:	mov	w2, #0x5                   	// #5
  40e2ac:	mov	x0, xzr
  40e2b0:	bl	402f30 <dcgettext@plt>
  40e2b4:	adrp	x2, 411000 <__fxstatat@plt+0xdf90>
  40e2b8:	adrp	x3, 411000 <__fxstatat@plt+0xdf90>
  40e2bc:	mov	x1, x0
  40e2c0:	add	x2, x2, #0x789
  40e2c4:	add	x3, x3, #0xb4b
  40e2c8:	mov	w0, #0x1                   	// #1
  40e2cc:	bl	402b50 <__printf_chk@plt>
  40e2d0:	adrp	x1, 412000 <__fxstatat@plt+0xef90>
  40e2d4:	add	x1, x1, #0xeaf
  40e2d8:	mov	w2, #0x5                   	// #5
  40e2dc:	mov	x0, xzr
  40e2e0:	bl	402f30 <dcgettext@plt>
  40e2e4:	adrp	x8, 424000 <__fxstatat@plt+0x20f90>
  40e2e8:	ldr	x1, [x8, #1192]
  40e2ec:	ldp	x29, x30, [sp], #16
  40e2f0:	b	402f40 <fputs_unlocked@plt>
  40e2f4:	stp	x29, x30, [sp, #-32]!
  40e2f8:	str	x19, [sp, #16]
  40e2fc:	adrp	x19, 424000 <__fxstatat@plt+0x20f90>
  40e300:	ldrb	w8, [x19, #2752]
  40e304:	mov	x29, sp
  40e308:	cmp	w8, #0x1
  40e30c:	b.ne	40e31c <__fxstatat@plt+0xb2ac>  // b.any
  40e310:	adrp	x8, 424000 <__fxstatat@plt+0x20f90>
  40e314:	ldrb	w8, [x8, #2756]
  40e318:	b	40e338 <__fxstatat@plt+0xb2c8>
  40e31c:	bl	402920 <geteuid@plt>
  40e320:	cmp	w0, #0x0
  40e324:	adrp	x9, 424000 <__fxstatat@plt+0x20f90>
  40e328:	mov	w10, #0x1                   	// #1
  40e32c:	cset	w8, eq  // eq = none
  40e330:	strb	w8, [x9, #2756]
  40e334:	strb	w10, [x19, #2752]
  40e338:	ldr	x19, [sp, #16]
  40e33c:	cmp	w8, #0x0
  40e340:	cset	w0, ne  // ne = any
  40e344:	ldp	x29, x30, [sp], #32
  40e348:	ret
  40e34c:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  40e350:	udiv	x8, x8, x1
  40e354:	cmp	x8, x0
  40e358:	b.cc	40e364 <__fxstatat@plt+0xb2f4>  // b.lo, b.ul, b.last
  40e35c:	mul	x0, x1, x0
  40e360:	b	40e370 <__fxstatat@plt+0xb300>
  40e364:	stp	x29, x30, [sp, #-16]!
  40e368:	mov	x29, sp
  40e36c:	bl	40e5ac <__fxstatat@plt+0xb53c>
  40e370:	stp	x29, x30, [sp, #-32]!
  40e374:	str	x19, [sp, #16]
  40e378:	mov	x29, sp
  40e37c:	mov	x19, x0
  40e380:	bl	402ab0 <malloc@plt>
  40e384:	cbz	x19, 40e38c <__fxstatat@plt+0xb31c>
  40e388:	cbz	x0, 40e398 <__fxstatat@plt+0xb328>
  40e38c:	ldr	x19, [sp, #16]
  40e390:	ldp	x29, x30, [sp], #32
  40e394:	ret
  40e398:	bl	40e5ac <__fxstatat@plt+0xb53c>
  40e39c:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  40e3a0:	udiv	x8, x8, x2
  40e3a4:	cmp	x8, x1
  40e3a8:	b.cc	40e3b4 <__fxstatat@plt+0xb344>  // b.lo, b.ul, b.last
  40e3ac:	mul	x1, x2, x1
  40e3b0:	b	40e3c0 <__fxstatat@plt+0xb350>
  40e3b4:	stp	x29, x30, [sp, #-16]!
  40e3b8:	mov	x29, sp
  40e3bc:	bl	40e5ac <__fxstatat@plt+0xb53c>
  40e3c0:	stp	x29, x30, [sp, #-32]!
  40e3c4:	str	x19, [sp, #16]
  40e3c8:	mov	x19, x1
  40e3cc:	mov	x29, sp
  40e3d0:	cbz	x0, 40e3e4 <__fxstatat@plt+0xb374>
  40e3d4:	cbnz	x19, 40e3e4 <__fxstatat@plt+0xb374>
  40e3d8:	bl	402dc0 <free@plt>
  40e3dc:	mov	x0, xzr
  40e3e0:	b	40e3f4 <__fxstatat@plt+0xb384>
  40e3e4:	mov	x1, x19
  40e3e8:	bl	402bf0 <realloc@plt>
  40e3ec:	cbz	x19, 40e3f4 <__fxstatat@plt+0xb384>
  40e3f0:	cbz	x0, 40e400 <__fxstatat@plt+0xb390>
  40e3f4:	ldr	x19, [sp, #16]
  40e3f8:	ldp	x29, x30, [sp], #32
  40e3fc:	ret
  40e400:	bl	40e5ac <__fxstatat@plt+0xb53c>
  40e404:	stp	x29, x30, [sp, #-16]!
  40e408:	ldr	x9, [x1]
  40e40c:	mov	x29, sp
  40e410:	cbz	x0, 40e434 <__fxstatat@plt+0xb3c4>
  40e414:	mov	x8, #0x5555555555555555    	// #6148914691236517205
  40e418:	movk	x8, #0x5554
  40e41c:	udiv	x8, x8, x2
  40e420:	cmp	x8, x9
  40e424:	b.ls	40e46c <__fxstatat@plt+0xb3fc>  // b.plast
  40e428:	add	x8, x9, x9, lsr #1
  40e42c:	add	x9, x8, #0x1
  40e430:	b	40e458 <__fxstatat@plt+0xb3e8>
  40e434:	cbnz	x9, 40e448 <__fxstatat@plt+0xb3d8>
  40e438:	mov	w8, #0x80                  	// #128
  40e43c:	udiv	x8, x8, x2
  40e440:	cmp	x2, #0x80
  40e444:	cinc	x9, x8, hi  // hi = pmore
  40e448:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  40e44c:	udiv	x8, x8, x2
  40e450:	cmp	x8, x9
  40e454:	b.cc	40e46c <__fxstatat@plt+0xb3fc>  // b.lo, b.ul, b.last
  40e458:	mul	x8, x9, x2
  40e45c:	str	x9, [x1]
  40e460:	mov	x1, x8
  40e464:	ldp	x29, x30, [sp], #16
  40e468:	b	40e3c0 <__fxstatat@plt+0xb350>
  40e46c:	bl	40e5ac <__fxstatat@plt+0xb53c>
  40e470:	b	40e370 <__fxstatat@plt+0xb300>
  40e474:	stp	x29, x30, [sp, #-16]!
  40e478:	ldr	x8, [x1]
  40e47c:	mov	x29, sp
  40e480:	cbz	x0, 40e4a0 <__fxstatat@plt+0xb430>
  40e484:	mov	x9, #0x5555555555555555    	// #6148914691236517205
  40e488:	movk	x9, #0x5554
  40e48c:	cmp	x8, x9
  40e490:	b.cs	40e4a8 <__fxstatat@plt+0xb438>  // b.hs, b.nlast
  40e494:	add	x8, x8, x8, lsr #1
  40e498:	add	x8, x8, #0x1
  40e49c:	b	40e4b0 <__fxstatat@plt+0xb440>
  40e4a0:	cbz	x8, 40e4ac <__fxstatat@plt+0xb43c>
  40e4a4:	tbz	x8, #63, 40e4b0 <__fxstatat@plt+0xb440>
  40e4a8:	bl	40e5ac <__fxstatat@plt+0xb53c>
  40e4ac:	mov	w8, #0x80                  	// #128
  40e4b0:	str	x8, [x1]
  40e4b4:	mov	x1, x8
  40e4b8:	ldp	x29, x30, [sp], #16
  40e4bc:	b	40e3c0 <__fxstatat@plt+0xb350>
  40e4c0:	stp	x29, x30, [sp, #-32]!
  40e4c4:	stp	x20, x19, [sp, #16]
  40e4c8:	mov	x29, sp
  40e4cc:	mov	x19, x0
  40e4d0:	bl	40e370 <__fxstatat@plt+0xb300>
  40e4d4:	mov	w1, wzr
  40e4d8:	mov	x2, x19
  40e4dc:	mov	x20, x0
  40e4e0:	bl	402b70 <memset@plt>
  40e4e4:	mov	x0, x20
  40e4e8:	ldp	x20, x19, [sp, #16]
  40e4ec:	ldp	x29, x30, [sp], #32
  40e4f0:	ret
  40e4f4:	stp	x29, x30, [sp, #-16]!
  40e4f8:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  40e4fc:	udiv	x8, x8, x1
  40e500:	cmp	x8, x0
  40e504:	mov	x29, sp
  40e508:	b.cc	40e51c <__fxstatat@plt+0xb4ac>  // b.lo, b.ul, b.last
  40e50c:	bl	40e820 <__fxstatat@plt+0xb7b0>
  40e510:	cbz	x0, 40e51c <__fxstatat@plt+0xb4ac>
  40e514:	ldp	x29, x30, [sp], #16
  40e518:	ret
  40e51c:	bl	40e5ac <__fxstatat@plt+0xb53c>
  40e520:	stp	x29, x30, [sp, #-48]!
  40e524:	stp	x20, x19, [sp, #32]
  40e528:	mov	x20, x0
  40e52c:	mov	x0, x1
  40e530:	str	x21, [sp, #16]
  40e534:	mov	x29, sp
  40e538:	mov	x19, x1
  40e53c:	bl	40e370 <__fxstatat@plt+0xb300>
  40e540:	mov	x1, x20
  40e544:	mov	x2, x19
  40e548:	mov	x21, x0
  40e54c:	bl	402890 <memcpy@plt>
  40e550:	mov	x0, x21
  40e554:	ldp	x20, x19, [sp, #32]
  40e558:	ldr	x21, [sp, #16]
  40e55c:	ldp	x29, x30, [sp], #48
  40e560:	ret
  40e564:	stp	x29, x30, [sp, #-48]!
  40e568:	str	x21, [sp, #16]
  40e56c:	stp	x20, x19, [sp, #32]
  40e570:	mov	x29, sp
  40e574:	mov	x19, x0
  40e578:	bl	4028b0 <strlen@plt>
  40e57c:	add	x20, x0, #0x1
  40e580:	mov	x0, x20
  40e584:	bl	40e370 <__fxstatat@plt+0xb300>
  40e588:	mov	x1, x19
  40e58c:	mov	x2, x20
  40e590:	mov	x21, x0
  40e594:	bl	402890 <memcpy@plt>
  40e598:	mov	x0, x21
  40e59c:	ldp	x20, x19, [sp, #32]
  40e5a0:	ldr	x21, [sp, #16]
  40e5a4:	ldp	x29, x30, [sp], #48
  40e5a8:	ret
  40e5ac:	stp	x29, x30, [sp, #-32]!
  40e5b0:	str	x19, [sp, #16]
  40e5b4:	adrp	x8, 424000 <__fxstatat@plt+0x20f90>
  40e5b8:	ldr	w19, [x8, #1064]
  40e5bc:	adrp	x1, 412000 <__fxstatat@plt+0xef90>
  40e5c0:	add	x1, x1, #0xf1f
  40e5c4:	mov	w2, #0x5                   	// #5
  40e5c8:	mov	x0, xzr
  40e5cc:	mov	x29, sp
  40e5d0:	bl	402f30 <dcgettext@plt>
  40e5d4:	adrp	x2, 412000 <__fxstatat@plt+0xef90>
  40e5d8:	mov	x3, x0
  40e5dc:	add	x2, x2, #0x23a
  40e5e0:	mov	w0, w19
  40e5e4:	mov	w1, wzr
  40e5e8:	bl	4028f0 <error@plt>
  40e5ec:	bl	402ca0 <abort@plt>
  40e5f0:	sub	sp, sp, #0x80
  40e5f4:	str	x23, [sp, #80]
  40e5f8:	mov	x2, x0
  40e5fc:	mov	x23, xzr
  40e600:	mov	x8, x0
  40e604:	stp	x29, x30, [sp, #64]
  40e608:	stp	x22, x21, [sp, #96]
  40e60c:	stp	x20, x19, [sp, #112]
  40e610:	add	x29, sp, #0x40
  40e614:	ldrb	w9, [x8]
  40e618:	cmp	w9, #0x25
  40e61c:	b.ne	40e638 <__fxstatat@plt+0xb5c8>  // b.any
  40e620:	ldrb	w9, [x8, #1]
  40e624:	cmp	w9, #0x73
  40e628:	b.ne	40e6c4 <__fxstatat@plt+0xb654>  // b.any
  40e62c:	sub	x23, x23, #0x1
  40e630:	add	x8, x8, #0x2
  40e634:	b	40e614 <__fxstatat@plt+0xb5a4>
  40e638:	cbnz	w9, 40e6c4 <__fxstatat@plt+0xb654>
  40e63c:	ldp	q1, q0, [x1]
  40e640:	stp	q1, q0, [sp]
  40e644:	stp	q1, q0, [sp, #32]
  40e648:	cbz	x23, 40e700 <__fxstatat@plt+0xb690>
  40e64c:	ldr	x20, [sp, #40]
  40e650:	ldr	w8, [sp, #56]
  40e654:	mov	x19, xzr
  40e658:	mov	x21, x23
  40e65c:	tbnz	w8, #31, 40e668 <__fxstatat@plt+0xb5f8>
  40e660:	mov	w22, w8
  40e664:	b	40e680 <__fxstatat@plt+0xb610>
  40e668:	add	w22, w8, #0x8
  40e66c:	cmn	w8, #0x8
  40e670:	str	w22, [sp, #56]
  40e674:	b.gt	40e680 <__fxstatat@plt+0xb610>
  40e678:	add	x8, x20, w8, sxtw
  40e67c:	b	40e68c <__fxstatat@plt+0xb61c>
  40e680:	ldr	x8, [sp, #32]
  40e684:	add	x9, x8, #0x8
  40e688:	str	x9, [sp, #32]
  40e68c:	ldr	x0, [x8]
  40e690:	bl	4028b0 <strlen@plt>
  40e694:	adds	x8, x19, x0
  40e698:	csinv	x19, x8, xzr, cc  // cc = lo, ul, last
  40e69c:	adds	x21, x21, #0x1
  40e6a0:	mov	w8, w22
  40e6a4:	b.cc	40e65c <__fxstatat@plt+0xb5ec>  // b.lo, b.ul, b.last
  40e6a8:	lsr	x8, x19, #31
  40e6ac:	cbz	x8, 40e714 <__fxstatat@plt+0xb6a4>
  40e6b0:	bl	402fd0 <__errno_location@plt>
  40e6b4:	mov	w8, #0x4b                  	// #75
  40e6b8:	mov	x19, xzr
  40e6bc:	str	w8, [x0]
  40e6c0:	b	40e784 <__fxstatat@plt+0xb714>
  40e6c4:	ldp	q1, q0, [x1]
  40e6c8:	mov	x0, sp
  40e6cc:	add	x3, sp, #0x20
  40e6d0:	mov	w1, #0x1                   	// #1
  40e6d4:	stp	q1, q0, [sp, #32]
  40e6d8:	bl	402af0 <__vasprintf_chk@plt>
  40e6dc:	tbnz	w0, #31, 40e6e8 <__fxstatat@plt+0xb678>
  40e6e0:	ldr	x19, [sp]
  40e6e4:	b	40e784 <__fxstatat@plt+0xb714>
  40e6e8:	bl	402fd0 <__errno_location@plt>
  40e6ec:	ldr	w8, [x0]
  40e6f0:	cmp	w8, #0xc
  40e6f4:	b.eq	40e7a0 <__fxstatat@plt+0xb730>  // b.none
  40e6f8:	mov	x19, xzr
  40e6fc:	b	40e784 <__fxstatat@plt+0xb714>
  40e700:	mov	w0, #0x1                   	// #1
  40e704:	bl	40e370 <__fxstatat@plt+0xb300>
  40e708:	mov	x19, x0
  40e70c:	mov	x20, x0
  40e710:	b	40e780 <__fxstatat@plt+0xb710>
  40e714:	add	x0, x19, #0x1
  40e718:	bl	40e370 <__fxstatat@plt+0xb300>
  40e71c:	mov	x19, x0
  40e720:	mov	x20, x0
  40e724:	ldrsw	x8, [sp, #24]
  40e728:	tbz	w8, #31, 40e748 <__fxstatat@plt+0xb6d8>
  40e72c:	add	w9, w8, #0x8
  40e730:	cmn	w8, #0x8
  40e734:	str	w9, [sp, #24]
  40e738:	b.gt	40e748 <__fxstatat@plt+0xb6d8>
  40e73c:	ldr	x9, [sp, #8]
  40e740:	add	x8, x9, x8
  40e744:	b	40e754 <__fxstatat@plt+0xb6e4>
  40e748:	ldr	x8, [sp]
  40e74c:	add	x9, x8, #0x8
  40e750:	str	x9, [sp]
  40e754:	ldr	x21, [x8]
  40e758:	mov	x0, x21
  40e75c:	bl	4028b0 <strlen@plt>
  40e760:	mov	x22, x0
  40e764:	mov	x0, x20
  40e768:	mov	x1, x21
  40e76c:	mov	x2, x22
  40e770:	bl	402890 <memcpy@plt>
  40e774:	adds	x23, x23, #0x1
  40e778:	add	x20, x20, x22
  40e77c:	b.cc	40e724 <__fxstatat@plt+0xb6b4>  // b.lo, b.ul, b.last
  40e780:	strb	wzr, [x20]
  40e784:	mov	x0, x19
  40e788:	ldp	x20, x19, [sp, #112]
  40e78c:	ldp	x22, x21, [sp, #96]
  40e790:	ldr	x23, [sp, #80]
  40e794:	ldp	x29, x30, [sp, #64]
  40e798:	add	sp, sp, #0x80
  40e79c:	ret
  40e7a0:	bl	40e5ac <__fxstatat@plt+0xb53c>
  40e7a4:	sub	sp, sp, #0x30
  40e7a8:	adrp	x8, 424000 <__fxstatat@plt+0x20f90>
  40e7ac:	ldr	x2, [x8, #1200]
  40e7b0:	stp	x29, x30, [sp, #16]
  40e7b4:	add	x29, sp, #0x10
  40e7b8:	add	x0, x29, #0x18
  40e7bc:	add	x1, sp, #0x8
  40e7c0:	str	x19, [sp, #32]
  40e7c4:	str	xzr, [x29, #24]
  40e7c8:	str	xzr, [sp, #8]
  40e7cc:	bl	402db0 <getline@plt>
  40e7d0:	subs	x8, x0, #0x1
  40e7d4:	b.lt	40e800 <__fxstatat@plt+0xb790>  // b.tstop
  40e7d8:	ldr	x0, [x29, #24]
  40e7dc:	ldrb	w9, [x0, x8]
  40e7e0:	cmp	w9, #0xa
  40e7e4:	b.ne	40e7f0 <__fxstatat@plt+0xb780>  // b.any
  40e7e8:	strb	wzr, [x0, x8]
  40e7ec:	ldr	x0, [x29, #24]
  40e7f0:	bl	402900 <rpmatch@plt>
  40e7f4:	cmp	w0, #0x0
  40e7f8:	cset	w19, gt
  40e7fc:	b	40e804 <__fxstatat@plt+0xb794>
  40e800:	mov	w19, wzr
  40e804:	ldr	x0, [x29, #24]
  40e808:	bl	402dc0 <free@plt>
  40e80c:	mov	w0, w19
  40e810:	ldr	x19, [sp, #32]
  40e814:	ldp	x29, x30, [sp, #16]
  40e818:	add	sp, sp, #0x30
  40e81c:	ret
  40e820:	mov	x8, x1
  40e824:	mov	w1, #0x1                   	// #1
  40e828:	mov	w9, #0x1                   	// #1
  40e82c:	cbz	x0, 40e864 <__fxstatat@plt+0xb7f4>
  40e830:	cbz	x8, 40e864 <__fxstatat@plt+0xb7f4>
  40e834:	umulh	x10, x8, x0
  40e838:	mov	x1, x8
  40e83c:	mov	x9, x0
  40e840:	cbz	x10, 40e864 <__fxstatat@plt+0xb7f4>
  40e844:	stp	x29, x30, [sp, #-16]!
  40e848:	mov	x29, sp
  40e84c:	bl	402fd0 <__errno_location@plt>
  40e850:	mov	w8, #0xc                   	// #12
  40e854:	str	w8, [x0]
  40e858:	mov	x0, xzr
  40e85c:	ldp	x29, x30, [sp], #16
  40e860:	ret
  40e864:	mov	x0, x9
  40e868:	b	402bc0 <calloc@plt>
  40e86c:	stp	x29, x30, [sp, #-32]!
  40e870:	str	x19, [sp, #16]
  40e874:	mov	x19, x0
  40e878:	mov	x29, sp
  40e87c:	cbz	x0, 40e8a4 <__fxstatat@plt+0xb834>
  40e880:	mov	x0, x19
  40e884:	bl	402f50 <__freading@plt>
  40e888:	cbz	w0, 40e8a4 <__fxstatat@plt+0xb834>
  40e88c:	ldrb	w8, [x19, #1]
  40e890:	tbz	w8, #0, 40e8a4 <__fxstatat@plt+0xb834>
  40e894:	mov	w2, #0x1                   	// #1
  40e898:	mov	x0, x19
  40e89c:	mov	x1, xzr
  40e8a0:	bl	40e8f4 <__fxstatat@plt+0xb884>
  40e8a4:	mov	x0, x19
  40e8a8:	ldr	x19, [sp, #16]
  40e8ac:	ldp	x29, x30, [sp], #32
  40e8b0:	b	402e90 <fflush@plt>
  40e8b4:	ldp	x9, x8, [x0, #32]
  40e8b8:	cmp	x8, x9
  40e8bc:	b.ls	40e8c8 <__fxstatat@plt+0xb858>  // b.plast
  40e8c0:	mov	x0, xzr
  40e8c4:	ret
  40e8c8:	ldp	x9, x8, [x0, #8]
  40e8cc:	ldrb	w10, [x0, #1]
  40e8d0:	sub	x8, x8, x9
  40e8d4:	tbnz	w10, #0, 40e8e0 <__fxstatat@plt+0xb870>
  40e8d8:	mov	x9, xzr
  40e8dc:	b	40e8ec <__fxstatat@plt+0xb87c>
  40e8e0:	ldr	x9, [x0, #88]
  40e8e4:	ldr	x10, [x0, #72]
  40e8e8:	sub	x9, x9, x10
  40e8ec:	add	x0, x8, x9
  40e8f0:	ret
  40e8f4:	stp	x29, x30, [sp, #-48]!
  40e8f8:	str	x21, [sp, #16]
  40e8fc:	stp	x20, x19, [sp, #32]
  40e900:	ldp	x9, x8, [x0, #8]
  40e904:	mov	w20, w2
  40e908:	mov	x19, x0
  40e90c:	mov	x21, x1
  40e910:	cmp	x8, x9
  40e914:	mov	x29, sp
  40e918:	b.ne	40e930 <__fxstatat@plt+0xb8c0>  // b.any
  40e91c:	ldp	x9, x8, [x19, #32]
  40e920:	cmp	x8, x9
  40e924:	b.ne	40e930 <__fxstatat@plt+0xb8c0>  // b.any
  40e928:	ldr	x8, [x19, #72]
  40e92c:	cbz	x8, 40e94c <__fxstatat@plt+0xb8dc>
  40e930:	mov	x0, x19
  40e934:	mov	x1, x21
  40e938:	mov	w2, w20
  40e93c:	ldp	x20, x19, [sp, #32]
  40e940:	ldr	x21, [sp, #16]
  40e944:	ldp	x29, x30, [sp], #48
  40e948:	b	402da0 <fseeko@plt>
  40e94c:	mov	x0, x19
  40e950:	bl	402a40 <fileno@plt>
  40e954:	mov	x1, x21
  40e958:	mov	w2, w20
  40e95c:	bl	402a00 <lseek@plt>
  40e960:	cmn	x0, #0x1
  40e964:	b.eq	40e980 <__fxstatat@plt+0xb910>  // b.none
  40e968:	ldr	w9, [x19]
  40e96c:	mov	x8, x0
  40e970:	mov	w0, wzr
  40e974:	str	x8, [x19, #144]
  40e978:	and	w9, w9, #0xffffffef
  40e97c:	str	w9, [x19]
  40e980:	ldp	x20, x19, [sp, #32]
  40e984:	ldr	x21, [sp, #16]
  40e988:	ldp	x29, x30, [sp], #48
  40e98c:	ret
  40e990:	sub	sp, sp, #0x40
  40e994:	stp	x29, x30, [sp, #16]
  40e998:	add	x29, sp, #0x10
  40e99c:	cmp	x0, #0x0
  40e9a0:	sub	x8, x29, #0x4
  40e9a4:	stp	x20, x19, [sp, #48]
  40e9a8:	csel	x20, x8, x0, eq  // eq = none
  40e9ac:	mov	x0, x20
  40e9b0:	stp	x22, x21, [sp, #32]
  40e9b4:	mov	x22, x2
  40e9b8:	mov	x19, x1
  40e9bc:	bl	402880 <mbrtowc@plt>
  40e9c0:	mov	x21, x0
  40e9c4:	cbz	x22, 40e9e8 <__fxstatat@plt+0xb978>
  40e9c8:	cmn	x21, #0x2
  40e9cc:	b.cc	40e9e8 <__fxstatat@plt+0xb978>  // b.lo, b.ul, b.last
  40e9d0:	mov	w0, wzr
  40e9d4:	bl	40ef9c <__fxstatat@plt+0xbf2c>
  40e9d8:	tbnz	w0, #0, 40e9e8 <__fxstatat@plt+0xb978>
  40e9dc:	ldrb	w8, [x19]
  40e9e0:	mov	w21, #0x1                   	// #1
  40e9e4:	str	w8, [x20]
  40e9e8:	mov	x0, x21
  40e9ec:	ldp	x20, x19, [sp, #48]
  40e9f0:	ldp	x22, x21, [sp, #32]
  40e9f4:	ldp	x29, x30, [sp, #16]
  40e9f8:	add	sp, sp, #0x40
  40e9fc:	ret
  40ea00:	and	w8, w1, #0xf000
  40ea04:	cmp	w8, #0x1, lsl #12
  40ea08:	b.ne	40ea18 <__fxstatat@plt+0xb9a8>  // b.any
  40ea0c:	cbnz	x2, 40ea18 <__fxstatat@plt+0xb9a8>
  40ea10:	and	w1, w1, #0xffffefff
  40ea14:	b	402a10 <mkfifo@plt>
  40ea18:	b	410098 <__fxstatat@plt+0xd028>
  40ea1c:	sub	sp, sp, #0x40
  40ea20:	stp	x29, x30, [sp, #16]
  40ea24:	add	x29, sp, #0x10
  40ea28:	add	x2, x29, #0x18
  40ea2c:	mov	w1, wzr
  40ea30:	str	x21, [sp, #32]
  40ea34:	stp	x20, x19, [sp, #48]
  40ea38:	mov	x19, x0
  40ea3c:	bl	402e20 <acl_get_entry@plt>
  40ea40:	cmp	w0, #0x1
  40ea44:	b.lt	40eaa0 <__fxstatat@plt+0xba30>  // b.tstop
  40ea48:	mov	x21, #0x12                  	// #18
  40ea4c:	mov	w20, #0x1                   	// #1
  40ea50:	movk	x21, #0x1, lsl #32
  40ea54:	ldr	x0, [x29, #24]
  40ea58:	sub	x1, x29, #0x4
  40ea5c:	bl	402b60 <acl_get_tag_type@plt>
  40ea60:	tbnz	w0, #31, 40ea9c <__fxstatat@plt+0xba2c>
  40ea64:	ldur	w8, [x29, #-4]
  40ea68:	mov	w0, #0x1                   	// #1
  40ea6c:	cmp	w8, #0x20
  40ea70:	b.hi	40eaa0 <__fxstatat@plt+0xba30>  // b.pmore
  40ea74:	lsl	x8, x20, x8
  40ea78:	tst	x8, x21
  40ea7c:	b.eq	40eaa0 <__fxstatat@plt+0xba30>  // b.none
  40ea80:	add	x2, x29, #0x18
  40ea84:	mov	w1, #0x1                   	// #1
  40ea88:	mov	x0, x19
  40ea8c:	bl	402e20 <acl_get_entry@plt>
  40ea90:	cmp	w0, #0x0
  40ea94:	b.gt	40ea54 <__fxstatat@plt+0xb9e4>
  40ea98:	b	40eaa0 <__fxstatat@plt+0xba30>
  40ea9c:	mov	w0, #0xffffffff            	// #-1
  40eaa0:	ldp	x20, x19, [sp, #48]
  40eaa4:	ldr	x21, [sp, #32]
  40eaa8:	ldp	x29, x30, [sp, #16]
  40eaac:	add	sp, sp, #0x40
  40eab0:	ret
  40eab4:	stp	x29, x30, [sp, #-16]!
  40eab8:	mov	x29, sp
  40eabc:	bl	402910 <acl_entries@plt>
  40eac0:	cmp	w0, #0x0
  40eac4:	cset	w0, gt
  40eac8:	ldp	x29, x30, [sp], #16
  40eacc:	ret
  40ead0:	stp	x29, x30, [sp, #-32]!
  40ead4:	str	x19, [sp, #16]
  40ead8:	mov	x19, x0
  40eadc:	ldr	x0, [x0, #8]
  40eae0:	mov	x29, sp
  40eae4:	cbz	x0, 40eaec <__fxstatat@plt+0xba7c>
  40eae8:	bl	403060 <acl_free@plt>
  40eaec:	ldr	x0, [x19, #16]
  40eaf0:	cbz	x0, 40eb00 <__fxstatat@plt+0xba90>
  40eaf4:	ldr	x19, [sp, #16]
  40eaf8:	ldp	x29, x30, [sp], #32
  40eafc:	b	403060 <acl_free@plt>
  40eb00:	ldr	x19, [sp, #16]
  40eb04:	ldp	x29, x30, [sp], #32
  40eb08:	ret
  40eb0c:	stp	x29, x30, [sp, #-48]!
  40eb10:	str	x21, [sp, #16]
  40eb14:	stp	x20, x19, [sp, #32]
  40eb18:	mov	x19, x3
  40eb1c:	mov	w21, w2
  40eb20:	mov	x20, x0
  40eb24:	movi	v0.2d, #0x0
  40eb28:	cmn	w1, #0x1
  40eb2c:	mov	x29, sp
  40eb30:	stp	q0, q0, [x3]
  40eb34:	str	w2, [x3]
  40eb38:	b.eq	40eb48 <__fxstatat@plt+0xbad8>  // b.none
  40eb3c:	mov	w0, w1
  40eb40:	bl	402c30 <acl_get_fd@plt>
  40eb44:	b	40eb54 <__fxstatat@plt+0xbae4>
  40eb48:	mov	w1, #0x8000                	// #32768
  40eb4c:	mov	x0, x20
  40eb50:	bl	402d90 <acl_get_file@plt>
  40eb54:	str	x0, [x19, #8]
  40eb58:	cbz	x0, 40eb84 <__fxstatat@plt+0xbb14>
  40eb5c:	and	w8, w21, #0xf000
  40eb60:	cmp	w8, #0x4, lsl #12
  40eb64:	b.ne	40eb7c <__fxstatat@plt+0xbb0c>  // b.any
  40eb68:	mov	w1, #0x4000                	// #16384
  40eb6c:	mov	x0, x20
  40eb70:	bl	402d90 <acl_get_file@plt>
  40eb74:	str	x0, [x19, #16]
  40eb78:	cbz	x0, 40eb98 <__fxstatat@plt+0xbb28>
  40eb7c:	mov	w0, wzr
  40eb80:	b	40eb9c <__fxstatat@plt+0xbb2c>
  40eb84:	bl	402fd0 <__errno_location@plt>
  40eb88:	ldr	w0, [x0]
  40eb8c:	bl	40fec4 <__fxstatat@plt+0xce54>
  40eb90:	sbfx	w0, w0, #0, #1
  40eb94:	b	40eb9c <__fxstatat@plt+0xbb2c>
  40eb98:	mov	w0, #0xffffffff            	// #-1
  40eb9c:	ldp	x20, x19, [sp, #32]
  40eba0:	ldr	x21, [sp, #16]
  40eba4:	ldp	x29, x30, [sp], #48
  40eba8:	ret
  40ebac:	cmn	w1, #0x1
  40ebb0:	b.eq	40ebc0 <__fxstatat@plt+0xbb50>  // b.none
  40ebb4:	mov	w0, w1
  40ebb8:	mov	w1, w2
  40ebbc:	b	402ba0 <fchmod@plt>
  40ebc0:	mov	w1, w2
  40ebc4:	b	402ad0 <chmod@plt>
  40ebc8:	sub	sp, sp, #0x50
  40ebcc:	stp	x29, x30, [sp, #16]
  40ebd0:	add	x29, sp, #0x10
  40ebd4:	stp	x24, x23, [sp, #32]
  40ebd8:	stp	x22, x21, [sp, #48]
  40ebdc:	stp	x20, x19, [sp, #64]
  40ebe0:	sturb	wzr, [x29, #-4]
  40ebe4:	ldr	w8, [x0]
  40ebe8:	mov	w19, w2
  40ebec:	mov	x21, x0
  40ebf0:	mov	x20, x1
  40ebf4:	ands	w22, w8, #0xe00
  40ebf8:	b.eq	40ec28 <__fxstatat@plt+0xbbb8>  // b.none
  40ebfc:	cmn	w19, #0x1
  40ec00:	b.eq	40ec18 <__fxstatat@plt+0xbba8>  // b.none
  40ec04:	mov	w0, w19
  40ec08:	mov	w1, w8
  40ec0c:	bl	402ba0 <fchmod@plt>
  40ec10:	cbnz	w0, 40ecf4 <__fxstatat@plt+0xbc84>
  40ec14:	b	40ec28 <__fxstatat@plt+0xbbb8>
  40ec18:	mov	x0, x20
  40ec1c:	mov	w1, w8
  40ec20:	bl	402ad0 <chmod@plt>
  40ec24:	cbnz	w0, 40ecf4 <__fxstatat@plt+0xbc84>
  40ec28:	sub	x4, x29, #0x4
  40ec2c:	mov	x0, x21
  40ec30:	mov	x1, x20
  40ec34:	mov	w2, w19
  40ec38:	mov	w3, wzr
  40ec3c:	bl	40ed10 <__fxstatat@plt+0xbca0>
  40ec40:	ldurb	w8, [x29, #-4]
  40ec44:	cbnz	w8, 40ecf8 <__fxstatat@plt+0xbc88>
  40ec48:	cbz	w0, 40ec88 <__fxstatat@plt+0xbc18>
  40ec4c:	bl	402fd0 <__errno_location@plt>
  40ec50:	ldr	w24, [x0]
  40ec54:	sub	x4, x29, #0x4
  40ec58:	mov	w3, #0x1                   	// #1
  40ec5c:	mov	x0, x21
  40ec60:	mov	x1, x20
  40ec64:	mov	w2, w19
  40ec68:	bl	40ed10 <__fxstatat@plt+0xbca0>
  40ec6c:	ldurb	w23, [x29, #-4]
  40ec70:	cbz	w24, 40ec80 <__fxstatat@plt+0xbc10>
  40ec74:	bl	402fd0 <__errno_location@plt>
  40ec78:	str	w24, [x0]
  40ec7c:	mov	w0, #0xffffffff            	// #-1
  40ec80:	cbz	w22, 40eca8 <__fxstatat@plt+0xbc38>
  40ec84:	b	40ecf8 <__fxstatat@plt+0xbc88>
  40ec88:	sub	x4, x29, #0x4
  40ec8c:	mov	w3, #0x1                   	// #1
  40ec90:	mov	x0, x21
  40ec94:	mov	x1, x20
  40ec98:	mov	w2, w19
  40ec9c:	bl	40ed10 <__fxstatat@plt+0xbca0>
  40eca0:	ldurb	w23, [x29, #-4]
  40eca4:	cbnz	w22, 40ecf8 <__fxstatat@plt+0xbc88>
  40eca8:	cmp	w23, #0x1
  40ecac:	b.eq	40ecf8 <__fxstatat@plt+0xbc88>  // b.none
  40ecb0:	cbz	w0, 40ecc0 <__fxstatat@plt+0xbc50>
  40ecb4:	bl	402fd0 <__errno_location@plt>
  40ecb8:	ldr	w22, [x0]
  40ecbc:	b	40ecc4 <__fxstatat@plt+0xbc54>
  40ecc0:	mov	w22, wzr
  40ecc4:	ldr	w1, [x21]
  40ecc8:	cmn	w19, #0x1
  40eccc:	b.eq	40ece0 <__fxstatat@plt+0xbc70>  // b.none
  40ecd0:	mov	w0, w19
  40ecd4:	bl	402ba0 <fchmod@plt>
  40ecd8:	cbnz	w22, 40ecec <__fxstatat@plt+0xbc7c>
  40ecdc:	b	40ecf8 <__fxstatat@plt+0xbc88>
  40ece0:	mov	x0, x20
  40ece4:	bl	402ad0 <chmod@plt>
  40ece8:	cbz	w22, 40ecf8 <__fxstatat@plt+0xbc88>
  40ecec:	bl	402fd0 <__errno_location@plt>
  40ecf0:	str	w22, [x0]
  40ecf4:	mov	w0, #0xffffffff            	// #-1
  40ecf8:	ldp	x20, x19, [sp, #64]
  40ecfc:	ldp	x22, x21, [sp, #48]
  40ed00:	ldp	x24, x23, [sp, #32]
  40ed04:	ldp	x29, x30, [sp, #16]
  40ed08:	add	sp, sp, #0x50
  40ed0c:	ret
  40ed10:	stp	x29, x30, [sp, #-64]!
  40ed14:	stp	x22, x21, [sp, #32]
  40ed18:	stp	x20, x19, [sp, #48]
  40ed1c:	ldrb	w8, [x0, #24]
  40ed20:	str	x23, [sp, #16]
  40ed24:	mov	x29, sp
  40ed28:	cbz	w8, 40ed48 <__fxstatat@plt+0xbcd8>
  40ed2c:	mov	w23, wzr
  40ed30:	mov	w0, w23
  40ed34:	ldp	x20, x19, [sp, #48]
  40ed38:	ldp	x22, x21, [sp, #32]
  40ed3c:	ldr	x23, [sp, #16]
  40ed40:	ldp	x29, x30, [sp], #64
  40ed44:	ret
  40ed48:	mov	w23, w2
  40ed4c:	ldr	x2, [x0, #8]
  40ed50:	mov	x22, x4
  40ed54:	mov	w21, w3
  40ed58:	mov	x19, x0
  40ed5c:	mov	x20, x1
  40ed60:	cbz	w3, 40ed8c <__fxstatat@plt+0xbd1c>
  40ed64:	cbz	x2, 40ed70 <__fxstatat@plt+0xbd00>
  40ed68:	mov	x0, x2
  40ed6c:	bl	403060 <acl_free@plt>
  40ed70:	ldr	w0, [x19]
  40ed74:	bl	402c20 <acl_from_mode@plt>
  40ed78:	mov	x2, x0
  40ed7c:	str	x0, [x19, #8]
  40ed80:	cbnz	x0, 40ed90 <__fxstatat@plt+0xbd20>
  40ed84:	mov	w23, #0xffffffff            	// #-1
  40ed88:	b	40ed30 <__fxstatat@plt+0xbcc0>
  40ed8c:	cbz	x2, 40ed2c <__fxstatat@plt+0xbcbc>
  40ed90:	cmn	w23, #0x1
  40ed94:	b.eq	40eda8 <__fxstatat@plt+0xbd38>  // b.none
  40ed98:	mov	w0, w23
  40ed9c:	mov	x1, x2
  40eda0:	bl	4028d0 <acl_set_fd@plt>
  40eda4:	b	40edb4 <__fxstatat@plt+0xbd44>
  40eda8:	mov	w1, #0x8000                	// #32768
  40edac:	mov	x0, x20
  40edb0:	bl	402c00 <acl_set_file@plt>
  40edb4:	mov	w23, w0
  40edb8:	cbz	w0, 40ede8 <__fxstatat@plt+0xbd78>
  40edbc:	bl	402fd0 <__errno_location@plt>
  40edc0:	ldr	w0, [x0]
  40edc4:	bl	40fec4 <__fxstatat@plt+0xce54>
  40edc8:	tbnz	w0, #0, 40ed30 <__fxstatat@plt+0xbcc0>
  40edcc:	mov	w8, #0x1                   	// #1
  40edd0:	strb	w8, [x19, #24]
  40edd4:	cbnz	w21, 40ed2c <__fxstatat@plt+0xbcbc>
  40edd8:	ldr	x0, [x19, #8]
  40eddc:	bl	40ea1c <__fxstatat@plt+0xb9ac>
  40ede0:	cbnz	w0, 40ed30 <__fxstatat@plt+0xbcc0>
  40ede4:	b	40ed2c <__fxstatat@plt+0xbcbc>
  40ede8:	mov	w8, #0x1                   	// #1
  40edec:	strb	w8, [x22]
  40edf0:	ldr	w8, [x19]
  40edf4:	and	w8, w8, #0xf000
  40edf8:	cmp	w8, #0x4, lsl #12
  40edfc:	b.ne	40ed2c <__fxstatat@plt+0xbcbc>  // b.any
  40ee00:	cbz	w21, 40ee1c <__fxstatat@plt+0xbdac>
  40ee04:	mov	x0, x20
  40ee08:	ldp	x20, x19, [sp, #48]
  40ee0c:	ldp	x22, x21, [sp, #32]
  40ee10:	ldr	x23, [sp, #16]
  40ee14:	ldp	x29, x30, [sp], #64
  40ee18:	b	402a60 <acl_delete_def_file@plt>
  40ee1c:	ldr	x0, [x19, #16]
  40ee20:	cbz	x0, 40ee04 <__fxstatat@plt+0xbd94>
  40ee24:	bl	40eab4 <__fxstatat@plt+0xba44>
  40ee28:	cbz	w0, 40ee04 <__fxstatat@plt+0xbd94>
  40ee2c:	ldr	x2, [x19, #16]
  40ee30:	mov	x0, x20
  40ee34:	ldp	x20, x19, [sp, #48]
  40ee38:	ldp	x22, x21, [sp, #32]
  40ee3c:	ldr	x23, [sp, #16]
  40ee40:	mov	w1, #0x4000                	// #16384
  40ee44:	ldp	x29, x30, [sp], #64
  40ee48:	b	402c00 <acl_set_file@plt>
  40ee4c:	stp	x29, x30, [sp, #-48]!
  40ee50:	str	x21, [sp, #16]
  40ee54:	stp	x20, x19, [sp, #32]
  40ee58:	mov	x29, sp
  40ee5c:	mov	x20, x0
  40ee60:	bl	402a20 <__fpending@plt>
  40ee64:	mov	x19, x0
  40ee68:	mov	x0, x20
  40ee6c:	bl	402960 <ferror_unlocked@plt>
  40ee70:	mov	w21, w0
  40ee74:	mov	x0, x20
  40ee78:	bl	40fb84 <__fxstatat@plt+0xcb14>
  40ee7c:	mov	w8, w0
  40ee80:	cbz	w21, 40ee98 <__fxstatat@plt+0xbe28>
  40ee84:	cbnz	w8, 40ee90 <__fxstatat@plt+0xbe20>
  40ee88:	bl	402fd0 <__errno_location@plt>
  40ee8c:	str	wzr, [x0]
  40ee90:	mov	w0, #0xffffffff            	// #-1
  40ee94:	b	40eeb8 <__fxstatat@plt+0xbe48>
  40ee98:	cmp	w8, #0x0
  40ee9c:	csetm	w0, ne  // ne = any
  40eea0:	cbnz	x19, 40eeb8 <__fxstatat@plt+0xbe48>
  40eea4:	cbz	w8, 40eeb8 <__fxstatat@plt+0xbe48>
  40eea8:	bl	402fd0 <__errno_location@plt>
  40eeac:	ldr	w8, [x0]
  40eeb0:	cmp	w8, #0x9
  40eeb4:	csetm	w0, ne  // ne = any
  40eeb8:	ldp	x20, x19, [sp, #32]
  40eebc:	ldr	x21, [sp, #16]
  40eec0:	ldp	x29, x30, [sp], #48
  40eec4:	ret
  40eec8:	stp	x29, x30, [sp, #-64]!
  40eecc:	str	x23, [sp, #16]
  40eed0:	stp	x22, x21, [sp, #32]
  40eed4:	stp	x20, x19, [sp, #48]
  40eed8:	mov	x29, sp
  40eedc:	bl	402980 <opendir@plt>
  40eee0:	mov	x19, x0
  40eee4:	cbz	x0, 40ef50 <__fxstatat@plt+0xbee0>
  40eee8:	mov	x0, x19
  40eeec:	bl	402ec0 <dirfd@plt>
  40eef0:	cmp	w0, #0x2
  40eef4:	b.hi	40ef50 <__fxstatat@plt+0xbee0>  // b.pmore
  40eef8:	mov	w1, #0x406                 	// #1030
  40eefc:	mov	w2, #0x3                   	// #3
  40ef00:	bl	40fc18 <__fxstatat@plt+0xcba8>
  40ef04:	tbnz	w0, #31, 40ef30 <__fxstatat@plt+0xbec0>
  40ef08:	mov	w22, w0
  40ef0c:	bl	402c80 <fdopendir@plt>
  40ef10:	mov	x21, x0
  40ef14:	bl	402fd0 <__errno_location@plt>
  40ef18:	ldr	w23, [x0]
  40ef1c:	mov	x20, x0
  40ef20:	cbnz	x21, 40ef40 <__fxstatat@plt+0xbed0>
  40ef24:	mov	w0, w22
  40ef28:	bl	402c50 <close@plt>
  40ef2c:	b	40ef40 <__fxstatat@plt+0xbed0>
  40ef30:	bl	402fd0 <__errno_location@plt>
  40ef34:	ldr	w23, [x0]
  40ef38:	mov	x20, x0
  40ef3c:	mov	x21, xzr
  40ef40:	mov	x0, x19
  40ef44:	bl	402c40 <closedir@plt>
  40ef48:	mov	x19, x21
  40ef4c:	str	w23, [x20]
  40ef50:	mov	x0, x19
  40ef54:	ldp	x20, x19, [sp, #48]
  40ef58:	ldp	x22, x21, [sp, #32]
  40ef5c:	ldr	x23, [sp, #16]
  40ef60:	ldp	x29, x30, [sp], #64
  40ef64:	ret
  40ef68:	mov	x1, x0
  40ef6c:	mov	w0, wzr
  40ef70:	b	4029b0 <clock_gettime@plt>
  40ef74:	sub	sp, sp, #0x20
  40ef78:	mov	x1, sp
  40ef7c:	mov	w0, wzr
  40ef80:	stp	x29, x30, [sp, #16]
  40ef84:	add	x29, sp, #0x10
  40ef88:	bl	4029b0 <clock_gettime@plt>
  40ef8c:	ldp	x0, x1, [sp]
  40ef90:	ldp	x29, x30, [sp, #16]
  40ef94:	add	sp, sp, #0x20
  40ef98:	ret
  40ef9c:	stp	x29, x30, [sp, #-32]!
  40efa0:	mov	x1, xzr
  40efa4:	str	x19, [sp, #16]
  40efa8:	mov	x29, sp
  40efac:	bl	403050 <setlocale@plt>
  40efb0:	cbz	x0, 40efdc <__fxstatat@plt+0xbf6c>
  40efb4:	adrp	x1, 412000 <__fxstatat@plt+0xef90>
  40efb8:	add	x1, x1, #0xf30
  40efbc:	mov	x19, x0
  40efc0:	bl	402d40 <strcmp@plt>
  40efc4:	cbz	w0, 40efe4 <__fxstatat@plt+0xbf74>
  40efc8:	adrp	x1, 412000 <__fxstatat@plt+0xef90>
  40efcc:	add	x1, x1, #0xf32
  40efd0:	mov	x0, x19
  40efd4:	bl	402d40 <strcmp@plt>
  40efd8:	cbz	w0, 40efe4 <__fxstatat@plt+0xbf74>
  40efdc:	mov	w0, #0x1                   	// #1
  40efe0:	b	40efe8 <__fxstatat@plt+0xbf78>
  40efe4:	mov	w0, wzr
  40efe8:	ldr	x19, [sp, #16]
  40efec:	ldp	x29, x30, [sp], #32
  40eff0:	ret
  40eff4:	ldrb	w9, [x0]
  40eff8:	cbz	w9, 40f018 <__fxstatat@plt+0xbfa8>
  40effc:	mov	x8, xzr
  40f000:	add	x10, x0, #0x1
  40f004:	ror	x8, x8, #55
  40f008:	add	x8, x8, w9, uxtb
  40f00c:	ldrb	w9, [x10], #1
  40f010:	cbnz	w9, 40f004 <__fxstatat@plt+0xbf94>
  40f014:	b	40f01c <__fxstatat@plt+0xbfac>
  40f018:	mov	x8, xzr
  40f01c:	udiv	x9, x8, x1
  40f020:	msub	x0, x9, x1, x8
  40f024:	ret
  40f028:	stp	x29, x30, [sp, #-16]!
  40f02c:	mov	w0, #0xe                   	// #14
  40f030:	mov	x29, sp
  40f034:	bl	402a90 <nl_langinfo@plt>
  40f038:	adrp	x8, 412000 <__fxstatat@plt+0xef90>
  40f03c:	add	x8, x8, #0xcf4
  40f040:	cmp	x0, #0x0
  40f044:	csel	x8, x8, x0, eq  // eq = none
  40f048:	ldrb	w9, [x8]
  40f04c:	adrp	x10, 412000 <__fxstatat@plt+0xef90>
  40f050:	add	x10, x10, #0xf38
  40f054:	cmp	w9, #0x0
  40f058:	csel	x0, x10, x8, eq  // eq = none
  40f05c:	ldp	x29, x30, [sp], #16
  40f060:	ret
  40f064:	sub	sp, sp, #0xe0
  40f068:	stp	x29, x30, [sp, #208]
  40f06c:	add	x29, sp, #0xd0
  40f070:	stp	x3, x4, [x29, #-72]
  40f074:	stp	x5, x6, [x29, #-56]
  40f078:	stur	x7, [x29, #-40]
  40f07c:	stp	q1, q2, [sp, #16]
  40f080:	stp	q3, q4, [sp, #48]
  40f084:	str	q0, [sp]
  40f088:	stp	q5, q6, [sp, #80]
  40f08c:	str	q7, [sp, #112]
  40f090:	tbnz	w2, #6, 40f09c <__fxstatat@plt+0xc02c>
  40f094:	mov	w3, wzr
  40f098:	b	40f0f4 <__fxstatat@plt+0xc084>
  40f09c:	mov	x9, #0xffffffffffffffd8    	// #-40
  40f0a0:	mov	x11, sp
  40f0a4:	sub	x12, x29, #0x48
  40f0a8:	movk	x9, #0xff80, lsl #32
  40f0ac:	add	x10, x29, #0x10
  40f0b0:	mov	x8, #0xffffffffffffffd8    	// #-40
  40f0b4:	add	x11, x11, #0x80
  40f0b8:	add	x12, x12, #0x28
  40f0bc:	stp	x11, x9, [x29, #-16]
  40f0c0:	stp	x10, x12, [x29, #-32]
  40f0c4:	tbz	w8, #31, 40f0e4 <__fxstatat@plt+0xc074>
  40f0c8:	add	w9, w8, #0x8
  40f0cc:	cmn	w8, #0x8
  40f0d0:	stur	w9, [x29, #-8]
  40f0d4:	b.gt	40f0e4 <__fxstatat@plt+0xc074>
  40f0d8:	ldur	x9, [x29, #-24]
  40f0dc:	add	x8, x9, x8
  40f0e0:	b	40f0f0 <__fxstatat@plt+0xc080>
  40f0e4:	ldur	x8, [x29, #-32]
  40f0e8:	add	x9, x8, #0x8
  40f0ec:	stur	x9, [x29, #-32]
  40f0f0:	ldr	w3, [x8]
  40f0f4:	bl	402fb0 <openat@plt>
  40f0f8:	bl	40d1a4 <__fxstatat@plt+0xa134>
  40f0fc:	ldp	x29, x30, [sp, #208]
  40f100:	add	sp, sp, #0xe0
  40f104:	ret
  40f108:	stp	x29, x30, [sp, #-32]!
  40f10c:	str	x19, [sp, #16]
  40f110:	mov	x19, x0
  40f114:	mov	w0, #0x18                  	// #24
  40f118:	mov	x29, sp
  40f11c:	bl	40e370 <__fxstatat@plt+0xb300>
  40f120:	str	x19, [x0]
  40f124:	ldr	x19, [sp, #16]
  40f128:	stp	xzr, xzr, [x0, #8]
  40f12c:	ldp	x29, x30, [sp], #32
  40f130:	ret
  40f134:	stp	x29, x30, [sp, #-32]!
  40f138:	str	x19, [sp, #16]
  40f13c:	mov	x29, sp
  40f140:	bl	40f2e0 <__fxstatat@plt+0xc270>
  40f144:	cbz	x0, 40f15c <__fxstatat@plt+0xc0ec>
  40f148:	mov	x19, x0
  40f14c:	mov	w0, #0x18                  	// #24
  40f150:	bl	40e370 <__fxstatat@plt+0xb300>
  40f154:	stp	xzr, xzr, [x0, #8]
  40f158:	str	x19, [x0]
  40f15c:	ldr	x19, [sp, #16]
  40f160:	ldp	x29, x30, [sp], #32
  40f164:	ret
  40f168:	ldr	x0, [x0]
  40f16c:	ret
  40f170:	sub	sp, sp, #0x60
  40f174:	stp	x29, x30, [sp, #16]
  40f178:	stp	x26, x25, [sp, #32]
  40f17c:	stp	x24, x23, [sp, #48]
  40f180:	stp	x22, x21, [sp, #64]
  40f184:	stp	x20, x19, [sp, #80]
  40f188:	mov	x22, x0
  40f18c:	ldr	x20, [x0]
  40f190:	ldr	x25, [x22, #8]!
  40f194:	ldr	x24, [x0, #16]
  40f198:	mov	x19, x0
  40f19c:	mov	x21, x1
  40f1a0:	add	x23, x1, #0x1
  40f1a4:	add	x29, sp, #0x10
  40f1a8:	cmp	x24, x21
  40f1ac:	b.cs	40f200 <__fxstatat@plt+0xc190>  // b.hs, b.nlast
  40f1b0:	mov	x2, xzr
  40f1b4:	mov	x8, x24
  40f1b8:	mov	w9, #0xff                  	// #255
  40f1bc:	bfi	x9, x8, #8, #56
  40f1c0:	cmp	x9, x21
  40f1c4:	add	x2, x2, #0x1
  40f1c8:	mov	x8, x9
  40f1cc:	b.cc	40f1b8 <__fxstatat@plt+0xc148>  // b.lo, b.ul, b.last
  40f1d0:	add	x1, sp, #0x8
  40f1d4:	mov	x0, x20
  40f1d8:	add	x26, sp, #0x8
  40f1dc:	bl	40f520 <__fxstatat@plt+0xc4b0>
  40f1e0:	ldrb	w8, [x26], #1
  40f1e4:	mov	w9, #0xff                  	// #255
  40f1e8:	bfi	x9, x24, #8, #56
  40f1ec:	cmp	x9, x21
  40f1f0:	bfi	x8, x25, #8, #56
  40f1f4:	mov	x25, x8
  40f1f8:	mov	x24, x9
  40f1fc:	b.cc	40f1e0 <__fxstatat@plt+0xc170>  // b.lo, b.ul, b.last
  40f200:	mov	x0, x25
  40f204:	subs	x10, x24, x21
  40f208:	b.eq	40f238 <__fxstatat@plt+0xc1c8>  // b.none
  40f20c:	udiv	x8, x10, x23
  40f210:	msub	x10, x8, x23, x10
  40f214:	udiv	x9, x0, x23
  40f218:	sub	x11, x24, x10
  40f21c:	msub	x25, x9, x23, x0
  40f220:	cmp	x0, x11
  40f224:	sub	x24, x10, #0x1
  40f228:	b.hi	40f1a8 <__fxstatat@plt+0xc138>  // b.pmore
  40f22c:	mov	x0, x25
  40f230:	stp	x9, x8, [x19, #8]
  40f234:	b	40f23c <__fxstatat@plt+0xc1cc>
  40f238:	stp	xzr, xzr, [x22]
  40f23c:	ldp	x20, x19, [sp, #80]
  40f240:	ldp	x22, x21, [sp, #64]
  40f244:	ldp	x24, x23, [sp, #48]
  40f248:	ldp	x26, x25, [sp, #32]
  40f24c:	ldp	x29, x30, [sp, #16]
  40f250:	add	sp, sp, #0x60
  40f254:	ret
  40f258:	stp	x29, x30, [sp, #-32]!
  40f25c:	mov	w1, #0x18                  	// #24
  40f260:	mov	x2, #0xffffffffffffffff    	// #-1
  40f264:	str	x19, [sp, #16]
  40f268:	mov	x29, sp
  40f26c:	mov	x19, x0
  40f270:	bl	402ed0 <__explicit_bzero_chk@plt>
  40f274:	mov	x0, x19
  40f278:	ldr	x19, [sp, #16]
  40f27c:	ldp	x29, x30, [sp], #32
  40f280:	b	402dc0 <free@plt>
  40f284:	stp	x29, x30, [sp, #-48]!
  40f288:	stp	x22, x21, [sp, #16]
  40f28c:	stp	x20, x19, [sp, #32]
  40f290:	mov	x19, x0
  40f294:	ldr	x0, [x0]
  40f298:	mov	x29, sp
  40f29c:	bl	40f674 <__fxstatat@plt+0xc604>
  40f2a0:	mov	w20, w0
  40f2a4:	bl	402fd0 <__errno_location@plt>
  40f2a8:	ldr	w22, [x0]
  40f2ac:	mov	x21, x0
  40f2b0:	mov	w1, #0x18                  	// #24
  40f2b4:	mov	x2, #0xffffffffffffffff    	// #-1
  40f2b8:	mov	x0, x19
  40f2bc:	bl	402ed0 <__explicit_bzero_chk@plt>
  40f2c0:	mov	x0, x19
  40f2c4:	bl	402dc0 <free@plt>
  40f2c8:	str	w22, [x21]
  40f2cc:	mov	w0, w20
  40f2d0:	ldp	x20, x19, [sp, #32]
  40f2d4:	ldp	x22, x21, [sp, #16]
  40f2d8:	ldp	x29, x30, [sp], #48
  40f2dc:	ret
  40f2e0:	sub	sp, sp, #0x40
  40f2e4:	stp	x29, x30, [sp, #16]
  40f2e8:	stp	x22, x21, [sp, #32]
  40f2ec:	stp	x20, x19, [sp, #48]
  40f2f0:	add	x29, sp, #0x10
  40f2f4:	cbz	x1, 40f324 <__fxstatat@plt+0xc2b4>
  40f2f8:	mov	x21, x1
  40f2fc:	mov	x20, x0
  40f300:	cbz	x0, 40f344 <__fxstatat@plt+0xc2d4>
  40f304:	adrp	x1, 412000 <__fxstatat@plt+0xef90>
  40f308:	add	x1, x1, #0xf3e
  40f30c:	mov	x0, x20
  40f310:	bl	40ff04 <__fxstatat@plt+0xce94>
  40f314:	mov	x22, x0
  40f318:	cbnz	x0, 40f348 <__fxstatat@plt+0xc2d8>
  40f31c:	mov	x19, xzr
  40f320:	b	40f4f8 <__fxstatat@plt+0xc488>
  40f324:	mov	w0, #0x1038                	// #4152
  40f328:	bl	40e370 <__fxstatat@plt+0xb300>
  40f32c:	adrp	x8, 40f000 <__fxstatat@plt+0xbf90>
  40f330:	add	x8, x8, #0x6c0
  40f334:	mov	x19, x0
  40f338:	stp	xzr, x8, [x0]
  40f33c:	str	xzr, [x0, #16]
  40f340:	b	40f4f8 <__fxstatat@plt+0xc488>
  40f344:	mov	x22, xzr
  40f348:	mov	w0, #0x1038                	// #4152
  40f34c:	bl	40e370 <__fxstatat@plt+0xb300>
  40f350:	adrp	x8, 40f000 <__fxstatat@plt+0xbf90>
  40f354:	mov	x19, x0
  40f358:	add	x8, x8, #0x6c0
  40f35c:	stp	x22, x8, [x0]
  40f360:	str	x20, [x0, #16]
  40f364:	cbz	x22, 40f388 <__fxstatat@plt+0xc318>
  40f368:	cmp	x21, #0x1, lsl #12
  40f36c:	mov	w8, #0x1000                	// #4096
  40f370:	add	x1, x19, #0x18
  40f374:	csel	x3, x21, x8, cc  // cc = lo, ul, last
  40f378:	mov	x0, x22
  40f37c:	mov	w2, wzr
  40f380:	bl	4029d0 <setvbuf@plt>
  40f384:	b	40f4f8 <__fxstatat@plt+0xc488>
  40f388:	adrp	x0, 412000 <__fxstatat@plt+0xef90>
  40f38c:	add	x0, x0, #0xf60
  40f390:	mov	w1, wzr
  40f394:	str	xzr, [x19, #24]
  40f398:	add	x20, x19, #0x20
  40f39c:	bl	402ae0 <open@plt>
  40f3a0:	tbnz	w0, #31, 40f3dc <__fxstatat@plt+0xc36c>
  40f3a4:	cmp	x21, #0x800
  40f3a8:	mov	w8, #0x800                 	// #2048
  40f3ac:	csel	x2, x21, x8, cc  // cc = lo, ul, last
  40f3b0:	mov	x1, x20
  40f3b4:	mov	w22, w0
  40f3b8:	bl	402ef0 <read@plt>
  40f3bc:	mov	x21, x0
  40f3c0:	mov	w0, w22
  40f3c4:	bl	402c50 <close@plt>
  40f3c8:	cmp	x21, #0x1
  40f3cc:	b.lt	40f3dc <__fxstatat@plt+0xc36c>  // b.tstop
  40f3d0:	cmp	x21, #0x7ff
  40f3d4:	b.ls	40f3e0 <__fxstatat@plt+0xc370>  // b.plast
  40f3d8:	b	40f4f0 <__fxstatat@plt+0xc480>
  40f3dc:	mov	x21, xzr
  40f3e0:	mov	w8, #0x800                 	// #2048
  40f3e4:	sub	x8, x8, x21
  40f3e8:	cmp	x8, #0x10
  40f3ec:	mov	w9, #0x10                  	// #16
  40f3f0:	mov	x0, sp
  40f3f4:	mov	x1, xzr
  40f3f8:	csel	x22, x8, x9, cc  // cc = lo, ul, last
  40f3fc:	bl	402b90 <gettimeofday@plt>
  40f400:	add	x0, x20, x21
  40f404:	mov	x1, sp
  40f408:	mov	x2, x22
  40f40c:	bl	402890 <memcpy@plt>
  40f410:	add	x22, x22, x21
  40f414:	cmp	x22, #0x7ff
  40f418:	b.hi	40f4f0 <__fxstatat@plt+0xc480>  // b.pmore
  40f41c:	mov	w8, #0x800                 	// #2048
  40f420:	sub	x8, x8, x22
  40f424:	cmp	x8, #0x4
  40f428:	mov	w9, #0x4                   	// #4
  40f42c:	csel	x21, x8, x9, cc  // cc = lo, ul, last
  40f430:	bl	402a80 <getpid@plt>
  40f434:	str	w0, [sp]
  40f438:	add	x0, x20, x22
  40f43c:	mov	x1, sp
  40f440:	mov	x2, x21
  40f444:	bl	402890 <memcpy@plt>
  40f448:	add	x22, x21, x22
  40f44c:	cmp	x22, #0x7ff
  40f450:	b.hi	40f4f0 <__fxstatat@plt+0xc480>  // b.pmore
  40f454:	mov	w8, #0x800                 	// #2048
  40f458:	sub	x8, x8, x22
  40f45c:	cmp	x8, #0x4
  40f460:	mov	w9, #0x4                   	// #4
  40f464:	csel	x21, x8, x9, cc  // cc = lo, ul, last
  40f468:	bl	402b00 <getppid@plt>
  40f46c:	str	w0, [sp]
  40f470:	add	x0, x20, x22
  40f474:	mov	x1, sp
  40f478:	mov	x2, x21
  40f47c:	bl	402890 <memcpy@plt>
  40f480:	add	x22, x21, x22
  40f484:	cmp	x22, #0x7ff
  40f488:	b.hi	40f4f0 <__fxstatat@plt+0xc480>  // b.pmore
  40f48c:	mov	w8, #0x800                 	// #2048
  40f490:	sub	x8, x8, x22
  40f494:	cmp	x8, #0x4
  40f498:	mov	w9, #0x4                   	// #4
  40f49c:	csel	x21, x8, x9, cc  // cc = lo, ul, last
  40f4a0:	bl	402970 <getuid@plt>
  40f4a4:	str	w0, [sp]
  40f4a8:	add	x0, x20, x22
  40f4ac:	mov	x1, sp
  40f4b0:	mov	x2, x21
  40f4b4:	bl	402890 <memcpy@plt>
  40f4b8:	add	x22, x21, x22
  40f4bc:	cmp	x22, #0x7ff
  40f4c0:	b.hi	40f4f0 <__fxstatat@plt+0xc480>  // b.pmore
  40f4c4:	mov	w8, #0x800                 	// #2048
  40f4c8:	sub	x8, x8, x22
  40f4cc:	cmp	x8, #0x4
  40f4d0:	mov	w9, #0x4                   	// #4
  40f4d4:	csel	x21, x8, x9, cc  // cc = lo, ul, last
  40f4d8:	bl	402df0 <getgid@plt>
  40f4dc:	str	w0, [sp]
  40f4e0:	add	x0, x20, x22
  40f4e4:	mov	x1, sp
  40f4e8:	mov	x2, x21
  40f4ec:	bl	402890 <memcpy@plt>
  40f4f0:	mov	x0, x20
  40f4f4:	bl	40f978 <__fxstatat@plt+0xc908>
  40f4f8:	mov	x0, x19
  40f4fc:	ldp	x20, x19, [sp, #48]
  40f500:	ldp	x22, x21, [sp, #32]
  40f504:	ldp	x29, x30, [sp, #16]
  40f508:	add	sp, sp, #0x40
  40f50c:	ret
  40f510:	str	x1, [x0, #8]
  40f514:	ret
  40f518:	str	x1, [x0, #16]
  40f51c:	ret
  40f520:	stp	x29, x30, [sp, #-80]!
  40f524:	stp	x24, x23, [sp, #32]
  40f528:	stp	x22, x21, [sp, #48]
  40f52c:	stp	x20, x19, [sp, #64]
  40f530:	ldr	x3, [x0]
  40f534:	mov	x21, x2
  40f538:	mov	x19, x0
  40f53c:	mov	x20, x1
  40f540:	str	x25, [sp, #16]
  40f544:	mov	x29, sp
  40f548:	cbz	x3, 40f5b8 <__fxstatat@plt+0xc548>
  40f54c:	mov	w1, #0x1                   	// #1
  40f550:	mov	x0, x20
  40f554:	mov	x2, x21
  40f558:	bl	402ce0 <fread_unlocked@plt>
  40f55c:	mov	x23, x0
  40f560:	bl	402fd0 <__errno_location@plt>
  40f564:	subs	x21, x21, x23
  40f568:	b.eq	40f65c <__fxstatat@plt+0xc5ec>  // b.none
  40f56c:	mov	x22, x0
  40f570:	ldr	x0, [x19]
  40f574:	ldr	w24, [x22]
  40f578:	add	x20, x20, x23
  40f57c:	bl	402960 <ferror_unlocked@plt>
  40f580:	cmp	w0, #0x0
  40f584:	csel	w8, wzr, w24, eq  // eq = none
  40f588:	str	w8, [x22]
  40f58c:	ldp	x8, x0, [x19, #8]
  40f590:	blr	x8
  40f594:	ldr	x3, [x19]
  40f598:	mov	w1, #0x1                   	// #1
  40f59c:	mov	x0, x20
  40f5a0:	mov	x2, x21
  40f5a4:	bl	402ce0 <fread_unlocked@plt>
  40f5a8:	mov	x23, x0
  40f5ac:	subs	x21, x21, x0
  40f5b0:	b.ne	40f570 <__fxstatat@plt+0xc500>  // b.any
  40f5b4:	b	40f65c <__fxstatat@plt+0xc5ec>
  40f5b8:	ldr	x24, [x19, #24]
  40f5bc:	add	x22, x19, #0x838
  40f5c0:	sub	x8, x22, x24
  40f5c4:	cmp	x24, x21
  40f5c8:	add	x1, x8, #0x800
  40f5cc:	b.cs	40f63c <__fxstatat@plt+0xc5cc>  // b.hs, b.nlast
  40f5d0:	add	x23, x19, #0x20
  40f5d4:	mov	w25, #0x800                 	// #2048
  40f5d8:	mov	x0, x20
  40f5dc:	mov	x2, x24
  40f5e0:	bl	402890 <memcpy@plt>
  40f5e4:	add	x20, x20, x24
  40f5e8:	tst	x20, #0x7
  40f5ec:	sub	x21, x21, x24
  40f5f0:	b.eq	40f614 <__fxstatat@plt+0xc5a4>  // b.none
  40f5f4:	mov	x0, x23
  40f5f8:	mov	x1, x22
  40f5fc:	bl	40f730 <__fxstatat@plt+0xc6c0>
  40f600:	cmp	x21, #0x800
  40f604:	mov	x1, x22
  40f608:	mov	w24, #0x800                 	// #2048
  40f60c:	b.hi	40f5d8 <__fxstatat@plt+0xc568>  // b.pmore
  40f610:	b	40f644 <__fxstatat@plt+0xc5d4>
  40f614:	cmp	x21, #0x800
  40f618:	b.cc	40f5f4 <__fxstatat@plt+0xc584>  // b.lo, b.ul, b.last
  40f61c:	mov	x0, x23
  40f620:	mov	x1, x20
  40f624:	bl	40f730 <__fxstatat@plt+0xc6c0>
  40f628:	subs	x21, x21, #0x800
  40f62c:	add	x20, x20, #0x800
  40f630:	b.ne	40f614 <__fxstatat@plt+0xc5a4>  // b.any
  40f634:	mov	x8, xzr
  40f638:	b	40f658 <__fxstatat@plt+0xc5e8>
  40f63c:	mov	x25, x24
  40f640:	mov	x22, x1
  40f644:	mov	x0, x20
  40f648:	mov	x1, x22
  40f64c:	mov	x2, x21
  40f650:	bl	402890 <memcpy@plt>
  40f654:	sub	x8, x25, x21
  40f658:	str	x8, [x19, #24]
  40f65c:	ldp	x20, x19, [sp, #64]
  40f660:	ldp	x22, x21, [sp, #48]
  40f664:	ldp	x24, x23, [sp, #32]
  40f668:	ldr	x25, [sp, #16]
  40f66c:	ldp	x29, x30, [sp], #80
  40f670:	ret
  40f674:	stp	x29, x30, [sp, #-32]!
  40f678:	stp	x20, x19, [sp, #16]
  40f67c:	ldr	x19, [x0]
  40f680:	mov	w1, #0x1038                	// #4152
  40f684:	mov	x2, #0xffffffffffffffff    	// #-1
  40f688:	mov	x29, sp
  40f68c:	mov	x20, x0
  40f690:	bl	402ed0 <__explicit_bzero_chk@plt>
  40f694:	mov	x0, x20
  40f698:	bl	402dc0 <free@plt>
  40f69c:	cbz	x19, 40f6b0 <__fxstatat@plt+0xc640>
  40f6a0:	mov	x0, x19
  40f6a4:	ldp	x20, x19, [sp, #16]
  40f6a8:	ldp	x29, x30, [sp], #32
  40f6ac:	b	40fb84 <__fxstatat@plt+0xcb14>
  40f6b0:	ldp	x20, x19, [sp, #16]
  40f6b4:	mov	w0, wzr
  40f6b8:	ldp	x29, x30, [sp], #32
  40f6bc:	ret
  40f6c0:	stp	x29, x30, [sp, #-48]!
  40f6c4:	stp	x22, x21, [sp, #16]
  40f6c8:	stp	x20, x19, [sp, #32]
  40f6cc:	mov	x29, sp
  40f6d0:	cbz	x0, 40f72c <__fxstatat@plt+0xc6bc>
  40f6d4:	adrp	x8, 424000 <__fxstatat@plt+0x20f90>
  40f6d8:	ldr	w20, [x8, #1064]
  40f6dc:	mov	x19, x0
  40f6e0:	bl	402fd0 <__errno_location@plt>
  40f6e4:	ldr	w21, [x0]
  40f6e8:	adrp	x8, 412000 <__fxstatat@plt+0xef90>
  40f6ec:	adrp	x9, 412000 <__fxstatat@plt+0xef90>
  40f6f0:	add	x8, x8, #0xf51
  40f6f4:	add	x9, x9, #0xf41
  40f6f8:	cmp	w21, #0x0
  40f6fc:	csel	x1, x9, x8, eq  // eq = none
  40f700:	mov	w2, #0x5                   	// #5
  40f704:	mov	x0, xzr
  40f708:	bl	402f30 <dcgettext@plt>
  40f70c:	mov	x22, x0
  40f710:	mov	x0, x19
  40f714:	bl	40c6f0 <__fxstatat@plt+0x9680>
  40f718:	mov	x3, x0
  40f71c:	mov	w0, w20
  40f720:	mov	w1, w21
  40f724:	mov	x2, x22
  40f728:	bl	4028f0 <error@plt>
  40f72c:	bl	402ca0 <abort@plt>
  40f730:	ldr	x9, [x0, #2064]
  40f734:	ldr	x10, [x0, #2056]
  40f738:	ldr	x13, [x0, #2048]
  40f73c:	mov	x8, xzr
  40f740:	add	x9, x9, #0x1
  40f744:	add	x15, x9, x10
  40f748:	add	x10, x0, #0x400
  40f74c:	str	x9, [x0, #2064]
  40f750:	add	x9, x0, x8
  40f754:	ldr	x11, [x9]
  40f758:	ldr	x12, [x9, #1024]
  40f75c:	eon	x13, x13, x13, lsl #21
  40f760:	and	x14, x11, #0x7f8
  40f764:	ldr	x14, [x0, x14]
  40f768:	add	x12, x13, x12
  40f76c:	add	x13, x12, x15
  40f770:	eor	x12, x12, x12, lsr #5
  40f774:	add	x13, x13, x14
  40f778:	str	x13, [x9]
  40f77c:	lsr	x13, x13, #8
  40f780:	and	x13, x13, #0x7f8
  40f784:	ldr	x13, [x0, x13]
  40f788:	add	x14, x1, x8
  40f78c:	add	x8, x8, #0x20
  40f790:	add	x11, x13, x11
  40f794:	str	x11, [x14]
  40f798:	ldr	x13, [x9, #8]
  40f79c:	ldr	x15, [x9, #1032]
  40f7a0:	and	x16, x13, #0x7f8
  40f7a4:	ldr	x16, [x0, x16]
  40f7a8:	add	x12, x15, x12
  40f7ac:	add	x11, x12, x11
  40f7b0:	eor	x12, x12, x12, lsl #12
  40f7b4:	add	x11, x11, x16
  40f7b8:	str	x11, [x9, #8]
  40f7bc:	lsr	x11, x11, #8
  40f7c0:	and	x11, x11, #0x7f8
  40f7c4:	ldr	x11, [x0, x11]
  40f7c8:	add	x11, x11, x13
  40f7cc:	str	x11, [x14, #8]
  40f7d0:	ldr	x13, [x9, #16]
  40f7d4:	ldr	x15, [x9, #1040]
  40f7d8:	and	x16, x13, #0x7f8
  40f7dc:	ldr	x16, [x0, x16]
  40f7e0:	add	x12, x15, x12
  40f7e4:	add	x11, x12, x11
  40f7e8:	eor	x12, x12, x12, lsr #33
  40f7ec:	add	x11, x11, x16
  40f7f0:	str	x11, [x9, #16]
  40f7f4:	lsr	x11, x11, #8
  40f7f8:	and	x11, x11, #0x7f8
  40f7fc:	ldr	x11, [x0, x11]
  40f800:	add	x11, x11, x13
  40f804:	str	x11, [x14, #16]
  40f808:	ldr	x15, [x9, #24]
  40f80c:	ldr	x13, [x9, #1048]
  40f810:	and	x16, x15, #0x7f8
  40f814:	ldr	x16, [x0, x16]
  40f818:	add	x13, x13, x12
  40f81c:	add	x11, x13, x11
  40f820:	add	x11, x11, x16
  40f824:	str	x11, [x9, #24]
  40f828:	lsr	x9, x11, #8
  40f82c:	and	x9, x9, #0x7f8
  40f830:	ldr	x11, [x0, x9]
  40f834:	add	x9, x0, x8
  40f838:	cmp	x9, x10
  40f83c:	add	x15, x11, x15
  40f840:	str	x15, [x14, #24]
  40f844:	b.cc	40f750 <__fxstatat@plt+0xc6e0>  // b.lo, b.ul, b.last
  40f848:	mov	x10, xzr
  40f84c:	add	x11, x0, #0x800
  40f850:	add	x12, x1, x8
  40f854:	ldr	x16, [x9, x10]
  40f858:	add	x14, x9, x10
  40f85c:	sub	x17, x14, #0x400
  40f860:	ldr	x17, [x17]
  40f864:	and	x18, x16, #0x7f8
  40f868:	ldr	x18, [x0, x18]
  40f86c:	eon	x13, x13, x13, lsl #21
  40f870:	add	x13, x13, x17
  40f874:	add	x15, x13, x15
  40f878:	add	x15, x15, x18
  40f87c:	str	x15, [x9, x10]
  40f880:	lsr	x15, x15, #8
  40f884:	and	x15, x15, #0x7f8
  40f888:	ldr	x15, [x0, x15]
  40f88c:	add	x17, x0, x10
  40f890:	add	x17, x17, x8
  40f894:	sub	x18, x14, #0x3f8
  40f898:	add	x15, x15, x16
  40f89c:	str	x15, [x12, x10]
  40f8a0:	ldr	x16, [x17, #8]
  40f8a4:	ldr	x18, [x18]
  40f8a8:	eor	x13, x13, x13, lsr #5
  40f8ac:	and	x2, x16, #0x7f8
  40f8b0:	ldr	x2, [x0, x2]
  40f8b4:	add	x13, x18, x13
  40f8b8:	add	x15, x13, x15
  40f8bc:	add	x18, x1, x10
  40f8c0:	add	x15, x15, x2
  40f8c4:	str	x15, [x17, #8]
  40f8c8:	lsr	x15, x15, #8
  40f8cc:	and	x15, x15, #0x7f8
  40f8d0:	ldr	x15, [x0, x15]
  40f8d4:	add	x18, x18, x8
  40f8d8:	sub	x2, x14, #0x3f0
  40f8dc:	eor	x13, x13, x13, lsl #12
  40f8e0:	add	x15, x15, x16
  40f8e4:	str	x15, [x18, #8]
  40f8e8:	ldr	x16, [x17, #16]
  40f8ec:	ldr	x2, [x2]
  40f8f0:	and	x3, x16, #0x7f8
  40f8f4:	ldr	x3, [x0, x3]
  40f8f8:	add	x13, x2, x13
  40f8fc:	add	x15, x13, x15
  40f900:	eor	x13, x13, x13, lsr #33
  40f904:	add	x15, x15, x3
  40f908:	str	x15, [x17, #16]
  40f90c:	lsr	x15, x15, #8
  40f910:	and	x15, x15, #0x7f8
  40f914:	ldr	x15, [x0, x15]
  40f918:	add	x15, x15, x16
  40f91c:	str	x15, [x18, #16]
  40f920:	ldr	x16, [x17, #24]
  40f924:	sub	x18, x14, #0x3e8
  40f928:	ldr	x18, [x18]
  40f92c:	add	x14, x14, #0x20
  40f930:	and	x2, x16, #0x7f8
  40f934:	ldr	x2, [x0, x2]
  40f938:	add	x13, x18, x13
  40f93c:	add	x15, x13, x15
  40f940:	cmp	x14, x11
  40f944:	add	x15, x15, x2
  40f948:	str	x15, [x17, #24]
  40f94c:	lsr	x15, x15, #8
  40f950:	and	x15, x15, #0x7f8
  40f954:	ldr	x15, [x0, x15]
  40f958:	add	x17, x12, x10
  40f95c:	add	x10, x10, #0x20
  40f960:	add	x15, x15, x16
  40f964:	str	x15, [x17, #24]
  40f968:	b.cc	40f854 <__fxstatat@plt+0xc7e4>  // b.lo, b.ul, b.last
  40f96c:	str	x13, [x0, #2048]
  40f970:	str	x15, [x0, #2056]
  40f974:	ret
  40f978:	mov	x11, #0x4b7c                	// #19324
  40f97c:	mov	x12, #0xc862                	// #51298
  40f980:	mov	x15, #0x12a0                	// #4768
  40f984:	mov	x13, #0x5524                	// #21796
  40f988:	mov	x16, #0xe0ce                	// #57550
  40f98c:	mov	x14, #0x9315                	// #37653
  40f990:	mov	x17, #0x89ed                	// #35309
  40f994:	mov	x8, #0xc0ab                	// #49323
  40f998:	movk	x11, #0xa288, lsl #16
  40f99c:	movk	x12, #0xc73a, lsl #16
  40f9a0:	movk	x15, #0x3d47, lsl #16
  40f9a4:	movk	x13, #0x4a59, lsl #16
  40f9a8:	movk	x16, #0x8355, lsl #16
  40f9ac:	movk	x14, #0xa5a0, lsl #16
  40f9b0:	movk	x17, #0xcbfc, lsl #16
  40f9b4:	movk	x8, #0x6c44, lsl #16
  40f9b8:	movk	x11, #0x4677, lsl #32
  40f9bc:	movk	x12, #0xb322, lsl #32
  40f9c0:	movk	x15, #0xa505, lsl #32
  40f9c4:	movk	x13, #0x2e82, lsl #32
  40f9c8:	movk	x16, #0x53db, lsl #32
  40f9cc:	movk	x14, #0x4a0f, lsl #32
  40f9d0:	movk	x17, #0x5bf2, lsl #32
  40f9d4:	movk	x8, #0x704f, lsl #32
  40f9d8:	add	x9, x0, #0x20
  40f9dc:	movk	x11, #0x647c, lsl #48
  40f9e0:	movk	x12, #0xb9f8, lsl #48
  40f9e4:	movk	x15, #0x8c0e, lsl #48
  40f9e8:	movk	x13, #0xb29b, lsl #48
  40f9ec:	movk	x16, #0x82f0, lsl #48
  40f9f0:	movk	x14, #0x48fe, lsl #48
  40f9f4:	movk	x17, #0xae98, lsl #48
  40f9f8:	movk	x8, #0x98f5, lsl #48
  40f9fc:	mov	x10, #0xfffffffffffffff8    	// #-8
  40fa00:	ldp	x18, x1, [x9, #-32]
  40fa04:	add	x10, x10, #0x8
  40fa08:	cmp	x10, #0xf8
  40fa0c:	add	x11, x18, x11
  40fa10:	ldp	x2, x18, [x9, #-16]
  40fa14:	add	x12, x1, x12
  40fa18:	add	x15, x2, x15
  40fa1c:	ldp	x1, x2, [x9]
  40fa20:	add	x13, x18, x13
  40fa24:	add	x16, x1, x16
  40fa28:	ldp	x18, x1, [x9, #16]
  40fa2c:	add	x14, x2, x14
  40fa30:	sub	x11, x11, x16
  40fa34:	add	x8, x1, x8
  40fa38:	add	x17, x18, x17
  40fa3c:	eor	x14, x14, x8, lsr #9
  40fa40:	add	x8, x8, x11
  40fa44:	sub	x12, x12, x14
  40fa48:	eor	x17, x17, x11, lsl #9
  40fa4c:	add	x11, x12, x11
  40fa50:	sub	x15, x15, x17
  40fa54:	eor	x8, x8, x12, lsr #23
  40fa58:	add	x12, x12, x15
  40fa5c:	sub	x13, x13, x8
  40fa60:	eor	x11, x11, x15, lsl #15
  40fa64:	sub	x16, x16, x11
  40fa68:	eor	x12, x12, x13, lsr #14
  40fa6c:	add	x15, x13, x15
  40fa70:	add	x13, x13, x16
  40fa74:	sub	x14, x14, x12
  40fa78:	eor	x15, x15, x16, lsl #20
  40fa7c:	eor	x13, x13, x14, lsr #17
  40fa80:	add	x16, x14, x16
  40fa84:	sub	x17, x17, x15
  40fa88:	sub	x8, x8, x13
  40fa8c:	add	x14, x14, x17
  40fa90:	eor	x16, x16, x17, lsl #14
  40fa94:	add	x17, x8, x17
  40fa98:	stp	x11, x12, [x9, #-32]
  40fa9c:	stp	x15, x13, [x9, #-16]
  40faa0:	stp	x16, x14, [x9]
  40faa4:	stp	x17, x8, [x9, #16]
  40faa8:	add	x9, x9, #0x40
  40faac:	b.cc	40fa00 <__fxstatat@plt+0xc990>  // b.lo, b.ul, b.last
  40fab0:	add	x9, x0, #0x20
  40fab4:	mov	x10, #0xfffffffffffffff8    	// #-8
  40fab8:	ldp	x18, x1, [x9, #-32]
  40fabc:	add	x10, x10, #0x8
  40fac0:	cmp	x10, #0xf8
  40fac4:	add	x11, x18, x11
  40fac8:	ldp	x2, x18, [x9, #-16]
  40facc:	add	x12, x1, x12
  40fad0:	add	x15, x2, x15
  40fad4:	ldp	x1, x2, [x9]
  40fad8:	add	x13, x18, x13
  40fadc:	add	x16, x1, x16
  40fae0:	ldp	x18, x1, [x9, #16]
  40fae4:	add	x14, x2, x14
  40fae8:	sub	x11, x11, x16
  40faec:	add	x8, x1, x8
  40faf0:	add	x17, x18, x17
  40faf4:	eor	x14, x14, x8, lsr #9
  40faf8:	add	x8, x8, x11
  40fafc:	sub	x12, x12, x14
  40fb00:	eor	x17, x17, x11, lsl #9
  40fb04:	add	x11, x12, x11
  40fb08:	sub	x15, x15, x17
  40fb0c:	eor	x8, x8, x12, lsr #23
  40fb10:	add	x12, x12, x15
  40fb14:	sub	x13, x13, x8
  40fb18:	eor	x11, x11, x15, lsl #15
  40fb1c:	sub	x16, x16, x11
  40fb20:	eor	x12, x12, x13, lsr #14
  40fb24:	add	x15, x13, x15
  40fb28:	add	x13, x13, x16
  40fb2c:	sub	x14, x14, x12
  40fb30:	eor	x15, x15, x16, lsl #20
  40fb34:	eor	x13, x13, x14, lsr #17
  40fb38:	add	x16, x14, x16
  40fb3c:	sub	x17, x17, x15
  40fb40:	sub	x8, x8, x13
  40fb44:	add	x14, x14, x17
  40fb48:	eor	x16, x16, x17, lsl #14
  40fb4c:	add	x17, x8, x17
  40fb50:	stp	x11, x12, [x9, #-32]
  40fb54:	stp	x15, x13, [x9, #-16]
  40fb58:	stp	x16, x14, [x9]
  40fb5c:	stp	x17, x8, [x9, #16]
  40fb60:	add	x9, x9, #0x40
  40fb64:	b.cc	40fab8 <__fxstatat@plt+0xca48>  // b.lo, b.ul, b.last
  40fb68:	movi	v0.2d, #0x0
  40fb6c:	str	xzr, [x0, #2064]
  40fb70:	str	q0, [x0, #2048]
  40fb74:	ret
  40fb78:	mov	w2, #0x3                   	// #3
  40fb7c:	mov	w1, wzr
  40fb80:	b	40fc18 <__fxstatat@plt+0xcba8>
  40fb84:	stp	x29, x30, [sp, #-48]!
  40fb88:	str	x21, [sp, #16]
  40fb8c:	stp	x20, x19, [sp, #32]
  40fb90:	mov	x29, sp
  40fb94:	mov	x19, x0
  40fb98:	bl	402a40 <fileno@plt>
  40fb9c:	tbnz	w0, #31, 40fc04 <__fxstatat@plt+0xcb94>
  40fba0:	mov	x0, x19
  40fba4:	bl	402f50 <__freading@plt>
  40fba8:	cbz	w0, 40fbc8 <__fxstatat@plt+0xcb58>
  40fbac:	mov	x0, x19
  40fbb0:	bl	402a40 <fileno@plt>
  40fbb4:	mov	w2, #0x1                   	// #1
  40fbb8:	mov	x1, xzr
  40fbbc:	bl	402a00 <lseek@plt>
  40fbc0:	cmn	x0, #0x1
  40fbc4:	b.eq	40fc04 <__fxstatat@plt+0xcb94>  // b.none
  40fbc8:	mov	x0, x19
  40fbcc:	bl	40e86c <__fxstatat@plt+0xb7fc>
  40fbd0:	cbz	w0, 40fc04 <__fxstatat@plt+0xcb94>
  40fbd4:	bl	402fd0 <__errno_location@plt>
  40fbd8:	ldr	w21, [x0]
  40fbdc:	mov	x20, x0
  40fbe0:	mov	x0, x19
  40fbe4:	bl	402a70 <fclose@plt>
  40fbe8:	cbz	w21, 40fbf4 <__fxstatat@plt+0xcb84>
  40fbec:	mov	w0, #0xffffffff            	// #-1
  40fbf0:	str	w21, [x20]
  40fbf4:	ldp	x20, x19, [sp, #32]
  40fbf8:	ldr	x21, [sp, #16]
  40fbfc:	ldp	x29, x30, [sp], #48
  40fc00:	ret
  40fc04:	mov	x0, x19
  40fc08:	ldp	x20, x19, [sp, #32]
  40fc0c:	ldr	x21, [sp, #16]
  40fc10:	ldp	x29, x30, [sp], #48
  40fc14:	b	402a70 <fclose@plt>
  40fc18:	sub	sp, sp, #0x100
  40fc1c:	stp	x29, x30, [sp, #208]
  40fc20:	add	x29, sp, #0xd0
  40fc24:	mov	x8, #0xffffffffffffffd0    	// #-48
  40fc28:	mov	x9, sp
  40fc2c:	sub	x10, x29, #0x50
  40fc30:	stp	x20, x19, [sp, #240]
  40fc34:	mov	w19, w0
  40fc38:	movk	x8, #0xff80, lsl #32
  40fc3c:	add	x11, x29, #0x30
  40fc40:	cmp	w1, #0xb
  40fc44:	add	x9, x9, #0x80
  40fc48:	add	x10, x10, #0x30
  40fc4c:	stp	x22, x21, [sp, #224]
  40fc50:	stp	x2, x3, [x29, #-80]
  40fc54:	stp	x4, x5, [x29, #-64]
  40fc58:	stp	x6, x7, [x29, #-48]
  40fc5c:	stp	q1, q2, [sp, #16]
  40fc60:	stp	q3, q4, [sp, #48]
  40fc64:	str	q0, [sp]
  40fc68:	stp	q5, q6, [sp, #80]
  40fc6c:	str	q7, [sp, #112]
  40fc70:	stp	x9, x8, [x29, #-16]
  40fc74:	stp	x11, x10, [x29, #-32]
  40fc78:	b.hi	40fcc4 <__fxstatat@plt+0xcc54>  // b.pmore
  40fc7c:	mov	w8, #0x1                   	// #1
  40fc80:	lsl	w8, w8, w1
  40fc84:	mov	w9, #0x514                 	// #1300
  40fc88:	tst	w8, w9
  40fc8c:	b.ne	40fcfc <__fxstatat@plt+0xcc8c>  // b.any
  40fc90:	mov	w9, #0xa0a                 	// #2570
  40fc94:	tst	w8, w9
  40fc98:	b.ne	40fcf0 <__fxstatat@plt+0xcc80>  // b.any
  40fc9c:	cbnz	w1, 40fcc4 <__fxstatat@plt+0xcc54>
  40fca0:	ldursw	x8, [x29, #-8]
  40fca4:	tbz	w8, #31, 40fda4 <__fxstatat@plt+0xcd34>
  40fca8:	add	w9, w8, #0x8
  40fcac:	cmn	w8, #0x8
  40fcb0:	stur	w9, [x29, #-8]
  40fcb4:	b.gt	40fda4 <__fxstatat@plt+0xcd34>
  40fcb8:	ldur	x9, [x29, #-24]
  40fcbc:	add	x8, x9, x8
  40fcc0:	b	40fdb0 <__fxstatat@plt+0xcd40>
  40fcc4:	sub	w8, w1, #0x400
  40fcc8:	cmp	w8, #0xa
  40fccc:	b.hi	40fd80 <__fxstatat@plt+0xcd10>  // b.pmore
  40fcd0:	mov	w9, #0x1                   	// #1
  40fcd4:	lsl	w9, w9, w8
  40fcd8:	mov	w10, #0x285                 	// #645
  40fcdc:	tst	w9, w10
  40fce0:	b.ne	40fcfc <__fxstatat@plt+0xcc8c>  // b.any
  40fce4:	mov	w10, #0x502                 	// #1282
  40fce8:	tst	w9, w10
  40fcec:	b.eq	40fd54 <__fxstatat@plt+0xcce4>  // b.none
  40fcf0:	mov	w0, w19
  40fcf4:	bl	402e70 <fcntl@plt>
  40fcf8:	b	40fd38 <__fxstatat@plt+0xccc8>
  40fcfc:	ldursw	x8, [x29, #-8]
  40fd00:	tbz	w8, #31, 40fd20 <__fxstatat@plt+0xccb0>
  40fd04:	add	w9, w8, #0x8
  40fd08:	cmn	w8, #0x8
  40fd0c:	stur	w9, [x29, #-8]
  40fd10:	b.gt	40fd20 <__fxstatat@plt+0xccb0>
  40fd14:	ldur	x9, [x29, #-24]
  40fd18:	add	x8, x9, x8
  40fd1c:	b	40fd2c <__fxstatat@plt+0xccbc>
  40fd20:	ldur	x8, [x29, #-32]
  40fd24:	add	x9, x8, #0x8
  40fd28:	stur	x9, [x29, #-32]
  40fd2c:	ldr	w2, [x8]
  40fd30:	mov	w0, w19
  40fd34:	bl	402e70 <fcntl@plt>
  40fd38:	mov	w20, w0
  40fd3c:	mov	w0, w20
  40fd40:	ldp	x20, x19, [sp, #240]
  40fd44:	ldp	x22, x21, [sp, #224]
  40fd48:	ldp	x29, x30, [sp, #208]
  40fd4c:	add	sp, sp, #0x100
  40fd50:	ret
  40fd54:	cmp	w8, #0x6
  40fd58:	b.ne	40fd80 <__fxstatat@plt+0xcd10>  // b.any
  40fd5c:	ldursw	x8, [x29, #-8]
  40fd60:	tbz	w8, #31, 40fdc0 <__fxstatat@plt+0xcd50>
  40fd64:	add	w9, w8, #0x8
  40fd68:	cmn	w8, #0x8
  40fd6c:	stur	w9, [x29, #-8]
  40fd70:	b.gt	40fdc0 <__fxstatat@plt+0xcd50>
  40fd74:	ldur	x9, [x29, #-24]
  40fd78:	add	x8, x9, x8
  40fd7c:	b	40fdcc <__fxstatat@plt+0xcd5c>
  40fd80:	ldursw	x8, [x29, #-8]
  40fd84:	tbz	w8, #31, 40fe2c <__fxstatat@plt+0xcdbc>
  40fd88:	add	w9, w8, #0x8
  40fd8c:	cmn	w8, #0x8
  40fd90:	stur	w9, [x29, #-8]
  40fd94:	b.gt	40fe2c <__fxstatat@plt+0xcdbc>
  40fd98:	ldur	x9, [x29, #-24]
  40fd9c:	add	x8, x9, x8
  40fda0:	b	40fe38 <__fxstatat@plt+0xcdc8>
  40fda4:	ldur	x8, [x29, #-32]
  40fda8:	add	x9, x8, #0x8
  40fdac:	stur	x9, [x29, #-32]
  40fdb0:	ldr	w2, [x8]
  40fdb4:	mov	w0, w19
  40fdb8:	mov	w1, wzr
  40fdbc:	b	40fd34 <__fxstatat@plt+0xccc4>
  40fdc0:	ldur	x8, [x29, #-32]
  40fdc4:	add	x9, x8, #0x8
  40fdc8:	stur	x9, [x29, #-32]
  40fdcc:	adrp	x22, 424000 <__fxstatat@plt+0x20f90>
  40fdd0:	ldr	w9, [x22, #2760]
  40fdd4:	ldr	w21, [x8]
  40fdd8:	tbnz	w9, #31, 40fe54 <__fxstatat@plt+0xcde4>
  40fddc:	mov	w1, #0x406                 	// #1030
  40fde0:	mov	w0, w19
  40fde4:	mov	w2, w21
  40fde8:	bl	402e70 <fcntl@plt>
  40fdec:	mov	w20, w0
  40fdf0:	tbz	w0, #31, 40fe48 <__fxstatat@plt+0xcdd8>
  40fdf4:	bl	402fd0 <__errno_location@plt>
  40fdf8:	ldr	w8, [x0]
  40fdfc:	cmp	w8, #0x16
  40fe00:	b.ne	40fe48 <__fxstatat@plt+0xcdd8>  // b.any
  40fe04:	mov	w0, w19
  40fe08:	mov	w1, wzr
  40fe0c:	mov	w2, w21
  40fe10:	bl	402e70 <fcntl@plt>
  40fe14:	mov	w20, w0
  40fe18:	tbnz	w0, #31, 40fd3c <__fxstatat@plt+0xcccc>
  40fe1c:	mov	w8, #0xffffffff            	// #-1
  40fe20:	str	w8, [x22, #2760]
  40fe24:	mov	w8, #0x1                   	// #1
  40fe28:	b	40fe74 <__fxstatat@plt+0xce04>
  40fe2c:	ldur	x8, [x29, #-32]
  40fe30:	add	x9, x8, #0x8
  40fe34:	stur	x9, [x29, #-32]
  40fe38:	ldr	x2, [x8]
  40fe3c:	mov	w0, w19
  40fe40:	bl	402e70 <fcntl@plt>
  40fe44:	b	40fd38 <__fxstatat@plt+0xccc8>
  40fe48:	mov	w8, #0x1                   	// #1
  40fe4c:	str	w8, [x22, #2760]
  40fe50:	b	40fd3c <__fxstatat@plt+0xcccc>
  40fe54:	mov	w0, w19
  40fe58:	mov	w1, wzr
  40fe5c:	mov	w2, w21
  40fe60:	bl	402e70 <fcntl@plt>
  40fe64:	ldr	w8, [x22, #2760]
  40fe68:	mov	w20, w0
  40fe6c:	cmn	w8, #0x1
  40fe70:	cset	w8, eq  // eq = none
  40fe74:	cbz	w8, 40fd3c <__fxstatat@plt+0xcccc>
  40fe78:	tbnz	w20, #31, 40fd3c <__fxstatat@plt+0xcccc>
  40fe7c:	mov	w1, #0x1                   	// #1
  40fe80:	mov	w0, w20
  40fe84:	bl	402e70 <fcntl@plt>
  40fe88:	tbnz	w0, #31, 40fea4 <__fxstatat@plt+0xce34>
  40fe8c:	orr	w2, w0, #0x1
  40fe90:	mov	w1, #0x2                   	// #2
  40fe94:	mov	w0, w20
  40fe98:	bl	402e70 <fcntl@plt>
  40fe9c:	cmn	w0, #0x1
  40fea0:	b.ne	40fd3c <__fxstatat@plt+0xcccc>  // b.any
  40fea4:	bl	402fd0 <__errno_location@plt>
  40fea8:	ldr	w21, [x0]
  40feac:	mov	x19, x0
  40feb0:	mov	w0, w20
  40feb4:	bl	402c50 <close@plt>
  40feb8:	str	w21, [x19]
  40febc:	mov	w20, #0xffffffff            	// #-1
  40fec0:	b	40fd3c <__fxstatat@plt+0xcccc>
  40fec4:	mov	w8, w0
  40fec8:	cmp	w0, #0x26
  40fecc:	mov	w0, wzr
  40fed0:	b.hi	40fef0 <__fxstatat@plt+0xce80>  // b.pmore
  40fed4:	mov	w9, w8
  40fed8:	mov	w10, #0x1                   	// #1
  40fedc:	lsl	x9, x10, x9
  40fee0:	mov	x10, #0x410000              	// #4259840
  40fee4:	movk	x10, #0x40, lsl #32
  40fee8:	tst	x9, x10
  40feec:	b.ne	40fef8 <__fxstatat@plt+0xce88>  // b.any
  40fef0:	cmp	w8, #0x5f
  40fef4:	b.ne	40fefc <__fxstatat@plt+0xce8c>  // b.any
  40fef8:	ret
  40fefc:	mov	w0, #0x1                   	// #1
  40ff00:	ret
  40ff04:	stp	x29, x30, [sp, #-48]!
  40ff08:	stp	x22, x21, [sp, #16]
  40ff0c:	stp	x20, x19, [sp, #32]
  40ff10:	mov	x29, sp
  40ff14:	mov	x20, x1
  40ff18:	bl	402aa0 <fopen@plt>
  40ff1c:	mov	x19, x0
  40ff20:	cbz	x0, 40ff9c <__fxstatat@plt+0xcf2c>
  40ff24:	mov	x0, x19
  40ff28:	bl	402a40 <fileno@plt>
  40ff2c:	cmp	w0, #0x2
  40ff30:	b.hi	40ff9c <__fxstatat@plt+0xcf2c>  // b.pmore
  40ff34:	bl	40fb78 <__fxstatat@plt+0xcb08>
  40ff38:	tbnz	w0, #31, 40ff80 <__fxstatat@plt+0xcf10>
  40ff3c:	mov	w21, w0
  40ff40:	mov	x0, x19
  40ff44:	bl	40fb84 <__fxstatat@plt+0xcb14>
  40ff48:	cbnz	w0, 40ff60 <__fxstatat@plt+0xcef0>
  40ff4c:	mov	w0, w21
  40ff50:	mov	x1, x20
  40ff54:	bl	402b80 <fdopen@plt>
  40ff58:	mov	x19, x0
  40ff5c:	cbnz	x0, 40ff9c <__fxstatat@plt+0xcf2c>
  40ff60:	bl	402fd0 <__errno_location@plt>
  40ff64:	ldr	w22, [x0]
  40ff68:	mov	x20, x0
  40ff6c:	mov	w0, w21
  40ff70:	bl	402c50 <close@plt>
  40ff74:	mov	x19, xzr
  40ff78:	str	w22, [x20]
  40ff7c:	b	40ff9c <__fxstatat@plt+0xcf2c>
  40ff80:	bl	402fd0 <__errno_location@plt>
  40ff84:	ldr	w21, [x0]
  40ff88:	mov	x20, x0
  40ff8c:	mov	x0, x19
  40ff90:	bl	40fb84 <__fxstatat@plt+0xcb14>
  40ff94:	mov	x19, xzr
  40ff98:	str	w21, [x20]
  40ff9c:	mov	x0, x19
  40ffa0:	ldp	x20, x19, [sp, #32]
  40ffa4:	ldp	x22, x21, [sp, #16]
  40ffa8:	ldp	x29, x30, [sp], #48
  40ffac:	ret
  40ffb0:	stp	x29, x30, [sp, #-64]!
  40ffb4:	mov	x29, sp
  40ffb8:	stp	x19, x20, [sp, #16]
  40ffbc:	adrp	x20, 423000 <__fxstatat@plt+0x1ff90>
  40ffc0:	add	x20, x20, #0xdd0
  40ffc4:	stp	x21, x22, [sp, #32]
  40ffc8:	adrp	x21, 423000 <__fxstatat@plt+0x1ff90>
  40ffcc:	add	x21, x21, #0xdc8
  40ffd0:	sub	x20, x20, x21
  40ffd4:	mov	w22, w0
  40ffd8:	stp	x23, x24, [sp, #48]
  40ffdc:	mov	x23, x1
  40ffe0:	mov	x24, x2
  40ffe4:	bl	402840 <mbrtowc@plt-0x40>
  40ffe8:	cmp	xzr, x20, asr #3
  40ffec:	b.eq	410018 <__fxstatat@plt+0xcfa8>  // b.none
  40fff0:	asr	x20, x20, #3
  40fff4:	mov	x19, #0x0                   	// #0
  40fff8:	ldr	x3, [x21, x19, lsl #3]
  40fffc:	mov	x2, x24
  410000:	add	x19, x19, #0x1
  410004:	mov	x1, x23
  410008:	mov	w0, w22
  41000c:	blr	x3
  410010:	cmp	x20, x19
  410014:	b.ne	40fff8 <__fxstatat@plt+0xcf88>  // b.any
  410018:	ldp	x19, x20, [sp, #16]
  41001c:	ldp	x21, x22, [sp, #32]
  410020:	ldp	x23, x24, [sp, #48]
  410024:	ldp	x29, x30, [sp], #64
  410028:	ret
  41002c:	nop
  410030:	ret
  410034:	nop
  410038:	adrp	x2, 424000 <__fxstatat@plt+0x20f90>
  41003c:	mov	x1, #0x0                   	// #0
  410040:	ldr	x2, [x2, #1032]
  410044:	b	402990 <__cxa_atexit@plt>
  410048:	mov	x2, x1
  41004c:	mov	x1, x0
  410050:	mov	w0, #0x0                   	// #0
  410054:	b	402ff0 <__xstat@plt>
  410058:	mov	x2, x1
  41005c:	mov	w1, w0
  410060:	mov	w0, #0x0                   	// #0
  410064:	b	402f20 <__fxstat@plt>
  410068:	mov	x2, x1
  41006c:	mov	x1, x0
  410070:	mov	w0, #0x0                   	// #0
  410074:	b	402ee0 <__lxstat@plt>
  410078:	mov	x4, x1
  41007c:	mov	x5, x2
  410080:	mov	w1, w0
  410084:	mov	x2, x4
  410088:	mov	w0, #0x0                   	// #0
  41008c:	mov	w4, w3
  410090:	mov	x3, x5
  410094:	b	403070 <__fxstatat@plt>
  410098:	stp	x29, x30, [sp, #-32]!
  41009c:	mov	w4, w1
  4100a0:	mov	x1, x0
  4100a4:	mov	x29, sp
  4100a8:	add	x3, sp, #0x18
  4100ac:	mov	w0, #0x0                   	// #0
  4100b0:	str	x2, [sp, #24]
  4100b4:	mov	w2, w4
  4100b8:	bl	402930 <__xmknod@plt>
  4100bc:	ldp	x29, x30, [sp], #32
  4100c0:	ret

Disassembly of section .fini:

00000000004100c4 <.fini>:
  4100c4:	stp	x29, x30, [sp, #-16]!
  4100c8:	mov	x29, sp
  4100cc:	ldp	x29, x30, [sp], #16
  4100d0:	ret
