
ubuntu-preinstalled/ionice:     file format elf32-littlearm


Disassembly of section .init:

00000b98 <.init>:
 b98:	push	{r3, lr}
 b9c:	bl	1488 <strspn@plt+0x664>
 ba0:	pop	{r3, pc}

Disassembly of section .plt:

00000ba4 <raise@plt-0x14>:
 ba4:	push	{lr}		; (str lr, [sp, #-4]!)
 ba8:	ldr	lr, [pc, #4]	; bb4 <raise@plt-0x4>
 bac:	add	lr, pc, lr
 bb0:	ldr	pc, [lr, #8]!
 bb4:	andeq	r3, r1, r0, asr #6

00000bb8 <raise@plt>:
 bb8:	add	ip, pc, #0, 12
 bbc:	add	ip, ip, #77824	; 0x13000
 bc0:	ldr	pc, [ip, #832]!	; 0x340

00000bc4 <strcmp@plt>:
 bc4:	add	ip, pc, #0, 12
 bc8:	add	ip, ip, #77824	; 0x13000
 bcc:	ldr	pc, [ip, #824]!	; 0x338

00000bd0 <__cxa_finalize@plt>:
 bd0:	add	ip, pc, #0, 12
 bd4:	add	ip, ip, #77824	; 0x13000
 bd8:	ldr	pc, [ip, #816]!	; 0x330

00000bdc <strtol@plt>:
 bdc:	add	ip, pc, #0, 12
 be0:	add	ip, ip, #77824	; 0x13000
 be4:	ldr	pc, [ip, #808]!	; 0x328

00000be8 <strcspn@plt>:
 be8:	add	ip, pc, #0, 12
 bec:	add	ip, ip, #77824	; 0x13000
 bf0:	ldr	pc, [ip, #800]!	; 0x320

00000bf4 <free@plt>:
 bf4:	add	ip, pc, #0, 12
 bf8:	add	ip, ip, #77824	; 0x13000
 bfc:	ldr	pc, [ip, #792]!	; 0x318

00000c00 <ferror@plt>:
 c00:	add	ip, pc, #0, 12
 c04:	add	ip, ip, #77824	; 0x13000
 c08:	ldr	pc, [ip, #784]!	; 0x310

00000c0c <strndup@plt>:
 c0c:			; <UNDEFINED> instruction: 0xe7fd4778
 c10:	add	ip, pc, #0, 12
 c14:	add	ip, ip, #77824	; 0x13000
 c18:	ldr	pc, [ip, #772]!	; 0x304

00000c1c <_exit@plt>:
 c1c:	add	ip, pc, #0, 12
 c20:	add	ip, ip, #77824	; 0x13000
 c24:	ldr	pc, [ip, #764]!	; 0x2fc

00000c28 <memcpy@plt>:
 c28:	add	ip, pc, #0, 12
 c2c:	add	ip, ip, #77824	; 0x13000
 c30:	ldr	pc, [ip, #756]!	; 0x2f4

00000c34 <execvp@plt>:
 c34:	add	ip, pc, #0, 12
 c38:	add	ip, ip, #77824	; 0x13000
 c3c:	ldr	pc, [ip, #748]!	; 0x2ec

00000c40 <__strtoull_internal@plt>:
 c40:	add	ip, pc, #0, 12
 c44:	add	ip, ip, #77824	; 0x13000
 c48:	ldr	pc, [ip, #740]!	; 0x2e4

00000c4c <dcgettext@plt>:
 c4c:	add	ip, pc, #0, 12
 c50:	add	ip, ip, #77824	; 0x13000
 c54:	ldr	pc, [ip, #732]!	; 0x2dc

00000c58 <strdup@plt>:
 c58:			; <UNDEFINED> instruction: 0xe7fd4778
 c5c:	add	ip, pc, #0, 12
 c60:	add	ip, ip, #77824	; 0x13000
 c64:	ldr	pc, [ip, #720]!	; 0x2d0

00000c68 <__stack_chk_fail@plt>:
 c68:	add	ip, pc, #0, 12
 c6c:	add	ip, ip, #77824	; 0x13000
 c70:	ldr	pc, [ip, #712]!	; 0x2c8

00000c74 <textdomain@plt>:
 c74:	add	ip, pc, #0, 12
 c78:	add	ip, ip, #77824	; 0x13000
 c7c:	ldr	pc, [ip, #704]!	; 0x2c0

00000c80 <strcasecmp@plt>:
 c80:	add	ip, pc, #0, 12
 c84:	add	ip, ip, #77824	; 0x13000
 c88:	ldr	pc, [ip, #696]!	; 0x2b8

00000c8c <err@plt>:
 c8c:	add	ip, pc, #0, 12
 c90:	add	ip, ip, #77824	; 0x13000
 c94:	ldr	pc, [ip, #688]!	; 0x2b0

00000c98 <__fpending@plt>:
 c98:	add	ip, pc, #0, 12
 c9c:	add	ip, ip, #77824	; 0x13000
 ca0:	ldr	pc, [ip, #680]!	; 0x2a8

00000ca4 <puts@plt>:
 ca4:			; <UNDEFINED> instruction: 0xe7fd4778
 ca8:	add	ip, pc, #0, 12
 cac:	add	ip, ip, #77824	; 0x13000
 cb0:	ldr	pc, [ip, #668]!	; 0x29c

00000cb4 <malloc@plt>:
 cb4:	add	ip, pc, #0, 12
 cb8:	add	ip, ip, #77824	; 0x13000
 cbc:	ldr	pc, [ip, #660]!	; 0x294

00000cc0 <__libc_start_main@plt>:
 cc0:	add	ip, pc, #0, 12
 cc4:	add	ip, ip, #77824	; 0x13000
 cc8:	ldr	pc, [ip, #652]!	; 0x28c

00000ccc <__gmon_start__@plt>:
 ccc:	add	ip, pc, #0, 12
 cd0:	add	ip, ip, #77824	; 0x13000
 cd4:	ldr	pc, [ip, #644]!	; 0x284

00000cd8 <getopt_long@plt>:
 cd8:	add	ip, pc, #0, 12
 cdc:	add	ip, ip, #77824	; 0x13000
 ce0:	ldr	pc, [ip, #636]!	; 0x27c

00000ce4 <__ctype_b_loc@plt>:
 ce4:	add	ip, pc, #0, 12
 ce8:	add	ip, ip, #77824	; 0x13000
 cec:	ldr	pc, [ip, #628]!	; 0x274

00000cf0 <exit@plt>:
 cf0:	add	ip, pc, #0, 12
 cf4:	add	ip, ip, #77824	; 0x13000
 cf8:	ldr	pc, [ip, #620]!	; 0x26c

00000cfc <syscall@plt>:
 cfc:	add	ip, pc, #0, 12
 d00:	add	ip, ip, #77824	; 0x13000
 d04:	ldr	pc, [ip, #612]!	; 0x264

00000d08 <strtoul@plt>:
 d08:	add	ip, pc, #0, 12
 d0c:	add	ip, ip, #77824	; 0x13000
 d10:	ldr	pc, [ip, #604]!	; 0x25c

00000d14 <strlen@plt>:
 d14:	add	ip, pc, #0, 12
 d18:	add	ip, ip, #77824	; 0x13000
 d1c:	ldr	pc, [ip, #596]!	; 0x254

00000d20 <strchr@plt>:
 d20:	add	ip, pc, #0, 12
 d24:	add	ip, ip, #77824	; 0x13000
 d28:	ldr	pc, [ip, #588]!	; 0x24c

00000d2c <warnx@plt>:
 d2c:	add	ip, pc, #0, 12
 d30:	add	ip, ip, #77824	; 0x13000
 d34:	ldr	pc, [ip, #580]!	; 0x244

00000d38 <__errno_location@plt>:
 d38:	add	ip, pc, #0, 12
 d3c:	add	ip, ip, #77824	; 0x13000
 d40:	ldr	pc, [ip, #572]!	; 0x23c

00000d44 <__cxa_atexit@plt>:
 d44:			; <UNDEFINED> instruction: 0xe7fd4778
 d48:	add	ip, pc, #0, 12
 d4c:	add	ip, ip, #77824	; 0x13000
 d50:	ldr	pc, [ip, #560]!	; 0x230

00000d54 <__vasprintf_chk@plt>:
 d54:	add	ip, pc, #0, 12
 d58:	add	ip, ip, #77824	; 0x13000
 d5c:	ldr	pc, [ip, #552]!	; 0x228

00000d60 <fgetc@plt>:
 d60:	add	ip, pc, #0, 12
 d64:	add	ip, ip, #77824	; 0x13000
 d68:	ldr	pc, [ip, #544]!	; 0x220

00000d6c <__printf_chk@plt>:
 d6c:			; <UNDEFINED> instruction: 0xe7fd4778
 d70:	add	ip, pc, #0, 12
 d74:	add	ip, ip, #77824	; 0x13000
 d78:	ldr	pc, [ip, #532]!	; 0x214

00000d7c <strtod@plt>:
 d7c:	add	ip, pc, #0, 12
 d80:	add	ip, ip, #77824	; 0x13000
 d84:	ldr	pc, [ip, #524]!	; 0x20c

00000d88 <__fprintf_chk@plt>:
 d88:	add	ip, pc, #0, 12
 d8c:	add	ip, ip, #77824	; 0x13000
 d90:	ldr	pc, [ip, #516]!	; 0x204

00000d94 <fclose@plt>:
 d94:	add	ip, pc, #0, 12
 d98:	add	ip, ip, #77824	; 0x13000
 d9c:	ldr	pc, [ip, #508]!	; 0x1fc

00000da0 <setlocale@plt>:
 da0:	add	ip, pc, #0, 12
 da4:	add	ip, ip, #77824	; 0x13000
 da8:	ldr	pc, [ip, #500]!	; 0x1f4

00000dac <errx@plt>:
 dac:	add	ip, pc, #0, 12
 db0:	add	ip, ip, #77824	; 0x13000
 db4:	ldr	pc, [ip, #492]!	; 0x1ec

00000db8 <warn@plt>:
 db8:	add	ip, pc, #0, 12
 dbc:	add	ip, ip, #77824	; 0x13000
 dc0:	ldr	pc, [ip, #484]!	; 0x1e4

00000dc4 <fputc@plt>:
 dc4:	add	ip, pc, #0, 12
 dc8:	add	ip, ip, #77824	; 0x13000
 dcc:	ldr	pc, [ip, #476]!	; 0x1dc

00000dd0 <localeconv@plt>:
 dd0:	add	ip, pc, #0, 12
 dd4:	add	ip, ip, #77824	; 0x13000
 dd8:	ldr	pc, [ip, #468]!	; 0x1d4

00000ddc <__strtoll_internal@plt>:
 ddc:	add	ip, pc, #0, 12
 de0:	add	ip, ip, #77824	; 0x13000
 de4:	ldr	pc, [ip, #460]!	; 0x1cc

00000de8 <bindtextdomain@plt>:
 de8:	add	ip, pc, #0, 12
 dec:	add	ip, ip, #77824	; 0x13000
 df0:	ldr	pc, [ip, #452]!	; 0x1c4

00000df4 <fputs@plt>:
 df4:	add	ip, pc, #0, 12
 df8:	add	ip, ip, #77824	; 0x13000
 dfc:	ldr	pc, [ip, #444]!	; 0x1bc

00000e00 <strncmp@plt>:
 e00:	add	ip, pc, #0, 12
 e04:	add	ip, ip, #77824	; 0x13000
 e08:	ldr	pc, [ip, #436]!	; 0x1b4

00000e0c <abort@plt>:
 e0c:	add	ip, pc, #0, 12
 e10:	add	ip, ip, #77824	; 0x13000
 e14:	ldr	pc, [ip, #428]!	; 0x1ac

00000e18 <__snprintf_chk@plt>:
 e18:	add	ip, pc, #0, 12
 e1c:	add	ip, ip, #77824	; 0x13000
 e20:	ldr	pc, [ip, #420]!	; 0x1a4

00000e24 <strspn@plt>:
 e24:	add	ip, pc, #0, 12
 e28:	add	ip, ip, #77824	; 0x13000
 e2c:	ldr	pc, [ip, #412]!	; 0x19c

Disassembly of section .text:

00000e30 <.text>:
     e30:	svcmi	0x00f0e92d
     e34:			; <UNDEFINED> instruction: 0xf8df460f
     e38:	addlt	r1, fp, r0, asr #10
     e3c:	ldrmi	pc, [ip, #-2271]!	; 0xfffff721
     e40:	ldrbtmi	r4, [r9], #-1665	; 0xfffff97f
     e44:			; <UNDEFINED> instruction: 0xf7ff2006
     e48:	ldrbtmi	lr, [ip], #-4012	; 0xfffff054
     e4c:	ldrne	pc, [r0, #-2271]!	; 0xfffff721
     e50:	strtmi	r2, [r0], -r2, lsl #12
     e54:	strpl	pc, [ip, #-2271]!	; 0xfffff721
     e58:			; <UNDEFINED> instruction: 0xf8df4479
     e5c:			; <UNDEFINED> instruction: 0xf7ffb52c
     e60:	strtmi	lr, [r0], -r4, asr #31
     e64:	svc	0x0006f7ff
     e68:	streq	pc, [r0, #-2271]!	; 0xfffff721
     e6c:	strcs	r4, [r0], #-1149	; 0xfffffb83
     e70:			; <UNDEFINED> instruction: 0xf8df4478
     e74:			; <UNDEFINED> instruction: 0xf002a51c
     e78:	ldrcc	pc, [r0, #-2095]	; 0xfffff7d1
     e7c:	ldrbtmi	r2, [fp], #772	; 0x304
     e80:	strtmi	r9, [r0], r5, lsl #6
     e84:	strcc	pc, [ip, #-2271]	; 0xfffff721
     e88:	stmib	sp, {r1, r3, r4, r5, r6, r7, sl, lr}^
     e8c:	ldrbtmi	r4, [fp], #-1027	; 0xfffffbfd
     e90:	strcc	lr, [r6], -sp, asr #19
     e94:	strtmi	r2, [fp], -r0, lsl #4
     e98:	ldrtmi	r9, [r9], -r0, lsl #4
     e9c:			; <UNDEFINED> instruction: 0x4648465a
     ea0:	svc	0x001af7ff
     ea4:			; <UNDEFINED> instruction: 0xf0001c42
     ea8:			; <UNDEFINED> instruction: 0xf1a080ce
     eac:	bcs	9417f4 <strspn@plt+0x9409d0>
     eb0:	mvnshi	pc, r0, lsl #4
     eb4:			; <UNDEFINED> instruction: 0xf012e8df
     eb8:			; <UNDEFINED> instruction: 0x01f2009c
     ebc:	ldrsheq	r0, [r2, #18]!
     ec0:	ldrsheq	r0, [r2, #18]!
     ec4:	mvnseq	r0, r9, lsl #1
     ec8:	ldrsheq	r0, [r2, #18]!
     ecc:	ldrsheq	r0, [r2, #18]!
     ed0:	ldrsheq	r0, [r2, #18]!
     ed4:	ldrsheq	r0, [r2, #18]!
     ed8:	ldrsheq	r0, [r2, #18]!
     edc:	strdeq	r0, [r6], #-18	; 0xffffffee	; <UNPREDICTABLE>
     ee0:	ldrsheq	r0, [r2, #18]!
     ee4:	ldrsheq	r0, [r2, #18]!
     ee8:	mvnseq	r0, sp, asr r1
     eec:	ldrsheq	r0, [r2, #18]!
     ef0:	ldrsheq	r0, [r2, #18]!
     ef4:	mvnseq	r0, lr, asr #32
     ef8:	mvnseq	r0, r2, asr #32
     efc:	ldrsheq	r0, [r2, #18]!
     f00:	eoreq	r0, r6, lr, lsr r0
     f04:	svceq	0x0000f1b8
     f08:	eorhi	pc, ip, #64	; 0x40
     f0c:	strne	pc, [r8], #2271	; 0x8df
     f10:	andcs	r4, r5, #64, 12	; 0x4000000
     f14:	stmdaeq	r3, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
     f18:			; <UNDEFINED> instruction: 0xf7ff4479
     f1c:			; <UNDEFINED> instruction: 0xf8dfee98
     f20:			; <UNDEFINED> instruction: 0xf85a347c
     f24:	strmi	r2, [r1], -r3
     f28:	ldmdavs	r0, {r2, r9, sl, lr}
     f2c:			; <UNDEFINED> instruction: 0xf840f001
     f30:	str	r9, [pc, r4]!
     f34:	movwcs	r9, #6662	; 0x1a06
     f38:			; <UNDEFINED> instruction: 0xe7ab6013
     f3c:	svceq	0x0000f1b8
     f40:	andshi	pc, r0, #64	; 0x40
     f44:	ldrbne	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
     f48:	andcs	r4, r5, #64, 12	; 0x4000000
     f4c:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
     f50:			; <UNDEFINED> instruction: 0xe7e24479
     f54:	strbcc	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
     f58:	cdpls	2, 0, cr2, cr3, cr5, {0}
     f5c:			; <UNDEFINED> instruction: 0xf8df2000
     f60:			; <UNDEFINED> instruction: 0xf0461444
     f64:	strls	r0, [r3], -r1, lsl #12
     f68:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
     f6c:	ldmdavs	fp, {r0, r3, r4, r5, r6, sl, lr}
     f70:			; <UNDEFINED> instruction: 0xf7ff9305
     f74:	blls	17c92c <strspn@plt+0x17bb08>
     f78:	ldrmi	r4, [r8], -r1, lsl #12
     f7c:			; <UNDEFINED> instruction: 0xf818f001
     f80:	str	r9, [r7, r5]
     f84:	mcr	7, 5, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
     f88:	ldrcc	pc, [r0], #-2271	; 0xfffff721
     f8c:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
     f90:	ldmdavs	fp, {r0, r1, r2, r8, r9, ip, pc}
     f94:	mulne	r0, r3, r9
     f98:			; <UNDEFINED> instruction: 0xf8326802
     f9c:			; <UNDEFINED> instruction: 0xf4166011
     fa0:	eorsle	r6, r0, r0, lsl #12
     fa4:	strne	pc, [r0], #-2271	; 0xfffff721
     fa8:	andcs	r2, r0, r5, lsl #4
     fac:	ldrbtmi	r9, [r9], #-775	; 0xfffffcf9
     fb0:	mcr	7, 2, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
     fb4:	strmi	r9, [r1], -r7, lsl #22
     fb8:			; <UNDEFINED> instruction: 0xf0004618
     fbc:	strdls	pc, [r7], -r9
     fc0:			; <UNDEFINED> instruction: 0xf0439b03
     fc4:	movwls	r0, #13058	; 0x3302
     fc8:	ldmibmi	r8!, {r2, r5, r6, r8, r9, sl, sp, lr, pc}^
     fcc:	andcs	r2, r0, r5, lsl #4
     fd0:			; <UNDEFINED> instruction: 0xf7ff4479
     fd4:	bmi	ffdbc8cc <strspn@plt+0xffdbbaa8>
     fd8:			; <UNDEFINED> instruction: 0xf85a4bf6
     fdc:	ldrbtmi	r2, [fp], #-2
     fe0:			; <UNDEFINED> instruction: 0x46016812
     fe4:			; <UNDEFINED> instruction: 0xf7ff2001
     fe8:	andcs	lr, r0, r4, asr #29
     fec:	mcr	7, 4, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
     ff0:	svceq	0x0000f1b8
     ff4:			; <UNDEFINED> instruction: 0x81b6f040
     ff8:	strbmi	r4, [r0], -pc, ror #19
     ffc:			; <UNDEFINED> instruction: 0xf04f2205
    1000:	ldrbtmi	r0, [r9], #-2050	; 0xfffff7fe
    1004:	bmi	ffb7ae30 <strspn@plt+0xffb7a00c>
    1008:	eorhi	pc, r0, sp, asr #17
    100c:	ldrbtmi	r4, [sl], #-1688	; 0xfffff968
    1010:	eorge	pc, r4, sp, asr #17
    1014:	ldrmi	r4, [r4], -r2, lsr #13
    1018:	blne	13f170 <strspn@plt+0x13e34c>
    101c:			; <UNDEFINED> instruction: 0xf7ff4640
    1020:	stmdacs	r0, {r4, r5, r9, sl, fp, sp, lr, pc}
    1024:	adchi	pc, r0, r0
    1028:	cfmadd32cs	mvax0, mvfx3, mvfx4, mvfx1
    102c:	stmibmi	r4!, {r2, r4, r5, r6, r7, r8, ip, lr, pc}^
    1030:	andcs	r2, r0, r5, lsl #4
    1034:			; <UNDEFINED> instruction: 0xf7ff4479
    1038:	blls	1fc868 <strspn@plt+0x1fba44>
    103c:			; <UNDEFINED> instruction: 0x4601681a
    1040:			; <UNDEFINED> instruction: 0xf7ff2001
    1044:	mcrls	14, 0, lr, cr7, cr4, {5}
    1048:	mrrcle	14, 0, r2, r4, cr2
    104c:	ldcle	14, cr2, [sl], {-0}
    1050:	blls	f548c <strspn@plt+0xf4668>
    1054:	movweq	pc, #4115	; 0x1013	; <UNPREDICTABLE>
    1058:	andsle	r9, r4, r5, lsl #6
    105c:	ldrbtmi	r4, [fp], #-3033	; 0xfffff427
    1060:	movwls	r6, #22555	; 0x581b
    1064:			; <UNDEFINED> instruction: 0xf0002b00
    1068:			; <UNDEFINED> instruction: 0x96058174
    106c:	blmi	ff5b91b8 <strspn@plt+0xff5b8394>
    1070:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    1074:	ldmibmi	r5, {r3, r4, r5, r8, fp, ip, sp, pc}^
    1078:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    107c:	stcl	7, cr15, [r6, #1020]!	; 0x3fc
    1080:			; <UNDEFINED> instruction: 0xf7ff4631
    1084:	ldmib	sp, {r2, r4, r6, r9, sl, fp, sp, lr, pc}^
    1088:	b	14cd89c <strspn@plt+0x14cca78>
    108c:			; <UNDEFINED> instruction: 0xf0400002
    1090:	blmi	ff3e1530 <strspn@plt+0xff3e070c>
    1094:	andpl	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    1098:	strbmi	r6, [fp, #-2091]	; 0xfffff7d5
    109c:	tsthi	r7, r0	; <UNPREDICTABLE>
    10a0:	svceq	0x0000f1b8
    10a4:	msrhi	CPSR_fc, r0, asr #32
    10a8:			; <UNDEFINED> instruction: 0xf857682b
    10ac:	stccs	0, cr4, [r0], {35}	; 0x23
    10b0:	teqhi	r7, r0	; <UNPREDICTABLE>
    10b4:	ldrtmi	r9, [r1], -r5, lsl #20
    10b8:	andcs	r2, r0, r1, lsl #6
    10bc:	blx	fe1bd0c4 <strspn@plt+0xfe1bc2a0>
    10c0:	bl	1db174 <strspn@plt+0x1da350>
    10c4:			; <UNDEFINED> instruction: 0xf8570183
    10c8:			; <UNDEFINED> instruction: 0xf7ff0023
    10cc:			; <UNDEFINED> instruction: 0xf7ffedb4
    10d0:	stmibmi	r0, {r2, r4, r5, r9, sl, fp, sp, lr, pc}^
    10d4:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    10d8:	andcs	r6, r0, r3, lsl #16
    10dc:	svclt	0x000c2b02
    10e0:	ldrbtcs	r2, [lr], #-1151	; 0xfffffb81
    10e4:	ldc	7, cr15, [r2, #1020]!	; 0x3fc
    10e8:			; <UNDEFINED> instruction: 0xf857682b
    10ec:	strmi	r2, [r1], -r3, lsr #32
    10f0:			; <UNDEFINED> instruction: 0xf7ff4620
    10f4:	cdpcs	13, 0, cr14, cr3, cr12, {6}
    10f8:	blls	f57e4 <strspn@plt+0xf49c0>
    10fc:			; <UNDEFINED> instruction: 0xf14007db
    1100:	blmi	fed61494 <strspn@plt+0xfed60670>
    1104:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    1108:			; <UNDEFINED> instruction: 0xf0002800
    110c:	movwcs	r8, #28952	; 0x7118
    1110:			; <UNDEFINED> instruction: 0xf1b89305
    1114:	svclt	0x00180300
    1118:	bls	c9d24 <strspn@plt+0xc8f00>
    111c:			; <UNDEFINED> instruction: 0xf0002a00
    1120:	blcs	21490 <strspn@plt+0x2066c>
    1124:	sbcshi	pc, r7, r0
    1128:			; <UNDEFINED> instruction: 0x9014f8dd
    112c:	stmdals	r4, {r0, r1, r6, r9, sl, lr}
    1130:			; <UNDEFINED> instruction: 0x464a4631
    1134:	blx	12bd13c <strspn@plt+0x12bc318>
    1138:			; <UNDEFINED> instruction: 0xf85a4ba5
    113c:	and	r5, sl, r3
    1140:			; <UNDEFINED> instruction: 0xf0004621
    1144:			; <UNDEFINED> instruction: 0x4643ff35
    1148:	ldrtmi	r4, [r1], -sl, asr #12
    114c:	blx	fbd154 <strspn@plt+0xfbc330>
    1150:	movwcc	r6, #6187	; 0x182b
    1154:	stmdavs	fp!, {r0, r1, r3, r5, sp, lr}
    1158:	eoreq	pc, r3, r7, asr r8	; <UNPREDICTABLE>
    115c:	mvnle	r2, r0, lsl #16
    1160:	andlt	r2, fp, r0
    1164:	svchi	0x00f0e8bd
    1168:			; <UNDEFINED> instruction: 0x96074654
    116c:	bhi	23b8e8 <strspn@plt+0x23aac4>
    1170:	blmi	fe6bae10 <strspn@plt+0xfe6b9fec>
    1174:	ldmibmi	sl, {r0, r2, r9, sp}
    1178:			; <UNDEFINED> instruction: 0xf85a2000
    117c:	ldrbtmi	r3, [r9], #-3
    1180:			; <UNDEFINED> instruction: 0xf7ff681c
    1184:	strtmi	lr, [r1], -r4, ror #26
    1188:	mrc	7, 1, APSR_nzcv, cr4, cr15, {7}
    118c:	andcs	r4, r5, #2441216	; 0x254000
    1190:	ldrbtmi	r2, [r9], #-0
    1194:	ldcl	7, cr15, [sl, #-1020]	; 0xfffffc04
    1198:	smlabbcs	r1, r5, fp, r4
    119c:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    11a0:			; <UNDEFINED> instruction: 0x4602681b
    11a4:			; <UNDEFINED> instruction: 0xf7ff4620
    11a8:			; <UNDEFINED> instruction: 0x4621edf0
    11ac:			; <UNDEFINED> instruction: 0xf7ff200a
    11b0:	stmibmi	sp, {r1, r3, r9, sl, fp, sp, lr, pc}
    11b4:	andcs	r2, r0, r5, lsl #4
    11b8:			; <UNDEFINED> instruction: 0xf7ff4479
    11bc:	strtmi	lr, [r1], -r8, asr #26
    11c0:	mrc	7, 0, APSR_nzcv, cr8, cr15, {7}
    11c4:	andcs	r4, r5, #2244608	; 0x224000
    11c8:	ldrbtmi	r2, [r9], #-0
    11cc:	ldc	7, cr15, [lr, #-1020]!	; 0xfffffc04
    11d0:			; <UNDEFINED> instruction: 0xf7ff4621
    11d4:	stmibmi	r6, {r4, r9, sl, fp, sp, lr, pc}
    11d8:	andcs	r2, r0, r5, lsl #4
    11dc:			; <UNDEFINED> instruction: 0xf7ff4479
    11e0:			; <UNDEFINED> instruction: 0x4621ed36
    11e4:	mcr	7, 0, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
    11e8:	andcs	r4, r5, #2129920	; 0x208000
    11ec:	ldrbtmi	r2, [r9], #-0
    11f0:	stc	7, cr15, [ip, #-1020]!	; 0xfffffc04
    11f4:			; <UNDEFINED> instruction: 0xf7ff4621
    11f8:	ldmdbmi	pc!, {r1, r2, r3, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}^	; <UNPREDICTABLE>
    11fc:	andcs	r2, r0, r5, lsl #4
    1200:			; <UNDEFINED> instruction: 0xf7ff4479
    1204:	strtmi	lr, [r1], -r4, lsr #26
    1208:	ldcl	7, cr15, [r4, #1020]!	; 0x3fc
    120c:	andcs	r4, r5, #2015232	; 0x1ec000
    1210:	ldrbtmi	r2, [r9], #-0
    1214:	ldc	7, cr15, [sl, #-1020]	; 0xfffffc04
    1218:			; <UNDEFINED> instruction: 0xf7ff4621
    121c:	ldmdbmi	r8!, {r2, r3, r5, r6, r7, r8, sl, fp, sp, lr, pc}^
    1220:	andcs	r2, r0, r5, lsl #4
    1224:			; <UNDEFINED> instruction: 0xf7ff4479
    1228:			; <UNDEFINED> instruction: 0x4621ed12
    122c:	stcl	7, cr15, [r2, #1020]!	; 0x3fc
    1230:	andcs	r4, r5, #116, 18	; 0x1d0000
    1234:	ldrbtmi	r2, [r9], #-0
    1238:	stc	7, cr15, [r8, #-1020]	; 0xfffffc04
    123c:			; <UNDEFINED> instruction: 0xf7ff4621
    1240:			; <UNDEFINED> instruction: 0x4621edda
    1244:			; <UNDEFINED> instruction: 0xf7ff200a
    1248:	stmdbmi	pc!, {r1, r2, r3, r4, r5, r7, r8, sl, fp, sp, lr, pc}^	; <UNPREDICTABLE>
    124c:	andcs	r2, r0, r5, lsl #4
    1250:			; <UNDEFINED> instruction: 0xf7ff4479
    1254:	stmdbmi	sp!, {r2, r3, r4, r5, r6, r7, sl, fp, sp, lr, pc}^
    1258:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    125c:	andcs	r4, r0, r3, lsl #12
    1260:			; <UNDEFINED> instruction: 0xf7ff9303
    1264:	stmdbmi	sl!, {r2, r4, r5, r6, r7, sl, fp, sp, lr, pc}^
    1268:	ldrbtmi	r4, [r9], #-2666	; 0xfffff596
    126c:	stmdbmi	sl!, {r8, ip, pc}^
    1270:	blls	d2460 <strspn@plt+0xd163c>
    1274:	andls	r4, r1, r9, ror r4
    1278:			; <UNDEFINED> instruction: 0xf7ff2001
    127c:	stmdbmi	r7!, {r1, r3, r4, r5, r6, r8, sl, fp, sp, lr, pc}^
    1280:	andcs	r2, r0, r5, lsl #4
    1284:			; <UNDEFINED> instruction: 0xf7ff4479
    1288:	bmi	197c618 <strspn@plt+0x197b7f4>
    128c:			; <UNDEFINED> instruction: 0x4601447a
    1290:			; <UNDEFINED> instruction: 0xf7ff2001
    1294:	andcs	lr, r0, lr, ror #26
    1298:	stc	7, cr15, [sl, #-1020]!	; 0xfffffc04
    129c:	andcs	r4, r5, #1589248	; 0x184000
    12a0:	andcs	r4, r0, r1, ror #22
    12a4:			; <UNDEFINED> instruction: 0xf85a4479
    12a8:	ldmdavs	ip, {r0, r1, ip, sp}
    12ac:	stcl	7, cr15, [lr], {255}	; 0xff
    12b0:	tstcs	r1, pc, lsr fp
    12b4:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    12b8:			; <UNDEFINED> instruction: 0x4602681b
    12bc:			; <UNDEFINED> instruction: 0xf7ff4620
    12c0:	andcs	lr, r1, r4, ror #26
    12c4:	ldc	7, cr15, [r4, #-1020]	; 0xfffffc04
    12c8:	movwls	r2, #21255	; 0x5307
    12cc:	ldrdcs	lr, [r1, -fp]
    12d0:			; <UNDEFINED> instruction: 0xf93ef000
    12d4:	blmi	fbafec <strspn@plt+0xfba1c8>
    12d8:	andpl	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    12dc:	bls	fae74 <strspn@plt+0xfa050>
    12e0:	movweq	pc, #440	; 0x1b8	; <UNPREDICTABLE>
    12e4:	movwcs	fp, #7960	; 0x1f18
    12e8:			; <UNDEFINED> instruction: 0xf47f2a00
    12ec:	blcs	2cf5c <strspn@plt+0x2c138>
    12f0:	svcge	0x0013f43f
    12f4:			; <UNDEFINED> instruction: 0xf85a4b36
    12f8:	stmdals	r4, {r0, r1, ip, lr}
    12fc:			; <UNDEFINED> instruction: 0xf0004641
    1300:	and	pc, r8, r7, lsr #18
    1304:			; <UNDEFINED> instruction: 0xf0004621
    1308:			; <UNDEFINED> instruction: 0x4641fe53
    130c:			; <UNDEFINED> instruction: 0xf920f000
    1310:	movwcc	r6, #6187	; 0x182b
    1314:	stmdavs	fp!, {r0, r1, r3, r5, sp, lr}
    1318:	eoreq	pc, r3, r7, asr r8	; <UNPREDICTABLE>
    131c:	mvnsle	r2, r0, lsl #16
    1320:	stmdbmi	r2, {r1, r2, r3, r4, r8, r9, sl, sp, lr, pc}^
    1324:	strtmi	r2, [r0], -r5, lsl #4
    1328:			; <UNDEFINED> instruction: 0xf7ff4479
    132c:			; <UNDEFINED> instruction: 0xf7ffec90
    1330:	ldmdbmi	pc!, {r1, r2, r3, r4, r5, r6, r7, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
    1334:			; <UNDEFINED> instruction: 0x46204b3c
    1338:	andcs	r4, r5, #2030043136	; 0x79000000
    133c:	ldmdbmi	sp!, {r0, r1, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    1340:	movwcs	r2, #29189	; 0x7205
    1344:	ldrbtmi	r9, [r9], #-773	; 0xfffffcfb
    1348:	stc	7, cr15, [r0], {255}	; 0xff
    134c:	stcl	7, cr15, [lr], #1020	; 0x3fc
    1350:	ldmdbmi	r9!, {r0, r1, r2, r3, r4, r6, r7, r9, sl, sp, lr, pc}
    1354:	ldrmi	r2, [r8], -r5, lsl #4
    1358:			; <UNDEFINED> instruction: 0xf7ff4479
    135c:			; <UNDEFINED> instruction: 0xf7ffec78
    1360:	ldrb	lr, [r6], r6, ror #25
    1364:	andcs	r4, r5, #868352	; 0xd4000
    1368:	ldrbtmi	r2, [r9], #-0
    136c:	stcl	7, cr15, [lr], #-1020	; 0xfffffc04
    1370:	andcs	r4, r1, r1, lsl #12
    1374:	ldc	7, cr15, [sl, #-1020]	; 0xfffffc04
    1378:	andeq	r2, r0, sl, ror #3
    137c:	andeq	r2, r0, r6, lsl #2
    1380:	andeq	r2, r0, r4, ror #1
    1384:	andeq	r2, r1, r4, ror #29
    1388:	andeq	r2, r0, sl, lsr r5
    138c:	muleq	r0, r9, r7
    1390:	andeq	r3, r1, r8, rrx
    1394:	andeq	r3, r1, lr, ror r1
    1398:	ldrdeq	r2, [r0], -r8
    139c:	andeq	r0, r0, r8, lsl #2
    13a0:	andeq	r2, r0, r0, ror r0
    13a4:	strdeq	r1, [r0], -r0
    13a8:	andeq	r1, r0, sl, asr #31
    13ac:	andeq	r2, r0, r8, lsr r0
    13b0:	andeq	r0, r0, r0, lsl #2
    13b4:	andeq	r2, r0, r6, lsr r0
    13b8:	ldrdeq	r1, [r0], -r6
    13bc:	andeq	r2, r1, r2, asr #26
    13c0:	andeq	r2, r0, r8, lsr #8
    13c4:	andeq	r2, r1, lr, lsr #31
    13c8:	muleq	r1, ip, pc	; <UNPREDICTABLE>
    13cc:	andeq	r2, r0, r6, lsr #7
    13d0:	andeq	r0, r0, r8, ror #1
    13d4:	andeq	r2, r0, r2, ror #6
    13d8:	andeq	r2, r1, r8, lsl #30
    13dc:	strdeq	r0, [r0], -r8
    13e0:	andeq	r1, r0, r6, lsr #29
    13e4:	muleq	r0, lr, lr
    13e8:	andeq	r1, r0, r8, ror #29
    13ec:	andeq	r1, r0, sl, lsl pc
    13f0:	andeq	r1, r0, r4, lsl pc
    13f4:	andeq	r1, r0, sl, lsl #31
    13f8:	andeq	r2, r0, ip
    13fc:	andeq	r2, r0, sl, lsr r0
    1400:	andeq	r2, r0, r4, ror r0
    1404:	andeq	r2, r0, lr, lsl #1
    1408:	andeq	r2, r0, r4, asr #1
    140c:	andeq	r2, r0, lr, asr #1
    1410:	andeq	r2, r0, lr, ror #1
    1414:	andeq	r2, r0, r8, asr #1
    1418:	ldrdeq	r2, [r0], -r0
    141c:	andeq	r2, r0, r4, ror #1
    1420:	strdeq	r2, [r0], -r8
    1424:	andeq	r2, r0, ip, ror #1
    1428:	andeq	r0, r0, ip, ror #1
    142c:	andeq	r2, r0, r8, lsr #2
    1430:	andeq	r2, r0, r8, asr r0
    1434:	andeq	r2, r0, lr, lsr #1
    1438:	andeq	r2, r0, r0, ror r0
    143c:	andeq	r1, r0, r6, lsr #24
    1440:	bleq	3d584 <strspn@plt+0x3c760>
    1444:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    1448:	strbtmi	fp, [sl], -r2, lsl #24
    144c:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    1450:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    1454:	ldrmi	sl, [sl], #776	; 0x308
    1458:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    145c:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    1460:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    1464:			; <UNDEFINED> instruction: 0xf85a4b06
    1468:	stmdami	r6, {r0, r1, ip, sp}
    146c:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    1470:	stc	7, cr15, [r6], #-1020	; 0xfffffc04
    1474:	stcl	7, cr15, [sl], {255}	; 0xff
    1478:	andeq	r2, r1, ip, ror sl
    147c:	ldrdeq	r0, [r0], -r8
    1480:	strdeq	r0, [r0], -r4
    1484:	strdeq	r0, [r0], -ip
    1488:	ldr	r3, [pc, #20]	; 14a4 <strspn@plt+0x680>
    148c:	ldr	r2, [pc, #20]	; 14a8 <strspn@plt+0x684>
    1490:	add	r3, pc, r3
    1494:	ldr	r2, [r3, r2]
    1498:	cmp	r2, #0
    149c:	bxeq	lr
    14a0:	b	ccc <__gmon_start__@plt>
    14a4:	andeq	r2, r1, ip, asr sl
    14a8:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    14ac:	blmi	1d34cc <strspn@plt+0x1d26a8>
    14b0:	bmi	1d2698 <strspn@plt+0x1d1874>
    14b4:	addmi	r4, r3, #2063597568	; 0x7b000000
    14b8:	andle	r4, r3, sl, ror r4
    14bc:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    14c0:	ldrmi	fp, [r8, -r3, lsl #2]
    14c4:	svclt	0x00004770
    14c8:	andeq	r2, r1, r8, asr fp
    14cc:	andeq	r2, r1, r4, asr fp
    14d0:	andeq	r2, r1, r8, lsr sl
    14d4:	andeq	r0, r0, r0, ror #1
    14d8:	stmdbmi	r9, {r3, fp, lr}
    14dc:	bmi	2526c4 <strspn@plt+0x2518a0>
    14e0:	bne	2526cc <strspn@plt+0x2518a8>
    14e4:	svceq	0x00cb447a
    14e8:			; <UNDEFINED> instruction: 0x01a1eb03
    14ec:	andle	r1, r3, r9, asr #32
    14f0:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    14f4:	ldrmi	fp, [r8, -r3, lsl #2]
    14f8:	svclt	0x00004770
    14fc:	andeq	r2, r1, ip, lsr #22
    1500:	andeq	r2, r1, r8, lsr #22
    1504:	andeq	r2, r1, ip, lsl #20
    1508:	andeq	r0, r0, r4, lsl #2
    150c:	blmi	2ae934 <strspn@plt+0x2adb10>
    1510:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    1514:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    1518:	blmi	26facc <strspn@plt+0x26eca8>
    151c:	ldrdlt	r5, [r3, -r3]!
    1520:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    1524:			; <UNDEFINED> instruction: 0xf7ff6818
    1528:			; <UNDEFINED> instruction: 0xf7ffeb54
    152c:	blmi	1c1430 <strspn@plt+0x1c060c>
    1530:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    1534:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    1538:	strdeq	r2, [r1], -r6
    153c:	ldrdeq	r2, [r1], -ip
    1540:	ldrdeq	r0, [r0], -ip
    1544:	ldrdeq	r2, [r1], -lr
    1548:	ldrdeq	r2, [r1], -r6
    154c:	svclt	0x0000e7c4
    1550:	vmax.s8	d20, d0, d2
    1554:	ldrblt	r1, [r0, #-59]!	; 0xffffffc5
    1558:	bl	ff43f55c <strspn@plt+0xff43e738>
    155c:	eorle	r1, r3, r3, asr #24
    1560:			; <UNDEFINED> instruction: 0x46044916
    1564:	andcs	r2, r0, r5, lsl #4
    1568:	cmnne	r6, #2030043136	; 0x79000000
    156c:	bl	1bbf570 <strspn@plt+0x1bbe74c>
    1570:	strmi	r2, [r5], -r3, lsl #28
    1574:	blmi	4b75a0 <strspn@plt+0x4b677c>
    1578:			; <UNDEFINED> instruction: 0xf853447b
    157c:	tstle	r4, r6, lsr #32
    1580:	pop	{r3, r5, r9, sl, lr}
    1584:			; <UNDEFINED> instruction: 0xf7ff4070
    1588:	stmdbmi	lr, {r0, r2, r3, r7, r8, r9, fp, ip, sp, pc}
    158c:	andcs	r2, r0, r5, lsl #4
    1590:			; <UNDEFINED> instruction: 0xf7ff4479
    1594:	vorr.i16	q15, #52224	; 0xcc00
    1598:	strtmi	r0, [sl], -ip, lsl #6
    159c:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    15a0:	andcs	r4, r1, r1, lsl #12
    15a4:	bllt	ff8bf5a8 <strspn@plt+0xff8be784>
    15a8:	andcs	r4, r5, #114688	; 0x1c000
    15ac:	ldrbtmi	r2, [r9], #-0
    15b0:	bl	133f5b4 <strspn@plt+0x133e790>
    15b4:	andcs	r4, r1, r1, lsl #12
    15b8:	bl	1a3f5bc <strspn@plt+0x1a3e798>
    15bc:	muleq	r0, ip, r9
    15c0:	ldrdeq	r2, [r1], -r8
    15c4:	andeq	r1, r0, ip, ror r9
    15c8:	andeq	r1, r0, r2, asr #18
    15cc:			; <UNDEFINED> instruction: 0x460cb510
    15d0:	b	1092e3c <strspn@plt+0x1092018>
    15d4:	strmi	r3, [r2], -r4, asr #6
    15d8:	addsvc	pc, sp, pc, asr #8
    15dc:	bl	fe3bf5e0 <strspn@plt+0xfe3be7bc>
    15e0:	andle	r3, r0, r1
    15e4:	blmi	1f0a2c <strspn@plt+0x1efc08>
    15e8:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    15ec:	mvnsle	r2, r0, lsl #16
    15f0:	andcs	r4, r5, #81920	; 0x14000
    15f4:			; <UNDEFINED> instruction: 0xf7ff4479
    15f8:	strmi	lr, [r1], -sl, lsr #22
    15fc:			; <UNDEFINED> instruction: 0xf7ff2001
    1600:	svclt	0x0000eb46
    1604:	andeq	r2, r1, r4, lsr #20
    1608:	andeq	r1, r0, r8, lsr #18
    160c:	cfstr32mi	mvfx11, [sp, #-992]!	; 0xfffffc20
    1610:	ldrbtmi	r4, [sp], #-2861	; 0xfffff4d3
    1614:	ldmdavs	ip, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    1618:			; <UNDEFINED> instruction: 0xf7ff4620
    161c:			; <UNDEFINED> instruction: 0x4607eb3e
    1620:			; <UNDEFINED> instruction: 0xf7ff4620
    1624:	strmi	lr, [r6], -lr, ror #21
    1628:			; <UNDEFINED> instruction: 0xf7ff4620
    162c:			; <UNDEFINED> instruction: 0x4604ebb4
    1630:			; <UNDEFINED> instruction: 0xb128bb66
    1634:	bl	fe03f638 <strspn@plt+0xfe03e814>
    1638:	stmiblt	pc, {r0, r1, fp, sp, lr}^	; <UNPREDICTABLE>
    163c:	tstle	r7, r9, lsl #22
    1640:	stmiapl	fp!, {r1, r5, r8, r9, fp, lr}^
    1644:			; <UNDEFINED> instruction: 0x4620681c
    1648:	bl	9bf64c <strspn@plt+0x9be828>
    164c:	strtmi	r4, [r0], -r6, lsl #12
    1650:	b	ff5bf654 <strspn@plt+0xff5be830>
    1654:	strtmi	r4, [r0], -r5, lsl #12
    1658:	bl	fe73f65c <strspn@plt+0xfe73e838>
    165c:	bllt	f52e74 <strspn@plt+0xf52050>
    1660:	stmiblt	r6, {r3, r5, r8, ip, sp, pc}
    1664:	bl	1a3f668 <strspn@plt+0x1a3e844>
    1668:	blcs	25b67c <strspn@plt+0x25a858>
    166c:	ldfltp	f5, [r8, #44]!	; 0x2c
    1670:	rscle	r2, r5, r0, lsr #22
    1674:	ldmdbmi	r6, {r0, r1, r3, r4, r7, r8, ip, sp, pc}
    1678:	andcs	r2, r0, r5, lsl #4
    167c:			; <UNDEFINED> instruction: 0xf7ff4479
    1680:			; <UNDEFINED> instruction: 0xf7ffeae6
    1684:	mulcs	r1, sl, fp
    1688:	b	ff23f68c <strspn@plt+0xff23e868>
    168c:	bl	153f690 <strspn@plt+0x153e86c>
    1690:	stccs	8, cr6, [r0], {3}
    1694:	blcs	835e4c <strspn@plt+0x835028>
    1698:	andvs	fp, r4, r8, lsl pc
    169c:	stmdbmi	sp, {r4, r6, r7, ip, lr, pc}
    16a0:	andcs	r2, r0, r5, lsl #4
    16a4:			; <UNDEFINED> instruction: 0xf7ff4479
    16a8:			; <UNDEFINED> instruction: 0xf7ffead2
    16ac:	strb	lr, [sl, r0, asr #22]!
    16b0:	mvnle	r2, r0, lsl #16
    16b4:	bl	103f6b8 <strspn@plt+0x103e894>
    16b8:	blcs	81b6cc <strspn@plt+0x81a8a8>
    16bc:	andvs	fp, r4, r8, lsl pc
    16c0:	svclt	0x0000e7e1
    16c4:	ldrdeq	r2, [r1], -lr
    16c8:	strdeq	r0, [r0], -r8
    16cc:	andeq	r0, r0, ip, ror #1
    16d0:			; <UNDEFINED> instruction: 0x000018b4
    16d4:	andeq	r1, r0, ip, lsl #17
    16d8:	andvs	r2, fp, r0, lsl #6
    16dc:			; <UNDEFINED> instruction: 0xb328b410
    16e0:	mulmi	r0, r0, r9
    16e4:	tstle	ip, pc, lsr #24
    16e8:	mulcc	r1, r0, r9
    16ec:	andcc	r4, r1, r4, lsl #12
    16f0:	rscsle	r2, r9, pc, lsr #22
    16f4:	andvs	r2, fp, r1, lsl #6
    16f8:	mulcc	r1, r4, r9
    16fc:	svclt	0x00182b2f
    1700:	andle	r2, sl, r0, lsl #22
    1704:			; <UNDEFINED> instruction: 0xf1c04603
    1708:	ldmdane	sl, {r1}
    170c:			; <UNDEFINED> instruction: 0xf913600a
    1710:	bcs	d31c <strspn@plt+0xc4f8>
    1714:	bcs	bf137c <strspn@plt+0xbf0558>
    1718:			; <UNDEFINED> instruction: 0x4620d1f7
    171c:	blmi	13f898 <strspn@plt+0x13ea74>
    1720:	stccs	7, cr4, [r0], {112}	; 0x70
    1724:			; <UNDEFINED> instruction: 0x4604d0f9
    1728:	strb	r3, [r3, r1]!
    172c:	ldrb	r4, [r4, r4, lsl #12]!
    1730:			; <UNDEFINED> instruction: 0x460eb570
    1734:	mulne	r0, r0, r9
    1738:	strcs	r4, [r0], #-1541	; 0xfffff9fb
    173c:	cmplt	r1, r8, lsl #12
    1740:			; <UNDEFINED> instruction: 0x4630295c
    1744:			; <UNDEFINED> instruction: 0xf7ffd008
    1748:	ldmdblt	r8!, {r2, r3, r5, r6, r7, r9, fp, sp, lr, pc}^
    174c:	strpl	r3, [r9, -r1, lsl #8]!
    1750:	stmdbcs	r0, {r5, r9, sl, lr}
    1754:	ldfltp	f5, [r0, #-976]!	; 0xfffffc30
    1758:			; <UNDEFINED> instruction: 0xf993192b
    175c:			; <UNDEFINED> instruction: 0xb12b3001
    1760:	strpl	r3, [r9, -r2, lsl #8]!
    1764:	stmdbcs	r0, {r5, r9, sl, lr}
    1768:	ldfltp	f5, [r0, #-936]!	; 0xfffffc58
    176c:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    1770:	mvnsmi	lr, sp, lsr #18
    1774:	bmi	8d2fd4 <strspn@plt+0x8d21b0>
    1778:	blmi	8ed988 <strspn@plt+0x8ecb64>
    177c:	ldrbtmi	r2, [sl], #-1792	; 0xfffff900
    1780:	strmi	r4, [r8], r4, lsl #12
    1784:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    1788:			; <UNDEFINED> instruction: 0xf04f9301
    178c:	strls	r0, [r0, -r0, lsl #6]
    1790:	b	ff4bf794 <strspn@plt+0xff4be970>
    1794:	tstlt	r4, r7
    1798:	mulcc	r0, r4, r9
    179c:	ldmdami	fp, {r0, r1, r6, r8, fp, ip, sp, pc}
    17a0:	ldmdbmi	fp, {r0, r1, r5, r9, sl, lr}
    17a4:	ldrbtmi	r4, [r8], #-1602	; 0xfffff9be
    17a8:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    17ac:	b	fffbf7b0 <strspn@plt+0xfffbe98c>
    17b0:	ldrtmi	r4, [fp], -r5, lsl #12
    17b4:			; <UNDEFINED> instruction: 0x46694632
    17b8:			; <UNDEFINED> instruction: 0xf7ff4620
    17bc:	stmdavs	fp!, {r1, r6, r9, fp, sp, lr, pc}
    17c0:	blls	2fe14 <strspn@plt+0x2eff0>
    17c4:	rscle	r4, sl, r3, lsr #5
    17c8:			; <UNDEFINED> instruction: 0xf993b11b
    17cc:	blcs	d7d4 <strspn@plt+0xc9b0>
    17d0:	bmi	435f6c <strspn@plt+0x435148>
    17d4:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
    17d8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    17dc:	subsmi	r9, sl, r1, lsl #22
    17e0:	andlt	sp, r2, sp, lsl #2
    17e4:	ldrhhi	lr, [r0, #141]!	; 0x8d
    17e8:	blcs	89401c <strspn@plt+0x8931f8>
    17ec:	ldmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    17f0:	stmdbmi	sl, {r0, r2, r4, r6, r7, r8, ip, lr, pc}
    17f4:	strbmi	r4, [r2], -r3, lsr #12
    17f8:			; <UNDEFINED> instruction: 0xf7ff4479
    17fc:			; <UNDEFINED> instruction: 0xf7ffea48
    1800:	svclt	0x0000ea34
    1804:	andeq	r2, r1, r2, ror r7
    1808:	andeq	r0, r0, r4, ror #1
    180c:	andeq	r2, r1, lr, asr r8
    1810:	andeq	r1, r0, r0, lsr sp
    1814:	andeq	r2, r1, sl, lsl r7
    1818:	andeq	r2, r1, r8, lsl r8
    181c:	andeq	r1, r0, r0, ror #25
    1820:	addlt	fp, r3, r0, lsl #10
    1824:	tstls	r0, r7, lsl #24
    1828:			; <UNDEFINED> instruction: 0xf7ff9001
    182c:	ldrbtmi	lr, [ip], #-2694	; 0xfffff57a
    1830:	ldmib	sp, {r1, r5, r8, sp}^
    1834:	andvs	r2, r1, r0, lsl #6
    1838:	stmdavs	r0!, {r0, r1, r8, fp, lr}
    183c:			; <UNDEFINED> instruction: 0xf7ff4479
    1840:	svclt	0x0000ea26
    1844:	ldrdeq	r2, [r1], -r6
    1848:	muleq	r0, ip, ip
    184c:			; <UNDEFINED> instruction: 0x4604b538
    1850:			; <UNDEFINED> instruction: 0xf7ff460d
    1854:	stmdbcs	r1, {r0, r2, r3, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    1858:	stmdacs	r0, {r3, r8, r9, sl, fp, ip, sp, pc}
    185c:	lfmlt	f5, 1, [r8, #-0]
    1860:	strtmi	r4, [r0], -r9, lsr #12
    1864:			; <UNDEFINED> instruction: 0xffdcf7ff
    1868:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    186c:			; <UNDEFINED> instruction: 0x47706018
    1870:	muleq	r1, sl, r7
    1874:	svcmi	0x00f0e92d
    1878:	stc	6, cr4, [sp, #-548]!	; 0xfffffddc
    187c:	strcs	r8, [r0], #-2818	; 0xfffff4fe
    1880:	strbne	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    1884:			; <UNDEFINED> instruction: 0xf8df2500
    1888:	ldrbtmi	r3, [r9], #-1220	; 0xfffffb3c
    188c:	stmiapl	fp, {r0, r1, r2, r3, r7, ip, sp, pc}^
    1890:	movwls	r6, #55323	; 0xd81b
    1894:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    1898:	strmi	lr, [r0, #-2505]	; 0xfffff637
    189c:	strmi	r9, [r5], -r2, lsl #4
    18a0:	b	12bf8a4 <strspn@plt+0x12bea80>
    18a4:	stccs	6, cr4, [r0, #-16]
    18a8:	adchi	pc, r9, r0
    18ac:	mulvs	r0, r5, r9
    18b0:			; <UNDEFINED> instruction: 0xf0002e00
    18b4:			; <UNDEFINED> instruction: 0xf7ff80a4
    18b8:			; <UNDEFINED> instruction: 0x462aea16
    18bc:	strmi	r6, [r2], r1, lsl #16
    18c0:			; <UNDEFINED> instruction: 0xf912e001
    18c4:	rscslt	r6, r3, #1, 30
    18c8:	andscc	pc, r3, r1, lsr r8	; <UNPREDICTABLE>
    18cc:	movwpl	pc, #1043	; 0x413	; <UNPREDICTABLE>
    18d0:	mcrcs	1, 1, sp, cr13, cr7, {7}
    18d4:	addshi	pc, r3, r0
    18d8:	bleq	c3dd14 <strspn@plt+0xc3cef0>
    18dc:	ldrmi	r4, [sl], -r8, lsr #12
    18e0:	ldrbmi	r6, [r9], -r3, lsr #32
    18e4:			; <UNDEFINED> instruction: 0xf7ff930c
    18e8:	vmlals.f16	s28, s25, s25	; <UNPREDICTABLE>
    18ec:	stmdavs	r5!, {r1, r2, r3, r5, r7, r9, lr}
    18f0:	smlabteq	r0, sp, r9, lr
    18f4:	mrshi	pc, (UNDEF: 14)	; <UNPREDICTABLE>
    18f8:			; <UNDEFINED> instruction: 0xf0402d00
    18fc:	mcrcs	0, 0, r8, cr0, cr3, {4}
    1900:	tsthi	r6, r0	; <UNPREDICTABLE>
    1904:	mulpl	r0, r6, r9
    1908:			; <UNDEFINED> instruction: 0xf0002d00
    190c:	andcs	r8, r0, #12, 2
    1910:	cdp	3, 0, cr2, cr8, cr0, {0}
    1914:			; <UNDEFINED> instruction: 0x4657ba10
    1918:	andsls	pc, r8, sp, asr #17
    191c:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    1920:			; <UNDEFINED> instruction: 0x469246b1
    1924:			; <UNDEFINED> instruction: 0xf999469b
    1928:	bcs	1a49934 <strspn@plt+0x1a48b10>
    192c:	addhi	pc, sp, r0
    1930:	msreq	CPSR_, r2, lsr #32
    1934:			; <UNDEFINED> instruction: 0xf0402942
    1938:			; <UNDEFINED> instruction: 0xf99980e9
    193c:	bcs	994c <strspn@plt+0x8b28>
    1940:	bicshi	pc, r3, r0
    1944:	b	113f948 <strspn@plt+0x113eb24>
    1948:	subsle	r2, r8, r0, lsl #16
    194c:	cdpcs	8, 0, cr6, cr0, cr6, {0}
    1950:			; <UNDEFINED> instruction: 0x4630d055
    1954:	ldmib	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1958:	movweq	lr, #47706	; 0xba5a
    195c:	cmple	lr, r5, lsl #12
    1960:	mulne	r0, r9, r9
    1964:	suble	r2, sl, r0, lsl #18
    1968:			; <UNDEFINED> instruction: 0x462a4630
    196c:			; <UNDEFINED> instruction: 0xf7ff4649
    1970:	stmdacs	r0, {r3, r6, r9, fp, sp, lr, pc}
    1974:			; <UNDEFINED> instruction: 0xf919d143
    1978:	strbmi	ip, [sp], #-5
    197c:	svceq	0x0030f1bc
    1980:			; <UNDEFINED> instruction: 0xf108d10a
    1984:	bl	fea03990 <strspn@plt+0xfea02b6c>
    1988:	bl	1425a4 <strspn@plt+0x141780>
    198c:			; <UNDEFINED> instruction: 0xf9150803
    1990:			; <UNDEFINED> instruction: 0xf1bccf01
    1994:	rscsle	r0, r8, r0, lsr pc
    1998:			; <UNDEFINED> instruction: 0xf833683b
    199c:	ldreq	r3, [fp, #-28]	; 0xffffffe4
    19a0:	strls	fp, [ip, #-3932]	; 0xfffff0a4
    19a4:	ldrle	r4, [lr, #1705]!	; 0x6a9
    19a8:	strtmi	r2, [r8], -r0, lsl #6
    19ac:	bne	43d214 <strspn@plt+0x43c3f0>
    19b0:	eorvs	r4, r3, sl, lsl r6
    19b4:			; <UNDEFINED> instruction: 0xf7ff930c
    19b8:			; <UNDEFINED> instruction: 0xf8dde944
    19bc:	strmi	r9, [r9, #48]!	; 0x30
    19c0:	strmi	r6, [r2], r5, lsr #16
    19c4:			; <UNDEFINED> instruction: 0xf000468b
    19c8:	stccs	0, cr8, [r0, #-660]	; 0xfffffd6c
    19cc:	adchi	pc, r6, r0
    19d0:	mvnscc	pc, #16, 2
    19d4:			; <UNDEFINED> instruction: 0xf1419304
    19d8:	movwls	r3, #21503	; 0x53ff
    19dc:	ldrdeq	lr, [r4, -sp]
    19e0:	mvnscc	pc, #79	; 0x4f
    19e4:	andeq	pc, r2, #111	; 0x6f
    19e8:	svclt	0x0008428b
    19ec:			; <UNDEFINED> instruction: 0xd3274282
    19f0:	svceq	0x0000f1b9
    19f4:			; <UNDEFINED> instruction: 0xf999d003
    19f8:	bcs	9a00 <strspn@plt+0x8bdc>
    19fc:	tstcs	r6, #-1073741788	; 0xc0000024
    1a00:	ldreq	pc, [r5, #-111]	; 0xffffff91
    1a04:	bmi	ff499a98 <strspn@plt+0xff498c74>
    1a08:	ldrbtmi	r4, [sl], #-3024	; 0xfffff430
    1a0c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    1a10:	subsmi	r9, sl, sp, lsl #22
    1a14:	orrshi	pc, r6, r0, asr #32
    1a18:	andlt	r4, pc, r8, lsr #12
    1a1c:	blhi	bcd18 <strspn@plt+0xbbef4>
    1a20:	svchi	0x00f0e8bd
    1a24:			; <UNDEFINED> instruction: 0xf1109b01
    1a28:			; <UNDEFINED> instruction: 0xf04f37ff
    1a2c:			; <UNDEFINED> instruction: 0xf06f31ff
    1a30:			; <UNDEFINED> instruction: 0xf1430002
    1a34:	strbmi	r3, [r1, #-2303]	; 0xfffff701
    1a38:	adcsmi	fp, r8, #8, 30
    1a3c:	svcge	0x005ff4bf
    1a40:	sfmcs	f4, 4, [r0, #-436]	; 0xfffffe4c
    1a44:	rsbmi	sp, fp, #913408	; 0xdf000
    1a48:			; <UNDEFINED> instruction: 0xf999e7dc
    1a4c:			; <UNDEFINED> instruction: 0xf0222002
    1a50:	bcs	10822d8 <strspn@plt+0x10814b4>
    1a54:	svcge	0x0076f47f
    1a58:	mulcs	r3, r9, r9
    1a5c:			; <UNDEFINED> instruction: 0xf47f2a00
    1a60:			; <UNDEFINED> instruction: 0x464eaf71
    1a64:	orrvs	pc, r0, #1325400064	; 0x4f000000
    1a68:			; <UNDEFINED> instruction: 0x9018f8dd
    1a6c:	blge	13c1a8 <strspn@plt+0x13b384>
    1a70:	ldcmi	3, cr9, [r8, #24]!
    1a74:	mulne	r0, r6, r9
    1a78:			; <UNDEFINED> instruction: 0x4628447d
    1a7c:			; <UNDEFINED> instruction: 0xf7ff9109
    1a80:	stmdbls	r9, {r4, r6, r8, fp, sp, lr, pc}
    1a84:			; <UNDEFINED> instruction: 0xf0002800
    1a88:	blne	10e1f74 <strspn@plt+0x10e1150>
    1a8c:			; <UNDEFINED> instruction: 0xf1039309
    1a90:			; <UNDEFINED> instruction: 0xf1be0e01
    1a94:			; <UNDEFINED> instruction: 0xf0000f00
    1a98:	blls	1a1fc8 <strspn@plt+0x1a11a4>
    1a9c:	mrscs	r2, (UNDEF: 0)
    1aa0:	blvc	ff8fc3e4 <strspn@plt+0xff8fb5c0>
    1aa4:	blls	53514 <strspn@plt+0x526f0>
    1aa8:			; <UNDEFINED> instruction: 0xf0402b00
    1aac:	b	1421f74 <strspn@plt+0x1421150>
    1ab0:	cmple	r7, r1, lsl #6
    1ab4:	ldmib	sp, {r0, r3, r8, r9, fp, ip, pc}^
    1ab8:	rdfnee	f0, f5, f0
    1abc:	vmlsmi.f16	s28, s21, s26	; <UNPREDICTABLE>
    1ac0:	and	r4, r4, ip, lsr #13
    1ac4:	movweq	lr, #23124	; 0x5a54
    1ac8:	ldfccp	f7, [pc], #48	; 1b00 <strspn@plt+0xcdc>
    1acc:	blx	35fae <strspn@plt+0x3518a>
    1ad0:			; <UNDEFINED> instruction: 0xf1bcf20b
    1ad4:	blx	291ada <strspn@plt+0x290cb6>
    1ad8:	blx	fe80a2e6 <strspn@plt+0xfe8094c2>
    1adc:	strmi	r0, [sl], #-266	; 0xfffffef6
    1ae0:			; <UNDEFINED> instruction: 0xf0004611
    1ae4:	strcs	r8, [r0], #-252	; 0xffffff04
    1ae8:	bcs	aef0 <strspn@plt+0xa0cc>
    1aec:	blx	fe835e9e <strspn@plt+0xfe83507a>
    1af0:			; <UNDEFINED> instruction: 0xf04f670a
    1af4:	blx	fea852fe <strspn@plt+0xfea844da>
    1af8:	ldrtmi	r2, [lr], -r2, lsl #6
    1afc:	bl	10c815c <strspn@plt+0x10c7338>
    1b00:	blcs	2740 <strspn@plt+0x191c>
    1b04:	strcs	sp, [r1], #-222	; 0xffffff22
    1b08:	ldrb	r2, [fp, r0, lsl #10]
    1b0c:			; <UNDEFINED> instruction: 0xf47f2a00
    1b10:			; <UNDEFINED> instruction: 0xe7a6af19
    1b14:			; <UNDEFINED> instruction: 0xf43f2d00
    1b18:			; <UNDEFINED> instruction: 0xe791af72
    1b1c:	movweq	lr, #47706	; 0xba5a
    1b20:	svcge	0x0066f47f
    1b24:	ldmib	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r9, sl, sp, lr, pc}^
    1b28:	stmib	r9, {sl, ip, sp}^
    1b2c:	strb	r3, [sl, -r0, lsl #8]!
    1b30:	strcc	lr, [r0], #-2525	; 0xfffff623
    1b34:	stmib	r9, {r0, r2, r4, r5, r9, sl, lr}^
    1b38:	strb	r3, [r4, -r0, lsl #8]!
    1b3c:			; <UNDEFINED> instruction: 0x4e0ae9dd
    1b40:	smlabteq	r0, sp, r9, lr
    1b44:	streq	pc, [r1, #-111]!	; 0xffffff91
    1b48:	tstlt	r3, r2, lsl #22
    1b4c:			; <UNDEFINED> instruction: 0xf8c39b02
    1b50:	ldmib	sp, {sp, lr, pc}^
    1b54:	strmi	r1, [fp], -r4, lsl #4
    1b58:	svclt	0x00144313
    1b5c:	movwcs	r2, #769	; 0x301
    1b60:	svceq	0x0000f1be
    1b64:	movwcs	fp, #3848	; 0xf08
    1b68:			; <UNDEFINED> instruction: 0xf0002b00
    1b6c:	blls	261e40 <strspn@plt+0x26101c>
    1b70:			; <UNDEFINED> instruction: 0xf8cd2001
    1b74:	tstcs	r0, r4, lsr #32
    1b78:	ldfccp	f7, [pc], #12	; 1b8c <strspn@plt+0xd68>
    1b7c:	strtmi	r9, [r8], r6, lsl #22
    1b80:	b	13e6b90 <strspn@plt+0x13e5d6c>
    1b84:	ldrmi	r7, [sl], r3, ror #23
    1b88:	b	1539ba0 <strspn@plt+0x1538d7c>
    1b8c:			; <UNDEFINED> instruction: 0xf10c0305
    1b90:			; <UNDEFINED> instruction: 0xd11d3cff
    1b94:	vqdmulh.s<illegal width 8>	d15, d11, d0
    1b98:	svccc	0x00fff1bc
    1b9c:	andcs	pc, r1, #10240	; 0x2800
    1ba0:	smlatbeq	sl, r0, fp, pc	; <UNPREDICTABLE>
    1ba4:	ldrmi	r4, [r1], -sl, lsl #8
    1ba8:	strcs	sp, [r0], #-18	; 0xffffffee
    1bac:	bcs	afb4 <strspn@plt+0xa190>
    1bb0:	blx	fe835f66 <strspn@plt+0xfe835142>
    1bb4:			; <UNDEFINED> instruction: 0xf04f670a
    1bb8:	blx	fea853c2 <strspn@plt+0xfea8459e>
    1bbc:	ldrtmi	r2, [lr], -r2, lsl #6
    1bc0:	bl	10c8220 <strspn@plt+0x10c73fc>
    1bc4:	blcs	2804 <strspn@plt+0x19e0>
    1bc8:	strcs	sp, [r1], #-223	; 0xffffff21
    1bcc:	ldrb	r2, [ip, r0, lsl #10]
    1bd0:	smlabteq	r6, sp, r9, lr
    1bd4:	ldmib	sp, {r0, r2, r6, r9, sl, lr}^
    1bd8:			; <UNDEFINED> instruction: 0xf04f0104
    1bdc:			; <UNDEFINED> instruction: 0x9c020a0a
    1be0:	bleq	3dd24 <strspn@plt+0x3cf00>
    1be4:			; <UNDEFINED> instruction: 0xf8dd2900
    1be8:	svclt	0x00088024
    1bec:	tstle	r1, #720896	; 0xb0000
    1bf0:	movweq	lr, #43802	; 0xab1a
    1bf4:	andeq	lr, fp, #76800	; 0x12c00
    1bf8:	ldrsbmi	r1, [r2, #-139]	; 0xffffff75
    1bfc:	movweq	lr, #43795	; 0xab13
    1c00:	andeq	lr, fp, #67584	; 0x10800
    1c04:	beq	fc858 <strspn@plt+0xfba34>
    1c08:	bleq	bc918 <strspn@plt+0xbbaf4>
    1c0c:	svclt	0x0008458b
    1c10:	mvnle	r4, #545259520	; 0x20800000
    1c14:	svceq	0x0000f1b8
    1c18:	tstcs	r0, r2, lsl r0
    1c1c:	movweq	lr, #43802	; 0xab1a
    1c20:	tsteq	r1, r1, lsl #2	; <UNPREDICTABLE>
    1c24:	andeq	lr, fp, #76800	; 0x12c00
    1c28:	ldrsbmi	r1, [r2, #-139]	; 0xffffff75
    1c2c:	movweq	lr, #43795	; 0xab13
    1c30:	andeq	lr, fp, #67584	; 0x10800
    1c34:	beq	fc888 <strspn@plt+0xfba64>
    1c38:	bleq	bc948 <strspn@plt+0xbbb24>
    1c3c:	mvnle	r4, r8, lsl #11
    1c40:	strcs	r2, [r0, -r1, lsl #12]
    1c44:	strmi	lr, [r9, #-2509]	; 0xfffff633
    1c48:	strmi	lr, [r4, #-2525]	; 0xfffff623
    1c4c:	andsls	pc, r0, sp, asr #17
    1c50:	strtmi	r4, [r9], -r0, lsr #12
    1c54:	movwcs	r2, #522	; 0x20a
    1c58:			; <UNDEFINED> instruction: 0xf870f001
    1c5c:	strtmi	r4, [r9], -r0, lsr #12
    1c60:	strmi	lr, [r2, #-2509]	; 0xfffff633
    1c64:			; <UNDEFINED> instruction: 0x46994690
    1c68:	movwcs	r2, #522	; 0x20a
    1c6c:			; <UNDEFINED> instruction: 0xf866f001
    1c70:	bl	11c8344 <strspn@plt+0x11c7520>
    1c74:	ldmne	fp, {r0, r1, r2, sl, fp}^
    1c78:			; <UNDEFINED> instruction: 0x0c0ceb4c
    1c7c:	bl	13082f0 <strspn@plt+0x13074cc>
    1c80:	ldrtmi	r0, [r2], -r7, lsl #24
    1c84:			; <UNDEFINED> instruction: 0x463b18de
    1c88:	streq	lr, [ip, -ip, asr #22]
    1c8c:	strmi	r4, [sp], -r4, lsl #12
    1c90:	svceq	0x0000f1b8
    1c94:			; <UNDEFINED> instruction: 0x4650d014
    1c98:			; <UNDEFINED> instruction: 0xf0014659
    1c9c:	strbmi	pc, [r2], -pc, asr #16	; <UNPREDICTABLE>
    1ca0:			; <UNDEFINED> instruction: 0xf001464b
    1ca4:	strmi	pc, [fp], -fp, asr #16
    1ca8:	ldmib	sp, {r1, r9, sl, lr}^
    1cac:			; <UNDEFINED> instruction: 0xf0010106
    1cb0:	blls	3fdcc <strspn@plt+0x3efa8>
    1cb4:	movwls	r1, #2075	; 0x81b
    1cb8:	bl	10688c4 <strspn@plt+0x1067aa0>
    1cbc:	movwls	r0, #4867	; 0x1303
    1cc0:	movwcs	lr, #10717	; 0x29dd
    1cc4:	svclt	0x00082b00
    1cc8:	sbcle	r2, r1, #40960	; 0xa000
    1ccc:	strmi	lr, [r9, #-2525]	; 0xfffff623
    1cd0:			; <UNDEFINED> instruction: 0x9010f8dd
    1cd4:	movwcs	lr, #2525	; 0x9dd
    1cd8:	movwcs	lr, #2505	; 0x9c9
    1cdc:	ldmib	sp, {r0, r4, r5, r7, r9, sl, sp, lr, pc}^
    1ce0:	strcs	r4, [r0, #-3594]	; 0xfffff1f6
    1ce4:	smlabteq	r0, sp, r9, lr
    1ce8:	strbmi	lr, [lr], -lr, lsr #14
    1cec:	cmnvc	sl, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
    1cf0:			; <UNDEFINED> instruction: 0x9018f8dd
    1cf4:	blge	13c430 <strspn@plt+0x13b60c>
    1cf8:	ldrt	r9, [sl], r6, lsl #6
    1cfc:	ldrbtmi	r4, [sp], #-3350	; 0xfffff2ea
    1d00:			; <UNDEFINED> instruction: 0xf7ff4628
    1d04:	stmdacs	r0, {r1, r2, r3, fp, sp, lr, pc}
    1d08:	mrcge	4, 5, APSR_nzcv, cr15, cr15, {3}
    1d0c:	blls	3b6f0 <strspn@plt+0x3a8cc>
    1d10:	stcls	7, cr2, [r6, #-0]
    1d14:	blx	fe893586 <strspn@plt+0xfe892762>
    1d18:	ldrmi	r2, [lr], -r5, lsl #6
    1d1c:	blx	ff8e892a <strspn@plt+0xff8e7b06>
    1d20:	svccs	0x00006705
    1d24:	mcrge	4, 6, pc, cr3, cr15, {1}	; <UNPREDICTABLE>
    1d28:	tstcs	r0, r1
    1d2c:	blls	bb830 <strspn@plt+0xbaa0c>
    1d30:	blcs	1370c <strspn@plt+0x128e8>
    1d34:	svcge	0x000af47f
    1d38:	strcc	lr, [r0], #-2525	; 0xfffff623
    1d3c:	stmib	r9, {r1, r8, sl, fp, ip, pc}^
    1d40:	strbt	r3, [r0], -r0, lsl #8
    1d44:	svc	0x0090f7fe
    1d48:	andeq	r2, r1, r6, ror #12
    1d4c:	andeq	r0, r0, r4, ror #1
    1d50:	andeq	r2, r1, r6, ror #9
    1d54:	andeq	r1, r0, ip, ror #20
    1d58:	strdeq	r1, [r0], -r2
    1d5c:			; <UNDEFINED> instruction: 0xf7ff2200
    1d60:	svclt	0x0000bd89
    1d64:	mvnsmi	lr, sp, lsr #18
    1d68:	strmi	r4, [r7], -r8, lsl #13
    1d6c:			; <UNDEFINED> instruction: 0x4605b1d8
    1d70:			; <UNDEFINED> instruction: 0xf7fee007
    1d74:	rsclt	lr, r4, #184, 30	; 0x2e0
    1d78:			; <UNDEFINED> instruction: 0xf8336803
    1d7c:	ldreq	r3, [fp, #-20]	; 0xffffffec
    1d80:	strtmi	sp, [lr], -r4, lsl #10
    1d84:	blmi	801e0 <strspn@plt+0x7f3bc>
    1d88:	mvnsle	r2, r0, lsl #24
    1d8c:	svceq	0x0000f1b8
    1d90:			; <UNDEFINED> instruction: 0xf8c8d001
    1d94:	adcsmi	r6, lr, #0
    1d98:			; <UNDEFINED> instruction: 0xf996d908
    1d9c:	andcs	r3, r1, r0
    1da0:	pop	{r0, r1, r5, r8, fp, ip, sp, pc}
    1da4:	strdlt	r8, [r9, -r0]
    1da8:	andeq	pc, r0, r8, asr #17
    1dac:	ldmfd	sp!, {sp}
    1db0:	svclt	0x000081f0
    1db4:	mvnsmi	lr, sp, lsr #18
    1db8:	strmi	r4, [r7], -r8, lsl #13
    1dbc:			; <UNDEFINED> instruction: 0x4605b1d8
    1dc0:			; <UNDEFINED> instruction: 0xf7fee007
    1dc4:	rsclt	lr, r4, #144, 30	; 0x240
    1dc8:			; <UNDEFINED> instruction: 0xf8336803
    1dcc:	ldrbeq	r3, [fp], #20
    1dd0:	strtmi	sp, [lr], -r4, lsl #10
    1dd4:	blmi	80230 <strspn@plt+0x7f40c>
    1dd8:	mvnsle	r2, r0, lsl #24
    1ddc:	svceq	0x0000f1b8
    1de0:			; <UNDEFINED> instruction: 0xf8c8d001
    1de4:	adcsmi	r6, lr, #0
    1de8:			; <UNDEFINED> instruction: 0xf996d908
    1dec:	andcs	r3, r1, r0
    1df0:	pop	{r0, r1, r5, r8, fp, ip, sp, pc}
    1df4:	strdlt	r8, [r9, -r0]
    1df8:	andeq	pc, r0, r8, asr #17
    1dfc:	ldmfd	sp!, {sp}
    1e00:	svclt	0x000081f0
    1e04:	ldmdbmi	lr, {r1, r2, r3, sl, ip, sp, pc}
    1e08:	strdlt	fp, [r2], r0
    1e0c:	bmi	76ca30 <strspn@plt+0x76bc0c>
    1e10:	cfstrsge	mvf4, [sl], {121}	; 0x79
    1e14:	blvc	13ff68 <strspn@plt+0x13f144>
    1e18:	stmpl	sl, {r1, r2, r9, sl, lr}
    1e1c:	andls	r6, r1, #1179648	; 0x120000
    1e20:	andeq	pc, r0, #79	; 0x4f
    1e24:	and	r9, r5, r0, lsl #6
    1e28:	ldrtmi	r4, [r0], -r9, lsr #12
    1e2c:	mcr	7, 6, pc, cr10, cr14, {7}	; <UNPREDICTABLE>
    1e30:	cmnlt	r0, r8, lsl #8
    1e34:	stcne	8, cr15, [r8], {84}	; 0x54
    1e38:			; <UNDEFINED> instruction: 0xf854b1b1
    1e3c:	strls	r5, [r0], #-3076	; 0xfffff3fc
    1e40:			; <UNDEFINED> instruction: 0x4630b195
    1e44:	mrc	7, 5, APSR_nzcv, cr14, cr14, {7}
    1e48:	mvnle	r2, r0, lsl #16
    1e4c:	bmi	389e58 <strspn@plt+0x389034>
    1e50:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
    1e54:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    1e58:	subsmi	r9, sl, r1, lsl #22
    1e5c:	andlt	sp, r2, sp, lsl #2
    1e60:	ldrhtmi	lr, [r0], #141	; 0x8d
    1e64:	ldrbmi	fp, [r0, -r3]!
    1e68:	ldrtmi	r4, [r3], -r8, lsl #16
    1e6c:	ldrtmi	r4, [sl], -r8, lsl #18
    1e70:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
    1e74:			; <UNDEFINED> instruction: 0xf7fe6800
    1e78:			; <UNDEFINED> instruction: 0xf7feef9a
    1e7c:	svclt	0x0000eef6
    1e80:	andeq	r2, r1, r0, ror #1
    1e84:	andeq	r0, r0, r4, ror #1
    1e88:	muleq	r1, lr, r0
    1e8c:	muleq	r1, r4, r1
    1e90:	andeq	r1, r0, r6, ror #12
    1e94:	ldrlt	fp, [r0], #-401	; 0xfffffe6f
    1e98:	subslt	r4, r4, #16777216	; 0x1000000
    1e9c:	and	r4, r3, r3, lsl #12
    1ea0:	mulle	r8, r4, r2
    1ea4:	andle	r4, r5, fp, lsl #5
    1ea8:	mulcs	r0, r3, r9
    1eac:	movwcc	r4, #5656	; 0x1618
    1eb0:	mvnsle	r2, r0, lsl #20
    1eb4:			; <UNDEFINED> instruction: 0xf85d2000
    1eb8:	ldrbmi	r4, [r0, -r4, lsl #22]!
    1ebc:	ldrbmi	r4, [r0, -r8, lsl #12]!
    1ec0:	andcs	fp, sl, #56, 10	; 0xe000000
    1ec4:	strmi	r4, [sp], -r4, lsl #12
    1ec8:	stc2l	7, cr15, [r0], {255}	; 0xff
    1ecc:	svccc	0x0080f5b0
    1ed0:	addlt	sp, r0, #268435456	; 0x10000000
    1ed4:			; <UNDEFINED> instruction: 0x4629bd38
    1ed8:			; <UNDEFINED> instruction: 0xf7ff4620
    1edc:	svclt	0x0000fca1
    1ee0:	andscs	fp, r0, #56, 10	; 0xe000000
    1ee4:	strmi	r4, [sp], -r4, lsl #12
    1ee8:	ldc2	7, cr15, [r0], #1020	; 0x3fc
    1eec:	svccc	0x0080f5b0
    1ef0:	addlt	sp, r0, #268435456	; 0x10000000
    1ef4:			; <UNDEFINED> instruction: 0x4629bd38
    1ef8:			; <UNDEFINED> instruction: 0xf7ff4620
    1efc:	svclt	0x0000fc91
    1f00:	strt	r2, [r3], #522	; 0x20a
    1f04:	strt	r2, [r1], #528	; 0x210
    1f08:	blmi	8d4798 <strspn@plt+0x8d3974>
    1f0c:	ldrblt	r4, [r0, #1146]!	; 0x47a
    1f10:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    1f14:	strmi	r2, [r4], -r0, lsl #12
    1f18:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    1f1c:			; <UNDEFINED> instruction: 0xf04f9301
    1f20:	strls	r0, [r0], -r0, lsl #6
    1f24:	svc	0x0008f7fe
    1f28:	tstlt	r4, r6
    1f2c:	mulcc	r0, r4, r9
    1f30:	ldmdami	sl, {r0, r1, r6, r8, fp, ip, sp, pc}
    1f34:	ldmdbmi	sl, {r0, r1, r5, r9, sl, lr}
    1f38:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    1f3c:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    1f40:	svc	0x0034f7fe
    1f44:	ldrtmi	r4, [r3], -r5, lsl #12
    1f48:	strbtmi	r2, [r9], -sl, lsl #4
    1f4c:			; <UNDEFINED> instruction: 0xf7fe4620
    1f50:	stmdavs	fp!, {r1, r2, r6, r8, r9, sl, fp, sp, lr, pc}
    1f54:	blls	30588 <strspn@plt+0x2f764>
    1f58:	rscle	r4, sl, r3, lsr #5
    1f5c:			; <UNDEFINED> instruction: 0xf993b11b
    1f60:	blcs	df68 <strspn@plt+0xd144>
    1f64:	bmi	3f6700 <strspn@plt+0x3f58dc>
    1f68:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
    1f6c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    1f70:	subsmi	r9, sl, r1, lsl #22
    1f74:	andlt	sp, r3, ip, lsl #2
    1f78:	bmi	2f1740 <strspn@plt+0x2f091c>
    1f7c:	ldrbtmi	r2, [sl], #-2850	; 0xfffff4de
    1f80:	bicsle	r6, r6, r0, lsl r8
    1f84:	strtmi	r4, [r3], -r9, lsl #18
    1f88:	ldrbtmi	r4, [r9], #-1594	; 0xfffff9c6
    1f8c:	mrc	7, 3, APSR_nzcv, cr14, cr14, {7}
    1f90:	mcr	7, 3, pc, cr10, cr14, {7}	; <UNPREDICTABLE>
    1f94:	andeq	r1, r1, r4, ror #31
    1f98:	andeq	r0, r0, r4, ror #1
    1f9c:	andeq	r2, r1, sl, asr #1
    1fa0:	muleq	r0, ip, r5
    1fa4:	andeq	r1, r1, r6, lsl #31
    1fa8:	andeq	r2, r1, r6, lsl #1
    1fac:	andeq	r1, r0, lr, asr #10
    1fb0:			; <UNDEFINED> instruction: 0x4606b5f8
    1fb4:			; <UNDEFINED> instruction: 0xf7ff460f
    1fb8:			; <UNDEFINED> instruction: 0xf110ffa7
    1fbc:			; <UNDEFINED> instruction: 0xf1414400
    1fc0:	cfstr32cs	mvfx0, [r1, #-0]
    1fc4:	stccs	15, cr11, [r0], {8}
    1fc8:	lfmlt	f5, 3, [r8]
    1fcc:	mrc	7, 5, APSR_nzcv, cr4, cr14, {7}
    1fd0:	strtcs	r4, [r2], #-2309	; 0xfffff6fb
    1fd4:	ldrbtmi	r4, [r9], #-1587	; 0xfffff9cd
    1fd8:	andvs	r4, r4, sl, lsr r6
    1fdc:	stmdbmi	r3, {r3, fp, sp, lr}
    1fe0:			; <UNDEFINED> instruction: 0xf7fe4479
    1fe4:	svclt	0x0000ee54
    1fe8:	andeq	r2, r1, lr, lsr #32
    1fec:	strdeq	r1, [r0], -r8
    1ff0:			; <UNDEFINED> instruction: 0x4605b538
    1ff4:			; <UNDEFINED> instruction: 0xf7ff460c
    1ff8:			; <UNDEFINED> instruction: 0xf500ffdb
    1ffc:			; <UNDEFINED> instruction: 0xf5b34300
    2000:	andle	r3, r1, #128, 30	; 0x200
    2004:	lfmlt	f3, 1, [r8, #-0]
    2008:	mrc	7, 4, APSR_nzcv, cr6, cr14, {7}
    200c:	strtmi	r4, [r2], -r5, lsl #18
    2010:	ldrbtmi	r2, [r9], #-1058	; 0xfffffbde
    2014:	andvs	r4, r4, fp, lsr #12
    2018:	stmdbmi	r3, {r3, fp, sp, lr}
    201c:			; <UNDEFINED> instruction: 0xf7fe4479
    2020:	svclt	0x0000ee36
    2024:	strdeq	r1, [r1], -r2
    2028:			; <UNDEFINED> instruction: 0x000014bc
    202c:			; <UNDEFINED> instruction: 0xf7ff220a
    2030:	svclt	0x0000bb9f
    2034:			; <UNDEFINED> instruction: 0xf7ff2210
    2038:	svclt	0x0000bb9b
    203c:	blmi	8948c8 <strspn@plt+0x893aa4>
    2040:	ldrblt	r4, [r0, #1146]!	; 0x47a
    2044:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    2048:	strmi	r2, [r4], -r0, lsl #12
    204c:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    2050:			; <UNDEFINED> instruction: 0xf04f9301
    2054:	strls	r0, [r0], -r0, lsl #6
    2058:	mcr	7, 3, pc, cr14, cr14, {7}	; <UNPREDICTABLE>
    205c:	tstlt	r4, r6
    2060:	mulcc	r0, r4, r9
    2064:	ldmdami	r9, {r0, r1, r6, r8, fp, ip, sp, pc}
    2068:	ldmdbmi	r9, {r0, r1, r5, r9, sl, lr}
    206c:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    2070:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    2074:	mrc	7, 4, APSR_nzcv, cr10, cr14, {7}
    2078:	strbtmi	r4, [r9], -r5, lsl #12
    207c:			; <UNDEFINED> instruction: 0xf7fe4620
    2080:	stmdavs	fp!, {r1, r2, r3, r4, r5, r6, r9, sl, fp, sp, lr, pc}
    2084:	blls	306b8 <strspn@plt+0x2f894>
    2088:	rscle	r4, ip, r3, lsr #5
    208c:			; <UNDEFINED> instruction: 0xf993b11b
    2090:	blcs	e098 <strspn@plt+0xd274>
    2094:	bmi	3f6838 <strspn@plt+0x3f5a14>
    2098:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
    209c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    20a0:	subsmi	r9, sl, r1, lsl #22
    20a4:	andlt	sp, r3, ip, lsl #2
    20a8:	bmi	2f1870 <strspn@plt+0x2f0a4c>
    20ac:	ldrbtmi	r2, [sl], #-2850	; 0xfffff4de
    20b0:	bicsle	r6, r8, r0, lsl r8
    20b4:	strtmi	r4, [r3], -r9, lsl #18
    20b8:	ldrbtmi	r4, [r9], #-1594	; 0xfffff9c6
    20bc:	stcl	7, cr15, [r6, #1016]!	; 0x3f8
    20c0:	ldcl	7, cr15, [r2, #1016]	; 0x3f8
    20c4:			; <UNDEFINED> instruction: 0x00011eb0
    20c8:	andeq	r0, r0, r4, ror #1
    20cc:	muleq	r1, r6, pc	; <UNPREDICTABLE>
    20d0:	andeq	r1, r0, r8, ror #8
    20d4:	andeq	r1, r1, r6, asr lr
    20d8:	andeq	r1, r1, r6, asr pc
    20dc:	andeq	r1, r0, lr, lsl r4
    20e0:	blmi	8d4970 <strspn@plt+0x8d3b4c>
    20e4:	ldrblt	r4, [r0, #1146]!	; 0x47a
    20e8:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    20ec:	strmi	r2, [r4], -r0, lsl #12
    20f0:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    20f4:			; <UNDEFINED> instruction: 0xf04f9301
    20f8:	strls	r0, [r0], -r0, lsl #6
    20fc:	mrc	7, 0, APSR_nzcv, cr12, cr14, {7}
    2100:	tstlt	r4, r6
    2104:	mulcc	r0, r4, r9
    2108:	ldmdami	sl, {r0, r1, r6, r8, fp, ip, sp, pc}
    210c:	ldmdbmi	sl, {r0, r1, r5, r9, sl, lr}
    2110:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    2114:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    2118:	mcr	7, 2, pc, cr8, cr14, {7}	; <UNPREDICTABLE>
    211c:	andcs	r4, sl, #5242880	; 0x500000
    2120:	strtmi	r4, [r0], -r9, ror #12
    2124:	ldcl	7, cr15, [sl, #-1016]	; 0xfffffc08
    2128:	stmiblt	fp, {r0, r1, r3, r5, fp, sp, lr}
    212c:	adcmi	r9, r3, #0, 22
    2130:	tstlt	fp, fp, ror #1
    2134:	mulcc	r0, r3, r9
    2138:	mvnle	r2, r0, lsl #22
    213c:	blmi	314980 <strspn@plt+0x313b5c>
    2140:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2144:	blls	5c1b4 <strspn@plt+0x5b390>
    2148:	qaddle	r4, sl, ip
    214c:	ldcllt	0, cr11, [r0, #12]!
    2150:	blcs	894984 <strspn@plt+0x893b60>
    2154:	ldmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    2158:	stmdbmi	sl, {r0, r1, r2, r4, r6, r7, r8, ip, lr, pc}
    215c:	ldrtmi	r4, [sl], -r3, lsr #12
    2160:			; <UNDEFINED> instruction: 0xf7fe4479
    2164:			; <UNDEFINED> instruction: 0xf7feed94
    2168:	svclt	0x0000ed80
    216c:	andeq	r1, r1, ip, lsl #28
    2170:	andeq	r0, r0, r4, ror #1
    2174:	strdeq	r1, [r1], -r2
    2178:	andeq	r1, r0, r4, asr #7
    217c:			; <UNDEFINED> instruction: 0x00011db0
    2180:			; <UNDEFINED> instruction: 0x00011eb0
    2184:	andeq	r1, r0, r8, ror r3
    2188:	blmi	8d4a18 <strspn@plt+0x8d3bf4>
    218c:	ldrblt	r4, [r0, #1146]!	; 0x47a
    2190:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    2194:	strmi	r2, [r4], -r0, lsl #12
    2198:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    219c:			; <UNDEFINED> instruction: 0xf04f9301
    21a0:	strls	r0, [r0], -r0, lsl #6
    21a4:	stcl	7, cr15, [r8, #1016]	; 0x3f8
    21a8:	tstlt	r4, r6
    21ac:	mulcc	r0, r4, r9
    21b0:	ldmdami	sl, {r0, r1, r6, r8, fp, ip, sp, pc}
    21b4:	ldmdbmi	sl, {r0, r1, r5, r9, sl, lr}
    21b8:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    21bc:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    21c0:	ldcl	7, cr15, [r4, #1016]!	; 0x3f8
    21c4:	andcs	r4, sl, #5242880	; 0x500000
    21c8:	strtmi	r4, [r0], -r9, ror #12
    21cc:	ldc	7, cr15, [ip, #1016]	; 0x3f8
    21d0:	stmiblt	fp, {r0, r1, r3, r5, fp, sp, lr}
    21d4:	adcmi	r9, r3, #0, 22
    21d8:	tstlt	fp, fp, ror #1
    21dc:	mulcc	r0, r3, r9
    21e0:	mvnle	r2, r0, lsl #22
    21e4:	blmi	314a28 <strspn@plt+0x313c04>
    21e8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    21ec:	blls	5c25c <strspn@plt+0x5b438>
    21f0:	qaddle	r4, sl, ip
    21f4:	ldcllt	0, cr11, [r0, #12]!
    21f8:	blcs	894a2c <strspn@plt+0x893c08>
    21fc:	ldmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    2200:	stmdbmi	sl, {r0, r1, r2, r4, r6, r7, r8, ip, lr, pc}
    2204:	ldrtmi	r4, [sl], -r3, lsr #12
    2208:			; <UNDEFINED> instruction: 0xf7fe4479
    220c:			; <UNDEFINED> instruction: 0xf7feed40
    2210:	svclt	0x0000ed2c
    2214:	andeq	r1, r1, r4, ror #26
    2218:	andeq	r0, r0, r4, ror #1
    221c:	andeq	r1, r1, sl, asr #28
    2220:	andeq	r1, r0, ip, lsl r3
    2224:	andeq	r1, r1, r8, lsl #26
    2228:	andeq	r1, r1, r8, lsl #28
    222c:	ldrdeq	r1, [r0], -r0
    2230:	blmi	654a98 <strspn@plt+0x653c74>
    2234:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
    2238:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
    223c:	strbtmi	r4, [r9], -ip, lsl #12
    2240:	ldmdavs	fp, {r0, r2, r9, sl, lr}
    2244:			; <UNDEFINED> instruction: 0xf04f9303
    2248:			; <UNDEFINED> instruction: 0xf7ff0300
    224c:	orrslt	pc, r0, r7, lsl #27
    2250:	ldcl	7, cr15, [r2, #-1016]!	; 0xfffffc08
    2254:	ldrbtmi	r4, [sl], #-2577	; 0xfffff5ef
    2258:	ldmdavs	r0, {r0, r1, fp, sp, lr}
    225c:	ldmdbmi	r0, {r0, r1, r3, r5, r8, ip, sp, pc}
    2260:	strtmi	r4, [r2], -fp, lsr #12
    2264:			; <UNDEFINED> instruction: 0xf7fe4479
    2268:	stmdbmi	lr, {r1, r4, r8, sl, fp, sp, lr, pc}
    226c:	strtmi	r4, [r2], -fp, lsr #12
    2270:			; <UNDEFINED> instruction: 0xf7fe4479
    2274:	bmi	33d8ec <strspn@plt+0x33cac8>
    2278:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    227c:	ldrdeq	lr, [r0, -sp]
    2280:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2284:	subsmi	r9, sl, r3, lsl #22
    2288:	andlt	sp, r5, r1, lsl #2
    228c:			; <UNDEFINED> instruction: 0xf7febd30
    2290:	svclt	0x0000ecec
    2294:			; <UNDEFINED> instruction: 0x00011cbc
    2298:	andeq	r0, r0, r4, ror #1
    229c:	andeq	r1, r1, lr, lsr #27
    22a0:	andeq	r1, r0, r4, ror r2
    22a4:	andeq	r1, r0, r8, ror #4
    22a8:	andeq	r1, r1, r6, ror ip
    22ac:			; <UNDEFINED> instruction: 0x460cb510
    22b0:			; <UNDEFINED> instruction: 0xf7ff4611
    22b4:	ldc	14, cr15, [pc, #780]	; 25c8 <strspn@plt+0x17a4>
    22b8:	vmov.f64	d22, #216	; 0xbec00000 -0.375
    22bc:	vcvt.f64.s32	d7, s0
    22c0:	vstr	d21, [r4, #924]	; 0x39c
    22c4:	vadd.f32	s14, s0, s0
    22c8:	vnmul.f64	d0, d0, d5
    22cc:	vmov.f64	d0, #214	; 0xbeb00000 -0.3437500
    22d0:	vstr	d0, [r4, #768]	; 0x300
    22d4:	vldrlt	s0, [r0, #-4]
    22d8:	andeq	r0, r0, r0
    22dc:	smlawbmi	lr, r0, r4, r8
    22e0:	rsbsmi	pc, r0, #0, 8
    22e4:			; <UNDEFINED> instruction: 0xf5b24603
    22e8:			; <UNDEFINED> instruction: 0xf1014f80
    22ec:	push	{r2, sl, fp}
    22f0:	svclt	0x00044ff0
    22f4:			; <UNDEFINED> instruction: 0xf04f460a
    22f8:			; <UNDEFINED> instruction: 0xf1010a64
    22fc:			; <UNDEFINED> instruction: 0xf1010901
    2300:			; <UNDEFINED> instruction: 0xf1010802
    2304:			; <UNDEFINED> instruction: 0xf1010e03
    2308:			; <UNDEFINED> instruction: 0xf1010705
    230c:			; <UNDEFINED> instruction: 0xf1010606
    2310:			; <UNDEFINED> instruction: 0xf1010507
    2314:			; <UNDEFINED> instruction: 0xf1010408
    2318:	svclt	0x00080009
    231c:	blge	2c032c <strspn@plt+0x2bf508>
    2320:			; <UNDEFINED> instruction: 0xf5b2d03f
    2324:	svclt	0x00024f20
    2328:			; <UNDEFINED> instruction: 0xf04f460a
    232c:			; <UNDEFINED> instruction: 0xf8020a6c
    2330:	eorsle	sl, r6, sl, lsl #22
    2334:	svcpl	0x0000f5b2
    2338:	strmi	fp, [sl], -r2, lsl #30
    233c:	beq	18fe480 <strspn@plt+0x18fd65c>
    2340:	blge	2c0350 <strspn@plt+0x2bf52c>
    2344:			; <UNDEFINED> instruction: 0xf5b2d02d
    2348:	svclt	0x00024fc0
    234c:			; <UNDEFINED> instruction: 0xf04f460a
    2350:			; <UNDEFINED> instruction: 0xf8020a62
    2354:	eorle	sl, r4, sl, lsl #22
    2358:	svcmi	0x0040f5b2
    235c:	strmi	fp, [sl], -r2, lsl #30
    2360:	beq	1cfe4a4 <strspn@plt+0x1cfd680>
    2364:	blge	2c0374 <strspn@plt+0x2bf550>
    2368:			; <UNDEFINED> instruction: 0xf5b2d01b
    236c:	svclt	0x00025f80
    2370:			; <UNDEFINED> instruction: 0xf04f460a
    2374:			; <UNDEFINED> instruction: 0xf8020a70
    2378:	andsle	sl, r2, sl, lsl #22
    237c:	svcmi	0x0000f5b2
    2380:	strmi	fp, [sl], -r2, lsl #30
    2384:	beq	b7e4c8 <strspn@plt+0xb7d6a4>
    2388:	blge	2c0398 <strspn@plt+0x2bf574>
    238c:	strmi	sp, [r2], -r9
    2390:	strtmi	r4, [ip], -r0, lsr #12
    2394:			; <UNDEFINED> instruction: 0x463e4635
    2398:	ldrbtmi	r4, [r4], r7, ror #12
    239c:	strbmi	r4, [r8], r6, asr #13
    23a0:			; <UNDEFINED> instruction: 0xf4134689
    23a4:			; <UNDEFINED> instruction: 0xf0037f80
    23a8:	svclt	0x00140a40
    23ac:	bleq	1cbe4f0 <strspn@plt+0x1cbd6cc>
    23b0:	bleq	b7e4f4 <strspn@plt+0xb7d6d0>
    23b4:	svceq	0x0080f013
    23b8:	andlt	pc, r0, r9, lsl #17
    23bc:			; <UNDEFINED> instruction: 0xf04fbf14
    23c0:			; <UNDEFINED> instruction: 0xf04f0977
    23c4:			; <UNDEFINED> instruction: 0xf413092d
    23c8:			; <UNDEFINED> instruction: 0xf8886f00
    23cc:	eorsle	r9, pc, r0
    23d0:	svceq	0x0000f1ba
    23d4:			; <UNDEFINED> instruction: 0xf04fbf14
    23d8:			; <UNDEFINED> instruction: 0xf04f0873
    23dc:			; <UNDEFINED> instruction: 0xf0130853
    23e0:			; <UNDEFINED> instruction: 0xf88e0f20
    23e4:	svclt	0x00148000
    23e8:	cdpeq	0, 7, cr15, cr2, cr15, {2}
    23ec:	cdpeq	0, 2, cr15, cr13, cr15, {2}
    23f0:	svceq	0x0010f013
    23f4:	and	pc, r0, ip, lsl #17
    23f8:	stceq	0, cr15, [r8], {3}
    23fc:			; <UNDEFINED> instruction: 0xf04fbf14
    2400:			; <UNDEFINED> instruction: 0xf04f0e77
    2404:			; <UNDEFINED> instruction: 0xf4130e2d
    2408:			; <UNDEFINED> instruction: 0xf8876f80
    240c:	eorsle	lr, r1, r0
    2410:	svceq	0x0000f1bc
    2414:			; <UNDEFINED> instruction: 0x2773bf14
    2418:			; <UNDEFINED> instruction: 0xf0132753
    241c:	eorsvc	r0, r7, r4, lsl #30
    2420:	uhadd16cs	fp, r2, r4
    2424:			; <UNDEFINED> instruction: 0xf013262d
    2428:	eorvc	r0, lr, r2, lsl #30
    242c:	streq	pc, [r1, #-3]
    2430:	uhadd16cs	fp, r7, r4
    2434:	eorvc	r2, r6, sp, lsr #12
    2438:	ldrle	r0, [r1, #-1436]	; 0xfffffa64
    243c:	svclt	0x00142d00
    2440:	cmpcs	r4, #116, 6	; 0xd0000001
    2444:	movwcs	r7, #3
    2448:	andsvc	r4, r3, r8, lsl #12
    244c:	svchi	0x00f0e8bd
    2450:	svceq	0x0000f1ba
    2454:			; <UNDEFINED> instruction: 0xf04fbf14
    2458:			; <UNDEFINED> instruction: 0xf04f0878
    245c:	ldr	r0, [lr, sp, lsr #16]!
    2460:	svclt	0x00142d00
    2464:			; <UNDEFINED> instruction: 0x232d2378
    2468:	movwcs	r7, #3
    246c:	andsvc	r4, r3, r8, lsl #12
    2470:	svchi	0x00f0e8bd
    2474:	svceq	0x0000f1bc
    2478:			; <UNDEFINED> instruction: 0x2778bf14
    247c:	strb	r2, [ip, sp, lsr #14]
    2480:	svcmi	0x00f0e92d
    2484:			; <UNDEFINED> instruction: 0xf04fb097
    2488:	stmib	sp, {r0, sl, fp}^
    248c:	bmi	1f8b0b4 <strspn@plt+0x1f8a290>
    2490:	ldrbtmi	r4, [sl], #-2942	; 0xfffff482
    2494:			; <UNDEFINED> instruction: 0x078258d3
    2498:			; <UNDEFINED> instruction: 0xf10dbf54
    249c:			; <UNDEFINED> instruction: 0xf10d082c
    24a0:	ldmdavs	fp, {r0, r2, r3, r5, r9, sl, fp}
    24a4:			; <UNDEFINED> instruction: 0xf04f9315
    24a8:	svclt	0x00450300
    24ac:	stmdaeq	ip!, {r0, r2, r3, r8, ip, sp, lr, pc}
    24b0:	strbmi	r2, [r6], r0, lsr #6
    24b4:	eorcc	pc, ip, sp, lsl #17
    24b8:			; <UNDEFINED> instruction: 0xf1a3230a
    24bc:			; <UNDEFINED> instruction: 0xf1c30120
    24c0:	blx	b02d48 <strspn@plt+0xb01f24>
    24c4:	blx	33ecd4 <strspn@plt+0x33deb0>
    24c8:	tstmi	r5, #4194304	; 0x400000	; <UNPREDICTABLE>
    24cc:	andne	lr, r8, #3620864	; 0x374000
    24d0:	vst1.8	{d15-d16}, [r3], ip
    24d4:	svclt	0x000842aa
    24d8:			; <UNDEFINED> instruction: 0xf0c042a1
    24dc:	movwcc	r8, #41099	; 0xa08b
    24e0:	mvnle	r2, r6, asr #22
    24e4:			; <UNDEFINED> instruction: 0xf64c223c
    24e8:			; <UNDEFINED> instruction: 0xf6cc45cd
    24ec:			; <UNDEFINED> instruction: 0xf04f45cc
    24f0:			; <UNDEFINED> instruction: 0xf1a231ff
    24f4:	blx	fe94497e <strspn@plt+0xfe943b5a>
    24f8:	blx	5b908 <strspn@plt+0x5aae4>
    24fc:	blx	8150c <strspn@plt+0x806e8>
    2500:	vmlals.f16	s30, s18, s18	; <UNPREDICTABLE>
    2504:			; <UNDEFINED> instruction: 0x0c09ea4c
    2508:			; <UNDEFINED> instruction: 0xf1c24c61
    250c:	svcls	0x00090920
    2510:			; <UNDEFINED> instruction: 0xf909fa21
    2514:	b	131370c <strspn@plt+0x13128e8>
    2518:	stmiaeq	sp!, {r0, r3, sl, fp}^
    251c:	stmdbeq	r0!, {r1, r6, r7, r8, ip, sp, lr, pc}
    2520:	blx	19276c <strspn@plt+0x191948>
    2524:	vmlals.f16	s30, s16, s18	; <UNPREDICTABLE>
    2528:	andge	pc, r4, r5, lsl r9	; <UNPREDICTABLE>
    252c:	streq	lr, [ip, #-2599]	; 0xfffff5d9
    2530:	streq	lr, [r1], #-2598	; 0xfffff5da
    2534:			; <UNDEFINED> instruction: 0xf1ba40d6
    2538:	svclt	0x000c0f42
    253c:			; <UNDEFINED> instruction: 0xf0002100
    2540:	bcc	80294c <strspn@plt+0x801b28>
    2544:	streq	lr, [r9], -r6, asr #20
    2548:	vpmax.s8	d15, d2, d23
    254c:	andge	pc, r0, lr, lsl #17
    2550:	stmdbcs	r0, {r1, r2, r4, r8, r9, lr}
    2554:	addhi	pc, r4, r0
    2558:	tsteq	r3, lr, lsl #2	; <UNPREDICTABLE>
    255c:			; <UNDEFINED> instruction: 0xf88e2269
    2560:	subcs	r2, r2, #1
    2564:	andcs	pc, r2, lr, lsl #17
    2568:	andvc	r2, sl, r0, lsl #4
    256c:	andeq	lr, r5, #84, 20	; 0x54000
    2570:			; <UNDEFINED> instruction: 0xf1a3d04a
    2574:			; <UNDEFINED> instruction: 0xf1c30114
    2578:	blx	904250 <strspn@plt+0x90342c>
    257c:	blx	17ed88 <strspn@plt+0x17df64>
    2580:	blcc	d401a4 <strspn@plt+0xd3f380>
    2584:	blx	953274 <strspn@plt+0x952450>
    2588:	blx	97f19c <strspn@plt+0x97e378>
    258c:	tstmi	sl, #1073741824	; 0x40000000	; <UNPREDICTABLE>
    2590:	ldrble	r0, [r3, #-1859]	; 0xfffff8bd
    2594:			; <UNDEFINED> instruction: 0xf04f1d50
    2598:			; <UNDEFINED> instruction: 0xf1410300
    259c:	andcs	r0, sl, #0, 2
    25a0:	blx	ff33e5aa <strspn@plt+0xff33d786>
    25a4:	movwcs	r2, #522	; 0x20a
    25a8:	strmi	r4, [fp], r2, lsl #13
    25ac:	blx	ff1be5b6 <strspn@plt+0xff1bd792>
    25b0:	subsle	r4, r8, r3, lsl r3
    25b4:	movweq	lr, #47706	; 0xba5a
    25b8:			; <UNDEFINED> instruction: 0xf7fed026
    25bc:	stmdacs	r0, {r1, r3, sl, fp, sp, lr, pc}
    25c0:	stmdavs	r2, {r0, r2, r3, r4, r6, ip, lr, pc}
    25c4:	subsle	r2, r7, r0, lsl #20
    25c8:	mulcc	r0, r2, r9
    25cc:	bmi	c70a00 <strspn@plt+0xc6fbdc>
    25d0:	cfstrsge	mvf4, [sp], {122}	; 0x7a
    25d4:			; <UNDEFINED> instruction: 0x23204d30
    25d8:	ldrbtmi	r9, [sp], #-514	; 0xfffffdfe
    25dc:	ldrmi	r4, [r9], -r0, lsr #12
    25e0:			; <UNDEFINED> instruction: 0xf8cd2201
    25e4:	stmib	sp, {r3, r4, pc}^
    25e8:	strls	sl, [r1], -r4, lsl #22
    25ec:			; <UNDEFINED> instruction: 0xf7fe9500
    25f0:	ands	lr, r5, r4, lsl ip
    25f4:	andeq	pc, sl, #-1073741780	; 0xc000002c
    25f8:	svcge	0x0075f47f
    25fc:	movtcs	r9, #11784	; 0x2e08
    2600:	andcs	pc, r1, lr, lsl #17
    2604:	andcc	pc, r0, lr, lsl #17
    2608:			; <UNDEFINED> instruction: 0xac0d4a24
    260c:	stmib	sp, {r5, r8, r9, sp}^
    2610:	ldrbtmi	r6, [sl], #-2049	; 0xfffff7ff
    2614:	andls	r4, r0, #32, 12	; 0x2000000
    2618:	andcs	r4, r1, #26214400	; 0x1900000
    261c:	bl	fff4061c <strspn@plt+0xfff3f7f8>
    2620:			; <UNDEFINED> instruction: 0xf7fe4620
    2624:	bmi	7bd29c <strspn@plt+0x7bc478>
    2628:	ldrbtmi	r4, [sl], #-2840	; 0xfffff4e8
    262c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2630:	subsmi	r9, sl, r5, lsl fp
    2634:	andslt	sp, r7, r6, lsr #2
    2638:	svchi	0x00f0e8bd
    263c:	eorseq	pc, r2, r2, lsl r1	; <UNPREDICTABLE>
    2640:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    2644:	tsteq	r0, r1, asr #2	; <UNPREDICTABLE>
    2648:			; <UNDEFINED> instruction: 0xf0002264
    264c:	stmdbcs	r0, {r0, r1, r2, r4, r5, r6, r8, r9, fp, ip, sp, lr, pc}
    2650:	svclt	0x00084682
    2654:	strmi	r2, [fp], sl, lsl #16
    2658:	strcc	fp, [r1], -r8, lsl #30
    265c:	ldrb	sp, [r3, sl, lsr #3]
    2660:	tsteq	r1, lr, lsl #2	; <UNPREDICTABLE>
    2664:	ldrbmi	lr, [r0], -r0, lsl #15
    2668:	andcs	r4, sl, #93323264	; 0x5900000
    266c:			; <UNDEFINED> instruction: 0xf0002300
    2670:	strmi	pc, [r2], r5, ror #22
    2674:	ldr	r4, [sp, fp, lsl #13]
    2678:	ldrbtmi	r4, [sl], #-2570	; 0xfffff5f6
    267c:	bmi	2bc528 <strspn@plt+0x2bb704>
    2680:			; <UNDEFINED> instruction: 0xe7a6447a
    2684:	b	ffc40684 <strspn@plt+0xffc3f860>
    2688:	andeq	r1, r1, lr, asr sl
    268c:	andeq	r0, r0, r4, ror #1
    2690:	andeq	r0, r0, ip, ror #31
    2694:	andeq	r0, r0, ip, lsr #30
    2698:	andeq	r0, r0, lr, lsr #30
    269c:	andeq	r0, r0, r2, lsl #30
    26a0:	andeq	r1, r1, r6, asr #17
    26a4:	andeq	r0, r0, r2, lsl #29
    26a8:	andeq	r0, r0, ip, ror lr
    26ac:	suble	r2, r5, r0, lsl #16
    26b0:	mvnsmi	lr, #737280	; 0xb4000
    26b4:			; <UNDEFINED> instruction: 0xf9904698
    26b8:	orrlt	r3, r3, #0
    26bc:	vst3.32			; <UNDEFINED> instruction: 0xf482fab2
    26c0:	ldrmi	r4, [r7], -r9, lsl #13
    26c4:	stmdbcs	r0, {r2, r5, r6, r8, fp}
    26c8:	strcs	fp, [r1], #-3848	; 0xfffff0f8
    26cc:	svceq	0x0000f1b8
    26d0:	strcs	fp, [r1], #-3848	; 0xfffff0f8
    26d4:			; <UNDEFINED> instruction: 0x4605bb1c
    26d8:	strtmi	r2, [lr], -ip, lsr #22
    26dc:	svccs	0x0001f915
    26e0:	bllt	b6748 <strspn@plt+0xb5924>
    26e4:	adcsmi	r4, r0, #48234496	; 0x2e00000
    26e8:	bne	c76f54 <strspn@plt+0xc76130>
    26ec:	mcrrne	7, 12, r4, r3, cr0
    26f0:			; <UNDEFINED> instruction: 0xf849d015
    26f4:	strcc	r0, [r1], #-36	; 0xffffffdc
    26f8:	mulcc	r0, r6, r9
    26fc:			; <UNDEFINED> instruction: 0xf995b1bb
    2700:			; <UNDEFINED> instruction: 0xb1a33000
    2704:	ldmdble	r5, {r0, r1, r2, r5, r7, r9, lr}
    2708:	strtmi	r2, [r8], -ip, lsr #22
    270c:			; <UNDEFINED> instruction: 0xf915462e
    2710:	mvnle	r2, r1, lsl #30
    2714:	svclt	0x00082a00
    2718:	adcsmi	r4, r0, #48234496	; 0x2e00000
    271c:			; <UNDEFINED> instruction: 0xf04fd3e5
    2720:	pop	{r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
    2724:	adcmi	r8, r7, #248, 6	; 0xe0000003
    2728:	ldrmi	sp, [r3], -r4, lsl #18
    272c:			; <UNDEFINED> instruction: 0x4620e7d4
    2730:	mvnshi	lr, #12386304	; 0xbd0000
    2734:	andeq	pc, r1, pc, rrx
    2738:	mvnshi	lr, #12386304	; 0xbd0000
    273c:	rscscc	pc, pc, pc, asr #32
    2740:	svclt	0x00004770
    2744:	ldrblt	fp, [r0, #-768]!	; 0xfffffd00
    2748:			; <UNDEFINED> instruction: 0xf990461c
    274c:	blx	fed56754 <strspn@plt+0xfed55930>
    2750:	ldmdbeq	fp, {r0, r2, r7, r8, r9, ip, sp, lr, pc}^
    2754:	svclt	0x00082c00
    2758:	ldmiblt	r3, {r0, r8, r9, sp}
    275c:	addsmi	r6, r6, #2490368	; 0x260000
    2760:	stccs	8, cr13, [fp, #-60]!	; 0xffffffc4
    2764:	eorvs	fp, r3, r1, lsl pc
    2768:	bl	4e774 <strspn@plt+0x4d950>
    276c:	blne	fe482d8c <strspn@plt+0xfe481f68>
    2770:			; <UNDEFINED> instruction: 0xf7ff9b04
    2774:	stmdacs	r0, {r0, r1, r3, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    2778:	stmdavs	r3!, {r1, r8, sl, fp, ip, lr, pc}
    277c:	eorvs	r4, r3, r3, lsl #8
    2780:			; <UNDEFINED> instruction: 0xf04fbd70
    2784:	ldcllt	0, cr3, [r0, #-1020]!	; 0xfffffc04
    2788:	rscscc	pc, pc, pc, asr #32
    278c:	svclt	0x00004770
    2790:	mvnsmi	lr, #737280	; 0xb4000
    2794:			; <UNDEFINED> instruction: 0xf381fab1
    2798:	bcs	4d0c <strspn@plt+0x3ee8>
    279c:	movwcs	fp, #7944	; 0x1f08
    27a0:	svclt	0x00082800
    27a4:	blcs	b3b0 <strspn@plt+0xa58c>
    27a8:			; <UNDEFINED> instruction: 0xf990d13d
    27ac:	strmi	r3, [r0], r0
    27b0:	pkhbtmi	r4, r9, r6, lsl #12
    27b4:	strcs	r4, [r1, -r4, lsl #12]
    27b8:			; <UNDEFINED> instruction: 0x4625b31b
    27bc:			; <UNDEFINED> instruction: 0xf1042b2c
    27c0:	strbmi	r0, [r0], -r1, lsl #8
    27c4:	mulcs	r0, r4, r9
    27c8:	eorle	r4, r1, r0, lsr #13
    27cc:	strtmi	fp, [r5], -r2, ror #19
    27d0:	bl	fe953278 <strspn@plt+0xfe952454>
    27d4:	eorle	r0, r2, #0, 2
    27d8:	stmdacs	r0, {r4, r5, r7, r8, r9, sl, lr}
    27dc:	movweq	pc, #28672	; 0x7000	; <UNPREDICTABLE>
    27e0:	rsceq	lr, r0, #323584	; 0x4f000
    27e4:	vpmax.u8	d15, d3, d7
    27e8:			; <UNDEFINED> instruction: 0xf819db0c
    27ec:	movwmi	r1, #45058	; 0xb002
    27f0:	andcc	pc, r2, r9, lsl #16
    27f4:	mulcc	r0, r5, r9
    27f8:			; <UNDEFINED> instruction: 0xf994b11b
    27fc:	blcs	e804 <strspn@plt+0xd9e0>
    2800:	ldrdcs	sp, [r0], -fp
    2804:	mvnshi	lr, #12386304	; 0xbd0000
    2808:	ldrmi	r1, [r3], -ip, ror #24
    280c:	ldrb	r4, [r4, r0, lsl #13]
    2810:	svclt	0x00082a00
    2814:	adcmi	r4, r8, #38797312	; 0x2500000
    2818:	smlatbeq	r0, r5, fp, lr
    281c:			; <UNDEFINED> instruction: 0xf04fd3dc
    2820:	pop	{r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
    2824:			; <UNDEFINED> instruction: 0xf06f83f8
    2828:			; <UNDEFINED> instruction: 0xe7eb0015
    282c:			; <UNDEFINED> instruction: 0xf381fab1
    2830:	bcs	4da4 <strspn@plt+0x3f80>
    2834:	movwcs	fp, #7944	; 0x1f08
    2838:	svclt	0x00082800
    283c:	bllt	ff0cb448 <strspn@plt+0xff0ca624>
    2840:	mvnsmi	lr, sp, lsr #18
    2844:			; <UNDEFINED> instruction: 0xf9904606
    2848:	ldrmi	r3, [r7], -r0
    284c:	strmi	r4, [r4], -r8, lsl #13
    2850:	strtmi	fp, [r5], -fp, ror #3
    2854:			; <UNDEFINED> instruction: 0xf1042b2c
    2858:	ldrtmi	r0, [r0], -r1, lsl #8
    285c:	mulcs	r0, r4, r9
    2860:	andsle	r4, fp, r6, lsr #12
    2864:			; <UNDEFINED> instruction: 0x4625b9b2
    2868:	bl	fe953310 <strspn@plt+0xfe9524ec>
    286c:	andsle	r0, ip, #0, 2
    2870:	stmdacs	r0, {r3, r4, r5, r7, r8, r9, sl, lr}
    2874:			; <UNDEFINED> instruction: 0xf8d8db0c
    2878:	tstmi	r8, #0
    287c:	andeq	pc, r0, r8, asr #17
    2880:	mulcc	r0, r5, r9
    2884:			; <UNDEFINED> instruction: 0xf994b11b
    2888:	blcs	e890 <strspn@plt+0xda6c>
    288c:	andcs	sp, r0, r1, ror #3
    2890:	ldrhhi	lr, [r0, #141]!	; 0x8d
    2894:	ldrmi	r1, [r3], -ip, ror #24
    2898:	ldrb	r4, [sl, r6, lsl #12]
    289c:	svclt	0x00082a00
    28a0:	adcmi	r4, r8, #38797312	; 0x2500000
    28a4:	smlatbeq	r0, r5, fp, lr
    28a8:			; <UNDEFINED> instruction: 0xf04fd3e2
    28ac:	pop	{r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
    28b0:			; <UNDEFINED> instruction: 0xf06f81f0
    28b4:			; <UNDEFINED> instruction: 0x47700015
    28b8:	mvnsmi	lr, #737280	; 0xb4000
    28bc:	bmi	f54118 <strspn@plt+0xf532f4>
    28c0:	blmi	f54140 <strspn@plt+0xf5331c>
    28c4:	ldrbtmi	fp, [sl], #-133	; 0xffffff7b
    28c8:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    28cc:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    28d0:			; <UNDEFINED> instruction: 0xf04f9303
    28d4:			; <UNDEFINED> instruction: 0xf8cd0300
    28d8:	tstlt	r8, #8
    28dc:	strmi	r6, [r4], -lr
    28e0:	strmi	r6, [r8], lr, lsr #32
    28e4:	b	a408e4 <strspn@plt+0xa3fac0>
    28e8:	andls	pc, r0, r0, asr #17
    28ec:			; <UNDEFINED> instruction: 0xf9944607
    28f0:	blcs	e8e8f8 <strspn@plt+0xe8dad4>
    28f4:	stmdbge	r2, {r1, r5, ip, lr, pc}
    28f8:	strtmi	r2, [r0], -sl, lsl #4
    28fc:			; <UNDEFINED> instruction: 0xf7fe9101
    2900:			; <UNDEFINED> instruction: 0xf8c8e96e
    2904:	eorvs	r0, r8, r0
    2908:	bllt	1a1c9f0 <strspn@plt+0x1a1bbcc>
    290c:	blcs	2951c <strspn@plt+0x286f8>
    2910:	adcmi	fp, r3, #24, 30	; 0x60
    2914:			; <UNDEFINED> instruction: 0xf993d028
    2918:	stmdbls	r1, {sp}
    291c:	eorle	r2, r6, sl, lsr sl
    2920:	eorle	r2, r9, sp, lsr #20
    2924:	bmi	94a92c <strspn@plt+0x949b08>
    2928:	ldrbtmi	r4, [sl], #-2851	; 0xfffff4dd
    292c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2930:	subsmi	r9, sl, r3, lsl #22
    2934:	andlt	sp, r5, fp, lsr r1
    2938:	mvnshi	lr, #12386304	; 0xbd0000
    293c:	stmdbge	r2, {r0, sl, ip, sp}
    2940:	strtmi	r2, [r0], -sl, lsl #4
    2944:	stmdb	sl, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2948:	ldmdavs	fp!, {r3, r5, sp, lr}
    294c:	stmdals	r2, {r0, r1, r5, r6, r8, fp, ip, sp, pc}
    2950:			; <UNDEFINED> instruction: 0xf990b150
    2954:	blne	e95c <strspn@plt+0xdb38>
    2958:			; <UNDEFINED> instruction: 0xf080fab0
    295c:	blcs	4e64 <strspn@plt+0x4040>
    2960:	andcs	fp, r1, r8, lsl pc
    2964:	sbcsle	r2, sp, r0, lsl #16
    2968:	rscscc	pc, pc, pc, asr #32
    296c:			; <UNDEFINED> instruction: 0xf993e7db
    2970:	stmdblt	sl, {r0, sp}
    2974:	ldrb	r6, [r6, lr, lsr #32]
    2978:	andcs	r1, sl, #92, 24	; 0x5c00
    297c:	eorsvs	r2, fp, r0, lsl #6
    2980:	movwls	r4, #9760	; 0x2620
    2984:	stmdb	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2988:	ldmdavs	fp!, {r3, r5, sp, lr}
    298c:	mvnle	r2, r0, lsl #22
    2990:	blcs	295a0 <strspn@plt+0x2877c>
    2994:			; <UNDEFINED> instruction: 0xf993d0e8
    2998:	blne	6ca9a0 <strspn@plt+0x6c9b7c>
    299c:			; <UNDEFINED> instruction: 0xf383fab3
    29a0:	bcs	4f14 <strspn@plt+0x40f0>
    29a4:	movwcs	fp, #7960	; 0x1f18
    29a8:	adcsle	r2, fp, r0, lsl #22
    29ac:			; <UNDEFINED> instruction: 0xf7fee7dc
    29b0:	svclt	0x0000e95c
    29b4:	andeq	r1, r1, sl, lsr #12
    29b8:	andeq	r0, r0, r4, ror #1
    29bc:	andeq	r1, r1, r6, asr #11
    29c0:	mvnsmi	lr, #737280	; 0xb4000
    29c4:	stcmi	14, cr1, [sl], #-12
    29c8:	bmi	aaebe4 <strspn@plt+0xaaddc0>
    29cc:	movwcs	fp, #7960	; 0x1f18
    29d0:	stmdbcs	r0, {r2, r3, r4, r5, r6, sl, lr}
    29d4:	movwcs	fp, #3848	; 0xf08
    29d8:	ldmdavs	r2, {r1, r5, r7, fp, ip, lr}
    29dc:			; <UNDEFINED> instruction: 0xf04f9203
    29e0:	blcs	31e8 <strspn@plt+0x23c4>
    29e4:	svcge	0x0001d03f
    29e8:	strmi	sl, [sp], -r2, lsl #28
    29ec:	blx	fed7aa40 <strspn@plt+0xfed79c1c>
    29f0:	ldmdbeq	fp, {r0, r2, r7, r8, r9, ip, sp, lr, pc}^
    29f4:	svclt	0x00082c00
    29f8:	strbmi	r2, [r1, #769]	; 0x301
    29fc:			; <UNDEFINED> instruction: 0xf043bf18
    2a00:	bllt	8c360c <strspn@plt+0x8c27e8>
    2a04:	strtmi	r4, [r9], -sl, asr #12
    2a08:			; <UNDEFINED> instruction: 0xf7fe4620
    2a0c:	ldmiblt	r0!, {r1, r3, r4, r5, r6, r7, r8, fp, sp, lr, pc}^
    2a10:	andeq	lr, r9, r4, lsl #22
    2a14:	ldrtmi	r4, [r9], -r5, asr #8
    2a18:	mrc2	7, 2, pc, cr14, cr14, {7}
    2a1c:			; <UNDEFINED> instruction: 0x46044631
    2a20:			; <UNDEFINED> instruction: 0xf7fe4628
    2a24:	ldmib	sp, {r0, r3, r4, r6, r9, sl, fp, ip, sp, lr, pc}^
    2a28:	bl	668a34 <strspn@plt+0x667c10>
    2a2c:	strmi	r0, [r5], -r8, lsl #6
    2a30:	blcs	76a64 <strspn@plt+0x75c40>
    2a34:			; <UNDEFINED> instruction: 0xb11cd1db
    2a38:	mulcc	r0, r4, r9
    2a3c:	andle	r2, r4, pc, lsr #22
    2a40:			; <UNDEFINED> instruction: 0xf995b12d
    2a44:	blcs	bcea4c <strspn@plt+0xbcdc28>
    2a48:	ldrdcs	sp, [r1], -r1
    2a4c:	andcs	lr, r0, r0
    2a50:	blmi	21527c <strspn@plt+0x214458>
    2a54:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2a58:	blls	dcac8 <strspn@plt+0xdbca4>
    2a5c:	qaddle	r4, sl, r4
    2a60:	pop	{r0, r2, ip, sp, pc}
    2a64:			; <UNDEFINED> instruction: 0x461883f0
    2a68:			; <UNDEFINED> instruction: 0xf7fee7f2
    2a6c:	svclt	0x0000e8fe
    2a70:	andeq	r1, r1, r0, lsr #10
    2a74:	andeq	r0, r0, r4, ror #1
    2a78:	muleq	r1, ip, r4
    2a7c:	mvnsmi	lr, #737280	; 0xb4000
    2a80:	movweq	lr, #6736	; 0x1a50
    2a84:	strmi	sp, [ip], -r5, lsr #32
    2a88:			; <UNDEFINED> instruction: 0x46054616
    2a8c:	cmnlt	r1, #56, 6	; 0xe0000000
    2a90:	stmdb	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2a94:	addsmi	r4, lr, #201326595	; 0xc000003
    2a98:	svclt	0x00884607
    2a9c:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    2aa0:	bl	1b8af8 <strspn@plt+0x1b7cd4>
    2aa4:			; <UNDEFINED> instruction: 0xf1090900
    2aa8:			; <UNDEFINED> instruction: 0xf7fe0001
    2aac:	strmi	lr, [r0], r4, lsl #18
    2ab0:	strtmi	fp, [r9], -r0, ror #2
    2ab4:			; <UNDEFINED> instruction: 0xf7fe463a
    2ab8:	bl	23cda0 <strspn@plt+0x23bf7c>
    2abc:	ldrtmi	r0, [r2], -r7
    2ac0:			; <UNDEFINED> instruction: 0xf7fe4621
    2ac4:	movwcs	lr, #2226	; 0x8b2
    2ac8:	andcc	pc, r9, r8, lsl #16
    2acc:	pop	{r6, r9, sl, lr}
    2ad0:	stmdami	r8, {r3, r4, r5, r6, r7, r8, r9, pc}
    2ad4:	mvnsmi	lr, #12386304	; 0xbd0000
    2ad8:			; <UNDEFINED> instruction: 0xf7fe4478
    2adc:			; <UNDEFINED> instruction: 0x4620b8bd
    2ae0:	pop	{r0, r4, r9, sl, lr}
    2ae4:			; <UNDEFINED> instruction: 0xf7fe43f8
    2ae8:	pop	{r0, r4, r7, fp, ip, sp, pc}
    2aec:			; <UNDEFINED> instruction: 0xf7fe43f8
    2af0:	svclt	0x0000b8b3
    2af4:	andeq	r0, r0, r4, asr r5
    2af8:			; <UNDEFINED> instruction: 0x460ab538
    2afc:	strmi	r4, [ip], -r5, lsl #12
    2b00:			; <UNDEFINED> instruction: 0x4608b119
    2b04:	stmdb	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2b08:	strtmi	r4, [r1], -r2, lsl #12
    2b0c:	pop	{r3, r5, r9, sl, lr}
    2b10:			; <UNDEFINED> instruction: 0xf7ff4038
    2b14:	svclt	0x0000bfb3
    2b18:	tstcs	r1, lr, lsl #8
    2b1c:	addlt	fp, r5, r0, lsl r5
    2b20:	ldrd	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    2b24:			; <UNDEFINED> instruction: 0xf8dfab07
    2b28:	strmi	ip, [r4], -r0, rrx
    2b2c:			; <UNDEFINED> instruction: 0xf85344fe
    2b30:	stmdage	r2, {r2, r8, r9, fp, sp}
    2b34:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    2b38:	ldrdgt	pc, [r0], -ip
    2b3c:	andgt	pc, ip, sp, asr #17
    2b40:	stceq	0, cr15, [r0], {79}	; 0x4f
    2b44:			; <UNDEFINED> instruction: 0xf7fe9301
    2b48:	vmlane.f16	s28, s4, s12	; <UNPREDICTABLE>
    2b4c:	strcs	fp, [r0], #-4024	; 0xfffff048
    2b50:	strtmi	sp, [r0], -r7, lsl #22
    2b54:			; <UNDEFINED> instruction: 0xf7ff9902
    2b58:			; <UNDEFINED> instruction: 0x4604ff91
    2b5c:			; <UNDEFINED> instruction: 0xf7fe9802
    2b60:	bmi	2bcc90 <strspn@plt+0x2bbe6c>
    2b64:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
    2b68:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2b6c:	subsmi	r9, sl, r3, lsl #22
    2b70:	strtmi	sp, [r0], -r5, lsl #2
    2b74:	pop	{r0, r2, ip, sp, pc}
    2b78:	andlt	r4, r3, r0, lsl r0
    2b7c:			; <UNDEFINED> instruction: 0xf7fe4770
    2b80:	svclt	0x0000e874
    2b84:	andeq	r1, r1, r4, asr #7
    2b88:	andeq	r0, r0, r4, ror #1
    2b8c:	andeq	r1, r1, sl, lsl #7
    2b90:	mvnsmi	lr, #737280	; 0xb4000
    2b94:	stmdavs	r6, {r0, r1, r2, r4, r9, sl, lr}
    2b98:	bmi	d54604 <strspn@plt+0xd537e0>
    2b9c:	blmi	d6edb0 <strspn@plt+0xd6df8c>
    2ba0:			; <UNDEFINED> instruction: 0xf996447a
    2ba4:	ldmpl	r3, {lr}^
    2ba8:	movwls	r6, #6171	; 0x181b
    2bac:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    2bb0:	eorsle	r2, r4, r0, lsl #24
    2bb4:	strmi	r4, [r8], r5, lsl #12
    2bb8:			; <UNDEFINED> instruction: 0x46394630
    2bbc:	ldmdb	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2bc0:			; <UNDEFINED> instruction: 0x56361834
    2bc4:	suble	r2, ip, r0, lsl #28
    2bc8:	svceq	0x0000f1b9
    2bcc:	stmdami	sl!, {r0, r1, r4, r5, ip, lr, pc}
    2bd0:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
    2bd4:	stmia	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2bd8:	eorsle	r2, r5, r0, lsl #16
    2bdc:	stmdbeq	r1, {r2, r8, ip, sp, lr, pc}
    2be0:	movwcs	r4, #1641	; 0x669
    2be4:	andvs	pc, r0, sp, lsl #17
    2be8:			; <UNDEFINED> instruction: 0xf88d4648
    2bec:			; <UNDEFINED> instruction: 0xf7fe3001
    2bf0:	stmdane	r3!, {r0, r1, r2, r3, r4, r7, r8, sl, fp, ip, sp, lr, pc}
    2bf4:	andeq	pc, r0, r8, asr #17
    2bf8:	mulcc	r1, r3, r9
    2bfc:	svclt	0x00181af6
    2c00:	blcs	c40c <strspn@plt+0xb5e8>
    2c04:	strcs	fp, [r1], -r8, lsl #30
    2c08:	andcc	fp, r2, lr, asr fp
    2c0c:	strtpl	r1, [r1], -r6, lsr #16
    2c10:			; <UNDEFINED> instruction: 0x4638b119
    2c14:	stm	r4, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2c18:			; <UNDEFINED> instruction: 0x464cb318
    2c1c:	bmi	5dacdc <strspn@plt+0x5d9eb8>
    2c20:	ldrbtmi	r4, [sl], #-2836	; 0xfffff4ec
    2c24:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2c28:	subsmi	r9, sl, r1, lsl #22
    2c2c:			; <UNDEFINED> instruction: 0x4620d11e
    2c30:	pop	{r0, r1, ip, sp, pc}
    2c34:			; <UNDEFINED> instruction: 0x463983f0
    2c38:			; <UNDEFINED> instruction: 0xf7fd4620
    2c3c:			; <UNDEFINED> instruction: 0xf8c8efd6
    2c40:	strtmi	r0, [r0], #-0
    2c44:	strb	r6, [sl, r8, lsr #32]!
    2c48:			; <UNDEFINED> instruction: 0x46204639
    2c4c:	ldc2l	7, cr15, [r0, #-1016]!	; 0xfffffc08
    2c50:	andeq	pc, r0, r8, asr #17
    2c54:	strtpl	r1, [r1], -r6, lsr #16
    2c58:			; <UNDEFINED> instruction: 0x4638b131
    2c5c:	stmda	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2c60:	eorvs	fp, ip, r0, lsl r9
    2c64:	ldrb	r2, [sl, r0, lsl #8]
    2c68:	ldrb	r6, [r8, lr, lsr #32]
    2c6c:	svc	0x00fcf7fd
    2c70:	andeq	r1, r1, r0, asr r3
    2c74:	andeq	r0, r0, r4, ror #1
    2c78:	andeq	r0, r0, sl, asr #18
    2c7c:	andeq	r1, r1, lr, asr #5
    2c80:			; <UNDEFINED> instruction: 0x4604b510
    2c84:	stmdacs	sl, {r0, sp, lr, pc}
    2c88:	strtmi	sp, [r0], -r6
    2c8c:	stmda	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2c90:	mvnsle	r1, r3, asr #24
    2c94:	ldclt	0, cr2, [r0, #-4]
    2c98:	ldclt	0, cr2, [r0, #-0]
    2c9c:	ldmdblt	r2!, {r0, r1, r3, r4, r5, r6, r8, fp, ip, sp, pc}^
    2ca0:	svclt	0x00be2900
    2ca4:			; <UNDEFINED> instruction: 0xf04f2000
    2ca8:	and	r4, r6, r0, lsl #2
    2cac:	stmdacs	r0, {r3, r8, r9, sl, fp, ip, sp, pc}
    2cb0:			; <UNDEFINED> instruction: 0xf06fbf1c
    2cb4:			; <UNDEFINED> instruction: 0xf04f4100
    2cb8:			; <UNDEFINED> instruction: 0xf00030ff
    2cbc:			; <UNDEFINED> instruction: 0xf1adb857
    2cc0:	stmdb	sp!, {r3, sl, fp}^
    2cc4:	stmdbcs	r0, {r2, r9, sl, fp, lr, pc}
    2cc8:	blcs	398f4 <strspn@plt+0x38ad0>
    2ccc:			; <UNDEFINED> instruction: 0xf000db1a
    2cd0:			; <UNDEFINED> instruction: 0xf8ddf853
    2cd4:	ldmib	sp, {r2, sp, lr, pc}^
    2cd8:	andlt	r2, r4, r2, lsl #6
    2cdc:	submi	r4, r0, #112, 14	; 0x1c00000
    2ce0:	cmpeq	r1, r1, ror #22
    2ce4:	blle	6cd8ec <strspn@plt+0x6ccac8>
    2ce8:			; <UNDEFINED> instruction: 0xf846f000
    2cec:	ldrd	pc, [r4], -sp
    2cf0:	movwcs	lr, #10717	; 0x29dd
    2cf4:	submi	fp, r0, #4
    2cf8:	cmpeq	r1, r1, ror #22
    2cfc:	bl	18d364c <strspn@plt+0x18d2828>
    2d00:	ldrbmi	r0, [r0, -r3, asr #6]!
    2d04:	bl	18d3654 <strspn@plt+0x18d2830>
    2d08:			; <UNDEFINED> instruction: 0xf0000343
    2d0c:			; <UNDEFINED> instruction: 0xf8ddf835
    2d10:	ldmib	sp, {r2, sp, lr, pc}^
    2d14:	andlt	r2, r4, r2, lsl #6
    2d18:	bl	1853620 <strspn@plt+0x18527fc>
    2d1c:	ldrbmi	r0, [r0, -r1, asr #2]!
    2d20:	bl	18d3670 <strspn@plt+0x18d284c>
    2d24:			; <UNDEFINED> instruction: 0xf0000343
    2d28:			; <UNDEFINED> instruction: 0xf8ddf827
    2d2c:	ldmib	sp, {r2, sp, lr, pc}^
    2d30:	andlt	r2, r4, r2, lsl #6
    2d34:	bl	18d3684 <strspn@plt+0x18d2860>
    2d38:	ldrbmi	r0, [r0, -r3, asr #6]!
    2d3c:	stmdblt	sl, {r0, r1, r4, r6, r8, fp, ip, sp, pc}^
    2d40:	svclt	0x00082900
    2d44:	svclt	0x001c2800
    2d48:	mvnscc	pc, pc, asr #32
    2d4c:	rscscc	pc, pc, pc, asr #32
    2d50:	stmdalt	ip, {ip, sp, lr, pc}
    2d54:	stfeqd	f7, [r8], {173}	; 0xad
    2d58:	vmlsgt.f16	s28, s8, s27	; <UNPREDICTABLE>
    2d5c:			; <UNDEFINED> instruction: 0xf80cf000
    2d60:	ldrd	pc, [r4], -sp
    2d64:	movwcs	lr, #10717	; 0x29dd
    2d68:	ldrbmi	fp, [r0, -r4]!
    2d6c:			; <UNDEFINED> instruction: 0xf04fb502
    2d70:			; <UNDEFINED> instruction: 0xf7fd0008
    2d74:	stclt	15, cr14, [r2, #-136]	; 0xffffff78
    2d78:	svclt	0x00084299
    2d7c:	push	{r4, r7, r9, lr}
    2d80:			; <UNDEFINED> instruction: 0x46044ff0
    2d84:	andcs	fp, r0, r8, lsr pc
    2d88:			; <UNDEFINED> instruction: 0xf8dd460d
    2d8c:	svclt	0x0038c024
    2d90:	cmnle	fp, #1048576	; 0x100000
    2d94:			; <UNDEFINED> instruction: 0x46994690
    2d98:			; <UNDEFINED> instruction: 0xf283fab3
    2d9c:	rsbsle	r2, r0, r0, lsl #22
    2da0:			; <UNDEFINED> instruction: 0xf385fab5
    2da4:	rsble	r2, r8, r0, lsl #26
    2da8:			; <UNDEFINED> instruction: 0xf1a21ad2
    2dac:	blx	246634 <strspn@plt+0x245810>
    2db0:	blx	2419c0 <strspn@plt+0x240b9c>
    2db4:			; <UNDEFINED> instruction: 0xf1c2f30e
    2db8:	b	12c4a40 <strspn@plt+0x12c3c1c>
    2dbc:	blx	a059d0 <strspn@plt+0xa04bac>
    2dc0:	b	12ff9e4 <strspn@plt+0x12febc0>
    2dc4:	blx	2059d8 <strspn@plt+0x204bb4>
    2dc8:	ldrbmi	pc, [sp, #-2562]	; 0xfffff5fe	; <UNPREDICTABLE>
    2dcc:	ldrbmi	fp, [r4, #-3848]	; 0xfffff0f8
    2dd0:	andcs	fp, r0, ip, lsr pc
    2dd4:	movwle	r4, #42497	; 0xa601
    2dd8:	bl	fed0ade4 <strspn@plt+0xfed09fc0>
    2ddc:	blx	3e0c <strspn@plt+0x2fe8>
    2de0:	blx	83f220 <strspn@plt+0x83e3fc>
    2de4:	bl	197fa08 <strspn@plt+0x197ebe4>
    2de8:	tstmi	r9, #46137344	; 0x2c00000
    2dec:	bcs	13034 <strspn@plt+0x12210>
    2df0:	b	13f6ee8 <strspn@plt+0x13f60c4>
    2df4:	b	13c4f64 <strspn@plt+0x13c4140>
    2df8:	b	120536c <strspn@plt+0x1204548>
    2dfc:	ldrmi	r7, [r6], -fp, asr #17
    2e00:	bl	fed3ae34 <strspn@plt+0xfed3a010>
    2e04:	bl	1943a2c <strspn@plt+0x1942c08>
    2e08:	ldmne	fp, {r0, r3, r9, fp}^
    2e0c:	beq	2bdb3c <strspn@plt+0x2bcd18>
    2e10:			; <UNDEFINED> instruction: 0xf14a1c5c
    2e14:	cfsh32cc	mvfx0, mvfx1, #0
    2e18:	strbmi	sp, [sp, #-7]
    2e1c:	strbmi	fp, [r4, #-3848]	; 0xfffff0f8
    2e20:	stmdbne	r4!, {r0, r1, r2, r3, r5, r6, r7, r9, ip, lr, pc}
    2e24:	adfccsz	f4, f1, #5.0
    2e28:	blx	17760c <strspn@plt+0x1767e8>
    2e2c:	blx	940a50 <strspn@plt+0x93fc2c>
    2e30:	teqmi	fp, #134217728	; 0x8000000	; <UNPREDICTABLE>
    2e34:	vseleq.f32	s30, s28, s11
    2e38:	blx	949240 <strspn@plt+0x94841c>
    2e3c:	b	1100e4c <strspn@plt+0x1100028>
    2e40:			; <UNDEFINED> instruction: 0xf1a2040e
    2e44:			; <UNDEFINED> instruction: 0xf1c20720
    2e48:	blx	2046d0 <strspn@plt+0x2038ac>
    2e4c:	blx	13fa5c <strspn@plt+0x13ec38>
    2e50:	blx	140a74 <strspn@plt+0x13fc50>
    2e54:	b	10ff664 <strspn@plt+0x10fe840>
    2e58:	blx	903a7c <strspn@plt+0x902c58>
    2e5c:	bl	118067c <strspn@plt+0x117f858>
    2e60:	teqmi	r3, #1073741824	; 0x40000000
    2e64:	strbmi	r1, [r5], -r0, lsl #21
    2e68:	tsteq	r3, r1, ror #22
    2e6c:	svceq	0x0000f1bc
    2e70:	stmib	ip, {r0, ip, lr, pc}^
    2e74:	pop	{r8, sl, lr}
    2e78:	blx	fed26e40 <strspn@plt+0xfed2601c>
    2e7c:	msrcc	CPSR_, #132, 6	; 0x10000002
    2e80:	blx	fee3ccd0 <strspn@plt+0xfee3beac>
    2e84:	blx	fed7f8ac <strspn@plt+0xfed7ea88>
    2e88:	eorcc	pc, r0, #335544322	; 0x14000002
    2e8c:	orrle	r2, fp, r0, lsl #26
    2e90:	svclt	0x0000e7f3
    2e94:	mvnsmi	lr, #737280	; 0xb4000
    2e98:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    2e9c:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    2ea0:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    2ea4:	mrc	7, 3, APSR_nzcv, cr8, cr13, {7}
    2ea8:	blne	1d940a4 <strspn@plt+0x1d93280>
    2eac:	strhle	r1, [sl], -r6
    2eb0:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    2eb4:	svccc	0x0004f855
    2eb8:	strbmi	r3, [sl], -r1, lsl #8
    2ebc:	ldrtmi	r4, [r8], -r1, asr #12
    2ec0:	adcmi	r4, r6, #152, 14	; 0x2600000
    2ec4:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    2ec8:	svclt	0x000083f8
    2ecc:	andeq	r0, r1, sl, lsr #29
    2ed0:	andeq	r0, r1, r0, lsr #29
    2ed4:	svclt	0x00004770
    2ed8:	tstcs	r0, r2, lsl #22
    2edc:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    2ee0:	svclt	0x0030f7fd
    2ee4:	andeq	r1, r1, r4, lsr #2

Disassembly of section .fini:

00002ee8 <.fini>:
    2ee8:	push	{r3, lr}
    2eec:	pop	{r3, pc}
