static void\r\nF_1 ( void )\r\n{\r\nif ( ! V_1 )\r\nF_2 ( V_2 , V_3 . V_4 ) ;\r\nF_3 ( V_5 ) ;\r\n}\r\nstatic void * F_4 ( char const * V_6 )\r\n{\r\nvoid * V_7 ;\r\nV_5 = F_5 ( V_6 , V_8 ) ;\r\nif ( V_5 < 0 || F_6 ( V_5 , & V_3 ) < 0 ) {\r\nperror ( V_6 ) ;\r\nF_7 () ;\r\n}\r\nif ( ! F_8 ( V_3 . V_9 ) ) {\r\nfprintf ( V_10 , L_1 , V_6 ) ;\r\nF_7 () ;\r\n}\r\nV_7 = F_9 ( 0 , V_3 . V_4 , V_11 | V_12 , V_13 ,\r\nV_5 , 0 ) ;\r\nif ( V_7 == V_14 ) {\r\nV_1 = 1 ;\r\nfprintf ( V_10 , L_2 , V_6 ) ;\r\nF_7 () ;\r\n}\r\nreturn V_7 ;\r\n}\r\nstatic T_1 F_10 ( const T_1 * V_15 )\r\n{\r\nreturn F_11 ( V_15 ) ;\r\n}\r\nstatic T_2 F_12 ( const T_2 * V_15 )\r\n{\r\nreturn F_13 ( V_15 ) ;\r\n}\r\nstatic T_3 F_14 ( const T_3 * V_15 )\r\n{\r\nreturn F_15 ( V_15 ) ;\r\n}\r\nstatic T_1 F_16 ( const T_1 * V_15 )\r\n{\r\nreturn F_17 ( V_15 ) ;\r\n}\r\nstatic T_2 F_18 ( const T_2 * V_15 )\r\n{\r\nreturn F_19 ( V_15 ) ;\r\n}\r\nstatic T_3 F_20 ( const T_3 * V_15 )\r\n{\r\nreturn F_21 ( V_15 ) ;\r\n}\r\nstatic void F_22 ( T_1 V_16 , T_1 * V_15 )\r\n{\r\nF_23 ( V_16 , V_15 ) ;\r\n}\r\nstatic void F_24 ( T_2 V_16 , T_2 * V_15 )\r\n{\r\nF_25 ( V_16 , V_15 ) ;\r\n}\r\nstatic void F_26 ( T_3 V_16 , T_3 * V_15 )\r\n{\r\nF_27 ( V_16 , V_15 ) ;\r\n}\r\nstatic void F_28 ( T_1 V_16 , T_1 * V_15 )\r\n{\r\nF_29 ( V_16 , V_15 ) ;\r\n}\r\nstatic void F_30 ( T_2 V_16 , T_2 * V_15 )\r\n{\r\nF_31 ( V_16 , V_15 ) ;\r\n}\r\nstatic void F_32 ( T_3 V_16 , T_3 * V_15 )\r\n{\r\nF_33 ( V_16 , V_15 ) ;\r\n}\r\nstatic int F_34 ( const void * V_17 , const void * V_18 )\r\n{\r\nT_4 V_19 = ( T_4 ) F_35 ( V_17 ) ;\r\nT_4 V_20 = ( T_4 ) F_35 ( V_18 ) ;\r\nif ( V_19 < V_20 )\r\nreturn - 1 ;\r\nif ( V_19 > V_20 )\r\nreturn 1 ;\r\nreturn 0 ;\r\n}\r\nstatic void F_36 ( char * V_21 , int V_22 )\r\n{\r\nint V_23 ;\r\nV_23 = 0 ;\r\nwhile ( V_23 < V_22 ) {\r\nT_2 * V_24 = ( T_2 * ) ( V_21 + V_23 ) ;\r\nF_37 ( F_35 ( V_24 ) + V_23 , V_24 ) ;\r\nV_23 += 4 ;\r\n}\r\nqsort ( V_21 , V_22 / 8 , 8 , F_34 ) ;\r\nV_23 = 0 ;\r\nwhile ( V_23 < V_22 ) {\r\nT_2 * V_24 = ( T_2 * ) ( V_21 + V_23 ) ;\r\nF_37 ( F_35 ( V_24 ) - V_23 , V_24 ) ;\r\nV_23 += 4 ;\r\n}\r\n}\r\nstatic void\r\nF_38 ( char const * const V_6 )\r\n{\r\nT_5 V_25 ;\r\nT_6 * V_26 = F_4 ( V_6 ) ;\r\nV_2 = V_26 ;\r\nswitch ( V_26 -> V_27 [ V_28 ] ) {\r\ndefault:\r\nfprintf ( V_10 , L_3 ,\r\nV_26 -> V_27 [ V_28 ] , V_6 ) ;\r\nF_7 () ;\r\nbreak;\r\ncase V_29 :\r\nF_35 = F_18 ;\r\nV_30 = F_20 ;\r\nV_31 = F_16 ;\r\nF_37 = F_30 ;\r\nV_32 = F_32 ;\r\nV_33 = F_28 ;\r\nbreak;\r\ncase V_34 :\r\nF_35 = F_12 ;\r\nV_30 = F_14 ;\r\nV_31 = F_10 ;\r\nF_37 = F_24 ;\r\nV_32 = F_26 ;\r\nV_33 = F_22 ;\r\nbreak;\r\n}\r\nif ( memcmp ( V_35 , V_26 -> V_27 , V_36 ) != 0\r\n|| V_30 ( & V_26 -> V_37 ) != V_38\r\n|| V_26 -> V_27 [ V_39 ] != V_40 ) {\r\nfprintf ( V_10 , L_4 , V_6 ) ;\r\nF_7 () ;\r\n}\r\nV_25 = NULL ;\r\nswitch ( V_30 ( & V_26 -> V_41 ) ) {\r\ndefault:\r\nfprintf ( V_10 , L_5 ,\r\nV_30 ( & V_26 -> V_41 ) , V_6 ) ;\r\nF_7 () ;\r\nbreak;\r\ncase V_42 :\r\ncase V_43 :\r\ncase V_44 :\r\nV_25 = F_36 ;\r\nbreak;\r\ncase V_45 :\r\ncase V_46 :\r\nbreak;\r\n}\r\nswitch ( V_26 -> V_27 [ V_47 ] ) {\r\ndefault:\r\nfprintf ( V_10 , L_6 ,\r\nV_26 -> V_27 [ V_47 ] , V_6 ) ;\r\nF_7 () ;\r\nbreak;\r\ncase V_48 :\r\nif ( V_30 ( & V_26 -> V_49 ) != sizeof( T_6 )\r\n|| V_30 ( & V_26 -> V_50 ) != sizeof( V_51 ) ) {\r\nfprintf ( V_10 ,\r\nL_7 , V_6 ) ;\r\nF_7 () ;\r\n}\r\nF_39 ( V_26 , V_6 , V_25 ) ;\r\nbreak;\r\ncase V_52 : {\r\nT_7 * const V_53 = ( T_7 * ) V_26 ;\r\nif ( V_30 ( & V_53 -> V_49 ) != sizeof( T_7 )\r\n|| V_30 ( & V_53 -> V_50 ) != sizeof( V_54 ) ) {\r\nfprintf ( V_10 ,\r\nL_7 , V_6 ) ;\r\nF_7 () ;\r\n}\r\nF_40 ( V_53 , V_6 , V_25 ) ;\r\nbreak;\r\n}\r\n}\r\nF_1 () ;\r\n}\r\nint\r\nmain ( int V_55 , char * V_56 [] )\r\n{\r\nint V_57 = 0 ;\r\nint V_23 ;\r\nif ( V_55 < 2 ) {\r\nfprintf ( V_10 , L_8 ) ;\r\nreturn 0 ;\r\n}\r\nfor ( V_23 = 1 ; V_23 < V_55 ; V_23 ++ ) {\r\nchar * V_58 = V_56 [ V_23 ] ;\r\nint const V_59 = setjmp ( V_60 ) ;\r\nswitch ( V_59 ) {\r\ndefault:\r\nfprintf ( V_10 , L_9 , V_58 ) ;\r\nexit ( 1 ) ;\r\nbreak;\r\ncase V_61 :\r\nV_5 = - 1 ;\r\nV_2 = NULL ;\r\nV_1 = 1 ;\r\nF_38 ( V_58 ) ;\r\nbreak;\r\ncase V_62 :\r\n++ V_57 ;\r\nbreak;\r\ncase V_63 :\r\nbreak;\r\n}\r\n}\r\nreturn ! ! V_57 ;\r\n}
