#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Tue Jan 21 13:45:17 2020
# Process ID: 16156
# Current directory: C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11284 C:\Users\Hu Tingxi\Desktop\pipelined CPU\pipelined CPU\pipelined CPU.xpr
# Log file: C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/vivado.log
# Journal file: C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado_data/Vivado/2015.4/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 694.707 ; gain = 132.926
close [ open {C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/MEM.v} w ]
add_files {{C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/MEM.v}}
update_compile_order -fileset sources_1
close [ open {C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/DataRAM.v} w ]
add_files {{C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/DataRAM.v}}
update_compile_order -fileset sources_1
file mkdir C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sim_1/new
can't create directory "C:/Users/Hu": file already exists
file mkdir C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sim_1/new
can't create directory "C:/Users/Hu": file already exists
file mkdir C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sim_1/new
can't create directory "C:/Users/Hu": file already exists
file mkdir C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sim_1/new
can't create directory "C:/Users/Hu": file already exists
file mkdir C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sim_1/new
can't create directory "C:/Users/Hu": file already exists
set_property SOURCE_SET sources_1 [get_filesets sim_1]
file mkdir C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sim_1/new
can't create directory "C:/Users/Hu": file already exists
file mkdir {C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sim_1/new}
close [ open {C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sim_1/new/CPUsim.v} w ]
add_files -fileset sim_1 {{C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sim_1/new/CPUsim.v}}
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPUsim' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav/InstructionROM.mif'
INFO: [USF-XSim-25] Exported 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav/ROM.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPUsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/CtrlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CtrlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/RegisterFiles.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFiles
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
ERROR: [VRFC 10-1280] procedural assignment to a non-register RegWrite_ex is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/ALU.v:27]
ERROR: [VRFC 10-1280] procedural assignment to a non-register RegWrite_ex is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/ALU.v:27]
ERROR: [VRFC 10-1280] procedural assignment to a non-register RegWrite_ex is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/ALU.v:32]
ERROR: [VRFC 10-1280] procedural assignment to a non-register RegWrite_ex is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/ALU.v:32]
ERROR: [VRFC 10-1040] module ALU ignored due to previous errors [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/ALU.v:2]
"xvhdl -m64 --relax -prj CPUsim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd" into library dist_mem_gen_v8_0_9
INFO: [VRFC 10-307] analyzing entity dist_mem_gen_v8_0_9
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/ip/InstructionROM/sim/InstructionROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstructionROM
INFO: [USF-XSim-99] Step results log file:'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav/xvlog.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPUsim' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav/InstructionROM.mif'
INFO: [USF-XSim-25] Exported 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav/ROM.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPUsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/CtrlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CtrlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/RegisterFiles.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFiles
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
ERROR: [VRFC 10-1280] procedural assignment to a non-register RegWrite_ex is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/ALU.v:27]
ERROR: [VRFC 10-1280] procedural assignment to a non-register RegWrite_ex is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/ALU.v:27]
ERROR: [VRFC 10-1280] procedural assignment to a non-register RegWrite_ex is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/ALU.v:32]
ERROR: [VRFC 10-1280] procedural assignment to a non-register RegWrite_ex is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/ALU.v:32]
ERROR: [VRFC 10-1040] module ALU ignored due to previous errors [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/ALU.v:2]
"xvhdl -m64 --relax -prj CPUsim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd" into library dist_mem_gen_v8_0_9
INFO: [VRFC 10-307] analyzing entity dist_mem_gen_v8_0_9
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/ip/InstructionROM/sim/InstructionROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstructionROM
INFO: [USF-XSim-99] Step results log file:'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav/xvlog.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPUsim' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav/InstructionROM.mif'
INFO: [USF-XSim-25] Exported 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav/ROM.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPUsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/CtrlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CtrlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/RegisterFiles.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFiles
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
ERROR: [VRFC 10-1280] procedural assignment to a non-register RegWrite_ex is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/ALU.v:27]
ERROR: [VRFC 10-1280] procedural assignment to a non-register RegWrite_ex is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/ALU.v:27]
ERROR: [VRFC 10-1280] procedural assignment to a non-register RegWrite_ex is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/ALU.v:32]
ERROR: [VRFC 10-1280] procedural assignment to a non-register RegWrite_ex is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/ALU.v:32]
ERROR: [VRFC 10-1040] module ALU ignored due to previous errors [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/ALU.v:2]
"xvhdl -m64 --relax -prj CPUsim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd" into library dist_mem_gen_v8_0_9
INFO: [VRFC 10-307] analyzing entity dist_mem_gen_v8_0_9
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/ip/InstructionROM/sim/InstructionROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstructionROM
INFO: [USF-XSim-99] Step results log file:'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav/xvlog.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPUsim' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav/InstructionROM.mif'
INFO: [USF-XSim-25] Exported 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav/ROM.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPUsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/CtrlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CtrlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/RegisterFiles.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFiles
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
ERROR: [VRFC 10-1280] procedural assignment to a non-register RegWrite_ex is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/ALU.v:27]
ERROR: [VRFC 10-1280] procedural assignment to a non-register RegWrite_ex is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/ALU.v:27]
ERROR: [VRFC 10-1280] procedural assignment to a non-register RegWrite_ex is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/ALU.v:32]
ERROR: [VRFC 10-1280] procedural assignment to a non-register RegWrite_ex is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/ALU.v:32]
ERROR: [VRFC 10-1040] module ALU ignored due to previous errors [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/ALU.v:2]
"xvhdl -m64 --relax -prj CPUsim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd" into library dist_mem_gen_v8_0_9
INFO: [VRFC 10-307] analyzing entity dist_mem_gen_v8_0_9
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/ip/InstructionROM/sim/InstructionROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstructionROM
INFO: [USF-XSim-99] Step results log file:'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav/xvlog.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPUsim' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav/InstructionROM.mif'
INFO: [USF-XSim-25] Exported 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav/ROM.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPUsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/CtrlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CtrlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/RegisterFiles.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFiles
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
ERROR: [VRFC 10-1145] non-net port RegWrite_ex cannot be of mode input [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/ALU.v:6]
ERROR: [VRFC 10-1040] module ALU ignored due to previous errors [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/ALU.v:2]
"xvhdl -m64 --relax -prj CPUsim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd" into library dist_mem_gen_v8_0_9
INFO: [VRFC 10-307] analyzing entity dist_mem_gen_v8_0_9
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/ip/InstructionROM/sim/InstructionROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstructionROM
INFO: [USF-XSim-99] Step results log file:'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav/xvlog.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPUsim' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav/InstructionROM.mif'
INFO: [USF-XSim-25] Exported 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav/ROM.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPUsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/CtrlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CtrlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/RegisterFiles.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFiles
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
ERROR: [VRFC 10-1280] procedural assignment to a non-register RegWrite_ex is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/ALU.v:27]
ERROR: [VRFC 10-1280] procedural assignment to a non-register RegWrite_ex is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/ALU.v:32]
ERROR: [VRFC 10-1040] module ALU ignored due to previous errors [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/ALU.v:2]
"xvhdl -m64 --relax -prj CPUsim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd" into library dist_mem_gen_v8_0_9
INFO: [VRFC 10-307] analyzing entity dist_mem_gen_v8_0_9
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/ip/InstructionROM/sim/InstructionROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstructionROM
INFO: [USF-XSim-99] Step results log file:'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav/xvlog.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPUsim' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav/InstructionROM.mif'
INFO: [USF-XSim-25] Exported 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav/ROM.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPUsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/CtrlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CtrlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/RegisterFiles.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFiles
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-1315] redeclaration of ansi port RegWrite_ex is not allowed [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/ALU.v:10]
ERROR: [VRFC 10-1145] non-net port RegWrite_ex cannot be of mode input [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/ALU.v:6]
ERROR: [VRFC 10-1040] module ALU ignored due to previous errors [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/ALU.v:2]
"xvhdl -m64 --relax -prj CPUsim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd" into library dist_mem_gen_v8_0_9
INFO: [VRFC 10-307] analyzing entity dist_mem_gen_v8_0_9
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/ip/InstructionROM/sim/InstructionROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstructionROM
INFO: [USF-XSim-99] Step results log file:'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav/xvlog.log' file for more information.
launch_runs synth_1 -jobs 6
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/ALU.v" into library work [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/ALU.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/CtrlUnit.v" into library work [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/CtrlUnit.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/DataRAM.v" into library work [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/DataRAM.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/EX.v" into library work [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/EX.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/ID.v" into library work [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/ID.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/IF.v" into library work [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/IF.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/MEM.v" into library work [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/MEM.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/RegisterFiles.v" into library work [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/RegisterFiles.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/flipflop.v" into library work [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/flipflop.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v" into library work [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:1]
[Tue Jan 21 14:16:11 2020] Launched synth_1...
Run output will be captured here: C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPUsim' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav/InstructionROM.mif'
INFO: [USF-XSim-25] Exported 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav/ROM.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPUsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/CtrlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CtrlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/RegisterFiles.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFiles
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/DataRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/flipflop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol nextPC_ex, assumed default net type wire [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:88]
ERROR: [VRFC 10-46] ID_EX14 is already declared [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:94]
INFO: [VRFC 10-2458] undeclared symbol aluZero_ex, assumed default net type wire [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:117]
INFO: [VRFC 10-2458] undeclared symbol Branch_mem, assumed default net type wire [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:134]
INFO: [VRFC 10-2458] undeclared symbol Branch_addr_ex, assumed default net type wire [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:135]
INFO: [VRFC 10-2458] undeclared symbol Branch_addr_mem, assumed default net type wire [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:135]
ERROR: [VRFC 10-91] RegData_wb is not declared [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:48]
ERROR: [VRFC 10-1040] module top ignored due to previous errors [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:2]
"xvhdl -m64 --relax -prj CPUsim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd" into library dist_mem_gen_v8_0_9
INFO: [VRFC 10-307] analyzing entity dist_mem_gen_v8_0_9
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/ip/InstructionROM/sim/InstructionROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstructionROM
INFO: [USF-XSim-99] Step results log file:'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav/xvlog.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPUsim' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav/InstructionROM.mif'
INFO: [USF-XSim-25] Exported 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav/ROM.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPUsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/CtrlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CtrlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/RegisterFiles.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFiles
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/DataRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/flipflop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol nextPC_ex, assumed default net type wire [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:89]
INFO: [VRFC 10-2458] undeclared symbol aluZero_ex, assumed default net type wire [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:118]
INFO: [VRFC 10-2458] undeclared symbol Branch_mem, assumed default net type wire [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:135]
INFO: [VRFC 10-2458] undeclared symbol Branch_addr_ex, assumed default net type wire [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:136]
INFO: [VRFC 10-2458] undeclared symbol Branch_addr_mem, assumed default net type wire [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:136]
ERROR: [VRFC 10-91] RegData_wb is not declared [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:49]
ERROR: [VRFC 10-1040] module top ignored due to previous errors [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:2]
"xvhdl -m64 --relax -prj CPUsim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd" into library dist_mem_gen_v8_0_9
INFO: [VRFC 10-307] analyzing entity dist_mem_gen_v8_0_9
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/ip/InstructionROM/sim/InstructionROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstructionROM
INFO: [USF-XSim-99] Step results log file:'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav/xvlog.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPUsim' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav/InstructionROM.mif'
INFO: [USF-XSim-25] Exported 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav/ROM.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPUsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/CtrlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CtrlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/RegisterFiles.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFiles
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/DataRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/flipflop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol nextPC_ex, assumed default net type wire [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:88]
INFO: [VRFC 10-2458] undeclared symbol aluZero_ex, assumed default net type wire [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:117]
INFO: [VRFC 10-2458] undeclared symbol Branch_mem, assumed default net type wire [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:134]
INFO: [VRFC 10-2458] undeclared symbol Branch_addr_ex, assumed default net type wire [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:135]
INFO: [VRFC 10-2458] undeclared symbol Branch_addr_mem, assumed default net type wire [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:135]
WARNING: [VRFC 10-756] identifier regData_wb is used before its declaration [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:48]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sim_1/new/CPUsim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPUsim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj CPUsim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd" into library dist_mem_gen_v8_0_9
INFO: [VRFC 10-307] analyzing entity dist_mem_gen_v8_0_9
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/ip/InstructionROM/sim/InstructionROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstructionROM
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado_data/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto c2679034c76e4921b12ba88a5752478e --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_9 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPUsim_behav xil_defaultlib.CPUsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1037] module flipflop does not have a parameter named WIDTH [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:80]
WARNING: [VRFC 10-1037] module flipflop does not have a parameter named WIDTH [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:81]
WARNING: [VRFC 10-1037] module flipflop does not have a parameter named WIDTH [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:82]
WARNING: [VRFC 10-1037] module flipflop does not have a parameter named WIDTH [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:83]
WARNING: [VRFC 10-1037] module flipflop does not have a parameter named WIDTH [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:84]
WARNING: [VRFC 10-1037] module flipflop does not have a parameter named WIDTH [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:85]
WARNING: [VRFC 10-1037] module flipflop does not have a parameter named WIDTH [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:86]
WARNING: [VRFC 10-1037] module flipflop does not have a parameter named WIDTH [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:87]
WARNING: [VRFC 10-1037] module flipflop does not have a parameter named WIDTH [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:88]
WARNING: [VRFC 10-1037] module flipflop does not have a parameter named WIDTH [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:89]
WARNING: [VRFC 10-1037] module flipflop does not have a parameter named WIDTH [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:90]
WARNING: [VRFC 10-1037] module flipflop does not have a parameter named WIDTH [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:91]
WARNING: [VRFC 10-1037] module flipflop does not have a parameter named WIDTH [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:92]
WARNING: [VRFC 10-1037] module flipflop does not have a parameter named WIDTH [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:93]
WARNING: [VRFC 10-1037] module flipflop does not have a parameter named WIDTH [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:94]
WARNING: [VRFC 10-1037] module flipflop does not have a parameter named WIDTH [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:130]
WARNING: [VRFC 10-1037] module flipflop does not have a parameter named WIDTH [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:131]
WARNING: [VRFC 10-1037] module flipflop does not have a parameter named WIDTH [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:132]
WARNING: [VRFC 10-1037] module flipflop does not have a parameter named WIDTH [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:133]
WARNING: [VRFC 10-1037] module flipflop does not have a parameter named WIDTH [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:134]
WARNING: [VRFC 10-1037] module flipflop does not have a parameter named WIDTH [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:135]
WARNING: [VRFC 10-1037] module flipflop does not have a parameter named WIDTH [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:136]
WARNING: [VRFC 10-1037] module flipflop does not have a parameter named WIDTH [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:137]
WARNING: [VRFC 10-1037] module flipflop does not have a parameter named WIDTH [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:138]
WARNING: [VRFC 10-1037] module flipflop does not have a parameter named WIDTH [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:139]
WARNING: [VRFC 10-426] cannot find port BranchOrPc_mem on this module [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:144]
WARNING: [VRFC 10-1037] module flipflop does not have a parameter named WIDTH [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:161]
WARNING: [VRFC 10-1037] module flipflop does not have a parameter named WIDTH [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:162]
WARNING: [VRFC 10-1037] module flipflop does not have a parameter named WIDTH [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:163]
WARNING: [VRFC 10-1037] module flipflop does not have a parameter named WIDTH [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:164]
WARNING: [VRFC 10-1037] module flipflop does not have a parameter named WIDTH [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:165]
ERROR: [VRFC 10-426] cannot find port BranchOrPc_mem on this module [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:154]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 3 for port ALUCode_id [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:63]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port ALUCode [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/ID.v:45]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port in [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:80]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port in [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:81]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port in [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:82]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port in [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:83]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port in [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:84]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port in [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:85]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port in [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:86]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 32 for port in [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:87]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port out [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:88]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 32 for port in [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:92]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 32 for port in [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:93]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port in [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:94]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port nextPC_ex [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:104]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 3 for port ALUCode_ex [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:105]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port in [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:130]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port in [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:131]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port in [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:132]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port in [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:133]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port in [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:134]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port in [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:135]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port in [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:137]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 32 for port in [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:139]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port in [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:161]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port in [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:162]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 32 for port in [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:165]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 781.078 ; gain = 0.000
INFO: [USF-XSim-99] Step results log file:'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav/elaborate.log' file for more information.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 781.078 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPUsim' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav/InstructionROM.mif'
INFO: [USF-XSim-25] Exported 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav/ROM.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPUsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/CtrlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CtrlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/RegisterFiles.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFiles
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/DataRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/flipflop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-756] identifier regData_wb is used before its declaration [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:48]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sim_1/new/CPUsim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPUsim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj CPUsim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd" into library dist_mem_gen_v8_0_9
INFO: [VRFC 10-307] analyzing entity dist_mem_gen_v8_0_9
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/ip/InstructionROM/sim/InstructionROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstructionROM
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado_data/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto c2679034c76e4921b12ba88a5752478e --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_9 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPUsim_behav xil_defaultlib.CPUsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1037] module flipflop does not have a parameter named WIDTH [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:80]
WARNING: [VRFC 10-1037] module flipflop does not have a parameter named WIDTH [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:81]
WARNING: [VRFC 10-1037] module flipflop does not have a parameter named WIDTH [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:82]
WARNING: [VRFC 10-1037] module flipflop does not have a parameter named WIDTH [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:83]
WARNING: [VRFC 10-1037] module flipflop does not have a parameter named WIDTH [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:84]
WARNING: [VRFC 10-1037] module flipflop does not have a parameter named WIDTH [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:85]
WARNING: [VRFC 10-1037] module flipflop does not have a parameter named WIDTH [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:86]
WARNING: [VRFC 10-1037] module flipflop does not have a parameter named WIDTH [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:87]
WARNING: [VRFC 10-1037] module flipflop does not have a parameter named WIDTH [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:88]
WARNING: [VRFC 10-1037] module flipflop does not have a parameter named WIDTH [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:89]
WARNING: [VRFC 10-1037] module flipflop does not have a parameter named WIDTH [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:90]
WARNING: [VRFC 10-1037] module flipflop does not have a parameter named WIDTH [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:91]
WARNING: [VRFC 10-1037] module flipflop does not have a parameter named WIDTH [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:92]
WARNING: [VRFC 10-1037] module flipflop does not have a parameter named WIDTH [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:93]
WARNING: [VRFC 10-1037] module flipflop does not have a parameter named WIDTH [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:94]
WARNING: [VRFC 10-1037] module flipflop does not have a parameter named WIDTH [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:131]
WARNING: [VRFC 10-1037] module flipflop does not have a parameter named WIDTH [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:132]
WARNING: [VRFC 10-1037] module flipflop does not have a parameter named WIDTH [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:133]
WARNING: [VRFC 10-1037] module flipflop does not have a parameter named WIDTH [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:134]
WARNING: [VRFC 10-1037] module flipflop does not have a parameter named WIDTH [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:135]
WARNING: [VRFC 10-1037] module flipflop does not have a parameter named WIDTH [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:136]
WARNING: [VRFC 10-1037] module flipflop does not have a parameter named WIDTH [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:137]
WARNING: [VRFC 10-1037] module flipflop does not have a parameter named WIDTH [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:138]
WARNING: [VRFC 10-1037] module flipflop does not have a parameter named WIDTH [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:139]
WARNING: [VRFC 10-1037] module flipflop does not have a parameter named WIDTH [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:140]
WARNING: [VRFC 10-426] cannot find port BranchOrPc_mem on this module [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:145]
WARNING: [VRFC 10-1037] module flipflop does not have a parameter named WIDTH [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:162]
WARNING: [VRFC 10-1037] module flipflop does not have a parameter named WIDTH [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:163]
WARNING: [VRFC 10-1037] module flipflop does not have a parameter named WIDTH [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:164]
WARNING: [VRFC 10-1037] module flipflop does not have a parameter named WIDTH [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:165]
WARNING: [VRFC 10-1037] module flipflop does not have a parameter named WIDTH [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:166]
ERROR: [VRFC 10-426] cannot find port BranchOrPc_mem on this module [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:155]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 3 for port ALUCode_id [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:63]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port ALUCode [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/ID.v:45]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port in [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:80]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port in [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:81]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port in [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:82]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port in [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:83]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port in [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:84]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port in [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:85]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port in [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:86]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 32 for port in [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:87]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 32 for port in [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:92]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 32 for port in [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:93]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port in [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:94]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 3 for port ALUCode_ex [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:105]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port in [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:131]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port in [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:132]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port in [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:133]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port in [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:134]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port in [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:135]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port in [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:138]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 32 for port in [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:140]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port in [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:162]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port in [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:163]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 32 for port in [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:166]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-99] Step results log file:'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav/elaborate.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPUsim' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav/InstructionROM.mif'
INFO: [USF-XSim-25] Exported 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav/ROM.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPUsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/CtrlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CtrlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/RegisterFiles.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFiles
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/DataRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/flipflop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-756] identifier regData_wb is used before its declaration [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:48]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sim_1/new/CPUsim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPUsim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj CPUsim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd" into library dist_mem_gen_v8_0_9
INFO: [VRFC 10-307] analyzing entity dist_mem_gen_v8_0_9
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/ip/InstructionROM/sim/InstructionROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstructionROM
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado_data/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto c2679034c76e4921b12ba88a5752478e --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_9 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPUsim_behav xil_defaultlib.CPUsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-426] cannot find port BranchOrPc_mem on this module [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:145]
ERROR: [VRFC 10-426] cannot find port BranchOrPc_mem on this module [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:155]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 3 for port ALUCode_id [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:63]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port ALUCode [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/ID.v:45]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 3 for port ALUCode_ex [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:105]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-99] Step results log file:'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav/elaborate.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPUsim' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav/InstructionROM.mif'
INFO: [USF-XSim-25] Exported 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav/ROM.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPUsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/CtrlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CtrlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/RegisterFiles.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFiles
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/DataRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/flipflop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sim_1/new/CPUsim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPUsim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj CPUsim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd" into library dist_mem_gen_v8_0_9
INFO: [VRFC 10-307] analyzing entity dist_mem_gen_v8_0_9
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/ip/InstructionROM/sim/InstructionROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstructionROM
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado_data/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto c2679034c76e4921b12ba88a5752478e --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_9 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPUsim_behav xil_defaultlib.CPUsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-426] cannot find port BranchOrPc_mem on this module [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:146]
ERROR: [VRFC 10-426] cannot find port BranchOrPc_mem on this module [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:156]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 3 for port ALUCode_id [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:64]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port ALUCode [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/ID.v:45]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 3 for port ALUCode_ex [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:106]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-99] Step results log file:'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav/elaborate.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPUsim' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav/InstructionROM.mif'
INFO: [USF-XSim-25] Exported 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav/ROM.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPUsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/CtrlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CtrlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/RegisterFiles.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFiles
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/DataRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/flipflop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
ERROR: [VRFC 10-91] branchOrPc_mem is not declared [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/MEM.v:2]
ERROR: [VRFC 10-1241] port BranchOrPc_mem is not defined [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/MEM.v:11]
ERROR: [VRFC 10-1040] module MEM ignored due to previous errors [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/MEM.v:2]
"xvhdl -m64 --relax -prj CPUsim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd" into library dist_mem_gen_v8_0_9
INFO: [VRFC 10-307] analyzing entity dist_mem_gen_v8_0_9
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/ip/InstructionROM/sim/InstructionROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstructionROM
INFO: [USF-XSim-99] Step results log file:'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav/xvlog.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPUsim' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav/InstructionROM.mif'
INFO: [USF-XSim-25] Exported 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav/ROM.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPUsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/CtrlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CtrlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/RegisterFiles.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFiles
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/DataRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/flipflop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sim_1/new/CPUsim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPUsim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj CPUsim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd" into library dist_mem_gen_v8_0_9
INFO: [VRFC 10-307] analyzing entity dist_mem_gen_v8_0_9
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/ip/InstructionROM/sim/InstructionROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstructionROM
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado_data/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto c2679034c76e4921b12ba88a5752478e --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_9 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPUsim_behav xil_defaultlib.CPUsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling architecture behavioral of entity dist_mem_gen_v8_0_9.dist_mem_gen_v8_0_9 [\dist_mem_gen_v8_0_9("artix7",10...]
Compiling architecture instructionrom_arch of entity xil_defaultlib.InstructionROM [instructionrom_default]
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.flipflop
Compiling module xil_defaultlib.CtrlUnit
Compiling module xil_defaultlib.RegisterFiles
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.flipflop(width=1)
Compiling module xil_defaultlib.flipflop(width=4)
Compiling module xil_defaultlib.flipflop(width=5)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.DataRAM
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.CPUsim
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPUsim_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Hu -notrace
invalid command name "Microsoft"
    while executing
"Microsoft (R) Windows Script Host Version 5.812"
    (file "C:/Users/Hu" line 1)
INFO: [Common 17-206] Exiting Webtalk at Tue Jan 21 14:33:41 2020...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPUsim_behav -key {Behavioral:sim_1:Functional:CPUsim} -tclbatch {CPUsim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source CPUsim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Warning: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Time: 0 ps  Iteration: 0  Process: /CPUsim/uut/IF/InstructionROM/U0/p_warn_behavioural  File: C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPUsim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 820.270 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPUsim' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav/InstructionROM.mif'
INFO: [USF-XSim-25] Exported 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav/ROM.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPUsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/CtrlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CtrlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/RegisterFiles.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFiles
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
ERROR: [VRFC 10-552] declarations not allowed in unnamed block [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/ALU.v:25]
WARNING: [VRFC 10-2167] variable tmp must explicitly be declared as automatic or static [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/ALU.v:26]
ERROR: [VRFC 10-60] input1 is not a constant [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/ALU.v:26]
ERROR: [VRFC 10-1040] module ALU ignored due to previous errors [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/ALU.v:2]
"xvhdl -m64 --relax -prj CPUsim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd" into library dist_mem_gen_v8_0_9
INFO: [VRFC 10-307] analyzing entity dist_mem_gen_v8_0_9
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/ip/InstructionROM/sim/InstructionROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstructionROM
INFO: [USF-XSim-99] Step results log file:'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav/xvlog.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPUsim' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav/InstructionROM.mif'
INFO: [USF-XSim-25] Exported 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav/ROM.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPUsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/CtrlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CtrlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/RegisterFiles.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFiles
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/DataRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/flipflop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sim_1/new/CPUsim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPUsim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj CPUsim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd" into library dist_mem_gen_v8_0_9
INFO: [VRFC 10-307] analyzing entity dist_mem_gen_v8_0_9
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/ip/InstructionROM/sim/InstructionROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstructionROM
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado_data/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto c2679034c76e4921b12ba88a5752478e --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_9 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPUsim_behav xil_defaultlib.CPUsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling architecture behavioral of entity dist_mem_gen_v8_0_9.dist_mem_gen_v8_0_9 [\dist_mem_gen_v8_0_9("artix7",10...]
Compiling architecture instructionrom_arch of entity xil_defaultlib.InstructionROM [instructionrom_default]
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.flipflop
Compiling module xil_defaultlib.CtrlUnit
Compiling module xil_defaultlib.RegisterFiles
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.flipflop(width=1)
Compiling module xil_defaultlib.flipflop(width=4)
Compiling module xil_defaultlib.flipflop(width=5)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.DataRAM
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.CPUsim
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPUsim_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Hu -notrace
invalid command name "Microsoft"
    while executing
"Microsoft (R) Windows Script Host Version 5.812"
    (file "C:/Users/Hu" line 1)
INFO: [Common 17-206] Exiting Webtalk at Tue Jan 21 14:52:13 2020...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPUsim_behav -key {Behavioral:sim_1:Functional:CPUsim} -tclbatch {CPUsim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source CPUsim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Warning: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Time: 0 ps  Iteration: 0  Process: /CPUsim/uut/IF/InstructionROM/U0/p_warn_behavioural  File: C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPUsim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 820.270 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property -dict [list CONFIG.coefficient_file {C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/ROM.coe}] [get_ips InstructionROM]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/ROM.coe' provided. It will be converted relative to IP Instance files '../../ROM.coe'
generate_target all [get_files  {{C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/ip/InstructionROM/InstructionROM.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'InstructionROM'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'InstructionROM'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'InstructionROM'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'InstructionROM'...
export_ip_user_files -of_objects [get_files {{C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/ip/InstructionROM/InstructionROM.xci}}] -no_script -force -quiet
export_simulation -of_objects [get_files {{C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/ip/InstructionROM/InstructionROM.xci}}] -directory {C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.ip_user_files/sim_scripts} -force -quiet
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPUsim' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav/InstructionROM.mif'
INFO: [USF-XSim-25] Exported 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav/ROM.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPUsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/CtrlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CtrlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/RegisterFiles.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFiles
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/DataRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/flipflop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sim_1/new/CPUsim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPUsim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj CPUsim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd" into library dist_mem_gen_v8_0_9
INFO: [VRFC 10-307] analyzing entity dist_mem_gen_v8_0_9
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/ip/InstructionROM/sim/InstructionROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstructionROM
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado_data/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto c2679034c76e4921b12ba88a5752478e --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_9 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPUsim_behav xil_defaultlib.CPUsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling architecture behavioral of entity dist_mem_gen_v8_0_9.dist_mem_gen_v8_0_9 [\dist_mem_gen_v8_0_9("artix7",10...]
Compiling architecture instructionrom_arch of entity xil_defaultlib.InstructionROM [instructionrom_default]
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.flipflop
Compiling module xil_defaultlib.CtrlUnit
Compiling module xil_defaultlib.RegisterFiles
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.flipflop(width=1)
Compiling module xil_defaultlib.flipflop(width=4)
Compiling module xil_defaultlib.flipflop(width=5)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.DataRAM
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.CPUsim
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPUsim_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Hu -notrace
invalid command name "Microsoft"
    while executing
"Microsoft (R) Windows Script Host Version 5.812"
    (file "C:/Users/Hu" line 1)
INFO: [Common 17-206] Exiting Webtalk at Tue Jan 21 15:30:28 2020...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPUsim_behav -key {Behavioral:sim_1:Functional:CPUsim} -tclbatch {CPUsim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source CPUsim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Warning: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Time: 0 ps  Iteration: 0  Process: /CPUsim/uut/IF/InstructionROM/U0/p_warn_behavioural  File: C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPUsim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 820.270 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPUsim' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav/InstructionROM.mif'
INFO: [USF-XSim-25] Exported 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav/ROM.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPUsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/CtrlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CtrlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/RegisterFiles.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFiles
ERROR: [VRFC 10-1280] procedural assignment to a non-register data_A is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/RegisterFiles.v:11]
ERROR: [VRFC 10-1280] procedural assignment to a non-register data_B is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/RegisterFiles.v:12]
ERROR: [VRFC 10-1040] module RegisterFiles ignored due to previous errors [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/RegisterFiles.v:2]
"xvhdl -m64 --relax -prj CPUsim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd" into library dist_mem_gen_v8_0_9
INFO: [VRFC 10-307] analyzing entity dist_mem_gen_v8_0_9
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/ip/InstructionROM/sim/InstructionROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstructionROM
INFO: [USF-XSim-99] Step results log file:'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav/xvlog.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPUsim' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav/InstructionROM.mif'
INFO: [USF-XSim-25] Exported 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav/ROM.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPUsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/CtrlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CtrlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/RegisterFiles.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFiles
ERROR: [VRFC 10-1280] procedural assignment to a non-register data_A is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/RegisterFiles.v:11]
ERROR: [VRFC 10-1280] procedural assignment to a non-register data_A is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/RegisterFiles.v:11]
ERROR: [VRFC 10-1280] procedural assignment to a non-register data_B is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/RegisterFiles.v:12]
ERROR: [VRFC 10-1280] procedural assignment to a non-register data_B is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/RegisterFiles.v:12]
ERROR: [VRFC 10-1040] module RegisterFiles ignored due to previous errors [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/RegisterFiles.v:2]
"xvhdl -m64 --relax -prj CPUsim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd" into library dist_mem_gen_v8_0_9
INFO: [VRFC 10-307] analyzing entity dist_mem_gen_v8_0_9
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/ip/InstructionROM/sim/InstructionROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstructionROM
INFO: [USF-XSim-99] Step results log file:'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav/xvlog.log' file for more information.
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jan 21 15:42:25 2020...
