{
  "module_name": "mtl.h",
  "hash_id": "9a15d0ca01d6af95157ff3fca572d0be1467476d345bd18a36c4ce21a3885ff4",
  "original_prompt": "Ingested from linux-6.6.14/sound/soc/sof/intel/mtl.h",
  "human_readable_source": " \n \n\n \n#define MTL_PPLCLLPL_BASE\t\t0x948\n#define MTL_PPLCLLPU_STRIDE\t\t0x10\n#define MTL_PPLCLLPL(x)\t\t\t(MTL_PPLCLLPL_BASE + (x) * MTL_PPLCLLPU_STRIDE)\n#define MTL_PPLCLLPU(x)\t\t\t(MTL_PPLCLLPL_BASE + 0x4 + (x) * MTL_PPLCLLPU_STRIDE)\n\n \n#define MTL_HFDSSCS\t\t\t0x1000\n#define MTL_HFDSSCS_SPA_MASK\t\tBIT(16)\n#define MTL_HFDSSCS_CPA_MASK\t\tBIT(24)\n#define MTL_HFSNDWIE\t\t\t0x114C\n#define MTL_HFPWRCTL\t\t\t0x1D18\n#define MTL_HfPWRCTL_WPIOXPG(x)\t\tBIT((x) + 8)\n#define MTL_HFPWRCTL_WPDSPHPXPG\t\tBIT(0)\n#define MTL_HFPWRSTS\t\t\t0x1D1C\n#define MTL_HFPWRSTS_DSPHPXPGS_MASK\tBIT(0)\n#define MTL_HFINTIPPTR\t\t\t0x1108\n#define MTL_IRQ_INTEN_L_HOST_IPC_MASK\tBIT(0)\n#define MTL_IRQ_INTEN_L_SOUNDWIRE_MASK\tBIT(6)\n#define MTL_HFINTIPPTR_PTR_MASK\t\tGENMASK(20, 0)\n\n#define MTL_HDA_VS_D0I3C\t\t0x1D4A\n\n#define MTL_DSP2CXCAP_PRIMARY_CORE\t0x178D00\n#define MTL_DSP2CXCTL_PRIMARY_CORE\t0x178D04\n#define MTL_DSP2CXCTL_PRIMARY_CORE_SPA_MASK BIT(0)\n#define MTL_DSP2CXCTL_PRIMARY_CORE_CPA_MASK BIT(8)\n#define MTL_DSP2CXCTL_PRIMARY_CORE_OSEL GENMASK(25, 24)\n#define MTL_DSP2CXCTL_PRIMARY_CORE_OSEL_SHIFT 24\n\n \n#define MTL_DSP_REG_HFIPCXTDR\t\t0x73200\n#define MTL_DSP_REG_HFIPCXTDR_BUSY\tBIT(31)\n#define MTL_DSP_REG_HFIPCXTDR_MSG_MASK GENMASK(30, 0)\n#define MTL_DSP_REG_HFIPCXTDA\t\t0x73204\n#define MTL_DSP_REG_HFIPCXTDA_BUSY\tBIT(31)\n#define MTL_DSP_REG_HFIPCXIDR\t\t0x73210\n#define MTL_DSP_REG_HFIPCXIDR_BUSY\tBIT(31)\n#define MTL_DSP_REG_HFIPCXIDR_MSG_MASK GENMASK(30, 0)\n#define MTL_DSP_REG_HFIPCXIDA\t\t0x73214\n#define MTL_DSP_REG_HFIPCXIDA_DONE\tBIT(31)\n#define MTL_DSP_REG_HFIPCXIDA_MSG_MASK GENMASK(30, 0)\n#define MTL_DSP_REG_HFIPCXCTL\t\t0x73228\n#define MTL_DSP_REG_HFIPCXCTL_BUSY\tBIT(0)\n#define MTL_DSP_REG_HFIPCXCTL_DONE\tBIT(1)\n#define MTL_DSP_REG_HFIPCXTDDY\t\t0x73300\n#define MTL_DSP_REG_HFIPCXIDDY\t\t0x73380\n#define MTL_DSP_REG_HfHIPCIE\t\t0x1140\n#define MTL_DSP_REG_HfHIPCIE_IE_MASK\tBIT(0)\n#define MTL_DSP_REG_HfSNDWIE\t\t0x114C\n#define MTL_DSP_REG_HfSNDWIE_IE_MASK\tGENMASK(3, 0)\n\n#define MTL_DSP_IRQSTS\t\t\t0x20\n#define MTL_DSP_IRQSTS_IPC\t\tBIT(0)\n#define MTL_DSP_IRQSTS_SDW\t\tBIT(6)\n\n#define MTL_DSP_REG_POLL_INTERVAL_US\t10\t \n\n \n#define MTL_SRAM_WINDOW_OFFSET(x)\t(0x180000 + 0x8000 * (x))\n\n#define MTL_DSP_MBOX_UPLINK_OFFSET\t(MTL_SRAM_WINDOW_OFFSET(0) + 0x1000)\n#define MTL_DSP_MBOX_UPLINK_SIZE\t0x1000\n#define MTL_DSP_MBOX_DOWNLINK_OFFSET\tMTL_SRAM_WINDOW_OFFSET(1)\n#define MTL_DSP_MBOX_DOWNLINK_SIZE\t0x1000\n\n \n#define MTL_DSP_ROM_STS\t\t\tMTL_SRAM_WINDOW_OFFSET(0)  \n#define MTL_DSP_ROM_ERROR\t\t(MTL_SRAM_WINDOW_OFFSET(0) + 0x4)  \n\n#define MTL_DSP_REG_HFFLGPXQWY\t\t0x163200  \n#define MTL_DSP_REG_HFFLGPXQWY_ERROR\t0x163204  \n#define MTL_DSP_REG_HfIMRIS1\t\t0x162088\n#define MTL_DSP_REG_HfIMRIS1_IU_MASK\tBIT(0)\n\nbool mtl_dsp_check_ipc_irq(struct snd_sof_dev *sdev);\nint mtl_ipc_send_msg(struct snd_sof_dev *sdev, struct snd_sof_ipc_msg *msg);\n\nvoid mtl_enable_ipc_interrupts(struct snd_sof_dev *sdev);\nvoid mtl_disable_ipc_interrupts(struct snd_sof_dev *sdev);\n\nint mtl_enable_interrupts(struct snd_sof_dev *sdev, bool enable);\n\nint mtl_dsp_pre_fw_run(struct snd_sof_dev *sdev);\nint mtl_dsp_post_fw_run(struct snd_sof_dev *sdev);\nvoid mtl_dsp_dump(struct snd_sof_dev *sdev, u32 flags);\n\nint mtl_power_down_dsp(struct snd_sof_dev *sdev);\nint mtl_dsp_cl_init(struct snd_sof_dev *sdev, int stream_tag, bool imr_boot);\n\nirqreturn_t mtl_ipc_irq_thread(int irq, void *context);\n\nint mtl_dsp_ipc_get_mailbox_offset(struct snd_sof_dev *sdev);\nint mtl_dsp_ipc_get_window_offset(struct snd_sof_dev *sdev, u32 id);\n\nvoid mtl_ipc_dump(struct snd_sof_dev *sdev);\n\nu64 mtl_dsp_get_stream_hda_link_position(struct snd_sof_dev *sdev,\n\t\t\t\t\t struct snd_soc_component *component,\n\t\t\t\t\t struct snd_pcm_substream *substream);\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}