vendor_name = ModelSim
source_file = 1, C:/altera/cpu_pipeline/13.0sp1cpu/hazard_stalling_example.mif
source_file = 1, C:/altera/cpu_pipeline/13.0sp1cpu/forwarding_example.mif
source_file = 1, C:/altera/cpu_pipeline/13.0sp1cpu/branch_hazard_detection_example.mif
source_file = 1, C:/altera/cpu_pipeline/13.0sp1cpu/program.mif
source_file = 1, C:/altera/cpu_pipeline/13.0sp1cpu/Ifetch.vhd
source_file = 1, C:/altera/cpu_pipeline/13.0sp1cpu/Idecode.vhd
source_file = 1, C:/altera/cpu_pipeline/13.0sp1cpu/Ifetch.vwf
source_file = 1, C:/altera/cpu_pipeline/13.0sp1cpu/control.vhd
source_file = 1, C:/altera/cpu_pipeline/13.0sp1cpu/Execute.vhd
source_file = 1, C:/altera/cpu_pipeline/13.0sp1cpu/dmemory.vhd
source_file = 1, C:/altera/cpu_pipeline/13.0sp1cpu/dmemory.mif
source_file = 1, C:/altera/cpu_pipeline/13.0sp1cpu/Idecode.vwf
source_file = 1, C:/altera/cpu_pipeline/13.0sp1cpu/control.vwf
source_file = 1, C:/altera/cpu_pipeline/13.0sp1cpu/Execute.vwf
source_file = 1, C:/altera/cpu_pipeline/13.0sp1cpu/cpu.vhd
source_file = 1, C:/altera/cpu_pipeline/13.0sp1cpu/Waveform.vwf
source_file = 1, C:/altera/cpu_pipeline/13.0sp1cpu/pipelining_example.mif
source_file = 1, C:/altera/cpu_pipeline/13.0sp1cpu/db/cpu.cbx.xml
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/altera/cpu_pipeline/13.0sp1cpu/db/altsyncram_19q3.tdf
source_file = 1, C:/altera/cpu_pipeline/13.0sp1cpu/db/altsyncram_ftp3.tdf
design_name = cpu
instance = comp, \IFE|inst_memory|auto_generated|ram_block1a0 , IFE|inst_memory|auto_generated|ram_block1a0, cpu, 1
instance = comp, \ID|register_array[25][0] , ID|register_array[25][0], cpu, 1
instance = comp, \ID|register_array[21][0] , ID|register_array[21][0], cpu, 1
instance = comp, \ID|register_array[17][0] , ID|register_array[17][0], cpu, 1
instance = comp, \ID|Read_Data_2_p~0 , ID|Read_Data_2_p~0, cpu, 1
instance = comp, \ID|register_array[29][0] , ID|register_array[29][0], cpu, 1
instance = comp, \ID|Read_Data_2_p~1 , ID|Read_Data_2_p~1, cpu, 1
instance = comp, \ID|register_array[23][0] , ID|register_array[23][0], cpu, 1
instance = comp, \ID|register_array[7][0] , ID|register_array[7][0], cpu, 1
instance = comp, \ID|register_array[1][0] , ID|register_array[1][0], cpu, 1
instance = comp, \ID|Read_Data_1_p~0 , ID|Read_Data_1_p~0, cpu, 1
instance = comp, \ID|Read_Data_1_p~1 , ID|Read_Data_1_p~1, cpu, 1
instance = comp, \ID|Read_Data_1_p~14 , ID|Read_Data_1_p~14, cpu, 1
instance = comp, \ID|Read_Data_1_p~17 , ID|Read_Data_1_p~17, cpu, 1
instance = comp, \ID|Read_Data_1_p~18 , ID|Read_Data_1_p~18, cpu, 1
instance = comp, \ID|register_array[26][1] , ID|register_array[26][1], cpu, 1
instance = comp, \ID|register_array[23][1] , ID|register_array[23][1], cpu, 1
instance = comp, \ID|register_array[27][1] , ID|register_array[27][1], cpu, 1
instance = comp, \ID|register_array[19][1] , ID|register_array[19][1], cpu, 1
instance = comp, \ID|Read_Data_2_p~28 , ID|Read_Data_2_p~28, cpu, 1
instance = comp, \ID|register_array[31][1] , ID|register_array[31][1], cpu, 1
instance = comp, \ID|Read_Data_2_p~29 , ID|Read_Data_2_p~29, cpu, 1
instance = comp, \ID|register_array[7][1] , ID|register_array[7][1], cpu, 1
instance = comp, \ID|register_array[9][1] , ID|register_array[9][1], cpu, 1
instance = comp, \ID|register_array[8][1] , ID|register_array[8][1], cpu, 1
instance = comp, \ID|register_array[3][1] , ID|register_array[3][1], cpu, 1
instance = comp, \ID|register_array[14][1] , ID|register_array[14][1], cpu, 1
instance = comp, \ID|Read_Data_1_p~28 , ID|Read_Data_1_p~28, cpu, 1
instance = comp, \ID|Read_Data_1_p~29 , ID|Read_Data_1_p~29, cpu, 1
instance = comp, \ID|Read_Data_1_p~33 , ID|Read_Data_1_p~33, cpu, 1
instance = comp, \ID|Read_Data_1_p~34 , ID|Read_Data_1_p~34, cpu, 1
instance = comp, \ID|Read_Data_1_p~35 , ID|Read_Data_1_p~35, cpu, 1
instance = comp, \ID|Read_Data_1_p~36 , ID|Read_Data_1_p~36, cpu, 1
instance = comp, \ID|Read_Data_1_p~37 , ID|Read_Data_1_p~37, cpu, 1
instance = comp, \ID|register_array[17][2] , ID|register_array[17][2], cpu, 1
instance = comp, \ID|Read_Data_2_p~42 , ID|Read_Data_2_p~42, cpu, 1
instance = comp, \ID|register_array[29][2] , ID|register_array[29][2], cpu, 1
instance = comp, \ID|Read_Data_2_p~43 , ID|Read_Data_2_p~43, cpu, 1
instance = comp, \ID|register_array[22][2] , ID|register_array[22][2], cpu, 1
instance = comp, \ID|Read_Data_2_p~44 , ID|Read_Data_2_p~44, cpu, 1
instance = comp, \ID|Read_Data_2_p~45 , ID|Read_Data_2_p~45, cpu, 1
instance = comp, \ID|Read_Data_2_p~46 , ID|Read_Data_2_p~46, cpu, 1
instance = comp, \ID|Read_Data_2_p~47 , ID|Read_Data_2_p~47, cpu, 1
instance = comp, \ID|Read_Data_2_p~48 , ID|Read_Data_2_p~48, cpu, 1
instance = comp, \ID|register_array[27][2] , ID|register_array[27][2], cpu, 1
instance = comp, \ID|register_array[23][2] , ID|register_array[23][2], cpu, 1
instance = comp, \ID|register_array[19][2] , ID|register_array[19][2], cpu, 1
instance = comp, \ID|Read_Data_2_p~49 , ID|Read_Data_2_p~49, cpu, 1
instance = comp, \ID|register_array[31][2] , ID|register_array[31][2], cpu, 1
instance = comp, \ID|Read_Data_2_p~50 , ID|Read_Data_2_p~50, cpu, 1
instance = comp, \ID|Read_Data_2_p~51 , ID|Read_Data_2_p~51, cpu, 1
instance = comp, \ID|register_array[4][2] , ID|register_array[4][2], cpu, 1
instance = comp, \ID|Read_Data_2_p~54 , ID|Read_Data_2_p~54, cpu, 1
instance = comp, \ID|register_array[3][2] , ID|register_array[3][2], cpu, 1
instance = comp, \ID|Read_Data_2_p~56 , ID|Read_Data_2_p~56, cpu, 1
instance = comp, \ID|register_array[2][2] , ID|register_array[2][2], cpu, 1
instance = comp, \ID|Read_Data_2_p~57 , ID|Read_Data_2_p~57, cpu, 1
instance = comp, \ID|register_array[13][2] , ID|register_array[13][2], cpu, 1
instance = comp, \ID|Read_Data_1_p~49 , ID|Read_Data_1_p~49, cpu, 1
instance = comp, \ID|Read_Data_1_p~50 , ID|Read_Data_1_p~50, cpu, 1
instance = comp, \ID|Read_Data_1_p~59 , ID|Read_Data_1_p~59, cpu, 1
instance = comp, \ID|Read_Data_1_p~60 , ID|Read_Data_1_p~60, cpu, 1
instance = comp, \ID|register_array[30][3] , ID|register_array[30][3], cpu, 1
instance = comp, \ID|register_array[28][3] , ID|register_array[28][3], cpu, 1
instance = comp, \ID|register_array[7][3] , ID|register_array[7][3], cpu, 1
instance = comp, \ID|register_array[10][3] , ID|register_array[10][3], cpu, 1
instance = comp, \ID|register_array[11][3] , ID|register_array[11][3], cpu, 1
instance = comp, \ID|register_array[14][3] , ID|register_array[14][3], cpu, 1
instance = comp, \ID|register_array[13][3] , ID|register_array[13][3], cpu, 1
instance = comp, \ID|Read_Data_1_p~75 , ID|Read_Data_1_p~75, cpu, 1
instance = comp, \ID|Read_Data_1_p~76 , ID|Read_Data_1_p~76, cpu, 1
instance = comp, \ID|Read_Data_2_p~84 , ID|Read_Data_2_p~84, cpu, 1
instance = comp, \ID|Read_Data_2_p~85 , ID|Read_Data_2_p~85, cpu, 1
instance = comp, \ID|register_array[23][6] , ID|register_array[23][6], cpu, 1
instance = comp, \ID|register_array[19][6] , ID|register_array[19][6], cpu, 1
instance = comp, \ID|Read_Data_2_p~91 , ID|Read_Data_2_p~91, cpu, 1
instance = comp, \ID|register_array[10][6] , ID|register_array[10][6], cpu, 1
instance = comp, \ID|register_array[11][6] , ID|register_array[11][6], cpu, 1
instance = comp, \ID|register_array[7][6] , ID|register_array[7][6], cpu, 1
instance = comp, \ID|register_array[23][7] , ID|register_array[23][7], cpu, 1
instance = comp, \ID|register_array[27][7] , ID|register_array[27][7], cpu, 1
instance = comp, \ID|register_array[19][7] , ID|register_array[19][7], cpu, 1
instance = comp, \ID|Read_Data_2_p~112 , ID|Read_Data_2_p~112, cpu, 1
instance = comp, \ID|register_array[31][7] , ID|register_array[31][7], cpu, 1
instance = comp, \ID|Read_Data_2_p~113 , ID|Read_Data_2_p~113, cpu, 1
instance = comp, \ID|Read_Data_1_p~91 , ID|Read_Data_1_p~91, cpu, 1
instance = comp, \ID|Read_Data_1_p~92 , ID|Read_Data_1_p~92, cpu, 1
instance = comp, \ID|Read_Data_1_p~112 , ID|Read_Data_1_p~112, cpu, 1
instance = comp, \ID|Read_Data_1_p~113 , ID|Read_Data_1_p~113, cpu, 1
instance = comp, \ID|Read_Data_1_p~115 , ID|Read_Data_1_p~115, cpu, 1
instance = comp, \ID|Read_Data_1_p~116 , ID|Read_Data_1_p~116, cpu, 1
instance = comp, \ID|register_array[29][4] , ID|register_array[29][4], cpu, 1
instance = comp, \ID|register_array[22][4] , ID|register_array[22][4], cpu, 1
instance = comp, \ID|register_array[27][4] , ID|register_array[27][4], cpu, 1
instance = comp, \ID|register_array[19][4] , ID|register_array[19][4], cpu, 1
instance = comp, \ID|register_array[9][4] , ID|register_array[9][4], cpu, 1
instance = comp, \ID|register_array[14][4] , ID|register_array[14][4], cpu, 1
instance = comp, \ID|Read_Data_1_p~126 , ID|Read_Data_1_p~126, cpu, 1
instance = comp, \ID|Read_Data_1_p~127 , ID|Read_Data_1_p~127, cpu, 1
instance = comp, \ID|Read_Data_1_p~143 , ID|Read_Data_1_p~143, cpu, 1
instance = comp, \ID|Read_Data_1_p~144 , ID|Read_Data_1_p~144, cpu, 1
instance = comp, \ID|register_array[21][5] , ID|register_array[21][5], cpu, 1
instance = comp, \ID|register_array[25][5] , ID|register_array[25][5], cpu, 1
instance = comp, \ID|register_array[17][5] , ID|register_array[17][5], cpu, 1
instance = comp, \ID|Read_Data_2_p~147 , ID|Read_Data_2_p~147, cpu, 1
instance = comp, \ID|register_array[29][5] , ID|register_array[29][5], cpu, 1
instance = comp, \ID|Read_Data_2_p~148 , ID|Read_Data_2_p~148, cpu, 1
instance = comp, \ID|register_array[5][5] , ID|register_array[5][5], cpu, 1
instance = comp, \ID|register_array[1][5] , ID|register_array[1][5], cpu, 1
instance = comp, \ID|register_array[2][5] , ID|register_array[2][5], cpu, 1
instance = comp, \ID|Read_Data_1_p~147 , ID|Read_Data_1_p~147, cpu, 1
instance = comp, \ID|Read_Data_1_p~148 , ID|Read_Data_1_p~148, cpu, 1
instance = comp, \ID|Read_Data_1_p~161 , ID|Read_Data_1_p~161, cpu, 1
instance = comp, \ID|Read_Data_1_p~162 , ID|Read_Data_1_p~162, cpu, 1
instance = comp, \ID|Read_Data_1_p~164 , ID|Read_Data_1_p~164, cpu, 1
instance = comp, \ID|Read_Data_1_p~165 , ID|Read_Data_1_p~165, cpu, 1
instance = comp, \EX|Equal3~1 , EX|Equal3~1, cpu, 1
instance = comp, \CTRL|ALUSrc_p , CTRL|ALUSrc_p, cpu, 1
instance = comp, \EX|ALU_Control~2 , EX|ALU_Control~2, cpu, 1
instance = comp, \EX|Add0~7 , EX|Add0~7, cpu, 1
instance = comp, \EX|Add0~8 , EX|Add0~8, cpu, 1
instance = comp, \EX|Add0~9 , EX|Add0~9, cpu, 1
instance = comp, \EX|Add0~10 , EX|Add0~10, cpu, 1
instance = comp, \EX|Equal6~0 , EX|Equal6~0, cpu, 1
instance = comp, \CTRL|RegWrite_p~0 , CTRL|RegWrite_p~0, cpu, 1
instance = comp, \CTRL|G1~0 , CTRL|G1~0, cpu, 1
instance = comp, \CTRL|G1~1 , CTRL|G1~1, cpu, 1
instance = comp, \CTRL|G1~2 , CTRL|G1~2, cpu, 1
instance = comp, \ID|Decoder0~31 , ID|Decoder0~31, cpu, 1
instance = comp, \CTRL|ALUSrc_p~2 , CTRL|ALUSrc_p~2, cpu, 1
instance = comp, \MEM|comb~0 , MEM|comb~0, cpu, 1
instance = comp, \EX|ALU_Result_p~9 , EX|ALU_Result_p~9, cpu, 1
instance = comp, \CTRL|ALUSrc_p~3 , CTRL|ALUSrc_p~3, cpu, 1
instance = comp, \ID|register_array[25][0]~0 , ID|register_array[25][0]~0, cpu, 1
instance = comp, \ID|register_array[21][0]~1 , ID|register_array[21][0]~1, cpu, 1
instance = comp, \ID|register_array[17][0]~2 , ID|register_array[17][0]~2, cpu, 1
instance = comp, \ID|register_array[29][0]~3 , ID|register_array[29][0]~3, cpu, 1
instance = comp, \ID|register_array[23][0]~5 , ID|register_array[23][0]~5, cpu, 1
instance = comp, \ID|register_array[7][0]~11 , ID|register_array[7][0]~11, cpu, 1
instance = comp, \ID|register_array[1][0]~12 , ID|register_array[1][0]~12, cpu, 1
instance = comp, \ID|register_array[26][1]~16 , ID|register_array[26][1]~16, cpu, 1
instance = comp, \ID|register_array[23][1]~20 , ID|register_array[23][1]~20, cpu, 1
instance = comp, \ID|register_array[27][1]~21 , ID|register_array[27][1]~21, cpu, 1
instance = comp, \ID|register_array[19][1]~22 , ID|register_array[19][1]~22, cpu, 1
instance = comp, \ID|register_array[31][1]~23 , ID|register_array[31][1]~23, cpu, 1
instance = comp, \ID|register_array[7][1]~25 , ID|register_array[7][1]~25, cpu, 1
instance = comp, \ID|register_array[3][1]~28 , ID|register_array[3][1]~28, cpu, 1
instance = comp, \ID|register_array[14][1]~30 , ID|register_array[14][1]~30, cpu, 1
instance = comp, \ID|register_array[29][2]~33 , ID|register_array[29][2]~33, cpu, 1
instance = comp, \ID|register_array[22][2]~34 , ID|register_array[22][2]~34, cpu, 1
instance = comp, \ID|register_array[23][2]~38 , ID|register_array[23][2]~38, cpu, 1
instance = comp, \ID|register_array[31][2]~39 , ID|register_array[31][2]~39, cpu, 1
instance = comp, \ID|register_array[4][2]~42 , ID|register_array[4][2]~42, cpu, 1
instance = comp, \ID|register_array[13][2]~45 , ID|register_array[13][2]~45, cpu, 1
instance = comp, \ID|register_array[30][3]~51 , ID|register_array[30][3]~51, cpu, 1
instance = comp, \ID|register_array[28][3]~53 , ID|register_array[28][3]~53, cpu, 1
instance = comp, \ID|register_array[10][3]~57 , ID|register_array[10][3]~57, cpu, 1
instance = comp, \ID|register_array[11][3]~59 , ID|register_array[11][3]~59, cpu, 1
instance = comp, \ID|register_array[14][3]~60 , ID|register_array[14][3]~60, cpu, 1
instance = comp, \ID|register_array[13][3]~61 , ID|register_array[13][3]~61, cpu, 1
instance = comp, \ID|register_array[29][4]~67 , ID|register_array[29][4]~67, cpu, 1
instance = comp, \ID|register_array[22][4]~68 , ID|register_array[22][4]~68, cpu, 1
instance = comp, \ID|register_array[27][4]~76 , ID|register_array[27][4]~76, cpu, 1
instance = comp, \ID|register_array[19][4]~78 , ID|register_array[19][4]~78, cpu, 1
instance = comp, \ID|register_array[9][1]~feeder , ID|register_array[9][1]~feeder, cpu, 1
instance = comp, \ID|register_array[2][2]~feeder , ID|register_array[2][2]~feeder, cpu, 1
instance = comp, \ID|register_array[7][3]~feeder , ID|register_array[7][3]~feeder, cpu, 1
instance = comp, \ID|register_array[27][7]~feeder , ID|register_array[27][7]~feeder, cpu, 1
instance = comp, \ID|register_array[9][4]~feeder , ID|register_array[9][4]~feeder, cpu, 1
instance = comp, \ID|register_array[2][5]~feeder , ID|register_array[2][5]~feeder, cpu, 1
instance = comp, \ID|register_array[5][5]~feeder , ID|register_array[5][5]~feeder, cpu, 1
instance = comp, \PC[0]~output , PC[0]~output, cpu, 1
instance = comp, \PC[1]~output , PC[1]~output, cpu, 1
instance = comp, \PC[2]~output , PC[2]~output, cpu, 1
instance = comp, \PC[3]~output , PC[3]~output, cpu, 1
instance = comp, \PC[4]~output , PC[4]~output, cpu, 1
instance = comp, \PC[5]~output , PC[5]~output, cpu, 1
instance = comp, \PC[6]~output , PC[6]~output, cpu, 1
instance = comp, \PC[7]~output , PC[7]~output, cpu, 1
instance = comp, \Instruction_out[0]~output , Instruction_out[0]~output, cpu, 1
instance = comp, \Instruction_out[1]~output , Instruction_out[1]~output, cpu, 1
instance = comp, \Instruction_out[2]~output , Instruction_out[2]~output, cpu, 1
instance = comp, \Instruction_out[3]~output , Instruction_out[3]~output, cpu, 1
instance = comp, \Instruction_out[4]~output , Instruction_out[4]~output, cpu, 1
instance = comp, \Instruction_out[5]~output , Instruction_out[5]~output, cpu, 1
instance = comp, \Instruction_out[6]~output , Instruction_out[6]~output, cpu, 1
instance = comp, \Instruction_out[7]~output , Instruction_out[7]~output, cpu, 1
instance = comp, \Instruction_out[8]~output , Instruction_out[8]~output, cpu, 1
instance = comp, \Instruction_out[9]~output , Instruction_out[9]~output, cpu, 1
instance = comp, \Instruction_out[10]~output , Instruction_out[10]~output, cpu, 1
instance = comp, \Instruction_out[11]~output , Instruction_out[11]~output, cpu, 1
instance = comp, \Instruction_out[12]~output , Instruction_out[12]~output, cpu, 1
instance = comp, \Instruction_out[13]~output , Instruction_out[13]~output, cpu, 1
instance = comp, \Instruction_out[14]~output , Instruction_out[14]~output, cpu, 1
instance = comp, \Instruction_out[15]~output , Instruction_out[15]~output, cpu, 1
instance = comp, \Instruction_out[16]~output , Instruction_out[16]~output, cpu, 1
instance = comp, \Instruction_out[17]~output , Instruction_out[17]~output, cpu, 1
instance = comp, \Instruction_out[18]~output , Instruction_out[18]~output, cpu, 1
instance = comp, \Instruction_out[19]~output , Instruction_out[19]~output, cpu, 1
instance = comp, \Instruction_out[20]~output , Instruction_out[20]~output, cpu, 1
instance = comp, \Instruction_out[21]~output , Instruction_out[21]~output, cpu, 1
instance = comp, \Instruction_out[22]~output , Instruction_out[22]~output, cpu, 1
instance = comp, \Instruction_out[23]~output , Instruction_out[23]~output, cpu, 1
instance = comp, \Instruction_out[24]~output , Instruction_out[24]~output, cpu, 1
instance = comp, \Instruction_out[25]~output , Instruction_out[25]~output, cpu, 1
instance = comp, \Instruction_out[26]~output , Instruction_out[26]~output, cpu, 1
instance = comp, \Instruction_out[27]~output , Instruction_out[27]~output, cpu, 1
instance = comp, \Instruction_out[28]~output , Instruction_out[28]~output, cpu, 1
instance = comp, \Instruction_out[29]~output , Instruction_out[29]~output, cpu, 1
instance = comp, \Instruction_out[30]~output , Instruction_out[30]~output, cpu, 1
instance = comp, \Instruction_out[31]~output , Instruction_out[31]~output, cpu, 1
instance = comp, \Read_Data1_out[0]~output , Read_Data1_out[0]~output, cpu, 1
instance = comp, \Read_Data1_out[1]~output , Read_Data1_out[1]~output, cpu, 1
instance = comp, \Read_Data1_out[2]~output , Read_Data1_out[2]~output, cpu, 1
instance = comp, \Read_Data1_out[3]~output , Read_Data1_out[3]~output, cpu, 1
instance = comp, \Read_Data1_out[4]~output , Read_Data1_out[4]~output, cpu, 1
instance = comp, \Read_Data1_out[5]~output , Read_Data1_out[5]~output, cpu, 1
instance = comp, \Read_Data1_out[6]~output , Read_Data1_out[6]~output, cpu, 1
instance = comp, \Read_Data1_out[7]~output , Read_Data1_out[7]~output, cpu, 1
instance = comp, \Read_Data2_out[0]~output , Read_Data2_out[0]~output, cpu, 1
instance = comp, \Read_Data2_out[1]~output , Read_Data2_out[1]~output, cpu, 1
instance = comp, \Read_Data2_out[2]~output , Read_Data2_out[2]~output, cpu, 1
instance = comp, \Read_Data2_out[3]~output , Read_Data2_out[3]~output, cpu, 1
instance = comp, \Read_Data2_out[4]~output , Read_Data2_out[4]~output, cpu, 1
instance = comp, \Read_Data2_out[5]~output , Read_Data2_out[5]~output, cpu, 1
instance = comp, \Read_Data2_out[6]~output , Read_Data2_out[6]~output, cpu, 1
instance = comp, \Read_Data2_out[7]~output , Read_Data2_out[7]~output, cpu, 1
instance = comp, \ALU_Input_1_out[0]~output , ALU_Input_1_out[0]~output, cpu, 1
instance = comp, \ALU_Input_1_out[1]~output , ALU_Input_1_out[1]~output, cpu, 1
instance = comp, \ALU_Input_1_out[2]~output , ALU_Input_1_out[2]~output, cpu, 1
instance = comp, \ALU_Input_1_out[3]~output , ALU_Input_1_out[3]~output, cpu, 1
instance = comp, \ALU_Input_1_out[4]~output , ALU_Input_1_out[4]~output, cpu, 1
instance = comp, \ALU_Input_1_out[5]~output , ALU_Input_1_out[5]~output, cpu, 1
instance = comp, \ALU_Input_1_out[6]~output , ALU_Input_1_out[6]~output, cpu, 1
instance = comp, \ALU_Input_1_out[7]~output , ALU_Input_1_out[7]~output, cpu, 1
instance = comp, \ALU_Input_2_out[0]~output , ALU_Input_2_out[0]~output, cpu, 1
instance = comp, \ALU_Input_2_out[1]~output , ALU_Input_2_out[1]~output, cpu, 1
instance = comp, \ALU_Input_2_out[2]~output , ALU_Input_2_out[2]~output, cpu, 1
instance = comp, \ALU_Input_2_out[3]~output , ALU_Input_2_out[3]~output, cpu, 1
instance = comp, \ALU_Input_2_out[4]~output , ALU_Input_2_out[4]~output, cpu, 1
instance = comp, \ALU_Input_2_out[5]~output , ALU_Input_2_out[5]~output, cpu, 1
instance = comp, \ALU_Input_2_out[6]~output , ALU_Input_2_out[6]~output, cpu, 1
instance = comp, \ALU_Input_2_out[7]~output , ALU_Input_2_out[7]~output, cpu, 1
instance = comp, \ALU_Result_out[0]~output , ALU_Result_out[0]~output, cpu, 1
instance = comp, \ALU_Result_out[1]~output , ALU_Result_out[1]~output, cpu, 1
instance = comp, \ALU_Result_out[2]~output , ALU_Result_out[2]~output, cpu, 1
instance = comp, \ALU_Result_out[3]~output , ALU_Result_out[3]~output, cpu, 1
instance = comp, \ALU_Result_out[4]~output , ALU_Result_out[4]~output, cpu, 1
instance = comp, \ALU_Result_out[5]~output , ALU_Result_out[5]~output, cpu, 1
instance = comp, \ALU_Result_out[6]~output , ALU_Result_out[6]~output, cpu, 1
instance = comp, \ALU_Result_out[7]~output , ALU_Result_out[7]~output, cpu, 1
instance = comp, \Branch_out~output , Branch_out~output, cpu, 1
instance = comp, \Branch_NE_out~output , Branch_NE_out~output, cpu, 1
instance = comp, \Zero_out~output , Zero_out~output, cpu, 1
instance = comp, \MemRead_out~output , MemRead_out~output, cpu, 1
instance = comp, \MemReadData_out[0]~output , MemReadData_out[0]~output, cpu, 1
instance = comp, \MemReadData_out[1]~output , MemReadData_out[1]~output, cpu, 1
instance = comp, \MemReadData_out[2]~output , MemReadData_out[2]~output, cpu, 1
instance = comp, \MemReadData_out[3]~output , MemReadData_out[3]~output, cpu, 1
instance = comp, \MemReadData_out[4]~output , MemReadData_out[4]~output, cpu, 1
instance = comp, \MemReadData_out[5]~output , MemReadData_out[5]~output, cpu, 1
instance = comp, \MemReadData_out[6]~output , MemReadData_out[6]~output, cpu, 1
instance = comp, \MemReadData_out[7]~output , MemReadData_out[7]~output, cpu, 1
instance = comp, \MemWrite_out~output , MemWrite_out~output, cpu, 1
instance = comp, \Mem_Address_out[0]~output , Mem_Address_out[0]~output, cpu, 1
instance = comp, \Mem_Address_out[1]~output , Mem_Address_out[1]~output, cpu, 1
instance = comp, \Mem_Address_out[2]~output , Mem_Address_out[2]~output, cpu, 1
instance = comp, \Mem_Address_out[3]~output , Mem_Address_out[3]~output, cpu, 1
instance = comp, \Mem_Address_out[4]~output , Mem_Address_out[4]~output, cpu, 1
instance = comp, \Mem_Address_out[5]~output , Mem_Address_out[5]~output, cpu, 1
instance = comp, \Mem_Address_out[6]~output , Mem_Address_out[6]~output, cpu, 1
instance = comp, \Mem_Address_out[7]~output , Mem_Address_out[7]~output, cpu, 1
instance = comp, \MemWrite_Data_out[0]~output , MemWrite_Data_out[0]~output, cpu, 1
instance = comp, \MemWrite_Data_out[1]~output , MemWrite_Data_out[1]~output, cpu, 1
instance = comp, \MemWrite_Data_out[2]~output , MemWrite_Data_out[2]~output, cpu, 1
instance = comp, \MemWrite_Data_out[3]~output , MemWrite_Data_out[3]~output, cpu, 1
instance = comp, \MemWrite_Data_out[4]~output , MemWrite_Data_out[4]~output, cpu, 1
instance = comp, \MemWrite_Data_out[5]~output , MemWrite_Data_out[5]~output, cpu, 1
instance = comp, \MemWrite_Data_out[6]~output , MemWrite_Data_out[6]~output, cpu, 1
instance = comp, \MemWrite_Data_out[7]~output , MemWrite_Data_out[7]~output, cpu, 1
instance = comp, \RegWrite_out~output , RegWrite_out~output, cpu, 1
instance = comp, \WriteRegister_out[0]~output , WriteRegister_out[0]~output, cpu, 1
instance = comp, \WriteRegister_out[1]~output , WriteRegister_out[1]~output, cpu, 1
instance = comp, \WriteRegister_out[2]~output , WriteRegister_out[2]~output, cpu, 1
instance = comp, \WriteRegister_out[3]~output , WriteRegister_out[3]~output, cpu, 1
instance = comp, \WriteRegister_out[4]~output , WriteRegister_out[4]~output, cpu, 1
instance = comp, \RegWriteData_out[0]~output , RegWriteData_out[0]~output, cpu, 1
instance = comp, \RegWriteData_out[1]~output , RegWriteData_out[1]~output, cpu, 1
instance = comp, \RegWriteData_out[2]~output , RegWriteData_out[2]~output, cpu, 1
instance = comp, \RegWriteData_out[3]~output , RegWriteData_out[3]~output, cpu, 1
instance = comp, \RegWriteData_out[4]~output , RegWriteData_out[4]~output, cpu, 1
instance = comp, \RegWriteData_out[5]~output , RegWriteData_out[5]~output, cpu, 1
instance = comp, \RegWriteData_out[6]~output , RegWriteData_out[6]~output, cpu, 1
instance = comp, \RegWriteData_out[7]~output , RegWriteData_out[7]~output, cpu, 1
instance = comp, \EXMEM_RegWrite_out~output , EXMEM_RegWrite_out~output, cpu, 1
instance = comp, \EXMEM_ALU_Result_out[0]~output , EXMEM_ALU_Result_out[0]~output, cpu, 1
instance = comp, \EXMEM_ALU_Result_out[1]~output , EXMEM_ALU_Result_out[1]~output, cpu, 1
instance = comp, \EXMEM_ALU_Result_out[2]~output , EXMEM_ALU_Result_out[2]~output, cpu, 1
instance = comp, \EXMEM_ALU_Result_out[3]~output , EXMEM_ALU_Result_out[3]~output, cpu, 1
instance = comp, \EXMEM_ALU_Result_out[4]~output , EXMEM_ALU_Result_out[4]~output, cpu, 1
instance = comp, \EXMEM_ALU_Result_out[5]~output , EXMEM_ALU_Result_out[5]~output, cpu, 1
instance = comp, \EXMEM_ALU_Result_out[6]~output , EXMEM_ALU_Result_out[6]~output, cpu, 1
instance = comp, \EXMEM_ALU_Result_out[7]~output , EXMEM_ALU_Result_out[7]~output, cpu, 1
instance = comp, \EXMEM_Register_Rd_out[0]~output , EXMEM_Register_Rd_out[0]~output, cpu, 1
instance = comp, \EXMEM_Register_Rd_out[1]~output , EXMEM_Register_Rd_out[1]~output, cpu, 1
instance = comp, \EXMEM_Register_Rd_out[2]~output , EXMEM_Register_Rd_out[2]~output, cpu, 1
instance = comp, \EXMEM_Register_Rd_out[3]~output , EXMEM_Register_Rd_out[3]~output, cpu, 1
instance = comp, \EXMEM_Register_Rd_out[4]~output , EXMEM_Register_Rd_out[4]~output, cpu, 1
instance = comp, \MEMWB_RegWrite_out~output , MEMWB_RegWrite_out~output, cpu, 1
instance = comp, \MEMWB_Register_Rd_out[0]~output , MEMWB_Register_Rd_out[0]~output, cpu, 1
instance = comp, \MEMWB_Register_Rd_out[1]~output , MEMWB_Register_Rd_out[1]~output, cpu, 1
instance = comp, \MEMWB_Register_Rd_out[2]~output , MEMWB_Register_Rd_out[2]~output, cpu, 1
instance = comp, \MEMWB_Register_Rd_out[3]~output , MEMWB_Register_Rd_out[3]~output, cpu, 1
instance = comp, \MEMWB_Register_Rd_out[4]~output , MEMWB_Register_Rd_out[4]~output, cpu, 1
instance = comp, \MEMWB_Read_Data_out[0]~output , MEMWB_Read_Data_out[0]~output, cpu, 1
instance = comp, \MEMWB_Read_Data_out[1]~output , MEMWB_Read_Data_out[1]~output, cpu, 1
instance = comp, \MEMWB_Read_Data_out[2]~output , MEMWB_Read_Data_out[2]~output, cpu, 1
instance = comp, \MEMWB_Read_Data_out[3]~output , MEMWB_Read_Data_out[3]~output, cpu, 1
instance = comp, \MEMWB_Read_Data_out[4]~output , MEMWB_Read_Data_out[4]~output, cpu, 1
instance = comp, \MEMWB_Read_Data_out[5]~output , MEMWB_Read_Data_out[5]~output, cpu, 1
instance = comp, \MEMWB_Read_Data_out[6]~output , MEMWB_Read_Data_out[6]~output, cpu, 1
instance = comp, \MEMWB_Read_Data_out[7]~output , MEMWB_Read_Data_out[7]~output, cpu, 1
instance = comp, \IDEX_Register_Rs_out[0]~output , IDEX_Register_Rs_out[0]~output, cpu, 1
instance = comp, \IDEX_Register_Rs_out[1]~output , IDEX_Register_Rs_out[1]~output, cpu, 1
instance = comp, \IDEX_Register_Rs_out[2]~output , IDEX_Register_Rs_out[2]~output, cpu, 1
instance = comp, \IDEX_Register_Rs_out[3]~output , IDEX_Register_Rs_out[3]~output, cpu, 1
instance = comp, \IDEX_Register_Rs_out[4]~output , IDEX_Register_Rs_out[4]~output, cpu, 1
instance = comp, \IDEX_Register_Rt_out[0]~output , IDEX_Register_Rt_out[0]~output, cpu, 1
instance = comp, \IDEX_Register_Rt_out[1]~output , IDEX_Register_Rt_out[1]~output, cpu, 1
instance = comp, \IDEX_Register_Rt_out[2]~output , IDEX_Register_Rt_out[2]~output, cpu, 1
instance = comp, \IDEX_Register_Rt_out[3]~output , IDEX_Register_Rt_out[3]~output, cpu, 1
instance = comp, \IDEX_Register_Rt_out[4]~output , IDEX_Register_Rt_out[4]~output, cpu, 1
instance = comp, \ForwardA_out[0]~output , ForwardA_out[0]~output, cpu, 1
instance = comp, \ForwardA_out[1]~output , ForwardA_out[1]~output, cpu, 1
instance = comp, \ForwardB_out[0]~output , ForwardB_out[0]~output, cpu, 1
instance = comp, \ForwardB_out[1]~output , ForwardB_out[1]~output, cpu, 1
instance = comp, \IDEX_MemRead_out~output , IDEX_MemRead_out~output, cpu, 1
instance = comp, \IFID_Register_Rs_out[0]~output , IFID_Register_Rs_out[0]~output, cpu, 1
instance = comp, \IFID_Register_Rs_out[1]~output , IFID_Register_Rs_out[1]~output, cpu, 1
instance = comp, \IFID_Register_Rs_out[2]~output , IFID_Register_Rs_out[2]~output, cpu, 1
instance = comp, \IFID_Register_Rs_out[3]~output , IFID_Register_Rs_out[3]~output, cpu, 1
instance = comp, \IFID_Register_Rs_out[4]~output , IFID_Register_Rs_out[4]~output, cpu, 1
instance = comp, \IFID_Register_Rt_out[0]~output , IFID_Register_Rt_out[0]~output, cpu, 1
instance = comp, \IFID_Register_Rt_out[1]~output , IFID_Register_Rt_out[1]~output, cpu, 1
instance = comp, \IFID_Register_Rt_out[2]~output , IFID_Register_Rt_out[2]~output, cpu, 1
instance = comp, \IFID_Register_Rt_out[3]~output , IFID_Register_Rt_out[3]~output, cpu, 1
instance = comp, \IFID_Register_Rt_out[4]~output , IFID_Register_Rt_out[4]~output, cpu, 1
instance = comp, \STALL_out~output , STALL_out~output, cpu, 1
instance = comp, \HDU_RegWrite_out~output , HDU_RegWrite_out~output, cpu, 1
instance = comp, \HDU_MemWrite_out~output , HDU_MemWrite_out~output, cpu, 1
instance = comp, \IF_Flush_out~output , IF_Flush_out~output, cpu, 1
instance = comp, \IF_ReadData1_out[0]~output , IF_ReadData1_out[0]~output, cpu, 1
instance = comp, \IF_ReadData1_out[1]~output , IF_ReadData1_out[1]~output, cpu, 1
instance = comp, \IF_ReadData1_out[2]~output , IF_ReadData1_out[2]~output, cpu, 1
instance = comp, \IF_ReadData1_out[3]~output , IF_ReadData1_out[3]~output, cpu, 1
instance = comp, \IF_ReadData1_out[4]~output , IF_ReadData1_out[4]~output, cpu, 1
instance = comp, \IF_ReadData1_out[5]~output , IF_ReadData1_out[5]~output, cpu, 1
instance = comp, \IF_ReadData1_out[6]~output , IF_ReadData1_out[6]~output, cpu, 1
instance = comp, \IF_ReadData1_out[7]~output , IF_ReadData1_out[7]~output, cpu, 1
instance = comp, \IF_ReadData2_out[0]~output , IF_ReadData2_out[0]~output, cpu, 1
instance = comp, \IF_ReadData2_out[1]~output , IF_ReadData2_out[1]~output, cpu, 1
instance = comp, \IF_ReadData2_out[2]~output , IF_ReadData2_out[2]~output, cpu, 1
instance = comp, \IF_ReadData2_out[3]~output , IF_ReadData2_out[3]~output, cpu, 1
instance = comp, \IF_ReadData2_out[4]~output , IF_ReadData2_out[4]~output, cpu, 1
instance = comp, \IF_ReadData2_out[5]~output , IF_ReadData2_out[5]~output, cpu, 1
instance = comp, \IF_ReadData2_out[6]~output , IF_ReadData2_out[6]~output, cpu, 1
instance = comp, \IF_ReadData2_out[7]~output , IF_ReadData2_out[7]~output, cpu, 1
instance = comp, \IF_SignExtend_out[0]~output , IF_SignExtend_out[0]~output, cpu, 1
instance = comp, \IF_SignExtend_out[1]~output , IF_SignExtend_out[1]~output, cpu, 1
instance = comp, \IF_SignExtend_out[2]~output , IF_SignExtend_out[2]~output, cpu, 1
instance = comp, \IF_SignExtend_out[3]~output , IF_SignExtend_out[3]~output, cpu, 1
instance = comp, \IF_SignExtend_out[4]~output , IF_SignExtend_out[4]~output, cpu, 1
instance = comp, \IF_SignExtend_out[5]~output , IF_SignExtend_out[5]~output, cpu, 1
instance = comp, \IF_SignExtend_out[6]~output , IF_SignExtend_out[6]~output, cpu, 1
instance = comp, \IF_SignExtend_out[7]~output , IF_SignExtend_out[7]~output, cpu, 1
instance = comp, \IF_Branch_out~output , IF_Branch_out~output, cpu, 1
instance = comp, \IF_BranchNE_out~output , IF_BranchNE_out~output, cpu, 1
instance = comp, \IF_PCPlus4_out[0]~output , IF_PCPlus4_out[0]~output, cpu, 1
instance = comp, \IF_PCPlus4_out[1]~output , IF_PCPlus4_out[1]~output, cpu, 1
instance = comp, \IF_PCPlus4_out[2]~output , IF_PCPlus4_out[2]~output, cpu, 1
instance = comp, \IF_PCPlus4_out[3]~output , IF_PCPlus4_out[3]~output, cpu, 1
instance = comp, \IF_PCPlus4_out[4]~output , IF_PCPlus4_out[4]~output, cpu, 1
instance = comp, \IF_PCPlus4_out[5]~output , IF_PCPlus4_out[5]~output, cpu, 1
instance = comp, \IF_PCPlus4_out[6]~output , IF_PCPlus4_out[6]~output, cpu, 1
instance = comp, \IF_PCPlus4_out[7]~output , IF_PCPlus4_out[7]~output, cpu, 1
instance = comp, \IF_AddResult_out[0]~output , IF_AddResult_out[0]~output, cpu, 1
instance = comp, \IF_AddResult_out[1]~output , IF_AddResult_out[1]~output, cpu, 1
instance = comp, \IF_AddResult_out[2]~output , IF_AddResult_out[2]~output, cpu, 1
instance = comp, \IF_AddResult_out[3]~output , IF_AddResult_out[3]~output, cpu, 1
instance = comp, \IF_AddResult_out[4]~output , IF_AddResult_out[4]~output, cpu, 1
instance = comp, \IF_AddResult_out[5]~output , IF_AddResult_out[5]~output, cpu, 1
instance = comp, \IF_AddResult_out[6]~output , IF_AddResult_out[6]~output, cpu, 1
instance = comp, \IF_AddResult_out[7]~output , IF_AddResult_out[7]~output, cpu, 1
instance = comp, \IF_Zero_out[0]~output , IF_Zero_out[0]~output, cpu, 1
instance = comp, \IF_Zero_out[1]~output , IF_Zero_out[1]~output, cpu, 1
instance = comp, \IF_Zero_out[2]~output , IF_Zero_out[2]~output, cpu, 1
instance = comp, \IF_Zero_out[3]~output , IF_Zero_out[3]~output, cpu, 1
instance = comp, \IF_Zero_out[4]~output , IF_Zero_out[4]~output, cpu, 1
instance = comp, \IF_Zero_out[5]~output , IF_Zero_out[5]~output, cpu, 1
instance = comp, \IF_Zero_out[6]~output , IF_Zero_out[6]~output, cpu, 1
instance = comp, \IF_Zero_out[7]~output , IF_Zero_out[7]~output, cpu, 1
instance = comp, \Clock~input , Clock~input, cpu, 1
instance = comp, \Clock~inputclkctrl , Clock~inputclkctrl, cpu, 1
instance = comp, \IFE|PCplus4[2]~0 , IFE|PCplus4[2]~0, cpu, 1
instance = comp, \Reset~input , Reset~input, cpu, 1
instance = comp, \IFE|PCplus4[3]~2 , IFE|PCplus4[3]~2, cpu, 1
instance = comp, \IFE|PC_plus_4_p~1 , IFE|PC_plus_4_p~1, cpu, 1
instance = comp, \IFE|PCplus4[4]~4 , IFE|PCplus4[4]~4, cpu, 1
instance = comp, \IFE|PCplus4[5]~6 , IFE|PCplus4[5]~6, cpu, 1
instance = comp, \IFE|PC~4 , IFE|PC~4, cpu, 1
instance = comp, \IFE|PC[5] , IFE|PC[5], cpu, 1
instance = comp, \IFE|PCplus4[6]~8 , IFE|PCplus4[6]~8, cpu, 1
instance = comp, \IFE|PC~5 , IFE|PC~5, cpu, 1
instance = comp, \IFE|PC[6] , IFE|PC[6], cpu, 1
instance = comp, \IFE|PCplus4[7]~10 , IFE|PCplus4[7]~10, cpu, 1
instance = comp, \IFE|PC~6 , IFE|PC~6, cpu, 1
instance = comp, \IFE|PC[7] , IFE|PC[7], cpu, 1
instance = comp, \IFE|PCplus4[8]~12 , IFE|PCplus4[8]~12, cpu, 1
instance = comp, \IFE|PC~7 , IFE|PC~7, cpu, 1
instance = comp, \IFE|PC[8] , IFE|PC[8], cpu, 1
instance = comp, \IFE|Instruction_p[7]~8 , IFE|Instruction_p[7]~8, cpu, 1
instance = comp, \ID|Instruction_pp[7] , ID|Instruction_pp[7], cpu, 1
instance = comp, \IFE|Instruction_p[6]~7 , IFE|Instruction_p[6]~7, cpu, 1
instance = comp, \ID|Instruction_pp[6] , ID|Instruction_pp[6], cpu, 1
instance = comp, \IFE|Instruction_p[5]~6 , IFE|Instruction_p[5]~6, cpu, 1
instance = comp, \ID|Instruction_pp[5]~feeder , ID|Instruction_pp[5]~feeder, cpu, 1
instance = comp, \ID|Instruction_pp[5] , ID|Instruction_pp[5], cpu, 1
instance = comp, \IFE|PC_plus_4_p~4 , IFE|PC_plus_4_p~4, cpu, 1
instance = comp, \IFE|PC_plus_4_p[6] , IFE|PC_plus_4_p[6], cpu, 1
instance = comp, \IFE|PC_plus_4_p~3 , IFE|PC_plus_4_p~3, cpu, 1
instance = comp, \IFE|PC_plus_4_p[5] , IFE|PC_plus_4_p[5], cpu, 1
instance = comp, \IFE|PC_plus_4_p~0 , IFE|PC_plus_4_p~0, cpu, 1
instance = comp, \IFE|PC_plus_4_p[2] , IFE|PC_plus_4_p[2], cpu, 1
instance = comp, \IFE|IF_AddResult[0]~0 , IFE|IF_AddResult[0]~0, cpu, 1
instance = comp, \IFE|IF_AddResult[1]~2 , IFE|IF_AddResult[1]~2, cpu, 1
instance = comp, \IFE|IF_AddResult[2]~4 , IFE|IF_AddResult[2]~4, cpu, 1
instance = comp, \IFE|IF_AddResult[3]~6 , IFE|IF_AddResult[3]~6, cpu, 1
instance = comp, \IFE|IF_AddResult[4]~8 , IFE|IF_AddResult[4]~8, cpu, 1
instance = comp, \IFE|IF_AddResult[5]~10 , IFE|IF_AddResult[5]~10, cpu, 1
instance = comp, \IFE|IF_AddResult[6]~12 , IFE|IF_AddResult[6]~12, cpu, 1
instance = comp, \IFE|IF_AddResult[7]~14 , IFE|IF_AddResult[7]~14, cpu, 1
instance = comp, \IFE|PCplus4[9]~14 , IFE|PCplus4[9]~14, cpu, 1
instance = comp, \IFE|PC~8 , IFE|PC~8, cpu, 1
instance = comp, \IFE|PC[9] , IFE|PC[9], cpu, 1
instance = comp, \IFE|Instruction_p[2]~3 , IFE|Instruction_p[2]~3, cpu, 1
instance = comp, \ID|Instruction_pp[2] , ID|Instruction_pp[2], cpu, 1
instance = comp, \IFE|PC~3 , IFE|PC~3, cpu, 1
instance = comp, \IFE|PC[4] , IFE|PC[4], cpu, 1
instance = comp, \IFE|Instruction_p[29]~30 , IFE|Instruction_p[29]~30, cpu, 1
instance = comp, \CTRL|G2~0 , CTRL|G2~0, cpu, 1
instance = comp, \IFE|Instruction_p[26]~27 , IFE|Instruction_p[26]~27, cpu, 1
instance = comp, \IFE|Instruction_p[31]~32 , IFE|Instruction_p[31]~32, cpu, 1
instance = comp, \CTRL|Equal1~1 , CTRL|Equal1~1, cpu, 1
instance = comp, \CTRL|MemRead_p~0 , CTRL|MemRead_p~0, cpu, 1
instance = comp, \CTRL|MemRead_p , CTRL|MemRead_p, cpu, 1
instance = comp, \IFE|Instruction_p[20]~21 , IFE|Instruction_p[20]~21, cpu, 1
instance = comp, \IFE|Instruction_p[16]~17 , IFE|Instruction_p[16]~17, cpu, 1
instance = comp, \ID|Write_Address_0_p~2 , ID|Write_Address_0_p~2, cpu, 1
instance = comp, \ID|Instruction_pp[16] , ID|Instruction_pp[16], cpu, 1
instance = comp, \IFE|Instruction_p[17]~18 , IFE|Instruction_p[17]~18, cpu, 1
instance = comp, \CTRL|G1~3 , CTRL|G1~3, cpu, 1
instance = comp, \IFE|Instruction_p[18]~19 , IFE|Instruction_p[18]~19, cpu, 1
instance = comp, \ID|Write_Address_0_p~0 , ID|Write_Address_0_p~0, cpu, 1
instance = comp, \ID|Instruction_pp[19] , ID|Instruction_pp[19], cpu, 1
instance = comp, \IFE|Instruction_p[19]~20 , IFE|Instruction_p[19]~20, cpu, 1
instance = comp, \CTRL|G1~4 , CTRL|G1~4, cpu, 1
instance = comp, \CTRL|G1~5 , CTRL|G1~5, cpu, 1
instance = comp, \CTRL|G1~6 , CTRL|G1~6, cpu, 1
instance = comp, \CTRL|stall , CTRL|stall, cpu, 1
instance = comp, \CTRL|Stall_out , CTRL|Stall_out, cpu, 1
instance = comp, \IFE|PC[4]~1 , IFE|PC[4]~1, cpu, 1
instance = comp, \IFE|PC_plus_4_p[3] , IFE|PC_plus_4_p[3], cpu, 1
instance = comp, \IFE|PC~2 , IFE|PC~2, cpu, 1
instance = comp, \IFE|PC[3] , IFE|PC[3], cpu, 1
instance = comp, \IFE|Instruction_p[28]~29 , IFE|Instruction_p[28]~29, cpu, 1
instance = comp, \CTRL|Branch_p~2 , CTRL|Branch_p~2, cpu, 1
instance = comp, \CTRL|Branch_p~3 , CTRL|Branch_p~3, cpu, 1
instance = comp, \CTRL|Branch_NE_p~0 , CTRL|Branch_NE_p~0, cpu, 1
instance = comp, \CTRL|Branch_NE_p , CTRL|Branch_NE_p, cpu, 1
instance = comp, \CTRL|Branch_p~5 , CTRL|Branch_p~5, cpu, 1
instance = comp, \CTRL|ALU_Op_p[0] , CTRL|ALU_Op_p[0], cpu, 1
instance = comp, \IFE|Instruction_p[25]~26 , IFE|Instruction_p[25]~26, cpu, 1
instance = comp, \StallInstruction[25]~9 , StallInstruction[25]~9, cpu, 1
instance = comp, \ID|Write_Address_2_p~2 , ID|Write_Address_2_p~2, cpu, 1
instance = comp, \ID|Instruction_pp[21] , ID|Instruction_pp[21], cpu, 1
instance = comp, \IFE|Instruction_p[21]~22 , IFE|Instruction_p[21]~22, cpu, 1
instance = comp, \StallInstruction[21]~7 , StallInstruction[21]~7, cpu, 1
instance = comp, \StallInstruction[20]~4 , StallInstruction[20]~4, cpu, 1
instance = comp, \StallInstruction[16]~2 , StallInstruction[16]~2, cpu, 1
instance = comp, \StallInstruction[19]~0 , StallInstruction[19]~0, cpu, 1
instance = comp, \EX|MemRead_pp~0 , EX|MemRead_pp~0, cpu, 1
instance = comp, \EX|MemRead_pp , EX|MemRead_pp, cpu, 1
instance = comp, \MEM|MemRead_ppp~0 , MEM|MemRead_ppp~0, cpu, 1
instance = comp, \MEM|MemRead_ppp , MEM|MemRead_ppp, cpu, 1
instance = comp, \IFE|Instruction_p[1]~2 , IFE|Instruction_p[1]~2, cpu, 1
instance = comp, \ID|Instruction_pp[1]~feeder , ID|Instruction_pp[1]~feeder, cpu, 1
instance = comp, \ID|Instruction_pp[1] , ID|Instruction_pp[1], cpu, 1
instance = comp, \EX|Add0~31 , EX|Add0~31, cpu, 1
instance = comp, \Reset~inputclkctrl , Reset~inputclkctrl, cpu, 1
instance = comp, \MEM|Write_Address_pp~0 , MEM|Write_Address_pp~0, cpu, 1
instance = comp, \MEM|Write_Address_pp[2]~feeder , MEM|Write_Address_pp[2]~feeder, cpu, 1
instance = comp, \MEM|Write_Address_pp[2] , MEM|Write_Address_pp[2], cpu, 1
instance = comp, \ID|Write_Address_0_p~3 , ID|Write_Address_0_p~3, cpu, 1
instance = comp, \ID|Instruction_pp[17] , ID|Instruction_pp[17], cpu, 1
instance = comp, \IFE|Instruction_p[12]~13 , IFE|Instruction_p[12]~13, cpu, 1
instance = comp, \ID|Instruction_pp[12] , ID|Instruction_pp[12], cpu, 1
instance = comp, \EX|Write_Address_p~0 , EX|Write_Address_p~0, cpu, 1
instance = comp, \EX|Write_Address_p[1] , EX|Write_Address_p[1], cpu, 1
instance = comp, \MEM|Write_Address_pp~3 , MEM|Write_Address_pp~3, cpu, 1
instance = comp, \MEM|Write_Address_pp[1] , MEM|Write_Address_pp[1], cpu, 1
instance = comp, \MEM|Write_Address_pp~2 , MEM|Write_Address_pp~2, cpu, 1
instance = comp, \MEM|Write_Address_pp[0] , MEM|Write_Address_pp[0], cpu, 1
instance = comp, \ID|Decoder0~18 , ID|Decoder0~18, cpu, 1
instance = comp, \IFE|Instruction_p[15]~16 , IFE|Instruction_p[15]~16, cpu, 1
instance = comp, \ID|Instruction_pp[15] , ID|Instruction_pp[15], cpu, 1
instance = comp, \ID|Write_Address_0_p~4 , ID|Write_Address_0_p~4, cpu, 1
instance = comp, \ID|Instruction_pp[20] , ID|Instruction_pp[20], cpu, 1
instance = comp, \EX|Write_Address_p~4 , EX|Write_Address_p~4, cpu, 1
instance = comp, \EX|Write_Address_p[4] , EX|Write_Address_p[4], cpu, 1
instance = comp, \MEM|Write_Address_pp~1 , MEM|Write_Address_pp~1, cpu, 1
instance = comp, \MEM|Write_Address_pp[4] , MEM|Write_Address_pp[4], cpu, 1
instance = comp, \ID|Decoder0~19 , ID|Decoder0~19, cpu, 1
instance = comp, \ID|register_array[28][7] , ID|register_array[28][7], cpu, 1
instance = comp, \IFE|Instruction_p[14]~15 , IFE|Instruction_p[14]~15, cpu, 1
instance = comp, \ID|Instruction_pp[14] , ID|Instruction_pp[14], cpu, 1
instance = comp, \EX|Write_Address_p~3 , EX|Write_Address_p~3, cpu, 1
instance = comp, \EX|Write_Address_p[3] , EX|Write_Address_p[3], cpu, 1
instance = comp, \MEM|Write_Address_pp~4 , MEM|Write_Address_pp~4, cpu, 1
instance = comp, \MEM|Write_Address_pp[3] , MEM|Write_Address_pp[3], cpu, 1
instance = comp, \ID|Decoder0~4 , ID|Decoder0~4, cpu, 1
instance = comp, \ID|Decoder0~17 , ID|Decoder0~17, cpu, 1
instance = comp, \ID|register_array[16][7] , ID|register_array[16][7], cpu, 1
instance = comp, \CTRL|Equal1~0 , CTRL|Equal1~0, cpu, 1
instance = comp, \CTRL|Equal1~2 , CTRL|Equal1~2, cpu, 1
instance = comp, \CTRL|RegWrite_p~1 , CTRL|RegWrite_p~1, cpu, 1
instance = comp, \CTRL|RegWrite_p , CTRL|RegWrite_p, cpu, 1
instance = comp, \EX|RegWrite_pp~0 , EX|RegWrite_pp~0, cpu, 1
instance = comp, \EX|RegWrite_pp , EX|RegWrite_pp, cpu, 1
instance = comp, \MEM|RegWrite_ppp~0 , MEM|RegWrite_ppp~0, cpu, 1
instance = comp, \MEM|RegWrite_ppp , MEM|RegWrite_ppp, cpu, 1
instance = comp, \ID|Decoder0~15 , ID|Decoder0~15, cpu, 1
instance = comp, \ID|register_array[20][7] , ID|register_array[20][7], cpu, 1
instance = comp, \ID|Read_Data_2_p~109 , ID|Read_Data_2_p~109, cpu, 1
instance = comp, \ID|Read_Data_2_p~110 , ID|Read_Data_2_p~110, cpu, 1
instance = comp, \ID|Decoder0~10 , ID|Decoder0~10, cpu, 1
instance = comp, \ID|Decoder0~14 , ID|Decoder0~14, cpu, 1
instance = comp, \ID|register_array[30][7] , ID|register_array[30][7], cpu, 1
instance = comp, \StallInstruction[18]~1 , StallInstruction[18]~1, cpu, 1
instance = comp, \ID|Decoder0~13 , ID|Decoder0~13, cpu, 1
instance = comp, \ID|register_array[18][7] , ID|register_array[18][7], cpu, 1
instance = comp, \ID|Read_Data_2_p~107 , ID|Read_Data_2_p~107, cpu, 1
instance = comp, \ID|Read_Data_2_p~108 , ID|Read_Data_2_p~108, cpu, 1
instance = comp, \ID|Read_Data_2_p~111 , ID|Read_Data_2_p~111, cpu, 1
instance = comp, \ID|Decoder0~5 , ID|Decoder0~5, cpu, 1
instance = comp, \ID|Decoder0~8 , ID|Decoder0~8, cpu, 1
instance = comp, \ID|register_array[17][7] , ID|register_array[17][7], cpu, 1
instance = comp, \ID|Decoder0~6 , ID|Decoder0~6, cpu, 1
instance = comp, \ID|register_array[25][7] , ID|register_array[25][7], cpu, 1
instance = comp, \ID|Read_Data_2_p~105 , ID|Read_Data_2_p~105, cpu, 1
instance = comp, \ID|Decoder0~7 , ID|Decoder0~7, cpu, 1
instance = comp, \ID|register_array[21][7] , ID|register_array[21][7], cpu, 1
instance = comp, \ID|Read_Data_2_p~106 , ID|Read_Data_2_p~106, cpu, 1
instance = comp, \ID|Read_Data_2_p~114 , ID|Read_Data_2_p~114, cpu, 1
instance = comp, \ID|register_array[15][7]~feeder , ID|register_array[15][7]~feeder, cpu, 1
instance = comp, \ID|Decoder0~36 , ID|Decoder0~36, cpu, 1
instance = comp, \ID|Decoder0~44 , ID|Decoder0~44, cpu, 1
instance = comp, \ID|register_array[15][7] , ID|register_array[15][7], cpu, 1
instance = comp, \ID|Decoder0~41 , ID|Decoder0~41, cpu, 1
instance = comp, \ID|register_array[14][7] , ID|register_array[14][7], cpu, 1
instance = comp, \ID|Decoder0~43 , ID|Decoder0~43, cpu, 1
instance = comp, \ID|register_array[12][7] , ID|register_array[12][7], cpu, 1
instance = comp, \ID|Decoder0~33 , ID|Decoder0~33, cpu, 1
instance = comp, \ID|Decoder0~42 , ID|Decoder0~42, cpu, 1
instance = comp, \ID|register_array[13][7] , ID|register_array[13][7], cpu, 1
instance = comp, \ID|Read_Data_2_p~122 , ID|Read_Data_2_p~122, cpu, 1
instance = comp, \ID|Read_Data_2_p~123 , ID|Read_Data_2_p~123, cpu, 1
instance = comp, \ID|Decoder0~32 , ID|Decoder0~32, cpu, 1
instance = comp, \ID|register_array[6][7] , ID|register_array[6][7], cpu, 1
instance = comp, \StallInstruction[17]~3 , StallInstruction[17]~3, cpu, 1
instance = comp, \ID|Decoder0~34 , ID|Decoder0~34, cpu, 1
instance = comp, \ID|register_array[5][7] , ID|register_array[5][7], cpu, 1
instance = comp, \ID|Read_Data_2_p~115 , ID|Read_Data_2_p~115, cpu, 1
instance = comp, \ID|Read_Data_2_p~116 , ID|Read_Data_2_p~116, cpu, 1
instance = comp, \ID|register_array[9][7]~feeder , ID|register_array[9][7]~feeder, cpu, 1
instance = comp, \ID|Decoder0~26 , ID|Decoder0~26, cpu, 1
instance = comp, \ID|register_array[9][7] , ID|register_array[9][7], cpu, 1
instance = comp, \ID|Decoder0~25 , ID|Decoder0~25, cpu, 1
instance = comp, \ID|Decoder0~30 , ID|Decoder0~30, cpu, 1
instance = comp, \ID|register_array[11][7] , ID|register_array[11][7], cpu, 1
instance = comp, \ID|Decoder0~27 , ID|Decoder0~27, cpu, 1
instance = comp, \ID|Decoder0~28 , ID|Decoder0~28, cpu, 1
instance = comp, \ID|register_array[10][7] , ID|register_array[10][7], cpu, 1
instance = comp, \ID|Decoder0~29 , ID|Decoder0~29, cpu, 1
instance = comp, \ID|register_array[8][7] , ID|register_array[8][7], cpu, 1
instance = comp, \ID|Read_Data_2_p~117 , ID|Read_Data_2_p~117, cpu, 1
instance = comp, \ID|Read_Data_2_p~118 , ID|Read_Data_2_p~118, cpu, 1
instance = comp, \ID|Decoder0~40 , ID|Decoder0~40, cpu, 1
instance = comp, \ID|register_array[2][7] , ID|register_array[2][7], cpu, 1
instance = comp, \ID|Decoder0~39 , ID|Decoder0~39, cpu, 1
instance = comp, \ID|register_array[3][7] , ID|register_array[3][7], cpu, 1
instance = comp, \ID|Decoder0~38 , ID|Decoder0~38, cpu, 1
instance = comp, \ID|register_array[1][7] , ID|register_array[1][7], cpu, 1
instance = comp, \ID|Read_Data_2_p~119 , ID|Read_Data_2_p~119, cpu, 1
instance = comp, \ID|Read_Data_2_p~120 , ID|Read_Data_2_p~120, cpu, 1
instance = comp, \ID|Read_Data_2_p~121 , ID|Read_Data_2_p~121, cpu, 1
instance = comp, \ID|Read_Data_2_p~124 , ID|Read_Data_2_p~124, cpu, 1
instance = comp, \ID|Read_Data_2_p~125 , ID|Read_Data_2_p~125, cpu, 1
instance = comp, \ID|Read_Data_2_p[7] , ID|Read_Data_2_p[7], cpu, 1
instance = comp, \EX|Forward_B[0]~1 , EX|Forward_B[0]~1, cpu, 1
instance = comp, \ID|Write_Address_0_p~1 , ID|Write_Address_0_p~1, cpu, 1
instance = comp, \ID|Instruction_pp[18] , ID|Instruction_pp[18], cpu, 1
instance = comp, \EX|Forward_B[0]~0 , EX|Forward_B[0]~0, cpu, 1
instance = comp, \EX|B_input[2]~2 , EX|B_input[2]~2, cpu, 1
instance = comp, \EX|process_0~1 , EX|process_0~1, cpu, 1
instance = comp, \EX|Equal5~0 , EX|Equal5~0, cpu, 1
instance = comp, \IFE|Instruction_p[13]~14 , IFE|Instruction_p[13]~14, cpu, 1
instance = comp, \ID|Instruction_pp[13] , ID|Instruction_pp[13], cpu, 1
instance = comp, \EX|Write_Address_p~2 , EX|Write_Address_p~2, cpu, 1
instance = comp, \EX|Write_Address_p[2] , EX|Write_Address_p[2], cpu, 1
instance = comp, \EX|Equal5~1 , EX|Equal5~1, cpu, 1
instance = comp, \EX|Equal5~2 , EX|Equal5~2, cpu, 1
instance = comp, \EX|B_input[2]~3 , EX|B_input[2]~3, cpu, 1
instance = comp, \EX|process_0~0 , EX|process_0~0, cpu, 1
instance = comp, \EX|B_input[2]~0 , EX|B_input[2]~0, cpu, 1
instance = comp, \EX|B_input[2]~1 , EX|B_input[2]~1, cpu, 1
instance = comp, \EX|B_input[7]~11 , EX|B_input[7]~11, cpu, 1
instance = comp, \EX|B_input[7] , EX|B_input[7], cpu, 1
instance = comp, \EX|Add0~47 , EX|Add0~47, cpu, 1
instance = comp, \CTRL|RegDst_p~0 , CTRL|RegDst_p~0, cpu, 1
instance = comp, \CTRL|ALU_Op_p[1] , CTRL|ALU_Op_p[1], cpu, 1
instance = comp, \IFE|Instruction_p[3]~4 , IFE|Instruction_p[3]~4, cpu, 1
instance = comp, \ID|Instruction_pp[3]~feeder , ID|Instruction_pp[3]~feeder, cpu, 1
instance = comp, \ID|Instruction_pp[3] , ID|Instruction_pp[3], cpu, 1
instance = comp, \EX|ALU_Control[0]~0 , EX|ALU_Control[0]~0, cpu, 1
instance = comp, \EX|ALU_Control[0]~1 , EX|ALU_Control[0]~1, cpu, 1
instance = comp, \IFE|Instruction_p[22]~23 , IFE|Instruction_p[22]~23, cpu, 1
instance = comp, \ID|Write_Address_2_p~3 , ID|Write_Address_2_p~3, cpu, 1
instance = comp, \ID|Instruction_pp[22] , ID|Instruction_pp[22], cpu, 1
instance = comp, \EX|Forward_A[0]~1 , EX|Forward_A[0]~1, cpu, 1
instance = comp, \ID|Write_Address_2_p~4 , ID|Write_Address_2_p~4, cpu, 1
instance = comp, \ID|Instruction_pp[25] , ID|Instruction_pp[25], cpu, 1
instance = comp, \IFE|Instruction_p[11]~12 , IFE|Instruction_p[11]~12, cpu, 1
instance = comp, \ID|Instruction_pp[11] , ID|Instruction_pp[11], cpu, 1
instance = comp, \EX|Write_Address_p~1 , EX|Write_Address_p~1, cpu, 1
instance = comp, \EX|Write_Address_p[0] , EX|Write_Address_p[0], cpu, 1
instance = comp, \EX|Equal3~0 , EX|Equal3~0, cpu, 1
instance = comp, \EX|Equal3~2 , EX|Equal3~2, cpu, 1
instance = comp, \ID|Write_Address_2_p~0 , ID|Write_Address_2_p~0, cpu, 1
instance = comp, \ID|Instruction_pp[24] , ID|Instruction_pp[24], cpu, 1
instance = comp, \ID|Write_Address_2_p~1 , ID|Write_Address_2_p~1, cpu, 1
instance = comp, \ID|Instruction_pp[23] , ID|Instruction_pp[23], cpu, 1
instance = comp, \EX|Forward_A[0]~2 , EX|Forward_A[0]~2, cpu, 1
instance = comp, \EX|Forward_A[0]~3 , EX|Forward_A[0]~3, cpu, 1
instance = comp, \EX|Forward_A[0]~4 , EX|Forward_A[0]~4, cpu, 1
instance = comp, \EX|Forward_A[1]~0 , EX|Forward_A[1]~0, cpu, 1
instance = comp, \EX|Mux3~0 , EX|Mux3~0, cpu, 1
instance = comp, \ID|Decoder0~20 , ID|Decoder0~20, cpu, 1
instance = comp, \ID|Decoder0~22 , ID|Decoder0~22, cpu, 1
instance = comp, \ID|register_array[23][5] , ID|register_array[23][5], cpu, 1
instance = comp, \ID|Read_Data_2_p~154 , ID|Read_Data_2_p~154, cpu, 1
instance = comp, \ID|Read_Data_2_p~155 , ID|Read_Data_2_p~155, cpu, 1
instance = comp, \ID|Decoder0~12 , ID|Decoder0~12, cpu, 1
instance = comp, \ID|Decoder0~16 , ID|Decoder0~16, cpu, 1
instance = comp, \ID|register_array[24][5] , ID|register_array[24][5], cpu, 1
instance = comp, \ID|register_array[20][5] , ID|register_array[20][5], cpu, 1
instance = comp, \ID|Read_Data_2_p~151 , ID|Read_Data_2_p~151, cpu, 1
instance = comp, \ID|Read_Data_2_p~152 , ID|Read_Data_2_p~152, cpu, 1
instance = comp, \ID|register_array[30][5] , ID|register_array[30][5], cpu, 1
instance = comp, \ID|Decoder0~45 , ID|Decoder0~45, cpu, 1
instance = comp, \ID|register_array[26][5] , ID|register_array[26][5], cpu, 1
instance = comp, \ID|register_array[18][5] , ID|register_array[18][5], cpu, 1
instance = comp, \ID|Decoder0~11 , ID|Decoder0~11, cpu, 1
instance = comp, \ID|register_array[22][5] , ID|register_array[22][5], cpu, 1
instance = comp, \ID|Read_Data_2_p~149 , ID|Read_Data_2_p~149, cpu, 1
instance = comp, \ID|Read_Data_2_p~150 , ID|Read_Data_2_p~150, cpu, 1
instance = comp, \ID|Read_Data_2_p~153 , ID|Read_Data_2_p~153, cpu, 1
instance = comp, \ID|Read_Data_2_p~156 , ID|Read_Data_2_p~156, cpu, 1
instance = comp, \ID|register_array[14][5] , ID|register_array[14][5], cpu, 1
instance = comp, \ID|register_array[15][5]~feeder , ID|register_array[15][5]~feeder, cpu, 1
instance = comp, \ID|register_array[15][5] , ID|register_array[15][5], cpu, 1
instance = comp, \ID|register_array[12][5] , ID|register_array[12][5], cpu, 1
instance = comp, \ID|register_array[13][5] , ID|register_array[13][5], cpu, 1
instance = comp, \ID|Read_Data_2_p~164 , ID|Read_Data_2_p~164, cpu, 1
instance = comp, \ID|Read_Data_2_p~165 , ID|Read_Data_2_p~165, cpu, 1
instance = comp, \ID|register_array[6][5] , ID|register_array[6][5], cpu, 1
instance = comp, \ID|Decoder0~37 , ID|Decoder0~37, cpu, 1
instance = comp, \ID|register_array[7][5] , ID|register_array[7][5], cpu, 1
instance = comp, \ID|register_array[4][5]~feeder , ID|register_array[4][5]~feeder, cpu, 1
instance = comp, \ID|Decoder0~35 , ID|Decoder0~35, cpu, 1
instance = comp, \ID|register_array[4][5] , ID|register_array[4][5], cpu, 1
instance = comp, \ID|Read_Data_2_p~157 , ID|Read_Data_2_p~157, cpu, 1
instance = comp, \ID|Read_Data_2_p~158 , ID|Read_Data_2_p~158, cpu, 1
instance = comp, \ID|register_array[9][5]~feeder , ID|register_array[9][5]~feeder, cpu, 1
instance = comp, \ID|register_array[9][5] , ID|register_array[9][5], cpu, 1
instance = comp, \ID|register_array[10][5] , ID|register_array[10][5], cpu, 1
instance = comp, \ID|Read_Data_2_p~159 , ID|Read_Data_2_p~159, cpu, 1
instance = comp, \ID|Read_Data_2_p~160 , ID|Read_Data_2_p~160, cpu, 1
instance = comp, \ID|register_array[3][5] , ID|register_array[3][5], cpu, 1
instance = comp, \ID|Read_Data_2_p~161 , ID|Read_Data_2_p~161, cpu, 1
instance = comp, \ID|Read_Data_2_p~162 , ID|Read_Data_2_p~162, cpu, 1
instance = comp, \ID|Read_Data_2_p~163 , ID|Read_Data_2_p~163, cpu, 1
instance = comp, \ID|Read_Data_2_p~166 , ID|Read_Data_2_p~166, cpu, 1
instance = comp, \ID|Read_Data_2_p~167 , ID|Read_Data_2_p~167, cpu, 1
instance = comp, \ID|Read_Data_2_p[5] , ID|Read_Data_2_p[5], cpu, 1
instance = comp, \MEM|Reg_WriteData~5 , MEM|Reg_WriteData~5, cpu, 1
instance = comp, \MEM|Reg_WriteData[5] , MEM|Reg_WriteData[5], cpu, 1
instance = comp, \EX|B_input[5]~9 , EX|B_input[5]~9, cpu, 1
instance = comp, \EX|B_input[5] , EX|B_input[5], cpu, 1
instance = comp, \EX|Mux2~0 , EX|Mux2~0, cpu, 1
instance = comp, \EX|Mux2~1 , EX|Mux2~1, cpu, 1
instance = comp, \EX|Add0~43 , EX|Add0~43, cpu, 1
instance = comp, \EX|Add0~49 , EX|Add0~49, cpu, 1
instance = comp, \MEM|ALU_Result_pp~4 , MEM|ALU_Result_pp~4, cpu, 1
instance = comp, \MEM|ALU_Result_pp[4] , MEM|ALU_Result_pp[4], cpu, 1
instance = comp, \ID|writedata[4]~6 , ID|writedata[4]~6, cpu, 1
instance = comp, \ID|register_array[31][4]~79 , ID|register_array[31][4]~79, cpu, 1
instance = comp, \ID|Decoder0~24 , ID|Decoder0~24, cpu, 1
instance = comp, \ID|register_array[31][4] , ID|register_array[31][4], cpu, 1
instance = comp, \ID|register_array[23][4]~77 , ID|register_array[23][4]~77, cpu, 1
instance = comp, \ID|register_array[23][4] , ID|register_array[23][4], cpu, 1
instance = comp, \ID|Read_Data_2_p~133 , ID|Read_Data_2_p~133, cpu, 1
instance = comp, \ID|Read_Data_2_p~134 , ID|Read_Data_2_p~134, cpu, 1
instance = comp, \ID|register_array[30][4]~71 , ID|register_array[30][4]~71, cpu, 1
instance = comp, \ID|register_array[30][4] , ID|register_array[30][4], cpu, 1
instance = comp, \ID|register_array[26][4]~69 , ID|register_array[26][4]~69, cpu, 1
instance = comp, \ID|register_array[26][4] , ID|register_array[26][4], cpu, 1
instance = comp, \ID|register_array[18][4]~70 , ID|register_array[18][4]~70, cpu, 1
instance = comp, \ID|register_array[18][4] , ID|register_array[18][4], cpu, 1
instance = comp, \ID|Read_Data_2_p~128 , ID|Read_Data_2_p~128, cpu, 1
instance = comp, \ID|Read_Data_2_p~129 , ID|Read_Data_2_p~129, cpu, 1
instance = comp, \ID|register_array[28][4]~75 , ID|register_array[28][4]~75, cpu, 1
instance = comp, \ID|register_array[28][4] , ID|register_array[28][4], cpu, 1
instance = comp, \ID|register_array[20][4]~72 , ID|register_array[20][4]~72, cpu, 1
instance = comp, \ID|register_array[20][4] , ID|register_array[20][4], cpu, 1
instance = comp, \ID|register_array[16][4]~74 , ID|register_array[16][4]~74, cpu, 1
instance = comp, \ID|register_array[16][4] , ID|register_array[16][4], cpu, 1
instance = comp, \ID|register_array[24][4]~73 , ID|register_array[24][4]~73, cpu, 1
instance = comp, \ID|register_array[24][4] , ID|register_array[24][4], cpu, 1
instance = comp, \ID|Read_Data_2_p~130 , ID|Read_Data_2_p~130, cpu, 1
instance = comp, \ID|Read_Data_2_p~131 , ID|Read_Data_2_p~131, cpu, 1
instance = comp, \ID|Read_Data_2_p~132 , ID|Read_Data_2_p~132, cpu, 1
instance = comp, \ID|register_array[21][4]~65 , ID|register_array[21][4]~65, cpu, 1
instance = comp, \ID|register_array[21][4] , ID|register_array[21][4], cpu, 1
instance = comp, \ID|register_array[17][4]~66 , ID|register_array[17][4]~66, cpu, 1
instance = comp, \ID|register_array[17][4] , ID|register_array[17][4], cpu, 1
instance = comp, \ID|Read_Data_2_p~126 , ID|Read_Data_2_p~126, cpu, 1
instance = comp, \ID|register_array[25][4]~64 , ID|register_array[25][4]~64, cpu, 1
instance = comp, \ID|register_array[25][4] , ID|register_array[25][4], cpu, 1
instance = comp, \ID|Read_Data_2_p~127 , ID|Read_Data_2_p~127, cpu, 1
instance = comp, \ID|Read_Data_2_p~135 , ID|Read_Data_2_p~135, cpu, 1
instance = comp, \ID|register_array[11][4] , ID|register_array[11][4], cpu, 1
instance = comp, \ID|register_array[10][4]~feeder , ID|register_array[10][4]~feeder, cpu, 1
instance = comp, \ID|register_array[10][4] , ID|register_array[10][4], cpu, 1
instance = comp, \ID|Read_Data_2_p~136 , ID|Read_Data_2_p~136, cpu, 1
instance = comp, \ID|Read_Data_2_p~137 , ID|Read_Data_2_p~137, cpu, 1
instance = comp, \ID|register_array[15][4]~feeder , ID|register_array[15][4]~feeder, cpu, 1
instance = comp, \ID|register_array[15][4] , ID|register_array[15][4], cpu, 1
instance = comp, \ID|register_array[12][4] , ID|register_array[12][4], cpu, 1
instance = comp, \ID|register_array[13][4] , ID|register_array[13][4], cpu, 1
instance = comp, \ID|Read_Data_2_p~143 , ID|Read_Data_2_p~143, cpu, 1
instance = comp, \ID|Read_Data_2_p~144 , ID|Read_Data_2_p~144, cpu, 1
instance = comp, \ID|register_array[7][4]~feeder , ID|register_array[7][4]~feeder, cpu, 1
instance = comp, \ID|register_array[7][4] , ID|register_array[7][4], cpu, 1
instance = comp, \ID|register_array[5][4] , ID|register_array[5][4], cpu, 1
instance = comp, \ID|Read_Data_2_p~138 , ID|Read_Data_2_p~138, cpu, 1
instance = comp, \ID|Read_Data_2_p~139 , ID|Read_Data_2_p~139, cpu, 1
instance = comp, \ID|register_array[2][4] , ID|register_array[2][4], cpu, 1
instance = comp, \ID|register_array[1][4] , ID|register_array[1][4], cpu, 1
instance = comp, \ID|Read_Data_2_p~140 , ID|Read_Data_2_p~140, cpu, 1
instance = comp, \ID|Read_Data_2_p~141 , ID|Read_Data_2_p~141, cpu, 1
instance = comp, \ID|Read_Data_2_p~142 , ID|Read_Data_2_p~142, cpu, 1
instance = comp, \ID|Read_Data_2_p~145 , ID|Read_Data_2_p~145, cpu, 1
instance = comp, \ID|Read_Data_2_p~146 , ID|Read_Data_2_p~146, cpu, 1
instance = comp, \ID|Read_Data_2_p[4] , ID|Read_Data_2_p[4], cpu, 1
instance = comp, \EX|B_input[4]~8 , EX|B_input[4]~8, cpu, 1
instance = comp, \EX|B_input[4] , EX|B_input[4], cpu, 1
instance = comp, \EX|Add0~6 , EX|Add0~6, cpu, 1
instance = comp, \ID|register_array[21][1] , ID|register_array[21][1], cpu, 1
instance = comp, \ID|register_array[25][1] , ID|register_array[25][1], cpu, 1
instance = comp, \ID|register_array[17][1] , ID|register_array[17][1], cpu, 1
instance = comp, \IFE|Instruction_p[24]~25 , IFE|Instruction_p[24]~25, cpu, 1
instance = comp, \StallInstruction[24]~5 , StallInstruction[24]~5, cpu, 1
instance = comp, \ID|Read_Data_1_p~21 , ID|Read_Data_1_p~21, cpu, 1
instance = comp, \ID|Read_Data_1_p~22 , ID|Read_Data_1_p~22, cpu, 1
instance = comp, \StallInstruction[22]~8 , StallInstruction[22]~8, cpu, 1
instance = comp, \ID|register_array[24][1] , ID|register_array[24][1], cpu, 1
instance = comp, \IFE|Instruction_p[23]~24 , IFE|Instruction_p[23]~24, cpu, 1
instance = comp, \StallInstruction[23]~6 , StallInstruction[23]~6, cpu, 1
instance = comp, \ID|register_array[20][1] , ID|register_array[20][1], cpu, 1
instance = comp, \ID|register_array[16][1] , ID|register_array[16][1], cpu, 1
instance = comp, \ID|Read_Data_1_p~25 , ID|Read_Data_1_p~25, cpu, 1
instance = comp, \ID|Read_Data_1_p~26 , ID|Read_Data_1_p~26, cpu, 1
instance = comp, \ID|register_array[30][1]~19 , ID|register_array[30][1]~19, cpu, 1
instance = comp, \ID|register_array[30][1] , ID|register_array[30][1], cpu, 1
instance = comp, \ID|register_array[18][1]~18 , ID|register_array[18][1]~18, cpu, 1
instance = comp, \ID|register_array[18][1] , ID|register_array[18][1], cpu, 1
instance = comp, \ID|Read_Data_1_p~23 , ID|Read_Data_1_p~23, cpu, 1
instance = comp, \ID|Read_Data_1_p~24 , ID|Read_Data_1_p~24, cpu, 1
instance = comp, \ID|Read_Data_1_p~27 , ID|Read_Data_1_p~27, cpu, 1
instance = comp, \ID|Read_Data_1_p~30 , ID|Read_Data_1_p~30, cpu, 1
instance = comp, \ID|register_array[6][1]~24 , ID|register_array[6][1]~24, cpu, 1
instance = comp, \ID|register_array[6][1] , ID|register_array[6][1], cpu, 1
instance = comp, \ID|register_array[5][1] , ID|register_array[5][1], cpu, 1
instance = comp, \ID|register_array[4][1] , ID|register_array[4][1], cpu, 1
instance = comp, \ID|Read_Data_1_p~31 , ID|Read_Data_1_p~31, cpu, 1
instance = comp, \ID|Read_Data_1_p~32 , ID|Read_Data_1_p~32, cpu, 1
instance = comp, \ID|register_array[15][1]~31 , ID|register_array[15][1]~31, cpu, 1
instance = comp, \ID|register_array[15][1] , ID|register_array[15][1], cpu, 1
instance = comp, \ID|register_array[12][1] , ID|register_array[12][1], cpu, 1
instance = comp, \ID|register_array[13][1] , ID|register_array[13][1], cpu, 1
instance = comp, \ID|Read_Data_1_p~38 , ID|Read_Data_1_p~38, cpu, 1
instance = comp, \ID|Read_Data_1_p~39 , ID|Read_Data_1_p~39, cpu, 1
instance = comp, \ID|Read_Data_1_p~40 , ID|Read_Data_1_p~40, cpu, 1
instance = comp, \ID|Read_Data_1_p~41 , ID|Read_Data_1_p~41, cpu, 1
instance = comp, \ID|Read_Data_1_p[1] , ID|Read_Data_1_p[1], cpu, 1
instance = comp, \EX|Mux6~0 , EX|Mux6~0, cpu, 1
instance = comp, \EX|Mux6~1 , EX|Mux6~1, cpu, 1
instance = comp, \EX|Mux6~2 , EX|Mux6~2, cpu, 1
instance = comp, \MEM|Reg_WriteData~0 , MEM|Reg_WriteData~0, cpu, 1
instance = comp, \MEM|Reg_WriteData[0] , MEM|Reg_WriteData[0], cpu, 1
instance = comp, \EX|B_input[0]~4 , EX|B_input[0]~4, cpu, 1
instance = comp, \EX|Add0~11 , EX|Add0~11, cpu, 1
instance = comp, \EX|Add0~12 , EX|Add0~12, cpu, 1
instance = comp, \EX|Add0~14 , EX|Add0~14, cpu, 1
instance = comp, \EX|Add0~15 , EX|Add0~15, cpu, 1
instance = comp, \EX|Add0~17 , EX|Add0~17, cpu, 1
instance = comp, \EX|Add0~19 , EX|Add0~19, cpu, 1
instance = comp, \EX|Add0~21 , EX|Add0~21, cpu, 1
instance = comp, \EX|Add0~23 , EX|Add0~23, cpu, 1
instance = comp, \EX|Add0~25 , EX|Add0~25, cpu, 1
instance = comp, \EX|Add0~44 , EX|Add0~44, cpu, 1
instance = comp, \EX|ALU_Result_p~6 , EX|ALU_Result_p~6, cpu, 1
instance = comp, \EX|ALU_Result_p[5] , EX|ALU_Result_p[5], cpu, 1
instance = comp, \ID|register_array[25][6] , ID|register_array[25][6], cpu, 1
instance = comp, \ID|Decoder0~9 , ID|Decoder0~9, cpu, 1
instance = comp, \ID|register_array[29][6] , ID|register_array[29][6], cpu, 1
instance = comp, \ID|register_array[21][6] , ID|register_array[21][6], cpu, 1
instance = comp, \ID|register_array[17][6] , ID|register_array[17][6], cpu, 1
instance = comp, \ID|Read_Data_1_p~105 , ID|Read_Data_1_p~105, cpu, 1
instance = comp, \ID|Read_Data_1_p~106 , ID|Read_Data_1_p~106, cpu, 1
instance = comp, \ID|register_array[28][6] , ID|register_array[28][6], cpu, 1
instance = comp, \ID|register_array[24][6] , ID|register_array[24][6], cpu, 1
instance = comp, \ID|register_array[16][6] , ID|register_array[16][6], cpu, 1
instance = comp, \ID|Read_Data_1_p~109 , ID|Read_Data_1_p~109, cpu, 1
instance = comp, \ID|Read_Data_1_p~110 , ID|Read_Data_1_p~110, cpu, 1
instance = comp, \ID|register_array[22][6] , ID|register_array[22][6], cpu, 1
instance = comp, \ID|register_array[26][6] , ID|register_array[26][6], cpu, 1
instance = comp, \ID|register_array[18][6] , ID|register_array[18][6], cpu, 1
instance = comp, \ID|Read_Data_1_p~107 , ID|Read_Data_1_p~107, cpu, 1
instance = comp, \ID|Read_Data_1_p~108 , ID|Read_Data_1_p~108, cpu, 1
instance = comp, \ID|Read_Data_1_p~111 , ID|Read_Data_1_p~111, cpu, 1
instance = comp, \ID|Read_Data_1_p~114 , ID|Read_Data_1_p~114, cpu, 1
instance = comp, \ID|register_array[15][6] , ID|register_array[15][6], cpu, 1
instance = comp, \ID|register_array[12][6] , ID|register_array[12][6], cpu, 1
instance = comp, \ID|register_array[13][6] , ID|register_array[13][6], cpu, 1
instance = comp, \ID|Read_Data_1_p~122 , ID|Read_Data_1_p~122, cpu, 1
instance = comp, \ID|Read_Data_1_p~123 , ID|Read_Data_1_p~123, cpu, 1
instance = comp, \ID|register_array[6][6] , ID|register_array[6][6], cpu, 1
instance = comp, \ID|register_array[5][6] , ID|register_array[5][6], cpu, 1
instance = comp, \ID|register_array[4][6] , ID|register_array[4][6], cpu, 1
instance = comp, \ID|Read_Data_1_p~117 , ID|Read_Data_1_p~117, cpu, 1
instance = comp, \ID|Read_Data_1_p~118 , ID|Read_Data_1_p~118, cpu, 1
instance = comp, \ID|register_array[3][6] , ID|register_array[3][6], cpu, 1
instance = comp, \ID|Read_Data_1_p~119 , ID|Read_Data_1_p~119, cpu, 1
instance = comp, \ID|Read_Data_1_p~120 , ID|Read_Data_1_p~120, cpu, 1
instance = comp, \ID|Read_Data_1_p~121 , ID|Read_Data_1_p~121, cpu, 1
instance = comp, \ID|Read_Data_1_p~124 , ID|Read_Data_1_p~124, cpu, 1
instance = comp, \ID|Read_Data_1_p~125 , ID|Read_Data_1_p~125, cpu, 1
instance = comp, \ID|Read_Data_1_p[6] , ID|Read_Data_1_p[6], cpu, 1
instance = comp, \EX|Mux1~0 , EX|Mux1~0, cpu, 1
instance = comp, \EX|Mux1~1 , EX|Mux1~1, cpu, 1
instance = comp, \EX|Add0~45 , EX|Add0~45, cpu, 1
instance = comp, \EX|Add0~27 , EX|Add0~27, cpu, 1
instance = comp, \EX|Add0~46 , EX|Add0~46, cpu, 1
instance = comp, \EX|ALU_Result_p~7 , EX|ALU_Result_p~7, cpu, 1
instance = comp, \EX|ALU_Result_p[6] , EX|ALU_Result_p[6], cpu, 1
instance = comp, \EX|Read_Data_2_pp~1 , EX|Read_Data_2_pp~1, cpu, 1
instance = comp, \EX|Read_Data_2_pp[1] , EX|Read_Data_2_pp[1], cpu, 1
instance = comp, \MEM|ALU_Result_pp~2 , MEM|ALU_Result_pp~2, cpu, 1
instance = comp, \MEM|ALU_Result_pp[2] , MEM|ALU_Result_pp[2], cpu, 1
instance = comp, \ID|writedata[2]~2 , ID|writedata[2]~2, cpu, 1
instance = comp, \ID|register_array[15][2]~47 , ID|register_array[15][2]~47, cpu, 1
instance = comp, \ID|register_array[15][2] , ID|register_array[15][2], cpu, 1
instance = comp, \ID|register_array[14][2]~44 , ID|register_array[14][2]~44, cpu, 1
instance = comp, \ID|register_array[14][2] , ID|register_array[14][2], cpu, 1
instance = comp, \ID|register_array[12][2]~46 , ID|register_array[12][2]~46, cpu, 1
instance = comp, \ID|register_array[12][2] , ID|register_array[12][2], cpu, 1
instance = comp, \ID|Read_Data_2_p~59 , ID|Read_Data_2_p~59, cpu, 1
instance = comp, \ID|Read_Data_2_p~60 , ID|Read_Data_2_p~60, cpu, 1
instance = comp, \ID|register_array[7][2]~43 , ID|register_array[7][2]~43, cpu, 1
instance = comp, \ID|register_array[7][2] , ID|register_array[7][2], cpu, 1
instance = comp, \ID|register_array[6][2]~40 , ID|register_array[6][2]~40, cpu, 1
instance = comp, \ID|register_array[6][2] , ID|register_array[6][2], cpu, 1
instance = comp, \ID|Read_Data_2_p~55 , ID|Read_Data_2_p~55, cpu, 1
instance = comp, \ID|Read_Data_2_p~58 , ID|Read_Data_2_p~58, cpu, 1
instance = comp, \ID|register_array[9][2] , ID|register_array[9][2], cpu, 1
instance = comp, \ID|register_array[10][2] , ID|register_array[10][2], cpu, 1
instance = comp, \ID|register_array[8][2] , ID|register_array[8][2], cpu, 1
instance = comp, \ID|Read_Data_2_p~52 , ID|Read_Data_2_p~52, cpu, 1
instance = comp, \ID|Read_Data_2_p~53 , ID|Read_Data_2_p~53, cpu, 1
instance = comp, \ID|Read_Data_2_p~61 , ID|Read_Data_2_p~61, cpu, 1
instance = comp, \ID|Read_Data_2_p~62 , ID|Read_Data_2_p~62, cpu, 1
instance = comp, \ID|Read_Data_2_p[2] , ID|Read_Data_2_p[2], cpu, 1
instance = comp, \EX|Read_Data_2_pp~2 , EX|Read_Data_2_pp~2, cpu, 1
instance = comp, \EX|Read_Data_2_pp[2] , EX|Read_Data_2_pp[2], cpu, 1
instance = comp, \ID|register_array[12][3]~62 , ID|register_array[12][3]~62, cpu, 1
instance = comp, \ID|register_array[12][3] , ID|register_array[12][3], cpu, 1
instance = comp, \ID|Read_Data_2_p~80 , ID|Read_Data_2_p~80, cpu, 1
instance = comp, \ID|Read_Data_2_p~81 , ID|Read_Data_2_p~81, cpu, 1
instance = comp, \ID|register_array[6][3] , ID|register_array[6][3], cpu, 1
instance = comp, \ID|register_array[4][3] , ID|register_array[4][3], cpu, 1
instance = comp, \ID|Read_Data_2_p~73 , ID|Read_Data_2_p~73, cpu, 1
instance = comp, \ID|Read_Data_2_p~74 , ID|Read_Data_2_p~74, cpu, 1
instance = comp, \ID|register_array[8][3]~58 , ID|register_array[8][3]~58, cpu, 1
instance = comp, \ID|register_array[8][3] , ID|register_array[8][3], cpu, 1
instance = comp, \ID|Read_Data_2_p~75 , ID|Read_Data_2_p~75, cpu, 1
instance = comp, \ID|register_array[9][3]~56 , ID|register_array[9][3]~56, cpu, 1
instance = comp, \ID|register_array[9][3] , ID|register_array[9][3], cpu, 1
instance = comp, \ID|Read_Data_2_p~76 , ID|Read_Data_2_p~76, cpu, 1
instance = comp, \ID|register_array[2][3] , ID|register_array[2][3], cpu, 1
instance = comp, \ID|register_array[3][3] , ID|register_array[3][3], cpu, 1
instance = comp, \ID|register_array[1][3] , ID|register_array[1][3], cpu, 1
instance = comp, \ID|Read_Data_2_p~77 , ID|Read_Data_2_p~77, cpu, 1
instance = comp, \ID|Read_Data_2_p~78 , ID|Read_Data_2_p~78, cpu, 1
instance = comp, \ID|Read_Data_2_p~79 , ID|Read_Data_2_p~79, cpu, 1
instance = comp, \ID|Read_Data_2_p~82 , ID|Read_Data_2_p~82, cpu, 1
instance = comp, \ID|register_array[31][3]~55 , ID|register_array[31][3]~55, cpu, 1
instance = comp, \ID|register_array[31][3] , ID|register_array[31][3], cpu, 1
instance = comp, \ID|register_array[23][3] , ID|register_array[23][3], cpu, 1
instance = comp, \ID|Decoder0~23 , ID|Decoder0~23, cpu, 1
instance = comp, \ID|register_array[19][3] , ID|register_array[19][3], cpu, 1
instance = comp, \ID|register_array[27][3]~54 , ID|register_array[27][3]~54, cpu, 1
instance = comp, \ID|Decoder0~21 , ID|Decoder0~21, cpu, 1
instance = comp, \ID|register_array[27][3] , ID|register_array[27][3], cpu, 1
instance = comp, \ID|Read_Data_2_p~70 , ID|Read_Data_2_p~70, cpu, 1
instance = comp, \ID|Read_Data_2_p~71 , ID|Read_Data_2_p~71, cpu, 1
instance = comp, \ID|register_array[29][3]~49 , ID|register_array[29][3]~49, cpu, 1
instance = comp, \ID|register_array[29][3] , ID|register_array[29][3], cpu, 1
instance = comp, \ID|register_array[21][3] , ID|register_array[21][3], cpu, 1
instance = comp, \ID|register_array[17][3] , ID|register_array[17][3], cpu, 1
instance = comp, \ID|Read_Data_2_p~63 , ID|Read_Data_2_p~63, cpu, 1
instance = comp, \ID|Read_Data_2_p~64 , ID|Read_Data_2_p~64, cpu, 1
instance = comp, \ID|register_array[26][3]~50 , ID|register_array[26][3]~50, cpu, 1
instance = comp, \ID|register_array[26][3] , ID|register_array[26][3], cpu, 1
instance = comp, \ID|register_array[18][3] , ID|register_array[18][3], cpu, 1
instance = comp, \ID|Read_Data_2_p~65 , ID|Read_Data_2_p~65, cpu, 1
instance = comp, \ID|Read_Data_2_p~66 , ID|Read_Data_2_p~66, cpu, 1
instance = comp, \ID|register_array[24][3]~52 , ID|register_array[24][3]~52, cpu, 1
instance = comp, \ID|register_array[24][3] , ID|register_array[24][3], cpu, 1
instance = comp, \ID|register_array[16][3] , ID|register_array[16][3], cpu, 1
instance = comp, \ID|register_array[20][3] , ID|register_array[20][3], cpu, 1
instance = comp, \ID|Read_Data_2_p~67 , ID|Read_Data_2_p~67, cpu, 1
instance = comp, \ID|Read_Data_2_p~68 , ID|Read_Data_2_p~68, cpu, 1
instance = comp, \ID|Read_Data_2_p~69 , ID|Read_Data_2_p~69, cpu, 1
instance = comp, \ID|Read_Data_2_p~72 , ID|Read_Data_2_p~72, cpu, 1
instance = comp, \ID|Read_Data_2_p~83 , ID|Read_Data_2_p~83, cpu, 1
instance = comp, \ID|Read_Data_2_p[3] , ID|Read_Data_2_p[3], cpu, 1
instance = comp, \EX|Read_Data_2_pp~3 , EX|Read_Data_2_pp~3, cpu, 1
instance = comp, \EX|Read_Data_2_pp[3] , EX|Read_Data_2_pp[3], cpu, 1
instance = comp, \EX|Read_Data_2_pp~4 , EX|Read_Data_2_pp~4, cpu, 1
instance = comp, \EX|Read_Data_2_pp[4] , EX|Read_Data_2_pp[4], cpu, 1
instance = comp, \EX|Read_Data_2_pp~5 , EX|Read_Data_2_pp~5, cpu, 1
instance = comp, \EX|Read_Data_2_pp[5] , EX|Read_Data_2_pp[5], cpu, 1
instance = comp, \EX|Read_Data_2_pp~6 , EX|Read_Data_2_pp~6, cpu, 1
instance = comp, \EX|Read_Data_2_pp[6] , EX|Read_Data_2_pp[6], cpu, 1
instance = comp, \EX|Read_Data_2_pp~7 , EX|Read_Data_2_pp~7, cpu, 1
instance = comp, \EX|Read_Data_2_pp[7] , EX|Read_Data_2_pp[7], cpu, 1
instance = comp, \MEM|data_memory|auto_generated|ram_block1a0 , MEM|data_memory|auto_generated|ram_block1a0, cpu, 1
instance = comp, \MEM|Reg_WriteData~4 , MEM|Reg_WriteData~4, cpu, 1
instance = comp, \MEM|Reg_WriteData[4] , MEM|Reg_WriteData[4], cpu, 1
instance = comp, \EX|Mux3~1 , EX|Mux3~1, cpu, 1
instance = comp, \EX|Add0~41 , EX|Add0~41, cpu, 1
instance = comp, \EX|Add0~42 , EX|Add0~42, cpu, 1
instance = comp, \EX|ALU_Result_p~5 , EX|ALU_Result_p~5, cpu, 1
instance = comp, \EX|ALU_Result_p[4] , EX|ALU_Result_p[4], cpu, 1
instance = comp, \MEM|Read_Data_p~3 , MEM|Read_Data_p~3, cpu, 1
instance = comp, \MEM|Read_Data_p[3] , MEM|Read_Data_p[3], cpu, 1
instance = comp, \MEM|ALU_Result_pp~3 , MEM|ALU_Result_pp~3, cpu, 1
instance = comp, \MEM|ALU_Result_pp[3] , MEM|ALU_Result_pp[3], cpu, 1
instance = comp, \ID|writedata[3]~3 , ID|writedata[3]~3, cpu, 1
instance = comp, \ID|register_array[15][3]~63 , ID|register_array[15][3]~63, cpu, 1
instance = comp, \ID|register_array[15][3] , ID|register_array[15][3], cpu, 1
instance = comp, \ID|Read_Data_1_p~80 , ID|Read_Data_1_p~80, cpu, 1
instance = comp, \ID|Read_Data_1_p~81 , ID|Read_Data_1_p~81, cpu, 1
instance = comp, \ID|register_array[5][3] , ID|register_array[5][3], cpu, 1
instance = comp, \ID|Read_Data_1_p~73 , ID|Read_Data_1_p~73, cpu, 1
instance = comp, \ID|Read_Data_1_p~74 , ID|Read_Data_1_p~74, cpu, 1
instance = comp, \ID|Read_Data_1_p~77 , ID|Read_Data_1_p~77, cpu, 1
instance = comp, \ID|Read_Data_1_p~78 , ID|Read_Data_1_p~78, cpu, 1
instance = comp, \ID|Read_Data_1_p~79 , ID|Read_Data_1_p~79, cpu, 1
instance = comp, \ID|Read_Data_1_p~82 , ID|Read_Data_1_p~82, cpu, 1
instance = comp, \ID|register_array[25][3]~48 , ID|register_array[25][3]~48, cpu, 1
instance = comp, \ID|register_array[25][3] , ID|register_array[25][3], cpu, 1
instance = comp, \ID|Read_Data_1_p~63 , ID|Read_Data_1_p~63, cpu, 1
instance = comp, \ID|Read_Data_1_p~64 , ID|Read_Data_1_p~64, cpu, 1
instance = comp, \ID|Read_Data_1_p~70 , ID|Read_Data_1_p~70, cpu, 1
instance = comp, \ID|Read_Data_1_p~71 , ID|Read_Data_1_p~71, cpu, 1
instance = comp, \ID|register_array[22][3] , ID|register_array[22][3], cpu, 1
instance = comp, \ID|Read_Data_1_p~65 , ID|Read_Data_1_p~65, cpu, 1
instance = comp, \ID|Read_Data_1_p~66 , ID|Read_Data_1_p~66, cpu, 1
instance = comp, \ID|Read_Data_1_p~67 , ID|Read_Data_1_p~67, cpu, 1
instance = comp, \ID|Read_Data_1_p~68 , ID|Read_Data_1_p~68, cpu, 1
instance = comp, \ID|Read_Data_1_p~69 , ID|Read_Data_1_p~69, cpu, 1
instance = comp, \ID|Read_Data_1_p~72 , ID|Read_Data_1_p~72, cpu, 1
instance = comp, \ID|Read_Data_1_p~83 , ID|Read_Data_1_p~83, cpu, 1
instance = comp, \ID|Read_Data_1_p[3] , ID|Read_Data_1_p[3], cpu, 1
instance = comp, \EX|Mux4~0 , EX|Mux4~0, cpu, 1
instance = comp, \EX|Mux4~1 , EX|Mux4~1, cpu, 1
instance = comp, \EX|B_input[3]~7 , EX|B_input[3]~7, cpu, 1
instance = comp, \EX|B_input[3] , EX|B_input[3], cpu, 1
instance = comp, \EX|Add0~39 , EX|Add0~39, cpu, 1
instance = comp, \EX|Add0~40 , EX|Add0~40, cpu, 1
instance = comp, \EX|ALU_Result_p~4 , EX|ALU_Result_p~4, cpu, 1
instance = comp, \EX|ALU_Result_p[3] , EX|ALU_Result_p[3], cpu, 1
instance = comp, \MEM|Reg_WriteData~2 , MEM|Reg_WriteData~2, cpu, 1
instance = comp, \MEM|Reg_WriteData[2] , MEM|Reg_WriteData[2], cpu, 1
instance = comp, \EX|Mux5~0 , EX|Mux5~0, cpu, 1
instance = comp, \EX|Mux5~1 , EX|Mux5~1, cpu, 1
instance = comp, \EX|B_input[2]~6 , EX|B_input[2]~6, cpu, 1
instance = comp, \EX|B_input[2] , EX|B_input[2], cpu, 1
instance = comp, \EX|Add0~37 , EX|Add0~37, cpu, 1
instance = comp, \EX|Add0~38 , EX|Add0~38, cpu, 1
instance = comp, \EX|ALU_Result_p~3 , EX|ALU_Result_p~3, cpu, 1
instance = comp, \EX|ALU_Result_p[2] , EX|ALU_Result_p[2], cpu, 1
instance = comp, \MEM|Read_Data_p~1 , MEM|Read_Data_p~1, cpu, 1
instance = comp, \MEM|Read_Data_p[1] , MEM|Read_Data_p[1], cpu, 1
instance = comp, \MEM|ALU_Result_pp~1 , MEM|ALU_Result_pp~1, cpu, 1
instance = comp, \MEM|ALU_Result_pp[1] , MEM|ALU_Result_pp[1], cpu, 1
instance = comp, \ID|writedata[1]~1 , ID|writedata[1]~1, cpu, 1
instance = comp, \ID|register_array[29][1] , ID|register_array[29][1], cpu, 1
instance = comp, \ID|Read_Data_2_p~21 , ID|Read_Data_2_p~21, cpu, 1
instance = comp, \ID|Read_Data_2_p~22 , ID|Read_Data_2_p~22, cpu, 1
instance = comp, \ID|register_array[22][1]~17 , ID|register_array[22][1]~17, cpu, 1
instance = comp, \ID|register_array[22][1] , ID|register_array[22][1], cpu, 1
instance = comp, \ID|Read_Data_2_p~23 , ID|Read_Data_2_p~23, cpu, 1
instance = comp, \ID|Read_Data_2_p~24 , ID|Read_Data_2_p~24, cpu, 1
instance = comp, \ID|register_array[28][1] , ID|register_array[28][1], cpu, 1
instance = comp, \ID|Read_Data_2_p~25 , ID|Read_Data_2_p~25, cpu, 1
instance = comp, \ID|Read_Data_2_p~26 , ID|Read_Data_2_p~26, cpu, 1
instance = comp, \ID|Read_Data_2_p~27 , ID|Read_Data_2_p~27, cpu, 1
instance = comp, \ID|Read_Data_2_p~30 , ID|Read_Data_2_p~30, cpu, 1
instance = comp, \ID|Read_Data_2_p~38 , ID|Read_Data_2_p~38, cpu, 1
instance = comp, \ID|Read_Data_2_p~39 , ID|Read_Data_2_p~39, cpu, 1
instance = comp, \ID|register_array[11][1]~27 , ID|register_array[11][1]~27, cpu, 1
instance = comp, \ID|register_array[11][1] , ID|register_array[11][1], cpu, 1
instance = comp, \ID|register_array[10][1]~26 , ID|register_array[10][1]~26, cpu, 1
instance = comp, \ID|register_array[10][1] , ID|register_array[10][1], cpu, 1
instance = comp, \ID|Read_Data_2_p~33 , ID|Read_Data_2_p~33, cpu, 1
instance = comp, \ID|Read_Data_2_p~34 , ID|Read_Data_2_p~34, cpu, 1
instance = comp, \ID|register_array[2][1]~29 , ID|register_array[2][1]~29, cpu, 1
instance = comp, \ID|register_array[2][1] , ID|register_array[2][1], cpu, 1
instance = comp, \ID|register_array[1][1] , ID|register_array[1][1], cpu, 1
instance = comp, \ID|Read_Data_2_p~35 , ID|Read_Data_2_p~35, cpu, 1
instance = comp, \ID|Read_Data_2_p~36 , ID|Read_Data_2_p~36, cpu, 1
instance = comp, \ID|Read_Data_2_p~37 , ID|Read_Data_2_p~37, cpu, 1
instance = comp, \ID|Read_Data_2_p~31 , ID|Read_Data_2_p~31, cpu, 1
instance = comp, \ID|Read_Data_2_p~32 , ID|Read_Data_2_p~32, cpu, 1
instance = comp, \ID|Read_Data_2_p~40 , ID|Read_Data_2_p~40, cpu, 1
instance = comp, \ID|Read_Data_2_p~41 , ID|Read_Data_2_p~41, cpu, 1
instance = comp, \ID|Read_Data_2_p[1] , ID|Read_Data_2_p[1], cpu, 1
instance = comp, \EX|B_input[1]~5 , EX|B_input[1]~5, cpu, 1
instance = comp, \EX|B_input[1] , EX|B_input[1], cpu, 1
instance = comp, \EX|Add0~35 , EX|Add0~35, cpu, 1
instance = comp, \EX|Add0~36 , EX|Add0~36, cpu, 1
instance = comp, \EX|ALU_Result_p~2 , EX|ALU_Result_p~2, cpu, 1
instance = comp, \EX|ALU_Result_p[1] , EX|ALU_Result_p[1], cpu, 1
instance = comp, \MEM|Read_Data_p~6 , MEM|Read_Data_p~6, cpu, 1
instance = comp, \MEM|Read_Data_p[6] , MEM|Read_Data_p[6], cpu, 1
instance = comp, \ID|writedata[6]~4 , ID|writedata[6]~4, cpu, 1
instance = comp, \ID|register_array[27][6] , ID|register_array[27][6], cpu, 1
instance = comp, \ID|register_array[31][6] , ID|register_array[31][6], cpu, 1
instance = comp, \ID|Read_Data_2_p~92 , ID|Read_Data_2_p~92, cpu, 1
instance = comp, \ID|register_array[30][6] , ID|register_array[30][6], cpu, 1
instance = comp, \ID|Read_Data_2_p~86 , ID|Read_Data_2_p~86, cpu, 1
instance = comp, \ID|Read_Data_2_p~87 , ID|Read_Data_2_p~87, cpu, 1
instance = comp, \ID|register_array[20][6] , ID|register_array[20][6], cpu, 1
instance = comp, \ID|Read_Data_2_p~88 , ID|Read_Data_2_p~88, cpu, 1
instance = comp, \ID|Read_Data_2_p~89 , ID|Read_Data_2_p~89, cpu, 1
instance = comp, \ID|Read_Data_2_p~90 , ID|Read_Data_2_p~90, cpu, 1
instance = comp, \ID|Read_Data_2_p~93 , ID|Read_Data_2_p~93, cpu, 1
instance = comp, \ID|register_array[9][6] , ID|register_array[9][6], cpu, 1
instance = comp, \ID|register_array[8][6] , ID|register_array[8][6], cpu, 1
instance = comp, \ID|Read_Data_2_p~94 , ID|Read_Data_2_p~94, cpu, 1
instance = comp, \ID|Read_Data_2_p~95 , ID|Read_Data_2_p~95, cpu, 1
instance = comp, \ID|register_array[14][6] , ID|register_array[14][6], cpu, 1
instance = comp, \ID|Read_Data_2_p~101 , ID|Read_Data_2_p~101, cpu, 1
instance = comp, \ID|Read_Data_2_p~102 , ID|Read_Data_2_p~102, cpu, 1
instance = comp, \ID|register_array[2][6]~feeder , ID|register_array[2][6]~feeder, cpu, 1
instance = comp, \ID|register_array[2][6] , ID|register_array[2][6], cpu, 1
instance = comp, \ID|register_array[1][6] , ID|register_array[1][6], cpu, 1
instance = comp, \ID|Read_Data_2_p~98 , ID|Read_Data_2_p~98, cpu, 1
instance = comp, \ID|Read_Data_2_p~99 , ID|Read_Data_2_p~99, cpu, 1
instance = comp, \ID|Read_Data_2_p~96 , ID|Read_Data_2_p~96, cpu, 1
instance = comp, \ID|Read_Data_2_p~97 , ID|Read_Data_2_p~97, cpu, 1
instance = comp, \ID|Read_Data_2_p~100 , ID|Read_Data_2_p~100, cpu, 1
instance = comp, \ID|Read_Data_2_p~103 , ID|Read_Data_2_p~103, cpu, 1
instance = comp, \ID|Read_Data_2_p~104 , ID|Read_Data_2_p~104, cpu, 1
instance = comp, \ID|Read_Data_2_p[6] , ID|Read_Data_2_p[6], cpu, 1
instance = comp, \EX|B_input[6]~10 , EX|B_input[6]~10, cpu, 1
instance = comp, \EX|B_input[6] , EX|B_input[6], cpu, 1
instance = comp, \EX|Add0~48 , EX|Add0~48, cpu, 1
instance = comp, \EX|Add0~29 , EX|Add0~29, cpu, 1
instance = comp, \EX|ALU_Result_p~8 , EX|ALU_Result_p~8, cpu, 1
instance = comp, \EX|ALU_Result_p[7] , EX|ALU_Result_p[7], cpu, 1
instance = comp, \MEM|ALU_Result_pp~7 , MEM|ALU_Result_pp~7, cpu, 1
instance = comp, \MEM|ALU_Result_pp[7] , MEM|ALU_Result_pp[7], cpu, 1
instance = comp, \MEM|Read_Data_p~7 , MEM|Read_Data_p~7, cpu, 1
instance = comp, \MEM|Read_Data_p[7] , MEM|Read_Data_p[7], cpu, 1
instance = comp, \ID|writedata[7]~5 , ID|writedata[7]~5, cpu, 1
instance = comp, \ID|register_array[29][7] , ID|register_array[29][7], cpu, 1
instance = comp, \ID|Read_Data_1_p~84 , ID|Read_Data_1_p~84, cpu, 1
instance = comp, \ID|Read_Data_1_p~85 , ID|Read_Data_1_p~85, cpu, 1
instance = comp, \ID|register_array[26][7] , ID|register_array[26][7], cpu, 1
instance = comp, \ID|register_array[22][7] , ID|register_array[22][7], cpu, 1
instance = comp, \ID|Read_Data_1_p~86 , ID|Read_Data_1_p~86, cpu, 1
instance = comp, \ID|Read_Data_1_p~87 , ID|Read_Data_1_p~87, cpu, 1
instance = comp, \ID|register_array[24][7] , ID|register_array[24][7], cpu, 1
instance = comp, \ID|Read_Data_1_p~88 , ID|Read_Data_1_p~88, cpu, 1
instance = comp, \ID|Read_Data_1_p~89 , ID|Read_Data_1_p~89, cpu, 1
instance = comp, \ID|Read_Data_1_p~90 , ID|Read_Data_1_p~90, cpu, 1
instance = comp, \ID|Read_Data_1_p~93 , ID|Read_Data_1_p~93, cpu, 1
instance = comp, \ID|Read_Data_1_p~101 , ID|Read_Data_1_p~101, cpu, 1
instance = comp, \ID|Read_Data_1_p~102 , ID|Read_Data_1_p~102, cpu, 1
instance = comp, \ID|Read_Data_1_p~96 , ID|Read_Data_1_p~96, cpu, 1
instance = comp, \ID|Read_Data_1_p~97 , ID|Read_Data_1_p~97, cpu, 1
instance = comp, \ID|Read_Data_1_p~98 , ID|Read_Data_1_p~98, cpu, 1
instance = comp, \ID|Read_Data_1_p~99 , ID|Read_Data_1_p~99, cpu, 1
instance = comp, \ID|Read_Data_1_p~100 , ID|Read_Data_1_p~100, cpu, 1
instance = comp, \ID|register_array[7][7] , ID|register_array[7][7], cpu, 1
instance = comp, \ID|register_array[4][7] , ID|register_array[4][7], cpu, 1
instance = comp, \ID|Read_Data_1_p~94 , ID|Read_Data_1_p~94, cpu, 1
instance = comp, \ID|Read_Data_1_p~95 , ID|Read_Data_1_p~95, cpu, 1
instance = comp, \ID|Read_Data_1_p~103 , ID|Read_Data_1_p~103, cpu, 1
instance = comp, \ID|Read_Data_1_p~104 , ID|Read_Data_1_p~104, cpu, 1
instance = comp, \ID|Read_Data_1_p[7] , ID|Read_Data_1_p[7], cpu, 1
instance = comp, \EX|Mux0~0 , EX|Mux0~0, cpu, 1
instance = comp, \EX|Mux0~1 , EX|Mux0~1, cpu, 1
instance = comp, \EX|Add0~34 , EX|Add0~34, cpu, 1
instance = comp, \EX|Mux7~0 , EX|Mux7~0, cpu, 1
instance = comp, \EX|Mux7~1 , EX|Mux7~1, cpu, 1
instance = comp, \EX|B_input[0] , EX|B_input[0], cpu, 1
instance = comp, \EX|Add0~32 , EX|Add0~32, cpu, 1
instance = comp, \EX|Add0~33 , EX|Add0~33, cpu, 1
instance = comp, \EX|ALU_Result[0]~0 , EX|ALU_Result[0]~0, cpu, 1
instance = comp, \EX|ALU_Result[0]~1 , EX|ALU_Result[0]~1, cpu, 1
instance = comp, \EX|ALU_Result_p[0] , EX|ALU_Result_p[0], cpu, 1
instance = comp, \MEM|Read_Data_p~0 , MEM|Read_Data_p~0, cpu, 1
instance = comp, \MEM|Read_Data_p[0] , MEM|Read_Data_p[0], cpu, 1
instance = comp, \ID|writedata[0]~0 , ID|writedata[0]~0, cpu, 1
instance = comp, \ID|register_array[27][0]~4 , ID|register_array[27][0]~4, cpu, 1
instance = comp, \ID|register_array[27][0] , ID|register_array[27][0], cpu, 1
instance = comp, \ID|register_array[19][0]~6 , ID|register_array[19][0]~6, cpu, 1
instance = comp, \ID|register_array[19][0] , ID|register_array[19][0], cpu, 1
instance = comp, \ID|Read_Data_2_p~7 , ID|Read_Data_2_p~7, cpu, 1
instance = comp, \ID|Read_Data_2_p~8 , ID|Read_Data_2_p~8, cpu, 1
instance = comp, \ID|register_array[28][0] , ID|register_array[28][0], cpu, 1
instance = comp, \ID|register_array[16][0] , ID|register_array[16][0], cpu, 1
instance = comp, \ID|register_array[24][0] , ID|register_array[24][0], cpu, 1
instance = comp, \ID|Read_Data_2_p~4 , ID|Read_Data_2_p~4, cpu, 1
instance = comp, \ID|Read_Data_2_p~5 , ID|Read_Data_2_p~5, cpu, 1
instance = comp, \ID|register_array[22][0] , ID|register_array[22][0], cpu, 1
instance = comp, \ID|register_array[18][0] , ID|register_array[18][0], cpu, 1
instance = comp, \ID|register_array[26][0] , ID|register_array[26][0], cpu, 1
instance = comp, \ID|Read_Data_2_p~2 , ID|Read_Data_2_p~2, cpu, 1
instance = comp, \ID|Read_Data_2_p~3 , ID|Read_Data_2_p~3, cpu, 1
instance = comp, \ID|Read_Data_2_p~6 , ID|Read_Data_2_p~6, cpu, 1
instance = comp, \ID|Read_Data_2_p~9 , ID|Read_Data_2_p~9, cpu, 1
instance = comp, \ID|register_array[2][0]~feeder , ID|register_array[2][0]~feeder, cpu, 1
instance = comp, \ID|register_array[2][0] , ID|register_array[2][0], cpu, 1
instance = comp, \ID|register_array[3][0]~13 , ID|register_array[3][0]~13, cpu, 1
instance = comp, \ID|register_array[3][0] , ID|register_array[3][0], cpu, 1
instance = comp, \ID|Read_Data_2_p~14 , ID|Read_Data_2_p~14, cpu, 1
instance = comp, \ID|Read_Data_2_p~15 , ID|Read_Data_2_p~15, cpu, 1
instance = comp, \ID|register_array[6][0] , ID|register_array[6][0], cpu, 1
instance = comp, \ID|register_array[5][0]~10 , ID|register_array[5][0]~10, cpu, 1
instance = comp, \ID|register_array[5][0] , ID|register_array[5][0], cpu, 1
instance = comp, \ID|register_array[4][0] , ID|register_array[4][0], cpu, 1
instance = comp, \ID|Read_Data_2_p~12 , ID|Read_Data_2_p~12, cpu, 1
instance = comp, \ID|Read_Data_2_p~13 , ID|Read_Data_2_p~13, cpu, 1
instance = comp, \ID|Read_Data_2_p~16 , ID|Read_Data_2_p~16, cpu, 1
instance = comp, \ID|register_array[15][0]~15 , ID|register_array[15][0]~15, cpu, 1
instance = comp, \ID|register_array[15][0] , ID|register_array[15][0], cpu, 1
instance = comp, \ID|register_array[14][0] , ID|register_array[14][0], cpu, 1
instance = comp, \ID|register_array[13][0]~14 , ID|register_array[13][0]~14, cpu, 1
instance = comp, \ID|register_array[13][0] , ID|register_array[13][0], cpu, 1
instance = comp, \ID|register_array[12][0] , ID|register_array[12][0], cpu, 1
instance = comp, \ID|Read_Data_2_p~17 , ID|Read_Data_2_p~17, cpu, 1
instance = comp, \ID|Read_Data_2_p~18 , ID|Read_Data_2_p~18, cpu, 1
instance = comp, \ID|register_array[11][0]~9 , ID|register_array[11][0]~9, cpu, 1
instance = comp, \ID|register_array[11][0] , ID|register_array[11][0], cpu, 1
instance = comp, \ID|register_array[10][0]~feeder , ID|register_array[10][0]~feeder, cpu, 1
instance = comp, \ID|register_array[10][0] , ID|register_array[10][0], cpu, 1
instance = comp, \ID|register_array[8][0]~feeder , ID|register_array[8][0]~feeder, cpu, 1
instance = comp, \ID|register_array[8][0] , ID|register_array[8][0], cpu, 1
instance = comp, \ID|Read_Data_2_p~10 , ID|Read_Data_2_p~10, cpu, 1
instance = comp, \ID|register_array[9][0]~8 , ID|register_array[9][0]~8, cpu, 1
instance = comp, \ID|register_array[9][0] , ID|register_array[9][0], cpu, 1
instance = comp, \ID|Read_Data_2_p~11 , ID|Read_Data_2_p~11, cpu, 1
instance = comp, \ID|Read_Data_2_p~19 , ID|Read_Data_2_p~19, cpu, 1
instance = comp, \ID|Read_Data_2_p~20 , ID|Read_Data_2_p~20, cpu, 1
instance = comp, \ID|Read_Data_2_p[0] , ID|Read_Data_2_p[0], cpu, 1
instance = comp, \EX|Read_Data_2_pp~0 , EX|Read_Data_2_pp~0, cpu, 1
instance = comp, \EX|Read_Data_2_pp[0] , EX|Read_Data_2_pp[0], cpu, 1
instance = comp, \MEM|Read_Data_p~5 , MEM|Read_Data_p~5, cpu, 1
instance = comp, \MEM|Read_Data_p[5] , MEM|Read_Data_p[5], cpu, 1
instance = comp, \MEM|ALU_Result_pp~5 , MEM|ALU_Result_pp~5, cpu, 1
instance = comp, \MEM|ALU_Result_pp[5] , MEM|ALU_Result_pp[5], cpu, 1
instance = comp, \ID|writedata[5]~7 , ID|writedata[5]~7, cpu, 1
instance = comp, \ID|register_array[27][5] , ID|register_array[27][5], cpu, 1
instance = comp, \ID|register_array[19][5] , ID|register_array[19][5], cpu, 1
instance = comp, \ID|Read_Data_1_p~154 , ID|Read_Data_1_p~154, cpu, 1
instance = comp, \ID|register_array[31][5]~feeder , ID|register_array[31][5]~feeder, cpu, 1
instance = comp, \ID|register_array[31][5] , ID|register_array[31][5], cpu, 1
instance = comp, \ID|Read_Data_1_p~155 , ID|Read_Data_1_p~155, cpu, 1
instance = comp, \ID|Read_Data_1_p~149 , ID|Read_Data_1_p~149, cpu, 1
instance = comp, \ID|Read_Data_1_p~150 , ID|Read_Data_1_p~150, cpu, 1
instance = comp, \ID|register_array[28][5] , ID|register_array[28][5], cpu, 1
instance = comp, \ID|register_array[16][5] , ID|register_array[16][5], cpu, 1
instance = comp, \ID|Read_Data_1_p~151 , ID|Read_Data_1_p~151, cpu, 1
instance = comp, \ID|Read_Data_1_p~152 , ID|Read_Data_1_p~152, cpu, 1
instance = comp, \ID|Read_Data_1_p~153 , ID|Read_Data_1_p~153, cpu, 1
instance = comp, \ID|Read_Data_1_p~156 , ID|Read_Data_1_p~156, cpu, 1
instance = comp, \ID|Read_Data_1_p~157 , ID|Read_Data_1_p~157, cpu, 1
instance = comp, \ID|Read_Data_1_p~158 , ID|Read_Data_1_p~158, cpu, 1
instance = comp, \ID|register_array[11][5] , ID|register_array[11][5], cpu, 1
instance = comp, \ID|register_array[8][5] , ID|register_array[8][5], cpu, 1
instance = comp, \ID|Read_Data_1_p~159 , ID|Read_Data_1_p~159, cpu, 1
instance = comp, \ID|Read_Data_1_p~160 , ID|Read_Data_1_p~160, cpu, 1
instance = comp, \ID|Read_Data_1_p~163 , ID|Read_Data_1_p~163, cpu, 1
instance = comp, \ID|Read_Data_1_p~166 , ID|Read_Data_1_p~166, cpu, 1
instance = comp, \ID|Read_Data_1_p~167 , ID|Read_Data_1_p~167, cpu, 1
instance = comp, \ID|Read_Data_1_p[5] , ID|Read_Data_1_p[5], cpu, 1
instance = comp, \IFE|IF_Zero[5] , IFE|IF_Zero[5], cpu, 1
instance = comp, \IFE|Equal0~1 , IFE|Equal0~1, cpu, 1
instance = comp, \IFE|IF_Zero[1] , IFE|IF_Zero[1], cpu, 1
instance = comp, \IFE|IF_Zero[3] , IFE|IF_Zero[3], cpu, 1
instance = comp, \IFE|IF_Zero[2] , IFE|IF_Zero[2], cpu, 1
instance = comp, \IFE|Equal0~0 , IFE|Equal0~0, cpu, 1
instance = comp, \IFE|Equal0~2 , IFE|Equal0~2, cpu, 1
instance = comp, \IFE|Instruction_p~0 , IFE|Instruction_p~0, cpu, 1
instance = comp, \IFE|PC~0 , IFE|PC~0, cpu, 1
instance = comp, \IFE|PC[2] , IFE|PC[2], cpu, 1
instance = comp, \IFE|Instruction_p[0]~1 , IFE|Instruction_p[0]~1, cpu, 1
instance = comp, \IFE|Instruction_p[4]~5 , IFE|Instruction_p[4]~5, cpu, 1
instance = comp, \IFE|Instruction_p[8]~9 , IFE|Instruction_p[8]~9, cpu, 1
instance = comp, \IFE|Instruction_p[9]~10 , IFE|Instruction_p[9]~10, cpu, 1
instance = comp, \IFE|Instruction_p[10]~11 , IFE|Instruction_p[10]~11, cpu, 1
instance = comp, \IFE|Instruction_p[27]~28 , IFE|Instruction_p[27]~28, cpu, 1
instance = comp, \IFE|Instruction_p[30]~31 , IFE|Instruction_p[30]~31, cpu, 1
instance = comp, \ID|register_array[31][0]~7 , ID|register_array[31][0]~7, cpu, 1
instance = comp, \ID|register_array[31][0] , ID|register_array[31][0], cpu, 1
instance = comp, \ID|Read_Data_1_p~7 , ID|Read_Data_1_p~7, cpu, 1
instance = comp, \ID|Read_Data_1_p~8 , ID|Read_Data_1_p~8, cpu, 1
instance = comp, \ID|register_array[20][0] , ID|register_array[20][0], cpu, 1
instance = comp, \ID|Read_Data_1_p~4 , ID|Read_Data_1_p~4, cpu, 1
instance = comp, \ID|Read_Data_1_p~5 , ID|Read_Data_1_p~5, cpu, 1
instance = comp, \ID|register_array[30][0] , ID|register_array[30][0], cpu, 1
instance = comp, \ID|Read_Data_1_p~2 , ID|Read_Data_1_p~2, cpu, 1
instance = comp, \ID|Read_Data_1_p~3 , ID|Read_Data_1_p~3, cpu, 1
instance = comp, \ID|Read_Data_1_p~6 , ID|Read_Data_1_p~6, cpu, 1
instance = comp, \ID|Read_Data_1_p~9 , ID|Read_Data_1_p~9, cpu, 1
instance = comp, \ID|Read_Data_1_p~10 , ID|Read_Data_1_p~10, cpu, 1
instance = comp, \ID|Read_Data_1_p~11 , ID|Read_Data_1_p~11, cpu, 1
instance = comp, \ID|Read_Data_1_p~15 , ID|Read_Data_1_p~15, cpu, 1
instance = comp, \ID|Read_Data_1_p~12 , ID|Read_Data_1_p~12, cpu, 1
instance = comp, \ID|Read_Data_1_p~13 , ID|Read_Data_1_p~13, cpu, 1
instance = comp, \ID|Read_Data_1_p~16 , ID|Read_Data_1_p~16, cpu, 1
instance = comp, \ID|Read_Data_1_p~19 , ID|Read_Data_1_p~19, cpu, 1
instance = comp, \ID|Read_Data_1_p~20 , ID|Read_Data_1_p~20, cpu, 1
instance = comp, \ID|Read_Data_1_p[0] , ID|Read_Data_1_p[0], cpu, 1
instance = comp, \ID|register_array[25][2] , ID|register_array[25][2], cpu, 1
instance = comp, \ID|register_array[21][2]~32 , ID|register_array[21][2]~32, cpu, 1
instance = comp, \ID|register_array[21][2] , ID|register_array[21][2], cpu, 1
instance = comp, \ID|Read_Data_1_p~42 , ID|Read_Data_1_p~42, cpu, 1
instance = comp, \ID|Read_Data_1_p~43 , ID|Read_Data_1_p~43, cpu, 1
instance = comp, \ID|register_array[28][2]~37 , ID|register_array[28][2]~37, cpu, 1
instance = comp, \ID|register_array[28][2] , ID|register_array[28][2], cpu, 1
instance = comp, \ID|register_array[16][2] , ID|register_array[16][2], cpu, 1
instance = comp, \ID|register_array[24][2] , ID|register_array[24][2], cpu, 1
instance = comp, \ID|Read_Data_1_p~46 , ID|Read_Data_1_p~46, cpu, 1
instance = comp, \ID|register_array[20][2]~36 , ID|register_array[20][2]~36, cpu, 1
instance = comp, \ID|register_array[20][2] , ID|register_array[20][2], cpu, 1
instance = comp, \ID|Read_Data_1_p~47 , ID|Read_Data_1_p~47, cpu, 1
instance = comp, \ID|register_array[30][2]~35 , ID|register_array[30][2]~35, cpu, 1
instance = comp, \ID|register_array[30][2] , ID|register_array[30][2], cpu, 1
instance = comp, \ID|register_array[26][2] , ID|register_array[26][2], cpu, 1
instance = comp, \ID|register_array[18][2] , ID|register_array[18][2], cpu, 1
instance = comp, \ID|Read_Data_1_p~44 , ID|Read_Data_1_p~44, cpu, 1
instance = comp, \ID|Read_Data_1_p~45 , ID|Read_Data_1_p~45, cpu, 1
instance = comp, \ID|Read_Data_1_p~48 , ID|Read_Data_1_p~48, cpu, 1
instance = comp, \ID|Read_Data_1_p~51 , ID|Read_Data_1_p~51, cpu, 1
instance = comp, \ID|register_array[11][2] , ID|register_array[11][2], cpu, 1
instance = comp, \ID|Read_Data_1_p~52 , ID|Read_Data_1_p~52, cpu, 1
instance = comp, \ID|Read_Data_1_p~53 , ID|Read_Data_1_p~53, cpu, 1
instance = comp, \ID|register_array[5][2]~41 , ID|register_array[5][2]~41, cpu, 1
instance = comp, \ID|register_array[5][2] , ID|register_array[5][2], cpu, 1
instance = comp, \ID|Read_Data_1_p~54 , ID|Read_Data_1_p~54, cpu, 1
instance = comp, \ID|Read_Data_1_p~55 , ID|Read_Data_1_p~55, cpu, 1
instance = comp, \ID|register_array[1][2] , ID|register_array[1][2], cpu, 1
instance = comp, \ID|Read_Data_1_p~56 , ID|Read_Data_1_p~56, cpu, 1
instance = comp, \ID|Read_Data_1_p~57 , ID|Read_Data_1_p~57, cpu, 1
instance = comp, \ID|Read_Data_1_p~58 , ID|Read_Data_1_p~58, cpu, 1
instance = comp, \ID|Read_Data_1_p~61 , ID|Read_Data_1_p~61, cpu, 1
instance = comp, \ID|Read_Data_1_p~62 , ID|Read_Data_1_p~62, cpu, 1
instance = comp, \ID|Read_Data_1_p[2] , ID|Read_Data_1_p[2], cpu, 1
instance = comp, \ID|Read_Data_1_p~128 , ID|Read_Data_1_p~128, cpu, 1
instance = comp, \ID|Read_Data_1_p~129 , ID|Read_Data_1_p~129, cpu, 1
instance = comp, \ID|Read_Data_1_p~130 , ID|Read_Data_1_p~130, cpu, 1
instance = comp, \ID|Read_Data_1_p~131 , ID|Read_Data_1_p~131, cpu, 1
instance = comp, \ID|Read_Data_1_p~132 , ID|Read_Data_1_p~132, cpu, 1
instance = comp, \ID|Read_Data_1_p~133 , ID|Read_Data_1_p~133, cpu, 1
instance = comp, \ID|Read_Data_1_p~134 , ID|Read_Data_1_p~134, cpu, 1
instance = comp, \ID|Read_Data_1_p~135 , ID|Read_Data_1_p~135, cpu, 1
instance = comp, \ID|register_array[8][4] , ID|register_array[8][4], cpu, 1
instance = comp, \ID|Read_Data_1_p~136 , ID|Read_Data_1_p~136, cpu, 1
instance = comp, \ID|Read_Data_1_p~137 , ID|Read_Data_1_p~137, cpu, 1
instance = comp, \ID|register_array[3][4] , ID|register_array[3][4], cpu, 1
instance = comp, \ID|Read_Data_1_p~140 , ID|Read_Data_1_p~140, cpu, 1
instance = comp, \ID|Read_Data_1_p~141 , ID|Read_Data_1_p~141, cpu, 1
instance = comp, \ID|register_array[6][4] , ID|register_array[6][4], cpu, 1
instance = comp, \ID|register_array[4][4] , ID|register_array[4][4], cpu, 1
instance = comp, \ID|Read_Data_1_p~138 , ID|Read_Data_1_p~138, cpu, 1
instance = comp, \ID|Read_Data_1_p~139 , ID|Read_Data_1_p~139, cpu, 1
instance = comp, \ID|Read_Data_1_p~142 , ID|Read_Data_1_p~142, cpu, 1
instance = comp, \ID|Read_Data_1_p~145 , ID|Read_Data_1_p~145, cpu, 1
instance = comp, \ID|Read_Data_1_p~146 , ID|Read_Data_1_p~146, cpu, 1
instance = comp, \ID|Read_Data_1_p[4] , ID|Read_Data_1_p[4], cpu, 1
instance = comp, \EX|ALU1[0]~feeder , EX|ALU1[0]~feeder, cpu, 1
instance = comp, \EX|ALU1[0] , EX|ALU1[0], cpu, 1
instance = comp, \EX|ALU1[1] , EX|ALU1[1], cpu, 1
instance = comp, \EX|ALU1[2] , EX|ALU1[2], cpu, 1
instance = comp, \EX|ALU1[3] , EX|ALU1[3], cpu, 1
instance = comp, \EX|ALU1[4] , EX|ALU1[4], cpu, 1
instance = comp, \EX|ALU1[5]~feeder , EX|ALU1[5]~feeder, cpu, 1
instance = comp, \EX|ALU1[5] , EX|ALU1[5], cpu, 1
instance = comp, \EX|ALU1[6] , EX|ALU1[6], cpu, 1
instance = comp, \EX|ALU1[7]~feeder , EX|ALU1[7]~feeder, cpu, 1
instance = comp, \EX|ALU1[7] , EX|ALU1[7], cpu, 1
instance = comp, \EX|ALU2[0] , EX|ALU2[0], cpu, 1
instance = comp, \EX|ALU2[1] , EX|ALU2[1], cpu, 1
instance = comp, \EX|ALU2[2] , EX|ALU2[2], cpu, 1
instance = comp, \EX|ALU2[3] , EX|ALU2[3], cpu, 1
instance = comp, \EX|ALU2[4] , EX|ALU2[4], cpu, 1
instance = comp, \EX|ALU2[5] , EX|ALU2[5], cpu, 1
instance = comp, \EX|ALU2[6] , EX|ALU2[6], cpu, 1
instance = comp, \EX|ALU2[7] , EX|ALU2[7], cpu, 1
instance = comp, \CTRL|Branch_p~4 , CTRL|Branch_p~4, cpu, 1
instance = comp, \CTRL|Branch_p , CTRL|Branch_p, cpu, 1
instance = comp, \EX|Equal6~1 , EX|Equal6~1, cpu, 1
instance = comp, \EX|Equal6~2 , EX|Equal6~2, cpu, 1
instance = comp, \EX|Equal6~3 , EX|Equal6~3, cpu, 1
instance = comp, \EX|Zero_p , EX|Zero_p, cpu, 1
instance = comp, \MemReadData_out~0 , MemReadData_out~0, cpu, 1
instance = comp, \MemReadData_out~1 , MemReadData_out~1, cpu, 1
instance = comp, \MEM|Read_Data_p~2 , MEM|Read_Data_p~2, cpu, 1
instance = comp, \MEM|Read_Data_p[2] , MEM|Read_Data_p[2], cpu, 1
instance = comp, \MemReadData_out~2 , MemReadData_out~2, cpu, 1
instance = comp, \MemReadData_out~3 , MemReadData_out~3, cpu, 1
instance = comp, \MEM|Read_Data_p~4 , MEM|Read_Data_p~4, cpu, 1
instance = comp, \MEM|Read_Data_p[4] , MEM|Read_Data_p[4], cpu, 1
instance = comp, \MemReadData_out~4 , MemReadData_out~4, cpu, 1
instance = comp, \MemReadData_out~5 , MemReadData_out~5, cpu, 1
instance = comp, \MemReadData_out~6 , MemReadData_out~6, cpu, 1
instance = comp, \MemReadData_out~7 , MemReadData_out~7, cpu, 1
instance = comp, \CTRL|MemWrite_p~0 , CTRL|MemWrite_p~0, cpu, 1
instance = comp, \CTRL|MemWrite_p , CTRL|MemWrite_p, cpu, 1
instance = comp, \EX|MemWrite_pp~0 , EX|MemWrite_pp~0, cpu, 1
instance = comp, \EX|MemWrite_pp , EX|MemWrite_pp, cpu, 1
instance = comp, \MEM|MemWrite_ppp~0 , MEM|MemWrite_ppp~0, cpu, 1
instance = comp, \MEM|MemWrite_ppp , MEM|MemWrite_ppp, cpu, 1
instance = comp, \MEM|ALU_Result_pp~0 , MEM|ALU_Result_pp~0, cpu, 1
instance = comp, \MEM|ALU_Result_pp[0] , MEM|ALU_Result_pp[0], cpu, 1
instance = comp, \Mem_Address_out~0 , Mem_Address_out~0, cpu, 1
instance = comp, \Mem_Address_out~1 , Mem_Address_out~1, cpu, 1
instance = comp, \Mem_Address_out~2 , Mem_Address_out~2, cpu, 1
instance = comp, \Mem_Address_out~3 , Mem_Address_out~3, cpu, 1
instance = comp, \Mem_Address_out~4 , Mem_Address_out~4, cpu, 1
instance = comp, \Mem_Address_out~5 , Mem_Address_out~5, cpu, 1
instance = comp, \MEM|ALU_Result_pp~6 , MEM|ALU_Result_pp~6, cpu, 1
instance = comp, \MEM|ALU_Result_pp[6] , MEM|ALU_Result_pp[6], cpu, 1
instance = comp, \Mem_Address_out~6 , Mem_Address_out~6, cpu, 1
instance = comp, \Mem_Address_out~7 , Mem_Address_out~7, cpu, 1
instance = comp, \MEM|Read_Data_2_ppp~0 , MEM|Read_Data_2_ppp~0, cpu, 1
instance = comp, \MEM|Read_Data_2_ppp[0] , MEM|Read_Data_2_ppp[0], cpu, 1
instance = comp, \MemWrite_Data_out~0 , MemWrite_Data_out~0, cpu, 1
instance = comp, \MEM|Read_Data_2_ppp~1 , MEM|Read_Data_2_ppp~1, cpu, 1
instance = comp, \MEM|Read_Data_2_ppp[1] , MEM|Read_Data_2_ppp[1], cpu, 1
instance = comp, \MemWrite_Data_out~1 , MemWrite_Data_out~1, cpu, 1
instance = comp, \MEM|Read_Data_2_ppp~2 , MEM|Read_Data_2_ppp~2, cpu, 1
instance = comp, \MEM|Read_Data_2_ppp[2] , MEM|Read_Data_2_ppp[2], cpu, 1
instance = comp, \MemWrite_Data_out~2 , MemWrite_Data_out~2, cpu, 1
instance = comp, \MEM|Read_Data_2_ppp~3 , MEM|Read_Data_2_ppp~3, cpu, 1
instance = comp, \MEM|Read_Data_2_ppp[3] , MEM|Read_Data_2_ppp[3], cpu, 1
instance = comp, \MemWrite_Data_out~3 , MemWrite_Data_out~3, cpu, 1
instance = comp, \MEM|Read_Data_2_ppp~4 , MEM|Read_Data_2_ppp~4, cpu, 1
instance = comp, \MEM|Read_Data_2_ppp[4] , MEM|Read_Data_2_ppp[4], cpu, 1
instance = comp, \MemWrite_Data_out~4 , MemWrite_Data_out~4, cpu, 1
instance = comp, \MEM|Read_Data_2_ppp~5 , MEM|Read_Data_2_ppp~5, cpu, 1
instance = comp, \MEM|Read_Data_2_ppp[5] , MEM|Read_Data_2_ppp[5], cpu, 1
instance = comp, \MemWrite_Data_out~5 , MemWrite_Data_out~5, cpu, 1
instance = comp, \MEM|Read_Data_2_ppp~6 , MEM|Read_Data_2_ppp~6, cpu, 1
instance = comp, \MEM|Read_Data_2_ppp[6] , MEM|Read_Data_2_ppp[6], cpu, 1
instance = comp, \MemWrite_Data_out~6 , MemWrite_Data_out~6, cpu, 1
instance = comp, \MEM|Read_Data_2_ppp~7 , MEM|Read_Data_2_ppp~7, cpu, 1
instance = comp, \MEM|Read_Data_2_ppp[7] , MEM|Read_Data_2_ppp[7], cpu, 1
instance = comp, \MemWrite_Data_out~7 , MemWrite_Data_out~7, cpu, 1
instance = comp, \ID|RegWriteOut~0 , ID|RegWriteOut~0, cpu, 1
instance = comp, \ID|RegWriteOut , ID|RegWriteOut, cpu, 1
instance = comp, \ID|Write_Address_ppp~3 , ID|Write_Address_ppp~3, cpu, 1
instance = comp, \ID|Write_Address_ppp[2] , ID|Write_Address_ppp[2], cpu, 1
instance = comp, \ID|Write_Address_ppp~4 , ID|Write_Address_ppp~4, cpu, 1
instance = comp, \ID|Write_Address_ppp[3] , ID|Write_Address_ppp[3], cpu, 1
instance = comp, \ID|Write_Address_ppp~1 , ID|Write_Address_ppp~1, cpu, 1
instance = comp, \ID|Write_Address_ppp[0] , ID|Write_Address_ppp[0], cpu, 1
instance = comp, \RegWrite_out~0 , RegWrite_out~0, cpu, 1
instance = comp, \ID|Write_Address_ppp~0 , ID|Write_Address_ppp~0, cpu, 1
instance = comp, \ID|Write_Address_ppp[4] , ID|Write_Address_ppp[4], cpu, 1
instance = comp, \RegWrite_out~1 , RegWrite_out~1, cpu, 1
instance = comp, \ID|Write_Address_ppp~2 , ID|Write_Address_ppp~2, cpu, 1
instance = comp, \ID|Write_Address_ppp[1] , ID|Write_Address_ppp[1], cpu, 1
instance = comp, \ID|RegWriteData~0 , ID|RegWriteData~0, cpu, 1
instance = comp, \ID|RegWriteData[0] , ID|RegWriteData[0], cpu, 1
instance = comp, \ID|RegWriteData~1 , ID|RegWriteData~1, cpu, 1
instance = comp, \ID|RegWriteData[1] , ID|RegWriteData[1], cpu, 1
instance = comp, \ID|RegWriteData~2 , ID|RegWriteData~2, cpu, 1
instance = comp, \ID|RegWriteData[2] , ID|RegWriteData[2], cpu, 1
instance = comp, \ID|RegWriteData~3 , ID|RegWriteData~3, cpu, 1
instance = comp, \ID|RegWriteData[3] , ID|RegWriteData[3], cpu, 1
instance = comp, \ID|RegWriteData~4 , ID|RegWriteData~4, cpu, 1
instance = comp, \ID|RegWriteData[4] , ID|RegWriteData[4], cpu, 1
instance = comp, \ID|RegWriteData~5 , ID|RegWriteData~5, cpu, 1
instance = comp, \ID|RegWriteData[5] , ID|RegWriteData[5], cpu, 1
instance = comp, \ID|RegWriteData~6 , ID|RegWriteData~6, cpu, 1
instance = comp, \ID|RegWriteData[6] , ID|RegWriteData[6], cpu, 1
instance = comp, \ID|RegWriteData~7 , ID|RegWriteData~7, cpu, 1
instance = comp, \ID|RegWriteData[7] , ID|RegWriteData[7], cpu, 1
instance = comp, \EX|EXMEMRegWrite , EX|EXMEMRegWrite, cpu, 1
instance = comp, \EX|EXMEMALU_Result[0]~feeder , EX|EXMEMALU_Result[0]~feeder, cpu, 1
instance = comp, \EX|EXMEMALU_Result[0] , EX|EXMEMALU_Result[0], cpu, 1
instance = comp, \EX|EXMEMALU_Result[1]~feeder , EX|EXMEMALU_Result[1]~feeder, cpu, 1
instance = comp, \EX|EXMEMALU_Result[1] , EX|EXMEMALU_Result[1], cpu, 1
instance = comp, \EX|EXMEMALU_Result[2] , EX|EXMEMALU_Result[2], cpu, 1
instance = comp, \EX|EXMEMALU_Result[3] , EX|EXMEMALU_Result[3], cpu, 1
instance = comp, \EX|EXMEMALU_Result[4]~feeder , EX|EXMEMALU_Result[4]~feeder, cpu, 1
instance = comp, \EX|EXMEMALU_Result[4] , EX|EXMEMALU_Result[4], cpu, 1
instance = comp, \EX|EXMEMALU_Result[5] , EX|EXMEMALU_Result[5], cpu, 1
instance = comp, \EX|EXMEMALU_Result[6]~feeder , EX|EXMEMALU_Result[6]~feeder, cpu, 1
instance = comp, \EX|EXMEMALU_Result[6] , EX|EXMEMALU_Result[6], cpu, 1
instance = comp, \EX|EXMEMALU_Result[7]~feeder , EX|EXMEMALU_Result[7]~feeder, cpu, 1
instance = comp, \EX|EXMEMALU_Result[7] , EX|EXMEMALU_Result[7], cpu, 1
instance = comp, \EX|EXMEMRegister_Rd[0] , EX|EXMEMRegister_Rd[0], cpu, 1
instance = comp, \EX|EXMEMRegister_Rd[1]~feeder , EX|EXMEMRegister_Rd[1]~feeder, cpu, 1
instance = comp, \EX|EXMEMRegister_Rd[1] , EX|EXMEMRegister_Rd[1], cpu, 1
instance = comp, \EX|EXMEMRegister_Rd[2]~feeder , EX|EXMEMRegister_Rd[2]~feeder, cpu, 1
instance = comp, \EX|EXMEMRegister_Rd[2] , EX|EXMEMRegister_Rd[2], cpu, 1
instance = comp, \EX|EXMEMRegister_Rd[3] , EX|EXMEMRegister_Rd[3], cpu, 1
instance = comp, \EX|EXMEMRegister_Rd[4] , EX|EXMEMRegister_Rd[4], cpu, 1
instance = comp, \EX|MEMWBRegWrite~feeder , EX|MEMWBRegWrite~feeder, cpu, 1
instance = comp, \EX|MEMWBRegWrite , EX|MEMWBRegWrite, cpu, 1
instance = comp, \EX|MEMWBRegister_Rd[0] , EX|MEMWBRegister_Rd[0], cpu, 1
instance = comp, \EX|MEMWBRegister_Rd[1]~feeder , EX|MEMWBRegister_Rd[1]~feeder, cpu, 1
instance = comp, \EX|MEMWBRegister_Rd[1] , EX|MEMWBRegister_Rd[1], cpu, 1
instance = comp, \EX|MEMWBRegister_Rd[2]~feeder , EX|MEMWBRegister_Rd[2]~feeder, cpu, 1
instance = comp, \EX|MEMWBRegister_Rd[2] , EX|MEMWBRegister_Rd[2], cpu, 1
instance = comp, \EX|MEMWBRegister_Rd[3]~feeder , EX|MEMWBRegister_Rd[3]~feeder, cpu, 1
instance = comp, \EX|MEMWBRegister_Rd[3] , EX|MEMWBRegister_Rd[3], cpu, 1
instance = comp, \EX|MEMWBRegister_Rd[4]~feeder , EX|MEMWBRegister_Rd[4]~feeder, cpu, 1
instance = comp, \EX|MEMWBRegister_Rd[4] , EX|MEMWBRegister_Rd[4], cpu, 1
instance = comp, \EX|MEMWBRead_Data[0]~feeder , EX|MEMWBRead_Data[0]~feeder, cpu, 1
instance = comp, \EX|MEMWBRead_Data[0] , EX|MEMWBRead_Data[0], cpu, 1
instance = comp, \MEM|Reg_WriteData~1 , MEM|Reg_WriteData~1, cpu, 1
instance = comp, \MEM|Reg_WriteData[1] , MEM|Reg_WriteData[1], cpu, 1
instance = comp, \EX|MEMWBRead_Data[1] , EX|MEMWBRead_Data[1], cpu, 1
instance = comp, \EX|MEMWBRead_Data[2] , EX|MEMWBRead_Data[2], cpu, 1
instance = comp, \MEM|Reg_WriteData~3 , MEM|Reg_WriteData~3, cpu, 1
instance = comp, \MEM|Reg_WriteData[3] , MEM|Reg_WriteData[3], cpu, 1
instance = comp, \EX|MEMWBRead_Data[3] , EX|MEMWBRead_Data[3], cpu, 1
instance = comp, \EX|MEMWBRead_Data[4]~feeder , EX|MEMWBRead_Data[4]~feeder, cpu, 1
instance = comp, \EX|MEMWBRead_Data[4] , EX|MEMWBRead_Data[4], cpu, 1
instance = comp, \EX|MEMWBRead_Data[5]~feeder , EX|MEMWBRead_Data[5]~feeder, cpu, 1
instance = comp, \EX|MEMWBRead_Data[5] , EX|MEMWBRead_Data[5], cpu, 1
instance = comp, \MEM|Reg_WriteData~6 , MEM|Reg_WriteData~6, cpu, 1
instance = comp, \MEM|Reg_WriteData[6] , MEM|Reg_WriteData[6], cpu, 1
instance = comp, \EX|MEMWBRead_Data[6] , EX|MEMWBRead_Data[6], cpu, 1
instance = comp, \MEM|Reg_WriteData~7 , MEM|Reg_WriteData~7, cpu, 1
instance = comp, \MEM|Reg_WriteData[7] , MEM|Reg_WriteData[7], cpu, 1
instance = comp, \EX|MEMWBRead_Data[7]~feeder , EX|MEMWBRead_Data[7]~feeder, cpu, 1
instance = comp, \EX|MEMWBRead_Data[7] , EX|MEMWBRead_Data[7], cpu, 1
instance = comp, \EX|IDEXRegister_Rs[0] , EX|IDEXRegister_Rs[0], cpu, 1
instance = comp, \EX|IDEXRegister_Rs[1] , EX|IDEXRegister_Rs[1], cpu, 1
instance = comp, \EX|IDEXRegister_Rs[2]~feeder , EX|IDEXRegister_Rs[2]~feeder, cpu, 1
instance = comp, \EX|IDEXRegister_Rs[2] , EX|IDEXRegister_Rs[2], cpu, 1
instance = comp, \EX|IDEXRegister_Rs[3] , EX|IDEXRegister_Rs[3], cpu, 1
instance = comp, \EX|IDEXRegister_Rs[4] , EX|IDEXRegister_Rs[4], cpu, 1
instance = comp, \EX|IDEXRegister_Rt[0] , EX|IDEXRegister_Rt[0], cpu, 1
instance = comp, \EX|IDEXRegister_Rt[1] , EX|IDEXRegister_Rt[1], cpu, 1
instance = comp, \EX|IDEXRegister_Rt[2]~feeder , EX|IDEXRegister_Rt[2]~feeder, cpu, 1
instance = comp, \EX|IDEXRegister_Rt[2] , EX|IDEXRegister_Rt[2], cpu, 1
instance = comp, \EX|IDEXRegister_Rt[3] , EX|IDEXRegister_Rt[3], cpu, 1
instance = comp, \EX|IDEXRegister_Rt[4] , EX|IDEXRegister_Rt[4], cpu, 1
instance = comp, \EX|forwardA[0] , EX|forwardA[0], cpu, 1
instance = comp, \EX|forwardA[1] , EX|forwardA[1], cpu, 1
instance = comp, \EX|Forward_B[0]~2 , EX|Forward_B[0]~2, cpu, 1
instance = comp, \EX|Forward_B[0]~3 , EX|Forward_B[0]~3, cpu, 1
instance = comp, \EX|forwardB[0] , EX|forwardB[0], cpu, 1
instance = comp, \EX|Forward_B[1]~4 , EX|Forward_B[1]~4, cpu, 1
instance = comp, \EX|forwardB[1] , EX|forwardB[1], cpu, 1
instance = comp, \ID|IDEXMemRead_out , ID|IDEXMemRead_out, cpu, 1
instance = comp, \ID|IFIDRegister_Rs_out[0] , ID|IFIDRegister_Rs_out[0], cpu, 1
instance = comp, \ID|IFIDRegister_Rs_out[1] , ID|IFIDRegister_Rs_out[1], cpu, 1
instance = comp, \ID|IFIDRegister_Rs_out[2] , ID|IFIDRegister_Rs_out[2], cpu, 1
instance = comp, \ID|IFIDRegister_Rs_out[3] , ID|IFIDRegister_Rs_out[3], cpu, 1
instance = comp, \ID|IFIDRegister_Rs_out[4] , ID|IFIDRegister_Rs_out[4], cpu, 1
instance = comp, \ID|IFIDRegister_Rt_out[0] , ID|IFIDRegister_Rt_out[0], cpu, 1
instance = comp, \ID|IFIDRegister_Rt_out[1] , ID|IFIDRegister_Rt_out[1], cpu, 1
instance = comp, \ID|IFIDRegister_Rt_out[2] , ID|IFIDRegister_Rt_out[2], cpu, 1
instance = comp, \ID|IFIDRegister_Rt_out[3] , ID|IFIDRegister_Rt_out[3], cpu, 1
instance = comp, \ID|IFIDRegister_Rt_out[4] , ID|IFIDRegister_Rt_out[4], cpu, 1
instance = comp, \ID|Instruction_pp[0] , ID|Instruction_pp[0], cpu, 1
instance = comp, \ID|Instruction_pp[4] , ID|Instruction_pp[4], cpu, 1
instance = comp, \IFE|PC_plus_4_p~2 , IFE|PC_plus_4_p~2, cpu, 1
instance = comp, \IFE|PC_plus_4_p[4] , IFE|PC_plus_4_p[4], cpu, 1
instance = comp, \IFE|PC_plus_4_p~5 , IFE|PC_plus_4_p~5, cpu, 1
instance = comp, \IFE|PC_plus_4_p[7] , IFE|PC_plus_4_p[7], cpu, 1
instance = comp, \IFE|IF_Zero[0] , IFE|IF_Zero[0], cpu, 1
instance = comp, \IFE|IF_Zero[4] , IFE|IF_Zero[4], cpu, 1
instance = comp, \IFE|IF_Zero[6] , IFE|IF_Zero[6], cpu, 1
instance = comp, \IFE|IF_Zero[7] , IFE|IF_Zero[7], cpu, 1
