#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Jul 11 22:20:07 2023
# Process ID: 16272
# Current directory: C:/Users/ssoni/Barrel_Shifter
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3204 C:\Users\ssoni\Barrel_Shifter\Barrel_Shifter.xpr
# Log file: C:/Users/ssoni/Barrel_Shifter/vivado.log
# Journal file: C:/Users/ssoni/Barrel_Shifter\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/ssoni/Barrel_Shifter/Barrel_Shifter.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/XILINX/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:33 ; elapsed = 00:00:12 . Memory (MB): peak = 680.734 ; gain = 63.062
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010iclg225-1L
Top: shift
INFO: [Device 21-403] Loading part xc7z010iclg225-1L
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1112.770 ; gain = 166.852
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'shift' [C:/Users/ssoni/Barrel_Shifter/Barrel_Shifter.srcs/sources_1/new/shift.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux2X1' [C:/Users/ssoni/Barrel_Shifter/Barrel_Shifter.srcs/sources_1/new/shift.v:63]
INFO: [Synth 8-6155] done synthesizing module 'mux2X1' (1#1) [C:/Users/ssoni/Barrel_Shifter/Barrel_Shifter.srcs/sources_1/new/shift.v:63]
INFO: [Synth 8-6155] done synthesizing module 'shift' (2#1) [C:/Users/ssoni/Barrel_Shifter/Barrel_Shifter.srcs/sources_1/new/shift.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1152.371 ; gain = 206.453
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1152.371 ; gain = 206.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1152.371 ; gain = 206.453
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1268.852 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:41 ; elapsed = 00:00:23 . Memory (MB): peak = 1319.785 ; gain = 373.867
8 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:52 ; elapsed = 00:00:33 . Memory (MB): peak = 1319.785 ; gain = 604.281
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jul 11 22:21:53 2023...
