# 64-Bit Adder Implementations

## Waveforms

#### Each implementation gave the following results:

Test 1: Simulation results using two smaller integers (32 and 64)

![ALU Waveform 1](verilog-assignments/64-Bit%20Adder%20Implementations/Waveforms/small_int.png)

Test 2: Simulation results using two 30-bit integers

![ALU Waveform 2](verilog-assignments/64-Bit%20Adder%20Implementations/Waveforms/big_int.png)

## License

MIT Â© Alex Benasutti
