<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_O_E_U_U_500b4359</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_O_E_U_U_500b4359'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_O_E_U_U_500b4359')">rsnoc_z_H_R_O_E_U_U_500b4359</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 68.64</td>
<td class="s9 cl rt"><a href="mod290.html#Line" > 97.22</a></td>
<td class="s6 cl rt"><a href="mod290.html#Cond" > 66.67</a></td>
<td class="s2 cl rt"><a href="mod290.html#Toggle" > 20.04</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod290.html#Branch" > 90.62</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/main_regression_15_11_2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/main_regression_15_11_2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod290.html#inst_tag_16358"  onclick="showContent('inst_tag_16358')">config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s3_64_T_main.Probe</a></td>
<td class="s4 cl rt"> 48.59</td>
<td class="s8 cl rt"><a href="mod290.html#inst_tag_16358_Line" > 80.56</a></td>
<td class="s5 cl rt"><a href="mod290.html#inst_tag_16358_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod290.html#inst_tag_16358_Toggle" >  1.29</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod290.html#inst_tag_16358_Branch" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod290.html#inst_tag_16359"  onclick="showContent('inst_tag_16359')">config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s2_64_T_main.Probe</a></td>
<td class="s4 cl rt"> 48.59</td>
<td class="s8 cl rt"><a href="mod290.html#inst_tag_16359_Line" > 80.56</a></td>
<td class="s5 cl rt"><a href="mod290.html#inst_tag_16359_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod290.html#inst_tag_16359_Toggle" >  1.29</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod290.html#inst_tag_16359_Branch" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod290.html#inst_tag_16360"  onclick="showContent('inst_tag_16360')">config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s0_64_T_main.Probe</a></td>
<td class="s4 cl rt"> 48.59</td>
<td class="s8 cl rt"><a href="mod290.html#inst_tag_16360_Line" > 80.56</a></td>
<td class="s5 cl rt"><a href="mod290.html#inst_tag_16360_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod290.html#inst_tag_16360_Toggle" >  1.29</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod290.html#inst_tag_16360_Branch" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod290.html#inst_tag_16357"  onclick="showContent('inst_tag_16357')">config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s1_64_T_main.Probe</a></td>
<td class="s6 cl rt"> 68.64</td>
<td class="s9 cl rt"><a href="mod290.html#inst_tag_16357_Line" > 97.22</a></td>
<td class="s6 cl rt"><a href="mod290.html#inst_tag_16357_Cond" > 66.67</a></td>
<td class="s2 cl rt"><a href="mod290.html#inst_tag_16357_Toggle" > 20.04</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod290.html#inst_tag_16357_Branch" > 90.62</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_16358'>
<hr>
<a name="inst_tag_16358"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy28.html#tag_urg_inst_16358" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s3_64_T_main.Probe</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 48.59</td>
<td class="s8 cl rt"><a href="mod290.html#inst_tag_16358_Line" > 80.56</a></td>
<td class="s5 cl rt"><a href="mod290.html#inst_tag_16358_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod290.html#inst_tag_16358_Toggle" >  1.29</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod290.html#inst_tag_16358_Branch" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 35.16</td>
<td class="s6 cl rt"> 68.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  2.39</td>
<td class="s0 cl rt">  0.00</td>
<td class="s5 cl rt"> 55.10</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.88</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.88</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod17.html#inst_tag_131" >ddr_axi_s3_64_T_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1391.html#inst_tag_83382" id="tag_urg_inst_83382">FsmCurState</a></td>
<td class="s2 cl rt"> 23.90</td>
<td class="s3 cl rt"> 35.29</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 35.29</td>
<td class="s0 cl rt">  0.00</td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2196.html#inst_tag_189755" id="tag_urg_inst_189755">ups</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2686_1.html#inst_tag_233440" id="tag_urg_inst_233440">ursrrerg</a></td>
<td class="s6 cl rt"> 62.37</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.45</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2848_1.html#inst_tag_253942" id="tag_urg_inst_253942">ursrrrg</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_16359'>
<hr>
<a name="inst_tag_16359"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy31.html#tag_urg_inst_16359" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s2_64_T_main.Probe</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 48.59</td>
<td class="s8 cl rt"><a href="mod290.html#inst_tag_16359_Line" > 80.56</a></td>
<td class="s5 cl rt"><a href="mod290.html#inst_tag_16359_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod290.html#inst_tag_16359_Toggle" >  1.29</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod290.html#inst_tag_16359_Branch" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 35.16</td>
<td class="s6 cl rt"> 68.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  2.39</td>
<td class="s0 cl rt">  0.00</td>
<td class="s5 cl rt"> 55.10</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  2.55</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.55</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod427.html#inst_tag_30025" >ddr_axi_s2_64_T_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1391.html#inst_tag_83388" id="tag_urg_inst_83388">FsmCurState</a></td>
<td class="s2 cl rt"> 23.90</td>
<td class="s3 cl rt"> 35.29</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 35.29</td>
<td class="s0 cl rt">  0.00</td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2196.html#inst_tag_189757" id="tag_urg_inst_189757">ups</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2686_2.html#inst_tag_233516" id="tag_urg_inst_233516">ursrrerg</a></td>
<td class="s6 cl rt"> 62.37</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.45</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2848_3.html#inst_tag_254071" id="tag_urg_inst_254071">ursrrrg</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_16360'>
<hr>
<a name="inst_tag_16360"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy50.html#tag_urg_inst_16360" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s0_64_T_main.Probe</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 48.59</td>
<td class="s8 cl rt"><a href="mod290.html#inst_tag_16360_Line" > 80.56</a></td>
<td class="s5 cl rt"><a href="mod290.html#inst_tag_16360_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod290.html#inst_tag_16360_Toggle" >  1.29</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod290.html#inst_tag_16360_Branch" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 35.16</td>
<td class="s6 cl rt"> 68.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  2.39</td>
<td class="s0 cl rt">  0.00</td>
<td class="s5 cl rt"> 55.10</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.88</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.88</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2226.html#inst_tag_190525" >ddr_axi_s0_64_T_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1391.html#inst_tag_83390" id="tag_urg_inst_83390">FsmCurState</a></td>
<td class="s2 cl rt"> 23.90</td>
<td class="s3 cl rt"> 35.29</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 35.29</td>
<td class="s0 cl rt">  0.00</td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2196.html#inst_tag_189761" id="tag_urg_inst_189761">ups</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2686_3.html#inst_tag_233633" id="tag_urg_inst_233633">ursrrerg</a></td>
<td class="s6 cl rt"> 62.37</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.45</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2848_4.html#inst_tag_254170" id="tag_urg_inst_254170">ursrrrg</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_16357'>
<hr>
<a name="inst_tag_16357"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy38.html#tag_urg_inst_16357" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s1_64_T_main.Probe</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 68.64</td>
<td class="s9 cl rt"><a href="mod290.html#inst_tag_16357_Line" > 97.22</a></td>
<td class="s6 cl rt"><a href="mod290.html#inst_tag_16357_Cond" > 66.67</a></td>
<td class="s2 cl rt"><a href="mod290.html#inst_tag_16357_Toggle" > 20.04</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod290.html#inst_tag_16357_Branch" > 90.62</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.22</td>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s1 cl rt"> 12.80</td>
<td class="s3 cl rt"> 33.33</td>
<td class="s8 cl rt"> 81.63</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 16.05</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 16.05</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1796.html#inst_tag_146913" >ddr_axi_s1_64_T_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1391.html#inst_tag_83372" id="tag_urg_inst_83372">FsmCurState</a></td>
<td class="s5 cl rt"> 50.25</td>
<td class="s5 cl rt"> 58.82</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 58.82</td>
<td class="s3 cl rt"> 33.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2196.html#inst_tag_189752" id="tag_urg_inst_189752">ups</a></td>
<td class="s0 cl rt">  0.48</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.48</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2686_0.html#inst_tag_233322" id="tag_urg_inst_233322">ursrrerg</a></td>
<td class="s8 cl rt"> 87.88</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.64</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2848_0.html#inst_tag_253812" id="tag_urg_inst_253812">ursrrrg</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_O_E_U_U_500b4359'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod290.html" >rsnoc_z_H_R_O_E_U_U_500b4359</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>36</td><td>35</td><td>97.22</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>153052</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>153118</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>153123</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>153128</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>153133</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>153138</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>153143</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>153161</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>153166</td><td>4</td><td>4</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
153051                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
153052     1/1          		if ( ! Sys_Clk_RstN )
153053     1/1          			u_a43 &lt;= #1.0 ( 2'b0 );
153054     1/1          		else if ( HdrCe_0 )
153055     1/1          			u_a43 &lt;= #1.0 ( u_d924 );
                        MISSING_ELSE
153056                  	rsnoc_z_T_C_S_C_L_R_Fsm_afdb4f9b FsmCurState(
153057                  		.Clk( Sys_Clk )
153058                  	,	.Clk_ClkS( Sys_Clk_ClkS )
153059                  	,	.Clk_En( Sys_Clk_En )
153060                  	,	.Clk_EnS( Sys_Clk_EnS )
153061                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
153062                  	,	.Clk_RstN( Sys_Clk_RstN )
153063                  	,	.Clk_Tm( Sys_Clk_Tm )
153064                  	,	.Conditions_ERR_HDR( u_103_ERR_HDR )
153065                  	,	.Conditions_ERR_IDLE( u_103_ERR_IDLE )
153066                  	,	.Conditions_HDR_ERR( u_103_HDR_ERR )
153067                  	,	.Conditions_HDR_IDLE( u_103_HDR_IDLE )
153068                  	,	.Conditions_IDLE_ERR( u_103_IDLE_ERR )
153069                  	,	.Conditions_IDLE_HDR( u_103_IDLE_HDR )
153070                  	,	.CurState( u_bdb6 )
153071                  	,	.NextState( u_b9ec )
153072                  	);
153073                  	assign CurState = u_bdb6;
153074                  	assign Sm_IDLE = CurState == 2'b00;
153075                  	assign Sm_ERR = CurState == 2'b10;
153076                  	assign SampleHdr = Rx_Head &amp; ( Sm_IDLE | Sm_ERR &amp; ( ObsLcl_Rdy | ~ SecurityFilter_Fwd ) );
153077                  	assign HdrSel_0 = SampleHdr;
153078                  	assign HdrCe_0 = HdrSel_0 &amp; Rx_Vld &amp; Rx_Rdy;
153079                  	assign HdrReg1_RouteId = u_7c15;
153080                  	assign HdrReg_RouteId = HdrReg1_RouteId;
153081                  	assign HdrReg1_Opc = u_ad40;
153082                  	assign HdrReg_Opc = HdrReg1_Opc;
153083                  	assign HdrReg1_Len1 = u_c280;
153084                  	assign HdrReg_Len1 = HdrReg1_Len1;
153085                  	assign HdrReg1_Addr = u_5057;
153086                  	assign u_b5be = HdrReg1_Opc == 4'b0010 | HdrReg1_Opc == 4'b0011;
153087                  	rsnoc_z_H_R_N_T_U_P_Ps_5cccac99 ups( .Be( ) , .Data( Payload ) , .LastWord( ) , .Payload( RxPld ) , .WordErr( ) );
153088                  	assign FirstDataCy = CurIsStrm &amp; Rx_Rdy;
153089                  	assign PreDataCe_0 = FirstDataCy;
153090                  	assign PreDataFld = PreDataWord_0;
153091                  	assign u_3795 = PreDataFld;
153092                  	assign u_828c = u_3795 [63:32];
153093                  	assign upreStrm_AddrLsb = u_828c [18:12];
153094                  	assign PreStrmAddrLsb = upreStrm_AddrLsb;
153095                  	assign CurIsUnLock = ~ Rx_Data [147] &amp; Rx_Vld &amp; Rx_Head;
153096                  	assign IsPreTypeFldVld = Rx_Vld &amp; Rx_Head;
153097                  	assign RxPld = Rx_Data [73:0];
153098                  	assign u_324d = RxPld [71:0];
153099                  	assign u_2393 = u_324d;
153100                  	assign u_e423 = u_2393 [70:67];
153101                  	assign u_b175 = u_e423;
153102                  	assign IsStrmFld = u_b175 == 4'b1101;
153103                  	assign u_1b67 = Rx_Data [129:126];
153104                  	assign u_2c21 = Rx_Data [123:117];
153105                  	assign CurIsStrm = IsPreTypeFldVld &amp; IsStrmFld &amp; u_1b67 == 4'b1000 &amp; u_2c21 == 7'b0000011 &amp; Rx_Data [147];
153106                  	assign HdrReg_Addr =
153107                  		ObsStrm ?
153108                  				HdrReg1_Addr | { 25'b0 , ObsStrmAddrLsb }
153109                  			:	( u_b5be ? HdrReg1_Addr &amp; ~ { 25'b0 , HdrReg1_Len1 } : HdrReg1_Addr );
153110                  	assign HdrReg1_User = u_9d98;
153111                  	assign HdrReg_User = HdrReg1_User;
153112                  	assign PktWordErrNone = Rx_Vld &amp; Rx_Rdy &amp; Rx_Head &amp; HasData &amp; WordErr;
153113                  	assign Sm_HDR = CurState == 2'b01;
153114                  	assign HdrReg_Debug = { 4'b0 , WordErrReg };
153115                  	assign ObsLcl_Data = { 1'b0 , HdrReg_RouteId , HdrReg_Opc , 2'b01 , HdrReg_Len1 , HdrReg_Addr , HdrReg_User , HdrReg_Debug };
153116                  	assign ObsTx_Data = { ObsLcl_Data };
153117                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
153118     1/1          		if ( ! Sys_Clk_RstN )
153119     1/1          			u_7c15 &lt;= #1.0 ( 17'b0 );
153120     1/1          		else if ( HdrCe_0 )
153121     1/1          			u_7c15 &lt;= #1.0 ( Rx_Data [146:130] );
                        MISSING_ELSE
153122                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
153123     1/1          		if ( ! Sys_Clk_RstN )
153124     1/1          			u_ad40 &lt;= #1.0 ( 4'b0 );
153125     1/1          		else if ( HdrCe_0 )
153126     1/1          			u_ad40 &lt;= #1.0 ( Rx_Data [129:126] );
                        MISSING_ELSE
153127                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
153128     1/1          		if ( ! Sys_Clk_RstN )
153129     1/1          			u_c280 &lt;= #1.0 ( 7'b0 );
153130     1/1          		else if ( HdrCe_0 )
153131     1/1          			u_c280 &lt;= #1.0 ( Rx_Data [123:117] );
                        MISSING_ELSE
153132                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
153133     1/1          		if ( ! Sys_Clk_RstN )
153134     1/1          			u_5057 &lt;= #1.0 ( 32'b0 );
153135     1/1          		else if ( HdrCe_0 )
153136     1/1          			u_5057 &lt;= #1.0 ( Rx_Data [116:85] );
                        MISSING_ELSE
153137                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
153138     1/1          		if ( ! Sys_Clk_RstN )
153139     1/1          			PreDataWord_0 &lt;= #1.0 ( 64'b0 );
153140     1/1          		else if ( PreDataCe_0 )
153141     <font color = "red">0/1     ==>  			PreDataWord_0 &lt;= #1.0 ( Payload );</font>
                        MISSING_ELSE
153142                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
153143     1/1          		if ( ! Sys_Clk_RstN )
153144     1/1          			ObsStrmAddrLsb &lt;= #1.0 ( 7'b0 );
153145     1/1          		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
153146     1/1          			ObsStrmAddrLsb &lt;= #1.0 ( PreStrmAddrLsb );
                        MISSING_ELSE
153147                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
153148                  		.Clk( Sys_Clk )
153149                  	,	.Clk_ClkS( Sys_Clk_ClkS )
153150                  	,	.Clk_En( Sys_Clk_En )
153151                  	,	.Clk_EnS( Sys_Clk_EnS )
153152                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
153153                  	,	.Clk_RstN( Sys_Clk_RstN )
153154                  	,	.Clk_Tm( Sys_Clk_Tm )
153155                  	,	.En( Rx_Vld &amp; Rx_Rdy )
153156                  	,	.O( OnGoingStrm )
153157                  	,	.Reset( CurIsUnLock )
153158                  	,	.Set( CurIsStrm )
153159                  	);
153160                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
153161     1/1          		if ( ! Sys_Clk_RstN )
153162     1/1          			ObsStrm &lt;= #1.0 ( 1'b0 );
153163     1/1          		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
153164     1/1          			ObsStrm &lt;= #1.0 ( OnGoingStrm );
                        MISSING_ELSE
153165                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
153166     1/1          		if ( ! Sys_Clk_RstN )
153167     1/1          			u_9d98 &lt;= #1.0 ( 8'b0 );
153168     1/1          		else if ( HdrCe_0 )
153169     1/1          			u_9d98 &lt;= #1.0 ( Rx_Data [84:77] );
                        MISSING_ELSE
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod290.html" >rsnoc_z_H_R_O_E_U_U_500b4359</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">Conditions</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">Logical</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       153026
 EXPRESSION (HdrCe_0 ? u_d924 : u_a43)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       153106
 EXPRESSION (ObsStrm ? ((HdrReg1_Addr | {25'b0, ObsStrmAddrLsb})) : (u_b5be ? ((HdrReg1_Addr &amp; (~{25'b0, HdrReg1_Len1}))) : HdrReg1_Addr))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       153106
 SUB-EXPRESSION (u_b5be ? ((HdrReg1_Addr &amp; (~{25'b0, HdrReg1_Len1}))) : HdrReg1_Addr)
                 ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod290.html" >rsnoc_z_H_R_O_E_U_U_500b4359</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">17</td>
<td class="rt">53.12 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">928</td>
<td class="rt">186</td>
<td class="rt">20.04 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">464</td>
<td class="rt">117</td>
<td class="rt">25.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">464</td>
<td class="rt">69</td>
<td class="rt">14.87 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">32</td>
<td class="rt">17</td>
<td class="rt">53.12 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">928</td>
<td class="rt">186</td>
<td class="rt">20.04 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">464</td>
<td class="rt">117</td>
<td class="rt">25.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">464</td>
<td class="rt">69</td>
<td class="rt">14.87 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>ObsTx_Data[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[10:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[16:11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[28:18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[30:29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[36:31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[37]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[40:38]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[46:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[58:47]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[63:59]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[66:64]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[68]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[69]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[72:70]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[73]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[75:74]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ObsTx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[72:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[73]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[76:74]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[82:77]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[88:83]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[89]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[100:90]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[102:101]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[108:103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[109]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[112:110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[118:113]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[123:119]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[124]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[130:125]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[135:131]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[138:136]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[139]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[140]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[141]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[144:142]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[145]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[147:146]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[15:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[17:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[23:18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[27:25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[31:28]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Fwd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[6:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[5:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[8:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[14:12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_User[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_User[7:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[72:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[73]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[76:74]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[82:77]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[88:83]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[89]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[100:90]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[102:101]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[108:103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[109]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[112:110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[118:113]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[123:119]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[124]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[130:125]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[135:131]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[138:136]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[139]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[140]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[141]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[144:142]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[145]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[147:146]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod290.html" >rsnoc_z_H_R_O_E_U_U_500b4359</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Branches</td>
<td></td>
<td class="rt">32</td>
<td class="rt">29</td>
<td class="rt">90.62 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">153026</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">153106</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">153052</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">153118</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">153123</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">153128</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">153133</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">153138</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">153143</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">153161</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">153166</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
153026     	assign StatusReg = HdrCe_0 ? u_d924 : u_a43;
           	                           <font color = "green">-1-</font>  
           	                           <font color = "green">==></font>  
           	                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
153106     	assign HdrReg_Addr =
           	                    
153107     		ObsStrm ?
           		        <font color = "red">-1-</font>  
           		        <font color = "red">==></font>  
153108     				HdrReg1_Addr | { 25'b0 , ObsStrmAddrLsb }
           				                                         
153109     			:	( u_b5be ? HdrReg1_Addr & ~ { 25'b0 , HdrReg1_Len1 } : HdrReg1_Addr );
           			 	         <font color = "red">-2-</font>  
           			 	         <font color = "red">==></font>  
           			 	         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
153052     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
153053     			u_a43 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
153054     		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
153055     			u_a43 <= #1.0 ( u_d924 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
153118     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
153119     			u_7c15 <= #1.0 ( 17'b0 );
           <font color = "green">			==></font>
153120     		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
153121     			u_7c15 <= #1.0 ( Rx_Data [146:130] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
153123     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
153124     			u_ad40 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
153125     		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
153126     			u_ad40 <= #1.0 ( Rx_Data [129:126] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
153128     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
153129     			u_c280 <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
153130     		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
153131     			u_c280 <= #1.0 ( Rx_Data [123:117] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
153133     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
153134     			u_5057 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
153135     		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
153136     			u_5057 <= #1.0 ( Rx_Data [116:85] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
153138     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
153139     			PreDataWord_0 <= #1.0 ( 64'b0 );
           <font color = "green">			==></font>
153140     		else if ( PreDataCe_0 )
           		     <font color = "red">-2-</font>  
153141     			PreDataWord_0 <= #1.0 ( Payload );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
153143     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
153144     			ObsStrmAddrLsb <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
153145     		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
           		     <font color = "green">-2-</font>  
153146     			ObsStrmAddrLsb <= #1.0 ( PreStrmAddrLsb );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
153161     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
153162     			ObsStrm <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
153163     		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
           		     <font color = "green">-2-</font>  
153164     			ObsStrm <= #1.0 ( OnGoingStrm );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
153166     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
153167     			u_9d98 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
153168     		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
153169     			u_9d98 <= #1.0 ( Rx_Data [84:77] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_16358'>
<a name="inst_tag_16358_Line"></a>
<b>Line Coverage for Instance : <a href="mod290.html#inst_tag_16358" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s3_64_T_main.Probe</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>36</td><td>29</td><td>80.56</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>153052</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>153118</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>153123</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>153128</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>153133</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>153138</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>153143</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>153161</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>153166</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
153051                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
153052     1/1          		if ( ! Sys_Clk_RstN )
153053     1/1          			u_a43 &lt;= #1.0 ( 2'b0 );
153054     1/1          		else if ( HdrCe_0 )
153055     <font color = "red">0/1     ==>  			u_a43 &lt;= #1.0 ( u_d924 );</font>
                        MISSING_ELSE
153056                  	rsnoc_z_T_C_S_C_L_R_Fsm_afdb4f9b FsmCurState(
153057                  		.Clk( Sys_Clk )
153058                  	,	.Clk_ClkS( Sys_Clk_ClkS )
153059                  	,	.Clk_En( Sys_Clk_En )
153060                  	,	.Clk_EnS( Sys_Clk_EnS )
153061                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
153062                  	,	.Clk_RstN( Sys_Clk_RstN )
153063                  	,	.Clk_Tm( Sys_Clk_Tm )
153064                  	,	.Conditions_ERR_HDR( u_103_ERR_HDR )
153065                  	,	.Conditions_ERR_IDLE( u_103_ERR_IDLE )
153066                  	,	.Conditions_HDR_ERR( u_103_HDR_ERR )
153067                  	,	.Conditions_HDR_IDLE( u_103_HDR_IDLE )
153068                  	,	.Conditions_IDLE_ERR( u_103_IDLE_ERR )
153069                  	,	.Conditions_IDLE_HDR( u_103_IDLE_HDR )
153070                  	,	.CurState( u_bdb6 )
153071                  	,	.NextState( u_b9ec )
153072                  	);
153073                  	assign CurState = u_bdb6;
153074                  	assign Sm_IDLE = CurState == 2'b00;
153075                  	assign Sm_ERR = CurState == 2'b10;
153076                  	assign SampleHdr = Rx_Head &amp; ( Sm_IDLE | Sm_ERR &amp; ( ObsLcl_Rdy | ~ SecurityFilter_Fwd ) );
153077                  	assign HdrSel_0 = SampleHdr;
153078                  	assign HdrCe_0 = HdrSel_0 &amp; Rx_Vld &amp; Rx_Rdy;
153079                  	assign HdrReg1_RouteId = u_7c15;
153080                  	assign HdrReg_RouteId = HdrReg1_RouteId;
153081                  	assign HdrReg1_Opc = u_ad40;
153082                  	assign HdrReg_Opc = HdrReg1_Opc;
153083                  	assign HdrReg1_Len1 = u_c280;
153084                  	assign HdrReg_Len1 = HdrReg1_Len1;
153085                  	assign HdrReg1_Addr = u_5057;
153086                  	assign u_b5be = HdrReg1_Opc == 4'b0010 | HdrReg1_Opc == 4'b0011;
153087                  	rsnoc_z_H_R_N_T_U_P_Ps_5cccac99 ups( .Be( ) , .Data( Payload ) , .LastWord( ) , .Payload( RxPld ) , .WordErr( ) );
153088                  	assign FirstDataCy = CurIsStrm &amp; Rx_Rdy;
153089                  	assign PreDataCe_0 = FirstDataCy;
153090                  	assign PreDataFld = PreDataWord_0;
153091                  	assign u_3795 = PreDataFld;
153092                  	assign u_828c = u_3795 [63:32];
153093                  	assign upreStrm_AddrLsb = u_828c [18:12];
153094                  	assign PreStrmAddrLsb = upreStrm_AddrLsb;
153095                  	assign CurIsUnLock = ~ Rx_Data [147] &amp; Rx_Vld &amp; Rx_Head;
153096                  	assign IsPreTypeFldVld = Rx_Vld &amp; Rx_Head;
153097                  	assign RxPld = Rx_Data [73:0];
153098                  	assign u_324d = RxPld [71:0];
153099                  	assign u_2393 = u_324d;
153100                  	assign u_e423 = u_2393 [70:67];
153101                  	assign u_b175 = u_e423;
153102                  	assign IsStrmFld = u_b175 == 4'b1101;
153103                  	assign u_1b67 = Rx_Data [129:126];
153104                  	assign u_2c21 = Rx_Data [123:117];
153105                  	assign CurIsStrm = IsPreTypeFldVld &amp; IsStrmFld &amp; u_1b67 == 4'b1000 &amp; u_2c21 == 7'b0000011 &amp; Rx_Data [147];
153106                  	assign HdrReg_Addr =
153107                  		ObsStrm ?
153108                  				HdrReg1_Addr | { 25'b0 , ObsStrmAddrLsb }
153109                  			:	( u_b5be ? HdrReg1_Addr &amp; ~ { 25'b0 , HdrReg1_Len1 } : HdrReg1_Addr );
153110                  	assign HdrReg1_User = u_9d98;
153111                  	assign HdrReg_User = HdrReg1_User;
153112                  	assign PktWordErrNone = Rx_Vld &amp; Rx_Rdy &amp; Rx_Head &amp; HasData &amp; WordErr;
153113                  	assign Sm_HDR = CurState == 2'b01;
153114                  	assign HdrReg_Debug = { 4'b0 , WordErrReg };
153115                  	assign ObsLcl_Data = { 1'b0 , HdrReg_RouteId , HdrReg_Opc , 2'b01 , HdrReg_Len1 , HdrReg_Addr , HdrReg_User , HdrReg_Debug };
153116                  	assign ObsTx_Data = { ObsLcl_Data };
153117                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
153118     1/1          		if ( ! Sys_Clk_RstN )
153119     1/1          			u_7c15 &lt;= #1.0 ( 17'b0 );
153120     1/1          		else if ( HdrCe_0 )
153121     <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( Rx_Data [146:130] );</font>
                        MISSING_ELSE
153122                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
153123     1/1          		if ( ! Sys_Clk_RstN )
153124     1/1          			u_ad40 &lt;= #1.0 ( 4'b0 );
153125     1/1          		else if ( HdrCe_0 )
153126     <font color = "red">0/1     ==>  			u_ad40 &lt;= #1.0 ( Rx_Data [129:126] );</font>
                        MISSING_ELSE
153127                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
153128     1/1          		if ( ! Sys_Clk_RstN )
153129     1/1          			u_c280 &lt;= #1.0 ( 7'b0 );
153130     1/1          		else if ( HdrCe_0 )
153131     <font color = "red">0/1     ==>  			u_c280 &lt;= #1.0 ( Rx_Data [123:117] );</font>
                        MISSING_ELSE
153132                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
153133     1/1          		if ( ! Sys_Clk_RstN )
153134     1/1          			u_5057 &lt;= #1.0 ( 32'b0 );
153135     1/1          		else if ( HdrCe_0 )
153136     <font color = "red">0/1     ==>  			u_5057 &lt;= #1.0 ( Rx_Data [116:85] );</font>
                        MISSING_ELSE
153137                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
153138     1/1          		if ( ! Sys_Clk_RstN )
153139     1/1          			PreDataWord_0 &lt;= #1.0 ( 64'b0 );
153140     1/1          		else if ( PreDataCe_0 )
153141     <font color = "red">0/1     ==>  			PreDataWord_0 &lt;= #1.0 ( Payload );</font>
                        MISSING_ELSE
153142                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
153143     1/1          		if ( ! Sys_Clk_RstN )
153144     1/1          			ObsStrmAddrLsb &lt;= #1.0 ( 7'b0 );
153145     1/1          		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
153146     1/1          			ObsStrmAddrLsb &lt;= #1.0 ( PreStrmAddrLsb );
                   <font color = "red">==>  MISSING_ELSE</font>
153147                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
153148                  		.Clk( Sys_Clk )
153149                  	,	.Clk_ClkS( Sys_Clk_ClkS )
153150                  	,	.Clk_En( Sys_Clk_En )
153151                  	,	.Clk_EnS( Sys_Clk_EnS )
153152                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
153153                  	,	.Clk_RstN( Sys_Clk_RstN )
153154                  	,	.Clk_Tm( Sys_Clk_Tm )
153155                  	,	.En( Rx_Vld &amp; Rx_Rdy )
153156                  	,	.O( OnGoingStrm )
153157                  	,	.Reset( CurIsUnLock )
153158                  	,	.Set( CurIsStrm )
153159                  	);
153160                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
153161     1/1          		if ( ! Sys_Clk_RstN )
153162     1/1          			ObsStrm &lt;= #1.0 ( 1'b0 );
153163     1/1          		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
153164     1/1          			ObsStrm &lt;= #1.0 ( OnGoingStrm );
                   <font color = "red">==>  MISSING_ELSE</font>
153165                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
153166     1/1          		if ( ! Sys_Clk_RstN )
153167     1/1          			u_9d98 &lt;= #1.0 ( 8'b0 );
153168     1/1          		else if ( HdrCe_0 )
153169     <font color = "red">0/1     ==>  			u_9d98 &lt;= #1.0 ( Rx_Data [84:77] );</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_16358_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod290.html#inst_tag_16358" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s3_64_T_main.Probe</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       153026
 EXPRESSION (HdrCe_0 ? u_d924 : u_a43)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       153106
 EXPRESSION (ObsStrm ? ((HdrReg1_Addr | {25'b0, ObsStrmAddrLsb})) : (u_b5be ? ((HdrReg1_Addr &amp; (~{25'b0, HdrReg1_Len1}))) : HdrReg1_Addr))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       153106
 SUB-EXPRESSION (u_b5be ? ((HdrReg1_Addr &amp; (~{25'b0, HdrReg1_Len1}))) : HdrReg1_Addr)
                 ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_16358_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod290.html#inst_tag_16358" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s3_64_T_main.Probe</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">6</td>
<td class="rt">18.75 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">928</td>
<td class="rt">12</td>
<td class="rt">1.29  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">464</td>
<td class="rt">6</td>
<td class="rt">1.29  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">464</td>
<td class="rt">6</td>
<td class="rt">1.29  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">32</td>
<td class="rt">6</td>
<td class="rt">18.75 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">928</td>
<td class="rt">12</td>
<td class="rt">1.29  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">464</td>
<td class="rt">6</td>
<td class="rt">1.29  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">464</td>
<td class="rt">6</td>
<td class="rt">1.29  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>ObsTx_Data[75:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ObsTx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[147:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Fwd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[16:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[147:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_16358_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod290.html#inst_tag_16358" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s3_64_T_main.Probe</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">32</td>
<td class="rt">20</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">153026</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">153106</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">153052</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">153118</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">153123</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">153128</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">153133</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">153138</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">153143</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">153161</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">153166</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
153026     	assign StatusReg = HdrCe_0 ? u_d924 : u_a43;
           	                           <font color = "red">-1-</font>  
           	                           <font color = "red">==></font>  
           	                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
153106     	assign HdrReg_Addr =
           	                    
153107     		ObsStrm ?
           		        <font color = "red">-1-</font>  
           		        <font color = "red">==></font>  
153108     				HdrReg1_Addr | { 25'b0 , ObsStrmAddrLsb }
           				                                         
153109     			:	( u_b5be ? HdrReg1_Addr & ~ { 25'b0 , HdrReg1_Len1 } : HdrReg1_Addr );
           			 	         <font color = "red">-2-</font>  
           			 	         <font color = "red">==></font>  
           			 	         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
153052     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
153053     			u_a43 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
153054     		else if ( HdrCe_0 )
           		     <font color = "red">-2-</font>  
153055     			u_a43 <= #1.0 ( u_d924 );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
153118     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
153119     			u_7c15 <= #1.0 ( 17'b0 );
           <font color = "green">			==></font>
153120     		else if ( HdrCe_0 )
           		     <font color = "red">-2-</font>  
153121     			u_7c15 <= #1.0 ( Rx_Data [146:130] );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
153123     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
153124     			u_ad40 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
153125     		else if ( HdrCe_0 )
           		     <font color = "red">-2-</font>  
153126     			u_ad40 <= #1.0 ( Rx_Data [129:126] );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
153128     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
153129     			u_c280 <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
153130     		else if ( HdrCe_0 )
           		     <font color = "red">-2-</font>  
153131     			u_c280 <= #1.0 ( Rx_Data [123:117] );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
153133     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
153134     			u_5057 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
153135     		else if ( HdrCe_0 )
           		     <font color = "red">-2-</font>  
153136     			u_5057 <= #1.0 ( Rx_Data [116:85] );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
153138     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
153139     			PreDataWord_0 <= #1.0 ( 64'b0 );
           <font color = "green">			==></font>
153140     		else if ( PreDataCe_0 )
           		     <font color = "red">-2-</font>  
153141     			PreDataWord_0 <= #1.0 ( Payload );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
153143     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
153144     			ObsStrmAddrLsb <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
153145     		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
           		     <font color = "red">-2-</font>  
153146     			ObsStrmAddrLsb <= #1.0 ( PreStrmAddrLsb );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
153161     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
153162     			ObsStrm <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
153163     		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
           		     <font color = "red">-2-</font>  
153164     			ObsStrm <= #1.0 ( OnGoingStrm );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
153166     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
153167     			u_9d98 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
153168     		else if ( HdrCe_0 )
           		     <font color = "red">-2-</font>  
153169     			u_9d98 <= #1.0 ( Rx_Data [84:77] );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_16359'>
<a name="inst_tag_16359_Line"></a>
<b>Line Coverage for Instance : <a href="mod290.html#inst_tag_16359" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s2_64_T_main.Probe</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>36</td><td>29</td><td>80.56</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>153052</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>153118</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>153123</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>153128</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>153133</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>153138</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>153143</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>153161</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>153166</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
153051                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
153052     1/1          		if ( ! Sys_Clk_RstN )
153053     1/1          			u_a43 &lt;= #1.0 ( 2'b0 );
153054     1/1          		else if ( HdrCe_0 )
153055     <font color = "red">0/1     ==>  			u_a43 &lt;= #1.0 ( u_d924 );</font>
                        MISSING_ELSE
153056                  	rsnoc_z_T_C_S_C_L_R_Fsm_afdb4f9b FsmCurState(
153057                  		.Clk( Sys_Clk )
153058                  	,	.Clk_ClkS( Sys_Clk_ClkS )
153059                  	,	.Clk_En( Sys_Clk_En )
153060                  	,	.Clk_EnS( Sys_Clk_EnS )
153061                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
153062                  	,	.Clk_RstN( Sys_Clk_RstN )
153063                  	,	.Clk_Tm( Sys_Clk_Tm )
153064                  	,	.Conditions_ERR_HDR( u_103_ERR_HDR )
153065                  	,	.Conditions_ERR_IDLE( u_103_ERR_IDLE )
153066                  	,	.Conditions_HDR_ERR( u_103_HDR_ERR )
153067                  	,	.Conditions_HDR_IDLE( u_103_HDR_IDLE )
153068                  	,	.Conditions_IDLE_ERR( u_103_IDLE_ERR )
153069                  	,	.Conditions_IDLE_HDR( u_103_IDLE_HDR )
153070                  	,	.CurState( u_bdb6 )
153071                  	,	.NextState( u_b9ec )
153072                  	);
153073                  	assign CurState = u_bdb6;
153074                  	assign Sm_IDLE = CurState == 2'b00;
153075                  	assign Sm_ERR = CurState == 2'b10;
153076                  	assign SampleHdr = Rx_Head &amp; ( Sm_IDLE | Sm_ERR &amp; ( ObsLcl_Rdy | ~ SecurityFilter_Fwd ) );
153077                  	assign HdrSel_0 = SampleHdr;
153078                  	assign HdrCe_0 = HdrSel_0 &amp; Rx_Vld &amp; Rx_Rdy;
153079                  	assign HdrReg1_RouteId = u_7c15;
153080                  	assign HdrReg_RouteId = HdrReg1_RouteId;
153081                  	assign HdrReg1_Opc = u_ad40;
153082                  	assign HdrReg_Opc = HdrReg1_Opc;
153083                  	assign HdrReg1_Len1 = u_c280;
153084                  	assign HdrReg_Len1 = HdrReg1_Len1;
153085                  	assign HdrReg1_Addr = u_5057;
153086                  	assign u_b5be = HdrReg1_Opc == 4'b0010 | HdrReg1_Opc == 4'b0011;
153087                  	rsnoc_z_H_R_N_T_U_P_Ps_5cccac99 ups( .Be( ) , .Data( Payload ) , .LastWord( ) , .Payload( RxPld ) , .WordErr( ) );
153088                  	assign FirstDataCy = CurIsStrm &amp; Rx_Rdy;
153089                  	assign PreDataCe_0 = FirstDataCy;
153090                  	assign PreDataFld = PreDataWord_0;
153091                  	assign u_3795 = PreDataFld;
153092                  	assign u_828c = u_3795 [63:32];
153093                  	assign upreStrm_AddrLsb = u_828c [18:12];
153094                  	assign PreStrmAddrLsb = upreStrm_AddrLsb;
153095                  	assign CurIsUnLock = ~ Rx_Data [147] &amp; Rx_Vld &amp; Rx_Head;
153096                  	assign IsPreTypeFldVld = Rx_Vld &amp; Rx_Head;
153097                  	assign RxPld = Rx_Data [73:0];
153098                  	assign u_324d = RxPld [71:0];
153099                  	assign u_2393 = u_324d;
153100                  	assign u_e423 = u_2393 [70:67];
153101                  	assign u_b175 = u_e423;
153102                  	assign IsStrmFld = u_b175 == 4'b1101;
153103                  	assign u_1b67 = Rx_Data [129:126];
153104                  	assign u_2c21 = Rx_Data [123:117];
153105                  	assign CurIsStrm = IsPreTypeFldVld &amp; IsStrmFld &amp; u_1b67 == 4'b1000 &amp; u_2c21 == 7'b0000011 &amp; Rx_Data [147];
153106                  	assign HdrReg_Addr =
153107                  		ObsStrm ?
153108                  				HdrReg1_Addr | { 25'b0 , ObsStrmAddrLsb }
153109                  			:	( u_b5be ? HdrReg1_Addr &amp; ~ { 25'b0 , HdrReg1_Len1 } : HdrReg1_Addr );
153110                  	assign HdrReg1_User = u_9d98;
153111                  	assign HdrReg_User = HdrReg1_User;
153112                  	assign PktWordErrNone = Rx_Vld &amp; Rx_Rdy &amp; Rx_Head &amp; HasData &amp; WordErr;
153113                  	assign Sm_HDR = CurState == 2'b01;
153114                  	assign HdrReg_Debug = { 4'b0 , WordErrReg };
153115                  	assign ObsLcl_Data = { 1'b0 , HdrReg_RouteId , HdrReg_Opc , 2'b01 , HdrReg_Len1 , HdrReg_Addr , HdrReg_User , HdrReg_Debug };
153116                  	assign ObsTx_Data = { ObsLcl_Data };
153117                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
153118     1/1          		if ( ! Sys_Clk_RstN )
153119     1/1          			u_7c15 &lt;= #1.0 ( 17'b0 );
153120     1/1          		else if ( HdrCe_0 )
153121     <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( Rx_Data [146:130] );</font>
                        MISSING_ELSE
153122                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
153123     1/1          		if ( ! Sys_Clk_RstN )
153124     1/1          			u_ad40 &lt;= #1.0 ( 4'b0 );
153125     1/1          		else if ( HdrCe_0 )
153126     <font color = "red">0/1     ==>  			u_ad40 &lt;= #1.0 ( Rx_Data [129:126] );</font>
                        MISSING_ELSE
153127                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
153128     1/1          		if ( ! Sys_Clk_RstN )
153129     1/1          			u_c280 &lt;= #1.0 ( 7'b0 );
153130     1/1          		else if ( HdrCe_0 )
153131     <font color = "red">0/1     ==>  			u_c280 &lt;= #1.0 ( Rx_Data [123:117] );</font>
                        MISSING_ELSE
153132                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
153133     1/1          		if ( ! Sys_Clk_RstN )
153134     1/1          			u_5057 &lt;= #1.0 ( 32'b0 );
153135     1/1          		else if ( HdrCe_0 )
153136     <font color = "red">0/1     ==>  			u_5057 &lt;= #1.0 ( Rx_Data [116:85] );</font>
                        MISSING_ELSE
153137                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
153138     1/1          		if ( ! Sys_Clk_RstN )
153139     1/1          			PreDataWord_0 &lt;= #1.0 ( 64'b0 );
153140     1/1          		else if ( PreDataCe_0 )
153141     <font color = "red">0/1     ==>  			PreDataWord_0 &lt;= #1.0 ( Payload );</font>
                        MISSING_ELSE
153142                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
153143     1/1          		if ( ! Sys_Clk_RstN )
153144     1/1          			ObsStrmAddrLsb &lt;= #1.0 ( 7'b0 );
153145     1/1          		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
153146     1/1          			ObsStrmAddrLsb &lt;= #1.0 ( PreStrmAddrLsb );
                   <font color = "red">==>  MISSING_ELSE</font>
153147                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
153148                  		.Clk( Sys_Clk )
153149                  	,	.Clk_ClkS( Sys_Clk_ClkS )
153150                  	,	.Clk_En( Sys_Clk_En )
153151                  	,	.Clk_EnS( Sys_Clk_EnS )
153152                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
153153                  	,	.Clk_RstN( Sys_Clk_RstN )
153154                  	,	.Clk_Tm( Sys_Clk_Tm )
153155                  	,	.En( Rx_Vld &amp; Rx_Rdy )
153156                  	,	.O( OnGoingStrm )
153157                  	,	.Reset( CurIsUnLock )
153158                  	,	.Set( CurIsStrm )
153159                  	);
153160                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
153161     1/1          		if ( ! Sys_Clk_RstN )
153162     1/1          			ObsStrm &lt;= #1.0 ( 1'b0 );
153163     1/1          		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
153164     1/1          			ObsStrm &lt;= #1.0 ( OnGoingStrm );
                   <font color = "red">==>  MISSING_ELSE</font>
153165                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
153166     1/1          		if ( ! Sys_Clk_RstN )
153167     1/1          			u_9d98 &lt;= #1.0 ( 8'b0 );
153168     1/1          		else if ( HdrCe_0 )
153169     <font color = "red">0/1     ==>  			u_9d98 &lt;= #1.0 ( Rx_Data [84:77] );</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_16359_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod290.html#inst_tag_16359" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s2_64_T_main.Probe</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       153026
 EXPRESSION (HdrCe_0 ? u_d924 : u_a43)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       153106
 EXPRESSION (ObsStrm ? ((HdrReg1_Addr | {25'b0, ObsStrmAddrLsb})) : (u_b5be ? ((HdrReg1_Addr &amp; (~{25'b0, HdrReg1_Len1}))) : HdrReg1_Addr))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       153106
 SUB-EXPRESSION (u_b5be ? ((HdrReg1_Addr &amp; (~{25'b0, HdrReg1_Len1}))) : HdrReg1_Addr)
                 ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_16359_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod290.html#inst_tag_16359" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s2_64_T_main.Probe</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">6</td>
<td class="rt">18.75 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">928</td>
<td class="rt">12</td>
<td class="rt">1.29  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">464</td>
<td class="rt">6</td>
<td class="rt">1.29  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">464</td>
<td class="rt">6</td>
<td class="rt">1.29  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">32</td>
<td class="rt">6</td>
<td class="rt">18.75 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">928</td>
<td class="rt">12</td>
<td class="rt">1.29  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">464</td>
<td class="rt">6</td>
<td class="rt">1.29  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">464</td>
<td class="rt">6</td>
<td class="rt">1.29  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>ObsTx_Data[75:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ObsTx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[147:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Fwd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[16:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[147:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_16359_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod290.html#inst_tag_16359" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s2_64_T_main.Probe</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">32</td>
<td class="rt">20</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">153026</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">153106</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">153052</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">153118</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">153123</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">153128</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">153133</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">153138</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">153143</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">153161</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">153166</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
153026     	assign StatusReg = HdrCe_0 ? u_d924 : u_a43;
           	                           <font color = "red">-1-</font>  
           	                           <font color = "red">==></font>  
           	                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
153106     	assign HdrReg_Addr =
           	                    
153107     		ObsStrm ?
           		        <font color = "red">-1-</font>  
           		        <font color = "red">==></font>  
153108     				HdrReg1_Addr | { 25'b0 , ObsStrmAddrLsb }
           				                                         
153109     			:	( u_b5be ? HdrReg1_Addr & ~ { 25'b0 , HdrReg1_Len1 } : HdrReg1_Addr );
           			 	         <font color = "red">-2-</font>  
           			 	         <font color = "red">==></font>  
           			 	         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
153052     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
153053     			u_a43 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
153054     		else if ( HdrCe_0 )
           		     <font color = "red">-2-</font>  
153055     			u_a43 <= #1.0 ( u_d924 );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
153118     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
153119     			u_7c15 <= #1.0 ( 17'b0 );
           <font color = "green">			==></font>
153120     		else if ( HdrCe_0 )
           		     <font color = "red">-2-</font>  
153121     			u_7c15 <= #1.0 ( Rx_Data [146:130] );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
153123     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
153124     			u_ad40 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
153125     		else if ( HdrCe_0 )
           		     <font color = "red">-2-</font>  
153126     			u_ad40 <= #1.0 ( Rx_Data [129:126] );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
153128     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
153129     			u_c280 <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
153130     		else if ( HdrCe_0 )
           		     <font color = "red">-2-</font>  
153131     			u_c280 <= #1.0 ( Rx_Data [123:117] );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
153133     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
153134     			u_5057 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
153135     		else if ( HdrCe_0 )
           		     <font color = "red">-2-</font>  
153136     			u_5057 <= #1.0 ( Rx_Data [116:85] );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
153138     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
153139     			PreDataWord_0 <= #1.0 ( 64'b0 );
           <font color = "green">			==></font>
153140     		else if ( PreDataCe_0 )
           		     <font color = "red">-2-</font>  
153141     			PreDataWord_0 <= #1.0 ( Payload );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
153143     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
153144     			ObsStrmAddrLsb <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
153145     		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
           		     <font color = "red">-2-</font>  
153146     			ObsStrmAddrLsb <= #1.0 ( PreStrmAddrLsb );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
153161     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
153162     			ObsStrm <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
153163     		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
           		     <font color = "red">-2-</font>  
153164     			ObsStrm <= #1.0 ( OnGoingStrm );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
153166     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
153167     			u_9d98 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
153168     		else if ( HdrCe_0 )
           		     <font color = "red">-2-</font>  
153169     			u_9d98 <= #1.0 ( Rx_Data [84:77] );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_16360'>
<a name="inst_tag_16360_Line"></a>
<b>Line Coverage for Instance : <a href="mod290.html#inst_tag_16360" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s0_64_T_main.Probe</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>36</td><td>29</td><td>80.56</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>153052</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>153118</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>153123</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>153128</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>153133</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>153138</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>153143</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>153161</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>153166</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
153051                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
153052     1/1          		if ( ! Sys_Clk_RstN )
153053     1/1          			u_a43 &lt;= #1.0 ( 2'b0 );
153054     1/1          		else if ( HdrCe_0 )
153055     <font color = "red">0/1     ==>  			u_a43 &lt;= #1.0 ( u_d924 );</font>
                        MISSING_ELSE
153056                  	rsnoc_z_T_C_S_C_L_R_Fsm_afdb4f9b FsmCurState(
153057                  		.Clk( Sys_Clk )
153058                  	,	.Clk_ClkS( Sys_Clk_ClkS )
153059                  	,	.Clk_En( Sys_Clk_En )
153060                  	,	.Clk_EnS( Sys_Clk_EnS )
153061                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
153062                  	,	.Clk_RstN( Sys_Clk_RstN )
153063                  	,	.Clk_Tm( Sys_Clk_Tm )
153064                  	,	.Conditions_ERR_HDR( u_103_ERR_HDR )
153065                  	,	.Conditions_ERR_IDLE( u_103_ERR_IDLE )
153066                  	,	.Conditions_HDR_ERR( u_103_HDR_ERR )
153067                  	,	.Conditions_HDR_IDLE( u_103_HDR_IDLE )
153068                  	,	.Conditions_IDLE_ERR( u_103_IDLE_ERR )
153069                  	,	.Conditions_IDLE_HDR( u_103_IDLE_HDR )
153070                  	,	.CurState( u_bdb6 )
153071                  	,	.NextState( u_b9ec )
153072                  	);
153073                  	assign CurState = u_bdb6;
153074                  	assign Sm_IDLE = CurState == 2'b00;
153075                  	assign Sm_ERR = CurState == 2'b10;
153076                  	assign SampleHdr = Rx_Head &amp; ( Sm_IDLE | Sm_ERR &amp; ( ObsLcl_Rdy | ~ SecurityFilter_Fwd ) );
153077                  	assign HdrSel_0 = SampleHdr;
153078                  	assign HdrCe_0 = HdrSel_0 &amp; Rx_Vld &amp; Rx_Rdy;
153079                  	assign HdrReg1_RouteId = u_7c15;
153080                  	assign HdrReg_RouteId = HdrReg1_RouteId;
153081                  	assign HdrReg1_Opc = u_ad40;
153082                  	assign HdrReg_Opc = HdrReg1_Opc;
153083                  	assign HdrReg1_Len1 = u_c280;
153084                  	assign HdrReg_Len1 = HdrReg1_Len1;
153085                  	assign HdrReg1_Addr = u_5057;
153086                  	assign u_b5be = HdrReg1_Opc == 4'b0010 | HdrReg1_Opc == 4'b0011;
153087                  	rsnoc_z_H_R_N_T_U_P_Ps_5cccac99 ups( .Be( ) , .Data( Payload ) , .LastWord( ) , .Payload( RxPld ) , .WordErr( ) );
153088                  	assign FirstDataCy = CurIsStrm &amp; Rx_Rdy;
153089                  	assign PreDataCe_0 = FirstDataCy;
153090                  	assign PreDataFld = PreDataWord_0;
153091                  	assign u_3795 = PreDataFld;
153092                  	assign u_828c = u_3795 [63:32];
153093                  	assign upreStrm_AddrLsb = u_828c [18:12];
153094                  	assign PreStrmAddrLsb = upreStrm_AddrLsb;
153095                  	assign CurIsUnLock = ~ Rx_Data [147] &amp; Rx_Vld &amp; Rx_Head;
153096                  	assign IsPreTypeFldVld = Rx_Vld &amp; Rx_Head;
153097                  	assign RxPld = Rx_Data [73:0];
153098                  	assign u_324d = RxPld [71:0];
153099                  	assign u_2393 = u_324d;
153100                  	assign u_e423 = u_2393 [70:67];
153101                  	assign u_b175 = u_e423;
153102                  	assign IsStrmFld = u_b175 == 4'b1101;
153103                  	assign u_1b67 = Rx_Data [129:126];
153104                  	assign u_2c21 = Rx_Data [123:117];
153105                  	assign CurIsStrm = IsPreTypeFldVld &amp; IsStrmFld &amp; u_1b67 == 4'b1000 &amp; u_2c21 == 7'b0000011 &amp; Rx_Data [147];
153106                  	assign HdrReg_Addr =
153107                  		ObsStrm ?
153108                  				HdrReg1_Addr | { 25'b0 , ObsStrmAddrLsb }
153109                  			:	( u_b5be ? HdrReg1_Addr &amp; ~ { 25'b0 , HdrReg1_Len1 } : HdrReg1_Addr );
153110                  	assign HdrReg1_User = u_9d98;
153111                  	assign HdrReg_User = HdrReg1_User;
153112                  	assign PktWordErrNone = Rx_Vld &amp; Rx_Rdy &amp; Rx_Head &amp; HasData &amp; WordErr;
153113                  	assign Sm_HDR = CurState == 2'b01;
153114                  	assign HdrReg_Debug = { 4'b0 , WordErrReg };
153115                  	assign ObsLcl_Data = { 1'b0 , HdrReg_RouteId , HdrReg_Opc , 2'b01 , HdrReg_Len1 , HdrReg_Addr , HdrReg_User , HdrReg_Debug };
153116                  	assign ObsTx_Data = { ObsLcl_Data };
153117                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
153118     1/1          		if ( ! Sys_Clk_RstN )
153119     1/1          			u_7c15 &lt;= #1.0 ( 17'b0 );
153120     1/1          		else if ( HdrCe_0 )
153121     <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( Rx_Data [146:130] );</font>
                        MISSING_ELSE
153122                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
153123     1/1          		if ( ! Sys_Clk_RstN )
153124     1/1          			u_ad40 &lt;= #1.0 ( 4'b0 );
153125     1/1          		else if ( HdrCe_0 )
153126     <font color = "red">0/1     ==>  			u_ad40 &lt;= #1.0 ( Rx_Data [129:126] );</font>
                        MISSING_ELSE
153127                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
153128     1/1          		if ( ! Sys_Clk_RstN )
153129     1/1          			u_c280 &lt;= #1.0 ( 7'b0 );
153130     1/1          		else if ( HdrCe_0 )
153131     <font color = "red">0/1     ==>  			u_c280 &lt;= #1.0 ( Rx_Data [123:117] );</font>
                        MISSING_ELSE
153132                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
153133     1/1          		if ( ! Sys_Clk_RstN )
153134     1/1          			u_5057 &lt;= #1.0 ( 32'b0 );
153135     1/1          		else if ( HdrCe_0 )
153136     <font color = "red">0/1     ==>  			u_5057 &lt;= #1.0 ( Rx_Data [116:85] );</font>
                        MISSING_ELSE
153137                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
153138     1/1          		if ( ! Sys_Clk_RstN )
153139     1/1          			PreDataWord_0 &lt;= #1.0 ( 64'b0 );
153140     1/1          		else if ( PreDataCe_0 )
153141     <font color = "red">0/1     ==>  			PreDataWord_0 &lt;= #1.0 ( Payload );</font>
                        MISSING_ELSE
153142                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
153143     1/1          		if ( ! Sys_Clk_RstN )
153144     1/1          			ObsStrmAddrLsb &lt;= #1.0 ( 7'b0 );
153145     1/1          		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
153146     1/1          			ObsStrmAddrLsb &lt;= #1.0 ( PreStrmAddrLsb );
                   <font color = "red">==>  MISSING_ELSE</font>
153147                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
153148                  		.Clk( Sys_Clk )
153149                  	,	.Clk_ClkS( Sys_Clk_ClkS )
153150                  	,	.Clk_En( Sys_Clk_En )
153151                  	,	.Clk_EnS( Sys_Clk_EnS )
153152                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
153153                  	,	.Clk_RstN( Sys_Clk_RstN )
153154                  	,	.Clk_Tm( Sys_Clk_Tm )
153155                  	,	.En( Rx_Vld &amp; Rx_Rdy )
153156                  	,	.O( OnGoingStrm )
153157                  	,	.Reset( CurIsUnLock )
153158                  	,	.Set( CurIsStrm )
153159                  	);
153160                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
153161     1/1          		if ( ! Sys_Clk_RstN )
153162     1/1          			ObsStrm &lt;= #1.0 ( 1'b0 );
153163     1/1          		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
153164     1/1          			ObsStrm &lt;= #1.0 ( OnGoingStrm );
                   <font color = "red">==>  MISSING_ELSE</font>
153165                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
153166     1/1          		if ( ! Sys_Clk_RstN )
153167     1/1          			u_9d98 &lt;= #1.0 ( 8'b0 );
153168     1/1          		else if ( HdrCe_0 )
153169     <font color = "red">0/1     ==>  			u_9d98 &lt;= #1.0 ( Rx_Data [84:77] );</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_16360_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod290.html#inst_tag_16360" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s0_64_T_main.Probe</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       153026
 EXPRESSION (HdrCe_0 ? u_d924 : u_a43)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       153106
 EXPRESSION (ObsStrm ? ((HdrReg1_Addr | {25'b0, ObsStrmAddrLsb})) : (u_b5be ? ((HdrReg1_Addr &amp; (~{25'b0, HdrReg1_Len1}))) : HdrReg1_Addr))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       153106
 SUB-EXPRESSION (u_b5be ? ((HdrReg1_Addr &amp; (~{25'b0, HdrReg1_Len1}))) : HdrReg1_Addr)
                 ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_16360_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod290.html#inst_tag_16360" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s0_64_T_main.Probe</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">6</td>
<td class="rt">18.75 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">928</td>
<td class="rt">12</td>
<td class="rt">1.29  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">464</td>
<td class="rt">6</td>
<td class="rt">1.29  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">464</td>
<td class="rt">6</td>
<td class="rt">1.29  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">32</td>
<td class="rt">6</td>
<td class="rt">18.75 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">928</td>
<td class="rt">12</td>
<td class="rt">1.29  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">464</td>
<td class="rt">6</td>
<td class="rt">1.29  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">464</td>
<td class="rt">6</td>
<td class="rt">1.29  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>ObsTx_Data[75:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ObsTx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[147:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Fwd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[16:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[147:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_16360_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod290.html#inst_tag_16360" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s0_64_T_main.Probe</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">32</td>
<td class="rt">20</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">153026</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">153106</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">153052</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">153118</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">153123</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">153128</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">153133</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">153138</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">153143</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">153161</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">153166</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
153026     	assign StatusReg = HdrCe_0 ? u_d924 : u_a43;
           	                           <font color = "red">-1-</font>  
           	                           <font color = "red">==></font>  
           	                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
153106     	assign HdrReg_Addr =
           	                    
153107     		ObsStrm ?
           		        <font color = "red">-1-</font>  
           		        <font color = "red">==></font>  
153108     				HdrReg1_Addr | { 25'b0 , ObsStrmAddrLsb }
           				                                         
153109     			:	( u_b5be ? HdrReg1_Addr & ~ { 25'b0 , HdrReg1_Len1 } : HdrReg1_Addr );
           			 	         <font color = "red">-2-</font>  
           			 	         <font color = "red">==></font>  
           			 	         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
153052     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
153053     			u_a43 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
153054     		else if ( HdrCe_0 )
           		     <font color = "red">-2-</font>  
153055     			u_a43 <= #1.0 ( u_d924 );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
153118     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
153119     			u_7c15 <= #1.0 ( 17'b0 );
           <font color = "green">			==></font>
153120     		else if ( HdrCe_0 )
           		     <font color = "red">-2-</font>  
153121     			u_7c15 <= #1.0 ( Rx_Data [146:130] );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
153123     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
153124     			u_ad40 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
153125     		else if ( HdrCe_0 )
           		     <font color = "red">-2-</font>  
153126     			u_ad40 <= #1.0 ( Rx_Data [129:126] );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
153128     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
153129     			u_c280 <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
153130     		else if ( HdrCe_0 )
           		     <font color = "red">-2-</font>  
153131     			u_c280 <= #1.0 ( Rx_Data [123:117] );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
153133     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
153134     			u_5057 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
153135     		else if ( HdrCe_0 )
           		     <font color = "red">-2-</font>  
153136     			u_5057 <= #1.0 ( Rx_Data [116:85] );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
153138     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
153139     			PreDataWord_0 <= #1.0 ( 64'b0 );
           <font color = "green">			==></font>
153140     		else if ( PreDataCe_0 )
           		     <font color = "red">-2-</font>  
153141     			PreDataWord_0 <= #1.0 ( Payload );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
153143     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
153144     			ObsStrmAddrLsb <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
153145     		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
           		     <font color = "red">-2-</font>  
153146     			ObsStrmAddrLsb <= #1.0 ( PreStrmAddrLsb );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
153161     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
153162     			ObsStrm <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
153163     		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
           		     <font color = "red">-2-</font>  
153164     			ObsStrm <= #1.0 ( OnGoingStrm );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
153166     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
153167     			u_9d98 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
153168     		else if ( HdrCe_0 )
           		     <font color = "red">-2-</font>  
153169     			u_9d98 <= #1.0 ( Rx_Data [84:77] );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_16357'>
<a name="inst_tag_16357_Line"></a>
<b>Line Coverage for Instance : <a href="mod290.html#inst_tag_16357" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s1_64_T_main.Probe</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>36</td><td>35</td><td>97.22</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>153052</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>153118</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>153123</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>153128</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>153133</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>153138</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>153143</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>153161</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>153166</td><td>4</td><td>4</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
153051                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
153052     1/1          		if ( ! Sys_Clk_RstN )
153053     1/1          			u_a43 &lt;= #1.0 ( 2'b0 );
153054     1/1          		else if ( HdrCe_0 )
153055     1/1          			u_a43 &lt;= #1.0 ( u_d924 );
                        MISSING_ELSE
153056                  	rsnoc_z_T_C_S_C_L_R_Fsm_afdb4f9b FsmCurState(
153057                  		.Clk( Sys_Clk )
153058                  	,	.Clk_ClkS( Sys_Clk_ClkS )
153059                  	,	.Clk_En( Sys_Clk_En )
153060                  	,	.Clk_EnS( Sys_Clk_EnS )
153061                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
153062                  	,	.Clk_RstN( Sys_Clk_RstN )
153063                  	,	.Clk_Tm( Sys_Clk_Tm )
153064                  	,	.Conditions_ERR_HDR( u_103_ERR_HDR )
153065                  	,	.Conditions_ERR_IDLE( u_103_ERR_IDLE )
153066                  	,	.Conditions_HDR_ERR( u_103_HDR_ERR )
153067                  	,	.Conditions_HDR_IDLE( u_103_HDR_IDLE )
153068                  	,	.Conditions_IDLE_ERR( u_103_IDLE_ERR )
153069                  	,	.Conditions_IDLE_HDR( u_103_IDLE_HDR )
153070                  	,	.CurState( u_bdb6 )
153071                  	,	.NextState( u_b9ec )
153072                  	);
153073                  	assign CurState = u_bdb6;
153074                  	assign Sm_IDLE = CurState == 2'b00;
153075                  	assign Sm_ERR = CurState == 2'b10;
153076                  	assign SampleHdr = Rx_Head &amp; ( Sm_IDLE | Sm_ERR &amp; ( ObsLcl_Rdy | ~ SecurityFilter_Fwd ) );
153077                  	assign HdrSel_0 = SampleHdr;
153078                  	assign HdrCe_0 = HdrSel_0 &amp; Rx_Vld &amp; Rx_Rdy;
153079                  	assign HdrReg1_RouteId = u_7c15;
153080                  	assign HdrReg_RouteId = HdrReg1_RouteId;
153081                  	assign HdrReg1_Opc = u_ad40;
153082                  	assign HdrReg_Opc = HdrReg1_Opc;
153083                  	assign HdrReg1_Len1 = u_c280;
153084                  	assign HdrReg_Len1 = HdrReg1_Len1;
153085                  	assign HdrReg1_Addr = u_5057;
153086                  	assign u_b5be = HdrReg1_Opc == 4'b0010 | HdrReg1_Opc == 4'b0011;
153087                  	rsnoc_z_H_R_N_T_U_P_Ps_5cccac99 ups( .Be( ) , .Data( Payload ) , .LastWord( ) , .Payload( RxPld ) , .WordErr( ) );
153088                  	assign FirstDataCy = CurIsStrm &amp; Rx_Rdy;
153089                  	assign PreDataCe_0 = FirstDataCy;
153090                  	assign PreDataFld = PreDataWord_0;
153091                  	assign u_3795 = PreDataFld;
153092                  	assign u_828c = u_3795 [63:32];
153093                  	assign upreStrm_AddrLsb = u_828c [18:12];
153094                  	assign PreStrmAddrLsb = upreStrm_AddrLsb;
153095                  	assign CurIsUnLock = ~ Rx_Data [147] &amp; Rx_Vld &amp; Rx_Head;
153096                  	assign IsPreTypeFldVld = Rx_Vld &amp; Rx_Head;
153097                  	assign RxPld = Rx_Data [73:0];
153098                  	assign u_324d = RxPld [71:0];
153099                  	assign u_2393 = u_324d;
153100                  	assign u_e423 = u_2393 [70:67];
153101                  	assign u_b175 = u_e423;
153102                  	assign IsStrmFld = u_b175 == 4'b1101;
153103                  	assign u_1b67 = Rx_Data [129:126];
153104                  	assign u_2c21 = Rx_Data [123:117];
153105                  	assign CurIsStrm = IsPreTypeFldVld &amp; IsStrmFld &amp; u_1b67 == 4'b1000 &amp; u_2c21 == 7'b0000011 &amp; Rx_Data [147];
153106                  	assign HdrReg_Addr =
153107                  		ObsStrm ?
153108                  				HdrReg1_Addr | { 25'b0 , ObsStrmAddrLsb }
153109                  			:	( u_b5be ? HdrReg1_Addr &amp; ~ { 25'b0 , HdrReg1_Len1 } : HdrReg1_Addr );
153110                  	assign HdrReg1_User = u_9d98;
153111                  	assign HdrReg_User = HdrReg1_User;
153112                  	assign PktWordErrNone = Rx_Vld &amp; Rx_Rdy &amp; Rx_Head &amp; HasData &amp; WordErr;
153113                  	assign Sm_HDR = CurState == 2'b01;
153114                  	assign HdrReg_Debug = { 4'b0 , WordErrReg };
153115                  	assign ObsLcl_Data = { 1'b0 , HdrReg_RouteId , HdrReg_Opc , 2'b01 , HdrReg_Len1 , HdrReg_Addr , HdrReg_User , HdrReg_Debug };
153116                  	assign ObsTx_Data = { ObsLcl_Data };
153117                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
153118     1/1          		if ( ! Sys_Clk_RstN )
153119     1/1          			u_7c15 &lt;= #1.0 ( 17'b0 );
153120     1/1          		else if ( HdrCe_0 )
153121     1/1          			u_7c15 &lt;= #1.0 ( Rx_Data [146:130] );
                        MISSING_ELSE
153122                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
153123     1/1          		if ( ! Sys_Clk_RstN )
153124     1/1          			u_ad40 &lt;= #1.0 ( 4'b0 );
153125     1/1          		else if ( HdrCe_0 )
153126     1/1          			u_ad40 &lt;= #1.0 ( Rx_Data [129:126] );
                        MISSING_ELSE
153127                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
153128     1/1          		if ( ! Sys_Clk_RstN )
153129     1/1          			u_c280 &lt;= #1.0 ( 7'b0 );
153130     1/1          		else if ( HdrCe_0 )
153131     1/1          			u_c280 &lt;= #1.0 ( Rx_Data [123:117] );
                        MISSING_ELSE
153132                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
153133     1/1          		if ( ! Sys_Clk_RstN )
153134     1/1          			u_5057 &lt;= #1.0 ( 32'b0 );
153135     1/1          		else if ( HdrCe_0 )
153136     1/1          			u_5057 &lt;= #1.0 ( Rx_Data [116:85] );
                        MISSING_ELSE
153137                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
153138     1/1          		if ( ! Sys_Clk_RstN )
153139     1/1          			PreDataWord_0 &lt;= #1.0 ( 64'b0 );
153140     1/1          		else if ( PreDataCe_0 )
153141     <font color = "red">0/1     ==>  			PreDataWord_0 &lt;= #1.0 ( Payload );</font>
                        MISSING_ELSE
153142                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
153143     1/1          		if ( ! Sys_Clk_RstN )
153144     1/1          			ObsStrmAddrLsb &lt;= #1.0 ( 7'b0 );
153145     1/1          		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
153146     1/1          			ObsStrmAddrLsb &lt;= #1.0 ( PreStrmAddrLsb );
                        MISSING_ELSE
153147                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
153148                  		.Clk( Sys_Clk )
153149                  	,	.Clk_ClkS( Sys_Clk_ClkS )
153150                  	,	.Clk_En( Sys_Clk_En )
153151                  	,	.Clk_EnS( Sys_Clk_EnS )
153152                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
153153                  	,	.Clk_RstN( Sys_Clk_RstN )
153154                  	,	.Clk_Tm( Sys_Clk_Tm )
153155                  	,	.En( Rx_Vld &amp; Rx_Rdy )
153156                  	,	.O( OnGoingStrm )
153157                  	,	.Reset( CurIsUnLock )
153158                  	,	.Set( CurIsStrm )
153159                  	);
153160                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
153161     1/1          		if ( ! Sys_Clk_RstN )
153162     1/1          			ObsStrm &lt;= #1.0 ( 1'b0 );
153163     1/1          		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
153164     1/1          			ObsStrm &lt;= #1.0 ( OnGoingStrm );
                        MISSING_ELSE
153165                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
153166     1/1          		if ( ! Sys_Clk_RstN )
153167     1/1          			u_9d98 &lt;= #1.0 ( 8'b0 );
153168     1/1          		else if ( HdrCe_0 )
153169     1/1          			u_9d98 &lt;= #1.0 ( Rx_Data [84:77] );
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_16357_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod290.html#inst_tag_16357" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s1_64_T_main.Probe</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">Conditions</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">Logical</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       153026
 EXPRESSION (HdrCe_0 ? u_d924 : u_a43)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       153106
 EXPRESSION (ObsStrm ? ((HdrReg1_Addr | {25'b0, ObsStrmAddrLsb})) : (u_b5be ? ((HdrReg1_Addr &amp; (~{25'b0, HdrReg1_Len1}))) : HdrReg1_Addr))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       153106
 SUB-EXPRESSION (u_b5be ? ((HdrReg1_Addr &amp; (~{25'b0, HdrReg1_Len1}))) : HdrReg1_Addr)
                 ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_16357_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod290.html#inst_tag_16357" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s1_64_T_main.Probe</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">17</td>
<td class="rt">53.12 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">928</td>
<td class="rt">186</td>
<td class="rt">20.04 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">464</td>
<td class="rt">117</td>
<td class="rt">25.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">464</td>
<td class="rt">69</td>
<td class="rt">14.87 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">32</td>
<td class="rt">17</td>
<td class="rt">53.12 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">928</td>
<td class="rt">186</td>
<td class="rt">20.04 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">464</td>
<td class="rt">117</td>
<td class="rt">25.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">464</td>
<td class="rt">69</td>
<td class="rt">14.87 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>ObsTx_Data[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[10:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[16:11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[28:18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[30:29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[36:31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[37]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[40:38]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[46:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[58:47]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[63:59]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[66:64]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[68]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[69]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[72:70]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[73]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[75:74]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ObsTx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[72:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[73]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[76:74]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[82:77]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[88:83]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[89]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[100:90]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[102:101]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[108:103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[109]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[112:110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[118:113]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[123:119]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[124]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[130:125]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[135:131]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[138:136]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[139]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[140]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[141]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[144:142]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[145]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[147:146]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[15:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[17:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[23:18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[27:25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[31:28]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Fwd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[6:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[5:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[8:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[14:12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_User[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_User[7:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[72:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[73]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[76:74]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[82:77]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[88:83]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[89]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[100:90]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[102:101]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[108:103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[109]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[112:110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[118:113]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[123:119]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[124]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[130:125]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[135:131]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[138:136]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[139]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[140]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[141]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[144:142]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[145]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[147:146]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_16357_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod290.html#inst_tag_16357" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s1_64_T_main.Probe</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Branches</td>
<td></td>
<td class="rt">32</td>
<td class="rt">29</td>
<td class="rt">90.62 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">153026</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">153106</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">153052</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">153118</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">153123</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">153128</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">153133</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">153138</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">153143</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">153161</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">153166</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
153026     	assign StatusReg = HdrCe_0 ? u_d924 : u_a43;
           	                           <font color = "green">-1-</font>  
           	                           <font color = "green">==></font>  
           	                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
153106     	assign HdrReg_Addr =
           	                    
153107     		ObsStrm ?
           		        <font color = "red">-1-</font>  
           		        <font color = "red">==></font>  
153108     				HdrReg1_Addr | { 25'b0 , ObsStrmAddrLsb }
           				                                         
153109     			:	( u_b5be ? HdrReg1_Addr & ~ { 25'b0 , HdrReg1_Len1 } : HdrReg1_Addr );
           			 	         <font color = "red">-2-</font>  
           			 	         <font color = "red">==></font>  
           			 	         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
153052     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
153053     			u_a43 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
153054     		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
153055     			u_a43 <= #1.0 ( u_d924 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
153118     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
153119     			u_7c15 <= #1.0 ( 17'b0 );
           <font color = "green">			==></font>
153120     		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
153121     			u_7c15 <= #1.0 ( Rx_Data [146:130] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
153123     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
153124     			u_ad40 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
153125     		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
153126     			u_ad40 <= #1.0 ( Rx_Data [129:126] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
153128     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
153129     			u_c280 <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
153130     		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
153131     			u_c280 <= #1.0 ( Rx_Data [123:117] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
153133     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
153134     			u_5057 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
153135     		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
153136     			u_5057 <= #1.0 ( Rx_Data [116:85] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
153138     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
153139     			PreDataWord_0 <= #1.0 ( 64'b0 );
           <font color = "green">			==></font>
153140     		else if ( PreDataCe_0 )
           		     <font color = "red">-2-</font>  
153141     			PreDataWord_0 <= #1.0 ( Payload );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
153143     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
153144     			ObsStrmAddrLsb <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
153145     		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
           		     <font color = "green">-2-</font>  
153146     			ObsStrmAddrLsb <= #1.0 ( PreStrmAddrLsb );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
153161     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
153162     			ObsStrm <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
153163     		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
           		     <font color = "green">-2-</font>  
153164     			ObsStrm <= #1.0 ( OnGoingStrm );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
153166     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
153167     			u_9d98 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
153168     		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
153169     			u_9d98 <= #1.0 ( Rx_Data [84:77] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_16357">
    <li>
      <a href="#inst_tag_16357_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_16357_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_16357_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_16357_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_16358">
    <li>
      <a href="#inst_tag_16358_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_16358_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_16358_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_16358_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_16359">
    <li>
      <a href="#inst_tag_16359_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_16359_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_16359_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_16359_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_16360">
    <li>
      <a href="#inst_tag_16360_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_16360_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_16360_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_16360_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_O_E_U_U_500b4359">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
