

================================================================
== Synthesis Summary Report of 'atax'
================================================================
+ General Information: 
    * Date:           Wed Apr 26 11:16:21 2023
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        atax
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: kintex7
    * Target device:  xc7k160t-fbg484-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+-----------+------------+-----------+-----+
    |              Modules             | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |      |           |            |           |     |
    |              & Loops             | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM |    DSP    |     FF     |    LUT    | URAM|
    +----------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+-----------+------------+-----------+-----+
    |+ atax                            |     -|  0.30|      693|  3.465e+03|         -|      694|     -|        no|     -|  120 (20%)|  12361 (6%)|  2411 (2%)|    -|
    | + atax_Pipeline_VITIS_LOOP_14_1  |     -|  0.30|      682|  3.410e+03|         -|      682|     -|        no|     -|  120 (20%)|  11708 (5%)|  2268 (2%)|    -|
    |  o VITIS_LOOP_14_1               |    II|  3.65|      680|  3.400e+03|        34|       34|    20|       yes|     -|          -|           -|          -|    -|
    +----------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+-----------+------------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+--------------+----------+
| Interface    | Bitwidth |
+--------------+----------+
| A_address0   | 9        |
| A_address1   | 9        |
| A_q0         | 32       |
| A_q1         | 32       |
| tmp_address0 | 5        |
| tmp_d0       | 32       |
| tmp_q0       | 32       |
| x_address0   | 5        |
| x_address1   | 5        |
| x_q0         | 32       |
| x_q1         | 32       |
| y_address0   | 5        |
| y_address1   | 5        |
| y_d0         | 32       |
| y_d1         | 32       |
| y_q0         | 32       |
| y_q1         | 32       |
+--------------+----------+

* Other Ports
+-----------+----------+
| Interface | Bitwidth |
+-----------+----------+
| ap_return | 32       |
+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| A        | in        | int*     |
| x        | in        | int*     |
| y        | inout     | int*     |
| tmp      | inout     | int*     |
| return   | out       | int      |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+--------------+---------+----------+
| Argument | HW Interface | HW Type | HW Usage |
+----------+--------------+---------+----------+
| A        | A_address0   | port    | offset   |
| A        | A_ce0        | port    |          |
| A        | A_q0         | port    |          |
| A        | A_address1   | port    | offset   |
| A        | A_ce1        | port    |          |
| A        | A_q1         | port    |          |
| x        | x_address0   | port    | offset   |
| x        | x_ce0        | port    |          |
| x        | x_q0         | port    |          |
| x        | x_address1   | port    | offset   |
| x        | x_ce1        | port    |          |
| x        | x_q1         | port    |          |
| y        | y_address0   | port    | offset   |
| y        | y_ce0        | port    |          |
| y        | y_we0        | port    |          |
| y        | y_d0         | port    |          |
| y        | y_q0         | port    |          |
| y        | y_address1   | port    | offset   |
| y        | y_ce1        | port    |          |
| y        | y_we1        | port    |          |
| y        | y_d1         | port    |          |
| y        | y_q1         | port    |          |
| tmp      | tmp_address0 | port    | offset   |
| tmp      | tmp_ce0      | port    |          |
| tmp      | tmp_we0      | port    |          |
| tmp      | tmp_d0       | port    |          |
| tmp      | tmp_q0       | port    |          |
| return   | ap_return    | port    |          |
+----------+--------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+----------------------------------+-----+--------+-------------+-----+--------+---------+
| Name                             | DSP | Pragma | Variable    | Op  | Impl   | Latency |
+----------------------------------+-----+--------+-------------+-----+--------+---------+
| + atax                           | 120 |        |             |     |        |         |
|  + atax_Pipeline_VITIS_LOOP_14_1 | 120 |        |             |     |        |         |
|    add_ln14_fu_655_p2            | -   |        | add_ln14    | add | fabric | 0       |
|    add_ln18_20_fu_686_p2         | -   |        | add_ln18_20 | add | fabric | 0       |
|    add_ln18_21_fu_871_p2         | -   |        | add_ln18_21 | add | fabric | 0       |
|    add_ln18_22_fu_745_p2         | -   |        | add_ln18_22 | add | fabric | 0       |
|    add_ln18_23_fu_771_p2         | -   |        | add_ln18_23 | add | fabric | 0       |
|    add_ln18_24_fu_776_p2         | -   |        | add_ln18_24 | add | fabric | 0       |
|    add_ln18_25_fu_726_p2         | -   |        | add_ln18_25 | add | fabric | 0       |
|    add_ln18_26_fu_801_p2         | -   |        | add_ln18_26 | add | fabric | 0       |
|    add_ln18_27_fu_876_p2         | -   |        | add_ln18_27 | add | fabric | 0       |
|    add_ln18_28_fu_806_p2         | -   |        | add_ln18_28 | add | fabric | 0       |
|    add_ln18_29_fu_711_p2         | -   |        | add_ln18_29 | add | fabric | 0       |
|    add_ln18_30_fu_827_p2         | -   |        | add_ln18_30 | add | fabric | 0       |
|    add_ln18_31_fu_905_p2         | -   |        | add_ln18_31 | add | fabric | 0       |
|    add_ln18_32_fu_832_p2         | -   |        | add_ln18_32 | add | fabric | 0       |
|    add_ln18_33_fu_853_p2         | -   |        | add_ln18_33 | add | fabric | 0       |
|    add_ln18_34_fu_910_p2         | -   |        | add_ln18_34 | add | fabric | 0       |
|    add_ln18_35_fu_858_p2         | -   |        | add_ln18_35 | add | fabric | 0       |
|    add_ln18_36_fu_754_p2         | -   |        | add_ln18_36 | add | fabric | 0       |
|    mul_32s_32s_32_5_1_U1         | 3   |        | mul_ln18    | mul | auto   | 4       |
|    mul_32s_32s_32_5_1_U3         | 3   |        | mul_ln18_1  | mul | auto   | 4       |
|    mul_32s_32s_32_5_1_U5         | 3   |        | mul_ln18_2  | mul | auto   | 4       |
|    mul_32s_32s_32_5_1_U2         | 3   |        | mul_ln18_3  | mul | auto   | 4       |
|    mul_32s_32s_32_5_1_U17        | 3   |        | mul_ln18_4  | mul | auto   | 4       |
|    mul_32s_32s_32_5_1_U7         | 3   |        | mul_ln18_5  | mul | auto   | 4       |
|    mul_32s_32s_32_5_1_U9         | 3   |        | mul_ln18_6  | mul | auto   | 4       |
|    mul_32s_32s_32_5_1_U10        | 3   |        | mul_ln18_7  | mul | auto   | 4       |
|    mul_32s_32s_32_5_1_U6         | 3   |        | mul_ln18_8  | mul | auto   | 4       |
|    mul_32s_32s_32_5_1_U11        | 3   |        | mul_ln18_9  | mul | auto   | 4       |
|    mul_32s_32s_32_5_1_U18        | 3   |        | mul_ln18_10 | mul | auto   | 4       |
|    mul_32s_32s_32_5_1_U12        | 3   |        | mul_ln18_11 | mul | auto   | 4       |
|    mul_32s_32s_32_5_1_U4         | 3   |        | mul_ln18_12 | mul | auto   | 4       |
|    mul_32s_32s_32_5_1_U13        | 3   |        | mul_ln18_13 | mul | auto   | 4       |
|    mul_32s_32s_32_5_1_U19        | 3   |        | mul_ln18_14 | mul | auto   | 4       |
|    mul_32s_32s_32_5_1_U14        | 3   |        | mul_ln18_15 | mul | auto   | 4       |
|    mul_32s_32s_32_5_1_U15        | 3   |        | mul_ln18_16 | mul | auto   | 4       |
|    mul_32s_32s_32_5_1_U20        | 3   |        | mul_ln18_17 | mul | auto   | 4       |
|    mul_32s_32s_32_5_1_U16        | 3   |        | mul_ln18_18 | mul | auto   | 4       |
|    mul_32s_32s_32_5_1_U8         | 3   |        | mul_ln18_19 | mul | auto   | 4       |
|    add_ln18_13_fu_977_p2         | -   |        | add_ln18_13 | add | fabric | 0       |
|    add_ln18_15_fu_965_p2         | -   |        | add_ln18_15 | add | fabric | 0       |
|    mul_32s_32s_32_5_1_U21        | 3   |        | mul_ln20    | mul | auto   | 4       |
|    add_ln20_fu_1084_p2           | -   |        | add_ln20    | add | fabric | 0       |
|    mul_32s_32s_32_5_1_U22        | 3   |        | mul_ln20_1  | mul | auto   | 4       |
|    add_ln20_1_fu_1089_p2         | -   |        | add_ln20_1  | add | fabric | 0       |
|    mul_32s_32s_32_5_1_U23        | 3   |        | mul_ln20_2  | mul | auto   | 4       |
|    add_ln20_2_fu_1102_p2         | -   |        | add_ln20_2  | add | fabric | 0       |
|    mul_32s_32s_32_5_1_U24        | 3   |        | mul_ln20_3  | mul | auto   | 4       |
|    add_ln20_3_fu_1107_p2         | -   |        | add_ln20_3  | add | fabric | 0       |
|    mul_32s_32s_32_5_1_U25        | 3   |        | mul_ln20_4  | mul | auto   | 4       |
|    add_ln20_4_fu_1120_p2         | -   |        | add_ln20_4  | add | fabric | 0       |
|    mul_32s_32s_32_5_1_U26        | 3   |        | mul_ln20_5  | mul | auto   | 4       |
|    add_ln20_5_fu_1125_p2         | -   |        | add_ln20_5  | add | fabric | 0       |
|    mul_32s_32s_32_5_1_U27        | 3   |        | mul_ln20_6  | mul | auto   | 4       |
|    add_ln20_6_fu_1138_p2         | -   |        | add_ln20_6  | add | fabric | 0       |
|    mul_32s_32s_32_5_1_U28        | 3   |        | mul_ln20_7  | mul | auto   | 4       |
|    add_ln20_7_fu_1143_p2         | -   |        | add_ln20_7  | add | fabric | 0       |
|    mul_32s_32s_32_5_1_U29        | 3   |        | mul_ln20_8  | mul | auto   | 4       |
|    add_ln20_8_fu_1156_p2         | -   |        | add_ln20_8  | add | fabric | 0       |
|    mul_32s_32s_32_5_1_U30        | 3   |        | mul_ln20_9  | mul | auto   | 4       |
|    add_ln20_9_fu_1161_p2         | -   |        | add_ln20_9  | add | fabric | 0       |
|    mul_32s_32s_32_5_1_U31        | 3   |        | mul_ln20_10 | mul | auto   | 4       |
|    add_ln20_10_fu_1174_p2        | -   |        | add_ln20_10 | add | fabric | 0       |
|    mul_32s_32s_32_5_1_U32        | 3   |        | mul_ln20_11 | mul | auto   | 4       |
|    add_ln20_11_fu_1179_p2        | -   |        | add_ln20_11 | add | fabric | 0       |
|    mul_32s_32s_32_5_1_U33        | 3   |        | mul_ln20_12 | mul | auto   | 4       |
|    add_ln20_12_fu_1184_p2        | -   |        | add_ln20_12 | add | fabric | 0       |
|    mul_32s_32s_32_5_1_U34        | 3   |        | mul_ln20_13 | mul | auto   | 4       |
|    add_ln20_13_fu_1189_p2        | -   |        | add_ln20_13 | add | fabric | 0       |
|    mul_32s_32s_32_5_1_U35        | 3   |        | mul_ln20_14 | mul | auto   | 4       |
|    add_ln20_14_fu_1194_p2        | -   |        | add_ln20_14 | add | fabric | 0       |
|    mul_32s_32s_32_5_1_U36        | 3   |        | mul_ln20_15 | mul | auto   | 4       |
|    add_ln20_15_fu_1199_p2        | -   |        | add_ln20_15 | add | fabric | 0       |
|    mul_32s_32s_32_5_1_U37        | 3   |        | mul_ln20_16 | mul | auto   | 4       |
|    add_ln20_16_fu_1204_p2        | -   |        | add_ln20_16 | add | fabric | 0       |
|    mul_32s_32s_32_5_1_U38        | 3   |        | mul_ln20_17 | mul | auto   | 4       |
|    add_ln20_17_fu_1209_p2        | -   |        | add_ln20_17 | add | fabric | 0       |
|    mul_32s_32s_32_5_1_U39        | 3   |        | mul_ln20_18 | mul | auto   | 4       |
|    add_ln20_18_fu_1214_p2        | -   |        | add_ln20_18 | add | fabric | 0       |
|    mul_32s_32s_32_5_1_U40        | 3   |        | mul_ln20_19 | mul | auto   | 4       |
|    add_ln20_19_fu_1219_p2        | -   |        | add_ln20_19 | add | fabric | 0       |
+----------------------------------+-----+--------+-------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
  No pragmas found

