
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf <claire@symbioticeda.com>          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 UNKNOWN, clang 10.0.0-4ubuntu1 -fPIC -Os)


-- Executing script file `/gb3-resources/processor/yscripts/new_sail.ys' --

1. Executing Verilog-2005 frontend: verilog/CSR.v
Parsing Verilog input from `verilog/CSR.v' to AST representation.
Generating RTLIL representation for module `\csr_file'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: verilog/RAM.v
Parsing Verilog input from `verilog/RAM.v' to AST representation.
Generating RTLIL representation for module `\RAM'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: verilog/adder.v
Parsing Verilog input from `verilog/adder.v' to AST representation.
Generating RTLIL representation for module `\dsp_adder'.
Generating RTLIL representation for module `\dsp_subtractor'.
Generating RTLIL representation for module `\dsp_addsub'.
Generating RTLIL representation for module `\adder'.
Generating RTLIL representation for module `\full_adder'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: verilog/alu.v
Parsing Verilog input from `verilog/alu.v' to AST representation.
Generating RTLIL representation for module `\alu'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: verilog/alu_control.v
Parsing Verilog input from `verilog/alu_control.v' to AST representation.
Generating RTLIL representation for module `\ALUControl'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: verilog/branch_decide.v
Parsing Verilog input from `verilog/branch_decide.v' to AST representation.
Generating RTLIL representation for module `\branch_decision'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: verilog/branch_predictor.v
Parsing Verilog input from `verilog/branch_predictor.v' to AST representation.
Generating RTLIL representation for module `\branch_predictor'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: verilog/control_unit.v
Parsing Verilog input from `verilog/control_unit.v' to AST representation.
Generating RTLIL representation for module `\control'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: verilog/cpu.v
Parsing Verilog input from `verilog/cpu.v' to AST representation.
Generating RTLIL representation for module `\cpu'.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: verilog/dataMem_mask_gen.v
Parsing Verilog input from `verilog/dataMem_mask_gen.v' to AST representation.
Generating RTLIL representation for module `\sign_mask_gen'.
Successfully finished Verilog frontend.

11. Executing Verilog-2005 frontend: verilog/data_mem.v
Parsing Verilog input from `verilog/data_mem.v' to AST representation.
Generating RTLIL representation for module `\data_mem'.
Successfully finished Verilog frontend.

12. Executing Verilog-2005 frontend: verilog/dsp_adder.v
Parsing Verilog input from `verilog/dsp_adder.v' to AST representation.
Generating RTLIL representation for module `\adder_dsp'.
Successfully finished Verilog frontend.

13. Executing Verilog-2005 frontend: verilog/forwarding_unit.v
Parsing Verilog input from `verilog/forwarding_unit.v' to AST representation.
Generating RTLIL representation for module `\ForwardingUnit'.
Successfully finished Verilog frontend.

14. Executing Verilog-2005 frontend: verilog/imm_gen.v
Parsing Verilog input from `verilog/imm_gen.v' to AST representation.
Generating RTLIL representation for module `\imm_gen'.
Note: Assuming pure combinatorial block at verilog/imm_gen.v:54.2-72.5 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

15. Executing Verilog-2005 frontend: verilog/instruction_mem.v
Parsing Verilog input from `verilog/instruction_mem.v' to AST representation.
Generating RTLIL representation for module `\instruction_memory'.
Successfully finished Verilog frontend.

16. Executing Verilog-2005 frontend: verilog/mux2to1.v
Parsing Verilog input from `verilog/mux2to1.v' to AST representation.
Generating RTLIL representation for module `\mux2to1'.
Successfully finished Verilog frontend.

17. Executing Verilog-2005 frontend: verilog/pipeline_registers.v
Parsing Verilog input from `verilog/pipeline_registers.v' to AST representation.
Generating RTLIL representation for module `\if_id'.
Generating RTLIL representation for module `\id_ex'.
Generating RTLIL representation for module `\ex_mem'.
Generating RTLIL representation for module `\mem_wb'.
Successfully finished Verilog frontend.

18. Executing Verilog-2005 frontend: verilog/program_counter.v
Parsing Verilog input from `verilog/program_counter.v' to AST representation.
Generating RTLIL representation for module `\program_counter'.
Successfully finished Verilog frontend.

19. Executing Verilog-2005 frontend: verilog/register_file.v
Parsing Verilog input from `verilog/register_file.v' to AST representation.
Generating RTLIL representation for module `\regfile'.
Successfully finished Verilog frontend.

20. Executing Verilog-2005 frontend: toplevel.v
Parsing Verilog input from `toplevel.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

21. Executing HIERARCHY pass (managing design hierarchy).

21.1. Analyzing design hierarchy..
Top module:  \top
Used module:     \data_mem
Used module:     \instruction_memory
Used module:     \cpu
Used module:         \mux2to1
Used module:         \branch_predictor
Used module:         \ForwardingUnit
Used module:         \mem_wb
Used module:         \branch_decision
Used module:         \ex_mem
Used module:         \alu
Used module:             \full_adder
Used module:         \dsp_adder
Used module:             \adder_dsp
Used module:         \id_ex
Used module:         \sign_mask_gen
Used module:         \ALUControl
Used module:         \imm_gen
Used module:         \regfile
Used module:         \control
Used module:         \if_id
Used module:         \program_counter
Parameter 1 (\WIDTH) = 9

21.2. Executing AST frontend in derive mode using pre-parsed AST for module `\mux2to1'.
Parameter 1 (\WIDTH) = 9
Generating RTLIL representation for module `$paramod\mux2to1\WIDTH=9'.
Parameter 1 (\WIDTH) = 11

21.3. Executing AST frontend in derive mode using pre-parsed AST for module `\mux2to1'.
Parameter 1 (\WIDTH) = 11
Generating RTLIL representation for module `$paramod\mux2to1\WIDTH=11'.

21.4. Analyzing design hierarchy..
Top module:  \top
Used module:     \data_mem
Used module:     \instruction_memory
Used module:     \cpu
Used module:         \mux2to1
Used module:         \branch_predictor
Used module:         \ForwardingUnit
Used module:         \mem_wb
Used module:         \branch_decision
Used module:         \ex_mem
Used module:         \alu
Used module:             \full_adder
Used module:         \dsp_adder
Used module:             \adder_dsp
Used module:         $paramod\mux2to1\WIDTH=9
Used module:         \id_ex
Used module:         \sign_mask_gen
Used module:         \ALUControl
Used module:         \imm_gen
Used module:         \regfile
Used module:         $paramod\mux2to1\WIDTH=11
Used module:         \control
Used module:         \if_id
Used module:         \program_counter

21.5. Analyzing design hierarchy..
Top module:  \top
Used module:     \data_mem
Used module:     \instruction_memory
Used module:     \cpu
Used module:         \mux2to1
Used module:         \branch_predictor
Used module:         \ForwardingUnit
Used module:         \mem_wb
Used module:         \branch_decision
Used module:         \ex_mem
Used module:         \alu
Used module:             \full_adder
Used module:         \dsp_adder
Used module:             \adder_dsp
Used module:         $paramod\mux2to1\WIDTH=9
Used module:         \id_ex
Used module:         \sign_mask_gen
Used module:         \ALUControl
Used module:         \imm_gen
Used module:         \regfile
Used module:         $paramod\mux2to1\WIDTH=11
Used module:         \control
Used module:         \if_id
Used module:         \program_counter
Removing unused module `\adder'.
Removing unused module `\dsp_addsub'.
Removing unused module `\dsp_subtractor'.
Removing unused module `\RAM'.
Removing unused module `\csr_file'.
Removed 5 unused modules.
Warning: Resizing cell port cpu.mem_wb_reg.data_out from 85 bits to 117 bits.
Warning: Resizing cell port cpu.mem_wb_reg.data_in from 85 bits to 117 bits.
Warning: Resizing cell port cpu.ex_mem_reg.data_out from 121 bits to 155 bits.
Warning: Resizing cell port cpu.ex_mem_reg.data_in from 121 bits to 155 bits.

22. Executing PROC pass (convert processes to netlists).

22.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `instruction_memory.$proc$verilog/instruction_mem.v:0$288'.
Removing empty process `regfile.$proc$verilog/register_file.v:0$323'.
Cleaned up 0 empty switches.

22.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$verilog/imm_gen.v:54$283 in module imm_gen.
Marked 1 switch rules as full_case in process $proc$verilog/data_mem.v:240$247 in module data_mem.
Removed 5 dead cases from process $proc$verilog/alu_control.v:82$86 in module ALUControl.
Marked 10 switch rules as full_case in process $proc$verilog/alu_control.v:82$86 in module ALUControl.
Removed a total of 5 dead cases.

22.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 28 assignments to connections.

22.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\mem_wb.$proc$verilog/pipeline_registers.v:0$297'.
  Set init value: \data_out = 117'000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\ex_mem.$proc$verilog/pipeline_registers.v:0$295'.
  Set init value: \data_out = 155'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\id_ex.$proc$verilog/pipeline_registers.v:0$293'.
  Set init value: \data_out = 178'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\if_id.$proc$verilog/pipeline_registers.v:0$291'.
  Set init value: \data_out = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\imm_gen.$proc$verilog/imm_gen.v:0$284'.
  Set init value: \imm = 0
Found init rule in `\data_mem.$proc$verilog/data_mem.v:0$262'.
  Set init value: \clk_stall = 1'0
Found init rule in `\data_mem.$proc$verilog/data_mem.v:60$261'.
  Set init value: \state = 0
Found init rule in `\branch_predictor.$proc$verilog/branch_predictor.v:0$112'.
  Set init value: \s = 2'00
  Set init value: \branch_mem_sig_reg = 1'0
Found init rule in `\ALUControl.$proc$verilog/alu_control.v:0$87'.
  Set init value: \ALUCtl = 7'0000000
Found init rule in `\program_counter.$proc$verilog/program_counter.v:0$299'.
  Set init value: \outAddr = 0

22.5. Executing PROC_ARST pass (detect async resets in processes).

22.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\mem_wb.$proc$verilog/pipeline_registers.v:0$297'.
Creating decoders for process `\mem_wb.$proc$verilog/pipeline_registers.v:145$296'.
Creating decoders for process `\ex_mem.$proc$verilog/pipeline_registers.v:0$295'.
Creating decoders for process `\ex_mem.$proc$verilog/pipeline_registers.v:118$294'.
Creating decoders for process `\id_ex.$proc$verilog/pipeline_registers.v:0$293'.
Creating decoders for process `\id_ex.$proc$verilog/pipeline_registers.v:91$292'.
Creating decoders for process `\if_id.$proc$verilog/pipeline_registers.v:0$291'.
Creating decoders for process `\if_id.$proc$verilog/pipeline_registers.v:64$290'.
Creating decoders for process `\imm_gen.$proc$verilog/imm_gen.v:0$284'.
Creating decoders for process `\imm_gen.$proc$verilog/imm_gen.v:54$283'.
     1/1: $1\imm[31:0]
Creating decoders for process `\data_mem.$proc$verilog/data_mem.v:0$262'.
Creating decoders for process `\data_mem.$proc$verilog/data_mem.v:60$261'.
Creating decoders for process `\data_mem.$proc$verilog/data_mem.v:240$247'.
     1/12: $0$memwr$\data_block$verilog/data_mem.v:283$178_EN[31:0]$250
     2/12: $0$memwr$\data_block$verilog/data_mem.v:283$178_DATA[31:0]$249
     3/12: $0$memwr$\data_block$verilog/data_mem.v:283$178_ADDR[31:0]$248
     4/12: $0\sign_mask_buf[3:0]
     5/12: $0\addr_buf[31:0]
     6/12: $0\write_data_buffer[31:0]
     7/12: $0\memwrite_buf[0:0]
     8/12: $0\memread_buf[0:0]
     9/12: $0\word_buf[31:0]
    10/12: $0\state[31:0]
    11/12: $0\clk_stall[0:0]
    12/12: $0\read_data[31:0]
Creating decoders for process `\data_mem.$proc$verilog/data_mem.v:231$243'.
     1/1: $0\led_reg[31:0]
Creating decoders for process `\branch_predictor.$proc$verilog/branch_predictor.v:0$112'.
Creating decoders for process `\branch_predictor.$proc$verilog/branch_predictor.v:63$97'.
     1/2: $0\s[1:0] [1]
     2/2: $0\s[1:0] [0]
Creating decoders for process `\branch_predictor.$proc$verilog/branch_predictor.v:54$96'.
Creating decoders for process `\ALUControl.$proc$verilog/alu_control.v:0$87'.
Creating decoders for process `\ALUControl.$proc$verilog/alu_control.v:82$86'.
     1/10: $10\ALUCtl[6:0]
     2/10: $9\ALUCtl[6:0]
     3/10: $8\ALUCtl[6:0]
     4/10: $7\ALUCtl[6:0]
     5/10: $6\ALUCtl[6:0]
     6/10: $5\ALUCtl[6:0]
     7/10: $4\ALUCtl[6:0]
     8/10: $3\ALUCtl[6:0]
     9/10: $2\ALUCtl[6:0]
    10/10: $1\ALUCtl[6:0]
Creating decoders for process `\top.$proc$toplevel.v:52$326'.
Creating decoders for process `\top.$proc$toplevel.v:51$325'.
Creating decoders for process `\regfile.$proc$verilog/register_file.v:95$302'.
     1/3: $0$memwr$\regfile$verilog/register_file.v:97$301_EN[31:0]$305
     2/3: $0$memwr$\regfile$verilog/register_file.v:97$301_DATA[31:0]$304
     3/3: $0$memwr$\regfile$verilog/register_file.v:97$301_ADDR[4:0]$303
Creating decoders for process `\program_counter.$proc$verilog/program_counter.v:0$299'.
Creating decoders for process `\program_counter.$proc$verilog/program_counter.v:65$298'.

22.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\imm_gen.\imm' from process `\imm_gen.$proc$verilog/imm_gen.v:54$283'.
No latch inferred for signal `\ALUControl.\ALUCtl' from process `\ALUControl.$proc$verilog/alu_control.v:82$86'.
No latch inferred for signal `\top.\CLKHF_POWERUP' from process `\top.$proc$toplevel.v:52$326'.
No latch inferred for signal `\top.\ENCLKHF' from process `\top.$proc$toplevel.v:51$325'.

22.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\mem_wb.\data_out' using process `\mem_wb.$proc$verilog/pipeline_registers.v:145$296'.
  created $dff cell `$procdff$530' with positive edge clock.
Creating register for signal `\ex_mem.\data_out' using process `\ex_mem.$proc$verilog/pipeline_registers.v:118$294'.
  created $dff cell `$procdff$531' with positive edge clock.
Creating register for signal `\id_ex.\data_out' using process `\id_ex.$proc$verilog/pipeline_registers.v:91$292'.
  created $dff cell `$procdff$532' with positive edge clock.
Creating register for signal `\if_id.\data_out' using process `\if_id.$proc$verilog/pipeline_registers.v:64$290'.
  created $dff cell `$procdff$533' with positive edge clock.
Creating register for signal `\data_mem.\read_data' using process `\data_mem.$proc$verilog/data_mem.v:240$247'.
  created $dff cell `$procdff$534' with positive edge clock.
Creating register for signal `\data_mem.\clk_stall' using process `\data_mem.$proc$verilog/data_mem.v:240$247'.
  created $dff cell `$procdff$535' with positive edge clock.
Creating register for signal `\data_mem.\state' using process `\data_mem.$proc$verilog/data_mem.v:240$247'.
  created $dff cell `$procdff$536' with positive edge clock.
Creating register for signal `\data_mem.\word_buf' using process `\data_mem.$proc$verilog/data_mem.v:240$247'.
  created $dff cell `$procdff$537' with positive edge clock.
Creating register for signal `\data_mem.\memread_buf' using process `\data_mem.$proc$verilog/data_mem.v:240$247'.
  created $dff cell `$procdff$538' with positive edge clock.
Creating register for signal `\data_mem.\memwrite_buf' using process `\data_mem.$proc$verilog/data_mem.v:240$247'.
  created $dff cell `$procdff$539' with positive edge clock.
Creating register for signal `\data_mem.\write_data_buffer' using process `\data_mem.$proc$verilog/data_mem.v:240$247'.
  created $dff cell `$procdff$540' with positive edge clock.
Creating register for signal `\data_mem.\addr_buf' using process `\data_mem.$proc$verilog/data_mem.v:240$247'.
  created $dff cell `$procdff$541' with positive edge clock.
Creating register for signal `\data_mem.\sign_mask_buf' using process `\data_mem.$proc$verilog/data_mem.v:240$247'.
  created $dff cell `$procdff$542' with positive edge clock.
Creating register for signal `\data_mem.$memwr$\data_block$verilog/data_mem.v:283$178_ADDR' using process `\data_mem.$proc$verilog/data_mem.v:240$247'.
  created $dff cell `$procdff$543' with positive edge clock.
Creating register for signal `\data_mem.$memwr$\data_block$verilog/data_mem.v:283$178_DATA' using process `\data_mem.$proc$verilog/data_mem.v:240$247'.
  created $dff cell `$procdff$544' with positive edge clock.
Creating register for signal `\data_mem.$memwr$\data_block$verilog/data_mem.v:283$178_EN' using process `\data_mem.$proc$verilog/data_mem.v:240$247'.
  created $dff cell `$procdff$545' with positive edge clock.
Creating register for signal `\data_mem.\led_reg' using process `\data_mem.$proc$verilog/data_mem.v:231$243'.
  created $dff cell `$procdff$546' with positive edge clock.
Creating register for signal `\branch_predictor.\s' using process `\branch_predictor.$proc$verilog/branch_predictor.v:63$97'.
  created $dff cell `$procdff$547' with positive edge clock.
Creating register for signal `\branch_predictor.\branch_mem_sig_reg' using process `\branch_predictor.$proc$verilog/branch_predictor.v:54$96'.
  created $dff cell `$procdff$548' with negative edge clock.
Creating register for signal `\regfile.\rdAddrA_buf' using process `\regfile.$proc$verilog/register_file.v:95$302'.
  created $dff cell `$procdff$549' with positive edge clock.
Creating register for signal `\regfile.\rdAddrB_buf' using process `\regfile.$proc$verilog/register_file.v:95$302'.
  created $dff cell `$procdff$550' with positive edge clock.
Creating register for signal `\regfile.\regDatA' using process `\regfile.$proc$verilog/register_file.v:95$302'.
  created $dff cell `$procdff$551' with positive edge clock.
Creating register for signal `\regfile.\regDatB' using process `\regfile.$proc$verilog/register_file.v:95$302'.
  created $dff cell `$procdff$552' with positive edge clock.
Creating register for signal `\regfile.\wrAddr_buf' using process `\regfile.$proc$verilog/register_file.v:95$302'.
  created $dff cell `$procdff$553' with positive edge clock.
Creating register for signal `\regfile.\wrData_buf' using process `\regfile.$proc$verilog/register_file.v:95$302'.
  created $dff cell `$procdff$554' with positive edge clock.
Creating register for signal `\regfile.\write_buf' using process `\regfile.$proc$verilog/register_file.v:95$302'.
  created $dff cell `$procdff$555' with positive edge clock.
Creating register for signal `\regfile.$memwr$\regfile$verilog/register_file.v:97$301_ADDR' using process `\regfile.$proc$verilog/register_file.v:95$302'.
  created $dff cell `$procdff$556' with positive edge clock.
Creating register for signal `\regfile.$memwr$\regfile$verilog/register_file.v:97$301_DATA' using process `\regfile.$proc$verilog/register_file.v:95$302'.
  created $dff cell `$procdff$557' with positive edge clock.
Creating register for signal `\regfile.$memwr$\regfile$verilog/register_file.v:97$301_EN' using process `\regfile.$proc$verilog/register_file.v:95$302'.
  created $dff cell `$procdff$558' with positive edge clock.
Creating register for signal `\program_counter.\outAddr' using process `\program_counter.$proc$verilog/program_counter.v:65$298'.
  created $dff cell `$procdff$559' with positive edge clock.

22.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `mem_wb.$proc$verilog/pipeline_registers.v:0$297'.
Removing empty process `mem_wb.$proc$verilog/pipeline_registers.v:145$296'.
Removing empty process `ex_mem.$proc$verilog/pipeline_registers.v:0$295'.
Removing empty process `ex_mem.$proc$verilog/pipeline_registers.v:118$294'.
Removing empty process `id_ex.$proc$verilog/pipeline_registers.v:0$293'.
Removing empty process `id_ex.$proc$verilog/pipeline_registers.v:91$292'.
Removing empty process `if_id.$proc$verilog/pipeline_registers.v:0$291'.
Removing empty process `if_id.$proc$verilog/pipeline_registers.v:64$290'.
Removing empty process `imm_gen.$proc$verilog/imm_gen.v:0$284'.
Found and cleaned up 1 empty switch in `\imm_gen.$proc$verilog/imm_gen.v:54$283'.
Removing empty process `imm_gen.$proc$verilog/imm_gen.v:54$283'.
Removing empty process `data_mem.$proc$verilog/data_mem.v:0$262'.
Removing empty process `data_mem.$proc$verilog/data_mem.v:60$261'.
Found and cleaned up 4 empty switches in `\data_mem.$proc$verilog/data_mem.v:240$247'.
Removing empty process `data_mem.$proc$verilog/data_mem.v:240$247'.
Found and cleaned up 1 empty switch in `\data_mem.$proc$verilog/data_mem.v:231$243'.
Removing empty process `data_mem.$proc$verilog/data_mem.v:231$243'.
Removing empty process `branch_predictor.$proc$verilog/branch_predictor.v:0$112'.
Found and cleaned up 1 empty switch in `\branch_predictor.$proc$verilog/branch_predictor.v:63$97'.
Removing empty process `branch_predictor.$proc$verilog/branch_predictor.v:63$97'.
Removing empty process `branch_predictor.$proc$verilog/branch_predictor.v:54$96'.
Removing empty process `ALUControl.$proc$verilog/alu_control.v:0$87'.
Found and cleaned up 10 empty switches in `\ALUControl.$proc$verilog/alu_control.v:82$86'.
Removing empty process `ALUControl.$proc$verilog/alu_control.v:82$86'.
Removing empty process `top.$proc$toplevel.v:52$326'.
Removing empty process `top.$proc$toplevel.v:51$325'.
Found and cleaned up 1 empty switch in `\regfile.$proc$verilog/register_file.v:95$302'.
Removing empty process `regfile.$proc$verilog/register_file.v:95$302'.
Removing empty process `program_counter.$proc$verilog/program_counter.v:0$299'.
Removing empty process `program_counter.$proc$verilog/program_counter.v:65$298'.
Cleaned up 18 empty switches.

23. Executing OPT pass (performing simple optimizations).

23.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module mem_wb.
Optimizing module ex_mem.
Optimizing module id_ex.
Optimizing module if_id.
Optimizing module mux2to1.
Optimizing module instruction_memory.
<suppressed ~1 debug messages>
Optimizing module imm_gen.
Optimizing module ForwardingUnit.
<suppressed ~4 debug messages>
Optimizing module adder_dsp.
Optimizing module data_mem.
<suppressed ~24 debug messages>
Optimizing module sign_mask_gen.
Optimizing module cpu.
Optimizing module control.
Optimizing module branch_predictor.
Optimizing module branch_decision.
Optimizing module ALUControl.
<suppressed ~9 debug messages>
Optimizing module alu.
<suppressed ~3 debug messages>
Optimizing module full_adder.
Optimizing module $paramod\mux2to1\WIDTH=11.
Optimizing module $paramod\mux2to1\WIDTH=9.
Optimizing module top.
Optimizing module dsp_adder.
Optimizing module regfile.
<suppressed ~4 debug messages>
Optimizing module program_counter.

23.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mem_wb'.
Finding identical cells in module `\ex_mem'.
Finding identical cells in module `\id_ex'.
Finding identical cells in module `\if_id'.
Finding identical cells in module `\mux2to1'.
Finding identical cells in module `\instruction_memory'.
Finding identical cells in module `\imm_gen'.
Finding identical cells in module `\ForwardingUnit'.
<suppressed ~9 debug messages>
Finding identical cells in module `\adder_dsp'.
Finding identical cells in module `\data_mem'.
<suppressed ~72 debug messages>
Finding identical cells in module `\sign_mask_gen'.
Finding identical cells in module `\cpu'.
Finding identical cells in module `\control'.
<suppressed ~60 debug messages>
Finding identical cells in module `\branch_predictor'.
<suppressed ~6 debug messages>
Finding identical cells in module `\branch_decision'.
<suppressed ~6 debug messages>
Finding identical cells in module `\ALUControl'.
<suppressed ~108 debug messages>
Finding identical cells in module `\alu'.
<suppressed ~6 debug messages>
Finding identical cells in module `\full_adder'.
Finding identical cells in module `$paramod\mux2to1\WIDTH=11'.
Finding identical cells in module `$paramod\mux2to1\WIDTH=9'.
Finding identical cells in module `\top'.
Finding identical cells in module `\dsp_adder'.
Finding identical cells in module `\regfile'.
<suppressed ~3 debug messages>
Finding identical cells in module `\program_counter'.
Removed a total of 90 cells.

23.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mem_wb..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \ex_mem..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \id_ex..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \if_id..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \mux2to1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \instruction_memory..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \imm_gen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ForwardingUnit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \adder_dsp..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \data_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \sign_mask_gen..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \cpu..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \control..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \branch_predictor..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \branch_decision..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \ALUControl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$457.
    dead port 2/2 on $mux $procmux$496.
    dead port 2/2 on $mux $procmux$455.
    dead port 2/2 on $mux $procmux$447.
    dead port 2/2 on $mux $procmux$482.
    dead port 2/2 on $mux $procmux$434.
    dead port 2/2 on $mux $procmux$432.
    dead port 2/2 on $mux $procmux$512.
    dead port 2/2 on $mux $procmux$418.
    dead port 2/2 on $mux $procmux$471.
    dead port 2/2 on $mux $procmux$416.
    dead port 2/2 on $mux $procmux$407.
Running muxtree optimizer on module \alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \full_adder..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\mux2to1\WIDTH=11..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\mux2to1\WIDTH=9..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \dsp_adder..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \regfile..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \program_counter..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 12 multiplexer ports.
<suppressed ~43 debug messages>

23.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mem_wb.
  Optimizing cells in module \ex_mem.
  Optimizing cells in module \id_ex.
  Optimizing cells in module \if_id.
  Optimizing cells in module \mux2to1.
  Optimizing cells in module \instruction_memory.
  Optimizing cells in module \imm_gen.
    New ctrl vector for $pmux cell $procmux$332: { $procmux$338_CMP $procmux$337_CMP $auto$opt_reduce.cc:134:opt_mux$561 $procmux$334_CMP $procmux$333_CMP }
  Optimizing cells in module \imm_gen.
  Optimizing cells in module \ForwardingUnit.
  Optimizing cells in module \adder_dsp.
  Optimizing cells in module \data_mem.
    Consolidated identical input bits for $mux cell $procmux$339:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$339_Y
      New ports: A=1'0, B=1'1, Y=$procmux$339_Y [0]
      New connections: $procmux$339_Y [31:1] = { $procmux$339_Y [0] $procmux$339_Y [0] $procmux$339_Y [0] $procmux$339_Y [0] $procmux$339_Y [0] $procmux$339_Y [0] $procmux$339_Y [0] $procmux$339_Y [0] $procmux$339_Y [0] $procmux$339_Y [0] $procmux$339_Y [0] $procmux$339_Y [0] $procmux$339_Y [0] $procmux$339_Y [0] $procmux$339_Y [0] $procmux$339_Y [0] $procmux$339_Y [0] $procmux$339_Y [0] $procmux$339_Y [0] $procmux$339_Y [0] $procmux$339_Y [0] $procmux$339_Y [0] $procmux$339_Y [0] $procmux$339_Y [0] $procmux$339_Y [0] $procmux$339_Y [0] $procmux$339_Y [0] $procmux$339_Y [0] $procmux$339_Y [0] $procmux$339_Y [0] $procmux$339_Y [0] }
    New ctrl vector for $pmux cell $procmux$374: { $procmux$385_CMP $procmux$382_CMP $auto$opt_reduce.cc:134:opt_mux$563 }
    New ctrl vector for $pmux cell $procmux$386: { $procmux$385_CMP $auto$opt_reduce.cc:134:opt_mux$565 }
  Optimizing cells in module \data_mem.
  Optimizing cells in module \sign_mask_gen.
  Optimizing cells in module \cpu.
  Optimizing cells in module \control.
  Optimizing cells in module \branch_predictor.
  Optimizing cells in module \branch_decision.
  Optimizing cells in module \ALUControl.
    New ctrl vector for $pmux cell $procmux$490: $auto$opt_reduce.cc:134:opt_mux$567
    New ctrl vector for $pmux cell $procmux$438: { $procmux$511_CMP $procmux$510_CMP $auto$opt_reduce.cc:134:opt_mux$569 $procmux$509_CMP $procmux$508_CMP $procmux$507_CMP $procmux$506_CMP }
    New ctrl vector for $pmux cell $procmux$515: { $auto$opt_reduce.cc:134:opt_mux$571 $procmux$521_CMP $procmux$520_CMP $procmux$519_CMP $procmux$518_CMP $procmux$517_CMP $procmux$516_CMP }
    New ctrl vector for $pmux cell $procmux$462: { $procmux$511_CMP $auto$opt_reduce.cc:134:opt_mux$573 $procmux$509_CMP $procmux$507_CMP $procmux$506_CMP $procmux$510_CMP $procmux$508_CMP }
    New ctrl vector for $pmux cell $procmux$478: $auto$opt_reduce.cc:134:opt_mux$575
  Optimizing cells in module \ALUControl.
  Optimizing cells in module \alu.
  Optimizing cells in module \full_adder.
  Optimizing cells in module $paramod\mux2to1\WIDTH=11.
  Optimizing cells in module $paramod\mux2to1\WIDTH=9.
  Optimizing cells in module \top.
  Optimizing cells in module \dsp_adder.
  Optimizing cells in module \regfile.
    Consolidated identical input bits for $mux cell $procmux$524:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$524_Y
      New ports: A=1'0, B=1'1, Y=$procmux$524_Y [0]
      New connections: $procmux$524_Y [31:1] = { $procmux$524_Y [0] $procmux$524_Y [0] $procmux$524_Y [0] $procmux$524_Y [0] $procmux$524_Y [0] $procmux$524_Y [0] $procmux$524_Y [0] $procmux$524_Y [0] $procmux$524_Y [0] $procmux$524_Y [0] $procmux$524_Y [0] $procmux$524_Y [0] $procmux$524_Y [0] $procmux$524_Y [0] $procmux$524_Y [0] $procmux$524_Y [0] $procmux$524_Y [0] $procmux$524_Y [0] $procmux$524_Y [0] $procmux$524_Y [0] $procmux$524_Y [0] $procmux$524_Y [0] $procmux$524_Y [0] $procmux$524_Y [0] $procmux$524_Y [0] $procmux$524_Y [0] $procmux$524_Y [0] $procmux$524_Y [0] $procmux$524_Y [0] $procmux$524_Y [0] $procmux$524_Y [0] }
  Optimizing cells in module \regfile.
  Optimizing cells in module \program_counter.
Performed a total of 10 changes.

23.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mem_wb'.
Finding identical cells in module `\ex_mem'.
Finding identical cells in module `\id_ex'.
Finding identical cells in module `\if_id'.
Finding identical cells in module `\mux2to1'.
Finding identical cells in module `\instruction_memory'.
Finding identical cells in module `\imm_gen'.
Finding identical cells in module `\ForwardingUnit'.
Finding identical cells in module `\adder_dsp'.
Finding identical cells in module `\data_mem'.
<suppressed ~3 debug messages>
Finding identical cells in module `\sign_mask_gen'.
Finding identical cells in module `\cpu'.
Finding identical cells in module `\control'.
Finding identical cells in module `\branch_predictor'.
Finding identical cells in module `\branch_decision'.
Finding identical cells in module `\ALUControl'.
<suppressed ~6 debug messages>
Finding identical cells in module `\alu'.
Finding identical cells in module `\full_adder'.
Finding identical cells in module `$paramod\mux2to1\WIDTH=11'.
Finding identical cells in module `$paramod\mux2to1\WIDTH=9'.
Finding identical cells in module `\top'.
Finding identical cells in module `\dsp_adder'.
Finding identical cells in module `\regfile'.
Finding identical cells in module `\program_counter'.
Removed a total of 3 cells.

23.6. Executing OPT_RMDFF pass (remove dff with constant values).

23.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mem_wb..
Finding unused cells or wires in module \ex_mem..
Finding unused cells or wires in module \id_ex..
Finding unused cells or wires in module \if_id..
Finding unused cells or wires in module \mux2to1..
Finding unused cells or wires in module \instruction_memory..
Finding unused cells or wires in module \imm_gen..
Finding unused cells or wires in module \ForwardingUnit..
Finding unused cells or wires in module \adder_dsp..
Finding unused cells or wires in module \data_mem..
Finding unused cells or wires in module \sign_mask_gen..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \branch_predictor..
Finding unused cells or wires in module \branch_decision..
Finding unused cells or wires in module \ALUControl..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \full_adder..
Finding unused cells or wires in module $paramod\mux2to1\WIDTH=11..
Finding unused cells or wires in module $paramod\mux2to1\WIDTH=9..
Finding unused cells or wires in module \top..
Finding unused cells or wires in module \dsp_adder..
Finding unused cells or wires in module \regfile..
Finding unused cells or wires in module \program_counter..
Removed 0 unused cells and 295 unused wires.
<suppressed ~23 debug messages>

23.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\mux2to1\WIDTH=11.
Optimizing module $paramod\mux2to1\WIDTH=9.
Optimizing module ALUControl.
Optimizing module ForwardingUnit.
Optimizing module adder_dsp.
Optimizing module alu.
Optimizing module branch_decision.
Optimizing module branch_predictor.
Optimizing module control.
Optimizing module cpu.
Optimizing module data_mem.
Optimizing module dsp_adder.
Optimizing module ex_mem.
Optimizing module full_adder.
Optimizing module id_ex.
Optimizing module if_id.
Optimizing module imm_gen.
Optimizing module instruction_memory.
Optimizing module mem_wb.
Optimizing module mux2to1.
Optimizing module program_counter.
Optimizing module regfile.
Optimizing module sign_mask_gen.
Optimizing module top.

23.9. Rerunning OPT passes. (Maybe there is more to do..)

23.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\mux2to1\WIDTH=11..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\mux2to1\WIDTH=9..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ALUControl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ForwardingUnit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \adder_dsp..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \branch_decision..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \branch_predictor..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \control..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \cpu..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \data_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \dsp_adder..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \ex_mem..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \full_adder..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \id_ex..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \if_id..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \imm_gen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \instruction_memory..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \mem_wb..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \mux2to1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \program_counter..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \regfile..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \sign_mask_gen..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~44 debug messages>

23.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\mux2to1\WIDTH=11.
  Optimizing cells in module $paramod\mux2to1\WIDTH=9.
  Optimizing cells in module \ALUControl.
  Optimizing cells in module \ForwardingUnit.
  Optimizing cells in module \adder_dsp.
  Optimizing cells in module \alu.
  Optimizing cells in module \branch_decision.
  Optimizing cells in module \branch_predictor.
  Optimizing cells in module \control.
  Optimizing cells in module \cpu.
  Optimizing cells in module \data_mem.
  Optimizing cells in module \dsp_adder.
  Optimizing cells in module \ex_mem.
  Optimizing cells in module \full_adder.
  Optimizing cells in module \id_ex.
  Optimizing cells in module \if_id.
  Optimizing cells in module \imm_gen.
  Optimizing cells in module \instruction_memory.
  Optimizing cells in module \mem_wb.
  Optimizing cells in module \mux2to1.
  Optimizing cells in module \program_counter.
  Optimizing cells in module \regfile.
  Optimizing cells in module \sign_mask_gen.
  Optimizing cells in module \top.
Performed a total of 0 changes.

23.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\mux2to1\WIDTH=11'.
Finding identical cells in module `$paramod\mux2to1\WIDTH=9'.
Finding identical cells in module `\ALUControl'.
Finding identical cells in module `\ForwardingUnit'.
Finding identical cells in module `\adder_dsp'.
Finding identical cells in module `\alu'.
Finding identical cells in module `\branch_decision'.
Finding identical cells in module `\branch_predictor'.
Finding identical cells in module `\control'.
Finding identical cells in module `\cpu'.
Finding identical cells in module `\data_mem'.
Finding identical cells in module `\dsp_adder'.
Finding identical cells in module `\ex_mem'.
Finding identical cells in module `\full_adder'.
Finding identical cells in module `\id_ex'.
Finding identical cells in module `\if_id'.
Finding identical cells in module `\imm_gen'.
Finding identical cells in module `\instruction_memory'.
Finding identical cells in module `\mem_wb'.
Finding identical cells in module `\mux2to1'.
Finding identical cells in module `\program_counter'.
Finding identical cells in module `\regfile'.
Finding identical cells in module `\sign_mask_gen'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

23.13. Executing OPT_RMDFF pass (remove dff with constant values).

23.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\mux2to1\WIDTH=11..
Finding unused cells or wires in module $paramod\mux2to1\WIDTH=9..
Finding unused cells or wires in module \ALUControl..
Finding unused cells or wires in module \ForwardingUnit..
Finding unused cells or wires in module \adder_dsp..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \branch_decision..
Finding unused cells or wires in module \branch_predictor..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \data_mem..
Finding unused cells or wires in module \dsp_adder..
Finding unused cells or wires in module \ex_mem..
Finding unused cells or wires in module \full_adder..
Finding unused cells or wires in module \id_ex..
Finding unused cells or wires in module \if_id..
Finding unused cells or wires in module \imm_gen..
Finding unused cells or wires in module \instruction_memory..
Finding unused cells or wires in module \mem_wb..
Finding unused cells or wires in module \mux2to1..
Finding unused cells or wires in module \program_counter..
Finding unused cells or wires in module \regfile..
Finding unused cells or wires in module \sign_mask_gen..
Finding unused cells or wires in module \top..

23.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\mux2to1\WIDTH=11.
Optimizing module $paramod\mux2to1\WIDTH=9.
Optimizing module ALUControl.
Optimizing module ForwardingUnit.
Optimizing module adder_dsp.
Optimizing module alu.
Optimizing module branch_decision.
Optimizing module branch_predictor.
Optimizing module control.
Optimizing module cpu.
Optimizing module data_mem.
Optimizing module dsp_adder.
Optimizing module ex_mem.
Optimizing module full_adder.
Optimizing module id_ex.
Optimizing module if_id.
Optimizing module imm_gen.
Optimizing module instruction_memory.
Optimizing module mem_wb.
Optimizing module mux2to1.
Optimizing module program_counter.
Optimizing module regfile.
Optimizing module sign_mask_gen.
Optimizing module top.

23.16. Finished OPT passes. (There is nothing left to do.)

24. Printing statistics.

=== $paramod\mux2to1\WIDTH=11 ===

   Number of wires:                  4
   Number of wire bits:             34
   Number of public wires:           4
   Number of public wire bits:      34
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $mux                            1

=== $paramod\mux2to1\WIDTH=9 ===

   Number of wires:                  4
   Number of wire bits:             28
   Number of public wires:           4
   Number of public wire bits:      28
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $mux                            1

=== ALUControl ===

   Number of wires:                 35
   Number of wire bits:             98
   Number of public wires:           3
   Number of public wire bits:      18
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 33
     $eq                            18
     $logic_not                      1
     $mux                            2
     $not                            1
     $pmux                           7
     $reduce_or                      4

=== ForwardingUnit ===

   Number of wires:                 23
   Number of wire bits:             39
   Number of public wires:          10
   Number of public wire bits:      26
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 17
     $eq                             4
     $logic_and                      6
     $mux                            4
     $ne                             1
     $reduce_bool                    2

=== adder_dsp ===

   Number of wires:                  4
   Number of wire bits:             97
   Number of public wires:           4
   Number of public wire bits:      97
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     SB_MAC16                        1

=== alu ===

   Number of wires:                 78
   Number of wire bits:           1262
   Number of public wires:          46
   Number of public wire bits:     610
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 74
     $add                            1
     $and                           10
     $eq                            17
     $logic_not                      2
     $logic_or                       1
     $mux                           14
     $not                            5
     $or                            18
     $reduce_bool                    1
     $shl                            1
     $shr                            1
     $sshr                           1
     $xor                            1
     full_adder                      1

=== branch_decision ===

   Number of wires:                 10
   Number of wire bits:             10
   Number of public wires:           7
   Number of public wire bits:       7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $and                            3
     $logic_not                      2
     $or                             1

=== branch_predictor ===

   Number of wires:                 21
   Number of wire bits:            116
   Number of public wires:          10
   Number of public wire bits:     104
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 16
     $add                            1
     $and                            6
     $dff                            2
     $logic_not                      1
     $mux                            2
     $or                             4

=== control ===

   Number of wires:                 36
   Number of wire bits:             42
   Number of public wires:          12
   Number of public wire bits:      18
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 35
     $and                           23
     $not                            7
     $or                             5

=== cpu ===

   Number of wires:                 73
   Number of wire bits:           1642
   Number of public wires:          69
   Number of public wire bits:    1574
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 40
     $or                             4
     $paramod\mux2to1\WIDTH=11       1
     $paramod\mux2to1\WIDTH=9        1
     ALUControl                      1
     ForwardingUnit                  1
     alu                             1
     branch_decision                 1
     branch_predictor                1
     control                         1
     dsp_adder                       2
     ex_mem                          1
     id_ex                           1
     if_id                           1
     imm_gen                         1
     mem_wb                          1
     mux2to1                        18
     program_counter                 1
     regfile                         1
     sign_mask_gen                   1

=== data_mem ===

   Number of wires:                 97
   Number of wire bits:           1480
   Number of public wires:          48
   Number of public wire bits:     715
   Number of memories:               1
   Number of memory bits:         8512
   Number of processes:              0
   Number of cells:                 84
     $and                           13
     $dff                           13
     $eq                             4
     $logic_and                      1
     $logic_not                      1
     $logic_or                       1
     $meminit                        1
     $memrd                          1
     $memwr                          1
     $mux                           37
     $not                            4
     $or                             3
     $pmux                           2
     $reduce_or                      1
     $sub                            1

=== dsp_adder ===

   Number of wires:                  4
   Number of wire bits:            128
   Number of public wires:           4
   Number of public wire bits:     128
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     adder_dsp                       1

=== ex_mem ===

   Number of wires:                  3
   Number of wire bits:            311
   Number of public wires:           3
   Number of public wire bits:     311
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $dff                            1

=== full_adder ===

   Number of wires:                  5
   Number of wire bits:            129
   Number of public wires:           4
   Number of public wire bits:      97
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $add                            2

=== id_ex ===

   Number of wires:                  3
   Number of wire bits:            357
   Number of public wires:           3
   Number of public wire bits:     357
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $dff                            1

=== if_id ===

   Number of wires:                  3
   Number of wire bits:            129
   Number of public wires:           3
   Number of public wire bits:     129
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $dff                            1

=== imm_gen ===

   Number of wires:                  9
   Number of wire bits:             71
   Number of public wires:           2
   Number of public wire bits:      64
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  8
     $eq                             6
     $pmux                           1
     $reduce_or                      1

=== instruction_memory ===

   Number of wires:                  2
   Number of wire bits:             64
   Number of public wires:           2
   Number of public wire bits:      64
   Number of memories:               1
   Number of memory bits:         5696
   Number of processes:              0
   Number of cells:                  2
     $meminit                        1
     $memrd                          1

=== mem_wb ===

   Number of wires:                  3
   Number of wire bits:            235
   Number of public wires:           3
   Number of public wire bits:     235
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $dff                            1

=== mux2to1 ===

   Number of wires:                  4
   Number of wire bits:             97
   Number of public wires:           4
   Number of public wire bits:      97
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $mux                            1

=== program_counter ===

   Number of wires:                  3
   Number of wire bits:             65
   Number of public wires:           3
   Number of public wire bits:      65
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $dff                            1

=== regfile ===

   Number of wires:                 32
   Number of wire bits:            436
   Number of public wires:          15
   Number of public wire bits:     225
   Number of memories:               1
   Number of memory bits:         1024
   Number of processes:              0
   Number of cells:                 28
     $and                            4
     $dff                           10
     $eq                             2
     $logic_and                      1
     $meminit                        1
     $memrd                          2
     $memwr                          1
     $mux                            5
     $reduce_bool                    2

=== sign_mask_gen ===

   Number of wires:                  4
   Number of wire bits:              9
   Number of public wires:           2
   Number of public wire bits:       7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $and                            2
     $not                            3
     $xor                            1

=== top ===

   Number of wires:                 14
   Number of wire bits:            179
   Number of public wires:          14
   Number of public wire bits:     179
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $mux                            1
     SB_HFOSC                        1
     cpu                             1
     data_mem                        1
     instruction_memory              1

=== design hierarchy ===

   top                               1
     cpu                             1
       $paramod\mux2to1\WIDTH=11      1
       $paramod\mux2to1\WIDTH=9      1
       ALUControl                    1
       ForwardingUnit                1
       alu                           1
         full_adder                  1
       branch_decision               1
       branch_predictor              1
       control                       1
       dsp_adder                     2
         adder_dsp                   1
       ex_mem                        1
       id_ex                         1
       if_id                         1
       imm_gen                       1
       mem_wb                        1
       mux2to1                      18
       program_counter               1
       regfile                       1
       sign_mask_gen                 1
     data_mem                        1
     instruction_memory              1

   Number of wires:                550
   Number of wire bits:           8932
   Number of public wires:         355
   Number of public wire bits:    7063
   Number of memories:               3
   Number of memory bits:        15232
   Number of processes:              0
   Number of cells:                343
     $add                            4
     $and                           61
     $dff                           30
     $eq                            51
     $logic_and                      8
     $logic_not                      7
     $logic_or                       2
     $meminit                        3
     $memrd                          4
     $memwr                          2
     $mux                           85
     $ne                             1
     $not                           20
     $or                            35
     $pmux                          10
     $reduce_bool                    5
     $reduce_or                      6
     $shl                            1
     $shr                            1
     $sshr                           1
     $sub                            1
     $xor                            2
     SB_HFOSC                        1
     SB_MAC16                        2

25. Executing SYNTH_ICE40 pass.

25.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/cells_sim.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Generating RTLIL representation for module `\SB_SPRAM256KA'.
Generating RTLIL representation for module `\SB_HFOSC'.
Generating RTLIL representation for module `\SB_LFOSC'.
Generating RTLIL representation for module `\SB_RGBA_DRV'.
Generating RTLIL representation for module `\SB_LED_DRV_CUR'.
Generating RTLIL representation for module `\SB_RGB_DRV'.
Generating RTLIL representation for module `\SB_I2C'.
Generating RTLIL representation for module `\SB_SPI'.
Generating RTLIL representation for module `\SB_LEDDA_IP'.
Generating RTLIL representation for module `\SB_FILTER_50NS'.
Generating RTLIL representation for module `\SB_IO_I3C'.
Generating RTLIL representation for module `\SB_IO_OD'.
Generating RTLIL representation for module `\SB_MAC16'.
Generating RTLIL representation for module `\ICESTORM_RAM'.
Successfully finished Verilog frontend.

25.2. Executing HIERARCHY pass (managing design hierarchy).

25.2.1. Analyzing design hierarchy..
Top module:  \top
Used module:     \data_mem
Used module:     \instruction_memory
Used module:     \cpu
Used module:         \program_counter
Used module:         \dsp_adder
Used module:             \adder_dsp
Used module:         \mux2to1
Used module:         \ALUControl
Used module:         \alu
Used module:             \full_adder
Used module:         \branch_decision
Used module:         \branch_predictor
Used module:         $paramod\mux2to1\WIDTH=11
Used module:         \control
Used module:         $paramod\mux2to1\WIDTH=9
Used module:         \ex_mem
Used module:         \ForwardingUnit
Used module:         \id_ex
Used module:         \if_id
Used module:         \imm_gen
Used module:         \mem_wb
Used module:         \regfile
Used module:         \sign_mask_gen

25.2.2. Analyzing design hierarchy..
Top module:  \top
Used module:     \data_mem
Used module:     \instruction_memory
Used module:     \cpu
Used module:         \program_counter
Used module:         \dsp_adder
Used module:             \adder_dsp
Used module:         \mux2to1
Used module:         \ALUControl
Used module:         \alu
Used module:             \full_adder
Used module:         \branch_decision
Used module:         \branch_predictor
Used module:         $paramod\mux2to1\WIDTH=11
Used module:         \control
Used module:         $paramod\mux2to1\WIDTH=9
Used module:         \ex_mem
Used module:         \ForwardingUnit
Used module:         \id_ex
Used module:         \if_id
Used module:         \imm_gen
Used module:         \mem_wb
Used module:         \regfile
Used module:         \sign_mask_gen
Removed 0 unused modules.

25.3. Executing PROC pass (convert processes to netlists).

25.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

25.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

25.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

25.3.4. Executing PROC_INIT pass (extract init attributes).

25.3.5. Executing PROC_ARST pass (detect async resets in processes).

25.3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).

25.3.7. Executing PROC_DLATCH pass (convert process syncs to latches).

25.3.8. Executing PROC_DFF pass (convert process syncs to FFs).

25.3.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

25.4. Executing FLATTEN pass (flatten design).
Using template instruction_memory for cells of type instruction_memory.
Using template data_mem for cells of type data_mem.
Using template cpu for cells of type cpu.
Using template mux2to1 for cells of type mux2to1.
Using template if_id for cells of type if_id.
Using template ALUControl for cells of type ALUControl.
Using template control for cells of type control.
Using template $paramod\mux2to1\WIDTH=11 for cells of type $paramod\mux2to1\WIDTH=11.
Using template imm_gen for cells of type imm_gen.
Using template branch_predictor for cells of type branch_predictor.
Using template regfile for cells of type regfile.
Using template sign_mask_gen for cells of type sign_mask_gen.
Using template id_ex for cells of type id_ex.
Using template mem_wb for cells of type mem_wb.
Using template ForwardingUnit for cells of type ForwardingUnit.
Using template dsp_adder for cells of type dsp_adder.
Using template alu for cells of type alu.
Using template $paramod\mux2to1\WIDTH=9 for cells of type $paramod\mux2to1\WIDTH=9.
Using template ex_mem for cells of type ex_mem.
Using template branch_decision for cells of type branch_decision.
Using template program_counter for cells of type program_counter.
Using template adder_dsp for cells of type adder_dsp.
Using template full_adder for cells of type full_adder.
<suppressed ~42 debug messages>
No more expansions possible.
Deleting now unused module $paramod\mux2to1\WIDTH=11.
Deleting now unused module $paramod\mux2to1\WIDTH=9.
Deleting now unused module ALUControl.
Deleting now unused module ForwardingUnit.
Deleting now unused module adder_dsp.
Deleting now unused module alu.
Deleting now unused module branch_decision.
Deleting now unused module branch_predictor.
Deleting now unused module control.
Deleting now unused module cpu.
Deleting now unused module data_mem.
Deleting now unused module dsp_adder.
Deleting now unused module ex_mem.
Deleting now unused module full_adder.
Deleting now unused module id_ex.
Deleting now unused module if_id.
Deleting now unused module imm_gen.
Deleting now unused module instruction_memory.
Deleting now unused module mem_wb.
Deleting now unused module mux2to1.
Deleting now unused module program_counter.
Deleting now unused module regfile.
Deleting now unused module sign_mask_gen.

25.5. Executing TRIBUF pass.

25.6. Executing DEMINOUT pass (demote inout ports to input or output).

25.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

25.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

25.9. Executing CHECK pass (checking for obvious problems).
checking module top..
found and reported 0 problems.

25.10. Executing OPT pass (performing simple optimizations).

25.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

25.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

25.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~54 debug messages>

25.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

25.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

25.10.6. Executing OPT_RMDFF pass (remove dff with constant values).

25.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

25.10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

25.10.9. Rerunning OPT passes. (Maybe there is more to do..)

25.10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~54 debug messages>

25.10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

25.10.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

25.10.13. Executing OPT_RMDFF pass (remove dff with constant values).

25.10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

25.10.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

25.10.16. Finished OPT passes. (There is nothing left to do.)

25.11. Executing WREDUCE pass (reducing word size of cells).
Removed top 23 address bits (of 32) from memory init port top.$techmap\data_mem_inst.$meminit$\data_block$verilog/data_mem.v:0$259 (data_mem_inst.data_block).
Removed top 23 address bits (of 32) from memory read port top.$techmap\data_mem_inst.$memrd$\data_block$verilog/data_mem.v:261$254 (data_mem_inst.data_block).
Removed top 23 address bits (of 32) from memory write port top.$techmap\data_mem_inst.$memwr$\data_block$verilog/data_mem.v:0$260 (data_mem_inst.data_block).
Removed top 24 address bits (of 32) from memory init port top.$techmap\inst_mem.$meminit$\instruction_memory$verilog/instruction_mem.v:0$287 (inst_mem.instruction_memory).
Removed top 24 address bits (of 32) from memory read port top.$techmap\inst_mem.$memrd$\instruction_memory$verilog/instruction_mem.v:67$285 (inst_mem.instruction_memory).
Removed top 27 address bits (of 32) from memory init port top.$techmap\processor.register_files.$meminit$\regfile$verilog/register_file.v:0$321 (processor.register_files.regfile).
Removed top 18 bits (of 32) from port B of cell top.$techmap\data_mem_inst.$eq$verilog/data_mem.v:232$245 ($eq).
Removed top 23 bits (of 32) from FF cell top.$techmap\data_mem_inst.$procdff$543 ($dff).
Removed top 31 bits (of 32) from FF cell top.$techmap\data_mem_inst.$procdff$545 ($dff).
Removed cell top.$techmap\data_mem_inst.$procmux$341 ($mux).
Removed cell top.$techmap\data_mem_inst.$procmux$343 ($mux).
Removed top 31 bits (of 32) from port B of cell top.$techmap\data_mem_inst.$procmux$382_CMP0 ($eq).
Removed top 30 bits (of 32) from port B of cell top.$techmap\data_mem_inst.$procmux$387_CMP0 ($eq).
Removed top 30 bits (of 32) from port B of cell top.$techmap\data_mem_inst.$procmux$388_CMP0 ($eq).
Removed top 19 bits (of 32) from port B of cell top.$techmap\data_mem_inst.$sub$verilog/data_mem.v:283$258 ($sub).
Removed top 23 bits (of 32) from port Y of cell top.$techmap\data_mem_inst.$sub$verilog/data_mem.v:283$258 ($sub).
Removed top 1 bits (of 10) from port A of cell top.$techmap\data_mem_inst.$sub$verilog/data_mem.v:283$258 ($sub).
Removed top 12 bits (of 13) from port B of cell top.$techmap\data_mem_inst.$sub$verilog/data_mem.v:283$258 ($sub).
Removed top 4 bits (of 7) from mux cell top.$techmap\processor.alu_control.$procmux$403 ($pmux).
Removed top 1 bits (of 2) from port B of cell top.$techmap\processor.alu_control.$procmux$406_CMP0 ($eq).
Removed top 4 bits (of 7) from mux cell top.$techmap\processor.alu_control.$procmux$429 ($pmux).
Removed top 4 bits (of 7) from mux cell top.$techmap\processor.alu_control.$procmux$452 ($pmux).
Removed top 3 bits (of 7) from mux cell top.$techmap\processor.alu_control.$procmux$462 ($pmux).
Removed top 1 bits (of 3) from port B of cell top.$techmap\processor.alu_control.$procmux$468_CMP0 ($eq).
Removed top 3 bits (of 7) from mux cell top.$techmap\processor.alu_control.$procmux$478 ($mux).
Removed top 3 bits (of 7) from mux cell top.$techmap\processor.alu_control.$procmux$490 ($mux).
Removed top 1 bits (of 3) from port B of cell top.$techmap\processor.alu_control.$procmux$493_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$techmap\processor.alu_control.$procmux$510_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell top.$techmap\processor.alu_control.$procmux$517_CMP0 ($eq).
Removed top 2 bits (of 7) from port B of cell top.$techmap\processor.alu_control.$procmux$518_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell top.$techmap\processor.alu_control.$procmux$519_CMP0 ($eq).
Removed top 5 bits (of 7) from port B of cell top.$techmap\processor.alu_control.$procmux$520_CMP0 ($eq).
Removed top 2 bits (of 7) from port B of cell top.$techmap\processor.alu_control.$procmux$522_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell top.$techmap\processor.alu_control.$procmux$523_CMP0 ($eq).
Removed top 1 bits (of 32) from mux cell top.$techmap\processor.immediate_generator.$procmux$332 ($pmux).
Removed top 3 bits (of 4) from port B of cell top.$techmap\processor.immediate_generator.$procmux$335_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$techmap\processor.immediate_generator.$procmux$336_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$techmap\processor.immediate_generator.$procmux$337_CMP0 ($eq).
Removed top 31 bits (of 32) from FF cell top.$techmap\processor.register_files.$procdff$558 ($dff).
Removed cell top.$techmap\processor.register_files.$procmux$526 ($mux).
Removed cell top.$techmap\processor.register_files.$procmux$528 ($mux).
Removed top 44 bits (of 117) from FF cell top.$techmap\processor.mem_wb_reg.$procdff$530 ($dff).
Removed top 3 bits (of 4) from port B of cell top.$techmap\processor.alu_main.$eq$verilog/alu.v:198$12 ($eq).
Removed top 2 bits (of 4) from port B of cell top.$techmap\processor.alu_main.$eq$verilog/alu.v:199$13 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$techmap\processor.alu_main.$eq$verilog/alu.v:200$14 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$techmap\processor.alu_main.$eq$verilog/alu.v:201$15 ($eq).
Removed top 2 bits (of 4) from port B of cell top.$techmap\processor.alu_main.$eq$verilog/alu.v:202$16 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$techmap\processor.alu_main.$eq$verilog/alu.v:203$17 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$techmap\processor.alu_main.$eq$verilog/alu.v:204$18 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$techmap\processor.alu_main.$eq$verilog/alu.v:258$65 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$techmap\processor.alu_main.$eq$verilog/alu.v:259$66 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$techmap\processor.alu_main.$eq$verilog/alu.v:260$67 ($eq).
Removed top 31 bits (of 32) from mux cell top.$techmap\processor.alu_main.$ternary$verilog/alu.v:241$32 ($mux).
Removed top 31 bits (of 32) from mux cell top.$techmap\processor.alu_main.$ternary$verilog/alu.v:241$33 ($mux).
Removed top 46 bits (of 155) from FF cell top.$techmap\processor.ex_mem_reg.$procdff$531 ($dff).
Removed top 12 bits (of 178) from FF cell top.$techmap\processor.id_ex_reg.$procdff$532 ($dff).
Removed top 23 bits (of 32) from wire top.$techmap\data_mem_inst.$0$memwr$\data_block$verilog/data_mem.v:283$178_ADDR[31:0]$248.
Removed top 23 bits (of 32) from wire top.$techmap\data_mem_inst.$memwr$\data_block$verilog/data_mem.v:283$178_ADDR.
Removed top 23 bits (of 32) from wire top.$techmap\data_mem_inst.$sub$verilog/data_mem.v:261$255_Y.
Removed top 4 bits (of 7) from wire top.$techmap\processor.alu_control.$10\ALUCtl[6:0].
Removed top 3 bits (of 7) from wire top.$techmap\processor.alu_control.$3\ALUCtl[6:0].
Removed top 3 bits (of 7) from wire top.$techmap\processor.alu_control.$4\ALUCtl[6:0].
Removed top 3 bits (of 7) from wire top.$techmap\processor.alu_control.$5\ALUCtl[6:0].
Removed top 4 bits (of 7) from wire top.$techmap\processor.alu_control.$6\ALUCtl[6:0].
Removed top 4 bits (of 7) from wire top.$techmap\processor.alu_control.$8\ALUCtl[6:0].
Removed top 31 bits (of 32) from wire top.$techmap\processor.alu_main.$ternary$verilog/alu.v:241$32_Y.
Removed top 31 bits (of 32) from wire top.processor.alu_main.w_slt.
Removed top 12 bits (of 121) from wire top.processor.ex_mem_out.
Removed top 46 bits (of 155) from wire top.processor.ex_mem_reg.data_in.
Removed top 12 bits (of 178) from wire top.processor.id_ex_out.
Removed top 12 bits (of 85) from wire top.processor.mem_wb_out.
Removed top 44 bits (of 117) from wire top.processor.mem_wb_reg.data_in.

25.12. Executing PEEPOPT pass (run peephole optimizers).

25.13. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 20 unused wires.
<suppressed ~1 debug messages>

25.14. Executing SHARE pass (SAT-based resource sharing).
Found 5 cells in module top that may be considered for resource sharing.
  Analyzing resource sharing options for $techmap\processor.alu_main.$sshr$verilog/alu.v:243$36 ($sshr):
    Found 1 activation_patterns using ctrl signal \processor.alu_main.op_sra.
    No candidates found.
  Analyzing resource sharing options for $techmap\processor.alu_main.$shr$verilog/alu.v:242$34 ($shr):
    Found 1 activation_patterns using ctrl signal \processor.alu_main.op_srl.
    No candidates found.
  Analyzing resource sharing options for $techmap\processor.alu_main.$shl$verilog/alu.v:244$38 ($shl):
    Found 1 activation_patterns using ctrl signal \processor.alu_main.op_sll.
    No candidates found.
  Analyzing resource sharing options for $techmap\inst_mem.$memrd$\instruction_memory$verilog/instruction_mem.v:67$285 ($memrd):
    Found 1 activation_patterns using ctrl signal \processor.inst_mux.select.
    No candidates found.
  Analyzing resource sharing options for $techmap\data_mem_inst.$memrd$\data_block$verilog/data_mem.v:261$254 ($memrd):
    Found 1 activation_patterns using ctrl signal $techmap\data_mem_inst.$procmux$373_CMP.
    No candidates found.

25.15. Executing TECHMAP pass (map to technology primitives).

25.15.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

25.15.2. Continuing TECHMAP pass.
No more expansions possible.

25.16. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~1 debug messages>

25.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 1 unused wires.
<suppressed ~2 debug messages>

25.18. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module top:
  creating $macc model for $techmap\processor.alu_main.$add$verilog/alu.v:256$60 ($add).
  creating $macc model for $techmap\processor.alu_main.alu_full_adder.$add$verilog/adder.v:66$10 ($add).
  creating $macc model for $techmap\processor.alu_main.alu_full_adder.$add$verilog/adder.v:66$9 ($add).
  creating $macc model for $techmap\processor.branch_predictor_FSM.$add$verilog/branch_predictor.v:70$110 ($add).
  merging $macc model for $techmap\processor.alu_main.alu_full_adder.$add$verilog/adder.v:66$9 into $techmap\processor.alu_main.alu_full_adder.$add$verilog/adder.v:66$10.
  creating $alu model for $macc $techmap\processor.branch_predictor_FSM.$add$verilog/branch_predictor.v:70$110.
  creating $alu model for $macc $techmap\processor.alu_main.alu_full_adder.$add$verilog/adder.v:66$10.
  creating $alu model for $macc $techmap\processor.alu_main.$add$verilog/alu.v:256$60.
  creating $alu cell for $techmap\processor.alu_main.$add$verilog/alu.v:256$60: $auto$alumacc.cc:485:replace_alu$932
  creating $alu cell for $techmap\processor.alu_main.alu_full_adder.$add$verilog/adder.v:66$10: $auto$alumacc.cc:485:replace_alu$935
  creating $alu cell for $techmap\processor.branch_predictor_FSM.$add$verilog/branch_predictor.v:70$110: $auto$alumacc.cc:485:replace_alu$938
  created 3 $alu and 0 $macc cells.

25.19. Executing OPT pass (performing simple optimizations).

25.19.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

25.19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

25.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~51 debug messages>

25.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

25.19.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

25.19.6. Executing OPT_RMDFF pass (remove dff with constant values).
Promoting init spec \processor.id_ex_reg.data_out [177:166] = 12'xxxxxxxxxxxx to constant driver in module top.
Promoting init spec \processor.mem_wb_reg.data_out [84:73] = 12'xxxxxxxxxxxx to constant driver in module top.
Promoting init spec \processor.ex_mem_reg.data_out [120:109] = 12'xxxxxxxxxxxx to constant driver in module top.
Promoted 3 init specs to constant drivers.

25.19.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 1 unused cells and 3 unused wires.
<suppressed ~2 debug messages>

25.19.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

25.19.9. Rerunning OPT passes. (Maybe there is more to do..)

25.19.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~51 debug messages>

25.19.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

25.19.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

25.19.13. Executing OPT_RMDFF pass (remove dff with constant values).

25.19.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

25.19.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

25.19.16. Finished OPT passes. (There is nothing left to do.)

25.20. Executing FSM pass (extract and optimize FSM).

25.20.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking top.data_mem_inst.state as FSM state register:
    Register has an initialization value.

25.20.2. Executing FSM_EXTRACT pass (extracting FSM from design).

25.20.3. Executing FSM_OPT pass (simple optimizations of FSMs).

25.20.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

25.20.5. Executing FSM_OPT pass (simple optimizations of FSMs).

25.20.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

25.20.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

25.20.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

25.21. Executing OPT pass (performing simple optimizations).

25.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

25.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

25.21.3. Executing OPT_RMDFF pass (remove dff with constant values).

25.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

25.21.5. Finished fast OPT passes.

25.22. Executing MEMORY pass.

25.22.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

25.22.2. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).
Checking cell `$techmap\data_mem_inst.$memwr$\data_block$verilog/data_mem.v:0$260' in module `\top': merged $dff to cell.
Checking cell `$techmap\processor.register_files.$memwr$\regfile$verilog/register_file.v:0$322' in module `\top': merged $dff to cell.
Checking cell `$techmap\data_mem_inst.$memrd$\data_block$verilog/data_mem.v:261$254' in module `\top': merged data $dff with rd enable to cell.
Checking cell `$techmap\inst_mem.$memrd$\instruction_memory$verilog/instruction_mem.v:67$285' in module `\top': no (compatible) $dff found.
Checking cell `$techmap\processor.register_files.$memrd$\regfile$verilog/register_file.v:104$309' in module `\top': merged data $dff to cell.
Checking cell `$techmap\processor.register_files.$memrd$\regfile$verilog/register_file.v:105$310' in module `\top': merged data $dff to cell.

25.22.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 9 unused cells and 12 unused wires.
<suppressed ~10 debug messages>

25.22.4. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

25.22.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

25.22.6. Executing MEMORY_COLLECT pass (generating $mem cells).
Collecting $memrd, $memwr and $meminit for memory `\data_mem_inst.data_block' in module `\top':
  $techmap\data_mem_inst.$meminit$\data_block$verilog/data_mem.v:0$259 ($meminit)
  $techmap\data_mem_inst.$memwr$\data_block$verilog/data_mem.v:0$260 ($memwr)
  $techmap\data_mem_inst.$memrd$\data_block$verilog/data_mem.v:261$254 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\inst_mem.instruction_memory' in module `\top':
  $techmap\inst_mem.$meminit$\instruction_memory$verilog/instruction_mem.v:0$287 ($meminit)
  $techmap\inst_mem.$memrd$\instruction_memory$verilog/instruction_mem.v:67$285 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\processor.register_files.regfile' in module `\top':
  $techmap\processor.register_files.$meminit$\regfile$verilog/register_file.v:0$321 ($meminit)
  $techmap\processor.register_files.$memwr$\regfile$verilog/register_file.v:0$322 ($memwr)
  $techmap\processor.register_files.$memrd$\regfile$verilog/register_file.v:104$309 ($memrd)
  $techmap\processor.register_files.$memrd$\regfile$verilog/register_file.v:105$310 ($memrd)

25.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

25.24. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).
Processing top.data_mem_inst.data_block:
  Properties: ports=2 bits=8512 rports=1 wports=1 dbits=32 abits=9 words=266
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=246 dwaste=0 bwaste=3936 waste=3936 efficiency=51
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3936 efficiency=51
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=246 dwaste=0 bwaste=3936 waste=3936 efficiency=51
    Rule for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=246 dwaste=0 bwaste=3936 waste=3936 efficiency=51
    Rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=246 dwaste=0 bwaste=1968 waste=1968 efficiency=51
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=1968 efficiency=51
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=758 dwaste=0 bwaste=3032 waste=3032 efficiency=25
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3032 efficiency=25
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1782 dwaste=0 bwaste=3564 waste=3564 efficiency=12
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Write port #0 is in clock domain \clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3564 efficiency=12
      Storing for later selection.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=246 dwaste=0 bwaste=1968 waste=1968 efficiency=51
    Rule for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=758 dwaste=0 bwaste=3032 waste=3032 efficiency=25
    Rule for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1782 dwaste=0 bwaste=3564 waste=3564 efficiency=12
    Rule for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=246 dwaste=0 bwaste=1968 waste=1968 efficiency=51
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=758 dwaste=0 bwaste=3032 waste=3032 efficiency=25
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1782 dwaste=0 bwaste=3564 waste=3564 efficiency=12
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'max wports 0' not met.
  Selecting best of 4 rules:
    Efficiency for rule 4.3: efficiency=12, cells=16, acells=1
    Efficiency for rule 4.2: efficiency=25, cells=8, acells=1
    Efficiency for rule 4.1: efficiency=51, cells=4, acells=1
    Efficiency for rule 1.1: efficiency=51, cells=4, acells=2
    Selected rule 4.1 with efficiency 51.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk.
        Mapped to bram port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 0 0>: data_mem_inst.data_block.0.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <1 0 0>: data_mem_inst.data_block.1.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <2 0 0>: data_mem_inst.data_block.2.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <3 0 0>: data_mem_inst.data_block.3.0.0
Processing top.inst_mem.instruction_memory:
  Properties: ports=1 bits=5696 rports=1 wports=0 dbits=32 abits=8 words=178
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=78 dwaste=0 bwaste=1248 waste=1248 efficiency=69
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Read port #0 is in clock domain !~async~.
        Bram port A1.1 has incompatible clock type.
        Failed to map read port #0.
    Mapping to bram type $__ICE40_RAM4K_M0 failed.
  Checking rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=334 dwaste=0 bwaste=2672 waste=2672 efficiency=34
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Read port #0 is in clock domain !~async~.
        Bram port A1.1 has incompatible clock type.
        Failed to map read port #0.
    Mapping to bram type $__ICE40_RAM4K_M123 failed.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=846 dwaste=0 bwaste=3384 waste=3384 efficiency=17
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Read port #0 is in clock domain !~async~.
        Bram port A1.1 has incompatible clock type.
        Failed to map read port #0.
    Mapping to bram type $__ICE40_RAM4K_M123 failed.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1870 dwaste=0 bwaste=3740 waste=3740 efficiency=8
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Read port #0 is in clock domain !~async~.
        Bram port A1.1 has incompatible clock type.
        Failed to map read port #0.
    Mapping to bram type $__ICE40_RAM4K_M123 failed.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  No acceptable bram resources found.
Processing top.processor.register_files.regfile:
  Properties: ports=3 bits=1024 rports=2 wports=1 dbits=32 abits=5 words=32
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=224 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \clk_proc.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk_proc.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk_proc.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \clk_proc.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk_proc.
        Mapped to bram port A1.2.
      Updated properties: dups=2 waste=7168 efficiency=6
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=224 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=224 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=480 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \clk_proc.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk_proc.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk_proc.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \clk_proc.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk_proc.
        Mapped to bram port A1.2.
      Updated properties: dups=2 waste=7680 efficiency=3
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=992 dwaste=0 bwaste=3968 waste=3968 efficiency=3
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \clk_proc.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk_proc.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk_proc.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \clk_proc.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk_proc.
        Mapped to bram port A1.2.
      Updated properties: dups=2 waste=7936 efficiency=1
    Rule for bram type $__ICE40_RAM4K_M123 rejected: requirement 'min efficiency 2' not met.
    Mapping to bram type $__ICE40_RAM4K_M123 failed.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2016 dwaste=0 bwaste=4032 waste=4032 efficiency=1
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'min efficiency 2' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=480 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2016 dwaste=0 bwaste=4032 waste=4032 efficiency=1
    Rule for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=480 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2016 dwaste=0 bwaste=4032 waste=4032 efficiency=1
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'max wports 0' not met.
  Selecting best of 2 rules:
    Efficiency for rule 4.1: efficiency=3, cells=8, acells=1
    Efficiency for rule 1.1: efficiency=6, cells=4, acells=1
    Selected rule 1.1 with efficiency 6.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \clk_proc.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk_proc.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk_proc.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \clk_proc.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk_proc.
        Mapped to bram port A1.2.
      Creating $__ICE40_RAM4K_M0 cell at grid position <0 0 0>: processor.register_files.regfile.0.0.0
      Creating $__ICE40_RAM4K_M0 cell at grid position <0 0 1>: processor.register_files.regfile.0.0.1
      Creating $__ICE40_RAM4K_M0 cell at grid position <1 0 0>: processor.register_files.regfile.1.0.0
      Creating $__ICE40_RAM4K_M0 cell at grid position <1 0 1>: processor.register_files.regfile.1.0.1

25.25. Executing TECHMAP pass (map to technology primitives).

25.25.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/brams_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_RAM4K'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M0'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M123'.
Successfully finished Verilog frontend.

25.25.2. Continuing TECHMAP pass.
Using template $paramod$7c01128c47821c00041f4149da79e5374eeb90af\$__ICE40_RAM4K_M0 for cells of type $__ICE40_RAM4K_M0.
Using template $paramod$73604ec06a18702b3d50b003f675a84164dab2f9\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$e80654b3e4c497f14aeb6a81bd09ce2747c1e5ba\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$3ed7f1f48674aadcee711d42bcdcbf2e83b2acc5\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$6cd6fdde58008442affdc6691bc938748dbbfe51\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$564c877e7397cd934aeea7be88c12a462c84de66\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$78d238d0e01dd7623c82168982898b571015ba56\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$960485841f660243af450c42d6b4560e3d9823f2\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$ee365e53c589ebe31f8e82496cf52135bc95b2b9\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$8f341695f621d2336729f4496f2943367d9fd517\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
No more expansions possible.
<suppressed ~352 debug messages>

25.26. Executing ICE40_BRAMINIT pass.

25.27. Executing OPT pass (performing simple optimizations).

25.27.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~69 debug messages>

25.27.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

25.27.3. Executing OPT_RMDFF pass (remove dff with constant values).

25.27.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 1 unused cells and 201 unused wires.
<suppressed ~2 debug messages>

25.27.5. Finished fast OPT passes.

25.28. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).
Mapping memory cell \inst_mem.instruction_memory in module \top:
  created 178 $dff cells and 0 static cells of width 32.
  read interface: 0 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.

25.29. Executing OPT pass (performing simple optimizations).

25.29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~152 debug messages>

25.29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

25.29.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~48 debug messages>

25.29.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$225:
      Old ports: A={ 24'000000000000000000000000 \data_mem_inst.word_buf [15:8] }, B={ \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15:8] }, Y=$techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$225_Y
      New ports: A=1'0, B=\data_mem_inst.word_buf [15], Y=$techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$225_Y [8]
      New connections: { $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$225_Y [31:9] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$225_Y [7:0] } = { $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$225_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$225_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$225_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$225_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$225_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$225_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$225_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$225_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$225_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$225_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$225_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$225_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$225_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$225_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$225_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$225_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$225_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$225_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$225_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$225_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$225_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$225_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$225_Y [8] \data_mem_inst.word_buf [15:8] }
    Consolidated identical input bits for $mux cell $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$227:
      Old ports: A={ 24'000000000000000000000000 \data_mem_inst.word_buf [7:0] }, B={ \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7:0] }, Y=$techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$227_Y
      New ports: A=1'0, B=\data_mem_inst.word_buf [7], Y=$techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$227_Y [8]
      New connections: { $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$227_Y [31:9] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$227_Y [7:0] } = { $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$227_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$227_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$227_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$227_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$227_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$227_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$227_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$227_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$227_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$227_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$227_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$227_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$227_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$227_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$227_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$227_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$227_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$227_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$227_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$227_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$227_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$227_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$227_Y [8] \data_mem_inst.word_buf [7:0] }
    Consolidated identical input bits for $mux cell $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$230:
      Old ports: A={ 24'000000000000000000000000 \data_mem_inst.word_buf [31:24] }, B={ \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31:24] }, Y=$techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$230_Y
      New ports: A=1'0, B=\data_mem_inst.word_buf [31], Y=$techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$230_Y [8]
      New connections: { $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$230_Y [31:9] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$230_Y [7:0] } = { $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$230_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$230_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$230_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$230_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$230_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$230_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$230_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$230_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$230_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$230_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$230_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$230_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$230_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$230_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$230_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$230_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$230_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$230_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$230_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$230_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$230_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$230_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$230_Y [8] \data_mem_inst.word_buf [31:24] }
    Consolidated identical input bits for $mux cell $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$232:
      Old ports: A={ 24'000000000000000000000000 \data_mem_inst.word_buf [23:16] }, B={ \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23:16] }, Y=$techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$232_Y
      New ports: A=1'0, B=\data_mem_inst.word_buf [23], Y=$techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$232_Y [8]
      New connections: { $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$232_Y [31:9] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$232_Y [7:0] } = { $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$232_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$232_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$232_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$232_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$232_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$232_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$232_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$232_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$232_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$232_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$232_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$232_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$232_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$232_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$232_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$232_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$232_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$232_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$232_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$232_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$232_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$232_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$232_Y [8] \data_mem_inst.word_buf [23:16] }
    Consolidated identical input bits for $mux cell $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$235:
      Old ports: A={ 16'0000000000000000 \data_mem_inst.word_buf [31:16] }, B={ \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31:16] }, Y=$techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$235_Y
      New ports: A=1'0, B=\data_mem_inst.word_buf [31], Y=$techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$235_Y [16]
      New connections: { $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$235_Y [31:17] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$235_Y [15:0] } = { $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$235_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$235_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$235_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$235_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$235_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$235_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$235_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$235_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$235_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$235_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$235_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$235_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$235_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$235_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$235_Y [16] \data_mem_inst.word_buf [31:16] }
    Consolidated identical input bits for $mux cell $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$237:
      Old ports: A={ 16'0000000000000000 \data_mem_inst.word_buf [15:0] }, B={ \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15:0] }, Y=$techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$237_Y
      New ports: A=1'0, B=\data_mem_inst.word_buf [15], Y=$techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$237_Y [16]
      New connections: { $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$237_Y [31:17] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$237_Y [15:0] } = { $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$237_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$237_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$237_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$237_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$237_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$237_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$237_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$237_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$237_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$237_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$237_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$237_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$237_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$237_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$237_Y [16] \data_mem_inst.word_buf [15:0] }
    Consolidated identical input bits for $mux cell $techmap\processor.alu_control.$procmux$429:
      Old ports: A=3'010, B=3'110, Y=$auto$wreduce.cc:460:run$924 [2:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:460:run$924 [2]
      New connections: $auto$wreduce.cc:460:run$924 [1:0] = 2'10
    Consolidated identical input bits for $pmux cell $techmap\processor.alu_control.$procmux$438:
      Old ports: A={ 4'0000 $auto$wreduce.cc:460:run$924 [2:0] }, B={ 25'0000101000011100010000000 $auto$wreduce.cc:460:run$923 [2:0] 14'00000010000000 }, Y=$techmap\processor.alu_control.$7\ALUCtl[6:0]
      New ports: A={ 1'0 $auto$wreduce.cc:460:run$924 [2:0] }, B={ 13'0101011110000 $auto$wreduce.cc:460:run$923 [2:0] 8'00010000 }, Y=$techmap\processor.alu_control.$7\ALUCtl[6:0] [3:0]
      New connections: $techmap\processor.alu_control.$7\ALUCtl[6:0] [6:4] = 3'000
    Consolidated identical input bits for $mux cell $techmap\processor.alu_control.$procmux$452:
      Old ports: A=3'011, B=3'100, Y=$auto$wreduce.cc:460:run$923 [2:0]
      New ports: A=2'01, B=2'10, Y={ $auto$wreduce.cc:460:run$923 [2] $auto$wreduce.cc:460:run$923 [0] }
      New connections: $auto$wreduce.cc:460:run$923 [1] = $auto$wreduce.cc:460:run$923 [0]
    Consolidated identical input bits for $mux cell $techmap\processor.alu_control.$procmux$478:
      Old ports: A=4'1111, B=4'0010, Y=$auto$wreduce.cc:460:run$921 [3:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:460:run$921 [0]
      New connections: $auto$wreduce.cc:460:run$921 [3:1] = { $auto$wreduce.cc:460:run$921 [0] $auto$wreduce.cc:460:run$921 [0] 1'1 }
    Consolidated identical input bits for $mux cell $techmap\processor.alu_control.$procmux$490:
      Old ports: A=4'1111, B=4'0010, Y=$auto$wreduce.cc:460:run$920 [3:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:460:run$920 [0]
      New connections: $auto$wreduce.cc:460:run$920 [3:1] = { $auto$wreduce.cc:460:run$920 [0] $auto$wreduce.cc:460:run$920 [0] 1'1 }
    Consolidated identical input bits for $pmux cell $techmap\processor.alu_control.$procmux$505:
      Old ports: A=7'0001111, B=42'001011001001100110110100011010101101100110, Y=$techmap\processor.alu_control.$2\ALUCtl[6:0]
      New ports: A=4'0001, B=24'001001000110100010101100, Y={ $techmap\processor.alu_control.$2\ALUCtl[6:0] [6:4] $techmap\processor.alu_control.$2\ALUCtl[6:0] [0] }
      New connections: $techmap\processor.alu_control.$2\ALUCtl[6:0] [3:1] = { $techmap\processor.alu_control.$2\ALUCtl[6:0] [0] 2'11 }
    Consolidated identical input bits for $mux cell $techmap\processor.cont_mux.$ternary$verilog/mux2to1.v:51$328:
      Old ports: A={ \processor.control_unit.Jalr \processor.control_unit.ALUSrc \processor.control_unit.Lui \processor.control_unit.Auipc \processor.control_unit.Branch \processor.control_unit.MemRead \processor.control_unit.MemWrite 1'0 \processor.control_unit.RegWrite \processor.control_unit.MemtoReg \processor.control_unit.Jump }, B=11'00000000000, Y=\processor.cont_mux.out
      New ports: A={ \processor.control_unit.Jalr \processor.control_unit.ALUSrc \processor.control_unit.Lui \processor.control_unit.Auipc \processor.control_unit.Branch \processor.control_unit.MemRead \processor.control_unit.MemWrite \processor.control_unit.RegWrite \processor.control_unit.MemtoReg \processor.control_unit.Jump }, B=10'0000000000, Y={ \processor.cont_mux.out [10:4] \processor.cont_mux.out [2:0] }
      New connections: \processor.cont_mux.out [3] = 1'0
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$228:
      Old ports: A=$techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$227_Y, B=$techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$225_Y, Y=\data_mem_inst.out1
      New ports: A={ $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$227_Y [8] \data_mem_inst.word_buf [7:0] }, B={ $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$225_Y [8] \data_mem_inst.word_buf [15:8] }, Y=\data_mem_inst.out1 [8:0]
      New connections: \data_mem_inst.out1 [31:9] = { \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] }
    Consolidated identical input bits for $mux cell $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$233:
      Old ports: A=$techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$232_Y, B=$techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$230_Y, Y=\data_mem_inst.out2
      New ports: A={ $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$232_Y [8] \data_mem_inst.word_buf [23:16] }, B={ $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$230_Y [8] \data_mem_inst.word_buf [31:24] }, Y=\data_mem_inst.out2 [8:0]
      New connections: \data_mem_inst.out2 [31:9] = { \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] }
    Consolidated identical input bits for $mux cell $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$238:
      Old ports: A=$techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$237_Y, B=$techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$235_Y, Y=\data_mem_inst.out3
      New ports: A={ $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$237_Y [16] \data_mem_inst.word_buf [15:0] }, B={ $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$235_Y [16] \data_mem_inst.word_buf [31:16] }, Y=\data_mem_inst.out3 [16:0]
      New connections: \data_mem_inst.out3 [31:17] = { \data_mem_inst.out3 [16] \data_mem_inst.out3 [16] \data_mem_inst.out3 [16] \data_mem_inst.out3 [16] \data_mem_inst.out3 [16] \data_mem_inst.out3 [16] \data_mem_inst.out3 [16] \data_mem_inst.out3 [16] \data_mem_inst.out3 [16] \data_mem_inst.out3 [16] \data_mem_inst.out3 [16] \data_mem_inst.out3 [16] \data_mem_inst.out3 [16] \data_mem_inst.out3 [16] \data_mem_inst.out3 [16] }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $techmap\data_mem_inst.$ternary$verilog/data_mem.v:209$240:
      Old ports: A=\data_mem_inst.out1, B=\data_mem_inst.out2, Y=\data_mem_inst.out5
      New ports: A=\data_mem_inst.out1 [8:0], B=\data_mem_inst.out2 [8:0], Y=\data_mem_inst.out5 [8:0]
      New connections: \data_mem_inst.out5 [31:9] = { \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] }
  Optimizing cells in module \top.
Performed a total of 17 changes.

25.29.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

25.29.6. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $memory\inst_mem.instruction_memory[177]$1347 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[176]$1345 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[175]$1343 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[174]$1341 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[173]$1339 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[172]$1337 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[171]$1335 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[170]$1333 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[169]$1331 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[168]$1329 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[167]$1327 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[166]$1325 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[165]$1323 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[164]$1321 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[163]$1319 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[162]$1317 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[161]$1315 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[160]$1313 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[159]$1311 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[158]$1309 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[157]$1307 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[156]$1305 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[155]$1303 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[154]$1301 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[153]$1299 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[152]$1297 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[151]$1295 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[150]$1293 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[149]$1291 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[148]$1289 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[147]$1287 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[146]$1285 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[145]$1283 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[144]$1281 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[143]$1279 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[142]$1277 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[141]$1275 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[140]$1273 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[139]$1271 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[138]$1269 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[137]$1267 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[136]$1265 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[135]$1263 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[134]$1261 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[133]$1259 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[132]$1257 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[131]$1255 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[130]$1253 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[129]$1251 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[128]$1249 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[127]$1247 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[126]$1245 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[125]$1243 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[124]$1241 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[123]$1239 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[122]$1237 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[121]$1235 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[120]$1233 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[119]$1231 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[118]$1229 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[117]$1227 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[116]$1225 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[115]$1223 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[114]$1221 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[113]$1219 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[112]$1217 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[111]$1215 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[110]$1213 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[109]$1211 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[108]$1209 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[107]$1207 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[106]$1205 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[105]$1203 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[104]$1201 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[103]$1199 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[102]$1197 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[101]$1195 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[100]$1193 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[99]$1191 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[98]$1189 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[97]$1187 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[96]$1185 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[95]$1183 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[94]$1181 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[93]$1179 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[92]$1177 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[91]$1175 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[90]$1173 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[89]$1171 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[88]$1169 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[87]$1167 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[86]$1165 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[85]$1163 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[84]$1161 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[83]$1159 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[82]$1157 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[81]$1155 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[80]$1153 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[79]$1151 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[78]$1149 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[77]$1147 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[76]$1145 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[75]$1143 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[74]$1141 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[73]$1139 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[72]$1137 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[71]$1135 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[70]$1133 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[69]$1131 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[68]$1129 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[67]$1127 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[66]$1125 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[65]$1123 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[64]$1121 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[63]$1119 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[62]$1117 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[61]$1115 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[60]$1113 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[59]$1111 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[58]$1109 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[57]$1107 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[56]$1105 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[55]$1103 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[54]$1101 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[53]$1099 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[52]$1097 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[51]$1095 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[50]$1093 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[49]$1091 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[48]$1089 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[47]$1087 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[46]$1085 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[45]$1083 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[44]$1081 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[43]$1079 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[42]$1077 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[41]$1075 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[40]$1073 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[39]$1071 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[38]$1069 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[37]$1067 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[36]$1065 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[35]$1063 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[34]$1061 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[33]$1059 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[32]$1057 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[31]$1055 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[30]$1053 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[29]$1051 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[28]$1049 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[27]$1047 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[26]$1045 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[25]$1043 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[24]$1041 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[23]$1039 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[22]$1037 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[21]$1035 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[20]$1033 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[19]$1031 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[18]$1029 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[17]$1027 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[16]$1025 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[15]$1023 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[14]$1021 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[13]$1019 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[12]$1017 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[11]$1015 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[10]$1013 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[9]$1011 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[8]$1009 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[7]$1007 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[6]$1005 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[5]$1003 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4]$1001 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3]$999 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2]$997 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1]$995 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[0]$993 ($dff) from module top.
Replaced 178 DFF cells.

25.29.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 510 unused wires.
<suppressed ~1 debug messages>

25.29.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

25.29.9. Rerunning OPT passes. (Maybe there is more to do..)

25.29.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~50 debug messages>

25.29.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][0]$1730:
      Old ports: A=19, B=4407, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][0]$a$1539
      New ports: A=1'0, B=1'1, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][0]$a$1539 [2]
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][0]$a$1539 [31:3] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$a$1539 [1:0] } = { 19'0000000000000000000 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$a$1539 [2] 3'000 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$a$1539 [2] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$a$1539 [2] 4'1011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][10]$1760:
      Old ports: A=32'11111110000001000010011110000011, B=267388691, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][5]$a$1554
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][5]$a$1554 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][5]$a$1554 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][5]$a$1554 [31:8] $memory\inst_mem.instruction_memory$rdmux[0][6][5]$a$1554 [6:5] $memory\inst_mem.instruction_memory$rdmux[0][6][5]$a$1554 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][6][5]$a$1554 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][5]$a$1554 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][5]$a$1554 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][5]$a$1554 [7] 3'111 $memory\inst_mem.instruction_memory$rdmux[0][6][5]$a$1554 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][5]$a$1554 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][5]$a$1554 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][5]$a$1554 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][5]$a$1554 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][5]$a$1554 [7] 4'0000 $memory\inst_mem.instruction_memory$rdmux[0][6][5]$a$1554 [7] 11'00111000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][11]$1763:
      Old ports: A=15179811, B=32'11111110000001000010011110000011, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][5]$b$1555
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][5]$b$1555 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][5]$b$1555 [5] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][5]$b$1555 [31:8] $memory\inst_mem.instruction_memory$rdmux[0][6][5]$b$1555 [6] $memory\inst_mem.instruction_memory$rdmux[0][6][5]$b$1555 [4:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][6][5]$b$1555 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][5]$b$1555 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][5]$b$1555 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][5]$b$1555 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][5]$b$1555 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][5]$b$1555 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][5]$b$1555 [7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][5]$b$1555 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][5]$b$1555 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][5]$b$1555 [5] 3'001 $memory\inst_mem.instruction_memory$rdmux[0][6][5]$b$1555 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][5]$b$1555 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][5]$b$1555 [5] 4'0100 $memory\inst_mem.instruction_memory$rdmux[0][6][5]$b$1555 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][5]$b$1555 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][5]$b$1555 [7] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][12]$1766:
      Old ports: A=499747, B=32'11111110010001000010011110000011, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][6]$a$1557
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][6]$a$1557 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][6]$a$1557 [5] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][6]$a$1557 [31:8] $memory\inst_mem.instruction_memory$rdmux[0][6][6]$a$1557 [6] $memory\inst_mem.instruction_memory$rdmux[0][6][6]$a$1557 [4:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][6][6]$a$1557 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][6]$a$1557 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][6]$a$1557 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][6]$a$1557 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][6]$a$1557 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][6]$a$1557 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][6]$a$1557 [7] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][6][6]$a$1557 [7] 4'0001 $memory\inst_mem.instruction_memory$rdmux[0][6][6]$a$1557 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][6]$a$1557 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][6]$a$1557 [5] 4'0100 $memory\inst_mem.instruction_memory$rdmux[0][6][6]$a$1557 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][6]$a$1557 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][6]$a$1557 [7] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][13]$1769:
      Old ports: A=32'11111111111101111000011110010011, B=32'11111110111101000010010000100011, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][6]$b$1558
      New ports: A=2'01, B=2'10, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][6]$b$1558 [5:4]
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][6]$b$1558 [31:6] $memory\inst_mem.instruction_memory$rdmux[0][6][6]$b$1558 [3:0] } = { 7'1111111 $memory\inst_mem.instruction_memory$rdmux[0][6][6]$b$1558 [4] 6'111101 $memory\inst_mem.instruction_memory$rdmux[0][6][6]$b$1558 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][6]$b$1558 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][6]$b$1558 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][6]$b$1558 [5] 3'001 $memory\inst_mem.instruction_memory$rdmux[0][6][6]$b$1558 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][6]$b$1558 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][6]$b$1558 [4] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][14]$1772:
      Old ports: A=306184303, B=32'11111110000001000010011110000011, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][7]$a$1560
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][7]$a$1560 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][7]$a$1560 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][7]$a$1560 [31:8] $memory\inst_mem.instruction_memory$rdmux[0][6][7]$a$1560 [6:3] $memory\inst_mem.instruction_memory$rdmux[0][6][7]$a$1560 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][6][7]$a$1560 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][7]$a$1560 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][7]$a$1560 [7] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][7]$a$1560 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][7]$a$1560 [7] 3'100 $memory\inst_mem.instruction_memory$rdmux[0][6][7]$a$1560 [2] 3'000 $memory\inst_mem.instruction_memory$rdmux[0][6][7]$a$1560 [7] 4'0000 $memory\inst_mem.instruction_memory$rdmux[0][6][7]$a$1560 [7] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][6][7]$a$1560 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][7]$a$1560 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][7]$a$1560 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][7]$a$1560 [2] $memory\inst_mem.instruction_memory$rdmux[0][6][7]$a$1560 [2] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][7]$a$1560 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][15]$1775:
      Old ports: A=501635, B=32'11111111111101111100011100010011, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][7]$b$1561
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][7]$b$1561 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][7]$b$1561 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][7]$b$1561 [31:8] $memory\inst_mem.instruction_memory$rdmux[0][6][7]$b$1561 [6:5] $memory\inst_mem.instruction_memory$rdmux[0][6][7]$b$1561 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][6][7]$b$1561 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][7]$b$1561 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][7]$b$1561 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][7]$b$1561 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][7]$b$1561 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][7]$b$1561 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][7]$b$1561 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][7]$b$1561 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][7]$b$1561 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][7]$b$1561 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][7]$b$1561 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][7]$b$1561 [4] 5'01111 $memory\inst_mem.instruction_memory$rdmux[0][6][7]$b$1561 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][7]$b$1561 [7] 11'00111000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][16]$1778:
      Old ports: A=32'11111110000001000010011110000011, B=15179811, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][8]$a$1563
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][8]$a$1563 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][8]$a$1563 [5] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][8]$a$1563 [31:8] $memory\inst_mem.instruction_memory$rdmux[0][6][8]$a$1563 [6] $memory\inst_mem.instruction_memory$rdmux[0][6][8]$a$1563 [4:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][6][8]$a$1563 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][8]$a$1563 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][8]$a$1563 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][8]$a$1563 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][8]$a$1563 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][8]$a$1563 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][8]$a$1563 [7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][8]$a$1563 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][8]$a$1563 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][8]$a$1563 [5] 3'001 $memory\inst_mem.instruction_memory$rdmux[0][6][8]$a$1563 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][8]$a$1563 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][8]$a$1563 [5] 4'0100 $memory\inst_mem.instruction_memory$rdmux[0][6][8]$a$1563 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][8]$a$1563 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][8]$a$1563 [7] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][17]$1781:
      Old ports: A=32'11111110000001000010011000100011, B=251658351, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][8]$b$1564
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][8]$b$1564 [9] $memory\inst_mem.instruction_memory$rdmux[0][6][8]$b$1564 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][8]$b$1564 [31:10] $memory\inst_mem.instruction_memory$rdmux[0][6][8]$b$1564 [8:3] $memory\inst_mem.instruction_memory$rdmux[0][6][8]$b$1564 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][6][8]$b$1564 [9] $memory\inst_mem.instruction_memory$rdmux[0][6][8]$b$1564 [9] $memory\inst_mem.instruction_memory$rdmux[0][6][8]$b$1564 [9] $memory\inst_mem.instruction_memory$rdmux[0][6][8]$b$1564 [9] 3'111 $memory\inst_mem.instruction_memory$rdmux[0][6][8]$b$1564 [2] 5'00000 $memory\inst_mem.instruction_memory$rdmux[0][6][8]$b$1564 [9] 4'0000 $memory\inst_mem.instruction_memory$rdmux[0][6][8]$b$1564 [9] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][6][8]$b$1564 [9] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][6][8]$b$1564 [2] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][6][8]$b$1564 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][18]$1784:
      Old ports: A=32'11111110110001000010011110000011, B=32'11111111000001000000011100010011, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][9]$a$1566
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][9]$a$1566 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][9]$a$1566 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][9]$a$1566 [31:8] $memory\inst_mem.instruction_memory$rdmux[0][6][9]$a$1566 [6:5] $memory\inst_mem.instruction_memory$rdmux[0][6][9]$a$1566 [3:0] } = { 7'1111111 $memory\inst_mem.instruction_memory$rdmux[0][6][9]$a$1566 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][9]$a$1566 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][9]$a$1566 [7] 8'00010000 $memory\inst_mem.instruction_memory$rdmux[0][6][9]$a$1566 [7] 11'00111000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][19]$1787:
      Old ports: A=16189363, B=32'10111100100001111100011100000011, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][9]$b$1567
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][9]$b$1567 [14] $memory\inst_mem.instruction_memory$rdmux[0][6][9]$b$1567 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][9]$b$1567 [31:15] $memory\inst_mem.instruction_memory$rdmux[0][6][9]$b$1567 [13:5] $memory\inst_mem.instruction_memory$rdmux[0][6][9]$b$1567 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][6][9]$b$1567 [14] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][9]$b$1567 [14] $memory\inst_mem.instruction_memory$rdmux[0][6][9]$b$1567 [14] $memory\inst_mem.instruction_memory$rdmux[0][6][9]$b$1567 [14] $memory\inst_mem.instruction_memory$rdmux[0][6][9]$b$1567 [14] 3'001 $memory\inst_mem.instruction_memory$rdmux[0][6][9]$b$1567 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][9]$b$1567 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][9]$b$1567 [4] 4'0111 $memory\inst_mem.instruction_memory$rdmux[0][6][9]$b$1567 [14] 6'000111 $memory\inst_mem.instruction_memory$rdmux[0][6][9]$b$1567 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][9]$b$1567 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][1]$1733:
      Old ports: A=1073807635, B=4194415, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [31:5] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [3] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [1:0] } = { 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [4] 7'0000000 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [2] 5'00000 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [4] 7'0000000 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [2] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [2] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][20]$1790:
      Old ports: A=32'11111110110001000010011110000011, B=1542035, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][10]$a$1569
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][10]$a$1569 [13] $memory\inst_mem.instruction_memory$rdmux[0][6][10]$a$1569 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][10]$a$1569 [31:14] $memory\inst_mem.instruction_memory$rdmux[0][6][10]$a$1569 [12:5] $memory\inst_mem.instruction_memory$rdmux[0][6][10]$a$1569 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][6][10]$a$1569 [13] $memory\inst_mem.instruction_memory$rdmux[0][6][10]$a$1569 [13] $memory\inst_mem.instruction_memory$rdmux[0][6][10]$a$1569 [13] $memory\inst_mem.instruction_memory$rdmux[0][6][10]$a$1569 [13] $memory\inst_mem.instruction_memory$rdmux[0][6][10]$a$1569 [13] $memory\inst_mem.instruction_memory$rdmux[0][6][10]$a$1569 [13] $memory\inst_mem.instruction_memory$rdmux[0][6][10]$a$1569 [13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][10]$a$1569 [13] $memory\inst_mem.instruction_memory$rdmux[0][6][10]$a$1569 [13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][10]$a$1569 [4] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][6][10]$a$1569 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][10]$a$1569 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][10]$a$1569 [4] 13'0001111000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][21]$1793:
      Old ports: A=32'11111111000001000000011010010011, B=16156595, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][10]$b$1570
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][10]$b$1570 [24] $memory\inst_mem.instruction_memory$rdmux[0][6][10]$b$1570 [5] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][10]$b$1570 [31:25] $memory\inst_mem.instruction_memory$rdmux[0][6][10]$b$1570 [23:6] $memory\inst_mem.instruction_memory$rdmux[0][6][10]$b$1570 [4:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][6][10]$b$1570 [24] $memory\inst_mem.instruction_memory$rdmux[0][6][10]$b$1570 [24] $memory\inst_mem.instruction_memory$rdmux[0][6][10]$b$1570 [24] $memory\inst_mem.instruction_memory$rdmux[0][6][10]$b$1570 [24] $memory\inst_mem.instruction_memory$rdmux[0][6][10]$b$1570 [24] $memory\inst_mem.instruction_memory$rdmux[0][6][10]$b$1570 [24] $memory\inst_mem.instruction_memory$rdmux[0][6][10]$b$1570 [24] $memory\inst_mem.instruction_memory$rdmux[0][6][10]$b$1570 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][10]$b$1570 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][10]$b$1570 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][10]$b$1570 [5] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][6][10]$b$1570 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][10]$b$1570 [5] 6'000011 $memory\inst_mem.instruction_memory$rdmux[0][6][10]$b$1570 [5] 7'1010011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][22]$1796:
      Old ports: A=32'10111100100001111100011110000011, B=182976099, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][11]$a$1572
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][11]$a$1572 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][11]$a$1572 [5] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][11]$a$1572 [31:8] $memory\inst_mem.instruction_memory$rdmux[0][6][11]$a$1572 [6] $memory\inst_mem.instruction_memory$rdmux[0][6][11]$a$1572 [4:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][6][11]$a$1572 [7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][11]$a$1572 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][11]$a$1572 [7] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][11]$a$1572 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][11]$a$1572 [5] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][6][11]$a$1572 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][11]$a$1572 [5] 7'0011111 $memory\inst_mem.instruction_memory$rdmux[0][6][11]$a$1572 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][11]$a$1572 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][11]$a$1572 [5] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][6][11]$a$1572 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][11]$a$1572 [5] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][23]$1799:
      Old ports: A=32'11111110110001000010011110000011, B=32'11111111000001000000011100010011, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][11]$b$1573
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][11]$b$1573 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][11]$b$1573 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][11]$b$1573 [31:8] $memory\inst_mem.instruction_memory$rdmux[0][6][11]$b$1573 [6:5] $memory\inst_mem.instruction_memory$rdmux[0][6][11]$b$1573 [3:0] } = { 7'1111111 $memory\inst_mem.instruction_memory$rdmux[0][6][11]$b$1573 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][11]$b$1573 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][11]$b$1573 [7] 8'00010000 $memory\inst_mem.instruction_memory$rdmux[0][6][11]$b$1573 [7] 11'00111000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][24]$1802:
      Old ports: A=16189363, B=32'10111100100001111100011100000011, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [14] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [31:15] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [13:5] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [14] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [14] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [14] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [14] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [14] 3'001 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [4] 4'0111 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [14] 6'000111 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][25]$1805:
      Old ports: A=32'11111110110001000010011110000011, B=1542035, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][12]$b$1576
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][12]$b$1576 [13] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$b$1576 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][12]$b$1576 [31:14] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$b$1576 [12:5] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$b$1576 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][6][12]$b$1576 [13] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$b$1576 [13] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$b$1576 [13] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$b$1576 [13] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$b$1576 [13] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$b$1576 [13] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$b$1576 [13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$b$1576 [13] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$b$1576 [13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$b$1576 [4] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$b$1576 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$b$1576 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$b$1576 [4] 13'0001111000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][26]$1808:
      Old ports: A=32'11111111000001000000011010010011, B=16156595, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][13]$a$1578
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][13]$a$1578 [24] $memory\inst_mem.instruction_memory$rdmux[0][6][13]$a$1578 [5] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][13]$a$1578 [31:25] $memory\inst_mem.instruction_memory$rdmux[0][6][13]$a$1578 [23:6] $memory\inst_mem.instruction_memory$rdmux[0][6][13]$a$1578 [4:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][6][13]$a$1578 [24] $memory\inst_mem.instruction_memory$rdmux[0][6][13]$a$1578 [24] $memory\inst_mem.instruction_memory$rdmux[0][6][13]$a$1578 [24] $memory\inst_mem.instruction_memory$rdmux[0][6][13]$a$1578 [24] $memory\inst_mem.instruction_memory$rdmux[0][6][13]$a$1578 [24] $memory\inst_mem.instruction_memory$rdmux[0][6][13]$a$1578 [24] $memory\inst_mem.instruction_memory$rdmux[0][6][13]$a$1578 [24] $memory\inst_mem.instruction_memory$rdmux[0][6][13]$a$1578 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][13]$a$1578 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][13]$a$1578 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][13]$a$1578 [5] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][6][13]$a$1578 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][13]$a$1578 [5] 6'000011 $memory\inst_mem.instruction_memory$rdmux[0][6][13]$a$1578 [5] 7'1010011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][27]$1811:
      Old ports: A=32'10111100100001111100011110000011, B=16205747, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][13]$b$1579
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][13]$b$1579 [15] $memory\inst_mem.instruction_memory$rdmux[0][6][13]$b$1579 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][13]$b$1579 [31:16] $memory\inst_mem.instruction_memory$rdmux[0][6][13]$b$1579 [14:5] $memory\inst_mem.instruction_memory$rdmux[0][6][13]$b$1579 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][6][13]$b$1579 [15] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][13]$b$1579 [15] $memory\inst_mem.instruction_memory$rdmux[0][6][13]$b$1579 [15] $memory\inst_mem.instruction_memory$rdmux[0][6][13]$b$1579 [15] $memory\inst_mem.instruction_memory$rdmux[0][6][13]$b$1579 [15] 3'001 $memory\inst_mem.instruction_memory$rdmux[0][6][13]$b$1579 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][13]$b$1579 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][13]$b$1579 [4] 13'0111100011110 $memory\inst_mem.instruction_memory$rdmux[0][6][13]$b$1579 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][28]$1814:
      Old ports: A=267908883, B=32'11111110110001000010011110000011, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][14]$a$1581
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][14]$a$1581 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][14]$a$1581 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][14]$a$1581 [31:8] $memory\inst_mem.instruction_memory$rdmux[0][6][14]$a$1581 [6:5] $memory\inst_mem.instruction_memory$rdmux[0][6][14]$a$1581 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][6][14]$a$1581 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][14]$a$1581 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][14]$a$1581 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][14]$a$1581 [7] 3'111 $memory\inst_mem.instruction_memory$rdmux[0][6][14]$a$1581 [4] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][6][14]$a$1581 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][14]$a$1581 [4] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][6][14]$a$1581 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][14]$a$1581 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][14]$a$1581 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][14]$a$1581 [4] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][14]$a$1581 [4] 10'0111000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][29]$1817:
      Old ports: A=32'11111111000001000000011010010011, B=16156595, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][14]$b$1582
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][14]$b$1582 [24] $memory\inst_mem.instruction_memory$rdmux[0][6][14]$b$1582 [5] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][14]$b$1582 [31:25] $memory\inst_mem.instruction_memory$rdmux[0][6][14]$b$1582 [23:6] $memory\inst_mem.instruction_memory$rdmux[0][6][14]$b$1582 [4:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][6][14]$b$1582 [24] $memory\inst_mem.instruction_memory$rdmux[0][6][14]$b$1582 [24] $memory\inst_mem.instruction_memory$rdmux[0][6][14]$b$1582 [24] $memory\inst_mem.instruction_memory$rdmux[0][6][14]$b$1582 [24] $memory\inst_mem.instruction_memory$rdmux[0][6][14]$b$1582 [24] $memory\inst_mem.instruction_memory$rdmux[0][6][14]$b$1582 [24] $memory\inst_mem.instruction_memory$rdmux[0][6][14]$b$1582 [24] $memory\inst_mem.instruction_memory$rdmux[0][6][14]$b$1582 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][14]$b$1582 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][14]$b$1582 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][14]$b$1582 [5] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][6][14]$b$1582 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][14]$b$1582 [5] 6'000011 $memory\inst_mem.instruction_memory$rdmux[0][6][14]$b$1582 [5] 7'1010011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][2]$1736:
      Old ports: A=32'10111011000000010000000100010011, B=1141974563, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][1]$a$1542
      New ports: A=2'01, B=2'10, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][1]$a$1542 [5:4]
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][1]$a$1542 [31:6] $memory\inst_mem.instruction_memory$rdmux[0][6][1]$a$1542 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][6][1]$a$1542 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][1]$a$1542 [5:4] $memory\inst_mem.instruction_memory$rdmux[0][6][1]$a$1542 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][1]$a$1542 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][1]$a$1542 [5:4] $memory\inst_mem.instruction_memory$rdmux[0][6][1]$a$1542 [4] 3'000 $memory\inst_mem.instruction_memory$rdmux[0][6][1]$a$1542 [5] 6'000100 $memory\inst_mem.instruction_memory$rdmux[0][6][1]$a$1542 [5] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][6][1]$a$1542 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][1]$a$1542 [5:4] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][30]$1820:
      Old ports: A=32'10111100111001111000010000100011, B=32'11111110110001000010011110000011, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][15]$a$1584
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][15]$a$1584 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][15]$a$1584 [5] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][15]$a$1584 [31:8] $memory\inst_mem.instruction_memory$rdmux[0][6][15]$a$1584 [6] $memory\inst_mem.instruction_memory$rdmux[0][6][15]$a$1584 [4:0] } = { 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][15]$a$1584 [7] 4'1111 $memory\inst_mem.instruction_memory$rdmux[0][6][15]$a$1584 [7] 3'011 $memory\inst_mem.instruction_memory$rdmux[0][6][15]$a$1584 [5] 3'001 $memory\inst_mem.instruction_memory$rdmux[0][6][15]$a$1584 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][15]$a$1584 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][15]$a$1584 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][15]$a$1584 [7] 3'001 $memory\inst_mem.instruction_memory$rdmux[0][6][15]$a$1584 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][15]$a$1584 [7] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][31]$1823:
      Old ports: A=1542035, B=32'11111111000001000000011100010011, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][15]$b$1585
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][15]$b$1585 [24] $memory\inst_mem.instruction_memory$rdmux[0][6][15]$b$1585 [7] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][15]$b$1585 [31:25] $memory\inst_mem.instruction_memory$rdmux[0][6][15]$b$1585 [23:8] $memory\inst_mem.instruction_memory$rdmux[0][6][15]$b$1585 [6:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][6][15]$b$1585 [24] $memory\inst_mem.instruction_memory$rdmux[0][6][15]$b$1585 [24] $memory\inst_mem.instruction_memory$rdmux[0][6][15]$b$1585 [24] $memory\inst_mem.instruction_memory$rdmux[0][6][15]$b$1585 [24] $memory\inst_mem.instruction_memory$rdmux[0][6][15]$b$1585 [24] $memory\inst_mem.instruction_memory$rdmux[0][6][15]$b$1585 [24] $memory\inst_mem.instruction_memory$rdmux[0][6][15]$b$1585 [24] 3'000 $memory\inst_mem.instruction_memory$rdmux[0][6][15]$b$1585 [7] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][6][15]$b$1585 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][15]$b$1585 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][15]$b$1585 [7] 14'00001110010011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][32]$1826:
      Old ports: A=16189363, B=32'10111100100001111100011010000011, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][16]$a$1587
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][16]$a$1587 [14] $memory\inst_mem.instruction_memory$rdmux[0][6][16]$a$1587 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][16]$a$1587 [31:15] $memory\inst_mem.instruction_memory$rdmux[0][6][16]$a$1587 [13:5] $memory\inst_mem.instruction_memory$rdmux[0][6][16]$a$1587 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][6][16]$a$1587 [14] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][16]$a$1587 [14] $memory\inst_mem.instruction_memory$rdmux[0][6][16]$a$1587 [14] $memory\inst_mem.instruction_memory$rdmux[0][6][16]$a$1587 [14] $memory\inst_mem.instruction_memory$rdmux[0][6][16]$a$1587 [14] 3'001 $memory\inst_mem.instruction_memory$rdmux[0][6][16]$a$1587 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][16]$a$1587 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][16]$a$1587 [4] 4'0111 $memory\inst_mem.instruction_memory$rdmux[0][6][16]$a$1587 [14] 5'00011 $memory\inst_mem.instruction_memory$rdmux[0][6][16]$a$1587 [4] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][6][16]$a$1587 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][33]$1829:
      Old ports: A=32'11111110110001000010011110000011, B=32'11111111000001000000011100010011, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][16]$b$1588
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][16]$b$1588 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][16]$b$1588 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][16]$b$1588 [31:8] $memory\inst_mem.instruction_memory$rdmux[0][6][16]$b$1588 [6:5] $memory\inst_mem.instruction_memory$rdmux[0][6][16]$b$1588 [3:0] } = { 7'1111111 $memory\inst_mem.instruction_memory$rdmux[0][6][16]$b$1588 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][16]$b$1588 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][16]$b$1588 [7] 8'00010000 $memory\inst_mem.instruction_memory$rdmux[0][6][16]$b$1588 [7] 11'00111000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][34]$1832:
      Old ports: A=16189363, B=32'10111100100001111100011100000011, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][17]$a$1590
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][17]$a$1590 [14] $memory\inst_mem.instruction_memory$rdmux[0][6][17]$a$1590 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][17]$a$1590 [31:15] $memory\inst_mem.instruction_memory$rdmux[0][6][17]$a$1590 [13:5] $memory\inst_mem.instruction_memory$rdmux[0][6][17]$a$1590 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][6][17]$a$1590 [14] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][17]$a$1590 [14] $memory\inst_mem.instruction_memory$rdmux[0][6][17]$a$1590 [14] $memory\inst_mem.instruction_memory$rdmux[0][6][17]$a$1590 [14] $memory\inst_mem.instruction_memory$rdmux[0][6][17]$a$1590 [14] 3'001 $memory\inst_mem.instruction_memory$rdmux[0][6][17]$a$1590 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][17]$a$1590 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][17]$a$1590 [4] 4'0111 $memory\inst_mem.instruction_memory$rdmux[0][6][17]$a$1590 [14] 6'000111 $memory\inst_mem.instruction_memory$rdmux[0][6][17]$a$1590 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][17]$a$1590 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][35]$1835:
      Old ports: A=32'11111110110001000010011110000011, B=1542035, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][17]$b$1591
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][17]$b$1591 [13] $memory\inst_mem.instruction_memory$rdmux[0][6][17]$b$1591 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][17]$b$1591 [31:14] $memory\inst_mem.instruction_memory$rdmux[0][6][17]$b$1591 [12:5] $memory\inst_mem.instruction_memory$rdmux[0][6][17]$b$1591 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][6][17]$b$1591 [13] $memory\inst_mem.instruction_memory$rdmux[0][6][17]$b$1591 [13] $memory\inst_mem.instruction_memory$rdmux[0][6][17]$b$1591 [13] $memory\inst_mem.instruction_memory$rdmux[0][6][17]$b$1591 [13] $memory\inst_mem.instruction_memory$rdmux[0][6][17]$b$1591 [13] $memory\inst_mem.instruction_memory$rdmux[0][6][17]$b$1591 [13] $memory\inst_mem.instruction_memory$rdmux[0][6][17]$b$1591 [13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][17]$b$1591 [13] $memory\inst_mem.instruction_memory$rdmux[0][6][17]$b$1591 [13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][17]$b$1591 [4] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][6][17]$b$1591 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][17]$b$1591 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][17]$b$1591 [4] 13'0001111000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][36]$1838:
      Old ports: A=15124275, B=267876115, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][18]$a$1593
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][18]$a$1593 [12] $memory\inst_mem.instruction_memory$rdmux[0][6][18]$a$1593 [5] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][18]$a$1593 [31:13] $memory\inst_mem.instruction_memory$rdmux[0][6][18]$a$1593 [11:6] $memory\inst_mem.instruction_memory$rdmux[0][6][18]$a$1593 [4:0] } = { 4'0000 $memory\inst_mem.instruction_memory$rdmux[0][6][18]$a$1593 [12] $memory\inst_mem.instruction_memory$rdmux[0][6][18]$a$1593 [12] $memory\inst_mem.instruction_memory$rdmux[0][6][18]$a$1593 [12] $memory\inst_mem.instruction_memory$rdmux[0][6][18]$a$1593 [12] 3'111 $memory\inst_mem.instruction_memory$rdmux[0][6][18]$a$1593 [12] 3'011 $memory\inst_mem.instruction_memory$rdmux[0][6][18]$a$1593 [12] $memory\inst_mem.instruction_memory$rdmux[0][6][18]$a$1593 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][18]$a$1593 [12] 11'01110010011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][37]$1841:
      Old ports: A=32'11111111000001000000011010010011, B=16156595, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][18]$b$1594
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][18]$b$1594 [24] $memory\inst_mem.instruction_memory$rdmux[0][6][18]$b$1594 [5] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][18]$b$1594 [31:25] $memory\inst_mem.instruction_memory$rdmux[0][6][18]$b$1594 [23:6] $memory\inst_mem.instruction_memory$rdmux[0][6][18]$b$1594 [4:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][6][18]$b$1594 [24] $memory\inst_mem.instruction_memory$rdmux[0][6][18]$b$1594 [24] $memory\inst_mem.instruction_memory$rdmux[0][6][18]$b$1594 [24] $memory\inst_mem.instruction_memory$rdmux[0][6][18]$b$1594 [24] $memory\inst_mem.instruction_memory$rdmux[0][6][18]$b$1594 [24] $memory\inst_mem.instruction_memory$rdmux[0][6][18]$b$1594 [24] $memory\inst_mem.instruction_memory$rdmux[0][6][18]$b$1594 [24] $memory\inst_mem.instruction_memory$rdmux[0][6][18]$b$1594 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][18]$b$1594 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][18]$b$1594 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][18]$b$1594 [5] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][6][18]$b$1594 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][18]$b$1594 [5] 6'000011 $memory\inst_mem.instruction_memory$rdmux[0][6][18]$b$1594 [5] 7'1010011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][38]$1844:
      Old ports: A=32'10111100111001111000010000100011, B=32'11111110110001000010011110000011, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][19]$a$1596
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][19]$a$1596 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][19]$a$1596 [5] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][19]$a$1596 [31:8] $memory\inst_mem.instruction_memory$rdmux[0][6][19]$a$1596 [6] $memory\inst_mem.instruction_memory$rdmux[0][6][19]$a$1596 [4:0] } = { 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][19]$a$1596 [7] 4'1111 $memory\inst_mem.instruction_memory$rdmux[0][6][19]$a$1596 [7] 3'011 $memory\inst_mem.instruction_memory$rdmux[0][6][19]$a$1596 [5] 3'001 $memory\inst_mem.instruction_memory$rdmux[0][6][19]$a$1596 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][19]$a$1596 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][19]$a$1596 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][19]$a$1596 [7] 3'001 $memory\inst_mem.instruction_memory$rdmux[0][6][19]$a$1596 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][19]$a$1596 [7] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][39]$1847:
      Old ports: A=32'11111111000001000000011100010011, B=16189363, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][19]$b$1597
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][19]$b$1597 [24] $memory\inst_mem.instruction_memory$rdmux[0][6][19]$b$1597 [5] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][19]$b$1597 [31:25] $memory\inst_mem.instruction_memory$rdmux[0][6][19]$b$1597 [23:6] $memory\inst_mem.instruction_memory$rdmux[0][6][19]$b$1597 [4:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][6][19]$b$1597 [24] $memory\inst_mem.instruction_memory$rdmux[0][6][19]$b$1597 [24] $memory\inst_mem.instruction_memory$rdmux[0][6][19]$b$1597 [24] $memory\inst_mem.instruction_memory$rdmux[0][6][19]$b$1597 [24] $memory\inst_mem.instruction_memory$rdmux[0][6][19]$b$1597 [24] $memory\inst_mem.instruction_memory$rdmux[0][6][19]$b$1597 [24] $memory\inst_mem.instruction_memory$rdmux[0][6][19]$b$1597 [24] $memory\inst_mem.instruction_memory$rdmux[0][6][19]$b$1597 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][19]$b$1597 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][19]$b$1597 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][19]$b$1597 [5] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][6][19]$b$1597 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][19]$b$1597 [5] 8'00000111 $memory\inst_mem.instruction_memory$rdmux[0][6][19]$b$1597 [5] 6'010011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][3]$1739:
      Old ports: A=1149314083, B=1157694483, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][1]$b$1543
      New ports: A=2'10, B=2'01, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][1]$b$1543 [5:4]
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][1]$b$1543 [31:6] $memory\inst_mem.instruction_memory$rdmux[0][6][1]$b$1543 [3:0] } = { 7'0100010 $memory\inst_mem.instruction_memory$rdmux[0][6][1]$b$1543 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][1]$b$1543 [5] 9'000000100 $memory\inst_mem.instruction_memory$rdmux[0][6][1]$b$1543 [5] 11'00100000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][40]$1850:
      Old ports: A=32'10111100100001111100011100000011, B=32'11111110110001000010011110000011, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][20]$a$1599
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][20]$a$1599 [14] $memory\inst_mem.instruction_memory$rdmux[0][6][20]$a$1599 [7] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][20]$a$1599 [31:15] $memory\inst_mem.instruction_memory$rdmux[0][6][20]$a$1599 [13:8] $memory\inst_mem.instruction_memory$rdmux[0][6][20]$a$1599 [6:0] } = { 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][20]$a$1599 [7] 4'1111 $memory\inst_mem.instruction_memory$rdmux[0][6][20]$a$1599 [7] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][6][20]$a$1599 [7] 4'0001 $memory\inst_mem.instruction_memory$rdmux[0][6][20]$a$1599 [14] $memory\inst_mem.instruction_memory$rdmux[0][6][20]$a$1599 [14] $memory\inst_mem.instruction_memory$rdmux[0][6][20]$a$1599 [14] $memory\inst_mem.instruction_memory$rdmux[0][6][20]$a$1599 [7] 12'001110000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][41]$1853:
      Old ports: A=1542035, B=32'11111111000001000000011010010011, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][20]$b$1600
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][20]$b$1600 [24] $memory\inst_mem.instruction_memory$rdmux[0][6][20]$b$1600 [8] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][20]$b$1600 [31:25] $memory\inst_mem.instruction_memory$rdmux[0][6][20]$b$1600 [23:9] $memory\inst_mem.instruction_memory$rdmux[0][6][20]$b$1600 [7:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][6][20]$b$1600 [24] $memory\inst_mem.instruction_memory$rdmux[0][6][20]$b$1600 [24] $memory\inst_mem.instruction_memory$rdmux[0][6][20]$b$1600 [24] $memory\inst_mem.instruction_memory$rdmux[0][6][20]$b$1600 [24] $memory\inst_mem.instruction_memory$rdmux[0][6][20]$b$1600 [24] $memory\inst_mem.instruction_memory$rdmux[0][6][20]$b$1600 [24] $memory\inst_mem.instruction_memory$rdmux[0][6][20]$b$1600 [24] 3'000 $memory\inst_mem.instruction_memory$rdmux[0][6][20]$b$1600 [8] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][6][20]$b$1600 [8] $memory\inst_mem.instruction_memory$rdmux[0][6][20]$b$1600 [8] $memory\inst_mem.instruction_memory$rdmux[0][6][20]$b$1600 [8] 14'00001110010011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][42]$1856:
      Old ports: A=16156595, B=32'10111100100001111100011110000011, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][21]$a$1602
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][21]$a$1602 [14] $memory\inst_mem.instruction_memory$rdmux[0][6][21]$a$1602 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][21]$a$1602 [31:15] $memory\inst_mem.instruction_memory$rdmux[0][6][21]$a$1602 [13:5] $memory\inst_mem.instruction_memory$rdmux[0][6][21]$a$1602 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][6][21]$a$1602 [14] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][21]$a$1602 [14] $memory\inst_mem.instruction_memory$rdmux[0][6][21]$a$1602 [14] $memory\inst_mem.instruction_memory$rdmux[0][6][21]$a$1602 [14] $memory\inst_mem.instruction_memory$rdmux[0][6][21]$a$1602 [14] 3'001 $memory\inst_mem.instruction_memory$rdmux[0][6][21]$a$1602 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][21]$a$1602 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][21]$a$1602 [4] 3'011 $memory\inst_mem.instruction_memory$rdmux[0][6][21]$a$1602 [14] 9'100011110 $memory\inst_mem.instruction_memory$rdmux[0][6][21]$a$1602 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][43]$1859:
      Old ports: A=16205747, B=267908883, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][21]$b$1603
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][21]$b$1603 [12] $memory\inst_mem.instruction_memory$rdmux[0][6][21]$b$1603 [5] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][21]$b$1603 [31:13] $memory\inst_mem.instruction_memory$rdmux[0][6][21]$b$1603 [11:6] $memory\inst_mem.instruction_memory$rdmux[0][6][21]$b$1603 [4:0] } = { 4'0000 $memory\inst_mem.instruction_memory$rdmux[0][6][21]$b$1603 [12] $memory\inst_mem.instruction_memory$rdmux[0][6][21]$b$1603 [12] $memory\inst_mem.instruction_memory$rdmux[0][6][21]$b$1603 [12] $memory\inst_mem.instruction_memory$rdmux[0][6][21]$b$1603 [12] 8'11110111 $memory\inst_mem.instruction_memory$rdmux[0][6][21]$b$1603 [12] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][21]$b$1603 [12] 4'0111 $memory\inst_mem.instruction_memory$rdmux[0][6][21]$b$1603 [5] 6'010011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][44]$1862:
      Old ports: A=32'11111110110001000010011110000011, B=32'11111111000001000000011010010011, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][22]$a$1605
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][22]$a$1605 [8] $memory\inst_mem.instruction_memory$rdmux[0][6][22]$a$1605 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][22]$a$1605 [31:9] $memory\inst_mem.instruction_memory$rdmux[0][6][22]$a$1605 [7:5] $memory\inst_mem.instruction_memory$rdmux[0][6][22]$a$1605 [3:0] } = { 7'1111111 $memory\inst_mem.instruction_memory$rdmux[0][6][22]$a$1605 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][22]$a$1605 [8] $memory\inst_mem.instruction_memory$rdmux[0][6][22]$a$1605 [8] 8'00010000 $memory\inst_mem.instruction_memory$rdmux[0][6][22]$a$1605 [8] 11'00111000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][45]$1865:
      Old ports: A=16156595, B=32'10111100111001111000010000100011, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][22]$b$1606
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][22]$b$1606 [16] $memory\inst_mem.instruction_memory$rdmux[0][6][22]$b$1606 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][22]$b$1606 [31:17] $memory\inst_mem.instruction_memory$rdmux[0][6][22]$b$1606 [15:5] $memory\inst_mem.instruction_memory$rdmux[0][6][22]$b$1606 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][6][22]$b$1606 [16] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][22]$b$1606 [16] $memory\inst_mem.instruction_memory$rdmux[0][6][22]$b$1606 [16] $memory\inst_mem.instruction_memory$rdmux[0][6][22]$b$1606 [16] $memory\inst_mem.instruction_memory$rdmux[0][6][22]$b$1606 [16] 5'00111 $memory\inst_mem.instruction_memory$rdmux[0][6][22]$b$1606 [4] 9'011100001 $memory\inst_mem.instruction_memory$rdmux[0][6][22]$b$1606 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][22]$b$1606 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][22]$b$1606 [4] 6'010011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][46]$1868:
      Old ports: A=32'11111110110001000010011110000011, B=1542035, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][23]$a$1608
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][23]$a$1608 [13] $memory\inst_mem.instruction_memory$rdmux[0][6][23]$a$1608 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][23]$a$1608 [31:14] $memory\inst_mem.instruction_memory$rdmux[0][6][23]$a$1608 [12:5] $memory\inst_mem.instruction_memory$rdmux[0][6][23]$a$1608 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][6][23]$a$1608 [13] $memory\inst_mem.instruction_memory$rdmux[0][6][23]$a$1608 [13] $memory\inst_mem.instruction_memory$rdmux[0][6][23]$a$1608 [13] $memory\inst_mem.instruction_memory$rdmux[0][6][23]$a$1608 [13] $memory\inst_mem.instruction_memory$rdmux[0][6][23]$a$1608 [13] $memory\inst_mem.instruction_memory$rdmux[0][6][23]$a$1608 [13] $memory\inst_mem.instruction_memory$rdmux[0][6][23]$a$1608 [13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][23]$a$1608 [13] $memory\inst_mem.instruction_memory$rdmux[0][6][23]$a$1608 [13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][23]$a$1608 [4] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][6][23]$a$1608 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][23]$a$1608 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][23]$a$1608 [4] 13'0001111000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][47]$1871:
      Old ports: A=32'11111110111101000010011000100011, B=32'11111110110001000010011100000011, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][23]$b$1609
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][23]$b$1609 [8] $memory\inst_mem.instruction_memory$rdmux[0][6][23]$b$1609 [5] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][23]$b$1609 [31:9] $memory\inst_mem.instruction_memory$rdmux[0][6][23]$b$1609 [7:6] $memory\inst_mem.instruction_memory$rdmux[0][6][23]$b$1609 [4:0] } = { 10'1111111011 $memory\inst_mem.instruction_memory$rdmux[0][6][23]$b$1609 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][23]$b$1609 [5] 18'010000100110000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][48]$1874:
      Old ports: A=32'11111110100001000010011110000011, B=32'11110000111101110100011011100011, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][24]$a$1611
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][24]$a$1611 [8] $memory\inst_mem.instruction_memory$rdmux[0][6][24]$a$1611 [5] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][24]$a$1611 [31:9] $memory\inst_mem.instruction_memory$rdmux[0][6][24]$a$1611 [7:6] $memory\inst_mem.instruction_memory$rdmux[0][6][24]$a$1611 [4:0] } = { 4'1111 $memory\inst_mem.instruction_memory$rdmux[0][6][24]$a$1611 [8] $memory\inst_mem.instruction_memory$rdmux[0][6][24]$a$1611 [8] $memory\inst_mem.instruction_memory$rdmux[0][6][24]$a$1611 [8] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][6][24]$a$1611 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][24]$a$1611 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][24]$a$1611 [5] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][6][24]$a$1611 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][24]$a$1611 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][24]$a$1611 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][24]$a$1611 [8] 5'00111 $memory\inst_mem.instruction_memory$rdmux[0][6][24]$a$1611 [5] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][49]$1877:
      Old ports: A=32'11111110100001000010011110000011, B=32'11111111111101111000011110010011, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][24]$b$1612
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][24]$b$1612 [13] $memory\inst_mem.instruction_memory$rdmux[0][6][24]$b$1612 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][24]$b$1612 [31:14] $memory\inst_mem.instruction_memory$rdmux[0][6][24]$b$1612 [12:5] $memory\inst_mem.instruction_memory$rdmux[0][6][24]$b$1612 [3:0] } = { 7'1111111 $memory\inst_mem.instruction_memory$rdmux[0][6][24]$b$1612 [4] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][24]$b$1612 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][24]$b$1612 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][24]$b$1612 [4] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][6][24]$b$1612 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][24]$b$1612 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][24]$b$1612 [4] 13'0001111000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][4]$1742:
      Old ports: A=6071, B=32'10111011100001000000011100010011, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][2]$a$1545
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][2]$a$1545 [18] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$a$1545 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][2]$a$1545 [31:19] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$a$1545 [17:3] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$a$1545 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][6][2]$a$1545 [18] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][2]$a$1545 [18] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$a$1545 [18] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$a$1545 [18] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][2]$a$1545 [18] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$a$1545 [18] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$a$1545 [18] 9'000000000 $memory\inst_mem.instruction_memory$rdmux[0][6][2]$a$1545 [2] 4'0111 $memory\inst_mem.instruction_memory$rdmux[0][6][2]$a$1545 [2] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][2]$a$1545 [2] 4'1011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][50]$1880:
      Old ports: A=32'11111110111101000010010000100011, B=32'11111110100001000010011110000011, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][25]$a$1614
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][25]$a$1614 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][25]$a$1614 [5] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][25]$a$1614 [31:8] $memory\inst_mem.instruction_memory$rdmux[0][6][25]$a$1614 [6] $memory\inst_mem.instruction_memory$rdmux[0][6][25]$a$1614 [4:0] } = { 9'111111101 $memory\inst_mem.instruction_memory$rdmux[0][6][25]$a$1614 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][25]$a$1614 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][25]$a$1614 [5] 10'0100001001 $memory\inst_mem.instruction_memory$rdmux[0][6][25]$a$1614 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][25]$a$1614 [7] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][51]$1883:
      Old ports: A=32'11101100111100000100111011100011, B=32'11111110000001000010011110000011, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][25]$b$1615
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][25]$b$1615 [8] $memory\inst_mem.instruction_memory$rdmux[0][6][25]$b$1615 [5] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][25]$b$1615 [31:9] $memory\inst_mem.instruction_memory$rdmux[0][6][25]$b$1615 [7:6] $memory\inst_mem.instruction_memory$rdmux[0][6][25]$b$1615 [4:0] } = { 3'111 $memory\inst_mem.instruction_memory$rdmux[0][6][25]$b$1615 [8] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][6][25]$b$1615 [8] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][25]$b$1615 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][25]$b$1615 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][25]$b$1615 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][25]$b$1615 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][25]$b$1615 [8] 3'000 $memory\inst_mem.instruction_memory$rdmux[0][6][25]$b$1615 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][25]$b$1615 [8] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][25]$b$1615 [5] 3'111 $memory\inst_mem.instruction_memory$rdmux[0][6][25]$b$1615 [5] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][52]$1886:
      Old ports: A=267388691, B=15179811, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][26]$a$1617
      New ports: A=2'01, B=2'10, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][26]$a$1617 [5:4]
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][26]$a$1617 [31:6] $memory\inst_mem.instruction_memory$rdmux[0][6][26]$a$1617 [3:0] } = { 4'0000 $memory\inst_mem.instruction_memory$rdmux[0][6][26]$a$1617 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][26]$a$1617 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][26]$a$1617 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][26]$a$1617 [4] 3'111 $memory\inst_mem.instruction_memory$rdmux[0][6][26]$a$1617 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][26]$a$1617 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][26]$a$1617 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][26]$a$1617 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][26]$a$1617 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][26]$a$1617 [5] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][6][26]$a$1617 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][26]$a$1617 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][26]$a$1617 [4] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][53]$1889:
      Old ports: A=111, B=10864563, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][26]$b$1618
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][26]$b$1618 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][26]$b$1618 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][26]$b$1618 [31:5] $memory\inst_mem.instruction_memory$rdmux[0][6][26]$b$1618 [3] $memory\inst_mem.instruction_memory$rdmux[0][6][26]$b$1618 [1:0] } = { 8'00000000 $memory\inst_mem.instruction_memory$rdmux[0][6][26]$b$1618 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][26]$b$1618 [4] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][6][26]$b$1618 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][26]$b$1618 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][26]$b$1618 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][26]$b$1618 [4] 3'000 $memory\inst_mem.instruction_memory$rdmux[0][6][26]$b$1618 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][26]$b$1618 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][26]$b$1618 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][26]$b$1618 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][26]$b$1618 [2] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][26]$b$1618 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][54]$1892:
      Old ports: A=3667859, B=12912819, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][27]$a$1620
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][27]$a$1620 [8] $memory\inst_mem.instruction_memory$rdmux[0][6][27]$a$1620 [5] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][27]$a$1620 [31:9] $memory\inst_mem.instruction_memory$rdmux[0][6][27]$a$1620 [7:6] $memory\inst_mem.instruction_memory$rdmux[0][6][27]$a$1620 [4:0] } = { 8'00000000 $memory\inst_mem.instruction_memory$rdmux[0][6][27]$a$1620 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][27]$a$1620 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][27]$a$1620 [8] $memory\inst_mem.instruction_memory$rdmux[0][6][27]$a$1620 [8] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][6][27]$a$1620 [8] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][27]$a$1620 [8] $memory\inst_mem.instruction_memory$rdmux[0][6][27]$a$1620 [8] $memory\inst_mem.instruction_memory$rdmux[0][6][27]$a$1620 [8] $memory\inst_mem.instruction_memory$rdmux[0][6][27]$a$1620 [8] $memory\inst_mem.instruction_memory$rdmux[0][6][27]$a$1620 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][27]$a$1620 [8] $memory\inst_mem.instruction_memory$rdmux[0][6][27]$a$1620 [8] 7'1010011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][55]$1895:
      Old ports: A=101159523, B=3147667, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][27]$b$1621
      New ports: A=2'10, B=2'01, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][27]$b$1621 [5:4]
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][27]$b$1621 [31:6] $memory\inst_mem.instruction_memory$rdmux[0][6][27]$b$1621 [3:0] } = { 5'00000 $memory\inst_mem.instruction_memory$rdmux[0][6][27]$b$1621 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][27]$b$1621 [5] 3'000 $memory\inst_mem.instruction_memory$rdmux[0][6][27]$b$1621 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][27]$b$1621 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][27]$b$1621 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][27]$b$1621 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][27]$b$1621 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][27]$b$1621 [5] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][6][27]$b$1621 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][27]$b$1621 [4] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][27]$b$1621 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][27]$b$1621 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][27]$b$1621 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][56]$1898:
      Old ports: A=80215651, B=3504019, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][28]$a$1623
      New ports: A=2'10, B=2'01, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][28]$a$1623 [5:4]
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][28]$a$1623 [31:6] $memory\inst_mem.instruction_memory$rdmux[0][6][28]$a$1623 [3:0] } = { 5'00000 $memory\inst_mem.instruction_memory$rdmux[0][6][28]$a$1623 [5] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][6][28]$a$1623 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][28]$a$1623 [5:4] $memory\inst_mem.instruction_memory$rdmux[0][6][28]$a$1623 [4] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][6][28]$a$1623 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][28]$a$1623 [5] 3'111 $memory\inst_mem.instruction_memory$rdmux[0][6][28]$a$1623 [5] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][6][28]$a$1623 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][28]$a$1623 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][28]$a$1623 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][57]$1901:
      Old ports: A=329491, B=101161059, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][28]$b$1624
      New ports: A=2'01, B=2'10, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][28]$b$1624 [5:4]
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][28]$b$1624 [31:6] $memory\inst_mem.instruction_memory$rdmux[0][6][28]$b$1624 [3:0] } = { 5'00000 $memory\inst_mem.instruction_memory$rdmux[0][6][28]$b$1624 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][28]$b$1624 [5] 7'0000001 $memory\inst_mem.instruction_memory$rdmux[0][6][28]$b$1624 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][28]$b$1624 [5] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][6][28]$b$1624 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][28]$b$1624 [5:4] $memory\inst_mem.instruction_memory$rdmux[0][6][28]$b$1624 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][28]$b$1624 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][28]$b$1624 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][58]$1904:
      Old ports: A=32'11111111110010001111011000010011, B=32'11111110000001100000011110010011, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][29]$a$1626
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][29]$a$1626 [12] $memory\inst_mem.instruction_memory$rdmux[0][6][29]$a$1626 [7] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][29]$a$1626 [31:13] $memory\inst_mem.instruction_memory$rdmux[0][6][29]$a$1626 [11:8] $memory\inst_mem.instruction_memory$rdmux[0][6][29]$a$1626 [6:0] } = { 7'1111111 $memory\inst_mem.instruction_memory$rdmux[0][6][29]$a$1626 [12] $memory\inst_mem.instruction_memory$rdmux[0][6][29]$a$1626 [12] $memory\inst_mem.instruction_memory$rdmux[0][6][29]$a$1626 [12] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][6][29]$a$1626 [12] $memory\inst_mem.instruction_memory$rdmux[0][6][29]$a$1626 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][29]$a$1626 [7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][29]$a$1626 [12] $memory\inst_mem.instruction_memory$rdmux[0][6][29]$a$1626 [12] $memory\inst_mem.instruction_memory$rdmux[0][6][29]$a$1626 [12] 3'011 $memory\inst_mem.instruction_memory$rdmux[0][6][29]$a$1626 [7] 7'0010011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][59]$1907:
      Old ports: A=150432867, B=46627939, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][29]$b$1627
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][29]$b$1627 [20] $memory\inst_mem.instruction_memory$rdmux[0][6][29]$b$1627 [12] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][29]$b$1627 [31:21] $memory\inst_mem.instruction_memory$rdmux[0][6][29]$b$1627 [19:13] $memory\inst_mem.instruction_memory$rdmux[0][6][29]$b$1627 [11:0] } = { 4'0000 $memory\inst_mem.instruction_memory$rdmux[0][6][29]$b$1627 [20] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][29]$b$1627 [12] 3'011 $memory\inst_mem.instruction_memory$rdmux[0][6][29]$b$1627 [20] 19'0111011110001100011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][5]$1745:
      Old ports: A=493459, B=1113589395, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$1546
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$1546 [21] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$1546 [8] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$1546 [31:22] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$1546 [20:9] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$1546 [7:0] } = { 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$1546 [21] 4'0000 $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$1546 [21] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$1546 [21] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$1546 [8] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$1546 [8] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$1546 [8] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$1546 [8] 14'00001110010011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][60]$1910:
      Old ports: A=362131, B=460691, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][30]$a$1629
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][30]$a$1629 [15] $memory\inst_mem.instruction_memory$rdmux[0][6][30]$a$1629 [8] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][30]$a$1629 [31:16] $memory\inst_mem.instruction_memory$rdmux[0][6][30]$a$1629 [14:9] $memory\inst_mem.instruction_memory$rdmux[0][6][30]$a$1629 [7:0] } = { 14'00000000000001 $memory\inst_mem.instruction_memory$rdmux[0][6][30]$a$1629 [8] 15'100001110010011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][61]$1913:
      Old ports: A=436227, B=4687763, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][30]$b$1630
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][30]$b$1630 [11] $memory\inst_mem.instruction_memory$rdmux[0][6][30]$b$1630 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][30]$b$1630 [31:12] $memory\inst_mem.instruction_memory$rdmux[0][6][30]$b$1630 [10:5] $memory\inst_mem.instruction_memory$rdmux[0][6][30]$b$1630 [3:0] } = { 9'000000000 $memory\inst_mem.instruction_memory$rdmux[0][6][30]$b$1630 [4] 5'00011 $memory\inst_mem.instruction_memory$rdmux[0][6][30]$b$1630 [4] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][6][30]$b$1630 [11] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][30]$b$1630 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][30]$b$1630 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][30]$b$1630 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][30]$b$1630 [4] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][62]$1916:
      Old ports: A=4621971, B=32'11111111000001111010111000100011, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][31]$a$1632
      New ports: A=2'01, B=2'10, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][31]$a$1632 [5:4]
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][31]$a$1632 [31:6] $memory\inst_mem.instruction_memory$rdmux[0][6][31]$a$1632 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][6][31]$a$1632 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][31]$a$1632 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][31]$a$1632 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][31]$a$1632 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][31]$a$1632 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][31]$a$1632 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][31]$a$1632 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][31]$a$1632 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][31]$a$1632 [4] 5'00011 $memory\inst_mem.instruction_memory$rdmux[0][6][31]$a$1632 [5] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][6][31]$a$1632 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][31]$a$1632 [5] 3'110 $memory\inst_mem.instruction_memory$rdmux[0][6][31]$a$1632 [4] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][63]$1919:
      Old ports: A=32'11111110110001111110100011100011, B=32'11111111111101100000011110010011, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][31]$b$1633
      New ports: A=2'10, B=2'01, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][31]$b$1633 [5:4]
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][31]$b$1633 [31:6] $memory\inst_mem.instruction_memory$rdmux[0][6][31]$b$1633 [3:0] } = { 7'1111111 $memory\inst_mem.instruction_memory$rdmux[0][6][31]$b$1633 [4] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][6][31]$b$1633 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][31]$b$1633 [4] 3'011 $memory\inst_mem.instruction_memory$rdmux[0][6][31]$b$1633 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][31]$b$1633 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][31]$b$1633 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][31]$b$1633 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][31]$b$1633 [5:4] $memory\inst_mem.instruction_memory$rdmux[0][6][31]$b$1633 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][31]$b$1633 [4] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][31]$b$1633 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][64]$1922:
      Old ports: A=1088915379, B=32'11111111110001111111011110010011, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][32]$a$1635
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][32]$a$1635 [12] $memory\inst_mem.instruction_memory$rdmux[0][6][32]$a$1635 [5] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][32]$a$1635 [31:13] $memory\inst_mem.instruction_memory$rdmux[0][6][32]$a$1635 [11:6] $memory\inst_mem.instruction_memory$rdmux[0][6][32]$a$1635 [4:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][6][32]$a$1635 [12] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][32]$a$1635 [12] $memory\inst_mem.instruction_memory$rdmux[0][6][32]$a$1635 [12] $memory\inst_mem.instruction_memory$rdmux[0][6][32]$a$1635 [12] $memory\inst_mem.instruction_memory$rdmux[0][6][32]$a$1635 [12] $memory\inst_mem.instruction_memory$rdmux[0][6][32]$a$1635 [12] $memory\inst_mem.instruction_memory$rdmux[0][6][32]$a$1635 [12] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][6][32]$a$1635 [5] 6'001111 $memory\inst_mem.instruction_memory$rdmux[0][6][32]$a$1635 [12] $memory\inst_mem.instruction_memory$rdmux[0][6][32]$a$1635 [12] 11'01111010011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][65]$1925:
      Old ports: A=4687763, B=16189235, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][32]$b$1636
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][32]$b$1636 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][32]$b$1636 [5] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][32]$b$1636 [31:8] $memory\inst_mem.instruction_memory$rdmux[0][6][32]$b$1636 [6] $memory\inst_mem.instruction_memory$rdmux[0][6][32]$b$1636 [4:0] } = { 8'00000000 $memory\inst_mem.instruction_memory$rdmux[0][6][32]$b$1636 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][32]$b$1636 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][32]$b$1636 [5] 4'0111 $memory\inst_mem.instruction_memory$rdmux[0][6][32]$b$1636 [7] 13'0000111010011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][66]$1928:
      Old ports: A=16090547, B=18311267, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][33]$a$1638
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][33]$a$1638 [6] $memory\inst_mem.instruction_memory$rdmux[0][6][33]$a$1638 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][33]$a$1638 [31:7] $memory\inst_mem.instruction_memory$rdmux[0][6][33]$a$1638 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][33]$a$1638 [3:0] } = { 7'0000000 $memory\inst_mem.instruction_memory$rdmux[0][6][33]$a$1638 [6] $memory\inst_mem.instruction_memory$rdmux[0][6][33]$a$1638 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][33]$a$1638 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][33]$a$1638 [4] 3'101 $memory\inst_mem.instruction_memory$rdmux[0][6][33]$a$1638 [6] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][33]$a$1638 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][33]$a$1638 [6] $memory\inst_mem.instruction_memory$rdmux[0][6][33]$a$1638 [6] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][33]$a$1638 [6] $memory\inst_mem.instruction_memory$rdmux[0][6][33]$a$1638 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][33]$a$1638 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][33]$a$1638 [4] 5'10011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][67]$1931:
      Old ports: A=32871, B=329491, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][33]$b$1639
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][33]$b$1639 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][33]$b$1639 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][33]$b$1639 [31:5] $memory\inst_mem.instruction_memory$rdmux[0][6][33]$b$1639 [3] $memory\inst_mem.instruction_memory$rdmux[0][6][33]$b$1639 [1:0] } = { 13'0000000000000 $memory\inst_mem.instruction_memory$rdmux[0][6][33]$b$1639 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][33]$b$1639 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][33]$b$1639 [2] 4'0000 $memory\inst_mem.instruction_memory$rdmux[0][6][33]$b$1639 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][33]$b$1639 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][33]$b$1639 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][33]$b$1639 [2] $memory\inst_mem.instruction_memory$rdmux[0][6][33]$b$1639 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][68]$1934:
      Old ports: A=32'11111111000101010111110011100011, B=378755, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][34]$a$1641
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][34]$a$1641 [8] $memory\inst_mem.instruction_memory$rdmux[0][6][34]$a$1641 [5] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][34]$a$1641 [31:9] $memory\inst_mem.instruction_memory$rdmux[0][6][34]$a$1641 [7:6] $memory\inst_mem.instruction_memory$rdmux[0][6][34]$a$1641 [4:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][6][34]$a$1641 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][34]$a$1641 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][34]$a$1641 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][34]$a$1641 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][34]$a$1641 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][34]$a$1641 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][34]$a$1641 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][34]$a$1641 [5] 3'000 $memory\inst_mem.instruction_memory$rdmux[0][6][34]$a$1641 [5] 4'0101 $memory\inst_mem.instruction_memory$rdmux[0][6][34]$a$1641 [8] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][34]$a$1641 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][34]$a$1641 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][34]$a$1641 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][34]$a$1641 [8] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][34]$a$1641 [5] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][69]$1937:
      Old ports: A=1509139, B=1410451, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][34]$b$1642
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][34]$b$1642 [9] $memory\inst_mem.instruction_memory$rdmux[0][6][34]$b$1642 [7] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][34]$b$1642 [31:10] $memory\inst_mem.instruction_memory$rdmux[0][6][34]$b$1642 [8] $memory\inst_mem.instruction_memory$rdmux[0][6][34]$b$1642 [6:0] } = { 14'00000000000101 $memory\inst_mem.instruction_memory$rdmux[0][6][34]$b$1642 [9] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][34]$b$1642 [7] 13'0000110010011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][6]$1748:
      Old ports: A=427539, B=492947, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][3]$a$1548
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][3]$a$1548 [9] $memory\inst_mem.instruction_memory$rdmux[0][6][3]$a$1548 [7] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][3]$a$1548 [31:10] $memory\inst_mem.instruction_memory$rdmux[0][6][3]$a$1548 [8] $memory\inst_mem.instruction_memory$rdmux[0][6][3]$a$1548 [6:0] } = { 15'000000000000011 $memory\inst_mem.instruction_memory$rdmux[0][6][3]$a$1548 [7] 6'100001 $memory\inst_mem.instruction_memory$rdmux[0][6][3]$a$1548 [7] 7'0010011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][70]$1940:
      Old ports: A=32'11111110111101110000111110100011, B=32'11111111000101110110100011100011, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][35]$a$1644
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][35]$a$1644 [8] $memory\inst_mem.instruction_memory$rdmux[0][6][35]$a$1644 [6] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][35]$a$1644 [31:9] $memory\inst_mem.instruction_memory$rdmux[0][6][35]$a$1644 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][35]$a$1644 [5:0] } = { 7'1111111 $memory\inst_mem.instruction_memory$rdmux[0][6][35]$a$1644 [6] $memory\inst_mem.instruction_memory$rdmux[0][6][35]$a$1644 [8] $memory\inst_mem.instruction_memory$rdmux[0][6][35]$a$1644 [8] $memory\inst_mem.instruction_memory$rdmux[0][6][35]$a$1644 [8] 6'101110 $memory\inst_mem.instruction_memory$rdmux[0][6][35]$a$1644 [6] $memory\inst_mem.instruction_memory$rdmux[0][6][35]$a$1644 [6] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][6][35]$a$1644 [8] $memory\inst_mem.instruction_memory$rdmux[0][6][35]$a$1644 [8] 7'1100011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][71]$1943:
      Old ports: A=32871, B=378499, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][35]$b$1645
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][35]$b$1645 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][35]$b$1645 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][35]$b$1645 [31:8] $memory\inst_mem.instruction_memory$rdmux[0][6][35]$b$1645 [6:3] $memory\inst_mem.instruction_memory$rdmux[0][6][35]$b$1645 [1:0] } = { 13'0000000000000 $memory\inst_mem.instruction_memory$rdmux[0][6][35]$b$1645 [7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][35]$b$1645 [7] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][35]$b$1645 [7] 3'000 $memory\inst_mem.instruction_memory$rdmux[0][6][35]$b$1645 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][35]$b$1645 [7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][35]$b$1645 [2] $memory\inst_mem.instruction_memory$rdmux[0][6][35]$b$1645 [2] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][72]$1946:
      Old ports: A=1509139, B=3635091, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][36]$a$1647
      New ports: A=1'0, B=1'1, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][36]$a$1647 [7]
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][36]$a$1647 [31:8] $memory\inst_mem.instruction_memory$rdmux[0][6][36]$a$1647 [6:0] } = { 10'0000000000 $memory\inst_mem.instruction_memory$rdmux[0][6][36]$a$1647 [7] 6'101110 $memory\inst_mem.instruction_memory$rdmux[0][6][36]$a$1647 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][36]$a$1647 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][36]$a$1647 [7] 11'01110010011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][73]$1949:
      Old ports: A=32'11111110110101110000111110100011, B=1410451, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][36]$b$1648
      New ports: A=2'10, B=2'01, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][36]$b$1648 [5:4]
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][36]$b$1648 [31:6] $memory\inst_mem.instruction_memory$rdmux[0][6][36]$b$1648 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][6][36]$b$1648 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][36]$b$1648 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][36]$b$1648 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][36]$b$1648 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][36]$b$1648 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][36]$b$1648 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][36]$b$1648 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][36]$b$1648 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][36]$b$1648 [5] 4'0101 $memory\inst_mem.instruction_memory$rdmux[0][6][36]$b$1648 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][36]$b$1648 [4] 3'000 $memory\inst_mem.instruction_memory$rdmux[0][6][36]$b$1648 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][36]$b$1648 [5] 7'1100011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][74]$1952:
      Old ports: A=32'11111000000001111000000011100011, B=378499, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][37]$a$1650
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][37]$a$1650 [9] $memory\inst_mem.instruction_memory$rdmux[0][6][37]$a$1650 [5] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][37]$a$1650 [31:10] $memory\inst_mem.instruction_memory$rdmux[0][6][37]$a$1650 [8:6] $memory\inst_mem.instruction_memory$rdmux[0][6][37]$a$1650 [4:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][6][37]$a$1650 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][37]$a$1650 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][37]$a$1650 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][37]$a$1650 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][37]$a$1650 [5] 9'000000001 $memory\inst_mem.instruction_memory$rdmux[0][6][37]$a$1650 [5] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][6][37]$a$1650 [9] 3'000 $memory\inst_mem.instruction_memory$rdmux[0][6][37]$a$1650 [9] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][6][37]$a$1650 [5] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][75]$1955:
      Old ports: A=1509139, B=3635091, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][37]$b$1651
      New ports: A=1'0, B=1'1, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][37]$b$1651 [7]
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][37]$b$1651 [31:8] $memory\inst_mem.instruction_memory$rdmux[0][6][37]$b$1651 [6:0] } = { 10'0000000000 $memory\inst_mem.instruction_memory$rdmux[0][6][37]$b$1651 [7] 6'101110 $memory\inst_mem.instruction_memory$rdmux[0][6][37]$b$1651 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][37]$b$1651 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][37]$b$1651 [7] 11'01110010011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][76]$1958:
      Old ports: A=32'11111110110101110000111110100011, B=1410451, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][38]$a$1653
      New ports: A=2'10, B=2'01, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][38]$a$1653 [5:4]
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][38]$a$1653 [31:6] $memory\inst_mem.instruction_memory$rdmux[0][6][38]$a$1653 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][6][38]$a$1653 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][38]$a$1653 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][38]$a$1653 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][38]$a$1653 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][38]$a$1653 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][38]$a$1653 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][38]$a$1653 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][38]$a$1653 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][38]$a$1653 [5] 4'0101 $memory\inst_mem.instruction_memory$rdmux[0][6][38]$a$1653 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][38]$a$1653 [4] 3'000 $memory\inst_mem.instruction_memory$rdmux[0][6][38]$a$1653 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][38]$a$1653 [5] 7'1100011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][77]$1961:
      Old ports: A=32'11111100000001111001101011100011, B=32'11110110010111111111000001101111, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][38]$b$1654
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][38]$b$1654 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][38]$b$1654 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][38]$b$1654 [31:8] $memory\inst_mem.instruction_memory$rdmux[0][6][38]$b$1654 [6:3] $memory\inst_mem.instruction_memory$rdmux[0][6][38]$b$1654 [1:0] } = { 4'1111 $memory\inst_mem.instruction_memory$rdmux[0][6][38]$b$1654 [7] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][38]$b$1654 [2] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][6][38]$b$1654 [2] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][38]$b$1654 [2] $memory\inst_mem.instruction_memory$rdmux[0][6][38]$b$1654 [2] 4'1111 $memory\inst_mem.instruction_memory$rdmux[0][6][38]$b$1654 [2] $memory\inst_mem.instruction_memory$rdmux[0][6][38]$b$1654 [2] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][38]$b$1654 [7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][38]$b$1654 [7] 4'0110 $memory\inst_mem.instruction_memory$rdmux[0][6][38]$b$1654 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][78]$1964:
      Old ports: A=370307, B=4563587, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][39]$a$1656
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][39]$a$1656 [22] $memory\inst_mem.instruction_memory$rdmux[0][6][39]$a$1656 [10] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][39]$a$1656 [31:23] $memory\inst_mem.instruction_memory$rdmux[0][6][39]$a$1656 [21:11] $memory\inst_mem.instruction_memory$rdmux[0][6][39]$a$1656 [9:0] } = 30'000000000000101101001010000011
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][79]$1967:
      Old ports: A=8761219, B=12955395, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][39]$b$1657
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][39]$b$1657 [22] $memory\inst_mem.instruction_memory$rdmux[0][6][39]$b$1657 [7] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][39]$b$1657 [31:23] $memory\inst_mem.instruction_memory$rdmux[0][6][39]$b$1657 [21:8] $memory\inst_mem.instruction_memory$rdmux[0][6][39]$b$1657 [6:0] } = 30'000000001000101101011110000011
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][7]$1751:
      Old ports: A=460051, B=385876207, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][3]$b$1549
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][3]$b$1549 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][3]$b$1549 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][3]$b$1549 [31:5] $memory\inst_mem.instruction_memory$rdmux[0][6][3]$b$1549 [3] $memory\inst_mem.instruction_memory$rdmux[0][6][3]$b$1549 [1:0] } = { 3'000 $memory\inst_mem.instruction_memory$rdmux[0][6][3]$b$1549 [2] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][3]$b$1549 [2] $memory\inst_mem.instruction_memory$rdmux[0][6][3]$b$1549 [2] $memory\inst_mem.instruction_memory$rdmux[0][6][3]$b$1549 [2] 5'00000 $memory\inst_mem.instruction_memory$rdmux[0][6][3]$b$1549 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][3]$b$1549 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][3]$b$1549 [4] 5'00000 $memory\inst_mem.instruction_memory$rdmux[0][6][3]$b$1549 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][3]$b$1549 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][3]$b$1549 [2] $memory\inst_mem.instruction_memory$rdmux[0][6][3]$b$1549 [2] $memory\inst_mem.instruction_memory$rdmux[0][6][3]$b$1549 [2] $memory\inst_mem.instruction_memory$rdmux[0][6][3]$b$1549 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][80]$1970:
      Old ports: A=17149571, B=21343747, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][40]$a$1659
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][40]$a$1659 [22] $memory\inst_mem.instruction_memory$rdmux[0][6][40]$a$1659 [7] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][40]$a$1659 [31:23] $memory\inst_mem.instruction_memory$rdmux[0][6][40]$a$1659 [21:8] $memory\inst_mem.instruction_memory$rdmux[0][6][40]$a$1659 [6:0] } = 30'000000010000101101011100000011
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][81]$1973:
      Old ports: A=25535235, B=29730819, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][40]$b$1660
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][40]$b$1660 [11] $memory\inst_mem.instruction_memory$rdmux[0][6][40]$b$1660 [8] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][40]$b$1660 [31:12] $memory\inst_mem.instruction_memory$rdmux[0][6][40]$b$1660 [10:9] $memory\inst_mem.instruction_memory$rdmux[0][6][40]$b$1660 [7:0] } = { 9'000000011 $memory\inst_mem.instruction_memory$rdmux[0][6][40]$b$1660 [11] 11'00010110100 $memory\inst_mem.instruction_memory$rdmux[0][6][40]$b$1660 [8] 8'00000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][82]$1976:
      Old ports: A=38110611, B=14098467, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][41]$a$1662
      New ports: A=2'01, B=2'10, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][41]$a$1662 [5:4]
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][41]$a$1662 [31:6] $memory\inst_mem.instruction_memory$rdmux[0][6][41]$a$1662 [3:0] } = { 6'000000 $memory\inst_mem.instruction_memory$rdmux[0][6][41]$a$1662 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][41]$a$1662 [5] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][6][41]$a$1662 [5] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][6][41]$a$1662 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][41]$a$1662 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][41]$a$1662 [5] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][6][41]$a$1662 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][41]$a$1662 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][41]$a$1662 [4] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][83]$1979:
      Old ports: A=32'11111111110001011010011010000011, B=5710371, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][41]$b$1663
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][41]$b$1663 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][41]$b$1663 [5] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][41]$b$1663 [31:8] $memory\inst_mem.instruction_memory$rdmux[0][6][41]$b$1663 [6] $memory\inst_mem.instruction_memory$rdmux[0][6][41]$b$1663 [4:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][6][41]$b$1663 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][41]$b$1663 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][41]$b$1663 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][41]$b$1663 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][41]$b$1663 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][41]$b$1663 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][41]$b$1663 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][41]$b$1663 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][41]$b$1663 [7] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][6][41]$b$1663 [5] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][6][41]$b$1663 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][41]$b$1663 [7] 4'0100 $memory\inst_mem.instruction_memory$rdmux[0][6][41]$b$1663 [7] 8'10000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][84]$1982:
      Old ports: A=32973859, B=31925795, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][42]$a$1665
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][42]$a$1665 [20] $memory\inst_mem.instruction_memory$rdmux[0][6][42]$a$1665 [9] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][42]$a$1665 [31:21] $memory\inst_mem.instruction_memory$rdmux[0][6][42]$a$1665 [19:10] $memory\inst_mem.instruction_memory$rdmux[0][6][42]$a$1665 [8:0] } = 30'000000011110111001001000100011
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][85]$1985:
      Old ports: A=30877731, B=29829667, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][42]$b$1666
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][42]$b$1666 [20] $memory\inst_mem.instruction_memory$rdmux[0][6][42]$b$1666 [9] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][42]$b$1666 [31:21] $memory\inst_mem.instruction_memory$rdmux[0][6][42]$b$1666 [19:10] $memory\inst_mem.instruction_memory$rdmux[0][6][42]$b$1666 [8:0] } = 30'000000011100111001010000100011
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][86]$1988:
      Old ports: A=6761507, B=17247779, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][43]$a$1668
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][43]$a$1668 [21] $memory\inst_mem.instruction_memory$rdmux[0][6][43]$a$1668 [9] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][43]$a$1668 [31:22] $memory\inst_mem.instruction_memory$rdmux[0][6][43]$a$1668 [20:10] $memory\inst_mem.instruction_memory$rdmux[0][6][43]$a$1668 [8:0] } = { 7'0000000 $memory\inst_mem.instruction_memory$rdmux[0][6][43]$a$1668 [9] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][43]$a$1668 [21] 20'00111001011000100011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][87]$1991:
      Old ports: A=38209299, B=32'11111110110101110010111000100011, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][43]$b$1669
      New ports: A=2'01, B=2'10, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][43]$b$1669 [5:4]
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][43]$b$1669 [31:6] $memory\inst_mem.instruction_memory$rdmux[0][6][43]$b$1669 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][6][43]$b$1669 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][43]$b$1669 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][43]$b$1669 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][43]$b$1669 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][43]$b$1669 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][43]$b$1669 [5] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][6][43]$b$1669 [5] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][6][43]$b$1669 [5] 6'011100 $memory\inst_mem.instruction_memory$rdmux[0][6][43]$b$1669 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][43]$b$1669 [5] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][6][43]$b$1669 [4] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][88]$1994:
      Old ports: A=32'11111010111101110110100011100011, B=32'11110001100111111111000001101111, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][44]$a$1671
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][44]$a$1671 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][44]$a$1671 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][44]$a$1671 [31:8] $memory\inst_mem.instruction_memory$rdmux[0][6][44]$a$1671 [6:3] $memory\inst_mem.instruction_memory$rdmux[0][6][44]$a$1671 [1:0] } = { 4'1111 $memory\inst_mem.instruction_memory$rdmux[0][6][44]$a$1671 [7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][44]$a$1671 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][44]$a$1671 [2] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][44]$a$1671 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][44]$a$1671 [7] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][44]$a$1671 [2] 3'111 $memory\inst_mem.instruction_memory$rdmux[0][6][44]$a$1671 [2] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][6][44]$a$1671 [2] $memory\inst_mem.instruction_memory$rdmux[0][6][44]$a$1671 [7] 6'000110 $memory\inst_mem.instruction_memory$rdmux[0][6][44]$a$1671 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][8]$1754:
      Old ports: A=1113589651, B=32'11111110111101000010001000100011, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][4]$a$1551
      New ports: A=2'01, B=2'10, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][4]$a$1551 [5:4]
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][4]$a$1551 [31:6] $memory\inst_mem.instruction_memory$rdmux[0][6][4]$a$1551 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][6][4]$a$1551 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][4]$a$1551 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][4]$a$1551 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][4]$a$1551 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][4]$a$1551 [5] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][6][4]$a$1551 [5] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][6][4]$a$1551 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][4]$a$1551 [5] 4'0000 $memory\inst_mem.instruction_memory$rdmux[0][6][4]$a$1551 [5] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][6][4]$a$1551 [4] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][4]$a$1551 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][4]$a$1551 [4] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][9]$1757:
      Old ports: A=10167, B=32'11111110111101000010000000100011, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][4]$b$1552
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][4]$b$1552 [18] $memory\inst_mem.instruction_memory$rdmux[0][6][4]$b$1552 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][4]$b$1552 [31:19] $memory\inst_mem.instruction_memory$rdmux[0][6][4]$b$1552 [17:3] $memory\inst_mem.instruction_memory$rdmux[0][6][4]$b$1552 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][6][4]$b$1552 [18] $memory\inst_mem.instruction_memory$rdmux[0][6][4]$b$1552 [18] $memory\inst_mem.instruction_memory$rdmux[0][6][4]$b$1552 [18] $memory\inst_mem.instruction_memory$rdmux[0][6][4]$b$1552 [18] $memory\inst_mem.instruction_memory$rdmux[0][6][4]$b$1552 [18] $memory\inst_mem.instruction_memory$rdmux[0][6][4]$b$1552 [18] $memory\inst_mem.instruction_memory$rdmux[0][6][4]$b$1552 [18] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][4]$b$1552 [18] $memory\inst_mem.instruction_memory$rdmux[0][6][4]$b$1552 [18] $memory\inst_mem.instruction_memory$rdmux[0][6][4]$b$1552 [18] $memory\inst_mem.instruction_memory$rdmux[0][6][4]$b$1552 [18] 8'00000100 $memory\inst_mem.instruction_memory$rdmux[0][6][4]$b$1552 [2] $memory\inst_mem.instruction_memory$rdmux[0][6][4]$b$1552 [2] $memory\inst_mem.instruction_memory$rdmux[0][6][4]$b$1552 [2] $memory\inst_mem.instruction_memory$rdmux[0][6][4]$b$1552 [2] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][6][4]$b$1552 [2] 3'011 }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][6][0]$1538:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][6][0]$a$1539, B=$memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540, Y=$memory\inst_mem.instruction_memory$rdmux[0][5][0]$a$1443
      New ports: A={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$a$1539 [2] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$a$1539 [2] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$a$1539 [2] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [2] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [2] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][0]$a$1443 [16] $memory\inst_mem.instruction_memory$rdmux[0][5][0]$a$1443 [12] $memory\inst_mem.instruction_memory$rdmux[0][5][0]$a$1443 [8] $memory\inst_mem.instruction_memory$rdmux[0][5][0]$a$1443 [4:2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][5][0]$a$1443 [31:17] $memory\inst_mem.instruction_memory$rdmux[0][5][0]$a$1443 [15:13] $memory\inst_mem.instruction_memory$rdmux[0][5][0]$a$1443 [11:9] $memory\inst_mem.instruction_memory$rdmux[0][5][0]$a$1443 [7:5] $memory\inst_mem.instruction_memory$rdmux[0][5][0]$a$1443 [1:0] } = { 1'0 $memory\inst_mem.instruction_memory$rdmux[0][5][0]$a$1443 [16] 7'0000000 $memory\inst_mem.instruction_memory$rdmux[0][5][0]$a$1443 [3] 12'000000000000 $memory\inst_mem.instruction_memory$rdmux[0][5][0]$a$1443 [3:2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][6][10]$1568:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][6][10]$a$1569, B=$memory\inst_mem.instruction_memory$rdmux[0][6][10]$b$1570, Y=$memory\inst_mem.instruction_memory$rdmux[0][5][5]$a$1458
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][6][10]$a$1569 [13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][10]$a$1569 [13] $memory\inst_mem.instruction_memory$rdmux[0][6][10]$a$1569 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][10]$a$1569 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][10]$a$1569 [13] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][6][10]$a$1569 [4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][6][10]$b$1570 [24] $memory\inst_mem.instruction_memory$rdmux[0][6][10]$b$1570 [24] $memory\inst_mem.instruction_memory$rdmux[0][6][10]$b$1570 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][10]$b$1570 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][10]$b$1570 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][10]$b$1570 [5] 1'1 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][5]$a$1458 [25:24] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$a$1458 [22] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$a$1458 [16:15] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$a$1458 [13] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$a$1458 [8] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$a$1458 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][5][5]$a$1458 [31:26] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$a$1458 [23] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$a$1458 [21:17] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$a$1458 [14] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$a$1458 [12:9] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$a$1458 [7:6] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$a$1458 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][5][5]$a$1458 [25] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$a$1458 [25] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$a$1458 [25] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$a$1458 [25] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$a$1458 [25] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$a$1458 [25] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$a$1458 [22] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$a$1458 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$a$1458 [15] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][5][5]$a$1458 [15] 11'00011100011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][6][11]$1571:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][6][11]$a$1572, B=$memory\inst_mem.instruction_memory$rdmux[0][6][11]$b$1573, Y=$memory\inst_mem.instruction_memory$rdmux[0][5][5]$b$1459
      New ports: A={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][11]$a$1572 [5] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][6][11]$a$1572 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][11]$a$1572 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][11]$a$1572 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][11]$a$1572 [5] 1'0 }, B={ 2'11 $memory\inst_mem.instruction_memory$rdmux[0][6][11]$b$1573 [7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][11]$b$1573 [7] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][11]$b$1573 [7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][11]$b$1573 [4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][5]$b$1459 [30] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$b$1459 [25] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$b$1459 [23] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$b$1459 [14:13] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$b$1459 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$b$1459 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][5][5]$b$1459 [31] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$b$1459 [29:26] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$b$1459 [24] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$b$1459 [22:15] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$b$1459 [12:9] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$b$1459 [6] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$b$1459 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][5][5]$b$1459 [8] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$b$1459 [8] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$b$1459 [8] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][5][5]$b$1459 [8] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$b$1459 [4] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$b$1459 [13] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$b$1459 [5] 3'001 $memory\inst_mem.instruction_memory$rdmux[0][5][5]$b$1459 [14] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$b$1459 [14] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$b$1459 [14] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$b$1459 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$b$1459 [5] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][5][5]$b$1459 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][6][12]$1574:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575, B=$memory\inst_mem.instruction_memory$rdmux[0][6][12]$b$1576, Y=$memory\inst_mem.instruction_memory$rdmux[0][5][6]$a$1461
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [14] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [4] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [14] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [14] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][6][12]$b$1576 [13] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$b$1576 [13] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$b$1576 [13] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$b$1576 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$b$1576 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$b$1576 [13] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$b$1576 [4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][6]$a$1461 [26] $memory\inst_mem.instruction_memory$rdmux[0][5][6]$a$1461 [23:22] $memory\inst_mem.instruction_memory$rdmux[0][5][6]$a$1461 [16:13] $memory\inst_mem.instruction_memory$rdmux[0][5][6]$a$1461 [7] $memory\inst_mem.instruction_memory$rdmux[0][5][6]$a$1461 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][5][6]$a$1461 [31:27] $memory\inst_mem.instruction_memory$rdmux[0][5][6]$a$1461 [25:24] $memory\inst_mem.instruction_memory$rdmux[0][5][6]$a$1461 [21:17] $memory\inst_mem.instruction_memory$rdmux[0][5][6]$a$1461 [12:8] $memory\inst_mem.instruction_memory$rdmux[0][5][6]$a$1461 [6] $memory\inst_mem.instruction_memory$rdmux[0][5][6]$a$1461 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][5][6]$a$1461 [26] $memory\inst_mem.instruction_memory$rdmux[0][5][6]$a$1461 [13] $memory\inst_mem.instruction_memory$rdmux[0][5][6]$a$1461 [26] $memory\inst_mem.instruction_memory$rdmux[0][5][6]$a$1461 [26] $memory\inst_mem.instruction_memory$rdmux[0][5][6]$a$1461 [26] $memory\inst_mem.instruction_memory$rdmux[0][5][6]$a$1461 [13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][5][6]$a$1461 [5:4] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][5][6]$a$1461 [16] 10'0011100011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][6][13]$1577:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][6][13]$a$1578, B=$memory\inst_mem.instruction_memory$rdmux[0][6][13]$b$1579, Y=$memory\inst_mem.instruction_memory$rdmux[0][5][6]$b$1462
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][6][13]$a$1578 [24] $memory\inst_mem.instruction_memory$rdmux[0][6][13]$a$1578 [24] $memory\inst_mem.instruction_memory$rdmux[0][6][13]$a$1578 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][13]$a$1578 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][13]$a$1578 [5] 1'1 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][6][13]$b$1579 [15] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][13]$b$1579 [15] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][6][13]$b$1579 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][13]$b$1579 [4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][6]$b$1462 [26] $memory\inst_mem.instruction_memory$rdmux[0][5][6]$b$1462 [24] $memory\inst_mem.instruction_memory$rdmux[0][5][6]$b$1462 [15:14] $memory\inst_mem.instruction_memory$rdmux[0][5][6]$b$1462 [8] $memory\inst_mem.instruction_memory$rdmux[0][5][6]$b$1462 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][5][6]$b$1462 [31:27] $memory\inst_mem.instruction_memory$rdmux[0][5][6]$b$1462 [25] $memory\inst_mem.instruction_memory$rdmux[0][5][6]$b$1462 [23:16] $memory\inst_mem.instruction_memory$rdmux[0][5][6]$b$1462 [13:9] $memory\inst_mem.instruction_memory$rdmux[0][5][6]$b$1462 [7:6] $memory\inst_mem.instruction_memory$rdmux[0][5][6]$b$1462 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][5][6]$b$1462 [26] $memory\inst_mem.instruction_memory$rdmux[0][5][6]$b$1462 [24] $memory\inst_mem.instruction_memory$rdmux[0][5][6]$b$1462 [26] $memory\inst_mem.instruction_memory$rdmux[0][5][6]$b$1462 [26] $memory\inst_mem.instruction_memory$rdmux[0][5][6]$b$1462 [26] $memory\inst_mem.instruction_memory$rdmux[0][5][6]$b$1462 [24] $memory\inst_mem.instruction_memory$rdmux[0][5][6]$b$1462 [8] $memory\inst_mem.instruction_memory$rdmux[0][5][6]$b$1462 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][6]$b$1462 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][6]$b$1462 [5] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][5][6]$b$1462 [8] $memory\inst_mem.instruction_memory$rdmux[0][5][6]$b$1462 [14] 11'00011100011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][6][14]$1580:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][6][14]$a$1581, B=$memory\inst_mem.instruction_memory$rdmux[0][6][14]$b$1582, Y=$memory\inst_mem.instruction_memory$rdmux[0][5][7]$a$1464
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][6][14]$a$1581 [7] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][14]$a$1581 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][14]$a$1581 [4] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][14]$a$1581 [4] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][14]$a$1581 [7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][14]$a$1581 [4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][6][14]$b$1582 [24] $memory\inst_mem.instruction_memory$rdmux[0][6][14]$b$1582 [24] $memory\inst_mem.instruction_memory$rdmux[0][6][14]$b$1582 [24] $memory\inst_mem.instruction_memory$rdmux[0][6][14]$b$1582 [5] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][6][14]$b$1582 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][14]$b$1582 [5] 1'1 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][7]$a$1464 [28] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$a$1464 [25:24] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$a$1464 [15] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$a$1464 [13:12] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$a$1464 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$a$1464 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][5][7]$a$1464 [31:29] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$a$1464 [27:26] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$a$1464 [23:16] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$a$1464 [14] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$a$1464 [11:9] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$a$1464 [6] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$a$1464 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][5][7]$a$1464 [28] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$a$1464 [28] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$a$1464 [28] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$a$1464 [25] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$a$1464 [25] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$a$1464 [8] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$a$1464 [8] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$a$1464 [15] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$a$1464 [15] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][5][7]$a$1464 [15] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$a$1464 [12] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$a$1464 [12] 8'01100011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][6][15]$1583:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][6][15]$a$1584, B=$memory\inst_mem.instruction_memory$rdmux[0][6][15]$b$1585, Y=$memory\inst_mem.instruction_memory$rdmux[0][5][7]$b$1465
      New ports: A={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][15]$a$1584 [7] 3'010 $memory\inst_mem.instruction_memory$rdmux[0][6][15]$a$1584 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][15]$a$1584 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][15]$a$1584 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][15]$a$1584 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][15]$a$1584 [5] 1'0 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][6][15]$b$1585 [24] $memory\inst_mem.instruction_memory$rdmux[0][6][15]$b$1585 [24] $memory\inst_mem.instruction_memory$rdmux[0][6][15]$b$1585 [24] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][15]$b$1585 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][15]$b$1585 [7] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][6][15]$b$1585 [7] 2'01 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][7]$b$1465 [26:24] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$b$1465 [22] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$b$1465 [20] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$b$1465 [15] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$b$1465 [13] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$b$1465 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$b$1465 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][5][7]$b$1465 [31:27] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$b$1465 [23] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$b$1465 [21] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$b$1465 [19:16] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$b$1465 [14] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$b$1465 [12:9] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$b$1465 [6] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$b$1465 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][5][7]$b$1465 [26:25] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$b$1465 [26] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$b$1465 [26] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$b$1465 [26] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$b$1465 [22] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$b$1465 [5] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][5][7]$b$1465 [15] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$b$1465 [15] 4'0001 $memory\inst_mem.instruction_memory$rdmux[0][5][7]$b$1465 [8] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][6][16]$1586:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][6][16]$a$1587, B=$memory\inst_mem.instruction_memory$rdmux[0][6][16]$b$1588, Y=$memory\inst_mem.instruction_memory$rdmux[0][5][8]$a$1467
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][6][16]$a$1587 [14] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][6][16]$a$1587 [4] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][16]$a$1587 [14] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][16]$a$1587 [4] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][16]$a$1587 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][16]$a$1587 [4] }, B={ 2'11 $memory\inst_mem.instruction_memory$rdmux[0][6][16]$b$1588 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][16]$b$1588 [7] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][6][16]$b$1588 [7] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][16]$b$1588 [7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][16]$b$1588 [4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][8]$a$1467 [26:24] $memory\inst_mem.instruction_memory$rdmux[0][5][8]$a$1467 [22] $memory\inst_mem.instruction_memory$rdmux[0][5][8]$a$1467 [16] $memory\inst_mem.instruction_memory$rdmux[0][5][8]$a$1467 [14:13] $memory\inst_mem.instruction_memory$rdmux[0][5][8]$a$1467 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][5][8]$a$1467 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][5][8]$a$1467 [31:27] $memory\inst_mem.instruction_memory$rdmux[0][5][8]$a$1467 [23] $memory\inst_mem.instruction_memory$rdmux[0][5][8]$a$1467 [21:17] $memory\inst_mem.instruction_memory$rdmux[0][5][8]$a$1467 [15] $memory\inst_mem.instruction_memory$rdmux[0][5][8]$a$1467 [12:9] $memory\inst_mem.instruction_memory$rdmux[0][5][8]$a$1467 [6] $memory\inst_mem.instruction_memory$rdmux[0][5][8]$a$1467 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][5][8]$a$1467 [26:25] $memory\inst_mem.instruction_memory$rdmux[0][5][8]$a$1467 [26] $memory\inst_mem.instruction_memory$rdmux[0][5][8]$a$1467 [26] $memory\inst_mem.instruction_memory$rdmux[0][5][8]$a$1467 [26] $memory\inst_mem.instruction_memory$rdmux[0][5][8]$a$1467 [7] $memory\inst_mem.instruction_memory$rdmux[0][5][8]$a$1467 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][8]$a$1467 [5] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][5][8]$a$1467 [16] $memory\inst_mem.instruction_memory$rdmux[0][5][8]$a$1467 [14] 9'001100011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][6][17]$1589:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][6][17]$a$1590, B=$memory\inst_mem.instruction_memory$rdmux[0][6][17]$b$1591, Y=$memory\inst_mem.instruction_memory$rdmux[0][5][8]$b$1468
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][6][17]$a$1590 [14] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][17]$a$1590 [4] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][17]$a$1590 [14] $memory\inst_mem.instruction_memory$rdmux[0][6][17]$a$1590 [14] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][17]$a$1590 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][17]$a$1590 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][17]$a$1590 [4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][6][17]$b$1591 [13] $memory\inst_mem.instruction_memory$rdmux[0][6][17]$b$1591 [13] $memory\inst_mem.instruction_memory$rdmux[0][6][17]$b$1591 [13] $memory\inst_mem.instruction_memory$rdmux[0][6][17]$b$1591 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][17]$b$1591 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][17]$b$1591 [13] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][6][17]$b$1591 [4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][8]$b$1468 [26] $memory\inst_mem.instruction_memory$rdmux[0][5][8]$b$1468 [23:22] $memory\inst_mem.instruction_memory$rdmux[0][5][8]$b$1468 [16:13] $memory\inst_mem.instruction_memory$rdmux[0][5][8]$b$1468 [7] $memory\inst_mem.instruction_memory$rdmux[0][5][8]$b$1468 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][5][8]$b$1468 [31:27] $memory\inst_mem.instruction_memory$rdmux[0][5][8]$b$1468 [25:24] $memory\inst_mem.instruction_memory$rdmux[0][5][8]$b$1468 [21:17] $memory\inst_mem.instruction_memory$rdmux[0][5][8]$b$1468 [12:8] $memory\inst_mem.instruction_memory$rdmux[0][5][8]$b$1468 [6] $memory\inst_mem.instruction_memory$rdmux[0][5][8]$b$1468 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][5][8]$b$1468 [26] $memory\inst_mem.instruction_memory$rdmux[0][5][8]$b$1468 [13] $memory\inst_mem.instruction_memory$rdmux[0][5][8]$b$1468 [26] $memory\inst_mem.instruction_memory$rdmux[0][5][8]$b$1468 [26] $memory\inst_mem.instruction_memory$rdmux[0][5][8]$b$1468 [26] $memory\inst_mem.instruction_memory$rdmux[0][5][8]$b$1468 [13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][5][8]$b$1468 [5:4] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][5][8]$b$1468 [16] 10'0011100011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][6][18]$1592:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][6][18]$a$1593, B=$memory\inst_mem.instruction_memory$rdmux[0][6][18]$b$1594, Y=$memory\inst_mem.instruction_memory$rdmux[0][5][9]$a$1470
      New ports: A={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][18]$a$1593 [12] $memory\inst_mem.instruction_memory$rdmux[0][6][18]$a$1593 [12] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][18]$a$1593 [12] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][6][18]$a$1593 [5] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][6][18]$b$1594 [24] $memory\inst_mem.instruction_memory$rdmux[0][6][18]$b$1594 [24] $memory\inst_mem.instruction_memory$rdmux[0][6][18]$b$1594 [5] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][6][18]$b$1594 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][18]$b$1594 [5] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][9]$a$1470 [28] $memory\inst_mem.instruction_memory$rdmux[0][5][9]$a$1470 [24] $memory\inst_mem.instruction_memory$rdmux[0][5][9]$a$1470 [20] $memory\inst_mem.instruction_memory$rdmux[0][5][9]$a$1470 [14] $memory\inst_mem.instruction_memory$rdmux[0][5][9]$a$1470 [12] $memory\inst_mem.instruction_memory$rdmux[0][5][9]$a$1470 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][5][9]$a$1470 [5] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][5][9]$a$1470 [31:29] $memory\inst_mem.instruction_memory$rdmux[0][5][9]$a$1470 [27:25] $memory\inst_mem.instruction_memory$rdmux[0][5][9]$a$1470 [23:21] $memory\inst_mem.instruction_memory$rdmux[0][5][9]$a$1470 [19:15] $memory\inst_mem.instruction_memory$rdmux[0][5][9]$a$1470 [13] $memory\inst_mem.instruction_memory$rdmux[0][5][9]$a$1470 [11:9] $memory\inst_mem.instruction_memory$rdmux[0][5][9]$a$1470 [6] $memory\inst_mem.instruction_memory$rdmux[0][5][9]$a$1470 [4:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][5][9]$a$1470 [28] $memory\inst_mem.instruction_memory$rdmux[0][5][9]$a$1470 [28] $memory\inst_mem.instruction_memory$rdmux[0][5][9]$a$1470 [28] $memory\inst_mem.instruction_memory$rdmux[0][5][9]$a$1470 [24] $memory\inst_mem.instruction_memory$rdmux[0][5][9]$a$1470 [24] $memory\inst_mem.instruction_memory$rdmux[0][5][9]$a$1470 [24] $memory\inst_mem.instruction_memory$rdmux[0][5][9]$a$1470 [8] $memory\inst_mem.instruction_memory$rdmux[0][5][9]$a$1470 [8] $memory\inst_mem.instruction_memory$rdmux[0][5][9]$a$1470 [8] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][5][9]$a$1470 [8] $memory\inst_mem.instruction_memory$rdmux[0][5][9]$a$1470 [12] $memory\inst_mem.instruction_memory$rdmux[0][5][9]$a$1470 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][9]$a$1470 [12] 9'011010011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][6][19]$1595:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][6][19]$a$1596, B=$memory\inst_mem.instruction_memory$rdmux[0][6][19]$b$1597, Y=$memory\inst_mem.instruction_memory$rdmux[0][5][9]$b$1471
      New ports: A={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][19]$a$1596 [7] 3'010 $memory\inst_mem.instruction_memory$rdmux[0][6][19]$a$1596 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][19]$a$1596 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][19]$a$1596 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][19]$a$1596 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][19]$a$1596 [5] 1'0 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][6][19]$b$1597 [24] $memory\inst_mem.instruction_memory$rdmux[0][6][19]$b$1597 [24] $memory\inst_mem.instruction_memory$rdmux[0][6][19]$b$1597 [24] $memory\inst_mem.instruction_memory$rdmux[0][6][19]$b$1597 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][19]$b$1597 [5] 3'001 $memory\inst_mem.instruction_memory$rdmux[0][6][19]$b$1597 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][19]$b$1597 [5] 1'1 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][9]$b$1471 [26:24] $memory\inst_mem.instruction_memory$rdmux[0][5][9]$b$1471 [22] $memory\inst_mem.instruction_memory$rdmux[0][5][9]$b$1471 [20] $memory\inst_mem.instruction_memory$rdmux[0][5][9]$b$1471 [15] $memory\inst_mem.instruction_memory$rdmux[0][5][9]$b$1471 [13] $memory\inst_mem.instruction_memory$rdmux[0][5][9]$b$1471 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][5][9]$b$1471 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][5][9]$b$1471 [31:27] $memory\inst_mem.instruction_memory$rdmux[0][5][9]$b$1471 [23] $memory\inst_mem.instruction_memory$rdmux[0][5][9]$b$1471 [21] $memory\inst_mem.instruction_memory$rdmux[0][5][9]$b$1471 [19:16] $memory\inst_mem.instruction_memory$rdmux[0][5][9]$b$1471 [14] $memory\inst_mem.instruction_memory$rdmux[0][5][9]$b$1471 [12:9] $memory\inst_mem.instruction_memory$rdmux[0][5][9]$b$1471 [6] $memory\inst_mem.instruction_memory$rdmux[0][5][9]$b$1471 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][5][9]$b$1471 [26:25] $memory\inst_mem.instruction_memory$rdmux[0][5][9]$b$1471 [26] $memory\inst_mem.instruction_memory$rdmux[0][5][9]$b$1471 [26] $memory\inst_mem.instruction_memory$rdmux[0][5][9]$b$1471 [26] $memory\inst_mem.instruction_memory$rdmux[0][5][9]$b$1471 [22] $memory\inst_mem.instruction_memory$rdmux[0][5][9]$b$1471 [5] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][5][9]$b$1471 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][9]$b$1471 [5] 4'0001 $memory\inst_mem.instruction_memory$rdmux[0][5][9]$b$1471 [8] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][6][1]$1541:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][6][1]$a$1542, B=$memory\inst_mem.instruction_memory$rdmux[0][6][1]$b$1543, Y=$memory\inst_mem.instruction_memory$rdmux[0][5][0]$b$1444
      New ports: A={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][1]$a$1542 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][1]$a$1542 [5:4] $memory\inst_mem.instruction_memory$rdmux[0][6][1]$a$1542 [5:4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][6][1]$b$1543 [5] 3'100 $memory\inst_mem.instruction_memory$rdmux[0][6][1]$b$1543 [5:4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][0]$b$1444 [23] $memory\inst_mem.instruction_memory$rdmux[0][5][0]$b$1444 [10:8] $memory\inst_mem.instruction_memory$rdmux[0][5][0]$b$1444 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][5][0]$b$1444 [31:24] $memory\inst_mem.instruction_memory$rdmux[0][5][0]$b$1444 [22:11] $memory\inst_mem.instruction_memory$rdmux[0][5][0]$b$1444 [7:6] $memory\inst_mem.instruction_memory$rdmux[0][5][0]$b$1444 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][5][0]$b$1444 [8] $memory\inst_mem.instruction_memory$rdmux[0][5][0]$b$1444 [10] $memory\inst_mem.instruction_memory$rdmux[0][5][0]$b$1444 [8] $memory\inst_mem.instruction_memory$rdmux[0][5][0]$b$1444 [8] $memory\inst_mem.instruction_memory$rdmux[0][5][0]$b$1444 [8] $memory\inst_mem.instruction_memory$rdmux[0][5][0]$b$1444 [10] $memory\inst_mem.instruction_memory$rdmux[0][5][0]$b$1444 [8] $memory\inst_mem.instruction_memory$rdmux[0][5][0]$b$1444 [4] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][5][0]$b$1444 [9] 6'000100 $memory\inst_mem.instruction_memory$rdmux[0][5][0]$b$1444 [5] 8'00000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][6][20]$1598:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][6][20]$a$1599, B=$memory\inst_mem.instruction_memory$rdmux[0][6][20]$b$1600, Y=$memory\inst_mem.instruction_memory$rdmux[0][5][10]$a$1473
      New ports: A={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][20]$a$1599 [7] 3'010 $memory\inst_mem.instruction_memory$rdmux[0][6][20]$a$1599 [14] $memory\inst_mem.instruction_memory$rdmux[0][6][20]$a$1599 [14] $memory\inst_mem.instruction_memory$rdmux[0][6][20]$a$1599 [7] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][20]$a$1599 [7] 1'0 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][6][20]$b$1600 [24] $memory\inst_mem.instruction_memory$rdmux[0][6][20]$b$1600 [24] $memory\inst_mem.instruction_memory$rdmux[0][6][20]$b$1600 [24] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][20]$b$1600 [8] $memory\inst_mem.instruction_memory$rdmux[0][6][20]$b$1600 [8] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][6][20]$b$1600 [8] 2'11 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][10]$a$1473 [26:23] $memory\inst_mem.instruction_memory$rdmux[0][5][10]$a$1473 [20] $memory\inst_mem.instruction_memory$rdmux[0][5][10]$a$1473 [15:13] $memory\inst_mem.instruction_memory$rdmux[0][5][10]$a$1473 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][5][10]$a$1473 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][5][10]$a$1473 [31:27] $memory\inst_mem.instruction_memory$rdmux[0][5][10]$a$1473 [22:21] $memory\inst_mem.instruction_memory$rdmux[0][5][10]$a$1473 [19:16] $memory\inst_mem.instruction_memory$rdmux[0][5][10]$a$1473 [12:9] $memory\inst_mem.instruction_memory$rdmux[0][5][10]$a$1473 [6:5] $memory\inst_mem.instruction_memory$rdmux[0][5][10]$a$1473 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][5][10]$a$1473 [26:25] $memory\inst_mem.instruction_memory$rdmux[0][5][10]$a$1473 [26] $memory\inst_mem.instruction_memory$rdmux[0][5][10]$a$1473 [26] $memory\inst_mem.instruction_memory$rdmux[0][5][10]$a$1473 [26] $memory\inst_mem.instruction_memory$rdmux[0][5][10]$a$1473 [13] 3'001 $memory\inst_mem.instruction_memory$rdmux[0][5][10]$a$1473 [15] $memory\inst_mem.instruction_memory$rdmux[0][5][10]$a$1473 [15] 10'0011000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][6][21]$1601:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][6][21]$a$1602, B=$memory\inst_mem.instruction_memory$rdmux[0][6][21]$b$1603, Y=$memory\inst_mem.instruction_memory$rdmux[0][5][10]$b$1474
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][6][21]$a$1602 [14] $memory\inst_mem.instruction_memory$rdmux[0][6][21]$a$1602 [14] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][21]$a$1602 [14] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][6][21]$a$1602 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][21]$a$1602 [4] }, B={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][21]$b$1603 [12] $memory\inst_mem.instruction_memory$rdmux[0][6][21]$b$1603 [12] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][21]$b$1603 [12] $memory\inst_mem.instruction_memory$rdmux[0][6][21]$b$1603 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][21]$b$1603 [5] 1'1 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][10]$b$1474 [28] $memory\inst_mem.instruction_memory$rdmux[0][5][10]$b$1474 [26] $memory\inst_mem.instruction_memory$rdmux[0][5][10]$b$1474 [15:14] $memory\inst_mem.instruction_memory$rdmux[0][5][10]$b$1474 [12] $memory\inst_mem.instruction_memory$rdmux[0][5][10]$b$1474 [7] $memory\inst_mem.instruction_memory$rdmux[0][5][10]$b$1474 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][5][10]$b$1474 [31:29] $memory\inst_mem.instruction_memory$rdmux[0][5][10]$b$1474 [27] $memory\inst_mem.instruction_memory$rdmux[0][5][10]$b$1474 [25:16] $memory\inst_mem.instruction_memory$rdmux[0][5][10]$b$1474 [13] $memory\inst_mem.instruction_memory$rdmux[0][5][10]$b$1474 [11:8] $memory\inst_mem.instruction_memory$rdmux[0][5][10]$b$1474 [6] $memory\inst_mem.instruction_memory$rdmux[0][5][10]$b$1474 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][5][10]$b$1474 [28] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][5][10]$b$1474 [28] $memory\inst_mem.instruction_memory$rdmux[0][5][10]$b$1474 [26] $memory\inst_mem.instruction_memory$rdmux[0][5][10]$b$1474 [12] $memory\inst_mem.instruction_memory$rdmux[0][5][10]$b$1474 [12] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][5][10]$b$1474 [4] $memory\inst_mem.instruction_memory$rdmux[0][5][10]$b$1474 [4] $memory\inst_mem.instruction_memory$rdmux[0][5][10]$b$1474 [4] 3'011 $memory\inst_mem.instruction_memory$rdmux[0][5][10]$b$1474 [14] $memory\inst_mem.instruction_memory$rdmux[0][5][10]$b$1474 [12] 9'011100011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][6][22]$1604:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][6][22]$a$1605, B=$memory\inst_mem.instruction_memory$rdmux[0][6][22]$b$1606, Y=$memory\inst_mem.instruction_memory$rdmux[0][5][11]$a$1476
      New ports: A={ 2'11 $memory\inst_mem.instruction_memory$rdmux[0][6][22]$a$1605 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][22]$a$1605 [8] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][6][22]$a$1605 [8] $memory\inst_mem.instruction_memory$rdmux[0][6][22]$a$1605 [8] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][6][22]$a$1605 [4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][6][22]$b$1606 [16] 3'001 $memory\inst_mem.instruction_memory$rdmux[0][6][22]$b$1606 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][22]$b$1606 [16] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][22]$b$1606 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][22]$b$1606 [4] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][22]$b$1606 [4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][11]$a$1476 [26:24] $memory\inst_mem.instruction_memory$rdmux[0][5][11]$a$1476 [22] $memory\inst_mem.instruction_memory$rdmux[0][5][11]$a$1476 [20] $memory\inst_mem.instruction_memory$rdmux[0][5][11]$a$1476 [16] $memory\inst_mem.instruction_memory$rdmux[0][5][11]$a$1476 [13] $memory\inst_mem.instruction_memory$rdmux[0][5][11]$a$1476 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][5][11]$a$1476 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][5][11]$a$1476 [31:27] $memory\inst_mem.instruction_memory$rdmux[0][5][11]$a$1476 [23] $memory\inst_mem.instruction_memory$rdmux[0][5][11]$a$1476 [21] $memory\inst_mem.instruction_memory$rdmux[0][5][11]$a$1476 [19:17] $memory\inst_mem.instruction_memory$rdmux[0][5][11]$a$1476 [15:14] $memory\inst_mem.instruction_memory$rdmux[0][5][11]$a$1476 [12:9] $memory\inst_mem.instruction_memory$rdmux[0][5][11]$a$1476 [6] $memory\inst_mem.instruction_memory$rdmux[0][5][11]$a$1476 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][5][11]$a$1476 [26:25] $memory\inst_mem.instruction_memory$rdmux[0][5][11]$a$1476 [26] $memory\inst_mem.instruction_memory$rdmux[0][5][11]$a$1476 [26] $memory\inst_mem.instruction_memory$rdmux[0][5][11]$a$1476 [26] $memory\inst_mem.instruction_memory$rdmux[0][5][11]$a$1476 [22] $memory\inst_mem.instruction_memory$rdmux[0][5][11]$a$1476 [5] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][5][11]$a$1476 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][11]$a$1476 [5] 4'0001 $memory\inst_mem.instruction_memory$rdmux[0][5][11]$a$1476 [7] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][6][23]$1607:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][6][23]$a$1608, B=$memory\inst_mem.instruction_memory$rdmux[0][6][23]$b$1609, Y=$memory\inst_mem.instruction_memory$rdmux[0][5][11]$b$1477
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][6][23]$a$1608 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][23]$a$1608 [13] 3'110 $memory\inst_mem.instruction_memory$rdmux[0][6][23]$a$1608 [4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][6][23]$b$1609 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][23]$b$1609 [8] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][23]$b$1609 [5] 1'0 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][11]$b$1477 [20] $memory\inst_mem.instruction_memory$rdmux[0][5][11]$b$1477 [13] $memory\inst_mem.instruction_memory$rdmux[0][5][11]$b$1477 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][5][11]$b$1477 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][5][11]$b$1477 [31:21] $memory\inst_mem.instruction_memory$rdmux[0][5][11]$b$1477 [19:14] $memory\inst_mem.instruction_memory$rdmux[0][5][11]$b$1477 [12:9] $memory\inst_mem.instruction_memory$rdmux[0][5][11]$b$1477 [6] $memory\inst_mem.instruction_memory$rdmux[0][5][11]$b$1477 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][5][11]$b$1477 [13] $memory\inst_mem.instruction_memory$rdmux[0][5][11]$b$1477 [13] $memory\inst_mem.instruction_memory$rdmux[0][5][11]$b$1477 [13] $memory\inst_mem.instruction_memory$rdmux[0][5][11]$b$1477 [13] $memory\inst_mem.instruction_memory$rdmux[0][5][11]$b$1477 [13] $memory\inst_mem.instruction_memory$rdmux[0][5][11]$b$1477 [13] $memory\inst_mem.instruction_memory$rdmux[0][5][11]$b$1477 [13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][5][11]$b$1477 [13] $memory\inst_mem.instruction_memory$rdmux[0][5][11]$b$1477 [13] $memory\inst_mem.instruction_memory$rdmux[0][5][11]$b$1477 [5] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][5][11]$b$1477 [4] $memory\inst_mem.instruction_memory$rdmux[0][5][11]$b$1477 [4] $memory\inst_mem.instruction_memory$rdmux[0][5][11]$b$1477 [4] 10'0001100011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][6][24]$1610:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][6][24]$a$1611, B=$memory\inst_mem.instruction_memory$rdmux[0][6][24]$b$1612, Y=$memory\inst_mem.instruction_memory$rdmux[0][5][12]$a$1479
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][6][24]$a$1611 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][24]$a$1611 [8] $memory\inst_mem.instruction_memory$rdmux[0][6][24]$a$1611 [8] $memory\inst_mem.instruction_memory$rdmux[0][6][24]$a$1611 [5] 1'0 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][6][24]$b$1612 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][24]$b$1612 [13] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][6][24]$b$1612 [4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][12]$a$1479 [16] $memory\inst_mem.instruction_memory$rdmux[0][5][12]$a$1479 [13] $memory\inst_mem.instruction_memory$rdmux[0][5][12]$a$1479 [8] $memory\inst_mem.instruction_memory$rdmux[0][5][12]$a$1479 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][5][12]$a$1479 [31:17] $memory\inst_mem.instruction_memory$rdmux[0][5][12]$a$1479 [15:14] $memory\inst_mem.instruction_memory$rdmux[0][5][12]$a$1479 [12:9] $memory\inst_mem.instruction_memory$rdmux[0][5][12]$a$1479 [7:6] $memory\inst_mem.instruction_memory$rdmux[0][5][12]$a$1479 [3:0] } = { 4'1111 $memory\inst_mem.instruction_memory$rdmux[0][5][12]$a$1479 [8] $memory\inst_mem.instruction_memory$rdmux[0][5][12]$a$1479 [8] $memory\inst_mem.instruction_memory$rdmux[0][5][12]$a$1479 [8] $memory\inst_mem.instruction_memory$rdmux[0][5][12]$a$1479 [4] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][5][12]$a$1479 [16] $memory\inst_mem.instruction_memory$rdmux[0][5][12]$a$1479 [16] $memory\inst_mem.instruction_memory$rdmux[0][5][12]$a$1479 [16] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][5][12]$a$1479 [16] $memory\inst_mem.instruction_memory$rdmux[0][5][12]$a$1479 [4] $memory\inst_mem.instruction_memory$rdmux[0][5][12]$a$1479 [5] 5'00111 $memory\inst_mem.instruction_memory$rdmux[0][5][12]$a$1479 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][6][25]$1613:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][6][25]$a$1614, B=$memory\inst_mem.instruction_memory$rdmux[0][6][25]$b$1615, Y=$memory\inst_mem.instruction_memory$rdmux[0][5][12]$b$1480
      New ports: A={ 2'11 $memory\inst_mem.instruction_memory$rdmux[0][6][25]$a$1614 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][25]$a$1614 [7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][25]$a$1614 [5] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][6][25]$b$1615 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][25]$b$1615 [8] $memory\inst_mem.instruction_memory$rdmux[0][6][25]$b$1615 [8] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][25]$b$1615 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][25]$b$1615 [5] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][12]$b$1480 [23] $memory\inst_mem.instruction_memory$rdmux[0][5][12]$b$1480 [13] $memory\inst_mem.instruction_memory$rdmux[0][5][12]$b$1480 [8:5] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][5][12]$b$1480 [31:24] $memory\inst_mem.instruction_memory$rdmux[0][5][12]$b$1480 [22:14] $memory\inst_mem.instruction_memory$rdmux[0][5][12]$b$1480 [12:9] $memory\inst_mem.instruction_memory$rdmux[0][5][12]$b$1480 [4:0] } = { 3'111 $memory\inst_mem.instruction_memory$rdmux[0][5][12]$b$1480 [13] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][5][12]$b$1480 [13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][5][12]$b$1480 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][12]$b$1480 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][12]$b$1480 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][5][12]$b$1480 [13] 3'000 $memory\inst_mem.instruction_memory$rdmux[0][5][12]$b$1480 [6] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][5][12]$b$1480 [6] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][5][12]$b$1480 [7] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][6][26]$1616:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][6][26]$a$1617, B=$memory\inst_mem.instruction_memory$rdmux[0][6][26]$b$1618, Y=$memory\inst_mem.instruction_memory$rdmux[0][5][13]$a$1482
      New ports: A={ 2'11 $memory\inst_mem.instruction_memory$rdmux[0][6][26]$a$1617 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][26]$a$1617 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][26]$a$1617 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][26]$a$1617 [5:4] 1'0 }, B={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][26]$b$1618 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][26]$b$1618 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][26]$b$1618 [4] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][26]$b$1618 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][26]$b$1618 [2] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][13]$a$1482 [22:20] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$a$1482 [15] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$a$1482 [13] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$a$1482 [7] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$a$1482 [5:4] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$a$1482 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][5][13]$a$1482 [31:23] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$a$1482 [19:16] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$a$1482 [14] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$a$1482 [12:8] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$a$1482 [6] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$a$1482 [3] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$a$1482 [1:0] } = { 4'0000 $memory\inst_mem.instruction_memory$rdmux[0][5][13]$a$1482 [20] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$a$1482 [20] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$a$1482 [20] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$a$1482 [20] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$a$1482 [21] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][5][13]$a$1482 [15] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$a$1482 [13] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$a$1482 [15] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$a$1482 [7] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][5][13]$a$1482 [4] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$a$1482 [4] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$a$1482 [4] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$a$1482 [2] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$a$1482 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][6][27]$1619:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][6][27]$a$1620, B=$memory\inst_mem.instruction_memory$rdmux[0][6][27]$b$1621, Y=$memory\inst_mem.instruction_memory$rdmux[0][5][13]$b$1483
      New ports: A={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][27]$a$1620 [8] $memory\inst_mem.instruction_memory$rdmux[0][6][27]$a$1620 [8] $memory\inst_mem.instruction_memory$rdmux[0][6][27]$a$1620 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][27]$a$1620 [8] $memory\inst_mem.instruction_memory$rdmux[0][6][27]$a$1620 [8] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][27]$a$1620 [5] 1'1 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][6][27]$b$1621 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][27]$b$1621 [5] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][6][27]$b$1621 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][27]$b$1621 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][27]$b$1621 [5:4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][13]$b$1483 [16] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$b$1483 [13:11] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$b$1483 [9:8] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$b$1483 [6:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][5][13]$b$1483 [31:17] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$b$1483 [15:14] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$b$1483 [10] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$b$1483 [7] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$b$1483 [3:0] } = { 5'00000 $memory\inst_mem.instruction_memory$rdmux[0][5][13]$b$1483 [6] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$b$1483 [6] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][5][13]$b$1483 [11] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$b$1483 [11] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$b$1483 [8] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$b$1483 [8] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][5][13]$b$1483 [16] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$b$1483 [12] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$b$1483 [12] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$b$1483 [13] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$b$1483 [8] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$b$1483 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][6][28]$1622:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][6][28]$a$1623, B=$memory\inst_mem.instruction_memory$rdmux[0][6][28]$b$1624, Y=$memory\inst_mem.instruction_memory$rdmux[0][5][14]$a$1485
      New ports: A={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][28]$a$1623 [5] 3'111 $memory\inst_mem.instruction_memory$rdmux[0][6][28]$a$1623 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][28]$a$1623 [5:4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][6][28]$b$1624 [5] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][6][28]$b$1624 [5:4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][28]$b$1624 [5:4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][14]$a$1485 [25] $memory\inst_mem.instruction_memory$rdmux[0][5][14]$a$1485 [22] $memory\inst_mem.instruction_memory$rdmux[0][5][14]$a$1485 [13:12] $memory\inst_mem.instruction_memory$rdmux[0][5][14]$a$1485 [9] $memory\inst_mem.instruction_memory$rdmux[0][5][14]$a$1485 [7] $memory\inst_mem.instruction_memory$rdmux[0][5][14]$a$1485 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][5][14]$a$1485 [31:26] $memory\inst_mem.instruction_memory$rdmux[0][5][14]$a$1485 [24:23] $memory\inst_mem.instruction_memory$rdmux[0][5][14]$a$1485 [21:14] $memory\inst_mem.instruction_memory$rdmux[0][5][14]$a$1485 [11:10] $memory\inst_mem.instruction_memory$rdmux[0][5][14]$a$1485 [8] $memory\inst_mem.instruction_memory$rdmux[0][5][14]$a$1485 [6] $memory\inst_mem.instruction_memory$rdmux[0][5][14]$a$1485 [3:0] } = { 5'00000 $memory\inst_mem.instruction_memory$rdmux[0][5][14]$a$1485 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][5][14]$a$1485 [22] $memory\inst_mem.instruction_memory$rdmux[0][5][14]$a$1485 [7] $memory\inst_mem.instruction_memory$rdmux[0][5][14]$a$1485 [7] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][5][14]$a$1485 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][5][14]$a$1485 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][14]$a$1485 [13] $memory\inst_mem.instruction_memory$rdmux[0][5][14]$a$1485 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][14]$a$1485 [9] $memory\inst_mem.instruction_memory$rdmux[0][5][14]$a$1485 [4] $memory\inst_mem.instruction_memory$rdmux[0][5][14]$a$1485 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][6][29]$1625:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][6][29]$a$1626, B=$memory\inst_mem.instruction_memory$rdmux[0][6][29]$b$1627, Y=$memory\inst_mem.instruction_memory$rdmux[0][5][14]$b$1486
      New ports: A={ 3'110 $memory\inst_mem.instruction_memory$rdmux[0][6][29]$a$1626 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][29]$a$1626 [12] $memory\inst_mem.instruction_memory$rdmux[0][6][29]$a$1626 [12] $memory\inst_mem.instruction_memory$rdmux[0][6][29]$a$1626 [12] $memory\inst_mem.instruction_memory$rdmux[0][6][29]$a$1626 [7] 2'01 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][6][29]$b$1627 [20] $memory\inst_mem.instruction_memory$rdmux[0][6][29]$b$1627 [12] $memory\inst_mem.instruction_memory$rdmux[0][6][29]$b$1627 [20] 3'101 $memory\inst_mem.instruction_memory$rdmux[0][6][29]$b$1627 [12] 3'010 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][14]$b$1486 [27] $memory\inst_mem.instruction_memory$rdmux[0][5][14]$b$1486 [25] $memory\inst_mem.instruction_memory$rdmux[0][5][14]$b$1486 [20] $memory\inst_mem.instruction_memory$rdmux[0][5][14]$b$1486 [17] $memory\inst_mem.instruction_memory$rdmux[0][5][14]$b$1486 [15] $memory\inst_mem.instruction_memory$rdmux[0][5][14]$b$1486 [13:12] $memory\inst_mem.instruction_memory$rdmux[0][5][14]$b$1486 [7] $memory\inst_mem.instruction_memory$rdmux[0][5][14]$b$1486 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][5][14]$b$1486 [31:28] $memory\inst_mem.instruction_memory$rdmux[0][5][14]$b$1486 [26] $memory\inst_mem.instruction_memory$rdmux[0][5][14]$b$1486 [24:21] $memory\inst_mem.instruction_memory$rdmux[0][5][14]$b$1486 [19:18] $memory\inst_mem.instruction_memory$rdmux[0][5][14]$b$1486 [16] $memory\inst_mem.instruction_memory$rdmux[0][5][14]$b$1486 [14] $memory\inst_mem.instruction_memory$rdmux[0][5][14]$b$1486 [11:8] $memory\inst_mem.instruction_memory$rdmux[0][5][14]$b$1486 [6] $memory\inst_mem.instruction_memory$rdmux[0][5][14]$b$1486 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][5][14]$b$1486 [4] $memory\inst_mem.instruction_memory$rdmux[0][5][14]$b$1486 [4] $memory\inst_mem.instruction_memory$rdmux[0][5][14]$b$1486 [4] $memory\inst_mem.instruction_memory$rdmux[0][5][14]$b$1486 [4] $memory\inst_mem.instruction_memory$rdmux[0][5][14]$b$1486 [4] $memory\inst_mem.instruction_memory$rdmux[0][5][14]$b$1486 [15] $memory\inst_mem.instruction_memory$rdmux[0][5][14]$b$1486 [13] $memory\inst_mem.instruction_memory$rdmux[0][5][14]$b$1486 [13] $memory\inst_mem.instruction_memory$rdmux[0][5][14]$b$1486 [20] $memory\inst_mem.instruction_memory$rdmux[0][5][14]$b$1486 [15] $memory\inst_mem.instruction_memory$rdmux[0][5][14]$b$1486 [17] $memory\inst_mem.instruction_memory$rdmux[0][5][14]$b$1486 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][14]$b$1486 [13] $memory\inst_mem.instruction_memory$rdmux[0][5][14]$b$1486 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][5][14]$b$1486 [4] $memory\inst_mem.instruction_memory$rdmux[0][5][14]$b$1486 [7] $memory\inst_mem.instruction_memory$rdmux[0][5][14]$b$1486 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][6][2]$1544:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][6][2]$a$1545, B=$memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$1546, Y=$memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$1446
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][6][2]$a$1545 [18] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$a$1545 [18] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][2]$a$1545 [18] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][6][2]$a$1545 [2] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$a$1545 [2] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$1546 [21] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$1546 [21] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$1546 [8] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$1546 [8] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$1546 [8] 2'10 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$1446 [25] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$1446 [23] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$1446 [21] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$1446 [18] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$1446 [15] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$1446 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$1446 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$1446 [31:26] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$1446 [24] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$1446 [22] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$1446 [20:19] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$1446 [17:16] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$1446 [14:9] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$1446 [6:3] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$1446 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$1446 [23] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$1446 [21] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$1446 [23] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$1446 [23] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$1446 [23] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$1446 [23] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$1446 [21] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$1446 [15] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$1446 [15] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$1446 [2] 4'0110 $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$1446 [2] 4'1011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][6][30]$1628:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][6][30]$a$1629, B=$memory\inst_mem.instruction_memory$rdmux[0][6][30]$b$1630, Y=$memory\inst_mem.instruction_memory$rdmux[0][5][15]$a$1488
      New ports: A={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][30]$a$1629 [8] $memory\inst_mem.instruction_memory$rdmux[0][6][30]$a$1629 [15] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][30]$a$1629 [8] 1'1 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][6][30]$b$1630 [4] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][6][30]$b$1630 [11] $memory\inst_mem.instruction_memory$rdmux[0][6][30]$b$1630 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][30]$b$1630 [4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][15]$a$1488 [22] $memory\inst_mem.instruction_memory$rdmux[0][5][15]$a$1488 [17] $memory\inst_mem.instruction_memory$rdmux[0][5][15]$a$1488 [15] $memory\inst_mem.instruction_memory$rdmux[0][5][15]$a$1488 [11] $memory\inst_mem.instruction_memory$rdmux[0][5][15]$a$1488 [8] $memory\inst_mem.instruction_memory$rdmux[0][5][15]$a$1488 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][5][15]$a$1488 [31:23] $memory\inst_mem.instruction_memory$rdmux[0][5][15]$a$1488 [21:18] $memory\inst_mem.instruction_memory$rdmux[0][5][15]$a$1488 [16] $memory\inst_mem.instruction_memory$rdmux[0][5][15]$a$1488 [14:12] $memory\inst_mem.instruction_memory$rdmux[0][5][15]$a$1488 [10:9] $memory\inst_mem.instruction_memory$rdmux[0][5][15]$a$1488 [7:5] $memory\inst_mem.instruction_memory$rdmux[0][5][15]$a$1488 [3:0] } = { 13'0000000000001 $memory\inst_mem.instruction_memory$rdmux[0][5][15]$a$1488 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][5][15]$a$1488 [11] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][5][15]$a$1488 [4] $memory\inst_mem.instruction_memory$rdmux[0][5][15]$a$1488 [4] $memory\inst_mem.instruction_memory$rdmux[0][5][15]$a$1488 [4] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][6][31]$1631:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][6][31]$a$1632, B=$memory\inst_mem.instruction_memory$rdmux[0][6][31]$b$1633, Y=$memory\inst_mem.instruction_memory$rdmux[0][5][15]$b$1489
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][6][31]$a$1632 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][31]$a$1632 [5] 4'0110 $memory\inst_mem.instruction_memory$rdmux[0][6][31]$a$1632 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][31]$a$1632 [5:4] }, B={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][31]$b$1633 [4] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][31]$b$1633 [5:4] $memory\inst_mem.instruction_memory$rdmux[0][6][31]$b$1633 [4] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][31]$b$1633 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][31]$b$1633 [5:4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][15]$b$1489 [25:23] $memory\inst_mem.instruction_memory$rdmux[0][5][15]$b$1489 [15] $memory\inst_mem.instruction_memory$rdmux[0][5][15]$b$1489 [9:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][5][15]$b$1489 [31:26] $memory\inst_mem.instruction_memory$rdmux[0][5][15]$b$1489 [22:16] $memory\inst_mem.instruction_memory$rdmux[0][5][15]$b$1489 [14:10] $memory\inst_mem.instruction_memory$rdmux[0][5][15]$b$1489 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][5][15]$b$1489 [25] $memory\inst_mem.instruction_memory$rdmux[0][5][15]$b$1489 [25] $memory\inst_mem.instruction_memory$rdmux[0][5][15]$b$1489 [25] $memory\inst_mem.instruction_memory$rdmux[0][5][15]$b$1489 [25] $memory\inst_mem.instruction_memory$rdmux[0][5][15]$b$1489 [25] $memory\inst_mem.instruction_memory$rdmux[0][5][15]$b$1489 [25] $memory\inst_mem.instruction_memory$rdmux[0][5][15]$b$1489 [7] $memory\inst_mem.instruction_memory$rdmux[0][5][15]$b$1489 [8] $memory\inst_mem.instruction_memory$rdmux[0][5][15]$b$1489 [8] 3'011 $memory\inst_mem.instruction_memory$rdmux[0][5][15]$b$1489 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][15]$b$1489 [6:5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][5][15]$b$1489 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][15]$b$1489 [9] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][6][32]$1634:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][6][32]$a$1635, B=$memory\inst_mem.instruction_memory$rdmux[0][6][32]$b$1636, Y=$memory\inst_mem.instruction_memory$rdmux[0][5][16]$a$1491
      New ports: A={ 3'110 $memory\inst_mem.instruction_memory$rdmux[0][6][32]$a$1635 [12] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][32]$a$1635 [5] }, B={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][32]$b$1636 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][32]$b$1636 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][32]$b$1636 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][32]$b$1636 [5] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][16]$a$1491 [30] $memory\inst_mem.instruction_memory$rdmux[0][5][16]$a$1491 [23] $memory\inst_mem.instruction_memory$rdmux[0][5][16]$a$1491 [20] $memory\inst_mem.instruction_memory$rdmux[0][5][16]$a$1491 [12] $memory\inst_mem.instruction_memory$rdmux[0][5][16]$a$1491 [7] $memory\inst_mem.instruction_memory$rdmux[0][5][16]$a$1491 [5] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][5][16]$a$1491 [31] $memory\inst_mem.instruction_memory$rdmux[0][5][16]$a$1491 [29:24] $memory\inst_mem.instruction_memory$rdmux[0][5][16]$a$1491 [22:21] $memory\inst_mem.instruction_memory$rdmux[0][5][16]$a$1491 [19:13] $memory\inst_mem.instruction_memory$rdmux[0][5][16]$a$1491 [11:8] $memory\inst_mem.instruction_memory$rdmux[0][5][16]$a$1491 [6] $memory\inst_mem.instruction_memory$rdmux[0][5][16]$a$1491 [4:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][5][16]$a$1491 [12] $memory\inst_mem.instruction_memory$rdmux[0][5][16]$a$1491 [12] $memory\inst_mem.instruction_memory$rdmux[0][5][16]$a$1491 [12] $memory\inst_mem.instruction_memory$rdmux[0][5][16]$a$1491 [12] $memory\inst_mem.instruction_memory$rdmux[0][5][16]$a$1491 [12] $memory\inst_mem.instruction_memory$rdmux[0][5][16]$a$1491 [12] $memory\inst_mem.instruction_memory$rdmux[0][5][16]$a$1491 [12] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][5][16]$a$1491 [5] 4'0111 $memory\inst_mem.instruction_memory$rdmux[0][5][16]$a$1491 [7] $memory\inst_mem.instruction_memory$rdmux[0][5][16]$a$1491 [12] $memory\inst_mem.instruction_memory$rdmux[0][5][16]$a$1491 [12] 10'0111010011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][6][33]$1637:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][6][33]$a$1638, B=$memory\inst_mem.instruction_memory$rdmux[0][6][33]$b$1639, Y=$memory\inst_mem.instruction_memory$rdmux[0][5][16]$b$1492
      New ports: A={ 2'11 $memory\inst_mem.instruction_memory$rdmux[0][6][33]$a$1638 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][33]$a$1638 [6] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][33]$a$1638 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][33]$a$1638 [6] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][33]$a$1638 [4] 1'0 }, B={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][33]$b$1639 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][33]$b$1639 [2] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][33]$b$1639 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][33]$b$1639 [2] $memory\inst_mem.instruction_memory$rdmux[0][6][33]$b$1639 [2] $memory\inst_mem.instruction_memory$rdmux[0][6][33]$b$1639 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][33]$b$1639 [2] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][16]$b$1492 [20] $memory\inst_mem.instruction_memory$rdmux[0][5][16]$b$1492 [16:15] $memory\inst_mem.instruction_memory$rdmux[0][5][16]$b$1492 [11] $memory\inst_mem.instruction_memory$rdmux[0][5][16]$b$1492 [9] $memory\inst_mem.instruction_memory$rdmux[0][5][16]$b$1492 [7:4] $memory\inst_mem.instruction_memory$rdmux[0][5][16]$b$1492 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][5][16]$b$1492 [31:21] $memory\inst_mem.instruction_memory$rdmux[0][5][16]$b$1492 [19:17] $memory\inst_mem.instruction_memory$rdmux[0][5][16]$b$1492 [14:12] $memory\inst_mem.instruction_memory$rdmux[0][5][16]$b$1492 [10] $memory\inst_mem.instruction_memory$rdmux[0][5][16]$b$1492 [8] $memory\inst_mem.instruction_memory$rdmux[0][5][16]$b$1492 [3] $memory\inst_mem.instruction_memory$rdmux[0][5][16]$b$1492 [1:0] } = { 7'0000000 $memory\inst_mem.instruction_memory$rdmux[0][5][16]$b$1492 [11] $memory\inst_mem.instruction_memory$rdmux[0][5][16]$b$1492 [7] $memory\inst_mem.instruction_memory$rdmux[0][5][16]$b$1492 [7] $memory\inst_mem.instruction_memory$rdmux[0][5][16]$b$1492 [7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][5][16]$b$1492 [16] $memory\inst_mem.instruction_memory$rdmux[0][5][16]$b$1492 [11] $memory\inst_mem.instruction_memory$rdmux[0][5][16]$b$1492 [11] $memory\inst_mem.instruction_memory$rdmux[0][5][16]$b$1492 [11] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][5][16]$b$1492 [4] $memory\inst_mem.instruction_memory$rdmux[0][5][16]$b$1492 [4] 3'011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][6][34]$1640:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][6][34]$a$1641, B=$memory\inst_mem.instruction_memory$rdmux[0][6][34]$b$1642, Y=$memory\inst_mem.instruction_memory$rdmux[0][5][17]$a$1494
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][6][34]$a$1641 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][34]$a$1641 [8] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][34]$a$1641 [8] $memory\inst_mem.instruction_memory$rdmux[0][6][34]$a$1641 [8] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][34]$a$1641 [5] 1'0 }, B={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][34]$b$1642 [9] $memory\inst_mem.instruction_memory$rdmux[0][6][34]$b$1642 [7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][34]$b$1642 [9] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][34]$b$1642 [7] 2'01 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][17]$a$1494 [20] $memory\inst_mem.instruction_memory$rdmux[0][5][17]$a$1494 [17] $memory\inst_mem.instruction_memory$rdmux[0][5][17]$a$1494 [15:14] $memory\inst_mem.instruction_memory$rdmux[0][5][17]$a$1494 [9:7] $memory\inst_mem.instruction_memory$rdmux[0][5][17]$a$1494 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][5][17]$a$1494 [31:21] $memory\inst_mem.instruction_memory$rdmux[0][5][17]$a$1494 [19:18] $memory\inst_mem.instruction_memory$rdmux[0][5][17]$a$1494 [16] $memory\inst_mem.instruction_memory$rdmux[0][5][17]$a$1494 [13:10] $memory\inst_mem.instruction_memory$rdmux[0][5][17]$a$1494 [6] $memory\inst_mem.instruction_memory$rdmux[0][5][17]$a$1494 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][5][17]$a$1494 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][17]$a$1494 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][17]$a$1494 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][17]$a$1494 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][17]$a$1494 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][17]$a$1494 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][17]$a$1494 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][17]$a$1494 [5] 6'000011 $memory\inst_mem.instruction_memory$rdmux[0][5][17]$a$1494 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][17]$a$1494 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][17]$a$1494 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][5][17]$a$1494 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][6][35]$1643:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][6][35]$a$1644, B=$memory\inst_mem.instruction_memory$rdmux[0][6][35]$b$1645, Y=$memory\inst_mem.instruction_memory$rdmux[0][5][17]$b$1495
      New ports: A={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][35]$a$1644 [6] $memory\inst_mem.instruction_memory$rdmux[0][6][35]$a$1644 [6] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][35]$a$1644 [8] $memory\inst_mem.instruction_memory$rdmux[0][6][35]$a$1644 [8] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][35]$a$1644 [6] 2'10 }, B={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][35]$b$1645 [7] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][6][35]$b$1645 [7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][35]$b$1645 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][35]$b$1645 [2] $memory\inst_mem.instruction_memory$rdmux[0][6][35]$b$1645 [2] $memory\inst_mem.instruction_memory$rdmux[0][6][35]$b$1645 [2] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][17]$b$1495 [15:13] $memory\inst_mem.instruction_memory$rdmux[0][5][17]$b$1495 [11] $memory\inst_mem.instruction_memory$rdmux[0][5][17]$b$1495 [9:5] $memory\inst_mem.instruction_memory$rdmux[0][5][17]$b$1495 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][5][17]$b$1495 [31:16] $memory\inst_mem.instruction_memory$rdmux[0][5][17]$b$1495 [12] $memory\inst_mem.instruction_memory$rdmux[0][5][17]$b$1495 [10] $memory\inst_mem.instruction_memory$rdmux[0][5][17]$b$1495 [4:3] $memory\inst_mem.instruction_memory$rdmux[0][5][17]$b$1495 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][5][17]$b$1495 [11] $memory\inst_mem.instruction_memory$rdmux[0][5][17]$b$1495 [11] $memory\inst_mem.instruction_memory$rdmux[0][5][17]$b$1495 [11] $memory\inst_mem.instruction_memory$rdmux[0][5][17]$b$1495 [11] $memory\inst_mem.instruction_memory$rdmux[0][5][17]$b$1495 [11] $memory\inst_mem.instruction_memory$rdmux[0][5][17]$b$1495 [11] $memory\inst_mem.instruction_memory$rdmux[0][5][17]$b$1495 [11] $memory\inst_mem.instruction_memory$rdmux[0][5][17]$b$1495 [13] $memory\inst_mem.instruction_memory$rdmux[0][5][17]$b$1495 [8] $memory\inst_mem.instruction_memory$rdmux[0][5][17]$b$1495 [8] $memory\inst_mem.instruction_memory$rdmux[0][5][17]$b$1495 [8] $memory\inst_mem.instruction_memory$rdmux[0][5][17]$b$1495 [11] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][5][17]$b$1495 [7] $memory\inst_mem.instruction_memory$rdmux[0][5][17]$b$1495 [11] $memory\inst_mem.instruction_memory$rdmux[0][5][17]$b$1495 [7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][5][17]$b$1495 [9] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][6][36]$1646:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][6][36]$a$1647, B=$memory\inst_mem.instruction_memory$rdmux[0][6][36]$b$1648, Y=$memory\inst_mem.instruction_memory$rdmux[0][5][18]$a$1497
      New ports: A={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][36]$a$1647 [7] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][36]$a$1647 [7] 2'01 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][6][36]$b$1648 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][36]$b$1648 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][36]$b$1648 [5:4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][18]$a$1497 [15] $memory\inst_mem.instruction_memory$rdmux[0][5][18]$a$1497 [12] $memory\inst_mem.instruction_memory$rdmux[0][5][18]$a$1497 [9] $memory\inst_mem.instruction_memory$rdmux[0][5][18]$a$1497 [7] $memory\inst_mem.instruction_memory$rdmux[0][5][18]$a$1497 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][5][18]$a$1497 [31:16] $memory\inst_mem.instruction_memory$rdmux[0][5][18]$a$1497 [14:13] $memory\inst_mem.instruction_memory$rdmux[0][5][18]$a$1497 [11:10] $memory\inst_mem.instruction_memory$rdmux[0][5][18]$a$1497 [8] $memory\inst_mem.instruction_memory$rdmux[0][5][18]$a$1497 [6] $memory\inst_mem.instruction_memory$rdmux[0][5][18]$a$1497 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][5][18]$a$1497 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][18]$a$1497 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][18]$a$1497 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][18]$a$1497 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][18]$a$1497 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][18]$a$1497 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][18]$a$1497 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][5][18]$a$1497 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][18]$a$1497 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][18]$a$1497 [12] 3'101 $memory\inst_mem.instruction_memory$rdmux[0][5][18]$a$1497 [9] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][5][18]$a$1497 [12] $memory\inst_mem.instruction_memory$rdmux[0][5][18]$a$1497 [12] $memory\inst_mem.instruction_memory$rdmux[0][5][18]$a$1497 [5] 7'1100011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][6][37]$1649:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][6][37]$a$1650, B=$memory\inst_mem.instruction_memory$rdmux[0][6][37]$b$1651, Y=$memory\inst_mem.instruction_memory$rdmux[0][5][18]$b$1498
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][6][37]$a$1650 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][37]$a$1650 [9] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][37]$a$1650 [9] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][37]$a$1650 [5] 1'0 }, B={ 2'10 $memory\inst_mem.instruction_memory$rdmux[0][6][37]$b$1651 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][37]$b$1651 [7] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][37]$b$1651 [7] 2'01 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][18]$b$1498 [17] $memory\inst_mem.instruction_memory$rdmux[0][5][18]$b$1498 [15:14] $memory\inst_mem.instruction_memory$rdmux[0][5][18]$b$1498 [12] $memory\inst_mem.instruction_memory$rdmux[0][5][18]$b$1498 [9] $memory\inst_mem.instruction_memory$rdmux[0][5][18]$b$1498 [7] $memory\inst_mem.instruction_memory$rdmux[0][5][18]$b$1498 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][5][18]$b$1498 [31:18] $memory\inst_mem.instruction_memory$rdmux[0][5][18]$b$1498 [16] $memory\inst_mem.instruction_memory$rdmux[0][5][18]$b$1498 [13] $memory\inst_mem.instruction_memory$rdmux[0][5][18]$b$1498 [11:10] $memory\inst_mem.instruction_memory$rdmux[0][5][18]$b$1498 [8] $memory\inst_mem.instruction_memory$rdmux[0][5][18]$b$1498 [6] $memory\inst_mem.instruction_memory$rdmux[0][5][18]$b$1498 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][5][18]$b$1498 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][18]$b$1498 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][18]$b$1498 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][18]$b$1498 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][18]$b$1498 [5] 5'00000 $memory\inst_mem.instruction_memory$rdmux[0][5][18]$b$1498 [12] $memory\inst_mem.instruction_memory$rdmux[0][5][18]$b$1498 [4] 3'011 $memory\inst_mem.instruction_memory$rdmux[0][5][18]$b$1498 [12] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][5][18]$b$1498 [9] $memory\inst_mem.instruction_memory$rdmux[0][5][18]$b$1498 [4] $memory\inst_mem.instruction_memory$rdmux[0][5][18]$b$1498 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][6][38]$1652:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][6][38]$a$1653, B=$memory\inst_mem.instruction_memory$rdmux[0][6][38]$b$1654, Y=$memory\inst_mem.instruction_memory$rdmux[0][5][19]$a$1500
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][6][38]$a$1653 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][38]$a$1653 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][38]$a$1653 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][38]$a$1653 [5] 3'110 $memory\inst_mem.instruction_memory$rdmux[0][6][38]$a$1653 [5:4] 1'0 }, B={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][38]$b$1654 [2] $memory\inst_mem.instruction_memory$rdmux[0][6][38]$b$1654 [2] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][38]$b$1654 [7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][38]$b$1654 [7] 3'110 $memory\inst_mem.instruction_memory$rdmux[0][6][38]$b$1654 [2] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][19]$a$1500 [23:22] $memory\inst_mem.instruction_memory$rdmux[0][5][19]$a$1500 [20] $memory\inst_mem.instruction_memory$rdmux[0][5][19]$a$1500 [15] $memory\inst_mem.instruction_memory$rdmux[0][5][19]$a$1500 [9:4] $memory\inst_mem.instruction_memory$rdmux[0][5][19]$a$1500 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][5][19]$a$1500 [31:24] $memory\inst_mem.instruction_memory$rdmux[0][5][19]$a$1500 [21] $memory\inst_mem.instruction_memory$rdmux[0][5][19]$a$1500 [19:16] $memory\inst_mem.instruction_memory$rdmux[0][5][19]$a$1500 [14:10] $memory\inst_mem.instruction_memory$rdmux[0][5][19]$a$1500 [3] $memory\inst_mem.instruction_memory$rdmux[0][5][19]$a$1500 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][5][19]$a$1500 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][19]$a$1500 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][19]$a$1500 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][19]$a$1500 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][19]$a$1500 [9] $memory\inst_mem.instruction_memory$rdmux[0][5][19]$a$1500 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][19]$a$1500 [22] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][5][19]$a$1500 [2] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][5][19]$a$1500 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][5][19]$a$1500 [2] $memory\inst_mem.instruction_memory$rdmux[0][5][19]$a$1500 [2] $memory\inst_mem.instruction_memory$rdmux[0][5][19]$a$1500 [6] $memory\inst_mem.instruction_memory$rdmux[0][5][19]$a$1500 [9:8] $memory\inst_mem.instruction_memory$rdmux[0][5][19]$a$1500 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][6][39]$1655:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][6][39]$a$1656, B=$memory\inst_mem.instruction_memory$rdmux[0][6][39]$b$1657, Y=$memory\inst_mem.instruction_memory$rdmux[0][5][19]$b$1501
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][6][39]$a$1656 [22] $memory\inst_mem.instruction_memory$rdmux[0][6][39]$a$1656 [10] 2'01 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][6][39]$b$1657 [22] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][6][39]$b$1657 [7] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][19]$b$1501 [22] $memory\inst_mem.instruction_memory$rdmux[0][5][19]$b$1501 [10] $memory\inst_mem.instruction_memory$rdmux[0][5][19]$b$1501 [8:7] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][5][19]$b$1501 [31:23] $memory\inst_mem.instruction_memory$rdmux[0][5][19]$b$1501 [21:11] $memory\inst_mem.instruction_memory$rdmux[0][5][19]$b$1501 [9] $memory\inst_mem.instruction_memory$rdmux[0][5][19]$b$1501 [6:0] } = { 8'00000000 $memory\inst_mem.instruction_memory$rdmux[0][5][19]$b$1501 [8] 10'0001011010 $memory\inst_mem.instruction_memory$rdmux[0][5][19]$b$1501 [8] 8'10000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][6][3]$1547:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][6][3]$a$1548, B=$memory\inst_mem.instruction_memory$rdmux[0][6][3]$b$1549, Y=$memory\inst_mem.instruction_memory$rdmux[0][5][1]$b$1447
      New ports: A={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][3]$a$1548 [9] $memory\inst_mem.instruction_memory$rdmux[0][6][3]$a$1548 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][3]$a$1548 [7] 2'10 }, B={ 2'00 $memory\inst_mem.instruction_memory$rdmux[0][6][3]$b$1549 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][3]$b$1549 [2] $memory\inst_mem.instruction_memory$rdmux[0][6][3]$b$1549 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][3]$b$1549 [2] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][1]$b$1447 [15] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$b$1447 [9:7] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$b$1447 [4] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$b$1447 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][5][1]$b$1447 [31:16] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$b$1447 [14:10] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$b$1447 [6:5] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$b$1447 [3] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$b$1447 [1:0] } = { 3'000 $memory\inst_mem.instruction_memory$rdmux[0][5][1]$b$1447 [2] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][5][1]$b$1447 [2] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$b$1447 [2] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$b$1447 [2] 5'00000 $memory\inst_mem.instruction_memory$rdmux[0][5][1]$b$1447 [4] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$b$1447 [4] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$b$1447 [8] 4'0000 $memory\inst_mem.instruction_memory$rdmux[0][5][1]$b$1447 [4] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$b$1447 [2] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$b$1447 [2] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$b$1447 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][6][40]$1658:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][6][40]$a$1659, B=$memory\inst_mem.instruction_memory$rdmux[0][6][40]$b$1660, Y=$memory\inst_mem.instruction_memory$rdmux[0][5][20]$a$1503
      New ports: A={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][40]$a$1659 [22] 4'1110 $memory\inst_mem.instruction_memory$rdmux[0][6][40]$a$1659 [7] }, B={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][40]$b$1660 [11] $memory\inst_mem.instruction_memory$rdmux[0][6][40]$b$1660 [11] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][40]$b$1660 [8] $memory\inst_mem.instruction_memory$rdmux[0][6][40]$b$1660 [8] 1'0 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][20]$a$1503 [23:22] $memory\inst_mem.instruction_memory$rdmux[0][5][20]$a$1503 [11:7] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][5][20]$a$1503 [31:24] $memory\inst_mem.instruction_memory$rdmux[0][5][20]$a$1503 [21:12] $memory\inst_mem.instruction_memory$rdmux[0][5][20]$a$1503 [6:0] } = 25'0000000100010110100000011
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][6][41]$1661:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][6][41]$a$1662, B=$memory\inst_mem.instruction_memory$rdmux[0][6][41]$b$1663, Y=$memory\inst_mem.instruction_memory$rdmux[0][5][20]$b$1504
      New ports: A={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][41]$a$1662 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][41]$a$1662 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][41]$a$1662 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][41]$a$1662 [5:4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][6][41]$b$1663 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][41]$b$1663 [7] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][6][41]$b$1663 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][41]$b$1663 [5] 1'0 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][20]$b$1504 [24:23] $memory\inst_mem.instruction_memory$rdmux[0][5][20]$b$1504 [13] $memory\inst_mem.instruction_memory$rdmux[0][5][20]$b$1504 [9] $memory\inst_mem.instruction_memory$rdmux[0][5][20]$b$1504 [7] $memory\inst_mem.instruction_memory$rdmux[0][5][20]$b$1504 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][5][20]$b$1504 [31:25] $memory\inst_mem.instruction_memory$rdmux[0][5][20]$b$1504 [22:14] $memory\inst_mem.instruction_memory$rdmux[0][5][20]$b$1504 [12:10] $memory\inst_mem.instruction_memory$rdmux[0][5][20]$b$1504 [8] $memory\inst_mem.instruction_memory$rdmux[0][5][20]$b$1504 [6] $memory\inst_mem.instruction_memory$rdmux[0][5][20]$b$1504 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][5][20]$b$1504 [24] $memory\inst_mem.instruction_memory$rdmux[0][5][20]$b$1504 [24] $memory\inst_mem.instruction_memory$rdmux[0][5][20]$b$1504 [24] $memory\inst_mem.instruction_memory$rdmux[0][5][20]$b$1504 [24] $memory\inst_mem.instruction_memory$rdmux[0][5][20]$b$1504 [24] $memory\inst_mem.instruction_memory$rdmux[0][5][20]$b$1504 [24] $memory\inst_mem.instruction_memory$rdmux[0][5][20]$b$1504 [7] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][5][20]$b$1504 [5] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][5][20]$b$1504 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][5][20]$b$1504 [7] 3'000 $memory\inst_mem.instruction_memory$rdmux[0][5][20]$b$1504 [7] $memory\inst_mem.instruction_memory$rdmux[0][5][20]$b$1504 [4] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][6][42]$1664:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][6][42]$a$1665, B=$memory\inst_mem.instruction_memory$rdmux[0][6][42]$b$1666, Y=$memory\inst_mem.instruction_memory$rdmux[0][5][21]$a$1506
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][6][42]$a$1665 [20] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][6][42]$a$1665 [9] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][6][42]$b$1666 [20] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][6][42]$b$1666 [9] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][21]$a$1506 [20] $memory\inst_mem.instruction_memory$rdmux[0][5][21]$a$1506 [11:9] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][5][21]$a$1506 [31:21] $memory\inst_mem.instruction_memory$rdmux[0][5][21]$a$1506 [19:12] $memory\inst_mem.instruction_memory$rdmux[0][5][21]$a$1506 [8:0] } = { 10'0000000111 $memory\inst_mem.instruction_memory$rdmux[0][5][21]$a$1506 [10] 17'01110010000100011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][6][43]$1667:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][6][43]$a$1668, B=$memory\inst_mem.instruction_memory$rdmux[0][6][43]$b$1669, Y=$memory\inst_mem.instruction_memory$rdmux[0][5][21]$b$1507
      New ports: A={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][43]$a$1668 [9] $memory\inst_mem.instruction_memory$rdmux[0][6][43]$a$1668 [21] $memory\inst_mem.instruction_memory$rdmux[0][6][43]$a$1668 [21] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][43]$a$1668 [9] 2'10 }, B={ 4'1010 $memory\inst_mem.instruction_memory$rdmux[0][6][43]$b$1669 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][43]$b$1669 [5:4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][21]$b$1507 [25:24] $memory\inst_mem.instruction_memory$rdmux[0][5][21]$b$1507 [22:20] $memory\inst_mem.instruction_memory$rdmux[0][5][21]$b$1507 [9] $memory\inst_mem.instruction_memory$rdmux[0][5][21]$b$1507 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][5][21]$b$1507 [31:26] $memory\inst_mem.instruction_memory$rdmux[0][5][21]$b$1507 [23] $memory\inst_mem.instruction_memory$rdmux[0][5][21]$b$1507 [19:10] $memory\inst_mem.instruction_memory$rdmux[0][5][21]$b$1507 [8:6] $memory\inst_mem.instruction_memory$rdmux[0][5][21]$b$1507 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][5][21]$b$1507 [20] $memory\inst_mem.instruction_memory$rdmux[0][5][21]$b$1507 [20] $memory\inst_mem.instruction_memory$rdmux[0][5][21]$b$1507 [20] $memory\inst_mem.instruction_memory$rdmux[0][5][21]$b$1507 [20] $memory\inst_mem.instruction_memory$rdmux[0][5][21]$b$1507 [20] $memory\inst_mem.instruction_memory$rdmux[0][5][21]$b$1507 [20] $memory\inst_mem.instruction_memory$rdmux[0][5][21]$b$1507 [20] 6'011100 $memory\inst_mem.instruction_memory$rdmux[0][5][21]$b$1507 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][5][21]$b$1507 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][5][21]$b$1507 [4] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][6][44]$1670:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][6][44]$a$1671, B=32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, Y=$memory\inst_mem.instruction_memory$rdmux[0][5][22]$a$1509
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][6][44]$a$1671 [7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][44]$a$1671 [2] 1'1 }, B=4'xxxx, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][22]$a$1509 [7] $memory\inst_mem.instruction_memory$rdmux[0][5][22]$a$1509 [4] $memory\inst_mem.instruction_memory$rdmux[0][5][22]$a$1509 [2] $memory\inst_mem.instruction_memory$rdmux[0][5][22]$a$1509 [0] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][5][22]$a$1509 [31:8] $memory\inst_mem.instruction_memory$rdmux[0][5][22]$a$1509 [6:5] $memory\inst_mem.instruction_memory$rdmux[0][5][22]$a$1509 [3] $memory\inst_mem.instruction_memory$rdmux[0][5][22]$a$1509 [1] } = { $memory\inst_mem.instruction_memory$rdmux[0][5][22]$a$1509 [0] $memory\inst_mem.instruction_memory$rdmux[0][5][22]$a$1509 [0] $memory\inst_mem.instruction_memory$rdmux[0][5][22]$a$1509 [0] $memory\inst_mem.instruction_memory$rdmux[0][5][22]$a$1509 [0] $memory\inst_mem.instruction_memory$rdmux[0][5][22]$a$1509 [7] $memory\inst_mem.instruction_memory$rdmux[0][5][22]$a$1509 [4] $memory\inst_mem.instruction_memory$rdmux[0][5][22]$a$1509 [7] $memory\inst_mem.instruction_memory$rdmux[0][5][22]$a$1509 [2] $memory\inst_mem.instruction_memory$rdmux[0][5][22]$a$1509 [0] $memory\inst_mem.instruction_memory$rdmux[0][5][22]$a$1509 [7] $memory\inst_mem.instruction_memory$rdmux[0][5][22]$a$1509 [7] $memory\inst_mem.instruction_memory$rdmux[0][5][22]$a$1509 [0] $memory\inst_mem.instruction_memory$rdmux[0][5][22]$a$1509 [2] $memory\inst_mem.instruction_memory$rdmux[0][5][22]$a$1509 [0] $memory\inst_mem.instruction_memory$rdmux[0][5][22]$a$1509 [0] $memory\inst_mem.instruction_memory$rdmux[0][5][22]$a$1509 [0] $memory\inst_mem.instruction_memory$rdmux[0][5][22]$a$1509 [2] $memory\inst_mem.instruction_memory$rdmux[0][5][22]$a$1509 [0] $memory\inst_mem.instruction_memory$rdmux[0][5][22]$a$1509 [0] $memory\inst_mem.instruction_memory$rdmux[0][5][22]$a$1509 [2] $memory\inst_mem.instruction_memory$rdmux[0][5][22]$a$1509 [7] $memory\inst_mem.instruction_memory$rdmux[0][5][22]$a$1509 [4] $memory\inst_mem.instruction_memory$rdmux[0][5][22]$a$1509 [4] $memory\inst_mem.instruction_memory$rdmux[0][5][22]$a$1509 [4] $memory\inst_mem.instruction_memory$rdmux[0][5][22]$a$1509 [0] $memory\inst_mem.instruction_memory$rdmux[0][5][22]$a$1509 [0] $memory\inst_mem.instruction_memory$rdmux[0][5][22]$a$1509 [2] $memory\inst_mem.instruction_memory$rdmux[0][5][22]$a$1509 [0] }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][6][4]$1550:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][6][4]$a$1551, B=$memory\inst_mem.instruction_memory$rdmux[0][6][4]$b$1552, Y=$memory\inst_mem.instruction_memory$rdmux[0][5][2]$a$1449
      New ports: A={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][4]$a$1551 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][4]$a$1551 [5:4] 1'0 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][6][4]$b$1552 [18] $memory\inst_mem.instruction_memory$rdmux[0][6][4]$b$1552 [18] $memory\inst_mem.instruction_memory$rdmux[0][6][4]$b$1552 [2] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][4]$b$1552 [2] $memory\inst_mem.instruction_memory$rdmux[0][6][4]$b$1552 [2] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][2]$a$1449 [21] $memory\inst_mem.instruction_memory$rdmux[0][5][2]$a$1449 [18] $memory\inst_mem.instruction_memory$rdmux[0][5][2]$a$1449 [9] $memory\inst_mem.instruction_memory$rdmux[0][5][2]$a$1449 [5:4] $memory\inst_mem.instruction_memory$rdmux[0][5][2]$a$1449 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][5][2]$a$1449 [31:22] $memory\inst_mem.instruction_memory$rdmux[0][5][2]$a$1449 [20:19] $memory\inst_mem.instruction_memory$rdmux[0][5][2]$a$1449 [17:10] $memory\inst_mem.instruction_memory$rdmux[0][5][2]$a$1449 [8:6] $memory\inst_mem.instruction_memory$rdmux[0][5][2]$a$1449 [3] $memory\inst_mem.instruction_memory$rdmux[0][5][2]$a$1449 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][5][2]$a$1449 [18] $memory\inst_mem.instruction_memory$rdmux[0][5][2]$a$1449 [21] $memory\inst_mem.instruction_memory$rdmux[0][5][2]$a$1449 [18] $memory\inst_mem.instruction_memory$rdmux[0][5][2]$a$1449 [18] $memory\inst_mem.instruction_memory$rdmux[0][5][2]$a$1449 [18] $memory\inst_mem.instruction_memory$rdmux[0][5][2]$a$1449 [18] $memory\inst_mem.instruction_memory$rdmux[0][5][2]$a$1449 [21] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][5][2]$a$1449 [18] $memory\inst_mem.instruction_memory$rdmux[0][5][2]$a$1449 [21] $memory\inst_mem.instruction_memory$rdmux[0][5][2]$a$1449 [18] 5'00000 $memory\inst_mem.instruction_memory$rdmux[0][5][2]$a$1449 [5] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][5][2]$a$1449 [4] $memory\inst_mem.instruction_memory$rdmux[0][5][2]$a$1449 [4] $memory\inst_mem.instruction_memory$rdmux[0][5][2]$a$1449 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][6][5]$1553:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][6][5]$a$1554, B=$memory\inst_mem.instruction_memory$rdmux[0][6][5]$b$1555, Y=$memory\inst_mem.instruction_memory$rdmux[0][5][2]$b$1450
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][6][5]$a$1554 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][5]$a$1554 [7] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][5]$a$1554 [7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][5]$a$1554 [4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][6][5]$b$1555 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][5]$b$1555 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][5]$b$1555 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][5]$b$1555 [5] 1'0 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][2]$b$1450 [21] $memory\inst_mem.instruction_memory$rdmux[0][5][2]$b$1450 [13] $memory\inst_mem.instruction_memory$rdmux[0][5][2]$b$1450 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][5][2]$b$1450 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][5][2]$b$1450 [31:22] $memory\inst_mem.instruction_memory$rdmux[0][5][2]$b$1450 [20:14] $memory\inst_mem.instruction_memory$rdmux[0][5][2]$b$1450 [12:9] $memory\inst_mem.instruction_memory$rdmux[0][5][2]$b$1450 [6] $memory\inst_mem.instruction_memory$rdmux[0][5][2]$b$1450 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][5][2]$b$1450 [7] $memory\inst_mem.instruction_memory$rdmux[0][5][2]$b$1450 [7] $memory\inst_mem.instruction_memory$rdmux[0][5][2]$b$1450 [7] $memory\inst_mem.instruction_memory$rdmux[0][5][2]$b$1450 [7] $memory\inst_mem.instruction_memory$rdmux[0][5][2]$b$1450 [8] $memory\inst_mem.instruction_memory$rdmux[0][5][2]$b$1450 [8] $memory\inst_mem.instruction_memory$rdmux[0][5][2]$b$1450 [8] $memory\inst_mem.instruction_memory$rdmux[0][5][2]$b$1450 [4] $memory\inst_mem.instruction_memory$rdmux[0][5][2]$b$1450 [21] $memory\inst_mem.instruction_memory$rdmux[0][5][2]$b$1450 [21] $memory\inst_mem.instruction_memory$rdmux[0][5][2]$b$1450 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][5][2]$b$1450 [13] $memory\inst_mem.instruction_memory$rdmux[0][5][2]$b$1450 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][2]$b$1450 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][2]$b$1450 [5] 3'000 $memory\inst_mem.instruction_memory$rdmux[0][5][2]$b$1450 [8] $memory\inst_mem.instruction_memory$rdmux[0][5][2]$b$1450 [8] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][6][6]$1556:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][6][6]$a$1557, B=$memory\inst_mem.instruction_memory$rdmux[0][6][6]$b$1558, Y=$memory\inst_mem.instruction_memory$rdmux[0][5][3]$a$1452
      New ports: A={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][6]$a$1557 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][6]$a$1557 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][6]$a$1557 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][6]$a$1557 [5] 1'0 }, B={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][6]$b$1558 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][6]$b$1558 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][6]$b$1558 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][6]$b$1558 [5:4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][3]$a$1452 [20] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$a$1452 [15] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$a$1452 [13] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$a$1452 [10] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$a$1452 [7] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$a$1452 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][5][3]$a$1452 [31:21] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$a$1452 [19:16] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$a$1452 [14] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$a$1452 [12:11] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$a$1452 [9:8] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$a$1452 [6] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$a$1452 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][5][3]$a$1452 [10] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$a$1452 [10] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$a$1452 [10] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$a$1452 [10] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$a$1452 [10] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$a$1452 [10] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$a$1452 [10] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$a$1452 [4] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$a$1452 [20] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$a$1452 [10] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$a$1452 [20] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][5][3]$a$1452 [15] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$a$1452 [15] 3'000 $memory\inst_mem.instruction_memory$rdmux[0][5][3]$a$1452 [7] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$a$1452 [7] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][6][7]$1559:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][6][7]$a$1560, B=$memory\inst_mem.instruction_memory$rdmux[0][6][7]$b$1561, Y=$memory\inst_mem.instruction_memory$rdmux[0][5][3]$b$1453
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][6][7]$a$1560 [7] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][7]$a$1560 [2] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][7]$a$1560 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][7]$a$1560 [7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][7]$a$1560 [2] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][6][7]$b$1561 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][7]$b$1561 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][7]$b$1561 [4] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][6][7]$b$1561 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][7]$b$1561 [4] 1'0 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][3]$b$1453 [26:25] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$b$1453 [22] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$b$1453 [15] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$b$1453 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$b$1453 [4] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$b$1453 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][5][3]$b$1453 [31:27] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$b$1453 [24:23] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$b$1453 [21:16] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$b$1453 [14:9] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$b$1453 [6:5] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$b$1453 [3] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$b$1453 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][5][3]$b$1453 [26] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$b$1453 [26] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$b$1453 [26:25] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$b$1453 [26] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$b$1453 [4] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$b$1453 [4] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$b$1453 [4] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$b$1453 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][5][3]$b$1453 [8] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$b$1453 [15] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$b$1453 [15] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$b$1453 [4] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$b$1453 [7] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][5][3]$b$1453 [8] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$b$1453 [8] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$b$1453 [2] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$b$1453 [2] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$b$1453 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][6][8]$1562:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][6][8]$a$1563, B=$memory\inst_mem.instruction_memory$rdmux[0][6][8]$b$1564, Y=$memory\inst_mem.instruction_memory$rdmux[0][5][4]$a$1455
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][6][8]$a$1563 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][8]$a$1563 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][8]$a$1563 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][8]$a$1563 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][8]$a$1563 [5] 1'0 }, B={ 2'10 $memory\inst_mem.instruction_memory$rdmux[0][6][8]$b$1564 [9] $memory\inst_mem.instruction_memory$rdmux[0][6][8]$b$1564 [9] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][6][8]$b$1564 [2] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][4]$a$1455 [25] $memory\inst_mem.instruction_memory$rdmux[0][5][4]$a$1455 [15] $memory\inst_mem.instruction_memory$rdmux[0][5][4]$a$1455 [13] $memory\inst_mem.instruction_memory$rdmux[0][5][4]$a$1455 [9] $memory\inst_mem.instruction_memory$rdmux[0][5][4]$a$1455 [7] $memory\inst_mem.instruction_memory$rdmux[0][5][4]$a$1455 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][4]$a$1455 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][5][4]$a$1455 [31:26] $memory\inst_mem.instruction_memory$rdmux[0][5][4]$a$1455 [24:16] $memory\inst_mem.instruction_memory$rdmux[0][5][4]$a$1455 [14] $memory\inst_mem.instruction_memory$rdmux[0][5][4]$a$1455 [12:10] $memory\inst_mem.instruction_memory$rdmux[0][5][4]$a$1455 [8] $memory\inst_mem.instruction_memory$rdmux[0][5][4]$a$1455 [6] $memory\inst_mem.instruction_memory$rdmux[0][5][4]$a$1455 [4:3] $memory\inst_mem.instruction_memory$rdmux[0][5][4]$a$1455 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][5][4]$a$1455 [9] $memory\inst_mem.instruction_memory$rdmux[0][5][4]$a$1455 [9] $memory\inst_mem.instruction_memory$rdmux[0][5][4]$a$1455 [9] $memory\inst_mem.instruction_memory$rdmux[0][5][4]$a$1455 [9] $memory\inst_mem.instruction_memory$rdmux[0][5][4]$a$1455 [25] $memory\inst_mem.instruction_memory$rdmux[0][5][4]$a$1455 [25] $memory\inst_mem.instruction_memory$rdmux[0][5][4]$a$1455 [2] $memory\inst_mem.instruction_memory$rdmux[0][5][4]$a$1455 [15] $memory\inst_mem.instruction_memory$rdmux[0][5][4]$a$1455 [15] $memory\inst_mem.instruction_memory$rdmux[0][5][4]$a$1455 [15] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][5][4]$a$1455 [13] $memory\inst_mem.instruction_memory$rdmux[0][5][4]$a$1455 [15] $memory\inst_mem.instruction_memory$rdmux[0][5][4]$a$1455 [15] 3'000 $memory\inst_mem.instruction_memory$rdmux[0][5][4]$a$1455 [9] $memory\inst_mem.instruction_memory$rdmux[0][5][4]$a$1455 [7] $memory\inst_mem.instruction_memory$rdmux[0][5][4]$a$1455 [2] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][5][4]$a$1455 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][6][9]$1565:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][6][9]$a$1566, B=$memory\inst_mem.instruction_memory$rdmux[0][6][9]$b$1567, Y=$memory\inst_mem.instruction_memory$rdmux[0][5][4]$b$1456
      New ports: A={ 2'11 $memory\inst_mem.instruction_memory$rdmux[0][6][9]$a$1566 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][9]$a$1566 [7] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][6][9]$a$1566 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][9]$a$1566 [7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][9]$a$1566 [4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][6][9]$b$1567 [14] 4'0011 $memory\inst_mem.instruction_memory$rdmux[0][6][9]$b$1567 [14] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][9]$b$1567 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][9]$b$1567 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][9]$b$1567 [4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][4]$b$1456 [26:23] $memory\inst_mem.instruction_memory$rdmux[0][5][4]$b$1456 [16] $memory\inst_mem.instruction_memory$rdmux[0][5][4]$b$1456 [14:13] $memory\inst_mem.instruction_memory$rdmux[0][5][4]$b$1456 [7] $memory\inst_mem.instruction_memory$rdmux[0][5][4]$b$1456 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][5][4]$b$1456 [31:27] $memory\inst_mem.instruction_memory$rdmux[0][5][4]$b$1456 [22:17] $memory\inst_mem.instruction_memory$rdmux[0][5][4]$b$1456 [15] $memory\inst_mem.instruction_memory$rdmux[0][5][4]$b$1456 [12:8] $memory\inst_mem.instruction_memory$rdmux[0][5][4]$b$1456 [6] $memory\inst_mem.instruction_memory$rdmux[0][5][4]$b$1456 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][5][4]$b$1456 [26:25] $memory\inst_mem.instruction_memory$rdmux[0][5][4]$b$1456 [26] $memory\inst_mem.instruction_memory$rdmux[0][5][4]$b$1456 [26] $memory\inst_mem.instruction_memory$rdmux[0][5][4]$b$1456 [26] $memory\inst_mem.instruction_memory$rdmux[0][5][4]$b$1456 [7] $memory\inst_mem.instruction_memory$rdmux[0][5][4]$b$1456 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][4]$b$1456 [5] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][5][4]$b$1456 [16] $memory\inst_mem.instruction_memory$rdmux[0][5][4]$b$1456 [14] 10'0011100011 }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][5][0]$1442:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][5][0]$a$1443, B=$memory\inst_mem.instruction_memory$rdmux[0][5][0]$b$1444, Y=$memory\inst_mem.instruction_memory$rdmux[0][4][0]$a$1395
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][5][0]$a$1443 [16] 3'000 $memory\inst_mem.instruction_memory$rdmux[0][5][0]$a$1443 [16] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][5][0]$a$1443 [12] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][5][0]$a$1443 [8] $memory\inst_mem.instruction_memory$rdmux[0][5][0]$a$1443 [2] $memory\inst_mem.instruction_memory$rdmux[0][5][0]$a$1443 [4:2] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][5][0]$b$1444 [10] $memory\inst_mem.instruction_memory$rdmux[0][5][0]$b$1444 [8] $memory\inst_mem.instruction_memory$rdmux[0][5][0]$b$1444 [4] $memory\inst_mem.instruction_memory$rdmux[0][5][0]$b$1444 [23] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][5][0]$b$1444 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][5][0]$b$1444 [10:8] $memory\inst_mem.instruction_memory$rdmux[0][5][0]$b$1444 [5:4] 2'00 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][4][0]$a$1395 [30] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$a$1395 [25:23] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$a$1395 [16] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$a$1395 [13:12] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$a$1395 [10:8] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$a$1395 [5:2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][4][0]$a$1395 [31] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$a$1395 [29:26] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$a$1395 [22:17] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$a$1395 [15:14] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$a$1395 [11] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$a$1395 [7:6] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$a$1395 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][4][0]$a$1395 [25] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$a$1395 [25] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$a$1395 [25] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$a$1395 [25] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$a$1395 [10] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$a$1395 [3] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][4][0]$a$1395 [9] 7'0000000 $memory\inst_mem.instruction_memory$rdmux[0][4][0]$a$1395 [3] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][5][10]$1472:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][5][10]$a$1473, B=$memory\inst_mem.instruction_memory$rdmux[0][5][10]$b$1474, Y=$memory\inst_mem.instruction_memory$rdmux[0][4][5]$a$1410
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][5][10]$a$1473 [25] $memory\inst_mem.instruction_memory$rdmux[0][5][10]$a$1473 [26] $memory\inst_mem.instruction_memory$rdmux[0][5][10]$a$1473 [26:23] $memory\inst_mem.instruction_memory$rdmux[0][5][10]$a$1473 [13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][5][10]$a$1473 [20] $memory\inst_mem.instruction_memory$rdmux[0][5][10]$a$1473 [15] $memory\inst_mem.instruction_memory$rdmux[0][5][10]$a$1473 [15] $memory\inst_mem.instruction_memory$rdmux[0][5][10]$a$1473 [15:13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][5][10]$a$1473 [8:7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][5][10]$a$1473 [4] }, B={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][5][10]$b$1474 [28] $memory\inst_mem.instruction_memory$rdmux[0][5][10]$b$1474 [26] $memory\inst_mem.instruction_memory$rdmux[0][5][10]$b$1474 [12] $memory\inst_mem.instruction_memory$rdmux[0][5][10]$b$1474 [12] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][5][10]$b$1474 [4] $memory\inst_mem.instruction_memory$rdmux[0][5][10]$b$1474 [4] $memory\inst_mem.instruction_memory$rdmux[0][5][10]$b$1474 [4] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][5][10]$b$1474 [14] $memory\inst_mem.instruction_memory$rdmux[0][5][10]$b$1474 [15:14] $memory\inst_mem.instruction_memory$rdmux[0][5][10]$b$1474 [12] $memory\inst_mem.instruction_memory$rdmux[0][5][10]$b$1474 [12] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][5][10]$b$1474 [7] $memory\inst_mem.instruction_memory$rdmux[0][5][10]$b$1474 [5:4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][4][5]$a$1410 [30] $memory\inst_mem.instruction_memory$rdmux[0][4][5]$a$1410 [28] $memory\inst_mem.instruction_memory$rdmux[0][4][5]$a$1410 [26:20] $memory\inst_mem.instruction_memory$rdmux[0][4][5]$a$1410 [17:12] $memory\inst_mem.instruction_memory$rdmux[0][4][5]$a$1410 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][4][5]$a$1410 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][4][5]$a$1410 [31] $memory\inst_mem.instruction_memory$rdmux[0][4][5]$a$1410 [29] $memory\inst_mem.instruction_memory$rdmux[0][4][5]$a$1410 [27] $memory\inst_mem.instruction_memory$rdmux[0][4][5]$a$1410 [19:18] $memory\inst_mem.instruction_memory$rdmux[0][4][5]$a$1410 [11:9] $memory\inst_mem.instruction_memory$rdmux[0][4][5]$a$1410 [6] $memory\inst_mem.instruction_memory$rdmux[0][4][5]$a$1410 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][4][5]$a$1410 [28] $memory\inst_mem.instruction_memory$rdmux[0][4][5]$a$1410 [28] $memory\inst_mem.instruction_memory$rdmux[0][4][5]$a$1410 [26] 10'0101100011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][5][11]$1475:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][5][11]$a$1476, B=$memory\inst_mem.instruction_memory$rdmux[0][5][11]$b$1477, Y=$memory\inst_mem.instruction_memory$rdmux[0][4][5]$b$1411
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][5][11]$a$1476 [26:24] $memory\inst_mem.instruction_memory$rdmux[0][5][11]$a$1476 [22] $memory\inst_mem.instruction_memory$rdmux[0][5][11]$a$1476 [20] $memory\inst_mem.instruction_memory$rdmux[0][5][11]$a$1476 [16] $memory\inst_mem.instruction_memory$rdmux[0][5][11]$a$1476 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][11]$a$1476 [13] $memory\inst_mem.instruction_memory$rdmux[0][5][11]$a$1476 [7] $memory\inst_mem.instruction_memory$rdmux[0][5][11]$a$1476 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][5][11]$a$1476 [5:4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][5][11]$b$1477 [13] $memory\inst_mem.instruction_memory$rdmux[0][5][11]$b$1477 [13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][5][11]$b$1477 [13] $memory\inst_mem.instruction_memory$rdmux[0][5][11]$b$1477 [20] $memory\inst_mem.instruction_memory$rdmux[0][5][11]$b$1477 [4] $memory\inst_mem.instruction_memory$rdmux[0][5][11]$b$1477 [4] $memory\inst_mem.instruction_memory$rdmux[0][5][11]$b$1477 [13] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][5][11]$b$1477 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][5][11]$b$1477 [5:4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][4][5]$b$1411 [26:24] $memory\inst_mem.instruction_memory$rdmux[0][4][5]$b$1411 [22] $memory\inst_mem.instruction_memory$rdmux[0][4][5]$b$1411 [20] $memory\inst_mem.instruction_memory$rdmux[0][4][5]$b$1411 [16:15] $memory\inst_mem.instruction_memory$rdmux[0][4][5]$b$1411 [13] $memory\inst_mem.instruction_memory$rdmux[0][4][5]$b$1411 [9:7] $memory\inst_mem.instruction_memory$rdmux[0][4][5]$b$1411 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][4][5]$b$1411 [31:27] $memory\inst_mem.instruction_memory$rdmux[0][4][5]$b$1411 [23] $memory\inst_mem.instruction_memory$rdmux[0][4][5]$b$1411 [21] $memory\inst_mem.instruction_memory$rdmux[0][4][5]$b$1411 [19:17] $memory\inst_mem.instruction_memory$rdmux[0][4][5]$b$1411 [14] $memory\inst_mem.instruction_memory$rdmux[0][4][5]$b$1411 [12:10] $memory\inst_mem.instruction_memory$rdmux[0][4][5]$b$1411 [6] $memory\inst_mem.instruction_memory$rdmux[0][4][5]$b$1411 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][4][5]$b$1411 [26:25] $memory\inst_mem.instruction_memory$rdmux[0][4][5]$b$1411 [26] $memory\inst_mem.instruction_memory$rdmux[0][4][5]$b$1411 [26] $memory\inst_mem.instruction_memory$rdmux[0][4][5]$b$1411 [26] $memory\inst_mem.instruction_memory$rdmux[0][4][5]$b$1411 [22] $memory\inst_mem.instruction_memory$rdmux[0][4][5]$b$1411 [5] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][4][5]$b$1411 [15] 9'000100011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][5][12]$1478:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][5][12]$a$1479, B=$memory\inst_mem.instruction_memory$rdmux[0][5][12]$b$1480, Y=$memory\inst_mem.instruction_memory$rdmux[0][4][6]$a$1413
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][5][12]$a$1479 [8] $memory\inst_mem.instruction_memory$rdmux[0][5][12]$a$1479 [8] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][5][12]$a$1479 [16] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][5][12]$a$1479 [16] $memory\inst_mem.instruction_memory$rdmux[0][5][12]$a$1479 [13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][5][12]$a$1479 [8] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][5][12]$a$1479 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][12]$a$1479 [5:4] }, B={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][5][12]$b$1480 [13] $memory\inst_mem.instruction_memory$rdmux[0][5][12]$b$1480 [23] $memory\inst_mem.instruction_memory$rdmux[0][5][12]$b$1480 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][12]$b$1480 [13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][5][12]$b$1480 [13] $memory\inst_mem.instruction_memory$rdmux[0][5][12]$b$1480 [6] $memory\inst_mem.instruction_memory$rdmux[0][5][12]$b$1480 [8:5] 1'0 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][4][6]$a$1413 [26:25] $memory\inst_mem.instruction_memory$rdmux[0][4][6]$a$1413 [23] $memory\inst_mem.instruction_memory$rdmux[0][4][6]$a$1413 [20] $memory\inst_mem.instruction_memory$rdmux[0][4][6]$a$1413 [18] $memory\inst_mem.instruction_memory$rdmux[0][4][6]$a$1413 [16] $memory\inst_mem.instruction_memory$rdmux[0][4][6]$a$1413 [13] $memory\inst_mem.instruction_memory$rdmux[0][4][6]$a$1413 [11] $memory\inst_mem.instruction_memory$rdmux[0][4][6]$a$1413 [8:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][4][6]$a$1413 [31:27] $memory\inst_mem.instruction_memory$rdmux[0][4][6]$a$1413 [24] $memory\inst_mem.instruction_memory$rdmux[0][4][6]$a$1413 [22:21] $memory\inst_mem.instruction_memory$rdmux[0][4][6]$a$1413 [19] $memory\inst_mem.instruction_memory$rdmux[0][4][6]$a$1413 [17] $memory\inst_mem.instruction_memory$rdmux[0][4][6]$a$1413 [15:14] $memory\inst_mem.instruction_memory$rdmux[0][4][6]$a$1413 [12] $memory\inst_mem.instruction_memory$rdmux[0][4][6]$a$1413 [10:9] $memory\inst_mem.instruction_memory$rdmux[0][4][6]$a$1413 [3:0] } = { 3'111 $memory\inst_mem.instruction_memory$rdmux[0][4][6]$a$1413 [18] $memory\inst_mem.instruction_memory$rdmux[0][4][6]$a$1413 [26] $memory\inst_mem.instruction_memory$rdmux[0][4][6]$a$1413 [4] $memory\inst_mem.instruction_memory$rdmux[0][4][6]$a$1413 [20] $memory\inst_mem.instruction_memory$rdmux[0][4][6]$a$1413 [20] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][4][6]$a$1413 [16] $memory\inst_mem.instruction_memory$rdmux[0][4][6]$a$1413 [4] $memory\inst_mem.instruction_memory$rdmux[0][4][6]$a$1413 [6] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][4][6]$a$1413 [7] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][5][13]$1481:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][5][13]$a$1482, B=$memory\inst_mem.instruction_memory$rdmux[0][5][13]$b$1483, Y=$memory\inst_mem.instruction_memory$rdmux[0][4][6]$b$1414
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][5][13]$a$1482 [20] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$a$1482 [20] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$a$1482 [21] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$a$1482 [22:20] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$a$1482 [13] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$a$1482 [15] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$a$1482 [15] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$a$1482 [7] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$a$1482 [13] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][5][13]$a$1482 [4] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$a$1482 [4] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$a$1482 [7] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$a$1482 [2] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$a$1482 [5:4] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$a$1482 [2] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][5][13]$b$1483 [6] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][5][13]$b$1483 [11] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$b$1483 [11] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$b$1483 [8] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$b$1483 [8] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$b$1483 [12] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$b$1483 [16] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$b$1483 [12] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$b$1483 [13] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$b$1483 [13:11] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$b$1483 [9:8] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$b$1483 [4] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$b$1483 [6:4] 1'0 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][4][6]$b$1414 [25:20] $memory\inst_mem.instruction_memory$rdmux[0][4][6]$b$1414 [17:11] $memory\inst_mem.instruction_memory$rdmux[0][4][6]$b$1414 [9:4] $memory\inst_mem.instruction_memory$rdmux[0][4][6]$b$1414 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][4][6]$b$1414 [31:26] $memory\inst_mem.instruction_memory$rdmux[0][4][6]$b$1414 [19:18] $memory\inst_mem.instruction_memory$rdmux[0][4][6]$b$1414 [10] $memory\inst_mem.instruction_memory$rdmux[0][4][6]$b$1414 [3] $memory\inst_mem.instruction_memory$rdmux[0][4][6]$b$1414 [1:0] } = { 4'0000 $memory\inst_mem.instruction_memory$rdmux[0][4][6]$b$1414 [24] $memory\inst_mem.instruction_memory$rdmux[0][4][6]$b$1414 [25] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][4][6]$b$1414 [16] $memory\inst_mem.instruction_memory$rdmux[0][4][6]$b$1414 [8] $memory\inst_mem.instruction_memory$rdmux[0][4][6]$b$1414 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][5][14]$1484:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][5][14]$a$1485, B=$memory\inst_mem.instruction_memory$rdmux[0][5][14]$b$1486, Y=$memory\inst_mem.instruction_memory$rdmux[0][4][7]$a$1416
      New ports: A={ 2'00 $memory\inst_mem.instruction_memory$rdmux[0][5][14]$a$1485 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][14]$a$1485 [25] $memory\inst_mem.instruction_memory$rdmux[0][5][14]$a$1485 [22] $memory\inst_mem.instruction_memory$rdmux[0][5][14]$a$1485 [7] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][5][14]$a$1485 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][5][14]$a$1485 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][14]$a$1485 [13:12] $memory\inst_mem.instruction_memory$rdmux[0][5][14]$a$1485 [9] $memory\inst_mem.instruction_memory$rdmux[0][5][14]$a$1485 [9] $memory\inst_mem.instruction_memory$rdmux[0][5][14]$a$1485 [4] $memory\inst_mem.instruction_memory$rdmux[0][5][14]$a$1485 [7] $memory\inst_mem.instruction_memory$rdmux[0][5][14]$a$1485 [5:4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][5][14]$b$1486 [4] $memory\inst_mem.instruction_memory$rdmux[0][5][14]$b$1486 [27] $memory\inst_mem.instruction_memory$rdmux[0][5][14]$b$1486 [4] $memory\inst_mem.instruction_memory$rdmux[0][5][14]$b$1486 [25] $memory\inst_mem.instruction_memory$rdmux[0][5][14]$b$1486 [13] $memory\inst_mem.instruction_memory$rdmux[0][5][14]$b$1486 [20] $memory\inst_mem.instruction_memory$rdmux[0][5][14]$b$1486 [15] $memory\inst_mem.instruction_memory$rdmux[0][5][14]$b$1486 [17] $memory\inst_mem.instruction_memory$rdmux[0][5][14]$b$1486 [17] $memory\inst_mem.instruction_memory$rdmux[0][5][14]$b$1486 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][14]$b$1486 [15] $memory\inst_mem.instruction_memory$rdmux[0][5][14]$b$1486 [13:12] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][5][14]$b$1486 [4] $memory\inst_mem.instruction_memory$rdmux[0][5][14]$b$1486 [7] $memory\inst_mem.instruction_memory$rdmux[0][5][14]$b$1486 [7] $memory\inst_mem.instruction_memory$rdmux[0][5][14]$b$1486 [5:4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][4][7]$a$1416 [28:25] $memory\inst_mem.instruction_memory$rdmux[0][4][7]$a$1416 [22] $memory\inst_mem.instruction_memory$rdmux[0][4][7]$a$1416 [20:15] $memory\inst_mem.instruction_memory$rdmux[0][4][7]$a$1416 [13:12] $memory\inst_mem.instruction_memory$rdmux[0][4][7]$a$1416 [10:7] $memory\inst_mem.instruction_memory$rdmux[0][4][7]$a$1416 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][4][7]$a$1416 [31:29] $memory\inst_mem.instruction_memory$rdmux[0][4][7]$a$1416 [24:23] $memory\inst_mem.instruction_memory$rdmux[0][4][7]$a$1416 [21] $memory\inst_mem.instruction_memory$rdmux[0][4][7]$a$1416 [14] $memory\inst_mem.instruction_memory$rdmux[0][4][7]$a$1416 [11] $memory\inst_mem.instruction_memory$rdmux[0][4][7]$a$1416 [6] $memory\inst_mem.instruction_memory$rdmux[0][4][7]$a$1416 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][4][7]$a$1416 [28] $memory\inst_mem.instruction_memory$rdmux[0][4][7]$a$1416 [28] $memory\inst_mem.instruction_memory$rdmux[0][4][7]$a$1416 [28] $memory\inst_mem.instruction_memory$rdmux[0][4][7]$a$1416 [19] $memory\inst_mem.instruction_memory$rdmux[0][4][7]$a$1416 [22] $memory\inst_mem.instruction_memory$rdmux[0][4][7]$a$1416 [20] $memory\inst_mem.instruction_memory$rdmux[0][4][7]$a$1416 [13] $memory\inst_mem.instruction_memory$rdmux[0][4][7]$a$1416 [5] $memory\inst_mem.instruction_memory$rdmux[0][4][7]$a$1416 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][5][15]$1487:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][5][15]$a$1488, B=$memory\inst_mem.instruction_memory$rdmux[0][5][15]$b$1489, Y=$memory\inst_mem.instruction_memory$rdmux[0][4][7]$b$1417
      New ports: A={ 3'000 $memory\inst_mem.instruction_memory$rdmux[0][5][15]$a$1488 [22] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][5][15]$a$1488 [17] $memory\inst_mem.instruction_memory$rdmux[0][5][15]$a$1488 [4] $memory\inst_mem.instruction_memory$rdmux[0][5][15]$a$1488 [15] $memory\inst_mem.instruction_memory$rdmux[0][5][15]$a$1488 [11] $memory\inst_mem.instruction_memory$rdmux[0][5][15]$a$1488 [4] $memory\inst_mem.instruction_memory$rdmux[0][5][15]$a$1488 [8] $memory\inst_mem.instruction_memory$rdmux[0][5][15]$a$1488 [4] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][5][15]$a$1488 [4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][5][15]$b$1489 [25:23] $memory\inst_mem.instruction_memory$rdmux[0][5][15]$b$1489 [7] $memory\inst_mem.instruction_memory$rdmux[0][5][15]$b$1489 [8] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][5][15]$b$1489 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][15]$b$1489 [15] $memory\inst_mem.instruction_memory$rdmux[0][5][15]$b$1489 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][15]$b$1489 [9:4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][4][7]$b$1417 [25:22] $memory\inst_mem.instruction_memory$rdmux[0][4][7]$b$1417 [20] $memory\inst_mem.instruction_memory$rdmux[0][4][7]$b$1417 [17:15] $memory\inst_mem.instruction_memory$rdmux[0][4][7]$b$1417 [11] $memory\inst_mem.instruction_memory$rdmux[0][4][7]$b$1417 [9:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][4][7]$b$1417 [31:26] $memory\inst_mem.instruction_memory$rdmux[0][4][7]$b$1417 [21] $memory\inst_mem.instruction_memory$rdmux[0][4][7]$b$1417 [19:18] $memory\inst_mem.instruction_memory$rdmux[0][4][7]$b$1417 [14:12] $memory\inst_mem.instruction_memory$rdmux[0][4][7]$b$1417 [10] $memory\inst_mem.instruction_memory$rdmux[0][4][7]$b$1417 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][4][7]$b$1417 [25] $memory\inst_mem.instruction_memory$rdmux[0][4][7]$b$1417 [25] $memory\inst_mem.instruction_memory$rdmux[0][4][7]$b$1417 [25] $memory\inst_mem.instruction_memory$rdmux[0][4][7]$b$1417 [25] $memory\inst_mem.instruction_memory$rdmux[0][4][7]$b$1417 [25] $memory\inst_mem.instruction_memory$rdmux[0][4][7]$b$1417 [25] $memory\inst_mem.instruction_memory$rdmux[0][4][7]$b$1417 [20] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][4][7]$b$1417 [6] $memory\inst_mem.instruction_memory$rdmux[0][4][7]$b$1417 [11] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][4][7]$b$1417 [9] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][5][16]$1490:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][5][16]$a$1491, B=$memory\inst_mem.instruction_memory$rdmux[0][5][16]$b$1492, Y=$memory\inst_mem.instruction_memory$rdmux[0][4][8]$a$1419
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][5][16]$a$1491 [30] $memory\inst_mem.instruction_memory$rdmux[0][5][16]$a$1491 [23] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][5][16]$a$1491 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][16]$a$1491 [20] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][5][16]$a$1491 [7] $memory\inst_mem.instruction_memory$rdmux[0][5][16]$a$1491 [12] $memory\inst_mem.instruction_memory$rdmux[0][5][16]$a$1491 [12] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][5][16]$a$1491 [7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][5][16]$a$1491 [5] 2'10 }, B={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][5][16]$b$1492 [7] $memory\inst_mem.instruction_memory$rdmux[0][5][16]$b$1492 [7] $memory\inst_mem.instruction_memory$rdmux[0][5][16]$b$1492 [7] $memory\inst_mem.instruction_memory$rdmux[0][5][16]$b$1492 [20] $memory\inst_mem.instruction_memory$rdmux[0][5][16]$b$1492 [11] $memory\inst_mem.instruction_memory$rdmux[0][5][16]$b$1492 [16:15] $memory\inst_mem.instruction_memory$rdmux[0][5][16]$b$1492 [11] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][5][16]$b$1492 [11] $memory\inst_mem.instruction_memory$rdmux[0][5][16]$b$1492 [9] $memory\inst_mem.instruction_memory$rdmux[0][5][16]$b$1492 [7:4] $memory\inst_mem.instruction_memory$rdmux[0][5][16]$b$1492 [2] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][4][8]$a$1419 [30] $memory\inst_mem.instruction_memory$rdmux[0][4][8]$a$1419 [23:20] $memory\inst_mem.instruction_memory$rdmux[0][4][8]$a$1419 [17:15] $memory\inst_mem.instruction_memory$rdmux[0][4][8]$a$1419 [13:11] $memory\inst_mem.instruction_memory$rdmux[0][4][8]$a$1419 [9] $memory\inst_mem.instruction_memory$rdmux[0][4][8]$a$1419 [7:4] $memory\inst_mem.instruction_memory$rdmux[0][4][8]$a$1419 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][4][8]$a$1419 [31] $memory\inst_mem.instruction_memory$rdmux[0][4][8]$a$1419 [29:24] $memory\inst_mem.instruction_memory$rdmux[0][4][8]$a$1419 [19:18] $memory\inst_mem.instruction_memory$rdmux[0][4][8]$a$1419 [14] $memory\inst_mem.instruction_memory$rdmux[0][4][8]$a$1419 [10] $memory\inst_mem.instruction_memory$rdmux[0][4][8]$a$1419 [8] $memory\inst_mem.instruction_memory$rdmux[0][4][8]$a$1419 [3] $memory\inst_mem.instruction_memory$rdmux[0][4][8]$a$1419 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][4][8]$a$1419 [12] $memory\inst_mem.instruction_memory$rdmux[0][4][8]$a$1419 [12] $memory\inst_mem.instruction_memory$rdmux[0][4][8]$a$1419 [12] $memory\inst_mem.instruction_memory$rdmux[0][4][8]$a$1419 [12] $memory\inst_mem.instruction_memory$rdmux[0][4][8]$a$1419 [12] $memory\inst_mem.instruction_memory$rdmux[0][4][8]$a$1419 [12] $memory\inst_mem.instruction_memory$rdmux[0][4][8]$a$1419 [13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][4][8]$a$1419 [16] $memory\inst_mem.instruction_memory$rdmux[0][4][8]$a$1419 [13] $memory\inst_mem.instruction_memory$rdmux[0][4][8]$a$1419 [4] $memory\inst_mem.instruction_memory$rdmux[0][4][8]$a$1419 [4] 3'011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][5][17]$1493:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][5][17]$a$1494, B=$memory\inst_mem.instruction_memory$rdmux[0][5][17]$b$1495, Y=$memory\inst_mem.instruction_memory$rdmux[0][4][8]$b$1420
      New ports: A={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][5][17]$a$1494 [20] $memory\inst_mem.instruction_memory$rdmux[0][5][17]$a$1494 [17] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][5][17]$a$1494 [15:14] $memory\inst_mem.instruction_memory$rdmux[0][5][17]$a$1494 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][17]$a$1494 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][17]$a$1494 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][5][17]$a$1494 [9:7] $memory\inst_mem.instruction_memory$rdmux[0][5][17]$a$1494 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][17]$a$1494 [5:4] 1'0 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][5][17]$b$1495 [8] $memory\inst_mem.instruction_memory$rdmux[0][5][17]$b$1495 [11] $memory\inst_mem.instruction_memory$rdmux[0][5][17]$b$1495 [11] $memory\inst_mem.instruction_memory$rdmux[0][5][17]$b$1495 [7] $memory\inst_mem.instruction_memory$rdmux[0][5][17]$b$1495 [15:13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][5][17]$b$1495 [11] $memory\inst_mem.instruction_memory$rdmux[0][5][17]$b$1495 [9] $memory\inst_mem.instruction_memory$rdmux[0][5][17]$b$1495 [9:5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][5][17]$b$1495 [2] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][4][8]$b$1420 [21:20] $memory\inst_mem.instruction_memory$rdmux[0][4][8]$b$1420 [17:4] $memory\inst_mem.instruction_memory$rdmux[0][4][8]$b$1420 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][4][8]$b$1420 [31:22] $memory\inst_mem.instruction_memory$rdmux[0][4][8]$b$1420 [19:18] $memory\inst_mem.instruction_memory$rdmux[0][4][8]$b$1420 [3] $memory\inst_mem.instruction_memory$rdmux[0][4][8]$b$1420 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][4][8]$b$1420 [11] $memory\inst_mem.instruction_memory$rdmux[0][4][8]$b$1420 [11] $memory\inst_mem.instruction_memory$rdmux[0][4][8]$b$1420 [11] $memory\inst_mem.instruction_memory$rdmux[0][4][8]$b$1420 [11] $memory\inst_mem.instruction_memory$rdmux[0][4][8]$b$1420 [11] $memory\inst_mem.instruction_memory$rdmux[0][4][8]$b$1420 [11] $memory\inst_mem.instruction_memory$rdmux[0][4][8]$b$1420 [11] $memory\inst_mem.instruction_memory$rdmux[0][4][8]$b$1420 [13] $memory\inst_mem.instruction_memory$rdmux[0][4][8]$b$1420 [21] $memory\inst_mem.instruction_memory$rdmux[0][4][8]$b$1420 [21] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][4][8]$b$1420 [16] 3'011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][5][18]$1496:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][5][18]$a$1497, B=$memory\inst_mem.instruction_memory$rdmux[0][5][18]$b$1498, Y=$memory\inst_mem.instruction_memory$rdmux[0][4][9]$a$1422
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][5][18]$a$1497 [9] $memory\inst_mem.instruction_memory$rdmux[0][5][18]$a$1497 [15] $memory\inst_mem.instruction_memory$rdmux[0][5][18]$a$1497 [12] $memory\inst_mem.instruction_memory$rdmux[0][5][18]$a$1497 [12] $memory\inst_mem.instruction_memory$rdmux[0][5][18]$a$1497 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][5][18]$a$1497 [9] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][5][18]$a$1497 [7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][5][18]$a$1497 [5:4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][5][18]$b$1498 [17] $memory\inst_mem.instruction_memory$rdmux[0][5][18]$b$1498 [15:14] $memory\inst_mem.instruction_memory$rdmux[0][5][18]$b$1498 [12] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][5][18]$b$1498 [9] $memory\inst_mem.instruction_memory$rdmux[0][5][18]$b$1498 [9] $memory\inst_mem.instruction_memory$rdmux[0][5][18]$b$1498 [4] $memory\inst_mem.instruction_memory$rdmux[0][5][18]$b$1498 [7] $memory\inst_mem.instruction_memory$rdmux[0][5][18]$b$1498 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][18]$b$1498 [5:4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][4][9]$a$1422 [17] $memory\inst_mem.instruction_memory$rdmux[0][4][9]$a$1422 [15:14] $memory\inst_mem.instruction_memory$rdmux[0][4][9]$a$1422 [12:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][4][9]$a$1422 [31:18] $memory\inst_mem.instruction_memory$rdmux[0][4][9]$a$1422 [16] $memory\inst_mem.instruction_memory$rdmux[0][4][9]$a$1422 [13] $memory\inst_mem.instruction_memory$rdmux[0][4][9]$a$1422 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][4][9]$a$1422 [5] $memory\inst_mem.instruction_memory$rdmux[0][4][9]$a$1422 [5] $memory\inst_mem.instruction_memory$rdmux[0][4][9]$a$1422 [5] $memory\inst_mem.instruction_memory$rdmux[0][4][9]$a$1422 [5] $memory\inst_mem.instruction_memory$rdmux[0][4][9]$a$1422 [5] $memory\inst_mem.instruction_memory$rdmux[0][4][9]$a$1422 [11] $memory\inst_mem.instruction_memory$rdmux[0][4][9]$a$1422 [11] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][4][9]$a$1422 [11] $memory\inst_mem.instruction_memory$rdmux[0][4][9]$a$1422 [11] $memory\inst_mem.instruction_memory$rdmux[0][4][9]$a$1422 [12] $memory\inst_mem.instruction_memory$rdmux[0][4][9]$a$1422 [8] 3'011 $memory\inst_mem.instruction_memory$rdmux[0][4][9]$a$1422 [12] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][5][19]$1499:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][5][19]$a$1500, B=$memory\inst_mem.instruction_memory$rdmux[0][5][19]$b$1501, Y=$memory\inst_mem.instruction_memory$rdmux[0][4][9]$b$1423
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][5][19]$a$1500 [9] $memory\inst_mem.instruction_memory$rdmux[0][5][19]$a$1500 [22] $memory\inst_mem.instruction_memory$rdmux[0][5][19]$a$1500 [23:22] $memory\inst_mem.instruction_memory$rdmux[0][5][19]$a$1500 [20] $memory\inst_mem.instruction_memory$rdmux[0][5][19]$a$1500 [15] $memory\inst_mem.instruction_memory$rdmux[0][5][19]$a$1500 [2] $memory\inst_mem.instruction_memory$rdmux[0][5][19]$a$1500 [9:8] $memory\inst_mem.instruction_memory$rdmux[0][5][19]$a$1500 [9:4] $memory\inst_mem.instruction_memory$rdmux[0][5][19]$a$1500 [2] }, B={ 2'00 $memory\inst_mem.instruction_memory$rdmux[0][5][19]$b$1501 [8] $memory\inst_mem.instruction_memory$rdmux[0][5][19]$b$1501 [22] 3'011 $memory\inst_mem.instruction_memory$rdmux[0][5][19]$b$1501 [8] $memory\inst_mem.instruction_memory$rdmux[0][5][19]$b$1501 [10] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][5][19]$b$1501 [8:7] 4'0000 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][4][9]$b$1423 [27] $memory\inst_mem.instruction_memory$rdmux[0][4][9]$b$1423 [25] $memory\inst_mem.instruction_memory$rdmux[0][4][9]$b$1423 [23:22] $memory\inst_mem.instruction_memory$rdmux[0][4][9]$b$1423 [20] $memory\inst_mem.instruction_memory$rdmux[0][4][9]$b$1423 [15] $memory\inst_mem.instruction_memory$rdmux[0][4][9]$b$1423 [13] $memory\inst_mem.instruction_memory$rdmux[0][4][9]$b$1423 [11:4] $memory\inst_mem.instruction_memory$rdmux[0][4][9]$b$1423 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][4][9]$b$1423 [31:28] $memory\inst_mem.instruction_memory$rdmux[0][4][9]$b$1423 [26] $memory\inst_mem.instruction_memory$rdmux[0][4][9]$b$1423 [24] $memory\inst_mem.instruction_memory$rdmux[0][4][9]$b$1423 [21] $memory\inst_mem.instruction_memory$rdmux[0][4][9]$b$1423 [19:16] $memory\inst_mem.instruction_memory$rdmux[0][4][9]$b$1423 [14] $memory\inst_mem.instruction_memory$rdmux[0][4][9]$b$1423 [12] $memory\inst_mem.instruction_memory$rdmux[0][4][9]$b$1423 [3] $memory\inst_mem.instruction_memory$rdmux[0][4][9]$b$1423 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][4][9]$b$1423 [5] $memory\inst_mem.instruction_memory$rdmux[0][4][9]$b$1423 [5] $memory\inst_mem.instruction_memory$rdmux[0][4][9]$b$1423 [5] $memory\inst_mem.instruction_memory$rdmux[0][4][9]$b$1423 [5] $memory\inst_mem.instruction_memory$rdmux[0][4][9]$b$1423 [5] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][4][9]$b$1423 [2] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][4][9]$b$1423 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][4][9]$b$1423 [2] $memory\inst_mem.instruction_memory$rdmux[0][4][9]$b$1423 [6] $memory\inst_mem.instruction_memory$rdmux[0][4][9]$b$1423 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][5][1]$1445:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$1446, B=$memory\inst_mem.instruction_memory$rdmux[0][5][1]$b$1447, Y=$memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$1396
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$1446 [25] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$1446 [23] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$1446 [23] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$1446 [21] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$1446 [18] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$1446 [15] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$1446 [15] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$1446 [15] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$1446 [2] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$1446 [8:7] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$1446 [2] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][5][1]$b$1447 [2] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$b$1447 [2] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][5][1]$b$1447 [4] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$b$1447 [4] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$b$1447 [8] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$b$1447 [15] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][5][1]$b$1447 [9:7] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$b$1447 [4] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$b$1447 [2] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$b$1447 [2] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$1396 [25:23] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$1396 [21] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$1396 [18:15] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$1396 [12] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$1396 [9:7] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$1396 [4:2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$1396 [31:26] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$1396 [22] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$1396 [20:19] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$1396 [14:13] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$1396 [11:10] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$1396 [6:5] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$1396 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$1396 [23] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$1396 [21] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$1396 [23] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$1396 [24:23] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$1396 [3] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$1396 [21] 5'00000 $memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$1396 [4:2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][5][20]$1502:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][5][20]$a$1503, B=$memory\inst_mem.instruction_memory$rdmux[0][5][20]$b$1504, Y=$memory\inst_mem.instruction_memory$rdmux[0][4][10]$a$1425
      New ports: A={ 3'001 $memory\inst_mem.instruction_memory$rdmux[0][5][20]$a$1503 [23:22] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][5][20]$a$1503 [11:7] 2'00 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][5][20]$b$1504 [24] $memory\inst_mem.instruction_memory$rdmux[0][5][20]$b$1504 [7] $memory\inst_mem.instruction_memory$rdmux[0][5][20]$b$1504 [24:23] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][5][20]$b$1504 [7] $memory\inst_mem.instruction_memory$rdmux[0][5][20]$b$1504 [13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][5][20]$b$1504 [7] $memory\inst_mem.instruction_memory$rdmux[0][5][20]$b$1504 [9] $memory\inst_mem.instruction_memory$rdmux[0][5][20]$b$1504 [4] $memory\inst_mem.instruction_memory$rdmux[0][5][20]$b$1504 [7] $memory\inst_mem.instruction_memory$rdmux[0][5][20]$b$1504 [5:4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][4][10]$a$1425 [26:22] $memory\inst_mem.instruction_memory$rdmux[0][4][10]$a$1425 [15] $memory\inst_mem.instruction_memory$rdmux[0][4][10]$a$1425 [13] $memory\inst_mem.instruction_memory$rdmux[0][4][10]$a$1425 [11:7] $memory\inst_mem.instruction_memory$rdmux[0][4][10]$a$1425 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][4][10]$a$1425 [31:27] $memory\inst_mem.instruction_memory$rdmux[0][4][10]$a$1425 [21:16] $memory\inst_mem.instruction_memory$rdmux[0][4][10]$a$1425 [14] $memory\inst_mem.instruction_memory$rdmux[0][4][10]$a$1425 [12] $memory\inst_mem.instruction_memory$rdmux[0][4][10]$a$1425 [6] $memory\inst_mem.instruction_memory$rdmux[0][4][10]$a$1425 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][4][10]$a$1425 [26] $memory\inst_mem.instruction_memory$rdmux[0][4][10]$a$1425 [26] $memory\inst_mem.instruction_memory$rdmux[0][4][10]$a$1425 [26] $memory\inst_mem.instruction_memory$rdmux[0][4][10]$a$1425 [26] $memory\inst_mem.instruction_memory$rdmux[0][4][10]$a$1425 [26] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][4][10]$a$1425 [5] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][4][10]$a$1425 [5] 8'10000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][5][21]$1505:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][5][21]$a$1506, B=$memory\inst_mem.instruction_memory$rdmux[0][5][21]$b$1507, Y=$memory\inst_mem.instruction_memory$rdmux[0][4][10]$b$1426
      New ports: A={ 5'00111 $memory\inst_mem.instruction_memory$rdmux[0][5][21]$a$1506 [10] $memory\inst_mem.instruction_memory$rdmux[0][5][21]$a$1506 [20] $memory\inst_mem.instruction_memory$rdmux[0][5][21]$a$1506 [11:9] 2'10 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][5][21]$b$1507 [20] $memory\inst_mem.instruction_memory$rdmux[0][5][21]$b$1507 [25:24] $memory\inst_mem.instruction_memory$rdmux[0][5][21]$b$1507 [20] $memory\inst_mem.instruction_memory$rdmux[0][5][21]$b$1507 [22:20] $memory\inst_mem.instruction_memory$rdmux[0][5][21]$b$1507 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][5][21]$b$1507 [9] $memory\inst_mem.instruction_memory$rdmux[0][5][21]$b$1507 [5:4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][4][10]$b$1426 [26:20] $memory\inst_mem.instruction_memory$rdmux[0][4][10]$b$1426 [11:9] $memory\inst_mem.instruction_memory$rdmux[0][4][10]$b$1426 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][4][10]$b$1426 [31:27] $memory\inst_mem.instruction_memory$rdmux[0][4][10]$b$1426 [19:12] $memory\inst_mem.instruction_memory$rdmux[0][4][10]$b$1426 [8:6] $memory\inst_mem.instruction_memory$rdmux[0][4][10]$b$1426 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][4][10]$b$1426 [26] $memory\inst_mem.instruction_memory$rdmux[0][4][10]$b$1426 [26] $memory\inst_mem.instruction_memory$rdmux[0][4][10]$b$1426 [26] $memory\inst_mem.instruction_memory$rdmux[0][4][10]$b$1426 [26] $memory\inst_mem.instruction_memory$rdmux[0][4][10]$b$1426 [26] 6'011100 $memory\inst_mem.instruction_memory$rdmux[0][4][10]$b$1426 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][4][10]$b$1426 [4] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][5][22]$1508:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][5][22]$a$1509, B=32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, Y=$memory\inst_mem.instruction_memory$rdmux[0][4][11]$a$1428
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][5][22]$a$1509 [7] $memory\inst_mem.instruction_memory$rdmux[0][5][22]$a$1509 [4] $memory\inst_mem.instruction_memory$rdmux[0][5][22]$a$1509 [2] $memory\inst_mem.instruction_memory$rdmux[0][5][22]$a$1509 [0] }, B=4'xxxx, Y={ $memory\inst_mem.instruction_memory$rdmux[0][4][11]$a$1428 [7] $memory\inst_mem.instruction_memory$rdmux[0][4][11]$a$1428 [4] $memory\inst_mem.instruction_memory$rdmux[0][4][11]$a$1428 [2] $memory\inst_mem.instruction_memory$rdmux[0][4][11]$a$1428 [0] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][4][11]$a$1428 [31:8] $memory\inst_mem.instruction_memory$rdmux[0][4][11]$a$1428 [6:5] $memory\inst_mem.instruction_memory$rdmux[0][4][11]$a$1428 [3] $memory\inst_mem.instruction_memory$rdmux[0][4][11]$a$1428 [1] } = { $memory\inst_mem.instruction_memory$rdmux[0][4][11]$a$1428 [0] $memory\inst_mem.instruction_memory$rdmux[0][4][11]$a$1428 [0] $memory\inst_mem.instruction_memory$rdmux[0][4][11]$a$1428 [0] $memory\inst_mem.instruction_memory$rdmux[0][4][11]$a$1428 [0] $memory\inst_mem.instruction_memory$rdmux[0][4][11]$a$1428 [7] $memory\inst_mem.instruction_memory$rdmux[0][4][11]$a$1428 [4] $memory\inst_mem.instruction_memory$rdmux[0][4][11]$a$1428 [7] $memory\inst_mem.instruction_memory$rdmux[0][4][11]$a$1428 [2] $memory\inst_mem.instruction_memory$rdmux[0][4][11]$a$1428 [0] $memory\inst_mem.instruction_memory$rdmux[0][4][11]$a$1428 [7] $memory\inst_mem.instruction_memory$rdmux[0][4][11]$a$1428 [7] $memory\inst_mem.instruction_memory$rdmux[0][4][11]$a$1428 [0] $memory\inst_mem.instruction_memory$rdmux[0][4][11]$a$1428 [2] $memory\inst_mem.instruction_memory$rdmux[0][4][11]$a$1428 [0] $memory\inst_mem.instruction_memory$rdmux[0][4][11]$a$1428 [0] $memory\inst_mem.instruction_memory$rdmux[0][4][11]$a$1428 [0] $memory\inst_mem.instruction_memory$rdmux[0][4][11]$a$1428 [2] $memory\inst_mem.instruction_memory$rdmux[0][4][11]$a$1428 [0] $memory\inst_mem.instruction_memory$rdmux[0][4][11]$a$1428 [0] $memory\inst_mem.instruction_memory$rdmux[0][4][11]$a$1428 [2] $memory\inst_mem.instruction_memory$rdmux[0][4][11]$a$1428 [7] $memory\inst_mem.instruction_memory$rdmux[0][4][11]$a$1428 [4] $memory\inst_mem.instruction_memory$rdmux[0][4][11]$a$1428 [4] $memory\inst_mem.instruction_memory$rdmux[0][4][11]$a$1428 [4] $memory\inst_mem.instruction_memory$rdmux[0][4][11]$a$1428 [0] $memory\inst_mem.instruction_memory$rdmux[0][4][11]$a$1428 [0] $memory\inst_mem.instruction_memory$rdmux[0][4][11]$a$1428 [2] $memory\inst_mem.instruction_memory$rdmux[0][4][11]$a$1428 [0] }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][5][2]$1448:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][5][2]$a$1449, B=$memory\inst_mem.instruction_memory$rdmux[0][5][2]$b$1450, Y=$memory\inst_mem.instruction_memory$rdmux[0][4][1]$a$1398
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][5][2]$a$1449 [21] $memory\inst_mem.instruction_memory$rdmux[0][5][2]$a$1449 [18] $memory\inst_mem.instruction_memory$rdmux[0][5][2]$a$1449 [18] $memory\inst_mem.instruction_memory$rdmux[0][5][2]$a$1449 [21] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][5][2]$a$1449 [18] $memory\inst_mem.instruction_memory$rdmux[0][5][2]$a$1449 [21] $memory\inst_mem.instruction_memory$rdmux[0][5][2]$a$1449 [18] $memory\inst_mem.instruction_memory$rdmux[0][5][2]$a$1449 [18] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][5][2]$a$1449 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][2]$a$1449 [9] $memory\inst_mem.instruction_memory$rdmux[0][5][2]$a$1449 [4] $memory\inst_mem.instruction_memory$rdmux[0][5][2]$a$1449 [4] $memory\inst_mem.instruction_memory$rdmux[0][5][2]$a$1449 [5:4] $memory\inst_mem.instruction_memory$rdmux[0][5][2]$a$1449 [2] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][5][2]$b$1450 [7] $memory\inst_mem.instruction_memory$rdmux[0][5][2]$b$1450 [7] $memory\inst_mem.instruction_memory$rdmux[0][5][2]$b$1450 [8] $memory\inst_mem.instruction_memory$rdmux[0][5][2]$b$1450 [8] $memory\inst_mem.instruction_memory$rdmux[0][5][2]$b$1450 [4] $memory\inst_mem.instruction_memory$rdmux[0][5][2]$b$1450 [21] $memory\inst_mem.instruction_memory$rdmux[0][5][2]$b$1450 [21] $memory\inst_mem.instruction_memory$rdmux[0][5][2]$b$1450 [4] $memory\inst_mem.instruction_memory$rdmux[0][5][2]$b$1450 [13] $memory\inst_mem.instruction_memory$rdmux[0][5][2]$b$1450 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][2]$b$1450 [13] $memory\inst_mem.instruction_memory$rdmux[0][5][2]$b$1450 [8] $memory\inst_mem.instruction_memory$rdmux[0][5][2]$b$1450 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][5][2]$b$1450 [5:4] 1'0 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][4][1]$a$1398 [30] $memory\inst_mem.instruction_memory$rdmux[0][4][1]$a$1398 [28] $memory\inst_mem.instruction_memory$rdmux[0][4][1]$a$1398 [26:23] $memory\inst_mem.instruction_memory$rdmux[0][4][1]$a$1398 [21:20] $memory\inst_mem.instruction_memory$rdmux[0][4][1]$a$1398 [18] $memory\inst_mem.instruction_memory$rdmux[0][4][1]$a$1398 [15] $memory\inst_mem.instruction_memory$rdmux[0][4][1]$a$1398 [13] $memory\inst_mem.instruction_memory$rdmux[0][4][1]$a$1398 [9:7] $memory\inst_mem.instruction_memory$rdmux[0][4][1]$a$1398 [5:4] $memory\inst_mem.instruction_memory$rdmux[0][4][1]$a$1398 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][4][1]$a$1398 [31] $memory\inst_mem.instruction_memory$rdmux[0][4][1]$a$1398 [29] $memory\inst_mem.instruction_memory$rdmux[0][4][1]$a$1398 [27] $memory\inst_mem.instruction_memory$rdmux[0][4][1]$a$1398 [22] $memory\inst_mem.instruction_memory$rdmux[0][4][1]$a$1398 [19] $memory\inst_mem.instruction_memory$rdmux[0][4][1]$a$1398 [17:16] $memory\inst_mem.instruction_memory$rdmux[0][4][1]$a$1398 [14] $memory\inst_mem.instruction_memory$rdmux[0][4][1]$a$1398 [12:10] $memory\inst_mem.instruction_memory$rdmux[0][4][1]$a$1398 [6] $memory\inst_mem.instruction_memory$rdmux[0][4][1]$a$1398 [3] $memory\inst_mem.instruction_memory$rdmux[0][4][1]$a$1398 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][4][1]$a$1398 [28] $memory\inst_mem.instruction_memory$rdmux[0][4][1]$a$1398 [28] $memory\inst_mem.instruction_memory$rdmux[0][4][1]$a$1398 [26] $memory\inst_mem.instruction_memory$rdmux[0][4][1]$a$1398 [21] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][4][1]$a$1398 [15] $memory\inst_mem.instruction_memory$rdmux[0][4][1]$a$1398 [15] 3'000 $memory\inst_mem.instruction_memory$rdmux[0][4][1]$a$1398 [8] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][5][3]$1451:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][5][3]$a$1452, B=$memory\inst_mem.instruction_memory$rdmux[0][5][3]$b$1453, Y=$memory\inst_mem.instruction_memory$rdmux[0][4][1]$b$1399
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][5][3]$a$1452 [10] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$a$1452 [10] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$a$1452 [10] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$a$1452 [20] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][5][3]$a$1452 [15] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][5][3]$a$1452 [13] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$a$1452 [10] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$a$1452 [7] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$a$1452 [7] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$a$1452 [5:4] 1'0 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][5][3]$b$1453 [26:25] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$b$1453 [22] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$b$1453 [4] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$b$1453 [8] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$b$1453 [15] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$b$1453 [4] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$b$1453 [7] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$b$1453 [8] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$b$1453 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$b$1453 [2] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$b$1453 [4] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$b$1453 [2] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][4][1]$b$1399 [26:25] $memory\inst_mem.instruction_memory$rdmux[0][4][1]$b$1399 [22] $memory\inst_mem.instruction_memory$rdmux[0][4][1]$b$1399 [20] $memory\inst_mem.instruction_memory$rdmux[0][4][1]$b$1399 [18] $memory\inst_mem.instruction_memory$rdmux[0][4][1]$b$1399 [15:13] $memory\inst_mem.instruction_memory$rdmux[0][4][1]$b$1399 [10] $memory\inst_mem.instruction_memory$rdmux[0][4][1]$b$1399 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][4][1]$b$1399 [5:4] $memory\inst_mem.instruction_memory$rdmux[0][4][1]$b$1399 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][4][1]$b$1399 [31:27] $memory\inst_mem.instruction_memory$rdmux[0][4][1]$b$1399 [24:23] $memory\inst_mem.instruction_memory$rdmux[0][4][1]$b$1399 [21] $memory\inst_mem.instruction_memory$rdmux[0][4][1]$b$1399 [19] $memory\inst_mem.instruction_memory$rdmux[0][4][1]$b$1399 [17:16] $memory\inst_mem.instruction_memory$rdmux[0][4][1]$b$1399 [12:11] $memory\inst_mem.instruction_memory$rdmux[0][4][1]$b$1399 [9] $memory\inst_mem.instruction_memory$rdmux[0][4][1]$b$1399 [6] $memory\inst_mem.instruction_memory$rdmux[0][4][1]$b$1399 [3] $memory\inst_mem.instruction_memory$rdmux[0][4][1]$b$1399 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][4][1]$b$1399 [26] $memory\inst_mem.instruction_memory$rdmux[0][4][1]$b$1399 [26] $memory\inst_mem.instruction_memory$rdmux[0][4][1]$b$1399 [26:25] $memory\inst_mem.instruction_memory$rdmux[0][4][1]$b$1399 [26] $memory\inst_mem.instruction_memory$rdmux[0][4][1]$b$1399 [4] $memory\inst_mem.instruction_memory$rdmux[0][4][1]$b$1399 [20] $memory\inst_mem.instruction_memory$rdmux[0][4][1]$b$1399 [20] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][4][1]$b$1399 [15] $memory\inst_mem.instruction_memory$rdmux[0][4][1]$b$1399 [15] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][4][1]$b$1399 [8] $memory\inst_mem.instruction_memory$rdmux[0][4][1]$b$1399 [2] $memory\inst_mem.instruction_memory$rdmux[0][4][1]$b$1399 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][5][4]$1454:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][5][4]$a$1455, B=$memory\inst_mem.instruction_memory$rdmux[0][5][4]$b$1456, Y=$memory\inst_mem.instruction_memory$rdmux[0][4][2]$a$1401
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][5][4]$a$1455 [9] $memory\inst_mem.instruction_memory$rdmux[0][5][4]$a$1455 [9] $memory\inst_mem.instruction_memory$rdmux[0][5][4]$a$1455 [25] $memory\inst_mem.instruction_memory$rdmux[0][5][4]$a$1455 [25] $memory\inst_mem.instruction_memory$rdmux[0][5][4]$a$1455 [2] $memory\inst_mem.instruction_memory$rdmux[0][5][4]$a$1455 [15] $memory\inst_mem.instruction_memory$rdmux[0][5][4]$a$1455 [15] $memory\inst_mem.instruction_memory$rdmux[0][5][4]$a$1455 [15] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][5][4]$a$1455 [13] $memory\inst_mem.instruction_memory$rdmux[0][5][4]$a$1455 [15] $memory\inst_mem.instruction_memory$rdmux[0][5][4]$a$1455 [15] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][5][4]$a$1455 [13] $memory\inst_mem.instruction_memory$rdmux[0][5][4]$a$1455 [9] $memory\inst_mem.instruction_memory$rdmux[0][5][4]$a$1455 [7] $memory\inst_mem.instruction_memory$rdmux[0][5][4]$a$1455 [7] $memory\inst_mem.instruction_memory$rdmux[0][5][4]$a$1455 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][5][4]$a$1455 [2] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][5][4]$b$1456 [25] $memory\inst_mem.instruction_memory$rdmux[0][5][4]$b$1456 [26] $memory\inst_mem.instruction_memory$rdmux[0][5][4]$b$1456 [26:23] $memory\inst_mem.instruction_memory$rdmux[0][5][4]$b$1456 [7] $memory\inst_mem.instruction_memory$rdmux[0][5][4]$b$1456 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][4]$b$1456 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][5][4]$b$1456 [16] $memory\inst_mem.instruction_memory$rdmux[0][5][4]$b$1456 [14] $memory\inst_mem.instruction_memory$rdmux[0][5][4]$b$1456 [14:13] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][5][4]$b$1456 [7] $memory\inst_mem.instruction_memory$rdmux[0][5][4]$b$1456 [5:4] 1'0 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][4][2]$a$1401 [30] $memory\inst_mem.instruction_memory$rdmux[0][4][2]$a$1401 [28] $memory\inst_mem.instruction_memory$rdmux[0][4][2]$a$1401 [26:20] $memory\inst_mem.instruction_memory$rdmux[0][4][2]$a$1401 [18] $memory\inst_mem.instruction_memory$rdmux[0][4][2]$a$1401 [16:13] $memory\inst_mem.instruction_memory$rdmux[0][4][2]$a$1401 [9:7] $memory\inst_mem.instruction_memory$rdmux[0][4][2]$a$1401 [5:4] $memory\inst_mem.instruction_memory$rdmux[0][4][2]$a$1401 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][4][2]$a$1401 [31] $memory\inst_mem.instruction_memory$rdmux[0][4][2]$a$1401 [29] $memory\inst_mem.instruction_memory$rdmux[0][4][2]$a$1401 [27] $memory\inst_mem.instruction_memory$rdmux[0][4][2]$a$1401 [19] $memory\inst_mem.instruction_memory$rdmux[0][4][2]$a$1401 [17] $memory\inst_mem.instruction_memory$rdmux[0][4][2]$a$1401 [12:10] $memory\inst_mem.instruction_memory$rdmux[0][4][2]$a$1401 [6] $memory\inst_mem.instruction_memory$rdmux[0][4][2]$a$1401 [3] $memory\inst_mem.instruction_memory$rdmux[0][4][2]$a$1401 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][4][2]$a$1401 [28] $memory\inst_mem.instruction_memory$rdmux[0][4][2]$a$1401 [28] $memory\inst_mem.instruction_memory$rdmux[0][4][2]$a$1401 [26] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][4][2]$a$1401 [16] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][4][2]$a$1401 [9] $memory\inst_mem.instruction_memory$rdmux[0][4][2]$a$1401 [2] $memory\inst_mem.instruction_memory$rdmux[0][4][2]$a$1401 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][5][5]$1457:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][5][5]$a$1458, B=$memory\inst_mem.instruction_memory$rdmux[0][5][5]$b$1459, Y=$memory\inst_mem.instruction_memory$rdmux[0][4][2]$b$1402
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][5][5]$a$1458 [25] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$a$1458 [25] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$a$1458 [25] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$a$1458 [25:24] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$a$1458 [22] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$a$1458 [22] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$a$1458 [15] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$a$1458 [16:15] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][5][5]$a$1458 [13] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$a$1458 [8] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][5][5]$a$1458 [5:4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][5][5]$b$1459 [30] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][5][5]$b$1459 [8] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$b$1459 [25] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$b$1459 [4] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$b$1459 [23] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$b$1459 [13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][5][5]$b$1459 [14] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$b$1459 [14] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$b$1459 [14:13] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$b$1459 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$b$1459 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$b$1459 [5:4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][4][2]$b$1402 [30] $memory\inst_mem.instruction_memory$rdmux[0][4][2]$b$1402 [27:22] $memory\inst_mem.instruction_memory$rdmux[0][4][2]$b$1402 [20] $memory\inst_mem.instruction_memory$rdmux[0][4][2]$b$1402 [16:13] $memory\inst_mem.instruction_memory$rdmux[0][4][2]$b$1402 [8:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][4][2]$b$1402 [31] $memory\inst_mem.instruction_memory$rdmux[0][4][2]$b$1402 [29:28] $memory\inst_mem.instruction_memory$rdmux[0][4][2]$b$1402 [21] $memory\inst_mem.instruction_memory$rdmux[0][4][2]$b$1402 [19:17] $memory\inst_mem.instruction_memory$rdmux[0][4][2]$b$1402 [12:9] $memory\inst_mem.instruction_memory$rdmux[0][4][2]$b$1402 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][4][2]$b$1402 [26] $memory\inst_mem.instruction_memory$rdmux[0][4][2]$b$1402 [26] $memory\inst_mem.instruction_memory$rdmux[0][4][2]$b$1402 [26] $memory\inst_mem.instruction_memory$rdmux[0][4][2]$b$1402 [5] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][4][2]$b$1402 [15] $memory\inst_mem.instruction_memory$rdmux[0][4][2]$b$1402 [6] $memory\inst_mem.instruction_memory$rdmux[0][4][2]$b$1402 [6] 6'110011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][5][6]$1460:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][5][6]$a$1461, B=$memory\inst_mem.instruction_memory$rdmux[0][5][6]$b$1462, Y=$memory\inst_mem.instruction_memory$rdmux[0][4][3]$a$1404
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][5][6]$a$1461 [26] $memory\inst_mem.instruction_memory$rdmux[0][5][6]$a$1461 [13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][5][6]$a$1461 [23:22] $memory\inst_mem.instruction_memory$rdmux[0][5][6]$a$1461 [4] $memory\inst_mem.instruction_memory$rdmux[0][5][6]$a$1461 [16] $memory\inst_mem.instruction_memory$rdmux[0][5][6]$a$1461 [16:13] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][5][6]$a$1461 [7] $memory\inst_mem.instruction_memory$rdmux[0][5][6]$a$1461 [5:4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][5][6]$b$1462 [26] $memory\inst_mem.instruction_memory$rdmux[0][5][6]$b$1462 [24] $memory\inst_mem.instruction_memory$rdmux[0][5][6]$b$1462 [24] $memory\inst_mem.instruction_memory$rdmux[0][5][6]$b$1462 [8] $memory\inst_mem.instruction_memory$rdmux[0][5][6]$b$1462 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][6]$b$1462 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][6]$b$1462 [8] $memory\inst_mem.instruction_memory$rdmux[0][5][6]$b$1462 [14] $memory\inst_mem.instruction_memory$rdmux[0][5][6]$b$1462 [15:14] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][5][6]$b$1462 [8] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][5][6]$b$1462 [5:4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][4][3]$a$1404 [26:22] $memory\inst_mem.instruction_memory$rdmux[0][4][3]$a$1404 [20] $memory\inst_mem.instruction_memory$rdmux[0][4][3]$a$1404 [17:13] $memory\inst_mem.instruction_memory$rdmux[0][4][3]$a$1404 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][4][3]$a$1404 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][4][3]$a$1404 [31:27] $memory\inst_mem.instruction_memory$rdmux[0][4][3]$a$1404 [21] $memory\inst_mem.instruction_memory$rdmux[0][4][3]$a$1404 [19:18] $memory\inst_mem.instruction_memory$rdmux[0][4][3]$a$1404 [12:9] $memory\inst_mem.instruction_memory$rdmux[0][4][3]$a$1404 [6] $memory\inst_mem.instruction_memory$rdmux[0][4][3]$a$1404 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][4][3]$a$1404 [26:25] $memory\inst_mem.instruction_memory$rdmux[0][4][3]$a$1404 [26] $memory\inst_mem.instruction_memory$rdmux[0][4][3]$a$1404 [26] $memory\inst_mem.instruction_memory$rdmux[0][4][3]$a$1404 [26] $memory\inst_mem.instruction_memory$rdmux[0][4][3]$a$1404 [5] 11'01001100011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][5][7]$1463:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][5][7]$a$1464, B=$memory\inst_mem.instruction_memory$rdmux[0][5][7]$b$1465, Y=$memory\inst_mem.instruction_memory$rdmux[0][4][3]$b$1405
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][5][7]$a$1464 [28] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$a$1464 [28] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$a$1464 [25] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$a$1464 [25:24] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$a$1464 [8] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$a$1464 [15] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$a$1464 [15] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$a$1464 [12] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$a$1464 [15] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$a$1464 [13:12] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][5][7]$a$1464 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$a$1464 [5:4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][5][7]$b$1465 [25] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$b$1465 [26] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$b$1465 [26:24] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$b$1465 [22] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$b$1465 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$b$1465 [20] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$b$1465 [15] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$b$1465 [15] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$b$1465 [13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][5][7]$b$1465 [8] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$b$1465 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$b$1465 [5:4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][4][3]$b$1405 [30] $memory\inst_mem.instruction_memory$rdmux[0][4][3]$b$1405 [28] $memory\inst_mem.instruction_memory$rdmux[0][4][3]$b$1405 [26:24] $memory\inst_mem.instruction_memory$rdmux[0][4][3]$b$1405 [22:20] $memory\inst_mem.instruction_memory$rdmux[0][4][3]$b$1405 [16:15] $memory\inst_mem.instruction_memory$rdmux[0][4][3]$b$1405 [13:12] $memory\inst_mem.instruction_memory$rdmux[0][4][3]$b$1405 [9:7] $memory\inst_mem.instruction_memory$rdmux[0][4][3]$b$1405 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][4][3]$b$1405 [31] $memory\inst_mem.instruction_memory$rdmux[0][4][3]$b$1405 [29] $memory\inst_mem.instruction_memory$rdmux[0][4][3]$b$1405 [27] $memory\inst_mem.instruction_memory$rdmux[0][4][3]$b$1405 [23] $memory\inst_mem.instruction_memory$rdmux[0][4][3]$b$1405 [19:17] $memory\inst_mem.instruction_memory$rdmux[0][4][3]$b$1405 [14] $memory\inst_mem.instruction_memory$rdmux[0][4][3]$b$1405 [11:10] $memory\inst_mem.instruction_memory$rdmux[0][4][3]$b$1405 [6] $memory\inst_mem.instruction_memory$rdmux[0][4][3]$b$1405 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][4][3]$b$1405 [28] $memory\inst_mem.instruction_memory$rdmux[0][4][3]$b$1405 [28] $memory\inst_mem.instruction_memory$rdmux[0][4][3]$b$1405 [26] $memory\inst_mem.instruction_memory$rdmux[0][4][3]$b$1405 [22] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][4][3]$b$1405 [15] $memory\inst_mem.instruction_memory$rdmux[0][4][3]$b$1405 [12] 7'0100011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][5][8]$1466:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][5][8]$a$1467, B=$memory\inst_mem.instruction_memory$rdmux[0][5][8]$b$1468, Y=$memory\inst_mem.instruction_memory$rdmux[0][4][4]$a$1407
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][5][8]$a$1467 [26:24] $memory\inst_mem.instruction_memory$rdmux[0][5][8]$a$1467 [7] $memory\inst_mem.instruction_memory$rdmux[0][5][8]$a$1467 [22] $memory\inst_mem.instruction_memory$rdmux[0][5][8]$a$1467 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][8]$a$1467 [16] $memory\inst_mem.instruction_memory$rdmux[0][5][8]$a$1467 [14] $memory\inst_mem.instruction_memory$rdmux[0][5][8]$a$1467 [14:13] $memory\inst_mem.instruction_memory$rdmux[0][5][8]$a$1467 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][5][8]$a$1467 [5:4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][5][8]$b$1468 [26] $memory\inst_mem.instruction_memory$rdmux[0][5][8]$b$1468 [13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][5][8]$b$1468 [23:22] $memory\inst_mem.instruction_memory$rdmux[0][5][8]$b$1468 [4] $memory\inst_mem.instruction_memory$rdmux[0][5][8]$b$1468 [16:13] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][5][8]$b$1468 [7] $memory\inst_mem.instruction_memory$rdmux[0][5][8]$b$1468 [5:4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][4][4]$a$1407 [26:22] $memory\inst_mem.instruction_memory$rdmux[0][4][4]$a$1407 [20] $memory\inst_mem.instruction_memory$rdmux[0][4][4]$a$1407 [16:13] $memory\inst_mem.instruction_memory$rdmux[0][4][4]$a$1407 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][4][4]$a$1407 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][4][4]$a$1407 [31:27] $memory\inst_mem.instruction_memory$rdmux[0][4][4]$a$1407 [21] $memory\inst_mem.instruction_memory$rdmux[0][4][4]$a$1407 [19:17] $memory\inst_mem.instruction_memory$rdmux[0][4][4]$a$1407 [12:9] $memory\inst_mem.instruction_memory$rdmux[0][4][4]$a$1407 [6] $memory\inst_mem.instruction_memory$rdmux[0][4][4]$a$1407 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][4][4]$a$1407 [26:25] $memory\inst_mem.instruction_memory$rdmux[0][4][4]$a$1407 [26] $memory\inst_mem.instruction_memory$rdmux[0][4][4]$a$1407 [26] $memory\inst_mem.instruction_memory$rdmux[0][4][4]$a$1407 [26] $memory\inst_mem.instruction_memory$rdmux[0][4][4]$a$1407 [5] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][4][4]$a$1407 [16] 9'001100011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][5][9]$1469:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][5][9]$a$1470, B=$memory\inst_mem.instruction_memory$rdmux[0][5][9]$b$1471, Y=$memory\inst_mem.instruction_memory$rdmux[0][4][4]$b$1408
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][5][9]$a$1470 [28] $memory\inst_mem.instruction_memory$rdmux[0][5][9]$a$1470 [28] $memory\inst_mem.instruction_memory$rdmux[0][5][9]$a$1470 [24] $memory\inst_mem.instruction_memory$rdmux[0][5][9]$a$1470 [24] $memory\inst_mem.instruction_memory$rdmux[0][5][9]$a$1470 [24] $memory\inst_mem.instruction_memory$rdmux[0][5][9]$a$1470 [8] $memory\inst_mem.instruction_memory$rdmux[0][5][9]$a$1470 [20] $memory\inst_mem.instruction_memory$rdmux[0][5][9]$a$1470 [8] $memory\inst_mem.instruction_memory$rdmux[0][5][9]$a$1470 [12] $memory\inst_mem.instruction_memory$rdmux[0][5][9]$a$1470 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][9]$a$1470 [14] $memory\inst_mem.instruction_memory$rdmux[0][5][9]$a$1470 [12] $memory\inst_mem.instruction_memory$rdmux[0][5][9]$a$1470 [12] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][5][9]$a$1470 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][5][9]$a$1470 [5] 1'1 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][5][9]$b$1471 [25] $memory\inst_mem.instruction_memory$rdmux[0][5][9]$b$1471 [26] $memory\inst_mem.instruction_memory$rdmux[0][5][9]$b$1471 [26:24] $memory\inst_mem.instruction_memory$rdmux[0][5][9]$b$1471 [22] $memory\inst_mem.instruction_memory$rdmux[0][5][9]$b$1471 [20] $memory\inst_mem.instruction_memory$rdmux[0][5][9]$b$1471 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][9]$b$1471 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][9]$b$1471 [15] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][5][9]$b$1471 [13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][5][9]$b$1471 [8] $memory\inst_mem.instruction_memory$rdmux[0][5][9]$b$1471 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][5][9]$b$1471 [5:4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][4][4]$b$1408 [30] $memory\inst_mem.instruction_memory$rdmux[0][4][4]$b$1408 [28] $memory\inst_mem.instruction_memory$rdmux[0][4][4]$b$1408 [26:24] $memory\inst_mem.instruction_memory$rdmux[0][4][4]$b$1408 [22] $memory\inst_mem.instruction_memory$rdmux[0][4][4]$b$1408 [20] $memory\inst_mem.instruction_memory$rdmux[0][4][4]$b$1408 [17:12] $memory\inst_mem.instruction_memory$rdmux[0][4][4]$b$1408 [9:7] $memory\inst_mem.instruction_memory$rdmux[0][4][4]$b$1408 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][4][4]$b$1408 [31] $memory\inst_mem.instruction_memory$rdmux[0][4][4]$b$1408 [29] $memory\inst_mem.instruction_memory$rdmux[0][4][4]$b$1408 [27] $memory\inst_mem.instruction_memory$rdmux[0][4][4]$b$1408 [23] $memory\inst_mem.instruction_memory$rdmux[0][4][4]$b$1408 [21] $memory\inst_mem.instruction_memory$rdmux[0][4][4]$b$1408 [19:18] $memory\inst_mem.instruction_memory$rdmux[0][4][4]$b$1408 [11:10] $memory\inst_mem.instruction_memory$rdmux[0][4][4]$b$1408 [6] $memory\inst_mem.instruction_memory$rdmux[0][4][4]$b$1408 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][4][4]$b$1408 [28] $memory\inst_mem.instruction_memory$rdmux[0][4][4]$b$1408 [28] $memory\inst_mem.instruction_memory$rdmux[0][4][4]$b$1408 [26] $memory\inst_mem.instruction_memory$rdmux[0][4][4]$b$1408 [22] $memory\inst_mem.instruction_memory$rdmux[0][4][4]$b$1408 [17] 9'010100011 }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][4][0]$1394:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][4][0]$a$1395, B=$memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$1396, Y=$memory\inst_mem.instruction_memory$rdmux[0][3][0]$a$1371
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][4][0]$a$1395 [30] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$a$1395 [25] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$a$1395 [25] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$a$1395 [10] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$a$1395 [25:23] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$a$1395 [3] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][4][0]$a$1395 [9] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][4][0]$a$1395 [16] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][4][0]$a$1395 [13:12] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$a$1395 [10:8] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][4][0]$a$1395 [5:2] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$1396 [21] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$1396 [24:23] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$1396 [3] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$1396 [25:23] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$1396 [21] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$1396 [21] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$1396 [18:15] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$1396 [12] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$1396 [4] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$1396 [9:7] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$1396 [2] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$1396 [4:2] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][3][0]$a$1371 [30] $memory\inst_mem.instruction_memory$rdmux[0][3][0]$a$1371 [28:20] $memory\inst_mem.instruction_memory$rdmux[0][3][0]$a$1371 [18:15] $memory\inst_mem.instruction_memory$rdmux[0][3][0]$a$1371 [13:12] $memory\inst_mem.instruction_memory$rdmux[0][3][0]$a$1371 [10:7] $memory\inst_mem.instruction_memory$rdmux[0][3][0]$a$1371 [5:2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][3][0]$a$1371 [31] $memory\inst_mem.instruction_memory$rdmux[0][3][0]$a$1371 [29] $memory\inst_mem.instruction_memory$rdmux[0][3][0]$a$1371 [19] $memory\inst_mem.instruction_memory$rdmux[0][3][0]$a$1371 [14] $memory\inst_mem.instruction_memory$rdmux[0][3][0]$a$1371 [11] $memory\inst_mem.instruction_memory$rdmux[0][3][0]$a$1371 [6] $memory\inst_mem.instruction_memory$rdmux[0][3][0]$a$1371 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][3][0]$a$1371 [27] $memory\inst_mem.instruction_memory$rdmux[0][3][0]$a$1371 [27] 3'000 $memory\inst_mem.instruction_memory$rdmux[0][3][0]$a$1371 [3] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][4][10]$1424:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][4][10]$a$1425, B=$memory\inst_mem.instruction_memory$rdmux[0][4][10]$b$1426, Y=$memory\inst_mem.instruction_memory$rdmux[0][3][5]$a$1386
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][4][10]$a$1425 [26:22] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][4][10]$a$1425 [5] $memory\inst_mem.instruction_memory$rdmux[0][4][10]$a$1425 [5] $memory\inst_mem.instruction_memory$rdmux[0][4][10]$a$1425 [15] $memory\inst_mem.instruction_memory$rdmux[0][4][10]$a$1425 [13] $memory\inst_mem.instruction_memory$rdmux[0][4][10]$a$1425 [11:7] $memory\inst_mem.instruction_memory$rdmux[0][4][10]$a$1425 [5:4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][4][10]$b$1426 [26:20] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][4][10]$b$1426 [5] $memory\inst_mem.instruction_memory$rdmux[0][4][10]$b$1426 [11:9] $memory\inst_mem.instruction_memory$rdmux[0][4][10]$b$1426 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][4][10]$b$1426 [5:4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][3][5]$a$1386 [26:20] $memory\inst_mem.instruction_memory$rdmux[0][3][5]$a$1386 [17] $memory\inst_mem.instruction_memory$rdmux[0][3][5]$a$1386 [15] $memory\inst_mem.instruction_memory$rdmux[0][3][5]$a$1386 [13] $memory\inst_mem.instruction_memory$rdmux[0][3][5]$a$1386 [11:7] $memory\inst_mem.instruction_memory$rdmux[0][3][5]$a$1386 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][3][5]$a$1386 [31:27] $memory\inst_mem.instruction_memory$rdmux[0][3][5]$a$1386 [19:18] $memory\inst_mem.instruction_memory$rdmux[0][3][5]$a$1386 [16] $memory\inst_mem.instruction_memory$rdmux[0][3][5]$a$1386 [14] $memory\inst_mem.instruction_memory$rdmux[0][3][5]$a$1386 [12] $memory\inst_mem.instruction_memory$rdmux[0][3][5]$a$1386 [6] $memory\inst_mem.instruction_memory$rdmux[0][3][5]$a$1386 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][3][5]$a$1386 [26] $memory\inst_mem.instruction_memory$rdmux[0][3][5]$a$1386 [26] $memory\inst_mem.instruction_memory$rdmux[0][3][5]$a$1386 [26] $memory\inst_mem.instruction_memory$rdmux[0][3][5]$a$1386 [26] $memory\inst_mem.instruction_memory$rdmux[0][3][5]$a$1386 [26] 10'0110000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][4][11]$1427:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][4][11]$a$1428, B=32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, Y=$memory\inst_mem.instruction_memory$rdmux[0][3][5]$b$1387
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][4][11]$a$1428 [7] $memory\inst_mem.instruction_memory$rdmux[0][4][11]$a$1428 [4] $memory\inst_mem.instruction_memory$rdmux[0][4][11]$a$1428 [2] $memory\inst_mem.instruction_memory$rdmux[0][4][11]$a$1428 [0] }, B=4'xxxx, Y={ $memory\inst_mem.instruction_memory$rdmux[0][3][5]$b$1387 [7] $memory\inst_mem.instruction_memory$rdmux[0][3][5]$b$1387 [4] $memory\inst_mem.instruction_memory$rdmux[0][3][5]$b$1387 [2] $memory\inst_mem.instruction_memory$rdmux[0][3][5]$b$1387 [0] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][3][5]$b$1387 [31:8] $memory\inst_mem.instruction_memory$rdmux[0][3][5]$b$1387 [6:5] $memory\inst_mem.instruction_memory$rdmux[0][3][5]$b$1387 [3] $memory\inst_mem.instruction_memory$rdmux[0][3][5]$b$1387 [1] } = { $memory\inst_mem.instruction_memory$rdmux[0][3][5]$b$1387 [0] $memory\inst_mem.instruction_memory$rdmux[0][3][5]$b$1387 [0] $memory\inst_mem.instruction_memory$rdmux[0][3][5]$b$1387 [0] $memory\inst_mem.instruction_memory$rdmux[0][3][5]$b$1387 [0] $memory\inst_mem.instruction_memory$rdmux[0][3][5]$b$1387 [7] $memory\inst_mem.instruction_memory$rdmux[0][3][5]$b$1387 [4] $memory\inst_mem.instruction_memory$rdmux[0][3][5]$b$1387 [7] $memory\inst_mem.instruction_memory$rdmux[0][3][5]$b$1387 [2] $memory\inst_mem.instruction_memory$rdmux[0][3][5]$b$1387 [0] $memory\inst_mem.instruction_memory$rdmux[0][3][5]$b$1387 [7] $memory\inst_mem.instruction_memory$rdmux[0][3][5]$b$1387 [7] $memory\inst_mem.instruction_memory$rdmux[0][3][5]$b$1387 [0] $memory\inst_mem.instruction_memory$rdmux[0][3][5]$b$1387 [2] $memory\inst_mem.instruction_memory$rdmux[0][3][5]$b$1387 [0] $memory\inst_mem.instruction_memory$rdmux[0][3][5]$b$1387 [0] $memory\inst_mem.instruction_memory$rdmux[0][3][5]$b$1387 [0] $memory\inst_mem.instruction_memory$rdmux[0][3][5]$b$1387 [2] $memory\inst_mem.instruction_memory$rdmux[0][3][5]$b$1387 [0] $memory\inst_mem.instruction_memory$rdmux[0][3][5]$b$1387 [0] $memory\inst_mem.instruction_memory$rdmux[0][3][5]$b$1387 [2] $memory\inst_mem.instruction_memory$rdmux[0][3][5]$b$1387 [7] $memory\inst_mem.instruction_memory$rdmux[0][3][5]$b$1387 [4] $memory\inst_mem.instruction_memory$rdmux[0][3][5]$b$1387 [4] $memory\inst_mem.instruction_memory$rdmux[0][3][5]$b$1387 [4] $memory\inst_mem.instruction_memory$rdmux[0][3][5]$b$1387 [0] $memory\inst_mem.instruction_memory$rdmux[0][3][5]$b$1387 [0] $memory\inst_mem.instruction_memory$rdmux[0][3][5]$b$1387 [2] $memory\inst_mem.instruction_memory$rdmux[0][3][5]$b$1387 [0] }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][4][1]$1397:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][4][1]$a$1398, B=$memory\inst_mem.instruction_memory$rdmux[0][4][1]$b$1399, Y=$memory\inst_mem.instruction_memory$rdmux[0][3][0]$b$1372
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][4][1]$a$1398 [30] $memory\inst_mem.instruction_memory$rdmux[0][4][1]$a$1398 [28] $memory\inst_mem.instruction_memory$rdmux[0][4][1]$a$1398 [28] $memory\inst_mem.instruction_memory$rdmux[0][4][1]$a$1398 [26:23] $memory\inst_mem.instruction_memory$rdmux[0][4][1]$a$1398 [21] $memory\inst_mem.instruction_memory$rdmux[0][4][1]$a$1398 [21:20] $memory\inst_mem.instruction_memory$rdmux[0][4][1]$a$1398 [18] $memory\inst_mem.instruction_memory$rdmux[0][4][1]$a$1398 [15] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][4][1]$a$1398 [13] $memory\inst_mem.instruction_memory$rdmux[0][4][1]$a$1398 [8] $memory\inst_mem.instruction_memory$rdmux[0][4][1]$a$1398 [9:7] $memory\inst_mem.instruction_memory$rdmux[0][4][1]$a$1398 [5:4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][4][1]$a$1398 [2] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][4][1]$b$1399 [26] $memory\inst_mem.instruction_memory$rdmux[0][4][1]$b$1399 [26:25] $memory\inst_mem.instruction_memory$rdmux[0][4][1]$b$1399 [26:25] $memory\inst_mem.instruction_memory$rdmux[0][4][1]$b$1399 [4] $memory\inst_mem.instruction_memory$rdmux[0][4][1]$b$1399 [20] $memory\inst_mem.instruction_memory$rdmux[0][4][1]$b$1399 [22] $memory\inst_mem.instruction_memory$rdmux[0][4][1]$b$1399 [20] $memory\inst_mem.instruction_memory$rdmux[0][4][1]$b$1399 [20] $memory\inst_mem.instruction_memory$rdmux[0][4][1]$b$1399 [18] $memory\inst_mem.instruction_memory$rdmux[0][4][1]$b$1399 [15:13] $memory\inst_mem.instruction_memory$rdmux[0][4][1]$b$1399 [10] $memory\inst_mem.instruction_memory$rdmux[0][4][1]$b$1399 [8] $memory\inst_mem.instruction_memory$rdmux[0][4][1]$b$1399 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][4][1]$b$1399 [5:4] $memory\inst_mem.instruction_memory$rdmux[0][4][1]$b$1399 [2] $memory\inst_mem.instruction_memory$rdmux[0][4][1]$b$1399 [2] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][3][0]$b$1372 [30:28] $memory\inst_mem.instruction_memory$rdmux[0][3][0]$b$1372 [26:20] $memory\inst_mem.instruction_memory$rdmux[0][3][0]$b$1372 [18] $memory\inst_mem.instruction_memory$rdmux[0][3][0]$b$1372 [15:13] $memory\inst_mem.instruction_memory$rdmux[0][3][0]$b$1372 [10:7] $memory\inst_mem.instruction_memory$rdmux[0][3][0]$b$1372 [5:2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][3][0]$b$1372 [31] $memory\inst_mem.instruction_memory$rdmux[0][3][0]$b$1372 [27] $memory\inst_mem.instruction_memory$rdmux[0][3][0]$b$1372 [19] $memory\inst_mem.instruction_memory$rdmux[0][3][0]$b$1372 [17:16] $memory\inst_mem.instruction_memory$rdmux[0][3][0]$b$1372 [12:11] $memory\inst_mem.instruction_memory$rdmux[0][3][0]$b$1372 [6] $memory\inst_mem.instruction_memory$rdmux[0][3][0]$b$1372 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][3][0]$b$1372 [29] $memory\inst_mem.instruction_memory$rdmux[0][3][0]$b$1372 [26] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][3][0]$b$1372 [15] $memory\inst_mem.instruction_memory$rdmux[0][3][0]$b$1372 [15] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][3][0]$b$1372 [3] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][4][2]$1400:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][4][2]$a$1401, B=$memory\inst_mem.instruction_memory$rdmux[0][4][2]$b$1402, Y=$memory\inst_mem.instruction_memory$rdmux[0][3][1]$a$1374
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][4][2]$a$1401 [30] $memory\inst_mem.instruction_memory$rdmux[0][4][2]$a$1401 [28] $memory\inst_mem.instruction_memory$rdmux[0][4][2]$a$1401 [26] $memory\inst_mem.instruction_memory$rdmux[0][4][2]$a$1401 [26:20] $memory\inst_mem.instruction_memory$rdmux[0][4][2]$a$1401 [18] $memory\inst_mem.instruction_memory$rdmux[0][4][2]$a$1401 [16] $memory\inst_mem.instruction_memory$rdmux[0][4][2]$a$1401 [16:13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][4][2]$a$1401 [9:7] $memory\inst_mem.instruction_memory$rdmux[0][4][2]$a$1401 [2] $memory\inst_mem.instruction_memory$rdmux[0][4][2]$a$1401 [5:4] $memory\inst_mem.instruction_memory$rdmux[0][4][2]$a$1401 [2] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][4][2]$b$1402 [30] $memory\inst_mem.instruction_memory$rdmux[0][4][2]$b$1402 [26] $memory\inst_mem.instruction_memory$rdmux[0][4][2]$b$1402 [27:22] $memory\inst_mem.instruction_memory$rdmux[0][4][2]$b$1402 [5] $memory\inst_mem.instruction_memory$rdmux[0][4][2]$b$1402 [20] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][4][2]$b$1402 [15] $memory\inst_mem.instruction_memory$rdmux[0][4][2]$b$1402 [16:13] $memory\inst_mem.instruction_memory$rdmux[0][4][2]$b$1402 [6] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][4][2]$b$1402 [8:4] 1'0 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][3][1]$a$1374 [30] $memory\inst_mem.instruction_memory$rdmux[0][3][1]$a$1374 [28:20] $memory\inst_mem.instruction_memory$rdmux[0][3][1]$a$1374 [18:13] $memory\inst_mem.instruction_memory$rdmux[0][3][1]$a$1374 [11] $memory\inst_mem.instruction_memory$rdmux[0][3][1]$a$1374 [9:4] $memory\inst_mem.instruction_memory$rdmux[0][3][1]$a$1374 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][3][1]$a$1374 [31] $memory\inst_mem.instruction_memory$rdmux[0][3][1]$a$1374 [29] $memory\inst_mem.instruction_memory$rdmux[0][3][1]$a$1374 [19] $memory\inst_mem.instruction_memory$rdmux[0][3][1]$a$1374 [12] $memory\inst_mem.instruction_memory$rdmux[0][3][1]$a$1374 [10] $memory\inst_mem.instruction_memory$rdmux[0][3][1]$a$1374 [3] $memory\inst_mem.instruction_memory$rdmux[0][3][1]$a$1374 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][3][1]$a$1374 [28] $memory\inst_mem.instruction_memory$rdmux[0][3][1]$a$1374 [28] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][3][1]$a$1374 [11] $memory\inst_mem.instruction_memory$rdmux[0][3][1]$a$1374 [9] $memory\inst_mem.instruction_memory$rdmux[0][3][1]$a$1374 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][4][3]$1403:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][4][3]$a$1404, B=$memory\inst_mem.instruction_memory$rdmux[0][4][3]$b$1405, Y=$memory\inst_mem.instruction_memory$rdmux[0][3][1]$b$1375
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][4][3]$a$1404 [25] $memory\inst_mem.instruction_memory$rdmux[0][4][3]$a$1404 [26] $memory\inst_mem.instruction_memory$rdmux[0][4][3]$a$1404 [26:22] $memory\inst_mem.instruction_memory$rdmux[0][4][3]$a$1404 [5] $memory\inst_mem.instruction_memory$rdmux[0][4][3]$a$1404 [20] $memory\inst_mem.instruction_memory$rdmux[0][4][3]$a$1404 [17:13] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][4][3]$a$1404 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][4][3]$a$1404 [5:4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][4][3]$b$1405 [30] $memory\inst_mem.instruction_memory$rdmux[0][4][3]$b$1405 [28] $memory\inst_mem.instruction_memory$rdmux[0][4][3]$b$1405 [26:24] $memory\inst_mem.instruction_memory$rdmux[0][4][3]$b$1405 [22] $memory\inst_mem.instruction_memory$rdmux[0][4][3]$b$1405 [22:20] $memory\inst_mem.instruction_memory$rdmux[0][4][3]$b$1405 [15] $memory\inst_mem.instruction_memory$rdmux[0][4][3]$b$1405 [16:15] $memory\inst_mem.instruction_memory$rdmux[0][4][3]$b$1405 [12] $memory\inst_mem.instruction_memory$rdmux[0][4][3]$b$1405 [13:12] $memory\inst_mem.instruction_memory$rdmux[0][4][3]$b$1405 [9:7] $memory\inst_mem.instruction_memory$rdmux[0][4][3]$b$1405 [5:4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][3][1]$b$1375 [30] $memory\inst_mem.instruction_memory$rdmux[0][3][1]$b$1375 [28] $memory\inst_mem.instruction_memory$rdmux[0][3][1]$b$1375 [26:20] $memory\inst_mem.instruction_memory$rdmux[0][3][1]$b$1375 [17:12] $memory\inst_mem.instruction_memory$rdmux[0][3][1]$b$1375 [9:7] $memory\inst_mem.instruction_memory$rdmux[0][3][1]$b$1375 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][3][1]$b$1375 [31] $memory\inst_mem.instruction_memory$rdmux[0][3][1]$b$1375 [29] $memory\inst_mem.instruction_memory$rdmux[0][3][1]$b$1375 [27] $memory\inst_mem.instruction_memory$rdmux[0][3][1]$b$1375 [19:18] $memory\inst_mem.instruction_memory$rdmux[0][3][1]$b$1375 [11:10] $memory\inst_mem.instruction_memory$rdmux[0][3][1]$b$1375 [6] $memory\inst_mem.instruction_memory$rdmux[0][3][1]$b$1375 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][3][1]$b$1375 [28] $memory\inst_mem.instruction_memory$rdmux[0][3][1]$b$1375 [28] $memory\inst_mem.instruction_memory$rdmux[0][3][1]$b$1375 [26] 9'010100011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][4][4]$1406:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][4][4]$a$1407, B=$memory\inst_mem.instruction_memory$rdmux[0][4][4]$b$1408, Y=$memory\inst_mem.instruction_memory$rdmux[0][3][2]$a$1377
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][4][4]$a$1407 [25] $memory\inst_mem.instruction_memory$rdmux[0][4][4]$a$1407 [26] $memory\inst_mem.instruction_memory$rdmux[0][4][4]$a$1407 [26:22] $memory\inst_mem.instruction_memory$rdmux[0][4][4]$a$1407 [5] $memory\inst_mem.instruction_memory$rdmux[0][4][4]$a$1407 [20] $memory\inst_mem.instruction_memory$rdmux[0][4][4]$a$1407 [16] $memory\inst_mem.instruction_memory$rdmux[0][4][4]$a$1407 [16:13] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][4][4]$a$1407 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][4][4]$a$1407 [5:4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][4][4]$b$1408 [30] $memory\inst_mem.instruction_memory$rdmux[0][4][4]$b$1408 [28] $memory\inst_mem.instruction_memory$rdmux[0][4][4]$b$1408 [26:24] $memory\inst_mem.instruction_memory$rdmux[0][4][4]$b$1408 [22] $memory\inst_mem.instruction_memory$rdmux[0][4][4]$b$1408 [22] $memory\inst_mem.instruction_memory$rdmux[0][4][4]$b$1408 [17] $memory\inst_mem.instruction_memory$rdmux[0][4][4]$b$1408 [20] $memory\inst_mem.instruction_memory$rdmux[0][4][4]$b$1408 [17:12] $memory\inst_mem.instruction_memory$rdmux[0][4][4]$b$1408 [9:7] $memory\inst_mem.instruction_memory$rdmux[0][4][4]$b$1408 [5:4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][3][2]$a$1377 [30] $memory\inst_mem.instruction_memory$rdmux[0][3][2]$a$1377 [28] $memory\inst_mem.instruction_memory$rdmux[0][3][2]$a$1377 [26:20] $memory\inst_mem.instruction_memory$rdmux[0][3][2]$a$1377 [17:12] $memory\inst_mem.instruction_memory$rdmux[0][3][2]$a$1377 [9:7] $memory\inst_mem.instruction_memory$rdmux[0][3][2]$a$1377 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][3][2]$a$1377 [31] $memory\inst_mem.instruction_memory$rdmux[0][3][2]$a$1377 [29] $memory\inst_mem.instruction_memory$rdmux[0][3][2]$a$1377 [27] $memory\inst_mem.instruction_memory$rdmux[0][3][2]$a$1377 [19:18] $memory\inst_mem.instruction_memory$rdmux[0][3][2]$a$1377 [11:10] $memory\inst_mem.instruction_memory$rdmux[0][3][2]$a$1377 [6] $memory\inst_mem.instruction_memory$rdmux[0][3][2]$a$1377 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][3][2]$a$1377 [28] $memory\inst_mem.instruction_memory$rdmux[0][3][2]$a$1377 [28] $memory\inst_mem.instruction_memory$rdmux[0][3][2]$a$1377 [26] 9'010100011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][4][5]$1409:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][4][5]$a$1410, B=$memory\inst_mem.instruction_memory$rdmux[0][4][5]$b$1411, Y=$memory\inst_mem.instruction_memory$rdmux[0][3][2]$b$1378
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][4][5]$a$1410 [30] $memory\inst_mem.instruction_memory$rdmux[0][4][5]$a$1410 [28] $memory\inst_mem.instruction_memory$rdmux[0][4][5]$a$1410 [26:20] $memory\inst_mem.instruction_memory$rdmux[0][4][5]$a$1410 [17:12] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][4][5]$a$1410 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][4][5]$a$1410 [5:4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][4][5]$b$1411 [25] $memory\inst_mem.instruction_memory$rdmux[0][4][5]$b$1411 [26] $memory\inst_mem.instruction_memory$rdmux[0][4][5]$b$1411 [26:24] $memory\inst_mem.instruction_memory$rdmux[0][4][5]$b$1411 [22] $memory\inst_mem.instruction_memory$rdmux[0][4][5]$b$1411 [22] $memory\inst_mem.instruction_memory$rdmux[0][4][5]$b$1411 [5] $memory\inst_mem.instruction_memory$rdmux[0][4][5]$b$1411 [20] $memory\inst_mem.instruction_memory$rdmux[0][4][5]$b$1411 [15] $memory\inst_mem.instruction_memory$rdmux[0][4][5]$b$1411 [16:15] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][4][5]$b$1411 [13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][4][5]$b$1411 [9:7] $memory\inst_mem.instruction_memory$rdmux[0][4][5]$b$1411 [5:4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][3][2]$b$1378 [30] $memory\inst_mem.instruction_memory$rdmux[0][3][2]$b$1378 [28] $memory\inst_mem.instruction_memory$rdmux[0][3][2]$b$1378 [26:20] $memory\inst_mem.instruction_memory$rdmux[0][3][2]$b$1378 [17:12] $memory\inst_mem.instruction_memory$rdmux[0][3][2]$b$1378 [9:7] $memory\inst_mem.instruction_memory$rdmux[0][3][2]$b$1378 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][3][2]$b$1378 [31] $memory\inst_mem.instruction_memory$rdmux[0][3][2]$b$1378 [29] $memory\inst_mem.instruction_memory$rdmux[0][3][2]$b$1378 [27] $memory\inst_mem.instruction_memory$rdmux[0][3][2]$b$1378 [19:18] $memory\inst_mem.instruction_memory$rdmux[0][3][2]$b$1378 [11:10] $memory\inst_mem.instruction_memory$rdmux[0][3][2]$b$1378 [6] $memory\inst_mem.instruction_memory$rdmux[0][3][2]$b$1378 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][3][2]$b$1378 [28] $memory\inst_mem.instruction_memory$rdmux[0][3][2]$b$1378 [28] $memory\inst_mem.instruction_memory$rdmux[0][3][2]$b$1378 [26] 9'010100011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][4][6]$1412:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][4][6]$a$1413, B=$memory\inst_mem.instruction_memory$rdmux[0][4][6]$b$1414, Y=$memory\inst_mem.instruction_memory$rdmux[0][3][3]$a$1380
      New ports: A={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][4][6]$a$1413 [18] $memory\inst_mem.instruction_memory$rdmux[0][4][6]$a$1413 [26] $memory\inst_mem.instruction_memory$rdmux[0][4][6]$a$1413 [26:25] $memory\inst_mem.instruction_memory$rdmux[0][4][6]$a$1413 [4] $memory\inst_mem.instruction_memory$rdmux[0][4][6]$a$1413 [23] $memory\inst_mem.instruction_memory$rdmux[0][4][6]$a$1413 [20] $memory\inst_mem.instruction_memory$rdmux[0][4][6]$a$1413 [20] $memory\inst_mem.instruction_memory$rdmux[0][4][6]$a$1413 [20] $memory\inst_mem.instruction_memory$rdmux[0][4][6]$a$1413 [18] $memory\inst_mem.instruction_memory$rdmux[0][4][6]$a$1413 [16] $memory\inst_mem.instruction_memory$rdmux[0][4][6]$a$1413 [16] $memory\inst_mem.instruction_memory$rdmux[0][4][6]$a$1413 [4] $memory\inst_mem.instruction_memory$rdmux[0][4][6]$a$1413 [6] $memory\inst_mem.instruction_memory$rdmux[0][4][6]$a$1413 [13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][4][6]$a$1413 [11] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][4][6]$a$1413 [7] $memory\inst_mem.instruction_memory$rdmux[0][4][6]$a$1413 [8:4] 1'0 }, B={ 2'00 $memory\inst_mem.instruction_memory$rdmux[0][4][6]$b$1414 [24] $memory\inst_mem.instruction_memory$rdmux[0][4][6]$b$1414 [25] $memory\inst_mem.instruction_memory$rdmux[0][4][6]$b$1414 [25:20] $memory\inst_mem.instruction_memory$rdmux[0][4][6]$b$1414 [16] $memory\inst_mem.instruction_memory$rdmux[0][4][6]$b$1414 [17:11] $memory\inst_mem.instruction_memory$rdmux[0][4][6]$b$1414 [8] $memory\inst_mem.instruction_memory$rdmux[0][4][6]$b$1414 [9:4] $memory\inst_mem.instruction_memory$rdmux[0][4][6]$b$1414 [2] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][3][3]$a$1380 [29:20] $memory\inst_mem.instruction_memory$rdmux[0][3][3]$a$1380 [18:4] $memory\inst_mem.instruction_memory$rdmux[0][3][3]$a$1380 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][3][3]$a$1380 [31:30] $memory\inst_mem.instruction_memory$rdmux[0][3][3]$a$1380 [19] $memory\inst_mem.instruction_memory$rdmux[0][3][3]$a$1380 [3] $memory\inst_mem.instruction_memory$rdmux[0][3][3]$a$1380 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][3][3]$a$1380 [29] $memory\inst_mem.instruction_memory$rdmux[0][3][3]$a$1380 [29] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][3][3]$a$1380 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][4][7]$1415:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][4][7]$a$1416, B=$memory\inst_mem.instruction_memory$rdmux[0][4][7]$b$1417, Y=$memory\inst_mem.instruction_memory$rdmux[0][3][3]$b$1381
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][4][7]$a$1416 [28:25] $memory\inst_mem.instruction_memory$rdmux[0][4][7]$a$1416 [19] $memory\inst_mem.instruction_memory$rdmux[0][4][7]$a$1416 [22] $memory\inst_mem.instruction_memory$rdmux[0][4][7]$a$1416 [22] $memory\inst_mem.instruction_memory$rdmux[0][4][7]$a$1416 [20:15] $memory\inst_mem.instruction_memory$rdmux[0][4][7]$a$1416 [13] $memory\inst_mem.instruction_memory$rdmux[0][4][7]$a$1416 [13:12] $memory\inst_mem.instruction_memory$rdmux[0][4][7]$a$1416 [5] $memory\inst_mem.instruction_memory$rdmux[0][4][7]$a$1416 [10:7] $memory\inst_mem.instruction_memory$rdmux[0][4][7]$a$1416 [5] $memory\inst_mem.instruction_memory$rdmux[0][4][7]$a$1416 [5:4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][4][7]$b$1417 [25] $memory\inst_mem.instruction_memory$rdmux[0][4][7]$b$1417 [25] $memory\inst_mem.instruction_memory$rdmux[0][4][7]$b$1417 [25] $memory\inst_mem.instruction_memory$rdmux[0][4][7]$b$1417 [25:22] $memory\inst_mem.instruction_memory$rdmux[0][4][7]$b$1417 [20] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][4][7]$b$1417 [17:15] $memory\inst_mem.instruction_memory$rdmux[0][4][7]$b$1417 [6] $memory\inst_mem.instruction_memory$rdmux[0][4][7]$b$1417 [11] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][4][7]$b$1417 [11] $memory\inst_mem.instruction_memory$rdmux[0][4][7]$b$1417 [9] $memory\inst_mem.instruction_memory$rdmux[0][4][7]$b$1417 [9:4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][3][3]$b$1381 [28:22] $memory\inst_mem.instruction_memory$rdmux[0][3][3]$b$1381 [20:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][3][3]$b$1381 [31:29] $memory\inst_mem.instruction_memory$rdmux[0][3][3]$b$1381 [21] $memory\inst_mem.instruction_memory$rdmux[0][3][3]$b$1381 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][3][3]$b$1381 [28] $memory\inst_mem.instruction_memory$rdmux[0][3][3]$b$1381 [28] $memory\inst_mem.instruction_memory$rdmux[0][3][3]$b$1381 [28] $memory\inst_mem.instruction_memory$rdmux[0][3][3]$b$1381 [20] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][4][8]$1418:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][4][8]$a$1419, B=$memory\inst_mem.instruction_memory$rdmux[0][4][8]$b$1420, Y=$memory\inst_mem.instruction_memory$rdmux[0][3][4]$a$1383
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][4][8]$a$1419 [30] $memory\inst_mem.instruction_memory$rdmux[0][4][8]$a$1419 [12] $memory\inst_mem.instruction_memory$rdmux[0][4][8]$a$1419 [23:20] $memory\inst_mem.instruction_memory$rdmux[0][4][8]$a$1419 [17:15] $memory\inst_mem.instruction_memory$rdmux[0][4][8]$a$1419 [13] $memory\inst_mem.instruction_memory$rdmux[0][4][8]$a$1419 [13:11] $memory\inst_mem.instruction_memory$rdmux[0][4][8]$a$1419 [4] $memory\inst_mem.instruction_memory$rdmux[0][4][8]$a$1419 [9] $memory\inst_mem.instruction_memory$rdmux[0][4][8]$a$1419 [4] $memory\inst_mem.instruction_memory$rdmux[0][4][8]$a$1419 [7:4] $memory\inst_mem.instruction_memory$rdmux[0][4][8]$a$1419 [2] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][4][8]$b$1420 [11] $memory\inst_mem.instruction_memory$rdmux[0][4][8]$b$1420 [11] $memory\inst_mem.instruction_memory$rdmux[0][4][8]$b$1420 [21] $memory\inst_mem.instruction_memory$rdmux[0][4][8]$b$1420 [21] $memory\inst_mem.instruction_memory$rdmux[0][4][8]$b$1420 [21:20] $memory\inst_mem.instruction_memory$rdmux[0][4][8]$b$1420 [17:4] $memory\inst_mem.instruction_memory$rdmux[0][4][8]$b$1420 [2] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][3][4]$a$1383 [30] $memory\inst_mem.instruction_memory$rdmux[0][3][4]$a$1383 [25] $memory\inst_mem.instruction_memory$rdmux[0][3][4]$a$1383 [23:20] $memory\inst_mem.instruction_memory$rdmux[0][3][4]$a$1383 [17:4] $memory\inst_mem.instruction_memory$rdmux[0][3][4]$a$1383 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][3][4]$a$1383 [31] $memory\inst_mem.instruction_memory$rdmux[0][3][4]$a$1383 [29:26] $memory\inst_mem.instruction_memory$rdmux[0][3][4]$a$1383 [24] $memory\inst_mem.instruction_memory$rdmux[0][3][4]$a$1383 [19:18] $memory\inst_mem.instruction_memory$rdmux[0][3][4]$a$1383 [3] $memory\inst_mem.instruction_memory$rdmux[0][3][4]$a$1383 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][3][4]$a$1383 [25] $memory\inst_mem.instruction_memory$rdmux[0][3][4]$a$1383 [25] $memory\inst_mem.instruction_memory$rdmux[0][3][4]$a$1383 [25] $memory\inst_mem.instruction_memory$rdmux[0][3][4]$a$1383 [25] $memory\inst_mem.instruction_memory$rdmux[0][3][4]$a$1383 [25] $memory\inst_mem.instruction_memory$rdmux[0][3][4]$a$1383 [13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][3][4]$a$1383 [16] 3'011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][4][9]$1421:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][4][9]$a$1422, B=$memory\inst_mem.instruction_memory$rdmux[0][4][9]$b$1423, Y=$memory\inst_mem.instruction_memory$rdmux[0][3][4]$b$1384
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][4][9]$a$1422 [5] $memory\inst_mem.instruction_memory$rdmux[0][4][9]$a$1422 [11] $memory\inst_mem.instruction_memory$rdmux[0][4][9]$a$1422 [11] $memory\inst_mem.instruction_memory$rdmux[0][4][9]$a$1422 [11] $memory\inst_mem.instruction_memory$rdmux[0][4][9]$a$1422 [11] $memory\inst_mem.instruction_memory$rdmux[0][4][9]$a$1422 [12] $memory\inst_mem.instruction_memory$rdmux[0][4][9]$a$1422 [8] $memory\inst_mem.instruction_memory$rdmux[0][4][9]$a$1422 [17] $memory\inst_mem.instruction_memory$rdmux[0][4][9]$a$1422 [15:14] $memory\inst_mem.instruction_memory$rdmux[0][4][9]$a$1422 [12] $memory\inst_mem.instruction_memory$rdmux[0][4][9]$a$1422 [12:4] 1'0 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][4][9]$b$1423 [27] $memory\inst_mem.instruction_memory$rdmux[0][4][9]$b$1423 [5] $memory\inst_mem.instruction_memory$rdmux[0][4][9]$b$1423 [25] $memory\inst_mem.instruction_memory$rdmux[0][4][9]$b$1423 [23:22] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][4][9]$b$1423 [20] $memory\inst_mem.instruction_memory$rdmux[0][4][9]$b$1423 [5] $memory\inst_mem.instruction_memory$rdmux[0][4][9]$b$1423 [15] $memory\inst_mem.instruction_memory$rdmux[0][4][9]$b$1423 [2] $memory\inst_mem.instruction_memory$rdmux[0][4][9]$b$1423 [13] $memory\inst_mem.instruction_memory$rdmux[0][4][9]$b$1423 [6] $memory\inst_mem.instruction_memory$rdmux[0][4][9]$b$1423 [11:4] $memory\inst_mem.instruction_memory$rdmux[0][4][9]$b$1423 [2] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][3][4]$b$1384 [27:25] $memory\inst_mem.instruction_memory$rdmux[0][3][4]$b$1384 [23:20] $memory\inst_mem.instruction_memory$rdmux[0][3][4]$b$1384 [17] $memory\inst_mem.instruction_memory$rdmux[0][3][4]$b$1384 [15:4] $memory\inst_mem.instruction_memory$rdmux[0][3][4]$b$1384 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][3][4]$b$1384 [31:28] $memory\inst_mem.instruction_memory$rdmux[0][3][4]$b$1384 [24] $memory\inst_mem.instruction_memory$rdmux[0][3][4]$b$1384 [19:18] $memory\inst_mem.instruction_memory$rdmux[0][3][4]$b$1384 [16] $memory\inst_mem.instruction_memory$rdmux[0][3][4]$b$1384 [3] $memory\inst_mem.instruction_memory$rdmux[0][3][4]$b$1384 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][3][4]$b$1384 [5] $memory\inst_mem.instruction_memory$rdmux[0][3][4]$b$1384 [5] $memory\inst_mem.instruction_memory$rdmux[0][3][4]$b$1384 [5] $memory\inst_mem.instruction_memory$rdmux[0][3][4]$b$1384 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][3][4]$b$1384 [2] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][3][4]$b$1384 [2] 2'11 }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][3][0]$1370:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][3][0]$a$1371, B=$memory\inst_mem.instruction_memory$rdmux[0][3][0]$b$1372, Y=$memory\inst_mem.instruction_memory$rdmux[0][2][0]$a$1359
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][3][0]$a$1371 [30] $memory\inst_mem.instruction_memory$rdmux[0][3][0]$a$1371 [27] $memory\inst_mem.instruction_memory$rdmux[0][3][0]$a$1371 [28:20] $memory\inst_mem.instruction_memory$rdmux[0][3][0]$a$1371 [18:15] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][3][0]$a$1371 [13:12] $memory\inst_mem.instruction_memory$rdmux[0][3][0]$a$1371 [10:7] $memory\inst_mem.instruction_memory$rdmux[0][3][0]$a$1371 [5:2] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][3][0]$b$1372 [30:28] $memory\inst_mem.instruction_memory$rdmux[0][3][0]$b$1372 [26] $memory\inst_mem.instruction_memory$rdmux[0][3][0]$b$1372 [26:20] $memory\inst_mem.instruction_memory$rdmux[0][3][0]$b$1372 [18] $memory\inst_mem.instruction_memory$rdmux[0][3][0]$b$1372 [15] $memory\inst_mem.instruction_memory$rdmux[0][3][0]$b$1372 [15] $memory\inst_mem.instruction_memory$rdmux[0][3][0]$b$1372 [15:13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][3][0]$b$1372 [10:7] $memory\inst_mem.instruction_memory$rdmux[0][3][0]$b$1372 [5:2] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][2][0]$a$1359 [30:20] $memory\inst_mem.instruction_memory$rdmux[0][2][0]$a$1359 [18:12] $memory\inst_mem.instruction_memory$rdmux[0][2][0]$a$1359 [10:7] $memory\inst_mem.instruction_memory$rdmux[0][2][0]$a$1359 [5:2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][2][0]$a$1359 [31] $memory\inst_mem.instruction_memory$rdmux[0][2][0]$a$1359 [19] $memory\inst_mem.instruction_memory$rdmux[0][2][0]$a$1359 [11] $memory\inst_mem.instruction_memory$rdmux[0][2][0]$a$1359 [6] $memory\inst_mem.instruction_memory$rdmux[0][2][0]$a$1359 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][2][0]$a$1359 [29] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][2][0]$a$1359 [3] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][3][1]$1373:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][3][1]$a$1374, B=$memory\inst_mem.instruction_memory$rdmux[0][3][1]$b$1375, Y=$memory\inst_mem.instruction_memory$rdmux[0][2][0]$b$1360
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][3][1]$a$1374 [30] $memory\inst_mem.instruction_memory$rdmux[0][3][1]$a$1374 [28:20] $memory\inst_mem.instruction_memory$rdmux[0][3][1]$a$1374 [18:13] $memory\inst_mem.instruction_memory$rdmux[0][3][1]$a$1374 [11] $memory\inst_mem.instruction_memory$rdmux[0][3][1]$a$1374 [11] $memory\inst_mem.instruction_memory$rdmux[0][3][1]$a$1374 [9] $memory\inst_mem.instruction_memory$rdmux[0][3][1]$a$1374 [9:4] $memory\inst_mem.instruction_memory$rdmux[0][3][1]$a$1374 [2] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][3][1]$b$1375 [30] $memory\inst_mem.instruction_memory$rdmux[0][3][1]$b$1375 [28] $memory\inst_mem.instruction_memory$rdmux[0][3][1]$b$1375 [26] $memory\inst_mem.instruction_memory$rdmux[0][3][1]$b$1375 [26:20] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][3][1]$b$1375 [17:12] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][3][1]$b$1375 [9:7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][3][1]$b$1375 [5:4] 1'0 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][2][0]$b$1360 [30] $memory\inst_mem.instruction_memory$rdmux[0][2][0]$b$1360 [28:20] $memory\inst_mem.instruction_memory$rdmux[0][2][0]$b$1360 [18:4] $memory\inst_mem.instruction_memory$rdmux[0][2][0]$b$1360 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][2][0]$b$1360 [31] $memory\inst_mem.instruction_memory$rdmux[0][2][0]$b$1360 [29] $memory\inst_mem.instruction_memory$rdmux[0][2][0]$b$1360 [19] $memory\inst_mem.instruction_memory$rdmux[0][2][0]$b$1360 [3] $memory\inst_mem.instruction_memory$rdmux[0][2][0]$b$1360 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][2][0]$b$1360 [28] $memory\inst_mem.instruction_memory$rdmux[0][2][0]$b$1360 [28] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][2][0]$b$1360 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][3][2]$1376:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][3][2]$a$1377, B=$memory\inst_mem.instruction_memory$rdmux[0][3][2]$b$1378, Y=$memory\inst_mem.instruction_memory$rdmux[0][2][1]$a$1362
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][3][2]$a$1377 [30] $memory\inst_mem.instruction_memory$rdmux[0][3][2]$a$1377 [28] $memory\inst_mem.instruction_memory$rdmux[0][3][2]$a$1377 [26:20] $memory\inst_mem.instruction_memory$rdmux[0][3][2]$a$1377 [17:12] $memory\inst_mem.instruction_memory$rdmux[0][3][2]$a$1377 [9:7] $memory\inst_mem.instruction_memory$rdmux[0][3][2]$a$1377 [5:4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][3][2]$b$1378 [30] $memory\inst_mem.instruction_memory$rdmux[0][3][2]$b$1378 [28] $memory\inst_mem.instruction_memory$rdmux[0][3][2]$b$1378 [26:20] $memory\inst_mem.instruction_memory$rdmux[0][3][2]$b$1378 [17:12] $memory\inst_mem.instruction_memory$rdmux[0][3][2]$b$1378 [9:7] $memory\inst_mem.instruction_memory$rdmux[0][3][2]$b$1378 [5:4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][2][1]$a$1362 [30] $memory\inst_mem.instruction_memory$rdmux[0][2][1]$a$1362 [28] $memory\inst_mem.instruction_memory$rdmux[0][2][1]$a$1362 [26:20] $memory\inst_mem.instruction_memory$rdmux[0][2][1]$a$1362 [17:12] $memory\inst_mem.instruction_memory$rdmux[0][2][1]$a$1362 [9:7] $memory\inst_mem.instruction_memory$rdmux[0][2][1]$a$1362 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][2][1]$a$1362 [31] $memory\inst_mem.instruction_memory$rdmux[0][2][1]$a$1362 [29] $memory\inst_mem.instruction_memory$rdmux[0][2][1]$a$1362 [27] $memory\inst_mem.instruction_memory$rdmux[0][2][1]$a$1362 [19:18] $memory\inst_mem.instruction_memory$rdmux[0][2][1]$a$1362 [11:10] $memory\inst_mem.instruction_memory$rdmux[0][2][1]$a$1362 [6] $memory\inst_mem.instruction_memory$rdmux[0][2][1]$a$1362 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][2][1]$a$1362 [28] $memory\inst_mem.instruction_memory$rdmux[0][2][1]$a$1362 [28] $memory\inst_mem.instruction_memory$rdmux[0][2][1]$a$1362 [26] 9'010100011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][3][3]$1379:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][3][3]$a$1380, B=$memory\inst_mem.instruction_memory$rdmux[0][3][3]$b$1381, Y=$memory\inst_mem.instruction_memory$rdmux[0][2][1]$b$1363
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][3][3]$a$1380 [29:20] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][3][3]$a$1380 [18:4] $memory\inst_mem.instruction_memory$rdmux[0][3][3]$a$1380 [2] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][3][3]$b$1381 [28] $memory\inst_mem.instruction_memory$rdmux[0][3][3]$b$1381 [28:22] $memory\inst_mem.instruction_memory$rdmux[0][3][3]$b$1381 [20] $memory\inst_mem.instruction_memory$rdmux[0][3][3]$b$1381 [20:4] 1'0 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][2][1]$b$1363 [29:4] $memory\inst_mem.instruction_memory$rdmux[0][2][1]$b$1363 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][2][1]$b$1363 [31:30] $memory\inst_mem.instruction_memory$rdmux[0][2][1]$b$1363 [3] $memory\inst_mem.instruction_memory$rdmux[0][2][1]$b$1363 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][2][1]$b$1363 [29] $memory\inst_mem.instruction_memory$rdmux[0][2][1]$b$1363 [29] $memory\inst_mem.instruction_memory$rdmux[0][2][1]$b$1363 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][3][4]$1382:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][3][4]$a$1383, B=$memory\inst_mem.instruction_memory$rdmux[0][3][4]$b$1384, Y=$memory\inst_mem.instruction_memory$rdmux[0][2][2]$a$1365
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][3][4]$a$1383 [30] $memory\inst_mem.instruction_memory$rdmux[0][3][4]$a$1383 [25] $memory\inst_mem.instruction_memory$rdmux[0][3][4]$a$1383 [25] $memory\inst_mem.instruction_memory$rdmux[0][3][4]$a$1383 [25] $memory\inst_mem.instruction_memory$rdmux[0][3][4]$a$1383 [25] $memory\inst_mem.instruction_memory$rdmux[0][3][4]$a$1383 [13] $memory\inst_mem.instruction_memory$rdmux[0][3][4]$a$1383 [23:20] $memory\inst_mem.instruction_memory$rdmux[0][3][4]$a$1383 [17:4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][3][4]$a$1383 [2] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][3][4]$b$1384 [5] $memory\inst_mem.instruction_memory$rdmux[0][3][4]$b$1384 [5] $memory\inst_mem.instruction_memory$rdmux[0][3][4]$b$1384 [27:25] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][3][4]$b$1384 [23:20] $memory\inst_mem.instruction_memory$rdmux[0][3][4]$b$1384 [17] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][3][4]$b$1384 [15:4] $memory\inst_mem.instruction_memory$rdmux[0][3][4]$b$1384 [2] $memory\inst_mem.instruction_memory$rdmux[0][3][4]$b$1384 [2] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][2][2]$a$1365 [30] $memory\inst_mem.instruction_memory$rdmux[0][2][2]$a$1365 [28:20] $memory\inst_mem.instruction_memory$rdmux[0][2][2]$a$1365 [17:2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][2][2]$a$1365 [31] $memory\inst_mem.instruction_memory$rdmux[0][2][2]$a$1365 [29] $memory\inst_mem.instruction_memory$rdmux[0][2][2]$a$1365 [19:18] $memory\inst_mem.instruction_memory$rdmux[0][2][2]$a$1365 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][2][2]$a$1365 [28] $memory\inst_mem.instruction_memory$rdmux[0][2][2]$a$1365 [28] $memory\inst_mem.instruction_memory$rdmux[0][2][2]$a$1365 [3] $memory\inst_mem.instruction_memory$rdmux[0][2][2]$a$1365 [16] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][3][5]$1385:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][3][5]$a$1386, B=$memory\inst_mem.instruction_memory$rdmux[0][3][5]$b$1387, Y=$memory\inst_mem.instruction_memory$rdmux[0][2][2]$b$1366
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][3][5]$a$1386 [26] $memory\inst_mem.instruction_memory$rdmux[0][3][5]$a$1386 [26] $memory\inst_mem.instruction_memory$rdmux[0][3][5]$a$1386 [26:20] $memory\inst_mem.instruction_memory$rdmux[0][3][5]$a$1386 [17] $memory\inst_mem.instruction_memory$rdmux[0][3][5]$a$1386 [15] $memory\inst_mem.instruction_memory$rdmux[0][3][5]$a$1386 [13] $memory\inst_mem.instruction_memory$rdmux[0][3][5]$a$1386 [11:7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][3][5]$a$1386 [5:4] 2'01 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][3][5]$b$1387 [0] $memory\inst_mem.instruction_memory$rdmux[0][3][5]$b$1387 [7] $memory\inst_mem.instruction_memory$rdmux[0][3][5]$b$1387 [4] $memory\inst_mem.instruction_memory$rdmux[0][3][5]$b$1387 [7] $memory\inst_mem.instruction_memory$rdmux[0][3][5]$b$1387 [2] $memory\inst_mem.instruction_memory$rdmux[0][3][5]$b$1387 [0] $memory\inst_mem.instruction_memory$rdmux[0][3][5]$b$1387 [7] $memory\inst_mem.instruction_memory$rdmux[0][3][5]$b$1387 [7] $memory\inst_mem.instruction_memory$rdmux[0][3][5]$b$1387 [0] $memory\inst_mem.instruction_memory$rdmux[0][3][5]$b$1387 [0] $memory\inst_mem.instruction_memory$rdmux[0][3][5]$b$1387 [2] $memory\inst_mem.instruction_memory$rdmux[0][3][5]$b$1387 [0] $memory\inst_mem.instruction_memory$rdmux[0][3][5]$b$1387 [7] $memory\inst_mem.instruction_memory$rdmux[0][3][5]$b$1387 [4] $memory\inst_mem.instruction_memory$rdmux[0][3][5]$b$1387 [4] $memory\inst_mem.instruction_memory$rdmux[0][3][5]$b$1387 [4] $memory\inst_mem.instruction_memory$rdmux[0][3][5]$b$1387 [7] $memory\inst_mem.instruction_memory$rdmux[0][3][5]$b$1387 [0] $memory\inst_mem.instruction_memory$rdmux[0][3][5]$b$1387 [0] $memory\inst_mem.instruction_memory$rdmux[0][3][5]$b$1387 [4] $memory\inst_mem.instruction_memory$rdmux[0][3][5]$b$1387 [2] $memory\inst_mem.instruction_memory$rdmux[0][3][5]$b$1387 [0] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][2][2]$b$1366 [28:20] $memory\inst_mem.instruction_memory$rdmux[0][2][2]$b$1366 [17] $memory\inst_mem.instruction_memory$rdmux[0][2][2]$b$1366 [15] $memory\inst_mem.instruction_memory$rdmux[0][2][2]$b$1366 [13] $memory\inst_mem.instruction_memory$rdmux[0][2][2]$b$1366 [11:4] $memory\inst_mem.instruction_memory$rdmux[0][2][2]$b$1366 [2] $memory\inst_mem.instruction_memory$rdmux[0][2][2]$b$1366 [0] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][2][2]$b$1366 [31:29] $memory\inst_mem.instruction_memory$rdmux[0][2][2]$b$1366 [19:18] $memory\inst_mem.instruction_memory$rdmux[0][2][2]$b$1366 [16] $memory\inst_mem.instruction_memory$rdmux[0][2][2]$b$1366 [14] $memory\inst_mem.instruction_memory$rdmux[0][2][2]$b$1366 [12] $memory\inst_mem.instruction_memory$rdmux[0][2][2]$b$1366 [3] $memory\inst_mem.instruction_memory$rdmux[0][2][2]$b$1366 [1] } = { $memory\inst_mem.instruction_memory$rdmux[0][2][2]$b$1366 [28] $memory\inst_mem.instruction_memory$rdmux[0][2][2]$b$1366 [28] $memory\inst_mem.instruction_memory$rdmux[0][2][2]$b$1366 [28] $memory\inst_mem.instruction_memory$rdmux[0][2][2]$b$1366 [2] $memory\inst_mem.instruction_memory$rdmux[0][2][2]$b$1366 [0] $memory\inst_mem.instruction_memory$rdmux[0][2][2]$b$1366 [0] $memory\inst_mem.instruction_memory$rdmux[0][2][2]$b$1366 [6] $memory\inst_mem.instruction_memory$rdmux[0][2][2]$b$1366 [2] $memory\inst_mem.instruction_memory$rdmux[0][2][2]$b$1366 [2] $memory\inst_mem.instruction_memory$rdmux[0][2][2]$b$1366 [0] }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][2][0]$1358:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][2][0]$a$1359, B=$memory\inst_mem.instruction_memory$rdmux[0][2][0]$b$1360, Y=$memory\inst_mem.instruction_memory$rdmux[0][1][0]$a$1353
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][2][0]$a$1359 [30:20] $memory\inst_mem.instruction_memory$rdmux[0][2][0]$a$1359 [18:12] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][2][0]$a$1359 [10:7] $memory\inst_mem.instruction_memory$rdmux[0][2][0]$a$1359 [3] $memory\inst_mem.instruction_memory$rdmux[0][2][0]$a$1359 [5:2] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][2][0]$b$1360 [30] $memory\inst_mem.instruction_memory$rdmux[0][2][0]$b$1360 [28] $memory\inst_mem.instruction_memory$rdmux[0][2][0]$b$1360 [28:20] $memory\inst_mem.instruction_memory$rdmux[0][2][0]$b$1360 [18:4] $memory\inst_mem.instruction_memory$rdmux[0][2][0]$b$1360 [2] $memory\inst_mem.instruction_memory$rdmux[0][2][0]$b$1360 [2] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][1][0]$a$1353 [30:20] $memory\inst_mem.instruction_memory$rdmux[0][1][0]$a$1353 [18:2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][1][0]$a$1353 [31] $memory\inst_mem.instruction_memory$rdmux[0][1][0]$a$1353 [19] $memory\inst_mem.instruction_memory$rdmux[0][1][0]$a$1353 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][1][0]$a$1353 [29] 3'011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][2][1]$1361:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][2][1]$a$1362, B=$memory\inst_mem.instruction_memory$rdmux[0][2][1]$b$1363, Y=$memory\inst_mem.instruction_memory$rdmux[0][1][0]$b$1354
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][2][1]$a$1362 [30] $memory\inst_mem.instruction_memory$rdmux[0][2][1]$a$1362 [28] $memory\inst_mem.instruction_memory$rdmux[0][2][1]$a$1362 [28] $memory\inst_mem.instruction_memory$rdmux[0][2][1]$a$1362 [26] $memory\inst_mem.instruction_memory$rdmux[0][2][1]$a$1362 [26:20] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][2][1]$a$1362 [17:12] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][2][1]$a$1362 [9:7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][2][1]$a$1362 [5:4] 1'0 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][2][1]$b$1363 [29] $memory\inst_mem.instruction_memory$rdmux[0][2][1]$b$1363 [29:4] $memory\inst_mem.instruction_memory$rdmux[0][2][1]$b$1363 [2] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][1][0]$b$1354 [30:4] $memory\inst_mem.instruction_memory$rdmux[0][1][0]$b$1354 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][1][0]$b$1354 [31] $memory\inst_mem.instruction_memory$rdmux[0][1][0]$b$1354 [3] $memory\inst_mem.instruction_memory$rdmux[0][1][0]$b$1354 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][1][0]$b$1354 [29] $memory\inst_mem.instruction_memory$rdmux[0][1][0]$b$1354 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][2][2]$1364:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][2][2]$a$1365, B=$memory\inst_mem.instruction_memory$rdmux[0][2][2]$b$1366, Y=$memory\inst_mem.instruction_memory$rdmux[0][1][1]$a$1356
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][2][2]$a$1365 [30] $memory\inst_mem.instruction_memory$rdmux[0][2][2]$a$1365 [28:20] $memory\inst_mem.instruction_memory$rdmux[0][2][2]$a$1365 [17:2] 1'1 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][2][2]$b$1366 [28] $memory\inst_mem.instruction_memory$rdmux[0][2][2]$b$1366 [28:20] $memory\inst_mem.instruction_memory$rdmux[0][2][2]$b$1366 [17] $memory\inst_mem.instruction_memory$rdmux[0][2][2]$b$1366 [0] $memory\inst_mem.instruction_memory$rdmux[0][2][2]$b$1366 [15] $memory\inst_mem.instruction_memory$rdmux[0][2][2]$b$1366 [6] $memory\inst_mem.instruction_memory$rdmux[0][2][2]$b$1366 [13] $memory\inst_mem.instruction_memory$rdmux[0][2][2]$b$1366 [2] $memory\inst_mem.instruction_memory$rdmux[0][2][2]$b$1366 [11:4] $memory\inst_mem.instruction_memory$rdmux[0][2][2]$b$1366 [2] $memory\inst_mem.instruction_memory$rdmux[0][2][2]$b$1366 [2] $memory\inst_mem.instruction_memory$rdmux[0][2][2]$b$1366 [0] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][1][1]$a$1356 [30] $memory\inst_mem.instruction_memory$rdmux[0][1][1]$a$1356 [28:20] $memory\inst_mem.instruction_memory$rdmux[0][1][1]$a$1356 [17:2] $memory\inst_mem.instruction_memory$rdmux[0][1][1]$a$1356 [0] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][1][1]$a$1356 [31] $memory\inst_mem.instruction_memory$rdmux[0][1][1]$a$1356 [29] $memory\inst_mem.instruction_memory$rdmux[0][1][1]$a$1356 [19:18] $memory\inst_mem.instruction_memory$rdmux[0][1][1]$a$1356 [1] } = { $memory\inst_mem.instruction_memory$rdmux[0][1][1]$a$1356 [28] $memory\inst_mem.instruction_memory$rdmux[0][1][1]$a$1356 [28] $memory\inst_mem.instruction_memory$rdmux[0][1][1]$a$1356 [3] $memory\inst_mem.instruction_memory$rdmux[0][1][1]$a$1356 [16] $memory\inst_mem.instruction_memory$rdmux[0][1][1]$a$1356 [0] }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][1][0]$1352:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][1][0]$a$1353, B=$memory\inst_mem.instruction_memory$rdmux[0][1][0]$b$1354, Y=$memory\inst_mem.instruction_memory$rdmux[0][0][0]$a$1350
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][1][0]$a$1353 [30:20] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][1][0]$a$1353 [18:2] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][1][0]$b$1354 [30:4] $memory\inst_mem.instruction_memory$rdmux[0][1][0]$b$1354 [2] $memory\inst_mem.instruction_memory$rdmux[0][1][0]$b$1354 [2] }, Y=$memory\inst_mem.instruction_memory$rdmux[0][0][0]$a$1350 [30:2]
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][0][0]$a$1350 [31] $memory\inst_mem.instruction_memory$rdmux[0][0][0]$a$1350 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][0][0]$a$1350 [29] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][1][1]$1355:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][1][1]$a$1356, B=32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, Y=$memory\inst_mem.instruction_memory$rdmux[0][0][0]$b$1351
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][1][1]$a$1356 [30] $memory\inst_mem.instruction_memory$rdmux[0][1][1]$a$1356 [28:20] $memory\inst_mem.instruction_memory$rdmux[0][1][1]$a$1356 [17:2] $memory\inst_mem.instruction_memory$rdmux[0][1][1]$a$1356 [0] }, B=27'xxxxxxxxxxxxxxxxxxxxxxxxxxx, Y={ $memory\inst_mem.instruction_memory$rdmux[0][0][0]$b$1351 [30] $memory\inst_mem.instruction_memory$rdmux[0][0][0]$b$1351 [28:20] $memory\inst_mem.instruction_memory$rdmux[0][0][0]$b$1351 [17:2] $memory\inst_mem.instruction_memory$rdmux[0][0][0]$b$1351 [0] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][0][0]$b$1351 [31] $memory\inst_mem.instruction_memory$rdmux[0][0][0]$b$1351 [29] $memory\inst_mem.instruction_memory$rdmux[0][0][0]$b$1351 [19:18] $memory\inst_mem.instruction_memory$rdmux[0][0][0]$b$1351 [1] } = { $memory\inst_mem.instruction_memory$rdmux[0][0][0]$b$1351 [28] $memory\inst_mem.instruction_memory$rdmux[0][0][0]$b$1351 [28] $memory\inst_mem.instruction_memory$rdmux[0][0][0]$b$1351 [3] $memory\inst_mem.instruction_memory$rdmux[0][0][0]$b$1351 [16] $memory\inst_mem.instruction_memory$rdmux[0][0][0]$b$1351 [0] }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][0][0]$1349:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][0][0]$a$1350, B=$memory\inst_mem.instruction_memory$rdmux[0][0][0]$b$1351, Y=\inst_mem.out
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][0][0]$a$1350 [30:2] 1'1 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][0][0]$b$1351 [30] $memory\inst_mem.instruction_memory$rdmux[0][0][0]$b$1351 [28] $memory\inst_mem.instruction_memory$rdmux[0][0][0]$b$1351 [28:20] $memory\inst_mem.instruction_memory$rdmux[0][0][0]$b$1351 [3] $memory\inst_mem.instruction_memory$rdmux[0][0][0]$b$1351 [16] $memory\inst_mem.instruction_memory$rdmux[0][0][0]$b$1351 [17:2] $memory\inst_mem.instruction_memory$rdmux[0][0][0]$b$1351 [0] }, Y={ \inst_mem.out [30:2] \inst_mem.out [0] }
      New connections: { \inst_mem.out [31] \inst_mem.out [1] } = { \inst_mem.out [29] \inst_mem.out [0] }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $techmap\processor.inst_mux.$ternary$verilog/mux2to1.v:51$289:
      Old ports: A=\inst_mem.out, B=0, Y=\processor.inst_mux.out
      New ports: A={ \inst_mem.out [30:2] \inst_mem.out [0] }, B=30'000000000000000000000000000000, Y={ \processor.inst_mux.out [30:2] \processor.inst_mux.out [0] }
      New connections: { \processor.inst_mux.out [31] \processor.inst_mux.out [1] } = { \processor.inst_mux.out [29] \processor.inst_mux.out [0] }
  Optimizing cells in module \top.
Performed a total of 182 changes.

25.29.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~261 debug messages>
Removed a total of 87 cells.

25.29.13. Executing OPT_RMDFF pass (remove dff with constant values).

25.29.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 87 unused wires.
<suppressed ~1 debug messages>

25.29.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

25.29.16. Rerunning OPT passes. (Maybe there is more to do..)

25.29.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~54 debug messages>

25.29.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][6][10]$1568:
      Old ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [30] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [30] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [22] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [22] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [30] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [22] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [30] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [30] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [22] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [22] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [22] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [22] 1'1 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][5]$a$1458 [31] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$a$1458 [24:23] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$a$1458 [16] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$a$1458 [20] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$a$1458 [13] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$a$1458 [8] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$a$1458 [21] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$a$1458 [4] }
      New ports: A={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [30] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [22] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [30] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [22] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [30] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [22] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [22] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [22] 1'1 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][5]$a$1458 [24:23] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$a$1458 [16] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$a$1458 [13] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$a$1458 [8] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$a$1458 [21] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$a$1458 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][5][5]$a$1458 [31] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$a$1458 [20] } = { $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [30] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [22] }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][6][11]$1571:
      Old ports: A={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [22] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [22] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [30] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [30] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [22] 1'0 }, B={ 2'11 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [30] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [30] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [30] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [22] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][5]$b$1459 [30] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$b$1459 [25] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$b$1459 [23] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$b$1459 [17] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$b$1459 [22] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$b$1459 [31] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$b$1459 [7] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$b$1459 [21] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$b$1459 [24] }
      New ports: A={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [22] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [22] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [30] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [22] 1'0 }, B={ 2'11 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [30] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [30] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [22] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][5]$b$1459 [30] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$b$1459 [25] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$b$1459 [23] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$b$1459 [17] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$b$1459 [22] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$b$1459 [31] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$b$1459 [21] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$b$1459 [24] }
      New connections: $memory\inst_mem.instruction_memory$rdmux[0][5][5]$b$1459 [7] = $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [30]
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][6][13]$1577:
      Old ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [30] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [30] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [22] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [22] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [22] 1'1 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [30] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [30] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [22] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [22] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][6]$b$1462 [31:30] $memory\inst_mem.instruction_memory$rdmux[0][5][6]$b$1462 [15] $memory\inst_mem.instruction_memory$rdmux[0][5][6]$b$1462 [16] $memory\inst_mem.instruction_memory$rdmux[0][5][6]$b$1462 [23:22] $memory\inst_mem.instruction_memory$rdmux[0][5][6]$b$1462 [4] }
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [30] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [22] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [22] 1'1 }, B={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [30] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [22] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][6]$b$1462 [30] $memory\inst_mem.instruction_memory$rdmux[0][5][6]$b$1462 [15] $memory\inst_mem.instruction_memory$rdmux[0][5][6]$b$1462 [16] $memory\inst_mem.instruction_memory$rdmux[0][5][6]$b$1462 [23] $memory\inst_mem.instruction_memory$rdmux[0][5][6]$b$1462 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][5][6]$b$1462 [31] $memory\inst_mem.instruction_memory$rdmux[0][5][6]$b$1462 [22] } = { $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [30] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [22] }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][6][15]$1583:
      Old ports: A={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [31] 3'010 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [22] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [31] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [31] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [31] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [22] 1'0 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [31] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [31] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [31] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [22] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [22] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [22] 2'01 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][7]$b$1465 [31:30] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$b$1465 [24:23] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$b$1465 [20] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$b$1465 [17] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$b$1465 [13] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$b$1465 [9] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$b$1465 [7] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$b$1465 [21] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$b$1465 [4] }
      New ports: A={ 4'1010 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [31] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [31] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [31] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [22] 1'0 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [31] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [31] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [22] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [22] 2'01 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][7]$b$1465 [31] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$b$1465 [24:23] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$b$1465 [20] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$b$1465 [13] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$b$1465 [9] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$b$1465 [7] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$b$1465 [21] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$b$1465 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][5][7]$b$1465 [30] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$b$1465 [17] } = { $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [31] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [22] }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][6][21]$1601:
      Old ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [31] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [31] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [31] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [22] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [22] }, B={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [31] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [31] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [31] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [22] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [22] 1'1 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][10]$b$1474 [31] $memory\inst_mem.instruction_memory$rdmux[0][5][10]$b$1474 [27] $memory\inst_mem.instruction_memory$rdmux[0][5][10]$b$1474 [15] $memory\inst_mem.instruction_memory$rdmux[0][5][10]$b$1474 [16] $memory\inst_mem.instruction_memory$rdmux[0][5][10]$b$1474 [25] $memory\inst_mem.instruction_memory$rdmux[0][5][10]$b$1474 [7] $memory\inst_mem.instruction_memory$rdmux[0][5][10]$b$1474 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][10]$b$1474 [22] }
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [31] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [31] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [22] }, B={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [31] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [31] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [22] 1'1 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][10]$b$1474 [31] $memory\inst_mem.instruction_memory$rdmux[0][5][10]$b$1474 [15] $memory\inst_mem.instruction_memory$rdmux[0][5][10]$b$1474 [16] $memory\inst_mem.instruction_memory$rdmux[0][5][10]$b$1474 [25] $memory\inst_mem.instruction_memory$rdmux[0][5][10]$b$1474 [7] $memory\inst_mem.instruction_memory$rdmux[0][5][10]$b$1474 [22] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][5][10]$b$1474 [27] $memory\inst_mem.instruction_memory$rdmux[0][5][10]$b$1474 [5] } = { $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [31] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [22] }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][6][24]$1610:
      Old ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [22] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [30] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [30] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [22] 1'0 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [22] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [30] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [22] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][12]$a$1479 [22] $memory\inst_mem.instruction_memory$rdmux[0][5][12]$a$1479 [13] $memory\inst_mem.instruction_memory$rdmux[0][5][12]$a$1479 [27] $memory\inst_mem.instruction_memory$rdmux[0][5][12]$a$1479 [14] $memory\inst_mem.instruction_memory$rdmux[0][5][12]$a$1479 [24] }
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [30] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [22] 1'0 }, B={ 2'10 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [22] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][12]$a$1479 [27] $memory\inst_mem.instruction_memory$rdmux[0][5][12]$a$1479 [14] $memory\inst_mem.instruction_memory$rdmux[0][5][12]$a$1479 [24] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][5][12]$a$1479 [22] $memory\inst_mem.instruction_memory$rdmux[0][5][12]$a$1479 [13] } = { $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [22] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [30] }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][6][25]$1613:
      Old ports: A={ 2'11 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [31] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [31] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [22] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [22] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [31] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [31] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [22] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [22] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][12]$b$1480 [23] $memory\inst_mem.instruction_memory$rdmux[0][5][12]$b$1480 [28] $memory\inst_mem.instruction_memory$rdmux[0][5][12]$b$1480 [8] $memory\inst_mem.instruction_memory$rdmux[0][5][12]$b$1480 [9] $memory\inst_mem.instruction_memory$rdmux[0][5][12]$b$1480 [14] $memory\inst_mem.instruction_memory$rdmux[0][5][12]$b$1480 [22] }
      New ports: A={ 2'11 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [31] 1'0 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [22] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [31] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [22] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][12]$b$1480 [23] $memory\inst_mem.instruction_memory$rdmux[0][5][12]$b$1480 [28] $memory\inst_mem.instruction_memory$rdmux[0][5][12]$b$1480 [9] $memory\inst_mem.instruction_memory$rdmux[0][5][12]$b$1480 [14] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][5][12]$b$1480 [8] $memory\inst_mem.instruction_memory$rdmux[0][5][12]$b$1480 [22] } = { $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [31] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [22] }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][6][26]$1616:
      Old ports: A={ 2'11 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [22] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [31] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [31] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [31] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [22] 1'0 }, B={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [31] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [31] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [31] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [31] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [22] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][13]$a$1482 [22] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$a$1482 [23] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$a$1482 [27] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$a$1482 [18:17] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$a$1482 [14] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$a$1482 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$a$1482 [10] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$a$1482 [6] }
      New ports: A={ 2'11 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [22] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [31] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [31] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [22] 1'0 }, B={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [31] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [31] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [31] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [22] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][13]$a$1482 [22] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$a$1482 [23] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$a$1482 [27] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$a$1482 [17] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$a$1482 [14] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$a$1482 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$a$1482 [10] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$a$1482 [6] }
      New connections: $memory\inst_mem.instruction_memory$rdmux[0][5][13]$a$1482 [18] = $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [31]
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][6][27]$1619:
      Old ports: A={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [30] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [30] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [22] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [30] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [30] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [22] 1'1 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [30] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [30] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [22] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [30] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [30] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [22] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][13]$b$1483 [18] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$b$1483 [14] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$b$1483 [17] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$b$1483 [23] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$b$1483 [9] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$b$1483 [21] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$b$1483 [26] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$b$1483 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$b$1483 [7] }
      New ports: A={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [30] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [22] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [30] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [30] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [22] 1'1 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [30] 3'001 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [22] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [30] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [30] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [22] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][13]$b$1483 [18] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$b$1483 [14] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$b$1483 [23] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$b$1483 [9] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$b$1483 [21] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$b$1483 [26] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$b$1483 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$b$1483 [7] }
      New connections: $memory\inst_mem.instruction_memory$rdmux[0][5][13]$b$1483 [17] = $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [30]
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][6][2]$1544:
      Old ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [31] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [31] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [31] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [22] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [22] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [31] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [31] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [22] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [22] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [22] 2'10 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$1446 [25] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$1446 [31:30] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$1446 [18:17] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$1446 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$1446 [12] }
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [31] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [31] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [22] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [22] }, B={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [31] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [22] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [22] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [22] 2'10 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$1446 [31:30] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$1446 [18:17] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$1446 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$1446 [12] }
      New connections: $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$1446 [25] = $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [31]
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][6][30]$1628:
      Old ports: A={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [22] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [30] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [22] 1'1 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [22] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [30] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [22] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [22] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][15]$a$1488 [22] $memory\inst_mem.instruction_memory$rdmux[0][5][15]$a$1488 [17] $memory\inst_mem.instruction_memory$rdmux[0][5][15]$a$1488 [15] $memory\inst_mem.instruction_memory$rdmux[0][5][15]$a$1488 [13] $memory\inst_mem.instruction_memory$rdmux[0][5][15]$a$1488 [8] $memory\inst_mem.instruction_memory$rdmux[0][5][15]$a$1488 [16] }
      New ports: A={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [22] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [30] 2'01 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [22] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [30] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [22] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][15]$a$1488 [22] $memory\inst_mem.instruction_memory$rdmux[0][5][15]$a$1488 [17] $memory\inst_mem.instruction_memory$rdmux[0][5][15]$a$1488 [15] $memory\inst_mem.instruction_memory$rdmux[0][5][15]$a$1488 [13] $memory\inst_mem.instruction_memory$rdmux[0][5][15]$a$1488 [16] }
      New connections: $memory\inst_mem.instruction_memory$rdmux[0][5][15]$a$1488 [8] = $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [22]
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][6][33]$1637:
      Old ports: A={ 2'11 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [22] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [31] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [22] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [31] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [22] 1'0 }, B={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [31] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [22] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [31] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [22] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [22] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [31] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [22] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][16]$b$1492 [20] $memory\inst_mem.instruction_memory$rdmux[0][5][16]$b$1492 [18] $memory\inst_mem.instruction_memory$rdmux[0][5][16]$b$1492 [15] $memory\inst_mem.instruction_memory$rdmux[0][5][16]$b$1492 [24] $memory\inst_mem.instruction_memory$rdmux[0][5][16]$b$1492 [9] $memory\inst_mem.instruction_memory$rdmux[0][5][16]$b$1492 [23] $memory\inst_mem.instruction_memory$rdmux[0][5][16]$b$1492 [6:5] $memory\inst_mem.instruction_memory$rdmux[0][5][16]$b$1492 [10] $memory\inst_mem.instruction_memory$rdmux[0][5][16]$b$1492 [2] }
      New ports: A={ 2'11 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [31] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [22] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [31] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [22] 1'0 }, B={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [31] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [31] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [22] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [22] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [31] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [22] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][16]$b$1492 [20] $memory\inst_mem.instruction_memory$rdmux[0][5][16]$b$1492 [18] $memory\inst_mem.instruction_memory$rdmux[0][5][16]$b$1492 [24] $memory\inst_mem.instruction_memory$rdmux[0][5][16]$b$1492 [9] $memory\inst_mem.instruction_memory$rdmux[0][5][16]$b$1492 [23] $memory\inst_mem.instruction_memory$rdmux[0][5][16]$b$1492 [6:5] $memory\inst_mem.instruction_memory$rdmux[0][5][16]$b$1492 [10] $memory\inst_mem.instruction_memory$rdmux[0][5][16]$b$1492 [2] }
      New connections: $memory\inst_mem.instruction_memory$rdmux[0][5][16]$b$1492 [15] = $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [22]
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][6][38]$1652:
      Old ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [30] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [30] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [22] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [30] 3'110 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [30] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [22] 1'0 }, B={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [22] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [22] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [30] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [30] 3'110 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [22] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][19]$a$1500 [23] $memory\inst_mem.instruction_memory$rdmux[0][5][19]$a$1500 [25] $memory\inst_mem.instruction_memory$rdmux[0][5][19]$a$1500 [20] $memory\inst_mem.instruction_memory$rdmux[0][5][19]$a$1500 [15] $memory\inst_mem.instruction_memory$rdmux[0][5][19]$a$1500 [27] $memory\inst_mem.instruction_memory$rdmux[0][5][19]$a$1500 [10] $memory\inst_mem.instruction_memory$rdmux[0][5][19]$a$1500 [7] $memory\inst_mem.instruction_memory$rdmux[0][5][19]$a$1500 [12] $memory\inst_mem.instruction_memory$rdmux[0][5][19]$a$1500 [31] $memory\inst_mem.instruction_memory$rdmux[0][5][19]$a$1500 [4] $memory\inst_mem.instruction_memory$rdmux[0][5][19]$a$1500 [19] }
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [30] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [30] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [22] 3'110 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [30] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [22] 1'0 }, B={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [22] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [22] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [30] 3'110 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [22] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][19]$a$1500 [23] $memory\inst_mem.instruction_memory$rdmux[0][5][19]$a$1500 [25] $memory\inst_mem.instruction_memory$rdmux[0][5][19]$a$1500 [20] $memory\inst_mem.instruction_memory$rdmux[0][5][19]$a$1500 [15] $memory\inst_mem.instruction_memory$rdmux[0][5][19]$a$1500 [10] $memory\inst_mem.instruction_memory$rdmux[0][5][19]$a$1500 [7] $memory\inst_mem.instruction_memory$rdmux[0][5][19]$a$1500 [12] $memory\inst_mem.instruction_memory$rdmux[0][5][19]$a$1500 [31] $memory\inst_mem.instruction_memory$rdmux[0][5][19]$a$1500 [4] $memory\inst_mem.instruction_memory$rdmux[0][5][19]$a$1500 [19] }
      New connections: $memory\inst_mem.instruction_memory$rdmux[0][5][19]$a$1500 [27] = $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [30]
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][6][39]$1655:
      Old ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [31] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [22] 2'01 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [31] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [22] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][19]$b$1501 [22] $memory\inst_mem.instruction_memory$rdmux[0][5][19]$b$1501 [10] $memory\inst_mem.instruction_memory$rdmux[0][5][19]$b$1501 [23] $memory\inst_mem.instruction_memory$rdmux[0][5][19]$b$1501 [7] }
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [22] 2'01 }, B={ 2'11 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [22] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][19]$b$1501 [10] $memory\inst_mem.instruction_memory$rdmux[0][5][19]$b$1501 [23] $memory\inst_mem.instruction_memory$rdmux[0][5][19]$b$1501 [7] }
      New connections: $memory\inst_mem.instruction_memory$rdmux[0][5][19]$b$1501 [22] = $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [31]
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][6][3]$1547:
      Old ports: A={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [30] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [22] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [22] 2'10 }, B={ 2'00 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [30] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [22] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [30] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [22] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][1]$b$1447 [15] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$b$1447 [9] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$b$1447 [16] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$b$1447 [7] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$b$1447 [18] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$b$1447 [28] }
      New ports: A={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [30] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [22] 2'10 }, B={ 2'00 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [30] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [30] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [22] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][1]$b$1447 [15] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$b$1447 [9] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$b$1447 [16] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$b$1447 [18] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$b$1447 [28] }
      New connections: $memory\inst_mem.instruction_memory$rdmux[0][5][1]$b$1447 [7] = $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [22]
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][6][40]$1658:
      Old ports: A={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [31] 4'1110 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [22] }, B={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [31] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [31] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [22] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [22] 1'0 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][20]$a$1503 [23:22] $memory\inst_mem.instruction_memory$rdmux[0][5][20]$a$1503 [11:7] }
      New ports: A={ 5'01110 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [22] }, B={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [31] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [22] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [22] 1'0 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][20]$a$1503 [23] $memory\inst_mem.instruction_memory$rdmux[0][5][20]$a$1503 [11:7] }
      New connections: $memory\inst_mem.instruction_memory$rdmux[0][5][20]$a$1503 [22] = $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [31]
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][6][42]$1664:
      Old ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [30] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [22] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [30] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [22] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][21]$a$1506 [20] $memory\inst_mem.instruction_memory$rdmux[0][5][21]$a$1506 [11] $memory\inst_mem.instruction_memory$rdmux[0][5][21]$a$1506 [21] $memory\inst_mem.instruction_memory$rdmux[0][5][21]$a$1506 [9] }
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][21]$a$1506 [11] $memory\inst_mem.instruction_memory$rdmux[0][5][21]$a$1506 [21] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][5][21]$a$1506 [20] $memory\inst_mem.instruction_memory$rdmux[0][5][21]$a$1506 [9] } = { $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [30] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [22] }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][6][4]$1550:
      Old ports: A={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [31] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [31] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [22] 1'0 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [31] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [31] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [22] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [22] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [22] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][2]$a$1449 [30] $memory\inst_mem.instruction_memory$rdmux[0][5][2]$a$1449 [31] $memory\inst_mem.instruction_memory$rdmux[0][5][2]$a$1449 [9] $memory\inst_mem.instruction_memory$rdmux[0][5][2]$a$1449 [13] $memory\inst_mem.instruction_memory$rdmux[0][5][2]$a$1449 [10] $memory\inst_mem.instruction_memory$rdmux[0][5][2]$a$1449 [2] }
      New ports: A={ 2'11 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [31] 1'0 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [31] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [22] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [22] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][2]$a$1449 [30] $memory\inst_mem.instruction_memory$rdmux[0][5][2]$a$1449 [9] $memory\inst_mem.instruction_memory$rdmux[0][5][2]$a$1449 [13] $memory\inst_mem.instruction_memory$rdmux[0][5][2]$a$1449 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][5][2]$a$1449 [31] $memory\inst_mem.instruction_memory$rdmux[0][5][2]$a$1449 [10] } = { $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [31] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [22] }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][6][6]$1556:
      Old ports: A={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [22] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [31] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [31] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [22] 1'0 }, B={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [22] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [31] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [22] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [31] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [22] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][3]$a$1452 [23] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$a$1452 [17] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$a$1452 [13] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$a$1452 [31] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$a$1452 [9] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$a$1452 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$a$1452 [24] }
      New ports: A={ 2'01 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [31] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [31] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [22] 1'0 }, B={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [31] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [22] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [31] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [22] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][3]$a$1452 [23] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$a$1452 [13] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$a$1452 [31] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$a$1452 [9] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$a$1452 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$a$1452 [24] }
      New connections: $memory\inst_mem.instruction_memory$rdmux[0][5][3]$a$1452 [17] = $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$1575 [22]
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][6][8]$1562:
      Old ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [30] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [22] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [30] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [30] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [22] 1'0 }, B={ 2'10 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [30] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [30] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [22] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][4]$a$1455 [27] $memory\inst_mem.instruction_memory$rdmux[0][5][4]$a$1455 [23] $memory\inst_mem.instruction_memory$rdmux[0][5][4]$a$1455 [18] $memory\inst_mem.instruction_memory$rdmux[0][5][4]$a$1455 [31] $memory\inst_mem.instruction_memory$rdmux[0][5][4]$a$1455 [8] $memory\inst_mem.instruction_memory$rdmux[0][5][4]$a$1455 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][4]$a$1455 [24] }
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [30] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [22] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [30] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [22] 1'0 }, B={ 2'10 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [30] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [22] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][4]$a$1455 [27] $memory\inst_mem.instruction_memory$rdmux[0][5][4]$a$1455 [23] $memory\inst_mem.instruction_memory$rdmux[0][5][4]$a$1455 [18] $memory\inst_mem.instruction_memory$rdmux[0][5][4]$a$1455 [8] $memory\inst_mem.instruction_memory$rdmux[0][5][4]$a$1455 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][4]$a$1455 [24] }
      New connections: $memory\inst_mem.instruction_memory$rdmux[0][5][4]$a$1455 [31] = $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$1540 [30]
  Optimizing cells in module \top.
Performed a total of 20 changes.

25.29.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

25.29.20. Executing OPT_RMDFF pass (remove dff with constant values).

25.29.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

25.29.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

25.29.23. Rerunning OPT passes. (Maybe there is more to do..)

25.29.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~54 debug messages>

25.29.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

25.29.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

25.29.27. Executing OPT_RMDFF pass (remove dff with constant values).

25.29.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

25.29.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

25.29.30. Finished OPT passes. (There is nothing left to do.)

25.30. Executing ICE40_WRAPCARRY pass (wrap carries).

25.31. Executing TECHMAP pass (map to technology primitives).

25.31.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

25.31.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/arith_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.

25.31.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $logic_or.
Using extmapper simplemap for cells of type $dff.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=3 for cells of type $pmux.
Using extmapper simplemap for cells of type $logic_not.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=3\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=4\S_WIDTH=6 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=7\S_WIDTH=7 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=31\S_WIDTH=5 for cells of type $pmux.
Using extmapper simplemap for cells of type $reduce_bool.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=1\Y_WIDTH=1 for cells of type $alu.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $ne.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=32\B_WIDTH=32\Y_WIDTH=32 for cells of type $alu.
Using template $paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr for cells of type $sshr.
Using template $paramod\_90_lcu\WIDTH=1 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
No more expansions possible.
<suppressed ~1939 debug messages>

25.32. Executing OPT pass (performing simple optimizations).

25.32.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~1125 debug messages>

25.32.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~2883 debug messages>
Removed a total of 961 cells.

25.32.3. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $auto$simplemap.cc:420:simplemap_dff$5417 ($_DFF_P_) from module top.
Replaced 1 DFF cells.

25.32.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 235 unused cells and 652 unused wires.
<suppressed ~246 debug messages>

25.32.5. Rerunning OPT passes. (Removed registers in this run.)

25.32.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~18 debug messages>

25.32.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~24 debug messages>
Removed a total of 8 cells.

25.32.8. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $auto$simplemap.cc:420:simplemap_dff$8728 ($_DFF_P_) from module top.
Promoting init spec \processor.id_ex_reg.data_out [147] = 1'0 to constant driver in module top.
Promoting init spec \processor.mem_wb_reg.data_out [0] = 1'0 to constant driver in module top.
Promoting init spec \processor.mem_wb_reg.data_out [3] = 1'0 to constant driver in module top.
Promoted 3 init specs to constant drivers.
Replaced 1 DFF cells.

25.32.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

25.32.10. Rerunning OPT passes. (Removed registers in this run.)

25.32.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~32 debug messages>

25.32.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

25.32.13. Executing OPT_RMDFF pass (remove dff with constant values).

25.32.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 32 unused cells and 0 unused wires.
<suppressed ~32 debug messages>

25.32.15. Finished fast OPT passes.

25.33. Executing ICE40_OPT pass (performing simple optimizations).

25.33.1. Running ICE40 specific optimizations.

25.33.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~114 debug messages>

25.33.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

25.33.4. Executing OPT_RMDFF pass (remove dff with constant values).

25.33.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

25.33.6. Rerunning OPT passes. (Removed registers in this run.)

25.33.7. Running ICE40 specific optimizations.

25.33.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

25.33.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

25.33.10. Executing OPT_RMDFF pass (remove dff with constant values).

25.33.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

25.33.12. Finished OPT passes. (There is nothing left to do.)

25.34. Executing DFF2DFFE pass (transform $dff to $dffe where applicable).
Selected cell types for direct conversion:
  $_DFF_PP1_ -> $__DFFE_PP1
  $_DFF_PP0_ -> $__DFFE_PP0
  $_DFF_PN1_ -> $__DFFE_PN1
  $_DFF_PN0_ -> $__DFFE_PN0
  $_DFF_NP1_ -> $__DFFE_NP1
  $_DFF_NP0_ -> $__DFFE_NP0
  $_DFF_NN1_ -> $__DFFE_NN1
  $_DFF_NN0_ -> $__DFFE_NN0
  $_DFF_N_ -> $_DFFE_NP_
  $_DFF_P_ -> $_DFFE_PP_
Transforming FF to FF+Enable cells in module top:
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3453 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [0] -> \data_mem_inst.read_data [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3454 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [1] -> \data_mem_inst.read_data [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3455 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [2] -> \data_mem_inst.read_data [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3456 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [3] -> \data_mem_inst.read_data [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3457 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [4] -> \data_mem_inst.read_data [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3458 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [5] -> \data_mem_inst.read_data [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3459 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [6] -> \data_mem_inst.read_data [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3460 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [7] -> \data_mem_inst.read_data [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3461 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [8] -> \data_mem_inst.read_data [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3462 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [9] -> \data_mem_inst.read_data [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3463 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [10] -> \data_mem_inst.read_data [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3464 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [11] -> \data_mem_inst.read_data [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3465 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [12] -> \data_mem_inst.read_data [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3466 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [13] -> \data_mem_inst.read_data [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3467 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [14] -> \data_mem_inst.read_data [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3468 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [15] -> \data_mem_inst.read_data [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3469 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [16] -> \data_mem_inst.read_data [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3470 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [17] -> \data_mem_inst.read_data [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3471 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [18] -> \data_mem_inst.read_data [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3472 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [19] -> \data_mem_inst.read_data [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3473 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [20] -> \data_mem_inst.read_data [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3474 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [21] -> \data_mem_inst.read_data [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3475 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [22] -> \data_mem_inst.read_data [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3476 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [23] -> \data_mem_inst.read_data [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3477 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [24] -> \data_mem_inst.read_data [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3478 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [25] -> \data_mem_inst.read_data [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3479 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [26] -> \data_mem_inst.read_data [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3480 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [27] -> \data_mem_inst.read_data [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3481 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [28] -> \data_mem_inst.read_data [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3482 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [29] -> \data_mem_inst.read_data [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3483 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [30] -> \data_mem_inst.read_data [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3484 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [31] -> \data_mem_inst.read_data [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3485 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$386.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$3935_Y -> \data_mem_inst.clk_stall.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3486 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$374.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$3691_Y [0] -> \data_mem_inst.state [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3487 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$374.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$3691_Y [1] -> \data_mem_inst.state [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3488 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$374.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$3691_Y [2] -> \data_mem_inst.state [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3489 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$374.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$3691_Y [3] -> \data_mem_inst.state [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3490 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$374.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$3691_Y [4] -> \data_mem_inst.state [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3491 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$374.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$3691_Y [5] -> \data_mem_inst.state [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3492 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$374.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$3691_Y [6] -> \data_mem_inst.state [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3493 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$374.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$3691_Y [7] -> \data_mem_inst.state [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3494 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$374.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$3691_Y [8] -> \data_mem_inst.state [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3495 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$374.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$3691_Y [9] -> \data_mem_inst.state [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3496 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$374.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$3691_Y [10] -> \data_mem_inst.state [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3497 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$374.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$3691_Y [11] -> \data_mem_inst.state [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3498 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$374.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$3691_Y [12] -> \data_mem_inst.state [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3499 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$374.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$3691_Y [13] -> \data_mem_inst.state [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3500 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$374.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$3691_Y [14] -> \data_mem_inst.state [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3501 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$374.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$3691_Y [15] -> \data_mem_inst.state [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3502 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$374.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$3691_Y [16] -> \data_mem_inst.state [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3503 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$374.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$3691_Y [17] -> \data_mem_inst.state [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3504 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$374.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$3691_Y [18] -> \data_mem_inst.state [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3505 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$374.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$3691_Y [19] -> \data_mem_inst.state [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3506 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$374.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$3691_Y [20] -> \data_mem_inst.state [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3507 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$374.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$3691_Y [21] -> \data_mem_inst.state [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3508 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$374.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$3691_Y [22] -> \data_mem_inst.state [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3509 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$374.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$3691_Y [23] -> \data_mem_inst.state [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3510 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$374.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$3691_Y [24] -> \data_mem_inst.state [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3511 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$374.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$3691_Y [25] -> \data_mem_inst.state [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3512 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$374.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$3691_Y [26] -> \data_mem_inst.state [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3513 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$374.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$3691_Y [27] -> \data_mem_inst.state [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3514 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$374.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$3691_Y [28] -> \data_mem_inst.state [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3515 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$374.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$3691_Y [29] -> \data_mem_inst.state [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3516 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$374.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$3691_Y [30] -> \data_mem_inst.state [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3517 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$374.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$3691_Y [31] -> \data_mem_inst.state [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3518 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\memread_buf[0:0] -> \data_mem_inst.memread_buf.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3519 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\memwrite_buf[0:0] -> \data_mem_inst.memwrite_buf.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3520 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [0] -> \data_mem_inst.write_data_buffer [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3521 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [1] -> \data_mem_inst.write_data_buffer [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3522 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [2] -> \data_mem_inst.write_data_buffer [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3523 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [3] -> \data_mem_inst.write_data_buffer [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3524 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [4] -> \data_mem_inst.write_data_buffer [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3525 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [5] -> \data_mem_inst.write_data_buffer [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3526 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [6] -> \data_mem_inst.write_data_buffer [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3527 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [7] -> \data_mem_inst.write_data_buffer [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3528 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [8] -> \data_mem_inst.write_data_buffer [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3529 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [9] -> \data_mem_inst.write_data_buffer [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3530 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [10] -> \data_mem_inst.write_data_buffer [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3531 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [11] -> \data_mem_inst.write_data_buffer [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3532 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [12] -> \data_mem_inst.write_data_buffer [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3533 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [13] -> \data_mem_inst.write_data_buffer [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3534 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [14] -> \data_mem_inst.write_data_buffer [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3535 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [15] -> \data_mem_inst.write_data_buffer [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3536 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [16] -> \data_mem_inst.write_data_buffer [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3537 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [17] -> \data_mem_inst.write_data_buffer [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3538 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [18] -> \data_mem_inst.write_data_buffer [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3539 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [19] -> \data_mem_inst.write_data_buffer [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3540 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [20] -> \data_mem_inst.write_data_buffer [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3541 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [21] -> \data_mem_inst.write_data_buffer [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3542 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [22] -> \data_mem_inst.write_data_buffer [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3543 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [23] -> \data_mem_inst.write_data_buffer [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3544 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [24] -> \data_mem_inst.write_data_buffer [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3545 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [25] -> \data_mem_inst.write_data_buffer [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3546 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [26] -> \data_mem_inst.write_data_buffer [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3547 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [27] -> \data_mem_inst.write_data_buffer [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3548 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [28] -> \data_mem_inst.write_data_buffer [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3549 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [29] -> \data_mem_inst.write_data_buffer [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3550 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [30] -> \data_mem_inst.write_data_buffer [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3551 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [31] -> \data_mem_inst.write_data_buffer [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3552 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\addr_buf[31:0] [0] -> \data_mem_inst.addr_buf [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3553 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\addr_buf[31:0] [1] -> \data_mem_inst.addr_buf [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3554 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\addr_buf[31:0] [2] -> \data_mem_inst.addr_buf [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3555 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\addr_buf[31:0] [3] -> \data_mem_inst.addr_buf [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3556 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\addr_buf[31:0] [4] -> \data_mem_inst.addr_buf [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3557 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\addr_buf[31:0] [5] -> \data_mem_inst.addr_buf [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3558 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\addr_buf[31:0] [6] -> \data_mem_inst.addr_buf [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3559 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\addr_buf[31:0] [7] -> \data_mem_inst.addr_buf [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3560 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\addr_buf[31:0] [8] -> \data_mem_inst.addr_buf [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3561 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\addr_buf[31:0] [9] -> \data_mem_inst.addr_buf [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3562 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\addr_buf[31:0] [10] -> \data_mem_inst.addr_buf [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3585 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\sign_mask_buf[3:0] [1] -> \data_mem_inst.sign_mask_buf [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3586 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\sign_mask_buf[3:0] [2] -> \data_mem_inst.sign_mask_buf [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3587 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\sign_mask_buf[3:0] [3] -> \data_mem_inst.sign_mask_buf [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3588 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\led_reg[31:0] [0] -> \data_mem_inst.led_reg [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3589 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\led_reg[31:0] [1] -> \data_mem_inst.led_reg [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3590 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\led_reg[31:0] [2] -> \data_mem_inst.led_reg [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3591 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\led_reg[31:0] [3] -> \data_mem_inst.led_reg [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3592 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\led_reg[31:0] [4] -> \data_mem_inst.led_reg [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3593 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\led_reg[31:0] [5] -> \data_mem_inst.led_reg [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3594 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\led_reg[31:0] [6] -> \data_mem_inst.led_reg [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3595 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\led_reg[31:0] [7] -> \data_mem_inst.led_reg [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5140 to $_DFFE_PP_ for $techmap\processor.branch_predictor_FSM.$0\s[1:0] [0] -> \processor.branch_predictor_FSM.s [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5141 to $_DFFE_PP_ for $techmap\processor.branch_predictor_FSM.$0\s[1:0] [1] -> \processor.branch_predictor_FSM.s [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8968 to $_DFFE_PP_ for \processor.PC.inAddr [0] -> \processor.PC.outAddr [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8969 to $_DFFE_PP_ for \processor.PC.inAddr [1] -> \processor.PC.outAddr [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8970 to $_DFFE_PP_ for \processor.PC.inAddr [2] -> \processor.PC.outAddr [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8971 to $_DFFE_PP_ for \processor.PC.inAddr [3] -> \processor.PC.outAddr [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8972 to $_DFFE_PP_ for \processor.PC.inAddr [4] -> \processor.PC.outAddr [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8973 to $_DFFE_PP_ for \processor.PC.inAddr [5] -> \processor.PC.outAddr [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8974 to $_DFFE_PP_ for \processor.PC.inAddr [6] -> \processor.PC.outAddr [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8975 to $_DFFE_PP_ for \processor.PC.inAddr [7] -> \processor.PC.outAddr [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8976 to $_DFFE_PP_ for \processor.PC.inAddr [8] -> \processor.PC.outAddr [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8977 to $_DFFE_PP_ for \processor.PC.inAddr [9] -> \processor.PC.outAddr [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8978 to $_DFFE_PP_ for \processor.PC.inAddr [10] -> \processor.PC.outAddr [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8979 to $_DFFE_PP_ for \processor.PC.inAddr [11] -> \processor.PC.outAddr [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8980 to $_DFFE_PP_ for \processor.PC.inAddr [12] -> \processor.PC.outAddr [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8981 to $_DFFE_PP_ for \processor.PC.inAddr [13] -> \processor.PC.outAddr [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8982 to $_DFFE_PP_ for \processor.PC.inAddr [14] -> \processor.PC.outAddr [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8983 to $_DFFE_PP_ for \processor.PC.inAddr [15] -> \processor.PC.outAddr [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8984 to $_DFFE_PP_ for \processor.PC.inAddr [16] -> \processor.PC.outAddr [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8985 to $_DFFE_PP_ for \processor.PC.inAddr [17] -> \processor.PC.outAddr [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8986 to $_DFFE_PP_ for \processor.PC.inAddr [18] -> \processor.PC.outAddr [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8987 to $_DFFE_PP_ for \processor.PC.inAddr [19] -> \processor.PC.outAddr [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8988 to $_DFFE_PP_ for \processor.PC.inAddr [20] -> \processor.PC.outAddr [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8989 to $_DFFE_PP_ for \processor.PC.inAddr [21] -> \processor.PC.outAddr [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8990 to $_DFFE_PP_ for \processor.PC.inAddr [22] -> \processor.PC.outAddr [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8991 to $_DFFE_PP_ for \processor.PC.inAddr [23] -> \processor.PC.outAddr [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8992 to $_DFFE_PP_ for \processor.PC.inAddr [24] -> \processor.PC.outAddr [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8993 to $_DFFE_PP_ for \processor.PC.inAddr [25] -> \processor.PC.outAddr [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8994 to $_DFFE_PP_ for \processor.PC.inAddr [26] -> \processor.PC.outAddr [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8995 to $_DFFE_PP_ for \processor.PC.inAddr [27] -> \processor.PC.outAddr [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8996 to $_DFFE_PP_ for \processor.PC.inAddr [28] -> \processor.PC.outAddr [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8997 to $_DFFE_PP_ for \processor.PC.inAddr [29] -> \processor.PC.outAddr [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8998 to $_DFFE_PP_ for \processor.PC.inAddr [30] -> \processor.PC.outAddr [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8999 to $_DFFE_PP_ for \processor.PC.inAddr [31] -> \processor.PC.outAddr [31].

25.35. Executing TECHMAP pass (map to technology primitives).

25.35.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Successfully finished Verilog frontend.

25.35.2. Continuing TECHMAP pass.
Using template \$_DFFE_PP_ for cells of type $_DFFE_PP_.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
Using template \$_DFF_N_ for cells of type $_DFF_N_.
No more expansions possible.
<suppressed ~576 debug messages>

25.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~406 debug messages>

25.37. Executing SIMPLEMAP pass (map simple cells to gate primitives).

25.38. Executing ICE40_FFINIT pass (implement FF init values).
Handling FF init values in top.
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8796 (SB_DFF): \processor.ex_mem_reg.data_out [71] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8725 (SB_DFF): \processor.ex_mem_reg.data_out [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3485 (SB_DFFE): \data_mem_inst.clk_stall = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3487 (SB_DFFE): \data_mem_inst.state [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3488 (SB_DFFE): \data_mem_inst.state [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3489 (SB_DFFE): \data_mem_inst.state [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3490 (SB_DFFE): \data_mem_inst.state [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3491 (SB_DFFE): \data_mem_inst.state [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3492 (SB_DFFE): \data_mem_inst.state [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3493 (SB_DFFE): \data_mem_inst.state [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3494 (SB_DFFE): \data_mem_inst.state [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3495 (SB_DFFE): \data_mem_inst.state [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3496 (SB_DFFE): \data_mem_inst.state [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3497 (SB_DFFE): \data_mem_inst.state [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3498 (SB_DFFE): \data_mem_inst.state [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3499 (SB_DFFE): \data_mem_inst.state [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3500 (SB_DFFE): \data_mem_inst.state [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3501 (SB_DFFE): \data_mem_inst.state [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3502 (SB_DFFE): \data_mem_inst.state [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3503 (SB_DFFE): \data_mem_inst.state [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3504 (SB_DFFE): \data_mem_inst.state [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3505 (SB_DFFE): \data_mem_inst.state [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3506 (SB_DFFE): \data_mem_inst.state [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3507 (SB_DFFE): \data_mem_inst.state [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3508 (SB_DFFE): \data_mem_inst.state [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3509 (SB_DFFE): \data_mem_inst.state [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3510 (SB_DFFE): \data_mem_inst.state [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3511 (SB_DFFE): \data_mem_inst.state [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3512 (SB_DFFE): \data_mem_inst.state [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3513 (SB_DFFE): \data_mem_inst.state [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3514 (SB_DFFE): \data_mem_inst.state [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3515 (SB_DFFE): \data_mem_inst.state [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3516 (SB_DFFE): \data_mem_inst.state [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3486 (SB_DFFE): \data_mem_inst.state [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3517 (SB_DFFE): \data_mem_inst.state [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8968 (SB_DFFE): \processor.PC.outAddr [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8969 (SB_DFFE): \processor.PC.outAddr [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8970 (SB_DFFE): \processor.PC.outAddr [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8971 (SB_DFFE): \processor.PC.outAddr [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8972 (SB_DFFE): \processor.PC.outAddr [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8973 (SB_DFFE): \processor.PC.outAddr [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8974 (SB_DFFE): \processor.PC.outAddr [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8975 (SB_DFFE): \processor.PC.outAddr [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8976 (SB_DFFE): \processor.PC.outAddr [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8977 (SB_DFFE): \processor.PC.outAddr [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8978 (SB_DFFE): \processor.PC.outAddr [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8979 (SB_DFFE): \processor.PC.outAddr [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8980 (SB_DFFE): \processor.PC.outAddr [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8981 (SB_DFFE): \processor.PC.outAddr [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8982 (SB_DFFE): \processor.PC.outAddr [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8983 (SB_DFFE): \processor.PC.outAddr [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8984 (SB_DFFE): \processor.PC.outAddr [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8985 (SB_DFFE): \processor.PC.outAddr [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8986 (SB_DFFE): \processor.PC.outAddr [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8987 (SB_DFFE): \processor.PC.outAddr [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8988 (SB_DFFE): \processor.PC.outAddr [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8989 (SB_DFFE): \processor.PC.outAddr [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8990 (SB_DFFE): \processor.PC.outAddr [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8991 (SB_DFFE): \processor.PC.outAddr [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8992 (SB_DFFE): \processor.PC.outAddr [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8993 (SB_DFFE): \processor.PC.outAddr [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8994 (SB_DFFE): \processor.PC.outAddr [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8995 (SB_DFFE): \processor.PC.outAddr [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8996 (SB_DFFE): \processor.PC.outAddr [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8997 (SB_DFFE): \processor.PC.outAddr [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8998 (SB_DFFE): \processor.PC.outAddr [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8999 (SB_DFFE): \processor.PC.outAddr [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4563 (SB_DFF): \processor.if_id_reg.data_out [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4565 (SB_DFF): \processor.if_id_reg.data_out [33] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4566 (SB_DFF): \processor.if_id_reg.data_out [34] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4567 (SB_DFF): \processor.if_id_reg.data_out [35] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4568 (SB_DFF): \processor.if_id_reg.data_out [36] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4569 (SB_DFF): \processor.if_id_reg.data_out [37] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4570 (SB_DFF): \processor.if_id_reg.data_out [38] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4572 (SB_DFF): \processor.if_id_reg.data_out [40] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4573 (SB_DFF): \processor.if_id_reg.data_out [41] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4574 (SB_DFF): \processor.if_id_reg.data_out [42] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4575 (SB_DFF): \processor.if_id_reg.data_out [43] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4576 (SB_DFF): \processor.if_id_reg.data_out [44] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4577 (SB_DFF): \processor.if_id_reg.data_out [45] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4578 (SB_DFF): \processor.if_id_reg.data_out [46] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4579 (SB_DFF): \processor.if_id_reg.data_out [47] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4580 (SB_DFF): \processor.if_id_reg.data_out [48] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4581 (SB_DFF): \processor.if_id_reg.data_out [49] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4582 (SB_DFF): \processor.if_id_reg.data_out [50] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4583 (SB_DFF): \processor.if_id_reg.data_out [51] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4584 (SB_DFF): \processor.if_id_reg.data_out [52] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4585 (SB_DFF): \processor.if_id_reg.data_out [53] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4586 (SB_DFF): \processor.if_id_reg.data_out [54] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4587 (SB_DFF): \processor.if_id_reg.data_out [55] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4588 (SB_DFF): \processor.if_id_reg.data_out [56] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4589 (SB_DFF): \processor.if_id_reg.data_out [57] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4590 (SB_DFF): \processor.if_id_reg.data_out [58] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4591 (SB_DFF): \processor.if_id_reg.data_out [59] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4592 (SB_DFF): \processor.if_id_reg.data_out [60] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4593 (SB_DFF): \processor.if_id_reg.data_out [61] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4532 (SB_DFF): \processor.if_id_reg.data_out [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4594 (SB_DFF): \processor.if_id_reg.data_out [62] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8729 (SB_DFF): \processor.ex_mem_reg.data_out [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5142 (SB_DFFN): \processor.branch_predictor_FSM.branch_mem_sig_reg = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5141 (SB_DFFE): \processor.branch_predictor_FSM.s [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8829 (SB_DFF): \processor.ex_mem_reg.data_out [104] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8830 (SB_DFF): \processor.ex_mem_reg.data_out [105] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8831 (SB_DFF): \processor.ex_mem_reg.data_out [106] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8832 (SB_DFF): \processor.ex_mem_reg.data_out [107] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8833 (SB_DFF): \processor.ex_mem_reg.data_out [108] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8727 (SB_DFF): \processor.ex_mem_reg.data_out [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5416 (SB_DFF): \processor.id_ex_reg.data_out [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5418 (SB_DFF): \processor.id_ex_reg.data_out [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5419 (SB_DFF): \processor.id_ex_reg.data_out [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5420 (SB_DFF): \processor.id_ex_reg.data_out [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5421 (SB_DFF): \processor.id_ex_reg.data_out [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5422 (SB_DFF): \processor.id_ex_reg.data_out [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5423 (SB_DFF): \processor.id_ex_reg.data_out [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5424 (SB_DFF): \processor.id_ex_reg.data_out [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5425 (SB_DFF): \processor.id_ex_reg.data_out [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5426 (SB_DFF): \processor.id_ex_reg.data_out [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5427 (SB_DFF): \processor.id_ex_reg.data_out [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5428 (SB_DFF): \processor.id_ex_reg.data_out [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5429 (SB_DFF): \processor.id_ex_reg.data_out [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5430 (SB_DFF): \processor.id_ex_reg.data_out [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5431 (SB_DFF): \processor.id_ex_reg.data_out [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5432 (SB_DFF): \processor.id_ex_reg.data_out [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5433 (SB_DFF): \processor.id_ex_reg.data_out [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5434 (SB_DFF): \processor.id_ex_reg.data_out [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5435 (SB_DFF): \processor.id_ex_reg.data_out [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5436 (SB_DFF): \processor.id_ex_reg.data_out [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5437 (SB_DFF): \processor.id_ex_reg.data_out [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5438 (SB_DFF): \processor.id_ex_reg.data_out [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5439 (SB_DFF): \processor.id_ex_reg.data_out [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5440 (SB_DFF): \processor.id_ex_reg.data_out [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5441 (SB_DFF): \processor.id_ex_reg.data_out [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5442 (SB_DFF): \processor.id_ex_reg.data_out [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5443 (SB_DFF): \processor.id_ex_reg.data_out [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5444 (SB_DFF): \processor.id_ex_reg.data_out [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5445 (SB_DFF): \processor.id_ex_reg.data_out [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5446 (SB_DFF): \processor.id_ex_reg.data_out [32] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5447 (SB_DFF): \processor.id_ex_reg.data_out [33] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5448 (SB_DFF): \processor.id_ex_reg.data_out [34] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5449 (SB_DFF): \processor.id_ex_reg.data_out [35] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5450 (SB_DFF): \processor.id_ex_reg.data_out [36] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5451 (SB_DFF): \processor.id_ex_reg.data_out [37] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5452 (SB_DFF): \processor.id_ex_reg.data_out [38] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5453 (SB_DFF): \processor.id_ex_reg.data_out [39] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5454 (SB_DFF): \processor.id_ex_reg.data_out [40] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5455 (SB_DFF): \processor.id_ex_reg.data_out [41] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5456 (SB_DFF): \processor.id_ex_reg.data_out [42] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5457 (SB_DFF): \processor.id_ex_reg.data_out [43] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5458 (SB_DFF): \processor.id_ex_reg.data_out [44] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5459 (SB_DFF): \processor.id_ex_reg.data_out [45] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5460 (SB_DFF): \processor.id_ex_reg.data_out [46] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5461 (SB_DFF): \processor.id_ex_reg.data_out [47] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5462 (SB_DFF): \processor.id_ex_reg.data_out [48] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5463 (SB_DFF): \processor.id_ex_reg.data_out [49] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5464 (SB_DFF): \processor.id_ex_reg.data_out [50] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5465 (SB_DFF): \processor.id_ex_reg.data_out [51] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5466 (SB_DFF): \processor.id_ex_reg.data_out [52] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5467 (SB_DFF): \processor.id_ex_reg.data_out [53] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5468 (SB_DFF): \processor.id_ex_reg.data_out [54] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5469 (SB_DFF): \processor.id_ex_reg.data_out [55] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5470 (SB_DFF): \processor.id_ex_reg.data_out [56] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5471 (SB_DFF): \processor.id_ex_reg.data_out [57] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5472 (SB_DFF): \processor.id_ex_reg.data_out [58] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5473 (SB_DFF): \processor.id_ex_reg.data_out [59] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5474 (SB_DFF): \processor.id_ex_reg.data_out [60] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5475 (SB_DFF): \processor.id_ex_reg.data_out [61] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5476 (SB_DFF): \processor.id_ex_reg.data_out [62] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5477 (SB_DFF): \processor.id_ex_reg.data_out [63] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5478 (SB_DFF): \processor.id_ex_reg.data_out [64] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5479 (SB_DFF): \processor.id_ex_reg.data_out [65] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5480 (SB_DFF): \processor.id_ex_reg.data_out [66] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5481 (SB_DFF): \processor.id_ex_reg.data_out [67] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5482 (SB_DFF): \processor.id_ex_reg.data_out [68] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5483 (SB_DFF): \processor.id_ex_reg.data_out [69] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5484 (SB_DFF): \processor.id_ex_reg.data_out [70] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5485 (SB_DFF): \processor.id_ex_reg.data_out [71] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5486 (SB_DFF): \processor.id_ex_reg.data_out [72] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5487 (SB_DFF): \processor.id_ex_reg.data_out [73] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5488 (SB_DFF): \processor.id_ex_reg.data_out [74] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5489 (SB_DFF): \processor.id_ex_reg.data_out [75] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5490 (SB_DFF): \processor.id_ex_reg.data_out [76] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5491 (SB_DFF): \processor.id_ex_reg.data_out [77] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5492 (SB_DFF): \processor.id_ex_reg.data_out [78] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5493 (SB_DFF): \processor.id_ex_reg.data_out [79] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5494 (SB_DFF): \processor.id_ex_reg.data_out [80] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5495 (SB_DFF): \processor.id_ex_reg.data_out [81] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5496 (SB_DFF): \processor.id_ex_reg.data_out [82] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5497 (SB_DFF): \processor.id_ex_reg.data_out [83] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5498 (SB_DFF): \processor.id_ex_reg.data_out [84] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5499 (SB_DFF): \processor.id_ex_reg.data_out [85] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5500 (SB_DFF): \processor.id_ex_reg.data_out [86] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5501 (SB_DFF): \processor.id_ex_reg.data_out [87] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5502 (SB_DFF): \processor.id_ex_reg.data_out [88] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5503 (SB_DFF): \processor.id_ex_reg.data_out [89] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5504 (SB_DFF): \processor.id_ex_reg.data_out [90] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5505 (SB_DFF): \processor.id_ex_reg.data_out [91] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5506 (SB_DFF): \processor.id_ex_reg.data_out [92] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5507 (SB_DFF): \processor.id_ex_reg.data_out [93] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5508 (SB_DFF): \processor.id_ex_reg.data_out [94] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5509 (SB_DFF): \processor.id_ex_reg.data_out [95] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5510 (SB_DFF): \processor.id_ex_reg.data_out [96] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5511 (SB_DFF): \processor.id_ex_reg.data_out [97] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5512 (SB_DFF): \processor.id_ex_reg.data_out [98] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5513 (SB_DFF): \processor.id_ex_reg.data_out [99] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5514 (SB_DFF): \processor.id_ex_reg.data_out [100] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5515 (SB_DFF): \processor.id_ex_reg.data_out [101] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5516 (SB_DFF): \processor.id_ex_reg.data_out [102] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5517 (SB_DFF): \processor.id_ex_reg.data_out [103] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5518 (SB_DFF): \processor.id_ex_reg.data_out [104] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5519 (SB_DFF): \processor.id_ex_reg.data_out [105] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5520 (SB_DFF): \processor.id_ex_reg.data_out [106] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5521 (SB_DFF): \processor.id_ex_reg.data_out [107] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5522 (SB_DFF): \processor.id_ex_reg.data_out [108] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5523 (SB_DFF): \processor.id_ex_reg.data_out [109] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5524 (SB_DFF): \processor.id_ex_reg.data_out [110] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5525 (SB_DFF): \processor.id_ex_reg.data_out [111] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5526 (SB_DFF): \processor.id_ex_reg.data_out [112] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5527 (SB_DFF): \processor.id_ex_reg.data_out [113] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5528 (SB_DFF): \processor.id_ex_reg.data_out [114] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5529 (SB_DFF): \processor.id_ex_reg.data_out [115] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5530 (SB_DFF): \processor.id_ex_reg.data_out [116] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5531 (SB_DFF): \processor.id_ex_reg.data_out [117] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5532 (SB_DFF): \processor.id_ex_reg.data_out [118] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5533 (SB_DFF): \processor.id_ex_reg.data_out [119] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5534 (SB_DFF): \processor.id_ex_reg.data_out [120] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5535 (SB_DFF): \processor.id_ex_reg.data_out [121] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5536 (SB_DFF): \processor.id_ex_reg.data_out [122] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5537 (SB_DFF): \processor.id_ex_reg.data_out [123] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5538 (SB_DFF): \processor.id_ex_reg.data_out [124] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5539 (SB_DFF): \processor.id_ex_reg.data_out [125] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5540 (SB_DFF): \processor.id_ex_reg.data_out [126] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5541 (SB_DFF): \processor.id_ex_reg.data_out [127] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5542 (SB_DFF): \processor.id_ex_reg.data_out [128] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5543 (SB_DFF): \processor.id_ex_reg.data_out [129] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5544 (SB_DFF): \processor.id_ex_reg.data_out [130] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5545 (SB_DFF): \processor.id_ex_reg.data_out [131] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5546 (SB_DFF): \processor.id_ex_reg.data_out [132] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5547 (SB_DFF): \processor.id_ex_reg.data_out [133] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5548 (SB_DFF): \processor.id_ex_reg.data_out [134] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5549 (SB_DFF): \processor.id_ex_reg.data_out [135] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5550 (SB_DFF): \processor.id_ex_reg.data_out [136] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5551 (SB_DFF): \processor.id_ex_reg.data_out [137] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5552 (SB_DFF): \processor.id_ex_reg.data_out [138] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5553 (SB_DFF): \processor.id_ex_reg.data_out [139] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5554 (SB_DFF): \processor.id_ex_reg.data_out [140] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5555 (SB_DFF): \processor.id_ex_reg.data_out [141] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5556 (SB_DFF): \processor.id_ex_reg.data_out [142] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5557 (SB_DFF): \processor.id_ex_reg.data_out [143] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5558 (SB_DFF): \processor.id_ex_reg.data_out [144] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5559 (SB_DFF): \processor.id_ex_reg.data_out [145] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5560 (SB_DFF): \processor.id_ex_reg.data_out [146] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5562 (SB_DFF): \processor.id_ex_reg.data_out [148] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5563 (SB_DFF): \processor.id_ex_reg.data_out [149] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4571 (SB_DFF): \processor.if_id_reg.data_out [39] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5564 (SB_DFF): \processor.id_ex_reg.data_out [150] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5570 (SB_DFF): \processor.id_ex_reg.data_out [156] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5571 (SB_DFF): \processor.id_ex_reg.data_out [157] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5572 (SB_DFF): \processor.id_ex_reg.data_out [158] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5573 (SB_DFF): \processor.id_ex_reg.data_out [159] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5574 (SB_DFF): \processor.id_ex_reg.data_out [160] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5575 (SB_DFF): \processor.id_ex_reg.data_out [161] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5576 (SB_DFF): \processor.id_ex_reg.data_out [162] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5577 (SB_DFF): \processor.id_ex_reg.data_out [163] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5578 (SB_DFF): \processor.id_ex_reg.data_out [164] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8726 (SB_DFF): \processor.ex_mem_reg.data_out [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5581 (SB_DFF): \processor.mem_wb_reg.data_out [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5582 (SB_DFF): \processor.mem_wb_reg.data_out [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5584 (SB_DFF): \processor.mem_wb_reg.data_out [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5585 (SB_DFF): \processor.mem_wb_reg.data_out [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5586 (SB_DFF): \processor.mem_wb_reg.data_out [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5587 (SB_DFF): \processor.mem_wb_reg.data_out [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5588 (SB_DFF): \processor.mem_wb_reg.data_out [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5589 (SB_DFF): \processor.mem_wb_reg.data_out [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5590 (SB_DFF): \processor.mem_wb_reg.data_out [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5591 (SB_DFF): \processor.mem_wb_reg.data_out [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5592 (SB_DFF): \processor.mem_wb_reg.data_out [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5593 (SB_DFF): \processor.mem_wb_reg.data_out [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5594 (SB_DFF): \processor.mem_wb_reg.data_out [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5595 (SB_DFF): \processor.mem_wb_reg.data_out [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5596 (SB_DFF): \processor.mem_wb_reg.data_out [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5597 (SB_DFF): \processor.mem_wb_reg.data_out [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5598 (SB_DFF): \processor.mem_wb_reg.data_out [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5599 (SB_DFF): \processor.mem_wb_reg.data_out [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5600 (SB_DFF): \processor.mem_wb_reg.data_out [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5601 (SB_DFF): \processor.mem_wb_reg.data_out [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5602 (SB_DFF): \processor.mem_wb_reg.data_out [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5603 (SB_DFF): \processor.mem_wb_reg.data_out [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5604 (SB_DFF): \processor.mem_wb_reg.data_out [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5605 (SB_DFF): \processor.mem_wb_reg.data_out [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5606 (SB_DFF): \processor.mem_wb_reg.data_out [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5607 (SB_DFF): \processor.mem_wb_reg.data_out [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5608 (SB_DFF): \processor.mem_wb_reg.data_out [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5609 (SB_DFF): \processor.mem_wb_reg.data_out [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5610 (SB_DFF): \processor.mem_wb_reg.data_out [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5611 (SB_DFF): \processor.mem_wb_reg.data_out [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5612 (SB_DFF): \processor.mem_wb_reg.data_out [32] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5613 (SB_DFF): \processor.mem_wb_reg.data_out [33] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5614 (SB_DFF): \processor.mem_wb_reg.data_out [34] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5615 (SB_DFF): \processor.mem_wb_reg.data_out [35] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5616 (SB_DFF): \processor.mem_wb_reg.data_out [36] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5617 (SB_DFF): \processor.mem_wb_reg.data_out [37] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5618 (SB_DFF): \processor.mem_wb_reg.data_out [38] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5619 (SB_DFF): \processor.mem_wb_reg.data_out [39] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5620 (SB_DFF): \processor.mem_wb_reg.data_out [40] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5621 (SB_DFF): \processor.mem_wb_reg.data_out [41] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5622 (SB_DFF): \processor.mem_wb_reg.data_out [42] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5623 (SB_DFF): \processor.mem_wb_reg.data_out [43] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5624 (SB_DFF): \processor.mem_wb_reg.data_out [44] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5625 (SB_DFF): \processor.mem_wb_reg.data_out [45] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5626 (SB_DFF): \processor.mem_wb_reg.data_out [46] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5627 (SB_DFF): \processor.mem_wb_reg.data_out [47] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5628 (SB_DFF): \processor.mem_wb_reg.data_out [48] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5629 (SB_DFF): \processor.mem_wb_reg.data_out [49] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5630 (SB_DFF): \processor.mem_wb_reg.data_out [50] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5631 (SB_DFF): \processor.mem_wb_reg.data_out [51] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5632 (SB_DFF): \processor.mem_wb_reg.data_out [52] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5633 (SB_DFF): \processor.mem_wb_reg.data_out [53] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5634 (SB_DFF): \processor.mem_wb_reg.data_out [54] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5635 (SB_DFF): \processor.mem_wb_reg.data_out [55] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5636 (SB_DFF): \processor.mem_wb_reg.data_out [56] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5637 (SB_DFF): \processor.mem_wb_reg.data_out [57] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5638 (SB_DFF): \processor.mem_wb_reg.data_out [58] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5639 (SB_DFF): \processor.mem_wb_reg.data_out [59] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5640 (SB_DFF): \processor.mem_wb_reg.data_out [60] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5641 (SB_DFF): \processor.mem_wb_reg.data_out [61] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5642 (SB_DFF): \processor.mem_wb_reg.data_out [62] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5643 (SB_DFF): \processor.mem_wb_reg.data_out [63] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5644 (SB_DFF): \processor.mem_wb_reg.data_out [64] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5645 (SB_DFF): \processor.mem_wb_reg.data_out [65] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5646 (SB_DFF): \processor.mem_wb_reg.data_out [66] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5647 (SB_DFF): \processor.mem_wb_reg.data_out [67] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5648 (SB_DFF): \processor.mem_wb_reg.data_out [68] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5649 (SB_DFF): \processor.mem_wb_reg.data_out [69] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5650 (SB_DFF): \processor.mem_wb_reg.data_out [70] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5651 (SB_DFF): \processor.mem_wb_reg.data_out [71] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5414 (SB_DFF): \processor.id_ex_reg.data_out [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5579 (SB_DFF): \processor.id_ex_reg.data_out [165] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5140 (SB_DFFE): \processor.branch_predictor_FSM.s [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5652 (SB_DFF): \processor.mem_wb_reg.data_out [72] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8730 (SB_DFF): \processor.ex_mem_reg.data_out [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8731 (SB_DFF): \processor.ex_mem_reg.data_out [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8732 (SB_DFF): \processor.ex_mem_reg.data_out [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8733 (SB_DFF): \processor.ex_mem_reg.data_out [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8734 (SB_DFF): \processor.ex_mem_reg.data_out [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8735 (SB_DFF): \processor.ex_mem_reg.data_out [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8736 (SB_DFF): \processor.ex_mem_reg.data_out [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8737 (SB_DFF): \processor.ex_mem_reg.data_out [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8738 (SB_DFF): \processor.ex_mem_reg.data_out [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8739 (SB_DFF): \processor.ex_mem_reg.data_out [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8740 (SB_DFF): \processor.ex_mem_reg.data_out [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8741 (SB_DFF): \processor.ex_mem_reg.data_out [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8742 (SB_DFF): \processor.ex_mem_reg.data_out [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8743 (SB_DFF): \processor.ex_mem_reg.data_out [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8744 (SB_DFF): \processor.ex_mem_reg.data_out [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8745 (SB_DFF): \processor.ex_mem_reg.data_out [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8746 (SB_DFF): \processor.ex_mem_reg.data_out [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8747 (SB_DFF): \processor.ex_mem_reg.data_out [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8748 (SB_DFF): \processor.ex_mem_reg.data_out [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8749 (SB_DFF): \processor.ex_mem_reg.data_out [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8750 (SB_DFF): \processor.ex_mem_reg.data_out [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8751 (SB_DFF): \processor.ex_mem_reg.data_out [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8752 (SB_DFF): \processor.ex_mem_reg.data_out [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8753 (SB_DFF): \processor.ex_mem_reg.data_out [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8754 (SB_DFF): \processor.ex_mem_reg.data_out [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8755 (SB_DFF): \processor.ex_mem_reg.data_out [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8756 (SB_DFF): \processor.ex_mem_reg.data_out [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8757 (SB_DFF): \processor.ex_mem_reg.data_out [32] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8758 (SB_DFF): \processor.ex_mem_reg.data_out [33] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8759 (SB_DFF): \processor.ex_mem_reg.data_out [34] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8760 (SB_DFF): \processor.ex_mem_reg.data_out [35] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8761 (SB_DFF): \processor.ex_mem_reg.data_out [36] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8762 (SB_DFF): \processor.ex_mem_reg.data_out [37] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8763 (SB_DFF): \processor.ex_mem_reg.data_out [38] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8764 (SB_DFF): \processor.ex_mem_reg.data_out [39] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8765 (SB_DFF): \processor.ex_mem_reg.data_out [40] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8766 (SB_DFF): \processor.ex_mem_reg.data_out [41] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8767 (SB_DFF): \processor.ex_mem_reg.data_out [42] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8768 (SB_DFF): \processor.ex_mem_reg.data_out [43] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8769 (SB_DFF): \processor.ex_mem_reg.data_out [44] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8770 (SB_DFF): \processor.ex_mem_reg.data_out [45] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8771 (SB_DFF): \processor.ex_mem_reg.data_out [46] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8772 (SB_DFF): \processor.ex_mem_reg.data_out [47] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8773 (SB_DFF): \processor.ex_mem_reg.data_out [48] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8774 (SB_DFF): \processor.ex_mem_reg.data_out [49] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8775 (SB_DFF): \processor.ex_mem_reg.data_out [50] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8776 (SB_DFF): \processor.ex_mem_reg.data_out [51] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8777 (SB_DFF): \processor.ex_mem_reg.data_out [52] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8778 (SB_DFF): \processor.ex_mem_reg.data_out [53] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8779 (SB_DFF): \processor.ex_mem_reg.data_out [54] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8780 (SB_DFF): \processor.ex_mem_reg.data_out [55] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8781 (SB_DFF): \processor.ex_mem_reg.data_out [56] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8782 (SB_DFF): \processor.ex_mem_reg.data_out [57] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8783 (SB_DFF): \processor.ex_mem_reg.data_out [58] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8784 (SB_DFF): \processor.ex_mem_reg.data_out [59] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8785 (SB_DFF): \processor.ex_mem_reg.data_out [60] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8786 (SB_DFF): \processor.ex_mem_reg.data_out [61] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8787 (SB_DFF): \processor.ex_mem_reg.data_out [62] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8788 (SB_DFF): \processor.ex_mem_reg.data_out [63] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8789 (SB_DFF): \processor.ex_mem_reg.data_out [64] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8790 (SB_DFF): \processor.ex_mem_reg.data_out [65] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8791 (SB_DFF): \processor.ex_mem_reg.data_out [66] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8792 (SB_DFF): \processor.ex_mem_reg.data_out [67] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8793 (SB_DFF): \processor.ex_mem_reg.data_out [68] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8794 (SB_DFF): \processor.ex_mem_reg.data_out [69] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8795 (SB_DFF): \processor.ex_mem_reg.data_out [70] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5565 (SB_DFF): \processor.id_ex_reg.data_out [151] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5566 (SB_DFF): \processor.id_ex_reg.data_out [152] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5567 (SB_DFF): \processor.id_ex_reg.data_out [153] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5568 (SB_DFF): \processor.id_ex_reg.data_out [154] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5569 (SB_DFF): \processor.id_ex_reg.data_out [155] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4533 (SB_DFF): \processor.if_id_reg.data_out [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4534 (SB_DFF): \processor.if_id_reg.data_out [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4535 (SB_DFF): \processor.if_id_reg.data_out [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4536 (SB_DFF): \processor.if_id_reg.data_out [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4537 (SB_DFF): \processor.if_id_reg.data_out [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4538 (SB_DFF): \processor.if_id_reg.data_out [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4539 (SB_DFF): \processor.if_id_reg.data_out [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4540 (SB_DFF): \processor.if_id_reg.data_out [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4541 (SB_DFF): \processor.if_id_reg.data_out [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4542 (SB_DFF): \processor.if_id_reg.data_out [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4543 (SB_DFF): \processor.if_id_reg.data_out [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4544 (SB_DFF): \processor.if_id_reg.data_out [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4545 (SB_DFF): \processor.if_id_reg.data_out [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4546 (SB_DFF): \processor.if_id_reg.data_out [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4547 (SB_DFF): \processor.if_id_reg.data_out [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4548 (SB_DFF): \processor.if_id_reg.data_out [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4549 (SB_DFF): \processor.if_id_reg.data_out [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4550 (SB_DFF): \processor.if_id_reg.data_out [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4551 (SB_DFF): \processor.if_id_reg.data_out [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4552 (SB_DFF): \processor.if_id_reg.data_out [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4553 (SB_DFF): \processor.if_id_reg.data_out [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4554 (SB_DFF): \processor.if_id_reg.data_out [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4555 (SB_DFF): \processor.if_id_reg.data_out [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4556 (SB_DFF): \processor.if_id_reg.data_out [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4557 (SB_DFF): \processor.if_id_reg.data_out [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4558 (SB_DFF): \processor.if_id_reg.data_out [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4559 (SB_DFF): \processor.if_id_reg.data_out [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4560 (SB_DFF): \processor.if_id_reg.data_out [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4561 (SB_DFF): \processor.if_id_reg.data_out [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4562 (SB_DFF): \processor.if_id_reg.data_out [30] = 0

25.39. Executing ICE40_FFSSR pass (merge synchronous set/reset into FF cells).
Merging set/reset $_MUX_ cells into SB_FFs in top.
  Merging $auto$simplemap.cc:277:simplemap_mux$8684 (A=\processor.id_ex_reg.data_out [0], B=1'0, S=\processor.branch_decide.Branch_Jump_Trigger) into $auto$simplemap.cc:420:simplemap_dff$8725 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8689 (A=\processor.id_ex_reg.data_out [5], B=1'0, S=\processor.branch_decide.Branch_Jump_Trigger) into $auto$simplemap.cc:420:simplemap_dff$3518 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8688 (A=\processor.id_ex_reg.data_out [4], B=1'0, S=\processor.branch_decide.Branch_Jump_Trigger) into $auto$simplemap.cc:420:simplemap_dff$3519 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4456 (A=\inst_mem.out [2], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$4566 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4457 (A=\inst_mem.out [3], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$4567 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4458 (A=\inst_mem.out [4], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$4568 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4459 (A=\inst_mem.out [5], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$4569 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4474 (A=\inst_mem.out [20], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$5296 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4460 (A=\inst_mem.out [6], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$4570 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4462 (A=\inst_mem.out [8], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$4572 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4463 (A=\inst_mem.out [9], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$4573 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4464 (A=\inst_mem.out [10], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$4574 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4465 (A=\inst_mem.out [11], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$4575 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4466 (A=\inst_mem.out [12], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$4576 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4467 (A=\inst_mem.out [13], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$4577 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4468 (A=\inst_mem.out [14], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$4578 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4469 (A=\inst_mem.out [15], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$4579 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4470 (A=\inst_mem.out [16], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$4580 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4471 (A=\inst_mem.out [17], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$4581 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4472 (A=\inst_mem.out [18], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$4582 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4473 (A=\inst_mem.out [19], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$4583 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4474 (A=\inst_mem.out [20], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$4584 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4475 (A=\inst_mem.out [21], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$4585 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4476 (A=\inst_mem.out [22], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$4586 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4477 (A=\inst_mem.out [23], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$4587 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4478 (A=\inst_mem.out [24], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$4588 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4479 (A=\inst_mem.out [25], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$4589 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4480 (A=\inst_mem.out [26], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$4590 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4481 (A=\inst_mem.out [27], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$4591 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4482 (A=\inst_mem.out [28], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$4592 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4483 (A=\inst_mem.out [29], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$4593 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4484 (A=\inst_mem.out [30], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$4594 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8690 (A=\processor.id_ex_reg.data_out [6], B=1'0, S=\processor.branch_decide.Branch_Jump_Trigger) into $auto$simplemap.cc:420:simplemap_dff$8729 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4470 (A=\inst_mem.out [16], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$5292 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4471 (A=\inst_mem.out [17], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$5293 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4472 (A=\inst_mem.out [18], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$5294 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4469 (A=\inst_mem.out [15], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$5291 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4473 (A=\inst_mem.out [19], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$5295 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4475 (A=\inst_mem.out [21], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$5297 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4476 (A=\inst_mem.out [22], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$5298 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4477 (A=\inst_mem.out [23], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$5299 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8686 (A=\processor.id_ex_reg.data_out [2], B=1'0, S=\processor.branch_decide.Branch_Jump_Trigger) into $auto$simplemap.cc:420:simplemap_dff$8727 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4956 (A=\processor.control_unit.RegWrite, B=1'0, S=\processor.cont_mux.select) into $auto$simplemap.cc:420:simplemap_dff$5416 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4957 (A=\processor.control_unit.MemWrite, B=1'0, S=\processor.cont_mux.select) into $auto$simplemap.cc:420:simplemap_dff$5418 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4958 (A=\processor.control_unit.MemRead, B=1'0, S=\processor.cont_mux.select) into $auto$simplemap.cc:420:simplemap_dff$5419 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4959 (A=\processor.control_unit.Branch, B=1'0, S=\processor.cont_mux.select) into $auto$simplemap.cc:420:simplemap_dff$5420 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4960 (A=\processor.control_unit.Auipc, B=1'0, S=\processor.cont_mux.select) into $auto$simplemap.cc:420:simplemap_dff$5422 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4961 (A=\processor.control_unit.Lui, B=1'0, S=\processor.cont_mux.select) into $auto$simplemap.cc:420:simplemap_dff$5423 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4962 (A=\processor.control_unit.ALUSrc, B=1'0, S=\processor.cont_mux.select) into $auto$simplemap.cc:420:simplemap_dff$5424 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4963 (A=\processor.control_unit.Jalr, B=1'0, S=\processor.cont_mux.select) into $auto$simplemap.cc:420:simplemap_dff$5425 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9646 (A=1'1, B=$techmap$techmap\processor.alu_control.$procmux$515.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:476$4771_Y, S=$techmap$techmap\processor.alu_control.$procmux$515.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:480$4762_Y) into $auto$simplemap.cc:420:simplemap_dff$5554 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9647 (A=1'1, B=$techmap$techmap\processor.alu_control.$procmux$515.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:476$4772_Y, S=$techmap$techmap\processor.alu_control.$procmux$515.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:480$4762_Y) into $auto$simplemap.cc:420:simplemap_dff$5555 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9648 (A=1'1, B=$techmap$techmap\processor.alu_control.$procmux$515.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:476$4773_Y, S=$techmap$techmap\processor.alu_control.$procmux$515.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:480$4762_Y) into $auto$simplemap.cc:420:simplemap_dff$5556 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9649 (A=1'1, B=$techmap$techmap\processor.alu_control.$procmux$515.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:476$4774_Y, S=$techmap$techmap\processor.alu_control.$procmux$515.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:480$4762_Y) into $auto$simplemap.cc:420:simplemap_dff$5557 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9650 (A=1'0, B=$auto$simplemap.cc:127:simplemap_reduce$9552 [2], S=$techmap$techmap\processor.alu_control.$procmux$515.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:480$4762_Y) into $auto$simplemap.cc:420:simplemap_dff$5558 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9651 (A=1'0, B=$auto$simplemap.cc:127:simplemap_reduce$9543 [2], S=$techmap$techmap\processor.alu_control.$procmux$515.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:480$4762_Y) into $auto$simplemap.cc:420:simplemap_dff$5559 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9652 (A=1'0, B=$auto$simplemap.cc:127:simplemap_reduce$9534 [2], S=$techmap$techmap\processor.alu_control.$procmux$515.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:480$4762_Y) into $auto$simplemap.cc:420:simplemap_dff$5560 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4461 (A=\inst_mem.out [7], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$4571 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4478 (A=\inst_mem.out [24], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$5300 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8689 (A=\processor.id_ex_reg.data_out [5], B=1'0, S=\processor.branch_decide.Branch_Jump_Trigger) into $auto$simplemap.cc:420:simplemap_dff$8726 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4954 (A=\processor.control_unit.Jump, B=1'0, S=\processor.cont_mux.select) into $auto$simplemap.cc:420:simplemap_dff$5414 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8691 (A=\processor.id_ex_reg.data_out [7], B=1'0, S=\processor.branch_decide.Branch_Jump_Trigger) into $auto$simplemap.cc:420:simplemap_dff$8730 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8692 (A=\processor.id_ex_reg.data_out [8], B=1'0, S=\processor.branch_decide.Branch_Jump_Trigger) into $auto$simplemap.cc:420:simplemap_dff$8731 (SB_DFF).

25.40. Executing ICE40_OPT pass (performing simple optimizations).

25.40.1. Running ICE40 specific optimizations.

25.40.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~87 debug messages>

25.40.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~633 debug messages>
Removed a total of 211 cells.

25.40.4. Executing OPT_RMDFF pass (remove dff with constant values).

25.40.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 39 unused cells and 2383 unused wires.
<suppressed ~40 debug messages>

25.40.6. Rerunning OPT passes. (Removed registers in this run.)

25.40.7. Running ICE40 specific optimizations.

25.40.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~40 debug messages>

25.40.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

25.40.10. Executing OPT_RMDFF pass (remove dff with constant values).

25.40.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

25.40.12. Rerunning OPT passes. (Removed registers in this run.)

25.40.13. Running ICE40 specific optimizations.

25.40.14. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

25.40.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

25.40.16. Executing OPT_RMDFF pass (remove dff with constant values).

25.40.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

25.40.18. Finished OPT passes. (There is nothing left to do.)

25.41. Executing TECHMAP pass (map to technology primitives).

25.41.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/latches_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

25.41.2. Continuing TECHMAP pass.
No more expansions possible.

25.42. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/abc9_model.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/abc9_model.v' to AST representation.
Generating RTLIL representation for module `$__ABC9_FF_'.
Generating RTLIL representation for module `$__ABC9_DELAY'.
Successfully finished Verilog frontend.

25.43. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/abc9_model.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/abc9_model.v' to AST representation.
Generating RTLIL representation for module `$__ICE40_CARRY_WRAPPER'.
Successfully finished Verilog frontend.

25.44. Executing ABC9 pass.

25.44.1. Executing ABC9_OPS pass (helper functions for ABC9).

25.44.2. Executing SCC pass (detecting logic loops).
Found 0 SCCs in module top.
Found 0 SCCs.

25.44.3. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~1107 debug messages>

25.44.4. Executing ABC9_OPS pass (helper functions for ABC9).

25.44.5. Executing ABC9_OPS pass (helper functions for ABC9).

25.44.6. Executing FLATTEN pass (flatten design).
Using template $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1 for cells of type $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1.
Using template $paramod\SB_LUT4\LUT_INIT=16'0110100110010110 for cells of type SB_LUT4.
Using template SB_CARRY for cells of type SB_CARRY.
<suppressed ~7 debug messages>
No more expansions possible.

25.44.7. Executing TECHMAP pass (map to technology primitives).

25.44.7.1. Executing Verilog-2005 frontend: <techmap.v>
Parsing Verilog input from `<techmap.v>' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

25.44.7.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $logic_or.
No more expansions possible.
<suppressed ~8 debug messages>

25.44.8. Executing OPT pass (performing simple optimizations).

25.44.8.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top$holes.
<suppressed ~4 debug messages>

25.44.8.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top$holes'.
<suppressed ~29 debug messages>
Removed a total of 12 cells.

25.44.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top$holes..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

25.44.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top$holes.
Performed a total of 0 changes.

25.44.8.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top$holes'.
Removed a total of 0 cells.

25.44.8.6. Executing OPT_RMDFF pass (remove dff with constant values).

25.44.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top$holes..
Removed 0 unused cells and 24 unused wires.
<suppressed ~1 debug messages>

25.44.8.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top$holes.

25.44.8.9. Rerunning OPT passes. (Maybe there is more to do..)

25.44.8.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top$holes..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

25.44.8.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top$holes.
Performed a total of 0 changes.

25.44.8.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top$holes'.
Removed a total of 0 cells.

25.44.8.13. Executing OPT_RMDFF pass (remove dff with constant values).

25.44.8.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top$holes..

25.44.8.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top$holes.

25.44.8.16. Finished OPT passes. (There is nothing left to do.)

25.44.9. Executing AIGMAP pass (map logic to AIG).
Module top: replaced 3216 cells with 20025 new cells, skipped 2241 cells.
  replaced 3 cell types:
     829 $_OR_
      69 $_XOR_
    2318 $_MUX_
  not replaced 13 cell types:
     151 $_NOT_
     336 $_AND_
      57 SB_DFFSR
     153 SB_DFFE
     359 SB_DFF
       8 SB_RAM40_4K
       2 SB_MAC16
       1 SB_HFOSC
       1 SB_DFFN
       2 SB_DFFESR
       4 SB_DFFSS
      64 $__ICE40_CARRY_WRAPPER
    1103 $__ABC9_DELAY
Module top$holes: replaced 7 cells with 43 new cells, skipped 11 cells.
  replaced 2 cell types:
       2 $_OR_
       5 $_MUX_
  not replaced 3 cell types:
       8 $specify2
       1 $_NOT_
       2 $_AND_

25.44.9.1. Executing ABC9_OPS pass (helper functions for ABC9).

25.44.9.2. Executing ABC9_OPS pass (helper functions for ABC9).

25.44.9.3. Executing XAIGER backend.
<suppressed ~717 debug messages>
Extracted 8326 AND gates and 23056 wires from module `top' to a netlist network with 737 inputs and 1216 outputs.

25.44.9.4. Executing ABC9_EXE pass (technology mapping using ABC9).

25.44.9.5. Executing ABC9.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_lut <abc-temp-dir>/input.lut 
ABC: + read_box <abc-temp-dir>/input.box 
ABC: + &read <abc-temp-dir>/input.xaig 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =    737/   1216  and =    6306  lev =   42 (2.98)  mem = 0.14 MB  box = 1167  bb = 1103
ABC: + &scorr 
ABC: Warning: The network is combinational.
ABC: + &sweep 
ABC: + &dc2 
ABC: + &dch -f 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =    737/   1216  and =    8505  lev =   53 (2.41)  mem = 0.17 MB  ch = 1272  box = 1167  bb = 1103
ABC: + &if -W 250 -v 
ABC: K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
ABC: Node =    8505.  Ch =  1127.  Total mem =    1.80 MB. Peak cut mem =    0.23 MB.
ABC: P:  Del = 10548.00.  Ar =    2512.0.  Edge =     8982.  Cut =    51964.  T =     0.01 sec
ABC: P:  Del = 10548.00.  Ar =    2337.0.  Edge =     8611.  Cut =    54212.  T =     0.01 sec
ABC: P:  Del = 10548.00.  Ar =    2115.0.  Edge =     7116.  Cut =    60453.  T =     0.01 sec
ABC: F:  Del = 10548.00.  Ar =    1977.0.  Edge =     6623.  Cut =    60037.  T =     0.01 sec
ABC: A:  Del = 10548.00.  Ar =    1924.0.  Edge =     6203.  Cut =    56291.  T =     0.02 sec
ABC: A:  Del = 10548.00.  Ar =    1913.0.  Edge =     6184.  Cut =    57843.  T =     0.02 sec
ABC: Total time =     0.09 sec
ABC: + &mfs 
ABC: + &ps -l 
ABC: <abc-temp-dir>/input : i/o =    737/   1216  and =    5534  lev =   34 (2.44)  mem = 0.13 MB  box = 1167  bb = 1103
ABC: Mapping (K=4)  :  lut =   1908  edge =    6151  lev =   17 (1.32)  levB =   43  mem = 0.08 MB
ABC: LUT = 1908 : 2=257 13.5 %  3=967 50.7 %  4=684 35.8 %  Ave = 3.22
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + time 
ABC: elapse: 2.33 seconds, total: 2.33 seconds

25.44.9.6. Executing AIGER frontend.
<suppressed ~3919 debug messages>
Removed 8076 unused cells and 13051 unused wires.

25.44.9.7. Executing ABC9_OPS pass (helper functions for ABC9).
ABC RESULTS:              $lut cells:     1909
ABC RESULTS:   $__ICE40_CARRY_WRAPPER cells:       64
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:      716
Removing temp directory.

25.45. Executing ICE40_WRAPCARRY pass (wrap carries).

25.46. Executing TECHMAP pass (map to technology primitives).

25.46.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Successfully finished Verilog frontend.

25.46.2. Continuing TECHMAP pass.
No more expansions possible.
Removed 250 unused cells and 24103 unused wires.

25.47. Executing OPT_LUT pass (optimize LUTs).
Discovering LUTs.
Number of LUTs:     1975
  1-LUT                1
  2-LUT              258
  3-LUT             1031
  4-LUT              685

Eliminating LUTs.
Number of LUTs:     1975
  1-LUT                1
  2-LUT              258
  3-LUT             1031
  4-LUT              685

Combining LUTs.
Number of LUTs:     1974
  1-LUT                1
  2-LUT              257
  3-LUT             1030
  4-LUT              686

Eliminated 0 LUTs.
Combined 1 LUTs.
<suppressed ~10765 debug messages>

25.48. Executing TECHMAP pass (map to technology primitives).

25.48.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

25.48.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=3\LUT=8'00000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100111101000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010001011110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000100100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101100001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000010000100001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001000000001001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10000010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11011000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000001001000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000010000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010110010101010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11100100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011100011110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011111110000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100010010000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110000000010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000010000000010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000101010000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000001000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00010011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101011100010011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000011000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110100110010110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001010111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001001101011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010111010101010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00000010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100111111001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111000000010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011001101011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100101101111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010110101111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001010110111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111101000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00011011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000010010001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100010111001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000011110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000001000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100100001000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000101011011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100110000001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000001100000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011101100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000010011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000000010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000010000001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101111100010011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111000001000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101000111110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011000010110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000100000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001001100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000110000000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000000110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11100010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000010101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01010001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111110100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000001011100110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010101010101000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011010000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011101010111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111001010100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001010100000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111100000010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000100011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101000001010100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10101000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011100101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110110101001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00101010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010100000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01101011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101110100001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010101010001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01010100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000011001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101010101010100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000101010101010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000110010001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010000000110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011010111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100101100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00100011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010001100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000010100010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001101100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101000101010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101001100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100110011001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000010110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101011100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011001100110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100010000110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111100010000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000111100001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000010001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011100100110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010111010011011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010000010110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010101000100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011000100000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111110001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000010101001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101010110110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000101011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001101110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000010000000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101101100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011111101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011111110011101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101000101100101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111101000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011111000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000100000001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100010011001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101000101000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101000011011101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100110001000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111011000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000011011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000010001010101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011000110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111100100111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000101010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000100010001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111100001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101001110001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000000010101010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101010000010101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100110011111101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010101010100010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000011010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101010000010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111000011010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011101010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010001000100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000010000010101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101111101000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100100000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100110000000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000001001010111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000010101000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011110000001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00110010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001101100110110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000001100000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000010010101110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000101000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011100011101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010110011010111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000010111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000100010101010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111111001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011111100110110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00011101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00010101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101000000010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101110111001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000010001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000111010000110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100010011000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000001000001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001010001010100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001111100110110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111111110010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000001100010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100011011110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000100010001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101110100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111010100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110001011101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00111101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000010111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001010100111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010101010000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111110101000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000010111010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101010101000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111111110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010000100100010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010000010101000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110000000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101000011110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000101000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111011100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011100111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000010100000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010101100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000011000101101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111000010010011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000010011001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101000010000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010000010110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101100011010001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010001101011010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001010001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110000100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001001100000010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101011011111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101111111111010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000100010001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011000000100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111111100110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101011100000010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011001100110010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000010001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101010100000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111010101101110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000001000000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101000001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111111001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001001100110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000100000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011000111110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000010101011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110111111101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111100011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101010100111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100000011001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110110010100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000011000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101000001000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010001100001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001001000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101000100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110000011000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111100000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000100011111100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100001100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100101100000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000110010101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101000000001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010100010101010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011111100101010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011000000010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000001100000010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010101000001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110110101001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010001010101010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100010100000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110010011101110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111100001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110000011011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101100111101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100010011001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101010001010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001010100111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10100010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000100010101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111010111011001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101101111110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001010000010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101100000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010100000100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010100011111101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000100011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100010011110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=1\LUT=2'01 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111010011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011001100110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111111110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111110111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111101111110011 for cells of type $lut.
No more expansions possible.
<suppressed ~6563 debug messages>
Removed 0 unused cells and 3949 unused wires.

25.49. Executing AUTONAME pass.
Renamed 18059 objects in module top (46 iterations).
<suppressed ~4619 debug messages>

25.50. Executing HIERARCHY pass (managing design hierarchy).

25.50.1. Analyzing design hierarchy..
Top module:  \top

25.50.2. Analyzing design hierarchy..
Top module:  \top
Removed 0 unused modules.

25.51. Printing statistics.

=== top ===

   Number of wires:               2350
   Number of wire bits:          11693
   Number of public wires:        2350
   Number of public wire bits:   11693
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2623
     SB_CARRY                       62
     SB_DFF                        359
     SB_DFFE                       153
     SB_DFFESR                       2
     SB_DFFN                         1
     SB_DFFSR                       57
     SB_DFFSS                        4
     SB_HFOSC                        1
     SB_LUT4                      1974
     SB_MAC16                        2
     SB_RAM40_4K                     8

25.52. Executing CHECK pass (checking for obvious problems).
checking module top..
Warning: Wire top.processor.immediate_generator.imm has an unprocessed 'init' attribute.
found and reported 1 problems.

26. Printing statistics.

=== top ===

   Number of wires:               2350
   Number of wire bits:          11693
   Number of public wires:        2350
   Number of public wire bits:   11693
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2623
     SB_CARRY                       62
     SB_DFF                        359
     SB_DFFE                       153
     SB_DFFESR                       2
     SB_DFFN                         1
     SB_DFFSR                       57
     SB_DFFSS                        4
     SB_HFOSC                        1
     SB_LUT4                      1974
     SB_MAC16                        2
     SB_RAM40_4K                     8

27. Executing JSON backend.

Warnings: 5 unique messages, 5 total
End of script. Logfile hash: c97b6fa528, CPU: user 5.69s system 0.27s, MEM: 123.76 MB peak
Yosys 0.9+2406 (git sha1 UNKNOWN, clang 10.0.0-4ubuntu1 -fPIC -Os)
Time spent: 17% 30x opt_clean (1 sec), 17% 34x opt_expr (1 sec), ...
