# FPGAStopwatch

A simple stopwatch me and my lab partner Roy Mor designed for EE 316 Digital Logic Design at UT Austin
<br>
To be used on Xylinx FPGA
<br><br>

Lab6.pdf describes the general specifications. <br>
Please view StopwatchDesign.jpg and StopwatchStateMachine.jpg before reading the code. <br>
<br>
Here is a video of the final demonstration: https://www.youtube.com/watch?v=Lr0IzBVhA-s
