Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Jan  7 11:01:00 2026
| Host         : work-dev running 64-bit major release  (build 9200)
| Command      : report_clock_interaction -file ../vivado_project/cyan_hd_clock_interaction.rpt
| Design       : cyan_hd_top
| Device       : 7a35t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Physopt postRoute
---------------------------------------------------------------------------------------------------------------------------------------------

Clock Interaction Report

Clock Interaction Table
-----------------------

                                          WNS                            TNS Failing  TNS Total    WNS Path         Clock-Pair           Inter-Clock  
From Clock           To Clock             Clock Edges  WNS(ns)  TNS(ns)    Endpoints    Endpoints  Requirement(ns)  Classification       Constraints  
-------------------  -------------------  -----------  -------  -------  -----------  -----------  ---------------  -------------------  -----------  
clk_out1_clk_ctrl_1  clk_out1_clk_ctrl_1  rise - rise     7.15     0.00            0           99            10.00  Clean                Timed        


