

@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
2 non-gated/non-generated clock tree(s) driving 1326 clock pin(s) of sequential element(s)
3 gated/generated clock tree(s) driving 324 clock pin(s) of sequential element(s)
0 instances converted, 324 sequential instances remain driven by gated/generated clocks

================================= Non-Gated/Non-Generated Clocks =================================
Clock Tree ID     Driving Element     Drive Element Type             Fanout     Sample Instance   
--------------------------------------------------------------------------------------------------
@K:CKID0004       CLK40M_OSC          port                           15         clk_5m_gl         
@K:CKID0005       clk_5m_gl_keep      clock definition on CLKINT     1311       dtycyc_cnt_tmr2[0]
==================================================================================================
===================================================================================== Gated/Generated Clocks ======================================================================================
Clock Tree ID     Driving Element                    Drive Element Type     Fanout     Sample Instance                     Explanation                                                             
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       glob_buff.Core                     DYNCCC                 231        spi_slave_pm.half_clk_fcnt[5]       No generated or derived clock directive on output of sequential instance
@K:CKID0002       spi_slave_pm.i_spi_rx_strb_maj     MAJ3                   63         channels_desired_on[1]              No clocks found on inputs                                               
@K:CKID0003       spi_slave_pm.spi_sm_maj[2]         MAJ3                   30         spi_slave_pm.P_TX_32BIT_REG[10]     No clocks found on inputs                                               
===================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

