Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto ead60f3f55ec42ad95e454224ac037dd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_long_and_gate_behav xil_defaultlib.tb_long_and_gate xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.stimulate(LENGTH=13)
Compiling module xil_defaultlib.and_gate
Compiling module xil_defaultlib.long_and_gate(LENGTH=13)
Compiling module xil_defaultlib.tb_long_and_gate
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_long_and_gate_behav
