{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 13 15:30:59 2015 " "Info: Processing started: Tue Oct 13 15:30:59 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab5 -c Lab5 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Lab5 -c Lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file lab5.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lab5 " "Info: Found entity 1: Lab5" {  } { { "Lab5.bdf" "" { Schematic "C:/Users/tsmoses/Documents/Digital_Design_Labs/Lab5/Lab5.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab5 " "Info: Elaborating entity \"Lab5\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Error" "EGDFX_INCORRECT_PIN_CONNECTOR_STYLE" "dataa\[7..0\] " "Error: Bus name allowed only on bus line -- pin \"dataa\[7..0\]\"" {  } { { "Lab5.bdf" "" { Schematic "C:/Users/tsmoses/Documents/Digital_Design_Labs/Lab5/Lab5.bdf" { { 136 128 296 152 "dataa\[7..0\]" "" } } } }  } 0 0 "Bus name allowed only on bus line -- pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Error" "EGDFX_INCORRECT_PIN_CONNECTOR_STYLE" "datab\[7..0\] " "Error: Bus name allowed only on bus line -- pin \"datab\[7..0\]\"" {  } { { "Lab5.bdf" "" { Schematic "C:/Users/tsmoses/Documents/Digital_Design_Labs/Lab5/Lab5.bdf" { { 168 128 296 184 "datab\[7..0\]" "" } } } }  } 0 0 "Bus name allowed only on bus line -- pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Error" "EGDFX_INCORRECT_PIN_CONNECTOR_STYLE" "output\[7..0\] " "Error: Bus name allowed only on bus line -- pin \"output\[7..0\]\"" {  } { { "Lab5.bdf" "" { Schematic "C:/Users/tsmoses/Documents/Digital_Design_Labs/Lab5/Lab5.bdf" { { 152 472 648 168 "output\[7..0\]" "" } } } }  } 0 0 "Bus name allowed only on bus line -- pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Error" "EGDFX_INCORRECT_PORT_CONNECTOR_STYLE" "dataa\[7..0\] my_megafunction inst " "Error: Incorrect connector style at port \"dataa\[7..0\]\" for symbol \"inst\" of type my_megafunction" {  } { { "Lab5.bdf" "" { Schematic "C:/Users/tsmoses/Documents/Digital_Design_Labs/Lab5/Lab5.bdf" { { 144 296 304 144 "" "" } } } }  } 0 0 "Incorrect connector style at port \"%1!s!\" for symbol \"%3!s!\" of type %2!s!" 0 0 "" 0 -1}
{ "Error" "EGDFX_INCORRECT_PORT_CONNECTOR_STYLE" "datab\[7..0\] my_megafunction inst " "Error: Incorrect connector style at port \"datab\[7..0\]\" for symbol \"inst\" of type my_megafunction" {  } { { "Lab5.bdf" "" { Schematic "C:/Users/tsmoses/Documents/Digital_Design_Labs/Lab5/Lab5.bdf" { { 176 296 304 176 "" "" } } } }  } 0 0 "Incorrect connector style at port \"%1!s!\" for symbol \"%3!s!\" of type %2!s!" 0 0 "" 0 -1}
{ "Error" "EGDFX_INCORRECT_PORT_CONNECTOR_STYLE" "result\[7..0\] my_megafunction inst " "Error: Incorrect connector style at port \"result\[7..0\]\" for symbol \"inst\" of type my_megafunction" {  } { { "Lab5.bdf" "" { Schematic "C:/Users/tsmoses/Documents/Digital_Design_Labs/Lab5/Lab5.bdf" { { 160 464 472 160 "" "" } } } }  } 0 0 "Incorrect connector style at port \"%1!s!\" for symbol \"%3!s!\" of type %2!s!" 0 0 "" 0 -1}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Error: Can't elaborate top-level user hierarchy" {  } {  } 0 0 "Can't elaborate top-level user hierarchy" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 7 s 0 s Quartus II 64-Bit " "Error: Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 7 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "267 " "Error: Peak virtual memory: 267 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Tue Oct 13 15:30:59 2015 " "Error: Processing ended: Tue Oct 13 15:30:59 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Error: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Error: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
