Analysis & Synthesis Status : Successful - Mon Dec 09 14:22:45 2019
Quartus Prime Version : 18.1.0 Build 625 09/12/2018 SJ Lite Edition
Revision Name : FPGA_test
Top-level Entity Name : FPGA_test
Family : Cyclone V
Logic utilization (in ALMs) : N/A
Total registers : 12474
Total pins : 182
Total virtual pins : 0
Total block memory bits : 1,138,176
Total DSP Blocks : 0
Total HSSI RX PCSs : 0
Total HSSI PMA RX Deserializers : 0
Total HSSI TX PCSs : 0
Total HSSI PMA TX Serializers : 0
Total PLLs : 1
Total DLLs : 0
