Florian Altenried. 2009. Time-sharing of hardware resources for image processing accelerators using dynamic partial reconfiguration. Bachelor's thesis. Technical University of Munich. (2009).
Altera. 2010. Increasing design functionality with partial and dynamic reconfiguration in 28-nm FPGAs (WP01137). Altera Inc. http://www.altera.com/literature/wp/wp-01137-stxv-dynamic-partial-reconfig.pdf.
Christian Beckhoff , Dirk Koch , Jim Torresen, Short-Circuits on FPGAs Caused by Partial Runtime Reconfiguration, Proceedings of the 2010 International Conference on Field Programmable Logic and Applications, p.596-601, August 31-September 02, 2010[doi>10.1109/FPL.2010.117]
Christophe Bobda, Mateusz Majer, Ali Ahmadinia, Thomas Haller, Andre Linarth, and Jurgen Teich. 2005. The Erlangen slot machine: Increasing flexibility in FPGA-based reconfigurable platforms. In Proceedings of the International Conference on Field-Programmable Technology (FPT). 37--42.
Ediz Cetin, Oliver Diessel, Lingkan Gong, and Victor Lai. 2013. Towards bounded error recovery time in FPGA-based TMR circuits using dynamic partial reconfiguration. In Proceedings of the International Conference on Field Programmable Logic and Applications (FPL).
Christopher Claus , Johannes Zeppenfeld , Florian MÃ¼ller , Walter Stechele, Using partial-run-time reconfigurable hardware to accelerate video processing in driver assistance system, Proceedings of the conference on Design, automation and test in Europe, April 16-20, 2007, Nice, France
Rolf Drechsler, Advanced Formal Verification, Kluwer Academic Publishers, Norwell, MA, 2004
Stephanie Drzevitzky , Uwe Kastens , Marco Platzner, Proof-Carrying Hardware: Towards Runtime Verification of Reconfigurable Modules, Proceedings of the 2009 International Conference on Reconfigurable Computing and FPGAs, p.189-194, December 09-11, 2009[doi>10.1109/ReConFig.2009.31]
Lingkan Gong. 2013. ReSim case studies. http://code.google.com/p/resim-simulating-partial-reconfiguration/.
Lingkan Gong , Oliver Diessel, Modeling Dynamically Reconfigurable Systems for Simulation-Based Functional Verification, Proceedings of the 2011 IEEE 19th Annual International Symposium on Field-Programmable Custom Computing Machines, p.9-16, May 01-03, 2011[doi>10.1109/FCCM.2011.18]
Lingkan Gong and Oliver Diessel. 2011b. ReSim: A reusable library for RTL simulation of dynamic partial reconfiguration. In Proceedings of the International Conference on Field-Programmable Technology (FPT). 1--8.
Lingkan Gong , Oliver Diessel, Functionally verifying state saving and restoration in dynamically reconfigurable systems, Proceedings of the ACM/SIGDA international symposium on Field Programmable Gate Arrays, February 22-24, 2012, Monterey, California, USA[doi>10.1145/2145694.2145735]
Lingkan Gong , Oliver Diessel , Johny Paul , Walter Stechele, RTL Simulation of High Performance Dynamic Reconfiguration: A Video Processing Case Study, Proceedings of the 2013 IEEE 27th International Symposium on Parallel and Distributed Processing Workshops and PhD Forum, p.106-113, May 20-24, 2013[doi>10.1109/IPDPSW.2013.79]
Simen Gimle Hansen, Dirk Koch, and Jim Torresen. 2013. Simulation framework for cycle-accurate RTL modeling of partial run-time reconfiguration in VHDL. In Proceedings of the International Workshop on Reconfigurable Communication-Centric Systems-on-Chip (ReCoSoC). 1--8.
Yoshihiro Ichinomiya , Shiro Tanoue , Motoki Amagasaki , Masahiro Iida , Morihiro Kuga , Toshinori Sueyoshi, Improving the Robustness of a Softcore Processor against SEUs by Using TMR and Partial Reconfiguration, Proceedings of the 2010 18th IEEE Annual International Symposium on Field-Programmable Custom Computing Machines, p.47-54, May 02-04, 2010[doi>10.1109/FCCM.2010.16]
Abelardo Jara-Berrocal , Ann Gordon-Ross, VAPRES: a virtual architecture for partially reconfigurable embedded systems, Proceedings of the Conference on Design, Automation and Test in Europe, March 08-12, 2010, Dresden, Germany
W. Luk , N. Shirazi , P. Y. K. Cheung, Compilation tools for run-time reconfigurable designs, Proceedings of the 5th IEEE Symposium on FPGA-Based Custom Computing Machines, p.56, April 16-18, 1997
Katarina Paulsson , Michael Hubner , Markus Jung , Jurgen Becker, Methods for Run-time Failure Recognition and Recovery in dynamic and partial Reconfigurable Systems Based on Xilinx Virtex-II Pro FPGAs, Proceedings of the IEEE Computer Society Annual Symposium on Emerging VLSI Technologies and Architectures, p.159, March 02-03, 2006[doi>10.1109/ISVLSI.2006.62]
Andreas Raabe , Philipp A. Hartmann , Joachim K. Anlauf, ReChannel: Describing and simulating reconfigurable hardware in systemC, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.13 n.1, p.1-18, January 2008[doi>10.1145/1297666.1297681]
Ian Robertson , James Irvine, A design flow for partially reconfigurable hardware, ACM Transactions on Embedded Computing Systems (TECS), v.3 n.2, p.257-283, May 2004[doi>10.1145/993396.993399]
Andreas Schallenberg , Wolfgang Nebel , Andreas Herrholz , Philipp A. Hartmann , Frank Oppenheimer, OSSS+R: a framework for application level modelling and synthesis of reconfigurable systems, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France
Pete Sedcole , Peter Y. K. Cheung , George A. Constantinides , Wayne Luk, Run-time integration of reconfigurable video processing systems, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.15 n.9, p.1003-1016, September 2007[doi>10.1109/TVLSI.2007.902203]
Andre Seffrin, Alexander Biedermann, and Sorin A. Huss. 2010. Tiny-n: A novel formal method for specification, analysis, and verification of dynamic partial reconfiguration processes. In Proceedings of the International Conference on Engineering of Reconfigurable Systems and Algorithms (CSREA). 1--6.
Satnam Singh , Carl Johan Lillieroth, Formal Verification of Reconfigurable Cores, Proceedings of the Seventh Annual IEEE Symposium on Field-Programmable Custom Computing Machines, p.25, April 21-23, 1999
Simon Tam and Martin Kellermann. 2010. Fast Configuration of PCI Express Technology through Partial Reconfiguration (XAPP883). Xilinx Inc.
Tim Todman, Peter Boehm, and Wayne Luk. 2012. Verification of streaming hardware and software codesigns. In Proceedings of the International Conference on Field-Programmable Technology (FPT). 147--150.
Michael J. Wirthlin , Brad L. Hutchings, Improving functional density using run-time circuit reconfiguration, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.6 n.2, p.247-256, June 1998[doi>10.1109/92.678880]
Xilinx. 2009a. PlanAhead software tutorial: Partial reconfiguration of a processor peripheral (UG744). Xilinx Inc.
Xilinx. 2009b. Virtex-4 FPGA Configuration User Guide (UG071). Xilinx Inc.
Xilinx. 2010a. ChipScope Pro 12.1 software and cores (UG029). Xilinx Inc.
Xilinx. 2010b. EDK concepts, tools and techniques (UG683). Xilinx Inc.
Xilinx. 2010c. Partial Reconfiguration User Guide (UG702). Xilinx Inc.
Xilinx. 2010d. Virtex-5 FPGA Configuration User Guide (UG191). Xilinx Inc.
Xilinx. 2010e. Virtex-6 FPGA Configuration User Guide (UG360). Xilinx Inc.
Xilinx. 2011. Partial reconfiguartion - Can I insert chipscope cores within reconfigurable modules&quest; Xilinx Inc. http://www.xilinx.com/support/answers/42899.
Xilinx. 2013. 7 Series FPGAs Configuration User Guide (UG470). Xilinx Inc.
