<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p75" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_75{left:789px;bottom:68px;letter-spacing:0.08px;word-spacing:0.01px;}
#t2_75{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_75{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_75{left:190px;bottom:998px;}
#t5_75{left:425px;bottom:998px;letter-spacing:-0.12px;}
#t6_75{left:425px;bottom:976px;letter-spacing:-0.12px;}
#t7_75{left:425px;bottom:959px;letter-spacing:-0.11px;}
#t8_75{left:425px;bottom:943px;letter-spacing:-0.12px;}
#t9_75{left:190px;bottom:918px;letter-spacing:-0.14px;}
#ta_75{left:425px;bottom:918px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tb_75{left:425px;bottom:901px;letter-spacing:-0.11px;}
#tc_75{left:79px;bottom:877px;letter-spacing:-0.16px;}
#td_75{left:137px;bottom:877px;letter-spacing:-0.16px;}
#te_75{left:190px;bottom:877px;letter-spacing:-0.14px;}
#tf_75{left:425px;bottom:877px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tg_75{left:690px;bottom:877px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#th_75{left:690px;bottom:860px;letter-spacing:-0.11px;}
#ti_75{left:190px;bottom:836px;}
#tj_75{left:425px;bottom:836px;letter-spacing:-0.12px;}
#tk_75{left:425px;bottom:814px;letter-spacing:-0.12px;}
#tl_75{left:425px;bottom:797px;letter-spacing:-0.11px;}
#tm_75{left:425px;bottom:781px;letter-spacing:-0.12px;}
#tn_75{left:190px;bottom:756px;letter-spacing:-0.14px;}
#to_75{left:425px;bottom:756px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tp_75{left:425px;bottom:739px;letter-spacing:-0.11px;}
#tq_75{left:79px;bottom:715px;letter-spacing:-0.13px;}
#tr_75{left:137px;bottom:715px;letter-spacing:-0.16px;}
#ts_75{left:190px;bottom:715px;letter-spacing:-0.14px;}
#tt_75{left:425px;bottom:715px;letter-spacing:-0.12px;}
#tu_75{left:690px;bottom:715px;letter-spacing:-0.11px;}
#tv_75{left:690px;bottom:698px;letter-spacing:-0.12px;}
#tw_75{left:190px;bottom:674px;letter-spacing:-0.1px;}
#tx_75{left:425px;bottom:674px;letter-spacing:-0.11px;}
#ty_75{left:425px;bottom:657px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tz_75{left:190px;bottom:632px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t10_75{left:425px;bottom:632px;letter-spacing:-0.14px;}
#t11_75{left:190px;bottom:608px;letter-spacing:-0.15px;}
#t12_75{left:425px;bottom:608px;letter-spacing:-0.11px;}
#t13_75{left:425px;bottom:591px;letter-spacing:-0.12px;}
#t14_75{left:425px;bottom:574px;letter-spacing:-0.14px;}
#t15_75{left:690px;bottom:608px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t16_75{left:762px;bottom:606px;}
#t17_75{left:772px;bottom:608px;}
#t18_75{left:690px;bottom:591px;letter-spacing:-0.12px;}
#t19_75{left:690px;bottom:574px;letter-spacing:-0.12px;}
#t1a_75{left:190px;bottom:550px;letter-spacing:-0.15px;}
#t1b_75{left:425px;bottom:550px;letter-spacing:-0.14px;}
#t1c_75{left:80px;bottom:525px;letter-spacing:-0.15px;}
#t1d_75{left:137px;bottom:525px;letter-spacing:-0.16px;}
#t1e_75{left:190px;bottom:525px;letter-spacing:-0.14px;}
#t1f_75{left:425px;bottom:525px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t1g_75{left:690px;bottom:525px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1h_75{left:690px;bottom:509px;letter-spacing:-0.12px;}
#t1i_75{left:190px;bottom:484px;letter-spacing:-0.13px;}
#t1j_75{left:425px;bottom:484px;letter-spacing:-0.12px;}
#t1k_75{left:190px;bottom:460px;letter-spacing:-0.21px;}
#t1l_75{left:425px;bottom:460px;letter-spacing:-0.1px;}
#t1m_75{left:425px;bottom:443px;letter-spacing:-0.11px;}
#t1n_75{left:425px;bottom:426px;letter-spacing:-0.11px;}
#t1o_75{left:190px;bottom:402px;letter-spacing:-0.21px;}
#t1p_75{left:425px;bottom:402px;letter-spacing:-0.11px;}
#t1q_75{left:425px;bottom:385px;letter-spacing:-0.11px;}
#t1r_75{left:425px;bottom:368px;letter-spacing:-0.14px;}
#t1s_75{left:80px;bottom:344px;letter-spacing:-0.16px;}
#t1t_75{left:137px;bottom:344px;letter-spacing:-0.16px;}
#t1u_75{left:190px;bottom:344px;letter-spacing:-0.14px;}
#t1v_75{left:425px;bottom:344px;letter-spacing:-0.12px;}
#t1w_75{left:690px;bottom:344px;letter-spacing:-0.11px;}
#t1x_75{left:690px;bottom:327px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1y_75{left:690px;bottom:310px;letter-spacing:-0.12px;}
#t1z_75{left:690px;bottom:293px;letter-spacing:-0.11px;}
#t20_75{left:817px;bottom:293px;}
#t21_75{left:190px;bottom:269px;letter-spacing:-0.13px;}
#t22_75{left:425px;bottom:269px;letter-spacing:-0.11px;}
#t23_75{left:425px;bottom:252px;letter-spacing:-0.11px;}
#t24_75{left:425px;bottom:235px;letter-spacing:-0.11px;}
#t25_75{left:690px;bottom:269px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t26_75{left:762px;bottom:267px;}
#t27_75{left:772px;bottom:269px;}
#t28_75{left:690px;bottom:252px;letter-spacing:-0.12px;}
#t29_75{left:690px;bottom:235px;letter-spacing:-0.12px;}
#t2a_75{left:190px;bottom:211px;letter-spacing:-0.15px;}
#t2b_75{left:425px;bottom:211px;letter-spacing:-0.12px;}
#t2c_75{left:190px;bottom:186px;letter-spacing:-0.13px;}
#t2d_75{left:425px;bottom:186px;letter-spacing:-0.11px;}
#t2e_75{left:425px;bottom:169px;letter-spacing:-0.11px;word-spacing:-1.04px;}
#t2f_75{left:425px;bottom:153px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2g_75{left:690px;bottom:186px;letter-spacing:-0.11px;}
#t2h_75{left:690px;bottom:169px;letter-spacing:-0.12px;}
#t2i_75{left:309px;bottom:1086px;letter-spacing:0.11px;word-spacing:0.02px;}
#t2j_75{left:385px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.04px;}
#t2k_75{left:100px;bottom:1063px;letter-spacing:-0.12px;}
#t2l_75{left:101px;bottom:1046px;letter-spacing:-0.13px;}
#t2m_75{left:192px;bottom:1063px;letter-spacing:-0.12px;word-spacing:-0.27px;}
#t2n_75{left:240px;bottom:1046px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t2o_75{left:489px;bottom:1046px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t2p_75{left:740px;bottom:1046px;letter-spacing:-0.18px;}
#t2q_75{left:83px;bottom:1022px;letter-spacing:-0.13px;}
#t2r_75{left:129px;bottom:1022px;letter-spacing:-0.13px;}

.s1_75{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_75{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_75{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s4_75{font-size:11px;font-family:NeoSansIntel_1aa2;color:#000;}
.s5_75{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s6_75{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts75" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg75Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg75" style="-webkit-user-select: none;"><object width="935" height="1210" data="75/75.svg" type="image/svg+xml" id="pdf75" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_75" class="t s1_75">Vol. 4 </span><span id="t2_75" class="t s1_75">2-59 </span>
<span id="t3_75" class="t s2_75">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_75" class="t s3_75">0 </span><span id="t5_75" class="t s3_75">Enable (R/W) </span>
<span id="t6_75" class="t s3_75">Set 1 to enable L3 CAT masks and COS to </span>
<span id="t7_75" class="t s3_75">operate in Code and Data Prioritization </span>
<span id="t8_75" class="t s3_75">(CDP) mode. </span>
<span id="t9_75" class="t s3_75">63:1 </span><span id="ta_75" class="t s3_75">Reserved. Attempts to write to reserved </span>
<span id="tb_75" class="t s3_75">bits result in a #GP(0). </span>
<span id="tc_75" class="t s3_75">C82H </span><span id="td_75" class="t s3_75">3202 </span><span id="te_75" class="t s3_75">IA32_L2_QOS_CFG </span><span id="tf_75" class="t s3_75">L2 QOS Configuration (R/W) </span><span id="tg_75" class="t s3_75">If ( CPUID.(EAX=10H, </span>
<span id="th_75" class="t s3_75">ECX=2):ECX.[2] = 1 ) </span>
<span id="ti_75" class="t s3_75">0 </span><span id="tj_75" class="t s3_75">Enable (R/W) </span>
<span id="tk_75" class="t s3_75">Set 1 to enable L2 CAT masks and COS to </span>
<span id="tl_75" class="t s3_75">operate in Code and Data Prioritization </span>
<span id="tm_75" class="t s3_75">(CDP) mode. </span>
<span id="tn_75" class="t s3_75">63:1 </span><span id="to_75" class="t s3_75">Reserved. Attempts to write to reserved </span>
<span id="tp_75" class="t s3_75">bits result in a #GP(0). </span>
<span id="tq_75" class="t s3_75">C8DH </span><span id="tr_75" class="t s3_75">3213 </span><span id="ts_75" class="t s3_75">IA32_QM_EVTSEL </span><span id="tt_75" class="t s3_75">Monitoring Event Select Register (R/W) </span><span id="tu_75" class="t s3_75">If ( CPUID.(EAX=07H, </span>
<span id="tv_75" class="t s3_75">ECX=0):EBX.[12] = 1 ) </span>
<span id="tw_75" class="t s3_75">7:0 </span><span id="tx_75" class="t s3_75">Event ID: ID of a supported monitoring </span>
<span id="ty_75" class="t s3_75">event to report via IA32_QM_CTR. </span>
<span id="tz_75" class="t s3_75">31: 8 </span><span id="t10_75" class="t s3_75">Reserved </span>
<span id="t11_75" class="t s3_75">N+31:32 </span><span id="t12_75" class="t s3_75">Resource Monitoring ID: ID for monitoring </span>
<span id="t13_75" class="t s3_75">hardware to report monitored data via </span>
<span id="t14_75" class="t s3_75">IA32_QM_CTR. </span>
<span id="t15_75" class="t s3_75">N = Ceil (Log </span>
<span id="t16_75" class="t s4_75">2 </span>
<span id="t17_75" class="t s3_75">( </span>
<span id="t18_75" class="t s3_75">CPUID.(EAX= 0FH, </span>
<span id="t19_75" class="t s3_75">ECX=0H).EBX[31:0] +1)) </span>
<span id="t1a_75" class="t s3_75">63:N+32 </span><span id="t1b_75" class="t s3_75">Reserved </span>
<span id="t1c_75" class="t s3_75">C8EH </span><span id="t1d_75" class="t s3_75">3214 </span><span id="t1e_75" class="t s3_75">IA32_QM_CTR </span><span id="t1f_75" class="t s3_75">Monitoring Counter Register (R/O) </span><span id="t1g_75" class="t s3_75">If ( CPUID.(EAX=07H, </span>
<span id="t1h_75" class="t s3_75">ECX=0):EBX.[12] = 1 ) </span>
<span id="t1i_75" class="t s3_75">61:0 </span><span id="t1j_75" class="t s3_75">Resource Monitored Data </span>
<span id="t1k_75" class="t s3_75">62 </span><span id="t1l_75" class="t s3_75">Unavailable: If 1, indicates data for this </span>
<span id="t1m_75" class="t s3_75">RMID is not available or not monitored for </span>
<span id="t1n_75" class="t s3_75">this resource or RMID. </span>
<span id="t1o_75" class="t s3_75">63 </span><span id="t1p_75" class="t s3_75">Error: If 1, indicates an unsupported RMID </span>
<span id="t1q_75" class="t s3_75">or event type was written to </span>
<span id="t1r_75" class="t s3_75">IA32_PQR_QM_EVTSEL. </span>
<span id="t1s_75" class="t s3_75">C8FH </span><span id="t1t_75" class="t s3_75">3215 </span><span id="t1u_75" class="t s3_75">IA32_PQR_ASSOC </span><span id="t1v_75" class="t s3_75">Resource Association Register (R/W) </span><span id="t1w_75" class="t s3_75">If ( (CPUID.(EAX=07H, </span>
<span id="t1x_75" class="t s3_75">ECX=0):EBX[12] =1) or </span>
<span id="t1y_75" class="t s3_75">(CPUID.(EAX=07H, </span>
<span id="t1z_75" class="t s3_75">ECX=0):EBX[15] =1 ) </span><span id="t20_75" class="t s3_75">) </span>
<span id="t21_75" class="t s3_75">N-1:0 </span><span id="t22_75" class="t s3_75">Resource Monitoring ID (R/W): ID for </span>
<span id="t23_75" class="t s3_75">monitoring hardware to track internal </span>
<span id="t24_75" class="t s3_75">operation, e.g., memory access. </span>
<span id="t25_75" class="t s3_75">N = Ceil (Log </span>
<span id="t26_75" class="t s4_75">2 </span>
<span id="t27_75" class="t s3_75">( </span>
<span id="t28_75" class="t s3_75">CPUID.(EAX= 0FH, </span>
<span id="t29_75" class="t s3_75">ECX=0H).EBX[31:0] +1)) </span>
<span id="t2a_75" class="t s3_75">31:N </span><span id="t2b_75" class="t s3_75">Reserved </span>
<span id="t2c_75" class="t s3_75">63:32 </span><span id="t2d_75" class="t s3_75">COS (R/W): The class of service (COS) to </span>
<span id="t2e_75" class="t s3_75">enforce (on writes); returns the current COS </span>
<span id="t2f_75" class="t s3_75">when read. </span>
<span id="t2g_75" class="t s3_75">If ( CPUID.(EAX=07H, </span>
<span id="t2h_75" class="t s3_75">ECX=0):EBX.[15] = 1 ) </span>
<span id="t2i_75" class="t s5_75">Table 2-2. </span><span id="t2j_75" class="t s5_75">IA-32 Architectural MSRs (Contd.) </span>
<span id="t2k_75" class="t s6_75">Register </span>
<span id="t2l_75" class="t s6_75">Address </span>
<span id="t2m_75" class="t s6_75">Architectural MSR Name / Bit Fields </span>
<span id="t2n_75" class="t s6_75">(Former MSR Name) </span><span id="t2o_75" class="t s6_75">MSR/Bit Description </span><span id="t2p_75" class="t s6_75">Comment </span>
<span id="t2q_75" class="t s6_75">Hex </span><span id="t2r_75" class="t s6_75">Decimal </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
