design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,MAX_FANOUT_CONSTRAINT,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_STRATEGY
/home/htamas/progs/gfmpw1-multi.v2/openlane/unigate,unigate,23_12_13_05_13,flow completed,0h12m40s0ms,0h9m36s0ms,5532.5,1.0,2213.0,15.77,-1,519.09,1934,0,0,0,0,0,0,0,0,0,0,-1,-1,226233,20958,0.0,-1,-1,-1,-1,0.0,-1,-1,-1,-1,312990181.0,0.0,32.66,37.43,18.01,-1,29.45,1441,1697,76,298,0,0,0,1467,26,34,19,18,85,26,5,1012,77,71,15,3155,1454,2406,3943,2213,13171,226746.5984,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,101.0,9.900990099009901,100.0,1,40,153.18,153.6,0.3,1,4,0.3,1,gf180mcu_fd_sc_mcu7t5v0,AREA 0
