<HTML>
<HEAD><TITLE>Project Summary</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Mrp"></A>
             Lattice Mapping Report File for Design Module 'ALU'



<A name="mrp_di"></A><B><U><big>Design Information</big></U></B>

Command line:   map -a MachXO2 -p LCMXO2-7000HE -t TQFP144 -s 5 -oc Commercial
     Proyecto2doParcial_impl1.ngd -o Proyecto2doParcial_impl1_map.ncd -pr
     Proyecto2doParcial_impl1.prf -mp Proyecto2doParcial_impl1.mrp -lpf C:/Users
     /asdf1/Documents/DigitalDesign/Proyecto2doParcial/impl1/Proyecto2doParcial_
     impl1_synplify.lpf -lpf C:/Users/asdf1/Documents/DigitalDesign/Proyecto2doP
     arcial/Proyecto2doParcial.lpf -c 0 -gui -msgset
     C:/Users/asdf1/Documents/DigitalDesign/Proyecto2doParcial/promote.xml 
Target Vendor:  LATTICE
Target Device:  LCMXO2-7000HETQFP144
Target Performance:   5
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.10.0.111.2
Mapped on:  10/25/18  01:46:17


<A name="mrp_ds"></A><B><U><big>Design Summary</big></U></B>
   Number of registers:     41 out of  7209 (1%)
      PFU registers:           41 out of  6864 (1%)
      PIO registers:            0 out of   345 (0%)
   Number of SLICEs:        91 out of  3432 (3%)
      SLICEs as Logic/ROM:     91 out of  3432 (3%)
      SLICEs as RAM:            0 out of  2574 (0%)
      SLICEs as Carry:         21 out of  3432 (1%)
   Number of LUT4s:        180 out of  6864 (3%)
      Number used as logic LUTs:        138
      Number used as distributed RAM:     0
      Number used as ripple logic:       42
      Number used as shift registers:     0
   Number of PIO sites used: 46 + 4(JTAG) out of 115 (43%)
   Number of block RAMs:  0 out of 26 (0%)
   Number of GSRs:  1 out of 1 (100%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  Yes
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  4
     Net clk_0_c: 4 loads, 4 rising, 0 falling (Driver: OSCInst0 )

     Net division_p.un13_sel: 10 loads, 10 rising, 0 falling (Driver:
     disp3_1_3_0_.division_p.un13_sel )
     Net division_p.un22_sel: 4 loads, 4 rising, 0 falling (Driver:
     disp3_1_3_0_.division_p.un22_sel )
     Net un3_sum_resta_clk: 5 loads, 5 rising, 0 falling (Driver:
     disp3_1_3_0_.un3_sum_resta )
   Number of Clock Enables:  0
   Number of local set/reset loads for net division_p.un12_sel merged into GSR:
     8
   Number of LSRs:  0
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net sel_c[0]: 33 loads
     Net division_p.un1_sel: 18 loads
     Net sel_c[2]: 16 loads
     Net sel_c[3]: 13 loads
     Net sel_c[1]: 12 loads
     Net proceso_bcd.z_5_RNIMBDB1[10]: 10 loads
     Net N_113: 8 loads
     Net N_227: 8 loads
     Net N_229: 8 loads
     Net un3_sum_resta_RNI4RG84: 8 loads




   Number of warnings:  1
   Number of errors:    0
     




<A name="mrp_dwe"></A><B><U><big>Design Errors/Warnings</big></U></B>

WARNING - map: Using local reset signal 'division_p.un12_sel' to infer global
     GSR net.



<A name="mrp_ioa"></A><B><U><big>IO (PIO) Attributes</big></U></B>

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| clk_0               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| a[0]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| slog[9]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| slog[8]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| slog[7]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| slog[6]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| slog[5]             | OUTPUT    | LVCMOS25  |            |

+---------------------+-----------+-----------+------------+
| slog[4]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| slog[3]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| slog[2]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| slog[1]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| slog[0]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| disp[6]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| disp[5]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| disp[4]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| disp[3]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| disp[2]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| disp[1]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| disp[0]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| sel[3]              | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| sel[2]              | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| sel[1]              | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| sel[0]              | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| b[9]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| b[8]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| b[7]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| b[6]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| b[5]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| b[4]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| b[3]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| b[2]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| b[1]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| b[0]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| a[9]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| a[8]                | INPUT     | LVCMOS25  |            |

+---------------------+-----------+-----------+------------+
| a[7]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| a[6]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| a[5]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| a[4]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| a[3]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| a[2]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| a[1]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| mux[3]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| mux[2]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| mux[1]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| mux[0]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+



<A name="mrp_rm"></A><B><U><big>Removed logic</big></U></B>

Signal GND undriven or does not drive anything - clipped.
Signal residuo_1_i_m3_s_7_0_S1 undriven or does not drive anything - clipped.
Signal residuo_1_i_m3_s_7_0_COUT undriven or does not drive anything - clipped.
Signal un1_slog_4_cry_0_0_S0 undriven or does not drive anything - clipped.
Signal N_2 undriven or does not drive anything - clipped.
Signal un1_slog_4_s_9_0_S1 undriven or does not drive anything - clipped.
Signal un1_slog_4_s_9_0_COUT undriven or does not drive anything - clipped.
Signal sum_resta_1_cry_0_0_S0 undriven or does not drive anything - clipped.
Signal N_3 undriven or does not drive anything - clipped.
Signal sum_resta_1_cry_7_0_COUT undriven or does not drive anything - clipped.
Signal un1_cociente_cry_0_0_S1 undriven or does not drive anything - clipped.
Signal un1_cociente_cry_0_0_S0 undriven or does not drive anything - clipped.
Signal N_4 undriven or does not drive anything - clipped.
Signal un1_cociente_s_7_0_S1 undriven or does not drive anything - clipped.
Signal un1_cociente_s_7_0_COUT undriven or does not drive anything - clipped.
Signal residuo_1_i_m3_cry_0_0_S0 undriven or does not drive anything - clipped.
Signal N_1 undriven or does not drive anything - clipped.
Signal OSCInst0_SEDSTDBY undriven or does not drive anything - clipped.
Block GND was optimized away.



<A name="mrp_mem"></A><B><U><big>Memory Usage</big></U></B>


     





OSC Summary
-----------

OSC 1:                                     Pin/Node Value
  OSC Instance Name:                                OSCInst0
  OSC Type:                                         OSCH
  STDBY Input:                                      NONE
  OSC Output:                              PIN,NODE clk_0_c
  OSC Nominal Frequency (MHz):                      2.08



<A name="mrp_asic"></A><B><U><big>ASIC Components</big></U></B>
---------------

Instance Name: OSCInst0
         Type: OSCH



<A name="mrp_gsr"></A><B><U><big>GSR Usage</big></U></B>
---------

GSR Component:
   The local reset signal 'division_p.un12_sel' of the design has been inferred
        as Global Set Reset (GSR). The reset signal used for GSR control is
        'division_p.un12_sel'.
        

     GSR Property:
   The design components with GSR property set to ENABLED will respond to global
        set reset while the components with GSR property set to DISABLED will
        not.
        



<A name="mrp_runtime"></A><B><U><big>Run Time and Memory Usage</big></U></B>
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 59 MB
        























Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights
     reserved.



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
