

================================================================
== Vitis HLS Report for 'calculateLayer4'
================================================================
* Date:           Thu Jan 16 14:20:45 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        CNN_lenet5
* Solution:       solution5 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  13.981 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2773|     2773|  55.460 us|  55.460 us|  2774|  2774|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------+-----------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                          |                                               |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                         Instance                         |                     Module                    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +----------------------------------------------------------+-----------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_334  |calculateLayer4_Pipeline_calculateLayer4_loop  |     2747|     2747|  54.940 us|  54.940 us|  2747|  2747|       no|
        +----------------------------------------------------------+-----------------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |      267|   74|   13836|  14588|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    242|    -|
|Register         |        -|    -|    1596|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |      267|   74|   15432|  14830|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       95|   33|      14|     27|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------+-----------------------------------------------+---------+----+-------+-------+-----+
    |                         Instance                         |                     Module                    | BRAM_18K| DSP|   FF  |  LUT  | URAM|
    +----------------------------------------------------------+-----------------------------------------------+---------+----+-------+-------+-----+
    |CTRL_bus_s_axi_U                                          |CTRL_bus_s_axi                                 |        0|   0|     36|     40|    0|
    |grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_334  |calculateLayer4_Pipeline_calculateLayer4_loop  |        5|  74|  13530|  14298|    0|
    |control_s_axi_U                                           |control_s_axi                                  |      262|   0|    270|    250|    0|
    +----------------------------------------------------------+-----------------------------------------------+---------+----+-------+-------+-----+
    |Total                                                     |                                               |      267|  74|  13836|  14588|    0|
    +----------------------------------------------------------+-----------------------------------------------+---------+----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-----------------------------+-----+-----------+-----+-----------+
    |             Name            | LUT | Input Size| Bits| Total Bits|
    +-----------------------------+-----+-----------+-----+-----------+
    |Layer3_Neurons_CPU_address0  |  117|         26|   11|        286|
    |ap_NS_fsm                    |  125|         28|    1|         28|
    +-----------------------------+-----+-----------+-----+-----------+
    |Total                        |  242|         54|   12|        314|
    +-----------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------+----+----+-----+-----------+
    |                                  Name                                 | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------+----+----+-----+-----------+
    |Layer3_Neurons_CPU_load_10_reg_579                                     |  32|   0|   32|          0|
    |Layer3_Neurons_CPU_load_11_reg_589                                     |  32|   0|   32|          0|
    |Layer3_Neurons_CPU_load_12_reg_599                                     |  32|   0|   32|          0|
    |Layer3_Neurons_CPU_load_13_reg_609                                     |  32|   0|   32|          0|
    |Layer3_Neurons_CPU_load_14_reg_619                                     |  32|   0|   32|          0|
    |Layer3_Neurons_CPU_load_15_reg_629                                     |  32|   0|   32|          0|
    |Layer3_Neurons_CPU_load_16_reg_639                                     |  32|   0|   32|          0|
    |Layer3_Neurons_CPU_load_17_reg_649                                     |  32|   0|   32|          0|
    |Layer3_Neurons_CPU_load_18_reg_659                                     |  32|   0|   32|          0|
    |Layer3_Neurons_CPU_load_19_reg_669                                     |  32|   0|   32|          0|
    |Layer3_Neurons_CPU_load_1_reg_489                                      |  32|   0|   32|          0|
    |Layer3_Neurons_CPU_load_20_reg_679                                     |  32|   0|   32|          0|
    |Layer3_Neurons_CPU_load_21_reg_689                                     |  32|   0|   32|          0|
    |Layer3_Neurons_CPU_load_22_reg_699                                     |  32|   0|   32|          0|
    |Layer3_Neurons_CPU_load_23_reg_709                                     |  32|   0|   32|          0|
    |Layer3_Neurons_CPU_load_2_reg_499                                      |  32|   0|   32|          0|
    |Layer3_Neurons_CPU_load_3_reg_509                                      |  32|   0|   32|          0|
    |Layer3_Neurons_CPU_load_4_reg_519                                      |  32|   0|   32|          0|
    |Layer3_Neurons_CPU_load_5_reg_529                                      |  32|   0|   32|          0|
    |Layer3_Neurons_CPU_load_6_reg_539                                      |  32|   0|   32|          0|
    |Layer3_Neurons_CPU_load_7_reg_549                                      |  32|   0|   32|          0|
    |Layer3_Neurons_CPU_load_8_reg_559                                      |  32|   0|   32|          0|
    |Layer3_Neurons_CPU_load_9_reg_569                                      |  32|   0|   32|          0|
    |Layer3_Neurons_CPU_load_reg_479                                        |  32|   0|   32|          0|
    |ap_CS_fsm                                                              |  27|   0|   27|          0|
    |empty_61_reg_724                                                       |  32|   0|   32|          0|
    |empty_62_reg_729                                                       |  32|   0|   32|          0|
    |empty_63_reg_734                                                       |  32|   0|   32|          0|
    |empty_64_reg_739                                                       |  32|   0|   32|          0|
    |empty_65_reg_744                                                       |  32|   0|   32|          0|
    |empty_66_reg_749                                                       |  32|   0|   32|          0|
    |empty_67_reg_754                                                       |  32|   0|   32|          0|
    |empty_68_reg_759                                                       |  32|   0|   32|          0|
    |empty_69_reg_764                                                       |  32|   0|   32|          0|
    |empty_70_reg_769                                                       |  32|   0|   32|          0|
    |empty_71_reg_774                                                       |  32|   0|   32|          0|
    |empty_72_reg_779                                                       |  32|   0|   32|          0|
    |empty_73_reg_784                                                       |  32|   0|   32|          0|
    |empty_74_reg_789                                                       |  32|   0|   32|          0|
    |empty_75_reg_794                                                       |  32|   0|   32|          0|
    |empty_76_reg_799                                                       |  32|   0|   32|          0|
    |empty_77_reg_804                                                       |  32|   0|   32|          0|
    |empty_78_reg_809                                                       |  32|   0|   32|          0|
    |empty_79_reg_814                                                       |  32|   0|   32|          0|
    |empty_80_reg_819                                                       |  32|   0|   32|          0|
    |empty_81_reg_824                                                       |  32|   0|   32|          0|
    |empty_82_reg_829                                                       |  32|   0|   32|          0|
    |empty_83_reg_834                                                       |  32|   0|   32|          0|
    |empty_84_reg_839                                                       |  32|   0|   32|          0|
    |empty_reg_719                                                          |  32|   0|   32|          0|
    |grp_calculateLayer4_Pipeline_calculateLayer4_loop_fu_334_ap_start_reg  |   1|   0|    1|          0|
    +-----------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                  |1596|   0| 1596|          0|
    +-----------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-----------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+------------------------+-----+-----+------------+-----------------+--------------+
|s_axi_CTRL_bus_AWVALID  |   in|    1|       s_axi|         CTRL_bus|   return void|
|s_axi_CTRL_bus_AWREADY  |  out|    1|       s_axi|         CTRL_bus|   return void|
|s_axi_CTRL_bus_AWADDR   |   in|    4|       s_axi|         CTRL_bus|   return void|
|s_axi_CTRL_bus_WVALID   |   in|    1|       s_axi|         CTRL_bus|   return void|
|s_axi_CTRL_bus_WREADY   |  out|    1|       s_axi|         CTRL_bus|   return void|
|s_axi_CTRL_bus_WDATA    |   in|   32|       s_axi|         CTRL_bus|   return void|
|s_axi_CTRL_bus_WSTRB    |   in|    4|       s_axi|         CTRL_bus|   return void|
|s_axi_CTRL_bus_ARVALID  |   in|    1|       s_axi|         CTRL_bus|   return void|
|s_axi_CTRL_bus_ARREADY  |  out|    1|       s_axi|         CTRL_bus|   return void|
|s_axi_CTRL_bus_ARADDR   |   in|    4|       s_axi|         CTRL_bus|   return void|
|s_axi_CTRL_bus_RVALID   |  out|    1|       s_axi|         CTRL_bus|   return void|
|s_axi_CTRL_bus_RREADY   |   in|    1|       s_axi|         CTRL_bus|   return void|
|s_axi_CTRL_bus_RDATA    |  out|   32|       s_axi|         CTRL_bus|   return void|
|s_axi_CTRL_bus_RRESP    |  out|    2|       s_axi|         CTRL_bus|   return void|
|s_axi_CTRL_bus_BVALID   |  out|    1|       s_axi|         CTRL_bus|   return void|
|s_axi_CTRL_bus_BREADY   |   in|    1|       s_axi|         CTRL_bus|   return void|
|s_axi_CTRL_bus_BRESP    |  out|    2|       s_axi|         CTRL_bus|   return void|
|s_axi_control_AWVALID   |   in|    1|       s_axi|          control|         array|
|s_axi_control_AWREADY   |  out|    1|       s_axi|          control|         array|
|s_axi_control_AWADDR    |   in|   20|       s_axi|          control|         array|
|s_axi_control_WVALID    |   in|    1|       s_axi|          control|         array|
|s_axi_control_WREADY    |  out|    1|       s_axi|          control|         array|
|s_axi_control_WDATA     |   in|   32|       s_axi|          control|         array|
|s_axi_control_WSTRB     |   in|    4|       s_axi|          control|         array|
|s_axi_control_ARVALID   |   in|    1|       s_axi|          control|         array|
|s_axi_control_ARREADY   |  out|    1|       s_axi|          control|         array|
|s_axi_control_ARADDR    |   in|   20|       s_axi|          control|         array|
|s_axi_control_RVALID    |  out|    1|       s_axi|          control|         array|
|s_axi_control_RREADY    |   in|    1|       s_axi|          control|         array|
|s_axi_control_RDATA     |  out|   32|       s_axi|          control|         array|
|s_axi_control_RRESP     |  out|    2|       s_axi|          control|         array|
|s_axi_control_BVALID    |  out|    1|       s_axi|          control|         array|
|s_axi_control_BREADY    |   in|    1|       s_axi|          control|         array|
|s_axi_control_BRESP     |  out|    2|       s_axi|          control|         array|
|ap_clk                  |   in|    1|  ap_ctrl_hs|  calculateLayer4|  return value|
|ap_rst_n                |   in|    1|  ap_ctrl_hs|  calculateLayer4|  return value|
|interrupt               |  out|    1|  ap_ctrl_hs|  calculateLayer4|  return value|
+------------------------+-----+-----+------------+-----------------+--------------+

