INFO: [VRFC 10-163] Analyzing VHDL file "G:/Master-Rep/VLSI/Vivado/SR FlipFlop/SR FlipFlop.srcs/sim_1/new/SRFF tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SRFF_tb'
