
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003573                       # Number of seconds simulated
sim_ticks                                  3572533242                       # Number of ticks simulated
final_tick                               533136913179                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 136015                       # Simulator instruction rate (inst/s)
host_op_rate                                   176148                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 122696                       # Simulator tick rate (ticks/s)
host_mem_usage                               16919468                       # Number of bytes of host memory used
host_seconds                                 29117.06                       # Real time elapsed on the host
sim_insts                                  3960343307                       # Number of instructions simulated
sim_ops                                    5128917578                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       283776                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       237696                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       305920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       145664                       # Number of bytes read from this memory
system.physmem.bytes_read::total               979840                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6784                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       242688                       # Number of bytes written to this memory
system.physmem.bytes_written::total            242688                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2217                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1857                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         2390                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1138                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  7655                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1896                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1896                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       394118                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     79432711                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       537434                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     66534300                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       465776                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     85631114                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       501605                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     40773308                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               274270366                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       394118                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       537434                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       465776                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       501605                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1898933                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          67931628                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               67931628                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          67931628                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       394118                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     79432711                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       537434                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     66534300                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       465776                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     85631114                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       501605                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     40773308                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              342201994                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8567227                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3112285                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2557513                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       203184                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1255699                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1202648                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          313718                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8820                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3199915                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17077526                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3112285                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1516366                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3664137                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1085926                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        700121                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1563693                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        79471                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8443831                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.485460                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.336511                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4779694     56.61%     56.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          366824      4.34%     60.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          319337      3.78%     64.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          343005      4.06%     68.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          297628      3.52%     72.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          154848      1.83%     74.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          101656      1.20%     75.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          269107      3.19%     78.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1811732     21.46%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8443831                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.363278                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.993355                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3369104                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       656760                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3483008                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        56135                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        878815                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       505910                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         1065                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20243979                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         6321                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        878815                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3538010                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         303299                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        76808                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3366830                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       280061                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19552694                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          513                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        175808                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        76671                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents            4                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     27161325                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     91143823                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     91143823                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16806914                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10354341                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3340                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1743                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           747059                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1940599                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1006181                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        26176                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       333276                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18429013                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3338                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14771834                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        28120                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6153831                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     18823331                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          142                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8443831                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.749423                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.908778                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      3024599     35.82%     35.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1782925     21.12%     56.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1201855     14.23%     71.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       761407      9.02%     80.19% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       750298      8.89%     89.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       442960      5.25%     94.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       339110      4.02%     98.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        75090      0.89%     99.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        65587      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8443831                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         108496     69.45%     69.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             5      0.00%     69.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         21251     13.60%     83.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        26471     16.94%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12142864     82.20%     82.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200801      1.36%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1597      0.01%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1579049     10.69%     94.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       847523      5.74%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14771834                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.724226                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             156223                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010576                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38171840                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     24586319                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14356940                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14928057                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        26283                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       711396                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           39                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          139                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       226281                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           66                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        878815                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         228415                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        17187                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18432351                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        31894                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1940599                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1006181                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1740                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         12439                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          900                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          139                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       122381                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       115585                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       237966                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14513948                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1484838                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       257884                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2309177                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2056742                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            824339                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.694124                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14371732                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14356940                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9363399                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26148490                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.675798                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358086                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239327                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6193588                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3196                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       205329                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7565016                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.617885                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.171240                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3040411     40.19%     40.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2041583     26.99%     67.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       834746     11.03%     78.21% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       427690      5.65%     83.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       368805      4.88%     88.74% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       180757      2.39%     91.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       200285      2.65%     93.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       101445      1.34%     95.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       369294      4.88%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7565016                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239327                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2009100                       # Number of memory references committed
system.switch_cpus0.commit.loads              1229200                       # Number of loads committed
system.switch_cpus0.commit.membars               1598                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1755939                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11011698                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240662                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       369294                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25628637                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           37745581                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4132                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 123396                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239327                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.856723                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.856723                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.167239                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.167239                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        65538995                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19686650                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       19000492                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3196                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8567227                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3128374                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2731065                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       199704                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1547795                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1494519                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          226357                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         6409                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3665263                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17378274                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3128374                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1720876                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3584038                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         981184                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        428658                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1807130                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        80220                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8458325                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.369683                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.175400                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4874287     57.63%     57.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          179366      2.12%     59.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          329649      3.90%     63.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          307899      3.64%     67.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          495196      5.85%     73.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          510778      6.04%     79.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          124294      1.47%     80.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           94096      1.11%     81.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1542760     18.24%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8458325                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.365156                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.028460                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3784626                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       414073                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3466108                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        13943                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        779574                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       345170                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          774                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19466999                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1317                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        779574                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3947610                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         143523                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        47606                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3315639                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       224372                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18937336                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            4                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         76173                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        91360                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     25188514                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     86237490                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     86237490                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16326103                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         8862371                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         2246                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1101                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           599933                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      2883237                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       638247                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        10564                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       218958                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17918473                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         2201                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15090449                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        20316                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5417936                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     14913456                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            1                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8458325                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.784094                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.841048                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2935484     34.71%     34.71% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1580831     18.69%     53.39% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1373978     16.24%     69.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       841212      9.95%     79.58% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       876768     10.37%     89.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       515595      6.10%     96.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       230507      2.73%     98.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        61663      0.73%     99.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        42287      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8458325                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          60195     66.51%     66.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         19241     21.26%     87.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        11074     12.24%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11856662     78.57%     78.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       120421      0.80%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1102      0.01%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      2569907     17.03%     96.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       542357      3.59%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15090449                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.761416                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              90510                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005998                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38750045                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     23338666                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14599702                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15180959                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        36971                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       834184                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           76                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           57                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       156226                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        779574                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          77164                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         6589                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17920678                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        22251                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      2883237                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       638247                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1101                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          3325                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           26                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           57                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       106334                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       118108                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       224442                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14808755                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      2468744                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       281690                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2997771                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2235825                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            529027                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.728535                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14615922                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14599702                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8975067                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         22003392                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.704134                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.407895                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10925036                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12436850                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5483888                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         2200                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       200044                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7678751                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.619645                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.313641                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      3526617     45.93%     45.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1638000     21.33%     67.26% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       907139     11.81%     79.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       311101      4.05%     83.12% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       298305      3.88%     87.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       124953      1.63%     88.64% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       326150      4.25%     92.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        95504      1.24%     94.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       450982      5.87%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7678751                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10925036                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12436850                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               2531069                       # Number of memory references committed
system.switch_cpus1.commit.loads              2049048                       # Number of loads committed
system.switch_cpus1.commit.membars               1100                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1944010                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10864737                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       170143                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       450982                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25148507                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           36621705                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3487                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 108902                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10925036                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12436850                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10925036                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.784183                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.784183                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.275213                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.275213                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        68447205                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19168530                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       20011761                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          2200                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                 8567227                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3085610                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2510805                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       212925                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1294541                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1197170                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          324731                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9022                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3095956                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              17114664                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3085610                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1521901                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3761642                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1138063                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        638232                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           22                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1514837                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        89928                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8416336                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.512600                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.307211                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4654694     55.31%     55.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          331302      3.94%     59.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          268171      3.19%     62.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          645698      7.67%     70.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          173394      2.06%     72.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          225742      2.68%     74.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          164119      1.95%     76.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           90579      1.08%     77.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1862637     22.13%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8416336                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.360164                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.997690                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3239952                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       620497                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3615398                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        24591                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        915889                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       524689                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         4644                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      20450929                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        10366                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        915889                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3477892                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         140253                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       131369                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3396263                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       354662                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      19721673                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents         3305                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        145720                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       110794                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents          384                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands     27616514                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     92051352                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     92051352                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     16856938                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        10759519                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         4045                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         2295                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           975809                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1843136                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       933142                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        14718                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       296953                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          18636576                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3912                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         14776304                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        29590                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6480364                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     19798908                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          644                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      8416336                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.755669                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.886295                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      2939061     34.92%     34.92% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1810053     21.51%     56.43% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1179393     14.01%     70.44% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       876116     10.41%     80.85% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       752838      8.94%     89.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       390100      4.64%     94.43% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       335190      3.98%     98.41% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        62555      0.74%     99.16% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        71030      0.84%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8416336                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          86173     70.89%     70.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             2      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         17782     14.63%     85.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        17594     14.47%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12309428     83.31%     83.31% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       209775      1.42%     84.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1633      0.01%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1470278      9.95%     94.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       785190      5.31%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      14776304                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.724748                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             121551                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008226                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     38120082                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     25120920                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     14397271                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      14897855                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        55150                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       733768                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          282                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           68                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       239298                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        915889                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          59188                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         8272                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     18640490                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        47858                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1843136                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       933142                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         2278                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          7403                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           68                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       125990                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       120264                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       246254                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     14540613                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1378055                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       235688                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2143035                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2049751                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            764980                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.697237                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              14407170                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             14397271                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9376619                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         26470894                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.680505                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.354224                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      9875197                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12127706                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6512847                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3268                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       212940                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7500447                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.616931                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.136988                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2933396     39.11%     39.11% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2071531     27.62%     66.73% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       842289     11.23%     77.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       473426      6.31%     84.27% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       386880      5.16%     89.43% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       157095      2.09%     91.52% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       187357      2.50%     94.02% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        93602      1.25%     95.27% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       354871      4.73%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7500447                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      9875197                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12127706                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1803198                       # Number of memory references committed
system.switch_cpus2.commit.loads              1109362                       # Number of loads committed
system.switch_cpus2.commit.membars               1634                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1742394                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         10927636                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       246912                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       354871                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            25786129                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           38197697                       # The number of ROB writes
system.switch_cpus2.timesIdled                   4588                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 150891                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            9875197                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12127706                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      9875197                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.867550                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.867550                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.152671                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.152671                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        65413511                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       19904069                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       18874974                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3268                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                 8567227                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3148783                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2568649                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       211942                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1325569                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1227450                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          338519                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9518                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3150516                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              17309574                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3148783                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1565969                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3842305                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1125228                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        552208                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           20                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1554632                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       102086                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8455748                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.538035                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.294720                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4613443     54.56%     54.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          253973      3.00%     57.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          474394      5.61%     63.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          470398      5.56%     68.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          293044      3.47%     72.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          232353      2.75%     74.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          147214      1.74%     76.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          137627      1.63%     78.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1833302     21.68%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8455748                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.367538                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.020441                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3286886                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       546076                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3689529                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        22771                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        910479                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       530710                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          234                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      20765723                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1305                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        910479                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3526827                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         102057                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       117286                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3467832                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       331261                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      20016137                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        136636                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       102524                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     28097371                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     93380454                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     93380454                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17312818                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10784517                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3549                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         1706                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           929527                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1857303                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       944524                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        11826                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       392155                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          18862621                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3412                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         14990886                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        29550                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6421931                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     19668505                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples      8455748                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.772863                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.892133                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      2915358     34.48%     34.48% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1812435     21.43%     55.91% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1243818     14.71%     70.62% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       791858      9.36%     79.99% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       826174      9.77%     89.76% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       404725      4.79%     94.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       315966      3.74%     98.28% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        72188      0.85%     99.13% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        73226      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8455748                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          93309     72.38%     72.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         18298     14.19%     86.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        17317     13.43%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     12543026     83.67%     83.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       201341      1.34%     85.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1705      0.01%     85.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1449775      9.67%     94.70% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       795039      5.30%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      14990886                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.749794                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             128924                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008600                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     38595991                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     25288002                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     14648674                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      15119810                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        47230                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       728301                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          192                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           38                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       229245                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        910479                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          54177                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         9117                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     18866036                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        37853                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1857303                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       944524                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         1706                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          7072                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           38                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       131225                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       119080                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       250305                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     14792447                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1384265                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       198436                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2161528                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2095724                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            777263                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.726632                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              14653491                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             14648674                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          9334395                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         26794204                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.709850                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.348374                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10083831                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12416530                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6449527                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3412                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       214281                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7545269                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.645605                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.143619                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2883103     38.21%     38.21% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2103667     27.88%     66.09% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       873290     11.57%     77.67% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       435745      5.78%     83.44% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       437172      5.79%     89.23% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       176962      2.35%     91.58% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       180932      2.40%     93.98% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        95226      1.26%     95.24% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       359172      4.76%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7545269                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10083831                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12416530                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1844275                       # Number of memory references committed
system.switch_cpus3.commit.loads              1128996                       # Number of loads committed
system.switch_cpus3.commit.membars               1706                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1792194                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11186390                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       256099                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       359172                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            26052154                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           38643206                       # The number of ROB writes
system.switch_cpus3.timesIdled                   3536                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 111479                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10083831                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12416530                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10083831                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.849600                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.849600                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.177024                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.177024                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        66452155                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       20349272                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       19071677                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3412                       # number of misc regfile writes
system.l2.replacements                           7656                       # number of replacements
system.l2.tagsinuse                             16384                       # Cycle average of tags in use
system.l2.total_refs                           710742                       # Total number of references to valid blocks.
system.l2.sampled_refs                          24040                       # Sample count of references to valid blocks.
system.l2.avg_refs                          29.564975                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           105.521058                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     10.965229                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   1127.252609                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     14.582848                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    957.339549                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     11.477141                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   1183.552678                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     12.749261                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    560.123097                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           3738.803727                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           3217.696987                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           3238.378959                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           2205.556858                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.006440                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000669                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.068802                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000890                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.058431                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000701                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.072238                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000778                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.034187                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.228198                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.196393                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.197655                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.134617                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data         7654                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         3517                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         4884                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         2874                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   18929                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             4658                       # number of Writeback hits
system.l2.Writeback_hits::total                  4658                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data         7654                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         3517                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         4884                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         2874                       # number of demand (read+write) hits
system.l2.demand_hits::total                    18929                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data         7654                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         3517                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         4884                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         2874                       # number of overall hits
system.l2.overall_hits::total                   18929                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         2217                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         1857                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         2390                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         1138                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  7655                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         2217                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1857                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         2390                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         1138                       # number of demand (read+write) misses
system.l2.demand_misses::total                   7655                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         2217                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1857                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         2390                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         1138                       # number of overall misses
system.l2.overall_misses::total                  7655                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       445675                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    106582970                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       761612                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     85711653                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       608882                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    107589594                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst       617988                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     52843042                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       355161416                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       445675                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    106582970                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       761612                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     85711653                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       608882                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    107589594                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst       617988                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     52843042                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        355161416                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       445675                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    106582970                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       761612                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     85711653                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       608882                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    107589594                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst       617988                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     52843042                       # number of overall miss cycles
system.l2.overall_miss_latency::total       355161416                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         9871                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         5374                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         7274                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         4012                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               26584                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         4658                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              4658                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         9871                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         5374                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         7274                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         4012                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                26584                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         9871                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         5374                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         7274                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         4012                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               26584                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.224597                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.345553                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.328568                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.283649                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.287955                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.224597                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.345553                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.328568                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.283649                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.287955                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.224597                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.345553                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.328568                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.283649                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.287955                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 40515.909091                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 48075.313487                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 50774.133333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 46155.978998                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 46837.076923                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 45016.566527                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst        44142                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 46435.010545                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 46396.004703                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 40515.909091                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 48075.313487                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 50774.133333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 46155.978998                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 46837.076923                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 45016.566527                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst        44142                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 46435.010545                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 46396.004703                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 40515.909091                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 48075.313487                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 50774.133333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 46155.978998                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 46837.076923                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 45016.566527                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst        44142                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 46435.010545                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 46396.004703                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1896                       # number of writebacks
system.l2.writebacks::total                      1896                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         2217                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         1857                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         2390                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         1138                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             7655                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         2217                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         1857                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         2390                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         1138                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              7655                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         2217                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         1857                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         2390                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         1138                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             7655                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       382841                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     93901665                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       676496                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     74982971                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       533315                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     93797088                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst       537161                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     46261375                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    311072912                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       382841                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     93901665                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       676496                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     74982971                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       533315                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     93797088                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst       537161                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     46261375                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    311072912                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       382841                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     93901665                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       676496                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     74982971                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       533315                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     93797088                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst       537161                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     46261375                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    311072912                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.224597                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.345553                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.328568                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.283649                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.287955                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.224597                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.345553                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.328568                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.283649                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.287955                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.224597                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.345553                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.328568                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.283649                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.287955                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 34803.727273                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 42355.284168                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 45099.733333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 40378.551966                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 41024.230769                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 39245.643515                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 38368.642857                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 40651.471880                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40636.565905                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 34803.727273                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 42355.284168                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 45099.733333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 40378.551966                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 41024.230769                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 39245.643515                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 38368.642857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 40651.471880                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40636.565905                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 34803.727273                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 42355.284168                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 45099.733333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 40378.551966                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 41024.230769                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 39245.643515                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 38368.642857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 40651.471880                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40636.565905                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               550.965205                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001571343                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1817733.834846                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.965205                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.017572                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.882957                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1563682                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1563682                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1563682                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1563682                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1563682                       # number of overall hits
system.cpu0.icache.overall_hits::total        1563682                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       521045                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       521045                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       521045                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       521045                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       521045                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       521045                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1563693                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1563693                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1563693                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1563693                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1563693                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1563693                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 47367.727273                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 47367.727273                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 47367.727273                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 47367.727273                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 47367.727273                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 47367.727273                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       482015                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       482015                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       482015                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       482015                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       482015                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       482015                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000007                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000007                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000007                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000007                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 43819.545455                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 43819.545455                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 43819.545455                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 43819.545455                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 43819.545455                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 43819.545455                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  9871                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174468302                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10127                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              17228.034166                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   229.894704                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    26.105296                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.898026                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.101974                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1166526                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1166526                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       776692                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        776692                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1664                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1664                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1598                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1598                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1943218                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1943218                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1943218                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1943218                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        38355                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        38355                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        38355                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         38355                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        38355                       # number of overall misses
system.cpu0.dcache.overall_misses::total        38355                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1162287252                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1162287252                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1162287252                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1162287252                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1162287252                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1162287252                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1204881                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1204881                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1664                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1664                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1981573                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1981573                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1981573                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1981573                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.031833                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031833                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.019356                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019356                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019356                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019356                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 30303.408995                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 30303.408995                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 30303.408995                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 30303.408995                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 30303.408995                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 30303.408995                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1583                       # number of writebacks
system.cpu0.dcache.writebacks::total             1583                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        28484                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        28484                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        28484                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        28484                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        28484                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        28484                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         9871                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         9871                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         9871                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         9871                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         9871                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         9871                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    181778988                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    181778988                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    181778988                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    181778988                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    181778988                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    181778988                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008193                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008193                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004981                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004981                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004981                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004981                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 18415.458211                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 18415.458211                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 18415.458211                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18415.458211                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 18415.458211                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18415.458211                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               541.939423                       # Cycle average of tags in use
system.cpu1.icache.total_refs               913273104                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1685005.726937                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.939423                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.023941                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.868493                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1807114                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1807114                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1807114                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1807114                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1807114                       # number of overall hits
system.cpu1.icache.overall_hits::total        1807114                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       877348                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       877348                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       877348                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       877348                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       877348                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       877348                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1807130                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1807130                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1807130                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1807130                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1807130                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1807130                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000009                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000009                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 54834.250000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 54834.250000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 54834.250000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 54834.250000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 54834.250000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 54834.250000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       795976                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       795976                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       795976                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       795976                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       795976                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       795976                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 53065.066667                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 53065.066667                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 53065.066667                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 53065.066667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 53065.066667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 53065.066667                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5374                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               207687093                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5630                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              36889.359325                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   199.280059                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    56.719941                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.778438                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.221562                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      2235869                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2235869                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       479819                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        479819                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1101                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1101                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1100                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1100                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      2715688                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2715688                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      2715688                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2715688                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        17846                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        17846                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        17846                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         17846                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        17846                       # number of overall misses
system.cpu1.dcache.overall_misses::total        17846                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    702875573                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    702875573                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    702875573                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    702875573                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    702875573                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    702875573                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      2253715                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2253715                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       479819                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       479819                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1101                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1101                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1100                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1100                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      2733534                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2733534                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      2733534                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2733534                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.007918                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.007918                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006529                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006529                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006529                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006529                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 39385.608708                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 39385.608708                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 39385.608708                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 39385.608708                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 39385.608708                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 39385.608708                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          934                       # number of writebacks
system.cpu1.dcache.writebacks::total              934                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        12472                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        12472                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        12472                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        12472                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        12472                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        12472                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5374                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5374                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5374                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5374                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5374                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5374                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    119173662                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    119173662                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    119173662                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    119173662                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    119173662                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    119173662                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002385                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002385                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001966                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001966                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001966                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001966                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 22175.969855                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 22175.969855                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 22175.969855                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 22175.969855                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 22175.969855                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 22175.969855                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               495.969418                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1006595576                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2029426.564516                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.969418                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020784                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.794823                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1514821                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1514821                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1514821                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1514821                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1514821                       # number of overall hits
system.cpu2.icache.overall_hits::total        1514821                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       797374                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       797374                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       797374                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       797374                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       797374                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       797374                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1514837                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1514837                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1514837                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1514837                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1514837                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1514837                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 49835.875000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 49835.875000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 49835.875000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 49835.875000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 49835.875000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 49835.875000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       623777                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       623777                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       623777                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       623777                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       623777                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       623777                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 47982.846154                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 47982.846154                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 47982.846154                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 47982.846154                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 47982.846154                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 47982.846154                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  7274                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               165475410                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  7530                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              21975.486056                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   225.039792                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    30.960208                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.879062                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.120938                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1047472                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1047472                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       690569                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        690569                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         2175                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         2175                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1634                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1634                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1738041                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1738041                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1738041                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1738041                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        15841                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        15841                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        15841                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         15841                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        15841                       # number of overall misses
system.cpu2.dcache.overall_misses::total        15841                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    534175418                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    534175418                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    534175418                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    534175418                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    534175418                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    534175418                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1063313                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1063313                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       690569                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       690569                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         2175                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         2175                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1634                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1634                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1753882                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1753882                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1753882                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1753882                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.014898                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.014898                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.009032                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.009032                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.009032                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.009032                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 33721.066726                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 33721.066726                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 33721.066726                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 33721.066726                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 33721.066726                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 33721.066726                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         1274                       # number of writebacks
system.cpu2.dcache.writebacks::total             1274                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         8567                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         8567                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         8567                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         8567                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         8567                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         8567                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         7274                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         7274                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         7274                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         7274                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         7274                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         7274                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    156833185                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    156833185                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    156833185                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    156833185                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    156833185                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    156833185                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006841                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006841                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004147                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004147                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004147                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004147                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 21560.789799                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 21560.789799                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 21560.789799                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 21560.789799                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 21560.789799                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 21560.789799                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               462.977346                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1004514489                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2169577.730022                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    13.977346                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          449                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.022400                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.719551                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.741951                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1554615                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1554615                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1554615                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1554615                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1554615                       # number of overall hits
system.cpu3.icache.overall_hits::total        1554615                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           17                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           17                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           17                       # number of overall misses
system.cpu3.icache.overall_misses::total           17                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst       807721                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total       807721                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst       807721                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total       807721                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst       807721                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total       807721                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1554632                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1554632                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1554632                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1554632                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1554632                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1554632                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000011                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000011                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst        47513                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total        47513                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst        47513                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total        47513                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst        47513                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total        47513                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            3                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst       654757                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total       654757                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst       654757                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total       654757                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst       654757                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total       654757                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 46768.357143                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 46768.357143                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 46768.357143                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 46768.357143                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 46768.357143                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 46768.357143                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  4012                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               153870950                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  4268                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              36052.237582                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   220.942678                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    35.057322                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.863057                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.136943                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1055843                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1055843                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       711931                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        711931                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1706                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1706                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1706                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1706                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1767774                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1767774                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1767774                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1767774                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        10541                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        10541                       # number of ReadReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        10541                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         10541                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        10541                       # number of overall misses
system.cpu3.dcache.overall_misses::total        10541                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    363051362                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    363051362                       # number of ReadReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    363051362                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    363051362                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    363051362                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    363051362                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1066384                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1066384                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       711931                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       711931                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1706                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1706                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1706                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1706                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1778315                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1778315                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1778315                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1778315                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.009885                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.009885                       # miss rate for ReadReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.005928                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.005928                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.005928                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.005928                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 34441.833033                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 34441.833033                       # average ReadReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 34441.833033                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 34441.833033                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 34441.833033                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 34441.833033                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          867                       # number of writebacks
system.cpu3.dcache.writebacks::total              867                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         6529                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         6529                       # number of ReadReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         6529                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         6529                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         6529                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         6529                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         4012                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         4012                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         4012                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         4012                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         4012                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         4012                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     76843243                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     76843243                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     76843243                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     76843243                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     76843243                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     76843243                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003762                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003762                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002256                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002256                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002256                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002256                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 19153.350698                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 19153.350698                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 19153.350698                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 19153.350698                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 19153.350698                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 19153.350698                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
