../Core/Src/io/io.c:200:6:TIM_CCMR1_w	16	static
../Core/Src/io/io.c:266:6:TIM_BDTR_w	16	static
../Core/Src/io/io.c:270:6:TIM_CCER_w	16	static
../Core/Src/io/io.c:274:6:TIM_ARR_w	24	static
../Core/Src/io/io.c:281:6:TIM_PSC_w	24	static
../Core/Src/io/io.c:288:6:TIM_EGR_w	16	static
../Core/Src/io/io.c:292:10:TIM_CCR2_wr	24	static
../Core/Src/io/io.c:300:10:TIM_CCR1_wr	24	static
../Core/Src/io/io.c:314:6:TIM_CR1_w	16	static
../Core/Src/io/io.c:318:10:DMA_ISR_r	16	static
../Core/Src/io/io.c:322:10:RCC_AHB1ENR_wr	16	static
../Core/Src/io/io.c:326:10:RCC_APB2ENR_wr	16	static
../Core/Src/io/io.c:330:6:DMA_IFCR_w	16	static
../Core/Src/io/io.c:334:6:DMA1_Channel_CNDTR_w	16	static
../Core/Src/io/io.c:338:6:DMA1_Channel_CPAR_w	16	static
../Core/Src/io/io.c:342:6:DMA1_Channel_CMAR_w	16	static
../Core/Src/io/io.c:346:10:DMA1_Channel_CSELR_wr	16	static
../Core/Src/io/io.c:350:10:USART_CR3_wr	16	static
../Core/Src/io/io.c:354:10:DMA1_Channel_CCR_wr	16	static
../Core/Src/io/io.c:358:10:GPIO_OTYPER_wr	16	static
../Core/Src/io/io.c:362:10:I2C_ISR_r	16	static
../Core/Src/io/io.c:367:10:I2C_CR2_wr	24	static
../Core/Src/io/io.c:380:10:I2C_CR1_wr	16	static
../Core/Src/io/io.c:385:6:I2C_TXDR_w	16	static
../Core/Src/io/io.c:390:10:I2C_RXDR_r	16	static
../Core/Src/io/io.c:395:6:I2C_TIMINGR_w	16	static
../Core/Src/io/io.c:399:9:USART_RDR_r	16	static
../Core/Src/io/io.c:403:6:USART_TDR_w	16	static
../Core/Src/io/io.c:407:9:USART_ISR_r	16	static
../Core/Src/io/io.c:412:10:USART_CR1_wr	16	static
../Core/Src/io/io.c:422:6:USART_BRR_w	16	static
../Core/Src/io/io.c:426:10:RCC_APB1ENR1_wr	16	static
../Core/Src/io/io.c:430:10:RCC_AHB2ENR_wr	16	static
../Core/Src/io/io.c:434:6:GPIO_AFR_w	24	static
../Core/Src/io/io.c:444:6:GPIO_BSRR_w	16	static
../Core/Src/io/io.c:449:6:GPIO_MODER_w	16	static
