

================================================================
== Vivado HLS Report for 'matrixmul_1D_rev2'
================================================================
* Date:           Fri Jun  3 14:51:24 2022

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        HW2_2_HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.508|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  6357475|  6357475|  6357475|  6357475|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                 |      Latency      | Iteration|  Initiation Interval  |  Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- memset_A       |    16383|    16383|         1|          -|          -|  16384|    no    |
        |- memset_B       |    16383|    16383|         1|          -|          -|  16384|    no    |
        |- Loop 3         |      112|      112|        16|          -|          -|      7|    no    |
        | + Loop 3.1      |       14|       14|         2|          -|          -|      7|    no    |
        |- Loop 4         |      112|      112|        16|          -|          -|      7|    no    |
        | + Loop 4.1      |       14|       14|         2|          -|          -|      7|    no    |
        |- Loop 5         |  6324480|  6324480|     49410|          -|          -|    128|    no    |
        | + Loop 5.1      |    49408|    49408|       386|          -|          -|    128|    no    |
        |  ++ Loop 5.1.1  |      384|      384|         3|          -|          -|    128|    no    |
        +-----------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      1|       -|      -|
|Expression       |        -|      -|       0|    303|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |       16|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    239|
|Register         |        -|      -|     177|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       16|      1|     177|    542|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        5|   ~0  |   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |matrixmul_1D_rev2bkb_U1  |matrixmul_1D_rev2bkb  | i0 + i1 * i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    +-------+---------------------+---------+---+----+-------+-----+------+-------------+
    | Memory|        Module       | BRAM_18K| FF| LUT| Words | Bits| Banks| W*Bits*Banks|
    +-------+---------------------+---------+---+----+-------+-----+------+-------------+
    |A_U    |matrixmul_1D_rev2_A  |        8|  0|   0|  16384|    8|     1|       131072|
    |B_U    |matrixmul_1D_rev2_A  |        8|  0|   0|  16384|    8|     1|       131072|
    +-------+---------------------+---------+---+----+-------+-----+------+-------------+
    |Total  |                     |       16|  0|   0|  32768|   16|     2|       262144|
    +-------+---------------------+---------+---+----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_314_p2         |     +    |      0|  0|  12|           3|           1|
    |i_2_fu_353_p2         |     +    |      0|  0|  12|           3|           1|
    |i_3_fu_422_p2         |     +    |      0|  0|  15|           8|           1|
    |indvarinc1_fu_291_p2  |     +    |      0|  0|  19|          14|           1|
    |indvarinc_fu_274_p2   |     +    |      0|  0|  19|          14|           1|
    |j_1_fu_326_p2         |     +    |      0|  0|  12|           3|           1|
    |j_2_fu_373_p2         |     +    |      0|  0|  12|           3|           1|
    |j_3_fu_450_p2         |     +    |      0|  0|  15|           8|           1|
    |k_1_fu_466_p2         |     +    |      0|  0|  15|           8|           1|
    |tmp_11_fu_509_p2      |     +    |      0|  0|  19|          14|          14|
    |tmp_13_fu_472_p2      |     +    |      0|  0|  19|          14|          14|
    |tmp_16_fu_494_p2      |     +    |      0|  0|  19|          14|          14|
    |tmp_9_fu_391_p2       |     +    |      0|  0|  14|          10|          10|
    |exitcond3_fu_367_p2   |   icmp   |      0|  0|   9|           3|           2|
    |exitcond4_fu_347_p2   |   icmp   |      0|  0|   9|           3|           2|
    |exitcond5_fu_320_p2   |   icmp   |      0|  0|   9|           3|           2|
    |exitcond6_fu_308_p2   |   icmp   |      0|  0|   9|           3|           2|
    |exitcond7_fu_460_p2   |   icmp   |      0|  0|  13|           8|           9|
    |exitcond9_fu_444_p2   |   icmp   |      0|  0|  13|           8|           9|
    |exitcond_fu_416_p2    |   icmp   |      0|  0|  13|           8|           9|
    |tmp_1_fu_285_p2       |   icmp   |      0|  0|  13|          14|           2|
    |tmp_3_fu_302_p2       |   icmp   |      0|  0|  13|          14|           2|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 303|         180|         100|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |A_address0        |  21|          4|   14|         56|
    |A_d0              |  15|          3|    8|         24|
    |B_address0        |  21|          4|   14|         56|
    |B_d0              |  15|          3|    8|         24|
    |Input_r_address0  |  15|          3|   15|         45|
    |ap_NS_fsm         |  62|         15|    1|         15|
    |i1_reg_205        |   9|          2|    3|          6|
    |i6_reg_229        |   9|          2|    8|         16|
    |i_reg_182         |   9|          2|    3|          6|
    |invdar1_reg_171   |   9|          2|   14|         28|
    |invdar_reg_160    |   9|          2|   14|         28|
    |j2_reg_217        |   9|          2|    3|          6|
    |j7_reg_240        |   9|          2|    8|         16|
    |j_reg_194         |   9|          2|    3|          6|
    |k_reg_263         |   9|          2|    8|         16|
    |sum_reg_251       |   9|          2|   23|         46|
    +------------------+----+-----------+-----+-----------+
    |Total             | 239|         52|  147|        394|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------+----+----+-----+-----------+
    |       Name       | FF | LUT| Bits| Const Bits|
    +------------------+----+----+-----+-----------+
    |A_load_reg_646    |   8|   0|    8|          0|
    |B_load_reg_651    |   8|   0|    8|          0|
    |ap_CS_fsm         |  14|   0|   14|          0|
    |i1_reg_205        |   3|   0|    3|          0|
    |i6_reg_229        |   8|   0|    8|          0|
    |i_1_reg_551       |   3|   0|    3|          0|
    |i_2_reg_577       |   3|   0|    3|          0|
    |i_3_reg_603       |   8|   0|    8|          0|
    |i_reg_182         |   3|   0|    3|          0|
    |invdar1_reg_171   |  14|   0|   14|          0|
    |invdar_reg_160    |  14|   0|   14|          0|
    |j2_reg_217        |   3|   0|    3|          0|
    |j7_cast3_reg_614  |   8|   0|   14|          6|
    |j7_reg_240        |   8|   0|    8|          0|
    |j_1_reg_559       |   3|   0|    3|          0|
    |j_2_reg_590       |   3|   0|    3|          0|
    |j_3_reg_623       |   8|   0|    8|          0|
    |j_reg_194         |   3|   0|    3|          0|
    |k_1_reg_631       |   8|   0|    8|          0|
    |k_reg_263         |   8|   0|    8|          0|
    |sum_reg_251       |  23|   0|   23|          0|
    |tmp_5_reg_582     |   3|   0|   10|          7|
    |tmp_8_reg_564     |   6|   0|   64|         58|
    |tmp_s_reg_608     |   7|   0|   14|          7|
    +------------------+----+----+-----+-----------+
    |Total             | 177|   0|  255|         78|
    +------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+-------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+------------------+-----+-----+------------+-------------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs | matrixmul_1D_rev2 | return value |
|ap_rst            |  in |    1| ap_ctrl_hs | matrixmul_1D_rev2 | return value |
|ap_start          |  in |    1| ap_ctrl_hs | matrixmul_1D_rev2 | return value |
|ap_done           | out |    1| ap_ctrl_hs | matrixmul_1D_rev2 | return value |
|ap_idle           | out |    1| ap_ctrl_hs | matrixmul_1D_rev2 | return value |
|ap_ready          | out |    1| ap_ctrl_hs | matrixmul_1D_rev2 | return value |
|Input_r_address0  | out |   15|  ap_memory |      Input_r      |     array    |
|Input_r_ce0       | out |    1|  ap_memory |      Input_r      |     array    |
|Input_r_q0        |  in |    8|  ap_memory |      Input_r      |     array    |
|AB_address0       | out |   14|  ap_memory |         AB        |     array    |
|AB_ce0            | out |    1|  ap_memory |         AB        |     array    |
|AB_we0            | out |    1|  ap_memory |         AB        |     array    |
|AB_d0             | out |   32|  ap_memory |         AB        |     array    |
+------------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / (!tmp_1)
	3  / (tmp_1)
3 --> 
	3  / (!tmp_3)
	4  / (tmp_3)
4 --> 
	5  / (!exitcond6)
	7  / (exitcond6)
5 --> 
	6  / (!exitcond5)
	4  / (exitcond5)
6 --> 
	5  / true
7 --> 
	8  / (!exitcond4)
	10  / (exitcond4)
8 --> 
	9  / (!exitcond3)
	7  / (exitcond3)
9 --> 
	8  / true
10 --> 
	11  / (!exitcond)
11 --> 
	12  / (!exitcond9)
	10  / (exitcond9)
12 --> 
	13  / (!exitcond7)
	11  / (exitcond7)
13 --> 
	14  / true
14 --> 
	12  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32768 x i8]* %Input_r) nounwind, !map !7"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([16384 x i32]* %AB) nounwind, !map !13"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([18 x i8]* @matrixmul_1D_rev2_st) nounwind"   --->   Operation 17 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (3.25ns)   --->   "%A = alloca [16384 x i8], align 16" [HW2_2_HLS/1DmatrixMul_rev2.cpp:16]   --->   Operation 18 'alloca' 'A' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_1 : Operation 19 [1/1] (3.25ns)   --->   "%B = alloca [16384 x i8], align 16" [HW2_2_HLS/1DmatrixMul_rev2.cpp:17]   --->   Operation 19 'alloca' 'B' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_1 : Operation 20 [1/1] (1.76ns)   --->   "br label %meminst"   --->   Operation 20 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%invdar = phi i14 [ 0, %0 ], [ %indvarinc, %meminst ]" [HW2_2_HLS/1DmatrixMul_rev2.cpp:16]   --->   Operation 21 'phi' 'invdar' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.81ns)   --->   "%indvarinc = add i14 %invdar, 1" [HW2_2_HLS/1DmatrixMul_rev2.cpp:16]   --->   Operation 22 'add' 'indvarinc' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp = zext i14 %invdar to i64" [HW2_2_HLS/1DmatrixMul_rev2.cpp:16]   --->   Operation 23 'zext' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%A_addr = getelementptr [16384 x i8]* %A, i64 0, i64 %tmp" [HW2_2_HLS/1DmatrixMul_rev2.cpp:16]   --->   Operation 24 'getelementptr' 'A_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (3.25ns)   --->   "store i8 0, i8* %A_addr, align 1" [HW2_2_HLS/1DmatrixMul_rev2.cpp:16]   --->   Operation 25 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_2 : Operation 26 [1/1] (2.20ns)   --->   "%tmp_1 = icmp eq i14 %invdar, -1" [HW2_2_HLS/1DmatrixMul_rev2.cpp:16]   --->   Operation 26 'icmp' 'tmp_1' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopName([9 x i8]* @memset_A_str) nounwind"   --->   Operation 27 'specloopname' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16384, i64 16384, i64 16384) nounwind"   --->   Operation 28 'speclooptripcount' 'empty_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "br i1 %tmp_1, label %meminst18.preheader, label %meminst" [HW2_2_HLS/1DmatrixMul_rev2.cpp:16]   --->   Operation 29 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.76ns)   --->   "br label %meminst18" [HW2_2_HLS/1DmatrixMul_rev2.cpp:17]   --->   Operation 30 'br' <Predicate = (tmp_1)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%invdar1 = phi i14 [ %indvarinc1, %meminst18 ], [ 0, %meminst18.preheader ]" [HW2_2_HLS/1DmatrixMul_rev2.cpp:17]   --->   Operation 31 'phi' 'invdar1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (1.81ns)   --->   "%indvarinc1 = add i14 %invdar1, 1" [HW2_2_HLS/1DmatrixMul_rev2.cpp:17]   --->   Operation 32 'add' 'indvarinc1' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_2 = zext i14 %invdar1 to i64" [HW2_2_HLS/1DmatrixMul_rev2.cpp:17]   --->   Operation 33 'zext' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%B_addr = getelementptr [16384 x i8]* %B, i64 0, i64 %tmp_2" [HW2_2_HLS/1DmatrixMul_rev2.cpp:17]   --->   Operation 34 'getelementptr' 'B_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (3.25ns)   --->   "store i8 0, i8* %B_addr, align 1" [HW2_2_HLS/1DmatrixMul_rev2.cpp:17]   --->   Operation 35 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_3 : Operation 36 [1/1] (2.20ns)   --->   "%tmp_3 = icmp eq i14 %invdar1, -1" [HW2_2_HLS/1DmatrixMul_rev2.cpp:17]   --->   Operation 36 'icmp' 'tmp_3' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopName([9 x i8]* @memset_B_str) nounwind"   --->   Operation 37 'specloopname' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16384, i64 16384, i64 16384) nounwind"   --->   Operation 38 'speclooptripcount' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "br i1 %tmp_3, label %.preheader21.preheader, label %meminst18" [HW2_2_HLS/1DmatrixMul_rev2.cpp:17]   --->   Operation 39 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (1.76ns)   --->   "br label %.preheader21" [HW2_2_HLS/1DmatrixMul_rev2.cpp:19]   --->   Operation 40 'br' <Predicate = (tmp_3)> <Delay = 1.76>

State 4 <SV = 3> <Delay = 1.76>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%i = phi i3 [ %i_1, %.preheader21.loopexit ], [ 0, %.preheader21.preheader ]"   --->   Operation 41 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (1.13ns)   --->   "%exitcond6 = icmp eq i3 %i, -1" [HW2_2_HLS/1DmatrixMul_rev2.cpp:19]   --->   Operation 42 'icmp' 'exitcond6' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 7, i64 7, i64 7) nounwind"   --->   Operation 43 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (1.65ns)   --->   "%i_1 = add i3 %i, 1" [HW2_2_HLS/1DmatrixMul_rev2.cpp:19]   --->   Operation 44 'add' 'i_1' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "br i1 %exitcond6, label %.preheader16.preheader, label %.preheader17.preheader" [HW2_2_HLS/1DmatrixMul_rev2.cpp:19]   --->   Operation 45 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (1.76ns)   --->   "br label %.preheader17" [HW2_2_HLS/1DmatrixMul_rev2.cpp:20]   --->   Operation 46 'br' <Predicate = (!exitcond6)> <Delay = 1.76>
ST_4 : Operation 47 [1/1] (1.76ns)   --->   "br label %.preheader16" [HW2_2_HLS/1DmatrixMul_rev2.cpp:24]   --->   Operation 47 'br' <Predicate = (exitcond6)> <Delay = 1.76>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%j = phi i3 [ %j_1, %1 ], [ 0, %.preheader17.preheader ]"   --->   Operation 48 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (1.13ns)   --->   "%exitcond5 = icmp eq i3 %j, -1" [HW2_2_HLS/1DmatrixMul_rev2.cpp:20]   --->   Operation 49 'icmp' 'exitcond5' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 7, i64 7, i64 7) nounwind"   --->   Operation 50 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (1.65ns)   --->   "%j_1 = add i3 %j, 1" [HW2_2_HLS/1DmatrixMul_rev2.cpp:20]   --->   Operation 51 'add' 'j_1' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "br i1 %exitcond5, label %.preheader21.loopexit, label %1" [HW2_2_HLS/1DmatrixMul_rev2.cpp:20]   --->   Operation 52 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_7 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i4.i3(i3 %i, i4 0, i3 %j)" [HW2_2_HLS/1DmatrixMul_rev2.cpp:21]   --->   Operation 53 'bitconcatenate' 'tmp_7' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_8 = zext i10 %tmp_7 to i64" [HW2_2_HLS/1DmatrixMul_rev2.cpp:21]   --->   Operation 54 'zext' 'tmp_8' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%Input_addr = getelementptr [32768 x i8]* %Input_r, i64 0, i64 %tmp_8" [HW2_2_HLS/1DmatrixMul_rev2.cpp:21]   --->   Operation 55 'getelementptr' 'Input_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_5 : Operation 56 [2/2] (3.25ns)   --->   "%Input_load = load i8* %Input_addr, align 1" [HW2_2_HLS/1DmatrixMul_rev2.cpp:21]   --->   Operation 56 'load' 'Input_load' <Predicate = (!exitcond5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "br label %.preheader21"   --->   Operation 57 'br' <Predicate = (exitcond5)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 6.50>
ST_6 : Operation 58 [1/2] (3.25ns)   --->   "%Input_load = load i8* %Input_addr, align 1" [HW2_2_HLS/1DmatrixMul_rev2.cpp:21]   --->   Operation 58 'load' 'Input_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%A_addr_1 = getelementptr inbounds [16384 x i8]* %A, i64 0, i64 %tmp_8" [HW2_2_HLS/1DmatrixMul_rev2.cpp:21]   --->   Operation 59 'getelementptr' 'A_addr_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (3.25ns)   --->   "store i8 %Input_load, i8* %A_addr_1, align 1" [HW2_2_HLS/1DmatrixMul_rev2.cpp:21]   --->   Operation 60 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "br label %.preheader17" [HW2_2_HLS/1DmatrixMul_rev2.cpp:20]   --->   Operation 61 'br' <Predicate = true> <Delay = 0.00>

State 7 <SV = 4> <Delay = 1.76>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%i1 = phi i3 [ %i_2, %.preheader16.loopexit ], [ 0, %.preheader16.preheader ]"   --->   Operation 62 'phi' 'i1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (1.13ns)   --->   "%exitcond4 = icmp eq i3 %i1, -1" [HW2_2_HLS/1DmatrixMul_rev2.cpp:24]   --->   Operation 63 'icmp' 'exitcond4' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 7, i64 7, i64 7) nounwind"   --->   Operation 64 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 65 [1/1] (1.65ns)   --->   "%i_2 = add i3 %i1, 1" [HW2_2_HLS/1DmatrixMul_rev2.cpp:24]   --->   Operation 65 'add' 'i_2' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %.preheader10.preheader, label %.preheader15.preheader" [HW2_2_HLS/1DmatrixMul_rev2.cpp:24]   --->   Operation 66 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_5 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %i1, i7 0)" [HW2_2_HLS/1DmatrixMul_rev2.cpp:26]   --->   Operation 67 'bitconcatenate' 'tmp_5' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_7 : Operation 68 [1/1] (1.76ns)   --->   "br label %.preheader15" [HW2_2_HLS/1DmatrixMul_rev2.cpp:25]   --->   Operation 68 'br' <Predicate = (!exitcond4)> <Delay = 1.76>
ST_7 : Operation 69 [1/1] (1.76ns)   --->   "br label %.preheader10" [HW2_2_HLS/1DmatrixMul_rev2.cpp:44]   --->   Operation 69 'br' <Predicate = (exitcond4)> <Delay = 1.76>

State 8 <SV = 5> <Delay = 4.98>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%j2 = phi i3 [ %j_2, %2 ], [ 0, %.preheader15.preheader ]"   --->   Operation 70 'phi' 'j2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 71 [1/1] (1.13ns)   --->   "%exitcond3 = icmp eq i3 %j2, -1" [HW2_2_HLS/1DmatrixMul_rev2.cpp:25]   --->   Operation 71 'icmp' 'exitcond3' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 7, i64 7, i64 7) nounwind"   --->   Operation 72 'speclooptripcount' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 73 [1/1] (1.65ns)   --->   "%j_2 = add i3 %j2, 1" [HW2_2_HLS/1DmatrixMul_rev2.cpp:25]   --->   Operation 73 'add' 'j_2' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %.preheader16.loopexit, label %2" [HW2_2_HLS/1DmatrixMul_rev2.cpp:25]   --->   Operation 74 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "%tmp1 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 -16, i3 %j2)" [HW2_2_HLS/1DmatrixMul_rev2.cpp:26]   --->   Operation 75 'bitconcatenate' 'tmp1' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%tmp1_cast = zext i8 %tmp1 to i10" [HW2_2_HLS/1DmatrixMul_rev2.cpp:26]   --->   Operation 76 'zext' 'tmp1_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_8 : Operation 77 [1/1] (1.73ns)   --->   "%tmp_9 = add i10 %tmp1_cast, %tmp_5" [HW2_2_HLS/1DmatrixMul_rev2.cpp:26]   --->   Operation 77 'add' 'tmp_9' <Predicate = (!exitcond3)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_4 = zext i10 %tmp_9 to i64" [HW2_2_HLS/1DmatrixMul_rev2.cpp:26]   --->   Operation 78 'zext' 'tmp_4' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%Input_addr_1 = getelementptr [32768 x i8]* %Input_r, i64 0, i64 %tmp_4" [HW2_2_HLS/1DmatrixMul_rev2.cpp:26]   --->   Operation 79 'getelementptr' 'Input_addr_1' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_8 : Operation 80 [2/2] (3.25ns)   --->   "%Input_load_1 = load i8* %Input_addr_1, align 1" [HW2_2_HLS/1DmatrixMul_rev2.cpp:26]   --->   Operation 80 'load' 'Input_load_1' <Predicate = (!exitcond3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "br label %.preheader16"   --->   Operation 81 'br' <Predicate = (exitcond3)> <Delay = 0.00>

State 9 <SV = 6> <Delay = 6.50>
ST_9 : Operation 82 [1/2] (3.25ns)   --->   "%Input_load_1 = load i8* %Input_addr_1, align 1" [HW2_2_HLS/1DmatrixMul_rev2.cpp:26]   --->   Operation 82 'load' 'Input_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_9 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_6 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i4.i3(i3 %i1, i4 0, i3 %j2)" [HW2_2_HLS/1DmatrixMul_rev2.cpp:26]   --->   Operation 83 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_10 = zext i10 %tmp_6 to i64" [HW2_2_HLS/1DmatrixMul_rev2.cpp:26]   --->   Operation 84 'zext' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 85 [1/1] (0.00ns)   --->   "%B_addr_1 = getelementptr inbounds [16384 x i8]* %B, i64 0, i64 %tmp_10" [HW2_2_HLS/1DmatrixMul_rev2.cpp:26]   --->   Operation 85 'getelementptr' 'B_addr_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 86 [1/1] (3.25ns)   --->   "store i8 %Input_load_1, i8* %B_addr_1, align 1" [HW2_2_HLS/1DmatrixMul_rev2.cpp:26]   --->   Operation 86 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_9 : Operation 87 [1/1] (0.00ns)   --->   "br label %.preheader15" [HW2_2_HLS/1DmatrixMul_rev2.cpp:25]   --->   Operation 87 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 5> <Delay = 1.91>
ST_10 : Operation 88 [1/1] (0.00ns)   --->   "%i6 = phi i8 [ %i_3, %.preheader10.loopexit ], [ 0, %.preheader10.preheader ]"   --->   Operation 88 'phi' 'i6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 89 [1/1] (1.55ns)   --->   "%exitcond = icmp eq i8 %i6, -128" [HW2_2_HLS/1DmatrixMul_rev2.cpp:44]   --->   Operation 89 'icmp' 'exitcond' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 90 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128) nounwind"   --->   Operation 90 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 91 [1/1] (1.91ns)   --->   "%i_3 = add i8 %i6, 1" [HW2_2_HLS/1DmatrixMul_rev2.cpp:44]   --->   Operation 91 'add' 'i_3' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 92 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %5, label %.preheader8.preheader" [HW2_2_HLS/1DmatrixMul_rev2.cpp:44]   --->   Operation 92 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_19 = trunc i8 %i6 to i7" [HW2_2_HLS/1DmatrixMul_rev2.cpp:44]   --->   Operation 93 'trunc' 'tmp_19' <Predicate = (!exitcond)> <Delay = 0.00>
ST_10 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_s = call i14 @_ssdm_op_BitConcatenate.i14.i7.i7(i7 %tmp_19, i7 0)" [HW2_2_HLS/1DmatrixMul_rev2.cpp:49]   --->   Operation 94 'bitconcatenate' 'tmp_s' <Predicate = (!exitcond)> <Delay = 0.00>
ST_10 : Operation 95 [1/1] (1.76ns)   --->   "br label %.preheader8" [HW2_2_HLS/1DmatrixMul_rev2.cpp:45]   --->   Operation 95 'br' <Predicate = (!exitcond)> <Delay = 1.76>
ST_10 : Operation 96 [1/1] (0.00ns)   --->   "ret void" [HW2_2_HLS/1DmatrixMul_rev2.cpp:56]   --->   Operation 96 'ret' <Predicate = (exitcond)> <Delay = 0.00>

State 11 <SV = 6> <Delay = 1.91>
ST_11 : Operation 97 [1/1] (0.00ns)   --->   "%j7 = phi i8 [ %j_3, %4 ], [ 0, %.preheader8.preheader ]"   --->   Operation 97 'phi' 'j7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 98 [1/1] (0.00ns)   --->   "%j7_cast3 = zext i8 %j7 to i14" [HW2_2_HLS/1DmatrixMul_rev2.cpp:45]   --->   Operation 98 'zext' 'j7_cast3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 99 [1/1] (1.55ns)   --->   "%exitcond9 = icmp eq i8 %j7, -128" [HW2_2_HLS/1DmatrixMul_rev2.cpp:45]   --->   Operation 99 'icmp' 'exitcond9' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 100 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128) nounwind"   --->   Operation 100 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 101 [1/1] (1.91ns)   --->   "%j_3 = add i8 %j7, 1" [HW2_2_HLS/1DmatrixMul_rev2.cpp:45]   --->   Operation 101 'add' 'j_3' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 102 [1/1] (0.00ns)   --->   "br i1 %exitcond9, label %.preheader10.loopexit, label %.preheader.preheader" [HW2_2_HLS/1DmatrixMul_rev2.cpp:45]   --->   Operation 102 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 103 [1/1] (1.76ns)   --->   "br label %.preheader" [HW2_2_HLS/1DmatrixMul_rev2.cpp:48]   --->   Operation 103 'br' <Predicate = (!exitcond9)> <Delay = 1.76>
ST_11 : Operation 104 [1/1] (0.00ns)   --->   "br label %.preheader10"   --->   Operation 104 'br' <Predicate = (exitcond9)> <Delay = 0.00>

State 12 <SV = 7> <Delay = 5.06>
ST_12 : Operation 105 [1/1] (0.00ns)   --->   "%sum = phi i23 [ %sum_1, %3 ], [ 0, %.preheader.preheader ]"   --->   Operation 105 'phi' 'sum' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 106 [1/1] (0.00ns)   --->   "%k = phi i8 [ %k_1, %3 ], [ 0, %.preheader.preheader ]"   --->   Operation 106 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 107 [1/1] (0.00ns)   --->   "%k_cast2 = zext i8 %k to i14" [HW2_2_HLS/1DmatrixMul_rev2.cpp:48]   --->   Operation 107 'zext' 'k_cast2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 108 [1/1] (1.55ns)   --->   "%exitcond7 = icmp eq i8 %k, -128" [HW2_2_HLS/1DmatrixMul_rev2.cpp:48]   --->   Operation 108 'icmp' 'exitcond7' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 109 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128) nounwind"   --->   Operation 109 'speclooptripcount' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 110 [1/1] (1.91ns)   --->   "%k_1 = add i8 %k, 1" [HW2_2_HLS/1DmatrixMul_rev2.cpp:48]   --->   Operation 110 'add' 'k_1' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 111 [1/1] (0.00ns)   --->   "br i1 %exitcond7, label %4, label %3" [HW2_2_HLS/1DmatrixMul_rev2.cpp:48]   --->   Operation 111 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 112 [1/1] (1.81ns)   --->   "%tmp_13 = add i14 %k_cast2, %tmp_s" [HW2_2_HLS/1DmatrixMul_rev2.cpp:49]   --->   Operation 112 'add' 'tmp_13' <Predicate = (!exitcond7)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_14 = zext i14 %tmp_13 to i64" [HW2_2_HLS/1DmatrixMul_rev2.cpp:49]   --->   Operation 113 'zext' 'tmp_14' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_12 : Operation 114 [1/1] (0.00ns)   --->   "%A_addr_2 = getelementptr inbounds [16384 x i8]* %A, i64 0, i64 %tmp_14" [HW2_2_HLS/1DmatrixMul_rev2.cpp:49]   --->   Operation 114 'getelementptr' 'A_addr_2' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_12 : Operation 115 [2/2] (3.25ns)   --->   "%A_load = load i8* %A_addr_2, align 1" [HW2_2_HLS/1DmatrixMul_rev2.cpp:49]   --->   Operation 115 'load' 'A_load' <Predicate = (!exitcond7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_12 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_20 = trunc i8 %k to i7" [HW2_2_HLS/1DmatrixMul_rev2.cpp:48]   --->   Operation 116 'trunc' 'tmp_20' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_12 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_15 = call i14 @_ssdm_op_BitConcatenate.i14.i7.i7(i7 %tmp_20, i7 0)" [HW2_2_HLS/1DmatrixMul_rev2.cpp:49]   --->   Operation 117 'bitconcatenate' 'tmp_15' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_12 : Operation 118 [1/1] (1.81ns)   --->   "%tmp_16 = add i14 %tmp_15, %j7_cast3" [HW2_2_HLS/1DmatrixMul_rev2.cpp:49]   --->   Operation 118 'add' 'tmp_16' <Predicate = (!exitcond7)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_17 = zext i14 %tmp_16 to i64" [HW2_2_HLS/1DmatrixMul_rev2.cpp:49]   --->   Operation 119 'zext' 'tmp_17' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_12 : Operation 120 [1/1] (0.00ns)   --->   "%B_addr_2 = getelementptr inbounds [16384 x i8]* %B, i64 0, i64 %tmp_17" [HW2_2_HLS/1DmatrixMul_rev2.cpp:49]   --->   Operation 120 'getelementptr' 'B_addr_2' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_12 : Operation 121 [2/2] (3.25ns)   --->   "%B_load = load i8* %B_addr_2, align 1" [HW2_2_HLS/1DmatrixMul_rev2.cpp:49]   --->   Operation 121 'load' 'B_load' <Predicate = (!exitcond7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_12 : Operation 122 [1/1] (0.00ns)   --->   "%sum_cast = zext i23 %sum to i32" [HW2_2_HLS/1DmatrixMul_rev2.cpp:48]   --->   Operation 122 'zext' 'sum_cast' <Predicate = (exitcond7)> <Delay = 0.00>
ST_12 : Operation 123 [1/1] (1.81ns)   --->   "%tmp_11 = add i14 %tmp_s, %j7_cast3" [HW2_2_HLS/1DmatrixMul_rev2.cpp:53]   --->   Operation 123 'add' 'tmp_11' <Predicate = (exitcond7)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_12 = zext i14 %tmp_11 to i64" [HW2_2_HLS/1DmatrixMul_rev2.cpp:53]   --->   Operation 124 'zext' 'tmp_12' <Predicate = (exitcond7)> <Delay = 0.00>
ST_12 : Operation 125 [1/1] (0.00ns)   --->   "%AB_addr = getelementptr [16384 x i32]* %AB, i64 0, i64 %tmp_12" [HW2_2_HLS/1DmatrixMul_rev2.cpp:53]   --->   Operation 125 'getelementptr' 'AB_addr' <Predicate = (exitcond7)> <Delay = 0.00>
ST_12 : Operation 126 [1/1] (3.25ns)   --->   "store i32 %sum_cast, i32* %AB_addr, align 4" [HW2_2_HLS/1DmatrixMul_rev2.cpp:53]   --->   Operation 126 'store' <Predicate = (exitcond7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_12 : Operation 127 [1/1] (0.00ns)   --->   "br label %.preheader8" [HW2_2_HLS/1DmatrixMul_rev2.cpp:45]   --->   Operation 127 'br' <Predicate = (exitcond7)> <Delay = 0.00>

State 13 <SV = 8> <Delay = 3.25>
ST_13 : Operation 128 [1/2] (3.25ns)   --->   "%A_load = load i8* %A_addr_2, align 1" [HW2_2_HLS/1DmatrixMul_rev2.cpp:49]   --->   Operation 128 'load' 'A_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_13 : Operation 129 [1/2] (3.25ns)   --->   "%B_load = load i8* %B_addr_2, align 1" [HW2_2_HLS/1DmatrixMul_rev2.cpp:49]   --->   Operation 129 'load' 'B_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>

State 14 <SV = 9> <Delay = 6.38>
ST_14 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_17_cast = zext i8 %A_load to i16" [HW2_2_HLS/1DmatrixMul_rev2.cpp:49]   --->   Operation 130 'zext' 'tmp_17_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_21_cast = zext i8 %B_load to i16" [HW2_2_HLS/1DmatrixMul_rev2.cpp:49]   --->   Operation 131 'zext' 'tmp_21_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 132 [1/1] (3.36ns)   --->   "%tmp_18 = mul i16 %tmp_21_cast, %tmp_17_cast" [HW2_2_HLS/1DmatrixMul_rev2.cpp:49]   --->   Operation 132 'mul' 'tmp_18' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_22_cast = zext i16 %tmp_18 to i23" [HW2_2_HLS/1DmatrixMul_rev2.cpp:49]   --->   Operation 133 'zext' 'tmp_22_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 134 [1/1] (3.02ns)   --->   "%sum_1 = add i23 %sum, %tmp_22_cast" [HW2_2_HLS/1DmatrixMul_rev2.cpp:49]   --->   Operation 134 'add' 'sum_1' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 135 [1/1] (0.00ns)   --->   "br label %.preheader" [HW2_2_HLS/1DmatrixMul_rev2.cpp:48]   --->   Operation 135 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ Input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ AB]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_15  (specbitsmap      ) [ 000000000000000]
StgValue_16  (specbitsmap      ) [ 000000000000000]
StgValue_17  (spectopmodule    ) [ 000000000000000]
A            (alloca           ) [ 001111111111111]
B            (alloca           ) [ 001111111111111]
StgValue_20  (br               ) [ 011000000000000]
invdar       (phi              ) [ 001000000000000]
indvarinc    (add              ) [ 011000000000000]
tmp          (zext             ) [ 000000000000000]
A_addr       (getelementptr    ) [ 000000000000000]
StgValue_25  (store            ) [ 000000000000000]
tmp_1        (icmp             ) [ 001000000000000]
empty        (specloopname     ) [ 000000000000000]
empty_3      (speclooptripcount) [ 000000000000000]
StgValue_29  (br               ) [ 011000000000000]
StgValue_30  (br               ) [ 001100000000000]
invdar1      (phi              ) [ 000100000000000]
indvarinc1   (add              ) [ 001100000000000]
tmp_2        (zext             ) [ 000000000000000]
B_addr       (getelementptr    ) [ 000000000000000]
StgValue_35  (store            ) [ 000000000000000]
tmp_3        (icmp             ) [ 000100000000000]
empty_4      (specloopname     ) [ 000000000000000]
empty_5      (speclooptripcount) [ 000000000000000]
StgValue_39  (br               ) [ 001100000000000]
StgValue_40  (br               ) [ 000111100000000]
i            (phi              ) [ 000011100000000]
exitcond6    (icmp             ) [ 000011100000000]
empty_6      (speclooptripcount) [ 000000000000000]
i_1          (add              ) [ 000111100000000]
StgValue_45  (br               ) [ 000000000000000]
StgValue_46  (br               ) [ 000011100000000]
StgValue_47  (br               ) [ 000011111100000]
j            (phi              ) [ 000001000000000]
exitcond5    (icmp             ) [ 000011100000000]
empty_7      (speclooptripcount) [ 000000000000000]
j_1          (add              ) [ 000011100000000]
StgValue_52  (br               ) [ 000000000000000]
tmp_7        (bitconcatenate   ) [ 000000000000000]
tmp_8        (zext             ) [ 000000100000000]
Input_addr   (getelementptr    ) [ 000000100000000]
StgValue_57  (br               ) [ 000111100000000]
Input_load   (load             ) [ 000000000000000]
A_addr_1     (getelementptr    ) [ 000000000000000]
StgValue_60  (store            ) [ 000000000000000]
StgValue_61  (br               ) [ 000011100000000]
i1           (phi              ) [ 000000010100000]
exitcond4    (icmp             ) [ 000000011100000]
empty_8      (speclooptripcount) [ 000000000000000]
i_2          (add              ) [ 000010011100000]
StgValue_66  (br               ) [ 000000000000000]
tmp_5        (bitconcatenate   ) [ 000000001100000]
StgValue_68  (br               ) [ 000000011100000]
StgValue_69  (br               ) [ 000000011111111]
j2           (phi              ) [ 000000001100000]
exitcond3    (icmp             ) [ 000000011100000]
empty_9      (speclooptripcount) [ 000000000000000]
j_2          (add              ) [ 000000011100000]
StgValue_74  (br               ) [ 000000000000000]
tmp1         (bitconcatenate   ) [ 000000000000000]
tmp1_cast    (zext             ) [ 000000000000000]
tmp_9        (add              ) [ 000000000000000]
tmp_4        (zext             ) [ 000000000000000]
Input_addr_1 (getelementptr    ) [ 000000000100000]
StgValue_81  (br               ) [ 000010011100000]
Input_load_1 (load             ) [ 000000000000000]
tmp_6        (bitconcatenate   ) [ 000000000000000]
tmp_10       (zext             ) [ 000000000000000]
B_addr_1     (getelementptr    ) [ 000000000000000]
StgValue_86  (store            ) [ 000000000000000]
StgValue_87  (br               ) [ 000000011100000]
i6           (phi              ) [ 000000000010000]
exitcond     (icmp             ) [ 000000000011111]
empty_10     (speclooptripcount) [ 000000000000000]
i_3          (add              ) [ 000000010011111]
StgValue_92  (br               ) [ 000000000000000]
tmp_19       (trunc            ) [ 000000000000000]
tmp_s        (bitconcatenate   ) [ 000000000001111]
StgValue_95  (br               ) [ 000000000011111]
StgValue_96  (ret              ) [ 000000000000000]
j7           (phi              ) [ 000000000001000]
j7_cast3     (zext             ) [ 000000000000111]
exitcond9    (icmp             ) [ 000000000011111]
empty_11     (speclooptripcount) [ 000000000000000]
j_3          (add              ) [ 000000000011111]
StgValue_102 (br               ) [ 000000000000000]
StgValue_103 (br               ) [ 000000000011111]
StgValue_104 (br               ) [ 000000010011111]
sum          (phi              ) [ 000000000000111]
k            (phi              ) [ 000000000000100]
k_cast2      (zext             ) [ 000000000000000]
exitcond7    (icmp             ) [ 000000000011111]
empty_12     (speclooptripcount) [ 000000000000000]
k_1          (add              ) [ 000000000011111]
StgValue_111 (br               ) [ 000000000000000]
tmp_13       (add              ) [ 000000000000000]
tmp_14       (zext             ) [ 000000000000000]
A_addr_2     (getelementptr    ) [ 000000000000010]
tmp_20       (trunc            ) [ 000000000000000]
tmp_15       (bitconcatenate   ) [ 000000000000000]
tmp_16       (add              ) [ 000000000000000]
tmp_17       (zext             ) [ 000000000000000]
B_addr_2     (getelementptr    ) [ 000000000000010]
sum_cast     (zext             ) [ 000000000000000]
tmp_11       (add              ) [ 000000000000000]
tmp_12       (zext             ) [ 000000000000000]
AB_addr      (getelementptr    ) [ 000000000000000]
StgValue_126 (store            ) [ 000000000000000]
StgValue_127 (br               ) [ 000000000011111]
A_load       (load             ) [ 000000000000001]
B_load       (load             ) [ 000000000000001]
tmp_17_cast  (zext             ) [ 000000000000000]
tmp_21_cast  (zext             ) [ 000000000000000]
tmp_18       (mul              ) [ 000000000000000]
tmp_22_cast  (zext             ) [ 000000000000000]
sum_1        (add              ) [ 000000000011111]
StgValue_135 (br               ) [ 000000000011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="Input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="AB">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AB"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="matrixmul_1D_rev2_st"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memset_A_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memset_B_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i3.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i3.i7"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i7.i7"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="A_alloca_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="B_alloca_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="A_addr_gep_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="14" slack="0"/>
<pin id="74" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/2 "/>
</bind>
</comp>

<comp id="76" class="1004" name="grp_access_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="14" slack="0"/>
<pin id="78" dir="0" index="1" bw="8" slack="0"/>
<pin id="79" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="80" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_25/2 StgValue_60/6 A_load/12 "/>
</bind>
</comp>

<comp id="83" class="1004" name="B_addr_gep_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="85" dir="0" index="1" bw="1" slack="0"/>
<pin id="86" dir="0" index="2" bw="14" slack="0"/>
<pin id="87" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr/3 "/>
</bind>
</comp>

<comp id="89" class="1004" name="grp_access_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="14" slack="0"/>
<pin id="91" dir="0" index="1" bw="8" slack="0"/>
<pin id="92" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="93" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_35/3 StgValue_86/9 B_load/12 "/>
</bind>
</comp>

<comp id="96" class="1004" name="Input_addr_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="8" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="10" slack="0"/>
<pin id="100" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Input_addr/5 "/>
</bind>
</comp>

<comp id="103" class="1004" name="grp_access_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="15" slack="0"/>
<pin id="105" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="106" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="107" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Input_load/5 Input_load_1/8 "/>
</bind>
</comp>

<comp id="109" class="1004" name="A_addr_1_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="10" slack="1"/>
<pin id="113" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_1/6 "/>
</bind>
</comp>

<comp id="117" class="1004" name="Input_addr_1_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="8" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="10" slack="0"/>
<pin id="121" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Input_addr_1/8 "/>
</bind>
</comp>

<comp id="125" class="1004" name="B_addr_1_gep_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="0" index="2" bw="10" slack="0"/>
<pin id="129" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr_1/9 "/>
</bind>
</comp>

<comp id="133" class="1004" name="A_addr_2_gep_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="14" slack="0"/>
<pin id="137" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_2/12 "/>
</bind>
</comp>

<comp id="140" class="1004" name="B_addr_2_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="14" slack="0"/>
<pin id="144" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr_2/12 "/>
</bind>
</comp>

<comp id="147" class="1004" name="AB_addr_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="14" slack="0"/>
<pin id="151" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="AB_addr/12 "/>
</bind>
</comp>

<comp id="154" class="1004" name="StgValue_126_access_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="14" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_126/12 "/>
</bind>
</comp>

<comp id="160" class="1005" name="invdar_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="14" slack="1"/>
<pin id="162" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="invdar (phireg) "/>
</bind>
</comp>

<comp id="164" class="1004" name="invdar_phi_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="1"/>
<pin id="166" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="167" dir="0" index="2" bw="14" slack="0"/>
<pin id="168" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="invdar/2 "/>
</bind>
</comp>

<comp id="171" class="1005" name="invdar1_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="14" slack="1"/>
<pin id="173" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="invdar1 (phireg) "/>
</bind>
</comp>

<comp id="175" class="1004" name="invdar1_phi_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="14" slack="0"/>
<pin id="177" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="178" dir="0" index="2" bw="1" slack="1"/>
<pin id="179" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="180" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="invdar1/3 "/>
</bind>
</comp>

<comp id="182" class="1005" name="i_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="3" slack="1"/>
<pin id="184" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="186" class="1004" name="i_phi_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="3" slack="0"/>
<pin id="188" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="189" dir="0" index="2" bw="1" slack="1"/>
<pin id="190" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="191" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/4 "/>
</bind>
</comp>

<comp id="194" class="1005" name="j_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="3" slack="1"/>
<pin id="196" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="198" class="1004" name="j_phi_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="3" slack="0"/>
<pin id="200" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="201" dir="0" index="2" bw="1" slack="1"/>
<pin id="202" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="203" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/5 "/>
</bind>
</comp>

<comp id="205" class="1005" name="i1_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="3" slack="1"/>
<pin id="207" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i1 (phireg) "/>
</bind>
</comp>

<comp id="209" class="1004" name="i1_phi_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="3" slack="0"/>
<pin id="211" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="212" dir="0" index="2" bw="1" slack="1"/>
<pin id="213" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="214" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1/7 "/>
</bind>
</comp>

<comp id="217" class="1005" name="j2_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="3" slack="1"/>
<pin id="219" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j2 (phireg) "/>
</bind>
</comp>

<comp id="221" class="1004" name="j2_phi_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="3" slack="0"/>
<pin id="223" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="224" dir="0" index="2" bw="1" slack="1"/>
<pin id="225" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="226" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j2/8 "/>
</bind>
</comp>

<comp id="229" class="1005" name="i6_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="8" slack="1"/>
<pin id="231" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="i6 (phireg) "/>
</bind>
</comp>

<comp id="233" class="1004" name="i6_phi_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="8" slack="0"/>
<pin id="235" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="236" dir="0" index="2" bw="1" slack="1"/>
<pin id="237" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="238" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i6/10 "/>
</bind>
</comp>

<comp id="240" class="1005" name="j7_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="8" slack="1"/>
<pin id="242" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="j7 (phireg) "/>
</bind>
</comp>

<comp id="244" class="1004" name="j7_phi_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="8" slack="0"/>
<pin id="246" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="247" dir="0" index="2" bw="1" slack="1"/>
<pin id="248" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="249" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j7/11 "/>
</bind>
</comp>

<comp id="251" class="1005" name="sum_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="23" slack="1"/>
<pin id="253" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="sum (phireg) "/>
</bind>
</comp>

<comp id="255" class="1004" name="sum_phi_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="23" slack="1"/>
<pin id="257" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="258" dir="0" index="2" bw="1" slack="1"/>
<pin id="259" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="260" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum/12 "/>
</bind>
</comp>

<comp id="263" class="1005" name="k_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="8" slack="1"/>
<pin id="265" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="267" class="1004" name="k_phi_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="8" slack="0"/>
<pin id="269" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="270" dir="0" index="2" bw="1" slack="1"/>
<pin id="271" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="272" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/12 "/>
</bind>
</comp>

<comp id="274" class="1004" name="indvarinc_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="14" slack="0"/>
<pin id="276" dir="0" index="1" bw="1" slack="0"/>
<pin id="277" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvarinc/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="tmp_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="14" slack="0"/>
<pin id="282" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="tmp_1_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="14" slack="0"/>
<pin id="287" dir="0" index="1" bw="14" slack="0"/>
<pin id="288" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="indvarinc1_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="14" slack="0"/>
<pin id="293" dir="0" index="1" bw="1" slack="0"/>
<pin id="294" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvarinc1/3 "/>
</bind>
</comp>

<comp id="297" class="1004" name="tmp_2_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="14" slack="0"/>
<pin id="299" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="302" class="1004" name="tmp_3_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="14" slack="0"/>
<pin id="304" dir="0" index="1" bw="14" slack="0"/>
<pin id="305" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="308" class="1004" name="exitcond6_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="3" slack="0"/>
<pin id="310" dir="0" index="1" bw="3" slack="0"/>
<pin id="311" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond6/4 "/>
</bind>
</comp>

<comp id="314" class="1004" name="i_1_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="3" slack="0"/>
<pin id="316" dir="0" index="1" bw="1" slack="0"/>
<pin id="317" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/4 "/>
</bind>
</comp>

<comp id="320" class="1004" name="exitcond5_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="3" slack="0"/>
<pin id="322" dir="0" index="1" bw="3" slack="0"/>
<pin id="323" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond5/5 "/>
</bind>
</comp>

<comp id="326" class="1004" name="j_1_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="3" slack="0"/>
<pin id="328" dir="0" index="1" bw="1" slack="0"/>
<pin id="329" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/5 "/>
</bind>
</comp>

<comp id="332" class="1004" name="tmp_7_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="10" slack="0"/>
<pin id="334" dir="0" index="1" bw="3" slack="1"/>
<pin id="335" dir="0" index="2" bw="1" slack="0"/>
<pin id="336" dir="0" index="3" bw="3" slack="0"/>
<pin id="337" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/5 "/>
</bind>
</comp>

<comp id="342" class="1004" name="tmp_8_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="10" slack="0"/>
<pin id="344" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8/5 "/>
</bind>
</comp>

<comp id="347" class="1004" name="exitcond4_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="3" slack="0"/>
<pin id="349" dir="0" index="1" bw="3" slack="0"/>
<pin id="350" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/7 "/>
</bind>
</comp>

<comp id="353" class="1004" name="i_2_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="3" slack="0"/>
<pin id="355" dir="0" index="1" bw="1" slack="0"/>
<pin id="356" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/7 "/>
</bind>
</comp>

<comp id="359" class="1004" name="tmp_5_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="10" slack="0"/>
<pin id="361" dir="0" index="1" bw="3" slack="0"/>
<pin id="362" dir="0" index="2" bw="1" slack="0"/>
<pin id="363" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/7 "/>
</bind>
</comp>

<comp id="367" class="1004" name="exitcond3_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="3" slack="0"/>
<pin id="369" dir="0" index="1" bw="3" slack="0"/>
<pin id="370" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/8 "/>
</bind>
</comp>

<comp id="373" class="1004" name="j_2_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="3" slack="0"/>
<pin id="375" dir="0" index="1" bw="1" slack="0"/>
<pin id="376" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/8 "/>
</bind>
</comp>

<comp id="379" class="1004" name="tmp1_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="8" slack="0"/>
<pin id="381" dir="0" index="1" bw="5" slack="0"/>
<pin id="382" dir="0" index="2" bw="3" slack="0"/>
<pin id="383" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp1/8 "/>
</bind>
</comp>

<comp id="387" class="1004" name="tmp1_cast_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="8" slack="0"/>
<pin id="389" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp1_cast/8 "/>
</bind>
</comp>

<comp id="391" class="1004" name="tmp_9_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="8" slack="0"/>
<pin id="393" dir="0" index="1" bw="10" slack="1"/>
<pin id="394" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_9/8 "/>
</bind>
</comp>

<comp id="396" class="1004" name="tmp_4_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="10" slack="0"/>
<pin id="398" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4/8 "/>
</bind>
</comp>

<comp id="401" class="1004" name="tmp_6_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="10" slack="0"/>
<pin id="403" dir="0" index="1" bw="3" slack="2"/>
<pin id="404" dir="0" index="2" bw="1" slack="0"/>
<pin id="405" dir="0" index="3" bw="3" slack="1"/>
<pin id="406" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/9 "/>
</bind>
</comp>

<comp id="411" class="1004" name="tmp_10_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="10" slack="0"/>
<pin id="413" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_10/9 "/>
</bind>
</comp>

<comp id="416" class="1004" name="exitcond_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="8" slack="0"/>
<pin id="418" dir="0" index="1" bw="8" slack="0"/>
<pin id="419" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/10 "/>
</bind>
</comp>

<comp id="422" class="1004" name="i_3_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="8" slack="0"/>
<pin id="424" dir="0" index="1" bw="1" slack="0"/>
<pin id="425" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/10 "/>
</bind>
</comp>

<comp id="428" class="1004" name="tmp_19_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="8" slack="0"/>
<pin id="430" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_19/10 "/>
</bind>
</comp>

<comp id="432" class="1004" name="tmp_s_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="14" slack="0"/>
<pin id="434" dir="0" index="1" bw="7" slack="0"/>
<pin id="435" dir="0" index="2" bw="1" slack="0"/>
<pin id="436" dir="1" index="3" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/10 "/>
</bind>
</comp>

<comp id="440" class="1004" name="j7_cast3_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="8" slack="0"/>
<pin id="442" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j7_cast3/11 "/>
</bind>
</comp>

<comp id="444" class="1004" name="exitcond9_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="8" slack="0"/>
<pin id="446" dir="0" index="1" bw="8" slack="0"/>
<pin id="447" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond9/11 "/>
</bind>
</comp>

<comp id="450" class="1004" name="j_3_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="8" slack="0"/>
<pin id="452" dir="0" index="1" bw="1" slack="0"/>
<pin id="453" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_3/11 "/>
</bind>
</comp>

<comp id="456" class="1004" name="k_cast2_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="8" slack="0"/>
<pin id="458" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="k_cast2/12 "/>
</bind>
</comp>

<comp id="460" class="1004" name="exitcond7_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="8" slack="0"/>
<pin id="462" dir="0" index="1" bw="8" slack="0"/>
<pin id="463" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond7/12 "/>
</bind>
</comp>

<comp id="466" class="1004" name="k_1_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="8" slack="0"/>
<pin id="468" dir="0" index="1" bw="1" slack="0"/>
<pin id="469" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_1/12 "/>
</bind>
</comp>

<comp id="472" class="1004" name="tmp_13_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="8" slack="0"/>
<pin id="474" dir="0" index="1" bw="14" slack="2"/>
<pin id="475" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_13/12 "/>
</bind>
</comp>

<comp id="477" class="1004" name="tmp_14_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="14" slack="0"/>
<pin id="479" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_14/12 "/>
</bind>
</comp>

<comp id="482" class="1004" name="tmp_20_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="8" slack="0"/>
<pin id="484" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_20/12 "/>
</bind>
</comp>

<comp id="486" class="1004" name="tmp_15_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="14" slack="0"/>
<pin id="488" dir="0" index="1" bw="7" slack="0"/>
<pin id="489" dir="0" index="2" bw="1" slack="0"/>
<pin id="490" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_15/12 "/>
</bind>
</comp>

<comp id="494" class="1004" name="tmp_16_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="14" slack="0"/>
<pin id="496" dir="0" index="1" bw="8" slack="1"/>
<pin id="497" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_16/12 "/>
</bind>
</comp>

<comp id="499" class="1004" name="tmp_17_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="14" slack="0"/>
<pin id="501" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_17/12 "/>
</bind>
</comp>

<comp id="504" class="1004" name="sum_cast_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="23" slack="0"/>
<pin id="506" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum_cast/12 "/>
</bind>
</comp>

<comp id="509" class="1004" name="tmp_11_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="14" slack="2"/>
<pin id="511" dir="0" index="1" bw="8" slack="1"/>
<pin id="512" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_11/12 "/>
</bind>
</comp>

<comp id="513" class="1004" name="tmp_12_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="14" slack="0"/>
<pin id="515" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_12/12 "/>
</bind>
</comp>

<comp id="518" class="1004" name="tmp_17_cast_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="8" slack="1"/>
<pin id="520" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_17_cast/14 "/>
</bind>
</comp>

<comp id="521" class="1004" name="tmp_21_cast_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="8" slack="1"/>
<pin id="523" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_21_cast/14 "/>
</bind>
</comp>

<comp id="524" class="1007" name="grp_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="8" slack="0"/>
<pin id="526" dir="0" index="1" bw="8" slack="0"/>
<pin id="527" dir="0" index="2" bw="23" slack="2"/>
<pin id="528" dir="1" index="3" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_18/14 tmp_22_cast/14 sum_1/14 "/>
</bind>
</comp>

<comp id="532" class="1005" name="indvarinc_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="14" slack="0"/>
<pin id="534" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="indvarinc "/>
</bind>
</comp>

<comp id="540" class="1005" name="indvarinc1_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="14" slack="0"/>
<pin id="542" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="indvarinc1 "/>
</bind>
</comp>

<comp id="551" class="1005" name="i_1_reg_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="3" slack="0"/>
<pin id="553" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="559" class="1005" name="j_1_reg_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="3" slack="0"/>
<pin id="561" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="564" class="1005" name="tmp_8_reg_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="64" slack="1"/>
<pin id="566" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="569" class="1005" name="Input_addr_reg_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="15" slack="1"/>
<pin id="571" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="Input_addr "/>
</bind>
</comp>

<comp id="577" class="1005" name="i_2_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="3" slack="0"/>
<pin id="579" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="582" class="1005" name="tmp_5_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="10" slack="1"/>
<pin id="584" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="590" class="1005" name="j_2_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="3" slack="0"/>
<pin id="592" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j_2 "/>
</bind>
</comp>

<comp id="595" class="1005" name="Input_addr_1_reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="15" slack="1"/>
<pin id="597" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="Input_addr_1 "/>
</bind>
</comp>

<comp id="603" class="1005" name="i_3_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="8" slack="0"/>
<pin id="605" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="608" class="1005" name="tmp_s_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="14" slack="2"/>
<pin id="610" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="614" class="1005" name="j7_cast3_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="14" slack="1"/>
<pin id="616" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="j7_cast3 "/>
</bind>
</comp>

<comp id="623" class="1005" name="j_3_reg_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="8" slack="0"/>
<pin id="625" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="j_3 "/>
</bind>
</comp>

<comp id="631" class="1005" name="k_1_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="8" slack="0"/>
<pin id="633" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="k_1 "/>
</bind>
</comp>

<comp id="636" class="1005" name="A_addr_2_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="14" slack="1"/>
<pin id="638" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_2 "/>
</bind>
</comp>

<comp id="641" class="1005" name="B_addr_2_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="14" slack="1"/>
<pin id="643" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="B_addr_2 "/>
</bind>
</comp>

<comp id="646" class="1005" name="A_load_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="8" slack="1"/>
<pin id="648" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="A_load "/>
</bind>
</comp>

<comp id="651" class="1005" name="B_load_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="8" slack="1"/>
<pin id="653" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="B_load "/>
</bind>
</comp>

<comp id="656" class="1005" name="sum_1_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="23" slack="1"/>
<pin id="658" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="sum_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="10" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="10" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="75"><net_src comp="16" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="81"><net_src comp="18" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="82"><net_src comp="70" pin="3"/><net_sink comp="76" pin=0"/></net>

<net id="88"><net_src comp="16" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="94"><net_src comp="18" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="95"><net_src comp="83" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="101"><net_src comp="0" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="16" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="108"><net_src comp="96" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="114"><net_src comp="16" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="115"><net_src comp="103" pin="3"/><net_sink comp="76" pin=1"/></net>

<net id="116"><net_src comp="109" pin="3"/><net_sink comp="76" pin=0"/></net>

<net id="122"><net_src comp="0" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="16" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="124"><net_src comp="117" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="130"><net_src comp="16" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="131"><net_src comp="103" pin="3"/><net_sink comp="89" pin=1"/></net>

<net id="132"><net_src comp="125" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="138"><net_src comp="16" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="139"><net_src comp="133" pin="3"/><net_sink comp="76" pin=0"/></net>

<net id="145"><net_src comp="16" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="146"><net_src comp="140" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="152"><net_src comp="2" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="16" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="159"><net_src comp="147" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="163"><net_src comp="12" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="170"><net_src comp="160" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="174"><net_src comp="12" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="181"><net_src comp="171" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="185"><net_src comp="32" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="192"><net_src comp="182" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="193"><net_src comp="186" pin="4"/><net_sink comp="182" pin=0"/></net>

<net id="197"><net_src comp="32" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="204"><net_src comp="194" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="208"><net_src comp="32" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="215"><net_src comp="205" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="216"><net_src comp="209" pin="4"/><net_sink comp="205" pin=0"/></net>

<net id="220"><net_src comp="32" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="227"><net_src comp="217" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="228"><net_src comp="221" pin="4"/><net_sink comp="217" pin=0"/></net>

<net id="232"><net_src comp="18" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="239"><net_src comp="229" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="243"><net_src comp="18" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="250"><net_src comp="240" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="254"><net_src comp="60" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="261"><net_src comp="251" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="262"><net_src comp="255" pin="4"/><net_sink comp="251" pin=0"/></net>

<net id="266"><net_src comp="18" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="273"><net_src comp="263" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="278"><net_src comp="164" pin="4"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="14" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="283"><net_src comp="164" pin="4"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="289"><net_src comp="164" pin="4"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="20" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="295"><net_src comp="175" pin="4"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="14" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="300"><net_src comp="175" pin="4"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="306"><net_src comp="175" pin="4"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="20" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="312"><net_src comp="186" pin="4"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="34" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="318"><net_src comp="186" pin="4"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="38" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="324"><net_src comp="198" pin="4"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="34" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="330"><net_src comp="198" pin="4"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="38" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="338"><net_src comp="40" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="339"><net_src comp="182" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="340"><net_src comp="42" pin="0"/><net_sink comp="332" pin=2"/></net>

<net id="341"><net_src comp="198" pin="4"/><net_sink comp="332" pin=3"/></net>

<net id="345"><net_src comp="332" pin="4"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="351"><net_src comp="209" pin="4"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="34" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="357"><net_src comp="209" pin="4"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="38" pin="0"/><net_sink comp="353" pin=1"/></net>

<net id="364"><net_src comp="44" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="365"><net_src comp="209" pin="4"/><net_sink comp="359" pin=1"/></net>

<net id="366"><net_src comp="46" pin="0"/><net_sink comp="359" pin=2"/></net>

<net id="371"><net_src comp="221" pin="4"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="34" pin="0"/><net_sink comp="367" pin=1"/></net>

<net id="377"><net_src comp="221" pin="4"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="38" pin="0"/><net_sink comp="373" pin=1"/></net>

<net id="384"><net_src comp="48" pin="0"/><net_sink comp="379" pin=0"/></net>

<net id="385"><net_src comp="50" pin="0"/><net_sink comp="379" pin=1"/></net>

<net id="386"><net_src comp="221" pin="4"/><net_sink comp="379" pin=2"/></net>

<net id="390"><net_src comp="379" pin="3"/><net_sink comp="387" pin=0"/></net>

<net id="395"><net_src comp="387" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="399"><net_src comp="391" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="407"><net_src comp="40" pin="0"/><net_sink comp="401" pin=0"/></net>

<net id="408"><net_src comp="205" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="409"><net_src comp="42" pin="0"/><net_sink comp="401" pin=2"/></net>

<net id="410"><net_src comp="217" pin="1"/><net_sink comp="401" pin=3"/></net>

<net id="414"><net_src comp="401" pin="4"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="420"><net_src comp="233" pin="4"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="52" pin="0"/><net_sink comp="416" pin=1"/></net>

<net id="426"><net_src comp="233" pin="4"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="56" pin="0"/><net_sink comp="422" pin=1"/></net>

<net id="431"><net_src comp="233" pin="4"/><net_sink comp="428" pin=0"/></net>

<net id="437"><net_src comp="58" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="438"><net_src comp="428" pin="1"/><net_sink comp="432" pin=1"/></net>

<net id="439"><net_src comp="46" pin="0"/><net_sink comp="432" pin=2"/></net>

<net id="443"><net_src comp="244" pin="4"/><net_sink comp="440" pin=0"/></net>

<net id="448"><net_src comp="244" pin="4"/><net_sink comp="444" pin=0"/></net>

<net id="449"><net_src comp="52" pin="0"/><net_sink comp="444" pin=1"/></net>

<net id="454"><net_src comp="244" pin="4"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="56" pin="0"/><net_sink comp="450" pin=1"/></net>

<net id="459"><net_src comp="267" pin="4"/><net_sink comp="456" pin=0"/></net>

<net id="464"><net_src comp="267" pin="4"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="52" pin="0"/><net_sink comp="460" pin=1"/></net>

<net id="470"><net_src comp="267" pin="4"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="56" pin="0"/><net_sink comp="466" pin=1"/></net>

<net id="476"><net_src comp="456" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="480"><net_src comp="472" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="485"><net_src comp="267" pin="4"/><net_sink comp="482" pin=0"/></net>

<net id="491"><net_src comp="58" pin="0"/><net_sink comp="486" pin=0"/></net>

<net id="492"><net_src comp="482" pin="1"/><net_sink comp="486" pin=1"/></net>

<net id="493"><net_src comp="46" pin="0"/><net_sink comp="486" pin=2"/></net>

<net id="498"><net_src comp="486" pin="3"/><net_sink comp="494" pin=0"/></net>

<net id="502"><net_src comp="494" pin="2"/><net_sink comp="499" pin=0"/></net>

<net id="503"><net_src comp="499" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="507"><net_src comp="255" pin="4"/><net_sink comp="504" pin=0"/></net>

<net id="508"><net_src comp="504" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="516"><net_src comp="509" pin="2"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="529"><net_src comp="521" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="530"><net_src comp="518" pin="1"/><net_sink comp="524" pin=1"/></net>

<net id="531"><net_src comp="251" pin="1"/><net_sink comp="524" pin=2"/></net>

<net id="535"><net_src comp="274" pin="2"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="543"><net_src comp="291" pin="2"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="554"><net_src comp="314" pin="2"/><net_sink comp="551" pin=0"/></net>

<net id="555"><net_src comp="551" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="562"><net_src comp="326" pin="2"/><net_sink comp="559" pin=0"/></net>

<net id="563"><net_src comp="559" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="567"><net_src comp="342" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="568"><net_src comp="564" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="572"><net_src comp="96" pin="3"/><net_sink comp="569" pin=0"/></net>

<net id="573"><net_src comp="569" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="580"><net_src comp="353" pin="2"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="585"><net_src comp="359" pin="3"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="391" pin=1"/></net>

<net id="593"><net_src comp="373" pin="2"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="598"><net_src comp="117" pin="3"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="606"><net_src comp="422" pin="2"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="611"><net_src comp="432" pin="3"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="472" pin=1"/></net>

<net id="613"><net_src comp="608" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="617"><net_src comp="440" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="494" pin=1"/></net>

<net id="619"><net_src comp="614" pin="1"/><net_sink comp="509" pin=1"/></net>

<net id="626"><net_src comp="450" pin="2"/><net_sink comp="623" pin=0"/></net>

<net id="627"><net_src comp="623" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="634"><net_src comp="466" pin="2"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="639"><net_src comp="133" pin="3"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="644"><net_src comp="140" pin="3"/><net_sink comp="641" pin=0"/></net>

<net id="645"><net_src comp="641" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="649"><net_src comp="76" pin="3"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="654"><net_src comp="89" pin="3"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="659"><net_src comp="524" pin="3"/><net_sink comp="656" pin=0"/></net>

<net id="660"><net_src comp="656" pin="1"/><net_sink comp="255" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: AB | {12 }
 - Input state : 
	Port: matrixmul_1D_rev2 : Input_r | {5 6 8 9 }
  - Chain level:
	State 1
	State 2
		indvarinc : 1
		tmp : 1
		A_addr : 2
		StgValue_25 : 3
		tmp_1 : 1
		StgValue_29 : 2
	State 3
		indvarinc1 : 1
		tmp_2 : 1
		B_addr : 2
		StgValue_35 : 3
		tmp_3 : 1
		StgValue_39 : 2
	State 4
		exitcond6 : 1
		i_1 : 1
		StgValue_45 : 2
	State 5
		exitcond5 : 1
		j_1 : 1
		StgValue_52 : 2
		tmp_7 : 1
		tmp_8 : 2
		Input_addr : 3
		Input_load : 4
	State 6
		StgValue_60 : 1
	State 7
		exitcond4 : 1
		i_2 : 1
		StgValue_66 : 2
		tmp_5 : 1
	State 8
		exitcond3 : 1
		j_2 : 1
		StgValue_74 : 2
		tmp1 : 1
		tmp1_cast : 2
		tmp_9 : 3
		tmp_4 : 4
		Input_addr_1 : 5
		Input_load_1 : 6
	State 9
		tmp_10 : 1
		B_addr_1 : 2
		StgValue_86 : 3
	State 10
		exitcond : 1
		i_3 : 1
		StgValue_92 : 2
		tmp_19 : 1
		tmp_s : 2
	State 11
		j7_cast3 : 1
		exitcond9 : 1
		j_3 : 1
		StgValue_102 : 2
	State 12
		k_cast2 : 1
		exitcond7 : 1
		k_1 : 1
		StgValue_111 : 2
		tmp_13 : 2
		tmp_14 : 3
		A_addr_2 : 4
		A_load : 5
		tmp_20 : 1
		tmp_15 : 2
		tmp_16 : 3
		tmp_17 : 4
		B_addr_2 : 5
		B_load : 6
		sum_cast : 1
		tmp_12 : 1
		AB_addr : 2
		StgValue_126 : 3
	State 13
	State 14
		tmp_18 : 1
		tmp_22_cast : 2
		sum_1 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|          |  indvarinc_fu_274  |    0    |    0    |    19   |
|          |  indvarinc1_fu_291 |    0    |    0    |    19   |
|          |     i_1_fu_314     |    0    |    0    |    12   |
|          |     j_1_fu_326     |    0    |    0    |    12   |
|          |     i_2_fu_353     |    0    |    0    |    12   |
|          |     j_2_fu_373     |    0    |    0    |    12   |
|    add   |    tmp_9_fu_391    |    0    |    0    |    14   |
|          |     i_3_fu_422     |    0    |    0    |    15   |
|          |     j_3_fu_450     |    0    |    0    |    15   |
|          |     k_1_fu_466     |    0    |    0    |    15   |
|          |    tmp_13_fu_472   |    0    |    0    |    19   |
|          |    tmp_16_fu_494   |    0    |    0    |    19   |
|          |    tmp_11_fu_509   |    0    |    0    |    19   |
|----------|--------------------|---------|---------|---------|
|          |    tmp_1_fu_285    |    0    |    0    |    13   |
|          |    tmp_3_fu_302    |    0    |    0    |    13   |
|          |  exitcond6_fu_308  |    0    |    0    |    9    |
|          |  exitcond5_fu_320  |    0    |    0    |    9    |
|   icmp   |  exitcond4_fu_347  |    0    |    0    |    9    |
|          |  exitcond3_fu_367  |    0    |    0    |    9    |
|          |   exitcond_fu_416  |    0    |    0    |    11   |
|          |  exitcond9_fu_444  |    0    |    0    |    11   |
|          |  exitcond7_fu_460  |    0    |    0    |    11   |
|----------|--------------------|---------|---------|---------|
|  muladd  |     grp_fu_524     |    1    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |     tmp_fu_280     |    0    |    0    |    0    |
|          |    tmp_2_fu_297    |    0    |    0    |    0    |
|          |    tmp_8_fu_342    |    0    |    0    |    0    |
|          |  tmp1_cast_fu_387  |    0    |    0    |    0    |
|          |    tmp_4_fu_396    |    0    |    0    |    0    |
|          |    tmp_10_fu_411   |    0    |    0    |    0    |
|   zext   |   j7_cast3_fu_440  |    0    |    0    |    0    |
|          |   k_cast2_fu_456   |    0    |    0    |    0    |
|          |    tmp_14_fu_477   |    0    |    0    |    0    |
|          |    tmp_17_fu_499   |    0    |    0    |    0    |
|          |   sum_cast_fu_504  |    0    |    0    |    0    |
|          |    tmp_12_fu_513   |    0    |    0    |    0    |
|          | tmp_17_cast_fu_518 |    0    |    0    |    0    |
|          | tmp_21_cast_fu_521 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |    tmp_7_fu_332    |    0    |    0    |    0    |
|          |    tmp_5_fu_359    |    0    |    0    |    0    |
|bitconcatenate|     tmp1_fu_379    |    0    |    0    |    0    |
|          |    tmp_6_fu_401    |    0    |    0    |    0    |
|          |    tmp_s_fu_432    |    0    |    0    |    0    |
|          |    tmp_15_fu_486   |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   trunc  |    tmp_19_fu_428   |    0    |    0    |    0    |
|          |    tmp_20_fu_482   |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    1    |    0    |   297   |
|----------|--------------------|---------|---------|---------|

Memories:
+----+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |
+----+--------+--------+--------+
|  A |    8   |    0   |    0   |
|  B |    8   |    0   |    0   |
+----+--------+--------+--------+
|Total|   16   |    0   |    0   |
+----+--------+--------+--------+

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|  A_addr_2_reg_636  |   14   |
|   A_load_reg_646   |    8   |
|  B_addr_2_reg_641  |   14   |
|   B_load_reg_651   |    8   |
|Input_addr_1_reg_595|   15   |
| Input_addr_reg_569 |   15   |
|     i1_reg_205     |    3   |
|     i6_reg_229     |    8   |
|     i_1_reg_551    |    3   |
|     i_2_reg_577    |    3   |
|     i_3_reg_603    |    8   |
|      i_reg_182     |    3   |
| indvarinc1_reg_540 |   14   |
|  indvarinc_reg_532 |   14   |
|   invdar1_reg_171  |   14   |
|   invdar_reg_160   |   14   |
|     j2_reg_217     |    3   |
|  j7_cast3_reg_614  |   14   |
|     j7_reg_240     |    8   |
|     j_1_reg_559    |    3   |
|     j_2_reg_590    |    3   |
|     j_3_reg_623    |    8   |
|      j_reg_194     |    3   |
|     k_1_reg_631    |    8   |
|      k_reg_263     |    8   |
|    sum_1_reg_656   |   23   |
|     sum_reg_251    |   23   |
|    tmp_5_reg_582   |   10   |
|    tmp_8_reg_564   |   64   |
|    tmp_s_reg_608   |   14   |
+--------------------+--------+
|        Total       |   350  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_76 |  p0  |   4  |  14  |   56   ||    21   |
|  grp_access_fu_76 |  p1  |   2  |   8  |   16   ||    9    |
|  grp_access_fu_89 |  p0  |   4  |  14  |   56   ||    21   |
|  grp_access_fu_89 |  p1  |   2  |   8  |   16   ||    9    |
| grp_access_fu_103 |  p0  |   4  |  15  |   60   ||    21   |
|     i_reg_182     |  p0  |   2  |   3  |    6   ||    9    |
|     i1_reg_205    |  p0  |   2  |   3  |    6   ||    9    |
|     j2_reg_217    |  p0  |   2  |   3  |    6   ||    9    |
|    sum_reg_251    |  p0  |   2  |  23  |   46   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   268  || 16.1955 ||   117   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    1   |    -   |    0   |   297  |
|   Memory  |   16   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   16   |    -   |   117  |
|  Register |    -   |    -   |    -   |   350  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   16   |    1   |   16   |   350  |   414  |
+-----------+--------+--------+--------+--------+--------+
