Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.22 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.22 secs
 
--> Reading design: UART_Transmiter.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "UART_Transmiter.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "UART_Transmiter"
Output Format                      : NGC
Target Device                      : xc6slx9-2-tqg144

---- Source Options
Top Module Name                    : UART_Transmiter
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "E:\Xilinx\Projects\Clock_Divider\Clock_Divider.v" into library work
Parsing module <Clock_Divider>.
Analyzing Verilog file "E:\Xilinx\Projects\UART_Transmitter\UART_Transmiter.v" into library work
Parsing module <UART_Transmiter>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <UART_Transmiter>.
WARNING:HDLCompiler:872 - "E:\Xilinx\Projects\UART_Transmitter\UART_Transmiter.v" Line 23: Using initial value of IN since it is never assigned

Elaborating module <Clock_Divider>.
WARNING:HDLCompiler:413 - "E:\Xilinx\Projects\Clock_Divider\Clock_Divider.v" Line 19: Result of 17-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:189 - "E:\Xilinx\Projects\UART_Transmitter\UART_Transmiter.v" Line 26: Size mismatch in connection of port <IN>. Formal port size is 16-bit while actual signal size is 9-bit.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <UART_Transmiter>.
    Related source file is "E:\Xilinx\Projects\UART_Transmitter\UART_Transmiter.v".
    Found 1-bit register for signal <TX>.
    Found 4-bit register for signal <Count>.
    Found 4-bit adder for signal <Count[3]_GND_1_o_add_8_OUT> created at line 46.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   5 D-type flip-flop(s).
	inferred  11 Multiplexer(s).
Unit <UART_Transmiter> synthesized.

Synthesizing Unit <Clock_Divider>.
    Related source file is "E:\Xilinx\Projects\Clock_Divider\Clock_Divider.v".
    Found 1-bit register for signal <OUT>.
    Found 16-bit register for signal <Counter>.
    Found 16-bit adder for signal <Counter[15]_GND_2_o_add_0_OUT> created at line 19.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  17 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <Clock_Divider> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 16-bit adder                                          : 1
 4-bit adder                                           : 1
# Registers                                            : 4
 1-bit register                                        : 2
 16-bit register                                       : 1
 4-bit register                                        : 1
# Multiplexers                                         : 12
 1-bit 2-to-1 multiplexer                              : 9
 16-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <Clock_Divider>.
The following registers are absorbed into counter <Counter>: 1 register on signal <Counter>.
Unit <Clock_Divider> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 4-bit adder                                           : 1
# Counters                                             : 1
 16-bit up counter                                     : 1
# Registers                                            : 6
 Flip-Flops                                            : 6
# Multiplexers                                         : 11
 1-bit 2-to-1 multiplexer                              : 9
 4-bit 2-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <UART_Transmiter> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block UART_Transmiter, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 22
 Flip-Flops                                            : 22

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : UART_Transmiter.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 78
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 15
#      LUT2                        : 16
#      LUT3                        : 2
#      LUT4                        : 4
#      LUT5                        : 1
#      LUT6                        : 5
#      MUXCY                       : 15
#      VCC                         : 1
#      XORCY                       : 16
# FlipFlops/Latches                : 22
#      FDC                         : 16
#      FDCE                        : 5
#      FDPE                        : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 10
#      IBUF                        : 9
#      OBUF                        : 1

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:              22  out of  11440     0%  
 Number of Slice LUTs:                   45  out of   5720     0%  
    Number used as Logic:                45  out of   5720     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     45
   Number with an unused Flip Flop:      23  out of     45    51%  
   Number with an unused LUT:             0  out of     45     0%  
   Number of fully used LUT-FF pairs:    22  out of     45    48%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                          11
 Number of bonded IOBs:                  11  out of    102    10%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CD1/OUT                            | NONE(Count_0)          | 5     |
CLK                                | BUFGP                  | 17    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 4.554ns (Maximum Frequency: 219.587MHz)
   Minimum input arrival time before clock: 3.654ns
   Maximum output required time after clock: 4.118ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CD1/OUT'
  Clock period: 3.251ns (frequency: 307.598MHz)
  Total number of paths / destination ports: 35 / 10
-------------------------------------------------------------------------
Delay:               3.251ns (Levels of Logic = 2)
  Source:            Count_1 (FF)
  Destination:       TX_register (FF)
  Source Clock:      CD1/OUT rising
  Destination Clock: CD1/OUT rising

  Data Path: Count_1 to TX_register
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             7   0.525   1.186  Count_1 (Count_1)
     LUT4:I0->O            1   0.254   0.958  Mmux_Count[3]_TX_register_Mux_9_o23 (Mmux_Count[3]_TX_register_Mux_9_o22)
     LUT6:I2->O            1   0.254   0.000  Mmux_Count[3]_TX_register_Mux_9_o24 (Count[3]_TX_register_Mux_9_o)
     FDPE:D                    0.074          TX_register
    ----------------------------------------
    Total                      3.251ns (1.107ns logic, 2.144ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 4.554ns (frequency: 219.587MHz)
  Total number of paths / destination ports: 409 / 18
-------------------------------------------------------------------------
Delay:               4.554ns (Levels of Logic = 3)
  Source:            CD1/Counter_5 (FF)
  Destination:       CD1/Counter_0 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: CD1/Counter_5 to CD1/Counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.525   1.181  CD1/Counter_5 (CD1/Counter_5)
     LUT6:I0->O            2   0.254   0.834  CD1/Counter[15]_IN[15]_equal_2_o<15>2 (CD1/Counter[15]_IN[15]_equal_2_o<15>1)
     LUT6:I4->O           16   0.250   1.182  CD1/Counter[15]_IN[15]_equal_2_o<15>3 (CD1/Counter[15]_IN[15]_equal_2_o)
     LUT2:I1->O            1   0.254   0.000  CD1/Mcount_Counter_eqn_01 (CD1/Mcount_Counter_eqn_0)
     FDC:D                     0.074          CD1/Counter_0
    ----------------------------------------
    Total                      4.554ns (1.357ns logic, 3.197ns route)
                                       (29.8% logic, 70.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CD1/OUT'
  Total number of paths / destination ports: 13 / 6
-------------------------------------------------------------------------
Offset:              3.654ns (Levels of Logic = 3)
  Source:            DATA<0> (PAD)
  Destination:       TX_register (FF)
  Destination Clock: CD1/OUT rising

  Data Path: DATA<0> to TX_register
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.790  DATA_0_IBUF (DATA_0_IBUF)
     LUT4:I2->O            1   0.250   0.958  Mmux_Count[3]_TX_register_Mux_9_o23 (Mmux_Count[3]_TX_register_Mux_9_o22)
     LUT6:I2->O            1   0.254   0.000  Mmux_Count[3]_TX_register_Mux_9_o24 (Count[3]_TX_register_Mux_9_o)
     FDPE:D                    0.074          TX_register
    ----------------------------------------
    Total                      3.654ns (1.906ns logic, 1.748ns route)
                                       (52.2% logic, 47.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 17 / 17
-------------------------------------------------------------------------
Offset:              3.120ns (Levels of Logic = 1)
  Source:            RST (PAD)
  Destination:       CD1/OUT (FF)
  Destination Clock: CLK rising

  Data Path: RST to CD1/OUT
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            22   1.328   1.333  RST_IBUF (RST_IBUF)
     FDCE:CLR                  0.459          CD1/OUT
    ----------------------------------------
    Total                      3.120ns (1.787ns logic, 1.333ns route)
                                       (57.3% logic, 42.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CD1/OUT'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.118ns (Levels of Logic = 1)
  Source:            TX_register (FF)
  Destination:       TX (PAD)
  Source Clock:      CD1/OUT rising

  Data Path: TX_register to TX
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDPE:C->Q             1   0.525   0.681  TX_register (TX_register)
     OBUF:I->O                 2.912          TX_OBUF (TX)
    ----------------------------------------
    Total                      4.118ns (3.437ns logic, 0.681ns route)
                                       (83.5% logic, 16.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CD1/OUT
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CD1/OUT        |    3.251|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    4.554|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 9.41 secs
 
--> 

Total memory usage is 264004 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    1 (   0 filtered)

