# //  ModelSim SE 10.1c Jul 27 2012 
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
pwd
# F:/sat/github/sat_bin_verilog/test
cd ..
ls
# ipcore
# sim
# src
# test
# tools
cd sim
ls
# kk.rc
# sim.bat
# sim.cr.mti
# sim.do
# sim.mpf
# sim.py
# sim_c.do
# test_clause1.do
# test_clause_array.do
# transcript
# verilog_file_list.f
# verilog_file_list.py
# vsim.wlf
# wave.do
# wave_test_clause_array.fsdb
# wlftbc6znb
# work
do test_clause_array.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Modifying d:\modeltech_10.1c\win32/../modelsim.ini
# ** Error: (vlog-7) Failed to open design unit file "../lit1.v" in read mode.
# 
# No such file or directory. (errno = ENOENT)
# ** Error: d:/modeltech_10.1c/win32/vlog failed.
# Error in macro ./test_clause_array.do line 5
# d:/modeltech_10.1c/win32/vlog failed.
#     while executing
# "vlog -quiet ../lit1.v -sv"
vim
