$date
	Sun Dec 11 21:12:45 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module problem5_28_test $end
$var wire 1 ! A $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$var reg 1 $ x $end
$var reg 1 % y $end
$scope module M0 $end
$var wire 1 & clk $end
$var wire 1 ' reset $end
$var wire 1 ( w1 $end
$var wire 1 ) x $end
$var wire 1 * y $end
$var reg 1 + A $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0+
0*
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#5
1"
1&
#10
1(
0"
0&
1#
1'
1$
1)
#15
1+
1!
1"
1&
#20
0(
0"
0&
1%
1*
#25
1"
1&
#30
0"
0&
#35
1"
1&
#40
0"
0&
#45
1"
1&
#50
1(
0"
0&
0$
0)
#55
0+
0!
1"
1&
#60
0"
0&
#65
1+
1!
1"
1&
#70
0(
0"
0&
0%
0*
#75
1"
1&
#80
0"
0&
#85
1"
1&
#90
0"
0&
#95
1"
1&
#100
0"
0&
#105
1"
1&
#110
0"
0&
#115
1"
1&
#120
0"
0&
#125
1"
1&
#130
0"
0&
#135
1"
1&
#140
0+
0!
0"
0&
0#
0'
#145
1"
1&
#150
0"
0&
#155
1"
1&
#160
0"
0&
1#
1'
#165
1"
1&
#170
1(
0"
0&
1%
1*
#175
1+
1!
1"
1&
#180
0"
0&
#185
0+
0!
1"
1&
#190
0"
0&
#195
1+
1!
1"
1&
#200
0"
0&
