Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.23 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.23 secs
 
--> Reading design: Register_file.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Register_file.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Register_file"
Output Format                      : NGC
Target Device                      : xc3s500e-5-fg320

---- Source Options
Top Module Name                    : Register_file
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/LuisaM/Documents/Universidad/Arq computadores/ProcesadorMonociclo/Register_File.vhd" in Library work.
Entity <register_file> compiled.
Entity <register_file> (Architecture <arq_rf>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Register_file> in library <work> (architecture <arq_rf>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <Register_file> in library <work> (Architecture <arq_rf>).
WARNING:Xst:790 - "C:/Users/LuisaM/Documents/Universidad/Arq computadores/ProcesadorMonociclo/Register_File.vhd" line 61: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <registers> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "C:/Users/LuisaM/Documents/Universidad/Arq computadores/ProcesadorMonociclo/Register_File.vhd" line 62: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <registers> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "C:/Users/LuisaM/Documents/Universidad/Arq computadores/ProcesadorMonociclo/Register_File.vhd" line 63: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <registers> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "C:/Users/LuisaM/Documents/Universidad/Arq computadores/ProcesadorMonociclo/Register_File.vhd" line 65: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <registers> may be accessed with an index that does not cover the full array size.
Entity <Register_file> analyzed. Unit <Register_file> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <registers<32>> in unit <Register_file> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <registers<33>> in unit <Register_file> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <registers<34>> in unit <Register_file> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <registers<35>> in unit <Register_file> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <registers<36>> in unit <Register_file> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <registers<37>> in unit <Register_file> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <registers<38>> in unit <Register_file> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <registers<39>> in unit <Register_file> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.

Synthesizing Unit <Register_file>.
    Related source file is "C:/Users/LuisaM/Documents/Universidad/Arq computadores/ProcesadorMonociclo/Register_File.vhd".
    Found 32-bit register for signal <CRS1>.
    Found 32-bit register for signal <CRS2>.
    Found 32-bit register for signal <CRD>.
    Found 32-bit 40-to-1 multiplexer for signal <$varindex0000> created at line 63.
    Found 32-bit 40-to-1 multiplexer for signal <$varindex0001> created at line 61.
    Found 32-bit 40-to-1 multiplexer for signal <$varindex0002> created at line 62.
    Found 1024-bit register for signal <registers<0:31>>.
INFO:Xst:738 - HDL ADVISOR - 1024 flip-flops were inferred for signal <registers>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred 1120 D-type flip-flop(s).
	inferred  96 Multiplexer(s).
Unit <Register_file> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 35
 32-bit register                                       : 35
# Multiplexers                                         : 3
 32-bit 40-to-1 multiplexer                            : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1293 - FF/Latch <registers_0_31> has a constant value of 0 in block <Register_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registers_0_30> has a constant value of 0 in block <Register_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registers_0_29> has a constant value of 0 in block <Register_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registers_0_28> has a constant value of 0 in block <Register_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registers_0_27> has a constant value of 0 in block <Register_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registers_0_26> has a constant value of 0 in block <Register_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registers_0_25> has a constant value of 0 in block <Register_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registers_0_24> has a constant value of 0 in block <Register_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registers_0_23> has a constant value of 0 in block <Register_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registers_0_22> has a constant value of 0 in block <Register_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registers_0_21> has a constant value of 0 in block <Register_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registers_0_20> has a constant value of 0 in block <Register_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registers_0_19> has a constant value of 0 in block <Register_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registers_0_18> has a constant value of 0 in block <Register_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registers_0_17> has a constant value of 0 in block <Register_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registers_0_16> has a constant value of 0 in block <Register_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registers_0_15> has a constant value of 0 in block <Register_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registers_0_14> has a constant value of 0 in block <Register_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registers_0_13> has a constant value of 0 in block <Register_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registers_0_12> has a constant value of 0 in block <Register_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registers_0_11> has a constant value of 0 in block <Register_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registers_0_10> has a constant value of 0 in block <Register_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registers_0_9> has a constant value of 0 in block <Register_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registers_0_8> has a constant value of 0 in block <Register_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registers_0_7> has a constant value of 0 in block <Register_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registers_0_6> has a constant value of 0 in block <Register_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registers_0_5> has a constant value of 0 in block <Register_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registers_0_4> has a constant value of 0 in block <Register_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registers_0_3> has a constant value of 0 in block <Register_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registers_0_2> has a constant value of 0 in block <Register_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registers_0_1> has a constant value of 0 in block <Register_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registers_0_0> has a constant value of 0 in block <Register_file>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 1120
 Flip-Flops                                            : 1120
# Multiplexers                                         : 3
 32-bit 40-to-1 multiplexer                            : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <registers_0_31> has a constant value of 0 in block <Register_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registers_0_30> has a constant value of 0 in block <Register_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registers_0_29> has a constant value of 0 in block <Register_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registers_0_28> has a constant value of 0 in block <Register_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registers_0_27> has a constant value of 0 in block <Register_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registers_0_26> has a constant value of 0 in block <Register_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registers_0_25> has a constant value of 0 in block <Register_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registers_0_24> has a constant value of 0 in block <Register_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registers_0_23> has a constant value of 0 in block <Register_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registers_0_22> has a constant value of 0 in block <Register_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registers_0_21> has a constant value of 0 in block <Register_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registers_0_20> has a constant value of 0 in block <Register_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registers_0_19> has a constant value of 0 in block <Register_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registers_0_18> has a constant value of 0 in block <Register_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registers_0_17> has a constant value of 0 in block <Register_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registers_0_16> has a constant value of 0 in block <Register_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registers_0_15> has a constant value of 0 in block <Register_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registers_0_14> has a constant value of 0 in block <Register_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registers_0_13> has a constant value of 0 in block <Register_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registers_0_12> has a constant value of 0 in block <Register_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registers_0_11> has a constant value of 0 in block <Register_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registers_0_10> has a constant value of 0 in block <Register_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registers_0_9> has a constant value of 0 in block <Register_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registers_0_8> has a constant value of 0 in block <Register_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registers_0_7> has a constant value of 0 in block <Register_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registers_0_6> has a constant value of 0 in block <Register_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registers_0_5> has a constant value of 0 in block <Register_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registers_0_4> has a constant value of 0 in block <Register_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registers_0_3> has a constant value of 0 in block <Register_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registers_0_2> has a constant value of 0 in block <Register_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registers_0_1> has a constant value of 0 in block <Register_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registers_0_0> has a constant value of 0 in block <Register_file>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <Register_file> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Register_file, actual ratio is 30.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1088
 Flip-Flops                                            : 1088

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Register_file.ngr
Top Level Output File Name         : Register_file
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 146

Cell Usage :
# BELS                             : 3015
#      LUT2                        : 96
#      LUT3                        : 1471
#      LUT4                        : 8
#      MUXF5                       : 768
#      MUXF6                       : 384
#      MUXF7                       : 192
#      MUXF8                       : 96
# FlipFlops/Latches                : 1088
#      FDR                         : 96
#      FDRE                        : 992
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 145
#      IBUF                        : 49
#      OBUF                        : 96
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-5 

 Number of Slices:                     1434  out of   4656    30%  
 Number of Slice Flip Flops:           1088  out of   9312    11%  
 Number of 4 input LUTs:               1575  out of   9312    16%  
 Number of IOs:                         146
 Number of bonded IOBs:                 146  out of    232    62%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 1088  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 3.545ns (Maximum Frequency: 282.060MHz)
   Minimum input arrival time before clock: 5.887ns
   Maximum output required time after clock: 4.040ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.545ns (frequency: 282.060MHz)
  Total number of paths / destination ports: 2976 / 96
-------------------------------------------------------------------------
Delay:               3.545ns (Levels of Logic = 5)
  Source:            registers_8_0 (FF)
  Destination:       CRD_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: registers_8_0 to CRD_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.514   0.520  registers_8_0 (registers_8_0)
     LUT2:I1->O            1   0.612   0.000  Mmux__varindex0002_10 (Mmux__varindex0002_10)
     MUXF5:I0->O           1   0.278   0.000  Mmux__varindex0002_8_f5 (Mmux__varindex0002_8_f5)
     MUXF6:I0->O           1   0.451   0.000  Mmux__varindex0002_6_f6 (Mmux__varindex0002_6_f6)
     MUXF7:I0->O           1   0.451   0.000  Mmux__varindex0002_4_f7 (Mmux__varindex0002_4_f7)
     MUXF8:I0->O           1   0.451   0.000  Mmux__varindex0002_2_f8 (_varindex0002<0>)
     FDR:D                     0.268          CRS2_0
    ----------------------------------------
    Total                      3.545ns (3.025ns logic, 0.520ns route)
                                       (85.3% logic, 14.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 11008 / 3168
-------------------------------------------------------------------------
Offset:              5.887ns (Levels of Logic = 3)
  Source:            RD<3> (PAD)
  Destination:       registers_11_0 (FF)
  Destination Clock: clk rising

  Data Path: RD<3> to registers_11_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           520   1.106   1.351  RD_3_IBUF (RD_3_IBUF)
     LUT4:I0->O            4   0.612   0.651  registers_10_not000131 (N13)
     LUT3:I0->O           32   0.612   1.073  registers_11_not00011 (registers_11_not0001)
     FDRE:CE                   0.483          registers_11_0
    ----------------------------------------
    Total                      5.887ns (2.813ns logic, 3.074ns route)
                                       (47.8% logic, 52.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 96 / 96
-------------------------------------------------------------------------
Offset:              4.040ns (Levels of Logic = 1)
  Source:            CRD_31 (FF)
  Destination:       CRD<31> (PAD)
  Source Clock:      clk rising

  Data Path: CRD_31 to CRD<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.514   0.357  CRD_31 (CRD_31)
     OBUF:I->O                 3.169          CRD_31_OBUF (CRD<31>)
    ----------------------------------------
    Total                      4.040ns (3.683ns logic, 0.357ns route)
                                       (91.2% logic, 8.8% route)

=========================================================================


Total REAL time to Xst completion: 35.00 secs
Total CPU time to Xst completion: 35.26 secs
 
--> 

Total memory usage is 359392 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   68 (   0 filtered)
Number of infos    :   13 (   0 filtered)

