--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml mips.twx mips.ncd -o mips.twr mips.pcf -ucf
User Constraints File.ucf

Design file:              mips.ncd
Physical constraint file: mips.pcf
Device,package,speed:     xc6slx9,csg324,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "clk100Mhz_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.666ns.
--------------------------------------------------------------------------------

Paths for end point Inst_Clock_divider/count_1 (SLICE_X19Y29.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.610ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_Clock_divider/count_0 (FF)
  Destination:          Inst_Clock_divider/count_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.343ns (Levels of Logic = 1)
  Clock Path Skew:      -0.012ns (0.194 - 0.206)
  Source Clock:         clk100Mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk100Mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_Clock_divider/count_0 to Inst_Clock_divider/count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y30.AQ      Tcko                  0.430   Inst_Clock_divider/count<0>
                                                       Inst_Clock_divider/count_0
    SLICE_X19Y29.C3      net (fanout=2)        0.552   Inst_Clock_divider/count<0>
    SLICE_X19Y29.CMUX    Tilo                  0.337   Inst_Clock_divider/count<1>
                                                       Inst_Clock_divider/PWR_5_o_count[1]_equal_1_o<1>1
    SLICE_X19Y29.SR      net (fanout=2)        0.586   Inst_Clock_divider/PWR_5_o_count[1]_equal_1_o
    SLICE_X19Y29.CLK     Tsrck                 0.438   Inst_Clock_divider/count<1>
                                                       Inst_Clock_divider/count_1
    -------------------------------------------------  ---------------------------
    Total                                      2.343ns (1.205ns logic, 1.138ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.960ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_Clock_divider/count_1 (FF)
  Destination:          Inst_Clock_divider/count_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.005ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk100Mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk100Mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_Clock_divider/count_1 to Inst_Clock_divider/count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y29.CQ      Tcko                  0.430   Inst_Clock_divider/count<1>
                                                       Inst_Clock_divider/count_1
    SLICE_X19Y29.C5      net (fanout=2)        0.214   Inst_Clock_divider/count<1>
    SLICE_X19Y29.CMUX    Tilo                  0.337   Inst_Clock_divider/count<1>
                                                       Inst_Clock_divider/PWR_5_o_count[1]_equal_1_o<1>1
    SLICE_X19Y29.SR      net (fanout=2)        0.586   Inst_Clock_divider/PWR_5_o_count[1]_equal_1_o
    SLICE_X19Y29.CLK     Tsrck                 0.438   Inst_Clock_divider/count<1>
                                                       Inst_Clock_divider/count_1
    -------------------------------------------------  ---------------------------
    Total                                      2.005ns (1.205ns logic, 0.800ns route)
                                                       (60.1% logic, 39.9% route)

--------------------------------------------------------------------------------

Paths for end point Inst_Clock_divider/count_0 (SLICE_X19Y30.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.672ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_Clock_divider/count_0 (FF)
  Destination:          Inst_Clock_divider/count_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.293ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk100Mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk100Mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_Clock_divider/count_0 to Inst_Clock_divider/count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y30.AQ      Tcko                  0.430   Inst_Clock_divider/count<0>
                                                       Inst_Clock_divider/count_0
    SLICE_X19Y29.C3      net (fanout=2)        0.552   Inst_Clock_divider/count<0>
    SLICE_X19Y29.CMUX    Tilo                  0.337   Inst_Clock_divider/count<1>
                                                       Inst_Clock_divider/PWR_5_o_count[1]_equal_1_o<1>1
    SLICE_X19Y30.SR      net (fanout=2)        0.564   Inst_Clock_divider/PWR_5_o_count[1]_equal_1_o
    SLICE_X19Y30.CLK     Tsrck                 0.410   Inst_Clock_divider/count<0>
                                                       Inst_Clock_divider/count_0
    -------------------------------------------------  ---------------------------
    Total                                      2.293ns (1.177ns logic, 1.116ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.000ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_Clock_divider/count_1 (FF)
  Destination:          Inst_Clock_divider/count_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.955ns (Levels of Logic = 1)
  Clock Path Skew:      -0.010ns (0.195 - 0.205)
  Source Clock:         clk100Mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk100Mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_Clock_divider/count_1 to Inst_Clock_divider/count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y29.CQ      Tcko                  0.430   Inst_Clock_divider/count<1>
                                                       Inst_Clock_divider/count_1
    SLICE_X19Y29.C5      net (fanout=2)        0.214   Inst_Clock_divider/count<1>
    SLICE_X19Y29.CMUX    Tilo                  0.337   Inst_Clock_divider/count<1>
                                                       Inst_Clock_divider/PWR_5_o_count[1]_equal_1_o<1>1
    SLICE_X19Y30.SR      net (fanout=2)        0.564   Inst_Clock_divider/PWR_5_o_count[1]_equal_1_o
    SLICE_X19Y30.CLK     Tsrck                 0.410   Inst_Clock_divider/count<0>
                                                       Inst_Clock_divider/count_0
    -------------------------------------------------  ---------------------------
    Total                                      1.955ns (1.177ns logic, 0.778ns route)
                                                       (60.2% logic, 39.8% route)

--------------------------------------------------------------------------------

Paths for end point Inst_Clock_divider/count_1 (SLICE_X19Y29.C3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.598ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_Clock_divider/count_0 (FF)
  Destination:          Inst_Clock_divider/count_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.355ns (Levels of Logic = 1)
  Clock Path Skew:      -0.012ns (0.194 - 0.206)
  Source Clock:         clk100Mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk100Mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_Clock_divider/count_0 to Inst_Clock_divider/count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y30.AQ      Tcko                  0.430   Inst_Clock_divider/count<0>
                                                       Inst_Clock_divider/count_0
    SLICE_X19Y29.C3      net (fanout=2)        0.552   Inst_Clock_divider/count<0>
    SLICE_X19Y29.CLK     Tas                   0.373   Inst_Clock_divider/count<1>
                                                       Inst_Clock_divider/Mcount_count_xor<1>11
                                                       Inst_Clock_divider/count_1
    -------------------------------------------------  ---------------------------
    Total                                      1.355ns (0.803ns logic, 0.552ns route)
                                                       (59.3% logic, 40.7% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk100Mhz_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_Clock_divider/count_0 (SLICE_X19Y30.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.437ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_Clock_divider/count_0 (FF)
  Destination:          Inst_Clock_divider/count_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.437ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk100Mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk100Mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_Clock_divider/count_0 to Inst_Clock_divider/count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y30.AQ      Tcko                  0.198   Inst_Clock_divider/count<0>
                                                       Inst_Clock_divider/count_0
    SLICE_X19Y30.A6      net (fanout=2)        0.024   Inst_Clock_divider/count<0>
    SLICE_X19Y30.CLK     Tah         (-Th)    -0.215   Inst_Clock_divider/count<0>
                                                       Inst_Clock_divider/Mcount_count_xor<0>11_INV_0
                                                       Inst_Clock_divider/count_0
    -------------------------------------------------  ---------------------------
    Total                                      0.437ns (0.413ns logic, 0.024ns route)
                                                       (94.5% logic, 5.5% route)

--------------------------------------------------------------------------------

Paths for end point Inst_Clock_divider/count_1 (SLICE_X19Y29.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.474ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_Clock_divider/count_1 (FF)
  Destination:          Inst_Clock_divider/count_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.474ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk100Mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk100Mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_Clock_divider/count_1 to Inst_Clock_divider/count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y29.CQ      Tcko                  0.198   Inst_Clock_divider/count<1>
                                                       Inst_Clock_divider/count_1
    SLICE_X19Y29.C5      net (fanout=2)        0.061   Inst_Clock_divider/count<1>
    SLICE_X19Y29.CLK     Tah         (-Th)    -0.215   Inst_Clock_divider/count<1>
                                                       Inst_Clock_divider/Mcount_count_xor<1>11
                                                       Inst_Clock_divider/count_1
    -------------------------------------------------  ---------------------------
    Total                                      0.474ns (0.413ns logic, 0.061ns route)
                                                       (87.1% logic, 12.9% route)

--------------------------------------------------------------------------------

Paths for end point Inst_Clock_divider/count_0 (SLICE_X19Y30.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.595ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_Clock_divider/count_1 (FF)
  Destination:          Inst_Clock_divider/count_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.598ns (Levels of Logic = 1)
  Clock Path Skew:      0.003ns (0.043 - 0.040)
  Source Clock:         clk100Mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk100Mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_Clock_divider/count_1 to Inst_Clock_divider/count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y29.CQ      Tcko                  0.198   Inst_Clock_divider/count<1>
                                                       Inst_Clock_divider/count_1
    SLICE_X19Y29.C5      net (fanout=2)        0.061   Inst_Clock_divider/count<1>
    SLICE_X19Y29.CMUX    Tilo                  0.203   Inst_Clock_divider/count<1>
                                                       Inst_Clock_divider/PWR_5_o_count[1]_equal_1_o<1>1
    SLICE_X19Y30.SR      net (fanout=2)        0.267   Inst_Clock_divider/PWR_5_o_count[1]_equal_1_o
    SLICE_X19Y30.CLK     Tcksr       (-Th)     0.131   Inst_Clock_divider/count<0>
                                                       Inst_Clock_divider/count_0
    -------------------------------------------------  ---------------------------
    Total                                      0.598ns (0.270ns logic, 0.328ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.786ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_Clock_divider/count_0 (FF)
  Destination:          Inst_Clock_divider/count_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.786ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk100Mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk100Mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_Clock_divider/count_0 to Inst_Clock_divider/count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y30.AQ      Tcko                  0.198   Inst_Clock_divider/count<0>
                                                       Inst_Clock_divider/count_0
    SLICE_X19Y29.C3      net (fanout=2)        0.249   Inst_Clock_divider/count<0>
    SLICE_X19Y29.CMUX    Tilo                  0.203   Inst_Clock_divider/count<1>
                                                       Inst_Clock_divider/PWR_5_o_count[1]_equal_1_o<1>1
    SLICE_X19Y30.SR      net (fanout=2)        0.267   Inst_Clock_divider/PWR_5_o_count[1]_equal_1_o
    SLICE_X19Y30.CLK     Tcksr       (-Th)     0.131   Inst_Clock_divider/count<0>
                                                       Inst_Clock_divider/count_0
    -------------------------------------------------  ---------------------------
    Total                                      0.786ns (0.270ns logic, 0.516ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk100Mhz_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk100Mhz_BUFGP/BUFG/I0
  Logical resource: clk100Mhz_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk100Mhz_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.530ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: Inst_Clock_divider/count<1>/CLK
  Logical resource: Inst_Clock_divider/count_1/CK
  Location pin: SLICE_X19Y29.CLK
  Clock network: clk100Mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 9.530ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: Inst_Clock_divider/count<0>/CLK
  Logical resource: Inst_Clock_divider/count_0/CK
  Location pin: SLICE_X19Y30.CLK
  Clock network: clk100Mhz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk100Mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk100Mhz      |    2.390|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 7 paths, 0 nets, and 8 connections

Design statistics:
   Minimum period:   2.666ns{1}   (Maximum frequency: 375.094MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Nov 11 20:07:06 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4588 MB



