// Seed: 1664419974
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input id_4;
  input id_3;
  input id_2;
  input id_1;
  logic id_4;
  assign id_5 = 1;
  logic id_6;
  type_0 id_7 (
      .id_0(id_1),
      .id_1(id_4),
      .id_2(1'b0),
      .id_3(1 >= 1),
      .id_4(id_6),
      .id_5(1)
  );
  reg id_8;
  always @(posedge id_1, posedge !id_5) begin
    id_8 <= id_5;
    id_5 <= 1'b0;
    id_5 <= id_5;
  end
endmodule
