module edge_detector (
  input     wire    clk,
  input     wire    reset,

  input     wire    a,

  output    wire    rising_edge,
  output    wire    falling_edge
);

  logic delay;

  always_ff @(posedge clk or posedge reset)
    if (reset)
      delay <= 1'b0;
    else
      delay <= a;

  assign rising_edge = ~delay & a;
  assign falling_edge = delay & ~a;

endmodule