

================================================================
== Vitis HLS Report for 'CnnKernel_YourCode_Pipeline_maxpool_VITIS_LOOP_84_7'
================================================================
* Date:           Fri May 27 19:41:01 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        CnnKernel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.891 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     6276|     6276|  25.104 us|  25.104 us|  6276|  6276|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name         |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- maxpool_VITIS_LOOP_84_7  |     6274|     6274|         5|          2|          1|  3136|       yes|
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      336|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      141|    -|
|Register             |        -|     -|      133|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      133|      477|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln83_1_fu_200_p2     |         +|   0|  0|  19|          12|           1|
    |add_ln83_fu_212_p2       |         +|   0|  0|  13|           6|           1|
    |add_ln84_fu_240_p2       |         +|   0|  0|  13|           6|           1|
    |add_ln85_1_fu_429_p2     |         +|   0|  0|  20|          20|          20|
    |add_ln85_fu_395_p2       |         +|   0|  0|  24|          17|          17|
    |add_ln86_1_fu_346_p2     |         +|   0|  0|  21|          14|          14|
    |add_ln86_fu_335_p2       |         +|   0|  0|  21|          14|          14|
    |add_ln87_1_fu_373_p2     |         +|   0|  0|  21|          14|          14|
    |add_ln87_fu_367_p2       |         +|   0|  0|  21|          14|          14|
    |sub_ln85_1_fu_420_p2     |         -|   0|  0|  20|          20|          20|
    |sub_ln86_1_fu_318_p2     |         -|   0|  0|  21|          14|          14|
    |sub_ln86_fu_286_p2       |         -|   0|  0|  21|          14|          14|
    |grp_fu_148_p2            |      icmp|   0|  0|  13|          17|          17|
    |icmp_ln1547_2_fu_387_p2  |      icmp|   0|  0|  13|          17|          17|
    |icmp_ln83_fu_194_p2      |      icmp|   0|  0|  12|          12|          11|
    |icmp_ln84_fu_218_p2      |      icmp|   0|  0|  10|           6|           5|
    |or_ln83_fu_292_p2        |        or|   0|  0|   7|           7|           1|
    |or_ln87_fu_357_p2        |        or|   0|  0|   7|           7|           1|
    |grp_fu_154_p3            |    select|   0|  0|  17|           1|          17|
    |output_V_d0              |    select|   0|  0|   8|           1|           8|
    |select_ln83_1_fu_232_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln83_fu_224_p3    |    select|   0|  0|   6|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 336|         236|         230|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |C_V_address0                             |  14|          3|   14|         42|
    |C_V_address1                             |  14|          3|   14|         42|
    |ap_NS_fsm                                |  14|          3|    1|          3|
    |ap_done_int                              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg         |   9|          2|    1|          2|
    |ap_sig_allocacmp_h_load                  |   9|          2|    6|         12|
    |ap_sig_allocacmp_indvar_flatten167_load  |   9|          2|   12|         24|
    |ap_sig_allocacmp_w_load                  |   9|          2|    6|         12|
    |h_fu_80                                  |   9|          2|    6|         12|
    |indvar_flatten167_fu_84                  |   9|          2|   12|         24|
    |w_fu_76                                  |   9|          2|    6|         12|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 141|         31|   82|        193|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |add_ln87_1_reg_505                   |  13|   0|   14|          1|
    |add_ln87_reg_500                     |  13|   0|   14|          1|
    |ap_CS_fsm                            |   2|   0|    2|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg     |   1|   0|    1|          0|
    |h_fu_80                              |   6|   0|    6|          0|
    |icmp_ln1547_2_reg_530                |   1|   0|    1|          0|
    |icmp_ln83_reg_472                    |   1|   0|    1|          0|
    |indvar_flatten167_fu_84              |  12|   0|   12|          0|
    |select_ln32_reg_510                  |  17|   0|   17|          0|
    |select_ln83_1_reg_482                |   6|   0|    6|          0|
    |select_ln83_1_reg_482_pp0_iter1_reg  |   6|   0|    6|          0|
    |select_ln83_reg_476                  |   6|   0|    6|          0|
    |select_ln83_reg_476_pp0_iter1_reg    |   6|   0|    6|          0|
    |sub_ln85_cast_reg_467                |  17|   0|   17|          0|
    |tmp_6_reg_525                        |   8|   0|    8|          0|
    |tmp_7_reg_535                        |   8|   0|    8|          0|
    |w_fu_76                              |   6|   0|    6|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 133|   0|  135|          2|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |                    Source Object                    |    C Type    |
+-------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  CnnKernel_YourCode_Pipeline_maxpool_VITIS_LOOP_84_7|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  CnnKernel_YourCode_Pipeline_maxpool_VITIS_LOOP_84_7|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  CnnKernel_YourCode_Pipeline_maxpool_VITIS_LOOP_84_7|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  CnnKernel_YourCode_Pipeline_maxpool_VITIS_LOOP_84_7|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  CnnKernel_YourCode_Pipeline_maxpool_VITIS_LOOP_84_7|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  CnnKernel_YourCode_Pipeline_maxpool_VITIS_LOOP_84_7|  return value|
|sub_ln85           |   in|   16|     ap_none|                                             sub_ln85|        scalar|
|C_V_address0       |  out|   14|   ap_memory|                                                  C_V|         array|
|C_V_ce0            |  out|    1|   ap_memory|                                                  C_V|         array|
|C_V_q0             |   in|   17|   ap_memory|                                                  C_V|         array|
|C_V_address1       |  out|   14|   ap_memory|                                                  C_V|         array|
|C_V_ce1            |  out|    1|   ap_memory|                                                  C_V|         array|
|C_V_q1             |   in|   17|   ap_memory|                                                  C_V|         array|
|output_V_address0  |  out|   20|   ap_memory|                                             output_V|         array|
|output_V_ce0       |  out|    1|   ap_memory|                                             output_V|         array|
|output_V_we0       |  out|    1|   ap_memory|                                             output_V|         array|
|output_V_d0        |  out|    8|   ap_memory|                                             output_V|         array|
+-------------------+-----+-----+------------+-----------------------------------------------------+--------------+

