0.7
2020.2
Nov  8 2024
22:36:55
/home/nami/SPI_UVM/rtl/spi_ip.sv,1747257772,systemVerilog,,/home/nami/SPI_UVM/verification/uvm/env/top_env_pkg.sv,,spi_ip,,uvm,,GIT_DIR="/home/nami/SPI_UVM/verification/uvm",,,,
/home/nami/SPI_UVM/verification/uvm/env/top_env.sv,1747332806,verilog,,,,,,,,,,,,
/home/nami/SPI_UVM/verification/uvm/env/top_env_pkg.sv,1747332562,systemVerilog,/home/nami/SPI_UVM/verification/uvm/tests/top_test_pkg.sv,/home/nami/SPI_UVM/verification/uvm/tests/top_test_pkg.sv,/tools/Xilinx/Vivado/2024.2/data/xsim/system_verilog/uvm_include/uvm_macros.svh;/home/nami/SPI_UVM/verification/uvm/env/top_env.sv,top_env_pkg,,uvm,,GIT_DIR="/home/nami/SPI_UVM/verification/uvm",,,,
/home/nami/SPI_UVM/verification/uvm/sv/spi_uvc_agent.sv,1747333556,verilog,,,,,,,,,,,,
/home/nami/SPI_UVM/verification/uvm/sv/spi_uvc_if.sv,1747288001,systemVerilog,,/home/nami/SPI_UVM/rtl/spi_ip.sv,,spi_uvc_if,,uvm,,GIT_DIR="/home/nami/SPI_UVM/verification/uvm",,,,
/home/nami/SPI_UVM/verification/uvm/sv/spi_uvc_pkg.sv,1747333478,systemVerilog,/home/nami/SPI_UVM/verification/uvm/env/top_env_pkg.sv;/home/nami/SPI_UVM/verification/uvm/tests/top_test_pkg.sv,/home/nami/SPI_UVM/verification/uvm/sv/spi_uvc_if.sv,/tools/Xilinx/Vivado/2024.2/data/xsim/system_verilog/uvm_include/uvm_macros.svh;/home/nami/SPI_UVM/verification/uvm/sv/spi_uvc_agent.sv,spi_uvc_pkg,,uvm,,GIT_DIR="/home/nami/SPI_UVM/verification/uvm",,,,
/home/nami/SPI_UVM/verification/uvm/tb/tb.sv,1747327277,systemVerilog,,,/tools/Xilinx/Vivado/2024.2/data/xsim/system_verilog/uvm_include/uvm_macros.svh,tb,,uvm,,GIT_DIR="/home/nami/SPI_UVM/verification/uvm",,,,
/home/nami/SPI_UVM/verification/uvm/tests/top_test.sv,1747332836,verilog,,,,,,,,,,,,
/home/nami/SPI_UVM/verification/uvm/tests/top_test_pkg.sv,1747332445,systemVerilog,/home/nami/SPI_UVM/verification/uvm/tb/tb.sv,/home/nami/SPI_UVM/verification/uvm/tb/tb.sv,/tools/Xilinx/Vivado/2024.2/data/xsim/system_verilog/uvm_include/uvm_macros.svh;/home/nami/SPI_UVM/verification/uvm/tests/top_test.sv,top_test_pkg,,uvm,,GIT_DIR="/home/nami/SPI_UVM/verification/uvm",,,,
/tools/Xilinx/Vivado/2024.2/data/xsim/system_verilog/uvm_include/uvm_macros.svh,1724786435,verilog,,,,,,,,,,,,
