Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Mar 14 16:32:50 2024
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Gyro_Test_timing_summary_routed.rpt -pb Gyro_Test_timing_summary_routed.pb -rpx Gyro_Test_timing_summary_routed.rpx -warn_on_violation
| Design       : Gyro_Test
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     112         
TIMING-18  Warning           Missing input or output delay   2           
TIMING-20  Warning           Non-clocked latch               33          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (219)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (252)
5. checking no_input_delay (1)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (219)
--------------------------
 There are 17 register/latch pins with no clock driven by root clock pin: Gyro_Reader/FSM_onehot_PS_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Gyro_Reader/FSM_onehot_PS_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Gyro_Reader/FSM_onehot_PS_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Gyro_Reader/FSM_onehot_PS_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Gyro_Reader/FSM_onehot_PS_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Gyro_Reader/FSM_onehot_PS_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Gyro_Reader/FSM_onehot_PS_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Gyro_Reader/FSM_onehot_PS_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Gyro_Reader/FSM_onehot_PS_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Gyro_Reader/FSM_onehot_PS_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Gyro_Reader/FSM_onehot_PS_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Gyro_Reader/FSM_onehot_PS_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Gyro_Reader/FSM_onehot_PS_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Gyro_Reader/FSM_onehot_PS_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Gyro_Reader/FSM_onehot_PS_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Gyro_Reader/FSM_onehot_PS_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Gyro_Reader/FSM_onehot_PS_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Gyro_Reader/FSM_onehot_PS_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Gyro_Reader/FSM_onehot_PS_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Gyro_Reader/FSM_onehot_PS_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Gyro_Reader/FSM_onehot_PS_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Gyro_Reader/FSM_onehot_PS_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Gyro_Reader/FSM_onehot_PS_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Gyro_Reader/FSM_onehot_PS_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Gyro_Reader/FSM_onehot_PS_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Gyro_Reader/FSM_onehot_PS_reg[32]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Gyro_Reader/FSM_onehot_PS_reg[33]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Gyro_Reader/FSM_onehot_PS_reg[34]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Gyro_Reader/FSM_onehot_PS_reg[35]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Gyro_Reader/FSM_onehot_PS_reg[36]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Gyro_Reader/FSM_onehot_PS_reg[37]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Gyro_Reader/FSM_onehot_PS_reg[38]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Gyro_Reader/FSM_onehot_PS_reg[39]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Gyro_Reader/FSM_onehot_PS_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Gyro_Reader/FSM_onehot_PS_reg[40]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Gyro_Reader/FSM_onehot_PS_reg[41]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Gyro_Reader/FSM_onehot_PS_reg[42]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Gyro_Reader/FSM_onehot_PS_reg[43]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Gyro_Reader/FSM_onehot_PS_reg[44]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Gyro_Reader/FSM_onehot_PS_reg[45]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Gyro_Reader/FSM_onehot_PS_reg[46]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Gyro_Reader/FSM_onehot_PS_reg[47]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Gyro_Reader/FSM_onehot_PS_reg[48]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Gyro_Reader/FSM_onehot_PS_reg[49]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Gyro_Reader/FSM_onehot_PS_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Gyro_Reader/FSM_onehot_PS_reg[50]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Gyro_Reader/FSM_onehot_PS_reg[51]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Gyro_Reader/FSM_onehot_PS_reg[52]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Gyro_Reader/FSM_onehot_PS_reg[53]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Gyro_Reader/FSM_onehot_PS_reg[54]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Gyro_Reader/FSM_onehot_PS_reg[55]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Gyro_Reader/FSM_onehot_PS_reg[56]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Gyro_Reader/FSM_onehot_PS_reg[57]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Gyro_Reader/FSM_onehot_PS_reg[58]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Gyro_Reader/FSM_onehot_PS_reg[59]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Gyro_Reader/FSM_onehot_PS_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Gyro_Reader/FSM_onehot_PS_reg[60]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Gyro_Reader/FSM_onehot_PS_reg[61]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Gyro_Reader/FSM_onehot_PS_reg[62]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Gyro_Reader/FSM_onehot_PS_reg[63]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Gyro_Reader/FSM_onehot_PS_reg[64]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Gyro_Reader/FSM_onehot_PS_reg[65]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Gyro_Reader/FSM_onehot_PS_reg[66]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Gyro_Reader/FSM_onehot_PS_reg[67]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Gyro_Reader/FSM_onehot_PS_reg[68]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Gyro_Reader/FSM_onehot_PS_reg[69]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Gyro_Reader/FSM_onehot_PS_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Gyro_Reader/FSM_onehot_PS_reg[70]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Gyro_Reader/FSM_onehot_PS_reg[71]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Gyro_Reader/FSM_onehot_PS_reg[72]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Gyro_Reader/FSM_onehot_PS_reg[73]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Gyro_Reader/FSM_onehot_PS_reg[74]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Gyro_Reader/FSM_onehot_PS_reg[75]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Gyro_Reader/FSM_onehot_PS_reg[76]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Gyro_Reader/FSM_onehot_PS_reg[77]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Gyro_Reader/FSM_onehot_PS_reg[78]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Gyro_Reader/FSM_onehot_PS_reg[79]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Gyro_Reader/FSM_onehot_PS_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Gyro_Reader/FSM_onehot_PS_reg[80]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Gyro_Reader/FSM_onehot_PS_reg[81]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Gyro_Reader/FSM_onehot_PS_reg[82]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Gyro_Reader/FSM_onehot_PS_reg[83]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Gyro_Reader/FSM_onehot_PS_reg[84]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Gyro_Reader/FSM_onehot_PS_reg[85]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Gyro_Reader/FSM_onehot_PS_reg[86]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Gyro_Reader/FSM_onehot_PS_reg[87]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Gyro_Reader/FSM_onehot_PS_reg[88]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Gyro_Reader/FSM_onehot_PS_reg[89]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Gyro_Reader/FSM_onehot_PS_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Gyro_Reader/FSM_onehot_PS_reg[90]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Gyro_Reader/FSM_onehot_PS_reg[9]/Q (HIGH)

 There are 99 register/latch pins with no clock driven by root clock pin: Gyro_Reader/slwClk_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: SSG_DISP/CathMod/s_clk_500_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (252)
--------------------------------------------------
 There are 252 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.262        0.000                      0                   74        0.165        0.000                      0                   74        4.500        0.000                       0                    43  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.262        0.000                      0                   74        0.165        0.000                      0                   74        4.500        0.000                       0                    43  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.262ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.262ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.250ns  (logic 1.970ns (37.523%)  route 3.280ns (62.477%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.567     5.088    SSG_DISP/CathMod/CLK
    SLICE_X45Y46         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y46         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  SSG_DISP/CathMod/clk_div_counter_reg[4]/Q
                         net (fo=2, routed)           0.824     6.369    SSG_DISP/CathMod/clk_div_counter_reg[4]
    SLICE_X44Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     6.894 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.894    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X44Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.008 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.008    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X44Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.122 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.122    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.456 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/O[1]
                         net (fo=1, routed)           0.837     8.292    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_6
    SLICE_X46Y47         LUT6 (Prop_lut6_I4_O)        0.303     8.595 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.821     9.416    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_0
    SLICE_X46Y46         LUT5 (Prop_lut5_I2_O)        0.124     9.540 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.799    10.338    SSG_DISP/CathMod/clear
    SLICE_X45Y49         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.449    14.790    SSG_DISP/CathMod/CLK
    SLICE_X45Y49         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[16]/C
                         clock pessimism              0.274    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X45Y49         FDRE (Setup_fdre_C_R)       -0.429    14.600    SSG_DISP/CathMod/clk_div_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.600    
                         arrival time                         -10.338    
  -------------------------------------------------------------------
                         slack                                  4.262    

Slack (MET) :             4.262ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.250ns  (logic 1.970ns (37.523%)  route 3.280ns (62.477%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.567     5.088    SSG_DISP/CathMod/CLK
    SLICE_X45Y46         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y46         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  SSG_DISP/CathMod/clk_div_counter_reg[4]/Q
                         net (fo=2, routed)           0.824     6.369    SSG_DISP/CathMod/clk_div_counter_reg[4]
    SLICE_X44Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     6.894 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.894    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X44Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.008 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.008    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X44Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.122 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.122    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.456 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/O[1]
                         net (fo=1, routed)           0.837     8.292    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_6
    SLICE_X46Y47         LUT6 (Prop_lut6_I4_O)        0.303     8.595 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.821     9.416    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_0
    SLICE_X46Y46         LUT5 (Prop_lut5_I2_O)        0.124     9.540 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.799    10.338    SSG_DISP/CathMod/clear
    SLICE_X45Y49         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.449    14.790    SSG_DISP/CathMod/CLK
    SLICE_X45Y49         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[17]/C
                         clock pessimism              0.274    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X45Y49         FDRE (Setup_fdre_C_R)       -0.429    14.600    SSG_DISP/CathMod/clk_div_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.600    
                         arrival time                         -10.338    
  -------------------------------------------------------------------
                         slack                                  4.262    

Slack (MET) :             4.262ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.250ns  (logic 1.970ns (37.523%)  route 3.280ns (62.477%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.567     5.088    SSG_DISP/CathMod/CLK
    SLICE_X45Y46         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y46         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  SSG_DISP/CathMod/clk_div_counter_reg[4]/Q
                         net (fo=2, routed)           0.824     6.369    SSG_DISP/CathMod/clk_div_counter_reg[4]
    SLICE_X44Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     6.894 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.894    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X44Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.008 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.008    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X44Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.122 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.122    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.456 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/O[1]
                         net (fo=1, routed)           0.837     8.292    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_6
    SLICE_X46Y47         LUT6 (Prop_lut6_I4_O)        0.303     8.595 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.821     9.416    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_0
    SLICE_X46Y46         LUT5 (Prop_lut5_I2_O)        0.124     9.540 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.799    10.338    SSG_DISP/CathMod/clear
    SLICE_X45Y49         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.449    14.790    SSG_DISP/CathMod/CLK
    SLICE_X45Y49         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[18]/C
                         clock pessimism              0.274    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X45Y49         FDRE (Setup_fdre_C_R)       -0.429    14.600    SSG_DISP/CathMod/clk_div_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         14.600    
                         arrival time                         -10.338    
  -------------------------------------------------------------------
                         slack                                  4.262    

Slack (MET) :             4.262ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.250ns  (logic 1.970ns (37.523%)  route 3.280ns (62.477%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.567     5.088    SSG_DISP/CathMod/CLK
    SLICE_X45Y46         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y46         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  SSG_DISP/CathMod/clk_div_counter_reg[4]/Q
                         net (fo=2, routed)           0.824     6.369    SSG_DISP/CathMod/clk_div_counter_reg[4]
    SLICE_X44Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     6.894 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.894    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X44Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.008 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.008    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X44Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.122 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.122    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.456 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/O[1]
                         net (fo=1, routed)           0.837     8.292    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_6
    SLICE_X46Y47         LUT6 (Prop_lut6_I4_O)        0.303     8.595 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.821     9.416    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_0
    SLICE_X46Y46         LUT5 (Prop_lut5_I2_O)        0.124     9.540 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.799    10.338    SSG_DISP/CathMod/clear
    SLICE_X45Y49         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.449    14.790    SSG_DISP/CathMod/CLK
    SLICE_X45Y49         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[19]/C
                         clock pessimism              0.274    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X45Y49         FDRE (Setup_fdre_C_R)       -0.429    14.600    SSG_DISP/CathMod/clk_div_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         14.600    
                         arrival time                         -10.338    
  -------------------------------------------------------------------
                         slack                                  4.262    

Slack (MET) :             4.403ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.108ns  (logic 1.970ns (38.565%)  route 3.138ns (61.435%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.567     5.088    SSG_DISP/CathMod/CLK
    SLICE_X45Y46         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y46         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  SSG_DISP/CathMod/clk_div_counter_reg[4]/Q
                         net (fo=2, routed)           0.824     6.369    SSG_DISP/CathMod/clk_div_counter_reg[4]
    SLICE_X44Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     6.894 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.894    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X44Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.008 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.008    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X44Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.122 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.122    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.456 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/O[1]
                         net (fo=1, routed)           0.837     8.292    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_6
    SLICE_X46Y47         LUT6 (Prop_lut6_I4_O)        0.303     8.595 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.821     9.416    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_0
    SLICE_X46Y46         LUT5 (Prop_lut5_I2_O)        0.124     9.540 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.657    10.197    SSG_DISP/CathMod/clear
    SLICE_X45Y48         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.449    14.790    SSG_DISP/CathMod/CLK
    SLICE_X45Y48         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[12]/C
                         clock pessimism              0.274    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X45Y48         FDRE (Setup_fdre_C_R)       -0.429    14.600    SSG_DISP/CathMod/clk_div_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.600    
                         arrival time                         -10.197    
  -------------------------------------------------------------------
                         slack                                  4.403    

Slack (MET) :             4.403ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.108ns  (logic 1.970ns (38.565%)  route 3.138ns (61.435%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.567     5.088    SSG_DISP/CathMod/CLK
    SLICE_X45Y46         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y46         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  SSG_DISP/CathMod/clk_div_counter_reg[4]/Q
                         net (fo=2, routed)           0.824     6.369    SSG_DISP/CathMod/clk_div_counter_reg[4]
    SLICE_X44Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     6.894 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.894    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X44Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.008 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.008    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X44Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.122 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.122    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.456 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/O[1]
                         net (fo=1, routed)           0.837     8.292    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_6
    SLICE_X46Y47         LUT6 (Prop_lut6_I4_O)        0.303     8.595 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.821     9.416    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_0
    SLICE_X46Y46         LUT5 (Prop_lut5_I2_O)        0.124     9.540 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.657    10.197    SSG_DISP/CathMod/clear
    SLICE_X45Y48         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.449    14.790    SSG_DISP/CathMod/CLK
    SLICE_X45Y48         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[13]/C
                         clock pessimism              0.274    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X45Y48         FDRE (Setup_fdre_C_R)       -0.429    14.600    SSG_DISP/CathMod/clk_div_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.600    
                         arrival time                         -10.197    
  -------------------------------------------------------------------
                         slack                                  4.403    

Slack (MET) :             4.403ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.108ns  (logic 1.970ns (38.565%)  route 3.138ns (61.435%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.567     5.088    SSG_DISP/CathMod/CLK
    SLICE_X45Y46         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y46         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  SSG_DISP/CathMod/clk_div_counter_reg[4]/Q
                         net (fo=2, routed)           0.824     6.369    SSG_DISP/CathMod/clk_div_counter_reg[4]
    SLICE_X44Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     6.894 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.894    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X44Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.008 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.008    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X44Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.122 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.122    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.456 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/O[1]
                         net (fo=1, routed)           0.837     8.292    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_6
    SLICE_X46Y47         LUT6 (Prop_lut6_I4_O)        0.303     8.595 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.821     9.416    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_0
    SLICE_X46Y46         LUT5 (Prop_lut5_I2_O)        0.124     9.540 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.657    10.197    SSG_DISP/CathMod/clear
    SLICE_X45Y48         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.449    14.790    SSG_DISP/CathMod/CLK
    SLICE_X45Y48         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[14]/C
                         clock pessimism              0.274    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X45Y48         FDRE (Setup_fdre_C_R)       -0.429    14.600    SSG_DISP/CathMod/clk_div_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         14.600    
                         arrival time                         -10.197    
  -------------------------------------------------------------------
                         slack                                  4.403    

Slack (MET) :             4.403ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.108ns  (logic 1.970ns (38.565%)  route 3.138ns (61.435%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.567     5.088    SSG_DISP/CathMod/CLK
    SLICE_X45Y46         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y46         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  SSG_DISP/CathMod/clk_div_counter_reg[4]/Q
                         net (fo=2, routed)           0.824     6.369    SSG_DISP/CathMod/clk_div_counter_reg[4]
    SLICE_X44Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     6.894 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.894    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X44Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.008 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.008    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X44Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.122 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.122    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.456 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/O[1]
                         net (fo=1, routed)           0.837     8.292    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_6
    SLICE_X46Y47         LUT6 (Prop_lut6_I4_O)        0.303     8.595 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.821     9.416    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_0
    SLICE_X46Y46         LUT5 (Prop_lut5_I2_O)        0.124     9.540 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.657    10.197    SSG_DISP/CathMod/clear
    SLICE_X45Y48         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.449    14.790    SSG_DISP/CathMod/CLK
    SLICE_X45Y48         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[15]/C
                         clock pessimism              0.274    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X45Y48         FDRE (Setup_fdre_C_R)       -0.429    14.600    SSG_DISP/CathMod/clk_div_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         14.600    
                         arrival time                         -10.197    
  -------------------------------------------------------------------
                         slack                                  4.403    

Slack (MET) :             4.554ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.957ns  (logic 1.970ns (39.745%)  route 2.987ns (60.255%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.567     5.088    SSG_DISP/CathMod/CLK
    SLICE_X45Y46         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y46         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  SSG_DISP/CathMod/clk_div_counter_reg[4]/Q
                         net (fo=2, routed)           0.824     6.369    SSG_DISP/CathMod/clk_div_counter_reg[4]
    SLICE_X44Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     6.894 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.894    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X44Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.008 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.008    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X44Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.122 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.122    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.456 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/O[1]
                         net (fo=1, routed)           0.837     8.292    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_6
    SLICE_X46Y47         LUT6 (Prop_lut6_I4_O)        0.303     8.595 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.821     9.416    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_0
    SLICE_X46Y46         LUT5 (Prop_lut5_I2_O)        0.124     9.540 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.505    10.045    SSG_DISP/CathMod/clear
    SLICE_X45Y45         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.448    14.789    SSG_DISP/CathMod/CLK
    SLICE_X45Y45         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X45Y45         FDRE (Setup_fdre_C_R)       -0.429    14.599    SSG_DISP/CathMod/clk_div_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.599    
                         arrival time                         -10.045    
  -------------------------------------------------------------------
                         slack                                  4.554    

Slack (MET) :             4.554ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.957ns  (logic 1.970ns (39.745%)  route 2.987ns (60.255%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.567     5.088    SSG_DISP/CathMod/CLK
    SLICE_X45Y46         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y46         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  SSG_DISP/CathMod/clk_div_counter_reg[4]/Q
                         net (fo=2, routed)           0.824     6.369    SSG_DISP/CathMod/clk_div_counter_reg[4]
    SLICE_X44Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     6.894 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.894    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X44Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.008 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.008    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X44Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.122 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.122    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.456 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/O[1]
                         net (fo=1, routed)           0.837     8.292    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_6
    SLICE_X46Y47         LUT6 (Prop_lut6_I4_O)        0.303     8.595 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.821     9.416    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_0
    SLICE_X46Y46         LUT5 (Prop_lut5_I2_O)        0.124     9.540 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.505    10.045    SSG_DISP/CathMod/clear
    SLICE_X45Y45         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.448    14.789    SSG_DISP/CathMod/CLK
    SLICE_X45Y45         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[1]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X45Y45         FDRE (Setup_fdre_C_R)       -0.429    14.599    SSG_DISP/CathMod/clk_div_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.599    
                         arrival time                         -10.045    
  -------------------------------------------------------------------
                         slack                                  4.554    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 Gyro_Reader/counterSDA_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Gyro_Reader/counterSDA_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.186ns (68.880%)  route 0.084ns (31.120%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.563     1.446    Gyro_Reader/CLK_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  Gyro_Reader/counterSDA_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  Gyro_Reader/counterSDA_reg[2]/Q
                         net (fo=6, routed)           0.084     1.671    Gyro_Reader/counterSDA[2]
    SLICE_X37Y46         LUT6 (Prop_lut6_I2_O)        0.045     1.716 r  Gyro_Reader/counterSDA[5]_i_1/O
                         net (fo=1, routed)           0.000     1.716    Gyro_Reader/counterSDA_2[5]
    SLICE_X37Y46         FDRE                                         r  Gyro_Reader/counterSDA_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.832     1.959    Gyro_Reader/CLK_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  Gyro_Reader/counterSDA_reg[5]/C
                         clock pessimism             -0.500     1.459    
    SLICE_X37Y46         FDRE (Hold_fdre_C_D)         0.092     1.551    Gyro_Reader/counterSDA_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 Gyro_Reader/counterSDA_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Gyro_Reader/counterSDA_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.686%)  route 0.097ns (34.314%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.563     1.446    Gyro_Reader/CLK_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  Gyro_Reader/counterSDA_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  Gyro_Reader/counterSDA_reg[4]/Q
                         net (fo=6, routed)           0.097     1.684    Gyro_Reader/counterSDA[4]
    SLICE_X37Y46         LUT6 (Prop_lut6_I2_O)        0.045     1.729 r  Gyro_Reader/counterSDA[8]_i_2/O
                         net (fo=1, routed)           0.000     1.729    Gyro_Reader/counterSDA_2[8]
    SLICE_X37Y46         FDRE                                         r  Gyro_Reader/counterSDA_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.832     1.959    Gyro_Reader/CLK_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  Gyro_Reader/counterSDA_reg[8]/C
                         clock pessimism             -0.500     1.459    
    SLICE_X37Y46         FDRE (Hold_fdre_C_D)         0.092     1.551    Gyro_Reader/counterSDA_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 Gyro_Reader/counterSCL_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Gyro_Reader/counterSCL_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.219%)  route 0.104ns (35.781%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.564     1.447    Gyro_Reader/CLK_IBUF_BUFG
    SLICE_X37Y48         FDRE                                         r  Gyro_Reader/counterSCL_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  Gyro_Reader/counterSCL_reg[4]/Q
                         net (fo=6, routed)           0.104     1.692    Gyro_Reader/counterSCL[4]
    SLICE_X36Y48         LUT6 (Prop_lut6_I1_O)        0.045     1.737 r  Gyro_Reader/counterSCL[5]_i_1/O
                         net (fo=1, routed)           0.000     1.737    Gyro_Reader/counterSCL[5]_i_1_n_0
    SLICE_X36Y48         FDRE                                         r  Gyro_Reader/counterSCL_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.833     1.960    Gyro_Reader/CLK_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  Gyro_Reader/counterSCL_reg[5]/C
                         clock pessimism             -0.500     1.460    
    SLICE_X36Y48         FDRE (Hold_fdre_C_D)         0.092     1.552    Gyro_Reader/counterSCL_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 Gyro_Reader/counterSDA_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Gyro_Reader/slwClk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.575%)  route 0.116ns (38.425%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.563     1.446    Gyro_Reader/CLK_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  Gyro_Reader/counterSDA_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  Gyro_Reader/counterSDA_reg[8]/Q
                         net (fo=2, routed)           0.116     1.703    Gyro_Reader/counterSDA[8]
    SLICE_X37Y47         LUT6 (Prop_lut6_I2_O)        0.045     1.748 r  Gyro_Reader/slwClk_i_1/O
                         net (fo=1, routed)           0.000     1.748    Gyro_Reader/slwClk_i_1_n_0
    SLICE_X37Y47         FDRE                                         r  Gyro_Reader/slwClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.833     1.960    Gyro_Reader/CLK_IBUF_BUFG
    SLICE_X37Y47         FDRE                                         r  Gyro_Reader/slwClk_reg/C
                         clock pessimism             -0.497     1.463    
    SLICE_X37Y47         FDRE (Hold_fdre_C_D)         0.092     1.555    Gyro_Reader/slwClk_reg
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 Gyro_Reader/counterSDA_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Gyro_Reader/counterSDA_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.189ns (49.915%)  route 0.190ns (50.085%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.563     1.446    Gyro_Reader/CLK_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  Gyro_Reader/counterSDA_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  Gyro_Reader/counterSDA_reg[4]/Q
                         net (fo=6, routed)           0.190     1.777    Gyro_Reader/counterSDA[4]
    SLICE_X37Y46         LUT5 (Prop_lut5_I3_O)        0.048     1.825 r  Gyro_Reader/counterSDA[7]_i_1/O
                         net (fo=1, routed)           0.000     1.825    Gyro_Reader/counterSDA_2[7]
    SLICE_X37Y46         FDRE                                         r  Gyro_Reader/counterSDA_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.832     1.959    Gyro_Reader/CLK_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  Gyro_Reader/counterSDA_reg[7]/C
                         clock pessimism             -0.500     1.459    
    SLICE_X37Y46         FDRE (Hold_fdre_C_D)         0.107     1.566    Gyro_Reader/counterSDA_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 Gyro_Reader/counterSCL_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Gyro_Reader/counterSCL_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.183ns (49.932%)  route 0.183ns (50.068%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.564     1.447    Gyro_Reader/CLK_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  Gyro_Reader/counterSCL_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  Gyro_Reader/counterSCL_reg[6]/Q
                         net (fo=5, routed)           0.183     1.772    Gyro_Reader/counterSCL[6]
    SLICE_X36Y48         LUT4 (Prop_lut4_I1_O)        0.042     1.814 r  Gyro_Reader/counterSCL[7]_i_1/O
                         net (fo=1, routed)           0.000     1.814    Gyro_Reader/counterSCL[7]_i_1_n_0
    SLICE_X36Y48         FDRE                                         r  Gyro_Reader/counterSCL_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.833     1.960    Gyro_Reader/CLK_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  Gyro_Reader/counterSCL_reg[7]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X36Y48         FDRE (Hold_fdre_C_D)         0.107     1.554    Gyro_Reader/counterSCL_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 Gyro_Reader/counterSCL_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Gyro_Reader/counterSCL_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.626%)  route 0.167ns (47.374%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.564     1.447    Gyro_Reader/CLK_IBUF_BUFG
    SLICE_X37Y48         FDRE                                         r  Gyro_Reader/counterSCL_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  Gyro_Reader/counterSCL_reg[3]/Q
                         net (fo=7, routed)           0.167     1.756    Gyro_Reader/counterSCL[3]
    SLICE_X37Y48         LUT6 (Prop_lut6_I1_O)        0.045     1.801 r  Gyro_Reader/counterSCL[0]_i_1/O
                         net (fo=1, routed)           0.000     1.801    Gyro_Reader/counterSCL_1[0]
    SLICE_X37Y48         FDRE                                         r  Gyro_Reader/counterSCL_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.833     1.960    Gyro_Reader/CLK_IBUF_BUFG
    SLICE_X37Y48         FDRE                                         r  Gyro_Reader/counterSCL_reg[0]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X37Y48         FDRE (Hold_fdre_C_D)         0.092     1.539    Gyro_Reader/counterSCL_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.565     1.448    SSG_DISP/CathMod/CLK
    SLICE_X45Y47         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y47         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  SSG_DISP/CathMod/clk_div_counter_reg[11]/Q
                         net (fo=2, routed)           0.119     1.708    SSG_DISP/CathMod/clk_div_counter_reg[11]
    SLICE_X45Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.816 r  SSG_DISP/CathMod/clk_div_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.816    SSG_DISP/CathMod/clk_div_counter_reg[8]_i_1_n_4
    SLICE_X45Y47         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.835     1.962    SSG_DISP/CathMod/CLK
    SLICE_X45Y47         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[11]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X45Y47         FDRE (Hold_fdre_C_D)         0.105     1.553    SSG_DISP/CathMod/clk_div_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.565     1.448    SSG_DISP/CathMod/CLK
    SLICE_X45Y48         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y48         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  SSG_DISP/CathMod/clk_div_counter_reg[15]/Q
                         net (fo=2, routed)           0.119     1.708    SSG_DISP/CathMod/clk_div_counter_reg[15]
    SLICE_X45Y48         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.816 r  SSG_DISP/CathMod/clk_div_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.816    SSG_DISP/CathMod/clk_div_counter_reg[12]_i_1_n_4
    SLICE_X45Y48         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.835     1.962    SSG_DISP/CathMod/CLK
    SLICE_X45Y48         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[15]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X45Y48         FDRE (Hold_fdre_C_D)         0.105     1.553    SSG_DISP/CathMod/clk_div_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.565     1.448    SSG_DISP/CathMod/CLK
    SLICE_X45Y49         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  SSG_DISP/CathMod/clk_div_counter_reg[19]/Q
                         net (fo=2, routed)           0.119     1.708    SSG_DISP/CathMod/clk_div_counter_reg[19]
    SLICE_X45Y49         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.816 r  SSG_DISP/CathMod/clk_div_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.816    SSG_DISP/CathMod/clk_div_counter_reg[16]_i_1_n_4
    SLICE_X45Y49         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.835     1.962    SSG_DISP/CathMod/CLK
    SLICE_X45Y49         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[19]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X45Y49         FDRE (Hold_fdre_C_D)         0.105     1.553    SSG_DISP/CathMod/clk_div_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y48   Gyro_Reader/SDAR_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y48   Gyro_Reader/counterSCL_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y47   Gyro_Reader/counterSCL_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y47   Gyro_Reader/counterSCL_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y48   Gyro_Reader/counterSCL_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y48   Gyro_Reader/counterSCL_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y48   Gyro_Reader/counterSCL_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y48   Gyro_Reader/counterSCL_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y48   Gyro_Reader/counterSCL_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y48   Gyro_Reader/SDAR_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y48   Gyro_Reader/SDAR_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y48   Gyro_Reader/counterSCL_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y48   Gyro_Reader/counterSCL_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y47   Gyro_Reader/counterSCL_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y47   Gyro_Reader/counterSCL_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y47   Gyro_Reader/counterSCL_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y47   Gyro_Reader/counterSCL_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y48   Gyro_Reader/counterSCL_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y48   Gyro_Reader/counterSCL_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y48   Gyro_Reader/SDAR_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y48   Gyro_Reader/SDAR_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y48   Gyro_Reader/counterSCL_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y48   Gyro_Reader/counterSCL_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y47   Gyro_Reader/counterSCL_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y47   Gyro_Reader/counterSCL_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y47   Gyro_Reader/counterSCL_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y47   Gyro_Reader/counterSCL_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y48   Gyro_Reader/counterSCL_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y48   Gyro_Reader/counterSCL_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           265 Endpoints
Min Delay           265 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Gyro_Reader/FSM_onehot_PS_reg[86]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SCL
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.768ns  (logic 4.667ns (39.660%)  route 7.101ns (60.340%))
  Logic Levels:           6  (FDRE=1 LUT4=2 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDRE                         0.000     0.000 r  Gyro_Reader/FSM_onehot_PS_reg[86]/C
    SLICE_X38Y45         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  Gyro_Reader/FSM_onehot_PS_reg[86]/Q
                         net (fo=4, routed)           0.893     1.371    Gyro_Reader/storeData__0[1]
    SLICE_X39Y45         LUT4 (Prop_lut4_I3_O)        0.301     1.672 r  Gyro_Reader/SDA_IOBUF_inst_i_4/O
                         net (fo=1, routed)           0.805     2.477    Gyro_Reader/SDA_IOBUF_inst_i_4_n_0
    SLICE_X41Y45         LUT4 (Prop_lut4_I2_O)        0.124     2.601 r  Gyro_Reader/SDA_IOBUF_inst_i_1/O
                         net (fo=2, routed)           0.744     3.345    Gyro_Reader/SDA_TRI
    SLICE_X37Y44         LUT6 (Prop_lut6_I5_O)        0.124     3.469 r  Gyro_Reader/SCL_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.642     4.111    Gyro_Reader/SCL_OBUF_inst_i_2_n_0
    SLICE_X37Y44         LUT5 (Prop_lut5_I0_O)        0.124     4.235 r  Gyro_Reader/SCL_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.016     8.252    SCL_OBUF
    L2                   OBUF (Prop_obuf_I_O)         3.516    11.768 r  SCL_OBUF_inst/O
                         net (fo=0)                   0.000    11.768    SCL
    L2                                                                r  SCL (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Gyro_Reader/FSM_onehot_PS_reg[86]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SDA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.076ns  (logic 4.423ns (43.900%)  route 5.653ns (56.100%))
  Logic Levels:           4  (FDRE=1 LUT4=2 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDRE                         0.000     0.000 r  Gyro_Reader/FSM_onehot_PS_reg[86]/C
    SLICE_X38Y45         FDRE (Prop_fdre_C_Q)         0.478     0.478 f  Gyro_Reader/FSM_onehot_PS_reg[86]/Q
                         net (fo=4, routed)           0.893     1.371    Gyro_Reader/storeData__0[1]
    SLICE_X39Y45         LUT4 (Prop_lut4_I3_O)        0.301     1.672 f  Gyro_Reader/SDA_IOBUF_inst_i_4/O
                         net (fo=1, routed)           0.805     2.477    Gyro_Reader/SDA_IOBUF_inst_i_4_n_0
    SLICE_X41Y45         LUT4 (Prop_lut4_I2_O)        0.124     2.601 f  Gyro_Reader/SDA_IOBUF_inst_i_1/O
                         net (fo=2, routed)           3.955     6.556    SDA_IOBUF_inst/T
    J1                   OBUFT (TriStatE_obuft_T_O)
                                                      3.520    10.076 r  SDA_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    10.076    SDA
    J1                                                                r  SDA (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSG_DISP/CathMod/CATHODES_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CATHODES[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.428ns  (logic 3.987ns (53.679%)  route 3.441ns (46.321%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y43         FDRE                         0.000     0.000 r  SSG_DISP/CathMod/CATHODES_reg[0]/C
    SLICE_X40Y43         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  SSG_DISP/CathMod/CATHODES_reg[0]/Q
                         net (fo=1, routed)           3.441     3.897    CATHODES_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.531     7.428 r  CATHODES_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.428    CATHODES[0]
    U7                                                                r  CATHODES[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSG_DISP/CathMod/CATHODES_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CATHODES[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.250ns  (logic 4.054ns (55.912%)  route 3.196ns (44.088%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y43         FDRE                         0.000     0.000 r  SSG_DISP/CathMod/CATHODES_reg[3]/C
    SLICE_X42Y43         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  SSG_DISP/CathMod/CATHODES_reg[3]/Q
                         net (fo=1, routed)           3.196     3.714    CATHODES_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536     7.250 r  CATHODES_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.250    CATHODES[3]
    V8                                                                r  CATHODES[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSG_DISP/CathMod/CATHODES_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CATHODES[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.243ns  (logic 4.029ns (55.624%)  route 3.214ns (44.376%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y43         FDRE                         0.000     0.000 r  SSG_DISP/CathMod/CATHODES_reg[6]/C
    SLICE_X42Y43         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  SSG_DISP/CathMod/CATHODES_reg[6]/Q
                         net (fo=1, routed)           3.214     3.732    CATHODES_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.511     7.243 r  CATHODES_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.243    CATHODES[6]
    W7                                                                r  CATHODES[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSG_DISP/CathMod/CATHODES_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CATHODES[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.226ns  (logic 4.047ns (56.007%)  route 3.179ns (43.993%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDRE                         0.000     0.000 r  SSG_DISP/CathMod/CATHODES_reg[5]/C
    SLICE_X42Y42         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  SSG_DISP/CathMod/CATHODES_reg[5]/Q
                         net (fo=1, routed)           3.179     3.697    CATHODES_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.529     7.226 r  CATHODES_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.226    CATHODES[5]
    W6                                                                r  CATHODES[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSG_DISP/CathMod/CATHODES_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CATHODES[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.224ns  (logic 3.976ns (55.034%)  route 3.249ns (44.966%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y43         FDRE                         0.000     0.000 r  SSG_DISP/CathMod/CATHODES_reg[2]/C
    SLICE_X40Y43         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  SSG_DISP/CathMod/CATHODES_reg[2]/Q
                         net (fo=1, routed)           3.249     3.705    CATHODES_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.520     7.224 r  CATHODES_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.224    CATHODES[2]
    U5                                                                r  CATHODES[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSG_DISP/CathMod/CATHODES_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CATHODES[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.200ns  (logic 3.960ns (55.007%)  route 3.239ns (44.993%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE                         0.000     0.000 r  SSG_DISP/CathMod/CATHODES_reg[1]/C
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  SSG_DISP/CathMod/CATHODES_reg[1]/Q
                         net (fo=1, routed)           3.239     3.695    CATHODES_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.504     7.200 r  CATHODES_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.200    CATHODES[1]
    V5                                                                r  CATHODES[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSG_DISP/CathMod/CATHODES_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CATHODES[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.191ns  (logic 3.991ns (55.504%)  route 3.200ns (44.496%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE                         0.000     0.000 r  SSG_DISP/CathMod/CATHODES_reg[4]/C
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  SSG_DISP/CathMod/CATHODES_reg[4]/Q
                         net (fo=1, routed)           3.200     3.656    CATHODES_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.535     7.191 r  CATHODES_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.191    CATHODES[4]
    U8                                                                r  CATHODES[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSG_DISP/CathMod/ANODES_reg[3]/C
                            (rising edge-triggered cell FDSE)
  Destination:            ANODES[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.791ns  (logic 3.966ns (58.406%)  route 2.825ns (41.594%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDSE                         0.000     0.000 r  SSG_DISP/CathMod/ANODES_reg[3]/C
    SLICE_X43Y40         FDSE (Prop_fdse_C_Q)         0.456     0.456 r  SSG_DISP/CathMod/ANODES_reg[3]/Q
                         net (fo=1, routed)           2.825     3.281    ANODES_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.510     6.791 r  ANODES_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.791    ANODES[3]
    W4                                                                r  ANODES[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Gyro_Reader/FSM_onehot_PS_reg[68]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Gyro_Reader/FSM_onehot_PS_reg[69]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.128ns (51.112%)  route 0.122ns (48.888%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDRE                         0.000     0.000 r  Gyro_Reader/FSM_onehot_PS_reg[68]/C
    SLICE_X41Y42         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  Gyro_Reader/FSM_onehot_PS_reg[68]/Q
                         net (fo=2, routed)           0.122     0.250    Gyro_Reader/FSM_onehot_PS_reg_n_0_[68]
    SLICE_X40Y42         FDRE                                         r  Gyro_Reader/FSM_onehot_PS_reg[69]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Gyro_Reader/FSM_onehot_PS_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Gyro_Reader/FSM_onehot_PS_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.128ns (49.441%)  route 0.131ns (50.559%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE                         0.000     0.000 r  Gyro_Reader/FSM_onehot_PS_reg[18]/C
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  Gyro_Reader/FSM_onehot_PS_reg[18]/Q
                         net (fo=2, routed)           0.131     0.259    Gyro_Reader/FSM_onehot_PS_reg_n_0_[18]
    SLICE_X37Y43         FDRE                                         r  Gyro_Reader/FSM_onehot_PS_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Gyro_Reader/FSM_onehot_PS_reg[66]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Gyro_Reader/FSM_onehot_PS_reg[67]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.128ns (49.441%)  route 0.131ns (50.559%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDRE                         0.000     0.000 r  Gyro_Reader/FSM_onehot_PS_reg[66]/C
    SLICE_X41Y42         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  Gyro_Reader/FSM_onehot_PS_reg[66]/Q
                         net (fo=2, routed)           0.131     0.259    Gyro_Reader/FSM_onehot_PS_reg_n_0_[66]
    SLICE_X41Y42         FDRE                                         r  Gyro_Reader/FSM_onehot_PS_reg[67]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Gyro_Reader/storeData_reg[15]/G
                            (positive level-sensitive latch)
  Destination:            Gyro_Reader/dataR_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.158ns (60.768%)  route 0.102ns (39.232%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y44         LDCE                         0.000     0.000 r  Gyro_Reader/storeData_reg[15]/G
    SLICE_X41Y44         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Gyro_Reader/storeData_reg[15]/Q
                         net (fo=1, routed)           0.102     0.260    Gyro_Reader/storeData[15]
    SLICE_X43Y44         LDCE                                         r  Gyro_Reader/dataR_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Gyro_Reader/FSM_onehot_PS_reg[40]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Gyro_Reader/FSM_onehot_PS_reg[41]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.128ns (48.889%)  route 0.134ns (51.111%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDRE                         0.000     0.000 r  Gyro_Reader/FSM_onehot_PS_reg[40]/C
    SLICE_X39Y43         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  Gyro_Reader/FSM_onehot_PS_reg[40]/Q
                         net (fo=2, routed)           0.134     0.262    Gyro_Reader/FSM_onehot_PS_reg_n_0_[40]
    SLICE_X39Y43         FDRE                                         r  Gyro_Reader/FSM_onehot_PS_reg[41]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Gyro_Reader/FSM_onehot_PS_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Gyro_Reader/FSM_onehot_PS_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.128ns (48.842%)  route 0.134ns (51.158%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE                         0.000     0.000 r  Gyro_Reader/FSM_onehot_PS_reg[19]/C
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  Gyro_Reader/FSM_onehot_PS_reg[19]/Q
                         net (fo=2, routed)           0.134     0.262    Gyro_Reader/FSM_onehot_PS_reg_n_0_[19]
    SLICE_X37Y43         FDRE                                         r  Gyro_Reader/FSM_onehot_PS_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Gyro_Reader/FSM_onehot_PS_reg[41]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Gyro_Reader/FSM_onehot_PS_reg[42]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.128ns (48.842%)  route 0.134ns (51.158%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDRE                         0.000     0.000 r  Gyro_Reader/FSM_onehot_PS_reg[41]/C
    SLICE_X39Y43         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  Gyro_Reader/FSM_onehot_PS_reg[41]/Q
                         net (fo=2, routed)           0.134     0.262    Gyro_Reader/FSM_onehot_PS_reg_n_0_[41]
    SLICE_X39Y43         FDRE                                         r  Gyro_Reader/FSM_onehot_PS_reg[42]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Gyro_Reader/FSM_onehot_PS_reg[67]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Gyro_Reader/FSM_onehot_PS_reg[68]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.128ns (48.842%)  route 0.134ns (51.158%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDRE                         0.000     0.000 r  Gyro_Reader/FSM_onehot_PS_reg[67]/C
    SLICE_X41Y42         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  Gyro_Reader/FSM_onehot_PS_reg[67]/Q
                         net (fo=2, routed)           0.134     0.262    Gyro_Reader/FSM_onehot_PS_reg_n_0_[67]
    SLICE_X41Y42         FDRE                                         r  Gyro_Reader/FSM_onehot_PS_reg[68]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Gyro_Reader/FSM_onehot_PS_reg[42]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Gyro_Reader/FSM_onehot_PS_reg[43]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.128ns (47.839%)  route 0.140ns (52.161%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDRE                         0.000     0.000 r  Gyro_Reader/FSM_onehot_PS_reg[42]/C
    SLICE_X39Y43         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  Gyro_Reader/FSM_onehot_PS_reg[42]/Q
                         net (fo=2, routed)           0.140     0.268    Gyro_Reader/FSM_onehot_PS_reg_n_0_[42]
    SLICE_X39Y42         FDRE                                         r  Gyro_Reader/FSM_onehot_PS_reg[43]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Gyro_Reader/FSM_onehot_PS_reg[29]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Gyro_Reader/FSM_onehot_PS_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.141ns (52.316%)  route 0.129ns (47.684%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE                         0.000     0.000 r  Gyro_Reader/FSM_onehot_PS_reg[29]/C
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Gyro_Reader/FSM_onehot_PS_reg[29]/Q
                         net (fo=2, routed)           0.129     0.270    Gyro_Reader/FSM_onehot_PS_reg_n_0_[29]
    SLICE_X36Y43         FDRE                                         r  Gyro_Reader/FSM_onehot_PS_reg[30]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Gyro_Reader/slwClk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCL
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.029ns  (logic 4.220ns (42.080%)  route 5.809ns (57.920%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.566     5.087    Gyro_Reader/CLK_IBUF_BUFG
    SLICE_X37Y47         FDRE                                         r  Gyro_Reader/slwClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  Gyro_Reader/slwClk_reg/Q
                         net (fo=3, routed)           1.150     6.693    Gyro_Reader/slwClk_reg_0
    SLICE_X37Y44         LUT6 (Prop_lut6_I2_O)        0.124     6.817 r  Gyro_Reader/SCL_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.642     7.459    Gyro_Reader/SCL_OBUF_inst_i_2_n_0
    SLICE_X37Y44         LUT5 (Prop_lut5_I0_O)        0.124     7.583 r  Gyro_Reader/SCL_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.016    11.600    SCL_OBUF
    L2                   OBUF (Prop_obuf_I_O)         3.516    15.116 r  SCL_OBUF_inst/O
                         net (fo=0)                   0.000    15.116    SCL
    L2                                                                r  SCL (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Gyro_Reader/SDAR_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Gyro_Reader/storeData_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.606ns  (logic 0.608ns (23.327%)  route 1.998ns (76.673%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.568     5.089    Gyro_Reader/CLK_IBUF_BUFG
    SLICE_X44Y48         FDRE                                         r  Gyro_Reader/SDAR_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y48         FDRE (Prop_fdre_C_Q)         0.456     5.545 r  Gyro_Reader/SDAR_reg/Q
                         net (fo=16, routed)          1.468     7.013    Gyro_Reader/in2[15]
    SLICE_X39Y46         LUT2 (Prop_lut2_I1_O)        0.152     7.165 r  Gyro_Reader/storeData_reg[12]_i_1/O
                         net (fo=1, routed)           0.531     7.696    Gyro_Reader/storeData_reg[12]_i_1_n_0
    SLICE_X41Y46         LDCE                                         r  Gyro_Reader/storeData_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Gyro_Reader/SDAR_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Gyro_Reader/storeData_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.574ns  (logic 0.608ns (23.618%)  route 1.966ns (76.382%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.568     5.089    Gyro_Reader/CLK_IBUF_BUFG
    SLICE_X44Y48         FDRE                                         r  Gyro_Reader/SDAR_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y48         FDRE (Prop_fdre_C_Q)         0.456     5.545 r  Gyro_Reader/SDAR_reg/Q
                         net (fo=16, routed)          1.339     6.884    Gyro_Reader/in2[15]
    SLICE_X39Y45         LUT2 (Prop_lut2_I1_O)        0.152     7.036 r  Gyro_Reader/storeData_reg[0]_i_1/O
                         net (fo=1, routed)           0.628     7.664    Gyro_Reader/storeData_reg[0]_i_1_n_0
    SLICE_X39Y46         LDCE                                         r  Gyro_Reader/storeData_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Gyro_Reader/SDAR_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Gyro_Reader/storeData_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.460ns  (logic 0.608ns (24.711%)  route 1.852ns (75.289%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.568     5.089    Gyro_Reader/CLK_IBUF_BUFG
    SLICE_X44Y48         FDRE                                         r  Gyro_Reader/SDAR_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y48         FDRE (Prop_fdre_C_Q)         0.456     5.545 r  Gyro_Reader/SDAR_reg/Q
                         net (fo=16, routed)          1.337     6.882    Gyro_Reader/in2[15]
    SLICE_X39Y45         LUT2 (Prop_lut2_I1_O)        0.152     7.034 r  Gyro_Reader/storeData_reg[2]_i_1/O
                         net (fo=1, routed)           0.516     7.550    Gyro_Reader/storeData_reg[2]_i_1_n_0
    SLICE_X37Y45         LDCE                                         r  Gyro_Reader/storeData_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Gyro_Reader/SDAR_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Gyro_Reader/storeData_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.329ns  (logic 0.609ns (26.149%)  route 1.720ns (73.851%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.568     5.089    Gyro_Reader/CLK_IBUF_BUFG
    SLICE_X44Y48         FDRE                                         r  Gyro_Reader/SDAR_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y48         FDRE (Prop_fdre_C_Q)         0.456     5.545 r  Gyro_Reader/SDAR_reg/Q
                         net (fo=16, routed)          1.102     6.647    Gyro_Reader/in2[15]
    SLICE_X39Y45         LUT2 (Prop_lut2_I1_O)        0.153     6.800 r  Gyro_Reader/storeData_reg[9]_i_1/O
                         net (fo=1, routed)           0.618     7.418    Gyro_Reader/storeData_reg[9]_i_1_n_0
    SLICE_X39Y45         LDCE                                         r  Gyro_Reader/storeData_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Gyro_Reader/SDAR_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Gyro_Reader/storeData_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.282ns  (logic 0.580ns (25.418%)  route 1.702ns (74.582%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.568     5.089    Gyro_Reader/CLK_IBUF_BUFG
    SLICE_X44Y48         FDRE                                         r  Gyro_Reader/SDAR_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y48         FDRE (Prop_fdre_C_Q)         0.456     5.545 r  Gyro_Reader/SDAR_reg/Q
                         net (fo=16, routed)          1.165     6.710    Gyro_Reader/in2[15]
    SLICE_X40Y45         LUT2 (Prop_lut2_I1_O)        0.124     6.834 r  Gyro_Reader/storeData_reg[3]_i_1/O
                         net (fo=1, routed)           0.537     7.371    Gyro_Reader/storeData_reg[3]_i_1_n_0
    SLICE_X42Y45         LDCE                                         r  Gyro_Reader/storeData_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Gyro_Reader/SDAR_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Gyro_Reader/storeData_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.247ns  (logic 0.580ns (25.810%)  route 1.667ns (74.190%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.568     5.089    Gyro_Reader/CLK_IBUF_BUFG
    SLICE_X44Y48         FDRE                                         r  Gyro_Reader/SDAR_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y48         FDRE (Prop_fdre_C_Q)         0.456     5.545 r  Gyro_Reader/SDAR_reg/Q
                         net (fo=16, routed)          1.339     6.884    Gyro_Reader/in2[15]
    SLICE_X39Y45         LUT2 (Prop_lut2_I1_O)        0.124     7.008 r  Gyro_Reader/storeData_reg[1]_i_1/O
                         net (fo=1, routed)           0.329     7.336    Gyro_Reader/storeData_reg[1]_i_1_n_0
    SLICE_X36Y45         LDCE                                         r  Gyro_Reader/storeData_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Gyro_Reader/SDAR_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Gyro_Reader/storeData_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.237ns  (logic 0.580ns (25.931%)  route 1.657ns (74.069%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.568     5.089    Gyro_Reader/CLK_IBUF_BUFG
    SLICE_X44Y48         FDRE                                         r  Gyro_Reader/SDAR_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y48         FDRE (Prop_fdre_C_Q)         0.456     5.545 r  Gyro_Reader/SDAR_reg/Q
                         net (fo=16, routed)          1.468     7.013    Gyro_Reader/in2[15]
    SLICE_X39Y46         LUT2 (Prop_lut2_I1_O)        0.124     7.137 r  Gyro_Reader/storeData_reg[11]_i_1/O
                         net (fo=1, routed)           0.189     7.326    Gyro_Reader/storeData_reg[11]_i_1_n_0
    SLICE_X38Y46         LDCE                                         r  Gyro_Reader/storeData_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Gyro_Reader/SDAR_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Gyro_Reader/storeData_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.220ns  (logic 0.580ns (26.123%)  route 1.640ns (73.877%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.568     5.089    Gyro_Reader/CLK_IBUF_BUFG
    SLICE_X44Y48         FDRE                                         r  Gyro_Reader/SDAR_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y48         FDRE (Prop_fdre_C_Q)         0.456     5.545 r  Gyro_Reader/SDAR_reg/Q
                         net (fo=16, routed)          1.296     6.841    Gyro_Reader/in2[15]
    SLICE_X41Y44         LUT2 (Prop_lut2_I1_O)        0.124     6.965 r  Gyro_Reader/storeData_reg[13]_i_1/O
                         net (fo=1, routed)           0.344     7.310    Gyro_Reader/storeData_reg[13]_i_1_n_0
    SLICE_X44Y44         LDCE                                         r  Gyro_Reader/storeData_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Gyro_Reader/SDAR_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Gyro_Reader/storeData_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.154ns  (logic 0.580ns (26.930%)  route 1.574ns (73.070%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.568     5.089    Gyro_Reader/CLK_IBUF_BUFG
    SLICE_X44Y48         FDRE                                         r  Gyro_Reader/SDAR_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y48         FDRE (Prop_fdre_C_Q)         0.456     5.545 r  Gyro_Reader/SDAR_reg/Q
                         net (fo=16, routed)          1.102     6.647    Gyro_Reader/in2[15]
    SLICE_X39Y45         LUT2 (Prop_lut2_I1_O)        0.124     6.771 r  Gyro_Reader/storeData_reg[8]_i_1/O
                         net (fo=1, routed)           0.472     7.243    Gyro_Reader/storeData_reg[8]_i_1_n_0
    SLICE_X43Y45         LDCE                                         r  Gyro_Reader/storeData_reg[8]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Gyro_Reader/SDAR_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Gyro_Reader/storeData_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.535ns  (logic 0.186ns (34.784%)  route 0.349ns (65.216%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.565     1.448    Gyro_Reader/CLK_IBUF_BUFG
    SLICE_X44Y48         FDRE                                         r  Gyro_Reader/SDAR_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y48         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  Gyro_Reader/SDAR_reg/Q
                         net (fo=16, routed)          0.349     1.938    Gyro_Reader/in2[15]
    SLICE_X40Y47         LUT2 (Prop_lut2_I1_O)        0.045     1.983 r  Gyro_Reader/storeData_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.983    Gyro_Reader/storeData_reg[5]_i_1_n_0
    SLICE_X40Y47         LDCE                                         r  Gyro_Reader/storeData_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Gyro_Reader/SDAR_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Gyro_Reader/storeData_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.546ns  (logic 0.189ns (34.621%)  route 0.357ns (65.379%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.565     1.448    Gyro_Reader/CLK_IBUF_BUFG
    SLICE_X44Y48         FDRE                                         r  Gyro_Reader/SDAR_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y48         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  Gyro_Reader/SDAR_reg/Q
                         net (fo=16, routed)          0.357     1.946    Gyro_Reader/in2[15]
    SLICE_X41Y45         LUT2 (Prop_lut2_I1_O)        0.048     1.994 r  Gyro_Reader/storeData_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.994    Gyro_Reader/storeData_reg[6]_i_1_n_0
    SLICE_X41Y45         LDCE                                         r  Gyro_Reader/storeData_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Gyro_Reader/SDAR_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Gyro_Reader/storeData_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.614ns  (logic 0.189ns (30.796%)  route 0.425ns (69.204%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.565     1.448    Gyro_Reader/CLK_IBUF_BUFG
    SLICE_X44Y48         FDRE                                         r  Gyro_Reader/SDAR_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y48         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  Gyro_Reader/SDAR_reg/Q
                         net (fo=16, routed)          0.425     2.014    Gyro_Reader/in2[15]
    SLICE_X40Y44         LUT2 (Prop_lut2_I1_O)        0.048     2.062 r  Gyro_Reader/storeData_reg[14]_i_1/O
                         net (fo=1, routed)           0.000     2.062    Gyro_Reader/storeData_reg[14]_i_1_n_0
    SLICE_X40Y44         LDCE                                         r  Gyro_Reader/storeData_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Gyro_Reader/SDAR_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Gyro_Reader/storeData_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.625ns  (logic 0.185ns (29.589%)  route 0.440ns (70.411%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.565     1.448    Gyro_Reader/CLK_IBUF_BUFG
    SLICE_X44Y48         FDRE                                         r  Gyro_Reader/SDAR_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y48         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  Gyro_Reader/SDAR_reg/Q
                         net (fo=16, routed)          0.440     2.029    Gyro_Reader/in2[15]
    SLICE_X40Y45         LUT2 (Prop_lut2_I1_O)        0.044     2.073 r  Gyro_Reader/storeData_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     2.073    Gyro_Reader/storeData_reg[4]_i_1_n_0
    SLICE_X40Y45         LDCE                                         r  Gyro_Reader/storeData_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Gyro_Reader/SDAR_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Gyro_Reader/storeData_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.665ns  (logic 0.186ns (27.975%)  route 0.479ns (72.025%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.565     1.448    Gyro_Reader/CLK_IBUF_BUFG
    SLICE_X44Y48         FDRE                                         r  Gyro_Reader/SDAR_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y48         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  Gyro_Reader/SDAR_reg/Q
                         net (fo=16, routed)          0.367     1.956    Gyro_Reader/in2[15]
    SLICE_X42Y46         LUT2 (Prop_lut2_I1_O)        0.045     2.001 r  Gyro_Reader/storeData_reg[10]_i_1/O
                         net (fo=1, routed)           0.112     2.113    Gyro_Reader/storeData_reg[10]_i_1_n_0
    SLICE_X42Y47         LDCE                                         r  Gyro_Reader/storeData_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Gyro_Reader/SDAR_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Gyro_Reader/storeData_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.669ns  (logic 0.185ns (27.652%)  route 0.484ns (72.348%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.565     1.448    Gyro_Reader/CLK_IBUF_BUFG
    SLICE_X44Y48         FDRE                                         r  Gyro_Reader/SDAR_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y48         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  Gyro_Reader/SDAR_reg/Q
                         net (fo=16, routed)          0.484     2.073    Gyro_Reader/in2[15]
    SLICE_X41Y44         LUT2 (Prop_lut2_I1_O)        0.044     2.117 r  Gyro_Reader/storeData_reg[15]_i_1/O
                         net (fo=1, routed)           0.000     2.117    Gyro_Reader/storeData_reg[15]_i_1_n_0
    SLICE_X41Y44         LDCE                                         r  Gyro_Reader/storeData_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Gyro_Reader/SDAR_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Gyro_Reader/storeData_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.715ns  (logic 0.185ns (25.869%)  route 0.530ns (74.131%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.565     1.448    Gyro_Reader/CLK_IBUF_BUFG
    SLICE_X44Y48         FDRE                                         r  Gyro_Reader/SDAR_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y48         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  Gyro_Reader/SDAR_reg/Q
                         net (fo=16, routed)          0.349     1.938    Gyro_Reader/in2[15]
    SLICE_X40Y47         LUT2 (Prop_lut2_I1_O)        0.044     1.982 r  Gyro_Reader/storeData_reg[7]_i_1/O
                         net (fo=1, routed)           0.181     2.163    Gyro_Reader/storeData_reg[7]_i_1_n_0
    SLICE_X39Y47         LDCE                                         r  Gyro_Reader/storeData_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Gyro_Reader/SDAR_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Gyro_Reader/storeData_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.783ns  (logic 0.186ns (23.764%)  route 0.597ns (76.236%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.565     1.448    Gyro_Reader/CLK_IBUF_BUFG
    SLICE_X44Y48         FDRE                                         r  Gyro_Reader/SDAR_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y48         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  Gyro_Reader/SDAR_reg/Q
                         net (fo=16, routed)          0.437     2.026    Gyro_Reader/in2[15]
    SLICE_X39Y45         LUT2 (Prop_lut2_I1_O)        0.045     2.071 r  Gyro_Reader/storeData_reg[8]_i_1/O
                         net (fo=1, routed)           0.160     2.231    Gyro_Reader/storeData_reg[8]_i_1_n_0
    SLICE_X43Y45         LDCE                                         r  Gyro_Reader/storeData_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Gyro_Reader/SDAR_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Gyro_Reader/storeData_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.791ns  (logic 0.186ns (23.506%)  route 0.605ns (76.494%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.565     1.448    Gyro_Reader/CLK_IBUF_BUFG
    SLICE_X44Y48         FDRE                                         r  Gyro_Reader/SDAR_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y48         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  Gyro_Reader/SDAR_reg/Q
                         net (fo=16, routed)          0.484     2.073    Gyro_Reader/in2[15]
    SLICE_X41Y44         LUT2 (Prop_lut2_I1_O)        0.045     2.118 r  Gyro_Reader/storeData_reg[13]_i_1/O
                         net (fo=1, routed)           0.121     2.239    Gyro_Reader/storeData_reg[13]_i_1_n_0
    SLICE_X44Y44         LDCE                                         r  Gyro_Reader/storeData_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Gyro_Reader/SDAR_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Gyro_Reader/storeData_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.802ns  (logic 0.186ns (23.197%)  route 0.616ns (76.804%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.565     1.448    Gyro_Reader/CLK_IBUF_BUFG
    SLICE_X44Y48         FDRE                                         r  Gyro_Reader/SDAR_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y48         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  Gyro_Reader/SDAR_reg/Q
                         net (fo=16, routed)          0.440     2.029    Gyro_Reader/in2[15]
    SLICE_X40Y45         LUT2 (Prop_lut2_I1_O)        0.045     2.074 r  Gyro_Reader/storeData_reg[3]_i_1/O
                         net (fo=1, routed)           0.176     2.250    Gyro_Reader/storeData_reg[3]_i_1_n_0
    SLICE_X42Y45         LDCE                                         r  Gyro_Reader/storeData_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            Gyro_Reader/SDAR_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.879ns  (logic 1.450ns (29.722%)  route 3.429ns (70.278%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_IOBUF_inst/IO
    J1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  SDA_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           3.429     4.879    Gyro_Reader/SDA_IBUF
    SLICE_X44Y48         FDRE                                         r  Gyro_Reader/SDAR_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.449     4.790    Gyro_Reader/CLK_IBUF_BUFG
    SLICE_X44Y48         FDRE                                         r  Gyro_Reader/SDAR_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            Gyro_Reader/SDAR_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.726ns  (logic 0.218ns (12.647%)  route 1.508ns (87.353%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_IOBUF_inst/IO
    J1                   IBUF (Prop_ibuf_I_O)         0.218     0.218 r  SDA_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           1.508     1.726    Gyro_Reader/SDA_IBUF
    SLICE_X44Y48         FDRE                                         r  Gyro_Reader/SDAR_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.835     1.962    Gyro_Reader/CLK_IBUF_BUFG
    SLICE_X44Y48         FDRE                                         r  Gyro_Reader/SDAR_reg/C





