\doxysection{USB\+\_\+\+OTG\+\_\+\+OUTEndpoint\+Type\+Def Struct Reference}
\hypertarget{struct_u_s_b___o_t_g___o_u_t_endpoint_type_def}{}\label{struct_u_s_b___o_t_g___o_u_t_endpoint_type_def}\index{USB\_OTG\_OUTEndpointTypeDef@{USB\_OTG\_OUTEndpointTypeDef}}


USB\+\_\+\+OTG\+\_\+\+OUT\+\_\+\+Endpoint-\/\+Specific\+\_\+\+Registers.  




{\ttfamily \#include $<$stm32l476xx.\+h$>$}

\doxysubsubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\Hypertarget{struct_u_s_b___o_t_g___o_u_t_endpoint_type_def_a86a62895d4b90531c30f5a48f404ddea}\label{struct_u_s_b___o_t_g___o_u_t_endpoint_type_def_a86a62895d4b90531c30f5a48f404ddea} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t {\bfseries DOEPCTL}
\item 
\Hypertarget{struct_u_s_b___o_t_g___o_u_t_endpoint_type_def_a76533e00218c269a8064cf68c3daf7e9}\label{struct_u_s_b___o_t_g___o_u_t_endpoint_type_def_a76533e00218c269a8064cf68c3daf7e9} 
uint32\+\_\+t {\bfseries Reserved04}
\item 
\Hypertarget{struct_u_s_b___o_t_g___o_u_t_endpoint_type_def_a0b8b826828cba51585aabe9b73074d07}\label{struct_u_s_b___o_t_g___o_u_t_endpoint_type_def_a0b8b826828cba51585aabe9b73074d07} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t {\bfseries DOEPINT}
\item 
\Hypertarget{struct_u_s_b___o_t_g___o_u_t_endpoint_type_def_a1d7bc9b546c4dd8ce2fe792945cf7a9d}\label{struct_u_s_b___o_t_g___o_u_t_endpoint_type_def_a1d7bc9b546c4dd8ce2fe792945cf7a9d} 
uint32\+\_\+t {\bfseries Reserved0C}
\item 
\Hypertarget{struct_u_s_b___o_t_g___o_u_t_endpoint_type_def_a5e4876bb58a4a01eacf675b69f36df26}\label{struct_u_s_b___o_t_g___o_u_t_endpoint_type_def_a5e4876bb58a4a01eacf675b69f36df26} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t {\bfseries DOEPTSIZ}
\item 
\Hypertarget{struct_u_s_b___o_t_g___o_u_t_endpoint_type_def_a189d59fa4e34c96ce7eb25c0afd50cd7}\label{struct_u_s_b___o_t_g___o_u_t_endpoint_type_def_a189d59fa4e34c96ce7eb25c0afd50cd7} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t {\bfseries DOEPDMA}
\item 
\Hypertarget{struct_u_s_b___o_t_g___o_u_t_endpoint_type_def_a51b162457add1bb7cc254b7aeb9f94bd}\label{struct_u_s_b___o_t_g___o_u_t_endpoint_type_def_a51b162457add1bb7cc254b7aeb9f94bd} 
uint32\+\_\+t {\bfseries Reserved18} \mbox{[}2\mbox{]}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
USB\+\_\+\+OTG\+\_\+\+OUT\+\_\+\+Endpoint-\/\+Specific\+\_\+\+Registers. 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+L4xx/\+Include/\mbox{\hyperlink{stm32l476xx_8h}{stm32l476xx.\+h}}\end{DoxyCompactItemize}
