{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 17 17:23:28 2021 " "Info: Processing started: Mon May 17 17:23:28 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off START-CP -c START-CP --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off START-CP -c START-CP --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "START_CP " "Info: Assuming node \"START_CP\" is an undefined clock" {  } { { "START-CP.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/HeRui/START-CP/START-CP.bdf" { { 232 288 456 248 "START_CP" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "START_CP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "START_CP " "Info: No valid register-to-register data paths exist for clock \"START_CP\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "START_CP OUT_CP inst6 6.537 ns register " "Info: tco from clock \"START_CP\" to destination pin \"OUT_CP\" through register \"inst6\" is 6.537 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "START_CP source 2.307 ns + Longest register " "Info: + Longest clock path from clock \"START_CP\" to source register is 2.307 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns START_CP 1 CLK PIN_45 1 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_45; Fanout = 1; CLK Node = 'START_CP'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { START_CP } "NODE_NAME" } } { "START-CP.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/HeRui/START-CP/START-CP.bdf" { { 232 288 456 248 "START_CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.781 ns) + CELL(0.602 ns) 2.307 ns inst6 2 REG LCFF_X1_Y3_N1 1 " "Info: 2: + IC(0.781 ns) + CELL(0.602 ns) = 2.307 ns; Loc. = LCFF_X1_Y3_N1; Fanout = 1; REG Node = 'inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.383 ns" { START_CP inst6 } "NODE_NAME" } } { "START-CP.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/HeRui/START-CP/START-CP.bdf" { { 200 560 624 280 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 66.15 % ) " "Info: Total cell delay = 1.526 ns ( 66.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.781 ns ( 33.85 % ) " "Info: Total interconnect delay = 0.781 ns ( 33.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.307 ns" { START_CP inst6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.307 ns" { START_CP {} START_CP~combout {} inst6 {} } { 0.000ns 0.000ns 0.781ns } { 0.000ns 0.924ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "START-CP.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/HeRui/START-CP/START-CP.bdf" { { 200 560 624 280 "inst6" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.953 ns + Longest register pin " "Info: + Longest register to pin delay is 3.953 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst6 1 REG LCFF_X1_Y3_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y3_N1; Fanout = 1; REG Node = 'inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst6 } "NODE_NAME" } } { "START-CP.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/HeRui/START-CP/START-CP.bdf" { { 200 560 624 280 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.355 ns) + CELL(0.178 ns) 0.533 ns inst4~20 2 COMB LCCOMB_X1_Y3_N26 1 " "Info: 2: + IC(0.355 ns) + CELL(0.178 ns) = 0.533 ns; Loc. = LCCOMB_X1_Y3_N26; Fanout = 1; COMB Node = 'inst4~20'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.533 ns" { inst6 inst4~20 } "NODE_NAME" } } { "START-CP.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/HeRui/START-CP/START-CP.bdf" { { 128 728 792 176 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.520 ns) + CELL(2.900 ns) 3.953 ns OUT_CP 3 PIN PIN_44 0 " "Info: 3: + IC(0.520 ns) + CELL(2.900 ns) = 3.953 ns; Loc. = PIN_44; Fanout = 0; PIN Node = 'OUT_CP'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.420 ns" { inst4~20 OUT_CP } "NODE_NAME" } } { "START-CP.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/HeRui/START-CP/START-CP.bdf" { { 144 920 1096 160 "OUT_CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.078 ns ( 77.86 % ) " "Info: Total cell delay = 3.078 ns ( 77.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.875 ns ( 22.14 % ) " "Info: Total interconnect delay = 0.875 ns ( 22.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.953 ns" { inst6 inst4~20 OUT_CP } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.953 ns" { inst6 {} inst4~20 {} OUT_CP {} } { 0.000ns 0.355ns 0.520ns } { 0.000ns 0.178ns 2.900ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.307 ns" { START_CP inst6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.307 ns" { START_CP {} START_CP~combout {} inst6 {} } { 0.000ns 0.000ns 0.781ns } { 0.000ns 0.924ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.953 ns" { inst6 inst4~20 OUT_CP } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.953 ns" { inst6 {} inst4~20 {} OUT_CP {} } { 0.000ns 0.355ns 0.520ns } { 0.000ns 0.178ns 2.900ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "HALT OUT_CP 9.983 ns Longest " "Info: Longest tpd from source pin \"HALT\" to destination pin \"OUT_CP\" is 9.983 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns HALT 1 PIN PIN_47 1 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_47; Fanout = 1; PIN Node = 'HALT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { HALT } "NODE_NAME" } } { "START-CP.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/HeRui/START-CP/START-CP.bdf" { { 80 288 456 96 "HALT" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.190 ns) + CELL(0.449 ns) 6.563 ns inst4~20 2 COMB LCCOMB_X1_Y3_N26 1 " "Info: 2: + IC(5.190 ns) + CELL(0.449 ns) = 6.563 ns; Loc. = LCCOMB_X1_Y3_N26; Fanout = 1; COMB Node = 'inst4~20'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.639 ns" { HALT inst4~20 } "NODE_NAME" } } { "START-CP.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/HeRui/START-CP/START-CP.bdf" { { 128 728 792 176 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.520 ns) + CELL(2.900 ns) 9.983 ns OUT_CP 3 PIN PIN_44 0 " "Info: 3: + IC(0.520 ns) + CELL(2.900 ns) = 9.983 ns; Loc. = PIN_44; Fanout = 0; PIN Node = 'OUT_CP'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.420 ns" { inst4~20 OUT_CP } "NODE_NAME" } } { "START-CP.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/HeRui/START-CP/START-CP.bdf" { { 144 920 1096 160 "OUT_CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.273 ns ( 42.80 % ) " "Info: Total cell delay = 4.273 ns ( 42.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.710 ns ( 57.20 % ) " "Info: Total interconnect delay = 5.710 ns ( 57.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.983 ns" { HALT inst4~20 OUT_CP } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.983 ns" { HALT {} HALT~combout {} inst4~20 {} OUT_CP {} } { 0.000ns 0.000ns 5.190ns 0.520ns } { 0.000ns 0.924ns 0.449ns 2.900ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "156 " "Info: Peak virtual memory: 156 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 17 17:23:28 2021 " "Info: Processing ended: Mon May 17 17:23:28 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
