[["Application and realization of gateways between conventional automotive and IP/ethernet-based networks.", ["Helge Zinner", "Josef Nobauer", "Thomas Gallner", "Jochen Seitz", "Thomas Waas"], "https://doi.org/10.1145/2024724.2024726", 6], ["Challenges in a future IP/ethernet-based in-car network for real-time applications.", ["Hyung-Taek Lim", "Lars Volker", "Daniel Herrscher"], "https://doi.org/10.1145/2024724.2024727", 6], ["Rigorous model-based design & verification flow for in-vehicle software.", ["S. Ramesh", "Ambar A. Gadkari"], "https://doi.org/10.1145/2024724.2024728", 4], ["MNFTL: an efficient flash translation layer for MLC NAND flash memory storage systems.", ["Zhiwei Qin", "Yi Wang", "Duo Liu", "Zili Shao", "Yong Guan"], "https://doi.org/10.1145/2024724.2024730", 6], ["Plugging versus logging: a new approach to write buffer management for solid-state disks.", ["Li-Pin Chang", "You-Chiuan Su"], "https://doi.org/10.1145/2024724.2024731", 6], ["A version-based strategy for reliability enhancement of flash file systems.", ["Pei-Han Hsu", "Yuan-Hao Chang", "Po-Chun Huang", "Tei-Wei Kuo", "David Hung-Chang Du"], "https://doi.org/10.1145/2024724.2024732", 6], ["Understanding the impact of power loss on flash memory.", ["Hung-Wei Tseng", "Laura M. Grupp", "Steven Swanson"], "https://doi.org/10.1145/2024724.2024733", 6], ["Deriving a near-optimal power management policy using model-free reinforcement learning and Bayesian classification.", ["Yanzhi Wang", "Qing Xie", "Ahmed C. Ammari", "Massoud Pedram"], "https://doi.org/10.1145/2024724.2024735", 6], ["PowerDepot: integrating IP-based power modeling with ESL power analysis for multi-core SoC designs.", ["Chen-Wei Hsu", "Jia-Lu Liao", "Shan-Chien Fang", "Chia-Chien Weng", "Shi-Yu Huang", "Wen-Tsan Hsieh", "Jen-Chieh Yeh"], "https://doi.org/10.1145/2024724.2024736", 6], ["Dynamic voltage scaling of OLED displays.", ["Donghwa Shin", "Younghyun Kim", "Naehyuck Chang", "Massoud Pedram"], "https://doi.org/10.1145/2024724.2024737", 6], ["Power management of hybrid DRAM/PRAM-based main memory.", ["Hyunsun Park", "Sungjoo Yoo", "Sunggu Lee"], "https://doi.org/10.1145/2024724.2024738", 6], ["To DFM or not to DFM?", ["Wing Chiu Tam", "R. D. Shawn Blanton"], "https://doi.org/10.1145/2024724.2024740", 6], ["Self-aligned double patterning decomposition for overlay minimization and hot spot detection.", ["Hongbo Zhang", "Yuelin Du", "Martin D. F. Wong", "Rasit Onur Topaloglu"], "https://doi.org/10.1145/2024724.2024741", 6], ["Statistical characterization of standard cells using design of experiments with response surface modeling.", ["Miguel Miranda", "Philippe Roussel", "Lucas Brusamarello", "Gilson I. Wirth"], "https://doi.org/10.1145/2024724.2024742", 6], ["Physical synthesis onto a layout fabric with regular diffusion and polysilicon geometries.", ["Nikolai Ryzhenko", "Steven Burns"], "https://doi.org/10.1145/2024724.2024743", 6], ["Dimetrodon: processor-level preventive thermal management via idle cycle injection.", ["Peter Bailis", "Vijay Janapa Reddi", "Sanjay Gandhi", "David M. Brooks", "Margo I. Seltzer"], "https://doi.org/10.1145/2024724.2024745", 6], ["Dynamic thermal management for multimedia applications using machine learning.", ["Yang Ge", "Qinru Qiu"], "https://doi.org/10.1145/2024724.2024746", 6], ["Improved post-silicon power modeling using AC lock-in techniques.", ["Abdullah Nazma Nowroz", "Gary Woods", "Sherief Reda"], "https://doi.org/10.1145/2024724.2024747", 6], ["Thermal signature: a simple yet accurate thermal index for floorplan optimization.", ["Jaeha Kung", "Inhak Han", "Sachin S. Sapatnekar", "Youngsoo Shin"], "https://doi.org/10.1145/2024724.2024748", 6], ["Joint DAC/IWBDA special session design and synthesis of biological circuits.", ["Douglas Densmore", "Mark Horowitz", "Smita Krishnaswamy", "Xiling Shen", "Adam P. Arkin", "Erik Winfree", "Chris Voigt"], "https://doi.org/10.1145/2024724.2024750", 2], ["Modeling adaptive streaming applications with parameterized polyhedral process networks.", ["Jiali Teddy Zhai", "Hristo Nikolov", "Todor Stefanov"], "https://doi.org/10.1145/2024724.2024752", 6], ["Compilation of stream programs onto scratchpad memory based embedded multicore processors through retiming.", ["Weijia Che", "Karam S. Chatha"], "https://doi.org/10.1145/2024724.2024753", 6], ["CuMAPz: a tool to analyze memory access patterns in CUDA.", ["Yooseong Kim", "Aviral Shrivastava"], "https://doi.org/10.1145/2024724.2024754", 6], ["SEAL: soft error aware low power scheduling by Monte Carlo state space under the influence of stochastic spatial and temporal dependencies.", ["Nabeel Iqbal", "Muhammad Adnan Siddique", "Jorg Henkel"], "https://doi.org/10.1145/2024724.2024755", 6], ["Simultaneous functional and timing ECO.", ["Hua-Yu Chang", "Iris Hui-Ru Jiang", "Yao-Wen Chang"], "https://doi.org/10.1145/2024724.2024757", 6], ["Interpolation-based incremental ECO synthesis for multi-error logic rectification.", ["Kai-Fu Tang", "Chi-An Wu", "Po-Kai Huang", "Chung-Yang Ric Huang"], "https://doi.org/10.1145/2024724.2024758", 6], ["Optimal multi-domain clock skew scheduling.", ["Li Li", "Yinghai Lu", "Hai Zhou"], "https://doi.org/10.1145/2024724.2024759", 6], ["Re-synthesis for cost-efficient circuit-level timing speculation.", ["Yuxi Liu", "Feng Yuan", "Qiang Xu"], "https://doi.org/10.1145/2024724.2024760", 6], ["An exact algorithm for the construction of rectilinear Steiner minimum trees among complex obstacles.", ["Tao Huang", "Evangeline F. Y. Young"], "https://doi.org/10.1145/2024724.2024762", 6], ["Gridless pin access in detailed routing.", ["Tim Nieberg"], "https://doi.org/10.1145/2024724.2024763", 6], ["An optimal algorithm for layer assignment of bus escape routing on PCBs.", ["Qiang Ma", "Evangeline F. Y. Young", "Martin D. F. Wong"], "https://doi.org/10.1145/2024724.2024764", 6], ["A distributed algorithm for layout geometry operations.", ["Kai-Ti Hsu", "Subarna Sinha", "Yu-Chuan Pi", "Charles C. Chiang", "Tsung-Yi Ho"], "https://doi.org/10.1145/2024724.2024765", 6], ["TSV stress-aware full-chip mechanical reliability analysis and optimization for 3D IC.", ["Moongon Jung", "Joydeep Mitra", "David Z. Pan", "Sung Kyu Lim"], "https://doi.org/10.1145/2024724.2024767", 6], ["Hybrid modeling of non-stationary process variations.", ["Eva L. Dyer", "Mehrdad Majzoobi", "Farinaz Koushanfar"], "https://doi.org/10.1145/2024724.2024768", 6], ["Efficient SRAM failure rate prediction via Gibbs sampling.", ["Changdao Dong", "Xin Li"], "https://doi.org/10.1145/2024724.2024769", 6], ["Direct matrix solution of linear complexity for surface integral-equation based impedance extraction of high bandwidth interconnects.", ["Wenwen Chai", "Dan Jiao"], "https://doi.org/10.1145/2024724.2024770", 6], ["Design, CAD and technology challenges for future processors: 3D perspectives.", ["Jeff Burns", "Gary Carpenter", "Eren Kursun", "Ruchir Puri", "James D. Warnock", "Michael Scheuermann"], "https://doi.org/10.1145/2024724.2024772", 0], ["3D heterogeneous system integration: application driver for 3D technology development.", ["Eric Beyne", "Pol Marchal", "Geert Van der Plas"], "https://doi.org/10.1145/2024724.2024773", 0], ["3D integration for energy efficient system design.", ["Shekhar Borkar"], "https://doi.org/10.1145/2024724.2024774", 6], ["Applications driving 3D integration and corresponding manufacturing challenges.", ["Rasit Onur Topaloglu"], "https://doi.org/10.1145/2024724.2024775", 4], ["Test-case generation for embedded simulink via formal concept analysis.", ["Nannan He", "Philipp Rummer", "Daniel Kroening"], "https://doi.org/10.1145/2024724.2024777", 6], ["A first step towards automatic application of power analysis countermeasures.", ["Ali Galip Bayrak", "Francesco Regazzoni", "Philip Brisk", "Francois-Xavier Standaert", "Paolo Ienne"], "https://doi.org/10.1145/2024724.2024778", 6], ["TPM-SIM: a framework for performance evaluation of trusted platform modules.", ["Jared Schmitz", "Jason Loew", "Jesse Elwell", "Dmitry Ponomarev", "Nael B. Abu-Ghazaleh"], "https://doi.org/10.1145/2024724.2024779", 6], ["Differential public physically unclonable functions: architecture and applications.", ["Miodrag Potkonjak", "Saro Meguerdichian", "Ani Nahapetian", "Sheng Wei"], "https://doi.org/10.1145/2024724.2024780", 6], ["Integrated circuit security techniques using variable supply voltage.", ["Sheng Wei", "Miodrag Potkonjak"], "https://doi.org/10.1145/2024724.2024781", 6], ["Information flow isolation in I2C and USB.", ["Jason Oberg", "Wei Hu", "Ali Irturk", "Mohit Tiwari", "Timothy Sherwood", "Ryan Kastner"], "https://doi.org/10.1145/2024724.2024782", 6], ["CIRUS: a scalable modular architecture for reusable drivers.", ["Bratin Saha"], "https://doi.org/10.1145/2024724.2024784", 2], ["Programming challenges & solutions for multi-processor SoCs: an industrial perspective.", ["Pierre G. Paulin"], "https://doi.org/10.1145/2024724.2024785", 6], ["Thermal-aware system analysis and software synthesis for embedded multi-processors.", ["Lothar Thiele", "Lars Schor", "Hoeseok Yang", "Iuliana Bacivarov"], "https://doi.org/10.1145/2024724.2024786", 6], ["Temporal isolation on multiprocessing architectures.", ["Dai N. Bui", "Edward A. Lee", "Isaac Liu", "Hiren D. Patel", "Jan Reineke"], "https://doi.org/10.1145/2024724.2024787", 6], ["Physics-based field-theoretic design automation tools for social networks and web search.", ["Vikram Jandhyala"], "https://doi.org/10.1145/2024724.2024789", 2], ["Can we go towards true 3-D architectures?", ["Pierre-Emmanuel Gaillardon", "M. Haykel Ben Jamaa", "Paul-Henry Morel", "Jean-Philippe Noel", "Fabien Clermidy", "Ian OConnor"], "https://doi.org/10.1145/2024724.2024790", 2], ["Orchestrated multi-level information flow analysis to understand SoCs.", ["Gorschwin Fey"], "https://doi.org/10.1145/2024724.2024791", 2], ["Dynamic binary translation to a reconfigurable target for on-the-fly acceleration.", ["Phillip Kinsman", "Nicola Nicolici"], "https://doi.org/10.1145/2024724.2024792", 2], ["Device aging-based physically unclonable functions.", ["Saro Meguerdichian", "Miodrag Potkonjak"], "https://doi.org/10.1145/2024724.2024793", 2], ["Significance driven computation on next-generation unreliable platforms.", ["Georgios Karakonstantis", "Nikolaos Bellas", "Christos D. Antonopoulos", "Georgios Tziantzioulis", "Vaibhav Gupta", "Kaushik Roy"], "https://doi.org/10.1145/2024724.2024794", 2], ["MUSTARD: a coupled, stochastic/deterministic, discrete/continuous technique for predicting the impact of random telegraph noise on SRAMs and DRAMs.", ["Aadithya V. Karthik", "Sriramkumar Venugopalan", "Alper Demir", "Jaijeet S. Roychowdhury"], "https://doi.org/10.1145/2024724.2024796", 6], ["Fast non-monte-carlo transient noise analysis for high-precision analog/RF circuits by stochastic orthogonal polynomials.", ["Fang Gong", "Hao Yu", "Lei He"], "https://doi.org/10.1145/2024724.2024797", 6], ["Automatic stability checking for large linear analog integrated circuits.", ["Parijat Mukherjee", "G. Peter Fang", "Rod Burt", "Peng Li"], "https://doi.org/10.1145/2024724.2024798", 6], ["Performance bound analysis of analog circuits considering process variations.", ["Zhigang Hao", "Sheldon X.-D. Tan", "Ruijing Shen", "Guoyong Shi"], "https://doi.org/10.1145/2024724.2024799", 6], ["Rethinking memory redundancy: optimal bit cell repair for maximum-information storage.", ["Xin Li"], "https://doi.org/10.1145/2024724.2024800", 6], ["Programmable analog device array (PANDA): a platform for transistor-level analog reconfigurability.", ["Rui Zheng", "Jounghyuk Suh", "Cheng Xu", "Nagib Hakim", "Bertan Bakkaloglu", "Yu Cao"], "https://doi.org/10.1145/2024724.2024801", 6], ["Complexity and the challenges of securing SoCs.", ["Paul Kocher"], "https://doi.org/10.1145/2024724.2024803", 4], ["High-performance energy-efficient encryption in the sub-45nm CMOS Era.", ["Ram Krishnamurthy", "Sanu Mathew", "Farhana Sheikh"], "https://doi.org/10.1145/2024724.2024804", 0], ["The state-of-the-art in semiconductor reverse engineering.", ["Randy Torrance", "Dick James"], "https://doi.org/10.1145/2024724.2024805", 6], ["A high-parallelism distributed scheduling mechanism for multi-core instruction-set simulation.", ["Meng-Huan Wu", "Peng-Chih Wang", "Cheng-Yang Fu", "Ren-Song Tsay"], "https://doi.org/10.1145/2024724.2024807", 6], ["Simulation environment configuration for parallel simulation of multicore embedded systems.", ["Dukyoung Yun", "Jinwoo Kim", "Sungchan Kim", "Soonhoi Ha"], "https://doi.org/10.1145/2024724.2024808", 6], ["Transaction level statistical analysis for efficient micro-architectural power and performance studies.", ["Eman Copty", "Gila Kamhi", "Sasha Novakovsky"], "https://doi.org/10.1145/2024724.2024809", 6], ["Extracting behavior and dynamically generated hierarchy from SystemC models.", ["Harry Broeders", "Rene van Leuken"], "https://doi.org/10.1145/2024724.2024810", 6], ["Throughput maximization for periodic real-time systems under the maximal temperature constraint.", ["Huang Huang", "Gang Quan", "Jeffrey Fan", "Meikang Qiu"], "https://doi.org/10.1145/2024724.2024811", 6], ["Performance optimization of error detection based on speculative reconfiguration.", ["Adrian Alin Lifa", "Petru Eles", "Zebo Peng"], "https://doi.org/10.1145/2024724.2024812", 6], ["On the quantification of sustainability and extensibility of FlexRay schedules.", ["Reinhard Schneider", "Dip Goswami", "Samarjit Chakraborty", "Unmesh D. Bordoloi", "Petru Eles", "Zebo Peng"], "https://doi.org/10.1145/2024724.2024814", 6], ["Generalized reliability-oriented energy management for real-time embedded applications.", ["Baoxian Zhao", "Hakan Aydin", "Dakai Zhu"], "https://doi.org/10.1145/2024724.2024815", 6], ["Customer-aware task allocation and scheduling for multi-mode MPSoCs.", ["Lin Huang", "Rong Ye", "Qiang Xu"], "https://doi.org/10.1145/2024724.2024816", 6], ["Symbolic system synthesis in the presence of stringent real-time constraints.", ["Felix Reimann", "Martin Lukasiewycz", "Michael Glass", "Christian Haubelt", "Jurgen Teich"], "https://doi.org/10.1145/2024724.2024817", 6], ["Supervised design space exploration by compositional approximation of Pareto sets.", ["Hung-Yi Liu", "Ilias Diakonikolas", "Michele Petracca", "Luca P. Carloni"], "https://doi.org/10.1145/2024724.2024818", 6], ["Power-aware variable partitioning for DSPs with hybrid PRAM and DRAM main memory.", ["Tiantian Liu", "Yingchao Zhao", "Chun Jason Xue", "Minming Li"], "https://doi.org/10.1145/2024724.2024819", 6], ["TAB-BackSpace: unlimited-length trace buffers with zero additional on-chip overhead.", ["Flavio M. de Paula", "Amir Nahir", "Ziv Nevo", "Avigail Orni", "Alan J. Hu"], "https://doi.org/10.1145/2024724.2024821", 6], ["Testability driven statistical path selection.", ["Jaeyong Chung", "Jinjun Xiong", "Vladimir Zolotov", "Jacob A. Abraham"], "https://doi.org/10.1145/2024724.2024822", 6], ["Diagnosing scan clock delay faults through statistical timing pruning.", ["Mingjing Chen", "Alex Orailoglu"], "https://doi.org/10.1145/2024724.2024823", 6], ["Diagnosis of transition fault clusters.", ["Irith Pomeranz"], "https://doi.org/10.1145/2024724.2024824", 6], ["Leakage-aware redundancy for reliable sub-threshold memories.", ["Seokjoong Kim", "Matthew R. Guthaus"], "https://doi.org/10.1145/2024724.2024826", 6], ["A 40 nm inverse-narrow-width-effect-aware sub-threshold standard cell library.", ["Jun Zhou", "Senthil Jayapal", "Ben Busze", "Li Huang", "Jan Stuyt"], "https://doi.org/10.1145/2024724.2024827", 6], ["Layout aware line-edge roughness modeling and poly optimization for leakage minimization.", ["Yongchan Ban", "Jae-Seok Yang"], "https://doi.org/10.1145/2024724.2024828", 6], ["Post sign-off leakage power optimization.", ["Hamed Abrishami", "Jinan Lou", "Jeff Qin", "Juergen Froessl", "Massoud Pedram"], "https://doi.org/10.1145/2024724.2024829", 6], ["Lithography at 14nm and beyond: choices and challenges.", ["Vivek Singh"], "https://doi.org/10.1145/2024724.2024831", 0], ["New sub-20nm transistors: why and how.", ["Chenming Hu"], "https://doi.org/10.1145/2024724.2024832", 4], ["Circuit design challenges at the 14nm technology node.", ["James D. Warnock"], "https://doi.org/10.1145/2024724.2024833", 4], ["Cool shapers: shaping real-time tasks for improved thermal guarantees.", ["Pratyush Kumar", "Lothar Thiele"], "https://doi.org/10.1145/2024724.2024835", 6], ["ChronOS Linux: a best-effort real-time multiprocessor Linux kernel.", ["Matthew Dellinger", "Piyush Garyali", "Binoy Ravindran"], "https://doi.org/10.1145/2024724.2024836", 6], ["Efficient WCRT analysis of synchronous programs using reachability.", ["Matthew M. Y. Kuo", "Roopak Sinha", "Partha S. Roop"], "https://doi.org/10.1145/2024724.2024837", 6], ["Fast and accurate source-level simulation of software timing considering complex code optimizations.", ["Stefan Stattelmann", "Oliver Bringmann", "Wolfgang Rosenstiel"], "https://doi.org/10.1145/2024724.2024838", 6], ["Abstraction-based performance verification of NoCs.", ["Daniel E. Holcomb", "Bryan A. Brady", "Sanjit A. Seshia"], "https://doi.org/10.1145/2024724.2024840", 6], ["Global convergence analysis of mixed-signal systems.", ["Sangho Youn", "Jaeha Kim", "Mark Horowitz"], "https://doi.org/10.1145/2024724.2024841", 6], ["Litmus tests for comparing memory consistency models: how long do they need to be?", ["Sela Mador-Haim", "Rajeev Alur", "Milo M. K. Martin"], "https://doi.org/10.1145/2024724.2024842", 6], ["Formal hardware/software co-verification by interval property checking with abstraction.", ["Minh D. Nguyen", "Markus Wedler", "Dominik Stoffel", "Wolfgang Kunz"], "https://doi.org/10.1145/2024724.2024843", 6], ["Distributed Resonant clOCK grid Synthesis (ROCKS).", ["Xuchu Hu", "Matthew R. Guthaus"], "https://doi.org/10.1145/2024724.2024845", 6], ["WaveMin: a fine-grained clock buffer polarity assignment combined with buffer sizing.", ["Deokjin Joo", "Taewhan Kim"], "https://doi.org/10.1145/2024724.2024846", 6], ["Common-centroid capacitor placement considering systematic and random mismatches in analog integrated circuits.", ["Cheng-Wu Lin", "Jai-Ming Lin", "Yen-Chih Chiu", "Chun-Po Huang", "Soon-Jyh Chang"], "https://doi.org/10.1145/2024724.2024847", 6], ["Characterizing within-die and die-to-die delay variations introduced by process variations and SOI history effect.", ["Jim Aarestad", "Charles Lamech", "Jim Plusquellic", "Dhruva Acharyya", "Kanak Agarwal"], "https://doi.org/10.1145/2024724.2024848", 6], ["A stabilized discrete empirical interpolation method for model reduction of electrical, thermal, and microelectromechanical systems.", ["Amit Hochman", "Bradley N. Bond", "Jacob K. White"], "https://doi.org/10.1145/2024724.2024850", 6], ["A novel framework for passive macro-modeling.", ["Zuochang Ye", "Yang Li", "Mingzhi Gao", "Zhiping Yu"], "https://doi.org/10.1145/2024724.2024851", 6], ["A highly scalable parallel boundary element method for capacitance extraction.", ["Yu-Chung Hsiao", "Luca Daniel"], "https://doi.org/10.1145/2024724.2024852", 6], ["Fast multipole method on GPU: tackling 3-D capacitance extraction on massively parallel SIMD platforms.", ["Xueqian Zhao", "Zhuo Feng"], "https://doi.org/10.1145/2024724.2024853", 6], ["Transaction based pre-to-post silicon validation.", ["Eli Singerman", "Yael Abarbanel", "Sean Baartmans"], "https://doi.org/10.1145/2024724.2024855", 5], ["Leveraging pre-silicon verification resources for the post-silicon validation of the IBM POWER7 processor.", ["Allon Adir", "Amir Nahir", "Gil Shurek", "Avi Ziv", "Charles Meissner", "John Schumann"], "https://doi.org/10.1145/2024724.2024856", 6], ["A method to leverage pre-silicon collateral and analysis for post-silicon testing and validation.", ["Gary Miller", "Bandana Bhattarai", "Yu-Chin Hsu", "Jay Dutt", "Xi Chen", "George Bakewell"], "https://doi.org/10.1145/2024724.2024857", 4], ["Energy-efficient MIMO detection using unequal error protection for embedded joint decoding system.", ["Yoon Seok Yang", "Pankaj Bhagawat", "Gwan Choi"], "https://doi.org/10.1145/2024724.2024859", 6], ["An algorithm-architecture co-design framework for gridding reconstruction using FPGAs.", ["Srinidhi Kestur", "Kevin M. Irick", "Sungho Park", "Ahmed Al-Maashri", "Vijaykrishnan Narayanan", "Chaitali Chakrabarti"], "https://doi.org/10.1145/2024724.2024860", 6], ["A low-energy computation platform for data-driven biomedical monitoring algorithms.", ["Mohammed Shoaib", "Niraj K. Jha", "Naveen Verma"], "https://doi.org/10.1145/2024724.2024861", 6], ["Accuracy of ethernet AVB time synchronization under varying temperature conditions for automotive networks.", ["Andreas Kern", "Helge Zinner", "Thilo Streichert", "Josef Nobauer", "Jurgen Teich"], "https://doi.org/10.1145/2024724.2024862", 6], ["Dynamic effort scaling: managing the quality-efficiency tradeoff.", ["Vinay K. Chippa", "Anand Raghunathan", "Kaushik Roy", "Srimat T. Chakradhar"], "https://doi.org/10.1145/2024724.2024863", 6], ["Emulation based high-accuracy throughput estimation for high-speed connectivities: case study of USB2.0.", ["Byungchul Hong", "Chulho Shin", "Daehyup Ko"], "https://doi.org/10.1145/2024724.2024864", 6], ["Implicit permutation enumeration networks and binary decision diagrams reordering.", ["Stergios Stergiou"], "https://doi.org/10.1145/2024724.2024866", 6], ["Using SAT-based Craig interpolation to enlarge clock gating functions.", ["Ting-Hao Lin", "Chung-Yang Ric Huang"], "https://doi.org/10.1145/2024724.2024867", 6], ["Power reduction via separate synthesis and physical libraries.", ["Mohammad Rahman", "Ryan Afonso", "Hiran Tennakoon", "Carl Sechen"], "https://doi.org/10.1145/2024724.2024868", 6], ["Are logic synthesis tools robust?", ["Alberto Puggelli", "Tobias Welp", "Andreas Kuehlmann", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/2024724.2024869", 6], ["Layout effects in fine grain 3D integrated regular microprocessor blocks.", ["Vivek S. Nandakumar", "Malgorzata Marek-Sadowska"], "https://doi.org/10.1145/2024724.2024871", 6], ["Fault-tolerant 3D clock network.", ["Chiao-Ling Lung", "Yu-Shih Su", "Shih-Hsiu Huang", "Yiyu Shi", "Shih-Chieh Chang"], "https://doi.org/10.1145/2024724.2024872", 7], ["An integrated algorithm for 3D-IC TSV assignment.", ["Xiaodong Liu", "Yifan Zhang", "Gary K. Yeap", "Xuan Zeng"], "https://doi.org/10.1145/2024724.2024873", 6], ["Non-uniform micro-channel design for stacked 3D-ICs.", ["Bing Shi", "Ankur Srivastava", "Peng Wang"], "https://doi.org/10.1145/2024724.2024874", 6], ["TSV-aware analytical placement for 3D IC designs.", ["Meng-Kai Hsu", "Yao-Wen Chang", "Valeriy Balabanov"], "https://doi.org/10.1145/2024724.2024875", 6], ["Thermal-aware cell and through-silicon-via co-placement for 3D ICs.", ["Jason Cong", "Guojie Luo", "Yiyu Shi"], "https://doi.org/10.1145/2024724.2024876", 6], ["Efficient incremental analysis of on-chip power grid via sparse approximation.", ["Pei Sun", "Xin Li", "Ming Yuan Ting"], "https://doi.org/10.1145/2024724.2024878", 6], ["Power grid verification using node and branch dominance.", ["Nahi H. Abdul Ghani", "Farid N. Najm"], "https://doi.org/10.1145/2024724.2024879", 6], ["Power grid correction using sensitivity analysis under an RC model.", ["Pamela Al Haddad", "Farid N. Najm"], "https://doi.org/10.1145/2024724.2024880", 6], ["Design sensitivity of single event transients in scaled logic circuits.", ["Jyothi Velamala", "Robert LiVolsi", "Myra Torres", "Yu Cao"], "https://doi.org/10.1145/2024724.2024881", 6], ["Designing ad-hoc scrubbing sequences to improve memory reliability against soft errors.", ["Pedro Reviriego", "Juan Antonio Maestro", "Sanghyeon Baeg"], "https://doi.org/10.1145/2024724.2024882", 6], ["In-field aging measurement and calibration for power-performance optimization.", ["Shuo Wang", "Mohammad Tehranipoor", "LeRoy Winemberg"], "https://doi.org/10.1145/2024724.2024883", 6], ["Single-molecule electronic detection using nanoscale field-effect devices.", ["Sebastian Sorgenfrei", "Kenneth L. Shepard"], "https://doi.org/10.1145/2024724.2024885", 6], ["CMOS compatible nanowires for biosensing.", ["Eric Stern", "David A. Routenberg", "Aleksandar Vacic", "Nitin K. Rajan", "Jason M. Criscione", "Jason Park", "Tarek M. Fahmy", "Mark Reed"], "https://doi.org/10.1145/2024724.2024886", 5], ["Heterogeneous integration of carbon nanotubes and graphene microassemblies for environmental and breath sensing.", ["Sameer R. Sonkusale", "Mehmet R. Dokmeci"], "https://doi.org/10.1145/2024724.2024887", 6], ["An energy-efficient heterogeneous CMP based on hybrid TFET-CMOS cores.", ["Vinay Saripalli", "Asit K. Mishra", "Suman Datta", "Vijaykrishnan Narayanan"], "https://doi.org/10.1145/2024724.2024889", 6], ["Device modeling and system simulation of nanophotonic on-chip networks for reliability, power and performance.", ["Zheng Li", "Moustafa Mohamed", "Xi Chen", "Alan Rolf Mickelson", "Li Shang"], "https://doi.org/10.1145/2024724.2024890", 6], ["Progressive network-flow based power-aware broadcast addressing for pin-constrained digital microfluidic biochips.", ["Tsung-Wei Huang", "Hong-Yan Su", "Tsung-Yi Ho"], "https://doi.org/10.1145/2024724.2024891", 6], ["Design of robust metabolic pathways.", ["Renato Umeton", "Giovanni Stracquadanio", "Anilkumar Sorathiya", "Pietro Lio", "Alessio Papini", "Giuseppe Nicosia"], "https://doi.org/10.1145/2024724.2024892", 6], ["Reliability analysis and improvement for multi-level non-volatile memories with soft information.", ["Shih-Liang Chen", "Bo-Ru Ke", "Jian-Nan Chen", "Chih-Tsun Huang"], "https://doi.org/10.1145/2024724.2024894", 6], ["Image quality aware metrics for performance specification of ADC array in 3D CMOS imagers.", ["Hsiu-Ming Chang", "Kwang-Ting Tim Cheng"], "https://doi.org/10.1145/2024724.2024895", 6], ["High effective-resolution built-in jitter characterization with quantization noise shaping.", ["Leyi Yin", "Yongtae Kim", "Peng Li"], "https://doi.org/10.1145/2024724.2024896", 6], ["A low-cost wireless interface with no external antenna and crystal oscillator for cm-range contactless testing.", ["Chin-Fu Li", "Chi-Ying Lee", "Chen-Hsing Wang", "Shu-Lin Chang", "Li-Ming Denq", "Chun-Chuan Chi", "Hsuan-Jung Hsu", "Ming-Yi Chu", "Jing-Jia Liou", "Shi-Yu Huang", "Po-Chiun Huang", "Hsi-Pin Ma", "Jenn-Chyou Bor", "Cheng-Wen Wu", "Ching-Cheng Tien", "Chi-Hu Wang", "Yung-Sheng Kuo", "Chih-Tsun Huang", "Tien-Yu Chang"], "https://doi.org/10.1145/2024724.2024897", 6], ["A fast approach for static timing analysis covering all PVT corners.", ["Sari Onaissi", "Feroze Taraporevala", "Jinfeng Liu", "Farid N. Najm"], "https://doi.org/10.1145/2024724.2024899", 6], ["Full-chip TSV-to-TSV coupling analysis and optimization in 3D IC.", ["Chang Liu", "Taigon Song", "Jonghyun Cho", "Joohee Kim", "Joungho Kim", "Sung Kyu Lim"], "https://doi.org/10.1145/2024724.2024900", 6], ["Flexible 2D layout decomposition framework for spacer-type double pattering lithography.", ["Yongchan Ban", "Kevin Lucas", "David Z. Pan"], "https://doi.org/10.1145/2024724.2024901", 6], ["AENEID: a generic lithography-friendly detailed router based on post-RET data learning and hotspot detection.", ["Duo Ding", "Jhih-Rong Gao", "Kun Yuan", "David Z. Pan"], "https://doi.org/10.1145/2024724.2024902", 6], ["A fast solver for nonlocal electrostatic theory in biomolecular science and engineering.", ["Jaydeep P. Bardhan", "Andreas Hildebrandt"], "https://doi.org/10.1145/2024724.2024904", 5], ["Biochemical oscillator sensitivity analysis in the presence of conservation constraints.", ["Jared E. Toettcher", "Anya Castillo", "Bruce Tidor", "Jacob White"], "https://doi.org/10.1145/2024724.2024905", 6], ["In silico synchronization of cellular populations through expression data deconvolution.", ["Marisa C. Eisenberg", "Joshua N. Ash", "Dan Siegal-Gaskins"], "https://doi.org/10.1145/2024724.2024906", 6], ["MO-pack: many-objective clustering for FPGA CAD.", ["Senthilkumar Thoravi Rajavel", "Ali Akoglu"], "https://doi.org/10.1145/2024724.2024908", 6], ["Enforcing architectural contracts in high-level synthesis.", ["Nikhil A. Patil", "Ankit Bansal", "Derek Chiou"], "https://doi.org/10.1145/2024724.2024909", 6], ["Shared reconfigurable fabric for multi-core customization.", ["Liang Chen", "Tulika Mitra"], "https://doi.org/10.1145/2024724.2024910", 6], ["Synchronous sequential computation with molecular reactions.", ["Hua Jiang", "Marc D. Riedel", "Keshab K. Parhi"], "https://doi.org/10.1145/2024724.2024911", 6], ["Facing the challenge of new design features: an effective verification approach.", ["Wisam Kadry", "Ronny Morad", "Alex Goryachev", "Eli Almog", "Christopher A. Krygowski"], "https://doi.org/10.1145/2024724.2024913", 6], ["Learning microarchitectural behaviors to improve stimuli generation quality.", ["Yoav Katz", "Michal Rimon", "Avi Ziv", "Gai Shaked"], "https://doi.org/10.1145/2024724.2024914", 6], ["Robust partitioning for hardware-accelerated functional verification.", ["Michael D. Moffitt", "Matyas A. Sustik", "Paul G. Villarrubia"], "https://doi.org/10.1145/2024724.2024915", 6], ["Threadmill: a post-silicon exerciser for multi-threaded processors.", ["Allon Adir", "Maxim Golubev", "Shimon Landa", "Amir Nahir", "Gil Shurek", "Vitali Sokhin", "Avi Ziv"], "https://doi.org/10.1145/2024724.2024916", 6], ["CACTI-FinFET: an integrated delay and power modeling framework for FinFET-based caches under process variations.", ["Chun-Yi Lee", "Niraj K. Jha"], "https://doi.org/10.1145/2024724.2024918", 6], ["A case for NEMS-based functional-unit power gating of low-power embedded microprocessors.", ["Michael B. Henry", "Meeta Srivastav", "Leyla Nazhandali"], "https://doi.org/10.1145/2024724.2024919", 6], ["Automated mapping for reconfigurable single-electron transistor arrays.", ["Yung-Chih Chen", "Soumya Eachempati", "Chun-Yao Wang", "Suman Datta", "Yuan Xie", "Vijaykrishnan Narayanan"], "https://doi.org/10.1145/2024724.2024920", 6], ["Universal logic modules based on double-gate carbon nanotube transistors.", ["Andrew Zukoski", "Xuebei Yang", "Kartik Mohanram"], "https://doi.org/10.1145/2024724.2024921", 6], ["Virtualization of heterogeneous machines hardware description in a synthesizable object-oriented language.", ["Joshua S. Auerbach", "David F. Bacon", "Perry Cheng", "Rodric M. Rabbah", "Sunil Shukla"], "https://doi.org/10.1145/2024724.2024923", 5], ["Process-level virtualization for runtime adaptation of embedded software.", ["Kim M. Hazelwood"], "https://doi.org/10.1145/2024724.2024924", 6], ["Virtualizing embedded systems: why bother?", ["Gernot Heiser"], "https://doi.org/10.1145/2024724.2024925", 5], ["Virtualizing real-time embedded systems with Java.", ["Jan Vitek"], "https://doi.org/10.1145/2024724.2024926", 6], ["DRAIN: distributed recovery architecture for inaccessible nodes in multi-core chips.", ["Andrew DeOrio", "Konstantinos Aisopos", "Valeria Bertacco", "Li-Shiuan Peh"], "https://doi.org/10.1145/2024724.2024928", 6], ["A fault-tolerant NoC scheme using bidirectional channel.", ["Wen-Chung Tsai", "Deng-Yuan Zheng", "Sao-Jie Chen", "Yu Hen Hu"], "https://doi.org/10.1145/2024724.2024929", 6], ["Process variation-aware routing in NoC based multicores.", ["Akbar Sharifi", "Mahmut T. Kandemir"], "https://doi.org/10.1145/2024724.2024930", 6], ["Enabling system-level modeling of variation-induced faults in networks-on-chips.", ["Konstantinos Aisopos", "Chia-Hsin Owen Chen", "Li-Shiuan Peh"], "https://doi.org/10.1145/2024724.2024931", 6], ["FlexiBuffer: reducing leakage power in on-chip network routers.", ["Gwangsun Kim", "John Kim", "Sungjoo Yoo"], "https://doi.org/10.1145/2024724.2024932", 6], ["Capacity optimized NoC for multi-mode SoC.", ["Isaskhar Walter", "Erez Kantor", "Israel Cidon", "Shay Kutten"], "https://doi.org/10.1145/2024724.2024933", 6], ["Dynamic cache reconfiguration and partitioning for energy optimization in real-time multi-core systems.", ["Weixun Wang", "Prabhat Mishra", "Sanjay Ranka"], "https://doi.org/10.1145/2024724.2024935", 6], ["A helper thread based dynamic cache partitioning scheme for multithreaded applications.", ["Mahmut T. Kandemir", "Taylan Yemliha", "Emre Kultursay"], "https://doi.org/10.1145/2024724.2024936", 6], ["A reuse-aware prefetching scheme for scratchpad memory.", ["Jason Cong", "Hui Huang", "Chunyue Liu", "Yi Zou"], "https://doi.org/10.1145/2024724.2024937", 6], ["Buffer-integrated-Cache: a cost-effective SRAM architecture for handheld and embedded platforms.", ["Carlos Flores Fajardo", "Zhen Fang", "Ravi R. Iyer", "German Fabila Garcia", "Seung Eun Lee", "Li Zhao"], "https://doi.org/10.1145/2024724.2024938", 6], ["Wear rate leveling: lifetime enhancement of PRAM with endurance variation.", ["Jianbo Dong", "Lei Zhang", "Yinhe Han", "Ying Wang", "Xiaowei Li"], "https://doi.org/10.1145/2024724.2024939", 6], ["Matching cache access behavior and bit error pattern for high performance low Vcc L1 cache.", ["Young-Geun Choi", "Sungjoo Yoo", "Sunggu Lee", "Jung Ho Ahn"], "https://doi.org/10.1145/2024724.2024940", 6], ["A closed-form expression for estimating minimum operating voltage (VDDmin) of CMOS logic gates.", ["Hiroshi Fuketa", "Satoshi Iida", "Tadashi Yasufuku", "Makoto Takamiya", "Masahiro Nomura", "Hirofumi Shinohara", "Takayasu Sakurai"], "https://doi.org/10.1145/2024724.2024942", 6], ["Pipeline strategy for improving optimal energy efficiency in ultra-low voltage design.", ["Mingoo Seok", "Dongsuk Jeon", "Chaitali Chakrabarti", "David T. Blaauw", "Dennis Sylvester"], "https://doi.org/10.1145/2024724.2024943", 6], ["Fast algorithms for IR voltage drop analysis exploiting locality.", ["Selcuk Kose", "Eby G. Friedman"], "https://doi.org/10.1145/2024724.2024944", 6], ["Decoupling for power gating: sources of power noise and design strategies.", ["Tong Xu", "Peng Li", "Boyuan Yan"], "https://doi.org/10.1145/2024724.2024945", 6], ["Error-resilient low-power DSP via path-delay shaping.", ["Paul N. Whatmough", "Shidhartha Das", "David M. Bull", "Izzat Darwazeh"], "https://doi.org/10.1145/2024724.2024946", 6], ["Power-gated MOS current mode logic (PG-MCML): a power aware DPA-resistant standard cell library.", ["Alessandro Cevrero", "Francesco Regazzoni", "Micheal Schwander", "Stephane Badel", "Paolo Ienne", "Yusuf Leblebici"], "https://doi.org/10.1145/2024724.2024947", 6], ["EFFEX: an embedded processor for computer vision based feature extraction.", ["Jason Clemons", "Andrew Jones", "Robert Perricone", "Silvio Savarese", "Todd M. Austin"], "https://doi.org/10.1145/2024724.2024949", 6], ["Run-time adaptive energy-aware motion and disparity estimation in multiview video coding.", ["Bruno Zatt", "Muhammad Shafique", "Felipe Sampaio", "Luciano Volcan Agostini", "Sergio Bampi", "Jorg Henkel"], "https://doi.org/10.1145/2024724.2024950", 6], ["Low-power adaptive pipelined MPSoCs for multimedia: an H.264 video encoder case study.", ["Haris Javaid", "Muhammad Shafique", "Sri Parameswaran", "Jorg Henkel"], "https://doi.org/10.1145/2024724.2024951", 6], ["RJOP: a customized Java processor for reactive embedded systems.", ["Muhammad Nadeem", "Morteza Biglari-Abhari", "Zoran Salcic"], "https://doi.org/10.1145/2024724.2024952", 6], ["Hermes: an integrated CPU/GPU microarchitecture for IP routing.", ["Yuhao Zhu", "Yangdong Deng", "Yubei Chen"], "https://doi.org/10.1145/2024724.2024953", 6], ["MARSS: a full system simulator for multicore x86 CPUs.", ["Avadh Patel", "Furat Afram", "Shunfei Chen", "Kanad Ghose"], "https://doi.org/10.1145/2024724.2024954", 6]]