Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Feb 26 18:57:11 2022
| Host         : DESKTOP-0IR846V running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: l1/f1/f1/my_clock_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: l1/link2/nolabel_line28/my_clock_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 10 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.596        0.000                      0                  855        0.258        0.000                      0                  855        4.500        0.000                       0                   446  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.596        0.000                      0                  855        0.258        0.000                      0                  855        4.500        0.000                       0                   446  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.596ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.258ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.596ns  (required time - arrival time)
  Source:                 l1/f1/f1/two/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l1/f1/f1/two/count_reg[45]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.812ns  (logic 0.890ns (18.496%)  route 3.922ns (81.504%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=445, routed)         1.631     5.152    l1/f1/f1/two/basys_clock_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  l1/f1/f1/two/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.518     5.670 r  l1/f1/f1/two/count_reg[13]/Q
                         net (fo=3, routed)           0.815     6.485    l1/f1/f1/two/count_reg_n_0_[13]
    SLICE_X4Y14          LUT4 (Prop_lut4_I1_O)        0.124     6.609 f  l1/f1/f1/two/count[50]_i_8__4/O
                         net (fo=1, routed)           0.944     7.553    l1/f1/f1/two/count[50]_i_8__4_n_0
    SLICE_X3Y12          LUT6 (Prop_lut6_I0_O)        0.124     7.677 f  l1/f1/f1/two/count[50]_i_3__4/O
                         net (fo=1, routed)           1.155     8.832    l1/f1/f1/two/count[50]_i_3__4_n_0
    SLICE_X4Y18          LUT5 (Prop_lut5_I0_O)        0.124     8.956 r  l1/f1/f1/two/count[50]_i_1__5/O
                         net (fo=50, routed)          1.008     9.964    l1/f1/f1/two/count[50]_i_1__5_n_0
    SLICE_X2Y23          FDRE                                         r  l1/f1/f1/two/count_reg[45]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clock (IN)
                         net (fo=0)                   0.000    10.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=445, routed)         1.504    14.845    l1/f1/f1/two/basys_clock_IBUF_BUFG
    SLICE_X2Y23          FDRE                                         r  l1/f1/f1/two/count_reg[45]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X2Y23          FDRE (Setup_fdre_C_R)       -0.524    14.560    l1/f1/f1/two/count_reg[45]
  -------------------------------------------------------------------
                         required time                         14.560    
                         arrival time                          -9.964    
  -------------------------------------------------------------------
                         slack                                  4.596    

Slack (MET) :             4.596ns  (required time - arrival time)
  Source:                 l1/f1/f1/two/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l1/f1/f1/two/count_reg[46]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.812ns  (logic 0.890ns (18.496%)  route 3.922ns (81.504%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=445, routed)         1.631     5.152    l1/f1/f1/two/basys_clock_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  l1/f1/f1/two/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.518     5.670 r  l1/f1/f1/two/count_reg[13]/Q
                         net (fo=3, routed)           0.815     6.485    l1/f1/f1/two/count_reg_n_0_[13]
    SLICE_X4Y14          LUT4 (Prop_lut4_I1_O)        0.124     6.609 f  l1/f1/f1/two/count[50]_i_8__4/O
                         net (fo=1, routed)           0.944     7.553    l1/f1/f1/two/count[50]_i_8__4_n_0
    SLICE_X3Y12          LUT6 (Prop_lut6_I0_O)        0.124     7.677 f  l1/f1/f1/two/count[50]_i_3__4/O
                         net (fo=1, routed)           1.155     8.832    l1/f1/f1/two/count[50]_i_3__4_n_0
    SLICE_X4Y18          LUT5 (Prop_lut5_I0_O)        0.124     8.956 r  l1/f1/f1/two/count[50]_i_1__5/O
                         net (fo=50, routed)          1.008     9.964    l1/f1/f1/two/count[50]_i_1__5_n_0
    SLICE_X2Y23          FDRE                                         r  l1/f1/f1/two/count_reg[46]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clock (IN)
                         net (fo=0)                   0.000    10.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=445, routed)         1.504    14.845    l1/f1/f1/two/basys_clock_IBUF_BUFG
    SLICE_X2Y23          FDRE                                         r  l1/f1/f1/two/count_reg[46]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X2Y23          FDRE (Setup_fdre_C_R)       -0.524    14.560    l1/f1/f1/two/count_reg[46]
  -------------------------------------------------------------------
                         required time                         14.560    
                         arrival time                          -9.964    
  -------------------------------------------------------------------
                         slack                                  4.596    

Slack (MET) :             4.596ns  (required time - arrival time)
  Source:                 l1/f1/f1/two/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l1/f1/f1/two/count_reg[47]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.812ns  (logic 0.890ns (18.496%)  route 3.922ns (81.504%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=445, routed)         1.631     5.152    l1/f1/f1/two/basys_clock_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  l1/f1/f1/two/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.518     5.670 r  l1/f1/f1/two/count_reg[13]/Q
                         net (fo=3, routed)           0.815     6.485    l1/f1/f1/two/count_reg_n_0_[13]
    SLICE_X4Y14          LUT4 (Prop_lut4_I1_O)        0.124     6.609 f  l1/f1/f1/two/count[50]_i_8__4/O
                         net (fo=1, routed)           0.944     7.553    l1/f1/f1/two/count[50]_i_8__4_n_0
    SLICE_X3Y12          LUT6 (Prop_lut6_I0_O)        0.124     7.677 f  l1/f1/f1/two/count[50]_i_3__4/O
                         net (fo=1, routed)           1.155     8.832    l1/f1/f1/two/count[50]_i_3__4_n_0
    SLICE_X4Y18          LUT5 (Prop_lut5_I0_O)        0.124     8.956 r  l1/f1/f1/two/count[50]_i_1__5/O
                         net (fo=50, routed)          1.008     9.964    l1/f1/f1/two/count[50]_i_1__5_n_0
    SLICE_X2Y23          FDRE                                         r  l1/f1/f1/two/count_reg[47]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clock (IN)
                         net (fo=0)                   0.000    10.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=445, routed)         1.504    14.845    l1/f1/f1/two/basys_clock_IBUF_BUFG
    SLICE_X2Y23          FDRE                                         r  l1/f1/f1/two/count_reg[47]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X2Y23          FDRE (Setup_fdre_C_R)       -0.524    14.560    l1/f1/f1/two/count_reg[47]
  -------------------------------------------------------------------
                         required time                         14.560    
                         arrival time                          -9.964    
  -------------------------------------------------------------------
                         slack                                  4.596    

Slack (MET) :             4.596ns  (required time - arrival time)
  Source:                 l1/f1/f1/two/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l1/f1/f1/two/count_reg[48]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.812ns  (logic 0.890ns (18.496%)  route 3.922ns (81.504%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=445, routed)         1.631     5.152    l1/f1/f1/two/basys_clock_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  l1/f1/f1/two/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.518     5.670 r  l1/f1/f1/two/count_reg[13]/Q
                         net (fo=3, routed)           0.815     6.485    l1/f1/f1/two/count_reg_n_0_[13]
    SLICE_X4Y14          LUT4 (Prop_lut4_I1_O)        0.124     6.609 f  l1/f1/f1/two/count[50]_i_8__4/O
                         net (fo=1, routed)           0.944     7.553    l1/f1/f1/two/count[50]_i_8__4_n_0
    SLICE_X3Y12          LUT6 (Prop_lut6_I0_O)        0.124     7.677 f  l1/f1/f1/two/count[50]_i_3__4/O
                         net (fo=1, routed)           1.155     8.832    l1/f1/f1/two/count[50]_i_3__4_n_0
    SLICE_X4Y18          LUT5 (Prop_lut5_I0_O)        0.124     8.956 r  l1/f1/f1/two/count[50]_i_1__5/O
                         net (fo=50, routed)          1.008     9.964    l1/f1/f1/two/count[50]_i_1__5_n_0
    SLICE_X2Y23          FDRE                                         r  l1/f1/f1/two/count_reg[48]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clock (IN)
                         net (fo=0)                   0.000    10.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=445, routed)         1.504    14.845    l1/f1/f1/two/basys_clock_IBUF_BUFG
    SLICE_X2Y23          FDRE                                         r  l1/f1/f1/two/count_reg[48]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X2Y23          FDRE (Setup_fdre_C_R)       -0.524    14.560    l1/f1/f1/two/count_reg[48]
  -------------------------------------------------------------------
                         required time                         14.560    
                         arrival time                          -9.964    
  -------------------------------------------------------------------
                         slack                                  4.596    

Slack (MET) :             4.725ns  (required time - arrival time)
  Source:                 l1/f1/f1/two/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l1/f1/f1/two/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.694ns  (logic 0.890ns (18.961%)  route 3.804ns (81.039%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=445, routed)         1.631     5.152    l1/f1/f1/two/basys_clock_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  l1/f1/f1/two/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.518     5.670 r  l1/f1/f1/two/count_reg[13]/Q
                         net (fo=3, routed)           0.815     6.485    l1/f1/f1/two/count_reg_n_0_[13]
    SLICE_X4Y14          LUT4 (Prop_lut4_I1_O)        0.124     6.609 f  l1/f1/f1/two/count[50]_i_8__4/O
                         net (fo=1, routed)           0.944     7.553    l1/f1/f1/two/count[50]_i_8__4_n_0
    SLICE_X3Y12          LUT6 (Prop_lut6_I0_O)        0.124     7.677 f  l1/f1/f1/two/count[50]_i_3__4/O
                         net (fo=1, routed)           1.155     8.832    l1/f1/f1/two/count[50]_i_3__4_n_0
    SLICE_X4Y18          LUT5 (Prop_lut5_I0_O)        0.124     8.956 r  l1/f1/f1/two/count[50]_i_1__5/O
                         net (fo=50, routed)          0.890     9.846    l1/f1/f1/two/count[50]_i_1__5_n_0
    SLICE_X2Y12          FDRE                                         r  l1/f1/f1/two/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clock (IN)
                         net (fo=0)                   0.000    10.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=445, routed)         1.515    14.856    l1/f1/f1/two/basys_clock_IBUF_BUFG
    SLICE_X2Y12          FDRE                                         r  l1/f1/f1/two/count_reg[1]/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X2Y12          FDRE (Setup_fdre_C_R)       -0.524    14.571    l1/f1/f1/two/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.571    
                         arrival time                          -9.846    
  -------------------------------------------------------------------
                         slack                                  4.725    

Slack (MET) :             4.725ns  (required time - arrival time)
  Source:                 l1/f1/f1/two/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l1/f1/f1/two/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.694ns  (logic 0.890ns (18.961%)  route 3.804ns (81.039%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=445, routed)         1.631     5.152    l1/f1/f1/two/basys_clock_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  l1/f1/f1/two/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.518     5.670 r  l1/f1/f1/two/count_reg[13]/Q
                         net (fo=3, routed)           0.815     6.485    l1/f1/f1/two/count_reg_n_0_[13]
    SLICE_X4Y14          LUT4 (Prop_lut4_I1_O)        0.124     6.609 f  l1/f1/f1/two/count[50]_i_8__4/O
                         net (fo=1, routed)           0.944     7.553    l1/f1/f1/two/count[50]_i_8__4_n_0
    SLICE_X3Y12          LUT6 (Prop_lut6_I0_O)        0.124     7.677 f  l1/f1/f1/two/count[50]_i_3__4/O
                         net (fo=1, routed)           1.155     8.832    l1/f1/f1/two/count[50]_i_3__4_n_0
    SLICE_X4Y18          LUT5 (Prop_lut5_I0_O)        0.124     8.956 r  l1/f1/f1/two/count[50]_i_1__5/O
                         net (fo=50, routed)          0.890     9.846    l1/f1/f1/two/count[50]_i_1__5_n_0
    SLICE_X2Y12          FDRE                                         r  l1/f1/f1/two/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clock (IN)
                         net (fo=0)                   0.000    10.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=445, routed)         1.515    14.856    l1/f1/f1/two/basys_clock_IBUF_BUFG
    SLICE_X2Y12          FDRE                                         r  l1/f1/f1/two/count_reg[2]/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X2Y12          FDRE (Setup_fdre_C_R)       -0.524    14.571    l1/f1/f1/two/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.571    
                         arrival time                          -9.846    
  -------------------------------------------------------------------
                         slack                                  4.725    

Slack (MET) :             4.725ns  (required time - arrival time)
  Source:                 l1/f1/f1/two/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l1/f1/f1/two/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.694ns  (logic 0.890ns (18.961%)  route 3.804ns (81.039%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=445, routed)         1.631     5.152    l1/f1/f1/two/basys_clock_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  l1/f1/f1/two/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.518     5.670 r  l1/f1/f1/two/count_reg[13]/Q
                         net (fo=3, routed)           0.815     6.485    l1/f1/f1/two/count_reg_n_0_[13]
    SLICE_X4Y14          LUT4 (Prop_lut4_I1_O)        0.124     6.609 f  l1/f1/f1/two/count[50]_i_8__4/O
                         net (fo=1, routed)           0.944     7.553    l1/f1/f1/two/count[50]_i_8__4_n_0
    SLICE_X3Y12          LUT6 (Prop_lut6_I0_O)        0.124     7.677 f  l1/f1/f1/two/count[50]_i_3__4/O
                         net (fo=1, routed)           1.155     8.832    l1/f1/f1/two/count[50]_i_3__4_n_0
    SLICE_X4Y18          LUT5 (Prop_lut5_I0_O)        0.124     8.956 r  l1/f1/f1/two/count[50]_i_1__5/O
                         net (fo=50, routed)          0.890     9.846    l1/f1/f1/two/count[50]_i_1__5_n_0
    SLICE_X2Y12          FDRE                                         r  l1/f1/f1/two/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clock (IN)
                         net (fo=0)                   0.000    10.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=445, routed)         1.515    14.856    l1/f1/f1/two/basys_clock_IBUF_BUFG
    SLICE_X2Y12          FDRE                                         r  l1/f1/f1/two/count_reg[3]/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X2Y12          FDRE (Setup_fdre_C_R)       -0.524    14.571    l1/f1/f1/two/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.571    
                         arrival time                          -9.846    
  -------------------------------------------------------------------
                         slack                                  4.725    

Slack (MET) :             4.725ns  (required time - arrival time)
  Source:                 l1/f1/f1/two/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l1/f1/f1/two/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.694ns  (logic 0.890ns (18.961%)  route 3.804ns (81.039%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=445, routed)         1.631     5.152    l1/f1/f1/two/basys_clock_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  l1/f1/f1/two/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.518     5.670 r  l1/f1/f1/two/count_reg[13]/Q
                         net (fo=3, routed)           0.815     6.485    l1/f1/f1/two/count_reg_n_0_[13]
    SLICE_X4Y14          LUT4 (Prop_lut4_I1_O)        0.124     6.609 f  l1/f1/f1/two/count[50]_i_8__4/O
                         net (fo=1, routed)           0.944     7.553    l1/f1/f1/two/count[50]_i_8__4_n_0
    SLICE_X3Y12          LUT6 (Prop_lut6_I0_O)        0.124     7.677 f  l1/f1/f1/two/count[50]_i_3__4/O
                         net (fo=1, routed)           1.155     8.832    l1/f1/f1/two/count[50]_i_3__4_n_0
    SLICE_X4Y18          LUT5 (Prop_lut5_I0_O)        0.124     8.956 r  l1/f1/f1/two/count[50]_i_1__5/O
                         net (fo=50, routed)          0.890     9.846    l1/f1/f1/two/count[50]_i_1__5_n_0
    SLICE_X2Y12          FDRE                                         r  l1/f1/f1/two/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clock (IN)
                         net (fo=0)                   0.000    10.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=445, routed)         1.515    14.856    l1/f1/f1/two/basys_clock_IBUF_BUFG
    SLICE_X2Y12          FDRE                                         r  l1/f1/f1/two/count_reg[4]/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X2Y12          FDRE (Setup_fdre_C_R)       -0.524    14.571    l1/f1/f1/two/count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.571    
                         arrival time                          -9.846    
  -------------------------------------------------------------------
                         slack                                  4.725    

Slack (MET) :             4.739ns  (required time - arrival time)
  Source:                 l1/f1/f1/two/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l1/f1/f1/two/count_reg[41]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.670ns  (logic 0.890ns (19.058%)  route 3.780ns (80.942%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=445, routed)         1.631     5.152    l1/f1/f1/two/basys_clock_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  l1/f1/f1/two/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.518     5.670 r  l1/f1/f1/two/count_reg[13]/Q
                         net (fo=3, routed)           0.815     6.485    l1/f1/f1/two/count_reg_n_0_[13]
    SLICE_X4Y14          LUT4 (Prop_lut4_I1_O)        0.124     6.609 f  l1/f1/f1/two/count[50]_i_8__4/O
                         net (fo=1, routed)           0.944     7.553    l1/f1/f1/two/count[50]_i_8__4_n_0
    SLICE_X3Y12          LUT6 (Prop_lut6_I0_O)        0.124     7.677 f  l1/f1/f1/two/count[50]_i_3__4/O
                         net (fo=1, routed)           1.155     8.832    l1/f1/f1/two/count[50]_i_3__4_n_0
    SLICE_X4Y18          LUT5 (Prop_lut5_I0_O)        0.124     8.956 r  l1/f1/f1/two/count[50]_i_1__5/O
                         net (fo=50, routed)          0.866     9.822    l1/f1/f1/two/count[50]_i_1__5_n_0
    SLICE_X2Y22          FDRE                                         r  l1/f1/f1/two/count_reg[41]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clock (IN)
                         net (fo=0)                   0.000    10.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=445, routed)         1.505    14.846    l1/f1/f1/two/basys_clock_IBUF_BUFG
    SLICE_X2Y22          FDRE                                         r  l1/f1/f1/two/count_reg[41]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X2Y22          FDRE (Setup_fdre_C_R)       -0.524    14.561    l1/f1/f1/two/count_reg[41]
  -------------------------------------------------------------------
                         required time                         14.561    
                         arrival time                          -9.822    
  -------------------------------------------------------------------
                         slack                                  4.739    

Slack (MET) :             4.739ns  (required time - arrival time)
  Source:                 l1/f1/f1/two/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l1/f1/f1/two/count_reg[42]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.670ns  (logic 0.890ns (19.058%)  route 3.780ns (80.942%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=445, routed)         1.631     5.152    l1/f1/f1/two/basys_clock_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  l1/f1/f1/two/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.518     5.670 r  l1/f1/f1/two/count_reg[13]/Q
                         net (fo=3, routed)           0.815     6.485    l1/f1/f1/two/count_reg_n_0_[13]
    SLICE_X4Y14          LUT4 (Prop_lut4_I1_O)        0.124     6.609 f  l1/f1/f1/two/count[50]_i_8__4/O
                         net (fo=1, routed)           0.944     7.553    l1/f1/f1/two/count[50]_i_8__4_n_0
    SLICE_X3Y12          LUT6 (Prop_lut6_I0_O)        0.124     7.677 f  l1/f1/f1/two/count[50]_i_3__4/O
                         net (fo=1, routed)           1.155     8.832    l1/f1/f1/two/count[50]_i_3__4_n_0
    SLICE_X4Y18          LUT5 (Prop_lut5_I0_O)        0.124     8.956 r  l1/f1/f1/two/count[50]_i_1__5/O
                         net (fo=50, routed)          0.866     9.822    l1/f1/f1/two/count[50]_i_1__5_n_0
    SLICE_X2Y22          FDRE                                         r  l1/f1/f1/two/count_reg[42]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clock (IN)
                         net (fo=0)                   0.000    10.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=445, routed)         1.505    14.846    l1/f1/f1/two/basys_clock_IBUF_BUFG
    SLICE_X2Y22          FDRE                                         r  l1/f1/f1/two/count_reg[42]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X2Y22          FDRE (Setup_fdre_C_R)       -0.524    14.561    l1/f1/f1/two/count_reg[42]
  -------------------------------------------------------------------
                         required time                         14.561    
                         arrival time                          -9.822    
  -------------------------------------------------------------------
                         slack                                  4.739    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 l1/link2/nolabel_line28/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l1/link2/nolabel_line28/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.361%)  route 0.180ns (49.639%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=445, routed)         0.562     1.445    l1/link2/nolabel_line28/basys_clock_IBUF_BUFG
    SLICE_X11Y14         FDRE                                         r  l1/link2/nolabel_line28/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y14         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  l1/link2/nolabel_line28/count_reg[0]/Q
                         net (fo=4, routed)           0.180     1.767    l1/link2/nolabel_line28/count_reg_n_0_[0]
    SLICE_X11Y14         LUT1 (Prop_lut1_I0_O)        0.042     1.809 r  l1/link2/nolabel_line28/count[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.809    l1/link2/nolabel_line28/count[0]_i_1__0_n_0
    SLICE_X11Y14         FDRE                                         r  l1/link2/nolabel_line28/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=445, routed)         0.831     1.958    l1/link2/nolabel_line28/basys_clock_IBUF_BUFG
    SLICE_X11Y14         FDRE                                         r  l1/link2/nolabel_line28/count_reg[0]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X11Y14         FDRE (Hold_fdre_C_D)         0.105     1.550    l1/link2/nolabel_line28/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 l1/fe4/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l1/fe4/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.025%)  route 0.117ns (31.975%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=445, routed)         0.585     1.468    l1/fe4/basys_clock_IBUF_BUFG
    SLICE_X7Y19          FDRE                                         r  l1/fe4/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y19          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  l1/fe4/count_reg[24]/Q
                         net (fo=2, routed)           0.117     1.726    l1/fe4/count_reg_n_0_[24]
    SLICE_X7Y19          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.834 r  l1/fe4/count_reg[24]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.834    l1/fe4/count_reg[24]_i_1__1_n_4
    SLICE_X7Y19          FDRE                                         r  l1/fe4/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=445, routed)         0.854     1.981    l1/fe4/basys_clock_IBUF_BUFG
    SLICE_X7Y19          FDRE                                         r  l1/fe4/count_reg[24]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X7Y19          FDRE (Hold_fdre_C_D)         0.105     1.573    l1/fe4/count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 l1/fe10/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l1/fe10/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=445, routed)         0.562     1.445    l1/fe10/basys_clock_IBUF_BUFG
    SLICE_X15Y14         FDRE                                         r  l1/fe10/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y14         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  l1/fe10/count_reg[11]/Q
                         net (fo=2, routed)           0.117     1.703    l1/fe10/count_reg[11]
    SLICE_X15Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  l1/fe10/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.811    l1/fe10/count_reg[8]_i_1_n_4
    SLICE_X15Y14         FDRE                                         r  l1/fe10/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=445, routed)         0.831     1.958    l1/fe10/basys_clock_IBUF_BUFG
    SLICE_X15Y14         FDRE                                         r  l1/fe10/count_reg[11]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X15Y14         FDRE (Hold_fdre_C_D)         0.105     1.550    l1/fe10/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 l1/fe4/count_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l1/fe4/count_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=445, routed)         0.583     1.466    l1/fe4/basys_clock_IBUF_BUFG
    SLICE_X7Y21          FDRE                                         r  l1/fe4/count_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  l1/fe4/count_reg[32]/Q
                         net (fo=2, routed)           0.117     1.724    l1/fe4/count_reg_n_0_[32]
    SLICE_X7Y21          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.832 r  l1/fe4/count_reg[32]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.832    l1/fe4/count_reg[32]_i_1__1_n_4
    SLICE_X7Y21          FDRE                                         r  l1/fe4/count_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=445, routed)         0.852     1.979    l1/fe4/basys_clock_IBUF_BUFG
    SLICE_X7Y21          FDRE                                         r  l1/fe4/count_reg[32]/C
                         clock pessimism             -0.513     1.466    
    SLICE_X7Y21          FDRE (Hold_fdre_C_D)         0.105     1.571    l1/fe4/count_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 l1/fe4/count_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l1/fe4/count_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=445, routed)         0.583     1.466    l1/fe4/basys_clock_IBUF_BUFG
    SLICE_X7Y22          FDRE                                         r  l1/fe4/count_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y22          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  l1/fe4/count_reg[36]/Q
                         net (fo=3, routed)           0.117     1.724    l1/fe4/count_reg_n_0_[36]
    SLICE_X7Y22          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.832 r  l1/fe4/count_reg[36]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.832    l1/fe4/count_reg[36]_i_1__1_n_4
    SLICE_X7Y22          FDRE                                         r  l1/fe4/count_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=445, routed)         0.851     1.978    l1/fe4/basys_clock_IBUF_BUFG
    SLICE_X7Y22          FDRE                                         r  l1/fe4/count_reg[36]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X7Y22          FDRE (Hold_fdre_C_D)         0.105     1.571    l1/fe4/count_reg[36]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 l1/fe4/count_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l1/fe4/count_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=445, routed)         0.580     1.463    l1/fe4/basys_clock_IBUF_BUFG
    SLICE_X7Y24          FDRE                                         r  l1/fe4/count_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDRE (Prop_fdre_C_Q)         0.141     1.604 r  l1/fe4/count_reg[44]/Q
                         net (fo=3, routed)           0.117     1.721    l1/fe4/count_reg_n_0_[44]
    SLICE_X7Y24          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.829 r  l1/fe4/count_reg[44]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.829    l1/fe4/count_reg[44]_i_1__1_n_4
    SLICE_X7Y24          FDRE                                         r  l1/fe4/count_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=445, routed)         0.848     1.975    l1/fe4/basys_clock_IBUF_BUFG
    SLICE_X7Y24          FDRE                                         r  l1/fe4/count_reg[44]/C
                         clock pessimism             -0.512     1.463    
    SLICE_X7Y24          FDRE (Hold_fdre_C_D)         0.105     1.568    l1/fe4/count_reg[44]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 l1/fe4/count_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l1/fe4/count_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=445, routed)         0.580     1.463    l1/fe4/basys_clock_IBUF_BUFG
    SLICE_X7Y25          FDRE                                         r  l1/fe4/count_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDRE (Prop_fdre_C_Q)         0.141     1.604 r  l1/fe4/count_reg[48]/Q
                         net (fo=2, routed)           0.117     1.721    l1/fe4/count_reg_n_0_[48]
    SLICE_X7Y25          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.829 r  l1/fe4/count_reg[48]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.829    l1/fe4/count_reg[48]_i_1__1_n_4
    SLICE_X7Y25          FDRE                                         r  l1/fe4/count_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=445, routed)         0.848     1.975    l1/fe4/basys_clock_IBUF_BUFG
    SLICE_X7Y25          FDRE                                         r  l1/fe4/count_reg[48]/C
                         clock pessimism             -0.512     1.463    
    SLICE_X7Y25          FDRE (Hold_fdre_C_D)         0.105     1.568    l1/fe4/count_reg[48]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 l1/fe10/count_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l1/fe10/count_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=445, routed)         0.556     1.439    l1/fe10/basys_clock_IBUF_BUFG
    SLICE_X15Y21         FDRE                                         r  l1/fe10/count_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y21         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  l1/fe10/count_reg[39]/Q
                         net (fo=2, routed)           0.117     1.697    l1/fe10/count_reg[39]
    SLICE_X15Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.805 r  l1/fe10/count_reg[36]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.805    l1/fe10/count_reg[36]_i_1_n_4
    SLICE_X15Y21         FDRE                                         r  l1/fe10/count_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=445, routed)         0.824     1.951    l1/fe10/basys_clock_IBUF_BUFG
    SLICE_X15Y21         FDRE                                         r  l1/fe10/count_reg[39]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X15Y21         FDRE (Hold_fdre_C_D)         0.105     1.544    l1/fe10/count_reg[39]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 l1/fe2/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l1/fe2/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=445, routed)         0.589     1.472    l1/fe2/basys_clock_IBUF_BUFG
    SLICE_X5Y15          FDRE                                         r  l1/fe2/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  l1/fe2/count_reg[16]/Q
                         net (fo=2, routed)           0.117     1.730    l1/fe2/count_reg_n_0_[16]
    SLICE_X5Y15          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.838 r  l1/fe2/count_reg[16]_i_1__3/O[3]
                         net (fo=1, routed)           0.000     1.838    l1/fe2/count_reg[16]_i_1__3_n_4
    SLICE_X5Y15          FDRE                                         r  l1/fe2/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=445, routed)         0.858     1.985    l1/fe2/basys_clock_IBUF_BUFG
    SLICE_X5Y15          FDRE                                         r  l1/fe2/count_reg[16]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X5Y15          FDRE (Hold_fdre_C_D)         0.105     1.577    l1/fe2/count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 l1/fe4/count_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l1/fe4/count_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=445, routed)         0.581     1.464    l1/fe4/basys_clock_IBUF_BUFG
    SLICE_X7Y23          FDRE                                         r  l1/fe4/count_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDRE (Prop_fdre_C_Q)         0.141     1.605 r  l1/fe4/count_reg[40]/Q
                         net (fo=2, routed)           0.117     1.722    l1/fe4/count_reg_n_0_[40]
    SLICE_X7Y23          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.830 r  l1/fe4/count_reg[40]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.830    l1/fe4/count_reg[40]_i_1__1_n_4
    SLICE_X7Y23          FDRE                                         r  l1/fe4/count_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=445, routed)         0.849     1.976    l1/fe4/basys_clock_IBUF_BUFG
    SLICE_X7Y23          FDRE                                         r  l1/fe4/count_reg[40]/C
                         clock pessimism             -0.512     1.464    
    SLICE_X7Y23          FDRE (Hold_fdre_C_D)         0.105     1.569    l1/fe4/count_reg[40]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { basys_clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  basys_clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y17    l1/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y17    l1/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y17    l1/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y19   l1/anode_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y23   l1/anode_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y19   l1/anode_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y20    l1/f1/f1/one/count_reg[32]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y21    l1/f1/f1/one/count_reg[33]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y21    l1/f1/f1/one/count_reg[34]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y14   l1/fe10/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y14   l1/fe10/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y12   l1/fe10/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y13   l1/fe10/count_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y14    l1/fe3/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y13   l1/link2/nolabel_line28/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y14   l1/link2/nolabel_line28/count_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y14   l1/link2/nolabel_line28/count_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y14   l1/link2/nolabel_line28/count_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y14   l1/link2/nolabel_line28/count_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y19   l1/anode_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y19   l1/anode_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y22    l1/f1/f1/one/count_reg[37]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y22    l1/f1/f1/one/count_reg[38]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y22    l1/f1/f1/one/count_reg[39]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y22    l1/f1/f1/one/count_reg[40]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y15    l1/f1/f1/one/my_clock_4_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y22    l1/f1/f1/thre/count_reg[33]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y22    l1/f1/f1/thre/count_reg[34]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y22    l1/f1/f1/thre/count_reg[35]/C



