$comment
	File created using the following command:
		vcd file P1_ejer1.msim.vcd -direction
$end
$date
	Thu Oct 28 13:27:57 2021
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module fulladder_vlg_vec_tst $end
$var reg 4 ! a [3:0] $end
$var reg 4 " b [3:0] $end
$var reg 1 # cin $end
$var wire 1 $ La $end
$var wire 1 % Lb $end
$var wire 1 & Lc $end
$var wire 1 ' Ld $end
$var wire 1 ( Le $end
$var wire 1 ) Lf $end
$var wire 1 * Lg $end

$scope module i1 $end
$var wire 1 + gnd $end
$var wire 1 , vcc $end
$var wire 1 - unknown $end
$var tri1 1 . devclrn $end
$var tri1 1 / devpor $end
$var tri1 1 0 devoe $end
$var wire 1 1 La~output_o $end
$var wire 1 2 Lb~output_o $end
$var wire 1 3 Lc~output_o $end
$var wire 1 4 Ld~output_o $end
$var wire 1 5 Le~output_o $end
$var wire 1 6 Lf~output_o $end
$var wire 1 7 Lg~output_o $end
$var wire 1 8 b[1]~input_o $end
$var wire 1 9 a[1]~input_o $end
$var wire 1 : cin~input_o $end
$var wire 1 ; a[0]~input_o $end
$var wire 1 < b[0]~input_o $end
$var wire 1 = A1|cout~0_combout $end
$var wire 1 > A2|s~combout $end
$var wire 1 ? b[2]~input_o $end
$var wire 1 @ a[2]~input_o $end
$var wire 1 A A2|cout~0_combout $end
$var wire 1 B A3|s~combout $end
$var wire 1 C a[3]~input_o $end
$var wire 1 D b[3]~input_o $end
$var wire 1 E A4|s~0_combout $end
$var wire 1 F A4|s~combout $end
$var wire 1 G A1|s~0_combout $end
$var wire 1 H d1|WideOr0~0_combout $end
$var wire 1 I d1|WideOr1~0_combout $end
$var wire 1 J d1|WideOr2~0_combout $end
$var wire 1 K d1|WideOr3~0_combout $end
$var wire 1 L d1|WideOr4~0_combout $end
$var wire 1 M d1|WideOr5~0_combout $end
$var wire 1 N d1|WideOr6~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 !
b1 "
0#
0$
0%
1&
0'
0(
1)
0*
0+
1,
x-
1.
1/
10
01
02
13
04
05
16
07
08
09
0:
1;
1<
1=
1>
0?
0@
0A
0B
0C
0D
0E
0F
0G
0H
0I
1J
0K
0L
1M
1N
$end
#1000000
