
imu_logger_unit.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000098e4  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000388  08009a78  08009a78  00019a78  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009e00  08009e00  000201dc  2**0
                  CONTENTS
  4 .ARM          00000000  08009e00  08009e00  000201dc  2**0
                  CONTENTS
  5 .preinit_array 00000000  08009e00  08009e00  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009e00  08009e00  00019e00  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009e04  08009e04  00019e04  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08009e08  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000274  200001dc  08009fe4  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000450  08009fe4  00020450  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001307a  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000029b2  00000000  00000000  00033286  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001108  00000000  00000000  00035c38  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000fa0  00000000  00000000  00036d40  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001a98a  00000000  00000000  00037ce0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000e275  00000000  00000000  0005266a  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0008e512  00000000  00000000  000608df  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000eedf1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005954  00000000  00000000  000eee6c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001dc 	.word	0x200001dc
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08009a5c 	.word	0x08009a5c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e0 	.word	0x200001e0
 80001cc:	08009a5c 	.word	0x08009a5c

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000c88:	b580      	push	{r7, lr}
 8000c8a:	b088      	sub	sp, #32
 8000c8c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c8e:	f107 030c 	add.w	r3, r7, #12
 8000c92:	2200      	movs	r2, #0
 8000c94:	601a      	str	r2, [r3, #0]
 8000c96:	605a      	str	r2, [r3, #4]
 8000c98:	609a      	str	r2, [r3, #8]
 8000c9a:	60da      	str	r2, [r3, #12]
 8000c9c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000c9e:	4b23      	ldr	r3, [pc, #140]	; (8000d2c <MX_GPIO_Init+0xa4>)
 8000ca0:	695b      	ldr	r3, [r3, #20]
 8000ca2:	4a22      	ldr	r2, [pc, #136]	; (8000d2c <MX_GPIO_Init+0xa4>)
 8000ca4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000ca8:	6153      	str	r3, [r2, #20]
 8000caa:	4b20      	ldr	r3, [pc, #128]	; (8000d2c <MX_GPIO_Init+0xa4>)
 8000cac:	695b      	ldr	r3, [r3, #20]
 8000cae:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000cb2:	60bb      	str	r3, [r7, #8]
 8000cb4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cb6:	4b1d      	ldr	r3, [pc, #116]	; (8000d2c <MX_GPIO_Init+0xa4>)
 8000cb8:	695b      	ldr	r3, [r3, #20]
 8000cba:	4a1c      	ldr	r2, [pc, #112]	; (8000d2c <MX_GPIO_Init+0xa4>)
 8000cbc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000cc0:	6153      	str	r3, [r2, #20]
 8000cc2:	4b1a      	ldr	r3, [pc, #104]	; (8000d2c <MX_GPIO_Init+0xa4>)
 8000cc4:	695b      	ldr	r3, [r3, #20]
 8000cc6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000cca:	607b      	str	r3, [r7, #4]
 8000ccc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000cce:	4b17      	ldr	r3, [pc, #92]	; (8000d2c <MX_GPIO_Init+0xa4>)
 8000cd0:	695b      	ldr	r3, [r3, #20]
 8000cd2:	4a16      	ldr	r2, [pc, #88]	; (8000d2c <MX_GPIO_Init+0xa4>)
 8000cd4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000cd8:	6153      	str	r3, [r2, #20]
 8000cda:	4b14      	ldr	r3, [pc, #80]	; (8000d2c <MX_GPIO_Init+0xa4>)
 8000cdc:	695b      	ldr	r3, [r3, #20]
 8000cde:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000ce2:	603b      	str	r3, [r7, #0]
 8000ce4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1|GPIO_PIN_3, GPIO_PIN_RESET);
 8000ce6:	2200      	movs	r2, #0
 8000ce8:	210a      	movs	r1, #10
 8000cea:	4811      	ldr	r0, [pc, #68]	; (8000d30 <MX_GPIO_Init+0xa8>)
 8000cec:	f001 f97e 	bl	8001fec <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PF1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000cf0:	2302      	movs	r3, #2
 8000cf2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000cf4:	2300      	movs	r3, #0
 8000cf6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000cf8:	2301      	movs	r3, #1
 8000cfa:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000cfc:	f107 030c 	add.w	r3, r7, #12
 8000d00:	4619      	mov	r1, r3
 8000d02:	480c      	ldr	r0, [pc, #48]	; (8000d34 <MX_GPIO_Init+0xac>)
 8000d04:	f000 ffe8 	bl	8001cd8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB1 PB3 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_3;
 8000d08:	230a      	movs	r3, #10
 8000d0a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d0c:	2301      	movs	r3, #1
 8000d0e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d10:	2300      	movs	r3, #0
 8000d12:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d14:	2300      	movs	r3, #0
 8000d16:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d18:	f107 030c 	add.w	r3, r7, #12
 8000d1c:	4619      	mov	r1, r3
 8000d1e:	4804      	ldr	r0, [pc, #16]	; (8000d30 <MX_GPIO_Init+0xa8>)
 8000d20:	f000 ffda 	bl	8001cd8 <HAL_GPIO_Init>

}
 8000d24:	bf00      	nop
 8000d26:	3720      	adds	r7, #32
 8000d28:	46bd      	mov	sp, r7
 8000d2a:	bd80      	pop	{r7, pc}
 8000d2c:	40021000 	.word	0x40021000
 8000d30:	48000400 	.word	0x48000400
 8000d34:	48001400 	.word	0x48001400

08000d38 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000d38:	b580      	push	{r7, lr}
 8000d3a:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 8000d3c:	4b1b      	ldr	r3, [pc, #108]	; (8000dac <MX_I2C1_Init+0x74>)
 8000d3e:	4a1c      	ldr	r2, [pc, #112]	; (8000db0 <MX_I2C1_Init+0x78>)
 8000d40:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x2000090E;
 8000d42:	4b1a      	ldr	r3, [pc, #104]	; (8000dac <MX_I2C1_Init+0x74>)
 8000d44:	4a1b      	ldr	r2, [pc, #108]	; (8000db4 <MX_I2C1_Init+0x7c>)
 8000d46:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000d48:	4b18      	ldr	r3, [pc, #96]	; (8000dac <MX_I2C1_Init+0x74>)
 8000d4a:	2200      	movs	r2, #0
 8000d4c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000d4e:	4b17      	ldr	r3, [pc, #92]	; (8000dac <MX_I2C1_Init+0x74>)
 8000d50:	2201      	movs	r2, #1
 8000d52:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000d54:	4b15      	ldr	r3, [pc, #84]	; (8000dac <MX_I2C1_Init+0x74>)
 8000d56:	2200      	movs	r2, #0
 8000d58:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000d5a:	4b14      	ldr	r3, [pc, #80]	; (8000dac <MX_I2C1_Init+0x74>)
 8000d5c:	2200      	movs	r2, #0
 8000d5e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000d60:	4b12      	ldr	r3, [pc, #72]	; (8000dac <MX_I2C1_Init+0x74>)
 8000d62:	2200      	movs	r2, #0
 8000d64:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000d66:	4b11      	ldr	r3, [pc, #68]	; (8000dac <MX_I2C1_Init+0x74>)
 8000d68:	2200      	movs	r2, #0
 8000d6a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000d6c:	4b0f      	ldr	r3, [pc, #60]	; (8000dac <MX_I2C1_Init+0x74>)
 8000d6e:	2200      	movs	r2, #0
 8000d70:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000d72:	480e      	ldr	r0, [pc, #56]	; (8000dac <MX_I2C1_Init+0x74>)
 8000d74:	f001 f96c 	bl	8002050 <HAL_I2C_Init>
 8000d78:	4603      	mov	r3, r0
 8000d7a:	2b00      	cmp	r3, #0
 8000d7c:	d001      	beq.n	8000d82 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000d7e:	f000 facb 	bl	8001318 <Error_Handler>
  }
  /** Configure Analogue filter 
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000d82:	2100      	movs	r1, #0
 8000d84:	4809      	ldr	r0, [pc, #36]	; (8000dac <MX_I2C1_Init+0x74>)
 8000d86:	f001 fcd5 	bl	8002734 <HAL_I2CEx_ConfigAnalogFilter>
 8000d8a:	4603      	mov	r3, r0
 8000d8c:	2b00      	cmp	r3, #0
 8000d8e:	d001      	beq.n	8000d94 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000d90:	f000 fac2 	bl	8001318 <Error_Handler>
  }
  /** Configure Digital filter 
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000d94:	2100      	movs	r1, #0
 8000d96:	4805      	ldr	r0, [pc, #20]	; (8000dac <MX_I2C1_Init+0x74>)
 8000d98:	f001 fd17 	bl	80027ca <HAL_I2CEx_ConfigDigitalFilter>
 8000d9c:	4603      	mov	r3, r0
 8000d9e:	2b00      	cmp	r3, #0
 8000da0:	d001      	beq.n	8000da6 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000da2:	f000 fab9 	bl	8001318 <Error_Handler>
  }

}
 8000da6:	bf00      	nop
 8000da8:	bd80      	pop	{r7, pc}
 8000daa:	bf00      	nop
 8000dac:	2000020c 	.word	0x2000020c
 8000db0:	40005400 	.word	0x40005400
 8000db4:	2000090e 	.word	0x2000090e

08000db8 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000db8:	b580      	push	{r7, lr}
 8000dba:	b08a      	sub	sp, #40	; 0x28
 8000dbc:	af00      	add	r7, sp, #0
 8000dbe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dc0:	f107 0314 	add.w	r3, r7, #20
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	601a      	str	r2, [r3, #0]
 8000dc8:	605a      	str	r2, [r3, #4]
 8000dca:	609a      	str	r2, [r3, #8]
 8000dcc:	60da      	str	r2, [r3, #12]
 8000dce:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	681b      	ldr	r3, [r3, #0]
 8000dd4:	4a17      	ldr	r2, [pc, #92]	; (8000e34 <HAL_I2C_MspInit+0x7c>)
 8000dd6:	4293      	cmp	r3, r2
 8000dd8:	d127      	bne.n	8000e2a <HAL_I2C_MspInit+0x72>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000dda:	4b17      	ldr	r3, [pc, #92]	; (8000e38 <HAL_I2C_MspInit+0x80>)
 8000ddc:	695b      	ldr	r3, [r3, #20]
 8000dde:	4a16      	ldr	r2, [pc, #88]	; (8000e38 <HAL_I2C_MspInit+0x80>)
 8000de0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000de4:	6153      	str	r3, [r2, #20]
 8000de6:	4b14      	ldr	r3, [pc, #80]	; (8000e38 <HAL_I2C_MspInit+0x80>)
 8000de8:	695b      	ldr	r3, [r3, #20]
 8000dea:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000dee:	613b      	str	r3, [r7, #16]
 8000df0:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000df2:	23c0      	movs	r3, #192	; 0xc0
 8000df4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000df6:	2312      	movs	r3, #18
 8000df8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000dfa:	2301      	movs	r3, #1
 8000dfc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000dfe:	2303      	movs	r3, #3
 8000e00:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000e02:	2304      	movs	r3, #4
 8000e04:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e06:	f107 0314 	add.w	r3, r7, #20
 8000e0a:	4619      	mov	r1, r3
 8000e0c:	480b      	ldr	r0, [pc, #44]	; (8000e3c <HAL_I2C_MspInit+0x84>)
 8000e0e:	f000 ff63 	bl	8001cd8 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000e12:	4b09      	ldr	r3, [pc, #36]	; (8000e38 <HAL_I2C_MspInit+0x80>)
 8000e14:	69db      	ldr	r3, [r3, #28]
 8000e16:	4a08      	ldr	r2, [pc, #32]	; (8000e38 <HAL_I2C_MspInit+0x80>)
 8000e18:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000e1c:	61d3      	str	r3, [r2, #28]
 8000e1e:	4b06      	ldr	r3, [pc, #24]	; (8000e38 <HAL_I2C_MspInit+0x80>)
 8000e20:	69db      	ldr	r3, [r3, #28]
 8000e22:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000e26:	60fb      	str	r3, [r7, #12]
 8000e28:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000e2a:	bf00      	nop
 8000e2c:	3728      	adds	r7, #40	; 0x28
 8000e2e:	46bd      	mov	sp, r7
 8000e30:	bd80      	pop	{r7, pc}
 8000e32:	bf00      	nop
 8000e34:	40005400 	.word	0x40005400
 8000e38:	40021000 	.word	0x40021000
 8000e3c:	48000400 	.word	0x48000400

08000e40 <lpme1_get_timestamp>:
  *@brief: Get system time stamp
  *@para: Pointer to float variable use to save read value
  *@ret: Status, return LPME1_OK if read success otherwise return LPME1_ERROR
  */
lpme1_status_t lpme1_get_timestamp(float *time)
{
 8000e40:	b580      	push	{r7, lr}
 8000e42:	b084      	sub	sp, #16
 8000e44:	af00      	add	r7, sp, #0
 8000e46:	6078      	str	r0, [r7, #4]
    uint8_t buffer[4];
    if(lpme1_read_buffer(TIMESTAMP_0, buffer, 4) == LPME1_OK)
 8000e48:	f107 030c 	add.w	r3, r7, #12
 8000e4c:	2204      	movs	r2, #4
 8000e4e:	4619      	mov	r1, r3
 8000e50:	2020      	movs	r0, #32
 8000e52:	f000 f889 	bl	8000f68 <lpme1_read_buffer>
 8000e56:	4603      	mov	r3, r0
 8000e58:	2b01      	cmp	r3, #1
 8000e5a:	d10b      	bne.n	8000e74 <lpme1_get_timestamp+0x34>
    {
        *time = uint8_to_float(buffer);
 8000e5c:	f107 030c 	add.w	r3, r7, #12
 8000e60:	4618      	mov	r0, r3
 8000e62:	f000 f860 	bl	8000f26 <uint8_to_float>
 8000e66:	eef0 7a40 	vmov.f32	s15, s0
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	edc3 7a00 	vstr	s15, [r3]
        return LPME1_OK;
 8000e70:	2301      	movs	r3, #1
 8000e72:	e000      	b.n	8000e76 <lpme1_get_timestamp+0x36>
    }
    else
        return LPME1_ERROR;
 8000e74:	2300      	movs	r3, #0
}
 8000e76:	4618      	mov	r0, r3
 8000e78:	3710      	adds	r7, #16
 8000e7a:	46bd      	mov	sp, r7
 8000e7c:	bd80      	pop	{r7, pc}

08000e7e <lpme1_get_gyr>:
  *@brief: Get gyroscope data
  *@para: Pointer to float array that have 3 elements at least
  *@ret: Status, return LPME1_OK if read success otherwise return LPME1_ERROR
  */
lpme1_status_t lpme1_get_gyr(float *gyr)
{
 8000e7e:	b580      	push	{r7, lr}
 8000e80:	b086      	sub	sp, #24
 8000e82:	af00      	add	r7, sp, #0
 8000e84:	6078      	str	r0, [r7, #4]
    DataDecoder data[3];
    if(lpme1_read_buffer(GYR_X_0, (uint8_t *)data[0].u8vals, 12) == LPME1_OK)
 8000e86:	f107 0308 	add.w	r3, r7, #8
 8000e8a:	220c      	movs	r2, #12
 8000e8c:	4619      	mov	r1, r3
 8000e8e:	2030      	movs	r0, #48	; 0x30
 8000e90:	f000 f86a 	bl	8000f68 <lpme1_read_buffer>
 8000e94:	4603      	mov	r3, r0
 8000e96:	2b01      	cmp	r3, #1
 8000e98:	d116      	bne.n	8000ec8 <lpme1_get_gyr+0x4a>
    {
        for(uint8_t i = 0; i<3; i++)
 8000e9a:	2300      	movs	r3, #0
 8000e9c:	75fb      	strb	r3, [r7, #23]
 8000e9e:	e00e      	b.n	8000ebe <lpme1_get_gyr+0x40>
        {
            *(gyr+i) = data[i].fval;
 8000ea0:	7dfa      	ldrb	r2, [r7, #23]
 8000ea2:	7dfb      	ldrb	r3, [r7, #23]
 8000ea4:	009b      	lsls	r3, r3, #2
 8000ea6:	6879      	ldr	r1, [r7, #4]
 8000ea8:	440b      	add	r3, r1
 8000eaa:	0092      	lsls	r2, r2, #2
 8000eac:	f107 0118 	add.w	r1, r7, #24
 8000eb0:	440a      	add	r2, r1
 8000eb2:	3a10      	subs	r2, #16
 8000eb4:	6812      	ldr	r2, [r2, #0]
 8000eb6:	601a      	str	r2, [r3, #0]
        for(uint8_t i = 0; i<3; i++)
 8000eb8:	7dfb      	ldrb	r3, [r7, #23]
 8000eba:	3301      	adds	r3, #1
 8000ebc:	75fb      	strb	r3, [r7, #23]
 8000ebe:	7dfb      	ldrb	r3, [r7, #23]
 8000ec0:	2b02      	cmp	r3, #2
 8000ec2:	d9ed      	bls.n	8000ea0 <lpme1_get_gyr+0x22>
        }
        return LPME1_OK;
 8000ec4:	2301      	movs	r3, #1
 8000ec6:	e000      	b.n	8000eca <lpme1_get_gyr+0x4c>
    }
    else
        return LPME1_ERROR;
 8000ec8:	2300      	movs	r3, #0
}
 8000eca:	4618      	mov	r0, r3
 8000ecc:	3718      	adds	r7, #24
 8000ece:	46bd      	mov	sp, r7
 8000ed0:	bd80      	pop	{r7, pc}

08000ed2 <lpme1_get_euler>:
  *@brief: Get euler angle
  *@para: Pointer to float array that have 3 elements at least
  *@ret: Status, return LPME1_OK if read success otherwise return LPME1_ERROR
  */
lpme1_status_t lpme1_get_euler(float *euler)
{
 8000ed2:	b580      	push	{r7, lr}
 8000ed4:	b086      	sub	sp, #24
 8000ed6:	af00      	add	r7, sp, #0
 8000ed8:	6078      	str	r0, [r7, #4]
    DataDecoder data[3];
    if(lpme1_read_buffer(EULER_X_0, (uint8_t *)data[0].u8vals, 12) == LPME1_OK)
 8000eda:	f107 0308 	add.w	r3, r7, #8
 8000ede:	220c      	movs	r2, #12
 8000ee0:	4619      	mov	r1, r3
 8000ee2:	2048      	movs	r0, #72	; 0x48
 8000ee4:	f000 f840 	bl	8000f68 <lpme1_read_buffer>
 8000ee8:	4603      	mov	r3, r0
 8000eea:	2b01      	cmp	r3, #1
 8000eec:	d116      	bne.n	8000f1c <lpme1_get_euler+0x4a>
    {
        for(uint8_t i = 0; i<3; i++)
 8000eee:	2300      	movs	r3, #0
 8000ef0:	75fb      	strb	r3, [r7, #23]
 8000ef2:	e00e      	b.n	8000f12 <lpme1_get_euler+0x40>
        {
            *(euler+i) = data[i].fval;
 8000ef4:	7dfa      	ldrb	r2, [r7, #23]
 8000ef6:	7dfb      	ldrb	r3, [r7, #23]
 8000ef8:	009b      	lsls	r3, r3, #2
 8000efa:	6879      	ldr	r1, [r7, #4]
 8000efc:	440b      	add	r3, r1
 8000efe:	0092      	lsls	r2, r2, #2
 8000f00:	f107 0118 	add.w	r1, r7, #24
 8000f04:	440a      	add	r2, r1
 8000f06:	3a10      	subs	r2, #16
 8000f08:	6812      	ldr	r2, [r2, #0]
 8000f0a:	601a      	str	r2, [r3, #0]
        for(uint8_t i = 0; i<3; i++)
 8000f0c:	7dfb      	ldrb	r3, [r7, #23]
 8000f0e:	3301      	adds	r3, #1
 8000f10:	75fb      	strb	r3, [r7, #23]
 8000f12:	7dfb      	ldrb	r3, [r7, #23]
 8000f14:	2b02      	cmp	r3, #2
 8000f16:	d9ed      	bls.n	8000ef4 <lpme1_get_euler+0x22>
        }
        return LPME1_OK;
 8000f18:	2301      	movs	r3, #1
 8000f1a:	e000      	b.n	8000f1e <lpme1_get_euler+0x4c>
    }
    else
        return LPME1_ERROR;
 8000f1c:	2300      	movs	r3, #0
}
 8000f1e:	4618      	mov	r0, r3
 8000f20:	3718      	adds	r7, #24
 8000f22:	46bd      	mov	sp, r7
 8000f24:	bd80      	pop	{r7, pc}

08000f26 <uint8_to_float>:
  *@brief: Convert 4 uint8_t values to float value
  *@para: Pointer to uint8_t array[4];
  *@ret: float value
  */
float uint8_to_float(uint8_t *pu8vals)
{
 8000f26:	b480      	push	{r7}
 8000f28:	b085      	sub	sp, #20
 8000f2a:	af00      	add	r7, sp, #0
 8000f2c:	6078      	str	r0, [r7, #4]
    DataDecoder decoder;
    for(uint8_t i = 0; i < 4; i++)
 8000f2e:	2300      	movs	r3, #0
 8000f30:	73fb      	strb	r3, [r7, #15]
 8000f32:	e00c      	b.n	8000f4e <uint8_to_float+0x28>
    {
        decoder.u8vals[i] = *(pu8vals +i);
 8000f34:	7bfb      	ldrb	r3, [r7, #15]
 8000f36:	687a      	ldr	r2, [r7, #4]
 8000f38:	441a      	add	r2, r3
 8000f3a:	7bfb      	ldrb	r3, [r7, #15]
 8000f3c:	7812      	ldrb	r2, [r2, #0]
 8000f3e:	f107 0110 	add.w	r1, r7, #16
 8000f42:	440b      	add	r3, r1
 8000f44:	f803 2c08 	strb.w	r2, [r3, #-8]
    for(uint8_t i = 0; i < 4; i++)
 8000f48:	7bfb      	ldrb	r3, [r7, #15]
 8000f4a:	3301      	adds	r3, #1
 8000f4c:	73fb      	strb	r3, [r7, #15]
 8000f4e:	7bfb      	ldrb	r3, [r7, #15]
 8000f50:	2b03      	cmp	r3, #3
 8000f52:	d9ef      	bls.n	8000f34 <uint8_to_float+0xe>
    }
    return decoder.fval;
 8000f54:	68bb      	ldr	r3, [r7, #8]
 8000f56:	ee07 3a90 	vmov	s15, r3
}
 8000f5a:	eeb0 0a67 	vmov.f32	s0, s15
 8000f5e:	3714      	adds	r7, #20
 8000f60:	46bd      	mov	sp, r7
 8000f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f66:	4770      	bx	lr

08000f68 <lpme1_read_buffer>:
  *@para: buf, Pointer to uint8_t array use to save read datas
  *@para: len, data length to be read
  *@ret: Status, return LPME1_OK if read success otherwise return LPME1_ERROR
  */
lpme1_status_t lpme1_read_buffer(uint8_t regaddr,uint8_t *buf,uint8_t len)
{
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	b086      	sub	sp, #24
 8000f6c:	af04      	add	r7, sp, #16
 8000f6e:	4603      	mov	r3, r0
 8000f70:	6039      	str	r1, [r7, #0]
 8000f72:	71fb      	strb	r3, [r7, #7]
 8000f74:	4613      	mov	r3, r2
 8000f76:	71bb      	strb	r3, [r7, #6]
#ifdef USE_IIC
    if(HAL_I2C_Mem_Read(&LPME1_HI2C, LPME1_I2C_ADRRESS, regaddr,
 8000f78:	79fb      	ldrb	r3, [r7, #7]
 8000f7a:	b299      	uxth	r1, r3
 8000f7c:	79bb      	ldrb	r3, [r7, #6]
 8000f7e:	b29b      	uxth	r3, r3
 8000f80:	2264      	movs	r2, #100	; 0x64
 8000f82:	9202      	str	r2, [sp, #8]
 8000f84:	9301      	str	r3, [sp, #4]
 8000f86:	683b      	ldr	r3, [r7, #0]
 8000f88:	9300      	str	r3, [sp, #0]
 8000f8a:	2301      	movs	r3, #1
 8000f8c:	460a      	mov	r2, r1
 8000f8e:	2164      	movs	r1, #100	; 0x64
 8000f90:	4806      	ldr	r0, [pc, #24]	; (8000fac <lpme1_read_buffer+0x44>)
 8000f92:	f001 f8ed 	bl	8002170 <HAL_I2C_Mem_Read>
 8000f96:	4603      	mov	r3, r0
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	d101      	bne.n	8000fa0 <lpme1_read_buffer+0x38>
                        I2C_MEMADD_SIZE_8BIT, buf, len, LPME1_MAX_TIMEOUT)==HAL_OK)
        return LPME1_OK;
 8000f9c:	2301      	movs	r3, #1
 8000f9e:	e000      	b.n	8000fa2 <lpme1_read_buffer+0x3a>
    else
        return LPME1_ERROR;
 8000fa0:	2300      	movs	r3, #0
  	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET);
	while(i--);
	
    return LPME1_OK;
#endif
}
 8000fa2:	4618      	mov	r0, r3
 8000fa4:	3708      	adds	r7, #8
 8000fa6:	46bd      	mov	sp, r7
 8000fa8:	bd80      	pop	{r7, pc}
 8000faa:	bf00      	nop
 8000fac:	2000020c 	.word	0x2000020c

08000fb0 <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
PUTCHAR_PROTOTYPE
{
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	b082      	sub	sp, #8
 8000fb4:	af00      	add	r7, sp, #0
 8000fb6:	6078      	str	r0, [r7, #4]
 HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, 0xFFFF);
 8000fb8:	1d39      	adds	r1, r7, #4
 8000fba:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000fbe:	2201      	movs	r2, #1
 8000fc0:	4803      	ldr	r0, [pc, #12]	; (8000fd0 <__io_putchar+0x20>)
 8000fc2:	f003 ff63 	bl	8004e8c <HAL_UART_Transmit>
 return ch;
 8000fc6:	687b      	ldr	r3, [r7, #4]
}
 8000fc8:	4618      	mov	r0, r3
 8000fca:	3708      	adds	r7, #8
 8000fcc:	46bd      	mov	sp, r7
 8000fce:	bd80      	pop	{r7, pc}
 8000fd0:	20000348 	.word	0x20000348

08000fd4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	b082      	sub	sp, #8
 8000fd8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000fda:	f000 fce3 	bl	80019a4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000fde:	f000 f855 	bl	800108c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000fe2:	f7ff fe51 	bl	8000c88 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000fe6:	f000 fc0d 	bl	8001804 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8000fea:	f7ff fea5 	bl	8000d38 <MX_I2C1_Init>
  MX_TIM3_Init();
 8000fee:	f000 faf5 	bl	80015dc <MX_TIM3_Init>
  MX_USART1_UART_Init();
 8000ff2:	f000 fbd7 	bl	80017a4 <MX_USART1_UART_Init>
  MX_TIM2_Init();
 8000ff6:	f000 faa3 	bl	8001540 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  setup();
 8000ffa:	f000 f89b 	bl	8001134 <setup>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  if(HAL_GPIO_ReadPin(GPIOF, GPIO_PIN_1)==GPIO_PIN_RESET) {
 8000ffe:	2102      	movs	r1, #2
 8001000:	481e      	ldr	r0, [pc, #120]	; (800107c <main+0xa8>)
 8001002:	f000 ffdb 	bl	8001fbc <HAL_GPIO_ReadPin>
 8001006:	4603      	mov	r3, r0
 8001008:	2b00      	cmp	r3, #0
 800100a:	d11b      	bne.n	8001044 <main+0x70>
		  for(int i=0;i<3;i++){
 800100c:	2300      	movs	r3, #0
 800100e:	607b      	str	r3, [r7, #4]
 8001010:	e012      	b.n	8001038 <main+0x64>
		  	  speaker_output(0.5);
 8001012:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
 8001016:	f000 f8db 	bl	80011d0 <speaker_output>
		  	  HAL_Delay(500);
 800101a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800101e:	f000 fd27 	bl	8001a70 <HAL_Delay>
		  	  speaker_output(0);
 8001022:	ed9f 0a17 	vldr	s0, [pc, #92]	; 8001080 <main+0xac>
 8001026:	f000 f8d3 	bl	80011d0 <speaker_output>
		  	  HAL_Delay(500);
 800102a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800102e:	f000 fd1f 	bl	8001a70 <HAL_Delay>
		  for(int i=0;i<3;i++){
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	3301      	adds	r3, #1
 8001036:	607b      	str	r3, [r7, #4]
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	2b02      	cmp	r3, #2
 800103c:	dde9      	ble.n	8001012 <main+0x3e>
		  }
		  logger_flag=1;
 800103e:	4b11      	ldr	r3, [pc, #68]	; (8001084 <main+0xb0>)
 8001040:	2201      	movs	r2, #1
 8001042:	701a      	strb	r2, [r3, #0]
	  }
	  if(logger_flag==0 && counter>counter_th){
 8001044:	4b0f      	ldr	r3, [pc, #60]	; (8001084 <main+0xb0>)
 8001046:	781b      	ldrb	r3, [r3, #0]
 8001048:	f083 0301 	eor.w	r3, r3, #1
 800104c:	b2db      	uxtb	r3, r3
 800104e:	2b00      	cmp	r3, #0
 8001050:	d0d5      	beq.n	8000ffe <main+0x2a>
 8001052:	4b0d      	ldr	r3, [pc, #52]	; (8001088 <main+0xb4>)
 8001054:	681b      	ldr	r3, [r3, #0]
 8001056:	2264      	movs	r2, #100	; 0x64
 8001058:	4293      	cmp	r3, r2
 800105a:	ddd0      	ble.n	8000ffe <main+0x2a>
	  	  speaker_output(0.5);
 800105c:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
 8001060:	f000 f8b6 	bl	80011d0 <speaker_output>
	  	  counter=0;
 8001064:	4b08      	ldr	r3, [pc, #32]	; (8001088 <main+0xb4>)
 8001066:	2200      	movs	r2, #0
 8001068:	601a      	str	r2, [r3, #0]
		  HAL_Delay(1000);
 800106a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800106e:	f000 fcff 	bl	8001a70 <HAL_Delay>
		  speaker_output(0);
 8001072:	ed9f 0a03 	vldr	s0, [pc, #12]	; 8001080 <main+0xac>
 8001076:	f000 f8ab 	bl	80011d0 <speaker_output>
	  if(HAL_GPIO_ReadPin(GPIOF, GPIO_PIN_1)==GPIO_PIN_RESET) {
 800107a:	e7c0      	b.n	8000ffe <main+0x2a>
 800107c:	48001400 	.word	0x48001400
 8001080:	00000000 	.word	0x00000000
 8001084:	200001f8 	.word	0x200001f8
 8001088:	200001fc 	.word	0x200001fc

0800108c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800108c:	b580      	push	{r7, lr}
 800108e:	b096      	sub	sp, #88	; 0x58
 8001090:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001092:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001096:	2228      	movs	r2, #40	; 0x28
 8001098:	2100      	movs	r1, #0
 800109a:	4618      	mov	r0, r3
 800109c:	f004 faa3 	bl	80055e6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80010a0:	f107 031c 	add.w	r3, r7, #28
 80010a4:	2200      	movs	r2, #0
 80010a6:	601a      	str	r2, [r3, #0]
 80010a8:	605a      	str	r2, [r3, #4]
 80010aa:	609a      	str	r2, [r3, #8]
 80010ac:	60da      	str	r2, [r3, #12]
 80010ae:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80010b0:	1d3b      	adds	r3, r7, #4
 80010b2:	2200      	movs	r2, #0
 80010b4:	601a      	str	r2, [r3, #0]
 80010b6:	605a      	str	r2, [r3, #4]
 80010b8:	609a      	str	r2, [r3, #8]
 80010ba:	60da      	str	r2, [r3, #12]
 80010bc:	611a      	str	r2, [r3, #16]
 80010be:	615a      	str	r2, [r3, #20]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80010c0:	2302      	movs	r3, #2
 80010c2:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80010c4:	2301      	movs	r3, #1
 80010c6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80010c8:	2310      	movs	r3, #16
 80010ca:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80010cc:	2300      	movs	r3, #0
 80010ce:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80010d0:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80010d4:	4618      	mov	r0, r3
 80010d6:	f001 fbc5 	bl	8002864 <HAL_RCC_OscConfig>
 80010da:	4603      	mov	r3, r0
 80010dc:	2b00      	cmp	r3, #0
 80010de:	d001      	beq.n	80010e4 <SystemClock_Config+0x58>
  {
    Error_Handler();
 80010e0:	f000 f91a 	bl	8001318 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80010e4:	230f      	movs	r3, #15
 80010e6:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80010e8:	2300      	movs	r3, #0
 80010ea:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80010ec:	2300      	movs	r3, #0
 80010ee:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80010f0:	2300      	movs	r3, #0
 80010f2:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80010f4:	2300      	movs	r3, #0
 80010f6:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80010f8:	f107 031c 	add.w	r3, r7, #28
 80010fc:	2100      	movs	r1, #0
 80010fe:	4618      	mov	r0, r3
 8001100:	f002 fab8 	bl	8003674 <HAL_RCC_ClockConfig>
 8001104:	4603      	mov	r3, r0
 8001106:	2b00      	cmp	r3, #0
 8001108:	d001      	beq.n	800110e <SystemClock_Config+0x82>
  {
    Error_Handler();
 800110a:	f000 f905 	bl	8001318 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_I2C1;
 800110e:	2321      	movs	r3, #33	; 0x21
 8001110:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8001112:	2300      	movs	r3, #0
 8001114:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 8001116:	2300      	movs	r3, #0
 8001118:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800111a:	1d3b      	adds	r3, r7, #4
 800111c:	4618      	mov	r0, r3
 800111e:	f002 fcdf 	bl	8003ae0 <HAL_RCCEx_PeriphCLKConfig>
 8001122:	4603      	mov	r3, r0
 8001124:	2b00      	cmp	r3, #0
 8001126:	d001      	beq.n	800112c <SystemClock_Config+0xa0>
  {
    Error_Handler();
 8001128:	f000 f8f6 	bl	8001318 <Error_Handler>
  }
}
 800112c:	bf00      	nop
 800112e:	3758      	adds	r7, #88	; 0x58
 8001130:	46bd      	mov	sp, r7
 8001132:	bd80      	pop	{r7, pc}

08001134 <setup>:

/* USER CODE BEGIN 4 */
void setup(){
 8001134:	b580      	push	{r7, lr}
 8001136:	b082      	sub	sp, #8
 8001138:	af00      	add	r7, sp, #0
	ConfigOC_Speaker.OCMode = TIM_OCMODE_PWM1;
 800113a:	4b20      	ldr	r3, [pc, #128]	; (80011bc <setup+0x88>)
 800113c:	2260      	movs	r2, #96	; 0x60
 800113e:	601a      	str	r2, [r3, #0]
	ConfigOC_Speaker.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001140:	4b1e      	ldr	r3, [pc, #120]	; (80011bc <setup+0x88>)
 8001142:	2200      	movs	r2, #0
 8001144:	609a      	str	r2, [r3, #8]
	ConfigOC_Speaker.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001146:	4b1d      	ldr	r3, [pc, #116]	; (80011bc <setup+0x88>)
 8001148:	2200      	movs	r2, #0
 800114a:	60da      	str	r2, [r3, #12]
	ConfigOC_Speaker.OCFastMode = TIM_OCFAST_DISABLE;
 800114c:	4b1b      	ldr	r3, [pc, #108]	; (80011bc <setup+0x88>)
 800114e:	2200      	movs	r2, #0
 8001150:	611a      	str	r2, [r3, #16]
	ConfigOC_Speaker.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001152:	4b1a      	ldr	r3, [pc, #104]	; (80011bc <setup+0x88>)
 8001154:	2200      	movs	r2, #0
 8001156:	615a      	str	r2, [r3, #20]
	ConfigOC_Speaker.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001158:	4b18      	ldr	r3, [pc, #96]	; (80011bc <setup+0x88>)
 800115a:	2200      	movs	r2, #0
 800115c:	619a      	str	r2, [r3, #24]

	HAL_Delay(300);
 800115e:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8001162:	f000 fc85 	bl	8001a70 <HAL_Delay>
	printf("Timestamp,Yaw Angle,Yaw Speed\r\n");
 8001166:	4816      	ldr	r0, [pc, #88]	; (80011c0 <setup+0x8c>)
 8001168:	f005 f8f8 	bl	800635c <puts>
	if(HAL_TIM_Base_Start_IT(&htim2) != HAL_OK){
 800116c:	4815      	ldr	r0, [pc, #84]	; (80011c4 <setup+0x90>)
 800116e:	f002 fe09 	bl	8003d84 <HAL_TIM_Base_Start_IT>
 8001172:	4603      	mov	r3, r0
 8001174:	2b00      	cmp	r3, #0
 8001176:	d001      	beq.n	800117c <setup+0x48>
		Error_Handler();
 8001178:	f000 f8ce 	bl	8001318 <Error_Handler>
	}
	HAL_TIM_PWM_Start(&htim3,TIM_CHANNEL_2);
 800117c:	2104      	movs	r1, #4
 800117e:	4812      	ldr	r0, [pc, #72]	; (80011c8 <setup+0x94>)
 8001180:	f002 fe60 	bl	8003e44 <HAL_TIM_PWM_Start>

	//Ready beep
	for(int i=0;i<3;i++){
 8001184:	2300      	movs	r3, #0
 8001186:	607b      	str	r3, [r7, #4]
 8001188:	e010      	b.n	80011ac <setup+0x78>
		speaker_output(0.5);
 800118a:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
 800118e:	f000 f81f 	bl	80011d0 <speaker_output>
		HAL_Delay(50);
 8001192:	2032      	movs	r0, #50	; 0x32
 8001194:	f000 fc6c 	bl	8001a70 <HAL_Delay>
		speaker_output(0);
 8001198:	ed9f 0a0c 	vldr	s0, [pc, #48]	; 80011cc <setup+0x98>
 800119c:	f000 f818 	bl	80011d0 <speaker_output>
		HAL_Delay(50);
 80011a0:	2032      	movs	r0, #50	; 0x32
 80011a2:	f000 fc65 	bl	8001a70 <HAL_Delay>
	for(int i=0;i<3;i++){
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	3301      	adds	r3, #1
 80011aa:	607b      	str	r3, [r7, #4]
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	2b02      	cmp	r3, #2
 80011b0:	ddeb      	ble.n	800118a <setup+0x56>
	}
}
 80011b2:	bf00      	nop
 80011b4:	3708      	adds	r7, #8
 80011b6:	46bd      	mov	sp, r7
 80011b8:	bd80      	pop	{r7, pc}
 80011ba:	bf00      	nop
 80011bc:	200002ac 	.word	0x200002ac
 80011c0:	08009a78 	.word	0x08009a78
 80011c4:	20000308 	.word	0x20000308
 80011c8:	200002c8 	.word	0x200002c8
 80011cc:	00000000 	.word	0x00000000

080011d0 <speaker_output>:

void speaker_output(float duty){
 80011d0:	b580      	push	{r7, lr}
 80011d2:	b082      	sub	sp, #8
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	ed87 0a01 	vstr	s0, [r7, #4]
	if(duty>0){
 80011da:	edd7 7a01 	vldr	s15, [r7, #4]
 80011de:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80011e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011e6:	dd1e      	ble.n	8001226 <speaker_output+0x56>
		ConfigOC_Speaker.Pulse=(int)(duty*htim3.Init.Period);
 80011e8:	4b19      	ldr	r3, [pc, #100]	; (8001250 <speaker_output+0x80>)
 80011ea:	68db      	ldr	r3, [r3, #12]
 80011ec:	ee07 3a90 	vmov	s15, r3
 80011f0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80011f4:	edd7 7a01 	vldr	s15, [r7, #4]
 80011f8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80011fc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001200:	ee17 2a90 	vmov	r2, s15
 8001204:	4b13      	ldr	r3, [pc, #76]	; (8001254 <speaker_output+0x84>)
 8001206:	605a      	str	r2, [r3, #4]
		HAL_TIM_PWM_ConfigChannel(&htim3,&ConfigOC_Speaker,TIM_CHANNEL_2);
 8001208:	2204      	movs	r2, #4
 800120a:	4912      	ldr	r1, [pc, #72]	; (8001254 <speaker_output+0x84>)
 800120c:	4810      	ldr	r0, [pc, #64]	; (8001250 <speaker_output+0x80>)
 800120e:	f002 ff8b 	bl	8004128 <HAL_TIM_PWM_ConfigChannel>
		HAL_TIM_PWM_Start(&htim3,TIM_CHANNEL_2);
 8001212:	2104      	movs	r1, #4
 8001214:	480e      	ldr	r0, [pc, #56]	; (8001250 <speaker_output+0x80>)
 8001216:	f002 fe15 	bl	8003e44 <HAL_TIM_PWM_Start>
		//__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, (int)(duty*htim3.Init.Period));
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_1,GPIO_PIN_SET);
 800121a:	2201      	movs	r2, #1
 800121c:	2102      	movs	r1, #2
 800121e:	480e      	ldr	r0, [pc, #56]	; (8001258 <speaker_output+0x88>)
 8001220:	f000 fee4 	bl	8001fec <HAL_GPIO_WritePin>
		HAL_TIM_PWM_ConfigChannel(&htim3,&ConfigOC_Speaker,TIM_CHANNEL_2);
		HAL_TIM_PWM_Start(&htim3,TIM_CHANNEL_2);
		//__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 0);
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_1,GPIO_PIN_RESET);
	}
}
 8001224:	e010      	b.n	8001248 <speaker_output+0x78>
		ConfigOC_Speaker.Pulse=0;
 8001226:	4b0b      	ldr	r3, [pc, #44]	; (8001254 <speaker_output+0x84>)
 8001228:	2200      	movs	r2, #0
 800122a:	605a      	str	r2, [r3, #4]
		HAL_TIM_PWM_ConfigChannel(&htim3,&ConfigOC_Speaker,TIM_CHANNEL_2);
 800122c:	2204      	movs	r2, #4
 800122e:	4909      	ldr	r1, [pc, #36]	; (8001254 <speaker_output+0x84>)
 8001230:	4807      	ldr	r0, [pc, #28]	; (8001250 <speaker_output+0x80>)
 8001232:	f002 ff79 	bl	8004128 <HAL_TIM_PWM_ConfigChannel>
		HAL_TIM_PWM_Start(&htim3,TIM_CHANNEL_2);
 8001236:	2104      	movs	r1, #4
 8001238:	4805      	ldr	r0, [pc, #20]	; (8001250 <speaker_output+0x80>)
 800123a:	f002 fe03 	bl	8003e44 <HAL_TIM_PWM_Start>
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_1,GPIO_PIN_RESET);
 800123e:	2200      	movs	r2, #0
 8001240:	2102      	movs	r1, #2
 8001242:	4805      	ldr	r0, [pc, #20]	; (8001258 <speaker_output+0x88>)
 8001244:	f000 fed2 	bl	8001fec <HAL_GPIO_WritePin>
}
 8001248:	bf00      	nop
 800124a:	3708      	adds	r7, #8
 800124c:	46bd      	mov	sp, r7
 800124e:	bd80      	pop	{r7, pc}
 8001250:	200002c8 	.word	0x200002c8
 8001254:	200002ac 	.word	0x200002ac
 8001258:	48000400 	.word	0x48000400

0800125c <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800125c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001260:	b086      	sub	sp, #24
 8001262:	af04      	add	r7, sp, #16
 8001264:	6078      	str	r0, [r7, #4]
  if (htim == &htim2){
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	4a23      	ldr	r2, [pc, #140]	; (80012f8 <HAL_TIM_PeriodElapsedCallback+0x9c>)
 800126a:	4293      	cmp	r3, r2
 800126c:	d13e      	bne.n	80012ec <HAL_TIM_PeriodElapsedCallback+0x90>
	  if(lpme1_get_timestamp(&lpme1Data.time)==LPME1_OK) HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_3);	//For instant visual debug
 800126e:	4823      	ldr	r0, [pc, #140]	; (80012fc <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8001270:	f7ff fde6 	bl	8000e40 <lpme1_get_timestamp>
 8001274:	4603      	mov	r3, r0
 8001276:	2b01      	cmp	r3, #1
 8001278:	d103      	bne.n	8001282 <HAL_TIM_PeriodElapsedCallback+0x26>
 800127a:	2108      	movs	r1, #8
 800127c:	4820      	ldr	r0, [pc, #128]	; (8001300 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 800127e:	f000 fecd 	bl	800201c <HAL_GPIO_TogglePin>
	  //lpme1_get_acc(lpme1Data.acc);
	  lpme1_get_gyr(lpme1Data.gyr);
 8001282:	4820      	ldr	r0, [pc, #128]	; (8001304 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8001284:	f7ff fdfb 	bl	8000e7e <lpme1_get_gyr>
	  //lpme1_get_mag(lpme1Data.mag);
	  lpme1_get_euler(lpme1Data.euler);
 8001288:	481f      	ldr	r0, [pc, #124]	; (8001308 <HAL_TIM_PeriodElapsedCallback+0xac>)
 800128a:	f7ff fe22 	bl	8000ed2 <lpme1_get_euler>
	  //lpme1_get_quat(lpme1Data.quat);

	  if(logger_flag==1){
 800128e:	4b1f      	ldr	r3, [pc, #124]	; (800130c <HAL_TIM_PeriodElapsedCallback+0xb0>)
 8001290:	781b      	ldrb	r3, [r3, #0]
 8001292:	2b00      	cmp	r3, #0
 8001294:	d022      	beq.n	80012dc <HAL_TIM_PeriodElapsedCallback+0x80>
		  printf("%.3f,%f,%.3f\r\n", lpme1Data.time, lpme1Data.euler[2], lpme1Data.gyr[2]);
 8001296:	4b19      	ldr	r3, [pc, #100]	; (80012fc <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	4618      	mov	r0, r3
 800129c:	f7ff f954 	bl	8000548 <__aeabi_f2d>
 80012a0:	4680      	mov	r8, r0
 80012a2:	4689      	mov	r9, r1
 80012a4:	4b15      	ldr	r3, [pc, #84]	; (80012fc <HAL_TIM_PeriodElapsedCallback+0xa0>)
 80012a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012a8:	4618      	mov	r0, r3
 80012aa:	f7ff f94d 	bl	8000548 <__aeabi_f2d>
 80012ae:	4604      	mov	r4, r0
 80012b0:	460d      	mov	r5, r1
 80012b2:	4b12      	ldr	r3, [pc, #72]	; (80012fc <HAL_TIM_PeriodElapsedCallback+0xa0>)
 80012b4:	699b      	ldr	r3, [r3, #24]
 80012b6:	4618      	mov	r0, r3
 80012b8:	f7ff f946 	bl	8000548 <__aeabi_f2d>
 80012bc:	4602      	mov	r2, r0
 80012be:	460b      	mov	r3, r1
 80012c0:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80012c4:	e9cd 4500 	strd	r4, r5, [sp]
 80012c8:	4642      	mov	r2, r8
 80012ca:	464b      	mov	r3, r9
 80012cc:	4810      	ldr	r0, [pc, #64]	; (8001310 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 80012ce:	f004 ffd1 	bl	8006274 <iprintf>
		  counter++;
 80012d2:	4b10      	ldr	r3, [pc, #64]	; (8001314 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	3301      	adds	r3, #1
 80012d8:	4a0e      	ldr	r2, [pc, #56]	; (8001314 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 80012da:	6013      	str	r3, [r2, #0]
	  }
	  if(counter>counter_th){
 80012dc:	4b0d      	ldr	r3, [pc, #52]	; (8001314 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	2264      	movs	r2, #100	; 0x64
 80012e2:	4293      	cmp	r3, r2
 80012e4:	dd02      	ble.n	80012ec <HAL_TIM_PeriodElapsedCallback+0x90>
		  logger_flag=0;
 80012e6:	4b09      	ldr	r3, [pc, #36]	; (800130c <HAL_TIM_PeriodElapsedCallback+0xb0>)
 80012e8:	2200      	movs	r2, #0
 80012ea:	701a      	strb	r2, [r3, #0]
	  }
  }
}
 80012ec:	bf00      	nop
 80012ee:	3708      	adds	r7, #8
 80012f0:	46bd      	mov	sp, r7
 80012f2:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80012f6:	bf00      	nop
 80012f8:	20000308 	.word	0x20000308
 80012fc:	20000258 	.word	0x20000258
 8001300:	48000400 	.word	0x48000400
 8001304:	20000268 	.word	0x20000268
 8001308:	20000280 	.word	0x20000280
 800130c:	200001f8 	.word	0x200001f8
 8001310:	08009a98 	.word	0x08009a98
 8001314:	200001fc 	.word	0x200001fc

08001318 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001318:	b480      	push	{r7}
 800131a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800131c:	bf00      	nop
 800131e:	46bd      	mov	sp, r7
 8001320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001324:	4770      	bx	lr
	...

08001328 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001328:	b480      	push	{r7}
 800132a:	b083      	sub	sp, #12
 800132c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800132e:	4b0f      	ldr	r3, [pc, #60]	; (800136c <HAL_MspInit+0x44>)
 8001330:	699b      	ldr	r3, [r3, #24]
 8001332:	4a0e      	ldr	r2, [pc, #56]	; (800136c <HAL_MspInit+0x44>)
 8001334:	f043 0301 	orr.w	r3, r3, #1
 8001338:	6193      	str	r3, [r2, #24]
 800133a:	4b0c      	ldr	r3, [pc, #48]	; (800136c <HAL_MspInit+0x44>)
 800133c:	699b      	ldr	r3, [r3, #24]
 800133e:	f003 0301 	and.w	r3, r3, #1
 8001342:	607b      	str	r3, [r7, #4]
 8001344:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001346:	4b09      	ldr	r3, [pc, #36]	; (800136c <HAL_MspInit+0x44>)
 8001348:	69db      	ldr	r3, [r3, #28]
 800134a:	4a08      	ldr	r2, [pc, #32]	; (800136c <HAL_MspInit+0x44>)
 800134c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001350:	61d3      	str	r3, [r2, #28]
 8001352:	4b06      	ldr	r3, [pc, #24]	; (800136c <HAL_MspInit+0x44>)
 8001354:	69db      	ldr	r3, [r3, #28]
 8001356:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800135a:	603b      	str	r3, [r7, #0]
 800135c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800135e:	bf00      	nop
 8001360:	370c      	adds	r7, #12
 8001362:	46bd      	mov	sp, r7
 8001364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001368:	4770      	bx	lr
 800136a:	bf00      	nop
 800136c:	40021000 	.word	0x40021000

08001370 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001370:	b480      	push	{r7}
 8001372:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001374:	bf00      	nop
 8001376:	46bd      	mov	sp, r7
 8001378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800137c:	4770      	bx	lr

0800137e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800137e:	b480      	push	{r7}
 8001380:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001382:	e7fe      	b.n	8001382 <HardFault_Handler+0x4>

08001384 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001384:	b480      	push	{r7}
 8001386:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001388:	e7fe      	b.n	8001388 <MemManage_Handler+0x4>

0800138a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800138a:	b480      	push	{r7}
 800138c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800138e:	e7fe      	b.n	800138e <BusFault_Handler+0x4>

08001390 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001390:	b480      	push	{r7}
 8001392:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001394:	e7fe      	b.n	8001394 <UsageFault_Handler+0x4>

08001396 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001396:	b480      	push	{r7}
 8001398:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800139a:	bf00      	nop
 800139c:	46bd      	mov	sp, r7
 800139e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a2:	4770      	bx	lr

080013a4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80013a4:	b480      	push	{r7}
 80013a6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80013a8:	bf00      	nop
 80013aa:	46bd      	mov	sp, r7
 80013ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b0:	4770      	bx	lr

080013b2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80013b2:	b480      	push	{r7}
 80013b4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80013b6:	bf00      	nop
 80013b8:	46bd      	mov	sp, r7
 80013ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013be:	4770      	bx	lr

080013c0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80013c0:	b580      	push	{r7, lr}
 80013c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80013c4:	f000 fb34 	bl	8001a30 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80013c8:	bf00      	nop
 80013ca:	bd80      	pop	{r7, pc}

080013cc <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80013cc:	b580      	push	{r7, lr}
 80013ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80013d0:	4802      	ldr	r0, [pc, #8]	; (80013dc <TIM2_IRQHandler+0x10>)
 80013d2:	f002 fd89 	bl	8003ee8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80013d6:	bf00      	nop
 80013d8:	bd80      	pop	{r7, pc}
 80013da:	bf00      	nop
 80013dc:	20000308 	.word	0x20000308

080013e0 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80013e0:	b580      	push	{r7, lr}
 80013e2:	b086      	sub	sp, #24
 80013e4:	af00      	add	r7, sp, #0
 80013e6:	60f8      	str	r0, [r7, #12]
 80013e8:	60b9      	str	r1, [r7, #8]
 80013ea:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80013ec:	2300      	movs	r3, #0
 80013ee:	617b      	str	r3, [r7, #20]
 80013f0:	e00a      	b.n	8001408 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80013f2:	f3af 8000 	nop.w
 80013f6:	4601      	mov	r1, r0
 80013f8:	68bb      	ldr	r3, [r7, #8]
 80013fa:	1c5a      	adds	r2, r3, #1
 80013fc:	60ba      	str	r2, [r7, #8]
 80013fe:	b2ca      	uxtb	r2, r1
 8001400:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001402:	697b      	ldr	r3, [r7, #20]
 8001404:	3301      	adds	r3, #1
 8001406:	617b      	str	r3, [r7, #20]
 8001408:	697a      	ldr	r2, [r7, #20]
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	429a      	cmp	r2, r3
 800140e:	dbf0      	blt.n	80013f2 <_read+0x12>
	}

return len;
 8001410:	687b      	ldr	r3, [r7, #4]
}
 8001412:	4618      	mov	r0, r3
 8001414:	3718      	adds	r7, #24
 8001416:	46bd      	mov	sp, r7
 8001418:	bd80      	pop	{r7, pc}

0800141a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800141a:	b580      	push	{r7, lr}
 800141c:	b086      	sub	sp, #24
 800141e:	af00      	add	r7, sp, #0
 8001420:	60f8      	str	r0, [r7, #12]
 8001422:	60b9      	str	r1, [r7, #8]
 8001424:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001426:	2300      	movs	r3, #0
 8001428:	617b      	str	r3, [r7, #20]
 800142a:	e009      	b.n	8001440 <_write+0x26>
	{
		__io_putchar(*ptr++);
 800142c:	68bb      	ldr	r3, [r7, #8]
 800142e:	1c5a      	adds	r2, r3, #1
 8001430:	60ba      	str	r2, [r7, #8]
 8001432:	781b      	ldrb	r3, [r3, #0]
 8001434:	4618      	mov	r0, r3
 8001436:	f7ff fdbb 	bl	8000fb0 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800143a:	697b      	ldr	r3, [r7, #20]
 800143c:	3301      	adds	r3, #1
 800143e:	617b      	str	r3, [r7, #20]
 8001440:	697a      	ldr	r2, [r7, #20]
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	429a      	cmp	r2, r3
 8001446:	dbf1      	blt.n	800142c <_write+0x12>
	}
	return len;
 8001448:	687b      	ldr	r3, [r7, #4]
}
 800144a:	4618      	mov	r0, r3
 800144c:	3718      	adds	r7, #24
 800144e:	46bd      	mov	sp, r7
 8001450:	bd80      	pop	{r7, pc}

08001452 <_close>:

int _close(int file)
{
 8001452:	b480      	push	{r7}
 8001454:	b083      	sub	sp, #12
 8001456:	af00      	add	r7, sp, #0
 8001458:	6078      	str	r0, [r7, #4]
	return -1;
 800145a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 800145e:	4618      	mov	r0, r3
 8001460:	370c      	adds	r7, #12
 8001462:	46bd      	mov	sp, r7
 8001464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001468:	4770      	bx	lr

0800146a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800146a:	b480      	push	{r7}
 800146c:	b083      	sub	sp, #12
 800146e:	af00      	add	r7, sp, #0
 8001470:	6078      	str	r0, [r7, #4]
 8001472:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001474:	683b      	ldr	r3, [r7, #0]
 8001476:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800147a:	605a      	str	r2, [r3, #4]
	return 0;
 800147c:	2300      	movs	r3, #0
}
 800147e:	4618      	mov	r0, r3
 8001480:	370c      	adds	r7, #12
 8001482:	46bd      	mov	sp, r7
 8001484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001488:	4770      	bx	lr

0800148a <_isatty>:

int _isatty(int file)
{
 800148a:	b480      	push	{r7}
 800148c:	b083      	sub	sp, #12
 800148e:	af00      	add	r7, sp, #0
 8001490:	6078      	str	r0, [r7, #4]
	return 1;
 8001492:	2301      	movs	r3, #1
}
 8001494:	4618      	mov	r0, r3
 8001496:	370c      	adds	r7, #12
 8001498:	46bd      	mov	sp, r7
 800149a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800149e:	4770      	bx	lr

080014a0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80014a0:	b480      	push	{r7}
 80014a2:	b085      	sub	sp, #20
 80014a4:	af00      	add	r7, sp, #0
 80014a6:	60f8      	str	r0, [r7, #12]
 80014a8:	60b9      	str	r1, [r7, #8]
 80014aa:	607a      	str	r2, [r7, #4]
	return 0;
 80014ac:	2300      	movs	r3, #0
}
 80014ae:	4618      	mov	r0, r3
 80014b0:	3714      	adds	r7, #20
 80014b2:	46bd      	mov	sp, r7
 80014b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b8:	4770      	bx	lr
	...

080014bc <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 80014bc:	b580      	push	{r7, lr}
 80014be:	b084      	sub	sp, #16
 80014c0:	af00      	add	r7, sp, #0
 80014c2:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80014c4:	4b11      	ldr	r3, [pc, #68]	; (800150c <_sbrk+0x50>)
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d102      	bne.n	80014d2 <_sbrk+0x16>
		heap_end = &end;
 80014cc:	4b0f      	ldr	r3, [pc, #60]	; (800150c <_sbrk+0x50>)
 80014ce:	4a10      	ldr	r2, [pc, #64]	; (8001510 <_sbrk+0x54>)
 80014d0:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 80014d2:	4b0e      	ldr	r3, [pc, #56]	; (800150c <_sbrk+0x50>)
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 80014d8:	4b0c      	ldr	r3, [pc, #48]	; (800150c <_sbrk+0x50>)
 80014da:	681a      	ldr	r2, [r3, #0]
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	4413      	add	r3, r2
 80014e0:	466a      	mov	r2, sp
 80014e2:	4293      	cmp	r3, r2
 80014e4:	d907      	bls.n	80014f6 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 80014e6:	f004 f849 	bl	800557c <__errno>
 80014ea:	4602      	mov	r2, r0
 80014ec:	230c      	movs	r3, #12
 80014ee:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 80014f0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80014f4:	e006      	b.n	8001504 <_sbrk+0x48>
	}

	heap_end += incr;
 80014f6:	4b05      	ldr	r3, [pc, #20]	; (800150c <_sbrk+0x50>)
 80014f8:	681a      	ldr	r2, [r3, #0]
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	4413      	add	r3, r2
 80014fe:	4a03      	ldr	r2, [pc, #12]	; (800150c <_sbrk+0x50>)
 8001500:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8001502:	68fb      	ldr	r3, [r7, #12]
}
 8001504:	4618      	mov	r0, r3
 8001506:	3710      	adds	r7, #16
 8001508:	46bd      	mov	sp, r7
 800150a:	bd80      	pop	{r7, pc}
 800150c:	20000200 	.word	0x20000200
 8001510:	20000450 	.word	0x20000450

08001514 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001514:	b480      	push	{r7}
 8001516:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001518:	4b08      	ldr	r3, [pc, #32]	; (800153c <SystemInit+0x28>)
 800151a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800151e:	4a07      	ldr	r2, [pc, #28]	; (800153c <SystemInit+0x28>)
 8001520:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001524:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001528:	4b04      	ldr	r3, [pc, #16]	; (800153c <SystemInit+0x28>)
 800152a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800152e:	609a      	str	r2, [r3, #8]
#endif
}
 8001530:	bf00      	nop
 8001532:	46bd      	mov	sp, r7
 8001534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001538:	4770      	bx	lr
 800153a:	bf00      	nop
 800153c:	e000ed00 	.word	0xe000ed00

08001540 <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim3;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001540:	b580      	push	{r7, lr}
 8001542:	b088      	sub	sp, #32
 8001544:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001546:	f107 0310 	add.w	r3, r7, #16
 800154a:	2200      	movs	r2, #0
 800154c:	601a      	str	r2, [r3, #0]
 800154e:	605a      	str	r2, [r3, #4]
 8001550:	609a      	str	r2, [r3, #8]
 8001552:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001554:	1d3b      	adds	r3, r7, #4
 8001556:	2200      	movs	r2, #0
 8001558:	601a      	str	r2, [r3, #0]
 800155a:	605a      	str	r2, [r3, #4]
 800155c:	609a      	str	r2, [r3, #8]

  htim2.Instance = TIM2;
 800155e:	4b1e      	ldr	r3, [pc, #120]	; (80015d8 <MX_TIM2_Init+0x98>)
 8001560:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001564:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 4000-1;
 8001566:	4b1c      	ldr	r3, [pc, #112]	; (80015d8 <MX_TIM2_Init+0x98>)
 8001568:	f640 729f 	movw	r2, #3999	; 0xf9f
 800156c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800156e:	4b1a      	ldr	r3, [pc, #104]	; (80015d8 <MX_TIM2_Init+0x98>)
 8001570:	2200      	movs	r2, #0
 8001572:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100-1;
 8001574:	4b18      	ldr	r3, [pc, #96]	; (80015d8 <MX_TIM2_Init+0x98>)
 8001576:	2263      	movs	r2, #99	; 0x63
 8001578:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800157a:	4b17      	ldr	r3, [pc, #92]	; (80015d8 <MX_TIM2_Init+0x98>)
 800157c:	2200      	movs	r2, #0
 800157e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001580:	4b15      	ldr	r3, [pc, #84]	; (80015d8 <MX_TIM2_Init+0x98>)
 8001582:	2200      	movs	r2, #0
 8001584:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001586:	4814      	ldr	r0, [pc, #80]	; (80015d8 <MX_TIM2_Init+0x98>)
 8001588:	f002 fbd0 	bl	8003d2c <HAL_TIM_Base_Init>
 800158c:	4603      	mov	r3, r0
 800158e:	2b00      	cmp	r3, #0
 8001590:	d001      	beq.n	8001596 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8001592:	f7ff fec1 	bl	8001318 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001596:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800159a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800159c:	f107 0310 	add.w	r3, r7, #16
 80015a0:	4619      	mov	r1, r3
 80015a2:	480d      	ldr	r0, [pc, #52]	; (80015d8 <MX_TIM2_Init+0x98>)
 80015a4:	f002 fed8 	bl	8004358 <HAL_TIM_ConfigClockSource>
 80015a8:	4603      	mov	r3, r0
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d001      	beq.n	80015b2 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 80015ae:	f7ff feb3 	bl	8001318 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80015b2:	2300      	movs	r3, #0
 80015b4:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015b6:	2300      	movs	r3, #0
 80015b8:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80015ba:	1d3b      	adds	r3, r7, #4
 80015bc:	4619      	mov	r1, r3
 80015be:	4806      	ldr	r0, [pc, #24]	; (80015d8 <MX_TIM2_Init+0x98>)
 80015c0:	f003 fb8a 	bl	8004cd8 <HAL_TIMEx_MasterConfigSynchronization>
 80015c4:	4603      	mov	r3, r0
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d001      	beq.n	80015ce <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 80015ca:	f7ff fea5 	bl	8001318 <Error_Handler>
  }

}
 80015ce:	bf00      	nop
 80015d0:	3720      	adds	r7, #32
 80015d2:	46bd      	mov	sp, r7
 80015d4:	bd80      	pop	{r7, pc}
 80015d6:	bf00      	nop
 80015d8:	20000308 	.word	0x20000308

080015dc <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80015dc:	b580      	push	{r7, lr}
 80015de:	b08e      	sub	sp, #56	; 0x38
 80015e0:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80015e2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80015e6:	2200      	movs	r2, #0
 80015e8:	601a      	str	r2, [r3, #0]
 80015ea:	605a      	str	r2, [r3, #4]
 80015ec:	609a      	str	r2, [r3, #8]
 80015ee:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80015f0:	f107 031c 	add.w	r3, r7, #28
 80015f4:	2200      	movs	r2, #0
 80015f6:	601a      	str	r2, [r3, #0]
 80015f8:	605a      	str	r2, [r3, #4]
 80015fa:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80015fc:	463b      	mov	r3, r7
 80015fe:	2200      	movs	r2, #0
 8001600:	601a      	str	r2, [r3, #0]
 8001602:	605a      	str	r2, [r3, #4]
 8001604:	609a      	str	r2, [r3, #8]
 8001606:	60da      	str	r2, [r3, #12]
 8001608:	611a      	str	r2, [r3, #16]
 800160a:	615a      	str	r2, [r3, #20]
 800160c:	619a      	str	r2, [r3, #24]

  htim3.Instance = TIM3;
 800160e:	4b2c      	ldr	r3, [pc, #176]	; (80016c0 <MX_TIM3_Init+0xe4>)
 8001610:	4a2c      	ldr	r2, [pc, #176]	; (80016c4 <MX_TIM3_Init+0xe8>)
 8001612:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 31-1;
 8001614:	4b2a      	ldr	r3, [pc, #168]	; (80016c0 <MX_TIM3_Init+0xe4>)
 8001616:	221e      	movs	r2, #30
 8001618:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800161a:	4b29      	ldr	r3, [pc, #164]	; (80016c0 <MX_TIM3_Init+0xe4>)
 800161c:	2200      	movs	r2, #0
 800161e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 100-1;
 8001620:	4b27      	ldr	r3, [pc, #156]	; (80016c0 <MX_TIM3_Init+0xe4>)
 8001622:	2263      	movs	r2, #99	; 0x63
 8001624:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001626:	4b26      	ldr	r3, [pc, #152]	; (80016c0 <MX_TIM3_Init+0xe4>)
 8001628:	2200      	movs	r2, #0
 800162a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800162c:	4b24      	ldr	r3, [pc, #144]	; (80016c0 <MX_TIM3_Init+0xe4>)
 800162e:	2200      	movs	r2, #0
 8001630:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001632:	4823      	ldr	r0, [pc, #140]	; (80016c0 <MX_TIM3_Init+0xe4>)
 8001634:	f002 fb7a 	bl	8003d2c <HAL_TIM_Base_Init>
 8001638:	4603      	mov	r3, r0
 800163a:	2b00      	cmp	r3, #0
 800163c:	d001      	beq.n	8001642 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 800163e:	f7ff fe6b 	bl	8001318 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001642:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001646:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001648:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800164c:	4619      	mov	r1, r3
 800164e:	481c      	ldr	r0, [pc, #112]	; (80016c0 <MX_TIM3_Init+0xe4>)
 8001650:	f002 fe82 	bl	8004358 <HAL_TIM_ConfigClockSource>
 8001654:	4603      	mov	r3, r0
 8001656:	2b00      	cmp	r3, #0
 8001658:	d001      	beq.n	800165e <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 800165a:	f7ff fe5d 	bl	8001318 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800165e:	4818      	ldr	r0, [pc, #96]	; (80016c0 <MX_TIM3_Init+0xe4>)
 8001660:	f002 fbba 	bl	8003dd8 <HAL_TIM_PWM_Init>
 8001664:	4603      	mov	r3, r0
 8001666:	2b00      	cmp	r3, #0
 8001668:	d001      	beq.n	800166e <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 800166a:	f7ff fe55 	bl	8001318 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800166e:	2300      	movs	r3, #0
 8001670:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001672:	2300      	movs	r3, #0
 8001674:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001676:	f107 031c 	add.w	r3, r7, #28
 800167a:	4619      	mov	r1, r3
 800167c:	4810      	ldr	r0, [pc, #64]	; (80016c0 <MX_TIM3_Init+0xe4>)
 800167e:	f003 fb2b 	bl	8004cd8 <HAL_TIMEx_MasterConfigSynchronization>
 8001682:	4603      	mov	r3, r0
 8001684:	2b00      	cmp	r3, #0
 8001686:	d001      	beq.n	800168c <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8001688:	f7ff fe46 	bl	8001318 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800168c:	2360      	movs	r3, #96	; 0x60
 800168e:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001690:	2300      	movs	r3, #0
 8001692:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001694:	2300      	movs	r3, #0
 8001696:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001698:	2300      	movs	r3, #0
 800169a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800169c:	463b      	mov	r3, r7
 800169e:	2204      	movs	r2, #4
 80016a0:	4619      	mov	r1, r3
 80016a2:	4807      	ldr	r0, [pc, #28]	; (80016c0 <MX_TIM3_Init+0xe4>)
 80016a4:	f002 fd40 	bl	8004128 <HAL_TIM_PWM_ConfigChannel>
 80016a8:	4603      	mov	r3, r0
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d001      	beq.n	80016b2 <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 80016ae:	f7ff fe33 	bl	8001318 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim3);
 80016b2:	4803      	ldr	r0, [pc, #12]	; (80016c0 <MX_TIM3_Init+0xe4>)
 80016b4:	f000 f840 	bl	8001738 <HAL_TIM_MspPostInit>

}
 80016b8:	bf00      	nop
 80016ba:	3738      	adds	r7, #56	; 0x38
 80016bc:	46bd      	mov	sp, r7
 80016be:	bd80      	pop	{r7, pc}
 80016c0:	200002c8 	.word	0x200002c8
 80016c4:	40000400 	.word	0x40000400

080016c8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80016c8:	b580      	push	{r7, lr}
 80016ca:	b084      	sub	sp, #16
 80016cc:	af00      	add	r7, sp, #0
 80016ce:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80016d8:	d114      	bne.n	8001704 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80016da:	4b15      	ldr	r3, [pc, #84]	; (8001730 <HAL_TIM_Base_MspInit+0x68>)
 80016dc:	69db      	ldr	r3, [r3, #28]
 80016de:	4a14      	ldr	r2, [pc, #80]	; (8001730 <HAL_TIM_Base_MspInit+0x68>)
 80016e0:	f043 0301 	orr.w	r3, r3, #1
 80016e4:	61d3      	str	r3, [r2, #28]
 80016e6:	4b12      	ldr	r3, [pc, #72]	; (8001730 <HAL_TIM_Base_MspInit+0x68>)
 80016e8:	69db      	ldr	r3, [r3, #28]
 80016ea:	f003 0301 	and.w	r3, r3, #1
 80016ee:	60fb      	str	r3, [r7, #12]
 80016f0:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80016f2:	2200      	movs	r2, #0
 80016f4:	2100      	movs	r1, #0
 80016f6:	201c      	movs	r0, #28
 80016f8:	f000 fab7 	bl	8001c6a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80016fc:	201c      	movs	r0, #28
 80016fe:	f000 fad0 	bl	8001ca2 <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM3_CLK_ENABLE();
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8001702:	e010      	b.n	8001726 <HAL_TIM_Base_MspInit+0x5e>
  else if(tim_baseHandle->Instance==TIM3)
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	4a0a      	ldr	r2, [pc, #40]	; (8001734 <HAL_TIM_Base_MspInit+0x6c>)
 800170a:	4293      	cmp	r3, r2
 800170c:	d10b      	bne.n	8001726 <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800170e:	4b08      	ldr	r3, [pc, #32]	; (8001730 <HAL_TIM_Base_MspInit+0x68>)
 8001710:	69db      	ldr	r3, [r3, #28]
 8001712:	4a07      	ldr	r2, [pc, #28]	; (8001730 <HAL_TIM_Base_MspInit+0x68>)
 8001714:	f043 0302 	orr.w	r3, r3, #2
 8001718:	61d3      	str	r3, [r2, #28]
 800171a:	4b05      	ldr	r3, [pc, #20]	; (8001730 <HAL_TIM_Base_MspInit+0x68>)
 800171c:	69db      	ldr	r3, [r3, #28]
 800171e:	f003 0302 	and.w	r3, r3, #2
 8001722:	60bb      	str	r3, [r7, #8]
 8001724:	68bb      	ldr	r3, [r7, #8]
}
 8001726:	bf00      	nop
 8001728:	3710      	adds	r7, #16
 800172a:	46bd      	mov	sp, r7
 800172c:	bd80      	pop	{r7, pc}
 800172e:	bf00      	nop
 8001730:	40021000 	.word	0x40021000
 8001734:	40000400 	.word	0x40000400

08001738 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001738:	b580      	push	{r7, lr}
 800173a:	b088      	sub	sp, #32
 800173c:	af00      	add	r7, sp, #0
 800173e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001740:	f107 030c 	add.w	r3, r7, #12
 8001744:	2200      	movs	r2, #0
 8001746:	601a      	str	r2, [r3, #0]
 8001748:	605a      	str	r2, [r3, #4]
 800174a:	609a      	str	r2, [r3, #8]
 800174c:	60da      	str	r2, [r3, #12]
 800174e:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	4a11      	ldr	r2, [pc, #68]	; (800179c <HAL_TIM_MspPostInit+0x64>)
 8001756:	4293      	cmp	r3, r2
 8001758:	d11c      	bne.n	8001794 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800175a:	4b11      	ldr	r3, [pc, #68]	; (80017a0 <HAL_TIM_MspPostInit+0x68>)
 800175c:	695b      	ldr	r3, [r3, #20]
 800175e:	4a10      	ldr	r2, [pc, #64]	; (80017a0 <HAL_TIM_MspPostInit+0x68>)
 8001760:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001764:	6153      	str	r3, [r2, #20]
 8001766:	4b0e      	ldr	r3, [pc, #56]	; (80017a0 <HAL_TIM_MspPostInit+0x68>)
 8001768:	695b      	ldr	r3, [r3, #20]
 800176a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800176e:	60bb      	str	r3, [r7, #8]
 8001770:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration    
    PA4     ------> TIM3_CH2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001772:	2310      	movs	r3, #16
 8001774:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001776:	2302      	movs	r3, #2
 8001778:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800177a:	2300      	movs	r3, #0
 800177c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800177e:	2300      	movs	r3, #0
 8001780:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001782:	2302      	movs	r3, #2
 8001784:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001786:	f107 030c 	add.w	r3, r7, #12
 800178a:	4619      	mov	r1, r3
 800178c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001790:	f000 faa2 	bl	8001cd8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001794:	bf00      	nop
 8001796:	3720      	adds	r7, #32
 8001798:	46bd      	mov	sp, r7
 800179a:	bd80      	pop	{r7, pc}
 800179c:	40000400 	.word	0x40000400
 80017a0:	40021000 	.word	0x40021000

080017a4 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart2;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80017a4:	b580      	push	{r7, lr}
 80017a6:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 80017a8:	4b14      	ldr	r3, [pc, #80]	; (80017fc <MX_USART1_UART_Init+0x58>)
 80017aa:	4a15      	ldr	r2, [pc, #84]	; (8001800 <MX_USART1_UART_Init+0x5c>)
 80017ac:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 38400;
 80017ae:	4b13      	ldr	r3, [pc, #76]	; (80017fc <MX_USART1_UART_Init+0x58>)
 80017b0:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 80017b4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80017b6:	4b11      	ldr	r3, [pc, #68]	; (80017fc <MX_USART1_UART_Init+0x58>)
 80017b8:	2200      	movs	r2, #0
 80017ba:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80017bc:	4b0f      	ldr	r3, [pc, #60]	; (80017fc <MX_USART1_UART_Init+0x58>)
 80017be:	2200      	movs	r2, #0
 80017c0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80017c2:	4b0e      	ldr	r3, [pc, #56]	; (80017fc <MX_USART1_UART_Init+0x58>)
 80017c4:	2200      	movs	r2, #0
 80017c6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80017c8:	4b0c      	ldr	r3, [pc, #48]	; (80017fc <MX_USART1_UART_Init+0x58>)
 80017ca:	220c      	movs	r2, #12
 80017cc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80017ce:	4b0b      	ldr	r3, [pc, #44]	; (80017fc <MX_USART1_UART_Init+0x58>)
 80017d0:	2200      	movs	r2, #0
 80017d2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80017d4:	4b09      	ldr	r3, [pc, #36]	; (80017fc <MX_USART1_UART_Init+0x58>)
 80017d6:	2200      	movs	r2, #0
 80017d8:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80017da:	4b08      	ldr	r3, [pc, #32]	; (80017fc <MX_USART1_UART_Init+0x58>)
 80017dc:	2200      	movs	r2, #0
 80017de:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80017e0:	4b06      	ldr	r3, [pc, #24]	; (80017fc <MX_USART1_UART_Init+0x58>)
 80017e2:	2200      	movs	r2, #0
 80017e4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80017e6:	4805      	ldr	r0, [pc, #20]	; (80017fc <MX_USART1_UART_Init+0x58>)
 80017e8:	f003 fb02 	bl	8004df0 <HAL_UART_Init>
 80017ec:	4603      	mov	r3, r0
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d001      	beq.n	80017f6 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 80017f2:	f7ff fd91 	bl	8001318 <Error_Handler>
  }

}
 80017f6:	bf00      	nop
 80017f8:	bd80      	pop	{r7, pc}
 80017fa:	bf00      	nop
 80017fc:	20000348 	.word	0x20000348
 8001800:	40013800 	.word	0x40013800

08001804 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001804:	b580      	push	{r7, lr}
 8001806:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 8001808:	4b14      	ldr	r3, [pc, #80]	; (800185c <MX_USART2_UART_Init+0x58>)
 800180a:	4a15      	ldr	r2, [pc, #84]	; (8001860 <MX_USART2_UART_Init+0x5c>)
 800180c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 800180e:	4b13      	ldr	r3, [pc, #76]	; (800185c <MX_USART2_UART_Init+0x58>)
 8001810:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 8001814:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001816:	4b11      	ldr	r3, [pc, #68]	; (800185c <MX_USART2_UART_Init+0x58>)
 8001818:	2200      	movs	r2, #0
 800181a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800181c:	4b0f      	ldr	r3, [pc, #60]	; (800185c <MX_USART2_UART_Init+0x58>)
 800181e:	2200      	movs	r2, #0
 8001820:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001822:	4b0e      	ldr	r3, [pc, #56]	; (800185c <MX_USART2_UART_Init+0x58>)
 8001824:	2200      	movs	r2, #0
 8001826:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001828:	4b0c      	ldr	r3, [pc, #48]	; (800185c <MX_USART2_UART_Init+0x58>)
 800182a:	220c      	movs	r2, #12
 800182c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800182e:	4b0b      	ldr	r3, [pc, #44]	; (800185c <MX_USART2_UART_Init+0x58>)
 8001830:	2200      	movs	r2, #0
 8001832:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001834:	4b09      	ldr	r3, [pc, #36]	; (800185c <MX_USART2_UART_Init+0x58>)
 8001836:	2200      	movs	r2, #0
 8001838:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800183a:	4b08      	ldr	r3, [pc, #32]	; (800185c <MX_USART2_UART_Init+0x58>)
 800183c:	2200      	movs	r2, #0
 800183e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001840:	4b06      	ldr	r3, [pc, #24]	; (800185c <MX_USART2_UART_Init+0x58>)
 8001842:	2200      	movs	r2, #0
 8001844:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001846:	4805      	ldr	r0, [pc, #20]	; (800185c <MX_USART2_UART_Init+0x58>)
 8001848:	f003 fad2 	bl	8004df0 <HAL_UART_Init>
 800184c:	4603      	mov	r3, r0
 800184e:	2b00      	cmp	r3, #0
 8001850:	d001      	beq.n	8001856 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001852:	f7ff fd61 	bl	8001318 <Error_Handler>
  }

}
 8001856:	bf00      	nop
 8001858:	bd80      	pop	{r7, pc}
 800185a:	bf00      	nop
 800185c:	200003c8 	.word	0x200003c8
 8001860:	40004400 	.word	0x40004400

08001864 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001864:	b580      	push	{r7, lr}
 8001866:	b08c      	sub	sp, #48	; 0x30
 8001868:	af00      	add	r7, sp, #0
 800186a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800186c:	f107 031c 	add.w	r3, r7, #28
 8001870:	2200      	movs	r2, #0
 8001872:	601a      	str	r2, [r3, #0]
 8001874:	605a      	str	r2, [r3, #4]
 8001876:	609a      	str	r2, [r3, #8]
 8001878:	60da      	str	r2, [r3, #12]
 800187a:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	4a30      	ldr	r2, [pc, #192]	; (8001944 <HAL_UART_MspInit+0xe0>)
 8001882:	4293      	cmp	r3, r2
 8001884:	d12a      	bne.n	80018dc <HAL_UART_MspInit+0x78>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001886:	4b30      	ldr	r3, [pc, #192]	; (8001948 <HAL_UART_MspInit+0xe4>)
 8001888:	699b      	ldr	r3, [r3, #24]
 800188a:	4a2f      	ldr	r2, [pc, #188]	; (8001948 <HAL_UART_MspInit+0xe4>)
 800188c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001890:	6193      	str	r3, [r2, #24]
 8001892:	4b2d      	ldr	r3, [pc, #180]	; (8001948 <HAL_UART_MspInit+0xe4>)
 8001894:	699b      	ldr	r3, [r3, #24]
 8001896:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800189a:	61bb      	str	r3, [r7, #24]
 800189c:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800189e:	4b2a      	ldr	r3, [pc, #168]	; (8001948 <HAL_UART_MspInit+0xe4>)
 80018a0:	695b      	ldr	r3, [r3, #20]
 80018a2:	4a29      	ldr	r2, [pc, #164]	; (8001948 <HAL_UART_MspInit+0xe4>)
 80018a4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80018a8:	6153      	str	r3, [r2, #20]
 80018aa:	4b27      	ldr	r3, [pc, #156]	; (8001948 <HAL_UART_MspInit+0xe4>)
 80018ac:	695b      	ldr	r3, [r3, #20]
 80018ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018b2:	617b      	str	r3, [r7, #20]
 80018b4:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80018b6:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80018ba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018bc:	2302      	movs	r3, #2
 80018be:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018c0:	2300      	movs	r3, #0
 80018c2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80018c4:	2303      	movs	r3, #3
 80018c6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80018c8:	2307      	movs	r3, #7
 80018ca:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018cc:	f107 031c 	add.w	r3, r7, #28
 80018d0:	4619      	mov	r1, r3
 80018d2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80018d6:	f000 f9ff 	bl	8001cd8 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80018da:	e02e      	b.n	800193a <HAL_UART_MspInit+0xd6>
  else if(uartHandle->Instance==USART2)
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	4a1a      	ldr	r2, [pc, #104]	; (800194c <HAL_UART_MspInit+0xe8>)
 80018e2:	4293      	cmp	r3, r2
 80018e4:	d129      	bne.n	800193a <HAL_UART_MspInit+0xd6>
    __HAL_RCC_USART2_CLK_ENABLE();
 80018e6:	4b18      	ldr	r3, [pc, #96]	; (8001948 <HAL_UART_MspInit+0xe4>)
 80018e8:	69db      	ldr	r3, [r3, #28]
 80018ea:	4a17      	ldr	r2, [pc, #92]	; (8001948 <HAL_UART_MspInit+0xe4>)
 80018ec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80018f0:	61d3      	str	r3, [r2, #28]
 80018f2:	4b15      	ldr	r3, [pc, #84]	; (8001948 <HAL_UART_MspInit+0xe4>)
 80018f4:	69db      	ldr	r3, [r3, #28]
 80018f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018fa:	613b      	str	r3, [r7, #16]
 80018fc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018fe:	4b12      	ldr	r3, [pc, #72]	; (8001948 <HAL_UART_MspInit+0xe4>)
 8001900:	695b      	ldr	r3, [r3, #20]
 8001902:	4a11      	ldr	r2, [pc, #68]	; (8001948 <HAL_UART_MspInit+0xe4>)
 8001904:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001908:	6153      	str	r3, [r2, #20]
 800190a:	4b0f      	ldr	r3, [pc, #60]	; (8001948 <HAL_UART_MspInit+0xe4>)
 800190c:	695b      	ldr	r3, [r3, #20]
 800190e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001912:	60fb      	str	r3, [r7, #12]
 8001914:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = VCP_TX_Pin|VCP_RX_Pin;
 8001916:	f248 0304 	movw	r3, #32772	; 0x8004
 800191a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800191c:	2302      	movs	r3, #2
 800191e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001920:	2300      	movs	r3, #0
 8001922:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001924:	2303      	movs	r3, #3
 8001926:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001928:	2307      	movs	r3, #7
 800192a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800192c:	f107 031c 	add.w	r3, r7, #28
 8001930:	4619      	mov	r1, r3
 8001932:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001936:	f000 f9cf 	bl	8001cd8 <HAL_GPIO_Init>
}
 800193a:	bf00      	nop
 800193c:	3730      	adds	r7, #48	; 0x30
 800193e:	46bd      	mov	sp, r7
 8001940:	bd80      	pop	{r7, pc}
 8001942:	bf00      	nop
 8001944:	40013800 	.word	0x40013800
 8001948:	40021000 	.word	0x40021000
 800194c:	40004400 	.word	0x40004400

08001950 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001950:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001988 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8001954:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8001956:	e003      	b.n	8001960 <LoopCopyDataInit>

08001958 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8001958:	4b0c      	ldr	r3, [pc, #48]	; (800198c <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 800195a:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 800195c:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800195e:	3104      	adds	r1, #4

08001960 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8001960:	480b      	ldr	r0, [pc, #44]	; (8001990 <LoopForever+0xa>)
	ldr	r3, =_edata
 8001962:	4b0c      	ldr	r3, [pc, #48]	; (8001994 <LoopForever+0xe>)
	adds	r2, r0, r1
 8001964:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8001966:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8001968:	d3f6      	bcc.n	8001958 <CopyDataInit>
	ldr	r2, =_sbss
 800196a:	4a0b      	ldr	r2, [pc, #44]	; (8001998 <LoopForever+0x12>)
	b	LoopFillZerobss
 800196c:	e002      	b.n	8001974 <LoopFillZerobss>

0800196e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800196e:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8001970:	f842 3b04 	str.w	r3, [r2], #4

08001974 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8001974:	4b09      	ldr	r3, [pc, #36]	; (800199c <LoopForever+0x16>)
	cmp	r2, r3
 8001976:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8001978:	d3f9      	bcc.n	800196e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800197a:	f7ff fdcb 	bl	8001514 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800197e:	f003 fe03 	bl	8005588 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001982:	f7ff fb27 	bl	8000fd4 <main>

08001986 <LoopForever>:

LoopForever:
    b LoopForever
 8001986:	e7fe      	b.n	8001986 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001988:	20003000 	.word	0x20003000
	ldr	r3, =_sidata
 800198c:	08009e08 	.word	0x08009e08
	ldr	r0, =_sdata
 8001990:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8001994:	200001dc 	.word	0x200001dc
	ldr	r2, =_sbss
 8001998:	200001dc 	.word	0x200001dc
	ldr	r3, = _ebss
 800199c:	20000450 	.word	0x20000450

080019a0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80019a0:	e7fe      	b.n	80019a0 <ADC1_2_IRQHandler>
	...

080019a4 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80019a4:	b580      	push	{r7, lr}
 80019a6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80019a8:	4b08      	ldr	r3, [pc, #32]	; (80019cc <HAL_Init+0x28>)
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	4a07      	ldr	r2, [pc, #28]	; (80019cc <HAL_Init+0x28>)
 80019ae:	f043 0310 	orr.w	r3, r3, #16
 80019b2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80019b4:	2003      	movs	r0, #3
 80019b6:	f000 f94d 	bl	8001c54 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80019ba:	2000      	movs	r0, #0
 80019bc:	f000 f808 	bl	80019d0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80019c0:	f7ff fcb2 	bl	8001328 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80019c4:	2300      	movs	r3, #0
}
 80019c6:	4618      	mov	r0, r3
 80019c8:	bd80      	pop	{r7, pc}
 80019ca:	bf00      	nop
 80019cc:	40022000 	.word	0x40022000

080019d0 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80019d0:	b580      	push	{r7, lr}
 80019d2:	b082      	sub	sp, #8
 80019d4:	af00      	add	r7, sp, #0
 80019d6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80019d8:	4b12      	ldr	r3, [pc, #72]	; (8001a24 <HAL_InitTick+0x54>)
 80019da:	681a      	ldr	r2, [r3, #0]
 80019dc:	4b12      	ldr	r3, [pc, #72]	; (8001a28 <HAL_InitTick+0x58>)
 80019de:	781b      	ldrb	r3, [r3, #0]
 80019e0:	4619      	mov	r1, r3
 80019e2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80019e6:	fbb3 f3f1 	udiv	r3, r3, r1
 80019ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80019ee:	4618      	mov	r0, r3
 80019f0:	f000 f965 	bl	8001cbe <HAL_SYSTICK_Config>
 80019f4:	4603      	mov	r3, r0
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d001      	beq.n	80019fe <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80019fa:	2301      	movs	r3, #1
 80019fc:	e00e      	b.n	8001a1c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	2b0f      	cmp	r3, #15
 8001a02:	d80a      	bhi.n	8001a1a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001a04:	2200      	movs	r2, #0
 8001a06:	6879      	ldr	r1, [r7, #4]
 8001a08:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001a0c:	f000 f92d 	bl	8001c6a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001a10:	4a06      	ldr	r2, [pc, #24]	; (8001a2c <HAL_InitTick+0x5c>)
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8001a16:	2300      	movs	r3, #0
 8001a18:	e000      	b.n	8001a1c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001a1a:	2301      	movs	r3, #1
}
 8001a1c:	4618      	mov	r0, r3
 8001a1e:	3708      	adds	r7, #8
 8001a20:	46bd      	mov	sp, r7
 8001a22:	bd80      	pop	{r7, pc}
 8001a24:	20000000 	.word	0x20000000
 8001a28:	20000008 	.word	0x20000008
 8001a2c:	20000004 	.word	0x20000004

08001a30 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001a30:	b480      	push	{r7}
 8001a32:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001a34:	4b06      	ldr	r3, [pc, #24]	; (8001a50 <HAL_IncTick+0x20>)
 8001a36:	781b      	ldrb	r3, [r3, #0]
 8001a38:	461a      	mov	r2, r3
 8001a3a:	4b06      	ldr	r3, [pc, #24]	; (8001a54 <HAL_IncTick+0x24>)
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	4413      	add	r3, r2
 8001a40:	4a04      	ldr	r2, [pc, #16]	; (8001a54 <HAL_IncTick+0x24>)
 8001a42:	6013      	str	r3, [r2, #0]
}
 8001a44:	bf00      	nop
 8001a46:	46bd      	mov	sp, r7
 8001a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a4c:	4770      	bx	lr
 8001a4e:	bf00      	nop
 8001a50:	20000008 	.word	0x20000008
 8001a54:	20000448 	.word	0x20000448

08001a58 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001a58:	b480      	push	{r7}
 8001a5a:	af00      	add	r7, sp, #0
  return uwTick;  
 8001a5c:	4b03      	ldr	r3, [pc, #12]	; (8001a6c <HAL_GetTick+0x14>)
 8001a5e:	681b      	ldr	r3, [r3, #0]
}
 8001a60:	4618      	mov	r0, r3
 8001a62:	46bd      	mov	sp, r7
 8001a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a68:	4770      	bx	lr
 8001a6a:	bf00      	nop
 8001a6c:	20000448 	.word	0x20000448

08001a70 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001a70:	b580      	push	{r7, lr}
 8001a72:	b084      	sub	sp, #16
 8001a74:	af00      	add	r7, sp, #0
 8001a76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001a78:	f7ff ffee 	bl	8001a58 <HAL_GetTick>
 8001a7c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001a82:	68fb      	ldr	r3, [r7, #12]
 8001a84:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001a88:	d005      	beq.n	8001a96 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001a8a:	4b09      	ldr	r3, [pc, #36]	; (8001ab0 <HAL_Delay+0x40>)
 8001a8c:	781b      	ldrb	r3, [r3, #0]
 8001a8e:	461a      	mov	r2, r3
 8001a90:	68fb      	ldr	r3, [r7, #12]
 8001a92:	4413      	add	r3, r2
 8001a94:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8001a96:	bf00      	nop
 8001a98:	f7ff ffde 	bl	8001a58 <HAL_GetTick>
 8001a9c:	4602      	mov	r2, r0
 8001a9e:	68bb      	ldr	r3, [r7, #8]
 8001aa0:	1ad3      	subs	r3, r2, r3
 8001aa2:	68fa      	ldr	r2, [r7, #12]
 8001aa4:	429a      	cmp	r2, r3
 8001aa6:	d8f7      	bhi.n	8001a98 <HAL_Delay+0x28>
  {
  }
}
 8001aa8:	bf00      	nop
 8001aaa:	3710      	adds	r7, #16
 8001aac:	46bd      	mov	sp, r7
 8001aae:	bd80      	pop	{r7, pc}
 8001ab0:	20000008 	.word	0x20000008

08001ab4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ab4:	b480      	push	{r7}
 8001ab6:	b085      	sub	sp, #20
 8001ab8:	af00      	add	r7, sp, #0
 8001aba:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	f003 0307 	and.w	r3, r3, #7
 8001ac2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001ac4:	4b0c      	ldr	r3, [pc, #48]	; (8001af8 <__NVIC_SetPriorityGrouping+0x44>)
 8001ac6:	68db      	ldr	r3, [r3, #12]
 8001ac8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001aca:	68ba      	ldr	r2, [r7, #8]
 8001acc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001ad0:	4013      	ands	r3, r2
 8001ad2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001ad4:	68fb      	ldr	r3, [r7, #12]
 8001ad6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001ad8:	68bb      	ldr	r3, [r7, #8]
 8001ada:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001adc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001ae0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001ae4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001ae6:	4a04      	ldr	r2, [pc, #16]	; (8001af8 <__NVIC_SetPriorityGrouping+0x44>)
 8001ae8:	68bb      	ldr	r3, [r7, #8]
 8001aea:	60d3      	str	r3, [r2, #12]
}
 8001aec:	bf00      	nop
 8001aee:	3714      	adds	r7, #20
 8001af0:	46bd      	mov	sp, r7
 8001af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af6:	4770      	bx	lr
 8001af8:	e000ed00 	.word	0xe000ed00

08001afc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001afc:	b480      	push	{r7}
 8001afe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001b00:	4b04      	ldr	r3, [pc, #16]	; (8001b14 <__NVIC_GetPriorityGrouping+0x18>)
 8001b02:	68db      	ldr	r3, [r3, #12]
 8001b04:	0a1b      	lsrs	r3, r3, #8
 8001b06:	f003 0307 	and.w	r3, r3, #7
}
 8001b0a:	4618      	mov	r0, r3
 8001b0c:	46bd      	mov	sp, r7
 8001b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b12:	4770      	bx	lr
 8001b14:	e000ed00 	.word	0xe000ed00

08001b18 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b18:	b480      	push	{r7}
 8001b1a:	b083      	sub	sp, #12
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	4603      	mov	r3, r0
 8001b20:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	db0b      	blt.n	8001b42 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001b2a:	79fb      	ldrb	r3, [r7, #7]
 8001b2c:	f003 021f 	and.w	r2, r3, #31
 8001b30:	4907      	ldr	r1, [pc, #28]	; (8001b50 <__NVIC_EnableIRQ+0x38>)
 8001b32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b36:	095b      	lsrs	r3, r3, #5
 8001b38:	2001      	movs	r0, #1
 8001b3a:	fa00 f202 	lsl.w	r2, r0, r2
 8001b3e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001b42:	bf00      	nop
 8001b44:	370c      	adds	r7, #12
 8001b46:	46bd      	mov	sp, r7
 8001b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b4c:	4770      	bx	lr
 8001b4e:	bf00      	nop
 8001b50:	e000e100 	.word	0xe000e100

08001b54 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001b54:	b480      	push	{r7}
 8001b56:	b083      	sub	sp, #12
 8001b58:	af00      	add	r7, sp, #0
 8001b5a:	4603      	mov	r3, r0
 8001b5c:	6039      	str	r1, [r7, #0]
 8001b5e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b60:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	db0a      	blt.n	8001b7e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b68:	683b      	ldr	r3, [r7, #0]
 8001b6a:	b2da      	uxtb	r2, r3
 8001b6c:	490c      	ldr	r1, [pc, #48]	; (8001ba0 <__NVIC_SetPriority+0x4c>)
 8001b6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b72:	0112      	lsls	r2, r2, #4
 8001b74:	b2d2      	uxtb	r2, r2
 8001b76:	440b      	add	r3, r1
 8001b78:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001b7c:	e00a      	b.n	8001b94 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b7e:	683b      	ldr	r3, [r7, #0]
 8001b80:	b2da      	uxtb	r2, r3
 8001b82:	4908      	ldr	r1, [pc, #32]	; (8001ba4 <__NVIC_SetPriority+0x50>)
 8001b84:	79fb      	ldrb	r3, [r7, #7]
 8001b86:	f003 030f 	and.w	r3, r3, #15
 8001b8a:	3b04      	subs	r3, #4
 8001b8c:	0112      	lsls	r2, r2, #4
 8001b8e:	b2d2      	uxtb	r2, r2
 8001b90:	440b      	add	r3, r1
 8001b92:	761a      	strb	r2, [r3, #24]
}
 8001b94:	bf00      	nop
 8001b96:	370c      	adds	r7, #12
 8001b98:	46bd      	mov	sp, r7
 8001b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b9e:	4770      	bx	lr
 8001ba0:	e000e100 	.word	0xe000e100
 8001ba4:	e000ed00 	.word	0xe000ed00

08001ba8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001ba8:	b480      	push	{r7}
 8001baa:	b089      	sub	sp, #36	; 0x24
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	60f8      	str	r0, [r7, #12]
 8001bb0:	60b9      	str	r1, [r7, #8]
 8001bb2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001bb4:	68fb      	ldr	r3, [r7, #12]
 8001bb6:	f003 0307 	and.w	r3, r3, #7
 8001bba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001bbc:	69fb      	ldr	r3, [r7, #28]
 8001bbe:	f1c3 0307 	rsb	r3, r3, #7
 8001bc2:	2b04      	cmp	r3, #4
 8001bc4:	bf28      	it	cs
 8001bc6:	2304      	movcs	r3, #4
 8001bc8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001bca:	69fb      	ldr	r3, [r7, #28]
 8001bcc:	3304      	adds	r3, #4
 8001bce:	2b06      	cmp	r3, #6
 8001bd0:	d902      	bls.n	8001bd8 <NVIC_EncodePriority+0x30>
 8001bd2:	69fb      	ldr	r3, [r7, #28]
 8001bd4:	3b03      	subs	r3, #3
 8001bd6:	e000      	b.n	8001bda <NVIC_EncodePriority+0x32>
 8001bd8:	2300      	movs	r3, #0
 8001bda:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001bdc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001be0:	69bb      	ldr	r3, [r7, #24]
 8001be2:	fa02 f303 	lsl.w	r3, r2, r3
 8001be6:	43da      	mvns	r2, r3
 8001be8:	68bb      	ldr	r3, [r7, #8]
 8001bea:	401a      	ands	r2, r3
 8001bec:	697b      	ldr	r3, [r7, #20]
 8001bee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001bf0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001bf4:	697b      	ldr	r3, [r7, #20]
 8001bf6:	fa01 f303 	lsl.w	r3, r1, r3
 8001bfa:	43d9      	mvns	r1, r3
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c00:	4313      	orrs	r3, r2
         );
}
 8001c02:	4618      	mov	r0, r3
 8001c04:	3724      	adds	r7, #36	; 0x24
 8001c06:	46bd      	mov	sp, r7
 8001c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c0c:	4770      	bx	lr
	...

08001c10 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001c10:	b580      	push	{r7, lr}
 8001c12:	b082      	sub	sp, #8
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	3b01      	subs	r3, #1
 8001c1c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001c20:	d301      	bcc.n	8001c26 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001c22:	2301      	movs	r3, #1
 8001c24:	e00f      	b.n	8001c46 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001c26:	4a0a      	ldr	r2, [pc, #40]	; (8001c50 <SysTick_Config+0x40>)
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	3b01      	subs	r3, #1
 8001c2c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001c2e:	210f      	movs	r1, #15
 8001c30:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001c34:	f7ff ff8e 	bl	8001b54 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001c38:	4b05      	ldr	r3, [pc, #20]	; (8001c50 <SysTick_Config+0x40>)
 8001c3a:	2200      	movs	r2, #0
 8001c3c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001c3e:	4b04      	ldr	r3, [pc, #16]	; (8001c50 <SysTick_Config+0x40>)
 8001c40:	2207      	movs	r2, #7
 8001c42:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001c44:	2300      	movs	r3, #0
}
 8001c46:	4618      	mov	r0, r3
 8001c48:	3708      	adds	r7, #8
 8001c4a:	46bd      	mov	sp, r7
 8001c4c:	bd80      	pop	{r7, pc}
 8001c4e:	bf00      	nop
 8001c50:	e000e010 	.word	0xe000e010

08001c54 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c54:	b580      	push	{r7, lr}
 8001c56:	b082      	sub	sp, #8
 8001c58:	af00      	add	r7, sp, #0
 8001c5a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001c5c:	6878      	ldr	r0, [r7, #4]
 8001c5e:	f7ff ff29 	bl	8001ab4 <__NVIC_SetPriorityGrouping>
}
 8001c62:	bf00      	nop
 8001c64:	3708      	adds	r7, #8
 8001c66:	46bd      	mov	sp, r7
 8001c68:	bd80      	pop	{r7, pc}

08001c6a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001c6a:	b580      	push	{r7, lr}
 8001c6c:	b086      	sub	sp, #24
 8001c6e:	af00      	add	r7, sp, #0
 8001c70:	4603      	mov	r3, r0
 8001c72:	60b9      	str	r1, [r7, #8]
 8001c74:	607a      	str	r2, [r7, #4]
 8001c76:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001c78:	2300      	movs	r3, #0
 8001c7a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001c7c:	f7ff ff3e 	bl	8001afc <__NVIC_GetPriorityGrouping>
 8001c80:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001c82:	687a      	ldr	r2, [r7, #4]
 8001c84:	68b9      	ldr	r1, [r7, #8]
 8001c86:	6978      	ldr	r0, [r7, #20]
 8001c88:	f7ff ff8e 	bl	8001ba8 <NVIC_EncodePriority>
 8001c8c:	4602      	mov	r2, r0
 8001c8e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001c92:	4611      	mov	r1, r2
 8001c94:	4618      	mov	r0, r3
 8001c96:	f7ff ff5d 	bl	8001b54 <__NVIC_SetPriority>
}
 8001c9a:	bf00      	nop
 8001c9c:	3718      	adds	r7, #24
 8001c9e:	46bd      	mov	sp, r7
 8001ca0:	bd80      	pop	{r7, pc}

08001ca2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ca2:	b580      	push	{r7, lr}
 8001ca4:	b082      	sub	sp, #8
 8001ca6:	af00      	add	r7, sp, #0
 8001ca8:	4603      	mov	r3, r0
 8001caa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001cac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cb0:	4618      	mov	r0, r3
 8001cb2:	f7ff ff31 	bl	8001b18 <__NVIC_EnableIRQ>
}
 8001cb6:	bf00      	nop
 8001cb8:	3708      	adds	r7, #8
 8001cba:	46bd      	mov	sp, r7
 8001cbc:	bd80      	pop	{r7, pc}

08001cbe <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001cbe:	b580      	push	{r7, lr}
 8001cc0:	b082      	sub	sp, #8
 8001cc2:	af00      	add	r7, sp, #0
 8001cc4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001cc6:	6878      	ldr	r0, [r7, #4]
 8001cc8:	f7ff ffa2 	bl	8001c10 <SysTick_Config>
 8001ccc:	4603      	mov	r3, r0
}
 8001cce:	4618      	mov	r0, r3
 8001cd0:	3708      	adds	r7, #8
 8001cd2:	46bd      	mov	sp, r7
 8001cd4:	bd80      	pop	{r7, pc}
	...

08001cd8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001cd8:	b480      	push	{r7}
 8001cda:	b087      	sub	sp, #28
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	6078      	str	r0, [r7, #4]
 8001ce0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001ce2:	2300      	movs	r3, #0
 8001ce4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001ce6:	e14e      	b.n	8001f86 <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001ce8:	683b      	ldr	r3, [r7, #0]
 8001cea:	681a      	ldr	r2, [r3, #0]
 8001cec:	2101      	movs	r1, #1
 8001cee:	697b      	ldr	r3, [r7, #20]
 8001cf0:	fa01 f303 	lsl.w	r3, r1, r3
 8001cf4:	4013      	ands	r3, r2
 8001cf6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001cf8:	68fb      	ldr	r3, [r7, #12]
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	f000 8140 	beq.w	8001f80 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001d00:	683b      	ldr	r3, [r7, #0]
 8001d02:	685b      	ldr	r3, [r3, #4]
 8001d04:	2b02      	cmp	r3, #2
 8001d06:	d003      	beq.n	8001d10 <HAL_GPIO_Init+0x38>
 8001d08:	683b      	ldr	r3, [r7, #0]
 8001d0a:	685b      	ldr	r3, [r3, #4]
 8001d0c:	2b12      	cmp	r3, #18
 8001d0e:	d123      	bne.n	8001d58 <HAL_GPIO_Init+0x80>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001d10:	697b      	ldr	r3, [r7, #20]
 8001d12:	08da      	lsrs	r2, r3, #3
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	3208      	adds	r2, #8
 8001d18:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001d1c:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001d1e:	697b      	ldr	r3, [r7, #20]
 8001d20:	f003 0307 	and.w	r3, r3, #7
 8001d24:	009b      	lsls	r3, r3, #2
 8001d26:	220f      	movs	r2, #15
 8001d28:	fa02 f303 	lsl.w	r3, r2, r3
 8001d2c:	43db      	mvns	r3, r3
 8001d2e:	693a      	ldr	r2, [r7, #16]
 8001d30:	4013      	ands	r3, r2
 8001d32:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001d34:	683b      	ldr	r3, [r7, #0]
 8001d36:	691a      	ldr	r2, [r3, #16]
 8001d38:	697b      	ldr	r3, [r7, #20]
 8001d3a:	f003 0307 	and.w	r3, r3, #7
 8001d3e:	009b      	lsls	r3, r3, #2
 8001d40:	fa02 f303 	lsl.w	r3, r2, r3
 8001d44:	693a      	ldr	r2, [r7, #16]
 8001d46:	4313      	orrs	r3, r2
 8001d48:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001d4a:	697b      	ldr	r3, [r7, #20]
 8001d4c:	08da      	lsrs	r2, r3, #3
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	3208      	adds	r2, #8
 8001d52:	6939      	ldr	r1, [r7, #16]
 8001d54:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001d5e:	697b      	ldr	r3, [r7, #20]
 8001d60:	005b      	lsls	r3, r3, #1
 8001d62:	2203      	movs	r2, #3
 8001d64:	fa02 f303 	lsl.w	r3, r2, r3
 8001d68:	43db      	mvns	r3, r3
 8001d6a:	693a      	ldr	r2, [r7, #16]
 8001d6c:	4013      	ands	r3, r2
 8001d6e:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001d70:	683b      	ldr	r3, [r7, #0]
 8001d72:	685b      	ldr	r3, [r3, #4]
 8001d74:	f003 0203 	and.w	r2, r3, #3
 8001d78:	697b      	ldr	r3, [r7, #20]
 8001d7a:	005b      	lsls	r3, r3, #1
 8001d7c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d80:	693a      	ldr	r2, [r7, #16]
 8001d82:	4313      	orrs	r3, r2
 8001d84:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	693a      	ldr	r2, [r7, #16]
 8001d8a:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001d8c:	683b      	ldr	r3, [r7, #0]
 8001d8e:	685b      	ldr	r3, [r3, #4]
 8001d90:	2b01      	cmp	r3, #1
 8001d92:	d00b      	beq.n	8001dac <HAL_GPIO_Init+0xd4>
 8001d94:	683b      	ldr	r3, [r7, #0]
 8001d96:	685b      	ldr	r3, [r3, #4]
 8001d98:	2b02      	cmp	r3, #2
 8001d9a:	d007      	beq.n	8001dac <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001d9c:	683b      	ldr	r3, [r7, #0]
 8001d9e:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001da0:	2b11      	cmp	r3, #17
 8001da2:	d003      	beq.n	8001dac <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001da4:	683b      	ldr	r3, [r7, #0]
 8001da6:	685b      	ldr	r3, [r3, #4]
 8001da8:	2b12      	cmp	r3, #18
 8001daa:	d130      	bne.n	8001e0e <HAL_GPIO_Init+0x136>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	689b      	ldr	r3, [r3, #8]
 8001db0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001db2:	697b      	ldr	r3, [r7, #20]
 8001db4:	005b      	lsls	r3, r3, #1
 8001db6:	2203      	movs	r2, #3
 8001db8:	fa02 f303 	lsl.w	r3, r2, r3
 8001dbc:	43db      	mvns	r3, r3
 8001dbe:	693a      	ldr	r2, [r7, #16]
 8001dc0:	4013      	ands	r3, r2
 8001dc2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001dc4:	683b      	ldr	r3, [r7, #0]
 8001dc6:	68da      	ldr	r2, [r3, #12]
 8001dc8:	697b      	ldr	r3, [r7, #20]
 8001dca:	005b      	lsls	r3, r3, #1
 8001dcc:	fa02 f303 	lsl.w	r3, r2, r3
 8001dd0:	693a      	ldr	r2, [r7, #16]
 8001dd2:	4313      	orrs	r3, r2
 8001dd4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	693a      	ldr	r2, [r7, #16]
 8001dda:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	685b      	ldr	r3, [r3, #4]
 8001de0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001de2:	2201      	movs	r2, #1
 8001de4:	697b      	ldr	r3, [r7, #20]
 8001de6:	fa02 f303 	lsl.w	r3, r2, r3
 8001dea:	43db      	mvns	r3, r3
 8001dec:	693a      	ldr	r2, [r7, #16]
 8001dee:	4013      	ands	r3, r2
 8001df0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8001df2:	683b      	ldr	r3, [r7, #0]
 8001df4:	685b      	ldr	r3, [r3, #4]
 8001df6:	091b      	lsrs	r3, r3, #4
 8001df8:	f003 0201 	and.w	r2, r3, #1
 8001dfc:	697b      	ldr	r3, [r7, #20]
 8001dfe:	fa02 f303 	lsl.w	r3, r2, r3
 8001e02:	693a      	ldr	r2, [r7, #16]
 8001e04:	4313      	orrs	r3, r2
 8001e06:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	693a      	ldr	r2, [r7, #16]
 8001e0c:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	68db      	ldr	r3, [r3, #12]
 8001e12:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001e14:	697b      	ldr	r3, [r7, #20]
 8001e16:	005b      	lsls	r3, r3, #1
 8001e18:	2203      	movs	r2, #3
 8001e1a:	fa02 f303 	lsl.w	r3, r2, r3
 8001e1e:	43db      	mvns	r3, r3
 8001e20:	693a      	ldr	r2, [r7, #16]
 8001e22:	4013      	ands	r3, r2
 8001e24:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001e26:	683b      	ldr	r3, [r7, #0]
 8001e28:	689a      	ldr	r2, [r3, #8]
 8001e2a:	697b      	ldr	r3, [r7, #20]
 8001e2c:	005b      	lsls	r3, r3, #1
 8001e2e:	fa02 f303 	lsl.w	r3, r2, r3
 8001e32:	693a      	ldr	r2, [r7, #16]
 8001e34:	4313      	orrs	r3, r2
 8001e36:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	693a      	ldr	r2, [r7, #16]
 8001e3c:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001e3e:	683b      	ldr	r3, [r7, #0]
 8001e40:	685b      	ldr	r3, [r3, #4]
 8001e42:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	f000 809a 	beq.w	8001f80 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e4c:	4b55      	ldr	r3, [pc, #340]	; (8001fa4 <HAL_GPIO_Init+0x2cc>)
 8001e4e:	699b      	ldr	r3, [r3, #24]
 8001e50:	4a54      	ldr	r2, [pc, #336]	; (8001fa4 <HAL_GPIO_Init+0x2cc>)
 8001e52:	f043 0301 	orr.w	r3, r3, #1
 8001e56:	6193      	str	r3, [r2, #24]
 8001e58:	4b52      	ldr	r3, [pc, #328]	; (8001fa4 <HAL_GPIO_Init+0x2cc>)
 8001e5a:	699b      	ldr	r3, [r3, #24]
 8001e5c:	f003 0301 	and.w	r3, r3, #1
 8001e60:	60bb      	str	r3, [r7, #8]
 8001e62:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001e64:	4a50      	ldr	r2, [pc, #320]	; (8001fa8 <HAL_GPIO_Init+0x2d0>)
 8001e66:	697b      	ldr	r3, [r7, #20]
 8001e68:	089b      	lsrs	r3, r3, #2
 8001e6a:	3302      	adds	r3, #2
 8001e6c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e70:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001e72:	697b      	ldr	r3, [r7, #20]
 8001e74:	f003 0303 	and.w	r3, r3, #3
 8001e78:	009b      	lsls	r3, r3, #2
 8001e7a:	220f      	movs	r2, #15
 8001e7c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e80:	43db      	mvns	r3, r3
 8001e82:	693a      	ldr	r2, [r7, #16]
 8001e84:	4013      	ands	r3, r2
 8001e86:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001e8e:	d013      	beq.n	8001eb8 <HAL_GPIO_Init+0x1e0>
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	4a46      	ldr	r2, [pc, #280]	; (8001fac <HAL_GPIO_Init+0x2d4>)
 8001e94:	4293      	cmp	r3, r2
 8001e96:	d00d      	beq.n	8001eb4 <HAL_GPIO_Init+0x1dc>
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	4a45      	ldr	r2, [pc, #276]	; (8001fb0 <HAL_GPIO_Init+0x2d8>)
 8001e9c:	4293      	cmp	r3, r2
 8001e9e:	d007      	beq.n	8001eb0 <HAL_GPIO_Init+0x1d8>
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	4a44      	ldr	r2, [pc, #272]	; (8001fb4 <HAL_GPIO_Init+0x2dc>)
 8001ea4:	4293      	cmp	r3, r2
 8001ea6:	d101      	bne.n	8001eac <HAL_GPIO_Init+0x1d4>
 8001ea8:	2303      	movs	r3, #3
 8001eaa:	e006      	b.n	8001eba <HAL_GPIO_Init+0x1e2>
 8001eac:	2305      	movs	r3, #5
 8001eae:	e004      	b.n	8001eba <HAL_GPIO_Init+0x1e2>
 8001eb0:	2302      	movs	r3, #2
 8001eb2:	e002      	b.n	8001eba <HAL_GPIO_Init+0x1e2>
 8001eb4:	2301      	movs	r3, #1
 8001eb6:	e000      	b.n	8001eba <HAL_GPIO_Init+0x1e2>
 8001eb8:	2300      	movs	r3, #0
 8001eba:	697a      	ldr	r2, [r7, #20]
 8001ebc:	f002 0203 	and.w	r2, r2, #3
 8001ec0:	0092      	lsls	r2, r2, #2
 8001ec2:	4093      	lsls	r3, r2
 8001ec4:	693a      	ldr	r2, [r7, #16]
 8001ec6:	4313      	orrs	r3, r2
 8001ec8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001eca:	4937      	ldr	r1, [pc, #220]	; (8001fa8 <HAL_GPIO_Init+0x2d0>)
 8001ecc:	697b      	ldr	r3, [r7, #20]
 8001ece:	089b      	lsrs	r3, r3, #2
 8001ed0:	3302      	adds	r3, #2
 8001ed2:	693a      	ldr	r2, [r7, #16]
 8001ed4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001ed8:	4b37      	ldr	r3, [pc, #220]	; (8001fb8 <HAL_GPIO_Init+0x2e0>)
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001ede:	68fb      	ldr	r3, [r7, #12]
 8001ee0:	43db      	mvns	r3, r3
 8001ee2:	693a      	ldr	r2, [r7, #16]
 8001ee4:	4013      	ands	r3, r2
 8001ee6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001ee8:	683b      	ldr	r3, [r7, #0]
 8001eea:	685b      	ldr	r3, [r3, #4]
 8001eec:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d003      	beq.n	8001efc <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8001ef4:	693a      	ldr	r2, [r7, #16]
 8001ef6:	68fb      	ldr	r3, [r7, #12]
 8001ef8:	4313      	orrs	r3, r2
 8001efa:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001efc:	4a2e      	ldr	r2, [pc, #184]	; (8001fb8 <HAL_GPIO_Init+0x2e0>)
 8001efe:	693b      	ldr	r3, [r7, #16]
 8001f00:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001f02:	4b2d      	ldr	r3, [pc, #180]	; (8001fb8 <HAL_GPIO_Init+0x2e0>)
 8001f04:	685b      	ldr	r3, [r3, #4]
 8001f06:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f08:	68fb      	ldr	r3, [r7, #12]
 8001f0a:	43db      	mvns	r3, r3
 8001f0c:	693a      	ldr	r2, [r7, #16]
 8001f0e:	4013      	ands	r3, r2
 8001f10:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001f12:	683b      	ldr	r3, [r7, #0]
 8001f14:	685b      	ldr	r3, [r3, #4]
 8001f16:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d003      	beq.n	8001f26 <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 8001f1e:	693a      	ldr	r2, [r7, #16]
 8001f20:	68fb      	ldr	r3, [r7, #12]
 8001f22:	4313      	orrs	r3, r2
 8001f24:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001f26:	4a24      	ldr	r2, [pc, #144]	; (8001fb8 <HAL_GPIO_Init+0x2e0>)
 8001f28:	693b      	ldr	r3, [r7, #16]
 8001f2a:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001f2c:	4b22      	ldr	r3, [pc, #136]	; (8001fb8 <HAL_GPIO_Init+0x2e0>)
 8001f2e:	689b      	ldr	r3, [r3, #8]
 8001f30:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f32:	68fb      	ldr	r3, [r7, #12]
 8001f34:	43db      	mvns	r3, r3
 8001f36:	693a      	ldr	r2, [r7, #16]
 8001f38:	4013      	ands	r3, r2
 8001f3a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001f3c:	683b      	ldr	r3, [r7, #0]
 8001f3e:	685b      	ldr	r3, [r3, #4]
 8001f40:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	d003      	beq.n	8001f50 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8001f48:	693a      	ldr	r2, [r7, #16]
 8001f4a:	68fb      	ldr	r3, [r7, #12]
 8001f4c:	4313      	orrs	r3, r2
 8001f4e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001f50:	4a19      	ldr	r2, [pc, #100]	; (8001fb8 <HAL_GPIO_Init+0x2e0>)
 8001f52:	693b      	ldr	r3, [r7, #16]
 8001f54:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001f56:	4b18      	ldr	r3, [pc, #96]	; (8001fb8 <HAL_GPIO_Init+0x2e0>)
 8001f58:	68db      	ldr	r3, [r3, #12]
 8001f5a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f5c:	68fb      	ldr	r3, [r7, #12]
 8001f5e:	43db      	mvns	r3, r3
 8001f60:	693a      	ldr	r2, [r7, #16]
 8001f62:	4013      	ands	r3, r2
 8001f64:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001f66:	683b      	ldr	r3, [r7, #0]
 8001f68:	685b      	ldr	r3, [r3, #4]
 8001f6a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d003      	beq.n	8001f7a <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 8001f72:	693a      	ldr	r2, [r7, #16]
 8001f74:	68fb      	ldr	r3, [r7, #12]
 8001f76:	4313      	orrs	r3, r2
 8001f78:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001f7a:	4a0f      	ldr	r2, [pc, #60]	; (8001fb8 <HAL_GPIO_Init+0x2e0>)
 8001f7c:	693b      	ldr	r3, [r7, #16]
 8001f7e:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8001f80:	697b      	ldr	r3, [r7, #20]
 8001f82:	3301      	adds	r3, #1
 8001f84:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001f86:	683b      	ldr	r3, [r7, #0]
 8001f88:	681a      	ldr	r2, [r3, #0]
 8001f8a:	697b      	ldr	r3, [r7, #20]
 8001f8c:	fa22 f303 	lsr.w	r3, r2, r3
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	f47f aea9 	bne.w	8001ce8 <HAL_GPIO_Init+0x10>
  }
}
 8001f96:	bf00      	nop
 8001f98:	371c      	adds	r7, #28
 8001f9a:	46bd      	mov	sp, r7
 8001f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa0:	4770      	bx	lr
 8001fa2:	bf00      	nop
 8001fa4:	40021000 	.word	0x40021000
 8001fa8:	40010000 	.word	0x40010000
 8001fac:	48000400 	.word	0x48000400
 8001fb0:	48000800 	.word	0x48000800
 8001fb4:	48000c00 	.word	0x48000c00
 8001fb8:	40010400 	.word	0x40010400

08001fbc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001fbc:	b480      	push	{r7}
 8001fbe:	b085      	sub	sp, #20
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	6078      	str	r0, [r7, #4]
 8001fc4:	460b      	mov	r3, r1
 8001fc6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	691a      	ldr	r2, [r3, #16]
 8001fcc:	887b      	ldrh	r3, [r7, #2]
 8001fce:	4013      	ands	r3, r2
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	d002      	beq.n	8001fda <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001fd4:	2301      	movs	r3, #1
 8001fd6:	73fb      	strb	r3, [r7, #15]
 8001fd8:	e001      	b.n	8001fde <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001fda:	2300      	movs	r3, #0
 8001fdc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001fde:	7bfb      	ldrb	r3, [r7, #15]
}
 8001fe0:	4618      	mov	r0, r3
 8001fe2:	3714      	adds	r7, #20
 8001fe4:	46bd      	mov	sp, r7
 8001fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fea:	4770      	bx	lr

08001fec <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001fec:	b480      	push	{r7}
 8001fee:	b083      	sub	sp, #12
 8001ff0:	af00      	add	r7, sp, #0
 8001ff2:	6078      	str	r0, [r7, #4]
 8001ff4:	460b      	mov	r3, r1
 8001ff6:	807b      	strh	r3, [r7, #2]
 8001ff8:	4613      	mov	r3, r2
 8001ffa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001ffc:	787b      	ldrb	r3, [r7, #1]
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d003      	beq.n	800200a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002002:	887a      	ldrh	r2, [r7, #2]
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002008:	e002      	b.n	8002010 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800200a:	887a      	ldrh	r2, [r7, #2]
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002010:	bf00      	nop
 8002012:	370c      	adds	r7, #12
 8002014:	46bd      	mov	sp, r7
 8002016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800201a:	4770      	bx	lr

0800201c <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F3 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800201c:	b480      	push	{r7}
 800201e:	b083      	sub	sp, #12
 8002020:	af00      	add	r7, sp, #0
 8002022:	6078      	str	r0, [r7, #4]
 8002024:	460b      	mov	r3, r1
 8002026:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0X00u)
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	695a      	ldr	r2, [r3, #20]
 800202c:	887b      	ldrh	r3, [r7, #2]
 800202e:	4013      	ands	r3, r2
 8002030:	2b00      	cmp	r3, #0
 8002032:	d004      	beq.n	800203e <HAL_GPIO_TogglePin+0x22>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8002034:	887b      	ldrh	r3, [r7, #2]
 8002036:	041a      	lsls	r2, r3, #16
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
}
 800203c:	e002      	b.n	8002044 <HAL_GPIO_TogglePin+0x28>
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800203e:	887a      	ldrh	r2, [r7, #2]
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	619a      	str	r2, [r3, #24]
}
 8002044:	bf00      	nop
 8002046:	370c      	adds	r7, #12
 8002048:	46bd      	mov	sp, r7
 800204a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800204e:	4770      	bx	lr

08002050 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002050:	b580      	push	{r7, lr}
 8002052:	b082      	sub	sp, #8
 8002054:	af00      	add	r7, sp, #0
 8002056:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	2b00      	cmp	r3, #0
 800205c:	d101      	bne.n	8002062 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800205e:	2301      	movs	r3, #1
 8002060:	e081      	b.n	8002166 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002068:	b2db      	uxtb	r3, r3
 800206a:	2b00      	cmp	r3, #0
 800206c:	d106      	bne.n	800207c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	2200      	movs	r2, #0
 8002072:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002076:	6878      	ldr	r0, [r7, #4]
 8002078:	f7fe fe9e 	bl	8000db8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	2224      	movs	r2, #36	; 0x24
 8002080:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	681a      	ldr	r2, [r3, #0]
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	f022 0201 	bic.w	r2, r2, #1
 8002092:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	685a      	ldr	r2, [r3, #4]
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80020a0:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	689a      	ldr	r2, [r3, #8]
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80020b0:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	68db      	ldr	r3, [r3, #12]
 80020b6:	2b01      	cmp	r3, #1
 80020b8:	d107      	bne.n	80020ca <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	689a      	ldr	r2, [r3, #8]
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80020c6:	609a      	str	r2, [r3, #8]
 80020c8:	e006      	b.n	80020d8 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	689a      	ldr	r2, [r3, #8]
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80020d6:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	68db      	ldr	r3, [r3, #12]
 80020dc:	2b02      	cmp	r3, #2
 80020de:	d104      	bne.n	80020ea <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80020e8:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	685b      	ldr	r3, [r3, #4]
 80020f0:	687a      	ldr	r2, [r7, #4]
 80020f2:	6812      	ldr	r2, [r2, #0]
 80020f4:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80020f8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80020fc:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	68da      	ldr	r2, [r3, #12]
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800210c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	691a      	ldr	r2, [r3, #16]
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	695b      	ldr	r3, [r3, #20]
 8002116:	ea42 0103 	orr.w	r1, r2, r3
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	699b      	ldr	r3, [r3, #24]
 800211e:	021a      	lsls	r2, r3, #8
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	430a      	orrs	r2, r1
 8002126:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	69d9      	ldr	r1, [r3, #28]
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	6a1a      	ldr	r2, [r3, #32]
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	430a      	orrs	r2, r1
 8002136:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	681a      	ldr	r2, [r3, #0]
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	f042 0201 	orr.w	r2, r2, #1
 8002146:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	2200      	movs	r2, #0
 800214c:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	2220      	movs	r2, #32
 8002152:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	2200      	movs	r2, #0
 800215a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	2200      	movs	r2, #0
 8002160:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8002164:	2300      	movs	r3, #0
}
 8002166:	4618      	mov	r0, r3
 8002168:	3708      	adds	r7, #8
 800216a:	46bd      	mov	sp, r7
 800216c:	bd80      	pop	{r7, pc}
	...

08002170 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002170:	b580      	push	{r7, lr}
 8002172:	b088      	sub	sp, #32
 8002174:	af02      	add	r7, sp, #8
 8002176:	60f8      	str	r0, [r7, #12]
 8002178:	4608      	mov	r0, r1
 800217a:	4611      	mov	r1, r2
 800217c:	461a      	mov	r2, r3
 800217e:	4603      	mov	r3, r0
 8002180:	817b      	strh	r3, [r7, #10]
 8002182:	460b      	mov	r3, r1
 8002184:	813b      	strh	r3, [r7, #8]
 8002186:	4613      	mov	r3, r2
 8002188:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002190:	b2db      	uxtb	r3, r3
 8002192:	2b20      	cmp	r3, #32
 8002194:	f040 80fd 	bne.w	8002392 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8002198:	6a3b      	ldr	r3, [r7, #32]
 800219a:	2b00      	cmp	r3, #0
 800219c:	d002      	beq.n	80021a4 <HAL_I2C_Mem_Read+0x34>
 800219e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d105      	bne.n	80021b0 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80021aa:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80021ac:	2301      	movs	r3, #1
 80021ae:	e0f1      	b.n	8002394 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80021b6:	2b01      	cmp	r3, #1
 80021b8:	d101      	bne.n	80021be <HAL_I2C_Mem_Read+0x4e>
 80021ba:	2302      	movs	r3, #2
 80021bc:	e0ea      	b.n	8002394 <HAL_I2C_Mem_Read+0x224>
 80021be:	68fb      	ldr	r3, [r7, #12]
 80021c0:	2201      	movs	r2, #1
 80021c2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80021c6:	f7ff fc47 	bl	8001a58 <HAL_GetTick>
 80021ca:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80021cc:	697b      	ldr	r3, [r7, #20]
 80021ce:	9300      	str	r3, [sp, #0]
 80021d0:	2319      	movs	r3, #25
 80021d2:	2201      	movs	r2, #1
 80021d4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80021d8:	68f8      	ldr	r0, [r7, #12]
 80021da:	f000 f95b 	bl	8002494 <I2C_WaitOnFlagUntilTimeout>
 80021de:	4603      	mov	r3, r0
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d001      	beq.n	80021e8 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 80021e4:	2301      	movs	r3, #1
 80021e6:	e0d5      	b.n	8002394 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	2222      	movs	r2, #34	; 0x22
 80021ec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	2240      	movs	r2, #64	; 0x40
 80021f4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80021f8:	68fb      	ldr	r3, [r7, #12]
 80021fa:	2200      	movs	r2, #0
 80021fc:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80021fe:	68fb      	ldr	r3, [r7, #12]
 8002200:	6a3a      	ldr	r2, [r7, #32]
 8002202:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8002204:	68fb      	ldr	r3, [r7, #12]
 8002206:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002208:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800220a:	68fb      	ldr	r3, [r7, #12]
 800220c:	2200      	movs	r2, #0
 800220e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002210:	88f8      	ldrh	r0, [r7, #6]
 8002212:	893a      	ldrh	r2, [r7, #8]
 8002214:	8979      	ldrh	r1, [r7, #10]
 8002216:	697b      	ldr	r3, [r7, #20]
 8002218:	9301      	str	r3, [sp, #4]
 800221a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800221c:	9300      	str	r3, [sp, #0]
 800221e:	4603      	mov	r3, r0
 8002220:	68f8      	ldr	r0, [r7, #12]
 8002222:	f000 f8bf 	bl	80023a4 <I2C_RequestMemoryRead>
 8002226:	4603      	mov	r3, r0
 8002228:	2b00      	cmp	r3, #0
 800222a:	d005      	beq.n	8002238 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800222c:	68fb      	ldr	r3, [r7, #12]
 800222e:	2200      	movs	r2, #0
 8002230:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8002234:	2301      	movs	r3, #1
 8002236:	e0ad      	b.n	8002394 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800223c:	b29b      	uxth	r3, r3
 800223e:	2bff      	cmp	r3, #255	; 0xff
 8002240:	d90e      	bls.n	8002260 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002242:	68fb      	ldr	r3, [r7, #12]
 8002244:	22ff      	movs	r2, #255	; 0xff
 8002246:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800224c:	b2da      	uxtb	r2, r3
 800224e:	8979      	ldrh	r1, [r7, #10]
 8002250:	4b52      	ldr	r3, [pc, #328]	; (800239c <HAL_I2C_Mem_Read+0x22c>)
 8002252:	9300      	str	r3, [sp, #0]
 8002254:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002258:	68f8      	ldr	r0, [r7, #12]
 800225a:	f000 fa3d 	bl	80026d8 <I2C_TransferConfig>
 800225e:	e00f      	b.n	8002280 <HAL_I2C_Mem_Read+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002264:	b29a      	uxth	r2, r3
 8002266:	68fb      	ldr	r3, [r7, #12]
 8002268:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 800226a:	68fb      	ldr	r3, [r7, #12]
 800226c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800226e:	b2da      	uxtb	r2, r3
 8002270:	8979      	ldrh	r1, [r7, #10]
 8002272:	4b4a      	ldr	r3, [pc, #296]	; (800239c <HAL_I2C_Mem_Read+0x22c>)
 8002274:	9300      	str	r3, [sp, #0]
 8002276:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800227a:	68f8      	ldr	r0, [r7, #12]
 800227c:	f000 fa2c 	bl	80026d8 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8002280:	697b      	ldr	r3, [r7, #20]
 8002282:	9300      	str	r3, [sp, #0]
 8002284:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002286:	2200      	movs	r2, #0
 8002288:	2104      	movs	r1, #4
 800228a:	68f8      	ldr	r0, [r7, #12]
 800228c:	f000 f902 	bl	8002494 <I2C_WaitOnFlagUntilTimeout>
 8002290:	4603      	mov	r3, r0
 8002292:	2b00      	cmp	r3, #0
 8002294:	d001      	beq.n	800229a <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8002296:	2301      	movs	r3, #1
 8002298:	e07c      	b.n	8002394 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800229a:	68fb      	ldr	r3, [r7, #12]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022a4:	b2d2      	uxtb	r2, r2
 80022a6:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022ac:	1c5a      	adds	r2, r3, #1
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80022b2:	68fb      	ldr	r3, [r7, #12]
 80022b4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80022b6:	3b01      	subs	r3, #1
 80022b8:	b29a      	uxth	r2, r3
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80022c2:	b29b      	uxth	r3, r3
 80022c4:	3b01      	subs	r3, #1
 80022c6:	b29a      	uxth	r2, r3
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80022d0:	b29b      	uxth	r3, r3
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d034      	beq.n	8002340 <HAL_I2C_Mem_Read+0x1d0>
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d130      	bne.n	8002340 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80022de:	697b      	ldr	r3, [r7, #20]
 80022e0:	9300      	str	r3, [sp, #0]
 80022e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80022e4:	2200      	movs	r2, #0
 80022e6:	2180      	movs	r1, #128	; 0x80
 80022e8:	68f8      	ldr	r0, [r7, #12]
 80022ea:	f000 f8d3 	bl	8002494 <I2C_WaitOnFlagUntilTimeout>
 80022ee:	4603      	mov	r3, r0
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d001      	beq.n	80022f8 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 80022f4:	2301      	movs	r3, #1
 80022f6:	e04d      	b.n	8002394 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80022fc:	b29b      	uxth	r3, r3
 80022fe:	2bff      	cmp	r3, #255	; 0xff
 8002300:	d90e      	bls.n	8002320 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002302:	68fb      	ldr	r3, [r7, #12]
 8002304:	22ff      	movs	r2, #255	; 0xff
 8002306:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800230c:	b2da      	uxtb	r2, r3
 800230e:	8979      	ldrh	r1, [r7, #10]
 8002310:	2300      	movs	r3, #0
 8002312:	9300      	str	r3, [sp, #0]
 8002314:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002318:	68f8      	ldr	r0, [r7, #12]
 800231a:	f000 f9dd 	bl	80026d8 <I2C_TransferConfig>
 800231e:	e00f      	b.n	8002340 <HAL_I2C_Mem_Read+0x1d0>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002324:	b29a      	uxth	r2, r3
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800232e:	b2da      	uxtb	r2, r3
 8002330:	8979      	ldrh	r1, [r7, #10]
 8002332:	2300      	movs	r3, #0
 8002334:	9300      	str	r3, [sp, #0]
 8002336:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800233a:	68f8      	ldr	r0, [r7, #12]
 800233c:	f000 f9cc 	bl	80026d8 <I2C_TransferConfig>
        }
      }
    }
    while (hi2c->XferCount > 0U);
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002344:	b29b      	uxth	r3, r3
 8002346:	2b00      	cmp	r3, #0
 8002348:	d19a      	bne.n	8002280 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800234a:	697a      	ldr	r2, [r7, #20]
 800234c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800234e:	68f8      	ldr	r0, [r7, #12]
 8002350:	f000 f920 	bl	8002594 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002354:	4603      	mov	r3, r0
 8002356:	2b00      	cmp	r3, #0
 8002358:	d001      	beq.n	800235e <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 800235a:	2301      	movs	r3, #1
 800235c:	e01a      	b.n	8002394 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	2220      	movs	r2, #32
 8002364:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	6859      	ldr	r1, [r3, #4]
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	681a      	ldr	r2, [r3, #0]
 8002370:	4b0b      	ldr	r3, [pc, #44]	; (80023a0 <HAL_I2C_Mem_Read+0x230>)
 8002372:	400b      	ands	r3, r1
 8002374:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	2220      	movs	r2, #32
 800237a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800237e:	68fb      	ldr	r3, [r7, #12]
 8002380:	2200      	movs	r2, #0
 8002382:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	2200      	movs	r2, #0
 800238a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800238e:	2300      	movs	r3, #0
 8002390:	e000      	b.n	8002394 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8002392:	2302      	movs	r3, #2
  }
}
 8002394:	4618      	mov	r0, r3
 8002396:	3718      	adds	r7, #24
 8002398:	46bd      	mov	sp, r7
 800239a:	bd80      	pop	{r7, pc}
 800239c:	80002400 	.word	0x80002400
 80023a0:	fe00e800 	.word	0xfe00e800

080023a4 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80023a4:	b580      	push	{r7, lr}
 80023a6:	b086      	sub	sp, #24
 80023a8:	af02      	add	r7, sp, #8
 80023aa:	60f8      	str	r0, [r7, #12]
 80023ac:	4608      	mov	r0, r1
 80023ae:	4611      	mov	r1, r2
 80023b0:	461a      	mov	r2, r3
 80023b2:	4603      	mov	r3, r0
 80023b4:	817b      	strh	r3, [r7, #10]
 80023b6:	460b      	mov	r3, r1
 80023b8:	813b      	strh	r3, [r7, #8]
 80023ba:	4613      	mov	r3, r2
 80023bc:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80023be:	88fb      	ldrh	r3, [r7, #6]
 80023c0:	b2da      	uxtb	r2, r3
 80023c2:	8979      	ldrh	r1, [r7, #10]
 80023c4:	4b20      	ldr	r3, [pc, #128]	; (8002448 <I2C_RequestMemoryRead+0xa4>)
 80023c6:	9300      	str	r3, [sp, #0]
 80023c8:	2300      	movs	r3, #0
 80023ca:	68f8      	ldr	r0, [r7, #12]
 80023cc:	f000 f984 	bl	80026d8 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80023d0:	69fa      	ldr	r2, [r7, #28]
 80023d2:	69b9      	ldr	r1, [r7, #24]
 80023d4:	68f8      	ldr	r0, [r7, #12]
 80023d6:	f000 f89d 	bl	8002514 <I2C_WaitOnTXISFlagUntilTimeout>
 80023da:	4603      	mov	r3, r0
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d001      	beq.n	80023e4 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 80023e0:	2301      	movs	r3, #1
 80023e2:	e02c      	b.n	800243e <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80023e4:	88fb      	ldrh	r3, [r7, #6]
 80023e6:	2b01      	cmp	r3, #1
 80023e8:	d105      	bne.n	80023f6 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80023ea:	893b      	ldrh	r3, [r7, #8]
 80023ec:	b2da      	uxtb	r2, r3
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	629a      	str	r2, [r3, #40]	; 0x28
 80023f4:	e015      	b.n	8002422 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80023f6:	893b      	ldrh	r3, [r7, #8]
 80023f8:	0a1b      	lsrs	r3, r3, #8
 80023fa:	b29b      	uxth	r3, r3
 80023fc:	b2da      	uxtb	r2, r3
 80023fe:	68fb      	ldr	r3, [r7, #12]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002404:	69fa      	ldr	r2, [r7, #28]
 8002406:	69b9      	ldr	r1, [r7, #24]
 8002408:	68f8      	ldr	r0, [r7, #12]
 800240a:	f000 f883 	bl	8002514 <I2C_WaitOnTXISFlagUntilTimeout>
 800240e:	4603      	mov	r3, r0
 8002410:	2b00      	cmp	r3, #0
 8002412:	d001      	beq.n	8002418 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8002414:	2301      	movs	r3, #1
 8002416:	e012      	b.n	800243e <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002418:	893b      	ldrh	r3, [r7, #8]
 800241a:	b2da      	uxtb	r2, r3
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8002422:	69fb      	ldr	r3, [r7, #28]
 8002424:	9300      	str	r3, [sp, #0]
 8002426:	69bb      	ldr	r3, [r7, #24]
 8002428:	2200      	movs	r2, #0
 800242a:	2140      	movs	r1, #64	; 0x40
 800242c:	68f8      	ldr	r0, [r7, #12]
 800242e:	f000 f831 	bl	8002494 <I2C_WaitOnFlagUntilTimeout>
 8002432:	4603      	mov	r3, r0
 8002434:	2b00      	cmp	r3, #0
 8002436:	d001      	beq.n	800243c <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8002438:	2301      	movs	r3, #1
 800243a:	e000      	b.n	800243e <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 800243c:	2300      	movs	r3, #0
}
 800243e:	4618      	mov	r0, r3
 8002440:	3710      	adds	r7, #16
 8002442:	46bd      	mov	sp, r7
 8002444:	bd80      	pop	{r7, pc}
 8002446:	bf00      	nop
 8002448:	80002000 	.word	0x80002000

0800244c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800244c:	b480      	push	{r7}
 800244e:	b083      	sub	sp, #12
 8002450:	af00      	add	r7, sp, #0
 8002452:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	699b      	ldr	r3, [r3, #24]
 800245a:	f003 0302 	and.w	r3, r3, #2
 800245e:	2b02      	cmp	r3, #2
 8002460:	d103      	bne.n	800246a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	2200      	movs	r2, #0
 8002468:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	699b      	ldr	r3, [r3, #24]
 8002470:	f003 0301 	and.w	r3, r3, #1
 8002474:	2b01      	cmp	r3, #1
 8002476:	d007      	beq.n	8002488 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	699a      	ldr	r2, [r3, #24]
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	f042 0201 	orr.w	r2, r2, #1
 8002486:	619a      	str	r2, [r3, #24]
  }
}
 8002488:	bf00      	nop
 800248a:	370c      	adds	r7, #12
 800248c:	46bd      	mov	sp, r7
 800248e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002492:	4770      	bx	lr

08002494 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002494:	b580      	push	{r7, lr}
 8002496:	b084      	sub	sp, #16
 8002498:	af00      	add	r7, sp, #0
 800249a:	60f8      	str	r0, [r7, #12]
 800249c:	60b9      	str	r1, [r7, #8]
 800249e:	603b      	str	r3, [r7, #0]
 80024a0:	4613      	mov	r3, r2
 80024a2:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80024a4:	e022      	b.n	80024ec <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80024a6:	683b      	ldr	r3, [r7, #0]
 80024a8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80024ac:	d01e      	beq.n	80024ec <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80024ae:	f7ff fad3 	bl	8001a58 <HAL_GetTick>
 80024b2:	4602      	mov	r2, r0
 80024b4:	69bb      	ldr	r3, [r7, #24]
 80024b6:	1ad3      	subs	r3, r2, r3
 80024b8:	683a      	ldr	r2, [r7, #0]
 80024ba:	429a      	cmp	r2, r3
 80024bc:	d302      	bcc.n	80024c4 <I2C_WaitOnFlagUntilTimeout+0x30>
 80024be:	683b      	ldr	r3, [r7, #0]
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d113      	bne.n	80024ec <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024c8:	f043 0220 	orr.w	r2, r3, #32
 80024cc:	68fb      	ldr	r3, [r7, #12]
 80024ce:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	2220      	movs	r2, #32
 80024d4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	2200      	movs	r2, #0
 80024dc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	2200      	movs	r2, #0
 80024e4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 80024e8:	2301      	movs	r3, #1
 80024ea:	e00f      	b.n	800250c <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	699a      	ldr	r2, [r3, #24]
 80024f2:	68bb      	ldr	r3, [r7, #8]
 80024f4:	4013      	ands	r3, r2
 80024f6:	68ba      	ldr	r2, [r7, #8]
 80024f8:	429a      	cmp	r2, r3
 80024fa:	bf0c      	ite	eq
 80024fc:	2301      	moveq	r3, #1
 80024fe:	2300      	movne	r3, #0
 8002500:	b2db      	uxtb	r3, r3
 8002502:	461a      	mov	r2, r3
 8002504:	79fb      	ldrb	r3, [r7, #7]
 8002506:	429a      	cmp	r2, r3
 8002508:	d0cd      	beq.n	80024a6 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800250a:	2300      	movs	r3, #0
}
 800250c:	4618      	mov	r0, r3
 800250e:	3710      	adds	r7, #16
 8002510:	46bd      	mov	sp, r7
 8002512:	bd80      	pop	{r7, pc}

08002514 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002514:	b580      	push	{r7, lr}
 8002516:	b084      	sub	sp, #16
 8002518:	af00      	add	r7, sp, #0
 800251a:	60f8      	str	r0, [r7, #12]
 800251c:	60b9      	str	r1, [r7, #8]
 800251e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002520:	e02c      	b.n	800257c <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8002522:	687a      	ldr	r2, [r7, #4]
 8002524:	68b9      	ldr	r1, [r7, #8]
 8002526:	68f8      	ldr	r0, [r7, #12]
 8002528:	f000 f870 	bl	800260c <I2C_IsAcknowledgeFailed>
 800252c:	4603      	mov	r3, r0
 800252e:	2b00      	cmp	r3, #0
 8002530:	d001      	beq.n	8002536 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002532:	2301      	movs	r3, #1
 8002534:	e02a      	b.n	800258c <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002536:	68bb      	ldr	r3, [r7, #8]
 8002538:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800253c:	d01e      	beq.n	800257c <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800253e:	f7ff fa8b 	bl	8001a58 <HAL_GetTick>
 8002542:	4602      	mov	r2, r0
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	1ad3      	subs	r3, r2, r3
 8002548:	68ba      	ldr	r2, [r7, #8]
 800254a:	429a      	cmp	r2, r3
 800254c:	d302      	bcc.n	8002554 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800254e:	68bb      	ldr	r3, [r7, #8]
 8002550:	2b00      	cmp	r3, #0
 8002552:	d113      	bne.n	800257c <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002558:	f043 0220 	orr.w	r2, r3, #32
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	2220      	movs	r2, #32
 8002564:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	2200      	movs	r2, #0
 800256c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	2200      	movs	r2, #0
 8002574:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8002578:	2301      	movs	r3, #1
 800257a:	e007      	b.n	800258c <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	699b      	ldr	r3, [r3, #24]
 8002582:	f003 0302 	and.w	r3, r3, #2
 8002586:	2b02      	cmp	r3, #2
 8002588:	d1cb      	bne.n	8002522 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800258a:	2300      	movs	r3, #0
}
 800258c:	4618      	mov	r0, r3
 800258e:	3710      	adds	r7, #16
 8002590:	46bd      	mov	sp, r7
 8002592:	bd80      	pop	{r7, pc}

08002594 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002594:	b580      	push	{r7, lr}
 8002596:	b084      	sub	sp, #16
 8002598:	af00      	add	r7, sp, #0
 800259a:	60f8      	str	r0, [r7, #12]
 800259c:	60b9      	str	r1, [r7, #8]
 800259e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80025a0:	e028      	b.n	80025f4 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80025a2:	687a      	ldr	r2, [r7, #4]
 80025a4:	68b9      	ldr	r1, [r7, #8]
 80025a6:	68f8      	ldr	r0, [r7, #12]
 80025a8:	f000 f830 	bl	800260c <I2C_IsAcknowledgeFailed>
 80025ac:	4603      	mov	r3, r0
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d001      	beq.n	80025b6 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80025b2:	2301      	movs	r3, #1
 80025b4:	e026      	b.n	8002604 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80025b6:	f7ff fa4f 	bl	8001a58 <HAL_GetTick>
 80025ba:	4602      	mov	r2, r0
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	1ad3      	subs	r3, r2, r3
 80025c0:	68ba      	ldr	r2, [r7, #8]
 80025c2:	429a      	cmp	r2, r3
 80025c4:	d302      	bcc.n	80025cc <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80025c6:	68bb      	ldr	r3, [r7, #8]
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d113      	bne.n	80025f4 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025d0:	f043 0220 	orr.w	r2, r3, #32
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	2220      	movs	r2, #32
 80025dc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	2200      	movs	r2, #0
 80025e4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	2200      	movs	r2, #0
 80025ec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 80025f0:	2301      	movs	r3, #1
 80025f2:	e007      	b.n	8002604 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	699b      	ldr	r3, [r3, #24]
 80025fa:	f003 0320 	and.w	r3, r3, #32
 80025fe:	2b20      	cmp	r3, #32
 8002600:	d1cf      	bne.n	80025a2 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8002602:	2300      	movs	r3, #0
}
 8002604:	4618      	mov	r0, r3
 8002606:	3710      	adds	r7, #16
 8002608:	46bd      	mov	sp, r7
 800260a:	bd80      	pop	{r7, pc}

0800260c <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800260c:	b580      	push	{r7, lr}
 800260e:	b084      	sub	sp, #16
 8002610:	af00      	add	r7, sp, #0
 8002612:	60f8      	str	r0, [r7, #12]
 8002614:	60b9      	str	r1, [r7, #8]
 8002616:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	699b      	ldr	r3, [r3, #24]
 800261e:	f003 0310 	and.w	r3, r3, #16
 8002622:	2b10      	cmp	r3, #16
 8002624:	d151      	bne.n	80026ca <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002626:	e022      	b.n	800266e <I2C_IsAcknowledgeFailed+0x62>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002628:	68bb      	ldr	r3, [r7, #8]
 800262a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800262e:	d01e      	beq.n	800266e <I2C_IsAcknowledgeFailed+0x62>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002630:	f7ff fa12 	bl	8001a58 <HAL_GetTick>
 8002634:	4602      	mov	r2, r0
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	1ad3      	subs	r3, r2, r3
 800263a:	68ba      	ldr	r2, [r7, #8]
 800263c:	429a      	cmp	r2, r3
 800263e:	d302      	bcc.n	8002646 <I2C_IsAcknowledgeFailed+0x3a>
 8002640:	68bb      	ldr	r3, [r7, #8]
 8002642:	2b00      	cmp	r3, #0
 8002644:	d113      	bne.n	800266e <I2C_IsAcknowledgeFailed+0x62>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002646:	68fb      	ldr	r3, [r7, #12]
 8002648:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800264a:	f043 0220 	orr.w	r2, r3, #32
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	2220      	movs	r2, #32
 8002656:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	2200      	movs	r2, #0
 800265e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	2200      	movs	r2, #0
 8002666:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 800266a:	2301      	movs	r3, #1
 800266c:	e02e      	b.n	80026cc <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	699b      	ldr	r3, [r3, #24]
 8002674:	f003 0320 	and.w	r3, r3, #32
 8002678:	2b20      	cmp	r3, #32
 800267a:	d1d5      	bne.n	8002628 <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	2210      	movs	r2, #16
 8002682:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	2220      	movs	r2, #32
 800268a:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800268c:	68f8      	ldr	r0, [r7, #12]
 800268e:	f7ff fedd 	bl	800244c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	6859      	ldr	r1, [r3, #4]
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	681a      	ldr	r2, [r3, #0]
 800269c:	4b0d      	ldr	r3, [pc, #52]	; (80026d4 <I2C_IsAcknowledgeFailed+0xc8>)
 800269e:	400b      	ands	r3, r1
 80026a0:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80026a2:	68fb      	ldr	r3, [r7, #12]
 80026a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026a6:	f043 0204 	orr.w	r2, r3, #4
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	2220      	movs	r2, #32
 80026b2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80026b6:	68fb      	ldr	r3, [r7, #12]
 80026b8:	2200      	movs	r2, #0
 80026ba:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	2200      	movs	r2, #0
 80026c2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 80026c6:	2301      	movs	r3, #1
 80026c8:	e000      	b.n	80026cc <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 80026ca:	2300      	movs	r3, #0
}
 80026cc:	4618      	mov	r0, r3
 80026ce:	3710      	adds	r7, #16
 80026d0:	46bd      	mov	sp, r7
 80026d2:	bd80      	pop	{r7, pc}
 80026d4:	fe00e800 	.word	0xfe00e800

080026d8 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 80026d8:	b480      	push	{r7}
 80026da:	b085      	sub	sp, #20
 80026dc:	af00      	add	r7, sp, #0
 80026de:	60f8      	str	r0, [r7, #12]
 80026e0:	607b      	str	r3, [r7, #4]
 80026e2:	460b      	mov	r3, r1
 80026e4:	817b      	strh	r3, [r7, #10]
 80026e6:	4613      	mov	r3, r2
 80026e8:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	685a      	ldr	r2, [r3, #4]
 80026f0:	69bb      	ldr	r3, [r7, #24]
 80026f2:	0d5b      	lsrs	r3, r3, #21
 80026f4:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 80026f8:	4b0d      	ldr	r3, [pc, #52]	; (8002730 <I2C_TransferConfig+0x58>)
 80026fa:	430b      	orrs	r3, r1
 80026fc:	43db      	mvns	r3, r3
 80026fe:	ea02 0103 	and.w	r1, r2, r3
 8002702:	897b      	ldrh	r3, [r7, #10]
 8002704:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8002708:	7a7b      	ldrb	r3, [r7, #9]
 800270a:	041b      	lsls	r3, r3, #16
 800270c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8002710:	431a      	orrs	r2, r3
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	431a      	orrs	r2, r3
 8002716:	69bb      	ldr	r3, [r7, #24]
 8002718:	431a      	orrs	r2, r3
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	430a      	orrs	r2, r1
 8002720:	605a      	str	r2, [r3, #4]
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 8002722:	bf00      	nop
 8002724:	3714      	adds	r7, #20
 8002726:	46bd      	mov	sp, r7
 8002728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800272c:	4770      	bx	lr
 800272e:	bf00      	nop
 8002730:	03ff63ff 	.word	0x03ff63ff

08002734 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002734:	b480      	push	{r7}
 8002736:	b083      	sub	sp, #12
 8002738:	af00      	add	r7, sp, #0
 800273a:	6078      	str	r0, [r7, #4]
 800273c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002744:	b2db      	uxtb	r3, r3
 8002746:	2b20      	cmp	r3, #32
 8002748:	d138      	bne.n	80027bc <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002750:	2b01      	cmp	r3, #1
 8002752:	d101      	bne.n	8002758 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002754:	2302      	movs	r3, #2
 8002756:	e032      	b.n	80027be <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	2201      	movs	r2, #1
 800275c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	2224      	movs	r2, #36	; 0x24
 8002764:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	681a      	ldr	r2, [r3, #0]
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	f022 0201 	bic.w	r2, r2, #1
 8002776:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	681a      	ldr	r2, [r3, #0]
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002786:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	6819      	ldr	r1, [r3, #0]
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	683a      	ldr	r2, [r7, #0]
 8002794:	430a      	orrs	r2, r1
 8002796:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	681a      	ldr	r2, [r3, #0]
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	f042 0201 	orr.w	r2, r2, #1
 80027a6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	2220      	movs	r2, #32
 80027ac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	2200      	movs	r2, #0
 80027b4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80027b8:	2300      	movs	r3, #0
 80027ba:	e000      	b.n	80027be <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80027bc:	2302      	movs	r3, #2
  }
}
 80027be:	4618      	mov	r0, r3
 80027c0:	370c      	adds	r7, #12
 80027c2:	46bd      	mov	sp, r7
 80027c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c8:	4770      	bx	lr

080027ca <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80027ca:	b480      	push	{r7}
 80027cc:	b085      	sub	sp, #20
 80027ce:	af00      	add	r7, sp, #0
 80027d0:	6078      	str	r0, [r7, #4]
 80027d2:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80027da:	b2db      	uxtb	r3, r3
 80027dc:	2b20      	cmp	r3, #32
 80027de:	d139      	bne.n	8002854 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80027e6:	2b01      	cmp	r3, #1
 80027e8:	d101      	bne.n	80027ee <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80027ea:	2302      	movs	r3, #2
 80027ec:	e033      	b.n	8002856 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	2201      	movs	r2, #1
 80027f2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	2224      	movs	r2, #36	; 0x24
 80027fa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	681a      	ldr	r2, [r3, #0]
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	f022 0201 	bic.w	r2, r2, #1
 800280c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002816:	68fb      	ldr	r3, [r7, #12]
 8002818:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800281c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800281e:	683b      	ldr	r3, [r7, #0]
 8002820:	021b      	lsls	r3, r3, #8
 8002822:	68fa      	ldr	r2, [r7, #12]
 8002824:	4313      	orrs	r3, r2
 8002826:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	68fa      	ldr	r2, [r7, #12]
 800282e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	681a      	ldr	r2, [r3, #0]
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	f042 0201 	orr.w	r2, r2, #1
 800283e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	2220      	movs	r2, #32
 8002844:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	2200      	movs	r2, #0
 800284c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002850:	2300      	movs	r3, #0
 8002852:	e000      	b.n	8002856 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002854:	2302      	movs	r3, #2
  }
}
 8002856:	4618      	mov	r0, r3
 8002858:	3714      	adds	r7, #20
 800285a:	46bd      	mov	sp, r7
 800285c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002860:	4770      	bx	lr
	...

08002864 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002864:	b580      	push	{r7, lr}
 8002866:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 800286a:	af00      	add	r7, sp, #0
 800286c:	1d3b      	adds	r3, r7, #4
 800286e:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002870:	1d3b      	adds	r3, r7, #4
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	2b00      	cmp	r3, #0
 8002876:	d102      	bne.n	800287e <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 8002878:	2301      	movs	r3, #1
 800287a:	f000 bef4 	b.w	8003666 <HAL_RCC_OscConfig+0xe02>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800287e:	1d3b      	adds	r3, r7, #4
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	f003 0301 	and.w	r3, r3, #1
 8002888:	2b00      	cmp	r3, #0
 800288a:	f000 816a 	beq.w	8002b62 <HAL_RCC_OscConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 800288e:	4bb3      	ldr	r3, [pc, #716]	; (8002b5c <HAL_RCC_OscConfig+0x2f8>)
 8002890:	685b      	ldr	r3, [r3, #4]
 8002892:	f003 030c 	and.w	r3, r3, #12
 8002896:	2b04      	cmp	r3, #4
 8002898:	d00c      	beq.n	80028b4 <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800289a:	4bb0      	ldr	r3, [pc, #704]	; (8002b5c <HAL_RCC_OscConfig+0x2f8>)
 800289c:	685b      	ldr	r3, [r3, #4]
 800289e:	f003 030c 	and.w	r3, r3, #12
 80028a2:	2b08      	cmp	r3, #8
 80028a4:	d159      	bne.n	800295a <HAL_RCC_OscConfig+0xf6>
 80028a6:	4bad      	ldr	r3, [pc, #692]	; (8002b5c <HAL_RCC_OscConfig+0x2f8>)
 80028a8:	685b      	ldr	r3, [r3, #4]
 80028aa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80028ae:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80028b2:	d152      	bne.n	800295a <HAL_RCC_OscConfig+0xf6>
 80028b4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80028b8:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028bc:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 80028c0:	fa93 f3a3 	rbit	r3, r3
 80028c4:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80028c8:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80028cc:	fab3 f383 	clz	r3, r3
 80028d0:	b2db      	uxtb	r3, r3
 80028d2:	095b      	lsrs	r3, r3, #5
 80028d4:	b2db      	uxtb	r3, r3
 80028d6:	f043 0301 	orr.w	r3, r3, #1
 80028da:	b2db      	uxtb	r3, r3
 80028dc:	2b01      	cmp	r3, #1
 80028de:	d102      	bne.n	80028e6 <HAL_RCC_OscConfig+0x82>
 80028e0:	4b9e      	ldr	r3, [pc, #632]	; (8002b5c <HAL_RCC_OscConfig+0x2f8>)
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	e015      	b.n	8002912 <HAL_RCC_OscConfig+0xae>
 80028e6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80028ea:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028ee:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 80028f2:	fa93 f3a3 	rbit	r3, r3
 80028f6:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 80028fa:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80028fe:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8002902:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 8002906:	fa93 f3a3 	rbit	r3, r3
 800290a:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 800290e:	4b93      	ldr	r3, [pc, #588]	; (8002b5c <HAL_RCC_OscConfig+0x2f8>)
 8002910:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002912:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002916:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 800291a:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 800291e:	fa92 f2a2 	rbit	r2, r2
 8002922:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 8002926:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 800292a:	fab2 f282 	clz	r2, r2
 800292e:	b2d2      	uxtb	r2, r2
 8002930:	f042 0220 	orr.w	r2, r2, #32
 8002934:	b2d2      	uxtb	r2, r2
 8002936:	f002 021f 	and.w	r2, r2, #31
 800293a:	2101      	movs	r1, #1
 800293c:	fa01 f202 	lsl.w	r2, r1, r2
 8002940:	4013      	ands	r3, r2
 8002942:	2b00      	cmp	r3, #0
 8002944:	f000 810c 	beq.w	8002b60 <HAL_RCC_OscConfig+0x2fc>
 8002948:	1d3b      	adds	r3, r7, #4
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	685b      	ldr	r3, [r3, #4]
 800294e:	2b00      	cmp	r3, #0
 8002950:	f040 8106 	bne.w	8002b60 <HAL_RCC_OscConfig+0x2fc>
      {
        return HAL_ERROR;
 8002954:	2301      	movs	r3, #1
 8002956:	f000 be86 	b.w	8003666 <HAL_RCC_OscConfig+0xe02>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800295a:	1d3b      	adds	r3, r7, #4
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	685b      	ldr	r3, [r3, #4]
 8002960:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002964:	d106      	bne.n	8002974 <HAL_RCC_OscConfig+0x110>
 8002966:	4b7d      	ldr	r3, [pc, #500]	; (8002b5c <HAL_RCC_OscConfig+0x2f8>)
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	4a7c      	ldr	r2, [pc, #496]	; (8002b5c <HAL_RCC_OscConfig+0x2f8>)
 800296c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002970:	6013      	str	r3, [r2, #0]
 8002972:	e030      	b.n	80029d6 <HAL_RCC_OscConfig+0x172>
 8002974:	1d3b      	adds	r3, r7, #4
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	685b      	ldr	r3, [r3, #4]
 800297a:	2b00      	cmp	r3, #0
 800297c:	d10c      	bne.n	8002998 <HAL_RCC_OscConfig+0x134>
 800297e:	4b77      	ldr	r3, [pc, #476]	; (8002b5c <HAL_RCC_OscConfig+0x2f8>)
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	4a76      	ldr	r2, [pc, #472]	; (8002b5c <HAL_RCC_OscConfig+0x2f8>)
 8002984:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002988:	6013      	str	r3, [r2, #0]
 800298a:	4b74      	ldr	r3, [pc, #464]	; (8002b5c <HAL_RCC_OscConfig+0x2f8>)
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	4a73      	ldr	r2, [pc, #460]	; (8002b5c <HAL_RCC_OscConfig+0x2f8>)
 8002990:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002994:	6013      	str	r3, [r2, #0]
 8002996:	e01e      	b.n	80029d6 <HAL_RCC_OscConfig+0x172>
 8002998:	1d3b      	adds	r3, r7, #4
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	685b      	ldr	r3, [r3, #4]
 800299e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80029a2:	d10c      	bne.n	80029be <HAL_RCC_OscConfig+0x15a>
 80029a4:	4b6d      	ldr	r3, [pc, #436]	; (8002b5c <HAL_RCC_OscConfig+0x2f8>)
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	4a6c      	ldr	r2, [pc, #432]	; (8002b5c <HAL_RCC_OscConfig+0x2f8>)
 80029aa:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80029ae:	6013      	str	r3, [r2, #0]
 80029b0:	4b6a      	ldr	r3, [pc, #424]	; (8002b5c <HAL_RCC_OscConfig+0x2f8>)
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	4a69      	ldr	r2, [pc, #420]	; (8002b5c <HAL_RCC_OscConfig+0x2f8>)
 80029b6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80029ba:	6013      	str	r3, [r2, #0]
 80029bc:	e00b      	b.n	80029d6 <HAL_RCC_OscConfig+0x172>
 80029be:	4b67      	ldr	r3, [pc, #412]	; (8002b5c <HAL_RCC_OscConfig+0x2f8>)
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	4a66      	ldr	r2, [pc, #408]	; (8002b5c <HAL_RCC_OscConfig+0x2f8>)
 80029c4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80029c8:	6013      	str	r3, [r2, #0]
 80029ca:	4b64      	ldr	r3, [pc, #400]	; (8002b5c <HAL_RCC_OscConfig+0x2f8>)
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	4a63      	ldr	r2, [pc, #396]	; (8002b5c <HAL_RCC_OscConfig+0x2f8>)
 80029d0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80029d4:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80029d6:	4b61      	ldr	r3, [pc, #388]	; (8002b5c <HAL_RCC_OscConfig+0x2f8>)
 80029d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029da:	f023 020f 	bic.w	r2, r3, #15
 80029de:	1d3b      	adds	r3, r7, #4
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	689b      	ldr	r3, [r3, #8]
 80029e4:	495d      	ldr	r1, [pc, #372]	; (8002b5c <HAL_RCC_OscConfig+0x2f8>)
 80029e6:	4313      	orrs	r3, r2
 80029e8:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80029ea:	1d3b      	adds	r3, r7, #4
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	685b      	ldr	r3, [r3, #4]
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d059      	beq.n	8002aa8 <HAL_RCC_OscConfig+0x244>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029f4:	f7ff f830 	bl	8001a58 <HAL_GetTick>
 80029f8:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80029fc:	e00a      	b.n	8002a14 <HAL_RCC_OscConfig+0x1b0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80029fe:	f7ff f82b 	bl	8001a58 <HAL_GetTick>
 8002a02:	4602      	mov	r2, r0
 8002a04:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002a08:	1ad3      	subs	r3, r2, r3
 8002a0a:	2b64      	cmp	r3, #100	; 0x64
 8002a0c:	d902      	bls.n	8002a14 <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 8002a0e:	2303      	movs	r3, #3
 8002a10:	f000 be29 	b.w	8003666 <HAL_RCC_OscConfig+0xe02>
 8002a14:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002a18:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a1c:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8002a20:	fa93 f3a3 	rbit	r3, r3
 8002a24:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 8002a28:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a2c:	fab3 f383 	clz	r3, r3
 8002a30:	b2db      	uxtb	r3, r3
 8002a32:	095b      	lsrs	r3, r3, #5
 8002a34:	b2db      	uxtb	r3, r3
 8002a36:	f043 0301 	orr.w	r3, r3, #1
 8002a3a:	b2db      	uxtb	r3, r3
 8002a3c:	2b01      	cmp	r3, #1
 8002a3e:	d102      	bne.n	8002a46 <HAL_RCC_OscConfig+0x1e2>
 8002a40:	4b46      	ldr	r3, [pc, #280]	; (8002b5c <HAL_RCC_OscConfig+0x2f8>)
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	e015      	b.n	8002a72 <HAL_RCC_OscConfig+0x20e>
 8002a46:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002a4a:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a4e:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 8002a52:	fa93 f3a3 	rbit	r3, r3
 8002a56:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8002a5a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002a5e:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8002a62:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 8002a66:	fa93 f3a3 	rbit	r3, r3
 8002a6a:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 8002a6e:	4b3b      	ldr	r3, [pc, #236]	; (8002b5c <HAL_RCC_OscConfig+0x2f8>)
 8002a70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a72:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002a76:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 8002a7a:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8002a7e:	fa92 f2a2 	rbit	r2, r2
 8002a82:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 8002a86:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 8002a8a:	fab2 f282 	clz	r2, r2
 8002a8e:	b2d2      	uxtb	r2, r2
 8002a90:	f042 0220 	orr.w	r2, r2, #32
 8002a94:	b2d2      	uxtb	r2, r2
 8002a96:	f002 021f 	and.w	r2, r2, #31
 8002a9a:	2101      	movs	r1, #1
 8002a9c:	fa01 f202 	lsl.w	r2, r1, r2
 8002aa0:	4013      	ands	r3, r2
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d0ab      	beq.n	80029fe <HAL_RCC_OscConfig+0x19a>
 8002aa6:	e05c      	b.n	8002b62 <HAL_RCC_OscConfig+0x2fe>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002aa8:	f7fe ffd6 	bl	8001a58 <HAL_GetTick>
 8002aac:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002ab0:	e00a      	b.n	8002ac8 <HAL_RCC_OscConfig+0x264>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002ab2:	f7fe ffd1 	bl	8001a58 <HAL_GetTick>
 8002ab6:	4602      	mov	r2, r0
 8002ab8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002abc:	1ad3      	subs	r3, r2, r3
 8002abe:	2b64      	cmp	r3, #100	; 0x64
 8002ac0:	d902      	bls.n	8002ac8 <HAL_RCC_OscConfig+0x264>
          {
            return HAL_TIMEOUT;
 8002ac2:	2303      	movs	r3, #3
 8002ac4:	f000 bdcf 	b.w	8003666 <HAL_RCC_OscConfig+0xe02>
 8002ac8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002acc:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ad0:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 8002ad4:	fa93 f3a3 	rbit	r3, r3
 8002ad8:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 8002adc:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002ae0:	fab3 f383 	clz	r3, r3
 8002ae4:	b2db      	uxtb	r3, r3
 8002ae6:	095b      	lsrs	r3, r3, #5
 8002ae8:	b2db      	uxtb	r3, r3
 8002aea:	f043 0301 	orr.w	r3, r3, #1
 8002aee:	b2db      	uxtb	r3, r3
 8002af0:	2b01      	cmp	r3, #1
 8002af2:	d102      	bne.n	8002afa <HAL_RCC_OscConfig+0x296>
 8002af4:	4b19      	ldr	r3, [pc, #100]	; (8002b5c <HAL_RCC_OscConfig+0x2f8>)
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	e015      	b.n	8002b26 <HAL_RCC_OscConfig+0x2c2>
 8002afa:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002afe:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b02:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8002b06:	fa93 f3a3 	rbit	r3, r3
 8002b0a:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8002b0e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002b12:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8002b16:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 8002b1a:	fa93 f3a3 	rbit	r3, r3
 8002b1e:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 8002b22:	4b0e      	ldr	r3, [pc, #56]	; (8002b5c <HAL_RCC_OscConfig+0x2f8>)
 8002b24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b26:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002b2a:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 8002b2e:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8002b32:	fa92 f2a2 	rbit	r2, r2
 8002b36:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 8002b3a:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 8002b3e:	fab2 f282 	clz	r2, r2
 8002b42:	b2d2      	uxtb	r2, r2
 8002b44:	f042 0220 	orr.w	r2, r2, #32
 8002b48:	b2d2      	uxtb	r2, r2
 8002b4a:	f002 021f 	and.w	r2, r2, #31
 8002b4e:	2101      	movs	r1, #1
 8002b50:	fa01 f202 	lsl.w	r2, r1, r2
 8002b54:	4013      	ands	r3, r2
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d1ab      	bne.n	8002ab2 <HAL_RCC_OscConfig+0x24e>
 8002b5a:	e002      	b.n	8002b62 <HAL_RCC_OscConfig+0x2fe>
 8002b5c:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b60:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002b62:	1d3b      	adds	r3, r7, #4
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	f003 0302 	and.w	r3, r3, #2
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	f000 816f 	beq.w	8002e50 <HAL_RCC_OscConfig+0x5ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8002b72:	4bd0      	ldr	r3, [pc, #832]	; (8002eb4 <HAL_RCC_OscConfig+0x650>)
 8002b74:	685b      	ldr	r3, [r3, #4]
 8002b76:	f003 030c 	and.w	r3, r3, #12
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d00b      	beq.n	8002b96 <HAL_RCC_OscConfig+0x332>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002b7e:	4bcd      	ldr	r3, [pc, #820]	; (8002eb4 <HAL_RCC_OscConfig+0x650>)
 8002b80:	685b      	ldr	r3, [r3, #4]
 8002b82:	f003 030c 	and.w	r3, r3, #12
 8002b86:	2b08      	cmp	r3, #8
 8002b88:	d16c      	bne.n	8002c64 <HAL_RCC_OscConfig+0x400>
 8002b8a:	4bca      	ldr	r3, [pc, #808]	; (8002eb4 <HAL_RCC_OscConfig+0x650>)
 8002b8c:	685b      	ldr	r3, [r3, #4]
 8002b8e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d166      	bne.n	8002c64 <HAL_RCC_OscConfig+0x400>
 8002b96:	2302      	movs	r3, #2
 8002b98:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b9c:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 8002ba0:	fa93 f3a3 	rbit	r3, r3
 8002ba4:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 8002ba8:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002bac:	fab3 f383 	clz	r3, r3
 8002bb0:	b2db      	uxtb	r3, r3
 8002bb2:	095b      	lsrs	r3, r3, #5
 8002bb4:	b2db      	uxtb	r3, r3
 8002bb6:	f043 0301 	orr.w	r3, r3, #1
 8002bba:	b2db      	uxtb	r3, r3
 8002bbc:	2b01      	cmp	r3, #1
 8002bbe:	d102      	bne.n	8002bc6 <HAL_RCC_OscConfig+0x362>
 8002bc0:	4bbc      	ldr	r3, [pc, #752]	; (8002eb4 <HAL_RCC_OscConfig+0x650>)
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	e013      	b.n	8002bee <HAL_RCC_OscConfig+0x38a>
 8002bc6:	2302      	movs	r3, #2
 8002bc8:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bcc:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 8002bd0:	fa93 f3a3 	rbit	r3, r3
 8002bd4:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8002bd8:	2302      	movs	r3, #2
 8002bda:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8002bde:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8002be2:	fa93 f3a3 	rbit	r3, r3
 8002be6:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 8002bea:	4bb2      	ldr	r3, [pc, #712]	; (8002eb4 <HAL_RCC_OscConfig+0x650>)
 8002bec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bee:	2202      	movs	r2, #2
 8002bf0:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 8002bf4:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8002bf8:	fa92 f2a2 	rbit	r2, r2
 8002bfc:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 8002c00:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 8002c04:	fab2 f282 	clz	r2, r2
 8002c08:	b2d2      	uxtb	r2, r2
 8002c0a:	f042 0220 	orr.w	r2, r2, #32
 8002c0e:	b2d2      	uxtb	r2, r2
 8002c10:	f002 021f 	and.w	r2, r2, #31
 8002c14:	2101      	movs	r1, #1
 8002c16:	fa01 f202 	lsl.w	r2, r1, r2
 8002c1a:	4013      	ands	r3, r2
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d007      	beq.n	8002c30 <HAL_RCC_OscConfig+0x3cc>
 8002c20:	1d3b      	adds	r3, r7, #4
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	691b      	ldr	r3, [r3, #16]
 8002c26:	2b01      	cmp	r3, #1
 8002c28:	d002      	beq.n	8002c30 <HAL_RCC_OscConfig+0x3cc>
      {
        return HAL_ERROR;
 8002c2a:	2301      	movs	r3, #1
 8002c2c:	f000 bd1b 	b.w	8003666 <HAL_RCC_OscConfig+0xe02>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c30:	4ba0      	ldr	r3, [pc, #640]	; (8002eb4 <HAL_RCC_OscConfig+0x650>)
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002c38:	1d3b      	adds	r3, r7, #4
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	695b      	ldr	r3, [r3, #20]
 8002c3e:	21f8      	movs	r1, #248	; 0xf8
 8002c40:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c44:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8002c48:	fa91 f1a1 	rbit	r1, r1
 8002c4c:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 8002c50:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 8002c54:	fab1 f181 	clz	r1, r1
 8002c58:	b2c9      	uxtb	r1, r1
 8002c5a:	408b      	lsls	r3, r1
 8002c5c:	4995      	ldr	r1, [pc, #596]	; (8002eb4 <HAL_RCC_OscConfig+0x650>)
 8002c5e:	4313      	orrs	r3, r2
 8002c60:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002c62:	e0f5      	b.n	8002e50 <HAL_RCC_OscConfig+0x5ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002c64:	1d3b      	adds	r3, r7, #4
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	691b      	ldr	r3, [r3, #16]
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	f000 8085 	beq.w	8002d7a <HAL_RCC_OscConfig+0x516>
 8002c70:	2301      	movs	r3, #1
 8002c72:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c76:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 8002c7a:	fa93 f3a3 	rbit	r3, r3
 8002c7e:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 8002c82:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002c86:	fab3 f383 	clz	r3, r3
 8002c8a:	b2db      	uxtb	r3, r3
 8002c8c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002c90:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002c94:	009b      	lsls	r3, r3, #2
 8002c96:	461a      	mov	r2, r3
 8002c98:	2301      	movs	r3, #1
 8002c9a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c9c:	f7fe fedc 	bl	8001a58 <HAL_GetTick>
 8002ca0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ca4:	e00a      	b.n	8002cbc <HAL_RCC_OscConfig+0x458>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002ca6:	f7fe fed7 	bl	8001a58 <HAL_GetTick>
 8002caa:	4602      	mov	r2, r0
 8002cac:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002cb0:	1ad3      	subs	r3, r2, r3
 8002cb2:	2b02      	cmp	r3, #2
 8002cb4:	d902      	bls.n	8002cbc <HAL_RCC_OscConfig+0x458>
          {
            return HAL_TIMEOUT;
 8002cb6:	2303      	movs	r3, #3
 8002cb8:	f000 bcd5 	b.w	8003666 <HAL_RCC_OscConfig+0xe02>
 8002cbc:	2302      	movs	r3, #2
 8002cbe:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cc2:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 8002cc6:	fa93 f3a3 	rbit	r3, r3
 8002cca:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 8002cce:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002cd2:	fab3 f383 	clz	r3, r3
 8002cd6:	b2db      	uxtb	r3, r3
 8002cd8:	095b      	lsrs	r3, r3, #5
 8002cda:	b2db      	uxtb	r3, r3
 8002cdc:	f043 0301 	orr.w	r3, r3, #1
 8002ce0:	b2db      	uxtb	r3, r3
 8002ce2:	2b01      	cmp	r3, #1
 8002ce4:	d102      	bne.n	8002cec <HAL_RCC_OscConfig+0x488>
 8002ce6:	4b73      	ldr	r3, [pc, #460]	; (8002eb4 <HAL_RCC_OscConfig+0x650>)
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	e013      	b.n	8002d14 <HAL_RCC_OscConfig+0x4b0>
 8002cec:	2302      	movs	r3, #2
 8002cee:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cf2:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 8002cf6:	fa93 f3a3 	rbit	r3, r3
 8002cfa:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8002cfe:	2302      	movs	r3, #2
 8002d00:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8002d04:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8002d08:	fa93 f3a3 	rbit	r3, r3
 8002d0c:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 8002d10:	4b68      	ldr	r3, [pc, #416]	; (8002eb4 <HAL_RCC_OscConfig+0x650>)
 8002d12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d14:	2202      	movs	r2, #2
 8002d16:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 8002d1a:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8002d1e:	fa92 f2a2 	rbit	r2, r2
 8002d22:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 8002d26:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 8002d2a:	fab2 f282 	clz	r2, r2
 8002d2e:	b2d2      	uxtb	r2, r2
 8002d30:	f042 0220 	orr.w	r2, r2, #32
 8002d34:	b2d2      	uxtb	r2, r2
 8002d36:	f002 021f 	and.w	r2, r2, #31
 8002d3a:	2101      	movs	r1, #1
 8002d3c:	fa01 f202 	lsl.w	r2, r1, r2
 8002d40:	4013      	ands	r3, r2
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d0af      	beq.n	8002ca6 <HAL_RCC_OscConfig+0x442>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d46:	4b5b      	ldr	r3, [pc, #364]	; (8002eb4 <HAL_RCC_OscConfig+0x650>)
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002d4e:	1d3b      	adds	r3, r7, #4
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	695b      	ldr	r3, [r3, #20]
 8002d54:	21f8      	movs	r1, #248	; 0xf8
 8002d56:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d5a:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8002d5e:	fa91 f1a1 	rbit	r1, r1
 8002d62:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 8002d66:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 8002d6a:	fab1 f181 	clz	r1, r1
 8002d6e:	b2c9      	uxtb	r1, r1
 8002d70:	408b      	lsls	r3, r1
 8002d72:	4950      	ldr	r1, [pc, #320]	; (8002eb4 <HAL_RCC_OscConfig+0x650>)
 8002d74:	4313      	orrs	r3, r2
 8002d76:	600b      	str	r3, [r1, #0]
 8002d78:	e06a      	b.n	8002e50 <HAL_RCC_OscConfig+0x5ec>
 8002d7a:	2301      	movs	r3, #1
 8002d7c:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d80:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8002d84:	fa93 f3a3 	rbit	r3, r3
 8002d88:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 8002d8c:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002d90:	fab3 f383 	clz	r3, r3
 8002d94:	b2db      	uxtb	r3, r3
 8002d96:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002d9a:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002d9e:	009b      	lsls	r3, r3, #2
 8002da0:	461a      	mov	r2, r3
 8002da2:	2300      	movs	r3, #0
 8002da4:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002da6:	f7fe fe57 	bl	8001a58 <HAL_GetTick>
 8002daa:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002dae:	e00a      	b.n	8002dc6 <HAL_RCC_OscConfig+0x562>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002db0:	f7fe fe52 	bl	8001a58 <HAL_GetTick>
 8002db4:	4602      	mov	r2, r0
 8002db6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002dba:	1ad3      	subs	r3, r2, r3
 8002dbc:	2b02      	cmp	r3, #2
 8002dbe:	d902      	bls.n	8002dc6 <HAL_RCC_OscConfig+0x562>
          {
            return HAL_TIMEOUT;
 8002dc0:	2303      	movs	r3, #3
 8002dc2:	f000 bc50 	b.w	8003666 <HAL_RCC_OscConfig+0xe02>
 8002dc6:	2302      	movs	r3, #2
 8002dc8:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002dcc:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8002dd0:	fa93 f3a3 	rbit	r3, r3
 8002dd4:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 8002dd8:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002ddc:	fab3 f383 	clz	r3, r3
 8002de0:	b2db      	uxtb	r3, r3
 8002de2:	095b      	lsrs	r3, r3, #5
 8002de4:	b2db      	uxtb	r3, r3
 8002de6:	f043 0301 	orr.w	r3, r3, #1
 8002dea:	b2db      	uxtb	r3, r3
 8002dec:	2b01      	cmp	r3, #1
 8002dee:	d102      	bne.n	8002df6 <HAL_RCC_OscConfig+0x592>
 8002df0:	4b30      	ldr	r3, [pc, #192]	; (8002eb4 <HAL_RCC_OscConfig+0x650>)
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	e013      	b.n	8002e1e <HAL_RCC_OscConfig+0x5ba>
 8002df6:	2302      	movs	r3, #2
 8002df8:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002dfc:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8002e00:	fa93 f3a3 	rbit	r3, r3
 8002e04:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8002e08:	2302      	movs	r3, #2
 8002e0a:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8002e0e:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8002e12:	fa93 f3a3 	rbit	r3, r3
 8002e16:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8002e1a:	4b26      	ldr	r3, [pc, #152]	; (8002eb4 <HAL_RCC_OscConfig+0x650>)
 8002e1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e1e:	2202      	movs	r2, #2
 8002e20:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 8002e24:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8002e28:	fa92 f2a2 	rbit	r2, r2
 8002e2c:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 8002e30:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8002e34:	fab2 f282 	clz	r2, r2
 8002e38:	b2d2      	uxtb	r2, r2
 8002e3a:	f042 0220 	orr.w	r2, r2, #32
 8002e3e:	b2d2      	uxtb	r2, r2
 8002e40:	f002 021f 	and.w	r2, r2, #31
 8002e44:	2101      	movs	r1, #1
 8002e46:	fa01 f202 	lsl.w	r2, r1, r2
 8002e4a:	4013      	ands	r3, r2
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d1af      	bne.n	8002db0 <HAL_RCC_OscConfig+0x54c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002e50:	1d3b      	adds	r3, r7, #4
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	f003 0308 	and.w	r3, r3, #8
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	f000 80da 	beq.w	8003014 <HAL_RCC_OscConfig+0x7b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002e60:	1d3b      	adds	r3, r7, #4
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	699b      	ldr	r3, [r3, #24]
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d069      	beq.n	8002f3e <HAL_RCC_OscConfig+0x6da>
 8002e6a:	2301      	movs	r3, #1
 8002e6c:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e70:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8002e74:	fa93 f3a3 	rbit	r3, r3
 8002e78:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 8002e7c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002e80:	fab3 f383 	clz	r3, r3
 8002e84:	b2db      	uxtb	r3, r3
 8002e86:	461a      	mov	r2, r3
 8002e88:	4b0b      	ldr	r3, [pc, #44]	; (8002eb8 <HAL_RCC_OscConfig+0x654>)
 8002e8a:	4413      	add	r3, r2
 8002e8c:	009b      	lsls	r3, r3, #2
 8002e8e:	461a      	mov	r2, r3
 8002e90:	2301      	movs	r3, #1
 8002e92:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e94:	f7fe fde0 	bl	8001a58 <HAL_GetTick>
 8002e98:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002e9c:	e00e      	b.n	8002ebc <HAL_RCC_OscConfig+0x658>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002e9e:	f7fe fddb 	bl	8001a58 <HAL_GetTick>
 8002ea2:	4602      	mov	r2, r0
 8002ea4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002ea8:	1ad3      	subs	r3, r2, r3
 8002eaa:	2b02      	cmp	r3, #2
 8002eac:	d906      	bls.n	8002ebc <HAL_RCC_OscConfig+0x658>
        {
          return HAL_TIMEOUT;
 8002eae:	2303      	movs	r3, #3
 8002eb0:	e3d9      	b.n	8003666 <HAL_RCC_OscConfig+0xe02>
 8002eb2:	bf00      	nop
 8002eb4:	40021000 	.word	0x40021000
 8002eb8:	10908120 	.word	0x10908120
 8002ebc:	2302      	movs	r3, #2
 8002ebe:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ec2:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8002ec6:	fa93 f3a3 	rbit	r3, r3
 8002eca:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8002ece:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8002ed2:	2202      	movs	r2, #2
 8002ed4:	601a      	str	r2, [r3, #0]
 8002ed6:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	fa93 f2a3 	rbit	r2, r3
 8002ee0:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8002ee4:	601a      	str	r2, [r3, #0]
 8002ee6:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8002eea:	2202      	movs	r2, #2
 8002eec:	601a      	str	r2, [r3, #0]
 8002eee:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	fa93 f2a3 	rbit	r2, r3
 8002ef8:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8002efc:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002efe:	4ba5      	ldr	r3, [pc, #660]	; (8003194 <HAL_RCC_OscConfig+0x930>)
 8002f00:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002f02:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8002f06:	2102      	movs	r1, #2
 8002f08:	6019      	str	r1, [r3, #0]
 8002f0a:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	fa93 f1a3 	rbit	r1, r3
 8002f14:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8002f18:	6019      	str	r1, [r3, #0]
  return result;
 8002f1a:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	fab3 f383 	clz	r3, r3
 8002f24:	b2db      	uxtb	r3, r3
 8002f26:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8002f2a:	b2db      	uxtb	r3, r3
 8002f2c:	f003 031f 	and.w	r3, r3, #31
 8002f30:	2101      	movs	r1, #1
 8002f32:	fa01 f303 	lsl.w	r3, r1, r3
 8002f36:	4013      	ands	r3, r2
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d0b0      	beq.n	8002e9e <HAL_RCC_OscConfig+0x63a>
 8002f3c:	e06a      	b.n	8003014 <HAL_RCC_OscConfig+0x7b0>
 8002f3e:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8002f42:	2201      	movs	r2, #1
 8002f44:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f46:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	fa93 f2a3 	rbit	r2, r3
 8002f50:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8002f54:	601a      	str	r2, [r3, #0]
  return result;
 8002f56:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8002f5a:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002f5c:	fab3 f383 	clz	r3, r3
 8002f60:	b2db      	uxtb	r3, r3
 8002f62:	461a      	mov	r2, r3
 8002f64:	4b8c      	ldr	r3, [pc, #560]	; (8003198 <HAL_RCC_OscConfig+0x934>)
 8002f66:	4413      	add	r3, r2
 8002f68:	009b      	lsls	r3, r3, #2
 8002f6a:	461a      	mov	r2, r3
 8002f6c:	2300      	movs	r3, #0
 8002f6e:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002f70:	f7fe fd72 	bl	8001a58 <HAL_GetTick>
 8002f74:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002f78:	e009      	b.n	8002f8e <HAL_RCC_OscConfig+0x72a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002f7a:	f7fe fd6d 	bl	8001a58 <HAL_GetTick>
 8002f7e:	4602      	mov	r2, r0
 8002f80:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002f84:	1ad3      	subs	r3, r2, r3
 8002f86:	2b02      	cmp	r3, #2
 8002f88:	d901      	bls.n	8002f8e <HAL_RCC_OscConfig+0x72a>
        {
          return HAL_TIMEOUT;
 8002f8a:	2303      	movs	r3, #3
 8002f8c:	e36b      	b.n	8003666 <HAL_RCC_OscConfig+0xe02>
 8002f8e:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8002f92:	2202      	movs	r2, #2
 8002f94:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f96:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	fa93 f2a3 	rbit	r2, r3
 8002fa0:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8002fa4:	601a      	str	r2, [r3, #0]
 8002fa6:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8002faa:	2202      	movs	r2, #2
 8002fac:	601a      	str	r2, [r3, #0]
 8002fae:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	fa93 f2a3 	rbit	r2, r3
 8002fb8:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8002fbc:	601a      	str	r2, [r3, #0]
 8002fbe:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8002fc2:	2202      	movs	r2, #2
 8002fc4:	601a      	str	r2, [r3, #0]
 8002fc6:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	fa93 f2a3 	rbit	r2, r3
 8002fd0:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8002fd4:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002fd6:	4b6f      	ldr	r3, [pc, #444]	; (8003194 <HAL_RCC_OscConfig+0x930>)
 8002fd8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002fda:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8002fde:	2102      	movs	r1, #2
 8002fe0:	6019      	str	r1, [r3, #0]
 8002fe2:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	fa93 f1a3 	rbit	r1, r3
 8002fec:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8002ff0:	6019      	str	r1, [r3, #0]
  return result;
 8002ff2:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	fab3 f383 	clz	r3, r3
 8002ffc:	b2db      	uxtb	r3, r3
 8002ffe:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8003002:	b2db      	uxtb	r3, r3
 8003004:	f003 031f 	and.w	r3, r3, #31
 8003008:	2101      	movs	r1, #1
 800300a:	fa01 f303 	lsl.w	r3, r1, r3
 800300e:	4013      	ands	r3, r2
 8003010:	2b00      	cmp	r3, #0
 8003012:	d1b2      	bne.n	8002f7a <HAL_RCC_OscConfig+0x716>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003014:	1d3b      	adds	r3, r7, #4
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	f003 0304 	and.w	r3, r3, #4
 800301e:	2b00      	cmp	r3, #0
 8003020:	f000 8158 	beq.w	80032d4 <HAL_RCC_OscConfig+0xa70>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003024:	2300      	movs	r3, #0
 8003026:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800302a:	4b5a      	ldr	r3, [pc, #360]	; (8003194 <HAL_RCC_OscConfig+0x930>)
 800302c:	69db      	ldr	r3, [r3, #28]
 800302e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003032:	2b00      	cmp	r3, #0
 8003034:	d112      	bne.n	800305c <HAL_RCC_OscConfig+0x7f8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003036:	4b57      	ldr	r3, [pc, #348]	; (8003194 <HAL_RCC_OscConfig+0x930>)
 8003038:	69db      	ldr	r3, [r3, #28]
 800303a:	4a56      	ldr	r2, [pc, #344]	; (8003194 <HAL_RCC_OscConfig+0x930>)
 800303c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003040:	61d3      	str	r3, [r2, #28]
 8003042:	4b54      	ldr	r3, [pc, #336]	; (8003194 <HAL_RCC_OscConfig+0x930>)
 8003044:	69db      	ldr	r3, [r3, #28]
 8003046:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 800304a:	f107 0308 	add.w	r3, r7, #8
 800304e:	601a      	str	r2, [r3, #0]
 8003050:	f107 0308 	add.w	r3, r7, #8
 8003054:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8003056:	2301      	movs	r3, #1
 8003058:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800305c:	4b4f      	ldr	r3, [pc, #316]	; (800319c <HAL_RCC_OscConfig+0x938>)
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003064:	2b00      	cmp	r3, #0
 8003066:	d11a      	bne.n	800309e <HAL_RCC_OscConfig+0x83a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003068:	4b4c      	ldr	r3, [pc, #304]	; (800319c <HAL_RCC_OscConfig+0x938>)
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	4a4b      	ldr	r2, [pc, #300]	; (800319c <HAL_RCC_OscConfig+0x938>)
 800306e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003072:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003074:	f7fe fcf0 	bl	8001a58 <HAL_GetTick>
 8003078:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800307c:	e009      	b.n	8003092 <HAL_RCC_OscConfig+0x82e>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800307e:	f7fe fceb 	bl	8001a58 <HAL_GetTick>
 8003082:	4602      	mov	r2, r0
 8003084:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003088:	1ad3      	subs	r3, r2, r3
 800308a:	2b64      	cmp	r3, #100	; 0x64
 800308c:	d901      	bls.n	8003092 <HAL_RCC_OscConfig+0x82e>
        {
          return HAL_TIMEOUT;
 800308e:	2303      	movs	r3, #3
 8003090:	e2e9      	b.n	8003666 <HAL_RCC_OscConfig+0xe02>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003092:	4b42      	ldr	r3, [pc, #264]	; (800319c <HAL_RCC_OscConfig+0x938>)
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800309a:	2b00      	cmp	r3, #0
 800309c:	d0ef      	beq.n	800307e <HAL_RCC_OscConfig+0x81a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800309e:	1d3b      	adds	r3, r7, #4
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	68db      	ldr	r3, [r3, #12]
 80030a4:	2b01      	cmp	r3, #1
 80030a6:	d106      	bne.n	80030b6 <HAL_RCC_OscConfig+0x852>
 80030a8:	4b3a      	ldr	r3, [pc, #232]	; (8003194 <HAL_RCC_OscConfig+0x930>)
 80030aa:	6a1b      	ldr	r3, [r3, #32]
 80030ac:	4a39      	ldr	r2, [pc, #228]	; (8003194 <HAL_RCC_OscConfig+0x930>)
 80030ae:	f043 0301 	orr.w	r3, r3, #1
 80030b2:	6213      	str	r3, [r2, #32]
 80030b4:	e02f      	b.n	8003116 <HAL_RCC_OscConfig+0x8b2>
 80030b6:	1d3b      	adds	r3, r7, #4
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	68db      	ldr	r3, [r3, #12]
 80030bc:	2b00      	cmp	r3, #0
 80030be:	d10c      	bne.n	80030da <HAL_RCC_OscConfig+0x876>
 80030c0:	4b34      	ldr	r3, [pc, #208]	; (8003194 <HAL_RCC_OscConfig+0x930>)
 80030c2:	6a1b      	ldr	r3, [r3, #32]
 80030c4:	4a33      	ldr	r2, [pc, #204]	; (8003194 <HAL_RCC_OscConfig+0x930>)
 80030c6:	f023 0301 	bic.w	r3, r3, #1
 80030ca:	6213      	str	r3, [r2, #32]
 80030cc:	4b31      	ldr	r3, [pc, #196]	; (8003194 <HAL_RCC_OscConfig+0x930>)
 80030ce:	6a1b      	ldr	r3, [r3, #32]
 80030d0:	4a30      	ldr	r2, [pc, #192]	; (8003194 <HAL_RCC_OscConfig+0x930>)
 80030d2:	f023 0304 	bic.w	r3, r3, #4
 80030d6:	6213      	str	r3, [r2, #32]
 80030d8:	e01d      	b.n	8003116 <HAL_RCC_OscConfig+0x8b2>
 80030da:	1d3b      	adds	r3, r7, #4
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	68db      	ldr	r3, [r3, #12]
 80030e0:	2b05      	cmp	r3, #5
 80030e2:	d10c      	bne.n	80030fe <HAL_RCC_OscConfig+0x89a>
 80030e4:	4b2b      	ldr	r3, [pc, #172]	; (8003194 <HAL_RCC_OscConfig+0x930>)
 80030e6:	6a1b      	ldr	r3, [r3, #32]
 80030e8:	4a2a      	ldr	r2, [pc, #168]	; (8003194 <HAL_RCC_OscConfig+0x930>)
 80030ea:	f043 0304 	orr.w	r3, r3, #4
 80030ee:	6213      	str	r3, [r2, #32]
 80030f0:	4b28      	ldr	r3, [pc, #160]	; (8003194 <HAL_RCC_OscConfig+0x930>)
 80030f2:	6a1b      	ldr	r3, [r3, #32]
 80030f4:	4a27      	ldr	r2, [pc, #156]	; (8003194 <HAL_RCC_OscConfig+0x930>)
 80030f6:	f043 0301 	orr.w	r3, r3, #1
 80030fa:	6213      	str	r3, [r2, #32]
 80030fc:	e00b      	b.n	8003116 <HAL_RCC_OscConfig+0x8b2>
 80030fe:	4b25      	ldr	r3, [pc, #148]	; (8003194 <HAL_RCC_OscConfig+0x930>)
 8003100:	6a1b      	ldr	r3, [r3, #32]
 8003102:	4a24      	ldr	r2, [pc, #144]	; (8003194 <HAL_RCC_OscConfig+0x930>)
 8003104:	f023 0301 	bic.w	r3, r3, #1
 8003108:	6213      	str	r3, [r2, #32]
 800310a:	4b22      	ldr	r3, [pc, #136]	; (8003194 <HAL_RCC_OscConfig+0x930>)
 800310c:	6a1b      	ldr	r3, [r3, #32]
 800310e:	4a21      	ldr	r2, [pc, #132]	; (8003194 <HAL_RCC_OscConfig+0x930>)
 8003110:	f023 0304 	bic.w	r3, r3, #4
 8003114:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003116:	1d3b      	adds	r3, r7, #4
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	68db      	ldr	r3, [r3, #12]
 800311c:	2b00      	cmp	r3, #0
 800311e:	d06b      	beq.n	80031f8 <HAL_RCC_OscConfig+0x994>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003120:	f7fe fc9a 	bl	8001a58 <HAL_GetTick>
 8003124:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003128:	e00b      	b.n	8003142 <HAL_RCC_OscConfig+0x8de>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800312a:	f7fe fc95 	bl	8001a58 <HAL_GetTick>
 800312e:	4602      	mov	r2, r0
 8003130:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003134:	1ad3      	subs	r3, r2, r3
 8003136:	f241 3288 	movw	r2, #5000	; 0x1388
 800313a:	4293      	cmp	r3, r2
 800313c:	d901      	bls.n	8003142 <HAL_RCC_OscConfig+0x8de>
        {
          return HAL_TIMEOUT;
 800313e:	2303      	movs	r3, #3
 8003140:	e291      	b.n	8003666 <HAL_RCC_OscConfig+0xe02>
 8003142:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8003146:	2202      	movs	r2, #2
 8003148:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800314a:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	fa93 f2a3 	rbit	r2, r3
 8003154:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8003158:	601a      	str	r2, [r3, #0]
 800315a:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 800315e:	2202      	movs	r2, #2
 8003160:	601a      	str	r2, [r3, #0]
 8003162:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	fa93 f2a3 	rbit	r2, r3
 800316c:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8003170:	601a      	str	r2, [r3, #0]
  return result;
 8003172:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8003176:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003178:	fab3 f383 	clz	r3, r3
 800317c:	b2db      	uxtb	r3, r3
 800317e:	095b      	lsrs	r3, r3, #5
 8003180:	b2db      	uxtb	r3, r3
 8003182:	f043 0302 	orr.w	r3, r3, #2
 8003186:	b2db      	uxtb	r3, r3
 8003188:	2b02      	cmp	r3, #2
 800318a:	d109      	bne.n	80031a0 <HAL_RCC_OscConfig+0x93c>
 800318c:	4b01      	ldr	r3, [pc, #4]	; (8003194 <HAL_RCC_OscConfig+0x930>)
 800318e:	6a1b      	ldr	r3, [r3, #32]
 8003190:	e014      	b.n	80031bc <HAL_RCC_OscConfig+0x958>
 8003192:	bf00      	nop
 8003194:	40021000 	.word	0x40021000
 8003198:	10908120 	.word	0x10908120
 800319c:	40007000 	.word	0x40007000
 80031a0:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 80031a4:	2202      	movs	r2, #2
 80031a6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031a8:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	fa93 f2a3 	rbit	r2, r3
 80031b2:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 80031b6:	601a      	str	r2, [r3, #0]
 80031b8:	4bbb      	ldr	r3, [pc, #748]	; (80034a8 <HAL_RCC_OscConfig+0xc44>)
 80031ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031bc:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 80031c0:	2102      	movs	r1, #2
 80031c2:	6011      	str	r1, [r2, #0]
 80031c4:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 80031c8:	6812      	ldr	r2, [r2, #0]
 80031ca:	fa92 f1a2 	rbit	r1, r2
 80031ce:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 80031d2:	6011      	str	r1, [r2, #0]
  return result;
 80031d4:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 80031d8:	6812      	ldr	r2, [r2, #0]
 80031da:	fab2 f282 	clz	r2, r2
 80031de:	b2d2      	uxtb	r2, r2
 80031e0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80031e4:	b2d2      	uxtb	r2, r2
 80031e6:	f002 021f 	and.w	r2, r2, #31
 80031ea:	2101      	movs	r1, #1
 80031ec:	fa01 f202 	lsl.w	r2, r1, r2
 80031f0:	4013      	ands	r3, r2
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d099      	beq.n	800312a <HAL_RCC_OscConfig+0x8c6>
 80031f6:	e063      	b.n	80032c0 <HAL_RCC_OscConfig+0xa5c>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80031f8:	f7fe fc2e 	bl	8001a58 <HAL_GetTick>
 80031fc:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003200:	e00b      	b.n	800321a <HAL_RCC_OscConfig+0x9b6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003202:	f7fe fc29 	bl	8001a58 <HAL_GetTick>
 8003206:	4602      	mov	r2, r0
 8003208:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800320c:	1ad3      	subs	r3, r2, r3
 800320e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003212:	4293      	cmp	r3, r2
 8003214:	d901      	bls.n	800321a <HAL_RCC_OscConfig+0x9b6>
        {
          return HAL_TIMEOUT;
 8003216:	2303      	movs	r3, #3
 8003218:	e225      	b.n	8003666 <HAL_RCC_OscConfig+0xe02>
 800321a:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 800321e:	2202      	movs	r2, #2
 8003220:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003222:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	fa93 f2a3 	rbit	r2, r3
 800322c:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8003230:	601a      	str	r2, [r3, #0]
 8003232:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8003236:	2202      	movs	r2, #2
 8003238:	601a      	str	r2, [r3, #0]
 800323a:	f107 0398 	add.w	r3, r7, #152	; 0x98
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	fa93 f2a3 	rbit	r2, r3
 8003244:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8003248:	601a      	str	r2, [r3, #0]
  return result;
 800324a:	f107 0394 	add.w	r3, r7, #148	; 0x94
 800324e:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003250:	fab3 f383 	clz	r3, r3
 8003254:	b2db      	uxtb	r3, r3
 8003256:	095b      	lsrs	r3, r3, #5
 8003258:	b2db      	uxtb	r3, r3
 800325a:	f043 0302 	orr.w	r3, r3, #2
 800325e:	b2db      	uxtb	r3, r3
 8003260:	2b02      	cmp	r3, #2
 8003262:	d102      	bne.n	800326a <HAL_RCC_OscConfig+0xa06>
 8003264:	4b90      	ldr	r3, [pc, #576]	; (80034a8 <HAL_RCC_OscConfig+0xc44>)
 8003266:	6a1b      	ldr	r3, [r3, #32]
 8003268:	e00d      	b.n	8003286 <HAL_RCC_OscConfig+0xa22>
 800326a:	f107 0390 	add.w	r3, r7, #144	; 0x90
 800326e:	2202      	movs	r2, #2
 8003270:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003272:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	fa93 f2a3 	rbit	r2, r3
 800327c:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8003280:	601a      	str	r2, [r3, #0]
 8003282:	4b89      	ldr	r3, [pc, #548]	; (80034a8 <HAL_RCC_OscConfig+0xc44>)
 8003284:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003286:	f107 0288 	add.w	r2, r7, #136	; 0x88
 800328a:	2102      	movs	r1, #2
 800328c:	6011      	str	r1, [r2, #0]
 800328e:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8003292:	6812      	ldr	r2, [r2, #0]
 8003294:	fa92 f1a2 	rbit	r1, r2
 8003298:	f107 0284 	add.w	r2, r7, #132	; 0x84
 800329c:	6011      	str	r1, [r2, #0]
  return result;
 800329e:	f107 0284 	add.w	r2, r7, #132	; 0x84
 80032a2:	6812      	ldr	r2, [r2, #0]
 80032a4:	fab2 f282 	clz	r2, r2
 80032a8:	b2d2      	uxtb	r2, r2
 80032aa:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80032ae:	b2d2      	uxtb	r2, r2
 80032b0:	f002 021f 	and.w	r2, r2, #31
 80032b4:	2101      	movs	r1, #1
 80032b6:	fa01 f202 	lsl.w	r2, r1, r2
 80032ba:	4013      	ands	r3, r2
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d1a0      	bne.n	8003202 <HAL_RCC_OscConfig+0x99e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80032c0:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 80032c4:	2b01      	cmp	r3, #1
 80032c6:	d105      	bne.n	80032d4 <HAL_RCC_OscConfig+0xa70>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80032c8:	4b77      	ldr	r3, [pc, #476]	; (80034a8 <HAL_RCC_OscConfig+0xc44>)
 80032ca:	69db      	ldr	r3, [r3, #28]
 80032cc:	4a76      	ldr	r2, [pc, #472]	; (80034a8 <HAL_RCC_OscConfig+0xc44>)
 80032ce:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80032d2:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80032d4:	1d3b      	adds	r3, r7, #4
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	69db      	ldr	r3, [r3, #28]
 80032da:	2b00      	cmp	r3, #0
 80032dc:	f000 81c2 	beq.w	8003664 <HAL_RCC_OscConfig+0xe00>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80032e0:	4b71      	ldr	r3, [pc, #452]	; (80034a8 <HAL_RCC_OscConfig+0xc44>)
 80032e2:	685b      	ldr	r3, [r3, #4]
 80032e4:	f003 030c 	and.w	r3, r3, #12
 80032e8:	2b08      	cmp	r3, #8
 80032ea:	f000 819c 	beq.w	8003626 <HAL_RCC_OscConfig+0xdc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80032ee:	1d3b      	adds	r3, r7, #4
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	69db      	ldr	r3, [r3, #28]
 80032f4:	2b02      	cmp	r3, #2
 80032f6:	f040 8114 	bne.w	8003522 <HAL_RCC_OscConfig+0xcbe>
 80032fa:	f107 0380 	add.w	r3, r7, #128	; 0x80
 80032fe:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003302:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003304:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	fa93 f2a3 	rbit	r2, r3
 800330e:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8003312:	601a      	str	r2, [r3, #0]
  return result;
 8003314:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8003318:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800331a:	fab3 f383 	clz	r3, r3
 800331e:	b2db      	uxtb	r3, r3
 8003320:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003324:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003328:	009b      	lsls	r3, r3, #2
 800332a:	461a      	mov	r2, r3
 800332c:	2300      	movs	r3, #0
 800332e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003330:	f7fe fb92 	bl	8001a58 <HAL_GetTick>
 8003334:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003338:	e009      	b.n	800334e <HAL_RCC_OscConfig+0xaea>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800333a:	f7fe fb8d 	bl	8001a58 <HAL_GetTick>
 800333e:	4602      	mov	r2, r0
 8003340:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003344:	1ad3      	subs	r3, r2, r3
 8003346:	2b02      	cmp	r3, #2
 8003348:	d901      	bls.n	800334e <HAL_RCC_OscConfig+0xaea>
          {
            return HAL_TIMEOUT;
 800334a:	2303      	movs	r3, #3
 800334c:	e18b      	b.n	8003666 <HAL_RCC_OscConfig+0xe02>
 800334e:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8003352:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003356:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003358:	f107 0378 	add.w	r3, r7, #120	; 0x78
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	fa93 f2a3 	rbit	r2, r3
 8003362:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8003366:	601a      	str	r2, [r3, #0]
  return result;
 8003368:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800336c:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800336e:	fab3 f383 	clz	r3, r3
 8003372:	b2db      	uxtb	r3, r3
 8003374:	095b      	lsrs	r3, r3, #5
 8003376:	b2db      	uxtb	r3, r3
 8003378:	f043 0301 	orr.w	r3, r3, #1
 800337c:	b2db      	uxtb	r3, r3
 800337e:	2b01      	cmp	r3, #1
 8003380:	d102      	bne.n	8003388 <HAL_RCC_OscConfig+0xb24>
 8003382:	4b49      	ldr	r3, [pc, #292]	; (80034a8 <HAL_RCC_OscConfig+0xc44>)
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	e01b      	b.n	80033c0 <HAL_RCC_OscConfig+0xb5c>
 8003388:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800338c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003390:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003392:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	fa93 f2a3 	rbit	r2, r3
 800339c:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80033a0:	601a      	str	r2, [r3, #0]
 80033a2:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80033a6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80033aa:	601a      	str	r2, [r3, #0]
 80033ac:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	fa93 f2a3 	rbit	r2, r3
 80033b6:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80033ba:	601a      	str	r2, [r3, #0]
 80033bc:	4b3a      	ldr	r3, [pc, #232]	; (80034a8 <HAL_RCC_OscConfig+0xc44>)
 80033be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033c0:	f107 0260 	add.w	r2, r7, #96	; 0x60
 80033c4:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80033c8:	6011      	str	r1, [r2, #0]
 80033ca:	f107 0260 	add.w	r2, r7, #96	; 0x60
 80033ce:	6812      	ldr	r2, [r2, #0]
 80033d0:	fa92 f1a2 	rbit	r1, r2
 80033d4:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 80033d8:	6011      	str	r1, [r2, #0]
  return result;
 80033da:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 80033de:	6812      	ldr	r2, [r2, #0]
 80033e0:	fab2 f282 	clz	r2, r2
 80033e4:	b2d2      	uxtb	r2, r2
 80033e6:	f042 0220 	orr.w	r2, r2, #32
 80033ea:	b2d2      	uxtb	r2, r2
 80033ec:	f002 021f 	and.w	r2, r2, #31
 80033f0:	2101      	movs	r1, #1
 80033f2:	fa01 f202 	lsl.w	r2, r1, r2
 80033f6:	4013      	ands	r3, r2
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d19e      	bne.n	800333a <HAL_RCC_OscConfig+0xad6>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80033fc:	4b2a      	ldr	r3, [pc, #168]	; (80034a8 <HAL_RCC_OscConfig+0xc44>)
 80033fe:	685b      	ldr	r3, [r3, #4]
 8003400:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003404:	1d3b      	adds	r3, r7, #4
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	6a59      	ldr	r1, [r3, #36]	; 0x24
 800340a:	1d3b      	adds	r3, r7, #4
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	6a1b      	ldr	r3, [r3, #32]
 8003410:	430b      	orrs	r3, r1
 8003412:	4925      	ldr	r1, [pc, #148]	; (80034a8 <HAL_RCC_OscConfig+0xc44>)
 8003414:	4313      	orrs	r3, r2
 8003416:	604b      	str	r3, [r1, #4]
 8003418:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800341c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003420:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003422:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	fa93 f2a3 	rbit	r2, r3
 800342c:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8003430:	601a      	str	r2, [r3, #0]
  return result;
 8003432:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8003436:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003438:	fab3 f383 	clz	r3, r3
 800343c:	b2db      	uxtb	r3, r3
 800343e:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003442:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003446:	009b      	lsls	r3, r3, #2
 8003448:	461a      	mov	r2, r3
 800344a:	2301      	movs	r3, #1
 800344c:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800344e:	f7fe fb03 	bl	8001a58 <HAL_GetTick>
 8003452:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003456:	e009      	b.n	800346c <HAL_RCC_OscConfig+0xc08>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003458:	f7fe fafe 	bl	8001a58 <HAL_GetTick>
 800345c:	4602      	mov	r2, r0
 800345e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003462:	1ad3      	subs	r3, r2, r3
 8003464:	2b02      	cmp	r3, #2
 8003466:	d901      	bls.n	800346c <HAL_RCC_OscConfig+0xc08>
          {
            return HAL_TIMEOUT;
 8003468:	2303      	movs	r3, #3
 800346a:	e0fc      	b.n	8003666 <HAL_RCC_OscConfig+0xe02>
 800346c:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8003470:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003474:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003476:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	fa93 f2a3 	rbit	r2, r3
 8003480:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8003484:	601a      	str	r2, [r3, #0]
  return result;
 8003486:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800348a:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800348c:	fab3 f383 	clz	r3, r3
 8003490:	b2db      	uxtb	r3, r3
 8003492:	095b      	lsrs	r3, r3, #5
 8003494:	b2db      	uxtb	r3, r3
 8003496:	f043 0301 	orr.w	r3, r3, #1
 800349a:	b2db      	uxtb	r3, r3
 800349c:	2b01      	cmp	r3, #1
 800349e:	d105      	bne.n	80034ac <HAL_RCC_OscConfig+0xc48>
 80034a0:	4b01      	ldr	r3, [pc, #4]	; (80034a8 <HAL_RCC_OscConfig+0xc44>)
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	e01e      	b.n	80034e4 <HAL_RCC_OscConfig+0xc80>
 80034a6:	bf00      	nop
 80034a8:	40021000 	.word	0x40021000
 80034ac:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80034b0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80034b4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034b6:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	fa93 f2a3 	rbit	r2, r3
 80034c0:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80034c4:	601a      	str	r2, [r3, #0]
 80034c6:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80034ca:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80034ce:	601a      	str	r2, [r3, #0]
 80034d0:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	fa93 f2a3 	rbit	r2, r3
 80034da:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80034de:	601a      	str	r2, [r3, #0]
 80034e0:	4b63      	ldr	r3, [pc, #396]	; (8003670 <HAL_RCC_OscConfig+0xe0c>)
 80034e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034e4:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80034e8:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80034ec:	6011      	str	r1, [r2, #0]
 80034ee:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80034f2:	6812      	ldr	r2, [r2, #0]
 80034f4:	fa92 f1a2 	rbit	r1, r2
 80034f8:	f107 0234 	add.w	r2, r7, #52	; 0x34
 80034fc:	6011      	str	r1, [r2, #0]
  return result;
 80034fe:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8003502:	6812      	ldr	r2, [r2, #0]
 8003504:	fab2 f282 	clz	r2, r2
 8003508:	b2d2      	uxtb	r2, r2
 800350a:	f042 0220 	orr.w	r2, r2, #32
 800350e:	b2d2      	uxtb	r2, r2
 8003510:	f002 021f 	and.w	r2, r2, #31
 8003514:	2101      	movs	r1, #1
 8003516:	fa01 f202 	lsl.w	r2, r1, r2
 800351a:	4013      	ands	r3, r2
 800351c:	2b00      	cmp	r3, #0
 800351e:	d09b      	beq.n	8003458 <HAL_RCC_OscConfig+0xbf4>
 8003520:	e0a0      	b.n	8003664 <HAL_RCC_OscConfig+0xe00>
 8003522:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8003526:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800352a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800352c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	fa93 f2a3 	rbit	r2, r3
 8003536:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800353a:	601a      	str	r2, [r3, #0]
  return result;
 800353c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003540:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003542:	fab3 f383 	clz	r3, r3
 8003546:	b2db      	uxtb	r3, r3
 8003548:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800354c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003550:	009b      	lsls	r3, r3, #2
 8003552:	461a      	mov	r2, r3
 8003554:	2300      	movs	r3, #0
 8003556:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003558:	f7fe fa7e 	bl	8001a58 <HAL_GetTick>
 800355c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003560:	e009      	b.n	8003576 <HAL_RCC_OscConfig+0xd12>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003562:	f7fe fa79 	bl	8001a58 <HAL_GetTick>
 8003566:	4602      	mov	r2, r0
 8003568:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800356c:	1ad3      	subs	r3, r2, r3
 800356e:	2b02      	cmp	r3, #2
 8003570:	d901      	bls.n	8003576 <HAL_RCC_OscConfig+0xd12>
          {
            return HAL_TIMEOUT;
 8003572:	2303      	movs	r3, #3
 8003574:	e077      	b.n	8003666 <HAL_RCC_OscConfig+0xe02>
 8003576:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800357a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800357e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003580:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	fa93 f2a3 	rbit	r2, r3
 800358a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800358e:	601a      	str	r2, [r3, #0]
  return result;
 8003590:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003594:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003596:	fab3 f383 	clz	r3, r3
 800359a:	b2db      	uxtb	r3, r3
 800359c:	095b      	lsrs	r3, r3, #5
 800359e:	b2db      	uxtb	r3, r3
 80035a0:	f043 0301 	orr.w	r3, r3, #1
 80035a4:	b2db      	uxtb	r3, r3
 80035a6:	2b01      	cmp	r3, #1
 80035a8:	d102      	bne.n	80035b0 <HAL_RCC_OscConfig+0xd4c>
 80035aa:	4b31      	ldr	r3, [pc, #196]	; (8003670 <HAL_RCC_OscConfig+0xe0c>)
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	e01b      	b.n	80035e8 <HAL_RCC_OscConfig+0xd84>
 80035b0:	f107 0320 	add.w	r3, r7, #32
 80035b4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80035b8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035ba:	f107 0320 	add.w	r3, r7, #32
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	fa93 f2a3 	rbit	r2, r3
 80035c4:	f107 031c 	add.w	r3, r7, #28
 80035c8:	601a      	str	r2, [r3, #0]
 80035ca:	f107 0318 	add.w	r3, r7, #24
 80035ce:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80035d2:	601a      	str	r2, [r3, #0]
 80035d4:	f107 0318 	add.w	r3, r7, #24
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	fa93 f2a3 	rbit	r2, r3
 80035de:	f107 0314 	add.w	r3, r7, #20
 80035e2:	601a      	str	r2, [r3, #0]
 80035e4:	4b22      	ldr	r3, [pc, #136]	; (8003670 <HAL_RCC_OscConfig+0xe0c>)
 80035e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035e8:	f107 0210 	add.w	r2, r7, #16
 80035ec:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80035f0:	6011      	str	r1, [r2, #0]
 80035f2:	f107 0210 	add.w	r2, r7, #16
 80035f6:	6812      	ldr	r2, [r2, #0]
 80035f8:	fa92 f1a2 	rbit	r1, r2
 80035fc:	f107 020c 	add.w	r2, r7, #12
 8003600:	6011      	str	r1, [r2, #0]
  return result;
 8003602:	f107 020c 	add.w	r2, r7, #12
 8003606:	6812      	ldr	r2, [r2, #0]
 8003608:	fab2 f282 	clz	r2, r2
 800360c:	b2d2      	uxtb	r2, r2
 800360e:	f042 0220 	orr.w	r2, r2, #32
 8003612:	b2d2      	uxtb	r2, r2
 8003614:	f002 021f 	and.w	r2, r2, #31
 8003618:	2101      	movs	r1, #1
 800361a:	fa01 f202 	lsl.w	r2, r1, r2
 800361e:	4013      	ands	r3, r2
 8003620:	2b00      	cmp	r3, #0
 8003622:	d19e      	bne.n	8003562 <HAL_RCC_OscConfig+0xcfe>
 8003624:	e01e      	b.n	8003664 <HAL_RCC_OscConfig+0xe00>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003626:	1d3b      	adds	r3, r7, #4
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	69db      	ldr	r3, [r3, #28]
 800362c:	2b01      	cmp	r3, #1
 800362e:	d101      	bne.n	8003634 <HAL_RCC_OscConfig+0xdd0>
      {
        return HAL_ERROR;
 8003630:	2301      	movs	r3, #1
 8003632:	e018      	b.n	8003666 <HAL_RCC_OscConfig+0xe02>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003634:	4b0e      	ldr	r3, [pc, #56]	; (8003670 <HAL_RCC_OscConfig+0xe0c>)
 8003636:	685b      	ldr	r3, [r3, #4]
 8003638:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 800363c:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8003640:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003644:	1d3b      	adds	r3, r7, #4
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	6a1b      	ldr	r3, [r3, #32]
 800364a:	429a      	cmp	r2, r3
 800364c:	d108      	bne.n	8003660 <HAL_RCC_OscConfig+0xdfc>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 800364e:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8003652:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003656:	1d3b      	adds	r3, r7, #4
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 800365c:	429a      	cmp	r2, r3
 800365e:	d001      	beq.n	8003664 <HAL_RCC_OscConfig+0xe00>
#endif
        {
          return HAL_ERROR;
 8003660:	2301      	movs	r3, #1
 8003662:	e000      	b.n	8003666 <HAL_RCC_OscConfig+0xe02>
        }
      }
    }
  }

  return HAL_OK;
 8003664:	2300      	movs	r3, #0
}
 8003666:	4618      	mov	r0, r3
 8003668:	f507 7700 	add.w	r7, r7, #512	; 0x200
 800366c:	46bd      	mov	sp, r7
 800366e:	bd80      	pop	{r7, pc}
 8003670:	40021000 	.word	0x40021000

08003674 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003674:	b580      	push	{r7, lr}
 8003676:	b09e      	sub	sp, #120	; 0x78
 8003678:	af00      	add	r7, sp, #0
 800367a:	6078      	str	r0, [r7, #4]
 800367c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800367e:	2300      	movs	r3, #0
 8003680:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	2b00      	cmp	r3, #0
 8003686:	d101      	bne.n	800368c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003688:	2301      	movs	r3, #1
 800368a:	e162      	b.n	8003952 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800368c:	4b90      	ldr	r3, [pc, #576]	; (80038d0 <HAL_RCC_ClockConfig+0x25c>)
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	f003 0307 	and.w	r3, r3, #7
 8003694:	683a      	ldr	r2, [r7, #0]
 8003696:	429a      	cmp	r2, r3
 8003698:	d910      	bls.n	80036bc <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800369a:	4b8d      	ldr	r3, [pc, #564]	; (80038d0 <HAL_RCC_ClockConfig+0x25c>)
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	f023 0207 	bic.w	r2, r3, #7
 80036a2:	498b      	ldr	r1, [pc, #556]	; (80038d0 <HAL_RCC_ClockConfig+0x25c>)
 80036a4:	683b      	ldr	r3, [r7, #0]
 80036a6:	4313      	orrs	r3, r2
 80036a8:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80036aa:	4b89      	ldr	r3, [pc, #548]	; (80038d0 <HAL_RCC_ClockConfig+0x25c>)
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	f003 0307 	and.w	r3, r3, #7
 80036b2:	683a      	ldr	r2, [r7, #0]
 80036b4:	429a      	cmp	r2, r3
 80036b6:	d001      	beq.n	80036bc <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80036b8:	2301      	movs	r3, #1
 80036ba:	e14a      	b.n	8003952 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	f003 0302 	and.w	r3, r3, #2
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d008      	beq.n	80036da <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80036c8:	4b82      	ldr	r3, [pc, #520]	; (80038d4 <HAL_RCC_ClockConfig+0x260>)
 80036ca:	685b      	ldr	r3, [r3, #4]
 80036cc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	689b      	ldr	r3, [r3, #8]
 80036d4:	497f      	ldr	r1, [pc, #508]	; (80038d4 <HAL_RCC_ClockConfig+0x260>)
 80036d6:	4313      	orrs	r3, r2
 80036d8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	f003 0301 	and.w	r3, r3, #1
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	f000 80dc 	beq.w	80038a0 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	685b      	ldr	r3, [r3, #4]
 80036ec:	2b01      	cmp	r3, #1
 80036ee:	d13c      	bne.n	800376a <HAL_RCC_ClockConfig+0xf6>
 80036f0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80036f4:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036f6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80036f8:	fa93 f3a3 	rbit	r3, r3
 80036fc:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 80036fe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003700:	fab3 f383 	clz	r3, r3
 8003704:	b2db      	uxtb	r3, r3
 8003706:	095b      	lsrs	r3, r3, #5
 8003708:	b2db      	uxtb	r3, r3
 800370a:	f043 0301 	orr.w	r3, r3, #1
 800370e:	b2db      	uxtb	r3, r3
 8003710:	2b01      	cmp	r3, #1
 8003712:	d102      	bne.n	800371a <HAL_RCC_ClockConfig+0xa6>
 8003714:	4b6f      	ldr	r3, [pc, #444]	; (80038d4 <HAL_RCC_ClockConfig+0x260>)
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	e00f      	b.n	800373a <HAL_RCC_ClockConfig+0xc6>
 800371a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800371e:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003720:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003722:	fa93 f3a3 	rbit	r3, r3
 8003726:	667b      	str	r3, [r7, #100]	; 0x64
 8003728:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800372c:	663b      	str	r3, [r7, #96]	; 0x60
 800372e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003730:	fa93 f3a3 	rbit	r3, r3
 8003734:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003736:	4b67      	ldr	r3, [pc, #412]	; (80038d4 <HAL_RCC_ClockConfig+0x260>)
 8003738:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800373a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800373e:	65ba      	str	r2, [r7, #88]	; 0x58
 8003740:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003742:	fa92 f2a2 	rbit	r2, r2
 8003746:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8003748:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800374a:	fab2 f282 	clz	r2, r2
 800374e:	b2d2      	uxtb	r2, r2
 8003750:	f042 0220 	orr.w	r2, r2, #32
 8003754:	b2d2      	uxtb	r2, r2
 8003756:	f002 021f 	and.w	r2, r2, #31
 800375a:	2101      	movs	r1, #1
 800375c:	fa01 f202 	lsl.w	r2, r1, r2
 8003760:	4013      	ands	r3, r2
 8003762:	2b00      	cmp	r3, #0
 8003764:	d17b      	bne.n	800385e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8003766:	2301      	movs	r3, #1
 8003768:	e0f3      	b.n	8003952 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	685b      	ldr	r3, [r3, #4]
 800376e:	2b02      	cmp	r3, #2
 8003770:	d13c      	bne.n	80037ec <HAL_RCC_ClockConfig+0x178>
 8003772:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003776:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003778:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800377a:	fa93 f3a3 	rbit	r3, r3
 800377e:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8003780:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003782:	fab3 f383 	clz	r3, r3
 8003786:	b2db      	uxtb	r3, r3
 8003788:	095b      	lsrs	r3, r3, #5
 800378a:	b2db      	uxtb	r3, r3
 800378c:	f043 0301 	orr.w	r3, r3, #1
 8003790:	b2db      	uxtb	r3, r3
 8003792:	2b01      	cmp	r3, #1
 8003794:	d102      	bne.n	800379c <HAL_RCC_ClockConfig+0x128>
 8003796:	4b4f      	ldr	r3, [pc, #316]	; (80038d4 <HAL_RCC_ClockConfig+0x260>)
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	e00f      	b.n	80037bc <HAL_RCC_ClockConfig+0x148>
 800379c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80037a0:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037a2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80037a4:	fa93 f3a3 	rbit	r3, r3
 80037a8:	647b      	str	r3, [r7, #68]	; 0x44
 80037aa:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80037ae:	643b      	str	r3, [r7, #64]	; 0x40
 80037b0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80037b2:	fa93 f3a3 	rbit	r3, r3
 80037b6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80037b8:	4b46      	ldr	r3, [pc, #280]	; (80038d4 <HAL_RCC_ClockConfig+0x260>)
 80037ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037bc:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80037c0:	63ba      	str	r2, [r7, #56]	; 0x38
 80037c2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80037c4:	fa92 f2a2 	rbit	r2, r2
 80037c8:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 80037ca:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80037cc:	fab2 f282 	clz	r2, r2
 80037d0:	b2d2      	uxtb	r2, r2
 80037d2:	f042 0220 	orr.w	r2, r2, #32
 80037d6:	b2d2      	uxtb	r2, r2
 80037d8:	f002 021f 	and.w	r2, r2, #31
 80037dc:	2101      	movs	r1, #1
 80037de:	fa01 f202 	lsl.w	r2, r1, r2
 80037e2:	4013      	ands	r3, r2
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d13a      	bne.n	800385e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80037e8:	2301      	movs	r3, #1
 80037ea:	e0b2      	b.n	8003952 <HAL_RCC_ClockConfig+0x2de>
 80037ec:	2302      	movs	r3, #2
 80037ee:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80037f2:	fa93 f3a3 	rbit	r3, r3
 80037f6:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 80037f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80037fa:	fab3 f383 	clz	r3, r3
 80037fe:	b2db      	uxtb	r3, r3
 8003800:	095b      	lsrs	r3, r3, #5
 8003802:	b2db      	uxtb	r3, r3
 8003804:	f043 0301 	orr.w	r3, r3, #1
 8003808:	b2db      	uxtb	r3, r3
 800380a:	2b01      	cmp	r3, #1
 800380c:	d102      	bne.n	8003814 <HAL_RCC_ClockConfig+0x1a0>
 800380e:	4b31      	ldr	r3, [pc, #196]	; (80038d4 <HAL_RCC_ClockConfig+0x260>)
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	e00d      	b.n	8003830 <HAL_RCC_ClockConfig+0x1bc>
 8003814:	2302      	movs	r3, #2
 8003816:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003818:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800381a:	fa93 f3a3 	rbit	r3, r3
 800381e:	627b      	str	r3, [r7, #36]	; 0x24
 8003820:	2302      	movs	r3, #2
 8003822:	623b      	str	r3, [r7, #32]
 8003824:	6a3b      	ldr	r3, [r7, #32]
 8003826:	fa93 f3a3 	rbit	r3, r3
 800382a:	61fb      	str	r3, [r7, #28]
 800382c:	4b29      	ldr	r3, [pc, #164]	; (80038d4 <HAL_RCC_ClockConfig+0x260>)
 800382e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003830:	2202      	movs	r2, #2
 8003832:	61ba      	str	r2, [r7, #24]
 8003834:	69ba      	ldr	r2, [r7, #24]
 8003836:	fa92 f2a2 	rbit	r2, r2
 800383a:	617a      	str	r2, [r7, #20]
  return result;
 800383c:	697a      	ldr	r2, [r7, #20]
 800383e:	fab2 f282 	clz	r2, r2
 8003842:	b2d2      	uxtb	r2, r2
 8003844:	f042 0220 	orr.w	r2, r2, #32
 8003848:	b2d2      	uxtb	r2, r2
 800384a:	f002 021f 	and.w	r2, r2, #31
 800384e:	2101      	movs	r1, #1
 8003850:	fa01 f202 	lsl.w	r2, r1, r2
 8003854:	4013      	ands	r3, r2
 8003856:	2b00      	cmp	r3, #0
 8003858:	d101      	bne.n	800385e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 800385a:	2301      	movs	r3, #1
 800385c:	e079      	b.n	8003952 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800385e:	4b1d      	ldr	r3, [pc, #116]	; (80038d4 <HAL_RCC_ClockConfig+0x260>)
 8003860:	685b      	ldr	r3, [r3, #4]
 8003862:	f023 0203 	bic.w	r2, r3, #3
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	685b      	ldr	r3, [r3, #4]
 800386a:	491a      	ldr	r1, [pc, #104]	; (80038d4 <HAL_RCC_ClockConfig+0x260>)
 800386c:	4313      	orrs	r3, r2
 800386e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003870:	f7fe f8f2 	bl	8001a58 <HAL_GetTick>
 8003874:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003876:	e00a      	b.n	800388e <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003878:	f7fe f8ee 	bl	8001a58 <HAL_GetTick>
 800387c:	4602      	mov	r2, r0
 800387e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003880:	1ad3      	subs	r3, r2, r3
 8003882:	f241 3288 	movw	r2, #5000	; 0x1388
 8003886:	4293      	cmp	r3, r2
 8003888:	d901      	bls.n	800388e <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 800388a:	2303      	movs	r3, #3
 800388c:	e061      	b.n	8003952 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800388e:	4b11      	ldr	r3, [pc, #68]	; (80038d4 <HAL_RCC_ClockConfig+0x260>)
 8003890:	685b      	ldr	r3, [r3, #4]
 8003892:	f003 020c 	and.w	r2, r3, #12
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	685b      	ldr	r3, [r3, #4]
 800389a:	009b      	lsls	r3, r3, #2
 800389c:	429a      	cmp	r2, r3
 800389e:	d1eb      	bne.n	8003878 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80038a0:	4b0b      	ldr	r3, [pc, #44]	; (80038d0 <HAL_RCC_ClockConfig+0x25c>)
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	f003 0307 	and.w	r3, r3, #7
 80038a8:	683a      	ldr	r2, [r7, #0]
 80038aa:	429a      	cmp	r2, r3
 80038ac:	d214      	bcs.n	80038d8 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80038ae:	4b08      	ldr	r3, [pc, #32]	; (80038d0 <HAL_RCC_ClockConfig+0x25c>)
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	f023 0207 	bic.w	r2, r3, #7
 80038b6:	4906      	ldr	r1, [pc, #24]	; (80038d0 <HAL_RCC_ClockConfig+0x25c>)
 80038b8:	683b      	ldr	r3, [r7, #0]
 80038ba:	4313      	orrs	r3, r2
 80038bc:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80038be:	4b04      	ldr	r3, [pc, #16]	; (80038d0 <HAL_RCC_ClockConfig+0x25c>)
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	f003 0307 	and.w	r3, r3, #7
 80038c6:	683a      	ldr	r2, [r7, #0]
 80038c8:	429a      	cmp	r2, r3
 80038ca:	d005      	beq.n	80038d8 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 80038cc:	2301      	movs	r3, #1
 80038ce:	e040      	b.n	8003952 <HAL_RCC_ClockConfig+0x2de>
 80038d0:	40022000 	.word	0x40022000
 80038d4:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	f003 0304 	and.w	r3, r3, #4
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d008      	beq.n	80038f6 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80038e4:	4b1d      	ldr	r3, [pc, #116]	; (800395c <HAL_RCC_ClockConfig+0x2e8>)
 80038e6:	685b      	ldr	r3, [r3, #4]
 80038e8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	68db      	ldr	r3, [r3, #12]
 80038f0:	491a      	ldr	r1, [pc, #104]	; (800395c <HAL_RCC_ClockConfig+0x2e8>)
 80038f2:	4313      	orrs	r3, r2
 80038f4:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	f003 0308 	and.w	r3, r3, #8
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d009      	beq.n	8003916 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003902:	4b16      	ldr	r3, [pc, #88]	; (800395c <HAL_RCC_ClockConfig+0x2e8>)
 8003904:	685b      	ldr	r3, [r3, #4]
 8003906:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	691b      	ldr	r3, [r3, #16]
 800390e:	00db      	lsls	r3, r3, #3
 8003910:	4912      	ldr	r1, [pc, #72]	; (800395c <HAL_RCC_ClockConfig+0x2e8>)
 8003912:	4313      	orrs	r3, r2
 8003914:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8003916:	f000 f829 	bl	800396c <HAL_RCC_GetSysClockFreq>
 800391a:	4601      	mov	r1, r0
 800391c:	4b0f      	ldr	r3, [pc, #60]	; (800395c <HAL_RCC_ClockConfig+0x2e8>)
 800391e:	685b      	ldr	r3, [r3, #4]
 8003920:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003924:	22f0      	movs	r2, #240	; 0xf0
 8003926:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003928:	693a      	ldr	r2, [r7, #16]
 800392a:	fa92 f2a2 	rbit	r2, r2
 800392e:	60fa      	str	r2, [r7, #12]
  return result;
 8003930:	68fa      	ldr	r2, [r7, #12]
 8003932:	fab2 f282 	clz	r2, r2
 8003936:	b2d2      	uxtb	r2, r2
 8003938:	40d3      	lsrs	r3, r2
 800393a:	4a09      	ldr	r2, [pc, #36]	; (8003960 <HAL_RCC_ClockConfig+0x2ec>)
 800393c:	5cd3      	ldrb	r3, [r2, r3]
 800393e:	fa21 f303 	lsr.w	r3, r1, r3
 8003942:	4a08      	ldr	r2, [pc, #32]	; (8003964 <HAL_RCC_ClockConfig+0x2f0>)
 8003944:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8003946:	4b08      	ldr	r3, [pc, #32]	; (8003968 <HAL_RCC_ClockConfig+0x2f4>)
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	4618      	mov	r0, r3
 800394c:	f7fe f840 	bl	80019d0 <HAL_InitTick>
  
  return HAL_OK;
 8003950:	2300      	movs	r3, #0
}
 8003952:	4618      	mov	r0, r3
 8003954:	3778      	adds	r7, #120	; 0x78
 8003956:	46bd      	mov	sp, r7
 8003958:	bd80      	pop	{r7, pc}
 800395a:	bf00      	nop
 800395c:	40021000 	.word	0x40021000
 8003960:	08009aa8 	.word	0x08009aa8
 8003964:	20000000 	.word	0x20000000
 8003968:	20000004 	.word	0x20000004

0800396c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800396c:	b480      	push	{r7}
 800396e:	b08b      	sub	sp, #44	; 0x2c
 8003970:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003972:	2300      	movs	r3, #0
 8003974:	61fb      	str	r3, [r7, #28]
 8003976:	2300      	movs	r3, #0
 8003978:	61bb      	str	r3, [r7, #24]
 800397a:	2300      	movs	r3, #0
 800397c:	627b      	str	r3, [r7, #36]	; 0x24
 800397e:	2300      	movs	r3, #0
 8003980:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8003982:	2300      	movs	r3, #0
 8003984:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8003986:	4b29      	ldr	r3, [pc, #164]	; (8003a2c <HAL_RCC_GetSysClockFreq+0xc0>)
 8003988:	685b      	ldr	r3, [r3, #4]
 800398a:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800398c:	69fb      	ldr	r3, [r7, #28]
 800398e:	f003 030c 	and.w	r3, r3, #12
 8003992:	2b04      	cmp	r3, #4
 8003994:	d002      	beq.n	800399c <HAL_RCC_GetSysClockFreq+0x30>
 8003996:	2b08      	cmp	r3, #8
 8003998:	d003      	beq.n	80039a2 <HAL_RCC_GetSysClockFreq+0x36>
 800399a:	e03c      	b.n	8003a16 <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800399c:	4b24      	ldr	r3, [pc, #144]	; (8003a30 <HAL_RCC_GetSysClockFreq+0xc4>)
 800399e:	623b      	str	r3, [r7, #32]
      break;
 80039a0:	e03c      	b.n	8003a1c <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 80039a2:	69fb      	ldr	r3, [r7, #28]
 80039a4:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 80039a8:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 80039ac:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039ae:	68ba      	ldr	r2, [r7, #8]
 80039b0:	fa92 f2a2 	rbit	r2, r2
 80039b4:	607a      	str	r2, [r7, #4]
  return result;
 80039b6:	687a      	ldr	r2, [r7, #4]
 80039b8:	fab2 f282 	clz	r2, r2
 80039bc:	b2d2      	uxtb	r2, r2
 80039be:	40d3      	lsrs	r3, r2
 80039c0:	4a1c      	ldr	r2, [pc, #112]	; (8003a34 <HAL_RCC_GetSysClockFreq+0xc8>)
 80039c2:	5cd3      	ldrb	r3, [r2, r3]
 80039c4:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 80039c6:	4b19      	ldr	r3, [pc, #100]	; (8003a2c <HAL_RCC_GetSysClockFreq+0xc0>)
 80039c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039ca:	f003 030f 	and.w	r3, r3, #15
 80039ce:	220f      	movs	r2, #15
 80039d0:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039d2:	693a      	ldr	r2, [r7, #16]
 80039d4:	fa92 f2a2 	rbit	r2, r2
 80039d8:	60fa      	str	r2, [r7, #12]
  return result;
 80039da:	68fa      	ldr	r2, [r7, #12]
 80039dc:	fab2 f282 	clz	r2, r2
 80039e0:	b2d2      	uxtb	r2, r2
 80039e2:	40d3      	lsrs	r3, r2
 80039e4:	4a14      	ldr	r2, [pc, #80]	; (8003a38 <HAL_RCC_GetSysClockFreq+0xcc>)
 80039e6:	5cd3      	ldrb	r3, [r2, r3]
 80039e8:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 80039ea:	69fb      	ldr	r3, [r7, #28]
 80039ec:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d008      	beq.n	8003a06 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80039f4:	4a0e      	ldr	r2, [pc, #56]	; (8003a30 <HAL_RCC_GetSysClockFreq+0xc4>)
 80039f6:	69bb      	ldr	r3, [r7, #24]
 80039f8:	fbb2 f2f3 	udiv	r2, r2, r3
 80039fc:	697b      	ldr	r3, [r7, #20]
 80039fe:	fb02 f303 	mul.w	r3, r2, r3
 8003a02:	627b      	str	r3, [r7, #36]	; 0x24
 8003a04:	e004      	b.n	8003a10 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8003a06:	697b      	ldr	r3, [r7, #20]
 8003a08:	4a0c      	ldr	r2, [pc, #48]	; (8003a3c <HAL_RCC_GetSysClockFreq+0xd0>)
 8003a0a:	fb02 f303 	mul.w	r3, r2, r3
 8003a0e:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8003a10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a12:	623b      	str	r3, [r7, #32]
      break;
 8003a14:	e002      	b.n	8003a1c <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003a16:	4b06      	ldr	r3, [pc, #24]	; (8003a30 <HAL_RCC_GetSysClockFreq+0xc4>)
 8003a18:	623b      	str	r3, [r7, #32]
      break;
 8003a1a:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003a1c:	6a3b      	ldr	r3, [r7, #32]
}
 8003a1e:	4618      	mov	r0, r3
 8003a20:	372c      	adds	r7, #44	; 0x2c
 8003a22:	46bd      	mov	sp, r7
 8003a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a28:	4770      	bx	lr
 8003a2a:	bf00      	nop
 8003a2c:	40021000 	.word	0x40021000
 8003a30:	007a1200 	.word	0x007a1200
 8003a34:	08009ac0 	.word	0x08009ac0
 8003a38:	08009ad0 	.word	0x08009ad0
 8003a3c:	003d0900 	.word	0x003d0900

08003a40 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003a40:	b480      	push	{r7}
 8003a42:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003a44:	4b03      	ldr	r3, [pc, #12]	; (8003a54 <HAL_RCC_GetHCLKFreq+0x14>)
 8003a46:	681b      	ldr	r3, [r3, #0]
}
 8003a48:	4618      	mov	r0, r3
 8003a4a:	46bd      	mov	sp, r7
 8003a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a50:	4770      	bx	lr
 8003a52:	bf00      	nop
 8003a54:	20000000 	.word	0x20000000

08003a58 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003a58:	b580      	push	{r7, lr}
 8003a5a:	b082      	sub	sp, #8
 8003a5c:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8003a5e:	f7ff ffef 	bl	8003a40 <HAL_RCC_GetHCLKFreq>
 8003a62:	4601      	mov	r1, r0
 8003a64:	4b0b      	ldr	r3, [pc, #44]	; (8003a94 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8003a66:	685b      	ldr	r3, [r3, #4]
 8003a68:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8003a6c:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8003a70:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a72:	687a      	ldr	r2, [r7, #4]
 8003a74:	fa92 f2a2 	rbit	r2, r2
 8003a78:	603a      	str	r2, [r7, #0]
  return result;
 8003a7a:	683a      	ldr	r2, [r7, #0]
 8003a7c:	fab2 f282 	clz	r2, r2
 8003a80:	b2d2      	uxtb	r2, r2
 8003a82:	40d3      	lsrs	r3, r2
 8003a84:	4a04      	ldr	r2, [pc, #16]	; (8003a98 <HAL_RCC_GetPCLK1Freq+0x40>)
 8003a86:	5cd3      	ldrb	r3, [r2, r3]
 8003a88:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8003a8c:	4618      	mov	r0, r3
 8003a8e:	3708      	adds	r7, #8
 8003a90:	46bd      	mov	sp, r7
 8003a92:	bd80      	pop	{r7, pc}
 8003a94:	40021000 	.word	0x40021000
 8003a98:	08009ab8 	.word	0x08009ab8

08003a9c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003a9c:	b580      	push	{r7, lr}
 8003a9e:	b082      	sub	sp, #8
 8003aa0:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8003aa2:	f7ff ffcd 	bl	8003a40 <HAL_RCC_GetHCLKFreq>
 8003aa6:	4601      	mov	r1, r0
 8003aa8:	4b0b      	ldr	r3, [pc, #44]	; (8003ad8 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8003aaa:	685b      	ldr	r3, [r3, #4]
 8003aac:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8003ab0:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8003ab4:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ab6:	687a      	ldr	r2, [r7, #4]
 8003ab8:	fa92 f2a2 	rbit	r2, r2
 8003abc:	603a      	str	r2, [r7, #0]
  return result;
 8003abe:	683a      	ldr	r2, [r7, #0]
 8003ac0:	fab2 f282 	clz	r2, r2
 8003ac4:	b2d2      	uxtb	r2, r2
 8003ac6:	40d3      	lsrs	r3, r2
 8003ac8:	4a04      	ldr	r2, [pc, #16]	; (8003adc <HAL_RCC_GetPCLK2Freq+0x40>)
 8003aca:	5cd3      	ldrb	r3, [r2, r3]
 8003acc:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8003ad0:	4618      	mov	r0, r3
 8003ad2:	3708      	adds	r7, #8
 8003ad4:	46bd      	mov	sp, r7
 8003ad6:	bd80      	pop	{r7, pc}
 8003ad8:	40021000 	.word	0x40021000
 8003adc:	08009ab8 	.word	0x08009ab8

08003ae0 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003ae0:	b580      	push	{r7, lr}
 8003ae2:	b092      	sub	sp, #72	; 0x48
 8003ae4:	af00      	add	r7, sp, #0
 8003ae6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003ae8:	2300      	movs	r3, #0
 8003aea:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8003aec:	2300      	movs	r3, #0
 8003aee:	63fb      	str	r3, [r7, #60]	; 0x3c
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	f000 80d0 	beq.w	8003c9e <HAL_RCCEx_PeriphCLKConfig+0x1be>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 8003afe:	2300      	movs	r3, #0
 8003b00:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003b04:	4b86      	ldr	r3, [pc, #536]	; (8003d20 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003b06:	69db      	ldr	r3, [r3, #28]
 8003b08:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d10e      	bne.n	8003b2e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003b10:	4b83      	ldr	r3, [pc, #524]	; (8003d20 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003b12:	69db      	ldr	r3, [r3, #28]
 8003b14:	4a82      	ldr	r2, [pc, #520]	; (8003d20 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003b16:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003b1a:	61d3      	str	r3, [r2, #28]
 8003b1c:	4b80      	ldr	r3, [pc, #512]	; (8003d20 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003b1e:	69db      	ldr	r3, [r3, #28]
 8003b20:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003b24:	60bb      	str	r3, [r7, #8]
 8003b26:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003b28:	2301      	movs	r3, #1
 8003b2a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b2e:	4b7d      	ldr	r3, [pc, #500]	; (8003d24 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d118      	bne.n	8003b6c <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003b3a:	4b7a      	ldr	r3, [pc, #488]	; (8003d24 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	4a79      	ldr	r2, [pc, #484]	; (8003d24 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8003b40:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003b44:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003b46:	f7fd ff87 	bl	8001a58 <HAL_GetTick>
 8003b4a:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b4c:	e008      	b.n	8003b60 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003b4e:	f7fd ff83 	bl	8001a58 <HAL_GetTick>
 8003b52:	4602      	mov	r2, r0
 8003b54:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003b56:	1ad3      	subs	r3, r2, r3
 8003b58:	2b64      	cmp	r3, #100	; 0x64
 8003b5a:	d901      	bls.n	8003b60 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8003b5c:	2303      	movs	r3, #3
 8003b5e:	e0db      	b.n	8003d18 <HAL_RCCEx_PeriphCLKConfig+0x238>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b60:	4b70      	ldr	r3, [pc, #448]	; (8003d24 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d0f0      	beq.n	8003b4e <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003b6c:	4b6c      	ldr	r3, [pc, #432]	; (8003d20 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003b6e:	6a1b      	ldr	r3, [r3, #32]
 8003b70:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003b74:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003b76:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d07d      	beq.n	8003c78 <HAL_RCCEx_PeriphCLKConfig+0x198>
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	685b      	ldr	r3, [r3, #4]
 8003b80:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003b84:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003b86:	429a      	cmp	r2, r3
 8003b88:	d076      	beq.n	8003c78 <HAL_RCCEx_PeriphCLKConfig+0x198>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003b8a:	4b65      	ldr	r3, [pc, #404]	; (8003d20 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003b8c:	6a1b      	ldr	r3, [r3, #32]
 8003b8e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003b92:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003b94:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003b98:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b9c:	fa93 f3a3 	rbit	r3, r3
 8003ba0:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8003ba2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003ba4:	fab3 f383 	clz	r3, r3
 8003ba8:	b2db      	uxtb	r3, r3
 8003baa:	461a      	mov	r2, r3
 8003bac:	4b5e      	ldr	r3, [pc, #376]	; (8003d28 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8003bae:	4413      	add	r3, r2
 8003bb0:	009b      	lsls	r3, r3, #2
 8003bb2:	461a      	mov	r2, r3
 8003bb4:	2301      	movs	r3, #1
 8003bb6:	6013      	str	r3, [r2, #0]
 8003bb8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003bbc:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003bbe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003bc0:	fa93 f3a3 	rbit	r3, r3
 8003bc4:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8003bc6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003bc8:	fab3 f383 	clz	r3, r3
 8003bcc:	b2db      	uxtb	r3, r3
 8003bce:	461a      	mov	r2, r3
 8003bd0:	4b55      	ldr	r3, [pc, #340]	; (8003d28 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8003bd2:	4413      	add	r3, r2
 8003bd4:	009b      	lsls	r3, r3, #2
 8003bd6:	461a      	mov	r2, r3
 8003bd8:	2300      	movs	r3, #0
 8003bda:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003bdc:	4a50      	ldr	r2, [pc, #320]	; (8003d20 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003bde:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003be0:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003be2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003be4:	f003 0301 	and.w	r3, r3, #1
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d045      	beq.n	8003c78 <HAL_RCCEx_PeriphCLKConfig+0x198>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003bec:	f7fd ff34 	bl	8001a58 <HAL_GetTick>
 8003bf0:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003bf2:	e00a      	b.n	8003c0a <HAL_RCCEx_PeriphCLKConfig+0x12a>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003bf4:	f7fd ff30 	bl	8001a58 <HAL_GetTick>
 8003bf8:	4602      	mov	r2, r0
 8003bfa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003bfc:	1ad3      	subs	r3, r2, r3
 8003bfe:	f241 3288 	movw	r2, #5000	; 0x1388
 8003c02:	4293      	cmp	r3, r2
 8003c04:	d901      	bls.n	8003c0a <HAL_RCCEx_PeriphCLKConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8003c06:	2303      	movs	r3, #3
 8003c08:	e086      	b.n	8003d18 <HAL_RCCEx_PeriphCLKConfig+0x238>
 8003c0a:	2302      	movs	r3, #2
 8003c0c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c10:	fa93 f3a3 	rbit	r3, r3
 8003c14:	627b      	str	r3, [r7, #36]	; 0x24
 8003c16:	2302      	movs	r3, #2
 8003c18:	623b      	str	r3, [r7, #32]
 8003c1a:	6a3b      	ldr	r3, [r7, #32]
 8003c1c:	fa93 f3a3 	rbit	r3, r3
 8003c20:	61fb      	str	r3, [r7, #28]
  return result;
 8003c22:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003c24:	fab3 f383 	clz	r3, r3
 8003c28:	b2db      	uxtb	r3, r3
 8003c2a:	095b      	lsrs	r3, r3, #5
 8003c2c:	b2db      	uxtb	r3, r3
 8003c2e:	f043 0302 	orr.w	r3, r3, #2
 8003c32:	b2db      	uxtb	r3, r3
 8003c34:	2b02      	cmp	r3, #2
 8003c36:	d102      	bne.n	8003c3e <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8003c38:	4b39      	ldr	r3, [pc, #228]	; (8003d20 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003c3a:	6a1b      	ldr	r3, [r3, #32]
 8003c3c:	e007      	b.n	8003c4e <HAL_RCCEx_PeriphCLKConfig+0x16e>
 8003c3e:	2302      	movs	r3, #2
 8003c40:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c42:	69bb      	ldr	r3, [r7, #24]
 8003c44:	fa93 f3a3 	rbit	r3, r3
 8003c48:	617b      	str	r3, [r7, #20]
 8003c4a:	4b35      	ldr	r3, [pc, #212]	; (8003d20 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003c4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c4e:	2202      	movs	r2, #2
 8003c50:	613a      	str	r2, [r7, #16]
 8003c52:	693a      	ldr	r2, [r7, #16]
 8003c54:	fa92 f2a2 	rbit	r2, r2
 8003c58:	60fa      	str	r2, [r7, #12]
  return result;
 8003c5a:	68fa      	ldr	r2, [r7, #12]
 8003c5c:	fab2 f282 	clz	r2, r2
 8003c60:	b2d2      	uxtb	r2, r2
 8003c62:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003c66:	b2d2      	uxtb	r2, r2
 8003c68:	f002 021f 	and.w	r2, r2, #31
 8003c6c:	2101      	movs	r1, #1
 8003c6e:	fa01 f202 	lsl.w	r2, r1, r2
 8003c72:	4013      	ands	r3, r2
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d0bd      	beq.n	8003bf4 <HAL_RCCEx_PeriphCLKConfig+0x114>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8003c78:	4b29      	ldr	r3, [pc, #164]	; (8003d20 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003c7a:	6a1b      	ldr	r3, [r3, #32]
 8003c7c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	685b      	ldr	r3, [r3, #4]
 8003c84:	4926      	ldr	r1, [pc, #152]	; (8003d20 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003c86:	4313      	orrs	r3, r2
 8003c88:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003c8a:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8003c8e:	2b01      	cmp	r3, #1
 8003c90:	d105      	bne.n	8003c9e <HAL_RCCEx_PeriphCLKConfig+0x1be>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003c92:	4b23      	ldr	r3, [pc, #140]	; (8003d20 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003c94:	69db      	ldr	r3, [r3, #28]
 8003c96:	4a22      	ldr	r2, [pc, #136]	; (8003d20 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003c98:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003c9c:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	f003 0301 	and.w	r3, r3, #1
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d008      	beq.n	8003cbc <HAL_RCCEx_PeriphCLKConfig+0x1dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003caa:	4b1d      	ldr	r3, [pc, #116]	; (8003d20 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003cac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cae:	f023 0203 	bic.w	r2, r3, #3
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	689b      	ldr	r3, [r3, #8]
 8003cb6:	491a      	ldr	r1, [pc, #104]	; (8003d20 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003cb8:	4313      	orrs	r3, r2
 8003cba:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	f003 0320 	and.w	r3, r3, #32
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d008      	beq.n	8003cda <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003cc8:	4b15      	ldr	r3, [pc, #84]	; (8003d20 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003cca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ccc:	f023 0210 	bic.w	r2, r3, #16
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	68db      	ldr	r3, [r3, #12]
 8003cd4:	4912      	ldr	r1, [pc, #72]	; (8003d20 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003cd6:	4313      	orrs	r3, r2
 8003cd8:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d008      	beq.n	8003cf8 <HAL_RCCEx_PeriphCLKConfig+0x218>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8003ce6:	4b0e      	ldr	r3, [pc, #56]	; (8003d20 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003ce8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003cea:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	691b      	ldr	r3, [r3, #16]
 8003cf2:	490b      	ldr	r1, [pc, #44]	; (8003d20 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003cf4:	4313      	orrs	r3, r2
 8003cf6:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d008      	beq.n	8003d16 <HAL_RCCEx_PeriphCLKConfig+0x236>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8003d04:	4b06      	ldr	r3, [pc, #24]	; (8003d20 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003d06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d08:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	695b      	ldr	r3, [r3, #20]
 8003d10:	4903      	ldr	r1, [pc, #12]	; (8003d20 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003d12:	4313      	orrs	r3, r2
 8003d14:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8003d16:	2300      	movs	r3, #0
}
 8003d18:	4618      	mov	r0, r3
 8003d1a:	3748      	adds	r7, #72	; 0x48
 8003d1c:	46bd      	mov	sp, r7
 8003d1e:	bd80      	pop	{r7, pc}
 8003d20:	40021000 	.word	0x40021000
 8003d24:	40007000 	.word	0x40007000
 8003d28:	10908100 	.word	0x10908100

08003d2c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003d2c:	b580      	push	{r7, lr}
 8003d2e:	b082      	sub	sp, #8
 8003d30:	af00      	add	r7, sp, #0
 8003d32:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d101      	bne.n	8003d3e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003d3a:	2301      	movs	r3, #1
 8003d3c:	e01d      	b.n	8003d7a <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003d44:	b2db      	uxtb	r3, r3
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d106      	bne.n	8003d58 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	2200      	movs	r2, #0
 8003d4e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003d52:	6878      	ldr	r0, [r7, #4]
 8003d54:	f7fd fcb8 	bl	80016c8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	2202      	movs	r2, #2
 8003d5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681a      	ldr	r2, [r3, #0]
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	3304      	adds	r3, #4
 8003d68:	4619      	mov	r1, r3
 8003d6a:	4610      	mov	r0, r2
 8003d6c:	f000 fbd6 	bl	800451c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	2201      	movs	r2, #1
 8003d74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003d78:	2300      	movs	r3, #0
}
 8003d7a:	4618      	mov	r0, r3
 8003d7c:	3708      	adds	r7, #8
 8003d7e:	46bd      	mov	sp, r7
 8003d80:	bd80      	pop	{r7, pc}
	...

08003d84 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003d84:	b480      	push	{r7}
 8003d86:	b085      	sub	sp, #20
 8003d88:	af00      	add	r7, sp, #0
 8003d8a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	68da      	ldr	r2, [r3, #12]
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	f042 0201 	orr.w	r2, r2, #1
 8003d9a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	689a      	ldr	r2, [r3, #8]
 8003da2:	4b0c      	ldr	r3, [pc, #48]	; (8003dd4 <HAL_TIM_Base_Start_IT+0x50>)
 8003da4:	4013      	ands	r3, r2
 8003da6:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	2b06      	cmp	r3, #6
 8003dac:	d00b      	beq.n	8003dc6 <HAL_TIM_Base_Start_IT+0x42>
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003db4:	d007      	beq.n	8003dc6 <HAL_TIM_Base_Start_IT+0x42>
  {
    __HAL_TIM_ENABLE(htim);
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	681a      	ldr	r2, [r3, #0]
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	f042 0201 	orr.w	r2, r2, #1
 8003dc4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003dc6:	2300      	movs	r3, #0
}
 8003dc8:	4618      	mov	r0, r3
 8003dca:	3714      	adds	r7, #20
 8003dcc:	46bd      	mov	sp, r7
 8003dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dd2:	4770      	bx	lr
 8003dd4:	00010007 	.word	0x00010007

08003dd8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003dd8:	b580      	push	{r7, lr}
 8003dda:	b082      	sub	sp, #8
 8003ddc:	af00      	add	r7, sp, #0
 8003dde:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d101      	bne.n	8003dea <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003de6:	2301      	movs	r3, #1
 8003de8:	e01d      	b.n	8003e26 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003df0:	b2db      	uxtb	r3, r3
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d106      	bne.n	8003e04 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	2200      	movs	r2, #0
 8003dfa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003dfe:	6878      	ldr	r0, [r7, #4]
 8003e00:	f000 f815 	bl	8003e2e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	2202      	movs	r2, #2
 8003e08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681a      	ldr	r2, [r3, #0]
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	3304      	adds	r3, #4
 8003e14:	4619      	mov	r1, r3
 8003e16:	4610      	mov	r0, r2
 8003e18:	f000 fb80 	bl	800451c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	2201      	movs	r2, #1
 8003e20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003e24:	2300      	movs	r3, #0
}
 8003e26:	4618      	mov	r0, r3
 8003e28:	3708      	adds	r7, #8
 8003e2a:	46bd      	mov	sp, r7
 8003e2c:	bd80      	pop	{r7, pc}

08003e2e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003e2e:	b480      	push	{r7}
 8003e30:	b083      	sub	sp, #12
 8003e32:	af00      	add	r7, sp, #0
 8003e34:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003e36:	bf00      	nop
 8003e38:	370c      	adds	r7, #12
 8003e3a:	46bd      	mov	sp, r7
 8003e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e40:	4770      	bx	lr
	...

08003e44 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003e44:	b580      	push	{r7, lr}
 8003e46:	b084      	sub	sp, #16
 8003e48:	af00      	add	r7, sp, #0
 8003e4a:	6078      	str	r0, [r7, #4]
 8003e4c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	2201      	movs	r2, #1
 8003e54:	6839      	ldr	r1, [r7, #0]
 8003e56:	4618      	mov	r0, r3
 8003e58:	f000 ff18 	bl	8004c8c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	4a1c      	ldr	r2, [pc, #112]	; (8003ed4 <HAL_TIM_PWM_Start+0x90>)
 8003e62:	4293      	cmp	r3, r2
 8003e64:	d00e      	beq.n	8003e84 <HAL_TIM_PWM_Start+0x40>
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	4a1b      	ldr	r2, [pc, #108]	; (8003ed8 <HAL_TIM_PWM_Start+0x94>)
 8003e6c:	4293      	cmp	r3, r2
 8003e6e:	d009      	beq.n	8003e84 <HAL_TIM_PWM_Start+0x40>
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	4a19      	ldr	r2, [pc, #100]	; (8003edc <HAL_TIM_PWM_Start+0x98>)
 8003e76:	4293      	cmp	r3, r2
 8003e78:	d004      	beq.n	8003e84 <HAL_TIM_PWM_Start+0x40>
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	4a18      	ldr	r2, [pc, #96]	; (8003ee0 <HAL_TIM_PWM_Start+0x9c>)
 8003e80:	4293      	cmp	r3, r2
 8003e82:	d101      	bne.n	8003e88 <HAL_TIM_PWM_Start+0x44>
 8003e84:	2301      	movs	r3, #1
 8003e86:	e000      	b.n	8003e8a <HAL_TIM_PWM_Start+0x46>
 8003e88:	2300      	movs	r3, #0
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d007      	beq.n	8003e9e <HAL_TIM_PWM_Start+0x5a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003e9c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	689a      	ldr	r2, [r3, #8]
 8003ea4:	4b0f      	ldr	r3, [pc, #60]	; (8003ee4 <HAL_TIM_PWM_Start+0xa0>)
 8003ea6:	4013      	ands	r3, r2
 8003ea8:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	2b06      	cmp	r3, #6
 8003eae:	d00b      	beq.n	8003ec8 <HAL_TIM_PWM_Start+0x84>
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003eb6:	d007      	beq.n	8003ec8 <HAL_TIM_PWM_Start+0x84>
  {
    __HAL_TIM_ENABLE(htim);
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	681a      	ldr	r2, [r3, #0]
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	f042 0201 	orr.w	r2, r2, #1
 8003ec6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003ec8:	2300      	movs	r3, #0
}
 8003eca:	4618      	mov	r0, r3
 8003ecc:	3710      	adds	r7, #16
 8003ece:	46bd      	mov	sp, r7
 8003ed0:	bd80      	pop	{r7, pc}
 8003ed2:	bf00      	nop
 8003ed4:	40012c00 	.word	0x40012c00
 8003ed8:	40014000 	.word	0x40014000
 8003edc:	40014400 	.word	0x40014400
 8003ee0:	40014800 	.word	0x40014800
 8003ee4:	00010007 	.word	0x00010007

08003ee8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003ee8:	b580      	push	{r7, lr}
 8003eea:	b082      	sub	sp, #8
 8003eec:	af00      	add	r7, sp, #0
 8003eee:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	691b      	ldr	r3, [r3, #16]
 8003ef6:	f003 0302 	and.w	r3, r3, #2
 8003efa:	2b02      	cmp	r3, #2
 8003efc:	d122      	bne.n	8003f44 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	68db      	ldr	r3, [r3, #12]
 8003f04:	f003 0302 	and.w	r3, r3, #2
 8003f08:	2b02      	cmp	r3, #2
 8003f0a:	d11b      	bne.n	8003f44 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	f06f 0202 	mvn.w	r2, #2
 8003f14:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	2201      	movs	r2, #1
 8003f1a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	699b      	ldr	r3, [r3, #24]
 8003f22:	f003 0303 	and.w	r3, r3, #3
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d003      	beq.n	8003f32 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003f2a:	6878      	ldr	r0, [r7, #4]
 8003f2c:	f000 fad7 	bl	80044de <HAL_TIM_IC_CaptureCallback>
 8003f30:	e005      	b.n	8003f3e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003f32:	6878      	ldr	r0, [r7, #4]
 8003f34:	f000 fac9 	bl	80044ca <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003f38:	6878      	ldr	r0, [r7, #4]
 8003f3a:	f000 fada 	bl	80044f2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	2200      	movs	r2, #0
 8003f42:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	691b      	ldr	r3, [r3, #16]
 8003f4a:	f003 0304 	and.w	r3, r3, #4
 8003f4e:	2b04      	cmp	r3, #4
 8003f50:	d122      	bne.n	8003f98 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	68db      	ldr	r3, [r3, #12]
 8003f58:	f003 0304 	and.w	r3, r3, #4
 8003f5c:	2b04      	cmp	r3, #4
 8003f5e:	d11b      	bne.n	8003f98 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	f06f 0204 	mvn.w	r2, #4
 8003f68:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	2202      	movs	r2, #2
 8003f6e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	699b      	ldr	r3, [r3, #24]
 8003f76:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d003      	beq.n	8003f86 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003f7e:	6878      	ldr	r0, [r7, #4]
 8003f80:	f000 faad 	bl	80044de <HAL_TIM_IC_CaptureCallback>
 8003f84:	e005      	b.n	8003f92 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003f86:	6878      	ldr	r0, [r7, #4]
 8003f88:	f000 fa9f 	bl	80044ca <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003f8c:	6878      	ldr	r0, [r7, #4]
 8003f8e:	f000 fab0 	bl	80044f2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	2200      	movs	r2, #0
 8003f96:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	691b      	ldr	r3, [r3, #16]
 8003f9e:	f003 0308 	and.w	r3, r3, #8
 8003fa2:	2b08      	cmp	r3, #8
 8003fa4:	d122      	bne.n	8003fec <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	68db      	ldr	r3, [r3, #12]
 8003fac:	f003 0308 	and.w	r3, r3, #8
 8003fb0:	2b08      	cmp	r3, #8
 8003fb2:	d11b      	bne.n	8003fec <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	f06f 0208 	mvn.w	r2, #8
 8003fbc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	2204      	movs	r2, #4
 8003fc2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	69db      	ldr	r3, [r3, #28]
 8003fca:	f003 0303 	and.w	r3, r3, #3
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d003      	beq.n	8003fda <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003fd2:	6878      	ldr	r0, [r7, #4]
 8003fd4:	f000 fa83 	bl	80044de <HAL_TIM_IC_CaptureCallback>
 8003fd8:	e005      	b.n	8003fe6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003fda:	6878      	ldr	r0, [r7, #4]
 8003fdc:	f000 fa75 	bl	80044ca <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003fe0:	6878      	ldr	r0, [r7, #4]
 8003fe2:	f000 fa86 	bl	80044f2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	2200      	movs	r2, #0
 8003fea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	691b      	ldr	r3, [r3, #16]
 8003ff2:	f003 0310 	and.w	r3, r3, #16
 8003ff6:	2b10      	cmp	r3, #16
 8003ff8:	d122      	bne.n	8004040 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	68db      	ldr	r3, [r3, #12]
 8004000:	f003 0310 	and.w	r3, r3, #16
 8004004:	2b10      	cmp	r3, #16
 8004006:	d11b      	bne.n	8004040 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	f06f 0210 	mvn.w	r2, #16
 8004010:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	2208      	movs	r2, #8
 8004016:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	69db      	ldr	r3, [r3, #28]
 800401e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004022:	2b00      	cmp	r3, #0
 8004024:	d003      	beq.n	800402e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004026:	6878      	ldr	r0, [r7, #4]
 8004028:	f000 fa59 	bl	80044de <HAL_TIM_IC_CaptureCallback>
 800402c:	e005      	b.n	800403a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800402e:	6878      	ldr	r0, [r7, #4]
 8004030:	f000 fa4b 	bl	80044ca <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004034:	6878      	ldr	r0, [r7, #4]
 8004036:	f000 fa5c 	bl	80044f2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	2200      	movs	r2, #0
 800403e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	691b      	ldr	r3, [r3, #16]
 8004046:	f003 0301 	and.w	r3, r3, #1
 800404a:	2b01      	cmp	r3, #1
 800404c:	d10e      	bne.n	800406c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	68db      	ldr	r3, [r3, #12]
 8004054:	f003 0301 	and.w	r3, r3, #1
 8004058:	2b01      	cmp	r3, #1
 800405a:	d107      	bne.n	800406c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	f06f 0201 	mvn.w	r2, #1
 8004064:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004066:	6878      	ldr	r0, [r7, #4]
 8004068:	f7fd f8f8 	bl	800125c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	691b      	ldr	r3, [r3, #16]
 8004072:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004076:	2b80      	cmp	r3, #128	; 0x80
 8004078:	d10e      	bne.n	8004098 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	68db      	ldr	r3, [r3, #12]
 8004080:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004084:	2b80      	cmp	r3, #128	; 0x80
 8004086:	d107      	bne.n	8004098 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004090:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004092:	6878      	ldr	r0, [r7, #4]
 8004094:	f000 fe98 	bl	8004dc8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	691b      	ldr	r3, [r3, #16]
 800409e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80040a2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80040a6:	d10e      	bne.n	80040c6 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	68db      	ldr	r3, [r3, #12]
 80040ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80040b2:	2b80      	cmp	r3, #128	; 0x80
 80040b4:	d107      	bne.n	80040c6 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80040be:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80040c0:	6878      	ldr	r0, [r7, #4]
 80040c2:	f000 fe8b 	bl	8004ddc <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	691b      	ldr	r3, [r3, #16]
 80040cc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80040d0:	2b40      	cmp	r3, #64	; 0x40
 80040d2:	d10e      	bne.n	80040f2 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	68db      	ldr	r3, [r3, #12]
 80040da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80040de:	2b40      	cmp	r3, #64	; 0x40
 80040e0:	d107      	bne.n	80040f2 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80040ea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80040ec:	6878      	ldr	r0, [r7, #4]
 80040ee:	f000 fa0a 	bl	8004506 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	691b      	ldr	r3, [r3, #16]
 80040f8:	f003 0320 	and.w	r3, r3, #32
 80040fc:	2b20      	cmp	r3, #32
 80040fe:	d10e      	bne.n	800411e <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	68db      	ldr	r3, [r3, #12]
 8004106:	f003 0320 	and.w	r3, r3, #32
 800410a:	2b20      	cmp	r3, #32
 800410c:	d107      	bne.n	800411e <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	f06f 0220 	mvn.w	r2, #32
 8004116:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004118:	6878      	ldr	r0, [r7, #4]
 800411a:	f000 fe4b 	bl	8004db4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800411e:	bf00      	nop
 8004120:	3708      	adds	r7, #8
 8004122:	46bd      	mov	sp, r7
 8004124:	bd80      	pop	{r7, pc}
	...

08004128 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004128:	b580      	push	{r7, lr}
 800412a:	b084      	sub	sp, #16
 800412c:	af00      	add	r7, sp, #0
 800412e:	60f8      	str	r0, [r7, #12]
 8004130:	60b9      	str	r1, [r7, #8]
 8004132:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800413a:	2b01      	cmp	r3, #1
 800413c:	d101      	bne.n	8004142 <HAL_TIM_PWM_ConfigChannel+0x1a>
 800413e:	2302      	movs	r3, #2
 8004140:	e105      	b.n	800434e <HAL_TIM_PWM_ConfigChannel+0x226>
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	2201      	movs	r2, #1
 8004146:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	2202      	movs	r2, #2
 800414e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	2b14      	cmp	r3, #20
 8004156:	f200 80f0 	bhi.w	800433a <HAL_TIM_PWM_ConfigChannel+0x212>
 800415a:	a201      	add	r2, pc, #4	; (adr r2, 8004160 <HAL_TIM_PWM_ConfigChannel+0x38>)
 800415c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004160:	080041b5 	.word	0x080041b5
 8004164:	0800433b 	.word	0x0800433b
 8004168:	0800433b 	.word	0x0800433b
 800416c:	0800433b 	.word	0x0800433b
 8004170:	080041f5 	.word	0x080041f5
 8004174:	0800433b 	.word	0x0800433b
 8004178:	0800433b 	.word	0x0800433b
 800417c:	0800433b 	.word	0x0800433b
 8004180:	08004237 	.word	0x08004237
 8004184:	0800433b 	.word	0x0800433b
 8004188:	0800433b 	.word	0x0800433b
 800418c:	0800433b 	.word	0x0800433b
 8004190:	08004277 	.word	0x08004277
 8004194:	0800433b 	.word	0x0800433b
 8004198:	0800433b 	.word	0x0800433b
 800419c:	0800433b 	.word	0x0800433b
 80041a0:	080042b9 	.word	0x080042b9
 80041a4:	0800433b 	.word	0x0800433b
 80041a8:	0800433b 	.word	0x0800433b
 80041ac:	0800433b 	.word	0x0800433b
 80041b0:	080042f9 	.word	0x080042f9
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	68b9      	ldr	r1, [r7, #8]
 80041ba:	4618      	mov	r0, r3
 80041bc:	f000 fa26 	bl	800460c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	699a      	ldr	r2, [r3, #24]
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	f042 0208 	orr.w	r2, r2, #8
 80041ce:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	699a      	ldr	r2, [r3, #24]
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	f022 0204 	bic.w	r2, r2, #4
 80041de:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	6999      	ldr	r1, [r3, #24]
 80041e6:	68bb      	ldr	r3, [r7, #8]
 80041e8:	691a      	ldr	r2, [r3, #16]
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	430a      	orrs	r2, r1
 80041f0:	619a      	str	r2, [r3, #24]
      break;
 80041f2:	e0a3      	b.n	800433c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	68b9      	ldr	r1, [r7, #8]
 80041fa:	4618      	mov	r0, r3
 80041fc:	f000 fa8c 	bl	8004718 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	699a      	ldr	r2, [r3, #24]
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800420e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	699a      	ldr	r2, [r3, #24]
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800421e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	6999      	ldr	r1, [r3, #24]
 8004226:	68bb      	ldr	r3, [r7, #8]
 8004228:	691b      	ldr	r3, [r3, #16]
 800422a:	021a      	lsls	r2, r3, #8
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	430a      	orrs	r2, r1
 8004232:	619a      	str	r2, [r3, #24]
      break;
 8004234:	e082      	b.n	800433c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	68b9      	ldr	r1, [r7, #8]
 800423c:	4618      	mov	r0, r3
 800423e:	f000 faeb 	bl	8004818 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	69da      	ldr	r2, [r3, #28]
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	f042 0208 	orr.w	r2, r2, #8
 8004250:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	69da      	ldr	r2, [r3, #28]
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	f022 0204 	bic.w	r2, r2, #4
 8004260:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	69d9      	ldr	r1, [r3, #28]
 8004268:	68bb      	ldr	r3, [r7, #8]
 800426a:	691a      	ldr	r2, [r3, #16]
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	430a      	orrs	r2, r1
 8004272:	61da      	str	r2, [r3, #28]
      break;
 8004274:	e062      	b.n	800433c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	68b9      	ldr	r1, [r7, #8]
 800427c:	4618      	mov	r0, r3
 800427e:	f000 fb49 	bl	8004914 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	69da      	ldr	r2, [r3, #28]
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004290:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	69da      	ldr	r2, [r3, #28]
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80042a0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	69d9      	ldr	r1, [r3, #28]
 80042a8:	68bb      	ldr	r3, [r7, #8]
 80042aa:	691b      	ldr	r3, [r3, #16]
 80042ac:	021a      	lsls	r2, r3, #8
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	430a      	orrs	r2, r1
 80042b4:	61da      	str	r2, [r3, #28]
      break;
 80042b6:	e041      	b.n	800433c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	68b9      	ldr	r1, [r7, #8]
 80042be:	4618      	mov	r0, r3
 80042c0:	f000 fb8c 	bl	80049dc <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	f042 0208 	orr.w	r2, r2, #8
 80042d2:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	f022 0204 	bic.w	r2, r2, #4
 80042e2:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80042ea:	68bb      	ldr	r3, [r7, #8]
 80042ec:	691a      	ldr	r2, [r3, #16]
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	430a      	orrs	r2, r1
 80042f4:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80042f6:	e021      	b.n	800433c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	68b9      	ldr	r1, [r7, #8]
 80042fe:	4618      	mov	r0, r3
 8004300:	f000 fbca 	bl	8004a98 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004312:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004322:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800432a:	68bb      	ldr	r3, [r7, #8]
 800432c:	691b      	ldr	r3, [r3, #16]
 800432e:	021a      	lsls	r2, r3, #8
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	430a      	orrs	r2, r1
 8004336:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8004338:	e000      	b.n	800433c <HAL_TIM_PWM_ConfigChannel+0x214>
    }
#endif /* TIM_CCER_CC6E */

    default:
      break;
 800433a:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	2201      	movs	r2, #1
 8004340:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	2200      	movs	r2, #0
 8004348:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800434c:	2300      	movs	r3, #0
}
 800434e:	4618      	mov	r0, r3
 8004350:	3710      	adds	r7, #16
 8004352:	46bd      	mov	sp, r7
 8004354:	bd80      	pop	{r7, pc}
 8004356:	bf00      	nop

08004358 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004358:	b580      	push	{r7, lr}
 800435a:	b084      	sub	sp, #16
 800435c:	af00      	add	r7, sp, #0
 800435e:	6078      	str	r0, [r7, #4]
 8004360:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004368:	2b01      	cmp	r3, #1
 800436a:	d101      	bne.n	8004370 <HAL_TIM_ConfigClockSource+0x18>
 800436c:	2302      	movs	r3, #2
 800436e:	e0a8      	b.n	80044c2 <HAL_TIM_ConfigClockSource+0x16a>
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	2201      	movs	r2, #1
 8004374:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	2202      	movs	r2, #2
 800437c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	689b      	ldr	r3, [r3, #8]
 8004386:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800438e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004392:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800439a:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	68fa      	ldr	r2, [r7, #12]
 80043a2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80043a4:	683b      	ldr	r3, [r7, #0]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	2b40      	cmp	r3, #64	; 0x40
 80043aa:	d067      	beq.n	800447c <HAL_TIM_ConfigClockSource+0x124>
 80043ac:	2b40      	cmp	r3, #64	; 0x40
 80043ae:	d80b      	bhi.n	80043c8 <HAL_TIM_ConfigClockSource+0x70>
 80043b0:	2b10      	cmp	r3, #16
 80043b2:	d073      	beq.n	800449c <HAL_TIM_ConfigClockSource+0x144>
 80043b4:	2b10      	cmp	r3, #16
 80043b6:	d802      	bhi.n	80043be <HAL_TIM_ConfigClockSource+0x66>
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d06f      	beq.n	800449c <HAL_TIM_ConfigClockSource+0x144>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 80043bc:	e078      	b.n	80044b0 <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 80043be:	2b20      	cmp	r3, #32
 80043c0:	d06c      	beq.n	800449c <HAL_TIM_ConfigClockSource+0x144>
 80043c2:	2b30      	cmp	r3, #48	; 0x30
 80043c4:	d06a      	beq.n	800449c <HAL_TIM_ConfigClockSource+0x144>
      break;
 80043c6:	e073      	b.n	80044b0 <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 80043c8:	2b70      	cmp	r3, #112	; 0x70
 80043ca:	d00d      	beq.n	80043e8 <HAL_TIM_ConfigClockSource+0x90>
 80043cc:	2b70      	cmp	r3, #112	; 0x70
 80043ce:	d804      	bhi.n	80043da <HAL_TIM_ConfigClockSource+0x82>
 80043d0:	2b50      	cmp	r3, #80	; 0x50
 80043d2:	d033      	beq.n	800443c <HAL_TIM_ConfigClockSource+0xe4>
 80043d4:	2b60      	cmp	r3, #96	; 0x60
 80043d6:	d041      	beq.n	800445c <HAL_TIM_ConfigClockSource+0x104>
      break;
 80043d8:	e06a      	b.n	80044b0 <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 80043da:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80043de:	d066      	beq.n	80044ae <HAL_TIM_ConfigClockSource+0x156>
 80043e0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80043e4:	d017      	beq.n	8004416 <HAL_TIM_ConfigClockSource+0xbe>
      break;
 80043e6:	e063      	b.n	80044b0 <HAL_TIM_ConfigClockSource+0x158>
      TIM_ETR_SetConfig(htim->Instance,
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	6818      	ldr	r0, [r3, #0]
 80043ec:	683b      	ldr	r3, [r7, #0]
 80043ee:	6899      	ldr	r1, [r3, #8]
 80043f0:	683b      	ldr	r3, [r7, #0]
 80043f2:	685a      	ldr	r2, [r3, #4]
 80043f4:	683b      	ldr	r3, [r7, #0]
 80043f6:	68db      	ldr	r3, [r3, #12]
 80043f8:	f000 fc28 	bl	8004c4c <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	689b      	ldr	r3, [r3, #8]
 8004402:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800440a:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	68fa      	ldr	r2, [r7, #12]
 8004412:	609a      	str	r2, [r3, #8]
      break;
 8004414:	e04c      	b.n	80044b0 <HAL_TIM_ConfigClockSource+0x158>
      TIM_ETR_SetConfig(htim->Instance,
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	6818      	ldr	r0, [r3, #0]
 800441a:	683b      	ldr	r3, [r7, #0]
 800441c:	6899      	ldr	r1, [r3, #8]
 800441e:	683b      	ldr	r3, [r7, #0]
 8004420:	685a      	ldr	r2, [r3, #4]
 8004422:	683b      	ldr	r3, [r7, #0]
 8004424:	68db      	ldr	r3, [r3, #12]
 8004426:	f000 fc11 	bl	8004c4c <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	689a      	ldr	r2, [r3, #8]
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004438:	609a      	str	r2, [r3, #8]
      break;
 800443a:	e039      	b.n	80044b0 <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	6818      	ldr	r0, [r3, #0]
 8004440:	683b      	ldr	r3, [r7, #0]
 8004442:	6859      	ldr	r1, [r3, #4]
 8004444:	683b      	ldr	r3, [r7, #0]
 8004446:	68db      	ldr	r3, [r3, #12]
 8004448:	461a      	mov	r2, r3
 800444a:	f000 fb85 	bl	8004b58 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	2150      	movs	r1, #80	; 0x50
 8004454:	4618      	mov	r0, r3
 8004456:	f000 fbde 	bl	8004c16 <TIM_ITRx_SetConfig>
      break;
 800445a:	e029      	b.n	80044b0 <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	6818      	ldr	r0, [r3, #0]
 8004460:	683b      	ldr	r3, [r7, #0]
 8004462:	6859      	ldr	r1, [r3, #4]
 8004464:	683b      	ldr	r3, [r7, #0]
 8004466:	68db      	ldr	r3, [r3, #12]
 8004468:	461a      	mov	r2, r3
 800446a:	f000 fba4 	bl	8004bb6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	2160      	movs	r1, #96	; 0x60
 8004474:	4618      	mov	r0, r3
 8004476:	f000 fbce 	bl	8004c16 <TIM_ITRx_SetConfig>
      break;
 800447a:	e019      	b.n	80044b0 <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	6818      	ldr	r0, [r3, #0]
 8004480:	683b      	ldr	r3, [r7, #0]
 8004482:	6859      	ldr	r1, [r3, #4]
 8004484:	683b      	ldr	r3, [r7, #0]
 8004486:	68db      	ldr	r3, [r3, #12]
 8004488:	461a      	mov	r2, r3
 800448a:	f000 fb65 	bl	8004b58 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	2140      	movs	r1, #64	; 0x40
 8004494:	4618      	mov	r0, r3
 8004496:	f000 fbbe 	bl	8004c16 <TIM_ITRx_SetConfig>
      break;
 800449a:	e009      	b.n	80044b0 <HAL_TIM_ConfigClockSource+0x158>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681a      	ldr	r2, [r3, #0]
 80044a0:	683b      	ldr	r3, [r7, #0]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	4619      	mov	r1, r3
 80044a6:	4610      	mov	r0, r2
 80044a8:	f000 fbb5 	bl	8004c16 <TIM_ITRx_SetConfig>
      break;
 80044ac:	e000      	b.n	80044b0 <HAL_TIM_ConfigClockSource+0x158>
      break;
 80044ae:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	2201      	movs	r2, #1
 80044b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	2200      	movs	r2, #0
 80044bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80044c0:	2300      	movs	r3, #0
}
 80044c2:	4618      	mov	r0, r3
 80044c4:	3710      	adds	r7, #16
 80044c6:	46bd      	mov	sp, r7
 80044c8:	bd80      	pop	{r7, pc}

080044ca <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80044ca:	b480      	push	{r7}
 80044cc:	b083      	sub	sp, #12
 80044ce:	af00      	add	r7, sp, #0
 80044d0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80044d2:	bf00      	nop
 80044d4:	370c      	adds	r7, #12
 80044d6:	46bd      	mov	sp, r7
 80044d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044dc:	4770      	bx	lr

080044de <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80044de:	b480      	push	{r7}
 80044e0:	b083      	sub	sp, #12
 80044e2:	af00      	add	r7, sp, #0
 80044e4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80044e6:	bf00      	nop
 80044e8:	370c      	adds	r7, #12
 80044ea:	46bd      	mov	sp, r7
 80044ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044f0:	4770      	bx	lr

080044f2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80044f2:	b480      	push	{r7}
 80044f4:	b083      	sub	sp, #12
 80044f6:	af00      	add	r7, sp, #0
 80044f8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80044fa:	bf00      	nop
 80044fc:	370c      	adds	r7, #12
 80044fe:	46bd      	mov	sp, r7
 8004500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004504:	4770      	bx	lr

08004506 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004506:	b480      	push	{r7}
 8004508:	b083      	sub	sp, #12
 800450a:	af00      	add	r7, sp, #0
 800450c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800450e:	bf00      	nop
 8004510:	370c      	adds	r7, #12
 8004512:	46bd      	mov	sp, r7
 8004514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004518:	4770      	bx	lr
	...

0800451c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800451c:	b480      	push	{r7}
 800451e:	b085      	sub	sp, #20
 8004520:	af00      	add	r7, sp, #0
 8004522:	6078      	str	r0, [r7, #4]
 8004524:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	4a32      	ldr	r2, [pc, #200]	; (80045f8 <TIM_Base_SetConfig+0xdc>)
 8004530:	4293      	cmp	r3, r2
 8004532:	d007      	beq.n	8004544 <TIM_Base_SetConfig+0x28>
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800453a:	d003      	beq.n	8004544 <TIM_Base_SetConfig+0x28>
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	4a2f      	ldr	r2, [pc, #188]	; (80045fc <TIM_Base_SetConfig+0xe0>)
 8004540:	4293      	cmp	r3, r2
 8004542:	d108      	bne.n	8004556 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800454a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800454c:	683b      	ldr	r3, [r7, #0]
 800454e:	685b      	ldr	r3, [r3, #4]
 8004550:	68fa      	ldr	r2, [r7, #12]
 8004552:	4313      	orrs	r3, r2
 8004554:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	4a27      	ldr	r2, [pc, #156]	; (80045f8 <TIM_Base_SetConfig+0xdc>)
 800455a:	4293      	cmp	r3, r2
 800455c:	d013      	beq.n	8004586 <TIM_Base_SetConfig+0x6a>
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004564:	d00f      	beq.n	8004586 <TIM_Base_SetConfig+0x6a>
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	4a24      	ldr	r2, [pc, #144]	; (80045fc <TIM_Base_SetConfig+0xe0>)
 800456a:	4293      	cmp	r3, r2
 800456c:	d00b      	beq.n	8004586 <TIM_Base_SetConfig+0x6a>
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	4a23      	ldr	r2, [pc, #140]	; (8004600 <TIM_Base_SetConfig+0xe4>)
 8004572:	4293      	cmp	r3, r2
 8004574:	d007      	beq.n	8004586 <TIM_Base_SetConfig+0x6a>
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	4a22      	ldr	r2, [pc, #136]	; (8004604 <TIM_Base_SetConfig+0xe8>)
 800457a:	4293      	cmp	r3, r2
 800457c:	d003      	beq.n	8004586 <TIM_Base_SetConfig+0x6a>
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	4a21      	ldr	r2, [pc, #132]	; (8004608 <TIM_Base_SetConfig+0xec>)
 8004582:	4293      	cmp	r3, r2
 8004584:	d108      	bne.n	8004598 <TIM_Base_SetConfig+0x7c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800458c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800458e:	683b      	ldr	r3, [r7, #0]
 8004590:	68db      	ldr	r3, [r3, #12]
 8004592:	68fa      	ldr	r2, [r7, #12]
 8004594:	4313      	orrs	r3, r2
 8004596:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800459e:	683b      	ldr	r3, [r7, #0]
 80045a0:	695b      	ldr	r3, [r3, #20]
 80045a2:	4313      	orrs	r3, r2
 80045a4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	68fa      	ldr	r2, [r7, #12]
 80045aa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80045ac:	683b      	ldr	r3, [r7, #0]
 80045ae:	689a      	ldr	r2, [r3, #8]
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80045b4:	683b      	ldr	r3, [r7, #0]
 80045b6:	681a      	ldr	r2, [r3, #0]
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	4a0e      	ldr	r2, [pc, #56]	; (80045f8 <TIM_Base_SetConfig+0xdc>)
 80045c0:	4293      	cmp	r3, r2
 80045c2:	d00b      	beq.n	80045dc <TIM_Base_SetConfig+0xc0>
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	4a0e      	ldr	r2, [pc, #56]	; (8004600 <TIM_Base_SetConfig+0xe4>)
 80045c8:	4293      	cmp	r3, r2
 80045ca:	d007      	beq.n	80045dc <TIM_Base_SetConfig+0xc0>
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	4a0d      	ldr	r2, [pc, #52]	; (8004604 <TIM_Base_SetConfig+0xe8>)
 80045d0:	4293      	cmp	r3, r2
 80045d2:	d003      	beq.n	80045dc <TIM_Base_SetConfig+0xc0>
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	4a0c      	ldr	r2, [pc, #48]	; (8004608 <TIM_Base_SetConfig+0xec>)
 80045d8:	4293      	cmp	r3, r2
 80045da:	d103      	bne.n	80045e4 <TIM_Base_SetConfig+0xc8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80045dc:	683b      	ldr	r3, [r7, #0]
 80045de:	691a      	ldr	r2, [r3, #16]
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	2201      	movs	r2, #1
 80045e8:	615a      	str	r2, [r3, #20]
}
 80045ea:	bf00      	nop
 80045ec:	3714      	adds	r7, #20
 80045ee:	46bd      	mov	sp, r7
 80045f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045f4:	4770      	bx	lr
 80045f6:	bf00      	nop
 80045f8:	40012c00 	.word	0x40012c00
 80045fc:	40000400 	.word	0x40000400
 8004600:	40014000 	.word	0x40014000
 8004604:	40014400 	.word	0x40014400
 8004608:	40014800 	.word	0x40014800

0800460c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800460c:	b480      	push	{r7}
 800460e:	b087      	sub	sp, #28
 8004610:	af00      	add	r7, sp, #0
 8004612:	6078      	str	r0, [r7, #4]
 8004614:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	6a1b      	ldr	r3, [r3, #32]
 800461a:	f023 0201 	bic.w	r2, r3, #1
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	6a1b      	ldr	r3, [r3, #32]
 8004626:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	685b      	ldr	r3, [r3, #4]
 800462c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	699b      	ldr	r3, [r3, #24]
 8004632:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800463a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800463e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	f023 0303 	bic.w	r3, r3, #3
 8004646:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004648:	683b      	ldr	r3, [r7, #0]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	68fa      	ldr	r2, [r7, #12]
 800464e:	4313      	orrs	r3, r2
 8004650:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004652:	697b      	ldr	r3, [r7, #20]
 8004654:	f023 0302 	bic.w	r3, r3, #2
 8004658:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800465a:	683b      	ldr	r3, [r7, #0]
 800465c:	689b      	ldr	r3, [r3, #8]
 800465e:	697a      	ldr	r2, [r7, #20]
 8004660:	4313      	orrs	r3, r2
 8004662:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	4a28      	ldr	r2, [pc, #160]	; (8004708 <TIM_OC1_SetConfig+0xfc>)
 8004668:	4293      	cmp	r3, r2
 800466a:	d00b      	beq.n	8004684 <TIM_OC1_SetConfig+0x78>
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	4a27      	ldr	r2, [pc, #156]	; (800470c <TIM_OC1_SetConfig+0x100>)
 8004670:	4293      	cmp	r3, r2
 8004672:	d007      	beq.n	8004684 <TIM_OC1_SetConfig+0x78>
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	4a26      	ldr	r2, [pc, #152]	; (8004710 <TIM_OC1_SetConfig+0x104>)
 8004678:	4293      	cmp	r3, r2
 800467a:	d003      	beq.n	8004684 <TIM_OC1_SetConfig+0x78>
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	4a25      	ldr	r2, [pc, #148]	; (8004714 <TIM_OC1_SetConfig+0x108>)
 8004680:	4293      	cmp	r3, r2
 8004682:	d10c      	bne.n	800469e <TIM_OC1_SetConfig+0x92>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004684:	697b      	ldr	r3, [r7, #20]
 8004686:	f023 0308 	bic.w	r3, r3, #8
 800468a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800468c:	683b      	ldr	r3, [r7, #0]
 800468e:	68db      	ldr	r3, [r3, #12]
 8004690:	697a      	ldr	r2, [r7, #20]
 8004692:	4313      	orrs	r3, r2
 8004694:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004696:	697b      	ldr	r3, [r7, #20]
 8004698:	f023 0304 	bic.w	r3, r3, #4
 800469c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	4a19      	ldr	r2, [pc, #100]	; (8004708 <TIM_OC1_SetConfig+0xfc>)
 80046a2:	4293      	cmp	r3, r2
 80046a4:	d00b      	beq.n	80046be <TIM_OC1_SetConfig+0xb2>
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	4a18      	ldr	r2, [pc, #96]	; (800470c <TIM_OC1_SetConfig+0x100>)
 80046aa:	4293      	cmp	r3, r2
 80046ac:	d007      	beq.n	80046be <TIM_OC1_SetConfig+0xb2>
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	4a17      	ldr	r2, [pc, #92]	; (8004710 <TIM_OC1_SetConfig+0x104>)
 80046b2:	4293      	cmp	r3, r2
 80046b4:	d003      	beq.n	80046be <TIM_OC1_SetConfig+0xb2>
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	4a16      	ldr	r2, [pc, #88]	; (8004714 <TIM_OC1_SetConfig+0x108>)
 80046ba:	4293      	cmp	r3, r2
 80046bc:	d111      	bne.n	80046e2 <TIM_OC1_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80046be:	693b      	ldr	r3, [r7, #16]
 80046c0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80046c4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80046c6:	693b      	ldr	r3, [r7, #16]
 80046c8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80046cc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80046ce:	683b      	ldr	r3, [r7, #0]
 80046d0:	695b      	ldr	r3, [r3, #20]
 80046d2:	693a      	ldr	r2, [r7, #16]
 80046d4:	4313      	orrs	r3, r2
 80046d6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80046d8:	683b      	ldr	r3, [r7, #0]
 80046da:	699b      	ldr	r3, [r3, #24]
 80046dc:	693a      	ldr	r2, [r7, #16]
 80046de:	4313      	orrs	r3, r2
 80046e0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	693a      	ldr	r2, [r7, #16]
 80046e6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	68fa      	ldr	r2, [r7, #12]
 80046ec:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80046ee:	683b      	ldr	r3, [r7, #0]
 80046f0:	685a      	ldr	r2, [r3, #4]
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	697a      	ldr	r2, [r7, #20]
 80046fa:	621a      	str	r2, [r3, #32]
}
 80046fc:	bf00      	nop
 80046fe:	371c      	adds	r7, #28
 8004700:	46bd      	mov	sp, r7
 8004702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004706:	4770      	bx	lr
 8004708:	40012c00 	.word	0x40012c00
 800470c:	40014000 	.word	0x40014000
 8004710:	40014400 	.word	0x40014400
 8004714:	40014800 	.word	0x40014800

08004718 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004718:	b480      	push	{r7}
 800471a:	b087      	sub	sp, #28
 800471c:	af00      	add	r7, sp, #0
 800471e:	6078      	str	r0, [r7, #4]
 8004720:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	6a1b      	ldr	r3, [r3, #32]
 8004726:	f023 0210 	bic.w	r2, r3, #16
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	6a1b      	ldr	r3, [r3, #32]
 8004732:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	685b      	ldr	r3, [r3, #4]
 8004738:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	699b      	ldr	r3, [r3, #24]
 800473e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004746:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800474a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004752:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004754:	683b      	ldr	r3, [r7, #0]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	021b      	lsls	r3, r3, #8
 800475a:	68fa      	ldr	r2, [r7, #12]
 800475c:	4313      	orrs	r3, r2
 800475e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004760:	697b      	ldr	r3, [r7, #20]
 8004762:	f023 0320 	bic.w	r3, r3, #32
 8004766:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004768:	683b      	ldr	r3, [r7, #0]
 800476a:	689b      	ldr	r3, [r3, #8]
 800476c:	011b      	lsls	r3, r3, #4
 800476e:	697a      	ldr	r2, [r7, #20]
 8004770:	4313      	orrs	r3, r2
 8004772:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	4a24      	ldr	r2, [pc, #144]	; (8004808 <TIM_OC2_SetConfig+0xf0>)
 8004778:	4293      	cmp	r3, r2
 800477a:	d10d      	bne.n	8004798 <TIM_OC2_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800477c:	697b      	ldr	r3, [r7, #20]
 800477e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004782:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004784:	683b      	ldr	r3, [r7, #0]
 8004786:	68db      	ldr	r3, [r3, #12]
 8004788:	011b      	lsls	r3, r3, #4
 800478a:	697a      	ldr	r2, [r7, #20]
 800478c:	4313      	orrs	r3, r2
 800478e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004790:	697b      	ldr	r3, [r7, #20]
 8004792:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004796:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	4a1b      	ldr	r2, [pc, #108]	; (8004808 <TIM_OC2_SetConfig+0xf0>)
 800479c:	4293      	cmp	r3, r2
 800479e:	d00b      	beq.n	80047b8 <TIM_OC2_SetConfig+0xa0>
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	4a1a      	ldr	r2, [pc, #104]	; (800480c <TIM_OC2_SetConfig+0xf4>)
 80047a4:	4293      	cmp	r3, r2
 80047a6:	d007      	beq.n	80047b8 <TIM_OC2_SetConfig+0xa0>
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	4a19      	ldr	r2, [pc, #100]	; (8004810 <TIM_OC2_SetConfig+0xf8>)
 80047ac:	4293      	cmp	r3, r2
 80047ae:	d003      	beq.n	80047b8 <TIM_OC2_SetConfig+0xa0>
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	4a18      	ldr	r2, [pc, #96]	; (8004814 <TIM_OC2_SetConfig+0xfc>)
 80047b4:	4293      	cmp	r3, r2
 80047b6:	d113      	bne.n	80047e0 <TIM_OC2_SetConfig+0xc8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80047b8:	693b      	ldr	r3, [r7, #16]
 80047ba:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80047be:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80047c0:	693b      	ldr	r3, [r7, #16]
 80047c2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80047c6:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80047c8:	683b      	ldr	r3, [r7, #0]
 80047ca:	695b      	ldr	r3, [r3, #20]
 80047cc:	009b      	lsls	r3, r3, #2
 80047ce:	693a      	ldr	r2, [r7, #16]
 80047d0:	4313      	orrs	r3, r2
 80047d2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80047d4:	683b      	ldr	r3, [r7, #0]
 80047d6:	699b      	ldr	r3, [r3, #24]
 80047d8:	009b      	lsls	r3, r3, #2
 80047da:	693a      	ldr	r2, [r7, #16]
 80047dc:	4313      	orrs	r3, r2
 80047de:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	693a      	ldr	r2, [r7, #16]
 80047e4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	68fa      	ldr	r2, [r7, #12]
 80047ea:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80047ec:	683b      	ldr	r3, [r7, #0]
 80047ee:	685a      	ldr	r2, [r3, #4]
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	697a      	ldr	r2, [r7, #20]
 80047f8:	621a      	str	r2, [r3, #32]
}
 80047fa:	bf00      	nop
 80047fc:	371c      	adds	r7, #28
 80047fe:	46bd      	mov	sp, r7
 8004800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004804:	4770      	bx	lr
 8004806:	bf00      	nop
 8004808:	40012c00 	.word	0x40012c00
 800480c:	40014000 	.word	0x40014000
 8004810:	40014400 	.word	0x40014400
 8004814:	40014800 	.word	0x40014800

08004818 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004818:	b480      	push	{r7}
 800481a:	b087      	sub	sp, #28
 800481c:	af00      	add	r7, sp, #0
 800481e:	6078      	str	r0, [r7, #4]
 8004820:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	6a1b      	ldr	r3, [r3, #32]
 8004826:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	6a1b      	ldr	r3, [r3, #32]
 8004832:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	685b      	ldr	r3, [r3, #4]
 8004838:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	69db      	ldr	r3, [r3, #28]
 800483e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004846:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800484a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	f023 0303 	bic.w	r3, r3, #3
 8004852:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004854:	683b      	ldr	r3, [r7, #0]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	68fa      	ldr	r2, [r7, #12]
 800485a:	4313      	orrs	r3, r2
 800485c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800485e:	697b      	ldr	r3, [r7, #20]
 8004860:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004864:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004866:	683b      	ldr	r3, [r7, #0]
 8004868:	689b      	ldr	r3, [r3, #8]
 800486a:	021b      	lsls	r3, r3, #8
 800486c:	697a      	ldr	r2, [r7, #20]
 800486e:	4313      	orrs	r3, r2
 8004870:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	4a23      	ldr	r2, [pc, #140]	; (8004904 <TIM_OC3_SetConfig+0xec>)
 8004876:	4293      	cmp	r3, r2
 8004878:	d10d      	bne.n	8004896 <TIM_OC3_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800487a:	697b      	ldr	r3, [r7, #20]
 800487c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004880:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004882:	683b      	ldr	r3, [r7, #0]
 8004884:	68db      	ldr	r3, [r3, #12]
 8004886:	021b      	lsls	r3, r3, #8
 8004888:	697a      	ldr	r2, [r7, #20]
 800488a:	4313      	orrs	r3, r2
 800488c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800488e:	697b      	ldr	r3, [r7, #20]
 8004890:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004894:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	4a1a      	ldr	r2, [pc, #104]	; (8004904 <TIM_OC3_SetConfig+0xec>)
 800489a:	4293      	cmp	r3, r2
 800489c:	d00b      	beq.n	80048b6 <TIM_OC3_SetConfig+0x9e>
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	4a19      	ldr	r2, [pc, #100]	; (8004908 <TIM_OC3_SetConfig+0xf0>)
 80048a2:	4293      	cmp	r3, r2
 80048a4:	d007      	beq.n	80048b6 <TIM_OC3_SetConfig+0x9e>
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	4a18      	ldr	r2, [pc, #96]	; (800490c <TIM_OC3_SetConfig+0xf4>)
 80048aa:	4293      	cmp	r3, r2
 80048ac:	d003      	beq.n	80048b6 <TIM_OC3_SetConfig+0x9e>
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	4a17      	ldr	r2, [pc, #92]	; (8004910 <TIM_OC3_SetConfig+0xf8>)
 80048b2:	4293      	cmp	r3, r2
 80048b4:	d113      	bne.n	80048de <TIM_OC3_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80048b6:	693b      	ldr	r3, [r7, #16]
 80048b8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80048bc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80048be:	693b      	ldr	r3, [r7, #16]
 80048c0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80048c4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80048c6:	683b      	ldr	r3, [r7, #0]
 80048c8:	695b      	ldr	r3, [r3, #20]
 80048ca:	011b      	lsls	r3, r3, #4
 80048cc:	693a      	ldr	r2, [r7, #16]
 80048ce:	4313      	orrs	r3, r2
 80048d0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80048d2:	683b      	ldr	r3, [r7, #0]
 80048d4:	699b      	ldr	r3, [r3, #24]
 80048d6:	011b      	lsls	r3, r3, #4
 80048d8:	693a      	ldr	r2, [r7, #16]
 80048da:	4313      	orrs	r3, r2
 80048dc:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	693a      	ldr	r2, [r7, #16]
 80048e2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	68fa      	ldr	r2, [r7, #12]
 80048e8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80048ea:	683b      	ldr	r3, [r7, #0]
 80048ec:	685a      	ldr	r2, [r3, #4]
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	697a      	ldr	r2, [r7, #20]
 80048f6:	621a      	str	r2, [r3, #32]
}
 80048f8:	bf00      	nop
 80048fa:	371c      	adds	r7, #28
 80048fc:	46bd      	mov	sp, r7
 80048fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004902:	4770      	bx	lr
 8004904:	40012c00 	.word	0x40012c00
 8004908:	40014000 	.word	0x40014000
 800490c:	40014400 	.word	0x40014400
 8004910:	40014800 	.word	0x40014800

08004914 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004914:	b480      	push	{r7}
 8004916:	b087      	sub	sp, #28
 8004918:	af00      	add	r7, sp, #0
 800491a:	6078      	str	r0, [r7, #4]
 800491c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	6a1b      	ldr	r3, [r3, #32]
 8004922:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	6a1b      	ldr	r3, [r3, #32]
 800492e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	685b      	ldr	r3, [r3, #4]
 8004934:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	69db      	ldr	r3, [r3, #28]
 800493a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004942:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004946:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800494e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004950:	683b      	ldr	r3, [r7, #0]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	021b      	lsls	r3, r3, #8
 8004956:	68fa      	ldr	r2, [r7, #12]
 8004958:	4313      	orrs	r3, r2
 800495a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800495c:	693b      	ldr	r3, [r7, #16]
 800495e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004962:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004964:	683b      	ldr	r3, [r7, #0]
 8004966:	689b      	ldr	r3, [r3, #8]
 8004968:	031b      	lsls	r3, r3, #12
 800496a:	693a      	ldr	r2, [r7, #16]
 800496c:	4313      	orrs	r3, r2
 800496e:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	4a16      	ldr	r2, [pc, #88]	; (80049cc <TIM_OC4_SetConfig+0xb8>)
 8004974:	4293      	cmp	r3, r2
 8004976:	d00b      	beq.n	8004990 <TIM_OC4_SetConfig+0x7c>
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	4a15      	ldr	r2, [pc, #84]	; (80049d0 <TIM_OC4_SetConfig+0xbc>)
 800497c:	4293      	cmp	r3, r2
 800497e:	d007      	beq.n	8004990 <TIM_OC4_SetConfig+0x7c>
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	4a14      	ldr	r2, [pc, #80]	; (80049d4 <TIM_OC4_SetConfig+0xc0>)
 8004984:	4293      	cmp	r3, r2
 8004986:	d003      	beq.n	8004990 <TIM_OC4_SetConfig+0x7c>
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	4a13      	ldr	r2, [pc, #76]	; (80049d8 <TIM_OC4_SetConfig+0xc4>)
 800498c:	4293      	cmp	r3, r2
 800498e:	d109      	bne.n	80049a4 <TIM_OC4_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004990:	697b      	ldr	r3, [r7, #20]
 8004992:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004996:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004998:	683b      	ldr	r3, [r7, #0]
 800499a:	695b      	ldr	r3, [r3, #20]
 800499c:	019b      	lsls	r3, r3, #6
 800499e:	697a      	ldr	r2, [r7, #20]
 80049a0:	4313      	orrs	r3, r2
 80049a2:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	697a      	ldr	r2, [r7, #20]
 80049a8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	68fa      	ldr	r2, [r7, #12]
 80049ae:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80049b0:	683b      	ldr	r3, [r7, #0]
 80049b2:	685a      	ldr	r2, [r3, #4]
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	693a      	ldr	r2, [r7, #16]
 80049bc:	621a      	str	r2, [r3, #32]
}
 80049be:	bf00      	nop
 80049c0:	371c      	adds	r7, #28
 80049c2:	46bd      	mov	sp, r7
 80049c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049c8:	4770      	bx	lr
 80049ca:	bf00      	nop
 80049cc:	40012c00 	.word	0x40012c00
 80049d0:	40014000 	.word	0x40014000
 80049d4:	40014400 	.word	0x40014400
 80049d8:	40014800 	.word	0x40014800

080049dc <TIM_OC5_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 80049dc:	b480      	push	{r7}
 80049de:	b087      	sub	sp, #28
 80049e0:	af00      	add	r7, sp, #0
 80049e2:	6078      	str	r0, [r7, #4]
 80049e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	6a1b      	ldr	r3, [r3, #32]
 80049ea:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	6a1b      	ldr	r3, [r3, #32]
 80049f6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	685b      	ldr	r3, [r3, #4]
 80049fc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a02:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004a0a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004a0e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004a10:	683b      	ldr	r3, [r7, #0]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	68fa      	ldr	r2, [r7, #12]
 8004a16:	4313      	orrs	r3, r2
 8004a18:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8004a1a:	693b      	ldr	r3, [r7, #16]
 8004a1c:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8004a20:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8004a22:	683b      	ldr	r3, [r7, #0]
 8004a24:	689b      	ldr	r3, [r3, #8]
 8004a26:	041b      	lsls	r3, r3, #16
 8004a28:	693a      	ldr	r2, [r7, #16]
 8004a2a:	4313      	orrs	r3, r2
 8004a2c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	4a15      	ldr	r2, [pc, #84]	; (8004a88 <TIM_OC5_SetConfig+0xac>)
 8004a32:	4293      	cmp	r3, r2
 8004a34:	d00b      	beq.n	8004a4e <TIM_OC5_SetConfig+0x72>
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	4a14      	ldr	r2, [pc, #80]	; (8004a8c <TIM_OC5_SetConfig+0xb0>)
 8004a3a:	4293      	cmp	r3, r2
 8004a3c:	d007      	beq.n	8004a4e <TIM_OC5_SetConfig+0x72>
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	4a13      	ldr	r2, [pc, #76]	; (8004a90 <TIM_OC5_SetConfig+0xb4>)
 8004a42:	4293      	cmp	r3, r2
 8004a44:	d003      	beq.n	8004a4e <TIM_OC5_SetConfig+0x72>
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	4a12      	ldr	r2, [pc, #72]	; (8004a94 <TIM_OC5_SetConfig+0xb8>)
 8004a4a:	4293      	cmp	r3, r2
 8004a4c:	d109      	bne.n	8004a62 <TIM_OC5_SetConfig+0x86>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8004a4e:	697b      	ldr	r3, [r7, #20]
 8004a50:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004a54:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8004a56:	683b      	ldr	r3, [r7, #0]
 8004a58:	695b      	ldr	r3, [r3, #20]
 8004a5a:	021b      	lsls	r3, r3, #8
 8004a5c:	697a      	ldr	r2, [r7, #20]
 8004a5e:	4313      	orrs	r3, r2
 8004a60:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	697a      	ldr	r2, [r7, #20]
 8004a66:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	68fa      	ldr	r2, [r7, #12]
 8004a6c:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8004a6e:	683b      	ldr	r3, [r7, #0]
 8004a70:	685a      	ldr	r2, [r3, #4]
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	693a      	ldr	r2, [r7, #16]
 8004a7a:	621a      	str	r2, [r3, #32]
}
 8004a7c:	bf00      	nop
 8004a7e:	371c      	adds	r7, #28
 8004a80:	46bd      	mov	sp, r7
 8004a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a86:	4770      	bx	lr
 8004a88:	40012c00 	.word	0x40012c00
 8004a8c:	40014000 	.word	0x40014000
 8004a90:	40014400 	.word	0x40014400
 8004a94:	40014800 	.word	0x40014800

08004a98 <TIM_OC6_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8004a98:	b480      	push	{r7}
 8004a9a:	b087      	sub	sp, #28
 8004a9c:	af00      	add	r7, sp, #0
 8004a9e:	6078      	str	r0, [r7, #4]
 8004aa0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	6a1b      	ldr	r3, [r3, #32]
 8004aa6:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	6a1b      	ldr	r3, [r3, #32]
 8004ab2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	685b      	ldr	r3, [r3, #4]
 8004ab8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004abe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004ac6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004aca:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004acc:	683b      	ldr	r3, [r7, #0]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	021b      	lsls	r3, r3, #8
 8004ad2:	68fa      	ldr	r2, [r7, #12]
 8004ad4:	4313      	orrs	r3, r2
 8004ad6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8004ad8:	693b      	ldr	r3, [r7, #16]
 8004ada:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8004ade:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8004ae0:	683b      	ldr	r3, [r7, #0]
 8004ae2:	689b      	ldr	r3, [r3, #8]
 8004ae4:	051b      	lsls	r3, r3, #20
 8004ae6:	693a      	ldr	r2, [r7, #16]
 8004ae8:	4313      	orrs	r3, r2
 8004aea:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	4a16      	ldr	r2, [pc, #88]	; (8004b48 <TIM_OC6_SetConfig+0xb0>)
 8004af0:	4293      	cmp	r3, r2
 8004af2:	d00b      	beq.n	8004b0c <TIM_OC6_SetConfig+0x74>
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	4a15      	ldr	r2, [pc, #84]	; (8004b4c <TIM_OC6_SetConfig+0xb4>)
 8004af8:	4293      	cmp	r3, r2
 8004afa:	d007      	beq.n	8004b0c <TIM_OC6_SetConfig+0x74>
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	4a14      	ldr	r2, [pc, #80]	; (8004b50 <TIM_OC6_SetConfig+0xb8>)
 8004b00:	4293      	cmp	r3, r2
 8004b02:	d003      	beq.n	8004b0c <TIM_OC6_SetConfig+0x74>
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	4a13      	ldr	r2, [pc, #76]	; (8004b54 <TIM_OC6_SetConfig+0xbc>)
 8004b08:	4293      	cmp	r3, r2
 8004b0a:	d109      	bne.n	8004b20 <TIM_OC6_SetConfig+0x88>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8004b0c:	697b      	ldr	r3, [r7, #20]
 8004b0e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004b12:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8004b14:	683b      	ldr	r3, [r7, #0]
 8004b16:	695b      	ldr	r3, [r3, #20]
 8004b18:	029b      	lsls	r3, r3, #10
 8004b1a:	697a      	ldr	r2, [r7, #20]
 8004b1c:	4313      	orrs	r3, r2
 8004b1e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	697a      	ldr	r2, [r7, #20]
 8004b24:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	68fa      	ldr	r2, [r7, #12]
 8004b2a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8004b2c:	683b      	ldr	r3, [r7, #0]
 8004b2e:	685a      	ldr	r2, [r3, #4]
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	693a      	ldr	r2, [r7, #16]
 8004b38:	621a      	str	r2, [r3, #32]
}
 8004b3a:	bf00      	nop
 8004b3c:	371c      	adds	r7, #28
 8004b3e:	46bd      	mov	sp, r7
 8004b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b44:	4770      	bx	lr
 8004b46:	bf00      	nop
 8004b48:	40012c00 	.word	0x40012c00
 8004b4c:	40014000 	.word	0x40014000
 8004b50:	40014400 	.word	0x40014400
 8004b54:	40014800 	.word	0x40014800

08004b58 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004b58:	b480      	push	{r7}
 8004b5a:	b087      	sub	sp, #28
 8004b5c:	af00      	add	r7, sp, #0
 8004b5e:	60f8      	str	r0, [r7, #12]
 8004b60:	60b9      	str	r1, [r7, #8]
 8004b62:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	6a1b      	ldr	r3, [r3, #32]
 8004b68:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	6a1b      	ldr	r3, [r3, #32]
 8004b6e:	f023 0201 	bic.w	r2, r3, #1
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	699b      	ldr	r3, [r3, #24]
 8004b7a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004b7c:	693b      	ldr	r3, [r7, #16]
 8004b7e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004b82:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	011b      	lsls	r3, r3, #4
 8004b88:	693a      	ldr	r2, [r7, #16]
 8004b8a:	4313      	orrs	r3, r2
 8004b8c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004b8e:	697b      	ldr	r3, [r7, #20]
 8004b90:	f023 030a 	bic.w	r3, r3, #10
 8004b94:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004b96:	697a      	ldr	r2, [r7, #20]
 8004b98:	68bb      	ldr	r3, [r7, #8]
 8004b9a:	4313      	orrs	r3, r2
 8004b9c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	693a      	ldr	r2, [r7, #16]
 8004ba2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	697a      	ldr	r2, [r7, #20]
 8004ba8:	621a      	str	r2, [r3, #32]
}
 8004baa:	bf00      	nop
 8004bac:	371c      	adds	r7, #28
 8004bae:	46bd      	mov	sp, r7
 8004bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bb4:	4770      	bx	lr

08004bb6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004bb6:	b480      	push	{r7}
 8004bb8:	b087      	sub	sp, #28
 8004bba:	af00      	add	r7, sp, #0
 8004bbc:	60f8      	str	r0, [r7, #12]
 8004bbe:	60b9      	str	r1, [r7, #8]
 8004bc0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	6a1b      	ldr	r3, [r3, #32]
 8004bc6:	f023 0210 	bic.w	r2, r3, #16
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	699b      	ldr	r3, [r3, #24]
 8004bd2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	6a1b      	ldr	r3, [r3, #32]
 8004bd8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004bda:	697b      	ldr	r3, [r7, #20]
 8004bdc:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004be0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	031b      	lsls	r3, r3, #12
 8004be6:	697a      	ldr	r2, [r7, #20]
 8004be8:	4313      	orrs	r3, r2
 8004bea:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004bec:	693b      	ldr	r3, [r7, #16]
 8004bee:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004bf2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004bf4:	68bb      	ldr	r3, [r7, #8]
 8004bf6:	011b      	lsls	r3, r3, #4
 8004bf8:	693a      	ldr	r2, [r7, #16]
 8004bfa:	4313      	orrs	r3, r2
 8004bfc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	697a      	ldr	r2, [r7, #20]
 8004c02:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	693a      	ldr	r2, [r7, #16]
 8004c08:	621a      	str	r2, [r3, #32]
}
 8004c0a:	bf00      	nop
 8004c0c:	371c      	adds	r7, #28
 8004c0e:	46bd      	mov	sp, r7
 8004c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c14:	4770      	bx	lr

08004c16 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004c16:	b480      	push	{r7}
 8004c18:	b085      	sub	sp, #20
 8004c1a:	af00      	add	r7, sp, #0
 8004c1c:	6078      	str	r0, [r7, #4]
 8004c1e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	689b      	ldr	r3, [r3, #8]
 8004c24:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004c2c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004c2e:	683a      	ldr	r2, [r7, #0]
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	4313      	orrs	r3, r2
 8004c34:	f043 0307 	orr.w	r3, r3, #7
 8004c38:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	68fa      	ldr	r2, [r7, #12]
 8004c3e:	609a      	str	r2, [r3, #8]
}
 8004c40:	bf00      	nop
 8004c42:	3714      	adds	r7, #20
 8004c44:	46bd      	mov	sp, r7
 8004c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c4a:	4770      	bx	lr

08004c4c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004c4c:	b480      	push	{r7}
 8004c4e:	b087      	sub	sp, #28
 8004c50:	af00      	add	r7, sp, #0
 8004c52:	60f8      	str	r0, [r7, #12]
 8004c54:	60b9      	str	r1, [r7, #8]
 8004c56:	607a      	str	r2, [r7, #4]
 8004c58:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	689b      	ldr	r3, [r3, #8]
 8004c5e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004c60:	697b      	ldr	r3, [r7, #20]
 8004c62:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004c66:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004c68:	683b      	ldr	r3, [r7, #0]
 8004c6a:	021a      	lsls	r2, r3, #8
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	431a      	orrs	r2, r3
 8004c70:	68bb      	ldr	r3, [r7, #8]
 8004c72:	4313      	orrs	r3, r2
 8004c74:	697a      	ldr	r2, [r7, #20]
 8004c76:	4313      	orrs	r3, r2
 8004c78:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	697a      	ldr	r2, [r7, #20]
 8004c7e:	609a      	str	r2, [r3, #8]
}
 8004c80:	bf00      	nop
 8004c82:	371c      	adds	r7, #28
 8004c84:	46bd      	mov	sp, r7
 8004c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c8a:	4770      	bx	lr

08004c8c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004c8c:	b480      	push	{r7}
 8004c8e:	b087      	sub	sp, #28
 8004c90:	af00      	add	r7, sp, #0
 8004c92:	60f8      	str	r0, [r7, #12]
 8004c94:	60b9      	str	r1, [r7, #8]
 8004c96:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004c98:	68bb      	ldr	r3, [r7, #8]
 8004c9a:	f003 031f 	and.w	r3, r3, #31
 8004c9e:	2201      	movs	r2, #1
 8004ca0:	fa02 f303 	lsl.w	r3, r2, r3
 8004ca4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	6a1a      	ldr	r2, [r3, #32]
 8004caa:	697b      	ldr	r3, [r7, #20]
 8004cac:	43db      	mvns	r3, r3
 8004cae:	401a      	ands	r2, r3
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	6a1a      	ldr	r2, [r3, #32]
 8004cb8:	68bb      	ldr	r3, [r7, #8]
 8004cba:	f003 031f 	and.w	r3, r3, #31
 8004cbe:	6879      	ldr	r1, [r7, #4]
 8004cc0:	fa01 f303 	lsl.w	r3, r1, r3
 8004cc4:	431a      	orrs	r2, r3
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	621a      	str	r2, [r3, #32]
}
 8004cca:	bf00      	nop
 8004ccc:	371c      	adds	r7, #28
 8004cce:	46bd      	mov	sp, r7
 8004cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cd4:	4770      	bx	lr
	...

08004cd8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004cd8:	b480      	push	{r7}
 8004cda:	b085      	sub	sp, #20
 8004cdc:	af00      	add	r7, sp, #0
 8004cde:	6078      	str	r0, [r7, #4]
 8004ce0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004ce8:	2b01      	cmp	r3, #1
 8004cea:	d101      	bne.n	8004cf0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004cec:	2302      	movs	r3, #2
 8004cee:	e054      	b.n	8004d9a <HAL_TIMEx_MasterConfigSynchronization+0xc2>
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	2201      	movs	r2, #1
 8004cf4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	2202      	movs	r2, #2
 8004cfc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	685b      	ldr	r3, [r3, #4]
 8004d06:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	689b      	ldr	r3, [r3, #8]
 8004d0e:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	4a24      	ldr	r2, [pc, #144]	; (8004da8 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8004d16:	4293      	cmp	r3, r2
 8004d18:	d108      	bne.n	8004d2c <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8004d20:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004d22:	683b      	ldr	r3, [r7, #0]
 8004d24:	685b      	ldr	r3, [r3, #4]
 8004d26:	68fa      	ldr	r2, [r7, #12]
 8004d28:	4313      	orrs	r3, r2
 8004d2a:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004d32:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004d34:	683b      	ldr	r3, [r7, #0]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	68fa      	ldr	r2, [r7, #12]
 8004d3a:	4313      	orrs	r3, r2
 8004d3c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	68fa      	ldr	r2, [r7, #12]
 8004d44:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	4a17      	ldr	r2, [pc, #92]	; (8004da8 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8004d4c:	4293      	cmp	r3, r2
 8004d4e:	d00e      	beq.n	8004d6e <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004d58:	d009      	beq.n	8004d6e <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	4a13      	ldr	r2, [pc, #76]	; (8004dac <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8004d60:	4293      	cmp	r3, r2
 8004d62:	d004      	beq.n	8004d6e <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	4a11      	ldr	r2, [pc, #68]	; (8004db0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8004d6a:	4293      	cmp	r3, r2
 8004d6c:	d10c      	bne.n	8004d88 <HAL_TIMEx_MasterConfigSynchronization+0xb0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004d6e:	68bb      	ldr	r3, [r7, #8]
 8004d70:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004d74:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004d76:	683b      	ldr	r3, [r7, #0]
 8004d78:	689b      	ldr	r3, [r3, #8]
 8004d7a:	68ba      	ldr	r2, [r7, #8]
 8004d7c:	4313      	orrs	r3, r2
 8004d7e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	68ba      	ldr	r2, [r7, #8]
 8004d86:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	2201      	movs	r2, #1
 8004d8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	2200      	movs	r2, #0
 8004d94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004d98:	2300      	movs	r3, #0
}
 8004d9a:	4618      	mov	r0, r3
 8004d9c:	3714      	adds	r7, #20
 8004d9e:	46bd      	mov	sp, r7
 8004da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004da4:	4770      	bx	lr
 8004da6:	bf00      	nop
 8004da8:	40012c00 	.word	0x40012c00
 8004dac:	40000400 	.word	0x40000400
 8004db0:	40014000 	.word	0x40014000

08004db4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004db4:	b480      	push	{r7}
 8004db6:	b083      	sub	sp, #12
 8004db8:	af00      	add	r7, sp, #0
 8004dba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004dbc:	bf00      	nop
 8004dbe:	370c      	adds	r7, #12
 8004dc0:	46bd      	mov	sp, r7
 8004dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dc6:	4770      	bx	lr

08004dc8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004dc8:	b480      	push	{r7}
 8004dca:	b083      	sub	sp, #12
 8004dcc:	af00      	add	r7, sp, #0
 8004dce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004dd0:	bf00      	nop
 8004dd2:	370c      	adds	r7, #12
 8004dd4:	46bd      	mov	sp, r7
 8004dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dda:	4770      	bx	lr

08004ddc <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004ddc:	b480      	push	{r7}
 8004dde:	b083      	sub	sp, #12
 8004de0:	af00      	add	r7, sp, #0
 8004de2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004de4:	bf00      	nop
 8004de6:	370c      	adds	r7, #12
 8004de8:	46bd      	mov	sp, r7
 8004dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dee:	4770      	bx	lr

08004df0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004df0:	b580      	push	{r7, lr}
 8004df2:	b082      	sub	sp, #8
 8004df4:	af00      	add	r7, sp, #0
 8004df6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d101      	bne.n	8004e02 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004dfe:	2301      	movs	r3, #1
 8004e00:	e040      	b.n	8004e84 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d106      	bne.n	8004e18 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	2200      	movs	r2, #0
 8004e0e:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004e12:	6878      	ldr	r0, [r7, #4]
 8004e14:	f7fc fd26 	bl	8001864 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	2224      	movs	r2, #36	; 0x24
 8004e1c:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	681a      	ldr	r2, [r3, #0]
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	f022 0201 	bic.w	r2, r2, #1
 8004e2c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004e2e:	6878      	ldr	r0, [r7, #4]
 8004e30:	f000 f8c0 	bl	8004fb4 <UART_SetConfig>
 8004e34:	4603      	mov	r3, r0
 8004e36:	2b01      	cmp	r3, #1
 8004e38:	d101      	bne.n	8004e3e <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8004e3a:	2301      	movs	r3, #1
 8004e3c:	e022      	b.n	8004e84 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d002      	beq.n	8004e4c <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8004e46:	6878      	ldr	r0, [r7, #4]
 8004e48:	f000 fa36 	bl	80052b8 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	685a      	ldr	r2, [r3, #4]
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004e5a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	689a      	ldr	r2, [r3, #8]
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004e6a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	681a      	ldr	r2, [r3, #0]
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	f042 0201 	orr.w	r2, r2, #1
 8004e7a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004e7c:	6878      	ldr	r0, [r7, #4]
 8004e7e:	f000 fabd 	bl	80053fc <UART_CheckIdleState>
 8004e82:	4603      	mov	r3, r0
}
 8004e84:	4618      	mov	r0, r3
 8004e86:	3708      	adds	r7, #8
 8004e88:	46bd      	mov	sp, r7
 8004e8a:	bd80      	pop	{r7, pc}

08004e8c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004e8c:	b580      	push	{r7, lr}
 8004e8e:	b08a      	sub	sp, #40	; 0x28
 8004e90:	af02      	add	r7, sp, #8
 8004e92:	60f8      	str	r0, [r7, #12]
 8004e94:	60b9      	str	r1, [r7, #8]
 8004e96:	603b      	str	r3, [r7, #0]
 8004e98:	4613      	mov	r3, r2
 8004e9a:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004ea0:	2b20      	cmp	r3, #32
 8004ea2:	f040 8081 	bne.w	8004fa8 <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004ea6:	68bb      	ldr	r3, [r7, #8]
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	d002      	beq.n	8004eb2 <HAL_UART_Transmit+0x26>
 8004eac:	88fb      	ldrh	r3, [r7, #6]
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d101      	bne.n	8004eb6 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8004eb2:	2301      	movs	r3, #1
 8004eb4:	e079      	b.n	8004faa <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8004ebc:	2b01      	cmp	r3, #1
 8004ebe:	d101      	bne.n	8004ec4 <HAL_UART_Transmit+0x38>
 8004ec0:	2302      	movs	r3, #2
 8004ec2:	e072      	b.n	8004faa <HAL_UART_Transmit+0x11e>
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	2201      	movs	r2, #1
 8004ec8:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	2200      	movs	r2, #0
 8004ed0:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	2221      	movs	r2, #33	; 0x21
 8004ed6:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8004ed8:	f7fc fdbe 	bl	8001a58 <HAL_GetTick>
 8004edc:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	88fa      	ldrh	r2, [r7, #6]
 8004ee2:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	88fa      	ldrh	r2, [r7, #6]
 8004eea:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	689b      	ldr	r3, [r3, #8]
 8004ef2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004ef6:	d108      	bne.n	8004f0a <HAL_UART_Transmit+0x7e>
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	691b      	ldr	r3, [r3, #16]
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	d104      	bne.n	8004f0a <HAL_UART_Transmit+0x7e>
    {
      pdata8bits  = NULL;
 8004f00:	2300      	movs	r3, #0
 8004f02:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8004f04:	68bb      	ldr	r3, [r7, #8]
 8004f06:	61bb      	str	r3, [r7, #24]
 8004f08:	e003      	b.n	8004f12 <HAL_UART_Transmit+0x86>
    }
    else
    {
      pdata8bits  = pData;
 8004f0a:	68bb      	ldr	r3, [r7, #8]
 8004f0c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004f0e:	2300      	movs	r3, #0
 8004f10:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004f12:	e02d      	b.n	8004f70 <HAL_UART_Transmit+0xe4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004f14:	683b      	ldr	r3, [r7, #0]
 8004f16:	9300      	str	r3, [sp, #0]
 8004f18:	697b      	ldr	r3, [r7, #20]
 8004f1a:	2200      	movs	r2, #0
 8004f1c:	2180      	movs	r1, #128	; 0x80
 8004f1e:	68f8      	ldr	r0, [r7, #12]
 8004f20:	f000 fab1 	bl	8005486 <UART_WaitOnFlagUntilTimeout>
 8004f24:	4603      	mov	r3, r0
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d001      	beq.n	8004f2e <HAL_UART_Transmit+0xa2>
      {
        return HAL_TIMEOUT;
 8004f2a:	2303      	movs	r3, #3
 8004f2c:	e03d      	b.n	8004faa <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 8004f2e:	69fb      	ldr	r3, [r7, #28]
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	d10b      	bne.n	8004f4c <HAL_UART_Transmit+0xc0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004f34:	69bb      	ldr	r3, [r7, #24]
 8004f36:	881a      	ldrh	r2, [r3, #0]
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004f40:	b292      	uxth	r2, r2
 8004f42:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8004f44:	69bb      	ldr	r3, [r7, #24]
 8004f46:	3302      	adds	r3, #2
 8004f48:	61bb      	str	r3, [r7, #24]
 8004f4a:	e008      	b.n	8004f5e <HAL_UART_Transmit+0xd2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004f4c:	69fb      	ldr	r3, [r7, #28]
 8004f4e:	781a      	ldrb	r2, [r3, #0]
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	b292      	uxth	r2, r2
 8004f56:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8004f58:	69fb      	ldr	r3, [r7, #28]
 8004f5a:	3301      	adds	r3, #1
 8004f5c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8004f64:	b29b      	uxth	r3, r3
 8004f66:	3b01      	subs	r3, #1
 8004f68:	b29a      	uxth	r2, r3
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8004f76:	b29b      	uxth	r3, r3
 8004f78:	2b00      	cmp	r3, #0
 8004f7a:	d1cb      	bne.n	8004f14 <HAL_UART_Transmit+0x88>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004f7c:	683b      	ldr	r3, [r7, #0]
 8004f7e:	9300      	str	r3, [sp, #0]
 8004f80:	697b      	ldr	r3, [r7, #20]
 8004f82:	2200      	movs	r2, #0
 8004f84:	2140      	movs	r1, #64	; 0x40
 8004f86:	68f8      	ldr	r0, [r7, #12]
 8004f88:	f000 fa7d 	bl	8005486 <UART_WaitOnFlagUntilTimeout>
 8004f8c:	4603      	mov	r3, r0
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d001      	beq.n	8004f96 <HAL_UART_Transmit+0x10a>
    {
      return HAL_TIMEOUT;
 8004f92:	2303      	movs	r3, #3
 8004f94:	e009      	b.n	8004faa <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	2220      	movs	r2, #32
 8004f9a:	675a      	str	r2, [r3, #116]	; 0x74

    __HAL_UNLOCK(huart);
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	2200      	movs	r2, #0
 8004fa0:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    return HAL_OK;
 8004fa4:	2300      	movs	r3, #0
 8004fa6:	e000      	b.n	8004faa <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 8004fa8:	2302      	movs	r3, #2
  }
}
 8004faa:	4618      	mov	r0, r3
 8004fac:	3720      	adds	r7, #32
 8004fae:	46bd      	mov	sp, r7
 8004fb0:	bd80      	pop	{r7, pc}
	...

08004fb4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004fb4:	b580      	push	{r7, lr}
 8004fb6:	b088      	sub	sp, #32
 8004fb8:	af00      	add	r7, sp, #0
 8004fba:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 8004fbc:	2300      	movs	r3, #0
 8004fbe:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef ret               = HAL_OK;
 8004fc0:	2300      	movs	r3, #0
 8004fc2:	75fb      	strb	r3, [r7, #23]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	689a      	ldr	r2, [r3, #8]
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	691b      	ldr	r3, [r3, #16]
 8004fcc:	431a      	orrs	r2, r3
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	695b      	ldr	r3, [r3, #20]
 8004fd2:	431a      	orrs	r2, r3
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	69db      	ldr	r3, [r3, #28]
 8004fd8:	4313      	orrs	r3, r2
 8004fda:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	681a      	ldr	r2, [r3, #0]
 8004fe2:	4ba2      	ldr	r3, [pc, #648]	; (800526c <UART_SetConfig+0x2b8>)
 8004fe4:	4013      	ands	r3, r2
 8004fe6:	687a      	ldr	r2, [r7, #4]
 8004fe8:	6812      	ldr	r2, [r2, #0]
 8004fea:	6939      	ldr	r1, [r7, #16]
 8004fec:	430b      	orrs	r3, r1
 8004fee:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	685b      	ldr	r3, [r3, #4]
 8004ff6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	68da      	ldr	r2, [r3, #12]
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	430a      	orrs	r2, r1
 8005004:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	699b      	ldr	r3, [r3, #24]
 800500a:	613b      	str	r3, [r7, #16]

  tmpreg |= huart->Init.OneBitSampling;
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	6a1b      	ldr	r3, [r3, #32]
 8005010:	693a      	ldr	r2, [r7, #16]
 8005012:	4313      	orrs	r3, r2
 8005014:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	689b      	ldr	r3, [r3, #8]
 800501c:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	693a      	ldr	r2, [r7, #16]
 8005026:	430a      	orrs	r2, r1
 8005028:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	4a90      	ldr	r2, [pc, #576]	; (8005270 <UART_SetConfig+0x2bc>)
 8005030:	4293      	cmp	r3, r2
 8005032:	d121      	bne.n	8005078 <UART_SetConfig+0xc4>
 8005034:	4b8f      	ldr	r3, [pc, #572]	; (8005274 <UART_SetConfig+0x2c0>)
 8005036:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005038:	f003 0303 	and.w	r3, r3, #3
 800503c:	2b03      	cmp	r3, #3
 800503e:	d817      	bhi.n	8005070 <UART_SetConfig+0xbc>
 8005040:	a201      	add	r2, pc, #4	; (adr r2, 8005048 <UART_SetConfig+0x94>)
 8005042:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005046:	bf00      	nop
 8005048:	08005059 	.word	0x08005059
 800504c:	08005065 	.word	0x08005065
 8005050:	0800506b 	.word	0x0800506b
 8005054:	0800505f 	.word	0x0800505f
 8005058:	2300      	movs	r3, #0
 800505a:	77fb      	strb	r3, [r7, #31]
 800505c:	e01e      	b.n	800509c <UART_SetConfig+0xe8>
 800505e:	2302      	movs	r3, #2
 8005060:	77fb      	strb	r3, [r7, #31]
 8005062:	e01b      	b.n	800509c <UART_SetConfig+0xe8>
 8005064:	2304      	movs	r3, #4
 8005066:	77fb      	strb	r3, [r7, #31]
 8005068:	e018      	b.n	800509c <UART_SetConfig+0xe8>
 800506a:	2308      	movs	r3, #8
 800506c:	77fb      	strb	r3, [r7, #31]
 800506e:	e015      	b.n	800509c <UART_SetConfig+0xe8>
 8005070:	2310      	movs	r3, #16
 8005072:	77fb      	strb	r3, [r7, #31]
 8005074:	bf00      	nop
 8005076:	e011      	b.n	800509c <UART_SetConfig+0xe8>
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	4a7e      	ldr	r2, [pc, #504]	; (8005278 <UART_SetConfig+0x2c4>)
 800507e:	4293      	cmp	r3, r2
 8005080:	d102      	bne.n	8005088 <UART_SetConfig+0xd4>
 8005082:	2300      	movs	r3, #0
 8005084:	77fb      	strb	r3, [r7, #31]
 8005086:	e009      	b.n	800509c <UART_SetConfig+0xe8>
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	4a7b      	ldr	r2, [pc, #492]	; (800527c <UART_SetConfig+0x2c8>)
 800508e:	4293      	cmp	r3, r2
 8005090:	d102      	bne.n	8005098 <UART_SetConfig+0xe4>
 8005092:	2300      	movs	r3, #0
 8005094:	77fb      	strb	r3, [r7, #31]
 8005096:	e001      	b.n	800509c <UART_SetConfig+0xe8>
 8005098:	2310      	movs	r3, #16
 800509a:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	69db      	ldr	r3, [r3, #28]
 80050a0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80050a4:	f040 8082 	bne.w	80051ac <UART_SetConfig+0x1f8>
  {
    switch (clocksource)
 80050a8:	7ffb      	ldrb	r3, [r7, #31]
 80050aa:	2b08      	cmp	r3, #8
 80050ac:	d85e      	bhi.n	800516c <UART_SetConfig+0x1b8>
 80050ae:	a201      	add	r2, pc, #4	; (adr r2, 80050b4 <UART_SetConfig+0x100>)
 80050b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80050b4:	080050d9 	.word	0x080050d9
 80050b8:	080050f9 	.word	0x080050f9
 80050bc:	08005119 	.word	0x08005119
 80050c0:	0800516d 	.word	0x0800516d
 80050c4:	08005135 	.word	0x08005135
 80050c8:	0800516d 	.word	0x0800516d
 80050cc:	0800516d 	.word	0x0800516d
 80050d0:	0800516d 	.word	0x0800516d
 80050d4:	08005155 	.word	0x08005155
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80050d8:	f7fe fcbe 	bl	8003a58 <HAL_RCC_GetPCLK1Freq>
 80050dc:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	005a      	lsls	r2, r3, #1
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	685b      	ldr	r3, [r3, #4]
 80050e6:	085b      	lsrs	r3, r3, #1
 80050e8:	441a      	add	r2, r3
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	685b      	ldr	r3, [r3, #4]
 80050ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80050f2:	b29b      	uxth	r3, r3
 80050f4:	61bb      	str	r3, [r7, #24]
        break;
 80050f6:	e03c      	b.n	8005172 <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80050f8:	f7fe fcd0 	bl	8003a9c <HAL_RCC_GetPCLK2Freq>
 80050fc:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	005a      	lsls	r2, r3, #1
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	685b      	ldr	r3, [r3, #4]
 8005106:	085b      	lsrs	r3, r3, #1
 8005108:	441a      	add	r2, r3
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	685b      	ldr	r3, [r3, #4]
 800510e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005112:	b29b      	uxth	r3, r3
 8005114:	61bb      	str	r3, [r7, #24]
        break;
 8005116:	e02c      	b.n	8005172 <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	685b      	ldr	r3, [r3, #4]
 800511c:	085b      	lsrs	r3, r3, #1
 800511e:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 8005122:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 8005126:	687a      	ldr	r2, [r7, #4]
 8005128:	6852      	ldr	r2, [r2, #4]
 800512a:	fbb3 f3f2 	udiv	r3, r3, r2
 800512e:	b29b      	uxth	r3, r3
 8005130:	61bb      	str	r3, [r7, #24]
        break;
 8005132:	e01e      	b.n	8005172 <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005134:	f7fe fc1a 	bl	800396c <HAL_RCC_GetSysClockFreq>
 8005138:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	005a      	lsls	r2, r3, #1
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	685b      	ldr	r3, [r3, #4]
 8005142:	085b      	lsrs	r3, r3, #1
 8005144:	441a      	add	r2, r3
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	685b      	ldr	r3, [r3, #4]
 800514a:	fbb2 f3f3 	udiv	r3, r2, r3
 800514e:	b29b      	uxth	r3, r3
 8005150:	61bb      	str	r3, [r7, #24]
        break;
 8005152:	e00e      	b.n	8005172 <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	685b      	ldr	r3, [r3, #4]
 8005158:	085b      	lsrs	r3, r3, #1
 800515a:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	685b      	ldr	r3, [r3, #4]
 8005162:	fbb2 f3f3 	udiv	r3, r2, r3
 8005166:	b29b      	uxth	r3, r3
 8005168:	61bb      	str	r3, [r7, #24]
        break;
 800516a:	e002      	b.n	8005172 <UART_SetConfig+0x1be>
      default:
        ret = HAL_ERROR;
 800516c:	2301      	movs	r3, #1
 800516e:	75fb      	strb	r3, [r7, #23]
        break;
 8005170:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005172:	69bb      	ldr	r3, [r7, #24]
 8005174:	2b0f      	cmp	r3, #15
 8005176:	d916      	bls.n	80051a6 <UART_SetConfig+0x1f2>
 8005178:	69bb      	ldr	r3, [r7, #24]
 800517a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800517e:	d212      	bcs.n	80051a6 <UART_SetConfig+0x1f2>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005180:	69bb      	ldr	r3, [r7, #24]
 8005182:	b29b      	uxth	r3, r3
 8005184:	f023 030f 	bic.w	r3, r3, #15
 8005188:	817b      	strh	r3, [r7, #10]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800518a:	69bb      	ldr	r3, [r7, #24]
 800518c:	085b      	lsrs	r3, r3, #1
 800518e:	b29b      	uxth	r3, r3
 8005190:	f003 0307 	and.w	r3, r3, #7
 8005194:	b29a      	uxth	r2, r3
 8005196:	897b      	ldrh	r3, [r7, #10]
 8005198:	4313      	orrs	r3, r2
 800519a:	817b      	strh	r3, [r7, #10]
      huart->Instance->BRR = brrtemp;
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	897a      	ldrh	r2, [r7, #10]
 80051a2:	60da      	str	r2, [r3, #12]
 80051a4:	e07d      	b.n	80052a2 <UART_SetConfig+0x2ee>
    }
    else
    {
      ret = HAL_ERROR;
 80051a6:	2301      	movs	r3, #1
 80051a8:	75fb      	strb	r3, [r7, #23]
 80051aa:	e07a      	b.n	80052a2 <UART_SetConfig+0x2ee>
    }
  }
  else
  {
    switch (clocksource)
 80051ac:	7ffb      	ldrb	r3, [r7, #31]
 80051ae:	2b08      	cmp	r3, #8
 80051b0:	d866      	bhi.n	8005280 <UART_SetConfig+0x2cc>
 80051b2:	a201      	add	r2, pc, #4	; (adr r2, 80051b8 <UART_SetConfig+0x204>)
 80051b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80051b8:	080051dd 	.word	0x080051dd
 80051bc:	080051fb 	.word	0x080051fb
 80051c0:	08005219 	.word	0x08005219
 80051c4:	08005281 	.word	0x08005281
 80051c8:	08005235 	.word	0x08005235
 80051cc:	08005281 	.word	0x08005281
 80051d0:	08005281 	.word	0x08005281
 80051d4:	08005281 	.word	0x08005281
 80051d8:	08005253 	.word	0x08005253
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80051dc:	f7fe fc3c 	bl	8003a58 <HAL_RCC_GetPCLK1Freq>
 80051e0:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	685b      	ldr	r3, [r3, #4]
 80051e6:	085a      	lsrs	r2, r3, #1
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	441a      	add	r2, r3
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	685b      	ldr	r3, [r3, #4]
 80051f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80051f4:	b29b      	uxth	r3, r3
 80051f6:	61bb      	str	r3, [r7, #24]
        break;
 80051f8:	e045      	b.n	8005286 <UART_SetConfig+0x2d2>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80051fa:	f7fe fc4f 	bl	8003a9c <HAL_RCC_GetPCLK2Freq>
 80051fe:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	685b      	ldr	r3, [r3, #4]
 8005204:	085a      	lsrs	r2, r3, #1
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	441a      	add	r2, r3
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	685b      	ldr	r3, [r3, #4]
 800520e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005212:	b29b      	uxth	r3, r3
 8005214:	61bb      	str	r3, [r7, #24]
        break;
 8005216:	e036      	b.n	8005286 <UART_SetConfig+0x2d2>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	685b      	ldr	r3, [r3, #4]
 800521c:	085b      	lsrs	r3, r3, #1
 800521e:	f503 03f4 	add.w	r3, r3, #7995392	; 0x7a0000
 8005222:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
 8005226:	687a      	ldr	r2, [r7, #4]
 8005228:	6852      	ldr	r2, [r2, #4]
 800522a:	fbb3 f3f2 	udiv	r3, r3, r2
 800522e:	b29b      	uxth	r3, r3
 8005230:	61bb      	str	r3, [r7, #24]
        break;
 8005232:	e028      	b.n	8005286 <UART_SetConfig+0x2d2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005234:	f7fe fb9a 	bl	800396c <HAL_RCC_GetSysClockFreq>
 8005238:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	685b      	ldr	r3, [r3, #4]
 800523e:	085a      	lsrs	r2, r3, #1
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	441a      	add	r2, r3
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	685b      	ldr	r3, [r3, #4]
 8005248:	fbb2 f3f3 	udiv	r3, r2, r3
 800524c:	b29b      	uxth	r3, r3
 800524e:	61bb      	str	r3, [r7, #24]
        break;
 8005250:	e019      	b.n	8005286 <UART_SetConfig+0x2d2>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	685b      	ldr	r3, [r3, #4]
 8005256:	085b      	lsrs	r3, r3, #1
 8005258:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	685b      	ldr	r3, [r3, #4]
 8005260:	fbb2 f3f3 	udiv	r3, r2, r3
 8005264:	b29b      	uxth	r3, r3
 8005266:	61bb      	str	r3, [r7, #24]
        break;
 8005268:	e00d      	b.n	8005286 <UART_SetConfig+0x2d2>
 800526a:	bf00      	nop
 800526c:	efff69f3 	.word	0xefff69f3
 8005270:	40013800 	.word	0x40013800
 8005274:	40021000 	.word	0x40021000
 8005278:	40004400 	.word	0x40004400
 800527c:	40004800 	.word	0x40004800
      default:
        ret = HAL_ERROR;
 8005280:	2301      	movs	r3, #1
 8005282:	75fb      	strb	r3, [r7, #23]
        break;
 8005284:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005286:	69bb      	ldr	r3, [r7, #24]
 8005288:	2b0f      	cmp	r3, #15
 800528a:	d908      	bls.n	800529e <UART_SetConfig+0x2ea>
 800528c:	69bb      	ldr	r3, [r7, #24]
 800528e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005292:	d204      	bcs.n	800529e <UART_SetConfig+0x2ea>
    {
      huart->Instance->BRR = usartdiv;
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	69ba      	ldr	r2, [r7, #24]
 800529a:	60da      	str	r2, [r3, #12]
 800529c:	e001      	b.n	80052a2 <UART_SetConfig+0x2ee>
    }
    else
    {
      ret = HAL_ERROR;
 800529e:	2301      	movs	r3, #1
 80052a0:	75fb      	strb	r3, [r7, #23]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	2200      	movs	r2, #0
 80052a6:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	2200      	movs	r2, #0
 80052ac:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 80052ae:	7dfb      	ldrb	r3, [r7, #23]
}
 80052b0:	4618      	mov	r0, r3
 80052b2:	3720      	adds	r7, #32
 80052b4:	46bd      	mov	sp, r7
 80052b6:	bd80      	pop	{r7, pc}

080052b8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80052b8:	b480      	push	{r7}
 80052ba:	b083      	sub	sp, #12
 80052bc:	af00      	add	r7, sp, #0
 80052be:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052c4:	f003 0301 	and.w	r3, r3, #1
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	d00a      	beq.n	80052e2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	685b      	ldr	r3, [r3, #4]
 80052d2:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	430a      	orrs	r2, r1
 80052e0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052e6:	f003 0302 	and.w	r3, r3, #2
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	d00a      	beq.n	8005304 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	685b      	ldr	r3, [r3, #4]
 80052f4:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	430a      	orrs	r2, r1
 8005302:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005308:	f003 0304 	and.w	r3, r3, #4
 800530c:	2b00      	cmp	r3, #0
 800530e:	d00a      	beq.n	8005326 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	685b      	ldr	r3, [r3, #4]
 8005316:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	430a      	orrs	r2, r1
 8005324:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800532a:	f003 0308 	and.w	r3, r3, #8
 800532e:	2b00      	cmp	r3, #0
 8005330:	d00a      	beq.n	8005348 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	685b      	ldr	r3, [r3, #4]
 8005338:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	430a      	orrs	r2, r1
 8005346:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800534c:	f003 0310 	and.w	r3, r3, #16
 8005350:	2b00      	cmp	r3, #0
 8005352:	d00a      	beq.n	800536a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	689b      	ldr	r3, [r3, #8]
 800535a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	430a      	orrs	r2, r1
 8005368:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800536e:	f003 0320 	and.w	r3, r3, #32
 8005372:	2b00      	cmp	r3, #0
 8005374:	d00a      	beq.n	800538c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	689b      	ldr	r3, [r3, #8]
 800537c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	430a      	orrs	r2, r1
 800538a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005390:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005394:	2b00      	cmp	r3, #0
 8005396:	d01a      	beq.n	80053ce <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	685b      	ldr	r3, [r3, #4]
 800539e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	430a      	orrs	r2, r1
 80053ac:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053b2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80053b6:	d10a      	bne.n	80053ce <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	685b      	ldr	r3, [r3, #4]
 80053be:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	430a      	orrs	r2, r1
 80053cc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	d00a      	beq.n	80053f0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	685b      	ldr	r3, [r3, #4]
 80053e0:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	430a      	orrs	r2, r1
 80053ee:	605a      	str	r2, [r3, #4]
  }
}
 80053f0:	bf00      	nop
 80053f2:	370c      	adds	r7, #12
 80053f4:	46bd      	mov	sp, r7
 80053f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053fa:	4770      	bx	lr

080053fc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80053fc:	b580      	push	{r7, lr}
 80053fe:	b086      	sub	sp, #24
 8005400:	af02      	add	r7, sp, #8
 8005402:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	2200      	movs	r2, #0
 8005408:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 800540a:	f7fc fb25 	bl	8001a58 <HAL_GetTick>
 800540e:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	f003 0308 	and.w	r3, r3, #8
 800541a:	2b08      	cmp	r3, #8
 800541c:	d10e      	bne.n	800543c <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800541e:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005422:	9300      	str	r3, [sp, #0]
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	2200      	movs	r2, #0
 8005428:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800542c:	6878      	ldr	r0, [r7, #4]
 800542e:	f000 f82a 	bl	8005486 <UART_WaitOnFlagUntilTimeout>
 8005432:	4603      	mov	r3, r0
 8005434:	2b00      	cmp	r3, #0
 8005436:	d001      	beq.n	800543c <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005438:	2303      	movs	r3, #3
 800543a:	e020      	b.n	800547e <UART_CheckIdleState+0x82>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	f003 0304 	and.w	r3, r3, #4
 8005446:	2b04      	cmp	r3, #4
 8005448:	d10e      	bne.n	8005468 <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800544a:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800544e:	9300      	str	r3, [sp, #0]
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	2200      	movs	r2, #0
 8005454:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8005458:	6878      	ldr	r0, [r7, #4]
 800545a:	f000 f814 	bl	8005486 <UART_WaitOnFlagUntilTimeout>
 800545e:	4603      	mov	r3, r0
 8005460:	2b00      	cmp	r3, #0
 8005462:	d001      	beq.n	8005468 <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005464:	2303      	movs	r3, #3
 8005466:	e00a      	b.n	800547e <UART_CheckIdleState+0x82>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	2220      	movs	r2, #32
 800546c:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	2220      	movs	r2, #32
 8005472:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	2200      	movs	r2, #0
 8005478:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 800547c:	2300      	movs	r3, #0
}
 800547e:	4618      	mov	r0, r3
 8005480:	3710      	adds	r7, #16
 8005482:	46bd      	mov	sp, r7
 8005484:	bd80      	pop	{r7, pc}

08005486 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005486:	b580      	push	{r7, lr}
 8005488:	b084      	sub	sp, #16
 800548a:	af00      	add	r7, sp, #0
 800548c:	60f8      	str	r0, [r7, #12]
 800548e:	60b9      	str	r1, [r7, #8]
 8005490:	603b      	str	r3, [r7, #0]
 8005492:	4613      	mov	r3, r2
 8005494:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005496:	e05d      	b.n	8005554 <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005498:	69bb      	ldr	r3, [r7, #24]
 800549a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800549e:	d059      	beq.n	8005554 <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80054a0:	f7fc fada 	bl	8001a58 <HAL_GetTick>
 80054a4:	4602      	mov	r2, r0
 80054a6:	683b      	ldr	r3, [r7, #0]
 80054a8:	1ad3      	subs	r3, r2, r3
 80054aa:	69ba      	ldr	r2, [r7, #24]
 80054ac:	429a      	cmp	r2, r3
 80054ae:	d302      	bcc.n	80054b6 <UART_WaitOnFlagUntilTimeout+0x30>
 80054b0:	69bb      	ldr	r3, [r7, #24]
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	d11b      	bne.n	80054ee <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	681a      	ldr	r2, [r3, #0]
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80054c4:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	689a      	ldr	r2, [r3, #8]
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	f022 0201 	bic.w	r2, r2, #1
 80054d4:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	2220      	movs	r2, #32
 80054da:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	2220      	movs	r2, #32
 80054e0:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	2200      	movs	r2, #0
 80054e6:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 80054ea:	2303      	movs	r3, #3
 80054ec:	e042      	b.n	8005574 <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	f003 0304 	and.w	r3, r3, #4
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	d02b      	beq.n	8005554 <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	69db      	ldr	r3, [r3, #28]
 8005502:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005506:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800550a:	d123      	bne.n	8005554 <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005514:	621a      	str	r2, [r3, #32]
          
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	681a      	ldr	r2, [r3, #0]
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8005524:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	689a      	ldr	r2, [r3, #8]
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	f022 0201 	bic.w	r2, r2, #1
 8005534:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	2220      	movs	r2, #32
 800553a:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	2220      	movs	r2, #32
 8005540:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	2220      	movs	r2, #32
 8005546:	67da      	str	r2, [r3, #124]	; 0x7c
          
          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	2200      	movs	r2, #0
 800554c:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
          
          return HAL_TIMEOUT;
 8005550:	2303      	movs	r3, #3
 8005552:	e00f      	b.n	8005574 <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	69da      	ldr	r2, [r3, #28]
 800555a:	68bb      	ldr	r3, [r7, #8]
 800555c:	4013      	ands	r3, r2
 800555e:	68ba      	ldr	r2, [r7, #8]
 8005560:	429a      	cmp	r2, r3
 8005562:	bf0c      	ite	eq
 8005564:	2301      	moveq	r3, #1
 8005566:	2300      	movne	r3, #0
 8005568:	b2db      	uxtb	r3, r3
 800556a:	461a      	mov	r2, r3
 800556c:	79fb      	ldrb	r3, [r7, #7]
 800556e:	429a      	cmp	r2, r3
 8005570:	d092      	beq.n	8005498 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005572:	2300      	movs	r3, #0
}
 8005574:	4618      	mov	r0, r3
 8005576:	3710      	adds	r7, #16
 8005578:	46bd      	mov	sp, r7
 800557a:	bd80      	pop	{r7, pc}

0800557c <__errno>:
 800557c:	4b01      	ldr	r3, [pc, #4]	; (8005584 <__errno+0x8>)
 800557e:	6818      	ldr	r0, [r3, #0]
 8005580:	4770      	bx	lr
 8005582:	bf00      	nop
 8005584:	2000000c 	.word	0x2000000c

08005588 <__libc_init_array>:
 8005588:	b570      	push	{r4, r5, r6, lr}
 800558a:	4e0d      	ldr	r6, [pc, #52]	; (80055c0 <__libc_init_array+0x38>)
 800558c:	4c0d      	ldr	r4, [pc, #52]	; (80055c4 <__libc_init_array+0x3c>)
 800558e:	1ba4      	subs	r4, r4, r6
 8005590:	10a4      	asrs	r4, r4, #2
 8005592:	2500      	movs	r5, #0
 8005594:	42a5      	cmp	r5, r4
 8005596:	d109      	bne.n	80055ac <__libc_init_array+0x24>
 8005598:	4e0b      	ldr	r6, [pc, #44]	; (80055c8 <__libc_init_array+0x40>)
 800559a:	4c0c      	ldr	r4, [pc, #48]	; (80055cc <__libc_init_array+0x44>)
 800559c:	f004 fa5e 	bl	8009a5c <_init>
 80055a0:	1ba4      	subs	r4, r4, r6
 80055a2:	10a4      	asrs	r4, r4, #2
 80055a4:	2500      	movs	r5, #0
 80055a6:	42a5      	cmp	r5, r4
 80055a8:	d105      	bne.n	80055b6 <__libc_init_array+0x2e>
 80055aa:	bd70      	pop	{r4, r5, r6, pc}
 80055ac:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80055b0:	4798      	blx	r3
 80055b2:	3501      	adds	r5, #1
 80055b4:	e7ee      	b.n	8005594 <__libc_init_array+0xc>
 80055b6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80055ba:	4798      	blx	r3
 80055bc:	3501      	adds	r5, #1
 80055be:	e7f2      	b.n	80055a6 <__libc_init_array+0x1e>
 80055c0:	08009e00 	.word	0x08009e00
 80055c4:	08009e00 	.word	0x08009e00
 80055c8:	08009e00 	.word	0x08009e00
 80055cc:	08009e04 	.word	0x08009e04

080055d0 <memcpy>:
 80055d0:	b510      	push	{r4, lr}
 80055d2:	1e43      	subs	r3, r0, #1
 80055d4:	440a      	add	r2, r1
 80055d6:	4291      	cmp	r1, r2
 80055d8:	d100      	bne.n	80055dc <memcpy+0xc>
 80055da:	bd10      	pop	{r4, pc}
 80055dc:	f811 4b01 	ldrb.w	r4, [r1], #1
 80055e0:	f803 4f01 	strb.w	r4, [r3, #1]!
 80055e4:	e7f7      	b.n	80055d6 <memcpy+0x6>

080055e6 <memset>:
 80055e6:	4402      	add	r2, r0
 80055e8:	4603      	mov	r3, r0
 80055ea:	4293      	cmp	r3, r2
 80055ec:	d100      	bne.n	80055f0 <memset+0xa>
 80055ee:	4770      	bx	lr
 80055f0:	f803 1b01 	strb.w	r1, [r3], #1
 80055f4:	e7f9      	b.n	80055ea <memset+0x4>

080055f6 <__cvt>:
 80055f6:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80055fa:	ec55 4b10 	vmov	r4, r5, d0
 80055fe:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8005600:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8005604:	2d00      	cmp	r5, #0
 8005606:	460e      	mov	r6, r1
 8005608:	4691      	mov	r9, r2
 800560a:	4619      	mov	r1, r3
 800560c:	bfb8      	it	lt
 800560e:	4622      	movlt	r2, r4
 8005610:	462b      	mov	r3, r5
 8005612:	f027 0720 	bic.w	r7, r7, #32
 8005616:	bfbb      	ittet	lt
 8005618:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800561c:	461d      	movlt	r5, r3
 800561e:	2300      	movge	r3, #0
 8005620:	232d      	movlt	r3, #45	; 0x2d
 8005622:	bfb8      	it	lt
 8005624:	4614      	movlt	r4, r2
 8005626:	2f46      	cmp	r7, #70	; 0x46
 8005628:	700b      	strb	r3, [r1, #0]
 800562a:	d004      	beq.n	8005636 <__cvt+0x40>
 800562c:	2f45      	cmp	r7, #69	; 0x45
 800562e:	d100      	bne.n	8005632 <__cvt+0x3c>
 8005630:	3601      	adds	r6, #1
 8005632:	2102      	movs	r1, #2
 8005634:	e000      	b.n	8005638 <__cvt+0x42>
 8005636:	2103      	movs	r1, #3
 8005638:	ab03      	add	r3, sp, #12
 800563a:	9301      	str	r3, [sp, #4]
 800563c:	ab02      	add	r3, sp, #8
 800563e:	9300      	str	r3, [sp, #0]
 8005640:	4632      	mov	r2, r6
 8005642:	4653      	mov	r3, sl
 8005644:	ec45 4b10 	vmov	d0, r4, r5
 8005648:	f001 feb2 	bl	80073b0 <_dtoa_r>
 800564c:	2f47      	cmp	r7, #71	; 0x47
 800564e:	4680      	mov	r8, r0
 8005650:	d102      	bne.n	8005658 <__cvt+0x62>
 8005652:	f019 0f01 	tst.w	r9, #1
 8005656:	d026      	beq.n	80056a6 <__cvt+0xb0>
 8005658:	2f46      	cmp	r7, #70	; 0x46
 800565a:	eb08 0906 	add.w	r9, r8, r6
 800565e:	d111      	bne.n	8005684 <__cvt+0x8e>
 8005660:	f898 3000 	ldrb.w	r3, [r8]
 8005664:	2b30      	cmp	r3, #48	; 0x30
 8005666:	d10a      	bne.n	800567e <__cvt+0x88>
 8005668:	2200      	movs	r2, #0
 800566a:	2300      	movs	r3, #0
 800566c:	4620      	mov	r0, r4
 800566e:	4629      	mov	r1, r5
 8005670:	f7fb fa2a 	bl	8000ac8 <__aeabi_dcmpeq>
 8005674:	b918      	cbnz	r0, 800567e <__cvt+0x88>
 8005676:	f1c6 0601 	rsb	r6, r6, #1
 800567a:	f8ca 6000 	str.w	r6, [sl]
 800567e:	f8da 3000 	ldr.w	r3, [sl]
 8005682:	4499      	add	r9, r3
 8005684:	2200      	movs	r2, #0
 8005686:	2300      	movs	r3, #0
 8005688:	4620      	mov	r0, r4
 800568a:	4629      	mov	r1, r5
 800568c:	f7fb fa1c 	bl	8000ac8 <__aeabi_dcmpeq>
 8005690:	b938      	cbnz	r0, 80056a2 <__cvt+0xac>
 8005692:	2230      	movs	r2, #48	; 0x30
 8005694:	9b03      	ldr	r3, [sp, #12]
 8005696:	454b      	cmp	r3, r9
 8005698:	d205      	bcs.n	80056a6 <__cvt+0xb0>
 800569a:	1c59      	adds	r1, r3, #1
 800569c:	9103      	str	r1, [sp, #12]
 800569e:	701a      	strb	r2, [r3, #0]
 80056a0:	e7f8      	b.n	8005694 <__cvt+0x9e>
 80056a2:	f8cd 900c 	str.w	r9, [sp, #12]
 80056a6:	9b03      	ldr	r3, [sp, #12]
 80056a8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80056aa:	eba3 0308 	sub.w	r3, r3, r8
 80056ae:	4640      	mov	r0, r8
 80056b0:	6013      	str	r3, [r2, #0]
 80056b2:	b004      	add	sp, #16
 80056b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

080056b8 <__exponent>:
 80056b8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80056ba:	2900      	cmp	r1, #0
 80056bc:	4604      	mov	r4, r0
 80056be:	bfba      	itte	lt
 80056c0:	4249      	neglt	r1, r1
 80056c2:	232d      	movlt	r3, #45	; 0x2d
 80056c4:	232b      	movge	r3, #43	; 0x2b
 80056c6:	2909      	cmp	r1, #9
 80056c8:	f804 2b02 	strb.w	r2, [r4], #2
 80056cc:	7043      	strb	r3, [r0, #1]
 80056ce:	dd20      	ble.n	8005712 <__exponent+0x5a>
 80056d0:	f10d 0307 	add.w	r3, sp, #7
 80056d4:	461f      	mov	r7, r3
 80056d6:	260a      	movs	r6, #10
 80056d8:	fb91 f5f6 	sdiv	r5, r1, r6
 80056dc:	fb06 1115 	mls	r1, r6, r5, r1
 80056e0:	3130      	adds	r1, #48	; 0x30
 80056e2:	2d09      	cmp	r5, #9
 80056e4:	f803 1c01 	strb.w	r1, [r3, #-1]
 80056e8:	f103 32ff 	add.w	r2, r3, #4294967295	; 0xffffffff
 80056ec:	4629      	mov	r1, r5
 80056ee:	dc09      	bgt.n	8005704 <__exponent+0x4c>
 80056f0:	3130      	adds	r1, #48	; 0x30
 80056f2:	3b02      	subs	r3, #2
 80056f4:	f802 1c01 	strb.w	r1, [r2, #-1]
 80056f8:	42bb      	cmp	r3, r7
 80056fa:	4622      	mov	r2, r4
 80056fc:	d304      	bcc.n	8005708 <__exponent+0x50>
 80056fe:	1a10      	subs	r0, r2, r0
 8005700:	b003      	add	sp, #12
 8005702:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005704:	4613      	mov	r3, r2
 8005706:	e7e7      	b.n	80056d8 <__exponent+0x20>
 8005708:	f813 2b01 	ldrb.w	r2, [r3], #1
 800570c:	f804 2b01 	strb.w	r2, [r4], #1
 8005710:	e7f2      	b.n	80056f8 <__exponent+0x40>
 8005712:	2330      	movs	r3, #48	; 0x30
 8005714:	4419      	add	r1, r3
 8005716:	7083      	strb	r3, [r0, #2]
 8005718:	1d02      	adds	r2, r0, #4
 800571a:	70c1      	strb	r1, [r0, #3]
 800571c:	e7ef      	b.n	80056fe <__exponent+0x46>
	...

08005720 <_printf_float>:
 8005720:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005724:	b08d      	sub	sp, #52	; 0x34
 8005726:	460c      	mov	r4, r1
 8005728:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 800572c:	4616      	mov	r6, r2
 800572e:	461f      	mov	r7, r3
 8005730:	4605      	mov	r5, r0
 8005732:	f003 f89b 	bl	800886c <_localeconv_r>
 8005736:	6803      	ldr	r3, [r0, #0]
 8005738:	9304      	str	r3, [sp, #16]
 800573a:	4618      	mov	r0, r3
 800573c:	f7fa fd48 	bl	80001d0 <strlen>
 8005740:	2300      	movs	r3, #0
 8005742:	930a      	str	r3, [sp, #40]	; 0x28
 8005744:	f8d8 3000 	ldr.w	r3, [r8]
 8005748:	9005      	str	r0, [sp, #20]
 800574a:	3307      	adds	r3, #7
 800574c:	f023 0307 	bic.w	r3, r3, #7
 8005750:	f103 0208 	add.w	r2, r3, #8
 8005754:	f894 a018 	ldrb.w	sl, [r4, #24]
 8005758:	f8d4 b000 	ldr.w	fp, [r4]
 800575c:	f8c8 2000 	str.w	r2, [r8]
 8005760:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005764:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8005768:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800576c:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8005770:	9307      	str	r3, [sp, #28]
 8005772:	f8cd 8018 	str.w	r8, [sp, #24]
 8005776:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800577a:	4ba7      	ldr	r3, [pc, #668]	; (8005a18 <_printf_float+0x2f8>)
 800577c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005780:	f7fb f9d4 	bl	8000b2c <__aeabi_dcmpun>
 8005784:	bb70      	cbnz	r0, 80057e4 <_printf_float+0xc4>
 8005786:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800578a:	4ba3      	ldr	r3, [pc, #652]	; (8005a18 <_printf_float+0x2f8>)
 800578c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005790:	f7fb f9ae 	bl	8000af0 <__aeabi_dcmple>
 8005794:	bb30      	cbnz	r0, 80057e4 <_printf_float+0xc4>
 8005796:	2200      	movs	r2, #0
 8005798:	2300      	movs	r3, #0
 800579a:	4640      	mov	r0, r8
 800579c:	4649      	mov	r1, r9
 800579e:	f7fb f99d 	bl	8000adc <__aeabi_dcmplt>
 80057a2:	b110      	cbz	r0, 80057aa <_printf_float+0x8a>
 80057a4:	232d      	movs	r3, #45	; 0x2d
 80057a6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80057aa:	4a9c      	ldr	r2, [pc, #624]	; (8005a1c <_printf_float+0x2fc>)
 80057ac:	4b9c      	ldr	r3, [pc, #624]	; (8005a20 <_printf_float+0x300>)
 80057ae:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 80057b2:	bf8c      	ite	hi
 80057b4:	4690      	movhi	r8, r2
 80057b6:	4698      	movls	r8, r3
 80057b8:	2303      	movs	r3, #3
 80057ba:	f02b 0204 	bic.w	r2, fp, #4
 80057be:	6123      	str	r3, [r4, #16]
 80057c0:	6022      	str	r2, [r4, #0]
 80057c2:	f04f 0900 	mov.w	r9, #0
 80057c6:	9700      	str	r7, [sp, #0]
 80057c8:	4633      	mov	r3, r6
 80057ca:	aa0b      	add	r2, sp, #44	; 0x2c
 80057cc:	4621      	mov	r1, r4
 80057ce:	4628      	mov	r0, r5
 80057d0:	f000 f9e6 	bl	8005ba0 <_printf_common>
 80057d4:	3001      	adds	r0, #1
 80057d6:	f040 808d 	bne.w	80058f4 <_printf_float+0x1d4>
 80057da:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80057de:	b00d      	add	sp, #52	; 0x34
 80057e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80057e4:	4642      	mov	r2, r8
 80057e6:	464b      	mov	r3, r9
 80057e8:	4640      	mov	r0, r8
 80057ea:	4649      	mov	r1, r9
 80057ec:	f7fb f99e 	bl	8000b2c <__aeabi_dcmpun>
 80057f0:	b110      	cbz	r0, 80057f8 <_printf_float+0xd8>
 80057f2:	4a8c      	ldr	r2, [pc, #560]	; (8005a24 <_printf_float+0x304>)
 80057f4:	4b8c      	ldr	r3, [pc, #560]	; (8005a28 <_printf_float+0x308>)
 80057f6:	e7da      	b.n	80057ae <_printf_float+0x8e>
 80057f8:	6861      	ldr	r1, [r4, #4]
 80057fa:	1c4b      	adds	r3, r1, #1
 80057fc:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 8005800:	a80a      	add	r0, sp, #40	; 0x28
 8005802:	d13e      	bne.n	8005882 <_printf_float+0x162>
 8005804:	2306      	movs	r3, #6
 8005806:	6063      	str	r3, [r4, #4]
 8005808:	2300      	movs	r3, #0
 800580a:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800580e:	ab09      	add	r3, sp, #36	; 0x24
 8005810:	9300      	str	r3, [sp, #0]
 8005812:	ec49 8b10 	vmov	d0, r8, r9
 8005816:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800581a:	6022      	str	r2, [r4, #0]
 800581c:	f8cd a004 	str.w	sl, [sp, #4]
 8005820:	6861      	ldr	r1, [r4, #4]
 8005822:	4628      	mov	r0, r5
 8005824:	f7ff fee7 	bl	80055f6 <__cvt>
 8005828:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 800582c:	2b47      	cmp	r3, #71	; 0x47
 800582e:	4680      	mov	r8, r0
 8005830:	d109      	bne.n	8005846 <_printf_float+0x126>
 8005832:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005834:	1cd8      	adds	r0, r3, #3
 8005836:	db02      	blt.n	800583e <_printf_float+0x11e>
 8005838:	6862      	ldr	r2, [r4, #4]
 800583a:	4293      	cmp	r3, r2
 800583c:	dd47      	ble.n	80058ce <_printf_float+0x1ae>
 800583e:	f1aa 0a02 	sub.w	sl, sl, #2
 8005842:	fa5f fa8a 	uxtb.w	sl, sl
 8005846:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800584a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800584c:	d824      	bhi.n	8005898 <_printf_float+0x178>
 800584e:	3901      	subs	r1, #1
 8005850:	4652      	mov	r2, sl
 8005852:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8005856:	9109      	str	r1, [sp, #36]	; 0x24
 8005858:	f7ff ff2e 	bl	80056b8 <__exponent>
 800585c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800585e:	1813      	adds	r3, r2, r0
 8005860:	2a01      	cmp	r2, #1
 8005862:	4681      	mov	r9, r0
 8005864:	6123      	str	r3, [r4, #16]
 8005866:	dc02      	bgt.n	800586e <_printf_float+0x14e>
 8005868:	6822      	ldr	r2, [r4, #0]
 800586a:	07d1      	lsls	r1, r2, #31
 800586c:	d501      	bpl.n	8005872 <_printf_float+0x152>
 800586e:	3301      	adds	r3, #1
 8005870:	6123      	str	r3, [r4, #16]
 8005872:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8005876:	2b00      	cmp	r3, #0
 8005878:	d0a5      	beq.n	80057c6 <_printf_float+0xa6>
 800587a:	232d      	movs	r3, #45	; 0x2d
 800587c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005880:	e7a1      	b.n	80057c6 <_printf_float+0xa6>
 8005882:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 8005886:	f000 8177 	beq.w	8005b78 <_printf_float+0x458>
 800588a:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800588e:	d1bb      	bne.n	8005808 <_printf_float+0xe8>
 8005890:	2900      	cmp	r1, #0
 8005892:	d1b9      	bne.n	8005808 <_printf_float+0xe8>
 8005894:	2301      	movs	r3, #1
 8005896:	e7b6      	b.n	8005806 <_printf_float+0xe6>
 8005898:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 800589c:	d119      	bne.n	80058d2 <_printf_float+0x1b2>
 800589e:	2900      	cmp	r1, #0
 80058a0:	6863      	ldr	r3, [r4, #4]
 80058a2:	dd0c      	ble.n	80058be <_printf_float+0x19e>
 80058a4:	6121      	str	r1, [r4, #16]
 80058a6:	b913      	cbnz	r3, 80058ae <_printf_float+0x18e>
 80058a8:	6822      	ldr	r2, [r4, #0]
 80058aa:	07d2      	lsls	r2, r2, #31
 80058ac:	d502      	bpl.n	80058b4 <_printf_float+0x194>
 80058ae:	3301      	adds	r3, #1
 80058b0:	440b      	add	r3, r1
 80058b2:	6123      	str	r3, [r4, #16]
 80058b4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80058b6:	65a3      	str	r3, [r4, #88]	; 0x58
 80058b8:	f04f 0900 	mov.w	r9, #0
 80058bc:	e7d9      	b.n	8005872 <_printf_float+0x152>
 80058be:	b913      	cbnz	r3, 80058c6 <_printf_float+0x1a6>
 80058c0:	6822      	ldr	r2, [r4, #0]
 80058c2:	07d0      	lsls	r0, r2, #31
 80058c4:	d501      	bpl.n	80058ca <_printf_float+0x1aa>
 80058c6:	3302      	adds	r3, #2
 80058c8:	e7f3      	b.n	80058b2 <_printf_float+0x192>
 80058ca:	2301      	movs	r3, #1
 80058cc:	e7f1      	b.n	80058b2 <_printf_float+0x192>
 80058ce:	f04f 0a67 	mov.w	sl, #103	; 0x67
 80058d2:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 80058d6:	4293      	cmp	r3, r2
 80058d8:	db05      	blt.n	80058e6 <_printf_float+0x1c6>
 80058da:	6822      	ldr	r2, [r4, #0]
 80058dc:	6123      	str	r3, [r4, #16]
 80058de:	07d1      	lsls	r1, r2, #31
 80058e0:	d5e8      	bpl.n	80058b4 <_printf_float+0x194>
 80058e2:	3301      	adds	r3, #1
 80058e4:	e7e5      	b.n	80058b2 <_printf_float+0x192>
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	bfd4      	ite	le
 80058ea:	f1c3 0302 	rsble	r3, r3, #2
 80058ee:	2301      	movgt	r3, #1
 80058f0:	4413      	add	r3, r2
 80058f2:	e7de      	b.n	80058b2 <_printf_float+0x192>
 80058f4:	6823      	ldr	r3, [r4, #0]
 80058f6:	055a      	lsls	r2, r3, #21
 80058f8:	d407      	bmi.n	800590a <_printf_float+0x1ea>
 80058fa:	6923      	ldr	r3, [r4, #16]
 80058fc:	4642      	mov	r2, r8
 80058fe:	4631      	mov	r1, r6
 8005900:	4628      	mov	r0, r5
 8005902:	47b8      	blx	r7
 8005904:	3001      	adds	r0, #1
 8005906:	d12b      	bne.n	8005960 <_printf_float+0x240>
 8005908:	e767      	b.n	80057da <_printf_float+0xba>
 800590a:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800590e:	f240 80dc 	bls.w	8005aca <_printf_float+0x3aa>
 8005912:	2200      	movs	r2, #0
 8005914:	2300      	movs	r3, #0
 8005916:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800591a:	f7fb f8d5 	bl	8000ac8 <__aeabi_dcmpeq>
 800591e:	2800      	cmp	r0, #0
 8005920:	d033      	beq.n	800598a <_printf_float+0x26a>
 8005922:	2301      	movs	r3, #1
 8005924:	4a41      	ldr	r2, [pc, #260]	; (8005a2c <_printf_float+0x30c>)
 8005926:	4631      	mov	r1, r6
 8005928:	4628      	mov	r0, r5
 800592a:	47b8      	blx	r7
 800592c:	3001      	adds	r0, #1
 800592e:	f43f af54 	beq.w	80057da <_printf_float+0xba>
 8005932:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005936:	429a      	cmp	r2, r3
 8005938:	db02      	blt.n	8005940 <_printf_float+0x220>
 800593a:	6823      	ldr	r3, [r4, #0]
 800593c:	07d8      	lsls	r0, r3, #31
 800593e:	d50f      	bpl.n	8005960 <_printf_float+0x240>
 8005940:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005944:	4631      	mov	r1, r6
 8005946:	4628      	mov	r0, r5
 8005948:	47b8      	blx	r7
 800594a:	3001      	adds	r0, #1
 800594c:	f43f af45 	beq.w	80057da <_printf_float+0xba>
 8005950:	f04f 0800 	mov.w	r8, #0
 8005954:	f104 091a 	add.w	r9, r4, #26
 8005958:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800595a:	3b01      	subs	r3, #1
 800595c:	4543      	cmp	r3, r8
 800595e:	dc09      	bgt.n	8005974 <_printf_float+0x254>
 8005960:	6823      	ldr	r3, [r4, #0]
 8005962:	079b      	lsls	r3, r3, #30
 8005964:	f100 8103 	bmi.w	8005b6e <_printf_float+0x44e>
 8005968:	68e0      	ldr	r0, [r4, #12]
 800596a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800596c:	4298      	cmp	r0, r3
 800596e:	bfb8      	it	lt
 8005970:	4618      	movlt	r0, r3
 8005972:	e734      	b.n	80057de <_printf_float+0xbe>
 8005974:	2301      	movs	r3, #1
 8005976:	464a      	mov	r2, r9
 8005978:	4631      	mov	r1, r6
 800597a:	4628      	mov	r0, r5
 800597c:	47b8      	blx	r7
 800597e:	3001      	adds	r0, #1
 8005980:	f43f af2b 	beq.w	80057da <_printf_float+0xba>
 8005984:	f108 0801 	add.w	r8, r8, #1
 8005988:	e7e6      	b.n	8005958 <_printf_float+0x238>
 800598a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800598c:	2b00      	cmp	r3, #0
 800598e:	dc2b      	bgt.n	80059e8 <_printf_float+0x2c8>
 8005990:	2301      	movs	r3, #1
 8005992:	4a26      	ldr	r2, [pc, #152]	; (8005a2c <_printf_float+0x30c>)
 8005994:	4631      	mov	r1, r6
 8005996:	4628      	mov	r0, r5
 8005998:	47b8      	blx	r7
 800599a:	3001      	adds	r0, #1
 800599c:	f43f af1d 	beq.w	80057da <_printf_float+0xba>
 80059a0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80059a2:	b923      	cbnz	r3, 80059ae <_printf_float+0x28e>
 80059a4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80059a6:	b913      	cbnz	r3, 80059ae <_printf_float+0x28e>
 80059a8:	6823      	ldr	r3, [r4, #0]
 80059aa:	07d9      	lsls	r1, r3, #31
 80059ac:	d5d8      	bpl.n	8005960 <_printf_float+0x240>
 80059ae:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80059b2:	4631      	mov	r1, r6
 80059b4:	4628      	mov	r0, r5
 80059b6:	47b8      	blx	r7
 80059b8:	3001      	adds	r0, #1
 80059ba:	f43f af0e 	beq.w	80057da <_printf_float+0xba>
 80059be:	f04f 0900 	mov.w	r9, #0
 80059c2:	f104 0a1a 	add.w	sl, r4, #26
 80059c6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80059c8:	425b      	negs	r3, r3
 80059ca:	454b      	cmp	r3, r9
 80059cc:	dc01      	bgt.n	80059d2 <_printf_float+0x2b2>
 80059ce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80059d0:	e794      	b.n	80058fc <_printf_float+0x1dc>
 80059d2:	2301      	movs	r3, #1
 80059d4:	4652      	mov	r2, sl
 80059d6:	4631      	mov	r1, r6
 80059d8:	4628      	mov	r0, r5
 80059da:	47b8      	blx	r7
 80059dc:	3001      	adds	r0, #1
 80059de:	f43f aefc 	beq.w	80057da <_printf_float+0xba>
 80059e2:	f109 0901 	add.w	r9, r9, #1
 80059e6:	e7ee      	b.n	80059c6 <_printf_float+0x2a6>
 80059e8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80059ea:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80059ec:	429a      	cmp	r2, r3
 80059ee:	bfa8      	it	ge
 80059f0:	461a      	movge	r2, r3
 80059f2:	2a00      	cmp	r2, #0
 80059f4:	4691      	mov	r9, r2
 80059f6:	dd07      	ble.n	8005a08 <_printf_float+0x2e8>
 80059f8:	4613      	mov	r3, r2
 80059fa:	4631      	mov	r1, r6
 80059fc:	4642      	mov	r2, r8
 80059fe:	4628      	mov	r0, r5
 8005a00:	47b8      	blx	r7
 8005a02:	3001      	adds	r0, #1
 8005a04:	f43f aee9 	beq.w	80057da <_printf_float+0xba>
 8005a08:	f104 031a 	add.w	r3, r4, #26
 8005a0c:	f04f 0b00 	mov.w	fp, #0
 8005a10:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005a14:	9306      	str	r3, [sp, #24]
 8005a16:	e015      	b.n	8005a44 <_printf_float+0x324>
 8005a18:	7fefffff 	.word	0x7fefffff
 8005a1c:	08009ae8 	.word	0x08009ae8
 8005a20:	08009ae4 	.word	0x08009ae4
 8005a24:	08009af0 	.word	0x08009af0
 8005a28:	08009aec 	.word	0x08009aec
 8005a2c:	08009af4 	.word	0x08009af4
 8005a30:	2301      	movs	r3, #1
 8005a32:	9a06      	ldr	r2, [sp, #24]
 8005a34:	4631      	mov	r1, r6
 8005a36:	4628      	mov	r0, r5
 8005a38:	47b8      	blx	r7
 8005a3a:	3001      	adds	r0, #1
 8005a3c:	f43f aecd 	beq.w	80057da <_printf_float+0xba>
 8005a40:	f10b 0b01 	add.w	fp, fp, #1
 8005a44:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8005a48:	ebaa 0309 	sub.w	r3, sl, r9
 8005a4c:	455b      	cmp	r3, fp
 8005a4e:	dcef      	bgt.n	8005a30 <_printf_float+0x310>
 8005a50:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005a54:	429a      	cmp	r2, r3
 8005a56:	44d0      	add	r8, sl
 8005a58:	db15      	blt.n	8005a86 <_printf_float+0x366>
 8005a5a:	6823      	ldr	r3, [r4, #0]
 8005a5c:	07da      	lsls	r2, r3, #31
 8005a5e:	d412      	bmi.n	8005a86 <_printf_float+0x366>
 8005a60:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005a62:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005a64:	eba3 020a 	sub.w	r2, r3, sl
 8005a68:	eba3 0a01 	sub.w	sl, r3, r1
 8005a6c:	4592      	cmp	sl, r2
 8005a6e:	bfa8      	it	ge
 8005a70:	4692      	movge	sl, r2
 8005a72:	f1ba 0f00 	cmp.w	sl, #0
 8005a76:	dc0e      	bgt.n	8005a96 <_printf_float+0x376>
 8005a78:	f04f 0800 	mov.w	r8, #0
 8005a7c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8005a80:	f104 091a 	add.w	r9, r4, #26
 8005a84:	e019      	b.n	8005aba <_printf_float+0x39a>
 8005a86:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005a8a:	4631      	mov	r1, r6
 8005a8c:	4628      	mov	r0, r5
 8005a8e:	47b8      	blx	r7
 8005a90:	3001      	adds	r0, #1
 8005a92:	d1e5      	bne.n	8005a60 <_printf_float+0x340>
 8005a94:	e6a1      	b.n	80057da <_printf_float+0xba>
 8005a96:	4653      	mov	r3, sl
 8005a98:	4642      	mov	r2, r8
 8005a9a:	4631      	mov	r1, r6
 8005a9c:	4628      	mov	r0, r5
 8005a9e:	47b8      	blx	r7
 8005aa0:	3001      	adds	r0, #1
 8005aa2:	d1e9      	bne.n	8005a78 <_printf_float+0x358>
 8005aa4:	e699      	b.n	80057da <_printf_float+0xba>
 8005aa6:	2301      	movs	r3, #1
 8005aa8:	464a      	mov	r2, r9
 8005aaa:	4631      	mov	r1, r6
 8005aac:	4628      	mov	r0, r5
 8005aae:	47b8      	blx	r7
 8005ab0:	3001      	adds	r0, #1
 8005ab2:	f43f ae92 	beq.w	80057da <_printf_float+0xba>
 8005ab6:	f108 0801 	add.w	r8, r8, #1
 8005aba:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005abe:	1a9b      	subs	r3, r3, r2
 8005ac0:	eba3 030a 	sub.w	r3, r3, sl
 8005ac4:	4543      	cmp	r3, r8
 8005ac6:	dcee      	bgt.n	8005aa6 <_printf_float+0x386>
 8005ac8:	e74a      	b.n	8005960 <_printf_float+0x240>
 8005aca:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005acc:	2a01      	cmp	r2, #1
 8005ace:	dc01      	bgt.n	8005ad4 <_printf_float+0x3b4>
 8005ad0:	07db      	lsls	r3, r3, #31
 8005ad2:	d53a      	bpl.n	8005b4a <_printf_float+0x42a>
 8005ad4:	2301      	movs	r3, #1
 8005ad6:	4642      	mov	r2, r8
 8005ad8:	4631      	mov	r1, r6
 8005ada:	4628      	mov	r0, r5
 8005adc:	47b8      	blx	r7
 8005ade:	3001      	adds	r0, #1
 8005ae0:	f43f ae7b 	beq.w	80057da <_printf_float+0xba>
 8005ae4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005ae8:	4631      	mov	r1, r6
 8005aea:	4628      	mov	r0, r5
 8005aec:	47b8      	blx	r7
 8005aee:	3001      	adds	r0, #1
 8005af0:	f108 0801 	add.w	r8, r8, #1
 8005af4:	f43f ae71 	beq.w	80057da <_printf_float+0xba>
 8005af8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005afa:	2200      	movs	r2, #0
 8005afc:	f103 3aff 	add.w	sl, r3, #4294967295	; 0xffffffff
 8005b00:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005b04:	2300      	movs	r3, #0
 8005b06:	f7fa ffdf 	bl	8000ac8 <__aeabi_dcmpeq>
 8005b0a:	b9c8      	cbnz	r0, 8005b40 <_printf_float+0x420>
 8005b0c:	4653      	mov	r3, sl
 8005b0e:	4642      	mov	r2, r8
 8005b10:	4631      	mov	r1, r6
 8005b12:	4628      	mov	r0, r5
 8005b14:	47b8      	blx	r7
 8005b16:	3001      	adds	r0, #1
 8005b18:	d10e      	bne.n	8005b38 <_printf_float+0x418>
 8005b1a:	e65e      	b.n	80057da <_printf_float+0xba>
 8005b1c:	2301      	movs	r3, #1
 8005b1e:	4652      	mov	r2, sl
 8005b20:	4631      	mov	r1, r6
 8005b22:	4628      	mov	r0, r5
 8005b24:	47b8      	blx	r7
 8005b26:	3001      	adds	r0, #1
 8005b28:	f43f ae57 	beq.w	80057da <_printf_float+0xba>
 8005b2c:	f108 0801 	add.w	r8, r8, #1
 8005b30:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005b32:	3b01      	subs	r3, #1
 8005b34:	4543      	cmp	r3, r8
 8005b36:	dcf1      	bgt.n	8005b1c <_printf_float+0x3fc>
 8005b38:	464b      	mov	r3, r9
 8005b3a:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8005b3e:	e6de      	b.n	80058fe <_printf_float+0x1de>
 8005b40:	f04f 0800 	mov.w	r8, #0
 8005b44:	f104 0a1a 	add.w	sl, r4, #26
 8005b48:	e7f2      	b.n	8005b30 <_printf_float+0x410>
 8005b4a:	2301      	movs	r3, #1
 8005b4c:	e7df      	b.n	8005b0e <_printf_float+0x3ee>
 8005b4e:	2301      	movs	r3, #1
 8005b50:	464a      	mov	r2, r9
 8005b52:	4631      	mov	r1, r6
 8005b54:	4628      	mov	r0, r5
 8005b56:	47b8      	blx	r7
 8005b58:	3001      	adds	r0, #1
 8005b5a:	f43f ae3e 	beq.w	80057da <_printf_float+0xba>
 8005b5e:	f108 0801 	add.w	r8, r8, #1
 8005b62:	68e3      	ldr	r3, [r4, #12]
 8005b64:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005b66:	1a9b      	subs	r3, r3, r2
 8005b68:	4543      	cmp	r3, r8
 8005b6a:	dcf0      	bgt.n	8005b4e <_printf_float+0x42e>
 8005b6c:	e6fc      	b.n	8005968 <_printf_float+0x248>
 8005b6e:	f04f 0800 	mov.w	r8, #0
 8005b72:	f104 0919 	add.w	r9, r4, #25
 8005b76:	e7f4      	b.n	8005b62 <_printf_float+0x442>
 8005b78:	2900      	cmp	r1, #0
 8005b7a:	f43f ae8b 	beq.w	8005894 <_printf_float+0x174>
 8005b7e:	2300      	movs	r3, #0
 8005b80:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8005b84:	ab09      	add	r3, sp, #36	; 0x24
 8005b86:	9300      	str	r3, [sp, #0]
 8005b88:	ec49 8b10 	vmov	d0, r8, r9
 8005b8c:	6022      	str	r2, [r4, #0]
 8005b8e:	f8cd a004 	str.w	sl, [sp, #4]
 8005b92:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8005b96:	4628      	mov	r0, r5
 8005b98:	f7ff fd2d 	bl	80055f6 <__cvt>
 8005b9c:	4680      	mov	r8, r0
 8005b9e:	e648      	b.n	8005832 <_printf_float+0x112>

08005ba0 <_printf_common>:
 8005ba0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005ba4:	4691      	mov	r9, r2
 8005ba6:	461f      	mov	r7, r3
 8005ba8:	688a      	ldr	r2, [r1, #8]
 8005baa:	690b      	ldr	r3, [r1, #16]
 8005bac:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005bb0:	4293      	cmp	r3, r2
 8005bb2:	bfb8      	it	lt
 8005bb4:	4613      	movlt	r3, r2
 8005bb6:	f8c9 3000 	str.w	r3, [r9]
 8005bba:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005bbe:	4606      	mov	r6, r0
 8005bc0:	460c      	mov	r4, r1
 8005bc2:	b112      	cbz	r2, 8005bca <_printf_common+0x2a>
 8005bc4:	3301      	adds	r3, #1
 8005bc6:	f8c9 3000 	str.w	r3, [r9]
 8005bca:	6823      	ldr	r3, [r4, #0]
 8005bcc:	0699      	lsls	r1, r3, #26
 8005bce:	bf42      	ittt	mi
 8005bd0:	f8d9 3000 	ldrmi.w	r3, [r9]
 8005bd4:	3302      	addmi	r3, #2
 8005bd6:	f8c9 3000 	strmi.w	r3, [r9]
 8005bda:	6825      	ldr	r5, [r4, #0]
 8005bdc:	f015 0506 	ands.w	r5, r5, #6
 8005be0:	d107      	bne.n	8005bf2 <_printf_common+0x52>
 8005be2:	f104 0a19 	add.w	sl, r4, #25
 8005be6:	68e3      	ldr	r3, [r4, #12]
 8005be8:	f8d9 2000 	ldr.w	r2, [r9]
 8005bec:	1a9b      	subs	r3, r3, r2
 8005bee:	42ab      	cmp	r3, r5
 8005bf0:	dc28      	bgt.n	8005c44 <_printf_common+0xa4>
 8005bf2:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8005bf6:	6822      	ldr	r2, [r4, #0]
 8005bf8:	3300      	adds	r3, #0
 8005bfa:	bf18      	it	ne
 8005bfc:	2301      	movne	r3, #1
 8005bfe:	0692      	lsls	r2, r2, #26
 8005c00:	d42d      	bmi.n	8005c5e <_printf_common+0xbe>
 8005c02:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005c06:	4639      	mov	r1, r7
 8005c08:	4630      	mov	r0, r6
 8005c0a:	47c0      	blx	r8
 8005c0c:	3001      	adds	r0, #1
 8005c0e:	d020      	beq.n	8005c52 <_printf_common+0xb2>
 8005c10:	6823      	ldr	r3, [r4, #0]
 8005c12:	68e5      	ldr	r5, [r4, #12]
 8005c14:	f8d9 2000 	ldr.w	r2, [r9]
 8005c18:	f003 0306 	and.w	r3, r3, #6
 8005c1c:	2b04      	cmp	r3, #4
 8005c1e:	bf08      	it	eq
 8005c20:	1aad      	subeq	r5, r5, r2
 8005c22:	68a3      	ldr	r3, [r4, #8]
 8005c24:	6922      	ldr	r2, [r4, #16]
 8005c26:	bf0c      	ite	eq
 8005c28:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005c2c:	2500      	movne	r5, #0
 8005c2e:	4293      	cmp	r3, r2
 8005c30:	bfc4      	itt	gt
 8005c32:	1a9b      	subgt	r3, r3, r2
 8005c34:	18ed      	addgt	r5, r5, r3
 8005c36:	f04f 0900 	mov.w	r9, #0
 8005c3a:	341a      	adds	r4, #26
 8005c3c:	454d      	cmp	r5, r9
 8005c3e:	d11a      	bne.n	8005c76 <_printf_common+0xd6>
 8005c40:	2000      	movs	r0, #0
 8005c42:	e008      	b.n	8005c56 <_printf_common+0xb6>
 8005c44:	2301      	movs	r3, #1
 8005c46:	4652      	mov	r2, sl
 8005c48:	4639      	mov	r1, r7
 8005c4a:	4630      	mov	r0, r6
 8005c4c:	47c0      	blx	r8
 8005c4e:	3001      	adds	r0, #1
 8005c50:	d103      	bne.n	8005c5a <_printf_common+0xba>
 8005c52:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005c56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005c5a:	3501      	adds	r5, #1
 8005c5c:	e7c3      	b.n	8005be6 <_printf_common+0x46>
 8005c5e:	18e1      	adds	r1, r4, r3
 8005c60:	1c5a      	adds	r2, r3, #1
 8005c62:	2030      	movs	r0, #48	; 0x30
 8005c64:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005c68:	4422      	add	r2, r4
 8005c6a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005c6e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005c72:	3302      	adds	r3, #2
 8005c74:	e7c5      	b.n	8005c02 <_printf_common+0x62>
 8005c76:	2301      	movs	r3, #1
 8005c78:	4622      	mov	r2, r4
 8005c7a:	4639      	mov	r1, r7
 8005c7c:	4630      	mov	r0, r6
 8005c7e:	47c0      	blx	r8
 8005c80:	3001      	adds	r0, #1
 8005c82:	d0e6      	beq.n	8005c52 <_printf_common+0xb2>
 8005c84:	f109 0901 	add.w	r9, r9, #1
 8005c88:	e7d8      	b.n	8005c3c <_printf_common+0x9c>
	...

08005c8c <_printf_i>:
 8005c8c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8005c90:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8005c94:	460c      	mov	r4, r1
 8005c96:	7e09      	ldrb	r1, [r1, #24]
 8005c98:	b085      	sub	sp, #20
 8005c9a:	296e      	cmp	r1, #110	; 0x6e
 8005c9c:	4617      	mov	r7, r2
 8005c9e:	4606      	mov	r6, r0
 8005ca0:	4698      	mov	r8, r3
 8005ca2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005ca4:	f000 80b3 	beq.w	8005e0e <_printf_i+0x182>
 8005ca8:	d822      	bhi.n	8005cf0 <_printf_i+0x64>
 8005caa:	2963      	cmp	r1, #99	; 0x63
 8005cac:	d036      	beq.n	8005d1c <_printf_i+0x90>
 8005cae:	d80a      	bhi.n	8005cc6 <_printf_i+0x3a>
 8005cb0:	2900      	cmp	r1, #0
 8005cb2:	f000 80b9 	beq.w	8005e28 <_printf_i+0x19c>
 8005cb6:	2958      	cmp	r1, #88	; 0x58
 8005cb8:	f000 8083 	beq.w	8005dc2 <_printf_i+0x136>
 8005cbc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005cc0:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8005cc4:	e032      	b.n	8005d2c <_printf_i+0xa0>
 8005cc6:	2964      	cmp	r1, #100	; 0x64
 8005cc8:	d001      	beq.n	8005cce <_printf_i+0x42>
 8005cca:	2969      	cmp	r1, #105	; 0x69
 8005ccc:	d1f6      	bne.n	8005cbc <_printf_i+0x30>
 8005cce:	6820      	ldr	r0, [r4, #0]
 8005cd0:	6813      	ldr	r3, [r2, #0]
 8005cd2:	0605      	lsls	r5, r0, #24
 8005cd4:	f103 0104 	add.w	r1, r3, #4
 8005cd8:	d52a      	bpl.n	8005d30 <_printf_i+0xa4>
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	6011      	str	r1, [r2, #0]
 8005cde:	2b00      	cmp	r3, #0
 8005ce0:	da03      	bge.n	8005cea <_printf_i+0x5e>
 8005ce2:	222d      	movs	r2, #45	; 0x2d
 8005ce4:	425b      	negs	r3, r3
 8005ce6:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8005cea:	486f      	ldr	r0, [pc, #444]	; (8005ea8 <_printf_i+0x21c>)
 8005cec:	220a      	movs	r2, #10
 8005cee:	e039      	b.n	8005d64 <_printf_i+0xd8>
 8005cf0:	2973      	cmp	r1, #115	; 0x73
 8005cf2:	f000 809d 	beq.w	8005e30 <_printf_i+0x1a4>
 8005cf6:	d808      	bhi.n	8005d0a <_printf_i+0x7e>
 8005cf8:	296f      	cmp	r1, #111	; 0x6f
 8005cfa:	d020      	beq.n	8005d3e <_printf_i+0xb2>
 8005cfc:	2970      	cmp	r1, #112	; 0x70
 8005cfe:	d1dd      	bne.n	8005cbc <_printf_i+0x30>
 8005d00:	6823      	ldr	r3, [r4, #0]
 8005d02:	f043 0320 	orr.w	r3, r3, #32
 8005d06:	6023      	str	r3, [r4, #0]
 8005d08:	e003      	b.n	8005d12 <_printf_i+0x86>
 8005d0a:	2975      	cmp	r1, #117	; 0x75
 8005d0c:	d017      	beq.n	8005d3e <_printf_i+0xb2>
 8005d0e:	2978      	cmp	r1, #120	; 0x78
 8005d10:	d1d4      	bne.n	8005cbc <_printf_i+0x30>
 8005d12:	2378      	movs	r3, #120	; 0x78
 8005d14:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005d18:	4864      	ldr	r0, [pc, #400]	; (8005eac <_printf_i+0x220>)
 8005d1a:	e055      	b.n	8005dc8 <_printf_i+0x13c>
 8005d1c:	6813      	ldr	r3, [r2, #0]
 8005d1e:	1d19      	adds	r1, r3, #4
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	6011      	str	r1, [r2, #0]
 8005d24:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005d28:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005d2c:	2301      	movs	r3, #1
 8005d2e:	e08c      	b.n	8005e4a <_printf_i+0x1be>
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	6011      	str	r1, [r2, #0]
 8005d34:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005d38:	bf18      	it	ne
 8005d3a:	b21b      	sxthne	r3, r3
 8005d3c:	e7cf      	b.n	8005cde <_printf_i+0x52>
 8005d3e:	6813      	ldr	r3, [r2, #0]
 8005d40:	6825      	ldr	r5, [r4, #0]
 8005d42:	1d18      	adds	r0, r3, #4
 8005d44:	6010      	str	r0, [r2, #0]
 8005d46:	0628      	lsls	r0, r5, #24
 8005d48:	d501      	bpl.n	8005d4e <_printf_i+0xc2>
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	e002      	b.n	8005d54 <_printf_i+0xc8>
 8005d4e:	0668      	lsls	r0, r5, #25
 8005d50:	d5fb      	bpl.n	8005d4a <_printf_i+0xbe>
 8005d52:	881b      	ldrh	r3, [r3, #0]
 8005d54:	4854      	ldr	r0, [pc, #336]	; (8005ea8 <_printf_i+0x21c>)
 8005d56:	296f      	cmp	r1, #111	; 0x6f
 8005d58:	bf14      	ite	ne
 8005d5a:	220a      	movne	r2, #10
 8005d5c:	2208      	moveq	r2, #8
 8005d5e:	2100      	movs	r1, #0
 8005d60:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005d64:	6865      	ldr	r5, [r4, #4]
 8005d66:	60a5      	str	r5, [r4, #8]
 8005d68:	2d00      	cmp	r5, #0
 8005d6a:	f2c0 8095 	blt.w	8005e98 <_printf_i+0x20c>
 8005d6e:	6821      	ldr	r1, [r4, #0]
 8005d70:	f021 0104 	bic.w	r1, r1, #4
 8005d74:	6021      	str	r1, [r4, #0]
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	d13d      	bne.n	8005df6 <_printf_i+0x16a>
 8005d7a:	2d00      	cmp	r5, #0
 8005d7c:	f040 808e 	bne.w	8005e9c <_printf_i+0x210>
 8005d80:	4665      	mov	r5, ip
 8005d82:	2a08      	cmp	r2, #8
 8005d84:	d10b      	bne.n	8005d9e <_printf_i+0x112>
 8005d86:	6823      	ldr	r3, [r4, #0]
 8005d88:	07db      	lsls	r3, r3, #31
 8005d8a:	d508      	bpl.n	8005d9e <_printf_i+0x112>
 8005d8c:	6923      	ldr	r3, [r4, #16]
 8005d8e:	6862      	ldr	r2, [r4, #4]
 8005d90:	429a      	cmp	r2, r3
 8005d92:	bfde      	ittt	le
 8005d94:	2330      	movle	r3, #48	; 0x30
 8005d96:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005d9a:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8005d9e:	ebac 0305 	sub.w	r3, ip, r5
 8005da2:	6123      	str	r3, [r4, #16]
 8005da4:	f8cd 8000 	str.w	r8, [sp]
 8005da8:	463b      	mov	r3, r7
 8005daa:	aa03      	add	r2, sp, #12
 8005dac:	4621      	mov	r1, r4
 8005dae:	4630      	mov	r0, r6
 8005db0:	f7ff fef6 	bl	8005ba0 <_printf_common>
 8005db4:	3001      	adds	r0, #1
 8005db6:	d14d      	bne.n	8005e54 <_printf_i+0x1c8>
 8005db8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005dbc:	b005      	add	sp, #20
 8005dbe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005dc2:	4839      	ldr	r0, [pc, #228]	; (8005ea8 <_printf_i+0x21c>)
 8005dc4:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8005dc8:	6813      	ldr	r3, [r2, #0]
 8005dca:	6821      	ldr	r1, [r4, #0]
 8005dcc:	1d1d      	adds	r5, r3, #4
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	6015      	str	r5, [r2, #0]
 8005dd2:	060a      	lsls	r2, r1, #24
 8005dd4:	d50b      	bpl.n	8005dee <_printf_i+0x162>
 8005dd6:	07ca      	lsls	r2, r1, #31
 8005dd8:	bf44      	itt	mi
 8005dda:	f041 0120 	orrmi.w	r1, r1, #32
 8005dde:	6021      	strmi	r1, [r4, #0]
 8005de0:	b91b      	cbnz	r3, 8005dea <_printf_i+0x15e>
 8005de2:	6822      	ldr	r2, [r4, #0]
 8005de4:	f022 0220 	bic.w	r2, r2, #32
 8005de8:	6022      	str	r2, [r4, #0]
 8005dea:	2210      	movs	r2, #16
 8005dec:	e7b7      	b.n	8005d5e <_printf_i+0xd2>
 8005dee:	064d      	lsls	r5, r1, #25
 8005df0:	bf48      	it	mi
 8005df2:	b29b      	uxthmi	r3, r3
 8005df4:	e7ef      	b.n	8005dd6 <_printf_i+0x14a>
 8005df6:	4665      	mov	r5, ip
 8005df8:	fbb3 f1f2 	udiv	r1, r3, r2
 8005dfc:	fb02 3311 	mls	r3, r2, r1, r3
 8005e00:	5cc3      	ldrb	r3, [r0, r3]
 8005e02:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8005e06:	460b      	mov	r3, r1
 8005e08:	2900      	cmp	r1, #0
 8005e0a:	d1f5      	bne.n	8005df8 <_printf_i+0x16c>
 8005e0c:	e7b9      	b.n	8005d82 <_printf_i+0xf6>
 8005e0e:	6813      	ldr	r3, [r2, #0]
 8005e10:	6825      	ldr	r5, [r4, #0]
 8005e12:	6961      	ldr	r1, [r4, #20]
 8005e14:	1d18      	adds	r0, r3, #4
 8005e16:	6010      	str	r0, [r2, #0]
 8005e18:	0628      	lsls	r0, r5, #24
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	d501      	bpl.n	8005e22 <_printf_i+0x196>
 8005e1e:	6019      	str	r1, [r3, #0]
 8005e20:	e002      	b.n	8005e28 <_printf_i+0x19c>
 8005e22:	066a      	lsls	r2, r5, #25
 8005e24:	d5fb      	bpl.n	8005e1e <_printf_i+0x192>
 8005e26:	8019      	strh	r1, [r3, #0]
 8005e28:	2300      	movs	r3, #0
 8005e2a:	6123      	str	r3, [r4, #16]
 8005e2c:	4665      	mov	r5, ip
 8005e2e:	e7b9      	b.n	8005da4 <_printf_i+0x118>
 8005e30:	6813      	ldr	r3, [r2, #0]
 8005e32:	1d19      	adds	r1, r3, #4
 8005e34:	6011      	str	r1, [r2, #0]
 8005e36:	681d      	ldr	r5, [r3, #0]
 8005e38:	6862      	ldr	r2, [r4, #4]
 8005e3a:	2100      	movs	r1, #0
 8005e3c:	4628      	mov	r0, r5
 8005e3e:	f7fa f9cf 	bl	80001e0 <memchr>
 8005e42:	b108      	cbz	r0, 8005e48 <_printf_i+0x1bc>
 8005e44:	1b40      	subs	r0, r0, r5
 8005e46:	6060      	str	r0, [r4, #4]
 8005e48:	6863      	ldr	r3, [r4, #4]
 8005e4a:	6123      	str	r3, [r4, #16]
 8005e4c:	2300      	movs	r3, #0
 8005e4e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005e52:	e7a7      	b.n	8005da4 <_printf_i+0x118>
 8005e54:	6923      	ldr	r3, [r4, #16]
 8005e56:	462a      	mov	r2, r5
 8005e58:	4639      	mov	r1, r7
 8005e5a:	4630      	mov	r0, r6
 8005e5c:	47c0      	blx	r8
 8005e5e:	3001      	adds	r0, #1
 8005e60:	d0aa      	beq.n	8005db8 <_printf_i+0x12c>
 8005e62:	6823      	ldr	r3, [r4, #0]
 8005e64:	079b      	lsls	r3, r3, #30
 8005e66:	d413      	bmi.n	8005e90 <_printf_i+0x204>
 8005e68:	68e0      	ldr	r0, [r4, #12]
 8005e6a:	9b03      	ldr	r3, [sp, #12]
 8005e6c:	4298      	cmp	r0, r3
 8005e6e:	bfb8      	it	lt
 8005e70:	4618      	movlt	r0, r3
 8005e72:	e7a3      	b.n	8005dbc <_printf_i+0x130>
 8005e74:	2301      	movs	r3, #1
 8005e76:	464a      	mov	r2, r9
 8005e78:	4639      	mov	r1, r7
 8005e7a:	4630      	mov	r0, r6
 8005e7c:	47c0      	blx	r8
 8005e7e:	3001      	adds	r0, #1
 8005e80:	d09a      	beq.n	8005db8 <_printf_i+0x12c>
 8005e82:	3501      	adds	r5, #1
 8005e84:	68e3      	ldr	r3, [r4, #12]
 8005e86:	9a03      	ldr	r2, [sp, #12]
 8005e88:	1a9b      	subs	r3, r3, r2
 8005e8a:	42ab      	cmp	r3, r5
 8005e8c:	dcf2      	bgt.n	8005e74 <_printf_i+0x1e8>
 8005e8e:	e7eb      	b.n	8005e68 <_printf_i+0x1dc>
 8005e90:	2500      	movs	r5, #0
 8005e92:	f104 0919 	add.w	r9, r4, #25
 8005e96:	e7f5      	b.n	8005e84 <_printf_i+0x1f8>
 8005e98:	2b00      	cmp	r3, #0
 8005e9a:	d1ac      	bne.n	8005df6 <_printf_i+0x16a>
 8005e9c:	7803      	ldrb	r3, [r0, #0]
 8005e9e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005ea2:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005ea6:	e76c      	b.n	8005d82 <_printf_i+0xf6>
 8005ea8:	08009af6 	.word	0x08009af6
 8005eac:	08009b07 	.word	0x08009b07

08005eb0 <_scanf_float>:
 8005eb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005eb4:	469a      	mov	sl, r3
 8005eb6:	688b      	ldr	r3, [r1, #8]
 8005eb8:	4616      	mov	r6, r2
 8005eba:	1e5a      	subs	r2, r3, #1
 8005ebc:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8005ec0:	b087      	sub	sp, #28
 8005ec2:	bf83      	ittte	hi
 8005ec4:	f46f 72ae 	mvnhi.w	r2, #348	; 0x15c
 8005ec8:	189b      	addhi	r3, r3, r2
 8005eca:	9301      	strhi	r3, [sp, #4]
 8005ecc:	2300      	movls	r3, #0
 8005ece:	bf86      	itte	hi
 8005ed0:	f240 135d 	movwhi	r3, #349	; 0x15d
 8005ed4:	608b      	strhi	r3, [r1, #8]
 8005ed6:	9301      	strls	r3, [sp, #4]
 8005ed8:	680b      	ldr	r3, [r1, #0]
 8005eda:	4688      	mov	r8, r1
 8005edc:	f04f 0b00 	mov.w	fp, #0
 8005ee0:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8005ee4:	f848 3b1c 	str.w	r3, [r8], #28
 8005ee8:	e9cd bb03 	strd	fp, fp, [sp, #12]
 8005eec:	4607      	mov	r7, r0
 8005eee:	460c      	mov	r4, r1
 8005ef0:	4645      	mov	r5, r8
 8005ef2:	465a      	mov	r2, fp
 8005ef4:	46d9      	mov	r9, fp
 8005ef6:	f8cd b008 	str.w	fp, [sp, #8]
 8005efa:	68a1      	ldr	r1, [r4, #8]
 8005efc:	b181      	cbz	r1, 8005f20 <_scanf_float+0x70>
 8005efe:	6833      	ldr	r3, [r6, #0]
 8005f00:	781b      	ldrb	r3, [r3, #0]
 8005f02:	2b49      	cmp	r3, #73	; 0x49
 8005f04:	d071      	beq.n	8005fea <_scanf_float+0x13a>
 8005f06:	d84d      	bhi.n	8005fa4 <_scanf_float+0xf4>
 8005f08:	2b39      	cmp	r3, #57	; 0x39
 8005f0a:	d840      	bhi.n	8005f8e <_scanf_float+0xde>
 8005f0c:	2b31      	cmp	r3, #49	; 0x31
 8005f0e:	f080 8088 	bcs.w	8006022 <_scanf_float+0x172>
 8005f12:	2b2d      	cmp	r3, #45	; 0x2d
 8005f14:	f000 8090 	beq.w	8006038 <_scanf_float+0x188>
 8005f18:	d815      	bhi.n	8005f46 <_scanf_float+0x96>
 8005f1a:	2b2b      	cmp	r3, #43	; 0x2b
 8005f1c:	f000 808c 	beq.w	8006038 <_scanf_float+0x188>
 8005f20:	f1b9 0f00 	cmp.w	r9, #0
 8005f24:	d003      	beq.n	8005f2e <_scanf_float+0x7e>
 8005f26:	6823      	ldr	r3, [r4, #0]
 8005f28:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005f2c:	6023      	str	r3, [r4, #0]
 8005f2e:	3a01      	subs	r2, #1
 8005f30:	2a01      	cmp	r2, #1
 8005f32:	f200 80ea 	bhi.w	800610a <_scanf_float+0x25a>
 8005f36:	4545      	cmp	r5, r8
 8005f38:	f200 80dc 	bhi.w	80060f4 <_scanf_float+0x244>
 8005f3c:	2601      	movs	r6, #1
 8005f3e:	4630      	mov	r0, r6
 8005f40:	b007      	add	sp, #28
 8005f42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005f46:	2b2e      	cmp	r3, #46	; 0x2e
 8005f48:	f000 809f 	beq.w	800608a <_scanf_float+0x1da>
 8005f4c:	2b30      	cmp	r3, #48	; 0x30
 8005f4e:	d1e7      	bne.n	8005f20 <_scanf_float+0x70>
 8005f50:	6820      	ldr	r0, [r4, #0]
 8005f52:	f410 7f80 	tst.w	r0, #256	; 0x100
 8005f56:	d064      	beq.n	8006022 <_scanf_float+0x172>
 8005f58:	9b01      	ldr	r3, [sp, #4]
 8005f5a:	f020 0080 	bic.w	r0, r0, #128	; 0x80
 8005f5e:	6020      	str	r0, [r4, #0]
 8005f60:	f109 0901 	add.w	r9, r9, #1
 8005f64:	b11b      	cbz	r3, 8005f6e <_scanf_float+0xbe>
 8005f66:	3b01      	subs	r3, #1
 8005f68:	3101      	adds	r1, #1
 8005f6a:	9301      	str	r3, [sp, #4]
 8005f6c:	60a1      	str	r1, [r4, #8]
 8005f6e:	68a3      	ldr	r3, [r4, #8]
 8005f70:	3b01      	subs	r3, #1
 8005f72:	60a3      	str	r3, [r4, #8]
 8005f74:	6923      	ldr	r3, [r4, #16]
 8005f76:	3301      	adds	r3, #1
 8005f78:	6123      	str	r3, [r4, #16]
 8005f7a:	6873      	ldr	r3, [r6, #4]
 8005f7c:	3b01      	subs	r3, #1
 8005f7e:	2b00      	cmp	r3, #0
 8005f80:	6073      	str	r3, [r6, #4]
 8005f82:	f340 80ac 	ble.w	80060de <_scanf_float+0x22e>
 8005f86:	6833      	ldr	r3, [r6, #0]
 8005f88:	3301      	adds	r3, #1
 8005f8a:	6033      	str	r3, [r6, #0]
 8005f8c:	e7b5      	b.n	8005efa <_scanf_float+0x4a>
 8005f8e:	2b45      	cmp	r3, #69	; 0x45
 8005f90:	f000 8085 	beq.w	800609e <_scanf_float+0x1ee>
 8005f94:	2b46      	cmp	r3, #70	; 0x46
 8005f96:	d06a      	beq.n	800606e <_scanf_float+0x1be>
 8005f98:	2b41      	cmp	r3, #65	; 0x41
 8005f9a:	d1c1      	bne.n	8005f20 <_scanf_float+0x70>
 8005f9c:	2a01      	cmp	r2, #1
 8005f9e:	d1bf      	bne.n	8005f20 <_scanf_float+0x70>
 8005fa0:	2202      	movs	r2, #2
 8005fa2:	e046      	b.n	8006032 <_scanf_float+0x182>
 8005fa4:	2b65      	cmp	r3, #101	; 0x65
 8005fa6:	d07a      	beq.n	800609e <_scanf_float+0x1ee>
 8005fa8:	d818      	bhi.n	8005fdc <_scanf_float+0x12c>
 8005faa:	2b54      	cmp	r3, #84	; 0x54
 8005fac:	d066      	beq.n	800607c <_scanf_float+0x1cc>
 8005fae:	d811      	bhi.n	8005fd4 <_scanf_float+0x124>
 8005fb0:	2b4e      	cmp	r3, #78	; 0x4e
 8005fb2:	d1b5      	bne.n	8005f20 <_scanf_float+0x70>
 8005fb4:	2a00      	cmp	r2, #0
 8005fb6:	d146      	bne.n	8006046 <_scanf_float+0x196>
 8005fb8:	f1b9 0f00 	cmp.w	r9, #0
 8005fbc:	d145      	bne.n	800604a <_scanf_float+0x19a>
 8005fbe:	6821      	ldr	r1, [r4, #0]
 8005fc0:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 8005fc4:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 8005fc8:	d13f      	bne.n	800604a <_scanf_float+0x19a>
 8005fca:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8005fce:	6021      	str	r1, [r4, #0]
 8005fd0:	2201      	movs	r2, #1
 8005fd2:	e02e      	b.n	8006032 <_scanf_float+0x182>
 8005fd4:	2b59      	cmp	r3, #89	; 0x59
 8005fd6:	d01e      	beq.n	8006016 <_scanf_float+0x166>
 8005fd8:	2b61      	cmp	r3, #97	; 0x61
 8005fda:	e7de      	b.n	8005f9a <_scanf_float+0xea>
 8005fdc:	2b6e      	cmp	r3, #110	; 0x6e
 8005fde:	d0e9      	beq.n	8005fb4 <_scanf_float+0x104>
 8005fe0:	d815      	bhi.n	800600e <_scanf_float+0x15e>
 8005fe2:	2b66      	cmp	r3, #102	; 0x66
 8005fe4:	d043      	beq.n	800606e <_scanf_float+0x1be>
 8005fe6:	2b69      	cmp	r3, #105	; 0x69
 8005fe8:	d19a      	bne.n	8005f20 <_scanf_float+0x70>
 8005fea:	f1bb 0f00 	cmp.w	fp, #0
 8005fee:	d138      	bne.n	8006062 <_scanf_float+0x1b2>
 8005ff0:	f1b9 0f00 	cmp.w	r9, #0
 8005ff4:	d197      	bne.n	8005f26 <_scanf_float+0x76>
 8005ff6:	6821      	ldr	r1, [r4, #0]
 8005ff8:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 8005ffc:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 8006000:	d195      	bne.n	8005f2e <_scanf_float+0x7e>
 8006002:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8006006:	6021      	str	r1, [r4, #0]
 8006008:	f04f 0b01 	mov.w	fp, #1
 800600c:	e011      	b.n	8006032 <_scanf_float+0x182>
 800600e:	2b74      	cmp	r3, #116	; 0x74
 8006010:	d034      	beq.n	800607c <_scanf_float+0x1cc>
 8006012:	2b79      	cmp	r3, #121	; 0x79
 8006014:	d184      	bne.n	8005f20 <_scanf_float+0x70>
 8006016:	f1bb 0f07 	cmp.w	fp, #7
 800601a:	d181      	bne.n	8005f20 <_scanf_float+0x70>
 800601c:	f04f 0b08 	mov.w	fp, #8
 8006020:	e007      	b.n	8006032 <_scanf_float+0x182>
 8006022:	eb12 0f0b 	cmn.w	r2, fp
 8006026:	f47f af7b 	bne.w	8005f20 <_scanf_float+0x70>
 800602a:	6821      	ldr	r1, [r4, #0]
 800602c:	f421 71c0 	bic.w	r1, r1, #384	; 0x180
 8006030:	6021      	str	r1, [r4, #0]
 8006032:	702b      	strb	r3, [r5, #0]
 8006034:	3501      	adds	r5, #1
 8006036:	e79a      	b.n	8005f6e <_scanf_float+0xbe>
 8006038:	6821      	ldr	r1, [r4, #0]
 800603a:	0608      	lsls	r0, r1, #24
 800603c:	f57f af70 	bpl.w	8005f20 <_scanf_float+0x70>
 8006040:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8006044:	e7f4      	b.n	8006030 <_scanf_float+0x180>
 8006046:	2a02      	cmp	r2, #2
 8006048:	d047      	beq.n	80060da <_scanf_float+0x22a>
 800604a:	f1bb 0f01 	cmp.w	fp, #1
 800604e:	d003      	beq.n	8006058 <_scanf_float+0x1a8>
 8006050:	f1bb 0f04 	cmp.w	fp, #4
 8006054:	f47f af64 	bne.w	8005f20 <_scanf_float+0x70>
 8006058:	f10b 0b01 	add.w	fp, fp, #1
 800605c:	fa5f fb8b 	uxtb.w	fp, fp
 8006060:	e7e7      	b.n	8006032 <_scanf_float+0x182>
 8006062:	f1bb 0f03 	cmp.w	fp, #3
 8006066:	d0f7      	beq.n	8006058 <_scanf_float+0x1a8>
 8006068:	f1bb 0f05 	cmp.w	fp, #5
 800606c:	e7f2      	b.n	8006054 <_scanf_float+0x1a4>
 800606e:	f1bb 0f02 	cmp.w	fp, #2
 8006072:	f47f af55 	bne.w	8005f20 <_scanf_float+0x70>
 8006076:	f04f 0b03 	mov.w	fp, #3
 800607a:	e7da      	b.n	8006032 <_scanf_float+0x182>
 800607c:	f1bb 0f06 	cmp.w	fp, #6
 8006080:	f47f af4e 	bne.w	8005f20 <_scanf_float+0x70>
 8006084:	f04f 0b07 	mov.w	fp, #7
 8006088:	e7d3      	b.n	8006032 <_scanf_float+0x182>
 800608a:	6821      	ldr	r1, [r4, #0]
 800608c:	0588      	lsls	r0, r1, #22
 800608e:	f57f af47 	bpl.w	8005f20 <_scanf_float+0x70>
 8006092:	f421 7120 	bic.w	r1, r1, #640	; 0x280
 8006096:	6021      	str	r1, [r4, #0]
 8006098:	f8cd 9008 	str.w	r9, [sp, #8]
 800609c:	e7c9      	b.n	8006032 <_scanf_float+0x182>
 800609e:	6821      	ldr	r1, [r4, #0]
 80060a0:	f401 60a0 	and.w	r0, r1, #1280	; 0x500
 80060a4:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 80060a8:	d006      	beq.n	80060b8 <_scanf_float+0x208>
 80060aa:	0548      	lsls	r0, r1, #21
 80060ac:	f57f af38 	bpl.w	8005f20 <_scanf_float+0x70>
 80060b0:	f1b9 0f00 	cmp.w	r9, #0
 80060b4:	f43f af3b 	beq.w	8005f2e <_scanf_float+0x7e>
 80060b8:	0588      	lsls	r0, r1, #22
 80060ba:	bf58      	it	pl
 80060bc:	9802      	ldrpl	r0, [sp, #8]
 80060be:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 80060c2:	bf58      	it	pl
 80060c4:	eba9 0000 	subpl.w	r0, r9, r0
 80060c8:	f441 71c0 	orr.w	r1, r1, #384	; 0x180
 80060cc:	bf58      	it	pl
 80060ce:	e9cd 0503 	strdpl	r0, r5, [sp, #12]
 80060d2:	6021      	str	r1, [r4, #0]
 80060d4:	f04f 0900 	mov.w	r9, #0
 80060d8:	e7ab      	b.n	8006032 <_scanf_float+0x182>
 80060da:	2203      	movs	r2, #3
 80060dc:	e7a9      	b.n	8006032 <_scanf_float+0x182>
 80060de:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80060e2:	9205      	str	r2, [sp, #20]
 80060e4:	4631      	mov	r1, r6
 80060e6:	4638      	mov	r0, r7
 80060e8:	4798      	blx	r3
 80060ea:	9a05      	ldr	r2, [sp, #20]
 80060ec:	2800      	cmp	r0, #0
 80060ee:	f43f af04 	beq.w	8005efa <_scanf_float+0x4a>
 80060f2:	e715      	b.n	8005f20 <_scanf_float+0x70>
 80060f4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80060f8:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 80060fc:	4632      	mov	r2, r6
 80060fe:	4638      	mov	r0, r7
 8006100:	4798      	blx	r3
 8006102:	6923      	ldr	r3, [r4, #16]
 8006104:	3b01      	subs	r3, #1
 8006106:	6123      	str	r3, [r4, #16]
 8006108:	e715      	b.n	8005f36 <_scanf_float+0x86>
 800610a:	f10b 33ff 	add.w	r3, fp, #4294967295	; 0xffffffff
 800610e:	2b06      	cmp	r3, #6
 8006110:	d80a      	bhi.n	8006128 <_scanf_float+0x278>
 8006112:	f1bb 0f02 	cmp.w	fp, #2
 8006116:	d968      	bls.n	80061ea <_scanf_float+0x33a>
 8006118:	f1ab 0b03 	sub.w	fp, fp, #3
 800611c:	fa5f fb8b 	uxtb.w	fp, fp
 8006120:	eba5 0b0b 	sub.w	fp, r5, fp
 8006124:	455d      	cmp	r5, fp
 8006126:	d14b      	bne.n	80061c0 <_scanf_float+0x310>
 8006128:	6823      	ldr	r3, [r4, #0]
 800612a:	05da      	lsls	r2, r3, #23
 800612c:	d51f      	bpl.n	800616e <_scanf_float+0x2be>
 800612e:	055b      	lsls	r3, r3, #21
 8006130:	d468      	bmi.n	8006204 <_scanf_float+0x354>
 8006132:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8006136:	6923      	ldr	r3, [r4, #16]
 8006138:	2965      	cmp	r1, #101	; 0x65
 800613a:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 800613e:	f105 3bff 	add.w	fp, r5, #4294967295	; 0xffffffff
 8006142:	6123      	str	r3, [r4, #16]
 8006144:	d00d      	beq.n	8006162 <_scanf_float+0x2b2>
 8006146:	2945      	cmp	r1, #69	; 0x45
 8006148:	d00b      	beq.n	8006162 <_scanf_float+0x2b2>
 800614a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800614e:	4632      	mov	r2, r6
 8006150:	4638      	mov	r0, r7
 8006152:	4798      	blx	r3
 8006154:	6923      	ldr	r3, [r4, #16]
 8006156:	f815 1c02 	ldrb.w	r1, [r5, #-2]
 800615a:	3b01      	subs	r3, #1
 800615c:	f1a5 0b02 	sub.w	fp, r5, #2
 8006160:	6123      	str	r3, [r4, #16]
 8006162:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006166:	4632      	mov	r2, r6
 8006168:	4638      	mov	r0, r7
 800616a:	4798      	blx	r3
 800616c:	465d      	mov	r5, fp
 800616e:	6826      	ldr	r6, [r4, #0]
 8006170:	f016 0610 	ands.w	r6, r6, #16
 8006174:	d17a      	bne.n	800626c <_scanf_float+0x3bc>
 8006176:	702e      	strb	r6, [r5, #0]
 8006178:	6823      	ldr	r3, [r4, #0]
 800617a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800617e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006182:	d142      	bne.n	800620a <_scanf_float+0x35a>
 8006184:	9b02      	ldr	r3, [sp, #8]
 8006186:	eba9 0303 	sub.w	r3, r9, r3
 800618a:	425a      	negs	r2, r3
 800618c:	2b00      	cmp	r3, #0
 800618e:	d149      	bne.n	8006224 <_scanf_float+0x374>
 8006190:	2200      	movs	r2, #0
 8006192:	4641      	mov	r1, r8
 8006194:	4638      	mov	r0, r7
 8006196:	f000 ff1f 	bl	8006fd8 <_strtod_r>
 800619a:	6825      	ldr	r5, [r4, #0]
 800619c:	f8da 3000 	ldr.w	r3, [sl]
 80061a0:	f015 0f02 	tst.w	r5, #2
 80061a4:	f103 0204 	add.w	r2, r3, #4
 80061a8:	ec59 8b10 	vmov	r8, r9, d0
 80061ac:	f8ca 2000 	str.w	r2, [sl]
 80061b0:	d043      	beq.n	800623a <_scanf_float+0x38a>
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	e9c3 8900 	strd	r8, r9, [r3]
 80061b8:	68e3      	ldr	r3, [r4, #12]
 80061ba:	3301      	adds	r3, #1
 80061bc:	60e3      	str	r3, [r4, #12]
 80061be:	e6be      	b.n	8005f3e <_scanf_float+0x8e>
 80061c0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80061c4:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 80061c8:	4632      	mov	r2, r6
 80061ca:	4638      	mov	r0, r7
 80061cc:	4798      	blx	r3
 80061ce:	6923      	ldr	r3, [r4, #16]
 80061d0:	3b01      	subs	r3, #1
 80061d2:	6123      	str	r3, [r4, #16]
 80061d4:	e7a6      	b.n	8006124 <_scanf_float+0x274>
 80061d6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80061da:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 80061de:	4632      	mov	r2, r6
 80061e0:	4638      	mov	r0, r7
 80061e2:	4798      	blx	r3
 80061e4:	6923      	ldr	r3, [r4, #16]
 80061e6:	3b01      	subs	r3, #1
 80061e8:	6123      	str	r3, [r4, #16]
 80061ea:	4545      	cmp	r5, r8
 80061ec:	d8f3      	bhi.n	80061d6 <_scanf_float+0x326>
 80061ee:	e6a5      	b.n	8005f3c <_scanf_float+0x8c>
 80061f0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80061f4:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 80061f8:	4632      	mov	r2, r6
 80061fa:	4638      	mov	r0, r7
 80061fc:	4798      	blx	r3
 80061fe:	6923      	ldr	r3, [r4, #16]
 8006200:	3b01      	subs	r3, #1
 8006202:	6123      	str	r3, [r4, #16]
 8006204:	4545      	cmp	r5, r8
 8006206:	d8f3      	bhi.n	80061f0 <_scanf_float+0x340>
 8006208:	e698      	b.n	8005f3c <_scanf_float+0x8c>
 800620a:	9b03      	ldr	r3, [sp, #12]
 800620c:	2b00      	cmp	r3, #0
 800620e:	d0bf      	beq.n	8006190 <_scanf_float+0x2e0>
 8006210:	9904      	ldr	r1, [sp, #16]
 8006212:	230a      	movs	r3, #10
 8006214:	4632      	mov	r2, r6
 8006216:	3101      	adds	r1, #1
 8006218:	4638      	mov	r0, r7
 800621a:	f000 ff69 	bl	80070f0 <_strtol_r>
 800621e:	9b03      	ldr	r3, [sp, #12]
 8006220:	9d04      	ldr	r5, [sp, #16]
 8006222:	1ac2      	subs	r2, r0, r3
 8006224:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8006228:	429d      	cmp	r5, r3
 800622a:	bf28      	it	cs
 800622c:	f504 75b7 	addcs.w	r5, r4, #366	; 0x16e
 8006230:	490f      	ldr	r1, [pc, #60]	; (8006270 <_scanf_float+0x3c0>)
 8006232:	4628      	mov	r0, r5
 8006234:	f000 f8a0 	bl	8006378 <siprintf>
 8006238:	e7aa      	b.n	8006190 <_scanf_float+0x2e0>
 800623a:	f015 0504 	ands.w	r5, r5, #4
 800623e:	d1b8      	bne.n	80061b2 <_scanf_float+0x302>
 8006240:	681f      	ldr	r7, [r3, #0]
 8006242:	ee10 2a10 	vmov	r2, s0
 8006246:	464b      	mov	r3, r9
 8006248:	ee10 0a10 	vmov	r0, s0
 800624c:	4649      	mov	r1, r9
 800624e:	f7fa fc6d 	bl	8000b2c <__aeabi_dcmpun>
 8006252:	b128      	cbz	r0, 8006260 <_scanf_float+0x3b0>
 8006254:	4628      	mov	r0, r5
 8006256:	f000 f889 	bl	800636c <nanf>
 800625a:	ed87 0a00 	vstr	s0, [r7]
 800625e:	e7ab      	b.n	80061b8 <_scanf_float+0x308>
 8006260:	4640      	mov	r0, r8
 8006262:	4649      	mov	r1, r9
 8006264:	f7fa fcc0 	bl	8000be8 <__aeabi_d2f>
 8006268:	6038      	str	r0, [r7, #0]
 800626a:	e7a5      	b.n	80061b8 <_scanf_float+0x308>
 800626c:	2600      	movs	r6, #0
 800626e:	e666      	b.n	8005f3e <_scanf_float+0x8e>
 8006270:	08009b18 	.word	0x08009b18

08006274 <iprintf>:
 8006274:	b40f      	push	{r0, r1, r2, r3}
 8006276:	4b0a      	ldr	r3, [pc, #40]	; (80062a0 <iprintf+0x2c>)
 8006278:	b513      	push	{r0, r1, r4, lr}
 800627a:	681c      	ldr	r4, [r3, #0]
 800627c:	b124      	cbz	r4, 8006288 <iprintf+0x14>
 800627e:	69a3      	ldr	r3, [r4, #24]
 8006280:	b913      	cbnz	r3, 8006288 <iprintf+0x14>
 8006282:	4620      	mov	r0, r4
 8006284:	f001 ff3c 	bl	8008100 <__sinit>
 8006288:	ab05      	add	r3, sp, #20
 800628a:	9a04      	ldr	r2, [sp, #16]
 800628c:	68a1      	ldr	r1, [r4, #8]
 800628e:	9301      	str	r3, [sp, #4]
 8006290:	4620      	mov	r0, r4
 8006292:	f003 f9a9 	bl	80095e8 <_vfiprintf_r>
 8006296:	b002      	add	sp, #8
 8006298:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800629c:	b004      	add	sp, #16
 800629e:	4770      	bx	lr
 80062a0:	2000000c 	.word	0x2000000c

080062a4 <_puts_r>:
 80062a4:	b570      	push	{r4, r5, r6, lr}
 80062a6:	460e      	mov	r6, r1
 80062a8:	4605      	mov	r5, r0
 80062aa:	b118      	cbz	r0, 80062b4 <_puts_r+0x10>
 80062ac:	6983      	ldr	r3, [r0, #24]
 80062ae:	b90b      	cbnz	r3, 80062b4 <_puts_r+0x10>
 80062b0:	f001 ff26 	bl	8008100 <__sinit>
 80062b4:	69ab      	ldr	r3, [r5, #24]
 80062b6:	68ac      	ldr	r4, [r5, #8]
 80062b8:	b913      	cbnz	r3, 80062c0 <_puts_r+0x1c>
 80062ba:	4628      	mov	r0, r5
 80062bc:	f001 ff20 	bl	8008100 <__sinit>
 80062c0:	4b23      	ldr	r3, [pc, #140]	; (8006350 <_puts_r+0xac>)
 80062c2:	429c      	cmp	r4, r3
 80062c4:	d117      	bne.n	80062f6 <_puts_r+0x52>
 80062c6:	686c      	ldr	r4, [r5, #4]
 80062c8:	89a3      	ldrh	r3, [r4, #12]
 80062ca:	071b      	lsls	r3, r3, #28
 80062cc:	d51d      	bpl.n	800630a <_puts_r+0x66>
 80062ce:	6923      	ldr	r3, [r4, #16]
 80062d0:	b1db      	cbz	r3, 800630a <_puts_r+0x66>
 80062d2:	3e01      	subs	r6, #1
 80062d4:	68a3      	ldr	r3, [r4, #8]
 80062d6:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80062da:	3b01      	subs	r3, #1
 80062dc:	60a3      	str	r3, [r4, #8]
 80062de:	b9e9      	cbnz	r1, 800631c <_puts_r+0x78>
 80062e0:	2b00      	cmp	r3, #0
 80062e2:	da2e      	bge.n	8006342 <_puts_r+0x9e>
 80062e4:	4622      	mov	r2, r4
 80062e6:	210a      	movs	r1, #10
 80062e8:	4628      	mov	r0, r5
 80062ea:	f000 ff13 	bl	8007114 <__swbuf_r>
 80062ee:	3001      	adds	r0, #1
 80062f0:	d011      	beq.n	8006316 <_puts_r+0x72>
 80062f2:	200a      	movs	r0, #10
 80062f4:	e011      	b.n	800631a <_puts_r+0x76>
 80062f6:	4b17      	ldr	r3, [pc, #92]	; (8006354 <_puts_r+0xb0>)
 80062f8:	429c      	cmp	r4, r3
 80062fa:	d101      	bne.n	8006300 <_puts_r+0x5c>
 80062fc:	68ac      	ldr	r4, [r5, #8]
 80062fe:	e7e3      	b.n	80062c8 <_puts_r+0x24>
 8006300:	4b15      	ldr	r3, [pc, #84]	; (8006358 <_puts_r+0xb4>)
 8006302:	429c      	cmp	r4, r3
 8006304:	bf08      	it	eq
 8006306:	68ec      	ldreq	r4, [r5, #12]
 8006308:	e7de      	b.n	80062c8 <_puts_r+0x24>
 800630a:	4621      	mov	r1, r4
 800630c:	4628      	mov	r0, r5
 800630e:	f000 ff53 	bl	80071b8 <__swsetup_r>
 8006312:	2800      	cmp	r0, #0
 8006314:	d0dd      	beq.n	80062d2 <_puts_r+0x2e>
 8006316:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800631a:	bd70      	pop	{r4, r5, r6, pc}
 800631c:	2b00      	cmp	r3, #0
 800631e:	da04      	bge.n	800632a <_puts_r+0x86>
 8006320:	69a2      	ldr	r2, [r4, #24]
 8006322:	429a      	cmp	r2, r3
 8006324:	dc06      	bgt.n	8006334 <_puts_r+0x90>
 8006326:	290a      	cmp	r1, #10
 8006328:	d004      	beq.n	8006334 <_puts_r+0x90>
 800632a:	6823      	ldr	r3, [r4, #0]
 800632c:	1c5a      	adds	r2, r3, #1
 800632e:	6022      	str	r2, [r4, #0]
 8006330:	7019      	strb	r1, [r3, #0]
 8006332:	e7cf      	b.n	80062d4 <_puts_r+0x30>
 8006334:	4622      	mov	r2, r4
 8006336:	4628      	mov	r0, r5
 8006338:	f000 feec 	bl	8007114 <__swbuf_r>
 800633c:	3001      	adds	r0, #1
 800633e:	d1c9      	bne.n	80062d4 <_puts_r+0x30>
 8006340:	e7e9      	b.n	8006316 <_puts_r+0x72>
 8006342:	6823      	ldr	r3, [r4, #0]
 8006344:	200a      	movs	r0, #10
 8006346:	1c5a      	adds	r2, r3, #1
 8006348:	6022      	str	r2, [r4, #0]
 800634a:	7018      	strb	r0, [r3, #0]
 800634c:	e7e5      	b.n	800631a <_puts_r+0x76>
 800634e:	bf00      	nop
 8006350:	08009ba0 	.word	0x08009ba0
 8006354:	08009bc0 	.word	0x08009bc0
 8006358:	08009b80 	.word	0x08009b80

0800635c <puts>:
 800635c:	4b02      	ldr	r3, [pc, #8]	; (8006368 <puts+0xc>)
 800635e:	4601      	mov	r1, r0
 8006360:	6818      	ldr	r0, [r3, #0]
 8006362:	f7ff bf9f 	b.w	80062a4 <_puts_r>
 8006366:	bf00      	nop
 8006368:	2000000c 	.word	0x2000000c

0800636c <nanf>:
 800636c:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8006374 <nanf+0x8>
 8006370:	4770      	bx	lr
 8006372:	bf00      	nop
 8006374:	7fc00000 	.word	0x7fc00000

08006378 <siprintf>:
 8006378:	b40e      	push	{r1, r2, r3}
 800637a:	b500      	push	{lr}
 800637c:	b09c      	sub	sp, #112	; 0x70
 800637e:	ab1d      	add	r3, sp, #116	; 0x74
 8006380:	9002      	str	r0, [sp, #8]
 8006382:	9006      	str	r0, [sp, #24]
 8006384:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006388:	4809      	ldr	r0, [pc, #36]	; (80063b0 <siprintf+0x38>)
 800638a:	9107      	str	r1, [sp, #28]
 800638c:	9104      	str	r1, [sp, #16]
 800638e:	4909      	ldr	r1, [pc, #36]	; (80063b4 <siprintf+0x3c>)
 8006390:	f853 2b04 	ldr.w	r2, [r3], #4
 8006394:	9105      	str	r1, [sp, #20]
 8006396:	6800      	ldr	r0, [r0, #0]
 8006398:	9301      	str	r3, [sp, #4]
 800639a:	a902      	add	r1, sp, #8
 800639c:	f003 f802 	bl	80093a4 <_svfiprintf_r>
 80063a0:	9b02      	ldr	r3, [sp, #8]
 80063a2:	2200      	movs	r2, #0
 80063a4:	701a      	strb	r2, [r3, #0]
 80063a6:	b01c      	add	sp, #112	; 0x70
 80063a8:	f85d eb04 	ldr.w	lr, [sp], #4
 80063ac:	b003      	add	sp, #12
 80063ae:	4770      	bx	lr
 80063b0:	2000000c 	.word	0x2000000c
 80063b4:	ffff0208 	.word	0xffff0208

080063b8 <sulp>:
 80063b8:	b570      	push	{r4, r5, r6, lr}
 80063ba:	4604      	mov	r4, r0
 80063bc:	460d      	mov	r5, r1
 80063be:	ec45 4b10 	vmov	d0, r4, r5
 80063c2:	4616      	mov	r6, r2
 80063c4:	f002 fdaa 	bl	8008f1c <__ulp>
 80063c8:	ec51 0b10 	vmov	r0, r1, d0
 80063cc:	b17e      	cbz	r6, 80063ee <sulp+0x36>
 80063ce:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80063d2:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	dd09      	ble.n	80063ee <sulp+0x36>
 80063da:	051b      	lsls	r3, r3, #20
 80063dc:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 80063e0:	2400      	movs	r4, #0
 80063e2:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 80063e6:	4622      	mov	r2, r4
 80063e8:	462b      	mov	r3, r5
 80063ea:	f7fa f905 	bl	80005f8 <__aeabi_dmul>
 80063ee:	bd70      	pop	{r4, r5, r6, pc}

080063f0 <_strtod_l>:
 80063f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80063f4:	461f      	mov	r7, r3
 80063f6:	b0a1      	sub	sp, #132	; 0x84
 80063f8:	2300      	movs	r3, #0
 80063fa:	4681      	mov	r9, r0
 80063fc:	4638      	mov	r0, r7
 80063fe:	460e      	mov	r6, r1
 8006400:	9217      	str	r2, [sp, #92]	; 0x5c
 8006402:	931c      	str	r3, [sp, #112]	; 0x70
 8006404:	f002 fa2f 	bl	8008866 <__localeconv_l>
 8006408:	4680      	mov	r8, r0
 800640a:	6800      	ldr	r0, [r0, #0]
 800640c:	f7f9 fee0 	bl	80001d0 <strlen>
 8006410:	f04f 0a00 	mov.w	sl, #0
 8006414:	4604      	mov	r4, r0
 8006416:	f04f 0b00 	mov.w	fp, #0
 800641a:	961b      	str	r6, [sp, #108]	; 0x6c
 800641c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800641e:	781a      	ldrb	r2, [r3, #0]
 8006420:	2a0d      	cmp	r2, #13
 8006422:	d832      	bhi.n	800648a <_strtod_l+0x9a>
 8006424:	2a09      	cmp	r2, #9
 8006426:	d236      	bcs.n	8006496 <_strtod_l+0xa6>
 8006428:	2a00      	cmp	r2, #0
 800642a:	d03e      	beq.n	80064aa <_strtod_l+0xba>
 800642c:	2300      	movs	r3, #0
 800642e:	930d      	str	r3, [sp, #52]	; 0x34
 8006430:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 8006432:	782b      	ldrb	r3, [r5, #0]
 8006434:	2b30      	cmp	r3, #48	; 0x30
 8006436:	f040 80ac 	bne.w	8006592 <_strtod_l+0x1a2>
 800643a:	786b      	ldrb	r3, [r5, #1]
 800643c:	2b58      	cmp	r3, #88	; 0x58
 800643e:	d001      	beq.n	8006444 <_strtod_l+0x54>
 8006440:	2b78      	cmp	r3, #120	; 0x78
 8006442:	d167      	bne.n	8006514 <_strtod_l+0x124>
 8006444:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006446:	9301      	str	r3, [sp, #4]
 8006448:	ab1c      	add	r3, sp, #112	; 0x70
 800644a:	9300      	str	r3, [sp, #0]
 800644c:	9702      	str	r7, [sp, #8]
 800644e:	ab1d      	add	r3, sp, #116	; 0x74
 8006450:	4a88      	ldr	r2, [pc, #544]	; (8006674 <_strtod_l+0x284>)
 8006452:	a91b      	add	r1, sp, #108	; 0x6c
 8006454:	4648      	mov	r0, r9
 8006456:	f001 ff2c 	bl	80082b2 <__gethex>
 800645a:	f010 0407 	ands.w	r4, r0, #7
 800645e:	4606      	mov	r6, r0
 8006460:	d005      	beq.n	800646e <_strtod_l+0x7e>
 8006462:	2c06      	cmp	r4, #6
 8006464:	d12b      	bne.n	80064be <_strtod_l+0xce>
 8006466:	3501      	adds	r5, #1
 8006468:	2300      	movs	r3, #0
 800646a:	951b      	str	r5, [sp, #108]	; 0x6c
 800646c:	930d      	str	r3, [sp, #52]	; 0x34
 800646e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006470:	2b00      	cmp	r3, #0
 8006472:	f040 859a 	bne.w	8006faa <_strtod_l+0xbba>
 8006476:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006478:	b1e3      	cbz	r3, 80064b4 <_strtod_l+0xc4>
 800647a:	4652      	mov	r2, sl
 800647c:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8006480:	ec43 2b10 	vmov	d0, r2, r3
 8006484:	b021      	add	sp, #132	; 0x84
 8006486:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800648a:	2a2b      	cmp	r2, #43	; 0x2b
 800648c:	d015      	beq.n	80064ba <_strtod_l+0xca>
 800648e:	2a2d      	cmp	r2, #45	; 0x2d
 8006490:	d004      	beq.n	800649c <_strtod_l+0xac>
 8006492:	2a20      	cmp	r2, #32
 8006494:	d1ca      	bne.n	800642c <_strtod_l+0x3c>
 8006496:	3301      	adds	r3, #1
 8006498:	931b      	str	r3, [sp, #108]	; 0x6c
 800649a:	e7bf      	b.n	800641c <_strtod_l+0x2c>
 800649c:	2201      	movs	r2, #1
 800649e:	920d      	str	r2, [sp, #52]	; 0x34
 80064a0:	1c5a      	adds	r2, r3, #1
 80064a2:	921b      	str	r2, [sp, #108]	; 0x6c
 80064a4:	785b      	ldrb	r3, [r3, #1]
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	d1c2      	bne.n	8006430 <_strtod_l+0x40>
 80064aa:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80064ac:	961b      	str	r6, [sp, #108]	; 0x6c
 80064ae:	2b00      	cmp	r3, #0
 80064b0:	f040 8579 	bne.w	8006fa6 <_strtod_l+0xbb6>
 80064b4:	4652      	mov	r2, sl
 80064b6:	465b      	mov	r3, fp
 80064b8:	e7e2      	b.n	8006480 <_strtod_l+0x90>
 80064ba:	2200      	movs	r2, #0
 80064bc:	e7ef      	b.n	800649e <_strtod_l+0xae>
 80064be:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 80064c0:	b13a      	cbz	r2, 80064d2 <_strtod_l+0xe2>
 80064c2:	2135      	movs	r1, #53	; 0x35
 80064c4:	a81e      	add	r0, sp, #120	; 0x78
 80064c6:	f002 fe21 	bl	800910c <__copybits>
 80064ca:	991c      	ldr	r1, [sp, #112]	; 0x70
 80064cc:	4648      	mov	r0, r9
 80064ce:	f002 fa8d 	bl	80089ec <_Bfree>
 80064d2:	3c01      	subs	r4, #1
 80064d4:	2c04      	cmp	r4, #4
 80064d6:	d806      	bhi.n	80064e6 <_strtod_l+0xf6>
 80064d8:	e8df f004 	tbb	[pc, r4]
 80064dc:	1714030a 	.word	0x1714030a
 80064e0:	0a          	.byte	0x0a
 80064e1:	00          	.byte	0x00
 80064e2:	e9dd ab1e 	ldrd	sl, fp, [sp, #120]	; 0x78
 80064e6:	0730      	lsls	r0, r6, #28
 80064e8:	d5c1      	bpl.n	800646e <_strtod_l+0x7e>
 80064ea:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 80064ee:	e7be      	b.n	800646e <_strtod_l+0x7e>
 80064f0:	e9dd a31e 	ldrd	sl, r3, [sp, #120]	; 0x78
 80064f4:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 80064f6:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80064fa:	f202 4233 	addw	r2, r2, #1075	; 0x433
 80064fe:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8006502:	e7f0      	b.n	80064e6 <_strtod_l+0xf6>
 8006504:	f8df b170 	ldr.w	fp, [pc, #368]	; 8006678 <_strtod_l+0x288>
 8006508:	e7ed      	b.n	80064e6 <_strtod_l+0xf6>
 800650a:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800650e:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 8006512:	e7e8      	b.n	80064e6 <_strtod_l+0xf6>
 8006514:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006516:	1c5a      	adds	r2, r3, #1
 8006518:	921b      	str	r2, [sp, #108]	; 0x6c
 800651a:	785b      	ldrb	r3, [r3, #1]
 800651c:	2b30      	cmp	r3, #48	; 0x30
 800651e:	d0f9      	beq.n	8006514 <_strtod_l+0x124>
 8006520:	2b00      	cmp	r3, #0
 8006522:	d0a4      	beq.n	800646e <_strtod_l+0x7e>
 8006524:	2301      	movs	r3, #1
 8006526:	2500      	movs	r5, #0
 8006528:	9306      	str	r3, [sp, #24]
 800652a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800652c:	9308      	str	r3, [sp, #32]
 800652e:	9507      	str	r5, [sp, #28]
 8006530:	9505      	str	r5, [sp, #20]
 8006532:	220a      	movs	r2, #10
 8006534:	981b      	ldr	r0, [sp, #108]	; 0x6c
 8006536:	7807      	ldrb	r7, [r0, #0]
 8006538:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 800653c:	b2d9      	uxtb	r1, r3
 800653e:	2909      	cmp	r1, #9
 8006540:	d929      	bls.n	8006596 <_strtod_l+0x1a6>
 8006542:	4622      	mov	r2, r4
 8006544:	f8d8 1000 	ldr.w	r1, [r8]
 8006548:	f003 f9b7 	bl	80098ba <strncmp>
 800654c:	2800      	cmp	r0, #0
 800654e:	d031      	beq.n	80065b4 <_strtod_l+0x1c4>
 8006550:	2000      	movs	r0, #0
 8006552:	9c05      	ldr	r4, [sp, #20]
 8006554:	9004      	str	r0, [sp, #16]
 8006556:	463b      	mov	r3, r7
 8006558:	4602      	mov	r2, r0
 800655a:	2b65      	cmp	r3, #101	; 0x65
 800655c:	d001      	beq.n	8006562 <_strtod_l+0x172>
 800655e:	2b45      	cmp	r3, #69	; 0x45
 8006560:	d114      	bne.n	800658c <_strtod_l+0x19c>
 8006562:	b924      	cbnz	r4, 800656e <_strtod_l+0x17e>
 8006564:	b910      	cbnz	r0, 800656c <_strtod_l+0x17c>
 8006566:	9b06      	ldr	r3, [sp, #24]
 8006568:	2b00      	cmp	r3, #0
 800656a:	d09e      	beq.n	80064aa <_strtod_l+0xba>
 800656c:	2400      	movs	r4, #0
 800656e:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 8006570:	1c73      	adds	r3, r6, #1
 8006572:	931b      	str	r3, [sp, #108]	; 0x6c
 8006574:	7873      	ldrb	r3, [r6, #1]
 8006576:	2b2b      	cmp	r3, #43	; 0x2b
 8006578:	d078      	beq.n	800666c <_strtod_l+0x27c>
 800657a:	2b2d      	cmp	r3, #45	; 0x2d
 800657c:	d070      	beq.n	8006660 <_strtod_l+0x270>
 800657e:	f04f 0c00 	mov.w	ip, #0
 8006582:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
 8006586:	2f09      	cmp	r7, #9
 8006588:	d97c      	bls.n	8006684 <_strtod_l+0x294>
 800658a:	961b      	str	r6, [sp, #108]	; 0x6c
 800658c:	f04f 0e00 	mov.w	lr, #0
 8006590:	e09a      	b.n	80066c8 <_strtod_l+0x2d8>
 8006592:	2300      	movs	r3, #0
 8006594:	e7c7      	b.n	8006526 <_strtod_l+0x136>
 8006596:	9905      	ldr	r1, [sp, #20]
 8006598:	2908      	cmp	r1, #8
 800659a:	bfdd      	ittte	le
 800659c:	9907      	ldrle	r1, [sp, #28]
 800659e:	fb02 3301 	mlale	r3, r2, r1, r3
 80065a2:	9307      	strle	r3, [sp, #28]
 80065a4:	fb02 3505 	mlagt	r5, r2, r5, r3
 80065a8:	9b05      	ldr	r3, [sp, #20]
 80065aa:	3001      	adds	r0, #1
 80065ac:	3301      	adds	r3, #1
 80065ae:	9305      	str	r3, [sp, #20]
 80065b0:	901b      	str	r0, [sp, #108]	; 0x6c
 80065b2:	e7bf      	b.n	8006534 <_strtod_l+0x144>
 80065b4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80065b6:	191a      	adds	r2, r3, r4
 80065b8:	921b      	str	r2, [sp, #108]	; 0x6c
 80065ba:	9a05      	ldr	r2, [sp, #20]
 80065bc:	5d1b      	ldrb	r3, [r3, r4]
 80065be:	2a00      	cmp	r2, #0
 80065c0:	d037      	beq.n	8006632 <_strtod_l+0x242>
 80065c2:	9c05      	ldr	r4, [sp, #20]
 80065c4:	4602      	mov	r2, r0
 80065c6:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 80065ca:	2909      	cmp	r1, #9
 80065cc:	d913      	bls.n	80065f6 <_strtod_l+0x206>
 80065ce:	2101      	movs	r1, #1
 80065d0:	9104      	str	r1, [sp, #16]
 80065d2:	e7c2      	b.n	800655a <_strtod_l+0x16a>
 80065d4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80065d6:	1c5a      	adds	r2, r3, #1
 80065d8:	921b      	str	r2, [sp, #108]	; 0x6c
 80065da:	785b      	ldrb	r3, [r3, #1]
 80065dc:	3001      	adds	r0, #1
 80065de:	2b30      	cmp	r3, #48	; 0x30
 80065e0:	d0f8      	beq.n	80065d4 <_strtod_l+0x1e4>
 80065e2:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 80065e6:	2a08      	cmp	r2, #8
 80065e8:	f200 84e4 	bhi.w	8006fb4 <_strtod_l+0xbc4>
 80065ec:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 80065ee:	9208      	str	r2, [sp, #32]
 80065f0:	4602      	mov	r2, r0
 80065f2:	2000      	movs	r0, #0
 80065f4:	4604      	mov	r4, r0
 80065f6:	f1b3 0e30 	subs.w	lr, r3, #48	; 0x30
 80065fa:	f100 0101 	add.w	r1, r0, #1
 80065fe:	d012      	beq.n	8006626 <_strtod_l+0x236>
 8006600:	440a      	add	r2, r1
 8006602:	eb00 0c04 	add.w	ip, r0, r4
 8006606:	4621      	mov	r1, r4
 8006608:	270a      	movs	r7, #10
 800660a:	458c      	cmp	ip, r1
 800660c:	d113      	bne.n	8006636 <_strtod_l+0x246>
 800660e:	1821      	adds	r1, r4, r0
 8006610:	2908      	cmp	r1, #8
 8006612:	f104 0401 	add.w	r4, r4, #1
 8006616:	4404      	add	r4, r0
 8006618:	dc19      	bgt.n	800664e <_strtod_l+0x25e>
 800661a:	9b07      	ldr	r3, [sp, #28]
 800661c:	210a      	movs	r1, #10
 800661e:	fb01 e303 	mla	r3, r1, r3, lr
 8006622:	9307      	str	r3, [sp, #28]
 8006624:	2100      	movs	r1, #0
 8006626:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006628:	1c58      	adds	r0, r3, #1
 800662a:	901b      	str	r0, [sp, #108]	; 0x6c
 800662c:	785b      	ldrb	r3, [r3, #1]
 800662e:	4608      	mov	r0, r1
 8006630:	e7c9      	b.n	80065c6 <_strtod_l+0x1d6>
 8006632:	9805      	ldr	r0, [sp, #20]
 8006634:	e7d3      	b.n	80065de <_strtod_l+0x1ee>
 8006636:	2908      	cmp	r1, #8
 8006638:	f101 0101 	add.w	r1, r1, #1
 800663c:	dc03      	bgt.n	8006646 <_strtod_l+0x256>
 800663e:	9b07      	ldr	r3, [sp, #28]
 8006640:	437b      	muls	r3, r7
 8006642:	9307      	str	r3, [sp, #28]
 8006644:	e7e1      	b.n	800660a <_strtod_l+0x21a>
 8006646:	2910      	cmp	r1, #16
 8006648:	bfd8      	it	le
 800664a:	437d      	mulle	r5, r7
 800664c:	e7dd      	b.n	800660a <_strtod_l+0x21a>
 800664e:	2c10      	cmp	r4, #16
 8006650:	bfdc      	itt	le
 8006652:	210a      	movle	r1, #10
 8006654:	fb01 e505 	mlale	r5, r1, r5, lr
 8006658:	e7e4      	b.n	8006624 <_strtod_l+0x234>
 800665a:	2301      	movs	r3, #1
 800665c:	9304      	str	r3, [sp, #16]
 800665e:	e781      	b.n	8006564 <_strtod_l+0x174>
 8006660:	f04f 0c01 	mov.w	ip, #1
 8006664:	1cb3      	adds	r3, r6, #2
 8006666:	931b      	str	r3, [sp, #108]	; 0x6c
 8006668:	78b3      	ldrb	r3, [r6, #2]
 800666a:	e78a      	b.n	8006582 <_strtod_l+0x192>
 800666c:	f04f 0c00 	mov.w	ip, #0
 8006670:	e7f8      	b.n	8006664 <_strtod_l+0x274>
 8006672:	bf00      	nop
 8006674:	08009b20 	.word	0x08009b20
 8006678:	7ff00000 	.word	0x7ff00000
 800667c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800667e:	1c5f      	adds	r7, r3, #1
 8006680:	971b      	str	r7, [sp, #108]	; 0x6c
 8006682:	785b      	ldrb	r3, [r3, #1]
 8006684:	2b30      	cmp	r3, #48	; 0x30
 8006686:	d0f9      	beq.n	800667c <_strtod_l+0x28c>
 8006688:	f1a3 0731 	sub.w	r7, r3, #49	; 0x31
 800668c:	2f08      	cmp	r7, #8
 800668e:	f63f af7d 	bhi.w	800658c <_strtod_l+0x19c>
 8006692:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 8006696:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006698:	930a      	str	r3, [sp, #40]	; 0x28
 800669a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800669c:	1c5f      	adds	r7, r3, #1
 800669e:	971b      	str	r7, [sp, #108]	; 0x6c
 80066a0:	785b      	ldrb	r3, [r3, #1]
 80066a2:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 80066a6:	f1b8 0f09 	cmp.w	r8, #9
 80066aa:	d937      	bls.n	800671c <_strtod_l+0x32c>
 80066ac:	990a      	ldr	r1, [sp, #40]	; 0x28
 80066ae:	1a7f      	subs	r7, r7, r1
 80066b0:	2f08      	cmp	r7, #8
 80066b2:	f644 671f 	movw	r7, #19999	; 0x4e1f
 80066b6:	dc37      	bgt.n	8006728 <_strtod_l+0x338>
 80066b8:	45be      	cmp	lr, r7
 80066ba:	bfa8      	it	ge
 80066bc:	46be      	movge	lr, r7
 80066be:	f1bc 0f00 	cmp.w	ip, #0
 80066c2:	d001      	beq.n	80066c8 <_strtod_l+0x2d8>
 80066c4:	f1ce 0e00 	rsb	lr, lr, #0
 80066c8:	2c00      	cmp	r4, #0
 80066ca:	d151      	bne.n	8006770 <_strtod_l+0x380>
 80066cc:	2800      	cmp	r0, #0
 80066ce:	f47f aece 	bne.w	800646e <_strtod_l+0x7e>
 80066d2:	9a06      	ldr	r2, [sp, #24]
 80066d4:	2a00      	cmp	r2, #0
 80066d6:	f47f aeca 	bne.w	800646e <_strtod_l+0x7e>
 80066da:	9a04      	ldr	r2, [sp, #16]
 80066dc:	2a00      	cmp	r2, #0
 80066de:	f47f aee4 	bne.w	80064aa <_strtod_l+0xba>
 80066e2:	2b4e      	cmp	r3, #78	; 0x4e
 80066e4:	d027      	beq.n	8006736 <_strtod_l+0x346>
 80066e6:	dc21      	bgt.n	800672c <_strtod_l+0x33c>
 80066e8:	2b49      	cmp	r3, #73	; 0x49
 80066ea:	f47f aede 	bne.w	80064aa <_strtod_l+0xba>
 80066ee:	49a0      	ldr	r1, [pc, #640]	; (8006970 <_strtod_l+0x580>)
 80066f0:	a81b      	add	r0, sp, #108	; 0x6c
 80066f2:	f002 f811 	bl	8008718 <__match>
 80066f6:	2800      	cmp	r0, #0
 80066f8:	f43f aed7 	beq.w	80064aa <_strtod_l+0xba>
 80066fc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80066fe:	499d      	ldr	r1, [pc, #628]	; (8006974 <_strtod_l+0x584>)
 8006700:	3b01      	subs	r3, #1
 8006702:	a81b      	add	r0, sp, #108	; 0x6c
 8006704:	931b      	str	r3, [sp, #108]	; 0x6c
 8006706:	f002 f807 	bl	8008718 <__match>
 800670a:	b910      	cbnz	r0, 8006712 <_strtod_l+0x322>
 800670c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800670e:	3301      	adds	r3, #1
 8006710:	931b      	str	r3, [sp, #108]	; 0x6c
 8006712:	f8df b274 	ldr.w	fp, [pc, #628]	; 8006988 <_strtod_l+0x598>
 8006716:	f04f 0a00 	mov.w	sl, #0
 800671a:	e6a8      	b.n	800646e <_strtod_l+0x7e>
 800671c:	210a      	movs	r1, #10
 800671e:	fb01 3e0e 	mla	lr, r1, lr, r3
 8006722:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8006726:	e7b8      	b.n	800669a <_strtod_l+0x2aa>
 8006728:	46be      	mov	lr, r7
 800672a:	e7c8      	b.n	80066be <_strtod_l+0x2ce>
 800672c:	2b69      	cmp	r3, #105	; 0x69
 800672e:	d0de      	beq.n	80066ee <_strtod_l+0x2fe>
 8006730:	2b6e      	cmp	r3, #110	; 0x6e
 8006732:	f47f aeba 	bne.w	80064aa <_strtod_l+0xba>
 8006736:	4990      	ldr	r1, [pc, #576]	; (8006978 <_strtod_l+0x588>)
 8006738:	a81b      	add	r0, sp, #108	; 0x6c
 800673a:	f001 ffed 	bl	8008718 <__match>
 800673e:	2800      	cmp	r0, #0
 8006740:	f43f aeb3 	beq.w	80064aa <_strtod_l+0xba>
 8006744:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006746:	781b      	ldrb	r3, [r3, #0]
 8006748:	2b28      	cmp	r3, #40	; 0x28
 800674a:	d10e      	bne.n	800676a <_strtod_l+0x37a>
 800674c:	aa1e      	add	r2, sp, #120	; 0x78
 800674e:	498b      	ldr	r1, [pc, #556]	; (800697c <_strtod_l+0x58c>)
 8006750:	a81b      	add	r0, sp, #108	; 0x6c
 8006752:	f001 fff5 	bl	8008740 <__hexnan>
 8006756:	2805      	cmp	r0, #5
 8006758:	d107      	bne.n	800676a <_strtod_l+0x37a>
 800675a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800675c:	f8dd a078 	ldr.w	sl, [sp, #120]	; 0x78
 8006760:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8006764:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8006768:	e681      	b.n	800646e <_strtod_l+0x7e>
 800676a:	f8df b224 	ldr.w	fp, [pc, #548]	; 8006990 <_strtod_l+0x5a0>
 800676e:	e7d2      	b.n	8006716 <_strtod_l+0x326>
 8006770:	ebae 0302 	sub.w	r3, lr, r2
 8006774:	9306      	str	r3, [sp, #24]
 8006776:	9b05      	ldr	r3, [sp, #20]
 8006778:	9807      	ldr	r0, [sp, #28]
 800677a:	2b00      	cmp	r3, #0
 800677c:	bf08      	it	eq
 800677e:	4623      	moveq	r3, r4
 8006780:	2c10      	cmp	r4, #16
 8006782:	9305      	str	r3, [sp, #20]
 8006784:	46a0      	mov	r8, r4
 8006786:	bfa8      	it	ge
 8006788:	f04f 0810 	movge.w	r8, #16
 800678c:	f7f9 feba 	bl	8000504 <__aeabi_ui2d>
 8006790:	2c09      	cmp	r4, #9
 8006792:	4682      	mov	sl, r0
 8006794:	468b      	mov	fp, r1
 8006796:	dc13      	bgt.n	80067c0 <_strtod_l+0x3d0>
 8006798:	9b06      	ldr	r3, [sp, #24]
 800679a:	2b00      	cmp	r3, #0
 800679c:	f43f ae67 	beq.w	800646e <_strtod_l+0x7e>
 80067a0:	9b06      	ldr	r3, [sp, #24]
 80067a2:	dd7a      	ble.n	800689a <_strtod_l+0x4aa>
 80067a4:	2b16      	cmp	r3, #22
 80067a6:	dc61      	bgt.n	800686c <_strtod_l+0x47c>
 80067a8:	4a75      	ldr	r2, [pc, #468]	; (8006980 <_strtod_l+0x590>)
 80067aa:	eb02 0ec3 	add.w	lr, r2, r3, lsl #3
 80067ae:	e9de 0100 	ldrd	r0, r1, [lr]
 80067b2:	4652      	mov	r2, sl
 80067b4:	465b      	mov	r3, fp
 80067b6:	f7f9 ff1f 	bl	80005f8 <__aeabi_dmul>
 80067ba:	4682      	mov	sl, r0
 80067bc:	468b      	mov	fp, r1
 80067be:	e656      	b.n	800646e <_strtod_l+0x7e>
 80067c0:	4b6f      	ldr	r3, [pc, #444]	; (8006980 <_strtod_l+0x590>)
 80067c2:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 80067c6:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 80067ca:	f7f9 ff15 	bl	80005f8 <__aeabi_dmul>
 80067ce:	4606      	mov	r6, r0
 80067d0:	4628      	mov	r0, r5
 80067d2:	460f      	mov	r7, r1
 80067d4:	f7f9 fe96 	bl	8000504 <__aeabi_ui2d>
 80067d8:	4602      	mov	r2, r0
 80067da:	460b      	mov	r3, r1
 80067dc:	4630      	mov	r0, r6
 80067de:	4639      	mov	r1, r7
 80067e0:	f7f9 fd54 	bl	800028c <__adddf3>
 80067e4:	2c0f      	cmp	r4, #15
 80067e6:	4682      	mov	sl, r0
 80067e8:	468b      	mov	fp, r1
 80067ea:	ddd5      	ble.n	8006798 <_strtod_l+0x3a8>
 80067ec:	9b06      	ldr	r3, [sp, #24]
 80067ee:	eba4 0808 	sub.w	r8, r4, r8
 80067f2:	4498      	add	r8, r3
 80067f4:	f1b8 0f00 	cmp.w	r8, #0
 80067f8:	f340 8096 	ble.w	8006928 <_strtod_l+0x538>
 80067fc:	f018 030f 	ands.w	r3, r8, #15
 8006800:	d00a      	beq.n	8006818 <_strtod_l+0x428>
 8006802:	495f      	ldr	r1, [pc, #380]	; (8006980 <_strtod_l+0x590>)
 8006804:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8006808:	4652      	mov	r2, sl
 800680a:	465b      	mov	r3, fp
 800680c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006810:	f7f9 fef2 	bl	80005f8 <__aeabi_dmul>
 8006814:	4682      	mov	sl, r0
 8006816:	468b      	mov	fp, r1
 8006818:	f038 080f 	bics.w	r8, r8, #15
 800681c:	d073      	beq.n	8006906 <_strtod_l+0x516>
 800681e:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8006822:	dd47      	ble.n	80068b4 <_strtod_l+0x4c4>
 8006824:	2400      	movs	r4, #0
 8006826:	46a0      	mov	r8, r4
 8006828:	9407      	str	r4, [sp, #28]
 800682a:	9405      	str	r4, [sp, #20]
 800682c:	2322      	movs	r3, #34	; 0x22
 800682e:	f8df b158 	ldr.w	fp, [pc, #344]	; 8006988 <_strtod_l+0x598>
 8006832:	f8c9 3000 	str.w	r3, [r9]
 8006836:	f04f 0a00 	mov.w	sl, #0
 800683a:	9b07      	ldr	r3, [sp, #28]
 800683c:	2b00      	cmp	r3, #0
 800683e:	f43f ae16 	beq.w	800646e <_strtod_l+0x7e>
 8006842:	991c      	ldr	r1, [sp, #112]	; 0x70
 8006844:	4648      	mov	r0, r9
 8006846:	f002 f8d1 	bl	80089ec <_Bfree>
 800684a:	9905      	ldr	r1, [sp, #20]
 800684c:	4648      	mov	r0, r9
 800684e:	f002 f8cd 	bl	80089ec <_Bfree>
 8006852:	4641      	mov	r1, r8
 8006854:	4648      	mov	r0, r9
 8006856:	f002 f8c9 	bl	80089ec <_Bfree>
 800685a:	9907      	ldr	r1, [sp, #28]
 800685c:	4648      	mov	r0, r9
 800685e:	f002 f8c5 	bl	80089ec <_Bfree>
 8006862:	4621      	mov	r1, r4
 8006864:	4648      	mov	r0, r9
 8006866:	f002 f8c1 	bl	80089ec <_Bfree>
 800686a:	e600      	b.n	800646e <_strtod_l+0x7e>
 800686c:	9a06      	ldr	r2, [sp, #24]
 800686e:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 8006872:	4293      	cmp	r3, r2
 8006874:	dbba      	blt.n	80067ec <_strtod_l+0x3fc>
 8006876:	4d42      	ldr	r5, [pc, #264]	; (8006980 <_strtod_l+0x590>)
 8006878:	f1c4 040f 	rsb	r4, r4, #15
 800687c:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 8006880:	4652      	mov	r2, sl
 8006882:	465b      	mov	r3, fp
 8006884:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006888:	f7f9 feb6 	bl	80005f8 <__aeabi_dmul>
 800688c:	9b06      	ldr	r3, [sp, #24]
 800688e:	1b1c      	subs	r4, r3, r4
 8006890:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 8006894:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006898:	e78d      	b.n	80067b6 <_strtod_l+0x3c6>
 800689a:	f113 0f16 	cmn.w	r3, #22
 800689e:	dba5      	blt.n	80067ec <_strtod_l+0x3fc>
 80068a0:	4a37      	ldr	r2, [pc, #220]	; (8006980 <_strtod_l+0x590>)
 80068a2:	eba2 02c3 	sub.w	r2, r2, r3, lsl #3
 80068a6:	e9d2 2300 	ldrd	r2, r3, [r2]
 80068aa:	4650      	mov	r0, sl
 80068ac:	4659      	mov	r1, fp
 80068ae:	f7f9 ffcd 	bl	800084c <__aeabi_ddiv>
 80068b2:	e782      	b.n	80067ba <_strtod_l+0x3ca>
 80068b4:	2300      	movs	r3, #0
 80068b6:	4e33      	ldr	r6, [pc, #204]	; (8006984 <_strtod_l+0x594>)
 80068b8:	ea4f 1828 	mov.w	r8, r8, asr #4
 80068bc:	4650      	mov	r0, sl
 80068be:	4659      	mov	r1, fp
 80068c0:	461d      	mov	r5, r3
 80068c2:	f1b8 0f01 	cmp.w	r8, #1
 80068c6:	dc21      	bgt.n	800690c <_strtod_l+0x51c>
 80068c8:	b10b      	cbz	r3, 80068ce <_strtod_l+0x4de>
 80068ca:	4682      	mov	sl, r0
 80068cc:	468b      	mov	fp, r1
 80068ce:	4b2d      	ldr	r3, [pc, #180]	; (8006984 <_strtod_l+0x594>)
 80068d0:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 80068d4:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 80068d8:	4652      	mov	r2, sl
 80068da:	465b      	mov	r3, fp
 80068dc:	e9d5 0100 	ldrd	r0, r1, [r5]
 80068e0:	f7f9 fe8a 	bl	80005f8 <__aeabi_dmul>
 80068e4:	4b28      	ldr	r3, [pc, #160]	; (8006988 <_strtod_l+0x598>)
 80068e6:	460a      	mov	r2, r1
 80068e8:	400b      	ands	r3, r1
 80068ea:	4928      	ldr	r1, [pc, #160]	; (800698c <_strtod_l+0x59c>)
 80068ec:	428b      	cmp	r3, r1
 80068ee:	4682      	mov	sl, r0
 80068f0:	d898      	bhi.n	8006824 <_strtod_l+0x434>
 80068f2:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 80068f6:	428b      	cmp	r3, r1
 80068f8:	bf86      	itte	hi
 80068fa:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 8006994 <_strtod_l+0x5a4>
 80068fe:	f04f 3aff 	movhi.w	sl, #4294967295	; 0xffffffff
 8006902:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8006906:	2300      	movs	r3, #0
 8006908:	9304      	str	r3, [sp, #16]
 800690a:	e077      	b.n	80069fc <_strtod_l+0x60c>
 800690c:	f018 0f01 	tst.w	r8, #1
 8006910:	d006      	beq.n	8006920 <_strtod_l+0x530>
 8006912:	eb06 03c5 	add.w	r3, r6, r5, lsl #3
 8006916:	e9d3 2300 	ldrd	r2, r3, [r3]
 800691a:	f7f9 fe6d 	bl	80005f8 <__aeabi_dmul>
 800691e:	2301      	movs	r3, #1
 8006920:	3501      	adds	r5, #1
 8006922:	ea4f 0868 	mov.w	r8, r8, asr #1
 8006926:	e7cc      	b.n	80068c2 <_strtod_l+0x4d2>
 8006928:	d0ed      	beq.n	8006906 <_strtod_l+0x516>
 800692a:	f1c8 0800 	rsb	r8, r8, #0
 800692e:	f018 020f 	ands.w	r2, r8, #15
 8006932:	d00a      	beq.n	800694a <_strtod_l+0x55a>
 8006934:	4b12      	ldr	r3, [pc, #72]	; (8006980 <_strtod_l+0x590>)
 8006936:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800693a:	4650      	mov	r0, sl
 800693c:	4659      	mov	r1, fp
 800693e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006942:	f7f9 ff83 	bl	800084c <__aeabi_ddiv>
 8006946:	4682      	mov	sl, r0
 8006948:	468b      	mov	fp, r1
 800694a:	ea5f 1828 	movs.w	r8, r8, asr #4
 800694e:	d0da      	beq.n	8006906 <_strtod_l+0x516>
 8006950:	f1b8 0f1f 	cmp.w	r8, #31
 8006954:	dd20      	ble.n	8006998 <_strtod_l+0x5a8>
 8006956:	2400      	movs	r4, #0
 8006958:	46a0      	mov	r8, r4
 800695a:	9407      	str	r4, [sp, #28]
 800695c:	9405      	str	r4, [sp, #20]
 800695e:	2322      	movs	r3, #34	; 0x22
 8006960:	f04f 0a00 	mov.w	sl, #0
 8006964:	f04f 0b00 	mov.w	fp, #0
 8006968:	f8c9 3000 	str.w	r3, [r9]
 800696c:	e765      	b.n	800683a <_strtod_l+0x44a>
 800696e:	bf00      	nop
 8006970:	08009ae9 	.word	0x08009ae9
 8006974:	08009b73 	.word	0x08009b73
 8006978:	08009af1 	.word	0x08009af1
 800697c:	08009b34 	.word	0x08009b34
 8006980:	08009c18 	.word	0x08009c18
 8006984:	08009bf0 	.word	0x08009bf0
 8006988:	7ff00000 	.word	0x7ff00000
 800698c:	7ca00000 	.word	0x7ca00000
 8006990:	fff80000 	.word	0xfff80000
 8006994:	7fefffff 	.word	0x7fefffff
 8006998:	f018 0310 	ands.w	r3, r8, #16
 800699c:	bf18      	it	ne
 800699e:	236a      	movne	r3, #106	; 0x6a
 80069a0:	4da0      	ldr	r5, [pc, #640]	; (8006c24 <_strtod_l+0x834>)
 80069a2:	9304      	str	r3, [sp, #16]
 80069a4:	4650      	mov	r0, sl
 80069a6:	4659      	mov	r1, fp
 80069a8:	2300      	movs	r3, #0
 80069aa:	f1b8 0f00 	cmp.w	r8, #0
 80069ae:	f300 810a 	bgt.w	8006bc6 <_strtod_l+0x7d6>
 80069b2:	b10b      	cbz	r3, 80069b8 <_strtod_l+0x5c8>
 80069b4:	4682      	mov	sl, r0
 80069b6:	468b      	mov	fp, r1
 80069b8:	9b04      	ldr	r3, [sp, #16]
 80069ba:	b1bb      	cbz	r3, 80069ec <_strtod_l+0x5fc>
 80069bc:	f3cb 530a 	ubfx	r3, fp, #20, #11
 80069c0:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80069c4:	2b00      	cmp	r3, #0
 80069c6:	4659      	mov	r1, fp
 80069c8:	dd10      	ble.n	80069ec <_strtod_l+0x5fc>
 80069ca:	2b1f      	cmp	r3, #31
 80069cc:	f340 8107 	ble.w	8006bde <_strtod_l+0x7ee>
 80069d0:	2b34      	cmp	r3, #52	; 0x34
 80069d2:	bfde      	ittt	le
 80069d4:	3b20      	suble	r3, #32
 80069d6:	f04f 32ff 	movle.w	r2, #4294967295	; 0xffffffff
 80069da:	fa02 f303 	lslle.w	r3, r2, r3
 80069de:	f04f 0a00 	mov.w	sl, #0
 80069e2:	bfcc      	ite	gt
 80069e4:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 80069e8:	ea03 0b01 	andle.w	fp, r3, r1
 80069ec:	2200      	movs	r2, #0
 80069ee:	2300      	movs	r3, #0
 80069f0:	4650      	mov	r0, sl
 80069f2:	4659      	mov	r1, fp
 80069f4:	f7fa f868 	bl	8000ac8 <__aeabi_dcmpeq>
 80069f8:	2800      	cmp	r0, #0
 80069fa:	d1ac      	bne.n	8006956 <_strtod_l+0x566>
 80069fc:	9b07      	ldr	r3, [sp, #28]
 80069fe:	9300      	str	r3, [sp, #0]
 8006a00:	9a05      	ldr	r2, [sp, #20]
 8006a02:	9908      	ldr	r1, [sp, #32]
 8006a04:	4623      	mov	r3, r4
 8006a06:	4648      	mov	r0, r9
 8006a08:	f002 f842 	bl	8008a90 <__s2b>
 8006a0c:	9007      	str	r0, [sp, #28]
 8006a0e:	2800      	cmp	r0, #0
 8006a10:	f43f af08 	beq.w	8006824 <_strtod_l+0x434>
 8006a14:	9a06      	ldr	r2, [sp, #24]
 8006a16:	9b06      	ldr	r3, [sp, #24]
 8006a18:	2a00      	cmp	r2, #0
 8006a1a:	f1c3 0300 	rsb	r3, r3, #0
 8006a1e:	bfa8      	it	ge
 8006a20:	2300      	movge	r3, #0
 8006a22:	930e      	str	r3, [sp, #56]	; 0x38
 8006a24:	2400      	movs	r4, #0
 8006a26:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8006a2a:	9316      	str	r3, [sp, #88]	; 0x58
 8006a2c:	46a0      	mov	r8, r4
 8006a2e:	9b07      	ldr	r3, [sp, #28]
 8006a30:	4648      	mov	r0, r9
 8006a32:	6859      	ldr	r1, [r3, #4]
 8006a34:	f001 ffa6 	bl	8008984 <_Balloc>
 8006a38:	9005      	str	r0, [sp, #20]
 8006a3a:	2800      	cmp	r0, #0
 8006a3c:	f43f aef6 	beq.w	800682c <_strtod_l+0x43c>
 8006a40:	9b07      	ldr	r3, [sp, #28]
 8006a42:	691a      	ldr	r2, [r3, #16]
 8006a44:	3202      	adds	r2, #2
 8006a46:	f103 010c 	add.w	r1, r3, #12
 8006a4a:	0092      	lsls	r2, r2, #2
 8006a4c:	300c      	adds	r0, #12
 8006a4e:	f7fe fdbf 	bl	80055d0 <memcpy>
 8006a52:	aa1e      	add	r2, sp, #120	; 0x78
 8006a54:	a91d      	add	r1, sp, #116	; 0x74
 8006a56:	ec4b ab10 	vmov	d0, sl, fp
 8006a5a:	4648      	mov	r0, r9
 8006a5c:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8006a60:	f002 fad2 	bl	8009008 <__d2b>
 8006a64:	901c      	str	r0, [sp, #112]	; 0x70
 8006a66:	2800      	cmp	r0, #0
 8006a68:	f43f aee0 	beq.w	800682c <_strtod_l+0x43c>
 8006a6c:	2101      	movs	r1, #1
 8006a6e:	4648      	mov	r0, r9
 8006a70:	f002 f89a 	bl	8008ba8 <__i2b>
 8006a74:	4680      	mov	r8, r0
 8006a76:	2800      	cmp	r0, #0
 8006a78:	f43f aed8 	beq.w	800682c <_strtod_l+0x43c>
 8006a7c:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 8006a7e:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8006a80:	2e00      	cmp	r6, #0
 8006a82:	bfab      	itete	ge
 8006a84:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 8006a86:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 8006a88:	9d16      	ldrge	r5, [sp, #88]	; 0x58
 8006a8a:	9f0e      	ldrlt	r7, [sp, #56]	; 0x38
 8006a8c:	bfac      	ite	ge
 8006a8e:	18f7      	addge	r7, r6, r3
 8006a90:	1b9d      	sublt	r5, r3, r6
 8006a92:	9b04      	ldr	r3, [sp, #16]
 8006a94:	1af6      	subs	r6, r6, r3
 8006a96:	4416      	add	r6, r2
 8006a98:	4b63      	ldr	r3, [pc, #396]	; (8006c28 <_strtod_l+0x838>)
 8006a9a:	3e01      	subs	r6, #1
 8006a9c:	429e      	cmp	r6, r3
 8006a9e:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8006aa2:	f280 80af 	bge.w	8006c04 <_strtod_l+0x814>
 8006aa6:	1b9b      	subs	r3, r3, r6
 8006aa8:	2b1f      	cmp	r3, #31
 8006aaa:	eba2 0203 	sub.w	r2, r2, r3
 8006aae:	f04f 0101 	mov.w	r1, #1
 8006ab2:	f300 809b 	bgt.w	8006bec <_strtod_l+0x7fc>
 8006ab6:	fa01 f303 	lsl.w	r3, r1, r3
 8006aba:	930f      	str	r3, [sp, #60]	; 0x3c
 8006abc:	2300      	movs	r3, #0
 8006abe:	930a      	str	r3, [sp, #40]	; 0x28
 8006ac0:	18be      	adds	r6, r7, r2
 8006ac2:	9b04      	ldr	r3, [sp, #16]
 8006ac4:	42b7      	cmp	r7, r6
 8006ac6:	4415      	add	r5, r2
 8006ac8:	441d      	add	r5, r3
 8006aca:	463b      	mov	r3, r7
 8006acc:	bfa8      	it	ge
 8006ace:	4633      	movge	r3, r6
 8006ad0:	42ab      	cmp	r3, r5
 8006ad2:	bfa8      	it	ge
 8006ad4:	462b      	movge	r3, r5
 8006ad6:	2b00      	cmp	r3, #0
 8006ad8:	bfc2      	ittt	gt
 8006ada:	1af6      	subgt	r6, r6, r3
 8006adc:	1aed      	subgt	r5, r5, r3
 8006ade:	1aff      	subgt	r7, r7, r3
 8006ae0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006ae2:	b1bb      	cbz	r3, 8006b14 <_strtod_l+0x724>
 8006ae4:	4641      	mov	r1, r8
 8006ae6:	461a      	mov	r2, r3
 8006ae8:	4648      	mov	r0, r9
 8006aea:	f002 f8fd 	bl	8008ce8 <__pow5mult>
 8006aee:	4680      	mov	r8, r0
 8006af0:	2800      	cmp	r0, #0
 8006af2:	f43f ae9b 	beq.w	800682c <_strtod_l+0x43c>
 8006af6:	4601      	mov	r1, r0
 8006af8:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8006afa:	4648      	mov	r0, r9
 8006afc:	f002 f85d 	bl	8008bba <__multiply>
 8006b00:	900c      	str	r0, [sp, #48]	; 0x30
 8006b02:	2800      	cmp	r0, #0
 8006b04:	f43f ae92 	beq.w	800682c <_strtod_l+0x43c>
 8006b08:	991c      	ldr	r1, [sp, #112]	; 0x70
 8006b0a:	4648      	mov	r0, r9
 8006b0c:	f001 ff6e 	bl	80089ec <_Bfree>
 8006b10:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006b12:	931c      	str	r3, [sp, #112]	; 0x70
 8006b14:	2e00      	cmp	r6, #0
 8006b16:	dc7a      	bgt.n	8006c0e <_strtod_l+0x81e>
 8006b18:	9b06      	ldr	r3, [sp, #24]
 8006b1a:	2b00      	cmp	r3, #0
 8006b1c:	dd08      	ble.n	8006b30 <_strtod_l+0x740>
 8006b1e:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8006b20:	9905      	ldr	r1, [sp, #20]
 8006b22:	4648      	mov	r0, r9
 8006b24:	f002 f8e0 	bl	8008ce8 <__pow5mult>
 8006b28:	9005      	str	r0, [sp, #20]
 8006b2a:	2800      	cmp	r0, #0
 8006b2c:	f43f ae7e 	beq.w	800682c <_strtod_l+0x43c>
 8006b30:	2d00      	cmp	r5, #0
 8006b32:	dd08      	ble.n	8006b46 <_strtod_l+0x756>
 8006b34:	462a      	mov	r2, r5
 8006b36:	9905      	ldr	r1, [sp, #20]
 8006b38:	4648      	mov	r0, r9
 8006b3a:	f002 f923 	bl	8008d84 <__lshift>
 8006b3e:	9005      	str	r0, [sp, #20]
 8006b40:	2800      	cmp	r0, #0
 8006b42:	f43f ae73 	beq.w	800682c <_strtod_l+0x43c>
 8006b46:	2f00      	cmp	r7, #0
 8006b48:	dd08      	ble.n	8006b5c <_strtod_l+0x76c>
 8006b4a:	4641      	mov	r1, r8
 8006b4c:	463a      	mov	r2, r7
 8006b4e:	4648      	mov	r0, r9
 8006b50:	f002 f918 	bl	8008d84 <__lshift>
 8006b54:	4680      	mov	r8, r0
 8006b56:	2800      	cmp	r0, #0
 8006b58:	f43f ae68 	beq.w	800682c <_strtod_l+0x43c>
 8006b5c:	9a05      	ldr	r2, [sp, #20]
 8006b5e:	991c      	ldr	r1, [sp, #112]	; 0x70
 8006b60:	4648      	mov	r0, r9
 8006b62:	f002 f97d 	bl	8008e60 <__mdiff>
 8006b66:	4604      	mov	r4, r0
 8006b68:	2800      	cmp	r0, #0
 8006b6a:	f43f ae5f 	beq.w	800682c <_strtod_l+0x43c>
 8006b6e:	68c3      	ldr	r3, [r0, #12]
 8006b70:	930c      	str	r3, [sp, #48]	; 0x30
 8006b72:	2300      	movs	r3, #0
 8006b74:	60c3      	str	r3, [r0, #12]
 8006b76:	4641      	mov	r1, r8
 8006b78:	f002 f958 	bl	8008e2c <__mcmp>
 8006b7c:	2800      	cmp	r0, #0
 8006b7e:	da55      	bge.n	8006c2c <_strtod_l+0x83c>
 8006b80:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006b82:	b9e3      	cbnz	r3, 8006bbe <_strtod_l+0x7ce>
 8006b84:	f1ba 0f00 	cmp.w	sl, #0
 8006b88:	d119      	bne.n	8006bbe <_strtod_l+0x7ce>
 8006b8a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006b8e:	b9b3      	cbnz	r3, 8006bbe <_strtod_l+0x7ce>
 8006b90:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8006b94:	0d1b      	lsrs	r3, r3, #20
 8006b96:	051b      	lsls	r3, r3, #20
 8006b98:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8006b9c:	d90f      	bls.n	8006bbe <_strtod_l+0x7ce>
 8006b9e:	6963      	ldr	r3, [r4, #20]
 8006ba0:	b913      	cbnz	r3, 8006ba8 <_strtod_l+0x7b8>
 8006ba2:	6923      	ldr	r3, [r4, #16]
 8006ba4:	2b01      	cmp	r3, #1
 8006ba6:	dd0a      	ble.n	8006bbe <_strtod_l+0x7ce>
 8006ba8:	4621      	mov	r1, r4
 8006baa:	2201      	movs	r2, #1
 8006bac:	4648      	mov	r0, r9
 8006bae:	f002 f8e9 	bl	8008d84 <__lshift>
 8006bb2:	4641      	mov	r1, r8
 8006bb4:	4604      	mov	r4, r0
 8006bb6:	f002 f939 	bl	8008e2c <__mcmp>
 8006bba:	2800      	cmp	r0, #0
 8006bbc:	dc67      	bgt.n	8006c8e <_strtod_l+0x89e>
 8006bbe:	9b04      	ldr	r3, [sp, #16]
 8006bc0:	2b00      	cmp	r3, #0
 8006bc2:	d171      	bne.n	8006ca8 <_strtod_l+0x8b8>
 8006bc4:	e63d      	b.n	8006842 <_strtod_l+0x452>
 8006bc6:	f018 0f01 	tst.w	r8, #1
 8006bca:	d004      	beq.n	8006bd6 <_strtod_l+0x7e6>
 8006bcc:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006bd0:	f7f9 fd12 	bl	80005f8 <__aeabi_dmul>
 8006bd4:	2301      	movs	r3, #1
 8006bd6:	ea4f 0868 	mov.w	r8, r8, asr #1
 8006bda:	3508      	adds	r5, #8
 8006bdc:	e6e5      	b.n	80069aa <_strtod_l+0x5ba>
 8006bde:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006be2:	fa02 f303 	lsl.w	r3, r2, r3
 8006be6:	ea03 0a0a 	and.w	sl, r3, sl
 8006bea:	e6ff      	b.n	80069ec <_strtod_l+0x5fc>
 8006bec:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 8006bf0:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 8006bf4:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 8006bf8:	36e2      	adds	r6, #226	; 0xe2
 8006bfa:	fa01 f306 	lsl.w	r3, r1, r6
 8006bfe:	930a      	str	r3, [sp, #40]	; 0x28
 8006c00:	910f      	str	r1, [sp, #60]	; 0x3c
 8006c02:	e75d      	b.n	8006ac0 <_strtod_l+0x6d0>
 8006c04:	2300      	movs	r3, #0
 8006c06:	930a      	str	r3, [sp, #40]	; 0x28
 8006c08:	2301      	movs	r3, #1
 8006c0a:	930f      	str	r3, [sp, #60]	; 0x3c
 8006c0c:	e758      	b.n	8006ac0 <_strtod_l+0x6d0>
 8006c0e:	4632      	mov	r2, r6
 8006c10:	991c      	ldr	r1, [sp, #112]	; 0x70
 8006c12:	4648      	mov	r0, r9
 8006c14:	f002 f8b6 	bl	8008d84 <__lshift>
 8006c18:	901c      	str	r0, [sp, #112]	; 0x70
 8006c1a:	2800      	cmp	r0, #0
 8006c1c:	f47f af7c 	bne.w	8006b18 <_strtod_l+0x728>
 8006c20:	e604      	b.n	800682c <_strtod_l+0x43c>
 8006c22:	bf00      	nop
 8006c24:	08009b48 	.word	0x08009b48
 8006c28:	fffffc02 	.word	0xfffffc02
 8006c2c:	465d      	mov	r5, fp
 8006c2e:	f040 8086 	bne.w	8006d3e <_strtod_l+0x94e>
 8006c32:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006c34:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006c38:	b32a      	cbz	r2, 8006c86 <_strtod_l+0x896>
 8006c3a:	4aaf      	ldr	r2, [pc, #700]	; (8006ef8 <_strtod_l+0xb08>)
 8006c3c:	4293      	cmp	r3, r2
 8006c3e:	d153      	bne.n	8006ce8 <_strtod_l+0x8f8>
 8006c40:	9b04      	ldr	r3, [sp, #16]
 8006c42:	4650      	mov	r0, sl
 8006c44:	b1d3      	cbz	r3, 8006c7c <_strtod_l+0x88c>
 8006c46:	4aad      	ldr	r2, [pc, #692]	; (8006efc <_strtod_l+0xb0c>)
 8006c48:	402a      	ands	r2, r5
 8006c4a:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 8006c4e:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8006c52:	d816      	bhi.n	8006c82 <_strtod_l+0x892>
 8006c54:	0d12      	lsrs	r2, r2, #20
 8006c56:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8006c5a:	fa01 f303 	lsl.w	r3, r1, r3
 8006c5e:	4298      	cmp	r0, r3
 8006c60:	d142      	bne.n	8006ce8 <_strtod_l+0x8f8>
 8006c62:	4ba7      	ldr	r3, [pc, #668]	; (8006f00 <_strtod_l+0xb10>)
 8006c64:	429d      	cmp	r5, r3
 8006c66:	d102      	bne.n	8006c6e <_strtod_l+0x87e>
 8006c68:	3001      	adds	r0, #1
 8006c6a:	f43f addf 	beq.w	800682c <_strtod_l+0x43c>
 8006c6e:	4ba3      	ldr	r3, [pc, #652]	; (8006efc <_strtod_l+0xb0c>)
 8006c70:	402b      	ands	r3, r5
 8006c72:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8006c76:	f04f 0a00 	mov.w	sl, #0
 8006c7a:	e7a0      	b.n	8006bbe <_strtod_l+0x7ce>
 8006c7c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006c80:	e7ed      	b.n	8006c5e <_strtod_l+0x86e>
 8006c82:	460b      	mov	r3, r1
 8006c84:	e7eb      	b.n	8006c5e <_strtod_l+0x86e>
 8006c86:	bb7b      	cbnz	r3, 8006ce8 <_strtod_l+0x8f8>
 8006c88:	f1ba 0f00 	cmp.w	sl, #0
 8006c8c:	d12c      	bne.n	8006ce8 <_strtod_l+0x8f8>
 8006c8e:	9904      	ldr	r1, [sp, #16]
 8006c90:	4a9a      	ldr	r2, [pc, #616]	; (8006efc <_strtod_l+0xb0c>)
 8006c92:	465b      	mov	r3, fp
 8006c94:	b1f1      	cbz	r1, 8006cd4 <_strtod_l+0x8e4>
 8006c96:	ea02 010b 	and.w	r1, r2, fp
 8006c9a:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8006c9e:	dc19      	bgt.n	8006cd4 <_strtod_l+0x8e4>
 8006ca0:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8006ca4:	f77f ae5b 	ble.w	800695e <_strtod_l+0x56e>
 8006ca8:	4a96      	ldr	r2, [pc, #600]	; (8006f04 <_strtod_l+0xb14>)
 8006caa:	2300      	movs	r3, #0
 8006cac:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 8006cb0:	4650      	mov	r0, sl
 8006cb2:	4659      	mov	r1, fp
 8006cb4:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8006cb8:	f7f9 fc9e 	bl	80005f8 <__aeabi_dmul>
 8006cbc:	4682      	mov	sl, r0
 8006cbe:	468b      	mov	fp, r1
 8006cc0:	2900      	cmp	r1, #0
 8006cc2:	f47f adbe 	bne.w	8006842 <_strtod_l+0x452>
 8006cc6:	2800      	cmp	r0, #0
 8006cc8:	f47f adbb 	bne.w	8006842 <_strtod_l+0x452>
 8006ccc:	2322      	movs	r3, #34	; 0x22
 8006cce:	f8c9 3000 	str.w	r3, [r9]
 8006cd2:	e5b6      	b.n	8006842 <_strtod_l+0x452>
 8006cd4:	4013      	ands	r3, r2
 8006cd6:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8006cda:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8006cde:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8006ce2:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 8006ce6:	e76a      	b.n	8006bbe <_strtod_l+0x7ce>
 8006ce8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006cea:	b193      	cbz	r3, 8006d12 <_strtod_l+0x922>
 8006cec:	422b      	tst	r3, r5
 8006cee:	f43f af66 	beq.w	8006bbe <_strtod_l+0x7ce>
 8006cf2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006cf4:	9a04      	ldr	r2, [sp, #16]
 8006cf6:	4650      	mov	r0, sl
 8006cf8:	4659      	mov	r1, fp
 8006cfa:	b173      	cbz	r3, 8006d1a <_strtod_l+0x92a>
 8006cfc:	f7ff fb5c 	bl	80063b8 <sulp>
 8006d00:	4602      	mov	r2, r0
 8006d02:	460b      	mov	r3, r1
 8006d04:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8006d08:	f7f9 fac0 	bl	800028c <__adddf3>
 8006d0c:	4682      	mov	sl, r0
 8006d0e:	468b      	mov	fp, r1
 8006d10:	e755      	b.n	8006bbe <_strtod_l+0x7ce>
 8006d12:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006d14:	ea13 0f0a 	tst.w	r3, sl
 8006d18:	e7e9      	b.n	8006cee <_strtod_l+0x8fe>
 8006d1a:	f7ff fb4d 	bl	80063b8 <sulp>
 8006d1e:	4602      	mov	r2, r0
 8006d20:	460b      	mov	r3, r1
 8006d22:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8006d26:	f7f9 faaf 	bl	8000288 <__aeabi_dsub>
 8006d2a:	2200      	movs	r2, #0
 8006d2c:	2300      	movs	r3, #0
 8006d2e:	4682      	mov	sl, r0
 8006d30:	468b      	mov	fp, r1
 8006d32:	f7f9 fec9 	bl	8000ac8 <__aeabi_dcmpeq>
 8006d36:	2800      	cmp	r0, #0
 8006d38:	f47f ae11 	bne.w	800695e <_strtod_l+0x56e>
 8006d3c:	e73f      	b.n	8006bbe <_strtod_l+0x7ce>
 8006d3e:	4641      	mov	r1, r8
 8006d40:	4620      	mov	r0, r4
 8006d42:	f002 f9b0 	bl	80090a6 <__ratio>
 8006d46:	ec57 6b10 	vmov	r6, r7, d0
 8006d4a:	2200      	movs	r2, #0
 8006d4c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8006d50:	ee10 0a10 	vmov	r0, s0
 8006d54:	4639      	mov	r1, r7
 8006d56:	f7f9 fecb 	bl	8000af0 <__aeabi_dcmple>
 8006d5a:	2800      	cmp	r0, #0
 8006d5c:	d077      	beq.n	8006e4e <_strtod_l+0xa5e>
 8006d5e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006d60:	2b00      	cmp	r3, #0
 8006d62:	d04a      	beq.n	8006dfa <_strtod_l+0xa0a>
 8006d64:	4b68      	ldr	r3, [pc, #416]	; (8006f08 <_strtod_l+0xb18>)
 8006d66:	2200      	movs	r2, #0
 8006d68:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8006d6c:	4f66      	ldr	r7, [pc, #408]	; (8006f08 <_strtod_l+0xb18>)
 8006d6e:	2600      	movs	r6, #0
 8006d70:	4b62      	ldr	r3, [pc, #392]	; (8006efc <_strtod_l+0xb0c>)
 8006d72:	402b      	ands	r3, r5
 8006d74:	930f      	str	r3, [sp, #60]	; 0x3c
 8006d76:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006d78:	4b64      	ldr	r3, [pc, #400]	; (8006f0c <_strtod_l+0xb1c>)
 8006d7a:	429a      	cmp	r2, r3
 8006d7c:	f040 80ce 	bne.w	8006f1c <_strtod_l+0xb2c>
 8006d80:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8006d84:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8006d88:	f1a5 7b54 	sub.w	fp, r5, #55574528	; 0x3500000
 8006d8c:	ec4b ab10 	vmov	d0, sl, fp
 8006d90:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 8006d94:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8006d98:	f002 f8c0 	bl	8008f1c <__ulp>
 8006d9c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8006da0:	ec53 2b10 	vmov	r2, r3, d0
 8006da4:	f7f9 fc28 	bl	80005f8 <__aeabi_dmul>
 8006da8:	4652      	mov	r2, sl
 8006daa:	465b      	mov	r3, fp
 8006dac:	f7f9 fa6e 	bl	800028c <__adddf3>
 8006db0:	460b      	mov	r3, r1
 8006db2:	4952      	ldr	r1, [pc, #328]	; (8006efc <_strtod_l+0xb0c>)
 8006db4:	4a56      	ldr	r2, [pc, #344]	; (8006f10 <_strtod_l+0xb20>)
 8006db6:	4019      	ands	r1, r3
 8006db8:	4291      	cmp	r1, r2
 8006dba:	4682      	mov	sl, r0
 8006dbc:	d95b      	bls.n	8006e76 <_strtod_l+0xa86>
 8006dbe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006dc0:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8006dc4:	4293      	cmp	r3, r2
 8006dc6:	d103      	bne.n	8006dd0 <_strtod_l+0x9e0>
 8006dc8:	9b08      	ldr	r3, [sp, #32]
 8006dca:	3301      	adds	r3, #1
 8006dcc:	f43f ad2e 	beq.w	800682c <_strtod_l+0x43c>
 8006dd0:	f8df b12c 	ldr.w	fp, [pc, #300]	; 8006f00 <_strtod_l+0xb10>
 8006dd4:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 8006dd8:	991c      	ldr	r1, [sp, #112]	; 0x70
 8006dda:	4648      	mov	r0, r9
 8006ddc:	f001 fe06 	bl	80089ec <_Bfree>
 8006de0:	9905      	ldr	r1, [sp, #20]
 8006de2:	4648      	mov	r0, r9
 8006de4:	f001 fe02 	bl	80089ec <_Bfree>
 8006de8:	4641      	mov	r1, r8
 8006dea:	4648      	mov	r0, r9
 8006dec:	f001 fdfe 	bl	80089ec <_Bfree>
 8006df0:	4621      	mov	r1, r4
 8006df2:	4648      	mov	r0, r9
 8006df4:	f001 fdfa 	bl	80089ec <_Bfree>
 8006df8:	e619      	b.n	8006a2e <_strtod_l+0x63e>
 8006dfa:	f1ba 0f00 	cmp.w	sl, #0
 8006dfe:	d11a      	bne.n	8006e36 <_strtod_l+0xa46>
 8006e00:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006e04:	b9eb      	cbnz	r3, 8006e42 <_strtod_l+0xa52>
 8006e06:	2200      	movs	r2, #0
 8006e08:	4b3f      	ldr	r3, [pc, #252]	; (8006f08 <_strtod_l+0xb18>)
 8006e0a:	4630      	mov	r0, r6
 8006e0c:	4639      	mov	r1, r7
 8006e0e:	f7f9 fe65 	bl	8000adc <__aeabi_dcmplt>
 8006e12:	b9c8      	cbnz	r0, 8006e48 <_strtod_l+0xa58>
 8006e14:	4630      	mov	r0, r6
 8006e16:	4639      	mov	r1, r7
 8006e18:	2200      	movs	r2, #0
 8006e1a:	4b3e      	ldr	r3, [pc, #248]	; (8006f14 <_strtod_l+0xb24>)
 8006e1c:	f7f9 fbec 	bl	80005f8 <__aeabi_dmul>
 8006e20:	4606      	mov	r6, r0
 8006e22:	460f      	mov	r7, r1
 8006e24:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 8006e28:	9618      	str	r6, [sp, #96]	; 0x60
 8006e2a:	9319      	str	r3, [sp, #100]	; 0x64
 8006e2c:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
 8006e30:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8006e34:	e79c      	b.n	8006d70 <_strtod_l+0x980>
 8006e36:	f1ba 0f01 	cmp.w	sl, #1
 8006e3a:	d102      	bne.n	8006e42 <_strtod_l+0xa52>
 8006e3c:	2d00      	cmp	r5, #0
 8006e3e:	f43f ad8e 	beq.w	800695e <_strtod_l+0x56e>
 8006e42:	2200      	movs	r2, #0
 8006e44:	4b34      	ldr	r3, [pc, #208]	; (8006f18 <_strtod_l+0xb28>)
 8006e46:	e78f      	b.n	8006d68 <_strtod_l+0x978>
 8006e48:	2600      	movs	r6, #0
 8006e4a:	4f32      	ldr	r7, [pc, #200]	; (8006f14 <_strtod_l+0xb24>)
 8006e4c:	e7ea      	b.n	8006e24 <_strtod_l+0xa34>
 8006e4e:	4b31      	ldr	r3, [pc, #196]	; (8006f14 <_strtod_l+0xb24>)
 8006e50:	4630      	mov	r0, r6
 8006e52:	4639      	mov	r1, r7
 8006e54:	2200      	movs	r2, #0
 8006e56:	f7f9 fbcf 	bl	80005f8 <__aeabi_dmul>
 8006e5a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006e5c:	4606      	mov	r6, r0
 8006e5e:	460f      	mov	r7, r1
 8006e60:	b933      	cbnz	r3, 8006e70 <_strtod_l+0xa80>
 8006e62:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006e66:	9010      	str	r0, [sp, #64]	; 0x40
 8006e68:	9311      	str	r3, [sp, #68]	; 0x44
 8006e6a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006e6e:	e7df      	b.n	8006e30 <_strtod_l+0xa40>
 8006e70:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 8006e74:	e7f9      	b.n	8006e6a <_strtod_l+0xa7a>
 8006e76:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8006e7a:	9b04      	ldr	r3, [sp, #16]
 8006e7c:	2b00      	cmp	r3, #0
 8006e7e:	d1ab      	bne.n	8006dd8 <_strtod_l+0x9e8>
 8006e80:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8006e84:	0d1b      	lsrs	r3, r3, #20
 8006e86:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006e88:	051b      	lsls	r3, r3, #20
 8006e8a:	429a      	cmp	r2, r3
 8006e8c:	465d      	mov	r5, fp
 8006e8e:	d1a3      	bne.n	8006dd8 <_strtod_l+0x9e8>
 8006e90:	4639      	mov	r1, r7
 8006e92:	4630      	mov	r0, r6
 8006e94:	f7f9 fe60 	bl	8000b58 <__aeabi_d2iz>
 8006e98:	f7f9 fb44 	bl	8000524 <__aeabi_i2d>
 8006e9c:	460b      	mov	r3, r1
 8006e9e:	4602      	mov	r2, r0
 8006ea0:	4639      	mov	r1, r7
 8006ea2:	4630      	mov	r0, r6
 8006ea4:	f7f9 f9f0 	bl	8000288 <__aeabi_dsub>
 8006ea8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006eaa:	4606      	mov	r6, r0
 8006eac:	460f      	mov	r7, r1
 8006eae:	b933      	cbnz	r3, 8006ebe <_strtod_l+0xace>
 8006eb0:	f1ba 0f00 	cmp.w	sl, #0
 8006eb4:	d103      	bne.n	8006ebe <_strtod_l+0xace>
 8006eb6:	f3cb 0513 	ubfx	r5, fp, #0, #20
 8006eba:	2d00      	cmp	r5, #0
 8006ebc:	d06d      	beq.n	8006f9a <_strtod_l+0xbaa>
 8006ebe:	a30a      	add	r3, pc, #40	; (adr r3, 8006ee8 <_strtod_l+0xaf8>)
 8006ec0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ec4:	4630      	mov	r0, r6
 8006ec6:	4639      	mov	r1, r7
 8006ec8:	f7f9 fe08 	bl	8000adc <__aeabi_dcmplt>
 8006ecc:	2800      	cmp	r0, #0
 8006ece:	f47f acb8 	bne.w	8006842 <_strtod_l+0x452>
 8006ed2:	a307      	add	r3, pc, #28	; (adr r3, 8006ef0 <_strtod_l+0xb00>)
 8006ed4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ed8:	4630      	mov	r0, r6
 8006eda:	4639      	mov	r1, r7
 8006edc:	f7f9 fe1c 	bl	8000b18 <__aeabi_dcmpgt>
 8006ee0:	2800      	cmp	r0, #0
 8006ee2:	f43f af79 	beq.w	8006dd8 <_strtod_l+0x9e8>
 8006ee6:	e4ac      	b.n	8006842 <_strtod_l+0x452>
 8006ee8:	94a03595 	.word	0x94a03595
 8006eec:	3fdfffff 	.word	0x3fdfffff
 8006ef0:	35afe535 	.word	0x35afe535
 8006ef4:	3fe00000 	.word	0x3fe00000
 8006ef8:	000fffff 	.word	0x000fffff
 8006efc:	7ff00000 	.word	0x7ff00000
 8006f00:	7fefffff 	.word	0x7fefffff
 8006f04:	39500000 	.word	0x39500000
 8006f08:	3ff00000 	.word	0x3ff00000
 8006f0c:	7fe00000 	.word	0x7fe00000
 8006f10:	7c9fffff 	.word	0x7c9fffff
 8006f14:	3fe00000 	.word	0x3fe00000
 8006f18:	bff00000 	.word	0xbff00000
 8006f1c:	9b04      	ldr	r3, [sp, #16]
 8006f1e:	b333      	cbz	r3, 8006f6e <_strtod_l+0xb7e>
 8006f20:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006f22:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8006f26:	d822      	bhi.n	8006f6e <_strtod_l+0xb7e>
 8006f28:	a327      	add	r3, pc, #156	; (adr r3, 8006fc8 <_strtod_l+0xbd8>)
 8006f2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f2e:	4630      	mov	r0, r6
 8006f30:	4639      	mov	r1, r7
 8006f32:	f7f9 fddd 	bl	8000af0 <__aeabi_dcmple>
 8006f36:	b1a0      	cbz	r0, 8006f62 <_strtod_l+0xb72>
 8006f38:	4639      	mov	r1, r7
 8006f3a:	4630      	mov	r0, r6
 8006f3c:	f7f9 fe34 	bl	8000ba8 <__aeabi_d2uiz>
 8006f40:	2800      	cmp	r0, #0
 8006f42:	bf08      	it	eq
 8006f44:	2001      	moveq	r0, #1
 8006f46:	f7f9 fadd 	bl	8000504 <__aeabi_ui2d>
 8006f4a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006f4c:	4606      	mov	r6, r0
 8006f4e:	460f      	mov	r7, r1
 8006f50:	bb03      	cbnz	r3, 8006f94 <_strtod_l+0xba4>
 8006f52:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006f56:	9012      	str	r0, [sp, #72]	; 0x48
 8006f58:	9313      	str	r3, [sp, #76]	; 0x4c
 8006f5a:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 8006f5e:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8006f62:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006f64:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006f66:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8006f6a:	1a9b      	subs	r3, r3, r2
 8006f6c:	930b      	str	r3, [sp, #44]	; 0x2c
 8006f6e:	ed9d 0b08 	vldr	d0, [sp, #32]
 8006f72:	e9dd ab0a 	ldrd	sl, fp, [sp, #40]	; 0x28
 8006f76:	f001 ffd1 	bl	8008f1c <__ulp>
 8006f7a:	4650      	mov	r0, sl
 8006f7c:	ec53 2b10 	vmov	r2, r3, d0
 8006f80:	4659      	mov	r1, fp
 8006f82:	f7f9 fb39 	bl	80005f8 <__aeabi_dmul>
 8006f86:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8006f8a:	f7f9 f97f 	bl	800028c <__adddf3>
 8006f8e:	4682      	mov	sl, r0
 8006f90:	468b      	mov	fp, r1
 8006f92:	e772      	b.n	8006e7a <_strtod_l+0xa8a>
 8006f94:	e9cd 6712 	strd	r6, r7, [sp, #72]	; 0x48
 8006f98:	e7df      	b.n	8006f5a <_strtod_l+0xb6a>
 8006f9a:	a30d      	add	r3, pc, #52	; (adr r3, 8006fd0 <_strtod_l+0xbe0>)
 8006f9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fa0:	f7f9 fd9c 	bl	8000adc <__aeabi_dcmplt>
 8006fa4:	e79c      	b.n	8006ee0 <_strtod_l+0xaf0>
 8006fa6:	2300      	movs	r3, #0
 8006fa8:	930d      	str	r3, [sp, #52]	; 0x34
 8006faa:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8006fac:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006fae:	6013      	str	r3, [r2, #0]
 8006fb0:	f7ff ba61 	b.w	8006476 <_strtod_l+0x86>
 8006fb4:	2b65      	cmp	r3, #101	; 0x65
 8006fb6:	f04f 0200 	mov.w	r2, #0
 8006fba:	f43f ab4e 	beq.w	800665a <_strtod_l+0x26a>
 8006fbe:	2101      	movs	r1, #1
 8006fc0:	4614      	mov	r4, r2
 8006fc2:	9104      	str	r1, [sp, #16]
 8006fc4:	f7ff bacb 	b.w	800655e <_strtod_l+0x16e>
 8006fc8:	ffc00000 	.word	0xffc00000
 8006fcc:	41dfffff 	.word	0x41dfffff
 8006fd0:	94a03595 	.word	0x94a03595
 8006fd4:	3fcfffff 	.word	0x3fcfffff

08006fd8 <_strtod_r>:
 8006fd8:	4b05      	ldr	r3, [pc, #20]	; (8006ff0 <_strtod_r+0x18>)
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	b410      	push	{r4}
 8006fde:	6a1b      	ldr	r3, [r3, #32]
 8006fe0:	4c04      	ldr	r4, [pc, #16]	; (8006ff4 <_strtod_r+0x1c>)
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	bf08      	it	eq
 8006fe6:	4623      	moveq	r3, r4
 8006fe8:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006fec:	f7ff ba00 	b.w	80063f0 <_strtod_l>
 8006ff0:	2000000c 	.word	0x2000000c
 8006ff4:	20000070 	.word	0x20000070

08006ff8 <_strtol_l.isra.0>:
 8006ff8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006ffc:	4680      	mov	r8, r0
 8006ffe:	4689      	mov	r9, r1
 8007000:	4692      	mov	sl, r2
 8007002:	461e      	mov	r6, r3
 8007004:	460f      	mov	r7, r1
 8007006:	463d      	mov	r5, r7
 8007008:	9808      	ldr	r0, [sp, #32]
 800700a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800700e:	f001 fc27 	bl	8008860 <__locale_ctype_ptr_l>
 8007012:	4420      	add	r0, r4
 8007014:	7843      	ldrb	r3, [r0, #1]
 8007016:	f013 0308 	ands.w	r3, r3, #8
 800701a:	d132      	bne.n	8007082 <_strtol_l.isra.0+0x8a>
 800701c:	2c2d      	cmp	r4, #45	; 0x2d
 800701e:	d132      	bne.n	8007086 <_strtol_l.isra.0+0x8e>
 8007020:	787c      	ldrb	r4, [r7, #1]
 8007022:	1cbd      	adds	r5, r7, #2
 8007024:	2201      	movs	r2, #1
 8007026:	2e00      	cmp	r6, #0
 8007028:	d05d      	beq.n	80070e6 <_strtol_l.isra.0+0xee>
 800702a:	2e10      	cmp	r6, #16
 800702c:	d109      	bne.n	8007042 <_strtol_l.isra.0+0x4a>
 800702e:	2c30      	cmp	r4, #48	; 0x30
 8007030:	d107      	bne.n	8007042 <_strtol_l.isra.0+0x4a>
 8007032:	782b      	ldrb	r3, [r5, #0]
 8007034:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8007038:	2b58      	cmp	r3, #88	; 0x58
 800703a:	d14f      	bne.n	80070dc <_strtol_l.isra.0+0xe4>
 800703c:	786c      	ldrb	r4, [r5, #1]
 800703e:	2610      	movs	r6, #16
 8007040:	3502      	adds	r5, #2
 8007042:	2a00      	cmp	r2, #0
 8007044:	bf14      	ite	ne
 8007046:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 800704a:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 800704e:	2700      	movs	r7, #0
 8007050:	fbb1 fcf6 	udiv	ip, r1, r6
 8007054:	4638      	mov	r0, r7
 8007056:	fb06 1e1c 	mls	lr, r6, ip, r1
 800705a:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 800705e:	2b09      	cmp	r3, #9
 8007060:	d817      	bhi.n	8007092 <_strtol_l.isra.0+0x9a>
 8007062:	461c      	mov	r4, r3
 8007064:	42a6      	cmp	r6, r4
 8007066:	dd23      	ble.n	80070b0 <_strtol_l.isra.0+0xb8>
 8007068:	1c7b      	adds	r3, r7, #1
 800706a:	d007      	beq.n	800707c <_strtol_l.isra.0+0x84>
 800706c:	4584      	cmp	ip, r0
 800706e:	d31c      	bcc.n	80070aa <_strtol_l.isra.0+0xb2>
 8007070:	d101      	bne.n	8007076 <_strtol_l.isra.0+0x7e>
 8007072:	45a6      	cmp	lr, r4
 8007074:	db19      	blt.n	80070aa <_strtol_l.isra.0+0xb2>
 8007076:	fb00 4006 	mla	r0, r0, r6, r4
 800707a:	2701      	movs	r7, #1
 800707c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007080:	e7eb      	b.n	800705a <_strtol_l.isra.0+0x62>
 8007082:	462f      	mov	r7, r5
 8007084:	e7bf      	b.n	8007006 <_strtol_l.isra.0+0xe>
 8007086:	2c2b      	cmp	r4, #43	; 0x2b
 8007088:	bf04      	itt	eq
 800708a:	1cbd      	addeq	r5, r7, #2
 800708c:	787c      	ldrbeq	r4, [r7, #1]
 800708e:	461a      	mov	r2, r3
 8007090:	e7c9      	b.n	8007026 <_strtol_l.isra.0+0x2e>
 8007092:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8007096:	2b19      	cmp	r3, #25
 8007098:	d801      	bhi.n	800709e <_strtol_l.isra.0+0xa6>
 800709a:	3c37      	subs	r4, #55	; 0x37
 800709c:	e7e2      	b.n	8007064 <_strtol_l.isra.0+0x6c>
 800709e:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 80070a2:	2b19      	cmp	r3, #25
 80070a4:	d804      	bhi.n	80070b0 <_strtol_l.isra.0+0xb8>
 80070a6:	3c57      	subs	r4, #87	; 0x57
 80070a8:	e7dc      	b.n	8007064 <_strtol_l.isra.0+0x6c>
 80070aa:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 80070ae:	e7e5      	b.n	800707c <_strtol_l.isra.0+0x84>
 80070b0:	1c7b      	adds	r3, r7, #1
 80070b2:	d108      	bne.n	80070c6 <_strtol_l.isra.0+0xce>
 80070b4:	2322      	movs	r3, #34	; 0x22
 80070b6:	f8c8 3000 	str.w	r3, [r8]
 80070ba:	4608      	mov	r0, r1
 80070bc:	f1ba 0f00 	cmp.w	sl, #0
 80070c0:	d107      	bne.n	80070d2 <_strtol_l.isra.0+0xda>
 80070c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80070c6:	b102      	cbz	r2, 80070ca <_strtol_l.isra.0+0xd2>
 80070c8:	4240      	negs	r0, r0
 80070ca:	f1ba 0f00 	cmp.w	sl, #0
 80070ce:	d0f8      	beq.n	80070c2 <_strtol_l.isra.0+0xca>
 80070d0:	b10f      	cbz	r7, 80070d6 <_strtol_l.isra.0+0xde>
 80070d2:	f105 39ff 	add.w	r9, r5, #4294967295	; 0xffffffff
 80070d6:	f8ca 9000 	str.w	r9, [sl]
 80070da:	e7f2      	b.n	80070c2 <_strtol_l.isra.0+0xca>
 80070dc:	2430      	movs	r4, #48	; 0x30
 80070de:	2e00      	cmp	r6, #0
 80070e0:	d1af      	bne.n	8007042 <_strtol_l.isra.0+0x4a>
 80070e2:	2608      	movs	r6, #8
 80070e4:	e7ad      	b.n	8007042 <_strtol_l.isra.0+0x4a>
 80070e6:	2c30      	cmp	r4, #48	; 0x30
 80070e8:	d0a3      	beq.n	8007032 <_strtol_l.isra.0+0x3a>
 80070ea:	260a      	movs	r6, #10
 80070ec:	e7a9      	b.n	8007042 <_strtol_l.isra.0+0x4a>
	...

080070f0 <_strtol_r>:
 80070f0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80070f2:	4c06      	ldr	r4, [pc, #24]	; (800710c <_strtol_r+0x1c>)
 80070f4:	4d06      	ldr	r5, [pc, #24]	; (8007110 <_strtol_r+0x20>)
 80070f6:	6824      	ldr	r4, [r4, #0]
 80070f8:	6a24      	ldr	r4, [r4, #32]
 80070fa:	2c00      	cmp	r4, #0
 80070fc:	bf08      	it	eq
 80070fe:	462c      	moveq	r4, r5
 8007100:	9400      	str	r4, [sp, #0]
 8007102:	f7ff ff79 	bl	8006ff8 <_strtol_l.isra.0>
 8007106:	b003      	add	sp, #12
 8007108:	bd30      	pop	{r4, r5, pc}
 800710a:	bf00      	nop
 800710c:	2000000c 	.word	0x2000000c
 8007110:	20000070 	.word	0x20000070

08007114 <__swbuf_r>:
 8007114:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007116:	460e      	mov	r6, r1
 8007118:	4614      	mov	r4, r2
 800711a:	4605      	mov	r5, r0
 800711c:	b118      	cbz	r0, 8007126 <__swbuf_r+0x12>
 800711e:	6983      	ldr	r3, [r0, #24]
 8007120:	b90b      	cbnz	r3, 8007126 <__swbuf_r+0x12>
 8007122:	f000 ffed 	bl	8008100 <__sinit>
 8007126:	4b21      	ldr	r3, [pc, #132]	; (80071ac <__swbuf_r+0x98>)
 8007128:	429c      	cmp	r4, r3
 800712a:	d12a      	bne.n	8007182 <__swbuf_r+0x6e>
 800712c:	686c      	ldr	r4, [r5, #4]
 800712e:	69a3      	ldr	r3, [r4, #24]
 8007130:	60a3      	str	r3, [r4, #8]
 8007132:	89a3      	ldrh	r3, [r4, #12]
 8007134:	071a      	lsls	r2, r3, #28
 8007136:	d52e      	bpl.n	8007196 <__swbuf_r+0x82>
 8007138:	6923      	ldr	r3, [r4, #16]
 800713a:	b363      	cbz	r3, 8007196 <__swbuf_r+0x82>
 800713c:	6923      	ldr	r3, [r4, #16]
 800713e:	6820      	ldr	r0, [r4, #0]
 8007140:	1ac0      	subs	r0, r0, r3
 8007142:	6963      	ldr	r3, [r4, #20]
 8007144:	b2f6      	uxtb	r6, r6
 8007146:	4283      	cmp	r3, r0
 8007148:	4637      	mov	r7, r6
 800714a:	dc04      	bgt.n	8007156 <__swbuf_r+0x42>
 800714c:	4621      	mov	r1, r4
 800714e:	4628      	mov	r0, r5
 8007150:	f000 ff6c 	bl	800802c <_fflush_r>
 8007154:	bb28      	cbnz	r0, 80071a2 <__swbuf_r+0x8e>
 8007156:	68a3      	ldr	r3, [r4, #8]
 8007158:	3b01      	subs	r3, #1
 800715a:	60a3      	str	r3, [r4, #8]
 800715c:	6823      	ldr	r3, [r4, #0]
 800715e:	1c5a      	adds	r2, r3, #1
 8007160:	6022      	str	r2, [r4, #0]
 8007162:	701e      	strb	r6, [r3, #0]
 8007164:	6963      	ldr	r3, [r4, #20]
 8007166:	3001      	adds	r0, #1
 8007168:	4283      	cmp	r3, r0
 800716a:	d004      	beq.n	8007176 <__swbuf_r+0x62>
 800716c:	89a3      	ldrh	r3, [r4, #12]
 800716e:	07db      	lsls	r3, r3, #31
 8007170:	d519      	bpl.n	80071a6 <__swbuf_r+0x92>
 8007172:	2e0a      	cmp	r6, #10
 8007174:	d117      	bne.n	80071a6 <__swbuf_r+0x92>
 8007176:	4621      	mov	r1, r4
 8007178:	4628      	mov	r0, r5
 800717a:	f000 ff57 	bl	800802c <_fflush_r>
 800717e:	b190      	cbz	r0, 80071a6 <__swbuf_r+0x92>
 8007180:	e00f      	b.n	80071a2 <__swbuf_r+0x8e>
 8007182:	4b0b      	ldr	r3, [pc, #44]	; (80071b0 <__swbuf_r+0x9c>)
 8007184:	429c      	cmp	r4, r3
 8007186:	d101      	bne.n	800718c <__swbuf_r+0x78>
 8007188:	68ac      	ldr	r4, [r5, #8]
 800718a:	e7d0      	b.n	800712e <__swbuf_r+0x1a>
 800718c:	4b09      	ldr	r3, [pc, #36]	; (80071b4 <__swbuf_r+0xa0>)
 800718e:	429c      	cmp	r4, r3
 8007190:	bf08      	it	eq
 8007192:	68ec      	ldreq	r4, [r5, #12]
 8007194:	e7cb      	b.n	800712e <__swbuf_r+0x1a>
 8007196:	4621      	mov	r1, r4
 8007198:	4628      	mov	r0, r5
 800719a:	f000 f80d 	bl	80071b8 <__swsetup_r>
 800719e:	2800      	cmp	r0, #0
 80071a0:	d0cc      	beq.n	800713c <__swbuf_r+0x28>
 80071a2:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 80071a6:	4638      	mov	r0, r7
 80071a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80071aa:	bf00      	nop
 80071ac:	08009ba0 	.word	0x08009ba0
 80071b0:	08009bc0 	.word	0x08009bc0
 80071b4:	08009b80 	.word	0x08009b80

080071b8 <__swsetup_r>:
 80071b8:	4b32      	ldr	r3, [pc, #200]	; (8007284 <__swsetup_r+0xcc>)
 80071ba:	b570      	push	{r4, r5, r6, lr}
 80071bc:	681d      	ldr	r5, [r3, #0]
 80071be:	4606      	mov	r6, r0
 80071c0:	460c      	mov	r4, r1
 80071c2:	b125      	cbz	r5, 80071ce <__swsetup_r+0x16>
 80071c4:	69ab      	ldr	r3, [r5, #24]
 80071c6:	b913      	cbnz	r3, 80071ce <__swsetup_r+0x16>
 80071c8:	4628      	mov	r0, r5
 80071ca:	f000 ff99 	bl	8008100 <__sinit>
 80071ce:	4b2e      	ldr	r3, [pc, #184]	; (8007288 <__swsetup_r+0xd0>)
 80071d0:	429c      	cmp	r4, r3
 80071d2:	d10f      	bne.n	80071f4 <__swsetup_r+0x3c>
 80071d4:	686c      	ldr	r4, [r5, #4]
 80071d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80071da:	b29a      	uxth	r2, r3
 80071dc:	0715      	lsls	r5, r2, #28
 80071de:	d42c      	bmi.n	800723a <__swsetup_r+0x82>
 80071e0:	06d0      	lsls	r0, r2, #27
 80071e2:	d411      	bmi.n	8007208 <__swsetup_r+0x50>
 80071e4:	2209      	movs	r2, #9
 80071e6:	6032      	str	r2, [r6, #0]
 80071e8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80071ec:	81a3      	strh	r3, [r4, #12]
 80071ee:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80071f2:	e03e      	b.n	8007272 <__swsetup_r+0xba>
 80071f4:	4b25      	ldr	r3, [pc, #148]	; (800728c <__swsetup_r+0xd4>)
 80071f6:	429c      	cmp	r4, r3
 80071f8:	d101      	bne.n	80071fe <__swsetup_r+0x46>
 80071fa:	68ac      	ldr	r4, [r5, #8]
 80071fc:	e7eb      	b.n	80071d6 <__swsetup_r+0x1e>
 80071fe:	4b24      	ldr	r3, [pc, #144]	; (8007290 <__swsetup_r+0xd8>)
 8007200:	429c      	cmp	r4, r3
 8007202:	bf08      	it	eq
 8007204:	68ec      	ldreq	r4, [r5, #12]
 8007206:	e7e6      	b.n	80071d6 <__swsetup_r+0x1e>
 8007208:	0751      	lsls	r1, r2, #29
 800720a:	d512      	bpl.n	8007232 <__swsetup_r+0x7a>
 800720c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800720e:	b141      	cbz	r1, 8007222 <__swsetup_r+0x6a>
 8007210:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007214:	4299      	cmp	r1, r3
 8007216:	d002      	beq.n	800721e <__swsetup_r+0x66>
 8007218:	4630      	mov	r0, r6
 800721a:	f001 ffc1 	bl	80091a0 <_free_r>
 800721e:	2300      	movs	r3, #0
 8007220:	6363      	str	r3, [r4, #52]	; 0x34
 8007222:	89a3      	ldrh	r3, [r4, #12]
 8007224:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007228:	81a3      	strh	r3, [r4, #12]
 800722a:	2300      	movs	r3, #0
 800722c:	6063      	str	r3, [r4, #4]
 800722e:	6923      	ldr	r3, [r4, #16]
 8007230:	6023      	str	r3, [r4, #0]
 8007232:	89a3      	ldrh	r3, [r4, #12]
 8007234:	f043 0308 	orr.w	r3, r3, #8
 8007238:	81a3      	strh	r3, [r4, #12]
 800723a:	6923      	ldr	r3, [r4, #16]
 800723c:	b94b      	cbnz	r3, 8007252 <__swsetup_r+0x9a>
 800723e:	89a3      	ldrh	r3, [r4, #12]
 8007240:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007244:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007248:	d003      	beq.n	8007252 <__swsetup_r+0x9a>
 800724a:	4621      	mov	r1, r4
 800724c:	4630      	mov	r0, r6
 800724e:	f001 fb3f 	bl	80088d0 <__smakebuf_r>
 8007252:	89a2      	ldrh	r2, [r4, #12]
 8007254:	f012 0301 	ands.w	r3, r2, #1
 8007258:	d00c      	beq.n	8007274 <__swsetup_r+0xbc>
 800725a:	2300      	movs	r3, #0
 800725c:	60a3      	str	r3, [r4, #8]
 800725e:	6963      	ldr	r3, [r4, #20]
 8007260:	425b      	negs	r3, r3
 8007262:	61a3      	str	r3, [r4, #24]
 8007264:	6923      	ldr	r3, [r4, #16]
 8007266:	b953      	cbnz	r3, 800727e <__swsetup_r+0xc6>
 8007268:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800726c:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8007270:	d1ba      	bne.n	80071e8 <__swsetup_r+0x30>
 8007272:	bd70      	pop	{r4, r5, r6, pc}
 8007274:	0792      	lsls	r2, r2, #30
 8007276:	bf58      	it	pl
 8007278:	6963      	ldrpl	r3, [r4, #20]
 800727a:	60a3      	str	r3, [r4, #8]
 800727c:	e7f2      	b.n	8007264 <__swsetup_r+0xac>
 800727e:	2000      	movs	r0, #0
 8007280:	e7f7      	b.n	8007272 <__swsetup_r+0xba>
 8007282:	bf00      	nop
 8007284:	2000000c 	.word	0x2000000c
 8007288:	08009ba0 	.word	0x08009ba0
 800728c:	08009bc0 	.word	0x08009bc0
 8007290:	08009b80 	.word	0x08009b80

08007294 <quorem>:
 8007294:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007298:	6903      	ldr	r3, [r0, #16]
 800729a:	690c      	ldr	r4, [r1, #16]
 800729c:	42a3      	cmp	r3, r4
 800729e:	4680      	mov	r8, r0
 80072a0:	f2c0 8082 	blt.w	80073a8 <quorem+0x114>
 80072a4:	3c01      	subs	r4, #1
 80072a6:	f101 0714 	add.w	r7, r1, #20
 80072aa:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 80072ae:	f100 0614 	add.w	r6, r0, #20
 80072b2:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 80072b6:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 80072ba:	eb06 030c 	add.w	r3, r6, ip
 80072be:	3501      	adds	r5, #1
 80072c0:	eb07 090c 	add.w	r9, r7, ip
 80072c4:	9301      	str	r3, [sp, #4]
 80072c6:	fbb0 f5f5 	udiv	r5, r0, r5
 80072ca:	b395      	cbz	r5, 8007332 <quorem+0x9e>
 80072cc:	f04f 0a00 	mov.w	sl, #0
 80072d0:	4638      	mov	r0, r7
 80072d2:	46b6      	mov	lr, r6
 80072d4:	46d3      	mov	fp, sl
 80072d6:	f850 2b04 	ldr.w	r2, [r0], #4
 80072da:	b293      	uxth	r3, r2
 80072dc:	fb05 a303 	mla	r3, r5, r3, sl
 80072e0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80072e4:	b29b      	uxth	r3, r3
 80072e6:	ebab 0303 	sub.w	r3, fp, r3
 80072ea:	0c12      	lsrs	r2, r2, #16
 80072ec:	f8de b000 	ldr.w	fp, [lr]
 80072f0:	fb05 a202 	mla	r2, r5, r2, sl
 80072f4:	fa13 f38b 	uxtah	r3, r3, fp
 80072f8:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 80072fc:	fa1f fb82 	uxth.w	fp, r2
 8007300:	f8de 2000 	ldr.w	r2, [lr]
 8007304:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8007308:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800730c:	b29b      	uxth	r3, r3
 800730e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007312:	4581      	cmp	r9, r0
 8007314:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8007318:	f84e 3b04 	str.w	r3, [lr], #4
 800731c:	d2db      	bcs.n	80072d6 <quorem+0x42>
 800731e:	f856 300c 	ldr.w	r3, [r6, ip]
 8007322:	b933      	cbnz	r3, 8007332 <quorem+0x9e>
 8007324:	9b01      	ldr	r3, [sp, #4]
 8007326:	3b04      	subs	r3, #4
 8007328:	429e      	cmp	r6, r3
 800732a:	461a      	mov	r2, r3
 800732c:	d330      	bcc.n	8007390 <quorem+0xfc>
 800732e:	f8c8 4010 	str.w	r4, [r8, #16]
 8007332:	4640      	mov	r0, r8
 8007334:	f001 fd7a 	bl	8008e2c <__mcmp>
 8007338:	2800      	cmp	r0, #0
 800733a:	db25      	blt.n	8007388 <quorem+0xf4>
 800733c:	3501      	adds	r5, #1
 800733e:	4630      	mov	r0, r6
 8007340:	f04f 0c00 	mov.w	ip, #0
 8007344:	f857 2b04 	ldr.w	r2, [r7], #4
 8007348:	f8d0 e000 	ldr.w	lr, [r0]
 800734c:	b293      	uxth	r3, r2
 800734e:	ebac 0303 	sub.w	r3, ip, r3
 8007352:	0c12      	lsrs	r2, r2, #16
 8007354:	fa13 f38e 	uxtah	r3, r3, lr
 8007358:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800735c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007360:	b29b      	uxth	r3, r3
 8007362:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007366:	45b9      	cmp	r9, r7
 8007368:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800736c:	f840 3b04 	str.w	r3, [r0], #4
 8007370:	d2e8      	bcs.n	8007344 <quorem+0xb0>
 8007372:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8007376:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800737a:	b92a      	cbnz	r2, 8007388 <quorem+0xf4>
 800737c:	3b04      	subs	r3, #4
 800737e:	429e      	cmp	r6, r3
 8007380:	461a      	mov	r2, r3
 8007382:	d30b      	bcc.n	800739c <quorem+0x108>
 8007384:	f8c8 4010 	str.w	r4, [r8, #16]
 8007388:	4628      	mov	r0, r5
 800738a:	b003      	add	sp, #12
 800738c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007390:	6812      	ldr	r2, [r2, #0]
 8007392:	3b04      	subs	r3, #4
 8007394:	2a00      	cmp	r2, #0
 8007396:	d1ca      	bne.n	800732e <quorem+0x9a>
 8007398:	3c01      	subs	r4, #1
 800739a:	e7c5      	b.n	8007328 <quorem+0x94>
 800739c:	6812      	ldr	r2, [r2, #0]
 800739e:	3b04      	subs	r3, #4
 80073a0:	2a00      	cmp	r2, #0
 80073a2:	d1ef      	bne.n	8007384 <quorem+0xf0>
 80073a4:	3c01      	subs	r4, #1
 80073a6:	e7ea      	b.n	800737e <quorem+0xea>
 80073a8:	2000      	movs	r0, #0
 80073aa:	e7ee      	b.n	800738a <quorem+0xf6>
 80073ac:	0000      	movs	r0, r0
	...

080073b0 <_dtoa_r>:
 80073b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80073b4:	ec57 6b10 	vmov	r6, r7, d0
 80073b8:	b097      	sub	sp, #92	; 0x5c
 80073ba:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80073bc:	9106      	str	r1, [sp, #24]
 80073be:	4604      	mov	r4, r0
 80073c0:	920b      	str	r2, [sp, #44]	; 0x2c
 80073c2:	9312      	str	r3, [sp, #72]	; 0x48
 80073c4:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80073c8:	e9cd 6700 	strd	r6, r7, [sp]
 80073cc:	b93d      	cbnz	r5, 80073de <_dtoa_r+0x2e>
 80073ce:	2010      	movs	r0, #16
 80073d0:	f001 fabe 	bl	8008950 <malloc>
 80073d4:	6260      	str	r0, [r4, #36]	; 0x24
 80073d6:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80073da:	6005      	str	r5, [r0, #0]
 80073dc:	60c5      	str	r5, [r0, #12]
 80073de:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80073e0:	6819      	ldr	r1, [r3, #0]
 80073e2:	b151      	cbz	r1, 80073fa <_dtoa_r+0x4a>
 80073e4:	685a      	ldr	r2, [r3, #4]
 80073e6:	604a      	str	r2, [r1, #4]
 80073e8:	2301      	movs	r3, #1
 80073ea:	4093      	lsls	r3, r2
 80073ec:	608b      	str	r3, [r1, #8]
 80073ee:	4620      	mov	r0, r4
 80073f0:	f001 fafc 	bl	80089ec <_Bfree>
 80073f4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80073f6:	2200      	movs	r2, #0
 80073f8:	601a      	str	r2, [r3, #0]
 80073fa:	1e3b      	subs	r3, r7, #0
 80073fc:	bfbb      	ittet	lt
 80073fe:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8007402:	9301      	strlt	r3, [sp, #4]
 8007404:	2300      	movge	r3, #0
 8007406:	2201      	movlt	r2, #1
 8007408:	bfac      	ite	ge
 800740a:	f8c8 3000 	strge.w	r3, [r8]
 800740e:	f8c8 2000 	strlt.w	r2, [r8]
 8007412:	4baf      	ldr	r3, [pc, #700]	; (80076d0 <_dtoa_r+0x320>)
 8007414:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8007418:	ea33 0308 	bics.w	r3, r3, r8
 800741c:	d114      	bne.n	8007448 <_dtoa_r+0x98>
 800741e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007420:	f242 730f 	movw	r3, #9999	; 0x270f
 8007424:	6013      	str	r3, [r2, #0]
 8007426:	9b00      	ldr	r3, [sp, #0]
 8007428:	b923      	cbnz	r3, 8007434 <_dtoa_r+0x84>
 800742a:	f3c8 0013 	ubfx	r0, r8, #0, #20
 800742e:	2800      	cmp	r0, #0
 8007430:	f000 8542 	beq.w	8007eb8 <_dtoa_r+0xb08>
 8007434:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007436:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 80076e4 <_dtoa_r+0x334>
 800743a:	2b00      	cmp	r3, #0
 800743c:	f000 8544 	beq.w	8007ec8 <_dtoa_r+0xb18>
 8007440:	f10b 0303 	add.w	r3, fp, #3
 8007444:	f000 bd3e 	b.w	8007ec4 <_dtoa_r+0xb14>
 8007448:	e9dd 6700 	ldrd	r6, r7, [sp]
 800744c:	2200      	movs	r2, #0
 800744e:	2300      	movs	r3, #0
 8007450:	4630      	mov	r0, r6
 8007452:	4639      	mov	r1, r7
 8007454:	f7f9 fb38 	bl	8000ac8 <__aeabi_dcmpeq>
 8007458:	4681      	mov	r9, r0
 800745a:	b168      	cbz	r0, 8007478 <_dtoa_r+0xc8>
 800745c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800745e:	2301      	movs	r3, #1
 8007460:	6013      	str	r3, [r2, #0]
 8007462:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007464:	2b00      	cmp	r3, #0
 8007466:	f000 8524 	beq.w	8007eb2 <_dtoa_r+0xb02>
 800746a:	4b9a      	ldr	r3, [pc, #616]	; (80076d4 <_dtoa_r+0x324>)
 800746c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800746e:	f103 3bff 	add.w	fp, r3, #4294967295	; 0xffffffff
 8007472:	6013      	str	r3, [r2, #0]
 8007474:	f000 bd28 	b.w	8007ec8 <_dtoa_r+0xb18>
 8007478:	aa14      	add	r2, sp, #80	; 0x50
 800747a:	a915      	add	r1, sp, #84	; 0x54
 800747c:	ec47 6b10 	vmov	d0, r6, r7
 8007480:	4620      	mov	r0, r4
 8007482:	f001 fdc1 	bl	8009008 <__d2b>
 8007486:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800748a:	9004      	str	r0, [sp, #16]
 800748c:	2d00      	cmp	r5, #0
 800748e:	d07c      	beq.n	800758a <_dtoa_r+0x1da>
 8007490:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8007494:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 8007498:	46b2      	mov	sl, r6
 800749a:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 800749e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80074a2:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 80074a6:	2200      	movs	r2, #0
 80074a8:	4b8b      	ldr	r3, [pc, #556]	; (80076d8 <_dtoa_r+0x328>)
 80074aa:	4650      	mov	r0, sl
 80074ac:	4659      	mov	r1, fp
 80074ae:	f7f8 feeb 	bl	8000288 <__aeabi_dsub>
 80074b2:	a381      	add	r3, pc, #516	; (adr r3, 80076b8 <_dtoa_r+0x308>)
 80074b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074b8:	f7f9 f89e 	bl	80005f8 <__aeabi_dmul>
 80074bc:	a380      	add	r3, pc, #512	; (adr r3, 80076c0 <_dtoa_r+0x310>)
 80074be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074c2:	f7f8 fee3 	bl	800028c <__adddf3>
 80074c6:	4606      	mov	r6, r0
 80074c8:	4628      	mov	r0, r5
 80074ca:	460f      	mov	r7, r1
 80074cc:	f7f9 f82a 	bl	8000524 <__aeabi_i2d>
 80074d0:	a37d      	add	r3, pc, #500	; (adr r3, 80076c8 <_dtoa_r+0x318>)
 80074d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074d6:	f7f9 f88f 	bl	80005f8 <__aeabi_dmul>
 80074da:	4602      	mov	r2, r0
 80074dc:	460b      	mov	r3, r1
 80074de:	4630      	mov	r0, r6
 80074e0:	4639      	mov	r1, r7
 80074e2:	f7f8 fed3 	bl	800028c <__adddf3>
 80074e6:	4606      	mov	r6, r0
 80074e8:	460f      	mov	r7, r1
 80074ea:	f7f9 fb35 	bl	8000b58 <__aeabi_d2iz>
 80074ee:	2200      	movs	r2, #0
 80074f0:	4682      	mov	sl, r0
 80074f2:	2300      	movs	r3, #0
 80074f4:	4630      	mov	r0, r6
 80074f6:	4639      	mov	r1, r7
 80074f8:	f7f9 faf0 	bl	8000adc <__aeabi_dcmplt>
 80074fc:	b148      	cbz	r0, 8007512 <_dtoa_r+0x162>
 80074fe:	4650      	mov	r0, sl
 8007500:	f7f9 f810 	bl	8000524 <__aeabi_i2d>
 8007504:	4632      	mov	r2, r6
 8007506:	463b      	mov	r3, r7
 8007508:	f7f9 fade 	bl	8000ac8 <__aeabi_dcmpeq>
 800750c:	b908      	cbnz	r0, 8007512 <_dtoa_r+0x162>
 800750e:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8007512:	f1ba 0f16 	cmp.w	sl, #22
 8007516:	d859      	bhi.n	80075cc <_dtoa_r+0x21c>
 8007518:	4970      	ldr	r1, [pc, #448]	; (80076dc <_dtoa_r+0x32c>)
 800751a:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800751e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007522:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007526:	f7f9 faf7 	bl	8000b18 <__aeabi_dcmpgt>
 800752a:	2800      	cmp	r0, #0
 800752c:	d050      	beq.n	80075d0 <_dtoa_r+0x220>
 800752e:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8007532:	2300      	movs	r3, #0
 8007534:	930f      	str	r3, [sp, #60]	; 0x3c
 8007536:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007538:	1b5d      	subs	r5, r3, r5
 800753a:	f1b5 0801 	subs.w	r8, r5, #1
 800753e:	bf49      	itett	mi
 8007540:	f1c5 0301 	rsbmi	r3, r5, #1
 8007544:	2300      	movpl	r3, #0
 8007546:	9305      	strmi	r3, [sp, #20]
 8007548:	f04f 0800 	movmi.w	r8, #0
 800754c:	bf58      	it	pl
 800754e:	9305      	strpl	r3, [sp, #20]
 8007550:	f1ba 0f00 	cmp.w	sl, #0
 8007554:	db3e      	blt.n	80075d4 <_dtoa_r+0x224>
 8007556:	2300      	movs	r3, #0
 8007558:	44d0      	add	r8, sl
 800755a:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 800755e:	9307      	str	r3, [sp, #28]
 8007560:	9b06      	ldr	r3, [sp, #24]
 8007562:	2b09      	cmp	r3, #9
 8007564:	f200 8090 	bhi.w	8007688 <_dtoa_r+0x2d8>
 8007568:	2b05      	cmp	r3, #5
 800756a:	bfc4      	itt	gt
 800756c:	3b04      	subgt	r3, #4
 800756e:	9306      	strgt	r3, [sp, #24]
 8007570:	9b06      	ldr	r3, [sp, #24]
 8007572:	f1a3 0302 	sub.w	r3, r3, #2
 8007576:	bfcc      	ite	gt
 8007578:	2500      	movgt	r5, #0
 800757a:	2501      	movle	r5, #1
 800757c:	2b03      	cmp	r3, #3
 800757e:	f200 808f 	bhi.w	80076a0 <_dtoa_r+0x2f0>
 8007582:	e8df f003 	tbb	[pc, r3]
 8007586:	7f7d      	.short	0x7f7d
 8007588:	7131      	.short	0x7131
 800758a:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 800758e:	441d      	add	r5, r3
 8007590:	f205 4032 	addw	r0, r5, #1074	; 0x432
 8007594:	2820      	cmp	r0, #32
 8007596:	dd13      	ble.n	80075c0 <_dtoa_r+0x210>
 8007598:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 800759c:	9b00      	ldr	r3, [sp, #0]
 800759e:	fa08 f800 	lsl.w	r8, r8, r0
 80075a2:	f205 4012 	addw	r0, r5, #1042	; 0x412
 80075a6:	fa23 f000 	lsr.w	r0, r3, r0
 80075aa:	ea48 0000 	orr.w	r0, r8, r0
 80075ae:	f7f8 ffa9 	bl	8000504 <__aeabi_ui2d>
 80075b2:	2301      	movs	r3, #1
 80075b4:	4682      	mov	sl, r0
 80075b6:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 80075ba:	3d01      	subs	r5, #1
 80075bc:	9313      	str	r3, [sp, #76]	; 0x4c
 80075be:	e772      	b.n	80074a6 <_dtoa_r+0xf6>
 80075c0:	9b00      	ldr	r3, [sp, #0]
 80075c2:	f1c0 0020 	rsb	r0, r0, #32
 80075c6:	fa03 f000 	lsl.w	r0, r3, r0
 80075ca:	e7f0      	b.n	80075ae <_dtoa_r+0x1fe>
 80075cc:	2301      	movs	r3, #1
 80075ce:	e7b1      	b.n	8007534 <_dtoa_r+0x184>
 80075d0:	900f      	str	r0, [sp, #60]	; 0x3c
 80075d2:	e7b0      	b.n	8007536 <_dtoa_r+0x186>
 80075d4:	9b05      	ldr	r3, [sp, #20]
 80075d6:	eba3 030a 	sub.w	r3, r3, sl
 80075da:	9305      	str	r3, [sp, #20]
 80075dc:	f1ca 0300 	rsb	r3, sl, #0
 80075e0:	9307      	str	r3, [sp, #28]
 80075e2:	2300      	movs	r3, #0
 80075e4:	930e      	str	r3, [sp, #56]	; 0x38
 80075e6:	e7bb      	b.n	8007560 <_dtoa_r+0x1b0>
 80075e8:	2301      	movs	r3, #1
 80075ea:	930a      	str	r3, [sp, #40]	; 0x28
 80075ec:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80075ee:	2b00      	cmp	r3, #0
 80075f0:	dd59      	ble.n	80076a6 <_dtoa_r+0x2f6>
 80075f2:	9302      	str	r3, [sp, #8]
 80075f4:	4699      	mov	r9, r3
 80075f6:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80075f8:	2200      	movs	r2, #0
 80075fa:	6072      	str	r2, [r6, #4]
 80075fc:	2204      	movs	r2, #4
 80075fe:	f102 0014 	add.w	r0, r2, #20
 8007602:	4298      	cmp	r0, r3
 8007604:	6871      	ldr	r1, [r6, #4]
 8007606:	d953      	bls.n	80076b0 <_dtoa_r+0x300>
 8007608:	4620      	mov	r0, r4
 800760a:	f001 f9bb 	bl	8008984 <_Balloc>
 800760e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007610:	6030      	str	r0, [r6, #0]
 8007612:	f1b9 0f0e 	cmp.w	r9, #14
 8007616:	f8d3 b000 	ldr.w	fp, [r3]
 800761a:	f200 80e6 	bhi.w	80077ea <_dtoa_r+0x43a>
 800761e:	2d00      	cmp	r5, #0
 8007620:	f000 80e3 	beq.w	80077ea <_dtoa_r+0x43a>
 8007624:	ed9d 7b00 	vldr	d7, [sp]
 8007628:	f1ba 0f00 	cmp.w	sl, #0
 800762c:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8007630:	dd74      	ble.n	800771c <_dtoa_r+0x36c>
 8007632:	4a2a      	ldr	r2, [pc, #168]	; (80076dc <_dtoa_r+0x32c>)
 8007634:	f00a 030f 	and.w	r3, sl, #15
 8007638:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800763c:	ed93 7b00 	vldr	d7, [r3]
 8007640:	ea4f 162a 	mov.w	r6, sl, asr #4
 8007644:	06f0      	lsls	r0, r6, #27
 8007646:	ed8d 7b08 	vstr	d7, [sp, #32]
 800764a:	d565      	bpl.n	8007718 <_dtoa_r+0x368>
 800764c:	4b24      	ldr	r3, [pc, #144]	; (80076e0 <_dtoa_r+0x330>)
 800764e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007652:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007656:	f7f9 f8f9 	bl	800084c <__aeabi_ddiv>
 800765a:	e9cd 0100 	strd	r0, r1, [sp]
 800765e:	f006 060f 	and.w	r6, r6, #15
 8007662:	2503      	movs	r5, #3
 8007664:	4f1e      	ldr	r7, [pc, #120]	; (80076e0 <_dtoa_r+0x330>)
 8007666:	e04c      	b.n	8007702 <_dtoa_r+0x352>
 8007668:	2301      	movs	r3, #1
 800766a:	930a      	str	r3, [sp, #40]	; 0x28
 800766c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800766e:	4453      	add	r3, sl
 8007670:	f103 0901 	add.w	r9, r3, #1
 8007674:	9302      	str	r3, [sp, #8]
 8007676:	464b      	mov	r3, r9
 8007678:	2b01      	cmp	r3, #1
 800767a:	bfb8      	it	lt
 800767c:	2301      	movlt	r3, #1
 800767e:	e7ba      	b.n	80075f6 <_dtoa_r+0x246>
 8007680:	2300      	movs	r3, #0
 8007682:	e7b2      	b.n	80075ea <_dtoa_r+0x23a>
 8007684:	2300      	movs	r3, #0
 8007686:	e7f0      	b.n	800766a <_dtoa_r+0x2ba>
 8007688:	2501      	movs	r5, #1
 800768a:	2300      	movs	r3, #0
 800768c:	9306      	str	r3, [sp, #24]
 800768e:	950a      	str	r5, [sp, #40]	; 0x28
 8007690:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007694:	9302      	str	r3, [sp, #8]
 8007696:	4699      	mov	r9, r3
 8007698:	2200      	movs	r2, #0
 800769a:	2312      	movs	r3, #18
 800769c:	920b      	str	r2, [sp, #44]	; 0x2c
 800769e:	e7aa      	b.n	80075f6 <_dtoa_r+0x246>
 80076a0:	2301      	movs	r3, #1
 80076a2:	930a      	str	r3, [sp, #40]	; 0x28
 80076a4:	e7f4      	b.n	8007690 <_dtoa_r+0x2e0>
 80076a6:	2301      	movs	r3, #1
 80076a8:	9302      	str	r3, [sp, #8]
 80076aa:	4699      	mov	r9, r3
 80076ac:	461a      	mov	r2, r3
 80076ae:	e7f5      	b.n	800769c <_dtoa_r+0x2ec>
 80076b0:	3101      	adds	r1, #1
 80076b2:	6071      	str	r1, [r6, #4]
 80076b4:	0052      	lsls	r2, r2, #1
 80076b6:	e7a2      	b.n	80075fe <_dtoa_r+0x24e>
 80076b8:	636f4361 	.word	0x636f4361
 80076bc:	3fd287a7 	.word	0x3fd287a7
 80076c0:	8b60c8b3 	.word	0x8b60c8b3
 80076c4:	3fc68a28 	.word	0x3fc68a28
 80076c8:	509f79fb 	.word	0x509f79fb
 80076cc:	3fd34413 	.word	0x3fd34413
 80076d0:	7ff00000 	.word	0x7ff00000
 80076d4:	08009af5 	.word	0x08009af5
 80076d8:	3ff80000 	.word	0x3ff80000
 80076dc:	08009c18 	.word	0x08009c18
 80076e0:	08009bf0 	.word	0x08009bf0
 80076e4:	08009b79 	.word	0x08009b79
 80076e8:	07f1      	lsls	r1, r6, #31
 80076ea:	d508      	bpl.n	80076fe <_dtoa_r+0x34e>
 80076ec:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80076f0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80076f4:	f7f8 ff80 	bl	80005f8 <__aeabi_dmul>
 80076f8:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80076fc:	3501      	adds	r5, #1
 80076fe:	1076      	asrs	r6, r6, #1
 8007700:	3708      	adds	r7, #8
 8007702:	2e00      	cmp	r6, #0
 8007704:	d1f0      	bne.n	80076e8 <_dtoa_r+0x338>
 8007706:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800770a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800770e:	f7f9 f89d 	bl	800084c <__aeabi_ddiv>
 8007712:	e9cd 0100 	strd	r0, r1, [sp]
 8007716:	e01a      	b.n	800774e <_dtoa_r+0x39e>
 8007718:	2502      	movs	r5, #2
 800771a:	e7a3      	b.n	8007664 <_dtoa_r+0x2b4>
 800771c:	f000 80a0 	beq.w	8007860 <_dtoa_r+0x4b0>
 8007720:	f1ca 0600 	rsb	r6, sl, #0
 8007724:	4b9f      	ldr	r3, [pc, #636]	; (80079a4 <_dtoa_r+0x5f4>)
 8007726:	4fa0      	ldr	r7, [pc, #640]	; (80079a8 <_dtoa_r+0x5f8>)
 8007728:	f006 020f 	and.w	r2, r6, #15
 800772c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007730:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007734:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007738:	f7f8 ff5e 	bl	80005f8 <__aeabi_dmul>
 800773c:	e9cd 0100 	strd	r0, r1, [sp]
 8007740:	1136      	asrs	r6, r6, #4
 8007742:	2300      	movs	r3, #0
 8007744:	2502      	movs	r5, #2
 8007746:	2e00      	cmp	r6, #0
 8007748:	d17f      	bne.n	800784a <_dtoa_r+0x49a>
 800774a:	2b00      	cmp	r3, #0
 800774c:	d1e1      	bne.n	8007712 <_dtoa_r+0x362>
 800774e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007750:	2b00      	cmp	r3, #0
 8007752:	f000 8087 	beq.w	8007864 <_dtoa_r+0x4b4>
 8007756:	e9dd 6700 	ldrd	r6, r7, [sp]
 800775a:	2200      	movs	r2, #0
 800775c:	4b93      	ldr	r3, [pc, #588]	; (80079ac <_dtoa_r+0x5fc>)
 800775e:	4630      	mov	r0, r6
 8007760:	4639      	mov	r1, r7
 8007762:	f7f9 f9bb 	bl	8000adc <__aeabi_dcmplt>
 8007766:	2800      	cmp	r0, #0
 8007768:	d07c      	beq.n	8007864 <_dtoa_r+0x4b4>
 800776a:	f1b9 0f00 	cmp.w	r9, #0
 800776e:	d079      	beq.n	8007864 <_dtoa_r+0x4b4>
 8007770:	9b02      	ldr	r3, [sp, #8]
 8007772:	2b00      	cmp	r3, #0
 8007774:	dd35      	ble.n	80077e2 <_dtoa_r+0x432>
 8007776:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 800777a:	9308      	str	r3, [sp, #32]
 800777c:	4639      	mov	r1, r7
 800777e:	2200      	movs	r2, #0
 8007780:	4b8b      	ldr	r3, [pc, #556]	; (80079b0 <_dtoa_r+0x600>)
 8007782:	4630      	mov	r0, r6
 8007784:	f7f8 ff38 	bl	80005f8 <__aeabi_dmul>
 8007788:	e9cd 0100 	strd	r0, r1, [sp]
 800778c:	9f02      	ldr	r7, [sp, #8]
 800778e:	3501      	adds	r5, #1
 8007790:	4628      	mov	r0, r5
 8007792:	f7f8 fec7 	bl	8000524 <__aeabi_i2d>
 8007796:	e9dd 2300 	ldrd	r2, r3, [sp]
 800779a:	f7f8 ff2d 	bl	80005f8 <__aeabi_dmul>
 800779e:	2200      	movs	r2, #0
 80077a0:	4b84      	ldr	r3, [pc, #528]	; (80079b4 <_dtoa_r+0x604>)
 80077a2:	f7f8 fd73 	bl	800028c <__adddf3>
 80077a6:	4605      	mov	r5, r0
 80077a8:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 80077ac:	2f00      	cmp	r7, #0
 80077ae:	d15d      	bne.n	800786c <_dtoa_r+0x4bc>
 80077b0:	2200      	movs	r2, #0
 80077b2:	4b81      	ldr	r3, [pc, #516]	; (80079b8 <_dtoa_r+0x608>)
 80077b4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80077b8:	f7f8 fd66 	bl	8000288 <__aeabi_dsub>
 80077bc:	462a      	mov	r2, r5
 80077be:	4633      	mov	r3, r6
 80077c0:	e9cd 0100 	strd	r0, r1, [sp]
 80077c4:	f7f9 f9a8 	bl	8000b18 <__aeabi_dcmpgt>
 80077c8:	2800      	cmp	r0, #0
 80077ca:	f040 8288 	bne.w	8007cde <_dtoa_r+0x92e>
 80077ce:	462a      	mov	r2, r5
 80077d0:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 80077d4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80077d8:	f7f9 f980 	bl	8000adc <__aeabi_dcmplt>
 80077dc:	2800      	cmp	r0, #0
 80077de:	f040 827c 	bne.w	8007cda <_dtoa_r+0x92a>
 80077e2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80077e6:	e9cd 2300 	strd	r2, r3, [sp]
 80077ea:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80077ec:	2b00      	cmp	r3, #0
 80077ee:	f2c0 8150 	blt.w	8007a92 <_dtoa_r+0x6e2>
 80077f2:	f1ba 0f0e 	cmp.w	sl, #14
 80077f6:	f300 814c 	bgt.w	8007a92 <_dtoa_r+0x6e2>
 80077fa:	4b6a      	ldr	r3, [pc, #424]	; (80079a4 <_dtoa_r+0x5f4>)
 80077fc:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8007800:	ed93 7b00 	vldr	d7, [r3]
 8007804:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007806:	2b00      	cmp	r3, #0
 8007808:	ed8d 7b02 	vstr	d7, [sp, #8]
 800780c:	f280 80d8 	bge.w	80079c0 <_dtoa_r+0x610>
 8007810:	f1b9 0f00 	cmp.w	r9, #0
 8007814:	f300 80d4 	bgt.w	80079c0 <_dtoa_r+0x610>
 8007818:	f040 825e 	bne.w	8007cd8 <_dtoa_r+0x928>
 800781c:	2200      	movs	r2, #0
 800781e:	4b66      	ldr	r3, [pc, #408]	; (80079b8 <_dtoa_r+0x608>)
 8007820:	ec51 0b17 	vmov	r0, r1, d7
 8007824:	f7f8 fee8 	bl	80005f8 <__aeabi_dmul>
 8007828:	e9dd 2300 	ldrd	r2, r3, [sp]
 800782c:	f7f9 f96a 	bl	8000b04 <__aeabi_dcmpge>
 8007830:	464f      	mov	r7, r9
 8007832:	464e      	mov	r6, r9
 8007834:	2800      	cmp	r0, #0
 8007836:	f040 8234 	bne.w	8007ca2 <_dtoa_r+0x8f2>
 800783a:	2331      	movs	r3, #49	; 0x31
 800783c:	f10b 0501 	add.w	r5, fp, #1
 8007840:	f88b 3000 	strb.w	r3, [fp]
 8007844:	f10a 0a01 	add.w	sl, sl, #1
 8007848:	e22f      	b.n	8007caa <_dtoa_r+0x8fa>
 800784a:	07f2      	lsls	r2, r6, #31
 800784c:	d505      	bpl.n	800785a <_dtoa_r+0x4aa>
 800784e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007852:	f7f8 fed1 	bl	80005f8 <__aeabi_dmul>
 8007856:	3501      	adds	r5, #1
 8007858:	2301      	movs	r3, #1
 800785a:	1076      	asrs	r6, r6, #1
 800785c:	3708      	adds	r7, #8
 800785e:	e772      	b.n	8007746 <_dtoa_r+0x396>
 8007860:	2502      	movs	r5, #2
 8007862:	e774      	b.n	800774e <_dtoa_r+0x39e>
 8007864:	f8cd a020 	str.w	sl, [sp, #32]
 8007868:	464f      	mov	r7, r9
 800786a:	e791      	b.n	8007790 <_dtoa_r+0x3e0>
 800786c:	4b4d      	ldr	r3, [pc, #308]	; (80079a4 <_dtoa_r+0x5f4>)
 800786e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007872:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8007876:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007878:	2b00      	cmp	r3, #0
 800787a:	d047      	beq.n	800790c <_dtoa_r+0x55c>
 800787c:	4602      	mov	r2, r0
 800787e:	460b      	mov	r3, r1
 8007880:	2000      	movs	r0, #0
 8007882:	494e      	ldr	r1, [pc, #312]	; (80079bc <_dtoa_r+0x60c>)
 8007884:	f7f8 ffe2 	bl	800084c <__aeabi_ddiv>
 8007888:	462a      	mov	r2, r5
 800788a:	4633      	mov	r3, r6
 800788c:	f7f8 fcfc 	bl	8000288 <__aeabi_dsub>
 8007890:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8007894:	465d      	mov	r5, fp
 8007896:	e9dd 0100 	ldrd	r0, r1, [sp]
 800789a:	f7f9 f95d 	bl	8000b58 <__aeabi_d2iz>
 800789e:	4606      	mov	r6, r0
 80078a0:	f7f8 fe40 	bl	8000524 <__aeabi_i2d>
 80078a4:	4602      	mov	r2, r0
 80078a6:	460b      	mov	r3, r1
 80078a8:	e9dd 0100 	ldrd	r0, r1, [sp]
 80078ac:	f7f8 fcec 	bl	8000288 <__aeabi_dsub>
 80078b0:	3630      	adds	r6, #48	; 0x30
 80078b2:	f805 6b01 	strb.w	r6, [r5], #1
 80078b6:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80078ba:	e9cd 0100 	strd	r0, r1, [sp]
 80078be:	f7f9 f90d 	bl	8000adc <__aeabi_dcmplt>
 80078c2:	2800      	cmp	r0, #0
 80078c4:	d163      	bne.n	800798e <_dtoa_r+0x5de>
 80078c6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80078ca:	2000      	movs	r0, #0
 80078cc:	4937      	ldr	r1, [pc, #220]	; (80079ac <_dtoa_r+0x5fc>)
 80078ce:	f7f8 fcdb 	bl	8000288 <__aeabi_dsub>
 80078d2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80078d6:	f7f9 f901 	bl	8000adc <__aeabi_dcmplt>
 80078da:	2800      	cmp	r0, #0
 80078dc:	f040 80b7 	bne.w	8007a4e <_dtoa_r+0x69e>
 80078e0:	eba5 030b 	sub.w	r3, r5, fp
 80078e4:	429f      	cmp	r7, r3
 80078e6:	f77f af7c 	ble.w	80077e2 <_dtoa_r+0x432>
 80078ea:	2200      	movs	r2, #0
 80078ec:	4b30      	ldr	r3, [pc, #192]	; (80079b0 <_dtoa_r+0x600>)
 80078ee:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80078f2:	f7f8 fe81 	bl	80005f8 <__aeabi_dmul>
 80078f6:	2200      	movs	r2, #0
 80078f8:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80078fc:	4b2c      	ldr	r3, [pc, #176]	; (80079b0 <_dtoa_r+0x600>)
 80078fe:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007902:	f7f8 fe79 	bl	80005f8 <__aeabi_dmul>
 8007906:	e9cd 0100 	strd	r0, r1, [sp]
 800790a:	e7c4      	b.n	8007896 <_dtoa_r+0x4e6>
 800790c:	462a      	mov	r2, r5
 800790e:	4633      	mov	r3, r6
 8007910:	f7f8 fe72 	bl	80005f8 <__aeabi_dmul>
 8007914:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8007918:	eb0b 0507 	add.w	r5, fp, r7
 800791c:	465e      	mov	r6, fp
 800791e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007922:	f7f9 f919 	bl	8000b58 <__aeabi_d2iz>
 8007926:	4607      	mov	r7, r0
 8007928:	f7f8 fdfc 	bl	8000524 <__aeabi_i2d>
 800792c:	3730      	adds	r7, #48	; 0x30
 800792e:	4602      	mov	r2, r0
 8007930:	460b      	mov	r3, r1
 8007932:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007936:	f7f8 fca7 	bl	8000288 <__aeabi_dsub>
 800793a:	f806 7b01 	strb.w	r7, [r6], #1
 800793e:	42ae      	cmp	r6, r5
 8007940:	e9cd 0100 	strd	r0, r1, [sp]
 8007944:	f04f 0200 	mov.w	r2, #0
 8007948:	d126      	bne.n	8007998 <_dtoa_r+0x5e8>
 800794a:	4b1c      	ldr	r3, [pc, #112]	; (80079bc <_dtoa_r+0x60c>)
 800794c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007950:	f7f8 fc9c 	bl	800028c <__adddf3>
 8007954:	4602      	mov	r2, r0
 8007956:	460b      	mov	r3, r1
 8007958:	e9dd 0100 	ldrd	r0, r1, [sp]
 800795c:	f7f9 f8dc 	bl	8000b18 <__aeabi_dcmpgt>
 8007960:	2800      	cmp	r0, #0
 8007962:	d174      	bne.n	8007a4e <_dtoa_r+0x69e>
 8007964:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8007968:	2000      	movs	r0, #0
 800796a:	4914      	ldr	r1, [pc, #80]	; (80079bc <_dtoa_r+0x60c>)
 800796c:	f7f8 fc8c 	bl	8000288 <__aeabi_dsub>
 8007970:	4602      	mov	r2, r0
 8007972:	460b      	mov	r3, r1
 8007974:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007978:	f7f9 f8b0 	bl	8000adc <__aeabi_dcmplt>
 800797c:	2800      	cmp	r0, #0
 800797e:	f43f af30 	beq.w	80077e2 <_dtoa_r+0x432>
 8007982:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007986:	2b30      	cmp	r3, #48	; 0x30
 8007988:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 800798c:	d002      	beq.n	8007994 <_dtoa_r+0x5e4>
 800798e:	f8dd a020 	ldr.w	sl, [sp, #32]
 8007992:	e04a      	b.n	8007a2a <_dtoa_r+0x67a>
 8007994:	4615      	mov	r5, r2
 8007996:	e7f4      	b.n	8007982 <_dtoa_r+0x5d2>
 8007998:	4b05      	ldr	r3, [pc, #20]	; (80079b0 <_dtoa_r+0x600>)
 800799a:	f7f8 fe2d 	bl	80005f8 <__aeabi_dmul>
 800799e:	e9cd 0100 	strd	r0, r1, [sp]
 80079a2:	e7bc      	b.n	800791e <_dtoa_r+0x56e>
 80079a4:	08009c18 	.word	0x08009c18
 80079a8:	08009bf0 	.word	0x08009bf0
 80079ac:	3ff00000 	.word	0x3ff00000
 80079b0:	40240000 	.word	0x40240000
 80079b4:	401c0000 	.word	0x401c0000
 80079b8:	40140000 	.word	0x40140000
 80079bc:	3fe00000 	.word	0x3fe00000
 80079c0:	e9dd 6700 	ldrd	r6, r7, [sp]
 80079c4:	465d      	mov	r5, fp
 80079c6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80079ca:	4630      	mov	r0, r6
 80079cc:	4639      	mov	r1, r7
 80079ce:	f7f8 ff3d 	bl	800084c <__aeabi_ddiv>
 80079d2:	f7f9 f8c1 	bl	8000b58 <__aeabi_d2iz>
 80079d6:	4680      	mov	r8, r0
 80079d8:	f7f8 fda4 	bl	8000524 <__aeabi_i2d>
 80079dc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80079e0:	f7f8 fe0a 	bl	80005f8 <__aeabi_dmul>
 80079e4:	4602      	mov	r2, r0
 80079e6:	460b      	mov	r3, r1
 80079e8:	4630      	mov	r0, r6
 80079ea:	4639      	mov	r1, r7
 80079ec:	f108 0630 	add.w	r6, r8, #48	; 0x30
 80079f0:	f7f8 fc4a 	bl	8000288 <__aeabi_dsub>
 80079f4:	f805 6b01 	strb.w	r6, [r5], #1
 80079f8:	eba5 060b 	sub.w	r6, r5, fp
 80079fc:	45b1      	cmp	r9, r6
 80079fe:	4602      	mov	r2, r0
 8007a00:	460b      	mov	r3, r1
 8007a02:	d139      	bne.n	8007a78 <_dtoa_r+0x6c8>
 8007a04:	f7f8 fc42 	bl	800028c <__adddf3>
 8007a08:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007a0c:	4606      	mov	r6, r0
 8007a0e:	460f      	mov	r7, r1
 8007a10:	f7f9 f882 	bl	8000b18 <__aeabi_dcmpgt>
 8007a14:	b9c8      	cbnz	r0, 8007a4a <_dtoa_r+0x69a>
 8007a16:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007a1a:	4630      	mov	r0, r6
 8007a1c:	4639      	mov	r1, r7
 8007a1e:	f7f9 f853 	bl	8000ac8 <__aeabi_dcmpeq>
 8007a22:	b110      	cbz	r0, 8007a2a <_dtoa_r+0x67a>
 8007a24:	f018 0f01 	tst.w	r8, #1
 8007a28:	d10f      	bne.n	8007a4a <_dtoa_r+0x69a>
 8007a2a:	9904      	ldr	r1, [sp, #16]
 8007a2c:	4620      	mov	r0, r4
 8007a2e:	f000 ffdd 	bl	80089ec <_Bfree>
 8007a32:	2300      	movs	r3, #0
 8007a34:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007a36:	702b      	strb	r3, [r5, #0]
 8007a38:	f10a 0301 	add.w	r3, sl, #1
 8007a3c:	6013      	str	r3, [r2, #0]
 8007a3e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007a40:	2b00      	cmp	r3, #0
 8007a42:	f000 8241 	beq.w	8007ec8 <_dtoa_r+0xb18>
 8007a46:	601d      	str	r5, [r3, #0]
 8007a48:	e23e      	b.n	8007ec8 <_dtoa_r+0xb18>
 8007a4a:	f8cd a020 	str.w	sl, [sp, #32]
 8007a4e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8007a52:	2a39      	cmp	r2, #57	; 0x39
 8007a54:	f105 33ff 	add.w	r3, r5, #4294967295	; 0xffffffff
 8007a58:	d108      	bne.n	8007a6c <_dtoa_r+0x6bc>
 8007a5a:	459b      	cmp	fp, r3
 8007a5c:	d10a      	bne.n	8007a74 <_dtoa_r+0x6c4>
 8007a5e:	9b08      	ldr	r3, [sp, #32]
 8007a60:	3301      	adds	r3, #1
 8007a62:	9308      	str	r3, [sp, #32]
 8007a64:	2330      	movs	r3, #48	; 0x30
 8007a66:	f88b 3000 	strb.w	r3, [fp]
 8007a6a:	465b      	mov	r3, fp
 8007a6c:	781a      	ldrb	r2, [r3, #0]
 8007a6e:	3201      	adds	r2, #1
 8007a70:	701a      	strb	r2, [r3, #0]
 8007a72:	e78c      	b.n	800798e <_dtoa_r+0x5de>
 8007a74:	461d      	mov	r5, r3
 8007a76:	e7ea      	b.n	8007a4e <_dtoa_r+0x69e>
 8007a78:	2200      	movs	r2, #0
 8007a7a:	4b9b      	ldr	r3, [pc, #620]	; (8007ce8 <_dtoa_r+0x938>)
 8007a7c:	f7f8 fdbc 	bl	80005f8 <__aeabi_dmul>
 8007a80:	2200      	movs	r2, #0
 8007a82:	2300      	movs	r3, #0
 8007a84:	4606      	mov	r6, r0
 8007a86:	460f      	mov	r7, r1
 8007a88:	f7f9 f81e 	bl	8000ac8 <__aeabi_dcmpeq>
 8007a8c:	2800      	cmp	r0, #0
 8007a8e:	d09a      	beq.n	80079c6 <_dtoa_r+0x616>
 8007a90:	e7cb      	b.n	8007a2a <_dtoa_r+0x67a>
 8007a92:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007a94:	2a00      	cmp	r2, #0
 8007a96:	f000 808b 	beq.w	8007bb0 <_dtoa_r+0x800>
 8007a9a:	9a06      	ldr	r2, [sp, #24]
 8007a9c:	2a01      	cmp	r2, #1
 8007a9e:	dc6e      	bgt.n	8007b7e <_dtoa_r+0x7ce>
 8007aa0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007aa2:	2a00      	cmp	r2, #0
 8007aa4:	d067      	beq.n	8007b76 <_dtoa_r+0x7c6>
 8007aa6:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8007aaa:	9f07      	ldr	r7, [sp, #28]
 8007aac:	9d05      	ldr	r5, [sp, #20]
 8007aae:	9a05      	ldr	r2, [sp, #20]
 8007ab0:	2101      	movs	r1, #1
 8007ab2:	441a      	add	r2, r3
 8007ab4:	4620      	mov	r0, r4
 8007ab6:	9205      	str	r2, [sp, #20]
 8007ab8:	4498      	add	r8, r3
 8007aba:	f001 f875 	bl	8008ba8 <__i2b>
 8007abe:	4606      	mov	r6, r0
 8007ac0:	2d00      	cmp	r5, #0
 8007ac2:	dd0c      	ble.n	8007ade <_dtoa_r+0x72e>
 8007ac4:	f1b8 0f00 	cmp.w	r8, #0
 8007ac8:	dd09      	ble.n	8007ade <_dtoa_r+0x72e>
 8007aca:	4545      	cmp	r5, r8
 8007acc:	9a05      	ldr	r2, [sp, #20]
 8007ace:	462b      	mov	r3, r5
 8007ad0:	bfa8      	it	ge
 8007ad2:	4643      	movge	r3, r8
 8007ad4:	1ad2      	subs	r2, r2, r3
 8007ad6:	9205      	str	r2, [sp, #20]
 8007ad8:	1aed      	subs	r5, r5, r3
 8007ada:	eba8 0803 	sub.w	r8, r8, r3
 8007ade:	9b07      	ldr	r3, [sp, #28]
 8007ae0:	b1eb      	cbz	r3, 8007b1e <_dtoa_r+0x76e>
 8007ae2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007ae4:	2b00      	cmp	r3, #0
 8007ae6:	d067      	beq.n	8007bb8 <_dtoa_r+0x808>
 8007ae8:	b18f      	cbz	r7, 8007b0e <_dtoa_r+0x75e>
 8007aea:	4631      	mov	r1, r6
 8007aec:	463a      	mov	r2, r7
 8007aee:	4620      	mov	r0, r4
 8007af0:	f001 f8fa 	bl	8008ce8 <__pow5mult>
 8007af4:	9a04      	ldr	r2, [sp, #16]
 8007af6:	4601      	mov	r1, r0
 8007af8:	4606      	mov	r6, r0
 8007afa:	4620      	mov	r0, r4
 8007afc:	f001 f85d 	bl	8008bba <__multiply>
 8007b00:	9904      	ldr	r1, [sp, #16]
 8007b02:	9008      	str	r0, [sp, #32]
 8007b04:	4620      	mov	r0, r4
 8007b06:	f000 ff71 	bl	80089ec <_Bfree>
 8007b0a:	9b08      	ldr	r3, [sp, #32]
 8007b0c:	9304      	str	r3, [sp, #16]
 8007b0e:	9b07      	ldr	r3, [sp, #28]
 8007b10:	1bda      	subs	r2, r3, r7
 8007b12:	d004      	beq.n	8007b1e <_dtoa_r+0x76e>
 8007b14:	9904      	ldr	r1, [sp, #16]
 8007b16:	4620      	mov	r0, r4
 8007b18:	f001 f8e6 	bl	8008ce8 <__pow5mult>
 8007b1c:	9004      	str	r0, [sp, #16]
 8007b1e:	2101      	movs	r1, #1
 8007b20:	4620      	mov	r0, r4
 8007b22:	f001 f841 	bl	8008ba8 <__i2b>
 8007b26:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007b28:	4607      	mov	r7, r0
 8007b2a:	2b00      	cmp	r3, #0
 8007b2c:	f000 81d0 	beq.w	8007ed0 <_dtoa_r+0xb20>
 8007b30:	461a      	mov	r2, r3
 8007b32:	4601      	mov	r1, r0
 8007b34:	4620      	mov	r0, r4
 8007b36:	f001 f8d7 	bl	8008ce8 <__pow5mult>
 8007b3a:	9b06      	ldr	r3, [sp, #24]
 8007b3c:	2b01      	cmp	r3, #1
 8007b3e:	4607      	mov	r7, r0
 8007b40:	dc40      	bgt.n	8007bc4 <_dtoa_r+0x814>
 8007b42:	9b00      	ldr	r3, [sp, #0]
 8007b44:	2b00      	cmp	r3, #0
 8007b46:	d139      	bne.n	8007bbc <_dtoa_r+0x80c>
 8007b48:	9b01      	ldr	r3, [sp, #4]
 8007b4a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007b4e:	2b00      	cmp	r3, #0
 8007b50:	d136      	bne.n	8007bc0 <_dtoa_r+0x810>
 8007b52:	9b01      	ldr	r3, [sp, #4]
 8007b54:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007b58:	0d1b      	lsrs	r3, r3, #20
 8007b5a:	051b      	lsls	r3, r3, #20
 8007b5c:	b12b      	cbz	r3, 8007b6a <_dtoa_r+0x7ba>
 8007b5e:	9b05      	ldr	r3, [sp, #20]
 8007b60:	3301      	adds	r3, #1
 8007b62:	9305      	str	r3, [sp, #20]
 8007b64:	f108 0801 	add.w	r8, r8, #1
 8007b68:	2301      	movs	r3, #1
 8007b6a:	9307      	str	r3, [sp, #28]
 8007b6c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007b6e:	2b00      	cmp	r3, #0
 8007b70:	d12a      	bne.n	8007bc8 <_dtoa_r+0x818>
 8007b72:	2001      	movs	r0, #1
 8007b74:	e030      	b.n	8007bd8 <_dtoa_r+0x828>
 8007b76:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007b78:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8007b7c:	e795      	b.n	8007aaa <_dtoa_r+0x6fa>
 8007b7e:	9b07      	ldr	r3, [sp, #28]
 8007b80:	f109 37ff 	add.w	r7, r9, #4294967295	; 0xffffffff
 8007b84:	42bb      	cmp	r3, r7
 8007b86:	bfbf      	itttt	lt
 8007b88:	9b07      	ldrlt	r3, [sp, #28]
 8007b8a:	9707      	strlt	r7, [sp, #28]
 8007b8c:	1afa      	sublt	r2, r7, r3
 8007b8e:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8007b90:	bfbb      	ittet	lt
 8007b92:	189b      	addlt	r3, r3, r2
 8007b94:	930e      	strlt	r3, [sp, #56]	; 0x38
 8007b96:	1bdf      	subge	r7, r3, r7
 8007b98:	2700      	movlt	r7, #0
 8007b9a:	f1b9 0f00 	cmp.w	r9, #0
 8007b9e:	bfb5      	itete	lt
 8007ba0:	9b05      	ldrlt	r3, [sp, #20]
 8007ba2:	9d05      	ldrge	r5, [sp, #20]
 8007ba4:	eba3 0509 	sublt.w	r5, r3, r9
 8007ba8:	464b      	movge	r3, r9
 8007baa:	bfb8      	it	lt
 8007bac:	2300      	movlt	r3, #0
 8007bae:	e77e      	b.n	8007aae <_dtoa_r+0x6fe>
 8007bb0:	9f07      	ldr	r7, [sp, #28]
 8007bb2:	9d05      	ldr	r5, [sp, #20]
 8007bb4:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8007bb6:	e783      	b.n	8007ac0 <_dtoa_r+0x710>
 8007bb8:	9a07      	ldr	r2, [sp, #28]
 8007bba:	e7ab      	b.n	8007b14 <_dtoa_r+0x764>
 8007bbc:	2300      	movs	r3, #0
 8007bbe:	e7d4      	b.n	8007b6a <_dtoa_r+0x7ba>
 8007bc0:	9b00      	ldr	r3, [sp, #0]
 8007bc2:	e7d2      	b.n	8007b6a <_dtoa_r+0x7ba>
 8007bc4:	2300      	movs	r3, #0
 8007bc6:	9307      	str	r3, [sp, #28]
 8007bc8:	693b      	ldr	r3, [r7, #16]
 8007bca:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 8007bce:	6918      	ldr	r0, [r3, #16]
 8007bd0:	f000 ff9c 	bl	8008b0c <__hi0bits>
 8007bd4:	f1c0 0020 	rsb	r0, r0, #32
 8007bd8:	4440      	add	r0, r8
 8007bda:	f010 001f 	ands.w	r0, r0, #31
 8007bde:	d047      	beq.n	8007c70 <_dtoa_r+0x8c0>
 8007be0:	f1c0 0320 	rsb	r3, r0, #32
 8007be4:	2b04      	cmp	r3, #4
 8007be6:	dd3b      	ble.n	8007c60 <_dtoa_r+0x8b0>
 8007be8:	9b05      	ldr	r3, [sp, #20]
 8007bea:	f1c0 001c 	rsb	r0, r0, #28
 8007bee:	4403      	add	r3, r0
 8007bf0:	9305      	str	r3, [sp, #20]
 8007bf2:	4405      	add	r5, r0
 8007bf4:	4480      	add	r8, r0
 8007bf6:	9b05      	ldr	r3, [sp, #20]
 8007bf8:	2b00      	cmp	r3, #0
 8007bfa:	dd05      	ble.n	8007c08 <_dtoa_r+0x858>
 8007bfc:	461a      	mov	r2, r3
 8007bfe:	9904      	ldr	r1, [sp, #16]
 8007c00:	4620      	mov	r0, r4
 8007c02:	f001 f8bf 	bl	8008d84 <__lshift>
 8007c06:	9004      	str	r0, [sp, #16]
 8007c08:	f1b8 0f00 	cmp.w	r8, #0
 8007c0c:	dd05      	ble.n	8007c1a <_dtoa_r+0x86a>
 8007c0e:	4639      	mov	r1, r7
 8007c10:	4642      	mov	r2, r8
 8007c12:	4620      	mov	r0, r4
 8007c14:	f001 f8b6 	bl	8008d84 <__lshift>
 8007c18:	4607      	mov	r7, r0
 8007c1a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007c1c:	b353      	cbz	r3, 8007c74 <_dtoa_r+0x8c4>
 8007c1e:	4639      	mov	r1, r7
 8007c20:	9804      	ldr	r0, [sp, #16]
 8007c22:	f001 f903 	bl	8008e2c <__mcmp>
 8007c26:	2800      	cmp	r0, #0
 8007c28:	da24      	bge.n	8007c74 <_dtoa_r+0x8c4>
 8007c2a:	2300      	movs	r3, #0
 8007c2c:	220a      	movs	r2, #10
 8007c2e:	9904      	ldr	r1, [sp, #16]
 8007c30:	4620      	mov	r0, r4
 8007c32:	f000 fef2 	bl	8008a1a <__multadd>
 8007c36:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007c38:	9004      	str	r0, [sp, #16]
 8007c3a:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8007c3e:	2b00      	cmp	r3, #0
 8007c40:	f000 814d 	beq.w	8007ede <_dtoa_r+0xb2e>
 8007c44:	2300      	movs	r3, #0
 8007c46:	4631      	mov	r1, r6
 8007c48:	220a      	movs	r2, #10
 8007c4a:	4620      	mov	r0, r4
 8007c4c:	f000 fee5 	bl	8008a1a <__multadd>
 8007c50:	9b02      	ldr	r3, [sp, #8]
 8007c52:	2b00      	cmp	r3, #0
 8007c54:	4606      	mov	r6, r0
 8007c56:	dc4f      	bgt.n	8007cf8 <_dtoa_r+0x948>
 8007c58:	9b06      	ldr	r3, [sp, #24]
 8007c5a:	2b02      	cmp	r3, #2
 8007c5c:	dd4c      	ble.n	8007cf8 <_dtoa_r+0x948>
 8007c5e:	e011      	b.n	8007c84 <_dtoa_r+0x8d4>
 8007c60:	d0c9      	beq.n	8007bf6 <_dtoa_r+0x846>
 8007c62:	9a05      	ldr	r2, [sp, #20]
 8007c64:	331c      	adds	r3, #28
 8007c66:	441a      	add	r2, r3
 8007c68:	9205      	str	r2, [sp, #20]
 8007c6a:	441d      	add	r5, r3
 8007c6c:	4498      	add	r8, r3
 8007c6e:	e7c2      	b.n	8007bf6 <_dtoa_r+0x846>
 8007c70:	4603      	mov	r3, r0
 8007c72:	e7f6      	b.n	8007c62 <_dtoa_r+0x8b2>
 8007c74:	f1b9 0f00 	cmp.w	r9, #0
 8007c78:	dc38      	bgt.n	8007cec <_dtoa_r+0x93c>
 8007c7a:	9b06      	ldr	r3, [sp, #24]
 8007c7c:	2b02      	cmp	r3, #2
 8007c7e:	dd35      	ble.n	8007cec <_dtoa_r+0x93c>
 8007c80:	f8cd 9008 	str.w	r9, [sp, #8]
 8007c84:	9b02      	ldr	r3, [sp, #8]
 8007c86:	b963      	cbnz	r3, 8007ca2 <_dtoa_r+0x8f2>
 8007c88:	4639      	mov	r1, r7
 8007c8a:	2205      	movs	r2, #5
 8007c8c:	4620      	mov	r0, r4
 8007c8e:	f000 fec4 	bl	8008a1a <__multadd>
 8007c92:	4601      	mov	r1, r0
 8007c94:	4607      	mov	r7, r0
 8007c96:	9804      	ldr	r0, [sp, #16]
 8007c98:	f001 f8c8 	bl	8008e2c <__mcmp>
 8007c9c:	2800      	cmp	r0, #0
 8007c9e:	f73f adcc 	bgt.w	800783a <_dtoa_r+0x48a>
 8007ca2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007ca4:	465d      	mov	r5, fp
 8007ca6:	ea6f 0a03 	mvn.w	sl, r3
 8007caa:	f04f 0900 	mov.w	r9, #0
 8007cae:	4639      	mov	r1, r7
 8007cb0:	4620      	mov	r0, r4
 8007cb2:	f000 fe9b 	bl	80089ec <_Bfree>
 8007cb6:	2e00      	cmp	r6, #0
 8007cb8:	f43f aeb7 	beq.w	8007a2a <_dtoa_r+0x67a>
 8007cbc:	f1b9 0f00 	cmp.w	r9, #0
 8007cc0:	d005      	beq.n	8007cce <_dtoa_r+0x91e>
 8007cc2:	45b1      	cmp	r9, r6
 8007cc4:	d003      	beq.n	8007cce <_dtoa_r+0x91e>
 8007cc6:	4649      	mov	r1, r9
 8007cc8:	4620      	mov	r0, r4
 8007cca:	f000 fe8f 	bl	80089ec <_Bfree>
 8007cce:	4631      	mov	r1, r6
 8007cd0:	4620      	mov	r0, r4
 8007cd2:	f000 fe8b 	bl	80089ec <_Bfree>
 8007cd6:	e6a8      	b.n	8007a2a <_dtoa_r+0x67a>
 8007cd8:	2700      	movs	r7, #0
 8007cda:	463e      	mov	r6, r7
 8007cdc:	e7e1      	b.n	8007ca2 <_dtoa_r+0x8f2>
 8007cde:	f8dd a020 	ldr.w	sl, [sp, #32]
 8007ce2:	463e      	mov	r6, r7
 8007ce4:	e5a9      	b.n	800783a <_dtoa_r+0x48a>
 8007ce6:	bf00      	nop
 8007ce8:	40240000 	.word	0x40240000
 8007cec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007cee:	f8cd 9008 	str.w	r9, [sp, #8]
 8007cf2:	2b00      	cmp	r3, #0
 8007cf4:	f000 80fa 	beq.w	8007eec <_dtoa_r+0xb3c>
 8007cf8:	2d00      	cmp	r5, #0
 8007cfa:	dd05      	ble.n	8007d08 <_dtoa_r+0x958>
 8007cfc:	4631      	mov	r1, r6
 8007cfe:	462a      	mov	r2, r5
 8007d00:	4620      	mov	r0, r4
 8007d02:	f001 f83f 	bl	8008d84 <__lshift>
 8007d06:	4606      	mov	r6, r0
 8007d08:	9b07      	ldr	r3, [sp, #28]
 8007d0a:	2b00      	cmp	r3, #0
 8007d0c:	d04c      	beq.n	8007da8 <_dtoa_r+0x9f8>
 8007d0e:	6871      	ldr	r1, [r6, #4]
 8007d10:	4620      	mov	r0, r4
 8007d12:	f000 fe37 	bl	8008984 <_Balloc>
 8007d16:	6932      	ldr	r2, [r6, #16]
 8007d18:	3202      	adds	r2, #2
 8007d1a:	4605      	mov	r5, r0
 8007d1c:	0092      	lsls	r2, r2, #2
 8007d1e:	f106 010c 	add.w	r1, r6, #12
 8007d22:	300c      	adds	r0, #12
 8007d24:	f7fd fc54 	bl	80055d0 <memcpy>
 8007d28:	2201      	movs	r2, #1
 8007d2a:	4629      	mov	r1, r5
 8007d2c:	4620      	mov	r0, r4
 8007d2e:	f001 f829 	bl	8008d84 <__lshift>
 8007d32:	9b00      	ldr	r3, [sp, #0]
 8007d34:	f8cd b014 	str.w	fp, [sp, #20]
 8007d38:	f003 0301 	and.w	r3, r3, #1
 8007d3c:	46b1      	mov	r9, r6
 8007d3e:	9307      	str	r3, [sp, #28]
 8007d40:	4606      	mov	r6, r0
 8007d42:	4639      	mov	r1, r7
 8007d44:	9804      	ldr	r0, [sp, #16]
 8007d46:	f7ff faa5 	bl	8007294 <quorem>
 8007d4a:	4649      	mov	r1, r9
 8007d4c:	4605      	mov	r5, r0
 8007d4e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8007d52:	9804      	ldr	r0, [sp, #16]
 8007d54:	f001 f86a 	bl	8008e2c <__mcmp>
 8007d58:	4632      	mov	r2, r6
 8007d5a:	9000      	str	r0, [sp, #0]
 8007d5c:	4639      	mov	r1, r7
 8007d5e:	4620      	mov	r0, r4
 8007d60:	f001 f87e 	bl	8008e60 <__mdiff>
 8007d64:	68c3      	ldr	r3, [r0, #12]
 8007d66:	4602      	mov	r2, r0
 8007d68:	bb03      	cbnz	r3, 8007dac <_dtoa_r+0x9fc>
 8007d6a:	4601      	mov	r1, r0
 8007d6c:	9008      	str	r0, [sp, #32]
 8007d6e:	9804      	ldr	r0, [sp, #16]
 8007d70:	f001 f85c 	bl	8008e2c <__mcmp>
 8007d74:	9a08      	ldr	r2, [sp, #32]
 8007d76:	4603      	mov	r3, r0
 8007d78:	4611      	mov	r1, r2
 8007d7a:	4620      	mov	r0, r4
 8007d7c:	9308      	str	r3, [sp, #32]
 8007d7e:	f000 fe35 	bl	80089ec <_Bfree>
 8007d82:	9b08      	ldr	r3, [sp, #32]
 8007d84:	b9a3      	cbnz	r3, 8007db0 <_dtoa_r+0xa00>
 8007d86:	9a06      	ldr	r2, [sp, #24]
 8007d88:	b992      	cbnz	r2, 8007db0 <_dtoa_r+0xa00>
 8007d8a:	9a07      	ldr	r2, [sp, #28]
 8007d8c:	b982      	cbnz	r2, 8007db0 <_dtoa_r+0xa00>
 8007d8e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8007d92:	d029      	beq.n	8007de8 <_dtoa_r+0xa38>
 8007d94:	9b00      	ldr	r3, [sp, #0]
 8007d96:	2b00      	cmp	r3, #0
 8007d98:	dd01      	ble.n	8007d9e <_dtoa_r+0x9ee>
 8007d9a:	f105 0831 	add.w	r8, r5, #49	; 0x31
 8007d9e:	9b05      	ldr	r3, [sp, #20]
 8007da0:	1c5d      	adds	r5, r3, #1
 8007da2:	f883 8000 	strb.w	r8, [r3]
 8007da6:	e782      	b.n	8007cae <_dtoa_r+0x8fe>
 8007da8:	4630      	mov	r0, r6
 8007daa:	e7c2      	b.n	8007d32 <_dtoa_r+0x982>
 8007dac:	2301      	movs	r3, #1
 8007dae:	e7e3      	b.n	8007d78 <_dtoa_r+0x9c8>
 8007db0:	9a00      	ldr	r2, [sp, #0]
 8007db2:	2a00      	cmp	r2, #0
 8007db4:	db04      	blt.n	8007dc0 <_dtoa_r+0xa10>
 8007db6:	d125      	bne.n	8007e04 <_dtoa_r+0xa54>
 8007db8:	9a06      	ldr	r2, [sp, #24]
 8007dba:	bb1a      	cbnz	r2, 8007e04 <_dtoa_r+0xa54>
 8007dbc:	9a07      	ldr	r2, [sp, #28]
 8007dbe:	bb0a      	cbnz	r2, 8007e04 <_dtoa_r+0xa54>
 8007dc0:	2b00      	cmp	r3, #0
 8007dc2:	ddec      	ble.n	8007d9e <_dtoa_r+0x9ee>
 8007dc4:	2201      	movs	r2, #1
 8007dc6:	9904      	ldr	r1, [sp, #16]
 8007dc8:	4620      	mov	r0, r4
 8007dca:	f000 ffdb 	bl	8008d84 <__lshift>
 8007dce:	4639      	mov	r1, r7
 8007dd0:	9004      	str	r0, [sp, #16]
 8007dd2:	f001 f82b 	bl	8008e2c <__mcmp>
 8007dd6:	2800      	cmp	r0, #0
 8007dd8:	dc03      	bgt.n	8007de2 <_dtoa_r+0xa32>
 8007dda:	d1e0      	bne.n	8007d9e <_dtoa_r+0x9ee>
 8007ddc:	f018 0f01 	tst.w	r8, #1
 8007de0:	d0dd      	beq.n	8007d9e <_dtoa_r+0x9ee>
 8007de2:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8007de6:	d1d8      	bne.n	8007d9a <_dtoa_r+0x9ea>
 8007de8:	9b05      	ldr	r3, [sp, #20]
 8007dea:	9a05      	ldr	r2, [sp, #20]
 8007dec:	1c5d      	adds	r5, r3, #1
 8007dee:	2339      	movs	r3, #57	; 0x39
 8007df0:	7013      	strb	r3, [r2, #0]
 8007df2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007df6:	2b39      	cmp	r3, #57	; 0x39
 8007df8:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 8007dfc:	d04f      	beq.n	8007e9e <_dtoa_r+0xaee>
 8007dfe:	3301      	adds	r3, #1
 8007e00:	7013      	strb	r3, [r2, #0]
 8007e02:	e754      	b.n	8007cae <_dtoa_r+0x8fe>
 8007e04:	9a05      	ldr	r2, [sp, #20]
 8007e06:	2b00      	cmp	r3, #0
 8007e08:	f102 0501 	add.w	r5, r2, #1
 8007e0c:	dd06      	ble.n	8007e1c <_dtoa_r+0xa6c>
 8007e0e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8007e12:	d0e9      	beq.n	8007de8 <_dtoa_r+0xa38>
 8007e14:	f108 0801 	add.w	r8, r8, #1
 8007e18:	9b05      	ldr	r3, [sp, #20]
 8007e1a:	e7c2      	b.n	8007da2 <_dtoa_r+0x9f2>
 8007e1c:	9a02      	ldr	r2, [sp, #8]
 8007e1e:	f805 8c01 	strb.w	r8, [r5, #-1]
 8007e22:	eba5 030b 	sub.w	r3, r5, fp
 8007e26:	4293      	cmp	r3, r2
 8007e28:	d021      	beq.n	8007e6e <_dtoa_r+0xabe>
 8007e2a:	2300      	movs	r3, #0
 8007e2c:	220a      	movs	r2, #10
 8007e2e:	9904      	ldr	r1, [sp, #16]
 8007e30:	4620      	mov	r0, r4
 8007e32:	f000 fdf2 	bl	8008a1a <__multadd>
 8007e36:	45b1      	cmp	r9, r6
 8007e38:	9004      	str	r0, [sp, #16]
 8007e3a:	f04f 0300 	mov.w	r3, #0
 8007e3e:	f04f 020a 	mov.w	r2, #10
 8007e42:	4649      	mov	r1, r9
 8007e44:	4620      	mov	r0, r4
 8007e46:	d105      	bne.n	8007e54 <_dtoa_r+0xaa4>
 8007e48:	f000 fde7 	bl	8008a1a <__multadd>
 8007e4c:	4681      	mov	r9, r0
 8007e4e:	4606      	mov	r6, r0
 8007e50:	9505      	str	r5, [sp, #20]
 8007e52:	e776      	b.n	8007d42 <_dtoa_r+0x992>
 8007e54:	f000 fde1 	bl	8008a1a <__multadd>
 8007e58:	4631      	mov	r1, r6
 8007e5a:	4681      	mov	r9, r0
 8007e5c:	2300      	movs	r3, #0
 8007e5e:	220a      	movs	r2, #10
 8007e60:	4620      	mov	r0, r4
 8007e62:	f000 fdda 	bl	8008a1a <__multadd>
 8007e66:	4606      	mov	r6, r0
 8007e68:	e7f2      	b.n	8007e50 <_dtoa_r+0xaa0>
 8007e6a:	f04f 0900 	mov.w	r9, #0
 8007e6e:	2201      	movs	r2, #1
 8007e70:	9904      	ldr	r1, [sp, #16]
 8007e72:	4620      	mov	r0, r4
 8007e74:	f000 ff86 	bl	8008d84 <__lshift>
 8007e78:	4639      	mov	r1, r7
 8007e7a:	9004      	str	r0, [sp, #16]
 8007e7c:	f000 ffd6 	bl	8008e2c <__mcmp>
 8007e80:	2800      	cmp	r0, #0
 8007e82:	dcb6      	bgt.n	8007df2 <_dtoa_r+0xa42>
 8007e84:	d102      	bne.n	8007e8c <_dtoa_r+0xadc>
 8007e86:	f018 0f01 	tst.w	r8, #1
 8007e8a:	d1b2      	bne.n	8007df2 <_dtoa_r+0xa42>
 8007e8c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007e90:	2b30      	cmp	r3, #48	; 0x30
 8007e92:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 8007e96:	f47f af0a 	bne.w	8007cae <_dtoa_r+0x8fe>
 8007e9a:	4615      	mov	r5, r2
 8007e9c:	e7f6      	b.n	8007e8c <_dtoa_r+0xadc>
 8007e9e:	4593      	cmp	fp, r2
 8007ea0:	d105      	bne.n	8007eae <_dtoa_r+0xafe>
 8007ea2:	2331      	movs	r3, #49	; 0x31
 8007ea4:	f10a 0a01 	add.w	sl, sl, #1
 8007ea8:	f88b 3000 	strb.w	r3, [fp]
 8007eac:	e6ff      	b.n	8007cae <_dtoa_r+0x8fe>
 8007eae:	4615      	mov	r5, r2
 8007eb0:	e79f      	b.n	8007df2 <_dtoa_r+0xa42>
 8007eb2:	f8df b064 	ldr.w	fp, [pc, #100]	; 8007f18 <_dtoa_r+0xb68>
 8007eb6:	e007      	b.n	8007ec8 <_dtoa_r+0xb18>
 8007eb8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007eba:	f8df b060 	ldr.w	fp, [pc, #96]	; 8007f1c <_dtoa_r+0xb6c>
 8007ebe:	b11b      	cbz	r3, 8007ec8 <_dtoa_r+0xb18>
 8007ec0:	f10b 0308 	add.w	r3, fp, #8
 8007ec4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8007ec6:	6013      	str	r3, [r2, #0]
 8007ec8:	4658      	mov	r0, fp
 8007eca:	b017      	add	sp, #92	; 0x5c
 8007ecc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ed0:	9b06      	ldr	r3, [sp, #24]
 8007ed2:	2b01      	cmp	r3, #1
 8007ed4:	f77f ae35 	ble.w	8007b42 <_dtoa_r+0x792>
 8007ed8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007eda:	9307      	str	r3, [sp, #28]
 8007edc:	e649      	b.n	8007b72 <_dtoa_r+0x7c2>
 8007ede:	9b02      	ldr	r3, [sp, #8]
 8007ee0:	2b00      	cmp	r3, #0
 8007ee2:	dc03      	bgt.n	8007eec <_dtoa_r+0xb3c>
 8007ee4:	9b06      	ldr	r3, [sp, #24]
 8007ee6:	2b02      	cmp	r3, #2
 8007ee8:	f73f aecc 	bgt.w	8007c84 <_dtoa_r+0x8d4>
 8007eec:	465d      	mov	r5, fp
 8007eee:	4639      	mov	r1, r7
 8007ef0:	9804      	ldr	r0, [sp, #16]
 8007ef2:	f7ff f9cf 	bl	8007294 <quorem>
 8007ef6:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8007efa:	f805 8b01 	strb.w	r8, [r5], #1
 8007efe:	9a02      	ldr	r2, [sp, #8]
 8007f00:	eba5 030b 	sub.w	r3, r5, fp
 8007f04:	429a      	cmp	r2, r3
 8007f06:	ddb0      	ble.n	8007e6a <_dtoa_r+0xaba>
 8007f08:	2300      	movs	r3, #0
 8007f0a:	220a      	movs	r2, #10
 8007f0c:	9904      	ldr	r1, [sp, #16]
 8007f0e:	4620      	mov	r0, r4
 8007f10:	f000 fd83 	bl	8008a1a <__multadd>
 8007f14:	9004      	str	r0, [sp, #16]
 8007f16:	e7ea      	b.n	8007eee <_dtoa_r+0xb3e>
 8007f18:	08009af4 	.word	0x08009af4
 8007f1c:	08009b70 	.word	0x08009b70

08007f20 <__sflush_r>:
 8007f20:	898a      	ldrh	r2, [r1, #12]
 8007f22:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007f26:	4605      	mov	r5, r0
 8007f28:	0710      	lsls	r0, r2, #28
 8007f2a:	460c      	mov	r4, r1
 8007f2c:	d458      	bmi.n	8007fe0 <__sflush_r+0xc0>
 8007f2e:	684b      	ldr	r3, [r1, #4]
 8007f30:	2b00      	cmp	r3, #0
 8007f32:	dc05      	bgt.n	8007f40 <__sflush_r+0x20>
 8007f34:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8007f36:	2b00      	cmp	r3, #0
 8007f38:	dc02      	bgt.n	8007f40 <__sflush_r+0x20>
 8007f3a:	2000      	movs	r0, #0
 8007f3c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007f40:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007f42:	2e00      	cmp	r6, #0
 8007f44:	d0f9      	beq.n	8007f3a <__sflush_r+0x1a>
 8007f46:	2300      	movs	r3, #0
 8007f48:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007f4c:	682f      	ldr	r7, [r5, #0]
 8007f4e:	6a21      	ldr	r1, [r4, #32]
 8007f50:	602b      	str	r3, [r5, #0]
 8007f52:	d032      	beq.n	8007fba <__sflush_r+0x9a>
 8007f54:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007f56:	89a3      	ldrh	r3, [r4, #12]
 8007f58:	075a      	lsls	r2, r3, #29
 8007f5a:	d505      	bpl.n	8007f68 <__sflush_r+0x48>
 8007f5c:	6863      	ldr	r3, [r4, #4]
 8007f5e:	1ac0      	subs	r0, r0, r3
 8007f60:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007f62:	b10b      	cbz	r3, 8007f68 <__sflush_r+0x48>
 8007f64:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007f66:	1ac0      	subs	r0, r0, r3
 8007f68:	2300      	movs	r3, #0
 8007f6a:	4602      	mov	r2, r0
 8007f6c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007f6e:	6a21      	ldr	r1, [r4, #32]
 8007f70:	4628      	mov	r0, r5
 8007f72:	47b0      	blx	r6
 8007f74:	1c43      	adds	r3, r0, #1
 8007f76:	89a3      	ldrh	r3, [r4, #12]
 8007f78:	d106      	bne.n	8007f88 <__sflush_r+0x68>
 8007f7a:	6829      	ldr	r1, [r5, #0]
 8007f7c:	291d      	cmp	r1, #29
 8007f7e:	d848      	bhi.n	8008012 <__sflush_r+0xf2>
 8007f80:	4a29      	ldr	r2, [pc, #164]	; (8008028 <__sflush_r+0x108>)
 8007f82:	40ca      	lsrs	r2, r1
 8007f84:	07d6      	lsls	r6, r2, #31
 8007f86:	d544      	bpl.n	8008012 <__sflush_r+0xf2>
 8007f88:	2200      	movs	r2, #0
 8007f8a:	6062      	str	r2, [r4, #4]
 8007f8c:	04d9      	lsls	r1, r3, #19
 8007f8e:	6922      	ldr	r2, [r4, #16]
 8007f90:	6022      	str	r2, [r4, #0]
 8007f92:	d504      	bpl.n	8007f9e <__sflush_r+0x7e>
 8007f94:	1c42      	adds	r2, r0, #1
 8007f96:	d101      	bne.n	8007f9c <__sflush_r+0x7c>
 8007f98:	682b      	ldr	r3, [r5, #0]
 8007f9a:	b903      	cbnz	r3, 8007f9e <__sflush_r+0x7e>
 8007f9c:	6560      	str	r0, [r4, #84]	; 0x54
 8007f9e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007fa0:	602f      	str	r7, [r5, #0]
 8007fa2:	2900      	cmp	r1, #0
 8007fa4:	d0c9      	beq.n	8007f3a <__sflush_r+0x1a>
 8007fa6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007faa:	4299      	cmp	r1, r3
 8007fac:	d002      	beq.n	8007fb4 <__sflush_r+0x94>
 8007fae:	4628      	mov	r0, r5
 8007fb0:	f001 f8f6 	bl	80091a0 <_free_r>
 8007fb4:	2000      	movs	r0, #0
 8007fb6:	6360      	str	r0, [r4, #52]	; 0x34
 8007fb8:	e7c0      	b.n	8007f3c <__sflush_r+0x1c>
 8007fba:	2301      	movs	r3, #1
 8007fbc:	4628      	mov	r0, r5
 8007fbe:	47b0      	blx	r6
 8007fc0:	1c41      	adds	r1, r0, #1
 8007fc2:	d1c8      	bne.n	8007f56 <__sflush_r+0x36>
 8007fc4:	682b      	ldr	r3, [r5, #0]
 8007fc6:	2b00      	cmp	r3, #0
 8007fc8:	d0c5      	beq.n	8007f56 <__sflush_r+0x36>
 8007fca:	2b1d      	cmp	r3, #29
 8007fcc:	d001      	beq.n	8007fd2 <__sflush_r+0xb2>
 8007fce:	2b16      	cmp	r3, #22
 8007fd0:	d101      	bne.n	8007fd6 <__sflush_r+0xb6>
 8007fd2:	602f      	str	r7, [r5, #0]
 8007fd4:	e7b1      	b.n	8007f3a <__sflush_r+0x1a>
 8007fd6:	89a3      	ldrh	r3, [r4, #12]
 8007fd8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007fdc:	81a3      	strh	r3, [r4, #12]
 8007fde:	e7ad      	b.n	8007f3c <__sflush_r+0x1c>
 8007fe0:	690f      	ldr	r7, [r1, #16]
 8007fe2:	2f00      	cmp	r7, #0
 8007fe4:	d0a9      	beq.n	8007f3a <__sflush_r+0x1a>
 8007fe6:	0793      	lsls	r3, r2, #30
 8007fe8:	680e      	ldr	r6, [r1, #0]
 8007fea:	bf08      	it	eq
 8007fec:	694b      	ldreq	r3, [r1, #20]
 8007fee:	600f      	str	r7, [r1, #0]
 8007ff0:	bf18      	it	ne
 8007ff2:	2300      	movne	r3, #0
 8007ff4:	eba6 0807 	sub.w	r8, r6, r7
 8007ff8:	608b      	str	r3, [r1, #8]
 8007ffa:	f1b8 0f00 	cmp.w	r8, #0
 8007ffe:	dd9c      	ble.n	8007f3a <__sflush_r+0x1a>
 8008000:	4643      	mov	r3, r8
 8008002:	463a      	mov	r2, r7
 8008004:	6a21      	ldr	r1, [r4, #32]
 8008006:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008008:	4628      	mov	r0, r5
 800800a:	47b0      	blx	r6
 800800c:	2800      	cmp	r0, #0
 800800e:	dc06      	bgt.n	800801e <__sflush_r+0xfe>
 8008010:	89a3      	ldrh	r3, [r4, #12]
 8008012:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008016:	81a3      	strh	r3, [r4, #12]
 8008018:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800801c:	e78e      	b.n	8007f3c <__sflush_r+0x1c>
 800801e:	4407      	add	r7, r0
 8008020:	eba8 0800 	sub.w	r8, r8, r0
 8008024:	e7e9      	b.n	8007ffa <__sflush_r+0xda>
 8008026:	bf00      	nop
 8008028:	20400001 	.word	0x20400001

0800802c <_fflush_r>:
 800802c:	b538      	push	{r3, r4, r5, lr}
 800802e:	690b      	ldr	r3, [r1, #16]
 8008030:	4605      	mov	r5, r0
 8008032:	460c      	mov	r4, r1
 8008034:	b1db      	cbz	r3, 800806e <_fflush_r+0x42>
 8008036:	b118      	cbz	r0, 8008040 <_fflush_r+0x14>
 8008038:	6983      	ldr	r3, [r0, #24]
 800803a:	b90b      	cbnz	r3, 8008040 <_fflush_r+0x14>
 800803c:	f000 f860 	bl	8008100 <__sinit>
 8008040:	4b0c      	ldr	r3, [pc, #48]	; (8008074 <_fflush_r+0x48>)
 8008042:	429c      	cmp	r4, r3
 8008044:	d109      	bne.n	800805a <_fflush_r+0x2e>
 8008046:	686c      	ldr	r4, [r5, #4]
 8008048:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800804c:	b17b      	cbz	r3, 800806e <_fflush_r+0x42>
 800804e:	4621      	mov	r1, r4
 8008050:	4628      	mov	r0, r5
 8008052:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008056:	f7ff bf63 	b.w	8007f20 <__sflush_r>
 800805a:	4b07      	ldr	r3, [pc, #28]	; (8008078 <_fflush_r+0x4c>)
 800805c:	429c      	cmp	r4, r3
 800805e:	d101      	bne.n	8008064 <_fflush_r+0x38>
 8008060:	68ac      	ldr	r4, [r5, #8]
 8008062:	e7f1      	b.n	8008048 <_fflush_r+0x1c>
 8008064:	4b05      	ldr	r3, [pc, #20]	; (800807c <_fflush_r+0x50>)
 8008066:	429c      	cmp	r4, r3
 8008068:	bf08      	it	eq
 800806a:	68ec      	ldreq	r4, [r5, #12]
 800806c:	e7ec      	b.n	8008048 <_fflush_r+0x1c>
 800806e:	2000      	movs	r0, #0
 8008070:	bd38      	pop	{r3, r4, r5, pc}
 8008072:	bf00      	nop
 8008074:	08009ba0 	.word	0x08009ba0
 8008078:	08009bc0 	.word	0x08009bc0
 800807c:	08009b80 	.word	0x08009b80

08008080 <std>:
 8008080:	2300      	movs	r3, #0
 8008082:	b510      	push	{r4, lr}
 8008084:	4604      	mov	r4, r0
 8008086:	e9c0 3300 	strd	r3, r3, [r0]
 800808a:	6083      	str	r3, [r0, #8]
 800808c:	8181      	strh	r1, [r0, #12]
 800808e:	6643      	str	r3, [r0, #100]	; 0x64
 8008090:	81c2      	strh	r2, [r0, #14]
 8008092:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008096:	6183      	str	r3, [r0, #24]
 8008098:	4619      	mov	r1, r3
 800809a:	2208      	movs	r2, #8
 800809c:	305c      	adds	r0, #92	; 0x5c
 800809e:	f7fd faa2 	bl	80055e6 <memset>
 80080a2:	4b05      	ldr	r3, [pc, #20]	; (80080b8 <std+0x38>)
 80080a4:	6263      	str	r3, [r4, #36]	; 0x24
 80080a6:	4b05      	ldr	r3, [pc, #20]	; (80080bc <std+0x3c>)
 80080a8:	62a3      	str	r3, [r4, #40]	; 0x28
 80080aa:	4b05      	ldr	r3, [pc, #20]	; (80080c0 <std+0x40>)
 80080ac:	62e3      	str	r3, [r4, #44]	; 0x2c
 80080ae:	4b05      	ldr	r3, [pc, #20]	; (80080c4 <std+0x44>)
 80080b0:	6224      	str	r4, [r4, #32]
 80080b2:	6323      	str	r3, [r4, #48]	; 0x30
 80080b4:	bd10      	pop	{r4, pc}
 80080b6:	bf00      	nop
 80080b8:	08009835 	.word	0x08009835
 80080bc:	08009857 	.word	0x08009857
 80080c0:	0800988f 	.word	0x0800988f
 80080c4:	080098b3 	.word	0x080098b3

080080c8 <_cleanup_r>:
 80080c8:	4901      	ldr	r1, [pc, #4]	; (80080d0 <_cleanup_r+0x8>)
 80080ca:	f000 b885 	b.w	80081d8 <_fwalk_reent>
 80080ce:	bf00      	nop
 80080d0:	0800802d 	.word	0x0800802d

080080d4 <__sfmoreglue>:
 80080d4:	b570      	push	{r4, r5, r6, lr}
 80080d6:	1e4a      	subs	r2, r1, #1
 80080d8:	2568      	movs	r5, #104	; 0x68
 80080da:	4355      	muls	r5, r2
 80080dc:	460e      	mov	r6, r1
 80080de:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80080e2:	f001 f8ab 	bl	800923c <_malloc_r>
 80080e6:	4604      	mov	r4, r0
 80080e8:	b140      	cbz	r0, 80080fc <__sfmoreglue+0x28>
 80080ea:	2100      	movs	r1, #0
 80080ec:	e9c0 1600 	strd	r1, r6, [r0]
 80080f0:	300c      	adds	r0, #12
 80080f2:	60a0      	str	r0, [r4, #8]
 80080f4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80080f8:	f7fd fa75 	bl	80055e6 <memset>
 80080fc:	4620      	mov	r0, r4
 80080fe:	bd70      	pop	{r4, r5, r6, pc}

08008100 <__sinit>:
 8008100:	6983      	ldr	r3, [r0, #24]
 8008102:	b510      	push	{r4, lr}
 8008104:	4604      	mov	r4, r0
 8008106:	bb33      	cbnz	r3, 8008156 <__sinit+0x56>
 8008108:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 800810c:	6503      	str	r3, [r0, #80]	; 0x50
 800810e:	4b12      	ldr	r3, [pc, #72]	; (8008158 <__sinit+0x58>)
 8008110:	4a12      	ldr	r2, [pc, #72]	; (800815c <__sinit+0x5c>)
 8008112:	681b      	ldr	r3, [r3, #0]
 8008114:	6282      	str	r2, [r0, #40]	; 0x28
 8008116:	4298      	cmp	r0, r3
 8008118:	bf04      	itt	eq
 800811a:	2301      	moveq	r3, #1
 800811c:	6183      	streq	r3, [r0, #24]
 800811e:	f000 f81f 	bl	8008160 <__sfp>
 8008122:	6060      	str	r0, [r4, #4]
 8008124:	4620      	mov	r0, r4
 8008126:	f000 f81b 	bl	8008160 <__sfp>
 800812a:	60a0      	str	r0, [r4, #8]
 800812c:	4620      	mov	r0, r4
 800812e:	f000 f817 	bl	8008160 <__sfp>
 8008132:	2200      	movs	r2, #0
 8008134:	60e0      	str	r0, [r4, #12]
 8008136:	2104      	movs	r1, #4
 8008138:	6860      	ldr	r0, [r4, #4]
 800813a:	f7ff ffa1 	bl	8008080 <std>
 800813e:	2201      	movs	r2, #1
 8008140:	2109      	movs	r1, #9
 8008142:	68a0      	ldr	r0, [r4, #8]
 8008144:	f7ff ff9c 	bl	8008080 <std>
 8008148:	2202      	movs	r2, #2
 800814a:	2112      	movs	r1, #18
 800814c:	68e0      	ldr	r0, [r4, #12]
 800814e:	f7ff ff97 	bl	8008080 <std>
 8008152:	2301      	movs	r3, #1
 8008154:	61a3      	str	r3, [r4, #24]
 8008156:	bd10      	pop	{r4, pc}
 8008158:	08009ae0 	.word	0x08009ae0
 800815c:	080080c9 	.word	0x080080c9

08008160 <__sfp>:
 8008160:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008162:	4b1b      	ldr	r3, [pc, #108]	; (80081d0 <__sfp+0x70>)
 8008164:	681e      	ldr	r6, [r3, #0]
 8008166:	69b3      	ldr	r3, [r6, #24]
 8008168:	4607      	mov	r7, r0
 800816a:	b913      	cbnz	r3, 8008172 <__sfp+0x12>
 800816c:	4630      	mov	r0, r6
 800816e:	f7ff ffc7 	bl	8008100 <__sinit>
 8008172:	3648      	adds	r6, #72	; 0x48
 8008174:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8008178:	3b01      	subs	r3, #1
 800817a:	d503      	bpl.n	8008184 <__sfp+0x24>
 800817c:	6833      	ldr	r3, [r6, #0]
 800817e:	b133      	cbz	r3, 800818e <__sfp+0x2e>
 8008180:	6836      	ldr	r6, [r6, #0]
 8008182:	e7f7      	b.n	8008174 <__sfp+0x14>
 8008184:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8008188:	b16d      	cbz	r5, 80081a6 <__sfp+0x46>
 800818a:	3468      	adds	r4, #104	; 0x68
 800818c:	e7f4      	b.n	8008178 <__sfp+0x18>
 800818e:	2104      	movs	r1, #4
 8008190:	4638      	mov	r0, r7
 8008192:	f7ff ff9f 	bl	80080d4 <__sfmoreglue>
 8008196:	6030      	str	r0, [r6, #0]
 8008198:	2800      	cmp	r0, #0
 800819a:	d1f1      	bne.n	8008180 <__sfp+0x20>
 800819c:	230c      	movs	r3, #12
 800819e:	603b      	str	r3, [r7, #0]
 80081a0:	4604      	mov	r4, r0
 80081a2:	4620      	mov	r0, r4
 80081a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80081a6:	4b0b      	ldr	r3, [pc, #44]	; (80081d4 <__sfp+0x74>)
 80081a8:	6665      	str	r5, [r4, #100]	; 0x64
 80081aa:	e9c4 5500 	strd	r5, r5, [r4]
 80081ae:	60a5      	str	r5, [r4, #8]
 80081b0:	e9c4 3503 	strd	r3, r5, [r4, #12]
 80081b4:	e9c4 5505 	strd	r5, r5, [r4, #20]
 80081b8:	2208      	movs	r2, #8
 80081ba:	4629      	mov	r1, r5
 80081bc:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80081c0:	f7fd fa11 	bl	80055e6 <memset>
 80081c4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80081c8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80081cc:	e7e9      	b.n	80081a2 <__sfp+0x42>
 80081ce:	bf00      	nop
 80081d0:	08009ae0 	.word	0x08009ae0
 80081d4:	ffff0001 	.word	0xffff0001

080081d8 <_fwalk_reent>:
 80081d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80081dc:	4680      	mov	r8, r0
 80081de:	4689      	mov	r9, r1
 80081e0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80081e4:	2600      	movs	r6, #0
 80081e6:	b914      	cbnz	r4, 80081ee <_fwalk_reent+0x16>
 80081e8:	4630      	mov	r0, r6
 80081ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80081ee:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 80081f2:	3f01      	subs	r7, #1
 80081f4:	d501      	bpl.n	80081fa <_fwalk_reent+0x22>
 80081f6:	6824      	ldr	r4, [r4, #0]
 80081f8:	e7f5      	b.n	80081e6 <_fwalk_reent+0xe>
 80081fa:	89ab      	ldrh	r3, [r5, #12]
 80081fc:	2b01      	cmp	r3, #1
 80081fe:	d907      	bls.n	8008210 <_fwalk_reent+0x38>
 8008200:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008204:	3301      	adds	r3, #1
 8008206:	d003      	beq.n	8008210 <_fwalk_reent+0x38>
 8008208:	4629      	mov	r1, r5
 800820a:	4640      	mov	r0, r8
 800820c:	47c8      	blx	r9
 800820e:	4306      	orrs	r6, r0
 8008210:	3568      	adds	r5, #104	; 0x68
 8008212:	e7ee      	b.n	80081f2 <_fwalk_reent+0x1a>

08008214 <rshift>:
 8008214:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008216:	6906      	ldr	r6, [r0, #16]
 8008218:	114b      	asrs	r3, r1, #5
 800821a:	429e      	cmp	r6, r3
 800821c:	f100 0414 	add.w	r4, r0, #20
 8008220:	dd30      	ble.n	8008284 <rshift+0x70>
 8008222:	f011 011f 	ands.w	r1, r1, #31
 8008226:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 800822a:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 800822e:	d108      	bne.n	8008242 <rshift+0x2e>
 8008230:	4621      	mov	r1, r4
 8008232:	42b2      	cmp	r2, r6
 8008234:	460b      	mov	r3, r1
 8008236:	d211      	bcs.n	800825c <rshift+0x48>
 8008238:	f852 3b04 	ldr.w	r3, [r2], #4
 800823c:	f841 3b04 	str.w	r3, [r1], #4
 8008240:	e7f7      	b.n	8008232 <rshift+0x1e>
 8008242:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 8008246:	f1c1 0c20 	rsb	ip, r1, #32
 800824a:	40cd      	lsrs	r5, r1
 800824c:	3204      	adds	r2, #4
 800824e:	4623      	mov	r3, r4
 8008250:	42b2      	cmp	r2, r6
 8008252:	4617      	mov	r7, r2
 8008254:	d30c      	bcc.n	8008270 <rshift+0x5c>
 8008256:	601d      	str	r5, [r3, #0]
 8008258:	b105      	cbz	r5, 800825c <rshift+0x48>
 800825a:	3304      	adds	r3, #4
 800825c:	1b1a      	subs	r2, r3, r4
 800825e:	42a3      	cmp	r3, r4
 8008260:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8008264:	bf08      	it	eq
 8008266:	2300      	moveq	r3, #0
 8008268:	6102      	str	r2, [r0, #16]
 800826a:	bf08      	it	eq
 800826c:	6143      	streq	r3, [r0, #20]
 800826e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008270:	683f      	ldr	r7, [r7, #0]
 8008272:	fa07 f70c 	lsl.w	r7, r7, ip
 8008276:	433d      	orrs	r5, r7
 8008278:	f843 5b04 	str.w	r5, [r3], #4
 800827c:	f852 5b04 	ldr.w	r5, [r2], #4
 8008280:	40cd      	lsrs	r5, r1
 8008282:	e7e5      	b.n	8008250 <rshift+0x3c>
 8008284:	4623      	mov	r3, r4
 8008286:	e7e9      	b.n	800825c <rshift+0x48>

08008288 <__hexdig_fun>:
 8008288:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800828c:	2b09      	cmp	r3, #9
 800828e:	d802      	bhi.n	8008296 <__hexdig_fun+0xe>
 8008290:	3820      	subs	r0, #32
 8008292:	b2c0      	uxtb	r0, r0
 8008294:	4770      	bx	lr
 8008296:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800829a:	2b05      	cmp	r3, #5
 800829c:	d801      	bhi.n	80082a2 <__hexdig_fun+0x1a>
 800829e:	3847      	subs	r0, #71	; 0x47
 80082a0:	e7f7      	b.n	8008292 <__hexdig_fun+0xa>
 80082a2:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 80082a6:	2b05      	cmp	r3, #5
 80082a8:	d801      	bhi.n	80082ae <__hexdig_fun+0x26>
 80082aa:	3827      	subs	r0, #39	; 0x27
 80082ac:	e7f1      	b.n	8008292 <__hexdig_fun+0xa>
 80082ae:	2000      	movs	r0, #0
 80082b0:	4770      	bx	lr

080082b2 <__gethex>:
 80082b2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80082b6:	b08b      	sub	sp, #44	; 0x2c
 80082b8:	468a      	mov	sl, r1
 80082ba:	9002      	str	r0, [sp, #8]
 80082bc:	9816      	ldr	r0, [sp, #88]	; 0x58
 80082be:	9306      	str	r3, [sp, #24]
 80082c0:	4690      	mov	r8, r2
 80082c2:	f000 fad0 	bl	8008866 <__localeconv_l>
 80082c6:	6803      	ldr	r3, [r0, #0]
 80082c8:	9303      	str	r3, [sp, #12]
 80082ca:	4618      	mov	r0, r3
 80082cc:	f7f7 ff80 	bl	80001d0 <strlen>
 80082d0:	9b03      	ldr	r3, [sp, #12]
 80082d2:	9001      	str	r0, [sp, #4]
 80082d4:	4403      	add	r3, r0
 80082d6:	f04f 0b00 	mov.w	fp, #0
 80082da:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 80082de:	9307      	str	r3, [sp, #28]
 80082e0:	f8da 3000 	ldr.w	r3, [sl]
 80082e4:	3302      	adds	r3, #2
 80082e6:	461f      	mov	r7, r3
 80082e8:	f813 0b01 	ldrb.w	r0, [r3], #1
 80082ec:	2830      	cmp	r0, #48	; 0x30
 80082ee:	d06c      	beq.n	80083ca <__gethex+0x118>
 80082f0:	f7ff ffca 	bl	8008288 <__hexdig_fun>
 80082f4:	4604      	mov	r4, r0
 80082f6:	2800      	cmp	r0, #0
 80082f8:	d16a      	bne.n	80083d0 <__gethex+0x11e>
 80082fa:	9a01      	ldr	r2, [sp, #4]
 80082fc:	9903      	ldr	r1, [sp, #12]
 80082fe:	4638      	mov	r0, r7
 8008300:	f001 fadb 	bl	80098ba <strncmp>
 8008304:	2800      	cmp	r0, #0
 8008306:	d166      	bne.n	80083d6 <__gethex+0x124>
 8008308:	9b01      	ldr	r3, [sp, #4]
 800830a:	5cf8      	ldrb	r0, [r7, r3]
 800830c:	18fe      	adds	r6, r7, r3
 800830e:	f7ff ffbb 	bl	8008288 <__hexdig_fun>
 8008312:	2800      	cmp	r0, #0
 8008314:	d062      	beq.n	80083dc <__gethex+0x12a>
 8008316:	4633      	mov	r3, r6
 8008318:	7818      	ldrb	r0, [r3, #0]
 800831a:	2830      	cmp	r0, #48	; 0x30
 800831c:	461f      	mov	r7, r3
 800831e:	f103 0301 	add.w	r3, r3, #1
 8008322:	d0f9      	beq.n	8008318 <__gethex+0x66>
 8008324:	f7ff ffb0 	bl	8008288 <__hexdig_fun>
 8008328:	fab0 f580 	clz	r5, r0
 800832c:	096d      	lsrs	r5, r5, #5
 800832e:	4634      	mov	r4, r6
 8008330:	f04f 0b01 	mov.w	fp, #1
 8008334:	463a      	mov	r2, r7
 8008336:	4616      	mov	r6, r2
 8008338:	3201      	adds	r2, #1
 800833a:	7830      	ldrb	r0, [r6, #0]
 800833c:	f7ff ffa4 	bl	8008288 <__hexdig_fun>
 8008340:	2800      	cmp	r0, #0
 8008342:	d1f8      	bne.n	8008336 <__gethex+0x84>
 8008344:	9a01      	ldr	r2, [sp, #4]
 8008346:	9903      	ldr	r1, [sp, #12]
 8008348:	4630      	mov	r0, r6
 800834a:	f001 fab6 	bl	80098ba <strncmp>
 800834e:	b950      	cbnz	r0, 8008366 <__gethex+0xb4>
 8008350:	b954      	cbnz	r4, 8008368 <__gethex+0xb6>
 8008352:	9b01      	ldr	r3, [sp, #4]
 8008354:	18f4      	adds	r4, r6, r3
 8008356:	4622      	mov	r2, r4
 8008358:	4616      	mov	r6, r2
 800835a:	3201      	adds	r2, #1
 800835c:	7830      	ldrb	r0, [r6, #0]
 800835e:	f7ff ff93 	bl	8008288 <__hexdig_fun>
 8008362:	2800      	cmp	r0, #0
 8008364:	d1f8      	bne.n	8008358 <__gethex+0xa6>
 8008366:	b10c      	cbz	r4, 800836c <__gethex+0xba>
 8008368:	1ba4      	subs	r4, r4, r6
 800836a:	00a4      	lsls	r4, r4, #2
 800836c:	7833      	ldrb	r3, [r6, #0]
 800836e:	2b50      	cmp	r3, #80	; 0x50
 8008370:	d001      	beq.n	8008376 <__gethex+0xc4>
 8008372:	2b70      	cmp	r3, #112	; 0x70
 8008374:	d140      	bne.n	80083f8 <__gethex+0x146>
 8008376:	7873      	ldrb	r3, [r6, #1]
 8008378:	2b2b      	cmp	r3, #43	; 0x2b
 800837a:	d031      	beq.n	80083e0 <__gethex+0x12e>
 800837c:	2b2d      	cmp	r3, #45	; 0x2d
 800837e:	d033      	beq.n	80083e8 <__gethex+0x136>
 8008380:	1c71      	adds	r1, r6, #1
 8008382:	f04f 0900 	mov.w	r9, #0
 8008386:	7808      	ldrb	r0, [r1, #0]
 8008388:	f7ff ff7e 	bl	8008288 <__hexdig_fun>
 800838c:	1e43      	subs	r3, r0, #1
 800838e:	b2db      	uxtb	r3, r3
 8008390:	2b18      	cmp	r3, #24
 8008392:	d831      	bhi.n	80083f8 <__gethex+0x146>
 8008394:	f1a0 0210 	sub.w	r2, r0, #16
 8008398:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800839c:	f7ff ff74 	bl	8008288 <__hexdig_fun>
 80083a0:	1e43      	subs	r3, r0, #1
 80083a2:	b2db      	uxtb	r3, r3
 80083a4:	2b18      	cmp	r3, #24
 80083a6:	d922      	bls.n	80083ee <__gethex+0x13c>
 80083a8:	f1b9 0f00 	cmp.w	r9, #0
 80083ac:	d000      	beq.n	80083b0 <__gethex+0xfe>
 80083ae:	4252      	negs	r2, r2
 80083b0:	4414      	add	r4, r2
 80083b2:	f8ca 1000 	str.w	r1, [sl]
 80083b6:	b30d      	cbz	r5, 80083fc <__gethex+0x14a>
 80083b8:	f1bb 0f00 	cmp.w	fp, #0
 80083bc:	bf0c      	ite	eq
 80083be:	2706      	moveq	r7, #6
 80083c0:	2700      	movne	r7, #0
 80083c2:	4638      	mov	r0, r7
 80083c4:	b00b      	add	sp, #44	; 0x2c
 80083c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80083ca:	f10b 0b01 	add.w	fp, fp, #1
 80083ce:	e78a      	b.n	80082e6 <__gethex+0x34>
 80083d0:	2500      	movs	r5, #0
 80083d2:	462c      	mov	r4, r5
 80083d4:	e7ae      	b.n	8008334 <__gethex+0x82>
 80083d6:	463e      	mov	r6, r7
 80083d8:	2501      	movs	r5, #1
 80083da:	e7c7      	b.n	800836c <__gethex+0xba>
 80083dc:	4604      	mov	r4, r0
 80083de:	e7fb      	b.n	80083d8 <__gethex+0x126>
 80083e0:	f04f 0900 	mov.w	r9, #0
 80083e4:	1cb1      	adds	r1, r6, #2
 80083e6:	e7ce      	b.n	8008386 <__gethex+0xd4>
 80083e8:	f04f 0901 	mov.w	r9, #1
 80083ec:	e7fa      	b.n	80083e4 <__gethex+0x132>
 80083ee:	230a      	movs	r3, #10
 80083f0:	fb03 0202 	mla	r2, r3, r2, r0
 80083f4:	3a10      	subs	r2, #16
 80083f6:	e7cf      	b.n	8008398 <__gethex+0xe6>
 80083f8:	4631      	mov	r1, r6
 80083fa:	e7da      	b.n	80083b2 <__gethex+0x100>
 80083fc:	1bf3      	subs	r3, r6, r7
 80083fe:	3b01      	subs	r3, #1
 8008400:	4629      	mov	r1, r5
 8008402:	2b07      	cmp	r3, #7
 8008404:	dc49      	bgt.n	800849a <__gethex+0x1e8>
 8008406:	9802      	ldr	r0, [sp, #8]
 8008408:	f000 fabc 	bl	8008984 <_Balloc>
 800840c:	9b01      	ldr	r3, [sp, #4]
 800840e:	f100 0914 	add.w	r9, r0, #20
 8008412:	f04f 0b00 	mov.w	fp, #0
 8008416:	f1c3 0301 	rsb	r3, r3, #1
 800841a:	4605      	mov	r5, r0
 800841c:	f8cd 9010 	str.w	r9, [sp, #16]
 8008420:	46da      	mov	sl, fp
 8008422:	9308      	str	r3, [sp, #32]
 8008424:	42b7      	cmp	r7, r6
 8008426:	d33b      	bcc.n	80084a0 <__gethex+0x1ee>
 8008428:	9804      	ldr	r0, [sp, #16]
 800842a:	f840 ab04 	str.w	sl, [r0], #4
 800842e:	eba0 0009 	sub.w	r0, r0, r9
 8008432:	1080      	asrs	r0, r0, #2
 8008434:	6128      	str	r0, [r5, #16]
 8008436:	0147      	lsls	r7, r0, #5
 8008438:	4650      	mov	r0, sl
 800843a:	f000 fb67 	bl	8008b0c <__hi0bits>
 800843e:	f8d8 6000 	ldr.w	r6, [r8]
 8008442:	1a3f      	subs	r7, r7, r0
 8008444:	42b7      	cmp	r7, r6
 8008446:	dd64      	ble.n	8008512 <__gethex+0x260>
 8008448:	1bbf      	subs	r7, r7, r6
 800844a:	4639      	mov	r1, r7
 800844c:	4628      	mov	r0, r5
 800844e:	f000 fe77 	bl	8009140 <__any_on>
 8008452:	4682      	mov	sl, r0
 8008454:	b178      	cbz	r0, 8008476 <__gethex+0x1c4>
 8008456:	1e7b      	subs	r3, r7, #1
 8008458:	1159      	asrs	r1, r3, #5
 800845a:	f003 021f 	and.w	r2, r3, #31
 800845e:	f04f 0a01 	mov.w	sl, #1
 8008462:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8008466:	fa0a f202 	lsl.w	r2, sl, r2
 800846a:	420a      	tst	r2, r1
 800846c:	d003      	beq.n	8008476 <__gethex+0x1c4>
 800846e:	4553      	cmp	r3, sl
 8008470:	dc46      	bgt.n	8008500 <__gethex+0x24e>
 8008472:	f04f 0a02 	mov.w	sl, #2
 8008476:	4639      	mov	r1, r7
 8008478:	4628      	mov	r0, r5
 800847a:	f7ff fecb 	bl	8008214 <rshift>
 800847e:	443c      	add	r4, r7
 8008480:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008484:	42a3      	cmp	r3, r4
 8008486:	da52      	bge.n	800852e <__gethex+0x27c>
 8008488:	4629      	mov	r1, r5
 800848a:	9802      	ldr	r0, [sp, #8]
 800848c:	f000 faae 	bl	80089ec <_Bfree>
 8008490:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8008492:	2300      	movs	r3, #0
 8008494:	6013      	str	r3, [r2, #0]
 8008496:	27a3      	movs	r7, #163	; 0xa3
 8008498:	e793      	b.n	80083c2 <__gethex+0x110>
 800849a:	3101      	adds	r1, #1
 800849c:	105b      	asrs	r3, r3, #1
 800849e:	e7b0      	b.n	8008402 <__gethex+0x150>
 80084a0:	1e73      	subs	r3, r6, #1
 80084a2:	9305      	str	r3, [sp, #20]
 80084a4:	9a07      	ldr	r2, [sp, #28]
 80084a6:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80084aa:	4293      	cmp	r3, r2
 80084ac:	d018      	beq.n	80084e0 <__gethex+0x22e>
 80084ae:	f1bb 0f20 	cmp.w	fp, #32
 80084b2:	d107      	bne.n	80084c4 <__gethex+0x212>
 80084b4:	9b04      	ldr	r3, [sp, #16]
 80084b6:	f8c3 a000 	str.w	sl, [r3]
 80084ba:	3304      	adds	r3, #4
 80084bc:	f04f 0a00 	mov.w	sl, #0
 80084c0:	9304      	str	r3, [sp, #16]
 80084c2:	46d3      	mov	fp, sl
 80084c4:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 80084c8:	f7ff fede 	bl	8008288 <__hexdig_fun>
 80084cc:	f000 000f 	and.w	r0, r0, #15
 80084d0:	fa00 f00b 	lsl.w	r0, r0, fp
 80084d4:	ea4a 0a00 	orr.w	sl, sl, r0
 80084d8:	f10b 0b04 	add.w	fp, fp, #4
 80084dc:	9b05      	ldr	r3, [sp, #20]
 80084de:	e00d      	b.n	80084fc <__gethex+0x24a>
 80084e0:	9b05      	ldr	r3, [sp, #20]
 80084e2:	9a08      	ldr	r2, [sp, #32]
 80084e4:	4413      	add	r3, r2
 80084e6:	42bb      	cmp	r3, r7
 80084e8:	d3e1      	bcc.n	80084ae <__gethex+0x1fc>
 80084ea:	4618      	mov	r0, r3
 80084ec:	9a01      	ldr	r2, [sp, #4]
 80084ee:	9903      	ldr	r1, [sp, #12]
 80084f0:	9309      	str	r3, [sp, #36]	; 0x24
 80084f2:	f001 f9e2 	bl	80098ba <strncmp>
 80084f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80084f8:	2800      	cmp	r0, #0
 80084fa:	d1d8      	bne.n	80084ae <__gethex+0x1fc>
 80084fc:	461e      	mov	r6, r3
 80084fe:	e791      	b.n	8008424 <__gethex+0x172>
 8008500:	1eb9      	subs	r1, r7, #2
 8008502:	4628      	mov	r0, r5
 8008504:	f000 fe1c 	bl	8009140 <__any_on>
 8008508:	2800      	cmp	r0, #0
 800850a:	d0b2      	beq.n	8008472 <__gethex+0x1c0>
 800850c:	f04f 0a03 	mov.w	sl, #3
 8008510:	e7b1      	b.n	8008476 <__gethex+0x1c4>
 8008512:	da09      	bge.n	8008528 <__gethex+0x276>
 8008514:	1bf7      	subs	r7, r6, r7
 8008516:	4629      	mov	r1, r5
 8008518:	463a      	mov	r2, r7
 800851a:	9802      	ldr	r0, [sp, #8]
 800851c:	f000 fc32 	bl	8008d84 <__lshift>
 8008520:	1be4      	subs	r4, r4, r7
 8008522:	4605      	mov	r5, r0
 8008524:	f100 0914 	add.w	r9, r0, #20
 8008528:	f04f 0a00 	mov.w	sl, #0
 800852c:	e7a8      	b.n	8008480 <__gethex+0x1ce>
 800852e:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8008532:	42a0      	cmp	r0, r4
 8008534:	dd6a      	ble.n	800860c <__gethex+0x35a>
 8008536:	1b04      	subs	r4, r0, r4
 8008538:	42a6      	cmp	r6, r4
 800853a:	dc2e      	bgt.n	800859a <__gethex+0x2e8>
 800853c:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008540:	2b02      	cmp	r3, #2
 8008542:	d022      	beq.n	800858a <__gethex+0x2d8>
 8008544:	2b03      	cmp	r3, #3
 8008546:	d024      	beq.n	8008592 <__gethex+0x2e0>
 8008548:	2b01      	cmp	r3, #1
 800854a:	d115      	bne.n	8008578 <__gethex+0x2c6>
 800854c:	42a6      	cmp	r6, r4
 800854e:	d113      	bne.n	8008578 <__gethex+0x2c6>
 8008550:	2e01      	cmp	r6, #1
 8008552:	dc0b      	bgt.n	800856c <__gethex+0x2ba>
 8008554:	9a06      	ldr	r2, [sp, #24]
 8008556:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800855a:	6013      	str	r3, [r2, #0]
 800855c:	2301      	movs	r3, #1
 800855e:	612b      	str	r3, [r5, #16]
 8008560:	f8c9 3000 	str.w	r3, [r9]
 8008564:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008566:	2762      	movs	r7, #98	; 0x62
 8008568:	601d      	str	r5, [r3, #0]
 800856a:	e72a      	b.n	80083c2 <__gethex+0x110>
 800856c:	1e71      	subs	r1, r6, #1
 800856e:	4628      	mov	r0, r5
 8008570:	f000 fde6 	bl	8009140 <__any_on>
 8008574:	2800      	cmp	r0, #0
 8008576:	d1ed      	bne.n	8008554 <__gethex+0x2a2>
 8008578:	4629      	mov	r1, r5
 800857a:	9802      	ldr	r0, [sp, #8]
 800857c:	f000 fa36 	bl	80089ec <_Bfree>
 8008580:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8008582:	2300      	movs	r3, #0
 8008584:	6013      	str	r3, [r2, #0]
 8008586:	2750      	movs	r7, #80	; 0x50
 8008588:	e71b      	b.n	80083c2 <__gethex+0x110>
 800858a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800858c:	2b00      	cmp	r3, #0
 800858e:	d0e1      	beq.n	8008554 <__gethex+0x2a2>
 8008590:	e7f2      	b.n	8008578 <__gethex+0x2c6>
 8008592:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008594:	2b00      	cmp	r3, #0
 8008596:	d1dd      	bne.n	8008554 <__gethex+0x2a2>
 8008598:	e7ee      	b.n	8008578 <__gethex+0x2c6>
 800859a:	1e67      	subs	r7, r4, #1
 800859c:	f1ba 0f00 	cmp.w	sl, #0
 80085a0:	d131      	bne.n	8008606 <__gethex+0x354>
 80085a2:	b127      	cbz	r7, 80085ae <__gethex+0x2fc>
 80085a4:	4639      	mov	r1, r7
 80085a6:	4628      	mov	r0, r5
 80085a8:	f000 fdca 	bl	8009140 <__any_on>
 80085ac:	4682      	mov	sl, r0
 80085ae:	117a      	asrs	r2, r7, #5
 80085b0:	2301      	movs	r3, #1
 80085b2:	f007 071f 	and.w	r7, r7, #31
 80085b6:	fa03 f707 	lsl.w	r7, r3, r7
 80085ba:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 80085be:	4621      	mov	r1, r4
 80085c0:	421f      	tst	r7, r3
 80085c2:	4628      	mov	r0, r5
 80085c4:	bf18      	it	ne
 80085c6:	f04a 0a02 	orrne.w	sl, sl, #2
 80085ca:	1b36      	subs	r6, r6, r4
 80085cc:	f7ff fe22 	bl	8008214 <rshift>
 80085d0:	f8d8 4004 	ldr.w	r4, [r8, #4]
 80085d4:	2702      	movs	r7, #2
 80085d6:	f1ba 0f00 	cmp.w	sl, #0
 80085da:	d048      	beq.n	800866e <__gethex+0x3bc>
 80085dc:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80085e0:	2b02      	cmp	r3, #2
 80085e2:	d015      	beq.n	8008610 <__gethex+0x35e>
 80085e4:	2b03      	cmp	r3, #3
 80085e6:	d017      	beq.n	8008618 <__gethex+0x366>
 80085e8:	2b01      	cmp	r3, #1
 80085ea:	d109      	bne.n	8008600 <__gethex+0x34e>
 80085ec:	f01a 0f02 	tst.w	sl, #2
 80085f0:	d006      	beq.n	8008600 <__gethex+0x34e>
 80085f2:	f8d9 3000 	ldr.w	r3, [r9]
 80085f6:	ea4a 0a03 	orr.w	sl, sl, r3
 80085fa:	f01a 0f01 	tst.w	sl, #1
 80085fe:	d10e      	bne.n	800861e <__gethex+0x36c>
 8008600:	f047 0710 	orr.w	r7, r7, #16
 8008604:	e033      	b.n	800866e <__gethex+0x3bc>
 8008606:	f04f 0a01 	mov.w	sl, #1
 800860a:	e7d0      	b.n	80085ae <__gethex+0x2fc>
 800860c:	2701      	movs	r7, #1
 800860e:	e7e2      	b.n	80085d6 <__gethex+0x324>
 8008610:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008612:	f1c3 0301 	rsb	r3, r3, #1
 8008616:	9315      	str	r3, [sp, #84]	; 0x54
 8008618:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800861a:	2b00      	cmp	r3, #0
 800861c:	d0f0      	beq.n	8008600 <__gethex+0x34e>
 800861e:	f8d5 9010 	ldr.w	r9, [r5, #16]
 8008622:	f105 0314 	add.w	r3, r5, #20
 8008626:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 800862a:	eb03 010a 	add.w	r1, r3, sl
 800862e:	f04f 0c00 	mov.w	ip, #0
 8008632:	4618      	mov	r0, r3
 8008634:	f853 2b04 	ldr.w	r2, [r3], #4
 8008638:	f1b2 3fff 	cmp.w	r2, #4294967295	; 0xffffffff
 800863c:	d01c      	beq.n	8008678 <__gethex+0x3c6>
 800863e:	3201      	adds	r2, #1
 8008640:	6002      	str	r2, [r0, #0]
 8008642:	2f02      	cmp	r7, #2
 8008644:	f105 0314 	add.w	r3, r5, #20
 8008648:	d138      	bne.n	80086bc <__gethex+0x40a>
 800864a:	f8d8 2000 	ldr.w	r2, [r8]
 800864e:	3a01      	subs	r2, #1
 8008650:	42b2      	cmp	r2, r6
 8008652:	d10a      	bne.n	800866a <__gethex+0x3b8>
 8008654:	1171      	asrs	r1, r6, #5
 8008656:	2201      	movs	r2, #1
 8008658:	f006 061f 	and.w	r6, r6, #31
 800865c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8008660:	fa02 f606 	lsl.w	r6, r2, r6
 8008664:	421e      	tst	r6, r3
 8008666:	bf18      	it	ne
 8008668:	4617      	movne	r7, r2
 800866a:	f047 0720 	orr.w	r7, r7, #32
 800866e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008670:	601d      	str	r5, [r3, #0]
 8008672:	9b06      	ldr	r3, [sp, #24]
 8008674:	601c      	str	r4, [r3, #0]
 8008676:	e6a4      	b.n	80083c2 <__gethex+0x110>
 8008678:	4299      	cmp	r1, r3
 800867a:	f843 cc04 	str.w	ip, [r3, #-4]
 800867e:	d8d8      	bhi.n	8008632 <__gethex+0x380>
 8008680:	68ab      	ldr	r3, [r5, #8]
 8008682:	4599      	cmp	r9, r3
 8008684:	db12      	blt.n	80086ac <__gethex+0x3fa>
 8008686:	6869      	ldr	r1, [r5, #4]
 8008688:	9802      	ldr	r0, [sp, #8]
 800868a:	3101      	adds	r1, #1
 800868c:	f000 f97a 	bl	8008984 <_Balloc>
 8008690:	692a      	ldr	r2, [r5, #16]
 8008692:	3202      	adds	r2, #2
 8008694:	f105 010c 	add.w	r1, r5, #12
 8008698:	4683      	mov	fp, r0
 800869a:	0092      	lsls	r2, r2, #2
 800869c:	300c      	adds	r0, #12
 800869e:	f7fc ff97 	bl	80055d0 <memcpy>
 80086a2:	4629      	mov	r1, r5
 80086a4:	9802      	ldr	r0, [sp, #8]
 80086a6:	f000 f9a1 	bl	80089ec <_Bfree>
 80086aa:	465d      	mov	r5, fp
 80086ac:	692b      	ldr	r3, [r5, #16]
 80086ae:	1c5a      	adds	r2, r3, #1
 80086b0:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 80086b4:	612a      	str	r2, [r5, #16]
 80086b6:	2201      	movs	r2, #1
 80086b8:	615a      	str	r2, [r3, #20]
 80086ba:	e7c2      	b.n	8008642 <__gethex+0x390>
 80086bc:	692a      	ldr	r2, [r5, #16]
 80086be:	454a      	cmp	r2, r9
 80086c0:	dd0b      	ble.n	80086da <__gethex+0x428>
 80086c2:	2101      	movs	r1, #1
 80086c4:	4628      	mov	r0, r5
 80086c6:	f7ff fda5 	bl	8008214 <rshift>
 80086ca:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80086ce:	3401      	adds	r4, #1
 80086d0:	42a3      	cmp	r3, r4
 80086d2:	f6ff aed9 	blt.w	8008488 <__gethex+0x1d6>
 80086d6:	2701      	movs	r7, #1
 80086d8:	e7c7      	b.n	800866a <__gethex+0x3b8>
 80086da:	f016 061f 	ands.w	r6, r6, #31
 80086de:	d0fa      	beq.n	80086d6 <__gethex+0x424>
 80086e0:	449a      	add	sl, r3
 80086e2:	f1c6 0620 	rsb	r6, r6, #32
 80086e6:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 80086ea:	f000 fa0f 	bl	8008b0c <__hi0bits>
 80086ee:	42b0      	cmp	r0, r6
 80086f0:	dbe7      	blt.n	80086c2 <__gethex+0x410>
 80086f2:	e7f0      	b.n	80086d6 <__gethex+0x424>

080086f4 <L_shift>:
 80086f4:	f1c2 0208 	rsb	r2, r2, #8
 80086f8:	0092      	lsls	r2, r2, #2
 80086fa:	b570      	push	{r4, r5, r6, lr}
 80086fc:	f1c2 0620 	rsb	r6, r2, #32
 8008700:	6843      	ldr	r3, [r0, #4]
 8008702:	6804      	ldr	r4, [r0, #0]
 8008704:	fa03 f506 	lsl.w	r5, r3, r6
 8008708:	432c      	orrs	r4, r5
 800870a:	40d3      	lsrs	r3, r2
 800870c:	6004      	str	r4, [r0, #0]
 800870e:	f840 3f04 	str.w	r3, [r0, #4]!
 8008712:	4288      	cmp	r0, r1
 8008714:	d3f4      	bcc.n	8008700 <L_shift+0xc>
 8008716:	bd70      	pop	{r4, r5, r6, pc}

08008718 <__match>:
 8008718:	b530      	push	{r4, r5, lr}
 800871a:	6803      	ldr	r3, [r0, #0]
 800871c:	3301      	adds	r3, #1
 800871e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008722:	b914      	cbnz	r4, 800872a <__match+0x12>
 8008724:	6003      	str	r3, [r0, #0]
 8008726:	2001      	movs	r0, #1
 8008728:	bd30      	pop	{r4, r5, pc}
 800872a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800872e:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8008732:	2d19      	cmp	r5, #25
 8008734:	bf98      	it	ls
 8008736:	3220      	addls	r2, #32
 8008738:	42a2      	cmp	r2, r4
 800873a:	d0f0      	beq.n	800871e <__match+0x6>
 800873c:	2000      	movs	r0, #0
 800873e:	e7f3      	b.n	8008728 <__match+0x10>

08008740 <__hexnan>:
 8008740:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008744:	680b      	ldr	r3, [r1, #0]
 8008746:	6801      	ldr	r1, [r0, #0]
 8008748:	115f      	asrs	r7, r3, #5
 800874a:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 800874e:	f013 031f 	ands.w	r3, r3, #31
 8008752:	b087      	sub	sp, #28
 8008754:	bf18      	it	ne
 8008756:	3704      	addne	r7, #4
 8008758:	2500      	movs	r5, #0
 800875a:	1f3e      	subs	r6, r7, #4
 800875c:	4682      	mov	sl, r0
 800875e:	4690      	mov	r8, r2
 8008760:	9301      	str	r3, [sp, #4]
 8008762:	f847 5c04 	str.w	r5, [r7, #-4]
 8008766:	46b1      	mov	r9, r6
 8008768:	4634      	mov	r4, r6
 800876a:	9502      	str	r5, [sp, #8]
 800876c:	46ab      	mov	fp, r5
 800876e:	784a      	ldrb	r2, [r1, #1]
 8008770:	1c4b      	adds	r3, r1, #1
 8008772:	9303      	str	r3, [sp, #12]
 8008774:	b342      	cbz	r2, 80087c8 <__hexnan+0x88>
 8008776:	4610      	mov	r0, r2
 8008778:	9105      	str	r1, [sp, #20]
 800877a:	9204      	str	r2, [sp, #16]
 800877c:	f7ff fd84 	bl	8008288 <__hexdig_fun>
 8008780:	2800      	cmp	r0, #0
 8008782:	d143      	bne.n	800880c <__hexnan+0xcc>
 8008784:	9a04      	ldr	r2, [sp, #16]
 8008786:	9905      	ldr	r1, [sp, #20]
 8008788:	2a20      	cmp	r2, #32
 800878a:	d818      	bhi.n	80087be <__hexnan+0x7e>
 800878c:	9b02      	ldr	r3, [sp, #8]
 800878e:	459b      	cmp	fp, r3
 8008790:	dd13      	ble.n	80087ba <__hexnan+0x7a>
 8008792:	454c      	cmp	r4, r9
 8008794:	d206      	bcs.n	80087a4 <__hexnan+0x64>
 8008796:	2d07      	cmp	r5, #7
 8008798:	dc04      	bgt.n	80087a4 <__hexnan+0x64>
 800879a:	462a      	mov	r2, r5
 800879c:	4649      	mov	r1, r9
 800879e:	4620      	mov	r0, r4
 80087a0:	f7ff ffa8 	bl	80086f4 <L_shift>
 80087a4:	4544      	cmp	r4, r8
 80087a6:	d944      	bls.n	8008832 <__hexnan+0xf2>
 80087a8:	2300      	movs	r3, #0
 80087aa:	f1a4 0904 	sub.w	r9, r4, #4
 80087ae:	f844 3c04 	str.w	r3, [r4, #-4]
 80087b2:	f8cd b008 	str.w	fp, [sp, #8]
 80087b6:	464c      	mov	r4, r9
 80087b8:	461d      	mov	r5, r3
 80087ba:	9903      	ldr	r1, [sp, #12]
 80087bc:	e7d7      	b.n	800876e <__hexnan+0x2e>
 80087be:	2a29      	cmp	r2, #41	; 0x29
 80087c0:	d14a      	bne.n	8008858 <__hexnan+0x118>
 80087c2:	3102      	adds	r1, #2
 80087c4:	f8ca 1000 	str.w	r1, [sl]
 80087c8:	f1bb 0f00 	cmp.w	fp, #0
 80087cc:	d044      	beq.n	8008858 <__hexnan+0x118>
 80087ce:	454c      	cmp	r4, r9
 80087d0:	d206      	bcs.n	80087e0 <__hexnan+0xa0>
 80087d2:	2d07      	cmp	r5, #7
 80087d4:	dc04      	bgt.n	80087e0 <__hexnan+0xa0>
 80087d6:	462a      	mov	r2, r5
 80087d8:	4649      	mov	r1, r9
 80087da:	4620      	mov	r0, r4
 80087dc:	f7ff ff8a 	bl	80086f4 <L_shift>
 80087e0:	4544      	cmp	r4, r8
 80087e2:	d928      	bls.n	8008836 <__hexnan+0xf6>
 80087e4:	4643      	mov	r3, r8
 80087e6:	f854 2b04 	ldr.w	r2, [r4], #4
 80087ea:	f843 2b04 	str.w	r2, [r3], #4
 80087ee:	42a6      	cmp	r6, r4
 80087f0:	d2f9      	bcs.n	80087e6 <__hexnan+0xa6>
 80087f2:	2200      	movs	r2, #0
 80087f4:	f843 2b04 	str.w	r2, [r3], #4
 80087f8:	429e      	cmp	r6, r3
 80087fa:	d2fb      	bcs.n	80087f4 <__hexnan+0xb4>
 80087fc:	6833      	ldr	r3, [r6, #0]
 80087fe:	b91b      	cbnz	r3, 8008808 <__hexnan+0xc8>
 8008800:	4546      	cmp	r6, r8
 8008802:	d127      	bne.n	8008854 <__hexnan+0x114>
 8008804:	2301      	movs	r3, #1
 8008806:	6033      	str	r3, [r6, #0]
 8008808:	2005      	movs	r0, #5
 800880a:	e026      	b.n	800885a <__hexnan+0x11a>
 800880c:	3501      	adds	r5, #1
 800880e:	2d08      	cmp	r5, #8
 8008810:	f10b 0b01 	add.w	fp, fp, #1
 8008814:	dd06      	ble.n	8008824 <__hexnan+0xe4>
 8008816:	4544      	cmp	r4, r8
 8008818:	d9cf      	bls.n	80087ba <__hexnan+0x7a>
 800881a:	2300      	movs	r3, #0
 800881c:	f844 3c04 	str.w	r3, [r4, #-4]
 8008820:	2501      	movs	r5, #1
 8008822:	3c04      	subs	r4, #4
 8008824:	6822      	ldr	r2, [r4, #0]
 8008826:	f000 000f 	and.w	r0, r0, #15
 800882a:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800882e:	6020      	str	r0, [r4, #0]
 8008830:	e7c3      	b.n	80087ba <__hexnan+0x7a>
 8008832:	2508      	movs	r5, #8
 8008834:	e7c1      	b.n	80087ba <__hexnan+0x7a>
 8008836:	9b01      	ldr	r3, [sp, #4]
 8008838:	2b00      	cmp	r3, #0
 800883a:	d0df      	beq.n	80087fc <__hexnan+0xbc>
 800883c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008840:	f1c3 0320 	rsb	r3, r3, #32
 8008844:	fa22 f303 	lsr.w	r3, r2, r3
 8008848:	f857 2c04 	ldr.w	r2, [r7, #-4]
 800884c:	401a      	ands	r2, r3
 800884e:	f847 2c04 	str.w	r2, [r7, #-4]
 8008852:	e7d3      	b.n	80087fc <__hexnan+0xbc>
 8008854:	3e04      	subs	r6, #4
 8008856:	e7d1      	b.n	80087fc <__hexnan+0xbc>
 8008858:	2004      	movs	r0, #4
 800885a:	b007      	add	sp, #28
 800885c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08008860 <__locale_ctype_ptr_l>:
 8008860:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8008864:	4770      	bx	lr

08008866 <__localeconv_l>:
 8008866:	30f0      	adds	r0, #240	; 0xf0
 8008868:	4770      	bx	lr
	...

0800886c <_localeconv_r>:
 800886c:	4b04      	ldr	r3, [pc, #16]	; (8008880 <_localeconv_r+0x14>)
 800886e:	681b      	ldr	r3, [r3, #0]
 8008870:	6a18      	ldr	r0, [r3, #32]
 8008872:	4b04      	ldr	r3, [pc, #16]	; (8008884 <_localeconv_r+0x18>)
 8008874:	2800      	cmp	r0, #0
 8008876:	bf08      	it	eq
 8008878:	4618      	moveq	r0, r3
 800887a:	30f0      	adds	r0, #240	; 0xf0
 800887c:	4770      	bx	lr
 800887e:	bf00      	nop
 8008880:	2000000c 	.word	0x2000000c
 8008884:	20000070 	.word	0x20000070

08008888 <__swhatbuf_r>:
 8008888:	b570      	push	{r4, r5, r6, lr}
 800888a:	460e      	mov	r6, r1
 800888c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008890:	2900      	cmp	r1, #0
 8008892:	b096      	sub	sp, #88	; 0x58
 8008894:	4614      	mov	r4, r2
 8008896:	461d      	mov	r5, r3
 8008898:	da07      	bge.n	80088aa <__swhatbuf_r+0x22>
 800889a:	2300      	movs	r3, #0
 800889c:	602b      	str	r3, [r5, #0]
 800889e:	89b3      	ldrh	r3, [r6, #12]
 80088a0:	061a      	lsls	r2, r3, #24
 80088a2:	d410      	bmi.n	80088c6 <__swhatbuf_r+0x3e>
 80088a4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80088a8:	e00e      	b.n	80088c8 <__swhatbuf_r+0x40>
 80088aa:	466a      	mov	r2, sp
 80088ac:	f001 f846 	bl	800993c <_fstat_r>
 80088b0:	2800      	cmp	r0, #0
 80088b2:	dbf2      	blt.n	800889a <__swhatbuf_r+0x12>
 80088b4:	9a01      	ldr	r2, [sp, #4]
 80088b6:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80088ba:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80088be:	425a      	negs	r2, r3
 80088c0:	415a      	adcs	r2, r3
 80088c2:	602a      	str	r2, [r5, #0]
 80088c4:	e7ee      	b.n	80088a4 <__swhatbuf_r+0x1c>
 80088c6:	2340      	movs	r3, #64	; 0x40
 80088c8:	2000      	movs	r0, #0
 80088ca:	6023      	str	r3, [r4, #0]
 80088cc:	b016      	add	sp, #88	; 0x58
 80088ce:	bd70      	pop	{r4, r5, r6, pc}

080088d0 <__smakebuf_r>:
 80088d0:	898b      	ldrh	r3, [r1, #12]
 80088d2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80088d4:	079d      	lsls	r5, r3, #30
 80088d6:	4606      	mov	r6, r0
 80088d8:	460c      	mov	r4, r1
 80088da:	d507      	bpl.n	80088ec <__smakebuf_r+0x1c>
 80088dc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80088e0:	6023      	str	r3, [r4, #0]
 80088e2:	6123      	str	r3, [r4, #16]
 80088e4:	2301      	movs	r3, #1
 80088e6:	6163      	str	r3, [r4, #20]
 80088e8:	b002      	add	sp, #8
 80088ea:	bd70      	pop	{r4, r5, r6, pc}
 80088ec:	ab01      	add	r3, sp, #4
 80088ee:	466a      	mov	r2, sp
 80088f0:	f7ff ffca 	bl	8008888 <__swhatbuf_r>
 80088f4:	9900      	ldr	r1, [sp, #0]
 80088f6:	4605      	mov	r5, r0
 80088f8:	4630      	mov	r0, r6
 80088fa:	f000 fc9f 	bl	800923c <_malloc_r>
 80088fe:	b948      	cbnz	r0, 8008914 <__smakebuf_r+0x44>
 8008900:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008904:	059a      	lsls	r2, r3, #22
 8008906:	d4ef      	bmi.n	80088e8 <__smakebuf_r+0x18>
 8008908:	f023 0303 	bic.w	r3, r3, #3
 800890c:	f043 0302 	orr.w	r3, r3, #2
 8008910:	81a3      	strh	r3, [r4, #12]
 8008912:	e7e3      	b.n	80088dc <__smakebuf_r+0xc>
 8008914:	4b0d      	ldr	r3, [pc, #52]	; (800894c <__smakebuf_r+0x7c>)
 8008916:	62b3      	str	r3, [r6, #40]	; 0x28
 8008918:	89a3      	ldrh	r3, [r4, #12]
 800891a:	6020      	str	r0, [r4, #0]
 800891c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008920:	81a3      	strh	r3, [r4, #12]
 8008922:	9b00      	ldr	r3, [sp, #0]
 8008924:	6163      	str	r3, [r4, #20]
 8008926:	9b01      	ldr	r3, [sp, #4]
 8008928:	6120      	str	r0, [r4, #16]
 800892a:	b15b      	cbz	r3, 8008944 <__smakebuf_r+0x74>
 800892c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008930:	4630      	mov	r0, r6
 8008932:	f001 f815 	bl	8009960 <_isatty_r>
 8008936:	b128      	cbz	r0, 8008944 <__smakebuf_r+0x74>
 8008938:	89a3      	ldrh	r3, [r4, #12]
 800893a:	f023 0303 	bic.w	r3, r3, #3
 800893e:	f043 0301 	orr.w	r3, r3, #1
 8008942:	81a3      	strh	r3, [r4, #12]
 8008944:	89a3      	ldrh	r3, [r4, #12]
 8008946:	431d      	orrs	r5, r3
 8008948:	81a5      	strh	r5, [r4, #12]
 800894a:	e7cd      	b.n	80088e8 <__smakebuf_r+0x18>
 800894c:	080080c9 	.word	0x080080c9

08008950 <malloc>:
 8008950:	4b02      	ldr	r3, [pc, #8]	; (800895c <malloc+0xc>)
 8008952:	4601      	mov	r1, r0
 8008954:	6818      	ldr	r0, [r3, #0]
 8008956:	f000 bc71 	b.w	800923c <_malloc_r>
 800895a:	bf00      	nop
 800895c:	2000000c 	.word	0x2000000c

08008960 <__ascii_mbtowc>:
 8008960:	b082      	sub	sp, #8
 8008962:	b901      	cbnz	r1, 8008966 <__ascii_mbtowc+0x6>
 8008964:	a901      	add	r1, sp, #4
 8008966:	b142      	cbz	r2, 800897a <__ascii_mbtowc+0x1a>
 8008968:	b14b      	cbz	r3, 800897e <__ascii_mbtowc+0x1e>
 800896a:	7813      	ldrb	r3, [r2, #0]
 800896c:	600b      	str	r3, [r1, #0]
 800896e:	7812      	ldrb	r2, [r2, #0]
 8008970:	1c10      	adds	r0, r2, #0
 8008972:	bf18      	it	ne
 8008974:	2001      	movne	r0, #1
 8008976:	b002      	add	sp, #8
 8008978:	4770      	bx	lr
 800897a:	4610      	mov	r0, r2
 800897c:	e7fb      	b.n	8008976 <__ascii_mbtowc+0x16>
 800897e:	f06f 0001 	mvn.w	r0, #1
 8008982:	e7f8      	b.n	8008976 <__ascii_mbtowc+0x16>

08008984 <_Balloc>:
 8008984:	b570      	push	{r4, r5, r6, lr}
 8008986:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8008988:	4604      	mov	r4, r0
 800898a:	460e      	mov	r6, r1
 800898c:	b93d      	cbnz	r5, 800899e <_Balloc+0x1a>
 800898e:	2010      	movs	r0, #16
 8008990:	f7ff ffde 	bl	8008950 <malloc>
 8008994:	6260      	str	r0, [r4, #36]	; 0x24
 8008996:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800899a:	6005      	str	r5, [r0, #0]
 800899c:	60c5      	str	r5, [r0, #12]
 800899e:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80089a0:	68eb      	ldr	r3, [r5, #12]
 80089a2:	b183      	cbz	r3, 80089c6 <_Balloc+0x42>
 80089a4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80089a6:	68db      	ldr	r3, [r3, #12]
 80089a8:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 80089ac:	b9b8      	cbnz	r0, 80089de <_Balloc+0x5a>
 80089ae:	2101      	movs	r1, #1
 80089b0:	fa01 f506 	lsl.w	r5, r1, r6
 80089b4:	1d6a      	adds	r2, r5, #5
 80089b6:	0092      	lsls	r2, r2, #2
 80089b8:	4620      	mov	r0, r4
 80089ba:	f000 fbe2 	bl	8009182 <_calloc_r>
 80089be:	b160      	cbz	r0, 80089da <_Balloc+0x56>
 80089c0:	e9c0 6501 	strd	r6, r5, [r0, #4]
 80089c4:	e00e      	b.n	80089e4 <_Balloc+0x60>
 80089c6:	2221      	movs	r2, #33	; 0x21
 80089c8:	2104      	movs	r1, #4
 80089ca:	4620      	mov	r0, r4
 80089cc:	f000 fbd9 	bl	8009182 <_calloc_r>
 80089d0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80089d2:	60e8      	str	r0, [r5, #12]
 80089d4:	68db      	ldr	r3, [r3, #12]
 80089d6:	2b00      	cmp	r3, #0
 80089d8:	d1e4      	bne.n	80089a4 <_Balloc+0x20>
 80089da:	2000      	movs	r0, #0
 80089dc:	bd70      	pop	{r4, r5, r6, pc}
 80089de:	6802      	ldr	r2, [r0, #0]
 80089e0:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 80089e4:	2300      	movs	r3, #0
 80089e6:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80089ea:	e7f7      	b.n	80089dc <_Balloc+0x58>

080089ec <_Bfree>:
 80089ec:	b570      	push	{r4, r5, r6, lr}
 80089ee:	6a44      	ldr	r4, [r0, #36]	; 0x24
 80089f0:	4606      	mov	r6, r0
 80089f2:	460d      	mov	r5, r1
 80089f4:	b93c      	cbnz	r4, 8008a06 <_Bfree+0x1a>
 80089f6:	2010      	movs	r0, #16
 80089f8:	f7ff ffaa 	bl	8008950 <malloc>
 80089fc:	6270      	str	r0, [r6, #36]	; 0x24
 80089fe:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008a02:	6004      	str	r4, [r0, #0]
 8008a04:	60c4      	str	r4, [r0, #12]
 8008a06:	b13d      	cbz	r5, 8008a18 <_Bfree+0x2c>
 8008a08:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8008a0a:	686a      	ldr	r2, [r5, #4]
 8008a0c:	68db      	ldr	r3, [r3, #12]
 8008a0e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008a12:	6029      	str	r1, [r5, #0]
 8008a14:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8008a18:	bd70      	pop	{r4, r5, r6, pc}

08008a1a <__multadd>:
 8008a1a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008a1e:	690d      	ldr	r5, [r1, #16]
 8008a20:	461f      	mov	r7, r3
 8008a22:	4606      	mov	r6, r0
 8008a24:	460c      	mov	r4, r1
 8008a26:	f101 0c14 	add.w	ip, r1, #20
 8008a2a:	2300      	movs	r3, #0
 8008a2c:	f8dc 0000 	ldr.w	r0, [ip]
 8008a30:	b281      	uxth	r1, r0
 8008a32:	fb02 7101 	mla	r1, r2, r1, r7
 8008a36:	0c0f      	lsrs	r7, r1, #16
 8008a38:	0c00      	lsrs	r0, r0, #16
 8008a3a:	fb02 7000 	mla	r0, r2, r0, r7
 8008a3e:	b289      	uxth	r1, r1
 8008a40:	3301      	adds	r3, #1
 8008a42:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8008a46:	429d      	cmp	r5, r3
 8008a48:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8008a4c:	f84c 1b04 	str.w	r1, [ip], #4
 8008a50:	dcec      	bgt.n	8008a2c <__multadd+0x12>
 8008a52:	b1d7      	cbz	r7, 8008a8a <__multadd+0x70>
 8008a54:	68a3      	ldr	r3, [r4, #8]
 8008a56:	42ab      	cmp	r3, r5
 8008a58:	dc12      	bgt.n	8008a80 <__multadd+0x66>
 8008a5a:	6861      	ldr	r1, [r4, #4]
 8008a5c:	4630      	mov	r0, r6
 8008a5e:	3101      	adds	r1, #1
 8008a60:	f7ff ff90 	bl	8008984 <_Balloc>
 8008a64:	6922      	ldr	r2, [r4, #16]
 8008a66:	3202      	adds	r2, #2
 8008a68:	f104 010c 	add.w	r1, r4, #12
 8008a6c:	4680      	mov	r8, r0
 8008a6e:	0092      	lsls	r2, r2, #2
 8008a70:	300c      	adds	r0, #12
 8008a72:	f7fc fdad 	bl	80055d0 <memcpy>
 8008a76:	4621      	mov	r1, r4
 8008a78:	4630      	mov	r0, r6
 8008a7a:	f7ff ffb7 	bl	80089ec <_Bfree>
 8008a7e:	4644      	mov	r4, r8
 8008a80:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008a84:	3501      	adds	r5, #1
 8008a86:	615f      	str	r7, [r3, #20]
 8008a88:	6125      	str	r5, [r4, #16]
 8008a8a:	4620      	mov	r0, r4
 8008a8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08008a90 <__s2b>:
 8008a90:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008a94:	460c      	mov	r4, r1
 8008a96:	4615      	mov	r5, r2
 8008a98:	461f      	mov	r7, r3
 8008a9a:	2209      	movs	r2, #9
 8008a9c:	3308      	adds	r3, #8
 8008a9e:	4606      	mov	r6, r0
 8008aa0:	fb93 f3f2 	sdiv	r3, r3, r2
 8008aa4:	2100      	movs	r1, #0
 8008aa6:	2201      	movs	r2, #1
 8008aa8:	429a      	cmp	r2, r3
 8008aaa:	db20      	blt.n	8008aee <__s2b+0x5e>
 8008aac:	4630      	mov	r0, r6
 8008aae:	f7ff ff69 	bl	8008984 <_Balloc>
 8008ab2:	9b08      	ldr	r3, [sp, #32]
 8008ab4:	6143      	str	r3, [r0, #20]
 8008ab6:	2d09      	cmp	r5, #9
 8008ab8:	f04f 0301 	mov.w	r3, #1
 8008abc:	6103      	str	r3, [r0, #16]
 8008abe:	dd19      	ble.n	8008af4 <__s2b+0x64>
 8008ac0:	f104 0809 	add.w	r8, r4, #9
 8008ac4:	46c1      	mov	r9, r8
 8008ac6:	442c      	add	r4, r5
 8008ac8:	f819 3b01 	ldrb.w	r3, [r9], #1
 8008acc:	4601      	mov	r1, r0
 8008ace:	3b30      	subs	r3, #48	; 0x30
 8008ad0:	220a      	movs	r2, #10
 8008ad2:	4630      	mov	r0, r6
 8008ad4:	f7ff ffa1 	bl	8008a1a <__multadd>
 8008ad8:	45a1      	cmp	r9, r4
 8008ada:	d1f5      	bne.n	8008ac8 <__s2b+0x38>
 8008adc:	eb08 0405 	add.w	r4, r8, r5
 8008ae0:	3c08      	subs	r4, #8
 8008ae2:	1b2d      	subs	r5, r5, r4
 8008ae4:	1963      	adds	r3, r4, r5
 8008ae6:	42bb      	cmp	r3, r7
 8008ae8:	db07      	blt.n	8008afa <__s2b+0x6a>
 8008aea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008aee:	0052      	lsls	r2, r2, #1
 8008af0:	3101      	adds	r1, #1
 8008af2:	e7d9      	b.n	8008aa8 <__s2b+0x18>
 8008af4:	340a      	adds	r4, #10
 8008af6:	2509      	movs	r5, #9
 8008af8:	e7f3      	b.n	8008ae2 <__s2b+0x52>
 8008afa:	f814 3b01 	ldrb.w	r3, [r4], #1
 8008afe:	4601      	mov	r1, r0
 8008b00:	3b30      	subs	r3, #48	; 0x30
 8008b02:	220a      	movs	r2, #10
 8008b04:	4630      	mov	r0, r6
 8008b06:	f7ff ff88 	bl	8008a1a <__multadd>
 8008b0a:	e7eb      	b.n	8008ae4 <__s2b+0x54>

08008b0c <__hi0bits>:
 8008b0c:	0c02      	lsrs	r2, r0, #16
 8008b0e:	0412      	lsls	r2, r2, #16
 8008b10:	4603      	mov	r3, r0
 8008b12:	b9b2      	cbnz	r2, 8008b42 <__hi0bits+0x36>
 8008b14:	0403      	lsls	r3, r0, #16
 8008b16:	2010      	movs	r0, #16
 8008b18:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8008b1c:	bf04      	itt	eq
 8008b1e:	021b      	lsleq	r3, r3, #8
 8008b20:	3008      	addeq	r0, #8
 8008b22:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8008b26:	bf04      	itt	eq
 8008b28:	011b      	lsleq	r3, r3, #4
 8008b2a:	3004      	addeq	r0, #4
 8008b2c:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8008b30:	bf04      	itt	eq
 8008b32:	009b      	lsleq	r3, r3, #2
 8008b34:	3002      	addeq	r0, #2
 8008b36:	2b00      	cmp	r3, #0
 8008b38:	db06      	blt.n	8008b48 <__hi0bits+0x3c>
 8008b3a:	005b      	lsls	r3, r3, #1
 8008b3c:	d503      	bpl.n	8008b46 <__hi0bits+0x3a>
 8008b3e:	3001      	adds	r0, #1
 8008b40:	4770      	bx	lr
 8008b42:	2000      	movs	r0, #0
 8008b44:	e7e8      	b.n	8008b18 <__hi0bits+0xc>
 8008b46:	2020      	movs	r0, #32
 8008b48:	4770      	bx	lr

08008b4a <__lo0bits>:
 8008b4a:	6803      	ldr	r3, [r0, #0]
 8008b4c:	f013 0207 	ands.w	r2, r3, #7
 8008b50:	4601      	mov	r1, r0
 8008b52:	d00b      	beq.n	8008b6c <__lo0bits+0x22>
 8008b54:	07da      	lsls	r2, r3, #31
 8008b56:	d423      	bmi.n	8008ba0 <__lo0bits+0x56>
 8008b58:	0798      	lsls	r0, r3, #30
 8008b5a:	bf49      	itett	mi
 8008b5c:	085b      	lsrmi	r3, r3, #1
 8008b5e:	089b      	lsrpl	r3, r3, #2
 8008b60:	2001      	movmi	r0, #1
 8008b62:	600b      	strmi	r3, [r1, #0]
 8008b64:	bf5c      	itt	pl
 8008b66:	600b      	strpl	r3, [r1, #0]
 8008b68:	2002      	movpl	r0, #2
 8008b6a:	4770      	bx	lr
 8008b6c:	b298      	uxth	r0, r3
 8008b6e:	b9a8      	cbnz	r0, 8008b9c <__lo0bits+0x52>
 8008b70:	0c1b      	lsrs	r3, r3, #16
 8008b72:	2010      	movs	r0, #16
 8008b74:	f013 0fff 	tst.w	r3, #255	; 0xff
 8008b78:	bf04      	itt	eq
 8008b7a:	0a1b      	lsreq	r3, r3, #8
 8008b7c:	3008      	addeq	r0, #8
 8008b7e:	071a      	lsls	r2, r3, #28
 8008b80:	bf04      	itt	eq
 8008b82:	091b      	lsreq	r3, r3, #4
 8008b84:	3004      	addeq	r0, #4
 8008b86:	079a      	lsls	r2, r3, #30
 8008b88:	bf04      	itt	eq
 8008b8a:	089b      	lsreq	r3, r3, #2
 8008b8c:	3002      	addeq	r0, #2
 8008b8e:	07da      	lsls	r2, r3, #31
 8008b90:	d402      	bmi.n	8008b98 <__lo0bits+0x4e>
 8008b92:	085b      	lsrs	r3, r3, #1
 8008b94:	d006      	beq.n	8008ba4 <__lo0bits+0x5a>
 8008b96:	3001      	adds	r0, #1
 8008b98:	600b      	str	r3, [r1, #0]
 8008b9a:	4770      	bx	lr
 8008b9c:	4610      	mov	r0, r2
 8008b9e:	e7e9      	b.n	8008b74 <__lo0bits+0x2a>
 8008ba0:	2000      	movs	r0, #0
 8008ba2:	4770      	bx	lr
 8008ba4:	2020      	movs	r0, #32
 8008ba6:	4770      	bx	lr

08008ba8 <__i2b>:
 8008ba8:	b510      	push	{r4, lr}
 8008baa:	460c      	mov	r4, r1
 8008bac:	2101      	movs	r1, #1
 8008bae:	f7ff fee9 	bl	8008984 <_Balloc>
 8008bb2:	2201      	movs	r2, #1
 8008bb4:	6144      	str	r4, [r0, #20]
 8008bb6:	6102      	str	r2, [r0, #16]
 8008bb8:	bd10      	pop	{r4, pc}

08008bba <__multiply>:
 8008bba:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008bbe:	4614      	mov	r4, r2
 8008bc0:	690a      	ldr	r2, [r1, #16]
 8008bc2:	6923      	ldr	r3, [r4, #16]
 8008bc4:	429a      	cmp	r2, r3
 8008bc6:	bfb8      	it	lt
 8008bc8:	460b      	movlt	r3, r1
 8008bca:	4688      	mov	r8, r1
 8008bcc:	bfbc      	itt	lt
 8008bce:	46a0      	movlt	r8, r4
 8008bd0:	461c      	movlt	r4, r3
 8008bd2:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8008bd6:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8008bda:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008bde:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8008be2:	eb07 0609 	add.w	r6, r7, r9
 8008be6:	42b3      	cmp	r3, r6
 8008be8:	bfb8      	it	lt
 8008bea:	3101      	addlt	r1, #1
 8008bec:	f7ff feca 	bl	8008984 <_Balloc>
 8008bf0:	f100 0514 	add.w	r5, r0, #20
 8008bf4:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8008bf8:	462b      	mov	r3, r5
 8008bfa:	2200      	movs	r2, #0
 8008bfc:	4573      	cmp	r3, lr
 8008bfe:	d316      	bcc.n	8008c2e <__multiply+0x74>
 8008c00:	f104 0214 	add.w	r2, r4, #20
 8008c04:	f108 0114 	add.w	r1, r8, #20
 8008c08:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8008c0c:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8008c10:	9300      	str	r3, [sp, #0]
 8008c12:	9b00      	ldr	r3, [sp, #0]
 8008c14:	9201      	str	r2, [sp, #4]
 8008c16:	4293      	cmp	r3, r2
 8008c18:	d80c      	bhi.n	8008c34 <__multiply+0x7a>
 8008c1a:	2e00      	cmp	r6, #0
 8008c1c:	dd03      	ble.n	8008c26 <__multiply+0x6c>
 8008c1e:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8008c22:	2b00      	cmp	r3, #0
 8008c24:	d05d      	beq.n	8008ce2 <__multiply+0x128>
 8008c26:	6106      	str	r6, [r0, #16]
 8008c28:	b003      	add	sp, #12
 8008c2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008c2e:	f843 2b04 	str.w	r2, [r3], #4
 8008c32:	e7e3      	b.n	8008bfc <__multiply+0x42>
 8008c34:	f8b2 b000 	ldrh.w	fp, [r2]
 8008c38:	f1bb 0f00 	cmp.w	fp, #0
 8008c3c:	d023      	beq.n	8008c86 <__multiply+0xcc>
 8008c3e:	4689      	mov	r9, r1
 8008c40:	46ac      	mov	ip, r5
 8008c42:	f04f 0800 	mov.w	r8, #0
 8008c46:	f859 4b04 	ldr.w	r4, [r9], #4
 8008c4a:	f8dc a000 	ldr.w	sl, [ip]
 8008c4e:	b2a3      	uxth	r3, r4
 8008c50:	fa1f fa8a 	uxth.w	sl, sl
 8008c54:	fb0b a303 	mla	r3, fp, r3, sl
 8008c58:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8008c5c:	f8dc 4000 	ldr.w	r4, [ip]
 8008c60:	4443      	add	r3, r8
 8008c62:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8008c66:	fb0b 840a 	mla	r4, fp, sl, r8
 8008c6a:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8008c6e:	46e2      	mov	sl, ip
 8008c70:	b29b      	uxth	r3, r3
 8008c72:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8008c76:	454f      	cmp	r7, r9
 8008c78:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8008c7c:	f84a 3b04 	str.w	r3, [sl], #4
 8008c80:	d82b      	bhi.n	8008cda <__multiply+0x120>
 8008c82:	f8cc 8004 	str.w	r8, [ip, #4]
 8008c86:	9b01      	ldr	r3, [sp, #4]
 8008c88:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8008c8c:	3204      	adds	r2, #4
 8008c8e:	f1ba 0f00 	cmp.w	sl, #0
 8008c92:	d020      	beq.n	8008cd6 <__multiply+0x11c>
 8008c94:	682b      	ldr	r3, [r5, #0]
 8008c96:	4689      	mov	r9, r1
 8008c98:	46a8      	mov	r8, r5
 8008c9a:	f04f 0b00 	mov.w	fp, #0
 8008c9e:	f8b9 c000 	ldrh.w	ip, [r9]
 8008ca2:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8008ca6:	fb0a 440c 	mla	r4, sl, ip, r4
 8008caa:	445c      	add	r4, fp
 8008cac:	46c4      	mov	ip, r8
 8008cae:	b29b      	uxth	r3, r3
 8008cb0:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8008cb4:	f84c 3b04 	str.w	r3, [ip], #4
 8008cb8:	f859 3b04 	ldr.w	r3, [r9], #4
 8008cbc:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8008cc0:	0c1b      	lsrs	r3, r3, #16
 8008cc2:	fb0a b303 	mla	r3, sl, r3, fp
 8008cc6:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8008cca:	454f      	cmp	r7, r9
 8008ccc:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8008cd0:	d805      	bhi.n	8008cde <__multiply+0x124>
 8008cd2:	f8c8 3004 	str.w	r3, [r8, #4]
 8008cd6:	3504      	adds	r5, #4
 8008cd8:	e79b      	b.n	8008c12 <__multiply+0x58>
 8008cda:	46d4      	mov	ip, sl
 8008cdc:	e7b3      	b.n	8008c46 <__multiply+0x8c>
 8008cde:	46e0      	mov	r8, ip
 8008ce0:	e7dd      	b.n	8008c9e <__multiply+0xe4>
 8008ce2:	3e01      	subs	r6, #1
 8008ce4:	e799      	b.n	8008c1a <__multiply+0x60>
	...

08008ce8 <__pow5mult>:
 8008ce8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008cec:	4615      	mov	r5, r2
 8008cee:	f012 0203 	ands.w	r2, r2, #3
 8008cf2:	4606      	mov	r6, r0
 8008cf4:	460f      	mov	r7, r1
 8008cf6:	d007      	beq.n	8008d08 <__pow5mult+0x20>
 8008cf8:	3a01      	subs	r2, #1
 8008cfa:	4c21      	ldr	r4, [pc, #132]	; (8008d80 <__pow5mult+0x98>)
 8008cfc:	2300      	movs	r3, #0
 8008cfe:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008d02:	f7ff fe8a 	bl	8008a1a <__multadd>
 8008d06:	4607      	mov	r7, r0
 8008d08:	10ad      	asrs	r5, r5, #2
 8008d0a:	d035      	beq.n	8008d78 <__pow5mult+0x90>
 8008d0c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8008d0e:	b93c      	cbnz	r4, 8008d20 <__pow5mult+0x38>
 8008d10:	2010      	movs	r0, #16
 8008d12:	f7ff fe1d 	bl	8008950 <malloc>
 8008d16:	6270      	str	r0, [r6, #36]	; 0x24
 8008d18:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008d1c:	6004      	str	r4, [r0, #0]
 8008d1e:	60c4      	str	r4, [r0, #12]
 8008d20:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8008d24:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008d28:	b94c      	cbnz	r4, 8008d3e <__pow5mult+0x56>
 8008d2a:	f240 2171 	movw	r1, #625	; 0x271
 8008d2e:	4630      	mov	r0, r6
 8008d30:	f7ff ff3a 	bl	8008ba8 <__i2b>
 8008d34:	2300      	movs	r3, #0
 8008d36:	f8c8 0008 	str.w	r0, [r8, #8]
 8008d3a:	4604      	mov	r4, r0
 8008d3c:	6003      	str	r3, [r0, #0]
 8008d3e:	f04f 0800 	mov.w	r8, #0
 8008d42:	07eb      	lsls	r3, r5, #31
 8008d44:	d50a      	bpl.n	8008d5c <__pow5mult+0x74>
 8008d46:	4639      	mov	r1, r7
 8008d48:	4622      	mov	r2, r4
 8008d4a:	4630      	mov	r0, r6
 8008d4c:	f7ff ff35 	bl	8008bba <__multiply>
 8008d50:	4639      	mov	r1, r7
 8008d52:	4681      	mov	r9, r0
 8008d54:	4630      	mov	r0, r6
 8008d56:	f7ff fe49 	bl	80089ec <_Bfree>
 8008d5a:	464f      	mov	r7, r9
 8008d5c:	106d      	asrs	r5, r5, #1
 8008d5e:	d00b      	beq.n	8008d78 <__pow5mult+0x90>
 8008d60:	6820      	ldr	r0, [r4, #0]
 8008d62:	b938      	cbnz	r0, 8008d74 <__pow5mult+0x8c>
 8008d64:	4622      	mov	r2, r4
 8008d66:	4621      	mov	r1, r4
 8008d68:	4630      	mov	r0, r6
 8008d6a:	f7ff ff26 	bl	8008bba <__multiply>
 8008d6e:	6020      	str	r0, [r4, #0]
 8008d70:	f8c0 8000 	str.w	r8, [r0]
 8008d74:	4604      	mov	r4, r0
 8008d76:	e7e4      	b.n	8008d42 <__pow5mult+0x5a>
 8008d78:	4638      	mov	r0, r7
 8008d7a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008d7e:	bf00      	nop
 8008d80:	08009ce0 	.word	0x08009ce0

08008d84 <__lshift>:
 8008d84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008d88:	460c      	mov	r4, r1
 8008d8a:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008d8e:	6923      	ldr	r3, [r4, #16]
 8008d90:	6849      	ldr	r1, [r1, #4]
 8008d92:	eb0a 0903 	add.w	r9, sl, r3
 8008d96:	68a3      	ldr	r3, [r4, #8]
 8008d98:	4607      	mov	r7, r0
 8008d9a:	4616      	mov	r6, r2
 8008d9c:	f109 0501 	add.w	r5, r9, #1
 8008da0:	42ab      	cmp	r3, r5
 8008da2:	db32      	blt.n	8008e0a <__lshift+0x86>
 8008da4:	4638      	mov	r0, r7
 8008da6:	f7ff fded 	bl	8008984 <_Balloc>
 8008daa:	2300      	movs	r3, #0
 8008dac:	4680      	mov	r8, r0
 8008dae:	f100 0114 	add.w	r1, r0, #20
 8008db2:	461a      	mov	r2, r3
 8008db4:	4553      	cmp	r3, sl
 8008db6:	db2b      	blt.n	8008e10 <__lshift+0x8c>
 8008db8:	6920      	ldr	r0, [r4, #16]
 8008dba:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008dbe:	f104 0314 	add.w	r3, r4, #20
 8008dc2:	f016 021f 	ands.w	r2, r6, #31
 8008dc6:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008dca:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008dce:	d025      	beq.n	8008e1c <__lshift+0x98>
 8008dd0:	f1c2 0e20 	rsb	lr, r2, #32
 8008dd4:	2000      	movs	r0, #0
 8008dd6:	681e      	ldr	r6, [r3, #0]
 8008dd8:	468a      	mov	sl, r1
 8008dda:	4096      	lsls	r6, r2
 8008ddc:	4330      	orrs	r0, r6
 8008dde:	f84a 0b04 	str.w	r0, [sl], #4
 8008de2:	f853 0b04 	ldr.w	r0, [r3], #4
 8008de6:	459c      	cmp	ip, r3
 8008de8:	fa20 f00e 	lsr.w	r0, r0, lr
 8008dec:	d814      	bhi.n	8008e18 <__lshift+0x94>
 8008dee:	6048      	str	r0, [r1, #4]
 8008df0:	b108      	cbz	r0, 8008df6 <__lshift+0x72>
 8008df2:	f109 0502 	add.w	r5, r9, #2
 8008df6:	3d01      	subs	r5, #1
 8008df8:	4638      	mov	r0, r7
 8008dfa:	f8c8 5010 	str.w	r5, [r8, #16]
 8008dfe:	4621      	mov	r1, r4
 8008e00:	f7ff fdf4 	bl	80089ec <_Bfree>
 8008e04:	4640      	mov	r0, r8
 8008e06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008e0a:	3101      	adds	r1, #1
 8008e0c:	005b      	lsls	r3, r3, #1
 8008e0e:	e7c7      	b.n	8008da0 <__lshift+0x1c>
 8008e10:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8008e14:	3301      	adds	r3, #1
 8008e16:	e7cd      	b.n	8008db4 <__lshift+0x30>
 8008e18:	4651      	mov	r1, sl
 8008e1a:	e7dc      	b.n	8008dd6 <__lshift+0x52>
 8008e1c:	3904      	subs	r1, #4
 8008e1e:	f853 2b04 	ldr.w	r2, [r3], #4
 8008e22:	f841 2f04 	str.w	r2, [r1, #4]!
 8008e26:	459c      	cmp	ip, r3
 8008e28:	d8f9      	bhi.n	8008e1e <__lshift+0x9a>
 8008e2a:	e7e4      	b.n	8008df6 <__lshift+0x72>

08008e2c <__mcmp>:
 8008e2c:	6903      	ldr	r3, [r0, #16]
 8008e2e:	690a      	ldr	r2, [r1, #16]
 8008e30:	1a9b      	subs	r3, r3, r2
 8008e32:	b530      	push	{r4, r5, lr}
 8008e34:	d10c      	bne.n	8008e50 <__mcmp+0x24>
 8008e36:	0092      	lsls	r2, r2, #2
 8008e38:	3014      	adds	r0, #20
 8008e3a:	3114      	adds	r1, #20
 8008e3c:	1884      	adds	r4, r0, r2
 8008e3e:	4411      	add	r1, r2
 8008e40:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8008e44:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8008e48:	4295      	cmp	r5, r2
 8008e4a:	d003      	beq.n	8008e54 <__mcmp+0x28>
 8008e4c:	d305      	bcc.n	8008e5a <__mcmp+0x2e>
 8008e4e:	2301      	movs	r3, #1
 8008e50:	4618      	mov	r0, r3
 8008e52:	bd30      	pop	{r4, r5, pc}
 8008e54:	42a0      	cmp	r0, r4
 8008e56:	d3f3      	bcc.n	8008e40 <__mcmp+0x14>
 8008e58:	e7fa      	b.n	8008e50 <__mcmp+0x24>
 8008e5a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8008e5e:	e7f7      	b.n	8008e50 <__mcmp+0x24>

08008e60 <__mdiff>:
 8008e60:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008e64:	460d      	mov	r5, r1
 8008e66:	4607      	mov	r7, r0
 8008e68:	4611      	mov	r1, r2
 8008e6a:	4628      	mov	r0, r5
 8008e6c:	4614      	mov	r4, r2
 8008e6e:	f7ff ffdd 	bl	8008e2c <__mcmp>
 8008e72:	1e06      	subs	r6, r0, #0
 8008e74:	d108      	bne.n	8008e88 <__mdiff+0x28>
 8008e76:	4631      	mov	r1, r6
 8008e78:	4638      	mov	r0, r7
 8008e7a:	f7ff fd83 	bl	8008984 <_Balloc>
 8008e7e:	2301      	movs	r3, #1
 8008e80:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8008e84:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008e88:	bfa4      	itt	ge
 8008e8a:	4623      	movge	r3, r4
 8008e8c:	462c      	movge	r4, r5
 8008e8e:	4638      	mov	r0, r7
 8008e90:	6861      	ldr	r1, [r4, #4]
 8008e92:	bfa6      	itte	ge
 8008e94:	461d      	movge	r5, r3
 8008e96:	2600      	movge	r6, #0
 8008e98:	2601      	movlt	r6, #1
 8008e9a:	f7ff fd73 	bl	8008984 <_Balloc>
 8008e9e:	692b      	ldr	r3, [r5, #16]
 8008ea0:	60c6      	str	r6, [r0, #12]
 8008ea2:	6926      	ldr	r6, [r4, #16]
 8008ea4:	f105 0914 	add.w	r9, r5, #20
 8008ea8:	f104 0214 	add.w	r2, r4, #20
 8008eac:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8008eb0:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8008eb4:	f100 0514 	add.w	r5, r0, #20
 8008eb8:	f04f 0e00 	mov.w	lr, #0
 8008ebc:	f852 ab04 	ldr.w	sl, [r2], #4
 8008ec0:	f859 4b04 	ldr.w	r4, [r9], #4
 8008ec4:	fa1e f18a 	uxtah	r1, lr, sl
 8008ec8:	b2a3      	uxth	r3, r4
 8008eca:	1ac9      	subs	r1, r1, r3
 8008ecc:	0c23      	lsrs	r3, r4, #16
 8008ece:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8008ed2:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8008ed6:	b289      	uxth	r1, r1
 8008ed8:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8008edc:	45c8      	cmp	r8, r9
 8008ede:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8008ee2:	4694      	mov	ip, r2
 8008ee4:	f845 3b04 	str.w	r3, [r5], #4
 8008ee8:	d8e8      	bhi.n	8008ebc <__mdiff+0x5c>
 8008eea:	45bc      	cmp	ip, r7
 8008eec:	d304      	bcc.n	8008ef8 <__mdiff+0x98>
 8008eee:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8008ef2:	b183      	cbz	r3, 8008f16 <__mdiff+0xb6>
 8008ef4:	6106      	str	r6, [r0, #16]
 8008ef6:	e7c5      	b.n	8008e84 <__mdiff+0x24>
 8008ef8:	f85c 1b04 	ldr.w	r1, [ip], #4
 8008efc:	fa1e f381 	uxtah	r3, lr, r1
 8008f00:	141a      	asrs	r2, r3, #16
 8008f02:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8008f06:	b29b      	uxth	r3, r3
 8008f08:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008f0c:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8008f10:	f845 3b04 	str.w	r3, [r5], #4
 8008f14:	e7e9      	b.n	8008eea <__mdiff+0x8a>
 8008f16:	3e01      	subs	r6, #1
 8008f18:	e7e9      	b.n	8008eee <__mdiff+0x8e>
	...

08008f1c <__ulp>:
 8008f1c:	4b12      	ldr	r3, [pc, #72]	; (8008f68 <__ulp+0x4c>)
 8008f1e:	ee10 2a90 	vmov	r2, s1
 8008f22:	401a      	ands	r2, r3
 8008f24:	f1a2 7350 	sub.w	r3, r2, #54525952	; 0x3400000
 8008f28:	2b00      	cmp	r3, #0
 8008f2a:	dd04      	ble.n	8008f36 <__ulp+0x1a>
 8008f2c:	2000      	movs	r0, #0
 8008f2e:	4619      	mov	r1, r3
 8008f30:	ec41 0b10 	vmov	d0, r0, r1
 8008f34:	4770      	bx	lr
 8008f36:	425b      	negs	r3, r3
 8008f38:	151b      	asrs	r3, r3, #20
 8008f3a:	2b13      	cmp	r3, #19
 8008f3c:	f04f 0000 	mov.w	r0, #0
 8008f40:	f04f 0100 	mov.w	r1, #0
 8008f44:	dc04      	bgt.n	8008f50 <__ulp+0x34>
 8008f46:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8008f4a:	fa42 f103 	asr.w	r1, r2, r3
 8008f4e:	e7ef      	b.n	8008f30 <__ulp+0x14>
 8008f50:	3b14      	subs	r3, #20
 8008f52:	2b1e      	cmp	r3, #30
 8008f54:	f04f 0201 	mov.w	r2, #1
 8008f58:	bfda      	itte	le
 8008f5a:	f1c3 031f 	rsble	r3, r3, #31
 8008f5e:	fa02 f303 	lslle.w	r3, r2, r3
 8008f62:	4613      	movgt	r3, r2
 8008f64:	4618      	mov	r0, r3
 8008f66:	e7e3      	b.n	8008f30 <__ulp+0x14>
 8008f68:	7ff00000 	.word	0x7ff00000

08008f6c <__b2d>:
 8008f6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f6e:	6905      	ldr	r5, [r0, #16]
 8008f70:	f100 0714 	add.w	r7, r0, #20
 8008f74:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8008f78:	1f2e      	subs	r6, r5, #4
 8008f7a:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8008f7e:	4620      	mov	r0, r4
 8008f80:	f7ff fdc4 	bl	8008b0c <__hi0bits>
 8008f84:	f1c0 0320 	rsb	r3, r0, #32
 8008f88:	280a      	cmp	r0, #10
 8008f8a:	600b      	str	r3, [r1, #0]
 8008f8c:	f8df c074 	ldr.w	ip, [pc, #116]	; 8009004 <__b2d+0x98>
 8008f90:	dc14      	bgt.n	8008fbc <__b2d+0x50>
 8008f92:	f1c0 0e0b 	rsb	lr, r0, #11
 8008f96:	fa24 f10e 	lsr.w	r1, r4, lr
 8008f9a:	42b7      	cmp	r7, r6
 8008f9c:	ea41 030c 	orr.w	r3, r1, ip
 8008fa0:	bf34      	ite	cc
 8008fa2:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8008fa6:	2100      	movcs	r1, #0
 8008fa8:	3015      	adds	r0, #21
 8008faa:	fa04 f000 	lsl.w	r0, r4, r0
 8008fae:	fa21 f10e 	lsr.w	r1, r1, lr
 8008fb2:	ea40 0201 	orr.w	r2, r0, r1
 8008fb6:	ec43 2b10 	vmov	d0, r2, r3
 8008fba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008fbc:	42b7      	cmp	r7, r6
 8008fbe:	bf3a      	itte	cc
 8008fc0:	f1a5 0608 	subcc.w	r6, r5, #8
 8008fc4:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8008fc8:	2100      	movcs	r1, #0
 8008fca:	380b      	subs	r0, #11
 8008fcc:	d015      	beq.n	8008ffa <__b2d+0x8e>
 8008fce:	4084      	lsls	r4, r0
 8008fd0:	f1c0 0520 	rsb	r5, r0, #32
 8008fd4:	f044 547f 	orr.w	r4, r4, #1069547520	; 0x3fc00000
 8008fd8:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
 8008fdc:	42be      	cmp	r6, r7
 8008fde:	fa21 fc05 	lsr.w	ip, r1, r5
 8008fe2:	ea44 030c 	orr.w	r3, r4, ip
 8008fe6:	bf8c      	ite	hi
 8008fe8:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8008fec:	2400      	movls	r4, #0
 8008fee:	fa01 f000 	lsl.w	r0, r1, r0
 8008ff2:	40ec      	lsrs	r4, r5
 8008ff4:	ea40 0204 	orr.w	r2, r0, r4
 8008ff8:	e7dd      	b.n	8008fb6 <__b2d+0x4a>
 8008ffa:	ea44 030c 	orr.w	r3, r4, ip
 8008ffe:	460a      	mov	r2, r1
 8009000:	e7d9      	b.n	8008fb6 <__b2d+0x4a>
 8009002:	bf00      	nop
 8009004:	3ff00000 	.word	0x3ff00000

08009008 <__d2b>:
 8009008:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800900c:	460e      	mov	r6, r1
 800900e:	2101      	movs	r1, #1
 8009010:	ec59 8b10 	vmov	r8, r9, d0
 8009014:	4615      	mov	r5, r2
 8009016:	f7ff fcb5 	bl	8008984 <_Balloc>
 800901a:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800901e:	4607      	mov	r7, r0
 8009020:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009024:	bb34      	cbnz	r4, 8009074 <__d2b+0x6c>
 8009026:	9301      	str	r3, [sp, #4]
 8009028:	f1b8 0300 	subs.w	r3, r8, #0
 800902c:	d027      	beq.n	800907e <__d2b+0x76>
 800902e:	a802      	add	r0, sp, #8
 8009030:	f840 3d08 	str.w	r3, [r0, #-8]!
 8009034:	f7ff fd89 	bl	8008b4a <__lo0bits>
 8009038:	9900      	ldr	r1, [sp, #0]
 800903a:	b1f0      	cbz	r0, 800907a <__d2b+0x72>
 800903c:	9a01      	ldr	r2, [sp, #4]
 800903e:	f1c0 0320 	rsb	r3, r0, #32
 8009042:	fa02 f303 	lsl.w	r3, r2, r3
 8009046:	430b      	orrs	r3, r1
 8009048:	40c2      	lsrs	r2, r0
 800904a:	617b      	str	r3, [r7, #20]
 800904c:	9201      	str	r2, [sp, #4]
 800904e:	9b01      	ldr	r3, [sp, #4]
 8009050:	61bb      	str	r3, [r7, #24]
 8009052:	2b00      	cmp	r3, #0
 8009054:	bf14      	ite	ne
 8009056:	2102      	movne	r1, #2
 8009058:	2101      	moveq	r1, #1
 800905a:	6139      	str	r1, [r7, #16]
 800905c:	b1c4      	cbz	r4, 8009090 <__d2b+0x88>
 800905e:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8009062:	4404      	add	r4, r0
 8009064:	6034      	str	r4, [r6, #0]
 8009066:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800906a:	6028      	str	r0, [r5, #0]
 800906c:	4638      	mov	r0, r7
 800906e:	b003      	add	sp, #12
 8009070:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009074:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009078:	e7d5      	b.n	8009026 <__d2b+0x1e>
 800907a:	6179      	str	r1, [r7, #20]
 800907c:	e7e7      	b.n	800904e <__d2b+0x46>
 800907e:	a801      	add	r0, sp, #4
 8009080:	f7ff fd63 	bl	8008b4a <__lo0bits>
 8009084:	9b01      	ldr	r3, [sp, #4]
 8009086:	617b      	str	r3, [r7, #20]
 8009088:	2101      	movs	r1, #1
 800908a:	6139      	str	r1, [r7, #16]
 800908c:	3020      	adds	r0, #32
 800908e:	e7e5      	b.n	800905c <__d2b+0x54>
 8009090:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8009094:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8009098:	6030      	str	r0, [r6, #0]
 800909a:	6918      	ldr	r0, [r3, #16]
 800909c:	f7ff fd36 	bl	8008b0c <__hi0bits>
 80090a0:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 80090a4:	e7e1      	b.n	800906a <__d2b+0x62>

080090a6 <__ratio>:
 80090a6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80090aa:	4688      	mov	r8, r1
 80090ac:	4669      	mov	r1, sp
 80090ae:	4681      	mov	r9, r0
 80090b0:	f7ff ff5c 	bl	8008f6c <__b2d>
 80090b4:	a901      	add	r1, sp, #4
 80090b6:	4640      	mov	r0, r8
 80090b8:	ec57 6b10 	vmov	r6, r7, d0
 80090bc:	f7ff ff56 	bl	8008f6c <__b2d>
 80090c0:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80090c4:	f8d8 2010 	ldr.w	r2, [r8, #16]
 80090c8:	eba3 0c02 	sub.w	ip, r3, r2
 80090cc:	e9dd 3200 	ldrd	r3, r2, [sp]
 80090d0:	1a9b      	subs	r3, r3, r2
 80090d2:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 80090d6:	ec5b ab10 	vmov	sl, fp, d0
 80090da:	2b00      	cmp	r3, #0
 80090dc:	bfce      	itee	gt
 80090de:	463a      	movgt	r2, r7
 80090e0:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80090e4:	465a      	movle	r2, fp
 80090e6:	4659      	mov	r1, fp
 80090e8:	463d      	mov	r5, r7
 80090ea:	bfd4      	ite	le
 80090ec:	eb02 5103 	addle.w	r1, r2, r3, lsl #20
 80090f0:	eb02 5503 	addgt.w	r5, r2, r3, lsl #20
 80090f4:	4630      	mov	r0, r6
 80090f6:	ee10 2a10 	vmov	r2, s0
 80090fa:	460b      	mov	r3, r1
 80090fc:	4629      	mov	r1, r5
 80090fe:	f7f7 fba5 	bl	800084c <__aeabi_ddiv>
 8009102:	ec41 0b10 	vmov	d0, r0, r1
 8009106:	b003      	add	sp, #12
 8009108:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800910c <__copybits>:
 800910c:	3901      	subs	r1, #1
 800910e:	b510      	push	{r4, lr}
 8009110:	1149      	asrs	r1, r1, #5
 8009112:	6914      	ldr	r4, [r2, #16]
 8009114:	3101      	adds	r1, #1
 8009116:	f102 0314 	add.w	r3, r2, #20
 800911a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800911e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8009122:	42a3      	cmp	r3, r4
 8009124:	4602      	mov	r2, r0
 8009126:	d303      	bcc.n	8009130 <__copybits+0x24>
 8009128:	2300      	movs	r3, #0
 800912a:	428a      	cmp	r2, r1
 800912c:	d305      	bcc.n	800913a <__copybits+0x2e>
 800912e:	bd10      	pop	{r4, pc}
 8009130:	f853 2b04 	ldr.w	r2, [r3], #4
 8009134:	f840 2b04 	str.w	r2, [r0], #4
 8009138:	e7f3      	b.n	8009122 <__copybits+0x16>
 800913a:	f842 3b04 	str.w	r3, [r2], #4
 800913e:	e7f4      	b.n	800912a <__copybits+0x1e>

08009140 <__any_on>:
 8009140:	f100 0214 	add.w	r2, r0, #20
 8009144:	6900      	ldr	r0, [r0, #16]
 8009146:	114b      	asrs	r3, r1, #5
 8009148:	4298      	cmp	r0, r3
 800914a:	b510      	push	{r4, lr}
 800914c:	db11      	blt.n	8009172 <__any_on+0x32>
 800914e:	dd0a      	ble.n	8009166 <__any_on+0x26>
 8009150:	f011 011f 	ands.w	r1, r1, #31
 8009154:	d007      	beq.n	8009166 <__any_on+0x26>
 8009156:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800915a:	fa24 f001 	lsr.w	r0, r4, r1
 800915e:	fa00 f101 	lsl.w	r1, r0, r1
 8009162:	428c      	cmp	r4, r1
 8009164:	d10b      	bne.n	800917e <__any_on+0x3e>
 8009166:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800916a:	4293      	cmp	r3, r2
 800916c:	d803      	bhi.n	8009176 <__any_on+0x36>
 800916e:	2000      	movs	r0, #0
 8009170:	bd10      	pop	{r4, pc}
 8009172:	4603      	mov	r3, r0
 8009174:	e7f7      	b.n	8009166 <__any_on+0x26>
 8009176:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800917a:	2900      	cmp	r1, #0
 800917c:	d0f5      	beq.n	800916a <__any_on+0x2a>
 800917e:	2001      	movs	r0, #1
 8009180:	e7f6      	b.n	8009170 <__any_on+0x30>

08009182 <_calloc_r>:
 8009182:	b538      	push	{r3, r4, r5, lr}
 8009184:	fb02 f401 	mul.w	r4, r2, r1
 8009188:	4621      	mov	r1, r4
 800918a:	f000 f857 	bl	800923c <_malloc_r>
 800918e:	4605      	mov	r5, r0
 8009190:	b118      	cbz	r0, 800919a <_calloc_r+0x18>
 8009192:	4622      	mov	r2, r4
 8009194:	2100      	movs	r1, #0
 8009196:	f7fc fa26 	bl	80055e6 <memset>
 800919a:	4628      	mov	r0, r5
 800919c:	bd38      	pop	{r3, r4, r5, pc}
	...

080091a0 <_free_r>:
 80091a0:	b538      	push	{r3, r4, r5, lr}
 80091a2:	4605      	mov	r5, r0
 80091a4:	2900      	cmp	r1, #0
 80091a6:	d045      	beq.n	8009234 <_free_r+0x94>
 80091a8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80091ac:	1f0c      	subs	r4, r1, #4
 80091ae:	2b00      	cmp	r3, #0
 80091b0:	bfb8      	it	lt
 80091b2:	18e4      	addlt	r4, r4, r3
 80091b4:	f000 fc0f 	bl	80099d6 <__malloc_lock>
 80091b8:	4a1f      	ldr	r2, [pc, #124]	; (8009238 <_free_r+0x98>)
 80091ba:	6813      	ldr	r3, [r2, #0]
 80091bc:	4610      	mov	r0, r2
 80091be:	b933      	cbnz	r3, 80091ce <_free_r+0x2e>
 80091c0:	6063      	str	r3, [r4, #4]
 80091c2:	6014      	str	r4, [r2, #0]
 80091c4:	4628      	mov	r0, r5
 80091c6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80091ca:	f000 bc05 	b.w	80099d8 <__malloc_unlock>
 80091ce:	42a3      	cmp	r3, r4
 80091d0:	d90c      	bls.n	80091ec <_free_r+0x4c>
 80091d2:	6821      	ldr	r1, [r4, #0]
 80091d4:	1862      	adds	r2, r4, r1
 80091d6:	4293      	cmp	r3, r2
 80091d8:	bf04      	itt	eq
 80091da:	681a      	ldreq	r2, [r3, #0]
 80091dc:	685b      	ldreq	r3, [r3, #4]
 80091de:	6063      	str	r3, [r4, #4]
 80091e0:	bf04      	itt	eq
 80091e2:	1852      	addeq	r2, r2, r1
 80091e4:	6022      	streq	r2, [r4, #0]
 80091e6:	6004      	str	r4, [r0, #0]
 80091e8:	e7ec      	b.n	80091c4 <_free_r+0x24>
 80091ea:	4613      	mov	r3, r2
 80091ec:	685a      	ldr	r2, [r3, #4]
 80091ee:	b10a      	cbz	r2, 80091f4 <_free_r+0x54>
 80091f0:	42a2      	cmp	r2, r4
 80091f2:	d9fa      	bls.n	80091ea <_free_r+0x4a>
 80091f4:	6819      	ldr	r1, [r3, #0]
 80091f6:	1858      	adds	r0, r3, r1
 80091f8:	42a0      	cmp	r0, r4
 80091fa:	d10b      	bne.n	8009214 <_free_r+0x74>
 80091fc:	6820      	ldr	r0, [r4, #0]
 80091fe:	4401      	add	r1, r0
 8009200:	1858      	adds	r0, r3, r1
 8009202:	4282      	cmp	r2, r0
 8009204:	6019      	str	r1, [r3, #0]
 8009206:	d1dd      	bne.n	80091c4 <_free_r+0x24>
 8009208:	6810      	ldr	r0, [r2, #0]
 800920a:	6852      	ldr	r2, [r2, #4]
 800920c:	605a      	str	r2, [r3, #4]
 800920e:	4401      	add	r1, r0
 8009210:	6019      	str	r1, [r3, #0]
 8009212:	e7d7      	b.n	80091c4 <_free_r+0x24>
 8009214:	d902      	bls.n	800921c <_free_r+0x7c>
 8009216:	230c      	movs	r3, #12
 8009218:	602b      	str	r3, [r5, #0]
 800921a:	e7d3      	b.n	80091c4 <_free_r+0x24>
 800921c:	6820      	ldr	r0, [r4, #0]
 800921e:	1821      	adds	r1, r4, r0
 8009220:	428a      	cmp	r2, r1
 8009222:	bf04      	itt	eq
 8009224:	6811      	ldreq	r1, [r2, #0]
 8009226:	6852      	ldreq	r2, [r2, #4]
 8009228:	6062      	str	r2, [r4, #4]
 800922a:	bf04      	itt	eq
 800922c:	1809      	addeq	r1, r1, r0
 800922e:	6021      	streq	r1, [r4, #0]
 8009230:	605c      	str	r4, [r3, #4]
 8009232:	e7c7      	b.n	80091c4 <_free_r+0x24>
 8009234:	bd38      	pop	{r3, r4, r5, pc}
 8009236:	bf00      	nop
 8009238:	20000204 	.word	0x20000204

0800923c <_malloc_r>:
 800923c:	b570      	push	{r4, r5, r6, lr}
 800923e:	1ccd      	adds	r5, r1, #3
 8009240:	f025 0503 	bic.w	r5, r5, #3
 8009244:	3508      	adds	r5, #8
 8009246:	2d0c      	cmp	r5, #12
 8009248:	bf38      	it	cc
 800924a:	250c      	movcc	r5, #12
 800924c:	2d00      	cmp	r5, #0
 800924e:	4606      	mov	r6, r0
 8009250:	db01      	blt.n	8009256 <_malloc_r+0x1a>
 8009252:	42a9      	cmp	r1, r5
 8009254:	d903      	bls.n	800925e <_malloc_r+0x22>
 8009256:	230c      	movs	r3, #12
 8009258:	6033      	str	r3, [r6, #0]
 800925a:	2000      	movs	r0, #0
 800925c:	bd70      	pop	{r4, r5, r6, pc}
 800925e:	f000 fbba 	bl	80099d6 <__malloc_lock>
 8009262:	4a21      	ldr	r2, [pc, #132]	; (80092e8 <_malloc_r+0xac>)
 8009264:	6814      	ldr	r4, [r2, #0]
 8009266:	4621      	mov	r1, r4
 8009268:	b991      	cbnz	r1, 8009290 <_malloc_r+0x54>
 800926a:	4c20      	ldr	r4, [pc, #128]	; (80092ec <_malloc_r+0xb0>)
 800926c:	6823      	ldr	r3, [r4, #0]
 800926e:	b91b      	cbnz	r3, 8009278 <_malloc_r+0x3c>
 8009270:	4630      	mov	r0, r6
 8009272:	f000 facf 	bl	8009814 <_sbrk_r>
 8009276:	6020      	str	r0, [r4, #0]
 8009278:	4629      	mov	r1, r5
 800927a:	4630      	mov	r0, r6
 800927c:	f000 faca 	bl	8009814 <_sbrk_r>
 8009280:	1c43      	adds	r3, r0, #1
 8009282:	d124      	bne.n	80092ce <_malloc_r+0x92>
 8009284:	230c      	movs	r3, #12
 8009286:	6033      	str	r3, [r6, #0]
 8009288:	4630      	mov	r0, r6
 800928a:	f000 fba5 	bl	80099d8 <__malloc_unlock>
 800928e:	e7e4      	b.n	800925a <_malloc_r+0x1e>
 8009290:	680b      	ldr	r3, [r1, #0]
 8009292:	1b5b      	subs	r3, r3, r5
 8009294:	d418      	bmi.n	80092c8 <_malloc_r+0x8c>
 8009296:	2b0b      	cmp	r3, #11
 8009298:	d90f      	bls.n	80092ba <_malloc_r+0x7e>
 800929a:	600b      	str	r3, [r1, #0]
 800929c:	50cd      	str	r5, [r1, r3]
 800929e:	18cc      	adds	r4, r1, r3
 80092a0:	4630      	mov	r0, r6
 80092a2:	f000 fb99 	bl	80099d8 <__malloc_unlock>
 80092a6:	f104 000b 	add.w	r0, r4, #11
 80092aa:	1d23      	adds	r3, r4, #4
 80092ac:	f020 0007 	bic.w	r0, r0, #7
 80092b0:	1ac3      	subs	r3, r0, r3
 80092b2:	d0d3      	beq.n	800925c <_malloc_r+0x20>
 80092b4:	425a      	negs	r2, r3
 80092b6:	50e2      	str	r2, [r4, r3]
 80092b8:	e7d0      	b.n	800925c <_malloc_r+0x20>
 80092ba:	428c      	cmp	r4, r1
 80092bc:	684b      	ldr	r3, [r1, #4]
 80092be:	bf16      	itet	ne
 80092c0:	6063      	strne	r3, [r4, #4]
 80092c2:	6013      	streq	r3, [r2, #0]
 80092c4:	460c      	movne	r4, r1
 80092c6:	e7eb      	b.n	80092a0 <_malloc_r+0x64>
 80092c8:	460c      	mov	r4, r1
 80092ca:	6849      	ldr	r1, [r1, #4]
 80092cc:	e7cc      	b.n	8009268 <_malloc_r+0x2c>
 80092ce:	1cc4      	adds	r4, r0, #3
 80092d0:	f024 0403 	bic.w	r4, r4, #3
 80092d4:	42a0      	cmp	r0, r4
 80092d6:	d005      	beq.n	80092e4 <_malloc_r+0xa8>
 80092d8:	1a21      	subs	r1, r4, r0
 80092da:	4630      	mov	r0, r6
 80092dc:	f000 fa9a 	bl	8009814 <_sbrk_r>
 80092e0:	3001      	adds	r0, #1
 80092e2:	d0cf      	beq.n	8009284 <_malloc_r+0x48>
 80092e4:	6025      	str	r5, [r4, #0]
 80092e6:	e7db      	b.n	80092a0 <_malloc_r+0x64>
 80092e8:	20000204 	.word	0x20000204
 80092ec:	20000208 	.word	0x20000208

080092f0 <__ssputs_r>:
 80092f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80092f4:	688e      	ldr	r6, [r1, #8]
 80092f6:	429e      	cmp	r6, r3
 80092f8:	4682      	mov	sl, r0
 80092fa:	460c      	mov	r4, r1
 80092fc:	4690      	mov	r8, r2
 80092fe:	4699      	mov	r9, r3
 8009300:	d837      	bhi.n	8009372 <__ssputs_r+0x82>
 8009302:	898a      	ldrh	r2, [r1, #12]
 8009304:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8009308:	d031      	beq.n	800936e <__ssputs_r+0x7e>
 800930a:	6825      	ldr	r5, [r4, #0]
 800930c:	6909      	ldr	r1, [r1, #16]
 800930e:	1a6f      	subs	r7, r5, r1
 8009310:	6965      	ldr	r5, [r4, #20]
 8009312:	2302      	movs	r3, #2
 8009314:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009318:	fb95 f5f3 	sdiv	r5, r5, r3
 800931c:	f109 0301 	add.w	r3, r9, #1
 8009320:	443b      	add	r3, r7
 8009322:	429d      	cmp	r5, r3
 8009324:	bf38      	it	cc
 8009326:	461d      	movcc	r5, r3
 8009328:	0553      	lsls	r3, r2, #21
 800932a:	d530      	bpl.n	800938e <__ssputs_r+0x9e>
 800932c:	4629      	mov	r1, r5
 800932e:	f7ff ff85 	bl	800923c <_malloc_r>
 8009332:	4606      	mov	r6, r0
 8009334:	b950      	cbnz	r0, 800934c <__ssputs_r+0x5c>
 8009336:	230c      	movs	r3, #12
 8009338:	f8ca 3000 	str.w	r3, [sl]
 800933c:	89a3      	ldrh	r3, [r4, #12]
 800933e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009342:	81a3      	strh	r3, [r4, #12]
 8009344:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009348:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800934c:	463a      	mov	r2, r7
 800934e:	6921      	ldr	r1, [r4, #16]
 8009350:	f7fc f93e 	bl	80055d0 <memcpy>
 8009354:	89a3      	ldrh	r3, [r4, #12]
 8009356:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800935a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800935e:	81a3      	strh	r3, [r4, #12]
 8009360:	6126      	str	r6, [r4, #16]
 8009362:	6165      	str	r5, [r4, #20]
 8009364:	443e      	add	r6, r7
 8009366:	1bed      	subs	r5, r5, r7
 8009368:	6026      	str	r6, [r4, #0]
 800936a:	60a5      	str	r5, [r4, #8]
 800936c:	464e      	mov	r6, r9
 800936e:	454e      	cmp	r6, r9
 8009370:	d900      	bls.n	8009374 <__ssputs_r+0x84>
 8009372:	464e      	mov	r6, r9
 8009374:	4632      	mov	r2, r6
 8009376:	4641      	mov	r1, r8
 8009378:	6820      	ldr	r0, [r4, #0]
 800937a:	f000 fb13 	bl	80099a4 <memmove>
 800937e:	68a3      	ldr	r3, [r4, #8]
 8009380:	1b9b      	subs	r3, r3, r6
 8009382:	60a3      	str	r3, [r4, #8]
 8009384:	6823      	ldr	r3, [r4, #0]
 8009386:	441e      	add	r6, r3
 8009388:	6026      	str	r6, [r4, #0]
 800938a:	2000      	movs	r0, #0
 800938c:	e7dc      	b.n	8009348 <__ssputs_r+0x58>
 800938e:	462a      	mov	r2, r5
 8009390:	f000 fb23 	bl	80099da <_realloc_r>
 8009394:	4606      	mov	r6, r0
 8009396:	2800      	cmp	r0, #0
 8009398:	d1e2      	bne.n	8009360 <__ssputs_r+0x70>
 800939a:	6921      	ldr	r1, [r4, #16]
 800939c:	4650      	mov	r0, sl
 800939e:	f7ff feff 	bl	80091a0 <_free_r>
 80093a2:	e7c8      	b.n	8009336 <__ssputs_r+0x46>

080093a4 <_svfiprintf_r>:
 80093a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80093a8:	461d      	mov	r5, r3
 80093aa:	898b      	ldrh	r3, [r1, #12]
 80093ac:	061f      	lsls	r7, r3, #24
 80093ae:	b09d      	sub	sp, #116	; 0x74
 80093b0:	4680      	mov	r8, r0
 80093b2:	460c      	mov	r4, r1
 80093b4:	4616      	mov	r6, r2
 80093b6:	d50f      	bpl.n	80093d8 <_svfiprintf_r+0x34>
 80093b8:	690b      	ldr	r3, [r1, #16]
 80093ba:	b96b      	cbnz	r3, 80093d8 <_svfiprintf_r+0x34>
 80093bc:	2140      	movs	r1, #64	; 0x40
 80093be:	f7ff ff3d 	bl	800923c <_malloc_r>
 80093c2:	6020      	str	r0, [r4, #0]
 80093c4:	6120      	str	r0, [r4, #16]
 80093c6:	b928      	cbnz	r0, 80093d4 <_svfiprintf_r+0x30>
 80093c8:	230c      	movs	r3, #12
 80093ca:	f8c8 3000 	str.w	r3, [r8]
 80093ce:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80093d2:	e0c8      	b.n	8009566 <_svfiprintf_r+0x1c2>
 80093d4:	2340      	movs	r3, #64	; 0x40
 80093d6:	6163      	str	r3, [r4, #20]
 80093d8:	2300      	movs	r3, #0
 80093da:	9309      	str	r3, [sp, #36]	; 0x24
 80093dc:	2320      	movs	r3, #32
 80093de:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80093e2:	2330      	movs	r3, #48	; 0x30
 80093e4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80093e8:	9503      	str	r5, [sp, #12]
 80093ea:	f04f 0b01 	mov.w	fp, #1
 80093ee:	4637      	mov	r7, r6
 80093f0:	463d      	mov	r5, r7
 80093f2:	f815 3b01 	ldrb.w	r3, [r5], #1
 80093f6:	b10b      	cbz	r3, 80093fc <_svfiprintf_r+0x58>
 80093f8:	2b25      	cmp	r3, #37	; 0x25
 80093fa:	d13e      	bne.n	800947a <_svfiprintf_r+0xd6>
 80093fc:	ebb7 0a06 	subs.w	sl, r7, r6
 8009400:	d00b      	beq.n	800941a <_svfiprintf_r+0x76>
 8009402:	4653      	mov	r3, sl
 8009404:	4632      	mov	r2, r6
 8009406:	4621      	mov	r1, r4
 8009408:	4640      	mov	r0, r8
 800940a:	f7ff ff71 	bl	80092f0 <__ssputs_r>
 800940e:	3001      	adds	r0, #1
 8009410:	f000 80a4 	beq.w	800955c <_svfiprintf_r+0x1b8>
 8009414:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009416:	4453      	add	r3, sl
 8009418:	9309      	str	r3, [sp, #36]	; 0x24
 800941a:	783b      	ldrb	r3, [r7, #0]
 800941c:	2b00      	cmp	r3, #0
 800941e:	f000 809d 	beq.w	800955c <_svfiprintf_r+0x1b8>
 8009422:	2300      	movs	r3, #0
 8009424:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009428:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800942c:	9304      	str	r3, [sp, #16]
 800942e:	9307      	str	r3, [sp, #28]
 8009430:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009434:	931a      	str	r3, [sp, #104]	; 0x68
 8009436:	462f      	mov	r7, r5
 8009438:	2205      	movs	r2, #5
 800943a:	f817 1b01 	ldrb.w	r1, [r7], #1
 800943e:	4850      	ldr	r0, [pc, #320]	; (8009580 <_svfiprintf_r+0x1dc>)
 8009440:	f7f6 fece 	bl	80001e0 <memchr>
 8009444:	9b04      	ldr	r3, [sp, #16]
 8009446:	b9d0      	cbnz	r0, 800947e <_svfiprintf_r+0xda>
 8009448:	06d9      	lsls	r1, r3, #27
 800944a:	bf44      	itt	mi
 800944c:	2220      	movmi	r2, #32
 800944e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8009452:	071a      	lsls	r2, r3, #28
 8009454:	bf44      	itt	mi
 8009456:	222b      	movmi	r2, #43	; 0x2b
 8009458:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800945c:	782a      	ldrb	r2, [r5, #0]
 800945e:	2a2a      	cmp	r2, #42	; 0x2a
 8009460:	d015      	beq.n	800948e <_svfiprintf_r+0xea>
 8009462:	9a07      	ldr	r2, [sp, #28]
 8009464:	462f      	mov	r7, r5
 8009466:	2000      	movs	r0, #0
 8009468:	250a      	movs	r5, #10
 800946a:	4639      	mov	r1, r7
 800946c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009470:	3b30      	subs	r3, #48	; 0x30
 8009472:	2b09      	cmp	r3, #9
 8009474:	d94d      	bls.n	8009512 <_svfiprintf_r+0x16e>
 8009476:	b1b8      	cbz	r0, 80094a8 <_svfiprintf_r+0x104>
 8009478:	e00f      	b.n	800949a <_svfiprintf_r+0xf6>
 800947a:	462f      	mov	r7, r5
 800947c:	e7b8      	b.n	80093f0 <_svfiprintf_r+0x4c>
 800947e:	4a40      	ldr	r2, [pc, #256]	; (8009580 <_svfiprintf_r+0x1dc>)
 8009480:	1a80      	subs	r0, r0, r2
 8009482:	fa0b f000 	lsl.w	r0, fp, r0
 8009486:	4318      	orrs	r0, r3
 8009488:	9004      	str	r0, [sp, #16]
 800948a:	463d      	mov	r5, r7
 800948c:	e7d3      	b.n	8009436 <_svfiprintf_r+0x92>
 800948e:	9a03      	ldr	r2, [sp, #12]
 8009490:	1d11      	adds	r1, r2, #4
 8009492:	6812      	ldr	r2, [r2, #0]
 8009494:	9103      	str	r1, [sp, #12]
 8009496:	2a00      	cmp	r2, #0
 8009498:	db01      	blt.n	800949e <_svfiprintf_r+0xfa>
 800949a:	9207      	str	r2, [sp, #28]
 800949c:	e004      	b.n	80094a8 <_svfiprintf_r+0x104>
 800949e:	4252      	negs	r2, r2
 80094a0:	f043 0302 	orr.w	r3, r3, #2
 80094a4:	9207      	str	r2, [sp, #28]
 80094a6:	9304      	str	r3, [sp, #16]
 80094a8:	783b      	ldrb	r3, [r7, #0]
 80094aa:	2b2e      	cmp	r3, #46	; 0x2e
 80094ac:	d10c      	bne.n	80094c8 <_svfiprintf_r+0x124>
 80094ae:	787b      	ldrb	r3, [r7, #1]
 80094b0:	2b2a      	cmp	r3, #42	; 0x2a
 80094b2:	d133      	bne.n	800951c <_svfiprintf_r+0x178>
 80094b4:	9b03      	ldr	r3, [sp, #12]
 80094b6:	1d1a      	adds	r2, r3, #4
 80094b8:	681b      	ldr	r3, [r3, #0]
 80094ba:	9203      	str	r2, [sp, #12]
 80094bc:	2b00      	cmp	r3, #0
 80094be:	bfb8      	it	lt
 80094c0:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80094c4:	3702      	adds	r7, #2
 80094c6:	9305      	str	r3, [sp, #20]
 80094c8:	4d2e      	ldr	r5, [pc, #184]	; (8009584 <_svfiprintf_r+0x1e0>)
 80094ca:	7839      	ldrb	r1, [r7, #0]
 80094cc:	2203      	movs	r2, #3
 80094ce:	4628      	mov	r0, r5
 80094d0:	f7f6 fe86 	bl	80001e0 <memchr>
 80094d4:	b138      	cbz	r0, 80094e6 <_svfiprintf_r+0x142>
 80094d6:	2340      	movs	r3, #64	; 0x40
 80094d8:	1b40      	subs	r0, r0, r5
 80094da:	fa03 f000 	lsl.w	r0, r3, r0
 80094de:	9b04      	ldr	r3, [sp, #16]
 80094e0:	4303      	orrs	r3, r0
 80094e2:	3701      	adds	r7, #1
 80094e4:	9304      	str	r3, [sp, #16]
 80094e6:	7839      	ldrb	r1, [r7, #0]
 80094e8:	4827      	ldr	r0, [pc, #156]	; (8009588 <_svfiprintf_r+0x1e4>)
 80094ea:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80094ee:	2206      	movs	r2, #6
 80094f0:	1c7e      	adds	r6, r7, #1
 80094f2:	f7f6 fe75 	bl	80001e0 <memchr>
 80094f6:	2800      	cmp	r0, #0
 80094f8:	d038      	beq.n	800956c <_svfiprintf_r+0x1c8>
 80094fa:	4b24      	ldr	r3, [pc, #144]	; (800958c <_svfiprintf_r+0x1e8>)
 80094fc:	bb13      	cbnz	r3, 8009544 <_svfiprintf_r+0x1a0>
 80094fe:	9b03      	ldr	r3, [sp, #12]
 8009500:	3307      	adds	r3, #7
 8009502:	f023 0307 	bic.w	r3, r3, #7
 8009506:	3308      	adds	r3, #8
 8009508:	9303      	str	r3, [sp, #12]
 800950a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800950c:	444b      	add	r3, r9
 800950e:	9309      	str	r3, [sp, #36]	; 0x24
 8009510:	e76d      	b.n	80093ee <_svfiprintf_r+0x4a>
 8009512:	fb05 3202 	mla	r2, r5, r2, r3
 8009516:	2001      	movs	r0, #1
 8009518:	460f      	mov	r7, r1
 800951a:	e7a6      	b.n	800946a <_svfiprintf_r+0xc6>
 800951c:	2300      	movs	r3, #0
 800951e:	3701      	adds	r7, #1
 8009520:	9305      	str	r3, [sp, #20]
 8009522:	4619      	mov	r1, r3
 8009524:	250a      	movs	r5, #10
 8009526:	4638      	mov	r0, r7
 8009528:	f810 2b01 	ldrb.w	r2, [r0], #1
 800952c:	3a30      	subs	r2, #48	; 0x30
 800952e:	2a09      	cmp	r2, #9
 8009530:	d903      	bls.n	800953a <_svfiprintf_r+0x196>
 8009532:	2b00      	cmp	r3, #0
 8009534:	d0c8      	beq.n	80094c8 <_svfiprintf_r+0x124>
 8009536:	9105      	str	r1, [sp, #20]
 8009538:	e7c6      	b.n	80094c8 <_svfiprintf_r+0x124>
 800953a:	fb05 2101 	mla	r1, r5, r1, r2
 800953e:	2301      	movs	r3, #1
 8009540:	4607      	mov	r7, r0
 8009542:	e7f0      	b.n	8009526 <_svfiprintf_r+0x182>
 8009544:	ab03      	add	r3, sp, #12
 8009546:	9300      	str	r3, [sp, #0]
 8009548:	4622      	mov	r2, r4
 800954a:	4b11      	ldr	r3, [pc, #68]	; (8009590 <_svfiprintf_r+0x1ec>)
 800954c:	a904      	add	r1, sp, #16
 800954e:	4640      	mov	r0, r8
 8009550:	f7fc f8e6 	bl	8005720 <_printf_float>
 8009554:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 8009558:	4681      	mov	r9, r0
 800955a:	d1d6      	bne.n	800950a <_svfiprintf_r+0x166>
 800955c:	89a3      	ldrh	r3, [r4, #12]
 800955e:	065b      	lsls	r3, r3, #25
 8009560:	f53f af35 	bmi.w	80093ce <_svfiprintf_r+0x2a>
 8009564:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009566:	b01d      	add	sp, #116	; 0x74
 8009568:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800956c:	ab03      	add	r3, sp, #12
 800956e:	9300      	str	r3, [sp, #0]
 8009570:	4622      	mov	r2, r4
 8009572:	4b07      	ldr	r3, [pc, #28]	; (8009590 <_svfiprintf_r+0x1ec>)
 8009574:	a904      	add	r1, sp, #16
 8009576:	4640      	mov	r0, r8
 8009578:	f7fc fb88 	bl	8005c8c <_printf_i>
 800957c:	e7ea      	b.n	8009554 <_svfiprintf_r+0x1b0>
 800957e:	bf00      	nop
 8009580:	08009cec 	.word	0x08009cec
 8009584:	08009cf2 	.word	0x08009cf2
 8009588:	08009cf6 	.word	0x08009cf6
 800958c:	08005721 	.word	0x08005721
 8009590:	080092f1 	.word	0x080092f1

08009594 <__sfputc_r>:
 8009594:	6893      	ldr	r3, [r2, #8]
 8009596:	3b01      	subs	r3, #1
 8009598:	2b00      	cmp	r3, #0
 800959a:	b410      	push	{r4}
 800959c:	6093      	str	r3, [r2, #8]
 800959e:	da08      	bge.n	80095b2 <__sfputc_r+0x1e>
 80095a0:	6994      	ldr	r4, [r2, #24]
 80095a2:	42a3      	cmp	r3, r4
 80095a4:	db01      	blt.n	80095aa <__sfputc_r+0x16>
 80095a6:	290a      	cmp	r1, #10
 80095a8:	d103      	bne.n	80095b2 <__sfputc_r+0x1e>
 80095aa:	f85d 4b04 	ldr.w	r4, [sp], #4
 80095ae:	f7fd bdb1 	b.w	8007114 <__swbuf_r>
 80095b2:	6813      	ldr	r3, [r2, #0]
 80095b4:	1c58      	adds	r0, r3, #1
 80095b6:	6010      	str	r0, [r2, #0]
 80095b8:	7019      	strb	r1, [r3, #0]
 80095ba:	4608      	mov	r0, r1
 80095bc:	f85d 4b04 	ldr.w	r4, [sp], #4
 80095c0:	4770      	bx	lr

080095c2 <__sfputs_r>:
 80095c2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80095c4:	4606      	mov	r6, r0
 80095c6:	460f      	mov	r7, r1
 80095c8:	4614      	mov	r4, r2
 80095ca:	18d5      	adds	r5, r2, r3
 80095cc:	42ac      	cmp	r4, r5
 80095ce:	d101      	bne.n	80095d4 <__sfputs_r+0x12>
 80095d0:	2000      	movs	r0, #0
 80095d2:	e007      	b.n	80095e4 <__sfputs_r+0x22>
 80095d4:	463a      	mov	r2, r7
 80095d6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80095da:	4630      	mov	r0, r6
 80095dc:	f7ff ffda 	bl	8009594 <__sfputc_r>
 80095e0:	1c43      	adds	r3, r0, #1
 80095e2:	d1f3      	bne.n	80095cc <__sfputs_r+0xa>
 80095e4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080095e8 <_vfiprintf_r>:
 80095e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80095ec:	460c      	mov	r4, r1
 80095ee:	b09d      	sub	sp, #116	; 0x74
 80095f0:	4617      	mov	r7, r2
 80095f2:	461d      	mov	r5, r3
 80095f4:	4606      	mov	r6, r0
 80095f6:	b118      	cbz	r0, 8009600 <_vfiprintf_r+0x18>
 80095f8:	6983      	ldr	r3, [r0, #24]
 80095fa:	b90b      	cbnz	r3, 8009600 <_vfiprintf_r+0x18>
 80095fc:	f7fe fd80 	bl	8008100 <__sinit>
 8009600:	4b7c      	ldr	r3, [pc, #496]	; (80097f4 <_vfiprintf_r+0x20c>)
 8009602:	429c      	cmp	r4, r3
 8009604:	d158      	bne.n	80096b8 <_vfiprintf_r+0xd0>
 8009606:	6874      	ldr	r4, [r6, #4]
 8009608:	89a3      	ldrh	r3, [r4, #12]
 800960a:	0718      	lsls	r0, r3, #28
 800960c:	d55e      	bpl.n	80096cc <_vfiprintf_r+0xe4>
 800960e:	6923      	ldr	r3, [r4, #16]
 8009610:	2b00      	cmp	r3, #0
 8009612:	d05b      	beq.n	80096cc <_vfiprintf_r+0xe4>
 8009614:	2300      	movs	r3, #0
 8009616:	9309      	str	r3, [sp, #36]	; 0x24
 8009618:	2320      	movs	r3, #32
 800961a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800961e:	2330      	movs	r3, #48	; 0x30
 8009620:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009624:	9503      	str	r5, [sp, #12]
 8009626:	f04f 0b01 	mov.w	fp, #1
 800962a:	46b8      	mov	r8, r7
 800962c:	4645      	mov	r5, r8
 800962e:	f815 3b01 	ldrb.w	r3, [r5], #1
 8009632:	b10b      	cbz	r3, 8009638 <_vfiprintf_r+0x50>
 8009634:	2b25      	cmp	r3, #37	; 0x25
 8009636:	d154      	bne.n	80096e2 <_vfiprintf_r+0xfa>
 8009638:	ebb8 0a07 	subs.w	sl, r8, r7
 800963c:	d00b      	beq.n	8009656 <_vfiprintf_r+0x6e>
 800963e:	4653      	mov	r3, sl
 8009640:	463a      	mov	r2, r7
 8009642:	4621      	mov	r1, r4
 8009644:	4630      	mov	r0, r6
 8009646:	f7ff ffbc 	bl	80095c2 <__sfputs_r>
 800964a:	3001      	adds	r0, #1
 800964c:	f000 80c2 	beq.w	80097d4 <_vfiprintf_r+0x1ec>
 8009650:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009652:	4453      	add	r3, sl
 8009654:	9309      	str	r3, [sp, #36]	; 0x24
 8009656:	f898 3000 	ldrb.w	r3, [r8]
 800965a:	2b00      	cmp	r3, #0
 800965c:	f000 80ba 	beq.w	80097d4 <_vfiprintf_r+0x1ec>
 8009660:	2300      	movs	r3, #0
 8009662:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009666:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800966a:	9304      	str	r3, [sp, #16]
 800966c:	9307      	str	r3, [sp, #28]
 800966e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009672:	931a      	str	r3, [sp, #104]	; 0x68
 8009674:	46a8      	mov	r8, r5
 8009676:	2205      	movs	r2, #5
 8009678:	f818 1b01 	ldrb.w	r1, [r8], #1
 800967c:	485e      	ldr	r0, [pc, #376]	; (80097f8 <_vfiprintf_r+0x210>)
 800967e:	f7f6 fdaf 	bl	80001e0 <memchr>
 8009682:	9b04      	ldr	r3, [sp, #16]
 8009684:	bb78      	cbnz	r0, 80096e6 <_vfiprintf_r+0xfe>
 8009686:	06d9      	lsls	r1, r3, #27
 8009688:	bf44      	itt	mi
 800968a:	2220      	movmi	r2, #32
 800968c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8009690:	071a      	lsls	r2, r3, #28
 8009692:	bf44      	itt	mi
 8009694:	222b      	movmi	r2, #43	; 0x2b
 8009696:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800969a:	782a      	ldrb	r2, [r5, #0]
 800969c:	2a2a      	cmp	r2, #42	; 0x2a
 800969e:	d02a      	beq.n	80096f6 <_vfiprintf_r+0x10e>
 80096a0:	9a07      	ldr	r2, [sp, #28]
 80096a2:	46a8      	mov	r8, r5
 80096a4:	2000      	movs	r0, #0
 80096a6:	250a      	movs	r5, #10
 80096a8:	4641      	mov	r1, r8
 80096aa:	f811 3b01 	ldrb.w	r3, [r1], #1
 80096ae:	3b30      	subs	r3, #48	; 0x30
 80096b0:	2b09      	cmp	r3, #9
 80096b2:	d969      	bls.n	8009788 <_vfiprintf_r+0x1a0>
 80096b4:	b360      	cbz	r0, 8009710 <_vfiprintf_r+0x128>
 80096b6:	e024      	b.n	8009702 <_vfiprintf_r+0x11a>
 80096b8:	4b50      	ldr	r3, [pc, #320]	; (80097fc <_vfiprintf_r+0x214>)
 80096ba:	429c      	cmp	r4, r3
 80096bc:	d101      	bne.n	80096c2 <_vfiprintf_r+0xda>
 80096be:	68b4      	ldr	r4, [r6, #8]
 80096c0:	e7a2      	b.n	8009608 <_vfiprintf_r+0x20>
 80096c2:	4b4f      	ldr	r3, [pc, #316]	; (8009800 <_vfiprintf_r+0x218>)
 80096c4:	429c      	cmp	r4, r3
 80096c6:	bf08      	it	eq
 80096c8:	68f4      	ldreq	r4, [r6, #12]
 80096ca:	e79d      	b.n	8009608 <_vfiprintf_r+0x20>
 80096cc:	4621      	mov	r1, r4
 80096ce:	4630      	mov	r0, r6
 80096d0:	f7fd fd72 	bl	80071b8 <__swsetup_r>
 80096d4:	2800      	cmp	r0, #0
 80096d6:	d09d      	beq.n	8009614 <_vfiprintf_r+0x2c>
 80096d8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80096dc:	b01d      	add	sp, #116	; 0x74
 80096de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80096e2:	46a8      	mov	r8, r5
 80096e4:	e7a2      	b.n	800962c <_vfiprintf_r+0x44>
 80096e6:	4a44      	ldr	r2, [pc, #272]	; (80097f8 <_vfiprintf_r+0x210>)
 80096e8:	1a80      	subs	r0, r0, r2
 80096ea:	fa0b f000 	lsl.w	r0, fp, r0
 80096ee:	4318      	orrs	r0, r3
 80096f0:	9004      	str	r0, [sp, #16]
 80096f2:	4645      	mov	r5, r8
 80096f4:	e7be      	b.n	8009674 <_vfiprintf_r+0x8c>
 80096f6:	9a03      	ldr	r2, [sp, #12]
 80096f8:	1d11      	adds	r1, r2, #4
 80096fa:	6812      	ldr	r2, [r2, #0]
 80096fc:	9103      	str	r1, [sp, #12]
 80096fe:	2a00      	cmp	r2, #0
 8009700:	db01      	blt.n	8009706 <_vfiprintf_r+0x11e>
 8009702:	9207      	str	r2, [sp, #28]
 8009704:	e004      	b.n	8009710 <_vfiprintf_r+0x128>
 8009706:	4252      	negs	r2, r2
 8009708:	f043 0302 	orr.w	r3, r3, #2
 800970c:	9207      	str	r2, [sp, #28]
 800970e:	9304      	str	r3, [sp, #16]
 8009710:	f898 3000 	ldrb.w	r3, [r8]
 8009714:	2b2e      	cmp	r3, #46	; 0x2e
 8009716:	d10e      	bne.n	8009736 <_vfiprintf_r+0x14e>
 8009718:	f898 3001 	ldrb.w	r3, [r8, #1]
 800971c:	2b2a      	cmp	r3, #42	; 0x2a
 800971e:	d138      	bne.n	8009792 <_vfiprintf_r+0x1aa>
 8009720:	9b03      	ldr	r3, [sp, #12]
 8009722:	1d1a      	adds	r2, r3, #4
 8009724:	681b      	ldr	r3, [r3, #0]
 8009726:	9203      	str	r2, [sp, #12]
 8009728:	2b00      	cmp	r3, #0
 800972a:	bfb8      	it	lt
 800972c:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8009730:	f108 0802 	add.w	r8, r8, #2
 8009734:	9305      	str	r3, [sp, #20]
 8009736:	4d33      	ldr	r5, [pc, #204]	; (8009804 <_vfiprintf_r+0x21c>)
 8009738:	f898 1000 	ldrb.w	r1, [r8]
 800973c:	2203      	movs	r2, #3
 800973e:	4628      	mov	r0, r5
 8009740:	f7f6 fd4e 	bl	80001e0 <memchr>
 8009744:	b140      	cbz	r0, 8009758 <_vfiprintf_r+0x170>
 8009746:	2340      	movs	r3, #64	; 0x40
 8009748:	1b40      	subs	r0, r0, r5
 800974a:	fa03 f000 	lsl.w	r0, r3, r0
 800974e:	9b04      	ldr	r3, [sp, #16]
 8009750:	4303      	orrs	r3, r0
 8009752:	f108 0801 	add.w	r8, r8, #1
 8009756:	9304      	str	r3, [sp, #16]
 8009758:	f898 1000 	ldrb.w	r1, [r8]
 800975c:	482a      	ldr	r0, [pc, #168]	; (8009808 <_vfiprintf_r+0x220>)
 800975e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009762:	2206      	movs	r2, #6
 8009764:	f108 0701 	add.w	r7, r8, #1
 8009768:	f7f6 fd3a 	bl	80001e0 <memchr>
 800976c:	2800      	cmp	r0, #0
 800976e:	d037      	beq.n	80097e0 <_vfiprintf_r+0x1f8>
 8009770:	4b26      	ldr	r3, [pc, #152]	; (800980c <_vfiprintf_r+0x224>)
 8009772:	bb1b      	cbnz	r3, 80097bc <_vfiprintf_r+0x1d4>
 8009774:	9b03      	ldr	r3, [sp, #12]
 8009776:	3307      	adds	r3, #7
 8009778:	f023 0307 	bic.w	r3, r3, #7
 800977c:	3308      	adds	r3, #8
 800977e:	9303      	str	r3, [sp, #12]
 8009780:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009782:	444b      	add	r3, r9
 8009784:	9309      	str	r3, [sp, #36]	; 0x24
 8009786:	e750      	b.n	800962a <_vfiprintf_r+0x42>
 8009788:	fb05 3202 	mla	r2, r5, r2, r3
 800978c:	2001      	movs	r0, #1
 800978e:	4688      	mov	r8, r1
 8009790:	e78a      	b.n	80096a8 <_vfiprintf_r+0xc0>
 8009792:	2300      	movs	r3, #0
 8009794:	f108 0801 	add.w	r8, r8, #1
 8009798:	9305      	str	r3, [sp, #20]
 800979a:	4619      	mov	r1, r3
 800979c:	250a      	movs	r5, #10
 800979e:	4640      	mov	r0, r8
 80097a0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80097a4:	3a30      	subs	r2, #48	; 0x30
 80097a6:	2a09      	cmp	r2, #9
 80097a8:	d903      	bls.n	80097b2 <_vfiprintf_r+0x1ca>
 80097aa:	2b00      	cmp	r3, #0
 80097ac:	d0c3      	beq.n	8009736 <_vfiprintf_r+0x14e>
 80097ae:	9105      	str	r1, [sp, #20]
 80097b0:	e7c1      	b.n	8009736 <_vfiprintf_r+0x14e>
 80097b2:	fb05 2101 	mla	r1, r5, r1, r2
 80097b6:	2301      	movs	r3, #1
 80097b8:	4680      	mov	r8, r0
 80097ba:	e7f0      	b.n	800979e <_vfiprintf_r+0x1b6>
 80097bc:	ab03      	add	r3, sp, #12
 80097be:	9300      	str	r3, [sp, #0]
 80097c0:	4622      	mov	r2, r4
 80097c2:	4b13      	ldr	r3, [pc, #76]	; (8009810 <_vfiprintf_r+0x228>)
 80097c4:	a904      	add	r1, sp, #16
 80097c6:	4630      	mov	r0, r6
 80097c8:	f7fb ffaa 	bl	8005720 <_printf_float>
 80097cc:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 80097d0:	4681      	mov	r9, r0
 80097d2:	d1d5      	bne.n	8009780 <_vfiprintf_r+0x198>
 80097d4:	89a3      	ldrh	r3, [r4, #12]
 80097d6:	065b      	lsls	r3, r3, #25
 80097d8:	f53f af7e 	bmi.w	80096d8 <_vfiprintf_r+0xf0>
 80097dc:	9809      	ldr	r0, [sp, #36]	; 0x24
 80097de:	e77d      	b.n	80096dc <_vfiprintf_r+0xf4>
 80097e0:	ab03      	add	r3, sp, #12
 80097e2:	9300      	str	r3, [sp, #0]
 80097e4:	4622      	mov	r2, r4
 80097e6:	4b0a      	ldr	r3, [pc, #40]	; (8009810 <_vfiprintf_r+0x228>)
 80097e8:	a904      	add	r1, sp, #16
 80097ea:	4630      	mov	r0, r6
 80097ec:	f7fc fa4e 	bl	8005c8c <_printf_i>
 80097f0:	e7ec      	b.n	80097cc <_vfiprintf_r+0x1e4>
 80097f2:	bf00      	nop
 80097f4:	08009ba0 	.word	0x08009ba0
 80097f8:	08009cec 	.word	0x08009cec
 80097fc:	08009bc0 	.word	0x08009bc0
 8009800:	08009b80 	.word	0x08009b80
 8009804:	08009cf2 	.word	0x08009cf2
 8009808:	08009cf6 	.word	0x08009cf6
 800980c:	08005721 	.word	0x08005721
 8009810:	080095c3 	.word	0x080095c3

08009814 <_sbrk_r>:
 8009814:	b538      	push	{r3, r4, r5, lr}
 8009816:	4c06      	ldr	r4, [pc, #24]	; (8009830 <_sbrk_r+0x1c>)
 8009818:	2300      	movs	r3, #0
 800981a:	4605      	mov	r5, r0
 800981c:	4608      	mov	r0, r1
 800981e:	6023      	str	r3, [r4, #0]
 8009820:	f7f7 fe4c 	bl	80014bc <_sbrk>
 8009824:	1c43      	adds	r3, r0, #1
 8009826:	d102      	bne.n	800982e <_sbrk_r+0x1a>
 8009828:	6823      	ldr	r3, [r4, #0]
 800982a:	b103      	cbz	r3, 800982e <_sbrk_r+0x1a>
 800982c:	602b      	str	r3, [r5, #0]
 800982e:	bd38      	pop	{r3, r4, r5, pc}
 8009830:	2000044c 	.word	0x2000044c

08009834 <__sread>:
 8009834:	b510      	push	{r4, lr}
 8009836:	460c      	mov	r4, r1
 8009838:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800983c:	f000 f8f4 	bl	8009a28 <_read_r>
 8009840:	2800      	cmp	r0, #0
 8009842:	bfab      	itete	ge
 8009844:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8009846:	89a3      	ldrhlt	r3, [r4, #12]
 8009848:	181b      	addge	r3, r3, r0
 800984a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800984e:	bfac      	ite	ge
 8009850:	6563      	strge	r3, [r4, #84]	; 0x54
 8009852:	81a3      	strhlt	r3, [r4, #12]
 8009854:	bd10      	pop	{r4, pc}

08009856 <__swrite>:
 8009856:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800985a:	461f      	mov	r7, r3
 800985c:	898b      	ldrh	r3, [r1, #12]
 800985e:	05db      	lsls	r3, r3, #23
 8009860:	4605      	mov	r5, r0
 8009862:	460c      	mov	r4, r1
 8009864:	4616      	mov	r6, r2
 8009866:	d505      	bpl.n	8009874 <__swrite+0x1e>
 8009868:	2302      	movs	r3, #2
 800986a:	2200      	movs	r2, #0
 800986c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009870:	f000 f886 	bl	8009980 <_lseek_r>
 8009874:	89a3      	ldrh	r3, [r4, #12]
 8009876:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800987a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800987e:	81a3      	strh	r3, [r4, #12]
 8009880:	4632      	mov	r2, r6
 8009882:	463b      	mov	r3, r7
 8009884:	4628      	mov	r0, r5
 8009886:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800988a:	f000 b835 	b.w	80098f8 <_write_r>

0800988e <__sseek>:
 800988e:	b510      	push	{r4, lr}
 8009890:	460c      	mov	r4, r1
 8009892:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009896:	f000 f873 	bl	8009980 <_lseek_r>
 800989a:	1c43      	adds	r3, r0, #1
 800989c:	89a3      	ldrh	r3, [r4, #12]
 800989e:	bf15      	itete	ne
 80098a0:	6560      	strne	r0, [r4, #84]	; 0x54
 80098a2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80098a6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80098aa:	81a3      	strheq	r3, [r4, #12]
 80098ac:	bf18      	it	ne
 80098ae:	81a3      	strhne	r3, [r4, #12]
 80098b0:	bd10      	pop	{r4, pc}

080098b2 <__sclose>:
 80098b2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80098b6:	f000 b831 	b.w	800991c <_close_r>

080098ba <strncmp>:
 80098ba:	b510      	push	{r4, lr}
 80098bc:	b16a      	cbz	r2, 80098da <strncmp+0x20>
 80098be:	3901      	subs	r1, #1
 80098c0:	1884      	adds	r4, r0, r2
 80098c2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80098c6:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 80098ca:	4293      	cmp	r3, r2
 80098cc:	d103      	bne.n	80098d6 <strncmp+0x1c>
 80098ce:	42a0      	cmp	r0, r4
 80098d0:	d001      	beq.n	80098d6 <strncmp+0x1c>
 80098d2:	2b00      	cmp	r3, #0
 80098d4:	d1f5      	bne.n	80098c2 <strncmp+0x8>
 80098d6:	1a98      	subs	r0, r3, r2
 80098d8:	bd10      	pop	{r4, pc}
 80098da:	4610      	mov	r0, r2
 80098dc:	e7fc      	b.n	80098d8 <strncmp+0x1e>

080098de <__ascii_wctomb>:
 80098de:	b149      	cbz	r1, 80098f4 <__ascii_wctomb+0x16>
 80098e0:	2aff      	cmp	r2, #255	; 0xff
 80098e2:	bf85      	ittet	hi
 80098e4:	238a      	movhi	r3, #138	; 0x8a
 80098e6:	6003      	strhi	r3, [r0, #0]
 80098e8:	700a      	strbls	r2, [r1, #0]
 80098ea:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 80098ee:	bf98      	it	ls
 80098f0:	2001      	movls	r0, #1
 80098f2:	4770      	bx	lr
 80098f4:	4608      	mov	r0, r1
 80098f6:	4770      	bx	lr

080098f8 <_write_r>:
 80098f8:	b538      	push	{r3, r4, r5, lr}
 80098fa:	4c07      	ldr	r4, [pc, #28]	; (8009918 <_write_r+0x20>)
 80098fc:	4605      	mov	r5, r0
 80098fe:	4608      	mov	r0, r1
 8009900:	4611      	mov	r1, r2
 8009902:	2200      	movs	r2, #0
 8009904:	6022      	str	r2, [r4, #0]
 8009906:	461a      	mov	r2, r3
 8009908:	f7f7 fd87 	bl	800141a <_write>
 800990c:	1c43      	adds	r3, r0, #1
 800990e:	d102      	bne.n	8009916 <_write_r+0x1e>
 8009910:	6823      	ldr	r3, [r4, #0]
 8009912:	b103      	cbz	r3, 8009916 <_write_r+0x1e>
 8009914:	602b      	str	r3, [r5, #0]
 8009916:	bd38      	pop	{r3, r4, r5, pc}
 8009918:	2000044c 	.word	0x2000044c

0800991c <_close_r>:
 800991c:	b538      	push	{r3, r4, r5, lr}
 800991e:	4c06      	ldr	r4, [pc, #24]	; (8009938 <_close_r+0x1c>)
 8009920:	2300      	movs	r3, #0
 8009922:	4605      	mov	r5, r0
 8009924:	4608      	mov	r0, r1
 8009926:	6023      	str	r3, [r4, #0]
 8009928:	f7f7 fd93 	bl	8001452 <_close>
 800992c:	1c43      	adds	r3, r0, #1
 800992e:	d102      	bne.n	8009936 <_close_r+0x1a>
 8009930:	6823      	ldr	r3, [r4, #0]
 8009932:	b103      	cbz	r3, 8009936 <_close_r+0x1a>
 8009934:	602b      	str	r3, [r5, #0]
 8009936:	bd38      	pop	{r3, r4, r5, pc}
 8009938:	2000044c 	.word	0x2000044c

0800993c <_fstat_r>:
 800993c:	b538      	push	{r3, r4, r5, lr}
 800993e:	4c07      	ldr	r4, [pc, #28]	; (800995c <_fstat_r+0x20>)
 8009940:	2300      	movs	r3, #0
 8009942:	4605      	mov	r5, r0
 8009944:	4608      	mov	r0, r1
 8009946:	4611      	mov	r1, r2
 8009948:	6023      	str	r3, [r4, #0]
 800994a:	f7f7 fd8e 	bl	800146a <_fstat>
 800994e:	1c43      	adds	r3, r0, #1
 8009950:	d102      	bne.n	8009958 <_fstat_r+0x1c>
 8009952:	6823      	ldr	r3, [r4, #0]
 8009954:	b103      	cbz	r3, 8009958 <_fstat_r+0x1c>
 8009956:	602b      	str	r3, [r5, #0]
 8009958:	bd38      	pop	{r3, r4, r5, pc}
 800995a:	bf00      	nop
 800995c:	2000044c 	.word	0x2000044c

08009960 <_isatty_r>:
 8009960:	b538      	push	{r3, r4, r5, lr}
 8009962:	4c06      	ldr	r4, [pc, #24]	; (800997c <_isatty_r+0x1c>)
 8009964:	2300      	movs	r3, #0
 8009966:	4605      	mov	r5, r0
 8009968:	4608      	mov	r0, r1
 800996a:	6023      	str	r3, [r4, #0]
 800996c:	f7f7 fd8d 	bl	800148a <_isatty>
 8009970:	1c43      	adds	r3, r0, #1
 8009972:	d102      	bne.n	800997a <_isatty_r+0x1a>
 8009974:	6823      	ldr	r3, [r4, #0]
 8009976:	b103      	cbz	r3, 800997a <_isatty_r+0x1a>
 8009978:	602b      	str	r3, [r5, #0]
 800997a:	bd38      	pop	{r3, r4, r5, pc}
 800997c:	2000044c 	.word	0x2000044c

08009980 <_lseek_r>:
 8009980:	b538      	push	{r3, r4, r5, lr}
 8009982:	4c07      	ldr	r4, [pc, #28]	; (80099a0 <_lseek_r+0x20>)
 8009984:	4605      	mov	r5, r0
 8009986:	4608      	mov	r0, r1
 8009988:	4611      	mov	r1, r2
 800998a:	2200      	movs	r2, #0
 800998c:	6022      	str	r2, [r4, #0]
 800998e:	461a      	mov	r2, r3
 8009990:	f7f7 fd86 	bl	80014a0 <_lseek>
 8009994:	1c43      	adds	r3, r0, #1
 8009996:	d102      	bne.n	800999e <_lseek_r+0x1e>
 8009998:	6823      	ldr	r3, [r4, #0]
 800999a:	b103      	cbz	r3, 800999e <_lseek_r+0x1e>
 800999c:	602b      	str	r3, [r5, #0]
 800999e:	bd38      	pop	{r3, r4, r5, pc}
 80099a0:	2000044c 	.word	0x2000044c

080099a4 <memmove>:
 80099a4:	4288      	cmp	r0, r1
 80099a6:	b510      	push	{r4, lr}
 80099a8:	eb01 0302 	add.w	r3, r1, r2
 80099ac:	d807      	bhi.n	80099be <memmove+0x1a>
 80099ae:	1e42      	subs	r2, r0, #1
 80099b0:	4299      	cmp	r1, r3
 80099b2:	d00a      	beq.n	80099ca <memmove+0x26>
 80099b4:	f811 4b01 	ldrb.w	r4, [r1], #1
 80099b8:	f802 4f01 	strb.w	r4, [r2, #1]!
 80099bc:	e7f8      	b.n	80099b0 <memmove+0xc>
 80099be:	4283      	cmp	r3, r0
 80099c0:	d9f5      	bls.n	80099ae <memmove+0xa>
 80099c2:	1881      	adds	r1, r0, r2
 80099c4:	1ad2      	subs	r2, r2, r3
 80099c6:	42d3      	cmn	r3, r2
 80099c8:	d100      	bne.n	80099cc <memmove+0x28>
 80099ca:	bd10      	pop	{r4, pc}
 80099cc:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80099d0:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80099d4:	e7f7      	b.n	80099c6 <memmove+0x22>

080099d6 <__malloc_lock>:
 80099d6:	4770      	bx	lr

080099d8 <__malloc_unlock>:
 80099d8:	4770      	bx	lr

080099da <_realloc_r>:
 80099da:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80099dc:	4607      	mov	r7, r0
 80099de:	4614      	mov	r4, r2
 80099e0:	460e      	mov	r6, r1
 80099e2:	b921      	cbnz	r1, 80099ee <_realloc_r+0x14>
 80099e4:	4611      	mov	r1, r2
 80099e6:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80099ea:	f7ff bc27 	b.w	800923c <_malloc_r>
 80099ee:	b922      	cbnz	r2, 80099fa <_realloc_r+0x20>
 80099f0:	f7ff fbd6 	bl	80091a0 <_free_r>
 80099f4:	4625      	mov	r5, r4
 80099f6:	4628      	mov	r0, r5
 80099f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80099fa:	f000 f827 	bl	8009a4c <_malloc_usable_size_r>
 80099fe:	42a0      	cmp	r0, r4
 8009a00:	d20f      	bcs.n	8009a22 <_realloc_r+0x48>
 8009a02:	4621      	mov	r1, r4
 8009a04:	4638      	mov	r0, r7
 8009a06:	f7ff fc19 	bl	800923c <_malloc_r>
 8009a0a:	4605      	mov	r5, r0
 8009a0c:	2800      	cmp	r0, #0
 8009a0e:	d0f2      	beq.n	80099f6 <_realloc_r+0x1c>
 8009a10:	4631      	mov	r1, r6
 8009a12:	4622      	mov	r2, r4
 8009a14:	f7fb fddc 	bl	80055d0 <memcpy>
 8009a18:	4631      	mov	r1, r6
 8009a1a:	4638      	mov	r0, r7
 8009a1c:	f7ff fbc0 	bl	80091a0 <_free_r>
 8009a20:	e7e9      	b.n	80099f6 <_realloc_r+0x1c>
 8009a22:	4635      	mov	r5, r6
 8009a24:	e7e7      	b.n	80099f6 <_realloc_r+0x1c>
	...

08009a28 <_read_r>:
 8009a28:	b538      	push	{r3, r4, r5, lr}
 8009a2a:	4c07      	ldr	r4, [pc, #28]	; (8009a48 <_read_r+0x20>)
 8009a2c:	4605      	mov	r5, r0
 8009a2e:	4608      	mov	r0, r1
 8009a30:	4611      	mov	r1, r2
 8009a32:	2200      	movs	r2, #0
 8009a34:	6022      	str	r2, [r4, #0]
 8009a36:	461a      	mov	r2, r3
 8009a38:	f7f7 fcd2 	bl	80013e0 <_read>
 8009a3c:	1c43      	adds	r3, r0, #1
 8009a3e:	d102      	bne.n	8009a46 <_read_r+0x1e>
 8009a40:	6823      	ldr	r3, [r4, #0]
 8009a42:	b103      	cbz	r3, 8009a46 <_read_r+0x1e>
 8009a44:	602b      	str	r3, [r5, #0]
 8009a46:	bd38      	pop	{r3, r4, r5, pc}
 8009a48:	2000044c 	.word	0x2000044c

08009a4c <_malloc_usable_size_r>:
 8009a4c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009a50:	1f18      	subs	r0, r3, #4
 8009a52:	2b00      	cmp	r3, #0
 8009a54:	bfbc      	itt	lt
 8009a56:	580b      	ldrlt	r3, [r1, r0]
 8009a58:	18c0      	addlt	r0, r0, r3
 8009a5a:	4770      	bx	lr

08009a5c <_init>:
 8009a5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009a5e:	bf00      	nop
 8009a60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009a62:	bc08      	pop	{r3}
 8009a64:	469e      	mov	lr, r3
 8009a66:	4770      	bx	lr

08009a68 <_fini>:
 8009a68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009a6a:	bf00      	nop
 8009a6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009a6e:	bc08      	pop	{r3}
 8009a70:	469e      	mov	lr, r3
 8009a72:	4770      	bx	lr
