{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701534221582 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701534221582 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 02 21:53:41 2023 " "Processing started: Sat Dec 02 21:53:41 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701534221582 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701534221582 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processor -c processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701534221582 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701534222250 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701534222250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_8.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder_8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder_8 " "Found entity 1: adder_8" {  } { { "adder_8.sv" "" { Text "E:/5th_sem/DSD/Processor/adder_8.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701534242957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701534242957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_32.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder_32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder_32 " "Found entity 1: adder_32" {  } { { "adder_32.sv" "" { Text "E:/5th_sem/DSD/Processor/adder_32.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701534242959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701534242959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.sv" "" { Text "E:/5th_sem/DSD/Processor/pc.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701534242963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701534242963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ins_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file ins_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ins_memory " "Found entity 1: ins_memory" {  } { { "ins_memory.sv" "" { Text "E:/5th_sem/DSD/Processor/ins_memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701534242966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701534242966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_filesv.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg_filesv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_filesv " "Found entity 1: reg_filesv" {  } { { "reg_filesv.sv" "" { Text "E:/5th_sem/DSD/Processor/reg_filesv.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701534242968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701534242968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "E:/5th_sem/DSD/Processor/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701534242971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701534242971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.sv 1 1 " "Found 1 design units, including 1 entities, in source file datamemory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datamemory " "Found entity 1: datamemory" {  } { { "datamemory.sv" "" { Text "E:/5th_sem/DSD/Processor/datamemory.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701534242974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701534242974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.sv" "" { Text "E:/5th_sem/DSD/Processor/datapath.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701534242976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701534242976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc_tb " "Found entity 1: pc_tb" {  } { { "pc_tb.sv" "" { Text "E:/5th_sem/DSD/Processor/pc_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701534242979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701534242979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_ins_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_ins_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_ins_memory " "Found entity 1: tb_ins_memory" {  } { { "tb_ins_memory.sv" "" { Text "E:/5th_sem/DSD/Processor/tb_ins_memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701534242982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701534242982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.sv" "" { Text "E:/5th_sem/DSD/Processor/mux2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701534242984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701534242984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_with_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc_with_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc_with_adder " "Found entity 1: pc_with_adder" {  } { { "pc_with_adder.sv" "" { Text "E:/5th_sem/DSD/Processor/pc_with_adder.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701534242986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701534242986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_pc_with_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_pc_with_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_pc_with_adder " "Found entity 1: tb_pc_with_adder" {  } { { "tb_pc_with_adder.sv" "" { Text "E:/5th_sem/DSD/Processor/tb_pc_with_adder.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701534242988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701534242988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_adder_8.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_adder_8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_adder_8 " "Found entity 1: tb_adder_8" {  } { { "tb_adder_8.sv" "" { Text "E:/5th_sem/DSD/Processor/tb_adder_8.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701534242991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701534242991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_pc_with_adder_2.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_pc_with_adder_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_pc_with_adder_2 " "Found entity 1: tb_pc_with_adder_2" {  } { { "tb_pc_with_adder_2.sv" "" { Text "E:/5th_sem/DSD/Processor/tb_pc_with_adder_2.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701534242994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701534242994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcsv.sv 0 0 " "Found 0 design units, including 0 entities, in source file pcsv.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701534242995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_with_adder_regfiles.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc_with_adder_regfiles.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc_with_adder_regfiles " "Found entity 1: pc_with_adder_regfiles" {  } { { "pc_with_adder_regfiles.sv" "" { Text "E:/5th_sem/DSD/Processor/pc_with_adder_regfiles.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701534242998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701534242998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_pc_with_adder_regfiles.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_pc_with_adder_regfiles.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_pc_with_adder_regfiles " "Found entity 1: tb_pc_with_adder_regfiles" {  } { { "tb_pc_with_adder_regfiles.sv" "" { Text "E:/5th_sem/DSD/Processor/tb_pc_with_adder_regfiles.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701534243001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701534243001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_reg_filesv.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_reg_filesv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_reg_filesv " "Found entity 1: tb_reg_filesv" {  } { { "tb_reg_filesv.sv" "" { Text "E:/5th_sem/DSD/Processor/tb_reg_filesv.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701534243004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701534243004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_with_adder_3.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc_with_adder_3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc_with_adder_3 " "Found entity 1: pc_with_adder_3" {  } { { "pc_with_adder_3.sv" "" { Text "E:/5th_sem/DSD/Processor/pc_with_adder_3.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701534243007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701534243007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_pc_with_adder_3.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_pc_with_adder_3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_pc_with_adder_3 " "Found entity 1: tb_pc_with_adder_3" {  } { { "tb_pc_with_adder_3.sv" "" { Text "E:/5th_sem/DSD/Processor/tb_pc_with_adder_3.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701534243010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701534243010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_with_adder_4.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc_with_adder_4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc_with_adder_4 " "Found entity 1: pc_with_adder_4" {  } { { "pc_with_adder_4.sv" "" { Text "E:/5th_sem/DSD/Processor/pc_with_adder_4.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701534243012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701534243012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_riscsv.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_riscsv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_riscsv " "Found entity 1: alu_riscsv" {  } { { "alu_riscsv.sv" "" { Text "E:/5th_sem/DSD/Processor/alu_riscsv.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701534243015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701534243015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_pc_with_adder_4.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_pc_with_adder_4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_pc_with_adder_4 " "Found entity 1: tb_pc_with_adder_4" {  } { { "tb_pc_with_adder_4.sv" "" { Text "E:/5th_sem/DSD/Processor/tb_pc_with_adder_4.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701534243018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701534243018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_with_adder_5.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc_with_adder_5.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc_with_adder_5 " "Found entity 1: pc_with_adder_5" {  } { { "pc_with_adder_5.sv" "" { Text "E:/5th_sem/DSD/Processor/pc_with_adder_5.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701534243021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701534243021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_pc_with_adder_5.sv 1 1 " "Found 1 design units, including 1 entities, in source file test_pc_with_adder_5.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test_pc_with_adder_5 " "Found entity 1: test_pc_with_adder_5" {  } { { "test_pc_with_adder_5.sv" "" { Text "E:/5th_sem/DSD/Processor/test_pc_with_adder_5.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701534243024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701534243024 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "imm_gen.sv(17) " "Verilog HDL warning at imm_gen.sv(17): extended using \"x\" or \"z\"" {  } { { "imm_gen.sv" "" { Text "E:/5th_sem/DSD/Processor/imm_gen.sv" 17 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1701534243027 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "imm_gen.sv(22) " "Verilog HDL warning at imm_gen.sv(22): extended using \"x\" or \"z\"" {  } { { "imm_gen.sv" "" { Text "E:/5th_sem/DSD/Processor/imm_gen.sv" 22 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1701534243028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imm_gen.sv 1 1 " "Found 1 design units, including 1 entities, in source file imm_gen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imm_gen " "Found entity 1: imm_gen" {  } { { "imm_gen.sv" "" { Text "E:/5th_sem/DSD/Processor/imm_gen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701534243029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701534243029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_imm_gen.sv 1 1 " "Found 1 design units, including 1 entities, in source file test_imm_gen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test_imm_gen " "Found entity 1: test_imm_gen" {  } { { "test_imm_gen.sv" "" { Text "E:/5th_sem/DSD/Processor/test_imm_gen.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701534243032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701534243032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux32.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux32 " "Found entity 1: mux32" {  } { { "mux32.sv" "" { Text "E:/5th_sem/DSD/Processor/mux32.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701534243034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701534243034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file data_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "data_mem.sv" "" { Text "E:/5th_sem/DSD/Processor/data_mem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701534243036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701534243036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_data_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file test_data_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test_data_mem " "Found entity 1: test_data_mem" {  } { { "test_data_mem.sv" "" { Text "E:/5th_sem/DSD/Processor/test_data_mem.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701534243038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701534243038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_with_adder_6.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc_with_adder_6.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc_with_adder_6 " "Found entity 1: pc_with_adder_6" {  } { { "pc_with_adder_6.sv" "" { Text "E:/5th_sem/DSD/Processor/pc_with_adder_6.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701534243041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701534243041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_pc_with_adder_6.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_pc_with_adder_6.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_pc_with_adder_6 " "Found entity 1: tb_pc_with_adder_6" {  } { { "tb_pc_with_adder_6.sv" "" { Text "E:/5th_sem/DSD/Processor/tb_pc_with_adder_6.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701534243044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701534243044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file main_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_controller " "Found entity 1: main_controller" {  } { { "main_controller.sv" "" { Text "E:/5th_sem/DSD/Processor/main_controller.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701534243047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701534243047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_dec.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_dec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_dec " "Found entity 1: alu_dec" {  } { { "alu_dec.sv" "" { Text "E:/5th_sem/DSD/Processor/alu_dec.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701534243049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701534243049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "with_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file with_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 with_controller " "Found entity 1: with_controller" {  } { { "with_controller.sv" "" { Text "E:/5th_sem/DSD/Processor/with_controller.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701534243051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701534243051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_with_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_with_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_with_controller " "Found entity 1: testbench_with_controller" {  } { { "testbench_with_controller.sv" "" { Text "E:/5th_sem/DSD/Processor/testbench_with_controller.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701534243054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701534243054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_extractor_for_load.sv 1 1 " "Found 1 design units, including 1 entities, in source file data_extractor_for_load.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_extractor_for_load " "Found entity 1: data_extractor_for_load" {  } { { "data_extractor_for_load.sv" "" { Text "E:/5th_sem/DSD/Processor/data_extractor_for_load.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701534243056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701534243056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_extractor_for_store.sv 1 1 " "Found 1 design units, including 1 entities, in source file data_extractor_for_store.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_extractor_for_store " "Found entity 1: data_extractor_for_store" {  } { { "data_extractor_for_store.sv" "" { Text "E:/5th_sem/DSD/Processor/data_extractor_for_store.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701534243058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701534243058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "with_controller_and_extractor.sv 1 1 " "Found 1 design units, including 1 entities, in source file with_controller_and_extractor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 with_controller_and_extractor " "Found entity 1: with_controller_and_extractor" {  } { { "with_controller_and_extractor.sv" "" { Text "E:/5th_sem/DSD/Processor/with_controller_and_extractor.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701534243063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701534243063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_with_controller_and_extractor.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_with_controller_and_extractor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_with_controller_and_extractor " "Found entity 1: testbench_with_controller_and_extractor" {  } { { "testbench_with_controller_and_extractor.sv" "" { Text "E:/5th_sem/DSD/Processor/testbench_with_controller_and_extractor.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701534243065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701534243065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "with_controller_and_extractor_branch.sv 1 1 " "Found 1 design units, including 1 entities, in source file with_controller_and_extractor_branch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 with_controller_and_extractor_branch " "Found entity 1: with_controller_and_extractor_branch" {  } { { "with_controller_and_extractor_branch.sv" "" { Text "E:/5th_sem/DSD/Processor/with_controller_and_extractor_branch.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701534243068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701534243068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_gate.sv 1 1 " "Found 1 design units, including 1 entities, in source file and_gate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 and_gate " "Found entity 1: and_gate" {  } { { "and_gate.sv" "" { Text "E:/5th_sem/DSD/Processor/and_gate.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701534243071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701534243071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_with_controller_and_extractor_branch.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_with_controller_and_extractor_branch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_with_controller_and_extractor_branch " "Found entity 1: testbench_with_controller_and_extractor_branch" {  } { { "testbench_with_controller_and_extractor_branch.sv" "" { Text "E:/5th_sem/DSD/Processor/testbench_with_controller_and_extractor_branch.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701534243073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701534243073 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Con_BLT Con_blt branch_unit.sv(6) " "Verilog HDL Declaration information at branch_unit.sv(6): object \"Con_BLT\" differs only in case from object \"Con_blt\" in the same scope" {  } { { "branch_unit.sv" "" { Text "E:/5th_sem/DSD/Processor/branch_unit.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701534243076 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Con_BGT Con_bgt branch_unit.sv(7) " "Verilog HDL Declaration information at branch_unit.sv(7): object \"Con_BGT\" differs only in case from object \"Con_bgt\" in the same scope" {  } { { "branch_unit.sv" "" { Text "E:/5th_sem/DSD/Processor/branch_unit.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701534243076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branch_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file branch_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 branch_unit " "Found entity 1: branch_unit" {  } { { "branch_unit.sv" "" { Text "E:/5th_sem/DSD/Processor/branch_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701534243076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701534243076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_data_path.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_data_path.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_data_path " "Found entity 1: final_data_path" {  } { { "final_data_path.sv" "" { Text "E:/5th_sem/DSD/Processor/final_data_path.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701534243079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701534243079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_final_data_path.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_final_data_path.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_final_data_path " "Found entity 1: tb_final_data_path" {  } { { "tb_final_data_path.sv" "" { Text "E:/5th_sem/DSD/Processor/tb_final_data_path.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701534243082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701534243082 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "32 tb_data_extractor_for_store.sv(28) " "Verilog HDL Expression warning at tb_data_extractor_for_store.sv(28): truncated literal to match 32 bits" {  } { { "tb_data_extractor_for_store.sv" "" { Text "E:/5th_sem/DSD/Processor/tb_data_extractor_for_store.sv" 28 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1701534243085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_data_extractor_for_store.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_data_extractor_for_store.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_data_extractor_for_store " "Found entity 1: tb_data_extractor_for_store" {  } { { "tb_data_extractor_for_store.sv" "" { Text "E:/5th_sem/DSD/Processor/tb_data_extractor_for_store.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701534243085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701534243085 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Con_BLT Con_blt tb_branch_unit.sv(5) " "Verilog HDL Declaration information at tb_branch_unit.sv(5): object \"Con_BLT\" differs only in case from object \"Con_blt\" in the same scope" {  } { { "tb_branch_unit.sv" "" { Text "E:/5th_sem/DSD/Processor/tb_branch_unit.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701534243088 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Con_BGT Con_bgt tb_branch_unit.sv(5) " "Verilog HDL Declaration information at tb_branch_unit.sv(5): object \"Con_BGT\" differs only in case from object \"Con_bgt\" in the same scope" {  } { { "tb_branch_unit.sv" "" { Text "E:/5th_sem/DSD/Processor/tb_branch_unit.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701534243088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_branch_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_branch_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_branch_unit " "Found entity 1: tb_branch_unit" {  } { { "tb_branch_unit.sv" "" { Text "E:/5th_sem/DSD/Processor/tb_branch_unit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701534243089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701534243089 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mux_2bit.sv(14) " "Verilog HDL warning at mux_2bit.sv(14): extended using \"x\" or \"z\"" {  } { { "mux_2bit.sv" "" { Text "E:/5th_sem/DSD/Processor/mux_2bit.sv" 14 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1701534243091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_2bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2bit " "Found entity 1: mux_2bit" {  } { { "mux_2bit.sv" "" { Text "E:/5th_sem/DSD/Processor/mux_2bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701534243092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701534243092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_data_path_02.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_data_path_02.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_data_path_02 " "Found entity 1: final_data_path_02" {  } { { "final_data_path_02.sv" "" { Text "E:/5th_sem/DSD/Processor/final_data_path_02.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701534243095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701534243095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_final_data_path_02.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_final_data_path_02.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_final_data_path_02 " "Found entity 1: tb_final_data_path_02" {  } { { "tb_final_data_path_02.sv" "" { Text "E:/5th_sem/DSD/Processor/tb_final_data_path_02.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701534243098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701534243098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_data_path_03.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_data_path_03.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_data_path_03 " "Found entity 1: final_data_path_03" {  } { { "final_data_path_03.sv" "" { Text "E:/5th_sem/DSD/Processor/final_data_path_03.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701534243101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701534243101 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BR main_controller.sv(33) " "Verilog HDL Implicit Net warning at main_controller.sv(33): created implicit net for \"BR\"" {  } { { "main_controller.sv" "" { Text "E:/5th_sem/DSD/Processor/main_controller.sv" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701534243103 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "store_extractor final_data_path_03.sv(97) " "Verilog HDL Implicit Net warning at final_data_path_03.sv(97): created implicit net for \"store_extractor\"" {  } { { "final_data_path_03.sv" "" { Text "E:/5th_sem/DSD/Processor/final_data_path_03.sv" 97 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701534243103 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "final_data_path_02 " "Elaborating entity \"final_data_path_02\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701534243265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:pc_module " "Elaborating entity \"pc\" for hierarchy \"pc:pc_module\"" {  } { { "final_data_path_02.sv" "pc_module" { Text "E:/5th_sem/DSD/Processor/final_data_path_02.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701534243293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_8 adder_8:pcadd " "Elaborating entity \"adder_8\" for hierarchy \"adder_8:pcadd\"" {  } { { "final_data_path_02.sv" "pcadd" { Text "E:/5th_sem/DSD/Processor/final_data_path_02.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701534243315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ins_memory ins_memory:ins_mem " "Elaborating entity \"ins_memory\" for hierarchy \"ins_memory:ins_mem\"" {  } { { "final_data_path_02.sv" "ins_mem" { Text "E:/5th_sem/DSD/Processor/final_data_path_02.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701534243328 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ins_mem\[1..3\] 0 ins_memory.sv(7) " "Net \"ins_mem\[1..3\]\" at ins_memory.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "ins_memory.sv" "" { Text "E:/5th_sem/DSD/Processor/ins_memory.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701534243347 "|final_data_path_02|ins_memory:ins_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ins_mem\[5..7\] 0 ins_memory.sv(7) " "Net \"ins_mem\[5..7\]\" at ins_memory.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "ins_memory.sv" "" { Text "E:/5th_sem/DSD/Processor/ins_memory.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701534243347 "|final_data_path_02|ins_memory:ins_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ins_mem\[9..11\] 0 ins_memory.sv(7) " "Net \"ins_mem\[9..11\]\" at ins_memory.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "ins_memory.sv" "" { Text "E:/5th_sem/DSD/Processor/ins_memory.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701534243347 "|final_data_path_02|ins_memory:ins_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ins_mem\[13..15\] 0 ins_memory.sv(7) " "Net \"ins_mem\[13..15\]\" at ins_memory.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "ins_memory.sv" "" { Text "E:/5th_sem/DSD/Processor/ins_memory.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701534243347 "|final_data_path_02|ins_memory:ins_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ins_mem\[17..19\] 0 ins_memory.sv(7) " "Net \"ins_mem\[17..19\]\" at ins_memory.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "ins_memory.sv" "" { Text "E:/5th_sem/DSD/Processor/ins_memory.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701534243347 "|final_data_path_02|ins_memory:ins_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ins_mem\[21..23\] 0 ins_memory.sv(7) " "Net \"ins_mem\[21..23\]\" at ins_memory.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "ins_memory.sv" "" { Text "E:/5th_sem/DSD/Processor/ins_memory.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701534243347 "|final_data_path_02|ins_memory:ins_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ins_mem\[25..27\] 0 ins_memory.sv(7) " "Net \"ins_mem\[25..27\]\" at ins_memory.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "ins_memory.sv" "" { Text "E:/5th_sem/DSD/Processor/ins_memory.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701534243347 "|final_data_path_02|ins_memory:ins_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ins_mem\[29..31\] 0 ins_memory.sv(7) " "Net \"ins_mem\[29..31\]\" at ins_memory.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "ins_memory.sv" "" { Text "E:/5th_sem/DSD/Processor/ins_memory.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701534243347 "|final_data_path_02|ins_memory:ins_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ins_mem\[33..35\] 0 ins_memory.sv(7) " "Net \"ins_mem\[33..35\]\" at ins_memory.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "ins_memory.sv" "" { Text "E:/5th_sem/DSD/Processor/ins_memory.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701534243347 "|final_data_path_02|ins_memory:ins_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ins_mem\[37..39\] 0 ins_memory.sv(7) " "Net \"ins_mem\[37..39\]\" at ins_memory.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "ins_memory.sv" "" { Text "E:/5th_sem/DSD/Processor/ins_memory.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701534243348 "|final_data_path_02|ins_memory:ins_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ins_mem\[41..43\] 0 ins_memory.sv(7) " "Net \"ins_mem\[41..43\]\" at ins_memory.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "ins_memory.sv" "" { Text "E:/5th_sem/DSD/Processor/ins_memory.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701534243348 "|final_data_path_02|ins_memory:ins_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ins_mem\[45..47\] 0 ins_memory.sv(7) " "Net \"ins_mem\[45..47\]\" at ins_memory.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "ins_memory.sv" "" { Text "E:/5th_sem/DSD/Processor/ins_memory.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701534243348 "|final_data_path_02|ins_memory:ins_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ins_mem\[49..51\] 0 ins_memory.sv(7) " "Net \"ins_mem\[49..51\]\" at ins_memory.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "ins_memory.sv" "" { Text "E:/5th_sem/DSD/Processor/ins_memory.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701534243348 "|final_data_path_02|ins_memory:ins_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ins_mem\[53..55\] 0 ins_memory.sv(7) " "Net \"ins_mem\[53..55\]\" at ins_memory.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "ins_memory.sv" "" { Text "E:/5th_sem/DSD/Processor/ins_memory.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701534243348 "|final_data_path_02|ins_memory:ins_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ins_mem\[57..59\] 0 ins_memory.sv(7) " "Net \"ins_mem\[57..59\]\" at ins_memory.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "ins_memory.sv" "" { Text "E:/5th_sem/DSD/Processor/ins_memory.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701534243348 "|final_data_path_02|ins_memory:ins_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ins_mem\[61..63\] 0 ins_memory.sv(7) " "Net \"ins_mem\[61..63\]\" at ins_memory.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "ins_memory.sv" "" { Text "E:/5th_sem/DSD/Processor/ins_memory.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701534243348 "|final_data_path_02|ins_memory:ins_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ins_mem\[65..67\] 0 ins_memory.sv(7) " "Net \"ins_mem\[65..67\]\" at ins_memory.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "ins_memory.sv" "" { Text "E:/5th_sem/DSD/Processor/ins_memory.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701534243348 "|final_data_path_02|ins_memory:ins_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ins_mem\[69..71\] 0 ins_memory.sv(7) " "Net \"ins_mem\[69..71\]\" at ins_memory.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "ins_memory.sv" "" { Text "E:/5th_sem/DSD/Processor/ins_memory.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701534243348 "|final_data_path_02|ins_memory:ins_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ins_mem\[73..75\] 0 ins_memory.sv(7) " "Net \"ins_mem\[73..75\]\" at ins_memory.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "ins_memory.sv" "" { Text "E:/5th_sem/DSD/Processor/ins_memory.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701534243348 "|final_data_path_02|ins_memory:ins_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ins_mem\[77..79\] 0 ins_memory.sv(7) " "Net \"ins_mem\[77..79\]\" at ins_memory.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "ins_memory.sv" "" { Text "E:/5th_sem/DSD/Processor/ins_memory.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701534243348 "|final_data_path_02|ins_memory:ins_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ins_mem\[81..83\] 0 ins_memory.sv(7) " "Net \"ins_mem\[81..83\]\" at ins_memory.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "ins_memory.sv" "" { Text "E:/5th_sem/DSD/Processor/ins_memory.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701534243348 "|final_data_path_02|ins_memory:ins_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ins_mem\[85..87\] 0 ins_memory.sv(7) " "Net \"ins_mem\[85..87\]\" at ins_memory.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "ins_memory.sv" "" { Text "E:/5th_sem/DSD/Processor/ins_memory.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701534243348 "|final_data_path_02|ins_memory:ins_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ins_mem\[89..91\] 0 ins_memory.sv(7) " "Net \"ins_mem\[89..91\]\" at ins_memory.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "ins_memory.sv" "" { Text "E:/5th_sem/DSD/Processor/ins_memory.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701534243348 "|final_data_path_02|ins_memory:ins_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ins_mem\[93..95\] 0 ins_memory.sv(7) " "Net \"ins_mem\[93..95\]\" at ins_memory.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "ins_memory.sv" "" { Text "E:/5th_sem/DSD/Processor/ins_memory.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701534243348 "|final_data_path_02|ins_memory:ins_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ins_mem\[97..99\] 0 ins_memory.sv(7) " "Net \"ins_mem\[97..99\]\" at ins_memory.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "ins_memory.sv" "" { Text "E:/5th_sem/DSD/Processor/ins_memory.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701534243348 "|final_data_path_02|ins_memory:ins_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ins_mem\[101..103\] 0 ins_memory.sv(7) " "Net \"ins_mem\[101..103\]\" at ins_memory.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "ins_memory.sv" "" { Text "E:/5th_sem/DSD/Processor/ins_memory.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701534243348 "|final_data_path_02|ins_memory:ins_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ins_mem\[105..107\] 0 ins_memory.sv(7) " "Net \"ins_mem\[105..107\]\" at ins_memory.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "ins_memory.sv" "" { Text "E:/5th_sem/DSD/Processor/ins_memory.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701534243348 "|final_data_path_02|ins_memory:ins_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ins_mem\[109..111\] 0 ins_memory.sv(7) " "Net \"ins_mem\[109..111\]\" at ins_memory.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "ins_memory.sv" "" { Text "E:/5th_sem/DSD/Processor/ins_memory.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701534243348 "|final_data_path_02|ins_memory:ins_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ins_mem\[113..115\] 0 ins_memory.sv(7) " "Net \"ins_mem\[113..115\]\" at ins_memory.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "ins_memory.sv" "" { Text "E:/5th_sem/DSD/Processor/ins_memory.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701534243349 "|final_data_path_02|ins_memory:ins_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ins_mem\[117..119\] 0 ins_memory.sv(7) " "Net \"ins_mem\[117..119\]\" at ins_memory.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "ins_memory.sv" "" { Text "E:/5th_sem/DSD/Processor/ins_memory.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701534243349 "|final_data_path_02|ins_memory:ins_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ins_mem\[121..123\] 0 ins_memory.sv(7) " "Net \"ins_mem\[121..123\]\" at ins_memory.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "ins_memory.sv" "" { Text "E:/5th_sem/DSD/Processor/ins_memory.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701534243349 "|final_data_path_02|ins_memory:ins_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ins_mem\[125..255\] 0 ins_memory.sv(7) " "Net \"ins_mem\[125..255\]\" at ins_memory.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "ins_memory.sv" "" { Text "E:/5th_sem/DSD/Processor/ins_memory.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701534243349 "|final_data_path_02|ins_memory:ins_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_filesv reg_filesv:reg_file " "Elaborating entity \"reg_filesv\" for hierarchy \"reg_filesv:reg_file\"" {  } { { "final_data_path_02.sv" "reg_file" { Text "E:/5th_sem/DSD/Processor/final_data_path_02.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701534243350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"ALU:alu\"" {  } { { "final_data_path_02.sv" "alu" { Text "E:/5th_sem/DSD/Processor/final_data_path_02.sv" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701534243384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imm_gen imm_gen:imm_gen " "Elaborating entity \"imm_gen\" for hierarchy \"imm_gen:imm_gen\"" {  } { { "final_data_path_02.sv" "imm_gen" { Text "E:/5th_sem/DSD/Processor/final_data_path_02.sv" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701534243417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux32 mux32:mux32 " "Elaborating entity \"mux32\" for hierarchy \"mux32:mux32\"" {  } { { "final_data_path_02.sv" "mux32" { Text "E:/5th_sem/DSD/Processor/final_data_path_02.sv" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701534243443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_mem data_mem:data_memory " "Elaborating entity \"data_mem\" for hierarchy \"data_mem:data_memory\"" {  } { { "final_data_path_02.sv" "data_memory" { Text "E:/5th_sem/DSD/Processor/final_data_path_02.sv" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701534243455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2bit mux_2bit:muxx " "Elaborating entity \"mux_2bit\" for hierarchy \"mux_2bit:muxx\"" {  } { { "final_data_path_02.sv" "muxx" { Text "E:/5th_sem/DSD/Processor/final_data_path_02.sv" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701534243488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_controller main_controller:main_controller " "Elaborating entity \"main_controller\" for hierarchy \"main_controller:main_controller\"" {  } { { "final_data_path_02.sv" "main_controller" { Text "E:/5th_sem/DSD/Processor/final_data_path_02.sv" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701534243506 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BR main_controller.sv(33) " "Verilog HDL or VHDL warning at main_controller.sv(33): object \"BR\" assigned a value but never read" {  } { { "main_controller.sv" "" { Text "E:/5th_sem/DSD/Processor/main_controller.sv" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701534243526 "|final_data_path_02|main_controller:main_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R_TYPE main_controller.sv(31) " "Verilog HDL or VHDL warning at main_controller.sv(31): object \"R_TYPE\" assigned a value but never read" {  } { { "main_controller.sv" "" { Text "E:/5th_sem/DSD/Processor/main_controller.sv" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701534243526 "|final_data_path_02|main_controller:main_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "LW main_controller.sv(31) " "Verilog HDL or VHDL warning at main_controller.sv(31): object \"LW\" assigned a value but never read" {  } { { "main_controller.sv" "" { Text "E:/5th_sem/DSD/Processor/main_controller.sv" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701534243526 "|final_data_path_02|main_controller:main_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SW main_controller.sv(31) " "Verilog HDL or VHDL warning at main_controller.sv(31): object \"SW\" assigned a value but never read" {  } { { "main_controller.sv" "" { Text "E:/5th_sem/DSD/Processor/main_controller.sv" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701534243526 "|final_data_path_02|main_controller:main_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RTypeI main_controller.sv(31) " "Verilog HDL or VHDL warning at main_controller.sv(31): object \"RTypeI\" assigned a value but never read" {  } { { "main_controller.sv" "" { Text "E:/5th_sem/DSD/Processor/main_controller.sv" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701534243526 "|final_data_path_02|main_controller:main_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 1 main_controller.sv(33) " "Verilog HDL assignment warning at main_controller.sv(33): truncated value with size 7 to match size of target (1)" {  } { { "main_controller.sv" "" { Text "E:/5th_sem/DSD/Processor/main_controller.sv" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701534243526 "|final_data_path_02|main_controller:main_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_dec alu_dec:alu_decoder " "Elaborating entity \"alu_dec\" for hierarchy \"alu_dec:alu_decoder\"" {  } { { "final_data_path_02.sv" "alu_decoder" { Text "E:/5th_sem/DSD/Processor/final_data_path_02.sv" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701534243527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_extractor_for_load data_extractor_for_load:extractor_01 " "Elaborating entity \"data_extractor_for_load\" for hierarchy \"data_extractor_for_load:extractor_01\"" {  } { { "final_data_path_02.sv" "extractor_01" { Text "E:/5th_sem/DSD/Processor/final_data_path_02.sv" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701534243545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_extractor_for_store data_extractor_for_store:extractor_02 " "Elaborating entity \"data_extractor_for_store\" for hierarchy \"data_extractor_for_store:extractor_02\"" {  } { { "final_data_path_02.sv" "extractor_02" { Text "E:/5th_sem/DSD/Processor/final_data_path_02.sv" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701534243565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mux2:select_branch " "Elaborating entity \"mux2\" for hierarchy \"mux2:select_branch\"" {  } { { "final_data_path_02.sv" "select_branch" { Text "E:/5th_sem/DSD/Processor/final_data_path_02.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701534243583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch_unit branch_unit:branch_unit " "Elaborating entity \"branch_unit\" for hierarchy \"branch_unit:branch_unit\"" {  } { { "final_data_path_02.sv" "branch_unit" { Text "E:/5th_sem/DSD/Processor/final_data_path_02.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701534243599 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "data_mem:data_memory\|RAM " "RAM logic \"data_mem:data_memory\|RAM\" is uninferred due to asynchronous read logic" {  } { { "data_mem.sv" "RAM" { Text "E:/5th_sem/DSD/Processor/data_mem.sv" 7 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1701534244459 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1701534244459 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "ALU:alu\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ALU:alu\|Mult0\"" {  } { { "ALU.sv" "Mult0" { Text "E:/5th_sem/DSD/Processor/ALU.sv" 51 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701534248767 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1701534248767 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:alu\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ALU:alu\|lpm_mult:Mult0\"" {  } { { "ALU.sv" "" { Text "E:/5th_sem/DSD/Processor/ALU.sv" 51 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701534248946 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:alu\|lpm_mult:Mult0 " "Instantiated megafunction \"ALU:alu\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701534248947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701534248947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701534248947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701534248947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701534248947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701534248947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701534248947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701534248947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701534248947 ""}  } { { "ALU.sv" "" { Text "E:/5th_sem/DSD/Processor/ALU.sv" 51 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701534248947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "E:/5th_sem/DSD/Processor/db/mult_7dt.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701534249029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701534249029 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ALU:alu\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7 " "Synthesized away node \"ALU:alu\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7\"" {  } { { "db/mult_7dt.tdf" "" { Text "E:/5th_sem/DSD/Processor/db/mult_7dt.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.sv" "" { Text "E:/5th_sem/DSD/Processor/ALU.sv" 51 -1 0 } } { "final_data_path_02.sv" "" { Text "E:/5th_sem/DSD/Processor/final_data_path_02.sv" 89 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701534249118 "|final_data_path_02|ALU:alu|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ALU:alu\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8 " "Synthesized away node \"ALU:alu\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8\"" {  } { { "db/mult_7dt.tdf" "" { Text "E:/5th_sem/DSD/Processor/db/mult_7dt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.sv" "" { Text "E:/5th_sem/DSD/Processor/ALU.sv" 51 -1 0 } } { "final_data_path_02.sv" "" { Text "E:/5th_sem/DSD/Processor/final_data_path_02.sv" 89 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701534249118 "|final_data_path_02|ALU:alu|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1701534249118 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1701534249118 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "84 " "Ignored 84 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "84 " "Ignored 84 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1701534251683 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1701534251683 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux_2bit:muxx\|y\[0\] reg_filesv:reg_file\|register_file " "Converted the fan-out from the tri-state buffer \"mux_2bit:muxx\|y\[0\]\" to the node \"reg_filesv:reg_file\|register_file\" into an OR gate" {  } { { "mux_2bit.sv" "" { Text "E:/5th_sem/DSD/Processor/mux_2bit.sv" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701534251698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux_2bit:muxx\|y\[1\] reg_filesv:reg_file\|register_file " "Converted the fan-out from the tri-state buffer \"mux_2bit:muxx\|y\[1\]\" to the node \"reg_filesv:reg_file\|register_file\" into an OR gate" {  } { { "mux_2bit.sv" "" { Text "E:/5th_sem/DSD/Processor/mux_2bit.sv" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701534251698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux_2bit:muxx\|y\[2\] reg_filesv:reg_file\|register_file " "Converted the fan-out from the tri-state buffer \"mux_2bit:muxx\|y\[2\]\" to the node \"reg_filesv:reg_file\|register_file\" into an OR gate" {  } { { "mux_2bit.sv" "" { Text "E:/5th_sem/DSD/Processor/mux_2bit.sv" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701534251698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux_2bit:muxx\|y\[3\] reg_filesv:reg_file\|register_file " "Converted the fan-out from the tri-state buffer \"mux_2bit:muxx\|y\[3\]\" to the node \"reg_filesv:reg_file\|register_file\" into an OR gate" {  } { { "mux_2bit.sv" "" { Text "E:/5th_sem/DSD/Processor/mux_2bit.sv" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701534251698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux_2bit:muxx\|y\[4\] reg_filesv:reg_file\|register_file " "Converted the fan-out from the tri-state buffer \"mux_2bit:muxx\|y\[4\]\" to the node \"reg_filesv:reg_file\|register_file\" into an OR gate" {  } { { "mux_2bit.sv" "" { Text "E:/5th_sem/DSD/Processor/mux_2bit.sv" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701534251698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux_2bit:muxx\|y\[5\] reg_filesv:reg_file\|register_file " "Converted the fan-out from the tri-state buffer \"mux_2bit:muxx\|y\[5\]\" to the node \"reg_filesv:reg_file\|register_file\" into an OR gate" {  } { { "mux_2bit.sv" "" { Text "E:/5th_sem/DSD/Processor/mux_2bit.sv" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701534251698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux_2bit:muxx\|y\[6\] reg_filesv:reg_file\|register_file " "Converted the fan-out from the tri-state buffer \"mux_2bit:muxx\|y\[6\]\" to the node \"reg_filesv:reg_file\|register_file\" into an OR gate" {  } { { "mux_2bit.sv" "" { Text "E:/5th_sem/DSD/Processor/mux_2bit.sv" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701534251698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux_2bit:muxx\|y\[7\] reg_filesv:reg_file\|register_file " "Converted the fan-out from the tri-state buffer \"mux_2bit:muxx\|y\[7\]\" to the node \"reg_filesv:reg_file\|register_file\" into an OR gate" {  } { { "mux_2bit.sv" "" { Text "E:/5th_sem/DSD/Processor/mux_2bit.sv" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701534251698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux_2bit:muxx\|y\[8\] reg_filesv:reg_file\|register_file " "Converted the fan-out from the tri-state buffer \"mux_2bit:muxx\|y\[8\]\" to the node \"reg_filesv:reg_file\|register_file\" into an OR gate" {  } { { "mux_2bit.sv" "" { Text "E:/5th_sem/DSD/Processor/mux_2bit.sv" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701534251698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux_2bit:muxx\|y\[9\] reg_filesv:reg_file\|register_file " "Converted the fan-out from the tri-state buffer \"mux_2bit:muxx\|y\[9\]\" to the node \"reg_filesv:reg_file\|register_file\" into an OR gate" {  } { { "mux_2bit.sv" "" { Text "E:/5th_sem/DSD/Processor/mux_2bit.sv" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701534251698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux_2bit:muxx\|y\[10\] reg_filesv:reg_file\|register_file " "Converted the fan-out from the tri-state buffer \"mux_2bit:muxx\|y\[10\]\" to the node \"reg_filesv:reg_file\|register_file\" into an OR gate" {  } { { "mux_2bit.sv" "" { Text "E:/5th_sem/DSD/Processor/mux_2bit.sv" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701534251698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux_2bit:muxx\|y\[11\] reg_filesv:reg_file\|register_file " "Converted the fan-out from the tri-state buffer \"mux_2bit:muxx\|y\[11\]\" to the node \"reg_filesv:reg_file\|register_file\" into an OR gate" {  } { { "mux_2bit.sv" "" { Text "E:/5th_sem/DSD/Processor/mux_2bit.sv" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701534251698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux_2bit:muxx\|y\[12\] reg_filesv:reg_file\|register_file " "Converted the fan-out from the tri-state buffer \"mux_2bit:muxx\|y\[12\]\" to the node \"reg_filesv:reg_file\|register_file\" into an OR gate" {  } { { "mux_2bit.sv" "" { Text "E:/5th_sem/DSD/Processor/mux_2bit.sv" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701534251698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux_2bit:muxx\|y\[13\] reg_filesv:reg_file\|register_file " "Converted the fan-out from the tri-state buffer \"mux_2bit:muxx\|y\[13\]\" to the node \"reg_filesv:reg_file\|register_file\" into an OR gate" {  } { { "mux_2bit.sv" "" { Text "E:/5th_sem/DSD/Processor/mux_2bit.sv" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701534251698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux_2bit:muxx\|y\[14\] reg_filesv:reg_file\|register_file " "Converted the fan-out from the tri-state buffer \"mux_2bit:muxx\|y\[14\]\" to the node \"reg_filesv:reg_file\|register_file\" into an OR gate" {  } { { "mux_2bit.sv" "" { Text "E:/5th_sem/DSD/Processor/mux_2bit.sv" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701534251698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux_2bit:muxx\|y\[15\] reg_filesv:reg_file\|register_file " "Converted the fan-out from the tri-state buffer \"mux_2bit:muxx\|y\[15\]\" to the node \"reg_filesv:reg_file\|register_file\" into an OR gate" {  } { { "mux_2bit.sv" "" { Text "E:/5th_sem/DSD/Processor/mux_2bit.sv" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701534251698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux_2bit:muxx\|y\[16\] reg_filesv:reg_file\|register_file " "Converted the fan-out from the tri-state buffer \"mux_2bit:muxx\|y\[16\]\" to the node \"reg_filesv:reg_file\|register_file\" into an OR gate" {  } { { "mux_2bit.sv" "" { Text "E:/5th_sem/DSD/Processor/mux_2bit.sv" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701534251698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux_2bit:muxx\|y\[17\] reg_filesv:reg_file\|register_file " "Converted the fan-out from the tri-state buffer \"mux_2bit:muxx\|y\[17\]\" to the node \"reg_filesv:reg_file\|register_file\" into an OR gate" {  } { { "mux_2bit.sv" "" { Text "E:/5th_sem/DSD/Processor/mux_2bit.sv" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701534251698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux_2bit:muxx\|y\[18\] reg_filesv:reg_file\|register_file " "Converted the fan-out from the tri-state buffer \"mux_2bit:muxx\|y\[18\]\" to the node \"reg_filesv:reg_file\|register_file\" into an OR gate" {  } { { "mux_2bit.sv" "" { Text "E:/5th_sem/DSD/Processor/mux_2bit.sv" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701534251698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux_2bit:muxx\|y\[19\] reg_filesv:reg_file\|register_file " "Converted the fan-out from the tri-state buffer \"mux_2bit:muxx\|y\[19\]\" to the node \"reg_filesv:reg_file\|register_file\" into an OR gate" {  } { { "mux_2bit.sv" "" { Text "E:/5th_sem/DSD/Processor/mux_2bit.sv" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701534251698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux_2bit:muxx\|y\[20\] reg_filesv:reg_file\|register_file " "Converted the fan-out from the tri-state buffer \"mux_2bit:muxx\|y\[20\]\" to the node \"reg_filesv:reg_file\|register_file\" into an OR gate" {  } { { "mux_2bit.sv" "" { Text "E:/5th_sem/DSD/Processor/mux_2bit.sv" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701534251698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux_2bit:muxx\|y\[21\] reg_filesv:reg_file\|register_file " "Converted the fan-out from the tri-state buffer \"mux_2bit:muxx\|y\[21\]\" to the node \"reg_filesv:reg_file\|register_file\" into an OR gate" {  } { { "mux_2bit.sv" "" { Text "E:/5th_sem/DSD/Processor/mux_2bit.sv" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701534251698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux_2bit:muxx\|y\[22\] reg_filesv:reg_file\|register_file " "Converted the fan-out from the tri-state buffer \"mux_2bit:muxx\|y\[22\]\" to the node \"reg_filesv:reg_file\|register_file\" into an OR gate" {  } { { "mux_2bit.sv" "" { Text "E:/5th_sem/DSD/Processor/mux_2bit.sv" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701534251698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux_2bit:muxx\|y\[23\] reg_filesv:reg_file\|register_file " "Converted the fan-out from the tri-state buffer \"mux_2bit:muxx\|y\[23\]\" to the node \"reg_filesv:reg_file\|register_file\" into an OR gate" {  } { { "mux_2bit.sv" "" { Text "E:/5th_sem/DSD/Processor/mux_2bit.sv" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701534251698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux_2bit:muxx\|y\[24\] reg_filesv:reg_file\|register_file " "Converted the fan-out from the tri-state buffer \"mux_2bit:muxx\|y\[24\]\" to the node \"reg_filesv:reg_file\|register_file\" into an OR gate" {  } { { "mux_2bit.sv" "" { Text "E:/5th_sem/DSD/Processor/mux_2bit.sv" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701534251698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux_2bit:muxx\|y\[25\] reg_filesv:reg_file\|register_file " "Converted the fan-out from the tri-state buffer \"mux_2bit:muxx\|y\[25\]\" to the node \"reg_filesv:reg_file\|register_file\" into an OR gate" {  } { { "mux_2bit.sv" "" { Text "E:/5th_sem/DSD/Processor/mux_2bit.sv" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701534251698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux_2bit:muxx\|y\[26\] reg_filesv:reg_file\|register_file " "Converted the fan-out from the tri-state buffer \"mux_2bit:muxx\|y\[26\]\" to the node \"reg_filesv:reg_file\|register_file\" into an OR gate" {  } { { "mux_2bit.sv" "" { Text "E:/5th_sem/DSD/Processor/mux_2bit.sv" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701534251698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux_2bit:muxx\|y\[27\] reg_filesv:reg_file\|register_file " "Converted the fan-out from the tri-state buffer \"mux_2bit:muxx\|y\[27\]\" to the node \"reg_filesv:reg_file\|register_file\" into an OR gate" {  } { { "mux_2bit.sv" "" { Text "E:/5th_sem/DSD/Processor/mux_2bit.sv" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701534251698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux_2bit:muxx\|y\[28\] reg_filesv:reg_file\|register_file " "Converted the fan-out from the tri-state buffer \"mux_2bit:muxx\|y\[28\]\" to the node \"reg_filesv:reg_file\|register_file\" into an OR gate" {  } { { "mux_2bit.sv" "" { Text "E:/5th_sem/DSD/Processor/mux_2bit.sv" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701534251698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux_2bit:muxx\|y\[29\] reg_filesv:reg_file\|register_file " "Converted the fan-out from the tri-state buffer \"mux_2bit:muxx\|y\[29\]\" to the node \"reg_filesv:reg_file\|register_file\" into an OR gate" {  } { { "mux_2bit.sv" "" { Text "E:/5th_sem/DSD/Processor/mux_2bit.sv" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701534251698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux_2bit:muxx\|y\[30\] reg_filesv:reg_file\|register_file " "Converted the fan-out from the tri-state buffer \"mux_2bit:muxx\|y\[30\]\" to the node \"reg_filesv:reg_file\|register_file\" into an OR gate" {  } { { "mux_2bit.sv" "" { Text "E:/5th_sem/DSD/Processor/mux_2bit.sv" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701534251698 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux_2bit:muxx\|y\[31\] reg_filesv:reg_file\|register_file " "Converted the fan-out from the tri-state buffer \"mux_2bit:muxx\|y\[31\]\" to the node \"reg_filesv:reg_file\|register_file\" into an OR gate" {  } { { "mux_2bit.sv" "" { Text "E:/5th_sem/DSD/Processor/mux_2bit.sv" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701534251698 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1701534251698 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[19\] GND " "Pin \"instruction\[19\]\" is stuck at GND" {  } { { "final_data_path_02.sv" "" { Text "E:/5th_sem/DSD/Processor/final_data_path_02.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701534256917 "|final_data_path_02|instruction[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[25\] GND " "Pin \"instruction\[25\]\" is stuck at GND" {  } { { "final_data_path_02.sv" "" { Text "E:/5th_sem/DSD/Processor/final_data_path_02.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701534256917 "|final_data_path_02|instruction[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[27\] GND " "Pin \"instruction\[27\]\" is stuck at GND" {  } { { "final_data_path_02.sv" "" { Text "E:/5th_sem/DSD/Processor/final_data_path_02.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701534256917 "|final_data_path_02|instruction[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[28\] GND " "Pin \"instruction\[28\]\" is stuck at GND" {  } { { "final_data_path_02.sv" "" { Text "E:/5th_sem/DSD/Processor/final_data_path_02.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701534256917 "|final_data_path_02|instruction[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[29\] GND " "Pin \"instruction\[29\]\" is stuck at GND" {  } { { "final_data_path_02.sv" "" { Text "E:/5th_sem/DSD/Processor/final_data_path_02.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701534256917 "|final_data_path_02|instruction[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[31\] GND " "Pin \"instruction\[31\]\" is stuck at GND" {  } { { "final_data_path_02.sv" "" { Text "E:/5th_sem/DSD/Processor/final_data_path_02.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701534256917 "|final_data_path_02|instruction[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1701534256917 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1701534257138 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6144 " "6144 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701534260202 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/5th_sem/DSD/Processor/output_files/processor.map.smsg " "Generated suppressed messages file E:/5th_sem/DSD/Processor/output_files/processor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701534260449 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701534261052 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701534261052 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6964 " "Implemented 6964 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701534261675 ""} { "Info" "ICUT_CUT_TM_OPINS" "299 " "Implemented 299 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701534261675 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6657 " "Implemented 6657 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701534261675 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1701534261675 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701534261675 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 86 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 86 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4831 " "Peak virtual memory: 4831 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701534261724 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 02 21:54:21 2023 " "Processing ended: Sat Dec 02 21:54:21 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701534261724 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:40 " "Elapsed time: 00:00:40" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701534261724 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701534261724 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701534261724 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1701534263899 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701534263899 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 02 21:54:22 2023 " "Processing started: Sat Dec 02 21:54:22 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701534263899 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1701534263899 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off processor -c processor " "Command: quartus_fit --read_settings_files=off --write_settings_files=off processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1701534263899 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1701534266344 ""}
{ "Info" "0" "" "Project  = processor" {  } {  } 0 0 "Project  = processor" 0 0 "Fitter" 0 0 1701534266346 ""}
{ "Info" "0" "" "Revision = processor" {  } {  } 0 0 "Revision = processor" 0 0 "Fitter" 0 0 1701534266348 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1701534266519 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1701534266520 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "processor EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"processor\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1701534266560 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1701534266611 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1701534266611 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1701534267156 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1701534267175 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701534267494 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701534267494 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701534267494 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701534267494 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701534267494 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701534267494 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701534267494 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701534267494 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701534267494 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1701534267494 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "E:/5th_sem/DSD/Processor/" { { 0 { 0 ""} 0 9261 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701534267529 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "E:/5th_sem/DSD/Processor/" { { 0 { 0 ""} 0 9263 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701534267529 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "E:/5th_sem/DSD/Processor/" { { 0 { 0 ""} 0 9265 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701534267529 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "E:/5th_sem/DSD/Processor/" { { 0 { 0 ""} 0 9267 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701534267529 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "E:/5th_sem/DSD/Processor/" { { 0 { 0 ""} 0 9269 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701534267529 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1701534267529 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1701534267541 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "267 301 " "No exact pin location assignment(s) for 267 pins of 301 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1701534269210 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "processor.sdc " "Synopsys Design Constraints File file not found: 'processor.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1701534270057 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1701534270058 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1701534270133 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1701534270133 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1701534270136 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1701534271352 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1701534271361 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1701534271362 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1701534271378 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1701534271394 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1701534271411 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1701534271416 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1701534271430 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1701534271430 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "267 unused 2.5V 0 267 0 " "Number of I/O pins in group: 267 (unused VREF, 2.5V VCCIO, 0 input, 267 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1701534271453 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1701534271453 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1701534271453 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1701534271454 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 63 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1701534271454 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1701534271454 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 1 70 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 1 total pin(s) used --  70 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1701534271454 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 4 61 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 4 total pin(s) used --  61 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1701534271454 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 2 56 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1701534271454 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 28 44 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 28 total pin(s) used --  44 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1701534271454 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1701534271454 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1701534271454 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1701534271454 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701534272631 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1701534272652 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1701534275198 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701534276421 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1701534276516 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1701534306971 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:31 " "Fitter placement operations ending: elapsed time is 00:00:31" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701534306971 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1701534308009 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "55 X92_Y37 X103_Y48 " "Router estimated peak interconnect usage is 55% of the available device resources in the region that extends from location X92_Y37 to location X103_Y48" {  } { { "loc" "" { Generic "E:/5th_sem/DSD/Processor/" { { 1 { 0 "Router estimated peak interconnect usage is 55% of the available device resources in the region that extends from location X92_Y37 to location X103_Y48"} { { 12 { 0 ""} 92 37 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1701534319755 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1701534319755 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1701534476543 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1701534476543 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:02:46 " "Fitter routing operations ending: elapsed time is 00:02:46" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701534476552 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 8.20 " "Total time spent on timing analysis during the Fitter is 8.20 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1701534476791 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1701534476840 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1701534477649 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1701534477652 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1701534478416 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701534479689 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/5th_sem/DSD/Processor/output_files/processor.fit.smsg " "Generated suppressed messages file E:/5th_sem/DSD/Processor/output_files/processor.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1701534481699 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5750 " "Peak virtual memory: 5750 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701534482748 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 02 21:58:02 2023 " "Processing ended: Sat Dec 02 21:58:02 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701534482748 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:40 " "Elapsed time: 00:03:40" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701534482748 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:22 " "Total CPU time (on all processors): 00:04:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701534482748 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1701534482748 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1701534484379 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701534484379 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 02 21:58:04 2023 " "Processing started: Sat Dec 02 21:58:04 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701534484379 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1701534484379 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off processor -c processor " "Command: quartus_asm --read_settings_files=off --write_settings_files=off processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1701534484379 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1701534484827 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1701534487450 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1701534487551 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4715 " "Peak virtual memory: 4715 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701534489401 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 02 21:58:09 2023 " "Processing ended: Sat Dec 02 21:58:09 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701534489401 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701534489401 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701534489401 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1701534489401 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1701534490061 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1701534490748 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701534490749 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 02 21:58:10 2023 " "Processing started: Sat Dec 02 21:58:10 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701534490749 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1701534490749 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta processor -c processor " "Command: quartus_sta processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1701534490749 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1701534490997 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1701534491255 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1701534491255 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701534491305 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701534491305 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "processor.sdc " "Synopsys Design Constraints File file not found: 'processor.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1701534491998 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1701534491999 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701534492021 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701534492021 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1701534492071 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1701534492072 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1701534492077 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1701534492107 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1701534501630 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1701534501630 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -21.005 " "Worst-case setup slack is -21.005" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701534501632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701534501632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -21.005          -54490.300 clk  " "  -21.005          -54490.300 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701534501632 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701534501632 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 1.608 " "Worst-case hold slack is 1.608" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701534503053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701534503053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.608               0.000 clk  " "    1.608               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701534503053 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701534503053 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701534503078 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701534503084 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701534503107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701534503107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -3960.800 clk  " "   -3.000           -3960.800 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701534503107 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701534503107 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1701534506978 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1701534507026 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1701534507909 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1701534508201 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1701534511861 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1701534511861 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -19.326 " "Worst-case setup slack is -19.326" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701534511864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701534511864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -19.326          -49929.172 clk  " "  -19.326          -49929.172 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701534511864 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701534511864 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 1.490 " "Worst-case hold slack is 1.490" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701534513122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701534513122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.490               0.000 clk  " "    1.490               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701534513122 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701534513122 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701534513143 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701534513148 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701534513172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701534513172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -3960.800 clk  " "   -3.000           -3960.800 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701534513172 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701534513172 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1701534517006 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1701534517216 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1701534518416 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1701534518416 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.240 " "Worst-case setup slack is -10.240" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701534518420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701534518420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.240          -26064.429 clk  " "  -10.240          -26064.429 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701534518420 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701534518420 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.739 " "Worst-case hold slack is 0.739" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701534519880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701534519880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.739               0.000 clk  " "    0.739               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701534519880 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701534519880 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701534519900 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701534519905 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701534519923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701534519923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -3642.889 clk  " "   -3.000           -3642.889 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701534519923 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701534519923 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1701534525203 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1701534526180 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5192 " "Peak virtual memory: 5192 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701534526518 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 02 21:58:46 2023 " "Processing ended: Sat Dec 02 21:58:46 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701534526518 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:36 " "Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701534526518 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:43 " "Total CPU time (on all processors): 00:01:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701534526518 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1701534526518 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1701534527772 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701534527773 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 02 21:58:47 2023 " "Processing started: Sat Dec 02 21:58:47 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701534527773 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1701534527773 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off processor -c processor " "Command: quartus_eda --read_settings_files=off --write_settings_files=off processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1701534527773 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1701534528443 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "processor.svo E:/5th_sem/DSD/Processor/simulation/modelsim/ simulation " "Generated file processor.svo in folder \"E:/5th_sem/DSD/Processor/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1701534529315 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4671 " "Peak virtual memory: 4671 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701534529388 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 02 21:58:49 2023 " "Processing ended: Sat Dec 02 21:58:49 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701534529388 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701534529388 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701534529388 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1701534529388 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "EDA Netlist Writer" 0 -1 1701534530921 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701534530921 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 02 21:58:50 2023 " "Processing started: Sat Dec 02 21:58:50 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701534530921 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1701534530921 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --block_on_gui processor processor " "Command: quartus_sh -t c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --block_on_gui processor processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1701534530922 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--block_on_gui processor processor " "Quartus(args): --block_on_gui processor processor" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1701534530922 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1701534531196 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Shell" 0 0 1701534531362 ""}
{ "Warning" "0" "" "Warning: File processor_run_msim_gate_systemverilog.do already exists - backing up current file as processor_run_msim_gate_systemverilog.do.bak10" {  } {  } 0 0 "Warning: File processor_run_msim_gate_systemverilog.do already exists - backing up current file as processor_run_msim_gate_systemverilog.do.bak10" 0 0 "Shell" 0 0 1701534531784 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file E:/5th_sem/DSD/Processor/simulation/modelsim/processor_run_msim_gate_systemverilog.do" {  } { { "E:/5th_sem/DSD/Processor/simulation/modelsim/processor_run_msim_gate_systemverilog.do" "0" { Text "E:/5th_sem/DSD/Processor/simulation/modelsim/processor_run_msim_gate_systemverilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file E:/5th_sem/DSD/Processor/simulation/modelsim/processor_run_msim_gate_systemverilog.do" 0 0 "Shell" 0 0 1701534531790 ""}
{ "Info" "0" "" "Probing transcript" {  } {  } 0 0 "Probing transcript" 0 0 "Shell" 0 0 1701541576729 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Reading pref.tcl" {  } {  } 0 0 "ModelSim-Altera Info: # Reading pref.tcl" 0 0 "Shell" 0 0 1701541576738 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # do processor_run_msim_gate_systemverilog.do" {  } {  } 0 0 "ModelSim-Altera Info: # do processor_run_msim_gate_systemverilog.do" 0 0 "Shell" 0 0 1701541576738 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # if \{\[file exists gate_work\]\} \{" {  } {  } 0 0 "ModelSim-Altera Info: # if \{\[file exists gate_work\]\} \{" 0 0 "Shell" 0 0 1701541576738 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #     vdel -lib gate_work -all" {  } {  } 0 0 "ModelSim-Altera Info: #     vdel -lib gate_work -all" 0 0 "Shell" 0 0 1701541576738 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # \}" {  } {  } 0 0 "ModelSim-Altera Info: # \}" 0 0 "Shell" 0 0 1701541576738 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vlib gate_work" {  } {  } 0 0 "ModelSim-Altera Info: # vlib gate_work" 0 0 "Shell" 0 0 1701541576738 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vmap work gate_work" {  } {  } 0 0 "ModelSim-Altera Info: # vmap work gate_work" 0 0 "Shell" 0 0 1701541576738 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020" {  } {  } 0 0 "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020" 0 0 "Shell" 0 0 1701541576738 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vmap work gate_work " {  } {  } 0 0 "ModelSim-Altera Info: # vmap work gate_work " 0 0 "Shell" 0 0 1701541576738 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini" {  } {  } 0 0 "ModelSim-Altera Info: # Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini" 0 0 "Shell" 0 0 1701541576738 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Modifying modelsim.ini" {  } {  } 0 0 "ModelSim-Altera Info: # Modifying modelsim.ini" 0 0 "Shell" 0 0 1701541576738 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Shell" 0 0 1701541576738 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vlog -sv -work work +incdir+. \{processor.svo\}" {  } {  } 0 0 "ModelSim-Altera Info: # vlog -sv -work work +incdir+. \{processor.svo\}" 0 0 "Shell" 0 0 1701541576738 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020" {  } {  } 0 0 "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020" 0 0 "Shell" 0 0 1701541576738 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Start time: 21:59:00 on Dec 02,2023" {  } {  } 0 0 "ModelSim-Altera Info: # Start time: 21:59:00 on Dec 02,2023" 0 0 "Shell" 0 0 1701541576738 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vlog -reportprogress 300 -sv -work work \"+incdir+.\" processor.svo " {  } {  } 0 0 "ModelSim-Altera Info: # vlog -reportprogress 300 -sv -work work \"+incdir+.\" processor.svo " 0 0 "Shell" 0 0 1701541576738 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Compiling module final_data_path_02" {  } {  } 0 0 "ModelSim-Altera Info: # -- Compiling module final_data_path_02" 0 0 "Shell" 0 0 1701541576738 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Compiling module hard_block" {  } {  } 0 0 "ModelSim-Altera Info: # -- Compiling module hard_block" 0 0 "Shell" 0 0 1701541576738 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Shell" 0 0 1701541576738 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Top level modules:" {  } {  } 0 0 "ModelSim-Altera Info: # Top level modules:" 0 0 "Shell" 0 0 1701541576738 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #     final_data_path_02" {  } {  } 0 0 "ModelSim-Altera Info: #     final_data_path_02" 0 0 "Shell" 0 0 1701541576738 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # End time: 21:59:02 on Dec 02,2023, Elapsed time: 0:00:02" {  } {  } 0 0 "ModelSim-Altera Info: # End time: 21:59:02 on Dec 02,2023, Elapsed time: 0:00:02" 0 0 "Shell" 0 0 1701541576738 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Errors: 0, Warnings: 0" {  } {  } 0 0 "ModelSim-Altera Info: # Errors: 0, Warnings: 0" 0 0 "Shell" 0 0 1701541576738 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Shell" 0 0 1701541576738 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vlog -sv -work work +incdir+E:/5th_sem/DSD/Processor \{E:/5th_sem/DSD/Processor/tb_final_data_path_02.sv\}" {  } {  } 0 0 "ModelSim-Altera Info: # vlog -sv -work work +incdir+E:/5th_sem/DSD/Processor \{E:/5th_sem/DSD/Processor/tb_final_data_path_02.sv\}" 0 0 "Shell" 0 0 1701541576738 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020" {  } {  } 0 0 "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020" 0 0 "Shell" 0 0 1701541576738 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Start time: 21:59:02 on Dec 02,2023" {  } {  } 0 0 "ModelSim-Altera Info: # Start time: 21:59:02 on Dec 02,2023" 0 0 "Shell" 0 0 1701541576738 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vlog -reportprogress 300 -sv -work work \"+incdir+E:/5th_sem/DSD/Processor\" E:/5th_sem/DSD/Processor/tb_final_data_path_02.sv " {  } {  } 0 0 "ModelSim-Altera Info: # vlog -reportprogress 300 -sv -work work \"+incdir+E:/5th_sem/DSD/Processor\" E:/5th_sem/DSD/Processor/tb_final_data_path_02.sv " 0 0 "Shell" 0 0 1701541576738 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Compiling module tb_final_data_path_02" {  } {  } 0 0 "ModelSim-Altera Info: # -- Compiling module tb_final_data_path_02" 0 0 "Shell" 0 0 1701541576738 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Shell" 0 0 1701541576738 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Top level modules:" {  } {  } 0 0 "ModelSim-Altera Info: # Top level modules:" 0 0 "Shell" 0 0 1701541576738 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #     tb_final_data_path_02" {  } {  } 0 0 "ModelSim-Altera Info: #     tb_final_data_path_02" 0 0 "Shell" 0 0 1701541576738 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # End time: 21:59:02 on Dec 02,2023, Elapsed time: 0:00:00" {  } {  } 0 0 "ModelSim-Altera Info: # End time: 21:59:02 on Dec 02,2023, Elapsed time: 0:00:00" 0 0 "Shell" 0 0 1701541576738 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Errors: 0, Warnings: 0" {  } {  } 0 0 "ModelSim-Altera Info: # Errors: 0, Warnings: 0" 0 0 "Shell" 0 0 1701541576738 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Shell" 0 0 1701541576738 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vsim -t 1ps -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=\"+acc\"  tb_final_data_path_02" {  } {  } 0 0 "ModelSim-Altera Info: # vsim -t 1ps -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=\"+acc\"  tb_final_data_path_02" 0 0 "Shell" 0 0 1701541576738 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vsim -t 1ps -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=\"\"+acc\"\" tb_final_data_path_02 " {  } {  } 0 0 "ModelSim-Altera Info: # vsim -t 1ps -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=\"\"+acc\"\" tb_final_data_path_02 " 0 0 "Shell" 0 0 1701541576738 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Start time: 21:59:02 on Dec 02,2023" {  } {  } 0 0 "ModelSim-Altera Info: # Start time: 21:59:02 on Dec 02,2023" 0 0 "Shell" 0 0 1701541576738 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading sv_std.std" {  } {  } 0 0 "ModelSim-Altera Info: # Loading sv_std.std" 0 0 "Shell" 0 0 1701541576738 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading work.tb_final_data_path_02" {  } {  } 0 0 "ModelSim-Altera Info: # Loading work.tb_final_data_path_02" 0 0 "Shell" 0 0 1701541576738 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading work.final_data_path_02" {  } {  } 0 0 "ModelSim-Altera Info: # Loading work.final_data_path_02" 0 0 "Shell" 0 0 1701541576738 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading work.hard_block" {  } {  } 0 0 "ModelSim-Altera Info: # Loading work.hard_block" 0 0 "Shell" 0 0 1701541576738 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cycloneive_ver.cycloneive_io_obuf" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneive_ver.cycloneive_io_obuf" 0 0 "Shell" 0 0 1701541576738 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cycloneive_ver.cycloneive_io_ibuf" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneive_ver.cycloneive_io_ibuf" 0 0 "Shell" 0 0 1701541576738 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cycloneive_ver.cycloneive_lcell_comb" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneive_ver.cycloneive_lcell_comb" 0 0 "Shell" 0 0 1701541576738 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading altera_ver.dffeas" {  } {  } 0 0 "ModelSim-Altera Info: # Loading altera_ver.dffeas" 0 0 "Shell" 0 0 1701541576738 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cycloneive_ver.cycloneive_mac_mult" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneive_ver.cycloneive_mac_mult" 0 0 "Shell" 0 0 1701541576738 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cycloneive_ver.cycloneive_mac_data_reg" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneive_ver.cycloneive_mac_data_reg" 0 0 "Shell" 0 0 1701541576738 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cycloneive_ver.cycloneive_mac_sign_reg" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneive_ver.cycloneive_mac_sign_reg" 0 0 "Shell" 0 0 1701541576738 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cycloneive_ver.cycloneive_mac_mult_internal" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneive_ver.cycloneive_mac_mult_internal" 0 0 "Shell" 0 0 1701541576738 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cycloneive_ver.cycloneive_mac_out" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneive_ver.cycloneive_mac_out" 0 0 "Shell" 0 0 1701541576738 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading altera_ver.PRIM_GDFF_LOW" {  } {  } 0 0 "ModelSim-Altera Info: # Loading altera_ver.PRIM_GDFF_LOW" 0 0 "Shell" 0 0 1701541576738 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: Design size of 21834 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: Design size of 21834 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity." 0 0 "Shell" 0 0 1701541576738 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Expect performance to be adversely affected." {  } {  } 0 0 "ModelSim-Altera Info: # Expect performance to be adversely affected." 0 0 "Shell" 0 0 1701541576738 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Shell" 0 0 1701541576738 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # add wave *" {  } {  } 0 0 "ModelSim-Altera Info: # add wave *" 0 0 "Shell" 0 0 1701541576738 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # view structure" {  } {  } 0 0 "ModelSim-Altera Info: # view structure" 0 0 "Shell" 0 0 1701541576738 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # .main_pane.structure.interior.cs.body.struct" {  } {  } 0 0 "ModelSim-Altera Info: # .main_pane.structure.interior.cs.body.struct" 0 0 "Shell" 0 0 1701541576738 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # view signals" {  } {  } 0 0 "ModelSim-Altera Info: # view signals" 0 0 "Shell" 0 0 1701541576738 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # .main_pane.objects.interior.cs.body.tree" {  } {  } 0 0 "ModelSim-Altera Info: # .main_pane.objects.interior.cs.body.tree" 0 0 "Shell" 0 0 1701541576738 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # run -all" {  } {  } 0 0 "ModelSim-Altera Info: # run -all" 0 0 "Shell" 0 0 1701541576738 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # ALUResult = zzzzzzzz" {  } {  } 0 0 "ModelSim-Altera Info: # ALUResult = zzzzzzzz" 0 0 "Shell" 0 0 1701541576738 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # ALUResult = 00000012" {  } {  } 0 0 "ModelSim-Altera Info: # ALUResult = 00000012" 0 0 "Shell" 0 0 1701541576738 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # ALUResult = 00000013" {  } {  } 0 0 "ModelSim-Altera Info: # ALUResult = 00000013" 0 0 "Shell" 0 0 1701541576738 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # ALUResult = 00000025" {  } {  } 0 0 "ModelSim-Altera Info: # ALUResult = 00000025" 0 0 "Shell" 0 0 1701541576746 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # ALUResult = ffffffff" {  } {  } 0 0 "ModelSim-Altera Info: # ALUResult = ffffffff" 0 0 "Shell" 0 0 1701541576746 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # ALUResult = 00900000" {  } {  } 0 0 "ModelSim-Altera Info: # ALUResult = 00900000" 0 0 "Shell" 0 0 1701541576746 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # ALUResult = 00000001" {  } {  } 0 0 "ModelSim-Altera Info: # ALUResult = 00000001" 0 0 "Shell" 0 0 1701541576746 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # ALUResult = 00000001" {  } {  } 0 0 "ModelSim-Altera Info: # ALUResult = 00000001" 0 0 "Shell" 0 0 1701541576746 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # ALUResult = 00000001" {  } {  } 0 0 "ModelSim-Altera Info: # ALUResult = 00000001" 0 0 "Shell" 0 0 1701541576746 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # ALUResult = 00000000" {  } {  } 0 0 "ModelSim-Altera Info: # ALUResult = 00000000" 0 0 "Shell" 0 0 1701541576746 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # ALUResult = 00000000" {  } {  } 0 0 "ModelSim-Altera Info: # ALUResult = 00000000" 0 0 "Shell" 0 0 1701541576746 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # ALUResult = 00000013" {  } {  } 0 0 "ModelSim-Altera Info: # ALUResult = 00000013" 0 0 "Shell" 0 0 1701541576746 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # ALUResult = 00000012" {  } {  } 0 0 "ModelSim-Altera Info: # ALUResult = 00000012" 0 0 "Shell" 0 0 1701541576746 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # ALUResult = 00000156" {  } {  } 0 0 "ModelSim-Altera Info: # ALUResult = 00000156" 0 0 "Shell" 0 0 1701541576746 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # ALUResult = 00000019" {  } {  } 0 0 "ModelSim-Altera Info: # ALUResult = 00000019" 0 0 "Shell" 0 0 1701541576746 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # ALUResult = 00000001" {  } {  } 0 0 "ModelSim-Altera Info: # ALUResult = 00000001" 0 0 "Shell" 0 0 1701541576746 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # ALUResult = 00000001" {  } {  } 0 0 "ModelSim-Altera Info: # ALUResult = 00000001" 0 0 "Shell" 0 0 1701541576746 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # ALUResult = 00000001" {  } {  } 0 0 "ModelSim-Altera Info: # ALUResult = 00000001" 0 0 "Shell" 0 0 1701541576748 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # ALUResult = 00000013" {  } {  } 0 0 "ModelSim-Altera Info: # ALUResult = 00000013" 0 0 "Shell" 0 0 1701541576748 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # ALUResult = 00000012" {  } {  } 0 0 "ModelSim-Altera Info: # ALUResult = 00000012" 0 0 "Shell" 0 0 1701541576748 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # ALUResult = 00000056" {  } {  } 0 0 "ModelSim-Altera Info: # ALUResult = 00000056" 0 0 "Shell" 0 0 1701541576748 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # ALUResult = 00000056" {  } {  } 0 0 "ModelSim-Altera Info: # ALUResult = 00000056" 0 0 "Shell" 0 0 1701541576748 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # ALUResult = 00000000" {  } {  } 0 0 "ModelSim-Altera Info: # ALUResult = 00000000" 0 0 "Shell" 0 0 1701541576748 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # ALUResult = fffffffb" {  } {  } 0 0 "ModelSim-Altera Info: # ALUResult = fffffffb" 0 0 "Shell" 0 0 1701541576748 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # ALUResult = fffffffb" {  } {  } 0 0 "ModelSim-Altera Info: # ALUResult = fffffffb" 0 0 "Shell" 0 0 1701541576748 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # ALUResult = 00000005" {  } {  } 0 0 "ModelSim-Altera Info: # ALUResult = 00000005" 0 0 "Shell" 0 0 1701541576748 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # ALUResult = fffffff8" {  } {  } 0 0 "ModelSim-Altera Info: # ALUResult = fffffff8" 0 0 "Shell" 0 0 1701541576748 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # ALUResult = 00000012" {  } {  } 0 0 "ModelSim-Altera Info: # ALUResult = 00000012" 0 0 "Shell" 0 0 1701541576748 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # ALUResult = 00000000" {  } {  } 0 0 "ModelSim-Altera Info: # ALUResult = 00000000" 0 0 "Shell" 0 0 1701541576748 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # ALUResult = 00000000" {  } {  } 0 0 "ModelSim-Altera Info: # ALUResult = 00000000" 0 0 "Shell" 0 0 1701541576748 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # ALUResult = 00000000" {  } {  } 0 0 "ModelSim-Altera Info: # ALUResult = 00000000" 0 0 "Shell" 0 0 1701541576748 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # ALUResult = 00000000" {  } {  } 0 0 "ModelSim-Altera Info: # ALUResult = 00000000" 0 0 "Shell" 0 0 1701541576748 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # ALUResult = 00000000" {  } {  } 0 0 "ModelSim-Altera Info: # ALUResult = 00000000" 0 0 "Shell" 0 0 1701541576748 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # ALUResult = 00000000" {  } {  } 0 0 "ModelSim-Altera Info: # ALUResult = 00000000" 0 0 "Shell" 0 0 1701541576748 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # ALUResult = 00000000" {  } {  } 0 0 "ModelSim-Altera Info: # ALUResult = 00000000" 0 0 "Shell" 0 0 1701541576748 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # ALUResult = 00000000" {  } {  } 0 0 "ModelSim-Altera Info: # ALUResult = 00000000" 0 0 "Shell" 0 0 1701541576748 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # ALUResult = 00000000" {  } {  } 0 0 "ModelSim-Altera Info: # ALUResult = 00000000" 0 0 "Shell" 0 0 1701541576749 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # ** Note: \$finish    : E:/5th_sem/DSD/Processor/tb_final_data_path_02.sv(60)" {  } {  } 0 0 "ModelSim-Altera Info: # ** Note: \$finish    : E:/5th_sem/DSD/Processor/tb_final_data_path_02.sv(60)" 0 0 "Shell" 0 0 1701541576749 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 370 ns  Iteration: 0  Instance: /tb_final_data_path_02" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 370 ns  Iteration: 0  Instance: /tb_final_data_path_02" 0 0 "Shell" 0 0 1701541576749 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # 1" {  } {  } 0 0 "ModelSim-Altera Info: # 1" 0 0 "Shell" 0 0 1701541576749 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Break in Module tb_final_data_path_02 at E:/5th_sem/DSD/Processor/tb_final_data_path_02.sv line 60" {  } {  } 0 0 "ModelSim-Altera Info: # Break in Module tb_final_data_path_02 at E:/5th_sem/DSD/Processor/tb_final_data_path_02.sv line 60" 0 0 "Shell" 0 0 1701541576749 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # End time: 23:56:14 on Dec 02,2023, Elapsed time: 1:57:12" {  } {  } 0 0 "ModelSim-Altera Info: # End time: 23:56:14 on Dec 02,2023, Elapsed time: 1:57:12" 0 0 "Shell" 0 0 1701541576749 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Errors: 0, Warnings: 1" {  } {  } 0 0 "ModelSim-Altera Info: # Errors: 0, Warnings: 1" 0 0 "Shell" 0 0 1701541576750 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1701541576859 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file E:/5th_sem/DSD/Processor/processor_nativelink_simulation.rpt" {  } { { "E:/5th_sem/DSD/Processor/processor_nativelink_simulation.rpt" "0" { Text "E:/5th_sem/DSD/Processor/processor_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file E:/5th_sem/DSD/Processor/processor_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1701541576859 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1701541576859 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 2 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4679 " "Peak virtual memory: 4679 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701541576859 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 02 23:56:16 2023 " "Processing ended: Sat Dec 02 23:56:16 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701541576859 ""} { "Info" "IQEXE_ELAPSED_TIME" "01:57:26 " "Elapsed time: 01:57:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701541576859 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:21 " "Total CPU time (on all processors): 00:02:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701541576859 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1701541576859 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 100 s " "Quartus Prime Full Compilation was successful. 0 errors, 100 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1701541577713 ""}
