//
// ( SPEEDGRADE   "sg6" )
//
// Slow Corner
//
( DELAYFILE
    (SDFVERSION   "3.0")
    (DESIGN       "eth_arp_test")
    (DATE         "Tue Jul 12 14:30:05 2022")
    (VENDOR       "SHENZHEN PANGO MICROSYSTEMS, INC.")
    (PROGRAM      "Fabric Compiler")
    (VERSION      "2021.4-SP1.2<build 96435>")
    (DIVIDER      /)
    (TIMESCALE    1 ps)

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_70_109\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (264) (164) )
                    ( PORT I1 (357) (248) )
                    ( PORT I2 (591) (441) )
                    ( PORT I3 (512) (353) )
                    ( PORT I4 (632) (476) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I2 Y (387) (371) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_70_109\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (512) (353) )
                    ( PORT I1 (590) (435) )
                    ( PORT I2 (371) (266) )
                    ( PORT I3 (500) (387) )
                    ( PORT I4 (643) (490) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_70_109\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (635) (477) )
                    ( PORT I1 (651) (468) )
                    ( PORT I3 (499) (383) )
                    ( PORT I4 (775) (600) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I3 Y (384) (348) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_70_109\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (635) (477) )
                    ( PORT I1 (651) (468) )
                    ( PORT I2 (380) (276) )
                    ( PORT I4 (723) (518) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (381) (357) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_78_104\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (543) (453) )
                    ( IOPATH I Z (118) (128) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_78_104\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1860) (1836) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (886) (886) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (41) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_78_104\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1860) (1836) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (884) (884) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge CE) (posedge CK) (159) (-105) )
                ( SETUPHOLD (negedge CE) (posedge CK) (132) (-83) )
                ( RECREM (posedge SR) (posedge CK) (217) (-163) )
                ( RECREM (negedge SR) (posedge CK) (200) (-151) )
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (44) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_78_104\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (978) (776) )
                    ( PORT I1 (543) (421) )
                    ( PORT I2 (857) (672) )
                    ( PORT I3 (695) (540) )
                    ( PORT I4 (264) (164) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (92) (98) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_78_104\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (264) (164) )
                    ( PORT I1 (423) (307) )
                    ( PORT I2 (700) (528) )
                    ( PORT I3 (435) (300) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I3 Y (377) (339) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_78_104\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (262) (164) )
                    ( PORT I1 (804) (604) )
                    ( PORT I2 (292) (215) )
                    ( PORT I3 (264) (164) )
                    ( PORT I4 (466) (375) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I2 Y (307) (277) )
                    ( IOPATH I3 Y (303) (256) )
                    ( IOPATH I4 Y (95) (99) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_78_104\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (635) (456) )
                    ( PORT I1 (292) (213) )
                    ( PORT I3 (907) (707) )
                    ( PORT I4 (458) (362) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I3 Y (377) (336) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_78_104\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (2795) (2619) )
                    ( IOPATH I Z (72) (72) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_78_104\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_78_108\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_78_108\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1865) (1841) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (41) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_78_108\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1865) (1841) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_78_108\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1865) (1841) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge CE) (posedge CK) (291) (-236) )
                ( SETUPHOLD (negedge CE) (posedge CK) (279) (-230) )
                ( RECREM (posedge SR) (posedge CK) (-12) (20) )
                ( RECREM (negedge SR) (posedge CK) (-12) (20) )
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (40) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_78_108\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1865) (1841) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_78_108\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (428) (295) )
                    ( PORT I1 (444) (312) )
                    ( PORT I2 (670) (506) )
                    ( PORT I3 (422) (290) )
                    ( PORT I4 (602) (474) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (100) (98) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_78_108\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (428) (295) )
                    ( PORT I1 (508) (350) )
                    ( PORT I2 (420) (305) )
                    ( PORT I3 (529) (420) )
                    ( PORT I4 (444) (312) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I2 Y (309) (281) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_78_108\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (428) (295) )
                    ( PORT I1 (635) (477) )
                    ( PORT I2 (591) (453) )
                    ( PORT I3 (1095) (924) )
                    ( PORT I4 (470) (341) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I2 Y (307) (277) )
                    ( IOPATH I3 Y (303) (256) )
                    ( IOPATH I4 Y (95) (99) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_78_108\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (424) (306) )
                    ( PORT I1 (349) (245) )
                    ( PORT I2 (670) (506) )
                    ( PORT I3 (887) (676) )
                    ( PORT I4 (457) (349) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I2 Y (307) (276) )
                    ( IOPATH I3 Y (302) (255) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_78_108\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (17) (17) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_78_112\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_78_112\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1870) (1846) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (41) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_78_112\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1870) (1846) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (40) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_78_112\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1870) (1846) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (291) (-236) )
                ( SETUPHOLD (negedge CE) (posedge CK) (279) (-230) )
                ( RECREM (posedge SR) (posedge CK) (0) (4) )
                ( RECREM (negedge SR) (posedge CK) (0) (4) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_78_112\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (477) (345) )
                    ( PORT I1 (784) (622) )
                    ( PORT I2 (297) (218) )
                    ( PORT I4 (471) (342) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I4 Y (92) (98) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_78_112\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (429) (295) )
                    ( PORT I1 (432) (311) )
                    ( PORT I3 (344) (257) )
                    ( PORT I4 (432) (300) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_78_112\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (429) (295) )
                    ( PORT I1 (625) (450) )
                    ( PORT I2 (477) (345) )
                    ( PORT I3 (659) (481) )
                    ( PORT I4 (442) (340) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I2 Y (307) (277) )
                    ( IOPATH I3 Y (303) (256) )
                    ( IOPATH I4 Y (95) (99) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_78_112\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (420) (285) )
                    ( PORT I1 (648) (475) )
                    ( PORT I2 (296) (214) )
                    ( PORT I3 (659) (481) )
                    ( PORT I4 (266) (164) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I2 Y (307) (276) )
                    ( IOPATH I3 Y (302) (255) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_78_112\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_82_104\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (560) (474) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_82_104\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1857) (1833) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (41) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_82_104\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1857) (1833) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (40) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_82_104\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1857) (1833) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (941) (941) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_82_104\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (653) (509) )
                    ( PORT I1 (428) (311) )
                    ( PORT I3 (636) (478) )
                    ( PORT I4 (837) (694) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (92) (98) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_82_104\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (609) (465) )
                    ( PORT I1 (543) (415) )
                    ( PORT I3 (475) (345) )
                    ( PORT I4 (452) (358) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_82_104\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (636) (478) )
                    ( PORT I1 (650) (481) )
                    ( PORT I2 (428) (311) )
                    ( PORT I3 (265) (164) )
                    ( PORT I4 (423) (306) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I2 Y (307) (277) )
                    ( IOPATH I3 Y (303) (256) )
                    ( IOPATH I4 Y (95) (99) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_82_104\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (739) (584) )
                    ( PORT I1 (650) (481) )
                    ( PORT I2 (428) (314) )
                    ( PORT I4 (598) (441) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I2 Y (307) (276) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_82_104\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (2669) (2523) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_82_104\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_82_105\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (470) (390) )
                    ( IOPATH I Z (118) (128) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_82_105\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1857) (1833) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (874) (874) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (159) (-105) )
                ( SETUPHOLD (negedge CE) (posedge CK) (132) (-83) )
                ( RECREM (posedge SR) (posedge CK) (209) (-155) )
                ( RECREM (negedge SR) (posedge CK) (188) (-139) )
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (41) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_82_105\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (263) (164) )
                    ( PORT I1 (498) (393) )
                    ( PORT I2 (262) (165) )
                    ( PORT I3 (652) (510) )
                    ( PORT I4 (262) (165) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (92) (98) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_82_105\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (637) (462) )
                    ( PORT I1 (678) (514) )
                    ( PORT I2 (375) (273) )
                    ( PORT I3 (962) (762) )
                    ( PORT I4 (679) (519) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_82_105\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (263) (164) )
                    ( PORT I1 (434) (300) )
                    ( PORT I2 (481) (350) )
                    ( PORT I3 (512) (396) )
                    ( PORT I4 (467) (353) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I2 Y (389) (368) )
                    ( IOPATH I3 Y (384) (348) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_82_105\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (739) (584) )
                    ( PORT I1 (307) (228) )
                    ( PORT I3 (677) (531) )
                    ( PORT I4 (598) (441) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I3 Y (377) (336) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_82_105\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (2669) (2523) )
                    ( IOPATH I Z (80) (84) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_82_105\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_82_108\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (458) (365) )
                    ( PORT I1 (519) (360) )
                    ( PORT I2 (867) (665) )
                    ( PORT I3 (294) (222) )
                    ( PORT I4 (603) (440) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I2 Y (387) (371) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_82_108\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (431) (315) )
                    ( PORT I1 (613) (485) )
                    ( PORT I2 (593) (435) )
                    ( PORT I3 (478) (349) )
                    ( PORT I4 (481) (334) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_82_109\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_82_109\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1862) (1838) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (41) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_82_109\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1862) (1838) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (291) (-236) )
                ( SETUPHOLD (negedge CE) (posedge CK) (279) (-230) )
                ( RECREM (posedge SR) (posedge CK) (-16) (20) )
                ( RECREM (negedge SR) (posedge CK) (-16) (20) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_82_109\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (664) (493) )
                    ( PORT I1 (297) (220) )
                    ( PORT I2 (585) (426) )
                    ( PORT I3 (515) (387) )
                    ( PORT I4 (260) (164) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (92) (98) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_82_109\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (669) (517) )
                    ( PORT I1 (261) (164) )
                    ( PORT I2 (424) (292) )
                    ( PORT I3 (477) (346) )
                    ( PORT I4 (668) (522) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_82_109\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (471) (363) )
                    ( PORT I1 (483) (352) )
                    ( PORT I2 (424) (292) )
                    ( PORT I3 (424) (306) )
                    ( PORT I4 (543) (401) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I2 Y (389) (368) )
                    ( IOPATH I3 Y (384) (348) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_82_109\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (506) (398) )
                    ( PORT I1 (636) (460) )
                    ( PORT I2 (423) (311) )
                    ( PORT I3 (632) (475) )
                    ( PORT I4 (632) (478) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I2 Y (307) (276) )
                    ( IOPATH I3 Y (302) (255) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_82_109\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (25) (25) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_82_112\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (222) (176) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_82_112\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1867) (1843) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (41) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_82_112\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1867) (1843) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_82_112\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1867) (1843) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (40) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_82_112\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1867) (1843) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (941) (941) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_82_112\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (730) (579) )
                    ( PORT I1 (619) (464) )
                    ( PORT I2 (505) (358) )
                    ( PORT I4 (430) (300) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I4 Y (100) (98) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_82_112\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (734) (582) )
                    ( PORT I1 (698) (541) )
                    ( PORT I2 (269) (165) )
                    ( PORT I3 (505) (358) )
                    ( PORT I4 (494) (372) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I2 Y (309) (281) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_82_112\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (765) (609) )
                    ( PORT I1 (449) (353) )
                    ( PORT I2 (505) (358) )
                    ( PORT I3 (265) (164) )
                    ( PORT I4 (458) (351) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I2 Y (307) (277) )
                    ( IOPATH I3 Y (303) (256) )
                    ( IOPATH I4 Y (95) (99) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_82_112\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (888) (705) )
                    ( PORT I1 (675) (531) )
                    ( PORT I2 (265) (164) )
                    ( PORT I3 (505) (358) )
                    ( PORT I4 (736) (570) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I2 Y (307) (276) )
                    ( IOPATH I3 Y (302) (255) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_82_112\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (2891) (2640) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_82_112\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_82_113\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_82_113\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1867) (1843) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (41) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_82_113\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1867) (1843) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (291) (-236) )
                ( SETUPHOLD (negedge CE) (posedge CK) (279) (-230) )
                ( RECREM (posedge SR) (posedge CK) (0) (4) )
                ( RECREM (negedge SR) (posedge CK) (0) (4) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_82_113\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (261) (164) )
                    ( PORT I1 (263) (164) )
                    ( PORT I2 (888) (720) )
                    ( PORT I3 (736) (570) )
                    ( PORT I4 (382) (278) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (92) (98) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_82_113\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (481) (334) )
                    ( PORT I1 (474) (341) )
                    ( PORT I2 (710) (537) )
                    ( PORT I3 (286) (218) )
                    ( PORT I4 (688) (555) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_82_113\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I2 (505) (358) )
                    ( PORT I4 (635) (474) )
                    ( IOPATH I2 Y (389) (368) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_82_113\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (474) (345) )
                    ( PORT I1 (682) (529) )
                    ( PORT I2 (473) (346) )
                    ( PORT I3 (636) (460) )
                    ( PORT I4 (473) (346) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I2 Y (307) (276) )
                    ( IOPATH I3 Y (302) (255) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_82_113\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_86_100\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1849) (1825) )
                    ( PORT D (431) (381) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_86_100\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1849) (1825) )
                    ( PORT D (406) (356) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_86_100\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1849) (1825) )
                    ( PORT D (581) (460) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_86_100\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1849) (1825) )
                    ( PORT D (786) (709) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_86_100\/FFCD\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1849) (1825) )
                    ( PORT D (635) (483) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (325) (317) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (32) (22) )
                ( SETUPHOLD (negedge D) (posedge CK) (17) (33) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_86_100\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (739) (555) )
                    ( PORT I1 (285) (208) )
                    ( PORT I2 (497) (367) )
                    ( PORT I3 (659) (530) )
                    ( PORT I4 (827) (623) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I2 Y (387) (371) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_86_104\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (591) (501) )
                    ( IOPATH I Z (118) (128) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_86_104\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1854) (1830) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (910) (910) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (41) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_86_104\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1854) (1830) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (908) (908) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_86_104\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1854) (1830) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (908) (908) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge CE) (posedge CK) (159) (-105) )
                ( SETUPHOLD (negedge CE) (posedge CK) (132) (-83) )
                ( RECREM (posedge SR) (posedge CK) (241) (-187) )
                ( RECREM (negedge SR) (posedge CK) (208) (-159) )
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (40) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_86_104\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (261) (164) )
                    ( PORT I1 (477) (347) )
                    ( PORT I2 (348) (258) )
                    ( PORT I3 (592) (455) )
                    ( PORT I4 (691) (513) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (92) (98) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_86_104\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (459) (367) )
                    ( PORT I1 (691) (513) )
                    ( PORT I2 (635) (494) )
                    ( PORT I3 (520) (389) )
                    ( PORT I4 (424) (295) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I2 Y (309) (281) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_86_104\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (592) (455) )
                    ( PORT I1 (588) (448) )
                    ( PORT I2 (437) (307) )
                    ( PORT I3 (602) (463) )
                    ( PORT I4 (691) (513) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I2 Y (307) (277) )
                    ( IOPATH I3 Y (303) (256) )
                    ( IOPATH I4 Y (95) (99) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_86_104\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (651) (477) )
                    ( PORT I2 (497) (386) )
                    ( PORT I4 (635) (494) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (381) (357) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_86_104\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (2950) (2914) )
                    ( IOPATH I Z (48) (64) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_86_104\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_86_108\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_86_108\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1859) (1835) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (41) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_86_108\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1859) (1835) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_86_108\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1859) (1835) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge CE) (posedge CK) (291) (-236) )
                ( SETUPHOLD (negedge CE) (posedge CK) (279) (-230) )
                ( RECREM (posedge SR) (posedge CK) (-12) (20) )
                ( RECREM (negedge SR) (posedge CK) (-12) (20) )
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (40) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_86_108\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1859) (1835) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_86_108\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (474) (347) )
                    ( PORT I1 (428) (301) )
                    ( PORT I2 (454) (338) )
                    ( PORT I4 (477) (347) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I4 Y (100) (98) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_86_108\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (509) (350) )
                    ( PORT I1 (479) (347) )
                    ( PORT I2 (264) (165) )
                    ( PORT I4 (321) (250) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I2 Y (309) (281) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_86_108\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (540) (416) )
                    ( PORT I1 (263) (164) )
                    ( PORT I2 (454) (338) )
                    ( PORT I3 (639) (475) )
                    ( PORT I4 (685) (531) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I2 Y (307) (277) )
                    ( IOPATH I3 Y (303) (256) )
                    ( IOPATH I4 Y (95) (99) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_86_108\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (265) (164) )
                    ( PORT I1 (651) (516) )
                    ( PORT I2 (454) (338) )
                    ( PORT I3 (351) (246) )
                    ( PORT I4 (477) (347) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I2 Y (307) (276) )
                    ( IOPATH I3 Y (302) (255) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_86_108\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (17) (17) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_86_112\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_86_112\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1864) (1840) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (43) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (42) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_86_112\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1864) (1840) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_86_112\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1864) (1840) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( RECREM (posedge SR) (posedge CK) (-12) (20) )
                ( RECREM (negedge SR) (posedge CK) (-12) (20) )
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (40) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_86_112\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1864) (1840) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (291) (-236) )
                ( SETUPHOLD (negedge CE) (posedge CK) (279) (-230) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_86_112\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (846) (641) )
                    ( PORT I2 (454) (338) )
                    ( PORT I3 (264) (165) )
                    ( PORT I4 (435) (303) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (100) (98) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_86_112\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (321) (250) )
                    ( PORT I1 (422) (290) )
                    ( PORT I4 (684) (495) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_86_112\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (434) (300) )
                    ( PORT I1 (493) (361) )
                    ( PORT I2 (511) (349) )
                    ( PORT I3 (454) (338) )
                    ( PORT I4 (657) (487) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I2 Y (307) (277) )
                    ( IOPATH I3 Y (303) (256) )
                    ( IOPATH I4 Y (95) (99) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_86_112\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (637) (467) )
                    ( PORT I1 (688) (530) )
                    ( PORT I2 (661) (494) )
                    ( PORT I3 (454) (338) )
                    ( PORT I4 (657) (523) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I2 Y (307) (276) )
                    ( IOPATH I3 Y (302) (255) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_86_112\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (17) (17) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_86_116\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1869) (1845) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (0) (4) )
                ( RECREM (negedge SR) (posedge CK) (0) (4) )
                ( SETUPHOLD (posedge D) (posedge CK) (39) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (34) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_86_116\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (737) (566) )
                    ( PORT I4 (600) (441) )
                    ( IOPATH I1 Y (201) (195) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_86_116\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (896) (711) )
                    ( PORT I1 (760) (611) )
                    ( PORT I2 (621) (485) )
                    ( PORT I3 (614) (509) )
                    ( PORT I4 (733) (576) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_86_116\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (532) (408) )
                    ( PORT I1 (637) (479) )
                    ( PORT I2 (834) (652) )
                    ( PORT I3 (337) (253) )
                    ( PORT I4 (497) (381) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I2 Y (389) (368) )
                    ( IOPATH I3 Y (384) (348) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_86_116\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (428) (295) )
                    ( PORT I1 (495) (379) )
                    ( PORT I2 (267) (164) )
                    ( PORT I3 (439) (308) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (381) (357) )
                    ( IOPATH I3 Y (377) (336) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_86_116\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_90_100\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1846) (1822) )
                    ( PORT D (338) (279) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_90_100\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1846) (1822) )
                    ( PORT D (336) (277) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_90_100\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1846) (1822) )
                    ( PORT D (505) (428) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_90_100\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1846) (1822) )
                    ( PORT D (735) (611) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_90_100\/FFCD\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1846) (1822) )
                    ( PORT D (582) (448) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (325) (317) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (32) (22) )
                ( SETUPHOLD (negedge D) (posedge CK) (17) (33) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_90_100\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (265) (164) )
                    ( PORT I1 (294) (215) )
                    ( PORT I2 (443) (346) )
                    ( PORT I3 (265) (164) )
                    ( PORT I4 (264) (164) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I2 Y (387) (371) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_90_101\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1846) (1822) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (914) (914) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (40) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (37) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_90_101\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1846) (1822) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (908) (908) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_90_101\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1846) (1822) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (908) (908) )
                )
            )
            ( TIMINGCHECK 
                ( RECREM (posedge SR) (posedge CK) (245) (-191) )
                ( RECREM (negedge SR) (posedge CK) (224) (-175) )
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (38) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_90_101\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1846) (1822) )
                    ( PORT D (770) (705) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (905) (905) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_90_101\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (264) (164) )
                    ( PORT I1 (579) (449) )
                    ( PORT I4 (610) (461) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_90_101\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (603) (481) )
                    ( PORT I1 (446) (361) )
                    ( PORT I4 (610) (461) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_90_101\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (265) (164) )
                    ( PORT I2 (264) (164) )
                    ( PORT I4 (478) (384) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I2 Y (307) (277) )
                    ( IOPATH I4 Y (95) (99) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_90_101\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (265) (164) )
                    ( PORT I1 (424) (307) )
                    ( PORT I2 (264) (164) )
                    ( PORT I3 (265) (164) )
                    ( PORT I4 (608) (478) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (381) (357) )
                    ( IOPATH I3 Y (377) (336) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_90_101\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (3080) (3017) )
                    ( IOPATH I Z (44) (48) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_90_101\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_90_104\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1851) (1827) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (40) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (41) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_90_104\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (264) (164) )
                    ( PORT I1 (440) (305) )
                    ( PORT I4 (427) (310) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I4 Y (100) (98) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_90_104\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (426) (292) )
                    ( PORT I1 (440) (305) )
                    ( PORT I2 (292) (213) )
                    ( PORT I3 (265) (164) )
                    ( PORT I4 (260) (164) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_90_104\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (422) (305) )
                    ( PORT I2 (441) (307) )
                    ( PORT I3 (440) (305) )
                    ( PORT I4 (266) (164) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I2 Y (389) (368) )
                    ( IOPATH I3 Y (384) (348) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_90_104\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (264) (164) )
                    ( PORT I4 (428) (312) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_90_104\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (3111) (2820) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_90_104\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_90_105\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1851) (1827) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_90_105\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1851) (1827) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (-33) (103) )
                ( SETUPHOLD (negedge D) (posedge CK) (-46) (115) )
                ( RECREM (posedge SR) (posedge CK) (-16) (20) )
                ( RECREM (negedge SR) (posedge CK) (-16) (20) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_90_105\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (264) (164) )
                    ( PORT I1 (440) (305) )
                    ( PORT I3 (265) (164) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I3 Y (301) (261) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_90_105\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (426) (292) )
                    ( PORT I1 (264) (164) )
                    ( PORT I2 (289) (217) )
                    ( PORT I3 (265) (164) )
                    ( PORT I4 (428) (312) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_90_105\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (264) (164) )
                    ( PORT I1 (266) (164) )
                    ( PORT I2 (441) (307) )
                    ( PORT I3 (309) (217) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I2 Y (389) (368) )
                    ( IOPATH I3 Y (384) (348) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_90_105\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (25) (25) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_90_108\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (267) (164) )
                    ( PORT I2 (465) (359) )
                    ( PORT I3 (605) (492) )
                    ( PORT I4 (422) (307) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I2 Y (387) (371) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_90_108\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (434) (313) )
                    ( PORT I1 (435) (304) )
                    ( PORT I2 (295) (215) )
                    ( PORT I3 (288) (217) )
                    ( PORT I4 (439) (308) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_90_108\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (261) (164) )
                    ( PORT I1 (611) (451) )
                    ( PORT I2 (265) (164) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I2 Y (389) (368) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_90_109\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (832) (674) )
                    ( IOPATH I Z (118) (128) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_90_109\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1856) (1832) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (41) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_90_109\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1856) (1832) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_90_109\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1856) (1832) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge CE) (posedge CK) (159) (-105) )
                ( SETUPHOLD (negedge CE) (posedge CK) (132) (-83) )
                ( RECREM (posedge SR) (posedge CK) (-12) (20) )
                ( RECREM (negedge SR) (posedge CK) (-12) (20) )
                ( SETUPHOLD (posedge D) (posedge CK) (41) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (40) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_90_109\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (442) (364) )
                    ( PORT I1 (591) (449) )
                    ( PORT I2 (431) (309) )
                    ( PORT I3 (464) (352) )
                    ( PORT I4 (440) (305) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (100) (98) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMA_90_109\/FYB\/V_FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (262) (165) )
                    ( PORT I1 (455) (356) )
                    ( PORT I2 (431) (309) )
                    ( PORT I3 (900) (723) )
                    ( PORT I4 (480) (363) )
                    ( PORT ID (595) (440) )
                    ( IOPATH I0 Z (139) (152) )
                    ( IOPATH I1 Z (203) (192) )
                    ( IOPATH I2 Z (309) (281) )
                    ( IOPATH I3 Z (304) (260) )
                    ( IOPATH I4 Z (104) (109) )
                    ( IOPATH ID Z (142) (155) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMA_90_109\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (595) (440) )
                    ( PORT I1 (611) (451) )
                    ( PORT I2 (431) (309) )
                    ( PORT I3 (424) (295) )
                    ( PORT I4 (587) (433) )
                    ( PORT ID (594) (439) )
                    ( IOPATH I0 Z (138) (151) )
                    ( IOPATH I1 Z (203) (191) )
                    ( IOPATH I2 Z (307) (277) )
                    ( IOPATH I3 Z (303) (256) )
                    ( IOPATH I4 Z (103) (99) )
                    ( IOPATH ID Z (150) (159) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_90_109\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (482) (371) )
                    ( PORT I2 (265) (164) )
                    ( PORT I3 (269) (164) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (381) (357) )
                    ( IOPATH I3 Y (377) (336) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_90_109\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (21) (21) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_90_112\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1861) (1837) )
                    ( PORT D (179) (152) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_90_112\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1861) (1837) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (41) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (40) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_90_112\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1861) (1837) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (941) (941) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (-36) (97) )
                ( SETUPHOLD (negedge D) (posedge CK) (-47) (105) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMA_90_112\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (428) (300) )
                    ( PORT I1 (737) (584) )
                    ( PORT I2 (599) (451) )
                    ( PORT I3 (426) (310) )
                    ( PORT I4 (578) (450) )
                    ( PORT ID (264) (164) )
                    ( IOPATH I0 Z (216) (233) )
                    ( IOPATH I1 Z (285) (275) )
                    ( IOPATH I2 Z (390) (364) )
                    ( IOPATH I3 Z (386) (345) )
                    ( IOPATH I4 Z (166) (168) )
                    ( IOPATH ID Z (214) (228) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_90_112\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (302) (227) )
                    ( PORT I1 (599) (436) )
                    ( PORT I2 (594) (454) )
                    ( PORT I3 (437) (305) )
                    ( IOPATH I0 Y (209) (222) )
                    ( IOPATH I1 Y (276) (264) )
                    ( IOPATH I2 Y (382) (352) )
                    ( IOPATH I3 Y (377) (332) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMA_90_112\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (269) (164) )
                    ( PORT I1 (575) (437) )
                    ( PORT I2 (601) (486) )
                    ( PORT I3 (601) (443) )
                    ( PORT I4 (734) (568) )
                    ( PORT ID (436) (304) )
                    ( IOPATH I0 Z (138) (151) )
                    ( IOPATH I1 Z (203) (191) )
                    ( IOPATH I2 Z (307) (277) )
                    ( IOPATH I3 Z (303) (256) )
                    ( IOPATH I4 Z (103) (99) )
                    ( IOPATH ID Z (150) (159) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_90_112\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (620) (459) )
                    ( PORT I1 (435) (318) )
                    ( PORT I2 (448) (309) )
                    ( PORT I4 (435) (315) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (381) (357) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_90_112\/L6ABMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (494) (425) )
                    ( IOPATH SEL Z (126) (111) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_90_112\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (2823) (2599) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_90_112\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_90_113\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_90_113\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1861) (1837) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (291) (-236) )
                ( SETUPHOLD (negedge CE) (posedge CK) (279) (-230) )
                ( RECREM (posedge SR) (posedge CK) (0) (4) )
                ( RECREM (negedge SR) (posedge CK) (0) (4) )
                ( SETUPHOLD (posedge D) (posedge CK) (53) (37) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (33) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_90_113\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (448) (309) )
                    ( PORT I1 (620) (459) )
                    ( PORT I4 (659) (517) )
                    ( IOPATH I0 S (214) (239) )
                    ( IOPATH I1 S (282) (281) )
                    ( IOPATH I4 COUT (78) (82) )
                    ( IOPATH I0 COUT (179) (185) )
                    ( IOPATH I1 COUT (237) (231) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_90_113\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (448) (309) )
                    ( PORT I1 (620) (459) )
                    ( PORT I2 (433) (296) )
                    ( PORT I4 (934) (711) )
                    ( IOPATH I0 S (209) (230) )
                    ( IOPATH I1 S (276) (271) )
                    ( IOPATH I2 S (382) (360) )
                    ( IOPATH CIN COUT (62) (54) )
                    ( IOPATH I4 COUT (132) (130) )
                    ( IOPATH I0 COUT (199) (201) )
                    ( IOPATH I1 COUT (246) (244) )
                    ( IOPATH I2 COUT (348) (338) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_90_113\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (458) (354) )
                    ( PORT I4 (934) (711) )
                    ( IOPATH I1 S (284) (283) )
                    ( IOPATH CIN COUT (114) (126) )
                    ( IOPATH I4 COUT (99) (96) )
                    ( IOPATH CIN S (235) (257) )
                    ( IOPATH I1 COUT (228) (212) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_90_113\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (605) (492) )
                    ( PORT I4 (934) (711) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH I1 S (202) (191) )
                    ( IOPATH CIN COUT (30) (22) )
                    ( IOPATH CIN S (12) (20) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_90_113\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_90_116\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (316) (224) )
                    ( PORT I1 (442) (360) )
                    ( PORT I3 (450) (308) )
                    ( PORT I4 (440) (304) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_90_116\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (415) (285) )
                    ( PORT I3 (653) (507) )
                    ( PORT I4 (265) (164) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_90_117\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (428) (295) )
                    ( PORT I4 (660) (514) )
                    ( IOPATH I1 S (282) (281) )
                    ( IOPATH CIN S (198) (216) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_90_117\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (293) (222) )
                    ( PORT I3 (599) (432) )
                    ( PORT I4 (604) (445) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_90_121\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (903) (803) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_90_121\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1871) (1847) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (47) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (46) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_90_121\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (274) (165) )
                    ( IOPATH I1 Y (201) (191) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_90_121\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (588) (429) )
                    ( PORT I1 (262) (164) )
                    ( PORT I2 (274) (165) )
                    ( PORT I3 (608) (443) )
                    ( PORT I4 (602) (440) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_90_121\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (427) (298) )
                    ( PORT I4 (421) (305) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_90_121\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (613) (447) )
                    ( PORT I1 (274) (165) )
                    ( PORT I2 (608) (443) )
                    ( PORT I3 (588) (429) )
                    ( PORT I4 (262) (164) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (381) (357) )
                    ( IOPATH I3 Y (377) (336) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_90_121\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (2841) (2658) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_90_121\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_90_125\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (469) (355) )
                    ( PORT I1 (596) (445) )
                    ( PORT I3 (296) (216) )
                    ( PORT I4 (630) (495) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_94_100\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (586) (440) )
                    ( PORT I1 (596) (443) )
                    ( PORT I3 (591) (427) )
                    ( PORT I4 (262) (164) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_94_100\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (295) (224) )
                    ( PORT I1 (424) (290) )
                    ( PORT I2 (593) (441) )
                    ( PORT I4 (424) (290) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_94_104\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (442) (308) )
                    ( PORT I1 (443) (311) )
                    ( PORT I2 (436) (297) )
                    ( PORT I3 (605) (461) )
                    ( PORT I4 (467) (353) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I2 Y (387) (371) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_94_108\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (379) (304) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_94_108\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1853) (1829) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_94_108\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (474) (356) )
                    ( PORT I1 (271) (165) )
                    ( PORT I2 (591) (457) )
                    ( PORT I3 (466) (372) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMA_94_108\/FYB\/V_FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (618) (492) )
                    ( PORT I1 (616) (502) )
                    ( PORT I2 (591) (457) )
                    ( PORT I3 (756) (573) )
                    ( PORT I4 (594) (433) )
                    ( PORT ID (451) (353) )
                    ( IOPATH I0 Z (209) (230) )
                    ( IOPATH I1 Z (276) (271) )
                    ( IOPATH I2 Z (382) (360) )
                    ( IOPATH I3 Z (377) (339) )
                    ( IOPATH I4 Z (169) (179) )
                    ( IOPATH ID Z (207) (225) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_94_108\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (301) (225) )
                    ( PORT I1 (591) (448) )
                    ( PORT I4 (595) (452) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMA_94_108\/FYD\/V_FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (622) (504) )
                    ( PORT I1 (925) (777) )
                    ( PORT I2 (1002) (811) )
                    ( PORT I3 (435) (357) )
                    ( PORT I4 (742) (573) )
                    ( PORT ID (581) (422) )
                    ( IOPATH I0 Z (209) (230) )
                    ( IOPATH I1 Z (276) (271) )
                    ( IOPATH I2 Z (381) (357) )
                    ( IOPATH I3 Z (377) (336) )
                    ( IOPATH I4 Z (169) (179) )
                    ( IOPATH ID Z (207) (226) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_94_108\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (2868) (2653) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_94_108\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_94_116\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (847) (741) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_94_116\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1863) (1839) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (41) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_94_116\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (290) (215) )
                    ( PORT I1 (264) (164) )
                    ( PORT I3 (445) (309) )
                    ( PORT I4 (753) (563) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (92) (98) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_94_116\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (425) (310) )
                    ( PORT I1 (264) (164) )
                    ( PORT I4 (573) (432) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_94_116\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (2710) (2518) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_94_116\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_98_101\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (812) (699) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_98_101\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1840) (1816) )
                    ( PORT D (344) (287) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (884) (884) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( RECREM (posedge SR) (posedge CK) (217) (-163) )
                ( RECREM (negedge SR) (posedge CK) (200) (-151) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_98_101\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1840) (1816) )
                    ( PORT D (364) (334) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (884) (884) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMA_98_101\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (570) (429) )
                    ( PORT I1 (642) (522) )
                    ( PORT I2 (601) (445) )
                    ( PORT I3 (424) (311) )
                    ( PORT I4 (598) (441) )
                    ( PORT ID (427) (314) )
                    ( IOPATH I0 Z (216) (233) )
                    ( IOPATH I1 Z (285) (275) )
                    ( IOPATH I2 Z (390) (364) )
                    ( IOPATH I3 Z (386) (345) )
                    ( IOPATH I4 Z (166) (168) )
                    ( IOPATH ID Z (214) (228) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_98_101\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (601) (445) )
                    ( PORT I1 (580) (450) )
                    ( PORT I2 (576) (434) )
                    ( PORT I3 (419) (304) )
                    ( PORT I4 (774) (599) )
                    ( IOPATH I0 Y (209) (222) )
                    ( IOPATH I1 Y (276) (264) )
                    ( IOPATH I2 Y (382) (352) )
                    ( IOPATH I3 Y (377) (332) )
                    ( IOPATH I4 Y (169) (171) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_98_101\/L6ABMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (512) (424) )
                    ( IOPATH SEL Z (126) (111) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_98_101\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (3087) (2885) )
                    ( IOPATH I Z (72) (72) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_98_101\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_98_104\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (544) (468) )
                    ( IOPATH I Z (118) (128) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_98_104\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1845) (1821) )
                    ( PORT D (767) (663) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (910) (910) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_98_104\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1845) (1821) )
                    ( PORT D (1009) (877) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (908) (908) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (159) (-105) )
                ( SETUPHOLD (negedge CE) (posedge CK) (132) (-83) )
                ( RECREM (posedge SR) (posedge CK) (241) (-187) )
                ( RECREM (negedge SR) (posedge CK) (208) (-159) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_98_104\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1845) (1821) )
                    ( PORT D (664) (592) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (905) (905) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_98_104\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (578) (439) )
                    ( PORT I1 (579) (437) )
                    ( PORT I4 (629) (506) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_98_104\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (424) (295) )
                    ( PORT I1 (287) (219) )
                    ( PORT I2 (586) (427) )
                    ( PORT I3 (595) (447) )
                    ( PORT I4 (454) (357) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMA_98_104\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (261) (164) )
                    ( PORT I1 (790) (650) )
                    ( PORT I2 (636) (508) )
                    ( PORT I3 (264) (165) )
                    ( PORT I4 (763) (579) )
                    ( PORT ID (262) (165) )
                    ( IOPATH I0 Z (220) (236) )
                    ( IOPATH I1 Z (288) (278) )
                    ( IOPATH I2 Z (393) (363) )
                    ( IOPATH I3 Z (389) (343) )
                    ( IOPATH I4 Z (169) (171) )
                    ( IOPATH ID Z (217) (232) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_98_104\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (461) (361) )
                    ( PORT I1 (1085) (884) )
                    ( PORT I2 (429) (316) )
                    ( PORT I3 (450) (356) )
                    ( PORT I4 (625) (502) )
                    ( IOPATH I0 Y (211) (225) )
                    ( IOPATH I1 Y (277) (266) )
                    ( IOPATH I2 Y (383) (351) )
                    ( IOPATH I3 Y (379) (331) )
                    ( IOPATH I4 Y (170) (173) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_98_104\/L6CDMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (515) (424) )
                    ( IOPATH SEL Z (128) (114) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_98_104\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (2812) (2684) )
                    ( IOPATH I Z (48) (64) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_98_104\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_98_105\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (425) (370) )
                    ( IOPATH I Z (118) (128) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_98_105\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1845) (1821) )
                    ( PORT D (503) (417) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (159) (-105) )
                ( SETUPHOLD (negedge CE) (posedge CK) (132) (-83) )
                ( RECREM (posedge SR) (posedge CK) (-16) (20) )
                ( RECREM (negedge SR) (posedge CK) (-16) (20) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_98_105\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (607) (448) )
                    ( PORT I1 (466) (372) )
                    ( PORT I2 (582) (424) )
                    ( PORT I3 (296) (228) )
                    ( PORT I4 (618) (487) )
                    ( IOPATH I0 Y (338) (362) )
                    ( IOPATH I1 Y (406) (404) )
                    ( IOPATH I2 Y (511) (493) )
                    ( IOPATH I3 Y (507) (474) )
                    ( IOPATH I4 Y (288) (297) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMA_98_105\/FYB\/V_FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (261) (164) )
                    ( PORT I1 (601) (440) )
                    ( PORT I2 (607) (448) )
                    ( PORT I3 (804) (674) )
                    ( PORT I4 (601) (441) )
                    ( PORT ID (579) (437) )
                    ( IOPATH I0 Z (338) (362) )
                    ( IOPATH I1 Z (406) (404) )
                    ( IOPATH I2 Z (511) (493) )
                    ( IOPATH I3 Z (507) (474) )
                    ( IOPATH I4 Z (288) (297) )
                    ( IOPATH ID Z (335) (358) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_98_105\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (476) (360) )
                    ( PORT I1 (601) (441) )
                    ( PORT I2 (606) (495) )
                    ( PORT I3 (583) (444) )
                    ( PORT I4 (892) (695) )
                    ( IOPATH I0 Y (343) (366) )
                    ( IOPATH I1 Y (411) (408) )
                    ( IOPATH I2 Y (516) (494) )
                    ( IOPATH I3 Y (511) (473) )
                    ( IOPATH I4 Y (293) (301) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMA_98_105\/FYD\/V_FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (810) (664) )
                    ( PORT I1 (628) (505) )
                    ( PORT I2 (615) (492) )
                    ( PORT I3 (445) (351) )
                    ( PORT I4 (760) (618) )
                    ( PORT ID (605) (506) )
                    ( IOPATH I0 Z (334) (355) )
                    ( IOPATH I1 Z (400) (396) )
                    ( IOPATH I2 Z (505) (482) )
                    ( IOPATH I3 Z (501) (461) )
                    ( IOPATH I4 Z (293) (304) )
                    ( IOPATH ID Z (331) (350) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_98_105\/L6ABMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (659) (575) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (248) (240) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_98_105\/L6CDMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (530) (486) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (252) (244) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_98_105\/L7MUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (346) (290) )
                    ( IOPATH SEL Z (178) (174) )
                    ( IOPATH I0 Z (24) (20) )
                    ( IOPATH I1 Z (24) (20) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_98_105\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (33) (29) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_98_108\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_98_108\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1850) (1826) )
                    ( PORT D (503) (420) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_98_108\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1850) (1826) )
                    ( PORT D (649) (580) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_98_108\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1850) (1826) )
                    ( PORT D (338) (277) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (291) (-236) )
                ( SETUPHOLD (negedge CE) (posedge CK) (279) (-230) )
                ( RECREM (posedge SR) (posedge CK) (-12) (20) )
                ( RECREM (negedge SR) (posedge CK) (-12) (20) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMA_98_108\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (425) (295) )
                    ( PORT I1 (758) (639) )
                    ( PORT I2 (593) (439) )
                    ( PORT I3 (585) (419) )
                    ( PORT I4 (602) (448) )
                    ( PORT ID (745) (569) )
                    ( IOPATH I0 Z (214) (239) )
                    ( IOPATH I1 Z (282) (281) )
                    ( IOPATH I2 Z (387) (371) )
                    ( IOPATH I3 Z (383) (351) )
                    ( IOPATH I4 Z (164) (174) )
                    ( IOPATH ID Z (211) (235) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_98_108\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (704) (566) )
                    ( PORT I1 (262) (165) )
                    ( PORT I2 (620) (492) )
                    ( PORT I3 (767) (646) )
                    ( PORT I4 (608) (514) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_98_108\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (21) (21) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_98_109\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_98_109\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1850) (1826) )
                    ( PORT D (984) (855) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( RECREM (posedge SR) (posedge CK) (-12) (20) )
                ( RECREM (negedge SR) (posedge CK) (-12) (20) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_98_109\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1850) (1826) )
                    ( PORT D (516) (461) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_98_109\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1850) (1826) )
                    ( PORT D (506) (431) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (291) (-236) )
                ( SETUPHOLD (negedge CE) (posedge CK) (279) (-230) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMA_98_109\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (263) (164) )
                    ( PORT I1 (765) (575) )
                    ( PORT I2 (441) (308) )
                    ( PORT I3 (743) (563) )
                    ( PORT I4 (437) (303) )
                    ( PORT ID (586) (447) )
                    ( IOPATH I0 Z (216) (233) )
                    ( IOPATH I1 Z (285) (275) )
                    ( IOPATH I2 Z (390) (364) )
                    ( IOPATH I3 Z (386) (345) )
                    ( IOPATH I4 Z (166) (168) )
                    ( IOPATH ID Z (214) (228) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_98_109\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (441) (308) )
                    ( PORT I1 (437) (303) )
                    ( PORT I2 (579) (438) )
                    ( PORT I3 (589) (433) )
                    ( PORT I4 (634) (495) )
                    ( IOPATH I0 Y (209) (222) )
                    ( IOPATH I1 Y (276) (264) )
                    ( IOPATH I2 Y (382) (352) )
                    ( IOPATH I3 Y (377) (332) )
                    ( IOPATH I4 Y (169) (171) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_98_109\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (428) (302) )
                    ( PORT I1 (302) (225) )
                    ( PORT I3 (586) (452) )
                    ( PORT I4 (460) (352) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I3 Y (384) (348) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_98_109\/L6ABMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (527) (462) )
                    ( IOPATH SEL Z (126) (111) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_98_109\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (21) (21) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_98_112\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_98_112\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1855) (1831) )
                    ( PORT D (346) (289) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_98_112\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1855) (1831) )
                    ( PORT D (761) (657) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_98_112\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1855) (1831) )
                    ( PORT D (349) (291) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (291) (-236) )
                ( SETUPHOLD (negedge CE) (posedge CK) (279) (-230) )
                ( RECREM (posedge SR) (posedge CK) (0) (4) )
                ( RECREM (negedge SR) (posedge CK) (0) (4) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_98_112\/FFCD\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1855) (1831) )
                    ( PORT D (810) (620) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (325) (317) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (32) (22) )
                ( SETUPHOLD (negedge D) (posedge CK) (17) (33) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_98_112\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (292) (224) )
                    ( PORT I1 (610) (481) )
                    ( PORT I2 (466) (356) )
                    ( PORT I3 (261) (164) )
                    ( PORT I4 (745) (565) )
                    ( IOPATH I0 Y (216) (233) )
                    ( IOPATH I1 Y (285) (275) )
                    ( IOPATH I2 Y (390) (364) )
                    ( IOPATH I3 Y (386) (345) )
                    ( IOPATH I4 Y (166) (168) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_98_112\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (440) (318) )
                    ( PORT I1 (263) (164) )
                    ( PORT I2 (610) (481) )
                    ( PORT I3 (262) (164) )
                    ( PORT I4 (745) (565) )
                    ( IOPATH I0 Y (209) (222) )
                    ( IOPATH I1 Y (276) (264) )
                    ( IOPATH I2 Y (382) (352) )
                    ( IOPATH I3 Y (377) (332) )
                    ( IOPATH I4 Y (169) (171) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_98_112\/L6ABMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (673) (576) )
                    ( IOPATH SEL Z (126) (111) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_98_112\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_98_113\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (655) (550) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_98_113\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1855) (1831) )
                    ( PORT D (939) (846) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_98_113\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1855) (1831) )
                    ( PORT D (490) (407) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( RECREM (posedge SR) (posedge CK) (-16) (20) )
                ( RECREM (negedge SR) (posedge CK) (-16) (20) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_98_113\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (429) (302) )
                    ( PORT I1 (583) (437) )
                    ( PORT I2 (727) (576) )
                    ( PORT I3 (746) (597) )
                    ( PORT I4 (587) (433) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I2 Y (387) (371) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_98_113\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (453) (340) )
                    ( PORT I1 (451) (346) )
                    ( PORT I2 (427) (298) )
                    ( PORT I3 (426) (311) )
                    ( PORT I4 (620) (488) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_98_113\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (25) (25) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_98_116\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (590) (439) )
                    ( PORT I1 (418) (306) )
                    ( PORT I2 (434) (341) )
                    ( PORT I4 (744) (590) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I2 Y (387) (371) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_98_117\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (551) (461) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_98_117\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1860) (1836) )
                    ( PORT D (556) (457) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (0) (4) )
                ( RECREM (negedge SR) (posedge CK) (0) (4) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_98_117\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_98_120\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (557) (481) )
                    ( IOPATH I Z (118) (128) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_98_120\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1865) (1841) )
                    ( PORT D (669) (615) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (912) (912) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_98_120\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1865) (1841) )
                    ( PORT D (490) (431) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (912) (912) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_98_120\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1865) (1841) )
                    ( PORT D (674) (594) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (909) (909) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_98_120\/FFCD\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1865) (1841) )
                    ( PORT D (576) (437) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (325) (317) )
                    ( IOPATH SR Q (996) (996) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (32) (22) )
                ( SETUPHOLD (negedge D) (posedge CK) (17) (33) )
                ( SETUPHOLD (posedge CE) (posedge CK) (159) (-105) )
                ( SETUPHOLD (negedge CE) (posedge CK) (132) (-83) )
                ( RECREM (posedge SR) (posedge CK) (245) (-191) )
                ( RECREM (negedge SR) (posedge CK) (224) (-175) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMA_98_120\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (435) (308) )
                    ( PORT I1 (470) (364) )
                    ( PORT I2 (754) (597) )
                    ( PORT I3 (430) (298) )
                    ( PORT I4 (911) (698) )
                    ( PORT ID (262) (165) )
                    ( IOPATH I0 Z (216) (233) )
                    ( IOPATH I1 Z (285) (275) )
                    ( IOPATH I2 Z (390) (364) )
                    ( IOPATH I3 Z (386) (345) )
                    ( IOPATH I4 Z (166) (168) )
                    ( IOPATH ID Z (214) (228) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_98_120\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (787) (646) )
                    ( PORT I1 (754) (580) )
                    ( PORT I2 (264) (165) )
                    ( PORT I3 (438) (342) )
                    ( PORT I4 (469) (363) )
                    ( IOPATH I0 Y (209) (222) )
                    ( IOPATH I1 Y (276) (264) )
                    ( IOPATH I2 Y (382) (352) )
                    ( IOPATH I3 Y (377) (332) )
                    ( IOPATH I4 Y (169) (171) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_98_120\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (263) (164) )
                    ( PORT I2 (447) (308) )
                    ( PORT I4 (263) (164) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (381) (357) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_98_120\/L6ABMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (685) (567) )
                    ( IOPATH SEL Z (126) (111) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_98_120\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (2625) (2505) )
                    ( IOPATH I Z (44) (48) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_98_120\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_98_121\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (928) (723) )
                    ( PORT I1 (602) (449) )
                    ( PORT I2 (286) (219) )
                    ( PORT I3 (584) (450) )
                    ( PORT I4 (772) (600) )
                    ( IOPATH I0 Y (338) (358) )
                    ( IOPATH I1 Y (406) (400) )
                    ( IOPATH I2 Y (511) (489) )
                    ( IOPATH I3 Y (507) (470) )
                    ( IOPATH I4 Y (288) (293) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_98_121\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (928) (723) )
                    ( PORT I1 (602) (449) )
                    ( PORT I2 (421) (306) )
                    ( PORT I3 (603) (483) )
                    ( PORT I4 (772) (600) )
                    ( IOPATH I0 Y (338) (358) )
                    ( IOPATH I1 Y (406) (400) )
                    ( IOPATH I2 Y (511) (489) )
                    ( IOPATH I3 Y (507) (470) )
                    ( IOPATH I4 Y (288) (293) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMA_98_121\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (740) (596) )
                    ( PORT I1 (786) (650) )
                    ( PORT I2 (653) (543) )
                    ( PORT I3 (427) (300) )
                    ( PORT I4 (775) (607) )
                    ( PORT ID (450) (359) )
                    ( IOPATH I0 Z (347) (366) )
                    ( IOPATH I1 Z (415) (408) )
                    ( IOPATH I2 Z (520) (494) )
                    ( IOPATH I3 Z (515) (473) )
                    ( IOPATH I4 Z (297) (301) )
                    ( IOPATH ID Z (344) (362) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMA_98_121\/FYD\/V_FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (442) (346) )
                    ( PORT I1 (785) (649) )
                    ( PORT I2 (947) (788) )
                    ( PORT I3 (595) (461) )
                    ( PORT I4 (775) (607) )
                    ( PORT ID (580) (438) )
                    ( IOPATH I0 Z (338) (355) )
                    ( IOPATH I1 Z (404) (396) )
                    ( IOPATH I2 Z (509) (482) )
                    ( IOPATH I3 Z (505) (461) )
                    ( IOPATH I4 Z (297) (304) )
                    ( IOPATH ID Z (335) (350) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_98_121\/L6ABMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (562) (505) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (248) (236) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_98_121\/L6CDMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (670) (566) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (256) (244) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_98_121\/L7MUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (683) (599) )
                    ( IOPATH SEL Z (178) (174) )
                    ( IOPATH I0 Z (24) (24) )
                    ( IOPATH I1 Z (20) (20) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_98_124\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_98_124\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1865) (1841) )
                    ( PORT D (659) (561) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (291) (-236) )
                ( SETUPHOLD (negedge CE) (posedge CK) (279) (-230) )
                ( RECREM (posedge SR) (posedge CK) (0) (4) )
                ( RECREM (negedge SR) (posedge CK) (0) (4) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMA_98_124\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (418) (303) )
                    ( PORT I1 (459) (369) )
                    ( PORT I2 (747) (587) )
                    ( PORT I3 (579) (423) )
                    ( PORT I4 (616) (472) )
                    ( PORT ID (261) (164) )
                    ( IOPATH I0 Z (216) (233) )
                    ( IOPATH I1 Z (285) (275) )
                    ( IOPATH I2 Z (390) (364) )
                    ( IOPATH I3 Z (386) (345) )
                    ( IOPATH I4 Z (166) (168) )
                    ( IOPATH ID Z (214) (228) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_98_124\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (925) (762) )
                    ( PORT I1 (616) (472) )
                    ( PORT I2 (263) (164) )
                    ( PORT I3 (420) (305) )
                    ( PORT I4 (592) (457) )
                    ( IOPATH I0 Y (209) (222) )
                    ( IOPATH I1 Y (276) (264) )
                    ( IOPATH I2 Y (382) (352) )
                    ( IOPATH I3 Y (377) (332) )
                    ( IOPATH I4 Y (169) (171) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_98_124\/L6ABMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (833) (691) )
                    ( IOPATH SEL Z (126) (111) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_98_124\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_98_125\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (820) (702) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_98_125\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1865) (1841) )
                    ( PORT D (338) (277) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_98_125\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1865) (1841) )
                    ( PORT D (515) (455) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_98_125\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (583) (427) )
                    ( PORT I1 (420) (307) )
                    ( PORT I4 (592) (457) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_98_125\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (2746) (2579) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_98_125\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_102_96\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (554) (479) )
                    ( IOPATH I Z (118) (128) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_102_96\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1832) (1808) )
                    ( PORT D (336) (287) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (866) (866) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (159) (-105) )
                ( SETUPHOLD (negedge CE) (posedge CK) (132) (-83) )
                ( RECREM (posedge SR) (posedge CK) (197) (-143) )
                ( RECREM (negedge SR) (posedge CK) (164) (-115) )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_102_96\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (3096) (2913) )
                    ( IOPATH I Z (88) (104) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_102_96\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_102_100\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_102_100\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1837) (1813) )
                    ( PORT D (792) (669) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (291) (-236) )
                ( SETUPHOLD (negedge CE) (posedge CK) (279) (-230) )
                ( RECREM (posedge SR) (posedge CK) (-16) (20) )
                ( RECREM (negedge SR) (posedge CK) (-16) (20) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMA_102_100\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (583) (449) )
                    ( PORT I1 (614) (455) )
                    ( PORT I2 (583) (457) )
                    ( PORT I3 (669) (540) )
                    ( PORT I4 (604) (439) )
                    ( PORT ID (445) (343) )
                    ( IOPATH I0 Z (338) (362) )
                    ( IOPATH I1 Z (406) (404) )
                    ( IOPATH I2 Z (511) (493) )
                    ( IOPATH I3 Z (507) (474) )
                    ( IOPATH I4 Z (288) (297) )
                    ( IOPATH ID Z (335) (358) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_102_100\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (637) (509) )
                    ( PORT I1 (588) (443) )
                    ( PORT I2 (445) (349) )
                    ( PORT I3 (580) (439) )
                    ( PORT I4 (604) (439) )
                    ( IOPATH I0 Y (338) (362) )
                    ( IOPATH I1 Y (406) (404) )
                    ( IOPATH I2 Y (511) (493) )
                    ( IOPATH I3 Y (507) (474) )
                    ( IOPATH I4 Y (288) (297) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_102_100\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (635) (507) )
                    ( PORT I1 (611) (452) )
                    ( PORT I2 (606) (484) )
                    ( PORT I3 (263) (164) )
                    ( PORT I4 (604) (439) )
                    ( IOPATH I0 Y (343) (366) )
                    ( IOPATH I1 Y (411) (408) )
                    ( IOPATH I2 Y (516) (494) )
                    ( IOPATH I3 Y (511) (473) )
                    ( IOPATH I4 Y (293) (301) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMA_102_100\/FYD\/V_FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (792) (607) )
                    ( PORT I1 (614) (455) )
                    ( PORT I2 (611) (452) )
                    ( PORT I3 (761) (637) )
                    ( PORT I4 (604) (439) )
                    ( PORT ID (569) (415) )
                    ( IOPATH I0 Z (334) (355) )
                    ( IOPATH I1 Z (400) (396) )
                    ( IOPATH I2 Z (505) (482) )
                    ( IOPATH I3 Z (501) (461) )
                    ( IOPATH I4 Z (293) (304) )
                    ( IOPATH ID Z (331) (350) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_102_100\/L6ABMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (528) (439) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (248) (240) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_102_100\/L6CDMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (504) (430) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (252) (244) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_102_100\/L7MUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (550) (475) )
                    ( IOPATH SEL Z (178) (174) )
                    ( IOPATH I0 Z (24) (20) )
                    ( IOPATH I1 Z (24) (20) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_102_100\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (33) (29) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_102_104\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (545) (440) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_102_104\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1842) (1818) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (-28) (32) )
                ( RECREM (negedge SR) (posedge CK) (-16) (20) )
                ( SETUPHOLD (posedge D) (posedge CK) (30) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_102_104\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I4 (688) (555) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_102_104\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (583) (437) )
                    ( PORT I1 (428) (302) )
                    ( PORT I4 (811) (637) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_102_104\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (422) (292) )
                    ( PORT I1 (426) (296) )
                    ( PORT I2 (462) (359) )
                    ( PORT I4 (453) (359) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I2 Y (389) (368) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_102_104\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (37) (29) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_102_108\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (393) (327) )
                    ( IOPATH I Z (118) (128) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_102_108\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1847) (1823) )
                    ( PORT D (682) (601) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_102_108\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1847) (1823) )
                    ( PORT D (511) (437) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (159) (-105) )
                ( SETUPHOLD (negedge CE) (posedge CK) (132) (-83) )
                ( RECREM (posedge SR) (posedge CK) (-12) (20) )
                ( RECREM (negedge SR) (posedge CK) (-12) (20) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_102_108\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1847) (1823) )
                    ( PORT D (573) (498) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_102_108\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (434) (307) )
                    ( PORT I1 (421) (306) )
                    ( PORT I2 (619) (505) )
                    ( PORT I3 (619) (492) )
                    ( PORT I4 (573) (431) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I2 Y (387) (371) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_102_108\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (427) (297) )
                    ( PORT I1 (422) (307) )
                    ( PORT I4 (759) (605) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMA_102_108\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (660) (533) )
                    ( PORT I1 (441) (305) )
                    ( PORT I2 (428) (315) )
                    ( PORT I3 (835) (645) )
                    ( PORT I4 (743) (587) )
                    ( PORT ID (424) (292) )
                    ( IOPATH I0 Z (220) (236) )
                    ( IOPATH I1 Z (288) (278) )
                    ( IOPATH I2 Z (393) (363) )
                    ( IOPATH I3 Z (389) (343) )
                    ( IOPATH I4 Z (169) (171) )
                    ( IOPATH ID Z (217) (232) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_102_108\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (612) (480) )
                    ( PORT I1 (441) (305) )
                    ( PORT I2 (585) (429) )
                    ( PORT I3 (262) (164) )
                    ( PORT I4 (743) (587) )
                    ( IOPATH I0 Y (211) (225) )
                    ( IOPATH I1 Y (277) (266) )
                    ( IOPATH I2 Y (383) (351) )
                    ( IOPATH I3 Y (379) (331) )
                    ( IOPATH I4 Y (170) (173) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_102_108\/L6CDMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (655) (569) )
                    ( IOPATH SEL Z (128) (114) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_102_108\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (21) (21) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_102_112\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_102_112\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1852) (1828) )
                    ( PORT D (650) (552) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( RECREM (posedge SR) (posedge CK) (-16) (20) )
                ( RECREM (negedge SR) (posedge CK) (-16) (20) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_102_112\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1852) (1828) )
                    ( PORT D (883) (756) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (291) (-236) )
                ( SETUPHOLD (negedge CE) (posedge CK) (279) (-230) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMA_102_112\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (745) (573) )
                    ( PORT I1 (757) (582) )
                    ( PORT I2 (602) (452) )
                    ( PORT I3 (587) (447) )
                    ( PORT I4 (770) (621) )
                    ( PORT ID (261) (164) )
                    ( IOPATH I0 Z (216) (233) )
                    ( IOPATH I1 Z (285) (275) )
                    ( IOPATH I2 Z (390) (364) )
                    ( IOPATH I3 Z (386) (345) )
                    ( IOPATH I4 Z (166) (168) )
                    ( IOPATH ID Z (214) (228) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_102_112\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (602) (452) )
                    ( PORT I1 (626) (503) )
                    ( PORT I2 (261) (164) )
                    ( PORT I3 (431) (304) )
                    ( PORT I4 (647) (501) )
                    ( IOPATH I0 Y (209) (222) )
                    ( IOPATH I1 Y (276) (264) )
                    ( IOPATH I2 Y (382) (352) )
                    ( IOPATH I3 Y (377) (332) )
                    ( IOPATH I4 Y (169) (171) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_102_112\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (424) (311) )
                    ( PORT I3 (448) (354) )
                    ( PORT I4 (600) (468) )
                    ( IOPATH I1 Y (288) (278) )
                    ( IOPATH I3 Y (389) (343) )
                    ( IOPATH I4 Y (169) (171) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_102_112\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (784) (634) )
                    ( PORT I1 (931) (718) )
                    ( PORT I2 (261) (164) )
                    ( PORT I3 (600) (468) )
                    ( PORT I4 (431) (304) )
                    ( IOPATH I0 Y (211) (225) )
                    ( IOPATH I1 Y (277) (266) )
                    ( IOPATH I2 Y (383) (351) )
                    ( IOPATH I3 Y (379) (331) )
                    ( IOPATH I4 Y (170) (173) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_102_112\/L6ABMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (547) (486) )
                    ( IOPATH SEL Z (126) (111) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_102_112\/L6CDMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (653) (564) )
                    ( IOPATH SEL Z (128) (114) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_102_112\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (25) (25) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_102_116\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (660) (569) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_102_116\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1857) (1833) )
                    ( PORT D (902) (751) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (-28) (32) )
                ( RECREM (negedge SR) (posedge CK) (-24) (28) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_102_116\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (37) (33) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_102_120\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (435) (387) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_102_120\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1862) (1838) )
                    ( PORT D (526) (471) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_102_120\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1862) (1838) )
                    ( PORT D (339) (290) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_102_120\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1862) (1838) )
                    ( PORT D (510) (438) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_102_120\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1862) (1838) )
                    ( PORT D (495) (410) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_102_120\/FFCD\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1862) (1838) )
                    ( PORT D (602) (477) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (325) (317) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (32) (22) )
                ( SETUPHOLD (negedge D) (posedge CK) (17) (33) )
                ( RECREM (posedge SR) (posedge CK) (-12) (20) )
                ( RECREM (negedge SR) (posedge CK) (-8) (20) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_102_120\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (421) (306) )
                    ( PORT I1 (424) (305) )
                    ( PORT I2 (293) (218) )
                    ( PORT I3 (597) (491) )
                    ( PORT I4 (587) (441) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I2 Y (387) (371) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_102_120\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (435) (308) )
                    ( PORT I2 (262) (164) )
                    ( PORT I3 (484) (361) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I3 Y (377) (339) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_102_120\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (17) (13) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_102_124\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (775) (644) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_102_124\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1862) (1838) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (0) (4) )
                ( RECREM (negedge SR) (posedge CK) (0) (4) )
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (41) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_102_124\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1862) (1838) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_102_124\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1060) (864) )
                    ( PORT I1 (850) (654) )
                    ( PORT I2 (1022) (839) )
                    ( PORT I3 (745) (561) )
                    ( PORT I4 (1124) (958) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (100) (98) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_102_124\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (970) (760) )
                    ( PORT I1 (927) (776) )
                    ( PORT I2 (427) (297) )
                    ( PORT I3 (1022) (839) )
                    ( PORT I4 (1119) (953) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I2 Y (309) (281) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMA_102_124\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (570) (429) )
                    ( PORT I1 (599) (443) )
                    ( PORT I2 (777) (614) )
                    ( PORT I3 (421) (306) )
                    ( PORT I4 (782) (607) )
                    ( PORT ID (582) (443) )
                    ( IOPATH I0 Z (220) (236) )
                    ( IOPATH I1 Z (288) (278) )
                    ( IOPATH I2 Z (393) (363) )
                    ( IOPATH I3 Z (389) (343) )
                    ( IOPATH I4 Z (169) (171) )
                    ( IOPATH ID Z (217) (232) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_102_124\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (789) (627) )
                    ( PORT I1 (782) (607) )
                    ( PORT I2 (421) (290) )
                    ( PORT I3 (422) (307) )
                    ( PORT I4 (911) (759) )
                    ( IOPATH I0 Y (211) (225) )
                    ( IOPATH I1 Y (277) (266) )
                    ( IOPATH I2 Y (383) (351) )
                    ( IOPATH I3 Y (379) (331) )
                    ( IOPATH I4 Y (170) (173) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_102_124\/L6CDMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (882) (770) )
                    ( IOPATH SEL Z (128) (114) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_102_124\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_106_92\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (733) (598) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_92\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1824) (1800) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (850) (850) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (197) (-143) )
                ( RECREM (negedge SR) (posedge CK) (164) (-115) )
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (41) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_92\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (833) (647) )
                    ( PORT I1 (693) (583) )
                    ( PORT I2 (780) (616) )
                    ( PORT I3 (1001) (813) )
                    ( PORT I4 (838) (672) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (92) (98) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_106_92\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (3249) (3052) )
                    ( IOPATH I Z (88) (104) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_106_92\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_106_93\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (430) (383) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_93\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1824) (1800) )
                    ( PORT D (489) (414) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (886) (886) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_93\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1824) (1800) )
                    ( PORT D (345) (287) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (888) (888) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_93\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1824) (1800) )
                    ( PORT D (521) (455) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (884) (884) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( RECREM (posedge SR) (posedge CK) (221) (-167) )
                ( RECREM (negedge SR) (posedge CK) (200) (-151) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_93\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1824) (1800) )
                    ( PORT D (332) (272) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (881) (881) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_106_93\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (3249) (3052) )
                    ( IOPATH I Z (64) (68) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_106_93\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_106_96\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (768) (636) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_96\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1829) (1805) )
                    ( PORT D (335) (277) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_96\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1829) (1805) )
                    ( PORT D (534) (462) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_96\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1829) (1805) )
                    ( PORT D (670) (561) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( RECREM (posedge SR) (posedge CK) (-12) (20) )
                ( RECREM (negedge SR) (posedge CK) (-12) (20) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_96\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1829) (1805) )
                    ( PORT D (533) (484) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_106_96\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (17) (17) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_106_97\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (605) (545) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_97\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1829) (1805) )
                    ( PORT D (896) (792) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_97\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1829) (1805) )
                    ( PORT D (832) (737) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_97\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1829) (1805) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( RECREM (posedge SR) (posedge CK) (-12) (20) )
                ( RECREM (negedge SR) (posedge CK) (-12) (20) )
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_97\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1829) (1805) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_97\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (979) (795) )
                    ( PORT I1 (707) (554) )
                    ( PORT I2 (419) (290) )
                    ( PORT I3 (1007) (824) )
                    ( PORT I4 (968) (738) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I2 Y (307) (277) )
                    ( IOPATH I3 Y (303) (256) )
                    ( IOPATH I4 Y (95) (99) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_97\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (979) (795) )
                    ( PORT I1 (706) (553) )
                    ( PORT I2 (864) (715) )
                    ( PORT I3 (874) (736) )
                    ( PORT I4 (968) (738) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I2 Y (307) (276) )
                    ( IOPATH I3 Y (302) (255) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_106_97\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (17) (17) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_106_100\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (582) (493) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_100\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1834) (1810) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (41) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_100\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1834) (1810) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_100\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1834) (1810) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( RECREM (posedge SR) (posedge CK) (-12) (20) )
                ( RECREM (negedge SR) (posedge CK) (-12) (20) )
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (40) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_100\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1834) (1810) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_100\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (795) (653) )
                    ( PORT I1 (806) (608) )
                    ( PORT I2 (295) (220) )
                    ( PORT I3 (1007) (824) )
                    ( PORT I4 (833) (643) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (100) (98) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_100\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1007) (824) )
                    ( PORT I1 (702) (555) )
                    ( PORT I2 (263) (164) )
                    ( PORT I3 (973) (730) )
                    ( PORT I4 (926) (741) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I2 Y (309) (281) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_100\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1007) (824) )
                    ( PORT I1 (926) (741) )
                    ( PORT I2 (263) (164) )
                    ( PORT I3 (673) (520) )
                    ( PORT I4 (833) (643) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I2 Y (307) (277) )
                    ( IOPATH I3 Y (303) (256) )
                    ( IOPATH I4 Y (95) (99) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_100\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (422) (310) )
                    ( PORT I1 (806) (608) )
                    ( PORT I2 (865) (713) )
                    ( PORT I3 (926) (741) )
                    ( PORT I4 (677) (532) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I2 Y (307) (276) )
                    ( IOPATH I3 Y (302) (255) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_106_100\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (17) (17) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_106_101\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (784) (665) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_101\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1834) (1810) )
                    ( PORT D (491) (407) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_101\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1834) (1810) )
                    ( PORT D (695) (601) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_101\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1834) (1810) )
                    ( PORT D (180) (151) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_101\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1834) (1810) )
                    ( PORT D (641) (544) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_101\/FFAB\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1834) (1810) )
                    ( PORT D (623) (487) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (325) (317) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (32) (23) )
                ( SETUPHOLD (negedge D) (posedge CK) (17) (33) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_101\/FFCD\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1834) (1810) )
                    ( PORT D (263) (164) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (325) (317) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (32) (22) )
                ( SETUPHOLD (negedge D) (posedge CK) (17) (33) )
                ( RECREM (posedge SR) (posedge CK) (-8) (20) )
                ( RECREM (negedge SR) (posedge CK) (-8) (20) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_106_101\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (13) (13) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_106_104\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (823) (691) )
                    ( IOPATH I Z (118) (128) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_104\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1839) (1815) )
                    ( PORT D (341) (294) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_104\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1839) (1815) )
                    ( PORT D (340) (279) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_104\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1839) (1815) )
                    ( PORT D (496) (421) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_104\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1839) (1815) )
                    ( PORT D (209) (202) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_104\/FFAB\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1839) (1815) )
                    ( PORT D (424) (292) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (325) (317) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (32) (23) )
                ( SETUPHOLD (negedge D) (posedge CK) (17) (33) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_104\/FFCD\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1839) (1815) )
                    ( PORT D (582) (441) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (325) (317) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (32) (22) )
                ( SETUPHOLD (negedge D) (posedge CK) (17) (33) )
                ( SETUPHOLD (posedge CE) (posedge CK) (159) (-105) )
                ( SETUPHOLD (negedge CE) (posedge CK) (132) (-83) )
                ( RECREM (posedge SR) (posedge CK) (-8) (20) )
                ( RECREM (negedge SR) (posedge CK) (-8) (20) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_106_104\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (13) (13) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_106_105\/CLKPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (1839) (1815) )
                    ( IOPATH I Z (36) (32) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_105\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (0) (0) )
                    ( PORT D (813) (704) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (205) (207) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (103) (-48) )
                ( SETUPHOLD (negedge D) (posedge CK) (97) (-48) )
                ( RECREM (posedge SR) (posedge CK) (-4) (8) )
                ( RECREM (negedge SR) (posedge CK) (-4) (8) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_105\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (417) (285) )
                    ( PORT I1 (428) (296) )
                    ( PORT I2 (429) (301) )
                    ( PORT I3 (427) (295) )
                    ( PORT I4 (657) (502) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I2 Y (387) (371) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_106_105\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (45) (41) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_106_108\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_108\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1844) (1820) )
                    ( PORT D (549) (501) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_108\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1844) (1820) )
                    ( PORT D (180) (151) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_108\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1844) (1820) )
                    ( PORT D (344) (288) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_108\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1844) (1820) )
                    ( PORT D (643) (534) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (291) (-236) )
                ( SETUPHOLD (negedge CE) (posedge CK) (279) (-230) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_108\/FFAB\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1844) (1820) )
                    ( PORT D (593) (439) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (325) (317) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (32) (23) )
                ( SETUPHOLD (negedge D) (posedge CK) (17) (33) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_108\/FFCD\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1844) (1820) )
                    ( PORT D (287) (217) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (325) (317) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (32) (22) )
                ( SETUPHOLD (negedge D) (posedge CK) (17) (33) )
                ( RECREM (posedge SR) (posedge CK) (-8) (20) )
                ( RECREM (negedge SR) (posedge CK) (-8) (20) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_108\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (428) (298) )
                    ( PORT I1 (581) (442) )
                    ( PORT I2 (416) (303) )
                    ( PORT I3 (260) (164) )
                    ( PORT I4 (425) (295) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_108\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (451) (350) )
                    ( PORT I1 (429) (307) )
                    ( PORT I2 (262) (164) )
                    ( PORT I3 (576) (420) )
                    ( PORT I4 (586) (442) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (381) (357) )
                    ( IOPATH I3 Y (377) (336) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_106_108\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (13) (13) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_106_109\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (445) (353) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_109\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1844) (1820) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (41) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_109\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1844) (1820) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_109\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1844) (1820) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( RECREM (posedge SR) (posedge CK) (-12) (20) )
                ( RECREM (negedge SR) (posedge CK) (-12) (20) )
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (40) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_109\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1844) (1820) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_109\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (664) (487) )
                    ( PORT I1 (686) (540) )
                    ( PORT I2 (879) (651) )
                    ( PORT I3 (632) (515) )
                    ( PORT I4 (876) (758) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (100) (98) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_109\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (664) (487) )
                    ( PORT I1 (701) (565) )
                    ( PORT I2 (665) (520) )
                    ( PORT I3 (879) (651) )
                    ( PORT I4 (1009) (846) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I2 Y (309) (281) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_109\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (834) (653) )
                    ( PORT I1 (659) (492) )
                    ( PORT I2 (747) (574) )
                    ( PORT I3 (263) (164) )
                    ( PORT I4 (1009) (846) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I2 Y (307) (277) )
                    ( IOPATH I3 Y (303) (256) )
                    ( IOPATH I4 Y (95) (99) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_109\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (834) (653) )
                    ( PORT I1 (742) (598) )
                    ( PORT I2 (705) (580) )
                    ( PORT I3 (526) (404) )
                    ( PORT I4 (1009) (846) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I2 Y (307) (276) )
                    ( IOPATH I3 Y (302) (255) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_106_109\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (17) (17) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_106_112\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (222) (176) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_112\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1849) (1825) )
                    ( PORT D (1171) (990) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_112\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1849) (1825) )
                    ( PORT D (529) (470) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_112\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1849) (1825) )
                    ( PORT D (349) (290) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_112\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1849) (1825) )
                    ( PORT D (759) (625) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (-12) (20) )
                ( RECREM (negedge SR) (posedge CK) (-8) (20) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_112\/FFAB\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1849) (1825) )
                    ( PORT D (428) (296) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (325) (317) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (32) (23) )
                ( SETUPHOLD (negedge D) (posedge CK) (17) (33) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_112\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (784) (617) )
                    ( PORT I1 (426) (311) )
                    ( PORT I2 (302) (216) )
                    ( PORT I3 (664) (485) )
                    ( PORT I4 (639) (468) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_112\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (583) (435) )
                    ( PORT I1 (480) (336) )
                    ( PORT I2 (420) (307) )
                    ( PORT I3 (294) (219) )
                    ( PORT I4 (423) (293) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I2 Y (389) (368) )
                    ( IOPATH I3 Y (384) (348) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_106_112\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (17) (13) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_106_113\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (843) (753) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_113\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1849) (1825) )
                    ( PORT D (341) (294) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_113\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1849) (1825) )
                    ( PORT D (343) (282) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_113\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1849) (1825) )
                    ( PORT D (806) (682) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_113\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1849) (1825) )
                    ( PORT D (697) (637) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_113\/FFAB\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1849) (1825) )
                    ( PORT D (634) (483) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (325) (317) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (32) (23) )
                ( SETUPHOLD (negedge D) (posedge CK) (17) (33) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_113\/FFCD\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1849) (1825) )
                    ( PORT D (759) (606) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (325) (317) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (32) (22) )
                ( SETUPHOLD (negedge D) (posedge CK) (17) (33) )
                ( RECREM (posedge SR) (posedge CK) (-8) (20) )
                ( RECREM (negedge SR) (posedge CK) (-8) (20) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_113\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (621) (482) )
                    ( PORT I1 (624) (485) )
                    ( PORT I2 (429) (301) )
                    ( PORT I3 (621) (464) )
                    ( PORT I4 (587) (428) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_113\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (463) (354) )
                    ( PORT I1 (577) (437) )
                    ( PORT I2 (590) (439) )
                    ( PORT I3 (583) (444) )
                    ( PORT I4 (843) (676) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (381) (357) )
                    ( IOPATH I3 Y (377) (336) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_106_113\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (13) (13) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_106_116\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (603) (488) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_116\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1854) (1830) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (41) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_116\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1854) (1830) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_116\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1854) (1830) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( RECREM (posedge SR) (posedge CK) (-12) (20) )
                ( RECREM (negedge SR) (posedge CK) (-12) (20) )
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (40) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_116\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1854) (1830) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_116\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (680) (504) )
                    ( PORT I1 (883) (700) )
                    ( PORT I2 (263) (164) )
                    ( PORT I3 (990) (801) )
                    ( PORT I4 (1051) (927) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (100) (98) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_116\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (680) (504) )
                    ( PORT I1 (679) (534) )
                    ( PORT I2 (630) (479) )
                    ( PORT I3 (990) (801) )
                    ( PORT I4 (1055) (931) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I2 Y (309) (281) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_116\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1014) (788) )
                    ( PORT I1 (857) (713) )
                    ( PORT I2 (680) (504) )
                    ( PORT I3 (263) (164) )
                    ( PORT I4 (1170) (976) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I2 Y (307) (277) )
                    ( IOPATH I3 Y (303) (256) )
                    ( IOPATH I4 Y (95) (99) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_116\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (680) (504) )
                    ( PORT I1 (1014) (788) )
                    ( PORT I2 (997) (805) )
                    ( PORT I3 (263) (164) )
                    ( PORT I4 (1170) (976) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I2 Y (307) (276) )
                    ( IOPATH I3 Y (302) (255) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_106_116\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (17) (17) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_106_117\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (738) (603) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_117\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1854) (1830) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (41) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_117\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1854) (1830) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_117\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1854) (1830) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( RECREM (posedge SR) (posedge CK) (-12) (20) )
                ( RECREM (negedge SR) (posedge CK) (-12) (20) )
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (40) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_117\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1854) (1830) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_117\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (680) (504) )
                    ( PORT I1 (883) (700) )
                    ( PORT I2 (624) (487) )
                    ( PORT I3 (990) (801) )
                    ( PORT I4 (1033) (893) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (100) (98) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_117\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (680) (504) )
                    ( PORT I1 (679) (534) )
                    ( PORT I2 (854) (678) )
                    ( PORT I3 (990) (801) )
                    ( PORT I4 (1170) (976) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I2 Y (309) (281) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_117\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1014) (788) )
                    ( PORT I1 (857) (713) )
                    ( PORT I2 (680) (504) )
                    ( PORT I3 (961) (757) )
                    ( PORT I4 (1170) (976) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I2 Y (307) (277) )
                    ( IOPATH I3 Y (303) (256) )
                    ( IOPATH I4 Y (95) (99) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_117\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (263) (164) )
                    ( PORT I1 (1014) (788) )
                    ( PORT I2 (992) (809) )
                    ( PORT I3 (683) (538) )
                    ( PORT I4 (1059) (926) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I2 Y (307) (276) )
                    ( IOPATH I3 Y (302) (255) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_106_117\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (17) (17) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_106_120\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (559) (483) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_120\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1859) (1835) )
                    ( PORT D (526) (472) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_120\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1859) (1835) )
                    ( PORT D (397) (321) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_120\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1859) (1835) )
                    ( PORT D (526) (483) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_120\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1859) (1835) )
                    ( PORT D (527) (474) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_120\/FFAB\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1859) (1835) )
                    ( PORT D (481) (335) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (325) (317) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (32) (23) )
                ( SETUPHOLD (negedge D) (posedge CK) (17) (33) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_120\/FFCD\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1859) (1835) )
                    ( PORT D (583) (427) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (325) (317) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (32) (22) )
                ( SETUPHOLD (negedge D) (posedge CK) (17) (33) )
                ( RECREM (posedge SR) (posedge CK) (-8) (20) )
                ( RECREM (negedge SR) (posedge CK) (-8) (20) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_120\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (429) (301) )
                    ( PORT I1 (601) (462) )
                    ( PORT I2 (263) (164) )
                    ( PORT I3 (484) (340) )
                    ( PORT I4 (426) (312) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_106_120\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (13) (13) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_106_121\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (816) (684) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_121\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1859) (1835) )
                    ( PORT D (367) (340) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_121\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1859) (1835) )
                    ( PORT D (501) (419) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_121\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1859) (1835) )
                    ( PORT D (768) (642) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_121\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1859) (1835) )
                    ( PORT D (333) (272) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_121\/FFAB\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1859) (1835) )
                    ( PORT D (548) (453) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (325) (317) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (32) (23) )
                ( SETUPHOLD (negedge D) (posedge CK) (17) (33) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_121\/FFCD\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1859) (1835) )
                    ( PORT D (491) (399) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (325) (317) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (32) (22) )
                ( SETUPHOLD (negedge D) (posedge CK) (17) (33) )
                ( RECREM (posedge SR) (posedge CK) (-8) (20) )
                ( RECREM (negedge SR) (posedge CK) (-8) (20) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_106_121\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (13) (13) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_106_124\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (617) (516) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_124\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1859) (1835) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (41) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_124\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1859) (1835) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_124\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1859) (1835) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( RECREM (posedge SR) (posedge CK) (-12) (20) )
                ( RECREM (negedge SR) (posedge CK) (-12) (20) )
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (40) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_124\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1859) (1835) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_124\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (484) (392) )
                    ( PORT I1 (1059) (844) )
                    ( PORT I2 (841) (643) )
                    ( PORT I3 (1143) (930) )
                    ( PORT I4 (1195) (1029) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (100) (98) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_124\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (928) (756) )
                    ( PORT I1 (841) (643) )
                    ( PORT I2 (616) (509) )
                    ( PORT I3 (1143) (930) )
                    ( PORT I4 (1195) (1029) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I2 Y (309) (281) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_124\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1059) (844) )
                    ( PORT I1 (841) (643) )
                    ( PORT I2 (262) (164) )
                    ( PORT I3 (1143) (930) )
                    ( PORT I4 (1193) (1046) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I2 Y (307) (277) )
                    ( IOPATH I3 Y (303) (256) )
                    ( IOPATH I4 Y (95) (99) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_124\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1059) (844) )
                    ( PORT I1 (710) (555) )
                    ( PORT I2 (884) (752) )
                    ( PORT I3 (572) (432) )
                    ( PORT I4 (1123) (972) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I2 Y (307) (276) )
                    ( IOPATH I3 Y (302) (255) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_106_124\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (17) (17) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_106_125\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (617) (516) )
                    ( IOPATH I Z (118) (128) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_125\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1859) (1835) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (41) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_125\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1859) (1835) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_125\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1859) (1835) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge CE) (posedge CK) (159) (-105) )
                ( SETUPHOLD (negedge CE) (posedge CK) (132) (-83) )
                ( RECREM (posedge SR) (posedge CK) (-12) (20) )
                ( RECREM (negedge SR) (posedge CK) (-12) (20) )
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (40) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_125\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1859) (1835) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_125\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (262) (164) )
                    ( PORT I1 (1059) (844) )
                    ( PORT I2 (841) (643) )
                    ( PORT I3 (1143) (930) )
                    ( PORT I4 (1195) (1029) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (100) (98) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_125\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (928) (756) )
                    ( PORT I1 (297) (223) )
                    ( PORT I2 (841) (643) )
                    ( PORT I3 (1143) (930) )
                    ( PORT I4 (1046) (920) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I2 Y (309) (281) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_125\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1059) (844) )
                    ( PORT I1 (841) (643) )
                    ( PORT I2 (262) (164) )
                    ( PORT I3 (1143) (930) )
                    ( PORT I4 (1209) (1057) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I2 Y (307) (277) )
                    ( IOPATH I3 Y (303) (256) )
                    ( IOPATH I4 Y (95) (99) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_125\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (489) (395) )
                    ( PORT I1 (1059) (844) )
                    ( PORT I2 (946) (805) )
                    ( PORT I3 (698) (567) )
                    ( PORT I4 (1123) (972) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I2 Y (307) (276) )
                    ( IOPATH I3 Y (302) (255) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_106_125\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (17) (17) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_106_128\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (765) (633) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_128\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1854) (1830) )
                    ( PORT D (341) (282) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_128\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1854) (1830) )
                    ( PORT D (178) (151) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_128\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1854) (1830) )
                    ( PORT D (514) (470) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_128\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1854) (1830) )
                    ( PORT D (180) (151) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (0) (4) )
                ( RECREM (negedge SR) (posedge CK) (0) (4) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_128\/FFAB\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1854) (1830) )
                    ( PORT D (795) (613) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (325) (317) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (32) (23) )
                ( SETUPHOLD (negedge D) (posedge CK) (17) (33) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_106_128\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_106_129\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_129\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1854) (1830) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (41) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_129\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1854) (1830) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_129\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1854) (1830) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( RECREM (posedge SR) (posedge CK) (-12) (20) )
                ( RECREM (negedge SR) (posedge CK) (-12) (20) )
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (40) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_129\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1854) (1830) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (291) (-236) )
                ( SETUPHOLD (negedge CE) (posedge CK) (279) (-230) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_129\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (850) (650) )
                    ( PORT I1 (879) (710) )
                    ( PORT I2 (425) (295) )
                    ( PORT I3 (1055) (835) )
                    ( PORT I4 (1209) (1057) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (100) (98) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_129\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (939) (771) )
                    ( PORT I1 (263) (164) )
                    ( PORT I2 (988) (757) )
                    ( PORT I3 (1055) (835) )
                    ( PORT I4 (1211) (1059) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I2 Y (309) (281) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_129\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1070) (859) )
                    ( PORT I1 (850) (650) )
                    ( PORT I2 (263) (164) )
                    ( PORT I3 (1038) (887) )
                    ( PORT I4 (1195) (1036) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I2 Y (307) (277) )
                    ( IOPATH I3 Y (303) (256) )
                    ( IOPATH I4 Y (95) (99) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_106_129\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (662) (523) )
                    ( PORT I1 (1070) (859) )
                    ( PORT I2 (718) (573) )
                    ( PORT I3 (1161) (983) )
                    ( PORT I4 (1216) (1070) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I2 Y (307) (276) )
                    ( IOPATH I3 Y (302) (255) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_106_129\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (17) (17) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_106_133\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (551) (462) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_106_133\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1849) (1825) )
                    ( PORT D (546) (454) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (0) (4) )
                ( RECREM (negedge SR) (posedge CK) (0) (4) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_106_133\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_114_88\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (551) (462) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_114_88\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1813) (1789) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (862) (862) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (41) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_114_88\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1813) (1789) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (860) (860) )
                )
            )
            ( TIMINGCHECK 
                ( RECREM (posedge SR) (posedge CK) (205) (-151) )
                ( RECREM (negedge SR) (posedge CK) (176) (-127) )
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_114_88\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (671) (484) )
                    ( PORT I1 (793) (657) )
                    ( PORT I2 (818) (644) )
                    ( PORT I3 (262) (164) )
                    ( PORT I4 (782) (611) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (92) (98) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_114_88\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (925) (734) )
                    ( PORT I1 (540) (396) )
                    ( PORT I2 (745) (560) )
                    ( PORT I3 (818) (644) )
                    ( PORT I4 (782) (611) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I2 Y (309) (281) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_114_88\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (3237) (3077) )
                    ( IOPATH I Z (80) (92) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_114_88\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_114_92\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (645) (560) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_114_92\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1818) (1794) )
                    ( PORT D (349) (291) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (-28) (32) )
                ( RECREM (negedge SR) (posedge CK) (-16) (20) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_114_92\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (422) (290) )
                    ( PORT I1 (306) (228) )
                    ( PORT I2 (264) (164) )
                    ( PORT I3 (265) (164) )
                    ( PORT I4 (264) (164) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I2 Y (387) (371) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_114_92\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (265) (164) )
                    ( PORT I1 (622) (505) )
                    ( PORT I3 (472) (370) )
                    ( PORT I4 (266) (164) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_114_92\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (422) (290) )
                    ( PORT I1 (438) (305) )
                    ( PORT I2 (265) (164) )
                    ( PORT I3 (264) (164) )
                    ( PORT I4 (264) (164) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I2 Y (389) (368) )
                    ( IOPATH I3 Y (384) (348) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_114_92\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (37) (29) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_114_96\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1823) (1799) )
                    ( PORT D (372) (330) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_114_96\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1823) (1799) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (-16) (20) )
                ( RECREM (negedge SR) (posedge CK) (-16) (20) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_114_96\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (456) (347) )
                    ( PORT I4 (591) (448) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_114_96\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (472) (370) )
                    ( PORT I1 (264) (164) )
                    ( PORT I3 (476) (345) )
                    ( PORT I4 (458) (360) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMA_114_96\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (261) (164) )
                    ( PORT I1 (263) (164) )
                    ( PORT I2 (264) (165) )
                    ( PORT I3 (836) (627) )
                    ( PORT I4 (300) (220) )
                    ( PORT ID (427) (306) )
                    ( IOPATH I0 Z (216) (241) )
                    ( IOPATH I1 Z (284) (283) )
                    ( IOPATH I2 Z (389) (368) )
                    ( IOPATH I3 Z (384) (348) )
                    ( IOPATH I4 Z (165) (176) )
                    ( IOPATH ID Z (213) (236) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_114_96\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (263) (164) )
                    ( PORT I1 (605) (458) )
                    ( PORT I4 (470) (340) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_114_96\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (25) (25) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_114_100\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (573) (498) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_114_100\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1828) (1804) )
                    ( PORT D (349) (290) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_114_100\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1828) (1804) )
                    ( PORT D (613) (508) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_114_100\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1828) (1804) )
                    ( PORT D (533) (466) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_114_100\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1828) (1804) )
                    ( PORT D (212) (205) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_114_100\/FFAB\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1828) (1804) )
                    ( PORT D (751) (572) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (325) (317) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (32) (23) )
                ( SETUPHOLD (negedge D) (posedge CK) (17) (33) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_114_100\/FFCD\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1828) (1804) )
                    ( PORT D (612) (497) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (325) (317) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (32) (22) )
                ( SETUPHOLD (negedge D) (posedge CK) (17) (33) )
                ( RECREM (posedge SR) (posedge CK) (-8) (20) )
                ( RECREM (negedge SR) (posedge CK) (-8) (20) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_114_100\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (13) (13) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_114_104\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (384) (318) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_114_104\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1833) (1809) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (41) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_114_104\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1833) (1809) )
                    ( PORT D (699) (579) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_114_104\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1833) (1809) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( RECREM (posedge SR) (posedge CK) (-12) (20) )
                ( RECREM (negedge SR) (posedge CK) (-12) (20) )
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (40) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_114_104\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1833) (1809) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_114_104\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (617) (475) )
                    ( PORT I1 (614) (456) )
                    ( PORT I2 (648) (476) )
                    ( PORT I3 (264) (165) )
                    ( PORT I4 (875) (680) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (100) (98) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_114_104\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (422) (307) )
                    ( PORT I1 (423) (310) )
                    ( PORT I2 (294) (218) )
                    ( PORT I4 (747) (569) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_114_104\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (617) (475) )
                    ( PORT I1 (587) (433) )
                    ( PORT I2 (648) (476) )
                    ( PORT I3 (495) (385) )
                    ( PORT I4 (875) (680) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I2 Y (307) (277) )
                    ( IOPATH I3 Y (303) (256) )
                    ( IOPATH I4 Y (95) (99) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_114_104\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (617) (475) )
                    ( PORT I1 (482) (379) )
                    ( PORT I2 (648) (476) )
                    ( PORT I3 (263) (164) )
                    ( PORT I4 (875) (680) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I2 Y (307) (276) )
                    ( IOPATH I3 Y (302) (255) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_114_104\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (17) (17) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_114_108\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (629) (526) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_114_108\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1838) (1814) )
                    ( PORT D (418) (370) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_114_108\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1838) (1814) )
                    ( PORT D (499) (413) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_114_108\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1838) (1814) )
                    ( PORT D (541) (435) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_114_108\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1838) (1814) )
                    ( PORT D (544) (456) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_114_108\/FFCD\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1838) (1814) )
                    ( PORT D (428) (300) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (325) (317) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (32) (22) )
                ( SETUPHOLD (negedge D) (posedge CK) (17) (33) )
                ( RECREM (posedge SR) (posedge CK) (-12) (20) )
                ( RECREM (negedge SR) (posedge CK) (-8) (20) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_114_108\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (585) (450) )
                    ( PORT I1 (430) (304) )
                    ( PORT I2 (579) (423) )
                    ( PORT I3 (626) (472) )
                    ( PORT I4 (575) (422) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I2 Y (387) (371) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_114_108\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (451) (322) )
                    ( PORT I1 (458) (337) )
                    ( PORT I2 (890) (700) )
                    ( PORT I3 (694) (501) )
                    ( PORT I4 (840) (671) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_114_108\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (17) (13) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_114_112\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (544) (454) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_114_112\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1843) (1819) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (41) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_114_112\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1843) (1819) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_114_112\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1843) (1819) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( RECREM (posedge SR) (posedge CK) (-12) (20) )
                ( RECREM (negedge SR) (posedge CK) (-12) (20) )
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (40) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_114_112\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1843) (1819) )
                    ( PORT D (778) (637) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_114_112\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (458) (337) )
                    ( PORT I1 (455) (309) )
                    ( PORT I2 (729) (567) )
                    ( PORT I3 (748) (581) )
                    ( PORT I4 (879) (734) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (100) (98) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_114_112\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (325) (249) )
                    ( PORT I1 (455) (309) )
                    ( PORT I2 (881) (666) )
                    ( PORT I3 (433) (304) )
                    ( PORT I4 (1075) (919) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I2 Y (309) (281) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_114_112\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (455) (309) )
                    ( PORT I1 (458) (337) )
                    ( PORT I2 (894) (711) )
                    ( PORT I3 (264) (165) )
                    ( PORT I4 (1011) (811) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I2 Y (307) (277) )
                    ( IOPATH I3 Y (303) (256) )
                    ( IOPATH I4 Y (95) (99) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_114_112\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (418) (306) )
                    ( PORT I1 (467) (341) )
                    ( PORT I2 (483) (337) )
                    ( PORT I3 (350) (249) )
                    ( PORT I4 (428) (301) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (381) (357) )
                    ( IOPATH I3 Y (377) (336) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_114_112\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (17) (17) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_114_116\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (796) (692) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_114_116\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1848) (1824) )
                    ( PORT D (742) (626) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_114_116\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1848) (1824) )
                    ( PORT D (332) (272) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_114_116\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1848) (1824) )
                    ( PORT D (530) (465) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_114_116\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1848) (1824) )
                    ( PORT D (678) (596) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_114_116\/FFCD\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1848) (1824) )
                    ( PORT D (591) (442) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (325) (317) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (32) (22) )
                ( SETUPHOLD (negedge D) (posedge CK) (17) (33) )
                ( RECREM (posedge SR) (posedge CK) (-12) (20) )
                ( RECREM (negedge SR) (posedge CK) (-8) (20) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_114_116\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (459) (350) )
                    ( PORT I1 (426) (311) )
                    ( PORT I2 (579) (444) )
                    ( PORT I3 (263) (164) )
                    ( PORT I4 (451) (349) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I2 Y (387) (371) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_114_116\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (17) (13) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_114_120\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (553) (447) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_114_120\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1853) (1829) )
                    ( PORT D (180) (151) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_114_120\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1853) (1829) )
                    ( PORT D (650) (548) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_114_120\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1853) (1829) )
                    ( PORT D (179) (151) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_114_120\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1853) (1829) )
                    ( PORT D (347) (288) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_114_120\/FFAB\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1853) (1829) )
                    ( PORT D (422) (292) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (325) (317) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (32) (23) )
                ( SETUPHOLD (negedge D) (posedge CK) (17) (33) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_114_120\/FFCD\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1853) (1829) )
                    ( PORT D (264) (165) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (325) (317) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (32) (22) )
                ( SETUPHOLD (negedge D) (posedge CK) (17) (33) )
                ( RECREM (posedge SR) (posedge CK) (-8) (20) )
                ( RECREM (negedge SR) (posedge CK) (-8) (20) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_114_120\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (13) (13) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_114_124\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (559) (484) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_114_124\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1853) (1829) )
                    ( PORT D (687) (605) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_114_124\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1853) (1829) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_114_124\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1853) (1829) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (-12) (20) )
                ( RECREM (negedge SR) (posedge CK) (-12) (20) )
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (44) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_114_124\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1000) (780) )
                    ( PORT I1 (829) (655) )
                    ( PORT I2 (587) (432) )
                    ( PORT I3 (626) (467) )
                    ( PORT I4 (1017) (840) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I2 Y (309) (281) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_114_124\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1000) (780) )
                    ( PORT I1 (955) (757) )
                    ( PORT I2 (648) (522) )
                    ( PORT I3 (497) (392) )
                    ( PORT I4 (1017) (840) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I2 Y (307) (277) )
                    ( IOPATH I3 Y (303) (256) )
                    ( IOPATH I4 Y (95) (99) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_114_124\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (21) (21) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_114_128\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (552) (464) )
                    ( IOPATH I Z (118) (128) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_114_128\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1848) (1824) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (41) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_114_128\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1848) (1824) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_114_128\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1848) (1824) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge CE) (posedge CK) (159) (-105) )
                ( SETUPHOLD (negedge CE) (posedge CK) (132) (-83) )
                ( RECREM (posedge SR) (posedge CK) (-12) (20) )
                ( RECREM (negedge SR) (posedge CK) (-12) (20) )
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (40) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_114_128\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1848) (1824) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_114_128\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (627) (489) )
                    ( PORT I1 (800) (627) )
                    ( PORT I2 (569) (433) )
                    ( PORT I3 (847) (666) )
                    ( PORT I4 (1039) (886) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (100) (98) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_114_128\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (627) (489) )
                    ( PORT I1 (669) (539) )
                    ( PORT I2 (263) (164) )
                    ( PORT I3 (847) (666) )
                    ( PORT I4 (1260) (1100) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I2 Y (309) (281) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_114_128\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (627) (489) )
                    ( PORT I1 (800) (627) )
                    ( PORT I2 (847) (666) )
                    ( PORT I3 (582) (448) )
                    ( PORT I4 (1047) (909) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I2 Y (307) (277) )
                    ( IOPATH I3 Y (303) (256) )
                    ( IOPATH I4 Y (95) (99) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_114_128\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (494) (401) )
                    ( PORT I1 (800) (627) )
                    ( PORT I2 (587) (441) )
                    ( PORT I3 (847) (666) )
                    ( PORT I4 (1030) (890) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I2 Y (307) (276) )
                    ( IOPATH I3 Y (302) (255) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_114_128\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (17) (17) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_114_132\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_114_132\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1843) (1819) )
                    ( PORT D (846) (736) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (291) (-236) )
                ( SETUPHOLD (negedge CE) (posedge CK) (279) (-230) )
                ( RECREM (posedge SR) (posedge CK) (0) (4) )
                ( RECREM (negedge SR) (posedge CK) (0) (4) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_114_132\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_118_89\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (595) (537) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_118_89\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1810) (1786) )
                    ( PORT D (556) (454) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (850) (850) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (197) (-143) )
                ( RECREM (negedge SR) (posedge CK) (164) (-115) )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_118_89\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (3350) (3157) )
                    ( IOPATH I Z (88) (104) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_118_89\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_118_92\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (602) (488) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_118_92\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1815) (1791) )
                    ( PORT D (541) (452) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (886) (886) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_118_92\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1815) (1791) )
                    ( PORT D (864) (710) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (884) (884) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( RECREM (posedge SR) (posedge CK) (217) (-163) )
                ( RECREM (negedge SR) (posedge CK) (200) (-151) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_118_92\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (456) (353) )
                    ( PORT I1 (617) (480) )
                    ( PORT I2 (294) (220) )
                    ( PORT I4 (574) (435) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I2 Y (387) (371) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_118_92\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (646) (533) )
                    ( PORT I1 (262) (165) )
                    ( PORT I2 (261) (164) )
                    ( PORT I4 (644) (524) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_118_92\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (425) (305) )
                    ( PORT I1 (300) (220) )
                    ( PORT I2 (264) (164) )
                    ( PORT I3 (424) (307) )
                    ( PORT I4 (429) (295) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I2 Y (389) (368) )
                    ( IOPATH I3 Y (384) (348) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_118_92\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (3377) (3329) )
                    ( IOPATH I Z (72) (72) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_118_92\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_118_93\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (376) (315) )
                    ( IOPATH I Z (118) (128) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_118_93\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1815) (1791) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (159) (-105) )
                ( SETUPHOLD (negedge CE) (posedge CK) (132) (-83) )
                ( RECREM (posedge SR) (posedge CK) (-28) (32) )
                ( RECREM (negedge SR) (posedge CK) (-16) (20) )
                ( SETUPHOLD (posedge D) (posedge CK) (40) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (41) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMA_118_93\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (265) (164) )
                    ( PORT I1 (867) (659) )
                    ( PORT I2 (261) (164) )
                    ( PORT I3 (885) (695) )
                    ( PORT I4 (430) (301) )
                    ( PORT ID (266) (164) )
                    ( IOPATH I0 Z (136) (150) )
                    ( IOPATH I1 Z (201) (191) )
                    ( IOPATH I2 Z (305) (281) )
                    ( IOPATH I3 Z (301) (261) )
                    ( IOPATH I4 Z (100) (98) )
                    ( IOPATH ID Z (148) (158) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_118_93\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (431) (314) )
                    ( PORT I1 (295) (213) )
                    ( PORT I2 (264) (164) )
                    ( PORT I3 (424) (307) )
                    ( PORT I4 (439) (321) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_118_93\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (419) (285) )
                    ( PORT I1 (427) (290) )
                    ( PORT I2 (264) (164) )
                    ( PORT I3 (306) (233) )
                    ( PORT I4 (429) (295) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I2 Y (389) (368) )
                    ( IOPATH I3 Y (384) (348) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_118_93\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (425) (305) )
                    ( PORT I1 (297) (218) )
                    ( PORT I3 (424) (307) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I3 Y (377) (336) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_118_93\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (37) (29) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_118_96\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (393) (316) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_118_96\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1820) (1796) )
                    ( PORT D (543) (469) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_118_96\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1820) (1796) )
                    ( PORT D (350) (290) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( RECREM (posedge SR) (posedge CK) (-16) (20) )
                ( RECREM (negedge SR) (posedge CK) (-16) (20) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_118_96\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (265) (164) )
                    ( PORT I1 (265) (164) )
                    ( PORT I2 (541) (411) )
                    ( PORT I3 (266) (164) )
                    ( PORT I4 (318) (240) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I2 Y (387) (371) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_118_96\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (729) (573) )
                    ( PORT I2 (745) (572) )
                    ( PORT I3 (301) (224) )
                    ( PORT I4 (424) (307) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_118_96\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (435) (297) )
                    ( PORT I1 (610) (501) )
                    ( PORT I2 (583) (456) )
                    ( PORT I3 (433) (301) )
                    ( PORT I4 (424) (307) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I2 Y (389) (368) )
                    ( IOPATH I3 Y (384) (348) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_118_96\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (268) (164) )
                    ( PORT I1 (265) (164) )
                    ( PORT I2 (479) (377) )
                    ( PORT I3 (266) (164) )
                    ( PORT I4 (588) (445) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (381) (357) )
                    ( IOPATH I3 Y (377) (336) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_118_96\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (25) (25) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_118_97\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_118_97\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1820) (1796) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (40) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_118_97\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1820) (1796) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_118_97\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1820) (1796) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( RECREM (posedge SR) (posedge CK) (-12) (20) )
                ( RECREM (negedge SR) (posedge CK) (-12) (20) )
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (40) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_118_97\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1820) (1796) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (291) (-236) )
                ( SETUPHOLD (negedge CE) (posedge CK) (279) (-230) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMA_118_97\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (579) (436) )
                    ( PORT I1 (439) (307) )
                    ( PORT I2 (432) (297) )
                    ( PORT I3 (817) (614) )
                    ( PORT I4 (428) (296) )
                    ( PORT ID (265) (164) )
                    ( IOPATH I0 Z (136) (150) )
                    ( IOPATH I1 Z (201) (191) )
                    ( IOPATH I2 Z (305) (281) )
                    ( IOPATH I3 Z (301) (261) )
                    ( IOPATH I4 Z (100) (106) )
                    ( IOPATH ID Z (148) (166) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_118_97\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (268) (164) )
                    ( PORT I1 (439) (307) )
                    ( PORT I2 (265) (164) )
                    ( PORT I3 (741) (609) )
                    ( PORT I4 (428) (296) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I2 Y (309) (281) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_118_97\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (307) (230) )
                    ( PORT I1 (446) (348) )
                    ( PORT I2 (422) (292) )
                    ( PORT I4 (428) (296) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I2 Y (307) (277) )
                    ( IOPATH I4 Y (95) (99) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMA_118_97\/FYD\/V_FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (901) (708) )
                    ( PORT I1 (428) (296) )
                    ( PORT I2 (917) (733) )
                    ( PORT I3 (455) (357) )
                    ( PORT I4 (439) (307) )
                    ( PORT ID (265) (164) )
                    ( IOPATH I0 Z (137) (150) )
                    ( IOPATH I1 Z (202) (191) )
                    ( IOPATH I2 Z (307) (276) )
                    ( IOPATH I3 Z (302) (255) )
                    ( IOPATH I4 Z (102) (108) )
                    ( IOPATH ID Z (140) (154) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_118_97\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (17) (17) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_118_100\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1825) (1801) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (-28) (32) )
                ( RECREM (negedge SR) (posedge CK) (-16) (20) )
                ( SETUPHOLD (posedge D) (posedge CK) (40) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (41) (21) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMA_118_100\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (806) (618) )
                    ( PORT I1 (420) (290) )
                    ( PORT I2 (420) (305) )
                    ( PORT I3 (687) (539) )
                    ( PORT I4 (599) (481) )
                    ( PORT ID (600) (483) )
                    ( IOPATH I0 Z (136) (150) )
                    ( IOPATH I1 Z (201) (191) )
                    ( IOPATH I2 Z (305) (281) )
                    ( IOPATH I3 Z (301) (261) )
                    ( IOPATH I4 Z (100) (98) )
                    ( IOPATH ID Z (148) (158) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_118_100\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I2 (517) (410) )
                    ( PORT I3 (426) (311) )
                    ( PORT I4 (601) (451) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_118_100\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (640) (489) )
                    ( PORT I4 (616) (450) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_118_100\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (758) (591) )
                    ( PORT I1 (590) (440) )
                    ( PORT I2 (594) (472) )
                    ( PORT I3 (749) (619) )
                    ( PORT I4 (459) (352) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (381) (357) )
                    ( IOPATH I3 Y (377) (336) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_118_100\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (37) (29) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_118_101\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (559) (470) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_118_101\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1825) (1801) )
                    ( PORT D (501) (417) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( RECREM (posedge SR) (posedge CK) (-12) (20) )
                ( RECREM (negedge SR) (posedge CK) (-12) (20) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_118_101\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1825) (1801) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (40) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_118_101\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1825) (1801) )
                    ( PORT D (340) (291) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMA_118_101\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (682) (535) )
                    ( PORT I1 (671) (543) )
                    ( PORT I2 (774) (609) )
                    ( PORT I3 (269) (164) )
                    ( PORT I4 (583) (442) )
                    ( PORT ID (264) (165) )
                    ( IOPATH I0 Z (216) (233) )
                    ( IOPATH I1 Z (285) (275) )
                    ( IOPATH I2 Z (390) (364) )
                    ( IOPATH I3 Z (386) (345) )
                    ( IOPATH I4 Z (166) (168) )
                    ( IOPATH ID Z (214) (228) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_118_101\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (661) (480) )
                    ( PORT I1 (898) (756) )
                    ( PORT I2 (517) (410) )
                    ( PORT I3 (436) (304) )
                    ( PORT I4 (601) (451) )
                    ( IOPATH I0 Y (209) (222) )
                    ( IOPATH I1 Y (276) (264) )
                    ( IOPATH I2 Y (382) (352) )
                    ( IOPATH I3 Y (377) (332) )
                    ( IOPATH I4 Y (169) (171) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_118_101\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (838) (671) )
                    ( PORT I1 (480) (334) )
                    ( PORT I2 (482) (336) )
                    ( PORT I3 (429) (300) )
                    ( PORT I4 (429) (300) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I2 Y (307) (277) )
                    ( IOPATH I3 Y (303) (256) )
                    ( IOPATH I4 Y (95) (99) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_118_101\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (915) (719) )
                    ( PORT I1 (649) (487) )
                    ( PORT I2 (605) (478) )
                    ( PORT I3 (603) (496) )
                    ( PORT I4 (608) (497) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (381) (357) )
                    ( IOPATH I3 Y (377) (336) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_118_101\/L6ABMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (809) (683) )
                    ( IOPATH SEL Z (126) (111) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_118_101\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (21) (21) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_118_104\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (443) (351) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_118_104\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1830) (1806) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (-34) (103) )
                ( SETUPHOLD (negedge D) (posedge CK) (-44) (110) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (-28) (32) )
                ( RECREM (negedge SR) (posedge CK) (-16) (20) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_118_104\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (460) (325) )
                    ( PORT I1 (624) (469) )
                    ( PORT I2 (1044) (885) )
                    ( PORT I3 (692) (514) )
                    ( PORT I4 (682) (522) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I2 Y (387) (371) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (168) (178) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_118_104\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I3 (639) (496) )
                    ( PORT I4 (628) (473) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_118_104\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (300) (216) )
                    ( PORT I1 (438) (307) )
                    ( PORT I3 (451) (353) )
                    ( PORT I4 (616) (459) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I3 Y (384) (348) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_118_104\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (460) (325) )
                    ( PORT I1 (493) (378) )
                    ( PORT I2 (444) (357) )
                    ( PORT I3 (559) (426) )
                    ( PORT I4 (682) (522) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (381) (357) )
                    ( IOPATH I3 Y (377) (336) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_118_104\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (37) (29) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_118_105\/FFAB\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1830) (1806) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (325) (317) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (131) (-69) )
                ( SETUPHOLD (negedge D) (posedge CK) (121) (-60) )
                ( RECREM (posedge SR) (posedge CK) (-28) (32) )
                ( RECREM (negedge SR) (posedge CK) (-16) (20) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMA_118_105\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (261) (164) )
                    ( PORT I1 (262) (165) )
                    ( PORT I2 (651) (516) )
                    ( PORT I3 (886) (690) )
                    ( PORT I4 (602) (486) )
                    ( PORT ID (425) (293) )
                    ( IOPATH I0 Z (95) (121) )
                    ( IOPATH I1 Z (164) (162) )
                    ( IOPATH I2 Z (269) (252) )
                    ( IOPATH I3 Z (265) (232) )
                    ( IOPATH I4 Z (45) (55) )
                    ( IOPATH ID Z (93) (116) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_118_105\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (568) (441) )
                    ( PORT I1 (263) (164) )
                    ( PORT I2 (629) (486) )
                    ( PORT I3 (639) (496) )
                    ( PORT I4 (525) (401) )
                    ( IOPATH I0 Y (83) (110) )
                    ( IOPATH I1 Y (150) (151) )
                    ( IOPATH I2 Y (256) (240) )
                    ( IOPATH I3 Y (251) (220) )
                    ( IOPATH I4 Y (43) (59) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_118_105\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (568) (441) )
                    ( PORT I1 (486) (392) )
                    ( PORT I2 (613) (488) )
                    ( PORT I3 (639) (496) )
                    ( PORT I4 (420) (290) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I2 Y (389) (368) )
                    ( IOPATH I3 Y (384) (348) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_118_105\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (734) (563) )
                    ( PORT I2 (451) (355) )
                    ( PORT I3 (639) (496) )
                    ( PORT I4 (319) (219) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I2 Y (381) (357) )
                    ( IOPATH I3 Y (377) (336) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMA_118_105\/L6ABMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (520) (451) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (4) )
                    ( IOPATH SEL Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_118_105\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (37) (29) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_118_108\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (388) (322) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_118_108\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1835) (1811) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (41) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_118_108\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1835) (1811) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_118_108\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1835) (1811) )
                    ( PORT D (341) (295) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_118_108\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1835) (1811) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_118_108\/FFCD\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1835) (1811) )
                    ( PORT D (448) (346) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (325) (317) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (32) (22) )
                ( SETUPHOLD (negedge D) (posedge CK) (17) (33) )
                ( RECREM (posedge SR) (posedge CK) (-12) (20) )
                ( RECREM (negedge SR) (posedge CK) (-8) (20) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_118_108\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (469) (323) )
                    ( PORT I1 (611) (461) )
                    ( PORT I2 (692) (514) )
                    ( PORT I3 (263) (164) )
                    ( PORT I4 (872) (692) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (100) (98) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_118_108\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (469) (323) )
                    ( PORT I1 (611) (461) )
                    ( PORT I2 (692) (514) )
                    ( PORT I3 (263) (164) )
                    ( PORT I4 (868) (688) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I2 Y (309) (281) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_118_108\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (469) (323) )
                    ( PORT I1 (611) (461) )
                    ( PORT I2 (692) (514) )
                    ( PORT I3 (623) (496) )
                    ( PORT I4 (868) (688) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I2 Y (307) (276) )
                    ( IOPATH I3 Y (302) (255) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_118_108\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (17) (13) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_118_109\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (389) (312) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_118_109\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1835) (1811) )
                    ( PORT D (546) (459) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_118_109\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1835) (1811) )
                    ( PORT D (341) (295) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_118_109\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1835) (1811) )
                    ( PORT D (349) (289) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_118_109\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1835) (1811) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_118_109\/FFAB\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1835) (1811) )
                    ( PORT D (434) (304) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (325) (317) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (32) (23) )
                ( SETUPHOLD (negedge D) (posedge CK) (17) (33) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_118_109\/FFCD\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1835) (1811) )
                    ( PORT D (465) (368) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (325) (317) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (32) (22) )
                ( SETUPHOLD (negedge D) (posedge CK) (17) (33) )
                ( RECREM (posedge SR) (posedge CK) (-8) (20) )
                ( RECREM (negedge SR) (posedge CK) (-8) (20) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_118_109\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (600) (482) )
                    ( PORT I1 (419) (305) )
                    ( PORT I2 (575) (450) )
                    ( PORT I3 (571) (449) )
                    ( PORT I4 (623) (465) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_118_109\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (263) (164) )
                    ( PORT I1 (611) (461) )
                    ( PORT I2 (692) (514) )
                    ( PORT I3 (310) (226) )
                    ( PORT I4 (868) (688) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I2 Y (307) (276) )
                    ( IOPATH I3 Y (302) (255) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_118_109\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (13) (13) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_118_112\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1840) (1816) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (-34) (103) )
                ( SETUPHOLD (negedge D) (posedge CK) (-44) (110) )
                ( RECREM (posedge SR) (posedge CK) (-28) (32) )
                ( RECREM (negedge SR) (posedge CK) (-16) (20) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_118_112\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (270) (165) )
                    ( PORT I1 (279) (166) )
                    ( PORT I2 (575) (437) )
                    ( PORT I4 (896) (748) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I2 Y (387) (371) )
                    ( IOPATH I4 Y (168) (178) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_118_112\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (617) (490) )
                    ( PORT I1 (853) (682) )
                    ( PORT I2 (446) (345) )
                    ( PORT I4 (266) (164) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_118_112\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (424) (292) )
                    ( PORT I1 (426) (311) )
                    ( PORT I2 (429) (314) )
                    ( PORT I3 (581) (454) )
                    ( PORT I4 (668) (486) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I2 Y (389) (368) )
                    ( IOPATH I3 Y (384) (348) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_118_112\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (858) (646) )
                    ( PORT I1 (594) (468) )
                    ( PORT I3 (434) (303) )
                    ( PORT I4 (617) (507) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I3 Y (377) (336) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_118_112\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (37) (29) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_118_113\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (607) (492) )
                    ( IOPATH I Z (118) (128) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_118_113\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1840) (1816) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (-34) (103) )
                ( SETUPHOLD (negedge D) (posedge CK) (-44) (110) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_118_113\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1840) (1816) )
                    ( PORT D (339) (293) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (159) (-105) )
                ( SETUPHOLD (negedge CE) (posedge CK) (132) (-83) )
                ( RECREM (posedge SR) (posedge CK) (-16) (20) )
                ( RECREM (negedge SR) (posedge CK) (-16) (20) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_118_113\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (279) (166) )
                    ( PORT I1 (270) (165) )
                    ( PORT I2 (575) (437) )
                    ( PORT I3 (655) (496) )
                    ( PORT I4 (698) (589) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I2 Y (387) (371) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (168) (178) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_118_113\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (648) (529) )
                    ( PORT I1 (506) (389) )
                    ( PORT I3 (288) (220) )
                    ( PORT I4 (261) (164) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_118_113\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (509) (383) )
                    ( PORT I1 (492) (399) )
                    ( PORT I4 (619) (483) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_118_113\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (592) (435) )
                    ( PORT I1 (510) (385) )
                    ( PORT I2 (422) (309) )
                    ( PORT I4 (448) (347) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (381) (357) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_118_113\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (25) (25) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_118_116\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (552) (447) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_118_116\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1845) (1821) )
                    ( PORT D (642) (558) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_118_116\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1845) (1821) )
                    ( PORT D (533) (487) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_118_116\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1845) (1821) )
                    ( PORT D (182) (152) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_118_116\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1845) (1821) )
                    ( PORT D (181) (151) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (-12) (20) )
                ( RECREM (negedge SR) (posedge CK) (-8) (20) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_118_116\/FFAB\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1845) (1821) )
                    ( PORT D (464) (384) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (325) (317) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (32) (23) )
                ( SETUPHOLD (negedge D) (posedge CK) (17) (33) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_118_116\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (426) (297) )
                    ( PORT I1 (617) (480) )
                    ( PORT I2 (583) (424) )
                    ( PORT I3 (623) (485) )
                    ( PORT I4 (442) (348) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_118_116\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (445) (351) )
                    ( PORT I1 (623) (486) )
                    ( PORT I2 (262) (165) )
                    ( PORT I3 (428) (301) )
                    ( PORT I4 (832) (668) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I2 Y (389) (368) )
                    ( IOPATH I3 Y (384) (348) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_118_116\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (581) (439) )
                    ( PORT I1 (420) (290) )
                    ( PORT I2 (430) (303) )
                    ( PORT I3 (586) (432) )
                    ( PORT I4 (531) (412) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (381) (357) )
                    ( IOPATH I3 Y (377) (336) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_118_116\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (17) (13) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_118_117\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_118_117\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1845) (1821) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (-34) (103) )
                ( SETUPHOLD (negedge D) (posedge CK) (-44) (110) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_118_117\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1845) (1821) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (-35) (95) )
                ( SETUPHOLD (negedge D) (posedge CK) (-46) (103) )
                ( RECREM (posedge SR) (posedge CK) (-12) (20) )
                ( RECREM (negedge SR) (posedge CK) (-12) (20) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_118_117\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1845) (1821) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (291) (-236) )
                ( SETUPHOLD (negedge CE) (posedge CK) (279) (-230) )
                ( SETUPHOLD (posedge D) (posedge CK) (-36) (97) )
                ( SETUPHOLD (negedge D) (posedge CK) (-47) (105) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_118_117\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (791) (604) )
                    ( PORT I1 (1007) (828) )
                    ( PORT I2 (732) (575) )
                    ( PORT I3 (461) (333) )
                    ( PORT I4 (866) (698) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I2 Y (387) (371) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (178) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_118_117\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (647) (515) )
                    ( PORT I1 (1121) (950) )
                    ( PORT I2 (737) (580) )
                    ( PORT I3 (461) (333) )
                    ( PORT I4 (866) (698) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_118_117\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (298) (217) )
                    ( PORT I1 (429) (314) )
                    ( PORT I2 (884) (718) )
                    ( PORT I3 (601) (493) )
                    ( PORT I4 (637) (465) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I2 Y (389) (368) )
                    ( IOPATH I3 Y (384) (348) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_118_117\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (791) (604) )
                    ( PORT I1 (1065) (864) )
                    ( PORT I2 (737) (570) )
                    ( PORT I3 (328) (245) )
                    ( PORT I4 (866) (698) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (381) (357) )
                    ( IOPATH I3 Y (377) (336) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_118_117\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (21) (21) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_118_120\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (391) (316) )
                    ( IOPATH I Z (118) (128) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_118_120\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1850) (1826) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge CE) (posedge CK) (159) (-105) )
                ( SETUPHOLD (negedge CE) (posedge CK) (132) (-83) )
                ( RECREM (posedge SR) (posedge CK) (-16) (20) )
                ( RECREM (negedge SR) (posedge CK) (-16) (20) )
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (44) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_118_120\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1850) (1826) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_118_120\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (526) (418) )
                    ( PORT I1 (430) (300) )
                    ( PORT I2 (432) (300) )
                    ( PORT I3 (263) (164) )
                    ( PORT I4 (423) (309) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I2 Y (387) (371) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_118_120\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (598) (457) )
                    ( PORT I1 (582) (441) )
                    ( PORT I2 (508) (386) )
                    ( PORT I4 (614) (496) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_118_120\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (909) (714) )
                    ( PORT I1 (798) (605) )
                    ( PORT I2 (681) (543) )
                    ( PORT I3 (755) (562) )
                    ( PORT I4 (864) (696) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I2 Y (307) (277) )
                    ( IOPATH I3 Y (303) (256) )
                    ( IOPATH I4 Y (95) (99) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_118_120\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (798) (605) )
                    ( PORT I1 (468) (374) )
                    ( PORT I2 (908) (717) )
                    ( PORT I3 (655) (489) )
                    ( PORT I4 (864) (696) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I2 Y (307) (276) )
                    ( IOPATH I3 Y (302) (255) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_118_120\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (25) (25) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_118_121\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (391) (316) )
                    ( IOPATH I Z (118) (128) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_118_121\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1850) (1826) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (41) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_118_121\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1850) (1826) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_118_121\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1850) (1826) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge CE) (posedge CK) (159) (-105) )
                ( SETUPHOLD (negedge CE) (posedge CK) (132) (-83) )
                ( RECREM (posedge SR) (posedge CK) (-12) (20) )
                ( RECREM (negedge SR) (posedge CK) (-12) (20) )
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (40) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_118_121\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1850) (1826) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_118_121\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (933) (726) )
                    ( PORT I1 (652) (525) )
                    ( PORT I2 (742) (575) )
                    ( PORT I3 (586) (447) )
                    ( PORT I4 (864) (696) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (100) (98) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_118_121\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (600) (438) )
                    ( PORT I1 (874) (652) )
                    ( PORT I2 (423) (309) )
                    ( PORT I3 (601) (462) )
                    ( PORT I4 (864) (696) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I2 Y (309) (281) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_118_121\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (909) (714) )
                    ( PORT I1 (798) (605) )
                    ( PORT I2 (752) (587) )
                    ( PORT I3 (601) (462) )
                    ( PORT I4 (864) (696) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I2 Y (307) (277) )
                    ( IOPATH I3 Y (303) (256) )
                    ( IOPATH I4 Y (95) (99) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_118_121\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (263) (164) )
                    ( PORT I1 (798) (605) )
                    ( PORT I2 (908) (717) )
                    ( PORT I3 (601) (462) )
                    ( PORT I4 (864) (696) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I2 Y (307) (276) )
                    ( IOPATH I3 Y (302) (255) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_118_121\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (17) (17) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_118_124\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_118_124\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1850) (1826) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (41) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_118_124\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1850) (1826) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_118_124\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1850) (1826) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( RECREM (posedge SR) (posedge CK) (-12) (20) )
                ( RECREM (negedge SR) (posedge CK) (-12) (20) )
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (40) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_118_124\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1850) (1826) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (291) (-236) )
                ( SETUPHOLD (negedge CE) (posedge CK) (279) (-230) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_118_124\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (802) (633) )
                    ( PORT I1 (420) (306) )
                    ( PORT I2 (687) (520) )
                    ( PORT I3 (777) (611) )
                    ( PORT I4 (881) (737) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (100) (98) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_118_124\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (421) (309) )
                    ( PORT I1 (669) (545) )
                    ( PORT I2 (687) (520) )
                    ( PORT I3 (777) (611) )
                    ( PORT I4 (853) (712) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I2 Y (309) (281) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_118_124\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (425) (292) )
                    ( PORT I1 (806) (655) )
                    ( PORT I2 (687) (520) )
                    ( PORT I3 (777) (611) )
                    ( PORT I4 (1003) (857) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I2 Y (307) (277) )
                    ( IOPATH I3 Y (303) (256) )
                    ( IOPATH I4 Y (95) (99) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_118_124\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (802) (633) )
                    ( PORT I1 (556) (432) )
                    ( PORT I2 (774) (592) )
                    ( PORT I3 (657) (545) )
                    ( PORT I4 (1006) (851) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I2 Y (307) (276) )
                    ( IOPATH I3 Y (302) (255) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_118_124\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (17) (17) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_118_125\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_118_125\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1850) (1826) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (41) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_118_125\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1850) (1826) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (291) (-236) )
                ( SETUPHOLD (negedge CE) (posedge CK) (279) (-230) )
                ( RECREM (posedge SR) (posedge CK) (-16) (20) )
                ( RECREM (negedge SR) (posedge CK) (-16) (20) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_118_125\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (802) (633) )
                    ( PORT I1 (655) (474) )
                    ( PORT I2 (687) (520) )
                    ( PORT I3 (777) (611) )
                    ( PORT I4 (879) (753) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (92) (98) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_118_125\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (444) (354) )
                    ( PORT I1 (663) (497) )
                    ( PORT I2 (421) (309) )
                    ( PORT I3 (578) (434) )
                    ( PORT I4 (662) (527) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_118_125\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (623) (484) )
                    ( PORT I1 (425) (292) )
                    ( PORT I2 (421) (309) )
                    ( PORT I3 (578) (434) )
                    ( PORT I4 (792) (626) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I2 Y (389) (368) )
                    ( IOPATH I3 Y (384) (348) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_118_125\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (802) (633) )
                    ( PORT I1 (556) (432) )
                    ( PORT I2 (648) (527) )
                    ( PORT I3 (421) (305) )
                    ( PORT I4 (865) (748) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I2 Y (307) (276) )
                    ( IOPATH I3 Y (302) (255) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_118_125\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (25) (25) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_118_128\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (554) (455) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_118_128\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1845) (1821) )
                    ( PORT D (338) (289) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (0) (4) )
                ( RECREM (negedge SR) (posedge CK) (0) (4) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_118_128\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1845) (1821) )
                    ( PORT D (509) (437) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_118_128\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (303) (217) )
                    ( PORT I1 (568) (445) )
                    ( PORT I2 (654) (518) )
                    ( PORT I3 (620) (463) )
                    ( PORT I4 (627) (469) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I2 Y (387) (371) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_118_128\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_118_129\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_118_129\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1845) (1821) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (41) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_118_129\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1845) (1821) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_118_129\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1845) (1821) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (40) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_118_129\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1845) (1821) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (291) (-236) )
                ( SETUPHOLD (negedge CE) (posedge CK) (279) (-230) )
                ( RECREM (posedge SR) (posedge CK) (0) (4) )
                ( RECREM (negedge SR) (posedge CK) (0) (4) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_118_129\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (794) (636) )
                    ( PORT I1 (568) (445) )
                    ( PORT I2 (1019) (808) )
                    ( PORT I3 (779) (613) )
                    ( PORT I4 (876) (759) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (100) (98) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_118_129\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (661) (548) )
                    ( PORT I1 (434) (305) )
                    ( PORT I2 (1019) (808) )
                    ( PORT I3 (779) (613) )
                    ( PORT I4 (864) (747) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I2 Y (309) (281) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_118_129\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (794) (636) )
                    ( PORT I1 (837) (658) )
                    ( PORT I2 (427) (298) )
                    ( PORT I3 (779) (613) )
                    ( PORT I4 (1009) (847) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I2 Y (307) (277) )
                    ( IOPATH I3 Y (303) (256) )
                    ( IOPATH I4 Y (95) (99) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_118_129\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (779) (613) )
                    ( PORT I1 (794) (636) )
                    ( PORT I2 (705) (581) )
                    ( PORT I3 (649) (495) )
                    ( PORT I4 (871) (755) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I2 Y (307) (276) )
                    ( IOPATH I3 Y (302) (255) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_118_129\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_126_88\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (653) (481) )
                    ( PORT I1 (431) (298) )
                    ( PORT I4 (426) (295) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_126_88\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (660) (480) )
                    ( PORT I1 (657) (525) )
                    ( PORT I2 (503) (371) )
                    ( PORT I4 (630) (454) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_126_88\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (503) (371) )
                    ( PORT I1 (450) (345) )
                    ( PORT I3 (627) (455) )
                    ( PORT I4 (789) (602) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I3 Y (384) (348) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_126_92\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (378) (304) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_126_92\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1821) (1797) )
                    ( PORT D (345) (296) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_126_92\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1821) (1797) )
                    ( PORT D (346) (296) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_126_92\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1821) (1797) )
                    ( PORT D (341) (290) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_126_92\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (477) (331) )
                    ( PORT I1 (479) (333) )
                    ( PORT I2 (534) (391) )
                    ( PORT I3 (427) (298) )
                    ( PORT I4 (263) (164) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I2 Y (387) (371) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_126_92\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (585) (431) )
                    ( PORT I4 (575) (442) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_126_92\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (535) (394) )
                    ( PORT I1 (428) (301) )
                    ( PORT I2 (426) (299) )
                    ( PORT I3 (574) (451) )
                    ( PORT I4 (261) (164) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I2 Y (389) (368) )
                    ( IOPATH I3 Y (384) (348) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_126_92\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (825) (618) )
                    ( PORT I2 (500) (387) )
                    ( PORT I3 (539) (413) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I2 Y (381) (357) )
                    ( IOPATH I3 Y (377) (336) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_126_92\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (3714) (3583) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_126_92\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_126_96\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1826) (1802) )
                    ( PORT D (764) (707) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_126_96\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1826) (1802) )
                    ( PORT D (936) (830) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_126_96\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1826) (1802) )
                    ( PORT D (931) (863) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_126_96\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (846) (682) )
                    ( PORT I1 (501) (388) )
                    ( PORT I2 (533) (404) )
                    ( PORT I3 (664) (482) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I2 Y (387) (371) )
                    ( IOPATH I3 Y (383) (351) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_126_96\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (261) (164) )
                    ( PORT I1 (489) (341) )
                    ( PORT I2 (618) (493) )
                    ( PORT I3 (267) (164) )
                    ( PORT I4 (421) (290) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_126_96\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I2 (266) (165) )
                    ( PORT I4 (629) (455) )
                    ( IOPATH I2 Y (389) (368) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_126_96\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (431) (304) )
                    ( PORT I2 (487) (336) )
                    ( PORT I3 (267) (164) )
                    ( PORT I4 (649) (491) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I2 Y (381) (357) )
                    ( IOPATH I3 Y (377) (336) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_126_100\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (220) (177) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_126_100\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1831) (1807) )
                    ( PORT D (640) (569) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (930) (930) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_126_100\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1831) (1807) )
                    ( PORT D (653) (536) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (928) (928) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_126_100\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1831) (1807) )
                    ( PORT D (503) (427) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (928) (928) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_126_100\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1831) (1807) )
                    ( PORT D (347) (282) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (925) (925) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_126_100\/FFAB\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1831) (1807) )
                    ( PORT D (578) (432) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (325) (317) )
                    ( IOPATH SR Q (1012) (1012) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (32) (23) )
                ( SETUPHOLD (negedge D) (posedge CK) (17) (33) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_126_100\/FFCD\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1831) (1807) )
                    ( PORT D (599) (453) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (325) (317) )
                    ( IOPATH SR Q (1012) (1012) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (32) (22) )
                ( SETUPHOLD (negedge D) (posedge CK) (17) (33) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (244) (-195) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_126_100\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (529) (409) )
                    ( PORT I1 (416) (286) )
                    ( PORT I3 (351) (263) )
                    ( PORT I4 (844) (627) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_126_100\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (638) (459) )
                    ( PORT I1 (484) (351) )
                    ( PORT I4 (675) (517) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_126_100\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (3363) (3347) )
                    ( IOPATH I Z (12) (28) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_126_100\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_126_104\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (500) (402) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_126_104\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1836) (1812) )
                    ( PORT D (585) (526) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_126_104\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1836) (1812) )
                    ( PORT D (514) (442) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_126_104\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1836) (1812) )
                    ( PORT D (540) (472) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( RECREM (posedge SR) (posedge CK) (-12) (20) )
                ( RECREM (negedge SR) (posedge CK) (-12) (20) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_126_104\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1836) (1812) )
                    ( PORT D (503) (414) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_126_104\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (489) (362) )
                    ( PORT I1 (430) (301) )
                    ( PORT I2 (422) (309) )
                    ( PORT I3 (420) (306) )
                    ( PORT I4 (426) (295) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I2 Y (387) (371) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_126_104\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (262) (164) )
                    ( PORT I4 (680) (549) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_126_104\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1048) (835) )
                    ( PORT I1 (428) (297) )
                    ( PORT I2 (580) (453) )
                    ( PORT I3 (737) (568) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I2 Y (389) (368) )
                    ( IOPATH I3 Y (384) (348) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_126_104\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (611) (453) )
                    ( PORT I1 (595) (445) )
                    ( PORT I2 (467) (366) )
                    ( PORT I3 (735) (580) )
                    ( PORT I4 (672) (498) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (381) (357) )
                    ( IOPATH I3 Y (377) (336) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_126_104\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (17) (17) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_126_108\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (390) (313) )
                    ( IOPATH I Z (118) (128) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_126_108\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1841) (1817) )
                    ( PORT D (180) (151) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_126_108\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1841) (1817) )
                    ( PORT D (341) (295) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_126_108\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1841) (1817) )
                    ( PORT D (341) (292) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_126_108\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1841) (1817) )
                    ( PORT D (179) (151) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_126_108\/FFAB\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1841) (1817) )
                    ( PORT D (577) (422) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (325) (317) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (32) (23) )
                ( SETUPHOLD (negedge D) (posedge CK) (17) (33) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_126_108\/FFCD\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1841) (1817) )
                    ( PORT D (433) (303) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (325) (317) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (32) (22) )
                ( SETUPHOLD (negedge D) (posedge CK) (17) (33) )
                ( SETUPHOLD (posedge CE) (posedge CK) (159) (-105) )
                ( SETUPHOLD (negedge CE) (posedge CK) (132) (-83) )
                ( RECREM (posedge SR) (posedge CK) (-8) (20) )
                ( RECREM (negedge SR) (posedge CK) (-8) (20) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_126_108\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (423) (311) )
                    ( PORT I1 (570) (446) )
                    ( PORT I2 (263) (164) )
                    ( PORT I3 (263) (164) )
                    ( PORT I4 (429) (298) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_126_108\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (261) (164) )
                    ( PORT I1 (433) (303) )
                    ( PORT I2 (424) (310) )
                    ( PORT I3 (426) (313) )
                    ( PORT I4 (422) (292) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (381) (357) )
                    ( IOPATH I3 Y (377) (336) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_126_108\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (13) (13) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_126_112\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_126_112\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1846) (1822) )
                    ( PORT D (180) (151) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_126_112\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1846) (1822) )
                    ( PORT D (535) (428) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_126_112\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1846) (1822) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (-33) (103) )
                ( SETUPHOLD (negedge D) (posedge CK) (-46) (111) )
                ( RECREM (posedge SR) (posedge CK) (-12) (20) )
                ( RECREM (negedge SR) (posedge CK) (-12) (20) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_126_112\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1846) (1822) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (291) (-236) )
                ( SETUPHOLD (negedge CE) (posedge CK) (279) (-230) )
                ( SETUPHOLD (posedge D) (posedge CK) (-36) (97) )
                ( SETUPHOLD (negedge D) (posedge CK) (-47) (105) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_126_112\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (495) (366) )
                    ( PORT I1 (623) (449) )
                    ( PORT I2 (595) (439) )
                    ( PORT I3 (420) (305) )
                    ( PORT I4 (261) (164) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I2 Y (387) (371) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_126_112\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (422) (307) )
                    ( PORT I1 (429) (301) )
                    ( PORT I2 (424) (291) )
                    ( PORT I3 (431) (301) )
                    ( PORT I4 (428) (295) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_126_112\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (565) (435) )
                    ( PORT I1 (617) (497) )
                    ( PORT I2 (504) (344) )
                    ( PORT I3 (666) (552) )
                    ( PORT I4 (634) (490) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I2 Y (389) (368) )
                    ( IOPATH I3 Y (384) (348) )
                    ( IOPATH I4 Y (169) (180) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_126_112\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (697) (512) )
                    ( PORT I1 (753) (600) )
                    ( PORT I2 (323) (234) )
                    ( PORT I3 (373) (256) )
                    ( PORT I4 (634) (490) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (381) (357) )
                    ( IOPATH I3 Y (377) (336) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_126_112\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (17) (17) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_126_116\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (615) (500) )
                    ( IOPATH I Z (118) (128) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_126_116\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1851) (1827) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (41) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_126_116\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1851) (1827) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_126_116\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1851) (1827) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge CE) (posedge CK) (159) (-105) )
                ( SETUPHOLD (negedge CE) (posedge CK) (132) (-83) )
                ( RECREM (posedge SR) (posedge CK) (-12) (20) )
                ( RECREM (negedge SR) (posedge CK) (-12) (20) )
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (40) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_126_116\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1851) (1827) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_126_116\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (568) (430) )
                    ( PORT I1 (665) (488) )
                    ( PORT I2 (468) (327) )
                    ( PORT I3 (620) (446) )
                    ( PORT I4 (798) (628) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (100) (98) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_126_116\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (700) (507) )
                    ( PORT I1 (264) (164) )
                    ( PORT I2 (534) (400) )
                    ( PORT I3 (468) (327) )
                    ( PORT I4 (666) (551) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I2 Y (309) (281) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_126_116\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (665) (488) )
                    ( PORT I1 (518) (375) )
                    ( PORT I2 (506) (386) )
                    ( PORT I3 (468) (327) )
                    ( PORT I4 (798) (628) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I2 Y (307) (277) )
                    ( IOPATH I3 Y (303) (256) )
                    ( IOPATH I4 Y (95) (99) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_126_116\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (337) (239) )
                    ( PORT I1 (665) (488) )
                    ( PORT I2 (421) (307) )
                    ( PORT I3 (542) (413) )
                    ( PORT I4 (798) (628) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I2 Y (307) (276) )
                    ( IOPATH I3 Y (302) (255) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_126_116\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (17) (17) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_126_120\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_126_120\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1856) (1832) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (41) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_126_120\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1856) (1832) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_126_120\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1856) (1832) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge CE) (posedge CK) (291) (-236) )
                ( SETUPHOLD (negedge CE) (posedge CK) (279) (-230) )
                ( RECREM (posedge SR) (posedge CK) (-12) (20) )
                ( RECREM (negedge SR) (posedge CK) (-12) (20) )
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (40) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_126_120\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1856) (1832) )
                    ( PORT D (345) (287) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_126_120\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (800) (594) )
                    ( PORT I1 (651) (463) )
                    ( PORT I2 (629) (461) )
                    ( PORT I3 (432) (302) )
                    ( PORT I4 (815) (659) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (100) (98) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_126_120\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (754) (590) )
                    ( PORT I1 (651) (463) )
                    ( PORT I2 (629) (461) )
                    ( PORT I3 (709) (565) )
                    ( PORT I4 (815) (659) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I2 Y (309) (281) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_126_120\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (800) (594) )
                    ( PORT I1 (651) (463) )
                    ( PORT I2 (435) (303) )
                    ( PORT I3 (629) (461) )
                    ( PORT I4 (815) (659) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I2 Y (307) (277) )
                    ( IOPATH I3 Y (303) (256) )
                    ( IOPATH I4 Y (95) (99) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_126_120\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (433) (301) )
                    ( PORT I1 (481) (335) )
                    ( PORT I2 (441) (352) )
                    ( PORT I3 (351) (248) )
                    ( PORT I4 (420) (290) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (381) (357) )
                    ( IOPATH I3 Y (377) (336) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_126_120\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (17) (17) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_126_124\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_126_124\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1856) (1832) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge CE) (posedge CK) (291) (-236) )
                ( SETUPHOLD (negedge CE) (posedge CK) (279) (-230) )
                ( RECREM (posedge SR) (posedge CK) (-12) (20) )
                ( RECREM (negedge SR) (posedge CK) (-12) (20) )
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_126_124\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1856) (1832) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (40) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_126_124\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1856) (1832) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_126_124\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (301) (214) )
                    ( PORT I1 (425) (301) )
                    ( PORT I2 (296) (220) )
                    ( PORT I3 (430) (297) )
                    ( PORT I4 (589) (432) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I2 Y (387) (371) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_126_124\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (820) (619) )
                    ( PORT I1 (981) (766) )
                    ( PORT I2 (428) (297) )
                    ( PORT I3 (835) (646) )
                    ( PORT I4 (960) (766) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I2 Y (309) (281) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_126_124\/FYC\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (837) (641) )
                    ( PORT I1 (841) (658) )
                    ( PORT I2 (475) (345) )
                    ( PORT I3 (702) (558) )
                    ( PORT I4 (960) (766) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I2 Y (307) (277) )
                    ( IOPATH I3 Y (303) (256) )
                    ( IOPATH I4 Y (95) (99) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_126_124\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (852) (701) )
                    ( PORT I1 (628) (464) )
                    ( PORT I2 (706) (553) )
                    ( PORT I3 (424) (292) )
                    ( PORT I4 (800) (594) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I2 Y (307) (276) )
                    ( IOPATH I3 Y (302) (255) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_126_124\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (21) (21) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_126_128\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_126_128\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1851) (1827) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (291) (-236) )
                ( SETUPHOLD (negedge CE) (posedge CK) (279) (-230) )
                ( RECREM (posedge SR) (posedge CK) (0) (4) )
                ( RECREM (negedge SR) (posedge CK) (0) (4) )
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (41) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_126_128\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (835) (663) )
                    ( PORT I1 (472) (344) )
                    ( PORT I2 (679) (510) )
                    ( PORT I3 (679) (529) )
                    ( PORT I4 (837) (712) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (92) (98) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_126_128\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (464) (351) )
                    ( PORT I1 (624) (452) )
                    ( PORT I2 (421) (290) )
                    ( PORT I3 (341) (257) )
                    ( PORT I4 (618) (444) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_126_128\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_130_88\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1819) (1795) )
                    ( PORT D (479) (469) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_130_88\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1819) (1795) )
                    ( PORT D (609) (557) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_130_88\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1819) (1795) )
                    ( PORT D (457) (431) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_130_88\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1819) (1795) )
                    ( PORT D (613) (563) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_130_88\/FFAB\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1819) (1795) )
                    ( PORT D (694) (573) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (325) (317) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (32) (23) )
                ( SETUPHOLD (negedge D) (posedge CK) (17) (33) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMA_130_88\/FFCD\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1819) (1795) )
                    ( PORT D (542) (450) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (325) (317) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (32) (22) )
                ( SETUPHOLD (negedge D) (posedge CK) (17) (33) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_130_108\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (380) (315) )
                    ( IOPATH I Z (118) (128) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_130_108\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1844) (1820) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (930) (930) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (41) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_130_108\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1844) (1820) )
                    ( PORT D (504) (422) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (928) (928) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_130_108\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1844) (1820) )
                    ( PORT D (698) (601) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (928) (928) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_130_108\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1844) (1820) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (925) (925) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_130_108\/FFCD\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1844) (1820) )
                    ( PORT D (438) (342) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (325) (317) )
                    ( IOPATH SR Q (1012) (1012) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (32) (22) )
                ( SETUPHOLD (negedge D) (posedge CK) (17) (33) )
                ( SETUPHOLD (posedge CE) (posedge CK) (159) (-105) )
                ( SETUPHOLD (negedge CE) (posedge CK) (132) (-83) )
                ( RECREM (posedge SR) (posedge CK) (261) (-207) )
                ( RECREM (negedge SR) (posedge CK) (244) (-195) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_130_108\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (619) (487) )
                    ( PORT I1 (657) (480) )
                    ( PORT I2 (420) (305) )
                    ( PORT I3 (436) (292) )
                    ( PORT I4 (856) (662) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (100) (98) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_130_108\/FYB\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (260) (164) )
                    ( PORT I1 (421) (291) )
                    ( PORT I2 (261) (164) )
                    ( PORT I3 (291) (214) )
                    ( PORT I4 (419) (306) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_130_108\/FYD\/FYC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (750) (575) )
                    ( PORT I1 (302) (220) )
                    ( PORT I2 (526) (392) )
                    ( PORT I3 (417) (303) )
                    ( PORT I4 (856) (662) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I2 Y (307) (276) )
                    ( IOPATH I3 Y (302) (255) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_130_108\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (3298) (3107) )
                    ( IOPATH I Z (28) (28) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_130_108\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_130_112\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_130_112\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1849) (1825) )
                    ( PORT D (548) (449) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (291) (-236) )
                ( SETUPHOLD (negedge CE) (posedge CK) (279) (-230) )
                ( RECREM (posedge SR) (posedge CK) (0) (4) )
                ( RECREM (negedge SR) (posedge CK) (0) (4) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_130_112\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1849) (1825) )
                    ( PORT D (332) (272) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_130_112\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_146_336\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_146_336\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1850) (1817) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (30) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMA_146_336\/FYA\/FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I4 (262) (164) )
                    ( IOPATH I4 Y (100) (106) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_146_336\/LCEPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (543) (457) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_146_336\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (3337) (3357) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_146_336\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_146_337\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_146_337\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1850) (1817) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (910) (910) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_146_337\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1850) (1817) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (908) (908) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_146_337\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1850) (1817) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (908) (908) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge CE) (posedge CK) (197) (-143) )
                ( SETUPHOLD (negedge CE) (posedge CK) (168) (-119) )
                ( RECREM (posedge SR) (posedge CK) (245) (-191) )
                ( RECREM (negedge SR) (posedge CK) (224) (-175) )
                ( SETUPHOLD (posedge D) (posedge CK) (48) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (46) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_146_337\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1850) (1817) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (905) (905) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_146_337\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (262) (164) )
                    ( PORT I1 (260) (164) )
                    ( PORT I4 (563) (422) )
                    ( IOPATH I0 S (136) (150) )
                    ( IOPATH I1 S (201) (191) )
                    ( IOPATH I4 COUT (66) (66) )
                    ( IOPATH I0 COUT (175) (173) )
                    ( IOPATH I1 COUT (233) (231) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_146_337\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I0 (262) (164) )
                    ( PORT I1 (260) (164) )
                    ( PORT I2 (433) (339) )
                    ( PORT I4 (565) (410) )
                    ( IOPATH I0 S (139) (152) )
                    ( IOPATH I1 S (203) (192) )
                    ( IOPATH I2 S (309) (281) )
                    ( IOPATH CIN COUT (70) (66) )
                    ( IOPATH I4 COUT (128) (126) )
                    ( IOPATH I0 COUT (203) (201) )
                    ( IOPATH I1 COUT (246) (244) )
                    ( IOPATH I2 COUT (352) (350) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_146_337\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (260) (164) )
                    ( PORT I4 (565) (410) )
                    ( IOPATH I1 S (203) (191) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH I4 COUT (95) (88) )
                    ( IOPATH I1 COUT (260) (240) )
                    ( IOPATH CIN S (143) (161) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_146_337\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (432) (339) )
                    ( PORT I4 (565) (410) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH I1 S (202) (191) )
                    ( IOPATH CIN COUT (66) (66) )
                    ( IOPATH CIN S (1) (10) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_146_337\/LCEPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (543) (457) )
                    ( IOPATH I Z (92) (104) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_146_337\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (3463) (3441) )
                    ( IOPATH I Z (44) (48) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_146_337\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_146_341\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_146_341\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1855) (1822) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (39) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (34) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_146_341\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1855) (1822) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (29) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_146_341\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1855) (1822) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge CE) (posedge CK) (291) (-236) )
                ( SETUPHOLD (negedge CE) (posedge CK) (279) (-230) )
                ( RECREM (posedge SR) (posedge CK) (-12) (20) )
                ( RECREM (negedge SR) (posedge CK) (-12) (20) )
                ( SETUPHOLD (posedge D) (posedge CK) (48) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (46) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_146_341\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1855) (1822) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_146_341\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (261) (164) )
                    ( PORT I4 (435) (307) )
                    ( IOPATH I1 S (201) (191) )
                    ( IOPATH CIN S (134) (147) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (113) (118) )
                    ( IOPATH I1 COUT (314) (315) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_146_341\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (428) (348) )
                    ( PORT I4 (435) (307) )
                    ( IOPATH I1 S (203) (192) )
                    ( IOPATH CIN COUT (47) (46) )
                    ( IOPATH I4 COUT (182) (182) )
                    ( IOPATH I1 COUT (300) (300) )
                    ( IOPATH CIN S (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_146_341\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (260) (164) )
                    ( PORT I4 (435) (307) )
                    ( IOPATH I1 S (203) (191) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (106) (108) )
                    ( IOPATH I1 COUT (287) (268) )
                    ( IOPATH CIN S (81) (105) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_146_341\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (433) (339) )
                    ( PORT I4 (435) (307) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH I1 S (202) (191) )
                    ( IOPATH CIN COUT (43) (42) )
                    ( IOPATH CIN S (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_146_341\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (17) (17) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_146_345\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_146_345\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1860) (1827) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (39) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (34) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_146_345\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1860) (1827) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (29) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_146_345\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1860) (1827) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge CE) (posedge CK) (291) (-236) )
                ( SETUPHOLD (negedge CE) (posedge CK) (279) (-230) )
                ( RECREM (posedge SR) (posedge CK) (-12) (20) )
                ( RECREM (negedge SR) (posedge CK) (-12) (20) )
                ( SETUPHOLD (posedge D) (posedge CK) (48) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (46) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_146_345\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1860) (1827) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_146_345\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (261) (164) )
                    ( PORT I4 (467) (363) )
                    ( IOPATH I1 S (201) (191) )
                    ( IOPATH CIN S (134) (147) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (113) (118) )
                    ( IOPATH I1 COUT (314) (315) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_146_345\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (428) (348) )
                    ( PORT I4 (599) (440) )
                    ( IOPATH I1 S (203) (192) )
                    ( IOPATH CIN COUT (47) (46) )
                    ( IOPATH I4 COUT (182) (182) )
                    ( IOPATH I1 COUT (300) (300) )
                    ( IOPATH CIN S (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_146_345\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (260) (164) )
                    ( PORT I4 (599) (440) )
                    ( IOPATH I1 S (203) (191) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (106) (108) )
                    ( IOPATH I1 COUT (287) (268) )
                    ( IOPATH CIN S (81) (105) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_146_345\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (432) (339) )
                    ( PORT I4 (599) (440) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH I1 S (202) (191) )
                    ( IOPATH CIN COUT (43) (42) )
                    ( IOPATH CIN S (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_146_345\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (17) (17) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_146_349\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_146_349\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1865) (1832) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (39) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (34) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_146_349\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1865) (1832) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (29) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_146_349\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1865) (1832) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge CE) (posedge CK) (291) (-236) )
                ( SETUPHOLD (negedge CE) (posedge CK) (279) (-230) )
                ( RECREM (posedge SR) (posedge CK) (-12) (20) )
                ( RECREM (negedge SR) (posedge CK) (-12) (20) )
                ( SETUPHOLD (posedge D) (posedge CK) (48) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (46) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_146_349\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1865) (1832) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_146_349\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (260) (164) )
                    ( PORT I4 (621) (493) )
                    ( IOPATH I1 S (201) (191) )
                    ( IOPATH CIN S (134) (147) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (113) (118) )
                    ( IOPATH I1 COUT (314) (315) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_146_349\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (428) (348) )
                    ( PORT I4 (593) (442) )
                    ( IOPATH I1 S (203) (192) )
                    ( IOPATH CIN COUT (47) (46) )
                    ( IOPATH I4 COUT (182) (182) )
                    ( IOPATH I1 COUT (300) (300) )
                    ( IOPATH CIN S (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_146_349\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (260) (164) )
                    ( PORT I4 (593) (442) )
                    ( IOPATH I1 S (203) (191) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (106) (108) )
                    ( IOPATH I1 COUT (287) (268) )
                    ( IOPATH CIN S (81) (105) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_146_349\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (432) (339) )
                    ( PORT I4 (593) (442) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH I1 S (202) (191) )
                    ( IOPATH CIN COUT (43) (42) )
                    ( IOPATH CIN S (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_146_349\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (17) (17) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_146_353\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_146_353\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1870) (1837) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (39) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (34) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_146_353\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1870) (1837) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (29) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_146_353\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1870) (1837) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge CE) (posedge CK) (291) (-236) )
                ( SETUPHOLD (negedge CE) (posedge CK) (279) (-230) )
                ( RECREM (posedge SR) (posedge CK) (-12) (20) )
                ( RECREM (negedge SR) (posedge CK) (-12) (20) )
                ( SETUPHOLD (posedge D) (posedge CK) (48) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (46) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_146_353\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1870) (1837) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_146_353\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (260) (164) )
                    ( PORT I4 (614) (473) )
                    ( IOPATH I1 S (201) (191) )
                    ( IOPATH CIN S (134) (147) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (113) (118) )
                    ( IOPATH I1 COUT (314) (315) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_146_353\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (431) (351) )
                    ( PORT I4 (616) (475) )
                    ( IOPATH I1 S (203) (192) )
                    ( IOPATH CIN COUT (47) (46) )
                    ( IOPATH I4 COUT (182) (182) )
                    ( IOPATH I1 COUT (300) (300) )
                    ( IOPATH CIN S (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_146_353\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (260) (164) )
                    ( PORT I4 (732) (552) )
                    ( IOPATH I1 S (203) (191) )
                    ( IOPATH CIN COUT (39) (38) )
                    ( IOPATH I4 COUT (106) (108) )
                    ( IOPATH I1 COUT (287) (268) )
                    ( IOPATH CIN S (81) (105) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_146_353\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (434) (341) )
                    ( PORT I4 (601) (464) )
                    ( IOPATH I1 COUT (326) (270) )
                    ( IOPATH I4 COUT (145) (152) )
                    ( IOPATH I1 S (202) (191) )
                    ( IOPATH CIN COUT (43) (42) )
                    ( IOPATH CIN S (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_146_353\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (17) (17) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_146_356\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (219) (176) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_146_356\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1875) (1842) )
                    ( PORT D (481) (425) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMA_146_356\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (3783) (3732) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_146_356\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_146_357\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_146_357\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1875) (1842) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (39) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (34) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_146_357\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1875) (1842) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_146_357\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1875) (1842) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (48) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (46) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMA_146_357\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1875) (1842) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (420) )
                ( WIDTH  (negedge CK) (420) )
                ( SETUPHOLD (posedge CE) (posedge CK) (291) (-236) )
                ( SETUPHOLD (negedge CE) (posedge CK) (279) (-230) )
                ( RECREM (posedge SR) (posedge CK) (0) (4) )
                ( RECREM (negedge SR) (posedge CK) (0) (4) )
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_146_357\/FYA\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (260) (164) )
                    ( PORT I4 (458) (349) )
                    ( IOPATH I1 S (201) (191) )
                    ( IOPATH CIN S (134) (147) )
                    ( IOPATH I4 COUT (46) (49) )
                    ( IOPATH I1 COUT (101) (92) )
                    ( IOPATH CIN COUT (225) (231) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_146_357\/FYB\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (430) (350) )
                    ( PORT I4 (566) (441) )
                    ( IOPATH I1 S (203) (192) )
                    ( IOPATH CIN S (46) (49) )
                    ( IOPATH I4 COUT (131) (143) )
                    ( IOPATH CIN COUT (0) (0) )
                    ( IOPATH I1 COUT (5) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_146_357\/FYC\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (260) (164) )
                    ( PORT I4 (566) (441) )
                    ( IOPATH I1 S (203) (191) )
                    ( IOPATH I4 COUT (48) (49) )
                    ( IOPATH CIN S (131) (143) )
                    ( IOPATH CIN COUT (48) (63) )
                    ( IOPATH I1 COUT (165) (152) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5CARRY" )
        ( INSTANCE CLMA_146_357\/FYD\/V_FY )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CIN (0) (0) )
                    ( PORT I1 (437) (341) )
                    ( PORT I4 (566) (441) )
                    ( IOPATH I1 S (202) (191) )
                    ( IOPATH CIN S (48) (49) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMA_146_357\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_78_105\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (465) (400) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_78_105\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1860) (1836) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (874) (874) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (209) (-155) )
                ( RECREM (negedge SR) (posedge CK) (188) (-139) )
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (41) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_78_105\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (575) (447) )
                    ( PORT I1 (674) (530) )
                    ( PORT I2 (423) (290) )
                    ( PORT I3 (511) (383) )
                    ( PORT I4 (261) (164) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (92) (98) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_78_105\/FYB\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (654) (514) )
                    ( PORT I1 (827) (626) )
                    ( PORT I2 (261) (164) )
                    ( PORT I3 (422) (307) )
                    ( PORT I4 (683) (545) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_78_105\/FYC\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (461) (363) )
                    ( PORT I2 (265) (164) )
                    ( PORT I3 (429) (295) )
                    ( PORT I4 (496) (399) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I2 Y (389) (368) )
                    ( IOPATH I3 Y (384) (348) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_78_105\/FYD\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (265) (164) )
                    ( PORT I4 (616) (503) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMS_78_105\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (2795) (2619) )
                    ( IOPATH I Z (80) (84) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_78_105\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_78_109\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (390) (324) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_78_109\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1865) (1841) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (41) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_78_109\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1865) (1841) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_78_109\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1865) (1841) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (40) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_78_109\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1865) (1841) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (0) (4) )
                ( RECREM (negedge SR) (posedge CK) (0) (4) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_78_109\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (424) (306) )
                    ( PORT I1 (508) (350) )
                    ( PORT I2 (264) (165) )
                    ( PORT I3 (948) (753) )
                    ( PORT I4 (589) (432) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (100) (98) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_78_109\/FYB\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (375) (273) )
                    ( PORT I1 (539) (418) )
                    ( PORT I2 (734) (563) )
                    ( PORT I3 (743) (572) )
                    ( PORT I4 (693) (542) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I2 Y (309) (281) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_78_109\/FYC\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (471) (342) )
                    ( PORT I1 (843) (665) )
                    ( PORT I2 (670) (506) )
                    ( PORT I3 (626) (486) )
                    ( PORT I4 (589) (432) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I2 Y (307) (277) )
                    ( IOPATH I3 Y (303) (256) )
                    ( IOPATH I4 Y (95) (99) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_78_109\/FYD\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (458) (362) )
                    ( PORT I1 (717) (556) )
                    ( PORT I2 (670) (506) )
                    ( PORT I3 (420) (305) )
                    ( PORT I4 (428) (307) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I2 Y (307) (276) )
                    ( IOPATH I3 Y (302) (255) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_78_109\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_78_117\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (380) (314) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_78_117\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1875) (1851) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (37) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_78_117\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (620) (444) )
                    ( PORT I4 (789) (595) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_78_117\/FYB\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (520) (411) )
                    ( PORT I2 (488) (377) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I2 Y (309) (281) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_78_117\/FYC\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (483) (333) )
                    ( PORT I4 (639) (467) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMS_78_117\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (2633) (2483) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_78_117\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMS_86_101\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1849) (1825) )
                    ( PORT D (718) (613) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMS_86_105\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1854) (1830) )
                    ( PORT D (665) (555) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMS_86_105\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1854) (1830) )
                    ( PORT D (390) (329) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMS_86_105\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1854) (1830) )
                    ( PORT D (340) (282) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMS_86_105\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1854) (1830) )
                    ( PORT D (547) (459) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMS_86_105\/FFAB\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1854) (1830) )
                    ( PORT D (578) (424) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (325) (317) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (32) (23) )
                ( SETUPHOLD (negedge D) (posedge CK) (17) (33) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMS_86_105\/FFCD\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1854) (1830) )
                    ( PORT D (429) (299) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (325) (317) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (32) (22) )
                ( SETUPHOLD (negedge D) (posedge CK) (17) (33) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_86_109\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (386) (309) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_86_109\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1859) (1835) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (43) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (42) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_86_109\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (447) (356) )
                    ( PORT I2 (262) (165) )
                    ( PORT I3 (626) (452) )
                    ( PORT I4 (581) (423) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (92) (98) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_86_109\/FYB\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (509) (350) )
                    ( PORT I2 (264) (165) )
                    ( PORT I3 (479) (347) )
                    ( PORT I4 (433) (300) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMS_86_109\/FYC\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (474) (347) )
                    ( PORT I1 (438) (304) )
                    ( PORT I2 (422) (305) )
                    ( PORT I3 (775) (585) )
                    ( PORT I4 (433) (295) )
                    ( PORT ID (264) (165) )
                    ( IOPATH I0 Z (216) (241) )
                    ( IOPATH I1 Z (284) (283) )
                    ( IOPATH I2 Z (389) (368) )
                    ( IOPATH I3 Z (384) (348) )
                    ( IOPATH I4 Z (165) (176) )
                    ( IOPATH ID Z (213) (236) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMS_86_109\/FYD\/V_FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (470) (341) )
                    ( PORT I1 (438) (304) )
                    ( PORT I2 (422) (305) )
                    ( PORT I3 (775) (585) )
                    ( PORT I4 (433) (295) )
                    ( PORT ID (264) (164) )
                    ( IOPATH I0 Z (209) (230) )
                    ( IOPATH I1 Z (276) (271) )
                    ( IOPATH I2 Z (381) (357) )
                    ( IOPATH I3 Z (377) (336) )
                    ( IOPATH I4 Z (169) (179) )
                    ( IOPATH ID Z (207) (226) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMS_86_109\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (2746) (2597) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_86_109\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_86_113\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (465) (363) )
                    ( PORT I1 (302) (230) )
                    ( PORT I3 (463) (340) )
                    ( PORT I4 (427) (290) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_86_113\/FYB\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (435) (316) )
                    ( PORT I1 (265) (164) )
                    ( PORT I2 (263) (164) )
                    ( PORT I3 (468) (340) )
                    ( PORT I4 (448) (370) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_86_117\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (541) (452) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_86_117\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1869) (1845) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (41) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_86_117\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (687) (538) )
                    ( PORT I1 (261) (164) )
                    ( PORT I2 (263) (164) )
                    ( PORT I3 (267) (164) )
                    ( PORT I4 (592) (487) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (92) (98) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_86_117\/FYB\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (593) (467) )
                    ( PORT I1 (577) (430) )
                    ( PORT I3 (653) (520) )
                    ( PORT I4 (595) (450) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_86_117\/FYC\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (593) (447) )
                    ( PORT I1 (646) (521) )
                    ( PORT I3 (432) (307) )
                    ( PORT I4 (268) (164) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I3 Y (384) (348) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMS_86_117\/FYD\/V_FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (678) (530) )
                    ( PORT I1 (753) (592) )
                    ( PORT I2 (503) (372) )
                    ( PORT I3 (432) (307) )
                    ( PORT I4 (645) (520) )
                    ( PORT ID (589) (429) )
                    ( IOPATH I0 Z (209) (230) )
                    ( IOPATH I1 Z (276) (271) )
                    ( IOPATH I2 Z (381) (357) )
                    ( IOPATH I3 Z (377) (336) )
                    ( IOPATH I4 Z (169) (179) )
                    ( IOPATH ID Z (207) (226) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMS_86_117\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (2825) (2627) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_86_117\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_94_97\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (383) (310) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_94_97\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1838) (1814) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (41) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_94_97\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1838) (1814) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_94_97\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1838) (1814) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (40) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_94_97\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1838) (1814) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (941) (941) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_94_97\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (269) (165) )
                    ( PORT I1 (266) (164) )
                    ( PORT I2 (264) (164) )
                    ( PORT I3 (266) (164) )
                    ( PORT I4 (601) (438) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (100) (98) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_94_97\/FYB\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (269) (165) )
                    ( PORT I1 (266) (164) )
                    ( PORT I2 (264) (164) )
                    ( PORT I3 (482) (362) )
                    ( PORT I4 (266) (164) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I2 Y (309) (281) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_94_97\/FYC\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (269) (165) )
                    ( PORT I1 (266) (164) )
                    ( PORT I2 (264) (164) )
                    ( PORT I3 (266) (164) )
                    ( PORT I4 (601) (438) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I2 Y (307) (277) )
                    ( IOPATH I3 Y (303) (256) )
                    ( IOPATH I4 Y (95) (99) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_94_97\/FYD\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (269) (165) )
                    ( PORT I1 (266) (164) )
                    ( PORT I2 (264) (164) )
                    ( PORT I3 (266) (164) )
                    ( PORT I4 (601) (438) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I2 Y (307) (276) )
                    ( IOPATH I3 Y (302) (255) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMS_94_97\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (3101) (2932) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_94_97\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_94_105\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (374) (297) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_94_105\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1848) (1824) )
                    ( PORT D (598) (524) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_94_105\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (262) (165) )
                    ( PORT I2 (422) (307) )
                    ( PORT I4 (440) (313) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I2 Y (387) (371) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMS_94_105\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (3152) (2876) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_94_105\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMS_94_109\/FYA\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (425) (295) )
                    ( PORT I1 (271) (165) )
                    ( PORT I2 (421) (307) )
                    ( PORT I3 (449) (360) )
                    ( PORT I4 (605) (444) )
                    ( PORT ID (433) (301) )
                    ( IOPATH I0 Z (216) (233) )
                    ( IOPATH I1 Z (285) (275) )
                    ( IOPATH I2 Z (390) (364) )
                    ( IOPATH I3 Z (386) (345) )
                    ( IOPATH I4 Z (166) (168) )
                    ( IOPATH ID Z (214) (228) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_94_109\/FYB\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (271) (165) )
                    ( PORT I1 (730) (578) )
                    ( PORT I2 (295) (220) )
                    ( PORT I3 (466) (370) )
                    ( IOPATH I0 Y (209) (222) )
                    ( IOPATH I1 Y (276) (264) )
                    ( IOPATH I2 Y (382) (352) )
                    ( IOPATH I3 Y (377) (332) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMS_94_109\/FYC\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (427) (297) )
                    ( PORT I1 (763) (602) )
                    ( PORT I2 (482) (373) )
                    ( PORT I3 (428) (297) )
                    ( PORT I4 (922) (759) )
                    ( PORT ID (291) (223) )
                    ( IOPATH I0 Z (220) (236) )
                    ( IOPATH I1 Z (288) (278) )
                    ( IOPATH I2 Z (393) (363) )
                    ( IOPATH I3 Z (389) (343) )
                    ( IOPATH I4 Z (169) (171) )
                    ( IOPATH ID Z (217) (232) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_94_109\/FYD\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (440) (304) )
                    ( PORT I1 (1081) (899) )
                    ( PORT I2 (420) (305) )
                    ( PORT I3 (580) (435) )
                    ( PORT I4 (793) (658) )
                    ( IOPATH I0 Y (211) (225) )
                    ( IOPATH I1 Y (277) (266) )
                    ( IOPATH I2 Y (383) (351) )
                    ( IOPATH I3 Y (379) (331) )
                    ( IOPATH I4 Y (170) (173) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMS_94_109\/L6ABMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (386) (355) )
                    ( IOPATH SEL Z (126) (111) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMS_94_109\/L6CDMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (359) (292) )
                    ( IOPATH SEL Z (128) (114) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_94_113\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (588) (507) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_94_113\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1858) (1834) )
                    ( PORT D (492) (419) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (946) (946) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_94_113\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1858) (1834) )
                    ( PORT D (509) (437) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_94_113\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1858) (1834) )
                    ( PORT D (509) (423) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (944) (944) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_94_113\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1858) (1834) )
                    ( PORT D (596) (522) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (941) (941) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMS_94_113\/FYA\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (581) (439) )
                    ( PORT I1 (749) (590) )
                    ( PORT I2 (771) (581) )
                    ( PORT I3 (652) (531) )
                    ( PORT I4 (598) (445) )
                    ( PORT ID (426) (299) )
                    ( IOPATH I0 Z (214) (239) )
                    ( IOPATH I1 Z (282) (281) )
                    ( IOPATH I2 Z (387) (371) )
                    ( IOPATH I3 Z (383) (351) )
                    ( IOPATH I4 Z (164) (174) )
                    ( IOPATH ID Z (211) (235) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_94_113\/FYB\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (261) (164) )
                    ( PORT I1 (296) (213) )
                    ( PORT I2 (434) (312) )
                    ( PORT I3 (596) (433) )
                    ( PORT I4 (595) (438) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_94_113\/FYC\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (262) (164) )
                    ( PORT I1 (264) (165) )
                    ( PORT I4 (595) (460) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMS_94_113\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (2796) (2674) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_94_113\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_94_117\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (418) (305) )
                    ( PORT I1 (445) (309) )
                    ( PORT I3 (445) (351) )
                    ( PORT I4 (600) (473) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMS_94_125\/CLKPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (1868) (1844) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_94_125\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (0) (0) )
                    ( PORT D (2545) (2450) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (241) (239) )
                    ( IOPATH SR Q (941) (941) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( RECREM (posedge SR) (posedge CK) (277) (-223) )
                ( RECREM (negedge SR) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMS_94_125\/FYA\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (725) (581) )
                    ( PORT I1 (793) (623) )
                    ( PORT I2 (763) (592) )
                    ( PORT I3 (578) (434) )
                    ( PORT I4 (770) (598) )
                    ( PORT ID (420) (305) )
                    ( IOPATH I0 Z (338) (362) )
                    ( IOPATH I1 Z (406) (404) )
                    ( IOPATH I2 Z (511) (493) )
                    ( IOPATH I3 Z (507) (474) )
                    ( IOPATH I4 Z (288) (297) )
                    ( IOPATH ID Z (335) (358) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_94_125\/FYB\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (767) (623) )
                    ( PORT I1 (763) (592) )
                    ( PORT I2 (569) (428) )
                    ( PORT I3 (586) (452) )
                    ( PORT I4 (770) (598) )
                    ( IOPATH I0 Y (338) (362) )
                    ( IOPATH I1 Y (406) (404) )
                    ( IOPATH I2 Y (511) (493) )
                    ( IOPATH I3 Y (507) (474) )
                    ( IOPATH I4 Y (288) (297) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_94_125\/FYC\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (767) (623) )
                    ( PORT I1 (775) (605) )
                    ( PORT I2 (454) (377) )
                    ( PORT I3 (426) (311) )
                    ( PORT I4 (770) (598) )
                    ( IOPATH I0 Y (343) (366) )
                    ( IOPATH I1 Y (411) (408) )
                    ( IOPATH I2 Y (516) (494) )
                    ( IOPATH I3 Y (511) (473) )
                    ( IOPATH I4 Y (293) (301) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMS_94_125\/FYD\/V_FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (582) (446) )
                    ( PORT I1 (770) (598) )
                    ( PORT I2 (634) (535) )
                    ( PORT I3 (833) (643) )
                    ( PORT I4 (775) (605) )
                    ( PORT ID (573) (417) )
                    ( IOPATH I0 Z (334) (355) )
                    ( IOPATH I1 Z (400) (396) )
                    ( IOPATH I2 Z (505) (482) )
                    ( IOPATH I3 Z (501) (461) )
                    ( IOPATH I4 Z (293) (304) )
                    ( IOPATH ID Z (331) (350) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMS_94_125\/L6ABMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (560) (519) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (248) (240) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMS_94_125\/L6CDMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (679) (579) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (252) (244) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMS_94_125\/L7MUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (538) (455) )
                    ( IOPATH SEL Z (178) (174) )
                    ( IOPATH I0 Z (24) (20) )
                    ( IOPATH I1 Z (24) (20) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMS_94_125\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (2838) (2649) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_94_125\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFSYN" )
        ( INSTANCE CLMS_102_89\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1822) (1798) )
                    ( PORT D (634) (567) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (posedge SR) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge SR) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_102_97\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (554) (479) )
                    ( IOPATH I Z (118) (128) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_102_97\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1832) (1808) )
                    ( PORT D (523) (451) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (930) (930) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_102_97\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1832) (1808) )
                    ( PORT D (499) (429) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (928) (928) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_102_97\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1832) (1808) )
                    ( PORT D (336) (287) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (928) (928) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_102_97\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1832) (1808) )
                    ( PORT D (359) (327) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (925) (925) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_102_97\/FFCD\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1832) (1808) )
                    ( PORT D (421) (306) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (325) (317) )
                    ( IOPATH SR Q (1012) (1012) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (32) (22) )
                ( SETUPHOLD (negedge D) (posedge CK) (17) (33) )
                ( SETUPHOLD (posedge CE) (posedge CK) (159) (-105) )
                ( SETUPHOLD (negedge CE) (posedge CK) (132) (-83) )
                ( RECREM (posedge SR) (posedge CK) (261) (-207) )
                ( RECREM (negedge SR) (posedge CK) (244) (-195) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_102_97\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (262) (164) )
                    ( PORT I1 (444) (339) )
                    ( PORT I4 (814) (652) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMS_102_97\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (3096) (2913) )
                    ( IOPATH I Z (28) (28) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_102_97\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_102_101\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_102_101\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1837) (1813) )
                    ( PORT D (494) (409) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (291) (-236) )
                ( SETUPHOLD (negedge CE) (posedge CK) (279) (-230) )
                ( RECREM (posedge SR) (posedge CK) (-16) (20) )
                ( RECREM (negedge SR) (posedge CK) (-16) (20) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMS_102_101\/FYA\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (446) (336) )
                    ( PORT I1 (614) (455) )
                    ( PORT I2 (583) (457) )
                    ( PORT I3 (807) (633) )
                    ( PORT I4 (604) (439) )
                    ( PORT ID (433) (302) )
                    ( IOPATH I0 Z (338) (362) )
                    ( IOPATH I1 Z (406) (404) )
                    ( IOPATH I2 Z (511) (493) )
                    ( IOPATH I3 Z (507) (474) )
                    ( IOPATH I4 Z (288) (297) )
                    ( IOPATH ID Z (335) (358) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_102_101\/FYB\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (637) (509) )
                    ( PORT I1 (588) (443) )
                    ( PORT I2 (585) (441) )
                    ( PORT I3 (605) (485) )
                    ( PORT I4 (472) (362) )
                    ( IOPATH I0 Y (338) (362) )
                    ( IOPATH I1 Y (406) (404) )
                    ( IOPATH I2 Y (511) (493) )
                    ( IOPATH I3 Y (507) (474) )
                    ( IOPATH I4 Y (288) (297) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_102_101\/FYC\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (635) (507) )
                    ( PORT I1 (611) (452) )
                    ( PORT I2 (573) (435) )
                    ( PORT I3 (605) (481) )
                    ( PORT I4 (604) (439) )
                    ( IOPATH I0 Y (343) (366) )
                    ( IOPATH I1 Y (411) (408) )
                    ( IOPATH I2 Y (516) (494) )
                    ( IOPATH I3 Y (511) (473) )
                    ( IOPATH I4 Y (293) (301) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMS_102_101\/FYD\/V_FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (424) (311) )
                    ( PORT I1 (591) (445) )
                    ( PORT I2 (449) (350) )
                    ( PORT I3 (635) (515) )
                    ( PORT I4 (611) (452) )
                    ( PORT ID (580) (424) )
                    ( IOPATH I0 Z (334) (355) )
                    ( IOPATH I1 Z (400) (396) )
                    ( IOPATH I2 Z (505) (482) )
                    ( IOPATH I3 Z (501) (461) )
                    ( IOPATH I4 Z (293) (304) )
                    ( IOPATH ID Z (331) (350) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMS_102_101\/L6ABMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (528) (439) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (248) (240) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMS_102_101\/L6CDMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (504) (430) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (252) (244) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMS_102_101\/L7MUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (525) (457) )
                    ( IOPATH SEL Z (178) (174) )
                    ( IOPATH I0 Z (24) (20) )
                    ( IOPATH I1 Z (24) (20) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_102_101\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (33) (29) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_102_105\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (602) (499) )
                    ( IOPATH I Z (118) (128) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_102_105\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1842) (1818) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (41) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_102_105\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1842) (1818) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_102_105\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1842) (1818) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge CE) (posedge CK) (159) (-105) )
                ( SETUPHOLD (negedge CE) (posedge CK) (132) (-83) )
                ( RECREM (posedge SR) (posedge CK) (-12) (20) )
                ( RECREM (negedge SR) (posedge CK) (-12) (20) )
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (40) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_102_105\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1842) (1818) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_102_105\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (910) (718) )
                    ( PORT I1 (713) (559) )
                    ( PORT I2 (628) (509) )
                    ( PORT I3 (710) (541) )
                    ( PORT I4 (944) (797) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (100) (98) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_102_105\/FYB\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (910) (718) )
                    ( PORT I1 (711) (557) )
                    ( PORT I2 (263) (164) )
                    ( PORT I3 (710) (541) )
                    ( PORT I4 (1041) (891) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I2 Y (309) (281) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_102_105\/FYC\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (844) (647) )
                    ( PORT I1 (909) (699) )
                    ( PORT I2 (263) (164) )
                    ( PORT I3 (710) (541) )
                    ( PORT I4 (1146) (959) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I2 Y (307) (277) )
                    ( IOPATH I3 Y (303) (256) )
                    ( IOPATH I4 Y (95) (99) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_102_105\/FYD\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (844) (647) )
                    ( PORT I1 (907) (696) )
                    ( PORT I2 (608) (485) )
                    ( PORT I3 (579) (453) )
                    ( PORT I4 (1013) (871) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I2 Y (307) (276) )
                    ( IOPATH I3 Y (302) (255) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_102_105\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (17) (17) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_102_109\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_102_109\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1847) (1823) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (41) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_102_109\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1847) (1823) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_102_109\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1847) (1823) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( RECREM (posedge SR) (posedge CK) (-12) (20) )
                ( RECREM (negedge SR) (posedge CK) (-12) (20) )
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (40) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_102_109\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1847) (1823) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge CE) (posedge CK) (291) (-236) )
                ( SETUPHOLD (negedge CE) (posedge CK) (279) (-230) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_102_109\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (422) (290) )
                    ( PORT I1 (870) (701) )
                    ( PORT I2 (996) (792) )
                    ( PORT I3 (706) (552) )
                    ( PORT I4 (951) (808) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (100) (98) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_102_109\/FYB\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (706) (552) )
                    ( PORT I1 (872) (703) )
                    ( PORT I2 (901) (704) )
                    ( PORT I3 (751) (571) )
                    ( PORT I4 (954) (796) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I2 Y (309) (281) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_102_109\/FYC\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (706) (552) )
                    ( PORT I1 (1005) (791) )
                    ( PORT I2 (996) (792) )
                    ( PORT I3 (455) (343) )
                    ( PORT I4 (1083) (885) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I2 Y (307) (277) )
                    ( IOPATH I3 Y (303) (256) )
                    ( IOPATH I4 Y (95) (99) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_102_109\/FYD\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (859) (715) )
                    ( PORT I1 (1005) (791) )
                    ( PORT I2 (264) (165) )
                    ( PORT I3 (573) (464) )
                    ( PORT I4 (1163) (988) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I2 Y (307) (276) )
                    ( IOPATH I3 Y (302) (255) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_102_109\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (17) (17) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_102_113\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (393) (327) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_102_113\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1852) (1828) )
                    ( PORT D (735) (603) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_102_113\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1852) (1828) )
                    ( PORT D (698) (602) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_102_113\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1852) (1828) )
                    ( PORT D (339) (290) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( RECREM (posedge SR) (posedge CK) (-12) (20) )
                ( RECREM (negedge SR) (posedge CK) (-12) (20) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_102_113\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1852) (1828) )
                    ( PORT D (693) (593) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_102_113\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (263) (164) )
                    ( PORT I1 (428) (315) )
                    ( PORT I4 (650) (499) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_102_113\/FYB\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (600) (483) )
                    ( PORT I1 (441) (355) )
                    ( PORT I2 (417) (305) )
                    ( PORT I3 (291) (224) )
                    ( PORT I4 (579) (440) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_102_113\/FYC\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (584) (428) )
                    ( PORT I1 (603) (480) )
                    ( PORT I2 (425) (310) )
                    ( PORT I3 (746) (578) )
                    ( PORT I4 (422) (292) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I2 Y (389) (368) )
                    ( IOPATH I3 Y (384) (348) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_102_113\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (17) (17) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_102_117\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (660) (569) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_102_117\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1857) (1833) )
                    ( PORT D (490) (417) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_102_117\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1857) (1833) )
                    ( PORT D (668) (616) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_102_117\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1857) (1833) )
                    ( PORT D (557) (460) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_102_117\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1857) (1833) )
                    ( PORT D (529) (474) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_102_117\/FFCD\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1857) (1833) )
                    ( PORT D (799) (607) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (325) (317) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (32) (22) )
                ( SETUPHOLD (negedge D) (posedge CK) (17) (33) )
                ( RECREM (posedge SR) (posedge CK) (-12) (20) )
                ( RECREM (negedge SR) (posedge CK) (-8) (20) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_102_117\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (429) (316) )
                    ( PORT I1 (287) (217) )
                    ( PORT I2 (580) (439) )
                    ( PORT I3 (611) (508) )
                    ( PORT I4 (578) (434) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I2 Y (387) (371) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_102_117\/FYB\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (585) (442) )
                    ( PORT I1 (446) (355) )
                    ( PORT I2 (443) (363) )
                    ( PORT I3 (450) (356) )
                    ( PORT I4 (748) (579) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_102_117\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (17) (13) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_102_121\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (561) (471) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_102_121\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1862) (1838) )
                    ( PORT D (662) (582) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (-16) (20) )
                ( RECREM (negedge SR) (posedge CK) (-16) (20) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMS_102_121\/FYA\/V_FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (426) (300) )
                    ( PORT I1 (755) (618) )
                    ( PORT I2 (772) (621) )
                    ( PORT I3 (802) (614) )
                    ( PORT I4 (766) (627) )
                    ( PORT ID (435) (308) )
                    ( IOPATH I0 Z (342) (362) )
                    ( IOPATH I1 Z (410) (404) )
                    ( IOPATH I2 Z (515) (493) )
                    ( IOPATH I3 Z (511) (474) )
                    ( IOPATH I4 Z (292) (297) )
                    ( IOPATH ID Z (339) (358) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5M" )
        ( INSTANCE CLMS_102_121\/FYB\/V_FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (580) (446) )
                    ( PORT I1 (755) (618) )
                    ( PORT I2 (772) (621) )
                    ( PORT I3 (633) (475) )
                    ( PORT I4 (766) (627) )
                    ( PORT ID (571) (431) )
                    ( IOPATH I0 Z (342) (362) )
                    ( IOPATH I1 Z (410) (404) )
                    ( IOPATH I2 Z (515) (493) )
                    ( IOPATH I3 Z (511) (474) )
                    ( IOPATH I4 Z (292) (297) )
                    ( IOPATH ID Z (339) (358) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_102_121\/FYC\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (755) (618) )
                    ( PORT I1 (750) (615) )
                    ( PORT I2 (429) (301) )
                    ( PORT I3 (731) (575) )
                    ( PORT I4 (766) (627) )
                    ( IOPATH I0 Y (343) (362) )
                    ( IOPATH I1 Y (411) (404) )
                    ( IOPATH I2 Y (516) (490) )
                    ( IOPATH I3 Y (511) (469) )
                    ( IOPATH I4 Y (293) (297) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_102_121\/FYD\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (755) (618) )
                    ( PORT I1 (750) (615) )
                    ( PORT I2 (263) (164) )
                    ( PORT I3 (263) (164) )
                    ( PORT I4 (766) (627) )
                    ( IOPATH I0 Y (334) (351) )
                    ( IOPATH I1 Y (400) (392) )
                    ( IOPATH I2 Y (505) (478) )
                    ( IOPATH I3 Y (501) (457) )
                    ( IOPATH I4 Y (293) (300) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMS_102_121\/L6ABMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (676) (582) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (252) (240) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMS_102_121\/L6CDMUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (676) (582) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                    ( IOPATH SEL Z (252) (240) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE CLMS_102_121\/L7MUX\/LUTMUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( PORT SEL (717) (627) )
                    ( IOPATH SEL Z (178) (174) )
                    ( IOPATH I0 Z (20) (20) )
                    ( IOPATH I1 Z (24) (24) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_102_121\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (33) (29) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_102_125\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (701) (641) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_102_125\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1862) (1838) )
                    ( PORT D (649) (551) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_102_125\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1862) (1838) )
                    ( PORT D (343) (284) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_102_125\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1862) (1838) )
                    ( PORT D (551) (463) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_102_125\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1862) (1838) )
                    ( PORT D (724) (614) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_102_125\/FFAB\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1862) (1838) )
                    ( PORT D (262) (165) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (325) (317) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (32) (23) )
                ( SETUPHOLD (negedge D) (posedge CK) (17) (33) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_102_125\/FFCD\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1862) (1838) )
                    ( PORT D (420) (290) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (325) (317) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (32) (22) )
                ( SETUPHOLD (negedge D) (posedge CK) (17) (33) )
                ( RECREM (posedge SR) (posedge CK) (-8) (20) )
                ( RECREM (negedge SR) (posedge CK) (-8) (20) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_102_125\/FYB\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I1 (262) (164) )
                    ( PORT I4 (262) (164) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_102_125\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (13) (13) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_102_129\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (551) (462) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_102_129\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1857) (1833) )
                    ( PORT D (204) (198) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_102_129\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1857) (1833) )
                    ( PORT D (355) (338) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_102_129\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1857) (1833) )
                    ( PORT D (340) (291) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_102_129\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1857) (1833) )
                    ( PORT D (341) (295) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (0) (4) )
                ( RECREM (negedge SR) (posedge CK) (0) (4) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_102_129\/FFAB\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1857) (1833) )
                    ( PORT D (416) (285) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (325) (317) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (32) (23) )
                ( SETUPHOLD (negedge D) (posedge CK) (17) (33) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_102_129\/FFCD\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1857) (1833) )
                    ( PORT D (416) (285) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (325) (317) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (32) (22) )
                ( SETUPHOLD (negedge D) (posedge CK) (17) (33) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_102_129\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_114_85\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (727) (625) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_114_85\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1808) (1784) )
                    ( PORT D (493) (423) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (850) (850) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (197) (-143) )
                ( RECREM (negedge SR) (posedge CK) (164) (-115) )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMS_114_85\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (3356) (3152) )
                    ( IOPATH I Z (88) (104) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_114_85\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_114_89\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (551) (462) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_114_89\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1813) (1789) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (-28) (32) )
                ( RECREM (negedge SR) (posedge CK) (-16) (20) )
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (41) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_114_89\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (818) (644) )
                    ( PORT I1 (656) (555) )
                    ( PORT I2 (508) (380) )
                    ( PORT I3 (588) (465) )
                    ( PORT I4 (782) (611) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (92) (98) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_114_89\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (37) (29) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_114_93\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1818) (1794) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (41) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_114_93\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1818) (1794) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_114_93\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1818) (1794) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( RECREM (posedge SR) (posedge CK) (-12) (20) )
                ( RECREM (negedge SR) (posedge CK) (-12) (20) )
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (44) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_114_93\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (456) (359) )
                    ( PORT I1 (306) (228) )
                    ( PORT I3 (265) (164) )
                    ( PORT I4 (466) (385) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (92) (98) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_114_93\/FYB\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (264) (164) )
                    ( PORT I1 (622) (505) )
                    ( PORT I3 (472) (370) )
                    ( PORT I4 (265) (164) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_114_93\/FYC\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (264) (164) )
                    ( PORT I1 (420) (307) )
                    ( PORT I2 (754) (582) )
                    ( PORT I3 (605) (458) )
                    ( PORT I4 (264) (164) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I2 Y (307) (277) )
                    ( IOPATH I3 Y (303) (256) )
                    ( IOPATH I4 Y (95) (99) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_114_93\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (21) (21) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_114_97\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1823) (1799) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (-28) (32) )
                ( RECREM (negedge SR) (posedge CK) (-16) (20) )
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (41) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_114_97\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (263) (164) )
                    ( PORT I1 (264) (164) )
                    ( PORT I3 (450) (368) )
                    ( PORT I4 (458) (361) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (92) (98) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_114_97\/FYB\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (581) (451) )
                    ( PORT I1 (263) (164) )
                    ( PORT I2 (264) (164) )
                    ( PORT I3 (476) (345) )
                    ( PORT I4 (470) (340) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_114_97\/FYC\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (427) (292) )
                    ( PORT I3 (836) (627) )
                    ( PORT I4 (263) (164) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I3 Y (384) (348) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_114_97\/FYD\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (432) (297) )
                    ( PORT I1 (605) (458) )
                    ( PORT I2 (264) (165) )
                    ( PORT I3 (591) (448) )
                    ( PORT I4 (432) (298) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (381) (357) )
                    ( IOPATH I3 Y (377) (336) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_114_97\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (37) (29) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_114_101\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (494) (412) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_114_101\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1828) (1804) )
                    ( PORT D (754) (637) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_114_101\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1828) (1804) )
                    ( PORT D (912) (764) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( RECREM (posedge SR) (posedge CK) (-16) (20) )
                ( RECREM (negedge SR) (posedge CK) (-16) (20) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_114_101\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (25) (25) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_114_105\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (545) (454) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_114_105\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1833) (1809) )
                    ( PORT D (339) (277) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (-28) (32) )
                ( RECREM (negedge SR) (posedge CK) (-24) (28) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_114_105\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (37) (33) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMS_114_109\/CLKPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (1838) (1814) )
                    ( IOPATH I Z (8) (8) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_114_109\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (0) (0) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (241) (239) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (53) (17) )
                ( SETUPHOLD (negedge D) (posedge CK) (48) (17) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_114_109\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (0) (0) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (241) (239) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (-12) (20) )
                ( RECREM (negedge SR) (posedge CK) (-12) (20) )
                ( SETUPHOLD (posedge D) (posedge CK) (44) (17) )
                ( SETUPHOLD (negedge D) (posedge CK) (40) (17) )
                ( SETUPHOLD (posedge CE) (posedge CK) (0) (0) )
                ( SETUPHOLD (negedge CE) (posedge CK) (0) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_114_109\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (421) (306) )
                    ( PORT I1 (847) (674) )
                    ( PORT I2 (497) (388) )
                    ( PORT I4 (583) (430) )
                    ( IOPATH I0 Y (122) (131) )
                    ( IOPATH I1 Y (187) (171) )
                    ( IOPATH I2 Y (292) (261) )
                    ( IOPATH I4 Y (79) (79) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_114_109\/FYB\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (446) (350) )
                    ( PORT I1 (847) (674) )
                    ( PORT I2 (497) (388) )
                    ( PORT I3 (854) (661) )
                    ( PORT I4 (583) (430) )
                    ( IOPATH I0 Y (125) (132) )
                    ( IOPATH I1 Y (190) (172) )
                    ( IOPATH I2 Y (296) (261) )
                    ( IOPATH I3 Y (291) (241) )
                    ( IOPATH I4 Y (90) (89) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_114_109\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (29) (25) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_114_113\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (384) (307) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_114_113\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1843) (1819) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (41) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_114_113\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1843) (1819) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_114_113\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1843) (1819) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( RECREM (posedge SR) (posedge CK) (-12) (20) )
                ( RECREM (negedge SR) (posedge CK) (-12) (20) )
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (40) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_114_113\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1843) (1819) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_114_113\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (300) (217) )
                    ( PORT I1 (458) (337) )
                    ( PORT I2 (455) (309) )
                    ( PORT I3 (881) (666) )
                    ( PORT I4 (879) (734) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (100) (98) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_114_113\/FYB\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (455) (309) )
                    ( PORT I1 (881) (666) )
                    ( PORT I2 (458) (337) )
                    ( PORT I3 (422) (309) )
                    ( PORT I4 (1011) (811) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I2 Y (309) (281) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_114_113\/FYC\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (875) (715) )
                    ( PORT I1 (458) (337) )
                    ( PORT I2 (455) (309) )
                    ( PORT I3 (881) (666) )
                    ( PORT I4 (1011) (811) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I2 Y (307) (277) )
                    ( IOPATH I3 Y (303) (256) )
                    ( IOPATH I4 Y (95) (99) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_114_113\/FYD\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (318) (234) )
                    ( PORT I1 (742) (570) )
                    ( PORT I2 (458) (337) )
                    ( PORT I3 (614) (494) )
                    ( PORT I4 (889) (744) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I2 Y (307) (276) )
                    ( IOPATH I3 Y (302) (255) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_114_113\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (17) (17) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_114_117\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (580) (499) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_114_117\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1848) (1824) )
                    ( PORT D (252) (233) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_114_117\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1848) (1824) )
                    ( PORT D (624) (542) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_114_117\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1848) (1824) )
                    ( PORT D (390) (327) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_114_117\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1848) (1824) )
                    ( PORT D (338) (277) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_114_117\/FFAB\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1848) (1824) )
                    ( PORT D (707) (553) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (325) (317) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (32) (23) )
                ( SETUPHOLD (negedge D) (posedge CK) (17) (33) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_114_117\/FFCD\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1848) (1824) )
                    ( PORT D (467) (340) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (325) (317) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (32) (22) )
                ( SETUPHOLD (negedge D) (posedge CK) (17) (33) )
                ( RECREM (posedge SR) (posedge CK) (-8) (20) )
                ( RECREM (negedge SR) (posedge CK) (-8) (20) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_114_117\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (13) (13) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_114_121\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (557) (482) )
                    ( IOPATH I Z (118) (128) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_114_121\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1853) (1829) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (41) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_114_121\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1853) (1829) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_114_121\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1853) (1829) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge CE) (posedge CK) (159) (-105) )
                ( SETUPHOLD (negedge CE) (posedge CK) (132) (-83) )
                ( RECREM (posedge SR) (posedge CK) (-12) (20) )
                ( RECREM (negedge SR) (posedge CK) (-12) (20) )
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (40) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_114_121\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1853) (1829) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_114_121\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (647) (516) )
                    ( PORT I1 (290) (213) )
                    ( PORT I2 (676) (488) )
                    ( PORT I3 (1012) (802) )
                    ( PORT I4 (1017) (818) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (100) (98) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_114_121\/FYB\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (676) (488) )
                    ( PORT I1 (681) (539) )
                    ( PORT I2 (263) (164) )
                    ( PORT I3 (1018) (787) )
                    ( PORT I4 (885) (741) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I2 Y (309) (281) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_114_121\/FYC\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (1031) (785) )
                    ( PORT I1 (812) (627) )
                    ( PORT I2 (262) (164) )
                    ( PORT I3 (543) (400) )
                    ( PORT I4 (1017) (818) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I2 Y (307) (277) )
                    ( IOPATH I3 Y (303) (256) )
                    ( IOPATH I4 Y (95) (99) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_114_121\/FYD\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (812) (627) )
                    ( PORT I1 (658) (471) )
                    ( PORT I2 (1071) (856) )
                    ( PORT I3 (703) (519) )
                    ( PORT I4 (861) (729) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I2 Y (307) (276) )
                    ( IOPATH I3 Y (302) (255) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_114_121\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (17) (17) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_114_125\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_114_125\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1853) (1829) )
                    ( PORT D (494) (418) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (291) (-236) )
                ( SETUPHOLD (negedge CE) (posedge CK) (279) (-230) )
                ( RECREM (posedge SR) (posedge CK) (0) (4) )
                ( RECREM (negedge SR) (posedge CK) (0) (4) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_114_125\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1853) (1829) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (40) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_114_125\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (288) (218) )
                    ( PORT I1 (420) (290) )
                    ( PORT I2 (720) (519) )
                    ( PORT I3 (583) (427) )
                    ( PORT I4 (415) (285) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I2 Y (387) (371) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_114_125\/FYB\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (287) (217) )
                    ( PORT I1 (864) (675) )
                    ( PORT I2 (419) (305) )
                    ( PORT I3 (421) (305) )
                    ( PORT I4 (608) (495) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_114_125\/FYC\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (955) (757) )
                    ( PORT I1 (869) (692) )
                    ( PORT I2 (742) (540) )
                    ( PORT I3 (756) (607) )
                    ( PORT I4 (1017) (840) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I2 Y (307) (277) )
                    ( IOPATH I3 Y (303) (256) )
                    ( IOPATH I4 Y (95) (99) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_114_125\/FYD\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (427) (295) )
                    ( PORT I1 (420) (290) )
                    ( PORT I2 (720) (519) )
                    ( PORT I3 (498) (393) )
                    ( PORT I4 (415) (285) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (381) (357) )
                    ( IOPATH I3 Y (377) (336) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_114_125\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_126_93\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (261) (164) )
                    ( PORT I1 (260) (164) )
                    ( PORT I2 (416) (303) )
                    ( PORT I4 (261) (164) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I2 Y (387) (371) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_126_97\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (218) (176) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_126_97\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1826) (1802) )
                    ( PORT D (184) (151) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (930) (930) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_126_97\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1826) (1802) )
                    ( PORT D (767) (666) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (928) (928) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_126_97\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1826) (1802) )
                    ( PORT D (646) (559) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (928) (928) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_126_97\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1826) (1802) )
                    ( PORT D (832) (737) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (925) (925) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (261) (-207) )
                ( RECREM (negedge SR) (posedge CK) (244) (-195) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_126_97\/FFAB\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1826) (1802) )
                    ( PORT D (599) (438) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (325) (317) )
                    ( IOPATH SR Q (1012) (1012) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (32) (23) )
                ( SETUPHOLD (negedge D) (posedge CK) (17) (33) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_126_97\/FYB\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (260) (164) )
                    ( PORT I1 (730) (548) )
                    ( PORT I2 (599) (438) )
                    ( PORT I3 (498) (367) )
                    ( PORT I4 (262) (165) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_126_97\/FYC\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (599) (479) )
                    ( PORT I1 (593) (433) )
                    ( PORT I2 (266) (165) )
                    ( PORT I3 (492) (362) )
                    ( PORT I4 (629) (455) )
                    ( IOPATH I0 Y (216) (241) )
                    ( IOPATH I1 Y (284) (283) )
                    ( IOPATH I2 Y (389) (368) )
                    ( IOPATH I3 Y (384) (348) )
                    ( IOPATH I4 Y (165) (176) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_126_97\/FYD\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (585) (431) )
                    ( PORT I1 (267) (164) )
                    ( PORT I2 (261) (164) )
                    ( PORT I3 (260) (164) )
                    ( PORT I4 (261) (164) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (381) (357) )
                    ( IOPATH I3 Y (377) (336) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_INV" )
        ( INSTANCE CLMS_126_97\/LRSPOLMUX\/V_INV )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (3644) (3557) )
                    ( IOPATH I Z (28) (28) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_126_97\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_126_101\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (220) (177) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_126_101\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1831) (1807) )
                    ( PORT D (591) (539) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (277) (-223) )
                ( SETUPHOLD (negedge CE) (posedge CK) (260) (-211) )
                ( RECREM (posedge SR) (posedge CK) (-28) (32) )
                ( RECREM (negedge SR) (posedge CK) (-24) (28) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_126_101\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (587) (450) )
                    ( PORT I1 (587) (440) )
                    ( PORT I3 (599) (453) )
                    ( PORT I4 (594) (446) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_126_101\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (37) (33) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_126_105\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (222) (177) )
                    ( IOPATH I Z (118) (128) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_126_105\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1836) (1812) )
                    ( PORT D (951) (809) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_126_105\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1836) (1812) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (-35) (95) )
                ( SETUPHOLD (negedge D) (posedge CK) (-46) (103) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_126_105\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1836) (1812) )
                    ( PORT D (340) (293) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_126_105\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1836) (1812) )
                    ( PORT D (540) (434) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_126_105\/FFCD\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1836) (1812) )
                    ( PORT D (438) (343) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (325) (317) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (32) (22) )
                ( SETUPHOLD (negedge D) (posedge CK) (17) (33) )
                ( SETUPHOLD (posedge CE) (posedge CK) (159) (-105) )
                ( SETUPHOLD (negedge CE) (posedge CK) (132) (-83) )
                ( RECREM (posedge SR) (posedge CK) (-12) (20) )
                ( RECREM (negedge SR) (posedge CK) (-8) (20) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_126_105\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (421) (308) )
                    ( PORT I1 (297) (223) )
                    ( PORT I2 (432) (303) )
                    ( PORT I3 (284) (217) )
                    ( PORT I4 (420) (290) )
                    ( IOPATH I0 Y (214) (239) )
                    ( IOPATH I1 Y (282) (281) )
                    ( IOPATH I2 Y (387) (371) )
                    ( IOPATH I3 Y (383) (351) )
                    ( IOPATH I4 Y (164) (174) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_126_105\/FYB\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (759) (617) )
                    ( PORT I1 (848) (664) )
                    ( PORT I2 (541) (410) )
                    ( PORT I3 (439) (312) )
                    ( PORT I4 (611) (453) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (382) (360) )
                    ( IOPATH I3 Y (377) (339) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_126_105\/FYD\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (921) (755) )
                    ( PORT I1 (634) (474) )
                    ( PORT I2 (580) (453) )
                    ( PORT I3 (737) (568) )
                    ( PORT I4 (452) (352) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I2 Y (381) (357) )
                    ( IOPATH I3 Y (377) (336) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_126_105\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (17) (13) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_126_109\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_126_109\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1841) (1817) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (41) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_126_109\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1841) (1817) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_126_109\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1841) (1817) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( RECREM (posedge SR) (posedge CK) (-12) (20) )
                ( RECREM (negedge SR) (posedge CK) (-12) (20) )
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (40) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_126_109\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1841) (1817) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge CE) (posedge CK) (291) (-236) )
                ( SETUPHOLD (negedge CE) (posedge CK) (279) (-230) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_126_109\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (277) (166) )
                    ( PORT I1 (264) (165) )
                    ( PORT I2 (632) (528) )
                    ( PORT I3 (734) (560) )
                    ( PORT I4 (856) (662) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (100) (98) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_126_109\/FYB\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (524) (407) )
                    ( PORT I1 (277) (166) )
                    ( PORT I2 (649) (479) )
                    ( PORT I3 (426) (313) )
                    ( PORT I4 (764) (605) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I2 Y (309) (281) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_126_109\/FYC\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (516) (391) )
                    ( PORT I1 (764) (605) )
                    ( PORT I2 (694) (558) )
                    ( PORT I3 (277) (166) )
                    ( PORT I4 (856) (662) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I2 Y (307) (277) )
                    ( IOPATH I3 Y (303) (256) )
                    ( IOPATH I4 Y (95) (99) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_126_109\/FYD\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (277) (166) )
                    ( PORT I1 (764) (605) )
                    ( PORT I2 (552) (410) )
                    ( PORT I3 (775) (590) )
                    ( PORT I4 (874) (716) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I2 Y (307) (276) )
                    ( IOPATH I3 Y (302) (255) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_126_109\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (17) (17) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_126_113\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (438) (346) )
                    ( IOPATH I Z (118) (128) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_126_113\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1846) (1822) )
                    ( PORT D (351) (291) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (67) (-12) )
                ( SETUPHOLD (negedge D) (posedge CK) (65) (-16) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_126_113\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1846) (1822) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge CE) (posedge CK) (159) (-105) )
                ( SETUPHOLD (negedge CE) (posedge CK) (132) (-83) )
                ( RECREM (posedge SR) (posedge CK) (-16) (20) )
                ( RECREM (negedge SR) (posedge CK) (-16) (20) )
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_126_113\/FYB\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (504) (344) )
                    ( PORT I1 (565) (447) )
                    ( PORT I2 (580) (425) )
                    ( PORT I3 (750) (585) )
                    ( PORT I4 (634) (490) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I2 Y (309) (281) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_126_113\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (25) (25) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_126_117\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (159) (145) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_126_117\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1851) (1827) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (41) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_126_117\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1851) (1827) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_126_117\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1851) (1827) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge CE) (posedge CK) (132) (-77) )
                ( SETUPHOLD (negedge CE) (posedge CK) (134) (-85) )
                ( RECREM (posedge SR) (posedge CK) (-12) (20) )
                ( RECREM (negedge SR) (posedge CK) (-12) (20) )
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (40) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_126_117\/FF3\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1851) (1827) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge D) (posedge CK) (36) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (33) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_126_117\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (568) (430) )
                    ( PORT I1 (665) (488) )
                    ( PORT I2 (468) (327) )
                    ( PORT I3 (628) (478) )
                    ( PORT I4 (798) (628) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (100) (98) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_126_117\/FYB\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (665) (488) )
                    ( PORT I1 (700) (507) )
                    ( PORT I2 (264) (165) )
                    ( PORT I3 (468) (327) )
                    ( PORT I4 (666) (551) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I2 Y (309) (281) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_126_117\/FYC\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (665) (488) )
                    ( PORT I1 (433) (301) )
                    ( PORT I2 (700) (507) )
                    ( PORT I3 (468) (327) )
                    ( PORT I4 (798) (628) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I2 Y (307) (277) )
                    ( IOPATH I3 Y (303) (256) )
                    ( IOPATH I4 Y (95) (99) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_126_117\/FYD\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (337) (239) )
                    ( PORT I1 (665) (488) )
                    ( PORT I2 (700) (507) )
                    ( PORT I3 (424) (292) )
                    ( PORT I4 (798) (628) )
                    ( IOPATH I0 Y (137) (150) )
                    ( IOPATH I1 Y (202) (191) )
                    ( IOPATH I2 Y (307) (276) )
                    ( IOPATH I3 Y (302) (255) )
                    ( IOPATH I4 Y (102) (108) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_126_117\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (17) (17) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_126_121\/CEMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_126_121\/FF0\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1856) (1832) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( SETUPHOLD (posedge D) (posedge CK) (44) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (41) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_126_121\/FF1\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1856) (1832) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge D) (posedge CK) (35) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (32) (25) )
                ( SETUPHOLD (posedge CE) (posedge CK) (25) (25) )
                ( SETUPHOLD (negedge CE) (posedge CK) (25) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
                ( RECREM (posedge SR) (posedge CK) (25) (25) )
                ( RECREM (negedge SR) (posedge CK) (25) (25) )
            )
    )

    ( CELL
        ( CELLTYPE "V_FFASYN" )
        ( INSTANCE CLMS_126_121\/FF2\/FF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CE (0) (0) )
                    ( PORT CK (1856) (1832) )
                    ( PORT D (0) (0) )
                    ( PORT SR (0) (0) )
                    ( IOPATH CK Q (261) (258) )
                    ( IOPATH SR Q (0) (0) )
                )
            )
            ( TIMINGCHECK 
                ( SETUPHOLD (posedge CE) (posedge CK) (291) (-236) )
                ( SETUPHOLD (negedge CE) (posedge CK) (279) (-230) )
                ( RECREM (posedge SR) (posedge CK) (0) (4) )
                ( RECREM (negedge SR) (posedge CK) (0) (4) )
                ( SETUPHOLD (posedge D) (posedge CK) (45) (25) )
                ( SETUPHOLD (negedge D) (posedge CK) (40) (25) )
                ( WIDTH  (posedge CK) (620) )
                ( WIDTH  (negedge CK) (620) )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_126_121\/FYA\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (800) (594) )
                    ( PORT I1 (651) (463) )
                    ( PORT I2 (436) (346) )
                    ( PORT I3 (629) (461) )
                    ( PORT I4 (815) (659) )
                    ( IOPATH I0 Y (136) (150) )
                    ( IOPATH I1 Y (201) (191) )
                    ( IOPATH I2 Y (305) (281) )
                    ( IOPATH I3 Y (301) (261) )
                    ( IOPATH I4 Y (92) (98) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_126_121\/FYB\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (754) (590) )
                    ( PORT I1 (651) (463) )
                    ( PORT I2 (477) (350) )
                    ( PORT I3 (629) (461) )
                    ( PORT I4 (815) (659) )
                    ( IOPATH I0 Y (139) (152) )
                    ( IOPATH I1 Y (203) (192) )
                    ( IOPATH I2 Y (309) (281) )
                    ( IOPATH I3 Y (304) (260) )
                    ( IOPATH I4 Y (104) (109) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_126_121\/FYC\/FYS )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (498) (373) )
                    ( PORT I1 (815) (659) )
                    ( PORT I2 (518) (375) )
                    ( PORT I3 (338) (254) )
                    ( PORT I4 (852) (643) )
                    ( IOPATH I0 Y (138) (151) )
                    ( IOPATH I1 Y (203) (191) )
                    ( IOPATH I2 Y (307) (277) )
                    ( IOPATH I3 Y (303) (256) )
                    ( IOPATH I4 Y (95) (99) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_LUT5" )
        ( INSTANCE CLMS_126_121\/FYD\/FYSC )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (427) (295) )
                    ( PORT I1 (263) (164) )
                    ( PORT I3 (344) (262) )
                    ( PORT I4 (262) (164) )
                    ( IOPATH I0 Y (209) (230) )
                    ( IOPATH I1 Y (276) (271) )
                    ( IOPATH I3 Y (377) (336) )
                    ( IOPATH I4 Y (169) (179) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE CLMS_126_121\/RSMUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_IBUF" )
        ( INSTANCE IOBD_0_238\/ibuf )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I O (2147) (2257) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_IBUF" )
        ( INSTANCE IOBD_0_298\/ibuf )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I O (1100) (1200) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_IBUF" )
        ( INSTANCE IOBD_152_78\/ibuf )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I O (1100) (1200) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_IBUF" )
        ( INSTANCE IOBD_152_82\/ibuf )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I O (1100) (1200) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_IBUF" )
        ( INSTANCE IOBD_152_86\/ibuf )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I O (1100) (1200) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OBUFT" )
        ( INSTANCE IOBD_152_90\/obuft )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( PORT T (0) (0) )
                    ( IOPATH I O (2248) (2788) )
                    ( IOPATH T O (2248) (2788) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OBUFT" )
        ( INSTANCE IOBD_152_102\/obuft )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( PORT T (0) (0) )
                    ( IOPATH I O (2248) (2788) )
                    ( IOPATH T O (2248) (2788) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OBUFT" )
        ( INSTANCE IOBD_152_106\/obuft )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( PORT T (0) (0) )
                    ( IOPATH I O (2248) (2788) )
                    ( IOPATH T O (2248) (2788) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OBUF" )
        ( INSTANCE IOBD_152_362\/obuf )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I O (2248) (2788) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_IBUF" )
        ( INSTANCE IOBR_152_85\/ibuf )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I O (1100) (1200) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_IBUF" )
        ( INSTANCE IOBS_0_237\/ibuf )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I O (2147) (2257) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_IBUF" )
        ( INSTANCE IOBS_152_77\/ibuf )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I O (1100) (1200) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_IBUF" )
        ( INSTANCE IOBS_152_81\/ibuf )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I O (1100) (1200) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OBUFT" )
        ( INSTANCE IOBS_152_89\/obuft )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( PORT T (0) (0) )
                    ( IOPATH I O (2248) (2788) )
                    ( IOPATH T O (2248) (2788) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OBUFT" )
        ( INSTANCE IOBS_152_101\/obuft )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( PORT T (0) (0) )
                    ( IOPATH I O (2248) (2788) )
                    ( IOPATH T O (2248) (2788) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OBUFT" )
        ( INSTANCE IOBS_152_105\/obuft )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( PORT T (0) (0) )
                    ( IOPATH I O (2248) (2788) )
                    ( IOPATH T O (2248) (2788) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_237\/IN_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (111) (112) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_238\/IN_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (111) (112) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_7_298\/ntDI )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (67) (66) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_151_77\/ntDI )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (67) (66) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_ISERDES" )
        ( INSTANCE IOL_151_78\/IDDR\/V_ISERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI (0) (0) )
                    ( PORT ICLK (1904) (1889) )
                    ( PORT RCLK (1904) (1889) )
                    ( PORT RST (488) (423) )
                    ( IOPATH RCLK DO (193) (196) )
                    ( IOPATH RST DO (391) (391) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
                ( RECREM (posedge RST) (posedge RCLK) (241) (-173) )
                ( RECREM (negedge RST) (posedge RCLK) (220) (-155) )
                ( SETUPHOLD (posedge DI) (posedge RCLK) (34) (106) )
                ( SETUPHOLD (negedge DI) (posedge RCLK) (8) (127) )
                ( SETUPHOLD (posedge DI) (negedge RCLK) (34) (106) )
                ( SETUPHOLD (negedge DI) (negedge RCLK) (8) (127) )
                ( WIDTH  (posedge ICLK) (1517) )
                ( WIDTH  (negedge ICLK) (1517) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_151_78\/IN_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_ISERDES" )
        ( INSTANCE IOL_151_81\/IDDR\/V_ISERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI (0) (0) )
                    ( PORT ICLK (1909) (1894) )
                    ( PORT RCLK (1909) (1894) )
                    ( PORT RST (646) (551) )
                    ( IOPATH RCLK DO (193) (196) )
                    ( IOPATH RST DO (391) (391) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
                ( RECREM (posedge RST) (posedge RCLK) (241) (-173) )
                ( RECREM (negedge RST) (posedge RCLK) (220) (-155) )
                ( SETUPHOLD (posedge DI) (posedge RCLK) (34) (106) )
                ( SETUPHOLD (negedge DI) (posedge RCLK) (8) (127) )
                ( SETUPHOLD (posedge DI) (negedge RCLK) (34) (106) )
                ( SETUPHOLD (negedge DI) (negedge RCLK) (8) (127) )
                ( WIDTH  (posedge ICLK) (1517) )
                ( WIDTH  (negedge ICLK) (1517) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_151_81\/IN_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_ISERDES" )
        ( INSTANCE IOL_151_82\/IDDR\/V_ISERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI (0) (0) )
                    ( PORT ICLK (1909) (1894) )
                    ( PORT RCLK (1909) (1894) )
                    ( PORT RST (646) (551) )
                    ( IOPATH RCLK DO (193) (196) )
                    ( IOPATH RST DO (391) (391) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
                ( RECREM (posedge RST) (posedge RCLK) (241) (-173) )
                ( RECREM (negedge RST) (posedge RCLK) (220) (-155) )
                ( SETUPHOLD (posedge DI) (posedge RCLK) (34) (106) )
                ( SETUPHOLD (negedge DI) (posedge RCLK) (8) (127) )
                ( SETUPHOLD (posedge DI) (negedge RCLK) (34) (106) )
                ( SETUPHOLD (negedge DI) (negedge RCLK) (8) (127) )
                ( WIDTH  (posedge ICLK) (1517) )
                ( WIDTH  (negedge ICLK) (1517) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_151_82\/IN_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_ISERDES" )
        ( INSTANCE IOL_151_85\/IDDR\/V_ISERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI (0) (0) )
                    ( PORT ICLK (1914) (1899) )
                    ( PORT RCLK (1914) (1899) )
                    ( PORT RST (650) (562) )
                    ( IOPATH RCLK DO (193) (196) )
                    ( IOPATH RST DO (391) (391) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
                ( RECREM (posedge RST) (posedge RCLK) (241) (-173) )
                ( RECREM (negedge RST) (posedge RCLK) (220) (-155) )
                ( SETUPHOLD (posedge DI) (posedge RCLK) (34) (106) )
                ( SETUPHOLD (negedge DI) (posedge RCLK) (8) (127) )
                ( SETUPHOLD (posedge DI) (negedge RCLK) (34) (106) )
                ( SETUPHOLD (negedge DI) (negedge RCLK) (8) (127) )
                ( WIDTH  (posedge ICLK) (1517) )
                ( WIDTH  (negedge ICLK) (1517) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_151_85\/IN_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_ISERDES" )
        ( INSTANCE IOL_151_86\/IDDR\/V_ISERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI (0) (0) )
                    ( PORT ICLK (1914) (1899) )
                    ( PORT RCLK (1914) (1899) )
                    ( PORT RST (650) (562) )
                    ( IOPATH RCLK DO (193) (196) )
                    ( IOPATH RST DO (391) (391) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
                ( RECREM (posedge RST) (posedge RCLK) (241) (-173) )
                ( RECREM (negedge RST) (posedge RCLK) (220) (-155) )
                ( SETUPHOLD (posedge DI) (posedge RCLK) (34) (106) )
                ( SETUPHOLD (negedge DI) (posedge RCLK) (8) (127) )
                ( SETUPHOLD (posedge DI) (negedge RCLK) (34) (106) )
                ( SETUPHOLD (negedge DI) (negedge RCLK) (8) (127) )
                ( WIDTH  (posedge ICLK) (1517) )
                ( WIDTH  (negedge ICLK) (1517) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_151_86\/IN_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE IOL_151_89\/MIPI_OUT\/V_MUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OSERDES" )
        ( INSTANCE IOL_151_89\/ODDR\/V_OSERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI[0] (937) (806) )
                    ( PORT DI[1] (937) (806) )
                    ( PORT DI[7] (711) (591) )
                    ( PORT OCLK (1919) (1904) )
                    ( PORT RCLK (1919) (1904) )
                    ( PORT RST (780) (705) )
                    ( PORT SERCLK (0) (0) )
                    ( PORT TI[0] (720) (587) )
                    ( IOPATH RCLK DO (463) (480) )
                    ( IOPATH RCLK DO (463) (480) )
                    ( IOPATH RCLK TO (432) (422) )
                    ( IOPATH RST DO (397) (397) )
                    ( IOPATH RST TO (401) (401) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge OCLK) (1517) )
                ( WIDTH  (negedge OCLK) (1517) )
                ( RECREM (posedge RST) (posedge RCLK) (241) (45) )
                ( RECREM (negedge RST) (posedge RCLK) (220) (65) )
                ( SETUPHOLD (posedge TI) (posedge RCLK) (163) (-113) )
                ( SETUPHOLD (negedge TI) (posedge RCLK) (125) (-93) )
                ( SETUPHOLD (posedge DI) (posedge RCLK) (156) (-106) )
                ( SETUPHOLD (negedge DI) (posedge RCLK) (123) (-91) )
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
                ( WIDTH  (posedge SERCLK) (0) )
                ( WIDTH  (negedge SERCLK) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_151_89\/OUTPUT_DATA_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_151_89\/OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_151_89\/TO_OUT_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE IOL_151_90\/MIPI_OUT\/V_MUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OSERDES" )
        ( INSTANCE IOL_151_90\/ODDR\/V_OSERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI[0] (822) (657) )
                    ( PORT DI[1] (690) (608) )
                    ( PORT DI[7] (690) (597) )
                    ( PORT OCLK (1919) (1904) )
                    ( PORT RCLK (1919) (1904) )
                    ( PORT RST (646) (610) )
                    ( PORT SERCLK (0) (0) )
                    ( PORT TI[0] (683) (585) )
                    ( IOPATH RCLK DO (463) (480) )
                    ( IOPATH RCLK DO (463) (480) )
                    ( IOPATH RCLK TO (432) (422) )
                    ( IOPATH RST DO (397) (397) )
                    ( IOPATH RST TO (401) (401) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge OCLK) (1517) )
                ( WIDTH  (negedge OCLK) (1517) )
                ( RECREM (posedge RST) (posedge RCLK) (241) (45) )
                ( RECREM (negedge RST) (posedge RCLK) (220) (65) )
                ( SETUPHOLD (posedge TI) (posedge RCLK) (163) (-113) )
                ( SETUPHOLD (negedge TI) (posedge RCLK) (125) (-93) )
                ( SETUPHOLD (posedge DI) (posedge RCLK) (156) (-106) )
                ( SETUPHOLD (negedge DI) (posedge RCLK) (123) (-91) )
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
                ( WIDTH  (posedge SERCLK) (0) )
                ( WIDTH  (negedge SERCLK) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_151_90\/OUTPUT_DATA_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_151_90\/OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_151_90\/TO_OUT_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE IOL_151_101\/MIPI_OUT\/V_MUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OSERDES" )
        ( INSTANCE IOL_151_101\/ODDR\/V_OSERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI[0] (1237) (1055) )
                    ( PORT DI[1] (1199) (1038) )
                    ( PORT DI[7] (698) (576) )
                    ( PORT OCLK (1934) (1919) )
                    ( PORT RCLK (1934) (1919) )
                    ( PORT RST (795) (675) )
                    ( PORT SERCLK (0) (0) )
                    ( PORT TI[0] (704) (587) )
                    ( IOPATH RCLK DO (463) (480) )
                    ( IOPATH RCLK DO (463) (480) )
                    ( IOPATH RCLK TO (432) (422) )
                    ( IOPATH RST DO (397) (397) )
                    ( IOPATH RST TO (401) (401) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge OCLK) (1517) )
                ( WIDTH  (negedge OCLK) (1517) )
                ( RECREM (posedge RST) (posedge RCLK) (241) (45) )
                ( RECREM (negedge RST) (posedge RCLK) (220) (65) )
                ( SETUPHOLD (posedge TI) (posedge RCLK) (163) (-113) )
                ( SETUPHOLD (negedge TI) (posedge RCLK) (125) (-93) )
                ( SETUPHOLD (posedge DI) (posedge RCLK) (156) (-106) )
                ( SETUPHOLD (negedge DI) (posedge RCLK) (123) (-91) )
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
                ( WIDTH  (posedge SERCLK) (0) )
                ( WIDTH  (negedge SERCLK) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_151_101\/OUTPUT_DATA_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_151_101\/OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_151_101\/TO_OUT_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE IOL_151_102\/MIPI_OUT\/V_MUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OSERDES" )
        ( INSTANCE IOL_151_102\/ODDR\/V_OSERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI[0] (1229) (1042) )
                    ( PORT DI[1] (1192) (1013) )
                    ( PORT DI[7] (840) (663) )
                    ( PORT OCLK (1934) (1919) )
                    ( PORT RCLK (1934) (1919) )
                    ( PORT RST (795) (675) )
                    ( PORT SERCLK (0) (0) )
                    ( PORT TI[0] (869) (759) )
                    ( IOPATH RCLK DO (463) (480) )
                    ( IOPATH RCLK DO (463) (480) )
                    ( IOPATH RCLK TO (432) (422) )
                    ( IOPATH RST DO (397) (397) )
                    ( IOPATH RST TO (401) (401) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge OCLK) (1517) )
                ( WIDTH  (negedge OCLK) (1517) )
                ( RECREM (posedge RST) (posedge RCLK) (241) (45) )
                ( RECREM (negedge RST) (posedge RCLK) (220) (65) )
                ( SETUPHOLD (posedge TI) (posedge RCLK) (163) (-113) )
                ( SETUPHOLD (negedge TI) (posedge RCLK) (125) (-93) )
                ( SETUPHOLD (posedge DI) (posedge RCLK) (156) (-106) )
                ( SETUPHOLD (negedge DI) (posedge RCLK) (123) (-91) )
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
                ( WIDTH  (posedge SERCLK) (0) )
                ( WIDTH  (negedge SERCLK) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_151_102\/OUTPUT_DATA_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_151_102\/OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_151_102\/TO_OUT_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE IOL_151_105\/MIPI_OUT\/V_MUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OSERDES" )
        ( INSTANCE IOL_151_105\/ODDR\/V_OSERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI[0] (1317) (1098) )
                    ( PORT DI[1] (1194) (1014) )
                    ( PORT DI[7] (564) (462) )
                    ( PORT OCLK (1939) (1924) )
                    ( PORT RCLK (1939) (1924) )
                    ( PORT RST (651) (562) )
                    ( PORT SERCLK (0) (0) )
                    ( PORT TI[0] (718) (618) )
                    ( IOPATH RCLK DO (463) (480) )
                    ( IOPATH RCLK DO (463) (480) )
                    ( IOPATH RCLK TO (432) (422) )
                    ( IOPATH RST DO (397) (397) )
                    ( IOPATH RST TO (401) (401) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge OCLK) (1517) )
                ( WIDTH  (negedge OCLK) (1517) )
                ( RECREM (posedge RST) (posedge RCLK) (241) (45) )
                ( RECREM (negedge RST) (posedge RCLK) (220) (65) )
                ( SETUPHOLD (posedge TI) (posedge RCLK) (163) (-113) )
                ( SETUPHOLD (negedge TI) (posedge RCLK) (125) (-93) )
                ( SETUPHOLD (posedge DI) (posedge RCLK) (156) (-106) )
                ( SETUPHOLD (negedge DI) (posedge RCLK) (123) (-91) )
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
                ( WIDTH  (posedge SERCLK) (0) )
                ( WIDTH  (negedge SERCLK) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_151_105\/OUTPUT_DATA_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_151_105\/OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_151_105\/TO_OUT_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE IOL_151_106\/MIPI_OUT\/V_MUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( PORT I1 (0) (0) )
                    ( IOPATH I0 Z (0) (0) )
                    ( IOPATH I1 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_OSERDES" )
        ( INSTANCE IOL_151_106\/ODDR\/V_OSERDES )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT DI[0] (1151) (976) )
                    ( PORT DI[1] (1231) (1050) )
                    ( PORT DI[7] (695) (550) )
                    ( PORT OCLK (1939) (1924) )
                    ( PORT RCLK (1939) (1924) )
                    ( PORT RST (651) (562) )
                    ( PORT SERCLK (0) (0) )
                    ( PORT TI[0] (695) (550) )
                    ( IOPATH RCLK DO (463) (480) )
                    ( IOPATH RCLK DO (463) (480) )
                    ( IOPATH RCLK TO (432) (422) )
                    ( IOPATH RST DO (397) (397) )
                    ( IOPATH RST TO (401) (401) )
                )
            )
            ( TIMINGCHECK 
                ( WIDTH  (posedge OCLK) (1517) )
                ( WIDTH  (negedge OCLK) (1517) )
                ( RECREM (posedge RST) (posedge RCLK) (241) (45) )
                ( RECREM (negedge RST) (posedge RCLK) (220) (65) )
                ( SETUPHOLD (posedge TI) (posedge RCLK) (163) (-113) )
                ( SETUPHOLD (negedge TI) (posedge RCLK) (125) (-93) )
                ( SETUPHOLD (posedge DI) (posedge RCLK) (156) (-106) )
                ( SETUPHOLD (negedge DI) (posedge RCLK) (123) (-91) )
                ( WIDTH  (posedge RCLK) (1517) )
                ( WIDTH  (negedge RCLK) (1517) )
                ( WIDTH  (posedge SERCLK) (0) )
                ( WIDTH  (negedge SERCLK) (0) )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_151_106\/OUTPUT_DATA_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_151_106\/OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_151_106\/TO_OUT_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_MUX2" )
        ( INSTANCE IOL_151_362\/MIPI_OUT\/V_MUX2 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I0 (0) (0) )
                    ( IOPATH I0 Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_151_362\/OUTPUT_DATA_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (415) (303) )
                    ( IOPATH I Z (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_BUF" )
        ( INSTANCE IOL_151_362\/OUT_DELSEL_MUX\/V_BUF )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT I (0) (0) )
                    ( IOPATH I Z (128) (122) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_PLL_E1" )
        ( INSTANCE PLL_82_71\/V_PLL_E1 )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CLKFB (2020) (2044) )
                    ( PORT CLKIN1 (194) (233) )
                    ( PORT CLKIN2 (631) (592) )
                    ( PORT CLKIN_SEL (486) (352) )
                    ( PORT CLKIN_SEL_EN (486) (352) )
                    ( PORT CLKOUT0_EXT_SYN (486) (352) )
                    ( PORT CLKOUT0_SYN (354) (275) )
                    ( PORT CLKOUT1_SYN (476) (359) )
                    ( PORT CLKOUT2_SYN (443) (397) )
                    ( PORT CLKOUT3_SYN (672) (526) )
                    ( PORT CLKOUT4_SYN (402) (339) )
                    ( PORT CLKOUT5_SYN (699) (551) )
                    ( PORT CPHASE0[0] (298) (226) )
                    ( PORT CPHASE0[1] (486) (352) )
                    ( PORT CPHASE0[2] (689) (590) )
                    ( PORT CPHASE0[3] (604) (512) )
                    ( PORT CPHASE0[4] (486) (352) )
                    ( PORT CPHASE0[5] (354) (275) )
                    ( PORT CPHASE0[6] (486) (352) )
                    ( PORT CPHASE0[7] (441) (364) )
                    ( PORT CPHASE0[8] (486) (352) )
                    ( PORT CPHASE0[9] (476) (359) )
                    ( PORT CPHASE1[0] (699) (551) )
                    ( PORT CPHASE1[1] (699) (551) )
                    ( PORT CPHASE1[2] (672) (526) )
                    ( PORT CPHASE1[3] (699) (551) )
                    ( PORT CPHASE1[4] (699) (551) )
                    ( PORT CPHASE1[5] (452) (359) )
                    ( PORT CPHASE1[6] (699) (551) )
                    ( PORT CPHASE1[7] (699) (551) )
                    ( PORT CPHASE1[8] (699) (551) )
                    ( PORT CPHASE1[9] (699) (551) )
                    ( PORT CPHASE2[0] (699) (551) )
                    ( PORT CPHASE2[1] (699) (551) )
                    ( PORT CPHASE2[2] (699) (551) )
                    ( PORT CPHASE2[3] (672) (526) )
                    ( PORT CPHASE2[4] (449) (351) )
                    ( PORT CPHASE2[5] (699) (551) )
                    ( PORT CPHASE2[6] (699) (551) )
                    ( PORT CPHASE2[7] (672) (526) )
                    ( PORT CPHASE2[8] (699) (551) )
                    ( PORT CPHASE2[9] (699) (551) )
                    ( PORT CPHASE3[0] (576) (505) )
                    ( PORT CPHASE3[1] (544) (413) )
                    ( PORT CPHASE3[2] (699) (551) )
                    ( PORT CPHASE3[3] (568) (463) )
                    ( PORT CPHASE3[4] (568) (463) )
                    ( PORT CPHASE3[5] (540) (449) )
                    ( PORT CPHASE3[6] (627) (538) )
                    ( PORT CPHASE3[7] (672) (526) )
                    ( PORT CPHASE3[8] (699) (551) )
                    ( PORT CPHASE3[9] (449) (351) )
                    ( PORT CPHASE4[0] (394) (343) )
                    ( PORT CPHASE4[1] (476) (359) )
                    ( PORT CPHASE4[2] (672) (526) )
                    ( PORT CPHASE4[3] (476) (359) )
                    ( PORT CPHASE4[4] (672) (526) )
                    ( PORT CPHASE4[5] (476) (359) )
                    ( PORT CPHASE4[6] (672) (526) )
                    ( PORT CPHASE4[7] (394) (343) )
                    ( PORT CPHASE4[8] (476) (359) )
                    ( PORT CPHASE4[9] (672) (526) )
                    ( PORT DUTY0[0] (486) (352) )
                    ( PORT DUTY0[1] (504) (427) )
                    ( PORT DUTY0[2] (486) (352) )
                    ( PORT DUTY0[3] (394) (343) )
                    ( PORT DUTY0[4] (604) (512) )
                    ( PORT DUTY0[5] (486) (352) )
                    ( PORT DUTY0[6] (486) (352) )
                    ( PORT DUTY0[7] (507) (422) )
                    ( PORT DUTY0[8] (476) (359) )
                    ( PORT DUTY0[9] (476) (359) )
                    ( PORT DUTY1[0] (699) (551) )
                    ( PORT DUTY1[1] (526) (411) )
                    ( PORT DUTY1[2] (699) (551) )
                    ( PORT DUTY1[3] (540) (449) )
                    ( PORT DUTY1[4] (476) (359) )
                    ( PORT DUTY1[5] (476) (359) )
                    ( PORT DUTY1[6] (699) (551) )
                    ( PORT DUTY1[7] (699) (551) )
                    ( PORT DUTY1[8] (699) (551) )
                    ( PORT DUTY1[9] (453) (355) )
                    ( PORT DUTY2[0] (486) (352) )
                    ( PORT DUTY2[1] (672) (526) )
                    ( PORT DUTY2[2] (672) (526) )
                    ( PORT DUTY2[3] (699) (551) )
                    ( PORT DUTY2[4] (699) (551) )
                    ( PORT DUTY2[5] (699) (551) )
                    ( PORT DUTY2[6] (699) (551) )
                    ( PORT DUTY2[7] (699) (551) )
                    ( PORT DUTY2[8] (699) (551) )
                    ( PORT DUTY2[9] (672) (526) )
                    ( PORT DUTY3[0] (672) (526) )
                    ( PORT DUTY3[1] (486) (352) )
                    ( PORT DUTY3[2] (544) (413) )
                    ( PORT DUTY3[3] (298) (226) )
                    ( PORT DUTY3[4] (486) (352) )
                    ( PORT DUTY3[5] (672) (526) )
                    ( PORT DUTY3[6] (455) (348) )
                    ( PORT DUTY3[7] (486) (352) )
                    ( PORT DUTY3[8] (672) (526) )
                    ( PORT DUTY3[9] (699) (551) )
                    ( PORT DUTY4[0] (343) (271) )
                    ( PORT DUTY4[1] (394) (343) )
                    ( PORT DUTY4[2] (486) (352) )
                    ( PORT DUTY4[3] (486) (352) )
                    ( PORT DUTY4[4] (298) (226) )
                    ( PORT DUTY4[5] (486) (352) )
                    ( PORT DUTY4[6] (486) (352) )
                    ( PORT DUTY4[7] (343) (271) )
                    ( PORT DUTY4[8] (354) (275) )
                    ( PORT DUTY4[9] (486) (352) )
                    ( PORT PFDEN (402) (339) )
                    ( PORT PHASE0[0] (476) (359) )
                    ( PORT PHASE0[1] (486) (352) )
                    ( PORT PHASE0[2] (486) (352) )
                    ( PORT PHASE1[0] (699) (551) )
                    ( PORT PHASE1[1] (699) (551) )
                    ( PORT PHASE1[2] (699) (551) )
                    ( PORT PHASE2[0] (699) (551) )
                    ( PORT PHASE2[1] (616) (538) )
                    ( PORT PHASE2[2] (655) (563) )
                    ( PORT PHASE3[0] (699) (551) )
                    ( PORT PHASE3[1] (616) (538) )
                    ( PORT PHASE3[2] (655) (563) )
                    ( PORT PHASE4[0] (476) (359) )
                    ( PORT PHASE4[1] (394) (343) )
                    ( PORT PHASE4[2] (394) (343) )
                    ( PORT RATIO0[0] (672) (526) )
                    ( PORT RATIO0[1] (273) (250) )
                    ( PORT RATIO0[2] (218) (209) )
                    ( PORT RATIO0[3] (402) (339) )
                    ( PORT RATIO0[4] (486) (352) )
                    ( PORT RATIO0[5] (486) (352) )
                    ( PORT RATIO0[6] (486) (352) )
                    ( PORT RATIO0[7] (433) (368) )
                    ( PORT RATIO0[8] (476) (359) )
                    ( PORT RATIO0[9] (476) (359) )
                    ( PORT RATIO1[0] (588) (513) )
                    ( PORT RATIO1[1] (526) (411) )
                    ( PORT RATIO1[2] (526) (411) )
                    ( PORT RATIO1[3] (672) (526) )
                    ( PORT RATIO1[4] (672) (526) )
                    ( PORT RATIO1[5] (568) (463) )
                    ( PORT RATIO1[6] (485) (449) )
                    ( PORT RATIO1[7] (449) (351) )
                    ( PORT RATIO1[8] (453) (355) )
                    ( PORT RATIO1[9] (699) (551) )
                    ( PORT RATIO2[0] (546) (415) )
                    ( PORT RATIO2[1] (699) (551) )
                    ( PORT RATIO2[2] (476) (359) )
                    ( PORT RATIO2[3] (374) (323) )
                    ( PORT RATIO2[4] (672) (526) )
                    ( PORT RATIO2[5] (672) (526) )
                    ( PORT RATIO2[6] (672) (526) )
                    ( PORT RATIO2[7] (672) (526) )
                    ( PORT RATIO2[8] (672) (526) )
                    ( PORT RATIO2[9] (616) (538) )
                    ( PORT RATIO3[0] (452) (359) )
                    ( PORT RATIO3[1] (672) (526) )
                    ( PORT RATIO3[2] (476) (359) )
                    ( PORT RATIO3[3] (476) (359) )
                    ( PORT RATIO3[4] (540) (449) )
                    ( PORT RATIO3[5] (672) (526) )
                    ( PORT RATIO3[6] (476) (359) )
                    ( PORT RATIO3[7] (672) (526) )
                    ( PORT RATIO3[8] (453) (355) )
                    ( PORT RATIO3[9] (699) (551) )
                    ( PORT RATIO4[0] (476) (359) )
                    ( PORT RATIO4[1] (476) (359) )
                    ( PORT RATIO4[2] (476) (359) )
                    ( PORT RATIO4[3] (476) (359) )
                    ( PORT RATIO4[4] (476) (359) )
                    ( PORT RATIO4[5] (476) (359) )
                    ( PORT RATIO4[6] (476) (359) )
                    ( PORT RATIO4[7] (476) (359) )
                    ( PORT RATIO4[8] (672) (526) )
                    ( PORT RATIO4[9] (699) (551) )
                    ( PORT RATIOF[0] (441) (364) )
                    ( PORT RATIOF[1] (672) (526) )
                    ( PORT RATIOF[2] (672) (526) )
                    ( PORT RATIOF[3] (672) (526) )
                    ( PORT RATIOF[4] (588) (513) )
                    ( PORT RATIOF[5] (476) (359) )
                    ( PORT RATIOF[6] (402) (339) )
                    ( PORT RATIOF[7] (476) (359) )
                    ( PORT RATIOF[8] (486) (352) )
                    ( PORT RATIOF[9] (476) (359) )
                    ( PORT RATIOI[0] (486) (352) )
                    ( PORT RATIOI[1] (486) (352) )
                    ( PORT RATIOI[2] (486) (352) )
                    ( PORT RATIOI[3] (486) (352) )
                    ( PORT RATIOI[4] (486) (352) )
                    ( PORT RATIOI[5] (486) (352) )
                    ( PORT RATIOI[6] (476) (359) )
                    ( PORT RATIOI[7] (486) (352) )
                    ( PORT RATIOI[8] (486) (352) )
                    ( PORT RATIOI[9] (486) (352) )
                    ( PORT RST (441) (364) )
                    ( PORT RSTODIV_PHASE (441) (364) )
                    ( IOPATH CLKIN1 CLKOUT0 (521) (521) )
                    ( IOPATH CLKIN2 CLKOUT0 (521) (521) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_USCM" )
        ( INSTANCE USCM_74_104\/V_USCM )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CLK0 (477) (485) )
                    ( IOPATH CLK0 CLKOUT (0) (0) )
                )
            )
    )

    ( CELL
        ( CELLTYPE "V_USCM" )
        ( INSTANCE USCM_74_105\/V_USCM )
            ( DELAY 
                ( ABSOLUTE 
                    ( PORT CLK0 (1304) (1310) )
                    ( IOPATH CLK0 CLKOUT (0) (0) )
                )
            )
    )

)
