// Seed: 1632030703
module module_0 (
    input wor id_0,
    input supply1 id_1,
    input uwire id_2,
    input supply0 id_3,
    input tri0 id_4,
    input tri0 id_5,
    input wire id_6,
    output wire id_7,
    input wor id_8,
    input tri1 id_9,
    input tri1 id_10,
    input supply0 id_11,
    input tri1 id_12,
    output wor id_13,
    output supply0 id_14,
    input tri0 module_0,
    output supply0 id_16,
    input wor id_17,
    output wand id_18,
    input wire id_19,
    output tri0 id_20,
    input wand id_21,
    input tri1 id_22,
    output tri0 id_23,
    input wand id_24,
    output tri0 id_25,
    output tri id_26,
    output wire id_27,
    input tri id_28,
    input tri0 id_29,
    output uwire id_30,
    output tri0 id_31,
    input wire id_32,
    input uwire id_33,
    output tri0 id_34,
    input tri1 id_35
);
  assign id_16 = id_1 == id_24;
  wire id_37;
endmodule
module module_1 (
    input supply1 id_0,
    input tri0 id_1,
    output wire id_2,
    input wire id_3,
    input wire id_4,
    input wor id_5,
    input supply1 id_6,
    inout tri id_7,
    output tri1 id_8,
    output tri id_9,
    input wire id_10,
    output wire id_11,
    input tri1 id_12,
    input tri id_13,
    output tri0 id_14
);
  tri id_16 = id_10 <= id_1;
  module_0 modCall_1 (
      id_6,
      id_10,
      id_10,
      id_5,
      id_1,
      id_3,
      id_5,
      id_9,
      id_0,
      id_3,
      id_12,
      id_6,
      id_6,
      id_11,
      id_2,
      id_1,
      id_9,
      id_3,
      id_8,
      id_7,
      id_8,
      id_13,
      id_7,
      id_7,
      id_7,
      id_2,
      id_14,
      id_2,
      id_0,
      id_12,
      id_2,
      id_9,
      id_3,
      id_5,
      id_8,
      id_10
  );
  assign modCall_1.id_2 = 0;
endmodule
