#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Tue Apr 04 14:32:26 2017
# Process ID: 8996
# Current directory: C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19384 C:\Users\Utilizador\Desktop\Universidade\4_ano\2_semestre\CR\Praticas\Aula6\Ex4\Ex4.xpr
# Log file: C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex4/vivado.log
# Journal file: C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex4/Ex4.xpr
open_bd_design {C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex4/Ex4.srcs/sources_1/bd/design_1/design_1.bd}
create_project meu_ex5 C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/meu_ex5 -part xc7a100tcsg324-1
set_property target_language VHDL [current_project]
import_files -fileset constrs_1 -force -norecurse C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Nexys4_Master.xdc
current_project Ex4
close_project
create_bd_design "design_1"
set_property  ip_repo_paths  C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/ips [current_project]
update_ip_catalog
open_bd_design {C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/meu_ex5/meu_ex5.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:max_min_keypad:1.0 max_min_keypad_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_0
endgroup
set_property location {1 23 -213} [get_bd_cells blk_mem_gen_0]
set_property location {2 315 -261} [get_bd_cells max_min_keypad_0]
startgroup
set_property -dict [list CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {16} CONFIG.Enable_A {Always_Enabled} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex4/coe/aula6_ex1.coe} CONFIG.use_bram_block {Stand_Alone} CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Read_Width_A {8} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Use_RSTA_Pin {false}] [get_bd_cells blk_mem_gen_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:c_counter_binary:12.0 c_counter_binary_0
endgroup
set_property location {0.5 -43 -194} [get_bd_cells c_counter_binary_0]
set_property -dict [list CONFIG.Output_Width {4}] [get_bd_cells c_counter_binary_0]
connect_bd_net [get_bd_pins c_counter_binary_0/Q] [get_bd_pins blk_mem_gen_0/addra]
set_property location {1.5 -2 -189} [get_bd_cells c_counter_binary_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:clock_divider:1.0 clock_divider_0
endgroup
set_property location {0.5 -109 -238} [get_bd_cells clock_divider_0]
set_property location {2 104 -126} [get_bd_cells c_counter_binary_0]
connect_bd_net [get_bd_pins clock_divider_0/divided_clk] [get_bd_pins c_counter_binary_0/CLK]
set_property location {1 -84 -226} [get_bd_cells clock_divider_0]
create_bd_port -dir I -type clk clk
set_property location {-229 -257} [get_bd_ports clk]
connect_bd_net [get_bd_ports clk] [get_bd_pins clock_divider_0/clk]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
set_property -dict [list CONFIG.CONST_VAL {0}] [get_bd_cells xlconstant_0]
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins clock_divider_0/reset]
set_property  ip_repo_paths  {c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/ips {C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Projetos_Prof/Miniteclado NEXYS4/NexysRep/Get2DigitsNexys}} [current_project]
update_ip_catalog
update_ip_catalog -rebuild
startgroup
create_bd_cell -type ip -vlnv ua.pt:user:Get2DigitsN:1.0 Get2DigitsN_0
endgroup
set_property location {4 303 -402} [get_bd_cells Get2DigitsN_0]
set_property location {5 746 -313} [get_bd_cells max_min_keypad_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:EightDisplayControl:1.0 EightDisplayControl_0
endgroup
set_property location {6 745 -518} [get_bd_cells EightDisplayControl_0]
set_property location {5.5 1099 -432} [get_bd_cells EightDisplayControl_0]
set_property location {5 772 -409} [get_bd_cells max_min_keypad_0]
set_property location {4.5 740 -354} [get_bd_cells max_min_keypad_0]
set_property location {6 1048 -348} [get_bd_cells EightDisplayControl_0]
create_bd_port -dir O -from 7 -to 0 an
set_property location {1258 -395} [get_bd_ports an]
set_property location {1295 -389} [get_bd_ports an]
connect_bd_net [get_bd_ports an] [get_bd_pins EightDisplayControl_0/select_display]
create_bd_port -dir O -from 6 -to 0 seg
set_property location {1264 -316} [get_bd_ports seg]
connect_bd_net [get_bd_ports seg] [get_bd_pins EightDisplayControl_0/segments]
save_bd_design
create_bd_port -dir I -from 3 -to 0 din
set_property location {-247 -370} [get_bd_ports din]
connect_bd_net [get_bd_ports din] [get_bd_pins Get2DigitsN_0/din]
create_bd_port -dir I -from 0 -to 0 btnC
set_property location {-262 -434} [get_bd_ports btnC]
connect_bd_net [get_bd_ports btnC] [get_bd_pins Get2DigitsN_0/btn]
connect_bd_net [get_bd_ports clk] [get_bd_pins Get2DigitsN_0/clk]
save_bd_design
create_bd_port -dir I -type rst btnL
set_property CONFIG.POLARITY ACTIVE_HIGH [get_bd_ports btnL]
set_property location {-220 -573} [get_bd_ports btnL]
connect_bd_net [get_bd_ports btnL] [get_bd_pins max_min_keypad_0/btnL]
create_bd_port -dir I -type rst btnR
set_property CONFIG.POLARITY ACTIVE_HIGH [get_bd_ports btnR]
connect_bd_net [get_bd_ports btnR] [get_bd_pins max_min_keypad_0/btnR]
set_property location {-224 -542} [get_bd_ports btnR]
connect_bd_net [get_bd_pins blk_mem_gen_0/douta] [get_bd_pins max_min_keypad_0/data]
connect_bd_net [get_bd_pins c_counter_binary_0/Q] [get_bd_pins max_min_keypad_0/addr]
undo
undo
connect_bd_net [get_bd_pins blk_mem_gen_0/douta] [get_bd_pins max_min_keypad_0/data]
connect_bd_net [get_bd_pins c_counter_binary_0/Q] [get_bd_pins max_min_keypad_0/addr]
connect_bd_net [get_bd_pins Get2DigitsN_0/Digits] [get_bd_pins max_min_keypad_0/limit]
set_property location {6.5 1530 -351} [get_bd_cells EightDisplayControl_0]
set_property location {5.5 1291 -354} [get_bd_cells EightDisplayControl_0]
set_property location {5 786 -226} [get_bd_cells max_min_keypad_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_0
endgroup
set_property location {5.5 1003 -218} [get_bd_cells xlslice_0]
startgroup
set_property -dict [list CONFIG.DIN_WIDTH {8} CONFIG.DIN_FROM {3} CONFIG.DIN_TO {0} CONFIG.DOUT_WIDTH {4}] [get_bd_cells xlslice_0]
endgroup
set_property location {6.5 1044 -223} [get_bd_cells xlslice_0]
connect_bd_net [get_bd_pins max_min_keypad_0/out_data] [get_bd_pins xlslice_0/Din]
connect_bd_net [get_bd_pins xlslice_0/Dout] [get_bd_pins EightDisplayControl_0/rightR]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_1
endgroup
set_property location {6 1020 -319} [get_bd_cells xlslice_1]
startgroup
set_property -dict [list CONFIG.DIN_WIDTH {8} CONFIG.DIN_TO {4} CONFIG.DIN_FROM {7} CONFIG.DIN_FROM {7} CONFIG.DOUT_WIDTH {4}] [get_bd_cells xlslice_1]
endgroup
connect_bd_net [get_bd_pins max_min_keypad_0/out_addr] [get_bd_pins xlslice_1/Din]
undo
connect_bd_net [get_bd_pins max_min_keypad_0/out_data] [get_bd_pins xlslice_1/Din]
connect_bd_net [get_bd_pins xlslice_1/Dout] [get_bd_pins EightDisplayControl_0/near_rightR]
create_bd_port -dir O -from 3 -to 0 led
set_property location {1701 -167} [get_bd_ports led]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:c_addsub:12.0 c_addsub_0
endgroup
set_property location {8 1414 -144} [get_bd_cells c_addsub_0]
startgroup
set_property -dict [list CONFIG.B_Width.VALUE_SRC USER CONFIG.A_Width.VALUE_SRC USER CONFIG.B_Type.VALUE_SRC USER CONFIG.A_Type.VALUE_SRC USER] [get_bd_cells c_addsub_0]
set_property -dict [list CONFIG.A_Width {4} CONFIG.B_Width {4} CONFIG.Add_Mode {Subtract} CONFIG.Latency {0} CONFIG.B_Constant {true} CONFIG.B_Value {0001} CONFIG.CE {false} CONFIG.Out_Width {4}] [get_bd_cells c_addsub_0]
endgroup
connect_bd_net [get_bd_pins max_min_keypad_0/out_addr] [get_bd_pins c_addsub_0/A]
connect_bd_net [get_bd_ports led] [get_bd_pins c_addsub_0/S]
save_bd_design
create_bd_port -dir O -from 3 -to 0 dout
set_property location {1681 -526} [get_bd_ports dout]
connect_bd_net [get_bd_ports dout] [get_bd_pins Get2DigitsN_0/dout]
connect_bd_net [get_bd_ports clk] [get_bd_pins EightDisplayControl_0/clk]
connect_bd_net [get_bd_pins clock_divider_0/divided_clk] [get_bd_pins blk_mem_gen_0/clka]
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins blk_mem_gen_0/wea]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_2
endgroup
set_property location {6 1103 -416} [get_bd_cells xlslice_2]
startgroup
set_property -dict [list CONFIG.DIN_WIDTH {8} CONFIG.DIN_FROM {3} CONFIG.DIN_TO {0} CONFIG.DOUT_WIDTH {4}] [get_bd_cells xlslice_2]
endgroup
connect_bd_net [get_bd_pins Get2DigitsN_0/Digits] [get_bd_pins xlslice_2/Din]
connect_bd_net [get_bd_pins xlslice_2/Dout] [get_bd_pins EightDisplayControl_0/near_leftL]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_3
endgroup
set_property location {6 1160 -557} [get_bd_cells xlslice_3]
startgroup
set_property -dict [list CONFIG.DIN_WIDTH {8} CONFIG.DIN_TO {4} CONFIG.DIN_FROM {7} CONFIG.DIN_FROM {7} CONFIG.DOUT_WIDTH {4}] [get_bd_cells xlslice_3]
endgroup
set_property location {3 324 -399} [get_bd_cells Get2DigitsN_0]
connect_bd_net [get_bd_pins Get2DigitsN_0/Digits] [get_bd_pins xlslice_3/Din]
connect_bd_net [get_bd_pins xlslice_3/Dout] [get_bd_pins EightDisplayControl_0/leftL]
save_bd_design
make_wrapper -files [get_files C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/meu_ex5/meu_ex5.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/meu_ex5/meu_ex5.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
generate_target all [get_files  C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/meu_ex5/meu_ex5.srcs/sources_1/bd/design_1/design_1.bd]
generate_target all [get_files  C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/meu_ex5/meu_ex5.srcs/sources_1/bd/design_1/design_1.bd]
update_ip_catalog -rebuild
remove_files  -fileset constrs_1 C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/meu_ex5/meu_ex5.srcs/constrs_1/imports/Praticas/Nexys4_Master.xdc
add_files -fileset constrs_1 -norecurse C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/ex6_5/ex6_5/ex6_5.srcs/constrs_1/imports/Nexys4_Master.xdc
import_files -fileset constrs_1 C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/ex6_5/ex6_5/ex6_5.srcs/constrs_1/imports/Nexys4_Master.xdc
make_wrapper -files [get_files C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/meu_ex5/meu_ex5.srcs/sources_1/bd/design_1/design_1.bd] -top
generate_target all [get_files  C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/meu_ex5/meu_ex5.srcs/sources_1/bd/design_1/design_1.bd]
set_property  ip_repo_paths  {c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/ips {c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Projetos_Prof/Miniteclado NEXYS4/NexysRep/Get2DigitsNexys} {C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Projetos_Prof/Miniteclado NEXYS4/KeyPadNexys4}} [current_project]
update_ip_catalog
set_property  ip_repo_paths  {c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/ips {c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Projetos_Prof/Miniteclado NEXYS4/NexysRep/Get2DigitsNexys}} [current_project]
update_ip_catalog
set_property  ip_repo_paths  c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/ips [current_project]
update_ip_catalog
set_property  ip_repo_paths  {c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/ips {C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Projetos_Prof/Miniteclado NEXYS4/NexysRep}} [current_project]
update_ip_catalog
open_bd_design {C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/meu_ex5/meu_ex5.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/meu_ex5/meu_ex5.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_nets Get2DigitsN_0_dout] [get_bd_nets btnC_1] [get_bd_nets din_1] [get_bd_cells Get2DigitsN_0]
startgroup
create_bd_cell -type ip -vlnv ua.pt:user:Get2DigitsN:1.0 Get2DigitsN_0
endgroup
set_property location {4.5 491 -398} [get_bd_cells Get2DigitsN_0]
connect_bd_net [get_bd_ports din] [get_bd_pins Get2DigitsN_0/din]
connect_bd_net [get_bd_ports clk] [get_bd_pins Get2DigitsN_0/clk]
connect_bd_net [get_bd_ports clk] [get_bd_pins Get2DigitsN_0/btn]
undo
connect_bd_net [get_bd_ports btnC] [get_bd_pins Get2DigitsN_0/btn]
connect_bd_net [get_bd_ports dout] [get_bd_pins Get2DigitsN_0/dout]
connect_bd_net [get_bd_pins Get2DigitsN_0/Digits] [get_bd_pins max_min_keypad_0/limit]
save_bd_design
make_wrapper -files [get_files C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/meu_ex5/meu_ex5.srcs/sources_1/bd/design_1/design_1.bd] -top
generate_target all [get_files  C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/meu_ex5/meu_ex5.srcs/sources_1/bd/design_1/design_1.bd]
