\hypertarget{struct_d_b_g_m_c_u___type_def}{}\section{D\+B\+G\+M\+C\+U\+\_\+\+Type\+Def Struct Reference}
\label{struct_d_b_g_m_c_u___type_def}\index{D\+B\+G\+M\+C\+U\+\_\+\+Type\+Def@{D\+B\+G\+M\+C\+U\+\_\+\+Type\+Def}}


\hyperlink{class_debug}{Debug} M\+C\+U.  




{\ttfamily \#include $<$stm32f4xx.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\+\_\+\+\_\+\+I\+O uint32\+\_\+t \hyperlink{struct_d_b_g_m_c_u___type_def_a0cc3561c124d06bb57dfa855e43ed99f}{I\+D\+C\+O\+D\+E}
\item 
\+\_\+\+\_\+\+I\+O uint32\+\_\+t \hyperlink{struct_d_b_g_m_c_u___type_def_a15981828f2b915d38570cf6684e99a53}{C\+R}
\item 
\+\_\+\+\_\+\+I\+O uint32\+\_\+t \hyperlink{struct_d_b_g_m_c_u___type_def_aac341c7e09cd5224327eeb7d9f122bed}{A\+P\+B1\+F\+Z}
\item 
\+\_\+\+\_\+\+I\+O uint32\+\_\+t \hyperlink{struct_d_b_g_m_c_u___type_def_a011f892d86367dbe786964b14bc515a6}{A\+P\+B2\+F\+Z}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
\hyperlink{class_debug}{Debug} M\+C\+U. 

\subsection{Member Data Documentation}
\hypertarget{struct_d_b_g_m_c_u___type_def_aac341c7e09cd5224327eeb7d9f122bed}{}\index{D\+B\+G\+M\+C\+U\+\_\+\+Type\+Def@{D\+B\+G\+M\+C\+U\+\_\+\+Type\+Def}!A\+P\+B1\+F\+Z@{A\+P\+B1\+F\+Z}}
\index{A\+P\+B1\+F\+Z@{A\+P\+B1\+F\+Z}!D\+B\+G\+M\+C\+U\+\_\+\+Type\+Def@{D\+B\+G\+M\+C\+U\+\_\+\+Type\+Def}}
\subsubsection[{A\+P\+B1\+F\+Z}]{\setlength{\rightskip}{0pt plus 5cm}\+\_\+\+\_\+\+I\+O uint32\+\_\+t D\+B\+G\+M\+C\+U\+\_\+\+Type\+Def\+::\+A\+P\+B1\+F\+Z}\label{struct_d_b_g_m_c_u___type_def_aac341c7e09cd5224327eeb7d9f122bed}
\hyperlink{class_debug}{Debug} M\+C\+U A\+P\+B1 freeze register, Address offset\+: 0x08 \hypertarget{struct_d_b_g_m_c_u___type_def_a011f892d86367dbe786964b14bc515a6}{}\index{D\+B\+G\+M\+C\+U\+\_\+\+Type\+Def@{D\+B\+G\+M\+C\+U\+\_\+\+Type\+Def}!A\+P\+B2\+F\+Z@{A\+P\+B2\+F\+Z}}
\index{A\+P\+B2\+F\+Z@{A\+P\+B2\+F\+Z}!D\+B\+G\+M\+C\+U\+\_\+\+Type\+Def@{D\+B\+G\+M\+C\+U\+\_\+\+Type\+Def}}
\subsubsection[{A\+P\+B2\+F\+Z}]{\setlength{\rightskip}{0pt plus 5cm}\+\_\+\+\_\+\+I\+O uint32\+\_\+t D\+B\+G\+M\+C\+U\+\_\+\+Type\+Def\+::\+A\+P\+B2\+F\+Z}\label{struct_d_b_g_m_c_u___type_def_a011f892d86367dbe786964b14bc515a6}
\hyperlink{class_debug}{Debug} M\+C\+U A\+P\+B2 freeze register, Address offset\+: 0x0\+C \hypertarget{struct_d_b_g_m_c_u___type_def_a15981828f2b915d38570cf6684e99a53}{}\index{D\+B\+G\+M\+C\+U\+\_\+\+Type\+Def@{D\+B\+G\+M\+C\+U\+\_\+\+Type\+Def}!C\+R@{C\+R}}
\index{C\+R@{C\+R}!D\+B\+G\+M\+C\+U\+\_\+\+Type\+Def@{D\+B\+G\+M\+C\+U\+\_\+\+Type\+Def}}
\subsubsection[{C\+R}]{\setlength{\rightskip}{0pt plus 5cm}\+\_\+\+\_\+\+I\+O uint32\+\_\+t D\+B\+G\+M\+C\+U\+\_\+\+Type\+Def\+::\+C\+R}\label{struct_d_b_g_m_c_u___type_def_a15981828f2b915d38570cf6684e99a53}
\hyperlink{class_debug}{Debug} M\+C\+U configuration register, Address offset\+: 0x04 \hypertarget{struct_d_b_g_m_c_u___type_def_a0cc3561c124d06bb57dfa855e43ed99f}{}\index{D\+B\+G\+M\+C\+U\+\_\+\+Type\+Def@{D\+B\+G\+M\+C\+U\+\_\+\+Type\+Def}!I\+D\+C\+O\+D\+E@{I\+D\+C\+O\+D\+E}}
\index{I\+D\+C\+O\+D\+E@{I\+D\+C\+O\+D\+E}!D\+B\+G\+M\+C\+U\+\_\+\+Type\+Def@{D\+B\+G\+M\+C\+U\+\_\+\+Type\+Def}}
\subsubsection[{I\+D\+C\+O\+D\+E}]{\setlength{\rightskip}{0pt plus 5cm}\+\_\+\+\_\+\+I\+O uint32\+\_\+t D\+B\+G\+M\+C\+U\+\_\+\+Type\+Def\+::\+I\+D\+C\+O\+D\+E}\label{struct_d_b_g_m_c_u___type_def_a0cc3561c124d06bb57dfa855e43ed99f}
M\+C\+U device I\+D code, Address offset\+: 0x00 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
\+\_\+hide/\+M\+P\+U/\+S\+T\+M32\+F4/\hyperlink{stm32f4xx_8h}{stm32f4xx.\+h}\end{DoxyCompactItemize}
