{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1712022151559 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712022151567 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 02 08:42:30 2024 " "Processing started: Tue Apr 02 08:42:30 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712022151567 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712022151567 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project -c project " "Command: quartus_map --read_settings_files=on --write_settings_files=off project -c project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712022151568 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1712022152198 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1712022152198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lab_fpga/so_ml/rtl/main/tb_mul4bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lab_fpga/so_ml/rtl/main/tb_mul4bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TB_Mul " "Found entity 1: TB_Mul" {  } { { "../RTL/main/tb_mul4bit.sv" "" { Text "D:/LAB_FPGA/SO_ML/RTL/main/tb_mul4bit.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712022161977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712022161977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lab_fpga/so_ml/rtl/main/mul4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /lab_fpga/so_ml/rtl/main/mul4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mul4bit " "Found entity 1: Mul4bit" {  } { { "../RTL/main/Mul4bit.v" "" { Text "D:/LAB_FPGA/SO_ML/RTL/main/Mul4bit.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712022161979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712022161979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lab_fpga/so_ml/rtl/main/tb_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lab_fpga/so_ml/rtl/main/tb_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_rom " "Found entity 1: tb_rom" {  } { { "../RTL/main/tb_rom.sv" "" { Text "D:/LAB_FPGA/SO_ML/RTL/main/tb_rom.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712022161981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712022161981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lab_fpga/so_ml/rtl/main/tb_adder8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /lab_fpga/so_ml/rtl/main/tb_adder8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_adder8bit " "Found entity 1: tb_adder8bit" {  } { { "../RTL/main/tb_adder8bit.v" "" { Text "D:/LAB_FPGA/SO_ML/RTL/main/tb_adder8bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712022161984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712022161984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lab_fpga/so_ml/rtl/main/rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /lab_fpga/so_ml/rtl/main/rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "../RTL/main/rom.v" "" { Text "D:/LAB_FPGA/SO_ML/RTL/main/rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712022161987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712022161987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lab_fpga/so_ml/rtl/main/adder8bit.v 2 2 " "Found 2 design units, including 2 entities, in source file /lab_fpga/so_ml/rtl/main/adder8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_2bit " "Found entity 1: adder_2bit" {  } { { "../RTL/main/adder8bit.v" "" { Text "D:/LAB_FPGA/SO_ML/RTL/main/adder8bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712022161989 ""} { "Info" "ISGN_ENTITY_NAME" "2 adder8bit " "Found entity 2: adder8bit" {  } { { "../RTL/main/adder8bit.v" "" { Text "D:/LAB_FPGA/SO_ML/RTL/main/adder8bit.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712022161989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712022161989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lab_fpga/so_ml/rtl/main/mul2vector.v 1 1 " "Found 1 design units, including 1 entities, in source file /lab_fpga/so_ml/rtl/main/mul2vector.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mul2vector " "Found entity 1: Mul2vector" {  } { { "../RTL/main/Mul2vector.v" "" { Text "D:/LAB_FPGA/SO_ML/RTL/main/Mul2vector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712022161992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712022161992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lab_fpga/so_ml/rtl/main/tb_mul2vector.v 1 1 " "Found 1 design units, including 1 entities, in source file /lab_fpga/so_ml/rtl/main/tb_mul2vector.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_mul2vector " "Found entity 1: tb_mul2vector" {  } { { "../RTL/main/tb_mul2vector.v" "" { Text "D:/LAB_FPGA/SO_ML/RTL/main/tb_mul2vector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712022161994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712022161994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lab_fpga/so_ml/rtl/main/mul2vector4x1.v 1 1 " "Found 1 design units, including 1 entities, in source file /lab_fpga/so_ml/rtl/main/mul2vector4x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mul2vector4x1 " "Found entity 1: Mul2vector4x1" {  } { { "../RTL/main/Mul2vector4x1.v" "" { Text "D:/LAB_FPGA/SO_ML/RTL/main/Mul2vector4x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712022161996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712022161996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lab_fpga/so_ml/rtl/main/mul4x4_4x2matrix.v 1 1 " "Found 1 design units, including 1 entities, in source file /lab_fpga/so_ml/rtl/main/mul4x4_4x2matrix.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mul4x4_4x2matrix " "Found entity 1: Mul4x4_4x2matrix" {  } { { "../RTL/main/Mul4x4_4x2matrix.v" "" { Text "D:/LAB_FPGA/SO_ML/RTL/main/Mul4x4_4x2matrix.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712022161999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712022161999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lab_fpga/so_ml/rtl/main/tb_mul4x4_4x2matrix.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lab_fpga/so_ml/rtl/main/tb_mul4x4_4x2matrix.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TB_Mul4x4_4x2matrix " "Found entity 1: TB_Mul4x4_4x2matrix" {  } { { "../RTL/main/TB_Mul4x4_4x2matrix.sv" "" { Text "D:/LAB_FPGA/SO_ML/RTL/main/TB_Mul4x4_4x2matrix.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712022162001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712022162001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lab_fpga/so_ml/rtl/main/mul4x2_2x2matrix.v 1 1 " "Found 1 design units, including 1 entities, in source file /lab_fpga/so_ml/rtl/main/mul4x2_2x2matrix.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mul4x2_2x2Matrix " "Found entity 1: Mul4x2_2x2Matrix" {  } { { "../RTL/main/Mul4x2_2x2Matrix.v" "" { Text "D:/LAB_FPGA/SO_ML/RTL/main/Mul4x2_2x2Matrix.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712022162003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712022162003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lab_fpga/so_ml/rtl/main/tb_mul4x2_2x2matrix.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lab_fpga/so_ml/rtl/main/tb_mul4x2_2x2matrix.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TB_Mul4x2_2x2Matrix " "Found entity 1: TB_Mul4x2_2x2Matrix" {  } { { "../RTL/main/TB_Mul4x2_2x2Matrix.sv" "" { Text "D:/LAB_FPGA/SO_ML/RTL/main/TB_Mul4x2_2x2Matrix.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712022162005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712022162005 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Mul4x2_2x2Matrix " "Elaborating entity \"Mul4x2_2x2Matrix\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1712022162065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mul2vector Mul2vector:m1 " "Elaborating entity \"Mul2vector\" for hierarchy \"Mul2vector:m1\"" {  } { { "../RTL/main/Mul4x2_2x2Matrix.v" "m1" { Text "D:/LAB_FPGA/SO_ML/RTL/main/Mul4x2_2x2Matrix.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712022162068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mul4bit Mul2vector:m1\|Mul4bit:m1 " "Elaborating entity \"Mul4bit\" for hierarchy \"Mul2vector:m1\|Mul4bit:m1\"" {  } { { "../RTL/main/Mul2vector.v" "m1" { Text "D:/LAB_FPGA/SO_ML/RTL/main/Mul2vector.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712022162069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder8bit Mul2vector:m1\|adder8bit:a " "Elaborating entity \"adder8bit\" for hierarchy \"Mul2vector:m1\|adder8bit:a\"" {  } { { "../RTL/main/Mul2vector.v" "a" { Text "D:/LAB_FPGA/SO_ML/RTL/main/Mul2vector.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712022162071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_2bit Mul2vector:m1\|adder8bit:a\|adder_2bit:adder1 " "Elaborating entity \"adder_2bit\" for hierarchy \"Mul2vector:m1\|adder8bit:a\|adder_2bit:adder1\"" {  } { { "../RTL/main/adder8bit.v" "adder1" { Text "D:/LAB_FPGA/SO_ML/RTL/main/adder8bit.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712022162072 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1712022162552 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "S0\[9\] GND " "Pin \"S0\[9\]\" is stuck at GND" {  } { { "../RTL/main/Mul4x2_2x2Matrix.v" "" { Text "D:/LAB_FPGA/SO_ML/RTL/main/Mul4x2_2x2Matrix.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712022162572 "|Mul4x2_2x2Matrix|S0[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "S1\[9\] GND " "Pin \"S1\[9\]\" is stuck at GND" {  } { { "../RTL/main/Mul4x2_2x2Matrix.v" "" { Text "D:/LAB_FPGA/SO_ML/RTL/main/Mul4x2_2x2Matrix.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712022162572 "|Mul4x2_2x2Matrix|S1[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "S2\[9\] GND " "Pin \"S2\[9\]\" is stuck at GND" {  } { { "../RTL/main/Mul4x2_2x2Matrix.v" "" { Text "D:/LAB_FPGA/SO_ML/RTL/main/Mul4x2_2x2Matrix.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712022162572 "|Mul4x2_2x2Matrix|S2[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "S3\[9\] GND " "Pin \"S3\[9\]\" is stuck at GND" {  } { { "../RTL/main/Mul4x2_2x2Matrix.v" "" { Text "D:/LAB_FPGA/SO_ML/RTL/main/Mul4x2_2x2Matrix.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712022162572 "|Mul4x2_2x2Matrix|S3[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "S4\[9\] GND " "Pin \"S4\[9\]\" is stuck at GND" {  } { { "../RTL/main/Mul4x2_2x2Matrix.v" "" { Text "D:/LAB_FPGA/SO_ML/RTL/main/Mul4x2_2x2Matrix.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712022162572 "|Mul4x2_2x2Matrix|S4[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "S5\[9\] GND " "Pin \"S5\[9\]\" is stuck at GND" {  } { { "../RTL/main/Mul4x2_2x2Matrix.v" "" { Text "D:/LAB_FPGA/SO_ML/RTL/main/Mul4x2_2x2Matrix.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712022162572 "|Mul4x2_2x2Matrix|S5[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "S6\[9\] GND " "Pin \"S6\[9\]\" is stuck at GND" {  } { { "../RTL/main/Mul4x2_2x2Matrix.v" "" { Text "D:/LAB_FPGA/SO_ML/RTL/main/Mul4x2_2x2Matrix.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712022162572 "|Mul4x2_2x2Matrix|S6[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "S7\[9\] GND " "Pin \"S7\[9\]\" is stuck at GND" {  } { { "../RTL/main/Mul4x2_2x2Matrix.v" "" { Text "D:/LAB_FPGA/SO_ML/RTL/main/Mul4x2_2x2Matrix.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712022162572 "|Mul4x2_2x2Matrix|S7[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1712022162572 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1712022162677 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1712022163108 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712022163108 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "504 " "Implemented 504 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "48 " "Implemented 48 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1712022163164 ""} { "Info" "ICUT_CUT_TM_OPINS" "80 " "Implemented 80 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1712022163164 ""} { "Info" "ICUT_CUT_TM_LCELLS" "376 " "Implemented 376 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1712022163164 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1712022163164 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4820 " "Peak virtual memory: 4820 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712022163176 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 02 08:42:43 2024 " "Processing ended: Tue Apr 02 08:42:43 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712022163176 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712022163176 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712022163176 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1712022163176 ""}
